Classic Timing Analyzer report for 8259a
Tue May 10 01:41:59 2011
Quartus II Version 7.2 Build 151 09/26/2007 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'RD'
  6. Clock Setup: 'WR'
  7. Clock Setup: 'CS'
  8. Clock Setup: 'A0'
  9. Clock Setup: 'INTA'
 10. Clock Setup: 'in[4]'
 11. Clock Setup: 'en'
 12. Clock Setup: 'in[3]'
 13. Clock Setup: 'RESET'
 14. Clock Hold: 'RD'
 15. Clock Hold: 'WR'
 16. Clock Hold: 'CS'
 17. Clock Hold: 'A0'
 18. Clock Hold: 'INTA'
 19. Clock Hold: 'in[4]'
 20. Clock Hold: 'en'
 21. Clock Hold: 'in[3]'
 22. Clock Hold: 'RESET'
 23. tsu
 24. tco
 25. tpd
 26. th
 27. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2007 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                   ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-----------------------------------+-----------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                              ; To                                ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-----------------------------------+-----------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 6.475 ns                         ; en                                ; core_dual:inst4|core:inst|ocw2[5] ; --         ; in[4]    ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 38.263 ns                        ; core_dual:inst4|core:inst|pri[1]  ; Hex4[4]                           ; A0         ; --       ; 0            ;
; Worst-case tpd               ; N/A                                      ; None          ; 17.161 ns                        ; A0                                ; Hex0[0]                           ; --         ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; 16.316 ns                        ; in[4]                             ; core_dual:inst4|core:inst|pri[0]  ; --         ; A0       ; 0            ;
; Clock Setup: 'A0'            ; N/A                                      ; None          ; 54.31 MHz ( period = 18.414 ns ) ; core_dual:inst4|core:inst|pri[0]  ; pr:inst|position.00000000_4351    ; A0         ; A0       ; 0            ;
; Clock Setup: 'CS'            ; N/A                                      ; None          ; 54.31 MHz ( period = 18.414 ns ) ; core_dual:inst4|core:inst|pri[0]  ; pr:inst|position.00000000_4351    ; CS         ; CS       ; 0            ;
; Clock Setup: 'WR'            ; N/A                                      ; None          ; 54.31 MHz ( period = 18.414 ns ) ; core_dual:inst4|core:inst|pri[0]  ; pr:inst|position.00000000_4351    ; WR         ; WR       ; 0            ;
; Clock Setup: 'RD'            ; N/A                                      ; None          ; 54.31 MHz ( period = 18.414 ns ) ; core_dual:inst4|core:inst|pri[0]  ; pr:inst|position.00000000_4351    ; RD         ; RD       ; 0            ;
; Clock Setup: 'INTA'          ; N/A                                      ; None          ; 60.72 MHz ( period = 16.470 ns ) ; core_dual:inst4|core:inst|pri[0]  ; pr:inst|position.00000000_4351    ; INTA       ; INTA     ; 0            ;
; Clock Setup: 'RESET'         ; N/A                                      ; None          ; 63.55 MHz ( period = 15.736 ns ) ; core_dual:inst4|core:inst|pri[0]  ; pr:inst|position.00000000_4351    ; RESET      ; RESET    ; 0            ;
; Clock Setup: 'in[3]'         ; N/A                                      ; None          ; 270.27 MHz ( period = 3.700 ns ) ; core_dual:inst4|core:inst|ocw2[5] ; core_dual:inst4|core:inst|pri[2]  ; in[3]      ; in[3]    ; 0            ;
; Clock Setup: 'en'            ; N/A                                      ; None          ; 270.27 MHz ( period = 3.700 ns ) ; core_dual:inst4|core:inst|ocw2[5] ; core_dual:inst4|core:inst|pri[2]  ; en         ; en       ; 0            ;
; Clock Setup: 'in[4]'         ; N/A                                      ; None          ; 270.27 MHz ( period = 3.700 ns ) ; core_dual:inst4|core:inst|ocw2[5] ; core_dual:inst4|core:inst|pri[2]  ; in[4]      ; in[4]    ; 0            ;
; Clock Hold: 'RD'             ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; core_dual:inst4|core:inst|icw4[1] ; core_dual:inst4|core:inst|pri[2]  ; RD         ; RD       ; 108          ;
; Clock Hold: 'WR'             ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; core_dual:inst4|core:inst|icw4[1] ; core_dual:inst4|core:inst|pri[2]  ; WR         ; WR       ; 108          ;
; Clock Hold: 'CS'             ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; core_dual:inst4|core:inst|icw4[1] ; core_dual:inst4|core:inst|pri[2]  ; CS         ; CS       ; 108          ;
; Clock Hold: 'A0'             ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; core_dual:inst4|core:inst|icw4[1] ; core_dual:inst4|core:inst|pri[2]  ; A0         ; A0       ; 108          ;
; Clock Hold: 'INTA'           ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; core_dual:inst4|core:inst|flag2   ; core_dual:inst4|core:inst|pri[1]  ; INTA       ; INTA     ; 74           ;
; Clock Hold: 'in[4]'          ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; core_dual:inst4|core:inst|ocw2[1] ; core_dual:inst4|core:inst|pri[1]  ; in[4]      ; in[4]    ; 15           ;
; Clock Hold: 'en'             ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; core_dual:inst4|core:inst|ocw2[1] ; core_dual:inst4|core:inst|pri[1]  ; en         ; en       ; 15           ;
; Clock Hold: 'in[3]'          ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; core_dual:inst4|core:inst|ocw2[1] ; core_dual:inst4|core:inst|pri[1]  ; in[3]      ; in[3]    ; 15           ;
; Clock Hold: 'RESET'          ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; pr:inst|position.00000100_3795    ; core_dual:inst4|core:inst|pri[1]  ; RESET      ; RESET    ; 21           ;
; Total number of failed paths ;                                          ;               ;                                  ;                                   ;                                   ;            ;          ; 572          ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-----------------------------------+-----------------------------------+------------+----------+--------------+


+---------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                      ;
+----------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                         ; Setting            ; From ; To ; Entity Name ;
+----------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                    ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                  ; Final              ;      ;    ;             ;
; Default hold multicycle                                        ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                      ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                         ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                 ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                               ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                          ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                        ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                               ; Off                ;      ;    ;             ;
; Enable Clock Latency                                           ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                  ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node          ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                          ; 10                 ;      ;    ;             ;
; Number of paths to report                                      ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                   ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                         ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                     ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                   ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis ; Off                ;      ;    ;             ;
+----------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; RD              ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; WR              ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; CS              ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; A0              ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; INTA            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; in[4]           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; en              ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; in[3]           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; RESET           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'RD'                                                                                                                                                                                                                              ;
+-------+------------------------------------------------+-------------------------------------+-------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                ; To                                  ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------------------------------------+-------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 54.31 MHz ( period = 18.414 ns )               ; core_dual:inst4|core:inst|pri[0]    ; pr:inst|position.00000000_4351      ; RD         ; RD       ; None                        ; None                      ; 2.408 ns                ;
; N/A   ; 54.34 MHz ( period = 18.402 ns )               ; core_dual:inst4|core:inst|pri[1]    ; pr:inst|position.00000000_4351      ; RD         ; RD       ; None                        ; None                      ; 2.395 ns                ;
; N/A   ; 54.79 MHz ( period = 18.252 ns )               ; core_dual:inst4|core:inst|pri[0]    ; pr:inst|position.00000011_3934      ; RD         ; RD       ; None                        ; None                      ; 2.232 ns                ;
; N/A   ; 55.08 MHz ( period = 18.154 ns )               ; core_dual:inst4|core:inst|pri[0]    ; pr:inst|position.00000001_4212      ; RD         ; RD       ; None                        ; None                      ; 2.599 ns                ;
; N/A   ; 55.34 MHz ( period = 18.069 ns )               ; core_dual:inst4|core:inst|pri[1]    ; pr:inst|position.00000110_3517      ; RD         ; RD       ; None                        ; None                      ; 2.686 ns                ;
; N/A   ; 55.68 MHz ( period = 17.961 ns )               ; core_dual:inst4|core:inst|pri[0]    ; pr:inst|position.00000100_3795      ; RD         ; RD       ; None                        ; None                      ; 2.201 ns                ;
; N/A   ; 55.68 MHz ( period = 17.960 ns )               ; core_dual:inst4|core:inst|pri[1]    ; pr:inst|position.00000001_4212      ; RD         ; RD       ; None                        ; None                      ; 2.404 ns                ;
; N/A   ; 55.69 MHz ( period = 17.956 ns )               ; core_dual:inst4|core:inst|pri[1]    ; pr:inst|position.00000011_3934      ; RD         ; RD       ; None                        ; None                      ; 1.935 ns                ;
; N/A   ; 55.74 MHz ( period = 17.939 ns )               ; core_dual:inst4|core:inst|pri[0]    ; pr:inst|position.00000110_3517      ; RD         ; RD       ; None                        ; None                      ; 2.557 ns                ;
; N/A   ; 55.75 MHz ( period = 17.938 ns )               ; core_dual:inst4|core:inst|pri[1]    ; pr:inst|position.00000010_4073      ; RD         ; RD       ; None                        ; None                      ; 2.391 ns                ;
; N/A   ; 55.81 MHz ( period = 17.918 ns )               ; core_dual:inst4|core:inst|pri[0]    ; pr:inst|position.00000111_3378      ; RD         ; RD       ; None                        ; None                      ; 2.371 ns                ;
; N/A   ; 55.82 MHz ( period = 17.915 ns )               ; core_dual:inst4|core:inst|pri[0]    ; pr:inst|position.00000010_4073      ; RD         ; RD       ; None                        ; None                      ; 2.369 ns                ;
; N/A   ; 56.16 MHz ( period = 17.805 ns )               ; core_dual:inst4|core:inst|pri[1]    ; pr:inst|position.00000100_3795      ; RD         ; RD       ; None                        ; None                      ; 2.044 ns                ;
; N/A   ; 56.22 MHz ( period = 17.787 ns )               ; core_dual:inst4|core:inst|pri[1]    ; pr:inst|position.00000111_3378      ; RD         ; RD       ; None                        ; None                      ; 2.239 ns                ;
; N/A   ; 56.28 MHz ( period = 17.767 ns )               ; core_dual:inst4|core:inst|pri[1]    ; pr:inst|position.00000101_3656      ; RD         ; RD       ; None                        ; None                      ; 2.238 ns                ;
; N/A   ; 56.41 MHz ( period = 17.727 ns )               ; core_dual:inst4|core:inst|pri[2]    ; pr:inst|position.00000000_4351      ; RD         ; RD       ; None                        ; None                      ; 2.012 ns                ;
; N/A   ; 56.65 MHz ( period = 17.653 ns )               ; core_dual:inst4|core:inst|pri[2]    ; pr:inst|position.00000001_4212      ; RD         ; RD       ; None                        ; None                      ; 2.389 ns                ;
; N/A   ; 56.67 MHz ( period = 17.646 ns )               ; core_dual:inst4|core:inst|pri[0]    ; pr:inst|position.00000101_3656      ; RD         ; RD       ; None                        ; None                      ; 2.118 ns                ;
; N/A   ; 57.35 MHz ( period = 17.438 ns )               ; core_dual:inst4|core:inst|pri[2]    ; pr:inst|position.00000101_3656      ; RD         ; RD       ; None                        ; None                      ; 2.201 ns                ;
; N/A   ; 57.69 MHz ( period = 17.334 ns )               ; core_dual:inst4|core:inst|pri[2]    ; pr:inst|position.00000011_3934      ; RD         ; RD       ; None                        ; None                      ; 1.605 ns                ;
; N/A   ; 58.25 MHz ( period = 17.167 ns )               ; core_dual:inst4|core:inst|pri[2]    ; pr:inst|position.00000100_3795      ; RD         ; RD       ; None                        ; None                      ; 1.698 ns                ;
; N/A   ; 58.29 MHz ( period = 17.156 ns )               ; core_dual:inst4|core:inst|pri[2]    ; pr:inst|position.00000110_3517      ; RD         ; RD       ; None                        ; None                      ; 2.065 ns                ;
; N/A   ; 59.27 MHz ( period = 16.873 ns )               ; core_dual:inst4|core:inst|pri[2]    ; pr:inst|position.00000111_3378      ; RD         ; RD       ; None                        ; None                      ; 1.617 ns                ;
; N/A   ; 59.27 MHz ( period = 16.872 ns )               ; core_dual:inst4|core:inst|pri[2]    ; pr:inst|position.00000010_4073      ; RD         ; RD       ; None                        ; None                      ; 1.617 ns                ;
; N/A   ; 85.87 MHz ( period = 11.646 ns )               ; core_dual:inst4|core:inst|icw1[0]   ; core_dual:inst4|core:inst|state.100 ; RD         ; RD       ; None                        ; None                      ; 2.124 ns                ;
; N/A   ; 90.71 MHz ( period = 11.024 ns )               ; core_dual:inst4|core:inst|icw1[0]   ; core_dual:inst4|core:inst|state.101 ; RD         ; RD       ; None                        ; None                      ; 1.813 ns                ;
; N/A   ; 99.09 MHz ( period = 10.092 ns )               ; core_dual:inst4|core:inst|icw1[1]   ; core_dual:inst4|core:inst|state.100 ; RD         ; RD       ; None                        ; None                      ; 1.346 ns                ;
; N/A   ; 101.87 MHz ( period = 9.816 ns )               ; core_dual:inst4|core:inst|ocw3[0]   ; imr_a:inst9|imr:inst|imrreg[5]      ; RD         ; RD       ; None                        ; None                      ; 3.996 ns                ;
; N/A   ; 103.05 MHz ( period = 9.704 ns )               ; core_dual:inst4|core:inst|icw1[1]   ; core_dual:inst4|core:inst|state.101 ; RD         ; RD       ; None                        ; None                      ; 1.152 ns                ;
; N/A   ; 103.17 MHz ( period = 9.693 ns )               ; core_dual:inst4|core:inst|ocw3[1]   ; imr_a:inst9|imr:inst|imrreg[5]      ; RD         ; RD       ; None                        ; None                      ; 3.874 ns                ;
; N/A   ; 107.67 MHz ( period = 9.288 ns )               ; core_dual:inst4|core:inst|icw1[1]   ; core_dual:inst4|core:inst|state.011 ; RD         ; RD       ; None                        ; None                      ; 0.944 ns                ;
; N/A   ; 108.98 MHz ( period = 9.176 ns )               ; pr:inst|position.00000011_3934      ; core_dual:inst4|core:inst|pri[2]    ; RD         ; RD       ; None                        ; None                      ; 7.137 ns                ;
; N/A   ; 110.05 MHz ( period = 9.087 ns )               ; pr:inst|position.00000111_3378      ; core_dual:inst4|core:inst|pri[2]    ; RD         ; RD       ; None                        ; None                      ; 6.955 ns                ;
; N/A   ; 110.80 MHz ( period = 9.025 ns )               ; pr:inst|position.00000101_3656      ; core_dual:inst4|core:inst|pri[2]    ; RD         ; RD       ; None                        ; None                      ; 6.993 ns                ;
; N/A   ; 111.02 MHz ( period = 9.007 ns )               ; core_dual:inst4|core:inst|ocw3[0]   ; imr_a:inst9|imr:inst|imrreg[2]      ; RD         ; RD       ; None                        ; None                      ; 2.920 ns                ;
; N/A   ; 111.28 MHz ( period = 8.986 ns )               ; core_dual:inst4|core:inst|ocw3[0]   ; imr_a:inst9|imr:inst|imrreg[7]      ; RD         ; RD       ; None                        ; None                      ; 2.928 ns                ;
; N/A   ; 112.18 MHz ( period = 8.914 ns )               ; pr:inst|position.00000110_3517      ; core_dual:inst4|core:inst|pri[2]    ; RD         ; RD       ; None                        ; None                      ; 6.642 ns                ;
; N/A   ; 112.25 MHz ( period = 8.909 ns )               ; core_dual:inst4|core:inst|ocw3[0]   ; imr_a:inst9|imr:inst|imrreg[1]      ; RD         ; RD       ; None                        ; None                      ; 3.080 ns                ;
; N/A   ; 112.56 MHz ( period = 8.884 ns )               ; core_dual:inst4|core:inst|ocw3[1]   ; imr_a:inst9|imr:inst|imrreg[2]      ; RD         ; RD       ; None                        ; None                      ; 2.798 ns                ;
; N/A   ; 112.83 MHz ( period = 8.863 ns )               ; core_dual:inst4|core:inst|ocw3[1]   ; imr_a:inst9|imr:inst|imrreg[7]      ; RD         ; RD       ; None                        ; None                      ; 2.806 ns                ;
; N/A   ; 113.82 MHz ( period = 8.786 ns )               ; core_dual:inst4|core:inst|ocw3[1]   ; imr_a:inst9|imr:inst|imrreg[1]      ; RD         ; RD       ; None                        ; None                      ; 2.958 ns                ;
; N/A   ; 114.10 MHz ( period = 8.764 ns )               ; pr:inst|position.00000010_4073      ; core_dual:inst4|core:inst|pri[2]    ; RD         ; RD       ; None                        ; None                      ; 6.629 ns                ;
; N/A   ; 114.57 MHz ( period = 8.728 ns )               ; core_dual:inst4|core:inst|edge1[0]  ; core_dual:inst4|core:inst|state.010 ; RD         ; RD       ; None                        ; None                      ; 2.024 ns                ;
; N/A   ; 114.81 MHz ( period = 8.710 ns )               ; core_dual:inst4|core:inst|ocw3[0]   ; imr_a:inst9|imr:inst|imrreg[3]      ; RD         ; RD       ; None                        ; None                      ; 2.885 ns                ;
; N/A   ; 114.93 MHz ( period = 8.701 ns )               ; core_dual:inst4|core:inst|ocw3[0]   ; imr_a:inst9|imr:inst|imrreg[6]      ; RD         ; RD       ; None                        ; None                      ; 3.087 ns                ;
; N/A   ; 116.05 MHz ( period = 8.617 ns )               ; core_dual:inst4|core:inst|ocw3[1]   ; imr_a:inst9|imr:inst|imrreg[0]      ; RD         ; RD       ; None                        ; None                      ; 2.803 ns                ;
; N/A   ; 116.46 MHz ( period = 8.587 ns )               ; core_dual:inst4|core:inst|ocw3[1]   ; imr_a:inst9|imr:inst|imrreg[3]      ; RD         ; RD       ; None                        ; None                      ; 2.763 ns                ;
; N/A   ; 116.54 MHz ( period = 8.581 ns )               ; pr:inst|position.00000001_4212      ; core_dual:inst4|core:inst|pri[2]    ; RD         ; RD       ; None                        ; None                      ; 6.580 ns                ;
; N/A   ; 116.58 MHz ( period = 8.578 ns )               ; core_dual:inst4|core:inst|ocw3[1]   ; imr_a:inst9|imr:inst|imrreg[6]      ; RD         ; RD       ; None                        ; None                      ; 2.965 ns                ;
; N/A   ; 117.99 MHz ( period = 8.475 ns )               ; pr:inst|position.00000100_3795      ; core_dual:inst4|core:inst|pri[2]    ; RD         ; RD       ; None                        ; None                      ; 6.683 ns                ;
; N/A   ; 118.04 MHz ( period = 8.472 ns )               ; core_dual:inst4|core:inst|ocw3[0]   ; imr_a:inst9|imr:inst|imrreg[0]      ; RD         ; RD       ; None                        ; None                      ; 2.657 ns                ;
; N/A   ; 118.92 MHz ( period = 8.409 ns )               ; core_dual:inst4|core:inst|ocw3[0]   ; imr_a:inst9|imr:inst|imrreg[4]      ; RD         ; RD       ; None                        ; None                      ; 2.810 ns                ;
; N/A   ; 119.73 MHz ( period = 8.352 ns )               ; core_dual:inst4|core:inst|edge1[1]  ; core_dual:inst4|core:inst|state.010 ; RD         ; RD       ; None                        ; None                      ; 1.836 ns                ;
; N/A   ; 120.69 MHz ( period = 8.286 ns )               ; core_dual:inst4|core:inst|ocw3[1]   ; imr_a:inst9|imr:inst|imrreg[4]      ; RD         ; RD       ; None                        ; None                      ; 2.688 ns                ;
; N/A   ; 122.07 MHz ( period = 8.192 ns )               ; core_dual:inst4|core:inst|edge1[1]  ; core_dual:inst4|core:inst|state.101 ; RD         ; RD       ; None                        ; None                      ; 1.930 ns                ;
; N/A   ; 122.34 MHz ( period = 8.174 ns )               ; pr:inst|position.00000011_3934      ; core_dual:inst4|core:inst|pri[0]    ; RD         ; RD       ; None                        ; None                      ; 5.901 ns                ;
; N/A   ; 123.09 MHz ( period = 8.124 ns )               ; core_dual:inst4|core:inst|edge1[1]  ; core_dual:inst4|core:inst|state.011 ; RD         ; RD       ; None                        ; None                      ; 1.896 ns                ;
; N/A   ; 123.69 MHz ( period = 8.085 ns )               ; pr:inst|position.00000111_3378      ; core_dual:inst4|core:inst|pri[0]    ; RD         ; RD       ; None                        ; None                      ; 5.719 ns                ;
; N/A   ; 124.38 MHz ( period = 8.040 ns )               ; core_dual:inst4|core:inst|state.101 ; core_dual:inst4|core:inst|pri[2]    ; RD         ; RD       ; None                        ; None                      ; 7.589 ns                ;
; N/A   ; 124.64 MHz ( period = 8.023 ns )               ; pr:inst|position.00000101_3656      ; core_dual:inst4|core:inst|pri[0]    ; RD         ; RD       ; None                        ; None                      ; 5.757 ns                ;
; N/A   ; 126.39 MHz ( period = 7.912 ns )               ; pr:inst|position.00000110_3517      ; core_dual:inst4|core:inst|pri[0]    ; RD         ; RD       ; None                        ; None                      ; 5.406 ns                ;
; N/A   ; 127.62 MHz ( period = 7.836 ns )               ; core_dual:inst4|core:inst|edge1[0]  ; core_dual:inst4|core:inst|state.100 ; RD         ; RD       ; None                        ; None                      ; 1.752 ns                ;
; N/A   ; 128.83 MHz ( period = 7.762 ns )               ; pr:inst|position.00000010_4073      ; core_dual:inst4|core:inst|pri[0]    ; RD         ; RD       ; None                        ; None                      ; 5.393 ns                ;
; N/A   ; 129.53 MHz ( period = 7.720 ns )               ; core_dual:inst4|core:inst|edge1[0]  ; core_dual:inst4|core:inst|state.101 ; RD         ; RD       ; None                        ; None                      ; 1.694 ns                ;
; N/A   ; 130.68 MHz ( period = 7.652 ns )               ; core_dual:inst4|core:inst|edge1[0]  ; core_dual:inst4|core:inst|state.011 ; RD         ; RD       ; None                        ; None                      ; 1.660 ns                ;
; N/A   ; 131.94 MHz ( period = 7.579 ns )               ; pr:inst|position.00000001_4212      ; core_dual:inst4|core:inst|pri[0]    ; RD         ; RD       ; None                        ; None                      ; 5.344 ns                ;
; N/A   ; 132.84 MHz ( period = 7.528 ns )               ; pr:inst|position.00000011_3934      ; core_dual:inst4|core:inst|pri[1]    ; RD         ; RD       ; None                        ; None                      ; 5.643 ns                ;
; N/A   ; 133.82 MHz ( period = 7.473 ns )               ; pr:inst|position.00000100_3795      ; core_dual:inst4|core:inst|pri[0]    ; RD         ; RD       ; None                        ; None                      ; 5.447 ns                ;
; N/A   ; 134.43 MHz ( period = 7.439 ns )               ; pr:inst|position.00000111_3378      ; core_dual:inst4|core:inst|pri[1]    ; RD         ; RD       ; None                        ; None                      ; 5.461 ns                ;
; N/A   ; 135.56 MHz ( period = 7.377 ns )               ; pr:inst|position.00000101_3656      ; core_dual:inst4|core:inst|pri[1]    ; RD         ; RD       ; None                        ; None                      ; 5.499 ns                ;
; N/A   ; 135.89 MHz ( period = 7.359 ns )               ; core_dual:inst4|core:inst|ocw1[1]   ; imr_a:inst9|imr:inst|imrreg[1]      ; RD         ; RD       ; None                        ; None                      ; 2.893 ns                ;
; N/A   ; 136.74 MHz ( period = 7.313 ns )               ; core_dual:inst4|core:inst|ocw1[5]   ; imr_a:inst9|imr:inst|imrreg[5]      ; RD         ; RD       ; None                        ; None                      ; 2.853 ns                ;
; N/A   ; 137.63 MHz ( period = 7.266 ns )               ; pr:inst|position.00000110_3517      ; core_dual:inst4|core:inst|pri[1]    ; RD         ; RD       ; None                        ; None                      ; 5.148 ns                ;
; N/A   ; 140.53 MHz ( period = 7.116 ns )               ; pr:inst|position.00000010_4073      ; core_dual:inst4|core:inst|pri[1]    ; RD         ; RD       ; None                        ; None                      ; 5.135 ns                ;
; N/A   ; 141.08 MHz ( period = 7.088 ns )               ; core_dual:inst4|core:inst|edge1[1]  ; core_dual:inst4|core:inst|state.100 ; RD         ; RD       ; None                        ; None                      ; 1.378 ns                ;
; N/A   ; 143.86 MHz ( period = 6.951 ns )               ; core_dual:inst4|core:inst|ocw1[3]   ; imr_a:inst9|imr:inst|imrreg[3]      ; RD         ; RD       ; None                        ; None                      ; 2.507 ns                ;
; N/A   ; 146.13 MHz ( period = 6.843 ns )               ; pr:inst|position.00000001_4212      ; core_dual:inst4|core:inst|pri[1]    ; RD         ; RD       ; None                        ; None                      ; 4.996 ns                ;
; N/A   ; 146.48 MHz ( period = 6.827 ns )               ; pr:inst|position.00000100_3795      ; core_dual:inst4|core:inst|pri[1]    ; RD         ; RD       ; None                        ; None                      ; 5.189 ns                ;
; N/A   ; 147.02 MHz ( period = 6.802 ns )               ; core_dual:inst4|core:inst|ocw1[2]   ; imr_a:inst9|imr:inst|imrreg[2]      ; RD         ; RD       ; None                        ; None                      ; 2.075 ns                ;
; N/A   ; 154.58 MHz ( period = 6.469 ns )               ; core_dual:inst4|core:inst|ocw1[7]   ; imr_a:inst9|imr:inst|imrreg[7]      ; RD         ; RD       ; None                        ; None                      ; 1.807 ns                ;
; N/A   ; 159.67 MHz ( period = 6.263 ns )               ; core_dual:inst4|core:inst|ocw1[0]   ; imr_a:inst9|imr:inst|imrreg[0]      ; RD         ; RD       ; None                        ; None                      ; 1.809 ns                ;
; N/A   ; 164.45 MHz ( period = 6.081 ns )               ; imr_a:inst9|imr:inst|imrreg[5]      ; imr_a:inst9|imr:inst|imrreg[5]      ; RD         ; RD       ; None                        ; None                      ; 3.640 ns                ;
; N/A   ; 165.67 MHz ( period = 6.036 ns )               ; core_dual:inst4|core:inst|state.101 ; core_dual:inst4|core:inst|pri[0]    ; RD         ; RD       ; None                        ; None                      ; 6.353 ns                ;
; N/A   ; 165.76 MHz ( period = 6.033 ns )               ; core_dual:inst4|core:inst|ocw1[4]   ; imr_a:inst9|imr:inst|imrreg[4]      ; RD         ; RD       ; None                        ; None                      ; 1.813 ns                ;
; N/A   ; 179.73 MHz ( period = 5.564 ns )               ; imr_a:inst9|imr:inst|imrreg[0]      ; imr_a:inst9|imr:inst|imrreg[0]      ; RD         ; RD       ; None                        ; None                      ; 3.152 ns                ;
; N/A   ; 180.54 MHz ( period = 5.539 ns )               ; core_dual:inst4|core:inst|ocw1[6]   ; imr_a:inst9|imr:inst|imrreg[6]      ; RD         ; RD       ; None                        ; None                      ; 1.322 ns                ;
; N/A   ; 180.67 MHz ( period = 5.535 ns )               ; imr_a:inst9|imr:inst|imrreg[3]      ; imr_a:inst9|imr:inst|imrreg[3]      ; RD         ; RD       ; None                        ; None                      ; 2.743 ns                ;
; N/A   ; 183.82 MHz ( period = 5.440 ns )               ; imr_a:inst9|imr:inst|imrreg[3]      ; pr:inst|position.00000111_3378      ; RD         ; RD       ; None                        ; None                      ; 5.410 ns                ;
; N/A   ; 190.59 MHz ( period = 5.247 ns )               ; imr_a:inst9|imr:inst|imrreg[4]      ; imr_a:inst9|imr:inst|imrreg[4]      ; RD         ; RD       ; None                        ; None                      ; 2.680 ns                ;
; N/A   ; 191.50 MHz ( period = 5.222 ns )               ; imr_a:inst9|imr:inst|imrreg[4]      ; pr:inst|position.00000110_3517      ; RD         ; RD       ; None                        ; None                      ; 5.356 ns                ;
; N/A   ; 192.94 MHz ( period = 5.183 ns )               ; imr_a:inst9|imr:inst|imrreg[3]      ; pr:inst|position.00000011_3934      ; RD         ; RD       ; None                        ; None                      ; 4.680 ns                ;
; N/A   ; 194.51 MHz ( period = 5.141 ns )               ; imr_a:inst9|imr:inst|imrreg[5]      ; pr:inst|position.00000011_3934      ; RD         ; RD       ; None                        ; None                      ; 4.984 ns                ;
; N/A   ; 195.12 MHz ( period = 5.125 ns )               ; imr_a:inst9|imr:inst|imrreg[4]      ; pr:inst|position.00000000_4351      ; RD         ; RD       ; None                        ; None                      ; 4.635 ns                ;
; N/A   ; 195.62 MHz ( period = 5.112 ns )               ; imr_a:inst9|imr:inst|imrreg[4]      ; pr:inst|position.00000111_3378      ; RD         ; RD       ; None                        ; None                      ; 5.081 ns                ;
; N/A   ; 196.43 MHz ( period = 5.091 ns )               ; imr_a:inst9|imr:inst|imrreg[4]      ; pr:inst|position.00000101_3656      ; RD         ; RD       ; None                        ; None                      ; 5.079 ns                ;
; N/A   ; 197.75 MHz ( period = 5.057 ns )               ; imr_a:inst9|imr:inst|imrreg[2]      ; pr:inst|position.00000011_3934      ; RD         ; RD       ; None                        ; None                      ; 4.900 ns                ;
; N/A   ; 201.65 MHz ( period = 4.959 ns )               ; imr_a:inst9|imr:inst|imrreg[0]      ; pr:inst|position.00000011_3934      ; RD         ; RD       ; None                        ; None                      ; 4.826 ns                ;
; N/A   ; 202.59 MHz ( period = 4.936 ns )               ; imr_a:inst9|imr:inst|imrreg[3]      ; pr:inst|position.00000000_4351      ; RD         ; RD       ; None                        ; None                      ; 4.447 ns                ;
; N/A   ; 204.88 MHz ( period = 4.881 ns )               ; imr_a:inst9|imr:inst|imrreg[6]      ; pr:inst|position.00000011_3934      ; RD         ; RD       ; None                        ; None                      ; 4.373 ns                ;
; N/A   ; 207.56 MHz ( period = 4.818 ns )               ; imr_a:inst9|imr:inst|imrreg[5]      ; pr:inst|position.00000001_4212      ; RD         ; RD       ; None                        ; None                      ; 5.126 ns                ;
; N/A   ; 207.81 MHz ( period = 4.812 ns )               ; core_dual:inst4|core:inst|ocw2[5]   ; core_dual:inst4|core:inst|pri[2]    ; RD         ; RD       ; None                        ; None                      ; 6.187 ns                ;
; N/A   ; 208.38 MHz ( period = 4.799 ns )               ; imr_a:inst9|imr:inst|imrreg[7]      ; pr:inst|position.00000011_3934      ; RD         ; RD       ; None                        ; None                      ; 4.644 ns                ;
; N/A   ; 209.95 MHz ( period = 4.763 ns )               ; imr_a:inst9|imr:inst|imrreg[1]      ; imr_a:inst9|imr:inst|imrreg[1]      ; RD         ; RD       ; None                        ; None                      ; 2.338 ns                ;
; N/A   ; 210.88 MHz ( period = 4.742 ns )               ; imr_a:inst9|imr:inst|imrreg[1]      ; pr:inst|position.00000011_3934      ; RD         ; RD       ; None                        ; None                      ; 4.610 ns                ;
; N/A   ; 211.19 MHz ( period = 4.735 ns )               ; imr_a:inst9|imr:inst|imrreg[0]      ; pr:inst|position.00000101_3656      ; RD         ; RD       ; None                        ; None                      ; 5.094 ns                ;
; N/A   ; 213.68 MHz ( period = 4.680 ns )               ; imr_a:inst9|imr:inst|imrreg[5]      ; pr:inst|position.00000000_4351      ; RD         ; RD       ; None                        ; None                      ; 4.537 ns                ;
; N/A   ; 213.77 MHz ( period = 4.678 ns )               ; imr_a:inst9|imr:inst|imrreg[6]      ; imr_a:inst9|imr:inst|imrreg[6]      ; RD         ; RD       ; None                        ; None                      ; 2.092 ns                ;
; N/A   ; 214.18 MHz ( period = 4.669 ns )               ; core_dual:inst4|core:inst|ocw2[6]   ; core_dual:inst4|core:inst|pri[2]    ; RD         ; RD       ; None                        ; None                      ; 6.044 ns                ;
; N/A   ; 214.59 MHz ( period = 4.660 ns )               ; imr_a:inst9|imr:inst|imrreg[4]      ; pr:inst|position.00000011_3934      ; RD         ; RD       ; None                        ; None                      ; 4.156 ns                ;
; N/A   ; 214.68 MHz ( period = 4.658 ns )               ; imr_a:inst9|imr:inst|imrreg[3]      ; pr:inst|position.00000001_4212      ; RD         ; RD       ; None                        ; None                      ; 4.620 ns                ;
; N/A   ; 215.33 MHz ( period = 4.644 ns )               ; core_dual:inst4|core:inst|icw4[1]   ; core_dual:inst4|core:inst|pri[2]    ; RD         ; RD       ; None                        ; None                      ; 6.532 ns                ;
; N/A   ; 216.12 MHz ( period = 4.627 ns )               ; imr_a:inst9|imr:inst|imrreg[2]      ; imr_a:inst9|imr:inst|imrreg[2]      ; RD         ; RD       ; None                        ; None                      ; 1.919 ns                ;
; N/A   ; 216.22 MHz ( period = 4.625 ns )               ; imr_a:inst9|imr:inst|imrreg[4]      ; pr:inst|position.00000001_4212      ; RD         ; RD       ; None                        ; None                      ; 4.586 ns                ;
; N/A   ; 216.97 MHz ( period = 4.609 ns )               ; imr_a:inst9|imr:inst|imrreg[6]      ; pr:inst|position.00000111_3378      ; RD         ; RD       ; None                        ; None                      ; 4.574 ns                ;
; N/A   ; 219.11 MHz ( period = 4.564 ns )               ; core_dual:inst4|core:inst|state.101 ; core_dual:inst4|core:inst|pri[1]    ; RD         ; RD       ; None                        ; None                      ; 6.005 ns                ;
; N/A   ; 219.35 MHz ( period = 4.559 ns )               ; imr_a:inst9|imr:inst|imrreg[0]      ; pr:inst|position.00000001_4212      ; RD         ; RD       ; None                        ; None                      ; 4.891 ns                ;
; N/A   ; 219.39 MHz ( period = 4.558 ns )               ; imr_a:inst9|imr:inst|imrreg[6]      ; pr:inst|position.00000001_4212      ; RD         ; RD       ; None                        ; None                      ; 4.515 ns                ;
; N/A   ; 219.49 MHz ( period = 4.556 ns )               ; imr_a:inst9|imr:inst|imrreg[0]      ; pr:inst|position.00000000_4351      ; RD         ; RD       ; None                        ; None                      ; 4.437 ns                ;
; N/A   ; 219.88 MHz ( period = 4.548 ns )               ; imr_a:inst9|imr:inst|imrreg[6]      ; pr:inst|position.00000110_3517      ; RD         ; RD       ; None                        ; None                      ; 4.678 ns                ;
; N/A   ; 223.36 MHz ( period = 4.477 ns )               ; imr_a:inst9|imr:inst|imrreg[4]      ; pr:inst|position.00000010_4073      ; RD         ; RD       ; None                        ; None                      ; 4.447 ns                ;
; N/A   ; 223.41 MHz ( period = 4.476 ns )               ; imr_a:inst9|imr:inst|imrreg[7]      ; pr:inst|position.00000001_4212      ; RD         ; RD       ; None                        ; None                      ; 4.786 ns                ;
; N/A   ; 224.16 MHz ( period = 4.461 ns )               ; imr_a:inst9|imr:inst|imrreg[2]      ; pr:inst|position.00000000_4351      ; RD         ; RD       ; None                        ; None                      ; 4.318 ns                ;
; N/A   ; 225.23 MHz ( period = 4.440 ns )               ; imr_a:inst9|imr:inst|imrreg[7]      ; imr_a:inst9|imr:inst|imrreg[7]      ; RD         ; RD       ; None                        ; None                      ; 1.763 ns                ;
; N/A   ; 225.89 MHz ( period = 4.427 ns )               ; imr_a:inst9|imr:inst|imrreg[3]      ; pr:inst|position.00000101_3656      ; RD         ; RD       ; None                        ; None                      ; 4.416 ns                ;
; N/A   ; 226.24 MHz ( period = 4.420 ns )               ; imr_a:inst9|imr:inst|imrreg[6]      ; pr:inst|position.00000000_4351      ; RD         ; RD       ; None                        ; None                      ; 3.926 ns                ;
; N/A   ; 226.65 MHz ( period = 4.412 ns )               ; imr_a:inst9|imr:inst|imrreg[7]      ; pr:inst|position.00000111_3378      ; RD         ; RD       ; None                        ; None                      ; 4.730 ns                ;
; N/A   ; 227.48 MHz ( period = 4.396 ns )               ; imr_a:inst9|imr:inst|imrreg[1]      ; pr:inst|position.00000101_3656      ; RD         ; RD       ; None                        ; None                      ; 4.756 ns                ;
; N/A   ; 229.57 MHz ( period = 4.356 ns )               ; imr_a:inst9|imr:inst|imrreg[6]      ; pr:inst|position.00000100_3795      ; RD         ; RD       ; None                        ; None                      ; 4.108 ns                ;
; N/A   ; 230.52 MHz ( period = 4.338 ns )               ; imr_a:inst9|imr:inst|imrreg[7]      ; pr:inst|position.00000000_4351      ; RD         ; RD       ; None                        ; None                      ; 4.197 ns                ;
; N/A   ; 231.05 MHz ( period = 4.328 ns )               ; imr_a:inst9|imr:inst|imrreg[5]      ; pr:inst|position.00000101_3656      ; RD         ; RD       ; None                        ; None                      ; 4.663 ns                ;
; N/A   ; 231.91 MHz ( period = 4.312 ns )               ; imr_a:inst9|imr:inst|imrreg[6]      ; pr:inst|position.00000010_4073      ; RD         ; RD       ; None                        ; None                      ; 4.278 ns                ;
; N/A   ; 233.15 MHz ( period = 4.289 ns )               ; imr_a:inst9|imr:inst|imrreg[3]      ; pr:inst|position.00000110_3517      ; RD         ; RD       ; None                        ; None                      ; 4.424 ns                ;
; N/A   ; 233.92 MHz ( period = 4.275 ns )               ; imr_a:inst9|imr:inst|imrreg[1]      ; pr:inst|position.00000000_4351      ; RD         ; RD       ; None                        ; None                      ; 4.157 ns                ;
; N/A   ; 234.80 MHz ( period = 4.259 ns )               ; imr_a:inst9|imr:inst|imrreg[3]      ; pr:inst|position.00000100_3795      ; RD         ; RD       ; None                        ; None                      ; 4.016 ns                ;
; N/A   ; 235.02 MHz ( period = 4.255 ns )               ; core_dual:inst4|core:inst|ocw2[0]   ; core_dual:inst4|core:inst|pri[2]    ; RD         ; RD       ; None                        ; None                      ; 5.287 ns                ;
; N/A   ; 239.06 MHz ( period = 4.183 ns )               ; imr_a:inst9|imr:inst|imrreg[2]      ; pr:inst|position.00000111_3378      ; RD         ; RD       ; None                        ; None                      ; 4.499 ns                ;
; N/A   ; 239.29 MHz ( period = 4.179 ns )               ; imr_a:inst9|imr:inst|imrreg[5]      ; pr:inst|position.00000010_4073      ; RD         ; RD       ; None                        ; None                      ; 4.496 ns                ;
; N/A   ; 241.02 MHz ( period = 4.149 ns )               ; imr_a:inst9|imr:inst|imrreg[3]      ; pr:inst|position.00000010_4073      ; RD         ; RD       ; None                        ; None                      ; 4.120 ns                ;
; N/A   ; 242.84 MHz ( period = 4.118 ns )               ; imr_a:inst9|imr:inst|imrreg[2]      ; pr:inst|position.00000101_3656      ; RD         ; RD       ; None                        ; None                      ; 4.453 ns                ;
; N/A   ; 245.28 MHz ( period = 4.077 ns )               ; imr_a:inst9|imr:inst|imrreg[5]      ; pr:inst|position.00000111_3378      ; RD         ; RD       ; None                        ; None                      ; 4.393 ns                ;
; N/A   ; 249.81 MHz ( period = 4.003 ns )               ; imr_a:inst9|imr:inst|imrreg[5]      ; pr:inst|position.00000100_3795      ; RD         ; RD       ; None                        ; None                      ; 4.106 ns                ;
; N/A   ; 251.64 MHz ( period = 3.974 ns )               ; imr_a:inst9|imr:inst|imrreg[7]      ; pr:inst|position.00000100_3795      ; RD         ; RD       ; None                        ; None                      ; 4.079 ns                ;
; N/A   ; 252.27 MHz ( period = 3.964 ns )               ; imr_a:inst9|imr:inst|imrreg[2]      ; pr:inst|position.00000010_4073      ; RD         ; RD       ; None                        ; None                      ; 4.281 ns                ;
; N/A   ; 252.65 MHz ( period = 3.958 ns )               ; imr_a:inst9|imr:inst|imrreg[5]      ; pr:inst|position.00000110_3517      ; RD         ; RD       ; None                        ; None                      ; 4.439 ns                ;
; N/A   ; 256.02 MHz ( period = 3.906 ns )               ; imr_a:inst9|imr:inst|imrreg[2]      ; pr:inst|position.00000110_3517      ; RD         ; RD       ; None                        ; None                      ; 4.387 ns                ;
; N/A   ; 256.08 MHz ( period = 3.905 ns )               ; imr_a:inst9|imr:inst|imrreg[4]      ; pr:inst|position.00000100_3795      ; RD         ; RD       ; None                        ; None                      ; 3.661 ns                ;
; N/A   ; 261.78 MHz ( period = 3.820 ns )               ; imr_a:inst9|imr:inst|imrreg[0]      ; pr:inst|position.00000111_3378      ; RD         ; RD       ; None                        ; None                      ; 4.160 ns                ;
; N/A   ; 261.99 MHz ( period = 3.817 ns )               ; imr_a:inst9|imr:inst|imrreg[6]      ; pr:inst|position.00000101_3656      ; RD         ; RD       ; None                        ; None                      ; 3.801 ns                ;
; N/A   ; 262.05 MHz ( period = 3.816 ns )               ; core_dual:inst4|core:inst|ocw2[1]   ; core_dual:inst4|core:inst|pri[2]    ; RD         ; RD       ; None                        ; None                      ; 5.361 ns                ;
; N/A   ; 262.47 MHz ( period = 3.810 ns )               ; core_dual:inst4|core:inst|ocw2[5]   ; core_dual:inst4|core:inst|pri[0]    ; RD         ; RD       ; None                        ; None                      ; 4.951 ns                ;
; N/A   ; 264.27 MHz ( period = 3.784 ns )               ; imr_a:inst9|imr:inst|imrreg[2]      ; pr:inst|position.00000100_3795      ; RD         ; RD       ; None                        ; None                      ; 3.887 ns                ;
; N/A   ; 265.46 MHz ( period = 3.767 ns )               ; imr_a:inst9|imr:inst|imrreg[1]      ; pr:inst|position.00000010_4073      ; RD         ; RD       ; None                        ; None                      ; 4.109 ns                ;
; N/A   ; 267.02 MHz ( period = 3.745 ns )               ; imr_a:inst9|imr:inst|imrreg[1]      ; pr:inst|position.00000111_3378      ; RD         ; RD       ; None                        ; None                      ; 4.086 ns                ;
; N/A   ; 267.74 MHz ( period = 3.735 ns )               ; imr_a:inst9|imr:inst|imrreg[7]      ; pr:inst|position.00000101_3656      ; RD         ; RD       ; None                        ; None                      ; 4.072 ns                ;
; N/A   ; 268.24 MHz ( period = 3.728 ns )               ; core_dual:inst4|core:inst|ocw2[2]   ; core_dual:inst4|core:inst|pri[2]    ; RD         ; RD       ; None                        ; None                      ; 5.267 ns                ;
; N/A   ; 272.70 MHz ( period = 3.667 ns )               ; core_dual:inst4|core:inst|ocw2[6]   ; core_dual:inst4|core:inst|pri[0]    ; RD         ; RD       ; None                        ; None                      ; 4.808 ns                ;
; N/A   ; 274.57 MHz ( period = 3.642 ns )               ; core_dual:inst4|core:inst|icw4[1]   ; core_dual:inst4|core:inst|pri[0]    ; RD         ; RD       ; None                        ; None                      ; 5.296 ns                ;
; N/A   ; 274.57 MHz ( period = 3.642 ns )               ; imr_a:inst9|imr:inst|imrreg[0]      ; pr:inst|position.00000010_4073      ; RD         ; RD       ; None                        ; None                      ; 3.983 ns                ;
; N/A   ; 275.63 MHz ( period = 3.628 ns )               ; imr_a:inst9|imr:inst|imrreg[7]      ; pr:inst|position.00000010_4073      ; RD         ; RD       ; None                        ; None                      ; 3.947 ns                ;
; N/A   ; 277.78 MHz ( period = 3.600 ns )               ; imr_a:inst9|imr:inst|imrreg[2]      ; pr:inst|position.00000001_4212      ; RD         ; RD       ; None                        ; None                      ; 3.908 ns                ;
; N/A   ; 277.93 MHz ( period = 3.598 ns )               ; imr_a:inst9|imr:inst|imrreg[1]      ; pr:inst|position.00000100_3795      ; RD         ; RD       ; None                        ; None                      ; 3.726 ns                ;
; N/A   ; 280.27 MHz ( period = 3.568 ns )               ; imr_a:inst9|imr:inst|imrreg[1]      ; pr:inst|position.00000001_4212      ; RD         ; RD       ; None                        ; None                      ; 3.901 ns                ;
; N/A   ; 282.33 MHz ( period = 3.542 ns )               ; imr_a:inst9|imr:inst|imrreg[0]      ; pr:inst|position.00000110_3517      ; RD         ; RD       ; None                        ; None                      ; 4.047 ns                ;
; N/A   ; 299.94 MHz ( period = 3.334 ns )               ; imr_a:inst9|imr:inst|imrreg[7]      ; pr:inst|position.00000110_3517      ; RD         ; RD       ; None                        ; None                      ; 3.817 ns                ;
; N/A   ; 300.84 MHz ( period = 3.324 ns )               ; imr_a:inst9|imr:inst|imrreg[1]      ; pr:inst|position.00000110_3517      ; RD         ; RD       ; None                        ; None                      ; 3.830 ns                ;
; N/A   ; 301.57 MHz ( period = 3.316 ns )               ; imr_a:inst9|imr:inst|imrreg[0]      ; pr:inst|position.00000100_3795      ; RD         ; RD       ; None                        ; None                      ; 3.443 ns                ;
; N/A   ; 307.41 MHz ( period = 3.253 ns )               ; core_dual:inst4|core:inst|ocw2[0]   ; core_dual:inst4|core:inst|pri[0]    ; RD         ; RD       ; None                        ; None                      ; 4.051 ns                ;
; N/A   ; 308.17 MHz ( period = 3.245 ns )               ; core_dual:inst4|core:inst|ocw2[1]   ; core_dual:inst4|core:inst|pri[0]    ; RD         ; RD       ; None                        ; None                      ; 4.556 ns                ;
; N/A   ; 325.31 MHz ( period = 3.074 ns )               ; core_dual:inst4|core:inst|ocw2[5]   ; core_dual:inst4|core:inst|pri[1]    ; RD         ; RD       ; None                        ; None                      ; 4.603 ns                ;
; N/A   ; 341.18 MHz ( period = 2.931 ns )               ; core_dual:inst4|core:inst|ocw2[6]   ; core_dual:inst4|core:inst|pri[1]    ; RD         ; RD       ; None                        ; None                      ; 4.460 ns                ;
; N/A   ; 344.12 MHz ( period = 2.906 ns )               ; core_dual:inst4|core:inst|icw4[1]   ; core_dual:inst4|core:inst|pri[1]    ; RD         ; RD       ; None                        ; None                      ; 4.948 ns                ;
; N/A   ; 366.84 MHz ( period = 2.726 ns )               ; core_dual:inst4|core:inst|ocw2[2]   ; core_dual:inst4|core:inst|pri[0]    ; RD         ; RD       ; None                        ; None                      ; 4.031 ns                ;
; N/A   ; 370.51 MHz ( period = 2.699 ns )               ; core_dual:inst4|core:inst|ocw2[1]   ; core_dual:inst4|core:inst|pri[1]    ; RD         ; RD       ; None                        ; None                      ; 4.398 ns                ;
; N/A   ; 389.71 MHz ( period = 2.566 ns )               ; core_dual:inst4|core:inst|ocw2[0]   ; core_dual:inst4|core:inst|pri[1]    ; RD         ; RD       ; None                        ; None                      ; 3.752 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; core_dual:inst4|core:inst|ocw2[2]   ; core_dual:inst4|core:inst|pri[1]    ; RD         ; RD       ; None                        ; None                      ; 3.897 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; core_dual:inst4|core:inst|state.101 ; core_dual:inst4|core:inst|state.101 ; RD         ; RD       ; None                        ; None                      ; 1.982 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; core_dual:inst4|core:inst|state.101 ; core_dual:inst4|core:inst|state.010 ; RD         ; RD       ; None                        ; None                      ; 1.783 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; core_dual:inst4|core:inst|state.100 ; core_dual:inst4|core:inst|state.101 ; RD         ; RD       ; None                        ; None                      ; 1.878 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; core_dual:inst4|core:inst|state.101 ; core_dual:inst4|core:inst|state.001 ; RD         ; RD       ; None                        ; None                      ; 1.687 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; core_dual:inst4|core:inst|state.001 ; core_dual:inst4|core:inst|state.010 ; RD         ; RD       ; None                        ; None                      ; 1.711 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; core_dual:inst4|core:inst|state.010 ; core_dual:inst4|core:inst|state.101 ; RD         ; RD       ; None                        ; None                      ; 1.767 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; core_dual:inst4|core:inst|state.010 ; core_dual:inst4|core:inst|state.011 ; RD         ; RD       ; None                        ; None                      ; 1.733 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; core_dual:inst4|core:inst|state.010 ; core_dual:inst4|core:inst|state.100 ; RD         ; RD       ; None                        ; None                      ; 1.660 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; core_dual:inst4|core:inst|state.010 ; core_dual:inst4|core:inst|state.010 ; RD         ; RD       ; None                        ; None                      ; 1.392 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; core_dual:inst4|core:inst|state.011 ; core_dual:inst4|core:inst|state.100 ; RD         ; RD       ; None                        ; None                      ; 1.086 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; core_dual:inst4|core:inst|state.011 ; core_dual:inst4|core:inst|state.101 ; RD         ; RD       ; None                        ; None                      ; 1.072 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; core_dual:inst4|core:inst|edge1[0]  ; core_dual:inst4|core:inst|edge1[1]  ; RD         ; RD       ; None                        ; None                      ; 0.821 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; core_dual:inst4|core:inst|edge1[1]  ; core_dual:inst4|core:inst|edge1[1]  ; RD         ; RD       ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; core_dual:inst4|core:inst|edge1[0]  ; core_dual:inst4|core:inst|edge1[0]  ; RD         ; RD       ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; core_dual:inst4|core:inst|state.011 ; core_dual:inst4|core:inst|state.011 ; RD         ; RD       ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; core_dual:inst4|core:inst|state.100 ; core_dual:inst4|core:inst|state.100 ; RD         ; RD       ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; core_dual:inst4|core:inst|state.001 ; core_dual:inst4|core:inst|state.001 ; RD         ; RD       ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; core_dual:inst4|core:inst|write2    ; core_dual:inst4|core:inst|state.010 ; RD         ; RD       ; None                        ; None                      ; 1.729 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; core_dual:inst4|core:inst|write2    ; core_dual:inst4|core:inst|state.001 ; RD         ; RD       ; None                        ; None                      ; 1.713 ns                ;
+-------+------------------------------------------------+-------------------------------------+-------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'WR'                                                                                                                                                                                                                              ;
+-------+------------------------------------------------+-------------------------------------+-------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                ; To                                  ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------------------------------------+-------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 54.31 MHz ( period = 18.414 ns )               ; core_dual:inst4|core:inst|pri[0]    ; pr:inst|position.00000000_4351      ; WR         ; WR       ; None                        ; None                      ; 2.408 ns                ;
; N/A   ; 54.34 MHz ( period = 18.402 ns )               ; core_dual:inst4|core:inst|pri[1]    ; pr:inst|position.00000000_4351      ; WR         ; WR       ; None                        ; None                      ; 2.395 ns                ;
; N/A   ; 54.79 MHz ( period = 18.252 ns )               ; core_dual:inst4|core:inst|pri[0]    ; pr:inst|position.00000011_3934      ; WR         ; WR       ; None                        ; None                      ; 2.232 ns                ;
; N/A   ; 55.08 MHz ( period = 18.154 ns )               ; core_dual:inst4|core:inst|pri[0]    ; pr:inst|position.00000001_4212      ; WR         ; WR       ; None                        ; None                      ; 2.599 ns                ;
; N/A   ; 55.34 MHz ( period = 18.069 ns )               ; core_dual:inst4|core:inst|pri[1]    ; pr:inst|position.00000110_3517      ; WR         ; WR       ; None                        ; None                      ; 2.686 ns                ;
; N/A   ; 55.68 MHz ( period = 17.961 ns )               ; core_dual:inst4|core:inst|pri[0]    ; pr:inst|position.00000100_3795      ; WR         ; WR       ; None                        ; None                      ; 2.201 ns                ;
; N/A   ; 55.68 MHz ( period = 17.960 ns )               ; core_dual:inst4|core:inst|pri[1]    ; pr:inst|position.00000001_4212      ; WR         ; WR       ; None                        ; None                      ; 2.404 ns                ;
; N/A   ; 55.69 MHz ( period = 17.956 ns )               ; core_dual:inst4|core:inst|pri[1]    ; pr:inst|position.00000011_3934      ; WR         ; WR       ; None                        ; None                      ; 1.935 ns                ;
; N/A   ; 55.74 MHz ( period = 17.939 ns )               ; core_dual:inst4|core:inst|pri[0]    ; pr:inst|position.00000110_3517      ; WR         ; WR       ; None                        ; None                      ; 2.557 ns                ;
; N/A   ; 55.75 MHz ( period = 17.938 ns )               ; core_dual:inst4|core:inst|pri[1]    ; pr:inst|position.00000010_4073      ; WR         ; WR       ; None                        ; None                      ; 2.391 ns                ;
; N/A   ; 55.81 MHz ( period = 17.918 ns )               ; core_dual:inst4|core:inst|pri[0]    ; pr:inst|position.00000111_3378      ; WR         ; WR       ; None                        ; None                      ; 2.371 ns                ;
; N/A   ; 55.82 MHz ( period = 17.915 ns )               ; core_dual:inst4|core:inst|pri[0]    ; pr:inst|position.00000010_4073      ; WR         ; WR       ; None                        ; None                      ; 2.369 ns                ;
; N/A   ; 56.16 MHz ( period = 17.805 ns )               ; core_dual:inst4|core:inst|pri[1]    ; pr:inst|position.00000100_3795      ; WR         ; WR       ; None                        ; None                      ; 2.044 ns                ;
; N/A   ; 56.22 MHz ( period = 17.787 ns )               ; core_dual:inst4|core:inst|pri[1]    ; pr:inst|position.00000111_3378      ; WR         ; WR       ; None                        ; None                      ; 2.239 ns                ;
; N/A   ; 56.28 MHz ( period = 17.767 ns )               ; core_dual:inst4|core:inst|pri[1]    ; pr:inst|position.00000101_3656      ; WR         ; WR       ; None                        ; None                      ; 2.238 ns                ;
; N/A   ; 56.41 MHz ( period = 17.727 ns )               ; core_dual:inst4|core:inst|pri[2]    ; pr:inst|position.00000000_4351      ; WR         ; WR       ; None                        ; None                      ; 2.012 ns                ;
; N/A   ; 56.65 MHz ( period = 17.653 ns )               ; core_dual:inst4|core:inst|pri[2]    ; pr:inst|position.00000001_4212      ; WR         ; WR       ; None                        ; None                      ; 2.389 ns                ;
; N/A   ; 56.67 MHz ( period = 17.646 ns )               ; core_dual:inst4|core:inst|pri[0]    ; pr:inst|position.00000101_3656      ; WR         ; WR       ; None                        ; None                      ; 2.118 ns                ;
; N/A   ; 57.35 MHz ( period = 17.438 ns )               ; core_dual:inst4|core:inst|pri[2]    ; pr:inst|position.00000101_3656      ; WR         ; WR       ; None                        ; None                      ; 2.201 ns                ;
; N/A   ; 57.69 MHz ( period = 17.334 ns )               ; core_dual:inst4|core:inst|pri[2]    ; pr:inst|position.00000011_3934      ; WR         ; WR       ; None                        ; None                      ; 1.605 ns                ;
; N/A   ; 58.25 MHz ( period = 17.167 ns )               ; core_dual:inst4|core:inst|pri[2]    ; pr:inst|position.00000100_3795      ; WR         ; WR       ; None                        ; None                      ; 1.698 ns                ;
; N/A   ; 58.29 MHz ( period = 17.156 ns )               ; core_dual:inst4|core:inst|pri[2]    ; pr:inst|position.00000110_3517      ; WR         ; WR       ; None                        ; None                      ; 2.065 ns                ;
; N/A   ; 59.27 MHz ( period = 16.873 ns )               ; core_dual:inst4|core:inst|pri[2]    ; pr:inst|position.00000111_3378      ; WR         ; WR       ; None                        ; None                      ; 1.617 ns                ;
; N/A   ; 59.27 MHz ( period = 16.872 ns )               ; core_dual:inst4|core:inst|pri[2]    ; pr:inst|position.00000010_4073      ; WR         ; WR       ; None                        ; None                      ; 1.617 ns                ;
; N/A   ; 85.87 MHz ( period = 11.646 ns )               ; core_dual:inst4|core:inst|icw1[0]   ; core_dual:inst4|core:inst|state.100 ; WR         ; WR       ; None                        ; None                      ; 2.124 ns                ;
; N/A   ; 90.71 MHz ( period = 11.024 ns )               ; core_dual:inst4|core:inst|icw1[0]   ; core_dual:inst4|core:inst|state.101 ; WR         ; WR       ; None                        ; None                      ; 1.813 ns                ;
; N/A   ; 99.09 MHz ( period = 10.092 ns )               ; core_dual:inst4|core:inst|icw1[1]   ; core_dual:inst4|core:inst|state.100 ; WR         ; WR       ; None                        ; None                      ; 1.346 ns                ;
; N/A   ; 101.87 MHz ( period = 9.816 ns )               ; core_dual:inst4|core:inst|ocw3[0]   ; imr_a:inst9|imr:inst|imrreg[5]      ; WR         ; WR       ; None                        ; None                      ; 3.996 ns                ;
; N/A   ; 103.05 MHz ( period = 9.704 ns )               ; core_dual:inst4|core:inst|icw1[1]   ; core_dual:inst4|core:inst|state.101 ; WR         ; WR       ; None                        ; None                      ; 1.152 ns                ;
; N/A   ; 103.17 MHz ( period = 9.693 ns )               ; core_dual:inst4|core:inst|ocw3[1]   ; imr_a:inst9|imr:inst|imrreg[5]      ; WR         ; WR       ; None                        ; None                      ; 3.874 ns                ;
; N/A   ; 107.67 MHz ( period = 9.288 ns )               ; core_dual:inst4|core:inst|icw1[1]   ; core_dual:inst4|core:inst|state.011 ; WR         ; WR       ; None                        ; None                      ; 0.944 ns                ;
; N/A   ; 108.98 MHz ( period = 9.176 ns )               ; pr:inst|position.00000011_3934      ; core_dual:inst4|core:inst|pri[2]    ; WR         ; WR       ; None                        ; None                      ; 7.137 ns                ;
; N/A   ; 110.05 MHz ( period = 9.087 ns )               ; pr:inst|position.00000111_3378      ; core_dual:inst4|core:inst|pri[2]    ; WR         ; WR       ; None                        ; None                      ; 6.955 ns                ;
; N/A   ; 110.80 MHz ( period = 9.025 ns )               ; pr:inst|position.00000101_3656      ; core_dual:inst4|core:inst|pri[2]    ; WR         ; WR       ; None                        ; None                      ; 6.993 ns                ;
; N/A   ; 111.02 MHz ( period = 9.007 ns )               ; core_dual:inst4|core:inst|ocw3[0]   ; imr_a:inst9|imr:inst|imrreg[2]      ; WR         ; WR       ; None                        ; None                      ; 2.920 ns                ;
; N/A   ; 111.28 MHz ( period = 8.986 ns )               ; core_dual:inst4|core:inst|ocw3[0]   ; imr_a:inst9|imr:inst|imrreg[7]      ; WR         ; WR       ; None                        ; None                      ; 2.928 ns                ;
; N/A   ; 112.18 MHz ( period = 8.914 ns )               ; pr:inst|position.00000110_3517      ; core_dual:inst4|core:inst|pri[2]    ; WR         ; WR       ; None                        ; None                      ; 6.642 ns                ;
; N/A   ; 112.25 MHz ( period = 8.909 ns )               ; core_dual:inst4|core:inst|ocw3[0]   ; imr_a:inst9|imr:inst|imrreg[1]      ; WR         ; WR       ; None                        ; None                      ; 3.080 ns                ;
; N/A   ; 112.56 MHz ( period = 8.884 ns )               ; core_dual:inst4|core:inst|ocw3[1]   ; imr_a:inst9|imr:inst|imrreg[2]      ; WR         ; WR       ; None                        ; None                      ; 2.798 ns                ;
; N/A   ; 112.83 MHz ( period = 8.863 ns )               ; core_dual:inst4|core:inst|ocw3[1]   ; imr_a:inst9|imr:inst|imrreg[7]      ; WR         ; WR       ; None                        ; None                      ; 2.806 ns                ;
; N/A   ; 113.82 MHz ( period = 8.786 ns )               ; core_dual:inst4|core:inst|ocw3[1]   ; imr_a:inst9|imr:inst|imrreg[1]      ; WR         ; WR       ; None                        ; None                      ; 2.958 ns                ;
; N/A   ; 114.10 MHz ( period = 8.764 ns )               ; pr:inst|position.00000010_4073      ; core_dual:inst4|core:inst|pri[2]    ; WR         ; WR       ; None                        ; None                      ; 6.629 ns                ;
; N/A   ; 114.57 MHz ( period = 8.728 ns )               ; core_dual:inst4|core:inst|edge1[0]  ; core_dual:inst4|core:inst|state.010 ; WR         ; WR       ; None                        ; None                      ; 2.024 ns                ;
; N/A   ; 114.81 MHz ( period = 8.710 ns )               ; core_dual:inst4|core:inst|ocw3[0]   ; imr_a:inst9|imr:inst|imrreg[3]      ; WR         ; WR       ; None                        ; None                      ; 2.885 ns                ;
; N/A   ; 114.93 MHz ( period = 8.701 ns )               ; core_dual:inst4|core:inst|ocw3[0]   ; imr_a:inst9|imr:inst|imrreg[6]      ; WR         ; WR       ; None                        ; None                      ; 3.087 ns                ;
; N/A   ; 116.05 MHz ( period = 8.617 ns )               ; core_dual:inst4|core:inst|ocw3[1]   ; imr_a:inst9|imr:inst|imrreg[0]      ; WR         ; WR       ; None                        ; None                      ; 2.803 ns                ;
; N/A   ; 116.46 MHz ( period = 8.587 ns )               ; core_dual:inst4|core:inst|ocw3[1]   ; imr_a:inst9|imr:inst|imrreg[3]      ; WR         ; WR       ; None                        ; None                      ; 2.763 ns                ;
; N/A   ; 116.54 MHz ( period = 8.581 ns )               ; pr:inst|position.00000001_4212      ; core_dual:inst4|core:inst|pri[2]    ; WR         ; WR       ; None                        ; None                      ; 6.580 ns                ;
; N/A   ; 116.58 MHz ( period = 8.578 ns )               ; core_dual:inst4|core:inst|ocw3[1]   ; imr_a:inst9|imr:inst|imrreg[6]      ; WR         ; WR       ; None                        ; None                      ; 2.965 ns                ;
; N/A   ; 117.99 MHz ( period = 8.475 ns )               ; pr:inst|position.00000100_3795      ; core_dual:inst4|core:inst|pri[2]    ; WR         ; WR       ; None                        ; None                      ; 6.683 ns                ;
; N/A   ; 118.04 MHz ( period = 8.472 ns )               ; core_dual:inst4|core:inst|ocw3[0]   ; imr_a:inst9|imr:inst|imrreg[0]      ; WR         ; WR       ; None                        ; None                      ; 2.657 ns                ;
; N/A   ; 118.92 MHz ( period = 8.409 ns )               ; core_dual:inst4|core:inst|ocw3[0]   ; imr_a:inst9|imr:inst|imrreg[4]      ; WR         ; WR       ; None                        ; None                      ; 2.810 ns                ;
; N/A   ; 119.73 MHz ( period = 8.352 ns )               ; core_dual:inst4|core:inst|edge1[1]  ; core_dual:inst4|core:inst|state.010 ; WR         ; WR       ; None                        ; None                      ; 1.836 ns                ;
; N/A   ; 120.69 MHz ( period = 8.286 ns )               ; core_dual:inst4|core:inst|ocw3[1]   ; imr_a:inst9|imr:inst|imrreg[4]      ; WR         ; WR       ; None                        ; None                      ; 2.688 ns                ;
; N/A   ; 122.07 MHz ( period = 8.192 ns )               ; core_dual:inst4|core:inst|edge1[1]  ; core_dual:inst4|core:inst|state.101 ; WR         ; WR       ; None                        ; None                      ; 1.930 ns                ;
; N/A   ; 122.34 MHz ( period = 8.174 ns )               ; pr:inst|position.00000011_3934      ; core_dual:inst4|core:inst|pri[0]    ; WR         ; WR       ; None                        ; None                      ; 5.901 ns                ;
; N/A   ; 123.09 MHz ( period = 8.124 ns )               ; core_dual:inst4|core:inst|edge1[1]  ; core_dual:inst4|core:inst|state.011 ; WR         ; WR       ; None                        ; None                      ; 1.896 ns                ;
; N/A   ; 123.69 MHz ( period = 8.085 ns )               ; pr:inst|position.00000111_3378      ; core_dual:inst4|core:inst|pri[0]    ; WR         ; WR       ; None                        ; None                      ; 5.719 ns                ;
; N/A   ; 124.38 MHz ( period = 8.040 ns )               ; core_dual:inst4|core:inst|state.101 ; core_dual:inst4|core:inst|pri[2]    ; WR         ; WR       ; None                        ; None                      ; 7.589 ns                ;
; N/A   ; 124.64 MHz ( period = 8.023 ns )               ; pr:inst|position.00000101_3656      ; core_dual:inst4|core:inst|pri[0]    ; WR         ; WR       ; None                        ; None                      ; 5.757 ns                ;
; N/A   ; 126.39 MHz ( period = 7.912 ns )               ; pr:inst|position.00000110_3517      ; core_dual:inst4|core:inst|pri[0]    ; WR         ; WR       ; None                        ; None                      ; 5.406 ns                ;
; N/A   ; 127.62 MHz ( period = 7.836 ns )               ; core_dual:inst4|core:inst|edge1[0]  ; core_dual:inst4|core:inst|state.100 ; WR         ; WR       ; None                        ; None                      ; 1.752 ns                ;
; N/A   ; 128.83 MHz ( period = 7.762 ns )               ; pr:inst|position.00000010_4073      ; core_dual:inst4|core:inst|pri[0]    ; WR         ; WR       ; None                        ; None                      ; 5.393 ns                ;
; N/A   ; 129.53 MHz ( period = 7.720 ns )               ; core_dual:inst4|core:inst|edge1[0]  ; core_dual:inst4|core:inst|state.101 ; WR         ; WR       ; None                        ; None                      ; 1.694 ns                ;
; N/A   ; 130.68 MHz ( period = 7.652 ns )               ; core_dual:inst4|core:inst|edge1[0]  ; core_dual:inst4|core:inst|state.011 ; WR         ; WR       ; None                        ; None                      ; 1.660 ns                ;
; N/A   ; 131.94 MHz ( period = 7.579 ns )               ; pr:inst|position.00000001_4212      ; core_dual:inst4|core:inst|pri[0]    ; WR         ; WR       ; None                        ; None                      ; 5.344 ns                ;
; N/A   ; 132.84 MHz ( period = 7.528 ns )               ; pr:inst|position.00000011_3934      ; core_dual:inst4|core:inst|pri[1]    ; WR         ; WR       ; None                        ; None                      ; 5.643 ns                ;
; N/A   ; 133.82 MHz ( period = 7.473 ns )               ; pr:inst|position.00000100_3795      ; core_dual:inst4|core:inst|pri[0]    ; WR         ; WR       ; None                        ; None                      ; 5.447 ns                ;
; N/A   ; 134.43 MHz ( period = 7.439 ns )               ; pr:inst|position.00000111_3378      ; core_dual:inst4|core:inst|pri[1]    ; WR         ; WR       ; None                        ; None                      ; 5.461 ns                ;
; N/A   ; 135.56 MHz ( period = 7.377 ns )               ; pr:inst|position.00000101_3656      ; core_dual:inst4|core:inst|pri[1]    ; WR         ; WR       ; None                        ; None                      ; 5.499 ns                ;
; N/A   ; 135.89 MHz ( period = 7.359 ns )               ; core_dual:inst4|core:inst|ocw1[1]   ; imr_a:inst9|imr:inst|imrreg[1]      ; WR         ; WR       ; None                        ; None                      ; 2.893 ns                ;
; N/A   ; 136.74 MHz ( period = 7.313 ns )               ; core_dual:inst4|core:inst|ocw1[5]   ; imr_a:inst9|imr:inst|imrreg[5]      ; WR         ; WR       ; None                        ; None                      ; 2.853 ns                ;
; N/A   ; 137.63 MHz ( period = 7.266 ns )               ; pr:inst|position.00000110_3517      ; core_dual:inst4|core:inst|pri[1]    ; WR         ; WR       ; None                        ; None                      ; 5.148 ns                ;
; N/A   ; 140.53 MHz ( period = 7.116 ns )               ; pr:inst|position.00000010_4073      ; core_dual:inst4|core:inst|pri[1]    ; WR         ; WR       ; None                        ; None                      ; 5.135 ns                ;
; N/A   ; 141.08 MHz ( period = 7.088 ns )               ; core_dual:inst4|core:inst|edge1[1]  ; core_dual:inst4|core:inst|state.100 ; WR         ; WR       ; None                        ; None                      ; 1.378 ns                ;
; N/A   ; 143.86 MHz ( period = 6.951 ns )               ; core_dual:inst4|core:inst|ocw1[3]   ; imr_a:inst9|imr:inst|imrreg[3]      ; WR         ; WR       ; None                        ; None                      ; 2.507 ns                ;
; N/A   ; 146.13 MHz ( period = 6.843 ns )               ; pr:inst|position.00000001_4212      ; core_dual:inst4|core:inst|pri[1]    ; WR         ; WR       ; None                        ; None                      ; 4.996 ns                ;
; N/A   ; 146.48 MHz ( period = 6.827 ns )               ; pr:inst|position.00000100_3795      ; core_dual:inst4|core:inst|pri[1]    ; WR         ; WR       ; None                        ; None                      ; 5.189 ns                ;
; N/A   ; 147.02 MHz ( period = 6.802 ns )               ; core_dual:inst4|core:inst|ocw1[2]   ; imr_a:inst9|imr:inst|imrreg[2]      ; WR         ; WR       ; None                        ; None                      ; 2.075 ns                ;
; N/A   ; 154.58 MHz ( period = 6.469 ns )               ; core_dual:inst4|core:inst|ocw1[7]   ; imr_a:inst9|imr:inst|imrreg[7]      ; WR         ; WR       ; None                        ; None                      ; 1.807 ns                ;
; N/A   ; 159.67 MHz ( period = 6.263 ns )               ; core_dual:inst4|core:inst|ocw1[0]   ; imr_a:inst9|imr:inst|imrreg[0]      ; WR         ; WR       ; None                        ; None                      ; 1.809 ns                ;
; N/A   ; 164.45 MHz ( period = 6.081 ns )               ; imr_a:inst9|imr:inst|imrreg[5]      ; imr_a:inst9|imr:inst|imrreg[5]      ; WR         ; WR       ; None                        ; None                      ; 3.640 ns                ;
; N/A   ; 165.67 MHz ( period = 6.036 ns )               ; core_dual:inst4|core:inst|state.101 ; core_dual:inst4|core:inst|pri[0]    ; WR         ; WR       ; None                        ; None                      ; 6.353 ns                ;
; N/A   ; 165.76 MHz ( period = 6.033 ns )               ; core_dual:inst4|core:inst|ocw1[4]   ; imr_a:inst9|imr:inst|imrreg[4]      ; WR         ; WR       ; None                        ; None                      ; 1.813 ns                ;
; N/A   ; 179.73 MHz ( period = 5.564 ns )               ; imr_a:inst9|imr:inst|imrreg[0]      ; imr_a:inst9|imr:inst|imrreg[0]      ; WR         ; WR       ; None                        ; None                      ; 3.152 ns                ;
; N/A   ; 180.54 MHz ( period = 5.539 ns )               ; core_dual:inst4|core:inst|ocw1[6]   ; imr_a:inst9|imr:inst|imrreg[6]      ; WR         ; WR       ; None                        ; None                      ; 1.322 ns                ;
; N/A   ; 180.67 MHz ( period = 5.535 ns )               ; imr_a:inst9|imr:inst|imrreg[3]      ; imr_a:inst9|imr:inst|imrreg[3]      ; WR         ; WR       ; None                        ; None                      ; 2.743 ns                ;
; N/A   ; 183.82 MHz ( period = 5.440 ns )               ; imr_a:inst9|imr:inst|imrreg[3]      ; pr:inst|position.00000111_3378      ; WR         ; WR       ; None                        ; None                      ; 5.410 ns                ;
; N/A   ; 190.59 MHz ( period = 5.247 ns )               ; imr_a:inst9|imr:inst|imrreg[4]      ; imr_a:inst9|imr:inst|imrreg[4]      ; WR         ; WR       ; None                        ; None                      ; 2.680 ns                ;
; N/A   ; 191.50 MHz ( period = 5.222 ns )               ; imr_a:inst9|imr:inst|imrreg[4]      ; pr:inst|position.00000110_3517      ; WR         ; WR       ; None                        ; None                      ; 5.356 ns                ;
; N/A   ; 192.94 MHz ( period = 5.183 ns )               ; imr_a:inst9|imr:inst|imrreg[3]      ; pr:inst|position.00000011_3934      ; WR         ; WR       ; None                        ; None                      ; 4.680 ns                ;
; N/A   ; 194.51 MHz ( period = 5.141 ns )               ; imr_a:inst9|imr:inst|imrreg[5]      ; pr:inst|position.00000011_3934      ; WR         ; WR       ; None                        ; None                      ; 4.984 ns                ;
; N/A   ; 195.12 MHz ( period = 5.125 ns )               ; imr_a:inst9|imr:inst|imrreg[4]      ; pr:inst|position.00000000_4351      ; WR         ; WR       ; None                        ; None                      ; 4.635 ns                ;
; N/A   ; 195.62 MHz ( period = 5.112 ns )               ; imr_a:inst9|imr:inst|imrreg[4]      ; pr:inst|position.00000111_3378      ; WR         ; WR       ; None                        ; None                      ; 5.081 ns                ;
; N/A   ; 196.43 MHz ( period = 5.091 ns )               ; imr_a:inst9|imr:inst|imrreg[4]      ; pr:inst|position.00000101_3656      ; WR         ; WR       ; None                        ; None                      ; 5.079 ns                ;
; N/A   ; 197.75 MHz ( period = 5.057 ns )               ; imr_a:inst9|imr:inst|imrreg[2]      ; pr:inst|position.00000011_3934      ; WR         ; WR       ; None                        ; None                      ; 4.900 ns                ;
; N/A   ; 201.65 MHz ( period = 4.959 ns )               ; imr_a:inst9|imr:inst|imrreg[0]      ; pr:inst|position.00000011_3934      ; WR         ; WR       ; None                        ; None                      ; 4.826 ns                ;
; N/A   ; 202.59 MHz ( period = 4.936 ns )               ; imr_a:inst9|imr:inst|imrreg[3]      ; pr:inst|position.00000000_4351      ; WR         ; WR       ; None                        ; None                      ; 4.447 ns                ;
; N/A   ; 204.88 MHz ( period = 4.881 ns )               ; imr_a:inst9|imr:inst|imrreg[6]      ; pr:inst|position.00000011_3934      ; WR         ; WR       ; None                        ; None                      ; 4.373 ns                ;
; N/A   ; 207.56 MHz ( period = 4.818 ns )               ; imr_a:inst9|imr:inst|imrreg[5]      ; pr:inst|position.00000001_4212      ; WR         ; WR       ; None                        ; None                      ; 5.126 ns                ;
; N/A   ; 207.81 MHz ( period = 4.812 ns )               ; core_dual:inst4|core:inst|ocw2[5]   ; core_dual:inst4|core:inst|pri[2]    ; WR         ; WR       ; None                        ; None                      ; 6.187 ns                ;
; N/A   ; 208.38 MHz ( period = 4.799 ns )               ; imr_a:inst9|imr:inst|imrreg[7]      ; pr:inst|position.00000011_3934      ; WR         ; WR       ; None                        ; None                      ; 4.644 ns                ;
; N/A   ; 209.95 MHz ( period = 4.763 ns )               ; imr_a:inst9|imr:inst|imrreg[1]      ; imr_a:inst9|imr:inst|imrreg[1]      ; WR         ; WR       ; None                        ; None                      ; 2.338 ns                ;
; N/A   ; 210.88 MHz ( period = 4.742 ns )               ; imr_a:inst9|imr:inst|imrreg[1]      ; pr:inst|position.00000011_3934      ; WR         ; WR       ; None                        ; None                      ; 4.610 ns                ;
; N/A   ; 211.19 MHz ( period = 4.735 ns )               ; imr_a:inst9|imr:inst|imrreg[0]      ; pr:inst|position.00000101_3656      ; WR         ; WR       ; None                        ; None                      ; 5.094 ns                ;
; N/A   ; 213.68 MHz ( period = 4.680 ns )               ; imr_a:inst9|imr:inst|imrreg[5]      ; pr:inst|position.00000000_4351      ; WR         ; WR       ; None                        ; None                      ; 4.537 ns                ;
; N/A   ; 213.77 MHz ( period = 4.678 ns )               ; imr_a:inst9|imr:inst|imrreg[6]      ; imr_a:inst9|imr:inst|imrreg[6]      ; WR         ; WR       ; None                        ; None                      ; 2.092 ns                ;
; N/A   ; 214.18 MHz ( period = 4.669 ns )               ; core_dual:inst4|core:inst|ocw2[6]   ; core_dual:inst4|core:inst|pri[2]    ; WR         ; WR       ; None                        ; None                      ; 6.044 ns                ;
; N/A   ; 214.59 MHz ( period = 4.660 ns )               ; imr_a:inst9|imr:inst|imrreg[4]      ; pr:inst|position.00000011_3934      ; WR         ; WR       ; None                        ; None                      ; 4.156 ns                ;
; N/A   ; 214.68 MHz ( period = 4.658 ns )               ; imr_a:inst9|imr:inst|imrreg[3]      ; pr:inst|position.00000001_4212      ; WR         ; WR       ; None                        ; None                      ; 4.620 ns                ;
; N/A   ; 215.33 MHz ( period = 4.644 ns )               ; core_dual:inst4|core:inst|icw4[1]   ; core_dual:inst4|core:inst|pri[2]    ; WR         ; WR       ; None                        ; None                      ; 6.532 ns                ;
; N/A   ; 216.12 MHz ( period = 4.627 ns )               ; imr_a:inst9|imr:inst|imrreg[2]      ; imr_a:inst9|imr:inst|imrreg[2]      ; WR         ; WR       ; None                        ; None                      ; 1.919 ns                ;
; N/A   ; 216.22 MHz ( period = 4.625 ns )               ; imr_a:inst9|imr:inst|imrreg[4]      ; pr:inst|position.00000001_4212      ; WR         ; WR       ; None                        ; None                      ; 4.586 ns                ;
; N/A   ; 216.97 MHz ( period = 4.609 ns )               ; imr_a:inst9|imr:inst|imrreg[6]      ; pr:inst|position.00000111_3378      ; WR         ; WR       ; None                        ; None                      ; 4.574 ns                ;
; N/A   ; 219.11 MHz ( period = 4.564 ns )               ; core_dual:inst4|core:inst|state.101 ; core_dual:inst4|core:inst|pri[1]    ; WR         ; WR       ; None                        ; None                      ; 6.005 ns                ;
; N/A   ; 219.35 MHz ( period = 4.559 ns )               ; imr_a:inst9|imr:inst|imrreg[0]      ; pr:inst|position.00000001_4212      ; WR         ; WR       ; None                        ; None                      ; 4.891 ns                ;
; N/A   ; 219.39 MHz ( period = 4.558 ns )               ; imr_a:inst9|imr:inst|imrreg[6]      ; pr:inst|position.00000001_4212      ; WR         ; WR       ; None                        ; None                      ; 4.515 ns                ;
; N/A   ; 219.49 MHz ( period = 4.556 ns )               ; imr_a:inst9|imr:inst|imrreg[0]      ; pr:inst|position.00000000_4351      ; WR         ; WR       ; None                        ; None                      ; 4.437 ns                ;
; N/A   ; 219.88 MHz ( period = 4.548 ns )               ; imr_a:inst9|imr:inst|imrreg[6]      ; pr:inst|position.00000110_3517      ; WR         ; WR       ; None                        ; None                      ; 4.678 ns                ;
; N/A   ; 223.36 MHz ( period = 4.477 ns )               ; imr_a:inst9|imr:inst|imrreg[4]      ; pr:inst|position.00000010_4073      ; WR         ; WR       ; None                        ; None                      ; 4.447 ns                ;
; N/A   ; 223.41 MHz ( period = 4.476 ns )               ; imr_a:inst9|imr:inst|imrreg[7]      ; pr:inst|position.00000001_4212      ; WR         ; WR       ; None                        ; None                      ; 4.786 ns                ;
; N/A   ; 224.16 MHz ( period = 4.461 ns )               ; imr_a:inst9|imr:inst|imrreg[2]      ; pr:inst|position.00000000_4351      ; WR         ; WR       ; None                        ; None                      ; 4.318 ns                ;
; N/A   ; 225.23 MHz ( period = 4.440 ns )               ; imr_a:inst9|imr:inst|imrreg[7]      ; imr_a:inst9|imr:inst|imrreg[7]      ; WR         ; WR       ; None                        ; None                      ; 1.763 ns                ;
; N/A   ; 225.89 MHz ( period = 4.427 ns )               ; imr_a:inst9|imr:inst|imrreg[3]      ; pr:inst|position.00000101_3656      ; WR         ; WR       ; None                        ; None                      ; 4.416 ns                ;
; N/A   ; 226.24 MHz ( period = 4.420 ns )               ; imr_a:inst9|imr:inst|imrreg[6]      ; pr:inst|position.00000000_4351      ; WR         ; WR       ; None                        ; None                      ; 3.926 ns                ;
; N/A   ; 226.65 MHz ( period = 4.412 ns )               ; imr_a:inst9|imr:inst|imrreg[7]      ; pr:inst|position.00000111_3378      ; WR         ; WR       ; None                        ; None                      ; 4.730 ns                ;
; N/A   ; 227.48 MHz ( period = 4.396 ns )               ; imr_a:inst9|imr:inst|imrreg[1]      ; pr:inst|position.00000101_3656      ; WR         ; WR       ; None                        ; None                      ; 4.756 ns                ;
; N/A   ; 229.57 MHz ( period = 4.356 ns )               ; imr_a:inst9|imr:inst|imrreg[6]      ; pr:inst|position.00000100_3795      ; WR         ; WR       ; None                        ; None                      ; 4.108 ns                ;
; N/A   ; 230.52 MHz ( period = 4.338 ns )               ; imr_a:inst9|imr:inst|imrreg[7]      ; pr:inst|position.00000000_4351      ; WR         ; WR       ; None                        ; None                      ; 4.197 ns                ;
; N/A   ; 231.05 MHz ( period = 4.328 ns )               ; imr_a:inst9|imr:inst|imrreg[5]      ; pr:inst|position.00000101_3656      ; WR         ; WR       ; None                        ; None                      ; 4.663 ns                ;
; N/A   ; 231.91 MHz ( period = 4.312 ns )               ; imr_a:inst9|imr:inst|imrreg[6]      ; pr:inst|position.00000010_4073      ; WR         ; WR       ; None                        ; None                      ; 4.278 ns                ;
; N/A   ; 233.15 MHz ( period = 4.289 ns )               ; imr_a:inst9|imr:inst|imrreg[3]      ; pr:inst|position.00000110_3517      ; WR         ; WR       ; None                        ; None                      ; 4.424 ns                ;
; N/A   ; 233.92 MHz ( period = 4.275 ns )               ; imr_a:inst9|imr:inst|imrreg[1]      ; pr:inst|position.00000000_4351      ; WR         ; WR       ; None                        ; None                      ; 4.157 ns                ;
; N/A   ; 234.80 MHz ( period = 4.259 ns )               ; imr_a:inst9|imr:inst|imrreg[3]      ; pr:inst|position.00000100_3795      ; WR         ; WR       ; None                        ; None                      ; 4.016 ns                ;
; N/A   ; 235.02 MHz ( period = 4.255 ns )               ; core_dual:inst4|core:inst|ocw2[0]   ; core_dual:inst4|core:inst|pri[2]    ; WR         ; WR       ; None                        ; None                      ; 5.287 ns                ;
; N/A   ; 239.06 MHz ( period = 4.183 ns )               ; imr_a:inst9|imr:inst|imrreg[2]      ; pr:inst|position.00000111_3378      ; WR         ; WR       ; None                        ; None                      ; 4.499 ns                ;
; N/A   ; 239.29 MHz ( period = 4.179 ns )               ; imr_a:inst9|imr:inst|imrreg[5]      ; pr:inst|position.00000010_4073      ; WR         ; WR       ; None                        ; None                      ; 4.496 ns                ;
; N/A   ; 241.02 MHz ( period = 4.149 ns )               ; imr_a:inst9|imr:inst|imrreg[3]      ; pr:inst|position.00000010_4073      ; WR         ; WR       ; None                        ; None                      ; 4.120 ns                ;
; N/A   ; 242.84 MHz ( period = 4.118 ns )               ; imr_a:inst9|imr:inst|imrreg[2]      ; pr:inst|position.00000101_3656      ; WR         ; WR       ; None                        ; None                      ; 4.453 ns                ;
; N/A   ; 245.28 MHz ( period = 4.077 ns )               ; imr_a:inst9|imr:inst|imrreg[5]      ; pr:inst|position.00000111_3378      ; WR         ; WR       ; None                        ; None                      ; 4.393 ns                ;
; N/A   ; 249.81 MHz ( period = 4.003 ns )               ; imr_a:inst9|imr:inst|imrreg[5]      ; pr:inst|position.00000100_3795      ; WR         ; WR       ; None                        ; None                      ; 4.106 ns                ;
; N/A   ; 251.64 MHz ( period = 3.974 ns )               ; imr_a:inst9|imr:inst|imrreg[7]      ; pr:inst|position.00000100_3795      ; WR         ; WR       ; None                        ; None                      ; 4.079 ns                ;
; N/A   ; 252.27 MHz ( period = 3.964 ns )               ; imr_a:inst9|imr:inst|imrreg[2]      ; pr:inst|position.00000010_4073      ; WR         ; WR       ; None                        ; None                      ; 4.281 ns                ;
; N/A   ; 252.65 MHz ( period = 3.958 ns )               ; imr_a:inst9|imr:inst|imrreg[5]      ; pr:inst|position.00000110_3517      ; WR         ; WR       ; None                        ; None                      ; 4.439 ns                ;
; N/A   ; 256.02 MHz ( period = 3.906 ns )               ; imr_a:inst9|imr:inst|imrreg[2]      ; pr:inst|position.00000110_3517      ; WR         ; WR       ; None                        ; None                      ; 4.387 ns                ;
; N/A   ; 256.08 MHz ( period = 3.905 ns )               ; imr_a:inst9|imr:inst|imrreg[4]      ; pr:inst|position.00000100_3795      ; WR         ; WR       ; None                        ; None                      ; 3.661 ns                ;
; N/A   ; 261.78 MHz ( period = 3.820 ns )               ; imr_a:inst9|imr:inst|imrreg[0]      ; pr:inst|position.00000111_3378      ; WR         ; WR       ; None                        ; None                      ; 4.160 ns                ;
; N/A   ; 261.99 MHz ( period = 3.817 ns )               ; imr_a:inst9|imr:inst|imrreg[6]      ; pr:inst|position.00000101_3656      ; WR         ; WR       ; None                        ; None                      ; 3.801 ns                ;
; N/A   ; 262.05 MHz ( period = 3.816 ns )               ; core_dual:inst4|core:inst|ocw2[1]   ; core_dual:inst4|core:inst|pri[2]    ; WR         ; WR       ; None                        ; None                      ; 5.361 ns                ;
; N/A   ; 262.47 MHz ( period = 3.810 ns )               ; core_dual:inst4|core:inst|ocw2[5]   ; core_dual:inst4|core:inst|pri[0]    ; WR         ; WR       ; None                        ; None                      ; 4.951 ns                ;
; N/A   ; 264.27 MHz ( period = 3.784 ns )               ; imr_a:inst9|imr:inst|imrreg[2]      ; pr:inst|position.00000100_3795      ; WR         ; WR       ; None                        ; None                      ; 3.887 ns                ;
; N/A   ; 265.46 MHz ( period = 3.767 ns )               ; imr_a:inst9|imr:inst|imrreg[1]      ; pr:inst|position.00000010_4073      ; WR         ; WR       ; None                        ; None                      ; 4.109 ns                ;
; N/A   ; 267.02 MHz ( period = 3.745 ns )               ; imr_a:inst9|imr:inst|imrreg[1]      ; pr:inst|position.00000111_3378      ; WR         ; WR       ; None                        ; None                      ; 4.086 ns                ;
; N/A   ; 267.74 MHz ( period = 3.735 ns )               ; imr_a:inst9|imr:inst|imrreg[7]      ; pr:inst|position.00000101_3656      ; WR         ; WR       ; None                        ; None                      ; 4.072 ns                ;
; N/A   ; 268.24 MHz ( period = 3.728 ns )               ; core_dual:inst4|core:inst|ocw2[2]   ; core_dual:inst4|core:inst|pri[2]    ; WR         ; WR       ; None                        ; None                      ; 5.267 ns                ;
; N/A   ; 272.70 MHz ( period = 3.667 ns )               ; core_dual:inst4|core:inst|ocw2[6]   ; core_dual:inst4|core:inst|pri[0]    ; WR         ; WR       ; None                        ; None                      ; 4.808 ns                ;
; N/A   ; 274.57 MHz ( period = 3.642 ns )               ; core_dual:inst4|core:inst|icw4[1]   ; core_dual:inst4|core:inst|pri[0]    ; WR         ; WR       ; None                        ; None                      ; 5.296 ns                ;
; N/A   ; 274.57 MHz ( period = 3.642 ns )               ; imr_a:inst9|imr:inst|imrreg[0]      ; pr:inst|position.00000010_4073      ; WR         ; WR       ; None                        ; None                      ; 3.983 ns                ;
; N/A   ; 275.63 MHz ( period = 3.628 ns )               ; imr_a:inst9|imr:inst|imrreg[7]      ; pr:inst|position.00000010_4073      ; WR         ; WR       ; None                        ; None                      ; 3.947 ns                ;
; N/A   ; 277.78 MHz ( period = 3.600 ns )               ; imr_a:inst9|imr:inst|imrreg[2]      ; pr:inst|position.00000001_4212      ; WR         ; WR       ; None                        ; None                      ; 3.908 ns                ;
; N/A   ; 277.93 MHz ( period = 3.598 ns )               ; imr_a:inst9|imr:inst|imrreg[1]      ; pr:inst|position.00000100_3795      ; WR         ; WR       ; None                        ; None                      ; 3.726 ns                ;
; N/A   ; 280.27 MHz ( period = 3.568 ns )               ; imr_a:inst9|imr:inst|imrreg[1]      ; pr:inst|position.00000001_4212      ; WR         ; WR       ; None                        ; None                      ; 3.901 ns                ;
; N/A   ; 282.33 MHz ( period = 3.542 ns )               ; imr_a:inst9|imr:inst|imrreg[0]      ; pr:inst|position.00000110_3517      ; WR         ; WR       ; None                        ; None                      ; 4.047 ns                ;
; N/A   ; 299.94 MHz ( period = 3.334 ns )               ; imr_a:inst9|imr:inst|imrreg[7]      ; pr:inst|position.00000110_3517      ; WR         ; WR       ; None                        ; None                      ; 3.817 ns                ;
; N/A   ; 300.84 MHz ( period = 3.324 ns )               ; imr_a:inst9|imr:inst|imrreg[1]      ; pr:inst|position.00000110_3517      ; WR         ; WR       ; None                        ; None                      ; 3.830 ns                ;
; N/A   ; 301.57 MHz ( period = 3.316 ns )               ; imr_a:inst9|imr:inst|imrreg[0]      ; pr:inst|position.00000100_3795      ; WR         ; WR       ; None                        ; None                      ; 3.443 ns                ;
; N/A   ; 307.41 MHz ( period = 3.253 ns )               ; core_dual:inst4|core:inst|ocw2[0]   ; core_dual:inst4|core:inst|pri[0]    ; WR         ; WR       ; None                        ; None                      ; 4.051 ns                ;
; N/A   ; 308.17 MHz ( period = 3.245 ns )               ; core_dual:inst4|core:inst|ocw2[1]   ; core_dual:inst4|core:inst|pri[0]    ; WR         ; WR       ; None                        ; None                      ; 4.556 ns                ;
; N/A   ; 325.31 MHz ( period = 3.074 ns )               ; core_dual:inst4|core:inst|ocw2[5]   ; core_dual:inst4|core:inst|pri[1]    ; WR         ; WR       ; None                        ; None                      ; 4.603 ns                ;
; N/A   ; 341.18 MHz ( period = 2.931 ns )               ; core_dual:inst4|core:inst|ocw2[6]   ; core_dual:inst4|core:inst|pri[1]    ; WR         ; WR       ; None                        ; None                      ; 4.460 ns                ;
; N/A   ; 344.12 MHz ( period = 2.906 ns )               ; core_dual:inst4|core:inst|icw4[1]   ; core_dual:inst4|core:inst|pri[1]    ; WR         ; WR       ; None                        ; None                      ; 4.948 ns                ;
; N/A   ; 366.84 MHz ( period = 2.726 ns )               ; core_dual:inst4|core:inst|ocw2[2]   ; core_dual:inst4|core:inst|pri[0]    ; WR         ; WR       ; None                        ; None                      ; 4.031 ns                ;
; N/A   ; 370.51 MHz ( period = 2.699 ns )               ; core_dual:inst4|core:inst|ocw2[1]   ; core_dual:inst4|core:inst|pri[1]    ; WR         ; WR       ; None                        ; None                      ; 4.398 ns                ;
; N/A   ; 389.71 MHz ( period = 2.566 ns )               ; core_dual:inst4|core:inst|ocw2[0]   ; core_dual:inst4|core:inst|pri[1]    ; WR         ; WR       ; None                        ; None                      ; 3.752 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; core_dual:inst4|core:inst|ocw2[2]   ; core_dual:inst4|core:inst|pri[1]    ; WR         ; WR       ; None                        ; None                      ; 3.897 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; core_dual:inst4|core:inst|state.101 ; core_dual:inst4|core:inst|state.101 ; WR         ; WR       ; None                        ; None                      ; 1.982 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; core_dual:inst4|core:inst|state.101 ; core_dual:inst4|core:inst|state.010 ; WR         ; WR       ; None                        ; None                      ; 1.783 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; core_dual:inst4|core:inst|state.100 ; core_dual:inst4|core:inst|state.101 ; WR         ; WR       ; None                        ; None                      ; 1.878 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; core_dual:inst4|core:inst|state.101 ; core_dual:inst4|core:inst|state.001 ; WR         ; WR       ; None                        ; None                      ; 1.687 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; core_dual:inst4|core:inst|state.001 ; core_dual:inst4|core:inst|state.010 ; WR         ; WR       ; None                        ; None                      ; 1.711 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; core_dual:inst4|core:inst|state.010 ; core_dual:inst4|core:inst|state.101 ; WR         ; WR       ; None                        ; None                      ; 1.767 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; core_dual:inst4|core:inst|state.010 ; core_dual:inst4|core:inst|state.011 ; WR         ; WR       ; None                        ; None                      ; 1.733 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; core_dual:inst4|core:inst|state.010 ; core_dual:inst4|core:inst|state.100 ; WR         ; WR       ; None                        ; None                      ; 1.660 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; core_dual:inst4|core:inst|state.010 ; core_dual:inst4|core:inst|state.010 ; WR         ; WR       ; None                        ; None                      ; 1.392 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; core_dual:inst4|core:inst|state.011 ; core_dual:inst4|core:inst|state.100 ; WR         ; WR       ; None                        ; None                      ; 1.086 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; core_dual:inst4|core:inst|state.011 ; core_dual:inst4|core:inst|state.101 ; WR         ; WR       ; None                        ; None                      ; 1.072 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; core_dual:inst4|core:inst|edge1[0]  ; core_dual:inst4|core:inst|edge1[1]  ; WR         ; WR       ; None                        ; None                      ; 0.821 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; core_dual:inst4|core:inst|edge1[1]  ; core_dual:inst4|core:inst|edge1[1]  ; WR         ; WR       ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; core_dual:inst4|core:inst|edge1[0]  ; core_dual:inst4|core:inst|edge1[0]  ; WR         ; WR       ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; core_dual:inst4|core:inst|state.011 ; core_dual:inst4|core:inst|state.011 ; WR         ; WR       ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; core_dual:inst4|core:inst|state.100 ; core_dual:inst4|core:inst|state.100 ; WR         ; WR       ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; core_dual:inst4|core:inst|state.001 ; core_dual:inst4|core:inst|state.001 ; WR         ; WR       ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; core_dual:inst4|core:inst|write2    ; core_dual:inst4|core:inst|state.010 ; WR         ; WR       ; None                        ; None                      ; 1.729 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; core_dual:inst4|core:inst|write2    ; core_dual:inst4|core:inst|state.001 ; WR         ; WR       ; None                        ; None                      ; 1.713 ns                ;
+-------+------------------------------------------------+-------------------------------------+-------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CS'                                                                                                                                                                                                                              ;
+-------+------------------------------------------------+-------------------------------------+-------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                ; To                                  ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------------------------------------+-------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 54.31 MHz ( period = 18.414 ns )               ; core_dual:inst4|core:inst|pri[0]    ; pr:inst|position.00000000_4351      ; CS         ; CS       ; None                        ; None                      ; 2.408 ns                ;
; N/A   ; 54.34 MHz ( period = 18.402 ns )               ; core_dual:inst4|core:inst|pri[1]    ; pr:inst|position.00000000_4351      ; CS         ; CS       ; None                        ; None                      ; 2.395 ns                ;
; N/A   ; 54.79 MHz ( period = 18.252 ns )               ; core_dual:inst4|core:inst|pri[0]    ; pr:inst|position.00000011_3934      ; CS         ; CS       ; None                        ; None                      ; 2.232 ns                ;
; N/A   ; 55.08 MHz ( period = 18.154 ns )               ; core_dual:inst4|core:inst|pri[0]    ; pr:inst|position.00000001_4212      ; CS         ; CS       ; None                        ; None                      ; 2.599 ns                ;
; N/A   ; 55.34 MHz ( period = 18.069 ns )               ; core_dual:inst4|core:inst|pri[1]    ; pr:inst|position.00000110_3517      ; CS         ; CS       ; None                        ; None                      ; 2.686 ns                ;
; N/A   ; 55.68 MHz ( period = 17.961 ns )               ; core_dual:inst4|core:inst|pri[0]    ; pr:inst|position.00000100_3795      ; CS         ; CS       ; None                        ; None                      ; 2.201 ns                ;
; N/A   ; 55.68 MHz ( period = 17.960 ns )               ; core_dual:inst4|core:inst|pri[1]    ; pr:inst|position.00000001_4212      ; CS         ; CS       ; None                        ; None                      ; 2.404 ns                ;
; N/A   ; 55.69 MHz ( period = 17.956 ns )               ; core_dual:inst4|core:inst|pri[1]    ; pr:inst|position.00000011_3934      ; CS         ; CS       ; None                        ; None                      ; 1.935 ns                ;
; N/A   ; 55.74 MHz ( period = 17.939 ns )               ; core_dual:inst4|core:inst|pri[0]    ; pr:inst|position.00000110_3517      ; CS         ; CS       ; None                        ; None                      ; 2.557 ns                ;
; N/A   ; 55.75 MHz ( period = 17.938 ns )               ; core_dual:inst4|core:inst|pri[1]    ; pr:inst|position.00000010_4073      ; CS         ; CS       ; None                        ; None                      ; 2.391 ns                ;
; N/A   ; 55.81 MHz ( period = 17.918 ns )               ; core_dual:inst4|core:inst|pri[0]    ; pr:inst|position.00000111_3378      ; CS         ; CS       ; None                        ; None                      ; 2.371 ns                ;
; N/A   ; 55.82 MHz ( period = 17.915 ns )               ; core_dual:inst4|core:inst|pri[0]    ; pr:inst|position.00000010_4073      ; CS         ; CS       ; None                        ; None                      ; 2.369 ns                ;
; N/A   ; 56.16 MHz ( period = 17.805 ns )               ; core_dual:inst4|core:inst|pri[1]    ; pr:inst|position.00000100_3795      ; CS         ; CS       ; None                        ; None                      ; 2.044 ns                ;
; N/A   ; 56.22 MHz ( period = 17.787 ns )               ; core_dual:inst4|core:inst|pri[1]    ; pr:inst|position.00000111_3378      ; CS         ; CS       ; None                        ; None                      ; 2.239 ns                ;
; N/A   ; 56.28 MHz ( period = 17.767 ns )               ; core_dual:inst4|core:inst|pri[1]    ; pr:inst|position.00000101_3656      ; CS         ; CS       ; None                        ; None                      ; 2.238 ns                ;
; N/A   ; 56.41 MHz ( period = 17.727 ns )               ; core_dual:inst4|core:inst|pri[2]    ; pr:inst|position.00000000_4351      ; CS         ; CS       ; None                        ; None                      ; 2.012 ns                ;
; N/A   ; 56.65 MHz ( period = 17.653 ns )               ; core_dual:inst4|core:inst|pri[2]    ; pr:inst|position.00000001_4212      ; CS         ; CS       ; None                        ; None                      ; 2.389 ns                ;
; N/A   ; 56.67 MHz ( period = 17.646 ns )               ; core_dual:inst4|core:inst|pri[0]    ; pr:inst|position.00000101_3656      ; CS         ; CS       ; None                        ; None                      ; 2.118 ns                ;
; N/A   ; 57.35 MHz ( period = 17.438 ns )               ; core_dual:inst4|core:inst|pri[2]    ; pr:inst|position.00000101_3656      ; CS         ; CS       ; None                        ; None                      ; 2.201 ns                ;
; N/A   ; 57.69 MHz ( period = 17.334 ns )               ; core_dual:inst4|core:inst|pri[2]    ; pr:inst|position.00000011_3934      ; CS         ; CS       ; None                        ; None                      ; 1.605 ns                ;
; N/A   ; 58.25 MHz ( period = 17.167 ns )               ; core_dual:inst4|core:inst|pri[2]    ; pr:inst|position.00000100_3795      ; CS         ; CS       ; None                        ; None                      ; 1.698 ns                ;
; N/A   ; 58.29 MHz ( period = 17.156 ns )               ; core_dual:inst4|core:inst|pri[2]    ; pr:inst|position.00000110_3517      ; CS         ; CS       ; None                        ; None                      ; 2.065 ns                ;
; N/A   ; 59.27 MHz ( period = 16.873 ns )               ; core_dual:inst4|core:inst|pri[2]    ; pr:inst|position.00000111_3378      ; CS         ; CS       ; None                        ; None                      ; 1.617 ns                ;
; N/A   ; 59.27 MHz ( period = 16.872 ns )               ; core_dual:inst4|core:inst|pri[2]    ; pr:inst|position.00000010_4073      ; CS         ; CS       ; None                        ; None                      ; 1.617 ns                ;
; N/A   ; 85.87 MHz ( period = 11.646 ns )               ; core_dual:inst4|core:inst|icw1[0]   ; core_dual:inst4|core:inst|state.100 ; CS         ; CS       ; None                        ; None                      ; 2.124 ns                ;
; N/A   ; 90.71 MHz ( period = 11.024 ns )               ; core_dual:inst4|core:inst|icw1[0]   ; core_dual:inst4|core:inst|state.101 ; CS         ; CS       ; None                        ; None                      ; 1.813 ns                ;
; N/A   ; 99.09 MHz ( period = 10.092 ns )               ; core_dual:inst4|core:inst|icw1[1]   ; core_dual:inst4|core:inst|state.100 ; CS         ; CS       ; None                        ; None                      ; 1.346 ns                ;
; N/A   ; 101.87 MHz ( period = 9.816 ns )               ; core_dual:inst4|core:inst|ocw3[0]   ; imr_a:inst9|imr:inst|imrreg[5]      ; CS         ; CS       ; None                        ; None                      ; 3.996 ns                ;
; N/A   ; 103.05 MHz ( period = 9.704 ns )               ; core_dual:inst4|core:inst|icw1[1]   ; core_dual:inst4|core:inst|state.101 ; CS         ; CS       ; None                        ; None                      ; 1.152 ns                ;
; N/A   ; 103.17 MHz ( period = 9.693 ns )               ; core_dual:inst4|core:inst|ocw3[1]   ; imr_a:inst9|imr:inst|imrreg[5]      ; CS         ; CS       ; None                        ; None                      ; 3.874 ns                ;
; N/A   ; 107.67 MHz ( period = 9.288 ns )               ; core_dual:inst4|core:inst|icw1[1]   ; core_dual:inst4|core:inst|state.011 ; CS         ; CS       ; None                        ; None                      ; 0.944 ns                ;
; N/A   ; 108.98 MHz ( period = 9.176 ns )               ; pr:inst|position.00000011_3934      ; core_dual:inst4|core:inst|pri[2]    ; CS         ; CS       ; None                        ; None                      ; 7.137 ns                ;
; N/A   ; 110.05 MHz ( period = 9.087 ns )               ; pr:inst|position.00000111_3378      ; core_dual:inst4|core:inst|pri[2]    ; CS         ; CS       ; None                        ; None                      ; 6.955 ns                ;
; N/A   ; 110.80 MHz ( period = 9.025 ns )               ; pr:inst|position.00000101_3656      ; core_dual:inst4|core:inst|pri[2]    ; CS         ; CS       ; None                        ; None                      ; 6.993 ns                ;
; N/A   ; 111.02 MHz ( period = 9.007 ns )               ; core_dual:inst4|core:inst|ocw3[0]   ; imr_a:inst9|imr:inst|imrreg[2]      ; CS         ; CS       ; None                        ; None                      ; 2.920 ns                ;
; N/A   ; 111.28 MHz ( period = 8.986 ns )               ; core_dual:inst4|core:inst|ocw3[0]   ; imr_a:inst9|imr:inst|imrreg[7]      ; CS         ; CS       ; None                        ; None                      ; 2.928 ns                ;
; N/A   ; 112.18 MHz ( period = 8.914 ns )               ; pr:inst|position.00000110_3517      ; core_dual:inst4|core:inst|pri[2]    ; CS         ; CS       ; None                        ; None                      ; 6.642 ns                ;
; N/A   ; 112.25 MHz ( period = 8.909 ns )               ; core_dual:inst4|core:inst|ocw3[0]   ; imr_a:inst9|imr:inst|imrreg[1]      ; CS         ; CS       ; None                        ; None                      ; 3.080 ns                ;
; N/A   ; 112.56 MHz ( period = 8.884 ns )               ; core_dual:inst4|core:inst|ocw3[1]   ; imr_a:inst9|imr:inst|imrreg[2]      ; CS         ; CS       ; None                        ; None                      ; 2.798 ns                ;
; N/A   ; 112.83 MHz ( period = 8.863 ns )               ; core_dual:inst4|core:inst|ocw3[1]   ; imr_a:inst9|imr:inst|imrreg[7]      ; CS         ; CS       ; None                        ; None                      ; 2.806 ns                ;
; N/A   ; 113.82 MHz ( period = 8.786 ns )               ; core_dual:inst4|core:inst|ocw3[1]   ; imr_a:inst9|imr:inst|imrreg[1]      ; CS         ; CS       ; None                        ; None                      ; 2.958 ns                ;
; N/A   ; 114.10 MHz ( period = 8.764 ns )               ; pr:inst|position.00000010_4073      ; core_dual:inst4|core:inst|pri[2]    ; CS         ; CS       ; None                        ; None                      ; 6.629 ns                ;
; N/A   ; 114.57 MHz ( period = 8.728 ns )               ; core_dual:inst4|core:inst|edge1[0]  ; core_dual:inst4|core:inst|state.010 ; CS         ; CS       ; None                        ; None                      ; 2.024 ns                ;
; N/A   ; 114.81 MHz ( period = 8.710 ns )               ; core_dual:inst4|core:inst|ocw3[0]   ; imr_a:inst9|imr:inst|imrreg[3]      ; CS         ; CS       ; None                        ; None                      ; 2.885 ns                ;
; N/A   ; 114.93 MHz ( period = 8.701 ns )               ; core_dual:inst4|core:inst|ocw3[0]   ; imr_a:inst9|imr:inst|imrreg[6]      ; CS         ; CS       ; None                        ; None                      ; 3.087 ns                ;
; N/A   ; 116.05 MHz ( period = 8.617 ns )               ; core_dual:inst4|core:inst|ocw3[1]   ; imr_a:inst9|imr:inst|imrreg[0]      ; CS         ; CS       ; None                        ; None                      ; 2.803 ns                ;
; N/A   ; 116.46 MHz ( period = 8.587 ns )               ; core_dual:inst4|core:inst|ocw3[1]   ; imr_a:inst9|imr:inst|imrreg[3]      ; CS         ; CS       ; None                        ; None                      ; 2.763 ns                ;
; N/A   ; 116.54 MHz ( period = 8.581 ns )               ; pr:inst|position.00000001_4212      ; core_dual:inst4|core:inst|pri[2]    ; CS         ; CS       ; None                        ; None                      ; 6.580 ns                ;
; N/A   ; 116.58 MHz ( period = 8.578 ns )               ; core_dual:inst4|core:inst|ocw3[1]   ; imr_a:inst9|imr:inst|imrreg[6]      ; CS         ; CS       ; None                        ; None                      ; 2.965 ns                ;
; N/A   ; 117.99 MHz ( period = 8.475 ns )               ; pr:inst|position.00000100_3795      ; core_dual:inst4|core:inst|pri[2]    ; CS         ; CS       ; None                        ; None                      ; 6.683 ns                ;
; N/A   ; 118.04 MHz ( period = 8.472 ns )               ; core_dual:inst4|core:inst|ocw3[0]   ; imr_a:inst9|imr:inst|imrreg[0]      ; CS         ; CS       ; None                        ; None                      ; 2.657 ns                ;
; N/A   ; 118.92 MHz ( period = 8.409 ns )               ; core_dual:inst4|core:inst|ocw3[0]   ; imr_a:inst9|imr:inst|imrreg[4]      ; CS         ; CS       ; None                        ; None                      ; 2.810 ns                ;
; N/A   ; 119.73 MHz ( period = 8.352 ns )               ; core_dual:inst4|core:inst|edge1[1]  ; core_dual:inst4|core:inst|state.010 ; CS         ; CS       ; None                        ; None                      ; 1.836 ns                ;
; N/A   ; 120.69 MHz ( period = 8.286 ns )               ; core_dual:inst4|core:inst|ocw3[1]   ; imr_a:inst9|imr:inst|imrreg[4]      ; CS         ; CS       ; None                        ; None                      ; 2.688 ns                ;
; N/A   ; 122.07 MHz ( period = 8.192 ns )               ; core_dual:inst4|core:inst|edge1[1]  ; core_dual:inst4|core:inst|state.101 ; CS         ; CS       ; None                        ; None                      ; 1.930 ns                ;
; N/A   ; 122.34 MHz ( period = 8.174 ns )               ; pr:inst|position.00000011_3934      ; core_dual:inst4|core:inst|pri[0]    ; CS         ; CS       ; None                        ; None                      ; 5.901 ns                ;
; N/A   ; 123.09 MHz ( period = 8.124 ns )               ; core_dual:inst4|core:inst|edge1[1]  ; core_dual:inst4|core:inst|state.011 ; CS         ; CS       ; None                        ; None                      ; 1.896 ns                ;
; N/A   ; 123.69 MHz ( period = 8.085 ns )               ; pr:inst|position.00000111_3378      ; core_dual:inst4|core:inst|pri[0]    ; CS         ; CS       ; None                        ; None                      ; 5.719 ns                ;
; N/A   ; 124.38 MHz ( period = 8.040 ns )               ; core_dual:inst4|core:inst|state.101 ; core_dual:inst4|core:inst|pri[2]    ; CS         ; CS       ; None                        ; None                      ; 7.589 ns                ;
; N/A   ; 124.64 MHz ( period = 8.023 ns )               ; pr:inst|position.00000101_3656      ; core_dual:inst4|core:inst|pri[0]    ; CS         ; CS       ; None                        ; None                      ; 5.757 ns                ;
; N/A   ; 126.39 MHz ( period = 7.912 ns )               ; pr:inst|position.00000110_3517      ; core_dual:inst4|core:inst|pri[0]    ; CS         ; CS       ; None                        ; None                      ; 5.406 ns                ;
; N/A   ; 127.62 MHz ( period = 7.836 ns )               ; core_dual:inst4|core:inst|edge1[0]  ; core_dual:inst4|core:inst|state.100 ; CS         ; CS       ; None                        ; None                      ; 1.752 ns                ;
; N/A   ; 128.83 MHz ( period = 7.762 ns )               ; pr:inst|position.00000010_4073      ; core_dual:inst4|core:inst|pri[0]    ; CS         ; CS       ; None                        ; None                      ; 5.393 ns                ;
; N/A   ; 129.53 MHz ( period = 7.720 ns )               ; core_dual:inst4|core:inst|edge1[0]  ; core_dual:inst4|core:inst|state.101 ; CS         ; CS       ; None                        ; None                      ; 1.694 ns                ;
; N/A   ; 130.68 MHz ( period = 7.652 ns )               ; core_dual:inst4|core:inst|edge1[0]  ; core_dual:inst4|core:inst|state.011 ; CS         ; CS       ; None                        ; None                      ; 1.660 ns                ;
; N/A   ; 131.94 MHz ( period = 7.579 ns )               ; pr:inst|position.00000001_4212      ; core_dual:inst4|core:inst|pri[0]    ; CS         ; CS       ; None                        ; None                      ; 5.344 ns                ;
; N/A   ; 132.84 MHz ( period = 7.528 ns )               ; pr:inst|position.00000011_3934      ; core_dual:inst4|core:inst|pri[1]    ; CS         ; CS       ; None                        ; None                      ; 5.643 ns                ;
; N/A   ; 133.82 MHz ( period = 7.473 ns )               ; pr:inst|position.00000100_3795      ; core_dual:inst4|core:inst|pri[0]    ; CS         ; CS       ; None                        ; None                      ; 5.447 ns                ;
; N/A   ; 134.43 MHz ( period = 7.439 ns )               ; pr:inst|position.00000111_3378      ; core_dual:inst4|core:inst|pri[1]    ; CS         ; CS       ; None                        ; None                      ; 5.461 ns                ;
; N/A   ; 135.56 MHz ( period = 7.377 ns )               ; pr:inst|position.00000101_3656      ; core_dual:inst4|core:inst|pri[1]    ; CS         ; CS       ; None                        ; None                      ; 5.499 ns                ;
; N/A   ; 135.89 MHz ( period = 7.359 ns )               ; core_dual:inst4|core:inst|ocw1[1]   ; imr_a:inst9|imr:inst|imrreg[1]      ; CS         ; CS       ; None                        ; None                      ; 2.893 ns                ;
; N/A   ; 136.74 MHz ( period = 7.313 ns )               ; core_dual:inst4|core:inst|ocw1[5]   ; imr_a:inst9|imr:inst|imrreg[5]      ; CS         ; CS       ; None                        ; None                      ; 2.853 ns                ;
; N/A   ; 137.63 MHz ( period = 7.266 ns )               ; pr:inst|position.00000110_3517      ; core_dual:inst4|core:inst|pri[1]    ; CS         ; CS       ; None                        ; None                      ; 5.148 ns                ;
; N/A   ; 140.53 MHz ( period = 7.116 ns )               ; pr:inst|position.00000010_4073      ; core_dual:inst4|core:inst|pri[1]    ; CS         ; CS       ; None                        ; None                      ; 5.135 ns                ;
; N/A   ; 141.08 MHz ( period = 7.088 ns )               ; core_dual:inst4|core:inst|edge1[1]  ; core_dual:inst4|core:inst|state.100 ; CS         ; CS       ; None                        ; None                      ; 1.378 ns                ;
; N/A   ; 143.86 MHz ( period = 6.951 ns )               ; core_dual:inst4|core:inst|ocw1[3]   ; imr_a:inst9|imr:inst|imrreg[3]      ; CS         ; CS       ; None                        ; None                      ; 2.507 ns                ;
; N/A   ; 146.13 MHz ( period = 6.843 ns )               ; pr:inst|position.00000001_4212      ; core_dual:inst4|core:inst|pri[1]    ; CS         ; CS       ; None                        ; None                      ; 4.996 ns                ;
; N/A   ; 146.48 MHz ( period = 6.827 ns )               ; pr:inst|position.00000100_3795      ; core_dual:inst4|core:inst|pri[1]    ; CS         ; CS       ; None                        ; None                      ; 5.189 ns                ;
; N/A   ; 147.02 MHz ( period = 6.802 ns )               ; core_dual:inst4|core:inst|ocw1[2]   ; imr_a:inst9|imr:inst|imrreg[2]      ; CS         ; CS       ; None                        ; None                      ; 2.075 ns                ;
; N/A   ; 154.58 MHz ( period = 6.469 ns )               ; core_dual:inst4|core:inst|ocw1[7]   ; imr_a:inst9|imr:inst|imrreg[7]      ; CS         ; CS       ; None                        ; None                      ; 1.807 ns                ;
; N/A   ; 159.67 MHz ( period = 6.263 ns )               ; core_dual:inst4|core:inst|ocw1[0]   ; imr_a:inst9|imr:inst|imrreg[0]      ; CS         ; CS       ; None                        ; None                      ; 1.809 ns                ;
; N/A   ; 164.45 MHz ( period = 6.081 ns )               ; imr_a:inst9|imr:inst|imrreg[5]      ; imr_a:inst9|imr:inst|imrreg[5]      ; CS         ; CS       ; None                        ; None                      ; 3.640 ns                ;
; N/A   ; 165.67 MHz ( period = 6.036 ns )               ; core_dual:inst4|core:inst|state.101 ; core_dual:inst4|core:inst|pri[0]    ; CS         ; CS       ; None                        ; None                      ; 6.353 ns                ;
; N/A   ; 165.76 MHz ( period = 6.033 ns )               ; core_dual:inst4|core:inst|ocw1[4]   ; imr_a:inst9|imr:inst|imrreg[4]      ; CS         ; CS       ; None                        ; None                      ; 1.813 ns                ;
; N/A   ; 179.73 MHz ( period = 5.564 ns )               ; imr_a:inst9|imr:inst|imrreg[0]      ; imr_a:inst9|imr:inst|imrreg[0]      ; CS         ; CS       ; None                        ; None                      ; 3.152 ns                ;
; N/A   ; 180.54 MHz ( period = 5.539 ns )               ; core_dual:inst4|core:inst|ocw1[6]   ; imr_a:inst9|imr:inst|imrreg[6]      ; CS         ; CS       ; None                        ; None                      ; 1.322 ns                ;
; N/A   ; 180.67 MHz ( period = 5.535 ns )               ; imr_a:inst9|imr:inst|imrreg[3]      ; imr_a:inst9|imr:inst|imrreg[3]      ; CS         ; CS       ; None                        ; None                      ; 2.743 ns                ;
; N/A   ; 183.82 MHz ( period = 5.440 ns )               ; imr_a:inst9|imr:inst|imrreg[3]      ; pr:inst|position.00000111_3378      ; CS         ; CS       ; None                        ; None                      ; 5.410 ns                ;
; N/A   ; 190.59 MHz ( period = 5.247 ns )               ; imr_a:inst9|imr:inst|imrreg[4]      ; imr_a:inst9|imr:inst|imrreg[4]      ; CS         ; CS       ; None                        ; None                      ; 2.680 ns                ;
; N/A   ; 191.50 MHz ( period = 5.222 ns )               ; imr_a:inst9|imr:inst|imrreg[4]      ; pr:inst|position.00000110_3517      ; CS         ; CS       ; None                        ; None                      ; 5.356 ns                ;
; N/A   ; 192.94 MHz ( period = 5.183 ns )               ; imr_a:inst9|imr:inst|imrreg[3]      ; pr:inst|position.00000011_3934      ; CS         ; CS       ; None                        ; None                      ; 4.680 ns                ;
; N/A   ; 194.51 MHz ( period = 5.141 ns )               ; imr_a:inst9|imr:inst|imrreg[5]      ; pr:inst|position.00000011_3934      ; CS         ; CS       ; None                        ; None                      ; 4.984 ns                ;
; N/A   ; 195.12 MHz ( period = 5.125 ns )               ; imr_a:inst9|imr:inst|imrreg[4]      ; pr:inst|position.00000000_4351      ; CS         ; CS       ; None                        ; None                      ; 4.635 ns                ;
; N/A   ; 195.62 MHz ( period = 5.112 ns )               ; imr_a:inst9|imr:inst|imrreg[4]      ; pr:inst|position.00000111_3378      ; CS         ; CS       ; None                        ; None                      ; 5.081 ns                ;
; N/A   ; 196.43 MHz ( period = 5.091 ns )               ; imr_a:inst9|imr:inst|imrreg[4]      ; pr:inst|position.00000101_3656      ; CS         ; CS       ; None                        ; None                      ; 5.079 ns                ;
; N/A   ; 197.75 MHz ( period = 5.057 ns )               ; imr_a:inst9|imr:inst|imrreg[2]      ; pr:inst|position.00000011_3934      ; CS         ; CS       ; None                        ; None                      ; 4.900 ns                ;
; N/A   ; 201.65 MHz ( period = 4.959 ns )               ; imr_a:inst9|imr:inst|imrreg[0]      ; pr:inst|position.00000011_3934      ; CS         ; CS       ; None                        ; None                      ; 4.826 ns                ;
; N/A   ; 202.59 MHz ( period = 4.936 ns )               ; imr_a:inst9|imr:inst|imrreg[3]      ; pr:inst|position.00000000_4351      ; CS         ; CS       ; None                        ; None                      ; 4.447 ns                ;
; N/A   ; 204.88 MHz ( period = 4.881 ns )               ; imr_a:inst9|imr:inst|imrreg[6]      ; pr:inst|position.00000011_3934      ; CS         ; CS       ; None                        ; None                      ; 4.373 ns                ;
; N/A   ; 207.56 MHz ( period = 4.818 ns )               ; imr_a:inst9|imr:inst|imrreg[5]      ; pr:inst|position.00000001_4212      ; CS         ; CS       ; None                        ; None                      ; 5.126 ns                ;
; N/A   ; 207.81 MHz ( period = 4.812 ns )               ; core_dual:inst4|core:inst|ocw2[5]   ; core_dual:inst4|core:inst|pri[2]    ; CS         ; CS       ; None                        ; None                      ; 6.187 ns                ;
; N/A   ; 208.38 MHz ( period = 4.799 ns )               ; imr_a:inst9|imr:inst|imrreg[7]      ; pr:inst|position.00000011_3934      ; CS         ; CS       ; None                        ; None                      ; 4.644 ns                ;
; N/A   ; 209.95 MHz ( period = 4.763 ns )               ; imr_a:inst9|imr:inst|imrreg[1]      ; imr_a:inst9|imr:inst|imrreg[1]      ; CS         ; CS       ; None                        ; None                      ; 2.338 ns                ;
; N/A   ; 210.88 MHz ( period = 4.742 ns )               ; imr_a:inst9|imr:inst|imrreg[1]      ; pr:inst|position.00000011_3934      ; CS         ; CS       ; None                        ; None                      ; 4.610 ns                ;
; N/A   ; 211.19 MHz ( period = 4.735 ns )               ; imr_a:inst9|imr:inst|imrreg[0]      ; pr:inst|position.00000101_3656      ; CS         ; CS       ; None                        ; None                      ; 5.094 ns                ;
; N/A   ; 213.68 MHz ( period = 4.680 ns )               ; imr_a:inst9|imr:inst|imrreg[5]      ; pr:inst|position.00000000_4351      ; CS         ; CS       ; None                        ; None                      ; 4.537 ns                ;
; N/A   ; 213.77 MHz ( period = 4.678 ns )               ; imr_a:inst9|imr:inst|imrreg[6]      ; imr_a:inst9|imr:inst|imrreg[6]      ; CS         ; CS       ; None                        ; None                      ; 2.092 ns                ;
; N/A   ; 214.18 MHz ( period = 4.669 ns )               ; core_dual:inst4|core:inst|ocw2[6]   ; core_dual:inst4|core:inst|pri[2]    ; CS         ; CS       ; None                        ; None                      ; 6.044 ns                ;
; N/A   ; 214.59 MHz ( period = 4.660 ns )               ; imr_a:inst9|imr:inst|imrreg[4]      ; pr:inst|position.00000011_3934      ; CS         ; CS       ; None                        ; None                      ; 4.156 ns                ;
; N/A   ; 214.68 MHz ( period = 4.658 ns )               ; imr_a:inst9|imr:inst|imrreg[3]      ; pr:inst|position.00000001_4212      ; CS         ; CS       ; None                        ; None                      ; 4.620 ns                ;
; N/A   ; 215.33 MHz ( period = 4.644 ns )               ; core_dual:inst4|core:inst|icw4[1]   ; core_dual:inst4|core:inst|pri[2]    ; CS         ; CS       ; None                        ; None                      ; 6.532 ns                ;
; N/A   ; 216.12 MHz ( period = 4.627 ns )               ; imr_a:inst9|imr:inst|imrreg[2]      ; imr_a:inst9|imr:inst|imrreg[2]      ; CS         ; CS       ; None                        ; None                      ; 1.919 ns                ;
; N/A   ; 216.22 MHz ( period = 4.625 ns )               ; imr_a:inst9|imr:inst|imrreg[4]      ; pr:inst|position.00000001_4212      ; CS         ; CS       ; None                        ; None                      ; 4.586 ns                ;
; N/A   ; 216.97 MHz ( period = 4.609 ns )               ; imr_a:inst9|imr:inst|imrreg[6]      ; pr:inst|position.00000111_3378      ; CS         ; CS       ; None                        ; None                      ; 4.574 ns                ;
; N/A   ; 219.11 MHz ( period = 4.564 ns )               ; core_dual:inst4|core:inst|state.101 ; core_dual:inst4|core:inst|pri[1]    ; CS         ; CS       ; None                        ; None                      ; 6.005 ns                ;
; N/A   ; 219.35 MHz ( period = 4.559 ns )               ; imr_a:inst9|imr:inst|imrreg[0]      ; pr:inst|position.00000001_4212      ; CS         ; CS       ; None                        ; None                      ; 4.891 ns                ;
; N/A   ; 219.39 MHz ( period = 4.558 ns )               ; imr_a:inst9|imr:inst|imrreg[6]      ; pr:inst|position.00000001_4212      ; CS         ; CS       ; None                        ; None                      ; 4.515 ns                ;
; N/A   ; 219.49 MHz ( period = 4.556 ns )               ; imr_a:inst9|imr:inst|imrreg[0]      ; pr:inst|position.00000000_4351      ; CS         ; CS       ; None                        ; None                      ; 4.437 ns                ;
; N/A   ; 219.88 MHz ( period = 4.548 ns )               ; imr_a:inst9|imr:inst|imrreg[6]      ; pr:inst|position.00000110_3517      ; CS         ; CS       ; None                        ; None                      ; 4.678 ns                ;
; N/A   ; 223.36 MHz ( period = 4.477 ns )               ; imr_a:inst9|imr:inst|imrreg[4]      ; pr:inst|position.00000010_4073      ; CS         ; CS       ; None                        ; None                      ; 4.447 ns                ;
; N/A   ; 223.41 MHz ( period = 4.476 ns )               ; imr_a:inst9|imr:inst|imrreg[7]      ; pr:inst|position.00000001_4212      ; CS         ; CS       ; None                        ; None                      ; 4.786 ns                ;
; N/A   ; 224.16 MHz ( period = 4.461 ns )               ; imr_a:inst9|imr:inst|imrreg[2]      ; pr:inst|position.00000000_4351      ; CS         ; CS       ; None                        ; None                      ; 4.318 ns                ;
; N/A   ; 225.23 MHz ( period = 4.440 ns )               ; imr_a:inst9|imr:inst|imrreg[7]      ; imr_a:inst9|imr:inst|imrreg[7]      ; CS         ; CS       ; None                        ; None                      ; 1.763 ns                ;
; N/A   ; 225.89 MHz ( period = 4.427 ns )               ; imr_a:inst9|imr:inst|imrreg[3]      ; pr:inst|position.00000101_3656      ; CS         ; CS       ; None                        ; None                      ; 4.416 ns                ;
; N/A   ; 226.24 MHz ( period = 4.420 ns )               ; imr_a:inst9|imr:inst|imrreg[6]      ; pr:inst|position.00000000_4351      ; CS         ; CS       ; None                        ; None                      ; 3.926 ns                ;
; N/A   ; 226.65 MHz ( period = 4.412 ns )               ; imr_a:inst9|imr:inst|imrreg[7]      ; pr:inst|position.00000111_3378      ; CS         ; CS       ; None                        ; None                      ; 4.730 ns                ;
; N/A   ; 227.48 MHz ( period = 4.396 ns )               ; imr_a:inst9|imr:inst|imrreg[1]      ; pr:inst|position.00000101_3656      ; CS         ; CS       ; None                        ; None                      ; 4.756 ns                ;
; N/A   ; 229.57 MHz ( period = 4.356 ns )               ; imr_a:inst9|imr:inst|imrreg[6]      ; pr:inst|position.00000100_3795      ; CS         ; CS       ; None                        ; None                      ; 4.108 ns                ;
; N/A   ; 230.52 MHz ( period = 4.338 ns )               ; imr_a:inst9|imr:inst|imrreg[7]      ; pr:inst|position.00000000_4351      ; CS         ; CS       ; None                        ; None                      ; 4.197 ns                ;
; N/A   ; 231.05 MHz ( period = 4.328 ns )               ; imr_a:inst9|imr:inst|imrreg[5]      ; pr:inst|position.00000101_3656      ; CS         ; CS       ; None                        ; None                      ; 4.663 ns                ;
; N/A   ; 231.91 MHz ( period = 4.312 ns )               ; imr_a:inst9|imr:inst|imrreg[6]      ; pr:inst|position.00000010_4073      ; CS         ; CS       ; None                        ; None                      ; 4.278 ns                ;
; N/A   ; 233.15 MHz ( period = 4.289 ns )               ; imr_a:inst9|imr:inst|imrreg[3]      ; pr:inst|position.00000110_3517      ; CS         ; CS       ; None                        ; None                      ; 4.424 ns                ;
; N/A   ; 233.92 MHz ( period = 4.275 ns )               ; imr_a:inst9|imr:inst|imrreg[1]      ; pr:inst|position.00000000_4351      ; CS         ; CS       ; None                        ; None                      ; 4.157 ns                ;
; N/A   ; 234.80 MHz ( period = 4.259 ns )               ; imr_a:inst9|imr:inst|imrreg[3]      ; pr:inst|position.00000100_3795      ; CS         ; CS       ; None                        ; None                      ; 4.016 ns                ;
; N/A   ; 235.02 MHz ( period = 4.255 ns )               ; core_dual:inst4|core:inst|ocw2[0]   ; core_dual:inst4|core:inst|pri[2]    ; CS         ; CS       ; None                        ; None                      ; 5.287 ns                ;
; N/A   ; 239.06 MHz ( period = 4.183 ns )               ; imr_a:inst9|imr:inst|imrreg[2]      ; pr:inst|position.00000111_3378      ; CS         ; CS       ; None                        ; None                      ; 4.499 ns                ;
; N/A   ; 239.29 MHz ( period = 4.179 ns )               ; imr_a:inst9|imr:inst|imrreg[5]      ; pr:inst|position.00000010_4073      ; CS         ; CS       ; None                        ; None                      ; 4.496 ns                ;
; N/A   ; 241.02 MHz ( period = 4.149 ns )               ; imr_a:inst9|imr:inst|imrreg[3]      ; pr:inst|position.00000010_4073      ; CS         ; CS       ; None                        ; None                      ; 4.120 ns                ;
; N/A   ; 242.84 MHz ( period = 4.118 ns )               ; imr_a:inst9|imr:inst|imrreg[2]      ; pr:inst|position.00000101_3656      ; CS         ; CS       ; None                        ; None                      ; 4.453 ns                ;
; N/A   ; 245.28 MHz ( period = 4.077 ns )               ; imr_a:inst9|imr:inst|imrreg[5]      ; pr:inst|position.00000111_3378      ; CS         ; CS       ; None                        ; None                      ; 4.393 ns                ;
; N/A   ; 249.81 MHz ( period = 4.003 ns )               ; imr_a:inst9|imr:inst|imrreg[5]      ; pr:inst|position.00000100_3795      ; CS         ; CS       ; None                        ; None                      ; 4.106 ns                ;
; N/A   ; 251.64 MHz ( period = 3.974 ns )               ; imr_a:inst9|imr:inst|imrreg[7]      ; pr:inst|position.00000100_3795      ; CS         ; CS       ; None                        ; None                      ; 4.079 ns                ;
; N/A   ; 252.27 MHz ( period = 3.964 ns )               ; imr_a:inst9|imr:inst|imrreg[2]      ; pr:inst|position.00000010_4073      ; CS         ; CS       ; None                        ; None                      ; 4.281 ns                ;
; N/A   ; 252.65 MHz ( period = 3.958 ns )               ; imr_a:inst9|imr:inst|imrreg[5]      ; pr:inst|position.00000110_3517      ; CS         ; CS       ; None                        ; None                      ; 4.439 ns                ;
; N/A   ; 256.02 MHz ( period = 3.906 ns )               ; imr_a:inst9|imr:inst|imrreg[2]      ; pr:inst|position.00000110_3517      ; CS         ; CS       ; None                        ; None                      ; 4.387 ns                ;
; N/A   ; 256.08 MHz ( period = 3.905 ns )               ; imr_a:inst9|imr:inst|imrreg[4]      ; pr:inst|position.00000100_3795      ; CS         ; CS       ; None                        ; None                      ; 3.661 ns                ;
; N/A   ; 261.78 MHz ( period = 3.820 ns )               ; imr_a:inst9|imr:inst|imrreg[0]      ; pr:inst|position.00000111_3378      ; CS         ; CS       ; None                        ; None                      ; 4.160 ns                ;
; N/A   ; 261.99 MHz ( period = 3.817 ns )               ; imr_a:inst9|imr:inst|imrreg[6]      ; pr:inst|position.00000101_3656      ; CS         ; CS       ; None                        ; None                      ; 3.801 ns                ;
; N/A   ; 262.05 MHz ( period = 3.816 ns )               ; core_dual:inst4|core:inst|ocw2[1]   ; core_dual:inst4|core:inst|pri[2]    ; CS         ; CS       ; None                        ; None                      ; 5.361 ns                ;
; N/A   ; 262.47 MHz ( period = 3.810 ns )               ; core_dual:inst4|core:inst|ocw2[5]   ; core_dual:inst4|core:inst|pri[0]    ; CS         ; CS       ; None                        ; None                      ; 4.951 ns                ;
; N/A   ; 264.27 MHz ( period = 3.784 ns )               ; imr_a:inst9|imr:inst|imrreg[2]      ; pr:inst|position.00000100_3795      ; CS         ; CS       ; None                        ; None                      ; 3.887 ns                ;
; N/A   ; 265.46 MHz ( period = 3.767 ns )               ; imr_a:inst9|imr:inst|imrreg[1]      ; pr:inst|position.00000010_4073      ; CS         ; CS       ; None                        ; None                      ; 4.109 ns                ;
; N/A   ; 267.02 MHz ( period = 3.745 ns )               ; imr_a:inst9|imr:inst|imrreg[1]      ; pr:inst|position.00000111_3378      ; CS         ; CS       ; None                        ; None                      ; 4.086 ns                ;
; N/A   ; 267.74 MHz ( period = 3.735 ns )               ; imr_a:inst9|imr:inst|imrreg[7]      ; pr:inst|position.00000101_3656      ; CS         ; CS       ; None                        ; None                      ; 4.072 ns                ;
; N/A   ; 268.24 MHz ( period = 3.728 ns )               ; core_dual:inst4|core:inst|ocw2[2]   ; core_dual:inst4|core:inst|pri[2]    ; CS         ; CS       ; None                        ; None                      ; 5.267 ns                ;
; N/A   ; 272.70 MHz ( period = 3.667 ns )               ; core_dual:inst4|core:inst|ocw2[6]   ; core_dual:inst4|core:inst|pri[0]    ; CS         ; CS       ; None                        ; None                      ; 4.808 ns                ;
; N/A   ; 274.57 MHz ( period = 3.642 ns )               ; core_dual:inst4|core:inst|icw4[1]   ; core_dual:inst4|core:inst|pri[0]    ; CS         ; CS       ; None                        ; None                      ; 5.296 ns                ;
; N/A   ; 274.57 MHz ( period = 3.642 ns )               ; imr_a:inst9|imr:inst|imrreg[0]      ; pr:inst|position.00000010_4073      ; CS         ; CS       ; None                        ; None                      ; 3.983 ns                ;
; N/A   ; 275.63 MHz ( period = 3.628 ns )               ; imr_a:inst9|imr:inst|imrreg[7]      ; pr:inst|position.00000010_4073      ; CS         ; CS       ; None                        ; None                      ; 3.947 ns                ;
; N/A   ; 277.78 MHz ( period = 3.600 ns )               ; imr_a:inst9|imr:inst|imrreg[2]      ; pr:inst|position.00000001_4212      ; CS         ; CS       ; None                        ; None                      ; 3.908 ns                ;
; N/A   ; 277.93 MHz ( period = 3.598 ns )               ; imr_a:inst9|imr:inst|imrreg[1]      ; pr:inst|position.00000100_3795      ; CS         ; CS       ; None                        ; None                      ; 3.726 ns                ;
; N/A   ; 280.27 MHz ( period = 3.568 ns )               ; imr_a:inst9|imr:inst|imrreg[1]      ; pr:inst|position.00000001_4212      ; CS         ; CS       ; None                        ; None                      ; 3.901 ns                ;
; N/A   ; 282.33 MHz ( period = 3.542 ns )               ; imr_a:inst9|imr:inst|imrreg[0]      ; pr:inst|position.00000110_3517      ; CS         ; CS       ; None                        ; None                      ; 4.047 ns                ;
; N/A   ; 299.94 MHz ( period = 3.334 ns )               ; imr_a:inst9|imr:inst|imrreg[7]      ; pr:inst|position.00000110_3517      ; CS         ; CS       ; None                        ; None                      ; 3.817 ns                ;
; N/A   ; 300.84 MHz ( period = 3.324 ns )               ; imr_a:inst9|imr:inst|imrreg[1]      ; pr:inst|position.00000110_3517      ; CS         ; CS       ; None                        ; None                      ; 3.830 ns                ;
; N/A   ; 301.57 MHz ( period = 3.316 ns )               ; imr_a:inst9|imr:inst|imrreg[0]      ; pr:inst|position.00000100_3795      ; CS         ; CS       ; None                        ; None                      ; 3.443 ns                ;
; N/A   ; 307.41 MHz ( period = 3.253 ns )               ; core_dual:inst4|core:inst|ocw2[0]   ; core_dual:inst4|core:inst|pri[0]    ; CS         ; CS       ; None                        ; None                      ; 4.051 ns                ;
; N/A   ; 308.17 MHz ( period = 3.245 ns )               ; core_dual:inst4|core:inst|ocw2[1]   ; core_dual:inst4|core:inst|pri[0]    ; CS         ; CS       ; None                        ; None                      ; 4.556 ns                ;
; N/A   ; 325.31 MHz ( period = 3.074 ns )               ; core_dual:inst4|core:inst|ocw2[5]   ; core_dual:inst4|core:inst|pri[1]    ; CS         ; CS       ; None                        ; None                      ; 4.603 ns                ;
; N/A   ; 341.18 MHz ( period = 2.931 ns )               ; core_dual:inst4|core:inst|ocw2[6]   ; core_dual:inst4|core:inst|pri[1]    ; CS         ; CS       ; None                        ; None                      ; 4.460 ns                ;
; N/A   ; 344.12 MHz ( period = 2.906 ns )               ; core_dual:inst4|core:inst|icw4[1]   ; core_dual:inst4|core:inst|pri[1]    ; CS         ; CS       ; None                        ; None                      ; 4.948 ns                ;
; N/A   ; 366.84 MHz ( period = 2.726 ns )               ; core_dual:inst4|core:inst|ocw2[2]   ; core_dual:inst4|core:inst|pri[0]    ; CS         ; CS       ; None                        ; None                      ; 4.031 ns                ;
; N/A   ; 370.51 MHz ( period = 2.699 ns )               ; core_dual:inst4|core:inst|ocw2[1]   ; core_dual:inst4|core:inst|pri[1]    ; CS         ; CS       ; None                        ; None                      ; 4.398 ns                ;
; N/A   ; 389.71 MHz ( period = 2.566 ns )               ; core_dual:inst4|core:inst|ocw2[0]   ; core_dual:inst4|core:inst|pri[1]    ; CS         ; CS       ; None                        ; None                      ; 3.752 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; core_dual:inst4|core:inst|ocw2[2]   ; core_dual:inst4|core:inst|pri[1]    ; CS         ; CS       ; None                        ; None                      ; 3.897 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; core_dual:inst4|core:inst|state.101 ; core_dual:inst4|core:inst|state.101 ; CS         ; CS       ; None                        ; None                      ; 1.982 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; core_dual:inst4|core:inst|state.101 ; core_dual:inst4|core:inst|state.010 ; CS         ; CS       ; None                        ; None                      ; 1.783 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; core_dual:inst4|core:inst|state.100 ; core_dual:inst4|core:inst|state.101 ; CS         ; CS       ; None                        ; None                      ; 1.878 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; core_dual:inst4|core:inst|state.101 ; core_dual:inst4|core:inst|state.001 ; CS         ; CS       ; None                        ; None                      ; 1.687 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; core_dual:inst4|core:inst|state.001 ; core_dual:inst4|core:inst|state.010 ; CS         ; CS       ; None                        ; None                      ; 1.711 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; core_dual:inst4|core:inst|state.010 ; core_dual:inst4|core:inst|state.101 ; CS         ; CS       ; None                        ; None                      ; 1.767 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; core_dual:inst4|core:inst|state.010 ; core_dual:inst4|core:inst|state.011 ; CS         ; CS       ; None                        ; None                      ; 1.733 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; core_dual:inst4|core:inst|state.010 ; core_dual:inst4|core:inst|state.100 ; CS         ; CS       ; None                        ; None                      ; 1.660 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; core_dual:inst4|core:inst|state.010 ; core_dual:inst4|core:inst|state.010 ; CS         ; CS       ; None                        ; None                      ; 1.392 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; core_dual:inst4|core:inst|state.011 ; core_dual:inst4|core:inst|state.100 ; CS         ; CS       ; None                        ; None                      ; 1.086 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; core_dual:inst4|core:inst|state.011 ; core_dual:inst4|core:inst|state.101 ; CS         ; CS       ; None                        ; None                      ; 1.072 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; core_dual:inst4|core:inst|edge1[0]  ; core_dual:inst4|core:inst|edge1[1]  ; CS         ; CS       ; None                        ; None                      ; 0.821 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; core_dual:inst4|core:inst|edge1[1]  ; core_dual:inst4|core:inst|edge1[1]  ; CS         ; CS       ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; core_dual:inst4|core:inst|edge1[0]  ; core_dual:inst4|core:inst|edge1[0]  ; CS         ; CS       ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; core_dual:inst4|core:inst|state.011 ; core_dual:inst4|core:inst|state.011 ; CS         ; CS       ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; core_dual:inst4|core:inst|state.100 ; core_dual:inst4|core:inst|state.100 ; CS         ; CS       ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; core_dual:inst4|core:inst|state.001 ; core_dual:inst4|core:inst|state.001 ; CS         ; CS       ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; core_dual:inst4|core:inst|write2    ; core_dual:inst4|core:inst|state.010 ; CS         ; CS       ; None                        ; None                      ; 1.729 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; core_dual:inst4|core:inst|write2    ; core_dual:inst4|core:inst|state.001 ; CS         ; CS       ; None                        ; None                      ; 1.713 ns                ;
+-------+------------------------------------------------+-------------------------------------+-------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'A0'                                                                                                                                                                                                                              ;
+-------+------------------------------------------------+-------------------------------------+-------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                ; To                                  ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------------------------------------+-------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 54.31 MHz ( period = 18.414 ns )               ; core_dual:inst4|core:inst|pri[0]    ; pr:inst|position.00000000_4351      ; A0         ; A0       ; None                        ; None                      ; 2.408 ns                ;
; N/A   ; 54.34 MHz ( period = 18.402 ns )               ; core_dual:inst4|core:inst|pri[1]    ; pr:inst|position.00000000_4351      ; A0         ; A0       ; None                        ; None                      ; 2.395 ns                ;
; N/A   ; 54.79 MHz ( period = 18.252 ns )               ; core_dual:inst4|core:inst|pri[0]    ; pr:inst|position.00000011_3934      ; A0         ; A0       ; None                        ; None                      ; 2.232 ns                ;
; N/A   ; 55.08 MHz ( period = 18.154 ns )               ; core_dual:inst4|core:inst|pri[0]    ; pr:inst|position.00000001_4212      ; A0         ; A0       ; None                        ; None                      ; 2.599 ns                ;
; N/A   ; 55.34 MHz ( period = 18.069 ns )               ; core_dual:inst4|core:inst|pri[1]    ; pr:inst|position.00000110_3517      ; A0         ; A0       ; None                        ; None                      ; 2.686 ns                ;
; N/A   ; 55.68 MHz ( period = 17.961 ns )               ; core_dual:inst4|core:inst|pri[0]    ; pr:inst|position.00000100_3795      ; A0         ; A0       ; None                        ; None                      ; 2.201 ns                ;
; N/A   ; 55.68 MHz ( period = 17.960 ns )               ; core_dual:inst4|core:inst|pri[1]    ; pr:inst|position.00000001_4212      ; A0         ; A0       ; None                        ; None                      ; 2.404 ns                ;
; N/A   ; 55.69 MHz ( period = 17.956 ns )               ; core_dual:inst4|core:inst|pri[1]    ; pr:inst|position.00000011_3934      ; A0         ; A0       ; None                        ; None                      ; 1.935 ns                ;
; N/A   ; 55.74 MHz ( period = 17.939 ns )               ; core_dual:inst4|core:inst|pri[0]    ; pr:inst|position.00000110_3517      ; A0         ; A0       ; None                        ; None                      ; 2.557 ns                ;
; N/A   ; 55.75 MHz ( period = 17.938 ns )               ; core_dual:inst4|core:inst|pri[1]    ; pr:inst|position.00000010_4073      ; A0         ; A0       ; None                        ; None                      ; 2.391 ns                ;
; N/A   ; 55.81 MHz ( period = 17.918 ns )               ; core_dual:inst4|core:inst|pri[0]    ; pr:inst|position.00000111_3378      ; A0         ; A0       ; None                        ; None                      ; 2.371 ns                ;
; N/A   ; 55.82 MHz ( period = 17.915 ns )               ; core_dual:inst4|core:inst|pri[0]    ; pr:inst|position.00000010_4073      ; A0         ; A0       ; None                        ; None                      ; 2.369 ns                ;
; N/A   ; 56.16 MHz ( period = 17.805 ns )               ; core_dual:inst4|core:inst|pri[1]    ; pr:inst|position.00000100_3795      ; A0         ; A0       ; None                        ; None                      ; 2.044 ns                ;
; N/A   ; 56.22 MHz ( period = 17.787 ns )               ; core_dual:inst4|core:inst|pri[1]    ; pr:inst|position.00000111_3378      ; A0         ; A0       ; None                        ; None                      ; 2.239 ns                ;
; N/A   ; 56.28 MHz ( period = 17.767 ns )               ; core_dual:inst4|core:inst|pri[1]    ; pr:inst|position.00000101_3656      ; A0         ; A0       ; None                        ; None                      ; 2.238 ns                ;
; N/A   ; 56.41 MHz ( period = 17.727 ns )               ; core_dual:inst4|core:inst|pri[2]    ; pr:inst|position.00000000_4351      ; A0         ; A0       ; None                        ; None                      ; 2.012 ns                ;
; N/A   ; 56.65 MHz ( period = 17.653 ns )               ; core_dual:inst4|core:inst|pri[2]    ; pr:inst|position.00000001_4212      ; A0         ; A0       ; None                        ; None                      ; 2.389 ns                ;
; N/A   ; 56.67 MHz ( period = 17.646 ns )               ; core_dual:inst4|core:inst|pri[0]    ; pr:inst|position.00000101_3656      ; A0         ; A0       ; None                        ; None                      ; 2.118 ns                ;
; N/A   ; 57.35 MHz ( period = 17.438 ns )               ; core_dual:inst4|core:inst|pri[2]    ; pr:inst|position.00000101_3656      ; A0         ; A0       ; None                        ; None                      ; 2.201 ns                ;
; N/A   ; 57.69 MHz ( period = 17.334 ns )               ; core_dual:inst4|core:inst|pri[2]    ; pr:inst|position.00000011_3934      ; A0         ; A0       ; None                        ; None                      ; 1.605 ns                ;
; N/A   ; 58.25 MHz ( period = 17.167 ns )               ; core_dual:inst4|core:inst|pri[2]    ; pr:inst|position.00000100_3795      ; A0         ; A0       ; None                        ; None                      ; 1.698 ns                ;
; N/A   ; 58.29 MHz ( period = 17.156 ns )               ; core_dual:inst4|core:inst|pri[2]    ; pr:inst|position.00000110_3517      ; A0         ; A0       ; None                        ; None                      ; 2.065 ns                ;
; N/A   ; 59.27 MHz ( period = 16.873 ns )               ; core_dual:inst4|core:inst|pri[2]    ; pr:inst|position.00000111_3378      ; A0         ; A0       ; None                        ; None                      ; 1.617 ns                ;
; N/A   ; 59.27 MHz ( period = 16.872 ns )               ; core_dual:inst4|core:inst|pri[2]    ; pr:inst|position.00000010_4073      ; A0         ; A0       ; None                        ; None                      ; 1.617 ns                ;
; N/A   ; 85.87 MHz ( period = 11.646 ns )               ; core_dual:inst4|core:inst|icw1[0]   ; core_dual:inst4|core:inst|state.100 ; A0         ; A0       ; None                        ; None                      ; 2.124 ns                ;
; N/A   ; 90.71 MHz ( period = 11.024 ns )               ; core_dual:inst4|core:inst|icw1[0]   ; core_dual:inst4|core:inst|state.101 ; A0         ; A0       ; None                        ; None                      ; 1.813 ns                ;
; N/A   ; 99.09 MHz ( period = 10.092 ns )               ; core_dual:inst4|core:inst|icw1[1]   ; core_dual:inst4|core:inst|state.100 ; A0         ; A0       ; None                        ; None                      ; 1.346 ns                ;
; N/A   ; 101.87 MHz ( period = 9.816 ns )               ; core_dual:inst4|core:inst|ocw3[0]   ; imr_a:inst9|imr:inst|imrreg[5]      ; A0         ; A0       ; None                        ; None                      ; 3.996 ns                ;
; N/A   ; 103.05 MHz ( period = 9.704 ns )               ; core_dual:inst4|core:inst|icw1[1]   ; core_dual:inst4|core:inst|state.101 ; A0         ; A0       ; None                        ; None                      ; 1.152 ns                ;
; N/A   ; 103.17 MHz ( period = 9.693 ns )               ; core_dual:inst4|core:inst|ocw3[1]   ; imr_a:inst9|imr:inst|imrreg[5]      ; A0         ; A0       ; None                        ; None                      ; 3.874 ns                ;
; N/A   ; 107.67 MHz ( period = 9.288 ns )               ; core_dual:inst4|core:inst|icw1[1]   ; core_dual:inst4|core:inst|state.011 ; A0         ; A0       ; None                        ; None                      ; 0.944 ns                ;
; N/A   ; 108.98 MHz ( period = 9.176 ns )               ; pr:inst|position.00000011_3934      ; core_dual:inst4|core:inst|pri[2]    ; A0         ; A0       ; None                        ; None                      ; 7.137 ns                ;
; N/A   ; 110.05 MHz ( period = 9.087 ns )               ; pr:inst|position.00000111_3378      ; core_dual:inst4|core:inst|pri[2]    ; A0         ; A0       ; None                        ; None                      ; 6.955 ns                ;
; N/A   ; 110.80 MHz ( period = 9.025 ns )               ; pr:inst|position.00000101_3656      ; core_dual:inst4|core:inst|pri[2]    ; A0         ; A0       ; None                        ; None                      ; 6.993 ns                ;
; N/A   ; 111.02 MHz ( period = 9.007 ns )               ; core_dual:inst4|core:inst|ocw3[0]   ; imr_a:inst9|imr:inst|imrreg[2]      ; A0         ; A0       ; None                        ; None                      ; 2.920 ns                ;
; N/A   ; 111.28 MHz ( period = 8.986 ns )               ; core_dual:inst4|core:inst|ocw3[0]   ; imr_a:inst9|imr:inst|imrreg[7]      ; A0         ; A0       ; None                        ; None                      ; 2.928 ns                ;
; N/A   ; 112.18 MHz ( period = 8.914 ns )               ; pr:inst|position.00000110_3517      ; core_dual:inst4|core:inst|pri[2]    ; A0         ; A0       ; None                        ; None                      ; 6.642 ns                ;
; N/A   ; 112.25 MHz ( period = 8.909 ns )               ; core_dual:inst4|core:inst|ocw3[0]   ; imr_a:inst9|imr:inst|imrreg[1]      ; A0         ; A0       ; None                        ; None                      ; 3.080 ns                ;
; N/A   ; 112.56 MHz ( period = 8.884 ns )               ; core_dual:inst4|core:inst|ocw3[1]   ; imr_a:inst9|imr:inst|imrreg[2]      ; A0         ; A0       ; None                        ; None                      ; 2.798 ns                ;
; N/A   ; 112.83 MHz ( period = 8.863 ns )               ; core_dual:inst4|core:inst|ocw3[1]   ; imr_a:inst9|imr:inst|imrreg[7]      ; A0         ; A0       ; None                        ; None                      ; 2.806 ns                ;
; N/A   ; 113.82 MHz ( period = 8.786 ns )               ; core_dual:inst4|core:inst|ocw3[1]   ; imr_a:inst9|imr:inst|imrreg[1]      ; A0         ; A0       ; None                        ; None                      ; 2.958 ns                ;
; N/A   ; 114.10 MHz ( period = 8.764 ns )               ; pr:inst|position.00000010_4073      ; core_dual:inst4|core:inst|pri[2]    ; A0         ; A0       ; None                        ; None                      ; 6.629 ns                ;
; N/A   ; 114.57 MHz ( period = 8.728 ns )               ; core_dual:inst4|core:inst|edge1[0]  ; core_dual:inst4|core:inst|state.010 ; A0         ; A0       ; None                        ; None                      ; 2.024 ns                ;
; N/A   ; 114.81 MHz ( period = 8.710 ns )               ; core_dual:inst4|core:inst|ocw3[0]   ; imr_a:inst9|imr:inst|imrreg[3]      ; A0         ; A0       ; None                        ; None                      ; 2.885 ns                ;
; N/A   ; 114.93 MHz ( period = 8.701 ns )               ; core_dual:inst4|core:inst|ocw3[0]   ; imr_a:inst9|imr:inst|imrreg[6]      ; A0         ; A0       ; None                        ; None                      ; 3.087 ns                ;
; N/A   ; 116.05 MHz ( period = 8.617 ns )               ; core_dual:inst4|core:inst|ocw3[1]   ; imr_a:inst9|imr:inst|imrreg[0]      ; A0         ; A0       ; None                        ; None                      ; 2.803 ns                ;
; N/A   ; 116.46 MHz ( period = 8.587 ns )               ; core_dual:inst4|core:inst|ocw3[1]   ; imr_a:inst9|imr:inst|imrreg[3]      ; A0         ; A0       ; None                        ; None                      ; 2.763 ns                ;
; N/A   ; 116.54 MHz ( period = 8.581 ns )               ; pr:inst|position.00000001_4212      ; core_dual:inst4|core:inst|pri[2]    ; A0         ; A0       ; None                        ; None                      ; 6.580 ns                ;
; N/A   ; 116.58 MHz ( period = 8.578 ns )               ; core_dual:inst4|core:inst|ocw3[1]   ; imr_a:inst9|imr:inst|imrreg[6]      ; A0         ; A0       ; None                        ; None                      ; 2.965 ns                ;
; N/A   ; 117.99 MHz ( period = 8.475 ns )               ; pr:inst|position.00000100_3795      ; core_dual:inst4|core:inst|pri[2]    ; A0         ; A0       ; None                        ; None                      ; 6.683 ns                ;
; N/A   ; 118.04 MHz ( period = 8.472 ns )               ; core_dual:inst4|core:inst|ocw3[0]   ; imr_a:inst9|imr:inst|imrreg[0]      ; A0         ; A0       ; None                        ; None                      ; 2.657 ns                ;
; N/A   ; 118.92 MHz ( period = 8.409 ns )               ; core_dual:inst4|core:inst|ocw3[0]   ; imr_a:inst9|imr:inst|imrreg[4]      ; A0         ; A0       ; None                        ; None                      ; 2.810 ns                ;
; N/A   ; 119.73 MHz ( period = 8.352 ns )               ; core_dual:inst4|core:inst|edge1[1]  ; core_dual:inst4|core:inst|state.010 ; A0         ; A0       ; None                        ; None                      ; 1.836 ns                ;
; N/A   ; 120.69 MHz ( period = 8.286 ns )               ; core_dual:inst4|core:inst|ocw3[1]   ; imr_a:inst9|imr:inst|imrreg[4]      ; A0         ; A0       ; None                        ; None                      ; 2.688 ns                ;
; N/A   ; 122.07 MHz ( period = 8.192 ns )               ; core_dual:inst4|core:inst|edge1[1]  ; core_dual:inst4|core:inst|state.101 ; A0         ; A0       ; None                        ; None                      ; 1.930 ns                ;
; N/A   ; 122.34 MHz ( period = 8.174 ns )               ; pr:inst|position.00000011_3934      ; core_dual:inst4|core:inst|pri[0]    ; A0         ; A0       ; None                        ; None                      ; 5.901 ns                ;
; N/A   ; 123.09 MHz ( period = 8.124 ns )               ; core_dual:inst4|core:inst|edge1[1]  ; core_dual:inst4|core:inst|state.011 ; A0         ; A0       ; None                        ; None                      ; 1.896 ns                ;
; N/A   ; 123.69 MHz ( period = 8.085 ns )               ; pr:inst|position.00000111_3378      ; core_dual:inst4|core:inst|pri[0]    ; A0         ; A0       ; None                        ; None                      ; 5.719 ns                ;
; N/A   ; 124.38 MHz ( period = 8.040 ns )               ; core_dual:inst4|core:inst|state.101 ; core_dual:inst4|core:inst|pri[2]    ; A0         ; A0       ; None                        ; None                      ; 7.589 ns                ;
; N/A   ; 124.64 MHz ( period = 8.023 ns )               ; pr:inst|position.00000101_3656      ; core_dual:inst4|core:inst|pri[0]    ; A0         ; A0       ; None                        ; None                      ; 5.757 ns                ;
; N/A   ; 126.39 MHz ( period = 7.912 ns )               ; pr:inst|position.00000110_3517      ; core_dual:inst4|core:inst|pri[0]    ; A0         ; A0       ; None                        ; None                      ; 5.406 ns                ;
; N/A   ; 127.62 MHz ( period = 7.836 ns )               ; core_dual:inst4|core:inst|edge1[0]  ; core_dual:inst4|core:inst|state.100 ; A0         ; A0       ; None                        ; None                      ; 1.752 ns                ;
; N/A   ; 128.83 MHz ( period = 7.762 ns )               ; pr:inst|position.00000010_4073      ; core_dual:inst4|core:inst|pri[0]    ; A0         ; A0       ; None                        ; None                      ; 5.393 ns                ;
; N/A   ; 129.53 MHz ( period = 7.720 ns )               ; core_dual:inst4|core:inst|edge1[0]  ; core_dual:inst4|core:inst|state.101 ; A0         ; A0       ; None                        ; None                      ; 1.694 ns                ;
; N/A   ; 130.68 MHz ( period = 7.652 ns )               ; core_dual:inst4|core:inst|edge1[0]  ; core_dual:inst4|core:inst|state.011 ; A0         ; A0       ; None                        ; None                      ; 1.660 ns                ;
; N/A   ; 131.94 MHz ( period = 7.579 ns )               ; pr:inst|position.00000001_4212      ; core_dual:inst4|core:inst|pri[0]    ; A0         ; A0       ; None                        ; None                      ; 5.344 ns                ;
; N/A   ; 132.84 MHz ( period = 7.528 ns )               ; pr:inst|position.00000011_3934      ; core_dual:inst4|core:inst|pri[1]    ; A0         ; A0       ; None                        ; None                      ; 5.643 ns                ;
; N/A   ; 133.82 MHz ( period = 7.473 ns )               ; pr:inst|position.00000100_3795      ; core_dual:inst4|core:inst|pri[0]    ; A0         ; A0       ; None                        ; None                      ; 5.447 ns                ;
; N/A   ; 134.43 MHz ( period = 7.439 ns )               ; pr:inst|position.00000111_3378      ; core_dual:inst4|core:inst|pri[1]    ; A0         ; A0       ; None                        ; None                      ; 5.461 ns                ;
; N/A   ; 135.56 MHz ( period = 7.377 ns )               ; pr:inst|position.00000101_3656      ; core_dual:inst4|core:inst|pri[1]    ; A0         ; A0       ; None                        ; None                      ; 5.499 ns                ;
; N/A   ; 135.89 MHz ( period = 7.359 ns )               ; core_dual:inst4|core:inst|ocw1[1]   ; imr_a:inst9|imr:inst|imrreg[1]      ; A0         ; A0       ; None                        ; None                      ; 2.893 ns                ;
; N/A   ; 136.74 MHz ( period = 7.313 ns )               ; core_dual:inst4|core:inst|ocw1[5]   ; imr_a:inst9|imr:inst|imrreg[5]      ; A0         ; A0       ; None                        ; None                      ; 2.853 ns                ;
; N/A   ; 137.63 MHz ( period = 7.266 ns )               ; pr:inst|position.00000110_3517      ; core_dual:inst4|core:inst|pri[1]    ; A0         ; A0       ; None                        ; None                      ; 5.148 ns                ;
; N/A   ; 140.53 MHz ( period = 7.116 ns )               ; pr:inst|position.00000010_4073      ; core_dual:inst4|core:inst|pri[1]    ; A0         ; A0       ; None                        ; None                      ; 5.135 ns                ;
; N/A   ; 141.08 MHz ( period = 7.088 ns )               ; core_dual:inst4|core:inst|edge1[1]  ; core_dual:inst4|core:inst|state.100 ; A0         ; A0       ; None                        ; None                      ; 1.378 ns                ;
; N/A   ; 143.86 MHz ( period = 6.951 ns )               ; core_dual:inst4|core:inst|ocw1[3]   ; imr_a:inst9|imr:inst|imrreg[3]      ; A0         ; A0       ; None                        ; None                      ; 2.507 ns                ;
; N/A   ; 146.13 MHz ( period = 6.843 ns )               ; pr:inst|position.00000001_4212      ; core_dual:inst4|core:inst|pri[1]    ; A0         ; A0       ; None                        ; None                      ; 4.996 ns                ;
; N/A   ; 146.48 MHz ( period = 6.827 ns )               ; pr:inst|position.00000100_3795      ; core_dual:inst4|core:inst|pri[1]    ; A0         ; A0       ; None                        ; None                      ; 5.189 ns                ;
; N/A   ; 147.02 MHz ( period = 6.802 ns )               ; core_dual:inst4|core:inst|ocw1[2]   ; imr_a:inst9|imr:inst|imrreg[2]      ; A0         ; A0       ; None                        ; None                      ; 2.075 ns                ;
; N/A   ; 154.58 MHz ( period = 6.469 ns )               ; core_dual:inst4|core:inst|ocw1[7]   ; imr_a:inst9|imr:inst|imrreg[7]      ; A0         ; A0       ; None                        ; None                      ; 1.807 ns                ;
; N/A   ; 159.67 MHz ( period = 6.263 ns )               ; core_dual:inst4|core:inst|ocw1[0]   ; imr_a:inst9|imr:inst|imrreg[0]      ; A0         ; A0       ; None                        ; None                      ; 1.809 ns                ;
; N/A   ; 164.45 MHz ( period = 6.081 ns )               ; imr_a:inst9|imr:inst|imrreg[5]      ; imr_a:inst9|imr:inst|imrreg[5]      ; A0         ; A0       ; None                        ; None                      ; 3.640 ns                ;
; N/A   ; 165.67 MHz ( period = 6.036 ns )               ; core_dual:inst4|core:inst|state.101 ; core_dual:inst4|core:inst|pri[0]    ; A0         ; A0       ; None                        ; None                      ; 6.353 ns                ;
; N/A   ; 165.76 MHz ( period = 6.033 ns )               ; core_dual:inst4|core:inst|ocw1[4]   ; imr_a:inst9|imr:inst|imrreg[4]      ; A0         ; A0       ; None                        ; None                      ; 1.813 ns                ;
; N/A   ; 179.73 MHz ( period = 5.564 ns )               ; imr_a:inst9|imr:inst|imrreg[0]      ; imr_a:inst9|imr:inst|imrreg[0]      ; A0         ; A0       ; None                        ; None                      ; 3.152 ns                ;
; N/A   ; 180.54 MHz ( period = 5.539 ns )               ; core_dual:inst4|core:inst|ocw1[6]   ; imr_a:inst9|imr:inst|imrreg[6]      ; A0         ; A0       ; None                        ; None                      ; 1.322 ns                ;
; N/A   ; 180.67 MHz ( period = 5.535 ns )               ; imr_a:inst9|imr:inst|imrreg[3]      ; imr_a:inst9|imr:inst|imrreg[3]      ; A0         ; A0       ; None                        ; None                      ; 2.743 ns                ;
; N/A   ; 183.82 MHz ( period = 5.440 ns )               ; imr_a:inst9|imr:inst|imrreg[3]      ; pr:inst|position.00000111_3378      ; A0         ; A0       ; None                        ; None                      ; 5.410 ns                ;
; N/A   ; 190.59 MHz ( period = 5.247 ns )               ; imr_a:inst9|imr:inst|imrreg[4]      ; imr_a:inst9|imr:inst|imrreg[4]      ; A0         ; A0       ; None                        ; None                      ; 2.680 ns                ;
; N/A   ; 191.50 MHz ( period = 5.222 ns )               ; imr_a:inst9|imr:inst|imrreg[4]      ; pr:inst|position.00000110_3517      ; A0         ; A0       ; None                        ; None                      ; 5.356 ns                ;
; N/A   ; 192.94 MHz ( period = 5.183 ns )               ; imr_a:inst9|imr:inst|imrreg[3]      ; pr:inst|position.00000011_3934      ; A0         ; A0       ; None                        ; None                      ; 4.680 ns                ;
; N/A   ; 194.51 MHz ( period = 5.141 ns )               ; imr_a:inst9|imr:inst|imrreg[5]      ; pr:inst|position.00000011_3934      ; A0         ; A0       ; None                        ; None                      ; 4.984 ns                ;
; N/A   ; 195.12 MHz ( period = 5.125 ns )               ; imr_a:inst9|imr:inst|imrreg[4]      ; pr:inst|position.00000000_4351      ; A0         ; A0       ; None                        ; None                      ; 4.635 ns                ;
; N/A   ; 195.62 MHz ( period = 5.112 ns )               ; imr_a:inst9|imr:inst|imrreg[4]      ; pr:inst|position.00000111_3378      ; A0         ; A0       ; None                        ; None                      ; 5.081 ns                ;
; N/A   ; 196.43 MHz ( period = 5.091 ns )               ; imr_a:inst9|imr:inst|imrreg[4]      ; pr:inst|position.00000101_3656      ; A0         ; A0       ; None                        ; None                      ; 5.079 ns                ;
; N/A   ; 197.75 MHz ( period = 5.057 ns )               ; imr_a:inst9|imr:inst|imrreg[2]      ; pr:inst|position.00000011_3934      ; A0         ; A0       ; None                        ; None                      ; 4.900 ns                ;
; N/A   ; 201.65 MHz ( period = 4.959 ns )               ; imr_a:inst9|imr:inst|imrreg[0]      ; pr:inst|position.00000011_3934      ; A0         ; A0       ; None                        ; None                      ; 4.826 ns                ;
; N/A   ; 202.59 MHz ( period = 4.936 ns )               ; imr_a:inst9|imr:inst|imrreg[3]      ; pr:inst|position.00000000_4351      ; A0         ; A0       ; None                        ; None                      ; 4.447 ns                ;
; N/A   ; 204.88 MHz ( period = 4.881 ns )               ; imr_a:inst9|imr:inst|imrreg[6]      ; pr:inst|position.00000011_3934      ; A0         ; A0       ; None                        ; None                      ; 4.373 ns                ;
; N/A   ; 207.56 MHz ( period = 4.818 ns )               ; imr_a:inst9|imr:inst|imrreg[5]      ; pr:inst|position.00000001_4212      ; A0         ; A0       ; None                        ; None                      ; 5.126 ns                ;
; N/A   ; 207.81 MHz ( period = 4.812 ns )               ; core_dual:inst4|core:inst|ocw2[5]   ; core_dual:inst4|core:inst|pri[2]    ; A0         ; A0       ; None                        ; None                      ; 6.187 ns                ;
; N/A   ; 208.38 MHz ( period = 4.799 ns )               ; imr_a:inst9|imr:inst|imrreg[7]      ; pr:inst|position.00000011_3934      ; A0         ; A0       ; None                        ; None                      ; 4.644 ns                ;
; N/A   ; 209.95 MHz ( period = 4.763 ns )               ; imr_a:inst9|imr:inst|imrreg[1]      ; imr_a:inst9|imr:inst|imrreg[1]      ; A0         ; A0       ; None                        ; None                      ; 2.338 ns                ;
; N/A   ; 210.88 MHz ( period = 4.742 ns )               ; imr_a:inst9|imr:inst|imrreg[1]      ; pr:inst|position.00000011_3934      ; A0         ; A0       ; None                        ; None                      ; 4.610 ns                ;
; N/A   ; 211.19 MHz ( period = 4.735 ns )               ; imr_a:inst9|imr:inst|imrreg[0]      ; pr:inst|position.00000101_3656      ; A0         ; A0       ; None                        ; None                      ; 5.094 ns                ;
; N/A   ; 213.68 MHz ( period = 4.680 ns )               ; imr_a:inst9|imr:inst|imrreg[5]      ; pr:inst|position.00000000_4351      ; A0         ; A0       ; None                        ; None                      ; 4.537 ns                ;
; N/A   ; 213.77 MHz ( period = 4.678 ns )               ; imr_a:inst9|imr:inst|imrreg[6]      ; imr_a:inst9|imr:inst|imrreg[6]      ; A0         ; A0       ; None                        ; None                      ; 2.092 ns                ;
; N/A   ; 214.18 MHz ( period = 4.669 ns )               ; core_dual:inst4|core:inst|ocw2[6]   ; core_dual:inst4|core:inst|pri[2]    ; A0         ; A0       ; None                        ; None                      ; 6.044 ns                ;
; N/A   ; 214.59 MHz ( period = 4.660 ns )               ; imr_a:inst9|imr:inst|imrreg[4]      ; pr:inst|position.00000011_3934      ; A0         ; A0       ; None                        ; None                      ; 4.156 ns                ;
; N/A   ; 214.68 MHz ( period = 4.658 ns )               ; imr_a:inst9|imr:inst|imrreg[3]      ; pr:inst|position.00000001_4212      ; A0         ; A0       ; None                        ; None                      ; 4.620 ns                ;
; N/A   ; 215.33 MHz ( period = 4.644 ns )               ; core_dual:inst4|core:inst|icw4[1]   ; core_dual:inst4|core:inst|pri[2]    ; A0         ; A0       ; None                        ; None                      ; 6.532 ns                ;
; N/A   ; 216.12 MHz ( period = 4.627 ns )               ; imr_a:inst9|imr:inst|imrreg[2]      ; imr_a:inst9|imr:inst|imrreg[2]      ; A0         ; A0       ; None                        ; None                      ; 1.919 ns                ;
; N/A   ; 216.22 MHz ( period = 4.625 ns )               ; imr_a:inst9|imr:inst|imrreg[4]      ; pr:inst|position.00000001_4212      ; A0         ; A0       ; None                        ; None                      ; 4.586 ns                ;
; N/A   ; 216.97 MHz ( period = 4.609 ns )               ; imr_a:inst9|imr:inst|imrreg[6]      ; pr:inst|position.00000111_3378      ; A0         ; A0       ; None                        ; None                      ; 4.574 ns                ;
; N/A   ; 219.11 MHz ( period = 4.564 ns )               ; core_dual:inst4|core:inst|state.101 ; core_dual:inst4|core:inst|pri[1]    ; A0         ; A0       ; None                        ; None                      ; 6.005 ns                ;
; N/A   ; 219.35 MHz ( period = 4.559 ns )               ; imr_a:inst9|imr:inst|imrreg[0]      ; pr:inst|position.00000001_4212      ; A0         ; A0       ; None                        ; None                      ; 4.891 ns                ;
; N/A   ; 219.39 MHz ( period = 4.558 ns )               ; imr_a:inst9|imr:inst|imrreg[6]      ; pr:inst|position.00000001_4212      ; A0         ; A0       ; None                        ; None                      ; 4.515 ns                ;
; N/A   ; 219.49 MHz ( period = 4.556 ns )               ; imr_a:inst9|imr:inst|imrreg[0]      ; pr:inst|position.00000000_4351      ; A0         ; A0       ; None                        ; None                      ; 4.437 ns                ;
; N/A   ; 219.88 MHz ( period = 4.548 ns )               ; imr_a:inst9|imr:inst|imrreg[6]      ; pr:inst|position.00000110_3517      ; A0         ; A0       ; None                        ; None                      ; 4.678 ns                ;
; N/A   ; 223.36 MHz ( period = 4.477 ns )               ; imr_a:inst9|imr:inst|imrreg[4]      ; pr:inst|position.00000010_4073      ; A0         ; A0       ; None                        ; None                      ; 4.447 ns                ;
; N/A   ; 223.41 MHz ( period = 4.476 ns )               ; imr_a:inst9|imr:inst|imrreg[7]      ; pr:inst|position.00000001_4212      ; A0         ; A0       ; None                        ; None                      ; 4.786 ns                ;
; N/A   ; 224.16 MHz ( period = 4.461 ns )               ; imr_a:inst9|imr:inst|imrreg[2]      ; pr:inst|position.00000000_4351      ; A0         ; A0       ; None                        ; None                      ; 4.318 ns                ;
; N/A   ; 225.23 MHz ( period = 4.440 ns )               ; imr_a:inst9|imr:inst|imrreg[7]      ; imr_a:inst9|imr:inst|imrreg[7]      ; A0         ; A0       ; None                        ; None                      ; 1.763 ns                ;
; N/A   ; 225.89 MHz ( period = 4.427 ns )               ; imr_a:inst9|imr:inst|imrreg[3]      ; pr:inst|position.00000101_3656      ; A0         ; A0       ; None                        ; None                      ; 4.416 ns                ;
; N/A   ; 226.24 MHz ( period = 4.420 ns )               ; imr_a:inst9|imr:inst|imrreg[6]      ; pr:inst|position.00000000_4351      ; A0         ; A0       ; None                        ; None                      ; 3.926 ns                ;
; N/A   ; 226.65 MHz ( period = 4.412 ns )               ; imr_a:inst9|imr:inst|imrreg[7]      ; pr:inst|position.00000111_3378      ; A0         ; A0       ; None                        ; None                      ; 4.730 ns                ;
; N/A   ; 227.48 MHz ( period = 4.396 ns )               ; imr_a:inst9|imr:inst|imrreg[1]      ; pr:inst|position.00000101_3656      ; A0         ; A0       ; None                        ; None                      ; 4.756 ns                ;
; N/A   ; 229.57 MHz ( period = 4.356 ns )               ; imr_a:inst9|imr:inst|imrreg[6]      ; pr:inst|position.00000100_3795      ; A0         ; A0       ; None                        ; None                      ; 4.108 ns                ;
; N/A   ; 230.52 MHz ( period = 4.338 ns )               ; imr_a:inst9|imr:inst|imrreg[7]      ; pr:inst|position.00000000_4351      ; A0         ; A0       ; None                        ; None                      ; 4.197 ns                ;
; N/A   ; 231.05 MHz ( period = 4.328 ns )               ; imr_a:inst9|imr:inst|imrreg[5]      ; pr:inst|position.00000101_3656      ; A0         ; A0       ; None                        ; None                      ; 4.663 ns                ;
; N/A   ; 231.91 MHz ( period = 4.312 ns )               ; imr_a:inst9|imr:inst|imrreg[6]      ; pr:inst|position.00000010_4073      ; A0         ; A0       ; None                        ; None                      ; 4.278 ns                ;
; N/A   ; 233.15 MHz ( period = 4.289 ns )               ; imr_a:inst9|imr:inst|imrreg[3]      ; pr:inst|position.00000110_3517      ; A0         ; A0       ; None                        ; None                      ; 4.424 ns                ;
; N/A   ; 233.92 MHz ( period = 4.275 ns )               ; imr_a:inst9|imr:inst|imrreg[1]      ; pr:inst|position.00000000_4351      ; A0         ; A0       ; None                        ; None                      ; 4.157 ns                ;
; N/A   ; 234.80 MHz ( period = 4.259 ns )               ; imr_a:inst9|imr:inst|imrreg[3]      ; pr:inst|position.00000100_3795      ; A0         ; A0       ; None                        ; None                      ; 4.016 ns                ;
; N/A   ; 235.02 MHz ( period = 4.255 ns )               ; core_dual:inst4|core:inst|ocw2[0]   ; core_dual:inst4|core:inst|pri[2]    ; A0         ; A0       ; None                        ; None                      ; 5.287 ns                ;
; N/A   ; 239.06 MHz ( period = 4.183 ns )               ; imr_a:inst9|imr:inst|imrreg[2]      ; pr:inst|position.00000111_3378      ; A0         ; A0       ; None                        ; None                      ; 4.499 ns                ;
; N/A   ; 239.29 MHz ( period = 4.179 ns )               ; imr_a:inst9|imr:inst|imrreg[5]      ; pr:inst|position.00000010_4073      ; A0         ; A0       ; None                        ; None                      ; 4.496 ns                ;
; N/A   ; 241.02 MHz ( period = 4.149 ns )               ; imr_a:inst9|imr:inst|imrreg[3]      ; pr:inst|position.00000010_4073      ; A0         ; A0       ; None                        ; None                      ; 4.120 ns                ;
; N/A   ; 242.84 MHz ( period = 4.118 ns )               ; imr_a:inst9|imr:inst|imrreg[2]      ; pr:inst|position.00000101_3656      ; A0         ; A0       ; None                        ; None                      ; 4.453 ns                ;
; N/A   ; 245.28 MHz ( period = 4.077 ns )               ; imr_a:inst9|imr:inst|imrreg[5]      ; pr:inst|position.00000111_3378      ; A0         ; A0       ; None                        ; None                      ; 4.393 ns                ;
; N/A   ; 249.81 MHz ( period = 4.003 ns )               ; imr_a:inst9|imr:inst|imrreg[5]      ; pr:inst|position.00000100_3795      ; A0         ; A0       ; None                        ; None                      ; 4.106 ns                ;
; N/A   ; 251.64 MHz ( period = 3.974 ns )               ; imr_a:inst9|imr:inst|imrreg[7]      ; pr:inst|position.00000100_3795      ; A0         ; A0       ; None                        ; None                      ; 4.079 ns                ;
; N/A   ; 252.27 MHz ( period = 3.964 ns )               ; imr_a:inst9|imr:inst|imrreg[2]      ; pr:inst|position.00000010_4073      ; A0         ; A0       ; None                        ; None                      ; 4.281 ns                ;
; N/A   ; 252.65 MHz ( period = 3.958 ns )               ; imr_a:inst9|imr:inst|imrreg[5]      ; pr:inst|position.00000110_3517      ; A0         ; A0       ; None                        ; None                      ; 4.439 ns                ;
; N/A   ; 256.02 MHz ( period = 3.906 ns )               ; imr_a:inst9|imr:inst|imrreg[2]      ; pr:inst|position.00000110_3517      ; A0         ; A0       ; None                        ; None                      ; 4.387 ns                ;
; N/A   ; 256.08 MHz ( period = 3.905 ns )               ; imr_a:inst9|imr:inst|imrreg[4]      ; pr:inst|position.00000100_3795      ; A0         ; A0       ; None                        ; None                      ; 3.661 ns                ;
; N/A   ; 261.78 MHz ( period = 3.820 ns )               ; imr_a:inst9|imr:inst|imrreg[0]      ; pr:inst|position.00000111_3378      ; A0         ; A0       ; None                        ; None                      ; 4.160 ns                ;
; N/A   ; 261.99 MHz ( period = 3.817 ns )               ; imr_a:inst9|imr:inst|imrreg[6]      ; pr:inst|position.00000101_3656      ; A0         ; A0       ; None                        ; None                      ; 3.801 ns                ;
; N/A   ; 262.05 MHz ( period = 3.816 ns )               ; core_dual:inst4|core:inst|ocw2[1]   ; core_dual:inst4|core:inst|pri[2]    ; A0         ; A0       ; None                        ; None                      ; 5.361 ns                ;
; N/A   ; 262.47 MHz ( period = 3.810 ns )               ; core_dual:inst4|core:inst|ocw2[5]   ; core_dual:inst4|core:inst|pri[0]    ; A0         ; A0       ; None                        ; None                      ; 4.951 ns                ;
; N/A   ; 264.27 MHz ( period = 3.784 ns )               ; imr_a:inst9|imr:inst|imrreg[2]      ; pr:inst|position.00000100_3795      ; A0         ; A0       ; None                        ; None                      ; 3.887 ns                ;
; N/A   ; 265.46 MHz ( period = 3.767 ns )               ; imr_a:inst9|imr:inst|imrreg[1]      ; pr:inst|position.00000010_4073      ; A0         ; A0       ; None                        ; None                      ; 4.109 ns                ;
; N/A   ; 267.02 MHz ( period = 3.745 ns )               ; imr_a:inst9|imr:inst|imrreg[1]      ; pr:inst|position.00000111_3378      ; A0         ; A0       ; None                        ; None                      ; 4.086 ns                ;
; N/A   ; 267.74 MHz ( period = 3.735 ns )               ; imr_a:inst9|imr:inst|imrreg[7]      ; pr:inst|position.00000101_3656      ; A0         ; A0       ; None                        ; None                      ; 4.072 ns                ;
; N/A   ; 268.24 MHz ( period = 3.728 ns )               ; core_dual:inst4|core:inst|ocw2[2]   ; core_dual:inst4|core:inst|pri[2]    ; A0         ; A0       ; None                        ; None                      ; 5.267 ns                ;
; N/A   ; 272.70 MHz ( period = 3.667 ns )               ; core_dual:inst4|core:inst|ocw2[6]   ; core_dual:inst4|core:inst|pri[0]    ; A0         ; A0       ; None                        ; None                      ; 4.808 ns                ;
; N/A   ; 274.57 MHz ( period = 3.642 ns )               ; core_dual:inst4|core:inst|icw4[1]   ; core_dual:inst4|core:inst|pri[0]    ; A0         ; A0       ; None                        ; None                      ; 5.296 ns                ;
; N/A   ; 274.57 MHz ( period = 3.642 ns )               ; imr_a:inst9|imr:inst|imrreg[0]      ; pr:inst|position.00000010_4073      ; A0         ; A0       ; None                        ; None                      ; 3.983 ns                ;
; N/A   ; 275.63 MHz ( period = 3.628 ns )               ; imr_a:inst9|imr:inst|imrreg[7]      ; pr:inst|position.00000010_4073      ; A0         ; A0       ; None                        ; None                      ; 3.947 ns                ;
; N/A   ; 277.78 MHz ( period = 3.600 ns )               ; imr_a:inst9|imr:inst|imrreg[2]      ; pr:inst|position.00000001_4212      ; A0         ; A0       ; None                        ; None                      ; 3.908 ns                ;
; N/A   ; 277.93 MHz ( period = 3.598 ns )               ; imr_a:inst9|imr:inst|imrreg[1]      ; pr:inst|position.00000100_3795      ; A0         ; A0       ; None                        ; None                      ; 3.726 ns                ;
; N/A   ; 280.27 MHz ( period = 3.568 ns )               ; imr_a:inst9|imr:inst|imrreg[1]      ; pr:inst|position.00000001_4212      ; A0         ; A0       ; None                        ; None                      ; 3.901 ns                ;
; N/A   ; 282.33 MHz ( period = 3.542 ns )               ; imr_a:inst9|imr:inst|imrreg[0]      ; pr:inst|position.00000110_3517      ; A0         ; A0       ; None                        ; None                      ; 4.047 ns                ;
; N/A   ; 299.94 MHz ( period = 3.334 ns )               ; imr_a:inst9|imr:inst|imrreg[7]      ; pr:inst|position.00000110_3517      ; A0         ; A0       ; None                        ; None                      ; 3.817 ns                ;
; N/A   ; 300.84 MHz ( period = 3.324 ns )               ; imr_a:inst9|imr:inst|imrreg[1]      ; pr:inst|position.00000110_3517      ; A0         ; A0       ; None                        ; None                      ; 3.830 ns                ;
; N/A   ; 301.57 MHz ( period = 3.316 ns )               ; imr_a:inst9|imr:inst|imrreg[0]      ; pr:inst|position.00000100_3795      ; A0         ; A0       ; None                        ; None                      ; 3.443 ns                ;
; N/A   ; 307.41 MHz ( period = 3.253 ns )               ; core_dual:inst4|core:inst|ocw2[0]   ; core_dual:inst4|core:inst|pri[0]    ; A0         ; A0       ; None                        ; None                      ; 4.051 ns                ;
; N/A   ; 308.17 MHz ( period = 3.245 ns )               ; core_dual:inst4|core:inst|ocw2[1]   ; core_dual:inst4|core:inst|pri[0]    ; A0         ; A0       ; None                        ; None                      ; 4.556 ns                ;
; N/A   ; 325.31 MHz ( period = 3.074 ns )               ; core_dual:inst4|core:inst|ocw2[5]   ; core_dual:inst4|core:inst|pri[1]    ; A0         ; A0       ; None                        ; None                      ; 4.603 ns                ;
; N/A   ; 341.18 MHz ( period = 2.931 ns )               ; core_dual:inst4|core:inst|ocw2[6]   ; core_dual:inst4|core:inst|pri[1]    ; A0         ; A0       ; None                        ; None                      ; 4.460 ns                ;
; N/A   ; 344.12 MHz ( period = 2.906 ns )               ; core_dual:inst4|core:inst|icw4[1]   ; core_dual:inst4|core:inst|pri[1]    ; A0         ; A0       ; None                        ; None                      ; 4.948 ns                ;
; N/A   ; 366.84 MHz ( period = 2.726 ns )               ; core_dual:inst4|core:inst|ocw2[2]   ; core_dual:inst4|core:inst|pri[0]    ; A0         ; A0       ; None                        ; None                      ; 4.031 ns                ;
; N/A   ; 370.51 MHz ( period = 2.699 ns )               ; core_dual:inst4|core:inst|ocw2[1]   ; core_dual:inst4|core:inst|pri[1]    ; A0         ; A0       ; None                        ; None                      ; 4.398 ns                ;
; N/A   ; 389.71 MHz ( period = 2.566 ns )               ; core_dual:inst4|core:inst|ocw2[0]   ; core_dual:inst4|core:inst|pri[1]    ; A0         ; A0       ; None                        ; None                      ; 3.752 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; core_dual:inst4|core:inst|ocw2[2]   ; core_dual:inst4|core:inst|pri[1]    ; A0         ; A0       ; None                        ; None                      ; 3.897 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; core_dual:inst4|core:inst|state.101 ; core_dual:inst4|core:inst|state.101 ; A0         ; A0       ; None                        ; None                      ; 1.982 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; core_dual:inst4|core:inst|state.101 ; core_dual:inst4|core:inst|state.010 ; A0         ; A0       ; None                        ; None                      ; 1.783 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; core_dual:inst4|core:inst|state.100 ; core_dual:inst4|core:inst|state.101 ; A0         ; A0       ; None                        ; None                      ; 1.878 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; core_dual:inst4|core:inst|state.101 ; core_dual:inst4|core:inst|state.001 ; A0         ; A0       ; None                        ; None                      ; 1.687 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; core_dual:inst4|core:inst|state.001 ; core_dual:inst4|core:inst|state.010 ; A0         ; A0       ; None                        ; None                      ; 1.711 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; core_dual:inst4|core:inst|state.010 ; core_dual:inst4|core:inst|state.101 ; A0         ; A0       ; None                        ; None                      ; 1.767 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; core_dual:inst4|core:inst|state.010 ; core_dual:inst4|core:inst|state.011 ; A0         ; A0       ; None                        ; None                      ; 1.733 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; core_dual:inst4|core:inst|state.010 ; core_dual:inst4|core:inst|state.100 ; A0         ; A0       ; None                        ; None                      ; 1.660 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; core_dual:inst4|core:inst|state.010 ; core_dual:inst4|core:inst|state.010 ; A0         ; A0       ; None                        ; None                      ; 1.392 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; core_dual:inst4|core:inst|state.011 ; core_dual:inst4|core:inst|state.100 ; A0         ; A0       ; None                        ; None                      ; 1.086 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; core_dual:inst4|core:inst|state.011 ; core_dual:inst4|core:inst|state.101 ; A0         ; A0       ; None                        ; None                      ; 1.072 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; core_dual:inst4|core:inst|edge1[0]  ; core_dual:inst4|core:inst|edge1[1]  ; A0         ; A0       ; None                        ; None                      ; 0.821 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; core_dual:inst4|core:inst|edge1[1]  ; core_dual:inst4|core:inst|edge1[1]  ; A0         ; A0       ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; core_dual:inst4|core:inst|edge1[0]  ; core_dual:inst4|core:inst|edge1[0]  ; A0         ; A0       ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; core_dual:inst4|core:inst|state.011 ; core_dual:inst4|core:inst|state.011 ; A0         ; A0       ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; core_dual:inst4|core:inst|state.100 ; core_dual:inst4|core:inst|state.100 ; A0         ; A0       ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; core_dual:inst4|core:inst|state.001 ; core_dual:inst4|core:inst|state.001 ; A0         ; A0       ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; core_dual:inst4|core:inst|write2    ; core_dual:inst4|core:inst|state.010 ; A0         ; A0       ; None                        ; None                      ; 1.729 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; core_dual:inst4|core:inst|write2    ; core_dual:inst4|core:inst|state.001 ; A0         ; A0       ; None                        ; None                      ; 1.713 ns                ;
+-------+------------------------------------------------+-------------------------------------+-------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'INTA'                                                                                                                                                                                                                      ;
+-------+------------------------------------------------+----------------------------------+----------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                             ; To                               ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------------------------+----------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 60.72 MHz ( period = 16.470 ns )               ; core_dual:inst4|core:inst|pri[0] ; pr:inst|position.00000000_4351   ; INTA       ; INTA     ; None                        ; None                      ; 2.408 ns                ;
; N/A   ; 60.76 MHz ( period = 16.458 ns )               ; core_dual:inst4|core:inst|pri[1] ; pr:inst|position.00000000_4351   ; INTA       ; INTA     ; None                        ; None                      ; 2.395 ns                ;
; N/A   ; 61.32 MHz ( period = 16.308 ns )               ; core_dual:inst4|core:inst|pri[0] ; pr:inst|position.00000011_3934   ; INTA       ; INTA     ; None                        ; None                      ; 2.232 ns                ;
; N/A   ; 61.69 MHz ( period = 16.210 ns )               ; core_dual:inst4|core:inst|pri[0] ; pr:inst|position.00000001_4212   ; INTA       ; INTA     ; None                        ; None                      ; 2.599 ns                ;
; N/A   ; 62.02 MHz ( period = 16.125 ns )               ; core_dual:inst4|core:inst|pri[1] ; pr:inst|position.00000110_3517   ; INTA       ; INTA     ; None                        ; None                      ; 2.686 ns                ;
; N/A   ; 62.43 MHz ( period = 16.017 ns )               ; core_dual:inst4|core:inst|pri[0] ; pr:inst|position.00000100_3795   ; INTA       ; INTA     ; None                        ; None                      ; 2.201 ns                ;
; N/A   ; 62.44 MHz ( period = 16.016 ns )               ; core_dual:inst4|core:inst|pri[1] ; pr:inst|position.00000001_4212   ; INTA       ; INTA     ; None                        ; None                      ; 2.404 ns                ;
; N/A   ; 62.45 MHz ( period = 16.012 ns )               ; core_dual:inst4|core:inst|pri[1] ; pr:inst|position.00000011_3934   ; INTA       ; INTA     ; None                        ; None                      ; 1.935 ns                ;
; N/A   ; 62.52 MHz ( period = 15.995 ns )               ; core_dual:inst4|core:inst|pri[0] ; pr:inst|position.00000110_3517   ; INTA       ; INTA     ; None                        ; None                      ; 2.557 ns                ;
; N/A   ; 62.52 MHz ( period = 15.994 ns )               ; core_dual:inst4|core:inst|pri[1] ; pr:inst|position.00000010_4073   ; INTA       ; INTA     ; None                        ; None                      ; 2.391 ns                ;
; N/A   ; 62.60 MHz ( period = 15.974 ns )               ; core_dual:inst4|core:inst|pri[0] ; pr:inst|position.00000111_3378   ; INTA       ; INTA     ; None                        ; None                      ; 2.371 ns                ;
; N/A   ; 62.61 MHz ( period = 15.971 ns )               ; core_dual:inst4|core:inst|pri[0] ; pr:inst|position.00000010_4073   ; INTA       ; INTA     ; None                        ; None                      ; 2.369 ns                ;
; N/A   ; 63.05 MHz ( period = 15.861 ns )               ; core_dual:inst4|core:inst|pri[1] ; pr:inst|position.00000100_3795   ; INTA       ; INTA     ; None                        ; None                      ; 2.044 ns                ;
; N/A   ; 63.12 MHz ( period = 15.843 ns )               ; core_dual:inst4|core:inst|pri[1] ; pr:inst|position.00000111_3378   ; INTA       ; INTA     ; None                        ; None                      ; 2.239 ns                ;
; N/A   ; 63.20 MHz ( period = 15.823 ns )               ; core_dual:inst4|core:inst|pri[1] ; pr:inst|position.00000101_3656   ; INTA       ; INTA     ; None                        ; None                      ; 2.238 ns                ;
; N/A   ; 63.36 MHz ( period = 15.783 ns )               ; core_dual:inst4|core:inst|pri[2] ; pr:inst|position.00000000_4351   ; INTA       ; INTA     ; None                        ; None                      ; 2.012 ns                ;
; N/A   ; 63.66 MHz ( period = 15.709 ns )               ; core_dual:inst4|core:inst|pri[2] ; pr:inst|position.00000001_4212   ; INTA       ; INTA     ; None                        ; None                      ; 2.389 ns                ;
; N/A   ; 63.69 MHz ( period = 15.702 ns )               ; core_dual:inst4|core:inst|pri[0] ; pr:inst|position.00000101_3656   ; INTA       ; INTA     ; None                        ; None                      ; 2.118 ns                ;
; N/A   ; 64.54 MHz ( period = 15.494 ns )               ; core_dual:inst4|core:inst|pri[2] ; pr:inst|position.00000101_3656   ; INTA       ; INTA     ; None                        ; None                      ; 2.201 ns                ;
; N/A   ; 64.98 MHz ( period = 15.390 ns )               ; core_dual:inst4|core:inst|pri[2] ; pr:inst|position.00000011_3934   ; INTA       ; INTA     ; None                        ; None                      ; 1.605 ns                ;
; N/A   ; 65.69 MHz ( period = 15.223 ns )               ; core_dual:inst4|core:inst|pri[2] ; pr:inst|position.00000100_3795   ; INTA       ; INTA     ; None                        ; None                      ; 1.698 ns                ;
; N/A   ; 65.74 MHz ( period = 15.212 ns )               ; core_dual:inst4|core:inst|pri[2] ; pr:inst|position.00000110_3517   ; INTA       ; INTA     ; None                        ; None                      ; 2.065 ns                ;
; N/A   ; 66.98 MHz ( period = 14.929 ns )               ; core_dual:inst4|core:inst|pri[2] ; pr:inst|position.00000111_3378   ; INTA       ; INTA     ; None                        ; None                      ; 1.617 ns                ;
; N/A   ; 66.99 MHz ( period = 14.928 ns )               ; core_dual:inst4|core:inst|pri[2] ; pr:inst|position.00000010_4073   ; INTA       ; INTA     ; None                        ; None                      ; 1.617 ns                ;
; N/A   ; 141.76 MHz ( period = 7.054 ns )               ; irr_a:inst8|irr:inst|irrreg[4]   ; pr:inst|position.00000110_3517   ; INTA       ; INTA     ; None                        ; None                      ; 5.336 ns                ;
; N/A   ; 144.80 MHz ( period = 6.906 ns )               ; irr_a:inst8|irr:inst|irrreg[5]   ; pr:inst|position.00000011_3934   ; INTA       ; INTA     ; None                        ; None                      ; 4.756 ns                ;
; N/A   ; 145.22 MHz ( period = 6.886 ns )               ; irr_a:inst8|irr:inst|irrreg[2]   ; pr:inst|position.00000011_3934   ; INTA       ; INTA     ; None                        ; None                      ; 4.613 ns                ;
; N/A   ; 149.25 MHz ( period = 6.700 ns )               ; irr_a:inst8|irr:inst|irrreg[6]   ; pr:inst|position.00000011_3934   ; INTA       ; INTA     ; None                        ; None                      ; 4.843 ns                ;
; N/A   ; 150.29 MHz ( period = 6.654 ns )               ; irr_a:inst8|irr:inst|irrreg[0]   ; pr:inst|position.00000011_3934   ; INTA       ; INTA     ; None                        ; None                      ; 4.645 ns                ;
; N/A   ; 154.70 MHz ( period = 6.464 ns )               ; irr_a:inst8|irr:inst|irrreg[1]   ; pr:inst|position.00000011_3934   ; INTA       ; INTA     ; None                        ; None                      ; 4.552 ns                ;
; N/A   ; 156.79 MHz ( period = 6.378 ns )               ; irr_a:inst8|irr:inst|irrreg[3]   ; pr:inst|position.00000111_3378   ; INTA       ; INTA     ; None                        ; None                      ; 4.832 ns                ;
; N/A   ; 159.74 MHz ( period = 6.260 ns )               ; irr_a:inst8|irr:inst|irrreg[5]   ; pr:inst|position.00000001_4212   ; INTA       ; INTA     ; None                        ; None                      ; 4.898 ns                ;
; N/A   ; 161.13 MHz ( period = 6.206 ns )               ; irr_a:inst8|irr:inst|irrreg[0]   ; pr:inst|position.00000101_3656   ; INTA       ; INTA     ; None                        ; None                      ; 4.913 ns                ;
; N/A   ; 163.19 MHz ( period = 6.128 ns )               ; irr_a:inst8|irr:inst|irrreg[4]   ; pr:inst|position.00000101_3656   ; INTA       ; INTA     ; None                        ; None                      ; 4.727 ns                ;
; N/A   ; 164.47 MHz ( period = 6.080 ns )               ; irr_a:inst8|irr:inst|irrreg[6]   ; pr:inst|position.00000111_3378   ; INTA       ; INTA     ; None                        ; None                      ; 5.006 ns                ;
; N/A   ; 165.18 MHz ( period = 6.054 ns )               ; irr_a:inst8|irr:inst|irrreg[6]   ; pr:inst|position.00000001_4212   ; INTA       ; INTA     ; None                        ; None                      ; 4.985 ns                ;
; N/A   ; 167.11 MHz ( period = 5.984 ns )               ; irr_a:inst8|irr:inst|irrreg[5]   ; pr:inst|position.00000000_4351   ; INTA       ; INTA     ; None                        ; None                      ; 4.309 ns                ;
; N/A   ; 170.24 MHz ( period = 5.874 ns )               ; irr_a:inst8|irr:inst|irrreg[4]   ; pr:inst|position.00000100_3795   ; INTA       ; INTA     ; None                        ; None                      ; 4.368 ns                ;
; N/A   ; 170.42 MHz ( period = 5.868 ns )               ; irr_a:inst8|irr:inst|irrreg[7]   ; pr:inst|position.00000011_3934   ; INTA       ; INTA     ; None                        ; None                      ; 4.740 ns                ;
; N/A   ; 170.53 MHz ( period = 5.864 ns )               ; irr_a:inst8|irr:inst|irrreg[3]   ; pr:inst|position.00000011_3934   ; INTA       ; INTA     ; None                        ; None                      ; 4.102 ns                ;
; N/A   ; 171.70 MHz ( period = 5.824 ns )               ; irr_a:inst8|irr:inst|irrreg[2]   ; pr:inst|position.00000101_3656   ; INTA       ; INTA     ; None                        ; None                      ; 4.574 ns                ;
; N/A   ; 172.47 MHz ( period = 5.798 ns )               ; irr_a:inst8|irr:inst|irrreg[4]   ; pr:inst|position.00000011_3934   ; INTA       ; INTA     ; None                        ; None                      ; 4.070 ns                ;
; N/A   ; 173.07 MHz ( period = 5.778 ns )               ; irr_a:inst8|irr:inst|irrreg[6]   ; pr:inst|position.00000000_4351   ; INTA       ; INTA     ; None                        ; None                      ; 4.396 ns                ;
; N/A   ; 175.62 MHz ( period = 5.694 ns )               ; irr_a:inst8|irr:inst|irrreg[2]   ; pr:inst|position.00000000_4351   ; INTA       ; INTA     ; None                        ; None                      ; 4.031 ns                ;
; N/A   ; 176.93 MHz ( period = 5.652 ns )               ; irr_a:inst8|irr:inst|irrreg[0]   ; pr:inst|position.00000000_4351   ; INTA       ; INTA     ; None                        ; None                      ; 4.158 ns                ;
; N/A   ; 178.89 MHz ( period = 5.590 ns )               ; irr_a:inst8|irr:inst|irrreg[4]   ; pr:inst|position.00000000_4351   ; INTA       ; INTA     ; None                        ; None                      ; 3.980 ns                ;
; N/A   ; 179.73 MHz ( period = 5.564 ns )               ; irr_a:inst8|irr:inst|irrreg[4]   ; pr:inst|position.00000111_3378   ; INTA       ; INTA     ; None                        ; None                      ; 4.426 ns                ;
; N/A   ; 180.44 MHz ( period = 5.542 ns )               ; irr_a:inst8|irr:inst|irrreg[3]   ; pr:inst|position.00000001_4212   ; INTA       ; INTA     ; None                        ; None                      ; 4.406 ns                ;
; N/A   ; 183.89 MHz ( period = 5.438 ns )               ; irr_a:inst8|irr:inst|irrreg[1]   ; pr:inst|position.00000101_3656   ; INTA       ; INTA     ; None                        ; None                      ; 4.531 ns                ;
; N/A   ; 184.57 MHz ( period = 5.418 ns )               ; irr_a:inst8|irr:inst|irrreg[1]   ; pr:inst|position.00000000_4351   ; INTA       ; INTA     ; None                        ; None                      ; 4.043 ns                ;
; N/A   ; 186.22 MHz ( period = 5.370 ns )               ; irr_a:inst8|irr:inst|irrreg[3]   ; pr:inst|position.00000000_4351   ; INTA       ; INTA     ; None                        ; None                      ; 3.869 ns                ;
; N/A   ; 188.25 MHz ( period = 5.312 ns )               ; irr_a:inst8|irr:inst|irrreg[0]   ; pr:inst|position.00000001_4212   ; INTA       ; INTA     ; None                        ; None                      ; 4.439 ns                ;
; N/A   ; 188.61 MHz ( period = 5.302 ns )               ; pr:inst|position.00000011_3934   ; core_dual:inst4|core:inst|pri[2] ; INTA       ; INTA     ; None                        ; None                      ; 7.137 ns                ;
; N/A   ; 189.39 MHz ( period = 5.280 ns )               ; irr_a:inst8|irr:inst|irrreg[5]   ; pr:inst|position.00000101_3656   ; INTA       ; INTA     ; None                        ; None                      ; 4.435 ns                ;
; N/A   ; 190.69 MHz ( period = 5.244 ns )               ; irr_a:inst8|irr:inst|irrreg[7]   ; pr:inst|position.00000111_3378   ; INTA       ; INTA     ; None                        ; None                      ; 4.901 ns                ;
; N/A   ; 191.50 MHz ( period = 5.222 ns )               ; irr_a:inst8|irr:inst|irrreg[7]   ; pr:inst|position.00000001_4212   ; INTA       ; INTA     ; None                        ; None                      ; 4.882 ns                ;
; N/A   ; 191.83 MHz ( period = 5.213 ns )               ; pr:inst|position.00000111_3378   ; core_dual:inst4|core:inst|pri[2] ; INTA       ; INTA     ; None                        ; None                      ; 6.955 ns                ;
; N/A   ; 192.75 MHz ( period = 5.188 ns )               ; irr_a:inst8|irr:inst|irrreg[1]   ; pr:inst|position.00000001_4212   ; INTA       ; INTA     ; None                        ; None                      ; 4.379 ns                ;
; N/A   ; 194.10 MHz ( period = 5.152 ns )               ; irr_a:inst8|irr:inst|irrreg[4]   ; pr:inst|position.00000001_4212   ; INTA       ; INTA     ; None                        ; None                      ; 4.212 ns                ;
; N/A   ; 194.14 MHz ( period = 5.151 ns )               ; pr:inst|position.00000101_3656   ; core_dual:inst4|core:inst|pri[2] ; INTA       ; INTA     ; None                        ; None                      ; 6.993 ns                ;
; N/A   ; 194.63 MHz ( period = 5.138 ns )               ; irr_a:inst8|irr:inst|irrreg[2]   ; pr:inst|position.00000111_3378   ; INTA       ; INTA     ; None                        ; None                      ; 4.212 ns                ;
; N/A   ; 195.01 MHz ( period = 5.128 ns )               ; irr_a:inst8|irr:inst|irrreg[5]   ; pr:inst|position.00000110_3517   ; INTA       ; INTA     ; None                        ; None                      ; 4.505 ns                ;
; N/A   ; 195.01 MHz ( period = 5.128 ns )               ; irr_a:inst8|irr:inst|irrreg[3]   ; pr:inst|position.00000100_3795   ; INTA       ; INTA     ; None                        ; None                      ; 3.994 ns                ;
; N/A   ; 198.02 MHz ( period = 5.050 ns )               ; irr_a:inst8|irr:inst|irrreg[6]   ; pr:inst|position.00000100_3795   ; INTA       ; INTA     ; None                        ; None                      ; 4.278 ns                ;
; N/A   ; 198.41 MHz ( period = 5.040 ns )               ; pr:inst|position.00000110_3517   ; core_dual:inst4|core:inst|pri[2] ; INTA       ; INTA     ; None                        ; None                      ; 6.642 ns                ;
; N/A   ; 200.64 MHz ( period = 4.984 ns )               ; irr_a:inst8|irr:inst|irrreg[6]   ; pr:inst|position.00000110_3517   ; INTA       ; INTA     ; None                        ; None                      ; 4.623 ns                ;
; N/A   ; 200.72 MHz ( period = 4.982 ns )               ; irr_a:inst8|irr:inst|irrreg[5]   ; pr:inst|position.00000010_4073   ; INTA       ; INTA     ; None                        ; None                      ; 4.268 ns                ;
; N/A   ; 202.18 MHz ( period = 4.946 ns )               ; irr_a:inst8|irr:inst|irrreg[7]   ; pr:inst|position.00000000_4351   ; INTA       ; INTA     ; None                        ; None                      ; 4.293 ns                ;
; N/A   ; 202.27 MHz ( period = 4.944 ns )               ; irr_a:inst8|irr:inst|irrreg[2]   ; pr:inst|position.00000100_3795   ; INTA       ; INTA     ; None                        ; None                      ; 3.902 ns                ;
; N/A   ; 204.50 MHz ( period = 4.890 ns )               ; pr:inst|position.00000010_4073   ; core_dual:inst4|core:inst|pri[2] ; INTA       ; INTA     ; None                        ; None                      ; 6.629 ns                ;
; N/A   ; 209.29 MHz ( period = 4.778 ns )               ; irr_a:inst8|irr:inst|irrreg[5]   ; pr:inst|position.00000111_3378   ; INTA       ; INTA     ; None                        ; None                      ; 4.165 ns                ;
; N/A   ; 212.45 MHz ( period = 4.707 ns )               ; pr:inst|position.00000001_4212   ; core_dual:inst4|core:inst|pri[2] ; INTA       ; INTA     ; None                        ; None                      ; 6.580 ns                ;
; N/A   ; 212.77 MHz ( period = 4.700 ns )               ; irr_a:inst8|irr:inst|irrreg[2]   ; pr:inst|position.00000010_4073   ; INTA       ; INTA     ; None                        ; None                      ; 3.994 ns                ;
; N/A   ; 215.70 MHz ( period = 4.636 ns )               ; irr_a:inst8|irr:inst|irrreg[0]   ; pr:inst|position.00000010_4073   ; INTA       ; INTA     ; None                        ; None                      ; 4.110 ns                ;
; N/A   ; 215.98 MHz ( period = 4.630 ns )               ; irr_a:inst8|irr:inst|irrreg[5]   ; pr:inst|position.00000100_3795   ; INTA       ; INTA     ; None                        ; None                      ; 3.878 ns                ;
; N/A   ; 217.34 MHz ( period = 4.601 ns )               ; pr:inst|position.00000100_3795   ; core_dual:inst4|core:inst|pri[2] ; INTA       ; INTA     ; None                        ; None                      ; 6.683 ns                ;
; N/A   ; 218.15 MHz ( period = 4.584 ns )               ; irr_a:inst8|irr:inst|irrreg[2]   ; pr:inst|position.00000110_3517   ; INTA       ; INTA     ; None                        ; None                      ; 4.100 ns                ;
; N/A   ; 218.72 MHz ( period = 4.572 ns )               ; irr_a:inst8|irr:inst|irrreg[6]   ; pr:inst|position.00000101_3656   ; INTA       ; INTA     ; None                        ; None                      ; 4.271 ns                ;
; N/A   ; 220.17 MHz ( period = 4.542 ns )               ; irr_a:inst8|irr:inst|irrreg[3]   ; pr:inst|position.00000101_3656   ; INTA       ; INTA     ; None                        ; None                      ; 3.933 ns                ;
; N/A   ; 221.63 MHz ( period = 4.512 ns )               ; irr_a:inst8|irr:inst|irrreg[6]   ; pr:inst|position.00000010_4073   ; INTA       ; INTA     ; None                        ; None                      ; 4.223 ns                ;
; N/A   ; 227.17 MHz ( period = 4.402 ns )               ; irr_a:inst8|irr:inst|irrreg[1]   ; pr:inst|position.00000010_4073   ; INTA       ; INTA     ; None                        ; None                      ; 3.995 ns                ;
; N/A   ; 228.52 MHz ( period = 4.376 ns )               ; irr_a:inst8|irr:inst|irrreg[0]   ; pr:inst|position.00000111_3378   ; INTA       ; INTA     ; None                        ; None                      ; 3.979 ns                ;
; N/A   ; 232.56 MHz ( period = 4.300 ns )               ; pr:inst|position.00000011_3934   ; core_dual:inst4|core:inst|pri[0] ; INTA       ; INTA     ; None                        ; None                      ; 5.901 ns                ;
; N/A   ; 232.67 MHz ( period = 4.298 ns )               ; irr_a:inst8|irr:inst|irrreg[0]   ; pr:inst|position.00000100_3795   ; INTA       ; INTA     ; None                        ; None                      ; 3.727 ns                ;
; N/A   ; 232.88 MHz ( period = 4.294 ns )               ; irr_a:inst8|irr:inst|irrreg[4]   ; pr:inst|position.00000010_4073   ; INTA       ; INTA     ; None                        ; None                      ; 3.792 ns                ;
; N/A   ; 237.08 MHz ( period = 4.218 ns )               ; irr_a:inst8|irr:inst|irrreg[7]   ; pr:inst|position.00000100_3795   ; INTA       ; INTA     ; None                        ; None                      ; 4.175 ns                ;
; N/A   ; 237.47 MHz ( period = 4.211 ns )               ; pr:inst|position.00000111_3378   ; core_dual:inst4|core:inst|pri[0] ; INTA       ; INTA     ; None                        ; None                      ; 5.719 ns                ;
; N/A   ; 241.02 MHz ( period = 4.149 ns )               ; pr:inst|position.00000101_3656   ; core_dual:inst4|core:inst|pri[0] ; INTA       ; INTA     ; None                        ; None                      ; 5.757 ns                ;
; N/A   ; 241.78 MHz ( period = 4.136 ns )               ; irr_a:inst8|irr:inst|irrreg[1]   ; pr:inst|position.00000111_3378   ; INTA       ; INTA     ; None                        ; None                      ; 3.861 ns                ;
; N/A   ; 245.34 MHz ( period = 4.076 ns )               ; irr_a:inst8|irr:inst|irrreg[3]   ; pr:inst|position.00000110_3517   ; INTA       ; INTA     ; None                        ; None                      ; 3.846 ns                ;
; N/A   ; 246.06 MHz ( period = 4.064 ns )               ; irr_a:inst8|irr:inst|irrreg[1]   ; pr:inst|position.00000100_3795   ; INTA       ; INTA     ; None                        ; None                      ; 3.612 ns                ;
; N/A   ; 247.65 MHz ( period = 4.038 ns )               ; pr:inst|position.00000110_3517   ; core_dual:inst4|core:inst|pri[0] ; INTA       ; INTA     ; None                        ; None                      ; 5.406 ns                ;
; N/A   ; 251.76 MHz ( period = 3.972 ns )               ; irr_a:inst8|irr:inst|irrreg[2]   ; pr:inst|position.00000001_4212   ; INTA       ; INTA     ; None                        ; None                      ; 3.621 ns                ;
; N/A   ; 257.20 MHz ( period = 3.888 ns )               ; pr:inst|position.00000010_4073   ; core_dual:inst4|core:inst|pri[0] ; INTA       ; INTA     ; None                        ; None                      ; 5.393 ns                ;
; N/A   ; 261.78 MHz ( period = 3.820 ns )               ; irr_a:inst8|irr:inst|irrreg[0]   ; pr:inst|position.00000110_3517   ; INTA       ; INTA     ; None                        ; None                      ; 3.866 ns                ;
; N/A   ; 263.44 MHz ( period = 3.796 ns )               ; irr_a:inst8|irr:inst|irrreg[3]   ; pr:inst|position.00000010_4073   ; INTA       ; INTA     ; None                        ; None                      ; 3.542 ns                ;
; N/A   ; 267.38 MHz ( period = 3.740 ns )               ; irr_a:inst8|irr:inst|irrreg[7]   ; pr:inst|position.00000101_3656   ; INTA       ; INTA     ; None                        ; None                      ; 4.168 ns                ;
; N/A   ; 269.91 MHz ( period = 3.705 ns )               ; pr:inst|position.00000001_4212   ; core_dual:inst4|core:inst|pri[0] ; INTA       ; INTA     ; None                        ; None                      ; 5.344 ns                ;
; N/A   ; 273.67 MHz ( period = 3.654 ns )               ; pr:inst|position.00000011_3934   ; core_dual:inst4|core:inst|pri[1] ; INTA       ; INTA     ; None                        ; None                      ; 5.643 ns                ;
; N/A   ; 275.63 MHz ( period = 3.628 ns )               ; irr_a:inst8|irr:inst|irrreg[1]   ; pr:inst|position.00000110_3517   ; INTA       ; INTA     ; None                        ; None                      ; 3.772 ns                ;
; N/A   ; 276.85 MHz ( period = 3.612 ns )               ; irr_a:inst8|irr:inst|irrreg[7]   ; pr:inst|position.00000010_4073   ; INTA       ; INTA     ; None                        ; None                      ; 4.086 ns                ;
; N/A   ; 277.85 MHz ( period = 3.599 ns )               ; pr:inst|position.00000100_3795   ; core_dual:inst4|core:inst|pri[0] ; INTA       ; INTA     ; None                        ; None                      ; 5.447 ns                ;
; N/A   ; 280.50 MHz ( period = 3.565 ns )               ; pr:inst|position.00000111_3378   ; core_dual:inst4|core:inst|pri[1] ; INTA       ; INTA     ; None                        ; None                      ; 5.461 ns                ;
; N/A   ; 285.47 MHz ( period = 3.503 ns )               ; pr:inst|position.00000101_3656   ; core_dual:inst4|core:inst|pri[1] ; INTA       ; INTA     ; None                        ; None                      ; 5.499 ns                ;
; N/A   ; 294.81 MHz ( period = 3.392 ns )               ; pr:inst|position.00000110_3517   ; core_dual:inst4|core:inst|pri[1] ; INTA       ; INTA     ; None                        ; None                      ; 5.148 ns                ;
; N/A   ; 308.45 MHz ( period = 3.242 ns )               ; pr:inst|position.00000010_4073   ; core_dual:inst4|core:inst|pri[1] ; INTA       ; INTA     ; None                        ; None                      ; 5.135 ns                ;
; N/A   ; 336.81 MHz ( period = 2.969 ns )               ; pr:inst|position.00000001_4212   ; core_dual:inst4|core:inst|pri[1] ; INTA       ; INTA     ; None                        ; None                      ; 4.996 ns                ;
; N/A   ; 338.64 MHz ( period = 2.953 ns )               ; pr:inst|position.00000100_3795   ; core_dual:inst4|core:inst|pri[1] ; INTA       ; INTA     ; None                        ; None                      ; 5.189 ns                ;
; N/A   ; 340.37 MHz ( period = 2.938 ns )               ; irr_a:inst8|irr:inst|irrreg[7]   ; pr:inst|position.00000110_3517   ; INTA       ; INTA     ; None                        ; None                      ; 3.913 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; core_dual:inst4|core:inst|flag2  ; core_dual:inst4|core:inst|flag2  ; INTA       ; INTA     ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; core_dual:inst4|core:inst|flag1  ; core_dual:inst4|core:inst|flag1  ; INTA       ; INTA     ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; core_dual:inst4|core:inst|flag2  ; core_dual:inst4|core:inst|pri[2] ; INTA       ; INTA     ; None                        ; None                      ; 7.006 ns                ;
+-------+------------------------------------------------+----------------------------------+----------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'in[4]'                                                                                                                                                                                                                      ;
+-------+------------------------------------------------+-----------------------------------+----------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                              ; To                               ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------------------------+----------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 270.27 MHz ( period = 3.700 ns )               ; core_dual:inst4|core:inst|ocw2[5] ; core_dual:inst4|core:inst|pri[2] ; in[4]      ; in[4]    ; None                        ; None                      ; 6.187 ns                ;
; N/A   ; 281.14 MHz ( period = 3.557 ns )               ; core_dual:inst4|core:inst|ocw2[6] ; core_dual:inst4|core:inst|pri[2] ; in[4]      ; in[4]    ; None                        ; None                      ; 6.044 ns                ;
; N/A   ; 318.17 MHz ( period = 3.143 ns )               ; core_dual:inst4|core:inst|ocw2[0] ; core_dual:inst4|core:inst|pri[2] ; in[4]      ; in[4]    ; None                        ; None                      ; 5.287 ns                ;
; N/A   ; 369.82 MHz ( period = 2.704 ns )               ; core_dual:inst4|core:inst|ocw2[1] ; core_dual:inst4|core:inst|pri[2] ; in[4]      ; in[4]    ; None                        ; None                      ; 5.361 ns                ;
; N/A   ; 370.64 MHz ( period = 2.698 ns )               ; core_dual:inst4|core:inst|ocw2[5] ; core_dual:inst4|core:inst|pri[0] ; in[4]      ; in[4]    ; None                        ; None                      ; 4.951 ns                ;
; N/A   ; 382.26 MHz ( period = 2.616 ns )               ; core_dual:inst4|core:inst|ocw2[2] ; core_dual:inst4|core:inst|pri[2] ; in[4]      ; in[4]    ; None                        ; None                      ; 5.267 ns                ;
; N/A   ; 391.39 MHz ( period = 2.555 ns )               ; core_dual:inst4|core:inst|ocw2[6] ; core_dual:inst4|core:inst|pri[0] ; in[4]      ; in[4]    ; None                        ; None                      ; 4.808 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; core_dual:inst4|core:inst|ocw2[0] ; core_dual:inst4|core:inst|pri[0] ; in[4]      ; in[4]    ; None                        ; None                      ; 4.051 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; core_dual:inst4|core:inst|ocw2[1] ; core_dual:inst4|core:inst|pri[0] ; in[4]      ; in[4]    ; None                        ; None                      ; 4.556 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; core_dual:inst4|core:inst|ocw2[5] ; core_dual:inst4|core:inst|pri[1] ; in[4]      ; in[4]    ; None                        ; None                      ; 4.603 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; core_dual:inst4|core:inst|ocw2[6] ; core_dual:inst4|core:inst|pri[1] ; in[4]      ; in[4]    ; None                        ; None                      ; 4.460 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; core_dual:inst4|core:inst|ocw2[2] ; core_dual:inst4|core:inst|pri[0] ; in[4]      ; in[4]    ; None                        ; None                      ; 4.031 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; core_dual:inst4|core:inst|ocw2[1] ; core_dual:inst4|core:inst|pri[1] ; in[4]      ; in[4]    ; None                        ; None                      ; 4.398 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; core_dual:inst4|core:inst|ocw2[0] ; core_dual:inst4|core:inst|pri[1] ; in[4]      ; in[4]    ; None                        ; None                      ; 3.752 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; core_dual:inst4|core:inst|ocw2[2] ; core_dual:inst4|core:inst|pri[1] ; in[4]      ; in[4]    ; None                        ; None                      ; 3.897 ns                ;
+-------+------------------------------------------------+-----------------------------------+----------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'en'                                                                                                                                                                                                                         ;
+-------+------------------------------------------------+-----------------------------------+----------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                              ; To                               ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------------------------+----------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 270.27 MHz ( period = 3.700 ns )               ; core_dual:inst4|core:inst|ocw2[5] ; core_dual:inst4|core:inst|pri[2] ; en         ; en       ; None                        ; None                      ; 6.187 ns                ;
; N/A   ; 281.14 MHz ( period = 3.557 ns )               ; core_dual:inst4|core:inst|ocw2[6] ; core_dual:inst4|core:inst|pri[2] ; en         ; en       ; None                        ; None                      ; 6.044 ns                ;
; N/A   ; 318.17 MHz ( period = 3.143 ns )               ; core_dual:inst4|core:inst|ocw2[0] ; core_dual:inst4|core:inst|pri[2] ; en         ; en       ; None                        ; None                      ; 5.287 ns                ;
; N/A   ; 369.82 MHz ( period = 2.704 ns )               ; core_dual:inst4|core:inst|ocw2[1] ; core_dual:inst4|core:inst|pri[2] ; en         ; en       ; None                        ; None                      ; 5.361 ns                ;
; N/A   ; 370.64 MHz ( period = 2.698 ns )               ; core_dual:inst4|core:inst|ocw2[5] ; core_dual:inst4|core:inst|pri[0] ; en         ; en       ; None                        ; None                      ; 4.951 ns                ;
; N/A   ; 382.26 MHz ( period = 2.616 ns )               ; core_dual:inst4|core:inst|ocw2[2] ; core_dual:inst4|core:inst|pri[2] ; en         ; en       ; None                        ; None                      ; 5.267 ns                ;
; N/A   ; 391.39 MHz ( period = 2.555 ns )               ; core_dual:inst4|core:inst|ocw2[6] ; core_dual:inst4|core:inst|pri[0] ; en         ; en       ; None                        ; None                      ; 4.808 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; core_dual:inst4|core:inst|ocw2[0] ; core_dual:inst4|core:inst|pri[0] ; en         ; en       ; None                        ; None                      ; 4.051 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; core_dual:inst4|core:inst|ocw2[1] ; core_dual:inst4|core:inst|pri[0] ; en         ; en       ; None                        ; None                      ; 4.556 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; core_dual:inst4|core:inst|ocw2[5] ; core_dual:inst4|core:inst|pri[1] ; en         ; en       ; None                        ; None                      ; 4.603 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; core_dual:inst4|core:inst|ocw2[6] ; core_dual:inst4|core:inst|pri[1] ; en         ; en       ; None                        ; None                      ; 4.460 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; core_dual:inst4|core:inst|ocw2[2] ; core_dual:inst4|core:inst|pri[0] ; en         ; en       ; None                        ; None                      ; 4.031 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; core_dual:inst4|core:inst|ocw2[1] ; core_dual:inst4|core:inst|pri[1] ; en         ; en       ; None                        ; None                      ; 4.398 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; core_dual:inst4|core:inst|ocw2[0] ; core_dual:inst4|core:inst|pri[1] ; en         ; en       ; None                        ; None                      ; 3.752 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; core_dual:inst4|core:inst|ocw2[2] ; core_dual:inst4|core:inst|pri[1] ; en         ; en       ; None                        ; None                      ; 3.897 ns                ;
+-------+------------------------------------------------+-----------------------------------+----------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'in[3]'                                                                                                                                                                                                                      ;
+-------+------------------------------------------------+-----------------------------------+----------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                              ; To                               ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------------------------+----------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 270.27 MHz ( period = 3.700 ns )               ; core_dual:inst4|core:inst|ocw2[5] ; core_dual:inst4|core:inst|pri[2] ; in[3]      ; in[3]    ; None                        ; None                      ; 6.187 ns                ;
; N/A   ; 281.14 MHz ( period = 3.557 ns )               ; core_dual:inst4|core:inst|ocw2[6] ; core_dual:inst4|core:inst|pri[2] ; in[3]      ; in[3]    ; None                        ; None                      ; 6.044 ns                ;
; N/A   ; 318.17 MHz ( period = 3.143 ns )               ; core_dual:inst4|core:inst|ocw2[0] ; core_dual:inst4|core:inst|pri[2] ; in[3]      ; in[3]    ; None                        ; None                      ; 5.287 ns                ;
; N/A   ; 369.82 MHz ( period = 2.704 ns )               ; core_dual:inst4|core:inst|ocw2[1] ; core_dual:inst4|core:inst|pri[2] ; in[3]      ; in[3]    ; None                        ; None                      ; 5.361 ns                ;
; N/A   ; 370.64 MHz ( period = 2.698 ns )               ; core_dual:inst4|core:inst|ocw2[5] ; core_dual:inst4|core:inst|pri[0] ; in[3]      ; in[3]    ; None                        ; None                      ; 4.951 ns                ;
; N/A   ; 382.26 MHz ( period = 2.616 ns )               ; core_dual:inst4|core:inst|ocw2[2] ; core_dual:inst4|core:inst|pri[2] ; in[3]      ; in[3]    ; None                        ; None                      ; 5.267 ns                ;
; N/A   ; 391.39 MHz ( period = 2.555 ns )               ; core_dual:inst4|core:inst|ocw2[6] ; core_dual:inst4|core:inst|pri[0] ; in[3]      ; in[3]    ; None                        ; None                      ; 4.808 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; core_dual:inst4|core:inst|ocw2[0] ; core_dual:inst4|core:inst|pri[0] ; in[3]      ; in[3]    ; None                        ; None                      ; 4.051 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; core_dual:inst4|core:inst|ocw2[1] ; core_dual:inst4|core:inst|pri[0] ; in[3]      ; in[3]    ; None                        ; None                      ; 4.556 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; core_dual:inst4|core:inst|ocw2[5] ; core_dual:inst4|core:inst|pri[1] ; in[3]      ; in[3]    ; None                        ; None                      ; 4.603 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; core_dual:inst4|core:inst|ocw2[6] ; core_dual:inst4|core:inst|pri[1] ; in[3]      ; in[3]    ; None                        ; None                      ; 4.460 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; core_dual:inst4|core:inst|ocw2[2] ; core_dual:inst4|core:inst|pri[0] ; in[3]      ; in[3]    ; None                        ; None                      ; 4.031 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; core_dual:inst4|core:inst|ocw2[1] ; core_dual:inst4|core:inst|pri[1] ; in[3]      ; in[3]    ; None                        ; None                      ; 4.398 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; core_dual:inst4|core:inst|ocw2[0] ; core_dual:inst4|core:inst|pri[1] ; in[3]      ; in[3]    ; None                        ; None                      ; 3.752 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; core_dual:inst4|core:inst|ocw2[2] ; core_dual:inst4|core:inst|pri[1] ; in[3]      ; in[3]    ; None                        ; None                      ; 3.897 ns                ;
+-------+------------------------------------------------+-----------------------------------+----------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'RESET'                                                                                                                                                                                                                     ;
+-------+------------------------------------------------+----------------------------------+----------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                             ; To                               ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------------------------+----------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 63.55 MHz ( period = 15.736 ns )               ; core_dual:inst4|core:inst|pri[0] ; pr:inst|position.00000000_4351   ; RESET      ; RESET    ; None                        ; None                      ; 2.408 ns                ;
; N/A   ; 63.60 MHz ( period = 15.724 ns )               ; core_dual:inst4|core:inst|pri[1] ; pr:inst|position.00000000_4351   ; RESET      ; RESET    ; None                        ; None                      ; 2.395 ns                ;
; N/A   ; 64.21 MHz ( period = 15.574 ns )               ; core_dual:inst4|core:inst|pri[0] ; pr:inst|position.00000011_3934   ; RESET      ; RESET    ; None                        ; None                      ; 2.232 ns                ;
; N/A   ; 64.62 MHz ( period = 15.476 ns )               ; core_dual:inst4|core:inst|pri[0] ; pr:inst|position.00000001_4212   ; RESET      ; RESET    ; None                        ; None                      ; 2.599 ns                ;
; N/A   ; 64.97 MHz ( period = 15.391 ns )               ; core_dual:inst4|core:inst|pri[1] ; pr:inst|position.00000110_3517   ; RESET      ; RESET    ; None                        ; None                      ; 2.686 ns                ;
; N/A   ; 65.43 MHz ( period = 15.283 ns )               ; core_dual:inst4|core:inst|pri[0] ; pr:inst|position.00000100_3795   ; RESET      ; RESET    ; None                        ; None                      ; 2.201 ns                ;
; N/A   ; 65.44 MHz ( period = 15.282 ns )               ; core_dual:inst4|core:inst|pri[1] ; pr:inst|position.00000001_4212   ; RESET      ; RESET    ; None                        ; None                      ; 2.404 ns                ;
; N/A   ; 65.45 MHz ( period = 15.278 ns )               ; core_dual:inst4|core:inst|pri[1] ; pr:inst|position.00000011_3934   ; RESET      ; RESET    ; None                        ; None                      ; 1.935 ns                ;
; N/A   ; 65.53 MHz ( period = 15.261 ns )               ; core_dual:inst4|core:inst|pri[0] ; pr:inst|position.00000110_3517   ; RESET      ; RESET    ; None                        ; None                      ; 2.557 ns                ;
; N/A   ; 65.53 MHz ( period = 15.260 ns )               ; core_dual:inst4|core:inst|pri[1] ; pr:inst|position.00000010_4073   ; RESET      ; RESET    ; None                        ; None                      ; 2.391 ns                ;
; N/A   ; 65.62 MHz ( period = 15.240 ns )               ; core_dual:inst4|core:inst|pri[0] ; pr:inst|position.00000111_3378   ; RESET      ; RESET    ; None                        ; None                      ; 2.371 ns                ;
; N/A   ; 65.63 MHz ( period = 15.237 ns )               ; core_dual:inst4|core:inst|pri[0] ; pr:inst|position.00000010_4073   ; RESET      ; RESET    ; None                        ; None                      ; 2.369 ns                ;
; N/A   ; 66.11 MHz ( period = 15.127 ns )               ; core_dual:inst4|core:inst|pri[1] ; pr:inst|position.00000100_3795   ; RESET      ; RESET    ; None                        ; None                      ; 2.044 ns                ;
; N/A   ; 66.19 MHz ( period = 15.109 ns )               ; core_dual:inst4|core:inst|pri[1] ; pr:inst|position.00000111_3378   ; RESET      ; RESET    ; None                        ; None                      ; 2.239 ns                ;
; N/A   ; 66.27 MHz ( period = 15.089 ns )               ; core_dual:inst4|core:inst|pri[1] ; pr:inst|position.00000101_3656   ; RESET      ; RESET    ; None                        ; None                      ; 2.238 ns                ;
; N/A   ; 66.45 MHz ( period = 15.049 ns )               ; core_dual:inst4|core:inst|pri[2] ; pr:inst|position.00000000_4351   ; RESET      ; RESET    ; None                        ; None                      ; 2.012 ns                ;
; N/A   ; 66.78 MHz ( period = 14.975 ns )               ; core_dual:inst4|core:inst|pri[2] ; pr:inst|position.00000001_4212   ; RESET      ; RESET    ; None                        ; None                      ; 2.389 ns                ;
; N/A   ; 66.81 MHz ( period = 14.968 ns )               ; core_dual:inst4|core:inst|pri[0] ; pr:inst|position.00000101_3656   ; RESET      ; RESET    ; None                        ; None                      ; 2.118 ns                ;
; N/A   ; 67.75 MHz ( period = 14.760 ns )               ; core_dual:inst4|core:inst|pri[2] ; pr:inst|position.00000101_3656   ; RESET      ; RESET    ; None                        ; None                      ; 2.201 ns                ;
; N/A   ; 68.23 MHz ( period = 14.656 ns )               ; core_dual:inst4|core:inst|pri[2] ; pr:inst|position.00000011_3934   ; RESET      ; RESET    ; None                        ; None                      ; 1.605 ns                ;
; N/A   ; 69.02 MHz ( period = 14.489 ns )               ; core_dual:inst4|core:inst|pri[2] ; pr:inst|position.00000100_3795   ; RESET      ; RESET    ; None                        ; None                      ; 1.698 ns                ;
; N/A   ; 69.07 MHz ( period = 14.478 ns )               ; core_dual:inst4|core:inst|pri[2] ; pr:inst|position.00000110_3517   ; RESET      ; RESET    ; None                        ; None                      ; 2.065 ns                ;
; N/A   ; 70.45 MHz ( period = 14.195 ns )               ; core_dual:inst4|core:inst|pri[2] ; pr:inst|position.00000111_3378   ; RESET      ; RESET    ; None                        ; None                      ; 1.617 ns                ;
; N/A   ; 70.45 MHz ( period = 14.194 ns )               ; core_dual:inst4|core:inst|pri[2] ; pr:inst|position.00000010_4073   ; RESET      ; RESET    ; None                        ; None                      ; 1.617 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; pr:inst|position.00000011_3934   ; core_dual:inst4|core:inst|pri[2] ; RESET      ; RESET    ; None                        ; None                      ; 7.137 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; pr:inst|position.00000111_3378   ; core_dual:inst4|core:inst|pri[2] ; RESET      ; RESET    ; None                        ; None                      ; 6.955 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; pr:inst|position.00000101_3656   ; core_dual:inst4|core:inst|pri[2] ; RESET      ; RESET    ; None                        ; None                      ; 6.993 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; pr:inst|position.00000110_3517   ; core_dual:inst4|core:inst|pri[2] ; RESET      ; RESET    ; None                        ; None                      ; 6.642 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; pr:inst|position.00000010_4073   ; core_dual:inst4|core:inst|pri[2] ; RESET      ; RESET    ; None                        ; None                      ; 6.629 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; pr:inst|position.00000001_4212   ; core_dual:inst4|core:inst|pri[2] ; RESET      ; RESET    ; None                        ; None                      ; 6.580 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; pr:inst|position.00000100_3795   ; core_dual:inst4|core:inst|pri[2] ; RESET      ; RESET    ; None                        ; None                      ; 6.683 ns                ;
+-------+------------------------------------------------+----------------------------------+----------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'RD'                                                                                                                                                                                                                  ;
+------------------------------------------+-------------------------------------+-------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                ; To                                  ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-------------------------------------+-------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; core_dual:inst4|core:inst|icw4[1]   ; core_dual:inst4|core:inst|pri[2]    ; RD         ; RD       ; None                       ; None                       ; 2.041 ns                 ;
; Not operational: Clock Skew > Data Delay ; core_dual:inst4|core:inst|icw4[1]   ; core_dual:inst4|core:inst|pri[1]    ; RD         ; RD       ; None                       ; None                       ; 2.679 ns                 ;
; Not operational: Clock Skew > Data Delay ; core_dual:inst4|core:inst|icw4[1]   ; core_dual:inst4|core:inst|pri[0]    ; RD         ; RD       ; None                       ; None                       ; 2.709 ns                 ;
; Not operational: Clock Skew > Data Delay ; core_dual:inst4|core:inst|ocw2[1]   ; core_dual:inst4|core:inst|pri[1]    ; RD         ; RD       ; None                       ; None                       ; 1.973 ns                 ;
; Not operational: Clock Skew > Data Delay ; core_dual:inst4|core:inst|ocw2[2]   ; core_dual:inst4|core:inst|pri[2]    ; RD         ; RD       ; None                       ; None                       ; 2.265 ns                 ;
; Not operational: Clock Skew > Data Delay ; core_dual:inst4|core:inst|ocw2[0]   ; core_dual:inst4|core:inst|pri[0]    ; RD         ; RD       ; None                       ; None                       ; 2.049 ns                 ;
; Not operational: Clock Skew > Data Delay ; core_dual:inst4|core:inst|ocw2[6]   ; core_dual:inst4|core:inst|pri[2]    ; RD         ; RD       ; None                       ; None                       ; 2.218 ns                 ;
; Not operational: Clock Skew > Data Delay ; core_dual:inst4|core:inst|state.101 ; core_dual:inst4|core:inst|pri[1]    ; RD         ; RD       ; None                       ; None                       ; 4.756 ns                 ;
; Not operational: Clock Skew > Data Delay ; core_dual:inst4|core:inst|state.101 ; core_dual:inst4|core:inst|pri[0]    ; RD         ; RD       ; None                       ; None                       ; 4.765 ns                 ;
; Not operational: Clock Skew > Data Delay ; core_dual:inst4|core:inst|state.101 ; core_dual:inst4|core:inst|pri[2]    ; RD         ; RD       ; None                       ; None                       ; 4.563 ns                 ;
; Not operational: Clock Skew > Data Delay ; core_dual:inst4|core:inst|ocw2[6]   ; core_dual:inst4|core:inst|pri[1]    ; RD         ; RD       ; None                       ; None                       ; 2.856 ns                 ;
; Not operational: Clock Skew > Data Delay ; core_dual:inst4|core:inst|ocw2[6]   ; core_dual:inst4|core:inst|pri[0]    ; RD         ; RD       ; None                       ; None                       ; 2.886 ns                 ;
; Not operational: Clock Skew > Data Delay ; core_dual:inst4|core:inst|ocw2[2]   ; core_dual:inst4|core:inst|pri[1]    ; RD         ; RD       ; None                       ; None                       ; 3.092 ns                 ;
; Not operational: Clock Skew > Data Delay ; core_dual:inst4|core:inst|ocw2[2]   ; core_dual:inst4|core:inst|pri[0]    ; RD         ; RD       ; None                       ; None                       ; 3.251 ns                 ;
; Not operational: Clock Skew > Data Delay ; core_dual:inst4|core:inst|ocw2[0]   ; core_dual:inst4|core:inst|pri[1]    ; RD         ; RD       ; None                       ; None                       ; 2.958 ns                 ;
; Not operational: Clock Skew > Data Delay ; core_dual:inst4|core:inst|ocw2[0]   ; core_dual:inst4|core:inst|pri[2]    ; RD         ; RD       ; None                       ; None                       ; 2.726 ns                 ;
; Not operational: Clock Skew > Data Delay ; core_dual:inst4|core:inst|ocw2[1]   ; core_dual:inst4|core:inst|pri[0]    ; RD         ; RD       ; None                       ; None                       ; 3.531 ns                 ;
; Not operational: Clock Skew > Data Delay ; core_dual:inst4|core:inst|ocw2[1]   ; core_dual:inst4|core:inst|pri[2]    ; RD         ; RD       ; None                       ; None                       ; 3.377 ns                 ;
; Not operational: Clock Skew > Data Delay ; core_dual:inst4|core:inst|ocw2[5]   ; core_dual:inst4|core:inst|pri[1]    ; RD         ; RD       ; None                       ; None                       ; 3.843 ns                 ;
; Not operational: Clock Skew > Data Delay ; core_dual:inst4|core:inst|ocw2[5]   ; core_dual:inst4|core:inst|pri[0]    ; RD         ; RD       ; None                       ; None                       ; 3.852 ns                 ;
; Not operational: Clock Skew > Data Delay ; core_dual:inst4|core:inst|ocw2[5]   ; core_dual:inst4|core:inst|pri[2]    ; RD         ; RD       ; None                       ; None                       ; 3.650 ns                 ;
; Not operational: Clock Skew > Data Delay ; pr:inst|position.00000100_3795      ; core_dual:inst4|core:inst|pri[1]    ; RD         ; RD       ; None                       ; None                       ; 3.937 ns                 ;
; Not operational: Clock Skew > Data Delay ; pr:inst|position.00000100_3795      ; core_dual:inst4|core:inst|pri[2]    ; RD         ; RD       ; None                       ; None                       ; 3.705 ns                 ;
; Not operational: Clock Skew > Data Delay ; pr:inst|position.00000100_3795      ; core_dual:inst4|core:inst|pri[0]    ; RD         ; RD       ; None                       ; None                       ; 4.037 ns                 ;
; Not operational: Clock Skew > Data Delay ; pr:inst|position.00000111_3378      ; core_dual:inst4|core:inst|pri[1]    ; RD         ; RD       ; None                       ; None                       ; 3.733 ns                 ;
; Not operational: Clock Skew > Data Delay ; pr:inst|position.00000111_3378      ; core_dual:inst4|core:inst|pri[2]    ; RD         ; RD       ; None                       ; None                       ; 3.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; pr:inst|position.00000111_3378      ; core_dual:inst4|core:inst|pri[0]    ; RD         ; RD       ; None                       ; None                       ; 3.846 ns                 ;
; Not operational: Clock Skew > Data Delay ; pr:inst|position.00000110_3517      ; core_dual:inst4|core:inst|pri[1]    ; RD         ; RD       ; None                       ; None                       ; 3.851 ns                 ;
; Not operational: Clock Skew > Data Delay ; pr:inst|position.00000010_4073      ; core_dual:inst4|core:inst|pri[1]    ; RD         ; RD       ; None                       ; None                       ; 4.006 ns                 ;
; Not operational: Clock Skew > Data Delay ; pr:inst|position.00000110_3517      ; core_dual:inst4|core:inst|pri[2]    ; RD         ; RD       ; None                       ; None                       ; 3.619 ns                 ;
; Not operational: Clock Skew > Data Delay ; pr:inst|position.00000010_4073      ; core_dual:inst4|core:inst|pri[2]    ; RD         ; RD       ; None                       ; None                       ; 3.774 ns                 ;
; Not operational: Clock Skew > Data Delay ; pr:inst|position.00000110_3517      ; core_dual:inst4|core:inst|pri[0]    ; RD         ; RD       ; None                       ; None                       ; 3.951 ns                 ;
; Not operational: Clock Skew > Data Delay ; pr:inst|position.00000010_4073      ; core_dual:inst4|core:inst|pri[0]    ; RD         ; RD       ; None                       ; None                       ; 4.119 ns                 ;
; Not operational: Clock Skew > Data Delay ; pr:inst|position.00000101_3656      ; core_dual:inst4|core:inst|pri[1]    ; RD         ; RD       ; None                       ; None                       ; 4.247 ns                 ;
; Not operational: Clock Skew > Data Delay ; pr:inst|position.00000101_3656      ; core_dual:inst4|core:inst|pri[2]    ; RD         ; RD       ; None                       ; None                       ; 4.015 ns                 ;
; Not operational: Clock Skew > Data Delay ; pr:inst|position.00000011_3934      ; core_dual:inst4|core:inst|pri[0]    ; RD         ; RD       ; None                       ; None                       ; 4.334 ns                 ;
; Not operational: Clock Skew > Data Delay ; pr:inst|position.00000101_3656      ; core_dual:inst4|core:inst|pri[0]    ; RD         ; RD       ; None                       ; None                       ; 4.347 ns                 ;
; Not operational: Clock Skew > Data Delay ; pr:inst|position.00000011_3934      ; core_dual:inst4|core:inst|pri[1]    ; RD         ; RD       ; None                       ; None                       ; 4.381 ns                 ;
; Not operational: Clock Skew > Data Delay ; pr:inst|position.00000001_4212      ; core_dual:inst4|core:inst|pri[0]    ; RD         ; RD       ; None                       ; None                       ; 4.469 ns                 ;
; Not operational: Clock Skew > Data Delay ; pr:inst|position.00000001_4212      ; core_dual:inst4|core:inst|pri[1]    ; RD         ; RD       ; None                       ; None                       ; 4.516 ns                 ;
; Not operational: Clock Skew > Data Delay ; pr:inst|position.00000011_3934      ; core_dual:inst4|core:inst|pri[2]    ; RD         ; RD       ; None                       ; None                       ; 4.271 ns                 ;
; Not operational: Clock Skew > Data Delay ; pr:inst|position.00000001_4212      ; core_dual:inst4|core:inst|pri[2]    ; RD         ; RD       ; None                       ; None                       ; 4.406 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[5]      ; pr:inst|position.00000101_3656      ; RD         ; RD       ; None                       ; None                       ; 2.479 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[7]      ; pr:inst|position.00000010_4073      ; RD         ; RD       ; None                       ; None                       ; 2.614 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[7]      ; pr:inst|position.00000001_4212      ; RD         ; RD       ; None                       ; None                       ; 2.549 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[7]      ; pr:inst|position.00000000_4351      ; RD         ; RD       ; None                       ; None                       ; 2.540 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[2]      ; pr:inst|position.00000111_3378      ; RD         ; RD       ; None                       ; None                       ; 2.853 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[7]      ; pr:inst|position.00000110_3517      ; RD         ; RD       ; None                       ; None                       ; 3.046 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[7]      ; pr:inst|position.00000111_3378      ; RD         ; RD       ; None                       ; None                       ; 2.943 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[2]      ; pr:inst|position.00000101_3656      ; RD         ; RD       ; None                       ; None                       ; 2.856 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[2]      ; pr:inst|position.00000010_4073      ; RD         ; RD       ; None                       ; None                       ; 3.013 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[7]      ; pr:inst|position.00000101_3656      ; RD         ; RD       ; None                       ; None                       ; 3.041 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[2]      ; pr:inst|position.00000011_3934      ; RD         ; RD       ; None                       ; None                       ; 3.073 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[1]      ; pr:inst|position.00000001_4212      ; RD         ; RD       ; None                       ; None                       ; 3.066 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[0]      ; pr:inst|position.00000010_4073      ; RD         ; RD       ; None                       ; None                       ; 3.218 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[0]      ; pr:inst|position.00000111_3378      ; RD         ; RD       ; None                       ; None                       ; 3.221 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[5]      ; pr:inst|position.00000001_4212      ; RD         ; RD       ; None                       ; None                       ; 3.072 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[7]      ; pr:inst|position.00000011_3934      ; RD         ; RD       ; None                       ; None                       ; 3.154 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[0]      ; pr:inst|position.00000000_4351      ; RD         ; RD       ; None                       ; None                       ; 3.026 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[0]      ; pr:inst|position.00000110_3517      ; RD         ; RD       ; None                       ; None                       ; 3.494 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[1]      ; pr:inst|position.00000010_4073      ; RD         ; RD       ; None                       ; None                       ; 3.371 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[0]      ; pr:inst|position.00000011_3934      ; RD         ; RD       ; None                       ; None                       ; 3.327 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[4]      ; pr:inst|position.00000010_4073      ; RD         ; RD       ; None                       ; None                       ; 3.053 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[4]      ; pr:inst|position.00000111_3378      ; RD         ; RD       ; None                       ; None                       ; 3.056 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[7]      ; pr:inst|position.00000100_3795      ; RD         ; RD       ; None                       ; None                       ; 3.123 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[6]      ; pr:inst|position.00000111_3378      ; RD         ; RD       ; None                       ; None                       ; 3.124 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[0]      ; pr:inst|position.00000101_3656      ; RD         ; RD       ; None                       ; None                       ; 3.399 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[1]      ; pr:inst|position.00000111_3378      ; RD         ; RD       ; None                       ; None                       ; 3.504 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[0]      ; pr:inst|position.00000001_4212      ; RD         ; RD       ; None                       ; None                       ; 3.402 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[3]      ; pr:inst|position.00000011_3934      ; RD         ; RD       ; None                       ; None                       ; 3.081 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[5]      ; pr:inst|position.00000110_3517      ; RD         ; RD       ; None                       ; None                       ; 3.664 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[5]      ; pr:inst|position.00000011_3934      ; RD         ; RD       ; None                       ; None                       ; 3.433 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[4]      ; pr:inst|position.00000110_3517      ; RD         ; RD       ; None                       ; None                       ; 3.329 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[6]      ; pr:inst|position.00000010_4073      ; RD         ; RD       ; None                       ; None                       ; 3.192 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[4]      ; pr:inst|position.00000011_3934      ; RD         ; RD       ; None                       ; None                       ; 3.162 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[1]      ; pr:inst|position.00000110_3517      ; RD         ; RD       ; None                       ; None                       ; 3.777 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[5]      ; pr:inst|position.00000111_3378      ; RD         ; RD       ; None                       ; None                       ; 3.637 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[1]      ; pr:inst|position.00000100_3795      ; RD         ; RD       ; None                       ; None                       ; 3.345 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[1]      ; pr:inst|position.00000011_3934      ; RD         ; RD       ; None                       ; None                       ; 3.610 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[4]      ; pr:inst|position.00000101_3656      ; RD         ; RD       ; None                       ; None                       ; 3.234 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[2]      ; pr:inst|position.00000110_3517      ; RD         ; RD       ; None                       ; None                       ; 3.823 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[0]      ; pr:inst|position.00000100_3795      ; RD         ; RD       ; None                       ; None                       ; 3.370 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[4]      ; pr:inst|position.00000000_4351      ; RD         ; RD       ; None                       ; None                       ; 3.051 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[4]      ; pr:inst|position.00000001_4212      ; RD         ; RD       ; None                       ; None                       ; 3.237 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[5]      ; pr:inst|position.00000100_3795      ; RD         ; RD       ; None                       ; None                       ; 3.402 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[6]      ; pr:inst|position.00000110_3517      ; RD         ; RD       ; None                       ; None                       ; 3.540 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[1]      ; pr:inst|position.00000101_3656      ; RD         ; RD       ; None                       ; None                       ; 3.682 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[6]      ; pr:inst|position.00000011_3934      ; RD         ; RD       ; None                       ; None                       ; 3.379 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[5]      ; pr:inst|position.00000000_4351      ; RD         ; RD       ; None                       ; None                       ; 3.532 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[2]      ; pr:inst|position.00000000_4351      ; RD         ; RD       ; None                       ; None                       ; 3.554 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[5]      ; pr:inst|position.00000010_4073      ; RD         ; RD       ; None                       ; None                       ; 3.881 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[6]      ; pr:inst|position.00000101_3656      ; RD         ; RD       ; None                       ; None                       ; 3.451 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[6]      ; pr:inst|position.00000000_4351      ; RD         ; RD       ; None                       ; None                       ; 3.268 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[6]      ; pr:inst|position.00000001_4212      ; RD         ; RD       ; None                       ; None                       ; 3.454 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[4]      ; pr:inst|position.00000100_3795      ; RD         ; RD       ; None                       ; None                       ; 3.278 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[2]      ; pr:inst|position.00000001_4212      ; RD         ; RD       ; None                       ; None                       ; 3.846 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[3]      ; pr:inst|position.00000101_3656      ; RD         ; RD       ; None                       ; None                       ; 3.596 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[2]      ; pr:inst|position.00000100_3795      ; RD         ; RD       ; None                       ; None                       ; 3.761 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[3]      ; pr:inst|position.00000000_4351      ; RD         ; RD       ; None                       ; None                       ; 3.466 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[3]      ; pr:inst|position.00000010_4073      ; RD         ; RD       ; None                       ; None                       ; 3.791 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[3]      ; pr:inst|position.00000111_3378      ; RD         ; RD       ; None                       ; None                       ; 3.794 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[6]      ; pr:inst|position.00000100_3795      ; RD         ; RD       ; None                       ; None                       ; 3.495 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[3]      ; pr:inst|position.00000110_3517      ; RD         ; RD       ; None                       ; None                       ; 4.009 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[1]      ; pr:inst|position.00000000_4351      ; RD         ; RD       ; None                       ; None                       ; 4.037 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[3]      ; pr:inst|position.00000001_4212      ; RD         ; RD       ; None                       ; None                       ; 3.975 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[3]      ; pr:inst|position.00000100_3795      ; RD         ; RD       ; None                       ; None                       ; 3.778 ns                 ;
; Not operational: Clock Skew > Data Delay ; core_dual:inst4|core:inst|write2    ; core_dual:inst4|core:inst|state.001 ; RD         ; RD       ; None                       ; None                       ; 1.713 ns                 ;
; Not operational: Clock Skew > Data Delay ; core_dual:inst4|core:inst|write2    ; core_dual:inst4|core:inst|state.010 ; RD         ; RD       ; None                       ; None                       ; 1.729 ns                 ;
+------------------------------------------+-------------------------------------+-------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'WR'                                                                                                                                                                                                                  ;
+------------------------------------------+-------------------------------------+-------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                ; To                                  ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-------------------------------------+-------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; core_dual:inst4|core:inst|icw4[1]   ; core_dual:inst4|core:inst|pri[2]    ; WR         ; WR       ; None                       ; None                       ; 2.041 ns                 ;
; Not operational: Clock Skew > Data Delay ; core_dual:inst4|core:inst|icw4[1]   ; core_dual:inst4|core:inst|pri[1]    ; WR         ; WR       ; None                       ; None                       ; 2.679 ns                 ;
; Not operational: Clock Skew > Data Delay ; core_dual:inst4|core:inst|icw4[1]   ; core_dual:inst4|core:inst|pri[0]    ; WR         ; WR       ; None                       ; None                       ; 2.709 ns                 ;
; Not operational: Clock Skew > Data Delay ; core_dual:inst4|core:inst|ocw2[1]   ; core_dual:inst4|core:inst|pri[1]    ; WR         ; WR       ; None                       ; None                       ; 1.973 ns                 ;
; Not operational: Clock Skew > Data Delay ; core_dual:inst4|core:inst|ocw2[2]   ; core_dual:inst4|core:inst|pri[2]    ; WR         ; WR       ; None                       ; None                       ; 2.265 ns                 ;
; Not operational: Clock Skew > Data Delay ; core_dual:inst4|core:inst|ocw2[0]   ; core_dual:inst4|core:inst|pri[0]    ; WR         ; WR       ; None                       ; None                       ; 2.049 ns                 ;
; Not operational: Clock Skew > Data Delay ; core_dual:inst4|core:inst|ocw2[6]   ; core_dual:inst4|core:inst|pri[2]    ; WR         ; WR       ; None                       ; None                       ; 2.218 ns                 ;
; Not operational: Clock Skew > Data Delay ; core_dual:inst4|core:inst|state.101 ; core_dual:inst4|core:inst|pri[1]    ; WR         ; WR       ; None                       ; None                       ; 4.756 ns                 ;
; Not operational: Clock Skew > Data Delay ; core_dual:inst4|core:inst|state.101 ; core_dual:inst4|core:inst|pri[0]    ; WR         ; WR       ; None                       ; None                       ; 4.765 ns                 ;
; Not operational: Clock Skew > Data Delay ; core_dual:inst4|core:inst|state.101 ; core_dual:inst4|core:inst|pri[2]    ; WR         ; WR       ; None                       ; None                       ; 4.563 ns                 ;
; Not operational: Clock Skew > Data Delay ; core_dual:inst4|core:inst|ocw2[6]   ; core_dual:inst4|core:inst|pri[1]    ; WR         ; WR       ; None                       ; None                       ; 2.856 ns                 ;
; Not operational: Clock Skew > Data Delay ; core_dual:inst4|core:inst|ocw2[6]   ; core_dual:inst4|core:inst|pri[0]    ; WR         ; WR       ; None                       ; None                       ; 2.886 ns                 ;
; Not operational: Clock Skew > Data Delay ; core_dual:inst4|core:inst|ocw2[2]   ; core_dual:inst4|core:inst|pri[1]    ; WR         ; WR       ; None                       ; None                       ; 3.092 ns                 ;
; Not operational: Clock Skew > Data Delay ; core_dual:inst4|core:inst|ocw2[2]   ; core_dual:inst4|core:inst|pri[0]    ; WR         ; WR       ; None                       ; None                       ; 3.251 ns                 ;
; Not operational: Clock Skew > Data Delay ; core_dual:inst4|core:inst|ocw2[0]   ; core_dual:inst4|core:inst|pri[1]    ; WR         ; WR       ; None                       ; None                       ; 2.958 ns                 ;
; Not operational: Clock Skew > Data Delay ; core_dual:inst4|core:inst|ocw2[0]   ; core_dual:inst4|core:inst|pri[2]    ; WR         ; WR       ; None                       ; None                       ; 2.726 ns                 ;
; Not operational: Clock Skew > Data Delay ; core_dual:inst4|core:inst|ocw2[1]   ; core_dual:inst4|core:inst|pri[0]    ; WR         ; WR       ; None                       ; None                       ; 3.531 ns                 ;
; Not operational: Clock Skew > Data Delay ; core_dual:inst4|core:inst|ocw2[1]   ; core_dual:inst4|core:inst|pri[2]    ; WR         ; WR       ; None                       ; None                       ; 3.377 ns                 ;
; Not operational: Clock Skew > Data Delay ; core_dual:inst4|core:inst|ocw2[5]   ; core_dual:inst4|core:inst|pri[1]    ; WR         ; WR       ; None                       ; None                       ; 3.843 ns                 ;
; Not operational: Clock Skew > Data Delay ; core_dual:inst4|core:inst|ocw2[5]   ; core_dual:inst4|core:inst|pri[0]    ; WR         ; WR       ; None                       ; None                       ; 3.852 ns                 ;
; Not operational: Clock Skew > Data Delay ; core_dual:inst4|core:inst|ocw2[5]   ; core_dual:inst4|core:inst|pri[2]    ; WR         ; WR       ; None                       ; None                       ; 3.650 ns                 ;
; Not operational: Clock Skew > Data Delay ; pr:inst|position.00000100_3795      ; core_dual:inst4|core:inst|pri[1]    ; WR         ; WR       ; None                       ; None                       ; 3.937 ns                 ;
; Not operational: Clock Skew > Data Delay ; pr:inst|position.00000100_3795      ; core_dual:inst4|core:inst|pri[2]    ; WR         ; WR       ; None                       ; None                       ; 3.705 ns                 ;
; Not operational: Clock Skew > Data Delay ; pr:inst|position.00000100_3795      ; core_dual:inst4|core:inst|pri[0]    ; WR         ; WR       ; None                       ; None                       ; 4.037 ns                 ;
; Not operational: Clock Skew > Data Delay ; pr:inst|position.00000111_3378      ; core_dual:inst4|core:inst|pri[1]    ; WR         ; WR       ; None                       ; None                       ; 3.733 ns                 ;
; Not operational: Clock Skew > Data Delay ; pr:inst|position.00000111_3378      ; core_dual:inst4|core:inst|pri[2]    ; WR         ; WR       ; None                       ; None                       ; 3.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; pr:inst|position.00000111_3378      ; core_dual:inst4|core:inst|pri[0]    ; WR         ; WR       ; None                       ; None                       ; 3.846 ns                 ;
; Not operational: Clock Skew > Data Delay ; pr:inst|position.00000110_3517      ; core_dual:inst4|core:inst|pri[1]    ; WR         ; WR       ; None                       ; None                       ; 3.851 ns                 ;
; Not operational: Clock Skew > Data Delay ; pr:inst|position.00000010_4073      ; core_dual:inst4|core:inst|pri[1]    ; WR         ; WR       ; None                       ; None                       ; 4.006 ns                 ;
; Not operational: Clock Skew > Data Delay ; pr:inst|position.00000110_3517      ; core_dual:inst4|core:inst|pri[2]    ; WR         ; WR       ; None                       ; None                       ; 3.619 ns                 ;
; Not operational: Clock Skew > Data Delay ; pr:inst|position.00000010_4073      ; core_dual:inst4|core:inst|pri[2]    ; WR         ; WR       ; None                       ; None                       ; 3.774 ns                 ;
; Not operational: Clock Skew > Data Delay ; pr:inst|position.00000110_3517      ; core_dual:inst4|core:inst|pri[0]    ; WR         ; WR       ; None                       ; None                       ; 3.951 ns                 ;
; Not operational: Clock Skew > Data Delay ; pr:inst|position.00000010_4073      ; core_dual:inst4|core:inst|pri[0]    ; WR         ; WR       ; None                       ; None                       ; 4.119 ns                 ;
; Not operational: Clock Skew > Data Delay ; pr:inst|position.00000101_3656      ; core_dual:inst4|core:inst|pri[1]    ; WR         ; WR       ; None                       ; None                       ; 4.247 ns                 ;
; Not operational: Clock Skew > Data Delay ; pr:inst|position.00000101_3656      ; core_dual:inst4|core:inst|pri[2]    ; WR         ; WR       ; None                       ; None                       ; 4.015 ns                 ;
; Not operational: Clock Skew > Data Delay ; pr:inst|position.00000011_3934      ; core_dual:inst4|core:inst|pri[0]    ; WR         ; WR       ; None                       ; None                       ; 4.334 ns                 ;
; Not operational: Clock Skew > Data Delay ; pr:inst|position.00000101_3656      ; core_dual:inst4|core:inst|pri[0]    ; WR         ; WR       ; None                       ; None                       ; 4.347 ns                 ;
; Not operational: Clock Skew > Data Delay ; pr:inst|position.00000011_3934      ; core_dual:inst4|core:inst|pri[1]    ; WR         ; WR       ; None                       ; None                       ; 4.381 ns                 ;
; Not operational: Clock Skew > Data Delay ; pr:inst|position.00000001_4212      ; core_dual:inst4|core:inst|pri[0]    ; WR         ; WR       ; None                       ; None                       ; 4.469 ns                 ;
; Not operational: Clock Skew > Data Delay ; pr:inst|position.00000001_4212      ; core_dual:inst4|core:inst|pri[1]    ; WR         ; WR       ; None                       ; None                       ; 4.516 ns                 ;
; Not operational: Clock Skew > Data Delay ; pr:inst|position.00000011_3934      ; core_dual:inst4|core:inst|pri[2]    ; WR         ; WR       ; None                       ; None                       ; 4.271 ns                 ;
; Not operational: Clock Skew > Data Delay ; pr:inst|position.00000001_4212      ; core_dual:inst4|core:inst|pri[2]    ; WR         ; WR       ; None                       ; None                       ; 4.406 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[5]      ; pr:inst|position.00000101_3656      ; WR         ; WR       ; None                       ; None                       ; 2.479 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[7]      ; pr:inst|position.00000010_4073      ; WR         ; WR       ; None                       ; None                       ; 2.614 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[7]      ; pr:inst|position.00000001_4212      ; WR         ; WR       ; None                       ; None                       ; 2.549 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[7]      ; pr:inst|position.00000000_4351      ; WR         ; WR       ; None                       ; None                       ; 2.540 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[2]      ; pr:inst|position.00000111_3378      ; WR         ; WR       ; None                       ; None                       ; 2.853 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[7]      ; pr:inst|position.00000110_3517      ; WR         ; WR       ; None                       ; None                       ; 3.046 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[7]      ; pr:inst|position.00000111_3378      ; WR         ; WR       ; None                       ; None                       ; 2.943 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[2]      ; pr:inst|position.00000101_3656      ; WR         ; WR       ; None                       ; None                       ; 2.856 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[2]      ; pr:inst|position.00000010_4073      ; WR         ; WR       ; None                       ; None                       ; 3.013 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[7]      ; pr:inst|position.00000101_3656      ; WR         ; WR       ; None                       ; None                       ; 3.041 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[2]      ; pr:inst|position.00000011_3934      ; WR         ; WR       ; None                       ; None                       ; 3.073 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[1]      ; pr:inst|position.00000001_4212      ; WR         ; WR       ; None                       ; None                       ; 3.066 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[0]      ; pr:inst|position.00000010_4073      ; WR         ; WR       ; None                       ; None                       ; 3.218 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[0]      ; pr:inst|position.00000111_3378      ; WR         ; WR       ; None                       ; None                       ; 3.221 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[5]      ; pr:inst|position.00000001_4212      ; WR         ; WR       ; None                       ; None                       ; 3.072 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[7]      ; pr:inst|position.00000011_3934      ; WR         ; WR       ; None                       ; None                       ; 3.154 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[0]      ; pr:inst|position.00000000_4351      ; WR         ; WR       ; None                       ; None                       ; 3.026 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[0]      ; pr:inst|position.00000110_3517      ; WR         ; WR       ; None                       ; None                       ; 3.494 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[1]      ; pr:inst|position.00000010_4073      ; WR         ; WR       ; None                       ; None                       ; 3.371 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[0]      ; pr:inst|position.00000011_3934      ; WR         ; WR       ; None                       ; None                       ; 3.327 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[4]      ; pr:inst|position.00000010_4073      ; WR         ; WR       ; None                       ; None                       ; 3.053 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[4]      ; pr:inst|position.00000111_3378      ; WR         ; WR       ; None                       ; None                       ; 3.056 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[7]      ; pr:inst|position.00000100_3795      ; WR         ; WR       ; None                       ; None                       ; 3.123 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[6]      ; pr:inst|position.00000111_3378      ; WR         ; WR       ; None                       ; None                       ; 3.124 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[0]      ; pr:inst|position.00000101_3656      ; WR         ; WR       ; None                       ; None                       ; 3.399 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[1]      ; pr:inst|position.00000111_3378      ; WR         ; WR       ; None                       ; None                       ; 3.504 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[0]      ; pr:inst|position.00000001_4212      ; WR         ; WR       ; None                       ; None                       ; 3.402 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[3]      ; pr:inst|position.00000011_3934      ; WR         ; WR       ; None                       ; None                       ; 3.081 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[5]      ; pr:inst|position.00000110_3517      ; WR         ; WR       ; None                       ; None                       ; 3.664 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[5]      ; pr:inst|position.00000011_3934      ; WR         ; WR       ; None                       ; None                       ; 3.433 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[4]      ; pr:inst|position.00000110_3517      ; WR         ; WR       ; None                       ; None                       ; 3.329 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[6]      ; pr:inst|position.00000010_4073      ; WR         ; WR       ; None                       ; None                       ; 3.192 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[4]      ; pr:inst|position.00000011_3934      ; WR         ; WR       ; None                       ; None                       ; 3.162 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[1]      ; pr:inst|position.00000110_3517      ; WR         ; WR       ; None                       ; None                       ; 3.777 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[5]      ; pr:inst|position.00000111_3378      ; WR         ; WR       ; None                       ; None                       ; 3.637 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[1]      ; pr:inst|position.00000100_3795      ; WR         ; WR       ; None                       ; None                       ; 3.345 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[1]      ; pr:inst|position.00000011_3934      ; WR         ; WR       ; None                       ; None                       ; 3.610 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[4]      ; pr:inst|position.00000101_3656      ; WR         ; WR       ; None                       ; None                       ; 3.234 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[2]      ; pr:inst|position.00000110_3517      ; WR         ; WR       ; None                       ; None                       ; 3.823 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[0]      ; pr:inst|position.00000100_3795      ; WR         ; WR       ; None                       ; None                       ; 3.370 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[4]      ; pr:inst|position.00000000_4351      ; WR         ; WR       ; None                       ; None                       ; 3.051 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[4]      ; pr:inst|position.00000001_4212      ; WR         ; WR       ; None                       ; None                       ; 3.237 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[5]      ; pr:inst|position.00000100_3795      ; WR         ; WR       ; None                       ; None                       ; 3.402 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[6]      ; pr:inst|position.00000110_3517      ; WR         ; WR       ; None                       ; None                       ; 3.540 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[1]      ; pr:inst|position.00000101_3656      ; WR         ; WR       ; None                       ; None                       ; 3.682 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[6]      ; pr:inst|position.00000011_3934      ; WR         ; WR       ; None                       ; None                       ; 3.379 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[5]      ; pr:inst|position.00000000_4351      ; WR         ; WR       ; None                       ; None                       ; 3.532 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[2]      ; pr:inst|position.00000000_4351      ; WR         ; WR       ; None                       ; None                       ; 3.554 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[5]      ; pr:inst|position.00000010_4073      ; WR         ; WR       ; None                       ; None                       ; 3.881 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[6]      ; pr:inst|position.00000101_3656      ; WR         ; WR       ; None                       ; None                       ; 3.451 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[6]      ; pr:inst|position.00000000_4351      ; WR         ; WR       ; None                       ; None                       ; 3.268 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[6]      ; pr:inst|position.00000001_4212      ; WR         ; WR       ; None                       ; None                       ; 3.454 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[4]      ; pr:inst|position.00000100_3795      ; WR         ; WR       ; None                       ; None                       ; 3.278 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[2]      ; pr:inst|position.00000001_4212      ; WR         ; WR       ; None                       ; None                       ; 3.846 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[3]      ; pr:inst|position.00000101_3656      ; WR         ; WR       ; None                       ; None                       ; 3.596 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[2]      ; pr:inst|position.00000100_3795      ; WR         ; WR       ; None                       ; None                       ; 3.761 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[3]      ; pr:inst|position.00000000_4351      ; WR         ; WR       ; None                       ; None                       ; 3.466 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[3]      ; pr:inst|position.00000010_4073      ; WR         ; WR       ; None                       ; None                       ; 3.791 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[3]      ; pr:inst|position.00000111_3378      ; WR         ; WR       ; None                       ; None                       ; 3.794 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[6]      ; pr:inst|position.00000100_3795      ; WR         ; WR       ; None                       ; None                       ; 3.495 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[3]      ; pr:inst|position.00000110_3517      ; WR         ; WR       ; None                       ; None                       ; 4.009 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[1]      ; pr:inst|position.00000000_4351      ; WR         ; WR       ; None                       ; None                       ; 4.037 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[3]      ; pr:inst|position.00000001_4212      ; WR         ; WR       ; None                       ; None                       ; 3.975 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[3]      ; pr:inst|position.00000100_3795      ; WR         ; WR       ; None                       ; None                       ; 3.778 ns                 ;
; Not operational: Clock Skew > Data Delay ; core_dual:inst4|core:inst|write2    ; core_dual:inst4|core:inst|state.001 ; WR         ; WR       ; None                       ; None                       ; 1.713 ns                 ;
; Not operational: Clock Skew > Data Delay ; core_dual:inst4|core:inst|write2    ; core_dual:inst4|core:inst|state.010 ; WR         ; WR       ; None                       ; None                       ; 1.729 ns                 ;
+------------------------------------------+-------------------------------------+-------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'CS'                                                                                                                                                                                                                  ;
+------------------------------------------+-------------------------------------+-------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                ; To                                  ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-------------------------------------+-------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; core_dual:inst4|core:inst|icw4[1]   ; core_dual:inst4|core:inst|pri[2]    ; CS         ; CS       ; None                       ; None                       ; 2.041 ns                 ;
; Not operational: Clock Skew > Data Delay ; core_dual:inst4|core:inst|icw4[1]   ; core_dual:inst4|core:inst|pri[1]    ; CS         ; CS       ; None                       ; None                       ; 2.679 ns                 ;
; Not operational: Clock Skew > Data Delay ; core_dual:inst4|core:inst|icw4[1]   ; core_dual:inst4|core:inst|pri[0]    ; CS         ; CS       ; None                       ; None                       ; 2.709 ns                 ;
; Not operational: Clock Skew > Data Delay ; core_dual:inst4|core:inst|ocw2[1]   ; core_dual:inst4|core:inst|pri[1]    ; CS         ; CS       ; None                       ; None                       ; 1.973 ns                 ;
; Not operational: Clock Skew > Data Delay ; core_dual:inst4|core:inst|ocw2[2]   ; core_dual:inst4|core:inst|pri[2]    ; CS         ; CS       ; None                       ; None                       ; 2.265 ns                 ;
; Not operational: Clock Skew > Data Delay ; core_dual:inst4|core:inst|ocw2[0]   ; core_dual:inst4|core:inst|pri[0]    ; CS         ; CS       ; None                       ; None                       ; 2.049 ns                 ;
; Not operational: Clock Skew > Data Delay ; core_dual:inst4|core:inst|ocw2[6]   ; core_dual:inst4|core:inst|pri[2]    ; CS         ; CS       ; None                       ; None                       ; 2.218 ns                 ;
; Not operational: Clock Skew > Data Delay ; core_dual:inst4|core:inst|state.101 ; core_dual:inst4|core:inst|pri[1]    ; CS         ; CS       ; None                       ; None                       ; 4.756 ns                 ;
; Not operational: Clock Skew > Data Delay ; core_dual:inst4|core:inst|state.101 ; core_dual:inst4|core:inst|pri[0]    ; CS         ; CS       ; None                       ; None                       ; 4.765 ns                 ;
; Not operational: Clock Skew > Data Delay ; core_dual:inst4|core:inst|state.101 ; core_dual:inst4|core:inst|pri[2]    ; CS         ; CS       ; None                       ; None                       ; 4.563 ns                 ;
; Not operational: Clock Skew > Data Delay ; core_dual:inst4|core:inst|ocw2[6]   ; core_dual:inst4|core:inst|pri[1]    ; CS         ; CS       ; None                       ; None                       ; 2.856 ns                 ;
; Not operational: Clock Skew > Data Delay ; core_dual:inst4|core:inst|ocw2[6]   ; core_dual:inst4|core:inst|pri[0]    ; CS         ; CS       ; None                       ; None                       ; 2.886 ns                 ;
; Not operational: Clock Skew > Data Delay ; core_dual:inst4|core:inst|ocw2[2]   ; core_dual:inst4|core:inst|pri[1]    ; CS         ; CS       ; None                       ; None                       ; 3.092 ns                 ;
; Not operational: Clock Skew > Data Delay ; core_dual:inst4|core:inst|ocw2[2]   ; core_dual:inst4|core:inst|pri[0]    ; CS         ; CS       ; None                       ; None                       ; 3.251 ns                 ;
; Not operational: Clock Skew > Data Delay ; core_dual:inst4|core:inst|ocw2[0]   ; core_dual:inst4|core:inst|pri[1]    ; CS         ; CS       ; None                       ; None                       ; 2.958 ns                 ;
; Not operational: Clock Skew > Data Delay ; core_dual:inst4|core:inst|ocw2[0]   ; core_dual:inst4|core:inst|pri[2]    ; CS         ; CS       ; None                       ; None                       ; 2.726 ns                 ;
; Not operational: Clock Skew > Data Delay ; core_dual:inst4|core:inst|ocw2[1]   ; core_dual:inst4|core:inst|pri[0]    ; CS         ; CS       ; None                       ; None                       ; 3.531 ns                 ;
; Not operational: Clock Skew > Data Delay ; core_dual:inst4|core:inst|ocw2[1]   ; core_dual:inst4|core:inst|pri[2]    ; CS         ; CS       ; None                       ; None                       ; 3.377 ns                 ;
; Not operational: Clock Skew > Data Delay ; core_dual:inst4|core:inst|ocw2[5]   ; core_dual:inst4|core:inst|pri[1]    ; CS         ; CS       ; None                       ; None                       ; 3.843 ns                 ;
; Not operational: Clock Skew > Data Delay ; core_dual:inst4|core:inst|ocw2[5]   ; core_dual:inst4|core:inst|pri[0]    ; CS         ; CS       ; None                       ; None                       ; 3.852 ns                 ;
; Not operational: Clock Skew > Data Delay ; core_dual:inst4|core:inst|ocw2[5]   ; core_dual:inst4|core:inst|pri[2]    ; CS         ; CS       ; None                       ; None                       ; 3.650 ns                 ;
; Not operational: Clock Skew > Data Delay ; pr:inst|position.00000100_3795      ; core_dual:inst4|core:inst|pri[1]    ; CS         ; CS       ; None                       ; None                       ; 3.937 ns                 ;
; Not operational: Clock Skew > Data Delay ; pr:inst|position.00000100_3795      ; core_dual:inst4|core:inst|pri[2]    ; CS         ; CS       ; None                       ; None                       ; 3.705 ns                 ;
; Not operational: Clock Skew > Data Delay ; pr:inst|position.00000100_3795      ; core_dual:inst4|core:inst|pri[0]    ; CS         ; CS       ; None                       ; None                       ; 4.037 ns                 ;
; Not operational: Clock Skew > Data Delay ; pr:inst|position.00000111_3378      ; core_dual:inst4|core:inst|pri[1]    ; CS         ; CS       ; None                       ; None                       ; 3.733 ns                 ;
; Not operational: Clock Skew > Data Delay ; pr:inst|position.00000111_3378      ; core_dual:inst4|core:inst|pri[2]    ; CS         ; CS       ; None                       ; None                       ; 3.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; pr:inst|position.00000111_3378      ; core_dual:inst4|core:inst|pri[0]    ; CS         ; CS       ; None                       ; None                       ; 3.846 ns                 ;
; Not operational: Clock Skew > Data Delay ; pr:inst|position.00000110_3517      ; core_dual:inst4|core:inst|pri[1]    ; CS         ; CS       ; None                       ; None                       ; 3.851 ns                 ;
; Not operational: Clock Skew > Data Delay ; pr:inst|position.00000010_4073      ; core_dual:inst4|core:inst|pri[1]    ; CS         ; CS       ; None                       ; None                       ; 4.006 ns                 ;
; Not operational: Clock Skew > Data Delay ; pr:inst|position.00000110_3517      ; core_dual:inst4|core:inst|pri[2]    ; CS         ; CS       ; None                       ; None                       ; 3.619 ns                 ;
; Not operational: Clock Skew > Data Delay ; pr:inst|position.00000010_4073      ; core_dual:inst4|core:inst|pri[2]    ; CS         ; CS       ; None                       ; None                       ; 3.774 ns                 ;
; Not operational: Clock Skew > Data Delay ; pr:inst|position.00000110_3517      ; core_dual:inst4|core:inst|pri[0]    ; CS         ; CS       ; None                       ; None                       ; 3.951 ns                 ;
; Not operational: Clock Skew > Data Delay ; pr:inst|position.00000010_4073      ; core_dual:inst4|core:inst|pri[0]    ; CS         ; CS       ; None                       ; None                       ; 4.119 ns                 ;
; Not operational: Clock Skew > Data Delay ; pr:inst|position.00000101_3656      ; core_dual:inst4|core:inst|pri[1]    ; CS         ; CS       ; None                       ; None                       ; 4.247 ns                 ;
; Not operational: Clock Skew > Data Delay ; pr:inst|position.00000101_3656      ; core_dual:inst4|core:inst|pri[2]    ; CS         ; CS       ; None                       ; None                       ; 4.015 ns                 ;
; Not operational: Clock Skew > Data Delay ; pr:inst|position.00000011_3934      ; core_dual:inst4|core:inst|pri[0]    ; CS         ; CS       ; None                       ; None                       ; 4.334 ns                 ;
; Not operational: Clock Skew > Data Delay ; pr:inst|position.00000101_3656      ; core_dual:inst4|core:inst|pri[0]    ; CS         ; CS       ; None                       ; None                       ; 4.347 ns                 ;
; Not operational: Clock Skew > Data Delay ; pr:inst|position.00000011_3934      ; core_dual:inst4|core:inst|pri[1]    ; CS         ; CS       ; None                       ; None                       ; 4.381 ns                 ;
; Not operational: Clock Skew > Data Delay ; pr:inst|position.00000001_4212      ; core_dual:inst4|core:inst|pri[0]    ; CS         ; CS       ; None                       ; None                       ; 4.469 ns                 ;
; Not operational: Clock Skew > Data Delay ; pr:inst|position.00000001_4212      ; core_dual:inst4|core:inst|pri[1]    ; CS         ; CS       ; None                       ; None                       ; 4.516 ns                 ;
; Not operational: Clock Skew > Data Delay ; pr:inst|position.00000011_3934      ; core_dual:inst4|core:inst|pri[2]    ; CS         ; CS       ; None                       ; None                       ; 4.271 ns                 ;
; Not operational: Clock Skew > Data Delay ; pr:inst|position.00000001_4212      ; core_dual:inst4|core:inst|pri[2]    ; CS         ; CS       ; None                       ; None                       ; 4.406 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[5]      ; pr:inst|position.00000101_3656      ; CS         ; CS       ; None                       ; None                       ; 2.479 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[7]      ; pr:inst|position.00000010_4073      ; CS         ; CS       ; None                       ; None                       ; 2.614 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[7]      ; pr:inst|position.00000001_4212      ; CS         ; CS       ; None                       ; None                       ; 2.549 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[7]      ; pr:inst|position.00000000_4351      ; CS         ; CS       ; None                       ; None                       ; 2.540 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[2]      ; pr:inst|position.00000111_3378      ; CS         ; CS       ; None                       ; None                       ; 2.853 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[7]      ; pr:inst|position.00000110_3517      ; CS         ; CS       ; None                       ; None                       ; 3.046 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[7]      ; pr:inst|position.00000111_3378      ; CS         ; CS       ; None                       ; None                       ; 2.943 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[2]      ; pr:inst|position.00000101_3656      ; CS         ; CS       ; None                       ; None                       ; 2.856 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[2]      ; pr:inst|position.00000010_4073      ; CS         ; CS       ; None                       ; None                       ; 3.013 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[7]      ; pr:inst|position.00000101_3656      ; CS         ; CS       ; None                       ; None                       ; 3.041 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[2]      ; pr:inst|position.00000011_3934      ; CS         ; CS       ; None                       ; None                       ; 3.073 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[1]      ; pr:inst|position.00000001_4212      ; CS         ; CS       ; None                       ; None                       ; 3.066 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[0]      ; pr:inst|position.00000010_4073      ; CS         ; CS       ; None                       ; None                       ; 3.218 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[0]      ; pr:inst|position.00000111_3378      ; CS         ; CS       ; None                       ; None                       ; 3.221 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[5]      ; pr:inst|position.00000001_4212      ; CS         ; CS       ; None                       ; None                       ; 3.072 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[7]      ; pr:inst|position.00000011_3934      ; CS         ; CS       ; None                       ; None                       ; 3.154 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[0]      ; pr:inst|position.00000000_4351      ; CS         ; CS       ; None                       ; None                       ; 3.026 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[0]      ; pr:inst|position.00000110_3517      ; CS         ; CS       ; None                       ; None                       ; 3.494 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[1]      ; pr:inst|position.00000010_4073      ; CS         ; CS       ; None                       ; None                       ; 3.371 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[0]      ; pr:inst|position.00000011_3934      ; CS         ; CS       ; None                       ; None                       ; 3.327 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[4]      ; pr:inst|position.00000010_4073      ; CS         ; CS       ; None                       ; None                       ; 3.053 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[4]      ; pr:inst|position.00000111_3378      ; CS         ; CS       ; None                       ; None                       ; 3.056 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[7]      ; pr:inst|position.00000100_3795      ; CS         ; CS       ; None                       ; None                       ; 3.123 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[6]      ; pr:inst|position.00000111_3378      ; CS         ; CS       ; None                       ; None                       ; 3.124 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[0]      ; pr:inst|position.00000101_3656      ; CS         ; CS       ; None                       ; None                       ; 3.399 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[1]      ; pr:inst|position.00000111_3378      ; CS         ; CS       ; None                       ; None                       ; 3.504 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[0]      ; pr:inst|position.00000001_4212      ; CS         ; CS       ; None                       ; None                       ; 3.402 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[3]      ; pr:inst|position.00000011_3934      ; CS         ; CS       ; None                       ; None                       ; 3.081 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[5]      ; pr:inst|position.00000110_3517      ; CS         ; CS       ; None                       ; None                       ; 3.664 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[5]      ; pr:inst|position.00000011_3934      ; CS         ; CS       ; None                       ; None                       ; 3.433 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[4]      ; pr:inst|position.00000110_3517      ; CS         ; CS       ; None                       ; None                       ; 3.329 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[6]      ; pr:inst|position.00000010_4073      ; CS         ; CS       ; None                       ; None                       ; 3.192 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[4]      ; pr:inst|position.00000011_3934      ; CS         ; CS       ; None                       ; None                       ; 3.162 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[1]      ; pr:inst|position.00000110_3517      ; CS         ; CS       ; None                       ; None                       ; 3.777 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[5]      ; pr:inst|position.00000111_3378      ; CS         ; CS       ; None                       ; None                       ; 3.637 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[1]      ; pr:inst|position.00000100_3795      ; CS         ; CS       ; None                       ; None                       ; 3.345 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[1]      ; pr:inst|position.00000011_3934      ; CS         ; CS       ; None                       ; None                       ; 3.610 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[4]      ; pr:inst|position.00000101_3656      ; CS         ; CS       ; None                       ; None                       ; 3.234 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[2]      ; pr:inst|position.00000110_3517      ; CS         ; CS       ; None                       ; None                       ; 3.823 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[0]      ; pr:inst|position.00000100_3795      ; CS         ; CS       ; None                       ; None                       ; 3.370 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[4]      ; pr:inst|position.00000000_4351      ; CS         ; CS       ; None                       ; None                       ; 3.051 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[4]      ; pr:inst|position.00000001_4212      ; CS         ; CS       ; None                       ; None                       ; 3.237 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[5]      ; pr:inst|position.00000100_3795      ; CS         ; CS       ; None                       ; None                       ; 3.402 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[6]      ; pr:inst|position.00000110_3517      ; CS         ; CS       ; None                       ; None                       ; 3.540 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[1]      ; pr:inst|position.00000101_3656      ; CS         ; CS       ; None                       ; None                       ; 3.682 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[6]      ; pr:inst|position.00000011_3934      ; CS         ; CS       ; None                       ; None                       ; 3.379 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[5]      ; pr:inst|position.00000000_4351      ; CS         ; CS       ; None                       ; None                       ; 3.532 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[2]      ; pr:inst|position.00000000_4351      ; CS         ; CS       ; None                       ; None                       ; 3.554 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[5]      ; pr:inst|position.00000010_4073      ; CS         ; CS       ; None                       ; None                       ; 3.881 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[6]      ; pr:inst|position.00000101_3656      ; CS         ; CS       ; None                       ; None                       ; 3.451 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[6]      ; pr:inst|position.00000000_4351      ; CS         ; CS       ; None                       ; None                       ; 3.268 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[6]      ; pr:inst|position.00000001_4212      ; CS         ; CS       ; None                       ; None                       ; 3.454 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[4]      ; pr:inst|position.00000100_3795      ; CS         ; CS       ; None                       ; None                       ; 3.278 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[2]      ; pr:inst|position.00000001_4212      ; CS         ; CS       ; None                       ; None                       ; 3.846 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[3]      ; pr:inst|position.00000101_3656      ; CS         ; CS       ; None                       ; None                       ; 3.596 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[2]      ; pr:inst|position.00000100_3795      ; CS         ; CS       ; None                       ; None                       ; 3.761 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[3]      ; pr:inst|position.00000000_4351      ; CS         ; CS       ; None                       ; None                       ; 3.466 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[3]      ; pr:inst|position.00000010_4073      ; CS         ; CS       ; None                       ; None                       ; 3.791 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[3]      ; pr:inst|position.00000111_3378      ; CS         ; CS       ; None                       ; None                       ; 3.794 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[6]      ; pr:inst|position.00000100_3795      ; CS         ; CS       ; None                       ; None                       ; 3.495 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[3]      ; pr:inst|position.00000110_3517      ; CS         ; CS       ; None                       ; None                       ; 4.009 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[1]      ; pr:inst|position.00000000_4351      ; CS         ; CS       ; None                       ; None                       ; 4.037 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[3]      ; pr:inst|position.00000001_4212      ; CS         ; CS       ; None                       ; None                       ; 3.975 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[3]      ; pr:inst|position.00000100_3795      ; CS         ; CS       ; None                       ; None                       ; 3.778 ns                 ;
; Not operational: Clock Skew > Data Delay ; core_dual:inst4|core:inst|write2    ; core_dual:inst4|core:inst|state.001 ; CS         ; CS       ; None                       ; None                       ; 1.713 ns                 ;
; Not operational: Clock Skew > Data Delay ; core_dual:inst4|core:inst|write2    ; core_dual:inst4|core:inst|state.010 ; CS         ; CS       ; None                       ; None                       ; 1.729 ns                 ;
+------------------------------------------+-------------------------------------+-------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'A0'                                                                                                                                                                                                                  ;
+------------------------------------------+-------------------------------------+-------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                ; To                                  ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-------------------------------------+-------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; core_dual:inst4|core:inst|icw4[1]   ; core_dual:inst4|core:inst|pri[2]    ; A0         ; A0       ; None                       ; None                       ; 2.041 ns                 ;
; Not operational: Clock Skew > Data Delay ; core_dual:inst4|core:inst|icw4[1]   ; core_dual:inst4|core:inst|pri[1]    ; A0         ; A0       ; None                       ; None                       ; 2.679 ns                 ;
; Not operational: Clock Skew > Data Delay ; core_dual:inst4|core:inst|icw4[1]   ; core_dual:inst4|core:inst|pri[0]    ; A0         ; A0       ; None                       ; None                       ; 2.709 ns                 ;
; Not operational: Clock Skew > Data Delay ; core_dual:inst4|core:inst|ocw2[1]   ; core_dual:inst4|core:inst|pri[1]    ; A0         ; A0       ; None                       ; None                       ; 1.973 ns                 ;
; Not operational: Clock Skew > Data Delay ; core_dual:inst4|core:inst|ocw2[2]   ; core_dual:inst4|core:inst|pri[2]    ; A0         ; A0       ; None                       ; None                       ; 2.265 ns                 ;
; Not operational: Clock Skew > Data Delay ; core_dual:inst4|core:inst|ocw2[0]   ; core_dual:inst4|core:inst|pri[0]    ; A0         ; A0       ; None                       ; None                       ; 2.049 ns                 ;
; Not operational: Clock Skew > Data Delay ; core_dual:inst4|core:inst|ocw2[6]   ; core_dual:inst4|core:inst|pri[2]    ; A0         ; A0       ; None                       ; None                       ; 2.218 ns                 ;
; Not operational: Clock Skew > Data Delay ; core_dual:inst4|core:inst|state.101 ; core_dual:inst4|core:inst|pri[1]    ; A0         ; A0       ; None                       ; None                       ; 4.756 ns                 ;
; Not operational: Clock Skew > Data Delay ; core_dual:inst4|core:inst|state.101 ; core_dual:inst4|core:inst|pri[0]    ; A0         ; A0       ; None                       ; None                       ; 4.765 ns                 ;
; Not operational: Clock Skew > Data Delay ; core_dual:inst4|core:inst|state.101 ; core_dual:inst4|core:inst|pri[2]    ; A0         ; A0       ; None                       ; None                       ; 4.563 ns                 ;
; Not operational: Clock Skew > Data Delay ; core_dual:inst4|core:inst|ocw2[6]   ; core_dual:inst4|core:inst|pri[1]    ; A0         ; A0       ; None                       ; None                       ; 2.856 ns                 ;
; Not operational: Clock Skew > Data Delay ; core_dual:inst4|core:inst|ocw2[6]   ; core_dual:inst4|core:inst|pri[0]    ; A0         ; A0       ; None                       ; None                       ; 2.886 ns                 ;
; Not operational: Clock Skew > Data Delay ; core_dual:inst4|core:inst|ocw2[2]   ; core_dual:inst4|core:inst|pri[1]    ; A0         ; A0       ; None                       ; None                       ; 3.092 ns                 ;
; Not operational: Clock Skew > Data Delay ; core_dual:inst4|core:inst|ocw2[2]   ; core_dual:inst4|core:inst|pri[0]    ; A0         ; A0       ; None                       ; None                       ; 3.251 ns                 ;
; Not operational: Clock Skew > Data Delay ; core_dual:inst4|core:inst|ocw2[0]   ; core_dual:inst4|core:inst|pri[1]    ; A0         ; A0       ; None                       ; None                       ; 2.958 ns                 ;
; Not operational: Clock Skew > Data Delay ; core_dual:inst4|core:inst|ocw2[0]   ; core_dual:inst4|core:inst|pri[2]    ; A0         ; A0       ; None                       ; None                       ; 2.726 ns                 ;
; Not operational: Clock Skew > Data Delay ; core_dual:inst4|core:inst|ocw2[1]   ; core_dual:inst4|core:inst|pri[0]    ; A0         ; A0       ; None                       ; None                       ; 3.531 ns                 ;
; Not operational: Clock Skew > Data Delay ; core_dual:inst4|core:inst|ocw2[1]   ; core_dual:inst4|core:inst|pri[2]    ; A0         ; A0       ; None                       ; None                       ; 3.377 ns                 ;
; Not operational: Clock Skew > Data Delay ; core_dual:inst4|core:inst|ocw2[5]   ; core_dual:inst4|core:inst|pri[1]    ; A0         ; A0       ; None                       ; None                       ; 3.843 ns                 ;
; Not operational: Clock Skew > Data Delay ; core_dual:inst4|core:inst|ocw2[5]   ; core_dual:inst4|core:inst|pri[0]    ; A0         ; A0       ; None                       ; None                       ; 3.852 ns                 ;
; Not operational: Clock Skew > Data Delay ; core_dual:inst4|core:inst|ocw2[5]   ; core_dual:inst4|core:inst|pri[2]    ; A0         ; A0       ; None                       ; None                       ; 3.650 ns                 ;
; Not operational: Clock Skew > Data Delay ; pr:inst|position.00000100_3795      ; core_dual:inst4|core:inst|pri[1]    ; A0         ; A0       ; None                       ; None                       ; 3.937 ns                 ;
; Not operational: Clock Skew > Data Delay ; pr:inst|position.00000100_3795      ; core_dual:inst4|core:inst|pri[2]    ; A0         ; A0       ; None                       ; None                       ; 3.705 ns                 ;
; Not operational: Clock Skew > Data Delay ; pr:inst|position.00000100_3795      ; core_dual:inst4|core:inst|pri[0]    ; A0         ; A0       ; None                       ; None                       ; 4.037 ns                 ;
; Not operational: Clock Skew > Data Delay ; pr:inst|position.00000111_3378      ; core_dual:inst4|core:inst|pri[1]    ; A0         ; A0       ; None                       ; None                       ; 3.733 ns                 ;
; Not operational: Clock Skew > Data Delay ; pr:inst|position.00000111_3378      ; core_dual:inst4|core:inst|pri[2]    ; A0         ; A0       ; None                       ; None                       ; 3.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; pr:inst|position.00000111_3378      ; core_dual:inst4|core:inst|pri[0]    ; A0         ; A0       ; None                       ; None                       ; 3.846 ns                 ;
; Not operational: Clock Skew > Data Delay ; pr:inst|position.00000110_3517      ; core_dual:inst4|core:inst|pri[1]    ; A0         ; A0       ; None                       ; None                       ; 3.851 ns                 ;
; Not operational: Clock Skew > Data Delay ; pr:inst|position.00000010_4073      ; core_dual:inst4|core:inst|pri[1]    ; A0         ; A0       ; None                       ; None                       ; 4.006 ns                 ;
; Not operational: Clock Skew > Data Delay ; pr:inst|position.00000110_3517      ; core_dual:inst4|core:inst|pri[2]    ; A0         ; A0       ; None                       ; None                       ; 3.619 ns                 ;
; Not operational: Clock Skew > Data Delay ; pr:inst|position.00000010_4073      ; core_dual:inst4|core:inst|pri[2]    ; A0         ; A0       ; None                       ; None                       ; 3.774 ns                 ;
; Not operational: Clock Skew > Data Delay ; pr:inst|position.00000110_3517      ; core_dual:inst4|core:inst|pri[0]    ; A0         ; A0       ; None                       ; None                       ; 3.951 ns                 ;
; Not operational: Clock Skew > Data Delay ; pr:inst|position.00000010_4073      ; core_dual:inst4|core:inst|pri[0]    ; A0         ; A0       ; None                       ; None                       ; 4.119 ns                 ;
; Not operational: Clock Skew > Data Delay ; pr:inst|position.00000101_3656      ; core_dual:inst4|core:inst|pri[1]    ; A0         ; A0       ; None                       ; None                       ; 4.247 ns                 ;
; Not operational: Clock Skew > Data Delay ; pr:inst|position.00000101_3656      ; core_dual:inst4|core:inst|pri[2]    ; A0         ; A0       ; None                       ; None                       ; 4.015 ns                 ;
; Not operational: Clock Skew > Data Delay ; pr:inst|position.00000011_3934      ; core_dual:inst4|core:inst|pri[0]    ; A0         ; A0       ; None                       ; None                       ; 4.334 ns                 ;
; Not operational: Clock Skew > Data Delay ; pr:inst|position.00000101_3656      ; core_dual:inst4|core:inst|pri[0]    ; A0         ; A0       ; None                       ; None                       ; 4.347 ns                 ;
; Not operational: Clock Skew > Data Delay ; pr:inst|position.00000011_3934      ; core_dual:inst4|core:inst|pri[1]    ; A0         ; A0       ; None                       ; None                       ; 4.381 ns                 ;
; Not operational: Clock Skew > Data Delay ; pr:inst|position.00000001_4212      ; core_dual:inst4|core:inst|pri[0]    ; A0         ; A0       ; None                       ; None                       ; 4.469 ns                 ;
; Not operational: Clock Skew > Data Delay ; pr:inst|position.00000001_4212      ; core_dual:inst4|core:inst|pri[1]    ; A0         ; A0       ; None                       ; None                       ; 4.516 ns                 ;
; Not operational: Clock Skew > Data Delay ; pr:inst|position.00000011_3934      ; core_dual:inst4|core:inst|pri[2]    ; A0         ; A0       ; None                       ; None                       ; 4.271 ns                 ;
; Not operational: Clock Skew > Data Delay ; pr:inst|position.00000001_4212      ; core_dual:inst4|core:inst|pri[2]    ; A0         ; A0       ; None                       ; None                       ; 4.406 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[5]      ; pr:inst|position.00000101_3656      ; A0         ; A0       ; None                       ; None                       ; 2.479 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[7]      ; pr:inst|position.00000010_4073      ; A0         ; A0       ; None                       ; None                       ; 2.614 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[7]      ; pr:inst|position.00000001_4212      ; A0         ; A0       ; None                       ; None                       ; 2.549 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[7]      ; pr:inst|position.00000000_4351      ; A0         ; A0       ; None                       ; None                       ; 2.540 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[2]      ; pr:inst|position.00000111_3378      ; A0         ; A0       ; None                       ; None                       ; 2.853 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[7]      ; pr:inst|position.00000110_3517      ; A0         ; A0       ; None                       ; None                       ; 3.046 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[7]      ; pr:inst|position.00000111_3378      ; A0         ; A0       ; None                       ; None                       ; 2.943 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[2]      ; pr:inst|position.00000101_3656      ; A0         ; A0       ; None                       ; None                       ; 2.856 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[2]      ; pr:inst|position.00000010_4073      ; A0         ; A0       ; None                       ; None                       ; 3.013 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[7]      ; pr:inst|position.00000101_3656      ; A0         ; A0       ; None                       ; None                       ; 3.041 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[2]      ; pr:inst|position.00000011_3934      ; A0         ; A0       ; None                       ; None                       ; 3.073 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[1]      ; pr:inst|position.00000001_4212      ; A0         ; A0       ; None                       ; None                       ; 3.066 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[0]      ; pr:inst|position.00000010_4073      ; A0         ; A0       ; None                       ; None                       ; 3.218 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[0]      ; pr:inst|position.00000111_3378      ; A0         ; A0       ; None                       ; None                       ; 3.221 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[5]      ; pr:inst|position.00000001_4212      ; A0         ; A0       ; None                       ; None                       ; 3.072 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[7]      ; pr:inst|position.00000011_3934      ; A0         ; A0       ; None                       ; None                       ; 3.154 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[0]      ; pr:inst|position.00000000_4351      ; A0         ; A0       ; None                       ; None                       ; 3.026 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[0]      ; pr:inst|position.00000110_3517      ; A0         ; A0       ; None                       ; None                       ; 3.494 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[1]      ; pr:inst|position.00000010_4073      ; A0         ; A0       ; None                       ; None                       ; 3.371 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[0]      ; pr:inst|position.00000011_3934      ; A0         ; A0       ; None                       ; None                       ; 3.327 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[4]      ; pr:inst|position.00000010_4073      ; A0         ; A0       ; None                       ; None                       ; 3.053 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[4]      ; pr:inst|position.00000111_3378      ; A0         ; A0       ; None                       ; None                       ; 3.056 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[7]      ; pr:inst|position.00000100_3795      ; A0         ; A0       ; None                       ; None                       ; 3.123 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[6]      ; pr:inst|position.00000111_3378      ; A0         ; A0       ; None                       ; None                       ; 3.124 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[0]      ; pr:inst|position.00000101_3656      ; A0         ; A0       ; None                       ; None                       ; 3.399 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[1]      ; pr:inst|position.00000111_3378      ; A0         ; A0       ; None                       ; None                       ; 3.504 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[0]      ; pr:inst|position.00000001_4212      ; A0         ; A0       ; None                       ; None                       ; 3.402 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[3]      ; pr:inst|position.00000011_3934      ; A0         ; A0       ; None                       ; None                       ; 3.081 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[5]      ; pr:inst|position.00000110_3517      ; A0         ; A0       ; None                       ; None                       ; 3.664 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[5]      ; pr:inst|position.00000011_3934      ; A0         ; A0       ; None                       ; None                       ; 3.433 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[4]      ; pr:inst|position.00000110_3517      ; A0         ; A0       ; None                       ; None                       ; 3.329 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[6]      ; pr:inst|position.00000010_4073      ; A0         ; A0       ; None                       ; None                       ; 3.192 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[4]      ; pr:inst|position.00000011_3934      ; A0         ; A0       ; None                       ; None                       ; 3.162 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[1]      ; pr:inst|position.00000110_3517      ; A0         ; A0       ; None                       ; None                       ; 3.777 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[5]      ; pr:inst|position.00000111_3378      ; A0         ; A0       ; None                       ; None                       ; 3.637 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[1]      ; pr:inst|position.00000100_3795      ; A0         ; A0       ; None                       ; None                       ; 3.345 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[1]      ; pr:inst|position.00000011_3934      ; A0         ; A0       ; None                       ; None                       ; 3.610 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[4]      ; pr:inst|position.00000101_3656      ; A0         ; A0       ; None                       ; None                       ; 3.234 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[2]      ; pr:inst|position.00000110_3517      ; A0         ; A0       ; None                       ; None                       ; 3.823 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[0]      ; pr:inst|position.00000100_3795      ; A0         ; A0       ; None                       ; None                       ; 3.370 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[4]      ; pr:inst|position.00000000_4351      ; A0         ; A0       ; None                       ; None                       ; 3.051 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[4]      ; pr:inst|position.00000001_4212      ; A0         ; A0       ; None                       ; None                       ; 3.237 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[5]      ; pr:inst|position.00000100_3795      ; A0         ; A0       ; None                       ; None                       ; 3.402 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[6]      ; pr:inst|position.00000110_3517      ; A0         ; A0       ; None                       ; None                       ; 3.540 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[1]      ; pr:inst|position.00000101_3656      ; A0         ; A0       ; None                       ; None                       ; 3.682 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[6]      ; pr:inst|position.00000011_3934      ; A0         ; A0       ; None                       ; None                       ; 3.379 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[5]      ; pr:inst|position.00000000_4351      ; A0         ; A0       ; None                       ; None                       ; 3.532 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[2]      ; pr:inst|position.00000000_4351      ; A0         ; A0       ; None                       ; None                       ; 3.554 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[5]      ; pr:inst|position.00000010_4073      ; A0         ; A0       ; None                       ; None                       ; 3.881 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[6]      ; pr:inst|position.00000101_3656      ; A0         ; A0       ; None                       ; None                       ; 3.451 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[6]      ; pr:inst|position.00000000_4351      ; A0         ; A0       ; None                       ; None                       ; 3.268 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[6]      ; pr:inst|position.00000001_4212      ; A0         ; A0       ; None                       ; None                       ; 3.454 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[4]      ; pr:inst|position.00000100_3795      ; A0         ; A0       ; None                       ; None                       ; 3.278 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[2]      ; pr:inst|position.00000001_4212      ; A0         ; A0       ; None                       ; None                       ; 3.846 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[3]      ; pr:inst|position.00000101_3656      ; A0         ; A0       ; None                       ; None                       ; 3.596 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[2]      ; pr:inst|position.00000100_3795      ; A0         ; A0       ; None                       ; None                       ; 3.761 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[3]      ; pr:inst|position.00000000_4351      ; A0         ; A0       ; None                       ; None                       ; 3.466 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[3]      ; pr:inst|position.00000010_4073      ; A0         ; A0       ; None                       ; None                       ; 3.791 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[3]      ; pr:inst|position.00000111_3378      ; A0         ; A0       ; None                       ; None                       ; 3.794 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[6]      ; pr:inst|position.00000100_3795      ; A0         ; A0       ; None                       ; None                       ; 3.495 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[3]      ; pr:inst|position.00000110_3517      ; A0         ; A0       ; None                       ; None                       ; 4.009 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[1]      ; pr:inst|position.00000000_4351      ; A0         ; A0       ; None                       ; None                       ; 4.037 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[3]      ; pr:inst|position.00000001_4212      ; A0         ; A0       ; None                       ; None                       ; 3.975 ns                 ;
; Not operational: Clock Skew > Data Delay ; imr_a:inst9|imr:inst|imrreg[3]      ; pr:inst|position.00000100_3795      ; A0         ; A0       ; None                       ; None                       ; 3.778 ns                 ;
; Not operational: Clock Skew > Data Delay ; core_dual:inst4|core:inst|write2    ; core_dual:inst4|core:inst|state.001 ; A0         ; A0       ; None                       ; None                       ; 1.713 ns                 ;
; Not operational: Clock Skew > Data Delay ; core_dual:inst4|core:inst|write2    ; core_dual:inst4|core:inst|state.010 ; A0         ; A0       ; None                       ; None                       ; 1.729 ns                 ;
+------------------------------------------+-------------------------------------+-------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'INTA'                                                                                                                                                                                                         ;
+------------------------------------------+---------------------------------+----------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                            ; To                               ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+---------------------------------+----------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; core_dual:inst4|core:inst|flag2 ; core_dual:inst4|core:inst|pri[1] ; INTA       ; INTA     ; None                       ; None                       ; 4.193 ns                 ;
; Not operational: Clock Skew > Data Delay ; core_dual:inst4|core:inst|flag2 ; core_dual:inst4|core:inst|pri[2] ; INTA       ; INTA     ; None                       ; None                       ; 3.961 ns                 ;
; Not operational: Clock Skew > Data Delay ; core_dual:inst4|core:inst|flag2 ; core_dual:inst4|core:inst|pri[0] ; INTA       ; INTA     ; None                       ; None                       ; 4.352 ns                 ;
; Not operational: Clock Skew > Data Delay ; pr:inst|position.00000100_3795  ; core_dual:inst4|core:inst|pri[1] ; INTA       ; INTA     ; None                       ; None                       ; 3.937 ns                 ;
; Not operational: Clock Skew > Data Delay ; pr:inst|position.00000100_3795  ; core_dual:inst4|core:inst|pri[2] ; INTA       ; INTA     ; None                       ; None                       ; 3.705 ns                 ;
; Not operational: Clock Skew > Data Delay ; pr:inst|position.00000100_3795  ; core_dual:inst4|core:inst|pri[0] ; INTA       ; INTA     ; None                       ; None                       ; 4.037 ns                 ;
; Not operational: Clock Skew > Data Delay ; pr:inst|position.00000111_3378  ; core_dual:inst4|core:inst|pri[1] ; INTA       ; INTA     ; None                       ; None                       ; 3.733 ns                 ;
; Not operational: Clock Skew > Data Delay ; pr:inst|position.00000111_3378  ; core_dual:inst4|core:inst|pri[2] ; INTA       ; INTA     ; None                       ; None                       ; 3.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; pr:inst|position.00000111_3378  ; core_dual:inst4|core:inst|pri[0] ; INTA       ; INTA     ; None                       ; None                       ; 3.846 ns                 ;
; Not operational: Clock Skew > Data Delay ; pr:inst|position.00000110_3517  ; core_dual:inst4|core:inst|pri[1] ; INTA       ; INTA     ; None                       ; None                       ; 3.851 ns                 ;
; Not operational: Clock Skew > Data Delay ; pr:inst|position.00000010_4073  ; core_dual:inst4|core:inst|pri[1] ; INTA       ; INTA     ; None                       ; None                       ; 4.006 ns                 ;
; Not operational: Clock Skew > Data Delay ; pr:inst|position.00000110_3517  ; core_dual:inst4|core:inst|pri[2] ; INTA       ; INTA     ; None                       ; None                       ; 3.619 ns                 ;
; Not operational: Clock Skew > Data Delay ; pr:inst|position.00000010_4073  ; core_dual:inst4|core:inst|pri[2] ; INTA       ; INTA     ; None                       ; None                       ; 3.774 ns                 ;
; Not operational: Clock Skew > Data Delay ; pr:inst|position.00000110_3517  ; core_dual:inst4|core:inst|pri[0] ; INTA       ; INTA     ; None                       ; None                       ; 3.951 ns                 ;
; Not operational: Clock Skew > Data Delay ; pr:inst|position.00000010_4073  ; core_dual:inst4|core:inst|pri[0] ; INTA       ; INTA     ; None                       ; None                       ; 4.119 ns                 ;
; Not operational: Clock Skew > Data Delay ; pr:inst|position.00000101_3656  ; core_dual:inst4|core:inst|pri[1] ; INTA       ; INTA     ; None                       ; None                       ; 4.247 ns                 ;
; Not operational: Clock Skew > Data Delay ; pr:inst|position.00000101_3656  ; core_dual:inst4|core:inst|pri[2] ; INTA       ; INTA     ; None                       ; None                       ; 4.015 ns                 ;
; Not operational: Clock Skew > Data Delay ; pr:inst|position.00000011_3934  ; core_dual:inst4|core:inst|pri[0] ; INTA       ; INTA     ; None                       ; None                       ; 4.334 ns                 ;
; Not operational: Clock Skew > Data Delay ; pr:inst|position.00000101_3656  ; core_dual:inst4|core:inst|pri[0] ; INTA       ; INTA     ; None                       ; None                       ; 4.347 ns                 ;
; Not operational: Clock Skew > Data Delay ; pr:inst|position.00000011_3934  ; core_dual:inst4|core:inst|pri[1] ; INTA       ; INTA     ; None                       ; None                       ; 4.381 ns                 ;
; Not operational: Clock Skew > Data Delay ; pr:inst|position.00000001_4212  ; core_dual:inst4|core:inst|pri[0] ; INTA       ; INTA     ; None                       ; None                       ; 4.469 ns                 ;
; Not operational: Clock Skew > Data Delay ; pr:inst|position.00000001_4212  ; core_dual:inst4|core:inst|pri[1] ; INTA       ; INTA     ; None                       ; None                       ; 4.516 ns                 ;
; Not operational: Clock Skew > Data Delay ; pr:inst|position.00000011_3934  ; core_dual:inst4|core:inst|pri[2] ; INTA       ; INTA     ; None                       ; None                       ; 4.271 ns                 ;
; Not operational: Clock Skew > Data Delay ; pr:inst|position.00000001_4212  ; core_dual:inst4|core:inst|pri[2] ; INTA       ; INTA     ; None                       ; None                       ; 4.406 ns                 ;
; Not operational: Clock Skew > Data Delay ; irr_a:inst8|irr:inst|irrreg[5]  ; pr:inst|position.00000001_4212   ; INTA       ; INTA     ; None                       ; None                       ; 2.171 ns                 ;
; Not operational: Clock Skew > Data Delay ; irr_a:inst8|irr:inst|irrreg[0]  ; pr:inst|position.00000011_3934   ; INTA       ; INTA     ; None                       ; None                       ; 2.238 ns                 ;
; Not operational: Clock Skew > Data Delay ; irr_a:inst8|irr:inst|irrreg[0]  ; pr:inst|position.00000100_3795   ; INTA       ; INTA     ; None                       ; None                       ; 2.206 ns                 ;
; Not operational: Clock Skew > Data Delay ; irr_a:inst8|irr:inst|irrreg[7]  ; pr:inst|position.00000010_4073   ; INTA       ; INTA     ; None                       ; None                       ; 3.044 ns                 ;
; Not operational: Clock Skew > Data Delay ; irr_a:inst8|irr:inst|irrreg[7]  ; pr:inst|position.00000001_4212   ; INTA       ; INTA     ; None                       ; None                       ; 2.979 ns                 ;
; Not operational: Clock Skew > Data Delay ; irr_a:inst8|irr:inst|irrreg[2]  ; pr:inst|position.00000111_3378   ; INTA       ; INTA     ; None                       ; None                       ; 2.557 ns                 ;
; Not operational: Clock Skew > Data Delay ; irr_a:inst8|irr:inst|irrreg[7]  ; pr:inst|position.00000000_4351   ; INTA       ; INTA     ; None                       ; None                       ; 2.970 ns                 ;
; Not operational: Clock Skew > Data Delay ; irr_a:inst8|irr:inst|irrreg[7]  ; pr:inst|position.00000110_3517   ; INTA       ; INTA     ; None                       ; None                       ; 3.476 ns                 ;
; Not operational: Clock Skew > Data Delay ; irr_a:inst8|irr:inst|irrreg[7]  ; pr:inst|position.00000111_3378   ; INTA       ; INTA     ; None                       ; None                       ; 3.373 ns                 ;
; Not operational: Clock Skew > Data Delay ; irr_a:inst8|irr:inst|irrreg[3]  ; pr:inst|position.00000011_3934   ; INTA       ; INTA     ; None                       ; None                       ; 2.721 ns                 ;
; Not operational: Clock Skew > Data Delay ; irr_a:inst8|irr:inst|irrreg[2]  ; pr:inst|position.00000010_4073   ; INTA       ; INTA     ; None                       ; None                       ; 2.847 ns                 ;
; Not operational: Clock Skew > Data Delay ; irr_a:inst8|irr:inst|irrreg[5]  ; pr:inst|position.00000101_3656   ; INTA       ; INTA     ; None                       ; None                       ; 2.964 ns                 ;
; Not operational: Clock Skew > Data Delay ; irr_a:inst8|irr:inst|irrreg[7]  ; pr:inst|position.00000101_3656   ; INTA       ; INTA     ; None                       ; None                       ; 3.471 ns                 ;
; Not operational: Clock Skew > Data Delay ; irr_a:inst8|irr:inst|irrreg[4]  ; pr:inst|position.00000010_4073   ; INTA       ; INTA     ; None                       ; None                       ; 2.967 ns                 ;
; Not operational: Clock Skew > Data Delay ; irr_a:inst8|irr:inst|irrreg[4]  ; pr:inst|position.00000111_3378   ; INTA       ; INTA     ; None                       ; None                       ; 2.970 ns                 ;
; Not operational: Clock Skew > Data Delay ; irr_a:inst8|irr:inst|irrreg[1]  ; pr:inst|position.00000010_4073   ; INTA       ; INTA     ; None                       ; None                       ; 3.139 ns                 ;
; Not operational: Clock Skew > Data Delay ; irr_a:inst8|irr:inst|irrreg[1]  ; pr:inst|position.00000001_4212   ; INTA       ; INTA     ; None                       ; None                       ; 3.008 ns                 ;
; Not operational: Clock Skew > Data Delay ; irr_a:inst8|irr:inst|irrreg[0]  ; pr:inst|position.00000000_4351   ; INTA       ; INTA     ; None                       ; None                       ; 2.845 ns                 ;
; Not operational: Clock Skew > Data Delay ; irr_a:inst8|irr:inst|irrreg[7]  ; pr:inst|position.00000011_3934   ; INTA       ; INTA     ; None                       ; None                       ; 3.584 ns                 ;
; Not operational: Clock Skew > Data Delay ; irr_a:inst8|irr:inst|irrreg[4]  ; pr:inst|position.00000100_3795   ; INTA       ; INTA     ; None                       ; None                       ; 2.723 ns                 ;
; Not operational: Clock Skew > Data Delay ; irr_a:inst8|irr:inst|irrreg[3]  ; pr:inst|position.00000110_3517   ; INTA       ; INTA     ; None                       ; None                       ; 3.241 ns                 ;
; Not operational: Clock Skew > Data Delay ; irr_a:inst8|irr:inst|irrreg[4]  ; pr:inst|position.00000110_3517   ; INTA       ; INTA     ; None                       ; None                       ; 3.243 ns                 ;
; Not operational: Clock Skew > Data Delay ; irr_a:inst8|irr:inst|irrreg[0]  ; pr:inst|position.00000001_4212   ; INTA       ; INTA     ; None                       ; None                       ; 3.154 ns                 ;
; Not operational: Clock Skew > Data Delay ; irr_a:inst8|irr:inst|irrreg[6]  ; pr:inst|position.00000110_3517   ; INTA       ; INTA     ; None                       ; None                       ; 3.619 ns                 ;
; Not operational: Clock Skew > Data Delay ; irr_a:inst8|irr:inst|irrreg[5]  ; pr:inst|position.00000110_3517   ; INTA       ; INTA     ; None                       ; None                       ; 3.436 ns                 ;
; Not operational: Clock Skew > Data Delay ; irr_a:inst8|irr:inst|irrreg[5]  ; pr:inst|position.00000011_3934   ; INTA       ; INTA     ; None                       ; None                       ; 3.205 ns                 ;
; Not operational: Clock Skew > Data Delay ; irr_a:inst8|irr:inst|irrreg[4]  ; pr:inst|position.00000011_3934   ; INTA       ; INTA     ; None                       ; None                       ; 3.076 ns                 ;
; Not operational: Clock Skew > Data Delay ; irr_a:inst8|irr:inst|irrreg[3]  ; pr:inst|position.00000000_4351   ; INTA       ; INTA     ; None                       ; None                       ; 2.888 ns                 ;
; Not operational: Clock Skew > Data Delay ; irr_a:inst8|irr:inst|irrreg[2]  ; pr:inst|position.00000011_3934   ; INTA       ; INTA     ; None                       ; None                       ; 3.108 ns                 ;
; Not operational: Clock Skew > Data Delay ; irr_a:inst8|irr:inst|irrreg[3]  ; pr:inst|position.00000010_4073   ; INTA       ; INTA     ; None                       ; None                       ; 3.213 ns                 ;
; Not operational: Clock Skew > Data Delay ; irr_a:inst8|irr:inst|irrreg[3]  ; pr:inst|position.00000101_3656   ; INTA       ; INTA     ; None                       ; None                       ; 3.113 ns                 ;
; Not operational: Clock Skew > Data Delay ; irr_a:inst8|irr:inst|irrreg[3]  ; pr:inst|position.00000111_3378   ; INTA       ; INTA     ; None                       ; None                       ; 3.216 ns                 ;
; Not operational: Clock Skew > Data Delay ; irr_a:inst8|irr:inst|irrreg[6]  ; pr:inst|position.00000111_3378   ; INTA       ; INTA     ; None                       ; None                       ; 3.556 ns                 ;
; Not operational: Clock Skew > Data Delay ; irr_a:inst8|irr:inst|irrreg[1]  ; pr:inst|position.00000111_3378   ; INTA       ; INTA     ; None                       ; None                       ; 3.390 ns                 ;
; Not operational: Clock Skew > Data Delay ; irr_a:inst8|irr:inst|irrreg[4]  ; pr:inst|position.00000101_3656   ; INTA       ; INTA     ; None                       ; None                       ; 3.148 ns                 ;
; Not operational: Clock Skew > Data Delay ; irr_a:inst8|irr:inst|irrreg[7]  ; pr:inst|position.00000100_3795   ; INTA       ; INTA     ; None                       ; None                       ; 3.553 ns                 ;
; Not operational: Clock Skew > Data Delay ; irr_a:inst8|irr:inst|irrreg[4]  ; pr:inst|position.00000000_4351   ; INTA       ; INTA     ; None                       ; None                       ; 2.965 ns                 ;
; Not operational: Clock Skew > Data Delay ; irr_a:inst8|irr:inst|irrreg[5]  ; pr:inst|position.00000111_3378   ; INTA       ; INTA     ; None                       ; None                       ; 3.409 ns                 ;
; Not operational: Clock Skew > Data Delay ; irr_a:inst8|irr:inst|irrreg[4]  ; pr:inst|position.00000001_4212   ; INTA       ; INTA     ; None                       ; None                       ; 3.151 ns                 ;
; Not operational: Clock Skew > Data Delay ; irr_a:inst8|irr:inst|irrreg[6]  ; pr:inst|position.00000010_4073   ; INTA       ; INTA     ; None                       ; None                       ; 3.662 ns                 ;
; Not operational: Clock Skew > Data Delay ; irr_a:inst8|irr:inst|irrreg[2]  ; pr:inst|position.00000101_3656   ; INTA       ; INTA     ; None                       ; None                       ; 3.248 ns                 ;
; Not operational: Clock Skew > Data Delay ; irr_a:inst8|irr:inst|irrreg[0]  ; pr:inst|position.00000010_4073   ; INTA       ; INTA     ; None                       ; None                       ; 3.502 ns                 ;
; Not operational: Clock Skew > Data Delay ; irr_a:inst8|irr:inst|irrreg[0]  ; pr:inst|position.00000111_3378   ; INTA       ; INTA     ; None                       ; None                       ; 3.505 ns                 ;
; Not operational: Clock Skew > Data Delay ; irr_a:inst8|irr:inst|irrreg[1]  ; pr:inst|position.00000110_3517   ; INTA       ; INTA     ; None                       ; None                       ; 3.663 ns                 ;
; Not operational: Clock Skew > Data Delay ; irr_a:inst8|irr:inst|irrreg[5]  ; pr:inst|position.00000100_3795   ; INTA       ; INTA     ; None                       ; None                       ; 3.174 ns                 ;
; Not operational: Clock Skew > Data Delay ; irr_a:inst8|irr:inst|irrreg[2]  ; pr:inst|position.00000110_3517   ; INTA       ; INTA     ; None                       ; None                       ; 3.536 ns                 ;
; Not operational: Clock Skew > Data Delay ; irr_a:inst8|irr:inst|irrreg[1]  ; pr:inst|position.00000011_3934   ; INTA       ; INTA     ; None                       ; None                       ; 3.496 ns                 ;
; Not operational: Clock Skew > Data Delay ; irr_a:inst8|irr:inst|irrreg[5]  ; pr:inst|position.00000000_4351   ; INTA       ; INTA     ; None                       ; None                       ; 3.304 ns                 ;
; Not operational: Clock Skew > Data Delay ; irr_a:inst8|irr:inst|irrreg[1]  ; pr:inst|position.00000100_3795   ; INTA       ; INTA     ; None                       ; None                       ; 3.287 ns                 ;
; Not operational: Clock Skew > Data Delay ; irr_a:inst8|irr:inst|irrreg[0]  ; pr:inst|position.00000110_3517   ; INTA       ; INTA     ; None                       ; None                       ; 3.778 ns                 ;
+------------------------------------------+---------------------------------+----------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'in[4]'                                                                                                                                                                                                          ;
+------------------------------------------+-----------------------------------+----------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                              ; To                               ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------------------+----------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; core_dual:inst4|core:inst|ocw2[1] ; core_dual:inst4|core:inst|pri[1] ; in[4]      ; in[4]    ; None                       ; None                       ; 1.973 ns                 ;
; Not operational: Clock Skew > Data Delay ; core_dual:inst4|core:inst|ocw2[2] ; core_dual:inst4|core:inst|pri[2] ; in[4]      ; in[4]    ; None                       ; None                       ; 2.265 ns                 ;
; Not operational: Clock Skew > Data Delay ; core_dual:inst4|core:inst|ocw2[0] ; core_dual:inst4|core:inst|pri[0] ; in[4]      ; in[4]    ; None                       ; None                       ; 2.049 ns                 ;
; Not operational: Clock Skew > Data Delay ; core_dual:inst4|core:inst|ocw2[6] ; core_dual:inst4|core:inst|pri[2] ; in[4]      ; in[4]    ; None                       ; None                       ; 2.218 ns                 ;
; Not operational: Clock Skew > Data Delay ; core_dual:inst4|core:inst|ocw2[6] ; core_dual:inst4|core:inst|pri[1] ; in[4]      ; in[4]    ; None                       ; None                       ; 2.856 ns                 ;
; Not operational: Clock Skew > Data Delay ; core_dual:inst4|core:inst|ocw2[6] ; core_dual:inst4|core:inst|pri[0] ; in[4]      ; in[4]    ; None                       ; None                       ; 2.886 ns                 ;
; Not operational: Clock Skew > Data Delay ; core_dual:inst4|core:inst|ocw2[2] ; core_dual:inst4|core:inst|pri[1] ; in[4]      ; in[4]    ; None                       ; None                       ; 3.092 ns                 ;
; Not operational: Clock Skew > Data Delay ; core_dual:inst4|core:inst|ocw2[2] ; core_dual:inst4|core:inst|pri[0] ; in[4]      ; in[4]    ; None                       ; None                       ; 3.251 ns                 ;
; Not operational: Clock Skew > Data Delay ; core_dual:inst4|core:inst|ocw2[0] ; core_dual:inst4|core:inst|pri[1] ; in[4]      ; in[4]    ; None                       ; None                       ; 2.958 ns                 ;
; Not operational: Clock Skew > Data Delay ; core_dual:inst4|core:inst|ocw2[0] ; core_dual:inst4|core:inst|pri[2] ; in[4]      ; in[4]    ; None                       ; None                       ; 2.726 ns                 ;
; Not operational: Clock Skew > Data Delay ; core_dual:inst4|core:inst|ocw2[1] ; core_dual:inst4|core:inst|pri[0] ; in[4]      ; in[4]    ; None                       ; None                       ; 3.531 ns                 ;
; Not operational: Clock Skew > Data Delay ; core_dual:inst4|core:inst|ocw2[1] ; core_dual:inst4|core:inst|pri[2] ; in[4]      ; in[4]    ; None                       ; None                       ; 3.377 ns                 ;
; Not operational: Clock Skew > Data Delay ; core_dual:inst4|core:inst|ocw2[5] ; core_dual:inst4|core:inst|pri[1] ; in[4]      ; in[4]    ; None                       ; None                       ; 3.843 ns                 ;
; Not operational: Clock Skew > Data Delay ; core_dual:inst4|core:inst|ocw2[5] ; core_dual:inst4|core:inst|pri[0] ; in[4]      ; in[4]    ; None                       ; None                       ; 3.852 ns                 ;
; Not operational: Clock Skew > Data Delay ; core_dual:inst4|core:inst|ocw2[5] ; core_dual:inst4|core:inst|pri[2] ; in[4]      ; in[4]    ; None                       ; None                       ; 3.650 ns                 ;
+------------------------------------------+-----------------------------------+----------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'en'                                                                                                                                                                                                             ;
+------------------------------------------+-----------------------------------+----------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                              ; To                               ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------------------+----------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; core_dual:inst4|core:inst|ocw2[1] ; core_dual:inst4|core:inst|pri[1] ; en         ; en       ; None                       ; None                       ; 1.973 ns                 ;
; Not operational: Clock Skew > Data Delay ; core_dual:inst4|core:inst|ocw2[2] ; core_dual:inst4|core:inst|pri[2] ; en         ; en       ; None                       ; None                       ; 2.265 ns                 ;
; Not operational: Clock Skew > Data Delay ; core_dual:inst4|core:inst|ocw2[0] ; core_dual:inst4|core:inst|pri[0] ; en         ; en       ; None                       ; None                       ; 2.049 ns                 ;
; Not operational: Clock Skew > Data Delay ; core_dual:inst4|core:inst|ocw2[6] ; core_dual:inst4|core:inst|pri[2] ; en         ; en       ; None                       ; None                       ; 2.218 ns                 ;
; Not operational: Clock Skew > Data Delay ; core_dual:inst4|core:inst|ocw2[6] ; core_dual:inst4|core:inst|pri[1] ; en         ; en       ; None                       ; None                       ; 2.856 ns                 ;
; Not operational: Clock Skew > Data Delay ; core_dual:inst4|core:inst|ocw2[6] ; core_dual:inst4|core:inst|pri[0] ; en         ; en       ; None                       ; None                       ; 2.886 ns                 ;
; Not operational: Clock Skew > Data Delay ; core_dual:inst4|core:inst|ocw2[2] ; core_dual:inst4|core:inst|pri[1] ; en         ; en       ; None                       ; None                       ; 3.092 ns                 ;
; Not operational: Clock Skew > Data Delay ; core_dual:inst4|core:inst|ocw2[2] ; core_dual:inst4|core:inst|pri[0] ; en         ; en       ; None                       ; None                       ; 3.251 ns                 ;
; Not operational: Clock Skew > Data Delay ; core_dual:inst4|core:inst|ocw2[0] ; core_dual:inst4|core:inst|pri[1] ; en         ; en       ; None                       ; None                       ; 2.958 ns                 ;
; Not operational: Clock Skew > Data Delay ; core_dual:inst4|core:inst|ocw2[0] ; core_dual:inst4|core:inst|pri[2] ; en         ; en       ; None                       ; None                       ; 2.726 ns                 ;
; Not operational: Clock Skew > Data Delay ; core_dual:inst4|core:inst|ocw2[1] ; core_dual:inst4|core:inst|pri[0] ; en         ; en       ; None                       ; None                       ; 3.531 ns                 ;
; Not operational: Clock Skew > Data Delay ; core_dual:inst4|core:inst|ocw2[1] ; core_dual:inst4|core:inst|pri[2] ; en         ; en       ; None                       ; None                       ; 3.377 ns                 ;
; Not operational: Clock Skew > Data Delay ; core_dual:inst4|core:inst|ocw2[5] ; core_dual:inst4|core:inst|pri[1] ; en         ; en       ; None                       ; None                       ; 3.843 ns                 ;
; Not operational: Clock Skew > Data Delay ; core_dual:inst4|core:inst|ocw2[5] ; core_dual:inst4|core:inst|pri[0] ; en         ; en       ; None                       ; None                       ; 3.852 ns                 ;
; Not operational: Clock Skew > Data Delay ; core_dual:inst4|core:inst|ocw2[5] ; core_dual:inst4|core:inst|pri[2] ; en         ; en       ; None                       ; None                       ; 3.650 ns                 ;
+------------------------------------------+-----------------------------------+----------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'in[3]'                                                                                                                                                                                                          ;
+------------------------------------------+-----------------------------------+----------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                              ; To                               ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------------------+----------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; core_dual:inst4|core:inst|ocw2[1] ; core_dual:inst4|core:inst|pri[1] ; in[3]      ; in[3]    ; None                       ; None                       ; 1.973 ns                 ;
; Not operational: Clock Skew > Data Delay ; core_dual:inst4|core:inst|ocw2[2] ; core_dual:inst4|core:inst|pri[2] ; in[3]      ; in[3]    ; None                       ; None                       ; 2.265 ns                 ;
; Not operational: Clock Skew > Data Delay ; core_dual:inst4|core:inst|ocw2[0] ; core_dual:inst4|core:inst|pri[0] ; in[3]      ; in[3]    ; None                       ; None                       ; 2.049 ns                 ;
; Not operational: Clock Skew > Data Delay ; core_dual:inst4|core:inst|ocw2[6] ; core_dual:inst4|core:inst|pri[2] ; in[3]      ; in[3]    ; None                       ; None                       ; 2.218 ns                 ;
; Not operational: Clock Skew > Data Delay ; core_dual:inst4|core:inst|ocw2[6] ; core_dual:inst4|core:inst|pri[1] ; in[3]      ; in[3]    ; None                       ; None                       ; 2.856 ns                 ;
; Not operational: Clock Skew > Data Delay ; core_dual:inst4|core:inst|ocw2[6] ; core_dual:inst4|core:inst|pri[0] ; in[3]      ; in[3]    ; None                       ; None                       ; 2.886 ns                 ;
; Not operational: Clock Skew > Data Delay ; core_dual:inst4|core:inst|ocw2[2] ; core_dual:inst4|core:inst|pri[1] ; in[3]      ; in[3]    ; None                       ; None                       ; 3.092 ns                 ;
; Not operational: Clock Skew > Data Delay ; core_dual:inst4|core:inst|ocw2[2] ; core_dual:inst4|core:inst|pri[0] ; in[3]      ; in[3]    ; None                       ; None                       ; 3.251 ns                 ;
; Not operational: Clock Skew > Data Delay ; core_dual:inst4|core:inst|ocw2[0] ; core_dual:inst4|core:inst|pri[1] ; in[3]      ; in[3]    ; None                       ; None                       ; 2.958 ns                 ;
; Not operational: Clock Skew > Data Delay ; core_dual:inst4|core:inst|ocw2[0] ; core_dual:inst4|core:inst|pri[2] ; in[3]      ; in[3]    ; None                       ; None                       ; 2.726 ns                 ;
; Not operational: Clock Skew > Data Delay ; core_dual:inst4|core:inst|ocw2[1] ; core_dual:inst4|core:inst|pri[0] ; in[3]      ; in[3]    ; None                       ; None                       ; 3.531 ns                 ;
; Not operational: Clock Skew > Data Delay ; core_dual:inst4|core:inst|ocw2[1] ; core_dual:inst4|core:inst|pri[2] ; in[3]      ; in[3]    ; None                       ; None                       ; 3.377 ns                 ;
; Not operational: Clock Skew > Data Delay ; core_dual:inst4|core:inst|ocw2[5] ; core_dual:inst4|core:inst|pri[1] ; in[3]      ; in[3]    ; None                       ; None                       ; 3.843 ns                 ;
; Not operational: Clock Skew > Data Delay ; core_dual:inst4|core:inst|ocw2[5] ; core_dual:inst4|core:inst|pri[0] ; in[3]      ; in[3]    ; None                       ; None                       ; 3.852 ns                 ;
; Not operational: Clock Skew > Data Delay ; core_dual:inst4|core:inst|ocw2[5] ; core_dual:inst4|core:inst|pri[2] ; in[3]      ; in[3]    ; None                       ; None                       ; 3.650 ns                 ;
+------------------------------------------+-----------------------------------+----------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'RESET'                                                                                                                                                                                                       ;
+------------------------------------------+--------------------------------+----------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                           ; To                               ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+--------------------------------+----------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; pr:inst|position.00000100_3795 ; core_dual:inst4|core:inst|pri[1] ; RESET      ; RESET    ; None                       ; None                       ; 3.937 ns                 ;
; Not operational: Clock Skew > Data Delay ; pr:inst|position.00000100_3795 ; core_dual:inst4|core:inst|pri[2] ; RESET      ; RESET    ; None                       ; None                       ; 3.705 ns                 ;
; Not operational: Clock Skew > Data Delay ; pr:inst|position.00000100_3795 ; core_dual:inst4|core:inst|pri[0] ; RESET      ; RESET    ; None                       ; None                       ; 4.037 ns                 ;
; Not operational: Clock Skew > Data Delay ; pr:inst|position.00000111_3378 ; core_dual:inst4|core:inst|pri[1] ; RESET      ; RESET    ; None                       ; None                       ; 3.733 ns                 ;
; Not operational: Clock Skew > Data Delay ; pr:inst|position.00000111_3378 ; core_dual:inst4|core:inst|pri[2] ; RESET      ; RESET    ; None                       ; None                       ; 3.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; pr:inst|position.00000111_3378 ; core_dual:inst4|core:inst|pri[0] ; RESET      ; RESET    ; None                       ; None                       ; 3.846 ns                 ;
; Not operational: Clock Skew > Data Delay ; pr:inst|position.00000110_3517 ; core_dual:inst4|core:inst|pri[1] ; RESET      ; RESET    ; None                       ; None                       ; 3.851 ns                 ;
; Not operational: Clock Skew > Data Delay ; pr:inst|position.00000010_4073 ; core_dual:inst4|core:inst|pri[1] ; RESET      ; RESET    ; None                       ; None                       ; 4.006 ns                 ;
; Not operational: Clock Skew > Data Delay ; pr:inst|position.00000110_3517 ; core_dual:inst4|core:inst|pri[2] ; RESET      ; RESET    ; None                       ; None                       ; 3.619 ns                 ;
; Not operational: Clock Skew > Data Delay ; pr:inst|position.00000010_4073 ; core_dual:inst4|core:inst|pri[2] ; RESET      ; RESET    ; None                       ; None                       ; 3.774 ns                 ;
; Not operational: Clock Skew > Data Delay ; pr:inst|position.00000110_3517 ; core_dual:inst4|core:inst|pri[0] ; RESET      ; RESET    ; None                       ; None                       ; 3.951 ns                 ;
; Not operational: Clock Skew > Data Delay ; pr:inst|position.00000010_4073 ; core_dual:inst4|core:inst|pri[0] ; RESET      ; RESET    ; None                       ; None                       ; 4.119 ns                 ;
; Not operational: Clock Skew > Data Delay ; pr:inst|position.00000101_3656 ; core_dual:inst4|core:inst|pri[1] ; RESET      ; RESET    ; None                       ; None                       ; 4.247 ns                 ;
; Not operational: Clock Skew > Data Delay ; pr:inst|position.00000101_3656 ; core_dual:inst4|core:inst|pri[2] ; RESET      ; RESET    ; None                       ; None                       ; 4.015 ns                 ;
; Not operational: Clock Skew > Data Delay ; pr:inst|position.00000011_3934 ; core_dual:inst4|core:inst|pri[0] ; RESET      ; RESET    ; None                       ; None                       ; 4.334 ns                 ;
; Not operational: Clock Skew > Data Delay ; pr:inst|position.00000101_3656 ; core_dual:inst4|core:inst|pri[0] ; RESET      ; RESET    ; None                       ; None                       ; 4.347 ns                 ;
; Not operational: Clock Skew > Data Delay ; pr:inst|position.00000011_3934 ; core_dual:inst4|core:inst|pri[1] ; RESET      ; RESET    ; None                       ; None                       ; 4.381 ns                 ;
; Not operational: Clock Skew > Data Delay ; pr:inst|position.00000001_4212 ; core_dual:inst4|core:inst|pri[0] ; RESET      ; RESET    ; None                       ; None                       ; 4.469 ns                 ;
; Not operational: Clock Skew > Data Delay ; pr:inst|position.00000001_4212 ; core_dual:inst4|core:inst|pri[1] ; RESET      ; RESET    ; None                       ; None                       ; 4.516 ns                 ;
; Not operational: Clock Skew > Data Delay ; pr:inst|position.00000011_3934 ; core_dual:inst4|core:inst|pri[2] ; RESET      ; RESET    ; None                       ; None                       ; 4.271 ns                 ;
; Not operational: Clock Skew > Data Delay ; pr:inst|position.00000001_4212 ; core_dual:inst4|core:inst|pri[2] ; RESET      ; RESET    ; None                       ; None                       ; 4.406 ns                 ;
+------------------------------------------+--------------------------------+----------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                 ;
+-----------------------------------------+-----------------------------------------------------+------------+-------+-------------------------------------+----------+
; Slack                                   ; Required tsu                                        ; Actual tsu ; From  ; To                                  ; To Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+-------+-------------------------------------+----------+
; N/A                                     ; None                                                ; 6.475 ns   ; en    ; core_dual:inst4|core:inst|ocw2[5]   ; in[4]    ;
; N/A                                     ; None                                                ; 6.314 ns   ; en    ; core_dual:inst4|core:inst|ocw2[5]   ; en       ;
; N/A                                     ; None                                                ; 6.257 ns   ; en    ; core_dual:inst4|core:inst|ocw2[1]   ; in[4]    ;
; N/A                                     ; None                                                ; 6.137 ns   ; en    ; core_dual:inst4|core:inst|ocw2[5]   ; in[3]    ;
; N/A                                     ; None                                                ; 6.096 ns   ; en    ; core_dual:inst4|core:inst|ocw2[1]   ; en       ;
; N/A                                     ; None                                                ; 6.082 ns   ; A0    ; imr_a:inst9|imr:inst|imrreg[5]      ; RD       ;
; N/A                                     ; None                                                ; 5.994 ns   ; RD    ; imr_a:inst9|imr:inst|imrreg[5]      ; RD       ;
; N/A                                     ; None                                                ; 5.965 ns   ; en    ; core_dual:inst4|core:inst|ocw2[7]   ; in[4]    ;
; N/A                                     ; None                                                ; 5.919 ns   ; en    ; core_dual:inst4|core:inst|ocw2[1]   ; in[3]    ;
; N/A                                     ; None                                                ; 5.804 ns   ; en    ; core_dual:inst4|core:inst|ocw2[7]   ; en       ;
; N/A                                     ; None                                                ; 5.779 ns   ; en    ; core_dual:inst4|core:inst|ocw2[2]   ; in[4]    ;
; N/A                                     ; None                                                ; 5.748 ns   ; A0    ; core_dual:inst4|core:inst|write2    ; RD       ;
; N/A                                     ; None                                                ; 5.688 ns   ; A0    ; imr_a:inst9|imr:inst|imrreg[5]      ; WR       ;
; N/A                                     ; None                                                ; 5.627 ns   ; en    ; core_dual:inst4|core:inst|ocw2[7]   ; in[3]    ;
; N/A                                     ; None                                                ; 5.620 ns   ; en    ; core_dual:inst4|core:inst|ocw2[6]   ; in[4]    ;
; N/A                                     ; None                                                ; 5.618 ns   ; en    ; core_dual:inst4|core:inst|ocw2[2]   ; en       ;
; N/A                                     ; None                                                ; 5.600 ns   ; RD    ; imr_a:inst9|imr:inst|imrreg[5]      ; WR       ;
; N/A                                     ; None                                                ; 5.524 ns   ; A0    ; imr_a:inst9|imr:inst|imrreg[5]      ; CS       ;
; N/A                                     ; None                                                ; 5.494 ns   ; en    ; core_dual:inst4|core:inst|ocw2[0]   ; in[4]    ;
; N/A                                     ; None                                                ; 5.459 ns   ; en    ; core_dual:inst4|core:inst|ocw2[6]   ; en       ;
; N/A                                     ; None                                                ; 5.441 ns   ; en    ; core_dual:inst4|core:inst|ocw2[2]   ; in[3]    ;
; N/A                                     ; None                                                ; 5.436 ns   ; RD    ; imr_a:inst9|imr:inst|imrreg[5]      ; CS       ;
; N/A                                     ; None                                                ; 5.396 ns   ; A0    ; imr_a:inst9|imr:inst|imrreg[5]      ; A0       ;
; N/A                                     ; None                                                ; 5.354 ns   ; A0    ; core_dual:inst4|core:inst|write2    ; WR       ;
; N/A                                     ; None                                                ; 5.333 ns   ; en    ; core_dual:inst4|core:inst|ocw2[0]   ; en       ;
; N/A                                     ; None                                                ; 5.308 ns   ; RD    ; imr_a:inst9|imr:inst|imrreg[5]      ; A0       ;
; N/A                                     ; None                                                ; 5.286 ns   ; RD    ; core_dual:inst4|core:inst|write2    ; RD       ;
; N/A                                     ; None                                                ; 5.282 ns   ; en    ; core_dual:inst4|core:inst|ocw2[6]   ; in[3]    ;
; N/A                                     ; None                                                ; 5.273 ns   ; A0    ; imr_a:inst9|imr:inst|imrreg[2]      ; RD       ;
; N/A                                     ; None                                                ; 5.252 ns   ; A0    ; imr_a:inst9|imr:inst|imrreg[7]      ; RD       ;
; N/A                                     ; None                                                ; 5.235 ns   ; en    ; core_dual:inst4|core:inst|icw4[1]   ; RD       ;
; N/A                                     ; None                                                ; 5.190 ns   ; A0    ; core_dual:inst4|core:inst|write2    ; CS       ;
; N/A                                     ; None                                                ; 5.185 ns   ; RD    ; imr_a:inst9|imr:inst|imrreg[2]      ; RD       ;
; N/A                                     ; None                                                ; 5.175 ns   ; A0    ; imr_a:inst9|imr:inst|imrreg[1]      ; RD       ;
; N/A                                     ; None                                                ; 5.164 ns   ; RD    ; imr_a:inst9|imr:inst|imrreg[7]      ; RD       ;
; N/A                                     ; None                                                ; 5.156 ns   ; en    ; core_dual:inst4|core:inst|ocw2[0]   ; in[3]    ;
; N/A                                     ; None                                                ; 5.087 ns   ; RD    ; imr_a:inst9|imr:inst|imrreg[1]      ; RD       ;
; N/A                                     ; None                                                ; 5.062 ns   ; A0    ; core_dual:inst4|core:inst|write2    ; A0       ;
; N/A                                     ; None                                                ; 4.976 ns   ; A0    ; imr_a:inst9|imr:inst|imrreg[3]      ; RD       ;
; N/A                                     ; None                                                ; 4.967 ns   ; A0    ; imr_a:inst9|imr:inst|imrreg[6]      ; RD       ;
; N/A                                     ; None                                                ; 4.948 ns   ; in[6] ; core_dual:inst4|core:inst|ocw2[6]   ; in[4]    ;
; N/A                                     ; None                                                ; 4.893 ns   ; in[5] ; core_dual:inst4|core:inst|ocw2[5]   ; in[4]    ;
; N/A                                     ; None                                                ; 4.892 ns   ; RD    ; core_dual:inst4|core:inst|write2    ; WR       ;
; N/A                                     ; None                                                ; 4.888 ns   ; RD    ; imr_a:inst9|imr:inst|imrreg[3]      ; RD       ;
; N/A                                     ; None                                                ; 4.885 ns   ; RD    ; imr_a:inst9|imr:inst|imrreg[0]      ; RD       ;
; N/A                                     ; None                                                ; 4.882 ns   ; in[2] ; core_dual:inst4|core:inst|ocw2[2]   ; in[4]    ;
; N/A                                     ; None                                                ; 4.879 ns   ; A0    ; imr_a:inst9|imr:inst|imrreg[2]      ; WR       ;
; N/A                                     ; None                                                ; 4.879 ns   ; RD    ; imr_a:inst9|imr:inst|imrreg[6]      ; RD       ;
; N/A                                     ; None                                                ; 4.861 ns   ; en    ; irr_a:inst8|irr:inst|irrreg[2]      ; INTA     ;
; N/A                                     ; None                                                ; 4.858 ns   ; A0    ; imr_a:inst9|imr:inst|imrreg[7]      ; WR       ;
; N/A                                     ; None                                                ; 4.841 ns   ; en    ; core_dual:inst4|core:inst|icw4[1]   ; WR       ;
; N/A                                     ; None                                                ; 4.827 ns   ; A0    ; imr_a:inst9|imr:inst|imrreg[0]      ; RD       ;
; N/A                                     ; None                                                ; 4.791 ns   ; RD    ; imr_a:inst9|imr:inst|imrreg[2]      ; WR       ;
; N/A                                     ; None                                                ; 4.787 ns   ; in[6] ; core_dual:inst4|core:inst|ocw2[6]   ; en       ;
; N/A                                     ; None                                                ; 4.781 ns   ; A0    ; imr_a:inst9|imr:inst|imrreg[1]      ; WR       ;
; N/A                                     ; None                                                ; 4.770 ns   ; RD    ; imr_a:inst9|imr:inst|imrreg[7]      ; WR       ;
; N/A                                     ; None                                                ; 4.757 ns   ; en    ; irr_a:inst8|irr:inst|irrreg[4]      ; INTA     ;
; N/A                                     ; None                                                ; 4.732 ns   ; in[5] ; core_dual:inst4|core:inst|ocw2[5]   ; en       ;
; N/A                                     ; None                                                ; 4.729 ns   ; en    ; irr_a:inst8|irr:inst|irrreg[3]      ; INTA     ;
; N/A                                     ; None                                                ; 4.728 ns   ; RD    ; core_dual:inst4|core:inst|write2    ; CS       ;
; N/A                                     ; None                                                ; 4.721 ns   ; in[2] ; core_dual:inst4|core:inst|ocw2[2]   ; en       ;
; N/A                                     ; None                                                ; 4.715 ns   ; A0    ; imr_a:inst9|imr:inst|imrreg[2]      ; CS       ;
; N/A                                     ; None                                                ; 4.694 ns   ; A0    ; imr_a:inst9|imr:inst|imrreg[7]      ; CS       ;
; N/A                                     ; None                                                ; 4.693 ns   ; RD    ; imr_a:inst9|imr:inst|imrreg[1]      ; WR       ;
; N/A                                     ; None                                                ; 4.677 ns   ; en    ; core_dual:inst4|core:inst|icw4[1]   ; CS       ;
; N/A                                     ; None                                                ; 4.675 ns   ; A0    ; imr_a:inst9|imr:inst|imrreg[4]      ; RD       ;
; N/A                                     ; None                                                ; 4.657 ns   ; en    ; irr_a:inst8|irr:inst|irrreg[7]      ; INTA     ;
; N/A                                     ; None                                                ; 4.627 ns   ; RD    ; imr_a:inst9|imr:inst|imrreg[2]      ; CS       ;
; N/A                                     ; None                                                ; 4.617 ns   ; A0    ; imr_a:inst9|imr:inst|imrreg[1]      ; CS       ;
; N/A                                     ; None                                                ; 4.610 ns   ; in[6] ; core_dual:inst4|core:inst|ocw2[6]   ; in[3]    ;
; N/A                                     ; None                                                ; 4.606 ns   ; RD    ; imr_a:inst9|imr:inst|imrreg[7]      ; CS       ;
; N/A                                     ; None                                                ; 4.600 ns   ; RD    ; core_dual:inst4|core:inst|write2    ; A0       ;
; N/A                                     ; None                                                ; 4.587 ns   ; A0    ; imr_a:inst9|imr:inst|imrreg[2]      ; A0       ;
; N/A                                     ; None                                                ; 4.587 ns   ; RD    ; imr_a:inst9|imr:inst|imrreg[4]      ; RD       ;
; N/A                                     ; None                                                ; 4.582 ns   ; A0    ; imr_a:inst9|imr:inst|imrreg[3]      ; WR       ;
; N/A                                     ; None                                                ; 4.573 ns   ; A0    ; imr_a:inst9|imr:inst|imrreg[6]      ; WR       ;
; N/A                                     ; None                                                ; 4.566 ns   ; A0    ; imr_a:inst9|imr:inst|imrreg[7]      ; A0       ;
; N/A                                     ; None                                                ; 4.555 ns   ; in[5] ; core_dual:inst4|core:inst|ocw2[5]   ; in[3]    ;
; N/A                                     ; None                                                ; 4.549 ns   ; en    ; core_dual:inst4|core:inst|icw4[1]   ; A0       ;
; N/A                                     ; None                                                ; 4.546 ns   ; en    ; irr_a:inst8|irr:inst|irrreg[5]      ; INTA     ;
; N/A                                     ; None                                                ; 4.544 ns   ; in[2] ; core_dual:inst4|core:inst|ocw2[2]   ; in[3]    ;
; N/A                                     ; None                                                ; 4.539 ns   ; en    ; irr_a:inst8|irr:inst|irrreg[1]      ; INTA     ;
; N/A                                     ; None                                                ; 4.529 ns   ; RD    ; imr_a:inst9|imr:inst|imrreg[1]      ; CS       ;
; N/A                                     ; None                                                ; 4.499 ns   ; RD    ; imr_a:inst9|imr:inst|imrreg[2]      ; A0       ;
; N/A                                     ; None                                                ; 4.494 ns   ; RD    ; imr_a:inst9|imr:inst|imrreg[3]      ; WR       ;
; N/A                                     ; None                                                ; 4.491 ns   ; RD    ; imr_a:inst9|imr:inst|imrreg[0]      ; WR       ;
; N/A                                     ; None                                                ; 4.489 ns   ; A0    ; imr_a:inst9|imr:inst|imrreg[1]      ; A0       ;
; N/A                                     ; None                                                ; 4.485 ns   ; RD    ; imr_a:inst9|imr:inst|imrreg[6]      ; WR       ;
; N/A                                     ; None                                                ; 4.478 ns   ; RD    ; imr_a:inst9|imr:inst|imrreg[7]      ; A0       ;
; N/A                                     ; None                                                ; 4.433 ns   ; A0    ; imr_a:inst9|imr:inst|imrreg[0]      ; WR       ;
; N/A                                     ; None                                                ; 4.431 ns   ; in[4] ; irr_a:inst8|irr:inst|irrreg[4]      ; INTA     ;
; N/A                                     ; None                                                ; 4.428 ns   ; in[1] ; core_dual:inst4|core:inst|ocw2[1]   ; in[4]    ;
; N/A                                     ; None                                                ; 4.424 ns   ; en    ; irr_a:inst8|irr:inst|irrreg[0]      ; INTA     ;
; N/A                                     ; None                                                ; 4.418 ns   ; A0    ; imr_a:inst9|imr:inst|imrreg[3]      ; CS       ;
; N/A                                     ; None                                                ; 4.409 ns   ; A0    ; imr_a:inst9|imr:inst|imrreg[6]      ; CS       ;
; N/A                                     ; None                                                ; 4.401 ns   ; RD    ; imr_a:inst9|imr:inst|imrreg[1]      ; A0       ;
; N/A                                     ; None                                                ; 4.330 ns   ; RD    ; imr_a:inst9|imr:inst|imrreg[3]      ; CS       ;
; N/A                                     ; None                                                ; 4.327 ns   ; RD    ; imr_a:inst9|imr:inst|imrreg[0]      ; CS       ;
; N/A                                     ; None                                                ; 4.321 ns   ; RD    ; imr_a:inst9|imr:inst|imrreg[6]      ; CS       ;
; N/A                                     ; None                                                ; 4.290 ns   ; A0    ; imr_a:inst9|imr:inst|imrreg[3]      ; A0       ;
; N/A                                     ; None                                                ; 4.289 ns   ; in[7] ; core_dual:inst4|core:inst|ocw2[7]   ; in[4]    ;
; N/A                                     ; None                                                ; 4.281 ns   ; A0    ; imr_a:inst9|imr:inst|imrreg[4]      ; WR       ;
; N/A                                     ; None                                                ; 4.281 ns   ; A0    ; imr_a:inst9|imr:inst|imrreg[6]      ; A0       ;
; N/A                                     ; None                                                ; 4.269 ns   ; A0    ; imr_a:inst9|imr:inst|imrreg[0]      ; CS       ;
; N/A                                     ; None                                                ; 4.267 ns   ; in[1] ; core_dual:inst4|core:inst|ocw2[1]   ; en       ;
; N/A                                     ; None                                                ; 4.202 ns   ; RD    ; imr_a:inst9|imr:inst|imrreg[3]      ; A0       ;
; N/A                                     ; None                                                ; 4.199 ns   ; RD    ; imr_a:inst9|imr:inst|imrreg[0]      ; A0       ;
; N/A                                     ; None                                                ; 4.193 ns   ; RD    ; imr_a:inst9|imr:inst|imrreg[4]      ; WR       ;
; N/A                                     ; None                                                ; 4.193 ns   ; RD    ; imr_a:inst9|imr:inst|imrreg[6]      ; A0       ;
; N/A                                     ; None                                                ; 4.141 ns   ; A0    ; imr_a:inst9|imr:inst|imrreg[0]      ; A0       ;
; N/A                                     ; None                                                ; 4.128 ns   ; in[7] ; core_dual:inst4|core:inst|ocw2[7]   ; en       ;
; N/A                                     ; None                                                ; 4.117 ns   ; A0    ; imr_a:inst9|imr:inst|imrreg[4]      ; CS       ;
; N/A                                     ; None                                                ; 4.090 ns   ; in[1] ; core_dual:inst4|core:inst|ocw2[1]   ; in[3]    ;
; N/A                                     ; None                                                ; 4.064 ns   ; in[3] ; irr_a:inst8|irr:inst|irrreg[3]      ; INTA     ;
; N/A                                     ; None                                                ; 4.029 ns   ; RD    ; imr_a:inst9|imr:inst|imrreg[4]      ; CS       ;
; N/A                                     ; None                                                ; 3.995 ns   ; en    ; core_dual:inst4|core:inst|ocw3[0]   ; in[4]    ;
; N/A                                     ; None                                                ; 3.989 ns   ; A0    ; imr_a:inst9|imr:inst|imrreg[4]      ; A0       ;
; N/A                                     ; None                                                ; 3.951 ns   ; in[7] ; core_dual:inst4|core:inst|ocw2[7]   ; in[3]    ;
; N/A                                     ; None                                                ; 3.901 ns   ; RD    ; imr_a:inst9|imr:inst|imrreg[4]      ; A0       ;
; N/A                                     ; None                                                ; 3.852 ns   ; en    ; core_dual:inst4|core:inst|state.101 ; RD       ;
; N/A                                     ; None                                                ; 3.793 ns   ; in[0] ; core_dual:inst4|core:inst|ocw2[0]   ; in[4]    ;
; N/A                                     ; None                                                ; 3.759 ns   ; en    ; core_dual:inst4|core:inst|ocw3[0]   ; en       ;
; N/A                                     ; None                                                ; 3.708 ns   ; en    ; irr_a:inst8|irr:inst|irrreg[6]      ; INTA     ;
; N/A                                     ; None                                                ; 3.690 ns   ; en    ; core_dual:inst4|core:inst|ocw3[0]   ; in[3]    ;
; N/A                                     ; None                                                ; 3.665 ns   ; in[4] ; core_dual:inst4|core:inst|state.101 ; RD       ;
; N/A                                     ; None                                                ; 3.632 ns   ; in[0] ; core_dual:inst4|core:inst|ocw2[0]   ; en       ;
; N/A                                     ; None                                                ; 3.555 ns   ; en    ; core_dual:inst4|core:inst|icw2[3]   ; RD       ;
; N/A                                     ; None                                                ; 3.511 ns   ; en    ; core_dual:inst4|core:inst|state.001 ; RD       ;
; N/A                                     ; None                                                ; 3.458 ns   ; en    ; core_dual:inst4|core:inst|state.101 ; WR       ;
; N/A                                     ; None                                                ; 3.455 ns   ; in[0] ; core_dual:inst4|core:inst|ocw2[0]   ; in[3]    ;
; N/A                                     ; None                                                ; 3.406 ns   ; in[1] ; core_dual:inst4|core:inst|icw4[1]   ; RD       ;
; N/A                                     ; None                                                ; 3.404 ns   ; en    ; core_dual:inst4|core:inst|icw2[7]   ; RD       ;
; N/A                                     ; None                                                ; 3.307 ns   ; en    ; core_dual:inst4|core:inst|ocw1[1]   ; RD       ;
; N/A                                     ; None                                                ; 3.294 ns   ; en    ; core_dual:inst4|core:inst|state.101 ; CS       ;
; N/A                                     ; None                                                ; 3.271 ns   ; in[4] ; core_dual:inst4|core:inst|state.101 ; WR       ;
; N/A                                     ; None                                                ; 3.224 ns   ; in[3] ; core_dual:inst4|core:inst|pri[2]    ; in[4]    ;
; N/A                                     ; None                                                ; 3.223 ns   ; in[4] ; core_dual:inst4|core:inst|state.001 ; RD       ;
; N/A                                     ; None                                                ; 3.173 ns   ; en    ; core_dual:inst4|core:inst|icw2[4]   ; RD       ;
; N/A                                     ; None                                                ; 3.166 ns   ; en    ; core_dual:inst4|core:inst|state.101 ; A0       ;
; N/A                                     ; None                                                ; 3.161 ns   ; en    ; core_dual:inst4|core:inst|icw2[3]   ; WR       ;
; N/A                                     ; None                                                ; 3.150 ns   ; en    ; core_dual:inst4|core:inst|ocw3[5]   ; in[4]    ;
; N/A                                     ; None                                                ; 3.147 ns   ; en    ; core_dual:inst4|core:inst|ocw3[1]   ; in[4]    ;
; N/A                                     ; None                                                ; 3.118 ns   ; en    ; core_dual:inst4|core:inst|ocw3[6]   ; in[4]    ;
; N/A                                     ; None                                                ; 3.117 ns   ; en    ; core_dual:inst4|core:inst|state.001 ; WR       ;
; N/A                                     ; None                                                ; 3.112 ns   ; en    ; core_dual:inst4|core:inst|state.010 ; RD       ;
; N/A                                     ; None                                                ; 3.107 ns   ; in[4] ; core_dual:inst4|core:inst|state.101 ; CS       ;
; N/A                                     ; None                                                ; 3.063 ns   ; in[3] ; core_dual:inst4|core:inst|pri[2]    ; en       ;
; N/A                                     ; None                                                ; 3.056 ns   ; en    ; core_dual:inst4|core:inst|pri[2]    ; in[4]    ;
; N/A                                     ; None                                                ; 3.041 ns   ; in[6] ; irr_a:inst8|irr:inst|irrreg[6]      ; INTA     ;
; N/A                                     ; None                                                ; 3.029 ns   ; en    ; core_dual:inst4|core:inst|ocw2[5]   ; RD       ;
; N/A                                     ; None                                                ; 3.027 ns   ; in[3] ; core_dual:inst4|core:inst|icw2[3]   ; RD       ;
; N/A                                     ; None                                                ; 3.020 ns   ; en    ; core_dual:inst4|core:inst|ocw1[3]   ; RD       ;
; N/A                                     ; None                                                ; 3.012 ns   ; in[1] ; core_dual:inst4|core:inst|icw4[1]   ; WR       ;
; N/A                                     ; None                                                ; 3.010 ns   ; en    ; core_dual:inst4|core:inst|icw2[7]   ; WR       ;
; N/A                                     ; None                                                ; 2.997 ns   ; en    ; core_dual:inst4|core:inst|icw2[3]   ; CS       ;
; N/A                                     ; None                                                ; 2.979 ns   ; in[4] ; core_dual:inst4|core:inst|state.101 ; A0       ;
; N/A                                     ; None                                                ; 2.972 ns   ; in[7] ; irr_a:inst8|irr:inst|irrreg[7]      ; INTA     ;
; N/A                                     ; None                                                ; 2.970 ns   ; in[0] ; irr_a:inst8|irr:inst|irrreg[0]      ; INTA     ;
; N/A                                     ; None                                                ; 2.955 ns   ; en    ; core_dual:inst4|core:inst|ocw1[4]   ; RD       ;
; N/A                                     ; None                                                ; 2.953 ns   ; en    ; core_dual:inst4|core:inst|state.001 ; CS       ;
; N/A                                     ; None                                                ; 2.946 ns   ; in[5] ; irr_a:inst8|irr:inst|irrreg[5]      ; INTA     ;
; N/A                                     ; None                                                ; 2.924 ns   ; in[4] ; core_dual:inst4|core:inst|state.010 ; RD       ;
; N/A                                     ; None                                                ; 2.914 ns   ; en    ; core_dual:inst4|core:inst|ocw3[5]   ; en       ;
; N/A                                     ; None                                                ; 2.913 ns   ; en    ; core_dual:inst4|core:inst|ocw1[1]   ; WR       ;
; N/A                                     ; None                                                ; 2.911 ns   ; en    ; core_dual:inst4|core:inst|ocw3[1]   ; en       ;
; N/A                                     ; None                                                ; 2.896 ns   ; in[2] ; irr_a:inst8|irr:inst|irrreg[2]      ; INTA     ;
; N/A                                     ; None                                                ; 2.895 ns   ; en    ; core_dual:inst4|core:inst|pri[2]    ; en       ;
; N/A                                     ; None                                                ; 2.886 ns   ; in[3] ; core_dual:inst4|core:inst|pri[2]    ; in[3]    ;
; N/A                                     ; None                                                ; 2.885 ns   ; in[4] ; core_dual:inst4|core:inst|icw2[4]   ; RD       ;
; N/A                                     ; None                                                ; 2.882 ns   ; en    ; core_dual:inst4|core:inst|ocw3[6]   ; en       ;
; N/A                                     ; None                                                ; 2.877 ns   ; en    ; core_dual:inst4|core:inst|ocw1[7]   ; RD       ;
; N/A                                     ; None                                                ; 2.876 ns   ; en    ; core_dual:inst4|core:inst|icw2[5]   ; RD       ;
; N/A                                     ; None                                                ; 2.870 ns   ; in[4] ; core_dual:inst4|core:inst|pri[2]    ; in[4]    ;
; N/A                                     ; None                                                ; 2.869 ns   ; en    ; core_dual:inst4|core:inst|icw2[3]   ; A0       ;
; N/A                                     ; None                                                ; 2.848 ns   ; in[1] ; core_dual:inst4|core:inst|icw4[1]   ; CS       ;
; N/A                                     ; None                                                ; 2.846 ns   ; en    ; core_dual:inst4|core:inst|icw2[7]   ; CS       ;
; N/A                                     ; None                                                ; 2.845 ns   ; en    ; core_dual:inst4|core:inst|ocw3[5]   ; in[3]    ;
; N/A                                     ; None                                                ; 2.842 ns   ; en    ; core_dual:inst4|core:inst|ocw3[1]   ; in[3]    ;
; N/A                                     ; None                                                ; 2.829 ns   ; in[4] ; core_dual:inst4|core:inst|state.001 ; WR       ;
; N/A                                     ; None                                                ; 2.825 ns   ; en    ; core_dual:inst4|core:inst|state.001 ; A0       ;
; N/A                                     ; None                                                ; 2.813 ns   ; en    ; core_dual:inst4|core:inst|ocw3[6]   ; in[3]    ;
; N/A                                     ; None                                                ; 2.811 ns   ; en    ; core_dual:inst4|core:inst|ocw2[1]   ; RD       ;
; N/A                                     ; None                                                ; 2.779 ns   ; en    ; core_dual:inst4|core:inst|icw2[4]   ; WR       ;
; N/A                                     ; None                                                ; 2.749 ns   ; en    ; core_dual:inst4|core:inst|ocw1[1]   ; CS       ;
; N/A                                     ; None                                                ; 2.728 ns   ; en    ; core_dual:inst4|core:inst|icw2[6]   ; RD       ;
; N/A                                     ; None                                                ; 2.720 ns   ; in[1] ; core_dual:inst4|core:inst|icw4[1]   ; A0       ;
; N/A                                     ; None                                                ; 2.718 ns   ; en    ; core_dual:inst4|core:inst|state.010 ; WR       ;
; N/A                                     ; None                                                ; 2.718 ns   ; en    ; core_dual:inst4|core:inst|pri[2]    ; in[3]    ;
; N/A                                     ; None                                                ; 2.718 ns   ; en    ; core_dual:inst4|core:inst|icw2[7]   ; A0       ;
; N/A                                     ; None                                                ; 2.709 ns   ; in[4] ; core_dual:inst4|core:inst|pri[2]    ; en       ;
; N/A                                     ; None                                                ; 2.667 ns   ; in[4] ; core_dual:inst4|core:inst|ocw1[4]   ; RD       ;
; N/A                                     ; None                                                ; 2.665 ns   ; in[4] ; core_dual:inst4|core:inst|state.001 ; CS       ;
; N/A                                     ; None                                                ; 2.635 ns   ; en    ; core_dual:inst4|core:inst|ocw2[5]   ; WR       ;
; N/A                                     ; None                                                ; 2.633 ns   ; in[3] ; core_dual:inst4|core:inst|icw2[3]   ; WR       ;
; N/A                                     ; None                                                ; 2.630 ns   ; en    ; core_dual:inst4|core:inst|ocw1[6]   ; RD       ;
; N/A                                     ; None                                                ; 2.626 ns   ; en    ; core_dual:inst4|core:inst|ocw1[3]   ; WR       ;
; N/A                                     ; None                                                ; 2.621 ns   ; en    ; core_dual:inst4|core:inst|ocw1[1]   ; A0       ;
; N/A                                     ; None                                                ; 2.615 ns   ; en    ; core_dual:inst4|core:inst|icw2[4]   ; CS       ;
; N/A                                     ; None                                                ; 2.589 ns   ; in[1] ; irr_a:inst8|irr:inst|irrreg[1]      ; INTA     ;
; N/A                                     ; None                                                ; 2.568 ns   ; en    ; core_dual:inst4|core:inst|ocw1[5]   ; RD       ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;       ;                                     ;          ;
+-----------------------------------------+-----------------------------------------------------+------------+-------+-------------------------------------+----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                   ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------+---------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                              ; To      ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------+---------+------------+
; N/A                                     ; None                                                ; 38.263 ns  ; core_dual:inst4|core:inst|pri[1]  ; Hex4[4] ; A0         ;
; N/A                                     ; None                                                ; 38.243 ns  ; core_dual:inst4|core:inst|pri[1]  ; Hex4[0] ; A0         ;
; N/A                                     ; None                                                ; 38.243 ns  ; core_dual:inst4|core:inst|pri[1]  ; Hex4[5] ; A0         ;
; N/A                                     ; None                                                ; 38.135 ns  ; core_dual:inst4|core:inst|pri[1]  ; Hex4[4] ; CS         ;
; N/A                                     ; None                                                ; 38.115 ns  ; core_dual:inst4|core:inst|pri[1]  ; Hex4[0] ; CS         ;
; N/A                                     ; None                                                ; 38.115 ns  ; core_dual:inst4|core:inst|pri[1]  ; Hex4[5] ; CS         ;
; N/A                                     ; None                                                ; 38.045 ns  ; core_dual:inst4|core:inst|pri[1]  ; Hex4[3] ; A0         ;
; N/A                                     ; None                                                ; 37.971 ns  ; core_dual:inst4|core:inst|pri[1]  ; Hex4[4] ; WR         ;
; N/A                                     ; None                                                ; 37.951 ns  ; core_dual:inst4|core:inst|pri[1]  ; Hex4[0] ; WR         ;
; N/A                                     ; None                                                ; 37.951 ns  ; core_dual:inst4|core:inst|pri[1]  ; Hex4[5] ; WR         ;
; N/A                                     ; None                                                ; 37.917 ns  ; core_dual:inst4|core:inst|pri[1]  ; Hex4[3] ; CS         ;
; N/A                                     ; None                                                ; 37.753 ns  ; core_dual:inst4|core:inst|pri[1]  ; Hex4[3] ; WR         ;
; N/A                                     ; None                                                ; 37.577 ns  ; core_dual:inst4|core:inst|pri[1]  ; Hex4[4] ; RD         ;
; N/A                                     ; None                                                ; 37.557 ns  ; core_dual:inst4|core:inst|pri[1]  ; Hex4[0] ; RD         ;
; N/A                                     ; None                                                ; 37.557 ns  ; core_dual:inst4|core:inst|pri[1]  ; Hex4[5] ; RD         ;
; N/A                                     ; None                                                ; 37.384 ns  ; core_dual:inst4|core:inst|pri[0]  ; Hex4[4] ; A0         ;
; N/A                                     ; None                                                ; 37.364 ns  ; core_dual:inst4|core:inst|pri[0]  ; Hex4[0] ; A0         ;
; N/A                                     ; None                                                ; 37.364 ns  ; core_dual:inst4|core:inst|pri[0]  ; Hex4[5] ; A0         ;
; N/A                                     ; None                                                ; 37.359 ns  ; core_dual:inst4|core:inst|pri[1]  ; Hex4[3] ; RD         ;
; N/A                                     ; None                                                ; 37.256 ns  ; core_dual:inst4|core:inst|pri[0]  ; Hex4[4] ; CS         ;
; N/A                                     ; None                                                ; 37.236 ns  ; core_dual:inst4|core:inst|pri[0]  ; Hex4[0] ; CS         ;
; N/A                                     ; None                                                ; 37.236 ns  ; core_dual:inst4|core:inst|pri[0]  ; Hex4[5] ; CS         ;
; N/A                                     ; None                                                ; 37.166 ns  ; core_dual:inst4|core:inst|pri[0]  ; Hex4[3] ; A0         ;
; N/A                                     ; None                                                ; 37.092 ns  ; core_dual:inst4|core:inst|pri[0]  ; Hex4[4] ; WR         ;
; N/A                                     ; None                                                ; 37.072 ns  ; core_dual:inst4|core:inst|pri[0]  ; Hex4[0] ; WR         ;
; N/A                                     ; None                                                ; 37.072 ns  ; core_dual:inst4|core:inst|pri[0]  ; Hex4[5] ; WR         ;
; N/A                                     ; None                                                ; 37.038 ns  ; core_dual:inst4|core:inst|pri[0]  ; Hex4[3] ; CS         ;
; N/A                                     ; None                                                ; 36.874 ns  ; core_dual:inst4|core:inst|pri[0]  ; Hex4[3] ; WR         ;
; N/A                                     ; None                                                ; 36.698 ns  ; core_dual:inst4|core:inst|pri[0]  ; Hex4[4] ; RD         ;
; N/A                                     ; None                                                ; 36.678 ns  ; core_dual:inst4|core:inst|pri[0]  ; Hex4[0] ; RD         ;
; N/A                                     ; None                                                ; 36.678 ns  ; core_dual:inst4|core:inst|pri[0]  ; Hex4[5] ; RD         ;
; N/A                                     ; None                                                ; 36.480 ns  ; core_dual:inst4|core:inst|pri[0]  ; Hex4[3] ; RD         ;
; N/A                                     ; None                                                ; 35.688 ns  ; core_dual:inst4|core:inst|pri[1]  ; Hex4[4] ; INTA       ;
; N/A                                     ; None                                                ; 35.668 ns  ; core_dual:inst4|core:inst|pri[1]  ; Hex4[0] ; INTA       ;
; N/A                                     ; None                                                ; 35.668 ns  ; core_dual:inst4|core:inst|pri[1]  ; Hex4[5] ; INTA       ;
; N/A                                     ; None                                                ; 35.470 ns  ; core_dual:inst4|core:inst|pri[1]  ; Hex4[3] ; INTA       ;
; N/A                                     ; None                                                ; 34.809 ns  ; core_dual:inst4|core:inst|pri[0]  ; Hex4[4] ; INTA       ;
; N/A                                     ; None                                                ; 34.789 ns  ; core_dual:inst4|core:inst|pri[0]  ; Hex4[0] ; INTA       ;
; N/A                                     ; None                                                ; 34.789 ns  ; core_dual:inst4|core:inst|pri[0]  ; Hex4[5] ; INTA       ;
; N/A                                     ; None                                                ; 34.591 ns  ; core_dual:inst4|core:inst|pri[0]  ; Hex4[3] ; INTA       ;
; N/A                                     ; None                                                ; 32.865 ns  ; core_dual:inst4|core:inst|pri[2]  ; Hex4[4] ; A0         ;
; N/A                                     ; None                                                ; 32.845 ns  ; core_dual:inst4|core:inst|pri[2]  ; Hex4[0] ; A0         ;
; N/A                                     ; None                                                ; 32.845 ns  ; core_dual:inst4|core:inst|pri[2]  ; Hex4[5] ; A0         ;
; N/A                                     ; None                                                ; 32.737 ns  ; core_dual:inst4|core:inst|pri[2]  ; Hex4[4] ; CS         ;
; N/A                                     ; None                                                ; 32.717 ns  ; core_dual:inst4|core:inst|pri[2]  ; Hex4[0] ; CS         ;
; N/A                                     ; None                                                ; 32.717 ns  ; core_dual:inst4|core:inst|pri[2]  ; Hex4[5] ; CS         ;
; N/A                                     ; None                                                ; 32.647 ns  ; core_dual:inst4|core:inst|pri[2]  ; Hex4[3] ; A0         ;
; N/A                                     ; None                                                ; 32.573 ns  ; core_dual:inst4|core:inst|pri[2]  ; Hex4[4] ; WR         ;
; N/A                                     ; None                                                ; 32.553 ns  ; core_dual:inst4|core:inst|pri[2]  ; Hex4[0] ; WR         ;
; N/A                                     ; None                                                ; 32.553 ns  ; core_dual:inst4|core:inst|pri[2]  ; Hex4[5] ; WR         ;
; N/A                                     ; None                                                ; 32.519 ns  ; core_dual:inst4|core:inst|pri[2]  ; Hex4[3] ; CS         ;
; N/A                                     ; None                                                ; 32.355 ns  ; core_dual:inst4|core:inst|pri[2]  ; Hex4[3] ; WR         ;
; N/A                                     ; None                                                ; 32.179 ns  ; core_dual:inst4|core:inst|pri[2]  ; Hex4[4] ; RD         ;
; N/A                                     ; None                                                ; 32.159 ns  ; core_dual:inst4|core:inst|pri[2]  ; Hex4[0] ; RD         ;
; N/A                                     ; None                                                ; 32.159 ns  ; core_dual:inst4|core:inst|pri[2]  ; Hex4[5] ; RD         ;
; N/A                                     ; None                                                ; 31.961 ns  ; core_dual:inst4|core:inst|pri[2]  ; Hex4[3] ; RD         ;
; N/A                                     ; None                                                ; 30.937 ns  ; core_dual:inst4|core:inst|pri[1]  ; Hex4[4] ; RESET      ;
; N/A                                     ; None                                                ; 30.917 ns  ; core_dual:inst4|core:inst|pri[1]  ; Hex4[0] ; RESET      ;
; N/A                                     ; None                                                ; 30.917 ns  ; core_dual:inst4|core:inst|pri[1]  ; Hex4[5] ; RESET      ;
; N/A                                     ; None                                                ; 30.719 ns  ; core_dual:inst4|core:inst|pri[1]  ; Hex4[3] ; RESET      ;
; N/A                                     ; None                                                ; 30.290 ns  ; core_dual:inst4|core:inst|pri[2]  ; Hex4[4] ; INTA       ;
; N/A                                     ; None                                                ; 30.270 ns  ; core_dual:inst4|core:inst|pri[2]  ; Hex4[0] ; INTA       ;
; N/A                                     ; None                                                ; 30.270 ns  ; core_dual:inst4|core:inst|pri[2]  ; Hex4[5] ; INTA       ;
; N/A                                     ; None                                                ; 30.105 ns  ; core_dual:inst4|core:inst|pri[1]  ; Hex4[4] ; in[3]      ;
; N/A                                     ; None                                                ; 30.085 ns  ; core_dual:inst4|core:inst|pri[1]  ; Hex4[0] ; in[3]      ;
; N/A                                     ; None                                                ; 30.085 ns  ; core_dual:inst4|core:inst|pri[1]  ; Hex4[5] ; in[3]      ;
; N/A                                     ; None                                                ; 30.072 ns  ; core_dual:inst4|core:inst|pri[2]  ; Hex4[3] ; INTA       ;
; N/A                                     ; None                                                ; 30.058 ns  ; core_dual:inst4|core:inst|pri[0]  ; Hex4[4] ; RESET      ;
; N/A                                     ; None                                                ; 30.038 ns  ; core_dual:inst4|core:inst|pri[0]  ; Hex4[0] ; RESET      ;
; N/A                                     ; None                                                ; 30.038 ns  ; core_dual:inst4|core:inst|pri[0]  ; Hex4[5] ; RESET      ;
; N/A                                     ; None                                                ; 29.928 ns  ; core_dual:inst4|core:inst|pri[1]  ; Hex4[4] ; en         ;
; N/A                                     ; None                                                ; 29.908 ns  ; core_dual:inst4|core:inst|pri[1]  ; Hex4[0] ; en         ;
; N/A                                     ; None                                                ; 29.908 ns  ; core_dual:inst4|core:inst|pri[1]  ; Hex4[5] ; en         ;
; N/A                                     ; None                                                ; 29.887 ns  ; core_dual:inst4|core:inst|pri[1]  ; Hex4[3] ; in[3]      ;
; N/A                                     ; None                                                ; 29.840 ns  ; core_dual:inst4|core:inst|pri[0]  ; Hex4[3] ; RESET      ;
; N/A                                     ; None                                                ; 29.767 ns  ; core_dual:inst4|core:inst|pri[1]  ; Hex4[4] ; in[4]      ;
; N/A                                     ; None                                                ; 29.747 ns  ; core_dual:inst4|core:inst|pri[1]  ; Hex4[0] ; in[4]      ;
; N/A                                     ; None                                                ; 29.747 ns  ; core_dual:inst4|core:inst|pri[1]  ; Hex4[5] ; in[4]      ;
; N/A                                     ; None                                                ; 29.710 ns  ; core_dual:inst4|core:inst|pri[1]  ; Hex4[3] ; en         ;
; N/A                                     ; None                                                ; 29.549 ns  ; core_dual:inst4|core:inst|pri[1]  ; Hex4[3] ; in[4]      ;
; N/A                                     ; None                                                ; 29.226 ns  ; core_dual:inst4|core:inst|pri[0]  ; Hex4[4] ; in[3]      ;
; N/A                                     ; None                                                ; 29.206 ns  ; core_dual:inst4|core:inst|pri[0]  ; Hex4[0] ; in[3]      ;
; N/A                                     ; None                                                ; 29.206 ns  ; core_dual:inst4|core:inst|pri[0]  ; Hex4[5] ; in[3]      ;
; N/A                                     ; None                                                ; 29.049 ns  ; core_dual:inst4|core:inst|pri[0]  ; Hex4[4] ; en         ;
; N/A                                     ; None                                                ; 29.029 ns  ; core_dual:inst4|core:inst|pri[0]  ; Hex4[0] ; en         ;
; N/A                                     ; None                                                ; 29.029 ns  ; core_dual:inst4|core:inst|pri[0]  ; Hex4[5] ; en         ;
; N/A                                     ; None                                                ; 29.008 ns  ; core_dual:inst4|core:inst|pri[0]  ; Hex4[3] ; in[3]      ;
; N/A                                     ; None                                                ; 28.888 ns  ; core_dual:inst4|core:inst|pri[0]  ; Hex4[4] ; in[4]      ;
; N/A                                     ; None                                                ; 28.868 ns  ; core_dual:inst4|core:inst|pri[0]  ; Hex4[0] ; in[4]      ;
; N/A                                     ; None                                                ; 28.868 ns  ; core_dual:inst4|core:inst|pri[0]  ; Hex4[5] ; in[4]      ;
; N/A                                     ; None                                                ; 28.831 ns  ; core_dual:inst4|core:inst|pri[0]  ; Hex4[3] ; en         ;
; N/A                                     ; None                                                ; 28.670 ns  ; core_dual:inst4|core:inst|pri[0]  ; Hex4[3] ; in[4]      ;
; N/A                                     ; None                                                ; 25.539 ns  ; core_dual:inst4|core:inst|pri[2]  ; Hex4[4] ; RESET      ;
; N/A                                     ; None                                                ; 25.519 ns  ; core_dual:inst4|core:inst|pri[2]  ; Hex4[0] ; RESET      ;
; N/A                                     ; None                                                ; 25.519 ns  ; core_dual:inst4|core:inst|pri[2]  ; Hex4[5] ; RESET      ;
; N/A                                     ; None                                                ; 25.321 ns  ; core_dual:inst4|core:inst|pri[2]  ; Hex4[3] ; RESET      ;
; N/A                                     ; None                                                ; 24.707 ns  ; core_dual:inst4|core:inst|pri[2]  ; Hex4[4] ; in[3]      ;
; N/A                                     ; None                                                ; 24.687 ns  ; core_dual:inst4|core:inst|pri[2]  ; Hex4[0] ; in[3]      ;
; N/A                                     ; None                                                ; 24.687 ns  ; core_dual:inst4|core:inst|pri[2]  ; Hex4[5] ; in[3]      ;
; N/A                                     ; None                                                ; 24.530 ns  ; core_dual:inst4|core:inst|pri[2]  ; Hex4[4] ; en         ;
; N/A                                     ; None                                                ; 24.510 ns  ; core_dual:inst4|core:inst|pri[2]  ; Hex4[0] ; en         ;
; N/A                                     ; None                                                ; 24.510 ns  ; core_dual:inst4|core:inst|pri[2]  ; Hex4[5] ; en         ;
; N/A                                     ; None                                                ; 24.489 ns  ; core_dual:inst4|core:inst|pri[2]  ; Hex4[3] ; in[3]      ;
; N/A                                     ; None                                                ; 24.369 ns  ; core_dual:inst4|core:inst|pri[2]  ; Hex4[4] ; in[4]      ;
; N/A                                     ; None                                                ; 24.349 ns  ; core_dual:inst4|core:inst|pri[2]  ; Hex4[0] ; in[4]      ;
; N/A                                     ; None                                                ; 24.349 ns  ; core_dual:inst4|core:inst|pri[2]  ; Hex4[5] ; in[4]      ;
; N/A                                     ; None                                                ; 24.312 ns  ; core_dual:inst4|core:inst|pri[2]  ; Hex4[3] ; en         ;
; N/A                                     ; None                                                ; 24.151 ns  ; core_dual:inst4|core:inst|pri[2]  ; Hex4[3] ; in[4]      ;
; N/A                                     ; None                                                ; 23.093 ns  ; imr_a:inst9|imr:inst|imrreg[3]    ; Hex4[4] ; A0         ;
; N/A                                     ; None                                                ; 23.073 ns  ; imr_a:inst9|imr:inst|imrreg[3]    ; Hex4[0] ; A0         ;
; N/A                                     ; None                                                ; 23.073 ns  ; imr_a:inst9|imr:inst|imrreg[3]    ; Hex4[5] ; A0         ;
; N/A                                     ; None                                                ; 22.965 ns  ; imr_a:inst9|imr:inst|imrreg[3]    ; Hex4[4] ; CS         ;
; N/A                                     ; None                                                ; 22.945 ns  ; imr_a:inst9|imr:inst|imrreg[3]    ; Hex4[0] ; CS         ;
; N/A                                     ; None                                                ; 22.945 ns  ; imr_a:inst9|imr:inst|imrreg[3]    ; Hex4[5] ; CS         ;
; N/A                                     ; None                                                ; 22.875 ns  ; imr_a:inst9|imr:inst|imrreg[3]    ; Hex4[3] ; A0         ;
; N/A                                     ; None                                                ; 22.801 ns  ; imr_a:inst9|imr:inst|imrreg[3]    ; Hex4[4] ; WR         ;
; N/A                                     ; None                                                ; 22.781 ns  ; imr_a:inst9|imr:inst|imrreg[3]    ; Hex4[0] ; WR         ;
; N/A                                     ; None                                                ; 22.781 ns  ; imr_a:inst9|imr:inst|imrreg[3]    ; Hex4[5] ; WR         ;
; N/A                                     ; None                                                ; 22.747 ns  ; imr_a:inst9|imr:inst|imrreg[3]    ; Hex4[3] ; CS         ;
; N/A                                     ; None                                                ; 22.583 ns  ; imr_a:inst9|imr:inst|imrreg[3]    ; Hex4[3] ; WR         ;
; N/A                                     ; None                                                ; 22.530 ns  ; imr_a:inst9|imr:inst|imrreg[4]    ; Hex4[4] ; A0         ;
; N/A                                     ; None                                                ; 22.510 ns  ; imr_a:inst9|imr:inst|imrreg[4]    ; Hex4[0] ; A0         ;
; N/A                                     ; None                                                ; 22.510 ns  ; imr_a:inst9|imr:inst|imrreg[4]    ; Hex4[5] ; A0         ;
; N/A                                     ; None                                                ; 22.407 ns  ; imr_a:inst9|imr:inst|imrreg[3]    ; Hex4[4] ; RD         ;
; N/A                                     ; None                                                ; 22.402 ns  ; imr_a:inst9|imr:inst|imrreg[4]    ; Hex4[4] ; CS         ;
; N/A                                     ; None                                                ; 22.399 ns  ; imr_a:inst9|imr:inst|imrreg[5]    ; Hex4[4] ; A0         ;
; N/A                                     ; None                                                ; 22.387 ns  ; imr_a:inst9|imr:inst|imrreg[3]    ; Hex4[0] ; RD         ;
; N/A                                     ; None                                                ; 22.387 ns  ; imr_a:inst9|imr:inst|imrreg[3]    ; Hex4[5] ; RD         ;
; N/A                                     ; None                                                ; 22.382 ns  ; imr_a:inst9|imr:inst|imrreg[4]    ; Hex4[0] ; CS         ;
; N/A                                     ; None                                                ; 22.382 ns  ; imr_a:inst9|imr:inst|imrreg[4]    ; Hex4[5] ; CS         ;
; N/A                                     ; None                                                ; 22.379 ns  ; imr_a:inst9|imr:inst|imrreg[5]    ; Hex4[0] ; A0         ;
; N/A                                     ; None                                                ; 22.379 ns  ; imr_a:inst9|imr:inst|imrreg[5]    ; Hex4[5] ; A0         ;
; N/A                                     ; None                                                ; 22.312 ns  ; imr_a:inst9|imr:inst|imrreg[4]    ; Hex4[3] ; A0         ;
; N/A                                     ; None                                                ; 22.271 ns  ; imr_a:inst9|imr:inst|imrreg[5]    ; Hex4[4] ; CS         ;
; N/A                                     ; None                                                ; 22.251 ns  ; imr_a:inst9|imr:inst|imrreg[5]    ; Hex4[0] ; CS         ;
; N/A                                     ; None                                                ; 22.251 ns  ; imr_a:inst9|imr:inst|imrreg[5]    ; Hex4[5] ; CS         ;
; N/A                                     ; None                                                ; 22.238 ns  ; imr_a:inst9|imr:inst|imrreg[4]    ; Hex4[4] ; WR         ;
; N/A                                     ; None                                                ; 22.218 ns  ; imr_a:inst9|imr:inst|imrreg[4]    ; Hex4[0] ; WR         ;
; N/A                                     ; None                                                ; 22.218 ns  ; imr_a:inst9|imr:inst|imrreg[4]    ; Hex4[5] ; WR         ;
; N/A                                     ; None                                                ; 22.189 ns  ; imr_a:inst9|imr:inst|imrreg[3]    ; Hex4[3] ; RD         ;
; N/A                                     ; None                                                ; 22.184 ns  ; imr_a:inst9|imr:inst|imrreg[4]    ; Hex4[3] ; CS         ;
; N/A                                     ; None                                                ; 22.181 ns  ; imr_a:inst9|imr:inst|imrreg[5]    ; Hex4[3] ; A0         ;
; N/A                                     ; None                                                ; 22.107 ns  ; imr_a:inst9|imr:inst|imrreg[5]    ; Hex4[4] ; WR         ;
; N/A                                     ; None                                                ; 22.087 ns  ; imr_a:inst9|imr:inst|imrreg[5]    ; Hex4[0] ; WR         ;
; N/A                                     ; None                                                ; 22.087 ns  ; imr_a:inst9|imr:inst|imrreg[5]    ; Hex4[5] ; WR         ;
; N/A                                     ; None                                                ; 22.053 ns  ; imr_a:inst9|imr:inst|imrreg[5]    ; Hex4[3] ; CS         ;
; N/A                                     ; None                                                ; 22.020 ns  ; imr_a:inst9|imr:inst|imrreg[4]    ; Hex4[3] ; WR         ;
; N/A                                     ; None                                                ; 21.889 ns  ; imr_a:inst9|imr:inst|imrreg[5]    ; Hex4[3] ; WR         ;
; N/A                                     ; None                                                ; 21.844 ns  ; imr_a:inst9|imr:inst|imrreg[4]    ; Hex4[4] ; RD         ;
; N/A                                     ; None                                                ; 21.824 ns  ; imr_a:inst9|imr:inst|imrreg[4]    ; Hex4[0] ; RD         ;
; N/A                                     ; None                                                ; 21.824 ns  ; imr_a:inst9|imr:inst|imrreg[4]    ; Hex4[5] ; RD         ;
; N/A                                     ; None                                                ; 21.737 ns  ; imr_a:inst9|imr:inst|imrreg[2]    ; Hex4[4] ; A0         ;
; N/A                                     ; None                                                ; 21.717 ns  ; imr_a:inst9|imr:inst|imrreg[2]    ; Hex4[0] ; A0         ;
; N/A                                     ; None                                                ; 21.717 ns  ; imr_a:inst9|imr:inst|imrreg[2]    ; Hex4[5] ; A0         ;
; N/A                                     ; None                                                ; 21.713 ns  ; imr_a:inst9|imr:inst|imrreg[5]    ; Hex4[4] ; RD         ;
; N/A                                     ; None                                                ; 21.693 ns  ; imr_a:inst9|imr:inst|imrreg[5]    ; Hex4[0] ; RD         ;
; N/A                                     ; None                                                ; 21.693 ns  ; imr_a:inst9|imr:inst|imrreg[5]    ; Hex4[5] ; RD         ;
; N/A                                     ; None                                                ; 21.626 ns  ; imr_a:inst9|imr:inst|imrreg[4]    ; Hex4[3] ; RD         ;
; N/A                                     ; None                                                ; 21.609 ns  ; imr_a:inst9|imr:inst|imrreg[2]    ; Hex4[4] ; CS         ;
; N/A                                     ; None                                                ; 21.589 ns  ; imr_a:inst9|imr:inst|imrreg[2]    ; Hex4[0] ; CS         ;
; N/A                                     ; None                                                ; 21.589 ns  ; imr_a:inst9|imr:inst|imrreg[2]    ; Hex4[5] ; CS         ;
; N/A                                     ; None                                                ; 21.581 ns  ; core_dual:inst4|core:inst|ocw3[0] ; Hex0[0] ; A0         ;
; N/A                                     ; None                                                ; 21.551 ns  ; core_dual:inst4|core:inst|ocw3[0] ; Hex0[2] ; A0         ;
; N/A                                     ; None                                                ; 21.519 ns  ; imr_a:inst9|imr:inst|imrreg[2]    ; Hex4[3] ; A0         ;
; N/A                                     ; None                                                ; 21.495 ns  ; imr_a:inst9|imr:inst|imrreg[5]    ; Hex4[3] ; RD         ;
; N/A                                     ; None                                                ; 21.486 ns  ; core_dual:inst4|core:inst|ocw3[1] ; Hex0[0] ; A0         ;
; N/A                                     ; None                                                ; 21.453 ns  ; core_dual:inst4|core:inst|ocw3[0] ; Hex0[0] ; CS         ;
; N/A                                     ; None                                                ; 21.445 ns  ; imr_a:inst9|imr:inst|imrreg[2]    ; Hex4[4] ; WR         ;
; N/A                                     ; None                                                ; 21.442 ns  ; core_dual:inst4|core:inst|ocw3[0] ; Hex1[4] ; A0         ;
; N/A                                     ; None                                                ; 21.439 ns  ; core_dual:inst4|core:inst|ocw3[1] ; Hex0[2] ; A0         ;
; N/A                                     ; None                                                ; 21.425 ns  ; imr_a:inst9|imr:inst|imrreg[2]    ; Hex4[0] ; WR         ;
; N/A                                     ; None                                                ; 21.425 ns  ; imr_a:inst9|imr:inst|imrreg[2]    ; Hex4[5] ; WR         ;
; N/A                                     ; None                                                ; 21.423 ns  ; core_dual:inst4|core:inst|ocw3[0] ; Hex0[2] ; CS         ;
; N/A                                     ; None                                                ; 21.391 ns  ; imr_a:inst9|imr:inst|imrreg[2]    ; Hex4[3] ; CS         ;
; N/A                                     ; None                                                ; 21.375 ns  ; imr_a:inst9|imr:inst|imrreg[1]    ; Hex4[4] ; A0         ;
; N/A                                     ; None                                                ; 21.358 ns  ; core_dual:inst4|core:inst|ocw3[1] ; Hex0[0] ; CS         ;
; N/A                                     ; None                                                ; 21.355 ns  ; imr_a:inst9|imr:inst|imrreg[1]    ; Hex4[0] ; A0         ;
; N/A                                     ; None                                                ; 21.355 ns  ; imr_a:inst9|imr:inst|imrreg[1]    ; Hex4[5] ; A0         ;
; N/A                                     ; None                                                ; 21.350 ns  ; imr_a:inst9|imr:inst|imrreg[6]    ; Hex4[4] ; A0         ;
; N/A                                     ; None                                                ; 21.330 ns  ; imr_a:inst9|imr:inst|imrreg[6]    ; Hex4[0] ; A0         ;
; N/A                                     ; None                                                ; 21.330 ns  ; imr_a:inst9|imr:inst|imrreg[6]    ; Hex4[5] ; A0         ;
; N/A                                     ; None                                                ; 21.319 ns  ; core_dual:inst4|core:inst|ocw3[1] ; Hex1[4] ; A0         ;
; N/A                                     ; None                                                ; 21.314 ns  ; core_dual:inst4|core:inst|ocw3[0] ; Hex1[4] ; CS         ;
; N/A                                     ; None                                                ; 21.311 ns  ; core_dual:inst4|core:inst|ocw3[1] ; Hex0[2] ; CS         ;
; N/A                                     ; None                                                ; 21.299 ns  ; pr:inst|position.00000011_3934    ; Hex0[0] ; A0         ;
; N/A                                     ; None                                                ; 21.289 ns  ; core_dual:inst4|core:inst|ocw3[0] ; Hex0[0] ; WR         ;
; N/A                                     ; None                                                ; 21.269 ns  ; pr:inst|position.00000011_3934    ; Hex0[2] ; A0         ;
; N/A                                     ; None                                                ; 21.259 ns  ; core_dual:inst4|core:inst|ocw3[0] ; Hex0[2] ; WR         ;
; N/A                                     ; None                                                ; 21.251 ns  ; pr:inst|position.00000111_3378    ; Hex0[0] ; A0         ;
; N/A                                     ; None                                                ; 21.247 ns  ; imr_a:inst9|imr:inst|imrreg[1]    ; Hex4[4] ; CS         ;
; N/A                                     ; None                                                ; 21.227 ns  ; imr_a:inst9|imr:inst|imrreg[1]    ; Hex4[0] ; CS         ;
; N/A                                     ; None                                                ; 21.227 ns  ; imr_a:inst9|imr:inst|imrreg[2]    ; Hex4[3] ; WR         ;
; N/A                                     ; None                                                ; 21.227 ns  ; imr_a:inst9|imr:inst|imrreg[1]    ; Hex4[5] ; CS         ;
; N/A                                     ; None                                                ; 21.222 ns  ; imr_a:inst9|imr:inst|imrreg[6]    ; Hex4[4] ; CS         ;
; N/A                                     ; None                                                ; 21.204 ns  ; imr_a:inst9|imr:inst|imrreg[7]    ; Hex4[4] ; A0         ;
; N/A                                     ; None                                                ; 21.204 ns  ; pr:inst|position.00000111_3378    ; Hex0[2] ; A0         ;
; N/A                                     ; None                                                ; 21.202 ns  ; imr_a:inst9|imr:inst|imrreg[6]    ; Hex4[0] ; CS         ;
; N/A                                     ; None                                                ; 21.202 ns  ; imr_a:inst9|imr:inst|imrreg[6]    ; Hex4[5] ; CS         ;
; N/A                                     ; None                                                ; 21.194 ns  ; core_dual:inst4|core:inst|ocw3[1] ; Hex0[0] ; WR         ;
; N/A                                     ; None                                                ; 21.191 ns  ; core_dual:inst4|core:inst|ocw3[1] ; Hex1[4] ; CS         ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                   ;         ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------+---------+------------+


+--------------------------------------------------------------+
; tpd                                                          ;
+-------+-------------------+-----------------+------+---------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To      ;
+-------+-------------------+-----------------+------+---------+
; N/A   ; None              ; 17.161 ns       ; A0   ; Hex0[0] ;
; N/A   ; None              ; 17.131 ns       ; A0   ; Hex0[2] ;
; N/A   ; None              ; 17.073 ns       ; RD   ; Hex0[0] ;
; N/A   ; None              ; 17.043 ns       ; RD   ; Hex0[2] ;
; N/A   ; None              ; 17.022 ns       ; A0   ; Hex1[4] ;
; N/A   ; None              ; 16.934 ns       ; RD   ; Hex1[4] ;
; N/A   ; None              ; 16.110 ns       ; A0   ; Hex0[5] ;
; N/A   ; None              ; 16.102 ns       ; A0   ; Hex0[6] ;
; N/A   ; None              ; 16.089 ns       ; A0   ; Hex1[3] ;
; N/A   ; None              ; 16.022 ns       ; RD   ; Hex0[5] ;
; N/A   ; None              ; 16.014 ns       ; RD   ; Hex0[6] ;
; N/A   ; None              ; 16.005 ns       ; A0   ; Hex1[6] ;
; N/A   ; None              ; 16.001 ns       ; RD   ; Hex1[3] ;
; N/A   ; None              ; 15.999 ns       ; A0   ; Hex1[1] ;
; N/A   ; None              ; 15.926 ns       ; A0   ; Hex0[4] ;
; N/A   ; None              ; 15.917 ns       ; RD   ; Hex1[6] ;
; N/A   ; None              ; 15.911 ns       ; RD   ; Hex1[1] ;
; N/A   ; None              ; 15.865 ns       ; A0   ; Hex1[0] ;
; N/A   ; None              ; 15.849 ns       ; A0   ; Hex0[1] ;
; N/A   ; None              ; 15.843 ns       ; A0   ; Hex1[2] ;
; N/A   ; None              ; 15.838 ns       ; RD   ; Hex0[4] ;
; N/A   ; None              ; 15.830 ns       ; A0   ; Hex0[3] ;
; N/A   ; None              ; 15.827 ns       ; A0   ; Hex1[5] ;
; N/A   ; None              ; 15.777 ns       ; RD   ; Hex1[0] ;
; N/A   ; None              ; 15.761 ns       ; RD   ; Hex0[1] ;
; N/A   ; None              ; 15.755 ns       ; RD   ; Hex1[2] ;
; N/A   ; None              ; 15.744 ns       ; RD   ; Hex0[3] ;
; N/A   ; None              ; 15.739 ns       ; RD   ; Hex1[5] ;
; N/A   ; None              ; 13.591 ns       ; CS   ; Hex0[0] ;
; N/A   ; None              ; 13.561 ns       ; CS   ; Hex0[2] ;
; N/A   ; None              ; 13.452 ns       ; CS   ; Hex1[4] ;
; N/A   ; None              ; 13.373 ns       ; WR   ; Hex0[0] ;
; N/A   ; None              ; 13.343 ns       ; WR   ; Hex0[2] ;
; N/A   ; None              ; 13.234 ns       ; WR   ; Hex1[4] ;
; N/A   ; None              ; 12.540 ns       ; CS   ; Hex0[5] ;
; N/A   ; None              ; 12.532 ns       ; CS   ; Hex0[6] ;
; N/A   ; None              ; 12.519 ns       ; CS   ; Hex1[3] ;
; N/A   ; None              ; 12.435 ns       ; CS   ; Hex1[6] ;
; N/A   ; None              ; 12.429 ns       ; CS   ; Hex1[1] ;
; N/A   ; None              ; 12.356 ns       ; CS   ; Hex0[4] ;
; N/A   ; None              ; 12.322 ns       ; WR   ; Hex0[5] ;
; N/A   ; None              ; 12.314 ns       ; WR   ; Hex0[6] ;
; N/A   ; None              ; 12.301 ns       ; WR   ; Hex1[3] ;
; N/A   ; None              ; 12.295 ns       ; CS   ; Hex1[0] ;
; N/A   ; None              ; 12.279 ns       ; CS   ; Hex0[1] ;
; N/A   ; None              ; 12.273 ns       ; CS   ; Hex1[2] ;
; N/A   ; None              ; 12.262 ns       ; CS   ; Hex0[3] ;
; N/A   ; None              ; 12.257 ns       ; CS   ; Hex1[5] ;
; N/A   ; None              ; 12.217 ns       ; WR   ; Hex1[6] ;
; N/A   ; None              ; 12.211 ns       ; WR   ; Hex1[1] ;
; N/A   ; None              ; 12.138 ns       ; WR   ; Hex0[4] ;
; N/A   ; None              ; 12.077 ns       ; WR   ; Hex1[0] ;
; N/A   ; None              ; 12.061 ns       ; WR   ; Hex0[1] ;
; N/A   ; None              ; 12.055 ns       ; WR   ; Hex1[2] ;
; N/A   ; None              ; 12.044 ns       ; WR   ; Hex0[3] ;
; N/A   ; None              ; 12.039 ns       ; WR   ; Hex1[5] ;
+-------+-------------------+-----------------+------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                               ;
+-----------------------------------------+-----------------------------------------------------+-----------+-------+-----------------------------------+----------+
; Minimum Slack                           ; Required th                                         ; Actual th ; From  ; To                                ; To Clock ;
+-----------------------------------------+-----------------------------------------------------+-----------+-------+-----------------------------------+----------+
; N/A                                     ; None                                                ; 16.316 ns ; in[4] ; core_dual:inst4|core:inst|pri[0]  ; A0       ;
; N/A                                     ; None                                                ; 16.307 ns ; in[4] ; core_dual:inst4|core:inst|pri[1]  ; A0       ;
; N/A                                     ; None                                                ; 16.208 ns ; in[4] ; core_dual:inst4|core:inst|pri[2]  ; A0       ;
; N/A                                     ; None                                                ; 16.188 ns ; in[4] ; core_dual:inst4|core:inst|pri[0]  ; CS       ;
; N/A                                     ; None                                                ; 16.179 ns ; in[4] ; core_dual:inst4|core:inst|pri[1]  ; CS       ;
; N/A                                     ; None                                                ; 16.130 ns ; en    ; core_dual:inst4|core:inst|pri[0]  ; A0       ;
; N/A                                     ; None                                                ; 16.122 ns ; en    ; core_dual:inst4|core:inst|pri[1]  ; A0       ;
; N/A                                     ; None                                                ; 16.080 ns ; in[4] ; core_dual:inst4|core:inst|pri[2]  ; CS       ;
; N/A                                     ; None                                                ; 16.024 ns ; in[4] ; core_dual:inst4|core:inst|pri[0]  ; WR       ;
; N/A                                     ; None                                                ; 16.023 ns ; en    ; core_dual:inst4|core:inst|pri[2]  ; A0       ;
; N/A                                     ; None                                                ; 16.015 ns ; in[4] ; core_dual:inst4|core:inst|pri[1]  ; WR       ;
; N/A                                     ; None                                                ; 16.002 ns ; en    ; core_dual:inst4|core:inst|pri[0]  ; CS       ;
; N/A                                     ; None                                                ; 15.994 ns ; en    ; core_dual:inst4|core:inst|pri[1]  ; CS       ;
; N/A                                     ; None                                                ; 15.962 ns ; in[3] ; core_dual:inst4|core:inst|pri[0]  ; A0       ;
; N/A                                     ; None                                                ; 15.952 ns ; in[3] ; core_dual:inst4|core:inst|pri[1]  ; A0       ;
; N/A                                     ; None                                                ; 15.916 ns ; in[4] ; core_dual:inst4|core:inst|pri[2]  ; WR       ;
; N/A                                     ; None                                                ; 15.895 ns ; en    ; core_dual:inst4|core:inst|pri[2]  ; CS       ;
; N/A                                     ; None                                                ; 15.853 ns ; in[3] ; core_dual:inst4|core:inst|pri[2]  ; A0       ;
; N/A                                     ; None                                                ; 15.838 ns ; en    ; core_dual:inst4|core:inst|pri[0]  ; WR       ;
; N/A                                     ; None                                                ; 15.834 ns ; in[3] ; core_dual:inst4|core:inst|pri[0]  ; CS       ;
; N/A                                     ; None                                                ; 15.830 ns ; en    ; core_dual:inst4|core:inst|pri[1]  ; WR       ;
; N/A                                     ; None                                                ; 15.824 ns ; in[3] ; core_dual:inst4|core:inst|pri[1]  ; CS       ;
; N/A                                     ; None                                                ; 15.731 ns ; en    ; core_dual:inst4|core:inst|pri[2]  ; WR       ;
; N/A                                     ; None                                                ; 15.725 ns ; in[3] ; core_dual:inst4|core:inst|pri[2]  ; CS       ;
; N/A                                     ; None                                                ; 15.670 ns ; in[3] ; core_dual:inst4|core:inst|pri[0]  ; WR       ;
; N/A                                     ; None                                                ; 15.660 ns ; in[3] ; core_dual:inst4|core:inst|pri[1]  ; WR       ;
; N/A                                     ; None                                                ; 15.630 ns ; in[4] ; core_dual:inst4|core:inst|pri[0]  ; RD       ;
; N/A                                     ; None                                                ; 15.621 ns ; in[4] ; core_dual:inst4|core:inst|pri[1]  ; RD       ;
; N/A                                     ; None                                                ; 15.561 ns ; in[3] ; core_dual:inst4|core:inst|pri[2]  ; WR       ;
; N/A                                     ; None                                                ; 15.522 ns ; in[4] ; core_dual:inst4|core:inst|pri[2]  ; RD       ;
; N/A                                     ; None                                                ; 15.444 ns ; en    ; core_dual:inst4|core:inst|pri[0]  ; RD       ;
; N/A                                     ; None                                                ; 15.436 ns ; en    ; core_dual:inst4|core:inst|pri[1]  ; RD       ;
; N/A                                     ; None                                                ; 15.337 ns ; en    ; core_dual:inst4|core:inst|pri[2]  ; RD       ;
; N/A                                     ; None                                                ; 15.276 ns ; in[3] ; core_dual:inst4|core:inst|pri[0]  ; RD       ;
; N/A                                     ; None                                                ; 15.266 ns ; in[3] ; core_dual:inst4|core:inst|pri[1]  ; RD       ;
; N/A                                     ; None                                                ; 15.167 ns ; in[3] ; core_dual:inst4|core:inst|pri[2]  ; RD       ;
; N/A                                     ; None                                                ; 13.741 ns ; in[4] ; core_dual:inst4|core:inst|pri[0]  ; INTA     ;
; N/A                                     ; None                                                ; 13.732 ns ; in[4] ; core_dual:inst4|core:inst|pri[1]  ; INTA     ;
; N/A                                     ; None                                                ; 13.633 ns ; in[4] ; core_dual:inst4|core:inst|pri[2]  ; INTA     ;
; N/A                                     ; None                                                ; 13.555 ns ; en    ; core_dual:inst4|core:inst|pri[0]  ; INTA     ;
; N/A                                     ; None                                                ; 13.547 ns ; en    ; core_dual:inst4|core:inst|pri[1]  ; INTA     ;
; N/A                                     ; None                                                ; 13.448 ns ; en    ; core_dual:inst4|core:inst|pri[2]  ; INTA     ;
; N/A                                     ; None                                                ; 13.387 ns ; in[3] ; core_dual:inst4|core:inst|pri[0]  ; INTA     ;
; N/A                                     ; None                                                ; 13.377 ns ; in[3] ; core_dual:inst4|core:inst|pri[1]  ; INTA     ;
; N/A                                     ; None                                                ; 13.278 ns ; in[3] ; core_dual:inst4|core:inst|pri[2]  ; INTA     ;
; N/A                                     ; None                                                ; 8.990 ns  ; in[4] ; core_dual:inst4|core:inst|pri[0]  ; RESET    ;
; N/A                                     ; None                                                ; 8.981 ns  ; in[4] ; core_dual:inst4|core:inst|pri[1]  ; RESET    ;
; N/A                                     ; None                                                ; 8.882 ns  ; in[4] ; core_dual:inst4|core:inst|pri[2]  ; RESET    ;
; N/A                                     ; None                                                ; 8.804 ns  ; en    ; core_dual:inst4|core:inst|pri[0]  ; RESET    ;
; N/A                                     ; None                                                ; 8.796 ns  ; en    ; core_dual:inst4|core:inst|pri[1]  ; RESET    ;
; N/A                                     ; None                                                ; 8.697 ns  ; en    ; core_dual:inst4|core:inst|pri[2]  ; RESET    ;
; N/A                                     ; None                                                ; 8.636 ns  ; in[3] ; core_dual:inst4|core:inst|pri[0]  ; RESET    ;
; N/A                                     ; None                                                ; 8.626 ns  ; in[3] ; core_dual:inst4|core:inst|pri[1]  ; RESET    ;
; N/A                                     ; None                                                ; 8.527 ns  ; in[3] ; core_dual:inst4|core:inst|pri[2]  ; RESET    ;
; N/A                                     ; None                                                ; 8.158 ns  ; in[4] ; core_dual:inst4|core:inst|pri[0]  ; in[3]    ;
; N/A                                     ; None                                                ; 8.149 ns  ; in[4] ; core_dual:inst4|core:inst|pri[1]  ; in[3]    ;
; N/A                                     ; None                                                ; 8.050 ns  ; in[4] ; core_dual:inst4|core:inst|pri[2]  ; in[3]    ;
; N/A                                     ; None                                                ; 7.981 ns  ; in[4] ; core_dual:inst4|core:inst|pri[0]  ; en       ;
; N/A                                     ; None                                                ; 7.972 ns  ; en    ; core_dual:inst4|core:inst|pri[0]  ; in[3]    ;
; N/A                                     ; None                                                ; 7.972 ns  ; in[4] ; core_dual:inst4|core:inst|pri[1]  ; en       ;
; N/A                                     ; None                                                ; 7.964 ns  ; en    ; core_dual:inst4|core:inst|pri[1]  ; in[3]    ;
; N/A                                     ; None                                                ; 7.873 ns  ; in[4] ; core_dual:inst4|core:inst|pri[2]  ; en       ;
; N/A                                     ; None                                                ; 7.865 ns  ; en    ; core_dual:inst4|core:inst|pri[2]  ; in[3]    ;
; N/A                                     ; None                                                ; 7.820 ns  ; in[4] ; core_dual:inst4|core:inst|pri[0]  ; in[4]    ;
; N/A                                     ; None                                                ; 7.811 ns  ; in[4] ; core_dual:inst4|core:inst|pri[1]  ; in[4]    ;
; N/A                                     ; None                                                ; 7.804 ns  ; in[3] ; core_dual:inst4|core:inst|pri[0]  ; in[3]    ;
; N/A                                     ; None                                                ; 7.795 ns  ; en    ; core_dual:inst4|core:inst|pri[0]  ; en       ;
; N/A                                     ; None                                                ; 7.794 ns  ; in[3] ; core_dual:inst4|core:inst|pri[1]  ; in[3]    ;
; N/A                                     ; None                                                ; 7.787 ns  ; en    ; core_dual:inst4|core:inst|pri[1]  ; en       ;
; N/A                                     ; None                                                ; 7.712 ns  ; in[4] ; core_dual:inst4|core:inst|pri[2]  ; in[4]    ;
; N/A                                     ; None                                                ; 7.695 ns  ; in[3] ; core_dual:inst4|core:inst|pri[2]  ; in[3]    ;
; N/A                                     ; None                                                ; 7.688 ns  ; en    ; core_dual:inst4|core:inst|pri[2]  ; en       ;
; N/A                                     ; None                                                ; 7.634 ns  ; en    ; core_dual:inst4|core:inst|pri[0]  ; in[4]    ;
; N/A                                     ; None                                                ; 7.627 ns  ; in[3] ; core_dual:inst4|core:inst|pri[0]  ; en       ;
; N/A                                     ; None                                                ; 7.626 ns  ; en    ; core_dual:inst4|core:inst|pri[1]  ; in[4]    ;
; N/A                                     ; None                                                ; 7.617 ns  ; in[3] ; core_dual:inst4|core:inst|pri[1]  ; en       ;
; N/A                                     ; None                                                ; 7.527 ns  ; en    ; core_dual:inst4|core:inst|pri[2]  ; in[4]    ;
; N/A                                     ; None                                                ; 7.518 ns  ; in[3] ; core_dual:inst4|core:inst|pri[2]  ; en       ;
; N/A                                     ; None                                                ; 7.466 ns  ; in[3] ; core_dual:inst4|core:inst|pri[0]  ; in[4]    ;
; N/A                                     ; None                                                ; 7.456 ns  ; in[3] ; core_dual:inst4|core:inst|pri[1]  ; in[4]    ;
; N/A                                     ; None                                                ; 7.357 ns  ; in[3] ; core_dual:inst4|core:inst|pri[2]  ; in[4]    ;
; N/A                                     ; None                                                ; 3.538 ns  ; in[1] ; core_dual:inst4|core:inst|ocw3[1] ; A0       ;
; N/A                                     ; None                                                ; 3.423 ns  ; in[5] ; core_dual:inst4|core:inst|ocw3[5] ; A0       ;
; N/A                                     ; None                                                ; 3.410 ns  ; in[1] ; core_dual:inst4|core:inst|ocw3[1] ; CS       ;
; N/A                                     ; None                                                ; 3.295 ns  ; in[5] ; core_dual:inst4|core:inst|ocw3[5] ; CS       ;
; N/A                                     ; None                                                ; 3.246 ns  ; in[1] ; core_dual:inst4|core:inst|ocw3[1] ; WR       ;
; N/A                                     ; None                                                ; 3.131 ns  ; in[5] ; core_dual:inst4|core:inst|ocw3[5] ; WR       ;
; N/A                                     ; None                                                ; 2.963 ns  ; WR    ; imr_a:inst9|imr:inst|imrreg[3]    ; A0       ;
; N/A                                     ; None                                                ; 2.909 ns  ; WR    ; imr_a:inst9|imr:inst|imrreg[6]    ; A0       ;
; N/A                                     ; None                                                ; 2.852 ns  ; in[1] ; core_dual:inst4|core:inst|ocw3[1] ; RD       ;
; N/A                                     ; None                                                ; 2.835 ns  ; WR    ; imr_a:inst9|imr:inst|imrreg[3]    ; CS       ;
; N/A                                     ; None                                                ; 2.827 ns  ; in[0] ; core_dual:inst4|core:inst|ocw3[0] ; A0       ;
; N/A                                     ; None                                                ; 2.781 ns  ; WR    ; imr_a:inst9|imr:inst|imrreg[6]    ; CS       ;
; N/A                                     ; None                                                ; 2.777 ns  ; WR    ; imr_a:inst9|imr:inst|imrreg[7]    ; A0       ;
; N/A                                     ; None                                                ; 2.763 ns  ; WR    ; imr_a:inst9|imr:inst|imrreg[4]    ; A0       ;
; N/A                                     ; None                                                ; 2.751 ns  ; WR    ; imr_a:inst9|imr:inst|imrreg[1]    ; A0       ;
; N/A                                     ; None                                                ; 2.745 ns  ; CS    ; imr_a:inst9|imr:inst|imrreg[3]    ; A0       ;
; N/A                                     ; None                                                ; 2.737 ns  ; in[5] ; core_dual:inst4|core:inst|ocw3[5] ; RD       ;
; N/A                                     ; None                                                ; 2.699 ns  ; in[0] ; core_dual:inst4|core:inst|ocw3[0] ; CS       ;
; N/A                                     ; None                                                ; 2.691 ns  ; CS    ; imr_a:inst9|imr:inst|imrreg[6]    ; A0       ;
; N/A                                     ; None                                                ; 2.671 ns  ; WR    ; imr_a:inst9|imr:inst|imrreg[3]    ; WR       ;
; N/A                                     ; None                                                ; 2.649 ns  ; WR    ; imr_a:inst9|imr:inst|imrreg[7]    ; CS       ;
; N/A                                     ; None                                                ; 2.635 ns  ; WR    ; imr_a:inst9|imr:inst|imrreg[4]    ; CS       ;
; N/A                                     ; None                                                ; 2.623 ns  ; WR    ; imr_a:inst9|imr:inst|imrreg[1]    ; CS       ;
; N/A                                     ; None                                                ; 2.617 ns  ; CS    ; imr_a:inst9|imr:inst|imrreg[3]    ; CS       ;
; N/A                                     ; None                                                ; 2.617 ns  ; WR    ; imr_a:inst9|imr:inst|imrreg[6]    ; WR       ;
; N/A                                     ; None                                                ; 2.563 ns  ; CS    ; imr_a:inst9|imr:inst|imrreg[6]    ; CS       ;
; N/A                                     ; None                                                ; 2.559 ns  ; CS    ; imr_a:inst9|imr:inst|imrreg[7]    ; A0       ;
; N/A                                     ; None                                                ; 2.545 ns  ; CS    ; imr_a:inst9|imr:inst|imrreg[4]    ; A0       ;
; N/A                                     ; None                                                ; 2.535 ns  ; in[0] ; core_dual:inst4|core:inst|ocw3[0] ; WR       ;
; N/A                                     ; None                                                ; 2.533 ns  ; CS    ; imr_a:inst9|imr:inst|imrreg[1]    ; A0       ;
; N/A                                     ; None                                                ; 2.485 ns  ; WR    ; imr_a:inst9|imr:inst|imrreg[7]    ; WR       ;
; N/A                                     ; None                                                ; 2.471 ns  ; WR    ; imr_a:inst9|imr:inst|imrreg[4]    ; WR       ;
; N/A                                     ; None                                                ; 2.459 ns  ; WR    ; imr_a:inst9|imr:inst|imrreg[1]    ; WR       ;
; N/A                                     ; None                                                ; 2.453 ns  ; CS    ; imr_a:inst9|imr:inst|imrreg[3]    ; WR       ;
; N/A                                     ; None                                                ; 2.431 ns  ; CS    ; imr_a:inst9|imr:inst|imrreg[7]    ; CS       ;
; N/A                                     ; None                                                ; 2.427 ns  ; in[2] ; core_dual:inst4|core:inst|ocw1[2] ; A0       ;
; N/A                                     ; None                                                ; 2.417 ns  ; CS    ; imr_a:inst9|imr:inst|imrreg[4]    ; CS       ;
; N/A                                     ; None                                                ; 2.410 ns  ; WR    ; imr_a:inst9|imr:inst|imrreg[0]    ; A0       ;
; N/A                                     ; None                                                ; 2.409 ns  ; in[6] ; core_dual:inst4|core:inst|ocw3[6] ; A0       ;
; N/A                                     ; None                                                ; 2.405 ns  ; CS    ; imr_a:inst9|imr:inst|imrreg[1]    ; CS       ;
; N/A                                     ; None                                                ; 2.399 ns  ; CS    ; imr_a:inst9|imr:inst|imrreg[6]    ; WR       ;
; N/A                                     ; None                                                ; 2.299 ns  ; in[2] ; core_dual:inst4|core:inst|ocw1[2] ; CS       ;
; N/A                                     ; None                                                ; 2.282 ns  ; WR    ; imr_a:inst9|imr:inst|imrreg[0]    ; CS       ;
; N/A                                     ; None                                                ; 2.281 ns  ; in[6] ; core_dual:inst4|core:inst|ocw3[6] ; CS       ;
; N/A                                     ; None                                                ; 2.277 ns  ; WR    ; imr_a:inst9|imr:inst|imrreg[3]    ; RD       ;
; N/A                                     ; None                                                ; 2.275 ns  ; WR    ; imr_a:inst9|imr:inst|imrreg[2]    ; A0       ;
; N/A                                     ; None                                                ; 2.269 ns  ; in[0] ; core_dual:inst4|core:inst|ocw1[0] ; A0       ;
; N/A                                     ; None                                                ; 2.267 ns  ; CS    ; imr_a:inst9|imr:inst|imrreg[7]    ; WR       ;
; N/A                                     ; None                                                ; 2.253 ns  ; CS    ; imr_a:inst9|imr:inst|imrreg[4]    ; WR       ;
; N/A                                     ; None                                                ; 2.253 ns  ; in[5] ; core_dual:inst4|core:inst|ocw1[5] ; A0       ;
; N/A                                     ; None                                                ; 2.241 ns  ; CS    ; imr_a:inst9|imr:inst|imrreg[1]    ; WR       ;
; N/A                                     ; None                                                ; 2.223 ns  ; WR    ; imr_a:inst9|imr:inst|imrreg[6]    ; RD       ;
; N/A                                     ; None                                                ; 2.192 ns  ; CS    ; imr_a:inst9|imr:inst|imrreg[0]    ; A0       ;
; N/A                                     ; None                                                ; 2.176 ns  ; in[5] ; core_dual:inst4|core:inst|icw2[5] ; A0       ;
; N/A                                     ; None                                                ; 2.147 ns  ; WR    ; imr_a:inst9|imr:inst|imrreg[2]    ; CS       ;
; N/A                                     ; None                                                ; 2.141 ns  ; in[0] ; core_dual:inst4|core:inst|ocw1[0] ; CS       ;
; N/A                                     ; None                                                ; 2.141 ns  ; in[0] ; core_dual:inst4|core:inst|ocw3[0] ; RD       ;
; N/A                                     ; None                                                ; 2.135 ns  ; in[2] ; core_dual:inst4|core:inst|ocw1[2] ; WR       ;
; N/A                                     ; None                                                ; 2.125 ns  ; in[5] ; core_dual:inst4|core:inst|ocw1[5] ; CS       ;
; N/A                                     ; None                                                ; 2.118 ns  ; WR    ; imr_a:inst9|imr:inst|imrreg[0]    ; WR       ;
; N/A                                     ; None                                                ; 2.117 ns  ; in[6] ; core_dual:inst4|core:inst|ocw3[6] ; WR       ;
; N/A                                     ; None                                                ; 2.091 ns  ; WR    ; imr_a:inst9|imr:inst|imrreg[7]    ; RD       ;
; N/A                                     ; None                                                ; 2.077 ns  ; WR    ; imr_a:inst9|imr:inst|imrreg[4]    ; RD       ;
; N/A                                     ; None                                                ; 2.065 ns  ; WR    ; imr_a:inst9|imr:inst|imrreg[1]    ; RD       ;
; N/A                                     ; None                                                ; 2.064 ns  ; CS    ; imr_a:inst9|imr:inst|imrreg[0]    ; CS       ;
; N/A                                     ; None                                                ; 2.059 ns  ; CS    ; imr_a:inst9|imr:inst|imrreg[3]    ; RD       ;
; N/A                                     ; None                                                ; 2.057 ns  ; CS    ; imr_a:inst9|imr:inst|imrreg[2]    ; A0       ;
; N/A                                     ; None                                                ; 2.048 ns  ; in[5] ; core_dual:inst4|core:inst|icw2[5] ; CS       ;
; N/A                                     ; None                                                ; 2.005 ns  ; CS    ; imr_a:inst9|imr:inst|imrreg[6]    ; RD       ;
; N/A                                     ; None                                                ; 1.983 ns  ; WR    ; imr_a:inst9|imr:inst|imrreg[2]    ; WR       ;
; N/A                                     ; None                                                ; 1.977 ns  ; in[0] ; core_dual:inst4|core:inst|ocw1[0] ; WR       ;
; N/A                                     ; None                                                ; 1.961 ns  ; in[5] ; core_dual:inst4|core:inst|ocw1[5] ; WR       ;
; N/A                                     ; None                                                ; 1.929 ns  ; CS    ; imr_a:inst9|imr:inst|imrreg[2]    ; CS       ;
; N/A                                     ; None                                                ; 1.900 ns  ; CS    ; imr_a:inst9|imr:inst|imrreg[0]    ; WR       ;
; N/A                                     ; None                                                ; 1.900 ns  ; in[7] ; core_dual:inst4|core:inst|ocw1[7] ; A0       ;
; N/A                                     ; None                                                ; 1.884 ns  ; in[5] ; core_dual:inst4|core:inst|icw2[5] ; WR       ;
; N/A                                     ; None                                                ; 1.873 ns  ; CS    ; imr_a:inst9|imr:inst|imrreg[7]    ; RD       ;
; N/A                                     ; None                                                ; 1.859 ns  ; CS    ; imr_a:inst9|imr:inst|imrreg[4]    ; RD       ;
; N/A                                     ; None                                                ; 1.847 ns  ; CS    ; imr_a:inst9|imr:inst|imrreg[1]    ; RD       ;
; N/A                                     ; None                                                ; 1.841 ns  ; en    ; core_dual:inst4|core:inst|ocw3[5] ; A0       ;
; N/A                                     ; None                                                ; 1.818 ns  ; WR    ; imr_a:inst9|imr:inst|imrreg[5]    ; A0       ;
; N/A                                     ; None                                                ; 1.775 ns  ; in[1] ; core_dual:inst4|core:inst|ocw1[1] ; A0       ;
; N/A                                     ; None                                                ; 1.772 ns  ; in[7] ; core_dual:inst4|core:inst|ocw1[7] ; CS       ;
; N/A                                     ; None                                                ; 1.765 ns  ; CS    ; imr_a:inst9|imr:inst|imrreg[2]    ; WR       ;
; N/A                                     ; None                                                ; 1.741 ns  ; in[2] ; core_dual:inst4|core:inst|ocw1[2] ; RD       ;
; N/A                                     ; None                                                ; 1.737 ns  ; en    ; core_dual:inst4|core:inst|ocw3[6] ; A0       ;
; N/A                                     ; None                                                ; 1.728 ns  ; in[7] ; core_dual:inst4|core:inst|icw2[7] ; A0       ;
; N/A                                     ; None                                                ; 1.724 ns  ; WR    ; imr_a:inst9|imr:inst|imrreg[0]    ; RD       ;
; N/A                                     ; None                                                ; 1.723 ns  ; in[6] ; core_dual:inst4|core:inst|ocw3[6] ; RD       ;
; N/A                                     ; None                                                ; 1.713 ns  ; en    ; core_dual:inst4|core:inst|ocw3[5] ; CS       ;
; N/A                                     ; None                                                ; 1.709 ns  ; en    ; core_dual:inst4|core:inst|ocw3[1] ; A0       ;
; N/A                                     ; None                                                ; 1.690 ns  ; WR    ; imr_a:inst9|imr:inst|imrreg[5]    ; CS       ;
; N/A                                     ; None                                                ; 1.658 ns  ; in[0] ; core_dual:inst4|core:inst|icw1[0] ; A0       ;
; N/A                                     ; None                                                ; 1.647 ns  ; in[1] ; core_dual:inst4|core:inst|ocw1[1] ; CS       ;
; N/A                                     ; None                                                ; 1.636 ns  ; in[1] ; core_dual:inst4|core:inst|icw1[1] ; A0       ;
; N/A                                     ; None                                                ; 1.609 ns  ; en    ; core_dual:inst4|core:inst|ocw3[6] ; CS       ;
; N/A                                     ; None                                                ; 1.608 ns  ; in[7] ; core_dual:inst4|core:inst|ocw1[7] ; WR       ;
; N/A                                     ; None                                                ; 1.600 ns  ; CS    ; imr_a:inst9|imr:inst|imrreg[5]    ; A0       ;
; N/A                                     ; None                                                ; 1.600 ns  ; in[7] ; core_dual:inst4|core:inst|icw2[7] ; CS       ;
; N/A                                     ; None                                                ; 1.589 ns  ; WR    ; imr_a:inst9|imr:inst|imrreg[2]    ; RD       ;
; N/A                                     ; None                                                ; 1.583 ns  ; in[0] ; core_dual:inst4|core:inst|ocw1[0] ; RD       ;
; N/A                                     ; None                                                ; 1.581 ns  ; en    ; core_dual:inst4|core:inst|ocw3[1] ; CS       ;
; N/A                                     ; None                                                ; 1.567 ns  ; in[5] ; core_dual:inst4|core:inst|ocw1[5] ; RD       ;
; N/A                                     ; None                                                ; 1.549 ns  ; en    ; core_dual:inst4|core:inst|ocw3[5] ; WR       ;
; N/A                                     ; None                                                ; 1.530 ns  ; en    ; core_dual:inst4|core:inst|ocw1[2] ; A0       ;
; N/A                                     ; None                                                ; 1.530 ns  ; in[0] ; core_dual:inst4|core:inst|icw1[0] ; CS       ;
; N/A                                     ; None                                                ; 1.526 ns  ; WR    ; imr_a:inst9|imr:inst|imrreg[5]    ; WR       ;
; N/A                                     ; None                                                ; 1.508 ns  ; in[1] ; core_dual:inst4|core:inst|icw1[1] ; CS       ;
; N/A                                     ; None                                                ; 1.506 ns  ; CS    ; imr_a:inst9|imr:inst|imrreg[0]    ; RD       ;
; N/A                                     ; None                                                ; 1.490 ns  ; in[5] ; core_dual:inst4|core:inst|icw2[5] ; RD       ;
; N/A                                     ; None                                                ; 1.483 ns  ; in[1] ; core_dual:inst4|core:inst|ocw1[1] ; WR       ;
; N/A                                     ; None                                                ; 1.472 ns  ; CS    ; imr_a:inst9|imr:inst|imrreg[5]    ; CS       ;
; N/A                                     ; None                                                ; 1.445 ns  ; en    ; core_dual:inst4|core:inst|ocw3[6] ; WR       ;
; N/A                                     ; None                                                ; 1.436 ns  ; in[7] ; core_dual:inst4|core:inst|icw2[7] ; WR       ;
; N/A                                     ; None                                                ; 1.417 ns  ; en    ; core_dual:inst4|core:inst|ocw3[1] ; WR       ;
; N/A                                     ; None                                                ; 1.417 ns  ; in[6] ; core_dual:inst4|core:inst|icw2[6] ; A0       ;
; N/A                                     ; None                                                ; 1.402 ns  ; en    ; core_dual:inst4|core:inst|ocw1[2] ; CS       ;
; N/A                                     ; None                                                ; 1.371 ns  ; CS    ; imr_a:inst9|imr:inst|imrreg[2]    ; RD       ;
; N/A                                     ; None                                                ; 1.366 ns  ; in[0] ; core_dual:inst4|core:inst|icw1[0] ; WR       ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;           ;       ;                                   ;          ;
+-----------------------------------------+-----------------------------------------------------+-----------+-------+-----------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 7.2 Build 151 09/26/2007 SJ Full Version
    Info: Processing started: Tue May 10 01:41:57 2011
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off 8259a -c 8259a --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "core_dual:inst4|core:inst|ocw3[1]" is a latch
    Warning: Node "core_dual:inst4|core:inst|write1" is a latch
    Warning: Node "core_dual:inst4|core:inst|write2" is a latch
    Warning: Node "core_dual:inst4|core:inst|icw1[0]" is a latch
    Warning: Node "core_dual:inst4|core:inst|icw1[1]" is a latch
    Warning: Node "pr:inst|position.00000111_3378" is a latch
    Warning: Node "pr:inst|position.00000101_3656" is a latch
    Warning: Node "pr:inst|position.00000001_4212" is a latch
    Warning: Node "pr:inst|position.00000011_3934" is a latch
    Warning: Node "core_dual:inst4|core:inst|pri[2]" is a latch
    Warning: Node "core_dual:inst4|core:inst|pri[1]" is a latch
    Warning: Node "core_dual:inst4|core:inst|pri[0]" is a latch
    Warning: Node "imr_a:inst9|imr:inst|imrreg[0]" is a latch
    Warning: Node "irr_a:inst8|irr:inst|irrreg[0]" is a latch
    Warning: Node "imr_a:inst9|imr:inst|imrreg[1]" is a latch
    Warning: Node "irr_a:inst8|irr:inst|irrreg[1]" is a latch
    Warning: Node "imr_a:inst9|imr:inst|imrreg[3]" is a latch
    Warning: Node "irr_a:inst8|irr:inst|irrreg[3]" is a latch
    Warning: Node "irr_a:inst8|irr:inst|irrreg[2]" is a latch
    Warning: Node "imr_a:inst9|imr:inst|imrreg[2]" is a latch
    Warning: Node "imr_a:inst9|imr:inst|imrreg[4]" is a latch
    Warning: Node "irr_a:inst8|irr:inst|irrreg[4]" is a latch
    Warning: Node "core_dual:inst4|core:inst|ocw2[2]" is a latch
    Warning: Node "irr_a:inst8|irr:inst|irrreg[7]" is a latch
    Warning: Node "imr_a:inst9|imr:inst|imrreg[7]" is a latch
    Warning: Node "irr_a:inst8|irr:inst|irrreg[5]" is a latch
    Warning: Node "imr_a:inst9|imr:inst|imrreg[5]" is a latch
    Warning: Node "irr_a:inst8|irr:inst|irrreg[6]" is a latch
    Warning: Node "imr_a:inst9|imr:inst|imrreg[6]" is a latch
    Warning: Node "core_dual:inst4|core:inst|icw4[1]" is a latch
    Warning: Node "core_dual:inst4|core:inst|ocw2[6]" is a latch
    Warning: Node "core_dual:inst4|core:inst|ocw2[7]" is a latch
    Warning: Node "core_dual:inst4|core:inst|ocw2[1]" is a latch
    Warning: Node "core_dual:inst4|core:inst|ocw2[0]" is a latch
    Warning: Node "isr_a:inst5|isr:inst|isrreg[0]" is a latch
    Warning: Node "core_dual:inst4|core:inst|ocw1[0]" is a latch
    Warning: Node "irr_a:inst8|irr:inst|senselatch[0]" is a latch
    Warning: Node "core_dual:inst4|core:inst|icw1[3]" is a latch
    Warning: Node "isr_a:inst5|isr:inst|isrreg[1]" is a latch
    Warning: Node "irr_a:inst8|irr:inst|senselatch[1]" is a latch
    Warning: Node "isr_a:inst5|isr:inst|isrreg[3]" is a latch
    Warning: Node "irr_a:inst8|irr:inst|senselatch[3]" is a latch
    Warning: Node "irr_a:inst8|irr:inst|senselatch[2]" is a latch
    Warning: Node "isr_a:inst5|isr:inst|isrreg[2]" is a latch
    Warning: Node "core_dual:inst4|core:inst|ocw1[2]" is a latch
    Warning: Node "isr_a:inst5|isr:inst|isrreg[4]" is a latch
    Warning: Node "core_dual:inst4|core:inst|ocw1[4]" is a latch
    Warning: Node "irr_a:inst8|irr:inst|senselatch[4]" is a latch
    Warning: Node "irr_a:inst8|irr:inst|senselatch[7]" is a latch
    Warning: Node "isr_a:inst5|isr:inst|isrreg[7]" is a latch
    Warning: Node "irr_a:inst8|irr:inst|senselatch[5]" is a latch
    Warning: Node "isr_a:inst5|isr:inst|isrreg[5]" is a latch
    Warning: Node "core_dual:inst4|core:inst|ocw3[0]" is a latch
    Warning: Node "core_dual:inst4|core:inst|ocw1[1]" is a latch
    Warning: Node "core_dual:inst4|core:inst|ocw1[3]" is a latch
    Warning: Node "irr_a:inst8|irr:inst|senselatch[6]" is a latch
    Warning: Node "isr_a:inst5|isr:inst|isrreg[6]" is a latch
    Warning: Node "core_dual:inst4|core:inst|ocw1[6]" is a latch
    Warning: Node "pr:inst|position.00000010_4073" is a latch
    Warning: Node "pr:inst|position.00000110_3517" is a latch
    Warning: Node "pr:inst|position.00000100_3795" is a latch
    Warning: Node "core_dual:inst4|core:inst|ocw2[5]" is a latch
    Warning: Node "core_dual:inst4|core:inst|ocw1[7]" is a latch
    Warning: Node "core_dual:inst4|core:inst|ocw1[5]" is a latch
    Warning: Node "pr:inst|position.00000000_4351" is a latch
    Warning: Node "core_dual:inst4|core:inst|ocw3[6]" is a latch
    Warning: Node "core_dual:inst4|core:inst|ocw3[5]" is a latch
    Warning: Node "core_dual:inst4|core:inst|icw2[3]" is a latch
    Warning: Node "core_dual:inst4|core:inst|icw2[4]" is a latch
    Warning: Node "core_dual:inst4|core:inst|icw2[5]" is a latch
    Warning: Node "core_dual:inst4|core:inst|icw2[6]" is a latch
    Warning: Node "core_dual:inst4|core:inst|icw2[7]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "RD" is an undefined clock
    Info: Assuming node "WR" is an undefined clock
    Info: Assuming node "CS" is an undefined clock
    Info: Assuming node "A0" is an undefined clock
    Info: Assuming node "INTA" is an undefined clock
    Info: Assuming node "in[4]" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin.
    Info: Assuming node "en" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin.
    Info: Assuming node "in[3]" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin.
    Info: Assuming node "RESET" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin.
Warning: Found 98 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "core_dual:inst4|core:inst|ocw2[5]" as buffer
    Info: Detected ripple clock "pr:inst|position.00000100_3795" as buffer
    Info: Detected ripple clock "pr:inst|position.00000110_3517" as buffer
    Info: Detected ripple clock "pr:inst|position.00000010_4073" as buffer
    Info: Detected ripple clock "isr_a:inst5|isr:inst|isrreg[6]" as buffer
    Info: Detected ripple clock "isr_a:inst5|isr:inst|isrreg[5]" as buffer
    Info: Detected ripple clock "isr_a:inst5|isr:inst|isrreg[7]" as buffer
    Info: Detected ripple clock "isr_a:inst5|isr:inst|isrreg[4]" as buffer
    Info: Detected ripple clock "isr_a:inst5|isr:inst|isrreg[2]" as buffer
    Info: Detected ripple clock "isr_a:inst5|isr:inst|isrreg[3]" as buffer
    Info: Detected ripple clock "isr_a:inst5|isr:inst|isrreg[1]" as buffer
    Info: Detected ripple clock "isr_a:inst5|isr:inst|isrreg[0]" as buffer
    Info: Detected ripple clock "core_dual:inst4|core:inst|ocw2[0]" as buffer
    Info: Detected ripple clock "core_dual:inst4|core:inst|ocw2[1]" as buffer
    Info: Detected ripple clock "core_dual:inst4|core:inst|ocw2[7]" as buffer
    Info: Detected ripple clock "core_dual:inst4|core:inst|ocw2[6]" as buffer
    Info: Detected ripple clock "core_dual:inst4|core:inst|icw4[1]" as buffer
    Info: Detected ripple clock "imr_a:inst9|imr:inst|imrreg[6]" as buffer
    Info: Detected ripple clock "irr_a:inst8|irr:inst|irrreg[6]" as buffer
    Info: Detected ripple clock "imr_a:inst9|imr:inst|imrreg[5]" as buffer
    Info: Detected ripple clock "irr_a:inst8|irr:inst|irrreg[5]" as buffer
    Info: Detected ripple clock "imr_a:inst9|imr:inst|imrreg[7]" as buffer
    Info: Detected ripple clock "irr_a:inst8|irr:inst|irrreg[7]" as buffer
    Info: Detected ripple clock "core_dual:inst4|core:inst|ocw2[2]" as buffer
    Info: Detected ripple clock "irr_a:inst8|irr:inst|irrreg[4]" as buffer
    Info: Detected ripple clock "imr_a:inst9|imr:inst|imrreg[4]" as buffer
    Info: Detected ripple clock "imr_a:inst9|imr:inst|imrreg[2]" as buffer
    Info: Detected ripple clock "irr_a:inst8|irr:inst|irrreg[2]" as buffer
    Info: Detected ripple clock "irr_a:inst8|irr:inst|irrreg[3]" as buffer
    Info: Detected ripple clock "imr_a:inst9|imr:inst|imrreg[3]" as buffer
    Info: Detected ripple clock "irr_a:inst8|irr:inst|irrreg[1]" as buffer
    Info: Detected ripple clock "imr_a:inst9|imr:inst|imrreg[1]" as buffer
    Info: Detected ripple clock "irr_a:inst8|irr:inst|irrreg[0]" as buffer
    Info: Detected ripple clock "imr_a:inst9|imr:inst|imrreg[0]" as buffer
    Info: Detected ripple clock "pr:inst|position.00000011_3934" as buffer
    Info: Detected ripple clock "pr:inst|position.00000001_4212" as buffer
    Info: Detected ripple clock "pr:inst|position.00000101_3656" as buffer
    Info: Detected ripple clock "pr:inst|position.00000111_3378" as buffer
    Info: Detected ripple clock "core_dual:inst4|core:inst|write2" as buffer
    Info: Detected ripple clock "core_dual:inst4|core:inst|write1" as buffer
    Info: Detected gated clock "core_dual:inst4|core:inst|icw2~0" as buffer
    Info: Detected gated clock "core_dual:inst4|core:inst|WideOr0~745" as buffer
    Info: Detected gated clock "core_dual:inst4|core:inst|eoi[1]~703" as buffer
    Info: Detected gated clock "core_dual:inst4|core:inst|eoi[1]~702" as buffer
    Info: Detected gated clock "core_dual:inst4|core:inst|eoi[2]~707" as buffer
    Info: Detected gated clock "core_dual:inst4|core:inst|eoi[2]~706" as buffer
    Info: Detected gated clock "core_dual:inst4|core:inst|eoi[2]~690" as buffer
    Info: Detected gated clock "core_dual:inst4|core:inst|eoi[2]~688" as buffer
    Info: Detected gated clock "core_dual:inst4|core:inst|eoi[2]~687" as buffer
    Info: Detected gated clock "core_dual:inst4|core:inst|pri[2]~682" as buffer
    Info: Detected gated clock "core_dual:inst4|core:inst|WideOr0~746" as buffer
    Info: Detected gated clock "core_dual:inst4|core:inst|eoi[1]~705" as buffer
    Info: Detected gated clock "core_dual:inst4|core:inst|eoi[3]~708" as buffer
    Info: Detected gated clock "core_dual:inst4|core:inst|eoi[0]~704" as buffer
    Info: Detected gated clock "core_dual:inst4|core:inst|eoi[2]~709" as buffer
    Info: Detected gated clock "core_dual:inst4|core:inst|eoi[1]~710" as buffer
    Info: Detected gated clock "core_dual:inst4|core:inst|eoi[1]~693" as buffer
    Info: Detected gated clock "core_dual:inst4|core:inst|eoi[6]~699" as buffer
    Info: Detected gated clock "core_dual:inst4|core:inst|eoi[6]~698" as buffer
    Info: Detected gated clock "core_dual:inst4|core:inst|eoi[2]~691" as buffer
    Info: Detected gated clock "core_dual:inst4|core:inst|eoi[2]~686" as buffer
    Info: Detected gated clock "core_dual:inst4|core:inst|eoi[2]~689" as buffer
    Info: Detected gated clock "pr:inst|WideOr1~12" as buffer
    Info: Detected gated clock "pr:inst|Equal2~83" as buffer
    Info: Detected gated clock "pr:inst|Equal2~82" as buffer
    Info: Detected gated clock "pr:inst|WideOr2~19" as buffer
    Info: Detected gated clock "core_dual:inst4|core:inst|icw4~0" as buffer
    Info: Detected ripple clock "core_dual:inst4|core:inst|flag1" as buffer
    Info: Detected ripple clock "core_dual:inst4|core:inst|flag2" as buffer
    Info: Detected gated clock "core_dual:inst4|core:inst|eoi[7]~700" as buffer
    Info: Detected gated clock "core_dual:inst4|core:inst|WideOr2~544" as buffer
    Info: Detected gated clock "core_dual:inst4|core:inst|eoi[5]~695" as buffer
    Info: Detected gated clock "core_dual:inst4|core:inst|eoi[6]~701" as buffer
    Info: Detected gated clock "core_dual:inst4|core:inst|eoi[0]~696" as buffer
    Info: Detected gated clock "core_dual:inst4|core:inst|eoi[4]~692" as buffer
    Info: Detected gated clock "core_dual:inst4|core:inst|eoi[4]~694" as buffer
    Info: Detected gated clock "core_dual:inst4|core:inst|o2~34" as buffer
    Info: Detected gated clock "core_dual:inst4|core:inst|freeze" as buffer
    Info: Detected gated clock "core_dual:inst4|core:inst|o1" as buffer
    Info: Detected gated clock "core_dual:inst4|core:inst|pri[2]~684" as buffer
    Info: Detected gated clock "core_dual:inst4|core:inst|pri[2]~680" as buffer
    Info: Detected gated clock "pr:inst|position.00000101~322" as buffer
    Info: Detected gated clock "pr:inst|nmr[5]" as buffer
    Info: Detected gated clock "pr:inst|Equal0~93" as buffer
    Info: Detected gated clock "pr:inst|nmr[2]" as buffer
    Info: Detected gated clock "pr:inst|nmr[3]" as buffer
    Info: Detected gated clock "pr:inst|Equal0~94" as buffer
    Info: Detected gated clock "pr:inst|position.00000111~423" as buffer
    Info: Detected gated clock "pr:inst|WideOr3~13" as buffer
    Info: Detected gated clock "core_dual:inst4|core:inst|icw1~0" as buffer
    Info: Detected ripple clock "core_dual:inst4|core:inst|state.010" as buffer
    Info: Detected ripple clock "core_dual:inst4|core:inst|state.001" as buffer
    Info: Detected ripple clock "core_dual:inst4|core:inst|state.100" as buffer
    Info: Detected gated clock "core_dual:inst4|core:inst|always0~50" as buffer
    Info: Detected gated clock "core_dual:inst4|core:inst|clk" as buffer
    Info: Detected ripple clock "core_dual:inst4|core:inst|state.101" as buffer
    Info: Detected gated clock "core_dual:inst4|core:inst|Selector7~334" as buffer
    Info: Detected gated clock "core_dual:inst4|core:inst|ocw3~38" as buffer
Info: Clock "RD" has Internal fmax of 54.31 MHz between source register "core_dual:inst4|core:inst|pri[0]" and destination register "pr:inst|position.00000000_4351" (period= 18.414 ns)
    Info: + Longest register to register delay is 2.408 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X46_Y25_N26; Fanout = 47; REG Node = 'core_dual:inst4|core:inst|pri[0]'
        Info: 2: + IC(0.303 ns) + CELL(0.150 ns) = 0.453 ns; Loc. = LCCOMB_X46_Y25_N28; Fanout = 1; COMB Node = 'pr:inst|Mux4~85'
        Info: 3: + IC(0.271 ns) + CELL(0.150 ns) = 0.874 ns; Loc. = LCCOMB_X46_Y25_N16; Fanout = 1; COMB Node = 'pr:inst|Mux4~81'
        Info: 4: + IC(0.452 ns) + CELL(0.275 ns) = 1.601 ns; Loc. = LCCOMB_X46_Y24_N30; Fanout = 1; COMB Node = 'pr:inst|Mux4~82'
        Info: 5: + IC(0.244 ns) + CELL(0.150 ns) = 1.995 ns; Loc. = LCCOMB_X46_Y24_N2; Fanout = 1; COMB Node = 'pr:inst|position.00000000~271'
        Info: 6: + IC(0.263 ns) + CELL(0.150 ns) = 2.408 ns; Loc. = LCCOMB_X46_Y24_N18; Fanout = 1; REG Node = 'pr:inst|position.00000000_4351'
        Info: Total cell delay = 0.875 ns ( 36.34 % )
        Info: Total interconnect delay = 1.533 ns ( 63.66 % )
    Info: - Smallest clock skew is -14.892 ns
        Info: + Shortest clock path from clock "RD" to destination register is 7.938 ns
            Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_D16; Fanout = 4; CLK Node = 'RD'
            Info: 2: + IC(1.409 ns) + CELL(0.150 ns) = 2.399 ns; Loc. = LCCOMB_X41_Y24_N12; Fanout = 1; COMB Node = 'core_dual:inst4|core:inst|always0~50'
            Info: 3: + IC(0.734 ns) + CELL(0.150 ns) = 3.283 ns; Loc. = LCCOMB_X42_Y22_N0; Fanout = 7; REG Node = 'core_dual:inst4|core:inst|write2'
            Info: 4: + IC(0.277 ns) + CELL(0.393 ns) = 3.953 ns; Loc. = LCCOMB_X42_Y22_N18; Fanout = 9; COMB Node = 'core_dual:inst4|core:inst|o1'
            Info: 5: + IC(0.980 ns) + CELL(0.275 ns) = 5.208 ns; Loc. = LCCOMB_X44_Y24_N18; Fanout = 10; REG Node = 'imr_a:inst9|imr:inst|imrreg[0]'
            Info: 6: + IC(0.253 ns) + CELL(0.150 ns) = 5.611 ns; Loc. = LCCOMB_X44_Y24_N24; Fanout = 8; COMB Node = 'pr:inst|Equal0~94'
            Info: 7: + IC(0.702 ns) + CELL(0.408 ns) = 6.721 ns; Loc. = LCCOMB_X46_Y24_N8; Fanout = 21; COMB Node = 'pr:inst|Equal0~95'
            Info: 8: + IC(0.266 ns) + CELL(0.275 ns) = 7.262 ns; Loc. = LCCOMB_X46_Y24_N0; Fanout = 8; COMB Node = 'pr:inst|position.00000111~423'
            Info: 9: + IC(0.283 ns) + CELL(0.393 ns) = 7.938 ns; Loc. = LCCOMB_X46_Y24_N18; Fanout = 1; REG Node = 'pr:inst|position.00000000_4351'
            Info: Total cell delay = 3.034 ns ( 38.22 % )
            Info: Total interconnect delay = 4.904 ns ( 61.78 % )
        Info: - Longest clock path from clock "RD" to source register is 22.830 ns
            Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_D16; Fanout = 4; CLK Node = 'RD'
            Info: 2: + IC(1.409 ns) + CELL(0.150 ns) = 2.399 ns; Loc. = LCCOMB_X41_Y24_N12; Fanout = 1; COMB Node = 'core_dual:inst4|core:inst|always0~50'
            Info: 3: + IC(0.734 ns) + CELL(0.150 ns) = 3.283 ns; Loc. = LCCOMB_X42_Y22_N0; Fanout = 7; REG Node = 'core_dual:inst4|core:inst|write2'
            Info: 4: + IC(0.485 ns) + CELL(0.242 ns) = 4.010 ns; Loc. = LCCOMB_X41_Y22_N4; Fanout = 5; COMB Node = 'core_dual:inst4|core:inst|clk'
            Info: 5: + IC(0.418 ns) + CELL(0.787 ns) = 5.215 ns; Loc. = LCFF_X42_Y22_N27; Fanout = 4; REG Node = 'core_dual:inst4|core:inst|state.101'
            Info: 6: + IC(0.323 ns) + CELL(0.150 ns) = 5.688 ns; Loc. = LCCOMB_X42_Y22_N18; Fanout = 9; COMB Node = 'core_dual:inst4|core:inst|o1'
            Info: 7: + IC(1.475 ns) + CELL(0.150 ns) = 7.313 ns; Loc. = LCCOMB_X45_Y24_N0; Fanout = 9; REG Node = 'imr_a:inst9|imr:inst|imrreg[3]'
            Info: 8: + IC(0.721 ns) + CELL(0.275 ns) = 8.309 ns; Loc. = LCCOMB_X44_Y25_N16; Fanout = 17; COMB Node = 'pr:inst|nmr[3]'
            Info: 9: + IC(0.719 ns) + CELL(0.371 ns) = 9.399 ns; Loc. = LCCOMB_X46_Y24_N8; Fanout = 21; COMB Node = 'pr:inst|Equal0~95'
            Info: 10: + IC(0.266 ns) + CELL(0.275 ns) = 9.940 ns; Loc. = LCCOMB_X46_Y24_N0; Fanout = 8; COMB Node = 'pr:inst|position.00000111~423'
            Info: 11: + IC(0.490 ns) + CELL(0.393 ns) = 10.823 ns; Loc. = LCCOMB_X46_Y25_N24; Fanout = 3; REG Node = 'pr:inst|position.00000011_3934'
            Info: 12: + IC(0.758 ns) + CELL(0.438 ns) = 12.019 ns; Loc. = LCCOMB_X47_Y24_N16; Fanout = 5; COMB Node = 'pr:inst|WideOr2~19'
            Info: 13: + IC(0.752 ns) + CELL(0.150 ns) = 12.921 ns; Loc. = LCCOMB_X47_Y21_N12; Fanout = 2; COMB Node = 'core_dual:inst4|core:inst|eoi[2]~706'
            Info: 14: + IC(0.760 ns) + CELL(0.438 ns) = 14.119 ns; Loc. = LCCOMB_X46_Y23_N0; Fanout = 5; COMB Node = 'core_dual:inst4|core:inst|eoi[2]~709'
            Info: 15: + IC(1.515 ns) + CELL(0.438 ns) = 16.072 ns; Loc. = LCCOMB_X46_Y23_N12; Fanout = 2; COMB Node = 'core_dual:inst4|core:inst|WideOr2~544'
            Info: 16: + IC(0.681 ns) + CELL(0.275 ns) = 17.028 ns; Loc. = LCCOMB_X47_Y23_N12; Fanout = 1; COMB Node = 'core_dual:inst4|core:inst|WideOr0~745'
            Info: 17: + IC(0.240 ns) + CELL(0.150 ns) = 17.418 ns; Loc. = LCCOMB_X47_Y23_N2; Fanout = 1; COMB Node = 'core_dual:inst4|core:inst|WideOr0~746'
            Info: 18: + IC(0.672 ns) + CELL(0.437 ns) = 18.527 ns; Loc. = LCCOMB_X45_Y23_N20; Fanout = 1; COMB Node = 'core_dual:inst4|core:inst|pri[2]~683'
            Info: 19: + IC(0.250 ns) + CELL(0.245 ns) = 19.022 ns; Loc. = LCCOMB_X45_Y23_N16; Fanout = 1; COMB Node = 'core_dual:inst4|core:inst|pri[2]~684'
            Info: 20: + IC(2.042 ns) + CELL(0.000 ns) = 21.064 ns; Loc. = CLKCTRL_G9; Fanout = 3; COMB Node = 'core_dual:inst4|core:inst|pri[2]~684clkctrl'
            Info: 21: + IC(1.346 ns) + CELL(0.420 ns) = 22.830 ns; Loc. = LCCOMB_X46_Y25_N26; Fanout = 47; REG Node = 'core_dual:inst4|core:inst|pri[0]'
            Info: Total cell delay = 6.774 ns ( 29.67 % )
            Info: Total interconnect delay = 16.056 ns ( 70.33 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.114 ns
Info: Clock "WR" has Internal fmax of 54.31 MHz between source register "core_dual:inst4|core:inst|pri[0]" and destination register "pr:inst|position.00000000_4351" (period= 18.414 ns)
    Info: + Longest register to register delay is 2.408 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X46_Y25_N26; Fanout = 47; REG Node = 'core_dual:inst4|core:inst|pri[0]'
        Info: 2: + IC(0.303 ns) + CELL(0.150 ns) = 0.453 ns; Loc. = LCCOMB_X46_Y25_N28; Fanout = 1; COMB Node = 'pr:inst|Mux4~85'
        Info: 3: + IC(0.271 ns) + CELL(0.150 ns) = 0.874 ns; Loc. = LCCOMB_X46_Y25_N16; Fanout = 1; COMB Node = 'pr:inst|Mux4~81'
        Info: 4: + IC(0.452 ns) + CELL(0.275 ns) = 1.601 ns; Loc. = LCCOMB_X46_Y24_N30; Fanout = 1; COMB Node = 'pr:inst|Mux4~82'
        Info: 5: + IC(0.244 ns) + CELL(0.150 ns) = 1.995 ns; Loc. = LCCOMB_X46_Y24_N2; Fanout = 1; COMB Node = 'pr:inst|position.00000000~271'
        Info: 6: + IC(0.263 ns) + CELL(0.150 ns) = 2.408 ns; Loc. = LCCOMB_X46_Y24_N18; Fanout = 1; REG Node = 'pr:inst|position.00000000_4351'
        Info: Total cell delay = 0.875 ns ( 36.34 % )
        Info: Total interconnect delay = 1.533 ns ( 63.66 % )
    Info: - Smallest clock skew is -14.892 ns
        Info: + Shortest clock path from clock "WR" to destination register is 8.332 ns
            Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 4; CLK Node = 'WR'
            Info: 2: + IC(1.539 ns) + CELL(0.275 ns) = 2.793 ns; Loc. = LCCOMB_X41_Y24_N12; Fanout = 1; COMB Node = 'core_dual:inst4|core:inst|always0~50'
            Info: 3: + IC(0.734 ns) + CELL(0.150 ns) = 3.677 ns; Loc. = LCCOMB_X42_Y22_N0; Fanout = 7; REG Node = 'core_dual:inst4|core:inst|write2'
            Info: 4: + IC(0.277 ns) + CELL(0.393 ns) = 4.347 ns; Loc. = LCCOMB_X42_Y22_N18; Fanout = 9; COMB Node = 'core_dual:inst4|core:inst|o1'
            Info: 5: + IC(0.980 ns) + CELL(0.275 ns) = 5.602 ns; Loc. = LCCOMB_X44_Y24_N18; Fanout = 10; REG Node = 'imr_a:inst9|imr:inst|imrreg[0]'
            Info: 6: + IC(0.253 ns) + CELL(0.150 ns) = 6.005 ns; Loc. = LCCOMB_X44_Y24_N24; Fanout = 8; COMB Node = 'pr:inst|Equal0~94'
            Info: 7: + IC(0.702 ns) + CELL(0.408 ns) = 7.115 ns; Loc. = LCCOMB_X46_Y24_N8; Fanout = 21; COMB Node = 'pr:inst|Equal0~95'
            Info: 8: + IC(0.266 ns) + CELL(0.275 ns) = 7.656 ns; Loc. = LCCOMB_X46_Y24_N0; Fanout = 8; COMB Node = 'pr:inst|position.00000111~423'
            Info: 9: + IC(0.283 ns) + CELL(0.393 ns) = 8.332 ns; Loc. = LCCOMB_X46_Y24_N18; Fanout = 1; REG Node = 'pr:inst|position.00000000_4351'
            Info: Total cell delay = 3.298 ns ( 39.58 % )
            Info: Total interconnect delay = 5.034 ns ( 60.42 % )
        Info: - Longest clock path from clock "WR" to source register is 23.224 ns
            Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 4; CLK Node = 'WR'
            Info: 2: + IC(1.539 ns) + CELL(0.275 ns) = 2.793 ns; Loc. = LCCOMB_X41_Y24_N12; Fanout = 1; COMB Node = 'core_dual:inst4|core:inst|always0~50'
            Info: 3: + IC(0.734 ns) + CELL(0.150 ns) = 3.677 ns; Loc. = LCCOMB_X42_Y22_N0; Fanout = 7; REG Node = 'core_dual:inst4|core:inst|write2'
            Info: 4: + IC(0.485 ns) + CELL(0.242 ns) = 4.404 ns; Loc. = LCCOMB_X41_Y22_N4; Fanout = 5; COMB Node = 'core_dual:inst4|core:inst|clk'
            Info: 5: + IC(0.418 ns) + CELL(0.787 ns) = 5.609 ns; Loc. = LCFF_X42_Y22_N27; Fanout = 4; REG Node = 'core_dual:inst4|core:inst|state.101'
            Info: 6: + IC(0.323 ns) + CELL(0.150 ns) = 6.082 ns; Loc. = LCCOMB_X42_Y22_N18; Fanout = 9; COMB Node = 'core_dual:inst4|core:inst|o1'
            Info: 7: + IC(1.475 ns) + CELL(0.150 ns) = 7.707 ns; Loc. = LCCOMB_X45_Y24_N0; Fanout = 9; REG Node = 'imr_a:inst9|imr:inst|imrreg[3]'
            Info: 8: + IC(0.721 ns) + CELL(0.275 ns) = 8.703 ns; Loc. = LCCOMB_X44_Y25_N16; Fanout = 17; COMB Node = 'pr:inst|nmr[3]'
            Info: 9: + IC(0.719 ns) + CELL(0.371 ns) = 9.793 ns; Loc. = LCCOMB_X46_Y24_N8; Fanout = 21; COMB Node = 'pr:inst|Equal0~95'
            Info: 10: + IC(0.266 ns) + CELL(0.275 ns) = 10.334 ns; Loc. = LCCOMB_X46_Y24_N0; Fanout = 8; COMB Node = 'pr:inst|position.00000111~423'
            Info: 11: + IC(0.490 ns) + CELL(0.393 ns) = 11.217 ns; Loc. = LCCOMB_X46_Y25_N24; Fanout = 3; REG Node = 'pr:inst|position.00000011_3934'
            Info: 12: + IC(0.758 ns) + CELL(0.438 ns) = 12.413 ns; Loc. = LCCOMB_X47_Y24_N16; Fanout = 5; COMB Node = 'pr:inst|WideOr2~19'
            Info: 13: + IC(0.752 ns) + CELL(0.150 ns) = 13.315 ns; Loc. = LCCOMB_X47_Y21_N12; Fanout = 2; COMB Node = 'core_dual:inst4|core:inst|eoi[2]~706'
            Info: 14: + IC(0.760 ns) + CELL(0.438 ns) = 14.513 ns; Loc. = LCCOMB_X46_Y23_N0; Fanout = 5; COMB Node = 'core_dual:inst4|core:inst|eoi[2]~709'
            Info: 15: + IC(1.515 ns) + CELL(0.438 ns) = 16.466 ns; Loc. = LCCOMB_X46_Y23_N12; Fanout = 2; COMB Node = 'core_dual:inst4|core:inst|WideOr2~544'
            Info: 16: + IC(0.681 ns) + CELL(0.275 ns) = 17.422 ns; Loc. = LCCOMB_X47_Y23_N12; Fanout = 1; COMB Node = 'core_dual:inst4|core:inst|WideOr0~745'
            Info: 17: + IC(0.240 ns) + CELL(0.150 ns) = 17.812 ns; Loc. = LCCOMB_X47_Y23_N2; Fanout = 1; COMB Node = 'core_dual:inst4|core:inst|WideOr0~746'
            Info: 18: + IC(0.672 ns) + CELL(0.437 ns) = 18.921 ns; Loc. = LCCOMB_X45_Y23_N20; Fanout = 1; COMB Node = 'core_dual:inst4|core:inst|pri[2]~683'
            Info: 19: + IC(0.250 ns) + CELL(0.245 ns) = 19.416 ns; Loc. = LCCOMB_X45_Y23_N16; Fanout = 1; COMB Node = 'core_dual:inst4|core:inst|pri[2]~684'
            Info: 20: + IC(2.042 ns) + CELL(0.000 ns) = 21.458 ns; Loc. = CLKCTRL_G9; Fanout = 3; COMB Node = 'core_dual:inst4|core:inst|pri[2]~684clkctrl'
            Info: 21: + IC(1.346 ns) + CELL(0.420 ns) = 23.224 ns; Loc. = LCCOMB_X46_Y25_N26; Fanout = 47; REG Node = 'core_dual:inst4|core:inst|pri[0]'
            Info: Total cell delay = 7.038 ns ( 30.30 % )
            Info: Total interconnect delay = 16.186 ns ( 69.70 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.114 ns
Info: Clock "CS" has Internal fmax of 54.31 MHz between source register "core_dual:inst4|core:inst|pri[0]" and destination register "pr:inst|position.00000000_4351" (period= 18.414 ns)
    Info: + Longest register to register delay is 2.408 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X46_Y25_N26; Fanout = 47; REG Node = 'core_dual:inst4|core:inst|pri[0]'
        Info: 2: + IC(0.303 ns) + CELL(0.150 ns) = 0.453 ns; Loc. = LCCOMB_X46_Y25_N28; Fanout = 1; COMB Node = 'pr:inst|Mux4~85'
        Info: 3: + IC(0.271 ns) + CELL(0.150 ns) = 0.874 ns; Loc. = LCCOMB_X46_Y25_N16; Fanout = 1; COMB Node = 'pr:inst|Mux4~81'
        Info: 4: + IC(0.452 ns) + CELL(0.275 ns) = 1.601 ns; Loc. = LCCOMB_X46_Y24_N30; Fanout = 1; COMB Node = 'pr:inst|Mux4~82'
        Info: 5: + IC(0.244 ns) + CELL(0.150 ns) = 1.995 ns; Loc. = LCCOMB_X46_Y24_N2; Fanout = 1; COMB Node = 'pr:inst|position.00000000~271'
        Info: 6: + IC(0.263 ns) + CELL(0.150 ns) = 2.408 ns; Loc. = LCCOMB_X46_Y24_N18; Fanout = 1; REG Node = 'pr:inst|position.00000000_4351'
        Info: Total cell delay = 0.875 ns ( 36.34 % )
        Info: Total interconnect delay = 1.533 ns ( 63.66 % )
    Info: - Smallest clock skew is -14.892 ns
        Info: + Shortest clock path from clock "CS" to destination register is 8.496 ns
            Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 4; CLK Node = 'CS'
            Info: 2: + IC(1.607 ns) + CELL(0.371 ns) = 2.957 ns; Loc. = LCCOMB_X41_Y24_N12; Fanout = 1; COMB Node = 'core_dual:inst4|core:inst|always0~50'
            Info: 3: + IC(0.734 ns) + CELL(0.150 ns) = 3.841 ns; Loc. = LCCOMB_X42_Y22_N0; Fanout = 7; REG Node = 'core_dual:inst4|core:inst|write2'
            Info: 4: + IC(0.277 ns) + CELL(0.393 ns) = 4.511 ns; Loc. = LCCOMB_X42_Y22_N18; Fanout = 9; COMB Node = 'core_dual:inst4|core:inst|o1'
            Info: 5: + IC(0.980 ns) + CELL(0.275 ns) = 5.766 ns; Loc. = LCCOMB_X44_Y24_N18; Fanout = 10; REG Node = 'imr_a:inst9|imr:inst|imrreg[0]'
            Info: 6: + IC(0.253 ns) + CELL(0.150 ns) = 6.169 ns; Loc. = LCCOMB_X44_Y24_N24; Fanout = 8; COMB Node = 'pr:inst|Equal0~94'
            Info: 7: + IC(0.702 ns) + CELL(0.408 ns) = 7.279 ns; Loc. = LCCOMB_X46_Y24_N8; Fanout = 21; COMB Node = 'pr:inst|Equal0~95'
            Info: 8: + IC(0.266 ns) + CELL(0.275 ns) = 7.820 ns; Loc. = LCCOMB_X46_Y24_N0; Fanout = 8; COMB Node = 'pr:inst|position.00000111~423'
            Info: 9: + IC(0.283 ns) + CELL(0.393 ns) = 8.496 ns; Loc. = LCCOMB_X46_Y24_N18; Fanout = 1; REG Node = 'pr:inst|position.00000000_4351'
            Info: Total cell delay = 3.394 ns ( 39.95 % )
            Info: Total interconnect delay = 5.102 ns ( 60.05 % )
        Info: - Longest clock path from clock "CS" to source register is 23.388 ns
            Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 4; CLK Node = 'CS'
            Info: 2: + IC(1.607 ns) + CELL(0.371 ns) = 2.957 ns; Loc. = LCCOMB_X41_Y24_N12; Fanout = 1; COMB Node = 'core_dual:inst4|core:inst|always0~50'
            Info: 3: + IC(0.734 ns) + CELL(0.150 ns) = 3.841 ns; Loc. = LCCOMB_X42_Y22_N0; Fanout = 7; REG Node = 'core_dual:inst4|core:inst|write2'
            Info: 4: + IC(0.485 ns) + CELL(0.242 ns) = 4.568 ns; Loc. = LCCOMB_X41_Y22_N4; Fanout = 5; COMB Node = 'core_dual:inst4|core:inst|clk'
            Info: 5: + IC(0.418 ns) + CELL(0.787 ns) = 5.773 ns; Loc. = LCFF_X42_Y22_N27; Fanout = 4; REG Node = 'core_dual:inst4|core:inst|state.101'
            Info: 6: + IC(0.323 ns) + CELL(0.150 ns) = 6.246 ns; Loc. = LCCOMB_X42_Y22_N18; Fanout = 9; COMB Node = 'core_dual:inst4|core:inst|o1'
            Info: 7: + IC(1.475 ns) + CELL(0.150 ns) = 7.871 ns; Loc. = LCCOMB_X45_Y24_N0; Fanout = 9; REG Node = 'imr_a:inst9|imr:inst|imrreg[3]'
            Info: 8: + IC(0.721 ns) + CELL(0.275 ns) = 8.867 ns; Loc. = LCCOMB_X44_Y25_N16; Fanout = 17; COMB Node = 'pr:inst|nmr[3]'
            Info: 9: + IC(0.719 ns) + CELL(0.371 ns) = 9.957 ns; Loc. = LCCOMB_X46_Y24_N8; Fanout = 21; COMB Node = 'pr:inst|Equal0~95'
            Info: 10: + IC(0.266 ns) + CELL(0.275 ns) = 10.498 ns; Loc. = LCCOMB_X46_Y24_N0; Fanout = 8; COMB Node = 'pr:inst|position.00000111~423'
            Info: 11: + IC(0.490 ns) + CELL(0.393 ns) = 11.381 ns; Loc. = LCCOMB_X46_Y25_N24; Fanout = 3; REG Node = 'pr:inst|position.00000011_3934'
            Info: 12: + IC(0.758 ns) + CELL(0.438 ns) = 12.577 ns; Loc. = LCCOMB_X47_Y24_N16; Fanout = 5; COMB Node = 'pr:inst|WideOr2~19'
            Info: 13: + IC(0.752 ns) + CELL(0.150 ns) = 13.479 ns; Loc. = LCCOMB_X47_Y21_N12; Fanout = 2; COMB Node = 'core_dual:inst4|core:inst|eoi[2]~706'
            Info: 14: + IC(0.760 ns) + CELL(0.438 ns) = 14.677 ns; Loc. = LCCOMB_X46_Y23_N0; Fanout = 5; COMB Node = 'core_dual:inst4|core:inst|eoi[2]~709'
            Info: 15: + IC(1.515 ns) + CELL(0.438 ns) = 16.630 ns; Loc. = LCCOMB_X46_Y23_N12; Fanout = 2; COMB Node = 'core_dual:inst4|core:inst|WideOr2~544'
            Info: 16: + IC(0.681 ns) + CELL(0.275 ns) = 17.586 ns; Loc. = LCCOMB_X47_Y23_N12; Fanout = 1; COMB Node = 'core_dual:inst4|core:inst|WideOr0~745'
            Info: 17: + IC(0.240 ns) + CELL(0.150 ns) = 17.976 ns; Loc. = LCCOMB_X47_Y23_N2; Fanout = 1; COMB Node = 'core_dual:inst4|core:inst|WideOr0~746'
            Info: 18: + IC(0.672 ns) + CELL(0.437 ns) = 19.085 ns; Loc. = LCCOMB_X45_Y23_N20; Fanout = 1; COMB Node = 'core_dual:inst4|core:inst|pri[2]~683'
            Info: 19: + IC(0.250 ns) + CELL(0.245 ns) = 19.580 ns; Loc. = LCCOMB_X45_Y23_N16; Fanout = 1; COMB Node = 'core_dual:inst4|core:inst|pri[2]~684'
            Info: 20: + IC(2.042 ns) + CELL(0.000 ns) = 21.622 ns; Loc. = CLKCTRL_G9; Fanout = 3; COMB Node = 'core_dual:inst4|core:inst|pri[2]~684clkctrl'
            Info: 21: + IC(1.346 ns) + CELL(0.420 ns) = 23.388 ns; Loc. = LCCOMB_X46_Y25_N26; Fanout = 47; REG Node = 'core_dual:inst4|core:inst|pri[0]'
            Info: Total cell delay = 7.134 ns ( 30.50 % )
            Info: Total interconnect delay = 16.254 ns ( 69.50 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.114 ns
Info: Clock "A0" has Internal fmax of 54.31 MHz between source register "core_dual:inst4|core:inst|pri[0]" and destination register "pr:inst|position.00000000_4351" (period= 18.414 ns)
    Info: + Longest register to register delay is 2.408 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X46_Y25_N26; Fanout = 47; REG Node = 'core_dual:inst4|core:inst|pri[0]'
        Info: 2: + IC(0.303 ns) + CELL(0.150 ns) = 0.453 ns; Loc. = LCCOMB_X46_Y25_N28; Fanout = 1; COMB Node = 'pr:inst|Mux4~85'
        Info: 3: + IC(0.271 ns) + CELL(0.150 ns) = 0.874 ns; Loc. = LCCOMB_X46_Y25_N16; Fanout = 1; COMB Node = 'pr:inst|Mux4~81'
        Info: 4: + IC(0.452 ns) + CELL(0.275 ns) = 1.601 ns; Loc. = LCCOMB_X46_Y24_N30; Fanout = 1; COMB Node = 'pr:inst|Mux4~82'
        Info: 5: + IC(0.244 ns) + CELL(0.150 ns) = 1.995 ns; Loc. = LCCOMB_X46_Y24_N2; Fanout = 1; COMB Node = 'pr:inst|position.00000000~271'
        Info: 6: + IC(0.263 ns) + CELL(0.150 ns) = 2.408 ns; Loc. = LCCOMB_X46_Y24_N18; Fanout = 1; REG Node = 'pr:inst|position.00000000_4351'
        Info: Total cell delay = 0.875 ns ( 36.34 % )
        Info: Total interconnect delay = 1.533 ns ( 63.66 % )
    Info: - Smallest clock skew is -14.892 ns
        Info: + Shortest clock path from clock "A0" to destination register is 8.624 ns
            Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_D14; Fanout = 6; CLK Node = 'A0'
            Info: 2: + IC(1.857 ns) + CELL(0.398 ns) = 3.085 ns; Loc. = LCCOMB_X41_Y24_N12; Fanout = 1; COMB Node = 'core_dual:inst4|core:inst|always0~50'
            Info: 3: + IC(0.734 ns) + CELL(0.150 ns) = 3.969 ns; Loc. = LCCOMB_X42_Y22_N0; Fanout = 7; REG Node = 'core_dual:inst4|core:inst|write2'
            Info: 4: + IC(0.277 ns) + CELL(0.393 ns) = 4.639 ns; Loc. = LCCOMB_X42_Y22_N18; Fanout = 9; COMB Node = 'core_dual:inst4|core:inst|o1'
            Info: 5: + IC(0.980 ns) + CELL(0.275 ns) = 5.894 ns; Loc. = LCCOMB_X44_Y24_N18; Fanout = 10; REG Node = 'imr_a:inst9|imr:inst|imrreg[0]'
            Info: 6: + IC(0.253 ns) + CELL(0.150 ns) = 6.297 ns; Loc. = LCCOMB_X44_Y24_N24; Fanout = 8; COMB Node = 'pr:inst|Equal0~94'
            Info: 7: + IC(0.702 ns) + CELL(0.408 ns) = 7.407 ns; Loc. = LCCOMB_X46_Y24_N8; Fanout = 21; COMB Node = 'pr:inst|Equal0~95'
            Info: 8: + IC(0.266 ns) + CELL(0.275 ns) = 7.948 ns; Loc. = LCCOMB_X46_Y24_N0; Fanout = 8; COMB Node = 'pr:inst|position.00000111~423'
            Info: 9: + IC(0.283 ns) + CELL(0.393 ns) = 8.624 ns; Loc. = LCCOMB_X46_Y24_N18; Fanout = 1; REG Node = 'pr:inst|position.00000000_4351'
            Info: Total cell delay = 3.272 ns ( 37.94 % )
            Info: Total interconnect delay = 5.352 ns ( 62.06 % )
        Info: - Longest clock path from clock "A0" to source register is 23.516 ns
            Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_D14; Fanout = 6; CLK Node = 'A0'
            Info: 2: + IC(1.857 ns) + CELL(0.398 ns) = 3.085 ns; Loc. = LCCOMB_X41_Y24_N12; Fanout = 1; COMB Node = 'core_dual:inst4|core:inst|always0~50'
            Info: 3: + IC(0.734 ns) + CELL(0.150 ns) = 3.969 ns; Loc. = LCCOMB_X42_Y22_N0; Fanout = 7; REG Node = 'core_dual:inst4|core:inst|write2'
            Info: 4: + IC(0.485 ns) + CELL(0.242 ns) = 4.696 ns; Loc. = LCCOMB_X41_Y22_N4; Fanout = 5; COMB Node = 'core_dual:inst4|core:inst|clk'
            Info: 5: + IC(0.418 ns) + CELL(0.787 ns) = 5.901 ns; Loc. = LCFF_X42_Y22_N27; Fanout = 4; REG Node = 'core_dual:inst4|core:inst|state.101'
            Info: 6: + IC(0.323 ns) + CELL(0.150 ns) = 6.374 ns; Loc. = LCCOMB_X42_Y22_N18; Fanout = 9; COMB Node = 'core_dual:inst4|core:inst|o1'
            Info: 7: + IC(1.475 ns) + CELL(0.150 ns) = 7.999 ns; Loc. = LCCOMB_X45_Y24_N0; Fanout = 9; REG Node = 'imr_a:inst9|imr:inst|imrreg[3]'
            Info: 8: + IC(0.721 ns) + CELL(0.275 ns) = 8.995 ns; Loc. = LCCOMB_X44_Y25_N16; Fanout = 17; COMB Node = 'pr:inst|nmr[3]'
            Info: 9: + IC(0.719 ns) + CELL(0.371 ns) = 10.085 ns; Loc. = LCCOMB_X46_Y24_N8; Fanout = 21; COMB Node = 'pr:inst|Equal0~95'
            Info: 10: + IC(0.266 ns) + CELL(0.275 ns) = 10.626 ns; Loc. = LCCOMB_X46_Y24_N0; Fanout = 8; COMB Node = 'pr:inst|position.00000111~423'
            Info: 11: + IC(0.490 ns) + CELL(0.393 ns) = 11.509 ns; Loc. = LCCOMB_X46_Y25_N24; Fanout = 3; REG Node = 'pr:inst|position.00000011_3934'
            Info: 12: + IC(0.758 ns) + CELL(0.438 ns) = 12.705 ns; Loc. = LCCOMB_X47_Y24_N16; Fanout = 5; COMB Node = 'pr:inst|WideOr2~19'
            Info: 13: + IC(0.752 ns) + CELL(0.150 ns) = 13.607 ns; Loc. = LCCOMB_X47_Y21_N12; Fanout = 2; COMB Node = 'core_dual:inst4|core:inst|eoi[2]~706'
            Info: 14: + IC(0.760 ns) + CELL(0.438 ns) = 14.805 ns; Loc. = LCCOMB_X46_Y23_N0; Fanout = 5; COMB Node = 'core_dual:inst4|core:inst|eoi[2]~709'
            Info: 15: + IC(1.515 ns) + CELL(0.438 ns) = 16.758 ns; Loc. = LCCOMB_X46_Y23_N12; Fanout = 2; COMB Node = 'core_dual:inst4|core:inst|WideOr2~544'
            Info: 16: + IC(0.681 ns) + CELL(0.275 ns) = 17.714 ns; Loc. = LCCOMB_X47_Y23_N12; Fanout = 1; COMB Node = 'core_dual:inst4|core:inst|WideOr0~745'
            Info: 17: + IC(0.240 ns) + CELL(0.150 ns) = 18.104 ns; Loc. = LCCOMB_X47_Y23_N2; Fanout = 1; COMB Node = 'core_dual:inst4|core:inst|WideOr0~746'
            Info: 18: + IC(0.672 ns) + CELL(0.437 ns) = 19.213 ns; Loc. = LCCOMB_X45_Y23_N20; Fanout = 1; COMB Node = 'core_dual:inst4|core:inst|pri[2]~683'
            Info: 19: + IC(0.250 ns) + CELL(0.245 ns) = 19.708 ns; Loc. = LCCOMB_X45_Y23_N16; Fanout = 1; COMB Node = 'core_dual:inst4|core:inst|pri[2]~684'
            Info: 20: + IC(2.042 ns) + CELL(0.000 ns) = 21.750 ns; Loc. = CLKCTRL_G9; Fanout = 3; COMB Node = 'core_dual:inst4|core:inst|pri[2]~684clkctrl'
            Info: 21: + IC(1.346 ns) + CELL(0.420 ns) = 23.516 ns; Loc. = LCCOMB_X46_Y25_N26; Fanout = 47; REG Node = 'core_dual:inst4|core:inst|pri[0]'
            Info: Total cell delay = 7.012 ns ( 29.82 % )
            Info: Total interconnect delay = 16.504 ns ( 70.18 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.114 ns
Info: Clock "INTA" has Internal fmax of 60.72 MHz between source register "core_dual:inst4|core:inst|pri[0]" and destination register "pr:inst|position.00000000_4351" (period= 16.47 ns)
    Info: + Longest register to register delay is 2.408 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X46_Y25_N26; Fanout = 47; REG Node = 'core_dual:inst4|core:inst|pri[0]'
        Info: 2: + IC(0.303 ns) + CELL(0.150 ns) = 0.453 ns; Loc. = LCCOMB_X46_Y25_N28; Fanout = 1; COMB Node = 'pr:inst|Mux4~85'
        Info: 3: + IC(0.271 ns) + CELL(0.150 ns) = 0.874 ns; Loc. = LCCOMB_X46_Y25_N16; Fanout = 1; COMB Node = 'pr:inst|Mux4~81'
        Info: 4: + IC(0.452 ns) + CELL(0.275 ns) = 1.601 ns; Loc. = LCCOMB_X46_Y24_N30; Fanout = 1; COMB Node = 'pr:inst|Mux4~82'
        Info: 5: + IC(0.244 ns) + CELL(0.150 ns) = 1.995 ns; Loc. = LCCOMB_X46_Y24_N2; Fanout = 1; COMB Node = 'pr:inst|position.00000000~271'
        Info: 6: + IC(0.263 ns) + CELL(0.150 ns) = 2.408 ns; Loc. = LCCOMB_X46_Y24_N18; Fanout = 1; REG Node = 'pr:inst|position.00000000_4351'
        Info: Total cell delay = 0.875 ns ( 36.34 % )
        Info: Total interconnect delay = 1.533 ns ( 63.66 % )
    Info: - Smallest clock skew is -12.948 ns
        Info: + Shortest clock path from clock "INTA" to destination register is 7.993 ns
            Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_R3; Fanout = 2; CLK Node = 'INTA'
            Info: 2: + IC(2.276 ns) + CELL(0.787 ns) = 3.905 ns; Loc. = LCFF_X44_Y23_N9; Fanout = 4; REG Node = 'core_dual:inst4|core:inst|flag1'
            Info: 3: + IC(0.317 ns) + CELL(0.245 ns) = 4.467 ns; Loc. = LCCOMB_X44_Y23_N10; Fanout = 8; COMB Node = 'core_dual:inst4|core:inst|freeze'
            Info: 4: + IC(0.772 ns) + CELL(0.275 ns) = 5.514 ns; Loc. = LCCOMB_X43_Y25_N16; Fanout = 7; REG Node = 'irr_a:inst8|irr:inst|irrreg[4]'
            Info: 5: + IC(0.681 ns) + CELL(0.150 ns) = 6.345 ns; Loc. = LCCOMB_X46_Y24_N22; Fanout = 8; COMB Node = 'pr:inst|Equal0~93'
            Info: 6: + IC(0.281 ns) + CELL(0.150 ns) = 6.776 ns; Loc. = LCCOMB_X46_Y24_N8; Fanout = 21; COMB Node = 'pr:inst|Equal0~95'
            Info: 7: + IC(0.266 ns) + CELL(0.275 ns) = 7.317 ns; Loc. = LCCOMB_X46_Y24_N0; Fanout = 8; COMB Node = 'pr:inst|position.00000111~423'
            Info: 8: + IC(0.283 ns) + CELL(0.393 ns) = 7.993 ns; Loc. = LCCOMB_X46_Y24_N18; Fanout = 1; REG Node = 'pr:inst|position.00000000_4351'
            Info: Total cell delay = 3.117 ns ( 39.00 % )
            Info: Total interconnect delay = 4.876 ns ( 61.00 % )
        Info: - Longest clock path from clock "INTA" to source register is 20.941 ns
            Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_R3; Fanout = 2; CLK Node = 'INTA'
            Info: 2: + IC(2.276 ns) + CELL(0.787 ns) = 3.905 ns; Loc. = LCFF_X44_Y23_N15; Fanout = 5; REG Node = 'core_dual:inst4|core:inst|flag2'
            Info: 3: + IC(0.322 ns) + CELL(0.420 ns) = 4.647 ns; Loc. = LCCOMB_X44_Y23_N10; Fanout = 8; COMB Node = 'core_dual:inst4|core:inst|freeze'
            Info: 4: + IC(0.765 ns) + CELL(0.150 ns) = 5.562 ns; Loc. = LCCOMB_X45_Y25_N22; Fanout = 6; REG Node = 'irr_a:inst8|irr:inst|irrreg[5]'
            Info: 5: + IC(0.280 ns) + CELL(0.150 ns) = 5.992 ns; Loc. = LCCOMB_X45_Y25_N16; Fanout = 22; COMB Node = 'pr:inst|nmr[5]'
            Info: 6: + IC(0.709 ns) + CELL(0.378 ns) = 7.079 ns; Loc. = LCCOMB_X46_Y24_N22; Fanout = 8; COMB Node = 'pr:inst|Equal0~93'
            Info: 7: + IC(0.281 ns) + CELL(0.150 ns) = 7.510 ns; Loc. = LCCOMB_X46_Y24_N8; Fanout = 21; COMB Node = 'pr:inst|Equal0~95'
            Info: 8: + IC(0.266 ns) + CELL(0.275 ns) = 8.051 ns; Loc. = LCCOMB_X46_Y24_N0; Fanout = 8; COMB Node = 'pr:inst|position.00000111~423'
            Info: 9: + IC(0.490 ns) + CELL(0.393 ns) = 8.934 ns; Loc. = LCCOMB_X46_Y25_N24; Fanout = 3; REG Node = 'pr:inst|position.00000011_3934'
            Info: 10: + IC(0.758 ns) + CELL(0.438 ns) = 10.130 ns; Loc. = LCCOMB_X47_Y24_N16; Fanout = 5; COMB Node = 'pr:inst|WideOr2~19'
            Info: 11: + IC(0.752 ns) + CELL(0.150 ns) = 11.032 ns; Loc. = LCCOMB_X47_Y21_N12; Fanout = 2; COMB Node = 'core_dual:inst4|core:inst|eoi[2]~706'
            Info: 12: + IC(0.760 ns) + CELL(0.438 ns) = 12.230 ns; Loc. = LCCOMB_X46_Y23_N0; Fanout = 5; COMB Node = 'core_dual:inst4|core:inst|eoi[2]~709'
            Info: 13: + IC(1.515 ns) + CELL(0.438 ns) = 14.183 ns; Loc. = LCCOMB_X46_Y23_N12; Fanout = 2; COMB Node = 'core_dual:inst4|core:inst|WideOr2~544'
            Info: 14: + IC(0.681 ns) + CELL(0.275 ns) = 15.139 ns; Loc. = LCCOMB_X47_Y23_N12; Fanout = 1; COMB Node = 'core_dual:inst4|core:inst|WideOr0~745'
            Info: 15: + IC(0.240 ns) + CELL(0.150 ns) = 15.529 ns; Loc. = LCCOMB_X47_Y23_N2; Fanout = 1; COMB Node = 'core_dual:inst4|core:inst|WideOr0~746'
            Info: 16: + IC(0.672 ns) + CELL(0.437 ns) = 16.638 ns; Loc. = LCCOMB_X45_Y23_N20; Fanout = 1; COMB Node = 'core_dual:inst4|core:inst|pri[2]~683'
            Info: 17: + IC(0.250 ns) + CELL(0.245 ns) = 17.133 ns; Loc. = LCCOMB_X45_Y23_N16; Fanout = 1; COMB Node = 'core_dual:inst4|core:inst|pri[2]~684'
            Info: 18: + IC(2.042 ns) + CELL(0.000 ns) = 19.175 ns; Loc. = CLKCTRL_G9; Fanout = 3; COMB Node = 'core_dual:inst4|core:inst|pri[2]~684clkctrl'
            Info: 19: + IC(1.346 ns) + CELL(0.420 ns) = 20.941 ns; Loc. = LCCOMB_X46_Y25_N26; Fanout = 47; REG Node = 'core_dual:inst4|core:inst|pri[0]'
            Info: Total cell delay = 6.536 ns ( 31.21 % )
            Info: Total interconnect delay = 14.405 ns ( 68.79 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.114 ns
Info: Clock "in[4]" has Internal fmax of 270.27 MHz between source register "core_dual:inst4|core:inst|ocw2[5]" and destination register "core_dual:inst4|core:inst|pri[2]" (period= 3.7 ns)
    Info: + Longest register to register delay is 6.187 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X46_Y23_N14; Fanout = 2; REG Node = 'core_dual:inst4|core:inst|ocw2[5]'
        Info: 2: + IC(0.279 ns) + CELL(0.275 ns) = 0.554 ns; Loc. = LCCOMB_X46_Y23_N18; Fanout = 1; COMB Node = 'core_dual:inst4|core:inst|eoi[2]~688'
        Info: 3: + IC(0.251 ns) + CELL(0.150 ns) = 0.955 ns; Loc. = LCCOMB_X46_Y23_N26; Fanout = 4; COMB Node = 'core_dual:inst4|core:inst|eoi[2]~689'
        Info: 4: + IC(0.278 ns) + CELL(0.420 ns) = 1.653 ns; Loc. = LCCOMB_X46_Y23_N4; Fanout = 4; COMB Node = 'core_dual:inst4|core:inst|eoi[2]~712'
        Info: 5: + IC(0.273 ns) + CELL(0.420 ns) = 2.346 ns; Loc. = LCCOMB_X46_Y23_N0; Fanout = 5; COMB Node = 'core_dual:inst4|core:inst|eoi[2]~709'
        Info: 6: + IC(1.515 ns) + CELL(0.438 ns) = 4.299 ns; Loc. = LCCOMB_X46_Y23_N12; Fanout = 2; COMB Node = 'core_dual:inst4|core:inst|WideOr2~544'
        Info: 7: + IC(0.698 ns) + CELL(0.271 ns) = 5.268 ns; Loc. = LCCOMB_X46_Y23_N6; Fanout = 1; COMB Node = 'core_dual:inst4|core:inst|pri[2]~687'
        Info: 8: + IC(0.245 ns) + CELL(0.150 ns) = 5.663 ns; Loc. = LCCOMB_X46_Y23_N24; Fanout = 1; COMB Node = 'core_dual:inst4|core:inst|pri[2]~688'
        Info: 9: + IC(0.253 ns) + CELL(0.271 ns) = 6.187 ns; Loc. = LCCOMB_X46_Y23_N10; Fanout = 17; REG Node = 'core_dual:inst4|core:inst|pri[2]'
        Info: Total cell delay = 2.395 ns ( 38.71 % )
        Info: Total interconnect delay = 3.792 ns ( 61.29 % )
    Info: - Smallest clock skew is 3.345 ns
        Info: + Shortest clock path from clock "in[4]" to destination register is 7.308 ns
            Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_R2; Fanout = 9; CLK Node = 'in[4]'
            Info: 2: + IC(2.240 ns) + CELL(0.275 ns) = 3.357 ns; Loc. = LCCOMB_X45_Y23_N18; Fanout = 8; COMB Node = 'core_dual:inst4|core:inst|o2~34'
            Info: 3: + IC(0.284 ns) + CELL(0.150 ns) = 3.791 ns; Loc. = LCCOMB_X45_Y23_N16; Fanout = 1; COMB Node = 'core_dual:inst4|core:inst|pri[2]~684'
            Info: 4: + IC(2.042 ns) + CELL(0.000 ns) = 5.833 ns; Loc. = CLKCTRL_G9; Fanout = 3; COMB Node = 'core_dual:inst4|core:inst|pri[2]~684clkctrl'
            Info: 5: + IC(1.325 ns) + CELL(0.150 ns) = 7.308 ns; Loc. = LCCOMB_X46_Y23_N10; Fanout = 17; REG Node = 'core_dual:inst4|core:inst|pri[2]'
            Info: Total cell delay = 1.417 ns ( 19.39 % )
            Info: Total interconnect delay = 5.891 ns ( 80.61 % )
        Info: - Longest clock path from clock "in[4]" to source register is 3.963 ns
            Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_R2; Fanout = 9; CLK Node = 'in[4]'
            Info: 2: + IC(2.240 ns) + CELL(0.275 ns) = 3.357 ns; Loc. = LCCOMB_X45_Y23_N18; Fanout = 8; COMB Node = 'core_dual:inst4|core:inst|o2~34'
            Info: 3: + IC(0.456 ns) + CELL(0.150 ns) = 3.963 ns; Loc. = LCCOMB_X46_Y23_N14; Fanout = 2; REG Node = 'core_dual:inst4|core:inst|ocw2[5]'
            Info: Total cell delay = 1.267 ns ( 31.97 % )
            Info: Total interconnect delay = 2.696 ns ( 68.03 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 0.858 ns
Info: Clock "en" has Internal fmax of 270.27 MHz between source register "core_dual:inst4|core:inst|ocw2[5]" and destination register "core_dual:inst4|core:inst|pri[2]" (period= 3.7 ns)
    Info: + Longest register to register delay is 6.187 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X46_Y23_N14; Fanout = 2; REG Node = 'core_dual:inst4|core:inst|ocw2[5]'
        Info: 2: + IC(0.279 ns) + CELL(0.275 ns) = 0.554 ns; Loc. = LCCOMB_X46_Y23_N18; Fanout = 1; COMB Node = 'core_dual:inst4|core:inst|eoi[2]~688'
        Info: 3: + IC(0.251 ns) + CELL(0.150 ns) = 0.955 ns; Loc. = LCCOMB_X46_Y23_N26; Fanout = 4; COMB Node = 'core_dual:inst4|core:inst|eoi[2]~689'
        Info: 4: + IC(0.278 ns) + CELL(0.420 ns) = 1.653 ns; Loc. = LCCOMB_X46_Y23_N4; Fanout = 4; COMB Node = 'core_dual:inst4|core:inst|eoi[2]~712'
        Info: 5: + IC(0.273 ns) + CELL(0.420 ns) = 2.346 ns; Loc. = LCCOMB_X46_Y23_N0; Fanout = 5; COMB Node = 'core_dual:inst4|core:inst|eoi[2]~709'
        Info: 6: + IC(1.515 ns) + CELL(0.438 ns) = 4.299 ns; Loc. = LCCOMB_X46_Y23_N12; Fanout = 2; COMB Node = 'core_dual:inst4|core:inst|WideOr2~544'
        Info: 7: + IC(0.698 ns) + CELL(0.271 ns) = 5.268 ns; Loc. = LCCOMB_X46_Y23_N6; Fanout = 1; COMB Node = 'core_dual:inst4|core:inst|pri[2]~687'
        Info: 8: + IC(0.245 ns) + CELL(0.150 ns) = 5.663 ns; Loc. = LCCOMB_X46_Y23_N24; Fanout = 1; COMB Node = 'core_dual:inst4|core:inst|pri[2]~688'
        Info: 9: + IC(0.253 ns) + CELL(0.271 ns) = 6.187 ns; Loc. = LCCOMB_X46_Y23_N10; Fanout = 17; REG Node = 'core_dual:inst4|core:inst|pri[2]'
        Info: Total cell delay = 2.395 ns ( 38.71 % )
        Info: Total interconnect delay = 3.792 ns ( 61.29 % )
    Info: - Smallest clock skew is 3.345 ns
        Info: + Shortest clock path from clock "en" to destination register is 7.469 ns
            Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P3; Fanout = 29; CLK Node = 'en'
            Info: 2: + IC(2.263 ns) + CELL(0.413 ns) = 3.518 ns; Loc. = LCCOMB_X45_Y23_N18; Fanout = 8; COMB Node = 'core_dual:inst4|core:inst|o2~34'
            Info: 3: + IC(0.284 ns) + CELL(0.150 ns) = 3.952 ns; Loc. = LCCOMB_X45_Y23_N16; Fanout = 1; COMB Node = 'core_dual:inst4|core:inst|pri[2]~684'
            Info: 4: + IC(2.042 ns) + CELL(0.000 ns) = 5.994 ns; Loc. = CLKCTRL_G9; Fanout = 3; COMB Node = 'core_dual:inst4|core:inst|pri[2]~684clkctrl'
            Info: 5: + IC(1.325 ns) + CELL(0.150 ns) = 7.469 ns; Loc. = LCCOMB_X46_Y23_N10; Fanout = 17; REG Node = 'core_dual:inst4|core:inst|pri[2]'
            Info: Total cell delay = 1.555 ns ( 20.82 % )
            Info: Total interconnect delay = 5.914 ns ( 79.18 % )
        Info: - Longest clock path from clock "en" to source register is 4.124 ns
            Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P3; Fanout = 29; CLK Node = 'en'
            Info: 2: + IC(2.263 ns) + CELL(0.413 ns) = 3.518 ns; Loc. = LCCOMB_X45_Y23_N18; Fanout = 8; COMB Node = 'core_dual:inst4|core:inst|o2~34'
            Info: 3: + IC(0.456 ns) + CELL(0.150 ns) = 4.124 ns; Loc. = LCCOMB_X46_Y23_N14; Fanout = 2; REG Node = 'core_dual:inst4|core:inst|ocw2[5]'
            Info: Total cell delay = 1.405 ns ( 34.07 % )
            Info: Total interconnect delay = 2.719 ns ( 65.93 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 0.858 ns
Info: Clock "in[3]" has Internal fmax of 270.27 MHz between source register "core_dual:inst4|core:inst|ocw2[5]" and destination register "core_dual:inst4|core:inst|pri[2]" (period= 3.7 ns)
    Info: + Longest register to register delay is 6.187 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X46_Y23_N14; Fanout = 2; REG Node = 'core_dual:inst4|core:inst|ocw2[5]'
        Info: 2: + IC(0.279 ns) + CELL(0.275 ns) = 0.554 ns; Loc. = LCCOMB_X46_Y23_N18; Fanout = 1; COMB Node = 'core_dual:inst4|core:inst|eoi[2]~688'
        Info: 3: + IC(0.251 ns) + CELL(0.150 ns) = 0.955 ns; Loc. = LCCOMB_X46_Y23_N26; Fanout = 4; COMB Node = 'core_dual:inst4|core:inst|eoi[2]~689'
        Info: 4: + IC(0.278 ns) + CELL(0.420 ns) = 1.653 ns; Loc. = LCCOMB_X46_Y23_N4; Fanout = 4; COMB Node = 'core_dual:inst4|core:inst|eoi[2]~712'
        Info: 5: + IC(0.273 ns) + CELL(0.420 ns) = 2.346 ns; Loc. = LCCOMB_X46_Y23_N0; Fanout = 5; COMB Node = 'core_dual:inst4|core:inst|eoi[2]~709'
        Info: 6: + IC(1.515 ns) + CELL(0.438 ns) = 4.299 ns; Loc. = LCCOMB_X46_Y23_N12; Fanout = 2; COMB Node = 'core_dual:inst4|core:inst|WideOr2~544'
        Info: 7: + IC(0.698 ns) + CELL(0.271 ns) = 5.268 ns; Loc. = LCCOMB_X46_Y23_N6; Fanout = 1; COMB Node = 'core_dual:inst4|core:inst|pri[2]~687'
        Info: 8: + IC(0.245 ns) + CELL(0.150 ns) = 5.663 ns; Loc. = LCCOMB_X46_Y23_N24; Fanout = 1; COMB Node = 'core_dual:inst4|core:inst|pri[2]~688'
        Info: 9: + IC(0.253 ns) + CELL(0.271 ns) = 6.187 ns; Loc. = LCCOMB_X46_Y23_N10; Fanout = 17; REG Node = 'core_dual:inst4|core:inst|pri[2]'
        Info: Total cell delay = 2.395 ns ( 38.71 % )
        Info: Total interconnect delay = 3.792 ns ( 61.29 % )
    Info: - Smallest clock skew is 3.345 ns
        Info: + Shortest clock path from clock "in[3]" to destination register is 7.646 ns
            Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P4; Fanout = 6; CLK Node = 'in[3]'
            Info: 2: + IC(2.460 ns) + CELL(0.393 ns) = 3.695 ns; Loc. = LCCOMB_X45_Y23_N18; Fanout = 8; COMB Node = 'core_dual:inst4|core:inst|o2~34'
            Info: 3: + IC(0.284 ns) + CELL(0.150 ns) = 4.129 ns; Loc. = LCCOMB_X45_Y23_N16; Fanout = 1; COMB Node = 'core_dual:inst4|core:inst|pri[2]~684'
            Info: 4: + IC(2.042 ns) + CELL(0.000 ns) = 6.171 ns; Loc. = CLKCTRL_G9; Fanout = 3; COMB Node = 'core_dual:inst4|core:inst|pri[2]~684clkctrl'
            Info: 5: + IC(1.325 ns) + CELL(0.150 ns) = 7.646 ns; Loc. = LCCOMB_X46_Y23_N10; Fanout = 17; REG Node = 'core_dual:inst4|core:inst|pri[2]'
            Info: Total cell delay = 1.535 ns ( 20.08 % )
            Info: Total interconnect delay = 6.111 ns ( 79.92 % )
        Info: - Longest clock path from clock "in[3]" to source register is 4.301 ns
            Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P4; Fanout = 6; CLK Node = 'in[3]'
            Info: 2: + IC(2.460 ns) + CELL(0.393 ns) = 3.695 ns; Loc. = LCCOMB_X45_Y23_N18; Fanout = 8; COMB Node = 'core_dual:inst4|core:inst|o2~34'
            Info: 3: + IC(0.456 ns) + CELL(0.150 ns) = 4.301 ns; Loc. = LCCOMB_X46_Y23_N14; Fanout = 2; REG Node = 'core_dual:inst4|core:inst|ocw2[5]'
            Info: Total cell delay = 1.385 ns ( 32.20 % )
            Info: Total interconnect delay = 2.916 ns ( 67.80 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 0.858 ns
Info: Clock "RESET" has Internal fmax of 63.55 MHz between source register "core_dual:inst4|core:inst|pri[0]" and destination register "pr:inst|position.00000000_4351" (period= 15.736 ns)
    Info: + Longest register to register delay is 2.408 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X46_Y25_N26; Fanout = 47; REG Node = 'core_dual:inst4|core:inst|pri[0]'
        Info: 2: + IC(0.303 ns) + CELL(0.150 ns) = 0.453 ns; Loc. = LCCOMB_X46_Y25_N28; Fanout = 1; COMB Node = 'pr:inst|Mux4~85'
        Info: 3: + IC(0.271 ns) + CELL(0.150 ns) = 0.874 ns; Loc. = LCCOMB_X46_Y25_N16; Fanout = 1; COMB Node = 'pr:inst|Mux4~81'
        Info: 4: + IC(0.452 ns) + CELL(0.275 ns) = 1.601 ns; Loc. = LCCOMB_X46_Y24_N30; Fanout = 1; COMB Node = 'pr:inst|Mux4~82'
        Info: 5: + IC(0.244 ns) + CELL(0.150 ns) = 1.995 ns; Loc. = LCCOMB_X46_Y24_N2; Fanout = 1; COMB Node = 'pr:inst|position.00000000~271'
        Info: 6: + IC(0.263 ns) + CELL(0.150 ns) = 2.408 ns; Loc. = LCCOMB_X46_Y24_N18; Fanout = 1; REG Node = 'pr:inst|position.00000000_4351'
        Info: Total cell delay = 0.875 ns ( 36.34 % )
        Info: Total interconnect delay = 1.533 ns ( 63.66 % )
    Info: - Smallest clock skew is -12.214 ns
        Info: + Shortest clock path from clock "RESET" to destination register is 3.976 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 38; CLK Node = 'RESET'
            Info: 2: + IC(1.881 ns) + CELL(0.420 ns) = 3.300 ns; Loc. = LCCOMB_X46_Y24_N0; Fanout = 8; COMB Node = 'pr:inst|position.00000111~423'
            Info: 3: + IC(0.283 ns) + CELL(0.393 ns) = 3.976 ns; Loc. = LCCOMB_X46_Y24_N18; Fanout = 1; REG Node = 'pr:inst|position.00000000_4351'
            Info: Total cell delay = 1.812 ns ( 45.57 % )
            Info: Total interconnect delay = 2.164 ns ( 54.43 % )
        Info: - Longest clock path from clock "RESET" to source register is 16.190 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 38; CLK Node = 'RESET'
            Info: 2: + IC(1.881 ns) + CELL(0.420 ns) = 3.300 ns; Loc. = LCCOMB_X46_Y24_N0; Fanout = 8; COMB Node = 'pr:inst|position.00000111~423'
            Info: 3: + IC(0.490 ns) + CELL(0.393 ns) = 4.183 ns; Loc. = LCCOMB_X46_Y25_N24; Fanout = 3; REG Node = 'pr:inst|position.00000011_3934'
            Info: 4: + IC(0.758 ns) + CELL(0.438 ns) = 5.379 ns; Loc. = LCCOMB_X47_Y24_N16; Fanout = 5; COMB Node = 'pr:inst|WideOr2~19'
            Info: 5: + IC(0.752 ns) + CELL(0.150 ns) = 6.281 ns; Loc. = LCCOMB_X47_Y21_N12; Fanout = 2; COMB Node = 'core_dual:inst4|core:inst|eoi[2]~706'
            Info: 6: + IC(0.760 ns) + CELL(0.438 ns) = 7.479 ns; Loc. = LCCOMB_X46_Y23_N0; Fanout = 5; COMB Node = 'core_dual:inst4|core:inst|eoi[2]~709'
            Info: 7: + IC(1.515 ns) + CELL(0.438 ns) = 9.432 ns; Loc. = LCCOMB_X46_Y23_N12; Fanout = 2; COMB Node = 'core_dual:inst4|core:inst|WideOr2~544'
            Info: 8: + IC(0.681 ns) + CELL(0.275 ns) = 10.388 ns; Loc. = LCCOMB_X47_Y23_N12; Fanout = 1; COMB Node = 'core_dual:inst4|core:inst|WideOr0~745'
            Info: 9: + IC(0.240 ns) + CELL(0.150 ns) = 10.778 ns; Loc. = LCCOMB_X47_Y23_N2; Fanout = 1; COMB Node = 'core_dual:inst4|core:inst|WideOr0~746'
            Info: 10: + IC(0.672 ns) + CELL(0.437 ns) = 11.887 ns; Loc. = LCCOMB_X45_Y23_N20; Fanout = 1; COMB Node = 'core_dual:inst4|core:inst|pri[2]~683'
            Info: 11: + IC(0.250 ns) + CELL(0.245 ns) = 12.382 ns; Loc. = LCCOMB_X45_Y23_N16; Fanout = 1; COMB Node = 'core_dual:inst4|core:inst|pri[2]~684'
            Info: 12: + IC(2.042 ns) + CELL(0.000 ns) = 14.424 ns; Loc. = CLKCTRL_G9; Fanout = 3; COMB Node = 'core_dual:inst4|core:inst|pri[2]~684clkctrl'
            Info: 13: + IC(1.346 ns) + CELL(0.420 ns) = 16.190 ns; Loc. = LCCOMB_X46_Y25_N26; Fanout = 47; REG Node = 'core_dual:inst4|core:inst|pri[0]'
            Info: Total cell delay = 4.803 ns ( 29.67 % )
            Info: Total interconnect delay = 11.387 ns ( 70.33 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.114 ns
Warning: Circuit may not operate. Detected 108 non-operational path(s) clocked by clock "RD" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "core_dual:inst4|core:inst|icw4[1]" and destination pin or register "core_dual:inst4|core:inst|pri[2]" for clock "RD" (Hold time is 15.703 ns)
    Info: + Largest clock skew is 17.744 ns
        Info: + Longest clock path from clock "RD" to destination register is 22.539 ns
            Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_D16; Fanout = 4; CLK Node = 'RD'
            Info: 2: + IC(1.409 ns) + CELL(0.150 ns) = 2.399 ns; Loc. = LCCOMB_X41_Y24_N12; Fanout = 1; COMB Node = 'core_dual:inst4|core:inst|always0~50'
            Info: 3: + IC(0.734 ns) + CELL(0.150 ns) = 3.283 ns; Loc. = LCCOMB_X42_Y22_N0; Fanout = 7; REG Node = 'core_dual:inst4|core:inst|write2'
            Info: 4: + IC(0.485 ns) + CELL(0.242 ns) = 4.010 ns; Loc. = LCCOMB_X41_Y22_N4; Fanout = 5; COMB Node = 'core_dual:inst4|core:inst|clk'
            Info: 5: + IC(0.418 ns) + CELL(0.787 ns) = 5.215 ns; Loc. = LCFF_X42_Y22_N27; Fanout = 4; REG Node = 'core_dual:inst4|core:inst|state.101'
            Info: 6: + IC(0.323 ns) + CELL(0.150 ns) = 5.688 ns; Loc. = LCCOMB_X42_Y22_N18; Fanout = 9; COMB Node = 'core_dual:inst4|core:inst|o1'
            Info: 7: + IC(1.475 ns) + CELL(0.150 ns) = 7.313 ns; Loc. = LCCOMB_X45_Y24_N0; Fanout = 9; REG Node = 'imr_a:inst9|imr:inst|imrreg[3]'
            Info: 8: + IC(0.721 ns) + CELL(0.275 ns) = 8.309 ns; Loc. = LCCOMB_X44_Y25_N16; Fanout = 17; COMB Node = 'pr:inst|nmr[3]'
            Info: 9: + IC(0.719 ns) + CELL(0.371 ns) = 9.399 ns; Loc. = LCCOMB_X46_Y24_N8; Fanout = 21; COMB Node = 'pr:inst|Equal0~95'
            Info: 10: + IC(0.266 ns) + CELL(0.275 ns) = 9.940 ns; Loc. = LCCOMB_X46_Y24_N0; Fanout = 8; COMB Node = 'pr:inst|position.00000111~423'
            Info: 11: + IC(0.490 ns) + CELL(0.393 ns) = 10.823 ns; Loc. = LCCOMB_X46_Y25_N24; Fanout = 3; REG Node = 'pr:inst|position.00000011_3934'
            Info: 12: + IC(0.758 ns) + CELL(0.438 ns) = 12.019 ns; Loc. = LCCOMB_X47_Y24_N16; Fanout = 5; COMB Node = 'pr:inst|WideOr2~19'
            Info: 13: + IC(0.752 ns) + CELL(0.150 ns) = 12.921 ns; Loc. = LCCOMB_X47_Y21_N12; Fanout = 2; COMB Node = 'core_dual:inst4|core:inst|eoi[2]~706'
            Info: 14: + IC(0.760 ns) + CELL(0.438 ns) = 14.119 ns; Loc. = LCCOMB_X46_Y23_N0; Fanout = 5; COMB Node = 'core_dual:inst4|core:inst|eoi[2]~709'
            Info: 15: + IC(1.515 ns) + CELL(0.438 ns) = 16.072 ns; Loc. = LCCOMB_X46_Y23_N12; Fanout = 2; COMB Node = 'core_dual:inst4|core:inst|WideOr2~544'
            Info: 16: + IC(0.681 ns) + CELL(0.275 ns) = 17.028 ns; Loc. = LCCOMB_X47_Y23_N12; Fanout = 1; COMB Node = 'core_dual:inst4|core:inst|WideOr0~745'
            Info: 17: + IC(0.240 ns) + CELL(0.150 ns) = 17.418 ns; Loc. = LCCOMB_X47_Y23_N2; Fanout = 1; COMB Node = 'core_dual:inst4|core:inst|WideOr0~746'
            Info: 18: + IC(0.672 ns) + CELL(0.437 ns) = 18.527 ns; Loc. = LCCOMB_X45_Y23_N20; Fanout = 1; COMB Node = 'core_dual:inst4|core:inst|pri[2]~683'
            Info: 19: + IC(0.250 ns) + CELL(0.245 ns) = 19.022 ns; Loc. = LCCOMB_X45_Y23_N16; Fanout = 1; COMB Node = 'core_dual:inst4|core:inst|pri[2]~684'
            Info: 20: + IC(2.042 ns) + CELL(0.000 ns) = 21.064 ns; Loc. = CLKCTRL_G9; Fanout = 3; COMB Node = 'core_dual:inst4|core:inst|pri[2]~684clkctrl'
            Info: 21: + IC(1.325 ns) + CELL(0.150 ns) = 22.539 ns; Loc. = LCCOMB_X46_Y23_N10; Fanout = 17; REG Node = 'core_dual:inst4|core:inst|pri[2]'
            Info: Total cell delay = 6.504 ns ( 28.86 % )
            Info: Total interconnect delay = 16.035 ns ( 71.14 % )
        Info: - Shortest clock path from clock "RD" to source register is 4.795 ns
            Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_D16; Fanout = 4; CLK Node = 'RD'
            Info: 2: + IC(1.409 ns) + CELL(0.150 ns) = 2.399 ns; Loc. = LCCOMB_X41_Y24_N12; Fanout = 1; COMB Node = 'core_dual:inst4|core:inst|always0~50'
            Info: 3: + IC(0.734 ns) + CELL(0.150 ns) = 3.283 ns; Loc. = LCCOMB_X42_Y22_N0; Fanout = 7; REG Node = 'core_dual:inst4|core:inst|write2'
            Info: 4: + IC(0.698 ns) + CELL(0.419 ns) = 4.400 ns; Loc. = LCCOMB_X45_Y23_N26; Fanout = 1; COMB Node = 'core_dual:inst4|core:inst|icw4~0'
            Info: 5: + IC(0.245 ns) + CELL(0.150 ns) = 4.795 ns; Loc. = LCCOMB_X45_Y23_N0; Fanout = 5; REG Node = 'core_dual:inst4|core:inst|icw4[1]'
            Info: Total cell delay = 1.709 ns ( 35.64 % )
            Info: Total interconnect delay = 3.086 ns ( 64.36 % )
    Info: - Micro clock to output delay of source is 0.000 ns
    Info: - Shortest register to register delay is 2.041 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X45_Y23_N0; Fanout = 5; REG Node = 'core_dual:inst4|core:inst|icw4[1]'
        Info: 2: + IC(0.285 ns) + CELL(0.371 ns) = 0.656 ns; Loc. = LCCOMB_X45_Y23_N28; Fanout = 4; COMB Node = 'core_dual:inst4|core:inst|pri[2]~680'
        Info: 3: + IC(0.441 ns) + CELL(0.420 ns) = 1.517 ns; Loc. = LCCOMB_X46_Y23_N24; Fanout = 1; COMB Node = 'core_dual:inst4|core:inst|pri[2]~688'
        Info: 4: + IC(0.253 ns) + CELL(0.271 ns) = 2.041 ns; Loc. = LCCOMB_X46_Y23_N10; Fanout = 17; REG Node = 'core_dual:inst4|core:inst|pri[2]'
        Info: Total cell delay = 1.062 ns ( 52.03 % )
        Info: Total interconnect delay = 0.979 ns ( 47.97 % )
    Info: + Micro hold delay of destination is 0.000 ns
Warning: Circuit may not operate. Detected 108 non-operational path(s) clocked by clock "WR" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "core_dual:inst4|core:inst|icw4[1]" and destination pin or register "core_dual:inst4|core:inst|pri[2]" for clock "WR" (Hold time is 15.703 ns)
    Info: + Largest clock skew is 17.744 ns
        Info: + Longest clock path from clock "WR" to destination register is 22.933 ns
            Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 4; CLK Node = 'WR'
            Info: 2: + IC(1.539 ns) + CELL(0.275 ns) = 2.793 ns; Loc. = LCCOMB_X41_Y24_N12; Fanout = 1; COMB Node = 'core_dual:inst4|core:inst|always0~50'
            Info: 3: + IC(0.734 ns) + CELL(0.150 ns) = 3.677 ns; Loc. = LCCOMB_X42_Y22_N0; Fanout = 7; REG Node = 'core_dual:inst4|core:inst|write2'
            Info: 4: + IC(0.485 ns) + CELL(0.242 ns) = 4.404 ns; Loc. = LCCOMB_X41_Y22_N4; Fanout = 5; COMB Node = 'core_dual:inst4|core:inst|clk'
            Info: 5: + IC(0.418 ns) + CELL(0.787 ns) = 5.609 ns; Loc. = LCFF_X42_Y22_N27; Fanout = 4; REG Node = 'core_dual:inst4|core:inst|state.101'
            Info: 6: + IC(0.323 ns) + CELL(0.150 ns) = 6.082 ns; Loc. = LCCOMB_X42_Y22_N18; Fanout = 9; COMB Node = 'core_dual:inst4|core:inst|o1'
            Info: 7: + IC(1.475 ns) + CELL(0.150 ns) = 7.707 ns; Loc. = LCCOMB_X45_Y24_N0; Fanout = 9; REG Node = 'imr_a:inst9|imr:inst|imrreg[3]'
            Info: 8: + IC(0.721 ns) + CELL(0.275 ns) = 8.703 ns; Loc. = LCCOMB_X44_Y25_N16; Fanout = 17; COMB Node = 'pr:inst|nmr[3]'
            Info: 9: + IC(0.719 ns) + CELL(0.371 ns) = 9.793 ns; Loc. = LCCOMB_X46_Y24_N8; Fanout = 21; COMB Node = 'pr:inst|Equal0~95'
            Info: 10: + IC(0.266 ns) + CELL(0.275 ns) = 10.334 ns; Loc. = LCCOMB_X46_Y24_N0; Fanout = 8; COMB Node = 'pr:inst|position.00000111~423'
            Info: 11: + IC(0.490 ns) + CELL(0.393 ns) = 11.217 ns; Loc. = LCCOMB_X46_Y25_N24; Fanout = 3; REG Node = 'pr:inst|position.00000011_3934'
            Info: 12: + IC(0.758 ns) + CELL(0.438 ns) = 12.413 ns; Loc. = LCCOMB_X47_Y24_N16; Fanout = 5; COMB Node = 'pr:inst|WideOr2~19'
            Info: 13: + IC(0.752 ns) + CELL(0.150 ns) = 13.315 ns; Loc. = LCCOMB_X47_Y21_N12; Fanout = 2; COMB Node = 'core_dual:inst4|core:inst|eoi[2]~706'
            Info: 14: + IC(0.760 ns) + CELL(0.438 ns) = 14.513 ns; Loc. = LCCOMB_X46_Y23_N0; Fanout = 5; COMB Node = 'core_dual:inst4|core:inst|eoi[2]~709'
            Info: 15: + IC(1.515 ns) + CELL(0.438 ns) = 16.466 ns; Loc. = LCCOMB_X46_Y23_N12; Fanout = 2; COMB Node = 'core_dual:inst4|core:inst|WideOr2~544'
            Info: 16: + IC(0.681 ns) + CELL(0.275 ns) = 17.422 ns; Loc. = LCCOMB_X47_Y23_N12; Fanout = 1; COMB Node = 'core_dual:inst4|core:inst|WideOr0~745'
            Info: 17: + IC(0.240 ns) + CELL(0.150 ns) = 17.812 ns; Loc. = LCCOMB_X47_Y23_N2; Fanout = 1; COMB Node = 'core_dual:inst4|core:inst|WideOr0~746'
            Info: 18: + IC(0.672 ns) + CELL(0.437 ns) = 18.921 ns; Loc. = LCCOMB_X45_Y23_N20; Fanout = 1; COMB Node = 'core_dual:inst4|core:inst|pri[2]~683'
            Info: 19: + IC(0.250 ns) + CELL(0.245 ns) = 19.416 ns; Loc. = LCCOMB_X45_Y23_N16; Fanout = 1; COMB Node = 'core_dual:inst4|core:inst|pri[2]~684'
            Info: 20: + IC(2.042 ns) + CELL(0.000 ns) = 21.458 ns; Loc. = CLKCTRL_G9; Fanout = 3; COMB Node = 'core_dual:inst4|core:inst|pri[2]~684clkctrl'
            Info: 21: + IC(1.325 ns) + CELL(0.150 ns) = 22.933 ns; Loc. = LCCOMB_X46_Y23_N10; Fanout = 17; REG Node = 'core_dual:inst4|core:inst|pri[2]'
            Info: Total cell delay = 6.768 ns ( 29.51 % )
            Info: Total interconnect delay = 16.165 ns ( 70.49 % )
        Info: - Shortest clock path from clock "WR" to source register is 5.189 ns
            Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 4; CLK Node = 'WR'
            Info: 2: + IC(1.539 ns) + CELL(0.275 ns) = 2.793 ns; Loc. = LCCOMB_X41_Y24_N12; Fanout = 1; COMB Node = 'core_dual:inst4|core:inst|always0~50'
            Info: 3: + IC(0.734 ns) + CELL(0.150 ns) = 3.677 ns; Loc. = LCCOMB_X42_Y22_N0; Fanout = 7; REG Node = 'core_dual:inst4|core:inst|write2'
            Info: 4: + IC(0.698 ns) + CELL(0.419 ns) = 4.794 ns; Loc. = LCCOMB_X45_Y23_N26; Fanout = 1; COMB Node = 'core_dual:inst4|core:inst|icw4~0'
            Info: 5: + IC(0.245 ns) + CELL(0.150 ns) = 5.189 ns; Loc. = LCCOMB_X45_Y23_N0; Fanout = 5; REG Node = 'core_dual:inst4|core:inst|icw4[1]'
            Info: Total cell delay = 1.973 ns ( 38.02 % )
            Info: Total interconnect delay = 3.216 ns ( 61.98 % )
    Info: - Micro clock to output delay of source is 0.000 ns
    Info: - Shortest register to register delay is 2.041 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X45_Y23_N0; Fanout = 5; REG Node = 'core_dual:inst4|core:inst|icw4[1]'
        Info: 2: + IC(0.285 ns) + CELL(0.371 ns) = 0.656 ns; Loc. = LCCOMB_X45_Y23_N28; Fanout = 4; COMB Node = 'core_dual:inst4|core:inst|pri[2]~680'
        Info: 3: + IC(0.441 ns) + CELL(0.420 ns) = 1.517 ns; Loc. = LCCOMB_X46_Y23_N24; Fanout = 1; COMB Node = 'core_dual:inst4|core:inst|pri[2]~688'
        Info: 4: + IC(0.253 ns) + CELL(0.271 ns) = 2.041 ns; Loc. = LCCOMB_X46_Y23_N10; Fanout = 17; REG Node = 'core_dual:inst4|core:inst|pri[2]'
        Info: Total cell delay = 1.062 ns ( 52.03 % )
        Info: Total interconnect delay = 0.979 ns ( 47.97 % )
    Info: + Micro hold delay of destination is 0.000 ns
Warning: Circuit may not operate. Detected 108 non-operational path(s) clocked by clock "CS" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "core_dual:inst4|core:inst|icw4[1]" and destination pin or register "core_dual:inst4|core:inst|pri[2]" for clock "CS" (Hold time is 15.703 ns)
    Info: + Largest clock skew is 17.744 ns
        Info: + Longest clock path from clock "CS" to destination register is 23.097 ns
            Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 4; CLK Node = 'CS'
            Info: 2: + IC(1.607 ns) + CELL(0.371 ns) = 2.957 ns; Loc. = LCCOMB_X41_Y24_N12; Fanout = 1; COMB Node = 'core_dual:inst4|core:inst|always0~50'
            Info: 3: + IC(0.734 ns) + CELL(0.150 ns) = 3.841 ns; Loc. = LCCOMB_X42_Y22_N0; Fanout = 7; REG Node = 'core_dual:inst4|core:inst|write2'
            Info: 4: + IC(0.485 ns) + CELL(0.242 ns) = 4.568 ns; Loc. = LCCOMB_X41_Y22_N4; Fanout = 5; COMB Node = 'core_dual:inst4|core:inst|clk'
            Info: 5: + IC(0.418 ns) + CELL(0.787 ns) = 5.773 ns; Loc. = LCFF_X42_Y22_N27; Fanout = 4; REG Node = 'core_dual:inst4|core:inst|state.101'
            Info: 6: + IC(0.323 ns) + CELL(0.150 ns) = 6.246 ns; Loc. = LCCOMB_X42_Y22_N18; Fanout = 9; COMB Node = 'core_dual:inst4|core:inst|o1'
            Info: 7: + IC(1.475 ns) + CELL(0.150 ns) = 7.871 ns; Loc. = LCCOMB_X45_Y24_N0; Fanout = 9; REG Node = 'imr_a:inst9|imr:inst|imrreg[3]'
            Info: 8: + IC(0.721 ns) + CELL(0.275 ns) = 8.867 ns; Loc. = LCCOMB_X44_Y25_N16; Fanout = 17; COMB Node = 'pr:inst|nmr[3]'
            Info: 9: + IC(0.719 ns) + CELL(0.371 ns) = 9.957 ns; Loc. = LCCOMB_X46_Y24_N8; Fanout = 21; COMB Node = 'pr:inst|Equal0~95'
            Info: 10: + IC(0.266 ns) + CELL(0.275 ns) = 10.498 ns; Loc. = LCCOMB_X46_Y24_N0; Fanout = 8; COMB Node = 'pr:inst|position.00000111~423'
            Info: 11: + IC(0.490 ns) + CELL(0.393 ns) = 11.381 ns; Loc. = LCCOMB_X46_Y25_N24; Fanout = 3; REG Node = 'pr:inst|position.00000011_3934'
            Info: 12: + IC(0.758 ns) + CELL(0.438 ns) = 12.577 ns; Loc. = LCCOMB_X47_Y24_N16; Fanout = 5; COMB Node = 'pr:inst|WideOr2~19'
            Info: 13: + IC(0.752 ns) + CELL(0.150 ns) = 13.479 ns; Loc. = LCCOMB_X47_Y21_N12; Fanout = 2; COMB Node = 'core_dual:inst4|core:inst|eoi[2]~706'
            Info: 14: + IC(0.760 ns) + CELL(0.438 ns) = 14.677 ns; Loc. = LCCOMB_X46_Y23_N0; Fanout = 5; COMB Node = 'core_dual:inst4|core:inst|eoi[2]~709'
            Info: 15: + IC(1.515 ns) + CELL(0.438 ns) = 16.630 ns; Loc. = LCCOMB_X46_Y23_N12; Fanout = 2; COMB Node = 'core_dual:inst4|core:inst|WideOr2~544'
            Info: 16: + IC(0.681 ns) + CELL(0.275 ns) = 17.586 ns; Loc. = LCCOMB_X47_Y23_N12; Fanout = 1; COMB Node = 'core_dual:inst4|core:inst|WideOr0~745'
            Info: 17: + IC(0.240 ns) + CELL(0.150 ns) = 17.976 ns; Loc. = LCCOMB_X47_Y23_N2; Fanout = 1; COMB Node = 'core_dual:inst4|core:inst|WideOr0~746'
            Info: 18: + IC(0.672 ns) + CELL(0.437 ns) = 19.085 ns; Loc. = LCCOMB_X45_Y23_N20; Fanout = 1; COMB Node = 'core_dual:inst4|core:inst|pri[2]~683'
            Info: 19: + IC(0.250 ns) + CELL(0.245 ns) = 19.580 ns; Loc. = LCCOMB_X45_Y23_N16; Fanout = 1; COMB Node = 'core_dual:inst4|core:inst|pri[2]~684'
            Info: 20: + IC(2.042 ns) + CELL(0.000 ns) = 21.622 ns; Loc. = CLKCTRL_G9; Fanout = 3; COMB Node = 'core_dual:inst4|core:inst|pri[2]~684clkctrl'
            Info: 21: + IC(1.325 ns) + CELL(0.150 ns) = 23.097 ns; Loc. = LCCOMB_X46_Y23_N10; Fanout = 17; REG Node = 'core_dual:inst4|core:inst|pri[2]'
            Info: Total cell delay = 6.864 ns ( 29.72 % )
            Info: Total interconnect delay = 16.233 ns ( 70.28 % )
        Info: - Shortest clock path from clock "CS" to source register is 5.353 ns
            Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 4; CLK Node = 'CS'
            Info: 2: + IC(1.607 ns) + CELL(0.371 ns) = 2.957 ns; Loc. = LCCOMB_X41_Y24_N12; Fanout = 1; COMB Node = 'core_dual:inst4|core:inst|always0~50'
            Info: 3: + IC(0.734 ns) + CELL(0.150 ns) = 3.841 ns; Loc. = LCCOMB_X42_Y22_N0; Fanout = 7; REG Node = 'core_dual:inst4|core:inst|write2'
            Info: 4: + IC(0.698 ns) + CELL(0.419 ns) = 4.958 ns; Loc. = LCCOMB_X45_Y23_N26; Fanout = 1; COMB Node = 'core_dual:inst4|core:inst|icw4~0'
            Info: 5: + IC(0.245 ns) + CELL(0.150 ns) = 5.353 ns; Loc. = LCCOMB_X45_Y23_N0; Fanout = 5; REG Node = 'core_dual:inst4|core:inst|icw4[1]'
            Info: Total cell delay = 2.069 ns ( 38.65 % )
            Info: Total interconnect delay = 3.284 ns ( 61.35 % )
    Info: - Micro clock to output delay of source is 0.000 ns
    Info: - Shortest register to register delay is 2.041 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X45_Y23_N0; Fanout = 5; REG Node = 'core_dual:inst4|core:inst|icw4[1]'
        Info: 2: + IC(0.285 ns) + CELL(0.371 ns) = 0.656 ns; Loc. = LCCOMB_X45_Y23_N28; Fanout = 4; COMB Node = 'core_dual:inst4|core:inst|pri[2]~680'
        Info: 3: + IC(0.441 ns) + CELL(0.420 ns) = 1.517 ns; Loc. = LCCOMB_X46_Y23_N24; Fanout = 1; COMB Node = 'core_dual:inst4|core:inst|pri[2]~688'
        Info: 4: + IC(0.253 ns) + CELL(0.271 ns) = 2.041 ns; Loc. = LCCOMB_X46_Y23_N10; Fanout = 17; REG Node = 'core_dual:inst4|core:inst|pri[2]'
        Info: Total cell delay = 1.062 ns ( 52.03 % )
        Info: Total interconnect delay = 0.979 ns ( 47.97 % )
    Info: + Micro hold delay of destination is 0.000 ns
Warning: Circuit may not operate. Detected 108 non-operational path(s) clocked by clock "A0" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "core_dual:inst4|core:inst|icw4[1]" and destination pin or register "core_dual:inst4|core:inst|pri[2]" for clock "A0" (Hold time is 15.703 ns)
    Info: + Largest clock skew is 17.744 ns
        Info: + Longest clock path from clock "A0" to destination register is 23.225 ns
            Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_D14; Fanout = 6; CLK Node = 'A0'
            Info: 2: + IC(1.857 ns) + CELL(0.398 ns) = 3.085 ns; Loc. = LCCOMB_X41_Y24_N12; Fanout = 1; COMB Node = 'core_dual:inst4|core:inst|always0~50'
            Info: 3: + IC(0.734 ns) + CELL(0.150 ns) = 3.969 ns; Loc. = LCCOMB_X42_Y22_N0; Fanout = 7; REG Node = 'core_dual:inst4|core:inst|write2'
            Info: 4: + IC(0.485 ns) + CELL(0.242 ns) = 4.696 ns; Loc. = LCCOMB_X41_Y22_N4; Fanout = 5; COMB Node = 'core_dual:inst4|core:inst|clk'
            Info: 5: + IC(0.418 ns) + CELL(0.787 ns) = 5.901 ns; Loc. = LCFF_X42_Y22_N27; Fanout = 4; REG Node = 'core_dual:inst4|core:inst|state.101'
            Info: 6: + IC(0.323 ns) + CELL(0.150 ns) = 6.374 ns; Loc. = LCCOMB_X42_Y22_N18; Fanout = 9; COMB Node = 'core_dual:inst4|core:inst|o1'
            Info: 7: + IC(1.475 ns) + CELL(0.150 ns) = 7.999 ns; Loc. = LCCOMB_X45_Y24_N0; Fanout = 9; REG Node = 'imr_a:inst9|imr:inst|imrreg[3]'
            Info: 8: + IC(0.721 ns) + CELL(0.275 ns) = 8.995 ns; Loc. = LCCOMB_X44_Y25_N16; Fanout = 17; COMB Node = 'pr:inst|nmr[3]'
            Info: 9: + IC(0.719 ns) + CELL(0.371 ns) = 10.085 ns; Loc. = LCCOMB_X46_Y24_N8; Fanout = 21; COMB Node = 'pr:inst|Equal0~95'
            Info: 10: + IC(0.266 ns) + CELL(0.275 ns) = 10.626 ns; Loc. = LCCOMB_X46_Y24_N0; Fanout = 8; COMB Node = 'pr:inst|position.00000111~423'
            Info: 11: + IC(0.490 ns) + CELL(0.393 ns) = 11.509 ns; Loc. = LCCOMB_X46_Y25_N24; Fanout = 3; REG Node = 'pr:inst|position.00000011_3934'
            Info: 12: + IC(0.758 ns) + CELL(0.438 ns) = 12.705 ns; Loc. = LCCOMB_X47_Y24_N16; Fanout = 5; COMB Node = 'pr:inst|WideOr2~19'
            Info: 13: + IC(0.752 ns) + CELL(0.150 ns) = 13.607 ns; Loc. = LCCOMB_X47_Y21_N12; Fanout = 2; COMB Node = 'core_dual:inst4|core:inst|eoi[2]~706'
            Info: 14: + IC(0.760 ns) + CELL(0.438 ns) = 14.805 ns; Loc. = LCCOMB_X46_Y23_N0; Fanout = 5; COMB Node = 'core_dual:inst4|core:inst|eoi[2]~709'
            Info: 15: + IC(1.515 ns) + CELL(0.438 ns) = 16.758 ns; Loc. = LCCOMB_X46_Y23_N12; Fanout = 2; COMB Node = 'core_dual:inst4|core:inst|WideOr2~544'
            Info: 16: + IC(0.681 ns) + CELL(0.275 ns) = 17.714 ns; Loc. = LCCOMB_X47_Y23_N12; Fanout = 1; COMB Node = 'core_dual:inst4|core:inst|WideOr0~745'
            Info: 17: + IC(0.240 ns) + CELL(0.150 ns) = 18.104 ns; Loc. = LCCOMB_X47_Y23_N2; Fanout = 1; COMB Node = 'core_dual:inst4|core:inst|WideOr0~746'
            Info: 18: + IC(0.672 ns) + CELL(0.437 ns) = 19.213 ns; Loc. = LCCOMB_X45_Y23_N20; Fanout = 1; COMB Node = 'core_dual:inst4|core:inst|pri[2]~683'
            Info: 19: + IC(0.250 ns) + CELL(0.245 ns) = 19.708 ns; Loc. = LCCOMB_X45_Y23_N16; Fanout = 1; COMB Node = 'core_dual:inst4|core:inst|pri[2]~684'
            Info: 20: + IC(2.042 ns) + CELL(0.000 ns) = 21.750 ns; Loc. = CLKCTRL_G9; Fanout = 3; COMB Node = 'core_dual:inst4|core:inst|pri[2]~684clkctrl'
            Info: 21: + IC(1.325 ns) + CELL(0.150 ns) = 23.225 ns; Loc. = LCCOMB_X46_Y23_N10; Fanout = 17; REG Node = 'core_dual:inst4|core:inst|pri[2]'
            Info: Total cell delay = 6.742 ns ( 29.03 % )
            Info: Total interconnect delay = 16.483 ns ( 70.97 % )
        Info: - Shortest clock path from clock "A0" to source register is 5.481 ns
            Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_D14; Fanout = 6; CLK Node = 'A0'
            Info: 2: + IC(1.857 ns) + CELL(0.398 ns) = 3.085 ns; Loc. = LCCOMB_X41_Y24_N12; Fanout = 1; COMB Node = 'core_dual:inst4|core:inst|always0~50'
            Info: 3: + IC(0.734 ns) + CELL(0.150 ns) = 3.969 ns; Loc. = LCCOMB_X42_Y22_N0; Fanout = 7; REG Node = 'core_dual:inst4|core:inst|write2'
            Info: 4: + IC(0.698 ns) + CELL(0.419 ns) = 5.086 ns; Loc. = LCCOMB_X45_Y23_N26; Fanout = 1; COMB Node = 'core_dual:inst4|core:inst|icw4~0'
            Info: 5: + IC(0.245 ns) + CELL(0.150 ns) = 5.481 ns; Loc. = LCCOMB_X45_Y23_N0; Fanout = 5; REG Node = 'core_dual:inst4|core:inst|icw4[1]'
            Info: Total cell delay = 1.947 ns ( 35.52 % )
            Info: Total interconnect delay = 3.534 ns ( 64.48 % )
    Info: - Micro clock to output delay of source is 0.000 ns
    Info: - Shortest register to register delay is 2.041 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X45_Y23_N0; Fanout = 5; REG Node = 'core_dual:inst4|core:inst|icw4[1]'
        Info: 2: + IC(0.285 ns) + CELL(0.371 ns) = 0.656 ns; Loc. = LCCOMB_X45_Y23_N28; Fanout = 4; COMB Node = 'core_dual:inst4|core:inst|pri[2]~680'
        Info: 3: + IC(0.441 ns) + CELL(0.420 ns) = 1.517 ns; Loc. = LCCOMB_X46_Y23_N24; Fanout = 1; COMB Node = 'core_dual:inst4|core:inst|pri[2]~688'
        Info: 4: + IC(0.253 ns) + CELL(0.271 ns) = 2.041 ns; Loc. = LCCOMB_X46_Y23_N10; Fanout = 17; REG Node = 'core_dual:inst4|core:inst|pri[2]'
        Info: Total cell delay = 1.062 ns ( 52.03 % )
        Info: Total interconnect delay = 0.979 ns ( 47.97 % )
    Info: + Micro hold delay of destination is 0.000 ns
Warning: Circuit may not operate. Detected 74 non-operational path(s) clocked by clock "INTA" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "core_dual:inst4|core:inst|flag2" and destination pin or register "core_dual:inst4|core:inst|pri[1]" for clock "INTA" (Hold time is 12.844 ns)
    Info: + Largest clock skew is 17.287 ns
        Info: + Longest clock path from clock "INTA" to destination register is 20.942 ns
            Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_R3; Fanout = 2; CLK Node = 'INTA'
            Info: 2: + IC(2.276 ns) + CELL(0.787 ns) = 3.905 ns; Loc. = LCFF_X44_Y23_N15; Fanout = 5; REG Node = 'core_dual:inst4|core:inst|flag2'
            Info: 3: + IC(0.322 ns) + CELL(0.420 ns) = 4.647 ns; Loc. = LCCOMB_X44_Y23_N10; Fanout = 8; COMB Node = 'core_dual:inst4|core:inst|freeze'
            Info: 4: + IC(0.765 ns) + CELL(0.150 ns) = 5.562 ns; Loc. = LCCOMB_X45_Y25_N22; Fanout = 6; REG Node = 'irr_a:inst8|irr:inst|irrreg[5]'
            Info: 5: + IC(0.280 ns) + CELL(0.150 ns) = 5.992 ns; Loc. = LCCOMB_X45_Y25_N16; Fanout = 22; COMB Node = 'pr:inst|nmr[5]'
            Info: 6: + IC(0.709 ns) + CELL(0.378 ns) = 7.079 ns; Loc. = LCCOMB_X46_Y24_N22; Fanout = 8; COMB Node = 'pr:inst|Equal0~93'
            Info: 7: + IC(0.281 ns) + CELL(0.150 ns) = 7.510 ns; Loc. = LCCOMB_X46_Y24_N8; Fanout = 21; COMB Node = 'pr:inst|Equal0~95'
            Info: 8: + IC(0.266 ns) + CELL(0.275 ns) = 8.051 ns; Loc. = LCCOMB_X46_Y24_N0; Fanout = 8; COMB Node = 'pr:inst|position.00000111~423'
            Info: 9: + IC(0.490 ns) + CELL(0.393 ns) = 8.934 ns; Loc. = LCCOMB_X46_Y25_N24; Fanout = 3; REG Node = 'pr:inst|position.00000011_3934'
            Info: 10: + IC(0.758 ns) + CELL(0.438 ns) = 10.130 ns; Loc. = LCCOMB_X47_Y24_N16; Fanout = 5; COMB Node = 'pr:inst|WideOr2~19'
            Info: 11: + IC(0.752 ns) + CELL(0.150 ns) = 11.032 ns; Loc. = LCCOMB_X47_Y21_N12; Fanout = 2; COMB Node = 'core_dual:inst4|core:inst|eoi[2]~706'
            Info: 12: + IC(0.760 ns) + CELL(0.438 ns) = 12.230 ns; Loc. = LCCOMB_X46_Y23_N0; Fanout = 5; COMB Node = 'core_dual:inst4|core:inst|eoi[2]~709'
            Info: 13: + IC(1.515 ns) + CELL(0.438 ns) = 14.183 ns; Loc. = LCCOMB_X46_Y23_N12; Fanout = 2; COMB Node = 'core_dual:inst4|core:inst|WideOr2~544'
            Info: 14: + IC(0.681 ns) + CELL(0.275 ns) = 15.139 ns; Loc. = LCCOMB_X47_Y23_N12; Fanout = 1; COMB Node = 'core_dual:inst4|core:inst|WideOr0~745'
            Info: 15: + IC(0.240 ns) + CELL(0.150 ns) = 15.529 ns; Loc. = LCCOMB_X47_Y23_N2; Fanout = 1; COMB Node = 'core_dual:inst4|core:inst|WideOr0~746'
            Info: 16: + IC(0.672 ns) + CELL(0.437 ns) = 16.638 ns; Loc. = LCCOMB_X45_Y23_N20; Fanout = 1; COMB Node = 'core_dual:inst4|core:inst|pri[2]~683'
            Info: 17: + IC(0.250 ns) + CELL(0.245 ns) = 17.133 ns; Loc. = LCCOMB_X45_Y23_N16; Fanout = 1; COMB Node = 'core_dual:inst4|core:inst|pri[2]~684'
            Info: 18: + IC(2.042 ns) + CELL(0.000 ns) = 19.175 ns; Loc. = CLKCTRL_G9; Fanout = 3; COMB Node = 'core_dual:inst4|core:inst|pri[2]~684clkctrl'
            Info: 19: + IC(1.347 ns) + CELL(0.420 ns) = 20.942 ns; Loc. = LCCOMB_X46_Y25_N4; Fanout = 43; REG Node = 'core_dual:inst4|core:inst|pri[1]'
            Info: Total cell delay = 6.536 ns ( 31.21 % )
            Info: Total interconnect delay = 14.406 ns ( 68.79 % )
        Info: - Shortest clock path from clock "INTA" to source register is 3.655 ns
            Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_R3; Fanout = 2; CLK Node = 'INTA'
            Info: 2: + IC(2.276 ns) + CELL(0.537 ns) = 3.655 ns; Loc. = LCFF_X44_Y23_N15; Fanout = 5; REG Node = 'core_dual:inst4|core:inst|flag2'
            Info: Total cell delay = 1.379 ns ( 37.73 % )
            Info: Total interconnect delay = 2.276 ns ( 62.27 % )
    Info: - Micro clock to output delay of source is 0.250 ns
    Info: - Shortest register to register delay is 4.193 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X44_Y23_N15; Fanout = 5; REG Node = 'core_dual:inst4|core:inst|flag2'
        Info: 2: + IC(0.485 ns) + CELL(0.413 ns) = 0.898 ns; Loc. = LCCOMB_X45_Y23_N4; Fanout = 3; COMB Node = 'core_dual:inst4|core:inst|eoi[2]~686'
        Info: 3: + IC(0.266 ns) + CELL(0.371 ns) = 1.535 ns; Loc. = LCCOMB_X45_Y23_N8; Fanout = 2; COMB Node = 'core_dual:inst4|core:inst|eoi[4]~692'
        Info: 4: + IC(0.664 ns) + CELL(0.271 ns) = 2.470 ns; Loc. = LCCOMB_X47_Y23_N28; Fanout = 6; COMB Node = 'core_dual:inst4|core:inst|eoi[4]~697'
        Info: 5: + IC(0.284 ns) + CELL(0.150 ns) = 2.904 ns; Loc. = LCCOMB_X47_Y23_N30; Fanout = 1; COMB Node = 'core_dual:inst4|core:inst|WideOr4~542'
        Info: 6: + IC(0.268 ns) + CELL(0.150 ns) = 3.322 ns; Loc. = LCCOMB_X47_Y23_N10; Fanout = 1; COMB Node = 'core_dual:inst4|core:inst|pri[1]~681'
        Info: 7: + IC(0.721 ns) + CELL(0.150 ns) = 4.193 ns; Loc. = LCCOMB_X46_Y25_N4; Fanout = 43; REG Node = 'core_dual:inst4|core:inst|pri[1]'
        Info: Total cell delay = 1.505 ns ( 35.89 % )
        Info: Total interconnect delay = 2.688 ns ( 64.11 % )
    Info: + Micro hold delay of destination is 0.000 ns
Warning: Circuit may not operate. Detected 15 non-operational path(s) clocked by clock "in[4]" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "core_dual:inst4|core:inst|ocw2[1]" and destination pin or register "core_dual:inst4|core:inst|pri[1]" for clock "in[4]" (Hold time is 9.255 ns)
    Info: + Largest clock skew is 11.228 ns
        Info: + Longest clock path from clock "in[4]" to destination register is 15.021 ns
            Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_R2; Fanout = 9; CLK Node = 'in[4]'
            Info: 2: + IC(2.240 ns) + CELL(0.275 ns) = 3.357 ns; Loc. = LCCOMB_X45_Y23_N18; Fanout = 8; COMB Node = 'core_dual:inst4|core:inst|o2~34'
            Info: 3: + IC(0.456 ns) + CELL(0.150 ns) = 3.963 ns; Loc. = LCCOMB_X46_Y23_N14; Fanout = 2; REG Node = 'core_dual:inst4|core:inst|ocw2[5]'
            Info: 4: + IC(0.279 ns) + CELL(0.275 ns) = 4.517 ns; Loc. = LCCOMB_X46_Y23_N18; Fanout = 1; COMB Node = 'core_dual:inst4|core:inst|eoi[2]~688'
            Info: 5: + IC(0.251 ns) + CELL(0.150 ns) = 4.918 ns; Loc. = LCCOMB_X46_Y23_N26; Fanout = 4; COMB Node = 'core_dual:inst4|core:inst|eoi[2]~689'
            Info: 6: + IC(0.278 ns) + CELL(0.420 ns) = 5.616 ns; Loc. = LCCOMB_X46_Y23_N4; Fanout = 4; COMB Node = 'core_dual:inst4|core:inst|eoi[2]~712'
            Info: 7: + IC(0.273 ns) + CELL(0.420 ns) = 6.309 ns; Loc. = LCCOMB_X46_Y23_N0; Fanout = 5; COMB Node = 'core_dual:inst4|core:inst|eoi[2]~709'
            Info: 8: + IC(1.515 ns) + CELL(0.438 ns) = 8.262 ns; Loc. = LCCOMB_X46_Y23_N12; Fanout = 2; COMB Node = 'core_dual:inst4|core:inst|WideOr2~544'
            Info: 9: + IC(0.681 ns) + CELL(0.275 ns) = 9.218 ns; Loc. = LCCOMB_X47_Y23_N12; Fanout = 1; COMB Node = 'core_dual:inst4|core:inst|WideOr0~745'
            Info: 10: + IC(0.240 ns) + CELL(0.150 ns) = 9.608 ns; Loc. = LCCOMB_X47_Y23_N2; Fanout = 1; COMB Node = 'core_dual:inst4|core:inst|WideOr0~746'
            Info: 11: + IC(0.672 ns) + CELL(0.437 ns) = 10.717 ns; Loc. = LCCOMB_X45_Y23_N20; Fanout = 1; COMB Node = 'core_dual:inst4|core:inst|pri[2]~683'
            Info: 12: + IC(0.250 ns) + CELL(0.245 ns) = 11.212 ns; Loc. = LCCOMB_X45_Y23_N16; Fanout = 1; COMB Node = 'core_dual:inst4|core:inst|pri[2]~684'
            Info: 13: + IC(2.042 ns) + CELL(0.000 ns) = 13.254 ns; Loc. = CLKCTRL_G9; Fanout = 3; COMB Node = 'core_dual:inst4|core:inst|pri[2]~684clkctrl'
            Info: 14: + IC(1.347 ns) + CELL(0.420 ns) = 15.021 ns; Loc. = LCCOMB_X46_Y25_N4; Fanout = 43; REG Node = 'core_dual:inst4|core:inst|pri[1]'
            Info: Total cell delay = 4.497 ns ( 29.94 % )
            Info: Total interconnect delay = 10.524 ns ( 70.06 % )
        Info: - Shortest clock path from clock "in[4]" to source register is 3.793 ns
            Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_R2; Fanout = 9; CLK Node = 'in[4]'
            Info: 2: + IC(2.240 ns) + CELL(0.275 ns) = 3.357 ns; Loc. = LCCOMB_X45_Y23_N18; Fanout = 8; COMB Node = 'core_dual:inst4|core:inst|o2~34'
            Info: 3: + IC(0.286 ns) + CELL(0.150 ns) = 3.793 ns; Loc. = LCCOMB_X45_Y23_N24; Fanout = 5; REG Node = 'core_dual:inst4|core:inst|ocw2[1]'
            Info: Total cell delay = 1.267 ns ( 33.40 % )
            Info: Total interconnect delay = 2.526 ns ( 66.60 % )
    Info: - Micro clock to output delay of source is 0.000 ns
    Info: - Shortest register to register delay is 1.973 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X45_Y23_N24; Fanout = 5; REG Node = 'core_dual:inst4|core:inst|ocw2[1]'
        Info: 2: + IC(0.682 ns) + CELL(0.420 ns) = 1.102 ns; Loc. = LCCOMB_X47_Y23_N10; Fanout = 1; COMB Node = 'core_dual:inst4|core:inst|pri[1]~681'
        Info: 3: + IC(0.721 ns) + CELL(0.150 ns) = 1.973 ns; Loc. = LCCOMB_X46_Y25_N4; Fanout = 43; REG Node = 'core_dual:inst4|core:inst|pri[1]'
        Info: Total cell delay = 0.570 ns ( 28.89 % )
        Info: Total interconnect delay = 1.403 ns ( 71.11 % )
    Info: + Micro hold delay of destination is 0.000 ns
Warning: Circuit may not operate. Detected 15 non-operational path(s) clocked by clock "en" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "core_dual:inst4|core:inst|ocw2[1]" and destination pin or register "core_dual:inst4|core:inst|pri[1]" for clock "en" (Hold time is 9.255 ns)
    Info: + Largest clock skew is 11.228 ns
        Info: + Longest clock path from clock "en" to destination register is 15.182 ns
            Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P3; Fanout = 29; CLK Node = 'en'
            Info: 2: + IC(2.263 ns) + CELL(0.413 ns) = 3.518 ns; Loc. = LCCOMB_X45_Y23_N18; Fanout = 8; COMB Node = 'core_dual:inst4|core:inst|o2~34'
            Info: 3: + IC(0.456 ns) + CELL(0.150 ns) = 4.124 ns; Loc. = LCCOMB_X46_Y23_N14; Fanout = 2; REG Node = 'core_dual:inst4|core:inst|ocw2[5]'
            Info: 4: + IC(0.279 ns) + CELL(0.275 ns) = 4.678 ns; Loc. = LCCOMB_X46_Y23_N18; Fanout = 1; COMB Node = 'core_dual:inst4|core:inst|eoi[2]~688'
            Info: 5: + IC(0.251 ns) + CELL(0.150 ns) = 5.079 ns; Loc. = LCCOMB_X46_Y23_N26; Fanout = 4; COMB Node = 'core_dual:inst4|core:inst|eoi[2]~689'
            Info: 6: + IC(0.278 ns) + CELL(0.420 ns) = 5.777 ns; Loc. = LCCOMB_X46_Y23_N4; Fanout = 4; COMB Node = 'core_dual:inst4|core:inst|eoi[2]~712'
            Info: 7: + IC(0.273 ns) + CELL(0.420 ns) = 6.470 ns; Loc. = LCCOMB_X46_Y23_N0; Fanout = 5; COMB Node = 'core_dual:inst4|core:inst|eoi[2]~709'
            Info: 8: + IC(1.515 ns) + CELL(0.438 ns) = 8.423 ns; Loc. = LCCOMB_X46_Y23_N12; Fanout = 2; COMB Node = 'core_dual:inst4|core:inst|WideOr2~544'
            Info: 9: + IC(0.681 ns) + CELL(0.275 ns) = 9.379 ns; Loc. = LCCOMB_X47_Y23_N12; Fanout = 1; COMB Node = 'core_dual:inst4|core:inst|WideOr0~745'
            Info: 10: + IC(0.240 ns) + CELL(0.150 ns) = 9.769 ns; Loc. = LCCOMB_X47_Y23_N2; Fanout = 1; COMB Node = 'core_dual:inst4|core:inst|WideOr0~746'
            Info: 11: + IC(0.672 ns) + CELL(0.437 ns) = 10.878 ns; Loc. = LCCOMB_X45_Y23_N20; Fanout = 1; COMB Node = 'core_dual:inst4|core:inst|pri[2]~683'
            Info: 12: + IC(0.250 ns) + CELL(0.245 ns) = 11.373 ns; Loc. = LCCOMB_X45_Y23_N16; Fanout = 1; COMB Node = 'core_dual:inst4|core:inst|pri[2]~684'
            Info: 13: + IC(2.042 ns) + CELL(0.000 ns) = 13.415 ns; Loc. = CLKCTRL_G9; Fanout = 3; COMB Node = 'core_dual:inst4|core:inst|pri[2]~684clkctrl'
            Info: 14: + IC(1.347 ns) + CELL(0.420 ns) = 15.182 ns; Loc. = LCCOMB_X46_Y25_N4; Fanout = 43; REG Node = 'core_dual:inst4|core:inst|pri[1]'
            Info: Total cell delay = 4.635 ns ( 30.53 % )
            Info: Total interconnect delay = 10.547 ns ( 69.47 % )
        Info: - Shortest clock path from clock "en" to source register is 3.954 ns
            Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P3; Fanout = 29; CLK Node = 'en'
            Info: 2: + IC(2.263 ns) + CELL(0.413 ns) = 3.518 ns; Loc. = LCCOMB_X45_Y23_N18; Fanout = 8; COMB Node = 'core_dual:inst4|core:inst|o2~34'
            Info: 3: + IC(0.286 ns) + CELL(0.150 ns) = 3.954 ns; Loc. = LCCOMB_X45_Y23_N24; Fanout = 5; REG Node = 'core_dual:inst4|core:inst|ocw2[1]'
            Info: Total cell delay = 1.405 ns ( 35.53 % )
            Info: Total interconnect delay = 2.549 ns ( 64.47 % )
    Info: - Micro clock to output delay of source is 0.000 ns
    Info: - Shortest register to register delay is 1.973 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X45_Y23_N24; Fanout = 5; REG Node = 'core_dual:inst4|core:inst|ocw2[1]'
        Info: 2: + IC(0.682 ns) + CELL(0.420 ns) = 1.102 ns; Loc. = LCCOMB_X47_Y23_N10; Fanout = 1; COMB Node = 'core_dual:inst4|core:inst|pri[1]~681'
        Info: 3: + IC(0.721 ns) + CELL(0.150 ns) = 1.973 ns; Loc. = LCCOMB_X46_Y25_N4; Fanout = 43; REG Node = 'core_dual:inst4|core:inst|pri[1]'
        Info: Total cell delay = 0.570 ns ( 28.89 % )
        Info: Total interconnect delay = 1.403 ns ( 71.11 % )
    Info: + Micro hold delay of destination is 0.000 ns
Warning: Circuit may not operate. Detected 15 non-operational path(s) clocked by clock "in[3]" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "core_dual:inst4|core:inst|ocw2[1]" and destination pin or register "core_dual:inst4|core:inst|pri[1]" for clock "in[3]" (Hold time is 9.255 ns)
    Info: + Largest clock skew is 11.228 ns
        Info: + Longest clock path from clock "in[3]" to destination register is 15.359 ns
            Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P4; Fanout = 6; CLK Node = 'in[3]'
            Info: 2: + IC(2.460 ns) + CELL(0.393 ns) = 3.695 ns; Loc. = LCCOMB_X45_Y23_N18; Fanout = 8; COMB Node = 'core_dual:inst4|core:inst|o2~34'
            Info: 3: + IC(0.456 ns) + CELL(0.150 ns) = 4.301 ns; Loc. = LCCOMB_X46_Y23_N14; Fanout = 2; REG Node = 'core_dual:inst4|core:inst|ocw2[5]'
            Info: 4: + IC(0.279 ns) + CELL(0.275 ns) = 4.855 ns; Loc. = LCCOMB_X46_Y23_N18; Fanout = 1; COMB Node = 'core_dual:inst4|core:inst|eoi[2]~688'
            Info: 5: + IC(0.251 ns) + CELL(0.150 ns) = 5.256 ns; Loc. = LCCOMB_X46_Y23_N26; Fanout = 4; COMB Node = 'core_dual:inst4|core:inst|eoi[2]~689'
            Info: 6: + IC(0.278 ns) + CELL(0.420 ns) = 5.954 ns; Loc. = LCCOMB_X46_Y23_N4; Fanout = 4; COMB Node = 'core_dual:inst4|core:inst|eoi[2]~712'
            Info: 7: + IC(0.273 ns) + CELL(0.420 ns) = 6.647 ns; Loc. = LCCOMB_X46_Y23_N0; Fanout = 5; COMB Node = 'core_dual:inst4|core:inst|eoi[2]~709'
            Info: 8: + IC(1.515 ns) + CELL(0.438 ns) = 8.600 ns; Loc. = LCCOMB_X46_Y23_N12; Fanout = 2; COMB Node = 'core_dual:inst4|core:inst|WideOr2~544'
            Info: 9: + IC(0.681 ns) + CELL(0.275 ns) = 9.556 ns; Loc. = LCCOMB_X47_Y23_N12; Fanout = 1; COMB Node = 'core_dual:inst4|core:inst|WideOr0~745'
            Info: 10: + IC(0.240 ns) + CELL(0.150 ns) = 9.946 ns; Loc. = LCCOMB_X47_Y23_N2; Fanout = 1; COMB Node = 'core_dual:inst4|core:inst|WideOr0~746'
            Info: 11: + IC(0.672 ns) + CELL(0.437 ns) = 11.055 ns; Loc. = LCCOMB_X45_Y23_N20; Fanout = 1; COMB Node = 'core_dual:inst4|core:inst|pri[2]~683'
            Info: 12: + IC(0.250 ns) + CELL(0.245 ns) = 11.550 ns; Loc. = LCCOMB_X45_Y23_N16; Fanout = 1; COMB Node = 'core_dual:inst4|core:inst|pri[2]~684'
            Info: 13: + IC(2.042 ns) + CELL(0.000 ns) = 13.592 ns; Loc. = CLKCTRL_G9; Fanout = 3; COMB Node = 'core_dual:inst4|core:inst|pri[2]~684clkctrl'
            Info: 14: + IC(1.347 ns) + CELL(0.420 ns) = 15.359 ns; Loc. = LCCOMB_X46_Y25_N4; Fanout = 43; REG Node = 'core_dual:inst4|core:inst|pri[1]'
            Info: Total cell delay = 4.615 ns ( 30.05 % )
            Info: Total interconnect delay = 10.744 ns ( 69.95 % )
        Info: - Shortest clock path from clock "in[3]" to source register is 4.131 ns
            Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P4; Fanout = 6; CLK Node = 'in[3]'
            Info: 2: + IC(2.460 ns) + CELL(0.393 ns) = 3.695 ns; Loc. = LCCOMB_X45_Y23_N18; Fanout = 8; COMB Node = 'core_dual:inst4|core:inst|o2~34'
            Info: 3: + IC(0.286 ns) + CELL(0.150 ns) = 4.131 ns; Loc. = LCCOMB_X45_Y23_N24; Fanout = 5; REG Node = 'core_dual:inst4|core:inst|ocw2[1]'
            Info: Total cell delay = 1.385 ns ( 33.53 % )
            Info: Total interconnect delay = 2.746 ns ( 66.47 % )
    Info: - Micro clock to output delay of source is 0.000 ns
    Info: - Shortest register to register delay is 1.973 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X45_Y23_N24; Fanout = 5; REG Node = 'core_dual:inst4|core:inst|ocw2[1]'
        Info: 2: + IC(0.682 ns) + CELL(0.420 ns) = 1.102 ns; Loc. = LCCOMB_X47_Y23_N10; Fanout = 1; COMB Node = 'core_dual:inst4|core:inst|pri[1]~681'
        Info: 3: + IC(0.721 ns) + CELL(0.150 ns) = 1.973 ns; Loc. = LCCOMB_X46_Y25_N4; Fanout = 43; REG Node = 'core_dual:inst4|core:inst|pri[1]'
        Info: Total cell delay = 0.570 ns ( 28.89 % )
        Info: Total interconnect delay = 1.403 ns ( 71.11 % )
    Info: + Micro hold delay of destination is 0.000 ns
Warning: Circuit may not operate. Detected 21 non-operational path(s) clocked by clock "RESET" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "pr:inst|position.00000100_3795" and destination pin or register "core_dual:inst4|core:inst|pri[1]" for clock "RESET" (Hold time is 8.318 ns)
    Info: + Largest clock skew is 12.255 ns
        Info: + Longest clock path from clock "RESET" to destination register is 16.191 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 38; CLK Node = 'RESET'
            Info: 2: + IC(1.881 ns) + CELL(0.420 ns) = 3.300 ns; Loc. = LCCOMB_X46_Y24_N0; Fanout = 8; COMB Node = 'pr:inst|position.00000111~423'
            Info: 3: + IC(0.490 ns) + CELL(0.393 ns) = 4.183 ns; Loc. = LCCOMB_X46_Y25_N24; Fanout = 3; REG Node = 'pr:inst|position.00000011_3934'
            Info: 4: + IC(0.758 ns) + CELL(0.438 ns) = 5.379 ns; Loc. = LCCOMB_X47_Y24_N16; Fanout = 5; COMB Node = 'pr:inst|WideOr2~19'
            Info: 5: + IC(0.752 ns) + CELL(0.150 ns) = 6.281 ns; Loc. = LCCOMB_X47_Y21_N12; Fanout = 2; COMB Node = 'core_dual:inst4|core:inst|eoi[2]~706'
            Info: 6: + IC(0.760 ns) + CELL(0.438 ns) = 7.479 ns; Loc. = LCCOMB_X46_Y23_N0; Fanout = 5; COMB Node = 'core_dual:inst4|core:inst|eoi[2]~709'
            Info: 7: + IC(1.515 ns) + CELL(0.438 ns) = 9.432 ns; Loc. = LCCOMB_X46_Y23_N12; Fanout = 2; COMB Node = 'core_dual:inst4|core:inst|WideOr2~544'
            Info: 8: + IC(0.681 ns) + CELL(0.275 ns) = 10.388 ns; Loc. = LCCOMB_X47_Y23_N12; Fanout = 1; COMB Node = 'core_dual:inst4|core:inst|WideOr0~745'
            Info: 9: + IC(0.240 ns) + CELL(0.150 ns) = 10.778 ns; Loc. = LCCOMB_X47_Y23_N2; Fanout = 1; COMB Node = 'core_dual:inst4|core:inst|WideOr0~746'
            Info: 10: + IC(0.672 ns) + CELL(0.437 ns) = 11.887 ns; Loc. = LCCOMB_X45_Y23_N20; Fanout = 1; COMB Node = 'core_dual:inst4|core:inst|pri[2]~683'
            Info: 11: + IC(0.250 ns) + CELL(0.245 ns) = 12.382 ns; Loc. = LCCOMB_X45_Y23_N16; Fanout = 1; COMB Node = 'core_dual:inst4|core:inst|pri[2]~684'
            Info: 12: + IC(2.042 ns) + CELL(0.000 ns) = 14.424 ns; Loc. = CLKCTRL_G9; Fanout = 3; COMB Node = 'core_dual:inst4|core:inst|pri[2]~684clkctrl'
            Info: 13: + IC(1.347 ns) + CELL(0.420 ns) = 16.191 ns; Loc. = LCCOMB_X46_Y25_N4; Fanout = 43; REG Node = 'core_dual:inst4|core:inst|pri[1]'
            Info: Total cell delay = 4.803 ns ( 29.66 % )
            Info: Total interconnect delay = 11.388 ns ( 70.34 % )
        Info: - Shortest clock path from clock "RESET" to source register is 3.936 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 38; CLK Node = 'RESET'
            Info: 2: + IC(1.881 ns) + CELL(0.420 ns) = 3.300 ns; Loc. = LCCOMB_X46_Y24_N0; Fanout = 8; COMB Node = 'pr:inst|position.00000111~423'
            Info: 3: + IC(0.486 ns) + CELL(0.150 ns) = 3.936 ns; Loc. = LCCOMB_X46_Y25_N22; Fanout = 2; REG Node = 'pr:inst|position.00000100_3795'
            Info: Total cell delay = 1.569 ns ( 39.86 % )
            Info: Total interconnect delay = 2.367 ns ( 60.14 % )
    Info: - Micro clock to output delay of source is 0.000 ns
    Info: - Shortest register to register delay is 3.937 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X46_Y25_N22; Fanout = 2; REG Node = 'pr:inst|position.00000100_3795'
        Info: 2: + IC(0.451 ns) + CELL(0.149 ns) = 0.600 ns; Loc. = LCCOMB_X47_Y25_N12; Fanout = 5; COMB Node = 'pr:inst|WideOr1~12'
        Info: 3: + IC(0.741 ns) + CELL(0.150 ns) = 1.491 ns; Loc. = LCCOMB_X47_Y23_N16; Fanout = 2; COMB Node = 'core_dual:inst4|core:inst|eoi[4]~694'
        Info: 4: + IC(0.286 ns) + CELL(0.437 ns) = 2.214 ns; Loc. = LCCOMB_X47_Y23_N28; Fanout = 6; COMB Node = 'core_dual:inst4|core:inst|eoi[4]~697'
        Info: 5: + IC(0.284 ns) + CELL(0.150 ns) = 2.648 ns; Loc. = LCCOMB_X47_Y23_N30; Fanout = 1; COMB Node = 'core_dual:inst4|core:inst|WideOr4~542'
        Info: 6: + IC(0.268 ns) + CELL(0.150 ns) = 3.066 ns; Loc. = LCCOMB_X47_Y23_N10; Fanout = 1; COMB Node = 'core_dual:inst4|core:inst|pri[1]~681'
        Info: 7: + IC(0.721 ns) + CELL(0.150 ns) = 3.937 ns; Loc. = LCCOMB_X46_Y25_N4; Fanout = 43; REG Node = 'core_dual:inst4|core:inst|pri[1]'
        Info: Total cell delay = 1.186 ns ( 30.12 % )
        Info: Total interconnect delay = 2.751 ns ( 69.88 % )
    Info: + Micro hold delay of destination is 0.000 ns
Info: tsu for register "core_dual:inst4|core:inst|ocw2[5]" (data pin = "en", clock pin = "in[4]") is 6.475 ns
    Info: + Longest pin to register delay is 9.737 ns
        Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P3; Fanout = 29; CLK Node = 'en'
        Info: 2: + IC(6.564 ns) + CELL(0.398 ns) = 7.804 ns; Loc. = LCCOMB_X43_Y23_N14; Fanout = 4; COMB Node = 'select2:inst15|out1[5]~97'
        Info: 3: + IC(1.495 ns) + CELL(0.438 ns) = 9.737 ns; Loc. = LCCOMB_X46_Y23_N14; Fanout = 2; REG Node = 'core_dual:inst4|core:inst|ocw2[5]'
        Info: Total cell delay = 1.678 ns ( 17.23 % )
        Info: Total interconnect delay = 8.059 ns ( 82.77 % )
    Info: + Micro setup delay of destination is 0.701 ns
    Info: - Shortest clock path from clock "in[4]" to destination register is 3.963 ns
        Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_R2; Fanout = 9; CLK Node = 'in[4]'
        Info: 2: + IC(2.240 ns) + CELL(0.275 ns) = 3.357 ns; Loc. = LCCOMB_X45_Y23_N18; Fanout = 8; COMB Node = 'core_dual:inst4|core:inst|o2~34'
        Info: 3: + IC(0.456 ns) + CELL(0.150 ns) = 3.963 ns; Loc. = LCCOMB_X46_Y23_N14; Fanout = 2; REG Node = 'core_dual:inst4|core:inst|ocw2[5]'
        Info: Total cell delay = 1.267 ns ( 31.97 % )
        Info: Total interconnect delay = 2.696 ns ( 68.03 % )
Info: tco from clock "A0" to destination pin "Hex4[4]" through register "core_dual:inst4|core:inst|pri[1]" is 38.263 ns
    Info: + Longest clock path from clock "A0" to source register is 23.517 ns
        Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_D14; Fanout = 6; CLK Node = 'A0'
        Info: 2: + IC(1.857 ns) + CELL(0.398 ns) = 3.085 ns; Loc. = LCCOMB_X41_Y24_N12; Fanout = 1; COMB Node = 'core_dual:inst4|core:inst|always0~50'
        Info: 3: + IC(0.734 ns) + CELL(0.150 ns) = 3.969 ns; Loc. = LCCOMB_X42_Y22_N0; Fanout = 7; REG Node = 'core_dual:inst4|core:inst|write2'
        Info: 4: + IC(0.485 ns) + CELL(0.242 ns) = 4.696 ns; Loc. = LCCOMB_X41_Y22_N4; Fanout = 5; COMB Node = 'core_dual:inst4|core:inst|clk'
        Info: 5: + IC(0.418 ns) + CELL(0.787 ns) = 5.901 ns; Loc. = LCFF_X42_Y22_N27; Fanout = 4; REG Node = 'core_dual:inst4|core:inst|state.101'
        Info: 6: + IC(0.323 ns) + CELL(0.150 ns) = 6.374 ns; Loc. = LCCOMB_X42_Y22_N18; Fanout = 9; COMB Node = 'core_dual:inst4|core:inst|o1'
        Info: 7: + IC(1.475 ns) + CELL(0.150 ns) = 7.999 ns; Loc. = LCCOMB_X45_Y24_N0; Fanout = 9; REG Node = 'imr_a:inst9|imr:inst|imrreg[3]'
        Info: 8: + IC(0.721 ns) + CELL(0.275 ns) = 8.995 ns; Loc. = LCCOMB_X44_Y25_N16; Fanout = 17; COMB Node = 'pr:inst|nmr[3]'
        Info: 9: + IC(0.719 ns) + CELL(0.371 ns) = 10.085 ns; Loc. = LCCOMB_X46_Y24_N8; Fanout = 21; COMB Node = 'pr:inst|Equal0~95'
        Info: 10: + IC(0.266 ns) + CELL(0.275 ns) = 10.626 ns; Loc. = LCCOMB_X46_Y24_N0; Fanout = 8; COMB Node = 'pr:inst|position.00000111~423'
        Info: 11: + IC(0.490 ns) + CELL(0.393 ns) = 11.509 ns; Loc. = LCCOMB_X46_Y25_N24; Fanout = 3; REG Node = 'pr:inst|position.00000011_3934'
        Info: 12: + IC(0.758 ns) + CELL(0.438 ns) = 12.705 ns; Loc. = LCCOMB_X47_Y24_N16; Fanout = 5; COMB Node = 'pr:inst|WideOr2~19'
        Info: 13: + IC(0.752 ns) + CELL(0.150 ns) = 13.607 ns; Loc. = LCCOMB_X47_Y21_N12; Fanout = 2; COMB Node = 'core_dual:inst4|core:inst|eoi[2]~706'
        Info: 14: + IC(0.760 ns) + CELL(0.438 ns) = 14.805 ns; Loc. = LCCOMB_X46_Y23_N0; Fanout = 5; COMB Node = 'core_dual:inst4|core:inst|eoi[2]~709'
        Info: 15: + IC(1.515 ns) + CELL(0.438 ns) = 16.758 ns; Loc. = LCCOMB_X46_Y23_N12; Fanout = 2; COMB Node = 'core_dual:inst4|core:inst|WideOr2~544'
        Info: 16: + IC(0.681 ns) + CELL(0.275 ns) = 17.714 ns; Loc. = LCCOMB_X47_Y23_N12; Fanout = 1; COMB Node = 'core_dual:inst4|core:inst|WideOr0~745'
        Info: 17: + IC(0.240 ns) + CELL(0.150 ns) = 18.104 ns; Loc. = LCCOMB_X47_Y23_N2; Fanout = 1; COMB Node = 'core_dual:inst4|core:inst|WideOr0~746'
        Info: 18: + IC(0.672 ns) + CELL(0.437 ns) = 19.213 ns; Loc. = LCCOMB_X45_Y23_N20; Fanout = 1; COMB Node = 'core_dual:inst4|core:inst|pri[2]~683'
        Info: 19: + IC(0.250 ns) + CELL(0.245 ns) = 19.708 ns; Loc. = LCCOMB_X45_Y23_N16; Fanout = 1; COMB Node = 'core_dual:inst4|core:inst|pri[2]~684'
        Info: 20: + IC(2.042 ns) + CELL(0.000 ns) = 21.750 ns; Loc. = CLKCTRL_G9; Fanout = 3; COMB Node = 'core_dual:inst4|core:inst|pri[2]~684clkctrl'
        Info: 21: + IC(1.347 ns) + CELL(0.420 ns) = 23.517 ns; Loc. = LCCOMB_X46_Y25_N4; Fanout = 43; REG Node = 'core_dual:inst4|core:inst|pri[1]'
        Info: Total cell delay = 7.012 ns ( 29.82 % )
        Info: Total interconnect delay = 16.505 ns ( 70.18 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 14.746 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X46_Y25_N4; Fanout = 43; REG Node = 'core_dual:inst4|core:inst|pri[1]'
        Info: 2: + IC(1.565 ns) + CELL(0.419 ns) = 1.984 ns; Loc. = LCCOMB_X43_Y24_N24; Fanout = 2; COMB Node = 'pr:inst|Mux0~217'
        Info: 3: + IC(0.290 ns) + CELL(0.437 ns) = 2.711 ns; Loc. = LCCOMB_X43_Y24_N6; Fanout = 1; COMB Node = 'pr:inst|Mux0~213'
        Info: 4: + IC(1.705 ns) + CELL(0.275 ns) = 4.691 ns; Loc. = LCCOMB_X44_Y24_N2; Fanout = 1; COMB Node = 'pr:inst|Mux0~214'
        Info: 5: + IC(1.244 ns) + CELL(0.438 ns) = 6.373 ns; Loc. = LCCOMB_X46_Y21_N22; Fanout = 1; COMB Node = 'pr:inst|hp_nmr[0]'
        Info: 6: + IC(0.938 ns) + CELL(0.275 ns) = 7.586 ns; Loc. = LCCOMB_X45_Y22_N8; Fanout = 1; COMB Node = 'pr:inst|LessThan0~656'
        Info: 7: + IC(0.442 ns) + CELL(0.438 ns) = 8.466 ns; Loc. = LCCOMB_X46_Y22_N10; Fanout = 1; COMB Node = 'pr:inst|LessThan0~657'
        Info: 8: + IC(0.291 ns) + CELL(0.438 ns) = 9.195 ns; Loc. = LCCOMB_X46_Y22_N20; Fanout = 1; COMB Node = 'pr:inst|LessThan0~659'
        Info: 9: + IC(0.258 ns) + CELL(0.275 ns) = 9.728 ns; Loc. = LCCOMB_X46_Y22_N18; Fanout = 9; COMB Node = 'pr:inst|LessThan0~660'
        Info: 10: + IC(0.310 ns) + CELL(0.150 ns) = 10.188 ns; Loc. = LCCOMB_X46_Y22_N4; Fanout = 4; COMB Node = 'pr:inst|intr~37'
        Info: 11: + IC(1.760 ns) + CELL(2.798 ns) = 14.746 ns; Loc. = PIN_B17; Fanout = 0; PIN Node = 'Hex4[4]'
        Info: Total cell delay = 5.943 ns ( 40.30 % )
        Info: Total interconnect delay = 8.803 ns ( 59.70 % )
Info: Longest tpd from source pin "A0" to destination pin "Hex0[0]" is 17.161 ns
    Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_D14; Fanout = 6; CLK Node = 'A0'
    Info: 2: + IC(5.882 ns) + CELL(0.438 ns) = 7.150 ns; Loc. = LCCOMB_X41_Y24_N6; Fanout = 12; COMB Node = 'gdfx_temp0[3]~175'
    Info: 3: + IC(0.730 ns) + CELL(0.419 ns) = 8.299 ns; Loc. = LCCOMB_X44_Y24_N4; Fanout = 1; COMB Node = 'gdfx_temp0[1]~179'
    Info: 4: + IC(0.265 ns) + CELL(0.420 ns) = 8.984 ns; Loc. = LCCOMB_X44_Y24_N12; Fanout = 2; COMB Node = 'gdfx_temp0[1]~180'
    Info: 5: + IC(0.740 ns) + CELL(0.438 ns) = 10.162 ns; Loc. = LCCOMB_X44_Y23_N24; Fanout = 7; COMB Node = 'core_dual:inst4|core:inst|dataout[1]~535'
    Info: 6: + IC(1.288 ns) + CELL(0.419 ns) = 11.869 ns; Loc. = LCCOMB_X49_Y25_N22; Fanout = 1; COMB Node = 'segout:inst22|WideOr6~23'
    Info: 7: + IC(2.494 ns) + CELL(2.798 ns) = 17.161 ns; Loc. = PIN_AE19; Fanout = 0; PIN Node = 'Hex0[0]'
    Info: Total cell delay = 5.762 ns ( 33.58 % )
    Info: Total interconnect delay = 11.399 ns ( 66.42 % )
Info: th for register "core_dual:inst4|core:inst|pri[0]" (data pin = "in[4]", clock pin = "A0") is 16.316 ns
    Info: + Longest clock path from clock "A0" to destination register is 23.516 ns
        Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_D14; Fanout = 6; CLK Node = 'A0'
        Info: 2: + IC(1.857 ns) + CELL(0.398 ns) = 3.085 ns; Loc. = LCCOMB_X41_Y24_N12; Fanout = 1; COMB Node = 'core_dual:inst4|core:inst|always0~50'
        Info: 3: + IC(0.734 ns) + CELL(0.150 ns) = 3.969 ns; Loc. = LCCOMB_X42_Y22_N0; Fanout = 7; REG Node = 'core_dual:inst4|core:inst|write2'
        Info: 4: + IC(0.485 ns) + CELL(0.242 ns) = 4.696 ns; Loc. = LCCOMB_X41_Y22_N4; Fanout = 5; COMB Node = 'core_dual:inst4|core:inst|clk'
        Info: 5: + IC(0.418 ns) + CELL(0.787 ns) = 5.901 ns; Loc. = LCFF_X42_Y22_N27; Fanout = 4; REG Node = 'core_dual:inst4|core:inst|state.101'
        Info: 6: + IC(0.323 ns) + CELL(0.150 ns) = 6.374 ns; Loc. = LCCOMB_X42_Y22_N18; Fanout = 9; COMB Node = 'core_dual:inst4|core:inst|o1'
        Info: 7: + IC(1.475 ns) + CELL(0.150 ns) = 7.999 ns; Loc. = LCCOMB_X45_Y24_N0; Fanout = 9; REG Node = 'imr_a:inst9|imr:inst|imrreg[3]'
        Info: 8: + IC(0.721 ns) + CELL(0.275 ns) = 8.995 ns; Loc. = LCCOMB_X44_Y25_N16; Fanout = 17; COMB Node = 'pr:inst|nmr[3]'
        Info: 9: + IC(0.719 ns) + CELL(0.371 ns) = 10.085 ns; Loc. = LCCOMB_X46_Y24_N8; Fanout = 21; COMB Node = 'pr:inst|Equal0~95'
        Info: 10: + IC(0.266 ns) + CELL(0.275 ns) = 10.626 ns; Loc. = LCCOMB_X46_Y24_N0; Fanout = 8; COMB Node = 'pr:inst|position.00000111~423'
        Info: 11: + IC(0.490 ns) + CELL(0.393 ns) = 11.509 ns; Loc. = LCCOMB_X46_Y25_N24; Fanout = 3; REG Node = 'pr:inst|position.00000011_3934'
        Info: 12: + IC(0.758 ns) + CELL(0.438 ns) = 12.705 ns; Loc. = LCCOMB_X47_Y24_N16; Fanout = 5; COMB Node = 'pr:inst|WideOr2~19'
        Info: 13: + IC(0.752 ns) + CELL(0.150 ns) = 13.607 ns; Loc. = LCCOMB_X47_Y21_N12; Fanout = 2; COMB Node = 'core_dual:inst4|core:inst|eoi[2]~706'
        Info: 14: + IC(0.760 ns) + CELL(0.438 ns) = 14.805 ns; Loc. = LCCOMB_X46_Y23_N0; Fanout = 5; COMB Node = 'core_dual:inst4|core:inst|eoi[2]~709'
        Info: 15: + IC(1.515 ns) + CELL(0.438 ns) = 16.758 ns; Loc. = LCCOMB_X46_Y23_N12; Fanout = 2; COMB Node = 'core_dual:inst4|core:inst|WideOr2~544'
        Info: 16: + IC(0.681 ns) + CELL(0.275 ns) = 17.714 ns; Loc. = LCCOMB_X47_Y23_N12; Fanout = 1; COMB Node = 'core_dual:inst4|core:inst|WideOr0~745'
        Info: 17: + IC(0.240 ns) + CELL(0.150 ns) = 18.104 ns; Loc. = LCCOMB_X47_Y23_N2; Fanout = 1; COMB Node = 'core_dual:inst4|core:inst|WideOr0~746'
        Info: 18: + IC(0.672 ns) + CELL(0.437 ns) = 19.213 ns; Loc. = LCCOMB_X45_Y23_N20; Fanout = 1; COMB Node = 'core_dual:inst4|core:inst|pri[2]~683'
        Info: 19: + IC(0.250 ns) + CELL(0.245 ns) = 19.708 ns; Loc. = LCCOMB_X45_Y23_N16; Fanout = 1; COMB Node = 'core_dual:inst4|core:inst|pri[2]~684'
        Info: 20: + IC(2.042 ns) + CELL(0.000 ns) = 21.750 ns; Loc. = CLKCTRL_G9; Fanout = 3; COMB Node = 'core_dual:inst4|core:inst|pri[2]~684clkctrl'
        Info: 21: + IC(1.346 ns) + CELL(0.420 ns) = 23.516 ns; Loc. = LCCOMB_X46_Y25_N26; Fanout = 47; REG Node = 'core_dual:inst4|core:inst|pri[0]'
        Info: Total cell delay = 7.012 ns ( 29.82 % )
        Info: Total interconnect delay = 16.504 ns ( 70.18 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: - Shortest pin to register delay is 7.200 ns
        Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_R2; Fanout = 9; CLK Node = 'in[4]'
        Info: 2: + IC(2.245 ns) + CELL(0.275 ns) = 3.362 ns; Loc. = LCCOMB_X45_Y23_N6; Fanout = 1; COMB Node = 'core_dual:inst4|core:inst|eoi[2]~687'
        Info: 3: + IC(0.451 ns) + CELL(0.275 ns) = 4.088 ns; Loc. = LCCOMB_X46_Y23_N26; Fanout = 4; COMB Node = 'core_dual:inst4|core:inst|eoi[2]~689'
        Info: 4: + IC(0.275 ns) + CELL(0.419 ns) = 4.782 ns; Loc. = LCCOMB_X46_Y23_N22; Fanout = 4; COMB Node = 'core_dual:inst4|core:inst|eoi[1]~710'
        Info: 5: + IC(0.260 ns) + CELL(0.150 ns) = 5.192 ns; Loc. = LCCOMB_X46_Y23_N20; Fanout = 5; COMB Node = 'core_dual:inst4|core:inst|eoi[3]~708'
        Info: 6: + IC(0.476 ns) + CELL(0.242 ns) = 5.910 ns; Loc. = LCCOMB_X47_Y23_N22; Fanout = 1; COMB Node = 'core_dual:inst4|core:inst|pri[0]~685'
        Info: 7: + IC(0.241 ns) + CELL(0.150 ns) = 6.301 ns; Loc. = LCCOMB_X47_Y23_N0; Fanout = 1; COMB Node = 'core_dual:inst4|core:inst|pri[0]~686'
        Info: 8: + IC(0.749 ns) + CELL(0.150 ns) = 7.200 ns; Loc. = LCCOMB_X46_Y25_N26; Fanout = 47; REG Node = 'core_dual:inst4|core:inst|pri[0]'
        Info: Total cell delay = 2.503 ns ( 34.76 % )
        Info: Total interconnect delay = 4.697 ns ( 65.24 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 84 warnings
    Info: Allocated 148 megabytes of memory during processing
    Info: Processing ended: Tue May 10 01:41:59 2011
    Info: Elapsed time: 00:00:02


