# ğŸš¦ Smart Traffic Light Controller (FPGA â€“ Verilog)

![FPGA](https://img.shields.io/badge/Platform-DE10--Lite-blue)
![Verilog](https://img.shields.io/badge/Language-Verilog-orange)
![FSM](https://img.shields.io/badge/Design-Moore%20FSM-purple)

A **Smart Traffic Light Controller** implemented on the **Intel DE10-Lite FPGA** using **Verilog HDL** and **Intel Quartus Prime Lite**.  
The system manages vehicular and pedestrian traffic using a **Moore Finite State Machine (FSM)**, hardware timers, and mode-based control logic.

âœ” Fully demonstrated on hardware  

---

## ğŸ¯ Objective
To design and implement a **real-time FPGA-based traffic control system** that integrates **combinational and sequential logic**, safely handles pedestrian requests, and adapts traffic timing based on operational modes â€” demonstrating industry-relevant digital system design.

---

## ğŸ§© Features
- ğŸš¥ Automatic **Green â†’ Yellow â†’ Red** traffic sequencing  
- ğŸš¶ Pedestrian request button with **debounce + request latching**  
- â±ï¸ Accurate phase timing using synchronous hardware counters  
- ğŸ”¢ Pedestrian walk countdown on **HEX display**  
- ğŸŒ™ **Night Mode** with continuous blinking yellow light  
- ğŸ”€ **Low / High traffic modes** using board switches  
- ğŸ§± Fully modular Verilog design (FSM, timers, debouncer, blink logic)

---

## âš™ï¸ Hardware Components
| Component | Description |
|----------|-------------|
| **Intel DE10-Lite FPGA** | Main hardware platform |
| **On-board LEDs (LEDR)** | Traffic & pedestrian indicators |
| **Push Buttons (KEY)** | Reset and pedestrian request |
| **Slide Switches (SW)** | Mode selection |
| **HEX Display** | Walk countdown timer |
| **50 MHz Clock** | System clock source |

---

## ğŸ”Œ DE10-Lite Hardware Mapping

<p align="center">
  <img src="images/de10_hardware_mapping.png" width="900">
  <br>
  <em>Figure: Mapping of DE10-Lite inputs/outputs to traffic controller functionality.</em>
</p>

---

## ğŸ’» Design & Software Overview
**Languages & Tools**
- **Verilog HDL** â€“ Digital logic design  
- **Intel Quartus Prime Lite** â€“ Synthesis, compilation, FPGA programming  

**Key Modules**
| Module | Description |
|------|-------------|
| `traffic_fsm.v` | Moore FSM controlling system behavior |
| `phase_timer.v` | Parameterized traffic phase timers |
| `walk_countdown_timer.v` | Pedestrian countdown logic |
| `debounce_button.v` | Push-button debouncing |
| `blink_generator.v` | Night-mode blinking logic |
| `sevenseg_decoder.v` | HEX display driver |
| `traffic_top.v` | Top-level system integration |

---

## ğŸ§  System Logic (FSM Overview)

<p align="center">
  <img src="images/fsm_diagram.png" width="700">
  <br>
  <em>Figure: Moore FSM controlling traffic flow and pedestrian interaction.</em>
</p>

1. System starts in **Green** after reset  
2. Cycles through **Green â†’ Yellow â†’ Red** using hardware timers  
3. Pedestrian request is **latched** and serviced safely during Red  
4. **Walk state** enables countdown display and pedestrian signal  
5. After countdown completes, system returns to Green  
6. **Night Mode** overrides all states with blinking yellow  

---

## â±ï¸ Timing Configuration

| Mode | Green | Yellow | Red |
|-----|-------|--------|-----|
| Normal | 7 s | 3 s | 5 s |
| Low Traffic | 5 s | 2 s | 4 s |
| High Traffic | 10 s | 3 s | 7 s |

(All timings are parameterized and adjustable in `traffic_top.v`)

---

## â–¶ï¸ How to Run (Quartus + DE10-Lite)
1. Install **Intel Quartus Prime Lite**
2. Open `project.qpf`
3. Compile the design
4. Program the DE10-Lite FPGA
5. Interact using:
   - **KEY0** â†’ Reset  
   - **KEY1** â†’ Pedestrian request  
   - **SW0** â†’ Night Mode  
   - **SW1 / SW2** â†’ Traffic modes  

---

## ğŸ¥ Live Hardware Demo
â–¶ï¸ **YouTube:**  
https://www.youtube.com/watch?v=zH9PwKlnD2A

> Recorded during final evaluation on DE10-Lite FPGA.

---

## ğŸ§ª Testing & Validation
- Verified entirely on **hardware** (no simulation-only testing)
- All features demonstrated live to TA
- Edge cases tested:
  - Pedestrian request during active cycle  
  - Mode switching  
  - Reset during operation  


---

## ğŸ§‘â€ğŸ’» Author
**Shivam Gupta**  
ğŸ“ B.Eng. Software Engineering @ York University  
ğŸ”— [LinkedIn](https://linkedin.com/in/shivammmmg) â€¢ [Portfolio](https://shivammmmg.com)

---

## ğŸ“š References
- EECS 3201 â€“ Digital Logic Design (York University)
- Intel DE10-Lite User Manual
- Intel Quartus Prime Lite Documentation
