import{_ as e,c as t,o,a4 as r}from"./chunks/framework.CgMb17D3.js";const g=JSON.parse('{"title":"Welcome to the Verilog Guide","description":"","frontmatter":{"layout":null,"hero":{"name":"Hardware Lab NITC","text":"","tagline":"The official Hardware Lab Guide","actions":[{"theme":"brand","text":"Verilog Docs","link":"/markdown-examples"},{"theme":"alt","text":"MIPS Docs","link":"/api-examples"},{"theme":"alt","text":"Single Cycle Docs","link":"/guide-examples"}]},"features":[{"title":"Extensive documentation","details":"Study the documentation to understand the working of the topics hardware lab","link":"/markdown-examples"},{"title":"Video tutorials","details":"Watch the video tutorials to understand sample codes and key concepts"},{"title":"Sample Codes","details":"Practice the sample codes to understand the working of the topics"}]},"headers":[],"relativePath":"verilog_main.md","filePath":"verilog_main.md"}'),a={name:"verilog_main.md"},i=r(`<h1 id="welcome-to-the-verilog-guide" tabindex="-1">Welcome to the Verilog Guide <a class="header-anchor" href="#welcome-to-the-verilog-guide" aria-label="Permalink to &quot;Welcome to the Verilog Guide&quot;">​</a></h1><p>This course covers the following topics-</p><ul><li><code>Introduction To Verilog</code> - Learn the Basics of Verilog HDL.</li><li><code>Finite State Machines</code> - Design a Verilog-based Finite State Machine (FSM) that enhances your circuits with efficient sequential control and decision-making capabilities.</li><li><code>MIPS Single Cycle Processor</code> - Build an exciting MIPS single cycle processor which will allow you to run MIPS hardware commands.</li></ul><h3 id="introduction-to-verilog" tabindex="-1"><strong>Introduction to Verilog</strong> <a class="header-anchor" href="#introduction-to-verilog" aria-label="Permalink to &quot;**Introduction to Verilog**&quot;">​</a></h3><p><strong>Theory</strong> :</p><p>Documentation: <a href="https://drive.google.com/file/d/176IFtCRplRBoryUfc8QjZd5QmLyPIgIB/view?usp=sharing" target="_blank" rel="noreferrer">Link to Main Documentation</a><br> Video Explanation of Theory:</p><ol><li><a href="https://youtu.be/SnNwp8LP_2k" target="_blank" rel="noreferrer">Theory Vid Part 1 (INTRO TO VERILOG-LOGIC GATES-ADDERS-SUBTRACTORS) </a></li><li><a href="https://youtu.be/VU-qFRw2F_s" target="_blank" rel="noreferrer">Theory Vid Part 2 (PARITY-TILL END) </a></li></ol><p><strong>Implementation</strong> :<br> How to Run Verilog Files in Quartus: <a href="https://youtu.be/cICPPWahs0k" target="_blank" rel="noreferrer">How to Run ? :simple-youtube:</a><br> Sample Codes: <a href="https://github.com/hwlabnitc/Intro-to-Verilog" target="_blank" rel="noreferrer">Link to Sample Codes :simple-github:</a><br> Video Explanation of Select Codes:</p><ol><li><a href="https://youtu.be/xPxiqmg8utg" target="_blank" rel="noreferrer">Verilog Syntax :simple-youtube: </a></li><li><a href="https://youtu.be/QKHHTn3Egt8" target="_blank" rel="noreferrer">Adder Subtractor :simple-youtube:</a></li><li><a href="https://youtu.be/cZN4N8gheUE" target="_blank" rel="noreferrer">DEMUX :simple-youtube:</a></li><li><a href="https://youtu.be/lO8pcw8oQx8" target="_blank" rel="noreferrer">Counter :simple-youtube:</a></li><li><a href="https://youtu.be/w--_pwD1ugM" target="_blank" rel="noreferrer">Decoder :simple-youtube:</a><br> Assignment 1: <a href="https://docs.google.com/document/d/1Za0d04-Jw7r5GCAWyEl_munDtFIyCaKS/edit?usp=sharing&amp;ouid=113214929865087000394&amp;rtpof=true&amp;sd=true" target="_blank" rel="noreferrer">Download Here</a></li></ol><hr><h3 id="finite-state-machines" tabindex="-1"><strong>Finite State Machines</strong> <a class="header-anchor" href="#finite-state-machines" aria-label="Permalink to &quot;**Finite State Machines**&quot;">​</a></h3><p><strong>Theory</strong> :<br> Documentation: <a href="https://drive.google.com/file/d/1C0rFu_g57PtyKbphHQgt7KHRsMYSbzzG/view?usp=sharing" target="_blank" rel="noreferrer">Link to Main Documentation :simple-googledrive:</a><br> Video Explanation of Concept:</p><ol><li><a href="https://youtu.be/9nHTW8BrM_w" target="_blank" rel="noreferrer"> Main Concept :simple-youtube:</a></li><li><a href="https://youtu.be/EqF6Gd7BQzk" target="_blank" rel="noreferrer"> Syntax (Optional) :simple-youtube:</a></li></ol><h2 id="implementation-video-explanation-of-code-from-documentation-examples-of-fsm-along-with-code-explanation-simple-youtube-code-bank-link-to-sample-codes-simple-github-assignment-2-download-here" tabindex="-1"><strong>Implementation</strong> :<br> Video Explanation of Code (From Documentation):<br><a href="https://youtu.be/zHOonX-TYoI" target="_blank" rel="noreferrer"> Examples of FSM along with Code explanation :simple-youtube:</a><br> Code Bank:<br><a href="https://github.com/hwlab-csed/Finite-State-Machines" target="_blank" rel="noreferrer"> Link to Sample Codes :simple-github:</a><br> Assignment 2: <a href="https://docs.google.com/document/d/1avLaRaK21iEwoFccVg0-Q_Gl7DnGbY5e/edit?usp=sharing&amp;ouid=113214929865087000394&amp;rtpof=true&amp;sd=true" target="_blank" rel="noreferrer"> Download Here </a> <a class="header-anchor" href="#implementation-video-explanation-of-code-from-documentation-examples-of-fsm-along-with-code-explanation-simple-youtube-code-bank-link-to-sample-codes-simple-github-assignment-2-download-here" aria-label="Permalink to &quot;**Implementation** :  
Video Explanation of Code (From Documentation):  
 [ Examples of FSM along with Code explanation :simple-youtube:](https://youtu.be/zHOonX-TYoI)  
Code Bank:  
 [ Link to Sample Codes :simple-github:]( https://github.com/hwlab-csed/Finite-State-Machines)  
Assignment 2: [ Download Here ](https://docs.google.com/document/d/1avLaRaK21iEwoFccVg0-Q_Gl7DnGbY5e/edit?usp=sharing&amp;ouid=113214929865087000394&amp;rtpof=true&amp;sd=true)&quot;">​</a></h2><h3 id="single-cycle-mips-processor" tabindex="-1"><strong>Single Cycle MIPS Processor</strong> <a class="header-anchor" href="#single-cycle-mips-processor" aria-label="Permalink to &quot;**Single Cycle MIPS Processor**&quot;">​</a></h3><p><strong>Theory</strong> :<br> Documentation: <a href="https://drive.google.com/file/d/1x5eOJ65Z1vSEbxFrw4uP8ddLGH6Hp1R2/view?usp=sharing" target="_blank" rel="noreferrer">Link to Main Documentation :simple-googledrive:</a><br> Video Explanation of Concept:</p><ol><li><a href="https://youtu.be/_QdWPSIrtVo" target="_blank" rel="noreferrer"> Control Unit Theory :simple-youtube:</a></li><li><a href="https://youtu.be/n8S_XsjyF9U" target="_blank" rel="noreferrer"> Datapath Theory :simple-youtube:</a></li></ol><p><strong>Implementation</strong> :<br> Video Explanation of Code (From Documentation) :</p><ol><li><a href="https://youtu.be/akrKa3O-7T8" target="_blank" rel="noreferrer"> Code Modules 1 to 5 explained :simple-youtube:</a></li><li><a href="https://youtu.be/Q51G2JWI5t0" target="_blank" rel="noreferrer"> Code Modules 6 to 10 explained :simple-youtube:</a></li><li><a href="https://youtu.be/_pPCv_fkO1w" target="_blank" rel="noreferrer"> All Testbenches explained :simple-youtube:</a><br> Code Bank:<br><a href="https://github.com/hwlab-csed/Single-Cycle-Processor" target="_blank" rel="noreferrer"> Link to Sample Codes :simple-github:</a><br> Assignment 3: <a href="https://drive.google.com/file/d/1SMjzJmn0EjlE59kXobJl59c5MZmNftOH/view?usp=sharing" target="_blank" rel="noreferrer"> Download Here </a></li></ol><hr>`,20),n=[i];function l(s,u,d,h,p,c){return o(),t("div",null,n)}const b=e(a,[["render",l]]);export{g as __pageData,b as default};
