#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Sun Dec  4 21:52:54 2022
# Process ID: 6320
# Current directory: C:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.runs/design_1_Autoencoder_0_1_synth_1
# Command line: vivado.exe -log design_1_Autoencoder_0_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_Autoencoder_0_1.tcl
# Log file: C:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.runs/design_1_Autoencoder_0_1_synth_1/design_1_Autoencoder_0_1.vds
# Journal file: C:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.runs/design_1_Autoencoder_0_1_synth_1\vivado.jou
# Running On: DESKTOP-943LB4O, OS: Windows, CPU Frequency: 3200 MHz, CPU Physical cores: 4, Host memory: 16311 MB
#-----------------------------------------------------------
source design_1_Autoencoder_0_1.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1405.699 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'U:/VivadoSuite-10-19-2022/Vivado/2022.1/data/ip'.
Command: synth_design -top design_1_Autoencoder_0_1 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 12852
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1405.699 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_Autoencoder_0_1' [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ip/design_1_Autoencoder_0_1/synth/design_1_Autoencoder_0_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'Autoencoder' [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/verilog/Autoencoder.v:10]
INFO: [Synth 8-6157] synthesizing module 'Autoencoder_HiddenValues_V_RAM_AUTO_1R1W' [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/verilog/Autoencoder_HiddenValues_V_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'Autoencoder_HiddenValues_V_RAM_AUTO_1R1W' (0#1) [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/verilog/Autoencoder_HiddenValues_V_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'Autoencoder_Autoencoder_Pipeline_1' [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/verilog/Autoencoder_Autoencoder_Pipeline_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'Autoencoder_flow_control_loop_pipe_sequential_init' [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/verilog/Autoencoder_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Autoencoder_flow_control_loop_pipe_sequential_init' (0#1) [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/verilog/Autoencoder_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Autoencoder_Autoencoder_Pipeline_1' (0#1) [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/verilog/Autoencoder_Autoencoder_Pipeline_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'Autoencoder_sigmoid' [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/verilog/Autoencoder_sigmoid.v:10]
INFO: [Synth 8-6157] synthesizing module 'Autoencoder_dadd_64ns_64ns_64_7_full_dsp_1' [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/verilog/Autoencoder_dadd_64ns_64ns_64_7_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'Autoencoder_dadd_64ns_64ns_64_7_full_dsp_1_ip' [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/ip/Autoencoder_dadd_64ns_64ns_64_7_full_dsp_1_ip.v:53]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [U:/VivadoSuite-10-19-2022/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62648]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [U:/VivadoSuite-10-19-2022/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62648]
INFO: [Synth 8-6155] done synthesizing module 'Autoencoder_dadd_64ns_64ns_64_7_full_dsp_1_ip' (0#1) [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/ip/Autoencoder_dadd_64ns_64ns_64_7_full_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'Autoencoder_dadd_64ns_64ns_64_7_full_dsp_1' (0#1) [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/verilog/Autoencoder_dadd_64ns_64ns_64_7_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'Autoencoder_ddiv_64ns_64ns_64_59_no_dsp_1' [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/verilog/Autoencoder_ddiv_64ns_64ns_64_59_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'Autoencoder_ddiv_64ns_64ns_64_59_no_dsp_1_ip' [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/ip/Autoencoder_ddiv_64ns_64ns_64_59_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'Autoencoder_ddiv_64ns_64ns_64_59_no_dsp_1_ip' (0#1) [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/ip/Autoencoder_ddiv_64ns_64ns_64_59_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'Autoencoder_ddiv_64ns_64ns_64_59_no_dsp_1' (0#1) [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/verilog/Autoencoder_ddiv_64ns_64ns_64_59_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'Autoencoder_dexp_64ns_64ns_64_21_full_dsp_1' [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/verilog/Autoencoder_dexp_64ns_64ns_64_21_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'Autoencoder_dexp_64ns_64ns_64_21_full_dsp_1_ip' [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/ip/Autoencoder_dexp_64ns_64ns_64_21_full_dsp_1_ip.v:53]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'Autoencoder_dexp_64ns_64ns_64_21_full_dsp_1_ip' (0#1) [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/ip/Autoencoder_dexp_64ns_64ns_64_21_full_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'Autoencoder_dexp_64ns_64ns_64_21_full_dsp_1' (0#1) [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/verilog/Autoencoder_dexp_64ns_64ns_64_21_full_dsp_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Autoencoder_sigmoid' (0#1) [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/verilog/Autoencoder_sigmoid.v:10]
INFO: [Synth 8-6157] synthesizing module 'Autoencoder_Autoencoder_Pipeline_2' [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/verilog/Autoencoder_Autoencoder_Pipeline_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'Autoencoder_mux_648_32_1_1' [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/verilog/Autoencoder_mux_648_32_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Autoencoder_mux_648_32_1_1' (0#1) [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/verilog/Autoencoder_mux_648_32_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Autoencoder_Autoencoder_Pipeline_2' (0#1) [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/verilog/Autoencoder_Autoencoder_Pipeline_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'Autoencoder_CONTROL_BUS_s_axi' [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/verilog/Autoencoder_CONTROL_BUS_s_axi.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/verilog/Autoencoder_CONTROL_BUS_s_axi.v:213]
INFO: [Synth 8-6155] done synthesizing module 'Autoencoder_CONTROL_BUS_s_axi' (0#1) [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/verilog/Autoencoder_CONTROL_BUS_s_axi.v:7]
INFO: [Synth 8-6157] synthesizing module 'Autoencoder_control_s_axi' [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/verilog/Autoencoder_control_s_axi.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/verilog/Autoencoder_control_s_axi.v:191]
INFO: [Synth 8-6155] done synthesizing module 'Autoencoder_control_s_axi' (0#1) [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/verilog/Autoencoder_control_s_axi.v:7]
INFO: [Synth 8-6157] synthesizing module 'Autoencoder_gmem_m_axi' [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/verilog/Autoencoder_gmem_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'Autoencoder_gmem_m_axi_store' [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/verilog/Autoencoder_gmem_m_axi.v:780]
INFO: [Synth 8-6157] synthesizing module 'Autoencoder_gmem_m_axi_fifo' [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/verilog/Autoencoder_gmem_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'Autoencoder_gmem_m_axi_srl' [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/verilog/Autoencoder_gmem_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'Autoencoder_gmem_m_axi_srl' (0#1) [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/verilog/Autoencoder_gmem_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'Autoencoder_gmem_m_axi_fifo' (0#1) [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/verilog/Autoencoder_gmem_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'Autoencoder_gmem_m_axi_fifo__parameterized0' [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/verilog/Autoencoder_gmem_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'Autoencoder_gmem_m_axi_mem' [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/verilog/Autoencoder_gmem_m_axi.v:2918]
INFO: [Synth 8-6155] done synthesizing module 'Autoencoder_gmem_m_axi_mem' (0#1) [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/verilog/Autoencoder_gmem_m_axi.v:2918]
INFO: [Synth 8-6155] done synthesizing module 'Autoencoder_gmem_m_axi_fifo__parameterized0' (0#1) [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/verilog/Autoencoder_gmem_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'Autoencoder_gmem_m_axi_fifo__parameterized1' [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/verilog/Autoencoder_gmem_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'Autoencoder_gmem_m_axi_srl__parameterized0' [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/verilog/Autoencoder_gmem_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'Autoencoder_gmem_m_axi_srl__parameterized0' (0#1) [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/verilog/Autoencoder_gmem_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'Autoencoder_gmem_m_axi_fifo__parameterized1' (0#1) [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/verilog/Autoencoder_gmem_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'Autoencoder_gmem_m_axi_fifo__parameterized2' [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/verilog/Autoencoder_gmem_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'Autoencoder_gmem_m_axi_srl__parameterized1' [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/verilog/Autoencoder_gmem_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'Autoencoder_gmem_m_axi_srl__parameterized1' (0#1) [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/verilog/Autoencoder_gmem_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'Autoencoder_gmem_m_axi_fifo__parameterized2' (0#1) [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/verilog/Autoencoder_gmem_m_axi.v:2686]
INFO: [Synth 8-6155] done synthesizing module 'Autoencoder_gmem_m_axi_store' (0#1) [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/verilog/Autoencoder_gmem_m_axi.v:780]
INFO: [Synth 8-6157] synthesizing module 'Autoencoder_gmem_m_axi_load' [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/verilog/Autoencoder_gmem_m_axi.v:324]
INFO: [Synth 8-6157] synthesizing module 'Autoencoder_gmem_m_axi_fifo__parameterized3' [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/verilog/Autoencoder_gmem_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'Autoencoder_gmem_m_axi_mem__parameterized0' [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/verilog/Autoencoder_gmem_m_axi.v:2918]
INFO: [Synth 8-6155] done synthesizing module 'Autoencoder_gmem_m_axi_mem__parameterized0' (0#1) [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/verilog/Autoencoder_gmem_m_axi.v:2918]
INFO: [Synth 8-6155] done synthesizing module 'Autoencoder_gmem_m_axi_fifo__parameterized3' (0#1) [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/verilog/Autoencoder_gmem_m_axi.v:2686]
INFO: [Synth 8-6155] done synthesizing module 'Autoencoder_gmem_m_axi_load' (0#1) [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/verilog/Autoencoder_gmem_m_axi.v:324]
INFO: [Synth 8-6157] synthesizing module 'Autoencoder_gmem_m_axi_write' [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/verilog/Autoencoder_gmem_m_axi.v:1852]
INFO: [Synth 8-6157] synthesizing module 'Autoencoder_gmem_m_axi_reg_slice' [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/verilog/Autoencoder_gmem_m_axi.v:2584]
INFO: [Synth 8-6155] done synthesizing module 'Autoencoder_gmem_m_axi_reg_slice' (0#1) [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/verilog/Autoencoder_gmem_m_axi.v:2584]
INFO: [Synth 8-6157] synthesizing module 'Autoencoder_gmem_m_axi_fifo__parameterized4' [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/verilog/Autoencoder_gmem_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'Autoencoder_gmem_m_axi_srl__parameterized2' [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/verilog/Autoencoder_gmem_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'Autoencoder_gmem_m_axi_srl__parameterized2' (0#1) [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/verilog/Autoencoder_gmem_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'Autoencoder_gmem_m_axi_fifo__parameterized4' (0#1) [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/verilog/Autoencoder_gmem_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'Autoencoder_gmem_m_axi_throttle' [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/verilog/Autoencoder_gmem_m_axi.v:2360]
INFO: [Synth 8-6157] synthesizing module 'Autoencoder_gmem_m_axi_reg_slice__parameterized0' [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/verilog/Autoencoder_gmem_m_axi.v:2584]
INFO: [Synth 8-6155] done synthesizing module 'Autoencoder_gmem_m_axi_reg_slice__parameterized0' (0#1) [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/verilog/Autoencoder_gmem_m_axi.v:2584]
INFO: [Synth 8-6157] synthesizing module 'Autoencoder_gmem_m_axi_fifo__parameterized5' [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/verilog/Autoencoder_gmem_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'Autoencoder_gmem_m_axi_srl__parameterized3' [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/verilog/Autoencoder_gmem_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'Autoencoder_gmem_m_axi_srl__parameterized3' (0#1) [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/verilog/Autoencoder_gmem_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'Autoencoder_gmem_m_axi_fifo__parameterized5' (0#1) [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/verilog/Autoencoder_gmem_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'Autoencoder_gmem_m_axi_fifo__parameterized6' [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/verilog/Autoencoder_gmem_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'Autoencoder_gmem_m_axi_srl__parameterized4' [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/verilog/Autoencoder_gmem_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'Autoencoder_gmem_m_axi_srl__parameterized4' (0#1) [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/verilog/Autoencoder_gmem_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'Autoencoder_gmem_m_axi_fifo__parameterized6' (0#1) [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/verilog/Autoencoder_gmem_m_axi.v:2686]
INFO: [Synth 8-6155] done synthesizing module 'Autoencoder_gmem_m_axi_throttle' (0#1) [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/verilog/Autoencoder_gmem_m_axi.v:2360]
INFO: [Synth 8-6157] synthesizing module 'Autoencoder_gmem_m_axi_reg_slice__parameterized1' [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/verilog/Autoencoder_gmem_m_axi.v:2584]
INFO: [Synth 8-6155] done synthesizing module 'Autoencoder_gmem_m_axi_reg_slice__parameterized1' (0#1) [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/verilog/Autoencoder_gmem_m_axi.v:2584]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/verilog/Autoencoder_gmem_m_axi.v:2352]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/verilog/Autoencoder_gmem_m_axi.v:2355]
INFO: [Synth 8-6155] done synthesizing module 'Autoencoder_gmem_m_axi_write' (0#1) [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/verilog/Autoencoder_gmem_m_axi.v:1852]
INFO: [Synth 8-6157] synthesizing module 'Autoencoder_gmem_m_axi_read' [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/verilog/Autoencoder_gmem_m_axi.v:1468]
INFO: [Synth 8-6157] synthesizing module 'Autoencoder_gmem_m_axi_reg_slice__parameterized2' [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/verilog/Autoencoder_gmem_m_axi.v:2584]
INFO: [Synth 8-6155] done synthesizing module 'Autoencoder_gmem_m_axi_reg_slice__parameterized2' (0#1) [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/verilog/Autoencoder_gmem_m_axi.v:2584]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/verilog/Autoencoder_gmem_m_axi.v:1844]
INFO: [Synth 8-6155] done synthesizing module 'Autoencoder_gmem_m_axi_read' (0#1) [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/verilog/Autoencoder_gmem_m_axi.v:1468]
INFO: [Synth 8-6155] done synthesizing module 'Autoencoder_gmem_m_axi' (0#1) [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/verilog/Autoencoder_gmem_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'Autoencoder_gmem0_m_axi' [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/verilog/Autoencoder_gmem0_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'Autoencoder_gmem0_m_axi_store' [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/verilog/Autoencoder_gmem0_m_axi.v:780]
INFO: [Synth 8-6157] synthesizing module 'Autoencoder_gmem0_m_axi_fifo' [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/verilog/Autoencoder_gmem0_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'Autoencoder_gmem0_m_axi_srl' [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/verilog/Autoencoder_gmem0_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'Autoencoder_gmem0_m_axi_srl' (0#1) [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/verilog/Autoencoder_gmem0_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'Autoencoder_gmem0_m_axi_fifo' (0#1) [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/verilog/Autoencoder_gmem0_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'Autoencoder_gmem0_m_axi_fifo__parameterized0' [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/verilog/Autoencoder_gmem0_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'Autoencoder_gmem0_m_axi_srl__parameterized0' [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/verilog/Autoencoder_gmem0_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'Autoencoder_gmem0_m_axi_srl__parameterized0' (0#1) [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/verilog/Autoencoder_gmem0_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'Autoencoder_gmem0_m_axi_fifo__parameterized0' (0#1) [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/verilog/Autoencoder_gmem0_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'Autoencoder_gmem0_m_axi_fifo__parameterized1' [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/verilog/Autoencoder_gmem0_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'Autoencoder_gmem0_m_axi_mem' [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/verilog/Autoencoder_gmem0_m_axi.v:2918]
INFO: [Synth 8-6155] done synthesizing module 'Autoencoder_gmem0_m_axi_mem' (0#1) [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/verilog/Autoencoder_gmem0_m_axi.v:2918]
INFO: [Synth 8-6155] done synthesizing module 'Autoencoder_gmem0_m_axi_fifo__parameterized1' (0#1) [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/verilog/Autoencoder_gmem0_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'Autoencoder_gmem0_m_axi_fifo__parameterized2' [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/verilog/Autoencoder_gmem0_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'Autoencoder_gmem0_m_axi_srl__parameterized1' [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/verilog/Autoencoder_gmem0_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'Autoencoder_gmem0_m_axi_srl__parameterized1' (0#1) [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/verilog/Autoencoder_gmem0_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'Autoencoder_gmem0_m_axi_fifo__parameterized2' (0#1) [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/verilog/Autoencoder_gmem0_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'Autoencoder_gmem0_m_axi_fifo__parameterized3' [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/verilog/Autoencoder_gmem0_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'Autoencoder_gmem0_m_axi_srl__parameterized2' [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/verilog/Autoencoder_gmem0_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'Autoencoder_gmem0_m_axi_srl__parameterized2' (0#1) [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/verilog/Autoencoder_gmem0_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'Autoencoder_gmem0_m_axi_fifo__parameterized3' (0#1) [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/verilog/Autoencoder_gmem0_m_axi.v:2686]
INFO: [Synth 8-6155] done synthesizing module 'Autoencoder_gmem0_m_axi_store' (0#1) [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/verilog/Autoencoder_gmem0_m_axi.v:780]
INFO: [Synth 8-6157] synthesizing module 'Autoencoder_gmem0_m_axi_load' [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/verilog/Autoencoder_gmem0_m_axi.v:324]
INFO: [Synth 8-6157] synthesizing module 'Autoencoder_gmem0_m_axi_fifo__parameterized4' [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/verilog/Autoencoder_gmem0_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'Autoencoder_gmem0_m_axi_srl__parameterized3' [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/verilog/Autoencoder_gmem0_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'Autoencoder_gmem0_m_axi_srl__parameterized3' (0#1) [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/verilog/Autoencoder_gmem0_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'Autoencoder_gmem0_m_axi_fifo__parameterized4' (0#1) [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/verilog/Autoencoder_gmem0_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'Autoencoder_gmem0_m_axi_fifo__parameterized5' [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/verilog/Autoencoder_gmem0_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'Autoencoder_gmem0_m_axi_mem__parameterized0' [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/verilog/Autoencoder_gmem0_m_axi.v:2918]
INFO: [Synth 8-6155] done synthesizing module 'Autoencoder_gmem0_m_axi_mem__parameterized0' (0#1) [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/verilog/Autoencoder_gmem0_m_axi.v:2918]
INFO: [Synth 8-6155] done synthesizing module 'Autoencoder_gmem0_m_axi_fifo__parameterized5' (0#1) [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/verilog/Autoencoder_gmem0_m_axi.v:2686]
INFO: [Synth 8-6155] done synthesizing module 'Autoencoder_gmem0_m_axi_load' (0#1) [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/verilog/Autoencoder_gmem0_m_axi.v:324]
INFO: [Synth 8-6157] synthesizing module 'Autoencoder_gmem0_m_axi_write' [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/verilog/Autoencoder_gmem0_m_axi.v:1852]
INFO: [Synth 8-6157] synthesizing module 'Autoencoder_gmem0_m_axi_reg_slice' [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/verilog/Autoencoder_gmem0_m_axi.v:2584]
INFO: [Synth 8-6155] done synthesizing module 'Autoencoder_gmem0_m_axi_reg_slice' (0#1) [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/verilog/Autoencoder_gmem0_m_axi.v:2584]
INFO: [Synth 8-6157] synthesizing module 'Autoencoder_gmem0_m_axi_fifo__parameterized6' [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/verilog/Autoencoder_gmem0_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'Autoencoder_gmem0_m_axi_srl__parameterized4' [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/verilog/Autoencoder_gmem0_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'Autoencoder_gmem0_m_axi_srl__parameterized4' (0#1) [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/verilog/Autoencoder_gmem0_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'Autoencoder_gmem0_m_axi_fifo__parameterized6' (0#1) [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/verilog/Autoencoder_gmem0_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'Autoencoder_gmem0_m_axi_throttle' [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/verilog/Autoencoder_gmem0_m_axi.v:2360]
INFO: [Synth 8-6157] synthesizing module 'Autoencoder_gmem0_m_axi_reg_slice__parameterized0' [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/verilog/Autoencoder_gmem0_m_axi.v:2584]
INFO: [Synth 8-6155] done synthesizing module 'Autoencoder_gmem0_m_axi_reg_slice__parameterized0' (0#1) [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/verilog/Autoencoder_gmem0_m_axi.v:2584]
INFO: [Synth 8-6157] synthesizing module 'Autoencoder_gmem0_m_axi_fifo__parameterized7' [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/verilog/Autoencoder_gmem0_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'Autoencoder_gmem0_m_axi_srl__parameterized5' [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/verilog/Autoencoder_gmem0_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'Autoencoder_gmem0_m_axi_srl__parameterized5' (0#1) [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/verilog/Autoencoder_gmem0_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'Autoencoder_gmem0_m_axi_fifo__parameterized7' (0#1) [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/verilog/Autoencoder_gmem0_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'Autoencoder_gmem0_m_axi_fifo__parameterized8' [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/verilog/Autoencoder_gmem0_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'Autoencoder_gmem0_m_axi_srl__parameterized6' [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/verilog/Autoencoder_gmem0_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'Autoencoder_gmem0_m_axi_srl__parameterized6' (0#1) [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/verilog/Autoencoder_gmem0_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'Autoencoder_gmem0_m_axi_fifo__parameterized8' (0#1) [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/verilog/Autoencoder_gmem0_m_axi.v:2686]
INFO: [Synth 8-6155] done synthesizing module 'Autoencoder_gmem0_m_axi_throttle' (0#1) [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/verilog/Autoencoder_gmem0_m_axi.v:2360]
INFO: [Synth 8-6157] synthesizing module 'Autoencoder_gmem0_m_axi_reg_slice__parameterized1' [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/verilog/Autoencoder_gmem0_m_axi.v:2584]
INFO: [Synth 8-6155] done synthesizing module 'Autoencoder_gmem0_m_axi_reg_slice__parameterized1' (0#1) [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/verilog/Autoencoder_gmem0_m_axi.v:2584]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/verilog/Autoencoder_gmem0_m_axi.v:2352]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/verilog/Autoencoder_gmem0_m_axi.v:2355]
INFO: [Synth 8-6155] done synthesizing module 'Autoencoder_gmem0_m_axi_write' (0#1) [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/verilog/Autoencoder_gmem0_m_axi.v:1852]
INFO: [Synth 8-6157] synthesizing module 'Autoencoder_gmem0_m_axi_read' [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/verilog/Autoencoder_gmem0_m_axi.v:1468]
INFO: [Synth 8-6157] synthesizing module 'Autoencoder_gmem0_m_axi_reg_slice__parameterized2' [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/verilog/Autoencoder_gmem0_m_axi.v:2584]
INFO: [Synth 8-6155] done synthesizing module 'Autoencoder_gmem0_m_axi_reg_slice__parameterized2' (0#1) [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/verilog/Autoencoder_gmem0_m_axi.v:2584]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/verilog/Autoencoder_gmem0_m_axi.v:1844]
INFO: [Synth 8-6155] done synthesizing module 'Autoencoder_gmem0_m_axi_read' (0#1) [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/verilog/Autoencoder_gmem0_m_axi.v:1468]
INFO: [Synth 8-6155] done synthesizing module 'Autoencoder_gmem0_m_axi' (0#1) [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/verilog/Autoencoder_gmem0_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'Autoencoder_mul_7ns_8ns_15_1_1' [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/verilog/Autoencoder_mul_7ns_8ns_15_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Autoencoder_mul_7ns_8ns_15_1_1' (0#1) [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/verilog/Autoencoder_mul_7ns_8ns_15_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'Autoencoder_mul_32s_8ns_32_2_1' [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/verilog/Autoencoder_mul_32s_8ns_32_2_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Autoencoder_mul_32s_8ns_32_2_1' (0#1) [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/verilog/Autoencoder_mul_32s_8ns_32_2_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'Autoencoder_mul_8ns_8ns_16_1_1' [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/verilog/Autoencoder_mul_8ns_8ns_16_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Autoencoder_mul_8ns_8ns_16_1_1' (0#1) [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/verilog/Autoencoder_mul_8ns_8ns_16_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Autoencoder' (0#1) [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/verilog/Autoencoder.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_Autoencoder_0_1' (0#1) [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ip/design_1_Autoencoder_0_1/synth/design_1_Autoencoder_0_1.v:53]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/verilog/Autoencoder_CONTROL_BUS_s_axi.v:284]
WARNING: [Synth 8-7129] Port reset in module Autoencoder_mul_32s_8ns_32_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din64[7] in module Autoencoder_mux_648_32_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din64[6] in module Autoencoder_mux_648_32_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RID[0] in module Autoencoder_gmem0_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[1] in module Autoencoder_gmem0_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[0] in module Autoencoder_gmem0_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RUSER[0] in module Autoencoder_gmem0_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BID[0] in module Autoencoder_gmem0_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[1] in module Autoencoder_gmem0_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[0] in module Autoencoder_gmem0_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BUSER[0] in module Autoencoder_gmem0_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr[2] in module Autoencoder_gmem0_m_axi_srl__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr[2] in module Autoencoder_gmem0_m_axi_srl__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RID[0] in module Autoencoder_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[1] in module Autoencoder_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[0] in module Autoencoder_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RUSER[0] in module Autoencoder_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BID[0] in module Autoencoder_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[1] in module Autoencoder_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[0] in module Autoencoder_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BUSER[0] in module Autoencoder_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr[2] in module Autoencoder_gmem_m_axi_srl is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr[2] in module Autoencoder_gmem_m_axi_srl__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_AWREADY in module Autoencoder_Autoencoder_Pipeline_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_ARREADY in module Autoencoder_Autoencoder_Pipeline_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RVALID in module Autoencoder_Autoencoder_Pipeline_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[31] in module Autoencoder_Autoencoder_Pipeline_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[30] in module Autoencoder_Autoencoder_Pipeline_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[29] in module Autoencoder_Autoencoder_Pipeline_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[28] in module Autoencoder_Autoencoder_Pipeline_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[27] in module Autoencoder_Autoencoder_Pipeline_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[26] in module Autoencoder_Autoencoder_Pipeline_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[25] in module Autoencoder_Autoencoder_Pipeline_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[24] in module Autoencoder_Autoencoder_Pipeline_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[23] in module Autoencoder_Autoencoder_Pipeline_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[22] in module Autoencoder_Autoencoder_Pipeline_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[21] in module Autoencoder_Autoencoder_Pipeline_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[20] in module Autoencoder_Autoencoder_Pipeline_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[19] in module Autoencoder_Autoencoder_Pipeline_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[18] in module Autoencoder_Autoencoder_Pipeline_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[17] in module Autoencoder_Autoencoder_Pipeline_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[16] in module Autoencoder_Autoencoder_Pipeline_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[15] in module Autoencoder_Autoencoder_Pipeline_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[14] in module Autoencoder_Autoencoder_Pipeline_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[13] in module Autoencoder_Autoencoder_Pipeline_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[12] in module Autoencoder_Autoencoder_Pipeline_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[11] in module Autoencoder_Autoencoder_Pipeline_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[10] in module Autoencoder_Autoencoder_Pipeline_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[9] in module Autoencoder_Autoencoder_Pipeline_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[8] in module Autoencoder_Autoencoder_Pipeline_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[7] in module Autoencoder_Autoencoder_Pipeline_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[6] in module Autoencoder_Autoencoder_Pipeline_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[5] in module Autoencoder_Autoencoder_Pipeline_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[4] in module Autoencoder_Autoencoder_Pipeline_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[3] in module Autoencoder_Autoencoder_Pipeline_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[2] in module Autoencoder_Autoencoder_Pipeline_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[1] in module Autoencoder_Autoencoder_Pipeline_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[0] in module Autoencoder_Autoencoder_Pipeline_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RLAST in module Autoencoder_Autoencoder_Pipeline_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RID[0] in module Autoencoder_Autoencoder_Pipeline_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[8] in module Autoencoder_Autoencoder_Pipeline_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[7] in module Autoencoder_Autoencoder_Pipeline_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[6] in module Autoencoder_Autoencoder_Pipeline_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[5] in module Autoencoder_Autoencoder_Pipeline_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[4] in module Autoencoder_Autoencoder_Pipeline_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[3] in module Autoencoder_Autoencoder_Pipeline_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[2] in module Autoencoder_Autoencoder_Pipeline_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[1] in module Autoencoder_Autoencoder_Pipeline_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[0] in module Autoencoder_Autoencoder_Pipeline_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RUSER[0] in module Autoencoder_Autoencoder_Pipeline_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RRESP[1] in module Autoencoder_Autoencoder_Pipeline_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RRESP[0] in module Autoencoder_Autoencoder_Pipeline_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_BVALID in module Autoencoder_Autoencoder_Pipeline_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_BRESP[1] in module Autoencoder_Autoencoder_Pipeline_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_BRESP[0] in module Autoencoder_Autoencoder_Pipeline_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_BID[0] in module Autoencoder_Autoencoder_Pipeline_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_BUSER[0] in module Autoencoder_Autoencoder_Pipeline_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln35[61] in module Autoencoder_Autoencoder_Pipeline_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln35[60] in module Autoencoder_Autoencoder_Pipeline_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln35[59] in module Autoencoder_Autoencoder_Pipeline_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln35[58] in module Autoencoder_Autoencoder_Pipeline_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln35[57] in module Autoencoder_Autoencoder_Pipeline_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln35[56] in module Autoencoder_Autoencoder_Pipeline_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln35[55] in module Autoencoder_Autoencoder_Pipeline_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln35[54] in module Autoencoder_Autoencoder_Pipeline_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln35[53] in module Autoencoder_Autoencoder_Pipeline_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln35[52] in module Autoencoder_Autoencoder_Pipeline_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln35[51] in module Autoencoder_Autoencoder_Pipeline_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln35[50] in module Autoencoder_Autoencoder_Pipeline_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln35[49] in module Autoencoder_Autoencoder_Pipeline_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln35[48] in module Autoencoder_Autoencoder_Pipeline_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln35[47] in module Autoencoder_Autoencoder_Pipeline_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln35[46] in module Autoencoder_Autoencoder_Pipeline_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln35[45] in module Autoencoder_Autoencoder_Pipeline_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln35[44] in module Autoencoder_Autoencoder_Pipeline_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln35[43] in module Autoencoder_Autoencoder_Pipeline_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln35[42] in module Autoencoder_Autoencoder_Pipeline_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln35[41] in module Autoencoder_Autoencoder_Pipeline_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln35[40] in module Autoencoder_Autoencoder_Pipeline_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln35[39] in module Autoencoder_Autoencoder_Pipeline_2 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:25 ; elapsed = 00:01:45 . Memory (MB): peak = 1701.988 ; gain = 296.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:26 ; elapsed = 00:01:47 . Memory (MB): peak = 1701.988 ; gain = 296.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:26 ; elapsed = 00:01:47 . Memory (MB): peak = 1701.988 ; gain = 296.289
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1701.988 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 6566 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ip/design_1_Autoencoder_0_1/constraints/Autoencoder_ooc.xdc] for cell 'inst'
WARNING: [Constraints 18-619] A clock with name 'ap_clk' already exists, overwriting the previous clock with the same name. [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ip/design_1_Autoencoder_0_1/constraints/Autoencoder_ooc.xdc:13]
WARNING: [Constraints 18-619] A clock with name 'ap_clk' already exists, overwriting the previous clock with the same name. [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ip/design_1_Autoencoder_0_1/constraints/Autoencoder_ooc.xdc:21]
Finished Parsing XDC File [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ip/design_1_Autoencoder_0_1/constraints/Autoencoder_ooc.xdc] for cell 'inst'
Parsing XDC File [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ip/design_1_Autoencoder_0_1/constraints/Autoencoder.xdc] for cell 'inst'
WARNING: [Vivado 12-584] No ports matched 'ac_bclk'. [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ip/design_1_Autoencoder_0_1/constraints/Autoencoder.xdc:51]
WARNING: [Vivado 12-584] No ports matched 'ac_mclk'. [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ip/design_1_Autoencoder_0_1/constraints/Autoencoder.xdc:52]
WARNING: [Vivado 12-584] No ports matched 'ac_muten'. [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ip/design_1_Autoencoder_0_1/constraints/Autoencoder.xdc:53]
WARNING: [Vivado 12-584] No ports matched 'ac_pbdat'. [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ip/design_1_Autoencoder_0_1/constraints/Autoencoder.xdc:54]
WARNING: [Vivado 12-584] No ports matched 'ac_pblrc'. [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ip/design_1_Autoencoder_0_1/constraints/Autoencoder.xdc:55]
WARNING: [Vivado 12-584] No ports matched 'ac_recdat'. [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ip/design_1_Autoencoder_0_1/constraints/Autoencoder.xdc:56]
WARNING: [Vivado 12-584] No ports matched 'ac_reclrc'. [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ip/design_1_Autoencoder_0_1/constraints/Autoencoder.xdc:57]
WARNING: [Vivado 12-584] No ports matched 'IIC_scl_io'. [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ip/design_1_Autoencoder_0_1/constraints/Autoencoder.xdc:58]
WARNING: [Vivado 12-584] No ports matched 'IIC_sda_io'. [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ip/design_1_Autoencoder_0_1/constraints/Autoencoder.xdc:59]
WARNING: [Vivado 12-584] No ports matched 'ja[0]'. [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ip/design_1_Autoencoder_0_1/constraints/Autoencoder.xdc:110]
WARNING: [Vivado 12-584] No ports matched 'ja[1]'. [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ip/design_1_Autoencoder_0_1/constraints/Autoencoder.xdc:111]
WARNING: [Vivado 12-584] No ports matched 'ja[2]'. [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ip/design_1_Autoencoder_0_1/constraints/Autoencoder.xdc:112]
WARNING: [Vivado 12-584] No ports matched 'ja[3]'. [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ip/design_1_Autoencoder_0_1/constraints/Autoencoder.xdc:113]
WARNING: [Vivado 12-584] No ports matched 'ja[4]'. [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ip/design_1_Autoencoder_0_1/constraints/Autoencoder.xdc:114]
WARNING: [Vivado 12-584] No ports matched 'ja[5]'. [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ip/design_1_Autoencoder_0_1/constraints/Autoencoder.xdc:115]
WARNING: [Vivado 12-584] No ports matched 'ja[6]'. [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ip/design_1_Autoencoder_0_1/constraints/Autoencoder.xdc:116]
WARNING: [Vivado 12-584] No ports matched 'ja[7]'. [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ip/design_1_Autoencoder_0_1/constraints/Autoencoder.xdc:117]
Finished Parsing XDC File [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ip/design_1_Autoencoder_0_1/constraints/Autoencoder.xdc] for cell 'inst'
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ip/design_1_Autoencoder_0_1/constraints/Autoencoder.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/design_1_Autoencoder_0_1_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Parsing XDC File [C:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.runs/design_1_Autoencoder_0_1_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.runs/design_1_Autoencoder_0_1_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 1754.711 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 22 instances were transformed.
  FDE => FDRE: 22 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1756.371 ; gain = 1.660
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:16 ; elapsed = 00:02:36 . Memory (MB): peak = 1756.371 ; gain = 350.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:16 ; elapsed = 00:02:36 . Memory (MB): peak = 1756.371 ; gain = 350.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.runs/design_1_Autoencoder_0_1_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:16 ; elapsed = 00:02:36 . Memory (MB): peak = 1756.371 ; gain = 350.672
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'Autoencoder_CONTROL_BUS_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'Autoencoder_CONTROL_BUS_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'Autoencoder_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'Autoencoder_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Autoencoder_gmem_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Autoencoder_gmem_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Autoencoder_gmem_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Autoencoder_gmem_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Autoencoder_gmem0_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Autoencoder_gmem0_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Autoencoder_gmem0_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Autoencoder_gmem0_m_axi_reg_slice__parameterized2'
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln49_2_reg_2795_reg' and it is trimmed from '7' to '6' bits. [c:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.gen/sources_1/bd/design_1/ipshared/81a8/hdl/verilog/Autoencoder.v:2134]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'Autoencoder_CONTROL_BUS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'Autoencoder_CONTROL_BUS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'Autoencoder_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'Autoencoder_control_s_axi'
INFO: [Synth 8-7082] The signal mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Autoencoder_gmem_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Autoencoder_gmem_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Autoencoder_gmem_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Autoencoder_gmem_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-7082] The signal mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Autoencoder_gmem0_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Autoencoder_gmem0_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Autoencoder_gmem0_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Autoencoder_gmem0_m_axi_reg_slice__parameterized2'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:35 ; elapsed = 00:02:56 . Memory (MB): peak = 1756.371 ; gain = 350.672
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/grp_sigmoid_fu_1003/dadd_64ns_64ns_64_7_full_dsp_1_U67/Autoencoder_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized11) to 'inst/grp_sigmoid_fu_1003/dadd_64ns_64ns_64_7_full_dsp_1_U67/Autoencoder_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/grp_sigmoid_fu_1003/dadd_64ns_64ns_64_7_full_dsp_1_U67/Autoencoder_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_DELAY' (delay__parameterized11) to 'inst/grp_sigmoid_fu_1003/dadd_64ns_64ns_64_7_full_dsp_1_U67/Autoencoder_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/grp_sigmoid_fu_1003/dadd_64ns_64ns_64_7_full_dsp_1_U67/Autoencoder_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized11) to 'inst/grp_sigmoid_fu_1003/dadd_64ns_64ns_64_7_full_dsp_1_U67/Autoencoder_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_sigmoid_fu_1003/dadd_64ns_64ns_64_7_full_dsp_1_U67/Autoencoder_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized11) to 'inst/grp_sigmoid_fu_1003/dadd_64ns_64ns_64_7_full_dsp_1_U67/Autoencoder_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_sigmoid_fu_1003/ddiv_64ns_64ns_64_59_no_dsp_1_U68/Autoencoder_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized11) to 'inst/grp_sigmoid_fu_1003/ddiv_64ns_64ns_64_59_no_dsp_1_U68/Autoencoder_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/grp_sigmoid_fu_1003/ddiv_64ns_64ns_64_59_no_dsp_1_U68/Autoencoder_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized11) to 'inst/grp_sigmoid_fu_1003/ddiv_64ns_64ns_64_59_no_dsp_1_U68/Autoencoder_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/grp_sigmoid_fu_1003/ddiv_64ns_64ns_64_59_no_dsp_1_U68/Autoencoder_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW' (delay__parameterized11) to 'inst/grp_sigmoid_fu_1003/ddiv_64ns_64ns_64_59_no_dsp_1_U68/Autoencoder_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_sigmoid_fu_1003/dexp_64ns_64ns_64_21_full_dsp_1_U69/Autoencoder_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_sign_delay' (delay__parameterized11) to 'inst/grp_sigmoid_fu_1003/dexp_64ns_64ns_64_21_full_dsp_1_U69/Autoencoder_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_sign_delay'
INFO: [Synth 8-223] decloning instance 'inst/grp_sigmoid_fu_1003/dexp_64ns_64ns_64_21_full_dsp_1_U69/Autoencoder_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXTRA_LSB_BIT_DEL' (delay__parameterized11) to 'inst/grp_sigmoid_fu_1003/dexp_64ns_64ns_64_21_full_dsp_1_U69/Autoencoder_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/grp_sigmoid_fu_1003/dexp_64ns_64ns_64_21_full_dsp_1_U69/Autoencoder_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized11) to 'inst/grp_sigmoid_fu_1003/dexp_64ns_64ns_64_21_full_dsp_1_U69/Autoencoder_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'inst/grp_sigmoid_fu_1003/dexp_64ns_64ns_64_21_full_dsp_1_U69/Autoencoder_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized11) to 'inst/grp_sigmoid_fu_1003/dexp_64ns_64ns_64_21_full_dsp_1_U69/Autoencoder_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_sigmoid_fu_1003/dexp_64ns_64ns_64_21_full_dsp_1_U69/Autoencoder_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized11) to 'inst/grp_sigmoid_fu_1003/dexp_64ns_64ns_64_21_full_dsp_1_U69/Autoencoder_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-7082] The signal store_unit/buff_wdata/U_fifo_mem/mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5784] Optimized 9 bits of RAM "store_unit/buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Old ram width 9 bits, new ram width 0 bits.
WARNING: [Synth 8-5785] Removed RAM "store_unit/buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Write data stuck at zero 
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[0].i_fdre0) is unused and will be removed from module floating_point_v7_1_14_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[0].i_fdre1) is unused and will be removed from module floating_point_v7_1_14_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[1].i_fdre0) is unused and will be removed from module floating_point_v7_1_14_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[1].i_fdre1) is unused and will be removed from module floating_point_v7_1_14_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[2].i_fdre0) is unused and will be removed from module floating_point_v7_1_14_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[2].i_fdre1) is unused and will be removed from module floating_point_v7_1_14_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[3].i_fdre0) is unused and will be removed from module floating_point_v7_1_14_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[3].i_fdre1) is unused and will be removed from module floating_point_v7_1_14_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[4].i_fdre0) is unused and will be removed from module floating_point_v7_1_14_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[4].i_fdre1) is unused and will be removed from module floating_point_v7_1_14_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[5].i_fdre0) is unused and will be removed from module floating_point_v7_1_14_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[5].i_fdre1) is unused and will be removed from module floating_point_v7_1_14_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[6].i_fdre0) is unused and will be removed from module floating_point_v7_1_14_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[6].i_fdre1) is unused and will be removed from module floating_point_v7_1_14_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[7].i_fdre0) is unused and will be removed from module floating_point_v7_1_14_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[7].i_fdre1) is unused and will be removed from module floating_point_v7_1_14_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.runt_srl_loop.i_fdre) is unused and will be removed from module floating_point_v7_1_14_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[0].i_fdre0) is unused and will be removed from module floating_point_v7_1_14_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[0].i_fdre1) is unused and will be removed from module floating_point_v7_1_14_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[1].i_fdre0) is unused and will be removed from module floating_point_v7_1_14_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[1].i_fdre1) is unused and will be removed from module floating_point_v7_1_14_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[2].i_fdre0) is unused and will be removed from module floating_point_v7_1_14_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[2].i_fdre1) is unused and will be removed from module floating_point_v7_1_14_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[3].i_fdre0) is unused and will be removed from module floating_point_v7_1_14_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[3].i_fdre1) is unused and will be removed from module floating_point_v7_1_14_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[4].i_fdre0) is unused and will be removed from module floating_point_v7_1_14_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[4].i_fdre1) is unused and will be removed from module floating_point_v7_1_14_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[5].i_fdre0) is unused and will be removed from module floating_point_v7_1_14_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[5].i_fdre1) is unused and will be removed from module floating_point_v7_1_14_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[6].i_fdre0) is unused and will be removed from module floating_point_v7_1_14_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[6].i_fdre1) is unused and will be removed from module floating_point_v7_1_14_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[7].i_fdre0) is unused and will be removed from module floating_point_v7_1_14_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[7].i_fdre1) is unused and will be removed from module floating_point_v7_1_14_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.runt_srl_loop.i_fdre) is unused and will be removed from module floating_point_v7_1_14_viv__parameterized3.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/FSM_sequential_state_reg[1]) is unused and will be removed from module Autoencoder_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/FSM_sequential_state_reg[0]) is unused and will be removed from module Autoencoder_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_throttle/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module Autoencoder_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_throttle/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module Autoencoder_gmem0_m_axi.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:05:42 ; elapsed = 00:06:30 . Memory (MB): peak = 1756.371 ; gain = 350.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'ap_clk'
WARNING: [Synth 8-565] redefining clock 'ap_clk'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:06:11 ; elapsed = 00:07:01 . Memory (MB): peak = 1756.371 ; gain = 350.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:06:48 ; elapsed = 00:07:37 . Memory (MB): peak = 1774.906 ; gain = 369.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/HiddenValues_V_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/HiddenValues_V_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem0_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:07:17 ; elapsed = 00:08:09 . Memory (MB): peak = 1787.863 ; gain = 382.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:07:45 ; elapsed = 00:08:44 . Memory (MB): peak = 1799.727 ; gain = 394.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:07:45 ; elapsed = 00:08:44 . Memory (MB): peak = 1799.727 ; gain = 394.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:07:56 ; elapsed = 00:08:55 . Memory (MB): peak = 1799.727 ; gain = 394.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:07:56 ; elapsed = 00:08:55 . Memory (MB): peak = 1799.727 ; gain = 394.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:07:58 ; elapsed = 00:08:56 . Memory (MB): peak = 1801.355 ; gain = 395.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:07:58 ; elapsed = 00:08:57 . Memory (MB): peak = 1801.355 ; gain = 395.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-----------------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                        | DSP Mapping         | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Autoencoder                        | (A''*B')'           | 8      | 7      | -      | -      | 15     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|Autoencoder                        | (A'*B'')'           | 8      | 8      | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0    | Dynamic             | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper                    | A':B'               | 29     | 18     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1    | C+A:B               | 0      | 2      | 47     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp                                | C'+(A*B)'           | 22     | 17     | 46     | -      | 17     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|dsp                                | (PCIN>>17+A'*B')'   | 0      | 8      | -      | -      | 43     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|dsp__parameterized0                | C'+(A*B)'           | 17     | 17     | 46     | -      | 17     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|dsp__parameterized0                | PCIN>>17+A'*B'      | 0      | 12     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dsp__parameterized0                | (PCIN+A'*B')'       | 25     | 17     | -      | -      | 17     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|dsp__parameterized0                | PCIN>>17+(A*B')'    | 0      | 12     | -      | -      | 43     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|dsp__parameterized1                | C'+(A*B)'           | 17     | 17     | 0      | -      | 17     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|dsp__parameterized1                | PCIN>>17+A'*B'      | 0      | 17     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dsp__parameterized1                | (PCIN+A''*B'')'     | 17     | 14     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|dsp__parameterized1                | (PCIN+A'*B')'       | 17     | 17     | -      | -      | 17     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|dsp__parameterized1                | PCIN+(A'*B')'       | 17     | 17     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 1    | 0    | 
|dsp__parameterized1                | PCIN>>17+((A')'*B)' | 17     | 0      | -      | -      | 0      | 1    | 0    | -    | -    | 1     | 1    | 0    | 
|dsp__parameterized1                | PCIN>>17+(A'*B)'    | 14     | 0      | -      | -      | 0      | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dsp__parameterized1                | PCIN+(A'')'*B''     | 14     | 17     | -      | -      | 17     | 2    | 2    | -    | -    | 1     | 0    | 0    | 
|dsp__parameterized1                | (PCIN>>17+A'*B'')'  | 0      | 14     | -      | -      | 43     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized3_25 | C'+A':B'            | 29     | 18     | 38     | -      | 48     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized5_21 | Dynamic             | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized8    | Dynamic             | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized6_20 | Dynamic             | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized5    | Dynamic             | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized7    | Dynamic             | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized6    | Dynamic             | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized2    | C+A:B               | 0      | 6      | 0      | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized3    | C'+A':B'            | 0      | 11     | 48     | -      | 48     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized4    | (C+A:B)'            | 30     | 18     | 48     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized9    | Dynamic             | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|Autoencoder                        | A'*B''              | 17     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|Autoencoder                        | (PCIN>>17+A'*B'')'  | 30     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|Autoencoder                        | A'*B''              | 17     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|Autoencoder                        | (PCIN>>17+A'*B'')'  | 30     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
+-----------------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   331|
|2     |DSP48E1  |    35|
|23    |LUT1     |   252|
|24    |LUT2     |   846|
|25    |LUT3     |  4341|
|26    |LUT4     |   805|
|27    |LUT5     |   966|
|28    |LUT6     |  3631|
|29    |MUXCY    |  3243|
|30    |MUXF7    |   965|
|31    |MUXF8    |   264|
|32    |RAMB18E1 |     4|
|35    |SRL16E   |   536|
|36    |SRLC32E  |    90|
|37    |XORCY    |  3105|
|38    |FDE      |    22|
|39    |FDRE     | 16033|
|40    |FDSE     |    19|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:07:58 ; elapsed = 00:08:57 . Memory (MB): peak = 1801.355 ; gain = 395.656
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 93 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:05:57 ; elapsed = 00:08:23 . Memory (MB): peak = 1801.355 ; gain = 341.273
Synthesis Optimization Complete : Time (s): cpu = 00:07:59 ; elapsed = 00:08:58 . Memory (MB): peak = 1801.355 ; gain = 395.656
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1801.355 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 7969 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1844.750 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 886 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 864 instances
  FDE => FDRE: 22 instances

Synth Design complete, checksum: 9f70990
INFO: [Common 17-83] Releasing license: Synthesis
255 Infos, 137 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:08:35 ; elapsed = 00:09:35 . Memory (MB): peak = 1844.750 ; gain = 439.051
INFO: [Common 17-1381] The checkpoint 'C:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.runs/design_1_Autoencoder_0_1_synth_1/design_1_Autoencoder_0_1.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1844.750 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1844.750 ; gain = 0.000
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_Autoencoder_0_1, cache-ID = 15a83083033e175f
INFO: [Coretcl 2-1174] Renamed 742 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Terence/Desktop/AccelAutoencoder/Vivado/AccelAutoencoder.runs/design_1_Autoencoder_0_1_synth_1/design_1_Autoencoder_0_1.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1844.750 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_1_Autoencoder_0_1_utilization_synth.rpt -pb design_1_Autoencoder_0_1_utilization_synth.pb
write_vhdl: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1844.750 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Dec  4 22:03:38 2022...
