INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado Project/moore/moore.srcs/sources_1/new/mealy_snail.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mealy_snail
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado Project/moore/moore.srcs/sources_1/new/moore_snail.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module moore_snail
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado Project/moore/moore.srcs/sources_1/new/Testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Testbench
