#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Sun Nov 12 17:48:17 2023
# Process ID: 9012
# Current directory: D:/Projects/arduino-fpga/fpga/cmod-a7
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2852 D:\Projects\arduino-fpga\fpga\cmod-a7\arduino_cmod-a7.xpr
# Log file: D:/Projects/arduino-fpga/fpga/cmod-a7/vivado.log
# Journal file: D:/Projects/arduino-fpga/fpga/cmod-a7\vivado.jou
# Running On: W10-DEVELOP, OS: Windows, CPU Frequency: 3696 MHz, CPU Physical cores: 4, Host memory: 10736 MB
#-----------------------------------------------------------
start_gui
open_project D:/Projects/arduino-fpga/fpga/cmod-a7/arduino_cmod-a7.xpr
update_compile_order -fileset sources_1
create_bd_design "clk_mngr"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {sys_clock ( System Clock ) } Manual_Source {New External Port (ACTIVE_LOW)}}  [get_bd_pins clk_wiz_0/clk_in1]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {reset ( Reset (BTN0) ) } Manual_Source {New External Port (ACTIVE_HIGH)}}  [get_bd_pins clk_wiz_0/reset]
endgroup
set_property name sysclk [get_bd_ports sys_clock]
set_property name sysreset [get_bd_ports reset]
startgroup
set_property -dict [list \
  CONFIG.CLKIN2_JITTER_PS {1000.0} \
  CONFIG.CLKOUT1_USED {true} \
  CONFIG.CLK_OUT1_PORT {clk_out} \
  CONFIG.MMCM_CLKIN2_PERIOD {100.000} \
  CONFIG.SECONDARY_SOURCE {Single_ended_clock_capable_pin} \
  CONFIG.USE_INCLK_SWITCHOVER {false} \
  CONFIG.USE_LOCKED {false} \
  CONFIG.USE_RESET {false} \
] [get_bd_cells clk_wiz_0]
delete_bd_objs [get_bd_nets reset_1]
endgroup
delete_bd_objs [get_bd_ports sysreset]
set_property location {-36 -30} [get_bd_ports sysclk]
set_property location {-36 -22} [get_bd_ports sysclk]
create_bd_port -dir O clk_out
set_property location {212 -15} [get_bd_ports clk_out]
set_property location {229 -17} [get_bd_ports clk_out]
startgroup
connect_bd_net [get_bd_ports clk_out] [get_bd_pins clk_wiz_0/clk_out]
endgroup
save_bd_design
open_bd_design {D:/Projects/arduino-fpga/fpga/cmod-a7/arduino_cmod-a7.srcs/sources_1/bd/clk_mngr/clk_mngr.bd}
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
export_ip_user_files -of_objects  [get_files D:/Projects/arduino-fpga/fpga/cmod-a7/arduino_cmod-a7.srcs/sources_1/bd/clk_mngr/clk_mngr.bd] -no_script -reset -force -quiet
remove_files  D:/Projects/arduino-fpga/fpga/cmod-a7/arduino_cmod-a7.srcs/sources_1/bd/clk_mngr/clk_mngr.bd
file delete -force D:/Projects/arduino-fpga/fpga/cmod-a7/arduino_cmod-a7.srcs/sources_1/bd/clk_mngr
file delete -force d:/Projects/arduino-fpga/fpga/cmod-a7/arduino_cmod-a7.gen/sources_1/bd/clk_mngr
create_bd_design "clock_wizard"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0
endgroup
create_bd_port -dir I -type clk -freq_hz 100000000 sysclk
set_property location {-29 -50} [get_bd_ports sysclk]
connect_bd_net [get_bd_ports sysclk] [get_bd_pins clk_wiz_0/clk_in1]
startgroup
set_property -dict [list \
  CONFIG.USE_LOCKED {false} \
  CONFIG.USE_RESET {false} \
] [get_bd_cells clk_wiz_0]
endgroup
set_property location {-34 -34} [get_bd_ports sysclk]
set_property location {-34 -42} [get_bd_ports sysclk]
create_bd_port -dir O clk_out
set_property location {214 -38} [get_bd_ports clk_out]
connect_bd_net [get_bd_ports clk_out] [get_bd_pins clk_wiz_0/clk_out1]
validate_bd_design
save_bd_design
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
open_run impl_1
