#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "D:\iVerilog\lib\ivl\system.vpi";
:vpi_module "D:\iVerilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iVerilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iVerilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iVerilog\lib\ivl\va_math.vpi";
S_0000020e131391b0 .scope module, "pro_tb" "pro_tb" 2 63;
 .timescale -9 -11;
v0000020e131420e0_0 .var "addr", 8 0;
v0000020e13142220_0 .var "clock", 0 0;
v0000020e13142360_0 .net "icode", 3 0, L_0000020e131a9580;  1 drivers
v0000020e13142400_0 .net "ifun", 3 0, L_0000020e131aa5c0;  1 drivers
v0000020e13142540_0 .net "rA", 3 0, L_0000020e131aaca0;  1 drivers
v0000020e131425e0_0 .net "rB", 3 0, L_0000020e131aaa20;  1 drivers
v0000020e13142680_0 .net "valC", 15 0, L_0000020e131a99e0;  1 drivers
v0000020e131a93a0_0 .var "wdata", 31 0;
v0000020e131aa660_0 .var "working", 0 0;
v0000020e131aa520_0 .var "wr", 0 0;
S_0000020e12e6de00 .scope module, "processor" "processor" 2 74, 2 3 0, S_0000020e131391b0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 9 "addr";
    .port_info 2 /INPUT 1 "wr";
    .port_info 3 /INPUT 32 "wdata";
    .port_info 4 /INPUT 1 "working";
    .port_info 5 /OUTPUT 4 "icode";
    .port_info 6 /OUTPUT 4 "ifun";
    .port_info 7 /OUTPUT 4 "rA";
    .port_info 8 /OUTPUT 4 "rB";
    .port_info 9 /OUTPUT 16 "valC";
v0000020e13142b80_0 .var "PC", 8 0;
v0000020e13142900_0 .net "addr", 8 0, v0000020e131420e0_0;  1 drivers
v0000020e13141e60_0 .net "addr_w", 8 0, L_0000020e131a9a80;  1 drivers
v0000020e13142ae0_0 .net "clock", 0 0, v0000020e13142220_0;  1 drivers
v0000020e131427c0_0 .net "icode", 3 0, L_0000020e131a9580;  alias, 1 drivers
v0000020e13142a40_0 .net "ifun", 3 0, L_0000020e131aa5c0;  alias, 1 drivers
v0000020e13142860_0 .net "rA", 3 0, L_0000020e131aaca0;  alias, 1 drivers
v0000020e13141fa0_0 .net "rB", 3 0, L_0000020e131aaa20;  alias, 1 drivers
v0000020e131429a0_0 .var "read", 0 0;
v0000020e13142c20_0 .var "read_buffer", 31 0;
v0000020e13142cc0_0 .net "read_w", 31 0, v0000020e131422c0_0;  1 drivers
v0000020e13142180_0 .net "valC", 15 0, L_0000020e131a99e0;  alias, 1 drivers
v0000020e13142d60_0 .net "wdata", 31 0, v0000020e131a93a0_0;  1 drivers
v0000020e13141f00_0 .net "working", 0 0, v0000020e131aa660_0;  1 drivers
v0000020e13142040_0 .net "wr", 0 0, v0000020e131aa520_0;  1 drivers
L_0000020e131a9580 .part v0000020e131422c0_0, 28, 4;
L_0000020e131aa5c0 .part v0000020e131422c0_0, 24, 4;
L_0000020e131aaca0 .part v0000020e131422c0_0, 20, 4;
L_0000020e131aaa20 .part v0000020e131422c0_0, 16, 4;
L_0000020e131a99e0 .part v0000020e131422c0_0, 0, 16;
L_0000020e131a9a80 .functor MUXZ 9, v0000020e131420e0_0, v0000020e13142b80_0, v0000020e131aa660_0, C4<>;
S_0000020e12e6e040 .scope module, "ram" "ram" 2 36, 3 3 0, S_0000020e12e6de00;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 9 "addr";
    .port_info 2 /INPUT 1 "wr";
    .port_info 3 /INPUT 32 "wdata";
    .port_info 4 /INPUT 1 "rd";
    .port_info 5 /OUTPUT 32 "rdata";
v0000020e13139060_0 .net "addr", 8 0, L_0000020e131a9a80;  alias, 1 drivers
v0000020e12e66f70_0 .net "clock", 0 0, v0000020e13142220_0;  alias, 1 drivers
v0000020e1314e270 .array "ram", 0 255, 31 0;
v0000020e12e6e1d0_0 .net "rd", 0 0, v0000020e131429a0_0;  1 drivers
v0000020e131422c0_0 .var "rdata", 31 0;
v0000020e131424a0_0 .net "wdata", 31 0, v0000020e131a93a0_0;  alias, 1 drivers
v0000020e13142720_0 .net "wr", 0 0, v0000020e131aa520_0;  alias, 1 drivers
E_0000020e12e69e40 .event posedge, v0000020e12e66f70_0;
    .scope S_0000020e12e6e040;
T_0 ;
    %pushi/vec4 0, 4294967295, 32;
    %store/vec4 v0000020e131422c0_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_0000020e12e6e040;
T_1 ;
    %wait E_0000020e12e69e40;
    %load/vec4 v0000020e13142720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0000020e131424a0_0;
    %load/vec4 v0000020e13139060_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020e1314e270, 0, 4;
T_1.0 ;
    %load/vec4 v0000020e12e6e1d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0000020e13139060_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0000020e1314e270, 4;
    %assign/vec4 v0000020e131422c0_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 0, 4294967295, 32;
    %assign/vec4 v0000020e131422c0_0, 0;
T_1.3 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000020e12e6de00;
T_2 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0000020e13142b80_0, 0, 9;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020e131429a0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020e13142c20_0, 0, 32;
    %end;
    .thread T_2;
    .scope S_0000020e12e6de00;
T_3 ;
    %wait E_0000020e12e69e40;
    %load/vec4 v0000020e13141f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020e131429a0_0, 0, 1;
    %load/vec4 v0000020e13142b80_0;
    %addi 1, 0, 9;
    %assign/vec4 v0000020e13142b80_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000020e13142040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020e131429a0_0, 0, 1;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000020e131391b0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020e13142220_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0000020e131420e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020e131a93a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020e131aa520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020e131aa660_0, 0;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0000020e131420e0_0, 0;
    %pushi/vec4 284164112, 0, 32;
    %assign/vec4 v0000020e131a93a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020e131aa520_0, 0;
    %delay 2000, 0;
    %pushi/vec4 1, 0, 9;
    %assign/vec4 v0000020e131420e0_0, 0;
    %pushi/vec4 536936448, 0, 32;
    %assign/vec4 v0000020e131a93a0_0, 0;
    %delay 2000, 0;
    %pushi/vec4 2, 0, 9;
    %assign/vec4 v0000020e131420e0_0, 0;
    %pushi/vec4 555941888, 0, 32;
    %assign/vec4 v0000020e131a93a0_0, 0;
    %delay 2000, 0;
    %pushi/vec4 3, 0, 9;
    %assign/vec4 v0000020e131420e0_0, 0;
    %pushi/vec4 574947328, 0, 32;
    %assign/vec4 v0000020e131a93a0_0, 0;
    %delay 2000, 0;
    %pushi/vec4 4, 0, 9;
    %assign/vec4 v0000020e131420e0_0, 0;
    %pushi/vec4 593952768, 0, 32;
    %assign/vec4 v0000020e131a93a0_0, 0;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0000020e131420e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020e131a93a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020e131aa520_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020e131aa660_0, 0;
    %delay 16000, 0;
    %vpi_call 2 95 "$stop" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0000020e131391b0;
T_5 ;
    %delay 1000, 0;
    %load/vec4 v0000020e13142220_0;
    %inv;
    %store/vec4 v0000020e13142220_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0000020e131391b0;
T_6 ;
    %vpi_call 2 99 "$dumpfile", "tb/pro_tb.vcd" {0 0 0};
    %vpi_call 2 100 "$dumpvars" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    ".\processor.v";
    ".\ram.v";
