---
title:  "Decoder 2x4"
excerpt: "Combinational Logic Decoder 2x4"

categories:
  - Combinational
tags:
  - [FPGA, Verilog, Logic, Combinational]

toc: true
toc_sticky: true

date: 2022-02-28
last_modified_at: 2022-03-01
---

# Truth Table

| &nbsp; &nbsp; i<sub>1</sub> &nbsp; &nbsp; | &nbsp; &nbsp; i<sub>0</sub> &nbsp; &nbsp; | &nbsp; &nbsp; o<sub>0</sub> &nbsp; &nbsp; | &nbsp; &nbsp; o<sub>1</sub> &nbsp; &nbsp; | &nbsp; &nbsp; o<sub>2</sub> &nbsp; &nbsp; | &nbsp; &nbsp; o<sub>3</sub> &nbsp; &nbsp; |
|:---:|:---:|:---:|:---:|:---:|:---:|
|  0  |  0  |  1  |  0  |  0  |  0  |
|  0  |  1  |  0  |  1  |  0  |  0  |
|  1  |  0  |  0  |  0  |  1  |  0  |
|  1  |  1  |  0  |  0  |  0  |  1  |

## Boolean Equation

o<sub>0</sub> = i<sub>0</sub>'i<sub>1</sub>' 

o<sub>1</sub> = i<sub>0</sub>'i<sub>1</sub> 

o<sub>2</sub> = i<sub>0</sub>i<sub>1</sub>' 

o<sub>3</sub> = i<sub>0</sub>i<sub>1</sub>

---

# Logic

![DEC](/images/2022-02-28-DEC/logic.png)

---

# Design Source

## Structual modeling

```verilog
module Decoder_2x4_Structural(
    o0,
    o1,
    o2,
    o3,
    i1,
    i0
    );

    output o0;
    output o1;
    output o2;
    output o3;
    input i1;
    input i0;
    
    and(o0, ~i0, ~i1);
    and(o1, ~i0, i1);
    and(o2, i0, ~i1);
    and(o3, i0, i1);
endmodule
```

## Dataflow modeling

```verilog
module Decoder_2x4_Dataflow(
    o0,
    o1,
    o2,
    o3,
    i1,
    i0
    );

    output o0;
    output o1;
    output o2;
    output o3;
    input i1;
    input i0;
    
    assign o0 = ~i0 & ~i1;
    assign o1 = ~i0 & i1;
    assign o2 = i0 & ~i1;
    assign o3 = i0 & i1;
endmodule
```

## Behavioral modeling

```verilog
module Decoder_2x4_Behavioral(
    o0,
    o1,
    o2,
    o3,
    i1,
    i0
    );

    output reg o0;
    output reg o1;
    output reg o2;
    output reg o3;
    input i1;
    input i0;
    
    always@(i0, i1)
    begin
        case({i1, i0})
            2'b00:
                begin
                    o0 = 1'b1;
                    o1 = 1'b0;
                    o2 = 1'b0;
                    o3 = 1'b0;
                end
            2'b01: 
                begin
                    o0 = 1'b0;
                    o1 = 1'b1;
                    o2 = 1'b0;
                    o3 = 1'b0;
                end 
            2'b10: 
                begin
                    o0 = 1'b0;
                    o1 = 1'b0;
                    o2 = 1'b1;
                    o3 = 1'b0;
                end 
            2'b11: 
                begin
                    o0 = 1'b0;
                    o1 = 1'b0;
                    o2 = 1'b0;
                    o3 = 1'b1;
                end 
        endcase
    end
endmodule
```
---

# Simulation Source

```verilog
module Tb_DEC();
    reg [1:0]S;
    wire [3:0]A;
    
    Decoder_2x4_Behavioral sim_DEC0(A[3], A[2], A[1], A[0], S[1], S[0]);
//    Decoder_2x4_Dataflow sim_DEC1(A[3], A[2], A[1], A[0], S[1], S[0]);
//    Decoder_2x4_Structural sim_DEC2(A[3], A[2], A[1], A[0], S[1], S[0]);
    
    initial 
    begin
        S=2'b00;
    end
    
    initial
    begin
        #200 S=2'b01;
        #200 S=2'b10;
        #200 S=2'b11;
    end
endmodule
```
---

# Simulation data

![Tb_DEC](/images/2022-02-28-DEC/tb.png)
