0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/lucet/semester/21s-hardware-system-design/lab04/prj/lab4/lab4.sim/sim_1/behav/xsim/glbl.v,1618275240,verilog,,,,glbl,,,,,,,,
C:/Users/lucet/semester/21s-hardware-system-design/lab04/prj/lab4/lab4.srcs/sources_1/ip/floating_point_MAC/sim/floating_point_MAC.vhd,1618275241,vhdl,,,,floating_point_mac,,,,,,,,
C:/Users/lucet/semester/21s-hardware-system-design/lab04/prj/lab4/lab4.srcs/sources_1/ip/xbip_multadd_MAC/sim/xbip_multadd_MAC.vhd,1618275241,vhdl,,,,xbip_multadd_mac,,,,,,,,
C:/Users/lucet/semester/21s-hardware-system-design/lab04/prj/lab4/lab4.srcs/sources_1/new/tb_float_fused.v,1618275241,verilog,,,,tb_float_fused,,,,,,,,
C:/Users/lucet/semester/21s-hardware-system-design/lab04/prj/lab4/lab4.srcs/sources_1/new/tb_integer_fused.v,1623753139,verilog,,,,tb_integer_fused,,,,,,,,
