{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1684664860241 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1684664860242 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 21 11:27:40 2023 " "Processing started: Sun May 21 11:27:40 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1684664860242 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684664860242 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off customComputer -c customComputer " "Command: quartus_map --read_settings_files=on --write_settings_files=off customComputer -c customComputer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684664860242 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "16 " "Parallel compilation is enabled and will use up to 16 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1684664860706 ""}
{ "Warning" "WQCU_PARALLEL_TOO_MANY_PROCESSORS" "16 6 " "Parallel compilation is enabled for 16 processors, but there are only 6 processors in the system. Runtime may increase due to over usage of the processor space." {  } {  } 0 20031 "Parallel compilation is enabled for %1!i! processors, but there are only %2!i! processors in the system. Runtime may increase due to over usage of the processor space." 0 0 "Analysis & Synthesis" 0 -1 1684664860706 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "nRESET nreset z80_top_direct_n.v(32) " "Verilog HDL Declaration information at z80_top_direct_n.v(32): object \"nRESET\" differs only in case from object \"nreset\" in the same scope" {  } { { "z80_top_direct_n.v" "" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/z80_top_direct_n.v" 32 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1684664866707 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CLK clk z80_top_direct_n.v(35) " "Verilog HDL Declaration information at z80_top_direct_n.v(35): object \"CLK\" differs only in case from object \"clk\" in the same scope" {  } { { "z80_top_direct_n.v" "" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/z80_top_direct_n.v" 35 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1684664866707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "z80_top_direct_n.v 1 1 " "Found 1 design units, including 1 entities, in source file z80_top_direct_n.v" { { "Info" "ISGN_ENTITY_NAME" "1 z80_top_direct_n " "Found entity 1: z80_top_direct_n" {  } { { "z80_top_direct_n.v" "" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/z80_top_direct_n.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684664866708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684664866708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file vcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 VCounter " "Found entity 1: VCounter" {  } { { "VCounter.v" "" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/VCounter.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684664866710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684664866710 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "test.v(18) " "Verilog HDL information at test.v(18): always construct contains both blocking and non-blocking assignments" {  } { { "test.v" "" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/test.v" 18 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1684664866711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.v 1 1 " "Found 1 design units, including 1 entities, in source file test.v" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.v" "" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/test.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684664866711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684664866711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sequencer.v 1 1 " "Found 1 design units, including 1 entities, in source file sequencer.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer " "Found entity 1: sequencer" {  } { { "sequencer.v" "" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/sequencer.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684664866712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684664866712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "resets.v 1 1 " "Found 1 design units, including 1 entities, in source file resets.v" { { "Info" "ISGN_ENTITY_NAME" "1 resets " "Found entity 1: resets" {  } { { "resets.v" "" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/resets.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684664866714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684664866714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_latch.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_latch.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_latch " "Found entity 1: reg_latch" {  } { { "reg_latch.v" "" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/reg_latch.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684664866715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684664866715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "reg_file.v" "" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/reg_file.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684664866717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684664866717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_control.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_control " "Found entity 1: reg_control" {  } { { "reg_control.v" "" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/reg_control.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684664866718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684664866718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/ram.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684664866720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684664866720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2test.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2test.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "ps2Test.v" "" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/ps2Test.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684664866721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684664866721 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ps2.v(52) " "Verilog HDL information at ps2.v(52): always construct contains both blocking and non-blocking assignments" {  } { { "ps2.v" "" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/ps2.v" 52 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1684664866722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2.v" { { "Info" "ISGN_ENTITY_NAME" "1 ps2 " "Found entity 1: ps2" {  } { { "ps2.v" "" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/ps2.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684664866722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684664866722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pla_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file pla_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 pla_decode " "Found entity 1: pla_decode" {  } { { "pla_decode.v" "" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/pla_decode.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684664866724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684664866724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pin_control.v 1 1 " "Found 1 design units, including 1 entities, in source file pin_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 pin_control " "Found entity 1: pin_control" {  } { { "pin_control.v" "" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/pin_control.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684664866726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684664866726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_ifc.v 1 1 " "Found 1 design units, including 1 entities, in source file memory_ifc.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_ifc " "Found entity 1: memory_ifc" {  } { { "memory_ifc.v" "" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/memory_ifc.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684664866727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684664866727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.v 1 1 " "Found 1 design units, including 1 entities, in source file ir.v" { { "Info" "ISGN_ENTITY_NAME" "1 ir " "Found entity 1: ir" {  } { { "ir.v" "" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/ir.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684664866728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684664866728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interrupts.v 1 1 " "Found 1 design units, including 1 entities, in source file interrupts.v" { { "Info" "ISGN_ENTITY_NAME" "1 interrupts " "Found entity 1: interrupts" {  } { { "interrupts.v" "" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/interrupts.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684664866730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684664866730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inc_dec_2bit.v 1 1 " "Found 1 design units, including 1 entities, in source file inc_dec_2bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 inc_dec_2bit " "Found entity 1: inc_dec_2bit" {  } { { "inc_dec_2bit.v" "" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/inc_dec_2bit.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684664866731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684664866731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inc_dec.v 1 1 " "Found 1 design units, including 1 entities, in source file inc_dec.v" { { "Info" "ISGN_ENTITY_NAME" "1 inc_dec " "Found entity 1: inc_dec" {  } { { "inc_dec.v" "" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/inc_dec.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684664866732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684664866732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file hcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 HCounter " "Found entity 1: HCounter" {  } { { "HCounter.v" "" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/HCounter.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684664866734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684664866734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute.v 1 1 " "Found 1 design units, including 1 entities, in source file execute.v" { { "Info" "ISGN_ENTITY_NAME" "1 execute " "Found entity 1: execute" {  } { { "execute.v" "" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/execute.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684664866754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684664866754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode_state.v 1 1 " "Found 1 design units, including 1 entities, in source file decode_state.v" { { "Info" "ISGN_ENTITY_NAME" "1 decode_state " "Found entity 1: decode_state" {  } { { "decode_state.v" "" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/decode_state.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684664866755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684664866755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_switch_mask.v 1 1 " "Found 1 design units, including 1 entities, in source file data_switch_mask.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_switch_mask " "Found entity 1: data_switch_mask" {  } { { "data_switch_mask.v" "" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/data_switch_mask.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684664866757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684664866757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_switch.v 1 1 " "Found 1 design units, including 1 entities, in source file data_switch.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_switch " "Found entity 1: data_switch" {  } { { "data_switch.v" "" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/data_switch.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684664866758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684664866758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_pins.v 1 1 " "Found 1 design units, including 1 entities, in source file data_pins.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_pins " "Found entity 1: data_pins" {  } { { "data_pins.v" "" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/data_pins.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684664866759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684664866759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_pins_n.v 1 1 " "Found 1 design units, including 1 entities, in source file control_pins_n.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_pins_n " "Found entity 1: control_pins_n" {  } { { "control_pins_n.v" "" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/control_pins_n.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684664866761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684664866761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_delay " "Found entity 1: clk_delay" {  } { { "clk_delay.v" "" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/clk_delay.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684664866762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684664866762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_switch.v 1 1 " "Found 1 design units, including 1 entities, in source file bus_switch.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_switch " "Found entity 1: bus_switch" {  } { { "bus_switch.v" "" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/bus_switch.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684664866763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684664866763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_control.v 1 1 " "Found 1 design units, including 1 entities, in source file bus_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_control " "Found entity 1: bus_control" {  } { { "bus_control.v" "" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/bus_control.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684664866765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684664866765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_slice.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_slice.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_slice " "Found entity 1: alu_slice" {  } { { "alu_slice.v" "" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/alu_slice.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684664866766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684664866766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_shifter_core.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_shifter_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_shifter_core " "Found entity 1: alu_shifter_core" {  } { { "alu_shifter_core.v" "" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/alu_shifter_core.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684664866767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684664866767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_select.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_select.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_select " "Found entity 1: alu_select" {  } { { "alu_select.v" "" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/alu_select.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684664866768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684664866768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_prep_daa.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_prep_daa.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_prep_daa " "Found entity 1: alu_prep_daa" {  } { { "alu_prep_daa.v" "" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/alu_prep_daa.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684664866770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684664866770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_mux_8.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_mux_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_mux_8 " "Found entity 1: alu_mux_8" {  } { { "alu_mux_8.v" "" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/alu_mux_8.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684664866771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684664866771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_mux_4.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_mux_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_mux_4 " "Found entity 1: alu_mux_4" {  } { { "alu_mux_4.v" "" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/alu_mux_4.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684664866772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684664866772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_mux_3z.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_mux_3z.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_mux_3z " "Found entity 1: alu_mux_3z" {  } { { "alu_mux_3z.v" "" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/alu_mux_3z.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684664866774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684664866774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_mux_2z.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_mux_2z.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_mux_2z " "Found entity 1: alu_mux_2z" {  } { { "alu_mux_2z.v" "" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/alu_mux_2z.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684664866775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684664866775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_mux_2.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_mux_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_mux_2 " "Found entity 1: alu_mux_2" {  } { { "alu_mux_2.v" "" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/alu_mux_2.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684664866776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684664866776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_flags.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_flags.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_flags " "Found entity 1: alu_flags" {  } { { "alu_flags.v" "" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/alu_flags.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684664866778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684664866778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_core.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_core " "Found entity 1: alu_core" {  } { { "alu_core.v" "" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/alu_core.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684664866779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684664866779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_control.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_control " "Found entity 1: alu_control" {  } { { "alu_control.v" "" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/alu_control.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684664866780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684664866780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_bit_select.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_bit_select.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_bit_select " "Found entity 1: alu_bit_select" {  } { { "alu_bit_select.v" "" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/alu_bit_select.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684664866782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684664866782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/alu.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684664866783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684664866783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "address_pins.v 1 1 " "Found 1 design units, including 1 entities, in source file address_pins.v" { { "Info" "ISGN_ENTITY_NAME" "1 address_pins " "Found entity 1: address_pins" {  } { { "address_pins.v" "" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/address_pins.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684664866785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684664866785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "address_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file address_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 address_mux " "Found entity 1: address_mux" {  } { { "address_mux.v" "" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/address_mux.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684664866786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684664866786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "address_latch.v 1 1 " "Found 1 design units, including 1 entities, in source file address_latch.v" { { "Info" "ISGN_ENTITY_NAME" "1 address_latch " "Found entity 1: address_latch" {  } { { "address_latch.v" "" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/address_latch.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684664866787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684664866787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "customcomputer.v 1 1 " "Found 1 design units, including 1 entities, in source file customcomputer.v" { { "Info" "ISGN_ENTITY_NAME" "1 customComputer " "Found entity 1: customComputer" {  } { { "customComputer.v" "" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/customComputer.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684664866789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684664866789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.v" "" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/rom.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684664866790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684664866790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_pll.v" "" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/vga_pll.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684664866791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684664866791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_pll/vga_pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_pll/vga_pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll_0002 " "Found entity 1: vga_pll_0002" {  } { { "vga_pll/vga_pll_0002.v" "" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/vga_pll/vga_pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684664866793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684664866793 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "vgaController.v(65) " "Verilog HDL information at vgaController.v(65): always construct contains both blocking and non-blocking assignments" {  } { { "vgaController.v" "" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/vgaController.v" 65 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1684664866794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgacontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file vgacontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vgaController " "Found entity 1: vgaController" {  } { { "vgaController.v" "" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/vgaController.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684664866794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684664866794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vram.v 1 1 " "Found 1 design units, including 1 entities, in source file vram.v" { { "Info" "ISGN_ENTITY_NAME" "1 vram " "Found entity 1: vram" {  } { { "vram.v" "" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/vram.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684664866796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684664866796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spriterom.v 1 1 " "Found 1 design units, including 1 entities, in source file spriterom.v" { { "Info" "ISGN_ENTITY_NAME" "1 spriteRom " "Found entity 1: spriteRom" {  } { { "spriteRom.v" "" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/spriteRom.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684664866797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684664866797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cram.v 1 1 " "Found 1 design units, including 1 entities, in source file cram.v" { { "Info" "ISGN_ENTITY_NAME" "1 cram " "Found entity 1: cram" {  } { { "cram.v" "" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/cram.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684664866798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684664866798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cramcontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file cramcontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 cramController " "Found entity 1: cramController" {  } { { "cramController.v" "" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/cramController.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684664866800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684664866800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "charrom.v 1 1 " "Found 1 design units, including 1 entities, in source file charrom.v" { { "Info" "ISGN_ENTITY_NAME" "1 charRom " "Found entity 1: charRom" {  } { { "charRom.v" "" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/charRom.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684664866801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684664866801 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "vga_clk customComputer.v(129) " "Verilog HDL Implicit Net warning at customComputer.v(129): created implicit net for \"vga_clk\"" {  } { { "customComputer.v" "" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/customComputer.v" 129 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684664866801 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "is_charLayer vgaController.v(249) " "Verilog HDL Implicit Net warning at vgaController.v(249): created implicit net for \"is_charLayer\"" {  } { { "vgaController.v" "" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/vgaController.v" 249 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684664866801 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "vgaController vgaController.v(35) " "Verilog HDL Parameter Declaration warning at vgaController.v(35): Parameter Declaration in module \"vgaController\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "vgaController.v" "" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/vgaController.v" 35 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1684664866874 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "vgaController vgaController.v(36) " "Verilog HDL Parameter Declaration warning at vgaController.v(36): Parameter Declaration in module \"vgaController\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "vgaController.v" "" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/vgaController.v" 36 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1684664866874 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "vgaController vgaController.v(37) " "Verilog HDL Parameter Declaration warning at vgaController.v(37): Parameter Declaration in module \"vgaController\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "vgaController.v" "" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/vgaController.v" 37 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1684664866874 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "vgaController vgaController.v(38) " "Verilog HDL Parameter Declaration warning at vgaController.v(38): Parameter Declaration in module \"vgaController\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "vgaController.v" "" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/vgaController.v" 38 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1684664866874 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "vgaController vgaController.v(39) " "Verilog HDL Parameter Declaration warning at vgaController.v(39): Parameter Declaration in module \"vgaController\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "vgaController.v" "" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/vgaController.v" 39 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1684664866874 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "vgaController vgaController.v(40) " "Verilog HDL Parameter Declaration warning at vgaController.v(40): Parameter Declaration in module \"vgaController\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "vgaController.v" "" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/vgaController.v" 40 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1684664866874 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "vgaController vgaController.v(41) " "Verilog HDL Parameter Declaration warning at vgaController.v(41): Parameter Declaration in module \"vgaController\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "vgaController.v" "" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/vgaController.v" 41 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1684664866874 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "vgaController vgaController.v(42) " "Verilog HDL Parameter Declaration warning at vgaController.v(42): Parameter Declaration in module \"vgaController\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "vgaController.v" "" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/vgaController.v" 42 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1684664866874 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "vgaController vgaController.v(45) " "Verilog HDL Parameter Declaration warning at vgaController.v(45): Parameter Declaration in module \"vgaController\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "vgaController.v" "" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/vgaController.v" 45 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1684664866874 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "vgaController vgaController.v(46) " "Verilog HDL Parameter Declaration warning at vgaController.v(46): Parameter Declaration in module \"vgaController\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "vgaController.v" "" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/vgaController.v" 46 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1684664866874 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "vgaController vgaController.v(47) " "Verilog HDL Parameter Declaration warning at vgaController.v(47): Parameter Declaration in module \"vgaController\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "vgaController.v" "" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/vgaController.v" 47 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1684664866874 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "vgaController vgaController.v(48) " "Verilog HDL Parameter Declaration warning at vgaController.v(48): Parameter Declaration in module \"vgaController\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "vgaController.v" "" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/vgaController.v" 48 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1684664866874 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "vgaController vgaController.v(49) " "Verilog HDL Parameter Declaration warning at vgaController.v(49): Parameter Declaration in module \"vgaController\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "vgaController.v" "" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/vgaController.v" 49 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1684664866874 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "vgaController vgaController.v(50) " "Verilog HDL Parameter Declaration warning at vgaController.v(50): Parameter Declaration in module \"vgaController\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "vgaController.v" "" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/vgaController.v" 50 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1684664866874 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "cramController cramController.v(36) " "Verilog HDL Parameter Declaration warning at cramController.v(36): Parameter Declaration in module \"cramController\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "cramController.v" "" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/cramController.v" 36 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1684664866875 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "cramController cramController.v(37) " "Verilog HDL Parameter Declaration warning at cramController.v(37): Parameter Declaration in module \"cramController\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "cramController.v" "" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/cramController.v" 37 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1684664866875 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "cramController cramController.v(38) " "Verilog HDL Parameter Declaration warning at cramController.v(38): Parameter Declaration in module \"cramController\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "cramController.v" "" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/cramController.v" 38 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1684664866875 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "cramController cramController.v(39) " "Verilog HDL Parameter Declaration warning at cramController.v(39): Parameter Declaration in module \"cramController\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "cramController.v" "" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/cramController.v" 39 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1684664866875 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "customComputer " "Elaborating entity \"customComputer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1684664866937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2 ps2:ps2_inst " "Elaborating entity \"ps2\" for hierarchy \"ps2:ps2_inst\"" {  } { { "customComputer.v" "ps2_inst" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/customComputer.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684664866971 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "newDataAvailable ps2.v(17) " "Verilog HDL or VHDL warning at ps2.v(17): object \"newDataAvailable\" assigned a value but never read" {  } { { "ps2.v" "" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/ps2.v" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1684664866971 "|customComputer|ps2:ps2_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ps2.v(57) " "Verilog HDL assignment warning at ps2.v(57): truncated value with size 32 to match size of target (16)" {  } { { "ps2.v" "" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/ps2.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684664866972 "|customComputer|ps2:ps2_inst"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "ps2.v(104) " "Verilog HDL Case Statement warning at ps2.v(104): case item expression covers a value already covered by a previous case item" {  } { { "ps2.v" "" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/ps2.v" 104 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1684664866972 "|customComputer|ps2:ps2_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "z80_top_direct_n z80_top_direct_n:inst1 " "Elaborating entity \"z80_top_direct_n\" for hierarchy \"z80_top_direct_n:inst1\"" {  } { { "customComputer.v" "inst1" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/customComputer.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684664866983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_delay z80_top_direct_n:inst1\|clk_delay:clk_delay_ " "Elaborating entity \"clk_delay\" for hierarchy \"z80_top_direct_n:inst1\|clk_delay:clk_delay_\"" {  } { { "coremodules.vh" "clk_delay_" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/coremodules.vh" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684664866992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_state z80_top_direct_n:inst1\|decode_state:decode_state_ " "Elaborating entity \"decode_state\" for hierarchy \"z80_top_direct_n:inst1\|decode_state:decode_state_\"" {  } { { "coremodules.vh" "decode_state_" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/coremodules.vh" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684664866999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "execute z80_top_direct_n:inst1\|execute:execute_ " "Elaborating entity \"execute\" for hierarchy \"z80_top_direct_n:inst1\|execute:execute_\"" {  } { { "coremodules.vh" "execute_" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/coremodules.vh" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684664867006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interrupts z80_top_direct_n:inst1\|interrupts:interrupts_ " "Elaborating entity \"interrupts\" for hierarchy \"z80_top_direct_n:inst1\|interrupts:interrupts_\"" {  } { { "coremodules.vh" "interrupts_" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/coremodules.vh" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684664867025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ir z80_top_direct_n:inst1\|ir:ir_ " "Elaborating entity \"ir\" for hierarchy \"z80_top_direct_n:inst1\|ir:ir_\"" {  } { { "coremodules.vh" "ir_" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/coremodules.vh" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684664867034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pin_control z80_top_direct_n:inst1\|pin_control:pin_control_ " "Elaborating entity \"pin_control\" for hierarchy \"z80_top_direct_n:inst1\|pin_control:pin_control_\"" {  } { { "coremodules.vh" "pin_control_" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/coremodules.vh" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684664867043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pla_decode z80_top_direct_n:inst1\|pla_decode:pla_decode_ " "Elaborating entity \"pla_decode\" for hierarchy \"z80_top_direct_n:inst1\|pla_decode:pla_decode_\"" {  } { { "coremodules.vh" "pla_decode_" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/coremodules.vh" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684664867053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "resets z80_top_direct_n:inst1\|resets:resets_ " "Elaborating entity \"resets\" for hierarchy \"z80_top_direct_n:inst1\|resets:resets_\"" {  } { { "coremodules.vh" "resets_" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/coremodules.vh" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684664867061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_ifc z80_top_direct_n:inst1\|memory_ifc:memory_ifc_ " "Elaborating entity \"memory_ifc\" for hierarchy \"z80_top_direct_n:inst1\|memory_ifc:memory_ifc_\"" {  } { { "coremodules.vh" "memory_ifc_" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/coremodules.vh" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684664867068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer z80_top_direct_n:inst1\|sequencer:sequencer_ " "Elaborating entity \"sequencer\" for hierarchy \"z80_top_direct_n:inst1\|sequencer:sequencer_\"" {  } { { "coremodules.vh" "sequencer_" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/coremodules.vh" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684664867075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_control z80_top_direct_n:inst1\|alu_control:alu_control_ " "Elaborating entity \"alu_control\" for hierarchy \"z80_top_direct_n:inst1\|alu_control:alu_control_\"" {  } { { "coremodules.vh" "alu_control_" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/coremodules.vh" 339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684664867081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_mux_4 z80_top_direct_n:inst1\|alu_control:alu_control_\|alu_mux_4:b2v_inst_cond_mux " "Elaborating entity \"alu_mux_4\" for hierarchy \"z80_top_direct_n:inst1\|alu_control:alu_control_\|alu_mux_4:b2v_inst_cond_mux\"" {  } { { "alu_control.v" "b2v_inst_cond_mux" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/alu_control.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684664867088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_mux_8 z80_top_direct_n:inst1\|alu_control:alu_control_\|alu_mux_8:b2v_inst_shift_mux " "Elaborating entity \"alu_mux_8\" for hierarchy \"z80_top_direct_n:inst1\|alu_control:alu_control_\|alu_mux_8:b2v_inst_shift_mux\"" {  } { { "alu_control.v" "b2v_inst_shift_mux" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/alu_control.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684664867095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_select z80_top_direct_n:inst1\|alu_select:alu_select_ " "Elaborating entity \"alu_select\" for hierarchy \"z80_top_direct_n:inst1\|alu_select:alu_select_\"" {  } { { "coremodules.vh" "alu_select_" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/coremodules.vh" 376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684664867101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_flags z80_top_direct_n:inst1\|alu_flags:alu_flags_ " "Elaborating entity \"alu_flags\" for hierarchy \"z80_top_direct_n:inst1\|alu_flags:alu_flags_\"" {  } { { "coremodules.vh" "alu_flags_" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/coremodules.vh" 418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684664867108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_mux_2 z80_top_direct_n:inst1\|alu_flags:alu_flags_\|alu_mux_2:b2v_inst_mux_cf " "Elaborating entity \"alu_mux_2\" for hierarchy \"z80_top_direct_n:inst1\|alu_flags:alu_flags_\|alu_mux_2:b2v_inst_mux_cf\"" {  } { { "alu_flags.v" "b2v_inst_mux_cf" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/alu_flags.v" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684664867115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu z80_top_direct_n:inst1\|alu:alu_ " "Elaborating entity \"alu\" for hierarchy \"z80_top_direct_n:inst1\|alu:alu_\"" {  } { { "coremodules.vh" "alu_" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/coremodules.vh" 461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684664867122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_core z80_top_direct_n:inst1\|alu:alu_\|alu_core:b2v_core " "Elaborating entity \"alu_core\" for hierarchy \"z80_top_direct_n:inst1\|alu:alu_\|alu_core:b2v_core\"" {  } { { "alu.v" "b2v_core" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/alu.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684664867130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_slice z80_top_direct_n:inst1\|alu:alu_\|alu_core:b2v_core\|alu_slice:b2v_alu_slice_bit_0 " "Elaborating entity \"alu_slice\" for hierarchy \"z80_top_direct_n:inst1\|alu:alu_\|alu_core:b2v_core\|alu_slice:b2v_alu_slice_bit_0\"" {  } { { "alu_core.v" "b2v_alu_slice_bit_0" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/alu_core.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684664867143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_bit_select z80_top_direct_n:inst1\|alu:alu_\|alu_bit_select:b2v_input_bit_select " "Elaborating entity \"alu_bit_select\" for hierarchy \"z80_top_direct_n:inst1\|alu:alu_\|alu_bit_select:b2v_input_bit_select\"" {  } { { "alu.v" "b2v_input_bit_select" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/alu.v" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684664867151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_shifter_core z80_top_direct_n:inst1\|alu:alu_\|alu_shifter_core:b2v_input_shift " "Elaborating entity \"alu_shifter_core\" for hierarchy \"z80_top_direct_n:inst1\|alu:alu_\|alu_shifter_core:b2v_input_shift\"" {  } { { "alu.v" "b2v_input_shift" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/alu.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684664867158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_mux_2z z80_top_direct_n:inst1\|alu:alu_\|alu_mux_2z:b2v_op1_latch_mux_high " "Elaborating entity \"alu_mux_2z\" for hierarchy \"z80_top_direct_n:inst1\|alu:alu_\|alu_mux_2z:b2v_op1_latch_mux_high\"" {  } { { "alu.v" "b2v_op1_latch_mux_high" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/alu.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684664867165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_mux_3z z80_top_direct_n:inst1\|alu:alu_\|alu_mux_3z:b2v_op1_latch_mux_low " "Elaborating entity \"alu_mux_3z\" for hierarchy \"z80_top_direct_n:inst1\|alu:alu_\|alu_mux_3z:b2v_op1_latch_mux_low\"" {  } { { "alu.v" "b2v_op1_latch_mux_low" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/alu.v" 341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684664867171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_prep_daa z80_top_direct_n:inst1\|alu:alu_\|alu_prep_daa:b2v_prep_daa " "Elaborating entity \"alu_prep_daa\" for hierarchy \"z80_top_direct_n:inst1\|alu:alu_\|alu_prep_daa:b2v_prep_daa\"" {  } { { "alu.v" "b2v_prep_daa" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/alu.v" 377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684664867182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file z80_top_direct_n:inst1\|reg_file:reg_file_ " "Elaborating entity \"reg_file\" for hierarchy \"z80_top_direct_n:inst1\|reg_file:reg_file_\"" {  } { { "coremodules.vh" "reg_file_" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/coremodules.vh" 497 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684664867189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_latch z80_top_direct_n:inst1\|reg_file:reg_file_\|reg_latch:b2v_latch_af2_hi " "Elaborating entity \"reg_latch\" for hierarchy \"z80_top_direct_n:inst1\|reg_file:reg_file_\|reg_latch:b2v_latch_af2_hi\"" {  } { { "reg_file.v" "b2v_latch_af2_hi" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/reg_file.v" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684664867196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_control z80_top_direct_n:inst1\|reg_control:reg_control_ " "Elaborating entity \"reg_control\" for hierarchy \"z80_top_direct_n:inst1\|reg_control:reg_control_\"" {  } { { "coremodules.vh" "reg_control_" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/coremodules.vh" 544 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684664867209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "address_latch z80_top_direct_n:inst1\|address_latch:address_latch_ " "Elaborating entity \"address_latch\" for hierarchy \"z80_top_direct_n:inst1\|address_latch:address_latch_\"" {  } { { "coremodules.vh" "address_latch_" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/coremodules.vh" 560 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684664867217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "address_mux z80_top_direct_n:inst1\|address_latch:address_latch_\|address_mux:b2v_inst7 " "Elaborating entity \"address_mux\" for hierarchy \"z80_top_direct_n:inst1\|address_latch:address_latch_\|address_mux:b2v_inst7\"" {  } { { "address_latch.v" "b2v_inst7" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/address_latch.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684664867224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inc_dec z80_top_direct_n:inst1\|address_latch:address_latch_\|inc_dec:b2v_inst_inc_dec " "Elaborating entity \"inc_dec\" for hierarchy \"z80_top_direct_n:inst1\|address_latch:address_latch_\|inc_dec:b2v_inst_inc_dec\"" {  } { { "address_latch.v" "b2v_inst_inc_dec" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/address_latch.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684664867231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inc_dec_2bit z80_top_direct_n:inst1\|address_latch:address_latch_\|inc_dec:b2v_inst_inc_dec\|inc_dec_2bit:b2v_dual_adder_0 " "Elaborating entity \"inc_dec_2bit\" for hierarchy \"z80_top_direct_n:inst1\|address_latch:address_latch_\|inc_dec:b2v_inst_inc_dec\|inc_dec_2bit:b2v_dual_adder_0\"" {  } { { "inc_dec.v" "b2v_dual_adder_0" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/inc_dec.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684664867238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_control z80_top_direct_n:inst1\|bus_control:bus_control_ " "Elaborating entity \"bus_control\" for hierarchy \"z80_top_direct_n:inst1\|bus_control:bus_control_\"" {  } { { "coremodules.vh" "bus_control_" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/coremodules.vh" 566 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684664867248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_switch z80_top_direct_n:inst1\|bus_switch:bus_switch_ " "Elaborating entity \"bus_switch\" for hierarchy \"z80_top_direct_n:inst1\|bus_switch:bus_switch_\"" {  } { { "coremodules.vh" "bus_switch_" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/coremodules.vh" 579 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684664867256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_switch z80_top_direct_n:inst1\|data_switch:sw2_ " "Elaborating entity \"data_switch\" for hierarchy \"z80_top_direct_n:inst1\|data_switch:sw2_\"" {  } { { "core.vh" "sw2_" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/core.vh" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684664867263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_switch_mask z80_top_direct_n:inst1\|data_switch_mask:sw1_ " "Elaborating entity \"data_switch_mask\" for hierarchy \"z80_top_direct_n:inst1\|data_switch_mask:sw1_\"" {  } { { "core.vh" "sw1_" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/core.vh" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684664867270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "address_pins z80_top_direct_n:inst1\|address_pins:address_pins_ " "Elaborating entity \"address_pins\" for hierarchy \"z80_top_direct_n:inst1\|address_pins:address_pins_\"" {  } { { "z80_top_direct_n.v" "address_pins_" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/z80_top_direct_n.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684664867289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_pins z80_top_direct_n:inst1\|data_pins:data_pins_ " "Elaborating entity \"data_pins\" for hierarchy \"z80_top_direct_n:inst1\|data_pins:data_pins_\"" {  } { { "z80_top_direct_n.v" "data_pins_" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/z80_top_direct_n.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684664867298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_pins_n z80_top_direct_n:inst1\|control_pins_n:control_pins_ " "Elaborating entity \"control_pins_n\" for hierarchy \"z80_top_direct_n:inst1\|control_pins_n:control_pins_\"" {  } { { "z80_top_direct_n.v" "control_pins_" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/z80_top_direct_n.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684664867304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:ram_inst " "Elaborating entity \"ram\" for hierarchy \"ram:ram_inst\"" {  } { { "customComputer.v" "ram_inst" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/customComputer.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684664867312 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "50830 0 50822 ram.v(17) " "Verilog HDL warning at ram.v(17): number of words (50830) in memory file does not match the number of elements in the address range \[0:50822\]" {  } { { "ram.v" "" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/ram.v" 17 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1684664867413 "|customComputer|ram:ram_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom rom:rom_inst " "Elaborating entity \"rom\" for hierarchy \"rom:rom_inst\"" {  } { { "customComputer.v" "rom_inst" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/customComputer.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684664889696 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "40000 0 12286 rom.v(15) " "Verilog HDL warning at rom.v(15): number of words (40000) in memory file does not match the number of elements in the address range \[0:12286\]" {  } { { "rom.v" "" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/rom.v" 15 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1684664889723 "|customComputer|rom:rom_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 rom.v(12) " "Net \"mem.data_a\" at rom.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "rom.v" "" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/rom.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684664889979 "|customComputer|rom:rom_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 rom.v(12) " "Net \"mem.waddr_a\" at rom.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "rom.v" "" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/rom.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684664889980 "|customComputer|rom:rom_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 rom.v(12) " "Net \"mem.we_a\" at rom.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "rom.v" "" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/rom.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684664889980 "|customComputer|rom:rom_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_pll:clkControl " "Elaborating entity \"vga_pll\" for hierarchy \"vga_pll:clkControl\"" {  } { { "customComputer.v" "clkControl" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/customComputer.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684664889987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll_0002 vga_pll:clkControl\|vga_pll_0002:vga_pll_inst " "Elaborating entity \"vga_pll_0002\" for hierarchy \"vga_pll:clkControl\|vga_pll_0002:vga_pll_inst\"" {  } { { "vga_pll.v" "vga_pll_inst" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/vga_pll.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684664889991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll vga_pll:clkControl\|vga_pll_0002:vga_pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"vga_pll:clkControl\|vga_pll_0002:vga_pll_inst\|altera_pll:altera_pll_i\"" {  } { { "vga_pll/vga_pll_0002.v" "altera_pll_i" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/vga_pll/vga_pll_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684664890023 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1684664890034 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_pll:clkControl\|vga_pll_0002:vga_pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"vga_pll:clkControl\|vga_pll_0002:vga_pll_inst\|altera_pll:altera_pll_i\"" {  } { { "vga_pll/vga_pll_0002.v" "" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/vga_pll/vga_pll_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684664890034 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_pll:clkControl\|vga_pll_0002:vga_pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"vga_pll:clkControl\|vga_pll_0002:vga_pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684664890035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684664890035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684664890035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684664890035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 25.175644 MHz " "Parameter \"output_clock_frequency0\" = \"25.175644 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684664890035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684664890035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684664890035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684664890035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684664890035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684664890035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684664890035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684664890035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684664890035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684664890035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684664890035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684664890035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684664890035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684664890035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684664890035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684664890035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684664890035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684664890035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684664890035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684664890035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684664890035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684664890035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684664890035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684664890035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684664890035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684664890035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684664890035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684664890035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684664890035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684664890035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684664890035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684664890035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684664890035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684664890035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684664890035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684664890035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684664890035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684664890035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684664890035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684664890035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684664890035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684664890035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684664890035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684664890035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684664890035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684664890035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684664890035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684664890035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684664890035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684664890035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684664890035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684664890035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684664890035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684664890035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684664890035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684664890035 ""}  } { { "vga_pll/vga_pll_0002.v" "" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/vga_pll/vga_pll_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1684664890035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vgaController vgaController:vC " "Elaborating entity \"vgaController\" for hierarchy \"vgaController:vC\"" {  } { { "customComputer.v" "vC" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/customComputer.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684664890037 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vgaController.v(62) " "Verilog HDL assignment warning at vgaController.v(62): truncated value with size 32 to match size of target (1)" {  } { { "vgaController.v" "" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/vgaController.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684664890038 "|customComputer|vgaController:vC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vgaController.v(63) " "Verilog HDL assignment warning at vgaController.v(63): truncated value with size 32 to match size of target (1)" {  } { { "vgaController.v" "" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/vgaController.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684664890038 "|customComputer|vgaController:vC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vgaController.v(75) " "Verilog HDL assignment warning at vgaController.v(75): truncated value with size 32 to match size of target (10)" {  } { { "vgaController.v" "" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/vgaController.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684664890039 "|customComputer|vgaController:vC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vgaController.v(84) " "Verilog HDL assignment warning at vgaController.v(84): truncated value with size 32 to match size of target (10)" {  } { { "vgaController.v" "" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/vgaController.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684664890039 "|customComputer|vgaController:vC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 vgaController.v(240) " "Verilog HDL assignment warning at vgaController.v(240): truncated value with size 32 to match size of target (11)" {  } { { "vgaController.v" "" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/vgaController.v" 240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684664890041 "|customComputer|vgaController:vC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 vgaController.v(241) " "Verilog HDL assignment warning at vgaController.v(241): truncated value with size 32 to match size of target (11)" {  } { { "vgaController.v" "" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/vgaController.v" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684664890041 "|customComputer|vgaController:vC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vgaController.v(244) " "Verilog HDL assignment warning at vgaController.v(244): truncated value with size 32 to match size of target (16)" {  } { { "vgaController.v" "" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/vgaController.v" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684664890041 "|customComputer|vgaController:vC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vgaController.v(245) " "Verilog HDL assignment warning at vgaController.v(245): truncated value with size 32 to match size of target (16)" {  } { { "vgaController.v" "" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/vgaController.v" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684664890041 "|customComputer|vgaController:vC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vram vgaController:vC\|vram:vram_L1 " "Elaborating entity \"vram\" for hierarchy \"vgaController:vC\|vram:vram_L1\"" {  } { { "vgaController.v" "vram_L1" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/vgaController.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684664890055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vram vgaController:vC\|vram:vram_L2 " "Elaborating entity \"vram\" for hierarchy \"vgaController:vC\|vram:vram_L2\"" {  } { { "vgaController.v" "vram_L2" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/vgaController.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684664890073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cramController vgaController:vC\|cramController:cRram_inst " "Elaborating entity \"cramController\" for hierarchy \"vgaController:vC\|cramController:cRram_inst\"" {  } { { "vgaController.v" "cRram_inst" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/vgaController.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684664890091 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 cramController.v(113) " "Verilog HDL assignment warning at cramController.v(113): truncated value with size 32 to match size of target (16)" {  } { { "cramController.v" "" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/cramController.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684664890093 "|customComputer|vgaController:vC|cramController:cRram_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 cramController.v(114) " "Verilog HDL assignment warning at cramController.v(114): truncated value with size 32 to match size of target (16)" {  } { { "cramController.v" "" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/cramController.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684664890093 "|customComputer|vgaController:vC|cramController:cRram_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 cramController.v(115) " "Verilog HDL assignment warning at cramController.v(115): truncated value with size 32 to match size of target (16)" {  } { { "cramController.v" "" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/cramController.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684664890094 "|customComputer|vgaController:vC|cramController:cRram_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 cramController.v(116) " "Verilog HDL assignment warning at cramController.v(116): truncated value with size 32 to match size of target (16)" {  } { { "cramController.v" "" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/cramController.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684664890094 "|customComputer|vgaController:vC|cramController:cRram_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cram vgaController:vC\|cramController:cRram_inst\|cram:cram1 " "Elaborating entity \"cram\" for hierarchy \"vgaController:vC\|cramController:cRram_inst\|cram:cram1\"" {  } { { "cramController.v" "cram1" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/cramController.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684664890109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cram vgaController:vC\|cramController:cRram_inst\|cram:cram2 " "Elaborating entity \"cram\" for hierarchy \"vgaController:vC\|cramController:cRram_inst\|cram:cram2\"" {  } { { "cramController.v" "cram2" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/cramController.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684664890119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cram vgaController:vC\|cramController:cRram_inst\|cram:cram3 " "Elaborating entity \"cram\" for hierarchy \"vgaController:vC\|cramController:cRram_inst\|cram:cram3\"" {  } { { "cramController.v" "cram3" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/cramController.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684664890129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cram vgaController:vC\|cramController:cRram_inst\|cram:cram4 " "Elaborating entity \"cram\" for hierarchy \"vgaController:vC\|cramController:cRram_inst\|cram:cram4\"" {  } { { "cramController.v" "cram4" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/cramController.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684664890140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "charRom vgaController:vC\|charRom:charRom_inst " "Elaborating entity \"charRom\" for hierarchy \"vgaController:vC\|charRom:charRom_inst\"" {  } { { "vgaController.v" "charRom_inst" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/vgaController.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684664890151 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "65536 0 16383 charRom.v(16) " "Verilog HDL warning at charRom.v(16): number of words (65536) in memory file does not match the number of elements in the address range \[0:16383\]" {  } { { "charRom.v" "" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/charRom.v" 16 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1684664890278 "|customComputer|vgaController:vC|charRom:charRom_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spriteRom vgaController:vC\|spriteRom:spriteRom_inst " "Elaborating entity \"spriteRom\" for hierarchy \"vgaController:vC\|spriteRom:spriteRom_inst\"" {  } { { "vgaController.v" "spriteRom_inst" { Text "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/vgaController.v" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684664930279 ""}
