{"pageProps":{"posts":[{"content":"\n## Intro\n\nP4ëŠ” Programmable Switch, ì¦‰ Hardwareì— ë¬¶ì—¬ìˆëŠ” Softwareë¥¼ í†µí•´ DataPlaneì„ ì‚¬ìš©í•˜ëŠ” ê²ƒì´ ì•„ë‹Œ í•„ìš”ì— ë”°ë¼ Switchì˜ DataPlaneì„ ì§ì ‘ Programmingí•˜ì—¬ ì‚¬ìš©í•˜ëŠ” ìƒˆë¡œìš´ ë°©ë²•ë¡ ì„ ì œì‹œí•œë‹¤.\n\n## History\n\nì˜ˆì „ Postingì—ì„œ [ğŸ”— OpenFlow](/posts/openflow)ì™€ [ğŸ”— SDN](/posts/sdn)ì— ëŒ€í•´ì„œ ë‹¤ë£¬ ì ì´ ìˆë‹¤. ì´ë•Œ, P4ì— ëŒ€í•´ì„œ ê°„ëµíˆ ì•Œì•„ë³´ê³  ì§€ë‚˜ê°”ì—ˆëŠ”ë°, í•´ë‹¹ Postingì—ì„œëŠ” ì´ë¥¼ ìì„¸íˆ ë‹¤ë£° ê²ƒì´ë‹¤. ë§Œì•½, ì´ì— ëŒ€í•œ ê°œë…ì´ ì¡í˜€ìˆì§€ ì•Šë‹¤ë©´, í•´ë‹¹ Postingì„ ì´í•´í•˜ê¸° ì–´ë µë‹¤. ë”°ë¼ì„œ, SDNê³¼ OpenFlow ê´€ë ¨ Postingì„ ë¨¼ì € ì½ê³  ë‹¤ì‹œ ëŒì•„ì˜¤ê¸°ë¥¼ ë°”ë€ë‹¤.\n\në¨¼ì €, P4ì˜ ì´ˆê¸° ì‹œì‘ì€ OpenFlowì˜ ì„±ì¥ê³¼ ì—°ê´€ì´ ìˆë‹¤. OpenFlowëŠ” ê¸°ì¡´ì˜ Switchë¥¼ Data Planeê³¼ Control Planeìœ¼ë¡œ ë‚˜ëˆ„ì–´ Control Planeì„ ì™¸ë¶€ Server(Controller)ë¡œ ì˜®ê¸°ê³  ì´ë“¤ì€ OpenFlow Protocolì„ í†µí•´ì„œ Switchì˜ Data Palenì„ ì œì–´í•˜ê³ ì í–ˆë‹¤. OpenFlowì˜ ì‚¬ìš©ì´ ê°€ì†í™”ë˜ë©´ì„œ ê³„ì†í•´ì„œ ìƒˆë¡œìš´ versionì´ updateë˜ì—ˆê³ , 1.0ì—ì„œ 1.5ê¹Œì§€ ë„ë‹¬í•˜ê²Œ ë˜ì—ˆë‹¤. ê·¸ëŸ°ë°, ì—¬ëŸ¬ Usecaseì™€ Protocolì„ ì§€ì›í•˜ê¸° ìœ„í•´ì„œ ì ì  ë¹„ëŒ€í•´ì§€ëŠ” Headerë¥¼ ë§ˆì£¼ì¹˜ê²Œ ëœë‹¤. ì´ëŠ” í†µì‹  ì†ë„ì˜ ì €í•˜ë¥¼ ì•¼ê¸°í•  ë¿ë§Œ ì•„ë‹ˆë¼ ê¸°ì¡´ì˜ ìœ ì—°í•œ ì‹œìŠ¤í…œì„ ë§Œë“¤ê³ ìí•œ OpenFlowì˜ íƒ„ìƒ ë°°ê²½ê³¼ë„ ê±°ë¦¬ê°€ ìˆê²Œ ëœë‹¤. ë”°ë¼ì„œ, Data Planeì„ í•„ìš”ì— ë”°ë¼ Protocol, Header, Algorithmì„ í¬í•¨í•˜ì—¬ Programmingìœ¼ë¡œ êµ¬í˜„í•˜ì—¬ ì‚¬ìš©í•˜ë©´ ì¢‹ì§€ ì•Šì„ê¹Œë¼ëŠ” ë°œìƒì—ì„œ ì‹œì‘ëœ ê²ƒì´ P4ì´ë‹¤. ê·¸ë ‡ê¸°ì— P4ì˜ full nameì´ **Programming Protocol-independent Packet processors**ì¸ ê²ƒì´ë‹¤.\n\nì´ë ‡ê²Œ ì‹œì‘ëœ ProjectëŠ” ì ì  ë¹„ëŒ€í•´ì§€ë©°, ì›ë˜ëŠ” Programmable Switchë¥¼ ìœ„í•œ ì–¸ì–´ë¥¼ ëª©ì ìœ¼ë¡œ í–ˆë‹¤ë©´ í˜„ì¬ì—ëŠ” ì—¬ëŸ¬ ëª©ì ì˜ ì¥ë¹„(target)ì„ ì§€ì›í•˜ëŠ” ì–¸ì–´ë¡œ í™•ì¥ë˜ì—ˆë‹¤. ë”°ë¼ì„œ, P4ë¥¼ í•œ ë¬¸ì¥ìœ¼ë¡œ ì •ì˜í•˜ë¼ê³  í•˜ë©´, **Programmable Targetì˜ Data Planeì„ Programmingí•˜ëŠ” ì–¸ì–´**ë¼ê³  í•  ìˆ˜ ìˆë‹¤.\n\n## ë™ì‘ì›ë¦¬\n\nP4ë¥¼ í†µí•œ Programmingì„ í†µí•´ì„œ ìš°ë¦¬ê°€ ìµœì¢…ì ìœ¼ë¡œ ë§Œë“œëŠ” ê²ƒì€ ë‘ ê°€ì§€ì´ë‹¤. ì²«ë²ˆì§¸ë¡œ, `DataPlane runtime`ì€ Tableê³¼ Action ê·¸ë¦¬ê³  ì ì ˆí•œ Alogrithmì„ í†µí•´ ì‹¤ì œë¡œ Packetì„ ì²˜ë¦¬ ë° Forwardingí•  Softwareë¥¼ ì œì‘í•˜ê³ , Control Planeì—ì„œ Data Planeì„ ì œì–´ ë° ì„¤ì •ì„ í•˜ê¸° ìœ„í•œ APIë¥¼ ì œì‘í•œë‹¤.\n\n![p4-overview](/images/p4-overview.jpeg)\n\nì´ë¥¼ ìœ„í•´ì„œ Targetì„ ì œì‘í•˜ëŠ” VenderëŠ” ë‹¤ìŒê³¼ ê°™ì€ 3ê°€ì§€ë¥¼ ì œì‘í•œë‹¤.\n\n1. P4 Architecture : í•´ë‹¹ Targetì—ì„œ ì‘ë™ì´ ê°€ëŠ¥í•œ Interfaceì™€ extern objectë¥¼ ì •ì˜í•´ë†“ì€ ëª…ì„¸ì„œì´ë‹¤. í›„ì— P4 programmerëŠ” ì´ë¥¼ ì°¸ê³ í•˜ì—¬ í•´ë‹¹ Interfaceì— í•´ë‹¹í•˜ëŠ” Packageë¥¼ ì‘ì„±í•˜ë©´ ëœë‹¤.\n2. P4 Compiler : Programmerê°€ ì‘ì„±í•œ Codeë¥¼ Compileí•˜ì—¬ APIì™€ DataPlane Runtimeì„ ìƒì„±í•œë‹¤.\n3. Target(Hardware) : ì‹¤ì œë¡œ ë™ì‘í•˜ëŠ” Hardwareì´ë‹¤.\n\nì´ì œ P4 ê°œë°œì(Programmer)ëŠ” P4 Architectureë¥¼ ê¸°ë°˜ìœ¼ë¡œ í•˜ì—¬ ì›í•˜ëŠ” ë™ì‘ì„ êµ¬í˜„í•œë‹¤. ì´ë¥¼ Compilerë¥¼ í†µí•´ì„œ ì‹¤í–‰ì‹œì¼œ ì •ìƒë™ì‘ ì—¬ë¶€ë¥¼ í™•ì¸í•˜ì—¬ ìµœì¢…ì ìœ¼ë¡œ ë™ì‘í•˜ëŠ” P4 Targetì„ ì™„ì„±í•  ìˆ˜ ìˆë‹¤.\n\nì´ë ‡ê²Œ ë³´ì•˜ë“¯ì´ P4 Programming ê³¼ì •ì€ Target ë””ìì´ë„ˆ(Vender)ì— ì˜í•´ì„œ ë§Œë“¤ì–´ì§„ ê°ì²´ ì§€í–¥ Architectureì— ê¸°ë°˜í•˜ì—¬ Implementationì„ ìˆ˜í–‰í•˜ëŠ” ê²ƒì´ í•µì‹¬ì´ë‹¤. ì•„ë§ˆ ê°ì²´ ì§€í–¥ì— ìµìˆ™í•˜ë‹¤ë©´ êµ‰ì¥íˆ ì¹œìˆ™í•œ ê°œë…ì¼ ê²ƒì´ë‹¤.\n\n## êµ¬ì„±ìš”ì†Œ\n\nP4 programmingì„ í†µí•´ì„œ ì‹¤ì œë¡œ ì‘ì„±í•˜ê±°ë‚˜ ì‚¬ìš©í•˜ëŠ” êµ¬ì„±ìš”ì†Œë“¤ì€ ì•„ë˜ì™€ ê°™ë‹¤.\n\n- **Architecture** : P4ë¥¼ ì§€ì›í•˜ëŠ” ì§€ì›í•˜ëŠ” Switchì˜ êµ¬ì„±ìš”ì†Œë“¤ì˜ interface(ê°ì²´ì§€í–¥ì—ì„œì˜ interface)ë¥¼ ì‘ì„±í•œ ëª…ì„¸ì„œë¡œ ì´ëŠ” Programmerê°€ ì•„ë‹Œ í•´ë‹¹ Targetì„ ì œì‘í•œ Venderê°€ ì‘ì„±í•œë‹¤. ì´ë¥¼ ê¸°ë°˜ìœ¼ë¡œ P4 ProgrammerëŠ” Implementationì„ ìˆ˜í–‰í•œë‹¤.\n- **Header Type** : í•´ë‹¹ Data Planeì—ì„œ ì‚¬ìš©í•  ê°ê°ì˜ Packetì˜ Headerì˜ í˜•íƒœë¥¼ ì˜ë¯¸í•œë‹¤. ì¦‰, Packetì˜ Header ë¶€ë¶„ì„ ì •ì˜í•œ ê²ƒì´ë‹¤.\n- **Parser** : ì—°ì†ìœ¼ë¡œ ë“¤ì–´ì˜¤ëŠ” Packetì—ì„œ Headerë¥¼ ì‹ë³„í•˜ê³  ì¶”ì¶œí•˜ëŠ” ì—­í• ì„ í•œë‹¤.\n- **Table** : Programmerì— ì˜í•´ì„œ ì •ì˜ëœ keyì™€ ì´ì— ëŒ€ì‘í•˜ëŠ” Actionì´ ì €ì¥ëœë‹¤. ì´ë¥¼ í†µí•´ì„œ, Routing Table, Flow Lookup Table, ACL ë“±ê³¼ ê°™ì€ ì¼ë°˜ Switchì˜ Tableë„ êµ¬ì„±ì´ ê°€ëŠ¥í•˜ë©°, ë” ë³µì¡í•œ í˜•íƒœì˜ ìƒˆë¡œìš´ Tableì„ êµ¬ì„±í•˜ëŠ” ê²ƒë„ ê°€ëŠ¥í•˜ë‹¤.\n- **Action** : Headerì™€ Metadataì— íŠ¹ì •í•œ ì¡°ì‘ì„ ê°€í•  ìˆ˜ ìˆë‹¤.\n- **Match-action unit** : ì‹¤ì œë¡œ Tableì„ ì¡°íšŒí•˜ì—¬, Actionì„ ìˆ˜í–‰í•˜ëŠ” Unitìœ¼ë¡œ ë™ì‘ìˆœì„œëŠ” ë‹¤ìŒê³¼ ê°™ë‹¤.\n  1. Packetì˜ fieldì™€ metadataë¥¼ í™œìš©í•˜ì—¬ keyë¥¼ ìƒì„±í•œë‹¤.\n  2. ìƒì„±í•œ keyë¡œ Tableì—ì„œ ì¡°íšŒ(Lookup)í•œë‹¤.\n  3. ì¡°íšŒëœ keyì— ëŒ€ì‘í•˜ëŠ” actionì´ ì¡´ì¬í•œë‹¤ë©´, ì´ë¥¼ ìˆ˜í–‰í•œë‹¤.\n- **User-defined metadata** : Programmer(user)ì— ì˜í•´ì„œ ì •ì˜ëœ data êµ¬ì¡°ë¡œ ê° packetì—ì„œ ì¶”ì¶œì´ ê°€ëŠ¥í•˜ë‹¤.\n- **Intrinsic metadata** : ê¸°ë³¸ì ìœ¼ë¡œ ì •ì˜ëœ data êµ¬ì¡°ë¡œ ê° packetì—ì„œ ì¶”ì¶œì´ ê°€ëŠ¥í•˜ë‹¤.\n- **Extern object** : ì¼ë°˜ì ì¸ Programming Languageì—ì„œ Libraryì™€ ê°™ì€ ì—­í• ì„ í•˜ë©°, P4ê°€ ì‹¤í–‰ë  Hardwareì—ì„œ ì œê³µí•˜ëŠ” ê¸°ëŠ¥ë“¤ì´ ì—¬ê¸°ì— í¬í•¨ëœë‹¤. P4ì—ì„œ ì´ë¥¼ ì´ìš©í•˜ì—¬ Programmingì´ ê°€ëŠ¥í•˜ì§€ë§Œ, ì´ëŠ” P4ë¥¼ ì§€ì›í•˜ëŠ” Hardware Switch ì œì‘ìê°€ ì§€ì •í•˜ëŠ” ê²ƒì´ê¸°ì— P4ë¥¼ í†µí•œ êµ¬í˜„ì€ ë¶ˆê°€ëŠ¥í•˜ë‹¤.\n- **Deparser** : Packetì˜ Headerì™€ Payloadë¥¼ ë‹¤ì‹œ ê²°í•©í•˜ì—¬ output portë¡œ ë‚´ë³´ë‚¼ Packetì„ ìƒì„±í•œë‹¤.\n- **Control flow** : targetì˜ packet ì²˜ë¦¬ë¥¼ ê¸°ìˆ í•˜ëŠ” í•„ìˆ˜ì ì¸ program ìš”ì†Œì´ë‹¤. Deparsingê³¼ Match-action ë“±ì„ ì´ë¥¼ í†µí•´ì„œ ê¸°ìˆ í•  ìˆ˜ ìˆë‹¤.\n\n## Example\n\nê°€ì¥ ê¸°ë³¸ì ì¸ Siwtch(Very Simple Switch, **VSS**)ë¥¼ êµ¬í˜„í•˜ë©° P4ì˜ programming ì ˆì°¨ë¥¼ ìµí˜€ë³´ì. ì•„ë˜ ê·¸ë¦¼ì€ VSSë¥¼ ë¶„ì„í•œ ê·¸ë¦¼ì´ë‹¤.\n\n![Very Simple Switch](/images/vss.jpeg)\n\n### Flow\n\nì´ 3ê°€ì§€ì˜ Flowê°€ ì¡´ì¬í•œë‹¤. í•˜ë‚˜ëŠ” ì¼ë°˜ì ì¸ ë°ì´í„° Packetì„ ì˜ë¯¸í•˜ë©° Targetì˜ **Physical Ethernet**ì„ í†µí•´ì„œ ë“¤ì–´ì˜¨ packetì´ ì´ì— í•´ë‹¹í•œë‹¤. ë˜ ë‹¤ë¥¸ í•˜ë‚˜ì˜ Control Flowë¡œ ëŒ€ê²Œ SDNì˜ Controllerë¥¼ í†µí•´ì„œ ë“¤ì–´ì˜¨ Packetì´ë‹¤. ëŒ€ê²Œ ì´ëŠ” CPUë¥¼ í†µí•´ì„œ ì „ë‹¬ë˜ê¸° ë•Œë¬¸ì— **From CPU**ë¼ê³  í‘œê¸°í•œë‹¤. ë§ˆì§€ë§‰ì€ **Recirculate**ì¸ë° ì´ëŠ” ë™ì¼ Target ë‚´ë¶€ì—ì„œ ì¬ì²˜ë¦¬ë¥¼ ìœ„í•´ì„œ ë‹¤ì‹œ Arbiterë¡œ ì „ë‹¬ëœ Packetì„ ì˜ë¯¸í•œë‹¤. ì´ëŠ” í•œ ë²ˆì˜ ìˆœí™˜ìœ¼ë¡œëŠ” ì œëŒ€ë¡œ ëœ ì²˜ë¦¬ê°€ ì–´ë ¤ìš´ ê²½ìš°ì— ì‚¬ìš©í•œë‹¤.\n\n### Component\n\nì£¼í™©ìƒ‰ ë°•ìŠ¤ì˜ ìš”ì†ŒëŠ” Hardwareë¡œ ì •ì˜ëœ ìš”ì†Œ(Arbiter, Parser Runtime, Demux/Queue)ë¥¼ ì˜ë¯¸í•˜ê³ , ê²€ì€ ë°•ìŠ¤ì˜ ìš”ì†Œ(Parser, Match-action Pipeline, Deparser)ëŠ” Softwareë¡œ êµ¬í˜„ë˜ëŠ” ìš”ì†Œë¥¼ ì˜ë¯¸í•œë‹¤. ê° ìš”ì†Œë¥¼ ë¨¼ì € ì•Œì•„ë³´ë„ë¡ í•˜ì.\n\n1. **Arbiter**  \n    í•œêµ­ì–´ë¡œëŠ” ì¤‘ì¬ìë¼ëŠ” ëœ»ì„ ê°€ì§€ë©°, Inputì„ ì¼ì°¨ì ìœ¼ë¡œ ê°€ê³µí•˜ëŠ” Block(ì¥ì¹˜)ìœ¼ë¡œ ì•„ë˜ì™€ ê°™ì€ ê¸°ëŠ¥ì„ ìˆ˜í–‰í•œë‹¤.\n    - ì´ 16ê°œì˜ Portë¥¼ ê°€ì§€ë©°, 3ê°€ì§€ ì¢…ë¥˜ì˜ Inputì„ ì…ë ¥ë°›ëŠ”ë‹¤. (1)Physical Ethernet Input, (2)Control Flow(from CPU), (3)Recirculate Inputì„ ë°›ëŠ”ë‹¤.\n    - **Ethernet Inputì¸ ê²½ìš°**, checksumì„ ì¶”ì¶œí•˜ê³  ê²€ì¦í•œë‹¤. ë§Œì•½, ì˜¬ë°”ë¥´ì§€ ì•Šì€ checksumì´ë¼ë©´ packetì´ ë²„ë ¤ì§€ê³ , ì˜¬ë°”ë¥´ë‹¤ë©´ packetì˜ payloadì—ì„œ checksumì„ ì¶”ì¶œí•˜ì—¬ ë‹¤ìŒ ë‹¨ê³„ë¡œ ì „ë‹¬í•œë‹¤.\n    - ì—¬ëŸ¬ packetì„ ë™ì‹œì— ìˆ˜ì‹ í•œ ê²½ìš°ì—ëŠ” ì´ë¥¼ schedulingí•˜ëŠ” Algorithmì„ ì‹¤í–‰ì‹œí‚¨ë‹¤.\n    - Arbiterê°€ Busy ìƒíƒœì´ê³ , ëŒ€ê¸° queueê°€ ê½‰ ì°¬ ê²½ìš°ì—ëŠ” ë„ì°©í•œ packetì„ Dropí•œë‹¤.\n    - packetì„ ë°›ì€ portë¥¼ `inCtrl.inputPort`ì— ì €ì¥í•˜ì—¬, Match-action Pipelineìœ¼ë¡œ ì „ë‹¬í•˜ì—¬ packetì´ ì–´ë””ì„œë¶€í„° ì™”ëŠ”ì§€ë¥¼ markingí•œë‹¤. ì—¬ê¸°ì„œëŠ” Physical Ethernet portëŠ” 0 ~ 7ë²ˆê¹Œì§€ë¥¼ ì˜ë¯¸í•˜ê³ , 13ì€ recirculation port, 14ëŠ” CPU portë¥¼ ì˜ë¯¸í•œë‹¤.\n2. **Parser**\n   Packetì„ ê°€ê³µí•˜ì—¬ Input Headerë¥¼ ì¶”ì¶œí•˜ê³ , user defined metadataë¥¼ ìƒì„±í•˜ì—¬ ì´ë¥¼ Match-action Pipelineìœ¼ë¡œ ì „ë‹¬í•œë‹¤.\n3. **Parser Runtime**\n   Parserì™€ í˜‘ë ¥ì„ í•˜ë©° ì‹¤í–‰ë˜ëŠ” ì¥ì¹˜ì´ë‹¤. Parserì— ì •ì˜ëœ actionì— ê¸°ë°˜í•˜ì—¬ Match-action Pipelineìœ¼ë¡œ error codeë¥¼ Match-action Pipelien, packet payloadì— ëŒ€í•œ ì •ë³´(payload ê¸¸ì´ ë“±)ë¥¼ Demuxë¡œ ì „ë‹¬í•œë‹¤.\n4. **Match-action Pipeline**\n   Parserë¡œ ë¶€í„° ì „ë‹¬ë°›ì€ Input Headerì™€ Parser Runtimeìœ¼ë¡œ ë¶€í„° ë°›ì€ error, Arbiterë¥¼ í†µí•´ ë°›ì€ `inCtrl.inputPort`ë¥¼ ê¸°ë°˜ìœ¼ë¡œ í•˜ì—¬ keyë¥¼ êµ¬ì„±í•˜ê³ , ì´ë¥¼ í†µí•´ì„œ Tableì„ ì¡°íšŒí•˜ì—¬ ì ì ˆí•œ Actionì„ ì¡°íšŒí•˜ì—¬ ì‹¤í–‰í•œë‹¤. ì´ë¥¼ í†µí•´ì„œ ê²°ë¡ ì ìœ¼ë¡œ Output Headerì™€ `outCtrl.outputPort`ë¥¼ ìƒì„±í•œë‹¤.\n5. **Deparser**\n   Deparserì˜ ì—­í• ì€ output Headerë¥¼ ë‹¤ì‹œ ì¬ì¡°ë¦½í•˜ëŠ” ì¥ì¹˜ì´ë‹¤. ì˜¨ì „í•œ header í˜•íƒœë¥¼ ì™„ì„±í•´ì„œ Demuxì—ì„œ Packetì„ ìµœì¢…ìœ¼ë¡œ ìƒì„±í•  ìˆ˜ ìˆë„ë¡ ë•ëŠ”ë‹¤.\n6. **Demux/Queue**\n   ë°–ìœ¼ë¡œ ì „ë‹¬í•  packetì˜ headerëŠ” Deparserë¡œë¶€í„°, payloadëŠ” Parserë¡œ ë¶€í„° ì „ë‹¬ë°›ì•„ì„œ ì´ë¥¼ ì¬ê²°í•©í•˜ì—¬ ìƒˆë¡œìš´ packetì„ ìƒì„±í•˜ì—¬ ì˜¬ë°”ë¥¸ output portë¡œ ë‚´ë³´ë‚´ëŠ” ì—­í• ì„ í•˜ëŠ” ì¥ì¹˜ì´ë‹¤. output portëŠ” Matc-action Pipelineì˜ `outCtrl.outputPort`ë¥¼ í†µí•´ì„œ ì „ë‹¬ëœë‹¤. ì„¸ë¶€ì ì¸ ë™ì‘ì€ ì•„ë˜ì™€ ê°™ë‹¤.\n   - packet ì‚­ì œë¥¼ ì›í•˜ëŠ” ê²½ìš° drop portë¡œ packetì„ ë‚´ë³´ë‚¸ë‹¤.\n   - Physical Ethernetìœ¼ë¡œ ë‚˜ê°€ëŠ” packetì¸ ê²½ìš° í•´ë‹¹í•˜ëŠ” output interfaceë¡œ ì „ë‹¬í•œë‹¤. ë§Œì•½, í•´ë‹¹ interfaceê°€ Busy ìƒíƒœë¼ë©´ Queueì— ì €ì¥ëœë‹¤. output interfaceì—ì„œëŠ” packetì˜ checksumì„ ê³„ì‚°í•˜ì—¬ packetì˜ ëì— ë¶™ì—¬ì„œ ë‚´ë³´ë‚¸ë‹¤.\n   - CPUë¥¼ í†µí•´ì„œ ì „ë‹¬í•˜ëŠ” Control plane packetì˜ ê²½ìš°ì—ëŠ” Deparserì—ì„œ ìƒì„±ëœ Headerë¥¼ ì‚¬ìš©í•˜ì§€ ì•Šê³ , original packet ê·¸ëŒ€ë¡œë§Œ ì „ì†¡í•  ìˆ˜ ìˆë‹¤.\n   - `outCtrl.outputPort`ê°€ ì˜¬ë°”ë¥´ì§€ ì•Šë‹¤ë©´, í•´ë‹¹ packetì€ dropëœë‹¤.\n   - ë§Œì•½, Demuxê°€ Busy ìƒíƒœì´ê³ , queueì— ë¹ˆ ê³µê°„ì´ ì¡´ì¬í•˜ì§€ ì•ŠëŠ”ë‹¤ë©´, `outCtrl.outputPort`ë¥¼ ë¬´ì‹œí•˜ê³  packetì„ dropí•œë‹¤.\n\n### Architecture.p4\n\nì•„ë˜ëŠ” ìœ„ì˜ ë‚´ìš©ì„ ê¸°ë°˜ìœ¼ë¡œ Venderê°€ ì‘ì„±í•œ Architectureì˜ ë‚´ìš©ì´ë‹¤.\n\n```c++\n// File: \"very_simple_switch_model.p4\"\n// Core Libraryë¡œ packet_inê³¼ packet_outì„ ì‚¬ìš©í•˜ê¸° ìœ„í•´ í•„ìš”í•˜ë‹¤.\n#include <core.p4> \n\n// PortëŠ” 4bitë¡œ í‘œí˜„ ê°€ëŠ¥í•˜ë‹¤.\ntypedef bit<4> PortId;\n\n// 4 width(bit)ë¡œ í‘œí˜„í•˜ëŠ” 8, ìƒëµí•´ì„œ 8ë§Œ ì¨ë„ ë¬´ë°©\nconst PortId REAL_PORT_COUNT = 4w8; \n\n// Input packetì— ë™ë°˜ë˜ëŠ” metadataë¡œ Match-action Pipelineì—ì„œ ì‚¬ìš©ëœë‹¤.\nstruct InControl {\n  PortId inputPort;\n}\n\n// Special Input Port\nconst PortId RECIRCULATE_IN_PORT = 0xD;\nconst PortId CPU_IN_PORT = 0xE;\n\n// Match-action Pipelineì—ì„œ ìƒì„±ë˜ëŠ” Output packetì— ë™ë°˜ë˜ëŠ” metadata\nstruct OutControl {\n  PortId outputPort;\n}\n\n// Special Output Port\nconst PortId DROP_PORT = 0xF;\nconst PortId CPU_OUT_PORT = 0xE;\nconst PortId RECIRCULATE_OUT_PORT = 0xD;\n\n// ê³µí†µìœ¼ë¡œ ì‚¬ìš©ë˜ëŠ” HëŠ” headerë¡œ programmerì— ì˜í•´ì„œ ì •ì˜ëœë‹¤.\n\n/**\n * Parse\n * @param b             input_packet\n * @param parsedHeaders headers contructed by parser\n */\nparser Parser<H>(packet_in b, out H parsedHeaders);\n\n\n/**\n * Match-action Pipeline\n * @param headers     Parserë¡œ ë¶€í„° ë°›ê³ , Deparserì—ê²Œ ë³´ë‚¸ë‹¤.\n * @param parseError  parsing ë„ì¤‘ì— ìƒì„±ëœ error\n * @param inCtrl      packetì„ ë°›ì€ input portë¥¼ í¬í•¨í•œ ì •ë³´\n * @param outCtrl     packetì„ ë³´ë‚¼ output portë¥¼ í¬í•¨í•œ ì •ë³´\n */\ncontrol Pipe<H>(inout H headers, \n                in error parseError, \n                in InControl inCtrl, \n                out OutControl outCtrl);\n\n/**\n * Deparser\n * @param outputHeaders programmerì— ì˜í•´ì„œ ì •ì˜ëœ output header\n * @param b             ë°–ìœ¼ë¡œ ë‚´ë³´ë‚¼ packet\n */\ncontrol Deparser<H>(inout H outputHeaders, packet_out b);\n\n/**\n * Top level Packet\n */\npackege VSS<H>(parse<H> p, Pipe<H> map, Deparser<H> d);\n\n/**\n * Extern block\n * ì´ëŠ” Target venderê°€ ë‚´ë¶€ì ìœ¼ë¡œ êµ¬í˜„í•œ blockì´ë‹¤.\n * programmerëŠ” ì•„ë˜ ì„ ì–¸ëœ blockì„ ììœ ë¡­ê²Œ ì‚¬ìš©ê°€ëŠ¥í•˜ë‹¤.\n */\nextern Checksum16 {\n  Checksum16();\n  void clear();\n  void update<T>(in T data);\n  void remove<T>(in T data);\n  bit<16> get();\n}\n```\n\nì´ë ‡ê²Œ ì‘ì„±ëœ architectureë¥¼ ê¸°ë°˜ìœ¼ë¡œ í•˜ì—¬ programmerëŠ” ì½”ë“œ ì‘ì„±ì´ ê°€ëŠ¥í•˜ë‹¤.\n\n### Programming.p4\n\në¨¼ì € ì–´ë–¤ ë™ì‘ì„ ìˆ˜í–‰í•˜ê²Œ í• ì§€ë¥¼ ì •ì˜í•˜ì.\n\n<!-- TODO ì±„ìš°ê¸° -->\n1. Ethernet/IPv4 headerë¥¼ í™œìš©í•˜ì—¬ Forwardingì„ ìˆ˜í–‰í•  ê²ƒì´ë‹¤.\n2. CheckSumì„ í™•ì¸í•˜ì—¬ ì •ë‹¹ì„± ì—¬ë¶€ë¥¼ í™•ì¸í•œë‹¤.\n3. TTL ê°’ì„ í™•ì¸í•˜ì—¬ ì •ë‹¹ì„± ì—¬ë¶€ë¥¼ í™•ì¸í•œë‹¤.\n4. Destination IPv4ë¥¼ í™œìš©í•˜ì—¬ Next Hopì˜ IPv4ë¥¼ ì°¾ëŠ”ë‹¤.\n5. ì¶”ì¶œí–ˆë˜ Packetì˜ Headerë¥¼ ë‹¤ì‹œ Ethernet/IPv4ë¡œ ì¬êµ¬ì„±í•œë‹¤.\n\nì´ë¥¼ ì½”ë“œë¡œì¨ êµ¬í˜„í•˜ë©´ ì•„ë˜ì™€ ê°™ë‹¤.\n\n```c++\n// File: \"very_simple_switch_impl.p4\"\n# include <core.p4>\n# include \"very_simple_switch_model.p4\"\n\n// í•´ë‹¹ programì€ packetì—ì„œ IPv4ì™€ \n// ethernet headerë¥¼ ê°€ì ¸ì™€\n// destination IPì— ê¸°ë°˜í•˜ì—¬ packetì„ \n// forwardingí•˜ëŠ” ê²ƒì„ ëª©ì ìœ¼ë¡œ í•œë‹¤.\n\ntypedef bit<48> EthernetAddress;\ntypedef bit<32> IPv4Address;\n\n// Standard Ethernet header\nheader Ethernet_h {\n  EthernetAddress dstAddr;\n  EthernetAddress srcAddr;\n  bit<16>         etherType;\n}\n\n// IPv4 header (without option)\nheader IPv4_h {\n  bit<4>      version;\n  bit<4>      ihl;\n  bit<8>      diffserv;\n  bit<16>     totalLen;\n  bit<16>     identification;\n  bit<3>      flags;\n  bit<13>     fragOffset;\n  bit<8>      ttl;\n  bit<8>      protocol;\n  bit<16>     hdrChecksum;\n  IPv4Address srcAddr;\n  IPv4Address dstAddr;\n}\n\n// packetì—ì„œ ì¶”ì¶œí•œ headerí˜•íƒœì˜ êµ¬ì¡°ì²´\nstruct Parsed_packet {\n  Ethernet_h ethernet;\n  IPv4_h     ip;\n}\n\n/* Parser Section */\n\n// Programmerì— ì˜í•´ì„œ ì •ì˜ëœ errorë¡œ \n// parsing ë„ì¤‘ì— ì´ë¥¼ ë°œìƒì‹œí‚¬ ìˆ˜ ìˆë‹¤.\nerror {\n  IPv4OptionsNotSupported,\n  IPv4IncorrectVersion,\n  IPv4ChecksumError\n}\n\n/**\n * @param b ë“¤ì–´ì˜¤ëŠ” packet\n * @param p parsingí•´ì„œ ë‚˜ê°ˆ packet Header\n */\nparser TopParser(packet_in b, out Parsed_packet p) {\n  Checksum16() ck; // checksum blockì„ instantiating\n\n  state start {\n    b.extract(p.ethernet); // pì˜ ethernet ë¶€ë¶„ì„ bì—ì„œ ì¶”ì¶œ\n    transition select(p.ethernet.etherType) {\n      0x800: parse_ipv4; // forward packet to parse_ipv4\n      // default ruleì´ ì—†ê¸° ë•Œë¬¸ì— 0x800(ethernet)ì„ \n      // ì œì™¸í•œ packetì„ ëª¨ë‘ rejected ëœë‹¤.\n    } \n  }\n\n  state parse_ipv4 {\n    b.extract(p.ip);\n    verify(p.ip.version == 4w4, error.IPv4IncorrectVersion);\n    verify(p.ip.ihl == 4w5, error.IPv4OptionsNotSupported);\n    ck.clear();\n    ck.update(p.ip);\n    verify(ck.get() == 16w0, error.IPv4ChecksumError);\n    transition accept; // ë‹¤ìŒ blockìœ¼ë¡œ outì„ forwarding\n  }\n}\n\n/* Match-action Pipeline Section */\n\ncontrol TopPipe(inout Parsed_packet headers, \n                in error parseError,\n                in InControl inCtrl,\n                out OutControl outCtrl) {\n  IPv4Address nextHop;\n\n  action Drop_action() { outCtrl.outputPort = DROP_PORT; }\n\n  action Set_nhop(IPv4Address ipv4_dest, PortId port) {\n    nextHop = ipv4_dest;\n    headers.ip.ttl = headers.ip.ttl - 1;\n    outCtrl.outputPort = port;\n  }\n\n  table ipv4_match {\n    // lpm : longest-prefix match\n    key = { headers.ip.dstAddr: lpm; }\n    // í•´ë‹¹ í…Œì´ë¸”ì—ì„œ keyì— ëŒ€ì‘í•  ìˆ˜ ìˆëŠ” actionì˜ listì´ë‹¤. \n    // í•´ë‹¹ tableì€ í›„ì— controllerì— ì˜í•´ì„œ ì±„ì›Œì§„ë‹¤.\n    // ì¦‰, í…Œì´ë¸”ì€ p4 prgrammingì„ í†µí•´ì„œ ì±„ìš°ëŠ” ê²ƒì€ ì•„ë‹ˆë‹¤.\n    actions = {\n      Drop_action;\n      Set_nhop;\n    }\n    size = 1024;\n    default_action = Drop_action;\n  }\n\n  action Send_to_cpu() {\n    outCtrl.outputPort = CPU_OUT_PORT;\n  }\n\n  table check_ttl {\n    // exact : ì •í™•íˆ ì¼ì¹˜í•˜ëŠ”ì§€ ì—¬ë¶€ë¥¼ í™•ì¸\n    key = { headers.ip.ttl: exact; }\n    actions = { \n      Send_to_cpu;\n      NoAction;\n    }\n    const default_action = NoAction;\n  }\n\n  action Set_dmac(EthernetAddress dmac) {\n    headers.ethernet.dstAddr = dmac;\n  }\n  \n  table dmac {\n    key = { NextHop: exact; }\n    actions = {\n      Drop_action;\n      Set_dmac;\n    }\n    size = 1024;\n    default_action = Drop_action;\n  }\n\n  action Set_smac(EthernetAddress smac) {\n    headers.ethernet.srcAddr = smac;\n  }\n  \n  table smac {\n    key = { outCtrl.outputPort: exact; }\n    actions = {\n      Drop_action;\n      Set_smac;\n    }\n    size = 16;\n    default_action = Drop_action;\n  }\n\n  apply {\n    if (parseError != error.NoError) {\n      Drop_actrion();\n      return;\n    }\n\n    ipv4_match.apply();\n    if (outCtrl.outputPort == DROP_PORT) return;\n\n    check_ttl.apply();\n    if (outCtrl.outputPort == CPU_OUT_PORT) return;\n\n    dmac.apply();\n    if (outCtrl.outputPort == DROP_PORT) return;\n\n    smac.apply();\n  }\n}\n\n/* Deparser Section */\n\ncontrol TopDeparser(inout Parsed_packet p, packet_out b) {\n  Checksum16() ck;\n  apply {\n    b.emit(p.ethernet);\n    if (p.ip.isValid()) {\n      ck.clear();\n      p.ip.hdrChecksum = 16w0;\n      ck.update(p.ip);\n      p.ip.hdrChecksum = ck.get();\n    }\n    b.emit(p.ip);\n  }\n}\n\n// VSS packetë¥¼ Instantiate\nVSS(TopParser(), TopPipe(), TopDeparser()) main;\n```\n\nì—¬ê¸°ê¹Œì§€ê°€ ê¸°ë³¸ì ì¸ P4ì— ëŒ€í•œ ì„¤ëª…ì´ë‹¤. í›„ì— ì „ë°˜ì ì¸ ë¬¸ë²•ê³¼ ì‘ì„±ë²•ì— ëŒ€í•œ ê°€ì´ë“œë¥¼ ì‘ì„±í•˜ë„ë¡ í•˜ê² ë‹¤.\n\n## Reference\n\n- Thumbnail: [ğŸ”— P4 ê³µì‹í™ˆí˜ì´ì§€](https://p4.org)\n- [P4 specification](https://p4.org/p4-spec/docs/P4-16-v1.2.2.pdf)\n","slug":"p4","date":"2022-06-09 17:29","title":"P4","category":"Network","tags":["SDN","P4","ProgrammableSwitch","DataPlane","OpenFlow"],"desc":"P4ëŠ” Programmable Switch, ì¦‰ Hardwareì— ë¬¶ì—¬ìˆëŠ” Softwareë¥¼ í†µí•´ DataPlaneì„ ì‚¬ìš©í•˜ëŠ” ê²ƒì´ ì•„ë‹Œ í•„ìš”ì— ë”°ë¼ Switchì˜ DataPlaneì„ ì§ì ‘ Programmingí•˜ì—¬ ì‚¬ìš©í•˜ëŠ” ìƒˆë¡œìš´ ë°©ë²•ë¡ ì„ ì œì‹œí•œë‹¤.","thumbnailSrc":"https://euidong.github.io/images/p4-icon.png"}],"params":{"subject":"ProgrammableSwitch"}},"__N_SSG":true}