// Seed: 31765565
module module_0 (
    input uwire id_0,
    input uwire id_1,
    input tri id_2,
    input wire id_3,
    input supply1 id_4,
    output supply1 id_5,
    output supply0 id_6,
    output supply0 id_7
);
  assign id_7 = ~id_4;
  integer id_9;
  assign id_5 = id_3;
  wire id_10;
endmodule
module module_1 (
    output supply0 id_0,
    input wor id_1,
    input tri1 id_2,
    input supply1 id_3,
    input tri0 id_4,
    input supply0 id_5,
    input tri id_6
);
  tri1 id_8 = 1;
  module_0(
      id_2, id_5, id_5, id_1, id_6, id_0, id_0, id_0
  );
  assign id_8 = 1;
  assign id_8 = 1;
  wire id_9;
endmodule
