
byggern.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000004c  00800200  000020e2  00002176  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000020e2  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000048  0080024c  0080024c  000021c2  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  000021c2  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00002220  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000360  00000000  00000000  00002260  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   000037a8  00000000  00000000  000025c0  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001dda  00000000  00000000  00005d68  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00001c90  00000000  00000000  00007b42  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  0000073c  00000000  00000000  000097d4  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000d73  00000000  00000000  00009f10  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000165a  00000000  00000000  0000ac83  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000268  00000000  00000000  0000c2dd  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	d9 c0       	rjmp	.+434    	; 0x1b4 <__ctors_end>
       2:	00 00       	nop
       4:	f7 c0       	rjmp	.+494    	; 0x1f4 <__bad_interrupt>
       6:	00 00       	nop
       8:	f5 c0       	rjmp	.+490    	; 0x1f4 <__bad_interrupt>
       a:	00 00       	nop
       c:	f3 c0       	rjmp	.+486    	; 0x1f4 <__bad_interrupt>
       e:	00 00       	nop
      10:	f1 c0       	rjmp	.+482    	; 0x1f4 <__bad_interrupt>
      12:	00 00       	nop
      14:	0a c1       	rjmp	.+532    	; 0x22a <__vector_5>
      16:	00 00       	nop
      18:	ed c0       	rjmp	.+474    	; 0x1f4 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	eb c0       	rjmp	.+470    	; 0x1f4 <__bad_interrupt>
      1e:	00 00       	nop
      20:	e9 c0       	rjmp	.+466    	; 0x1f4 <__bad_interrupt>
      22:	00 00       	nop
      24:	e7 c0       	rjmp	.+462    	; 0x1f4 <__bad_interrupt>
      26:	00 00       	nop
      28:	e5 c0       	rjmp	.+458    	; 0x1f4 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	e3 c0       	rjmp	.+454    	; 0x1f4 <__bad_interrupt>
      2e:	00 00       	nop
      30:	e1 c0       	rjmp	.+450    	; 0x1f4 <__bad_interrupt>
      32:	00 00       	nop
      34:	df c0       	rjmp	.+446    	; 0x1f4 <__bad_interrupt>
      36:	00 00       	nop
      38:	dd c0       	rjmp	.+442    	; 0x1f4 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	db c0       	rjmp	.+438    	; 0x1f4 <__bad_interrupt>
      3e:	00 00       	nop
      40:	d9 c0       	rjmp	.+434    	; 0x1f4 <__bad_interrupt>
      42:	00 00       	nop
      44:	d7 c0       	rjmp	.+430    	; 0x1f4 <__bad_interrupt>
      46:	00 00       	nop
      48:	d5 c0       	rjmp	.+426    	; 0x1f4 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	d3 c0       	rjmp	.+422    	; 0x1f4 <__bad_interrupt>
      4e:	00 00       	nop
      50:	d1 c0       	rjmp	.+418    	; 0x1f4 <__bad_interrupt>
      52:	00 00       	nop
      54:	cf c0       	rjmp	.+414    	; 0x1f4 <__bad_interrupt>
      56:	00 00       	nop
      58:	cd c0       	rjmp	.+410    	; 0x1f4 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	cb c0       	rjmp	.+406    	; 0x1f4 <__bad_interrupt>
      5e:	00 00       	nop
      60:	c9 c0       	rjmp	.+402    	; 0x1f4 <__bad_interrupt>
      62:	00 00       	nop
      64:	c7 c0       	rjmp	.+398    	; 0x1f4 <__bad_interrupt>
      66:	00 00       	nop
      68:	c5 c0       	rjmp	.+394    	; 0x1f4 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	c3 c0       	rjmp	.+390    	; 0x1f4 <__bad_interrupt>
      6e:	00 00       	nop
      70:	c1 c0       	rjmp	.+386    	; 0x1f4 <__bad_interrupt>
      72:	00 00       	nop
      74:	bf c0       	rjmp	.+382    	; 0x1f4 <__bad_interrupt>
      76:	00 00       	nop
      78:	bd c0       	rjmp	.+378    	; 0x1f4 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	bb c0       	rjmp	.+374    	; 0x1f4 <__bad_interrupt>
      7e:	00 00       	nop
      80:	b9 c0       	rjmp	.+370    	; 0x1f4 <__bad_interrupt>
      82:	00 00       	nop
      84:	b8 c0       	rjmp	.+368    	; 0x1f6 <__vector_33>
      86:	00 00       	nop
      88:	b5 c0       	rjmp	.+362    	; 0x1f4 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	b3 c0       	rjmp	.+358    	; 0x1f4 <__bad_interrupt>
      8e:	00 00       	nop
      90:	b1 c0       	rjmp	.+354    	; 0x1f4 <__bad_interrupt>
      92:	00 00       	nop
      94:	af c0       	rjmp	.+350    	; 0x1f4 <__bad_interrupt>
      96:	00 00       	nop
      98:	ad c0       	rjmp	.+346    	; 0x1f4 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	0c 94 51 08 	jmp	0x10a2	; 0x10a2 <__vector_39>
      a0:	a9 c0       	rjmp	.+338    	; 0x1f4 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	a7 c0       	rjmp	.+334    	; 0x1f4 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	a5 c0       	rjmp	.+330    	; 0x1f4 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	a3 c0       	rjmp	.+326    	; 0x1f4 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	a1 c0       	rjmp	.+322    	; 0x1f4 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	9f c0       	rjmp	.+318    	; 0x1f4 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	9d c0       	rjmp	.+314    	; 0x1f4 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	9b c0       	rjmp	.+310    	; 0x1f4 <__bad_interrupt>
      be:	00 00       	nop
      c0:	99 c0       	rjmp	.+306    	; 0x1f4 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	97 c0       	rjmp	.+302    	; 0x1f4 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	95 c0       	rjmp	.+298    	; 0x1f4 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	93 c0       	rjmp	.+294    	; 0x1f4 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	91 c0       	rjmp	.+290    	; 0x1f4 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	8f c0       	rjmp	.+286    	; 0x1f4 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	8d c0       	rjmp	.+282    	; 0x1f4 <__bad_interrupt>
      da:	00 00       	nop
      dc:	8b c0       	rjmp	.+278    	; 0x1f4 <__bad_interrupt>
      de:	00 00       	nop
      e0:	89 c0       	rjmp	.+274    	; 0x1f4 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	6f 08       	sbc	r6, r15
      e6:	c1 08       	sbc	r12, r1
      e8:	c1 08       	sbc	r12, r1
      ea:	c1 08       	sbc	r12, r1
      ec:	c1 08       	sbc	r12, r1
      ee:	c1 08       	sbc	r12, r1
      f0:	c1 08       	sbc	r12, r1
      f2:	c1 08       	sbc	r12, r1
      f4:	6f 08       	sbc	r6, r15
      f6:	c1 08       	sbc	r12, r1
      f8:	c1 08       	sbc	r12, r1
      fa:	c1 08       	sbc	r12, r1
      fc:	c1 08       	sbc	r12, r1
      fe:	c1 08       	sbc	r12, r1
     100:	c1 08       	sbc	r12, r1
     102:	c1 08       	sbc	r12, r1
     104:	71 08       	sbc	r7, r1
     106:	c1 08       	sbc	r12, r1
     108:	c1 08       	sbc	r12, r1
     10a:	c1 08       	sbc	r12, r1
     10c:	c1 08       	sbc	r12, r1
     10e:	c1 08       	sbc	r12, r1
     110:	c1 08       	sbc	r12, r1
     112:	c1 08       	sbc	r12, r1
     114:	c1 08       	sbc	r12, r1
     116:	c1 08       	sbc	r12, r1
     118:	c1 08       	sbc	r12, r1
     11a:	c1 08       	sbc	r12, r1
     11c:	c1 08       	sbc	r12, r1
     11e:	c1 08       	sbc	r12, r1
     120:	c1 08       	sbc	r12, r1
     122:	c1 08       	sbc	r12, r1
     124:	71 08       	sbc	r7, r1
     126:	c1 08       	sbc	r12, r1
     128:	c1 08       	sbc	r12, r1
     12a:	c1 08       	sbc	r12, r1
     12c:	c1 08       	sbc	r12, r1
     12e:	c1 08       	sbc	r12, r1
     130:	c1 08       	sbc	r12, r1
     132:	c1 08       	sbc	r12, r1
     134:	c1 08       	sbc	r12, r1
     136:	c1 08       	sbc	r12, r1
     138:	c1 08       	sbc	r12, r1
     13a:	c1 08       	sbc	r12, r1
     13c:	c1 08       	sbc	r12, r1
     13e:	c1 08       	sbc	r12, r1
     140:	c1 08       	sbc	r12, r1
     142:	c1 08       	sbc	r12, r1
     144:	bd 08       	sbc	r11, r13
     146:	c1 08       	sbc	r12, r1
     148:	c1 08       	sbc	r12, r1
     14a:	c1 08       	sbc	r12, r1
     14c:	c1 08       	sbc	r12, r1
     14e:	c1 08       	sbc	r12, r1
     150:	c1 08       	sbc	r12, r1
     152:	c1 08       	sbc	r12, r1
     154:	9a 08       	sbc	r9, r10
     156:	c1 08       	sbc	r12, r1
     158:	c1 08       	sbc	r12, r1
     15a:	c1 08       	sbc	r12, r1
     15c:	c1 08       	sbc	r12, r1
     15e:	c1 08       	sbc	r12, r1
     160:	c1 08       	sbc	r12, r1
     162:	c1 08       	sbc	r12, r1
     164:	c1 08       	sbc	r12, r1
     166:	c1 08       	sbc	r12, r1
     168:	c1 08       	sbc	r12, r1
     16a:	c1 08       	sbc	r12, r1
     16c:	c1 08       	sbc	r12, r1
     16e:	c1 08       	sbc	r12, r1
     170:	c1 08       	sbc	r12, r1
     172:	c1 08       	sbc	r12, r1
     174:	8e 08       	sbc	r8, r14
     176:	c1 08       	sbc	r12, r1
     178:	c1 08       	sbc	r12, r1
     17a:	c1 08       	sbc	r12, r1
     17c:	c1 08       	sbc	r12, r1
     17e:	c1 08       	sbc	r12, r1
     180:	c1 08       	sbc	r12, r1
     182:	c1 08       	sbc	r12, r1
     184:	ac 08       	sbc	r10, r12
     186:	08 4a       	sbci	r16, 0xA8	; 168
     188:	d7 3b       	cpi	r29, 0xB7	; 183
     18a:	3b ce       	rjmp	.-906    	; 0xfffffe02 <__eeprom_end+0xff7efe02>
     18c:	01 6e       	ori	r16, 0xE1	; 225
     18e:	84 bc       	out	0x24, r8	; 36
     190:	bf fd       	.word	0xfdbf	; ????
     192:	c1 2f       	mov	r28, r17
     194:	3d 6c       	ori	r19, 0xCD	; 205
     196:	74 31       	cpi	r23, 0x14	; 20
     198:	9a bd       	out	0x2a, r25	; 42
     19a:	56 83       	std	Z+6, r21	; 0x06
     19c:	3d da       	rcall	.-2950   	; 0xfffff618 <__eeprom_end+0xff7ef618>
     19e:	3d 00       	.word	0x003d	; ????
     1a0:	c7 7f       	andi	r28, 0xF7	; 247
     1a2:	11 be       	out	0x31, r1	; 49
     1a4:	d9 e4       	ldi	r29, 0x49	; 73
     1a6:	bb 4c       	sbci	r27, 0xCB	; 203
     1a8:	3e 91       	ld	r19, -X
     1aa:	6b aa       	std	Y+51, r6	; 0x33
     1ac:	aa be       	out	0x3a, r10	; 58
     1ae:	00 00       	nop
     1b0:	00 80       	ld	r0, Z
     1b2:	3f 00       	.word	0x003f	; ????

000001b4 <__ctors_end>:
     1b4:	11 24       	eor	r1, r1
     1b6:	1f be       	out	0x3f, r1	; 63
     1b8:	cf ef       	ldi	r28, 0xFF	; 255
     1ba:	d1 e2       	ldi	r29, 0x21	; 33
     1bc:	de bf       	out	0x3e, r29	; 62
     1be:	cd bf       	out	0x3d, r28	; 61
     1c0:	00 e0       	ldi	r16, 0x00	; 0
     1c2:	0c bf       	out	0x3c, r16	; 60

000001c4 <__do_copy_data>:
     1c4:	12 e0       	ldi	r17, 0x02	; 2
     1c6:	a0 e0       	ldi	r26, 0x00	; 0
     1c8:	b2 e0       	ldi	r27, 0x02	; 2
     1ca:	e2 ee       	ldi	r30, 0xE2	; 226
     1cc:	f0 e2       	ldi	r31, 0x20	; 32
     1ce:	00 e0       	ldi	r16, 0x00	; 0
     1d0:	0b bf       	out	0x3b, r16	; 59
     1d2:	02 c0       	rjmp	.+4      	; 0x1d8 <__do_copy_data+0x14>
     1d4:	07 90       	elpm	r0, Z+
     1d6:	0d 92       	st	X+, r0
     1d8:	ac 34       	cpi	r26, 0x4C	; 76
     1da:	b1 07       	cpc	r27, r17
     1dc:	d9 f7       	brne	.-10     	; 0x1d4 <__do_copy_data+0x10>

000001de <__do_clear_bss>:
     1de:	22 e0       	ldi	r18, 0x02	; 2
     1e0:	ac e4       	ldi	r26, 0x4C	; 76
     1e2:	b2 e0       	ldi	r27, 0x02	; 2
     1e4:	01 c0       	rjmp	.+2      	; 0x1e8 <.do_clear_bss_start>

000001e6 <.do_clear_bss_loop>:
     1e6:	1d 92       	st	X+, r1

000001e8 <.do_clear_bss_start>:
     1e8:	a4 39       	cpi	r26, 0x94	; 148
     1ea:	b2 07       	cpc	r27, r18
     1ec:	e1 f7       	brne	.-8      	; 0x1e6 <.do_clear_bss_loop>
     1ee:	2c d0       	rcall	.+88     	; 0x248 <main>
     1f0:	0c 94 6f 10 	jmp	0x20de	; 0x20de <_exit>

000001f4 <__bad_interrupt>:
     1f4:	05 cf       	rjmp	.-502    	; 0x0 <__vectors>

000001f6 <__vector_33>:
#include "touchbutton.h"
#include "solenoid.h"
#include "game.h"
uint8_t timerFlag = 0;
uint8_t regulatorOn = 0;
ISR (TIMER3_COMPB_vect) {
     1f6:	1f 92       	push	r1
     1f8:	0f 92       	push	r0
     1fa:	0f b6       	in	r0, 0x3f	; 63
     1fc:	0f 92       	push	r0
     1fe:	11 24       	eor	r1, r1
     200:	8f 93       	push	r24
     202:	9f 93       	push	r25
	
	
	timerFlag = 1;
     204:	81 e0       	ldi	r24, 0x01	; 1
     206:	80 93 4e 02 	sts	0x024E, r24	; 0x80024e <timerFlag>
	numOf5ms++;
     20a:	80 91 61 02 	lds	r24, 0x0261	; 0x800261 <numOf5ms>
     20e:	90 91 62 02 	lds	r25, 0x0262	; 0x800262 <numOf5ms+0x1>
     212:	01 96       	adiw	r24, 0x01	; 1
     214:	90 93 62 02 	sts	0x0262, r25	; 0x800262 <numOf5ms+0x1>
     218:	80 93 61 02 	sts	0x0261, r24	; 0x800261 <numOf5ms>
	
}
     21c:	9f 91       	pop	r25
     21e:	8f 91       	pop	r24
     220:	0f 90       	pop	r0
     222:	0f be       	out	0x3f, r0	; 63
     224:	0f 90       	pop	r0
     226:	1f 90       	pop	r1
     228:	18 95       	reti

0000022a <__vector_5>:

volatile CAN_message_t received_message;
volatile uint8_t CANFlag = 0;
ISR (INT4_vect) {
     22a:	1f 92       	push	r1
     22c:	0f 92       	push	r0
     22e:	0f b6       	in	r0, 0x3f	; 63
     230:	0f 92       	push	r0
     232:	11 24       	eor	r1, r1
     234:	8f 93       	push	r24
	//cli();
	CANFlag= 1;
     236:	81 e0       	ldi	r24, 0x01	; 1
     238:	80 93 4c 02 	sts	0x024C, r24	; 0x80024c <__data_end>
	
	
	
	//sei();
	
}
     23c:	8f 91       	pop	r24
     23e:	0f 90       	pop	r0
     240:	0f be       	out	0x3f, r0	; 63
     242:	0f 90       	pop	r0
     244:	1f 90       	pop	r1
     246:	18 95       	reti

00000248 <main>:

int main(void)
//p.23 for can read instructions
{
	
	setupInit();
     248:	7f d6       	rcall	.+3326   	; 0xf48 <setupInit>
	printf("------------------------6---------------\n\n\n\n\n\n\r");
     24a:	87 e0       	ldi	r24, 0x07	; 7
     24c:	92 e0       	ldi	r25, 0x02	; 2
     24e:	9f 93       	push	r25
     250:	8f 93       	push	r24
     252:	0e 94 6d 0c 	call	0x18da	; 0x18da <printf>
     256:	0f 90       	pop	r0
     258:	0f 90       	pop	r0
			CANFlag=0;
			CAN_receiveMessage();
			
			if (gameActive) {
				//printf("slider left%i", slider_pos.left_pos);
				if (slider_pos.left_pos>0) {
     25a:	cd e6       	ldi	r28, 0x6D	; 109
     25c:	d2 e0       	ldi	r29, 0x02	; 2
					//printf("reg on2");
					regulatorOn = 1;
     25e:	dd 24       	eor	r13, r13
     260:	d3 94       	inc	r13
			cli();
			//printf("joystick x:%i\n\rslider left: %i\n\r, button left: %i\n\r", joystick_pos.x_pos, slider_pos.left_pos, buttons.left_button);
			
			//printf("in timer");
			//printf("shooting VALUE: %i\n\r", shooting);
			if (buttons.left_button && !(shooting)) {
     262:	0f 2e       	mov	r0, r31
     264:	f5 e6       	ldi	r31, 0x65	; 101
     266:	ef 2e       	mov	r14, r31
     268:	f2 e0       	ldi	r31, 0x02	; 2
     26a:	ff 2e       	mov	r15, r31
     26c:	f0 2d       	mov	r31, r0
				//printf("shooting");
				solenoid_setPulse();
			}
			TCNT3 = 0x00;
     26e:	04 e9       	ldi	r16, 0x94	; 148
     270:	10 e0       	ldi	r17, 0x00	; 0
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     272:	8f e1       	ldi	r24, 0x1F	; 31
     274:	9e e4       	ldi	r25, 0x4E	; 78
     276:	01 97       	sbiw	r24, 0x01	; 1
     278:	f1 f7       	brne	.-4      	; 0x276 <main+0x2e>
     27a:	00 c0       	rjmp	.+0      	; 0x27c <main+0x34>
	//pwm_setPulseWidth(2);
	while (1) {
		_delay_ms(5);
		//Put microcontroller to sleep until next interrupt. 

		sleep_now();
     27c:	00 00       	nop
     27e:	77 d6       	rcall	.+3310   	; 0xf6e <sleep_now>
		if (CANFlag) {
     280:	80 91 4c 02 	lds	r24, 0x024C	; 0x80024c <__data_end>
     284:	88 23       	and	r24, r24
     286:	f1 f0       	breq	.+60     	; 0x2c4 <main+0x7c>
			
			cli();
     288:	f8 94       	cli
			//printf("Message received");
			CANFlag=0;
     28a:	10 92 4c 02 	sts	0x024C, r1	; 0x80024c <__data_end>
			CAN_receiveMessage();
     28e:	81 d1       	rcall	.+770    	; 0x592 <CAN_receiveMessage>
			
			if (gameActive) {
     290:	80 91 58 02 	lds	r24, 0x0258	; 0x800258 <gameActive>
     294:	88 23       	and	r24, r24
     296:	89 f0       	breq	.+34     	; 0x2ba <main+0x72>
				//printf("slider left%i", slider_pos.left_pos);
				if (slider_pos.left_pos>0) {
     298:	88 81       	ld	r24, Y
     29a:	99 81       	ldd	r25, Y+1	; 0x01
     29c:	aa 81       	ldd	r26, Y+2	; 0x02
     29e:	bb 81       	ldd	r27, Y+3	; 0x03
     2a0:	18 16       	cp	r1, r24
     2a2:	19 06       	cpc	r1, r25
     2a4:	1a 06       	cpc	r1, r26
     2a6:	1b 06       	cpc	r1, r27
     2a8:	1c f4       	brge	.+6      	; 0x2b0 <main+0x68>
					//printf("reg on2");
					regulatorOn = 1;
     2aa:	d0 92 4d 02 	sts	0x024D, r13	; 0x80024d <regulatorOn>
					} else {
					motor_setSpeed(0);
     2ae:	04 c0       	rjmp	.+8      	; 0x2b8 <main+0x70>
     2b0:	80 e0       	ldi	r24, 0x00	; 0
					regulatorOn = 0;
     2b2:	58 d4       	rcall	.+2224   	; 0xb64 <motor_setSpeed>
     2b4:	10 92 4d 02 	sts	0x024D, r1	; 0x80024d <regulatorOn>
				joystick_setServo();
			}
			
			uint8_t mask = 0b11; 

			CAN_controller_bitModify(mask, CANINTF, 0b00);
     2b8:	1c d4       	rcall	.+2104   	; 0xaf2 <joystick_setServo>
     2ba:	40 e0       	ldi	r20, 0x00	; 0
     2bc:	6c e2       	ldi	r22, 0x2C	; 44
     2be:	83 e0       	ldi	r24, 0x03	; 3
     2c0:	f0 d1       	rcall	.+992    	; 0x6a2 <CAN_controller_bitModify>
			sei();
     2c2:	78 94       	sei
			
		}
		
		if (timerFlag) {
     2c4:	80 91 4e 02 	lds	r24, 0x024E	; 0x80024e <timerFlag>
     2c8:	88 23       	and	r24, r24
     2ca:	99 f2       	breq	.-90     	; 0x272 <main+0x2a>
			cli();
     2cc:	f8 94       	cli
			//printf("joystick x:%i\n\rslider left: %i\n\r, button left: %i\n\r", joystick_pos.x_pos, slider_pos.left_pos, buttons.left_button);
			
			//printf("in timer");
			//printf("shooting VALUE: %i\n\r", shooting);
			if (buttons.left_button && !(shooting)) {
     2ce:	f7 01       	movw	r30, r14
     2d0:	80 81       	ld	r24, Z
     2d2:	88 23       	and	r24, r24
     2d4:	29 f0       	breq	.+10     	; 0x2e0 <main+0x98>
     2d6:	80 91 6c 02 	lds	r24, 0x026C	; 0x80026c <shooting>
				//printf("shooting");
				solenoid_setPulse();
     2da:	81 11       	cpse	r24, r1
     2dc:	01 c0       	rjmp	.+2      	; 0x2e0 <main+0x98>
			}
			TCNT3 = 0x00;
     2de:	5f d6       	rcall	.+3262   	; 0xf9e <solenoid_setPulse>
     2e0:	f8 01       	movw	r30, r16
			encoder_readValues();
     2e2:	11 82       	std	Z+1, r1	; 0x01
			//printf("Converted: %i\n\r", converted_encoderValue);
			if (regulatorOn) {
     2e4:	10 82       	st	Z, r1
     2e6:	f8 d2       	rcall	.+1520   	; 0x8d8 <encoder_readValues>
     2e8:	80 91 4d 02 	lds	r24, 0x024D	; 0x80024d <regulatorOn>
				motor_control();
     2ec:	81 11       	cpse	r24, r1
			}
			//printf("ADC-value: %i", ADC_read());
			if (gameActive) {
     2ee:	4d d4       	rcall	.+2202   	; 0xb8a <motor_control>
     2f0:	80 91 58 02 	lds	r24, 0x0258	; 0x800258 <gameActive>
				game_play();
     2f4:	81 11       	cpse	r24, r1
     2f6:	7e d3       	rcall	.+1788   	; 0x9f4 <game_play>
			}
			
			sei();
     2f8:	78 94       	sei
     2fa:	bb cf       	rjmp	.-138    	; 0x272 <main+0x2a>

000002fc <CAN_transmit_message>:
	
	
	
	
}
void CAN_transmit_message(CAN_message_t *message) {
     2fc:	0f 93       	push	r16
     2fe:	1f 93       	push	r17
     300:	cf 93       	push	r28
     302:	8c 01       	movw	r16, r24
	printf("Transmitting message");
     304:	87 e3       	ldi	r24, 0x37	; 55
     306:	92 e0       	ldi	r25, 0x02	; 2
     308:	9f 93       	push	r25
     30a:	8f 93       	push	r24
     30c:	0e 94 6d 0c 	call	0x18da	; 0x18da <printf>
	static int buffer_number = 0;
	
	buffer_number++;
	buffer_number = buffer_number%3;
     310:	80 91 4f 02 	lds	r24, 0x024F	; 0x80024f <buffer_number.2300>
     314:	90 91 50 02 	lds	r25, 0x0250	; 0x800250 <buffer_number.2300+0x1>
     318:	01 96       	adiw	r24, 0x01	; 1
     31a:	63 e0       	ldi	r22, 0x03	; 3
     31c:	70 e0       	ldi	r23, 0x00	; 0
     31e:	0e 94 a7 0b 	call	0x174e	; 0x174e <__divmodhi4>
     322:	28 2f       	mov	r18, r24
     324:	39 2f       	mov	r19, r25
     326:	80 93 4f 02 	sts	0x024F, r24	; 0x80024f <buffer_number.2300>
     32a:	90 93 50 02 	sts	0x0250, r25	; 0x800250 <buffer_number.2300+0x1>
	

	

	//Load id in registers TXBnSIDH and TXBnSIDL
	switch(buffer_number) {
     32e:	0f 90       	pop	r0
     330:	0f 90       	pop	r0
     332:	21 30       	cpi	r18, 0x01	; 1
     334:	31 05       	cpc	r19, r1
     336:	d9 f0       	breq	.+54     	; 0x36e <CAN_transmit_message+0x72>
     338:	22 30       	cpi	r18, 0x02	; 2
     33a:	31 05       	cpc	r19, r1
     33c:	69 f1       	breq	.+90     	; 0x398 <CAN_transmit_message+0x9c>
     33e:	23 2b       	or	r18, r19
     340:	09 f0       	breq	.+2      	; 0x344 <CAN_transmit_message+0x48>
     342:	3e c0       	rjmp	.+124    	; 0x3c0 <CAN_transmit_message+0xc4>
			case 0:
				CAN_controller_bitModify(0b11100000, TXB0SIDL, (uint8_t) ((message->ID & 0b111) << 5));
     344:	f8 01       	movw	r30, r16
     346:	40 85       	ldd	r20, Z+8	; 0x08
     348:	51 85       	ldd	r21, Z+9	; 0x09
     34a:	42 95       	swap	r20
     34c:	44 0f       	add	r20, r20
     34e:	40 7e       	andi	r20, 0xE0	; 224
     350:	62 e3       	ldi	r22, 0x32	; 50
     352:	80 ee       	ldi	r24, 0xE0	; 224
     354:	a6 d1       	rcall	.+844    	; 0x6a2 <CAN_controller_bitModify>
				CAN_controller_write(TXB0SIDH, (uint8_t) ( message->ID >> 3) );
     356:	f8 01       	movw	r30, r16
     358:	60 85       	ldd	r22, Z+8	; 0x08
     35a:	71 85       	ldd	r23, Z+9	; 0x09
     35c:	76 95       	lsr	r23
     35e:	67 95       	ror	r22
     360:	76 95       	lsr	r23
     362:	67 95       	ror	r22
     364:	76 95       	lsr	r23
     366:	67 95       	ror	r22
     368:	81 e3       	ldi	r24, 0x31	; 49
     36a:	88 d1       	rcall	.+784    	; 0x67c <CAN_controller_write>

				break;
     36c:	29 c0       	rjmp	.+82     	; 0x3c0 <CAN_transmit_message+0xc4>
			case 1:
				CAN_controller_bitModify(0b11100000, TXB1SIDL, (uint8_t) ((message->ID & 0b111) << 5));
     36e:	f8 01       	movw	r30, r16
     370:	40 85       	ldd	r20, Z+8	; 0x08
     372:	51 85       	ldd	r21, Z+9	; 0x09
     374:	42 95       	swap	r20
     376:	44 0f       	add	r20, r20
     378:	40 7e       	andi	r20, 0xE0	; 224
     37a:	62 e4       	ldi	r22, 0x42	; 66
     37c:	80 ee       	ldi	r24, 0xE0	; 224
     37e:	91 d1       	rcall	.+802    	; 0x6a2 <CAN_controller_bitModify>
				CAN_controller_write(TXB1SIDH, (uint8_t) ( message->ID >> 3) );
     380:	f8 01       	movw	r30, r16
     382:	60 85       	ldd	r22, Z+8	; 0x08
     384:	71 85       	ldd	r23, Z+9	; 0x09
     386:	76 95       	lsr	r23
     388:	67 95       	ror	r22
     38a:	76 95       	lsr	r23
     38c:	67 95       	ror	r22
     38e:	76 95       	lsr	r23
     390:	67 95       	ror	r22
     392:	81 e4       	ldi	r24, 0x41	; 65
     394:	73 d1       	rcall	.+742    	; 0x67c <CAN_controller_write>
				
				break;
     396:	14 c0       	rjmp	.+40     	; 0x3c0 <CAN_transmit_message+0xc4>
			case 2:
				CAN_controller_bitModify(0b11100000, TXB2SIDL, (uint8_t) ((message->ID & 0b111) << 5));
     398:	f8 01       	movw	r30, r16
     39a:	40 85       	ldd	r20, Z+8	; 0x08
     39c:	51 85       	ldd	r21, Z+9	; 0x09
     39e:	42 95       	swap	r20
     3a0:	44 0f       	add	r20, r20
     3a2:	40 7e       	andi	r20, 0xE0	; 224
     3a4:	62 e5       	ldi	r22, 0x52	; 82
     3a6:	80 ee       	ldi	r24, 0xE0	; 224
     3a8:	7c d1       	rcall	.+760    	; 0x6a2 <CAN_controller_bitModify>
				CAN_controller_write(TXB2SIDH, (uint8_t) ( message->ID >> 3) );
     3aa:	f8 01       	movw	r30, r16
     3ac:	60 85       	ldd	r22, Z+8	; 0x08
     3ae:	71 85       	ldd	r23, Z+9	; 0x09
     3b0:	76 95       	lsr	r23
     3b2:	67 95       	ror	r22
     3b4:	76 95       	lsr	r23
     3b6:	67 95       	ror	r22
     3b8:	76 95       	lsr	r23
     3ba:	67 95       	ror	r22
     3bc:	81 e5       	ldi	r24, 0x51	; 81
     3be:	5e d1       	rcall	.+700    	; 0x67c <CAN_controller_write>
			
			
	}
		
	//Load length in register TXBnDLC
	switch(buffer_number) {
     3c0:	80 91 4f 02 	lds	r24, 0x024F	; 0x80024f <buffer_number.2300>
     3c4:	90 91 50 02 	lds	r25, 0x0250	; 0x800250 <buffer_number.2300+0x1>
     3c8:	81 30       	cpi	r24, 0x01	; 1
     3ca:	91 05       	cpc	r25, r1
     3cc:	59 f0       	breq	.+22     	; 0x3e4 <CAN_transmit_message+0xe8>
     3ce:	82 30       	cpi	r24, 0x02	; 2
     3d0:	91 05       	cpc	r25, r1
     3d2:	71 f0       	breq	.+28     	; 0x3f0 <CAN_transmit_message+0xf4>
     3d4:	89 2b       	or	r24, r25
			case 0:
				CAN_controller_bitModify(0b1111, TXB0DLC, message->data_length);
     3d6:	89 f4       	brne	.+34     	; 0x3fa <CAN_transmit_message+0xfe>
     3d8:	f8 01       	movw	r30, r16
     3da:	42 85       	ldd	r20, Z+10	; 0x0a
     3dc:	65 e3       	ldi	r22, 0x35	; 53
     3de:	8f e0       	ldi	r24, 0x0F	; 15
				break;
     3e0:	60 d1       	rcall	.+704    	; 0x6a2 <CAN_controller_bitModify>
			case 1:
				CAN_controller_bitModify(0b1111, TXB1DLC, message->data_length);
     3e2:	0b c0       	rjmp	.+22     	; 0x3fa <CAN_transmit_message+0xfe>
     3e4:	f8 01       	movw	r30, r16
     3e6:	42 85       	ldd	r20, Z+10	; 0x0a
     3e8:	65 e4       	ldi	r22, 0x45	; 69
     3ea:	8f e0       	ldi	r24, 0x0F	; 15
				break;
     3ec:	5a d1       	rcall	.+692    	; 0x6a2 <CAN_controller_bitModify>
			case 2:
				CAN_controller_bitModify(0b1111, TXB2DLC, message->data_length);
     3ee:	05 c0       	rjmp	.+10     	; 0x3fa <CAN_transmit_message+0xfe>
     3f0:	f8 01       	movw	r30, r16
     3f2:	42 85       	ldd	r20, Z+10	; 0x0a
     3f4:	65 e5       	ldi	r22, 0x55	; 85
     3f6:	8f e0       	ldi	r24, 0x0F	; 15
     3f8:	54 d1       	rcall	.+680    	; 0x6a2 <CAN_controller_bitModify>
			
			
	}

	//iterate in for loop length = message.length and load TXBnDm
	for (uint8_t i = 0; i != message->data_length; i++) {
     3fa:	f8 01       	movw	r30, r16
     3fc:	82 85       	ldd	r24, Z+10	; 0x0a
     3fe:	88 23       	and	r24, r24
     400:	49 f1       	breq	.+82     	; 0x454 <__LOCK_REGION_LENGTH__+0x54>
     402:	c0 e0       	ldi	r28, 0x00	; 0
		switch(buffer_number) {
     404:	80 91 4f 02 	lds	r24, 0x024F	; 0x80024f <buffer_number.2300>
     408:	90 91 50 02 	lds	r25, 0x0250	; 0x800250 <buffer_number.2300+0x1>
     40c:	81 30       	cpi	r24, 0x01	; 1
     40e:	91 05       	cpc	r25, r1
     410:	69 f0       	breq	.+26     	; 0x42c <__LOCK_REGION_LENGTH__+0x2c>
     412:	82 30       	cpi	r24, 0x02	; 2
     414:	91 05       	cpc	r25, r1
     416:	91 f0       	breq	.+36     	; 0x43c <__LOCK_REGION_LENGTH__+0x3c>
     418:	89 2b       	or	r24, r25
			case 0:
				CAN_controller_write(TXB0D0 + i, message->data[i]);
     41a:	b9 f4       	brne	.+46     	; 0x44a <__LOCK_REGION_LENGTH__+0x4a>
     41c:	f8 01       	movw	r30, r16
     41e:	ec 0f       	add	r30, r28
     420:	f1 1d       	adc	r31, r1
     422:	60 81       	ld	r22, Z
     424:	86 e3       	ldi	r24, 0x36	; 54
     426:	8c 0f       	add	r24, r28
				break;
     428:	29 d1       	rcall	.+594    	; 0x67c <CAN_controller_write>
			case 1:
				CAN_controller_write(TXB1D0 + i, message->data[i]);
     42a:	0f c0       	rjmp	.+30     	; 0x44a <__LOCK_REGION_LENGTH__+0x4a>
     42c:	f8 01       	movw	r30, r16
     42e:	ec 0f       	add	r30, r28
     430:	f1 1d       	adc	r31, r1
     432:	60 81       	ld	r22, Z
     434:	86 e4       	ldi	r24, 0x46	; 70
     436:	8c 0f       	add	r24, r28
				break;
     438:	21 d1       	rcall	.+578    	; 0x67c <CAN_controller_write>
			case 2:
				CAN_controller_write(TXB2D0 + i, message->data[i]);
     43a:	07 c0       	rjmp	.+14     	; 0x44a <__LOCK_REGION_LENGTH__+0x4a>
     43c:	f8 01       	movw	r30, r16
     43e:	ec 0f       	add	r30, r28
     440:	f1 1d       	adc	r31, r1
     442:	60 81       	ld	r22, Z
     444:	86 e5       	ldi	r24, 0x56	; 86
     446:	8c 0f       	add	r24, r28
			
			
	}

	//iterate in for loop length = message.length and load TXBnDm
	for (uint8_t i = 0; i != message->data_length; i++) {
     448:	19 d1       	rcall	.+562    	; 0x67c <CAN_controller_write>
     44a:	cf 5f       	subi	r28, 0xFF	; 255
     44c:	f8 01       	movw	r30, r16
     44e:	82 85       	ldd	r24, Z+10	; 0x0a
     450:	8c 13       	cpse	r24, r28
	}
	

	
	//request_to_send
	CAN_controller_RTS(buffer_number);
     452:	d8 cf       	rjmp	.-80     	; 0x404 <__LOCK_REGION_LENGTH__+0x4>
     454:	80 91 4f 02 	lds	r24, 0x024F	; 0x80024f <buffer_number.2300>
     458:	45 d1       	rcall	.+650    	; 0x6e4 <CAN_controller_RTS>

	//ERROR HANDLING?	
}
     45a:	cf 91       	pop	r28
     45c:	1f 91       	pop	r17
     45e:	0f 91       	pop	r16
     460:	08 95       	ret

00000462 <CAN_readPosition>:
	
	
	
}

void CAN_readPosition(CAN_message_t mess) {
     462:	8f 92       	push	r8
     464:	9f 92       	push	r9
     466:	af 92       	push	r10
     468:	bf 92       	push	r11
     46a:	ef 92       	push	r14
     46c:	ff 92       	push	r15
     46e:	0f 93       	push	r16
     470:	1f 93       	push	r17
     472:	cf 93       	push	r28
     474:	df 93       	push	r29
     476:	cd b7       	in	r28, 0x3d	; 61
     478:	de b7       	in	r29, 0x3e	; 62
     47a:	2b 97       	sbiw	r28, 0x0b	; 11
     47c:	0f b6       	in	r0, 0x3f	; 63
     47e:	f8 94       	cli
     480:	de bf       	out	0x3e, r29	; 62
     482:	0f be       	out	0x3f, r0	; 63
     484:	cd bf       	out	0x3d, r28	; 61
     486:	e9 82       	std	Y+1, r14	; 0x01
     488:	fa 82       	std	Y+2, r15	; 0x02
     48a:	0b 83       	std	Y+3, r16	; 0x03
     48c:	1c 83       	std	Y+4, r17	; 0x04
     48e:	2d 83       	std	Y+5, r18	; 0x05
     490:	3e 83       	std	Y+6, r19	; 0x06
     492:	4f 83       	std	Y+7, r20	; 0x07
     494:	58 87       	std	Y+8, r21	; 0x08
     496:	69 87       	std	Y+9, r22	; 0x09
     498:	7a 87       	std	Y+10, r23	; 0x0a
     49a:	8b 87       	std	Y+11, r24	; 0x0b
	
	int32_t dataLeft = mess.data[0];
     49c:	29 81       	ldd	r18, Y+1	; 0x01
	int32_t dataRight = mess.data[1];
     49e:	fa 80       	ldd	r15, Y+2	; 0x02

	slider_pos.left_pos = (dataLeft*200)/255-100;
     4a0:	30 e0       	ldi	r19, 0x00	; 0
     4a2:	a8 ec       	ldi	r26, 0xC8	; 200
     4a4:	b0 e0       	ldi	r27, 0x00	; 0
     4a6:	0e 94 de 0b 	call	0x17bc	; 0x17bc <__umulhisi3>
     4aa:	81 2c       	mov	r8, r1
     4ac:	91 2c       	mov	r9, r1
     4ae:	54 01       	movw	r10, r8
     4b0:	8a 94       	dec	r8
     4b2:	a5 01       	movw	r20, r10
     4b4:	94 01       	movw	r18, r8
     4b6:	0e 94 ba 0b 	call	0x1774	; 0x1774 <__divmodsi4>
     4ba:	da 01       	movw	r26, r20
     4bc:	c9 01       	movw	r24, r18
     4be:	84 56       	subi	r24, 0x64	; 100
     4c0:	91 09       	sbc	r25, r1
     4c2:	a1 09       	sbc	r26, r1
     4c4:	b1 09       	sbc	r27, r1
     4c6:	0d e6       	ldi	r16, 0x6D	; 109
     4c8:	12 e0       	ldi	r17, 0x02	; 2
     4ca:	f8 01       	movw	r30, r16
     4cc:	80 83       	st	Z, r24
     4ce:	91 83       	std	Z+1, r25	; 0x01
     4d0:	a2 83       	std	Z+2, r26	; 0x02
     4d2:	b3 83       	std	Z+3, r27	; 0x03
	slider_pos.right_pos = (dataRight*200)/255-100;
     4d4:	2f 2d       	mov	r18, r15
     4d6:	30 e0       	ldi	r19, 0x00	; 0
     4d8:	a8 ec       	ldi	r26, 0xC8	; 200
     4da:	b0 e0       	ldi	r27, 0x00	; 0
     4dc:	0e 94 de 0b 	call	0x17bc	; 0x17bc <__umulhisi3>
     4e0:	a5 01       	movw	r20, r10
     4e2:	94 01       	movw	r18, r8
     4e4:	0e 94 ba 0b 	call	0x1774	; 0x1774 <__divmodsi4>
     4e8:	da 01       	movw	r26, r20
     4ea:	c9 01       	movw	r24, r18
     4ec:	84 56       	subi	r24, 0x64	; 100
     4ee:	91 09       	sbc	r25, r1
     4f0:	a1 09       	sbc	r26, r1
     4f2:	b1 09       	sbc	r27, r1
     4f4:	f8 01       	movw	r30, r16
     4f6:	84 83       	std	Z+4, r24	; 0x04
     4f8:	95 83       	std	Z+5, r25	; 0x05
     4fa:	a6 83       	std	Z+6, r26	; 0x06
     4fc:	b7 83       	std	Z+7, r27	; 0x07
	buttons.left_button = mess.data[2];
     4fe:	8b 81       	ldd	r24, Y+3	; 0x03
     500:	e5 e6       	ldi	r30, 0x65	; 101
     502:	f2 e0       	ldi	r31, 0x02	; 2
     504:	80 83       	st	Z, r24
	buttons.right_button = mess.data[3];
     506:	9c 81       	ldd	r25, Y+4	; 0x04
     508:	91 83       	std	Z+1, r25	; 0x01
	if (buttons.left_button == 0) {
     50a:	81 11       	cpse	r24, r1
     50c:	02 c0       	rjmp	.+4      	; 0x512 <CAN_readPosition+0xb0>
		shooting = 0;
     50e:	10 92 6c 02 	sts	0x026C, r1	; 0x80026c <shooting>
	}

	joystick_pos.x_pos = mess.data[4];
     512:	8d 81       	ldd	r24, Y+5	; 0x05
     514:	0d e5       	ldi	r16, 0x5D	; 93
     516:	12 e0       	ldi	r17, 0x02	; 2
     518:	f8 01       	movw	r30, r16
     51a:	80 83       	st	Z, r24
	joystick_pos.y_pos = mess.data[5];
     51c:	8e 81       	ldd	r24, Y+6	; 0x06
     51e:	81 83       	std	Z+1, r24	; 0x01
	joystick_pos.angle = atan2(joystick_pos.y_pos, joystick_pos.x_pos)*360/2.0/3.14;
     520:	60 81       	ld	r22, Z
     522:	f1 80       	ldd	r15, Z+1	; 0x01
     524:	06 2e       	mov	r0, r22
     526:	00 0c       	add	r0, r0
     528:	77 0b       	sbc	r23, r23
     52a:	88 0b       	sbc	r24, r24
     52c:	99 0b       	sbc	r25, r25
     52e:	c9 d7       	rcall	.+3986   	; 0x14c2 <__floatsisf>
     530:	4b 01       	movw	r8, r22
     532:	5c 01       	movw	r10, r24
     534:	6f 2d       	mov	r22, r15
     536:	ff 0c       	add	r15, r15
     538:	77 0b       	sbc	r23, r23
     53a:	88 0b       	sbc	r24, r24
     53c:	99 0b       	sbc	r25, r25
     53e:	c1 d7       	rcall	.+3970   	; 0x14c2 <__floatsisf>
     540:	a5 01       	movw	r20, r10
     542:	94 01       	movw	r18, r8
     544:	cc d6       	rcall	.+3480   	; 0x12de <atan2>
     546:	20 e0       	ldi	r18, 0x00	; 0
     548:	30 e0       	ldi	r19, 0x00	; 0
     54a:	44 eb       	ldi	r20, 0xB4	; 180
     54c:	53 e4       	ldi	r21, 0x43	; 67
     54e:	0e 94 41 0b 	call	0x1682	; 0x1682 <__mulsf3>
     552:	20 e0       	ldi	r18, 0x00	; 0
     554:	30 e0       	ldi	r19, 0x00	; 0
     556:	40 e0       	ldi	r20, 0x00	; 0
     558:	5f e3       	ldi	r21, 0x3F	; 63
     55a:	0e 94 41 0b 	call	0x1682	; 0x1682 <__mulsf3>
     55e:	23 ec       	ldi	r18, 0xC3	; 195
     560:	35 ef       	ldi	r19, 0xF5	; 245
     562:	48 e4       	ldi	r20, 0x48	; 72
     564:	50 e4       	ldi	r21, 0x40	; 64
     566:	12 d7       	rcall	.+3620   	; 0x138c <__divsf3>
     568:	79 d7       	rcall	.+3826   	; 0x145c <__fixsfsi>
     56a:	f8 01       	movw	r30, r16
     56c:	73 83       	std	Z+3, r23	; 0x03
     56e:	62 83       	std	Z+2, r22	; 0x02
     570:	2b 96       	adiw	r28, 0x0b	; 11
     572:	0f b6       	in	r0, 0x3f	; 63
     574:	f8 94       	cli
     576:	de bf       	out	0x3e, r29	; 62
     578:	0f be       	out	0x3f, r0	; 63
     57a:	cd bf       	out	0x3d, r28	; 61
     57c:	df 91       	pop	r29
     57e:	cf 91       	pop	r28
     580:	1f 91       	pop	r17
     582:	0f 91       	pop	r16
     584:	ff 90       	pop	r15
     586:	ef 90       	pop	r14
     588:	bf 90       	pop	r11
     58a:	af 90       	pop	r10
     58c:	9f 90       	pop	r9
     58e:	8f 90       	pop	r8
     590:	08 95       	ret

00000592 <CAN_receiveMessage>:
	CAN_controller_RTS(buffer_number);

	//ERROR HANDLING?	
}

void CAN_receiveMessage() {
     592:	ef 92       	push	r14
     594:	ff 92       	push	r15
     596:	0f 93       	push	r16
     598:	1f 93       	push	r17
     59a:	cf 93       	push	r28
     59c:	df 93       	push	r29
     59e:	cd b7       	in	r28, 0x3d	; 61
     5a0:	de b7       	in	r29, 0x3e	; 62
     5a2:	2b 97       	sbiw	r28, 0x0b	; 11
     5a4:	0f b6       	in	r0, 0x3f	; 63
     5a6:	f8 94       	cli
     5a8:	de bf       	out	0x3e, r29	; 62
     5aa:	0f be       	out	0x3f, r0	; 63
     5ac:	cd bf       	out	0x3d, r28	; 61
	CAN_message_t received_message;
	uint8_t buffer = 0;
	switch (buffer) {
		case 0:
				received_message.ID = ((CAN_controller_read(MCP_RXB0SIDL) & 0b11100000) >> 5) + (CAN_controller_read(MCP_RXB0SIDH) << 3); 
     5ae:	82 e6       	ldi	r24, 0x62	; 98
     5b0:	54 d0       	rcall	.+168    	; 0x65a <CAN_controller_read>
     5b2:	18 2f       	mov	r17, r24
     5b4:	81 e6       	ldi	r24, 0x61	; 97
     5b6:	51 d0       	rcall	.+162    	; 0x65a <CAN_controller_read>
     5b8:	12 95       	swap	r17
     5ba:	16 95       	lsr	r17
     5bc:	17 70       	andi	r17, 0x07	; 7
     5be:	28 e0       	ldi	r18, 0x08	; 8
     5c0:	82 9f       	mul	r24, r18
     5c2:	c0 01       	movw	r24, r0
     5c4:	11 24       	eor	r1, r1
     5c6:	81 0f       	add	r24, r17
     5c8:	91 1d       	adc	r25, r1
     5ca:	9a 87       	std	Y+10, r25	; 0x0a
     5cc:	89 87       	std	Y+9, r24	; 0x09
				
				//printf("Whole id: %i\n\r", received_message.ID);
				received_message.data_length = (CAN_controller_read(MCP_RXB0DLC) & 0b00001111);
     5ce:	85 e6       	ldi	r24, 0x65	; 101
     5d0:	44 d0       	rcall	.+136    	; 0x65a <CAN_controller_read>
     5d2:	8f 70       	andi	r24, 0x0F	; 15
     5d4:	8b 87       	std	Y+11, r24	; 0x0b
     5d6:	8b 85       	ldd	r24, Y+11	; 0x0b
				//printf("data length read: %i\n\r",(CAN_controller_read(MCP_RXB0DLC) & 0b00001111));
				for (uint8_t i = 0; i != received_message.data_length; i++) {
     5d8:	88 23       	and	r24, r24
     5da:	89 f0       	breq	.+34     	; 0x5fe <CAN_receiveMessage+0x6c>
     5dc:	10 e0       	ldi	r17, 0x00	; 0
     5de:	e1 2e       	mov	r14, r17
					received_message.data[i] = CAN_controller_read(MCP_RXB0D0 + i);
     5e0:	f1 2c       	mov	r15, r1
     5e2:	86 e6       	ldi	r24, 0x66	; 102
     5e4:	81 0f       	add	r24, r17
     5e6:	39 d0       	rcall	.+114    	; 0x65a <CAN_controller_read>
     5e8:	e1 e0       	ldi	r30, 0x01	; 1
     5ea:	f0 e0       	ldi	r31, 0x00	; 0
     5ec:	ec 0f       	add	r30, r28
     5ee:	fd 1f       	adc	r31, r29
     5f0:	ee 0d       	add	r30, r14
     5f2:	ff 1d       	adc	r31, r15
     5f4:	80 83       	st	Z, r24
     5f6:	1f 5f       	subi	r17, 0xFF	; 255
				received_message.ID = ((CAN_controller_read(MCP_RXB0SIDL) & 0b11100000) >> 5) + (CAN_controller_read(MCP_RXB0SIDH) << 3); 
				
				//printf("Whole id: %i\n\r", received_message.ID);
				received_message.data_length = (CAN_controller_read(MCP_RXB0DLC) & 0b00001111);
				//printf("data length read: %i\n\r",(CAN_controller_read(MCP_RXB0DLC) & 0b00001111));
				for (uint8_t i = 0; i != received_message.data_length; i++) {
     5f8:	8b 85       	ldd	r24, Y+11	; 0x0b
     5fa:	81 13       	cpse	r24, r17
     5fc:	f0 cf       	rjmp	.-32     	; 0x5de <CAN_receiveMessage+0x4c>
     5fe:	89 85       	ldd	r24, Y+9	; 0x09
				
	}
	

	
	switch(received_message.ID) {
     600:	9a 85       	ldd	r25, Y+10	; 0x0a
     602:	82 30       	cpi	r24, 0x02	; 2
     604:	91 05       	cpc	r25, r1
     606:	b9 f0       	breq	.+46     	; 0x636 <CAN_receiveMessage+0xa4>
     608:	18 f4       	brcc	.+6      	; 0x610 <CAN_receiveMessage+0x7e>
     60a:	01 97       	sbiw	r24, 0x01	; 1
     60c:	39 f0       	breq	.+14     	; 0x61c <CAN_receiveMessage+0x8a>
     60e:	18 c0       	rjmp	.+48     	; 0x640 <CAN_receiveMessage+0xae>
     610:	83 30       	cpi	r24, 0x03	; 3
     612:	91 05       	cpc	r25, r1
     614:	91 f0       	breq	.+36     	; 0x63a <CAN_receiveMessage+0xa8>
     616:	40 97       	sbiw	r24, 0x10	; 16
     618:	91 f0       	breq	.+36     	; 0x63e <CAN_receiveMessage+0xac>
     61a:	12 c0       	rjmp	.+36     	; 0x640 <CAN_receiveMessage+0xae>
     61c:	e9 80       	ldd	r14, Y+1	; 0x01
		case 1:
			CAN_readPosition(received_message);
     61e:	fa 80       	ldd	r15, Y+2	; 0x02
     620:	0b 81       	ldd	r16, Y+3	; 0x03
     622:	1c 81       	ldd	r17, Y+4	; 0x04
     624:	2d 81       	ldd	r18, Y+5	; 0x05
     626:	3e 81       	ldd	r19, Y+6	; 0x06
     628:	4f 81       	ldd	r20, Y+7	; 0x07
     62a:	58 85       	ldd	r21, Y+8	; 0x08
     62c:	69 85       	ldd	r22, Y+9	; 0x09
     62e:	7a 85       	ldd	r23, Y+10	; 0x0a
     630:	8b 85       	ldd	r24, Y+11	; 0x0b
     632:	17 df       	rcall	.-466    	; 0x462 <CAN_readPosition>
			break;
		case 2:
			game_init();
     634:	05 c0       	rjmp	.+10     	; 0x640 <CAN_receiveMessage+0xae>
     636:	9a d1       	rcall	.+820    	; 0x96c <game_init>
			break;
     638:	03 c0       	rjmp	.+6      	; 0x640 <CAN_receiveMessage+0xae>
		case 3:
			game_stop();
     63a:	19 d2       	rcall	.+1074   	; 0xa6e <game_stop>
     63c:	01 c0       	rjmp	.+2      	; 0x640 <CAN_receiveMessage+0xae>
			break;
     63e:	84 d4       	rcall	.+2312   	; 0xf48 <setupInit>
		case 0x10:
			setupInit();
     640:	2b 96       	adiw	r28, 0x0b	; 11
     642:	0f b6       	in	r0, 0x3f	; 63
	}
	
	
	
	
}
     644:	f8 94       	cli
     646:	de bf       	out	0x3e, r29	; 62
     648:	0f be       	out	0x3f, r0	; 63
     64a:	cd bf       	out	0x3d, r28	; 61
     64c:	df 91       	pop	r29
     64e:	cf 91       	pop	r28
     650:	1f 91       	pop	r17
     652:	0f 91       	pop	r16
     654:	ff 90       	pop	r15
     656:	ef 90       	pop	r14
     658:	08 95       	ret

0000065a <CAN_controller_read>:
#include "CAN_controller.h"
#include "SPI.h"

#define I 7

uint8_t CAN_controller_read(uint8_t addr) {
     65a:	cf 93       	push	r28
     65c:	c8 2f       	mov	r28, r24
	SPI_setChipSelect(PB7, 0); 
     65e:	60 e0       	ldi	r22, 0x00	; 0
     660:	87 e0       	ldi	r24, 0x07	; 7
     662:	c0 d4       	rcall	.+2432   	; 0xfe4 <SPI_setChipSelect>
	SPI_masterWrite(MCP_READ);
     664:	83 e0       	ldi	r24, 0x03	; 3
     666:	b3 d4       	rcall	.+2406   	; 0xfce <SPI_masterWrite>
	SPI_masterWrite(addr);
     668:	8c 2f       	mov	r24, r28
     66a:	b1 d4       	rcall	.+2402   	; 0xfce <SPI_masterWrite>
	uint8_t data = SPI_masterRead();
     66c:	b5 d4       	rcall	.+2410   	; 0xfd8 <SPI_masterRead>
     66e:	c8 2f       	mov	r28, r24
	SPI_setChipSelect(PB7, 1);
     670:	61 e0       	ldi	r22, 0x01	; 1
     672:	87 e0       	ldi	r24, 0x07	; 7
     674:	b7 d4       	rcall	.+2414   	; 0xfe4 <SPI_setChipSelect>
     676:	8c 2f       	mov	r24, r28
	
	return data;
}
     678:	cf 91       	pop	r28
     67a:	08 95       	ret

0000067c <CAN_controller_write>:
     67c:	cf 93       	push	r28

void CAN_controller_write(uint8_t addr, uint8_t data) {
     67e:	df 93       	push	r29
     680:	d8 2f       	mov	r29, r24
     682:	c6 2f       	mov	r28, r22
	SPI_setChipSelect(PB7, 0);
     684:	60 e0       	ldi	r22, 0x00	; 0
     686:	87 e0       	ldi	r24, 0x07	; 7
     688:	ad d4       	rcall	.+2394   	; 0xfe4 <SPI_setChipSelect>
	
	SPI_masterWrite(MCP_WRITE);
     68a:	82 e0       	ldi	r24, 0x02	; 2
     68c:	a0 d4       	rcall	.+2368   	; 0xfce <SPI_masterWrite>
	SPI_masterWrite(addr);
     68e:	8d 2f       	mov	r24, r29
     690:	9e d4       	rcall	.+2364   	; 0xfce <SPI_masterWrite>
	SPI_masterWrite(data);
     692:	8c 2f       	mov	r24, r28
     694:	9c d4       	rcall	.+2360   	; 0xfce <SPI_masterWrite>
	
	SPI_setChipSelect(PB7, 1); 
     696:	61 e0       	ldi	r22, 0x01	; 1
     698:	87 e0       	ldi	r24, 0x07	; 7
     69a:	a4 d4       	rcall	.+2376   	; 0xfe4 <SPI_setChipSelect>
     69c:	df 91       	pop	r29
	
}
     69e:	cf 91       	pop	r28
     6a0:	08 95       	ret

000006a2 <CAN_controller_bitModify>:
     6a2:	1f 93       	push	r17
void CAN_controller_bitModify(uint8_t mask, uint8_t addr, uint8_t data) {
     6a4:	cf 93       	push	r28
     6a6:	df 93       	push	r29
     6a8:	d8 2f       	mov	r29, r24
     6aa:	16 2f       	mov	r17, r22
     6ac:	c4 2f       	mov	r28, r20
		SPI_setChipSelect(PB7, 0);
     6ae:	60 e0       	ldi	r22, 0x00	; 0
     6b0:	87 e0       	ldi	r24, 0x07	; 7
     6b2:	98 d4       	rcall	.+2352   	; 0xfe4 <SPI_setChipSelect>
		SPI_masterWrite(MCP_BITMOD);
     6b4:	85 e0       	ldi	r24, 0x05	; 5
     6b6:	8b d4       	rcall	.+2326   	; 0xfce <SPI_masterWrite>
		SPI_masterWrite(addr);
     6b8:	81 2f       	mov	r24, r17
     6ba:	89 d4       	rcall	.+2322   	; 0xfce <SPI_masterWrite>
		SPI_masterWrite(mask);
     6bc:	8d 2f       	mov	r24, r29
     6be:	87 d4       	rcall	.+2318   	; 0xfce <SPI_masterWrite>
		SPI_masterWrite(data);
     6c0:	8c 2f       	mov	r24, r28
     6c2:	85 d4       	rcall	.+2314   	; 0xfce <SPI_masterWrite>
		
		SPI_setChipSelect(PB7, 1);
     6c4:	61 e0       	ldi	r22, 0x01	; 1
     6c6:	87 e0       	ldi	r24, 0x07	; 7
     6c8:	8d d4       	rcall	.+2330   	; 0xfe4 <SPI_setChipSelect>
     6ca:	df 91       	pop	r29

}
     6cc:	cf 91       	pop	r28
     6ce:	1f 91       	pop	r17
     6d0:	08 95       	ret

000006d2 <CAN_controller_reset>:
     6d2:	60 e0       	ldi	r22, 0x00	; 0
void CAN_controller_reset() {
	SPI_setChipSelect(PB7, 0);
     6d4:	87 e0       	ldi	r24, 0x07	; 7
     6d6:	86 d4       	rcall	.+2316   	; 0xfe4 <SPI_setChipSelect>
	//printf("CAN reset\n\r");
	SPI_masterWrite(MCP_RESET);
     6d8:	80 ec       	ldi	r24, 0xC0	; 192
     6da:	79 d4       	rcall	.+2290   	; 0xfce <SPI_masterWrite>
	SPI_setChipSelect(PB7, 1);
     6dc:	61 e0       	ldi	r22, 0x01	; 1
     6de:	87 e0       	ldi	r24, 0x07	; 7
     6e0:	81 c4       	rjmp	.+2306   	; 0xfe4 <SPI_setChipSelect>
     6e2:	08 95       	ret

000006e4 <CAN_controller_RTS>:
	//Check CANSTAT register
	uint8_t status = CAN_controller_read(MCP_CANSTAT);
//	printf("Data: %i\n\r", status);
}

void CAN_controller_RTS(uint8_t buffer) {
     6e4:	cf 93       	push	r28
     6e6:	c8 2f       	mov	r28, r24
	SPI_setChipSelect(PB7, 0);
     6e8:	60 e0       	ldi	r22, 0x00	; 0
     6ea:	87 e0       	ldi	r24, 0x07	; 7
     6ec:	7b d4       	rcall	.+2294   	; 0xfe4 <SPI_setChipSelect>
	switch (buffer) {
     6ee:	c1 30       	cpi	r28, 0x01	; 1
     6f0:	39 f0       	breq	.+14     	; 0x700 <CAN_controller_RTS+0x1c>
     6f2:	18 f0       	brcs	.+6      	; 0x6fa <CAN_controller_RTS+0x16>
     6f4:	c2 30       	cpi	r28, 0x02	; 2
     6f6:	39 f0       	breq	.+14     	; 0x706 <CAN_controller_RTS+0x22>
     6f8:	08 c0       	rjmp	.+16     	; 0x70a <CAN_controller_RTS+0x26>
		case 0:
			SPI_masterWrite(MCP_RTS_TX0);
     6fa:	81 e8       	ldi	r24, 0x81	; 129
     6fc:	68 d4       	rcall	.+2256   	; 0xfce <SPI_masterWrite>
			break;
		case 1:
			SPI_masterWrite(MCP_RTS_TX1);
     6fe:	05 c0       	rjmp	.+10     	; 0x70a <CAN_controller_RTS+0x26>
     700:	82 e8       	ldi	r24, 0x82	; 130
			break;
     702:	65 d4       	rcall	.+2250   	; 0xfce <SPI_masterWrite>
		case 2:
			SPI_masterWrite(MCP_RTS_TX2);
     704:	02 c0       	rjmp	.+4      	; 0x70a <CAN_controller_RTS+0x26>
     706:	84 e8       	ldi	r24, 0x84	; 132
			break;
		default: 
			break;
			
	}
	SPI_setChipSelect(PB7, 1);
     708:	62 d4       	rcall	.+2244   	; 0xfce <SPI_masterWrite>
     70a:	61 e0       	ldi	r22, 0x01	; 1
     70c:	87 e0       	ldi	r24, 0x07	; 7
     70e:	6a d4       	rcall	.+2260   	; 0xfe4 <SPI_setChipSelect>
}
     710:	cf 91       	pop	r28
     712:	08 95       	ret

00000714 <CAN_controller_setMode>:

void CAN_controller_setMode(uint8_t mode) {
     714:	cf 93       	push	r28
     716:	c8 2f       	mov	r28, r24
	
	
	
	CAN_controller_reset();
     718:	dc df       	rcall	.-72     	; 0x6d2 <CAN_controller_reset>
	uint8_t status = CAN_controller_read(MCP_CANSTAT);
     71a:	8e e0       	ldi	r24, 0x0E	; 14
     71c:	9e df       	rcall	.-196    	; 0x65a <CAN_controller_read>
	uint8_t mode_bits = (status & MODE_MASK);
	
	if (mode_bits != MODE_CONFIG) {
     71e:	80 7e       	andi	r24, 0xE0	; 224
     720:	80 38       	cpi	r24, 0x80	; 128
     722:	c1 f4       	brne	.+48     	; 0x754 <CAN_controller_setMode+0x40>
		return;
	}
	
	
	//set in loopback mode p.60 MCP2515
	CAN_controller_bitModify(0b11101110, MCP_CANCTRL, mode | (0b1100));
     724:	4c 2f       	mov	r20, r28
     726:	4c 60       	ori	r20, 0x0C	; 12
     728:	6f e0       	ldi	r22, 0x0F	; 15
     72a:	8e ee       	ldi	r24, 0xEE	; 238
     72c:	ba df       	rcall	.-140    	; 0x6a2 <CAN_controller_bitModify>
	CAN_controller_bitModify(0b11111111, MCP_CANINTE, 0b1);
     72e:	41 e0       	ldi	r20, 0x01	; 1
     730:	6b e2       	ldi	r22, 0x2B	; 43
     732:	8f ef       	ldi	r24, 0xFF	; 255
     734:	b6 df       	rcall	.-148    	; 0x6a2 <CAN_controller_bitModify>
	CAN_controller_bitModify(0b01100000, MCP_RXB0CTRL, 0b01100000); //receive any type of message, no filter p. 27
     736:	40 e6       	ldi	r20, 0x60	; 96
     738:	60 e6       	ldi	r22, 0x60	; 96
     73a:	80 e6       	ldi	r24, 0x60	; 96
     73c:	b2 df       	rcall	.-156    	; 0x6a2 <CAN_controller_bitModify>
     73e:	2f ef       	ldi	r18, 0xFF	; 255
     740:	83 ec       	ldi	r24, 0xC3	; 195
     742:	99 e0       	ldi	r25, 0x09	; 9
     744:	21 50       	subi	r18, 0x01	; 1
     746:	80 40       	sbci	r24, 0x00	; 0
     748:	90 40       	sbci	r25, 0x00	; 0
     74a:	e1 f7       	brne	.-8      	; 0x744 <CAN_controller_setMode+0x30>
     74c:	00 c0       	rjmp	.+0      	; 0x74e <CAN_controller_setMode+0x3a>
     74e:	00 00       	nop

	_delay_ms(200);
	status = CAN_controller_read(MCP_CANSTAT);
     750:	8e e0       	ldi	r24, 0x0E	; 14
     752:	83 df       	rcall	.-250    	; 0x65a <CAN_controller_read>
     754:	cf 91       	pop	r28
	if (mode_bits != mode) {
		//printf("Not in correct mode: Mode: %i\n\r", mode_bits);

	}
	//printf("Mode set: %i\n\r", status & MODE_MASK);
}
     756:	08 95       	ret

00000758 <CAN_controller_init>:
     758:	31 d4       	rcall	.+2146   	; 0xfbc <SPI_masterInit>
void CAN_controller_init() {
	//printf("Can controller init \n\r");
	SPI_masterInit();
	//printf("SPI master init done \n\r");

	CAN_controller_setMode(MODE_NORMAL);
     75a:	80 e0       	ldi	r24, 0x00	; 0
     75c:	db df       	rcall	.-74     	; 0x714 <CAN_controller_setMode>
//	printf("Modes set \n\r");

	//set interrupt on 2560
	
	EIMSK |= 1 << INT4;	//interrupt on pin INT4
     75e:	ec 9a       	sbi	0x1d, 4	; 29
	EICRB |= 1 << ISC41; //Turn on falling edge
     760:	ea e6       	ldi	r30, 0x6A	; 106
     762:	f0 e0       	ldi	r31, 0x00	; 0
     764:	80 81       	ld	r24, Z
     766:	82 60       	ori	r24, 0x02	; 2
     768:	80 83       	st	Z, r24
	EICRB &= ~(1 << ISC40); //....
     76a:	80 81       	ld	r24, Z
     76c:	8e 7f       	andi	r24, 0xFE	; 254
     76e:	80 83       	st	Z, r24

//set PD2 as input
	DDRE  &= (1 << PE4); //set as input.
     770:	8d b1       	in	r24, 0x0d	; 13
     772:	80 71       	andi	r24, 0x10	; 16
     774:	8d b9       	out	0x0d, r24	; 13
     776:	2f ef       	ldi	r18, 0xFF	; 255
     778:	83 ec       	ldi	r24, 0xC3	; 195
     77a:	99 e0       	ldi	r25, 0x09	; 9
     77c:	21 50       	subi	r18, 0x01	; 1
     77e:	80 40       	sbci	r24, 0x00	; 0
     780:	90 40       	sbci	r25, 0x00	; 0
     782:	e1 f7       	brne	.-8      	; 0x77c <CAN_controller_init+0x24>
     784:	00 c0       	rjmp	.+0      	; 0x786 <CAN_controller_init+0x2e>
	
	_delay_ms(200);
//	printf("after write to canctrl\n\r");
	
	//Check CANSTAT register
	uint8_t status = CAN_controller_read(MCP_CANSTAT);
     786:	00 00       	nop
     788:	8e e0       	ldi	r24, 0x0E	; 14
     78a:	67 cf       	rjmp	.-306    	; 0x65a <CAN_controller_read>
     78c:	08 95       	ret

0000078e <ADC_init>:
#include "ADC.h"
#include <stdio.h>
#include <avr/interrupt.h>
void ADC_init() {
	//Set pin ADC0 to input, PF0
	DDRF &= ~(1 << PF0);
     78e:	80 98       	cbi	0x10, 0	; 16
	
	//Set prescaling in ADCSRA, ADPS bits
	ADCSRA |= (1 << ADPS2 | 1 << ADPS1 | 1 << ADPS0);
     790:	aa e7       	ldi	r26, 0x7A	; 122
     792:	b0 e0       	ldi	r27, 0x00	; 0
     794:	8c 91       	ld	r24, X
     796:	87 60       	ori	r24, 0x07	; 7
     798:	8c 93       	st	X, r24
	
	
	//Set adlar = 0, right adjusted ADCH
	ADMUX &= ~(1 << ADLAR);
     79a:	ec e7       	ldi	r30, 0x7C	; 124
     79c:	f0 e0       	ldi	r31, 0x00	; 0
     79e:	80 81       	ld	r24, Z
     7a0:	8f 7d       	andi	r24, 0xDF	; 223
     7a2:	80 83       	st	Z, r24
	
	
	
	//Select AVCC as voltage reference
	ADMUX &= ~(1 << REFS1);
     7a4:	80 81       	ld	r24, Z
     7a6:	8f 77       	andi	r24, 0x7F	; 127
     7a8:	80 83       	st	Z, r24
	ADMUX |=  (1 << REFS0);
     7aa:	80 81       	ld	r24, Z
     7ac:	80 64       	ori	r24, 0x40	; 64
     7ae:	80 83       	st	Z, r24
	
	//set ADEN in ADCSRA, enable adc
	ADCSRA |= (1 << ADEN);
     7b0:	8c 91       	ld	r24, X
     7b2:	80 68       	ori	r24, 0x80	; 128
     7b4:	8c 93       	st	X, r24
		
		
	adc_0 = -1;
     7b6:	8f ef       	ldi	r24, 0xFF	; 255
     7b8:	9f ef       	ldi	r25, 0xFF	; 255
     7ba:	90 93 5a 02 	sts	0x025A, r25	; 0x80025a <adc_0+0x1>
     7be:	80 93 59 02 	sts	0x0259, r24	; 0x800259 <adc_0>
     7c2:	08 95       	ret

000007c4 <ADC_read>:

uint16_t ADC_read() {
	//printf("adc read\n\r");

	//Select channel 0 (ADC0)
	ADMUX &= ~(1 << MUX4 | 1 << MUX3 | 1 << MUX2 | 1 << MUX1 | 1 << MUX0 );
     7c4:	ec e7       	ldi	r30, 0x7C	; 124
     7c6:	f0 e0       	ldi	r31, 0x00	; 0
     7c8:	80 81       	ld	r24, Z
     7ca:	80 7e       	andi	r24, 0xE0	; 224
     7cc:	80 83       	st	Z, r24
	ADCSRB &= ~(1 << MUX5);
     7ce:	eb e7       	ldi	r30, 0x7B	; 123
     7d0:	f0 e0       	ldi	r31, 0x00	; 0
     7d2:	80 81       	ld	r24, Z
     7d4:	87 7f       	andi	r24, 0xF7	; 247
     7d6:	80 83       	st	Z, r24
	//Start conversion, set ADSC to 1 (Use single conversion).
	ADCSRA |= (1 << ADSC);
     7d8:	ea e7       	ldi	r30, 0x7A	; 122
     7da:	f0 e0       	ldi	r31, 0x00	; 0
     7dc:	80 81       	ld	r24, Z
     7de:	80 64       	ori	r24, 0x40	; 64
     7e0:	80 83       	st	Z, r24
	//Wait until conversion complete :
	//While ADIF is not high, wait
	while (!(ADCSRA & (1<<ADIF))){
     7e2:	80 81       	ld	r24, Z
     7e4:	84 ff       	sbrs	r24, 4
     7e6:	fd cf       	rjmp	.-6      	; 0x7e2 <ADC_read+0x1e>
		//printf("in while loop\n");
	}
	//result present in ADCH and ADCL
	//Read adcl first, then ADCH
	uint8_t low = ADCL;
     7e8:	20 91 78 00 	lds	r18, 0x0078	; 0x800078 <__TEXT_REGION_LENGTH__+0x7c0078>
	uint8_t high = ADCH;
     7ec:	80 91 79 00 	lds	r24, 0x0079	; 0x800079 <__TEXT_REGION_LENGTH__+0x7c0079>
	
	uint16_t adcValue = low + (high << 8);
     7f0:	90 e0       	ldi	r25, 0x00	; 0
     7f2:	98 2f       	mov	r25, r24
     7f4:	88 27       	eor	r24, r24
     7f6:	82 0f       	add	r24, r18
     7f8:	91 1d       	adc	r25, r1
	adc_0 = adcValue;
     7fa:	90 93 5a 02 	sts	0x025A, r25	; 0x80025a <adc_0+0x1>
     7fe:	80 93 59 02 	sts	0x0259, r24	; 0x800259 <adc_0>
	return adcValue;/// adcValue;
	//adc = v-in*1024/v-ref
     802:	08 95       	ret

00000804 <encoder_init>:
#include <stdio.h>
#define F_CPU 16000000
#include <util/delay.h>
#include <avr/io.h>
void encoder_init() {
	DDRH |= (1 <<PH5);
     804:	e1 e0       	ldi	r30, 0x01	; 1
     806:	f1 e0       	ldi	r31, 0x01	; 1
     808:	80 81       	ld	r24, Z
     80a:	80 62       	ori	r24, 0x20	; 32
     80c:	80 83       	st	Z, r24
	DDRH |= (1 <<PH3);
     80e:	80 81       	ld	r24, Z
     810:	88 60       	ori	r24, 0x08	; 8
     812:	80 83       	st	Z, r24
	DDRH |= (1 <<PH6);
     814:	80 81       	ld	r24, Z
     816:	80 64       	ori	r24, 0x40	; 64
     818:	80 83       	st	Z, r24
   
	//!Rst pin set high to use the encoder to know how much motor has rotated.
	PORTH &= ~(1 << PH5);
     81a:	e2 e0       	ldi	r30, 0x02	; 2
     81c:	f1 e0       	ldi	r31, 0x01	; 1
     81e:	80 81       	ld	r24, Z
     820:	8f 7d       	andi	r24, 0xDF	; 223
     822:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     824:	8a e6       	ldi	r24, 0x6A	; 106
     826:	8a 95       	dec	r24
     828:	f1 f7       	brne	.-4      	; 0x826 <encoder_init+0x22>
     82a:	00 c0       	rjmp	.+0      	; 0x82c <encoder_init+0x28>
	_delay_us(20);

	PORTH |= (1 << PH6);
     82c:	80 81       	ld	r24, Z
     82e:	80 64       	ori	r24, 0x40	; 64
     830:	80 83       	st	Z, r24
     832:	8a e6       	ldi	r24, 0x6A	; 106
     834:	8a 95       	dec	r24
     836:	f1 f7       	brne	.-4      	; 0x834 <encoder_init+0x30>
     838:	00 c0       	rjmp	.+0      	; 0x83a <encoder_init+0x36>
		_delay_us(20);

	PORTH &= ~(1 << PH6);
     83a:	80 81       	ld	r24, Z
     83c:	8f 7b       	andi	r24, 0xBF	; 191
     83e:	80 83       	st	Z, r24
     840:	8a e6       	ldi	r24, 0x6A	; 106
     842:	8a 95       	dec	r24
     844:	f1 f7       	brne	.-4      	; 0x842 <encoder_init+0x3e>
     846:	00 c0       	rjmp	.+0      	; 0x848 <encoder_init+0x44>
		_delay_us(20);

	PORTH |= (1 << PH6);
     848:	80 81       	ld	r24, Z
     84a:	80 64       	ori	r24, 0x40	; 64
     84c:	80 83       	st	Z, r24
     84e:	8a e6       	ldi	r24, 0x6A	; 106
     850:	8a 95       	dec	r24
     852:	f1 f7       	brne	.-4      	; 0x850 <encoder_init+0x4c>
     854:	00 c0       	rjmp	.+0      	; 0x856 <encoder_init+0x52>
		_delay_us(20);

	PORTH |= (1 << PH5);
     856:	80 81       	ld	r24, Z
     858:	80 62       	ori	r24, 0x20	; 32
     85a:	80 83       	st	Z, r24
	encoder_maxValue = -15000;
     85c:	88 e6       	ldi	r24, 0x68	; 104
     85e:	95 ec       	ldi	r25, 0xC5	; 197
     860:	90 93 68 02 	sts	0x0268, r25	; 0x800268 <encoder_maxValue+0x1>
     864:	80 93 67 02 	sts	0x0267, r24	; 0x800267 <encoder_maxValue>
     868:	08 95       	ret

0000086a <encoder_convertValues>:

}
void encoder_convertValues() {
     86a:	cf 92       	push	r12
     86c:	df 92       	push	r13
     86e:	ef 92       	push	r14
     870:	ff 92       	push	r15
     872:	cf 93       	push	r28
     874:	df 93       	push	r29
	float a = (100.0-(-100.0))/encoder_maxValue;
     876:	60 91 67 02 	lds	r22, 0x0267	; 0x800267 <encoder_maxValue>
     87a:	70 91 68 02 	lds	r23, 0x0268	; 0x800268 <encoder_maxValue+0x1>
	float b = -100;
	converted_encoderValue = a*encoder_value + b;
     87e:	c0 91 5b 02 	lds	r28, 0x025B	; 0x80025b <encoder_value>
     882:	d0 91 5c 02 	lds	r29, 0x025C	; 0x80025c <encoder_value+0x1>
     886:	07 2e       	mov	r0, r23
     888:	00 0c       	add	r0, r0
     88a:	88 0b       	sbc	r24, r24
     88c:	99 0b       	sbc	r25, r25
     88e:	19 d6       	rcall	.+3122   	; 0x14c2 <__floatsisf>
     890:	9b 01       	movw	r18, r22
     892:	ac 01       	movw	r20, r24
     894:	60 e0       	ldi	r22, 0x00	; 0
     896:	70 e0       	ldi	r23, 0x00	; 0
     898:	88 e4       	ldi	r24, 0x48	; 72
     89a:	93 e4       	ldi	r25, 0x43	; 67
     89c:	77 d5       	rcall	.+2798   	; 0x138c <__divsf3>
     89e:	6b 01       	movw	r12, r22
     8a0:	7c 01       	movw	r14, r24
     8a2:	be 01       	movw	r22, r28
     8a4:	dd 0f       	add	r29, r29
     8a6:	88 0b       	sbc	r24, r24
     8a8:	99 0b       	sbc	r25, r25
     8aa:	0b d6       	rcall	.+3094   	; 0x14c2 <__floatsisf>
     8ac:	9b 01       	movw	r18, r22
     8ae:	ac 01       	movw	r20, r24
     8b0:	c7 01       	movw	r24, r14
     8b2:	b6 01       	movw	r22, r12
     8b4:	e6 d6       	rcall	.+3532   	; 0x1682 <__mulsf3>
     8b6:	20 e0       	ldi	r18, 0x00	; 0
     8b8:	30 e0       	ldi	r19, 0x00	; 0
     8ba:	48 ec       	ldi	r20, 0xC8	; 200
     8bc:	52 e4       	ldi	r21, 0x42	; 66
     8be:	9b d4       	rcall	.+2358   	; 0x11f6 <__subsf3>
     8c0:	cd d5       	rcall	.+2970   	; 0x145c <__fixsfsi>
     8c2:	70 93 64 02 	sts	0x0264, r23	; 0x800264 <converted_encoderValue+0x1>
     8c6:	60 93 63 02 	sts	0x0263, r22	; 0x800263 <converted_encoderValue>
	//printf("Converted encoder_values: %d\n\r", converted_encoderValue);
}
     8ca:	df 91       	pop	r29
     8cc:	cf 91       	pop	r28
     8ce:	ff 90       	pop	r15
     8d0:	ef 90       	pop	r14
     8d2:	df 90       	pop	r13
     8d4:	cf 90       	pop	r12
     8d6:	08 95       	ret

000008d8 <encoder_readValues>:
void encoder_readValues() {
	
	//set !OE value low
	PORTH &= ~(1 << PH5);
     8d8:	e2 e0       	ldi	r30, 0x02	; 2
     8da:	f1 e0       	ldi	r31, 0x01	; 1
     8dc:	80 81       	ld	r24, Z
     8de:	8f 7d       	andi	r24, 0xDF	; 223
     8e0:	80 83       	st	Z, r24
	
	//set select low to get high byte, then wait 20 microseconds
	PORTH &= ~(1 << PH3);
     8e2:	80 81       	ld	r24, Z
     8e4:	87 7f       	andi	r24, 0xF7	; 247
     8e6:	80 83       	st	Z, r24
     8e8:	8a e6       	ldi	r24, 0x6A	; 106
     8ea:	8a 95       	dec	r24
     8ec:	f1 f7       	brne	.-4      	; 0x8ea <encoder_readValues+0x12>
     8ee:	00 c0       	rjmp	.+0      	; 0x8f0 <encoder_readValues+0x18>
	_delay_us(20);
	
	//Read msb !
	uint8_t high_val = PINK & 0xff;
     8f0:	a6 e0       	ldi	r26, 0x06	; 6
     8f2:	b1 e0       	ldi	r27, 0x01	; 1
     8f4:	8c 91       	ld	r24, X

	
	//set select low to get high byte, then wait 20 microseconds
	PORTH |= (1 << PH3);
     8f6:	90 81       	ld	r25, Z
     8f8:	98 60       	ori	r25, 0x08	; 8
     8fa:	90 83       	st	Z, r25
     8fc:	9a e6       	ldi	r25, 0x6A	; 106
     8fe:	9a 95       	dec	r25
     900:	f1 f7       	brne	.-4      	; 0x8fe <encoder_readValues+0x26>
     902:	00 c0       	rjmp	.+0      	; 0x904 <encoder_readValues+0x2c>
	_delay_us(20);
	//Read lsb !
	uint8_t low_val =  PINK & 0xff;
     904:	2c 91       	ld	r18, X
	//PORTH |= (1 << PH6);
	//PORTH &= ~(1 << PH6);
	//PORTH |= (1 << PH6);

	//Set !OE high
	PORTH |= (1 << PH5);
     906:	90 81       	ld	r25, Z
     908:	90 62       	ori	r25, 0x20	; 32
     90a:	90 83       	st	Z, r25
	
	//Process received data.
	int16_t rec_data = (high_val << 8) +low_val;
     90c:	90 e0       	ldi	r25, 0x00	; 0
     90e:	98 2f       	mov	r25, r24
     910:	88 27       	eor	r24, r24
     912:	82 0f       	add	r24, r18
     914:	91 1d       	adc	r25, r1
	
	//convert from two-complement
	if (rec_data >= 0) {
     916:	99 23       	and	r25, r25
     918:	2c f0       	brlt	.+10     	; 0x924 <encoder_readValues+0x4c>
		encoder_value = rec_data;
     91a:	90 93 5c 02 	sts	0x025C, r25	; 0x80025c <encoder_value+0x1>
     91e:	80 93 5b 02 	sts	0x025B, r24	; 0x80025b <encoder_value>
     922:	04 c0       	rjmp	.+8      	; 0x92c <encoder_readValues+0x54>
	}
	else {
		encoder_value = (-1* (~rec_data +1));
     924:	90 93 5c 02 	sts	0x025C, r25	; 0x80025c <encoder_value+0x1>
     928:	80 93 5b 02 	sts	0x025B, r24	; 0x80025b <encoder_value>
	}
	if (encoder_value>0) {
     92c:	80 91 5b 02 	lds	r24, 0x025B	; 0x80025b <encoder_value>
     930:	90 91 5c 02 	lds	r25, 0x025C	; 0x80025c <encoder_value+0x1>
     934:	18 16       	cp	r1, r24
     936:	19 06       	cpc	r1, r25
     938:	bc f4       	brge	.+46     	; 0x968 <encoder_readValues+0x90>
		//Encoder_reset
		PORTH |= (1 << PH6);
     93a:	e2 e0       	ldi	r30, 0x02	; 2
     93c:	f1 e0       	ldi	r31, 0x01	; 1
     93e:	80 81       	ld	r24, Z
     940:	80 64       	ori	r24, 0x40	; 64
     942:	80 83       	st	Z, r24
     944:	8a e6       	ldi	r24, 0x6A	; 106
     946:	8a 95       	dec	r24
     948:	f1 f7       	brne	.-4      	; 0x946 <encoder_readValues+0x6e>
     94a:	00 c0       	rjmp	.+0      	; 0x94c <encoder_readValues+0x74>
		_delay_us(20);

		PORTH &= ~(1 << PH6);
     94c:	80 81       	ld	r24, Z
     94e:	8f 7b       	andi	r24, 0xBF	; 191
     950:	80 83       	st	Z, r24
     952:	9a e6       	ldi	r25, 0x6A	; 106
     954:	9a 95       	dec	r25
     956:	f1 f7       	brne	.-4      	; 0x954 <encoder_readValues+0x7c>
     958:	00 c0       	rjmp	.+0      	; 0x95a <encoder_readValues+0x82>
		_delay_us(20);

		PORTH |= (1 << PH6);
     95a:	80 81       	ld	r24, Z
     95c:	80 64       	ori	r24, 0x40	; 64
     95e:	80 83       	st	Z, r24
     960:	8a e6       	ldi	r24, 0x6A	; 106
     962:	8a 95       	dec	r24
     964:	f1 f7       	brne	.-4      	; 0x962 <encoder_readValues+0x8a>
     966:	00 c0       	rjmp	.+0      	; 0x968 <encoder_readValues+0x90>
		offset += encoder_value-encoder_maxValue;
		encoder_maxValue += offset;
	}
	*/
	
	encoder_convertValues();
     968:	80 cf       	rjmp	.-256    	; 0x86a <encoder_convertValues>
     96a:	08 95       	ret

0000096c <game_init>:
 */ 
#include "game.h"
#include "CAN.h"
#include "IR.h"

void game_init() {
     96c:	cf 93       	push	r28
     96e:	df 93       	push	r29
	//Reset play_time
	numOf5ms = 0;
     970:	10 92 62 02 	sts	0x0262, r1	; 0x800262 <numOf5ms+0x1>
     974:	10 92 61 02 	sts	0x0261, r1	; 0x800261 <numOf5ms>
	gameActive = 1;
     978:	81 e0       	ldi	r24, 0x01	; 1
     97a:	80 93 58 02 	sts	0x0258, r24	; 0x800258 <gameActive>
	//goals = 0;
	//Initialize gameData
	gameData.playtime = numOf5ms*TIMER3_SECONDS;
     97e:	60 91 61 02 	lds	r22, 0x0261	; 0x800261 <numOf5ms>
     982:	70 91 62 02 	lds	r23, 0x0262	; 0x800262 <numOf5ms+0x1>
     986:	c9 e6       	ldi	r28, 0x69	; 105
     988:	d2 e0       	ldi	r29, 0x02	; 2
     98a:	07 2e       	mov	r0, r23
     98c:	00 0c       	add	r0, r0
     98e:	88 0b       	sbc	r24, r24
     990:	99 0b       	sbc	r25, r25
     992:	97 d5       	rcall	.+2862   	; 0x14c2 <__floatsisf>
     994:	2d ec       	ldi	r18, 0xCD	; 205
     996:	3c ec       	ldi	r19, 0xCC	; 204
     998:	4c e4       	ldi	r20, 0x4C	; 76
     99a:	5d e3       	ldi	r21, 0x3D	; 61
     99c:	72 d6       	rcall	.+3300   	; 0x1682 <__mulsf3>
     99e:	63 d5       	rcall	.+2758   	; 0x1466 <__fixunssfsi>
     9a0:	6a 83       	std	Y+2, r22	; 0x02
	gameData.score = INITSCORE;
     9a2:	8a e0       	ldi	r24, 0x0A	; 10
     9a4:	88 83       	st	Y, r24
	gameData.timeLimit = TIMELIMIT;
     9a6:	83 e6       	ldi	r24, 0x63	; 99
     9a8:	89 83       	std	Y+1, r24	; 0x01
	
}
     9aa:	df 91       	pop	r29
     9ac:	cf 91       	pop	r28
     9ae:	08 95       	ret

000009b0 <game_sendGameData>:
void game_sendGameData() {
     9b0:	cf 93       	push	r28
     9b2:	df 93       	push	r29
     9b4:	cd b7       	in	r28, 0x3d	; 61
     9b6:	de b7       	in	r29, 0x3e	; 62
     9b8:	2b 97       	sbiw	r28, 0x0b	; 11
     9ba:	0f b6       	in	r0, 0x3f	; 63
     9bc:	f8 94       	cli
     9be:	de bf       	out	0x3e, r29	; 62
     9c0:	0f be       	out	0x3f, r0	; 63
     9c2:	cd bf       	out	0x3d, r28	; 61
	CAN_message_t score;
	score.ID = 0x01;
     9c4:	81 e0       	ldi	r24, 0x01	; 1
     9c6:	90 e0       	ldi	r25, 0x00	; 0
     9c8:	9a 87       	std	Y+10, r25	; 0x0a
     9ca:	89 87       	std	Y+9, r24	; 0x09
	score.data_length = 2;
     9cc:	82 e0       	ldi	r24, 0x02	; 2
     9ce:	8b 87       	std	Y+11, r24	; 0x0b
	score.data[0] = gameData.score;
     9d0:	e9 e6       	ldi	r30, 0x69	; 105
     9d2:	f2 e0       	ldi	r31, 0x02	; 2
     9d4:	80 81       	ld	r24, Z
     9d6:	89 83       	std	Y+1, r24	; 0x01
	score.data[1] = gameData.playtime;
     9d8:	82 81       	ldd	r24, Z+2	; 0x02
     9da:	8a 83       	std	Y+2, r24	; 0x02
	CAN_transmit_message(&score);
     9dc:	ce 01       	movw	r24, r28
     9de:	01 96       	adiw	r24, 0x01	; 1
     9e0:	8d dc       	rcall	.-1766   	; 0x2fc <CAN_transmit_message>
}
     9e2:	2b 96       	adiw	r28, 0x0b	; 11
     9e4:	0f b6       	in	r0, 0x3f	; 63
     9e6:	f8 94       	cli
     9e8:	de bf       	out	0x3e, r29	; 62
     9ea:	0f be       	out	0x3f, r0	; 63
     9ec:	cd bf       	out	0x3d, r28	; 61
     9ee:	df 91       	pop	r29
     9f0:	cf 91       	pop	r28
     9f2:	08 95       	ret

000009f4 <game_play>:

void game_play() {
     9f4:	cf 92       	push	r12
     9f6:	df 92       	push	r13
     9f8:	ef 92       	push	r14
     9fa:	ff 92       	push	r15
     9fc:	cf 93       	push	r28
     9fe:	df 93       	push	r29
	IR_detectGoal();
     a00:	51 d0       	rcall	.+162    	; 0xaa4 <IR_detectGoal>
	gameData.playtime = numOf5ms*TIMER3_SECONDS;
     a02:	60 91 61 02 	lds	r22, 0x0261	; 0x800261 <numOf5ms>
     a06:	70 91 62 02 	lds	r23, 0x0262	; 0x800262 <numOf5ms+0x1>
     a0a:	07 2e       	mov	r0, r23
     a0c:	00 0c       	add	r0, r0
     a0e:	88 0b       	sbc	r24, r24
     a10:	99 0b       	sbc	r25, r25
     a12:	57 d5       	rcall	.+2734   	; 0x14c2 <__floatsisf>
     a14:	2d ec       	ldi	r18, 0xCD	; 205
     a16:	3c ec       	ldi	r19, 0xCC	; 204
     a18:	4c e4       	ldi	r20, 0x4C	; 76
     a1a:	5d e3       	ldi	r21, 0x3D	; 61
     a1c:	32 d6       	rcall	.+3172   	; 0x1682 <__mulsf3>
     a1e:	23 d5       	rcall	.+2630   	; 0x1466 <__fixunssfsi>
     a20:	60 93 6b 02 	sts	0x026B, r22	; 0x80026b <gameData+0x2>
	float timeFloat = gameData.playtime;
	if (!(numOf5ms*TIMER3_SECONDS > timeFloat)) {
     a24:	c0 91 61 02 	lds	r28, 0x0261	; 0x800261 <numOf5ms>
     a28:	d0 91 62 02 	lds	r29, 0x0262	; 0x800262 <numOf5ms+0x1>
     a2c:	70 e0       	ldi	r23, 0x00	; 0
     a2e:	80 e0       	ldi	r24, 0x00	; 0
     a30:	90 e0       	ldi	r25, 0x00	; 0
     a32:	45 d5       	rcall	.+2698   	; 0x14be <__floatunsisf>
     a34:	6b 01       	movw	r12, r22
     a36:	7c 01       	movw	r14, r24
     a38:	be 01       	movw	r22, r28
     a3a:	dd 0f       	add	r29, r29
     a3c:	88 0b       	sbc	r24, r24
     a3e:	99 0b       	sbc	r25, r25
     a40:	40 d5       	rcall	.+2688   	; 0x14c2 <__floatsisf>
     a42:	2d ec       	ldi	r18, 0xCD	; 205
     a44:	3c ec       	ldi	r19, 0xCC	; 204
     a46:	4c e4       	ldi	r20, 0x4C	; 76
     a48:	5d e3       	ldi	r21, 0x3D	; 61
     a4a:	1b d6       	rcall	.+3126   	; 0x1682 <__mulsf3>
     a4c:	9b 01       	movw	r18, r22
     a4e:	ac 01       	movw	r20, r24
     a50:	c7 01       	movw	r24, r14
     a52:	b6 01       	movw	r22, r12
     a54:	97 d4       	rcall	.+2350   	; 0x1384 <__cmpsf2>
     a56:	88 23       	and	r24, r24
		cli();
     a58:	1c f0       	brlt	.+6      	; 0xa60 <game_play+0x6c>
		game_sendGameData();
     a5a:	f8 94       	cli
     a5c:	a9 df       	rcall	.-174    	; 0x9b0 <game_sendGameData>
		sei();
     a5e:	78 94       	sei
	}

}
     a60:	df 91       	pop	r29
     a62:	cf 91       	pop	r28
     a64:	ff 90       	pop	r15
     a66:	ef 90       	pop	r14
     a68:	df 90       	pop	r13
     a6a:	cf 90       	pop	r12
     a6c:	08 95       	ret

00000a6e <game_stop>:

void game_stop() {
     a6e:	cf 93       	push	r28
     a70:	df 93       	push	r29
		gameData.playtime = numOf5ms*TIMER3_SECONDS;
     a72:	60 91 61 02 	lds	r22, 0x0261	; 0x800261 <numOf5ms>
     a76:	70 91 62 02 	lds	r23, 0x0262	; 0x800262 <numOf5ms+0x1>
     a7a:	c9 e6       	ldi	r28, 0x69	; 105
     a7c:	d2 e0       	ldi	r29, 0x02	; 2
     a7e:	07 2e       	mov	r0, r23
     a80:	00 0c       	add	r0, r0
     a82:	88 0b       	sbc	r24, r24
     a84:	99 0b       	sbc	r25, r25
     a86:	1d d5       	rcall	.+2618   	; 0x14c2 <__floatsisf>
     a88:	2d ec       	ldi	r18, 0xCD	; 205
     a8a:	3c ec       	ldi	r19, 0xCC	; 204
     a8c:	4c e4       	ldi	r20, 0x4C	; 76
     a8e:	5d e3       	ldi	r21, 0x3D	; 61
     a90:	f8 d5       	rcall	.+3056   	; 0x1682 <__mulsf3>
     a92:	e9 d4       	rcall	.+2514   	; 0x1466 <__fixunssfsi>
     a94:	6a 83       	std	Y+2, r22	; 0x02
		gameData.score = INITSCORE;
     a96:	8a e0       	ldi	r24, 0x0A	; 10
     a98:	88 83       	st	Y, r24
		gameActive = 0;
     a9a:	10 92 58 02 	sts	0x0258, r1	; 0x800258 <gameActive>
}
     a9e:	df 91       	pop	r29
     aa0:	cf 91       	pop	r28
     aa2:	08 95       	ret

00000aa4 <IR_detectGoal>:
#include "game.h"
#define F_CPU 16000000

#include <avr/delay.h>

void IR_detectGoal() {
     aa4:	cf 93       	push	r28
     aa6:	df 93       	push	r29
	int temp5ms = numOf5ms;
     aa8:	c0 91 61 02 	lds	r28, 0x0261	; 0x800261 <numOf5ms>
     aac:	d0 91 62 02 	lds	r29, 0x0262	; 0x800262 <numOf5ms+0x1>
	uint16_t adc_value = ADC_read();
     ab0:	89 de       	rcall	.-750    	; 0x7c4 <ADC_read>
	
	if (adc_value < 50) {
     ab2:	c2 97       	sbiw	r24, 0x32	; 50
     ab4:	a0 f4       	brcc	.+40     	; 0xade <IR_detectGoal+0x3a>
		if (gameData.score != 0) {
     ab6:	80 91 69 02 	lds	r24, 0x0269	; 0x800269 <gameData>
     aba:	88 23       	and	r24, r24
     abc:	a9 f0       	breq	.+42     	; 0xae8 <IR_detectGoal+0x44>
			gameData.score--;
     abe:	81 50       	subi	r24, 0x01	; 1
     ac0:	80 93 69 02 	sts	0x0269, r24	; 0x800269 <gameData>
     ac4:	11 c0       	rjmp	.+34     	; 0xae8 <IR_detectGoal+0x44>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     ac6:	2f ef       	ldi	r18, 0xFF	; 255
     ac8:	87 ea       	ldi	r24, 0xA7	; 167
     aca:	91 e6       	ldi	r25, 0x61	; 97
     acc:	21 50       	subi	r18, 0x01	; 1
     ace:	80 40       	sbci	r24, 0x00	; 0
     ad0:	90 40       	sbci	r25, 0x00	; 0
     ad2:	e1 f7       	brne	.-8      	; 0xacc <IR_detectGoal+0x28>
     ad4:	00 c0       	rjmp	.+0      	; 0xad6 <IR_detectGoal+0x32>
		game_sendGameData();

		//goals++;
		while(adc_value<50) {
			_delay_ms(2000);
			adc_value = ADC_read();
     ad6:	00 00       	nop
     ad8:	75 de       	rcall	.-790    	; 0x7c4 <ADC_read>
		}
		
		game_sendGameData();

		//goals++;
		while(adc_value<50) {
     ada:	c2 97       	sbiw	r24, 0x32	; 50
     adc:	a0 f3       	brcs	.-24     	; 0xac6 <IR_detectGoal+0x22>
			_delay_ms(2000);
			adc_value = ADC_read();
		}
	}
	numOf5ms = temp5ms;
     ade:	d0 93 62 02 	sts	0x0262, r29	; 0x800262 <numOf5ms+0x1>
     ae2:	c0 93 61 02 	sts	0x0261, r28	; 0x800261 <numOf5ms>
	if (adc_value < 50) {
		if (gameData.score != 0) {
			gameData.score--;
		}
		
		game_sendGameData();
     ae6:	02 c0       	rjmp	.+4      	; 0xaec <IR_detectGoal+0x48>
     ae8:	63 df       	rcall	.-314    	; 0x9b0 <game_sendGameData>
     aea:	ed cf       	rjmp	.-38     	; 0xac6 <IR_detectGoal+0x22>
			_delay_ms(2000);
			adc_value = ADC_read();
		}
	}
	numOf5ms = temp5ms;
}
     aec:	df 91       	pop	r29
     aee:	cf 91       	pop	r28
     af0:	08 95       	ret

00000af2 <joystick_setServo>:
void joystick_printPosition() {
	printf("X: %i\tY: %i\n\rAngle: %i\n\r", joystick_pos.x_pos, joystick_pos.y_pos, joystick_pos.angle);
}

void joystick_setServo() {
		float var = 3-(((float)joystick_pos.x_pos+100.0)/200.0*(2.1-0.9)+0.9);
     af2:	60 91 5d 02 	lds	r22, 0x025D	; 0x80025d <joystick_pos>
		//printf("servo value: %i\n\r",(int)(var*100));
		pwm_setPulseWidth(var);
     af6:	06 2e       	mov	r0, r22
     af8:	00 0c       	add	r0, r0
     afa:	77 0b       	sbc	r23, r23
     afc:	88 0b       	sbc	r24, r24
     afe:	99 0b       	sbc	r25, r25
     b00:	e0 d4       	rcall	.+2496   	; 0x14c2 <__floatsisf>
     b02:	20 e0       	ldi	r18, 0x00	; 0
     b04:	30 e0       	ldi	r19, 0x00	; 0
     b06:	48 ec       	ldi	r20, 0xC8	; 200
     b08:	52 e4       	ldi	r21, 0x42	; 66
     b0a:	76 d3       	rcall	.+1772   	; 0x11f8 <__addsf3>
     b0c:	20 e0       	ldi	r18, 0x00	; 0
     b0e:	30 e0       	ldi	r19, 0x00	; 0
     b10:	48 e4       	ldi	r20, 0x48	; 72
     b12:	53 e4       	ldi	r21, 0x43	; 67
     b14:	3b d4       	rcall	.+2166   	; 0x138c <__divsf3>
     b16:	29 e9       	ldi	r18, 0x99	; 153
     b18:	39 e9       	ldi	r19, 0x99	; 153
     b1a:	49 e9       	ldi	r20, 0x99	; 153
     b1c:	5f e3       	ldi	r21, 0x3F	; 63
     b1e:	b1 d5       	rcall	.+2914   	; 0x1682 <__mulsf3>
     b20:	26 e6       	ldi	r18, 0x66	; 102
     b22:	36 e6       	ldi	r19, 0x66	; 102
     b24:	46 e6       	ldi	r20, 0x66	; 102
     b26:	5f e3       	ldi	r21, 0x3F	; 63
     b28:	67 d3       	rcall	.+1742   	; 0x11f8 <__addsf3>
     b2a:	9b 01       	movw	r18, r22
     b2c:	ac 01       	movw	r20, r24
     b2e:	60 e0       	ldi	r22, 0x00	; 0
     b30:	70 e0       	ldi	r23, 0x00	; 0
     b32:	80 e4       	ldi	r24, 0x40	; 64
     b34:	90 e4       	ldi	r25, 0x40	; 64
     b36:	5f d3       	rcall	.+1726   	; 0x11f6 <__subsf3>
     b38:	db c1       	rjmp	.+950    	; 0xef0 <pwm_setPulseWidth>
     b3a:	08 95       	ret

00000b3c <motor_enable>:

void motor_enable() {
	PORTH |= (1 << PH4);
}
void motor_disable() {
	PORTH &= ~(1 << PH4);
     b3c:	e2 e0       	ldi	r30, 0x02	; 2
     b3e:	f1 e0       	ldi	r31, 0x01	; 1
     b40:	80 81       	ld	r24, Z
     b42:	80 61       	ori	r24, 0x10	; 16
     b44:	80 83       	st	Z, r24
     b46:	08 95       	ret

00000b48 <motor_setDirection>:
}

void motor_setDirection(uint8_t dir) {
	
	//right
	if (dir) {
     b48:	88 23       	and	r24, r24
     b4a:	31 f0       	breq	.+12     	; 0xb58 <motor_setDirection+0x10>
		PORTH |= (1 << PH1);
     b4c:	e2 e0       	ldi	r30, 0x02	; 2
     b4e:	f1 e0       	ldi	r31, 0x01	; 1
     b50:	80 81       	ld	r24, Z
     b52:	82 60       	ori	r24, 0x02	; 2
     b54:	80 83       	st	Z, r24
     b56:	08 95       	ret
		
	}
	else {
		PORTH &= ~(1 << PH1);
     b58:	e2 e0       	ldi	r30, 0x02	; 2
     b5a:	f1 e0       	ldi	r31, 0x01	; 1
     b5c:	80 81       	ld	r24, Z
     b5e:	8d 7f       	andi	r24, 0xFD	; 253
     b60:	80 83       	st	Z, r24
     b62:	08 95       	ret

00000b64 <motor_setSpeed>:
	}
}

void motor_setSpeed(uint8_t speed) {
     b64:	cf 93       	push	r28
     b66:	df 93       	push	r29
     b68:	00 d0       	rcall	.+0      	; 0xb6a <motor_setSpeed+0x6>
     b6a:	cd b7       	in	r28, 0x3d	; 61
     b6c:	de b7       	in	r29, 0x3e	; 62
	uint8_t data[3];
	uint8_t address = 0x50;
	uint8_t command_byte = 0x00;
	data[0] = address;  //this address contains a low byte at end signifying a transmission.
     b6e:	90 e5       	ldi	r25, 0x50	; 80
     b70:	99 83       	std	Y+1, r25	; 0x01
	data[1] = command_byte;
     b72:	1a 82       	std	Y+2, r1	; 0x02
	data[2] = speed;
     b74:	8b 83       	std	Y+3, r24	; 0x03
	TWI_Start_Transceiver_With_Data(data, 3);
     b76:	63 e0       	ldi	r22, 0x03	; 3
     b78:	ce 01       	movw	r24, r28
     b7a:	01 96       	adiw	r24, 0x01	; 1
     b7c:	70 d2       	rcall	.+1248   	; 0x105e <TWI_Start_Transceiver_With_Data>
}
     b7e:	0f 90       	pop	r0
     b80:	0f 90       	pop	r0
     b82:	0f 90       	pop	r0
     b84:	df 91       	pop	r29
     b86:	cf 91       	pop	r28
     b88:	08 95       	ret

00000b8a <motor_control>:

void motor_control() {
     b8a:	4f 92       	push	r4
     b8c:	5f 92       	push	r5
     b8e:	6f 92       	push	r6
     b90:	7f 92       	push	r7
     b92:	8f 92       	push	r8
     b94:	9f 92       	push	r9
     b96:	af 92       	push	r10
     b98:	bf 92       	push	r11
     b9a:	cf 92       	push	r12
     b9c:	df 92       	push	r13
     b9e:	ef 92       	push	r14
     ba0:	ff 92       	push	r15
     ba2:	cf 93       	push	r28
     ba4:	df 93       	push	r29
     ba6:	00 d0       	rcall	.+0      	; 0xba8 <motor_control+0x1e>
     ba8:	1f 92       	push	r1
     baa:	cd b7       	in	r28, 0x3d	; 61
     bac:	de b7       	in	r29, 0x3e	; 62
	
	
	int32_t reference_position = slider_pos.right_pos;
     bae:	80 91 71 02 	lds	r24, 0x0271	; 0x800271 <slider_pos+0x4>
     bb2:	90 91 72 02 	lds	r25, 0x0272	; 0x800272 <slider_pos+0x5>
     bb6:	a0 91 73 02 	lds	r26, 0x0273	; 0x800273 <slider_pos+0x6>
     bba:	b0 91 74 02 	lds	r27, 0x0274	; 0x800274 <slider_pos+0x7>
	float K_p = 0.5;
	float K_i = 0.8;
	float K_d = 0.06;//0.01;// 0.001;
	int error = reference_position - converted_encoderValue;
     bbe:	20 91 63 02 	lds	r18, 0x0263	; 0x800263 <converted_encoderValue>
     bc2:	30 91 64 02 	lds	r19, 0x0264	; 0x800264 <converted_encoderValue+0x1>
	summed_error += error*TIMER3_SECONDS;
     bc6:	bc 01       	movw	r22, r24
     bc8:	62 1b       	sub	r22, r18
     bca:	73 0b       	sbc	r23, r19
     bcc:	07 2e       	mov	r0, r23
     bce:	00 0c       	add	r0, r0
     bd0:	88 0b       	sbc	r24, r24
     bd2:	99 0b       	sbc	r25, r25
     bd4:	76 d4       	rcall	.+2284   	; 0x14c2 <__floatsisf>
     bd6:	6b 01       	movw	r12, r22
     bd8:	7c 01       	movw	r14, r24
     bda:	2d ec       	ldi	r18, 0xCD	; 205
     bdc:	3c ec       	ldi	r19, 0xCC	; 204
     bde:	4c e4       	ldi	r20, 0x4C	; 76
     be0:	5d e3       	ldi	r21, 0x3D	; 61
     be2:	4f d5       	rcall	.+2718   	; 0x1682 <__mulsf3>
     be4:	20 91 80 02 	lds	r18, 0x0280	; 0x800280 <summed_error>
     be8:	30 91 81 02 	lds	r19, 0x0281	; 0x800281 <summed_error+0x1>
     bec:	40 91 82 02 	lds	r20, 0x0282	; 0x800282 <summed_error+0x2>
     bf0:	50 91 83 02 	lds	r21, 0x0283	; 0x800283 <summed_error+0x3>
     bf4:	01 d3       	rcall	.+1538   	; 0x11f8 <__addsf3>
     bf6:	4b 01       	movw	r8, r22
     bf8:	5c 01       	movw	r10, r24
     bfa:	60 93 80 02 	sts	0x0280, r22	; 0x800280 <summed_error>
     bfe:	70 93 81 02 	sts	0x0281, r23	; 0x800281 <summed_error+0x1>
     c02:	80 93 82 02 	sts	0x0282, r24	; 0x800282 <summed_error+0x2>
     c06:	90 93 83 02 	sts	0x0283, r25	; 0x800283 <summed_error+0x3>
	float derivative_error = (error-prev_error)/TIMER3_SECONDS;
     c0a:	20 91 84 02 	lds	r18, 0x0284	; 0x800284 <prev_error>
     c0e:	30 91 85 02 	lds	r19, 0x0285	; 0x800285 <prev_error+0x1>
     c12:	40 91 86 02 	lds	r20, 0x0286	; 0x800286 <prev_error+0x2>
     c16:	50 91 87 02 	lds	r21, 0x0287	; 0x800287 <prev_error+0x3>
     c1a:	c7 01       	movw	r24, r14
     c1c:	b6 01       	movw	r22, r12
     c1e:	eb d2       	rcall	.+1494   	; 0x11f6 <__subsf3>
     c20:	2d ec       	ldi	r18, 0xCD	; 205
     c22:	3c ec       	ldi	r19, 0xCC	; 204
     c24:	4c e4       	ldi	r20, 0x4C	; 76
     c26:	5d e3       	ldi	r21, 0x3D	; 61
     c28:	b1 d3       	rcall	.+1890   	; 0x138c <__divsf3>
     c2a:	69 83       	std	Y+1, r22	; 0x01
     c2c:	7a 83       	std	Y+2, r23	; 0x02
     c2e:	8b 83       	std	Y+3, r24	; 0x03
     c30:	9c 83       	std	Y+4, r25	; 0x04
	prev_error = error;
     c32:	c0 92 84 02 	sts	0x0284, r12	; 0x800284 <prev_error>
     c36:	d0 92 85 02 	sts	0x0285, r13	; 0x800285 <prev_error+0x1>
     c3a:	e0 92 86 02 	sts	0x0286, r14	; 0x800286 <prev_error+0x2>
     c3e:	f0 92 87 02 	sts	0x0287, r15	; 0x800287 <prev_error+0x3>
	int u =  K_p*error + K_i*summed_error + K_d*derivative_error;
     c42:	20 e0       	ldi	r18, 0x00	; 0
     c44:	30 e0       	ldi	r19, 0x00	; 0
     c46:	40 e0       	ldi	r20, 0x00	; 0
     c48:	5f e3       	ldi	r21, 0x3F	; 63
     c4a:	c7 01       	movw	r24, r14
     c4c:	b6 01       	movw	r22, r12
     c4e:	19 d5       	rcall	.+2610   	; 0x1682 <__mulsf3>
     c50:	2b 01       	movw	r4, r22
     c52:	3c 01       	movw	r6, r24
     c54:	2d ec       	ldi	r18, 0xCD	; 205
     c56:	3c ec       	ldi	r19, 0xCC	; 204
     c58:	4c e4       	ldi	r20, 0x4C	; 76
     c5a:	5f e3       	ldi	r21, 0x3F	; 63
     c5c:	c5 01       	movw	r24, r10
     c5e:	b4 01       	movw	r22, r8
     c60:	10 d5       	rcall	.+2592   	; 0x1682 <__mulsf3>
     c62:	9b 01       	movw	r18, r22
     c64:	ac 01       	movw	r20, r24
     c66:	c3 01       	movw	r24, r6
     c68:	b2 01       	movw	r22, r4
     c6a:	c6 d2       	rcall	.+1420   	; 0x11f8 <__addsf3>
     c6c:	4b 01       	movw	r8, r22
     c6e:	5c 01       	movw	r10, r24
     c70:	2f e8       	ldi	r18, 0x8F	; 143
     c72:	32 ec       	ldi	r19, 0xC2	; 194
     c74:	45 e7       	ldi	r20, 0x75	; 117
     c76:	5d e3       	ldi	r21, 0x3D	; 61
     c78:	69 81       	ldd	r22, Y+1	; 0x01
     c7a:	7a 81       	ldd	r23, Y+2	; 0x02
     c7c:	8b 81       	ldd	r24, Y+3	; 0x03
     c7e:	9c 81       	ldd	r25, Y+4	; 0x04
     c80:	00 d5       	rcall	.+2560   	; 0x1682 <__mulsf3>
     c82:	9b 01       	movw	r18, r22
     c84:	ac 01       	movw	r20, r24
     c86:	c5 01       	movw	r24, r10
     c88:	b4 01       	movw	r22, r8
     c8a:	b6 d2       	rcall	.+1388   	; 0x11f8 <__addsf3>
     c8c:	e7 d3       	rcall	.+1998   	; 0x145c <__fixsfsi>
     c8e:	4b 01       	movw	r8, r22
	//printf("Summed error %d\n\r", summed_error);
	//printf("sumE %d\n\r",  summed_error);
	//printf("U %d\n\r",  u);
	//attempting to get u varying between -100 and 100;
	
	if (u>0)
     c90:	5c 01       	movw	r10, r24
     c92:	16 16       	cp	r1, r22
	{
		motor_setDirection(1);
     c94:	17 06       	cpc	r1, r23
     c96:	64 f4       	brge	.+24     	; 0xcb0 <motor_control+0x126>
		u = (u*255)/100;
     c98:	81 e0       	ldi	r24, 0x01	; 1
     c9a:	56 df       	rcall	.-340    	; 0xb48 <motor_setDirection>
     c9c:	2f ef       	ldi	r18, 0xFF	; 255
     c9e:	28 9d       	mul	r18, r8
     ca0:	c0 01       	movw	r24, r0
     ca2:	29 9d       	mul	r18, r9
     ca4:	90 0d       	add	r25, r0
     ca6:	11 24       	eor	r1, r1
     ca8:	64 e6       	ldi	r22, 0x64	; 100
     caa:	70 e0       	ldi	r23, 0x00	; 0
		
		} else {
		motor_setDirection(0);
     cac:	50 d5       	rcall	.+2720   	; 0x174e <__divmodhi4>
     cae:	0c c0       	rjmp	.+24     	; 0xcc8 <motor_control+0x13e>
     cb0:	80 e0       	ldi	r24, 0x00	; 0
		u = -(u*255)/100;
     cb2:	4a df       	rcall	.-364    	; 0xb48 <motor_setDirection>
     cb4:	21 e0       	ldi	r18, 0x01	; 1
     cb6:	28 9d       	mul	r18, r8
     cb8:	c0 01       	movw	r24, r0
     cba:	29 9d       	mul	r18, r9
     cbc:	90 0d       	add	r25, r0
     cbe:	98 19       	sub	r25, r8
     cc0:	11 24       	eor	r1, r1
     cc2:	64 e6       	ldi	r22, 0x64	; 100
     cc4:	70 e0       	ldi	r23, 0x00	; 0
     cc6:	43 d5       	rcall	.+2694   	; 0x174e <__divmodhi4>
		
	}
	int offset = 25;
	u = u+offset;
     cc8:	cb 01       	movw	r24, r22

	if (u>255) {
     cca:	49 96       	adiw	r24, 0x19	; 25
     ccc:	8f 3f       	cpi	r24, 0xFF	; 255
     cce:	91 05       	cpc	r25, r1
     cd0:	b1 f0       	breq	.+44     	; 0xcfe <motor_control+0x174>
		u = 255;
		summed_error -= error; // anti-windup (Regtek for life)
     cd2:	ac f0       	brlt	.+42     	; 0xcfe <motor_control+0x174>
     cd4:	a7 01       	movw	r20, r14
     cd6:	96 01       	movw	r18, r12
     cd8:	60 91 80 02 	lds	r22, 0x0280	; 0x800280 <summed_error>
     cdc:	70 91 81 02 	lds	r23, 0x0281	; 0x800281 <summed_error+0x1>
     ce0:	80 91 82 02 	lds	r24, 0x0282	; 0x800282 <summed_error+0x2>
     ce4:	90 91 83 02 	lds	r25, 0x0283	; 0x800283 <summed_error+0x3>
     ce8:	86 d2       	rcall	.+1292   	; 0x11f6 <__subsf3>
     cea:	60 93 80 02 	sts	0x0280, r22	; 0x800280 <summed_error>
     cee:	70 93 81 02 	sts	0x0281, r23	; 0x800281 <summed_error+0x1>
     cf2:	80 93 82 02 	sts	0x0282, r24	; 0x800282 <summed_error+0x2>
     cf6:	90 93 83 02 	sts	0x0283, r25	; 0x800283 <summed_error+0x3>
	}
	int offset = 25;
	u = u+offset;

	if (u>255) {
		u = 255;
     cfa:	8f ef       	ldi	r24, 0xFF	; 255
		summed_error -= error; // anti-windup (Regtek for life)
	}
	
	//printf("Reference position: %i\n\r", reference_position);
	//printf("u: %i\n\r", u);
	motor_setSpeed((uint8_t) u);
     cfc:	90 e0       	ldi	r25, 0x00	; 0
     cfe:	32 df       	rcall	.-412    	; 0xb64 <motor_setSpeed>
	
	

}
     d00:	0f 90       	pop	r0
     d02:	0f 90       	pop	r0
     d04:	0f 90       	pop	r0
     d06:	0f 90       	pop	r0
     d08:	df 91       	pop	r29
     d0a:	cf 91       	pop	r28
     d0c:	ff 90       	pop	r15
     d0e:	ef 90       	pop	r14
     d10:	df 90       	pop	r13
     d12:	cf 90       	pop	r12
     d14:	bf 90       	pop	r11
     d16:	af 90       	pop	r10
     d18:	9f 90       	pop	r9
     d1a:	8f 90       	pop	r8
     d1c:	7f 90       	pop	r7
     d1e:	6f 90       	pop	r6
     d20:	5f 90       	pop	r5
     d22:	4f 90       	pop	r4
     d24:	08 95       	ret

00000d26 <motor_moveUntilEdge>:

void motor_moveUntilEdge(uint8_t dir) {
     d26:	cf 92       	push	r12
     d28:	df 92       	push	r13
     d2a:	ef 92       	push	r14
     d2c:	ff 92       	push	r15
	motor_setDirection(dir);
     d2e:	0c df       	rcall	.-488    	; 0xb48 <motor_setDirection>
     d30:	2f ef       	ldi	r18, 0xFF	; 255
     d32:	39 e6       	ldi	r19, 0x69	; 105
     d34:	48 e1       	ldi	r20, 0x18	; 24
     d36:	21 50       	subi	r18, 0x01	; 1
     d38:	30 40       	sbci	r19, 0x00	; 0
     d3a:	40 40       	sbci	r20, 0x00	; 0
     d3c:	e1 f7       	brne	.-8      	; 0xd36 <motor_moveUntilEdge+0x10>
     d3e:	00 c0       	rjmp	.+0      	; 0xd40 <motor_moveUntilEdge+0x1a>
     d40:	00 00       	nop
	//printf("In start of calibration");
	_delay_ms(500);
	uint8_t speed = 0;
	motor_setSpeed(75);	
     d42:	8b e4       	ldi	r24, 0x4B	; 75
	motor_enable();
     d44:	0f df       	rcall	.-482    	; 0xb64 <motor_setSpeed>
     d46:	fa de       	rcall	.-524    	; 0xb3c <motor_enable>
     d48:	8f ef       	ldi	r24, 0xFF	; 255
     d4a:	91 ee       	ldi	r25, 0xE1	; 225
     d4c:	24 e0       	ldi	r18, 0x04	; 4
     d4e:	81 50       	subi	r24, 0x01	; 1
     d50:	90 40       	sbci	r25, 0x00	; 0
     d52:	20 40       	sbci	r18, 0x00	; 0
     d54:	e1 f7       	brne	.-8      	; 0xd4e <motor_moveUntilEdge+0x28>
     d56:	00 c0       	rjmp	.+0      	; 0xd58 <motor_moveUntilEdge+0x32>
     d58:	00 00       	nop

	//printf("After");
	int32_t prev_encoder = 10;
	int32_t current_encoder= 0;
     d5a:	c1 2c       	mov	r12, r1
     d5c:	d1 2c       	mov	r13, r1
     d5e:	76 01       	movw	r14, r12
	uint8_t speed = 0;
	motor_setSpeed(75);	
	motor_enable();

	//printf("After");
	int32_t prev_encoder = 10;
     d60:	4a e0       	ldi	r20, 0x0A	; 10
     d62:	50 e0       	ldi	r21, 0x00	; 0
     d64:	60 e0       	ldi	r22, 0x00	; 0
     d66:	70 e0       	ldi	r23, 0x00	; 0
	int32_t current_encoder= 0;
	_delay_ms(100);
	//printf("in function");
	while (current_encoder-prev_encoder >0 || prev_encoder-current_encoder >0) {
		prev_encoder = current_encoder;
		encoder_readValues();
     d68:	16 c0       	rjmp	.+44     	; 0xd96 <motor_moveUntilEdge+0x70>
     d6a:	b6 dd       	rcall	.-1172   	; 0x8d8 <encoder_readValues>
		current_encoder = encoder_value;
     d6c:	80 91 5b 02 	lds	r24, 0x025B	; 0x80025b <encoder_value>
     d70:	90 91 5c 02 	lds	r25, 0x025C	; 0x80025c <encoder_value+0x1>
     d74:	09 2e       	mov	r0, r25
     d76:	00 0c       	add	r0, r0
     d78:	aa 0b       	sbc	r26, r26
     d7a:	bb 0b       	sbc	r27, r27
     d7c:	3f ef       	ldi	r19, 0xFF	; 255
     d7e:	43 ed       	ldi	r20, 0xD3	; 211
     d80:	20 e3       	ldi	r18, 0x30	; 48
     d82:	31 50       	subi	r19, 0x01	; 1
     d84:	40 40       	sbci	r20, 0x00	; 0
     d86:	20 40       	sbci	r18, 0x00	; 0
     d88:	e1 f7       	brne	.-8      	; 0xd82 <motor_moveUntilEdge+0x5c>
     d8a:	00 c0       	rjmp	.+0      	; 0xd8c <motor_moveUntilEdge+0x66>
     d8c:	00 00       	nop
     d8e:	b7 01       	movw	r22, r14
     d90:	a6 01       	movw	r20, r12
     d92:	6c 01       	movw	r12, r24
     d94:	7d 01       	movw	r14, r26
	//printf("After");
	int32_t prev_encoder = 10;
	int32_t current_encoder= 0;
	_delay_ms(100);
	//printf("in function");
	while (current_encoder-prev_encoder >0 || prev_encoder-current_encoder >0) {
     d96:	d7 01       	movw	r26, r14
     d98:	c6 01       	movw	r24, r12
     d9a:	84 1b       	sub	r24, r20
     d9c:	95 0b       	sbc	r25, r21
     d9e:	a6 0b       	sbc	r26, r22
     da0:	b7 0b       	sbc	r27, r23
     da2:	18 16       	cp	r1, r24
     da4:	19 06       	cpc	r1, r25
     da6:	1a 06       	cpc	r1, r26
     da8:	1b 06       	cpc	r1, r27
     daa:	fc f2       	brlt	.-66     	; 0xd6a <motor_moveUntilEdge+0x44>
     dac:	4c 19       	sub	r20, r12
     dae:	5d 09       	sbc	r21, r13
     db0:	6e 09       	sbc	r22, r14
     db2:	7f 09       	sbc	r23, r15
     db4:	14 16       	cp	r1, r20
     db6:	15 06       	cpc	r1, r21
     db8:	16 06       	cpc	r1, r22
		_delay_ms(1000);
	}
	
	//printf("finish loop");

	encoder_init();
     dba:	17 06       	cpc	r1, r23
     dbc:	b4 f2       	brlt	.-84     	; 0xd6a <motor_moveUntilEdge+0x44>
	
	motor_setDirection(1);
     dbe:	22 dd       	rcall	.-1468   	; 0x804 <encoder_init>
     dc0:	81 e0       	ldi	r24, 0x01	; 1
     dc2:	c2 de       	rcall	.-636    	; 0xb48 <motor_setDirection>
	prev_encoder = current_encoder+1;
     dc4:	b7 01       	movw	r22, r14
     dc6:	a6 01       	movw	r20, r12
     dc8:	4f 5f       	subi	r20, 0xFF	; 255
     dca:	5f 4f       	sbci	r21, 0xFF	; 255
     dcc:	6f 4f       	sbci	r22, 0xFF	; 255
     dce:	7f 4f       	sbci	r23, 0xFF	; 255
     dd0:	3f ef       	ldi	r19, 0xFF	; 255
     dd2:	83 ed       	ldi	r24, 0xD3	; 211
     dd4:	90 e3       	ldi	r25, 0x30	; 48
     dd6:	31 50       	subi	r19, 0x01	; 1
     dd8:	80 40       	sbci	r24, 0x00	; 0
     dda:	90 40       	sbci	r25, 0x00	; 0
     ddc:	e1 f7       	brne	.-8      	; 0xdd6 <motor_moveUntilEdge+0xb0>
     dde:	00 c0       	rjmp	.+0      	; 0xde0 <motor_moveUntilEdge+0xba>
     de0:	00 00       	nop
	_delay_ms(1000);
	while (current_encoder-prev_encoder >0 || prev_encoder-current_encoder >0) {
		prev_encoder = current_encoder;
		encoder_readValues();
     de2:	16 c0       	rjmp	.+44     	; 0xe10 <motor_moveUntilEdge+0xea>
     de4:	79 dd       	rcall	.-1294   	; 0x8d8 <encoder_readValues>
		current_encoder = encoder_value;
     de6:	80 91 5b 02 	lds	r24, 0x025B	; 0x80025b <encoder_value>
     dea:	90 91 5c 02 	lds	r25, 0x025C	; 0x80025c <encoder_value+0x1>
     dee:	09 2e       	mov	r0, r25
     df0:	00 0c       	add	r0, r0
     df2:	aa 0b       	sbc	r26, r26
     df4:	bb 0b       	sbc	r27, r27
     df6:	2f ef       	ldi	r18, 0xFF	; 255
     df8:	33 ed       	ldi	r19, 0xD3	; 211
     dfa:	40 e3       	ldi	r20, 0x30	; 48
     dfc:	21 50       	subi	r18, 0x01	; 1
     dfe:	30 40       	sbci	r19, 0x00	; 0
     e00:	40 40       	sbci	r20, 0x00	; 0
     e02:	e1 f7       	brne	.-8      	; 0xdfc <motor_moveUntilEdge+0xd6>
     e04:	00 c0       	rjmp	.+0      	; 0xe06 <motor_moveUntilEdge+0xe0>
     e06:	00 00       	nop
	
	motor_setDirection(1);
	prev_encoder = current_encoder+1;
	_delay_ms(1000);
	while (current_encoder-prev_encoder >0 || prev_encoder-current_encoder >0) {
		prev_encoder = current_encoder;
     e08:	b7 01       	movw	r22, r14
     e0a:	a6 01       	movw	r20, r12
		encoder_readValues();
		current_encoder = encoder_value;
     e0c:	6c 01       	movw	r12, r24
     e0e:	7d 01       	movw	r14, r26
	encoder_init();
	
	motor_setDirection(1);
	prev_encoder = current_encoder+1;
	_delay_ms(1000);
	while (current_encoder-prev_encoder >0 || prev_encoder-current_encoder >0) {
     e10:	d7 01       	movw	r26, r14
     e12:	c6 01       	movw	r24, r12
     e14:	84 1b       	sub	r24, r20
     e16:	95 0b       	sbc	r25, r21
     e18:	a6 0b       	sbc	r26, r22
     e1a:	b7 0b       	sbc	r27, r23
     e1c:	18 16       	cp	r1, r24
     e1e:	19 06       	cpc	r1, r25
     e20:	1a 06       	cpc	r1, r26
     e22:	1b 06       	cpc	r1, r27
     e24:	fc f2       	brlt	.-66     	; 0xde4 <motor_moveUntilEdge+0xbe>
     e26:	4c 19       	sub	r20, r12
     e28:	5d 09       	sbc	r21, r13
     e2a:	6e 09       	sbc	r22, r14
     e2c:	7f 09       	sbc	r23, r15
     e2e:	14 16       	cp	r1, r20
     e30:	15 06       	cpc	r1, r21
     e32:	16 06       	cpc	r1, r22
     e34:	17 06       	cpc	r1, r23
		current_encoder = encoder_value;
	//	printf("%i", encoder_value);
		_delay_ms(1000);
	}
	
	encoder_readValues();
     e36:	b4 f2       	brlt	.-84     	; 0xde4 <motor_moveUntilEdge+0xbe>
     e38:	4f dd       	rcall	.-1378   	; 0x8d8 <encoder_readValues>
     e3a:	8f ef       	ldi	r24, 0xFF	; 255
     e3c:	90 e7       	ldi	r25, 0x70	; 112
     e3e:	22 e0       	ldi	r18, 0x02	; 2
     e40:	81 50       	subi	r24, 0x01	; 1
     e42:	90 40       	sbci	r25, 0x00	; 0
     e44:	20 40       	sbci	r18, 0x00	; 0
     e46:	e1 f7       	brne	.-8      	; 0xe40 <motor_moveUntilEdge+0x11a>
     e48:	00 c0       	rjmp	.+0      	; 0xe4a <motor_moveUntilEdge+0x124>
     e4a:	00 00       	nop
	_delay_ms(50);
	encoder_maxValue = encoder_value;
     e4c:	80 91 5b 02 	lds	r24, 0x025B	; 0x80025b <encoder_value>
     e50:	90 91 5c 02 	lds	r25, 0x025C	; 0x80025c <encoder_value+0x1>
     e54:	90 93 68 02 	sts	0x0268, r25	; 0x800268 <encoder_maxValue+0x1>
     e58:	80 93 67 02 	sts	0x0267, r24	; 0x800267 <encoder_maxValue>
	//printf("encoder_max_Value:%i\n\r ", encoder_maxValue);
	//motor_disable();
	//_delay_ms(50000);

     e5c:	ff 90       	pop	r15
     e5e:	ef 90       	pop	r14
     e60:	df 90       	pop	r13
     e62:	cf 90       	pop	r12
     e64:	08 95       	ret

00000e66 <motor_init>:



void motor_init() {
	//configure PH1 (DIR) and PH4 (EN) as output
	DDRH |= (1 << PH1);
     e66:	e1 e0       	ldi	r30, 0x01	; 1
     e68:	f1 e0       	ldi	r31, 0x01	; 1
     e6a:	80 81       	ld	r24, Z
     e6c:	82 60       	ori	r24, 0x02	; 2
     e6e:	80 83       	st	Z, r24
	DDRH |= (1 << PH4);
     e70:	80 81       	ld	r24, Z
     e72:	80 61       	ori	r24, 0x10	; 16
     e74:	80 83       	st	Z, r24
	
	//motor_setSpeed(0);
	summed_error = 0;
     e76:	10 92 80 02 	sts	0x0280, r1	; 0x800280 <summed_error>
     e7a:	10 92 81 02 	sts	0x0281, r1	; 0x800281 <summed_error+0x1>
     e7e:	10 92 82 02 	sts	0x0282, r1	; 0x800282 <summed_error+0x2>
     e82:	10 92 83 02 	sts	0x0283, r1	; 0x800283 <summed_error+0x3>
	prev_error = 0;
     e86:	10 92 84 02 	sts	0x0284, r1	; 0x800284 <prev_error>
     e8a:	10 92 85 02 	sts	0x0285, r1	; 0x800285 <prev_error+0x1>
     e8e:	10 92 86 02 	sts	0x0286, r1	; 0x800286 <prev_error+0x2>
     e92:	10 92 87 02 	sts	0x0287, r1	; 0x800287 <prev_error+0x3>
     e96:	2f ef       	ldi	r18, 0xFF	; 255
     e98:	89 e6       	ldi	r24, 0x69	; 105
     e9a:	98 e1       	ldi	r25, 0x18	; 24
     e9c:	21 50       	subi	r18, 0x01	; 1
     e9e:	80 40       	sbci	r24, 0x00	; 0
     ea0:	90 40       	sbci	r25, 0x00	; 0
     ea2:	e1 f7       	brne	.-8      	; 0xe9c <motor_init+0x36>
     ea4:	00 c0       	rjmp	.+0      	; 0xea6 <motor_init+0x40>
     ea6:	00 00       	nop
	_delay_ms(500);
	//printf("Start moving");
	motor_moveUntilEdge(0);
     ea8:	80 e0       	ldi	r24, 0x00	; 0
     eaa:	3d cf       	rjmp	.-390    	; 0xd26 <motor_moveUntilEdge>
     eac:	08 95       	ret

00000eae <pwm_init>:
#define PWM_PRESCALER				8
#define ICR_PERIOD					(F_CPU*PERIOD_MS)/PWM_PRESCALER/1000

void pwm_init() {
	//set output pin
	DDRB |= (1 << PB5);
     eae:	25 9a       	sbi	0x04, 5	; 4
	
	//Reset prescaler, then set to 8.
	TCCR1B &= PRESC_OFF;
     eb0:	e1 e8       	ldi	r30, 0x81	; 129
     eb2:	f0 e0       	ldi	r31, 0x00	; 0
     eb4:	80 81       	ld	r24, Z
     eb6:	88 7f       	andi	r24, 0xF8	; 248
     eb8:	80 83       	st	Z, r24
	TCCR1B |= PRESC_8;
     eba:	80 81       	ld	r24, Z
     ebc:	82 60       	ori	r24, 0x02	; 2
     ebe:	80 83       	st	Z, r24

	//set ocr0 register as something
	
	//Timer incremented until counter value matches value in OCR1A
	TCCR1A |= (1 << WGM11 & ~(1 <<WGM10));
     ec0:	a0 e8       	ldi	r26, 0x80	; 128
     ec2:	b0 e0       	ldi	r27, 0x00	; 0
     ec4:	8c 91       	ld	r24, X
     ec6:	82 60       	ori	r24, 0x02	; 2
     ec8:	8c 93       	st	X, r24
	TCCR1B |= ((1 << WGM13) | (1 << WGM12));
     eca:	80 81       	ld	r24, Z
     ecc:	88 61       	ori	r24, 0x18	; 24
     ece:	80 83       	st	Z, r24
	
	//Set compare output mode on channel A
	TCCR1A |= ((1 << COM1A1) & ~(1 << COM1A0));
     ed0:	8c 91       	ld	r24, X
     ed2:	80 68       	ori	r24, 0x80	; 128
     ed4:	8c 93       	st	X, r24
	
	
	
	//set period to 20ms
	ICR1 = ICR_PERIOD;
     ed6:	80 e4       	ldi	r24, 0x40	; 64
     ed8:	9c e9       	ldi	r25, 0x9C	; 156
     eda:	90 93 87 00 	sts	0x0087, r25	; 0x800087 <__TEXT_REGION_LENGTH__+0x7c0087>
     ede:	80 93 86 00 	sts	0x0086, r24	; 0x800086 <__TEXT_REGION_LENGTH__+0x7c0086>
	

	
	//Set initial pulsewidth
	OCR1A = ICR_PERIOD/(20)*(2.1+0.9)/2;
     ee2:	88 eb       	ldi	r24, 0xB8	; 184
     ee4:	9b e0       	ldi	r25, 0x0B	; 11
     ee6:	90 93 89 00 	sts	0x0089, r25	; 0x800089 <__TEXT_REGION_LENGTH__+0x7c0089>
     eea:	80 93 88 00 	sts	0x0088, r24	; 0x800088 <__TEXT_REGION_LENGTH__+0x7c0088>
     eee:	08 95       	ret

00000ef0 <pwm_setPulseWidth>:
}

void pwm_setPulseWidth(float width_ms) {
     ef0:	cf 92       	push	r12
     ef2:	df 92       	push	r13
     ef4:	ef 92       	push	r14
     ef6:	ff 92       	push	r15
     ef8:	6b 01       	movw	r12, r22
     efa:	7c 01       	movw	r14, r24
	
	
	if (width_ms >= 0.9 && width_ms <=2.1) {
     efc:	26 e6       	ldi	r18, 0x66	; 102
     efe:	36 e6       	ldi	r19, 0x66	; 102
     f00:	46 e6       	ldi	r20, 0x66	; 102
     f02:	5f e3       	ldi	r21, 0x3F	; 63
     f04:	b3 d3       	rcall	.+1894   	; 0x166c <__gesf2>
     f06:	88 23       	and	r24, r24
     f08:	d4 f0       	brlt	.+52     	; 0xf3e <pwm_setPulseWidth+0x4e>
     f0a:	26 e6       	ldi	r18, 0x66	; 102
     f0c:	36 e6       	ldi	r19, 0x66	; 102
     f0e:	46 e0       	ldi	r20, 0x06	; 6
     f10:	50 e4       	ldi	r21, 0x40	; 64
     f12:	c7 01       	movw	r24, r14
     f14:	b6 01       	movw	r22, r12
     f16:	36 d2       	rcall	.+1132   	; 0x1384 <__cmpsf2>
     f18:	18 16       	cp	r1, r24
     f1a:	8c f0       	brlt	.+34     	; 0xf3e <pwm_setPulseWidth+0x4e>
		
		
		float dutyCycle = width_ms/PERIOD_MS;
		uint32_t pulse = dutyCycle*(ICR_PERIOD);
		
		OCR1A = pulse;
     f1c:	20 e0       	ldi	r18, 0x00	; 0
     f1e:	30 e0       	ldi	r19, 0x00	; 0
     f20:	40 ea       	ldi	r20, 0xA0	; 160
     f22:	51 e4       	ldi	r21, 0x41	; 65
     f24:	c7 01       	movw	r24, r14
     f26:	b6 01       	movw	r22, r12
     f28:	31 d2       	rcall	.+1122   	; 0x138c <__divsf3>
     f2a:	20 e0       	ldi	r18, 0x00	; 0
     f2c:	30 e4       	ldi	r19, 0x40	; 64
     f2e:	4c e1       	ldi	r20, 0x1C	; 28
     f30:	57 e4       	ldi	r21, 0x47	; 71
     f32:	a7 d3       	rcall	.+1870   	; 0x1682 <__mulsf3>
     f34:	98 d2       	rcall	.+1328   	; 0x1466 <__fixunssfsi>
     f36:	70 93 89 00 	sts	0x0089, r23	; 0x800089 <__TEXT_REGION_LENGTH__+0x7c0089>
     f3a:	60 93 88 00 	sts	0x0088, r22	; 0x800088 <__TEXT_REGION_LENGTH__+0x7c0088>
		
	}
	
	
     f3e:	ff 90       	pop	r15
     f40:	ef 90       	pop	r14
     f42:	df 90       	pop	r13
     f44:	cf 90       	pop	r12
     f46:	08 95       	ret

00000f48 <setupInit>:
#include "TWI_Master.h"
#include "solenoid.h"
#define F_CPU 16000000
#include <util/delay.h>
void setupInit(void){
	cli();
     f48:	f8 94       	cli
	USART_init(MYUBRR);
     f4a:	87 e6       	ldi	r24, 0x67	; 103
     f4c:	90 e0       	ldi	r25, 0x00	; 0
     f4e:	3f d1       	rcall	.+638    	; 0x11ce <USART_init>
	
	//printf("finished uart setup2)");
	CAN_controller_init();
     f50:	03 dc       	rcall	.-2042   	; 0x758 <CAN_controller_init>
	//printf("finished can setup");
	pwm_init();
     f52:	ad df       	rcall	.-166    	; 0xeae <pwm_init>
	//printf("finished pwm");
	ADC_init();
     f54:	1c dc       	rcall	.-1992   	; 0x78e <ADC_init>
	//printf("Finished setup");
	timer_init();
     f56:	63 d0       	rcall	.+198    	; 0x101e <timer_init>
	sleep_init();
     f58:	06 d0       	rcall	.+12     	; 0xf66 <sleep_init>
     f5a:	77 d0       	rcall	.+238    	; 0x104a <TWI_Master_Initialise>
	TWI_Master_Initialise();
     f5c:	53 dc       	rcall	.-1882   	; 0x804 <encoder_init>
     f5e:	83 df       	rcall	.-250    	; 0xe66 <motor_init>
	encoder_init();
     f60:	19 d0       	rcall	.+50     	; 0xf94 <solenoid_init>
     f62:	78 94       	sei
	motor_init();
     f64:	08 95       	ret

00000f66 <sleep_init>:
#include <avr/interrupt.h>

void sleep_init() {
	
	//Choose sleep mode
	set_sleep_mode(SLEEP_MODE_IDLE);
     f66:	83 b7       	in	r24, 0x33	; 51
     f68:	81 7f       	andi	r24, 0xF1	; 241
     f6a:	83 bf       	out	0x33, r24	; 51
     f6c:	08 95       	ret

00000f6e <sleep_now>:
}

void sleep_now() {
	
	//disable analog reading
	ACSR |= (1 << ACD | 1 << ACIE);
     f6e:	80 b7       	in	r24, 0x30	; 48
     f70:	88 68       	ori	r24, 0x88	; 136
     f72:	80 bf       	out	0x30, r24	; 48
	
	ADCSRA &= ~(1 << ADEN);
     f74:	ea e7       	ldi	r30, 0x7A	; 122
     f76:	f0 e0       	ldi	r31, 0x00	; 0
     f78:	80 81       	ld	r24, Z
     f7a:	8f 77       	andi	r24, 0x7F	; 127
     f7c:	80 83       	st	Z, r24

	// Put the device to sleep:
	sleep_mode();
     f7e:	83 b7       	in	r24, 0x33	; 51
     f80:	81 60       	ori	r24, 0x01	; 1
     f82:	83 bf       	out	0x33, r24	; 51
     f84:	88 95       	sleep
     f86:	83 b7       	in	r24, 0x33	; 51
     f88:	8e 7f       	andi	r24, 0xFE	; 254
     f8a:	83 bf       	out	0x33, r24	; 51
	
	ADCSRA |= (1 << ADEN);
     f8c:	80 81       	ld	r24, Z
     f8e:	80 68       	ori	r24, 0x80	; 128
     f90:	80 83       	st	Z, r24
     f92:	08 95       	ret

00000f94 <solenoid_init>:

#include <util/delay.h>
#include <avr/io.h>
#include "solenoid.h"
void solenoid_init() {
	DDRE  |= (1 << PE5);
     f94:	6d 9a       	sbi	0x0d, 5	; 13
	PORTE |= (1 << PE5);
     f96:	75 9a       	sbi	0x0e, 5	; 14

	shooting = 0;
     f98:	10 92 6c 02 	sts	0x026C, r1	; 0x80026c <shooting>
     f9c:	08 95       	ret

00000f9e <solenoid_setPulse>:
}
void solenoid_setPulse() {
	shooting = 1;
     f9e:	81 e0       	ldi	r24, 0x01	; 1
     fa0:	80 93 6c 02 	sts	0x026C, r24	; 0x80026c <shooting>
	PORTE &= ~(1 << PE5);
     fa4:	75 98       	cbi	0x0e, 5	; 14
     fa6:	2f e7       	ldi	r18, 0x7F	; 127
     fa8:	89 ea       	ldi	r24, 0xA9	; 169
     faa:	93 e0       	ldi	r25, 0x03	; 3
     fac:	21 50       	subi	r18, 0x01	; 1
     fae:	80 40       	sbci	r24, 0x00	; 0
     fb0:	90 40       	sbci	r25, 0x00	; 0
     fb2:	e1 f7       	brne	.-8      	; 0xfac <solenoid_setPulse+0xe>
     fb4:	00 c0       	rjmp	.+0      	; 0xfb6 <solenoid_setPulse+0x18>
     fb6:	00 00       	nop
	_delay_ms(75);
	PORTE |= (1 << PE5);
     fb8:	75 9a       	sbi	0x0e, 5	; 14
     fba:	08 95       	ret

00000fbc <SPI_masterInit>:
	SPI_setChipSelect(PB7, 1);
}

void SPI_slaveInit(void) {
	DDRB = (1 << PB3);
	SPCR = (1 << SPE);
     fbc:	84 b1       	in	r24, 0x04	; 4
     fbe:	87 60       	ori	r24, 0x07	; 7
     fc0:	84 b9       	out	0x04, r24	; 4
     fc2:	27 9a       	sbi	0x04, 7	; 4
     fc4:	8c b5       	in	r24, 0x2c	; 44
     fc6:	81 65       	ori	r24, 0x51	; 81
     fc8:	8c bd       	out	0x2c, r24	; 44
     fca:	2f 9a       	sbi	0x05, 7	; 5
     fcc:	08 95       	ret

00000fce <SPI_masterWrite>:
	
}
void SPI_masterWrite(char cData)
{
	SPDR = cData;
     fce:	8e bd       	out	0x2e, r24	; 46
	while (!(SPSR & (1<<SPIF)));
     fd0:	0d b4       	in	r0, 0x2d	; 45
     fd2:	07 fe       	sbrs	r0, 7
     fd4:	fd cf       	rjmp	.-6      	; 0xfd0 <SPI_masterWrite+0x2>

}
     fd6:	08 95       	ret

00000fd8 <SPI_masterRead>:

uint8_t SPI_masterRead() {
	SPDR = 0;
     fd8:	1e bc       	out	0x2e, r1	; 46
	while (!(SPSR & (1<<SPIF)));
     fda:	0d b4       	in	r0, 0x2d	; 45
     fdc:	07 fe       	sbrs	r0, 7
     fde:	fd cf       	rjmp	.-6      	; 0xfda <SPI_masterRead+0x2>
	return SPDR;
     fe0:	8e b5       	in	r24, 0x2e	; 46
}
     fe2:	08 95       	ret

00000fe4 <SPI_setChipSelect>:

void SPI_setChipSelect(uint8_t pin, uint8_t setHigh ) {
	if (setHigh) {
     fe4:	66 23       	and	r22, r22
     fe6:	69 f0       	breq	.+26     	; 0x1002 <__EEPROM_REGION_LENGTH__+0x2>
		PORTB |= (1 << pin); //chip select high
     fe8:	45 b1       	in	r20, 0x05	; 5
     fea:	21 e0       	ldi	r18, 0x01	; 1
     fec:	30 e0       	ldi	r19, 0x00	; 0
     fee:	b9 01       	movw	r22, r18
     ff0:	02 c0       	rjmp	.+4      	; 0xff6 <SPI_setChipSelect+0x12>
     ff2:	66 0f       	add	r22, r22
     ff4:	77 1f       	adc	r23, r23
     ff6:	8a 95       	dec	r24
     ff8:	e2 f7       	brpl	.-8      	; 0xff2 <SPI_setChipSelect+0xe>
     ffa:	cb 01       	movw	r24, r22
     ffc:	84 2b       	or	r24, r20
     ffe:	85 b9       	out	0x05, r24	; 5
    1000:	08 95       	ret
	}
	else {
		PORTB &= ~(1 << pin); //chip select low
    1002:	45 b1       	in	r20, 0x05	; 5
    1004:	21 e0       	ldi	r18, 0x01	; 1
    1006:	30 e0       	ldi	r19, 0x00	; 0
    1008:	b9 01       	movw	r22, r18
    100a:	02 c0       	rjmp	.+4      	; 0x1010 <__EEPROM_REGION_LENGTH__+0x10>
    100c:	66 0f       	add	r22, r22
    100e:	77 1f       	adc	r23, r23
    1010:	8a 95       	dec	r24
    1012:	e2 f7       	brpl	.-8      	; 0x100c <__EEPROM_REGION_LENGTH__+0xc>
    1014:	cb 01       	movw	r24, r22
    1016:	80 95       	com	r24
    1018:	84 23       	and	r24, r20
    101a:	85 b9       	out	0x05, r24	; 5
    101c:	08 95       	ret

0000101e <timer_init>:
	OCR3AL = val;
	
	*/
	//Enable "compare output match" interrupt
	
	TIMSK3 |= (1 << OCIE3B);
    101e:	e1 e7       	ldi	r30, 0x71	; 113
    1020:	f0 e0       	ldi	r31, 0x00	; 0
    1022:	80 81       	ld	r24, Z
    1024:	84 60       	ori	r24, 0x04	; 4
    1026:	80 83       	st	Z, r24

	
	//This register contains counter value
	TCNT3 = 0x00;
    1028:	10 92 95 00 	sts	0x0095, r1	; 0x800095 <__TEXT_REGION_LENGTH__+0x7c0095>
    102c:	10 92 94 00 	sts	0x0094, r1	; 0x800094 <__TEXT_REGION_LENGTH__+0x7c0094>
	
	//set up compare output mode & clock select (prescaling)
	TCCR3A = (1 << COM3B0 | 1 << COM3B1);
    1030:	80 e3       	ldi	r24, 0x30	; 48
    1032:	80 93 90 00 	sts	0x0090, r24	; 0x800090 <__TEXT_REGION_LENGTH__+0x7c0090>
	TCCR3B = (1 << CS12 | 1 << CS00);
    1036:	85 e0       	ldi	r24, 0x05	; 5
    1038:	80 93 91 00 	sts	0x0091, r24	; 0x800091 <__TEXT_REGION_LENGTH__+0x7c0091>
	
	//Output compare register containing value compared to counter
	OCR3B = TIMER3_RESET;
    103c:	8d e0       	ldi	r24, 0x0D	; 13
    103e:	93 e0       	ldi	r25, 0x03	; 3
    1040:	90 93 9b 00 	sts	0x009B, r25	; 0x80009b <__TEXT_REGION_LENGTH__+0x7c009b>
    1044:	80 93 9a 00 	sts	0x009A, r24	; 0x80009a <__TEXT_REGION_LENGTH__+0x7c009a>
    1048:	08 95       	ret

0000104a <TWI_Master_Initialise>:
    {
      msg[ i ] = TWI_buf[ i ];
    }
  }
  return( TWI_statusReg.lastTransOK );                                   
}
    104a:	8c e0       	ldi	r24, 0x0C	; 12
    104c:	80 93 b8 00 	sts	0x00B8, r24	; 0x8000b8 <__TEXT_REGION_LENGTH__+0x7c00b8>
    1050:	8f ef       	ldi	r24, 0xFF	; 255
    1052:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7c00bb>
    1056:	84 e0       	ldi	r24, 0x04	; 4
    1058:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7c00bc>
    105c:	08 95       	ret

0000105e <TWI_Start_Transceiver_With_Data>:
    105e:	dc 01       	movw	r26, r24
    1060:	ec eb       	ldi	r30, 0xBC	; 188
    1062:	f0 e0       	ldi	r31, 0x00	; 0
    1064:	90 81       	ld	r25, Z
    1066:	90 fd       	sbrc	r25, 0
    1068:	fd cf       	rjmp	.-6      	; 0x1064 <TWI_Start_Transceiver_With_Data+0x6>
    106a:	60 93 53 02 	sts	0x0253, r22	; 0x800253 <TWI_msgSize>
    106e:	8c 91       	ld	r24, X
    1070:	80 93 54 02 	sts	0x0254, r24	; 0x800254 <TWI_buf>
    1074:	80 fd       	sbrc	r24, 0
    1076:	0c c0       	rjmp	.+24     	; 0x1090 <TWI_Start_Transceiver_With_Data+0x32>
    1078:	62 30       	cpi	r22, 0x02	; 2
    107a:	50 f0       	brcs	.+20     	; 0x1090 <TWI_Start_Transceiver_With_Data+0x32>
    107c:	fd 01       	movw	r30, r26
    107e:	31 96       	adiw	r30, 0x01	; 1
    1080:	a5 e5       	ldi	r26, 0x55	; 85
    1082:	b2 e0       	ldi	r27, 0x02	; 2
    1084:	81 e0       	ldi	r24, 0x01	; 1
    1086:	91 91       	ld	r25, Z+
    1088:	9d 93       	st	X+, r25
    108a:	8f 5f       	subi	r24, 0xFF	; 255
    108c:	68 13       	cpse	r22, r24
    108e:	fb cf       	rjmp	.-10     	; 0x1086 <TWI_Start_Transceiver_With_Data+0x28>
    1090:	10 92 52 02 	sts	0x0252, r1	; 0x800252 <TWI_statusReg>
    1094:	88 ef       	ldi	r24, 0xF8	; 248
    1096:	80 93 06 02 	sts	0x0206, r24	; 0x800206 <TWI_state>
    109a:	85 ea       	ldi	r24, 0xA5	; 165
    109c:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7c00bc>
    10a0:	08 95       	ret

000010a2 <__vector_39>:
This function is the Interrupt Service Routine (ISR), and called when the TWI interrupt is triggered;
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/
ISR(TWI_vect)
{
    10a2:	1f 92       	push	r1
    10a4:	0f 92       	push	r0
    10a6:	0f b6       	in	r0, 0x3f	; 63
    10a8:	0f 92       	push	r0
    10aa:	11 24       	eor	r1, r1
    10ac:	0b b6       	in	r0, 0x3b	; 59
    10ae:	0f 92       	push	r0
    10b0:	2f 93       	push	r18
    10b2:	3f 93       	push	r19
    10b4:	8f 93       	push	r24
    10b6:	9f 93       	push	r25
    10b8:	af 93       	push	r26
    10ba:	bf 93       	push	r27
    10bc:	ef 93       	push	r30
    10be:	ff 93       	push	r31
  static unsigned char TWI_bufPtr;
  
  switch (TWSR)
    10c0:	e0 91 b9 00 	lds	r30, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7c00b9>
    10c4:	8e 2f       	mov	r24, r30
    10c6:	90 e0       	ldi	r25, 0x00	; 0
    10c8:	fc 01       	movw	r30, r24
    10ca:	38 97       	sbiw	r30, 0x08	; 8
    10cc:	e1 35       	cpi	r30, 0x51	; 81
    10ce:	f1 05       	cpc	r31, r1
    10d0:	08 f0       	brcs	.+2      	; 0x10d4 <__vector_39+0x32>
    10d2:	57 c0       	rjmp	.+174    	; 0x1182 <__vector_39+0xe0>
    10d4:	88 27       	eor	r24, r24
    10d6:	ee 58       	subi	r30, 0x8E	; 142
    10d8:	ff 4f       	sbci	r31, 0xFF	; 255
    10da:	8f 4f       	sbci	r24, 0xFF	; 255
    10dc:	67 c3       	rjmp	.+1742   	; 0x17ac <__tablejump2__>
  {
    case TWI_START:             // START has been transmitted  
    case TWI_REP_START:         // Repeated START has been transmitted
      TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
    10de:	10 92 51 02 	sts	0x0251, r1	; 0x800251 <TWI_bufPtr.1672>
    case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
    case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
      if (TWI_bufPtr < TWI_msgSize)
    10e2:	e0 91 51 02 	lds	r30, 0x0251	; 0x800251 <TWI_bufPtr.1672>
    10e6:	80 91 53 02 	lds	r24, 0x0253	; 0x800253 <TWI_msgSize>
    10ea:	e8 17       	cp	r30, r24
    10ec:	70 f4       	brcc	.+28     	; 0x110a <__vector_39+0x68>
      {
        TWDR = TWI_buf[TWI_bufPtr++];
    10ee:	81 e0       	ldi	r24, 0x01	; 1
    10f0:	8e 0f       	add	r24, r30
    10f2:	80 93 51 02 	sts	0x0251, r24	; 0x800251 <TWI_bufPtr.1672>
    10f6:	f0 e0       	ldi	r31, 0x00	; 0
    10f8:	ec 5a       	subi	r30, 0xAC	; 172
    10fa:	fd 4f       	sbci	r31, 0xFD	; 253
    10fc:	80 81       	ld	r24, Z
    10fe:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7c00bb>
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
    1102:	85 e8       	ldi	r24, 0x85	; 133
    1104:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7c00bc>
    1108:	43 c0       	rjmp	.+134    	; 0x1190 <__vector_39+0xee>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
               (0<<TWWC);                                 //  
      }else                    // Send STOP after last byte
      {
        TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
    110a:	80 91 52 02 	lds	r24, 0x0252	; 0x800252 <TWI_statusReg>
    110e:	81 60       	ori	r24, 0x01	; 1
    1110:	80 93 52 02 	sts	0x0252, r24	; 0x800252 <TWI_statusReg>
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
    1114:	84 e9       	ldi	r24, 0x94	; 148
    1116:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7c00bc>
    111a:	3a c0       	rjmp	.+116    	; 0x1190 <__vector_39+0xee>
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
    case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
      TWI_buf[TWI_bufPtr++] = TWDR;
    111c:	e0 91 51 02 	lds	r30, 0x0251	; 0x800251 <TWI_bufPtr.1672>
    1120:	81 e0       	ldi	r24, 0x01	; 1
    1122:	8e 0f       	add	r24, r30
    1124:	80 93 51 02 	sts	0x0251, r24	; 0x800251 <TWI_bufPtr.1672>
    1128:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7c00bb>
    112c:	f0 e0       	ldi	r31, 0x00	; 0
    112e:	ec 5a       	subi	r30, 0xAC	; 172
    1130:	fd 4f       	sbci	r31, 0xFD	; 253
    1132:	80 83       	st	Z, r24
    case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
      if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
    1134:	20 91 51 02 	lds	r18, 0x0251	; 0x800251 <TWI_bufPtr.1672>
    1138:	30 e0       	ldi	r19, 0x00	; 0
    113a:	80 91 53 02 	lds	r24, 0x0253	; 0x800253 <TWI_msgSize>
    113e:	90 e0       	ldi	r25, 0x00	; 0
    1140:	01 97       	sbiw	r24, 0x01	; 1
    1142:	28 17       	cp	r18, r24
    1144:	39 07       	cpc	r19, r25
    1146:	24 f4       	brge	.+8      	; 0x1150 <__vector_39+0xae>
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
    1148:	85 ec       	ldi	r24, 0xC5	; 197
    114a:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7c00bc>
    114e:	20 c0       	rjmp	.+64     	; 0x1190 <__vector_39+0xee>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
               (0<<TWWC);                                 //  
      }else                    // Send NACK after next reception
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
    1150:	85 e8       	ldi	r24, 0x85	; 133
    1152:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7c00bc>
    1156:	1c c0       	rjmp	.+56     	; 0x1190 <__vector_39+0xee>
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
               (0<<TWWC);                                 // 
      }    
      break; 
    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
    1158:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7c00bb>
    115c:	e0 91 51 02 	lds	r30, 0x0251	; 0x800251 <TWI_bufPtr.1672>
    1160:	f0 e0       	ldi	r31, 0x00	; 0
    1162:	ec 5a       	subi	r30, 0xAC	; 172
    1164:	fd 4f       	sbci	r31, 0xFD	; 253
    1166:	80 83       	st	Z, r24
      TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
    1168:	80 91 52 02 	lds	r24, 0x0252	; 0x800252 <TWI_statusReg>
    116c:	81 60       	ori	r24, 0x01	; 1
    116e:	80 93 52 02 	sts	0x0252, r24	; 0x800252 <TWI_statusReg>
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
    1172:	84 e9       	ldi	r24, 0x94	; 148
    1174:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7c00bc>
             (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
             (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
             (0<<TWWC);                                 //
      break;      
    1178:	0b c0       	rjmp	.+22     	; 0x1190 <__vector_39+0xee>
    case TWI_ARB_LOST:          // Arbitration lost
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
    117a:	85 ea       	ldi	r24, 0xA5	; 165
    117c:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7c00bc>
             (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
             (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
             (0<<TWWC);                                 //
      break;
    1180:	07 c0       	rjmp	.+14     	; 0x1190 <__vector_39+0xee>
    case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received    
    case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
//    case TWI_NO_STATE              // No relevant state information available; TWINT = 0
    case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
    default:     
      TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
    1182:	80 91 b9 00 	lds	r24, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7c00b9>
    1186:	80 93 06 02 	sts	0x0206, r24	; 0x800206 <TWI_state>
                                                        // Reset TWI Interface
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
    118a:	84 e0       	ldi	r24, 0x04	; 4
    118c:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7c00bc>
             (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
             (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
             (0<<TWWC);                                 //
  }
}
    1190:	ff 91       	pop	r31
    1192:	ef 91       	pop	r30
    1194:	bf 91       	pop	r27
    1196:	af 91       	pop	r26
    1198:	9f 91       	pop	r25
    119a:	8f 91       	pop	r24
    119c:	3f 91       	pop	r19
    119e:	2f 91       	pop	r18
    11a0:	0f 90       	pop	r0
    11a2:	0b be       	out	0x3b, r0	; 59
    11a4:	0f 90       	pop	r0
    11a6:	0f be       	out	0x3f, r0	; 63
    11a8:	0f 90       	pop	r0
    11aa:	1f 90       	pop	r1
    11ac:	18 95       	reti

000011ae <USART_transmitChar>:
	//printf("uart setup finished\n\r");
}

void USART_transmitChar(unsigned char data) {
	/* wait for empty transmit buffer */
	while ( ! ( UCSR0A & (1<<UDRE0)))
    11ae:	e0 ec       	ldi	r30, 0xC0	; 192
    11b0:	f0 e0       	ldi	r31, 0x00	; 0
    11b2:	90 81       	ld	r25, Z
    11b4:	95 ff       	sbrs	r25, 5
    11b6:	fd cf       	rjmp	.-6      	; 0x11b2 <USART_transmitChar+0x4>
		;
		
	/* Put data in buffer, send data */
	UDR0 = data;
    11b8:	80 93 c6 00 	sts	0x00C6, r24	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7c00c6>
    11bc:	08 95       	ret

000011be <USART_receiveChar>:
}

unsigned char USART_receiveChar( void ) {
	/* wait for data to be received*/
	while ( !(UCSR0A & (1<<RXC0) ) ) 
    11be:	e0 ec       	ldi	r30, 0xC0	; 192
    11c0:	f0 e0       	ldi	r31, 0x00	; 0
    11c2:	80 81       	ld	r24, Z
    11c4:	88 23       	and	r24, r24
    11c6:	ec f7       	brge	.-6      	; 0x11c2 <USART_receiveChar+0x4>
		;
	
	return UDR0;
    11c8:	80 91 c6 00 	lds	r24, 0x00C6	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7c00c6>
    11cc:	08 95       	ret

000011ce <USART_init>:

#include "uart.h"
FILE *uart ;
void USART_init(unsigned int ubrr) {
	
	UBRR0H = (unsigned char) (ubrr >> 8);
    11ce:	90 93 c5 00 	sts	0x00C5, r25	; 0x8000c5 <__TEXT_REGION_LENGTH__+0x7c00c5>
	UBRR0L = (unsigned char) (ubrr);
    11d2:	80 93 c4 00 	sts	0x00C4, r24	; 0x8000c4 <__TEXT_REGION_LENGTH__+0x7c00c4>
	
	/*Enable receiver and transmitter*/
	
	UCSR0B = ((1<<RXEN0) | (1 <<TXEN0));
    11d6:	88 e1       	ldi	r24, 0x18	; 24
    11d8:	80 93 c1 00 	sts	0x00C1, r24	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7c00c1>
	
	/* SET FRAME FORMAT: 8data, 2 stop bit */
	
	
	UCSR0C = ((1<<USBS0) | (3<<UCSZ00));
    11dc:	8e e0       	ldi	r24, 0x0E	; 14
    11de:	80 93 c2 00 	sts	0x00C2, r24	; 0x8000c2 <__TEXT_REGION_LENGTH__+0x7c00c2>
	
	uart = fdevopen(&USART_transmitChar, &USART_receiveChar);
    11e2:	6f ed       	ldi	r22, 0xDF	; 223
    11e4:	78 e0       	ldi	r23, 0x08	; 8
    11e6:	87 ed       	ldi	r24, 0xD7	; 215
    11e8:	98 e0       	ldi	r25, 0x08	; 8
    11ea:	2d d3       	rcall	.+1626   	; 0x1846 <fdevopen>
    11ec:	90 93 89 02 	sts	0x0289, r25	; 0x800289 <uart+0x1>
    11f0:	80 93 88 02 	sts	0x0288, r24	; 0x800288 <uart>
    11f4:	08 95       	ret

000011f6 <__subsf3>:
    11f6:	50 58       	subi	r21, 0x80	; 128

000011f8 <__addsf3>:
    11f8:	bb 27       	eor	r27, r27
    11fa:	aa 27       	eor	r26, r26
    11fc:	0e d0       	rcall	.+28     	; 0x121a <__addsf3x>
    11fe:	fc c1       	rjmp	.+1016   	; 0x15f8 <__fp_round>
    1200:	ed d1       	rcall	.+986    	; 0x15dc <__fp_pscA>
    1202:	30 f0       	brcs	.+12     	; 0x1210 <__addsf3+0x18>
    1204:	f2 d1       	rcall	.+996    	; 0x15ea <__fp_pscB>
    1206:	20 f0       	brcs	.+8      	; 0x1210 <__addsf3+0x18>
    1208:	31 f4       	brne	.+12     	; 0x1216 <__addsf3+0x1e>
    120a:	9f 3f       	cpi	r25, 0xFF	; 255
    120c:	11 f4       	brne	.+4      	; 0x1212 <__addsf3+0x1a>
    120e:	1e f4       	brtc	.+6      	; 0x1216 <__addsf3+0x1e>
    1210:	bd c1       	rjmp	.+890    	; 0x158c <__fp_nan>
    1212:	0e f4       	brtc	.+2      	; 0x1216 <__addsf3+0x1e>
    1214:	e0 95       	com	r30
    1216:	e7 fb       	bst	r30, 7
    1218:	b3 c1       	rjmp	.+870    	; 0x1580 <__fp_inf>

0000121a <__addsf3x>:
    121a:	e9 2f       	mov	r30, r25
    121c:	fe d1       	rcall	.+1020   	; 0x161a <__fp_split3>
    121e:	80 f3       	brcs	.-32     	; 0x1200 <__addsf3+0x8>
    1220:	ba 17       	cp	r27, r26
    1222:	62 07       	cpc	r22, r18
    1224:	73 07       	cpc	r23, r19
    1226:	84 07       	cpc	r24, r20
    1228:	95 07       	cpc	r25, r21
    122a:	18 f0       	brcs	.+6      	; 0x1232 <__addsf3x+0x18>
    122c:	71 f4       	brne	.+28     	; 0x124a <__addsf3x+0x30>
    122e:	9e f5       	brtc	.+102    	; 0x1296 <__addsf3x+0x7c>
    1230:	16 c2       	rjmp	.+1068   	; 0x165e <__fp_zero>
    1232:	0e f4       	brtc	.+2      	; 0x1236 <__addsf3x+0x1c>
    1234:	e0 95       	com	r30
    1236:	0b 2e       	mov	r0, r27
    1238:	ba 2f       	mov	r27, r26
    123a:	a0 2d       	mov	r26, r0
    123c:	0b 01       	movw	r0, r22
    123e:	b9 01       	movw	r22, r18
    1240:	90 01       	movw	r18, r0
    1242:	0c 01       	movw	r0, r24
    1244:	ca 01       	movw	r24, r20
    1246:	a0 01       	movw	r20, r0
    1248:	11 24       	eor	r1, r1
    124a:	ff 27       	eor	r31, r31
    124c:	59 1b       	sub	r21, r25
    124e:	99 f0       	breq	.+38     	; 0x1276 <__addsf3x+0x5c>
    1250:	59 3f       	cpi	r21, 0xF9	; 249
    1252:	50 f4       	brcc	.+20     	; 0x1268 <__addsf3x+0x4e>
    1254:	50 3e       	cpi	r21, 0xE0	; 224
    1256:	68 f1       	brcs	.+90     	; 0x12b2 <__addsf3x+0x98>
    1258:	1a 16       	cp	r1, r26
    125a:	f0 40       	sbci	r31, 0x00	; 0
    125c:	a2 2f       	mov	r26, r18
    125e:	23 2f       	mov	r18, r19
    1260:	34 2f       	mov	r19, r20
    1262:	44 27       	eor	r20, r20
    1264:	58 5f       	subi	r21, 0xF8	; 248
    1266:	f3 cf       	rjmp	.-26     	; 0x124e <__addsf3x+0x34>
    1268:	46 95       	lsr	r20
    126a:	37 95       	ror	r19
    126c:	27 95       	ror	r18
    126e:	a7 95       	ror	r26
    1270:	f0 40       	sbci	r31, 0x00	; 0
    1272:	53 95       	inc	r21
    1274:	c9 f7       	brne	.-14     	; 0x1268 <__addsf3x+0x4e>
    1276:	7e f4       	brtc	.+30     	; 0x1296 <__addsf3x+0x7c>
    1278:	1f 16       	cp	r1, r31
    127a:	ba 0b       	sbc	r27, r26
    127c:	62 0b       	sbc	r22, r18
    127e:	73 0b       	sbc	r23, r19
    1280:	84 0b       	sbc	r24, r20
    1282:	ba f0       	brmi	.+46     	; 0x12b2 <__addsf3x+0x98>
    1284:	91 50       	subi	r25, 0x01	; 1
    1286:	a1 f0       	breq	.+40     	; 0x12b0 <__addsf3x+0x96>
    1288:	ff 0f       	add	r31, r31
    128a:	bb 1f       	adc	r27, r27
    128c:	66 1f       	adc	r22, r22
    128e:	77 1f       	adc	r23, r23
    1290:	88 1f       	adc	r24, r24
    1292:	c2 f7       	brpl	.-16     	; 0x1284 <__addsf3x+0x6a>
    1294:	0e c0       	rjmp	.+28     	; 0x12b2 <__addsf3x+0x98>
    1296:	ba 0f       	add	r27, r26
    1298:	62 1f       	adc	r22, r18
    129a:	73 1f       	adc	r23, r19
    129c:	84 1f       	adc	r24, r20
    129e:	48 f4       	brcc	.+18     	; 0x12b2 <__addsf3x+0x98>
    12a0:	87 95       	ror	r24
    12a2:	77 95       	ror	r23
    12a4:	67 95       	ror	r22
    12a6:	b7 95       	ror	r27
    12a8:	f7 95       	ror	r31
    12aa:	9e 3f       	cpi	r25, 0xFE	; 254
    12ac:	08 f0       	brcs	.+2      	; 0x12b0 <__addsf3x+0x96>
    12ae:	b3 cf       	rjmp	.-154    	; 0x1216 <__addsf3+0x1e>
    12b0:	93 95       	inc	r25
    12b2:	88 0f       	add	r24, r24
    12b4:	08 f0       	brcs	.+2      	; 0x12b8 <__addsf3x+0x9e>
    12b6:	99 27       	eor	r25, r25
    12b8:	ee 0f       	add	r30, r30
    12ba:	97 95       	ror	r25
    12bc:	87 95       	ror	r24
    12be:	08 95       	ret
    12c0:	8d d1       	rcall	.+794    	; 0x15dc <__fp_pscA>
    12c2:	58 f0       	brcs	.+22     	; 0x12da <__addsf3x+0xc0>
    12c4:	80 e8       	ldi	r24, 0x80	; 128
    12c6:	91 e0       	ldi	r25, 0x01	; 1
    12c8:	09 f4       	brne	.+2      	; 0x12cc <__addsf3x+0xb2>
    12ca:	9e ef       	ldi	r25, 0xFE	; 254
    12cc:	8e d1       	rcall	.+796    	; 0x15ea <__fp_pscB>
    12ce:	28 f0       	brcs	.+10     	; 0x12da <__addsf3x+0xc0>
    12d0:	40 e8       	ldi	r20, 0x80	; 128
    12d2:	51 e0       	ldi	r21, 0x01	; 1
    12d4:	59 f4       	brne	.+22     	; 0x12ec <atan2+0xe>
    12d6:	5e ef       	ldi	r21, 0xFE	; 254
    12d8:	09 c0       	rjmp	.+18     	; 0x12ec <atan2+0xe>
    12da:	58 c1       	rjmp	.+688    	; 0x158c <__fp_nan>
    12dc:	c0 c1       	rjmp	.+896    	; 0x165e <__fp_zero>

000012de <atan2>:
    12de:	e9 2f       	mov	r30, r25
    12e0:	e0 78       	andi	r30, 0x80	; 128
    12e2:	9b d1       	rcall	.+822    	; 0x161a <__fp_split3>
    12e4:	68 f3       	brcs	.-38     	; 0x12c0 <__addsf3x+0xa6>
    12e6:	09 2e       	mov	r0, r25
    12e8:	05 2a       	or	r0, r21
    12ea:	c1 f3       	breq	.-16     	; 0x12dc <__addsf3x+0xc2>
    12ec:	26 17       	cp	r18, r22
    12ee:	37 07       	cpc	r19, r23
    12f0:	48 07       	cpc	r20, r24
    12f2:	59 07       	cpc	r21, r25
    12f4:	38 f0       	brcs	.+14     	; 0x1304 <atan2+0x26>
    12f6:	0e 2e       	mov	r0, r30
    12f8:	07 f8       	bld	r0, 7
    12fa:	e0 25       	eor	r30, r0
    12fc:	69 f0       	breq	.+26     	; 0x1318 <atan2+0x3a>
    12fe:	e0 25       	eor	r30, r0
    1300:	e0 64       	ori	r30, 0x40	; 64
    1302:	0a c0       	rjmp	.+20     	; 0x1318 <atan2+0x3a>
    1304:	ef 63       	ori	r30, 0x3F	; 63
    1306:	07 f8       	bld	r0, 7
    1308:	00 94       	com	r0
    130a:	07 fa       	bst	r0, 7
    130c:	db 01       	movw	r26, r22
    130e:	b9 01       	movw	r22, r18
    1310:	9d 01       	movw	r18, r26
    1312:	dc 01       	movw	r26, r24
    1314:	ca 01       	movw	r24, r20
    1316:	ad 01       	movw	r20, r26
    1318:	ef 93       	push	r30
    131a:	47 d0       	rcall	.+142    	; 0x13aa <__divsf3_pse>
    131c:	6d d1       	rcall	.+730    	; 0x15f8 <__fp_round>
    131e:	0a d0       	rcall	.+20     	; 0x1334 <atan>
    1320:	5f 91       	pop	r21
    1322:	55 23       	and	r21, r21
    1324:	31 f0       	breq	.+12     	; 0x1332 <atan2+0x54>
    1326:	2b ed       	ldi	r18, 0xDB	; 219
    1328:	3f e0       	ldi	r19, 0x0F	; 15
    132a:	49 e4       	ldi	r20, 0x49	; 73
    132c:	50 fd       	sbrc	r21, 0
    132e:	49 ec       	ldi	r20, 0xC9	; 201
    1330:	63 cf       	rjmp	.-314    	; 0x11f8 <__addsf3>
    1332:	08 95       	ret

00001334 <atan>:
    1334:	df 93       	push	r29
    1336:	dd 27       	eor	r29, r29
    1338:	b9 2f       	mov	r27, r25
    133a:	bf 77       	andi	r27, 0x7F	; 127
    133c:	40 e8       	ldi	r20, 0x80	; 128
    133e:	5f e3       	ldi	r21, 0x3F	; 63
    1340:	16 16       	cp	r1, r22
    1342:	17 06       	cpc	r1, r23
    1344:	48 07       	cpc	r20, r24
    1346:	5b 07       	cpc	r21, r27
    1348:	10 f4       	brcc	.+4      	; 0x134e <atan+0x1a>
    134a:	d9 2f       	mov	r29, r25
    134c:	93 d1       	rcall	.+806    	; 0x1674 <inverse>
    134e:	9f 93       	push	r25
    1350:	8f 93       	push	r24
    1352:	7f 93       	push	r23
    1354:	6f 93       	push	r22
    1356:	f8 d1       	rcall	.+1008   	; 0x1748 <square>
    1358:	e6 e8       	ldi	r30, 0x86	; 134
    135a:	f1 e0       	ldi	r31, 0x01	; 1
    135c:	1a d1       	rcall	.+564    	; 0x1592 <__fp_powser>
    135e:	4c d1       	rcall	.+664    	; 0x15f8 <__fp_round>
    1360:	2f 91       	pop	r18
    1362:	3f 91       	pop	r19
    1364:	4f 91       	pop	r20
    1366:	5f 91       	pop	r21
    1368:	98 d1       	rcall	.+816    	; 0x169a <__mulsf3x>
    136a:	dd 23       	and	r29, r29
    136c:	49 f0       	breq	.+18     	; 0x1380 <atan+0x4c>
    136e:	90 58       	subi	r25, 0x80	; 128
    1370:	a2 ea       	ldi	r26, 0xA2	; 162
    1372:	2a ed       	ldi	r18, 0xDA	; 218
    1374:	3f e0       	ldi	r19, 0x0F	; 15
    1376:	49 ec       	ldi	r20, 0xC9	; 201
    1378:	5f e3       	ldi	r21, 0x3F	; 63
    137a:	d0 78       	andi	r29, 0x80	; 128
    137c:	5d 27       	eor	r21, r29
    137e:	4d df       	rcall	.-358    	; 0x121a <__addsf3x>
    1380:	df 91       	pop	r29
    1382:	3a c1       	rjmp	.+628    	; 0x15f8 <__fp_round>

00001384 <__cmpsf2>:
    1384:	d9 d0       	rcall	.+434    	; 0x1538 <__fp_cmp>
    1386:	08 f4       	brcc	.+2      	; 0x138a <__cmpsf2+0x6>
    1388:	81 e0       	ldi	r24, 0x01	; 1
    138a:	08 95       	ret

0000138c <__divsf3>:
    138c:	0c d0       	rcall	.+24     	; 0x13a6 <__divsf3x>
    138e:	34 c1       	rjmp	.+616    	; 0x15f8 <__fp_round>
    1390:	2c d1       	rcall	.+600    	; 0x15ea <__fp_pscB>
    1392:	40 f0       	brcs	.+16     	; 0x13a4 <__divsf3+0x18>
    1394:	23 d1       	rcall	.+582    	; 0x15dc <__fp_pscA>
    1396:	30 f0       	brcs	.+12     	; 0x13a4 <__divsf3+0x18>
    1398:	21 f4       	brne	.+8      	; 0x13a2 <__divsf3+0x16>
    139a:	5f 3f       	cpi	r21, 0xFF	; 255
    139c:	19 f0       	breq	.+6      	; 0x13a4 <__divsf3+0x18>
    139e:	f0 c0       	rjmp	.+480    	; 0x1580 <__fp_inf>
    13a0:	51 11       	cpse	r21, r1
    13a2:	5e c1       	rjmp	.+700    	; 0x1660 <__fp_szero>
    13a4:	f3 c0       	rjmp	.+486    	; 0x158c <__fp_nan>

000013a6 <__divsf3x>:
    13a6:	39 d1       	rcall	.+626    	; 0x161a <__fp_split3>
    13a8:	98 f3       	brcs	.-26     	; 0x1390 <__divsf3+0x4>

000013aa <__divsf3_pse>:
    13aa:	99 23       	and	r25, r25
    13ac:	c9 f3       	breq	.-14     	; 0x13a0 <__divsf3+0x14>
    13ae:	55 23       	and	r21, r21
    13b0:	b1 f3       	breq	.-20     	; 0x139e <__divsf3+0x12>
    13b2:	95 1b       	sub	r25, r21
    13b4:	55 0b       	sbc	r21, r21
    13b6:	bb 27       	eor	r27, r27
    13b8:	aa 27       	eor	r26, r26
    13ba:	62 17       	cp	r22, r18
    13bc:	73 07       	cpc	r23, r19
    13be:	84 07       	cpc	r24, r20
    13c0:	38 f0       	brcs	.+14     	; 0x13d0 <__divsf3_pse+0x26>
    13c2:	9f 5f       	subi	r25, 0xFF	; 255
    13c4:	5f 4f       	sbci	r21, 0xFF	; 255
    13c6:	22 0f       	add	r18, r18
    13c8:	33 1f       	adc	r19, r19
    13ca:	44 1f       	adc	r20, r20
    13cc:	aa 1f       	adc	r26, r26
    13ce:	a9 f3       	breq	.-22     	; 0x13ba <__divsf3_pse+0x10>
    13d0:	33 d0       	rcall	.+102    	; 0x1438 <__divsf3_pse+0x8e>
    13d2:	0e 2e       	mov	r0, r30
    13d4:	3a f0       	brmi	.+14     	; 0x13e4 <__divsf3_pse+0x3a>
    13d6:	e0 e8       	ldi	r30, 0x80	; 128
    13d8:	30 d0       	rcall	.+96     	; 0x143a <__divsf3_pse+0x90>
    13da:	91 50       	subi	r25, 0x01	; 1
    13dc:	50 40       	sbci	r21, 0x00	; 0
    13de:	e6 95       	lsr	r30
    13e0:	00 1c       	adc	r0, r0
    13e2:	ca f7       	brpl	.-14     	; 0x13d6 <__divsf3_pse+0x2c>
    13e4:	29 d0       	rcall	.+82     	; 0x1438 <__divsf3_pse+0x8e>
    13e6:	fe 2f       	mov	r31, r30
    13e8:	27 d0       	rcall	.+78     	; 0x1438 <__divsf3_pse+0x8e>
    13ea:	66 0f       	add	r22, r22
    13ec:	77 1f       	adc	r23, r23
    13ee:	88 1f       	adc	r24, r24
    13f0:	bb 1f       	adc	r27, r27
    13f2:	26 17       	cp	r18, r22
    13f4:	37 07       	cpc	r19, r23
    13f6:	48 07       	cpc	r20, r24
    13f8:	ab 07       	cpc	r26, r27
    13fa:	b0 e8       	ldi	r27, 0x80	; 128
    13fc:	09 f0       	breq	.+2      	; 0x1400 <__divsf3_pse+0x56>
    13fe:	bb 0b       	sbc	r27, r27
    1400:	80 2d       	mov	r24, r0
    1402:	bf 01       	movw	r22, r30
    1404:	ff 27       	eor	r31, r31
    1406:	93 58       	subi	r25, 0x83	; 131
    1408:	5f 4f       	sbci	r21, 0xFF	; 255
    140a:	2a f0       	brmi	.+10     	; 0x1416 <__divsf3_pse+0x6c>
    140c:	9e 3f       	cpi	r25, 0xFE	; 254
    140e:	51 05       	cpc	r21, r1
    1410:	68 f0       	brcs	.+26     	; 0x142c <__divsf3_pse+0x82>
    1412:	b6 c0       	rjmp	.+364    	; 0x1580 <__fp_inf>
    1414:	25 c1       	rjmp	.+586    	; 0x1660 <__fp_szero>
    1416:	5f 3f       	cpi	r21, 0xFF	; 255
    1418:	ec f3       	brlt	.-6      	; 0x1414 <__divsf3_pse+0x6a>
    141a:	98 3e       	cpi	r25, 0xE8	; 232
    141c:	dc f3       	brlt	.-10     	; 0x1414 <__divsf3_pse+0x6a>
    141e:	86 95       	lsr	r24
    1420:	77 95       	ror	r23
    1422:	67 95       	ror	r22
    1424:	b7 95       	ror	r27
    1426:	f7 95       	ror	r31
    1428:	9f 5f       	subi	r25, 0xFF	; 255
    142a:	c9 f7       	brne	.-14     	; 0x141e <__divsf3_pse+0x74>
    142c:	88 0f       	add	r24, r24
    142e:	91 1d       	adc	r25, r1
    1430:	96 95       	lsr	r25
    1432:	87 95       	ror	r24
    1434:	97 f9       	bld	r25, 7
    1436:	08 95       	ret
    1438:	e1 e0       	ldi	r30, 0x01	; 1
    143a:	66 0f       	add	r22, r22
    143c:	77 1f       	adc	r23, r23
    143e:	88 1f       	adc	r24, r24
    1440:	bb 1f       	adc	r27, r27
    1442:	62 17       	cp	r22, r18
    1444:	73 07       	cpc	r23, r19
    1446:	84 07       	cpc	r24, r20
    1448:	ba 07       	cpc	r27, r26
    144a:	20 f0       	brcs	.+8      	; 0x1454 <__divsf3_pse+0xaa>
    144c:	62 1b       	sub	r22, r18
    144e:	73 0b       	sbc	r23, r19
    1450:	84 0b       	sbc	r24, r20
    1452:	ba 0b       	sbc	r27, r26
    1454:	ee 1f       	adc	r30, r30
    1456:	88 f7       	brcc	.-30     	; 0x143a <__divsf3_pse+0x90>
    1458:	e0 95       	com	r30
    145a:	08 95       	ret

0000145c <__fixsfsi>:
    145c:	04 d0       	rcall	.+8      	; 0x1466 <__fixunssfsi>
    145e:	68 94       	set
    1460:	b1 11       	cpse	r27, r1
    1462:	fe c0       	rjmp	.+508    	; 0x1660 <__fp_szero>
    1464:	08 95       	ret

00001466 <__fixunssfsi>:
    1466:	e1 d0       	rcall	.+450    	; 0x162a <__fp_splitA>
    1468:	88 f0       	brcs	.+34     	; 0x148c <__fixunssfsi+0x26>
    146a:	9f 57       	subi	r25, 0x7F	; 127
    146c:	90 f0       	brcs	.+36     	; 0x1492 <__fixunssfsi+0x2c>
    146e:	b9 2f       	mov	r27, r25
    1470:	99 27       	eor	r25, r25
    1472:	b7 51       	subi	r27, 0x17	; 23
    1474:	a0 f0       	brcs	.+40     	; 0x149e <__fixunssfsi+0x38>
    1476:	d1 f0       	breq	.+52     	; 0x14ac <__fixunssfsi+0x46>
    1478:	66 0f       	add	r22, r22
    147a:	77 1f       	adc	r23, r23
    147c:	88 1f       	adc	r24, r24
    147e:	99 1f       	adc	r25, r25
    1480:	1a f0       	brmi	.+6      	; 0x1488 <__fixunssfsi+0x22>
    1482:	ba 95       	dec	r27
    1484:	c9 f7       	brne	.-14     	; 0x1478 <__fixunssfsi+0x12>
    1486:	12 c0       	rjmp	.+36     	; 0x14ac <__fixunssfsi+0x46>
    1488:	b1 30       	cpi	r27, 0x01	; 1
    148a:	81 f0       	breq	.+32     	; 0x14ac <__fixunssfsi+0x46>
    148c:	e8 d0       	rcall	.+464    	; 0x165e <__fp_zero>
    148e:	b1 e0       	ldi	r27, 0x01	; 1
    1490:	08 95       	ret
    1492:	e5 c0       	rjmp	.+458    	; 0x165e <__fp_zero>
    1494:	67 2f       	mov	r22, r23
    1496:	78 2f       	mov	r23, r24
    1498:	88 27       	eor	r24, r24
    149a:	b8 5f       	subi	r27, 0xF8	; 248
    149c:	39 f0       	breq	.+14     	; 0x14ac <__fixunssfsi+0x46>
    149e:	b9 3f       	cpi	r27, 0xF9	; 249
    14a0:	cc f3       	brlt	.-14     	; 0x1494 <__fixunssfsi+0x2e>
    14a2:	86 95       	lsr	r24
    14a4:	77 95       	ror	r23
    14a6:	67 95       	ror	r22
    14a8:	b3 95       	inc	r27
    14aa:	d9 f7       	brne	.-10     	; 0x14a2 <__fixunssfsi+0x3c>
    14ac:	3e f4       	brtc	.+14     	; 0x14bc <__fixunssfsi+0x56>
    14ae:	90 95       	com	r25
    14b0:	80 95       	com	r24
    14b2:	70 95       	com	r23
    14b4:	61 95       	neg	r22
    14b6:	7f 4f       	sbci	r23, 0xFF	; 255
    14b8:	8f 4f       	sbci	r24, 0xFF	; 255
    14ba:	9f 4f       	sbci	r25, 0xFF	; 255
    14bc:	08 95       	ret

000014be <__floatunsisf>:
    14be:	e8 94       	clt
    14c0:	09 c0       	rjmp	.+18     	; 0x14d4 <__floatsisf+0x12>

000014c2 <__floatsisf>:
    14c2:	97 fb       	bst	r25, 7
    14c4:	3e f4       	brtc	.+14     	; 0x14d4 <__floatsisf+0x12>
    14c6:	90 95       	com	r25
    14c8:	80 95       	com	r24
    14ca:	70 95       	com	r23
    14cc:	61 95       	neg	r22
    14ce:	7f 4f       	sbci	r23, 0xFF	; 255
    14d0:	8f 4f       	sbci	r24, 0xFF	; 255
    14d2:	9f 4f       	sbci	r25, 0xFF	; 255
    14d4:	99 23       	and	r25, r25
    14d6:	a9 f0       	breq	.+42     	; 0x1502 <__floatsisf+0x40>
    14d8:	f9 2f       	mov	r31, r25
    14da:	96 e9       	ldi	r25, 0x96	; 150
    14dc:	bb 27       	eor	r27, r27
    14de:	93 95       	inc	r25
    14e0:	f6 95       	lsr	r31
    14e2:	87 95       	ror	r24
    14e4:	77 95       	ror	r23
    14e6:	67 95       	ror	r22
    14e8:	b7 95       	ror	r27
    14ea:	f1 11       	cpse	r31, r1
    14ec:	f8 cf       	rjmp	.-16     	; 0x14de <__floatsisf+0x1c>
    14ee:	fa f4       	brpl	.+62     	; 0x152e <__floatsisf+0x6c>
    14f0:	bb 0f       	add	r27, r27
    14f2:	11 f4       	brne	.+4      	; 0x14f8 <__floatsisf+0x36>
    14f4:	60 ff       	sbrs	r22, 0
    14f6:	1b c0       	rjmp	.+54     	; 0x152e <__floatsisf+0x6c>
    14f8:	6f 5f       	subi	r22, 0xFF	; 255
    14fa:	7f 4f       	sbci	r23, 0xFF	; 255
    14fc:	8f 4f       	sbci	r24, 0xFF	; 255
    14fe:	9f 4f       	sbci	r25, 0xFF	; 255
    1500:	16 c0       	rjmp	.+44     	; 0x152e <__floatsisf+0x6c>
    1502:	88 23       	and	r24, r24
    1504:	11 f0       	breq	.+4      	; 0x150a <__floatsisf+0x48>
    1506:	96 e9       	ldi	r25, 0x96	; 150
    1508:	11 c0       	rjmp	.+34     	; 0x152c <__floatsisf+0x6a>
    150a:	77 23       	and	r23, r23
    150c:	21 f0       	breq	.+8      	; 0x1516 <__floatsisf+0x54>
    150e:	9e e8       	ldi	r25, 0x8E	; 142
    1510:	87 2f       	mov	r24, r23
    1512:	76 2f       	mov	r23, r22
    1514:	05 c0       	rjmp	.+10     	; 0x1520 <__floatsisf+0x5e>
    1516:	66 23       	and	r22, r22
    1518:	71 f0       	breq	.+28     	; 0x1536 <__floatsisf+0x74>
    151a:	96 e8       	ldi	r25, 0x86	; 134
    151c:	86 2f       	mov	r24, r22
    151e:	70 e0       	ldi	r23, 0x00	; 0
    1520:	60 e0       	ldi	r22, 0x00	; 0
    1522:	2a f0       	brmi	.+10     	; 0x152e <__floatsisf+0x6c>
    1524:	9a 95       	dec	r25
    1526:	66 0f       	add	r22, r22
    1528:	77 1f       	adc	r23, r23
    152a:	88 1f       	adc	r24, r24
    152c:	da f7       	brpl	.-10     	; 0x1524 <__floatsisf+0x62>
    152e:	88 0f       	add	r24, r24
    1530:	96 95       	lsr	r25
    1532:	87 95       	ror	r24
    1534:	97 f9       	bld	r25, 7
    1536:	08 95       	ret

00001538 <__fp_cmp>:
    1538:	99 0f       	add	r25, r25
    153a:	00 08       	sbc	r0, r0
    153c:	55 0f       	add	r21, r21
    153e:	aa 0b       	sbc	r26, r26
    1540:	e0 e8       	ldi	r30, 0x80	; 128
    1542:	fe ef       	ldi	r31, 0xFE	; 254
    1544:	16 16       	cp	r1, r22
    1546:	17 06       	cpc	r1, r23
    1548:	e8 07       	cpc	r30, r24
    154a:	f9 07       	cpc	r31, r25
    154c:	c0 f0       	brcs	.+48     	; 0x157e <__fp_cmp+0x46>
    154e:	12 16       	cp	r1, r18
    1550:	13 06       	cpc	r1, r19
    1552:	e4 07       	cpc	r30, r20
    1554:	f5 07       	cpc	r31, r21
    1556:	98 f0       	brcs	.+38     	; 0x157e <__fp_cmp+0x46>
    1558:	62 1b       	sub	r22, r18
    155a:	73 0b       	sbc	r23, r19
    155c:	84 0b       	sbc	r24, r20
    155e:	95 0b       	sbc	r25, r21
    1560:	39 f4       	brne	.+14     	; 0x1570 <__fp_cmp+0x38>
    1562:	0a 26       	eor	r0, r26
    1564:	61 f0       	breq	.+24     	; 0x157e <__fp_cmp+0x46>
    1566:	23 2b       	or	r18, r19
    1568:	24 2b       	or	r18, r20
    156a:	25 2b       	or	r18, r21
    156c:	21 f4       	brne	.+8      	; 0x1576 <__fp_cmp+0x3e>
    156e:	08 95       	ret
    1570:	0a 26       	eor	r0, r26
    1572:	09 f4       	brne	.+2      	; 0x1576 <__fp_cmp+0x3e>
    1574:	a1 40       	sbci	r26, 0x01	; 1
    1576:	a6 95       	lsr	r26
    1578:	8f ef       	ldi	r24, 0xFF	; 255
    157a:	81 1d       	adc	r24, r1
    157c:	81 1d       	adc	r24, r1
    157e:	08 95       	ret

00001580 <__fp_inf>:
    1580:	97 f9       	bld	r25, 7
    1582:	9f 67       	ori	r25, 0x7F	; 127
    1584:	80 e8       	ldi	r24, 0x80	; 128
    1586:	70 e0       	ldi	r23, 0x00	; 0
    1588:	60 e0       	ldi	r22, 0x00	; 0
    158a:	08 95       	ret

0000158c <__fp_nan>:
    158c:	9f ef       	ldi	r25, 0xFF	; 255
    158e:	80 ec       	ldi	r24, 0xC0	; 192
    1590:	08 95       	ret

00001592 <__fp_powser>:
    1592:	df 93       	push	r29
    1594:	cf 93       	push	r28
    1596:	1f 93       	push	r17
    1598:	0f 93       	push	r16
    159a:	ff 92       	push	r15
    159c:	ef 92       	push	r14
    159e:	df 92       	push	r13
    15a0:	7b 01       	movw	r14, r22
    15a2:	8c 01       	movw	r16, r24
    15a4:	68 94       	set
    15a6:	05 c0       	rjmp	.+10     	; 0x15b2 <__fp_powser+0x20>
    15a8:	da 2e       	mov	r13, r26
    15aa:	ef 01       	movw	r28, r30
    15ac:	76 d0       	rcall	.+236    	; 0x169a <__mulsf3x>
    15ae:	fe 01       	movw	r30, r28
    15b0:	e8 94       	clt
    15b2:	a5 91       	lpm	r26, Z+
    15b4:	25 91       	lpm	r18, Z+
    15b6:	35 91       	lpm	r19, Z+
    15b8:	45 91       	lpm	r20, Z+
    15ba:	55 91       	lpm	r21, Z+
    15bc:	ae f3       	brts	.-22     	; 0x15a8 <__fp_powser+0x16>
    15be:	ef 01       	movw	r28, r30
    15c0:	2c de       	rcall	.-936    	; 0x121a <__addsf3x>
    15c2:	fe 01       	movw	r30, r28
    15c4:	97 01       	movw	r18, r14
    15c6:	a8 01       	movw	r20, r16
    15c8:	da 94       	dec	r13
    15ca:	79 f7       	brne	.-34     	; 0x15aa <__fp_powser+0x18>
    15cc:	df 90       	pop	r13
    15ce:	ef 90       	pop	r14
    15d0:	ff 90       	pop	r15
    15d2:	0f 91       	pop	r16
    15d4:	1f 91       	pop	r17
    15d6:	cf 91       	pop	r28
    15d8:	df 91       	pop	r29
    15da:	08 95       	ret

000015dc <__fp_pscA>:
    15dc:	00 24       	eor	r0, r0
    15de:	0a 94       	dec	r0
    15e0:	16 16       	cp	r1, r22
    15e2:	17 06       	cpc	r1, r23
    15e4:	18 06       	cpc	r1, r24
    15e6:	09 06       	cpc	r0, r25
    15e8:	08 95       	ret

000015ea <__fp_pscB>:
    15ea:	00 24       	eor	r0, r0
    15ec:	0a 94       	dec	r0
    15ee:	12 16       	cp	r1, r18
    15f0:	13 06       	cpc	r1, r19
    15f2:	14 06       	cpc	r1, r20
    15f4:	05 06       	cpc	r0, r21
    15f6:	08 95       	ret

000015f8 <__fp_round>:
    15f8:	09 2e       	mov	r0, r25
    15fa:	03 94       	inc	r0
    15fc:	00 0c       	add	r0, r0
    15fe:	11 f4       	brne	.+4      	; 0x1604 <__fp_round+0xc>
    1600:	88 23       	and	r24, r24
    1602:	52 f0       	brmi	.+20     	; 0x1618 <__fp_round+0x20>
    1604:	bb 0f       	add	r27, r27
    1606:	40 f4       	brcc	.+16     	; 0x1618 <__fp_round+0x20>
    1608:	bf 2b       	or	r27, r31
    160a:	11 f4       	brne	.+4      	; 0x1610 <__fp_round+0x18>
    160c:	60 ff       	sbrs	r22, 0
    160e:	04 c0       	rjmp	.+8      	; 0x1618 <__fp_round+0x20>
    1610:	6f 5f       	subi	r22, 0xFF	; 255
    1612:	7f 4f       	sbci	r23, 0xFF	; 255
    1614:	8f 4f       	sbci	r24, 0xFF	; 255
    1616:	9f 4f       	sbci	r25, 0xFF	; 255
    1618:	08 95       	ret

0000161a <__fp_split3>:
    161a:	57 fd       	sbrc	r21, 7
    161c:	90 58       	subi	r25, 0x80	; 128
    161e:	44 0f       	add	r20, r20
    1620:	55 1f       	adc	r21, r21
    1622:	59 f0       	breq	.+22     	; 0x163a <__fp_splitA+0x10>
    1624:	5f 3f       	cpi	r21, 0xFF	; 255
    1626:	71 f0       	breq	.+28     	; 0x1644 <__fp_splitA+0x1a>
    1628:	47 95       	ror	r20

0000162a <__fp_splitA>:
    162a:	88 0f       	add	r24, r24
    162c:	97 fb       	bst	r25, 7
    162e:	99 1f       	adc	r25, r25
    1630:	61 f0       	breq	.+24     	; 0x164a <__fp_splitA+0x20>
    1632:	9f 3f       	cpi	r25, 0xFF	; 255
    1634:	79 f0       	breq	.+30     	; 0x1654 <__fp_splitA+0x2a>
    1636:	87 95       	ror	r24
    1638:	08 95       	ret
    163a:	12 16       	cp	r1, r18
    163c:	13 06       	cpc	r1, r19
    163e:	14 06       	cpc	r1, r20
    1640:	55 1f       	adc	r21, r21
    1642:	f2 cf       	rjmp	.-28     	; 0x1628 <__fp_split3+0xe>
    1644:	46 95       	lsr	r20
    1646:	f1 df       	rcall	.-30     	; 0x162a <__fp_splitA>
    1648:	08 c0       	rjmp	.+16     	; 0x165a <__fp_splitA+0x30>
    164a:	16 16       	cp	r1, r22
    164c:	17 06       	cpc	r1, r23
    164e:	18 06       	cpc	r1, r24
    1650:	99 1f       	adc	r25, r25
    1652:	f1 cf       	rjmp	.-30     	; 0x1636 <__fp_splitA+0xc>
    1654:	86 95       	lsr	r24
    1656:	71 05       	cpc	r23, r1
    1658:	61 05       	cpc	r22, r1
    165a:	08 94       	sec
    165c:	08 95       	ret

0000165e <__fp_zero>:
    165e:	e8 94       	clt

00001660 <__fp_szero>:
    1660:	bb 27       	eor	r27, r27
    1662:	66 27       	eor	r22, r22
    1664:	77 27       	eor	r23, r23
    1666:	cb 01       	movw	r24, r22
    1668:	97 f9       	bld	r25, 7
    166a:	08 95       	ret

0000166c <__gesf2>:
    166c:	65 df       	rcall	.-310    	; 0x1538 <__fp_cmp>
    166e:	08 f4       	brcc	.+2      	; 0x1672 <__gesf2+0x6>
    1670:	8f ef       	ldi	r24, 0xFF	; 255
    1672:	08 95       	ret

00001674 <inverse>:
    1674:	9b 01       	movw	r18, r22
    1676:	ac 01       	movw	r20, r24
    1678:	60 e0       	ldi	r22, 0x00	; 0
    167a:	70 e0       	ldi	r23, 0x00	; 0
    167c:	80 e8       	ldi	r24, 0x80	; 128
    167e:	9f e3       	ldi	r25, 0x3F	; 63
    1680:	85 ce       	rjmp	.-758    	; 0x138c <__divsf3>

00001682 <__mulsf3>:
    1682:	0b d0       	rcall	.+22     	; 0x169a <__mulsf3x>
    1684:	b9 cf       	rjmp	.-142    	; 0x15f8 <__fp_round>
    1686:	aa df       	rcall	.-172    	; 0x15dc <__fp_pscA>
    1688:	28 f0       	brcs	.+10     	; 0x1694 <__mulsf3+0x12>
    168a:	af df       	rcall	.-162    	; 0x15ea <__fp_pscB>
    168c:	18 f0       	brcs	.+6      	; 0x1694 <__mulsf3+0x12>
    168e:	95 23       	and	r25, r21
    1690:	09 f0       	breq	.+2      	; 0x1694 <__mulsf3+0x12>
    1692:	76 cf       	rjmp	.-276    	; 0x1580 <__fp_inf>
    1694:	7b cf       	rjmp	.-266    	; 0x158c <__fp_nan>
    1696:	11 24       	eor	r1, r1
    1698:	e3 cf       	rjmp	.-58     	; 0x1660 <__fp_szero>

0000169a <__mulsf3x>:
    169a:	bf df       	rcall	.-130    	; 0x161a <__fp_split3>
    169c:	a0 f3       	brcs	.-24     	; 0x1686 <__mulsf3+0x4>

0000169e <__mulsf3_pse>:
    169e:	95 9f       	mul	r25, r21
    16a0:	d1 f3       	breq	.-12     	; 0x1696 <__mulsf3+0x14>
    16a2:	95 0f       	add	r25, r21
    16a4:	50 e0       	ldi	r21, 0x00	; 0
    16a6:	55 1f       	adc	r21, r21
    16a8:	62 9f       	mul	r22, r18
    16aa:	f0 01       	movw	r30, r0
    16ac:	72 9f       	mul	r23, r18
    16ae:	bb 27       	eor	r27, r27
    16b0:	f0 0d       	add	r31, r0
    16b2:	b1 1d       	adc	r27, r1
    16b4:	63 9f       	mul	r22, r19
    16b6:	aa 27       	eor	r26, r26
    16b8:	f0 0d       	add	r31, r0
    16ba:	b1 1d       	adc	r27, r1
    16bc:	aa 1f       	adc	r26, r26
    16be:	64 9f       	mul	r22, r20
    16c0:	66 27       	eor	r22, r22
    16c2:	b0 0d       	add	r27, r0
    16c4:	a1 1d       	adc	r26, r1
    16c6:	66 1f       	adc	r22, r22
    16c8:	82 9f       	mul	r24, r18
    16ca:	22 27       	eor	r18, r18
    16cc:	b0 0d       	add	r27, r0
    16ce:	a1 1d       	adc	r26, r1
    16d0:	62 1f       	adc	r22, r18
    16d2:	73 9f       	mul	r23, r19
    16d4:	b0 0d       	add	r27, r0
    16d6:	a1 1d       	adc	r26, r1
    16d8:	62 1f       	adc	r22, r18
    16da:	83 9f       	mul	r24, r19
    16dc:	a0 0d       	add	r26, r0
    16de:	61 1d       	adc	r22, r1
    16e0:	22 1f       	adc	r18, r18
    16e2:	74 9f       	mul	r23, r20
    16e4:	33 27       	eor	r19, r19
    16e6:	a0 0d       	add	r26, r0
    16e8:	61 1d       	adc	r22, r1
    16ea:	23 1f       	adc	r18, r19
    16ec:	84 9f       	mul	r24, r20
    16ee:	60 0d       	add	r22, r0
    16f0:	21 1d       	adc	r18, r1
    16f2:	82 2f       	mov	r24, r18
    16f4:	76 2f       	mov	r23, r22
    16f6:	6a 2f       	mov	r22, r26
    16f8:	11 24       	eor	r1, r1
    16fa:	9f 57       	subi	r25, 0x7F	; 127
    16fc:	50 40       	sbci	r21, 0x00	; 0
    16fe:	8a f0       	brmi	.+34     	; 0x1722 <__mulsf3_pse+0x84>
    1700:	e1 f0       	breq	.+56     	; 0x173a <__mulsf3_pse+0x9c>
    1702:	88 23       	and	r24, r24
    1704:	4a f0       	brmi	.+18     	; 0x1718 <__mulsf3_pse+0x7a>
    1706:	ee 0f       	add	r30, r30
    1708:	ff 1f       	adc	r31, r31
    170a:	bb 1f       	adc	r27, r27
    170c:	66 1f       	adc	r22, r22
    170e:	77 1f       	adc	r23, r23
    1710:	88 1f       	adc	r24, r24
    1712:	91 50       	subi	r25, 0x01	; 1
    1714:	50 40       	sbci	r21, 0x00	; 0
    1716:	a9 f7       	brne	.-22     	; 0x1702 <__mulsf3_pse+0x64>
    1718:	9e 3f       	cpi	r25, 0xFE	; 254
    171a:	51 05       	cpc	r21, r1
    171c:	70 f0       	brcs	.+28     	; 0x173a <__mulsf3_pse+0x9c>
    171e:	30 cf       	rjmp	.-416    	; 0x1580 <__fp_inf>
    1720:	9f cf       	rjmp	.-194    	; 0x1660 <__fp_szero>
    1722:	5f 3f       	cpi	r21, 0xFF	; 255
    1724:	ec f3       	brlt	.-6      	; 0x1720 <__mulsf3_pse+0x82>
    1726:	98 3e       	cpi	r25, 0xE8	; 232
    1728:	dc f3       	brlt	.-10     	; 0x1720 <__mulsf3_pse+0x82>
    172a:	86 95       	lsr	r24
    172c:	77 95       	ror	r23
    172e:	67 95       	ror	r22
    1730:	b7 95       	ror	r27
    1732:	f7 95       	ror	r31
    1734:	e7 95       	ror	r30
    1736:	9f 5f       	subi	r25, 0xFF	; 255
    1738:	c1 f7       	brne	.-16     	; 0x172a <__mulsf3_pse+0x8c>
    173a:	fe 2b       	or	r31, r30
    173c:	88 0f       	add	r24, r24
    173e:	91 1d       	adc	r25, r1
    1740:	96 95       	lsr	r25
    1742:	87 95       	ror	r24
    1744:	97 f9       	bld	r25, 7
    1746:	08 95       	ret

00001748 <square>:
    1748:	9b 01       	movw	r18, r22
    174a:	ac 01       	movw	r20, r24
    174c:	9a cf       	rjmp	.-204    	; 0x1682 <__mulsf3>

0000174e <__divmodhi4>:
    174e:	97 fb       	bst	r25, 7
    1750:	07 2e       	mov	r0, r23
    1752:	16 f4       	brtc	.+4      	; 0x1758 <__divmodhi4+0xa>
    1754:	00 94       	com	r0
    1756:	06 d0       	rcall	.+12     	; 0x1764 <__divmodhi4_neg1>
    1758:	77 fd       	sbrc	r23, 7
    175a:	08 d0       	rcall	.+16     	; 0x176c <__divmodhi4_neg2>
    175c:	3e d0       	rcall	.+124    	; 0x17da <__udivmodhi4>
    175e:	07 fc       	sbrc	r0, 7
    1760:	05 d0       	rcall	.+10     	; 0x176c <__divmodhi4_neg2>
    1762:	3e f4       	brtc	.+14     	; 0x1772 <__divmodhi4_exit>

00001764 <__divmodhi4_neg1>:
    1764:	90 95       	com	r25
    1766:	81 95       	neg	r24
    1768:	9f 4f       	sbci	r25, 0xFF	; 255
    176a:	08 95       	ret

0000176c <__divmodhi4_neg2>:
    176c:	70 95       	com	r23
    176e:	61 95       	neg	r22
    1770:	7f 4f       	sbci	r23, 0xFF	; 255

00001772 <__divmodhi4_exit>:
    1772:	08 95       	ret

00001774 <__divmodsi4>:
    1774:	05 2e       	mov	r0, r21
    1776:	97 fb       	bst	r25, 7
    1778:	16 f4       	brtc	.+4      	; 0x177e <__divmodsi4+0xa>
    177a:	00 94       	com	r0
    177c:	0f d0       	rcall	.+30     	; 0x179c <__negsi2>
    177e:	57 fd       	sbrc	r21, 7
    1780:	05 d0       	rcall	.+10     	; 0x178c <__divmodsi4_neg2>
    1782:	3f d0       	rcall	.+126    	; 0x1802 <__udivmodsi4>
    1784:	07 fc       	sbrc	r0, 7
    1786:	02 d0       	rcall	.+4      	; 0x178c <__divmodsi4_neg2>
    1788:	46 f4       	brtc	.+16     	; 0x179a <__divmodsi4_exit>
    178a:	08 c0       	rjmp	.+16     	; 0x179c <__negsi2>

0000178c <__divmodsi4_neg2>:
    178c:	50 95       	com	r21
    178e:	40 95       	com	r20
    1790:	30 95       	com	r19
    1792:	21 95       	neg	r18
    1794:	3f 4f       	sbci	r19, 0xFF	; 255
    1796:	4f 4f       	sbci	r20, 0xFF	; 255
    1798:	5f 4f       	sbci	r21, 0xFF	; 255

0000179a <__divmodsi4_exit>:
    179a:	08 95       	ret

0000179c <__negsi2>:
    179c:	90 95       	com	r25
    179e:	80 95       	com	r24
    17a0:	70 95       	com	r23
    17a2:	61 95       	neg	r22
    17a4:	7f 4f       	sbci	r23, 0xFF	; 255
    17a6:	8f 4f       	sbci	r24, 0xFF	; 255
    17a8:	9f 4f       	sbci	r25, 0xFF	; 255
    17aa:	08 95       	ret

000017ac <__tablejump2__>:
    17ac:	ee 0f       	add	r30, r30
    17ae:	ff 1f       	adc	r31, r31
    17b0:	88 1f       	adc	r24, r24
    17b2:	8b bf       	out	0x3b, r24	; 59
    17b4:	07 90       	elpm	r0, Z+
    17b6:	f6 91       	elpm	r31, Z
    17b8:	e0 2d       	mov	r30, r0
    17ba:	19 94       	eijmp

000017bc <__umulhisi3>:
    17bc:	a2 9f       	mul	r26, r18
    17be:	b0 01       	movw	r22, r0
    17c0:	b3 9f       	mul	r27, r19
    17c2:	c0 01       	movw	r24, r0
    17c4:	a3 9f       	mul	r26, r19
    17c6:	70 0d       	add	r23, r0
    17c8:	81 1d       	adc	r24, r1
    17ca:	11 24       	eor	r1, r1
    17cc:	91 1d       	adc	r25, r1
    17ce:	b2 9f       	mul	r27, r18
    17d0:	70 0d       	add	r23, r0
    17d2:	81 1d       	adc	r24, r1
    17d4:	11 24       	eor	r1, r1
    17d6:	91 1d       	adc	r25, r1
    17d8:	08 95       	ret

000017da <__udivmodhi4>:
    17da:	aa 1b       	sub	r26, r26
    17dc:	bb 1b       	sub	r27, r27
    17de:	51 e1       	ldi	r21, 0x11	; 17
    17e0:	07 c0       	rjmp	.+14     	; 0x17f0 <__udivmodhi4_ep>

000017e2 <__udivmodhi4_loop>:
    17e2:	aa 1f       	adc	r26, r26
    17e4:	bb 1f       	adc	r27, r27
    17e6:	a6 17       	cp	r26, r22
    17e8:	b7 07       	cpc	r27, r23
    17ea:	10 f0       	brcs	.+4      	; 0x17f0 <__udivmodhi4_ep>
    17ec:	a6 1b       	sub	r26, r22
    17ee:	b7 0b       	sbc	r27, r23

000017f0 <__udivmodhi4_ep>:
    17f0:	88 1f       	adc	r24, r24
    17f2:	99 1f       	adc	r25, r25
    17f4:	5a 95       	dec	r21
    17f6:	a9 f7       	brne	.-22     	; 0x17e2 <__udivmodhi4_loop>
    17f8:	80 95       	com	r24
    17fa:	90 95       	com	r25
    17fc:	bc 01       	movw	r22, r24
    17fe:	cd 01       	movw	r24, r26
    1800:	08 95       	ret

00001802 <__udivmodsi4>:
    1802:	a1 e2       	ldi	r26, 0x21	; 33
    1804:	1a 2e       	mov	r1, r26
    1806:	aa 1b       	sub	r26, r26
    1808:	bb 1b       	sub	r27, r27
    180a:	fd 01       	movw	r30, r26
    180c:	0d c0       	rjmp	.+26     	; 0x1828 <__udivmodsi4_ep>

0000180e <__udivmodsi4_loop>:
    180e:	aa 1f       	adc	r26, r26
    1810:	bb 1f       	adc	r27, r27
    1812:	ee 1f       	adc	r30, r30
    1814:	ff 1f       	adc	r31, r31
    1816:	a2 17       	cp	r26, r18
    1818:	b3 07       	cpc	r27, r19
    181a:	e4 07       	cpc	r30, r20
    181c:	f5 07       	cpc	r31, r21
    181e:	20 f0       	brcs	.+8      	; 0x1828 <__udivmodsi4_ep>
    1820:	a2 1b       	sub	r26, r18
    1822:	b3 0b       	sbc	r27, r19
    1824:	e4 0b       	sbc	r30, r20
    1826:	f5 0b       	sbc	r31, r21

00001828 <__udivmodsi4_ep>:
    1828:	66 1f       	adc	r22, r22
    182a:	77 1f       	adc	r23, r23
    182c:	88 1f       	adc	r24, r24
    182e:	99 1f       	adc	r25, r25
    1830:	1a 94       	dec	r1
    1832:	69 f7       	brne	.-38     	; 0x180e <__udivmodsi4_loop>
    1834:	60 95       	com	r22
    1836:	70 95       	com	r23
    1838:	80 95       	com	r24
    183a:	90 95       	com	r25
    183c:	9b 01       	movw	r18, r22
    183e:	ac 01       	movw	r20, r24
    1840:	bd 01       	movw	r22, r26
    1842:	cf 01       	movw	r24, r30
    1844:	08 95       	ret

00001846 <fdevopen>:
    1846:	0f 93       	push	r16
    1848:	1f 93       	push	r17
    184a:	cf 93       	push	r28
    184c:	df 93       	push	r29
    184e:	00 97       	sbiw	r24, 0x00	; 0
    1850:	31 f4       	brne	.+12     	; 0x185e <fdevopen+0x18>
    1852:	61 15       	cp	r22, r1
    1854:	71 05       	cpc	r23, r1
    1856:	19 f4       	brne	.+6      	; 0x185e <fdevopen+0x18>
    1858:	80 e0       	ldi	r24, 0x00	; 0
    185a:	90 e0       	ldi	r25, 0x00	; 0
    185c:	39 c0       	rjmp	.+114    	; 0x18d0 <fdevopen+0x8a>
    185e:	8b 01       	movw	r16, r22
    1860:	ec 01       	movw	r28, r24
    1862:	6e e0       	ldi	r22, 0x0E	; 14
    1864:	70 e0       	ldi	r23, 0x00	; 0
    1866:	81 e0       	ldi	r24, 0x01	; 1
    1868:	90 e0       	ldi	r25, 0x00	; 0
    186a:	47 d2       	rcall	.+1166   	; 0x1cfa <calloc>
    186c:	fc 01       	movw	r30, r24
    186e:	89 2b       	or	r24, r25
    1870:	99 f3       	breq	.-26     	; 0x1858 <fdevopen+0x12>
    1872:	80 e8       	ldi	r24, 0x80	; 128
    1874:	83 83       	std	Z+3, r24	; 0x03
    1876:	01 15       	cp	r16, r1
    1878:	11 05       	cpc	r17, r1
    187a:	71 f0       	breq	.+28     	; 0x1898 <fdevopen+0x52>
    187c:	13 87       	std	Z+11, r17	; 0x0b
    187e:	02 87       	std	Z+10, r16	; 0x0a
    1880:	81 e8       	ldi	r24, 0x81	; 129
    1882:	83 83       	std	Z+3, r24	; 0x03
    1884:	80 91 8a 02 	lds	r24, 0x028A	; 0x80028a <__iob>
    1888:	90 91 8b 02 	lds	r25, 0x028B	; 0x80028b <__iob+0x1>
    188c:	89 2b       	or	r24, r25
    188e:	21 f4       	brne	.+8      	; 0x1898 <fdevopen+0x52>
    1890:	f0 93 8b 02 	sts	0x028B, r31	; 0x80028b <__iob+0x1>
    1894:	e0 93 8a 02 	sts	0x028A, r30	; 0x80028a <__iob>
    1898:	20 97       	sbiw	r28, 0x00	; 0
    189a:	c9 f0       	breq	.+50     	; 0x18ce <fdevopen+0x88>
    189c:	d1 87       	std	Z+9, r29	; 0x09
    189e:	c0 87       	std	Z+8, r28	; 0x08
    18a0:	83 81       	ldd	r24, Z+3	; 0x03
    18a2:	82 60       	ori	r24, 0x02	; 2
    18a4:	83 83       	std	Z+3, r24	; 0x03
    18a6:	80 91 8c 02 	lds	r24, 0x028C	; 0x80028c <__iob+0x2>
    18aa:	90 91 8d 02 	lds	r25, 0x028D	; 0x80028d <__iob+0x3>
    18ae:	89 2b       	or	r24, r25
    18b0:	71 f4       	brne	.+28     	; 0x18ce <fdevopen+0x88>
    18b2:	f0 93 8d 02 	sts	0x028D, r31	; 0x80028d <__iob+0x3>
    18b6:	e0 93 8c 02 	sts	0x028C, r30	; 0x80028c <__iob+0x2>
    18ba:	80 91 8e 02 	lds	r24, 0x028E	; 0x80028e <__iob+0x4>
    18be:	90 91 8f 02 	lds	r25, 0x028F	; 0x80028f <__iob+0x5>
    18c2:	89 2b       	or	r24, r25
    18c4:	21 f4       	brne	.+8      	; 0x18ce <fdevopen+0x88>
    18c6:	f0 93 8f 02 	sts	0x028F, r31	; 0x80028f <__iob+0x5>
    18ca:	e0 93 8e 02 	sts	0x028E, r30	; 0x80028e <__iob+0x4>
    18ce:	cf 01       	movw	r24, r30
    18d0:	df 91       	pop	r29
    18d2:	cf 91       	pop	r28
    18d4:	1f 91       	pop	r17
    18d6:	0f 91       	pop	r16
    18d8:	08 95       	ret

000018da <printf>:
    18da:	cf 93       	push	r28
    18dc:	df 93       	push	r29
    18de:	cd b7       	in	r28, 0x3d	; 61
    18e0:	de b7       	in	r29, 0x3e	; 62
    18e2:	ae 01       	movw	r20, r28
    18e4:	4a 5f       	subi	r20, 0xFA	; 250
    18e6:	5f 4f       	sbci	r21, 0xFF	; 255
    18e8:	fa 01       	movw	r30, r20
    18ea:	61 91       	ld	r22, Z+
    18ec:	71 91       	ld	r23, Z+
    18ee:	af 01       	movw	r20, r30
    18f0:	80 91 8c 02 	lds	r24, 0x028C	; 0x80028c <__iob+0x2>
    18f4:	90 91 8d 02 	lds	r25, 0x028D	; 0x80028d <__iob+0x3>
    18f8:	03 d0       	rcall	.+6      	; 0x1900 <vfprintf>
    18fa:	df 91       	pop	r29
    18fc:	cf 91       	pop	r28
    18fe:	08 95       	ret

00001900 <vfprintf>:
    1900:	2f 92       	push	r2
    1902:	3f 92       	push	r3
    1904:	4f 92       	push	r4
    1906:	5f 92       	push	r5
    1908:	6f 92       	push	r6
    190a:	7f 92       	push	r7
    190c:	8f 92       	push	r8
    190e:	9f 92       	push	r9
    1910:	af 92       	push	r10
    1912:	bf 92       	push	r11
    1914:	cf 92       	push	r12
    1916:	df 92       	push	r13
    1918:	ef 92       	push	r14
    191a:	ff 92       	push	r15
    191c:	0f 93       	push	r16
    191e:	1f 93       	push	r17
    1920:	cf 93       	push	r28
    1922:	df 93       	push	r29
    1924:	cd b7       	in	r28, 0x3d	; 61
    1926:	de b7       	in	r29, 0x3e	; 62
    1928:	2b 97       	sbiw	r28, 0x0b	; 11
    192a:	0f b6       	in	r0, 0x3f	; 63
    192c:	f8 94       	cli
    192e:	de bf       	out	0x3e, r29	; 62
    1930:	0f be       	out	0x3f, r0	; 63
    1932:	cd bf       	out	0x3d, r28	; 61
    1934:	6c 01       	movw	r12, r24
    1936:	7b 01       	movw	r14, r22
    1938:	8a 01       	movw	r16, r20
    193a:	fc 01       	movw	r30, r24
    193c:	17 82       	std	Z+7, r1	; 0x07
    193e:	16 82       	std	Z+6, r1	; 0x06
    1940:	83 81       	ldd	r24, Z+3	; 0x03
    1942:	81 ff       	sbrs	r24, 1
    1944:	bf c1       	rjmp	.+894    	; 0x1cc4 <vfprintf+0x3c4>
    1946:	ce 01       	movw	r24, r28
    1948:	01 96       	adiw	r24, 0x01	; 1
    194a:	3c 01       	movw	r6, r24
    194c:	f6 01       	movw	r30, r12
    194e:	93 81       	ldd	r25, Z+3	; 0x03
    1950:	f7 01       	movw	r30, r14
    1952:	93 fd       	sbrc	r25, 3
    1954:	85 91       	lpm	r24, Z+
    1956:	93 ff       	sbrs	r25, 3
    1958:	81 91       	ld	r24, Z+
    195a:	7f 01       	movw	r14, r30
    195c:	88 23       	and	r24, r24
    195e:	09 f4       	brne	.+2      	; 0x1962 <vfprintf+0x62>
    1960:	ad c1       	rjmp	.+858    	; 0x1cbc <vfprintf+0x3bc>
    1962:	85 32       	cpi	r24, 0x25	; 37
    1964:	39 f4       	brne	.+14     	; 0x1974 <vfprintf+0x74>
    1966:	93 fd       	sbrc	r25, 3
    1968:	85 91       	lpm	r24, Z+
    196a:	93 ff       	sbrs	r25, 3
    196c:	81 91       	ld	r24, Z+
    196e:	7f 01       	movw	r14, r30
    1970:	85 32       	cpi	r24, 0x25	; 37
    1972:	21 f4       	brne	.+8      	; 0x197c <vfprintf+0x7c>
    1974:	b6 01       	movw	r22, r12
    1976:	90 e0       	ldi	r25, 0x00	; 0
    1978:	18 d3       	rcall	.+1584   	; 0x1faa <fputc>
    197a:	e8 cf       	rjmp	.-48     	; 0x194c <vfprintf+0x4c>
    197c:	91 2c       	mov	r9, r1
    197e:	21 2c       	mov	r2, r1
    1980:	31 2c       	mov	r3, r1
    1982:	ff e1       	ldi	r31, 0x1F	; 31
    1984:	f3 15       	cp	r31, r3
    1986:	d8 f0       	brcs	.+54     	; 0x19be <vfprintf+0xbe>
    1988:	8b 32       	cpi	r24, 0x2B	; 43
    198a:	79 f0       	breq	.+30     	; 0x19aa <vfprintf+0xaa>
    198c:	38 f4       	brcc	.+14     	; 0x199c <vfprintf+0x9c>
    198e:	80 32       	cpi	r24, 0x20	; 32
    1990:	79 f0       	breq	.+30     	; 0x19b0 <vfprintf+0xb0>
    1992:	83 32       	cpi	r24, 0x23	; 35
    1994:	a1 f4       	brne	.+40     	; 0x19be <vfprintf+0xbe>
    1996:	23 2d       	mov	r18, r3
    1998:	20 61       	ori	r18, 0x10	; 16
    199a:	1d c0       	rjmp	.+58     	; 0x19d6 <vfprintf+0xd6>
    199c:	8d 32       	cpi	r24, 0x2D	; 45
    199e:	61 f0       	breq	.+24     	; 0x19b8 <vfprintf+0xb8>
    19a0:	80 33       	cpi	r24, 0x30	; 48
    19a2:	69 f4       	brne	.+26     	; 0x19be <vfprintf+0xbe>
    19a4:	23 2d       	mov	r18, r3
    19a6:	21 60       	ori	r18, 0x01	; 1
    19a8:	16 c0       	rjmp	.+44     	; 0x19d6 <vfprintf+0xd6>
    19aa:	83 2d       	mov	r24, r3
    19ac:	82 60       	ori	r24, 0x02	; 2
    19ae:	38 2e       	mov	r3, r24
    19b0:	e3 2d       	mov	r30, r3
    19b2:	e4 60       	ori	r30, 0x04	; 4
    19b4:	3e 2e       	mov	r3, r30
    19b6:	2a c0       	rjmp	.+84     	; 0x1a0c <vfprintf+0x10c>
    19b8:	f3 2d       	mov	r31, r3
    19ba:	f8 60       	ori	r31, 0x08	; 8
    19bc:	1d c0       	rjmp	.+58     	; 0x19f8 <vfprintf+0xf8>
    19be:	37 fc       	sbrc	r3, 7
    19c0:	2d c0       	rjmp	.+90     	; 0x1a1c <vfprintf+0x11c>
    19c2:	20 ed       	ldi	r18, 0xD0	; 208
    19c4:	28 0f       	add	r18, r24
    19c6:	2a 30       	cpi	r18, 0x0A	; 10
    19c8:	40 f0       	brcs	.+16     	; 0x19da <vfprintf+0xda>
    19ca:	8e 32       	cpi	r24, 0x2E	; 46
    19cc:	b9 f4       	brne	.+46     	; 0x19fc <vfprintf+0xfc>
    19ce:	36 fc       	sbrc	r3, 6
    19d0:	75 c1       	rjmp	.+746    	; 0x1cbc <vfprintf+0x3bc>
    19d2:	23 2d       	mov	r18, r3
    19d4:	20 64       	ori	r18, 0x40	; 64
    19d6:	32 2e       	mov	r3, r18
    19d8:	19 c0       	rjmp	.+50     	; 0x1a0c <vfprintf+0x10c>
    19da:	36 fe       	sbrs	r3, 6
    19dc:	06 c0       	rjmp	.+12     	; 0x19ea <vfprintf+0xea>
    19de:	8a e0       	ldi	r24, 0x0A	; 10
    19e0:	98 9e       	mul	r9, r24
    19e2:	20 0d       	add	r18, r0
    19e4:	11 24       	eor	r1, r1
    19e6:	92 2e       	mov	r9, r18
    19e8:	11 c0       	rjmp	.+34     	; 0x1a0c <vfprintf+0x10c>
    19ea:	ea e0       	ldi	r30, 0x0A	; 10
    19ec:	2e 9e       	mul	r2, r30
    19ee:	20 0d       	add	r18, r0
    19f0:	11 24       	eor	r1, r1
    19f2:	22 2e       	mov	r2, r18
    19f4:	f3 2d       	mov	r31, r3
    19f6:	f0 62       	ori	r31, 0x20	; 32
    19f8:	3f 2e       	mov	r3, r31
    19fa:	08 c0       	rjmp	.+16     	; 0x1a0c <vfprintf+0x10c>
    19fc:	8c 36       	cpi	r24, 0x6C	; 108
    19fe:	21 f4       	brne	.+8      	; 0x1a08 <vfprintf+0x108>
    1a00:	83 2d       	mov	r24, r3
    1a02:	80 68       	ori	r24, 0x80	; 128
    1a04:	38 2e       	mov	r3, r24
    1a06:	02 c0       	rjmp	.+4      	; 0x1a0c <vfprintf+0x10c>
    1a08:	88 36       	cpi	r24, 0x68	; 104
    1a0a:	41 f4       	brne	.+16     	; 0x1a1c <vfprintf+0x11c>
    1a0c:	f7 01       	movw	r30, r14
    1a0e:	93 fd       	sbrc	r25, 3
    1a10:	85 91       	lpm	r24, Z+
    1a12:	93 ff       	sbrs	r25, 3
    1a14:	81 91       	ld	r24, Z+
    1a16:	7f 01       	movw	r14, r30
    1a18:	81 11       	cpse	r24, r1
    1a1a:	b3 cf       	rjmp	.-154    	; 0x1982 <vfprintf+0x82>
    1a1c:	98 2f       	mov	r25, r24
    1a1e:	9f 7d       	andi	r25, 0xDF	; 223
    1a20:	95 54       	subi	r25, 0x45	; 69
    1a22:	93 30       	cpi	r25, 0x03	; 3
    1a24:	28 f4       	brcc	.+10     	; 0x1a30 <vfprintf+0x130>
    1a26:	0c 5f       	subi	r16, 0xFC	; 252
    1a28:	1f 4f       	sbci	r17, 0xFF	; 255
    1a2a:	9f e3       	ldi	r25, 0x3F	; 63
    1a2c:	99 83       	std	Y+1, r25	; 0x01
    1a2e:	0d c0       	rjmp	.+26     	; 0x1a4a <vfprintf+0x14a>
    1a30:	83 36       	cpi	r24, 0x63	; 99
    1a32:	31 f0       	breq	.+12     	; 0x1a40 <vfprintf+0x140>
    1a34:	83 37       	cpi	r24, 0x73	; 115
    1a36:	71 f0       	breq	.+28     	; 0x1a54 <vfprintf+0x154>
    1a38:	83 35       	cpi	r24, 0x53	; 83
    1a3a:	09 f0       	breq	.+2      	; 0x1a3e <vfprintf+0x13e>
    1a3c:	55 c0       	rjmp	.+170    	; 0x1ae8 <vfprintf+0x1e8>
    1a3e:	20 c0       	rjmp	.+64     	; 0x1a80 <vfprintf+0x180>
    1a40:	f8 01       	movw	r30, r16
    1a42:	80 81       	ld	r24, Z
    1a44:	89 83       	std	Y+1, r24	; 0x01
    1a46:	0e 5f       	subi	r16, 0xFE	; 254
    1a48:	1f 4f       	sbci	r17, 0xFF	; 255
    1a4a:	88 24       	eor	r8, r8
    1a4c:	83 94       	inc	r8
    1a4e:	91 2c       	mov	r9, r1
    1a50:	53 01       	movw	r10, r6
    1a52:	12 c0       	rjmp	.+36     	; 0x1a78 <vfprintf+0x178>
    1a54:	28 01       	movw	r4, r16
    1a56:	f2 e0       	ldi	r31, 0x02	; 2
    1a58:	4f 0e       	add	r4, r31
    1a5a:	51 1c       	adc	r5, r1
    1a5c:	f8 01       	movw	r30, r16
    1a5e:	a0 80       	ld	r10, Z
    1a60:	b1 80       	ldd	r11, Z+1	; 0x01
    1a62:	36 fe       	sbrs	r3, 6
    1a64:	03 c0       	rjmp	.+6      	; 0x1a6c <vfprintf+0x16c>
    1a66:	69 2d       	mov	r22, r9
    1a68:	70 e0       	ldi	r23, 0x00	; 0
    1a6a:	02 c0       	rjmp	.+4      	; 0x1a70 <vfprintf+0x170>
    1a6c:	6f ef       	ldi	r22, 0xFF	; 255
    1a6e:	7f ef       	ldi	r23, 0xFF	; 255
    1a70:	c5 01       	movw	r24, r10
    1a72:	90 d2       	rcall	.+1312   	; 0x1f94 <strnlen>
    1a74:	4c 01       	movw	r8, r24
    1a76:	82 01       	movw	r16, r4
    1a78:	f3 2d       	mov	r31, r3
    1a7a:	ff 77       	andi	r31, 0x7F	; 127
    1a7c:	3f 2e       	mov	r3, r31
    1a7e:	15 c0       	rjmp	.+42     	; 0x1aaa <vfprintf+0x1aa>
    1a80:	28 01       	movw	r4, r16
    1a82:	22 e0       	ldi	r18, 0x02	; 2
    1a84:	42 0e       	add	r4, r18
    1a86:	51 1c       	adc	r5, r1
    1a88:	f8 01       	movw	r30, r16
    1a8a:	a0 80       	ld	r10, Z
    1a8c:	b1 80       	ldd	r11, Z+1	; 0x01
    1a8e:	36 fe       	sbrs	r3, 6
    1a90:	03 c0       	rjmp	.+6      	; 0x1a98 <vfprintf+0x198>
    1a92:	69 2d       	mov	r22, r9
    1a94:	70 e0       	ldi	r23, 0x00	; 0
    1a96:	02 c0       	rjmp	.+4      	; 0x1a9c <vfprintf+0x19c>
    1a98:	6f ef       	ldi	r22, 0xFF	; 255
    1a9a:	7f ef       	ldi	r23, 0xFF	; 255
    1a9c:	c5 01       	movw	r24, r10
    1a9e:	68 d2       	rcall	.+1232   	; 0x1f70 <strnlen_P>
    1aa0:	4c 01       	movw	r8, r24
    1aa2:	f3 2d       	mov	r31, r3
    1aa4:	f0 68       	ori	r31, 0x80	; 128
    1aa6:	3f 2e       	mov	r3, r31
    1aa8:	82 01       	movw	r16, r4
    1aaa:	33 fc       	sbrc	r3, 3
    1aac:	19 c0       	rjmp	.+50     	; 0x1ae0 <vfprintf+0x1e0>
    1aae:	82 2d       	mov	r24, r2
    1ab0:	90 e0       	ldi	r25, 0x00	; 0
    1ab2:	88 16       	cp	r8, r24
    1ab4:	99 06       	cpc	r9, r25
    1ab6:	a0 f4       	brcc	.+40     	; 0x1ae0 <vfprintf+0x1e0>
    1ab8:	b6 01       	movw	r22, r12
    1aba:	80 e2       	ldi	r24, 0x20	; 32
    1abc:	90 e0       	ldi	r25, 0x00	; 0
    1abe:	75 d2       	rcall	.+1258   	; 0x1faa <fputc>
    1ac0:	2a 94       	dec	r2
    1ac2:	f5 cf       	rjmp	.-22     	; 0x1aae <vfprintf+0x1ae>
    1ac4:	f5 01       	movw	r30, r10
    1ac6:	37 fc       	sbrc	r3, 7
    1ac8:	85 91       	lpm	r24, Z+
    1aca:	37 fe       	sbrs	r3, 7
    1acc:	81 91       	ld	r24, Z+
    1ace:	5f 01       	movw	r10, r30
    1ad0:	b6 01       	movw	r22, r12
    1ad2:	90 e0       	ldi	r25, 0x00	; 0
    1ad4:	6a d2       	rcall	.+1236   	; 0x1faa <fputc>
    1ad6:	21 10       	cpse	r2, r1
    1ad8:	2a 94       	dec	r2
    1ada:	21 e0       	ldi	r18, 0x01	; 1
    1adc:	82 1a       	sub	r8, r18
    1ade:	91 08       	sbc	r9, r1
    1ae0:	81 14       	cp	r8, r1
    1ae2:	91 04       	cpc	r9, r1
    1ae4:	79 f7       	brne	.-34     	; 0x1ac4 <vfprintf+0x1c4>
    1ae6:	e1 c0       	rjmp	.+450    	; 0x1caa <vfprintf+0x3aa>
    1ae8:	84 36       	cpi	r24, 0x64	; 100
    1aea:	11 f0       	breq	.+4      	; 0x1af0 <vfprintf+0x1f0>
    1aec:	89 36       	cpi	r24, 0x69	; 105
    1aee:	39 f5       	brne	.+78     	; 0x1b3e <vfprintf+0x23e>
    1af0:	f8 01       	movw	r30, r16
    1af2:	37 fe       	sbrs	r3, 7
    1af4:	07 c0       	rjmp	.+14     	; 0x1b04 <vfprintf+0x204>
    1af6:	60 81       	ld	r22, Z
    1af8:	71 81       	ldd	r23, Z+1	; 0x01
    1afa:	82 81       	ldd	r24, Z+2	; 0x02
    1afc:	93 81       	ldd	r25, Z+3	; 0x03
    1afe:	0c 5f       	subi	r16, 0xFC	; 252
    1b00:	1f 4f       	sbci	r17, 0xFF	; 255
    1b02:	08 c0       	rjmp	.+16     	; 0x1b14 <vfprintf+0x214>
    1b04:	60 81       	ld	r22, Z
    1b06:	71 81       	ldd	r23, Z+1	; 0x01
    1b08:	07 2e       	mov	r0, r23
    1b0a:	00 0c       	add	r0, r0
    1b0c:	88 0b       	sbc	r24, r24
    1b0e:	99 0b       	sbc	r25, r25
    1b10:	0e 5f       	subi	r16, 0xFE	; 254
    1b12:	1f 4f       	sbci	r17, 0xFF	; 255
    1b14:	f3 2d       	mov	r31, r3
    1b16:	ff 76       	andi	r31, 0x6F	; 111
    1b18:	3f 2e       	mov	r3, r31
    1b1a:	97 ff       	sbrs	r25, 7
    1b1c:	09 c0       	rjmp	.+18     	; 0x1b30 <vfprintf+0x230>
    1b1e:	90 95       	com	r25
    1b20:	80 95       	com	r24
    1b22:	70 95       	com	r23
    1b24:	61 95       	neg	r22
    1b26:	7f 4f       	sbci	r23, 0xFF	; 255
    1b28:	8f 4f       	sbci	r24, 0xFF	; 255
    1b2a:	9f 4f       	sbci	r25, 0xFF	; 255
    1b2c:	f0 68       	ori	r31, 0x80	; 128
    1b2e:	3f 2e       	mov	r3, r31
    1b30:	2a e0       	ldi	r18, 0x0A	; 10
    1b32:	30 e0       	ldi	r19, 0x00	; 0
    1b34:	a3 01       	movw	r20, r6
    1b36:	75 d2       	rcall	.+1258   	; 0x2022 <__ultoa_invert>
    1b38:	88 2e       	mov	r8, r24
    1b3a:	86 18       	sub	r8, r6
    1b3c:	44 c0       	rjmp	.+136    	; 0x1bc6 <vfprintf+0x2c6>
    1b3e:	85 37       	cpi	r24, 0x75	; 117
    1b40:	31 f4       	brne	.+12     	; 0x1b4e <vfprintf+0x24e>
    1b42:	23 2d       	mov	r18, r3
    1b44:	2f 7e       	andi	r18, 0xEF	; 239
    1b46:	b2 2e       	mov	r11, r18
    1b48:	2a e0       	ldi	r18, 0x0A	; 10
    1b4a:	30 e0       	ldi	r19, 0x00	; 0
    1b4c:	25 c0       	rjmp	.+74     	; 0x1b98 <vfprintf+0x298>
    1b4e:	93 2d       	mov	r25, r3
    1b50:	99 7f       	andi	r25, 0xF9	; 249
    1b52:	b9 2e       	mov	r11, r25
    1b54:	8f 36       	cpi	r24, 0x6F	; 111
    1b56:	c1 f0       	breq	.+48     	; 0x1b88 <vfprintf+0x288>
    1b58:	18 f4       	brcc	.+6      	; 0x1b60 <vfprintf+0x260>
    1b5a:	88 35       	cpi	r24, 0x58	; 88
    1b5c:	79 f0       	breq	.+30     	; 0x1b7c <vfprintf+0x27c>
    1b5e:	ae c0       	rjmp	.+348    	; 0x1cbc <vfprintf+0x3bc>
    1b60:	80 37       	cpi	r24, 0x70	; 112
    1b62:	19 f0       	breq	.+6      	; 0x1b6a <vfprintf+0x26a>
    1b64:	88 37       	cpi	r24, 0x78	; 120
    1b66:	21 f0       	breq	.+8      	; 0x1b70 <vfprintf+0x270>
    1b68:	a9 c0       	rjmp	.+338    	; 0x1cbc <vfprintf+0x3bc>
    1b6a:	e9 2f       	mov	r30, r25
    1b6c:	e0 61       	ori	r30, 0x10	; 16
    1b6e:	be 2e       	mov	r11, r30
    1b70:	b4 fe       	sbrs	r11, 4
    1b72:	0d c0       	rjmp	.+26     	; 0x1b8e <vfprintf+0x28e>
    1b74:	fb 2d       	mov	r31, r11
    1b76:	f4 60       	ori	r31, 0x04	; 4
    1b78:	bf 2e       	mov	r11, r31
    1b7a:	09 c0       	rjmp	.+18     	; 0x1b8e <vfprintf+0x28e>
    1b7c:	34 fe       	sbrs	r3, 4
    1b7e:	0a c0       	rjmp	.+20     	; 0x1b94 <vfprintf+0x294>
    1b80:	29 2f       	mov	r18, r25
    1b82:	26 60       	ori	r18, 0x06	; 6
    1b84:	b2 2e       	mov	r11, r18
    1b86:	06 c0       	rjmp	.+12     	; 0x1b94 <vfprintf+0x294>
    1b88:	28 e0       	ldi	r18, 0x08	; 8
    1b8a:	30 e0       	ldi	r19, 0x00	; 0
    1b8c:	05 c0       	rjmp	.+10     	; 0x1b98 <vfprintf+0x298>
    1b8e:	20 e1       	ldi	r18, 0x10	; 16
    1b90:	30 e0       	ldi	r19, 0x00	; 0
    1b92:	02 c0       	rjmp	.+4      	; 0x1b98 <vfprintf+0x298>
    1b94:	20 e1       	ldi	r18, 0x10	; 16
    1b96:	32 e0       	ldi	r19, 0x02	; 2
    1b98:	f8 01       	movw	r30, r16
    1b9a:	b7 fe       	sbrs	r11, 7
    1b9c:	07 c0       	rjmp	.+14     	; 0x1bac <vfprintf+0x2ac>
    1b9e:	60 81       	ld	r22, Z
    1ba0:	71 81       	ldd	r23, Z+1	; 0x01
    1ba2:	82 81       	ldd	r24, Z+2	; 0x02
    1ba4:	93 81       	ldd	r25, Z+3	; 0x03
    1ba6:	0c 5f       	subi	r16, 0xFC	; 252
    1ba8:	1f 4f       	sbci	r17, 0xFF	; 255
    1baa:	06 c0       	rjmp	.+12     	; 0x1bb8 <vfprintf+0x2b8>
    1bac:	60 81       	ld	r22, Z
    1bae:	71 81       	ldd	r23, Z+1	; 0x01
    1bb0:	80 e0       	ldi	r24, 0x00	; 0
    1bb2:	90 e0       	ldi	r25, 0x00	; 0
    1bb4:	0e 5f       	subi	r16, 0xFE	; 254
    1bb6:	1f 4f       	sbci	r17, 0xFF	; 255
    1bb8:	a3 01       	movw	r20, r6
    1bba:	33 d2       	rcall	.+1126   	; 0x2022 <__ultoa_invert>
    1bbc:	88 2e       	mov	r8, r24
    1bbe:	86 18       	sub	r8, r6
    1bc0:	fb 2d       	mov	r31, r11
    1bc2:	ff 77       	andi	r31, 0x7F	; 127
    1bc4:	3f 2e       	mov	r3, r31
    1bc6:	36 fe       	sbrs	r3, 6
    1bc8:	0d c0       	rjmp	.+26     	; 0x1be4 <vfprintf+0x2e4>
    1bca:	23 2d       	mov	r18, r3
    1bcc:	2e 7f       	andi	r18, 0xFE	; 254
    1bce:	a2 2e       	mov	r10, r18
    1bd0:	89 14       	cp	r8, r9
    1bd2:	58 f4       	brcc	.+22     	; 0x1bea <vfprintf+0x2ea>
    1bd4:	34 fe       	sbrs	r3, 4
    1bd6:	0b c0       	rjmp	.+22     	; 0x1bee <vfprintf+0x2ee>
    1bd8:	32 fc       	sbrc	r3, 2
    1bda:	09 c0       	rjmp	.+18     	; 0x1bee <vfprintf+0x2ee>
    1bdc:	83 2d       	mov	r24, r3
    1bde:	8e 7e       	andi	r24, 0xEE	; 238
    1be0:	a8 2e       	mov	r10, r24
    1be2:	05 c0       	rjmp	.+10     	; 0x1bee <vfprintf+0x2ee>
    1be4:	b8 2c       	mov	r11, r8
    1be6:	a3 2c       	mov	r10, r3
    1be8:	03 c0       	rjmp	.+6      	; 0x1bf0 <vfprintf+0x2f0>
    1bea:	b8 2c       	mov	r11, r8
    1bec:	01 c0       	rjmp	.+2      	; 0x1bf0 <vfprintf+0x2f0>
    1bee:	b9 2c       	mov	r11, r9
    1bf0:	a4 fe       	sbrs	r10, 4
    1bf2:	0f c0       	rjmp	.+30     	; 0x1c12 <vfprintf+0x312>
    1bf4:	fe 01       	movw	r30, r28
    1bf6:	e8 0d       	add	r30, r8
    1bf8:	f1 1d       	adc	r31, r1
    1bfa:	80 81       	ld	r24, Z
    1bfc:	80 33       	cpi	r24, 0x30	; 48
    1bfe:	21 f4       	brne	.+8      	; 0x1c08 <vfprintf+0x308>
    1c00:	9a 2d       	mov	r25, r10
    1c02:	99 7e       	andi	r25, 0xE9	; 233
    1c04:	a9 2e       	mov	r10, r25
    1c06:	09 c0       	rjmp	.+18     	; 0x1c1a <vfprintf+0x31a>
    1c08:	a2 fe       	sbrs	r10, 2
    1c0a:	06 c0       	rjmp	.+12     	; 0x1c18 <vfprintf+0x318>
    1c0c:	b3 94       	inc	r11
    1c0e:	b3 94       	inc	r11
    1c10:	04 c0       	rjmp	.+8      	; 0x1c1a <vfprintf+0x31a>
    1c12:	8a 2d       	mov	r24, r10
    1c14:	86 78       	andi	r24, 0x86	; 134
    1c16:	09 f0       	breq	.+2      	; 0x1c1a <vfprintf+0x31a>
    1c18:	b3 94       	inc	r11
    1c1a:	a3 fc       	sbrc	r10, 3
    1c1c:	10 c0       	rjmp	.+32     	; 0x1c3e <vfprintf+0x33e>
    1c1e:	a0 fe       	sbrs	r10, 0
    1c20:	06 c0       	rjmp	.+12     	; 0x1c2e <vfprintf+0x32e>
    1c22:	b2 14       	cp	r11, r2
    1c24:	80 f4       	brcc	.+32     	; 0x1c46 <vfprintf+0x346>
    1c26:	28 0c       	add	r2, r8
    1c28:	92 2c       	mov	r9, r2
    1c2a:	9b 18       	sub	r9, r11
    1c2c:	0d c0       	rjmp	.+26     	; 0x1c48 <vfprintf+0x348>
    1c2e:	b2 14       	cp	r11, r2
    1c30:	58 f4       	brcc	.+22     	; 0x1c48 <vfprintf+0x348>
    1c32:	b6 01       	movw	r22, r12
    1c34:	80 e2       	ldi	r24, 0x20	; 32
    1c36:	90 e0       	ldi	r25, 0x00	; 0
    1c38:	b8 d1       	rcall	.+880    	; 0x1faa <fputc>
    1c3a:	b3 94       	inc	r11
    1c3c:	f8 cf       	rjmp	.-16     	; 0x1c2e <vfprintf+0x32e>
    1c3e:	b2 14       	cp	r11, r2
    1c40:	18 f4       	brcc	.+6      	; 0x1c48 <vfprintf+0x348>
    1c42:	2b 18       	sub	r2, r11
    1c44:	02 c0       	rjmp	.+4      	; 0x1c4a <vfprintf+0x34a>
    1c46:	98 2c       	mov	r9, r8
    1c48:	21 2c       	mov	r2, r1
    1c4a:	a4 fe       	sbrs	r10, 4
    1c4c:	0f c0       	rjmp	.+30     	; 0x1c6c <vfprintf+0x36c>
    1c4e:	b6 01       	movw	r22, r12
    1c50:	80 e3       	ldi	r24, 0x30	; 48
    1c52:	90 e0       	ldi	r25, 0x00	; 0
    1c54:	aa d1       	rcall	.+852    	; 0x1faa <fputc>
    1c56:	a2 fe       	sbrs	r10, 2
    1c58:	16 c0       	rjmp	.+44     	; 0x1c86 <vfprintf+0x386>
    1c5a:	a1 fc       	sbrc	r10, 1
    1c5c:	03 c0       	rjmp	.+6      	; 0x1c64 <vfprintf+0x364>
    1c5e:	88 e7       	ldi	r24, 0x78	; 120
    1c60:	90 e0       	ldi	r25, 0x00	; 0
    1c62:	02 c0       	rjmp	.+4      	; 0x1c68 <vfprintf+0x368>
    1c64:	88 e5       	ldi	r24, 0x58	; 88
    1c66:	90 e0       	ldi	r25, 0x00	; 0
    1c68:	b6 01       	movw	r22, r12
    1c6a:	0c c0       	rjmp	.+24     	; 0x1c84 <vfprintf+0x384>
    1c6c:	8a 2d       	mov	r24, r10
    1c6e:	86 78       	andi	r24, 0x86	; 134
    1c70:	51 f0       	breq	.+20     	; 0x1c86 <vfprintf+0x386>
    1c72:	a1 fe       	sbrs	r10, 1
    1c74:	02 c0       	rjmp	.+4      	; 0x1c7a <vfprintf+0x37a>
    1c76:	8b e2       	ldi	r24, 0x2B	; 43
    1c78:	01 c0       	rjmp	.+2      	; 0x1c7c <vfprintf+0x37c>
    1c7a:	80 e2       	ldi	r24, 0x20	; 32
    1c7c:	a7 fc       	sbrc	r10, 7
    1c7e:	8d e2       	ldi	r24, 0x2D	; 45
    1c80:	b6 01       	movw	r22, r12
    1c82:	90 e0       	ldi	r25, 0x00	; 0
    1c84:	92 d1       	rcall	.+804    	; 0x1faa <fputc>
    1c86:	89 14       	cp	r8, r9
    1c88:	30 f4       	brcc	.+12     	; 0x1c96 <vfprintf+0x396>
    1c8a:	b6 01       	movw	r22, r12
    1c8c:	80 e3       	ldi	r24, 0x30	; 48
    1c8e:	90 e0       	ldi	r25, 0x00	; 0
    1c90:	8c d1       	rcall	.+792    	; 0x1faa <fputc>
    1c92:	9a 94       	dec	r9
    1c94:	f8 cf       	rjmp	.-16     	; 0x1c86 <vfprintf+0x386>
    1c96:	8a 94       	dec	r8
    1c98:	f3 01       	movw	r30, r6
    1c9a:	e8 0d       	add	r30, r8
    1c9c:	f1 1d       	adc	r31, r1
    1c9e:	80 81       	ld	r24, Z
    1ca0:	b6 01       	movw	r22, r12
    1ca2:	90 e0       	ldi	r25, 0x00	; 0
    1ca4:	82 d1       	rcall	.+772    	; 0x1faa <fputc>
    1ca6:	81 10       	cpse	r8, r1
    1ca8:	f6 cf       	rjmp	.-20     	; 0x1c96 <vfprintf+0x396>
    1caa:	22 20       	and	r2, r2
    1cac:	09 f4       	brne	.+2      	; 0x1cb0 <vfprintf+0x3b0>
    1cae:	4e ce       	rjmp	.-868    	; 0x194c <vfprintf+0x4c>
    1cb0:	b6 01       	movw	r22, r12
    1cb2:	80 e2       	ldi	r24, 0x20	; 32
    1cb4:	90 e0       	ldi	r25, 0x00	; 0
    1cb6:	79 d1       	rcall	.+754    	; 0x1faa <fputc>
    1cb8:	2a 94       	dec	r2
    1cba:	f7 cf       	rjmp	.-18     	; 0x1caa <vfprintf+0x3aa>
    1cbc:	f6 01       	movw	r30, r12
    1cbe:	86 81       	ldd	r24, Z+6	; 0x06
    1cc0:	97 81       	ldd	r25, Z+7	; 0x07
    1cc2:	02 c0       	rjmp	.+4      	; 0x1cc8 <vfprintf+0x3c8>
    1cc4:	8f ef       	ldi	r24, 0xFF	; 255
    1cc6:	9f ef       	ldi	r25, 0xFF	; 255
    1cc8:	2b 96       	adiw	r28, 0x0b	; 11
    1cca:	0f b6       	in	r0, 0x3f	; 63
    1ccc:	f8 94       	cli
    1cce:	de bf       	out	0x3e, r29	; 62
    1cd0:	0f be       	out	0x3f, r0	; 63
    1cd2:	cd bf       	out	0x3d, r28	; 61
    1cd4:	df 91       	pop	r29
    1cd6:	cf 91       	pop	r28
    1cd8:	1f 91       	pop	r17
    1cda:	0f 91       	pop	r16
    1cdc:	ff 90       	pop	r15
    1cde:	ef 90       	pop	r14
    1ce0:	df 90       	pop	r13
    1ce2:	cf 90       	pop	r12
    1ce4:	bf 90       	pop	r11
    1ce6:	af 90       	pop	r10
    1ce8:	9f 90       	pop	r9
    1cea:	8f 90       	pop	r8
    1cec:	7f 90       	pop	r7
    1cee:	6f 90       	pop	r6
    1cf0:	5f 90       	pop	r5
    1cf2:	4f 90       	pop	r4
    1cf4:	3f 90       	pop	r3
    1cf6:	2f 90       	pop	r2
    1cf8:	08 95       	ret

00001cfa <calloc>:
    1cfa:	0f 93       	push	r16
    1cfc:	1f 93       	push	r17
    1cfe:	cf 93       	push	r28
    1d00:	df 93       	push	r29
    1d02:	86 9f       	mul	r24, r22
    1d04:	80 01       	movw	r16, r0
    1d06:	87 9f       	mul	r24, r23
    1d08:	10 0d       	add	r17, r0
    1d0a:	96 9f       	mul	r25, r22
    1d0c:	10 0d       	add	r17, r0
    1d0e:	11 24       	eor	r1, r1
    1d10:	c8 01       	movw	r24, r16
    1d12:	0d d0       	rcall	.+26     	; 0x1d2e <malloc>
    1d14:	ec 01       	movw	r28, r24
    1d16:	00 97       	sbiw	r24, 0x00	; 0
    1d18:	21 f0       	breq	.+8      	; 0x1d22 <calloc+0x28>
    1d1a:	a8 01       	movw	r20, r16
    1d1c:	60 e0       	ldi	r22, 0x00	; 0
    1d1e:	70 e0       	ldi	r23, 0x00	; 0
    1d20:	32 d1       	rcall	.+612    	; 0x1f86 <memset>
    1d22:	ce 01       	movw	r24, r28
    1d24:	df 91       	pop	r29
    1d26:	cf 91       	pop	r28
    1d28:	1f 91       	pop	r17
    1d2a:	0f 91       	pop	r16
    1d2c:	08 95       	ret

00001d2e <malloc>:
    1d2e:	0f 93       	push	r16
    1d30:	1f 93       	push	r17
    1d32:	cf 93       	push	r28
    1d34:	df 93       	push	r29
    1d36:	82 30       	cpi	r24, 0x02	; 2
    1d38:	91 05       	cpc	r25, r1
    1d3a:	10 f4       	brcc	.+4      	; 0x1d40 <malloc+0x12>
    1d3c:	82 e0       	ldi	r24, 0x02	; 2
    1d3e:	90 e0       	ldi	r25, 0x00	; 0
    1d40:	e0 91 92 02 	lds	r30, 0x0292	; 0x800292 <__flp>
    1d44:	f0 91 93 02 	lds	r31, 0x0293	; 0x800293 <__flp+0x1>
    1d48:	20 e0       	ldi	r18, 0x00	; 0
    1d4a:	30 e0       	ldi	r19, 0x00	; 0
    1d4c:	a0 e0       	ldi	r26, 0x00	; 0
    1d4e:	b0 e0       	ldi	r27, 0x00	; 0
    1d50:	30 97       	sbiw	r30, 0x00	; 0
    1d52:	19 f1       	breq	.+70     	; 0x1d9a <malloc+0x6c>
    1d54:	40 81       	ld	r20, Z
    1d56:	51 81       	ldd	r21, Z+1	; 0x01
    1d58:	02 81       	ldd	r16, Z+2	; 0x02
    1d5a:	13 81       	ldd	r17, Z+3	; 0x03
    1d5c:	48 17       	cp	r20, r24
    1d5e:	59 07       	cpc	r21, r25
    1d60:	c8 f0       	brcs	.+50     	; 0x1d94 <malloc+0x66>
    1d62:	84 17       	cp	r24, r20
    1d64:	95 07       	cpc	r25, r21
    1d66:	69 f4       	brne	.+26     	; 0x1d82 <malloc+0x54>
    1d68:	10 97       	sbiw	r26, 0x00	; 0
    1d6a:	31 f0       	breq	.+12     	; 0x1d78 <malloc+0x4a>
    1d6c:	12 96       	adiw	r26, 0x02	; 2
    1d6e:	0c 93       	st	X, r16
    1d70:	12 97       	sbiw	r26, 0x02	; 2
    1d72:	13 96       	adiw	r26, 0x03	; 3
    1d74:	1c 93       	st	X, r17
    1d76:	27 c0       	rjmp	.+78     	; 0x1dc6 <malloc+0x98>
    1d78:	00 93 92 02 	sts	0x0292, r16	; 0x800292 <__flp>
    1d7c:	10 93 93 02 	sts	0x0293, r17	; 0x800293 <__flp+0x1>
    1d80:	22 c0       	rjmp	.+68     	; 0x1dc6 <malloc+0x98>
    1d82:	21 15       	cp	r18, r1
    1d84:	31 05       	cpc	r19, r1
    1d86:	19 f0       	breq	.+6      	; 0x1d8e <malloc+0x60>
    1d88:	42 17       	cp	r20, r18
    1d8a:	53 07       	cpc	r21, r19
    1d8c:	18 f4       	brcc	.+6      	; 0x1d94 <malloc+0x66>
    1d8e:	9a 01       	movw	r18, r20
    1d90:	bd 01       	movw	r22, r26
    1d92:	ef 01       	movw	r28, r30
    1d94:	df 01       	movw	r26, r30
    1d96:	f8 01       	movw	r30, r16
    1d98:	db cf       	rjmp	.-74     	; 0x1d50 <malloc+0x22>
    1d9a:	21 15       	cp	r18, r1
    1d9c:	31 05       	cpc	r19, r1
    1d9e:	f9 f0       	breq	.+62     	; 0x1dde <malloc+0xb0>
    1da0:	28 1b       	sub	r18, r24
    1da2:	39 0b       	sbc	r19, r25
    1da4:	24 30       	cpi	r18, 0x04	; 4
    1da6:	31 05       	cpc	r19, r1
    1da8:	80 f4       	brcc	.+32     	; 0x1dca <malloc+0x9c>
    1daa:	8a 81       	ldd	r24, Y+2	; 0x02
    1dac:	9b 81       	ldd	r25, Y+3	; 0x03
    1dae:	61 15       	cp	r22, r1
    1db0:	71 05       	cpc	r23, r1
    1db2:	21 f0       	breq	.+8      	; 0x1dbc <malloc+0x8e>
    1db4:	fb 01       	movw	r30, r22
    1db6:	93 83       	std	Z+3, r25	; 0x03
    1db8:	82 83       	std	Z+2, r24	; 0x02
    1dba:	04 c0       	rjmp	.+8      	; 0x1dc4 <malloc+0x96>
    1dbc:	90 93 93 02 	sts	0x0293, r25	; 0x800293 <__flp+0x1>
    1dc0:	80 93 92 02 	sts	0x0292, r24	; 0x800292 <__flp>
    1dc4:	fe 01       	movw	r30, r28
    1dc6:	32 96       	adiw	r30, 0x02	; 2
    1dc8:	44 c0       	rjmp	.+136    	; 0x1e52 <malloc+0x124>
    1dca:	fe 01       	movw	r30, r28
    1dcc:	e2 0f       	add	r30, r18
    1dce:	f3 1f       	adc	r31, r19
    1dd0:	81 93       	st	Z+, r24
    1dd2:	91 93       	st	Z+, r25
    1dd4:	22 50       	subi	r18, 0x02	; 2
    1dd6:	31 09       	sbc	r19, r1
    1dd8:	39 83       	std	Y+1, r19	; 0x01
    1dda:	28 83       	st	Y, r18
    1ddc:	3a c0       	rjmp	.+116    	; 0x1e52 <malloc+0x124>
    1dde:	20 91 90 02 	lds	r18, 0x0290	; 0x800290 <__brkval>
    1de2:	30 91 91 02 	lds	r19, 0x0291	; 0x800291 <__brkval+0x1>
    1de6:	23 2b       	or	r18, r19
    1de8:	41 f4       	brne	.+16     	; 0x1dfa <malloc+0xcc>
    1dea:	20 91 02 02 	lds	r18, 0x0202	; 0x800202 <__malloc_heap_start>
    1dee:	30 91 03 02 	lds	r19, 0x0203	; 0x800203 <__malloc_heap_start+0x1>
    1df2:	30 93 91 02 	sts	0x0291, r19	; 0x800291 <__brkval+0x1>
    1df6:	20 93 90 02 	sts	0x0290, r18	; 0x800290 <__brkval>
    1dfa:	20 91 00 02 	lds	r18, 0x0200	; 0x800200 <__data_start>
    1dfe:	30 91 01 02 	lds	r19, 0x0201	; 0x800201 <__data_start+0x1>
    1e02:	21 15       	cp	r18, r1
    1e04:	31 05       	cpc	r19, r1
    1e06:	41 f4       	brne	.+16     	; 0x1e18 <malloc+0xea>
    1e08:	2d b7       	in	r18, 0x3d	; 61
    1e0a:	3e b7       	in	r19, 0x3e	; 62
    1e0c:	40 91 04 02 	lds	r20, 0x0204	; 0x800204 <__malloc_margin>
    1e10:	50 91 05 02 	lds	r21, 0x0205	; 0x800205 <__malloc_margin+0x1>
    1e14:	24 1b       	sub	r18, r20
    1e16:	35 0b       	sbc	r19, r21
    1e18:	e0 91 90 02 	lds	r30, 0x0290	; 0x800290 <__brkval>
    1e1c:	f0 91 91 02 	lds	r31, 0x0291	; 0x800291 <__brkval+0x1>
    1e20:	e2 17       	cp	r30, r18
    1e22:	f3 07       	cpc	r31, r19
    1e24:	a0 f4       	brcc	.+40     	; 0x1e4e <malloc+0x120>
    1e26:	2e 1b       	sub	r18, r30
    1e28:	3f 0b       	sbc	r19, r31
    1e2a:	28 17       	cp	r18, r24
    1e2c:	39 07       	cpc	r19, r25
    1e2e:	78 f0       	brcs	.+30     	; 0x1e4e <malloc+0x120>
    1e30:	ac 01       	movw	r20, r24
    1e32:	4e 5f       	subi	r20, 0xFE	; 254
    1e34:	5f 4f       	sbci	r21, 0xFF	; 255
    1e36:	24 17       	cp	r18, r20
    1e38:	35 07       	cpc	r19, r21
    1e3a:	48 f0       	brcs	.+18     	; 0x1e4e <malloc+0x120>
    1e3c:	4e 0f       	add	r20, r30
    1e3e:	5f 1f       	adc	r21, r31
    1e40:	50 93 91 02 	sts	0x0291, r21	; 0x800291 <__brkval+0x1>
    1e44:	40 93 90 02 	sts	0x0290, r20	; 0x800290 <__brkval>
    1e48:	81 93       	st	Z+, r24
    1e4a:	91 93       	st	Z+, r25
    1e4c:	02 c0       	rjmp	.+4      	; 0x1e52 <malloc+0x124>
    1e4e:	e0 e0       	ldi	r30, 0x00	; 0
    1e50:	f0 e0       	ldi	r31, 0x00	; 0
    1e52:	cf 01       	movw	r24, r30
    1e54:	df 91       	pop	r29
    1e56:	cf 91       	pop	r28
    1e58:	1f 91       	pop	r17
    1e5a:	0f 91       	pop	r16
    1e5c:	08 95       	ret

00001e5e <free>:
    1e5e:	cf 93       	push	r28
    1e60:	df 93       	push	r29
    1e62:	00 97       	sbiw	r24, 0x00	; 0
    1e64:	09 f4       	brne	.+2      	; 0x1e68 <free+0xa>
    1e66:	81 c0       	rjmp	.+258    	; 0x1f6a <free+0x10c>
    1e68:	fc 01       	movw	r30, r24
    1e6a:	32 97       	sbiw	r30, 0x02	; 2
    1e6c:	13 82       	std	Z+3, r1	; 0x03
    1e6e:	12 82       	std	Z+2, r1	; 0x02
    1e70:	a0 91 92 02 	lds	r26, 0x0292	; 0x800292 <__flp>
    1e74:	b0 91 93 02 	lds	r27, 0x0293	; 0x800293 <__flp+0x1>
    1e78:	10 97       	sbiw	r26, 0x00	; 0
    1e7a:	81 f4       	brne	.+32     	; 0x1e9c <free+0x3e>
    1e7c:	20 81       	ld	r18, Z
    1e7e:	31 81       	ldd	r19, Z+1	; 0x01
    1e80:	82 0f       	add	r24, r18
    1e82:	93 1f       	adc	r25, r19
    1e84:	20 91 90 02 	lds	r18, 0x0290	; 0x800290 <__brkval>
    1e88:	30 91 91 02 	lds	r19, 0x0291	; 0x800291 <__brkval+0x1>
    1e8c:	28 17       	cp	r18, r24
    1e8e:	39 07       	cpc	r19, r25
    1e90:	51 f5       	brne	.+84     	; 0x1ee6 <free+0x88>
    1e92:	f0 93 91 02 	sts	0x0291, r31	; 0x800291 <__brkval+0x1>
    1e96:	e0 93 90 02 	sts	0x0290, r30	; 0x800290 <__brkval>
    1e9a:	67 c0       	rjmp	.+206    	; 0x1f6a <free+0x10c>
    1e9c:	ed 01       	movw	r28, r26
    1e9e:	20 e0       	ldi	r18, 0x00	; 0
    1ea0:	30 e0       	ldi	r19, 0x00	; 0
    1ea2:	ce 17       	cp	r28, r30
    1ea4:	df 07       	cpc	r29, r31
    1ea6:	40 f4       	brcc	.+16     	; 0x1eb8 <free+0x5a>
    1ea8:	4a 81       	ldd	r20, Y+2	; 0x02
    1eaa:	5b 81       	ldd	r21, Y+3	; 0x03
    1eac:	9e 01       	movw	r18, r28
    1eae:	41 15       	cp	r20, r1
    1eb0:	51 05       	cpc	r21, r1
    1eb2:	f1 f0       	breq	.+60     	; 0x1ef0 <free+0x92>
    1eb4:	ea 01       	movw	r28, r20
    1eb6:	f5 cf       	rjmp	.-22     	; 0x1ea2 <free+0x44>
    1eb8:	d3 83       	std	Z+3, r29	; 0x03
    1eba:	c2 83       	std	Z+2, r28	; 0x02
    1ebc:	40 81       	ld	r20, Z
    1ebe:	51 81       	ldd	r21, Z+1	; 0x01
    1ec0:	84 0f       	add	r24, r20
    1ec2:	95 1f       	adc	r25, r21
    1ec4:	c8 17       	cp	r28, r24
    1ec6:	d9 07       	cpc	r29, r25
    1ec8:	59 f4       	brne	.+22     	; 0x1ee0 <free+0x82>
    1eca:	88 81       	ld	r24, Y
    1ecc:	99 81       	ldd	r25, Y+1	; 0x01
    1ece:	84 0f       	add	r24, r20
    1ed0:	95 1f       	adc	r25, r21
    1ed2:	02 96       	adiw	r24, 0x02	; 2
    1ed4:	91 83       	std	Z+1, r25	; 0x01
    1ed6:	80 83       	st	Z, r24
    1ed8:	8a 81       	ldd	r24, Y+2	; 0x02
    1eda:	9b 81       	ldd	r25, Y+3	; 0x03
    1edc:	93 83       	std	Z+3, r25	; 0x03
    1ede:	82 83       	std	Z+2, r24	; 0x02
    1ee0:	21 15       	cp	r18, r1
    1ee2:	31 05       	cpc	r19, r1
    1ee4:	29 f4       	brne	.+10     	; 0x1ef0 <free+0x92>
    1ee6:	f0 93 93 02 	sts	0x0293, r31	; 0x800293 <__flp+0x1>
    1eea:	e0 93 92 02 	sts	0x0292, r30	; 0x800292 <__flp>
    1eee:	3d c0       	rjmp	.+122    	; 0x1f6a <free+0x10c>
    1ef0:	e9 01       	movw	r28, r18
    1ef2:	fb 83       	std	Y+3, r31	; 0x03
    1ef4:	ea 83       	std	Y+2, r30	; 0x02
    1ef6:	49 91       	ld	r20, Y+
    1ef8:	59 91       	ld	r21, Y+
    1efa:	c4 0f       	add	r28, r20
    1efc:	d5 1f       	adc	r29, r21
    1efe:	ec 17       	cp	r30, r28
    1f00:	fd 07       	cpc	r31, r29
    1f02:	61 f4       	brne	.+24     	; 0x1f1c <free+0xbe>
    1f04:	80 81       	ld	r24, Z
    1f06:	91 81       	ldd	r25, Z+1	; 0x01
    1f08:	84 0f       	add	r24, r20
    1f0a:	95 1f       	adc	r25, r21
    1f0c:	02 96       	adiw	r24, 0x02	; 2
    1f0e:	e9 01       	movw	r28, r18
    1f10:	99 83       	std	Y+1, r25	; 0x01
    1f12:	88 83       	st	Y, r24
    1f14:	82 81       	ldd	r24, Z+2	; 0x02
    1f16:	93 81       	ldd	r25, Z+3	; 0x03
    1f18:	9b 83       	std	Y+3, r25	; 0x03
    1f1a:	8a 83       	std	Y+2, r24	; 0x02
    1f1c:	e0 e0       	ldi	r30, 0x00	; 0
    1f1e:	f0 e0       	ldi	r31, 0x00	; 0
    1f20:	12 96       	adiw	r26, 0x02	; 2
    1f22:	8d 91       	ld	r24, X+
    1f24:	9c 91       	ld	r25, X
    1f26:	13 97       	sbiw	r26, 0x03	; 3
    1f28:	00 97       	sbiw	r24, 0x00	; 0
    1f2a:	19 f0       	breq	.+6      	; 0x1f32 <free+0xd4>
    1f2c:	fd 01       	movw	r30, r26
    1f2e:	dc 01       	movw	r26, r24
    1f30:	f7 cf       	rjmp	.-18     	; 0x1f20 <free+0xc2>
    1f32:	8d 91       	ld	r24, X+
    1f34:	9c 91       	ld	r25, X
    1f36:	11 97       	sbiw	r26, 0x01	; 1
    1f38:	9d 01       	movw	r18, r26
    1f3a:	2e 5f       	subi	r18, 0xFE	; 254
    1f3c:	3f 4f       	sbci	r19, 0xFF	; 255
    1f3e:	82 0f       	add	r24, r18
    1f40:	93 1f       	adc	r25, r19
    1f42:	20 91 90 02 	lds	r18, 0x0290	; 0x800290 <__brkval>
    1f46:	30 91 91 02 	lds	r19, 0x0291	; 0x800291 <__brkval+0x1>
    1f4a:	28 17       	cp	r18, r24
    1f4c:	39 07       	cpc	r19, r25
    1f4e:	69 f4       	brne	.+26     	; 0x1f6a <free+0x10c>
    1f50:	30 97       	sbiw	r30, 0x00	; 0
    1f52:	29 f4       	brne	.+10     	; 0x1f5e <free+0x100>
    1f54:	10 92 93 02 	sts	0x0293, r1	; 0x800293 <__flp+0x1>
    1f58:	10 92 92 02 	sts	0x0292, r1	; 0x800292 <__flp>
    1f5c:	02 c0       	rjmp	.+4      	; 0x1f62 <free+0x104>
    1f5e:	13 82       	std	Z+3, r1	; 0x03
    1f60:	12 82       	std	Z+2, r1	; 0x02
    1f62:	b0 93 91 02 	sts	0x0291, r27	; 0x800291 <__brkval+0x1>
    1f66:	a0 93 90 02 	sts	0x0290, r26	; 0x800290 <__brkval>
    1f6a:	df 91       	pop	r29
    1f6c:	cf 91       	pop	r28
    1f6e:	08 95       	ret

00001f70 <strnlen_P>:
    1f70:	fc 01       	movw	r30, r24
    1f72:	05 90       	lpm	r0, Z+
    1f74:	61 50       	subi	r22, 0x01	; 1
    1f76:	70 40       	sbci	r23, 0x00	; 0
    1f78:	01 10       	cpse	r0, r1
    1f7a:	d8 f7       	brcc	.-10     	; 0x1f72 <strnlen_P+0x2>
    1f7c:	80 95       	com	r24
    1f7e:	90 95       	com	r25
    1f80:	8e 0f       	add	r24, r30
    1f82:	9f 1f       	adc	r25, r31
    1f84:	08 95       	ret

00001f86 <memset>:
    1f86:	dc 01       	movw	r26, r24
    1f88:	01 c0       	rjmp	.+2      	; 0x1f8c <memset+0x6>
    1f8a:	6d 93       	st	X+, r22
    1f8c:	41 50       	subi	r20, 0x01	; 1
    1f8e:	50 40       	sbci	r21, 0x00	; 0
    1f90:	e0 f7       	brcc	.-8      	; 0x1f8a <memset+0x4>
    1f92:	08 95       	ret

00001f94 <strnlen>:
    1f94:	fc 01       	movw	r30, r24
    1f96:	61 50       	subi	r22, 0x01	; 1
    1f98:	70 40       	sbci	r23, 0x00	; 0
    1f9a:	01 90       	ld	r0, Z+
    1f9c:	01 10       	cpse	r0, r1
    1f9e:	d8 f7       	brcc	.-10     	; 0x1f96 <strnlen+0x2>
    1fa0:	80 95       	com	r24
    1fa2:	90 95       	com	r25
    1fa4:	8e 0f       	add	r24, r30
    1fa6:	9f 1f       	adc	r25, r31
    1fa8:	08 95       	ret

00001faa <fputc>:
    1faa:	0f 93       	push	r16
    1fac:	1f 93       	push	r17
    1fae:	cf 93       	push	r28
    1fb0:	df 93       	push	r29
    1fb2:	fb 01       	movw	r30, r22
    1fb4:	23 81       	ldd	r18, Z+3	; 0x03
    1fb6:	21 fd       	sbrc	r18, 1
    1fb8:	03 c0       	rjmp	.+6      	; 0x1fc0 <fputc+0x16>
    1fba:	8f ef       	ldi	r24, 0xFF	; 255
    1fbc:	9f ef       	ldi	r25, 0xFF	; 255
    1fbe:	2c c0       	rjmp	.+88     	; 0x2018 <__DATA_REGION_LENGTH__+0x18>
    1fc0:	22 ff       	sbrs	r18, 2
    1fc2:	16 c0       	rjmp	.+44     	; 0x1ff0 <fputc+0x46>
    1fc4:	46 81       	ldd	r20, Z+6	; 0x06
    1fc6:	57 81       	ldd	r21, Z+7	; 0x07
    1fc8:	24 81       	ldd	r18, Z+4	; 0x04
    1fca:	35 81       	ldd	r19, Z+5	; 0x05
    1fcc:	42 17       	cp	r20, r18
    1fce:	53 07       	cpc	r21, r19
    1fd0:	44 f4       	brge	.+16     	; 0x1fe2 <fputc+0x38>
    1fd2:	a0 81       	ld	r26, Z
    1fd4:	b1 81       	ldd	r27, Z+1	; 0x01
    1fd6:	9d 01       	movw	r18, r26
    1fd8:	2f 5f       	subi	r18, 0xFF	; 255
    1fda:	3f 4f       	sbci	r19, 0xFF	; 255
    1fdc:	31 83       	std	Z+1, r19	; 0x01
    1fde:	20 83       	st	Z, r18
    1fe0:	8c 93       	st	X, r24
    1fe2:	26 81       	ldd	r18, Z+6	; 0x06
    1fe4:	37 81       	ldd	r19, Z+7	; 0x07
    1fe6:	2f 5f       	subi	r18, 0xFF	; 255
    1fe8:	3f 4f       	sbci	r19, 0xFF	; 255
    1fea:	37 83       	std	Z+7, r19	; 0x07
    1fec:	26 83       	std	Z+6, r18	; 0x06
    1fee:	14 c0       	rjmp	.+40     	; 0x2018 <__DATA_REGION_LENGTH__+0x18>
    1ff0:	8b 01       	movw	r16, r22
    1ff2:	ec 01       	movw	r28, r24
    1ff4:	fb 01       	movw	r30, r22
    1ff6:	00 84       	ldd	r0, Z+8	; 0x08
    1ff8:	f1 85       	ldd	r31, Z+9	; 0x09
    1ffa:	e0 2d       	mov	r30, r0
    1ffc:	19 95       	eicall
    1ffe:	89 2b       	or	r24, r25
    2000:	e1 f6       	brne	.-72     	; 0x1fba <fputc+0x10>
    2002:	d8 01       	movw	r26, r16
    2004:	16 96       	adiw	r26, 0x06	; 6
    2006:	8d 91       	ld	r24, X+
    2008:	9c 91       	ld	r25, X
    200a:	17 97       	sbiw	r26, 0x07	; 7
    200c:	01 96       	adiw	r24, 0x01	; 1
    200e:	17 96       	adiw	r26, 0x07	; 7
    2010:	9c 93       	st	X, r25
    2012:	8e 93       	st	-X, r24
    2014:	16 97       	sbiw	r26, 0x06	; 6
    2016:	ce 01       	movw	r24, r28
    2018:	df 91       	pop	r29
    201a:	cf 91       	pop	r28
    201c:	1f 91       	pop	r17
    201e:	0f 91       	pop	r16
    2020:	08 95       	ret

00002022 <__ultoa_invert>:
    2022:	fa 01       	movw	r30, r20
    2024:	aa 27       	eor	r26, r26
    2026:	28 30       	cpi	r18, 0x08	; 8
    2028:	51 f1       	breq	.+84     	; 0x207e <__ultoa_invert+0x5c>
    202a:	20 31       	cpi	r18, 0x10	; 16
    202c:	81 f1       	breq	.+96     	; 0x208e <__ultoa_invert+0x6c>
    202e:	e8 94       	clt
    2030:	6f 93       	push	r22
    2032:	6e 7f       	andi	r22, 0xFE	; 254
    2034:	6e 5f       	subi	r22, 0xFE	; 254
    2036:	7f 4f       	sbci	r23, 0xFF	; 255
    2038:	8f 4f       	sbci	r24, 0xFF	; 255
    203a:	9f 4f       	sbci	r25, 0xFF	; 255
    203c:	af 4f       	sbci	r26, 0xFF	; 255
    203e:	b1 e0       	ldi	r27, 0x01	; 1
    2040:	3e d0       	rcall	.+124    	; 0x20be <__ultoa_invert+0x9c>
    2042:	b4 e0       	ldi	r27, 0x04	; 4
    2044:	3c d0       	rcall	.+120    	; 0x20be <__ultoa_invert+0x9c>
    2046:	67 0f       	add	r22, r23
    2048:	78 1f       	adc	r23, r24
    204a:	89 1f       	adc	r24, r25
    204c:	9a 1f       	adc	r25, r26
    204e:	a1 1d       	adc	r26, r1
    2050:	68 0f       	add	r22, r24
    2052:	79 1f       	adc	r23, r25
    2054:	8a 1f       	adc	r24, r26
    2056:	91 1d       	adc	r25, r1
    2058:	a1 1d       	adc	r26, r1
    205a:	6a 0f       	add	r22, r26
    205c:	71 1d       	adc	r23, r1
    205e:	81 1d       	adc	r24, r1
    2060:	91 1d       	adc	r25, r1
    2062:	a1 1d       	adc	r26, r1
    2064:	20 d0       	rcall	.+64     	; 0x20a6 <__ultoa_invert+0x84>
    2066:	09 f4       	brne	.+2      	; 0x206a <__ultoa_invert+0x48>
    2068:	68 94       	set
    206a:	3f 91       	pop	r19
    206c:	2a e0       	ldi	r18, 0x0A	; 10
    206e:	26 9f       	mul	r18, r22
    2070:	11 24       	eor	r1, r1
    2072:	30 19       	sub	r19, r0
    2074:	30 5d       	subi	r19, 0xD0	; 208
    2076:	31 93       	st	Z+, r19
    2078:	de f6       	brtc	.-74     	; 0x2030 <__ultoa_invert+0xe>
    207a:	cf 01       	movw	r24, r30
    207c:	08 95       	ret
    207e:	46 2f       	mov	r20, r22
    2080:	47 70       	andi	r20, 0x07	; 7
    2082:	40 5d       	subi	r20, 0xD0	; 208
    2084:	41 93       	st	Z+, r20
    2086:	b3 e0       	ldi	r27, 0x03	; 3
    2088:	0f d0       	rcall	.+30     	; 0x20a8 <__ultoa_invert+0x86>
    208a:	c9 f7       	brne	.-14     	; 0x207e <__ultoa_invert+0x5c>
    208c:	f6 cf       	rjmp	.-20     	; 0x207a <__ultoa_invert+0x58>
    208e:	46 2f       	mov	r20, r22
    2090:	4f 70       	andi	r20, 0x0F	; 15
    2092:	40 5d       	subi	r20, 0xD0	; 208
    2094:	4a 33       	cpi	r20, 0x3A	; 58
    2096:	18 f0       	brcs	.+6      	; 0x209e <__ultoa_invert+0x7c>
    2098:	49 5d       	subi	r20, 0xD9	; 217
    209a:	31 fd       	sbrc	r19, 1
    209c:	40 52       	subi	r20, 0x20	; 32
    209e:	41 93       	st	Z+, r20
    20a0:	02 d0       	rcall	.+4      	; 0x20a6 <__ultoa_invert+0x84>
    20a2:	a9 f7       	brne	.-22     	; 0x208e <__ultoa_invert+0x6c>
    20a4:	ea cf       	rjmp	.-44     	; 0x207a <__ultoa_invert+0x58>
    20a6:	b4 e0       	ldi	r27, 0x04	; 4
    20a8:	a6 95       	lsr	r26
    20aa:	97 95       	ror	r25
    20ac:	87 95       	ror	r24
    20ae:	77 95       	ror	r23
    20b0:	67 95       	ror	r22
    20b2:	ba 95       	dec	r27
    20b4:	c9 f7       	brne	.-14     	; 0x20a8 <__ultoa_invert+0x86>
    20b6:	00 97       	sbiw	r24, 0x00	; 0
    20b8:	61 05       	cpc	r22, r1
    20ba:	71 05       	cpc	r23, r1
    20bc:	08 95       	ret
    20be:	9b 01       	movw	r18, r22
    20c0:	ac 01       	movw	r20, r24
    20c2:	0a 2e       	mov	r0, r26
    20c4:	06 94       	lsr	r0
    20c6:	57 95       	ror	r21
    20c8:	47 95       	ror	r20
    20ca:	37 95       	ror	r19
    20cc:	27 95       	ror	r18
    20ce:	ba 95       	dec	r27
    20d0:	c9 f7       	brne	.-14     	; 0x20c4 <__ultoa_invert+0xa2>
    20d2:	62 0f       	add	r22, r18
    20d4:	73 1f       	adc	r23, r19
    20d6:	84 1f       	adc	r24, r20
    20d8:	95 1f       	adc	r25, r21
    20da:	a0 1d       	adc	r26, r0
    20dc:	08 95       	ret

000020de <_exit>:
    20de:	f8 94       	cli

000020e0 <__stop_program>:
    20e0:	ff cf       	rjmp	.-2      	; 0x20e0 <__stop_program>
