Timing Violation Report Max Delay Analysis

SmartTime Version v11.5 SP2
Microsemi Corporation - Microsemi Libero Software Release v11.5 SP2 (Version 11.5.2.6)
Date: Wed Oct 28 14:50:34 2015


Design: TOP_COMET
Family: ProASIC3E
Die: A3PE1500
Package: 208 PQFP
Temperature: COM
Voltage: COM
Speed Grade: STD
Design State: Post-Layout
Data source: Silicon verified
Min Operating Condition: BEST
Max Operating Condition: WORST
Using Enhanced Min Delay Analysis
Scenario for Timing Analysis: Primary


Path 1
  From:                        U31A_TFC_CMD_TX/START_RISE:CLK
  To:                          U31A_TFC_CMD_TX/START_FALL:D
  Delay (ns):                  2.003
  Slack (ns):                  -0.203
  Arrival (ns):                3.096
  Required (ns):               2.893

Path 2
  From:                        U22A_TFC_CMD_TX/START_RISE:CLK
  To:                          U22A_TFC_CMD_TX/START_FALL:D
  Delay (ns):                  1.819
  Slack (ns):                  -0.026
  Arrival (ns):                2.967
  Required (ns):               2.941

Path 3
  From:                        U32A_TFC_CMD_TX/START_RISE:CLK
  To:                          U32A_TFC_CMD_TX/START_FALL:D
  Delay (ns):                  1.796
  Slack (ns):                  -0.004
  Arrival (ns):                2.940
  Required (ns):               2.936

Path 4
  From:                        U21A_TFC_CMD_TX/START_RISE:CLK
  To:                          U21A_TFC_CMD_TX/START_FALL:D
  Delay (ns):                  1.766
  Slack (ns):                  0.067
  Arrival (ns):                2.853
  Required (ns):               2.920

Path 5
  From:                        U33A_TFC_CMD_TX/SER_OUT_FDEL:CLK
  To:                          U33B_DDR_TFC/\\BIBUF_LVDS[0]\\/U0/U1:DF
  Delay (ns):                  2.213
  Slack (ns):                  0.125
  Arrival (ns):                3.342
  Required (ns):               3.467

Path 6
  From:                        U28A_TFC_CMD_TX/START_RISE:CLK
  To:                          U28A_TFC_CMD_TX/START_FALL:D
  Delay (ns):                  1.647
  Slack (ns):                  0.143
  Arrival (ns):                2.746
  Required (ns):               2.889

Path 7
  From:                        U33A_TFC_CMD_TX/SER_OUT_FDEL:CLK
  To:                          U33B_DDR_TFC/_BIBUF_LVDS[0]_/U0/U3:DF
  Delay (ns):                  2.201
  Slack (ns):                  0.162
  Arrival (ns):                3.330
  Required (ns):               3.492

Path 8
  From:                        U23A_TFC_CMD_TX/SER_OUT_FDEL:CLK
  To:                          U23B_DDR_TFC/\\BIBUF_LVDS[0]\\/U0/U1:DF
  Delay (ns):                  1.925
  Slack (ns):                  0.231
  Arrival (ns):                3.122
  Required (ns):               3.353

Path 9
  From:                        U24A_TFC_CMD_TX/SER_OUT_FDEL:CLK
  To:                          U24B_DDR_TFC/\\BIBUF_LVDS[0]\\/U0/U1:DF
  Delay (ns):                  1.820
  Slack (ns):                  0.318
  Arrival (ns):                3.035
  Required (ns):               3.353

Path 10
  From:                        U23A_TFC_CMD_TX/SER_OUT_FDEL:CLK
  To:                          U23B_DDR_TFC/_BIBUF_LVDS[0]_/U0/U3:DF
  Delay (ns):                  1.820
  Slack (ns):                  0.336
  Arrival (ns):                3.017
  Required (ns):               3.353

Path 11
  From:                        U25A_TFC_CMD_TX/SER_OUT_FDEL:CLK
  To:                          U25B_DDR_TFC/\\BIBUF_LVDS[0]\\/U0/U1:DF
  Delay (ns):                  1.825
  Slack (ns):                  0.338
  Arrival (ns):                3.051
  Required (ns):               3.389

Path 12
  From:                        U10_TFC_CMD_TX/SER_OUT_FDEL:CLK
  To:                          U11_DDR_TFC/BIBUF_LVDS_0/U0/U1:DF
  Delay (ns):                  1.785
  Slack (ns):                  0.371
  Arrival (ns):                2.982
  Required (ns):               3.353

Path 13
  From:                        U21A_TFC_CMD_TX/SER_OUT_FDEL:CLK
  To:                          U21B_DDR_TFC/_BIBUF_LVDS[0]_/U0/U3:DF
  Delay (ns):                  1.785
  Slack (ns):                  0.371
  Arrival (ns):                2.982
  Required (ns):               3.353

Path 14
  From:                        U22A_TFC_CMD_TX/SER_OUT_FDEL:CLK
  To:                          U22B_DDR_TFC/_BIBUF_LVDS[0]_/U0/U3:DF
  Delay (ns):                  1.785
  Slack (ns):                  0.371
  Arrival (ns):                2.982
  Required (ns):               3.353

Path 15
  From:                        U20A_TFC_CMD_TX/SER_OUT_FDEL:CLK
  To:                          U20B_DDR_TFC/_BIBUF_LVDS[0]_/U0/U3:DF
  Delay (ns):                  1.785
  Slack (ns):                  0.371
  Arrival (ns):                2.982
  Required (ns):               3.353

Path 16
  From:                        U29A_TFC_CMD_TX/SER_OUT_FDEL:CLK
  To:                          U29B_DDR_TFC/\\BIBUF_LVDS[0]\\/U0/U1:DF
  Delay (ns):                  1.787
  Slack (ns):                  0.374
  Arrival (ns):                2.993
  Required (ns):               3.367

Path 17
  From:                        U24A_TFC_CMD_TX/SER_OUT_FDEL:CLK
  To:                          U24B_DDR_TFC/_BIBUF_LVDS[0]_/U0/U3:DF
  Delay (ns):                  1.763
  Slack (ns):                  0.375
  Arrival (ns):                2.978
  Required (ns):               3.353

Path 18
  From:                        U25A_TFC_CMD_TX/SER_OUT_FDEL:CLK
  To:                          U25B_DDR_TFC/_BIBUF_LVDS[0]_/U0/U3:DF
  Delay (ns):                  1.785
  Slack (ns):                  0.378
  Arrival (ns):                3.011
  Required (ns):               3.389

Path 19
  From:                        U26A_TFC_CMD_TX/SER_OUT_FDEL:CLK
  To:                          U26B_DDR_TFC/_BIBUF_LVDS[0]_/U0/U3:DF
  Delay (ns):                  1.785
  Slack (ns):                  0.378
  Arrival (ns):                3.011
  Required (ns):               3.389

Path 20
  From:                        U10_TFC_CMD_TX/SER_OUT_FDEL:CLK
  To:                          U11_DDR_TFC/BIBUF_LVDS_0/U0/U3:DF
  Delay (ns):                  1.763
  Slack (ns):                  0.393
  Arrival (ns):                2.960
  Required (ns):               3.353

Path 21
  From:                        U21A_TFC_CMD_TX/SER_OUT_FDEL:CLK
  To:                          U21B_DDR_TFC/\\BIBUF_LVDS[0]\\/U0/U1:DF
  Delay (ns):                  1.763
  Slack (ns):                  0.393
  Arrival (ns):                2.960
  Required (ns):               3.353

Path 22
  From:                        U22A_TFC_CMD_TX/SER_OUT_FDEL:CLK
  To:                          U22B_DDR_TFC/\\BIBUF_LVDS[0]\\/U0/U1:DF
  Delay (ns):                  1.763
  Slack (ns):                  0.393
  Arrival (ns):                2.960
  Required (ns):               3.353

Path 23
  From:                        U20A_TFC_CMD_TX/SER_OUT_FDEL:CLK
  To:                          U20B_DDR_TFC/\\BIBUF_LVDS[0]\\/U0/U1:DF
  Delay (ns):                  1.763
  Slack (ns):                  0.393
  Arrival (ns):                2.960
  Required (ns):               3.353

Path 24
  From:                        U29A_TFC_CMD_TX/SER_OUT_FDEL:CLK
  To:                          U29B_DDR_TFC/_BIBUF_LVDS[0]_/U0/U3:DF
  Delay (ns):                  1.765
  Slack (ns):                  0.396
  Arrival (ns):                2.971
  Required (ns):               3.367

Path 25
  From:                        U26A_TFC_CMD_TX/SER_OUT_FDEL:CLK
  To:                          U26B_DDR_TFC/\\BIBUF_LVDS[0]\\/U0/U1:DF
  Delay (ns):                  1.763
  Slack (ns):                  0.400
  Arrival (ns):                2.989
  Required (ns):               3.389

Path 26
  From:                        U28A_TFC_CMD_TX/SER_OUT_FDEL:CLK
  To:                          U28B_DDR_TFC/_BIBUF_LVDS[0]_/U0/U3:DF
  Delay (ns):                  1.781
  Slack (ns):                  0.410
  Arrival (ns):                2.947
  Required (ns):               3.357

Path 27
  From:                        U29A_TFC_CMD_TX/START_RISE:CLK
  To:                          U29A_TFC_CMD_TX/START_FALL:D
  Delay (ns):                  1.308
  Slack (ns):                  0.476
  Arrival (ns):                2.417
  Required (ns):               2.893

Path 28
  From:                        U30A_TFC_CMD_TX/START_RISE:CLK
  To:                          U30A_TFC_CMD_TX/START_FALL:D
  Delay (ns):                  1.308
  Slack (ns):                  0.489
  Arrival (ns):                2.426
  Required (ns):               2.915

Path 29
  From:                        U27A_TFC_CMD_TX/SER_OUT_FDEL:CLK
  To:                          U27B_DDR_TFC/\\BIBUF_LVDS[0]\\/U0/U1:DF
  Delay (ns):                  1.642
  Slack (ns):                  0.548
  Arrival (ns):                2.809
  Required (ns):               3.357

Path 30
  From:                        U31A_TFC_CMD_TX/SER_OUT_FDEL:CLK
  To:                          U31B_DDR_TFC/\\BIBUF_LVDS[0]\\/U0/U1:DF
  Delay (ns):                  1.642
  Slack (ns):                  0.548
  Arrival (ns):                2.809
  Required (ns):               3.357

Path 31
  From:                        U30A_TFC_CMD_TX/SER_OUT_FDEL:CLK
  To:                          U30B_DDR_TFC/\\BIBUF_LVDS[0]\\/U0/U1:DF
  Delay (ns):                  1.642
  Slack (ns):                  0.548
  Arrival (ns):                2.809
  Required (ns):               3.357

Path 32
  From:                        U25A_TFC_CMD_TX/START_RISE:CLK
  To:                          U25A_TFC_CMD_TX/START_FALL:D
  Delay (ns):                  1.249
  Slack (ns):                  0.553
  Arrival (ns):                2.359
  Required (ns):               2.912

Path 33
  From:                        U10_TFC_CMD_TX/START_RISE:CLK
  To:                          U10_TFC_CMD_TX/START_FALL:D
  Delay (ns):                  1.246
  Slack (ns):                  0.554
  Arrival (ns):                2.355
  Required (ns):               2.909

Path 34
  From:                        U26A_TFC_CMD_TX/START_RISE:CLK
  To:                          U26A_TFC_CMD_TX/START_FALL:D
  Delay (ns):                  1.240
  Slack (ns):                  0.557
  Arrival (ns):                2.367
  Required (ns):               2.924

Path 35
  From:                        U32A_TFC_CMD_TX/SER_OUT_FDEL:CLK
  To:                          U32B_DDR_TFC/_BIBUF_LVDS[0]_/U0/U3:DF
  Delay (ns):                  1.601
  Slack (ns):                  0.558
  Arrival (ns):                2.730
  Required (ns):               3.288

Path 36
  From:                        U27A_TFC_CMD_TX/START_RISE:CLK
  To:                          U27A_TFC_CMD_TX/START_FALL:D
  Delay (ns):                  1.238
  Slack (ns):                  0.560
  Arrival (ns):                2.349
  Required (ns):               2.909

Path 37
  From:                        U23A_TFC_CMD_TX/START_RISE:CLK
  To:                          U23A_TFC_CMD_TX/START_FALL:D
  Delay (ns):                  1.238
  Slack (ns):                  0.562
  Arrival (ns):                2.347
  Required (ns):               2.909

Path 38
  From:                        U27A_TFC_CMD_TX/SER_OUT_FDEL:CLK
  To:                          U27B_DDR_TFC/_BIBUF_LVDS[0]_/U0/U3:DF
  Delay (ns):                  1.622
  Slack (ns):                  0.568
  Arrival (ns):                2.789
  Required (ns):               3.357

Path 39
  From:                        U31A_TFC_CMD_TX/SER_OUT_FDEL:CLK
  To:                          U31B_DDR_TFC/_BIBUF_LVDS[0]_/U0/U3:DF
  Delay (ns):                  1.622
  Slack (ns):                  0.568
  Arrival (ns):                2.789
  Required (ns):               3.357

Path 40
  From:                        U30A_TFC_CMD_TX/SER_OUT_FDEL:CLK
  To:                          U30B_DDR_TFC/_BIBUF_LVDS[0]_/U0/U3:DF
  Delay (ns):                  1.622
  Slack (ns):                  0.568
  Arrival (ns):                2.789
  Required (ns):               3.357

Path 41
  From:                        U33A_TFC_CMD_TX/START_RISE:CLK
  To:                          U33A_TFC_CMD_TX/START_FALL:D
  Delay (ns):                  1.181
  Slack (ns):                  0.615
  Arrival (ns):                2.288
  Required (ns):               2.903

Path 42
  From:                        U24A_TFC_CMD_TX/START_RISE:CLK
  To:                          U24A_TFC_CMD_TX/START_FALL:D
  Delay (ns):                  1.172
  Slack (ns):                  0.627
  Arrival (ns):                2.286
  Required (ns):               2.913

Path 43
  From:                        U28A_TFC_CMD_TX/SER_OUT_FDEL:CLK
  To:                          U28B_DDR_TFC/\\BIBUF_LVDS[0]\\/U0/U1:DF
  Delay (ns):                  1.462
  Slack (ns):                  0.729
  Arrival (ns):                2.628
  Required (ns):               3.357

Path 44
  From:                        U32A_TFC_CMD_TX/SER_OUT_FDEL:CLK
  To:                          U32B_DDR_TFC/\\BIBUF_LVDS[0]\\/U0/U1:DF
  Delay (ns):                  1.429
  Slack (ns):                  0.730
  Arrival (ns):                2.558
  Required (ns):               3.288

Path 45
  From:                        U20A_TFC_CMD_TX/START_RISE:CLK
  To:                          U20A_TFC_CMD_TX/START_FALL:D
  Delay (ns):                  1.060
  Slack (ns):                  0.739
  Arrival (ns):                2.174
  Required (ns):               2.913

Path 46
  From:                        U29A_TFC_CMD_TX/START_FALL:CLK
  To:                          U29A_TFC_CMD_TX/SER_CMD_WORD_F[3]:D
  Delay (ns):                  3.325
  Slack (ns):                  0.957
  Arrival (ns):                4.431
  Required (ns):               5.388

Path 47
  From:                        U11_DDR_TFC/BIBUF_LVDS_0/U0/U1:ICLK
  To:                          U13C_M_TFC_RX/Q_F[0]:D
  Delay (ns):                  1.386
  Slack (ns):                  1.042
  Arrival (ns):                2.573
  Required (ns):               3.615

Path 48
  From:                        U23A_TFC_CMD_TX/SER_CMD_WORD_R[2]:CLK
  To:                          U23A_TFC_CMD_TX/SER_CMD_WORD_R[3]:D
  Delay (ns):                  3.368
  Slack (ns):                  1.093
  Arrival (ns):                4.455
  Required (ns):               5.548

Path 49
  From:                        U50_PATTERNS/REG_STATE[1]:CLK
  To:                          U50_PATTERNS/USB_RD_BI_ret_5[0]/U1:D
  Delay (ns):                  14.994
  Slack (ns):                  1.140
  Arrival (ns):                16.103
  Required (ns):               17.243

Path 50
  From:                        U23A_TFC_CMD_TX/START_RISE:CLK
  To:                          U23A_TFC_CMD_TX/SER_CMD_WORD_R[3]:D
  Delay (ns):                  3.199
  Slack (ns):                  1.205
  Arrival (ns):                4.308
  Required (ns):               5.513

Path 51
  From:                        U20A_TFC_CMD_TX/START_FALL:CLK
  To:                          U20A_TFC_CMD_TX/SER_CMD_WORD_F[1]:D
  Delay (ns):                  3.069
  Slack (ns):                  1.218
  Arrival (ns):                4.195
  Required (ns):               5.413

Path 52
  From:                        U10_TFC_CMD_TX/SER_CMD_WORD_R[3]:CLK
  To:                          U10_TFC_CMD_TX/SER_OUT_RI:D
  Delay (ns):                  3.187
  Slack (ns):                  1.223
  Arrival (ns):                4.290
  Required (ns):               5.513

Path 53
  From:                        U32A_TFC_CMD_TX/CLK40M_GEN_DEL0:CLK
  To:                          U32A_TFC_CMD_TX/START_RISE:D
  Delay (ns):                  3.262
  Slack (ns):                  1.260
  Arrival (ns):                4.345
  Required (ns):               5.605

Path 54
  From:                        U23A_TFC_CMD_TX/SER_OUT_RDEL:CLK
  To:                          U23B_DDR_TFC/_BIBUF_LVDS[0]_/U0/U3:DR
  Delay (ns):                  3.397
  Slack (ns):                  1.263
  Arrival (ns):                4.576
  Required (ns):               5.839

Path 55
  From:                        U25A_TFC_CMD_TX/SER_CMD_WORD_F[2]:CLK
  To:                          U25A_TFC_CMD_TX/SER_CMD_WORD_F[3]:D
  Delay (ns):                  2.940
  Slack (ns):                  1.333
  Arrival (ns):                4.065
  Required (ns):               5.398

Path 56
  From:                        U25A_TFC_CMD_TX/START_FALL:CLK
  To:                          U25A_TFC_CMD_TX/SER_CMD_WORD_F[3]:D
  Delay (ns):                  2.903
  Slack (ns):                  1.370
  Arrival (ns):                4.028
  Required (ns):               5.398

Path 57
  From:                        U50_PATTERNS/U3_USB_DAT_BUS/\\BIBUF_F_24U[1]\\/U0/U1:ICLK
  To:                          U50_PATTERNS/USB_RD_BI_ret_5[0]/U1:D
  Delay (ns):                  14.641
  Slack (ns):                  1.407
  Arrival (ns):                15.801
  Required (ns):               17.208

Path 58
  From:                        U10_TFC_CMD_TX/SER_OUT_FI:CLK
  To:                          U10_TFC_CMD_TX/SER_OUT_FDEL:D
  Delay (ns):                  2.973
  Slack (ns):                  1.410
  Arrival (ns):                4.074
  Required (ns):               5.484

Path 59
  From:                        U20A_TFC_CMD_TX/START_FALL:CLK
  To:                          U20A_TFC_CMD_TX/SER_CMD_WORD_F[2]:D
  Delay (ns):                  2.841
  Slack (ns):                  1.446
  Arrival (ns):                3.967
  Required (ns):               5.413

Path 60
  From:                        U22A_TFC_CMD_TX/SER_OUT_RDEL:CLK
  To:                          U22B_DDR_TFC/_BIBUF_LVDS[0]_/U0/U3:DR
  Delay (ns):                  3.292
  Slack (ns):                  1.456
  Arrival (ns):                4.383
  Required (ns):               5.839

Path 61
  From:                        P_USB_TXE_B_pad/U0/U1:ICLK
  To:                          U50_PATTERNS/WR_USB_ADBUS_ret_14[1]/U1:D
  Delay (ns):                  14.648
  Slack (ns):                  1.459
  Arrival (ns):                15.808
  Required (ns):               17.267

Path 62
  From:                        U29A_TFC_CMD_TX/SER_CMD_WORD_F[2]:CLK
  To:                          U29A_TFC_CMD_TX/SER_CMD_WORD_F[3]:D
  Delay (ns):                  2.796
  Slack (ns):                  1.486
  Arrival (ns):                3.902
  Required (ns):               5.388

Path 63
  From:                        U20A_TFC_CMD_TX/START_RISE:CLK
  To:                          U20A_TFC_CMD_TX/SER_CMD_WORD_R[3]:D
  Delay (ns):                  2.911
  Slack (ns):                  1.493
  Arrival (ns):                4.025
  Required (ns):               5.518

Path 64
  From:                        U31A_TFC_CMD_TX/START_FALL:CLK
  To:                          U31A_TFC_CMD_TX/SER_CMD_WORD_F[1]:D
  Delay (ns):                  2.758
  Slack (ns):                  1.520
  Arrival (ns):                3.864
  Required (ns):               5.384

Path 65
  From:                        U29A_TFC_CMD_TX/CLK40M_GEN_DEL0:CLK
  To:                          U29A_TFC_CMD_TX/START_RISE:D
  Delay (ns):                  2.930
  Slack (ns):                  1.553
  Arrival (ns):                4.017
  Required (ns):               5.570

Path 66
  From:                        U21A_TFC_CMD_TX/START_RISE:CLK
  To:                          U21A_TFC_CMD_TX/SER_CMD_WORD_R[3]:D
  Delay (ns):                  2.858
  Slack (ns):                  1.568
  Arrival (ns):                3.945
  Required (ns):               5.513

Path 67
  From:                        U20A_TFC_CMD_TX/START_FALL:CLK
  To:                          U20A_TFC_CMD_TX/SER_CMD_WORD_F[3]:D
  Delay (ns):                  2.700
  Slack (ns):                  1.587
  Arrival (ns):                3.826
  Required (ns):               5.413

Path 68
  From:                        U25A_TFC_CMD_TX/CLK40M_GEN_DEL0:CLK
  To:                          U25A_TFC_CMD_TX/START_RISE:D
  Delay (ns):                  2.895
  Slack (ns):                  1.589
  Arrival (ns):                3.982
  Required (ns):               5.571

Path 69
  From:                        U10_TFC_CMD_TX/SER_CMD_WORD_F[3]:CLK
  To:                          U10_TFC_CMD_TX/SER_OUT_FI:D
  Delay (ns):                  2.656
  Slack (ns):                  1.610
  Arrival (ns):                3.778
  Required (ns):               5.388

Path 70
  From:                        U24A_TFC_CMD_TX/START_FALL:CLK
  To:                          U24A_TFC_CMD_TX/SER_CMD_WORD_F[3]:D
  Delay (ns):                  2.677
  Slack (ns):                  1.610
  Arrival (ns):                3.803
  Required (ns):               5.413

Path 71
  From:                        U28A_TFC_CMD_TX/START_FALL:CLK
  To:                          U28A_TFC_CMD_TX/SER_CMD_WORD_F[2]:D
  Delay (ns):                  2.675
  Slack (ns):                  1.612
  Arrival (ns):                3.777
  Required (ns):               5.389

Path 72
  From:                        U32A_TFC_CMD_TX/START_FALL:CLK
  To:                          U32A_TFC_CMD_TX/SER_CMD_WORD_F[2]:D
  Delay (ns):                  2.656
  Slack (ns):                  1.631
  Arrival (ns):                3.805
  Required (ns):               5.436

Path 73
  From:                        U24A_TFC_CMD_TX/SER_CMD_WORD_F[2]:CLK
  To:                          U24A_TFC_CMD_TX/SER_CMD_WORD_F[3]:D
  Delay (ns):                  2.652
  Slack (ns):                  1.635
  Arrival (ns):                3.778
  Required (ns):               5.413

Path 74
  From:                        U23A_TFC_CMD_TX/SER_OUT_RDEL:CLK
  To:                          U23B_DDR_TFC/\\BIBUF_LVDS[0]\\/U0/U1:DR
  Delay (ns):                  3.015
  Slack (ns):                  1.645
  Arrival (ns):                4.194
  Required (ns):               5.839

Path 75
  From:                        U31A_TFC_CMD_TX/START_FALL:CLK
  To:                          U31A_TFC_CMD_TX/SER_CMD_WORD_F[3]:D
  Delay (ns):                  2.644
  Slack (ns):                  1.650
  Arrival (ns):                3.750
  Required (ns):               5.400

Path 76
  From:                        P_USB_TXE_B_pad/U0/U1:ICLK
  To:                          U50_PATTERNS/WR_USB_ADBUS_ret_0[1]/U1:D
  Delay (ns):                  14.432
  Slack (ns):                  1.656
  Arrival (ns):                15.592
  Required (ns):               17.248

Path 77
  From:                        U22A_TFC_CMD_TX/SER_OUT_RDEL:CLK
  To:                          U22B_DDR_TFC/\\BIBUF_LVDS[0]\\/U0/U1:DR
  Delay (ns):                  3.090
  Slack (ns):                  1.658
  Arrival (ns):                4.181
  Required (ns):               5.839

Path 78
  From:                        U21A_TFC_CMD_TX/SER_OUT_FI:CLK
  To:                          U21A_TFC_CMD_TX/SER_OUT_FDEL:D
  Delay (ns):                  2.692
  Slack (ns):                  1.665
  Arrival (ns):                3.819
  Required (ns):               5.484

Path 79
  From:                        U27A_TFC_CMD_TX/SER_CMD_WORD_F[2]:CLK
  To:                          U27A_TFC_CMD_TX/SER_CMD_WORD_F[3]:D
  Delay (ns):                  2.599
  Slack (ns):                  1.704
  Arrival (ns):                3.701
  Required (ns):               5.405

Path 80
  From:                        U31A_TFC_CMD_TX/START_FALL:CLK
  To:                          U31A_TFC_CMD_TX/SER_CMD_WORD_F[2]:D
  Delay (ns):                  2.574
  Slack (ns):                  1.714
  Arrival (ns):                3.680
  Required (ns):               5.394

Path 81
  From:                        U27A_TFC_CMD_TX/START_FALL:CLK
  To:                          U27A_TFC_CMD_TX/SER_CMD_WORD_F[3]:D
  Delay (ns):                  2.560
  Slack (ns):                  1.723
  Arrival (ns):                3.682
  Required (ns):               5.405

Path 82
  From:                        U28A_TFC_CMD_TX/START_FALL:CLK
  To:                          U28A_TFC_CMD_TX/SER_CMD_WORD_F[1]:D
  Delay (ns):                  2.563
  Slack (ns):                  1.724
  Arrival (ns):                3.665
  Required (ns):               5.389

Path 83
  From:                        U20A_TFC_CMD_TX/START_RISE:CLK
  To:                          U20A_TFC_CMD_TX/SER_CMD_WORD_R[2]:D
  Delay (ns):                  2.633
  Slack (ns):                  1.776
  Arrival (ns):                3.747
  Required (ns):               5.523

Path 84
  From:                        U50_PATTERNS/U3_USB_DAT_BUS/\\BIBUF_F_24U[5]\\/U0/U1:ICLK
  To:                          U50_PATTERNS/USB_RD_BI_ret_5[0]/U1:D
  Delay (ns):                  14.256
  Slack (ns):                  1.792
  Arrival (ns):                15.416
  Required (ns):               17.208

Path 85
  From:                        U29A_TFC_CMD_TX/START_FALL:CLK
  To:                          U29A_TFC_CMD_TX/SER_CMD_WORD_F[2]:D
  Delay (ns):                  2.487
  Slack (ns):                  1.800
  Arrival (ns):                3.593
  Required (ns):               5.393

Path 86
  From:                        U50_PATTERNS/U3_USB_DAT_BUS/\\BIBUF_F_24U[0]\\/U0/U1:ICLK
  To:                          U50_PATTERNS/USB_RD_BI_ret_5[0]/U1:D
  Delay (ns):                  14.230
  Slack (ns):                  1.818
  Arrival (ns):                15.390
  Required (ns):               17.208

Path 87
  From:                        U32A_TFC_CMD_TX/SER_OUT_RI:CLK
  To:                          U32A_TFC_CMD_TX/SER_OUT_RDEL:D
  Delay (ns):                  2.572
  Slack (ns):                  1.828
  Arrival (ns):                3.716
  Required (ns):               5.544

Path 88
  From:                        U32A_TFC_CMD_TX/START_FALL:CLK
  To:                          U32A_TFC_CMD_TX/SER_CMD_WORD_F[3]:D
  Delay (ns):                  2.417
  Slack (ns):                  1.843
  Arrival (ns):                3.566
  Required (ns):               5.409

Path 89
  From:                        U20A_TFC_CMD_TX/START_RISE:CLK
  To:                          U20A_TFC_CMD_TX/SER_CMD_WORD_R[1]:D
  Delay (ns):                  2.550
  Slack (ns):                  1.859
  Arrival (ns):                3.664
  Required (ns):               5.523

Path 90
  From:                        U22A_TFC_CMD_TX/START_RISE:CLK
  To:                          U22A_TFC_CMD_TX/SER_CMD_WORD_R[3]:D
  Delay (ns):                  2.565
  Slack (ns):                  1.861
  Arrival (ns):                3.713
  Required (ns):               5.574

Path 91
  From:                        U22A_TFC_CMD_TX/START_RISE:CLK
  To:                          U22A_TFC_CMD_TX/SER_CMD_WORD_R[2]:D
  Delay (ns):                  2.565
  Slack (ns):                  1.861
  Arrival (ns):                3.713
  Required (ns):               5.574

Path 92
  From:                        U10_TFC_CMD_TX/SER_OUT_RI:CLK
  To:                          U10_TFC_CMD_TX/SER_OUT_RDEL:D
  Delay (ns):                  2.563
  Slack (ns):                  1.863
  Arrival (ns):                3.650
  Required (ns):               5.513

Path 93
  From:                        U29A_TFC_CMD_TX/SER_OUT_FI:CLK
  To:                          U29A_TFC_CMD_TX/SER_OUT_FDEL:D
  Delay (ns):                  2.528
  Slack (ns):                  1.864
  Arrival (ns):                3.629
  Required (ns):               5.493

Path 94
  From:                        U21A_TFC_CMD_TX/START_RISE:CLK
  To:                          U21A_TFC_CMD_TX/SER_CMD_WORD_R[2]:D
  Delay (ns):                  2.525
  Slack (ns):                  1.912
  Arrival (ns):                3.612
  Required (ns):               5.524

Path 95
  From:                        U31A_TFC_CMD_TX/START_RISE:CLK
  To:                          U31A_TFC_CMD_TX/SER_CMD_WORD_R[1]:D
  Delay (ns):                  2.542
  Slack (ns):                  1.925
  Arrival (ns):                3.635
  Required (ns):               5.560

Path 96
  From:                        U50_PATTERNS/REG_STATE[1]:CLK
  To:                          U50_PATTERNS/USB_RD_BI_ret_5[3]/U1:D
  Delay (ns):                  14.178
  Slack (ns):                  1.956
  Arrival (ns):                15.287
  Required (ns):               17.243

Path 97
  From:                        U50_PATTERNS/REG_STATE[1]:CLK
  To:                          U50_PATTERNS/USB_RD_BI_ret_5[7]/U1:D
  Delay (ns):                  14.178
  Slack (ns):                  1.956
  Arrival (ns):                15.287
  Required (ns):               17.243

Path 98
  From:                        U29A_TFC_CMD_TX/SER_OUT_RI:CLK
  To:                          U29A_TFC_CMD_TX/SER_OUT_RDEL:D
  Delay (ns):                  2.450
  Slack (ns):                  1.960
  Arrival (ns):                3.559
  Required (ns):               5.519

Path 99
  From:                        U10_TFC_CMD_TX/START_RISE:CLK
  To:                          U10_TFC_CMD_TX/SER_CMD_WORD_R[3]:D
  Delay (ns):                  2.470
  Slack (ns):                  1.985
  Arrival (ns):                3.579
  Required (ns):               5.564

Path 100
  From:                        U50_PATTERNS/REG_STATE[1]:CLK
  To:                          U50_PATTERNS/USB_RD_BI_ret_3[9]/U1:D
  Delay (ns):                  14.187
  Slack (ns):                  1.987
  Arrival (ns):                15.296
  Required (ns):               17.283

