Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Oct 22 15:17:57 2024
| Host         : RGWIN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file a3_FPGA_timing_summary_routed.rpt -pb a3_FPGA_timing_summary_routed.pb -rpx a3_FPGA_timing_summary_routed.rpx -warn_on_violation
| Design       : a3_FPGA
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  41          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (41)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (65)
5. checking no_input_delay (11)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (41)
-------------------------
 There are 41 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (65)
-------------------------------------------------
 There are 65 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   84          inf        0.000                      0                   84           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            84 Endpoints
Min Delay            84 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LFSR0/out_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.294ns  (logic 4.670ns (50.241%)  route 4.625ns (49.759%))
  Logic Levels:           4  (FDRE=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDRE                         0.000     0.000 r  LFSR0/out_reg[7]/C
    SLICE_X0Y9           FDRE (Prop_fdre_C_Q)         0.419     0.419 r  LFSR0/out_reg[7]/Q
                         net (fo=6, routed)           2.731     3.150    SCD0/a3/Q[0]
    SLICE_X65Y26         LUT6 (Prop_lut6_I0_O)        0.296     3.446 r  SCD0/a3/seg_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.000     3.446    SCD0/b3/seg[3]
    SLICE_X65Y26         MUXF7 (Prop_muxf7_I1_O)      0.245     3.691 r  SCD0/b3/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.894     5.585    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.710     9.294 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.294    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LFSR0/out_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.093ns  (logic 4.640ns (51.033%)  route 4.452ns (48.967%))
  Logic Levels:           4  (FDRE=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDRE                         0.000     0.000 r  LFSR0/out_reg[7]/C
    SLICE_X0Y9           FDRE (Prop_fdre_C_Q)         0.419     0.419 r  LFSR0/out_reg[7]/Q
                         net (fo=6, routed)           2.504     2.923    SCD0/a3/Q[0]
    SLICE_X64Y25         LUT6 (Prop_lut6_I0_O)        0.296     3.219 r  SCD0/a3/seg_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.000     3.219    SCD0/b2/seg[1]
    SLICE_X64Y25         MUXF7 (Prop_muxf7_I1_O)      0.247     3.466 r  SCD0/b2/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.949     5.414    seg_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.678     9.093 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.093    seg[1]
    V5                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LFSR0/out_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.047ns  (logic 4.618ns (51.039%)  route 4.430ns (48.961%))
  Logic Levels:           4  (FDRE=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDRE                         0.000     0.000 r  LFSR0/out_reg[7]/C
    SLICE_X0Y9           FDRE (Prop_fdre_C_Q)         0.419     0.419 r  LFSR0/out_reg[7]/Q
                         net (fo=6, routed)           2.588     3.007    SCD0/a3/Q[0]
    SLICE_X63Y25         LUT6 (Prop_lut6_I0_O)        0.296     3.303 r  SCD0/a3/seg_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.000     3.303    SCD0/b1/seg[6]
    SLICE_X63Y25         MUXF7 (Prop_muxf7_I1_O)      0.217     3.520 r  SCD0/b1/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.842     5.362    seg_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.686     9.047 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.047    seg[6]
    W7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LFSR0/out_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.992ns  (logic 4.627ns (51.455%)  route 4.365ns (48.545%))
  Logic Levels:           4  (FDRE=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDRE                         0.000     0.000 r  LFSR0/out_reg[7]/C
    SLICE_X0Y9           FDRE (Prop_fdre_C_Q)         0.419     0.419 r  LFSR0/out_reg[7]/Q
                         net (fo=6, routed)           2.326     2.745    SCD0/a3/Q[0]
    SLICE_X65Y26         LUT6 (Prop_lut6_I0_O)        0.296     3.041 r  SCD0/a3/seg_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.000     3.041    SCD0/b1/seg[2]
    SLICE_X65Y26         MUXF7 (Prop_muxf7_I1_O)      0.217     3.258 r  SCD0/b1/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.039     5.297    seg_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.695     8.992 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.992    seg[2]
    U5                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SCD0/b0/out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            b_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.321ns  (logic 3.960ns (47.589%)  route 4.361ns (52.411%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE                         0.000     0.000 r  SCD0/b0/out_reg/C
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  SCD0/b0/out_reg/Q
                         net (fo=15, routed)          4.361     4.817    b_out_OBUF[0]
    V13                  OBUF (Prop_obuf_I_O)         3.504     8.321 r  b_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.321    b_out[0]
    V13                                                               r  b_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SCD0/a3/out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.943ns  (logic 4.498ns (56.634%)  route 3.445ns (43.366%))
  Logic Levels:           4  (FDRE=1 LUT5=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE                         0.000     0.000 r  SCD0/a3/out_reg/C
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  SCD0/a3/out_reg/Q
                         net (fo=17, routed)          1.180     1.636    SCD0/a1/seg_OBUF[0]_inst_i_1_0
    SLICE_X64Y26         LUT5 (Prop_lut5_I3_O)        0.124     1.760 r  SCD0/a1/seg_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.000     1.760    SCD0/b1/seg[0]
    SLICE_X64Y26         MUXF7 (Prop_muxf7_I1_O)      0.214     1.974 r  SCD0/b1/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.265     4.239    seg_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.704     7.943 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.943    seg[0]
    U7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CLK_GEN_AN/cnt_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.669ns  (logic 4.502ns (58.710%)  route 3.166ns (41.290%))
  Logic Levels:           4  (FDRE=1 LUT5=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE                         0.000     0.000 r  CLK_GEN_AN/cnt_reg[17]/C
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  CLK_GEN_AN/cnt_reg[17]/Q
                         net (fo=19, routed)          1.220     1.676    SCD0/b2/clk_AN[0]
    SLICE_X65Y27         LUT5 (Prop_lut5_I4_O)        0.124     1.800 r  SCD0/b2/seg_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.000     1.800    SCD0/b2/seg_OBUF[4]_inst_i_2_n_0
    SLICE_X65Y27         MUXF7 (Prop_muxf7_I0_O)      0.212     2.012 r  SCD0/b2/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.946     3.958    seg_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.710     7.669 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.669    seg[4]
    U8                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SCD0/a2/out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.601ns  (logic 4.496ns (59.150%)  route 3.105ns (40.850%))
  Logic Levels:           4  (FDRE=1 LUT5=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDRE                         0.000     0.000 r  SCD0/a2/out_reg/C
    SLICE_X63Y27         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  SCD0/a2/out_reg/Q
                         net (fo=17, routed)          1.242     1.698    SCD0/a2/out_reg_0
    SLICE_X64Y25         LUT5 (Prop_lut5_I0_O)        0.124     1.822 r  SCD0/a2/seg_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.000     1.822    SCD0/b1/seg[5]
    SLICE_X64Y25         MUXF7 (Prop_muxf7_I1_O)      0.214     2.036 r  SCD0/b1/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.863     3.899    seg_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.702     7.601 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.601    seg[5]
    W6                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CLK_GEN_AN/cnt_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.504ns  (logic 4.326ns (57.657%)  route 3.177ns (42.343%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE                         0.000     0.000 r  CLK_GEN_AN/cnt_reg[18]/C
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  CLK_GEN_AN/cnt_reg[18]/Q
                         net (fo=12, routed)          1.497     1.953    CLK_GEN_AN/clk_AN[1]
    SLICE_X64Y26         LUT2 (Prop_lut2_I1_O)        0.153     2.106 r  CLK_GEN_AN/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.680     3.786    AN_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.717     7.504 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.504    AN[3]
    W4                                                                r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CLK_GEN_AN/cnt_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.402ns  (logic 4.316ns (58.309%)  route 3.086ns (41.691%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE                         0.000     0.000 r  CLK_GEN_AN/cnt_reg[17]/C
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  CLK_GEN_AN/cnt_reg[17]/Q
                         net (fo=19, routed)          1.221     1.677    CLK_GEN_AN/clk_AN[0]
    SLICE_X65Y27         LUT2 (Prop_lut2_I0_O)        0.154     1.831 r  CLK_GEN_AN/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.864     3.696    AN_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.706     7.402 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.402    AN[0]
    U2                                                                r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LFSR0/out_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LFSR0/out_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.304ns  (logic 0.227ns (74.785%)  route 0.077ns (25.215%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDRE                         0.000     0.000 r  LFSR0/out_reg[3]/C
    SLICE_X0Y10          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  LFSR0/out_reg[3]/Q
                         net (fo=2, routed)           0.077     0.205    LFSR0/out[3]
    SLICE_X0Y10          LUT6 (Prop_lut6_I3_O)        0.099     0.304 r  LFSR0/out[0]_i_1/O
                         net (fo=1, routed)           0.000     0.304    LFSR0/p_1_in[0]
    SLICE_X0Y10          FDRE                                         r  LFSR0/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DB1/DFF_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DB1/DFF_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.324ns  (logic 0.141ns (43.491%)  route 0.183ns (56.509%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE                         0.000     0.000 r  DB1/DFF_reg[2]/C
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DB1/DFF_reg[2]/Q
                         net (fo=3, routed)           0.183     0.324    DB1/DFF[2]
    SLICE_X0Y16          FDRE                                         r  DB1/DFF_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DB1/DFF_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DB1/DFF_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.329ns  (logic 0.141ns (42.917%)  route 0.188ns (57.083%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE                         0.000     0.000 r  DB1/DFF_reg[1]/C
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DB1/DFF_reg[1]/Q
                         net (fo=3, routed)           0.188     0.329    DB1/DFF[1]
    SLICE_X0Y16          FDRE                                         r  DB1/DFF_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DB1/DFF_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OP1/past_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.186ns (54.261%)  route 0.157ns (45.739%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE                         0.000     0.000 r  DB1/DFF_reg[3]/C
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DB1/DFF_reg[3]/Q
                         net (fo=2, routed)           0.157     0.298    DB1/DFF[3]
    SLICE_X0Y16          LUT4 (Prop_lut4_I2_O)        0.045     0.343 r  DB1/pb_d/O
                         net (fo=1, routed)           0.000     0.343    OP1/d_clk_d
    SLICE_X0Y16          FDRE                                         r  OP1/past_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DB1/DFF_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OP1/pb_1p_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.187ns (54.349%)  route 0.157ns (45.651%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE                         0.000     0.000 r  DB1/DFF_reg[1]/C
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DB1/DFF_reg[1]/Q
                         net (fo=3, routed)           0.157     0.298    DB1/DFF[1]
    SLICE_X0Y16          LUT5 (Prop_lut5_I3_O)        0.046     0.344 r  DB1/pb_1p_i_1/O
                         net (fo=1, routed)           0.000     0.344    OP1/pb_1p_reg_0
    SLICE_X0Y16          FDRE                                         r  OP1/pb_1p_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LFSR0/out_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LFSR0/out_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.183ns (51.463%)  route 0.173ns (48.537%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDRE                         0.000     0.000 r  LFSR0/out_reg[4]/C
    SLICE_X0Y9           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  LFSR0/out_reg[4]/Q
                         net (fo=1, routed)           0.173     0.314    LFSR0/out[4]
    SLICE_X0Y9           LUT3 (Prop_lut3_I2_O)        0.042     0.356 r  LFSR0/out[5]_i_1/O
                         net (fo=1, routed)           0.000     0.356    LFSR0/p_1_in[5]
    SLICE_X0Y9           FDRE                                         r  LFSR0/out_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CLK_GEN_AN/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CLK_GEN_AN/cnt_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE                         0.000     0.000 r  CLK_GEN_AN/cnt_reg[11]/C
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CLK_GEN_AN/cnt_reg[11]/Q
                         net (fo=1, routed)           0.108     0.249    CLK_GEN_AN/cnt_reg_n_0_[11]
    SLICE_X65Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  CLK_GEN_AN/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.357    CLK_GEN_AN/cnt_reg[8]_i_1_n_4
    SLICE_X65Y23         FDRE                                         r  CLK_GEN_AN/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CLK_GEN_AN/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CLK_GEN_AN/cnt_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE                         0.000     0.000 r  CLK_GEN_AN/cnt_reg[15]/C
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CLK_GEN_AN/cnt_reg[15]/Q
                         net (fo=1, routed)           0.108     0.249    CLK_GEN_AN/cnt_reg_n_0_[15]
    SLICE_X65Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  CLK_GEN_AN/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.357    CLK_GEN_AN/cnt_reg[12]_i_1_n_4
    SLICE_X65Y24         FDRE                                         r  CLK_GEN_AN/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CLK_GEN_AN/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CLK_GEN_AN/cnt_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDRE                         0.000     0.000 r  CLK_GEN_AN/cnt_reg[3]/C
    SLICE_X65Y21         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CLK_GEN_AN/cnt_reg[3]/Q
                         net (fo=1, routed)           0.108     0.249    CLK_GEN_AN/cnt_reg_n_0_[3]
    SLICE_X65Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  CLK_GEN_AN/cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.357    CLK_GEN_AN/cnt_reg[0]_i_1_n_4
    SLICE_X65Y21         FDRE                                         r  CLK_GEN_AN/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CLK_GEN_AN/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CLK_GEN_AN/cnt_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE                         0.000     0.000 r  CLK_GEN_AN/cnt_reg[7]/C
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CLK_GEN_AN/cnt_reg[7]/Q
                         net (fo=1, routed)           0.108     0.249    CLK_GEN_AN/cnt_reg_n_0_[7]
    SLICE_X65Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  CLK_GEN_AN/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.357    CLK_GEN_AN/cnt_reg[4]_i_1_n_4
    SLICE_X65Y22         FDRE                                         r  CLK_GEN_AN/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------





