
MiniPatchLambda_Bootloader.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000250  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000cb6c  08000250  08000250  00001250  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000110  0800cdbc  0800cdbc  0000ddbc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  0800cecc  0800cecc  0000decc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .fini_array   00000004  0800ced0  0800ced0  0000ded0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .data         00000109  20000000  0800ced4  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          0000ece8  2000010c  0800cfdd  0000e10c  2**2
                  ALLOC
  7 ._user_heap_stack 00000604  2000edf4  0800cfdd  0000edf4  2**0
                  ALLOC
  8 .ARM.attributes 00000036  00000000  00000000  0000e109  2**0
                  CONTENTS, READONLY
  9 .debug_info   0002587b  00000000  00000000  0000e13f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_abbrev 000052a7  00000000  00000000  000339ba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_aranges 00001f98  00000000  00000000  00038c68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_rnglists 00001838  00000000  00000000  0003ac00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_macro  0003c194  00000000  00000000  0003c438  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line   0002a858  00000000  00000000  000785cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_str    00168f37  00000000  00000000  000a2e24  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .comment      00000043  00000000  00000000  0020bd5b  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00008574  00000000  00000000  0020bda0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line_str 00000079  00000000  00000000  00214314  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000250 <__do_global_dtors_aux>:
 8000250:	b510      	push	{r4, lr}
 8000252:	4c05      	ldr	r4, [pc, #20]	@ (8000268 <__do_global_dtors_aux+0x18>)
 8000254:	7823      	ldrb	r3, [r4, #0]
 8000256:	b933      	cbnz	r3, 8000266 <__do_global_dtors_aux+0x16>
 8000258:	4b04      	ldr	r3, [pc, #16]	@ (800026c <__do_global_dtors_aux+0x1c>)
 800025a:	b113      	cbz	r3, 8000262 <__do_global_dtors_aux+0x12>
 800025c:	4804      	ldr	r0, [pc, #16]	@ (8000270 <__do_global_dtors_aux+0x20>)
 800025e:	f3af 8000 	nop.w
 8000262:	2301      	movs	r3, #1
 8000264:	7023      	strb	r3, [r4, #0]
 8000266:	bd10      	pop	{r4, pc}
 8000268:	2000010c 	.word	0x2000010c
 800026c:	00000000 	.word	0x00000000
 8000270:	0800cda4 	.word	0x0800cda4

08000274 <frame_dummy>:
 8000274:	b508      	push	{r3, lr}
 8000276:	4b03      	ldr	r3, [pc, #12]	@ (8000284 <frame_dummy+0x10>)
 8000278:	b11b      	cbz	r3, 8000282 <frame_dummy+0xe>
 800027a:	4903      	ldr	r1, [pc, #12]	@ (8000288 <frame_dummy+0x14>)
 800027c:	4803      	ldr	r0, [pc, #12]	@ (800028c <frame_dummy+0x18>)
 800027e:	f3af 8000 	nop.w
 8000282:	bd08      	pop	{r3, pc}
 8000284:	00000000 	.word	0x00000000
 8000288:	20000110 	.word	0x20000110
 800028c:	0800cda4 	.word	0x0800cda4

08000290 <AT24C32_Initialization>:
 */

#include "at24c32_driver.h"

HAL_StatusTypeDef AT24C32_Initialization(S_AT24C32_t *at24c32, I2C_HandleTypeDef *hi2c)
{
 8000290:	b580      	push	{r7, lr}
 8000292:	b082      	sub	sp, #8
 8000294:	af00      	add	r7, sp, #0
 8000296:	6078      	str	r0, [r7, #4]
 8000298:	6039      	str	r1, [r7, #0]
	HAL_GPIO_WritePin(IMU_VCC_ENABLE_GPIO_Port, 		IMU_VCC_ENABLE_Pin, 		GPIO_PIN_SET);
 800029a:	2201      	movs	r2, #1
 800029c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80002a0:	4810      	ldr	r0, [pc, #64]	@ (80002e4 <AT24C32_Initialization+0x54>)
 80002a2:	f005 fae3 	bl	800586c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(IMU_CS_GPIO_Port, 				IMU_CS_Pin, 				GPIO_PIN_SET);
 80002a6:	2201      	movs	r2, #1
 80002a8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80002ac:	480d      	ldr	r0, [pc, #52]	@ (80002e4 <AT24C32_Initialization+0x54>)
 80002ae:	f005 fadd 	bl	800586c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(MCU_EEPROM_VCC_ENABLE_GPIO_Port, 	MCU_EEPROM_VCC_ENABLE_Pin, 	GPIO_PIN_SET);
 80002b2:	2201      	movs	r2, #1
 80002b4:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80002b8:	480b      	ldr	r0, [pc, #44]	@ (80002e8 <AT24C32_Initialization+0x58>)
 80002ba:	f005 fad7 	bl	800586c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EEPROM_A2_GPIO_Port, 				EEPROM_A2_Pin, 				GPIO_PIN_SET);
 80002be:	2201      	movs	r2, #1
 80002c0:	2108      	movs	r1, #8
 80002c2:	480a      	ldr	r0, [pc, #40]	@ (80002ec <AT24C32_Initialization+0x5c>)
 80002c4:	f005 fad2 	bl	800586c <HAL_GPIO_WritePin>

	at24c32->i2c_handle 	= hi2c;
 80002c8:	687b      	ldr	r3, [r7, #4]
 80002ca:	683a      	ldr	r2, [r7, #0]
 80002cc:	601a      	str	r2, [r3, #0]
	at24c32->device_address	= AT24C32_I2C_ADDRESS_WRITE;
 80002ce:	687b      	ldr	r3, [r7, #4]
 80002d0:	22a8      	movs	r2, #168	@ 0xa8
 80002d2:	711a      	strb	r2, [r3, #4]

	return AT24C32_IsDeviceReady(at24c32);
 80002d4:	6878      	ldr	r0, [r7, #4]
 80002d6:	f000 f93d 	bl	8000554 <AT24C32_IsDeviceReady>
 80002da:	4603      	mov	r3, r0
}
 80002dc:	4618      	mov	r0, r3
 80002de:	3708      	adds	r7, #8
 80002e0:	46bd      	mov	sp, r7
 80002e2:	bd80      	pop	{r7, pc}
 80002e4:	42020400 	.word	0x42020400
 80002e8:	42020c00 	.word	0x42020c00
 80002ec:	42021000 	.word	0x42021000

080002f0 <AT24C32_WriteData>:
 */
HAL_StatusTypeDef AT24C32_WriteData( S_AT24C32_t *at24c32,
                                     uint16_t address,
                                     uint8_t * data,
                                     uint16_t length)
{
 80002f0:	b580      	push	{r7, lr}
 80002f2:	b08c      	sub	sp, #48	@ 0x30
 80002f4:	af04      	add	r7, sp, #16
 80002f6:	60f8      	str	r0, [r7, #12]
 80002f8:	607a      	str	r2, [r7, #4]
 80002fa:	461a      	mov	r2, r3
 80002fc:	460b      	mov	r3, r1
 80002fe:	817b      	strh	r3, [r7, #10]
 8000300:	4613      	mov	r3, r2
 8000302:	813b      	strh	r3, [r7, #8]
    uint16_t write_size;
    uint32_t start_time = HAL_GetTick();
 8000304:	f004 fece 	bl	80050a4 <HAL_GetTick>
 8000308:	61b8      	str	r0, [r7, #24]
    uint32_t timeout = 1000;
 800030a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800030e:	617b      	str	r3, [r7, #20]

    /* 1) Yazma korumayı devre dışı bırak */
    AT24C32_EEPROM_WP_DEACTIVE;
 8000310:	2200      	movs	r2, #0
 8000312:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000316:	4835      	ldr	r0, [pc, #212]	@ (80003ec <AT24C32_WriteData+0xfc>)
 8000318:	f005 faa8 	bl	800586c <HAL_GPIO_WritePin>

    /* 2) Chunk’lar halinde, sayfa sınırını aşmayarak yaz */
    while (length > 0U)
 800031c:	e058      	b.n	80003d0 <AT24C32_WriteData+0xe0>
    {
        write_size = (uint16_t)(AT24C32_PAGE_SIZE_BYTES
                     - (uint16_t)(address % AT24C32_PAGE_SIZE_BYTES));
 800031e:	897b      	ldrh	r3, [r7, #10]
 8000320:	f003 031f 	and.w	r3, r3, #31
 8000324:	b29b      	uxth	r3, r3
        write_size = (uint16_t)(AT24C32_PAGE_SIZE_BYTES
 8000326:	f1c3 0320 	rsb	r3, r3, #32
 800032a:	83fb      	strh	r3, [r7, #30]
        if (write_size > length)
 800032c:	8bfa      	ldrh	r2, [r7, #30]
 800032e:	893b      	ldrh	r3, [r7, #8]
 8000330:	429a      	cmp	r2, r3
 8000332:	d901      	bls.n	8000338 <AT24C32_WriteData+0x48>
        {
            write_size = length;
 8000334:	893b      	ldrh	r3, [r7, #8]
 8000336:	83fb      	strh	r3, [r7, #30]
        }

        /* 2.1) I2C üzerinden page-write */
        if (HAL_I2C_Mem_Write(at24c32->i2c_handle,
 8000338:	68fb      	ldr	r3, [r7, #12]
 800033a:	6818      	ldr	r0, [r3, #0]
                              at24c32->device_address,
 800033c:	68fb      	ldr	r3, [r7, #12]
 800033e:	791b      	ldrb	r3, [r3, #4]
        if (HAL_I2C_Mem_Write(at24c32->i2c_handle,
 8000340:	4619      	mov	r1, r3
 8000342:	897a      	ldrh	r2, [r7, #10]
 8000344:	2364      	movs	r3, #100	@ 0x64
 8000346:	9302      	str	r3, [sp, #8]
 8000348:	8bfb      	ldrh	r3, [r7, #30]
 800034a:	9301      	str	r3, [sp, #4]
 800034c:	687b      	ldr	r3, [r7, #4]
 800034e:	9300      	str	r3, [sp, #0]
 8000350:	2302      	movs	r3, #2
 8000352:	f005 fb3f 	bl	80059d4 <HAL_I2C_Mem_Write>
 8000356:	4603      	mov	r3, r0
 8000358:	2b00      	cmp	r3, #0
 800035a:	d007      	beq.n	800036c <AT24C32_WriteData+0x7c>
                              I2C_MEMADD_SIZE_16BIT,
                              (uint8_t *)data,
                              write_size,
                              AT24C32_WRITE_TIMEOUT_MS) != HAL_OK)
        {
            AT24C32_EEPROM_WP_ACTIVE;
 800035c:	2201      	movs	r2, #1
 800035e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000362:	4822      	ldr	r0, [pc, #136]	@ (80003ec <AT24C32_WriteData+0xfc>)
 8000364:	f005 fa82 	bl	800586c <HAL_GPIO_WritePin>
            return HAL_ERROR;
 8000368:	2301      	movs	r3, #1
 800036a:	e03b      	b.n	80003e4 <AT24C32_WriteData+0xf4>
        }

        /* 2.2) İç yazma döngüsünün tamamlanmasını ACK-polling ile bekle */
        do
        {
            if (HAL_I2C_IsDeviceReady(at24c32->i2c_handle,
 800036c:	68fb      	ldr	r3, [r7, #12]
 800036e:	6818      	ldr	r0, [r3, #0]
                                      at24c32->device_address,
 8000370:	68fb      	ldr	r3, [r7, #12]
 8000372:	791b      	ldrb	r3, [r3, #4]
            if (HAL_I2C_IsDeviceReady(at24c32->i2c_handle,
 8000374:	4619      	mov	r1, r3
 8000376:	230a      	movs	r3, #10
 8000378:	2205      	movs	r2, #5
 800037a:	f005 fd59 	bl	8005e30 <HAL_I2C_IsDeviceReady>
 800037e:	4603      	mov	r3, r0
 8000380:	2b00      	cmp	r3, #0
 8000382:	d008      	beq.n	8000396 <AT24C32_WriteData+0xa6>
                                      AT24C32_READY_TIMEOUT_MS) == HAL_OK)
            {
                break;
            }
        }
        while ((HAL_GetTick() - start_time) < timeout);
 8000384:	f004 fe8e 	bl	80050a4 <HAL_GetTick>
 8000388:	4602      	mov	r2, r0
 800038a:	69bb      	ldr	r3, [r7, #24]
 800038c:	1ad3      	subs	r3, r2, r3
 800038e:	697a      	ldr	r2, [r7, #20]
 8000390:	429a      	cmp	r2, r3
 8000392:	d8eb      	bhi.n	800036c <AT24C32_WriteData+0x7c>
 8000394:	e000      	b.n	8000398 <AT24C32_WriteData+0xa8>
                break;
 8000396:	bf00      	nop

        /* 2.3) Zaman aşıldıysa çık */
        if ((HAL_GetTick() - start_time) >= timeout)
 8000398:	f004 fe84 	bl	80050a4 <HAL_GetTick>
 800039c:	4602      	mov	r2, r0
 800039e:	69bb      	ldr	r3, [r7, #24]
 80003a0:	1ad3      	subs	r3, r2, r3
 80003a2:	697a      	ldr	r2, [r7, #20]
 80003a4:	429a      	cmp	r2, r3
 80003a6:	d807      	bhi.n	80003b8 <AT24C32_WriteData+0xc8>
        {
            AT24C32_EEPROM_WP_ACTIVE;
 80003a8:	2201      	movs	r2, #1
 80003aa:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80003ae:	480f      	ldr	r0, [pc, #60]	@ (80003ec <AT24C32_WriteData+0xfc>)
 80003b0:	f005 fa5c 	bl	800586c <HAL_GPIO_WritePin>
            return HAL_TIMEOUT;
 80003b4:	2303      	movs	r3, #3
 80003b6:	e015      	b.n	80003e4 <AT24C32_WriteData+0xf4>
        }

        /* 2.4) Offset’i güncelle */
        length  -= write_size;
 80003b8:	893a      	ldrh	r2, [r7, #8]
 80003ba:	8bfb      	ldrh	r3, [r7, #30]
 80003bc:	1ad3      	subs	r3, r2, r3
 80003be:	813b      	strh	r3, [r7, #8]
        data   += write_size;
 80003c0:	8bfb      	ldrh	r3, [r7, #30]
 80003c2:	687a      	ldr	r2, [r7, #4]
 80003c4:	4413      	add	r3, r2
 80003c6:	607b      	str	r3, [r7, #4]
        address = (uint16_t)(address + write_size);
 80003c8:	897a      	ldrh	r2, [r7, #10]
 80003ca:	8bfb      	ldrh	r3, [r7, #30]
 80003cc:	4413      	add	r3, r2
 80003ce:	817b      	strh	r3, [r7, #10]
    while (length > 0U)
 80003d0:	893b      	ldrh	r3, [r7, #8]
 80003d2:	2b00      	cmp	r3, #0
 80003d4:	d1a3      	bne.n	800031e <AT24C32_WriteData+0x2e>
    }

    /* 3) Yazma korumayı yeniden etkinleştir */
    AT24C32_EEPROM_WP_ACTIVE;
 80003d6:	2201      	movs	r2, #1
 80003d8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80003dc:	4803      	ldr	r0, [pc, #12]	@ (80003ec <AT24C32_WriteData+0xfc>)
 80003de:	f005 fa45 	bl	800586c <HAL_GPIO_WritePin>
    return HAL_OK;
 80003e2:	2300      	movs	r3, #0
}
 80003e4:	4618      	mov	r0, r3
 80003e6:	3720      	adds	r7, #32
 80003e8:	46bd      	mov	sp, r7
 80003ea:	bd80      	pop	{r7, pc}
 80003ec:	42021000 	.word	0x42021000

080003f0 <AT24C32_WriteU32>:

HAL_StatusTypeDef AT24C32_WriteU32(S_AT24C32_t *at24c32,
                                   uint16_t address,
                                   uint32_t value)
{
 80003f0:	b580      	push	{r7, lr}
 80003f2:	b086      	sub	sp, #24
 80003f4:	af00      	add	r7, sp, #0
 80003f6:	60f8      	str	r0, [r7, #12]
 80003f8:	460b      	mov	r3, r1
 80003fa:	607a      	str	r2, [r7, #4]
 80003fc:	817b      	strh	r3, [r7, #10]
    HAL_StatusTypeDef status;
    uint8_t buf[4];

    /* 1) Parametre kontrolü */
    if (at24c32 == NULL)
 80003fe:	68fb      	ldr	r3, [r7, #12]
 8000400:	2b00      	cmp	r3, #0
 8000402:	d101      	bne.n	8000408 <AT24C32_WriteU32+0x18>
    {
        return HAL_ERROR;
 8000404:	2301      	movs	r3, #1
 8000406:	e018      	b.n	800043a <AT24C32_WriteU32+0x4a>
        return HAL_ERROR; /* sınır taşması */
    }
#endif

    /* 2) Little-endian olarak parçala */
    buf[0] = (uint8_t)(value & 0xFFu);
 8000408:	687b      	ldr	r3, [r7, #4]
 800040a:	b2db      	uxtb	r3, r3
 800040c:	743b      	strb	r3, [r7, #16]
    buf[1] = (uint8_t)((value >> 8)  & 0xFFu);
 800040e:	687b      	ldr	r3, [r7, #4]
 8000410:	0a1b      	lsrs	r3, r3, #8
 8000412:	b2db      	uxtb	r3, r3
 8000414:	747b      	strb	r3, [r7, #17]
    buf[2] = (uint8_t)((value >> 16) & 0xFFu);
 8000416:	687b      	ldr	r3, [r7, #4]
 8000418:	0c1b      	lsrs	r3, r3, #16
 800041a:	b2db      	uxtb	r3, r3
 800041c:	74bb      	strb	r3, [r7, #18]
    buf[3] = (uint8_t)((value >> 24) & 0xFFu);
 800041e:	687b      	ldr	r3, [r7, #4]
 8000420:	0e1b      	lsrs	r3, r3, #24
 8000422:	b2db      	uxtb	r3, r3
 8000424:	74fb      	strb	r3, [r7, #19]

    /* 3) EEPROM’a yaz */
    status = AT24C32_WriteData(at24c32, address, buf, 4u);
 8000426:	f107 0210 	add.w	r2, r7, #16
 800042a:	8979      	ldrh	r1, [r7, #10]
 800042c:	2304      	movs	r3, #4
 800042e:	68f8      	ldr	r0, [r7, #12]
 8000430:	f7ff ff5e 	bl	80002f0 <AT24C32_WriteData>
 8000434:	4603      	mov	r3, r0
 8000436:	75fb      	strb	r3, [r7, #23]

    return status;
 8000438:	7dfb      	ldrb	r3, [r7, #23]
}
 800043a:	4618      	mov	r0, r3
 800043c:	3718      	adds	r7, #24
 800043e:	46bd      	mov	sp, r7
 8000440:	bd80      	pop	{r7, pc}

08000442 <AT24C32_ReadData>:
 */
HAL_StatusTypeDef AT24C32_ReadData( S_AT24C32_t * at24c32,
                                    uint16_t address,
                                    uint8_t * data,
                                    uint16_t length )
{
 8000442:	b580      	push	{r7, lr}
 8000444:	b08a      	sub	sp, #40	@ 0x28
 8000446:	af04      	add	r7, sp, #16
 8000448:	60f8      	str	r0, [r7, #12]
 800044a:	607a      	str	r2, [r7, #4]
 800044c:	461a      	mov	r2, r3
 800044e:	460b      	mov	r3, r1
 8000450:	817b      	strh	r3, [r7, #10]
 8000452:	4613      	mov	r3, r2
 8000454:	813b      	strh	r3, [r7, #8]
    HAL_StatusTypeDef status = HAL_ERROR;
 8000456:	2301      	movs	r3, #1
 8000458:	75fb      	strb	r3, [r7, #23]
    uint32_t start = HAL_GetTick();
 800045a:	f004 fe23 	bl	80050a4 <HAL_GetTick>
 800045e:	6138      	str	r0, [r7, #16]

    /* 1) Parametre kontrolü */
    if ((at24c32 == NULL) || (data == NULL))
 8000460:	68fb      	ldr	r3, [r7, #12]
 8000462:	2b00      	cmp	r3, #0
 8000464:	d002      	beq.n	800046c <AT24C32_ReadData+0x2a>
 8000466:	687b      	ldr	r3, [r7, #4]
 8000468:	2b00      	cmp	r3, #0
 800046a:	d101      	bne.n	8000470 <AT24C32_ReadData+0x2e>
    {
        return HAL_ERROR;
 800046c:	2301      	movs	r3, #1
 800046e:	e032      	b.n	80004d6 <AT24C32_ReadData+0x94>
    }

    /* 2) Önce varsa devam eden yazma döngüsünün tamamlanmasını bekle */
    do
    {
        status = HAL_I2C_IsDeviceReady( at24c32->i2c_handle,
 8000470:	68fb      	ldr	r3, [r7, #12]
 8000472:	6818      	ldr	r0, [r3, #0]
                                        (uint16_t)(at24c32->device_address),
 8000474:	68fb      	ldr	r3, [r7, #12]
 8000476:	791b      	ldrb	r3, [r3, #4]
        status = HAL_I2C_IsDeviceReady( at24c32->i2c_handle,
 8000478:	4619      	mov	r1, r3
 800047a:	230a      	movs	r3, #10
 800047c:	2205      	movs	r2, #5
 800047e:	f005 fcd7 	bl	8005e30 <HAL_I2C_IsDeviceReady>
 8000482:	4603      	mov	r3, r0
 8000484:	75fb      	strb	r3, [r7, #23]
                                        AT24C32_READY_TRIALS,
                                        AT24C32_READY_TIMEOUT_MS );
        if (status == HAL_OK)
 8000486:	7dfb      	ldrb	r3, [r7, #23]
 8000488:	2b00      	cmp	r3, #0
 800048a:	d007      	beq.n	800049c <AT24C32_ReadData+0x5a>
        {
            break;
        }
    }
    while ((HAL_GetTick() - start) < AT24C32_READY_OVERALL_TIMEOUT_MS);
 800048c:	f004 fe0a 	bl	80050a4 <HAL_GetTick>
 8000490:	4602      	mov	r2, r0
 8000492:	693b      	ldr	r3, [r7, #16]
 8000494:	1ad3      	subs	r3, r2, r3
 8000496:	2b63      	cmp	r3, #99	@ 0x63
 8000498:	d9ea      	bls.n	8000470 <AT24C32_ReadData+0x2e>
 800049a:	e000      	b.n	800049e <AT24C32_ReadData+0x5c>
            break;
 800049c:	bf00      	nop

    if (status != HAL_OK)
 800049e:	7dfb      	ldrb	r3, [r7, #23]
 80004a0:	2b00      	cmp	r3, #0
 80004a2:	d001      	beq.n	80004a8 <AT24C32_ReadData+0x66>
    {
        return HAL_TIMEOUT;
 80004a4:	2303      	movs	r3, #3
 80004a6:	e016      	b.n	80004d6 <AT24C32_ReadData+0x94>
    }

    /* 3) EEPROM’dan veri oku */
    status = HAL_I2C_Mem_Read( at24c32->i2c_handle,
 80004a8:	68fb      	ldr	r3, [r7, #12]
 80004aa:	6818      	ldr	r0, [r3, #0]
                               (uint16_t)(at24c32->device_address),
 80004ac:	68fb      	ldr	r3, [r7, #12]
 80004ae:	791b      	ldrb	r3, [r3, #4]
    status = HAL_I2C_Mem_Read( at24c32->i2c_handle,
 80004b0:	4619      	mov	r1, r3
 80004b2:	897a      	ldrh	r2, [r7, #10]
 80004b4:	2364      	movs	r3, #100	@ 0x64
 80004b6:	9302      	str	r3, [sp, #8]
 80004b8:	893b      	ldrh	r3, [r7, #8]
 80004ba:	9301      	str	r3, [sp, #4]
 80004bc:	687b      	ldr	r3, [r7, #4]
 80004be:	9300      	str	r3, [sp, #0]
 80004c0:	2302      	movs	r3, #2
 80004c2:	f005 fb9b 	bl	8005bfc <HAL_I2C_Mem_Read>
 80004c6:	4603      	mov	r3, r0
 80004c8:	75fb      	strb	r3, [r7, #23]
                               address,
                               I2C_MEMADD_SIZE_16BIT,
                               data,
                               length,
                               AT24C32_READ_TIMEOUT_MS );
    if (status != HAL_OK)
 80004ca:	7dfb      	ldrb	r3, [r7, #23]
 80004cc:	2b00      	cmp	r3, #0
 80004ce:	d001      	beq.n	80004d4 <AT24C32_ReadData+0x92>
    {
        return HAL_ERROR;
 80004d0:	2301      	movs	r3, #1
 80004d2:	e000      	b.n	80004d6 <AT24C32_ReadData+0x94>
    }

    return HAL_OK;
 80004d4:	2300      	movs	r3, #0
}
 80004d6:	4618      	mov	r0, r3
 80004d8:	3718      	adds	r7, #24
 80004da:	46bd      	mov	sp, r7
 80004dc:	bd80      	pop	{r7, pc}

080004de <AT24C32_ReadU32>:

HAL_StatusTypeDef AT24C32_ReadU32(S_AT24C32_t *at24c32,
                                  uint16_t address,
                                  uint32_t *value)
{
 80004de:	b580      	push	{r7, lr}
 80004e0:	b086      	sub	sp, #24
 80004e2:	af00      	add	r7, sp, #0
 80004e4:	60f8      	str	r0, [r7, #12]
 80004e6:	460b      	mov	r3, r1
 80004e8:	607a      	str	r2, [r7, #4]
 80004ea:	817b      	strh	r3, [r7, #10]
    HAL_StatusTypeDef status;
    uint8_t buf[4];

    /* 1) Parametre kontrolü */
    if ((at24c32 == NULL) || (value == NULL))
 80004ec:	68fb      	ldr	r3, [r7, #12]
 80004ee:	2b00      	cmp	r3, #0
 80004f0:	d002      	beq.n	80004f8 <AT24C32_ReadU32+0x1a>
 80004f2:	687b      	ldr	r3, [r7, #4]
 80004f4:	2b00      	cmp	r3, #0
 80004f6:	d101      	bne.n	80004fc <AT24C32_ReadU32+0x1e>
    {
        return HAL_ERROR;
 80004f8:	2301      	movs	r3, #1
 80004fa:	e027      	b.n	800054c <AT24C32_ReadU32+0x6e>
        return HAL_ERROR; /* sınır taşması */
    }
#endif

    /* 2) 4 byte oku */
    status = AT24C32_ReadData(at24c32, address, buf, 4u);
 80004fc:	f107 0210 	add.w	r2, r7, #16
 8000500:	8979      	ldrh	r1, [r7, #10]
 8000502:	2304      	movs	r3, #4
 8000504:	68f8      	ldr	r0, [r7, #12]
 8000506:	f7ff ff9c 	bl	8000442 <AT24C32_ReadData>
 800050a:	4603      	mov	r3, r0
 800050c:	75fb      	strb	r3, [r7, #23]
    if (status != HAL_OK)
 800050e:	7dfb      	ldrb	r3, [r7, #23]
 8000510:	2b00      	cmp	r3, #0
 8000512:	d001      	beq.n	8000518 <AT24C32_ReadU32+0x3a>
    {
        return status;
 8000514:	7dfb      	ldrb	r3, [r7, #23]
 8000516:	e019      	b.n	800054c <AT24C32_ReadU32+0x6e>
    }

    /* 3) Little-endian formatında birleştir */
    *value  = (uint32_t)buf[0];
 8000518:	7c3b      	ldrb	r3, [r7, #16]
 800051a:	461a      	mov	r2, r3
 800051c:	687b      	ldr	r3, [r7, #4]
 800051e:	601a      	str	r2, [r3, #0]
    *value |= ((uint32_t)buf[1] << 8);
 8000520:	687b      	ldr	r3, [r7, #4]
 8000522:	681a      	ldr	r2, [r3, #0]
 8000524:	7c7b      	ldrb	r3, [r7, #17]
 8000526:	021b      	lsls	r3, r3, #8
 8000528:	431a      	orrs	r2, r3
 800052a:	687b      	ldr	r3, [r7, #4]
 800052c:	601a      	str	r2, [r3, #0]
    *value |= ((uint32_t)buf[2] << 16);
 800052e:	687b      	ldr	r3, [r7, #4]
 8000530:	681a      	ldr	r2, [r3, #0]
 8000532:	7cbb      	ldrb	r3, [r7, #18]
 8000534:	041b      	lsls	r3, r3, #16
 8000536:	431a      	orrs	r2, r3
 8000538:	687b      	ldr	r3, [r7, #4]
 800053a:	601a      	str	r2, [r3, #0]
    *value |= ((uint32_t)buf[3] << 24);
 800053c:	687b      	ldr	r3, [r7, #4]
 800053e:	681a      	ldr	r2, [r3, #0]
 8000540:	7cfb      	ldrb	r3, [r7, #19]
 8000542:	061b      	lsls	r3, r3, #24
 8000544:	431a      	orrs	r2, r3
 8000546:	687b      	ldr	r3, [r7, #4]
 8000548:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 800054a:	2300      	movs	r3, #0
}
 800054c:	4618      	mov	r0, r3
 800054e:	3718      	adds	r7, #24
 8000550:	46bd      	mov	sp, r7
 8000552:	bd80      	pop	{r7, pc}

08000554 <AT24C32_IsDeviceReady>:
 * @brief  Checks whether the EEPROM device is ready for communication.
 * @param  handle         Pointer to the AT24C32 EEPROM handle structure.
 * @retval HAL status code.
 */
HAL_StatusTypeDef AT24C32_IsDeviceReady(S_AT24C32_t *at24c32)
{
 8000554:	b580      	push	{r7, lr}
 8000556:	b084      	sub	sp, #16
 8000558:	af00      	add	r7, sp, #0
 800055a:	6078      	str	r0, [r7, #4]
	HAL_StatusTypeDef status;
	AT24C32_EEPROM_WP_ACTIVE;
 800055c:	2201      	movs	r2, #1
 800055e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000562:	4809      	ldr	r0, [pc, #36]	@ (8000588 <AT24C32_IsDeviceReady+0x34>)
 8000564:	f005 f982 	bl	800586c <HAL_GPIO_WritePin>

	status = HAL_I2C_IsDeviceReady(at24c32->i2c_handle, at24c32->device_address, 2, 100);
 8000568:	687b      	ldr	r3, [r7, #4]
 800056a:	6818      	ldr	r0, [r3, #0]
 800056c:	687b      	ldr	r3, [r7, #4]
 800056e:	791b      	ldrb	r3, [r3, #4]
 8000570:	4619      	mov	r1, r3
 8000572:	2364      	movs	r3, #100	@ 0x64
 8000574:	2202      	movs	r2, #2
 8000576:	f005 fc5b 	bl	8005e30 <HAL_I2C_IsDeviceReady>
 800057a:	4603      	mov	r3, r0
 800057c:	73fb      	strb	r3, [r7, #15]

    return status;
 800057e:	7bfb      	ldrb	r3, [r7, #15]
}
 8000580:	4618      	mov	r0, r3
 8000582:	3710      	adds	r7, #16
 8000584:	46bd      	mov	sp, r7
 8000586:	bd80      	pop	{r7, pc}
 8000588:	42021000 	.word	0x42021000

0800058c <Bootloader_Init>:
 * @brief Initialize bootloader context and internal state
 *
 * @param[in,out] ctx  Bootloader context structure
 */
void Bootloader_Init(BootloaderCtx_t *ctx)
{
 800058c:	b580      	push	{r7, lr}
 800058e:	b082      	sub	sp, #8
 8000590:	af00      	add	r7, sp, #0
 8000592:	6078      	str	r0, [r7, #4]
    if (ctx == NULL)
 8000594:	687b      	ldr	r3, [r7, #4]
 8000596:	2b00      	cmp	r3, #0
 8000598:	d03d      	beq.n	8000616 <Bootloader_Init+0x8a>
    {
        return;
    }

    ctx->state              			= BL_STATE_INIT;
 800059a:	687b      	ldr	r3, [r7, #4]
 800059c:	2201      	movs	r2, #1
 800059e:	701a      	strb	r2, [r3, #0]
    ctx->error              			= BL_ERR_NONE;
 80005a0:	687b      	ldr	r3, [r7, #4]
 80005a2:	2200      	movs	r2, #0
 80005a4:	709a      	strb	r2, [r3, #2]

    ctx->tick_start         			= HAL_GetTick();
 80005a6:	f004 fd7d 	bl	80050a4 <HAL_GetTick>
 80005aa:	4602      	mov	r2, r0
 80005ac:	687b      	ldr	r3, [r7, #4]
 80005ae:	605a      	str	r2, [r3, #4]
    ctx->boot_elapsed_ms    			= 0U;
 80005b0:	687b      	ldr	r3, [r7, #4]
 80005b2:	2200      	movs	r2, #0
 80005b4:	609a      	str	r2, [r3, #8]

    ctx->update_requested   			= false;
 80005b6:	687b      	ldr	r3, [r7, #4]
 80005b8:	2200      	movs	r2, #0
 80005ba:	731a      	strb	r2, [r3, #12]
    ctx->update_in_progress 			= false;
 80005bc:	687b      	ldr	r3, [r7, #4]
 80005be:	2200      	movs	r2, #0
 80005c0:	735a      	strb	r2, [r3, #13]

    ctx->app_base           			= BL_APP_BASE_ADDRESS;
 80005c2:	687b      	ldr	r3, [r7, #4]
 80005c4:	4a16      	ldr	r2, [pc, #88]	@ (8000620 <Bootloader_Init+0x94>)
 80005c6:	611a      	str	r2, [r3, #16]
    ctx->app_valid          			= false;
 80005c8:	687b      	ldr	r3, [r7, #4]
 80005ca:	2200      	movs	r2, #0
 80005cc:	751a      	strb	r2, [r3, #20]

    ctx->update_info.fw_size_bytes		= 0U;
 80005ce:	687b      	ldr	r3, [r7, #4]
 80005d0:	2200      	movs	r2, #0
 80005d2:	619a      	str	r2, [r3, #24]
    ctx->update_info.fw_crc32  			= 0U;
 80005d4:	687b      	ldr	r3, [r7, #4]
 80005d6:	2200      	movs	r2, #0
 80005d8:	61da      	str	r2, [r3, #28]
    ctx->update_info.fw_format 			= 0U;
 80005da:	687b      	ldr	r3, [r7, #4]
 80005dc:	2200      	movs	r2, #0
 80005de:	f883 2020 	strb.w	r2, [r3, #32]
    ctx->update_info.fw_version.major 	= 0U;
 80005e2:	687b      	ldr	r3, [r7, #4]
 80005e4:	2200      	movs	r2, #0
 80005e6:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    ctx->update_info.fw_version.minor 	= 0U;
 80005ea:	687b      	ldr	r3, [r7, #4]
 80005ec:	2200      	movs	r2, #0
 80005ee:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
    ctx->update_info.fw_version.patch 	= 0U;
 80005f2:	687b      	ldr	r3, [r7, #4]
 80005f4:	2200      	movs	r2, #0
 80005f6:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23


    ctx->last_event         			= 0U;
 80005fa:	687b      	ldr	r3, [r7, #4]
 80005fc:	2200      	movs	r2, #0
 80005fe:	f8c3 2450 	str.w	r2, [r3, #1104]	@ 0x450
    ctx->reset_reason       			= RCC->CSR;
 8000602:	4b08      	ldr	r3, [pc, #32]	@ (8000624 <Bootloader_Init+0x98>)
 8000604:	f8d3 20f4 	ldr.w	r2, [r3, #244]	@ 0xf4
 8000608:	687b      	ldr	r3, [r7, #4]
 800060a:	f8c3 2454 	str.w	r2, [r3, #1108]	@ 0x454

    ctx->state              			= BL_STATE_CHECK_UPDATE;
 800060e:	687b      	ldr	r3, [r7, #4]
 8000610:	2202      	movs	r2, #2
 8000612:	701a      	strb	r2, [r3, #0]
 8000614:	e000      	b.n	8000618 <Bootloader_Init+0x8c>
        return;
 8000616:	bf00      	nop
}
 8000618:	3708      	adds	r7, #8
 800061a:	46bd      	mov	sp, r7
 800061c:	bd80      	pop	{r7, pc}
 800061e:	bf00      	nop
 8000620:	08040000 	.word	0x08040000
 8000624:	46020c00 	.word	0x46020c00

08000628 <Bootloader_Task>:
 * This function shall be called periodically from main loop.
 *
 * @param[in,out] ctx  Bootloader context structure
 */
void Bootloader_Task(BootloaderCtx_t *ctx)
{
 8000628:	b580      	push	{r7, lr}
 800062a:	b08c      	sub	sp, #48	@ 0x30
 800062c:	af02      	add	r7, sp, #8
 800062e:	6078      	str	r0, [r7, #4]
    if (ctx == NULL)
 8000630:	687b      	ldr	r3, [r7, #4]
 8000632:	2b00      	cmp	r3, #0
 8000634:	f000 828c 	beq.w	8000b50 <Bootloader_Task+0x528>
    {
        return;
    }

    static uint32_t updateInfoTime = 0;
    ctx->boot_elapsed_ms = HAL_GetTick() - ctx->tick_start;
 8000638:	f004 fd34 	bl	80050a4 <HAL_GetTick>
 800063c:	4602      	mov	r2, r0
 800063e:	687b      	ldr	r3, [r7, #4]
 8000640:	685b      	ldr	r3, [r3, #4]
 8000642:	1ad2      	subs	r2, r2, r3
 8000644:	687b      	ldr	r3, [r7, #4]
 8000646:	609a      	str	r2, [r3, #8]

    System_USB_Communication_Receive_Function(&usbCommParameters);
 8000648:	48a8      	ldr	r0, [pc, #672]	@ (80008ec <Bootloader_Task+0x2c4>)
 800064a:	f000 fcab 	bl	8000fa4 <System_USB_Communication_Receive_Function>

    switch (ctx->state)
 800064e:	687b      	ldr	r3, [r7, #4]
 8000650:	781b      	ldrb	r3, [r3, #0]
 8000652:	3b02      	subs	r3, #2
 8000654:	2b04      	cmp	r3, #4
 8000656:	f200 827d 	bhi.w	8000b54 <Bootloader_Task+0x52c>
 800065a:	a201      	add	r2, pc, #4	@ (adr r2, 8000660 <Bootloader_Task+0x38>)
 800065c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000660:	08000675 	.word	0x08000675
 8000664:	080006ab 	.word	0x080006ab
 8000668:	080006f9 	.word	0x080006f9
 800066c:	08000b3b 	.word	0x08000b3b
 8000670:	08000b43 	.word	0x08000b43
    {
        case BL_STATE_CHECK_UPDATE:
        {
            ctx->update_requested = BL_CheckUpdateRequest(ctx);
 8000674:	6878      	ldr	r0, [r7, #4]
 8000676:	f000 fb83 	bl	8000d80 <BL_CheckUpdateRequest>
 800067a:	4603      	mov	r3, r0
 800067c:	461a      	mov	r2, r3
 800067e:	687b      	ldr	r3, [r7, #4]
 8000680:	731a      	strb	r2, [r3, #12]

            if (ctx->update_requested == true)
 8000682:	687b      	ldr	r3, [r7, #4]
 8000684:	7b1b      	ldrb	r3, [r3, #12]
 8000686:	2b00      	cmp	r3, #0
 8000688:	d00b      	beq.n	80006a2 <Bootloader_Task+0x7a>
            {
                ctx->state 			= BL_STATE_UPDATE_MODE;
 800068a:	687b      	ldr	r3, [r7, #4]
 800068c:	2204      	movs	r2, #4
 800068e:	701a      	strb	r2, [r3, #0]
                ctx->updateState	= BL_UPDATE_IDLE;
 8000690:	687b      	ldr	r3, [r7, #4]
 8000692:	2200      	movs	r2, #0
 8000694:	705a      	strb	r2, [r3, #1]
        		updateInfoTime 		= HAL_GetTick();
 8000696:	f004 fd05 	bl	80050a4 <HAL_GetTick>
 800069a:	4603      	mov	r3, r0
 800069c:	4a94      	ldr	r2, [pc, #592]	@ (80008f0 <Bootloader_Task+0x2c8>)
 800069e:	6013      	str	r3, [r2, #0]
            }
            else
            {
                ctx->state = BL_STATE_WAIT;
            }
            break;
 80006a0:	e25b      	b.n	8000b5a <Bootloader_Task+0x532>
                ctx->state = BL_STATE_WAIT;
 80006a2:	687b      	ldr	r3, [r7, #4]
 80006a4:	2203      	movs	r2, #3
 80006a6:	701a      	strb	r2, [r3, #0]
            break;
 80006a8:	e257      	b.n	8000b5a <Bootloader_Task+0x532>
        }

        case BL_STATE_WAIT:
        {
            if (ctx->boot_elapsed_ms >= BL_BOOT_WINDOW_MS)
 80006aa:	687b      	ldr	r3, [r7, #4]
 80006ac:	689b      	ldr	r3, [r3, #8]
 80006ae:	f640 32b7 	movw	r2, #2999	@ 0xbb7
 80006b2:	4293      	cmp	r3, r2
 80006b4:	f240 8250 	bls.w	8000b58 <Bootloader_Task+0x530>
            {
                ctx->app_valid = BL_IsVectorTableSane(ctx->app_base);
 80006b8:	687b      	ldr	r3, [r7, #4]
 80006ba:	691b      	ldr	r3, [r3, #16]
 80006bc:	4618      	mov	r0, r3
 80006be:	f000 fadd 	bl	8000c7c <BL_IsVectorTableSane>
 80006c2:	4603      	mov	r3, r0
 80006c4:	461a      	mov	r2, r3
 80006c6:	687b      	ldr	r3, [r7, #4]
 80006c8:	751a      	strb	r2, [r3, #20]

                if (ctx->app_valid == true)
 80006ca:	687b      	ldr	r3, [r7, #4]
 80006cc:	7d1b      	ldrb	r3, [r3, #20]
 80006ce:	2b00      	cmp	r3, #0
 80006d0:	d003      	beq.n	80006da <Bootloader_Task+0xb2>
                {
                    ctx->state = BL_STATE_JUMP;
 80006d2:	687b      	ldr	r3, [r7, #4]
 80006d4:	2206      	movs	r2, #6
 80006d6:	701a      	strb	r2, [r3, #0]
                    ctx->state 			= BL_STATE_UPDATE_MODE;
                    ctx->updateState	= BL_UPDATE_IDLE;
            		updateInfoTime 		= HAL_GetTick();
                }
            }
            break;
 80006d8:	e23e      	b.n	8000b58 <Bootloader_Task+0x530>
                    ctx->error 			= BL_ERR_INVALID_VECTOR;
 80006da:	687b      	ldr	r3, [r7, #4]
 80006dc:	2201      	movs	r2, #1
 80006de:	709a      	strb	r2, [r3, #2]
                    ctx->state 			= BL_STATE_UPDATE_MODE;
 80006e0:	687b      	ldr	r3, [r7, #4]
 80006e2:	2204      	movs	r2, #4
 80006e4:	701a      	strb	r2, [r3, #0]
                    ctx->updateState	= BL_UPDATE_IDLE;
 80006e6:	687b      	ldr	r3, [r7, #4]
 80006e8:	2200      	movs	r2, #0
 80006ea:	705a      	strb	r2, [r3, #1]
            		updateInfoTime 		= HAL_GetTick();
 80006ec:	f004 fcda 	bl	80050a4 <HAL_GetTick>
 80006f0:	4603      	mov	r3, r0
 80006f2:	4a7f      	ldr	r2, [pc, #508]	@ (80008f0 <Bootloader_Task+0x2c8>)
 80006f4:	6013      	str	r3, [r2, #0]
            break;
 80006f6:	e22f      	b.n	8000b58 <Bootloader_Task+0x530>
        	 * (1 - 3 : Ben update sekansına girdim senden yüklenecek dosyanın bilgilerini bekliyorum)
        	 *
        	 *
        	 */

        	switch(ctx->updateState)
 80006f8:	687b      	ldr	r3, [r7, #4]
 80006fa:	785b      	ldrb	r3, [r3, #1]
 80006fc:	2b09      	cmp	r3, #9
 80006fe:	f200 8210 	bhi.w	8000b22 <Bootloader_Task+0x4fa>
 8000702:	a201      	add	r2, pc, #4	@ (adr r2, 8000708 <Bootloader_Task+0xe0>)
 8000704:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000708:	08000731 	.word	0x08000731
 800070c:	08000787 	.word	0x08000787
 8000710:	08000801 	.word	0x08000801
 8000714:	080008fd 	.word	0x080008fd
 8000718:	0800093d 	.word	0x0800093d
 800071c:	08000a29 	.word	0x08000a29
 8000720:	08000a95 	.word	0x08000a95
 8000724:	08000b23 	.word	0x08000b23
 8000728:	08000b23 	.word	0x08000b23
 800072c:	08000b23 	.word	0x08000b23
        		 * Bazı kontroller yapılır ve BL_UPDATE_READY ye yönlendirilir.
        		 *
        		 * 30 sn içerisinde PC tarafından komut gelmezse sistemi kapat yada applicationa geç
        		 */

        		if(usbCommParameters.USB_rx_parameters.usbRxFlag)
 8000730:	4b6e      	ldr	r3, [pc, #440]	@ (80008ec <Bootloader_Task+0x2c4>)
 8000732:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8000736:	f893 3aa4 	ldrb.w	r3, [r3, #2724]	@ 0xaa4
 800073a:	2b00      	cmp	r3, #0
 800073c:	f000 81f3 	beq.w	8000b26 <Bootloader_Task+0x4fe>
        		{
    				usbCommParameters.USB_rx_parameters.usbRxFlag = 0;
 8000740:	4b6a      	ldr	r3, [pc, #424]	@ (80008ec <Bootloader_Task+0x2c4>)
 8000742:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8000746:	2200      	movs	r2, #0
 8000748:	f883 2aa4 	strb.w	r2, [r3, #2724]	@ 0xaa4

        			if(usbCommParameters.USB_rx_parameters.USB_rx_packet_info.packet_type 								== USB_PACKET_FIRMWARE_UPDATE &&
 800074c:	4b67      	ldr	r3, [pc, #412]	@ (80008ec <Bootloader_Task+0x2c4>)
 800074e:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8000752:	f893 3aa6 	ldrb.w	r3, [r3, #2726]	@ 0xaa6
 8000756:	2b60      	cmp	r3, #96	@ 0x60
 8000758:	d10e      	bne.n	8000778 <Bootloader_Task+0x150>
        				usbCommParameters.USB_rx_parameters.USB_rx_packet_info.command.USB_firmware_update_command_id 	== USB_FIRMWARE_UPDATE_STATUS_REQ)
 800075a:	4b64      	ldr	r3, [pc, #400]	@ (80008ec <Bootloader_Task+0x2c4>)
 800075c:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8000760:	f893 3aaa 	ldrb.w	r3, [r3, #2730]	@ 0xaaa
        			if(usbCommParameters.USB_rx_parameters.USB_rx_packet_info.packet_type 								== USB_PACKET_FIRMWARE_UPDATE &&
 8000764:	2b10      	cmp	r3, #16
 8000766:	d107      	bne.n	8000778 <Bootloader_Task+0x150>
        			{
                        ctx->updateState	= BL_UPDATE_READY;
 8000768:	687b      	ldr	r3, [r7, #4]
 800076a:	2201      	movs	r2, #1
 800076c:	705a      	strb	r2, [r3, #1]

                		updateInfoTime = HAL_GetTick();
 800076e:	f004 fc99 	bl	80050a4 <HAL_GetTick>
 8000772:	4603      	mov	r3, r0
 8000774:	4a5e      	ldr	r2, [pc, #376]	@ (80008f0 <Bootloader_Task+0x2c8>)
 8000776:	6013      	str	r3, [r2, #0]
        			}

        			memset(&usbCommParameters, 0, sizeof(usbCommParameters));
 8000778:	f644 623e 	movw	r2, #20030	@ 0x4e3e
 800077c:	2100      	movs	r1, #0
 800077e:	485b      	ldr	r0, [pc, #364]	@ (80008ec <Bootloader_Task+0x2c4>)
 8000780:	f00c fad6 	bl	800cd30 <memset>
        		if(abs(ctx->boot_elapsed_ms - updateInfoTime) >= 30000)
        		{
        			// TODO: Go to shutdown or application
        		}

        		break;
 8000784:	e1cf      	b.n	8000b26 <Bootloader_Task+0x4fe>

        	case BL_UPDATE_READY:

        		g_usb_rx_debug.rx_callback_count 	= 0;
 8000786:	4b5b      	ldr	r3, [pc, #364]	@ (80008f4 <Bootloader_Task+0x2cc>)
 8000788:	2200      	movs	r2, #0
 800078a:	601a      	str	r2, [r3, #0]
        		g_usb_rx_debug.frame_completed 		= 0;
 800078c:	4b59      	ldr	r3, [pc, #356]	@ (80008f4 <Bootloader_Task+0x2cc>)
 800078e:	2200      	movs	r2, #0
 8000790:	735a      	strb	r2, [r3, #13]
        	    g_usb_rx_debug.total_received_bytes = 0;
 8000792:	4b58      	ldr	r3, [pc, #352]	@ (80008f4 <Bootloader_Task+0x2cc>)
 8000794:	2200      	movs	r2, #0
 8000796:	605a      	str	r2, [r3, #4]

        		/*
        		 * Her 1 saniye de 1 masaüstü uygulamasına mesaj gönderilir.
        		 */
        		if(abs(ctx->boot_elapsed_ms - updateInfoTime) >= 100)
 8000798:	687b      	ldr	r3, [r7, #4]
 800079a:	689a      	ldr	r2, [r3, #8]
 800079c:	4b54      	ldr	r3, [pc, #336]	@ (80008f0 <Bootloader_Task+0x2c8>)
 800079e:	681b      	ldr	r3, [r3, #0]
 80007a0:	1ad3      	subs	r3, r2, r3
 80007a2:	2b00      	cmp	r3, #0
 80007a4:	bfb8      	it	lt
 80007a6:	425b      	neglt	r3, r3
 80007a8:	2b63      	cmp	r3, #99	@ 0x63
 80007aa:	f340 81be 	ble.w	8000b2a <Bootloader_Task+0x502>
        		{
            		updateInfoTime = HAL_GetTick();
 80007ae:	f004 fc79 	bl	80050a4 <HAL_GetTick>
 80007b2:	4603      	mov	r3, r0
 80007b4:	4a4e      	ldr	r2, [pc, #312]	@ (80008f0 <Bootloader_Task+0x2c8>)
 80007b6:	6013      	str	r3, [r2, #0]
            		/*
            		 * MCU - > PC : Send BL Update Ready Info
            		 */
            		usbCommParameters.USB_tx_parameters = *USB_Prepare_Transmit_Buffer(USB_PACKET_FIRMWARE_UPDATE, USB_FIRMWARE_UPDATE_READY, 0, 0, NULL);
 80007b8:	2300      	movs	r3, #0
 80007ba:	9300      	str	r3, [sp, #0]
 80007bc:	2300      	movs	r3, #0
 80007be:	2200      	movs	r2, #0
 80007c0:	2111      	movs	r1, #17
 80007c2:	2060      	movs	r0, #96	@ 0x60
 80007c4:	f001 f888 	bl	80018d8 <USB_Prepare_Transmit_Buffer>
 80007c8:	4603      	mov	r3, r0
 80007ca:	4a48      	ldr	r2, [pc, #288]	@ (80008ec <Bootloader_Task+0x2c4>)
 80007cc:	4610      	mov	r0, r2
 80007ce:	4619      	mov	r1, r3
 80007d0:	f242 731a 	movw	r3, #10010	@ 0x271a
 80007d4:	461a      	mov	r2, r3
 80007d6:	f00c fad7 	bl	800cd88 <memcpy>
            		USB_Transmit(usbCommParameters.USB_tx_parameters.usbTxBuf, usbCommParameters.USB_tx_parameters.usbTxBufLen);
 80007da:	4b44      	ldr	r3, [pc, #272]	@ (80008ec <Bootloader_Task+0x2c4>)
 80007dc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80007e0:	f8b3 3388 	ldrh.w	r3, [r3, #904]	@ 0x388
 80007e4:	4619      	mov	r1, r3
 80007e6:	4841      	ldr	r0, [pc, #260]	@ (80008ec <Bootloader_Task+0x2c4>)
 80007e8:	f001 f864 	bl	80018b4 <USB_Transmit>

        			memset(&usbCommParameters, 0, sizeof(usbCommParameters));
 80007ec:	f644 623e 	movw	r2, #20030	@ 0x4e3e
 80007f0:	2100      	movs	r1, #0
 80007f2:	483e      	ldr	r0, [pc, #248]	@ (80008ec <Bootloader_Task+0x2c4>)
 80007f4:	f00c fa9c 	bl	800cd30 <memset>

                    ctx->updateState	= BL_UPDATE_REQUEST_UPDATE_INFO;
 80007f8:	687b      	ldr	r3, [r7, #4]
 80007fa:	2202      	movs	r2, #2
 80007fc:	705a      	strb	r2, [r3, #1]
        		}

        		break;
 80007fe:	e194      	b.n	8000b2a <Bootloader_Task+0x502>

        	case BL_UPDATE_REQUEST_UPDATE_INFO:

        		g_usb_rx_debug.rx_callback_count 	= 0;
 8000800:	4b3c      	ldr	r3, [pc, #240]	@ (80008f4 <Bootloader_Task+0x2cc>)
 8000802:	2200      	movs	r2, #0
 8000804:	601a      	str	r2, [r3, #0]
        		g_usb_rx_debug.frame_completed 		= 0;
 8000806:	4b3b      	ldr	r3, [pc, #236]	@ (80008f4 <Bootloader_Task+0x2cc>)
 8000808:	2200      	movs	r2, #0
 800080a:	735a      	strb	r2, [r3, #13]
        	    g_usb_rx_debug.total_received_bytes = 0;
 800080c:	4b39      	ldr	r3, [pc, #228]	@ (80008f4 <Bootloader_Task+0x2cc>)
 800080e:	2200      	movs	r2, #0
 8000810:	605a      	str	r2, [r3, #4]

        		if (usbCommParameters.USB_rx_parameters.usbRxFlag)
 8000812:	4b36      	ldr	r3, [pc, #216]	@ (80008ec <Bootloader_Task+0x2c4>)
 8000814:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8000818:	f893 3aa4 	ldrb.w	r3, [r3, #2724]	@ 0xaa4
 800081c:	2b00      	cmp	r3, #0
 800081e:	f000 8186 	beq.w	8000b2e <Bootloader_Task+0x506>
        		{
        		    usbCommParameters.USB_rx_parameters.usbRxFlag = 0;
 8000822:	4b32      	ldr	r3, [pc, #200]	@ (80008ec <Bootloader_Task+0x2c4>)
 8000824:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8000828:	2200      	movs	r2, #0
 800082a:	f883 2aa4 	strb.w	r2, [r3, #2724]	@ 0xaa4

        		    if (usbCommParameters.USB_rx_parameters.USB_rx_packet_info.packet_type ==
 800082e:	4b2f      	ldr	r3, [pc, #188]	@ (80008ec <Bootloader_Task+0x2c4>)
 8000830:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8000834:	f893 3aa6 	ldrb.w	r3, [r3, #2726]	@ 0xaa6
 8000838:	2b60      	cmp	r3, #96	@ 0x60
 800083a:	f040 8178 	bne.w	8000b2e <Bootloader_Task+0x506>
        		            USB_PACKET_FIRMWARE_UPDATE &&
        		        usbCommParameters.USB_rx_parameters.USB_rx_packet_info.command
        		            .USB_firmware_update_command_id ==
 800083e:	4b2b      	ldr	r3, [pc, #172]	@ (80008ec <Bootloader_Task+0x2c4>)
 8000840:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8000844:	f893 3aaa 	ldrb.w	r3, [r3, #2730]	@ 0xaaa
        		            USB_PACKET_FIRMWARE_UPDATE &&
 8000848:	2b12      	cmp	r3, #18
 800084a:	f040 8170 	bne.w	8000b2e <Bootloader_Task+0x506>
        		            USB_FIRMWARE_UPDATE_PACKET_INFO)
        		    {
        		        uint8_t *rx;

        		        /* RX data pointer */
        		        rx = usbCommParameters.USB_rx_parameters.USB_rx_packet_info.data;
 800084e:	4b2a      	ldr	r3, [pc, #168]	@ (80008f8 <Bootloader_Task+0x2d0>)
 8000850:	61bb      	str	r3, [r7, #24]

        		        /* Güvenlik: uzunluk kontrolü */
        		        if (usbCommParameters.USB_rx_parameters.USB_rx_packet_info.data_len >= 13U)
 8000852:	4b26      	ldr	r3, [pc, #152]	@ (80008ec <Bootloader_Task+0x2c4>)
 8000854:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8000858:	f8b3 3aac 	ldrh.w	r3, [r3, #2732]	@ 0xaac
 800085c:	2b0c      	cmp	r3, #12
 800085e:	d940      	bls.n	80008e2 <Bootloader_Task+0x2ba>
        		        {
        		            bl_update_info_t *info = &ctx->update_info;
 8000860:	687b      	ldr	r3, [r7, #4]
 8000862:	3318      	adds	r3, #24
 8000864:	617b      	str	r3, [r7, #20]

        		            /* fw_size_bytes */
        		            info->fw_size_bytes =
        		                  ((uint32_t)rx[0])
 8000866:	69bb      	ldr	r3, [r7, #24]
 8000868:	781b      	ldrb	r3, [r3, #0]
 800086a:	461a      	mov	r2, r3
        		                | ((uint32_t)rx[1] << 8)
 800086c:	69bb      	ldr	r3, [r7, #24]
 800086e:	3301      	adds	r3, #1
 8000870:	781b      	ldrb	r3, [r3, #0]
 8000872:	021b      	lsls	r3, r3, #8
 8000874:	431a      	orrs	r2, r3
        		                | ((uint32_t)rx[2] << 16)
 8000876:	69bb      	ldr	r3, [r7, #24]
 8000878:	3302      	adds	r3, #2
 800087a:	781b      	ldrb	r3, [r3, #0]
 800087c:	041b      	lsls	r3, r3, #16
 800087e:	431a      	orrs	r2, r3
        		                | ((uint32_t)rx[3] << 24);
 8000880:	69bb      	ldr	r3, [r7, #24]
 8000882:	3303      	adds	r3, #3
 8000884:	781b      	ldrb	r3, [r3, #0]
 8000886:	061b      	lsls	r3, r3, #24
 8000888:	431a      	orrs	r2, r3
        		            info->fw_size_bytes =
 800088a:	697b      	ldr	r3, [r7, #20]
 800088c:	601a      	str	r2, [r3, #0]

        		            /* fw_crc32 */
        		            info->fw_crc32 =
        		                  ((uint32_t)rx[4])
 800088e:	69bb      	ldr	r3, [r7, #24]
 8000890:	3304      	adds	r3, #4
 8000892:	781b      	ldrb	r3, [r3, #0]
 8000894:	461a      	mov	r2, r3
        		                | ((uint32_t)rx[5] << 8)
 8000896:	69bb      	ldr	r3, [r7, #24]
 8000898:	3305      	adds	r3, #5
 800089a:	781b      	ldrb	r3, [r3, #0]
 800089c:	021b      	lsls	r3, r3, #8
 800089e:	431a      	orrs	r2, r3
        		                | ((uint32_t)rx[6] << 16)
 80008a0:	69bb      	ldr	r3, [r7, #24]
 80008a2:	3306      	adds	r3, #6
 80008a4:	781b      	ldrb	r3, [r3, #0]
 80008a6:	041b      	lsls	r3, r3, #16
 80008a8:	431a      	orrs	r2, r3
        		                | ((uint32_t)rx[7] << 24);
 80008aa:	69bb      	ldr	r3, [r7, #24]
 80008ac:	3307      	adds	r3, #7
 80008ae:	781b      	ldrb	r3, [r3, #0]
 80008b0:	061b      	lsls	r3, r3, #24
 80008b2:	431a      	orrs	r2, r3
        		            info->fw_crc32 =
 80008b4:	697b      	ldr	r3, [r7, #20]
 80008b6:	605a      	str	r2, [r3, #4]

        		            /* fw_format */
        		            info->fw_format = (bl_fw_format_t)rx[8];
 80008b8:	69bb      	ldr	r3, [r7, #24]
 80008ba:	3308      	adds	r3, #8
 80008bc:	781a      	ldrb	r2, [r3, #0]
 80008be:	697b      	ldr	r3, [r7, #20]
 80008c0:	721a      	strb	r2, [r3, #8]

        		            /* fw_version */
        		            info->fw_version.major = rx[11];
 80008c2:	69bb      	ldr	r3, [r7, #24]
 80008c4:	7ada      	ldrb	r2, [r3, #11]
 80008c6:	697b      	ldr	r3, [r7, #20]
 80008c8:	725a      	strb	r2, [r3, #9]
        		            info->fw_version.minor = rx[10];
 80008ca:	69bb      	ldr	r3, [r7, #24]
 80008cc:	7a9a      	ldrb	r2, [r3, #10]
 80008ce:	697b      	ldr	r3, [r7, #20]
 80008d0:	729a      	strb	r2, [r3, #10]
        		            info->fw_version.patch = rx[9];
 80008d2:	69bb      	ldr	r3, [r7, #24]
 80008d4:	7a5a      	ldrb	r2, [r3, #9]
 80008d6:	697b      	ldr	r3, [r7, #20]
 80008d8:	72da      	strb	r2, [r3, #11]

        		            /* State ilerlet */
        		            ctx->updateState = BL_UPDATE_CHECK_INFO;
 80008da:	687b      	ldr	r3, [r7, #4]
 80008dc:	2203      	movs	r2, #3
 80008de:	705a      	strb	r2, [r3, #1]
        		            ctx->updateState = BL_UPDATE_ERROR;
        		        }
        		    }
        		}

        		break;
 80008e0:	e125      	b.n	8000b2e <Bootloader_Task+0x506>
        		            ctx->updateState = BL_UPDATE_ERROR;
 80008e2:	687b      	ldr	r3, [r7, #4]
 80008e4:	2208      	movs	r2, #8
 80008e6:	705a      	strb	r2, [r3, #1]
        		break;
 80008e8:	e121      	b.n	8000b2e <Bootloader_Task+0x506>
 80008ea:	bf00      	nop
 80008ec:	20000128 	.word	0x20000128
 80008f0:	20004f68 	.word	0x20004f68
 80008f4:	20009dac 	.word	0x20009dac
 80008f8:	20003bd6 	.word	0x20003bd6

        	case BL_UPDATE_CHECK_INFO:

        		g_usb_rx_debug.rx_callback_count 	= 0;
 80008fc:	4b98      	ldr	r3, [pc, #608]	@ (8000b60 <Bootloader_Task+0x538>)
 80008fe:	2200      	movs	r2, #0
 8000900:	601a      	str	r2, [r3, #0]
        		g_usb_rx_debug.frame_completed 		= 0;
 8000902:	4b97      	ldr	r3, [pc, #604]	@ (8000b60 <Bootloader_Task+0x538>)
 8000904:	2200      	movs	r2, #0
 8000906:	735a      	strb	r2, [r3, #13]
        	    g_usb_rx_debug.total_received_bytes = 0;
 8000908:	4b95      	ldr	r3, [pc, #596]	@ (8000b60 <Bootloader_Task+0x538>)
 800090a:	2200      	movs	r2, #0
 800090c:	605a      	str	r2, [r3, #4]

        		if(ctx->update_info.fw_size_bytes <= BL_APP_MAX_SIZE)
 800090e:	687b      	ldr	r3, [r7, #4]
 8000910:	699b      	ldr	r3, [r3, #24]
 8000912:	4a94      	ldr	r2, [pc, #592]	@ (8000b64 <Bootloader_Task+0x53c>)
 8000914:	4293      	cmp	r3, r2
 8000916:	d80d      	bhi.n	8000934 <Bootloader_Task+0x30c>
        		{
        			ctx->updateState 		= BL_UPDATE_REQUEST_PACKET;
 8000918:	687b      	ldr	r3, [r7, #4]
 800091a:	2204      	movs	r2, #4
 800091c:	705a      	strb	r2, [r3, #1]
        			ctx->update_requested 	= true;
 800091e:	687b      	ldr	r3, [r7, #4]
 8000920:	2201      	movs	r2, #1
 8000922:	731a      	strb	r2, [r3, #12]

        			ctx->update_packet_info.startAddress 		= 0x00000000;
 8000924:	687b      	ldr	r3, [r7, #4]
 8000926:	2200      	movs	r2, #0
 8000928:	625a      	str	r2, [r3, #36]	@ 0x24
        			ctx->update_packet_info.remainingDataLength = ctx->update_info.fw_size_bytes;
 800092a:	687b      	ldr	r3, [r7, #4]
 800092c:	699a      	ldr	r2, [r3, #24]
 800092e:	687b      	ldr	r3, [r7, #4]
 8000930:	631a      	str	r2, [r3, #48]	@ 0x30
        		else
        		{
        			ctx->updateState = BL_UPDATE_ERROR;
        		}

        		break;
 8000932:	e101      	b.n	8000b38 <Bootloader_Task+0x510>
        			ctx->updateState = BL_UPDATE_ERROR;
 8000934:	687b      	ldr	r3, [r7, #4]
 8000936:	2208      	movs	r2, #8
 8000938:	705a      	strb	r2, [r3, #1]
        		break;
 800093a:	e0fd      	b.n	8000b38 <Bootloader_Task+0x510>

        	case BL_UPDATE_REQUEST_PACKET:

        		if(ctx->update_requested && ctx->update_in_progress == false)
 800093c:	687b      	ldr	r3, [r7, #4]
 800093e:	7b1b      	ldrb	r3, [r3, #12]
 8000940:	2b00      	cmp	r3, #0
 8000942:	f000 80f6 	beq.w	8000b32 <Bootloader_Task+0x50a>
 8000946:	687b      	ldr	r3, [r7, #4]
 8000948:	7b5b      	ldrb	r3, [r3, #13]
 800094a:	f083 0301 	eor.w	r3, r3, #1
 800094e:	b2db      	uxtb	r3, r3
 8000950:	2b00      	cmp	r3, #0
 8000952:	f000 80ee 	beq.w	8000b32 <Bootloader_Task+0x50a>
        		{
        			ctx->update_requested 	= false;
 8000956:	687b      	ldr	r3, [r7, #4]
 8000958:	2200      	movs	r2, #0
 800095a:	731a      	strb	r2, [r3, #12]
        			ctx->update_in_progress	= true;
 800095c:	687b      	ldr	r3, [r7, #4]
 800095e:	2201      	movs	r2, #1
 8000960:	735a      	strb	r2, [r3, #13]

        			/*
        			 * Belirli bir adresten itibaren belirli uzunlukta veri talep et
        			 */
        			if(ctx->update_packet_info.remainingDataLength >= 1024)
 8000962:	687b      	ldr	r3, [r7, #4]
 8000964:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000966:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800096a:	d304      	bcc.n	8000976 <Bootloader_Task+0x34e>
        			{
        				ctx->update_packet_info.requestedDataLength = 1024;
 800096c:	687b      	ldr	r3, [r7, #4]
 800096e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000972:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000974:	e003      	b.n	800097e <Bootloader_Task+0x356>
        			}
        			else
        			{
        				ctx->update_packet_info.requestedDataLength = ctx->update_packet_info.remainingDataLength;
 8000976:	687b      	ldr	r3, [r7, #4]
 8000978:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800097a:	687b      	ldr	r3, [r7, #4]
 800097c:	62da      	str	r2, [r3, #44]	@ 0x2c
        			}

        			uint8_t packet[8] 	= {0};
 800097e:	f107 0308 	add.w	r3, r7, #8
 8000982:	2200      	movs	r2, #0
 8000984:	601a      	str	r2, [r3, #0]
 8000986:	605a      	str	r2, [r3, #4]
        			uint16_t dataLength = 8;
 8000988:	2308      	movs	r3, #8
 800098a:	83fb      	strh	r3, [r7, #30]

        			packet[0] = (uint8_t)( ctx->update_packet_info.startAddress >> 24 & 0xFF);
 800098c:	687b      	ldr	r3, [r7, #4]
 800098e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000990:	0e1b      	lsrs	r3, r3, #24
 8000992:	b2db      	uxtb	r3, r3
 8000994:	723b      	strb	r3, [r7, #8]
        			packet[1] = (uint8_t)( ctx->update_packet_info.startAddress >> 16 & 0xFF);
 8000996:	687b      	ldr	r3, [r7, #4]
 8000998:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800099a:	0c1b      	lsrs	r3, r3, #16
 800099c:	b2db      	uxtb	r3, r3
 800099e:	727b      	strb	r3, [r7, #9]
        			packet[2] = (uint8_t)( ctx->update_packet_info.startAddress >> 8  & 0xFF);
 80009a0:	687b      	ldr	r3, [r7, #4]
 80009a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80009a4:	0a1b      	lsrs	r3, r3, #8
 80009a6:	b2db      	uxtb	r3, r3
 80009a8:	72bb      	strb	r3, [r7, #10]
        			packet[3] = (uint8_t)( ctx->update_packet_info.startAddress >> 0  & 0xFF);
 80009aa:	687b      	ldr	r3, [r7, #4]
 80009ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80009ae:	b2db      	uxtb	r3, r3
 80009b0:	72fb      	strb	r3, [r7, #11]
        			packet[4] = (uint8_t)( ctx->update_packet_info.requestedDataLength >> 24 & 0xFF);
 80009b2:	687b      	ldr	r3, [r7, #4]
 80009b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80009b6:	0e1b      	lsrs	r3, r3, #24
 80009b8:	b2db      	uxtb	r3, r3
 80009ba:	733b      	strb	r3, [r7, #12]
        			packet[5] = (uint8_t)( ctx->update_packet_info.requestedDataLength >> 16 & 0xFF);
 80009bc:	687b      	ldr	r3, [r7, #4]
 80009be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80009c0:	0c1b      	lsrs	r3, r3, #16
 80009c2:	b2db      	uxtb	r3, r3
 80009c4:	737b      	strb	r3, [r7, #13]
        			packet[6] = (uint8_t)( ctx->update_packet_info.requestedDataLength >> 8  & 0xFF);
 80009c6:	687b      	ldr	r3, [r7, #4]
 80009c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80009ca:	0a1b      	lsrs	r3, r3, #8
 80009cc:	b2db      	uxtb	r3, r3
 80009ce:	73bb      	strb	r3, [r7, #14]
        			packet[7] = (uint8_t)( ctx->update_packet_info.requestedDataLength >> 0  & 0xFF);
 80009d0:	687b      	ldr	r3, [r7, #4]
 80009d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80009d4:	b2db      	uxtb	r3, r3
 80009d6:	73fb      	strb	r3, [r7, #15]


            		usbCommParameters.USB_tx_parameters = *USB_Prepare_Transmit_Buffer(USB_PACKET_FIRMWARE_UPDATE,
 80009d8:	8bfa      	ldrh	r2, [r7, #30]
 80009da:	f107 0308 	add.w	r3, r7, #8
 80009de:	9300      	str	r3, [sp, #0]
 80009e0:	4613      	mov	r3, r2
 80009e2:	2200      	movs	r2, #0
 80009e4:	2113      	movs	r1, #19
 80009e6:	2060      	movs	r0, #96	@ 0x60
 80009e8:	f000 ff76 	bl	80018d8 <USB_Prepare_Transmit_Buffer>
 80009ec:	4603      	mov	r3, r0
 80009ee:	4a5e      	ldr	r2, [pc, #376]	@ (8000b68 <Bootloader_Task+0x540>)
 80009f0:	4610      	mov	r0, r2
 80009f2:	4619      	mov	r1, r3
 80009f4:	f242 731a 	movw	r3, #10010	@ 0x271a
 80009f8:	461a      	mov	r2, r3
 80009fa:	f00c f9c5 	bl	800cd88 <memcpy>
																					   USB_FIRMWARE_UPDATE_GET_PACKET,
																					   0,
																					   dataLength,
																					   packet);
            		uint8_t transmitStatus = USB_Transmit(usbCommParameters.USB_tx_parameters.usbTxBuf,
 80009fe:	4b5a      	ldr	r3, [pc, #360]	@ (8000b68 <Bootloader_Task+0x540>)
 8000a00:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8000a04:	f8b3 3388 	ldrh.w	r3, [r3, #904]	@ 0x388
 8000a08:	4619      	mov	r1, r3
 8000a0a:	4857      	ldr	r0, [pc, #348]	@ (8000b68 <Bootloader_Task+0x540>)
 8000a0c:	f000 ff52 	bl	80018b4 <USB_Transmit>
 8000a10:	4603      	mov	r3, r0
 8000a12:	777b      	strb	r3, [r7, #29]
            					 	 	 	 	 	 	  usbCommParameters.USB_tx_parameters.usbTxBufLen);

        			memset(&usbCommParameters, 0, sizeof(usbCommParameters));
 8000a14:	f644 623e 	movw	r2, #20030	@ 0x4e3e
 8000a18:	2100      	movs	r1, #0
 8000a1a:	4853      	ldr	r0, [pc, #332]	@ (8000b68 <Bootloader_Task+0x540>)
 8000a1c:	f00c f988 	bl	800cd30 <memset>

        			ctx->updateState = BL_UPDATE_RECEIVE_DATA;
 8000a20:	687b      	ldr	r3, [r7, #4]
 8000a22:	2205      	movs	r2, #5
 8000a24:	705a      	strb	r2, [r3, #1]
        		}

        		break;
 8000a26:	e084      	b.n	8000b32 <Bootloader_Task+0x50a>

        	case BL_UPDATE_RECEIVE_DATA:

        		if (usbCommParameters.USB_rx_parameters.usbRxFlag)
 8000a28:	4b4f      	ldr	r3, [pc, #316]	@ (8000b68 <Bootloader_Task+0x540>)
 8000a2a:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8000a2e:	f893 3aa4 	ldrb.w	r3, [r3, #2724]	@ 0xaa4
 8000a32:	2b00      	cmp	r3, #0
 8000a34:	d07f      	beq.n	8000b36 <Bootloader_Task+0x50e>
        		{
        		    usbCommParameters.USB_rx_parameters.usbRxFlag = 0;
 8000a36:	4b4c      	ldr	r3, [pc, #304]	@ (8000b68 <Bootloader_Task+0x540>)
 8000a38:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8000a3c:	2200      	movs	r2, #0
 8000a3e:	f883 2aa4 	strb.w	r2, [r3, #2724]	@ 0xaa4

        		    if (usbCommParameters.USB_rx_parameters.USB_rx_packet_info.packet_type ==
 8000a42:	4b49      	ldr	r3, [pc, #292]	@ (8000b68 <Bootloader_Task+0x540>)
 8000a44:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8000a48:	f893 3aa6 	ldrb.w	r3, [r3, #2726]	@ 0xaa6
 8000a4c:	2b60      	cmp	r3, #96	@ 0x60
 8000a4e:	d172      	bne.n	8000b36 <Bootloader_Task+0x50e>
        		            USB_PACKET_FIRMWARE_UPDATE &&
        		        usbCommParameters.USB_rx_parameters.USB_rx_packet_info.command
        		            .USB_firmware_update_command_id ==
 8000a50:	4b45      	ldr	r3, [pc, #276]	@ (8000b68 <Bootloader_Task+0x540>)
 8000a52:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8000a56:	f893 3aaa 	ldrb.w	r3, [r3, #2730]	@ 0xaaa
        		            USB_PACKET_FIRMWARE_UPDATE &&
 8000a5a:	2b14      	cmp	r3, #20
 8000a5c:	d16b      	bne.n	8000b36 <Bootloader_Task+0x50e>
        		            		USB_FIRMWARE_UPDATE_SEND_PACKET)
        		    {
        		        uint8_t *rx;

        		        /* RX data pointer */
        		        rx = usbCommParameters.USB_rx_parameters.USB_rx_packet_info.data;
 8000a5e:	4b43      	ldr	r3, [pc, #268]	@ (8000b6c <Bootloader_Task+0x544>)
 8000a60:	623b      	str	r3, [r7, #32]

        		        /* Güvenlik: uzunluk kontrolü */
        		        if (usbCommParameters.USB_rx_parameters.USB_rx_packet_info.data_len >= ctx->update_packet_info.requestedDataLength)
 8000a62:	4b41      	ldr	r3, [pc, #260]	@ (8000b68 <Bootloader_Task+0x540>)
 8000a64:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8000a68:	f8b3 3aac 	ldrh.w	r3, [r3, #2732]	@ 0xaac
 8000a6c:	461a      	mov	r2, r3
 8000a6e:	687b      	ldr	r3, [r7, #4]
 8000a70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000a72:	429a      	cmp	r2, r3
 8000a74:	d35f      	bcc.n	8000b36 <Bootloader_Task+0x50e>
        		        	/*
        		        	 * Gelen data içerisinden ilk ctx->update_packet_info.requestedDataLength kadarı veriyi
        		        	 * ondan sonraki 4 byte ise CRC32 yi içermektedir. İlk olarak crc32 kontorlünün yapılması gerekir.
        		        	 */

        		        	Bootloader_Packet_Parser(&ctx->update_packet,
 8000a76:	687b      	ldr	r3, [r7, #4]
 8000a78:	3334      	adds	r3, #52	@ 0x34
 8000a7a:	4a3b      	ldr	r2, [pc, #236]	@ (8000b68 <Bootloader_Task+0x540>)
 8000a7c:	f502 5240 	add.w	r2, r2, #12288	@ 0x3000
 8000a80:	f8b2 2aac 	ldrh.w	r2, [r2, #2732]	@ 0xaac
 8000a84:	4939      	ldr	r1, [pc, #228]	@ (8000b6c <Bootloader_Task+0x544>)
 8000a86:	4618      	mov	r0, r3
 8000a88:	f000 f895 	bl	8000bb6 <Bootloader_Packet_Parser>
        		        							 usbCommParameters.USB_rx_parameters.USB_rx_packet_info.data,
        		        							 usbCommParameters.USB_rx_parameters.USB_rx_packet_info.data_len);

                			ctx->updateState = BL_UPDATE_VERIFY;
 8000a8c:	687b      	ldr	r3, [r7, #4]
 8000a8e:	2206      	movs	r2, #6
 8000a90:	705a      	strb	r2, [r3, #1]
        		        }

        		    }
        		}

        		break;
 8000a92:	e050      	b.n	8000b36 <Bootloader_Task+0x50e>

        	case BL_UPDATE_VERIFY:

        		if(CRC32_Verify(ctx->update_packet.packetBuff, ctx->update_packet.packetLen, ctx->update_packet.packetCRC))
 8000a94:	687b      	ldr	r3, [r7, #4]
 8000a96:	f103 0034 	add.w	r0, r3, #52	@ 0x34
 8000a9a:	687b      	ldr	r3, [r7, #4]
 8000a9c:	f8b3 3444 	ldrh.w	r3, [r3, #1092]	@ 0x444
 8000aa0:	4619      	mov	r1, r3
 8000aa2:	687b      	ldr	r3, [r7, #4]
 8000aa4:	f8d3 3448 	ldr.w	r3, [r3, #1096]	@ 0x448
 8000aa8:	461a      	mov	r2, r3
 8000aaa:	f000 fa5d 	bl	8000f68 <CRC32_Verify>
 8000aae:	4603      	mov	r3, r0
 8000ab0:	2b00      	cmp	r3, #0
 8000ab2:	d007      	beq.n	8000ac4 <Bootloader_Task+0x49c>
        		{
        			/*
        			 * CRC OK Gönder ve devam et
        			 */

        			ctx->update_packet.crcStatus 	= USB_CRC_OK;
 8000ab4:	687b      	ldr	r3, [r7, #4]
 8000ab6:	2200      	movs	r2, #0
 8000ab8:	f883 244c 	strb.w	r2, [r3, #1100]	@ 0x44c
        			ctx->updateState 				= BL_UPDATE_WRITE_FLASH;
 8000abc:	687b      	ldr	r3, [r7, #4]
 8000abe:	2207      	movs	r2, #7
 8000ac0:	705a      	strb	r2, [r3, #1]
 8000ac2:	e003      	b.n	8000acc <Bootloader_Task+0x4a4>
        		{
        			/*
        			 * CRC NOK Gönder ve paketi tekrar iste
        			 */

        			ctx->update_packet.crcStatus 	= USB_CRC_NOK;
 8000ac4:	687b      	ldr	r3, [r7, #4]
 8000ac6:	2201      	movs	r2, #1
 8000ac8:	f883 244c 	strb.w	r2, [r3, #1100]	@ 0x44c
        			// --> ctx->updateState = BL_UPDATE_ERROR;
        		}


    			uint8_t usbPacket[1] 	 = {0};
 8000acc:	2300      	movs	r3, #0
 8000ace:	743b      	strb	r3, [r7, #16]
    			uint16_t usbPacketLength = 1;
 8000ad0:	2301      	movs	r3, #1
 8000ad2:	84fb      	strh	r3, [r7, #38]	@ 0x26

     			usbPacket[0]   = ctx->update_packet.crcStatus;
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	f893 344c 	ldrb.w	r3, [r3, #1100]	@ 0x44c
 8000ada:	743b      	strb	r3, [r7, #16]

        		usbCommParameters.USB_tx_parameters = *USB_Prepare_Transmit_Buffer(USB_PACKET_FIRMWARE_UPDATE, USB_FIRMWARE_UPDATE_VERIFY_PACKET, 0, usbPacketLength, usbPacket);
 8000adc:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8000ade:	f107 0310 	add.w	r3, r7, #16
 8000ae2:	9300      	str	r3, [sp, #0]
 8000ae4:	4613      	mov	r3, r2
 8000ae6:	2200      	movs	r2, #0
 8000ae8:	2115      	movs	r1, #21
 8000aea:	2060      	movs	r0, #96	@ 0x60
 8000aec:	f000 fef4 	bl	80018d8 <USB_Prepare_Transmit_Buffer>
 8000af0:	4603      	mov	r3, r0
 8000af2:	4a1d      	ldr	r2, [pc, #116]	@ (8000b68 <Bootloader_Task+0x540>)
 8000af4:	4610      	mov	r0, r2
 8000af6:	4619      	mov	r1, r3
 8000af8:	f242 731a 	movw	r3, #10010	@ 0x271a
 8000afc:	461a      	mov	r2, r3
 8000afe:	f00c f943 	bl	800cd88 <memcpy>
        		USB_Transmit(usbCommParameters.USB_tx_parameters.usbTxBuf, usbCommParameters.USB_tx_parameters.usbTxBufLen);
 8000b02:	4b19      	ldr	r3, [pc, #100]	@ (8000b68 <Bootloader_Task+0x540>)
 8000b04:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8000b08:	f8b3 3388 	ldrh.w	r3, [r3, #904]	@ 0x388
 8000b0c:	4619      	mov	r1, r3
 8000b0e:	4816      	ldr	r0, [pc, #88]	@ (8000b68 <Bootloader_Task+0x540>)
 8000b10:	f000 fed0 	bl	80018b4 <USB_Transmit>

    			memset(&usbCommParameters, 0, sizeof(usbCommParameters));
 8000b14:	f644 623e 	movw	r2, #20030	@ 0x4e3e
 8000b18:	2100      	movs	r1, #0
 8000b1a:	4813      	ldr	r0, [pc, #76]	@ (8000b68 <Bootloader_Task+0x540>)
 8000b1c:	f00c f908 	bl	800cd30 <memset>

        		break;
 8000b20:	e00a      	b.n	8000b38 <Bootloader_Task+0x510>

        		break;

        	default:

        		break;
 8000b22:	bf00      	nop
 8000b24:	e019      	b.n	8000b5a <Bootloader_Task+0x532>
        		break;
 8000b26:	bf00      	nop
 8000b28:	e017      	b.n	8000b5a <Bootloader_Task+0x532>
        		break;
 8000b2a:	bf00      	nop
 8000b2c:	e015      	b.n	8000b5a <Bootloader_Task+0x532>
        		break;
 8000b2e:	bf00      	nop
 8000b30:	e013      	b.n	8000b5a <Bootloader_Task+0x532>
        		break;
 8000b32:	bf00      	nop
 8000b34:	e011      	b.n	8000b5a <Bootloader_Task+0x532>
        		break;
 8000b36:	bf00      	nop
        	}

            break;
 8000b38:	e00f      	b.n	8000b5a <Bootloader_Task+0x532>

        case BL_STATE_VERIFY:
        {
            if (ctx->update_info.fw_crc32 == ctx->update_info.fw_crc32)
            {
                ctx->state = BL_STATE_JUMP;
 8000b3a:	687b      	ldr	r3, [r7, #4]
 8000b3c:	2206      	movs	r2, #6
 8000b3e:	701a      	strb	r2, [r3, #0]
            else
            {
                ctx->error = BL_ERR_CRC_MISMATCH;
                ctx->state = BL_STATE_ERROR;
            }
            break;
 8000b40:	e00b      	b.n	8000b5a <Bootloader_Task+0x532>
        }

        case BL_STATE_JUMP:
        {
            (void)Bootloader_JumpToApplication(ctx);
 8000b42:	6878      	ldr	r0, [r7, #4]
 8000b44:	f000 f814 	bl	8000b70 <Bootloader_JumpToApplication>
            ctx->state = BL_STATE_ERROR;
 8000b48:	687b      	ldr	r3, [r7, #4]
 8000b4a:	2207      	movs	r2, #7
 8000b4c:	701a      	strb	r2, [r3, #0]
            break;
 8000b4e:	e004      	b.n	8000b5a <Bootloader_Task+0x532>
        return;
 8000b50:	bf00      	nop
 8000b52:	e002      	b.n	8000b5a <Bootloader_Task+0x532>

        case BL_STATE_ERROR:
        default:
        {
            /* Stay here on fatal error */
            break;
 8000b54:	bf00      	nop
 8000b56:	e000      	b.n	8000b5a <Bootloader_Task+0x532>
            break;
 8000b58:	bf00      	nop
        }
    }
}
 8000b5a:	3728      	adds	r7, #40	@ 0x28
 8000b5c:	46bd      	mov	sp, r7
 8000b5e:	bd80      	pop	{r7, pc}
 8000b60:	20009dac 	.word	0x20009dac
 8000b64:	001b5800 	.word	0x001b5800
 8000b68:	20000128 	.word	0x20000128
 8000b6c:	20003bd6 	.word	0x20003bd6

08000b70 <Bootloader_JumpToApplication>:
 * @param[in,out] ctx  Bootloader context structure
 * @return true  Jump executed
 * @return false Jump not possible
 */
bool Bootloader_JumpToApplication(BootloaderCtx_t *ctx)
{
 8000b70:	b580      	push	{r7, lr}
 8000b72:	b082      	sub	sp, #8
 8000b74:	af00      	add	r7, sp, #0
 8000b76:	6078      	str	r0, [r7, #4]
    if (ctx == NULL)
 8000b78:	687b      	ldr	r3, [r7, #4]
 8000b7a:	2b00      	cmp	r3, #0
 8000b7c:	d101      	bne.n	8000b82 <Bootloader_JumpToApplication+0x12>
    {
        return false;
 8000b7e:	2300      	movs	r3, #0
 8000b80:	e015      	b.n	8000bae <Bootloader_JumpToApplication+0x3e>
    }

    if (BL_IsVectorTableSane(ctx->app_base) == false)
 8000b82:	687b      	ldr	r3, [r7, #4]
 8000b84:	691b      	ldr	r3, [r3, #16]
 8000b86:	4618      	mov	r0, r3
 8000b88:	f000 f878 	bl	8000c7c <BL_IsVectorTableSane>
 8000b8c:	4603      	mov	r3, r0
 8000b8e:	f083 0301 	eor.w	r3, r3, #1
 8000b92:	b2db      	uxtb	r3, r3
 8000b94:	2b00      	cmp	r3, #0
 8000b96:	d004      	beq.n	8000ba2 <Bootloader_JumpToApplication+0x32>
    {
        ctx->error = BL_ERR_INVALID_VECTOR;
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	2201      	movs	r2, #1
 8000b9c:	709a      	strb	r2, [r3, #2]
        return false;
 8000b9e:	2300      	movs	r3, #0
 8000ba0:	e005      	b.n	8000bae <Bootloader_JumpToApplication+0x3e>
    }

    BL_Jump(ctx->app_base);
 8000ba2:	687b      	ldr	r3, [r7, #4]
 8000ba4:	691b      	ldr	r3, [r3, #16]
 8000ba6:	4618      	mov	r0, r3
 8000ba8:	f000 f89a 	bl	8000ce0 <BL_Jump>
    return true;
 8000bac:	2301      	movs	r3, #1
}
 8000bae:	4618      	mov	r0, r3
 8000bb0:	3708      	adds	r7, #8
 8000bb2:	46bd      	mov	sp, r7
 8000bb4:	bd80      	pop	{r7, pc}

08000bb6 <Bootloader_Packet_Parser>:

void Bootloader_Packet_Parser(bl_update_packet_t *ctxPacket, uint8_t *buff, uint16_t len)
{
 8000bb6:	b480      	push	{r7}
 8000bb8:	b087      	sub	sp, #28
 8000bba:	af00      	add	r7, sp, #0
 8000bbc:	60f8      	str	r0, [r7, #12]
 8000bbe:	60b9      	str	r1, [r7, #8]
 8000bc0:	4613      	mov	r3, r2
 8000bc2:	80fb      	strh	r3, [r7, #6]
    /* Start address */
    ctxPacket->packetStartAddress =
        ((uint32_t)buff[0] << 24) |
 8000bc4:	68bb      	ldr	r3, [r7, #8]
 8000bc6:	781b      	ldrb	r3, [r3, #0]
 8000bc8:	061a      	lsls	r2, r3, #24
        ((uint32_t)buff[1] << 16) |
 8000bca:	68bb      	ldr	r3, [r7, #8]
 8000bcc:	3301      	adds	r3, #1
 8000bce:	781b      	ldrb	r3, [r3, #0]
 8000bd0:	041b      	lsls	r3, r3, #16
        ((uint32_t)buff[0] << 24) |
 8000bd2:	431a      	orrs	r2, r3
        ((uint32_t)buff[2] << 8)  |
 8000bd4:	68bb      	ldr	r3, [r7, #8]
 8000bd6:	3302      	adds	r3, #2
 8000bd8:	781b      	ldrb	r3, [r3, #0]
 8000bda:	021b      	lsls	r3, r3, #8
        ((uint32_t)buff[1] << 16) |
 8000bdc:	4313      	orrs	r3, r2
        ((uint32_t)buff[3]);
 8000bde:	68ba      	ldr	r2, [r7, #8]
 8000be0:	3203      	adds	r2, #3
 8000be2:	7812      	ldrb	r2, [r2, #0]
        ((uint32_t)buff[2] << 8)  |
 8000be4:	431a      	orrs	r2, r3
    ctxPacket->packetStartAddress =
 8000be6:	68fb      	ldr	r3, [r7, #12]
 8000be8:	f8c3 240c 	str.w	r2, [r3, #1036]	@ 0x40c

    /* Data length */
    ctxPacket->packetLen =
        ((uint32_t)buff[4] << 24) |
        ((uint32_t)buff[5] << 16) |
        ((uint32_t)buff[6] << 8)  |
 8000bec:	68bb      	ldr	r3, [r7, #8]
 8000bee:	3306      	adds	r3, #6
 8000bf0:	781b      	ldrb	r3, [r3, #0]
 8000bf2:	021b      	lsls	r3, r3, #8
 8000bf4:	b29b      	uxth	r3, r3
        ((uint32_t)buff[7]);
 8000bf6:	68ba      	ldr	r2, [r7, #8]
 8000bf8:	3207      	adds	r2, #7
 8000bfa:	7812      	ldrb	r2, [r2, #0]
        ((uint32_t)buff[6] << 8)  |
 8000bfc:	4313      	orrs	r3, r2
 8000bfe:	b29a      	uxth	r2, r3
    ctxPacket->packetLen =
 8000c00:	68fb      	ldr	r3, [r7, #12]
 8000c02:	f8a3 2410 	strh.w	r2, [r3, #1040]	@ 0x410

    /* Data copy */
    for (uint32_t i = 0; i < ctxPacket->packetLen; i++)
 8000c06:	2300      	movs	r3, #0
 8000c08:	617b      	str	r3, [r7, #20]
 8000c0a:	e00c      	b.n	8000c26 <Bootloader_Packet_Parser+0x70>
    {
        ctxPacket->packetBuff[i] = buff[8 + i];
 8000c0c:	697b      	ldr	r3, [r7, #20]
 8000c0e:	3308      	adds	r3, #8
 8000c10:	68ba      	ldr	r2, [r7, #8]
 8000c12:	4413      	add	r3, r2
 8000c14:	7819      	ldrb	r1, [r3, #0]
 8000c16:	68fa      	ldr	r2, [r7, #12]
 8000c18:	697b      	ldr	r3, [r7, #20]
 8000c1a:	4413      	add	r3, r2
 8000c1c:	460a      	mov	r2, r1
 8000c1e:	701a      	strb	r2, [r3, #0]
    for (uint32_t i = 0; i < ctxPacket->packetLen; i++)
 8000c20:	697b      	ldr	r3, [r7, #20]
 8000c22:	3301      	adds	r3, #1
 8000c24:	617b      	str	r3, [r7, #20]
 8000c26:	68fb      	ldr	r3, [r7, #12]
 8000c28:	f8b3 3410 	ldrh.w	r3, [r3, #1040]	@ 0x410
 8000c2c:	461a      	mov	r2, r3
 8000c2e:	697b      	ldr	r3, [r7, #20]
 8000c30:	4293      	cmp	r3, r2
 8000c32:	d3eb      	bcc.n	8000c0c <Bootloader_Packet_Parser+0x56>
    }

    /* CRC32 */
    ctxPacket->packetCRC =
        ((uint32_t)buff[len - 4] << 24) |
 8000c34:	88fb      	ldrh	r3, [r7, #6]
 8000c36:	3b04      	subs	r3, #4
 8000c38:	68ba      	ldr	r2, [r7, #8]
 8000c3a:	4413      	add	r3, r2
 8000c3c:	781b      	ldrb	r3, [r3, #0]
 8000c3e:	061a      	lsls	r2, r3, #24
        ((uint32_t)buff[len - 3] << 16) |
 8000c40:	88fb      	ldrh	r3, [r7, #6]
 8000c42:	3b03      	subs	r3, #3
 8000c44:	68b9      	ldr	r1, [r7, #8]
 8000c46:	440b      	add	r3, r1
 8000c48:	781b      	ldrb	r3, [r3, #0]
 8000c4a:	041b      	lsls	r3, r3, #16
        ((uint32_t)buff[len - 4] << 24) |
 8000c4c:	431a      	orrs	r2, r3
        ((uint32_t)buff[len - 2] << 8)  |
 8000c4e:	88fb      	ldrh	r3, [r7, #6]
 8000c50:	3b02      	subs	r3, #2
 8000c52:	68b9      	ldr	r1, [r7, #8]
 8000c54:	440b      	add	r3, r1
 8000c56:	781b      	ldrb	r3, [r3, #0]
 8000c58:	021b      	lsls	r3, r3, #8
        ((uint32_t)buff[len - 3] << 16) |
 8000c5a:	4313      	orrs	r3, r2
        ((uint32_t)buff[len - 1]);
 8000c5c:	88fa      	ldrh	r2, [r7, #6]
 8000c5e:	3a01      	subs	r2, #1
 8000c60:	68b9      	ldr	r1, [r7, #8]
 8000c62:	440a      	add	r2, r1
 8000c64:	7812      	ldrb	r2, [r2, #0]
        ((uint32_t)buff[len - 2] << 8)  |
 8000c66:	431a      	orrs	r2, r3
    ctxPacket->packetCRC =
 8000c68:	68fb      	ldr	r3, [r7, #12]
 8000c6a:	f8c3 2414 	str.w	r2, [r3, #1044]	@ 0x414
}
 8000c6e:	bf00      	nop
 8000c70:	371c      	adds	r7, #28
 8000c72:	46bd      	mov	sp, r7
 8000c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c78:	4770      	bx	lr
	...

08000c7c <BL_IsVectorTableSane>:
 * @param[in] appBase  Application flash base address
 * @return true  Vector table valid
 * @return false Vector table invalid
 */
static bool BL_IsVectorTableSane(uint32_t appBase)
{
 8000c7c:	b480      	push	{r7}
 8000c7e:	b085      	sub	sp, #20
 8000c80:	af00      	add	r7, sp, #0
 8000c82:	6078      	str	r0, [r7, #4]
    uint32_t msp;
    uint32_t rst;

    msp = *(volatile uint32_t *)(appBase);
 8000c84:	687b      	ldr	r3, [r7, #4]
 8000c86:	681b      	ldr	r3, [r3, #0]
 8000c88:	60fb      	str	r3, [r7, #12]
    rst = *(volatile uint32_t *)(appBase + 4U);
 8000c8a:	687b      	ldr	r3, [r7, #4]
 8000c8c:	3304      	adds	r3, #4
 8000c8e:	681b      	ldr	r3, [r3, #0]
 8000c90:	60bb      	str	r3, [r7, #8]

    if ((msp < BL_SRAM_BASE) || (msp > BL_SRAM_END))
 8000c92:	68fb      	ldr	r3, [r7, #12]
 8000c94:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8000c98:	d303      	bcc.n	8000ca2 <BL_IsVectorTableSane+0x26>
 8000c9a:	68fb      	ldr	r3, [r7, #12]
 8000c9c:	4a0f      	ldr	r2, [pc, #60]	@ (8000cdc <BL_IsVectorTableSane+0x60>)
 8000c9e:	4293      	cmp	r3, r2
 8000ca0:	d901      	bls.n	8000ca6 <BL_IsVectorTableSane+0x2a>
    {
        return false;
 8000ca2:	2300      	movs	r3, #0
 8000ca4:	e013      	b.n	8000cce <BL_IsVectorTableSane+0x52>
    }

    if ((rst < appBase) || (rst > (appBase + 0x200000UL)))
 8000ca6:	68ba      	ldr	r2, [r7, #8]
 8000ca8:	687b      	ldr	r3, [r7, #4]
 8000caa:	429a      	cmp	r2, r3
 8000cac:	d305      	bcc.n	8000cba <BL_IsVectorTableSane+0x3e>
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
 8000cb4:	68ba      	ldr	r2, [r7, #8]
 8000cb6:	429a      	cmp	r2, r3
 8000cb8:	d901      	bls.n	8000cbe <BL_IsVectorTableSane+0x42>
    {
        return false;
 8000cba:	2300      	movs	r3, #0
 8000cbc:	e007      	b.n	8000cce <BL_IsVectorTableSane+0x52>
    }

    if ((rst & 0x1U) == 0U)
 8000cbe:	68bb      	ldr	r3, [r7, #8]
 8000cc0:	f003 0301 	and.w	r3, r3, #1
 8000cc4:	2b00      	cmp	r3, #0
 8000cc6:	d101      	bne.n	8000ccc <BL_IsVectorTableSane+0x50>
    {
        return false;
 8000cc8:	2300      	movs	r3, #0
 8000cca:	e000      	b.n	8000cce <BL_IsVectorTableSane+0x52>
    }

    return true;
 8000ccc:	2301      	movs	r3, #1
}
 8000cce:	4618      	mov	r0, r3
 8000cd0:	3714      	adds	r7, #20
 8000cd2:	46bd      	mov	sp, r7
 8000cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd8:	4770      	bx	lr
 8000cda:	bf00      	nop
 8000cdc:	20270000 	.word	0x20270000

08000ce0 <BL_Jump>:
 * Transfers execution from bootloader to application safely.
 *
 * @param[in] appBase  Application flash base address
 */
static void BL_Jump(uint32_t appBase)
{
 8000ce0:	b580      	push	{r7, lr}
 8000ce2:	b086      	sub	sp, #24
 8000ce4:	af00      	add	r7, sp, #0
 8000ce6:	6078      	str	r0, [r7, #4]
    uint32_t appStack;   /* Application'ın başlangıç Main Stack Pointer değeri */
    uint32_t appEntry;   /* Application'ın Reset_Handler (giriş noktası) adresi */

    appStack = *(volatile uint32_t *)(appBase);        /* Vector table [0]: initial MSP */
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	681b      	ldr	r3, [r3, #0]
 8000cec:	613b      	str	r3, [r7, #16]
    appEntry = *(volatile uint32_t *)(appBase + 4U);   /* Vector table [1]: reset handler */
 8000cee:	687b      	ldr	r3, [r7, #4]
 8000cf0:	3304      	adds	r3, #4
 8000cf2:	681b      	ldr	r3, [r3, #0]
 8000cf4:	60fb      	str	r3, [r7, #12]
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000cf6:	b672      	cpsid	i
}
 8000cf8:	bf00      	nop

    __disable_irq();     /* Jump sırasında kesmelerin çalışmasını engelle */

    SysTick->CTRL = 0U;  /* SysTick timer'ını tamamen durdur */
 8000cfa:	4b1e      	ldr	r3, [pc, #120]	@ (8000d74 <BL_Jump+0x94>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	601a      	str	r2, [r3, #0]
    SysTick->LOAD = 0U;  /* SysTick reload değerini sıfırla */
 8000d00:	4b1c      	ldr	r3, [pc, #112]	@ (8000d74 <BL_Jump+0x94>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	605a      	str	r2, [r3, #4]
    SysTick->VAL  = 0U;  /* SysTick sayaç değerini temizle */
 8000d06:	4b1b      	ldr	r3, [pc, #108]	@ (8000d74 <BL_Jump+0x94>)
 8000d08:	2200      	movs	r2, #0
 8000d0a:	609a      	str	r2, [r3, #8]

    HAL_DeInit();        /* HAL tarafından açılmış tüm periferikleri kapat */
 8000d0c:	f004 f8f8 	bl	8004f00 <HAL_DeInit>

    for (uint32_t i = 0U; i < 16U; i++)
 8000d10:	2300      	movs	r3, #0
 8000d12:	617b      	str	r3, [r7, #20]
 8000d14:	e010      	b.n	8000d38 <BL_Jump+0x58>
    {
        NVIC->ICER[i] = 0xFFFFFFFFUL;  /* Enable edilmiş tüm interrupt'ları devre dışı bırak */
 8000d16:	4a18      	ldr	r2, [pc, #96]	@ (8000d78 <BL_Jump+0x98>)
 8000d18:	697b      	ldr	r3, [r7, #20]
 8000d1a:	3320      	adds	r3, #32
 8000d1c:	f04f 31ff 	mov.w	r1, #4294967295
 8000d20:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        NVIC->ICPR[i] = 0xFFFFFFFFUL;  /* Pending durumdaki interrupt'ları temizle */
 8000d24:	4a14      	ldr	r2, [pc, #80]	@ (8000d78 <BL_Jump+0x98>)
 8000d26:	697b      	ldr	r3, [r7, #20]
 8000d28:	3360      	adds	r3, #96	@ 0x60
 8000d2a:	f04f 31ff 	mov.w	r1, #4294967295
 8000d2e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (uint32_t i = 0U; i < 16U; i++)
 8000d32:	697b      	ldr	r3, [r7, #20]
 8000d34:	3301      	adds	r3, #1
 8000d36:	617b      	str	r3, [r7, #20]
 8000d38:	697b      	ldr	r3, [r7, #20]
 8000d3a:	2b0f      	cmp	r3, #15
 8000d3c:	d9eb      	bls.n	8000d16 <BL_Jump+0x36>
    }

    SCB->VTOR = appBase; /* Vector Table Offset Register'ı application adresine taşı */
 8000d3e:	4a0f      	ldr	r2, [pc, #60]	@ (8000d7c <BL_Jump+0x9c>)
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	6093      	str	r3, [r2, #8]
  __ASM volatile ("dsb 0xF":::"memory");
 8000d44:	f3bf 8f4f 	dsb	sy
}
 8000d48:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000d4a:	f3bf 8f6f 	isb	sy
}
 8000d4e:	bf00      	nop
 8000d50:	693b      	ldr	r3, [r7, #16]
 8000d52:	60bb      	str	r3, [r7, #8]
  \details Assigns the given value to the Main Stack Pointer (MSP).
  \param [in]    topOfMainStack  Main Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 8000d54:	68bb      	ldr	r3, [r7, #8]
 8000d56:	f383 8808 	msr	MSP, r3
}
 8000d5a:	bf00      	nop
  __ASM volatile ("dsb 0xF":::"memory");
 8000d5c:	f3bf 8f4f 	dsb	sy
}
 8000d60:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000d62:	f3bf 8f6f 	isb	sy
}
 8000d66:	bf00      	nop
  __ASM volatile ("cpsie i" : : : "memory");
 8000d68:	b662      	cpsie	i
}
 8000d6a:	bf00      	nop
    __DSB();             /* MSP güncellemesinin tamamlanmasını garanti et */
    __ISB();             /* Yeni stack ile instruction pipeline'ı senkronize et */

    __enable_irq();

    ((pFunction)appEntry)(); /* Application'ın Reset_Handler fonksiyonuna dallan */
 8000d6c:	68fb      	ldr	r3, [r7, #12]
 8000d6e:	4798      	blx	r3

    for (;;)
 8000d70:	bf00      	nop
 8000d72:	e7fd      	b.n	8000d70 <BL_Jump+0x90>
 8000d74:	e000e010 	.word	0xe000e010
 8000d78:	e000e100 	.word	0xe000e100
 8000d7c:	e000ed00 	.word	0xe000ed00

08000d80 <BL_CheckUpdateRequest>:
 *
 * @return true  Bootloader shall enter update mode
 * @return false Normal boot flow shall continue
 */
static bool BL_CheckUpdateRequest(BootloaderCtx_t *ctx)
{
 8000d80:	b580      	push	{r7, lr}
 8000d82:	b088      	sub	sp, #32
 8000d84:	af00      	add	r7, sp, #0
 8000d86:	6078      	str	r0, [r7, #4]
    bl_eeprom_meta_t ee_meta;
    bool             update_from_eeprom = false;
 8000d88:	2300      	movs	r3, #0
 8000d8a:	77fb      	strb	r3, [r7, #31]
    bool             update_from_backup = false;
 8000d8c:	2300      	movs	r3, #0
 8000d8e:	77bb      	strb	r3, [r7, #30]

    if (ctx == NULL)
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	2b00      	cmp	r3, #0
 8000d94:	d101      	bne.n	8000d9a <BL_CheckUpdateRequest+0x1a>
    {
        return false;
 8000d96:	2300      	movs	r3, #0
 8000d98:	e038      	b.n	8000e0c <BL_CheckUpdateRequest+0x8c>
    }

    /* =========================================================
     * Step 1: Check RTC Backup Register (reset-based trigger)
     * ========================================================= */
    if (BL_RTCBackup_IsUpdateRequested(&hrtc) == true)
 8000d9a:	481e      	ldr	r0, [pc, #120]	@ (8000e14 <BL_CheckUpdateRequest+0x94>)
 8000d9c:	f000 f87a 	bl	8000e94 <BL_RTCBackup_IsUpdateRequested>
 8000da0:	4603      	mov	r3, r0
 8000da2:	2b00      	cmp	r3, #0
 8000da4:	d001      	beq.n	8000daa <BL_CheckUpdateRequest+0x2a>
    {
        /* Tek seferlik davranış */
        update_from_backup = true;
 8000da6:	2301      	movs	r3, #1
 8000da8:	77bb      	strb	r3, [r7, #30]
    }

    /* =========================================================
     * Step 2: Check persistent update request from EEPROM
     * ========================================================= */
    if (BL_EEPROM_Read(&at24c32, &ee_meta) == true)
 8000daa:	f107 030c 	add.w	r3, r7, #12
 8000dae:	4619      	mov	r1, r3
 8000db0:	4819      	ldr	r0, [pc, #100]	@ (8000e18 <BL_CheckUpdateRequest+0x98>)
 8000db2:	f000 f835 	bl	8000e20 <BL_EEPROM_Read>
 8000db6:	4603      	mov	r3, r0
 8000db8:	2b00      	cmp	r3, #0
 8000dba:	d008      	beq.n	8000dce <BL_CheckUpdateRequest+0x4e>
    {
        if ((ee_meta.magic == BL_EE_MAGIC) &&
 8000dbc:	68fb      	ldr	r3, [r7, #12]
 8000dbe:	4a17      	ldr	r2, [pc, #92]	@ (8000e1c <BL_CheckUpdateRequest+0x9c>)
 8000dc0:	4293      	cmp	r3, r2
 8000dc2:	d104      	bne.n	8000dce <BL_CheckUpdateRequest+0x4e>
            (ee_meta.update_flag == BL_EE_FLAG_UPDATE_REQUEST))
 8000dc4:	7e3b      	ldrb	r3, [r7, #24]
        if ((ee_meta.magic == BL_EE_MAGIC) &&
 8000dc6:	2b01      	cmp	r3, #1
 8000dc8:	d101      	bne.n	8000dce <BL_CheckUpdateRequest+0x4e>
        {
            update_from_eeprom = true;
 8000dca:	2301      	movs	r3, #1
 8000dcc:	77fb      	strb	r3, [r7, #31]
    }

    /* =========================================================
     * Step 3: Final decision (OR logic)
     * ========================================================= */
    if ((update_from_backup == false) &&
 8000dce:	7fbb      	ldrb	r3, [r7, #30]
 8000dd0:	f083 0301 	eor.w	r3, r3, #1
 8000dd4:	b2db      	uxtb	r3, r3
 8000dd6:	2b00      	cmp	r3, #0
 8000dd8:	d007      	beq.n	8000dea <BL_CheckUpdateRequest+0x6a>
        (update_from_eeprom == false))
 8000dda:	7ffb      	ldrb	r3, [r7, #31]
 8000ddc:	f083 0301 	eor.w	r3, r3, #1
 8000de0:	b2db      	uxtb	r3, r3
    if ((update_from_backup == false) &&
 8000de2:	2b00      	cmp	r3, #0
 8000de4:	d001      	beq.n	8000dea <BL_CheckUpdateRequest+0x6a>
    {
        /* Ne EEPROM ne de Backup update istiyor */
        return false;
 8000de6:	2300      	movs	r3, #0
 8000de8:	e010      	b.n	8000e0c <BL_CheckUpdateRequest+0x8c>
    }

    /* =========================================================
     * Step 4: Update bootloader context
     * ========================================================= */
    BL_RTCBackup_ClearUpdateRequest(&hrtc);
 8000dea:	480a      	ldr	r0, [pc, #40]	@ (8000e14 <BL_CheckUpdateRequest+0x94>)
 8000dec:	f000 f86e 	bl	8000ecc <BL_RTCBackup_ClearUpdateRequest>
    BL_EEPROM_ClearUpdateFlag(&at24c32);
 8000df0:	4809      	ldr	r0, [pc, #36]	@ (8000e18 <BL_CheckUpdateRequest+0x98>)
 8000df2:	f000 f83f 	bl	8000e74 <BL_EEPROM_ClearUpdateFlag>

    ctx->update_requested   = true;
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	2201      	movs	r2, #1
 8000dfa:	731a      	strb	r2, [r3, #12]
    ctx->update_in_progress = false;
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	2200      	movs	r2, #0
 8000e00:	735a      	strb	r2, [r3, #13]
    ctx->last_event         = BL_STATE_UPDATE_MODE;
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	2204      	movs	r2, #4
 8000e06:	f8c3 2450 	str.w	r2, [r3, #1104]	@ 0x450

    return true;
 8000e0a:	2301      	movs	r3, #1
}
 8000e0c:	4618      	mov	r0, r3
 8000e0e:	3720      	adds	r7, #32
 8000e10:	46bd      	mov	sp, r7
 8000e12:	bd80      	pop	{r7, pc}
 8000e14:	2000e430 	.word	0x2000e430
 8000e18:	2000e990 	.word	0x2000e990
 8000e1c:	aa55aa55 	.word	0xaa55aa55

08000e20 <BL_EEPROM_Read>:

/**
 * @brief EEPROM'dan boot metadata okur ve doğrular
 */
bool BL_EEPROM_Read(S_AT24C32_t *at24c32, bl_eeprom_meta_t *meta)
{
 8000e20:	b580      	push	{r7, lr}
 8000e22:	b082      	sub	sp, #8
 8000e24:	af00      	add	r7, sp, #0
 8000e26:	6078      	str	r0, [r7, #4]
 8000e28:	6039      	str	r1, [r7, #0]
    if (meta == NULL)
 8000e2a:	683b      	ldr	r3, [r7, #0]
 8000e2c:	2b00      	cmp	r3, #0
 8000e2e:	d101      	bne.n	8000e34 <BL_EEPROM_Read+0x14>
    {
        return false;
 8000e30:	2300      	movs	r3, #0
 8000e32:	e018      	b.n	8000e66 <BL_EEPROM_Read+0x46>
    }

    /* EEPROM'dan ham veri oku */
    if(AT24C32_ReadU32(at24c32, (uint16_t)EEPROM_DEVICE_UPDATE_FLAG_ADDRESS, &meta->magic) != HAL_OK)
 8000e34:	683b      	ldr	r3, [r7, #0]
 8000e36:	461a      	mov	r2, r3
 8000e38:	2160      	movs	r1, #96	@ 0x60
 8000e3a:	6878      	ldr	r0, [r7, #4]
 8000e3c:	f7ff fb4f 	bl	80004de <AT24C32_ReadU32>
 8000e40:	4603      	mov	r3, r0
 8000e42:	2b00      	cmp	r3, #0
 8000e44:	d001      	beq.n	8000e4a <BL_EEPROM_Read+0x2a>
    {
        return false;
 8000e46:	2300      	movs	r3, #0
 8000e48:	e00d      	b.n	8000e66 <BL_EEPROM_Read+0x46>
    }

    /* Magic number kontrolü */
    if (meta->magic != BL_EE_MAGIC)
 8000e4a:	683b      	ldr	r3, [r7, #0]
 8000e4c:	681b      	ldr	r3, [r3, #0]
 8000e4e:	4a08      	ldr	r2, [pc, #32]	@ (8000e70 <BL_EEPROM_Read+0x50>)
 8000e50:	4293      	cmp	r3, r2
 8000e52:	d004      	beq.n	8000e5e <BL_EEPROM_Read+0x3e>
    {
    	meta->update_flag = BL_EE_FLAG_NONE;
 8000e54:	683b      	ldr	r3, [r7, #0]
 8000e56:	2200      	movs	r2, #0
 8000e58:	731a      	strb	r2, [r3, #12]
        return false;
 8000e5a:	2300      	movs	r3, #0
 8000e5c:	e003      	b.n	8000e66 <BL_EEPROM_Read+0x46>
    }

    meta->update_flag = BL_EE_FLAG_UPDATE_REQUEST;
 8000e5e:	683b      	ldr	r3, [r7, #0]
 8000e60:	2201      	movs	r2, #1
 8000e62:	731a      	strb	r2, [r3, #12]

    return true;
 8000e64:	2301      	movs	r3, #1
}
 8000e66:	4618      	mov	r0, r3
 8000e68:	3708      	adds	r7, #8
 8000e6a:	46bd      	mov	sp, r7
 8000e6c:	bd80      	pop	{r7, pc}
 8000e6e:	bf00      	nop
 8000e70:	aa55aa55 	.word	0xaa55aa55

08000e74 <BL_EEPROM_ClearUpdateFlag>:

/**
 * @brief EEPROM'a boot metadata yazar
 */
HAL_StatusTypeDef BL_EEPROM_ClearUpdateFlag(S_AT24C32_t *at24c32)
{
 8000e74:	b580      	push	{r7, lr}
 8000e76:	b082      	sub	sp, #8
 8000e78:	af00      	add	r7, sp, #0
 8000e7a:	6078      	str	r0, [r7, #4]
    return AT24C32_WriteU32(at24c32, EEPROM_DEVICE_UPDATE_FLAG_ADDRESS, 0xFFFFFFFF);
 8000e7c:	f04f 32ff 	mov.w	r2, #4294967295
 8000e80:	2160      	movs	r1, #96	@ 0x60
 8000e82:	6878      	ldr	r0, [r7, #4]
 8000e84:	f7ff fab4 	bl	80003f0 <AT24C32_WriteU32>
 8000e88:	4603      	mov	r3, r0
}
 8000e8a:	4618      	mov	r0, r3
 8000e8c:	3708      	adds	r7, #8
 8000e8e:	46bd      	mov	sp, r7
 8000e90:	bd80      	pop	{r7, pc}
	...

08000e94 <BL_RTCBackup_IsUpdateRequested>:

/**
 * @brief Check update request flag stored in RTC backup register
 */
bool BL_RTCBackup_IsUpdateRequested(RTC_HandleTypeDef *hrtc)
{
 8000e94:	b580      	push	{r7, lr}
 8000e96:	b084      	sub	sp, #16
 8000e98:	af00      	add	r7, sp, #0
 8000e9a:	6078      	str	r0, [r7, #4]
    uint32_t value;

    if (hrtc == NULL)
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	2b00      	cmp	r3, #0
 8000ea0:	d101      	bne.n	8000ea6 <BL_RTCBackup_IsUpdateRequested+0x12>
    {
        return false;
 8000ea2:	2300      	movs	r3, #0
 8000ea4:	e00b      	b.n	8000ebe <BL_RTCBackup_IsUpdateRequested+0x2a>
    }

    value = HAL_RTCEx_BKUPRead(hrtc, RTC_BKP_DR10);
 8000ea6:	210a      	movs	r1, #10
 8000ea8:	6878      	ldr	r0, [r7, #4]
 8000eaa:	f009 fc73 	bl	800a794 <HAL_RTCEx_BKUPRead>
 8000eae:	60f8      	str	r0, [r7, #12]

    if (value == BL_UPDATE_MAGIC)
 8000eb0:	68fb      	ldr	r3, [r7, #12]
 8000eb2:	4a05      	ldr	r2, [pc, #20]	@ (8000ec8 <BL_RTCBackup_IsUpdateRequested+0x34>)
 8000eb4:	4293      	cmp	r3, r2
 8000eb6:	d101      	bne.n	8000ebc <BL_RTCBackup_IsUpdateRequested+0x28>
    {
        return true;
 8000eb8:	2301      	movs	r3, #1
 8000eba:	e000      	b.n	8000ebe <BL_RTCBackup_IsUpdateRequested+0x2a>
    }

    return false;
 8000ebc:	2300      	movs	r3, #0
}
 8000ebe:	4618      	mov	r0, r3
 8000ec0:	3710      	adds	r7, #16
 8000ec2:	46bd      	mov	sp, r7
 8000ec4:	bd80      	pop	{r7, pc}
 8000ec6:	bf00      	nop
 8000ec8:	55aa55aa 	.word	0x55aa55aa

08000ecc <BL_RTCBackup_ClearUpdateRequest>:

/**
 * @brief Clear update request flag from RTC backup register
 */
void BL_RTCBackup_ClearUpdateRequest(RTC_HandleTypeDef *hrtc)
{
 8000ecc:	b580      	push	{r7, lr}
 8000ece:	b082      	sub	sp, #8
 8000ed0:	af00      	add	r7, sp, #0
 8000ed2:	6078      	str	r0, [r7, #4]
    if (hrtc == NULL)
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	2b00      	cmp	r3, #0
 8000ed8:	d005      	beq.n	8000ee6 <BL_RTCBackup_ClearUpdateRequest+0x1a>
    {
        return;
    }

    HAL_RTCEx_BKUPWrite(hrtc, RTC_BKP_DR10, 0U);
 8000eda:	2200      	movs	r2, #0
 8000edc:	210a      	movs	r1, #10
 8000ede:	6878      	ldr	r0, [r7, #4]
 8000ee0:	f009 fc40 	bl	800a764 <HAL_RTCEx_BKUPWrite>
 8000ee4:	e000      	b.n	8000ee8 <BL_RTCBackup_ClearUpdateRequest+0x1c>
        return;
 8000ee6:	bf00      	nop
}
 8000ee8:	3708      	adds	r7, #8
 8000eea:	46bd      	mov	sp, r7
 8000eec:	bd80      	pop	{r7, pc}
	...

08000ef0 <CRC32_Calculate>:


#include "crc.h"

uint32_t CRC32_Calculate(const uint8_t *data, uint32_t length)
{
 8000ef0:	b480      	push	{r7}
 8000ef2:	b087      	sub	sp, #28
 8000ef4:	af00      	add	r7, sp, #0
 8000ef6:	6078      	str	r0, [r7, #4]
 8000ef8:	6039      	str	r1, [r7, #0]
    uint32_t crc = 0xFFFFFFFFu;
 8000efa:	f04f 33ff 	mov.w	r3, #4294967295
 8000efe:	617b      	str	r3, [r7, #20]

    for (uint32_t i = 0; i < length; i++)
 8000f00:	2300      	movs	r3, #0
 8000f02:	613b      	str	r3, [r7, #16]
 8000f04:	e021      	b.n	8000f4a <CRC32_Calculate+0x5a>
    {
        crc ^= data[i];
 8000f06:	687a      	ldr	r2, [r7, #4]
 8000f08:	693b      	ldr	r3, [r7, #16]
 8000f0a:	4413      	add	r3, r2
 8000f0c:	781b      	ldrb	r3, [r3, #0]
 8000f0e:	461a      	mov	r2, r3
 8000f10:	697b      	ldr	r3, [r7, #20]
 8000f12:	4053      	eors	r3, r2
 8000f14:	617b      	str	r3, [r7, #20]

        for (uint8_t j = 0; j < 8; j++)
 8000f16:	2300      	movs	r3, #0
 8000f18:	73fb      	strb	r3, [r7, #15]
 8000f1a:	e010      	b.n	8000f3e <CRC32_Calculate+0x4e>
        {
            if (crc & 1u)
 8000f1c:	697b      	ldr	r3, [r7, #20]
 8000f1e:	f003 0301 	and.w	r3, r3, #1
 8000f22:	2b00      	cmp	r3, #0
 8000f24:	d005      	beq.n	8000f32 <CRC32_Calculate+0x42>
            {
                crc = (crc >> 1) ^ 0xEDB88320u;
 8000f26:	697b      	ldr	r3, [r7, #20]
 8000f28:	085a      	lsrs	r2, r3, #1
 8000f2a:	4b0e      	ldr	r3, [pc, #56]	@ (8000f64 <CRC32_Calculate+0x74>)
 8000f2c:	4053      	eors	r3, r2
 8000f2e:	617b      	str	r3, [r7, #20]
 8000f30:	e002      	b.n	8000f38 <CRC32_Calculate+0x48>
            }
            else
            {
                crc >>= 1;
 8000f32:	697b      	ldr	r3, [r7, #20]
 8000f34:	085b      	lsrs	r3, r3, #1
 8000f36:	617b      	str	r3, [r7, #20]
        for (uint8_t j = 0; j < 8; j++)
 8000f38:	7bfb      	ldrb	r3, [r7, #15]
 8000f3a:	3301      	adds	r3, #1
 8000f3c:	73fb      	strb	r3, [r7, #15]
 8000f3e:	7bfb      	ldrb	r3, [r7, #15]
 8000f40:	2b07      	cmp	r3, #7
 8000f42:	d9eb      	bls.n	8000f1c <CRC32_Calculate+0x2c>
    for (uint32_t i = 0; i < length; i++)
 8000f44:	693b      	ldr	r3, [r7, #16]
 8000f46:	3301      	adds	r3, #1
 8000f48:	613b      	str	r3, [r7, #16]
 8000f4a:	693a      	ldr	r2, [r7, #16]
 8000f4c:	683b      	ldr	r3, [r7, #0]
 8000f4e:	429a      	cmp	r2, r3
 8000f50:	d3d9      	bcc.n	8000f06 <CRC32_Calculate+0x16>
            }
        }
    }

    return crc ^ 0xFFFFFFFFu;
 8000f52:	697b      	ldr	r3, [r7, #20]
 8000f54:	43db      	mvns	r3, r3
}
 8000f56:	4618      	mov	r0, r3
 8000f58:	371c      	adds	r7, #28
 8000f5a:	46bd      	mov	sp, r7
 8000f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f60:	4770      	bx	lr
 8000f62:	bf00      	nop
 8000f64:	edb88320 	.word	0xedb88320

08000f68 <CRC32_Verify>:

uint8_t CRC32_Verify(const uint8_t *data,
                     uint32_t data_len,
                     uint32_t received_crc)
{
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	b086      	sub	sp, #24
 8000f6c:	af00      	add	r7, sp, #0
 8000f6e:	60f8      	str	r0, [r7, #12]
 8000f70:	60b9      	str	r1, [r7, #8]
 8000f72:	607a      	str	r2, [r7, #4]
    uint32_t calculated_crc;

    if ((data == NULL) || (data_len == 0u))
 8000f74:	68fb      	ldr	r3, [r7, #12]
 8000f76:	2b00      	cmp	r3, #0
 8000f78:	d002      	beq.n	8000f80 <CRC32_Verify+0x18>
 8000f7a:	68bb      	ldr	r3, [r7, #8]
 8000f7c:	2b00      	cmp	r3, #0
 8000f7e:	d101      	bne.n	8000f84 <CRC32_Verify+0x1c>
    {
        return 0u;
 8000f80:	2300      	movs	r3, #0
 8000f82:	e00b      	b.n	8000f9c <CRC32_Verify+0x34>
    }

    calculated_crc = CRC32_Calculate(data, data_len);
 8000f84:	68b9      	ldr	r1, [r7, #8]
 8000f86:	68f8      	ldr	r0, [r7, #12]
 8000f88:	f7ff ffb2 	bl	8000ef0 <CRC32_Calculate>
 8000f8c:	6178      	str	r0, [r7, #20]

    if (calculated_crc == received_crc)
 8000f8e:	697a      	ldr	r2, [r7, #20]
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	429a      	cmp	r2, r3
 8000f94:	d101      	bne.n	8000f9a <CRC32_Verify+0x32>
    {
        return 1u;   /* CRC OK */
 8000f96:	2301      	movs	r3, #1
 8000f98:	e000      	b.n	8000f9c <CRC32_Verify+0x34>
    }
    else
    {
        return 0u;   /* CRC FAIL */
 8000f9a:	2300      	movs	r3, #0
    }
}
 8000f9c:	4618      	mov	r0, r3
 8000f9e:	3718      	adds	r7, #24
 8000fa0:	46bd      	mov	sp, r7
 8000fa2:	bd80      	pop	{r7, pc}

08000fa4 <System_USB_Communication_Receive_Function>:
void USB_Rx_Operation_Function(USBCommParameters_t *USB_Comm_ParametersLocal);
static void USB_Rx_Packet_Reset(void);


void System_USB_Communication_Receive_Function(USBCommParameters_t *USB_Comm_ParametersLocal)
{
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	b082      	sub	sp, #8
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	6078      	str	r0, [r7, #4]
    switch (USB_Comm_Parameters.USB_rx_parameters.device_rx_state)
 8000fac:	4b20      	ldr	r3, [pc, #128]	@ (8001030 <System_USB_Communication_Receive_Function+0x8c>)
 8000fae:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8000fb2:	f893 3aa5 	ldrb.w	r3, [r3, #2725]	@ 0xaa5
 8000fb6:	2b09      	cmp	r3, #9
 8000fb8:	d835      	bhi.n	8001026 <System_USB_Communication_Receive_Function+0x82>
 8000fba:	a201      	add	r2, pc, #4	@ (adr r2, 8000fc0 <System_USB_Communication_Receive_Function+0x1c>)
 8000fbc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000fc0:	08000fe9 	.word	0x08000fe9
 8000fc4:	08000fef 	.word	0x08000fef
 8000fc8:	08000ff5 	.word	0x08000ff5
 8000fcc:	08000ffb 	.word	0x08000ffb
 8000fd0:	08001001 	.word	0x08001001
 8000fd4:	08001007 	.word	0x08001007
 8000fd8:	0800100d 	.word	0x0800100d
 8000fdc:	08001013 	.word	0x08001013
 8000fe0:	08001019 	.word	0x08001019
 8000fe4:	0800101f 	.word	0x0800101f
    {
    case USB_RX_WAIT_PACKET_STATE:
        USB_Rx_Wait_Packet_Function();
 8000fe8:	f000 f824 	bl	8001034 <USB_Rx_Wait_Packet_Function>
        break;
 8000fec:	e01c      	b.n	8001028 <System_USB_Communication_Receive_Function+0x84>
    case USB_RX_HEADER_CONTROL_STATE:
        USB_Rx_Header_Control_Function();
 8000fee:	f000 f847 	bl	8001080 <USB_Rx_Header_Control_Function>
        break;
 8000ff2:	e019      	b.n	8001028 <System_USB_Communication_Receive_Function+0x84>
    case USB_RX_PACKET_TYPE_CONTROL_STATE:
        USB_Rx_Packet_Type_Control_Function();
 8000ff4:	f000 f876 	bl	80010e4 <USB_Rx_Packet_Type_Control_Function>
        break;
 8000ff8:	e016      	b.n	8001028 <System_USB_Communication_Receive_Function+0x84>
    case USB_RX_COMMAND_ID_CONTROL_STATE:
        USB_Rx_Command_ID_Control_Function();
 8000ffa:	f000 f8c3 	bl	8001184 <USB_Rx_Command_ID_Control_Function>
        break;
 8000ffe:	e013      	b.n	8001028 <System_USB_Communication_Receive_Function+0x84>
    case USB_RX_PROCESS_TYPE_CONTROL_STATE:
        USB_Rx_Process_Type_Control_Function();
 8001000:	f000 f9ba 	bl	8001378 <USB_Rx_Process_Type_Control_Function>
        break;
 8001004:	e010      	b.n	8001028 <System_USB_Communication_Receive_Function+0x84>
    case USB_RX_DATA_LENGTH_CONTROL_STATE:
        USB_Rx_Data_Length_Control_Function();
 8001006:	f000 f9f3 	bl	80013f0 <USB_Rx_Data_Length_Control_Function>
        break;
 800100a:	e00d      	b.n	8001028 <System_USB_Communication_Receive_Function+0x84>
    case USB_RX_DATA_CONTROL_STATE:
        USB_Rx_Data_Control_Function();
 800100c:	f000 fa28 	bl	8001460 <USB_Rx_Data_Control_Function>
        break;
 8001010:	e00a      	b.n	8001028 <System_USB_Communication_Receive_Function+0x84>
    case USB_RX_CHECKSUM_CONTROL_STATE:
        USB_Rx_Checksum_Control_Function();
 8001012:	f000 fa55 	bl	80014c0 <USB_Rx_Checksum_Control_Function>
        break;
 8001016:	e007      	b.n	8001028 <System_USB_Communication_Receive_Function+0x84>
    case USB_RX_STOP_BIT_CONTROL_STATE:
        USB_Rx_Stop_Bit_Control_Function();
 8001018:	f000 faac 	bl	8001574 <USB_Rx_Stop_Bit_Control_Function>
        break;
 800101c:	e004      	b.n	8001028 <System_USB_Communication_Receive_Function+0x84>
    case USB_RX_OPERATION_STATE:
        USB_Rx_Operation_Function(USB_Comm_ParametersLocal);
 800101e:	6878      	ldr	r0, [r7, #4]
 8001020:	f000 fae8 	bl	80015f4 <USB_Rx_Operation_Function>
        break;
 8001024:	e000      	b.n	8001028 <System_USB_Communication_Receive_Function+0x84>

    default:
        break;
 8001026:	bf00      	nop
    }
}
 8001028:	bf00      	nop
 800102a:	3708      	adds	r7, #8
 800102c:	46bd      	mov	sp, r7
 800102e:	bd80      	pop	{r7, pc}
 8001030:	20004f6c 	.word	0x20004f6c

08001034 <USB_Rx_Wait_Packet_Function>:

void USB_Rx_Wait_Packet_Function(void)
{
 8001034:	b480      	push	{r7}
 8001036:	af00      	add	r7, sp, #0
    if (!(USB_Comm_Parameters.USB_rx_parameters.usbRxFlag) &&
 8001038:	4b10      	ldr	r3, [pc, #64]	@ (800107c <USB_Rx_Wait_Packet_Function+0x48>)
 800103a:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800103e:	f893 3aa4 	ldrb.w	r3, [r3, #2724]	@ 0xaa4
 8001042:	2b00      	cmp	r3, #0
 8001044:	d10d      	bne.n	8001062 <USB_Rx_Wait_Packet_Function+0x2e>
        !(USB_Comm_Parameters.USB_rx_parameters.usbRxBufLen))
 8001046:	4b0d      	ldr	r3, [pc, #52]	@ (800107c <USB_Rx_Wait_Packet_Function+0x48>)
 8001048:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800104c:	f8b3 3aa2 	ldrh.w	r3, [r3, #2722]	@ 0xaa2
    if (!(USB_Comm_Parameters.USB_rx_parameters.usbRxFlag) &&
 8001050:	2b00      	cmp	r3, #0
 8001052:	d106      	bne.n	8001062 <USB_Rx_Wait_Packet_Function+0x2e>
    {

        USB_Comm_Parameters.USB_rx_parameters.device_rx_state = USB_RX_WAIT_PACKET_STATE;
 8001054:	4b09      	ldr	r3, [pc, #36]	@ (800107c <USB_Rx_Wait_Packet_Function+0x48>)
 8001056:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800105a:	2200      	movs	r2, #0
 800105c:	f883 2aa5 	strb.w	r2, [r3, #2725]	@ 0xaa5
 8001060:	e006      	b.n	8001070 <USB_Rx_Wait_Packet_Function+0x3c>
    }
    else
    {
    	USB_Comm_Parameters.USB_rx_parameters.device_rx_state = USB_RX_HEADER_CONTROL_STATE;
 8001062:	4b06      	ldr	r3, [pc, #24]	@ (800107c <USB_Rx_Wait_Packet_Function+0x48>)
 8001064:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8001068:	2201      	movs	r2, #1
 800106a:	f883 2aa5 	strb.w	r2, [r3, #2725]	@ 0xaa5
    }
}
 800106e:	bf00      	nop
 8001070:	bf00      	nop
 8001072:	46bd      	mov	sp, r7
 8001074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001078:	4770      	bx	lr
 800107a:	bf00      	nop
 800107c:	20004f6c 	.word	0x20004f6c

08001080 <USB_Rx_Header_Control_Function>:

void USB_Rx_Header_Control_Function(void)
{
 8001080:	b580      	push	{r7, lr}
 8001082:	af00      	add	r7, sp, #0
    if(USB_Comm_Parameters.USB_rx_parameters.usbRxBuf[USB_INDEX_1_HEADER_1] != USB_PACKET_HEADER_1 && 
 8001084:	4b16      	ldr	r3, [pc, #88]	@ (80010e0 <USB_Rx_Header_Control_Function+0x60>)
 8001086:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800108a:	f893 371a 	ldrb.w	r3, [r3, #1818]	@ 0x71a
 800108e:	2baa      	cmp	r3, #170	@ 0xaa
 8001090:	d01c      	beq.n	80010cc <USB_Rx_Header_Control_Function+0x4c>
       USB_Comm_Parameters.USB_rx_parameters.usbRxBuf[USB_INDEX_2_HEADER_2] != USB_PACKET_HEADER_2)
 8001092:	4b13      	ldr	r3, [pc, #76]	@ (80010e0 <USB_Rx_Header_Control_Function+0x60>)
 8001094:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8001098:	f893 371b 	ldrb.w	r3, [r3, #1819]	@ 0x71b
    if(USB_Comm_Parameters.USB_rx_parameters.usbRxBuf[USB_INDEX_1_HEADER_1] != USB_PACKET_HEADER_1 && 
 800109c:	2b55      	cmp	r3, #85	@ 0x55
 800109e:	d015      	beq.n	80010cc <USB_Rx_Header_Control_Function+0x4c>
    {
        USB_Rx_Packet_Reset();
 80010a0:	f000 fb08 	bl	80016b4 <USB_Rx_Packet_Reset>
        USB_Comm_Parameters.USB_rx_parameters.USB_packet_error |= USB_PACKET_ERROR_HEADER;
 80010a4:	4b0e      	ldr	r3, [pc, #56]	@ (80010e0 <USB_Rx_Header_Control_Function+0x60>)
 80010a6:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 80010aa:	f8b3 3e38 	ldrh.w	r3, [r3, #3640]	@ 0xe38
 80010ae:	f043 0302 	orr.w	r3, r3, #2
 80010b2:	b29a      	uxth	r2, r3
 80010b4:	4b0a      	ldr	r3, [pc, #40]	@ (80010e0 <USB_Rx_Header_Control_Function+0x60>)
 80010b6:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 80010ba:	f8a3 2e38 	strh.w	r2, [r3, #3640]	@ 0xe38
        USB_Comm_Parameters.USB_rx_parameters.device_rx_state = USB_RX_WAIT_PACKET_STATE;
 80010be:	4b08      	ldr	r3, [pc, #32]	@ (80010e0 <USB_Rx_Header_Control_Function+0x60>)
 80010c0:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 80010c4:	2200      	movs	r2, #0
 80010c6:	f883 2aa5 	strb.w	r2, [r3, #2725]	@ 0xaa5
 80010ca:	e006      	b.n	80010da <USB_Rx_Header_Control_Function+0x5a>
    }
    else
    {
        USB_Comm_Parameters.USB_rx_parameters.device_rx_state = USB_RX_PACKET_TYPE_CONTROL_STATE;
 80010cc:	4b04      	ldr	r3, [pc, #16]	@ (80010e0 <USB_Rx_Header_Control_Function+0x60>)
 80010ce:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 80010d2:	2202      	movs	r2, #2
 80010d4:	f883 2aa5 	strb.w	r2, [r3, #2725]	@ 0xaa5
    }   
}
 80010d8:	bf00      	nop
 80010da:	bf00      	nop
 80010dc:	bd80      	pop	{r7, pc}
 80010de:	bf00      	nop
 80010e0:	20004f6c 	.word	0x20004f6c

080010e4 <USB_Rx_Packet_Type_Control_Function>:

void USB_Rx_Packet_Type_Control_Function(void)
{
 80010e4:	b580      	push	{r7, lr}
 80010e6:	af00      	add	r7, sp, #0
    
    if(USB_Comm_Parameters.USB_rx_parameters.usbRxBuf[USB_INDEX_3_PACKET_TYPE] != USB_PACKET_PACKET_TYPE_TEST &&
 80010e8:	4b25      	ldr	r3, [pc, #148]	@ (8001180 <USB_Rx_Packet_Type_Control_Function+0x9c>)
 80010ea:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 80010ee:	f893 371c 	ldrb.w	r3, [r3, #1820]	@ 0x71c
 80010f2:	2b52      	cmp	r3, #82	@ 0x52
 80010f4:	d031      	beq.n	800115a <USB_Rx_Packet_Type_Control_Function+0x76>
       USB_Comm_Parameters.USB_rx_parameters.usbRxBuf[USB_INDEX_3_PACKET_TYPE] != USB_PACKET_PACKET_TYPE_CONFIG &&
 80010f6:	4b22      	ldr	r3, [pc, #136]	@ (8001180 <USB_Rx_Packet_Type_Control_Function+0x9c>)
 80010f8:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 80010fc:	f893 371c 	ldrb.w	r3, [r3, #1820]	@ 0x71c
    if(USB_Comm_Parameters.USB_rx_parameters.usbRxBuf[USB_INDEX_3_PACKET_TYPE] != USB_PACKET_PACKET_TYPE_TEST &&
 8001100:	2b57      	cmp	r3, #87	@ 0x57
 8001102:	d02a      	beq.n	800115a <USB_Rx_Packet_Type_Control_Function+0x76>
	   USB_Comm_Parameters.USB_rx_parameters.usbRxBuf[USB_INDEX_3_PACKET_TYPE] != USB_PACKET_PACKET_FLASH &&
 8001104:	4b1e      	ldr	r3, [pc, #120]	@ (8001180 <USB_Rx_Packet_Type_Control_Function+0x9c>)
 8001106:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800110a:	f893 371c 	ldrb.w	r3, [r3, #1820]	@ 0x71c
       USB_Comm_Parameters.USB_rx_parameters.usbRxBuf[USB_INDEX_3_PACKET_TYPE] != USB_PACKET_PACKET_TYPE_CONFIG &&
 800110e:	2b58      	cmp	r3, #88	@ 0x58
 8001110:	d023      	beq.n	800115a <USB_Rx_Packet_Type_Control_Function+0x76>
	   USB_Comm_Parameters.USB_rx_parameters.usbRxBuf[USB_INDEX_3_PACKET_TYPE] != USB_PACKET_FIRMWARE_UPDATE &&
 8001112:	4b1b      	ldr	r3, [pc, #108]	@ (8001180 <USB_Rx_Packet_Type_Control_Function+0x9c>)
 8001114:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8001118:	f893 371c 	ldrb.w	r3, [r3, #1820]	@ 0x71c
	   USB_Comm_Parameters.USB_rx_parameters.usbRxBuf[USB_INDEX_3_PACKET_TYPE] != USB_PACKET_PACKET_FLASH &&
 800111c:	2b60      	cmp	r3, #96	@ 0x60
 800111e:	d01c      	beq.n	800115a <USB_Rx_Packet_Type_Control_Function+0x76>
	   USB_Comm_Parameters.USB_rx_parameters.usbRxBuf[USB_INDEX_3_PACKET_TYPE] != USB_PACKET_PACKET_FLASH_DEBUG)
 8001120:	4b17      	ldr	r3, [pc, #92]	@ (8001180 <USB_Rx_Packet_Type_Control_Function+0x9c>)
 8001122:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8001126:	f893 371c 	ldrb.w	r3, [r3, #1820]	@ 0x71c
	   USB_Comm_Parameters.USB_rx_parameters.usbRxBuf[USB_INDEX_3_PACKET_TYPE] != USB_PACKET_FIRMWARE_UPDATE &&
 800112a:	2b59      	cmp	r3, #89	@ 0x59
 800112c:	d015      	beq.n	800115a <USB_Rx_Packet_Type_Control_Function+0x76>
    {
        USB_Rx_Packet_Reset();
 800112e:	f000 fac1 	bl	80016b4 <USB_Rx_Packet_Reset>
        USB_Comm_Parameters.USB_rx_parameters.USB_packet_error |= USB_PACKET_ERROR_PACKET_TYPE;
 8001132:	4b13      	ldr	r3, [pc, #76]	@ (8001180 <USB_Rx_Packet_Type_Control_Function+0x9c>)
 8001134:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8001138:	f8b3 3e38 	ldrh.w	r3, [r3, #3640]	@ 0xe38
 800113c:	f043 0304 	orr.w	r3, r3, #4
 8001140:	b29a      	uxth	r2, r3
 8001142:	4b0f      	ldr	r3, [pc, #60]	@ (8001180 <USB_Rx_Packet_Type_Control_Function+0x9c>)
 8001144:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8001148:	f8a3 2e38 	strh.w	r2, [r3, #3640]	@ 0xe38
        USB_Comm_Parameters.USB_rx_parameters.device_rx_state = USB_RX_WAIT_PACKET_STATE;
 800114c:	4b0c      	ldr	r3, [pc, #48]	@ (8001180 <USB_Rx_Packet_Type_Control_Function+0x9c>)
 800114e:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8001152:	2200      	movs	r2, #0
 8001154:	f883 2aa5 	strb.w	r2, [r3, #2725]	@ 0xaa5
 8001158:	e010      	b.n	800117c <USB_Rx_Packet_Type_Control_Function+0x98>
    }
    else
    {
        USB_Comm_Parameters.USB_rx_parameters.USB_rx_packet_info.packet_type = USB_Comm_Parameters.USB_rx_parameters.usbRxBuf[USB_INDEX_3_PACKET_TYPE];
 800115a:	4b09      	ldr	r3, [pc, #36]	@ (8001180 <USB_Rx_Packet_Type_Control_Function+0x9c>)
 800115c:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8001160:	f893 271c 	ldrb.w	r2, [r3, #1820]	@ 0x71c
 8001164:	4b06      	ldr	r3, [pc, #24]	@ (8001180 <USB_Rx_Packet_Type_Control_Function+0x9c>)
 8001166:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800116a:	f883 2aa6 	strb.w	r2, [r3, #2726]	@ 0xaa6
        USB_Comm_Parameters.USB_rx_parameters.device_rx_state = USB_RX_COMMAND_ID_CONTROL_STATE;
 800116e:	4b04      	ldr	r3, [pc, #16]	@ (8001180 <USB_Rx_Packet_Type_Control_Function+0x9c>)
 8001170:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8001174:	2203      	movs	r2, #3
 8001176:	f883 2aa5 	strb.w	r2, [r3, #2725]	@ 0xaa5
    }
}
 800117a:	bf00      	nop
 800117c:	bf00      	nop
 800117e:	bd80      	pop	{r7, pc}
 8001180:	20004f6c 	.word	0x20004f6c

08001184 <USB_Rx_Command_ID_Control_Function>:

void USB_Rx_Command_ID_Control_Function(void)
{
 8001184:	b580      	push	{r7, lr}
 8001186:	af00      	add	r7, sp, #0
    switch (USB_Comm_Parameters.USB_rx_parameters.USB_rx_packet_info.packet_type)
 8001188:	4b7a      	ldr	r3, [pc, #488]	@ (8001374 <USB_Rx_Command_ID_Control_Function+0x1f0>)
 800118a:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800118e:	f893 3aa6 	ldrb.w	r3, [r3, #2726]	@ 0xaa6
 8001192:	3b52      	subs	r3, #82	@ 0x52
 8001194:	2b0e      	cmp	r3, #14
 8001196:	f200 80e9 	bhi.w	800136c <USB_Rx_Command_ID_Control_Function+0x1e8>
 800119a:	a201      	add	r2, pc, #4	@ (adr r2, 80011a0 <USB_Rx_Command_ID_Control_Function+0x1c>)
 800119c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80011a0:	080011dd 	.word	0x080011dd
 80011a4:	0800136d 	.word	0x0800136d
 80011a8:	0800136d 	.word	0x0800136d
 80011ac:	0800136d 	.word	0x0800136d
 80011b0:	0800136d 	.word	0x0800136d
 80011b4:	0800123d 	.word	0x0800123d
 80011b8:	0800129d 	.word	0x0800129d
 80011bc:	0800129d 	.word	0x0800129d
 80011c0:	0800136d 	.word	0x0800136d
 80011c4:	0800136d 	.word	0x0800136d
 80011c8:	0800136d 	.word	0x0800136d
 80011cc:	0800136d 	.word	0x0800136d
 80011d0:	0800136d 	.word	0x0800136d
 80011d4:	0800136d 	.word	0x0800136d
 80011d8:	08001305 	.word	0x08001305
    {
    case USB_PACKET_PACKET_TYPE_TEST:
        switch (USB_Comm_Parameters.USB_rx_parameters.usbRxBuf[USB_INDEX_4_COMMAND_ID])
 80011dc:	4b65      	ldr	r3, [pc, #404]	@ (8001374 <USB_Rx_Command_ID_Control_Function+0x1f0>)
 80011de:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 80011e2:	f893 371d 	ldrb.w	r3, [r3, #1821]	@ 0x71d
 80011e6:	3b10      	subs	r3, #16
 80011e8:	2b14      	cmp	r3, #20
 80011ea:	d810      	bhi.n	800120e <USB_Rx_Command_ID_Control_Function+0x8a>
            case USB_TEST_COMMAND_ID_ECG_STREAM:
            case USB_TEST_COMMAND_ID_FLASH_TEST:
            case USB_TEST_COMMAND_ID_SOFTWARE_RESET:


            	USB_Comm_Parameters.USB_rx_parameters.USB_rx_packet_info.command.USB_test_command_id = USB_Comm_Parameters.USB_rx_parameters.usbRxBuf[USB_INDEX_4_COMMAND_ID];
 80011ec:	4b61      	ldr	r3, [pc, #388]	@ (8001374 <USB_Rx_Command_ID_Control_Function+0x1f0>)
 80011ee:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 80011f2:	f893 271d 	ldrb.w	r2, [r3, #1821]	@ 0x71d
 80011f6:	4b5f      	ldr	r3, [pc, #380]	@ (8001374 <USB_Rx_Command_ID_Control_Function+0x1f0>)
 80011f8:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 80011fc:	f883 2aa7 	strb.w	r2, [r3, #2727]	@ 0xaa7
                USB_Comm_Parameters.USB_rx_parameters.device_rx_state = USB_RX_PROCESS_TYPE_CONTROL_STATE;
 8001200:	4b5c      	ldr	r3, [pc, #368]	@ (8001374 <USB_Rx_Command_ID_Control_Function+0x1f0>)
 8001202:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8001206:	2204      	movs	r2, #4
 8001208:	f883 2aa5 	strb.w	r2, [r3, #2725]	@ 0xaa5
            break;
 800120c:	e015      	b.n	800123a <USB_Rx_Command_ID_Control_Function+0xb6>
        
            default:
                USB_Rx_Packet_Reset();
 800120e:	f000 fa51 	bl	80016b4 <USB_Rx_Packet_Reset>
                USB_Comm_Parameters.USB_rx_parameters.USB_packet_error |= USB_PACKET_ERROR_INVALID_TEST_COMMAND_ID;
 8001212:	4b58      	ldr	r3, [pc, #352]	@ (8001374 <USB_Rx_Command_ID_Control_Function+0x1f0>)
 8001214:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8001218:	f8b3 3e38 	ldrh.w	r3, [r3, #3640]	@ 0xe38
 800121c:	f043 0308 	orr.w	r3, r3, #8
 8001220:	b29a      	uxth	r2, r3
 8001222:	4b54      	ldr	r3, [pc, #336]	@ (8001374 <USB_Rx_Command_ID_Control_Function+0x1f0>)
 8001224:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8001228:	f8a3 2e38 	strh.w	r2, [r3, #3640]	@ 0xe38
                USB_Comm_Parameters.USB_rx_parameters.device_rx_state = USB_RX_WAIT_PACKET_STATE;
 800122c:	4b51      	ldr	r3, [pc, #324]	@ (8001374 <USB_Rx_Command_ID_Control_Function+0x1f0>)
 800122e:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8001232:	2200      	movs	r2, #0
 8001234:	f883 2aa5 	strb.w	r2, [r3, #2725]	@ 0xaa5
            break;
 8001238:	bf00      	nop
        }
    break;
 800123a:	e098      	b.n	800136e <USB_Rx_Command_ID_Control_Function+0x1ea>

    case USB_PACKET_PACKET_TYPE_CONFIG:
        switch (USB_Comm_Parameters.USB_rx_parameters.usbRxBuf[USB_INDEX_4_COMMAND_ID])
 800123c:	4b4d      	ldr	r3, [pc, #308]	@ (8001374 <USB_Rx_Command_ID_Control_Function+0x1f0>)
 800123e:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8001242:	f893 371d 	ldrb.w	r3, [r3, #1821]	@ 0x71d
 8001246:	3b40      	subs	r3, #64	@ 0x40
 8001248:	2b18      	cmp	r3, #24
 800124a:	d810      	bhi.n	800126e <USB_Rx_Command_ID_Control_Function+0xea>
            case USB_COMMAND_ID_DEVICE_NOTCH_FREQUENCY:
            case USB_COMMAND_ID_DEVICE_NOTCH_Q_VALUE:
            case USB_COMMAND_ID_DEVICE_CHANGE_BAUDRATE:
            case USB_COMMAND_ID_DEVICE_UPDATE_REQUEST:

            	USB_Comm_Parameters.USB_rx_parameters.USB_rx_packet_info.command.USB_config_command_id = USB_Comm_Parameters.USB_rx_parameters.usbRxBuf[USB_INDEX_4_COMMAND_ID];
 800124c:	4b49      	ldr	r3, [pc, #292]	@ (8001374 <USB_Rx_Command_ID_Control_Function+0x1f0>)
 800124e:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8001252:	f893 271d 	ldrb.w	r2, [r3, #1821]	@ 0x71d
 8001256:	4b47      	ldr	r3, [pc, #284]	@ (8001374 <USB_Rx_Command_ID_Control_Function+0x1f0>)
 8001258:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800125c:	f883 2aa8 	strb.w	r2, [r3, #2728]	@ 0xaa8
                USB_Comm_Parameters.USB_rx_parameters.device_rx_state = USB_RX_PROCESS_TYPE_CONTROL_STATE;
 8001260:	4b44      	ldr	r3, [pc, #272]	@ (8001374 <USB_Rx_Command_ID_Control_Function+0x1f0>)
 8001262:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8001266:	2204      	movs	r2, #4
 8001268:	f883 2aa5 	strb.w	r2, [r3, #2725]	@ 0xaa5

            break;
 800126c:	e015      	b.n	800129a <USB_Rx_Command_ID_Control_Function+0x116>

            default:

                USB_Rx_Packet_Reset();
 800126e:	f000 fa21 	bl	80016b4 <USB_Rx_Packet_Reset>
                USB_Comm_Parameters.USB_rx_parameters.USB_packet_error |= USB_PACKET_ERROR_INVALID_CONFIG_COMMAND_ID;
 8001272:	4b40      	ldr	r3, [pc, #256]	@ (8001374 <USB_Rx_Command_ID_Control_Function+0x1f0>)
 8001274:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8001278:	f8b3 3e38 	ldrh.w	r3, [r3, #3640]	@ 0xe38
 800127c:	f043 0310 	orr.w	r3, r3, #16
 8001280:	b29a      	uxth	r2, r3
 8001282:	4b3c      	ldr	r3, [pc, #240]	@ (8001374 <USB_Rx_Command_ID_Control_Function+0x1f0>)
 8001284:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8001288:	f8a3 2e38 	strh.w	r2, [r3, #3640]	@ 0xe38
                USB_Comm_Parameters.USB_rx_parameters.device_rx_state = USB_RX_WAIT_PACKET_STATE;
 800128c:	4b39      	ldr	r3, [pc, #228]	@ (8001374 <USB_Rx_Command_ID_Control_Function+0x1f0>)
 800128e:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8001292:	2200      	movs	r2, #0
 8001294:	f883 2aa5 	strb.w	r2, [r3, #2725]	@ 0xaa5

            break;
 8001298:	bf00      	nop
        }
    break;
 800129a:	e068      	b.n	800136e <USB_Rx_Command_ID_Control_Function+0x1ea>
    case USB_PACKET_PACKET_FLASH:
    case USB_PACKET_PACKET_FLASH_DEBUG:
        switch (USB_Comm_Parameters.USB_rx_parameters.usbRxBuf[USB_INDEX_4_COMMAND_ID])
 800129c:	4b35      	ldr	r3, [pc, #212]	@ (8001374 <USB_Rx_Command_ID_Control_Function+0x1f0>)
 800129e:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 80012a2:	f893 371d 	ldrb.w	r3, [r3, #1821]	@ 0x71d
 80012a6:	2b61      	cmp	r3, #97	@ 0x61
 80012a8:	dc02      	bgt.n	80012b0 <USB_Rx_Command_ID_Control_Function+0x12c>
 80012aa:	2b60      	cmp	r3, #96	@ 0x60
 80012ac:	da03      	bge.n	80012b6 <USB_Rx_Command_ID_Control_Function+0x132>
 80012ae:	e013      	b.n	80012d8 <USB_Rx_Command_ID_Control_Function+0x154>
 80012b0:	3b63      	subs	r3, #99	@ 0x63
 80012b2:	2b04      	cmp	r3, #4
 80012b4:	d810      	bhi.n	80012d8 <USB_Rx_Command_ID_Control_Function+0x154>
            case USB_COMMAND_ID_RECORD_FINISH:
            case USB_COMMAND_ID_RECORD_RECOVER:
            case USB_COMMAND_ID_RECORD_CANCEL:
            case USB_COMMAND_ID_FLASH_HEALTH_CONTROL:

            	USB_Comm_Parameters.USB_rx_parameters.USB_rx_packet_info.command.USB_flash_command_id = USB_Comm_Parameters.USB_rx_parameters.usbRxBuf[USB_INDEX_4_COMMAND_ID];
 80012b6:	4b2f      	ldr	r3, [pc, #188]	@ (8001374 <USB_Rx_Command_ID_Control_Function+0x1f0>)
 80012b8:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 80012bc:	f893 271d 	ldrb.w	r2, [r3, #1821]	@ 0x71d
 80012c0:	4b2c      	ldr	r3, [pc, #176]	@ (8001374 <USB_Rx_Command_ID_Control_Function+0x1f0>)
 80012c2:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 80012c6:	f883 2aa9 	strb.w	r2, [r3, #2729]	@ 0xaa9
                USB_Comm_Parameters.USB_rx_parameters.device_rx_state = USB_RX_PROCESS_TYPE_CONTROL_STATE;
 80012ca:	4b2a      	ldr	r3, [pc, #168]	@ (8001374 <USB_Rx_Command_ID_Control_Function+0x1f0>)
 80012cc:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 80012d0:	2204      	movs	r2, #4
 80012d2:	f883 2aa5 	strb.w	r2, [r3, #2725]	@ 0xaa5
            break;
 80012d6:	e015      	b.n	8001304 <USB_Rx_Command_ID_Control_Function+0x180>

            default:
                USB_Rx_Packet_Reset();
 80012d8:	f000 f9ec 	bl	80016b4 <USB_Rx_Packet_Reset>
                USB_Comm_Parameters.USB_rx_parameters.USB_packet_error |= USB_PACKET_ERROR_INVALID_CONFIG_COMMAND_ID;
 80012dc:	4b25      	ldr	r3, [pc, #148]	@ (8001374 <USB_Rx_Command_ID_Control_Function+0x1f0>)
 80012de:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 80012e2:	f8b3 3e38 	ldrh.w	r3, [r3, #3640]	@ 0xe38
 80012e6:	f043 0310 	orr.w	r3, r3, #16
 80012ea:	b29a      	uxth	r2, r3
 80012ec:	4b21      	ldr	r3, [pc, #132]	@ (8001374 <USB_Rx_Command_ID_Control_Function+0x1f0>)
 80012ee:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 80012f2:	f8a3 2e38 	strh.w	r2, [r3, #3640]	@ 0xe38
                USB_Comm_Parameters.USB_rx_parameters.device_rx_state = USB_RX_WAIT_PACKET_STATE;
 80012f6:	4b1f      	ldr	r3, [pc, #124]	@ (8001374 <USB_Rx_Command_ID_Control_Function+0x1f0>)
 80012f8:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 80012fc:	2200      	movs	r2, #0
 80012fe:	f883 2aa5 	strb.w	r2, [r3, #2725]	@ 0xaa5
            break;
 8001302:	bf00      	nop
        }

        case USB_PACKET_FIRMWARE_UPDATE:
        	switch (USB_Comm_Parameters.USB_rx_parameters.usbRxBuf[USB_INDEX_4_COMMAND_ID])
 8001304:	4b1b      	ldr	r3, [pc, #108]	@ (8001374 <USB_Rx_Command_ID_Control_Function+0x1f0>)
 8001306:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800130a:	f893 371d 	ldrb.w	r3, [r3, #1821]	@ 0x71d
 800130e:	2b12      	cmp	r3, #18
 8001310:	dc02      	bgt.n	8001318 <USB_Rx_Command_ID_Control_Function+0x194>
 8001312:	2b10      	cmp	r3, #16
 8001314:	da02      	bge.n	800131c <USB_Rx_Command_ID_Control_Function+0x198>
 8001316:	e012      	b.n	800133e <USB_Rx_Command_ID_Control_Function+0x1ba>
 8001318:	2b14      	cmp	r3, #20
 800131a:	d110      	bne.n	800133e <USB_Rx_Command_ID_Control_Function+0x1ba>
        		case USB_FIRMWARE_UPDATE_STATUS_REQ:
				case USB_FIRMWARE_UPDATE_READY:
				case USB_FIRMWARE_UPDATE_PACKET_INFO:
				case USB_FIRMWARE_UPDATE_SEND_PACKET:

	            	USB_Comm_Parameters.USB_rx_parameters.USB_rx_packet_info.command.USB_firmware_update_command_id = USB_Comm_Parameters.USB_rx_parameters.usbRxBuf[USB_INDEX_4_COMMAND_ID];
 800131c:	4b15      	ldr	r3, [pc, #84]	@ (8001374 <USB_Rx_Command_ID_Control_Function+0x1f0>)
 800131e:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8001322:	f893 271d 	ldrb.w	r2, [r3, #1821]	@ 0x71d
 8001326:	4b13      	ldr	r3, [pc, #76]	@ (8001374 <USB_Rx_Command_ID_Control_Function+0x1f0>)
 8001328:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800132c:	f883 2aaa 	strb.w	r2, [r3, #2730]	@ 0xaaa
	                USB_Comm_Parameters.USB_rx_parameters.device_rx_state = USB_RX_PROCESS_TYPE_CONTROL_STATE;
 8001330:	4b10      	ldr	r3, [pc, #64]	@ (8001374 <USB_Rx_Command_ID_Control_Function+0x1f0>)
 8001332:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8001336:	2204      	movs	r2, #4
 8001338:	f883 2aa5 	strb.w	r2, [r3, #2725]	@ 0xaa5

					break;
 800133c:	e015      	b.n	800136a <USB_Rx_Command_ID_Control_Function+0x1e6>
				default:

	                USB_Rx_Packet_Reset();
 800133e:	f000 f9b9 	bl	80016b4 <USB_Rx_Packet_Reset>
	                USB_Comm_Parameters.USB_rx_parameters.USB_packet_error |= USB_PACKET_ERROR_INVALID_CONFIG_COMMAND_ID;
 8001342:	4b0c      	ldr	r3, [pc, #48]	@ (8001374 <USB_Rx_Command_ID_Control_Function+0x1f0>)
 8001344:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8001348:	f8b3 3e38 	ldrh.w	r3, [r3, #3640]	@ 0xe38
 800134c:	f043 0310 	orr.w	r3, r3, #16
 8001350:	b29a      	uxth	r2, r3
 8001352:	4b08      	ldr	r3, [pc, #32]	@ (8001374 <USB_Rx_Command_ID_Control_Function+0x1f0>)
 8001354:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8001358:	f8a3 2e38 	strh.w	r2, [r3, #3640]	@ 0xe38
	                USB_Comm_Parameters.USB_rx_parameters.device_rx_state = USB_RX_WAIT_PACKET_STATE;
 800135c:	4b05      	ldr	r3, [pc, #20]	@ (8001374 <USB_Rx_Command_ID_Control_Function+0x1f0>)
 800135e:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8001362:	2200      	movs	r2, #0
 8001364:	f883 2aa5 	strb.w	r2, [r3, #2725]	@ 0xaa5

					break;
 8001368:	bf00      	nop
        	}
        	break;
 800136a:	e000      	b.n	800136e <USB_Rx_Command_ID_Control_Function+0x1ea>
    default:
        break;
 800136c:	bf00      	nop
    }
}
 800136e:	bf00      	nop
 8001370:	bd80      	pop	{r7, pc}
 8001372:	bf00      	nop
 8001374:	20004f6c 	.word	0x20004f6c

08001378 <USB_Rx_Process_Type_Control_Function>:

void USB_Rx_Process_Type_Control_Function(void)
{
 8001378:	b580      	push	{r7, lr}
 800137a:	af00      	add	r7, sp, #0
    if(USB_Comm_Parameters.USB_rx_parameters.usbRxBuf[USB_INDEX_5_PROCESS_TYPE] != USB_PACKET_PROCESS_TYPE_READ &&
 800137c:	4b1b      	ldr	r3, [pc, #108]	@ (80013ec <USB_Rx_Process_Type_Control_Function+0x74>)
 800137e:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8001382:	f893 371e 	ldrb.w	r3, [r3, #1822]	@ 0x71e
 8001386:	2b01      	cmp	r3, #1
 8001388:	d01c      	beq.n	80013c4 <USB_Rx_Process_Type_Control_Function+0x4c>
        USB_Comm_Parameters.USB_rx_parameters.usbRxBuf[USB_INDEX_5_PROCESS_TYPE] != USB_PACKET_PROCESS_TYPE_WRITE)
 800138a:	4b18      	ldr	r3, [pc, #96]	@ (80013ec <USB_Rx_Process_Type_Control_Function+0x74>)
 800138c:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8001390:	f893 371e 	ldrb.w	r3, [r3, #1822]	@ 0x71e
    if(USB_Comm_Parameters.USB_rx_parameters.usbRxBuf[USB_INDEX_5_PROCESS_TYPE] != USB_PACKET_PROCESS_TYPE_READ &&
 8001394:	2b02      	cmp	r3, #2
 8001396:	d015      	beq.n	80013c4 <USB_Rx_Process_Type_Control_Function+0x4c>
    {
            USB_Rx_Packet_Reset();
 8001398:	f000 f98c 	bl	80016b4 <USB_Rx_Packet_Reset>
            USB_Comm_Parameters.USB_rx_parameters.USB_packet_error |= USB_PACKET_ERROR_INVALID_PROCESS_TYPE;
 800139c:	4b13      	ldr	r3, [pc, #76]	@ (80013ec <USB_Rx_Process_Type_Control_Function+0x74>)
 800139e:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 80013a2:	f8b3 3e38 	ldrh.w	r3, [r3, #3640]	@ 0xe38
 80013a6:	f043 0320 	orr.w	r3, r3, #32
 80013aa:	b29a      	uxth	r2, r3
 80013ac:	4b0f      	ldr	r3, [pc, #60]	@ (80013ec <USB_Rx_Process_Type_Control_Function+0x74>)
 80013ae:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 80013b2:	f8a3 2e38 	strh.w	r2, [r3, #3640]	@ 0xe38
            USB_Comm_Parameters.USB_rx_parameters.device_rx_state = USB_RX_WAIT_PACKET_STATE;
 80013b6:	4b0d      	ldr	r3, [pc, #52]	@ (80013ec <USB_Rx_Process_Type_Control_Function+0x74>)
 80013b8:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 80013bc:	2200      	movs	r2, #0
 80013be:	f883 2aa5 	strb.w	r2, [r3, #2725]	@ 0xaa5
 80013c2:	e010      	b.n	80013e6 <USB_Rx_Process_Type_Control_Function+0x6e>
    }
    else
    {
    	USB_Comm_Parameters.USB_rx_parameters.USB_rx_packet_info.process_type = USB_Comm_Parameters.USB_rx_parameters.usbRxBuf[USB_INDEX_5_PROCESS_TYPE];
 80013c4:	4b09      	ldr	r3, [pc, #36]	@ (80013ec <USB_Rx_Process_Type_Control_Function+0x74>)
 80013c6:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 80013ca:	f893 271e 	ldrb.w	r2, [r3, #1822]	@ 0x71e
 80013ce:	4b07      	ldr	r3, [pc, #28]	@ (80013ec <USB_Rx_Process_Type_Control_Function+0x74>)
 80013d0:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 80013d4:	f883 2aab 	strb.w	r2, [r3, #2731]	@ 0xaab
        USB_Comm_Parameters.USB_rx_parameters.device_rx_state = USB_RX_DATA_LENGTH_CONTROL_STATE;
 80013d8:	4b04      	ldr	r3, [pc, #16]	@ (80013ec <USB_Rx_Process_Type_Control_Function+0x74>)
 80013da:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 80013de:	2205      	movs	r2, #5
 80013e0:	f883 2aa5 	strb.w	r2, [r3, #2725]	@ 0xaa5
    }
}
 80013e4:	bf00      	nop
 80013e6:	bf00      	nop
 80013e8:	bd80      	pop	{r7, pc}
 80013ea:	bf00      	nop
 80013ec:	20004f6c 	.word	0x20004f6c

080013f0 <USB_Rx_Data_Length_Control_Function>:

void USB_Rx_Data_Length_Control_Function(void)
{
 80013f0:	b480      	push	{r7}
 80013f2:	af00      	add	r7, sp, #0
    if(USB_Comm_Parameters.USB_rx_parameters.usbRxBuf[USB_INDEX_6_DATA_LEN_MSB] == 0 && USB_Comm_Parameters.USB_rx_parameters.usbRxBuf[USB_INDEX_7_DATA_LEN_LSB] == 0)
 80013f4:	4b19      	ldr	r3, [pc, #100]	@ (800145c <USB_Rx_Data_Length_Control_Function+0x6c>)
 80013f6:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 80013fa:	f893 371f 	ldrb.w	r3, [r3, #1823]	@ 0x71f
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d10d      	bne.n	800141e <USB_Rx_Data_Length_Control_Function+0x2e>
 8001402:	4b16      	ldr	r3, [pc, #88]	@ (800145c <USB_Rx_Data_Length_Control_Function+0x6c>)
 8001404:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8001408:	f893 3720 	ldrb.w	r3, [r3, #1824]	@ 0x720
 800140c:	2b00      	cmp	r3, #0
 800140e:	d106      	bne.n	800141e <USB_Rx_Data_Length_Control_Function+0x2e>
    {
        USB_Comm_Parameters.USB_rx_parameters.device_rx_state = USB_RX_CHECKSUM_CONTROL_STATE;
 8001410:	4b12      	ldr	r3, [pc, #72]	@ (800145c <USB_Rx_Data_Length_Control_Function+0x6c>)
 8001412:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8001416:	2207      	movs	r2, #7
 8001418:	f883 2aa5 	strb.w	r2, [r3, #2725]	@ 0xaa5
 800141c:	e019      	b.n	8001452 <USB_Rx_Data_Length_Control_Function+0x62>
    	{
            USB_Rx_Packet_Reset();
            USB_Comm_Parameters.USB_rx_parameters.USB_packet_error |= USB_PACKET_ERROR_INVALID_DATA_LEN;
            USB_Comm_Parameters.USB_rx_parameters.device_rx_state = USB_RX_WAIT_PACKET_STATE;
    	}
    	USB_Comm_Parameters.USB_rx_parameters.USB_rx_packet_info.data_len = (uint16_t)(USB_Comm_Parameters.USB_rx_parameters.usbRxBuf[USB_INDEX_6_DATA_LEN_MSB] << 8) | USB_Comm_Parameters.USB_rx_parameters.usbRxBuf[USB_INDEX_7_DATA_LEN_LSB];
 800141e:	4b0f      	ldr	r3, [pc, #60]	@ (800145c <USB_Rx_Data_Length_Control_Function+0x6c>)
 8001420:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8001424:	f893 371f 	ldrb.w	r3, [r3, #1823]	@ 0x71f
 8001428:	021b      	lsls	r3, r3, #8
 800142a:	b29b      	uxth	r3, r3
 800142c:	4a0b      	ldr	r2, [pc, #44]	@ (800145c <USB_Rx_Data_Length_Control_Function+0x6c>)
 800142e:	f502 5200 	add.w	r2, r2, #8192	@ 0x2000
 8001432:	f892 2720 	ldrb.w	r2, [r2, #1824]	@ 0x720
 8001436:	4313      	orrs	r3, r2
 8001438:	b29a      	uxth	r2, r3
 800143a:	4b08      	ldr	r3, [pc, #32]	@ (800145c <USB_Rx_Data_Length_Control_Function+0x6c>)
 800143c:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8001440:	f8a3 2aac 	strh.w	r2, [r3, #2732]	@ 0xaac
        USB_Comm_Parameters.USB_rx_parameters.device_rx_state = USB_RX_DATA_CONTROL_STATE;
 8001444:	4b05      	ldr	r3, [pc, #20]	@ (800145c <USB_Rx_Data_Length_Control_Function+0x6c>)
 8001446:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800144a:	2206      	movs	r2, #6
 800144c:	f883 2aa5 	strb.w	r2, [r3, #2725]	@ 0xaa5
    }
}
 8001450:	bf00      	nop
 8001452:	bf00      	nop
 8001454:	46bd      	mov	sp, r7
 8001456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800145a:	4770      	bx	lr
 800145c:	20004f6c 	.word	0x20004f6c

08001460 <USB_Rx_Data_Control_Function>:

void USB_Rx_Data_Control_Function(void)
{
 8001460:	b480      	push	{r7}
 8001462:	b083      	sub	sp, #12
 8001464:	af00      	add	r7, sp, #0
    for(uint16_t i = 0; i < USB_Comm_Parameters.USB_rx_parameters.USB_rx_packet_info.data_len; i++)
 8001466:	2300      	movs	r3, #0
 8001468:	80fb      	strh	r3, [r7, #6]
 800146a:	e012      	b.n	8001492 <USB_Rx_Data_Control_Function+0x32>
    {
    	USB_Comm_Parameters.USB_rx_parameters.USB_rx_packet_info.data[i] = USB_Comm_Parameters.USB_rx_parameters.usbRxBuf[USB_INDEX_DATA_START + i];
 800146c:	88fb      	ldrh	r3, [r7, #6]
 800146e:	3307      	adds	r3, #7
 8001470:	88fa      	ldrh	r2, [r7, #6]
 8001472:	4912      	ldr	r1, [pc, #72]	@ (80014bc <USB_Rx_Data_Control_Function+0x5c>)
 8001474:	440b      	add	r3, r1
 8001476:	f503 531c 	add.w	r3, r3, #9984	@ 0x2700
 800147a:	331a      	adds	r3, #26
 800147c:	7819      	ldrb	r1, [r3, #0]
 800147e:	4b0f      	ldr	r3, [pc, #60]	@ (80014bc <USB_Rx_Data_Control_Function+0x5c>)
 8001480:	4413      	add	r3, r2
 8001482:	f503 536a 	add.w	r3, r3, #14976	@ 0x3a80
 8001486:	332e      	adds	r3, #46	@ 0x2e
 8001488:	460a      	mov	r2, r1
 800148a:	701a      	strb	r2, [r3, #0]
    for(uint16_t i = 0; i < USB_Comm_Parameters.USB_rx_parameters.USB_rx_packet_info.data_len; i++)
 800148c:	88fb      	ldrh	r3, [r7, #6]
 800148e:	3301      	adds	r3, #1
 8001490:	80fb      	strh	r3, [r7, #6]
 8001492:	4b0a      	ldr	r3, [pc, #40]	@ (80014bc <USB_Rx_Data_Control_Function+0x5c>)
 8001494:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8001498:	f8b3 3aac 	ldrh.w	r3, [r3, #2732]	@ 0xaac
 800149c:	88fa      	ldrh	r2, [r7, #6]
 800149e:	429a      	cmp	r2, r3
 80014a0:	d3e4      	bcc.n	800146c <USB_Rx_Data_Control_Function+0xc>
    }

    USB_Comm_Parameters.USB_rx_parameters.device_rx_state = USB_RX_CHECKSUM_CONTROL_STATE;
 80014a2:	4b06      	ldr	r3, [pc, #24]	@ (80014bc <USB_Rx_Data_Control_Function+0x5c>)
 80014a4:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 80014a8:	2207      	movs	r2, #7
 80014aa:	f883 2aa5 	strb.w	r2, [r3, #2725]	@ 0xaa5
}
 80014ae:	bf00      	nop
 80014b0:	370c      	adds	r7, #12
 80014b2:	46bd      	mov	sp, r7
 80014b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b8:	4770      	bx	lr
 80014ba:	bf00      	nop
 80014bc:	20004f6c 	.word	0x20004f6c

080014c0 <USB_Rx_Checksum_Control_Function>:

void USB_Rx_Checksum_Control_Function(void)
{
 80014c0:	b580      	push	{r7, lr}
 80014c2:	b082      	sub	sp, #8
 80014c4:	af00      	add	r7, sp, #0
    for(uint16_t i = USB_INDEX_3_PACKET_TYPE; i < (USB_Comm_Parameters.USB_rx_parameters.USB_rx_packet_info.data_len + USB_INDEX_DATA_START); i++)
 80014c6:	2302      	movs	r3, #2
 80014c8:	80fb      	strh	r3, [r7, #6]
 80014ca:	e015      	b.n	80014f8 <USB_Rx_Checksum_Control_Function+0x38>
    {
    	USB_Comm_Parameters.USB_rx_parameters.USB_rx_packet_info.checksum = USB_Comm_Parameters.USB_rx_parameters.USB_rx_packet_info.checksum ^ USB_Comm_Parameters.USB_rx_parameters.usbRxBuf[i];
 80014cc:	4b28      	ldr	r3, [pc, #160]	@ (8001570 <USB_Rx_Checksum_Control_Function+0xb0>)
 80014ce:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 80014d2:	f893 2e36 	ldrb.w	r2, [r3, #3638]	@ 0xe36
 80014d6:	88fb      	ldrh	r3, [r7, #6]
 80014d8:	4925      	ldr	r1, [pc, #148]	@ (8001570 <USB_Rx_Checksum_Control_Function+0xb0>)
 80014da:	440b      	add	r3, r1
 80014dc:	f503 531c 	add.w	r3, r3, #9984	@ 0x2700
 80014e0:	331a      	adds	r3, #26
 80014e2:	781b      	ldrb	r3, [r3, #0]
 80014e4:	4053      	eors	r3, r2
 80014e6:	b2da      	uxtb	r2, r3
 80014e8:	4b21      	ldr	r3, [pc, #132]	@ (8001570 <USB_Rx_Checksum_Control_Function+0xb0>)
 80014ea:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 80014ee:	f883 2e36 	strb.w	r2, [r3, #3638]	@ 0xe36
    for(uint16_t i = USB_INDEX_3_PACKET_TYPE; i < (USB_Comm_Parameters.USB_rx_parameters.USB_rx_packet_info.data_len + USB_INDEX_DATA_START); i++)
 80014f2:	88fb      	ldrh	r3, [r7, #6]
 80014f4:	3301      	adds	r3, #1
 80014f6:	80fb      	strh	r3, [r7, #6]
 80014f8:	4b1d      	ldr	r3, [pc, #116]	@ (8001570 <USB_Rx_Checksum_Control_Function+0xb0>)
 80014fa:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 80014fe:	f8b3 3aac 	ldrh.w	r3, [r3, #2732]	@ 0xaac
 8001502:	1d9a      	adds	r2, r3, #6
 8001504:	88fb      	ldrh	r3, [r7, #6]
 8001506:	429a      	cmp	r2, r3
 8001508:	dae0      	bge.n	80014cc <USB_Rx_Checksum_Control_Function+0xc>
    }

    if(USB_Comm_Parameters.USB_rx_parameters.usbRxBuf[USB_INDEX_DATA_START + USB_Comm_Parameters.USB_rx_parameters.USB_rx_packet_info.data_len] != USB_Comm_Parameters.USB_rx_parameters.USB_rx_packet_info.checksum)
 800150a:	4b19      	ldr	r3, [pc, #100]	@ (8001570 <USB_Rx_Checksum_Control_Function+0xb0>)
 800150c:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8001510:	f8b3 3aac 	ldrh.w	r3, [r3, #2732]	@ 0xaac
 8001514:	3307      	adds	r3, #7
 8001516:	4a16      	ldr	r2, [pc, #88]	@ (8001570 <USB_Rx_Checksum_Control_Function+0xb0>)
 8001518:	4413      	add	r3, r2
 800151a:	f503 531c 	add.w	r3, r3, #9984	@ 0x2700
 800151e:	331a      	adds	r3, #26
 8001520:	781a      	ldrb	r2, [r3, #0]
 8001522:	4b13      	ldr	r3, [pc, #76]	@ (8001570 <USB_Rx_Checksum_Control_Function+0xb0>)
 8001524:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8001528:	f893 3e36 	ldrb.w	r3, [r3, #3638]	@ 0xe36
 800152c:	429a      	cmp	r2, r3
 800152e:	d015      	beq.n	800155c <USB_Rx_Checksum_Control_Function+0x9c>
    {
        USB_Rx_Packet_Reset();
 8001530:	f000 f8c0 	bl	80016b4 <USB_Rx_Packet_Reset>
        USB_Comm_Parameters.USB_rx_parameters.USB_packet_error |= USB_PACKET_ERROR_CHECKSUM;
 8001534:	4b0e      	ldr	r3, [pc, #56]	@ (8001570 <USB_Rx_Checksum_Control_Function+0xb0>)
 8001536:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 800153a:	f8b3 3e38 	ldrh.w	r3, [r3, #3640]	@ 0xe38
 800153e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001542:	b29a      	uxth	r2, r3
 8001544:	4b0a      	ldr	r3, [pc, #40]	@ (8001570 <USB_Rx_Checksum_Control_Function+0xb0>)
 8001546:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 800154a:	f8a3 2e38 	strh.w	r2, [r3, #3640]	@ 0xe38
        USB_Comm_Parameters.USB_rx_parameters.device_rx_state = USB_RX_WAIT_PACKET_STATE;
 800154e:	4b08      	ldr	r3, [pc, #32]	@ (8001570 <USB_Rx_Checksum_Control_Function+0xb0>)
 8001550:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8001554:	2200      	movs	r2, #0
 8001556:	f883 2aa5 	strb.w	r2, [r3, #2725]	@ 0xaa5
    }
    else
    {
        USB_Comm_Parameters.USB_rx_parameters.device_rx_state = USB_RX_STOP_BIT_CONTROL_STATE;
    }
}
 800155a:	e005      	b.n	8001568 <USB_Rx_Checksum_Control_Function+0xa8>
        USB_Comm_Parameters.USB_rx_parameters.device_rx_state = USB_RX_STOP_BIT_CONTROL_STATE;
 800155c:	4b04      	ldr	r3, [pc, #16]	@ (8001570 <USB_Rx_Checksum_Control_Function+0xb0>)
 800155e:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8001562:	2208      	movs	r2, #8
 8001564:	f883 2aa5 	strb.w	r2, [r3, #2725]	@ 0xaa5
}
 8001568:	bf00      	nop
 800156a:	3708      	adds	r7, #8
 800156c:	46bd      	mov	sp, r7
 800156e:	bd80      	pop	{r7, pc}
 8001570:	20004f6c 	.word	0x20004f6c

08001574 <USB_Rx_Stop_Bit_Control_Function>:

void USB_Rx_Stop_Bit_Control_Function(void)
{
 8001574:	b580      	push	{r7, lr}
 8001576:	af00      	add	r7, sp, #0
    if(USB_Comm_Parameters.USB_rx_parameters.usbRxBuf[6 + USB_Comm_Parameters.USB_rx_parameters.USB_rx_packet_info.data_len + 2] != USB_PACKET_FOOTER_1 &&
 8001578:	4b1d      	ldr	r3, [pc, #116]	@ (80015f0 <USB_Rx_Stop_Bit_Control_Function+0x7c>)
 800157a:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800157e:	f8b3 3aac 	ldrh.w	r3, [r3, #2732]	@ 0xaac
 8001582:	3308      	adds	r3, #8
 8001584:	4a1a      	ldr	r2, [pc, #104]	@ (80015f0 <USB_Rx_Stop_Bit_Control_Function+0x7c>)
 8001586:	4413      	add	r3, r2
 8001588:	f503 531c 	add.w	r3, r3, #9984	@ 0x2700
 800158c:	331a      	adds	r3, #26
 800158e:	781b      	ldrb	r3, [r3, #0]
 8001590:	2b55      	cmp	r3, #85	@ 0x55
 8001592:	d023      	beq.n	80015dc <USB_Rx_Stop_Bit_Control_Function+0x68>
       USB_Comm_Parameters.USB_rx_parameters.usbRxBuf[6 + USB_Comm_Parameters.USB_rx_parameters.USB_rx_packet_info.data_len + 3] != USB_PACKET_FOOTER_2)
 8001594:	4b16      	ldr	r3, [pc, #88]	@ (80015f0 <USB_Rx_Stop_Bit_Control_Function+0x7c>)
 8001596:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800159a:	f8b3 3aac 	ldrh.w	r3, [r3, #2732]	@ 0xaac
 800159e:	3309      	adds	r3, #9
 80015a0:	4a13      	ldr	r2, [pc, #76]	@ (80015f0 <USB_Rx_Stop_Bit_Control_Function+0x7c>)
 80015a2:	4413      	add	r3, r2
 80015a4:	f503 531c 	add.w	r3, r3, #9984	@ 0x2700
 80015a8:	331a      	adds	r3, #26
 80015aa:	781b      	ldrb	r3, [r3, #0]
    if(USB_Comm_Parameters.USB_rx_parameters.usbRxBuf[6 + USB_Comm_Parameters.USB_rx_parameters.USB_rx_packet_info.data_len + 2] != USB_PACKET_FOOTER_1 &&
 80015ac:	2baa      	cmp	r3, #170	@ 0xaa
 80015ae:	d015      	beq.n	80015dc <USB_Rx_Stop_Bit_Control_Function+0x68>
    {
        USB_Rx_Packet_Reset();
 80015b0:	f000 f880 	bl	80016b4 <USB_Rx_Packet_Reset>
        USB_Comm_Parameters.USB_rx_parameters.USB_packet_error |= USB_PACKET_ERROR_FOOTER;
 80015b4:	4b0e      	ldr	r3, [pc, #56]	@ (80015f0 <USB_Rx_Stop_Bit_Control_Function+0x7c>)
 80015b6:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 80015ba:	f8b3 3e38 	ldrh.w	r3, [r3, #3640]	@ 0xe38
 80015be:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80015c2:	b29a      	uxth	r2, r3
 80015c4:	4b0a      	ldr	r3, [pc, #40]	@ (80015f0 <USB_Rx_Stop_Bit_Control_Function+0x7c>)
 80015c6:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 80015ca:	f8a3 2e38 	strh.w	r2, [r3, #3640]	@ 0xe38
        USB_Comm_Parameters.USB_rx_parameters.device_rx_state = USB_RX_WAIT_PACKET_STATE;
 80015ce:	4b08      	ldr	r3, [pc, #32]	@ (80015f0 <USB_Rx_Stop_Bit_Control_Function+0x7c>)
 80015d0:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 80015d4:	2200      	movs	r2, #0
 80015d6:	f883 2aa5 	strb.w	r2, [r3, #2725]	@ 0xaa5
 80015da:	e006      	b.n	80015ea <USB_Rx_Stop_Bit_Control_Function+0x76>
    }
    else
    {
        USB_Comm_Parameters.USB_rx_parameters.device_rx_state = USB_RX_OPERATION_STATE;
 80015dc:	4b04      	ldr	r3, [pc, #16]	@ (80015f0 <USB_Rx_Stop_Bit_Control_Function+0x7c>)
 80015de:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 80015e2:	2209      	movs	r2, #9
 80015e4:	f883 2aa5 	strb.w	r2, [r3, #2725]	@ 0xaa5
    }
}
 80015e8:	bf00      	nop
 80015ea:	bf00      	nop
 80015ec:	bd80      	pop	{r7, pc}
 80015ee:	bf00      	nop
 80015f0:	20004f6c 	.word	0x20004f6c

080015f4 <USB_Rx_Operation_Function>:

void USB_Rx_Operation_Function(USBCommParameters_t *USB_Comm_ParametersLocal)
{
 80015f4:	b580      	push	{r7, lr}
 80015f6:	b082      	sub	sp, #8
 80015f8:	af00      	add	r7, sp, #0
 80015fa:	6078      	str	r0, [r7, #4]
    if(USB_Comm_Parameters.USB_rx_parameters.USB_rx_packet_info.packet_type == USB_PACKET_PACKET_TYPE_TEST)
 80015fc:	4b2c      	ldr	r3, [pc, #176]	@ (80016b0 <USB_Rx_Operation_Function+0xbc>)
 80015fe:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8001602:	f893 3aa6 	ldrb.w	r3, [r3, #2726]	@ 0xaa6
 8001606:	2b52      	cmp	r3, #82	@ 0x52
 8001608:	d108      	bne.n	800161c <USB_Rx_Operation_Function+0x28>
    {
        USB_Comm_Parameters.USB_rx_parameters.device_rx_state = USB_RX_WAIT_PACKET_STATE;
 800160a:	4b29      	ldr	r3, [pc, #164]	@ (80016b0 <USB_Rx_Operation_Function+0xbc>)
 800160c:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8001610:	2200      	movs	r2, #0
 8001612:	f883 2aa5 	strb.w	r2, [r3, #2725]	@ 0xaa5

        USB_Rx_Packet_Reset();
 8001616:	f000 f84d 	bl	80016b4 <USB_Rx_Packet_Reset>

    	USB_Comm_Parameters.USB_rx_parameters.device_rx_state = USB_RX_WAIT_PACKET_STATE;

    	USB_Rx_Packet_Reset();
    }
}
 800161a:	e044      	b.n	80016a6 <USB_Rx_Operation_Function+0xb2>
    else if(USB_Comm_Parameters.USB_rx_parameters.USB_rx_packet_info.packet_type == USB_PACKET_PACKET_TYPE_CONFIG)
 800161c:	4b24      	ldr	r3, [pc, #144]	@ (80016b0 <USB_Rx_Operation_Function+0xbc>)
 800161e:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8001622:	f893 3aa6 	ldrb.w	r3, [r3, #2726]	@ 0xaa6
 8001626:	2b57      	cmp	r3, #87	@ 0x57
 8001628:	d108      	bne.n	800163c <USB_Rx_Operation_Function+0x48>
    	USB_Comm_Parameters.USB_rx_parameters.device_rx_state = USB_RX_WAIT_PACKET_STATE;
 800162a:	4b21      	ldr	r3, [pc, #132]	@ (80016b0 <USB_Rx_Operation_Function+0xbc>)
 800162c:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8001630:	2200      	movs	r2, #0
 8001632:	f883 2aa5 	strb.w	r2, [r3, #2725]	@ 0xaa5
    	USB_Rx_Packet_Reset();
 8001636:	f000 f83d 	bl	80016b4 <USB_Rx_Packet_Reset>
}
 800163a:	e034      	b.n	80016a6 <USB_Rx_Operation_Function+0xb2>
    else if(USB_Comm_Parameters.USB_rx_parameters.USB_rx_packet_info.packet_type == USB_PACKET_PACKET_FLASH)
 800163c:	4b1c      	ldr	r3, [pc, #112]	@ (80016b0 <USB_Rx_Operation_Function+0xbc>)
 800163e:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8001642:	f893 3aa6 	ldrb.w	r3, [r3, #2726]	@ 0xaa6
 8001646:	2b58      	cmp	r3, #88	@ 0x58
 8001648:	d108      	bne.n	800165c <USB_Rx_Operation_Function+0x68>
    	USB_Comm_Parameters.USB_rx_parameters.device_rx_state = USB_RX_WAIT_PACKET_STATE;
 800164a:	4b19      	ldr	r3, [pc, #100]	@ (80016b0 <USB_Rx_Operation_Function+0xbc>)
 800164c:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8001650:	2200      	movs	r2, #0
 8001652:	f883 2aa5 	strb.w	r2, [r3, #2725]	@ 0xaa5
    	USB_Rx_Packet_Reset();
 8001656:	f000 f82d 	bl	80016b4 <USB_Rx_Packet_Reset>
}
 800165a:	e024      	b.n	80016a6 <USB_Rx_Operation_Function+0xb2>
    else if(USB_Comm_Parameters.USB_rx_parameters.USB_rx_packet_info.packet_type == USB_PACKET_PACKET_FLASH_DEBUG)
 800165c:	4b14      	ldr	r3, [pc, #80]	@ (80016b0 <USB_Rx_Operation_Function+0xbc>)
 800165e:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8001662:	f893 3aa6 	ldrb.w	r3, [r3, #2726]	@ 0xaa6
 8001666:	2b59      	cmp	r3, #89	@ 0x59
 8001668:	d108      	bne.n	800167c <USB_Rx_Operation_Function+0x88>
        USB_Comm_Parameters.USB_rx_parameters.device_rx_state = USB_RX_WAIT_PACKET_STATE;
 800166a:	4b11      	ldr	r3, [pc, #68]	@ (80016b0 <USB_Rx_Operation_Function+0xbc>)
 800166c:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8001670:	2200      	movs	r2, #0
 8001672:	f883 2aa5 	strb.w	r2, [r3, #2725]	@ 0xaa5
    	USB_Rx_Packet_Reset();        
 8001676:	f000 f81d 	bl	80016b4 <USB_Rx_Packet_Reset>
}
 800167a:	e014      	b.n	80016a6 <USB_Rx_Operation_Function+0xb2>
    else if(USB_Comm_Parameters.USB_rx_parameters.USB_rx_packet_info.packet_type == USB_PACKET_FIRMWARE_UPDATE)
 800167c:	4b0c      	ldr	r3, [pc, #48]	@ (80016b0 <USB_Rx_Operation_Function+0xbc>)
 800167e:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8001682:	f893 3aa6 	ldrb.w	r3, [r3, #2726]	@ 0xaa6
 8001686:	2b60      	cmp	r3, #96	@ 0x60
 8001688:	d10d      	bne.n	80016a6 <USB_Rx_Operation_Function+0xb2>
    	memcpy((void *)USB_Comm_ParametersLocal, (const void *)&USB_Comm_Parameters, sizeof(USB_Comm_Parameters));
 800168a:	f644 623e 	movw	r2, #20030	@ 0x4e3e
 800168e:	4908      	ldr	r1, [pc, #32]	@ (80016b0 <USB_Rx_Operation_Function+0xbc>)
 8001690:	6878      	ldr	r0, [r7, #4]
 8001692:	f00b fb79 	bl	800cd88 <memcpy>
    	USB_Comm_Parameters.USB_rx_parameters.device_rx_state = USB_RX_WAIT_PACKET_STATE;
 8001696:	4b06      	ldr	r3, [pc, #24]	@ (80016b0 <USB_Rx_Operation_Function+0xbc>)
 8001698:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800169c:	2200      	movs	r2, #0
 800169e:	f883 2aa5 	strb.w	r2, [r3, #2725]	@ 0xaa5
    	USB_Rx_Packet_Reset();
 80016a2:	f000 f807 	bl	80016b4 <USB_Rx_Packet_Reset>
}
 80016a6:	bf00      	nop
 80016a8:	3708      	adds	r7, #8
 80016aa:	46bd      	mov	sp, r7
 80016ac:	bd80      	pop	{r7, pc}
 80016ae:	bf00      	nop
 80016b0:	20004f6c 	.word	0x20004f6c

080016b4 <USB_Rx_Packet_Reset>:


static void USB_Rx_Packet_Reset(void)
{
 80016b4:	b580      	push	{r7, lr}
 80016b6:	af00      	add	r7, sp, #0
    memset(USB_Comm_Parameters.USB_rx_parameters.usbRxBuf, 0 , sizeof(USB_Comm_Parameters.USB_rx_parameters.usbRxBuf));
 80016b8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80016bc:	2100      	movs	r1, #0
 80016be:	480b      	ldr	r0, [pc, #44]	@ (80016ec <USB_Rx_Packet_Reset+0x38>)
 80016c0:	f00b fb36 	bl	800cd30 <memset>
    memset(&USB_Comm_Parameters.USB_rx_parameters.USB_rx_packet_info, 0 , sizeof(USBRxPacketInfo_t));
 80016c4:	f241 3292 	movw	r2, #5010	@ 0x1392
 80016c8:	2100      	movs	r1, #0
 80016ca:	4809      	ldr	r0, [pc, #36]	@ (80016f0 <USB_Rx_Packet_Reset+0x3c>)
 80016cc:	f00b fb30 	bl	800cd30 <memset>
    USB_Comm_Parameters.USB_rx_parameters.usbRxFlag = 0;
 80016d0:	4b08      	ldr	r3, [pc, #32]	@ (80016f4 <USB_Rx_Packet_Reset+0x40>)
 80016d2:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 80016d6:	2200      	movs	r2, #0
 80016d8:	f883 2aa4 	strb.w	r2, [r3, #2724]	@ 0xaa4
    USB_Comm_Parameters.USB_rx_parameters.usbRxBufLen = 0;
 80016dc:	4b05      	ldr	r3, [pc, #20]	@ (80016f4 <USB_Rx_Packet_Reset+0x40>)
 80016de:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 80016e2:	2200      	movs	r2, #0
 80016e4:	f8a3 2aa2 	strh.w	r2, [r3, #2722]	@ 0xaa2
}
 80016e8:	bf00      	nop
 80016ea:	bd80      	pop	{r7, pc}
 80016ec:	20007686 	.word	0x20007686
 80016f0:	20008a12 	.word	0x20008a12
 80016f4:	20004f6c 	.word	0x20004f6c

080016f8 <find_header_index>:

static int32_t find_header_index(const uint8_t *buf, uint32_t len)
{
 80016f8:	b480      	push	{r7}
 80016fa:	b085      	sub	sp, #20
 80016fc:	af00      	add	r7, sp, #0
 80016fe:	6078      	str	r0, [r7, #4]
 8001700:	6039      	str	r1, [r7, #0]
    if (len < 2u) return -1;
 8001702:	683b      	ldr	r3, [r7, #0]
 8001704:	2b01      	cmp	r3, #1
 8001706:	d802      	bhi.n	800170e <find_header_index+0x16>
 8001708:	f04f 33ff 	mov.w	r3, #4294967295
 800170c:	e01b      	b.n	8001746 <find_header_index+0x4e>

    for (uint32_t i = 0; i < (len - 1u); i++)
 800170e:	2300      	movs	r3, #0
 8001710:	60fb      	str	r3, [r7, #12]
 8001712:	e011      	b.n	8001738 <find_header_index+0x40>
    {
        if ((buf[i] == USB_PACKET_HEADER_1) && (buf[i + 1u] == USB_PACKET_HEADER_2))
 8001714:	687a      	ldr	r2, [r7, #4]
 8001716:	68fb      	ldr	r3, [r7, #12]
 8001718:	4413      	add	r3, r2
 800171a:	781b      	ldrb	r3, [r3, #0]
 800171c:	2baa      	cmp	r3, #170	@ 0xaa
 800171e:	d108      	bne.n	8001732 <find_header_index+0x3a>
 8001720:	68fb      	ldr	r3, [r7, #12]
 8001722:	3301      	adds	r3, #1
 8001724:	687a      	ldr	r2, [r7, #4]
 8001726:	4413      	add	r3, r2
 8001728:	781b      	ldrb	r3, [r3, #0]
 800172a:	2b55      	cmp	r3, #85	@ 0x55
 800172c:	d101      	bne.n	8001732 <find_header_index+0x3a>
        {
            return (int32_t)i;
 800172e:	68fb      	ldr	r3, [r7, #12]
 8001730:	e009      	b.n	8001746 <find_header_index+0x4e>
    for (uint32_t i = 0; i < (len - 1u); i++)
 8001732:	68fb      	ldr	r3, [r7, #12]
 8001734:	3301      	adds	r3, #1
 8001736:	60fb      	str	r3, [r7, #12]
 8001738:	683b      	ldr	r3, [r7, #0]
 800173a:	3b01      	subs	r3, #1
 800173c:	68fa      	ldr	r2, [r7, #12]
 800173e:	429a      	cmp	r2, r3
 8001740:	d3e8      	bcc.n	8001714 <find_header_index+0x1c>
        }
    }
    return -1;
 8001742:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001746:	4618      	mov	r0, r3
 8001748:	3714      	adds	r7, #20
 800174a:	46bd      	mov	sp, r7
 800174c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001750:	4770      	bx	lr
	...

08001754 <USB_RXCallback>:

volatile USB_RxDebug_t g_usb_rx_debug = {0};


void USB_RXCallback(uint8_t *buf, uint32_t *len)
{
 8001754:	b580      	push	{r7, lr}
 8001756:	b084      	sub	sp, #16
 8001758:	af00      	add	r7, sp, #0
 800175a:	6078      	str	r0, [r7, #4]
 800175c:	6039      	str	r1, [r7, #0]
	/*
    memcpy(USB_Comm_Parameters.USB_rx_parameters.usbRxBuf, buf, *len);
    USB_Comm_Parameters.USB_rx_parameters.usbRxBufLen = *len;
    USB_Comm_Parameters.USB_rx_parameters.usbRxFlag = 1;
    */
	uint32_t rxLen 	= *len;
 800175e:	683b      	ldr	r3, [r7, #0]
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	60fb      	str	r3, [r7, #12]
	static uint16_t msgLen = 0;

	if((buf == NULL) || len == NULL)
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	2b00      	cmp	r3, #0
 8001768:	f000 8095 	beq.w	8001896 <USB_RXCallback+0x142>
 800176c:	683b      	ldr	r3, [r7, #0]
 800176e:	2b00      	cmp	r3, #0
 8001770:	f000 8091 	beq.w	8001896 <USB_RXCallback+0x142>
		return;

	g_usb_rx_debug.rx_callback_count += 1;
 8001774:	4b4a      	ldr	r3, [pc, #296]	@ (80018a0 <USB_RXCallback+0x14c>)
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	3301      	adds	r3, #1
 800177a:	4a49      	ldr	r2, [pc, #292]	@ (80018a0 <USB_RXCallback+0x14c>)
 800177c:	6013      	str	r3, [r2, #0]
	g_usb_rx_debug.last_rx_len		  = rxLen;
 800177e:	68fb      	ldr	r3, [r7, #12]
 8001780:	b29a      	uxth	r2, r3
 8001782:	4b47      	ldr	r3, [pc, #284]	@ (80018a0 <USB_RXCallback+0x14c>)
 8001784:	815a      	strh	r2, [r3, #10]

	memcpy(&g_usb_rx_debug.raw_bytes[g_usb_rx_debug.expected_frame_len], buf, rxLen);
 8001786:	4b46      	ldr	r3, [pc, #280]	@ (80018a0 <USB_RXCallback+0x14c>)
 8001788:	891b      	ldrh	r3, [r3, #8]
 800178a:	b29b      	uxth	r3, r3
 800178c:	3310      	adds	r3, #16
 800178e:	4a44      	ldr	r2, [pc, #272]	@ (80018a0 <USB_RXCallback+0x14c>)
 8001790:	4413      	add	r3, r2
 8001792:	3301      	adds	r3, #1
 8001794:	68fa      	ldr	r2, [r7, #12]
 8001796:	6879      	ldr	r1, [r7, #4]
 8001798:	4618      	mov	r0, r3
 800179a:	f00b faf5 	bl	800cd88 <memcpy>
	g_usb_rx_debug.expected_frame_len += g_usb_rx_debug.last_rx_len;
 800179e:	4b40      	ldr	r3, [pc, #256]	@ (80018a0 <USB_RXCallback+0x14c>)
 80017a0:	895b      	ldrh	r3, [r3, #10]
 80017a2:	b29a      	uxth	r2, r3
 80017a4:	4b3e      	ldr	r3, [pc, #248]	@ (80018a0 <USB_RXCallback+0x14c>)
 80017a6:	891b      	ldrh	r3, [r3, #8]
 80017a8:	b29b      	uxth	r3, r3
 80017aa:	4413      	add	r3, r2
 80017ac:	b29a      	uxth	r2, r3
 80017ae:	4b3c      	ldr	r3, [pc, #240]	@ (80018a0 <USB_RXCallback+0x14c>)
 80017b0:	811a      	strh	r2, [r3, #8]

	if(g_usb_rx_debug.frame_in_progress == 0)
 80017b2:	4b3b      	ldr	r3, [pc, #236]	@ (80018a0 <USB_RXCallback+0x14c>)
 80017b4:	7b1b      	ldrb	r3, [r3, #12]
 80017b6:	b2db      	uxtb	r3, r3
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	d119      	bne.n	80017f0 <USB_RXCallback+0x9c>
	{
		if(find_header_index(g_usb_rx_debug.raw_bytes, rxLen) != -1)
 80017bc:	68f9      	ldr	r1, [r7, #12]
 80017be:	4839      	ldr	r0, [pc, #228]	@ (80018a4 <USB_RXCallback+0x150>)
 80017c0:	f7ff ff9a 	bl	80016f8 <find_header_index>
 80017c4:	4603      	mov	r3, r0
 80017c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80017ca:	d011      	beq.n	80017f0 <USB_RXCallback+0x9c>
		{
			// Header'lı veri
			g_usb_rx_debug.frame_in_progress = 1;
 80017cc:	4b34      	ldr	r3, [pc, #208]	@ (80018a0 <USB_RXCallback+0x14c>)
 80017ce:	2201      	movs	r2, #1
 80017d0:	731a      	strb	r2, [r3, #12]

			msgLen = (g_usb_rx_debug.raw_bytes[5] << 8) | (g_usb_rx_debug.raw_bytes[6]);
 80017d2:	4b33      	ldr	r3, [pc, #204]	@ (80018a0 <USB_RXCallback+0x14c>)
 80017d4:	7d9b      	ldrb	r3, [r3, #22]
 80017d6:	b2db      	uxtb	r3, r3
 80017d8:	b21b      	sxth	r3, r3
 80017da:	021b      	lsls	r3, r3, #8
 80017dc:	b21a      	sxth	r2, r3
 80017de:	4b30      	ldr	r3, [pc, #192]	@ (80018a0 <USB_RXCallback+0x14c>)
 80017e0:	7ddb      	ldrb	r3, [r3, #23]
 80017e2:	b2db      	uxtb	r3, r3
 80017e4:	b21b      	sxth	r3, r3
 80017e6:	4313      	orrs	r3, r2
 80017e8:	b21b      	sxth	r3, r3
 80017ea:	b29a      	uxth	r2, r3
 80017ec:	4b2e      	ldr	r3, [pc, #184]	@ (80018a8 <USB_RXCallback+0x154>)
 80017ee:	801a      	strh	r2, [r3, #0]
		}
	}

	if((msgLen + 10) == g_usb_rx_debug.expected_frame_len)
 80017f0:	4b2d      	ldr	r3, [pc, #180]	@ (80018a8 <USB_RXCallback+0x154>)
 80017f2:	881b      	ldrh	r3, [r3, #0]
 80017f4:	330a      	adds	r3, #10
 80017f6:	4a2a      	ldr	r2, [pc, #168]	@ (80018a0 <USB_RXCallback+0x14c>)
 80017f8:	8912      	ldrh	r2, [r2, #8]
 80017fa:	b292      	uxth	r2, r2
 80017fc:	4293      	cmp	r3, r2
 80017fe:	d10c      	bne.n	800181a <USB_RXCallback+0xc6>
	{
		// Verinin tamamı gelmiştir işlenebilir.
		g_usb_rx_debug.total_received_bytes = g_usb_rx_debug.expected_frame_len;
 8001800:	4b27      	ldr	r3, [pc, #156]	@ (80018a0 <USB_RXCallback+0x14c>)
 8001802:	891b      	ldrh	r3, [r3, #8]
 8001804:	b29b      	uxth	r3, r3
 8001806:	461a      	mov	r2, r3
 8001808:	4b25      	ldr	r3, [pc, #148]	@ (80018a0 <USB_RXCallback+0x14c>)
 800180a:	605a      	str	r2, [r3, #4]
		g_usb_rx_debug.frame_in_progress 	= 0;
 800180c:	4b24      	ldr	r3, [pc, #144]	@ (80018a0 <USB_RXCallback+0x14c>)
 800180e:	2200      	movs	r2, #0
 8001810:	731a      	strb	r2, [r3, #12]
		g_usb_rx_debug.frame_completed 	 	= 1;
 8001812:	4b23      	ldr	r3, [pc, #140]	@ (80018a0 <USB_RXCallback+0x14c>)
 8001814:	2201      	movs	r2, #1
 8001816:	735a      	strb	r2, [r3, #13]
 8001818:	e016      	b.n	8001848 <USB_RXCallback+0xf4>
	}
	else if((msgLen + 10) < g_usb_rx_debug.expected_frame_len)
 800181a:	4b23      	ldr	r3, [pc, #140]	@ (80018a8 <USB_RXCallback+0x154>)
 800181c:	881b      	ldrh	r3, [r3, #0]
 800181e:	330a      	adds	r3, #10
 8001820:	4a1f      	ldr	r2, [pc, #124]	@ (80018a0 <USB_RXCallback+0x14c>)
 8001822:	8912      	ldrh	r2, [r2, #8]
 8001824:	b292      	uxth	r2, r2
 8001826:	4293      	cmp	r3, r2
 8001828:	da0e      	bge.n	8001848 <USB_RXCallback+0xf4>
	{
		g_usb_rx_debug.frame_completed 		= 0;
 800182a:	4b1d      	ldr	r3, [pc, #116]	@ (80018a0 <USB_RXCallback+0x14c>)
 800182c:	2200      	movs	r2, #0
 800182e:	735a      	strb	r2, [r3, #13]
		g_usb_rx_debug.rx_callback_count 	= 0;
 8001830:	4b1b      	ldr	r3, [pc, #108]	@ (80018a0 <USB_RXCallback+0x14c>)
 8001832:	2200      	movs	r2, #0
 8001834:	601a      	str	r2, [r3, #0]
		g_usb_rx_debug.expected_frame_len 	= 0;
 8001836:	4b1a      	ldr	r3, [pc, #104]	@ (80018a0 <USB_RXCallback+0x14c>)
 8001838:	2200      	movs	r2, #0
 800183a:	811a      	strh	r2, [r3, #8]
		g_usb_rx_debug.frame_in_progress    = 0;
 800183c:	4b18      	ldr	r3, [pc, #96]	@ (80018a0 <USB_RXCallback+0x14c>)
 800183e:	2200      	movs	r2, #0
 8001840:	731a      	strb	r2, [r3, #12]
		g_usb_rx_debug.last_rx_len			= 0;
 8001842:	4b17      	ldr	r3, [pc, #92]	@ (80018a0 <USB_RXCallback+0x14c>)
 8001844:	2200      	movs	r2, #0
 8001846:	815a      	strh	r2, [r3, #10]
	}

	if(g_usb_rx_debug.frame_completed)
 8001848:	4b15      	ldr	r3, [pc, #84]	@ (80018a0 <USB_RXCallback+0x14c>)
 800184a:	7b5b      	ldrb	r3, [r3, #13]
 800184c:	b2db      	uxtb	r3, r3
 800184e:	2b00      	cmp	r3, #0
 8001850:	d022      	beq.n	8001898 <USB_RXCallback+0x144>
	{
		memcpy(USB_Comm_Parameters.USB_rx_parameters.usbRxBuf,
			   g_usb_rx_debug.raw_bytes,
			   g_usb_rx_debug.total_received_bytes);
 8001852:	4b13      	ldr	r3, [pc, #76]	@ (80018a0 <USB_RXCallback+0x14c>)
 8001854:	685b      	ldr	r3, [r3, #4]
		memcpy(USB_Comm_Parameters.USB_rx_parameters.usbRxBuf,
 8001856:	461a      	mov	r2, r3
 8001858:	4912      	ldr	r1, [pc, #72]	@ (80018a4 <USB_RXCallback+0x150>)
 800185a:	4814      	ldr	r0, [pc, #80]	@ (80018ac <USB_RXCallback+0x158>)
 800185c:	f00b fa94 	bl	800cd88 <memcpy>

	    USB_Comm_Parameters.USB_rx_parameters.usbRxBufLen 	= g_usb_rx_debug.total_received_bytes;
 8001860:	4b0f      	ldr	r3, [pc, #60]	@ (80018a0 <USB_RXCallback+0x14c>)
 8001862:	685b      	ldr	r3, [r3, #4]
 8001864:	b29a      	uxth	r2, r3
 8001866:	4b12      	ldr	r3, [pc, #72]	@ (80018b0 <USB_RXCallback+0x15c>)
 8001868:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800186c:	f8a3 2aa2 	strh.w	r2, [r3, #2722]	@ 0xaa2
	    USB_Comm_Parameters.USB_rx_parameters.usbRxFlag 	= 1;
 8001870:	4b0f      	ldr	r3, [pc, #60]	@ (80018b0 <USB_RXCallback+0x15c>)
 8001872:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8001876:	2201      	movs	r2, #1
 8001878:	f883 2aa4 	strb.w	r2, [r3, #2724]	@ 0xaa4

		g_usb_rx_debug.frame_completed 		= 0;
 800187c:	4b08      	ldr	r3, [pc, #32]	@ (80018a0 <USB_RXCallback+0x14c>)
 800187e:	2200      	movs	r2, #0
 8001880:	735a      	strb	r2, [r3, #13]
		g_usb_rx_debug.rx_callback_count 	= 0;
 8001882:	4b07      	ldr	r3, [pc, #28]	@ (80018a0 <USB_RXCallback+0x14c>)
 8001884:	2200      	movs	r2, #0
 8001886:	601a      	str	r2, [r3, #0]
		g_usb_rx_debug.expected_frame_len 	= 0;
 8001888:	4b05      	ldr	r3, [pc, #20]	@ (80018a0 <USB_RXCallback+0x14c>)
 800188a:	2200      	movs	r2, #0
 800188c:	811a      	strh	r2, [r3, #8]
		g_usb_rx_debug.frame_in_progress    = 0;
 800188e:	4b04      	ldr	r3, [pc, #16]	@ (80018a0 <USB_RXCallback+0x14c>)
 8001890:	2200      	movs	r2, #0
 8001892:	731a      	strb	r2, [r3, #12]
 8001894:	e000      	b.n	8001898 <USB_RXCallback+0x144>
		return;
 8001896:	bf00      	nop
	}
}
 8001898:	3710      	adds	r7, #16
 800189a:	46bd      	mov	sp, r7
 800189c:	bd80      	pop	{r7, pc}
 800189e:	bf00      	nop
 80018a0:	20009dac 	.word	0x20009dac
 80018a4:	20009dbd 	.word	0x20009dbd
 80018a8:	2000a5c0 	.word	0x2000a5c0
 80018ac:	20007686 	.word	0x20007686
 80018b0:	20004f6c 	.word	0x20004f6c

080018b4 <USB_Transmit>:

uint8_t Calculate_Checksum(const uint8_t* buf, uint16_t len);


uint8_t USB_Transmit(uint8_t* Buf, uint16_t len)
{
 80018b4:	b580      	push	{r7, lr}
 80018b6:	b084      	sub	sp, #16
 80018b8:	af00      	add	r7, sp, #0
 80018ba:	6078      	str	r0, [r7, #4]
 80018bc:	460b      	mov	r3, r1
 80018be:	807b      	strh	r3, [r7, #2]
    uint8_t usb_transmit_status = CDC_Transmit_HS(Buf, len);
 80018c0:	887b      	ldrh	r3, [r7, #2]
 80018c2:	4619      	mov	r1, r3
 80018c4:	6878      	ldr	r0, [r7, #4]
 80018c6:	f002 f98f 	bl	8003be8 <CDC_Transmit_HS>
 80018ca:	4603      	mov	r3, r0
 80018cc:	73fb      	strb	r3, [r7, #15]
    return usb_transmit_status;
 80018ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80018d0:	4618      	mov	r0, r3
 80018d2:	3710      	adds	r7, #16
 80018d4:	46bd      	mov	sp, r7
 80018d6:	bd80      	pop	{r7, pc}

080018d8 <USB_Prepare_Transmit_Buffer>:

USBTxParameters_t* USB_Prepare_Transmit_Buffer(uint8_t packet_type, uint8_t command, uint8_t status_code, uint16_t data_len, uint8_t* data)
{
 80018d8:	b590      	push	{r4, r7, lr}
 80018da:	b085      	sub	sp, #20
 80018dc:	af00      	add	r7, sp, #0
 80018de:	4604      	mov	r4, r0
 80018e0:	4608      	mov	r0, r1
 80018e2:	4611      	mov	r1, r2
 80018e4:	461a      	mov	r2, r3
 80018e6:	4623      	mov	r3, r4
 80018e8:	71fb      	strb	r3, [r7, #7]
 80018ea:	4603      	mov	r3, r0
 80018ec:	71bb      	strb	r3, [r7, #6]
 80018ee:	460b      	mov	r3, r1
 80018f0:	717b      	strb	r3, [r7, #5]
 80018f2:	4613      	mov	r3, r2
 80018f4:	807b      	strh	r3, [r7, #2]
    static USBTxParameters_t txPacket;
    uint16_t index = 0;
 80018f6:	2300      	movs	r3, #0
 80018f8:	81fb      	strh	r3, [r7, #14]
    

    txPacket.usbTxBuf[index++] = USB_PACKET_HEADER_1;
 80018fa:	89fb      	ldrh	r3, [r7, #14]
 80018fc:	1c5a      	adds	r2, r3, #1
 80018fe:	81fa      	strh	r2, [r7, #14]
 8001900:	461a      	mov	r2, r3
 8001902:	4b36      	ldr	r3, [pc, #216]	@ (80019dc <USB_Prepare_Transmit_Buffer+0x104>)
 8001904:	21aa      	movs	r1, #170	@ 0xaa
 8001906:	5499      	strb	r1, [r3, r2]
    txPacket.usbTxBuf[index++] = USB_PACKET_HEADER_2;
 8001908:	89fb      	ldrh	r3, [r7, #14]
 800190a:	1c5a      	adds	r2, r3, #1
 800190c:	81fa      	strh	r2, [r7, #14]
 800190e:	461a      	mov	r2, r3
 8001910:	4b32      	ldr	r3, [pc, #200]	@ (80019dc <USB_Prepare_Transmit_Buffer+0x104>)
 8001912:	2155      	movs	r1, #85	@ 0x55
 8001914:	5499      	strb	r1, [r3, r2]
    txPacket.usbTxBuf[index++] = packet_type;
 8001916:	89fb      	ldrh	r3, [r7, #14]
 8001918:	1c5a      	adds	r2, r3, #1
 800191a:	81fa      	strh	r2, [r7, #14]
 800191c:	4619      	mov	r1, r3
 800191e:	4a2f      	ldr	r2, [pc, #188]	@ (80019dc <USB_Prepare_Transmit_Buffer+0x104>)
 8001920:	79fb      	ldrb	r3, [r7, #7]
 8001922:	5453      	strb	r3, [r2, r1]
    txPacket.usbTxBuf[index++] = command;
 8001924:	89fb      	ldrh	r3, [r7, #14]
 8001926:	1c5a      	adds	r2, r3, #1
 8001928:	81fa      	strh	r2, [r7, #14]
 800192a:	4619      	mov	r1, r3
 800192c:	4a2b      	ldr	r2, [pc, #172]	@ (80019dc <USB_Prepare_Transmit_Buffer+0x104>)
 800192e:	79bb      	ldrb	r3, [r7, #6]
 8001930:	5453      	strb	r3, [r2, r1]
    txPacket.usbTxBuf[index++] = status_code;       // flash için bir response'dir
 8001932:	89fb      	ldrh	r3, [r7, #14]
 8001934:	1c5a      	adds	r2, r3, #1
 8001936:	81fa      	strh	r2, [r7, #14]
 8001938:	4619      	mov	r1, r3
 800193a:	4a28      	ldr	r2, [pc, #160]	@ (80019dc <USB_Prepare_Transmit_Buffer+0x104>)
 800193c:	797b      	ldrb	r3, [r7, #5]
 800193e:	5453      	strb	r3, [r2, r1]
    txPacket.usbTxBuf[index++] = data_len >> 8;
 8001940:	887b      	ldrh	r3, [r7, #2]
 8001942:	0a1b      	lsrs	r3, r3, #8
 8001944:	b299      	uxth	r1, r3
 8001946:	89fb      	ldrh	r3, [r7, #14]
 8001948:	1c5a      	adds	r2, r3, #1
 800194a:	81fa      	strh	r2, [r7, #14]
 800194c:	461a      	mov	r2, r3
 800194e:	b2c9      	uxtb	r1, r1
 8001950:	4b22      	ldr	r3, [pc, #136]	@ (80019dc <USB_Prepare_Transmit_Buffer+0x104>)
 8001952:	5499      	strb	r1, [r3, r2]
    txPacket.usbTxBuf[index++] = data_len & 0xFF;
 8001954:	89fb      	ldrh	r3, [r7, #14]
 8001956:	1c5a      	adds	r2, r3, #1
 8001958:	81fa      	strh	r2, [r7, #14]
 800195a:	461a      	mov	r2, r3
 800195c:	887b      	ldrh	r3, [r7, #2]
 800195e:	b2d9      	uxtb	r1, r3
 8001960:	4b1e      	ldr	r3, [pc, #120]	@ (80019dc <USB_Prepare_Transmit_Buffer+0x104>)
 8001962:	5499      	strb	r1, [r3, r2]

    if (data != NULL && data_len > 0)
 8001964:	6a3b      	ldr	r3, [r7, #32]
 8001966:	2b00      	cmp	r3, #0
 8001968:	d00e      	beq.n	8001988 <USB_Prepare_Transmit_Buffer+0xb0>
 800196a:	887b      	ldrh	r3, [r7, #2]
 800196c:	2b00      	cmp	r3, #0
 800196e:	d00b      	beq.n	8001988 <USB_Prepare_Transmit_Buffer+0xb0>
    {
        memcpy(&txPacket.usbTxBuf[index], data, data_len);
 8001970:	89fb      	ldrh	r3, [r7, #14]
 8001972:	4a1a      	ldr	r2, [pc, #104]	@ (80019dc <USB_Prepare_Transmit_Buffer+0x104>)
 8001974:	4413      	add	r3, r2
 8001976:	887a      	ldrh	r2, [r7, #2]
 8001978:	6a39      	ldr	r1, [r7, #32]
 800197a:	4618      	mov	r0, r3
 800197c:	f00b fa04 	bl	800cd88 <memcpy>
        index += data_len;
 8001980:	89fa      	ldrh	r2, [r7, #14]
 8001982:	887b      	ldrh	r3, [r7, #2]
 8001984:	4413      	add	r3, r2
 8001986:	81fb      	strh	r3, [r7, #14]
        
    }
    
    uint8_t checksum = Calculate_Checksum(&txPacket.usbTxBuf[USB_INDEX_3_PACKET_TYPE], USB_CONSTANT_PACKET_VALUES_FOR_CHECKSUM + data_len);
 8001988:	887b      	ldrh	r3, [r7, #2]
 800198a:	3305      	adds	r3, #5
 800198c:	b29b      	uxth	r3, r3
 800198e:	4619      	mov	r1, r3
 8001990:	4813      	ldr	r0, [pc, #76]	@ (80019e0 <USB_Prepare_Transmit_Buffer+0x108>)
 8001992:	f000 f827 	bl	80019e4 <Calculate_Checksum>
 8001996:	4603      	mov	r3, r0
 8001998:	737b      	strb	r3, [r7, #13]
    txPacket.usbTxBuf[index++] = checksum;
 800199a:	89fb      	ldrh	r3, [r7, #14]
 800199c:	1c5a      	adds	r2, r3, #1
 800199e:	81fa      	strh	r2, [r7, #14]
 80019a0:	4619      	mov	r1, r3
 80019a2:	4a0e      	ldr	r2, [pc, #56]	@ (80019dc <USB_Prepare_Transmit_Buffer+0x104>)
 80019a4:	7b7b      	ldrb	r3, [r7, #13]
 80019a6:	5453      	strb	r3, [r2, r1]

    txPacket.usbTxBuf[index++] = USB_PACKET_FOOTER_1;
 80019a8:	89fb      	ldrh	r3, [r7, #14]
 80019aa:	1c5a      	adds	r2, r3, #1
 80019ac:	81fa      	strh	r2, [r7, #14]
 80019ae:	461a      	mov	r2, r3
 80019b0:	4b0a      	ldr	r3, [pc, #40]	@ (80019dc <USB_Prepare_Transmit_Buffer+0x104>)
 80019b2:	2155      	movs	r1, #85	@ 0x55
 80019b4:	5499      	strb	r1, [r3, r2]
    txPacket.usbTxBuf[index++] = USB_PACKET_FOOTER_2;
 80019b6:	89fb      	ldrh	r3, [r7, #14]
 80019b8:	1c5a      	adds	r2, r3, #1
 80019ba:	81fa      	strh	r2, [r7, #14]
 80019bc:	461a      	mov	r2, r3
 80019be:	4b07      	ldr	r3, [pc, #28]	@ (80019dc <USB_Prepare_Transmit_Buffer+0x104>)
 80019c0:	21aa      	movs	r1, #170	@ 0xaa
 80019c2:	5499      	strb	r1, [r3, r2]

    txPacket.usbTxBufLen = index;
 80019c4:	4b05      	ldr	r3, [pc, #20]	@ (80019dc <USB_Prepare_Transmit_Buffer+0x104>)
 80019c6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80019ca:	461a      	mov	r2, r3
 80019cc:	89fb      	ldrh	r3, [r7, #14]
 80019ce:	f8a2 3388 	strh.w	r3, [r2, #904]	@ 0x388

    return &txPacket;
 80019d2:	4b02      	ldr	r3, [pc, #8]	@ (80019dc <USB_Prepare_Transmit_Buffer+0x104>)
}
 80019d4:	4618      	mov	r0, r3
 80019d6:	3714      	adds	r7, #20
 80019d8:	46bd      	mov	sp, r7
 80019da:	bd90      	pop	{r4, r7, pc}
 80019dc:	2000a5c4 	.word	0x2000a5c4
 80019e0:	2000a5c6 	.word	0x2000a5c6

080019e4 <Calculate_Checksum>:

uint8_t Calculate_Checksum(const uint8_t* buf, uint16_t len)
{
 80019e4:	b480      	push	{r7}
 80019e6:	b085      	sub	sp, #20
 80019e8:	af00      	add	r7, sp, #0
 80019ea:	6078      	str	r0, [r7, #4]
 80019ec:	460b      	mov	r3, r1
 80019ee:	807b      	strh	r3, [r7, #2]
    uint8_t sum = 0;
 80019f0:	2300      	movs	r3, #0
 80019f2:	73fb      	strb	r3, [r7, #15]
    for (uint16_t i = 0; i < len; i++)
 80019f4:	2300      	movs	r3, #0
 80019f6:	81bb      	strh	r3, [r7, #12]
 80019f8:	e009      	b.n	8001a0e <Calculate_Checksum+0x2a>
    {
        sum ^= buf[i];
 80019fa:	89bb      	ldrh	r3, [r7, #12]
 80019fc:	687a      	ldr	r2, [r7, #4]
 80019fe:	4413      	add	r3, r2
 8001a00:	781a      	ldrb	r2, [r3, #0]
 8001a02:	7bfb      	ldrb	r3, [r7, #15]
 8001a04:	4053      	eors	r3, r2
 8001a06:	73fb      	strb	r3, [r7, #15]
    for (uint16_t i = 0; i < len; i++)
 8001a08:	89bb      	ldrh	r3, [r7, #12]
 8001a0a:	3301      	adds	r3, #1
 8001a0c:	81bb      	strh	r3, [r7, #12]
 8001a0e:	89ba      	ldrh	r2, [r7, #12]
 8001a10:	887b      	ldrh	r3, [r7, #2]
 8001a12:	429a      	cmp	r2, r3
 8001a14:	d3f1      	bcc.n	80019fa <Calculate_Checksum+0x16>
    }
    return sum;
 8001a16:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a18:	4618      	mov	r0, r3
 8001a1a:	3714      	adds	r7, #20
 8001a1c:	46bd      	mov	sp, r7
 8001a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a22:	4770      	bx	lr

08001a24 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8001a24:	b580      	push	{r7, lr}
 8001a26:	b084      	sub	sp, #16
 8001a28:	af00      	add	r7, sp, #0
 8001a2a:	6078      	str	r0, [r7, #4]
 8001a2c:	460b      	mov	r3, r1
 8001a2e:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8001a30:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8001a34:	f002 fd00 	bl	8004438 <USBD_static_malloc>
 8001a38:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8001a3a:	68fb      	ldr	r3, [r7, #12]
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	d109      	bne.n	8001a54 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	32b0      	adds	r2, #176	@ 0xb0
 8001a4a:	2100      	movs	r1, #0
 8001a4c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8001a50:	2302      	movs	r3, #2
 8001a52:	e0d4      	b.n	8001bfe <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8001a54:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 8001a58:	2100      	movs	r1, #0
 8001a5a:	68f8      	ldr	r0, [r7, #12]
 8001a5c:	f00b f968 	bl	800cd30 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	32b0      	adds	r2, #176	@ 0xb0
 8001a6a:	68f9      	ldr	r1, [r7, #12]
 8001a6c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	32b0      	adds	r2, #176	@ 0xb0
 8001a7a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	7c1b      	ldrb	r3, [r3, #16]
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d138      	bne.n	8001afe <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8001a8c:	4b5e      	ldr	r3, [pc, #376]	@ (8001c08 <USBD_CDC_Init+0x1e4>)
 8001a8e:	7819      	ldrb	r1, [r3, #0]
 8001a90:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001a94:	2202      	movs	r2, #2
 8001a96:	6878      	ldr	r0, [r7, #4]
 8001a98:	f002 fb5d 	bl	8004156 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8001a9c:	4b5a      	ldr	r3, [pc, #360]	@ (8001c08 <USBD_CDC_Init+0x1e4>)
 8001a9e:	781b      	ldrb	r3, [r3, #0]
 8001aa0:	f003 020f 	and.w	r2, r3, #15
 8001aa4:	6879      	ldr	r1, [r7, #4]
 8001aa6:	4613      	mov	r3, r2
 8001aa8:	009b      	lsls	r3, r3, #2
 8001aaa:	4413      	add	r3, r2
 8001aac:	009b      	lsls	r3, r3, #2
 8001aae:	440b      	add	r3, r1
 8001ab0:	3324      	adds	r3, #36	@ 0x24
 8001ab2:	2201      	movs	r2, #1
 8001ab4:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8001ab6:	4b55      	ldr	r3, [pc, #340]	@ (8001c0c <USBD_CDC_Init+0x1e8>)
 8001ab8:	7819      	ldrb	r1, [r3, #0]
 8001aba:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001abe:	2202      	movs	r2, #2
 8001ac0:	6878      	ldr	r0, [r7, #4]
 8001ac2:	f002 fb48 	bl	8004156 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8001ac6:	4b51      	ldr	r3, [pc, #324]	@ (8001c0c <USBD_CDC_Init+0x1e8>)
 8001ac8:	781b      	ldrb	r3, [r3, #0]
 8001aca:	f003 020f 	and.w	r2, r3, #15
 8001ace:	6879      	ldr	r1, [r7, #4]
 8001ad0:	4613      	mov	r3, r2
 8001ad2:	009b      	lsls	r3, r3, #2
 8001ad4:	4413      	add	r3, r2
 8001ad6:	009b      	lsls	r3, r3, #2
 8001ad8:	440b      	add	r3, r1
 8001ada:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8001ade:	2201      	movs	r2, #1
 8001ae0:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8001ae2:	4b4b      	ldr	r3, [pc, #300]	@ (8001c10 <USBD_CDC_Init+0x1ec>)
 8001ae4:	781b      	ldrb	r3, [r3, #0]
 8001ae6:	f003 020f 	and.w	r2, r3, #15
 8001aea:	6879      	ldr	r1, [r7, #4]
 8001aec:	4613      	mov	r3, r2
 8001aee:	009b      	lsls	r3, r3, #2
 8001af0:	4413      	add	r3, r2
 8001af2:	009b      	lsls	r3, r3, #2
 8001af4:	440b      	add	r3, r1
 8001af6:	3326      	adds	r3, #38	@ 0x26
 8001af8:	2210      	movs	r2, #16
 8001afa:	801a      	strh	r2, [r3, #0]
 8001afc:	e035      	b.n	8001b6a <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8001afe:	4b42      	ldr	r3, [pc, #264]	@ (8001c08 <USBD_CDC_Init+0x1e4>)
 8001b00:	7819      	ldrb	r1, [r3, #0]
 8001b02:	2340      	movs	r3, #64	@ 0x40
 8001b04:	2202      	movs	r2, #2
 8001b06:	6878      	ldr	r0, [r7, #4]
 8001b08:	f002 fb25 	bl	8004156 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8001b0c:	4b3e      	ldr	r3, [pc, #248]	@ (8001c08 <USBD_CDC_Init+0x1e4>)
 8001b0e:	781b      	ldrb	r3, [r3, #0]
 8001b10:	f003 020f 	and.w	r2, r3, #15
 8001b14:	6879      	ldr	r1, [r7, #4]
 8001b16:	4613      	mov	r3, r2
 8001b18:	009b      	lsls	r3, r3, #2
 8001b1a:	4413      	add	r3, r2
 8001b1c:	009b      	lsls	r3, r3, #2
 8001b1e:	440b      	add	r3, r1
 8001b20:	3324      	adds	r3, #36	@ 0x24
 8001b22:	2201      	movs	r2, #1
 8001b24:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8001b26:	4b39      	ldr	r3, [pc, #228]	@ (8001c0c <USBD_CDC_Init+0x1e8>)
 8001b28:	7819      	ldrb	r1, [r3, #0]
 8001b2a:	2340      	movs	r3, #64	@ 0x40
 8001b2c:	2202      	movs	r2, #2
 8001b2e:	6878      	ldr	r0, [r7, #4]
 8001b30:	f002 fb11 	bl	8004156 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8001b34:	4b35      	ldr	r3, [pc, #212]	@ (8001c0c <USBD_CDC_Init+0x1e8>)
 8001b36:	781b      	ldrb	r3, [r3, #0]
 8001b38:	f003 020f 	and.w	r2, r3, #15
 8001b3c:	6879      	ldr	r1, [r7, #4]
 8001b3e:	4613      	mov	r3, r2
 8001b40:	009b      	lsls	r3, r3, #2
 8001b42:	4413      	add	r3, r2
 8001b44:	009b      	lsls	r3, r3, #2
 8001b46:	440b      	add	r3, r1
 8001b48:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8001b4c:	2201      	movs	r2, #1
 8001b4e:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8001b50:	4b2f      	ldr	r3, [pc, #188]	@ (8001c10 <USBD_CDC_Init+0x1ec>)
 8001b52:	781b      	ldrb	r3, [r3, #0]
 8001b54:	f003 020f 	and.w	r2, r3, #15
 8001b58:	6879      	ldr	r1, [r7, #4]
 8001b5a:	4613      	mov	r3, r2
 8001b5c:	009b      	lsls	r3, r3, #2
 8001b5e:	4413      	add	r3, r2
 8001b60:	009b      	lsls	r3, r3, #2
 8001b62:	440b      	add	r3, r1
 8001b64:	3326      	adds	r3, #38	@ 0x26
 8001b66:	2210      	movs	r2, #16
 8001b68:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8001b6a:	4b29      	ldr	r3, [pc, #164]	@ (8001c10 <USBD_CDC_Init+0x1ec>)
 8001b6c:	7819      	ldrb	r1, [r3, #0]
 8001b6e:	2308      	movs	r3, #8
 8001b70:	2203      	movs	r2, #3
 8001b72:	6878      	ldr	r0, [r7, #4]
 8001b74:	f002 faef 	bl	8004156 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8001b78:	4b25      	ldr	r3, [pc, #148]	@ (8001c10 <USBD_CDC_Init+0x1ec>)
 8001b7a:	781b      	ldrb	r3, [r3, #0]
 8001b7c:	f003 020f 	and.w	r2, r3, #15
 8001b80:	6879      	ldr	r1, [r7, #4]
 8001b82:	4613      	mov	r3, r2
 8001b84:	009b      	lsls	r3, r3, #2
 8001b86:	4413      	add	r3, r2
 8001b88:	009b      	lsls	r3, r3, #2
 8001b8a:	440b      	add	r3, r1
 8001b8c:	3324      	adds	r3, #36	@ 0x24
 8001b8e:	2201      	movs	r2, #1
 8001b90:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 8001b92:	68fb      	ldr	r3, [r7, #12]
 8001b94:	2200      	movs	r2, #0
 8001b96:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8001ba0:	687a      	ldr	r2, [r7, #4]
 8001ba2:	33b0      	adds	r3, #176	@ 0xb0
 8001ba4:	009b      	lsls	r3, r3, #2
 8001ba6:	4413      	add	r3, r2
 8001ba8:	685b      	ldr	r3, [r3, #4]
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8001bae:	68fb      	ldr	r3, [r7, #12]
 8001bb0:	2200      	movs	r2, #0
 8001bb2:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 8001bb6:	68fb      	ldr	r3, [r7, #12]
 8001bb8:	2200      	movs	r2, #0
 8001bba:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 8001bbe:	68fb      	ldr	r3, [r7, #12]
 8001bc0:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d101      	bne.n	8001bcc <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 8001bc8:	2302      	movs	r3, #2
 8001bca:	e018      	b.n	8001bfe <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	7c1b      	ldrb	r3, [r3, #16]
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d10a      	bne.n	8001bea <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8001bd4:	4b0d      	ldr	r3, [pc, #52]	@ (8001c0c <USBD_CDC_Init+0x1e8>)
 8001bd6:	7819      	ldrb	r1, [r3, #0]
 8001bd8:	68fb      	ldr	r3, [r7, #12]
 8001bda:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8001bde:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001be2:	6878      	ldr	r0, [r7, #4]
 8001be4:	f002 fba6 	bl	8004334 <USBD_LL_PrepareReceive>
 8001be8:	e008      	b.n	8001bfc <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8001bea:	4b08      	ldr	r3, [pc, #32]	@ (8001c0c <USBD_CDC_Init+0x1e8>)
 8001bec:	7819      	ldrb	r1, [r3, #0]
 8001bee:	68fb      	ldr	r3, [r7, #12]
 8001bf0:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8001bf4:	2340      	movs	r3, #64	@ 0x40
 8001bf6:	6878      	ldr	r0, [r7, #4]
 8001bf8:	f002 fb9c 	bl	8004334 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8001bfc:	2300      	movs	r3, #0
}
 8001bfe:	4618      	mov	r0, r3
 8001c00:	3710      	adds	r7, #16
 8001c02:	46bd      	mov	sp, r7
 8001c04:	bd80      	pop	{r7, pc}
 8001c06:	bf00      	nop
 8001c08:	20000087 	.word	0x20000087
 8001c0c:	20000088 	.word	0x20000088
 8001c10:	20000089 	.word	0x20000089

08001c14 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8001c14:	b580      	push	{r7, lr}
 8001c16:	b082      	sub	sp, #8
 8001c18:	af00      	add	r7, sp, #0
 8001c1a:	6078      	str	r0, [r7, #4]
 8001c1c:	460b      	mov	r3, r1
 8001c1e:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8001c20:	4b3a      	ldr	r3, [pc, #232]	@ (8001d0c <USBD_CDC_DeInit+0xf8>)
 8001c22:	781b      	ldrb	r3, [r3, #0]
 8001c24:	4619      	mov	r1, r3
 8001c26:	6878      	ldr	r0, [r7, #4]
 8001c28:	f002 fabb 	bl	80041a2 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8001c2c:	4b37      	ldr	r3, [pc, #220]	@ (8001d0c <USBD_CDC_DeInit+0xf8>)
 8001c2e:	781b      	ldrb	r3, [r3, #0]
 8001c30:	f003 020f 	and.w	r2, r3, #15
 8001c34:	6879      	ldr	r1, [r7, #4]
 8001c36:	4613      	mov	r3, r2
 8001c38:	009b      	lsls	r3, r3, #2
 8001c3a:	4413      	add	r3, r2
 8001c3c:	009b      	lsls	r3, r3, #2
 8001c3e:	440b      	add	r3, r1
 8001c40:	3324      	adds	r3, #36	@ 0x24
 8001c42:	2200      	movs	r2, #0
 8001c44:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 8001c46:	4b32      	ldr	r3, [pc, #200]	@ (8001d10 <USBD_CDC_DeInit+0xfc>)
 8001c48:	781b      	ldrb	r3, [r3, #0]
 8001c4a:	4619      	mov	r1, r3
 8001c4c:	6878      	ldr	r0, [r7, #4]
 8001c4e:	f002 faa8 	bl	80041a2 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 8001c52:	4b2f      	ldr	r3, [pc, #188]	@ (8001d10 <USBD_CDC_DeInit+0xfc>)
 8001c54:	781b      	ldrb	r3, [r3, #0]
 8001c56:	f003 020f 	and.w	r2, r3, #15
 8001c5a:	6879      	ldr	r1, [r7, #4]
 8001c5c:	4613      	mov	r3, r2
 8001c5e:	009b      	lsls	r3, r3, #2
 8001c60:	4413      	add	r3, r2
 8001c62:	009b      	lsls	r3, r3, #2
 8001c64:	440b      	add	r3, r1
 8001c66:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8001c6a:	2200      	movs	r2, #0
 8001c6c:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 8001c6e:	4b29      	ldr	r3, [pc, #164]	@ (8001d14 <USBD_CDC_DeInit+0x100>)
 8001c70:	781b      	ldrb	r3, [r3, #0]
 8001c72:	4619      	mov	r1, r3
 8001c74:	6878      	ldr	r0, [r7, #4]
 8001c76:	f002 fa94 	bl	80041a2 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 8001c7a:	4b26      	ldr	r3, [pc, #152]	@ (8001d14 <USBD_CDC_DeInit+0x100>)
 8001c7c:	781b      	ldrb	r3, [r3, #0]
 8001c7e:	f003 020f 	and.w	r2, r3, #15
 8001c82:	6879      	ldr	r1, [r7, #4]
 8001c84:	4613      	mov	r3, r2
 8001c86:	009b      	lsls	r3, r3, #2
 8001c88:	4413      	add	r3, r2
 8001c8a:	009b      	lsls	r3, r3, #2
 8001c8c:	440b      	add	r3, r1
 8001c8e:	3324      	adds	r3, #36	@ 0x24
 8001c90:	2200      	movs	r2, #0
 8001c92:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 8001c94:	4b1f      	ldr	r3, [pc, #124]	@ (8001d14 <USBD_CDC_DeInit+0x100>)
 8001c96:	781b      	ldrb	r3, [r3, #0]
 8001c98:	f003 020f 	and.w	r2, r3, #15
 8001c9c:	6879      	ldr	r1, [r7, #4]
 8001c9e:	4613      	mov	r3, r2
 8001ca0:	009b      	lsls	r3, r3, #2
 8001ca2:	4413      	add	r3, r2
 8001ca4:	009b      	lsls	r3, r3, #2
 8001ca6:	440b      	add	r3, r1
 8001ca8:	3326      	adds	r3, #38	@ 0x26
 8001caa:	2200      	movs	r2, #0
 8001cac:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	32b0      	adds	r2, #176	@ 0xb0
 8001cb8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d01f      	beq.n	8001d00 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8001cc6:	687a      	ldr	r2, [r7, #4]
 8001cc8:	33b0      	adds	r3, #176	@ 0xb0
 8001cca:	009b      	lsls	r3, r3, #2
 8001ccc:	4413      	add	r3, r2
 8001cce:	685b      	ldr	r3, [r3, #4]
 8001cd0:	685b      	ldr	r3, [r3, #4]
 8001cd2:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	32b0      	adds	r2, #176	@ 0xb0
 8001cde:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001ce2:	4618      	mov	r0, r3
 8001ce4:	f002 fbb6 	bl	8004454 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	32b0      	adds	r2, #176	@ 0xb0
 8001cf2:	2100      	movs	r1, #0
 8001cf4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	2200      	movs	r2, #0
 8001cfc:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 8001d00:	2300      	movs	r3, #0
}
 8001d02:	4618      	mov	r0, r3
 8001d04:	3708      	adds	r7, #8
 8001d06:	46bd      	mov	sp, r7
 8001d08:	bd80      	pop	{r7, pc}
 8001d0a:	bf00      	nop
 8001d0c:	20000087 	.word	0x20000087
 8001d10:	20000088 	.word	0x20000088
 8001d14:	20000089 	.word	0x20000089

08001d18 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8001d18:	b580      	push	{r7, lr}
 8001d1a:	b086      	sub	sp, #24
 8001d1c:	af00      	add	r7, sp, #0
 8001d1e:	6078      	str	r0, [r7, #4]
 8001d20:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	32b0      	adds	r2, #176	@ 0xb0
 8001d2c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001d30:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8001d32:	2300      	movs	r3, #0
 8001d34:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8001d36:	2300      	movs	r3, #0
 8001d38:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8001d3a:	2300      	movs	r3, #0
 8001d3c:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8001d3e:	693b      	ldr	r3, [r7, #16]
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d101      	bne.n	8001d48 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8001d44:	2303      	movs	r3, #3
 8001d46:	e0bf      	b.n	8001ec8 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8001d48:	683b      	ldr	r3, [r7, #0]
 8001d4a:	781b      	ldrb	r3, [r3, #0]
 8001d4c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d050      	beq.n	8001df6 <USBD_CDC_Setup+0xde>
 8001d54:	2b20      	cmp	r3, #32
 8001d56:	f040 80af 	bne.w	8001eb8 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8001d5a:	683b      	ldr	r3, [r7, #0]
 8001d5c:	88db      	ldrh	r3, [r3, #6]
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d03a      	beq.n	8001dd8 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8001d62:	683b      	ldr	r3, [r7, #0]
 8001d64:	781b      	ldrb	r3, [r3, #0]
 8001d66:	b25b      	sxtb	r3, r3
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	da1b      	bge.n	8001da4 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8001d72:	687a      	ldr	r2, [r7, #4]
 8001d74:	33b0      	adds	r3, #176	@ 0xb0
 8001d76:	009b      	lsls	r3, r3, #2
 8001d78:	4413      	add	r3, r2
 8001d7a:	685b      	ldr	r3, [r3, #4]
 8001d7c:	689b      	ldr	r3, [r3, #8]
 8001d7e:	683a      	ldr	r2, [r7, #0]
 8001d80:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 8001d82:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8001d84:	683a      	ldr	r2, [r7, #0]
 8001d86:	88d2      	ldrh	r2, [r2, #6]
 8001d88:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8001d8a:	683b      	ldr	r3, [r7, #0]
 8001d8c:	88db      	ldrh	r3, [r3, #6]
 8001d8e:	2b07      	cmp	r3, #7
 8001d90:	bf28      	it	cs
 8001d92:	2307      	movcs	r3, #7
 8001d94:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8001d96:	693b      	ldr	r3, [r7, #16]
 8001d98:	89fa      	ldrh	r2, [r7, #14]
 8001d9a:	4619      	mov	r1, r3
 8001d9c:	6878      	ldr	r0, [r7, #4]
 8001d9e:	f001 fde1 	bl	8003964 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 8001da2:	e090      	b.n	8001ec6 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8001da4:	683b      	ldr	r3, [r7, #0]
 8001da6:	785a      	ldrb	r2, [r3, #1]
 8001da8:	693b      	ldr	r3, [r7, #16]
 8001daa:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 8001dae:	683b      	ldr	r3, [r7, #0]
 8001db0:	88db      	ldrh	r3, [r3, #6]
 8001db2:	2b3f      	cmp	r3, #63	@ 0x3f
 8001db4:	d803      	bhi.n	8001dbe <USBD_CDC_Setup+0xa6>
 8001db6:	683b      	ldr	r3, [r7, #0]
 8001db8:	88db      	ldrh	r3, [r3, #6]
 8001dba:	b2da      	uxtb	r2, r3
 8001dbc:	e000      	b.n	8001dc0 <USBD_CDC_Setup+0xa8>
 8001dbe:	2240      	movs	r2, #64	@ 0x40
 8001dc0:	693b      	ldr	r3, [r7, #16]
 8001dc2:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 8001dc6:	6939      	ldr	r1, [r7, #16]
 8001dc8:	693b      	ldr	r3, [r7, #16]
 8001dca:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 8001dce:	461a      	mov	r2, r3
 8001dd0:	6878      	ldr	r0, [r7, #4]
 8001dd2:	f001 fdf3 	bl	80039bc <USBD_CtlPrepareRx>
      break;
 8001dd6:	e076      	b.n	8001ec6 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8001dde:	687a      	ldr	r2, [r7, #4]
 8001de0:	33b0      	adds	r3, #176	@ 0xb0
 8001de2:	009b      	lsls	r3, r3, #2
 8001de4:	4413      	add	r3, r2
 8001de6:	685b      	ldr	r3, [r3, #4]
 8001de8:	689b      	ldr	r3, [r3, #8]
 8001dea:	683a      	ldr	r2, [r7, #0]
 8001dec:	7850      	ldrb	r0, [r2, #1]
 8001dee:	2200      	movs	r2, #0
 8001df0:	6839      	ldr	r1, [r7, #0]
 8001df2:	4798      	blx	r3
      break;
 8001df4:	e067      	b.n	8001ec6 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8001df6:	683b      	ldr	r3, [r7, #0]
 8001df8:	785b      	ldrb	r3, [r3, #1]
 8001dfa:	2b0b      	cmp	r3, #11
 8001dfc:	d851      	bhi.n	8001ea2 <USBD_CDC_Setup+0x18a>
 8001dfe:	a201      	add	r2, pc, #4	@ (adr r2, 8001e04 <USBD_CDC_Setup+0xec>)
 8001e00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e04:	08001e35 	.word	0x08001e35
 8001e08:	08001eb1 	.word	0x08001eb1
 8001e0c:	08001ea3 	.word	0x08001ea3
 8001e10:	08001ea3 	.word	0x08001ea3
 8001e14:	08001ea3 	.word	0x08001ea3
 8001e18:	08001ea3 	.word	0x08001ea3
 8001e1c:	08001ea3 	.word	0x08001ea3
 8001e20:	08001ea3 	.word	0x08001ea3
 8001e24:	08001ea3 	.word	0x08001ea3
 8001e28:	08001ea3 	.word	0x08001ea3
 8001e2c:	08001e5f 	.word	0x08001e5f
 8001e30:	08001e89 	.word	0x08001e89
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8001e3a:	b2db      	uxtb	r3, r3
 8001e3c:	2b03      	cmp	r3, #3
 8001e3e:	d107      	bne.n	8001e50 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8001e40:	f107 030a 	add.w	r3, r7, #10
 8001e44:	2202      	movs	r2, #2
 8001e46:	4619      	mov	r1, r3
 8001e48:	6878      	ldr	r0, [r7, #4]
 8001e4a:	f001 fd8b 	bl	8003964 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8001e4e:	e032      	b.n	8001eb6 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8001e50:	6839      	ldr	r1, [r7, #0]
 8001e52:	6878      	ldr	r0, [r7, #4]
 8001e54:	f001 fd09 	bl	800386a <USBD_CtlError>
            ret = USBD_FAIL;
 8001e58:	2303      	movs	r3, #3
 8001e5a:	75fb      	strb	r3, [r7, #23]
          break;
 8001e5c:	e02b      	b.n	8001eb6 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8001e64:	b2db      	uxtb	r3, r3
 8001e66:	2b03      	cmp	r3, #3
 8001e68:	d107      	bne.n	8001e7a <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8001e6a:	f107 030d 	add.w	r3, r7, #13
 8001e6e:	2201      	movs	r2, #1
 8001e70:	4619      	mov	r1, r3
 8001e72:	6878      	ldr	r0, [r7, #4]
 8001e74:	f001 fd76 	bl	8003964 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8001e78:	e01d      	b.n	8001eb6 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8001e7a:	6839      	ldr	r1, [r7, #0]
 8001e7c:	6878      	ldr	r0, [r7, #4]
 8001e7e:	f001 fcf4 	bl	800386a <USBD_CtlError>
            ret = USBD_FAIL;
 8001e82:	2303      	movs	r3, #3
 8001e84:	75fb      	strb	r3, [r7, #23]
          break;
 8001e86:	e016      	b.n	8001eb6 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8001e8e:	b2db      	uxtb	r3, r3
 8001e90:	2b03      	cmp	r3, #3
 8001e92:	d00f      	beq.n	8001eb4 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8001e94:	6839      	ldr	r1, [r7, #0]
 8001e96:	6878      	ldr	r0, [r7, #4]
 8001e98:	f001 fce7 	bl	800386a <USBD_CtlError>
            ret = USBD_FAIL;
 8001e9c:	2303      	movs	r3, #3
 8001e9e:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8001ea0:	e008      	b.n	8001eb4 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8001ea2:	6839      	ldr	r1, [r7, #0]
 8001ea4:	6878      	ldr	r0, [r7, #4]
 8001ea6:	f001 fce0 	bl	800386a <USBD_CtlError>
          ret = USBD_FAIL;
 8001eaa:	2303      	movs	r3, #3
 8001eac:	75fb      	strb	r3, [r7, #23]
          break;
 8001eae:	e002      	b.n	8001eb6 <USBD_CDC_Setup+0x19e>
          break;
 8001eb0:	bf00      	nop
 8001eb2:	e008      	b.n	8001ec6 <USBD_CDC_Setup+0x1ae>
          break;
 8001eb4:	bf00      	nop
      }
      break;
 8001eb6:	e006      	b.n	8001ec6 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 8001eb8:	6839      	ldr	r1, [r7, #0]
 8001eba:	6878      	ldr	r0, [r7, #4]
 8001ebc:	f001 fcd5 	bl	800386a <USBD_CtlError>
      ret = USBD_FAIL;
 8001ec0:	2303      	movs	r3, #3
 8001ec2:	75fb      	strb	r3, [r7, #23]
      break;
 8001ec4:	bf00      	nop
  }

  return (uint8_t)ret;
 8001ec6:	7dfb      	ldrb	r3, [r7, #23]
}
 8001ec8:	4618      	mov	r0, r3
 8001eca:	3718      	adds	r7, #24
 8001ecc:	46bd      	mov	sp, r7
 8001ece:	bd80      	pop	{r7, pc}

08001ed0 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8001ed0:	b580      	push	{r7, lr}
 8001ed2:	b084      	sub	sp, #16
 8001ed4:	af00      	add	r7, sp, #0
 8001ed6:	6078      	str	r0, [r7, #4]
 8001ed8:	460b      	mov	r3, r1
 8001eda:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8001ee2:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	32b0      	adds	r2, #176	@ 0xb0
 8001eee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d101      	bne.n	8001efa <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 8001ef6:	2303      	movs	r3, #3
 8001ef8:	e065      	b.n	8001fc6 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	32b0      	adds	r2, #176	@ 0xb0
 8001f04:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001f08:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8001f0a:	78fb      	ldrb	r3, [r7, #3]
 8001f0c:	f003 020f 	and.w	r2, r3, #15
 8001f10:	6879      	ldr	r1, [r7, #4]
 8001f12:	4613      	mov	r3, r2
 8001f14:	009b      	lsls	r3, r3, #2
 8001f16:	4413      	add	r3, r2
 8001f18:	009b      	lsls	r3, r3, #2
 8001f1a:	440b      	add	r3, r1
 8001f1c:	3318      	adds	r3, #24
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d02f      	beq.n	8001f84 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8001f24:	78fb      	ldrb	r3, [r7, #3]
 8001f26:	f003 020f 	and.w	r2, r3, #15
 8001f2a:	6879      	ldr	r1, [r7, #4]
 8001f2c:	4613      	mov	r3, r2
 8001f2e:	009b      	lsls	r3, r3, #2
 8001f30:	4413      	add	r3, r2
 8001f32:	009b      	lsls	r3, r3, #2
 8001f34:	440b      	add	r3, r1
 8001f36:	3318      	adds	r3, #24
 8001f38:	681a      	ldr	r2, [r3, #0]
 8001f3a:	78fb      	ldrb	r3, [r7, #3]
 8001f3c:	f003 010f 	and.w	r1, r3, #15
 8001f40:	68f8      	ldr	r0, [r7, #12]
 8001f42:	460b      	mov	r3, r1
 8001f44:	00db      	lsls	r3, r3, #3
 8001f46:	440b      	add	r3, r1
 8001f48:	009b      	lsls	r3, r3, #2
 8001f4a:	4403      	add	r3, r0
 8001f4c:	331c      	adds	r3, #28
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	fbb2 f1f3 	udiv	r1, r2, r3
 8001f54:	fb01 f303 	mul.w	r3, r1, r3
 8001f58:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d112      	bne.n	8001f84 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 8001f5e:	78fb      	ldrb	r3, [r7, #3]
 8001f60:	f003 020f 	and.w	r2, r3, #15
 8001f64:	6879      	ldr	r1, [r7, #4]
 8001f66:	4613      	mov	r3, r2
 8001f68:	009b      	lsls	r3, r3, #2
 8001f6a:	4413      	add	r3, r2
 8001f6c:	009b      	lsls	r3, r3, #2
 8001f6e:	440b      	add	r3, r1
 8001f70:	3318      	adds	r3, #24
 8001f72:	2200      	movs	r2, #0
 8001f74:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8001f76:	78f9      	ldrb	r1, [r7, #3]
 8001f78:	2300      	movs	r3, #0
 8001f7a:	2200      	movs	r2, #0
 8001f7c:	6878      	ldr	r0, [r7, #4]
 8001f7e:	f002 f9b8 	bl	80042f2 <USBD_LL_Transmit>
 8001f82:	e01f      	b.n	8001fc4 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8001f84:	68bb      	ldr	r3, [r7, #8]
 8001f86:	2200      	movs	r2, #0
 8001f88:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8001f92:	687a      	ldr	r2, [r7, #4]
 8001f94:	33b0      	adds	r3, #176	@ 0xb0
 8001f96:	009b      	lsls	r3, r3, #2
 8001f98:	4413      	add	r3, r2
 8001f9a:	685b      	ldr	r3, [r3, #4]
 8001f9c:	691b      	ldr	r3, [r3, #16]
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d010      	beq.n	8001fc4 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8001fa8:	687a      	ldr	r2, [r7, #4]
 8001faa:	33b0      	adds	r3, #176	@ 0xb0
 8001fac:	009b      	lsls	r3, r3, #2
 8001fae:	4413      	add	r3, r2
 8001fb0:	685b      	ldr	r3, [r3, #4]
 8001fb2:	691b      	ldr	r3, [r3, #16]
 8001fb4:	68ba      	ldr	r2, [r7, #8]
 8001fb6:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 8001fba:	68ba      	ldr	r2, [r7, #8]
 8001fbc:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 8001fc0:	78fa      	ldrb	r2, [r7, #3]
 8001fc2:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8001fc4:	2300      	movs	r3, #0
}
 8001fc6:	4618      	mov	r0, r3
 8001fc8:	3710      	adds	r7, #16
 8001fca:	46bd      	mov	sp, r7
 8001fcc:	bd80      	pop	{r7, pc}

08001fce <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8001fce:	b580      	push	{r7, lr}
 8001fd0:	b084      	sub	sp, #16
 8001fd2:	af00      	add	r7, sp, #0
 8001fd4:	6078      	str	r0, [r7, #4]
 8001fd6:	460b      	mov	r3, r1
 8001fd8:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	32b0      	adds	r2, #176	@ 0xb0
 8001fe4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001fe8:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	32b0      	adds	r2, #176	@ 0xb0
 8001ff4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d101      	bne.n	8002000 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8001ffc:	2303      	movs	r3, #3
 8001ffe:	e01a      	b.n	8002036 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8002000:	78fb      	ldrb	r3, [r7, #3]
 8002002:	4619      	mov	r1, r3
 8002004:	6878      	ldr	r0, [r7, #4]
 8002006:	f002 f9b6 	bl	8004376 <USBD_LL_GetRxDataSize>
 800200a:	4602      	mov	r2, r0
 800200c:	68fb      	ldr	r3, [r7, #12]
 800200e:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8002018:	687a      	ldr	r2, [r7, #4]
 800201a:	33b0      	adds	r3, #176	@ 0xb0
 800201c:	009b      	lsls	r3, r3, #2
 800201e:	4413      	add	r3, r2
 8002020:	685b      	ldr	r3, [r3, #4]
 8002022:	68db      	ldr	r3, [r3, #12]
 8002024:	68fa      	ldr	r2, [r7, #12]
 8002026:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 800202a:	68fa      	ldr	r2, [r7, #12]
 800202c:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8002030:	4611      	mov	r1, r2
 8002032:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8002034:	2300      	movs	r3, #0
}
 8002036:	4618      	mov	r0, r3
 8002038:	3710      	adds	r7, #16
 800203a:	46bd      	mov	sp, r7
 800203c:	bd80      	pop	{r7, pc}

0800203e <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800203e:	b580      	push	{r7, lr}
 8002040:	b084      	sub	sp, #16
 8002042:	af00      	add	r7, sp, #0
 8002044:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	32b0      	adds	r2, #176	@ 0xb0
 8002050:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002054:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8002056:	68fb      	ldr	r3, [r7, #12]
 8002058:	2b00      	cmp	r3, #0
 800205a:	d101      	bne.n	8002060 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800205c:	2303      	movs	r3, #3
 800205e:	e024      	b.n	80020aa <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8002066:	687a      	ldr	r2, [r7, #4]
 8002068:	33b0      	adds	r3, #176	@ 0xb0
 800206a:	009b      	lsls	r3, r3, #2
 800206c:	4413      	add	r3, r2
 800206e:	685b      	ldr	r3, [r3, #4]
 8002070:	2b00      	cmp	r3, #0
 8002072:	d019      	beq.n	80020a8 <USBD_CDC_EP0_RxReady+0x6a>
 8002074:	68fb      	ldr	r3, [r7, #12]
 8002076:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800207a:	2bff      	cmp	r3, #255	@ 0xff
 800207c:	d014      	beq.n	80020a8 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8002084:	687a      	ldr	r2, [r7, #4]
 8002086:	33b0      	adds	r3, #176	@ 0xb0
 8002088:	009b      	lsls	r3, r3, #2
 800208a:	4413      	add	r3, r2
 800208c:	685b      	ldr	r3, [r3, #4]
 800208e:	689b      	ldr	r3, [r3, #8]
 8002090:	68fa      	ldr	r2, [r7, #12]
 8002092:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 8002096:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8002098:	68fa      	ldr	r2, [r7, #12]
 800209a:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800209e:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 80020a0:	68fb      	ldr	r3, [r7, #12]
 80020a2:	22ff      	movs	r2, #255	@ 0xff
 80020a4:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 80020a8:	2300      	movs	r3, #0
}
 80020aa:	4618      	mov	r0, r3
 80020ac:	3710      	adds	r7, #16
 80020ae:	46bd      	mov	sp, r7
 80020b0:	bd80      	pop	{r7, pc}
	...

080020b4 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 80020b4:	b580      	push	{r7, lr}
 80020b6:	b086      	sub	sp, #24
 80020b8:	af00      	add	r7, sp, #0
 80020ba:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80020bc:	2182      	movs	r1, #130	@ 0x82
 80020be:	4818      	ldr	r0, [pc, #96]	@ (8002120 <USBD_CDC_GetFSCfgDesc+0x6c>)
 80020c0:	f000 fd72 	bl	8002ba8 <USBD_GetEpDesc>
 80020c4:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80020c6:	2101      	movs	r1, #1
 80020c8:	4815      	ldr	r0, [pc, #84]	@ (8002120 <USBD_CDC_GetFSCfgDesc+0x6c>)
 80020ca:	f000 fd6d 	bl	8002ba8 <USBD_GetEpDesc>
 80020ce:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80020d0:	2181      	movs	r1, #129	@ 0x81
 80020d2:	4813      	ldr	r0, [pc, #76]	@ (8002120 <USBD_CDC_GetFSCfgDesc+0x6c>)
 80020d4:	f000 fd68 	bl	8002ba8 <USBD_GetEpDesc>
 80020d8:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 80020da:	697b      	ldr	r3, [r7, #20]
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d002      	beq.n	80020e6 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 80020e0:	697b      	ldr	r3, [r7, #20]
 80020e2:	2210      	movs	r2, #16
 80020e4:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80020e6:	693b      	ldr	r3, [r7, #16]
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d006      	beq.n	80020fa <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80020ec:	693b      	ldr	r3, [r7, #16]
 80020ee:	2200      	movs	r2, #0
 80020f0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80020f4:	711a      	strb	r2, [r3, #4]
 80020f6:	2200      	movs	r2, #0
 80020f8:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80020fa:	68fb      	ldr	r3, [r7, #12]
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d006      	beq.n	800210e <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8002100:	68fb      	ldr	r3, [r7, #12]
 8002102:	2200      	movs	r2, #0
 8002104:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002108:	711a      	strb	r2, [r3, #4]
 800210a:	2200      	movs	r2, #0
 800210c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	2243      	movs	r2, #67	@ 0x43
 8002112:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8002114:	4b02      	ldr	r3, [pc, #8]	@ (8002120 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 8002116:	4618      	mov	r0, r3
 8002118:	3718      	adds	r7, #24
 800211a:	46bd      	mov	sp, r7
 800211c:	bd80      	pop	{r7, pc}
 800211e:	bf00      	nop
 8002120:	20000044 	.word	0x20000044

08002124 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8002124:	b580      	push	{r7, lr}
 8002126:	b086      	sub	sp, #24
 8002128:	af00      	add	r7, sp, #0
 800212a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800212c:	2182      	movs	r1, #130	@ 0x82
 800212e:	4818      	ldr	r0, [pc, #96]	@ (8002190 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8002130:	f000 fd3a 	bl	8002ba8 <USBD_GetEpDesc>
 8002134:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8002136:	2101      	movs	r1, #1
 8002138:	4815      	ldr	r0, [pc, #84]	@ (8002190 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800213a:	f000 fd35 	bl	8002ba8 <USBD_GetEpDesc>
 800213e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8002140:	2181      	movs	r1, #129	@ 0x81
 8002142:	4813      	ldr	r0, [pc, #76]	@ (8002190 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8002144:	f000 fd30 	bl	8002ba8 <USBD_GetEpDesc>
 8002148:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800214a:	697b      	ldr	r3, [r7, #20]
 800214c:	2b00      	cmp	r3, #0
 800214e:	d002      	beq.n	8002156 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8002150:	697b      	ldr	r3, [r7, #20]
 8002152:	2210      	movs	r2, #16
 8002154:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8002156:	693b      	ldr	r3, [r7, #16]
 8002158:	2b00      	cmp	r3, #0
 800215a:	d006      	beq.n	800216a <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800215c:	693b      	ldr	r3, [r7, #16]
 800215e:	2200      	movs	r2, #0
 8002160:	711a      	strb	r2, [r3, #4]
 8002162:	2200      	movs	r2, #0
 8002164:	f042 0202 	orr.w	r2, r2, #2
 8002168:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800216a:	68fb      	ldr	r3, [r7, #12]
 800216c:	2b00      	cmp	r3, #0
 800216e:	d006      	beq.n	800217e <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8002170:	68fb      	ldr	r3, [r7, #12]
 8002172:	2200      	movs	r2, #0
 8002174:	711a      	strb	r2, [r3, #4]
 8002176:	2200      	movs	r2, #0
 8002178:	f042 0202 	orr.w	r2, r2, #2
 800217c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	2243      	movs	r2, #67	@ 0x43
 8002182:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8002184:	4b02      	ldr	r3, [pc, #8]	@ (8002190 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 8002186:	4618      	mov	r0, r3
 8002188:	3718      	adds	r7, #24
 800218a:	46bd      	mov	sp, r7
 800218c:	bd80      	pop	{r7, pc}
 800218e:	bf00      	nop
 8002190:	20000044 	.word	0x20000044

08002194 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8002194:	b580      	push	{r7, lr}
 8002196:	b086      	sub	sp, #24
 8002198:	af00      	add	r7, sp, #0
 800219a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800219c:	2182      	movs	r1, #130	@ 0x82
 800219e:	4818      	ldr	r0, [pc, #96]	@ (8002200 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80021a0:	f000 fd02 	bl	8002ba8 <USBD_GetEpDesc>
 80021a4:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80021a6:	2101      	movs	r1, #1
 80021a8:	4815      	ldr	r0, [pc, #84]	@ (8002200 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80021aa:	f000 fcfd 	bl	8002ba8 <USBD_GetEpDesc>
 80021ae:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80021b0:	2181      	movs	r1, #129	@ 0x81
 80021b2:	4813      	ldr	r0, [pc, #76]	@ (8002200 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80021b4:	f000 fcf8 	bl	8002ba8 <USBD_GetEpDesc>
 80021b8:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 80021ba:	697b      	ldr	r3, [r7, #20]
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d002      	beq.n	80021c6 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 80021c0:	697b      	ldr	r3, [r7, #20]
 80021c2:	2210      	movs	r2, #16
 80021c4:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80021c6:	693b      	ldr	r3, [r7, #16]
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d006      	beq.n	80021da <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80021cc:	693b      	ldr	r3, [r7, #16]
 80021ce:	2200      	movs	r2, #0
 80021d0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80021d4:	711a      	strb	r2, [r3, #4]
 80021d6:	2200      	movs	r2, #0
 80021d8:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80021da:	68fb      	ldr	r3, [r7, #12]
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d006      	beq.n	80021ee <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	2200      	movs	r2, #0
 80021e4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80021e8:	711a      	strb	r2, [r3, #4]
 80021ea:	2200      	movs	r2, #0
 80021ec:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	2243      	movs	r2, #67	@ 0x43
 80021f2:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 80021f4:	4b02      	ldr	r3, [pc, #8]	@ (8002200 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 80021f6:	4618      	mov	r0, r3
 80021f8:	3718      	adds	r7, #24
 80021fa:	46bd      	mov	sp, r7
 80021fc:	bd80      	pop	{r7, pc}
 80021fe:	bf00      	nop
 8002200:	20000044 	.word	0x20000044

08002204 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8002204:	b480      	push	{r7}
 8002206:	b083      	sub	sp, #12
 8002208:	af00      	add	r7, sp, #0
 800220a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	220a      	movs	r2, #10
 8002210:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8002212:	4b03      	ldr	r3, [pc, #12]	@ (8002220 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8002214:	4618      	mov	r0, r3
 8002216:	370c      	adds	r7, #12
 8002218:	46bd      	mov	sp, r7
 800221a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800221e:	4770      	bx	lr
 8002220:	20000000 	.word	0x20000000

08002224 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8002224:	b480      	push	{r7}
 8002226:	b083      	sub	sp, #12
 8002228:	af00      	add	r7, sp, #0
 800222a:	6078      	str	r0, [r7, #4]
 800222c:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800222e:	683b      	ldr	r3, [r7, #0]
 8002230:	2b00      	cmp	r3, #0
 8002232:	d101      	bne.n	8002238 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8002234:	2303      	movs	r3, #3
 8002236:	e009      	b.n	800224c <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800223e:	687a      	ldr	r2, [r7, #4]
 8002240:	33b0      	adds	r3, #176	@ 0xb0
 8002242:	009b      	lsls	r3, r3, #2
 8002244:	4413      	add	r3, r2
 8002246:	683a      	ldr	r2, [r7, #0]
 8002248:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 800224a:	2300      	movs	r3, #0
}
 800224c:	4618      	mov	r0, r3
 800224e:	370c      	adds	r7, #12
 8002250:	46bd      	mov	sp, r7
 8002252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002256:	4770      	bx	lr

08002258 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8002258:	b480      	push	{r7}
 800225a:	b087      	sub	sp, #28
 800225c:	af00      	add	r7, sp, #0
 800225e:	60f8      	str	r0, [r7, #12]
 8002260:	60b9      	str	r1, [r7, #8]
 8002262:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800226a:	68fb      	ldr	r3, [r7, #12]
 800226c:	32b0      	adds	r2, #176	@ 0xb0
 800226e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002272:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8002274:	697b      	ldr	r3, [r7, #20]
 8002276:	2b00      	cmp	r3, #0
 8002278:	d101      	bne.n	800227e <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800227a:	2303      	movs	r3, #3
 800227c:	e008      	b.n	8002290 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 800227e:	697b      	ldr	r3, [r7, #20]
 8002280:	68ba      	ldr	r2, [r7, #8]
 8002282:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8002286:	697b      	ldr	r3, [r7, #20]
 8002288:	687a      	ldr	r2, [r7, #4]
 800228a:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 800228e:	2300      	movs	r3, #0
}
 8002290:	4618      	mov	r0, r3
 8002292:	371c      	adds	r7, #28
 8002294:	46bd      	mov	sp, r7
 8002296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800229a:	4770      	bx	lr

0800229c <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800229c:	b480      	push	{r7}
 800229e:	b085      	sub	sp, #20
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	6078      	str	r0, [r7, #4]
 80022a4:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	32b0      	adds	r2, #176	@ 0xb0
 80022b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80022b4:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d101      	bne.n	80022c0 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 80022bc:	2303      	movs	r3, #3
 80022be:	e004      	b.n	80022ca <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	683a      	ldr	r2, [r7, #0]
 80022c4:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 80022c8:	2300      	movs	r3, #0
}
 80022ca:	4618      	mov	r0, r3
 80022cc:	3714      	adds	r7, #20
 80022ce:	46bd      	mov	sp, r7
 80022d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d4:	4770      	bx	lr
	...

080022d8 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 80022d8:	b580      	push	{r7, lr}
 80022da:	b084      	sub	sp, #16
 80022dc:	af00      	add	r7, sp, #0
 80022de:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	32b0      	adds	r2, #176	@ 0xb0
 80022ea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80022ee:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 80022f0:	2301      	movs	r3, #1
 80022f2:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 80022f4:	68bb      	ldr	r3, [r7, #8]
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d101      	bne.n	80022fe <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 80022fa:	2303      	movs	r3, #3
 80022fc:	e025      	b.n	800234a <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 80022fe:	68bb      	ldr	r3, [r7, #8]
 8002300:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8002304:	2b00      	cmp	r3, #0
 8002306:	d11f      	bne.n	8002348 <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8002308:	68bb      	ldr	r3, [r7, #8]
 800230a:	2201      	movs	r2, #1
 800230c:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 8002310:	4b10      	ldr	r3, [pc, #64]	@ (8002354 <USBD_CDC_TransmitPacket+0x7c>)
 8002312:	781b      	ldrb	r3, [r3, #0]
 8002314:	f003 020f 	and.w	r2, r3, #15
 8002318:	68bb      	ldr	r3, [r7, #8]
 800231a:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 800231e:	6878      	ldr	r0, [r7, #4]
 8002320:	4613      	mov	r3, r2
 8002322:	009b      	lsls	r3, r3, #2
 8002324:	4413      	add	r3, r2
 8002326:	009b      	lsls	r3, r3, #2
 8002328:	4403      	add	r3, r0
 800232a:	3318      	adds	r3, #24
 800232c:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 800232e:	4b09      	ldr	r3, [pc, #36]	@ (8002354 <USBD_CDC_TransmitPacket+0x7c>)
 8002330:	7819      	ldrb	r1, [r3, #0]
 8002332:	68bb      	ldr	r3, [r7, #8]
 8002334:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 8002338:	68bb      	ldr	r3, [r7, #8]
 800233a:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 800233e:	6878      	ldr	r0, [r7, #4]
 8002340:	f001 ffd7 	bl	80042f2 <USBD_LL_Transmit>

    ret = USBD_OK;
 8002344:	2300      	movs	r3, #0
 8002346:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8002348:	7bfb      	ldrb	r3, [r7, #15]
}
 800234a:	4618      	mov	r0, r3
 800234c:	3710      	adds	r7, #16
 800234e:	46bd      	mov	sp, r7
 8002350:	bd80      	pop	{r7, pc}
 8002352:	bf00      	nop
 8002354:	20000087 	.word	0x20000087

08002358 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8002358:	b580      	push	{r7, lr}
 800235a:	b084      	sub	sp, #16
 800235c:	af00      	add	r7, sp, #0
 800235e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	32b0      	adds	r2, #176	@ 0xb0
 800236a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800236e:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	32b0      	adds	r2, #176	@ 0xb0
 800237a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800237e:	2b00      	cmp	r3, #0
 8002380:	d101      	bne.n	8002386 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 8002382:	2303      	movs	r3, #3
 8002384:	e018      	b.n	80023b8 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	7c1b      	ldrb	r3, [r3, #16]
 800238a:	2b00      	cmp	r3, #0
 800238c:	d10a      	bne.n	80023a4 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800238e:	4b0c      	ldr	r3, [pc, #48]	@ (80023c0 <USBD_CDC_ReceivePacket+0x68>)
 8002390:	7819      	ldrb	r1, [r3, #0]
 8002392:	68fb      	ldr	r3, [r7, #12]
 8002394:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8002398:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800239c:	6878      	ldr	r0, [r7, #4]
 800239e:	f001 ffc9 	bl	8004334 <USBD_LL_PrepareReceive>
 80023a2:	e008      	b.n	80023b6 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80023a4:	4b06      	ldr	r3, [pc, #24]	@ (80023c0 <USBD_CDC_ReceivePacket+0x68>)
 80023a6:	7819      	ldrb	r1, [r3, #0]
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80023ae:	2340      	movs	r3, #64	@ 0x40
 80023b0:	6878      	ldr	r0, [r7, #4]
 80023b2:	f001 ffbf 	bl	8004334 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80023b6:	2300      	movs	r3, #0
}
 80023b8:	4618      	mov	r0, r3
 80023ba:	3710      	adds	r7, #16
 80023bc:	46bd      	mov	sp, r7
 80023be:	bd80      	pop	{r7, pc}
 80023c0:	20000088 	.word	0x20000088

080023c4 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 80023c4:	b580      	push	{r7, lr}
 80023c6:	b086      	sub	sp, #24
 80023c8:	af00      	add	r7, sp, #0
 80023ca:	60f8      	str	r0, [r7, #12]
 80023cc:	60b9      	str	r1, [r7, #8]
 80023ce:	4613      	mov	r3, r2
 80023d0:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 80023d2:	68fb      	ldr	r3, [r7, #12]
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d101      	bne.n	80023dc <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 80023d8:	2303      	movs	r3, #3
 80023da:	e01f      	b.n	800241c <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	2200      	movs	r2, #0
 80023e0:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 80023e4:	68fb      	ldr	r3, [r7, #12]
 80023e6:	2200      	movs	r2, #0
 80023e8:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	2200      	movs	r2, #0
 80023f0:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 80023f4:	68bb      	ldr	r3, [r7, #8]
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d003      	beq.n	8002402 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 80023fa:	68fb      	ldr	r3, [r7, #12]
 80023fc:	68ba      	ldr	r2, [r7, #8]
 80023fe:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	2201      	movs	r2, #1
 8002406:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800240a:	68fb      	ldr	r3, [r7, #12]
 800240c:	79fa      	ldrb	r2, [r7, #7]
 800240e:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8002410:	68f8      	ldr	r0, [r7, #12]
 8002412:	f001 fe33 	bl	800407c <USBD_LL_Init>
 8002416:	4603      	mov	r3, r0
 8002418:	75fb      	strb	r3, [r7, #23]

  return ret;
 800241a:	7dfb      	ldrb	r3, [r7, #23]
}
 800241c:	4618      	mov	r0, r3
 800241e:	3718      	adds	r7, #24
 8002420:	46bd      	mov	sp, r7
 8002422:	bd80      	pop	{r7, pc}

08002424 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8002424:	b580      	push	{r7, lr}
 8002426:	b084      	sub	sp, #16
 8002428:	af00      	add	r7, sp, #0
 800242a:	6078      	str	r0, [r7, #4]
 800242c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800242e:	2300      	movs	r3, #0
 8002430:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8002432:	683b      	ldr	r3, [r7, #0]
 8002434:	2b00      	cmp	r3, #0
 8002436:	d101      	bne.n	800243c <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8002438:	2303      	movs	r3, #3
 800243a:	e025      	b.n	8002488 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	683a      	ldr	r2, [r7, #0]
 8002440:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	32ae      	adds	r2, #174	@ 0xae
 800244e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002452:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002454:	2b00      	cmp	r3, #0
 8002456:	d00f      	beq.n	8002478 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	32ae      	adds	r2, #174	@ 0xae
 8002462:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002466:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002468:	f107 020e 	add.w	r2, r7, #14
 800246c:	4610      	mov	r0, r2
 800246e:	4798      	blx	r3
 8002470:	4602      	mov	r2, r0
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800247e:	1c5a      	adds	r2, r3, #1
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 8002486:	2300      	movs	r3, #0
}
 8002488:	4618      	mov	r0, r3
 800248a:	3710      	adds	r7, #16
 800248c:	46bd      	mov	sp, r7
 800248e:	bd80      	pop	{r7, pc}

08002490 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8002490:	b580      	push	{r7, lr}
 8002492:	b084      	sub	sp, #16
 8002494:	af00      	add	r7, sp, #0
 8002496:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */


  for (int i = 0U; i < pdev->NumClasses; i++)
 8002498:	2300      	movs	r3, #0
 800249a:	60fb      	str	r3, [r7, #12]
 800249c:	e019      	b.n	80024d2 <USBD_Start+0x42>
  {
      if (pdev->pClass[i]->Init != NULL)
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	68fa      	ldr	r2, [r7, #12]
 80024a2:	32ae      	adds	r2, #174	@ 0xae
 80024a4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d00e      	beq.n	80024cc <USBD_Start+0x3c>
      {
          pdev->classId = i;
 80024ae:	68fa      	ldr	r2, [r7, #12]
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          (USBD_StatusTypeDef)pdev->pClass[i]->Init(pdev, i);  // <-- BURAYA BREAKPOINT KOY
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	68fa      	ldr	r2, [r7, #12]
 80024ba:	32ae      	adds	r2, #174	@ 0xae
 80024bc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	68fa      	ldr	r2, [r7, #12]
 80024c4:	b2d2      	uxtb	r2, r2
 80024c6:	4611      	mov	r1, r2
 80024c8:	6878      	ldr	r0, [r7, #4]
 80024ca:	4798      	blx	r3
  for (int i = 0U; i < pdev->NumClasses; i++)
 80024cc:	68fb      	ldr	r3, [r7, #12]
 80024ce:	3301      	adds	r3, #1
 80024d0:	60fb      	str	r3, [r7, #12]
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	f8d3 22d8 	ldr.w	r2, [r3, #728]	@ 0x2d8
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	429a      	cmp	r2, r3
 80024dc:	d8df      	bhi.n	800249e <USBD_Start+0xe>
      }
  }

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 80024de:	6878      	ldr	r0, [r7, #4]
 80024e0:	f001 fe1e 	bl	8004120 <USBD_LL_Start>
 80024e4:	4603      	mov	r3, r0
}
 80024e6:	4618      	mov	r0, r3
 80024e8:	3710      	adds	r7, #16
 80024ea:	46bd      	mov	sp, r7
 80024ec:	bd80      	pop	{r7, pc}

080024ee <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 80024ee:	b480      	push	{r7}
 80024f0:	b083      	sub	sp, #12
 80024f2:	af00      	add	r7, sp, #0
 80024f4:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80024f6:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 80024f8:	4618      	mov	r0, r3
 80024fa:	370c      	adds	r7, #12
 80024fc:	46bd      	mov	sp, r7
 80024fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002502:	4770      	bx	lr

08002504 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8002504:	b580      	push	{r7, lr}
 8002506:	b084      	sub	sp, #16
 8002508:	af00      	add	r7, sp, #0
 800250a:	6078      	str	r0, [r7, #4]
 800250c:	460b      	mov	r3, r1
 800250e:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8002510:	2300      	movs	r3, #0
 8002512:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800251a:	2b00      	cmp	r3, #0
 800251c:	d009      	beq.n	8002532 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	78fa      	ldrb	r2, [r7, #3]
 8002528:	4611      	mov	r1, r2
 800252a:	6878      	ldr	r0, [r7, #4]
 800252c:	4798      	blx	r3
 800252e:	4603      	mov	r3, r0
 8002530:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8002532:	7bfb      	ldrb	r3, [r7, #15]
}
 8002534:	4618      	mov	r0, r3
 8002536:	3710      	adds	r7, #16
 8002538:	46bd      	mov	sp, r7
 800253a:	bd80      	pop	{r7, pc}

0800253c <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800253c:	b580      	push	{r7, lr}
 800253e:	b084      	sub	sp, #16
 8002540:	af00      	add	r7, sp, #0
 8002542:	6078      	str	r0, [r7, #4]
 8002544:	460b      	mov	r3, r1
 8002546:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8002548:	2300      	movs	r3, #0
 800254a:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8002552:	685b      	ldr	r3, [r3, #4]
 8002554:	78fa      	ldrb	r2, [r7, #3]
 8002556:	4611      	mov	r1, r2
 8002558:	6878      	ldr	r0, [r7, #4]
 800255a:	4798      	blx	r3
 800255c:	4603      	mov	r3, r0
 800255e:	2b00      	cmp	r3, #0
 8002560:	d001      	beq.n	8002566 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8002562:	2303      	movs	r3, #3
 8002564:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8002566:	7bfb      	ldrb	r3, [r7, #15]
}
 8002568:	4618      	mov	r0, r3
 800256a:	3710      	adds	r7, #16
 800256c:	46bd      	mov	sp, r7
 800256e:	bd80      	pop	{r7, pc}

08002570 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8002570:	b580      	push	{r7, lr}
 8002572:	b084      	sub	sp, #16
 8002574:	af00      	add	r7, sp, #0
 8002576:	6078      	str	r0, [r7, #4]
 8002578:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8002580:	6839      	ldr	r1, [r7, #0]
 8002582:	4618      	mov	r0, r3
 8002584:	f001 f937 	bl	80037f6 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	2201      	movs	r2, #1
 800258c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8002596:	461a      	mov	r2, r3
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80025a4:	f003 031f 	and.w	r3, r3, #31
 80025a8:	2b02      	cmp	r3, #2
 80025aa:	d01a      	beq.n	80025e2 <USBD_LL_SetupStage+0x72>
 80025ac:	2b02      	cmp	r3, #2
 80025ae:	d822      	bhi.n	80025f6 <USBD_LL_SetupStage+0x86>
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d002      	beq.n	80025ba <USBD_LL_SetupStage+0x4a>
 80025b4:	2b01      	cmp	r3, #1
 80025b6:	d00a      	beq.n	80025ce <USBD_LL_SetupStage+0x5e>
 80025b8:	e01d      	b.n	80025f6 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80025c0:	4619      	mov	r1, r3
 80025c2:	6878      	ldr	r0, [r7, #4]
 80025c4:	f000 fb64 	bl	8002c90 <USBD_StdDevReq>
 80025c8:	4603      	mov	r3, r0
 80025ca:	73fb      	strb	r3, [r7, #15]
      break;
 80025cc:	e020      	b.n	8002610 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80025d4:	4619      	mov	r1, r3
 80025d6:	6878      	ldr	r0, [r7, #4]
 80025d8:	f000 fbcc 	bl	8002d74 <USBD_StdItfReq>
 80025dc:	4603      	mov	r3, r0
 80025de:	73fb      	strb	r3, [r7, #15]
      break;
 80025e0:	e016      	b.n	8002610 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80025e8:	4619      	mov	r1, r3
 80025ea:	6878      	ldr	r0, [r7, #4]
 80025ec:	f000 fc2e 	bl	8002e4c <USBD_StdEPReq>
 80025f0:	4603      	mov	r3, r0
 80025f2:	73fb      	strb	r3, [r7, #15]
      break;
 80025f4:	e00c      	b.n	8002610 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80025fc:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8002600:	b2db      	uxtb	r3, r3
 8002602:	4619      	mov	r1, r3
 8002604:	6878      	ldr	r0, [r7, #4]
 8002606:	f001 fdeb 	bl	80041e0 <USBD_LL_StallEP>
 800260a:	4603      	mov	r3, r0
 800260c:	73fb      	strb	r3, [r7, #15]
      break;
 800260e:	bf00      	nop
  }

  return ret;
 8002610:	7bfb      	ldrb	r3, [r7, #15]
}
 8002612:	4618      	mov	r0, r3
 8002614:	3710      	adds	r7, #16
 8002616:	46bd      	mov	sp, r7
 8002618:	bd80      	pop	{r7, pc}

0800261a <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800261a:	b580      	push	{r7, lr}
 800261c:	b086      	sub	sp, #24
 800261e:	af00      	add	r7, sp, #0
 8002620:	60f8      	str	r0, [r7, #12]
 8002622:	460b      	mov	r3, r1
 8002624:	607a      	str	r2, [r7, #4]
 8002626:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8002628:	2300      	movs	r3, #0
 800262a:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 800262c:	7afb      	ldrb	r3, [r7, #11]
 800262e:	2b00      	cmp	r3, #0
 8002630:	d16e      	bne.n	8002710 <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 8002632:	68fb      	ldr	r3, [r7, #12]
 8002634:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8002638:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8002640:	2b03      	cmp	r3, #3
 8002642:	f040 8098 	bne.w	8002776 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 8002646:	693b      	ldr	r3, [r7, #16]
 8002648:	689a      	ldr	r2, [r3, #8]
 800264a:	693b      	ldr	r3, [r7, #16]
 800264c:	68db      	ldr	r3, [r3, #12]
 800264e:	429a      	cmp	r2, r3
 8002650:	d913      	bls.n	800267a <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 8002652:	693b      	ldr	r3, [r7, #16]
 8002654:	689a      	ldr	r2, [r3, #8]
 8002656:	693b      	ldr	r3, [r7, #16]
 8002658:	68db      	ldr	r3, [r3, #12]
 800265a:	1ad2      	subs	r2, r2, r3
 800265c:	693b      	ldr	r3, [r7, #16]
 800265e:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8002660:	693b      	ldr	r3, [r7, #16]
 8002662:	68da      	ldr	r2, [r3, #12]
 8002664:	693b      	ldr	r3, [r7, #16]
 8002666:	689b      	ldr	r3, [r3, #8]
 8002668:	4293      	cmp	r3, r2
 800266a:	bf28      	it	cs
 800266c:	4613      	movcs	r3, r2
 800266e:	461a      	mov	r2, r3
 8002670:	6879      	ldr	r1, [r7, #4]
 8002672:	68f8      	ldr	r0, [r7, #12]
 8002674:	f001 f9bf 	bl	80039f6 <USBD_CtlContinueRx>
 8002678:	e07d      	b.n	8002776 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8002680:	f003 031f 	and.w	r3, r3, #31
 8002684:	2b02      	cmp	r3, #2
 8002686:	d014      	beq.n	80026b2 <USBD_LL_DataOutStage+0x98>
 8002688:	2b02      	cmp	r3, #2
 800268a:	d81d      	bhi.n	80026c8 <USBD_LL_DataOutStage+0xae>
 800268c:	2b00      	cmp	r3, #0
 800268e:	d002      	beq.n	8002696 <USBD_LL_DataOutStage+0x7c>
 8002690:	2b01      	cmp	r3, #1
 8002692:	d003      	beq.n	800269c <USBD_LL_DataOutStage+0x82>
 8002694:	e018      	b.n	80026c8 <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8002696:	2300      	movs	r3, #0
 8002698:	75bb      	strb	r3, [r7, #22]
            break;
 800269a:	e018      	b.n	80026ce <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 80026a2:	b2db      	uxtb	r3, r3
 80026a4:	4619      	mov	r1, r3
 80026a6:	68f8      	ldr	r0, [r7, #12]
 80026a8:	f000 fa64 	bl	8002b74 <USBD_CoreFindIF>
 80026ac:	4603      	mov	r3, r0
 80026ae:	75bb      	strb	r3, [r7, #22]
            break;
 80026b0:	e00d      	b.n	80026ce <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 80026b8:	b2db      	uxtb	r3, r3
 80026ba:	4619      	mov	r1, r3
 80026bc:	68f8      	ldr	r0, [r7, #12]
 80026be:	f000 fa66 	bl	8002b8e <USBD_CoreFindEP>
 80026c2:	4603      	mov	r3, r0
 80026c4:	75bb      	strb	r3, [r7, #22]
            break;
 80026c6:	e002      	b.n	80026ce <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 80026c8:	2300      	movs	r3, #0
 80026ca:	75bb      	strb	r3, [r7, #22]
            break;
 80026cc:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 80026ce:	7dbb      	ldrb	r3, [r7, #22]
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d119      	bne.n	8002708 <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80026da:	b2db      	uxtb	r3, r3
 80026dc:	2b03      	cmp	r3, #3
 80026de:	d113      	bne.n	8002708 <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 80026e0:	7dba      	ldrb	r2, [r7, #22]
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	32ae      	adds	r2, #174	@ 0xae
 80026e6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80026ea:	691b      	ldr	r3, [r3, #16]
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d00b      	beq.n	8002708 <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 80026f0:	7dba      	ldrb	r2, [r7, #22]
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 80026f8:	7dba      	ldrb	r2, [r7, #22]
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	32ae      	adds	r2, #174	@ 0xae
 80026fe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002702:	691b      	ldr	r3, [r3, #16]
 8002704:	68f8      	ldr	r0, [r7, #12]
 8002706:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8002708:	68f8      	ldr	r0, [r7, #12]
 800270a:	f001 f985 	bl	8003a18 <USBD_CtlSendStatus>
 800270e:	e032      	b.n	8002776 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8002710:	7afb      	ldrb	r3, [r7, #11]
 8002712:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002716:	b2db      	uxtb	r3, r3
 8002718:	4619      	mov	r1, r3
 800271a:	68f8      	ldr	r0, [r7, #12]
 800271c:	f000 fa37 	bl	8002b8e <USBD_CoreFindEP>
 8002720:	4603      	mov	r3, r0
 8002722:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8002724:	7dbb      	ldrb	r3, [r7, #22]
 8002726:	2bff      	cmp	r3, #255	@ 0xff
 8002728:	d025      	beq.n	8002776 <USBD_LL_DataOutStage+0x15c>
 800272a:	7dbb      	ldrb	r3, [r7, #22]
 800272c:	2b00      	cmp	r3, #0
 800272e:	d122      	bne.n	8002776 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8002736:	b2db      	uxtb	r3, r3
 8002738:	2b03      	cmp	r3, #3
 800273a:	d117      	bne.n	800276c <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800273c:	7dba      	ldrb	r2, [r7, #22]
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	32ae      	adds	r2, #174	@ 0xae
 8002742:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002746:	699b      	ldr	r3, [r3, #24]
 8002748:	2b00      	cmp	r3, #0
 800274a:	d00f      	beq.n	800276c <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 800274c:	7dba      	ldrb	r2, [r7, #22]
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8002754:	7dba      	ldrb	r2, [r7, #22]
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	32ae      	adds	r2, #174	@ 0xae
 800275a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800275e:	699b      	ldr	r3, [r3, #24]
 8002760:	7afa      	ldrb	r2, [r7, #11]
 8002762:	4611      	mov	r1, r2
 8002764:	68f8      	ldr	r0, [r7, #12]
 8002766:	4798      	blx	r3
 8002768:	4603      	mov	r3, r0
 800276a:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800276c:	7dfb      	ldrb	r3, [r7, #23]
 800276e:	2b00      	cmp	r3, #0
 8002770:	d001      	beq.n	8002776 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 8002772:	7dfb      	ldrb	r3, [r7, #23]
 8002774:	e000      	b.n	8002778 <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 8002776:	2300      	movs	r3, #0
}
 8002778:	4618      	mov	r0, r3
 800277a:	3718      	adds	r7, #24
 800277c:	46bd      	mov	sp, r7
 800277e:	bd80      	pop	{r7, pc}

08002780 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8002780:	b580      	push	{r7, lr}
 8002782:	b086      	sub	sp, #24
 8002784:	af00      	add	r7, sp, #0
 8002786:	60f8      	str	r0, [r7, #12]
 8002788:	460b      	mov	r3, r1
 800278a:	607a      	str	r2, [r7, #4]
 800278c:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 800278e:	7afb      	ldrb	r3, [r7, #11]
 8002790:	2b00      	cmp	r3, #0
 8002792:	d16f      	bne.n	8002874 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	3314      	adds	r3, #20
 8002798:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80027a0:	2b02      	cmp	r3, #2
 80027a2:	d15a      	bne.n	800285a <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 80027a4:	693b      	ldr	r3, [r7, #16]
 80027a6:	689a      	ldr	r2, [r3, #8]
 80027a8:	693b      	ldr	r3, [r7, #16]
 80027aa:	68db      	ldr	r3, [r3, #12]
 80027ac:	429a      	cmp	r2, r3
 80027ae:	d914      	bls.n	80027da <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 80027b0:	693b      	ldr	r3, [r7, #16]
 80027b2:	689a      	ldr	r2, [r3, #8]
 80027b4:	693b      	ldr	r3, [r7, #16]
 80027b6:	68db      	ldr	r3, [r3, #12]
 80027b8:	1ad2      	subs	r2, r2, r3
 80027ba:	693b      	ldr	r3, [r7, #16]
 80027bc:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 80027be:	693b      	ldr	r3, [r7, #16]
 80027c0:	689b      	ldr	r3, [r3, #8]
 80027c2:	461a      	mov	r2, r3
 80027c4:	6879      	ldr	r1, [r7, #4]
 80027c6:	68f8      	ldr	r0, [r7, #12]
 80027c8:	f001 f8e7 	bl	800399a <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80027cc:	2300      	movs	r3, #0
 80027ce:	2200      	movs	r2, #0
 80027d0:	2100      	movs	r1, #0
 80027d2:	68f8      	ldr	r0, [r7, #12]
 80027d4:	f001 fdae 	bl	8004334 <USBD_LL_PrepareReceive>
 80027d8:	e03f      	b.n	800285a <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 80027da:	693b      	ldr	r3, [r7, #16]
 80027dc:	68da      	ldr	r2, [r3, #12]
 80027de:	693b      	ldr	r3, [r7, #16]
 80027e0:	689b      	ldr	r3, [r3, #8]
 80027e2:	429a      	cmp	r2, r3
 80027e4:	d11c      	bne.n	8002820 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 80027e6:	693b      	ldr	r3, [r7, #16]
 80027e8:	685a      	ldr	r2, [r3, #4]
 80027ea:	693b      	ldr	r3, [r7, #16]
 80027ec:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 80027ee:	429a      	cmp	r2, r3
 80027f0:	d316      	bcc.n	8002820 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 80027f2:	693b      	ldr	r3, [r7, #16]
 80027f4:	685a      	ldr	r2, [r3, #4]
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 80027fc:	429a      	cmp	r2, r3
 80027fe:	d20f      	bcs.n	8002820 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8002800:	2200      	movs	r2, #0
 8002802:	2100      	movs	r1, #0
 8002804:	68f8      	ldr	r0, [r7, #12]
 8002806:	f001 f8c8 	bl	800399a <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	2200      	movs	r2, #0
 800280e:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8002812:	2300      	movs	r3, #0
 8002814:	2200      	movs	r2, #0
 8002816:	2100      	movs	r1, #0
 8002818:	68f8      	ldr	r0, [r7, #12]
 800281a:	f001 fd8b 	bl	8004334 <USBD_LL_PrepareReceive>
 800281e:	e01c      	b.n	800285a <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8002826:	b2db      	uxtb	r3, r3
 8002828:	2b03      	cmp	r3, #3
 800282a:	d10f      	bne.n	800284c <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8002832:	68db      	ldr	r3, [r3, #12]
 8002834:	2b00      	cmp	r3, #0
 8002836:	d009      	beq.n	800284c <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	2200      	movs	r2, #0
 800283c:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8002846:	68db      	ldr	r3, [r3, #12]
 8002848:	68f8      	ldr	r0, [r7, #12]
 800284a:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800284c:	2180      	movs	r1, #128	@ 0x80
 800284e:	68f8      	ldr	r0, [r7, #12]
 8002850:	f001 fcc6 	bl	80041e0 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8002854:	68f8      	ldr	r0, [r7, #12]
 8002856:	f001 f8f2 	bl	8003a3e <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8002860:	2b00      	cmp	r3, #0
 8002862:	d03a      	beq.n	80028da <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 8002864:	68f8      	ldr	r0, [r7, #12]
 8002866:	f7ff fe42 	bl	80024ee <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	2200      	movs	r2, #0
 800286e:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8002872:	e032      	b.n	80028da <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8002874:	7afb      	ldrb	r3, [r7, #11]
 8002876:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800287a:	b2db      	uxtb	r3, r3
 800287c:	4619      	mov	r1, r3
 800287e:	68f8      	ldr	r0, [r7, #12]
 8002880:	f000 f985 	bl	8002b8e <USBD_CoreFindEP>
 8002884:	4603      	mov	r3, r0
 8002886:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8002888:	7dfb      	ldrb	r3, [r7, #23]
 800288a:	2bff      	cmp	r3, #255	@ 0xff
 800288c:	d025      	beq.n	80028da <USBD_LL_DataInStage+0x15a>
 800288e:	7dfb      	ldrb	r3, [r7, #23]
 8002890:	2b00      	cmp	r3, #0
 8002892:	d122      	bne.n	80028da <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800289a:	b2db      	uxtb	r3, r3
 800289c:	2b03      	cmp	r3, #3
 800289e:	d11c      	bne.n	80028da <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 80028a0:	7dfa      	ldrb	r2, [r7, #23]
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	32ae      	adds	r2, #174	@ 0xae
 80028a6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80028aa:	695b      	ldr	r3, [r3, #20]
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	d014      	beq.n	80028da <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 80028b0:	7dfa      	ldrb	r2, [r7, #23]
 80028b2:	68fb      	ldr	r3, [r7, #12]
 80028b4:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 80028b8:	7dfa      	ldrb	r2, [r7, #23]
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	32ae      	adds	r2, #174	@ 0xae
 80028be:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80028c2:	695b      	ldr	r3, [r3, #20]
 80028c4:	7afa      	ldrb	r2, [r7, #11]
 80028c6:	4611      	mov	r1, r2
 80028c8:	68f8      	ldr	r0, [r7, #12]
 80028ca:	4798      	blx	r3
 80028cc:	4603      	mov	r3, r0
 80028ce:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 80028d0:	7dbb      	ldrb	r3, [r7, #22]
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d001      	beq.n	80028da <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 80028d6:	7dbb      	ldrb	r3, [r7, #22]
 80028d8:	e000      	b.n	80028dc <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 80028da:	2300      	movs	r3, #0
}
 80028dc:	4618      	mov	r0, r3
 80028de:	3718      	adds	r7, #24
 80028e0:	46bd      	mov	sp, r7
 80028e2:	bd80      	pop	{r7, pc}

080028e4 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 80028e4:	b580      	push	{r7, lr}
 80028e6:	b084      	sub	sp, #16
 80028e8:	af00      	add	r7, sp, #0
 80028ea:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 80028ec:	2300      	movs	r3, #0
 80028ee:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	2201      	movs	r2, #1
 80028f4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	2200      	movs	r2, #0
 80028fc:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	2200      	movs	r2, #0
 8002904:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	2200      	movs	r2, #0
 800290a:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	2200      	movs	r2, #0
 8002912:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800291c:	2b00      	cmp	r3, #0
 800291e:	d014      	beq.n	800294a <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8002926:	685b      	ldr	r3, [r3, #4]
 8002928:	2b00      	cmp	r3, #0
 800292a:	d00e      	beq.n	800294a <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8002932:	685b      	ldr	r3, [r3, #4]
 8002934:	687a      	ldr	r2, [r7, #4]
 8002936:	6852      	ldr	r2, [r2, #4]
 8002938:	b2d2      	uxtb	r2, r2
 800293a:	4611      	mov	r1, r2
 800293c:	6878      	ldr	r0, [r7, #4]
 800293e:	4798      	blx	r3
 8002940:	4603      	mov	r3, r0
 8002942:	2b00      	cmp	r3, #0
 8002944:	d001      	beq.n	800294a <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8002946:	2303      	movs	r3, #3
 8002948:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800294a:	2340      	movs	r3, #64	@ 0x40
 800294c:	2200      	movs	r2, #0
 800294e:	2100      	movs	r1, #0
 8002950:	6878      	ldr	r0, [r7, #4]
 8002952:	f001 fc00 	bl	8004156 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	2201      	movs	r2, #1
 800295a:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	2240      	movs	r2, #64	@ 0x40
 8002962:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8002966:	2340      	movs	r3, #64	@ 0x40
 8002968:	2200      	movs	r2, #0
 800296a:	2180      	movs	r1, #128	@ 0x80
 800296c:	6878      	ldr	r0, [r7, #4]
 800296e:	f001 fbf2 	bl	8004156 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	2201      	movs	r2, #1
 8002976:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	2240      	movs	r2, #64	@ 0x40
 800297c:	621a      	str	r2, [r3, #32]

  return ret;
 800297e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002980:	4618      	mov	r0, r3
 8002982:	3710      	adds	r7, #16
 8002984:	46bd      	mov	sp, r7
 8002986:	bd80      	pop	{r7, pc}

08002988 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8002988:	b480      	push	{r7}
 800298a:	b083      	sub	sp, #12
 800298c:	af00      	add	r7, sp, #0
 800298e:	6078      	str	r0, [r7, #4]
 8002990:	460b      	mov	r3, r1
 8002992:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	78fa      	ldrb	r2, [r7, #3]
 8002998:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800299a:	2300      	movs	r3, #0
}
 800299c:	4618      	mov	r0, r3
 800299e:	370c      	adds	r7, #12
 80029a0:	46bd      	mov	sp, r7
 80029a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a6:	4770      	bx	lr

080029a8 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 80029a8:	b480      	push	{r7}
 80029aa:	b083      	sub	sp, #12
 80029ac:	af00      	add	r7, sp, #0
 80029ae:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80029b6:	b2db      	uxtb	r3, r3
 80029b8:	2b04      	cmp	r3, #4
 80029ba:	d006      	beq.n	80029ca <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80029c2:	b2da      	uxtb	r2, r3
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	2204      	movs	r2, #4
 80029ce:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 80029d2:	2300      	movs	r3, #0
}
 80029d4:	4618      	mov	r0, r3
 80029d6:	370c      	adds	r7, #12
 80029d8:	46bd      	mov	sp, r7
 80029da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029de:	4770      	bx	lr

080029e0 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 80029e0:	b480      	push	{r7}
 80029e2:	b083      	sub	sp, #12
 80029e4:	af00      	add	r7, sp, #0
 80029e6:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80029ee:	b2db      	uxtb	r3, r3
 80029f0:	2b04      	cmp	r3, #4
 80029f2:	d106      	bne.n	8002a02 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 80029fa:	b2da      	uxtb	r2, r3
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8002a02:	2300      	movs	r3, #0
}
 8002a04:	4618      	mov	r0, r3
 8002a06:	370c      	adds	r7, #12
 8002a08:	46bd      	mov	sp, r7
 8002a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a0e:	4770      	bx	lr

08002a10 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8002a10:	b580      	push	{r7, lr}
 8002a12:	b082      	sub	sp, #8
 8002a14:	af00      	add	r7, sp, #0
 8002a16:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8002a1e:	b2db      	uxtb	r3, r3
 8002a20:	2b03      	cmp	r3, #3
 8002a22:	d110      	bne.n	8002a46 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d00b      	beq.n	8002a46 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8002a34:	69db      	ldr	r3, [r3, #28]
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d005      	beq.n	8002a46 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8002a40:	69db      	ldr	r3, [r3, #28]
 8002a42:	6878      	ldr	r0, [r7, #4]
 8002a44:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8002a46:	2300      	movs	r3, #0
}
 8002a48:	4618      	mov	r0, r3
 8002a4a:	3708      	adds	r7, #8
 8002a4c:	46bd      	mov	sp, r7
 8002a4e:	bd80      	pop	{r7, pc}

08002a50 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8002a50:	b580      	push	{r7, lr}
 8002a52:	b082      	sub	sp, #8
 8002a54:	af00      	add	r7, sp, #0
 8002a56:	6078      	str	r0, [r7, #4]
 8002a58:	460b      	mov	r3, r1
 8002a5a:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	32ae      	adds	r2, #174	@ 0xae
 8002a66:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d101      	bne.n	8002a72 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8002a6e:	2303      	movs	r3, #3
 8002a70:	e01c      	b.n	8002aac <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8002a78:	b2db      	uxtb	r3, r3
 8002a7a:	2b03      	cmp	r3, #3
 8002a7c:	d115      	bne.n	8002aaa <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	32ae      	adds	r2, #174	@ 0xae
 8002a88:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002a8c:	6a1b      	ldr	r3, [r3, #32]
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d00b      	beq.n	8002aaa <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	32ae      	adds	r2, #174	@ 0xae
 8002a9c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002aa0:	6a1b      	ldr	r3, [r3, #32]
 8002aa2:	78fa      	ldrb	r2, [r7, #3]
 8002aa4:	4611      	mov	r1, r2
 8002aa6:	6878      	ldr	r0, [r7, #4]
 8002aa8:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8002aaa:	2300      	movs	r3, #0
}
 8002aac:	4618      	mov	r0, r3
 8002aae:	3708      	adds	r7, #8
 8002ab0:	46bd      	mov	sp, r7
 8002ab2:	bd80      	pop	{r7, pc}

08002ab4 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8002ab4:	b580      	push	{r7, lr}
 8002ab6:	b082      	sub	sp, #8
 8002ab8:	af00      	add	r7, sp, #0
 8002aba:	6078      	str	r0, [r7, #4]
 8002abc:	460b      	mov	r3, r1
 8002abe:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	32ae      	adds	r2, #174	@ 0xae
 8002aca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d101      	bne.n	8002ad6 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8002ad2:	2303      	movs	r3, #3
 8002ad4:	e01c      	b.n	8002b10 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8002adc:	b2db      	uxtb	r3, r3
 8002ade:	2b03      	cmp	r3, #3
 8002ae0:	d115      	bne.n	8002b0e <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	32ae      	adds	r2, #174	@ 0xae
 8002aec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002af0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d00b      	beq.n	8002b0e <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	32ae      	adds	r2, #174	@ 0xae
 8002b00:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002b04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b06:	78fa      	ldrb	r2, [r7, #3]
 8002b08:	4611      	mov	r1, r2
 8002b0a:	6878      	ldr	r0, [r7, #4]
 8002b0c:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8002b0e:	2300      	movs	r3, #0
}
 8002b10:	4618      	mov	r0, r3
 8002b12:	3708      	adds	r7, #8
 8002b14:	46bd      	mov	sp, r7
 8002b16:	bd80      	pop	{r7, pc}

08002b18 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8002b18:	b480      	push	{r7}
 8002b1a:	b083      	sub	sp, #12
 8002b1c:	af00      	add	r7, sp, #0
 8002b1e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8002b20:	2300      	movs	r3, #0
}
 8002b22:	4618      	mov	r0, r3
 8002b24:	370c      	adds	r7, #12
 8002b26:	46bd      	mov	sp, r7
 8002b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b2c:	4770      	bx	lr

08002b2e <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8002b2e:	b580      	push	{r7, lr}
 8002b30:	b084      	sub	sp, #16
 8002b32:	af00      	add	r7, sp, #0
 8002b34:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 8002b36:	2300      	movs	r3, #0
 8002b38:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	2201      	movs	r2, #1
 8002b3e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d00e      	beq.n	8002b6a <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8002b52:	685b      	ldr	r3, [r3, #4]
 8002b54:	687a      	ldr	r2, [r7, #4]
 8002b56:	6852      	ldr	r2, [r2, #4]
 8002b58:	b2d2      	uxtb	r2, r2
 8002b5a:	4611      	mov	r1, r2
 8002b5c:	6878      	ldr	r0, [r7, #4]
 8002b5e:	4798      	blx	r3
 8002b60:	4603      	mov	r3, r0
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d001      	beq.n	8002b6a <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8002b66:	2303      	movs	r3, #3
 8002b68:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8002b6a:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b6c:	4618      	mov	r0, r3
 8002b6e:	3710      	adds	r7, #16
 8002b70:	46bd      	mov	sp, r7
 8002b72:	bd80      	pop	{r7, pc}

08002b74 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8002b74:	b480      	push	{r7}
 8002b76:	b083      	sub	sp, #12
 8002b78:	af00      	add	r7, sp, #0
 8002b7a:	6078      	str	r0, [r7, #4]
 8002b7c:	460b      	mov	r3, r1
 8002b7e:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8002b80:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8002b82:	4618      	mov	r0, r3
 8002b84:	370c      	adds	r7, #12
 8002b86:	46bd      	mov	sp, r7
 8002b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b8c:	4770      	bx	lr

08002b8e <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8002b8e:	b480      	push	{r7}
 8002b90:	b083      	sub	sp, #12
 8002b92:	af00      	add	r7, sp, #0
 8002b94:	6078      	str	r0, [r7, #4]
 8002b96:	460b      	mov	r3, r1
 8002b98:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8002b9a:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8002b9c:	4618      	mov	r0, r3
 8002b9e:	370c      	adds	r7, #12
 8002ba0:	46bd      	mov	sp, r7
 8002ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba6:	4770      	bx	lr

08002ba8 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 8002ba8:	b580      	push	{r7, lr}
 8002baa:	b086      	sub	sp, #24
 8002bac:	af00      	add	r7, sp, #0
 8002bae:	6078      	str	r0, [r7, #4]
 8002bb0:	460b      	mov	r3, r1
 8002bb2:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 8002bbc:	2300      	movs	r3, #0
 8002bbe:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	885b      	ldrh	r3, [r3, #2]
 8002bc4:	b29b      	uxth	r3, r3
 8002bc6:	68fa      	ldr	r2, [r7, #12]
 8002bc8:	7812      	ldrb	r2, [r2, #0]
 8002bca:	4293      	cmp	r3, r2
 8002bcc:	d91f      	bls.n	8002c0e <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	781b      	ldrb	r3, [r3, #0]
 8002bd2:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8002bd4:	e013      	b.n	8002bfe <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8002bd6:	f107 030a 	add.w	r3, r7, #10
 8002bda:	4619      	mov	r1, r3
 8002bdc:	6978      	ldr	r0, [r7, #20]
 8002bde:	f000 f81b 	bl	8002c18 <USBD_GetNextDesc>
 8002be2:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8002be4:	697b      	ldr	r3, [r7, #20]
 8002be6:	785b      	ldrb	r3, [r3, #1]
 8002be8:	2b05      	cmp	r3, #5
 8002bea:	d108      	bne.n	8002bfe <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 8002bec:	697b      	ldr	r3, [r7, #20]
 8002bee:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 8002bf0:	693b      	ldr	r3, [r7, #16]
 8002bf2:	789b      	ldrb	r3, [r3, #2]
 8002bf4:	78fa      	ldrb	r2, [r7, #3]
 8002bf6:	429a      	cmp	r2, r3
 8002bf8:	d008      	beq.n	8002c0c <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8002bfa:	2300      	movs	r3, #0
 8002bfc:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	885b      	ldrh	r3, [r3, #2]
 8002c02:	b29a      	uxth	r2, r3
 8002c04:	897b      	ldrh	r3, [r7, #10]
 8002c06:	429a      	cmp	r2, r3
 8002c08:	d8e5      	bhi.n	8002bd6 <USBD_GetEpDesc+0x2e>
 8002c0a:	e000      	b.n	8002c0e <USBD_GetEpDesc+0x66>
          break;
 8002c0c:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 8002c0e:	693b      	ldr	r3, [r7, #16]
}
 8002c10:	4618      	mov	r0, r3
 8002c12:	3718      	adds	r7, #24
 8002c14:	46bd      	mov	sp, r7
 8002c16:	bd80      	pop	{r7, pc}

08002c18 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8002c18:	b480      	push	{r7}
 8002c1a:	b085      	sub	sp, #20
 8002c1c:	af00      	add	r7, sp, #0
 8002c1e:	6078      	str	r0, [r7, #4]
 8002c20:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8002c26:	683b      	ldr	r3, [r7, #0]
 8002c28:	881b      	ldrh	r3, [r3, #0]
 8002c2a:	68fa      	ldr	r2, [r7, #12]
 8002c2c:	7812      	ldrb	r2, [r2, #0]
 8002c2e:	4413      	add	r3, r2
 8002c30:	b29a      	uxth	r2, r3
 8002c32:	683b      	ldr	r3, [r7, #0]
 8002c34:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	781b      	ldrb	r3, [r3, #0]
 8002c3a:	461a      	mov	r2, r3
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	4413      	add	r3, r2
 8002c40:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8002c42:	68fb      	ldr	r3, [r7, #12]
}
 8002c44:	4618      	mov	r0, r3
 8002c46:	3714      	adds	r7, #20
 8002c48:	46bd      	mov	sp, r7
 8002c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c4e:	4770      	bx	lr

08002c50 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8002c50:	b480      	push	{r7}
 8002c52:	b087      	sub	sp, #28
 8002c54:	af00      	add	r7, sp, #0
 8002c56:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8002c5c:	697b      	ldr	r3, [r7, #20]
 8002c5e:	781b      	ldrb	r3, [r3, #0]
 8002c60:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8002c62:	697b      	ldr	r3, [r7, #20]
 8002c64:	3301      	adds	r3, #1
 8002c66:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8002c68:	697b      	ldr	r3, [r7, #20]
 8002c6a:	781b      	ldrb	r3, [r3, #0]
 8002c6c:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8002c6e:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8002c72:	021b      	lsls	r3, r3, #8
 8002c74:	b21a      	sxth	r2, r3
 8002c76:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8002c7a:	4313      	orrs	r3, r2
 8002c7c:	b21b      	sxth	r3, r3
 8002c7e:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8002c80:	89fb      	ldrh	r3, [r7, #14]
}
 8002c82:	4618      	mov	r0, r3
 8002c84:	371c      	adds	r7, #28
 8002c86:	46bd      	mov	sp, r7
 8002c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c8c:	4770      	bx	lr
	...

08002c90 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8002c90:	b580      	push	{r7, lr}
 8002c92:	b084      	sub	sp, #16
 8002c94:	af00      	add	r7, sp, #0
 8002c96:	6078      	str	r0, [r7, #4]
 8002c98:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8002c9a:	2300      	movs	r3, #0
 8002c9c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8002c9e:	683b      	ldr	r3, [r7, #0]
 8002ca0:	781b      	ldrb	r3, [r3, #0]
 8002ca2:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8002ca6:	2b40      	cmp	r3, #64	@ 0x40
 8002ca8:	d005      	beq.n	8002cb6 <USBD_StdDevReq+0x26>
 8002caa:	2b40      	cmp	r3, #64	@ 0x40
 8002cac:	d857      	bhi.n	8002d5e <USBD_StdDevReq+0xce>
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d00f      	beq.n	8002cd2 <USBD_StdDevReq+0x42>
 8002cb2:	2b20      	cmp	r3, #32
 8002cb4:	d153      	bne.n	8002d5e <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	32ae      	adds	r2, #174	@ 0xae
 8002cc0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002cc4:	689b      	ldr	r3, [r3, #8]
 8002cc6:	6839      	ldr	r1, [r7, #0]
 8002cc8:	6878      	ldr	r0, [r7, #4]
 8002cca:	4798      	blx	r3
 8002ccc:	4603      	mov	r3, r0
 8002cce:	73fb      	strb	r3, [r7, #15]
      break;
 8002cd0:	e04a      	b.n	8002d68 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8002cd2:	683b      	ldr	r3, [r7, #0]
 8002cd4:	785b      	ldrb	r3, [r3, #1]
 8002cd6:	2b09      	cmp	r3, #9
 8002cd8:	d83b      	bhi.n	8002d52 <USBD_StdDevReq+0xc2>
 8002cda:	a201      	add	r2, pc, #4	@ (adr r2, 8002ce0 <USBD_StdDevReq+0x50>)
 8002cdc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ce0:	08002d35 	.word	0x08002d35
 8002ce4:	08002d49 	.word	0x08002d49
 8002ce8:	08002d53 	.word	0x08002d53
 8002cec:	08002d3f 	.word	0x08002d3f
 8002cf0:	08002d53 	.word	0x08002d53
 8002cf4:	08002d13 	.word	0x08002d13
 8002cf8:	08002d09 	.word	0x08002d09
 8002cfc:	08002d53 	.word	0x08002d53
 8002d00:	08002d2b 	.word	0x08002d2b
 8002d04:	08002d1d 	.word	0x08002d1d
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8002d08:	6839      	ldr	r1, [r7, #0]
 8002d0a:	6878      	ldr	r0, [r7, #4]
 8002d0c:	f000 fa3c 	bl	8003188 <USBD_GetDescriptor>
          break;
 8002d10:	e024      	b.n	8002d5c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8002d12:	6839      	ldr	r1, [r7, #0]
 8002d14:	6878      	ldr	r0, [r7, #4]
 8002d16:	f000 fbcb 	bl	80034b0 <USBD_SetAddress>
          break;
 8002d1a:	e01f      	b.n	8002d5c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8002d1c:	6839      	ldr	r1, [r7, #0]
 8002d1e:	6878      	ldr	r0, [r7, #4]
 8002d20:	f000 fc0a 	bl	8003538 <USBD_SetConfig>
 8002d24:	4603      	mov	r3, r0
 8002d26:	73fb      	strb	r3, [r7, #15]
          break;
 8002d28:	e018      	b.n	8002d5c <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8002d2a:	6839      	ldr	r1, [r7, #0]
 8002d2c:	6878      	ldr	r0, [r7, #4]
 8002d2e:	f000 fcad 	bl	800368c <USBD_GetConfig>
          break;
 8002d32:	e013      	b.n	8002d5c <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8002d34:	6839      	ldr	r1, [r7, #0]
 8002d36:	6878      	ldr	r0, [r7, #4]
 8002d38:	f000 fcde 	bl	80036f8 <USBD_GetStatus>
          break;
 8002d3c:	e00e      	b.n	8002d5c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8002d3e:	6839      	ldr	r1, [r7, #0]
 8002d40:	6878      	ldr	r0, [r7, #4]
 8002d42:	f000 fd0d 	bl	8003760 <USBD_SetFeature>
          break;
 8002d46:	e009      	b.n	8002d5c <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8002d48:	6839      	ldr	r1, [r7, #0]
 8002d4a:	6878      	ldr	r0, [r7, #4]
 8002d4c:	f000 fd31 	bl	80037b2 <USBD_ClrFeature>
          break;
 8002d50:	e004      	b.n	8002d5c <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 8002d52:	6839      	ldr	r1, [r7, #0]
 8002d54:	6878      	ldr	r0, [r7, #4]
 8002d56:	f000 fd88 	bl	800386a <USBD_CtlError>
          break;
 8002d5a:	bf00      	nop
      }
      break;
 8002d5c:	e004      	b.n	8002d68 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 8002d5e:	6839      	ldr	r1, [r7, #0]
 8002d60:	6878      	ldr	r0, [r7, #4]
 8002d62:	f000 fd82 	bl	800386a <USBD_CtlError>
      break;
 8002d66:	bf00      	nop
  }

  return ret;
 8002d68:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d6a:	4618      	mov	r0, r3
 8002d6c:	3710      	adds	r7, #16
 8002d6e:	46bd      	mov	sp, r7
 8002d70:	bd80      	pop	{r7, pc}
 8002d72:	bf00      	nop

08002d74 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8002d74:	b580      	push	{r7, lr}
 8002d76:	b084      	sub	sp, #16
 8002d78:	af00      	add	r7, sp, #0
 8002d7a:	6078      	str	r0, [r7, #4]
 8002d7c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8002d7e:	2300      	movs	r3, #0
 8002d80:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8002d82:	683b      	ldr	r3, [r7, #0]
 8002d84:	781b      	ldrb	r3, [r3, #0]
 8002d86:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8002d8a:	2b40      	cmp	r3, #64	@ 0x40
 8002d8c:	d005      	beq.n	8002d9a <USBD_StdItfReq+0x26>
 8002d8e:	2b40      	cmp	r3, #64	@ 0x40
 8002d90:	d852      	bhi.n	8002e38 <USBD_StdItfReq+0xc4>
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d001      	beq.n	8002d9a <USBD_StdItfReq+0x26>
 8002d96:	2b20      	cmp	r3, #32
 8002d98:	d14e      	bne.n	8002e38 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8002da0:	b2db      	uxtb	r3, r3
 8002da2:	3b01      	subs	r3, #1
 8002da4:	2b02      	cmp	r3, #2
 8002da6:	d840      	bhi.n	8002e2a <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8002da8:	683b      	ldr	r3, [r7, #0]
 8002daa:	889b      	ldrh	r3, [r3, #4]
 8002dac:	b2db      	uxtb	r3, r3
 8002dae:	2b01      	cmp	r3, #1
 8002db0:	d836      	bhi.n	8002e20 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 8002db2:	683b      	ldr	r3, [r7, #0]
 8002db4:	889b      	ldrh	r3, [r3, #4]
 8002db6:	b2db      	uxtb	r3, r3
 8002db8:	4619      	mov	r1, r3
 8002dba:	6878      	ldr	r0, [r7, #4]
 8002dbc:	f7ff feda 	bl	8002b74 <USBD_CoreFindIF>
 8002dc0:	4603      	mov	r3, r0
 8002dc2:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8002dc4:	7bbb      	ldrb	r3, [r7, #14]
 8002dc6:	2bff      	cmp	r3, #255	@ 0xff
 8002dc8:	d01d      	beq.n	8002e06 <USBD_StdItfReq+0x92>
 8002dca:	7bbb      	ldrb	r3, [r7, #14]
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d11a      	bne.n	8002e06 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8002dd0:	7bba      	ldrb	r2, [r7, #14]
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	32ae      	adds	r2, #174	@ 0xae
 8002dd6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002dda:	689b      	ldr	r3, [r3, #8]
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d00f      	beq.n	8002e00 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8002de0:	7bba      	ldrb	r2, [r7, #14]
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8002de8:	7bba      	ldrb	r2, [r7, #14]
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	32ae      	adds	r2, #174	@ 0xae
 8002dee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002df2:	689b      	ldr	r3, [r3, #8]
 8002df4:	6839      	ldr	r1, [r7, #0]
 8002df6:	6878      	ldr	r0, [r7, #4]
 8002df8:	4798      	blx	r3
 8002dfa:	4603      	mov	r3, r0
 8002dfc:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8002dfe:	e004      	b.n	8002e0a <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8002e00:	2303      	movs	r3, #3
 8002e02:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8002e04:	e001      	b.n	8002e0a <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 8002e06:	2303      	movs	r3, #3
 8002e08:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8002e0a:	683b      	ldr	r3, [r7, #0]
 8002e0c:	88db      	ldrh	r3, [r3, #6]
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d110      	bne.n	8002e34 <USBD_StdItfReq+0xc0>
 8002e12:	7bfb      	ldrb	r3, [r7, #15]
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d10d      	bne.n	8002e34 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8002e18:	6878      	ldr	r0, [r7, #4]
 8002e1a:	f000 fdfd 	bl	8003a18 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8002e1e:	e009      	b.n	8002e34 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8002e20:	6839      	ldr	r1, [r7, #0]
 8002e22:	6878      	ldr	r0, [r7, #4]
 8002e24:	f000 fd21 	bl	800386a <USBD_CtlError>
          break;
 8002e28:	e004      	b.n	8002e34 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8002e2a:	6839      	ldr	r1, [r7, #0]
 8002e2c:	6878      	ldr	r0, [r7, #4]
 8002e2e:	f000 fd1c 	bl	800386a <USBD_CtlError>
          break;
 8002e32:	e000      	b.n	8002e36 <USBD_StdItfReq+0xc2>
          break;
 8002e34:	bf00      	nop
      }
      break;
 8002e36:	e004      	b.n	8002e42 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8002e38:	6839      	ldr	r1, [r7, #0]
 8002e3a:	6878      	ldr	r0, [r7, #4]
 8002e3c:	f000 fd15 	bl	800386a <USBD_CtlError>
      break;
 8002e40:	bf00      	nop
  }

  return ret;
 8002e42:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e44:	4618      	mov	r0, r3
 8002e46:	3710      	adds	r7, #16
 8002e48:	46bd      	mov	sp, r7
 8002e4a:	bd80      	pop	{r7, pc}

08002e4c <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8002e4c:	b580      	push	{r7, lr}
 8002e4e:	b084      	sub	sp, #16
 8002e50:	af00      	add	r7, sp, #0
 8002e52:	6078      	str	r0, [r7, #4]
 8002e54:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 8002e56:	2300      	movs	r3, #0
 8002e58:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8002e5a:	683b      	ldr	r3, [r7, #0]
 8002e5c:	889b      	ldrh	r3, [r3, #4]
 8002e5e:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8002e60:	683b      	ldr	r3, [r7, #0]
 8002e62:	781b      	ldrb	r3, [r3, #0]
 8002e64:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8002e68:	2b40      	cmp	r3, #64	@ 0x40
 8002e6a:	d007      	beq.n	8002e7c <USBD_StdEPReq+0x30>
 8002e6c:	2b40      	cmp	r3, #64	@ 0x40
 8002e6e:	f200 817f 	bhi.w	8003170 <USBD_StdEPReq+0x324>
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d02a      	beq.n	8002ecc <USBD_StdEPReq+0x80>
 8002e76:	2b20      	cmp	r3, #32
 8002e78:	f040 817a 	bne.w	8003170 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8002e7c:	7bbb      	ldrb	r3, [r7, #14]
 8002e7e:	4619      	mov	r1, r3
 8002e80:	6878      	ldr	r0, [r7, #4]
 8002e82:	f7ff fe84 	bl	8002b8e <USBD_CoreFindEP>
 8002e86:	4603      	mov	r3, r0
 8002e88:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8002e8a:	7b7b      	ldrb	r3, [r7, #13]
 8002e8c:	2bff      	cmp	r3, #255	@ 0xff
 8002e8e:	f000 8174 	beq.w	800317a <USBD_StdEPReq+0x32e>
 8002e92:	7b7b      	ldrb	r3, [r7, #13]
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	f040 8170 	bne.w	800317a <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 8002e9a:	7b7a      	ldrb	r2, [r7, #13]
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 8002ea2:	7b7a      	ldrb	r2, [r7, #13]
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	32ae      	adds	r2, #174	@ 0xae
 8002ea8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002eac:	689b      	ldr	r3, [r3, #8]
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	f000 8163 	beq.w	800317a <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8002eb4:	7b7a      	ldrb	r2, [r7, #13]
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	32ae      	adds	r2, #174	@ 0xae
 8002eba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002ebe:	689b      	ldr	r3, [r3, #8]
 8002ec0:	6839      	ldr	r1, [r7, #0]
 8002ec2:	6878      	ldr	r0, [r7, #4]
 8002ec4:	4798      	blx	r3
 8002ec6:	4603      	mov	r3, r0
 8002ec8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002eca:	e156      	b.n	800317a <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8002ecc:	683b      	ldr	r3, [r7, #0]
 8002ece:	785b      	ldrb	r3, [r3, #1]
 8002ed0:	2b03      	cmp	r3, #3
 8002ed2:	d008      	beq.n	8002ee6 <USBD_StdEPReq+0x9a>
 8002ed4:	2b03      	cmp	r3, #3
 8002ed6:	f300 8145 	bgt.w	8003164 <USBD_StdEPReq+0x318>
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	f000 809b 	beq.w	8003016 <USBD_StdEPReq+0x1ca>
 8002ee0:	2b01      	cmp	r3, #1
 8002ee2:	d03c      	beq.n	8002f5e <USBD_StdEPReq+0x112>
 8002ee4:	e13e      	b.n	8003164 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8002eec:	b2db      	uxtb	r3, r3
 8002eee:	2b02      	cmp	r3, #2
 8002ef0:	d002      	beq.n	8002ef8 <USBD_StdEPReq+0xac>
 8002ef2:	2b03      	cmp	r3, #3
 8002ef4:	d016      	beq.n	8002f24 <USBD_StdEPReq+0xd8>
 8002ef6:	e02c      	b.n	8002f52 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8002ef8:	7bbb      	ldrb	r3, [r7, #14]
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d00d      	beq.n	8002f1a <USBD_StdEPReq+0xce>
 8002efe:	7bbb      	ldrb	r3, [r7, #14]
 8002f00:	2b80      	cmp	r3, #128	@ 0x80
 8002f02:	d00a      	beq.n	8002f1a <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8002f04:	7bbb      	ldrb	r3, [r7, #14]
 8002f06:	4619      	mov	r1, r3
 8002f08:	6878      	ldr	r0, [r7, #4]
 8002f0a:	f001 f969 	bl	80041e0 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8002f0e:	2180      	movs	r1, #128	@ 0x80
 8002f10:	6878      	ldr	r0, [r7, #4]
 8002f12:	f001 f965 	bl	80041e0 <USBD_LL_StallEP>
 8002f16:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8002f18:	e020      	b.n	8002f5c <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8002f1a:	6839      	ldr	r1, [r7, #0]
 8002f1c:	6878      	ldr	r0, [r7, #4]
 8002f1e:	f000 fca4 	bl	800386a <USBD_CtlError>
              break;
 8002f22:	e01b      	b.n	8002f5c <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8002f24:	683b      	ldr	r3, [r7, #0]
 8002f26:	885b      	ldrh	r3, [r3, #2]
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d10e      	bne.n	8002f4a <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8002f2c:	7bbb      	ldrb	r3, [r7, #14]
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d00b      	beq.n	8002f4a <USBD_StdEPReq+0xfe>
 8002f32:	7bbb      	ldrb	r3, [r7, #14]
 8002f34:	2b80      	cmp	r3, #128	@ 0x80
 8002f36:	d008      	beq.n	8002f4a <USBD_StdEPReq+0xfe>
 8002f38:	683b      	ldr	r3, [r7, #0]
 8002f3a:	88db      	ldrh	r3, [r3, #6]
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d104      	bne.n	8002f4a <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8002f40:	7bbb      	ldrb	r3, [r7, #14]
 8002f42:	4619      	mov	r1, r3
 8002f44:	6878      	ldr	r0, [r7, #4]
 8002f46:	f001 f94b 	bl	80041e0 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8002f4a:	6878      	ldr	r0, [r7, #4]
 8002f4c:	f000 fd64 	bl	8003a18 <USBD_CtlSendStatus>

              break;
 8002f50:	e004      	b.n	8002f5c <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 8002f52:	6839      	ldr	r1, [r7, #0]
 8002f54:	6878      	ldr	r0, [r7, #4]
 8002f56:	f000 fc88 	bl	800386a <USBD_CtlError>
              break;
 8002f5a:	bf00      	nop
          }
          break;
 8002f5c:	e107      	b.n	800316e <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8002f64:	b2db      	uxtb	r3, r3
 8002f66:	2b02      	cmp	r3, #2
 8002f68:	d002      	beq.n	8002f70 <USBD_StdEPReq+0x124>
 8002f6a:	2b03      	cmp	r3, #3
 8002f6c:	d016      	beq.n	8002f9c <USBD_StdEPReq+0x150>
 8002f6e:	e04b      	b.n	8003008 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8002f70:	7bbb      	ldrb	r3, [r7, #14]
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d00d      	beq.n	8002f92 <USBD_StdEPReq+0x146>
 8002f76:	7bbb      	ldrb	r3, [r7, #14]
 8002f78:	2b80      	cmp	r3, #128	@ 0x80
 8002f7a:	d00a      	beq.n	8002f92 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8002f7c:	7bbb      	ldrb	r3, [r7, #14]
 8002f7e:	4619      	mov	r1, r3
 8002f80:	6878      	ldr	r0, [r7, #4]
 8002f82:	f001 f92d 	bl	80041e0 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8002f86:	2180      	movs	r1, #128	@ 0x80
 8002f88:	6878      	ldr	r0, [r7, #4]
 8002f8a:	f001 f929 	bl	80041e0 <USBD_LL_StallEP>
 8002f8e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8002f90:	e040      	b.n	8003014 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 8002f92:	6839      	ldr	r1, [r7, #0]
 8002f94:	6878      	ldr	r0, [r7, #4]
 8002f96:	f000 fc68 	bl	800386a <USBD_CtlError>
              break;
 8002f9a:	e03b      	b.n	8003014 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8002f9c:	683b      	ldr	r3, [r7, #0]
 8002f9e:	885b      	ldrh	r3, [r3, #2]
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d136      	bne.n	8003012 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8002fa4:	7bbb      	ldrb	r3, [r7, #14]
 8002fa6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d004      	beq.n	8002fb8 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8002fae:	7bbb      	ldrb	r3, [r7, #14]
 8002fb0:	4619      	mov	r1, r3
 8002fb2:	6878      	ldr	r0, [r7, #4]
 8002fb4:	f001 f933 	bl	800421e <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8002fb8:	6878      	ldr	r0, [r7, #4]
 8002fba:	f000 fd2d 	bl	8003a18 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8002fbe:	7bbb      	ldrb	r3, [r7, #14]
 8002fc0:	4619      	mov	r1, r3
 8002fc2:	6878      	ldr	r0, [r7, #4]
 8002fc4:	f7ff fde3 	bl	8002b8e <USBD_CoreFindEP>
 8002fc8:	4603      	mov	r3, r0
 8002fca:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8002fcc:	7b7b      	ldrb	r3, [r7, #13]
 8002fce:	2bff      	cmp	r3, #255	@ 0xff
 8002fd0:	d01f      	beq.n	8003012 <USBD_StdEPReq+0x1c6>
 8002fd2:	7b7b      	ldrb	r3, [r7, #13]
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d11c      	bne.n	8003012 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8002fd8:	7b7a      	ldrb	r2, [r7, #13]
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8002fe0:	7b7a      	ldrb	r2, [r7, #13]
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	32ae      	adds	r2, #174	@ 0xae
 8002fe6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002fea:	689b      	ldr	r3, [r3, #8]
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d010      	beq.n	8003012 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8002ff0:	7b7a      	ldrb	r2, [r7, #13]
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	32ae      	adds	r2, #174	@ 0xae
 8002ff6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002ffa:	689b      	ldr	r3, [r3, #8]
 8002ffc:	6839      	ldr	r1, [r7, #0]
 8002ffe:	6878      	ldr	r0, [r7, #4]
 8003000:	4798      	blx	r3
 8003002:	4603      	mov	r3, r0
 8003004:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 8003006:	e004      	b.n	8003012 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8003008:	6839      	ldr	r1, [r7, #0]
 800300a:	6878      	ldr	r0, [r7, #4]
 800300c:	f000 fc2d 	bl	800386a <USBD_CtlError>
              break;
 8003010:	e000      	b.n	8003014 <USBD_StdEPReq+0x1c8>
              break;
 8003012:	bf00      	nop
          }
          break;
 8003014:	e0ab      	b.n	800316e <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800301c:	b2db      	uxtb	r3, r3
 800301e:	2b02      	cmp	r3, #2
 8003020:	d002      	beq.n	8003028 <USBD_StdEPReq+0x1dc>
 8003022:	2b03      	cmp	r3, #3
 8003024:	d032      	beq.n	800308c <USBD_StdEPReq+0x240>
 8003026:	e097      	b.n	8003158 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8003028:	7bbb      	ldrb	r3, [r7, #14]
 800302a:	2b00      	cmp	r3, #0
 800302c:	d007      	beq.n	800303e <USBD_StdEPReq+0x1f2>
 800302e:	7bbb      	ldrb	r3, [r7, #14]
 8003030:	2b80      	cmp	r3, #128	@ 0x80
 8003032:	d004      	beq.n	800303e <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8003034:	6839      	ldr	r1, [r7, #0]
 8003036:	6878      	ldr	r0, [r7, #4]
 8003038:	f000 fc17 	bl	800386a <USBD_CtlError>
                break;
 800303c:	e091      	b.n	8003162 <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800303e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8003042:	2b00      	cmp	r3, #0
 8003044:	da0b      	bge.n	800305e <USBD_StdEPReq+0x212>
 8003046:	7bbb      	ldrb	r3, [r7, #14]
 8003048:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800304c:	4613      	mov	r3, r2
 800304e:	009b      	lsls	r3, r3, #2
 8003050:	4413      	add	r3, r2
 8003052:	009b      	lsls	r3, r3, #2
 8003054:	3310      	adds	r3, #16
 8003056:	687a      	ldr	r2, [r7, #4]
 8003058:	4413      	add	r3, r2
 800305a:	3304      	adds	r3, #4
 800305c:	e00b      	b.n	8003076 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800305e:	7bbb      	ldrb	r3, [r7, #14]
 8003060:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8003064:	4613      	mov	r3, r2
 8003066:	009b      	lsls	r3, r3, #2
 8003068:	4413      	add	r3, r2
 800306a:	009b      	lsls	r3, r3, #2
 800306c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8003070:	687a      	ldr	r2, [r7, #4]
 8003072:	4413      	add	r3, r2
 8003074:	3304      	adds	r3, #4
 8003076:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8003078:	68bb      	ldr	r3, [r7, #8]
 800307a:	2200      	movs	r2, #0
 800307c:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800307e:	68bb      	ldr	r3, [r7, #8]
 8003080:	2202      	movs	r2, #2
 8003082:	4619      	mov	r1, r3
 8003084:	6878      	ldr	r0, [r7, #4]
 8003086:	f000 fc6d 	bl	8003964 <USBD_CtlSendData>
              break;
 800308a:	e06a      	b.n	8003162 <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800308c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8003090:	2b00      	cmp	r3, #0
 8003092:	da11      	bge.n	80030b8 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8003094:	7bbb      	ldrb	r3, [r7, #14]
 8003096:	f003 020f 	and.w	r2, r3, #15
 800309a:	6879      	ldr	r1, [r7, #4]
 800309c:	4613      	mov	r3, r2
 800309e:	009b      	lsls	r3, r3, #2
 80030a0:	4413      	add	r3, r2
 80030a2:	009b      	lsls	r3, r3, #2
 80030a4:	440b      	add	r3, r1
 80030a6:	3324      	adds	r3, #36	@ 0x24
 80030a8:	881b      	ldrh	r3, [r3, #0]
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d117      	bne.n	80030de <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 80030ae:	6839      	ldr	r1, [r7, #0]
 80030b0:	6878      	ldr	r0, [r7, #4]
 80030b2:	f000 fbda 	bl	800386a <USBD_CtlError>
                  break;
 80030b6:	e054      	b.n	8003162 <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 80030b8:	7bbb      	ldrb	r3, [r7, #14]
 80030ba:	f003 020f 	and.w	r2, r3, #15
 80030be:	6879      	ldr	r1, [r7, #4]
 80030c0:	4613      	mov	r3, r2
 80030c2:	009b      	lsls	r3, r3, #2
 80030c4:	4413      	add	r3, r2
 80030c6:	009b      	lsls	r3, r3, #2
 80030c8:	440b      	add	r3, r1
 80030ca:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 80030ce:	881b      	ldrh	r3, [r3, #0]
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d104      	bne.n	80030de <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 80030d4:	6839      	ldr	r1, [r7, #0]
 80030d6:	6878      	ldr	r0, [r7, #4]
 80030d8:	f000 fbc7 	bl	800386a <USBD_CtlError>
                  break;
 80030dc:	e041      	b.n	8003162 <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80030de:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	da0b      	bge.n	80030fe <USBD_StdEPReq+0x2b2>
 80030e6:	7bbb      	ldrb	r3, [r7, #14]
 80030e8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80030ec:	4613      	mov	r3, r2
 80030ee:	009b      	lsls	r3, r3, #2
 80030f0:	4413      	add	r3, r2
 80030f2:	009b      	lsls	r3, r3, #2
 80030f4:	3310      	adds	r3, #16
 80030f6:	687a      	ldr	r2, [r7, #4]
 80030f8:	4413      	add	r3, r2
 80030fa:	3304      	adds	r3, #4
 80030fc:	e00b      	b.n	8003116 <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80030fe:	7bbb      	ldrb	r3, [r7, #14]
 8003100:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8003104:	4613      	mov	r3, r2
 8003106:	009b      	lsls	r3, r3, #2
 8003108:	4413      	add	r3, r2
 800310a:	009b      	lsls	r3, r3, #2
 800310c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8003110:	687a      	ldr	r2, [r7, #4]
 8003112:	4413      	add	r3, r2
 8003114:	3304      	adds	r3, #4
 8003116:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8003118:	7bbb      	ldrb	r3, [r7, #14]
 800311a:	2b00      	cmp	r3, #0
 800311c:	d002      	beq.n	8003124 <USBD_StdEPReq+0x2d8>
 800311e:	7bbb      	ldrb	r3, [r7, #14]
 8003120:	2b80      	cmp	r3, #128	@ 0x80
 8003122:	d103      	bne.n	800312c <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 8003124:	68bb      	ldr	r3, [r7, #8]
 8003126:	2200      	movs	r2, #0
 8003128:	601a      	str	r2, [r3, #0]
 800312a:	e00e      	b.n	800314a <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800312c:	7bbb      	ldrb	r3, [r7, #14]
 800312e:	4619      	mov	r1, r3
 8003130:	6878      	ldr	r0, [r7, #4]
 8003132:	f001 f893 	bl	800425c <USBD_LL_IsStallEP>
 8003136:	4603      	mov	r3, r0
 8003138:	2b00      	cmp	r3, #0
 800313a:	d003      	beq.n	8003144 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 800313c:	68bb      	ldr	r3, [r7, #8]
 800313e:	2201      	movs	r2, #1
 8003140:	601a      	str	r2, [r3, #0]
 8003142:	e002      	b.n	800314a <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 8003144:	68bb      	ldr	r3, [r7, #8]
 8003146:	2200      	movs	r2, #0
 8003148:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800314a:	68bb      	ldr	r3, [r7, #8]
 800314c:	2202      	movs	r2, #2
 800314e:	4619      	mov	r1, r3
 8003150:	6878      	ldr	r0, [r7, #4]
 8003152:	f000 fc07 	bl	8003964 <USBD_CtlSendData>
              break;
 8003156:	e004      	b.n	8003162 <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 8003158:	6839      	ldr	r1, [r7, #0]
 800315a:	6878      	ldr	r0, [r7, #4]
 800315c:	f000 fb85 	bl	800386a <USBD_CtlError>
              break;
 8003160:	bf00      	nop
          }
          break;
 8003162:	e004      	b.n	800316e <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 8003164:	6839      	ldr	r1, [r7, #0]
 8003166:	6878      	ldr	r0, [r7, #4]
 8003168:	f000 fb7f 	bl	800386a <USBD_CtlError>
          break;
 800316c:	bf00      	nop
      }
      break;
 800316e:	e005      	b.n	800317c <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 8003170:	6839      	ldr	r1, [r7, #0]
 8003172:	6878      	ldr	r0, [r7, #4]
 8003174:	f000 fb79 	bl	800386a <USBD_CtlError>
      break;
 8003178:	e000      	b.n	800317c <USBD_StdEPReq+0x330>
      break;
 800317a:	bf00      	nop
  }

  return ret;
 800317c:	7bfb      	ldrb	r3, [r7, #15]
}
 800317e:	4618      	mov	r0, r3
 8003180:	3710      	adds	r7, #16
 8003182:	46bd      	mov	sp, r7
 8003184:	bd80      	pop	{r7, pc}
	...

08003188 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8003188:	b580      	push	{r7, lr}
 800318a:	b084      	sub	sp, #16
 800318c:	af00      	add	r7, sp, #0
 800318e:	6078      	str	r0, [r7, #4]
 8003190:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8003192:	2300      	movs	r3, #0
 8003194:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8003196:	2300      	movs	r3, #0
 8003198:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800319a:	2300      	movs	r3, #0
 800319c:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800319e:	683b      	ldr	r3, [r7, #0]
 80031a0:	885b      	ldrh	r3, [r3, #2]
 80031a2:	0a1b      	lsrs	r3, r3, #8
 80031a4:	b29b      	uxth	r3, r3
 80031a6:	3b01      	subs	r3, #1
 80031a8:	2b0e      	cmp	r3, #14
 80031aa:	f200 8152 	bhi.w	8003452 <USBD_GetDescriptor+0x2ca>
 80031ae:	a201      	add	r2, pc, #4	@ (adr r2, 80031b4 <USBD_GetDescriptor+0x2c>)
 80031b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031b4:	08003225 	.word	0x08003225
 80031b8:	0800323d 	.word	0x0800323d
 80031bc:	0800327d 	.word	0x0800327d
 80031c0:	08003453 	.word	0x08003453
 80031c4:	08003453 	.word	0x08003453
 80031c8:	080033f3 	.word	0x080033f3
 80031cc:	0800341f 	.word	0x0800341f
 80031d0:	08003453 	.word	0x08003453
 80031d4:	08003453 	.word	0x08003453
 80031d8:	08003453 	.word	0x08003453
 80031dc:	08003453 	.word	0x08003453
 80031e0:	08003453 	.word	0x08003453
 80031e4:	08003453 	.word	0x08003453
 80031e8:	08003453 	.word	0x08003453
 80031ec:	080031f1 	.word	0x080031f1
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80031f6:	69db      	ldr	r3, [r3, #28]
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d00b      	beq.n	8003214 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8003202:	69db      	ldr	r3, [r3, #28]
 8003204:	687a      	ldr	r2, [r7, #4]
 8003206:	7c12      	ldrb	r2, [r2, #16]
 8003208:	f107 0108 	add.w	r1, r7, #8
 800320c:	4610      	mov	r0, r2
 800320e:	4798      	blx	r3
 8003210:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8003212:	e126      	b.n	8003462 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8003214:	6839      	ldr	r1, [r7, #0]
 8003216:	6878      	ldr	r0, [r7, #4]
 8003218:	f000 fb27 	bl	800386a <USBD_CtlError>
        err++;
 800321c:	7afb      	ldrb	r3, [r7, #11]
 800321e:	3301      	adds	r3, #1
 8003220:	72fb      	strb	r3, [r7, #11]
      break;
 8003222:	e11e      	b.n	8003462 <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	687a      	ldr	r2, [r7, #4]
 800322e:	7c12      	ldrb	r2, [r2, #16]
 8003230:	f107 0108 	add.w	r1, r7, #8
 8003234:	4610      	mov	r0, r2
 8003236:	4798      	blx	r3
 8003238:	60f8      	str	r0, [r7, #12]
      break;
 800323a:	e112      	b.n	8003462 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	7c1b      	ldrb	r3, [r3, #16]
 8003240:	2b00      	cmp	r3, #0
 8003242:	d10d      	bne.n	8003260 <USBD_GetDescriptor+0xd8>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800324a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800324c:	f107 0208 	add.w	r2, r7, #8
 8003250:	4610      	mov	r0, r2
 8003252:	4798      	blx	r3
 8003254:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	3301      	adds	r3, #1
 800325a:	2202      	movs	r2, #2
 800325c:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800325e:	e100      	b.n	8003462 <USBD_GetDescriptor+0x2da>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8003266:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003268:	f107 0208 	add.w	r2, r7, #8
 800326c:	4610      	mov	r0, r2
 800326e:	4798      	blx	r3
 8003270:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	3301      	adds	r3, #1
 8003276:	2202      	movs	r2, #2
 8003278:	701a      	strb	r2, [r3, #0]
      break;
 800327a:	e0f2      	b.n	8003462 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800327c:	683b      	ldr	r3, [r7, #0]
 800327e:	885b      	ldrh	r3, [r3, #2]
 8003280:	b2db      	uxtb	r3, r3
 8003282:	2b05      	cmp	r3, #5
 8003284:	f200 80ac 	bhi.w	80033e0 <USBD_GetDescriptor+0x258>
 8003288:	a201      	add	r2, pc, #4	@ (adr r2, 8003290 <USBD_GetDescriptor+0x108>)
 800328a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800328e:	bf00      	nop
 8003290:	080032a9 	.word	0x080032a9
 8003294:	080032dd 	.word	0x080032dd
 8003298:	08003311 	.word	0x08003311
 800329c:	08003345 	.word	0x08003345
 80032a0:	08003379 	.word	0x08003379
 80032a4:	080033ad 	.word	0x080033ad
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80032ae:	685b      	ldr	r3, [r3, #4]
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d00b      	beq.n	80032cc <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80032ba:	685b      	ldr	r3, [r3, #4]
 80032bc:	687a      	ldr	r2, [r7, #4]
 80032be:	7c12      	ldrb	r2, [r2, #16]
 80032c0:	f107 0108 	add.w	r1, r7, #8
 80032c4:	4610      	mov	r0, r2
 80032c6:	4798      	blx	r3
 80032c8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80032ca:	e091      	b.n	80033f0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80032cc:	6839      	ldr	r1, [r7, #0]
 80032ce:	6878      	ldr	r0, [r7, #4]
 80032d0:	f000 facb 	bl	800386a <USBD_CtlError>
            err++;
 80032d4:	7afb      	ldrb	r3, [r7, #11]
 80032d6:	3301      	adds	r3, #1
 80032d8:	72fb      	strb	r3, [r7, #11]
          break;
 80032da:	e089      	b.n	80033f0 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80032e2:	689b      	ldr	r3, [r3, #8]
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d00b      	beq.n	8003300 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80032ee:	689b      	ldr	r3, [r3, #8]
 80032f0:	687a      	ldr	r2, [r7, #4]
 80032f2:	7c12      	ldrb	r2, [r2, #16]
 80032f4:	f107 0108 	add.w	r1, r7, #8
 80032f8:	4610      	mov	r0, r2
 80032fa:	4798      	blx	r3
 80032fc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80032fe:	e077      	b.n	80033f0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8003300:	6839      	ldr	r1, [r7, #0]
 8003302:	6878      	ldr	r0, [r7, #4]
 8003304:	f000 fab1 	bl	800386a <USBD_CtlError>
            err++;
 8003308:	7afb      	ldrb	r3, [r7, #11]
 800330a:	3301      	adds	r3, #1
 800330c:	72fb      	strb	r3, [r7, #11]
          break;
 800330e:	e06f      	b.n	80033f0 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8003316:	68db      	ldr	r3, [r3, #12]
 8003318:	2b00      	cmp	r3, #0
 800331a:	d00b      	beq.n	8003334 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8003322:	68db      	ldr	r3, [r3, #12]
 8003324:	687a      	ldr	r2, [r7, #4]
 8003326:	7c12      	ldrb	r2, [r2, #16]
 8003328:	f107 0108 	add.w	r1, r7, #8
 800332c:	4610      	mov	r0, r2
 800332e:	4798      	blx	r3
 8003330:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8003332:	e05d      	b.n	80033f0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8003334:	6839      	ldr	r1, [r7, #0]
 8003336:	6878      	ldr	r0, [r7, #4]
 8003338:	f000 fa97 	bl	800386a <USBD_CtlError>
            err++;
 800333c:	7afb      	ldrb	r3, [r7, #11]
 800333e:	3301      	adds	r3, #1
 8003340:	72fb      	strb	r3, [r7, #11]
          break;
 8003342:	e055      	b.n	80033f0 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800334a:	691b      	ldr	r3, [r3, #16]
 800334c:	2b00      	cmp	r3, #0
 800334e:	d00b      	beq.n	8003368 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8003356:	691b      	ldr	r3, [r3, #16]
 8003358:	687a      	ldr	r2, [r7, #4]
 800335a:	7c12      	ldrb	r2, [r2, #16]
 800335c:	f107 0108 	add.w	r1, r7, #8
 8003360:	4610      	mov	r0, r2
 8003362:	4798      	blx	r3
 8003364:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8003366:	e043      	b.n	80033f0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8003368:	6839      	ldr	r1, [r7, #0]
 800336a:	6878      	ldr	r0, [r7, #4]
 800336c:	f000 fa7d 	bl	800386a <USBD_CtlError>
            err++;
 8003370:	7afb      	ldrb	r3, [r7, #11]
 8003372:	3301      	adds	r3, #1
 8003374:	72fb      	strb	r3, [r7, #11]
          break;
 8003376:	e03b      	b.n	80033f0 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800337e:	695b      	ldr	r3, [r3, #20]
 8003380:	2b00      	cmp	r3, #0
 8003382:	d00b      	beq.n	800339c <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800338a:	695b      	ldr	r3, [r3, #20]
 800338c:	687a      	ldr	r2, [r7, #4]
 800338e:	7c12      	ldrb	r2, [r2, #16]
 8003390:	f107 0108 	add.w	r1, r7, #8
 8003394:	4610      	mov	r0, r2
 8003396:	4798      	blx	r3
 8003398:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800339a:	e029      	b.n	80033f0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800339c:	6839      	ldr	r1, [r7, #0]
 800339e:	6878      	ldr	r0, [r7, #4]
 80033a0:	f000 fa63 	bl	800386a <USBD_CtlError>
            err++;
 80033a4:	7afb      	ldrb	r3, [r7, #11]
 80033a6:	3301      	adds	r3, #1
 80033a8:	72fb      	strb	r3, [r7, #11]
          break;
 80033aa:	e021      	b.n	80033f0 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80033b2:	699b      	ldr	r3, [r3, #24]
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d00b      	beq.n	80033d0 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80033be:	699b      	ldr	r3, [r3, #24]
 80033c0:	687a      	ldr	r2, [r7, #4]
 80033c2:	7c12      	ldrb	r2, [r2, #16]
 80033c4:	f107 0108 	add.w	r1, r7, #8
 80033c8:	4610      	mov	r0, r2
 80033ca:	4798      	blx	r3
 80033cc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80033ce:	e00f      	b.n	80033f0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80033d0:	6839      	ldr	r1, [r7, #0]
 80033d2:	6878      	ldr	r0, [r7, #4]
 80033d4:	f000 fa49 	bl	800386a <USBD_CtlError>
            err++;
 80033d8:	7afb      	ldrb	r3, [r7, #11]
 80033da:	3301      	adds	r3, #1
 80033dc:	72fb      	strb	r3, [r7, #11]
          break;
 80033de:	e007      	b.n	80033f0 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 80033e0:	6839      	ldr	r1, [r7, #0]
 80033e2:	6878      	ldr	r0, [r7, #4]
 80033e4:	f000 fa41 	bl	800386a <USBD_CtlError>
          err++;
 80033e8:	7afb      	ldrb	r3, [r7, #11]
 80033ea:	3301      	adds	r3, #1
 80033ec:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 80033ee:	bf00      	nop
      }
      break;
 80033f0:	e037      	b.n	8003462 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	7c1b      	ldrb	r3, [r3, #16]
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d109      	bne.n	800340e <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8003400:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003402:	f107 0208 	add.w	r2, r7, #8
 8003406:	4610      	mov	r0, r2
 8003408:	4798      	blx	r3
 800340a:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800340c:	e029      	b.n	8003462 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800340e:	6839      	ldr	r1, [r7, #0]
 8003410:	6878      	ldr	r0, [r7, #4]
 8003412:	f000 fa2a 	bl	800386a <USBD_CtlError>
        err++;
 8003416:	7afb      	ldrb	r3, [r7, #11]
 8003418:	3301      	adds	r3, #1
 800341a:	72fb      	strb	r3, [r7, #11]
      break;
 800341c:	e021      	b.n	8003462 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	7c1b      	ldrb	r3, [r3, #16]
 8003422:	2b00      	cmp	r3, #0
 8003424:	d10d      	bne.n	8003442 <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800342c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800342e:	f107 0208 	add.w	r2, r7, #8
 8003432:	4610      	mov	r0, r2
 8003434:	4798      	blx	r3
 8003436:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	3301      	adds	r3, #1
 800343c:	2207      	movs	r2, #7
 800343e:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8003440:	e00f      	b.n	8003462 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8003442:	6839      	ldr	r1, [r7, #0]
 8003444:	6878      	ldr	r0, [r7, #4]
 8003446:	f000 fa10 	bl	800386a <USBD_CtlError>
        err++;
 800344a:	7afb      	ldrb	r3, [r7, #11]
 800344c:	3301      	adds	r3, #1
 800344e:	72fb      	strb	r3, [r7, #11]
      break;
 8003450:	e007      	b.n	8003462 <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 8003452:	6839      	ldr	r1, [r7, #0]
 8003454:	6878      	ldr	r0, [r7, #4]
 8003456:	f000 fa08 	bl	800386a <USBD_CtlError>
      err++;
 800345a:	7afb      	ldrb	r3, [r7, #11]
 800345c:	3301      	adds	r3, #1
 800345e:	72fb      	strb	r3, [r7, #11]
      break;
 8003460:	bf00      	nop
  }

  if (err != 0U)
 8003462:	7afb      	ldrb	r3, [r7, #11]
 8003464:	2b00      	cmp	r3, #0
 8003466:	d11e      	bne.n	80034a6 <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 8003468:	683b      	ldr	r3, [r7, #0]
 800346a:	88db      	ldrh	r3, [r3, #6]
 800346c:	2b00      	cmp	r3, #0
 800346e:	d016      	beq.n	800349e <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 8003470:	893b      	ldrh	r3, [r7, #8]
 8003472:	2b00      	cmp	r3, #0
 8003474:	d00e      	beq.n	8003494 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 8003476:	683b      	ldr	r3, [r7, #0]
 8003478:	88da      	ldrh	r2, [r3, #6]
 800347a:	893b      	ldrh	r3, [r7, #8]
 800347c:	4293      	cmp	r3, r2
 800347e:	bf28      	it	cs
 8003480:	4613      	movcs	r3, r2
 8003482:	b29b      	uxth	r3, r3
 8003484:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8003486:	893b      	ldrh	r3, [r7, #8]
 8003488:	461a      	mov	r2, r3
 800348a:	68f9      	ldr	r1, [r7, #12]
 800348c:	6878      	ldr	r0, [r7, #4]
 800348e:	f000 fa69 	bl	8003964 <USBD_CtlSendData>
 8003492:	e009      	b.n	80034a8 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8003494:	6839      	ldr	r1, [r7, #0]
 8003496:	6878      	ldr	r0, [r7, #4]
 8003498:	f000 f9e7 	bl	800386a <USBD_CtlError>
 800349c:	e004      	b.n	80034a8 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800349e:	6878      	ldr	r0, [r7, #4]
 80034a0:	f000 faba 	bl	8003a18 <USBD_CtlSendStatus>
 80034a4:	e000      	b.n	80034a8 <USBD_GetDescriptor+0x320>
    return;
 80034a6:	bf00      	nop
  }
}
 80034a8:	3710      	adds	r7, #16
 80034aa:	46bd      	mov	sp, r7
 80034ac:	bd80      	pop	{r7, pc}
 80034ae:	bf00      	nop

080034b0 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80034b0:	b580      	push	{r7, lr}
 80034b2:	b084      	sub	sp, #16
 80034b4:	af00      	add	r7, sp, #0
 80034b6:	6078      	str	r0, [r7, #4]
 80034b8:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 80034ba:	683b      	ldr	r3, [r7, #0]
 80034bc:	889b      	ldrh	r3, [r3, #4]
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d131      	bne.n	8003526 <USBD_SetAddress+0x76>
 80034c2:	683b      	ldr	r3, [r7, #0]
 80034c4:	88db      	ldrh	r3, [r3, #6]
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d12d      	bne.n	8003526 <USBD_SetAddress+0x76>
 80034ca:	683b      	ldr	r3, [r7, #0]
 80034cc:	885b      	ldrh	r3, [r3, #2]
 80034ce:	2b7f      	cmp	r3, #127	@ 0x7f
 80034d0:	d829      	bhi.n	8003526 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 80034d2:	683b      	ldr	r3, [r7, #0]
 80034d4:	885b      	ldrh	r3, [r3, #2]
 80034d6:	b2db      	uxtb	r3, r3
 80034d8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80034dc:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80034e4:	b2db      	uxtb	r3, r3
 80034e6:	2b03      	cmp	r3, #3
 80034e8:	d104      	bne.n	80034f4 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 80034ea:	6839      	ldr	r1, [r7, #0]
 80034ec:	6878      	ldr	r0, [r7, #4]
 80034ee:	f000 f9bc 	bl	800386a <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80034f2:	e01d      	b.n	8003530 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	7bfa      	ldrb	r2, [r7, #15]
 80034f8:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 80034fc:	7bfb      	ldrb	r3, [r7, #15]
 80034fe:	4619      	mov	r1, r3
 8003500:	6878      	ldr	r0, [r7, #4]
 8003502:	f000 fed7 	bl	80042b4 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8003506:	6878      	ldr	r0, [r7, #4]
 8003508:	f000 fa86 	bl	8003a18 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800350c:	7bfb      	ldrb	r3, [r7, #15]
 800350e:	2b00      	cmp	r3, #0
 8003510:	d004      	beq.n	800351c <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	2202      	movs	r2, #2
 8003516:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800351a:	e009      	b.n	8003530 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	2201      	movs	r2, #1
 8003520:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8003524:	e004      	b.n	8003530 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8003526:	6839      	ldr	r1, [r7, #0]
 8003528:	6878      	ldr	r0, [r7, #4]
 800352a:	f000 f99e 	bl	800386a <USBD_CtlError>
  }
}
 800352e:	bf00      	nop
 8003530:	bf00      	nop
 8003532:	3710      	adds	r7, #16
 8003534:	46bd      	mov	sp, r7
 8003536:	bd80      	pop	{r7, pc}

08003538 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8003538:	b580      	push	{r7, lr}
 800353a:	b084      	sub	sp, #16
 800353c:	af00      	add	r7, sp, #0
 800353e:	6078      	str	r0, [r7, #4]
 8003540:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8003542:	2300      	movs	r3, #0
 8003544:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8003546:	683b      	ldr	r3, [r7, #0]
 8003548:	885b      	ldrh	r3, [r3, #2]
 800354a:	b2da      	uxtb	r2, r3
 800354c:	4b4e      	ldr	r3, [pc, #312]	@ (8003688 <USBD_SetConfig+0x150>)
 800354e:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8003550:	4b4d      	ldr	r3, [pc, #308]	@ (8003688 <USBD_SetConfig+0x150>)
 8003552:	781b      	ldrb	r3, [r3, #0]
 8003554:	2b01      	cmp	r3, #1
 8003556:	d905      	bls.n	8003564 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8003558:	6839      	ldr	r1, [r7, #0]
 800355a:	6878      	ldr	r0, [r7, #4]
 800355c:	f000 f985 	bl	800386a <USBD_CtlError>
    return USBD_FAIL;
 8003560:	2303      	movs	r3, #3
 8003562:	e08c      	b.n	800367e <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800356a:	b2db      	uxtb	r3, r3
 800356c:	2b02      	cmp	r3, #2
 800356e:	d002      	beq.n	8003576 <USBD_SetConfig+0x3e>
 8003570:	2b03      	cmp	r3, #3
 8003572:	d029      	beq.n	80035c8 <USBD_SetConfig+0x90>
 8003574:	e075      	b.n	8003662 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8003576:	4b44      	ldr	r3, [pc, #272]	@ (8003688 <USBD_SetConfig+0x150>)
 8003578:	781b      	ldrb	r3, [r3, #0]
 800357a:	2b00      	cmp	r3, #0
 800357c:	d020      	beq.n	80035c0 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800357e:	4b42      	ldr	r3, [pc, #264]	@ (8003688 <USBD_SetConfig+0x150>)
 8003580:	781b      	ldrb	r3, [r3, #0]
 8003582:	461a      	mov	r2, r3
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8003588:	4b3f      	ldr	r3, [pc, #252]	@ (8003688 <USBD_SetConfig+0x150>)
 800358a:	781b      	ldrb	r3, [r3, #0]
 800358c:	4619      	mov	r1, r3
 800358e:	6878      	ldr	r0, [r7, #4]
 8003590:	f7fe ffb8 	bl	8002504 <USBD_SetClassConfig>
 8003594:	4603      	mov	r3, r0
 8003596:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8003598:	7bfb      	ldrb	r3, [r7, #15]
 800359a:	2b00      	cmp	r3, #0
 800359c:	d008      	beq.n	80035b0 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800359e:	6839      	ldr	r1, [r7, #0]
 80035a0:	6878      	ldr	r0, [r7, #4]
 80035a2:	f000 f962 	bl	800386a <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	2202      	movs	r2, #2
 80035aa:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 80035ae:	e065      	b.n	800367c <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 80035b0:	6878      	ldr	r0, [r7, #4]
 80035b2:	f000 fa31 	bl	8003a18 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	2203      	movs	r2, #3
 80035ba:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 80035be:	e05d      	b.n	800367c <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 80035c0:	6878      	ldr	r0, [r7, #4]
 80035c2:	f000 fa29 	bl	8003a18 <USBD_CtlSendStatus>
      break;
 80035c6:	e059      	b.n	800367c <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 80035c8:	4b2f      	ldr	r3, [pc, #188]	@ (8003688 <USBD_SetConfig+0x150>)
 80035ca:	781b      	ldrb	r3, [r3, #0]
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d112      	bne.n	80035f6 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	2202      	movs	r2, #2
 80035d4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 80035d8:	4b2b      	ldr	r3, [pc, #172]	@ (8003688 <USBD_SetConfig+0x150>)
 80035da:	781b      	ldrb	r3, [r3, #0]
 80035dc:	461a      	mov	r2, r3
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 80035e2:	4b29      	ldr	r3, [pc, #164]	@ (8003688 <USBD_SetConfig+0x150>)
 80035e4:	781b      	ldrb	r3, [r3, #0]
 80035e6:	4619      	mov	r1, r3
 80035e8:	6878      	ldr	r0, [r7, #4]
 80035ea:	f7fe ffa7 	bl	800253c <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 80035ee:	6878      	ldr	r0, [r7, #4]
 80035f0:	f000 fa12 	bl	8003a18 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 80035f4:	e042      	b.n	800367c <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 80035f6:	4b24      	ldr	r3, [pc, #144]	@ (8003688 <USBD_SetConfig+0x150>)
 80035f8:	781b      	ldrb	r3, [r3, #0]
 80035fa:	461a      	mov	r2, r3
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	685b      	ldr	r3, [r3, #4]
 8003600:	429a      	cmp	r2, r3
 8003602:	d02a      	beq.n	800365a <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	685b      	ldr	r3, [r3, #4]
 8003608:	b2db      	uxtb	r3, r3
 800360a:	4619      	mov	r1, r3
 800360c:	6878      	ldr	r0, [r7, #4]
 800360e:	f7fe ff95 	bl	800253c <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8003612:	4b1d      	ldr	r3, [pc, #116]	@ (8003688 <USBD_SetConfig+0x150>)
 8003614:	781b      	ldrb	r3, [r3, #0]
 8003616:	461a      	mov	r2, r3
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800361c:	4b1a      	ldr	r3, [pc, #104]	@ (8003688 <USBD_SetConfig+0x150>)
 800361e:	781b      	ldrb	r3, [r3, #0]
 8003620:	4619      	mov	r1, r3
 8003622:	6878      	ldr	r0, [r7, #4]
 8003624:	f7fe ff6e 	bl	8002504 <USBD_SetClassConfig>
 8003628:	4603      	mov	r3, r0
 800362a:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800362c:	7bfb      	ldrb	r3, [r7, #15]
 800362e:	2b00      	cmp	r3, #0
 8003630:	d00f      	beq.n	8003652 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 8003632:	6839      	ldr	r1, [r7, #0]
 8003634:	6878      	ldr	r0, [r7, #4]
 8003636:	f000 f918 	bl	800386a <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	685b      	ldr	r3, [r3, #4]
 800363e:	b2db      	uxtb	r3, r3
 8003640:	4619      	mov	r1, r3
 8003642:	6878      	ldr	r0, [r7, #4]
 8003644:	f7fe ff7a 	bl	800253c <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	2202      	movs	r2, #2
 800364c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8003650:	e014      	b.n	800367c <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8003652:	6878      	ldr	r0, [r7, #4]
 8003654:	f000 f9e0 	bl	8003a18 <USBD_CtlSendStatus>
      break;
 8003658:	e010      	b.n	800367c <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800365a:	6878      	ldr	r0, [r7, #4]
 800365c:	f000 f9dc 	bl	8003a18 <USBD_CtlSendStatus>
      break;
 8003660:	e00c      	b.n	800367c <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 8003662:	6839      	ldr	r1, [r7, #0]
 8003664:	6878      	ldr	r0, [r7, #4]
 8003666:	f000 f900 	bl	800386a <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800366a:	4b07      	ldr	r3, [pc, #28]	@ (8003688 <USBD_SetConfig+0x150>)
 800366c:	781b      	ldrb	r3, [r3, #0]
 800366e:	4619      	mov	r1, r3
 8003670:	6878      	ldr	r0, [r7, #4]
 8003672:	f7fe ff63 	bl	800253c <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8003676:	2303      	movs	r3, #3
 8003678:	73fb      	strb	r3, [r7, #15]
      break;
 800367a:	bf00      	nop
  }

  return ret;
 800367c:	7bfb      	ldrb	r3, [r7, #15]
}
 800367e:	4618      	mov	r0, r3
 8003680:	3710      	adds	r7, #16
 8003682:	46bd      	mov	sp, r7
 8003684:	bd80      	pop	{r7, pc}
 8003686:	bf00      	nop
 8003688:	2000ccde 	.word	0x2000ccde

0800368c <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800368c:	b580      	push	{r7, lr}
 800368e:	b082      	sub	sp, #8
 8003690:	af00      	add	r7, sp, #0
 8003692:	6078      	str	r0, [r7, #4]
 8003694:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8003696:	683b      	ldr	r3, [r7, #0]
 8003698:	88db      	ldrh	r3, [r3, #6]
 800369a:	2b01      	cmp	r3, #1
 800369c:	d004      	beq.n	80036a8 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800369e:	6839      	ldr	r1, [r7, #0]
 80036a0:	6878      	ldr	r0, [r7, #4]
 80036a2:	f000 f8e2 	bl	800386a <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 80036a6:	e023      	b.n	80036f0 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80036ae:	b2db      	uxtb	r3, r3
 80036b0:	2b02      	cmp	r3, #2
 80036b2:	dc02      	bgt.n	80036ba <USBD_GetConfig+0x2e>
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	dc03      	bgt.n	80036c0 <USBD_GetConfig+0x34>
 80036b8:	e015      	b.n	80036e6 <USBD_GetConfig+0x5a>
 80036ba:	2b03      	cmp	r3, #3
 80036bc:	d00b      	beq.n	80036d6 <USBD_GetConfig+0x4a>
 80036be:	e012      	b.n	80036e6 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	2200      	movs	r2, #0
 80036c4:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	3308      	adds	r3, #8
 80036ca:	2201      	movs	r2, #1
 80036cc:	4619      	mov	r1, r3
 80036ce:	6878      	ldr	r0, [r7, #4]
 80036d0:	f000 f948 	bl	8003964 <USBD_CtlSendData>
        break;
 80036d4:	e00c      	b.n	80036f0 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	3304      	adds	r3, #4
 80036da:	2201      	movs	r2, #1
 80036dc:	4619      	mov	r1, r3
 80036de:	6878      	ldr	r0, [r7, #4]
 80036e0:	f000 f940 	bl	8003964 <USBD_CtlSendData>
        break;
 80036e4:	e004      	b.n	80036f0 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 80036e6:	6839      	ldr	r1, [r7, #0]
 80036e8:	6878      	ldr	r0, [r7, #4]
 80036ea:	f000 f8be 	bl	800386a <USBD_CtlError>
        break;
 80036ee:	bf00      	nop
}
 80036f0:	bf00      	nop
 80036f2:	3708      	adds	r7, #8
 80036f4:	46bd      	mov	sp, r7
 80036f6:	bd80      	pop	{r7, pc}

080036f8 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80036f8:	b580      	push	{r7, lr}
 80036fa:	b082      	sub	sp, #8
 80036fc:	af00      	add	r7, sp, #0
 80036fe:	6078      	str	r0, [r7, #4]
 8003700:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8003708:	b2db      	uxtb	r3, r3
 800370a:	3b01      	subs	r3, #1
 800370c:	2b02      	cmp	r3, #2
 800370e:	d81e      	bhi.n	800374e <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8003710:	683b      	ldr	r3, [r7, #0]
 8003712:	88db      	ldrh	r3, [r3, #6]
 8003714:	2b02      	cmp	r3, #2
 8003716:	d004      	beq.n	8003722 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8003718:	6839      	ldr	r1, [r7, #0]
 800371a:	6878      	ldr	r0, [r7, #4]
 800371c:	f000 f8a5 	bl	800386a <USBD_CtlError>
        break;
 8003720:	e01a      	b.n	8003758 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	2201      	movs	r2, #1
 8003726:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800372e:	2b00      	cmp	r3, #0
 8003730:	d005      	beq.n	800373e <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	68db      	ldr	r3, [r3, #12]
 8003736:	f043 0202 	orr.w	r2, r3, #2
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	330c      	adds	r3, #12
 8003742:	2202      	movs	r2, #2
 8003744:	4619      	mov	r1, r3
 8003746:	6878      	ldr	r0, [r7, #4]
 8003748:	f000 f90c 	bl	8003964 <USBD_CtlSendData>
      break;
 800374c:	e004      	b.n	8003758 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800374e:	6839      	ldr	r1, [r7, #0]
 8003750:	6878      	ldr	r0, [r7, #4]
 8003752:	f000 f88a 	bl	800386a <USBD_CtlError>
      break;
 8003756:	bf00      	nop
  }
}
 8003758:	bf00      	nop
 800375a:	3708      	adds	r7, #8
 800375c:	46bd      	mov	sp, r7
 800375e:	bd80      	pop	{r7, pc}

08003760 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8003760:	b580      	push	{r7, lr}
 8003762:	b082      	sub	sp, #8
 8003764:	af00      	add	r7, sp, #0
 8003766:	6078      	str	r0, [r7, #4]
 8003768:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800376a:	683b      	ldr	r3, [r7, #0]
 800376c:	885b      	ldrh	r3, [r3, #2]
 800376e:	2b01      	cmp	r3, #1
 8003770:	d107      	bne.n	8003782 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	2201      	movs	r2, #1
 8003776:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800377a:	6878      	ldr	r0, [r7, #4]
 800377c:	f000 f94c 	bl	8003a18 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8003780:	e013      	b.n	80037aa <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 8003782:	683b      	ldr	r3, [r7, #0]
 8003784:	885b      	ldrh	r3, [r3, #2]
 8003786:	2b02      	cmp	r3, #2
 8003788:	d10b      	bne.n	80037a2 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800378a:	683b      	ldr	r3, [r7, #0]
 800378c:	889b      	ldrh	r3, [r3, #4]
 800378e:	0a1b      	lsrs	r3, r3, #8
 8003790:	b29b      	uxth	r3, r3
 8003792:	b2da      	uxtb	r2, r3
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800379a:	6878      	ldr	r0, [r7, #4]
 800379c:	f000 f93c 	bl	8003a18 <USBD_CtlSendStatus>
}
 80037a0:	e003      	b.n	80037aa <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 80037a2:	6839      	ldr	r1, [r7, #0]
 80037a4:	6878      	ldr	r0, [r7, #4]
 80037a6:	f000 f860 	bl	800386a <USBD_CtlError>
}
 80037aa:	bf00      	nop
 80037ac:	3708      	adds	r7, #8
 80037ae:	46bd      	mov	sp, r7
 80037b0:	bd80      	pop	{r7, pc}

080037b2 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80037b2:	b580      	push	{r7, lr}
 80037b4:	b082      	sub	sp, #8
 80037b6:	af00      	add	r7, sp, #0
 80037b8:	6078      	str	r0, [r7, #4]
 80037ba:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80037c2:	b2db      	uxtb	r3, r3
 80037c4:	3b01      	subs	r3, #1
 80037c6:	2b02      	cmp	r3, #2
 80037c8:	d80b      	bhi.n	80037e2 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80037ca:	683b      	ldr	r3, [r7, #0]
 80037cc:	885b      	ldrh	r3, [r3, #2]
 80037ce:	2b01      	cmp	r3, #1
 80037d0:	d10c      	bne.n	80037ec <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	2200      	movs	r2, #0
 80037d6:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 80037da:	6878      	ldr	r0, [r7, #4]
 80037dc:	f000 f91c 	bl	8003a18 <USBD_CtlSendStatus>
      }
      break;
 80037e0:	e004      	b.n	80037ec <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 80037e2:	6839      	ldr	r1, [r7, #0]
 80037e4:	6878      	ldr	r0, [r7, #4]
 80037e6:	f000 f840 	bl	800386a <USBD_CtlError>
      break;
 80037ea:	e000      	b.n	80037ee <USBD_ClrFeature+0x3c>
      break;
 80037ec:	bf00      	nop
  }
}
 80037ee:	bf00      	nop
 80037f0:	3708      	adds	r7, #8
 80037f2:	46bd      	mov	sp, r7
 80037f4:	bd80      	pop	{r7, pc}

080037f6 <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 80037f6:	b580      	push	{r7, lr}
 80037f8:	b084      	sub	sp, #16
 80037fa:	af00      	add	r7, sp, #0
 80037fc:	6078      	str	r0, [r7, #4]
 80037fe:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8003800:	683b      	ldr	r3, [r7, #0]
 8003802:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	781a      	ldrb	r2, [r3, #0]
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	3301      	adds	r3, #1
 8003810:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	781a      	ldrb	r2, [r3, #0]
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	3301      	adds	r3, #1
 800381e:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8003820:	68f8      	ldr	r0, [r7, #12]
 8003822:	f7ff fa15 	bl	8002c50 <SWAPBYTE>
 8003826:	4603      	mov	r3, r0
 8003828:	461a      	mov	r2, r3
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	3301      	adds	r3, #1
 8003832:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	3301      	adds	r3, #1
 8003838:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800383a:	68f8      	ldr	r0, [r7, #12]
 800383c:	f7ff fa08 	bl	8002c50 <SWAPBYTE>
 8003840:	4603      	mov	r3, r0
 8003842:	461a      	mov	r2, r3
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	3301      	adds	r3, #1
 800384c:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	3301      	adds	r3, #1
 8003852:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8003854:	68f8      	ldr	r0, [r7, #12]
 8003856:	f7ff f9fb 	bl	8002c50 <SWAPBYTE>
 800385a:	4603      	mov	r3, r0
 800385c:	461a      	mov	r2, r3
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	80da      	strh	r2, [r3, #6]
}
 8003862:	bf00      	nop
 8003864:	3710      	adds	r7, #16
 8003866:	46bd      	mov	sp, r7
 8003868:	bd80      	pop	{r7, pc}

0800386a <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800386a:	b580      	push	{r7, lr}
 800386c:	b082      	sub	sp, #8
 800386e:	af00      	add	r7, sp, #0
 8003870:	6078      	str	r0, [r7, #4]
 8003872:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8003874:	2180      	movs	r1, #128	@ 0x80
 8003876:	6878      	ldr	r0, [r7, #4]
 8003878:	f000 fcb2 	bl	80041e0 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800387c:	2100      	movs	r1, #0
 800387e:	6878      	ldr	r0, [r7, #4]
 8003880:	f000 fcae 	bl	80041e0 <USBD_LL_StallEP>
}
 8003884:	bf00      	nop
 8003886:	3708      	adds	r7, #8
 8003888:	46bd      	mov	sp, r7
 800388a:	bd80      	pop	{r7, pc}

0800388c <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800388c:	b580      	push	{r7, lr}
 800388e:	b086      	sub	sp, #24
 8003890:	af00      	add	r7, sp, #0
 8003892:	60f8      	str	r0, [r7, #12]
 8003894:	60b9      	str	r1, [r7, #8]
 8003896:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8003898:	2300      	movs	r3, #0
 800389a:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d042      	beq.n	8003928 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 80038a6:	6938      	ldr	r0, [r7, #16]
 80038a8:	f000 f842 	bl	8003930 <USBD_GetLen>
 80038ac:	4603      	mov	r3, r0
 80038ae:	3301      	adds	r3, #1
 80038b0:	005b      	lsls	r3, r3, #1
 80038b2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80038b6:	d808      	bhi.n	80038ca <USBD_GetString+0x3e>
 80038b8:	6938      	ldr	r0, [r7, #16]
 80038ba:	f000 f839 	bl	8003930 <USBD_GetLen>
 80038be:	4603      	mov	r3, r0
 80038c0:	3301      	adds	r3, #1
 80038c2:	b29b      	uxth	r3, r3
 80038c4:	005b      	lsls	r3, r3, #1
 80038c6:	b29a      	uxth	r2, r3
 80038c8:	e001      	b.n	80038ce <USBD_GetString+0x42>
 80038ca:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 80038d2:	7dfb      	ldrb	r3, [r7, #23]
 80038d4:	68ba      	ldr	r2, [r7, #8]
 80038d6:	4413      	add	r3, r2
 80038d8:	687a      	ldr	r2, [r7, #4]
 80038da:	7812      	ldrb	r2, [r2, #0]
 80038dc:	701a      	strb	r2, [r3, #0]
  idx++;
 80038de:	7dfb      	ldrb	r3, [r7, #23]
 80038e0:	3301      	adds	r3, #1
 80038e2:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 80038e4:	7dfb      	ldrb	r3, [r7, #23]
 80038e6:	68ba      	ldr	r2, [r7, #8]
 80038e8:	4413      	add	r3, r2
 80038ea:	2203      	movs	r2, #3
 80038ec:	701a      	strb	r2, [r3, #0]
  idx++;
 80038ee:	7dfb      	ldrb	r3, [r7, #23]
 80038f0:	3301      	adds	r3, #1
 80038f2:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 80038f4:	e013      	b.n	800391e <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 80038f6:	7dfb      	ldrb	r3, [r7, #23]
 80038f8:	68ba      	ldr	r2, [r7, #8]
 80038fa:	4413      	add	r3, r2
 80038fc:	693a      	ldr	r2, [r7, #16]
 80038fe:	7812      	ldrb	r2, [r2, #0]
 8003900:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8003902:	693b      	ldr	r3, [r7, #16]
 8003904:	3301      	adds	r3, #1
 8003906:	613b      	str	r3, [r7, #16]
    idx++;
 8003908:	7dfb      	ldrb	r3, [r7, #23]
 800390a:	3301      	adds	r3, #1
 800390c:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800390e:	7dfb      	ldrb	r3, [r7, #23]
 8003910:	68ba      	ldr	r2, [r7, #8]
 8003912:	4413      	add	r3, r2
 8003914:	2200      	movs	r2, #0
 8003916:	701a      	strb	r2, [r3, #0]
    idx++;
 8003918:	7dfb      	ldrb	r3, [r7, #23]
 800391a:	3301      	adds	r3, #1
 800391c:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800391e:	693b      	ldr	r3, [r7, #16]
 8003920:	781b      	ldrb	r3, [r3, #0]
 8003922:	2b00      	cmp	r3, #0
 8003924:	d1e7      	bne.n	80038f6 <USBD_GetString+0x6a>
 8003926:	e000      	b.n	800392a <USBD_GetString+0x9e>
    return;
 8003928:	bf00      	nop
  }
}
 800392a:	3718      	adds	r7, #24
 800392c:	46bd      	mov	sp, r7
 800392e:	bd80      	pop	{r7, pc}

08003930 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8003930:	b480      	push	{r7}
 8003932:	b085      	sub	sp, #20
 8003934:	af00      	add	r7, sp, #0
 8003936:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8003938:	2300      	movs	r3, #0
 800393a:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8003940:	e005      	b.n	800394e <USBD_GetLen+0x1e>
  {
    len++;
 8003942:	7bfb      	ldrb	r3, [r7, #15]
 8003944:	3301      	adds	r3, #1
 8003946:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8003948:	68bb      	ldr	r3, [r7, #8]
 800394a:	3301      	adds	r3, #1
 800394c:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800394e:	68bb      	ldr	r3, [r7, #8]
 8003950:	781b      	ldrb	r3, [r3, #0]
 8003952:	2b00      	cmp	r3, #0
 8003954:	d1f5      	bne.n	8003942 <USBD_GetLen+0x12>
  }

  return len;
 8003956:	7bfb      	ldrb	r3, [r7, #15]
}
 8003958:	4618      	mov	r0, r3
 800395a:	3714      	adds	r7, #20
 800395c:	46bd      	mov	sp, r7
 800395e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003962:	4770      	bx	lr

08003964 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8003964:	b580      	push	{r7, lr}
 8003966:	b084      	sub	sp, #16
 8003968:	af00      	add	r7, sp, #0
 800396a:	60f8      	str	r0, [r7, #12]
 800396c:	60b9      	str	r1, [r7, #8]
 800396e:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	2202      	movs	r2, #2
 8003974:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	687a      	ldr	r2, [r7, #4]
 800397c:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	687a      	ldr	r2, [r7, #4]
 8003982:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	68ba      	ldr	r2, [r7, #8]
 8003988:	2100      	movs	r1, #0
 800398a:	68f8      	ldr	r0, [r7, #12]
 800398c:	f000 fcb1 	bl	80042f2 <USBD_LL_Transmit>

  return USBD_OK;
 8003990:	2300      	movs	r3, #0
}
 8003992:	4618      	mov	r0, r3
 8003994:	3710      	adds	r7, #16
 8003996:	46bd      	mov	sp, r7
 8003998:	bd80      	pop	{r7, pc}

0800399a <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800399a:	b580      	push	{r7, lr}
 800399c:	b084      	sub	sp, #16
 800399e:	af00      	add	r7, sp, #0
 80039a0:	60f8      	str	r0, [r7, #12]
 80039a2:	60b9      	str	r1, [r7, #8]
 80039a4:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	68ba      	ldr	r2, [r7, #8]
 80039aa:	2100      	movs	r1, #0
 80039ac:	68f8      	ldr	r0, [r7, #12]
 80039ae:	f000 fca0 	bl	80042f2 <USBD_LL_Transmit>

  return USBD_OK;
 80039b2:	2300      	movs	r3, #0
}
 80039b4:	4618      	mov	r0, r3
 80039b6:	3710      	adds	r7, #16
 80039b8:	46bd      	mov	sp, r7
 80039ba:	bd80      	pop	{r7, pc}

080039bc <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 80039bc:	b580      	push	{r7, lr}
 80039be:	b084      	sub	sp, #16
 80039c0:	af00      	add	r7, sp, #0
 80039c2:	60f8      	str	r0, [r7, #12]
 80039c4:	60b9      	str	r1, [r7, #8]
 80039c6:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	2203      	movs	r2, #3
 80039cc:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	687a      	ldr	r2, [r7, #4]
 80039d4:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	687a      	ldr	r2, [r7, #4]
 80039dc:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	68ba      	ldr	r2, [r7, #8]
 80039e4:	2100      	movs	r1, #0
 80039e6:	68f8      	ldr	r0, [r7, #12]
 80039e8:	f000 fca4 	bl	8004334 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80039ec:	2300      	movs	r3, #0
}
 80039ee:	4618      	mov	r0, r3
 80039f0:	3710      	adds	r7, #16
 80039f2:	46bd      	mov	sp, r7
 80039f4:	bd80      	pop	{r7, pc}

080039f6 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 80039f6:	b580      	push	{r7, lr}
 80039f8:	b084      	sub	sp, #16
 80039fa:	af00      	add	r7, sp, #0
 80039fc:	60f8      	str	r0, [r7, #12]
 80039fe:	60b9      	str	r1, [r7, #8]
 8003a00:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	68ba      	ldr	r2, [r7, #8]
 8003a06:	2100      	movs	r1, #0
 8003a08:	68f8      	ldr	r0, [r7, #12]
 8003a0a:	f000 fc93 	bl	8004334 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8003a0e:	2300      	movs	r3, #0
}
 8003a10:	4618      	mov	r0, r3
 8003a12:	3710      	adds	r7, #16
 8003a14:	46bd      	mov	sp, r7
 8003a16:	bd80      	pop	{r7, pc}

08003a18 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8003a18:	b580      	push	{r7, lr}
 8003a1a:	b082      	sub	sp, #8
 8003a1c:	af00      	add	r7, sp, #0
 8003a1e:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	2204      	movs	r2, #4
 8003a24:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8003a28:	2300      	movs	r3, #0
 8003a2a:	2200      	movs	r2, #0
 8003a2c:	2100      	movs	r1, #0
 8003a2e:	6878      	ldr	r0, [r7, #4]
 8003a30:	f000 fc5f 	bl	80042f2 <USBD_LL_Transmit>

  return USBD_OK;
 8003a34:	2300      	movs	r3, #0
}
 8003a36:	4618      	mov	r0, r3
 8003a38:	3708      	adds	r7, #8
 8003a3a:	46bd      	mov	sp, r7
 8003a3c:	bd80      	pop	{r7, pc}

08003a3e <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8003a3e:	b580      	push	{r7, lr}
 8003a40:	b082      	sub	sp, #8
 8003a42:	af00      	add	r7, sp, #0
 8003a44:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	2205      	movs	r2, #5
 8003a4a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8003a4e:	2300      	movs	r3, #0
 8003a50:	2200      	movs	r2, #0
 8003a52:	2100      	movs	r1, #0
 8003a54:	6878      	ldr	r0, [r7, #4]
 8003a56:	f000 fc6d 	bl	8004334 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8003a5a:	2300      	movs	r3, #0
}
 8003a5c:	4618      	mov	r0, r3
 8003a5e:	3708      	adds	r7, #8
 8003a60:	46bd      	mov	sp, r7
 8003a62:	bd80      	pop	{r7, pc}

08003a64 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8003a64:	b580      	push	{r7, lr}
 8003a66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceHS, &HS_Desc, DEVICE_HS) != USBD_OK)
 8003a68:	2201      	movs	r2, #1
 8003a6a:	4912      	ldr	r1, [pc, #72]	@ (8003ab4 <MX_USB_DEVICE_Init+0x50>)
 8003a6c:	4812      	ldr	r0, [pc, #72]	@ (8003ab8 <MX_USB_DEVICE_Init+0x54>)
 8003a6e:	f7fe fca9 	bl	80023c4 <USBD_Init>
 8003a72:	4603      	mov	r3, r0
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d001      	beq.n	8003a7c <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8003a78:	f000 ffb4 	bl	80049e4 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceHS, &USBD_CDC) != USBD_OK)
 8003a7c:	490f      	ldr	r1, [pc, #60]	@ (8003abc <MX_USB_DEVICE_Init+0x58>)
 8003a7e:	480e      	ldr	r0, [pc, #56]	@ (8003ab8 <MX_USB_DEVICE_Init+0x54>)
 8003a80:	f7fe fcd0 	bl	8002424 <USBD_RegisterClass>
 8003a84:	4603      	mov	r3, r0
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d001      	beq.n	8003a8e <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8003a8a:	f000 ffab 	bl	80049e4 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceHS, &USBD_Interface_fops_HS) != USBD_OK)
 8003a8e:	490c      	ldr	r1, [pc, #48]	@ (8003ac0 <MX_USB_DEVICE_Init+0x5c>)
 8003a90:	4809      	ldr	r0, [pc, #36]	@ (8003ab8 <MX_USB_DEVICE_Init+0x54>)
 8003a92:	f7fe fbc7 	bl	8002224 <USBD_CDC_RegisterInterface>
 8003a96:	4603      	mov	r3, r0
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d001      	beq.n	8003aa0 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8003a9c:	f000 ffa2 	bl	80049e4 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceHS) != USBD_OK)
 8003aa0:	4805      	ldr	r0, [pc, #20]	@ (8003ab8 <MX_USB_DEVICE_Init+0x54>)
 8003aa2:	f7fe fcf5 	bl	8002490 <USBD_Start>
 8003aa6:	4603      	mov	r3, r0
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d001      	beq.n	8003ab0 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8003aac:	f000 ff9a 	bl	80049e4 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8003ab0:	bf00      	nop
 8003ab2:	bd80      	pop	{r7, pc}
 8003ab4:	200000a0 	.word	0x200000a0
 8003ab8:	2000cce0 	.word	0x2000cce0
 8003abc:	2000000c 	.word	0x2000000c
 8003ac0:	2000008c 	.word	0x2000008c

08003ac4 <CDC_Init_HS>:
/**
  * @brief  Initializes the CDC media low layer over the USB HS IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_HS(void)
{
 8003ac4:	b580      	push	{r7, lr}
 8003ac6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 8 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceHS, UserTxBufferHS, 0);
 8003ac8:	2200      	movs	r2, #0
 8003aca:	4905      	ldr	r1, [pc, #20]	@ (8003ae0 <CDC_Init_HS+0x1c>)
 8003acc:	4805      	ldr	r0, [pc, #20]	@ (8003ae4 <CDC_Init_HS+0x20>)
 8003ace:	f7fe fbc3 	bl	8002258 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceHS, UserRxBufferHS);
 8003ad2:	4905      	ldr	r1, [pc, #20]	@ (8003ae8 <CDC_Init_HS+0x24>)
 8003ad4:	4803      	ldr	r0, [pc, #12]	@ (8003ae4 <CDC_Init_HS+0x20>)
 8003ad6:	f7fe fbe1 	bl	800229c <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8003ada:	2300      	movs	r3, #0
  /* USER CODE END 8 */
}
 8003adc:	4618      	mov	r0, r3
 8003ade:	bd80      	pop	{r7, pc}
 8003ae0:	2000d7bc 	.word	0x2000d7bc
 8003ae4:	2000cce0 	.word	0x2000cce0
 8003ae8:	2000cfbc 	.word	0x2000cfbc

08003aec <CDC_DeInit_HS>:
  * @brief  DeInitializes the CDC media low layer
  * @param  None
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_HS(void)
{
 8003aec:	b480      	push	{r7}
 8003aee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 9 */
  return (USBD_OK);
 8003af0:	2300      	movs	r3, #0
  /* USER CODE END 9 */
}
 8003af2:	4618      	mov	r0, r3
 8003af4:	46bd      	mov	sp, r7
 8003af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003afa:	4770      	bx	lr

08003afc <CDC_Control_HS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_HS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8003afc:	b480      	push	{r7}
 8003afe:	b083      	sub	sp, #12
 8003b00:	af00      	add	r7, sp, #0
 8003b02:	4603      	mov	r3, r0
 8003b04:	6039      	str	r1, [r7, #0]
 8003b06:	71fb      	strb	r3, [r7, #7]
 8003b08:	4613      	mov	r3, r2
 8003b0a:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 10 */
  switch(cmd)
 8003b0c:	79fb      	ldrb	r3, [r7, #7]
 8003b0e:	2b23      	cmp	r3, #35	@ 0x23
 8003b10:	d84a      	bhi.n	8003ba8 <CDC_Control_HS+0xac>
 8003b12:	a201      	add	r2, pc, #4	@ (adr r2, 8003b18 <CDC_Control_HS+0x1c>)
 8003b14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b18:	08003ba9 	.word	0x08003ba9
 8003b1c:	08003ba9 	.word	0x08003ba9
 8003b20:	08003ba9 	.word	0x08003ba9
 8003b24:	08003ba9 	.word	0x08003ba9
 8003b28:	08003ba9 	.word	0x08003ba9
 8003b2c:	08003ba9 	.word	0x08003ba9
 8003b30:	08003ba9 	.word	0x08003ba9
 8003b34:	08003ba9 	.word	0x08003ba9
 8003b38:	08003ba9 	.word	0x08003ba9
 8003b3c:	08003ba9 	.word	0x08003ba9
 8003b40:	08003ba9 	.word	0x08003ba9
 8003b44:	08003ba9 	.word	0x08003ba9
 8003b48:	08003ba9 	.word	0x08003ba9
 8003b4c:	08003ba9 	.word	0x08003ba9
 8003b50:	08003ba9 	.word	0x08003ba9
 8003b54:	08003ba9 	.word	0x08003ba9
 8003b58:	08003ba9 	.word	0x08003ba9
 8003b5c:	08003ba9 	.word	0x08003ba9
 8003b60:	08003ba9 	.word	0x08003ba9
 8003b64:	08003ba9 	.word	0x08003ba9
 8003b68:	08003ba9 	.word	0x08003ba9
 8003b6c:	08003ba9 	.word	0x08003ba9
 8003b70:	08003ba9 	.word	0x08003ba9
 8003b74:	08003ba9 	.word	0x08003ba9
 8003b78:	08003ba9 	.word	0x08003ba9
 8003b7c:	08003ba9 	.word	0x08003ba9
 8003b80:	08003ba9 	.word	0x08003ba9
 8003b84:	08003ba9 	.word	0x08003ba9
 8003b88:	08003ba9 	.word	0x08003ba9
 8003b8c:	08003ba9 	.word	0x08003ba9
 8003b90:	08003ba9 	.word	0x08003ba9
 8003b94:	08003ba9 	.word	0x08003ba9
 8003b98:	08003ba9 	.word	0x08003ba9
 8003b9c:	08003ba9 	.word	0x08003ba9
 8003ba0:	08003ba9 	.word	0x08003ba9
 8003ba4:	08003ba9 	.word	0x08003ba9
  case CDC_SEND_BREAK:

    break;

  default:
    break;
 8003ba8:	bf00      	nop
  }

  return (USBD_OK);
 8003baa:	2300      	movs	r3, #0
  /* USER CODE END 10 */
}
 8003bac:	4618      	mov	r0, r3
 8003bae:	370c      	adds	r7, #12
 8003bb0:	46bd      	mov	sp, r7
 8003bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bb6:	4770      	bx	lr

08003bb8 <CDC_Receive_HS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAILL
  */
static int8_t CDC_Receive_HS(uint8_t* Buf, uint32_t *Len)
{
 8003bb8:	b580      	push	{r7, lr}
 8003bba:	b082      	sub	sp, #8
 8003bbc:	af00      	add	r7, sp, #0
 8003bbe:	6078      	str	r0, [r7, #4]
 8003bc0:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 11 */
	USB_RXCallback(Buf, Len);
 8003bc2:	6839      	ldr	r1, [r7, #0]
 8003bc4:	6878      	ldr	r0, [r7, #4]
 8003bc6:	f7fd fdc5 	bl	8001754 <USB_RXCallback>

	USBD_CDC_SetRxBuffer(&hUsbDeviceHS, &Buf[0]);
 8003bca:	6879      	ldr	r1, [r7, #4]
 8003bcc:	4805      	ldr	r0, [pc, #20]	@ (8003be4 <CDC_Receive_HS+0x2c>)
 8003bce:	f7fe fb65 	bl	800229c <USBD_CDC_SetRxBuffer>
	USBD_CDC_ReceivePacket(&hUsbDeviceHS);
 8003bd2:	4804      	ldr	r0, [pc, #16]	@ (8003be4 <CDC_Receive_HS+0x2c>)
 8003bd4:	f7fe fbc0 	bl	8002358 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8003bd8:	2300      	movs	r3, #0
  /* USER CODE END 11 */
}
 8003bda:	4618      	mov	r0, r3
 8003bdc:	3708      	adds	r7, #8
 8003bde:	46bd      	mov	sp, r7
 8003be0:	bd80      	pop	{r7, pc}
 8003be2:	bf00      	nop
 8003be4:	2000cce0 	.word	0x2000cce0

08003be8 <CDC_Transmit_HS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_HS(uint8_t* Buf, uint16_t Len)
{
 8003be8:	b580      	push	{r7, lr}
 8003bea:	b084      	sub	sp, #16
 8003bec:	af00      	add	r7, sp, #0
 8003bee:	6078      	str	r0, [r7, #4]
 8003bf0:	460b      	mov	r3, r1
 8003bf2:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8003bf4:	2300      	movs	r3, #0
 8003bf6:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 12 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceHS.pClassData;
 8003bf8:	4b0d      	ldr	r3, [pc, #52]	@ (8003c30 <CDC_Transmit_HS+0x48>)
 8003bfa:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8003bfe:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8003c00:	68bb      	ldr	r3, [r7, #8]
 8003c02:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d001      	beq.n	8003c0e <CDC_Transmit_HS+0x26>
    return USBD_BUSY;
 8003c0a:	2301      	movs	r3, #1
 8003c0c:	e00b      	b.n	8003c26 <CDC_Transmit_HS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceHS, Buf, Len);
 8003c0e:	887b      	ldrh	r3, [r7, #2]
 8003c10:	461a      	mov	r2, r3
 8003c12:	6879      	ldr	r1, [r7, #4]
 8003c14:	4806      	ldr	r0, [pc, #24]	@ (8003c30 <CDC_Transmit_HS+0x48>)
 8003c16:	f7fe fb1f 	bl	8002258 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceHS);
 8003c1a:	4805      	ldr	r0, [pc, #20]	@ (8003c30 <CDC_Transmit_HS+0x48>)
 8003c1c:	f7fe fb5c 	bl	80022d8 <USBD_CDC_TransmitPacket>
 8003c20:	4603      	mov	r3, r0
 8003c22:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 12 */
  return result;
 8003c24:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c26:	4618      	mov	r0, r3
 8003c28:	3710      	adds	r7, #16
 8003c2a:	46bd      	mov	sp, r7
 8003c2c:	bd80      	pop	{r7, pc}
 8003c2e:	bf00      	nop
 8003c30:	2000cce0 	.word	0x2000cce0

08003c34 <CDC_TransmitCplt_HS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_HS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8003c34:	b480      	push	{r7}
 8003c36:	b087      	sub	sp, #28
 8003c38:	af00      	add	r7, sp, #0
 8003c3a:	60f8      	str	r0, [r7, #12]
 8003c3c:	60b9      	str	r1, [r7, #8]
 8003c3e:	4613      	mov	r3, r2
 8003c40:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 8003c42:	2300      	movs	r3, #0
 8003c44:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 14 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 14 */
  return result;
 8003c46:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8003c4a:	4618      	mov	r0, r3
 8003c4c:	371c      	adds	r7, #28
 8003c4e:	46bd      	mov	sp, r7
 8003c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c54:	4770      	bx	lr
	...

08003c58 <USBD_HS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8003c58:	b480      	push	{r7}
 8003c5a:	b083      	sub	sp, #12
 8003c5c:	af00      	add	r7, sp, #0
 8003c5e:	4603      	mov	r3, r0
 8003c60:	6039      	str	r1, [r7, #0]
 8003c62:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_HS_DeviceDesc);
 8003c64:	683b      	ldr	r3, [r7, #0]
 8003c66:	2212      	movs	r2, #18
 8003c68:	801a      	strh	r2, [r3, #0]
  return USBD_HS_DeviceDesc;
 8003c6a:	4b03      	ldr	r3, [pc, #12]	@ (8003c78 <USBD_HS_DeviceDescriptor+0x20>)
}
 8003c6c:	4618      	mov	r0, r3
 8003c6e:	370c      	adds	r7, #12
 8003c70:	46bd      	mov	sp, r7
 8003c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c76:	4770      	bx	lr
 8003c78:	200000c0 	.word	0x200000c0

08003c7c <USBD_HS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8003c7c:	b480      	push	{r7}
 8003c7e:	b083      	sub	sp, #12
 8003c80:	af00      	add	r7, sp, #0
 8003c82:	4603      	mov	r3, r0
 8003c84:	6039      	str	r1, [r7, #0]
 8003c86:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8003c88:	683b      	ldr	r3, [r7, #0]
 8003c8a:	2204      	movs	r2, #4
 8003c8c:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8003c8e:	4b03      	ldr	r3, [pc, #12]	@ (8003c9c <USBD_HS_LangIDStrDescriptor+0x20>)
}
 8003c90:	4618      	mov	r0, r3
 8003c92:	370c      	adds	r7, #12
 8003c94:	46bd      	mov	sp, r7
 8003c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c9a:	4770      	bx	lr
 8003c9c:	200000e0 	.word	0x200000e0

08003ca0 <USBD_HS_ProductStrDescriptor>:
  * @param  speed : current device speed
  * @param  length : pointer to data length variable
  * @retval pointer to descriptor buffer
  */
uint8_t * USBD_HS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8003ca0:	b580      	push	{r7, lr}
 8003ca2:	b082      	sub	sp, #8
 8003ca4:	af00      	add	r7, sp, #0
 8003ca6:	4603      	mov	r3, r0
 8003ca8:	6039      	str	r1, [r7, #0]
 8003caa:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8003cac:	79fb      	ldrb	r3, [r7, #7]
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d105      	bne.n	8003cbe <USBD_HS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_HS, USBD_StrDesc, length);
 8003cb2:	683a      	ldr	r2, [r7, #0]
 8003cb4:	4907      	ldr	r1, [pc, #28]	@ (8003cd4 <USBD_HS_ProductStrDescriptor+0x34>)
 8003cb6:	4808      	ldr	r0, [pc, #32]	@ (8003cd8 <USBD_HS_ProductStrDescriptor+0x38>)
 8003cb8:	f7ff fde8 	bl	800388c <USBD_GetString>
 8003cbc:	e004      	b.n	8003cc8 <USBD_HS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_HS, USBD_StrDesc, length);
 8003cbe:	683a      	ldr	r2, [r7, #0]
 8003cc0:	4904      	ldr	r1, [pc, #16]	@ (8003cd4 <USBD_HS_ProductStrDescriptor+0x34>)
 8003cc2:	4805      	ldr	r0, [pc, #20]	@ (8003cd8 <USBD_HS_ProductStrDescriptor+0x38>)
 8003cc4:	f7ff fde2 	bl	800388c <USBD_GetString>
  }
  return USBD_StrDesc;
 8003cc8:	4b02      	ldr	r3, [pc, #8]	@ (8003cd4 <USBD_HS_ProductStrDescriptor+0x34>)
}
 8003cca:	4618      	mov	r0, r3
 8003ccc:	3708      	adds	r7, #8
 8003cce:	46bd      	mov	sp, r7
 8003cd0:	bd80      	pop	{r7, pc}
 8003cd2:	bf00      	nop
 8003cd4:	2000dfbc 	.word	0x2000dfbc
 8003cd8:	0800cdbc 	.word	0x0800cdbc

08003cdc <USBD_HS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8003cdc:	b580      	push	{r7, lr}
 8003cde:	b082      	sub	sp, #8
 8003ce0:	af00      	add	r7, sp, #0
 8003ce2:	4603      	mov	r3, r0
 8003ce4:	6039      	str	r1, [r7, #0]
 8003ce6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8003ce8:	683a      	ldr	r2, [r7, #0]
 8003cea:	4904      	ldr	r1, [pc, #16]	@ (8003cfc <USBD_HS_ManufacturerStrDescriptor+0x20>)
 8003cec:	4804      	ldr	r0, [pc, #16]	@ (8003d00 <USBD_HS_ManufacturerStrDescriptor+0x24>)
 8003cee:	f7ff fdcd 	bl	800388c <USBD_GetString>
  return USBD_StrDesc;
 8003cf2:	4b02      	ldr	r3, [pc, #8]	@ (8003cfc <USBD_HS_ManufacturerStrDescriptor+0x20>)
}
 8003cf4:	4618      	mov	r0, r3
 8003cf6:	3708      	adds	r7, #8
 8003cf8:	46bd      	mov	sp, r7
 8003cfa:	bd80      	pop	{r7, pc}
 8003cfc:	2000dfbc 	.word	0x2000dfbc
 8003d00:	0800cdd4 	.word	0x0800cdd4

08003d04 <USBD_HS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8003d04:	b580      	push	{r7, lr}
 8003d06:	b082      	sub	sp, #8
 8003d08:	af00      	add	r7, sp, #0
 8003d0a:	4603      	mov	r3, r0
 8003d0c:	6039      	str	r1, [r7, #0]
 8003d0e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8003d10:	683b      	ldr	r3, [r7, #0]
 8003d12:	221a      	movs	r2, #26
 8003d14:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8003d16:	f000 f855 	bl	8003dc4 <Get_SerialNum>
  /* USER CODE BEGIN USBD_HS_SerialStrDescriptor */

  /* USER CODE END USBD_HS_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 8003d1a:	4b02      	ldr	r3, [pc, #8]	@ (8003d24 <USBD_HS_SerialStrDescriptor+0x20>)
}
 8003d1c:	4618      	mov	r0, r3
 8003d1e:	3708      	adds	r7, #8
 8003d20:	46bd      	mov	sp, r7
 8003d22:	bd80      	pop	{r7, pc}
 8003d24:	200000e4 	.word	0x200000e4

08003d28 <USBD_HS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8003d28:	b580      	push	{r7, lr}
 8003d2a:	b082      	sub	sp, #8
 8003d2c:	af00      	add	r7, sp, #0
 8003d2e:	4603      	mov	r3, r0
 8003d30:	6039      	str	r1, [r7, #0]
 8003d32:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8003d34:	79fb      	ldrb	r3, [r7, #7]
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d105      	bne.n	8003d46 <USBD_HS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_HS, USBD_StrDesc, length);
 8003d3a:	683a      	ldr	r2, [r7, #0]
 8003d3c:	4907      	ldr	r1, [pc, #28]	@ (8003d5c <USBD_HS_ConfigStrDescriptor+0x34>)
 8003d3e:	4808      	ldr	r0, [pc, #32]	@ (8003d60 <USBD_HS_ConfigStrDescriptor+0x38>)
 8003d40:	f7ff fda4 	bl	800388c <USBD_GetString>
 8003d44:	e004      	b.n	8003d50 <USBD_HS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_HS, USBD_StrDesc, length);
 8003d46:	683a      	ldr	r2, [r7, #0]
 8003d48:	4904      	ldr	r1, [pc, #16]	@ (8003d5c <USBD_HS_ConfigStrDescriptor+0x34>)
 8003d4a:	4805      	ldr	r0, [pc, #20]	@ (8003d60 <USBD_HS_ConfigStrDescriptor+0x38>)
 8003d4c:	f7ff fd9e 	bl	800388c <USBD_GetString>
  }
  return USBD_StrDesc;
 8003d50:	4b02      	ldr	r3, [pc, #8]	@ (8003d5c <USBD_HS_ConfigStrDescriptor+0x34>)
}
 8003d52:	4618      	mov	r0, r3
 8003d54:	3708      	adds	r7, #8
 8003d56:	46bd      	mov	sp, r7
 8003d58:	bd80      	pop	{r7, pc}
 8003d5a:	bf00      	nop
 8003d5c:	2000dfbc 	.word	0x2000dfbc
 8003d60:	0800cde0 	.word	0x0800cde0

08003d64 <USBD_HS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8003d64:	b580      	push	{r7, lr}
 8003d66:	b082      	sub	sp, #8
 8003d68:	af00      	add	r7, sp, #0
 8003d6a:	4603      	mov	r3, r0
 8003d6c:	6039      	str	r1, [r7, #0]
 8003d6e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8003d70:	79fb      	ldrb	r3, [r7, #7]
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d105      	bne.n	8003d82 <USBD_HS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_HS, USBD_StrDesc, length);
 8003d76:	683a      	ldr	r2, [r7, #0]
 8003d78:	4907      	ldr	r1, [pc, #28]	@ (8003d98 <USBD_HS_InterfaceStrDescriptor+0x34>)
 8003d7a:	4808      	ldr	r0, [pc, #32]	@ (8003d9c <USBD_HS_InterfaceStrDescriptor+0x38>)
 8003d7c:	f7ff fd86 	bl	800388c <USBD_GetString>
 8003d80:	e004      	b.n	8003d8c <USBD_HS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_HS, USBD_StrDesc, length);
 8003d82:	683a      	ldr	r2, [r7, #0]
 8003d84:	4904      	ldr	r1, [pc, #16]	@ (8003d98 <USBD_HS_InterfaceStrDescriptor+0x34>)
 8003d86:	4805      	ldr	r0, [pc, #20]	@ (8003d9c <USBD_HS_InterfaceStrDescriptor+0x38>)
 8003d88:	f7ff fd80 	bl	800388c <USBD_GetString>
  }
  return USBD_StrDesc;
 8003d8c:	4b02      	ldr	r3, [pc, #8]	@ (8003d98 <USBD_HS_InterfaceStrDescriptor+0x34>)
}
 8003d8e:	4618      	mov	r0, r3
 8003d90:	3708      	adds	r7, #8
 8003d92:	46bd      	mov	sp, r7
 8003d94:	bd80      	pop	{r7, pc}
 8003d96:	bf00      	nop
 8003d98:	2000dfbc 	.word	0x2000dfbc
 8003d9c:	0800cdec 	.word	0x0800cdec

08003da0 <USBD_HS_USR_BOSDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_USR_BOSDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8003da0:	b480      	push	{r7}
 8003da2:	b083      	sub	sp, #12
 8003da4:	af00      	add	r7, sp, #0
 8003da6:	4603      	mov	r3, r0
 8003da8:	6039      	str	r1, [r7, #0]
 8003daa:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_HS_BOSDesc);
 8003dac:	683b      	ldr	r3, [r7, #0]
 8003dae:	220c      	movs	r2, #12
 8003db0:	801a      	strh	r2, [r3, #0]
  return (uint8_t*)USBD_HS_BOSDesc;
 8003db2:	4b03      	ldr	r3, [pc, #12]	@ (8003dc0 <USBD_HS_USR_BOSDescriptor+0x20>)
}
 8003db4:	4618      	mov	r0, r3
 8003db6:	370c      	adds	r7, #12
 8003db8:	46bd      	mov	sp, r7
 8003dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dbe:	4770      	bx	lr
 8003dc0:	200000d4 	.word	0x200000d4

08003dc4 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8003dc4:	b580      	push	{r7, lr}
 8003dc6:	b084      	sub	sp, #16
 8003dc8:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8003dca:	4b0f      	ldr	r3, [pc, #60]	@ (8003e08 <Get_SerialNum+0x44>)
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8003dd0:	4b0e      	ldr	r3, [pc, #56]	@ (8003e0c <Get_SerialNum+0x48>)
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8003dd6:	4b0e      	ldr	r3, [pc, #56]	@ (8003e10 <Get_SerialNum+0x4c>)
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8003ddc:	68fa      	ldr	r2, [r7, #12]
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	4413      	add	r3, r2
 8003de2:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d009      	beq.n	8003dfe <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8003dea:	2208      	movs	r2, #8
 8003dec:	4909      	ldr	r1, [pc, #36]	@ (8003e14 <Get_SerialNum+0x50>)
 8003dee:	68f8      	ldr	r0, [r7, #12]
 8003df0:	f000 f814 	bl	8003e1c <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8003df4:	2204      	movs	r2, #4
 8003df6:	4908      	ldr	r1, [pc, #32]	@ (8003e18 <Get_SerialNum+0x54>)
 8003df8:	68b8      	ldr	r0, [r7, #8]
 8003dfa:	f000 f80f 	bl	8003e1c <IntToUnicode>
  }
}
 8003dfe:	bf00      	nop
 8003e00:	3710      	adds	r7, #16
 8003e02:	46bd      	mov	sp, r7
 8003e04:	bd80      	pop	{r7, pc}
 8003e06:	bf00      	nop
 8003e08:	0bfa0700 	.word	0x0bfa0700
 8003e0c:	0bfa0704 	.word	0x0bfa0704
 8003e10:	0bfa0708 	.word	0x0bfa0708
 8003e14:	200000e6 	.word	0x200000e6
 8003e18:	200000f6 	.word	0x200000f6

08003e1c <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8003e1c:	b480      	push	{r7}
 8003e1e:	b087      	sub	sp, #28
 8003e20:	af00      	add	r7, sp, #0
 8003e22:	60f8      	str	r0, [r7, #12]
 8003e24:	60b9      	str	r1, [r7, #8]
 8003e26:	4613      	mov	r3, r2
 8003e28:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8003e2a:	2300      	movs	r3, #0
 8003e2c:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8003e2e:	2300      	movs	r3, #0
 8003e30:	75fb      	strb	r3, [r7, #23]
 8003e32:	e027      	b.n	8003e84 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	0f1b      	lsrs	r3, r3, #28
 8003e38:	2b09      	cmp	r3, #9
 8003e3a:	d80b      	bhi.n	8003e54 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	0f1b      	lsrs	r3, r3, #28
 8003e40:	b2da      	uxtb	r2, r3
 8003e42:	7dfb      	ldrb	r3, [r7, #23]
 8003e44:	005b      	lsls	r3, r3, #1
 8003e46:	4619      	mov	r1, r3
 8003e48:	68bb      	ldr	r3, [r7, #8]
 8003e4a:	440b      	add	r3, r1
 8003e4c:	3230      	adds	r2, #48	@ 0x30
 8003e4e:	b2d2      	uxtb	r2, r2
 8003e50:	701a      	strb	r2, [r3, #0]
 8003e52:	e00a      	b.n	8003e6a <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	0f1b      	lsrs	r3, r3, #28
 8003e58:	b2da      	uxtb	r2, r3
 8003e5a:	7dfb      	ldrb	r3, [r7, #23]
 8003e5c:	005b      	lsls	r3, r3, #1
 8003e5e:	4619      	mov	r1, r3
 8003e60:	68bb      	ldr	r3, [r7, #8]
 8003e62:	440b      	add	r3, r1
 8003e64:	3237      	adds	r2, #55	@ 0x37
 8003e66:	b2d2      	uxtb	r2, r2
 8003e68:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	011b      	lsls	r3, r3, #4
 8003e6e:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8003e70:	7dfb      	ldrb	r3, [r7, #23]
 8003e72:	005b      	lsls	r3, r3, #1
 8003e74:	3301      	adds	r3, #1
 8003e76:	68ba      	ldr	r2, [r7, #8]
 8003e78:	4413      	add	r3, r2
 8003e7a:	2200      	movs	r2, #0
 8003e7c:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8003e7e:	7dfb      	ldrb	r3, [r7, #23]
 8003e80:	3301      	adds	r3, #1
 8003e82:	75fb      	strb	r3, [r7, #23]
 8003e84:	7dfa      	ldrb	r2, [r7, #23]
 8003e86:	79fb      	ldrb	r3, [r7, #7]
 8003e88:	429a      	cmp	r2, r3
 8003e8a:	d3d3      	bcc.n	8003e34 <IntToUnicode+0x18>
  }
}
 8003e8c:	bf00      	nop
 8003e8e:	bf00      	nop
 8003e90:	371c      	adds	r7, #28
 8003e92:	46bd      	mov	sp, r7
 8003e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e98:	4770      	bx	lr

08003e9a <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8003e9a:	b580      	push	{r7, lr}
 8003e9c:	b082      	sub	sp, #8
 8003e9e:	af00      	add	r7, sp, #0
 8003ea0:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8003eae:	4619      	mov	r1, r3
 8003eb0:	4610      	mov	r0, r2
 8003eb2:	f7fe fb5d 	bl	8002570 <USBD_LL_SetupStage>
}
 8003eb6:	bf00      	nop
 8003eb8:	3708      	adds	r7, #8
 8003eba:	46bd      	mov	sp, r7
 8003ebc:	bd80      	pop	{r7, pc}

08003ebe <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8003ebe:	b580      	push	{r7, lr}
 8003ec0:	b082      	sub	sp, #8
 8003ec2:	af00      	add	r7, sp, #0
 8003ec4:	6078      	str	r0, [r7, #4]
 8003ec6:	460b      	mov	r3, r1
 8003ec8:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 8003ed0:	78fa      	ldrb	r2, [r7, #3]
 8003ed2:	6879      	ldr	r1, [r7, #4]
 8003ed4:	4613      	mov	r3, r2
 8003ed6:	00db      	lsls	r3, r3, #3
 8003ed8:	4413      	add	r3, r2
 8003eda:	009b      	lsls	r3, r3, #2
 8003edc:	440b      	add	r3, r1
 8003ede:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8003ee2:	681a      	ldr	r2, [r3, #0]
 8003ee4:	78fb      	ldrb	r3, [r7, #3]
 8003ee6:	4619      	mov	r1, r3
 8003ee8:	f7fe fb97 	bl	800261a <USBD_LL_DataOutStage>
}
 8003eec:	bf00      	nop
 8003eee:	3708      	adds	r7, #8
 8003ef0:	46bd      	mov	sp, r7
 8003ef2:	bd80      	pop	{r7, pc}

08003ef4 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8003ef4:	b580      	push	{r7, lr}
 8003ef6:	b082      	sub	sp, #8
 8003ef8:	af00      	add	r7, sp, #0
 8003efa:	6078      	str	r0, [r7, #4]
 8003efc:	460b      	mov	r3, r1
 8003efe:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 8003f06:	78fa      	ldrb	r2, [r7, #3]
 8003f08:	6879      	ldr	r1, [r7, #4]
 8003f0a:	4613      	mov	r3, r2
 8003f0c:	00db      	lsls	r3, r3, #3
 8003f0e:	4413      	add	r3, r2
 8003f10:	009b      	lsls	r3, r3, #2
 8003f12:	440b      	add	r3, r1
 8003f14:	3320      	adds	r3, #32
 8003f16:	681a      	ldr	r2, [r3, #0]
 8003f18:	78fb      	ldrb	r3, [r7, #3]
 8003f1a:	4619      	mov	r1, r3
 8003f1c:	f7fe fc30 	bl	8002780 <USBD_LL_DataInStage>
}
 8003f20:	bf00      	nop
 8003f22:	3708      	adds	r7, #8
 8003f24:	46bd      	mov	sp, r7
 8003f26:	bd80      	pop	{r7, pc}

08003f28 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8003f28:	b580      	push	{r7, lr}
 8003f2a:	b082      	sub	sp, #8
 8003f2c:	af00      	add	r7, sp, #0
 8003f2e:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8003f36:	4618      	mov	r0, r3
 8003f38:	f7fe fd6a 	bl	8002a10 <USBD_LL_SOF>
}
 8003f3c:	bf00      	nop
 8003f3e:	3708      	adds	r7, #8
 8003f40:	46bd      	mov	sp, r7
 8003f42:	bd80      	pop	{r7, pc}

08003f44 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8003f44:	b580      	push	{r7, lr}
 8003f46:	b084      	sub	sp, #16
 8003f48:	af00      	add	r7, sp, #0
 8003f4a:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8003f4c:	2301      	movs	r3, #1
 8003f4e:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	79db      	ldrb	r3, [r3, #7]
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d102      	bne.n	8003f5e <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 8003f58:	2300      	movs	r3, #0
 8003f5a:	73fb      	strb	r3, [r7, #15]
 8003f5c:	e008      	b.n	8003f70 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	79db      	ldrb	r3, [r3, #7]
 8003f62:	2b02      	cmp	r3, #2
 8003f64:	d102      	bne.n	8003f6c <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 8003f66:	2301      	movs	r3, #1
 8003f68:	73fb      	strb	r3, [r7, #15]
 8003f6a:	e001      	b.n	8003f70 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 8003f6c:	f000 fd3a 	bl	80049e4 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8003f76:	7bfa      	ldrb	r2, [r7, #15]
 8003f78:	4611      	mov	r1, r2
 8003f7a:	4618      	mov	r0, r3
 8003f7c:	f7fe fd04 	bl	8002988 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8003f86:	4618      	mov	r0, r3
 8003f88:	f7fe fcac 	bl	80028e4 <USBD_LL_Reset>
}
 8003f8c:	bf00      	nop
 8003f8e:	3710      	adds	r7, #16
 8003f90:	46bd      	mov	sp, r7
 8003f92:	bd80      	pop	{r7, pc}

08003f94 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8003f94:	b580      	push	{r7, lr}
 8003f96:	b082      	sub	sp, #8
 8003f98:	af00      	add	r7, sp, #0
 8003f9a:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8003fa2:	4618      	mov	r0, r3
 8003fa4:	f7fe fd00 	bl	80029a8 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	687a      	ldr	r2, [r7, #4]
 8003fb4:	6812      	ldr	r2, [r2, #0]
 8003fb6:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8003fba:	f043 0301 	orr.w	r3, r3, #1
 8003fbe:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	7adb      	ldrb	r3, [r3, #11]
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d005      	beq.n	8003fd4 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8003fc8:	4b04      	ldr	r3, [pc, #16]	@ (8003fdc <HAL_PCD_SuspendCallback+0x48>)
 8003fca:	691b      	ldr	r3, [r3, #16]
 8003fcc:	4a03      	ldr	r2, [pc, #12]	@ (8003fdc <HAL_PCD_SuspendCallback+0x48>)
 8003fce:	f043 0306 	orr.w	r3, r3, #6
 8003fd2:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8003fd4:	bf00      	nop
 8003fd6:	3708      	adds	r7, #8
 8003fd8:	46bd      	mov	sp, r7
 8003fda:	bd80      	pop	{r7, pc}
 8003fdc:	e000ed00 	.word	0xe000ed00

08003fe0 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8003fe0:	b580      	push	{r7, lr}
 8003fe2:	b082      	sub	sp, #8
 8003fe4:	af00      	add	r7, sp, #0
 8003fe6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8003fee:	4618      	mov	r0, r3
 8003ff0:	f7fe fcf6 	bl	80029e0 <USBD_LL_Resume>
}
 8003ff4:	bf00      	nop
 8003ff6:	3708      	adds	r7, #8
 8003ff8:	46bd      	mov	sp, r7
 8003ffa:	bd80      	pop	{r7, pc}

08003ffc <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8003ffc:	b580      	push	{r7, lr}
 8003ffe:	b082      	sub	sp, #8
 8004000:	af00      	add	r7, sp, #0
 8004002:	6078      	str	r0, [r7, #4]
 8004004:	460b      	mov	r3, r1
 8004006:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800400e:	78fa      	ldrb	r2, [r7, #3]
 8004010:	4611      	mov	r1, r2
 8004012:	4618      	mov	r0, r3
 8004014:	f7fe fd4e 	bl	8002ab4 <USBD_LL_IsoOUTIncomplete>
}
 8004018:	bf00      	nop
 800401a:	3708      	adds	r7, #8
 800401c:	46bd      	mov	sp, r7
 800401e:	bd80      	pop	{r7, pc}

08004020 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8004020:	b580      	push	{r7, lr}
 8004022:	b082      	sub	sp, #8
 8004024:	af00      	add	r7, sp, #0
 8004026:	6078      	str	r0, [r7, #4]
 8004028:	460b      	mov	r3, r1
 800402a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8004032:	78fa      	ldrb	r2, [r7, #3]
 8004034:	4611      	mov	r1, r2
 8004036:	4618      	mov	r0, r3
 8004038:	f7fe fd0a 	bl	8002a50 <USBD_LL_IsoINIncomplete>
}
 800403c:	bf00      	nop
 800403e:	3708      	adds	r7, #8
 8004040:	46bd      	mov	sp, r7
 8004042:	bd80      	pop	{r7, pc}

08004044 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8004044:	b580      	push	{r7, lr}
 8004046:	b082      	sub	sp, #8
 8004048:	af00      	add	r7, sp, #0
 800404a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8004052:	4618      	mov	r0, r3
 8004054:	f7fe fd60 	bl	8002b18 <USBD_LL_DevConnected>
}
 8004058:	bf00      	nop
 800405a:	3708      	adds	r7, #8
 800405c:	46bd      	mov	sp, r7
 800405e:	bd80      	pop	{r7, pc}

08004060 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8004060:	b580      	push	{r7, lr}
 8004062:	b082      	sub	sp, #8
 8004064:	af00      	add	r7, sp, #0
 8004066:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800406e:	4618      	mov	r0, r3
 8004070:	f7fe fd5d 	bl	8002b2e <USBD_LL_DevDisconnected>
}
 8004074:	bf00      	nop
 8004076:	3708      	adds	r7, #8
 8004078:	46bd      	mov	sp, r7
 800407a:	bd80      	pop	{r7, pc}

0800407c <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800407c:	b580      	push	{r7, lr}
 800407e:	b082      	sub	sp, #8
 8004080:	af00      	add	r7, sp, #0
 8004082:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_HS) {
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	781b      	ldrb	r3, [r3, #0]
 8004088:	2b01      	cmp	r3, #1
 800408a:	d140      	bne.n	800410e <USBD_LL_Init+0x92>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_HS.pData = pdev;
 800408c:	4a22      	ldr	r2, [pc, #136]	@ (8004118 <USBD_LL_Init+0x9c>)
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_HS;
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	4a20      	ldr	r2, [pc, #128]	@ (8004118 <USBD_LL_Init+0x9c>)
 8004098:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_HS.Instance 					= USB_OTG_HS;
 800409c:	4b1e      	ldr	r3, [pc, #120]	@ (8004118 <USBD_LL_Init+0x9c>)
 800409e:	4a1f      	ldr	r2, [pc, #124]	@ (800411c <USBD_LL_Init+0xa0>)
 80040a0:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_HS.Init.dev_endpoints 		= 8;
 80040a2:	4b1d      	ldr	r3, [pc, #116]	@ (8004118 <USBD_LL_Init+0x9c>)
 80040a4:	2208      	movs	r2, #8
 80040a6:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_HS.Init.speed 				= PCD_SPEED_HIGH;
 80040a8:	4b1b      	ldr	r3, [pc, #108]	@ (8004118 <USBD_LL_Init+0x9c>)
 80040aa:	2200      	movs	r2, #0
 80040ac:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_HS.Init.dma_enable 			= DISABLE;
 80040ae:	4b1a      	ldr	r3, [pc, #104]	@ (8004118 <USBD_LL_Init+0x9c>)
 80040b0:	2200      	movs	r2, #0
 80040b2:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_HS.Init.phy_itface 			= USB_OTG_HS_EMBEDDED_PHY;
 80040b4:	4b18      	ldr	r3, [pc, #96]	@ (8004118 <USBD_LL_Init+0x9c>)
 80040b6:	2203      	movs	r2, #3
 80040b8:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_HS.Init.Sof_enable 			= DISABLE;
 80040ba:	4b17      	ldr	r3, [pc, #92]	@ (8004118 <USBD_LL_Init+0x9c>)
 80040bc:	2200      	movs	r2, #0
 80040be:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_HS.Init.low_power_enable 	= DISABLE;
 80040c0:	4b15      	ldr	r3, [pc, #84]	@ (8004118 <USBD_LL_Init+0x9c>)
 80040c2:	2200      	movs	r2, #0
 80040c4:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_HS.Init.lpm_enable 			= DISABLE;
 80040c6:	4b14      	ldr	r3, [pc, #80]	@ (8004118 <USBD_LL_Init+0x9c>)
 80040c8:	2200      	movs	r2, #0
 80040ca:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_HS.Init.vbus_sensing_enable 	= DISABLE;
 80040cc:	4b12      	ldr	r3, [pc, #72]	@ (8004118 <USBD_LL_Init+0x9c>)
 80040ce:	2200      	movs	r2, #0
 80040d0:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_HS.Init.use_dedicated_ep1 	= DISABLE;
 80040d2:	4b11      	ldr	r3, [pc, #68]	@ (8004118 <USBD_LL_Init+0x9c>)
 80040d4:	2200      	movs	r2, #0
 80040d6:	73da      	strb	r2, [r3, #15]
  hpcd_USB_OTG_HS.Init.use_external_vbus 	= DISABLE;
 80040d8:	4b0f      	ldr	r3, [pc, #60]	@ (8004118 <USBD_LL_Init+0x9c>)
 80040da:	2200      	movs	r2, #0
 80040dc:	741a      	strb	r2, [r3, #16]
  if (HAL_PCD_Init(&hpcd_USB_OTG_HS) 		!= HAL_OK)
 80040de:	480e      	ldr	r0, [pc, #56]	@ (8004118 <USBD_LL_Init+0x9c>)
 80040e0:	f002 fb05 	bl	80066ee <HAL_PCD_Init>
 80040e4:	4603      	mov	r3, r0
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d001      	beq.n	80040ee <USBD_LL_Init+0x72>
  {
    Error_Handler( );
 80040ea:	f000 fc7b 	bl	80049e4 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_HS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_HS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_HS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_HS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_HS, 0x200);
 80040ee:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80040f2:	4809      	ldr	r0, [pc, #36]	@ (8004118 <USBD_LL_Init+0x9c>)
 80040f4:	f003 fd61 	bl	8007bba <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_HS, 0, 0x80);
 80040f8:	2280      	movs	r2, #128	@ 0x80
 80040fa:	2100      	movs	r1, #0
 80040fc:	4806      	ldr	r0, [pc, #24]	@ (8004118 <USBD_LL_Init+0x9c>)
 80040fe:	f003 fd15 	bl	8007b2c <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_HS, 1, 0x174);
 8004102:	f44f 72ba 	mov.w	r2, #372	@ 0x174
 8004106:	2101      	movs	r1, #1
 8004108:	4803      	ldr	r0, [pc, #12]	@ (8004118 <USBD_LL_Init+0x9c>)
 800410a:	f003 fd0f 	bl	8007b2c <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800410e:	2300      	movs	r3, #0
}
 8004110:	4618      	mov	r0, r3
 8004112:	3708      	adds	r7, #8
 8004114:	46bd      	mov	sp, r7
 8004116:	bd80      	pop	{r7, pc}
 8004118:	2000e4ac 	.word	0x2000e4ac
 800411c:	42040000 	.word	0x42040000

08004120 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8004120:	b580      	push	{r7, lr}
 8004122:	b084      	sub	sp, #16
 8004124:	af00      	add	r7, sp, #0
 8004126:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8004128:	2300      	movs	r3, #0
 800412a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800412c:	2300      	movs	r3, #0
 800412e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8004136:	4618      	mov	r0, r3
 8004138:	f002 fbe5 	bl	8006906 <HAL_PCD_Start>
 800413c:	4603      	mov	r3, r0
 800413e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8004140:	7bfb      	ldrb	r3, [r7, #15]
 8004142:	4618      	mov	r0, r3
 8004144:	f000 f990 	bl	8004468 <USBD_Get_USB_Status>
 8004148:	4603      	mov	r3, r0
 800414a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800414c:	7bbb      	ldrb	r3, [r7, #14]
}
 800414e:	4618      	mov	r0, r3
 8004150:	3710      	adds	r7, #16
 8004152:	46bd      	mov	sp, r7
 8004154:	bd80      	pop	{r7, pc}

08004156 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8004156:	b580      	push	{r7, lr}
 8004158:	b084      	sub	sp, #16
 800415a:	af00      	add	r7, sp, #0
 800415c:	6078      	str	r0, [r7, #4]
 800415e:	4608      	mov	r0, r1
 8004160:	4611      	mov	r1, r2
 8004162:	461a      	mov	r2, r3
 8004164:	4603      	mov	r3, r0
 8004166:	70fb      	strb	r3, [r7, #3]
 8004168:	460b      	mov	r3, r1
 800416a:	70bb      	strb	r3, [r7, #2]
 800416c:	4613      	mov	r3, r2
 800416e:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8004170:	2300      	movs	r3, #0
 8004172:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8004174:	2300      	movs	r3, #0
 8004176:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800417e:	78bb      	ldrb	r3, [r7, #2]
 8004180:	883a      	ldrh	r2, [r7, #0]
 8004182:	78f9      	ldrb	r1, [r7, #3]
 8004184:	f003 f8ed 	bl	8007362 <HAL_PCD_EP_Open>
 8004188:	4603      	mov	r3, r0
 800418a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800418c:	7bfb      	ldrb	r3, [r7, #15]
 800418e:	4618      	mov	r0, r3
 8004190:	f000 f96a 	bl	8004468 <USBD_Get_USB_Status>
 8004194:	4603      	mov	r3, r0
 8004196:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8004198:	7bbb      	ldrb	r3, [r7, #14]
}
 800419a:	4618      	mov	r0, r3
 800419c:	3710      	adds	r7, #16
 800419e:	46bd      	mov	sp, r7
 80041a0:	bd80      	pop	{r7, pc}

080041a2 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80041a2:	b580      	push	{r7, lr}
 80041a4:	b084      	sub	sp, #16
 80041a6:	af00      	add	r7, sp, #0
 80041a8:	6078      	str	r0, [r7, #4]
 80041aa:	460b      	mov	r3, r1
 80041ac:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80041ae:	2300      	movs	r3, #0
 80041b0:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80041b2:	2300      	movs	r3, #0
 80041b4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80041bc:	78fa      	ldrb	r2, [r7, #3]
 80041be:	4611      	mov	r1, r2
 80041c0:	4618      	mov	r0, r3
 80041c2:	f003 f938 	bl	8007436 <HAL_PCD_EP_Close>
 80041c6:	4603      	mov	r3, r0
 80041c8:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80041ca:	7bfb      	ldrb	r3, [r7, #15]
 80041cc:	4618      	mov	r0, r3
 80041ce:	f000 f94b 	bl	8004468 <USBD_Get_USB_Status>
 80041d2:	4603      	mov	r3, r0
 80041d4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80041d6:	7bbb      	ldrb	r3, [r7, #14]
}
 80041d8:	4618      	mov	r0, r3
 80041da:	3710      	adds	r7, #16
 80041dc:	46bd      	mov	sp, r7
 80041de:	bd80      	pop	{r7, pc}

080041e0 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80041e0:	b580      	push	{r7, lr}
 80041e2:	b084      	sub	sp, #16
 80041e4:	af00      	add	r7, sp, #0
 80041e6:	6078      	str	r0, [r7, #4]
 80041e8:	460b      	mov	r3, r1
 80041ea:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80041ec:	2300      	movs	r3, #0
 80041ee:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80041f0:	2300      	movs	r3, #0
 80041f2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80041fa:	78fa      	ldrb	r2, [r7, #3]
 80041fc:	4611      	mov	r1, r2
 80041fe:	4618      	mov	r0, r3
 8004200:	f003 f9f0 	bl	80075e4 <HAL_PCD_EP_SetStall>
 8004204:	4603      	mov	r3, r0
 8004206:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8004208:	7bfb      	ldrb	r3, [r7, #15]
 800420a:	4618      	mov	r0, r3
 800420c:	f000 f92c 	bl	8004468 <USBD_Get_USB_Status>
 8004210:	4603      	mov	r3, r0
 8004212:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8004214:	7bbb      	ldrb	r3, [r7, #14]
}
 8004216:	4618      	mov	r0, r3
 8004218:	3710      	adds	r7, #16
 800421a:	46bd      	mov	sp, r7
 800421c:	bd80      	pop	{r7, pc}

0800421e <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800421e:	b580      	push	{r7, lr}
 8004220:	b084      	sub	sp, #16
 8004222:	af00      	add	r7, sp, #0
 8004224:	6078      	str	r0, [r7, #4]
 8004226:	460b      	mov	r3, r1
 8004228:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800422a:	2300      	movs	r3, #0
 800422c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800422e:	2300      	movs	r3, #0
 8004230:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8004238:	78fa      	ldrb	r2, [r7, #3]
 800423a:	4611      	mov	r1, r2
 800423c:	4618      	mov	r0, r3
 800423e:	f003 fa34 	bl	80076aa <HAL_PCD_EP_ClrStall>
 8004242:	4603      	mov	r3, r0
 8004244:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8004246:	7bfb      	ldrb	r3, [r7, #15]
 8004248:	4618      	mov	r0, r3
 800424a:	f000 f90d 	bl	8004468 <USBD_Get_USB_Status>
 800424e:	4603      	mov	r3, r0
 8004250:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8004252:	7bbb      	ldrb	r3, [r7, #14]
}
 8004254:	4618      	mov	r0, r3
 8004256:	3710      	adds	r7, #16
 8004258:	46bd      	mov	sp, r7
 800425a:	bd80      	pop	{r7, pc}

0800425c <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800425c:	b480      	push	{r7}
 800425e:	b085      	sub	sp, #20
 8004260:	af00      	add	r7, sp, #0
 8004262:	6078      	str	r0, [r7, #4]
 8004264:	460b      	mov	r3, r1
 8004266:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800426e:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8004270:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004274:	2b00      	cmp	r3, #0
 8004276:	da0b      	bge.n	8004290 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8004278:	78fb      	ldrb	r3, [r7, #3]
 800427a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800427e:	68f9      	ldr	r1, [r7, #12]
 8004280:	4613      	mov	r3, r2
 8004282:	00db      	lsls	r3, r3, #3
 8004284:	4413      	add	r3, r2
 8004286:	009b      	lsls	r3, r3, #2
 8004288:	440b      	add	r3, r1
 800428a:	3316      	adds	r3, #22
 800428c:	781b      	ldrb	r3, [r3, #0]
 800428e:	e00b      	b.n	80042a8 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8004290:	78fb      	ldrb	r3, [r7, #3]
 8004292:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8004296:	68f9      	ldr	r1, [r7, #12]
 8004298:	4613      	mov	r3, r2
 800429a:	00db      	lsls	r3, r3, #3
 800429c:	4413      	add	r3, r2
 800429e:	009b      	lsls	r3, r3, #2
 80042a0:	440b      	add	r3, r1
 80042a2:	f203 2356 	addw	r3, r3, #598	@ 0x256
 80042a6:	781b      	ldrb	r3, [r3, #0]
  }
}
 80042a8:	4618      	mov	r0, r3
 80042aa:	3714      	adds	r7, #20
 80042ac:	46bd      	mov	sp, r7
 80042ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042b2:	4770      	bx	lr

080042b4 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 80042b4:	b580      	push	{r7, lr}
 80042b6:	b084      	sub	sp, #16
 80042b8:	af00      	add	r7, sp, #0
 80042ba:	6078      	str	r0, [r7, #4]
 80042bc:	460b      	mov	r3, r1
 80042be:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80042c0:	2300      	movs	r3, #0
 80042c2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80042c4:	2300      	movs	r3, #0
 80042c6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80042ce:	78fa      	ldrb	r2, [r7, #3]
 80042d0:	4611      	mov	r1, r2
 80042d2:	4618      	mov	r0, r3
 80042d4:	f003 f821 	bl	800731a <HAL_PCD_SetAddress>
 80042d8:	4603      	mov	r3, r0
 80042da:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80042dc:	7bfb      	ldrb	r3, [r7, #15]
 80042de:	4618      	mov	r0, r3
 80042e0:	f000 f8c2 	bl	8004468 <USBD_Get_USB_Status>
 80042e4:	4603      	mov	r3, r0
 80042e6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80042e8:	7bbb      	ldrb	r3, [r7, #14]
}
 80042ea:	4618      	mov	r0, r3
 80042ec:	3710      	adds	r7, #16
 80042ee:	46bd      	mov	sp, r7
 80042f0:	bd80      	pop	{r7, pc}

080042f2 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 80042f2:	b580      	push	{r7, lr}
 80042f4:	b086      	sub	sp, #24
 80042f6:	af00      	add	r7, sp, #0
 80042f8:	60f8      	str	r0, [r7, #12]
 80042fa:	607a      	str	r2, [r7, #4]
 80042fc:	603b      	str	r3, [r7, #0]
 80042fe:	460b      	mov	r3, r1
 8004300:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8004302:	2300      	movs	r3, #0
 8004304:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8004306:	2300      	movs	r3, #0
 8004308:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8004310:	7af9      	ldrb	r1, [r7, #11]
 8004312:	683b      	ldr	r3, [r7, #0]
 8004314:	687a      	ldr	r2, [r7, #4]
 8004316:	f003 f92b 	bl	8007570 <HAL_PCD_EP_Transmit>
 800431a:	4603      	mov	r3, r0
 800431c:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800431e:	7dfb      	ldrb	r3, [r7, #23]
 8004320:	4618      	mov	r0, r3
 8004322:	f000 f8a1 	bl	8004468 <USBD_Get_USB_Status>
 8004326:	4603      	mov	r3, r0
 8004328:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800432a:	7dbb      	ldrb	r3, [r7, #22]
}
 800432c:	4618      	mov	r0, r3
 800432e:	3718      	adds	r7, #24
 8004330:	46bd      	mov	sp, r7
 8004332:	bd80      	pop	{r7, pc}

08004334 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8004334:	b580      	push	{r7, lr}
 8004336:	b086      	sub	sp, #24
 8004338:	af00      	add	r7, sp, #0
 800433a:	60f8      	str	r0, [r7, #12]
 800433c:	607a      	str	r2, [r7, #4]
 800433e:	603b      	str	r3, [r7, #0]
 8004340:	460b      	mov	r3, r1
 8004342:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8004344:	2300      	movs	r3, #0
 8004346:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8004348:	2300      	movs	r3, #0
 800434a:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8004352:	7af9      	ldrb	r1, [r7, #11]
 8004354:	683b      	ldr	r3, [r7, #0]
 8004356:	687a      	ldr	r2, [r7, #4]
 8004358:	f003 f8b7 	bl	80074ca <HAL_PCD_EP_Receive>
 800435c:	4603      	mov	r3, r0
 800435e:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8004360:	7dfb      	ldrb	r3, [r7, #23]
 8004362:	4618      	mov	r0, r3
 8004364:	f000 f880 	bl	8004468 <USBD_Get_USB_Status>
 8004368:	4603      	mov	r3, r0
 800436a:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800436c:	7dbb      	ldrb	r3, [r7, #22]
}
 800436e:	4618      	mov	r0, r3
 8004370:	3718      	adds	r7, #24
 8004372:	46bd      	mov	sp, r7
 8004374:	bd80      	pop	{r7, pc}

08004376 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8004376:	b580      	push	{r7, lr}
 8004378:	b082      	sub	sp, #8
 800437a:	af00      	add	r7, sp, #0
 800437c:	6078      	str	r0, [r7, #4]
 800437e:	460b      	mov	r3, r1
 8004380:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8004388:	78fa      	ldrb	r2, [r7, #3]
 800438a:	4611      	mov	r1, r2
 800438c:	4618      	mov	r0, r3
 800438e:	f003 f8d7 	bl	8007540 <HAL_PCD_EP_GetRxCount>
 8004392:	4603      	mov	r3, r0
}
 8004394:	4618      	mov	r0, r3
 8004396:	3708      	adds	r7, #8
 8004398:	46bd      	mov	sp, r7
 800439a:	bd80      	pop	{r7, pc}

0800439c <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd: PCD handle
  * @param  msg: LPM message
  * @retval None
  */
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800439c:	b580      	push	{r7, lr}
 800439e:	b082      	sub	sp, #8
 80043a0:	af00      	add	r7, sp, #0
 80043a2:	6078      	str	r0, [r7, #4]
 80043a4:	460b      	mov	r3, r1
 80043a6:	70fb      	strb	r3, [r7, #3]
  switch (msg)
 80043a8:	78fb      	ldrb	r3, [r7, #3]
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d002      	beq.n	80043b4 <HAL_PCDEx_LPM_Callback+0x18>
 80043ae:	2b01      	cmp	r3, #1
 80043b0:	d01f      	beq.n	80043f2 <HAL_PCDEx_LPM_Callback+0x56>
      /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
}
 80043b2:	e03b      	b.n	800442c <HAL_PCDEx_LPM_Callback+0x90>
    if (hpcd->Init.low_power_enable)
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	7adb      	ldrb	r3, [r3, #11]
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	d007      	beq.n	80043cc <HAL_PCDEx_LPM_Callback+0x30>
      SystemClock_Config();
 80043bc:	f000 f8aa 	bl	8004514 <SystemClock_Config>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80043c0:	4b1c      	ldr	r3, [pc, #112]	@ (8004434 <HAL_PCDEx_LPM_Callback+0x98>)
 80043c2:	691b      	ldr	r3, [r3, #16]
 80043c4:	4a1b      	ldr	r2, [pc, #108]	@ (8004434 <HAL_PCDEx_LPM_Callback+0x98>)
 80043c6:	f023 0306 	bic.w	r3, r3, #6
 80043ca:	6113      	str	r3, [r2, #16]
    __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	687a      	ldr	r2, [r7, #4]
 80043d8:	6812      	ldr	r2, [r2, #0]
 80043da:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80043de:	f023 0301 	bic.w	r3, r3, #1
 80043e2:	6013      	str	r3, [r2, #0]
    USBD_LL_Resume(hpcd->pData);
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80043ea:	4618      	mov	r0, r3
 80043ec:	f7fe faf8 	bl	80029e0 <USBD_LL_Resume>
    break;
 80043f0:	e01c      	b.n	800442c <HAL_PCDEx_LPM_Callback+0x90>
    __HAL_PCD_GATE_PHYCLOCK(hpcd);
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	687a      	ldr	r2, [r7, #4]
 80043fe:	6812      	ldr	r2, [r2, #0]
 8004400:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8004404:	f043 0301 	orr.w	r3, r3, #1
 8004408:	6013      	str	r3, [r2, #0]
    USBD_LL_Suspend(hpcd->pData);
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8004410:	4618      	mov	r0, r3
 8004412:	f7fe fac9 	bl	80029a8 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	7adb      	ldrb	r3, [r3, #11]
 800441a:	2b00      	cmp	r3, #0
 800441c:	d005      	beq.n	800442a <HAL_PCDEx_LPM_Callback+0x8e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800441e:	4b05      	ldr	r3, [pc, #20]	@ (8004434 <HAL_PCDEx_LPM_Callback+0x98>)
 8004420:	691b      	ldr	r3, [r3, #16]
 8004422:	4a04      	ldr	r2, [pc, #16]	@ (8004434 <HAL_PCDEx_LPM_Callback+0x98>)
 8004424:	f043 0306 	orr.w	r3, r3, #6
 8004428:	6113      	str	r3, [r2, #16]
    break;
 800442a:	bf00      	nop
}
 800442c:	bf00      	nop
 800442e:	3708      	adds	r7, #8
 8004430:	46bd      	mov	sp, r7
 8004432:	bd80      	pop	{r7, pc}
 8004434:	e000ed00 	.word	0xe000ed00

08004438 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8004438:	b480      	push	{r7}
 800443a:	b083      	sub	sp, #12
 800443c:	af00      	add	r7, sp, #0
 800443e:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8004440:	4b03      	ldr	r3, [pc, #12]	@ (8004450 <USBD_static_malloc+0x18>)
}
 8004442:	4618      	mov	r0, r3
 8004444:	370c      	adds	r7, #12
 8004446:	46bd      	mov	sp, r7
 8004448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800444c:	4770      	bx	lr
 800444e:	bf00      	nop
 8004450:	2000e1bc 	.word	0x2000e1bc

08004454 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8004454:	b480      	push	{r7}
 8004456:	b083      	sub	sp, #12
 8004458:	af00      	add	r7, sp, #0
 800445a:	6078      	str	r0, [r7, #4]

}
 800445c:	bf00      	nop
 800445e:	370c      	adds	r7, #12
 8004460:	46bd      	mov	sp, r7
 8004462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004466:	4770      	bx	lr

08004468 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8004468:	b480      	push	{r7}
 800446a:	b085      	sub	sp, #20
 800446c:	af00      	add	r7, sp, #0
 800446e:	4603      	mov	r3, r0
 8004470:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8004472:	2300      	movs	r3, #0
 8004474:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8004476:	79fb      	ldrb	r3, [r7, #7]
 8004478:	2b03      	cmp	r3, #3
 800447a:	d817      	bhi.n	80044ac <USBD_Get_USB_Status+0x44>
 800447c:	a201      	add	r2, pc, #4	@ (adr r2, 8004484 <USBD_Get_USB_Status+0x1c>)
 800447e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004482:	bf00      	nop
 8004484:	08004495 	.word	0x08004495
 8004488:	0800449b 	.word	0x0800449b
 800448c:	080044a1 	.word	0x080044a1
 8004490:	080044a7 	.word	0x080044a7
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8004494:	2300      	movs	r3, #0
 8004496:	73fb      	strb	r3, [r7, #15]
    break;
 8004498:	e00b      	b.n	80044b2 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800449a:	2303      	movs	r3, #3
 800449c:	73fb      	strb	r3, [r7, #15]
    break;
 800449e:	e008      	b.n	80044b2 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80044a0:	2301      	movs	r3, #1
 80044a2:	73fb      	strb	r3, [r7, #15]
    break;
 80044a4:	e005      	b.n	80044b2 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80044a6:	2303      	movs	r3, #3
 80044a8:	73fb      	strb	r3, [r7, #15]
    break;
 80044aa:	e002      	b.n	80044b2 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 80044ac:	2303      	movs	r3, #3
 80044ae:	73fb      	strb	r3, [r7, #15]
    break;
 80044b0:	bf00      	nop
  }
  return usb_status;
 80044b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80044b4:	4618      	mov	r0, r3
 80044b6:	3714      	adds	r7, #20
 80044b8:	46bd      	mov	sp, r7
 80044ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044be:	4770      	bx	lr

080044c0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80044c0:	b580      	push	{r7, lr}
 80044c2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80044c4:	f000 fcec 	bl	8004ea0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80044c8:	f000 f824 	bl	8004514 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80044cc:	f000 f9c2 	bl	8004854 <MX_GPIO_Init>
  MX_I2C1_Init();
 80044d0:	f000 f88e 	bl	80045f0 <MX_I2C1_Init>
  MX_TIM3_Init();
 80044d4:	f000 f94e 	bl	8004774 <MX_TIM3_Init>
  MX_RTC_Init();
 80044d8:	f000 f8ca 	bl	8004670 <MX_RTC_Init>
  /* USER CODE BEGIN 2 */
  AT24C32_Initialization(&at24c32, &hi2c1);
 80044dc:	4909      	ldr	r1, [pc, #36]	@ (8004504 <main+0x44>)
 80044de:	480a      	ldr	r0, [pc, #40]	@ (8004508 <main+0x48>)
 80044e0:	f7fb fed6 	bl	8000290 <AT24C32_Initialization>

  if(HAL_GPIO_ReadPin(USB_CABLE_GPIO_Port, USB_CABLE_Pin) == GPIO_PIN_SET)
 80044e4:	2102      	movs	r1, #2
 80044e6:	4809      	ldr	r0, [pc, #36]	@ (800450c <main+0x4c>)
 80044e8:	f001 f9a8 	bl	800583c <HAL_GPIO_ReadPin>
 80044ec:	4603      	mov	r3, r0
 80044ee:	2b01      	cmp	r3, #1
 80044f0:	d101      	bne.n	80044f6 <main+0x36>
  {
	  MX_USB_DEVICE_Init();
 80044f2:	f7ff fab7 	bl	8003a64 <MX_USB_DEVICE_Init>
  }

  Bootloader_Init(&bootloaderCTX);
 80044f6:	4806      	ldr	r0, [pc, #24]	@ (8004510 <main+0x50>)
 80044f8:	f7fc f848 	bl	800058c <Bootloader_Init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  Bootloader_Task(&bootloaderCTX);
 80044fc:	4804      	ldr	r0, [pc, #16]	@ (8004510 <main+0x50>)
 80044fe:	f7fc f893 	bl	8000628 <Bootloader_Task>
 8004502:	e7fb      	b.n	80044fc <main+0x3c>
 8004504:	2000e3dc 	.word	0x2000e3dc
 8004508:	2000e990 	.word	0x2000e990
 800450c:	42020400 	.word	0x42020400
 8004510:	2000e998 	.word	0x2000e998

08004514 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8004514:	b580      	push	{r7, lr}
 8004516:	b09e      	sub	sp, #120	@ 0x78
 8004518:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800451a:	f107 0318 	add.w	r3, r7, #24
 800451e:	2260      	movs	r2, #96	@ 0x60
 8004520:	2100      	movs	r1, #0
 8004522:	4618      	mov	r0, r3
 8004524:	f008 fc04 	bl	800cd30 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8004528:	463b      	mov	r3, r7
 800452a:	2200      	movs	r2, #0
 800452c:	601a      	str	r2, [r3, #0]
 800452e:	605a      	str	r2, [r3, #4]
 8004530:	609a      	str	r2, [r3, #8]
 8004532:	60da      	str	r2, [r3, #12]
 8004534:	611a      	str	r2, [r3, #16]
 8004536:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8004538:	f44f 3040 	mov.w	r0, #196608	@ 0x30000
 800453c:	f003 fb82 	bl	8007c44 <HAL_PWREx_ControlVoltageScaling>
 8004540:	4603      	mov	r3, r0
 8004542:	2b00      	cmp	r3, #0
 8004544:	d001      	beq.n	800454a <SystemClock_Config+0x36>
  {
    Error_Handler();
 8004546:	f000 fa4d 	bl	80049e4 <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 800454a:	f003 fb6b 	bl	8007c24 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 800454e:	4b27      	ldr	r3, [pc, #156]	@ (80045ec <SystemClock_Config+0xd8>)
 8004550:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004554:	4a25      	ldr	r2, [pc, #148]	@ (80045ec <SystemClock_Config+0xd8>)
 8004556:	f023 0318 	bic.w	r3, r3, #24
 800455a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE
 800455e:	2315      	movs	r3, #21
 8004560:	61bb      	str	r3, [r7, #24]
                              |RCC_OSCILLATORTYPE_MSI;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8004562:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8004566:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8004568:	2381      	movs	r3, #129	@ 0x81
 800456a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800456c:	2301      	movs	r3, #1
 800456e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8004570:	2310      	movs	r3, #16
 8004572:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_0;
 8004574:	2300      	movs	r3, #0
 8004576:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004578:	2302      	movs	r3, #2
 800457a:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 800457c:	2301      	movs	r3, #1
 800457e:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLMBOOST = RCC_PLLMBOOST_DIV4;
 8004580:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8004584:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLM = 3;
 8004586:	2303      	movs	r3, #3
 8004588:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLN = 10;
 800458a:	230a      	movs	r3, #10
 800458c:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLP = 2;
 800458e:	2302      	movs	r3, #2
 8004590:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8004592:	2302      	movs	r3, #2
 8004594:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLR = 1;
 8004596:	2301      	movs	r3, #1
 8004598:	66fb      	str	r3, [r7, #108]	@ 0x6c
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLLVCIRANGE_1;
 800459a:	230c      	movs	r3, #12
 800459c:	673b      	str	r3, [r7, #112]	@ 0x70
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 800459e:	2300      	movs	r3, #0
 80045a0:	677b      	str	r3, [r7, #116]	@ 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80045a2:	f107 0318 	add.w	r3, r7, #24
 80045a6:	4618      	mov	r0, r3
 80045a8:	f003 fc06 	bl	8007db8 <HAL_RCC_OscConfig>
 80045ac:	4603      	mov	r3, r0
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d001      	beq.n	80045b6 <SystemClock_Config+0xa2>
  {
    Error_Handler();
 80045b2:	f000 fa17 	bl	80049e4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80045b6:	231f      	movs	r3, #31
 80045b8:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK3;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80045ba:	2303      	movs	r3, #3
 80045bc:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80045be:	2300      	movs	r3, #0
 80045c0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80045c2:	2300      	movs	r3, #0
 80045c4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80045c6:	2300      	movs	r3, #0
 80045c8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 80045ca:	2300      	movs	r3, #0
 80045cc:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80045ce:	463b      	mov	r3, r7
 80045d0:	2104      	movs	r1, #4
 80045d2:	4618      	mov	r0, r3
 80045d4:	f004 facc 	bl	8008b70 <HAL_RCC_ClockConfig>
 80045d8:	4603      	mov	r3, r0
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d001      	beq.n	80045e2 <SystemClock_Config+0xce>
  {
    Error_Handler();
 80045de:	f000 fa01 	bl	80049e4 <Error_Handler>
  }
}
 80045e2:	bf00      	nop
 80045e4:	3778      	adds	r7, #120	@ 0x78
 80045e6:	46bd      	mov	sp, r7
 80045e8:	bd80      	pop	{r7, pc}
 80045ea:	bf00      	nop
 80045ec:	46020c00 	.word	0x46020c00

080045f0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80045f0:	b580      	push	{r7, lr}
 80045f2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80045f4:	4b1b      	ldr	r3, [pc, #108]	@ (8004664 <MX_I2C1_Init+0x74>)
 80045f6:	4a1c      	ldr	r2, [pc, #112]	@ (8004668 <MX_I2C1_Init+0x78>)
 80045f8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x30909DEC;
 80045fa:	4b1a      	ldr	r3, [pc, #104]	@ (8004664 <MX_I2C1_Init+0x74>)
 80045fc:	4a1b      	ldr	r2, [pc, #108]	@ (800466c <MX_I2C1_Init+0x7c>)
 80045fe:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8004600:	4b18      	ldr	r3, [pc, #96]	@ (8004664 <MX_I2C1_Init+0x74>)
 8004602:	2200      	movs	r2, #0
 8004604:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8004606:	4b17      	ldr	r3, [pc, #92]	@ (8004664 <MX_I2C1_Init+0x74>)
 8004608:	2201      	movs	r2, #1
 800460a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800460c:	4b15      	ldr	r3, [pc, #84]	@ (8004664 <MX_I2C1_Init+0x74>)
 800460e:	2200      	movs	r2, #0
 8004610:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8004612:	4b14      	ldr	r3, [pc, #80]	@ (8004664 <MX_I2C1_Init+0x74>)
 8004614:	2200      	movs	r2, #0
 8004616:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8004618:	4b12      	ldr	r3, [pc, #72]	@ (8004664 <MX_I2C1_Init+0x74>)
 800461a:	2200      	movs	r2, #0
 800461c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800461e:	4b11      	ldr	r3, [pc, #68]	@ (8004664 <MX_I2C1_Init+0x74>)
 8004620:	2200      	movs	r2, #0
 8004622:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8004624:	4b0f      	ldr	r3, [pc, #60]	@ (8004664 <MX_I2C1_Init+0x74>)
 8004626:	2200      	movs	r2, #0
 8004628:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800462a:	480e      	ldr	r0, [pc, #56]	@ (8004664 <MX_I2C1_Init+0x74>)
 800462c:	f001 f936 	bl	800589c <HAL_I2C_Init>
 8004630:	4603      	mov	r3, r0
 8004632:	2b00      	cmp	r3, #0
 8004634:	d001      	beq.n	800463a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8004636:	f000 f9d5 	bl	80049e4 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800463a:	2100      	movs	r1, #0
 800463c:	4809      	ldr	r0, [pc, #36]	@ (8004664 <MX_I2C1_Init+0x74>)
 800463e:	f001 ffbf 	bl	80065c0 <HAL_I2CEx_ConfigAnalogFilter>
 8004642:	4603      	mov	r3, r0
 8004644:	2b00      	cmp	r3, #0
 8004646:	d001      	beq.n	800464c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8004648:	f000 f9cc 	bl	80049e4 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800464c:	2100      	movs	r1, #0
 800464e:	4805      	ldr	r0, [pc, #20]	@ (8004664 <MX_I2C1_Init+0x74>)
 8004650:	f002 f801 	bl	8006656 <HAL_I2CEx_ConfigDigitalFilter>
 8004654:	4603      	mov	r3, r0
 8004656:	2b00      	cmp	r3, #0
 8004658:	d001      	beq.n	800465e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800465a:	f000 f9c3 	bl	80049e4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800465e:	bf00      	nop
 8004660:	bd80      	pop	{r7, pc}
 8004662:	bf00      	nop
 8004664:	2000e3dc 	.word	0x2000e3dc
 8004668:	40005400 	.word	0x40005400
 800466c:	30909dec 	.word	0x30909dec

08004670 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8004670:	b580      	push	{r7, lr}
 8004672:	b08e      	sub	sp, #56	@ 0x38
 8004674:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_PrivilegeStateTypeDef privilegeState = {0};
 8004676:	f107 031c 	add.w	r3, r7, #28
 800467a:	2200      	movs	r2, #0
 800467c:	601a      	str	r2, [r3, #0]
 800467e:	605a      	str	r2, [r3, #4]
 8004680:	609a      	str	r2, [r3, #8]
 8004682:	60da      	str	r2, [r3, #12]
 8004684:	611a      	str	r2, [r3, #16]
 8004686:	615a      	str	r2, [r3, #20]
 8004688:	619a      	str	r2, [r3, #24]
  RTC_TimeTypeDef sTime = {0};
 800468a:	f107 0308 	add.w	r3, r7, #8
 800468e:	2200      	movs	r2, #0
 8004690:	601a      	str	r2, [r3, #0]
 8004692:	605a      	str	r2, [r3, #4]
 8004694:	609a      	str	r2, [r3, #8]
 8004696:	60da      	str	r2, [r3, #12]
 8004698:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 800469a:	2300      	movs	r3, #0
 800469c:	607b      	str	r3, [r7, #4]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 800469e:	4b33      	ldr	r3, [pc, #204]	@ (800476c <MX_RTC_Init+0xfc>)
 80046a0:	4a33      	ldr	r2, [pc, #204]	@ (8004770 <MX_RTC_Init+0x100>)
 80046a2:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80046a4:	4b31      	ldr	r3, [pc, #196]	@ (800476c <MX_RTC_Init+0xfc>)
 80046a6:	2200      	movs	r2, #0
 80046a8:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 80046aa:	4b30      	ldr	r3, [pc, #192]	@ (800476c <MX_RTC_Init+0xfc>)
 80046ac:	227f      	movs	r2, #127	@ 0x7f
 80046ae:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 80046b0:	4b2e      	ldr	r3, [pc, #184]	@ (800476c <MX_RTC_Init+0xfc>)
 80046b2:	22ff      	movs	r2, #255	@ 0xff
 80046b4:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80046b6:	4b2d      	ldr	r3, [pc, #180]	@ (800476c <MX_RTC_Init+0xfc>)
 80046b8:	2200      	movs	r2, #0
 80046ba:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 80046bc:	4b2b      	ldr	r3, [pc, #172]	@ (800476c <MX_RTC_Init+0xfc>)
 80046be:	2200      	movs	r2, #0
 80046c0:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80046c2:	4b2a      	ldr	r3, [pc, #168]	@ (800476c <MX_RTC_Init+0xfc>)
 80046c4:	2200      	movs	r2, #0
 80046c6:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80046c8:	4b28      	ldr	r3, [pc, #160]	@ (800476c <MX_RTC_Init+0xfc>)
 80046ca:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80046ce:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 80046d0:	4b26      	ldr	r3, [pc, #152]	@ (800476c <MX_RTC_Init+0xfc>)
 80046d2:	2200      	movs	r2, #0
 80046d4:	621a      	str	r2, [r3, #32]
  hrtc.Init.BinMode = RTC_BINARY_NONE;
 80046d6:	4b25      	ldr	r3, [pc, #148]	@ (800476c <MX_RTC_Init+0xfc>)
 80046d8:	2200      	movs	r2, #0
 80046da:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80046dc:	4823      	ldr	r0, [pc, #140]	@ (800476c <MX_RTC_Init+0xfc>)
 80046de:	f005 fdc7 	bl	800a270 <HAL_RTC_Init>
 80046e2:	4603      	mov	r3, r0
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d001      	beq.n	80046ec <MX_RTC_Init+0x7c>
  {
    Error_Handler();
 80046e8:	f000 f97c 	bl	80049e4 <Error_Handler>
  }
  privilegeState.rtcPrivilegeFull = RTC_PRIVILEGE_FULL_NO;
 80046ec:	2300      	movs	r3, #0
 80046ee:	61fb      	str	r3, [r7, #28]
  privilegeState.backupRegisterPrivZone = RTC_PRIVILEGE_BKUP_ZONE_NONE;
 80046f0:	2300      	movs	r3, #0
 80046f2:	62bb      	str	r3, [r7, #40]	@ 0x28
  privilegeState.backupRegisterStartZone2 = RTC_BKP_DR0;
 80046f4:	2300      	movs	r3, #0
 80046f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  privilegeState.backupRegisterStartZone3 = RTC_BKP_DR0;
 80046f8:	2300      	movs	r3, #0
 80046fa:	633b      	str	r3, [r7, #48]	@ 0x30
  if (HAL_RTCEx_PrivilegeModeSet(&hrtc, &privilegeState) != HAL_OK)
 80046fc:	f107 031c 	add.w	r3, r7, #28
 8004700:	4619      	mov	r1, r3
 8004702:	481a      	ldr	r0, [pc, #104]	@ (800476c <MX_RTC_Init+0xfc>)
 8004704:	f006 f85c 	bl	800a7c0 <HAL_RTCEx_PrivilegeModeSet>
 8004708:	4603      	mov	r3, r0
 800470a:	2b00      	cmp	r3, #0
 800470c:	d001      	beq.n	8004712 <MX_RTC_Init+0xa2>
  {
    Error_Handler();
 800470e:	f000 f969 	bl	80049e4 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8004712:	2300      	movs	r3, #0
 8004714:	723b      	strb	r3, [r7, #8]
  sTime.Minutes = 0x0;
 8004716:	2300      	movs	r3, #0
 8004718:	727b      	strb	r3, [r7, #9]
  sTime.Seconds = 0x0;
 800471a:	2300      	movs	r3, #0
 800471c:	72bb      	strb	r3, [r7, #10]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800471e:	2300      	movs	r3, #0
 8004720:	617b      	str	r3, [r7, #20]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8004722:	2300      	movs	r3, #0
 8004724:	61bb      	str	r3, [r7, #24]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8004726:	f107 0308 	add.w	r3, r7, #8
 800472a:	2201      	movs	r2, #1
 800472c:	4619      	mov	r1, r3
 800472e:	480f      	ldr	r0, [pc, #60]	@ (800476c <MX_RTC_Init+0xfc>)
 8004730:	f005 fe2a 	bl	800a388 <HAL_RTC_SetTime>
 8004734:	4603      	mov	r3, r0
 8004736:	2b00      	cmp	r3, #0
 8004738:	d001      	beq.n	800473e <MX_RTC_Init+0xce>
  {
    Error_Handler();
 800473a:	f000 f953 	bl	80049e4 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 800473e:	2301      	movs	r3, #1
 8004740:	713b      	strb	r3, [r7, #4]
  sDate.Month = RTC_MONTH_JANUARY;
 8004742:	2301      	movs	r3, #1
 8004744:	717b      	strb	r3, [r7, #5]
  sDate.Date = 0x1;
 8004746:	2301      	movs	r3, #1
 8004748:	71bb      	strb	r3, [r7, #6]
  sDate.Year = 0x0;
 800474a:	2300      	movs	r3, #0
 800474c:	71fb      	strb	r3, [r7, #7]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 800474e:	1d3b      	adds	r3, r7, #4
 8004750:	2201      	movs	r2, #1
 8004752:	4619      	mov	r1, r3
 8004754:	4805      	ldr	r0, [pc, #20]	@ (800476c <MX_RTC_Init+0xfc>)
 8004756:	f005 feb3 	bl	800a4c0 <HAL_RTC_SetDate>
 800475a:	4603      	mov	r3, r0
 800475c:	2b00      	cmp	r3, #0
 800475e:	d001      	beq.n	8004764 <MX_RTC_Init+0xf4>
  {
    Error_Handler();
 8004760:	f000 f940 	bl	80049e4 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8004764:	bf00      	nop
 8004766:	3738      	adds	r7, #56	@ 0x38
 8004768:	46bd      	mov	sp, r7
 800476a:	bd80      	pop	{r7, pc}
 800476c:	2000e430 	.word	0x2000e430
 8004770:	46007800 	.word	0x46007800

08004774 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8004774:	b580      	push	{r7, lr}
 8004776:	b08a      	sub	sp, #40	@ 0x28
 8004778:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800477a:	f107 031c 	add.w	r3, r7, #28
 800477e:	2200      	movs	r2, #0
 8004780:	601a      	str	r2, [r3, #0]
 8004782:	605a      	str	r2, [r3, #4]
 8004784:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004786:	463b      	mov	r3, r7
 8004788:	2200      	movs	r2, #0
 800478a:	601a      	str	r2, [r3, #0]
 800478c:	605a      	str	r2, [r3, #4]
 800478e:	609a      	str	r2, [r3, #8]
 8004790:	60da      	str	r2, [r3, #12]
 8004792:	611a      	str	r2, [r3, #16]
 8004794:	615a      	str	r2, [r3, #20]
 8004796:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8004798:	4b2c      	ldr	r3, [pc, #176]	@ (800484c <MX_TIM3_Init+0xd8>)
 800479a:	4a2d      	ldr	r2, [pc, #180]	@ (8004850 <MX_TIM3_Init+0xdc>)
 800479c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800479e:	4b2b      	ldr	r3, [pc, #172]	@ (800484c <MX_TIM3_Init+0xd8>)
 80047a0:	2200      	movs	r2, #0
 80047a2:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80047a4:	4b29      	ldr	r3, [pc, #164]	@ (800484c <MX_TIM3_Init+0xd8>)
 80047a6:	2200      	movs	r2, #0
 80047a8:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 255;
 80047aa:	4b28      	ldr	r3, [pc, #160]	@ (800484c <MX_TIM3_Init+0xd8>)
 80047ac:	22ff      	movs	r2, #255	@ 0xff
 80047ae:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80047b0:	4b26      	ldr	r3, [pc, #152]	@ (800484c <MX_TIM3_Init+0xd8>)
 80047b2:	2200      	movs	r2, #0
 80047b4:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80047b6:	4b25      	ldr	r3, [pc, #148]	@ (800484c <MX_TIM3_Init+0xd8>)
 80047b8:	2200      	movs	r2, #0
 80047ba:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80047bc:	4823      	ldr	r0, [pc, #140]	@ (800484c <MX_TIM3_Init+0xd8>)
 80047be:	f006 f82d 	bl	800a81c <HAL_TIM_PWM_Init>
 80047c2:	4603      	mov	r3, r0
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d001      	beq.n	80047cc <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 80047c8:	f000 f90c 	bl	80049e4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80047cc:	2300      	movs	r3, #0
 80047ce:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80047d0:	2300      	movs	r3, #0
 80047d2:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80047d4:	f107 031c 	add.w	r3, r7, #28
 80047d8:	4619      	mov	r1, r3
 80047da:	481c      	ldr	r0, [pc, #112]	@ (800484c <MX_TIM3_Init+0xd8>)
 80047dc:	f006 fe68 	bl	800b4b0 <HAL_TIMEx_MasterConfigSynchronization>
 80047e0:	4603      	mov	r3, r0
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d001      	beq.n	80047ea <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 80047e6:	f000 f8fd 	bl	80049e4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80047ea:	2360      	movs	r3, #96	@ 0x60
 80047ec:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80047ee:	2300      	movs	r3, #0
 80047f0:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80047f2:	2300      	movs	r3, #0
 80047f4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80047f6:	2300      	movs	r3, #0
 80047f8:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80047fa:	463b      	mov	r3, r7
 80047fc:	2200      	movs	r2, #0
 80047fe:	4619      	mov	r1, r3
 8004800:	4812      	ldr	r0, [pc, #72]	@ (800484c <MX_TIM3_Init+0xd8>)
 8004802:	f006 f863 	bl	800a8cc <HAL_TIM_PWM_ConfigChannel>
 8004806:	4603      	mov	r3, r0
 8004808:	2b00      	cmp	r3, #0
 800480a:	d001      	beq.n	8004810 <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 800480c:	f000 f8ea 	bl	80049e4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8004810:	463b      	mov	r3, r7
 8004812:	2204      	movs	r2, #4
 8004814:	4619      	mov	r1, r3
 8004816:	480d      	ldr	r0, [pc, #52]	@ (800484c <MX_TIM3_Init+0xd8>)
 8004818:	f006 f858 	bl	800a8cc <HAL_TIM_PWM_ConfigChannel>
 800481c:	4603      	mov	r3, r0
 800481e:	2b00      	cmp	r3, #0
 8004820:	d001      	beq.n	8004826 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8004822:	f000 f8df 	bl	80049e4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8004826:	463b      	mov	r3, r7
 8004828:	2208      	movs	r2, #8
 800482a:	4619      	mov	r1, r3
 800482c:	4807      	ldr	r0, [pc, #28]	@ (800484c <MX_TIM3_Init+0xd8>)
 800482e:	f006 f84d 	bl	800a8cc <HAL_TIM_PWM_ConfigChannel>
 8004832:	4603      	mov	r3, r0
 8004834:	2b00      	cmp	r3, #0
 8004836:	d001      	beq.n	800483c <MX_TIM3_Init+0xc8>
  {
    Error_Handler();
 8004838:	f000 f8d4 	bl	80049e4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 800483c:	4803      	ldr	r0, [pc, #12]	@ (800484c <MX_TIM3_Init+0xd8>)
 800483e:	f000 f9c9 	bl	8004bd4 <HAL_TIM_MspPostInit>

}
 8004842:	bf00      	nop
 8004844:	3728      	adds	r7, #40	@ 0x28
 8004846:	46bd      	mov	sp, r7
 8004848:	bd80      	pop	{r7, pc}
 800484a:	bf00      	nop
 800484c:	2000e460 	.word	0x2000e460
 8004850:	40000400 	.word	0x40000400

08004854 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8004854:	b580      	push	{r7, lr}
 8004856:	b08c      	sub	sp, #48	@ 0x30
 8004858:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800485a:	f107 031c 	add.w	r3, r7, #28
 800485e:	2200      	movs	r2, #0
 8004860:	601a      	str	r2, [r3, #0]
 8004862:	605a      	str	r2, [r3, #4]
 8004864:	609a      	str	r2, [r3, #8]
 8004866:	60da      	str	r2, [r3, #12]
 8004868:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800486a:	4b5a      	ldr	r3, [pc, #360]	@ (80049d4 <MX_GPIO_Init+0x180>)
 800486c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004870:	4a58      	ldr	r2, [pc, #352]	@ (80049d4 <MX_GPIO_Init+0x180>)
 8004872:	f043 0310 	orr.w	r3, r3, #16
 8004876:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800487a:	4b56      	ldr	r3, [pc, #344]	@ (80049d4 <MX_GPIO_Init+0x180>)
 800487c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004880:	f003 0310 	and.w	r3, r3, #16
 8004884:	61bb      	str	r3, [r7, #24]
 8004886:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004888:	4b52      	ldr	r3, [pc, #328]	@ (80049d4 <MX_GPIO_Init+0x180>)
 800488a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800488e:	4a51      	ldr	r2, [pc, #324]	@ (80049d4 <MX_GPIO_Init+0x180>)
 8004890:	f043 0304 	orr.w	r3, r3, #4
 8004894:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8004898:	4b4e      	ldr	r3, [pc, #312]	@ (80049d4 <MX_GPIO_Init+0x180>)
 800489a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800489e:	f003 0304 	and.w	r3, r3, #4
 80048a2:	617b      	str	r3, [r7, #20]
 80048a4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80048a6:	4b4b      	ldr	r3, [pc, #300]	@ (80049d4 <MX_GPIO_Init+0x180>)
 80048a8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80048ac:	4a49      	ldr	r2, [pc, #292]	@ (80049d4 <MX_GPIO_Init+0x180>)
 80048ae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80048b2:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80048b6:	4b47      	ldr	r3, [pc, #284]	@ (80049d4 <MX_GPIO_Init+0x180>)
 80048b8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80048bc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80048c0:	613b      	str	r3, [r7, #16]
 80048c2:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80048c4:	4b43      	ldr	r3, [pc, #268]	@ (80049d4 <MX_GPIO_Init+0x180>)
 80048c6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80048ca:	4a42      	ldr	r2, [pc, #264]	@ (80049d4 <MX_GPIO_Init+0x180>)
 80048cc:	f043 0302 	orr.w	r3, r3, #2
 80048d0:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80048d4:	4b3f      	ldr	r3, [pc, #252]	@ (80049d4 <MX_GPIO_Init+0x180>)
 80048d6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80048da:	f003 0302 	and.w	r3, r3, #2
 80048de:	60fb      	str	r3, [r7, #12]
 80048e0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80048e2:	4b3c      	ldr	r3, [pc, #240]	@ (80049d4 <MX_GPIO_Init+0x180>)
 80048e4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80048e8:	4a3a      	ldr	r2, [pc, #232]	@ (80049d4 <MX_GPIO_Init+0x180>)
 80048ea:	f043 0308 	orr.w	r3, r3, #8
 80048ee:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80048f2:	4b38      	ldr	r3, [pc, #224]	@ (80049d4 <MX_GPIO_Init+0x180>)
 80048f4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80048f8:	f003 0308 	and.w	r3, r3, #8
 80048fc:	60bb      	str	r3, [r7, #8]
 80048fe:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8004900:	4b34      	ldr	r3, [pc, #208]	@ (80049d4 <MX_GPIO_Init+0x180>)
 8004902:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004906:	4a33      	ldr	r2, [pc, #204]	@ (80049d4 <MX_GPIO_Init+0x180>)
 8004908:	f043 0301 	orr.w	r3, r3, #1
 800490c:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8004910:	4b30      	ldr	r3, [pc, #192]	@ (80049d4 <MX_GPIO_Init+0x180>)
 8004912:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004916:	f003 0301 	and.w	r3, r3, #1
 800491a:	607b      	str	r3, [r7, #4]
 800491c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, EEPROM_A2_Pin|MCU_EEPROM_WP_Pin|SYSTEM_SHUTDOWN_Pin, GPIO_PIN_RESET);
 800491e:	2200      	movs	r2, #0
 8004920:	f240 210a 	movw	r1, #522	@ 0x20a
 8004924:	482c      	ldr	r0, [pc, #176]	@ (80049d8 <MX_GPIO_Init+0x184>)
 8004926:	f000 ffa1 	bl	800586c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, IMU_CS_Pin|IMU_VCC_ENABLE_Pin, GPIO_PIN_RESET);
 800492a:	2200      	movs	r2, #0
 800492c:	f44f 4120 	mov.w	r1, #40960	@ 0xa000
 8004930:	482a      	ldr	r0, [pc, #168]	@ (80049dc <MX_GPIO_Init+0x188>)
 8004932:	f000 ff9b 	bl	800586c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(MCU_EEPROM_VCC_ENABLE_GPIO_Port, MCU_EEPROM_VCC_ENABLE_Pin, GPIO_PIN_RESET);
 8004936:	2200      	movs	r2, #0
 8004938:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800493c:	4828      	ldr	r0, [pc, #160]	@ (80049e0 <MX_GPIO_Init+0x18c>)
 800493e:	f000 ff95 	bl	800586c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : EEPROM_A2_Pin MCU_EEPROM_WP_Pin SYSTEM_SHUTDOWN_Pin */
  GPIO_InitStruct.Pin = EEPROM_A2_Pin|MCU_EEPROM_WP_Pin|SYSTEM_SHUTDOWN_Pin;
 8004942:	f240 230a 	movw	r3, #522	@ 0x20a
 8004946:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004948:	2301      	movs	r3, #1
 800494a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800494c:	2300      	movs	r3, #0
 800494e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004950:	2300      	movs	r3, #0
 8004952:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004954:	f107 031c 	add.w	r3, r7, #28
 8004958:	4619      	mov	r1, r3
 800495a:	481f      	ldr	r0, [pc, #124]	@ (80049d8 <MX_GPIO_Init+0x184>)
 800495c:	f000 fd8e 	bl	800547c <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_CABLE_Pin */
  GPIO_InitStruct.Pin = USB_CABLE_Pin;
 8004960:	2302      	movs	r3, #2
 8004962:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004964:	2300      	movs	r3, #0
 8004966:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004968:	2300      	movs	r3, #0
 800496a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_CABLE_GPIO_Port, &GPIO_InitStruct);
 800496c:	f107 031c 	add.w	r3, r7, #28
 8004970:	4619      	mov	r1, r3
 8004972:	481a      	ldr	r0, [pc, #104]	@ (80049dc <MX_GPIO_Init+0x188>)
 8004974:	f000 fd82 	bl	800547c <HAL_GPIO_Init>

  /*Configure GPIO pin : MCU_PUSH_BUTTON_Pin */
  GPIO_InitStruct.Pin = MCU_PUSH_BUTTON_Pin;
 8004978:	2380      	movs	r3, #128	@ 0x80
 800497a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800497c:	2300      	movs	r3, #0
 800497e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004980:	2300      	movs	r3, #0
 8004982:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(MCU_PUSH_BUTTON_GPIO_Port, &GPIO_InitStruct);
 8004984:	f107 031c 	add.w	r3, r7, #28
 8004988:	4619      	mov	r1, r3
 800498a:	4813      	ldr	r0, [pc, #76]	@ (80049d8 <MX_GPIO_Init+0x184>)
 800498c:	f000 fd76 	bl	800547c <HAL_GPIO_Init>

  /*Configure GPIO pins : IMU_CS_Pin IMU_VCC_ENABLE_Pin */
  GPIO_InitStruct.Pin = IMU_CS_Pin|IMU_VCC_ENABLE_Pin;
 8004990:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 8004994:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004996:	2301      	movs	r3, #1
 8004998:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800499a:	2300      	movs	r3, #0
 800499c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800499e:	2300      	movs	r3, #0
 80049a0:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80049a2:	f107 031c 	add.w	r3, r7, #28
 80049a6:	4619      	mov	r1, r3
 80049a8:	480c      	ldr	r0, [pc, #48]	@ (80049dc <MX_GPIO_Init+0x188>)
 80049aa:	f000 fd67 	bl	800547c <HAL_GPIO_Init>

  /*Configure GPIO pin : MCU_EEPROM_VCC_ENABLE_Pin */
  GPIO_InitStruct.Pin = MCU_EEPROM_VCC_ENABLE_Pin;
 80049ae:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80049b2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80049b4:	2301      	movs	r3, #1
 80049b6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80049b8:	2300      	movs	r3, #0
 80049ba:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80049bc:	2300      	movs	r3, #0
 80049be:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(MCU_EEPROM_VCC_ENABLE_GPIO_Port, &GPIO_InitStruct);
 80049c0:	f107 031c 	add.w	r3, r7, #28
 80049c4:	4619      	mov	r1, r3
 80049c6:	4806      	ldr	r0, [pc, #24]	@ (80049e0 <MX_GPIO_Init+0x18c>)
 80049c8:	f000 fd58 	bl	800547c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80049cc:	bf00      	nop
 80049ce:	3730      	adds	r7, #48	@ 0x30
 80049d0:	46bd      	mov	sp, r7
 80049d2:	bd80      	pop	{r7, pc}
 80049d4:	46020c00 	.word	0x46020c00
 80049d8:	42021000 	.word	0x42021000
 80049dc:	42020400 	.word	0x42020400
 80049e0:	42020c00 	.word	0x42020c00

080049e4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80049e4:	b480      	push	{r7}
 80049e6:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80049e8:	b672      	cpsid	i
}
 80049ea:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80049ec:	bf00      	nop
 80049ee:	e7fd      	b.n	80049ec <Error_Handler+0x8>

080049f0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80049f0:	b580      	push	{r7, lr}
 80049f2:	b082      	sub	sp, #8
 80049f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 80049f6:	4b0a      	ldr	r3, [pc, #40]	@ (8004a20 <HAL_MspInit+0x30>)
 80049f8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80049fc:	4a08      	ldr	r2, [pc, #32]	@ (8004a20 <HAL_MspInit+0x30>)
 80049fe:	f043 0304 	orr.w	r3, r3, #4
 8004a02:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8004a06:	4b06      	ldr	r3, [pc, #24]	@ (8004a20 <HAL_MspInit+0x30>)
 8004a08:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004a0c:	f003 0304 	and.w	r3, r3, #4
 8004a10:	607b      	str	r3, [r7, #4]
 8004a12:	687b      	ldr	r3, [r7, #4]
  HAL_PWREx_EnableVddUSB();
 8004a14:	f003 f9a2 	bl	8007d5c <HAL_PWREx_EnableVddUSB>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004a18:	bf00      	nop
 8004a1a:	3708      	adds	r7, #8
 8004a1c:	46bd      	mov	sp, r7
 8004a1e:	bd80      	pop	{r7, pc}
 8004a20:	46020c00 	.word	0x46020c00

08004a24 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8004a24:	b580      	push	{r7, lr}
 8004a26:	b0c0      	sub	sp, #256	@ 0x100
 8004a28:	af00      	add	r7, sp, #0
 8004a2a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004a2c:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 8004a30:	2200      	movs	r2, #0
 8004a32:	601a      	str	r2, [r3, #0]
 8004a34:	605a      	str	r2, [r3, #4]
 8004a36:	609a      	str	r2, [r3, #8]
 8004a38:	60da      	str	r2, [r3, #12]
 8004a3a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004a3c:	f107 0310 	add.w	r3, r7, #16
 8004a40:	22d8      	movs	r2, #216	@ 0xd8
 8004a42:	2100      	movs	r1, #0
 8004a44:	4618      	mov	r0, r3
 8004a46:	f008 f973 	bl	800cd30 <memset>
  if(hi2c->Instance==I2C1)
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	4a27      	ldr	r2, [pc, #156]	@ (8004aec <HAL_I2C_MspInit+0xc8>)
 8004a50:	4293      	cmp	r3, r2
 8004a52:	d145      	bne.n	8004ae0 <HAL_I2C_MspInit+0xbc>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8004a54:	f04f 0240 	mov.w	r2, #64	@ 0x40
 8004a58:	f04f 0300 	mov.w	r3, #0
 8004a5c:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8004a60:	2300      	movs	r3, #0
 8004a62:	67fb      	str	r3, [r7, #124]	@ 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004a64:	f107 0310 	add.w	r3, r7, #16
 8004a68:	4618      	mov	r0, r3
 8004a6a:	f004 fc15 	bl	8009298 <HAL_RCCEx_PeriphCLKConfig>
 8004a6e:	4603      	mov	r3, r0
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d001      	beq.n	8004a78 <HAL_I2C_MspInit+0x54>
    {
      Error_Handler();
 8004a74:	f7ff ffb6 	bl	80049e4 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004a78:	4b1d      	ldr	r3, [pc, #116]	@ (8004af0 <HAL_I2C_MspInit+0xcc>)
 8004a7a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004a7e:	4a1c      	ldr	r2, [pc, #112]	@ (8004af0 <HAL_I2C_MspInit+0xcc>)
 8004a80:	f043 0302 	orr.w	r3, r3, #2
 8004a84:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8004a88:	4b19      	ldr	r3, [pc, #100]	@ (8004af0 <HAL_I2C_MspInit+0xcc>)
 8004a8a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004a8e:	f003 0302 	and.w	r3, r3, #2
 8004a92:	60fb      	str	r3, [r7, #12]
 8004a94:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8004a96:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8004a9a:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004a9e:	2312      	movs	r3, #18
 8004aa0:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004aa4:	2300      	movs	r3, #0
 8004aa6:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004aaa:	2300      	movs	r3, #0
 8004aac:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8004ab0:	2304      	movs	r3, #4
 8004ab2:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004ab6:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 8004aba:	4619      	mov	r1, r3
 8004abc:	480d      	ldr	r0, [pc, #52]	@ (8004af4 <HAL_I2C_MspInit+0xd0>)
 8004abe:	f000 fcdd 	bl	800547c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8004ac2:	4b0b      	ldr	r3, [pc, #44]	@ (8004af0 <HAL_I2C_MspInit+0xcc>)
 8004ac4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004ac8:	4a09      	ldr	r2, [pc, #36]	@ (8004af0 <HAL_I2C_MspInit+0xcc>)
 8004aca:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8004ace:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8004ad2:	4b07      	ldr	r3, [pc, #28]	@ (8004af0 <HAL_I2C_MspInit+0xcc>)
 8004ad4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004ad8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004adc:	60bb      	str	r3, [r7, #8]
 8004ade:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8004ae0:	bf00      	nop
 8004ae2:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8004ae6:	46bd      	mov	sp, r7
 8004ae8:	bd80      	pop	{r7, pc}
 8004aea:	bf00      	nop
 8004aec:	40005400 	.word	0x40005400
 8004af0:	46020c00 	.word	0x46020c00
 8004af4:	42020400 	.word	0x42020400

08004af8 <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8004af8:	b580      	push	{r7, lr}
 8004afa:	b0ba      	sub	sp, #232	@ 0xe8
 8004afc:	af00      	add	r7, sp, #0
 8004afe:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004b00:	f107 0310 	add.w	r3, r7, #16
 8004b04:	22d8      	movs	r2, #216	@ 0xd8
 8004b06:	2100      	movs	r1, #0
 8004b08:	4618      	mov	r0, r3
 8004b0a:	f008 f911 	bl	800cd30 <memset>
  if(hrtc->Instance==RTC)
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	4a1d      	ldr	r2, [pc, #116]	@ (8004b88 <HAL_RTC_MspInit+0x90>)
 8004b14:	4293      	cmp	r3, r2
 8004b16:	d132      	bne.n	8004b7e <HAL_RTC_MspInit+0x86>

    /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8004b18:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8004b1c:	f04f 0300 	mov.w	r3, #0
 8004b20:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8004b24:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004b28:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004b2c:	f107 0310 	add.w	r3, r7, #16
 8004b30:	4618      	mov	r0, r3
 8004b32:	f004 fbb1 	bl	8009298 <HAL_RCCEx_PeriphCLKConfig>
 8004b36:	4603      	mov	r3, r0
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d001      	beq.n	8004b40 <HAL_RTC_MspInit+0x48>
    {
      Error_Handler();
 8004b3c:	f7ff ff52 	bl	80049e4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8004b40:	4b12      	ldr	r3, [pc, #72]	@ (8004b8c <HAL_RTC_MspInit+0x94>)
 8004b42:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004b46:	4a11      	ldr	r2, [pc, #68]	@ (8004b8c <HAL_RTC_MspInit+0x94>)
 8004b48:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004b4c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8004b50:	4b0e      	ldr	r3, [pc, #56]	@ (8004b8c <HAL_RTC_MspInit+0x94>)
 8004b52:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8004b56:	4a0d      	ldr	r2, [pc, #52]	@ (8004b8c <HAL_RTC_MspInit+0x94>)
 8004b58:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8004b5c:	f8c2 30a8 	str.w	r3, [r2, #168]	@ 0xa8
 8004b60:	4b0a      	ldr	r3, [pc, #40]	@ (8004b8c <HAL_RTC_MspInit+0x94>)
 8004b62:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8004b66:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004b6a:	60fb      	str	r3, [r7, #12]
 8004b6c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_RTCAPB_CLKAM_ENABLE();
 8004b6e:	4b07      	ldr	r3, [pc, #28]	@ (8004b8c <HAL_RTC_MspInit+0x94>)
 8004b70:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004b74:	4a05      	ldr	r2, [pc, #20]	@ (8004b8c <HAL_RTC_MspInit+0x94>)
 8004b76:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8004b7a:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8

    /* USER CODE END RTC_MspInit 1 */

  }

}
 8004b7e:	bf00      	nop
 8004b80:	37e8      	adds	r7, #232	@ 0xe8
 8004b82:	46bd      	mov	sp, r7
 8004b84:	bd80      	pop	{r7, pc}
 8004b86:	bf00      	nop
 8004b88:	46007800 	.word	0x46007800
 8004b8c:	46020c00 	.word	0x46020c00

08004b90 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8004b90:	b480      	push	{r7}
 8004b92:	b085      	sub	sp, #20
 8004b94:	af00      	add	r7, sp, #0
 8004b96:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM3)
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	4a0b      	ldr	r2, [pc, #44]	@ (8004bcc <HAL_TIM_PWM_MspInit+0x3c>)
 8004b9e:	4293      	cmp	r3, r2
 8004ba0:	d10e      	bne.n	8004bc0 <HAL_TIM_PWM_MspInit+0x30>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004ba2:	4b0b      	ldr	r3, [pc, #44]	@ (8004bd0 <HAL_TIM_PWM_MspInit+0x40>)
 8004ba4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004ba8:	4a09      	ldr	r2, [pc, #36]	@ (8004bd0 <HAL_TIM_PWM_MspInit+0x40>)
 8004baa:	f043 0302 	orr.w	r3, r3, #2
 8004bae:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8004bb2:	4b07      	ldr	r3, [pc, #28]	@ (8004bd0 <HAL_TIM_PWM_MspInit+0x40>)
 8004bb4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004bb8:	f003 0302 	and.w	r3, r3, #2
 8004bbc:	60fb      	str	r3, [r7, #12]
 8004bbe:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 8004bc0:	bf00      	nop
 8004bc2:	3714      	adds	r7, #20
 8004bc4:	46bd      	mov	sp, r7
 8004bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bca:	4770      	bx	lr
 8004bcc:	40000400 	.word	0x40000400
 8004bd0:	46020c00 	.word	0x46020c00

08004bd4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8004bd4:	b580      	push	{r7, lr}
 8004bd6:	b088      	sub	sp, #32
 8004bd8:	af00      	add	r7, sp, #0
 8004bda:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004bdc:	f107 030c 	add.w	r3, r7, #12
 8004be0:	2200      	movs	r2, #0
 8004be2:	601a      	str	r2, [r3, #0]
 8004be4:	605a      	str	r2, [r3, #4]
 8004be6:	609a      	str	r2, [r3, #8]
 8004be8:	60da      	str	r2, [r3, #12]
 8004bea:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	4a13      	ldr	r2, [pc, #76]	@ (8004c40 <HAL_TIM_MspPostInit+0x6c>)
 8004bf2:	4293      	cmp	r3, r2
 8004bf4:	d11f      	bne.n	8004c36 <HAL_TIM_MspPostInit+0x62>
  {
    /* USER CODE BEGIN TIM3_MspPostInit 0 */

    /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004bf6:	4b13      	ldr	r3, [pc, #76]	@ (8004c44 <HAL_TIM_MspPostInit+0x70>)
 8004bf8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004bfc:	4a11      	ldr	r2, [pc, #68]	@ (8004c44 <HAL_TIM_MspPostInit+0x70>)
 8004bfe:	f043 0304 	orr.w	r3, r3, #4
 8004c02:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8004c06:	4b0f      	ldr	r3, [pc, #60]	@ (8004c44 <HAL_TIM_MspPostInit+0x70>)
 8004c08:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004c0c:	f003 0304 	and.w	r3, r3, #4
 8004c10:	60bb      	str	r3, [r7, #8]
 8004c12:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PC6     ------> TIM3_CH1
    PC7     ------> TIM3_CH2
    PC8     ------> TIM3_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8;
 8004c14:	f44f 73e0 	mov.w	r3, #448	@ 0x1c0
 8004c18:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004c1a:	2302      	movs	r3, #2
 8004c1c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c1e:	2300      	movs	r3, #0
 8004c20:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004c22:	2300      	movs	r3, #0
 8004c24:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8004c26:	2302      	movs	r3, #2
 8004c28:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004c2a:	f107 030c 	add.w	r3, r7, #12
 8004c2e:	4619      	mov	r1, r3
 8004c30:	4805      	ldr	r0, [pc, #20]	@ (8004c48 <HAL_TIM_MspPostInit+0x74>)
 8004c32:	f000 fc23 	bl	800547c <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8004c36:	bf00      	nop
 8004c38:	3720      	adds	r7, #32
 8004c3a:	46bd      	mov	sp, r7
 8004c3c:	bd80      	pop	{r7, pc}
 8004c3e:	bf00      	nop
 8004c40:	40000400 	.word	0x40000400
 8004c44:	46020c00 	.word	0x46020c00
 8004c48:	42020800 	.word	0x42020800

08004c4c <HAL_PCD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hpcd: PCD handle pointer
  * @retval None
  */
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8004c4c:	b580      	push	{r7, lr}
 8004c4e:	b0bc      	sub	sp, #240	@ 0xf0
 8004c50:	af00      	add	r7, sp, #0
 8004c52:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004c54:	f107 0318 	add.w	r3, r7, #24
 8004c58:	22d8      	movs	r2, #216	@ 0xd8
 8004c5a:	2100      	movs	r1, #0
 8004c5c:	4618      	mov	r0, r3
 8004c5e:	f008 f867 	bl	800cd30 <memset>
  if(hpcd->Instance==USB_OTG_HS)
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	4a3e      	ldr	r2, [pc, #248]	@ (8004d60 <HAL_PCD_MspInit+0x114>)
 8004c68:	4293      	cmp	r3, r2
 8004c6a:	d174      	bne.n	8004d56 <HAL_PCD_MspInit+0x10a>
  {
    /* USER CODE BEGIN USB_OTG_HS_MspInit 0 */

    __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004c6c:	4b3d      	ldr	r3, [pc, #244]	@ (8004d64 <HAL_PCD_MspInit+0x118>)
 8004c6e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8004c72:	4a3c      	ldr	r2, [pc, #240]	@ (8004d64 <HAL_PCD_MspInit+0x118>)
 8004c74:	f043 0302 	orr.w	r3, r3, #2
 8004c78:	f8c2 30a8 	str.w	r3, [r2, #168]	@ 0xa8
 8004c7c:	4b39      	ldr	r3, [pc, #228]	@ (8004d64 <HAL_PCD_MspInit+0x118>)
 8004c7e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8004c82:	f003 0302 	and.w	r3, r3, #2
 8004c86:	617b      	str	r3, [r7, #20]
 8004c88:	697b      	ldr	r3, [r7, #20]

    /* USER CODE END USB_OTG_HS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USBPHY;
 8004c8a:	f04f 0200 	mov.w	r2, #0
 8004c8e:	f04f 0308 	mov.w	r3, #8
 8004c92:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInit.UsbPhyClockSelection = RCC_USBPHYCLKSOURCE_HSE;
 8004c96:	2300      	movs	r3, #0
 8004c98:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004c9c:	f107 0318 	add.w	r3, r7, #24
 8004ca0:	4618      	mov	r0, r3
 8004ca2:	f004 faf9 	bl	8009298 <HAL_RCCEx_PeriphCLKConfig>
 8004ca6:	4603      	mov	r3, r0
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	d001      	beq.n	8004cb0 <HAL_PCD_MspInit+0x64>
    {
      Error_Handler();
 8004cac:	f7ff fe9a 	bl	80049e4 <Error_Handler>
    }

  /** Set the OTG PHY reference clock selection
  */
    HAL_SYSCFG_SetOTGPHYReferenceClockSelection(SYSCFG_OTG_HS_PHY_CLK_SELECT_1);
 8004cb0:	200c      	movs	r0, #12
 8004cb2:	f000 fa3b 	bl	800512c <HAL_SYSCFG_SetOTGPHYReferenceClockSelection>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_HS_CLK_ENABLE();
 8004cb6:	4b2b      	ldr	r3, [pc, #172]	@ (8004d64 <HAL_PCD_MspInit+0x118>)
 8004cb8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004cbc:	4a29      	ldr	r2, [pc, #164]	@ (8004d64 <HAL_PCD_MspInit+0x118>)
 8004cbe:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004cc2:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8004cc6:	4b27      	ldr	r3, [pc, #156]	@ (8004d64 <HAL_PCD_MspInit+0x118>)
 8004cc8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004ccc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004cd0:	613b      	str	r3, [r7, #16]
 8004cd2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_USBPHYC_CLK_ENABLE();
 8004cd4:	4b23      	ldr	r3, [pc, #140]	@ (8004d64 <HAL_PCD_MspInit+0x118>)
 8004cd6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004cda:	4a22      	ldr	r2, [pc, #136]	@ (8004d64 <HAL_PCD_MspInit+0x118>)
 8004cdc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004ce0:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8004ce4:	4b1f      	ldr	r3, [pc, #124]	@ (8004d64 <HAL_PCD_MspInit+0x118>)
 8004ce6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004cea:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004cee:	60fb      	str	r3, [r7, #12]
 8004cf0:	68fb      	ldr	r3, [r7, #12]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004cf2:	4b1c      	ldr	r3, [pc, #112]	@ (8004d64 <HAL_PCD_MspInit+0x118>)
 8004cf4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004cf8:	f003 0304 	and.w	r3, r3, #4
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	d11b      	bne.n	8004d38 <HAL_PCD_MspInit+0xec>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004d00:	4b18      	ldr	r3, [pc, #96]	@ (8004d64 <HAL_PCD_MspInit+0x118>)
 8004d02:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004d06:	4a17      	ldr	r2, [pc, #92]	@ (8004d64 <HAL_PCD_MspInit+0x118>)
 8004d08:	f043 0304 	orr.w	r3, r3, #4
 8004d0c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8004d10:	4b14      	ldr	r3, [pc, #80]	@ (8004d64 <HAL_PCD_MspInit+0x118>)
 8004d12:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004d16:	f003 0304 	and.w	r3, r3, #4
 8004d1a:	60bb      	str	r3, [r7, #8]
 8004d1c:	68bb      	ldr	r3, [r7, #8]
      HAL_PWREx_EnableVddUSB();
 8004d1e:	f003 f81d 	bl	8007d5c <HAL_PWREx_EnableVddUSB>

      /*configure VOSR register of USB*/
      HAL_PWREx_EnableUSBHSTranceiverSupply();
 8004d22:	f003 f82b 	bl	8007d7c <HAL_PWREx_EnableUSBHSTranceiverSupply>
      __HAL_RCC_PWR_CLK_DISABLE();
 8004d26:	4b0f      	ldr	r3, [pc, #60]	@ (8004d64 <HAL_PCD_MspInit+0x118>)
 8004d28:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004d2c:	4a0d      	ldr	r2, [pc, #52]	@ (8004d64 <HAL_PCD_MspInit+0x118>)
 8004d2e:	f023 0304 	bic.w	r3, r3, #4
 8004d32:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8004d36:	e003      	b.n	8004d40 <HAL_PCD_MspInit+0xf4>
    }
    else
    {
      HAL_PWREx_EnableVddUSB();
 8004d38:	f003 f810 	bl	8007d5c <HAL_PWREx_EnableVddUSB>

      /*configure VOSR register of USB*/
      HAL_PWREx_EnableUSBHSTranceiverSupply();
 8004d3c:	f003 f81e 	bl	8007d7c <HAL_PWREx_EnableUSBHSTranceiverSupply>
    }

    /*Configuring the SYSCFG registers OTG_HS PHY*/
    /*OTG_HS PHY enable*/
      HAL_SYSCFG_EnableOTGPHY(SYSCFG_OTG_HS_PHY_ENABLE);
 8004d40:	2001      	movs	r0, #1
 8004d42:	f000 f9df 	bl	8005104 <HAL_SYSCFG_EnableOTGPHY>
    /* USB_OTG_HS interrupt Init */
    HAL_NVIC_SetPriority(OTG_HS_IRQn, 0, 0);
 8004d46:	2200      	movs	r2, #0
 8004d48:	2100      	movs	r1, #0
 8004d4a:	2049      	movs	r0, #73	@ 0x49
 8004d4c:	f000 faba 	bl	80052c4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_HS_IRQn);
 8004d50:	2049      	movs	r0, #73	@ 0x49
 8004d52:	f000 fad1 	bl	80052f8 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USB_OTG_HS_MspInit 1 */

  }

}
 8004d56:	bf00      	nop
 8004d58:	37f0      	adds	r7, #240	@ 0xf0
 8004d5a:	46bd      	mov	sp, r7
 8004d5c:	bd80      	pop	{r7, pc}
 8004d5e:	bf00      	nop
 8004d60:	42040000 	.word	0x42040000
 8004d64:	46020c00 	.word	0x46020c00

08004d68 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004d68:	b480      	push	{r7}
 8004d6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8004d6c:	bf00      	nop
 8004d6e:	e7fd      	b.n	8004d6c <NMI_Handler+0x4>

08004d70 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004d70:	b480      	push	{r7}
 8004d72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004d74:	bf00      	nop
 8004d76:	e7fd      	b.n	8004d74 <HardFault_Handler+0x4>

08004d78 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004d78:	b480      	push	{r7}
 8004d7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004d7c:	bf00      	nop
 8004d7e:	e7fd      	b.n	8004d7c <MemManage_Handler+0x4>

08004d80 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004d80:	b480      	push	{r7}
 8004d82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004d84:	bf00      	nop
 8004d86:	e7fd      	b.n	8004d84 <BusFault_Handler+0x4>

08004d88 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004d88:	b480      	push	{r7}
 8004d8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004d8c:	bf00      	nop
 8004d8e:	e7fd      	b.n	8004d8c <UsageFault_Handler+0x4>

08004d90 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004d90:	b480      	push	{r7}
 8004d92:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004d94:	bf00      	nop
 8004d96:	46bd      	mov	sp, r7
 8004d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d9c:	4770      	bx	lr

08004d9e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004d9e:	b480      	push	{r7}
 8004da0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004da2:	bf00      	nop
 8004da4:	46bd      	mov	sp, r7
 8004da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004daa:	4770      	bx	lr

08004dac <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004dac:	b480      	push	{r7}
 8004dae:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004db0:	bf00      	nop
 8004db2:	46bd      	mov	sp, r7
 8004db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004db8:	4770      	bx	lr

08004dba <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004dba:	b580      	push	{r7, lr}
 8004dbc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004dbe:	f000 f95d 	bl	800507c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004dc2:	bf00      	nop
 8004dc4:	bd80      	pop	{r7, pc}
	...

08004dc8 <OTG_HS_IRQHandler>:

/**
  * @brief This function handles USB OTG HS global interrupt.
  */
void OTG_HS_IRQHandler(void)
{
 8004dc8:	b580      	push	{r7, lr}
 8004dca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_HS_IRQn 0 */

  /* USER CODE END OTG_HS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_HS);
 8004dcc:	4802      	ldr	r0, [pc, #8]	@ (8004dd8 <OTG_HS_IRQHandler+0x10>)
 8004dce:	f001 fdbc 	bl	800694a <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_HS_IRQn 1 */

  /* USER CODE END OTG_HS_IRQn 1 */
}
 8004dd2:	bf00      	nop
 8004dd4:	bd80      	pop	{r7, pc}
 8004dd6:	bf00      	nop
 8004dd8:	2000e4ac 	.word	0x2000e4ac

08004ddc <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8004ddc:	b480      	push	{r7}
 8004dde:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8004de0:	4b18      	ldr	r3, [pc, #96]	@ (8004e44 <SystemInit+0x68>)
 8004de2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004de6:	4a17      	ldr	r2, [pc, #92]	@ (8004e44 <SystemInit+0x68>)
 8004de8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004dec:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR = RCC_CR_MSISON;
 8004df0:	4b15      	ldr	r3, [pc, #84]	@ (8004e48 <SystemInit+0x6c>)
 8004df2:	2201      	movs	r2, #1
 8004df4:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 8004df6:	4b14      	ldr	r3, [pc, #80]	@ (8004e48 <SystemInit+0x6c>)
 8004df8:	2200      	movs	r2, #0
 8004dfa:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 8004dfc:	4b12      	ldr	r3, [pc, #72]	@ (8004e48 <SystemInit+0x6c>)
 8004dfe:	2200      	movs	r2, #0
 8004e00:	621a      	str	r2, [r3, #32]
  RCC->CFGR3 = 0U;
 8004e02:	4b11      	ldr	r3, [pc, #68]	@ (8004e48 <SystemInit+0x6c>)
 8004e04:	2200      	movs	r2, #0
 8004e06:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Reset HSEON, CSSON , HSION, PLLxON bits */
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_CSSON | RCC_CR_PLL1ON | RCC_CR_PLL2ON | RCC_CR_PLL3ON);
 8004e08:	4b0f      	ldr	r3, [pc, #60]	@ (8004e48 <SystemInit+0x6c>)
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	4a0e      	ldr	r2, [pc, #56]	@ (8004e48 <SystemInit+0x6c>)
 8004e0e:	f023 53a8 	bic.w	r3, r3, #352321536	@ 0x15000000
 8004e12:	f423 2310 	bic.w	r3, r3, #589824	@ 0x90000
 8004e16:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLL1CFGR = 0U;
 8004e18:	4b0b      	ldr	r3, [pc, #44]	@ (8004e48 <SystemInit+0x6c>)
 8004e1a:	2200      	movs	r2, #0
 8004e1c:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 8004e1e:	4b0a      	ldr	r3, [pc, #40]	@ (8004e48 <SystemInit+0x6c>)
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	4a09      	ldr	r2, [pc, #36]	@ (8004e48 <SystemInit+0x6c>)
 8004e24:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004e28:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 8004e2a:	4b07      	ldr	r3, [pc, #28]	@ (8004e48 <SystemInit+0x6c>)
 8004e2c:	2200      	movs	r2, #0
 8004e2e:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8004e30:	4b04      	ldr	r3, [pc, #16]	@ (8004e44 <SystemInit+0x68>)
 8004e32:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8004e36:	609a      	str	r2, [r3, #8]
  #endif
}
 8004e38:	bf00      	nop
 8004e3a:	46bd      	mov	sp, r7
 8004e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e40:	4770      	bx	lr
 8004e42:	bf00      	nop
 8004e44:	e000ed00 	.word	0xe000ed00
 8004e48:	46020c00 	.word	0x46020c00

08004e4c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* set stack pointer */
 8004e4c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8004e84 <LoopForever+0x2>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8004e50:	f7ff ffc4 	bl	8004ddc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8004e54:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8004e56:	e003      	b.n	8004e60 <LoopCopyDataInit>

08004e58 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8004e58:	4b0b      	ldr	r3, [pc, #44]	@ (8004e88 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8004e5a:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8004e5c:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8004e5e:	3104      	adds	r1, #4

08004e60 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8004e60:	480a      	ldr	r0, [pc, #40]	@ (8004e8c <LoopForever+0xa>)
	ldr	r3, =_edata
 8004e62:	4b0b      	ldr	r3, [pc, #44]	@ (8004e90 <LoopForever+0xe>)
	adds	r2, r0, r1
 8004e64:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8004e66:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8004e68:	d3f6      	bcc.n	8004e58 <CopyDataInit>
	ldr	r2, =_sbss
 8004e6a:	4a0a      	ldr	r2, [pc, #40]	@ (8004e94 <LoopForever+0x12>)
	b	LoopFillZerobss
 8004e6c:	e002      	b.n	8004e74 <LoopFillZerobss>

08004e6e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8004e6e:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8004e70:	f842 3b04 	str.w	r3, [r2], #4

08004e74 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8004e74:	4b08      	ldr	r3, [pc, #32]	@ (8004e98 <LoopForever+0x16>)
	cmp	r2, r3
 8004e76:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8004e78:	d3f9      	bcc.n	8004e6e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8004e7a:	f007 ff61 	bl	800cd40 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8004e7e:	f7ff fb1f 	bl	80044c0 <main>

08004e82 <LoopForever>:

LoopForever:
    b LoopForever
 8004e82:	e7fe      	b.n	8004e82 <LoopForever>
  ldr   sp, =_estack    /* set stack pointer */
 8004e84:	20270000 	.word	0x20270000
	ldr	r3, =_sidata
 8004e88:	0800ced4 	.word	0x0800ced4
	ldr	r0, =_sdata
 8004e8c:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8004e90:	20000109 	.word	0x20000109
	ldr	r2, =_sbss
 8004e94:	2000010c 	.word	0x2000010c
	ldr	r3, = _ebss
 8004e98:	2000edf4 	.word	0x2000edf4

08004e9c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8004e9c:	e7fe      	b.n	8004e9c <ADC1_2_IRQHandler>
	...

08004ea0 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004ea0:	b580      	push	{r7, lr}
 8004ea2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004ea4:	4b12      	ldr	r3, [pc, #72]	@ (8004ef0 <HAL_Init+0x50>)
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	4a11      	ldr	r2, [pc, #68]	@ (8004ef0 <HAL_Init+0x50>)
 8004eaa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004eae:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004eb0:	2003      	movs	r0, #3
 8004eb2:	f000 f9fc 	bl	80052ae <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8004eb6:	f004 f84d 	bl	8008f54 <HAL_RCC_GetSysClockFreq>
 8004eba:	4602      	mov	r2, r0
 8004ebc:	4b0d      	ldr	r3, [pc, #52]	@ (8004ef4 <HAL_Init+0x54>)
 8004ebe:	6a1b      	ldr	r3, [r3, #32]
 8004ec0:	f003 030f 	and.w	r3, r3, #15
 8004ec4:	490c      	ldr	r1, [pc, #48]	@ (8004ef8 <HAL_Init+0x58>)
 8004ec6:	5ccb      	ldrb	r3, [r1, r3]
 8004ec8:	fa22 f303 	lsr.w	r3, r2, r3
 8004ecc:	4a0b      	ldr	r2, [pc, #44]	@ (8004efc <HAL_Init+0x5c>)
 8004ece:	6013      	str	r3, [r2, #0]

  /* Select HCLK as SysTick clock source */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8004ed0:	2004      	movs	r0, #4
 8004ed2:	f000 fa41 	bl	8005358 <HAL_SYSTICK_CLKSourceConfig>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8004ed6:	200f      	movs	r0, #15
 8004ed8:	f000 f85a 	bl	8004f90 <HAL_InitTick>
 8004edc:	4603      	mov	r3, r0
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d001      	beq.n	8004ee6 <HAL_Init+0x46>
  {
    return HAL_ERROR;
 8004ee2:	2301      	movs	r3, #1
 8004ee4:	e002      	b.n	8004eec <HAL_Init+0x4c>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8004ee6:	f7ff fd83 	bl	80049f0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004eea:	2300      	movs	r3, #0
}
 8004eec:	4618      	mov	r0, r3
 8004eee:	bd80      	pop	{r7, pc}
 8004ef0:	40022000 	.word	0x40022000
 8004ef4:	46020c00 	.word	0x46020c00
 8004ef8:	0800cdfc 	.word	0x0800cdfc
 8004efc:	20000100 	.word	0x20000100

08004f00 <HAL_DeInit>:
  * @brief  This function de-Initializes common part of the HAL and stops the systick.
  *         This function is optional.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DeInit(void)
{
 8004f00:	b580      	push	{r7, lr}
 8004f02:	af00      	add	r7, sp, #0
  /* Reset of all peripherals */
  __HAL_RCC_APB1_FORCE_RESET();
 8004f04:	4b18      	ldr	r3, [pc, #96]	@ (8004f68 <HAL_DeInit+0x68>)
 8004f06:	4a19      	ldr	r2, [pc, #100]	@ (8004f6c <HAL_DeInit+0x6c>)
 8004f08:	675a      	str	r2, [r3, #116]	@ 0x74
 8004f0a:	4b17      	ldr	r3, [pc, #92]	@ (8004f68 <HAL_DeInit+0x68>)
 8004f0c:	4a18      	ldr	r2, [pc, #96]	@ (8004f70 <HAL_DeInit+0x70>)
 8004f0e:	679a      	str	r2, [r3, #120]	@ 0x78
  __HAL_RCC_APB1_RELEASE_RESET();
 8004f10:	4b15      	ldr	r3, [pc, #84]	@ (8004f68 <HAL_DeInit+0x68>)
 8004f12:	2200      	movs	r2, #0
 8004f14:	675a      	str	r2, [r3, #116]	@ 0x74
 8004f16:	4b14      	ldr	r3, [pc, #80]	@ (8004f68 <HAL_DeInit+0x68>)
 8004f18:	2200      	movs	r2, #0
 8004f1a:	679a      	str	r2, [r3, #120]	@ 0x78

  __HAL_RCC_APB2_FORCE_RESET();
 8004f1c:	4b12      	ldr	r3, [pc, #72]	@ (8004f68 <HAL_DeInit+0x68>)
 8004f1e:	4a15      	ldr	r2, [pc, #84]	@ (8004f74 <HAL_DeInit+0x74>)
 8004f20:	67da      	str	r2, [r3, #124]	@ 0x7c
  __HAL_RCC_APB2_RELEASE_RESET();
 8004f22:	4b11      	ldr	r3, [pc, #68]	@ (8004f68 <HAL_DeInit+0x68>)
 8004f24:	2200      	movs	r2, #0
 8004f26:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_RCC_AHB1_FORCE_RESET();
 8004f28:	4b0f      	ldr	r3, [pc, #60]	@ (8004f68 <HAL_DeInit+0x68>)
 8004f2a:	4a13      	ldr	r2, [pc, #76]	@ (8004f78 <HAL_DeInit+0x78>)
 8004f2c:	661a      	str	r2, [r3, #96]	@ 0x60
  __HAL_RCC_AHB1_RELEASE_RESET();
 8004f2e:	4b0e      	ldr	r3, [pc, #56]	@ (8004f68 <HAL_DeInit+0x68>)
 8004f30:	2200      	movs	r2, #0
 8004f32:	661a      	str	r2, [r3, #96]	@ 0x60

  __HAL_RCC_AHB2_FORCE_RESET();
 8004f34:	4b0c      	ldr	r3, [pc, #48]	@ (8004f68 <HAL_DeInit+0x68>)
 8004f36:	4a11      	ldr	r2, [pc, #68]	@ (8004f7c <HAL_DeInit+0x7c>)
 8004f38:	665a      	str	r2, [r3, #100]	@ 0x64
 8004f3a:	4b0b      	ldr	r3, [pc, #44]	@ (8004f68 <HAL_DeInit+0x68>)
 8004f3c:	f240 1211 	movw	r2, #273	@ 0x111
 8004f40:	669a      	str	r2, [r3, #104]	@ 0x68
  __HAL_RCC_AHB2_RELEASE_RESET();
 8004f42:	4b09      	ldr	r3, [pc, #36]	@ (8004f68 <HAL_DeInit+0x68>)
 8004f44:	2200      	movs	r2, #0
 8004f46:	665a      	str	r2, [r3, #100]	@ 0x64
 8004f48:	4b07      	ldr	r3, [pc, #28]	@ (8004f68 <HAL_DeInit+0x68>)
 8004f4a:	2200      	movs	r2, #0
 8004f4c:	669a      	str	r2, [r3, #104]	@ 0x68

  __HAL_RCC_AHB3_FORCE_RESET();
 8004f4e:	4b06      	ldr	r3, [pc, #24]	@ (8004f68 <HAL_DeInit+0x68>)
 8004f50:	f240 6261 	movw	r2, #1633	@ 0x661
 8004f54:	66da      	str	r2, [r3, #108]	@ 0x6c
  __HAL_RCC_AHB3_RELEASE_RESET();
 8004f56:	4b04      	ldr	r3, [pc, #16]	@ (8004f68 <HAL_DeInit+0x68>)
 8004f58:	2200      	movs	r2, #0
 8004f5a:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* De-Init the low level hardware */
  HAL_MspDeInit();
 8004f5c:	f000 f810 	bl	8004f80 <HAL_MspDeInit>

  /* Return function status */
  return HAL_OK;
 8004f60:	2300      	movs	r3, #0
}
 8004f62:	4618      	mov	r0, r3
 8004f64:	bd80      	pop	{r7, pc}
 8004f66:	bf00      	nop
 8004f68:	46020c00 	.word	0x46020c00
 8004f6c:	027e403f 	.word	0x027e403f
 8004f70:	00800222 	.word	0x00800222
 8004f74:	00677800 	.word	0x00677800
 8004f78:	0007100f 	.word	0x0007100f
 8004f7c:	19bf55ff 	.word	0x19bf55ff

08004f80 <HAL_MspDeInit>:
/**
  * @brief  DeInitializes the MSP.
  * @retval None
  */
__weak void HAL_MspDeInit(void)
{
 8004f80:	b480      	push	{r7}
 8004f82:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_MspDeInit could be implemented in the user file
   */
}
 8004f84:	bf00      	nop
 8004f86:	46bd      	mov	sp, r7
 8004f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f8c:	4770      	bx	lr
	...

08004f90 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004f90:	b580      	push	{r7, lr}
 8004f92:	b084      	sub	sp, #16
 8004f94:	af00      	add	r7, sp, #0
 8004f96:	6078      	str	r0, [r7, #4]
  uint32_t ticknumber = 0U;
 8004f98:	2300      	movs	r3, #0
 8004f9a:	60fb      	str	r3, [r7, #12]
  uint32_t systicksel;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
 8004f9c:	4b33      	ldr	r3, [pc, #204]	@ (800506c <HAL_InitTick+0xdc>)
 8004f9e:	781b      	ldrb	r3, [r3, #0]
 8004fa0:	2b00      	cmp	r3, #0
 8004fa2:	d101      	bne.n	8004fa8 <HAL_InitTick+0x18>
  {
    return HAL_ERROR;
 8004fa4:	2301      	movs	r3, #1
 8004fa6:	e05c      	b.n	8005062 <HAL_InitTick+0xd2>
  }

  /* Check Clock source to calculate the tickNumber */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) == SysTick_CTRL_CLKSOURCE_Msk)
 8004fa8:	4b31      	ldr	r3, [pc, #196]	@ (8005070 <HAL_InitTick+0xe0>)
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	f003 0304 	and.w	r3, r3, #4
 8004fb0:	2b04      	cmp	r3, #4
 8004fb2:	d10c      	bne.n	8004fce <HAL_InitTick+0x3e>
  {
    /* HCLK selected as SysTick clock source */
    ticknumber = SystemCoreClock / (1000UL / (uint32_t)uwTickFreq);
 8004fb4:	4b2f      	ldr	r3, [pc, #188]	@ (8005074 <HAL_InitTick+0xe4>)
 8004fb6:	681a      	ldr	r2, [r3, #0]
 8004fb8:	4b2c      	ldr	r3, [pc, #176]	@ (800506c <HAL_InitTick+0xdc>)
 8004fba:	781b      	ldrb	r3, [r3, #0]
 8004fbc:	4619      	mov	r1, r3
 8004fbe:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004fc2:	fbb3 f3f1 	udiv	r3, r3, r1
 8004fc6:	fbb2 f3f3 	udiv	r3, r2, r3
 8004fca:	60fb      	str	r3, [r7, #12]
 8004fcc:	e037      	b.n	800503e <HAL_InitTick+0xae>
  }
  else
  {
    systicksel = HAL_SYSTICK_GetCLKSourceConfig();
 8004fce:	f000 fa1b 	bl	8005408 <HAL_SYSTICK_GetCLKSourceConfig>
 8004fd2:	60b8      	str	r0, [r7, #8]
    switch (systicksel)
 8004fd4:	68bb      	ldr	r3, [r7, #8]
 8004fd6:	2b02      	cmp	r3, #2
 8004fd8:	d023      	beq.n	8005022 <HAL_InitTick+0x92>
 8004fda:	68bb      	ldr	r3, [r7, #8]
 8004fdc:	2b02      	cmp	r3, #2
 8004fde:	d82d      	bhi.n	800503c <HAL_InitTick+0xac>
 8004fe0:	68bb      	ldr	r3, [r7, #8]
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d003      	beq.n	8004fee <HAL_InitTick+0x5e>
 8004fe6:	68bb      	ldr	r3, [r7, #8]
 8004fe8:	2b01      	cmp	r3, #1
 8004fea:	d00d      	beq.n	8005008 <HAL_InitTick+0x78>
        /* Calculate tick value */
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
        break;
      default:
        /* Nothing to do */
        break;
 8004fec:	e026      	b.n	800503c <HAL_InitTick+0xac>
        ticknumber = (SystemCoreClock / (8000UL / (uint32_t)uwTickFreq));
 8004fee:	4b21      	ldr	r3, [pc, #132]	@ (8005074 <HAL_InitTick+0xe4>)
 8004ff0:	681a      	ldr	r2, [r3, #0]
 8004ff2:	4b1e      	ldr	r3, [pc, #120]	@ (800506c <HAL_InitTick+0xdc>)
 8004ff4:	781b      	ldrb	r3, [r3, #0]
 8004ff6:	4619      	mov	r1, r3
 8004ff8:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 8004ffc:	fbb3 f3f1 	udiv	r3, r3, r1
 8005000:	fbb2 f3f3 	udiv	r3, r2, r3
 8005004:	60fb      	str	r3, [r7, #12]
        break;
 8005006:	e01a      	b.n	800503e <HAL_InitTick+0xae>
        ticknumber = (LSI_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8005008:	4b18      	ldr	r3, [pc, #96]	@ (800506c <HAL_InitTick+0xdc>)
 800500a:	781b      	ldrb	r3, [r3, #0]
 800500c:	461a      	mov	r2, r3
 800500e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8005012:	fbb3 f3f2 	udiv	r3, r3, r2
 8005016:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 800501a:	fbb2 f3f3 	udiv	r3, r2, r3
 800501e:	60fb      	str	r3, [r7, #12]
        break;
 8005020:	e00d      	b.n	800503e <HAL_InitTick+0xae>
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8005022:	4b12      	ldr	r3, [pc, #72]	@ (800506c <HAL_InitTick+0xdc>)
 8005024:	781b      	ldrb	r3, [r3, #0]
 8005026:	461a      	mov	r2, r3
 8005028:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800502c:	fbb3 f3f2 	udiv	r3, r3, r2
 8005030:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8005034:	fbb2 f3f3 	udiv	r3, r2, r3
 8005038:	60fb      	str	r3, [r7, #12]
        break;
 800503a:	e000      	b.n	800503e <HAL_InitTick+0xae>
        break;
 800503c:	bf00      	nop
    }
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(ticknumber) > 0U)
 800503e:	68f8      	ldr	r0, [r7, #12]
 8005040:	f000 f968 	bl	8005314 <HAL_SYSTICK_Config>
 8005044:	4603      	mov	r3, r0
 8005046:	2b00      	cmp	r3, #0
 8005048:	d001      	beq.n	800504e <HAL_InitTick+0xbe>
  {
    return HAL_ERROR;
 800504a:	2301      	movs	r3, #1
 800504c:	e009      	b.n	8005062 <HAL_InitTick+0xd2>
  }

  /* Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800504e:	2200      	movs	r2, #0
 8005050:	6879      	ldr	r1, [r7, #4]
 8005052:	f04f 30ff 	mov.w	r0, #4294967295
 8005056:	f000 f935 	bl	80052c4 <HAL_NVIC_SetPriority>
  uwTickPrio = TickPriority;
 800505a:	4a07      	ldr	r2, [pc, #28]	@ (8005078 <HAL_InitTick+0xe8>)
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8005060:	2300      	movs	r3, #0
}
 8005062:	4618      	mov	r0, r3
 8005064:	3710      	adds	r7, #16
 8005066:	46bd      	mov	sp, r7
 8005068:	bd80      	pop	{r7, pc}
 800506a:	bf00      	nop
 800506c:	20000108 	.word	0x20000108
 8005070:	e000e010 	.word	0xe000e010
 8005074:	20000100 	.word	0x20000100
 8005078:	20000104 	.word	0x20000104

0800507c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800507c:	b480      	push	{r7}
 800507e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8005080:	4b06      	ldr	r3, [pc, #24]	@ (800509c <HAL_IncTick+0x20>)
 8005082:	781b      	ldrb	r3, [r3, #0]
 8005084:	461a      	mov	r2, r3
 8005086:	4b06      	ldr	r3, [pc, #24]	@ (80050a0 <HAL_IncTick+0x24>)
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	4413      	add	r3, r2
 800508c:	4a04      	ldr	r2, [pc, #16]	@ (80050a0 <HAL_IncTick+0x24>)
 800508e:	6013      	str	r3, [r2, #0]
}
 8005090:	bf00      	nop
 8005092:	46bd      	mov	sp, r7
 8005094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005098:	4770      	bx	lr
 800509a:	bf00      	nop
 800509c:	20000108 	.word	0x20000108
 80050a0:	2000edf0 	.word	0x2000edf0

080050a4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80050a4:	b480      	push	{r7}
 80050a6:	af00      	add	r7, sp, #0
  return uwTick;
 80050a8:	4b03      	ldr	r3, [pc, #12]	@ (80050b8 <HAL_GetTick+0x14>)
 80050aa:	681b      	ldr	r3, [r3, #0]
}
 80050ac:	4618      	mov	r0, r3
 80050ae:	46bd      	mov	sp, r7
 80050b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050b4:	4770      	bx	lr
 80050b6:	bf00      	nop
 80050b8:	2000edf0 	.word	0x2000edf0

080050bc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80050bc:	b580      	push	{r7, lr}
 80050be:	b084      	sub	sp, #16
 80050c0:	af00      	add	r7, sp, #0
 80050c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80050c4:	f7ff ffee 	bl	80050a4 <HAL_GetTick>
 80050c8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80050d4:	d005      	beq.n	80050e2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80050d6:	4b0a      	ldr	r3, [pc, #40]	@ (8005100 <HAL_Delay+0x44>)
 80050d8:	781b      	ldrb	r3, [r3, #0]
 80050da:	461a      	mov	r2, r3
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	4413      	add	r3, r2
 80050e0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80050e2:	bf00      	nop
 80050e4:	f7ff ffde 	bl	80050a4 <HAL_GetTick>
 80050e8:	4602      	mov	r2, r0
 80050ea:	68bb      	ldr	r3, [r7, #8]
 80050ec:	1ad3      	subs	r3, r2, r3
 80050ee:	68fa      	ldr	r2, [r7, #12]
 80050f0:	429a      	cmp	r2, r3
 80050f2:	d8f7      	bhi.n	80050e4 <HAL_Delay+0x28>
  {
  }
}
 80050f4:	bf00      	nop
 80050f6:	bf00      	nop
 80050f8:	3710      	adds	r7, #16
 80050fa:	46bd      	mov	sp, r7
 80050fc:	bd80      	pop	{r7, pc}
 80050fe:	bf00      	nop
 8005100:	20000108 	.word	0x20000108

08005104 <HAL_SYSCFG_EnableOTGPHY>:
  * @param  OTGPHYConfig Defines the OTG PHY configuration.
            This parameter can be one of @ref SYSCFG_OTG_PHY_Enable
  * @retval None
  */
void HAL_SYSCFG_EnableOTGPHY(uint32_t OTGPHYConfig)
{
 8005104:	b480      	push	{r7}
 8005106:	b083      	sub	sp, #12
 8005108:	af00      	add	r7, sp, #0
 800510a:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_SYSCFG_OTGPHY_CONFIG(OTGPHYConfig));

  MODIFY_REG(SYSCFG->OTGHSPHYCR, SYSCFG_OTGHSPHYCR_EN, OTGPHYConfig);
 800510c:	4b06      	ldr	r3, [pc, #24]	@ (8005128 <HAL_SYSCFG_EnableOTGPHY+0x24>)
 800510e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005110:	f023 0201 	bic.w	r2, r3, #1
 8005114:	4904      	ldr	r1, [pc, #16]	@ (8005128 <HAL_SYSCFG_EnableOTGPHY+0x24>)
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	4313      	orrs	r3, r2
 800511a:	674b      	str	r3, [r1, #116]	@ 0x74
}
 800511c:	bf00      	nop
 800511e:	370c      	adds	r7, #12
 8005120:	46bd      	mov	sp, r7
 8005122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005126:	4770      	bx	lr
 8005128:	46000400 	.word	0x46000400

0800512c <HAL_SYSCFG_SetOTGPHYReferenceClockSelection>:
  * @param  RefClkSelection Defines the OTG PHY reference clock selection.
            This parameter can be one of the @ref SYSCFG_OTG_PHY_RefenceClockSelection
  * @retval None
  */
void HAL_SYSCFG_SetOTGPHYReferenceClockSelection(uint32_t RefClkSelection)
{
 800512c:	b480      	push	{r7}
 800512e:	b083      	sub	sp, #12
 8005130:	af00      	add	r7, sp, #0
 8005132:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_SYSCFG_OTGPHY_REFERENCE_CLOCK(RefClkSelection));

  MODIFY_REG(SYSCFG->OTGHSPHYCR, SYSCFG_OTGHSPHYCR_CLKSEL, RefClkSelection);
 8005134:	4b06      	ldr	r3, [pc, #24]	@ (8005150 <HAL_SYSCFG_SetOTGPHYReferenceClockSelection+0x24>)
 8005136:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005138:	f023 023c 	bic.w	r2, r3, #60	@ 0x3c
 800513c:	4904      	ldr	r1, [pc, #16]	@ (8005150 <HAL_SYSCFG_SetOTGPHYReferenceClockSelection+0x24>)
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	4313      	orrs	r3, r2
 8005142:	674b      	str	r3, [r1, #116]	@ 0x74
}
 8005144:	bf00      	nop
 8005146:	370c      	adds	r7, #12
 8005148:	46bd      	mov	sp, r7
 800514a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800514e:	4770      	bx	lr
 8005150:	46000400 	.word	0x46000400

08005154 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005154:	b480      	push	{r7}
 8005156:	b085      	sub	sp, #20
 8005158:	af00      	add	r7, sp, #0
 800515a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	f003 0307 	and.w	r3, r3, #7
 8005162:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005164:	4b0c      	ldr	r3, [pc, #48]	@ (8005198 <__NVIC_SetPriorityGrouping+0x44>)
 8005166:	68db      	ldr	r3, [r3, #12]
 8005168:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800516a:	68ba      	ldr	r2, [r7, #8]
 800516c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8005170:	4013      	ands	r3, r2
 8005172:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005178:	68bb      	ldr	r3, [r7, #8]
 800517a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800517c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8005180:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005184:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005186:	4a04      	ldr	r2, [pc, #16]	@ (8005198 <__NVIC_SetPriorityGrouping+0x44>)
 8005188:	68bb      	ldr	r3, [r7, #8]
 800518a:	60d3      	str	r3, [r2, #12]
}
 800518c:	bf00      	nop
 800518e:	3714      	adds	r7, #20
 8005190:	46bd      	mov	sp, r7
 8005192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005196:	4770      	bx	lr
 8005198:	e000ed00 	.word	0xe000ed00

0800519c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800519c:	b480      	push	{r7}
 800519e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80051a0:	4b04      	ldr	r3, [pc, #16]	@ (80051b4 <__NVIC_GetPriorityGrouping+0x18>)
 80051a2:	68db      	ldr	r3, [r3, #12]
 80051a4:	0a1b      	lsrs	r3, r3, #8
 80051a6:	f003 0307 	and.w	r3, r3, #7
}
 80051aa:	4618      	mov	r0, r3
 80051ac:	46bd      	mov	sp, r7
 80051ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051b2:	4770      	bx	lr
 80051b4:	e000ed00 	.word	0xe000ed00

080051b8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80051b8:	b480      	push	{r7}
 80051ba:	b083      	sub	sp, #12
 80051bc:	af00      	add	r7, sp, #0
 80051be:	4603      	mov	r3, r0
 80051c0:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80051c2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	db0b      	blt.n	80051e2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80051ca:	88fb      	ldrh	r3, [r7, #6]
 80051cc:	f003 021f 	and.w	r2, r3, #31
 80051d0:	4907      	ldr	r1, [pc, #28]	@ (80051f0 <__NVIC_EnableIRQ+0x38>)
 80051d2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80051d6:	095b      	lsrs	r3, r3, #5
 80051d8:	2001      	movs	r0, #1
 80051da:	fa00 f202 	lsl.w	r2, r0, r2
 80051de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80051e2:	bf00      	nop
 80051e4:	370c      	adds	r7, #12
 80051e6:	46bd      	mov	sp, r7
 80051e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ec:	4770      	bx	lr
 80051ee:	bf00      	nop
 80051f0:	e000e100 	.word	0xe000e100

080051f4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80051f4:	b480      	push	{r7}
 80051f6:	b083      	sub	sp, #12
 80051f8:	af00      	add	r7, sp, #0
 80051fa:	4603      	mov	r3, r0
 80051fc:	6039      	str	r1, [r7, #0]
 80051fe:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8005200:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005204:	2b00      	cmp	r3, #0
 8005206:	db0a      	blt.n	800521e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005208:	683b      	ldr	r3, [r7, #0]
 800520a:	b2da      	uxtb	r2, r3
 800520c:	490c      	ldr	r1, [pc, #48]	@ (8005240 <__NVIC_SetPriority+0x4c>)
 800520e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005212:	0112      	lsls	r2, r2, #4
 8005214:	b2d2      	uxtb	r2, r2
 8005216:	440b      	add	r3, r1
 8005218:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800521c:	e00a      	b.n	8005234 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800521e:	683b      	ldr	r3, [r7, #0]
 8005220:	b2da      	uxtb	r2, r3
 8005222:	4908      	ldr	r1, [pc, #32]	@ (8005244 <__NVIC_SetPriority+0x50>)
 8005224:	88fb      	ldrh	r3, [r7, #6]
 8005226:	f003 030f 	and.w	r3, r3, #15
 800522a:	3b04      	subs	r3, #4
 800522c:	0112      	lsls	r2, r2, #4
 800522e:	b2d2      	uxtb	r2, r2
 8005230:	440b      	add	r3, r1
 8005232:	761a      	strb	r2, [r3, #24]
}
 8005234:	bf00      	nop
 8005236:	370c      	adds	r7, #12
 8005238:	46bd      	mov	sp, r7
 800523a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800523e:	4770      	bx	lr
 8005240:	e000e100 	.word	0xe000e100
 8005244:	e000ed00 	.word	0xe000ed00

08005248 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005248:	b480      	push	{r7}
 800524a:	b089      	sub	sp, #36	@ 0x24
 800524c:	af00      	add	r7, sp, #0
 800524e:	60f8      	str	r0, [r7, #12]
 8005250:	60b9      	str	r1, [r7, #8]
 8005252:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	f003 0307 	and.w	r3, r3, #7
 800525a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800525c:	69fb      	ldr	r3, [r7, #28]
 800525e:	f1c3 0307 	rsb	r3, r3, #7
 8005262:	2b04      	cmp	r3, #4
 8005264:	bf28      	it	cs
 8005266:	2304      	movcs	r3, #4
 8005268:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800526a:	69fb      	ldr	r3, [r7, #28]
 800526c:	3304      	adds	r3, #4
 800526e:	2b06      	cmp	r3, #6
 8005270:	d902      	bls.n	8005278 <NVIC_EncodePriority+0x30>
 8005272:	69fb      	ldr	r3, [r7, #28]
 8005274:	3b03      	subs	r3, #3
 8005276:	e000      	b.n	800527a <NVIC_EncodePriority+0x32>
 8005278:	2300      	movs	r3, #0
 800527a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800527c:	f04f 32ff 	mov.w	r2, #4294967295
 8005280:	69bb      	ldr	r3, [r7, #24]
 8005282:	fa02 f303 	lsl.w	r3, r2, r3
 8005286:	43da      	mvns	r2, r3
 8005288:	68bb      	ldr	r3, [r7, #8]
 800528a:	401a      	ands	r2, r3
 800528c:	697b      	ldr	r3, [r7, #20]
 800528e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005290:	f04f 31ff 	mov.w	r1, #4294967295
 8005294:	697b      	ldr	r3, [r7, #20]
 8005296:	fa01 f303 	lsl.w	r3, r1, r3
 800529a:	43d9      	mvns	r1, r3
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80052a0:	4313      	orrs	r3, r2
         );
}
 80052a2:	4618      	mov	r0, r3
 80052a4:	3724      	adds	r7, #36	@ 0x24
 80052a6:	46bd      	mov	sp, r7
 80052a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ac:	4770      	bx	lr

080052ae <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80052ae:	b580      	push	{r7, lr}
 80052b0:	b082      	sub	sp, #8
 80052b2:	af00      	add	r7, sp, #0
 80052b4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80052b6:	6878      	ldr	r0, [r7, #4]
 80052b8:	f7ff ff4c 	bl	8005154 <__NVIC_SetPriorityGrouping>
}
 80052bc:	bf00      	nop
 80052be:	3708      	adds	r7, #8
 80052c0:	46bd      	mov	sp, r7
 80052c2:	bd80      	pop	{r7, pc}

080052c4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80052c4:	b580      	push	{r7, lr}
 80052c6:	b086      	sub	sp, #24
 80052c8:	af00      	add	r7, sp, #0
 80052ca:	4603      	mov	r3, r0
 80052cc:	60b9      	str	r1, [r7, #8]
 80052ce:	607a      	str	r2, [r7, #4]
 80052d0:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80052d2:	f7ff ff63 	bl	800519c <__NVIC_GetPriorityGrouping>
 80052d6:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80052d8:	687a      	ldr	r2, [r7, #4]
 80052da:	68b9      	ldr	r1, [r7, #8]
 80052dc:	6978      	ldr	r0, [r7, #20]
 80052de:	f7ff ffb3 	bl	8005248 <NVIC_EncodePriority>
 80052e2:	4602      	mov	r2, r0
 80052e4:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80052e8:	4611      	mov	r1, r2
 80052ea:	4618      	mov	r0, r3
 80052ec:	f7ff ff82 	bl	80051f4 <__NVIC_SetPriority>
}
 80052f0:	bf00      	nop
 80052f2:	3718      	adds	r7, #24
 80052f4:	46bd      	mov	sp, r7
 80052f6:	bd80      	pop	{r7, pc}

080052f8 <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *          CMSIS device file (stm32u5xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80052f8:	b580      	push	{r7, lr}
 80052fa:	b082      	sub	sp, #8
 80052fc:	af00      	add	r7, sp, #0
 80052fe:	4603      	mov	r3, r0
 8005300:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005302:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005306:	4618      	mov	r0, r3
 8005308:	f7ff ff56 	bl	80051b8 <__NVIC_EnableIRQ>
}
 800530c:	bf00      	nop
 800530e:	3708      	adds	r7, #8
 8005310:	46bd      	mov	sp, r7
 8005312:	bd80      	pop	{r7, pc}

08005314 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005314:	b480      	push	{r7}
 8005316:	b083      	sub	sp, #12
 8005318:	af00      	add	r7, sp, #0
 800531a:	6078      	str	r0, [r7, #4]
  if ((TicksNumb - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	3b01      	subs	r3, #1
 8005320:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005324:	d301      	bcc.n	800532a <HAL_SYSTICK_Config+0x16>
  {
    /* Reload value impossible */
    return (1UL);
 8005326:	2301      	movs	r3, #1
 8005328:	e00d      	b.n	8005346 <HAL_SYSTICK_Config+0x32>
  }

  /* Set reload register */
  WRITE_REG(SysTick->LOAD, (uint32_t)(TicksNumb - 1UL));
 800532a:	4a0a      	ldr	r2, [pc, #40]	@ (8005354 <HAL_SYSTICK_Config+0x40>)
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	3b01      	subs	r3, #1
 8005330:	6053      	str	r3, [r2, #4]

  /* Load the SysTick Counter Value */
  WRITE_REG(SysTick->VAL, 0UL);
 8005332:	4b08      	ldr	r3, [pc, #32]	@ (8005354 <HAL_SYSTICK_Config+0x40>)
 8005334:	2200      	movs	r2, #0
 8005336:	609a      	str	r2, [r3, #8]

  /* Enable SysTick IRQ and SysTick Timer */
  SET_BIT(SysTick->CTRL, (SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk));
 8005338:	4b06      	ldr	r3, [pc, #24]	@ (8005354 <HAL_SYSTICK_Config+0x40>)
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	4a05      	ldr	r2, [pc, #20]	@ (8005354 <HAL_SYSTICK_Config+0x40>)
 800533e:	f043 0303 	orr.w	r3, r3, #3
 8005342:	6013      	str	r3, [r2, #0]

  /* Function successful */
  return (0UL);
 8005344:	2300      	movs	r3, #0
}
 8005346:	4618      	mov	r0, r3
 8005348:	370c      	adds	r7, #12
 800534a:	46bd      	mov	sp, r7
 800534c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005350:	4770      	bx	lr
 8005352:	bf00      	nop
 8005354:	e000e010 	.word	0xe000e010

08005358 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8005358:	b480      	push	{r7}
 800535a:	b083      	sub	sp, #12
 800535c:	af00      	add	r7, sp, #0
 800535e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	2b04      	cmp	r3, #4
 8005364:	d844      	bhi.n	80053f0 <HAL_SYSTICK_CLKSourceConfig+0x98>
 8005366:	a201      	add	r2, pc, #4	@ (adr r2, 800536c <HAL_SYSTICK_CLKSourceConfig+0x14>)
 8005368:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800536c:	0800538f 	.word	0x0800538f
 8005370:	080053ad 	.word	0x080053ad
 8005374:	080053cf 	.word	0x080053cf
 8005378:	080053f1 	.word	0x080053f1
 800537c:	08005381 	.word	0x08005381
  {
    /* Select HCLK as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK:
      SET_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8005380:	4b1f      	ldr	r3, [pc, #124]	@ (8005400 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	4a1e      	ldr	r2, [pc, #120]	@ (8005400 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8005386:	f043 0304 	orr.w	r3, r3, #4
 800538a:	6013      	str	r3, [r2, #0]
      break;
 800538c:	e031      	b.n	80053f2 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select HCLK_DIV8 as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK_DIV8:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 800538e:	4b1c      	ldr	r3, [pc, #112]	@ (8005400 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	4a1b      	ldr	r2, [pc, #108]	@ (8005400 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8005394:	f023 0304 	bic.w	r3, r3, #4
 8005398:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, (0x00000000U));
 800539a:	4b1a      	ldr	r3, [pc, #104]	@ (8005404 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 800539c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80053a0:	4a18      	ldr	r2, [pc, #96]	@ (8005404 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80053a2:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 80053a6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 80053aa:	e022      	b.n	80053f2 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSI as Systick clock source */
    case SYSTICK_CLKSOURCE_LSI:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 80053ac:	4b14      	ldr	r3, [pc, #80]	@ (8005400 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	4a13      	ldr	r2, [pc, #76]	@ (8005400 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80053b2:	f023 0304 	bic.w	r3, r3, #4
 80053b6:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_0);
 80053b8:	4b12      	ldr	r3, [pc, #72]	@ (8005404 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80053ba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80053be:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 80053c2:	4a10      	ldr	r2, [pc, #64]	@ (8005404 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80053c4:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80053c8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 80053cc:	e011      	b.n	80053f2 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 80053ce:	4b0c      	ldr	r3, [pc, #48]	@ (8005400 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	4a0b      	ldr	r2, [pc, #44]	@ (8005400 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80053d4:	f023 0304 	bic.w	r3, r3, #4
 80053d8:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_1);
 80053da:	4b0a      	ldr	r3, [pc, #40]	@ (8005404 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80053dc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80053e0:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 80053e4:	4a07      	ldr	r2, [pc, #28]	@ (8005404 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80053e6:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80053ea:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 80053ee:	e000      	b.n	80053f2 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    default:
      /* Nothing to do */
      break;
 80053f0:	bf00      	nop
  }
}
 80053f2:	bf00      	nop
 80053f4:	370c      	adds	r7, #12
 80053f6:	46bd      	mov	sp, r7
 80053f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053fc:	4770      	bx	lr
 80053fe:	bf00      	nop
 8005400:	e000e010 	.word	0xe000e010
 8005404:	46020c00 	.word	0x46020c00

08005408 <HAL_SYSTICK_GetCLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_LSE: LSE clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  */
uint32_t HAL_SYSTICK_GetCLKSourceConfig(void)
{
 8005408:	b480      	push	{r7}
 800540a:	b083      	sub	sp, #12
 800540c:	af00      	add	r7, sp, #0
  uint32_t systick_source;
  uint32_t systick_rcc_source;

  /* Read SysTick->CTRL register for internal or external clock source */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) != 0U)
 800540e:	4b19      	ldr	r3, [pc, #100]	@ (8005474 <HAL_SYSTICK_GetCLKSourceConfig+0x6c>)
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	f003 0304 	and.w	r3, r3, #4
 8005416:	2b00      	cmp	r3, #0
 8005418:	d002      	beq.n	8005420 <HAL_SYSTICK_GetCLKSourceConfig+0x18>
  {
    /* Internal clock source */
    systick_source = SYSTICK_CLKSOURCE_HCLK;
 800541a:	2304      	movs	r3, #4
 800541c:	607b      	str	r3, [r7, #4]
 800541e:	e021      	b.n	8005464 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>
  }
  else
  {
    /* External clock source, check the selected one in RCC */
    systick_rcc_source = READ_BIT(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL);
 8005420:	4b15      	ldr	r3, [pc, #84]	@ (8005478 <HAL_SYSTICK_GetCLKSourceConfig+0x70>)
 8005422:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005426:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 800542a:	603b      	str	r3, [r7, #0]

    switch (systick_rcc_source)
 800542c:	683b      	ldr	r3, [r7, #0]
 800542e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005432:	d011      	beq.n	8005458 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
 8005434:	683b      	ldr	r3, [r7, #0]
 8005436:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800543a:	d810      	bhi.n	800545e <HAL_SYSTICK_GetCLKSourceConfig+0x56>
 800543c:	683b      	ldr	r3, [r7, #0]
 800543e:	2b00      	cmp	r3, #0
 8005440:	d004      	beq.n	800544c <HAL_SYSTICK_GetCLKSourceConfig+0x44>
 8005442:	683b      	ldr	r3, [r7, #0]
 8005444:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005448:	d003      	beq.n	8005452 <HAL_SYSTICK_GetCLKSourceConfig+0x4a>
 800544a:	e008      	b.n	800545e <HAL_SYSTICK_GetCLKSourceConfig+0x56>
    {
      case (0x00000000U):
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 800544c:	2300      	movs	r3, #0
 800544e:	607b      	str	r3, [r7, #4]
        break;
 8005450:	e008      	b.n	8005464 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      case (RCC_CCIPR1_SYSTICKSEL_0):
        systick_source = SYSTICK_CLKSOURCE_LSI;
 8005452:	2301      	movs	r3, #1
 8005454:	607b      	str	r3, [r7, #4]
        break;
 8005456:	e005      	b.n	8005464 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      case (RCC_CCIPR1_SYSTICKSEL_1):
        systick_source = SYSTICK_CLKSOURCE_LSE;
 8005458:	2302      	movs	r3, #2
 800545a:	607b      	str	r3, [r7, #4]
        break;
 800545c:	e002      	b.n	8005464 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      default:
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 800545e:	2300      	movs	r3, #0
 8005460:	607b      	str	r3, [r7, #4]
        break;
 8005462:	bf00      	nop
    }
  }
  return systick_source;
 8005464:	687b      	ldr	r3, [r7, #4]
}
 8005466:	4618      	mov	r0, r3
 8005468:	370c      	adds	r7, #12
 800546a:	46bd      	mov	sp, r7
 800546c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005470:	4770      	bx	lr
 8005472:	bf00      	nop
 8005474:	e000e010 	.word	0xe000e010
 8005478:	46020c00 	.word	0x46020c00

0800547c <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 800547c:	b480      	push	{r7}
 800547e:	b089      	sub	sp, #36	@ 0x24
 8005480:	af00      	add	r7, sp, #0
 8005482:	6078      	str	r0, [r7, #4]
 8005484:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t pin_position;
  uint32_t position = 0U;
 8005486:	2300      	movs	r3, #0
 8005488:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));

  /* Save GPIO port address */
  p_gpio = GPIOx;
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	613b      	str	r3, [r7, #16]

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 800548e:	e1c2      	b.n	8005816 <HAL_GPIO_Init+0x39a>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 8005490:	683b      	ldr	r3, [r7, #0]
 8005492:	681a      	ldr	r2, [r3, #0]
 8005494:	2101      	movs	r1, #1
 8005496:	697b      	ldr	r3, [r7, #20]
 8005498:	fa01 f303 	lsl.w	r3, r1, r3
 800549c:	4013      	ands	r3, r2
 800549e:	60fb      	str	r3, [r7, #12]

    /* Save Pin Position */
    pin_position = position;
 80054a0:	697b      	ldr	r3, [r7, #20]
 80054a2:	61bb      	str	r3, [r7, #24]

    if (iocurrent != 0U)
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	f000 81b2 	beq.w	8005810 <HAL_GPIO_Init+0x394>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if (GPIOx == LPGPIO1)
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	4a55      	ldr	r2, [pc, #340]	@ (8005604 <HAL_GPIO_Init+0x188>)
 80054b0:	4293      	cmp	r3, r2
 80054b2:	d15d      	bne.n	8005570 <HAL_GPIO_Init+0xf4>
      {
        /* MODER configuration */
        tmp = GPIOx->MODER;
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	61fb      	str	r3, [r7, #28]
        tmp &= ~(LPGPIO_MODER_MOD0 << position);
 80054ba:	2201      	movs	r2, #1
 80054bc:	697b      	ldr	r3, [r7, #20]
 80054be:	fa02 f303 	lsl.w	r3, r2, r3
 80054c2:	43db      	mvns	r3, r3
 80054c4:	69fa      	ldr	r2, [r7, #28]
 80054c6:	4013      	ands	r3, r2
 80054c8:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE_OUTPUT_PP) << position);
 80054ca:	683b      	ldr	r3, [r7, #0]
 80054cc:	685b      	ldr	r3, [r3, #4]
 80054ce:	f003 0201 	and.w	r2, r3, #1
 80054d2:	697b      	ldr	r3, [r7, #20]
 80054d4:	fa02 f303 	lsl.w	r3, r2, r3
 80054d8:	69fa      	ldr	r2, [r7, #28]
 80054da:	4313      	orrs	r3, r2
 80054dc:	61fb      	str	r3, [r7, #28]
        GPIOx->MODER = tmp;
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	69fa      	ldr	r2, [r7, #28]
 80054e2:	601a      	str	r2, [r3, #0]

        /* Save GPIO Port and pin index */
        p_gpio = LPGPIO_Map[position].GPIO_PORT;
 80054e4:	4a48      	ldr	r2, [pc, #288]	@ (8005608 <HAL_GPIO_Init+0x18c>)
 80054e6:	697b      	ldr	r3, [r7, #20]
 80054e8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80054ec:	613b      	str	r3, [r7, #16]
        pin_position = LPGPIO_Map[position].Pin_Pos;
 80054ee:	4a46      	ldr	r2, [pc, #280]	@ (8005608 <HAL_GPIO_Init+0x18c>)
 80054f0:	697b      	ldr	r3, [r7, #20]
 80054f2:	00db      	lsls	r3, r3, #3
 80054f4:	4413      	add	r3, r2
 80054f6:	685b      	ldr	r3, [r3, #4]
 80054f8:	61bb      	str	r3, [r7, #24]

        /* Configure Alternate function mapped with the current IO */
        tmp = p_gpio->AFR[(pin_position) >> 3U];
 80054fa:	69bb      	ldr	r3, [r7, #24]
 80054fc:	08da      	lsrs	r2, r3, #3
 80054fe:	693b      	ldr	r3, [r7, #16]
 8005500:	3208      	adds	r2, #8
 8005502:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005506:	61fb      	str	r3, [r7, #28]
        tmp &= ~(0x0FUL << (((pin_position) & 0x07U) * 4U));
 8005508:	69bb      	ldr	r3, [r7, #24]
 800550a:	f003 0307 	and.w	r3, r3, #7
 800550e:	009b      	lsls	r3, r3, #2
 8005510:	220f      	movs	r2, #15
 8005512:	fa02 f303 	lsl.w	r3, r2, r3
 8005516:	43db      	mvns	r3, r3
 8005518:	69fa      	ldr	r2, [r7, #28]
 800551a:	4013      	ands	r3, r2
 800551c:	61fb      	str	r3, [r7, #28]
        tmp |= ((GPIO_AF11_LPGPIO1 & 0x0FUL) << (((pin_position) & 0x07U) * 4U));
 800551e:	69bb      	ldr	r3, [r7, #24]
 8005520:	f003 0307 	and.w	r3, r3, #7
 8005524:	009b      	lsls	r3, r3, #2
 8005526:	220b      	movs	r2, #11
 8005528:	fa02 f303 	lsl.w	r3, r2, r3
 800552c:	69fa      	ldr	r2, [r7, #28]
 800552e:	4313      	orrs	r3, r2
 8005530:	61fb      	str	r3, [r7, #28]
        p_gpio->AFR[(pin_position) >> 3U] = tmp;
 8005532:	69bb      	ldr	r3, [r7, #24]
 8005534:	08da      	lsrs	r2, r3, #3
 8005536:	693b      	ldr	r3, [r7, #16]
 8005538:	3208      	adds	r2, #8
 800553a:	69f9      	ldr	r1, [r7, #28]
 800553c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        /* Configure IO Direction mode (Alternate) */
        tmp = p_gpio->MODER;
 8005540:	693b      	ldr	r3, [r7, #16]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 8005546:	69bb      	ldr	r3, [r7, #24]
 8005548:	005b      	lsls	r3, r3, #1
 800554a:	2203      	movs	r2, #3
 800554c:	fa02 f303 	lsl.w	r3, r2, r3
 8005550:	43db      	mvns	r3, r3
 8005552:	69fa      	ldr	r2, [r7, #28]
 8005554:	4013      	ands	r3, r2
 8005556:	61fb      	str	r3, [r7, #28]
        tmp |= ((GPIO_MODE_AF_PP & 0x0FUL) << (pin_position * GPIO_MODER_MODE1_Pos));
 8005558:	69bb      	ldr	r3, [r7, #24]
 800555a:	005b      	lsls	r3, r3, #1
 800555c:	2202      	movs	r2, #2
 800555e:	fa02 f303 	lsl.w	r3, r2, r3
 8005562:	69fa      	ldr	r2, [r7, #28]
 8005564:	4313      	orrs	r3, r2
 8005566:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 8005568:	693b      	ldr	r3, [r7, #16]
 800556a:	69fa      	ldr	r2, [r7, #28]
 800556c:	601a      	str	r2, [r3, #0]
 800556e:	e067      	b.n	8005640 <HAL_GPIO_Init+0x1c4>
      }
      else if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005570:	683b      	ldr	r3, [r7, #0]
 8005572:	685b      	ldr	r3, [r3, #4]
 8005574:	2b02      	cmp	r3, #2
 8005576:	d003      	beq.n	8005580 <HAL_GPIO_Init+0x104>
 8005578:	683b      	ldr	r3, [r7, #0]
 800557a:	685b      	ldr	r3, [r3, #4]
 800557c:	2b12      	cmp	r3, #18
 800557e:	d145      	bne.n	800560c <HAL_GPIO_Init+0x190>
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 8005580:	697b      	ldr	r3, [r7, #20]
 8005582:	08da      	lsrs	r2, r3, #3
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	3208      	adds	r2, #8
 8005588:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800558c:	61fb      	str	r3, [r7, #28]
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 800558e:	697b      	ldr	r3, [r7, #20]
 8005590:	f003 0307 	and.w	r3, r3, #7
 8005594:	009b      	lsls	r3, r3, #2
 8005596:	220f      	movs	r2, #15
 8005598:	fa02 f303 	lsl.w	r3, r2, r3
 800559c:	43db      	mvns	r3, r3
 800559e:	69fa      	ldr	r2, [r7, #28]
 80055a0:	4013      	ands	r3, r2
 80055a2:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 80055a4:	683b      	ldr	r3, [r7, #0]
 80055a6:	691b      	ldr	r3, [r3, #16]
 80055a8:	f003 020f 	and.w	r2, r3, #15
 80055ac:	697b      	ldr	r3, [r7, #20]
 80055ae:	f003 0307 	and.w	r3, r3, #7
 80055b2:	009b      	lsls	r3, r3, #2
 80055b4:	fa02 f303 	lsl.w	r3, r2, r3
 80055b8:	69fa      	ldr	r2, [r7, #28]
 80055ba:	4313      	orrs	r3, r2
 80055bc:	61fb      	str	r3, [r7, #28]
        GPIOx->AFR[position >> 3U] = tmp;
 80055be:	697b      	ldr	r3, [r7, #20]
 80055c0:	08da      	lsrs	r2, r3, #3
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	3208      	adds	r2, #8
 80055c6:	69f9      	ldr	r1, [r7, #28]
 80055c8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        /* Configure IO Direction mode (Alternate) */
        tmp = p_gpio->MODER;
 80055cc:	693b      	ldr	r3, [r7, #16]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 80055d2:	69bb      	ldr	r3, [r7, #24]
 80055d4:	005b      	lsls	r3, r3, #1
 80055d6:	2203      	movs	r2, #3
 80055d8:	fa02 f303 	lsl.w	r3, r2, r3
 80055dc:	43db      	mvns	r3, r3
 80055de:	69fa      	ldr	r2, [r7, #28]
 80055e0:	4013      	ands	r3, r2
 80055e2:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * GPIO_MODER_MODE1_Pos));
 80055e4:	683b      	ldr	r3, [r7, #0]
 80055e6:	685b      	ldr	r3, [r3, #4]
 80055e8:	f003 0203 	and.w	r2, r3, #3
 80055ec:	69bb      	ldr	r3, [r7, #24]
 80055ee:	005b      	lsls	r3, r3, #1
 80055f0:	fa02 f303 	lsl.w	r3, r2, r3
 80055f4:	69fa      	ldr	r2, [r7, #28]
 80055f6:	4313      	orrs	r3, r2
 80055f8:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 80055fa:	693b      	ldr	r3, [r7, #16]
 80055fc:	69fa      	ldr	r2, [r7, #28]
 80055fe:	601a      	str	r2, [r3, #0]
 8005600:	e01e      	b.n	8005640 <HAL_GPIO_Init+0x1c4>
 8005602:	bf00      	nop
 8005604:	46020000 	.word	0x46020000
 8005608:	0800ce4c 	.word	0x0800ce4c
      {
        /* Check the parameters */
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));

        /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
        tmp = p_gpio->MODER;
 800560c:	693b      	ldr	r3, [r7, #16]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 8005612:	69bb      	ldr	r3, [r7, #24]
 8005614:	005b      	lsls	r3, r3, #1
 8005616:	2203      	movs	r2, #3
 8005618:	fa02 f303 	lsl.w	r3, r2, r3
 800561c:	43db      	mvns	r3, r3
 800561e:	69fa      	ldr	r2, [r7, #28]
 8005620:	4013      	ands	r3, r2
 8005622:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * GPIO_MODER_MODE1_Pos));
 8005624:	683b      	ldr	r3, [r7, #0]
 8005626:	685b      	ldr	r3, [r3, #4]
 8005628:	f003 0203 	and.w	r2, r3, #3
 800562c:	69bb      	ldr	r3, [r7, #24]
 800562e:	005b      	lsls	r3, r3, #1
 8005630:	fa02 f303 	lsl.w	r3, r2, r3
 8005634:	69fa      	ldr	r2, [r7, #28]
 8005636:	4313      	orrs	r3, r2
 8005638:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 800563a:	693b      	ldr	r3, [r7, #16]
 800563c:	69fa      	ldr	r2, [r7, #28]
 800563e:	601a      	str	r2, [r3, #0]
      }

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8005640:	683b      	ldr	r3, [r7, #0]
 8005642:	685b      	ldr	r3, [r3, #4]
 8005644:	2b01      	cmp	r3, #1
 8005646:	d00b      	beq.n	8005660 <HAL_GPIO_Init+0x1e4>
 8005648:	683b      	ldr	r3, [r7, #0]
 800564a:	685b      	ldr	r3, [r3, #4]
 800564c:	2b02      	cmp	r3, #2
 800564e:	d007      	beq.n	8005660 <HAL_GPIO_Init+0x1e4>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005650:	683b      	ldr	r3, [r7, #0]
 8005652:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8005654:	2b11      	cmp	r3, #17
 8005656:	d003      	beq.n	8005660 <HAL_GPIO_Init+0x1e4>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005658:	683b      	ldr	r3, [r7, #0]
 800565a:	685b      	ldr	r3, [r3, #4]
 800565c:	2b12      	cmp	r3, #18
 800565e:	d130      	bne.n	80056c2 <HAL_GPIO_Init+0x246>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = p_gpio->OSPEEDR;
 8005660:	693b      	ldr	r3, [r7, #16]
 8005662:	689b      	ldr	r3, [r3, #8]
 8005664:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (pin_position * GPIO_OSPEEDR_OSPEED1_Pos));
 8005666:	69bb      	ldr	r3, [r7, #24]
 8005668:	005b      	lsls	r3, r3, #1
 800566a:	2203      	movs	r2, #3
 800566c:	fa02 f303 	lsl.w	r3, r2, r3
 8005670:	43db      	mvns	r3, r3
 8005672:	69fa      	ldr	r2, [r7, #28]
 8005674:	4013      	ands	r3, r2
 8005676:	61fb      	str	r3, [r7, #28]
        tmp |= (pGPIO_Init->Speed << (pin_position * GPIO_OSPEEDR_OSPEED1_Pos));
 8005678:	683b      	ldr	r3, [r7, #0]
 800567a:	68da      	ldr	r2, [r3, #12]
 800567c:	69bb      	ldr	r3, [r7, #24]
 800567e:	005b      	lsls	r3, r3, #1
 8005680:	fa02 f303 	lsl.w	r3, r2, r3
 8005684:	69fa      	ldr	r2, [r7, #28]
 8005686:	4313      	orrs	r3, r2
 8005688:	61fb      	str	r3, [r7, #28]
        p_gpio->OSPEEDR = tmp;
 800568a:	693b      	ldr	r3, [r7, #16]
 800568c:	69fa      	ldr	r2, [r7, #28]
 800568e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = p_gpio->OTYPER;
 8005690:	693b      	ldr	r3, [r7, #16]
 8005692:	685b      	ldr	r3, [r3, #4]
 8005694:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_OTYPER_OT0 << pin_position);
 8005696:	2201      	movs	r2, #1
 8005698:	69bb      	ldr	r3, [r7, #24]
 800569a:	fa02 f303 	lsl.w	r3, r2, r3
 800569e:	43db      	mvns	r3, r3
 80056a0:	69fa      	ldr	r2, [r7, #28]
 80056a2:	4013      	ands	r3, r2
 80056a4:	61fb      	str	r3, [r7, #28]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << pin_position);
 80056a6:	683b      	ldr	r3, [r7, #0]
 80056a8:	685b      	ldr	r3, [r3, #4]
 80056aa:	091b      	lsrs	r3, r3, #4
 80056ac:	f003 0201 	and.w	r2, r3, #1
 80056b0:	69bb      	ldr	r3, [r7, #24]
 80056b2:	fa02 f303 	lsl.w	r3, r2, r3
 80056b6:	69fa      	ldr	r2, [r7, #28]
 80056b8:	4313      	orrs	r3, r2
 80056ba:	61fb      	str	r3, [r7, #28]
        p_gpio->OTYPER = tmp;
 80056bc:	693b      	ldr	r3, [r7, #16]
 80056be:	69fa      	ldr	r2, [r7, #28]
 80056c0:	605a      	str	r2, [r3, #4]
      }

      if ((pGPIO_Init->Mode != GPIO_MODE_ANALOG) || 
 80056c2:	683b      	ldr	r3, [r7, #0]
 80056c4:	685b      	ldr	r3, [r3, #4]
 80056c6:	2b03      	cmp	r3, #3
 80056c8:	d107      	bne.n	80056da <HAL_GPIO_Init+0x25e>
          ((pGPIO_Init->Mode == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 80056ca:	683b      	ldr	r3, [r7, #0]
 80056cc:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode != GPIO_MODE_ANALOG) || 
 80056ce:	2b03      	cmp	r3, #3
 80056d0:	d11b      	bne.n	800570a <HAL_GPIO_Init+0x28e>
          ((pGPIO_Init->Mode == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 80056d2:	683b      	ldr	r3, [r7, #0]
 80056d4:	689b      	ldr	r3, [r3, #8]
 80056d6:	2b01      	cmp	r3, #1
 80056d8:	d017      	beq.n	800570a <HAL_GPIO_Init+0x28e>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = p_gpio->PUPDR;
 80056da:	693b      	ldr	r3, [r7, #16]
 80056dc:	68db      	ldr	r3, [r3, #12]
 80056de:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (pin_position * GPIO_PUPDR_PUPD1_Pos));
 80056e0:	69bb      	ldr	r3, [r7, #24]
 80056e2:	005b      	lsls	r3, r3, #1
 80056e4:	2203      	movs	r2, #3
 80056e6:	fa02 f303 	lsl.w	r3, r2, r3
 80056ea:	43db      	mvns	r3, r3
 80056ec:	69fa      	ldr	r2, [r7, #28]
 80056ee:	4013      	ands	r3, r2
 80056f0:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Pull) << (pin_position * GPIO_PUPDR_PUPD1_Pos));
 80056f2:	683b      	ldr	r3, [r7, #0]
 80056f4:	689a      	ldr	r2, [r3, #8]
 80056f6:	69bb      	ldr	r3, [r7, #24]
 80056f8:	005b      	lsls	r3, r3, #1
 80056fa:	fa02 f303 	lsl.w	r3, r2, r3
 80056fe:	69fa      	ldr	r2, [r7, #28]
 8005700:	4313      	orrs	r3, r2
 8005702:	61fb      	str	r3, [r7, #28]
        p_gpio->PUPDR = tmp;
 8005704:	693b      	ldr	r3, [r7, #16]
 8005706:	69fa      	ldr	r2, [r7, #28]
 8005708:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800570a:	683b      	ldr	r3, [r7, #0]
 800570c:	685b      	ldr	r3, [r3, #4]
 800570e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005712:	2b00      	cmp	r3, #0
 8005714:	d07c      	beq.n	8005810 <HAL_GPIO_Init+0x394>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 8005716:	4a47      	ldr	r2, [pc, #284]	@ (8005834 <HAL_GPIO_Init+0x3b8>)
 8005718:	697b      	ldr	r3, [r7, #20]
 800571a:	089b      	lsrs	r3, r3, #2
 800571c:	3318      	adds	r3, #24
 800571e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005722:	61fb      	str	r3, [r7, #28]
        tmp &= ~((0x0FUL) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03U)));
 8005724:	697b      	ldr	r3, [r7, #20]
 8005726:	f003 0303 	and.w	r3, r3, #3
 800572a:	00db      	lsls	r3, r3, #3
 800572c:	220f      	movs	r2, #15
 800572e:	fa02 f303 	lsl.w	r3, r2, r3
 8005732:	43db      	mvns	r3, r3
 8005734:	69fa      	ldr	r2, [r7, #28]
 8005736:	4013      	ands	r3, r2
 8005738:	61fb      	str	r3, [r7, #28]
        tmp |= (GPIO_GET_INDEX(GPIOx) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03U)));
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	0a9a      	lsrs	r2, r3, #10
 800573e:	4b3e      	ldr	r3, [pc, #248]	@ (8005838 <HAL_GPIO_Init+0x3bc>)
 8005740:	4013      	ands	r3, r2
 8005742:	697a      	ldr	r2, [r7, #20]
 8005744:	f002 0203 	and.w	r2, r2, #3
 8005748:	00d2      	lsls	r2, r2, #3
 800574a:	4093      	lsls	r3, r2
 800574c:	69fa      	ldr	r2, [r7, #28]
 800574e:	4313      	orrs	r3, r2
 8005750:	61fb      	str	r3, [r7, #28]
        EXTI->EXTICR[position >> 2U] = tmp;
 8005752:	4938      	ldr	r1, [pc, #224]	@ (8005834 <HAL_GPIO_Init+0x3b8>)
 8005754:	697b      	ldr	r3, [r7, #20]
 8005756:	089b      	lsrs	r3, r3, #2
 8005758:	3318      	adds	r3, #24
 800575a:	69fa      	ldr	r2, [r7, #28]
 800575c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 8005760:	4b34      	ldr	r3, [pc, #208]	@ (8005834 <HAL_GPIO_Init+0x3b8>)
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	43db      	mvns	r3, r3
 800576a:	69fa      	ldr	r2, [r7, #28]
 800576c:	4013      	ands	r3, r2
 800576e:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8005770:	683b      	ldr	r3, [r7, #0]
 8005772:	685b      	ldr	r3, [r3, #4]
 8005774:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005778:	2b00      	cmp	r3, #0
 800577a:	d003      	beq.n	8005784 <HAL_GPIO_Init+0x308>
        {
          tmp |= iocurrent;
 800577c:	69fa      	ldr	r2, [r7, #28]
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	4313      	orrs	r3, r2
 8005782:	61fb      	str	r3, [r7, #28]
        }
        EXTI->RTSR1 = tmp;
 8005784:	4a2b      	ldr	r2, [pc, #172]	@ (8005834 <HAL_GPIO_Init+0x3b8>)
 8005786:	69fb      	ldr	r3, [r7, #28]
 8005788:	6013      	str	r3, [r2, #0]

        tmp = EXTI->FTSR1;
 800578a:	4b2a      	ldr	r3, [pc, #168]	@ (8005834 <HAL_GPIO_Init+0x3b8>)
 800578c:	685b      	ldr	r3, [r3, #4]
 800578e:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	43db      	mvns	r3, r3
 8005794:	69fa      	ldr	r2, [r7, #28]
 8005796:	4013      	ands	r3, r2
 8005798:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800579a:	683b      	ldr	r3, [r7, #0]
 800579c:	685b      	ldr	r3, [r3, #4]
 800579e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	d003      	beq.n	80057ae <HAL_GPIO_Init+0x332>
        {
          tmp |= iocurrent;
 80057a6:	69fa      	ldr	r2, [r7, #28]
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	4313      	orrs	r3, r2
 80057ac:	61fb      	str	r3, [r7, #28]
        }
        EXTI->FTSR1 = tmp;
 80057ae:	4a21      	ldr	r2, [pc, #132]	@ (8005834 <HAL_GPIO_Init+0x3b8>)
 80057b0:	69fb      	ldr	r3, [r7, #28]
 80057b2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
 80057b4:	4b1f      	ldr	r3, [pc, #124]	@ (8005834 <HAL_GPIO_Init+0x3b8>)
 80057b6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80057ba:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	43db      	mvns	r3, r3
 80057c0:	69fa      	ldr	r2, [r7, #28]
 80057c2:	4013      	ands	r3, r2
 80057c4:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80057c6:	683b      	ldr	r3, [r7, #0]
 80057c8:	685b      	ldr	r3, [r3, #4]
 80057ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d003      	beq.n	80057da <HAL_GPIO_Init+0x35e>
        {
          tmp |= iocurrent;
 80057d2:	69fa      	ldr	r2, [r7, #28]
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	4313      	orrs	r3, r2
 80057d8:	61fb      	str	r3, [r7, #28]
        }
        EXTI->EMR1 = tmp;
 80057da:	4a16      	ldr	r2, [pc, #88]	@ (8005834 <HAL_GPIO_Init+0x3b8>)
 80057dc:	69fb      	ldr	r3, [r7, #28]
 80057de:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        tmp = EXTI->IMR1;
 80057e2:	4b14      	ldr	r3, [pc, #80]	@ (8005834 <HAL_GPIO_Init+0x3b8>)
 80057e4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80057e8:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	43db      	mvns	r3, r3
 80057ee:	69fa      	ldr	r2, [r7, #28]
 80057f0:	4013      	ands	r3, r2
 80057f2:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80057f4:	683b      	ldr	r3, [r7, #0]
 80057f6:	685b      	ldr	r3, [r3, #4]
 80057f8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80057fc:	2b00      	cmp	r3, #0
 80057fe:	d003      	beq.n	8005808 <HAL_GPIO_Init+0x38c>
        {
          tmp |= iocurrent;
 8005800:	69fa      	ldr	r2, [r7, #28]
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	4313      	orrs	r3, r2
 8005806:	61fb      	str	r3, [r7, #28]
        }
        EXTI->IMR1 = tmp;
 8005808:	4a0a      	ldr	r2, [pc, #40]	@ (8005834 <HAL_GPIO_Init+0x3b8>)
 800580a:	69fb      	ldr	r3, [r7, #28]
 800580c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }
    position++;
 8005810:	697b      	ldr	r3, [r7, #20]
 8005812:	3301      	adds	r3, #1
 8005814:	617b      	str	r3, [r7, #20]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8005816:	683b      	ldr	r3, [r7, #0]
 8005818:	681a      	ldr	r2, [r3, #0]
 800581a:	697b      	ldr	r3, [r7, #20]
 800581c:	fa22 f303 	lsr.w	r3, r2, r3
 8005820:	2b00      	cmp	r3, #0
 8005822:	f47f ae35 	bne.w	8005490 <HAL_GPIO_Init+0x14>
  }
}
 8005826:	bf00      	nop
 8005828:	bf00      	nop
 800582a:	3724      	adds	r7, #36	@ 0x24
 800582c:	46bd      	mov	sp, r7
 800582e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005832:	4770      	bx	lr
 8005834:	46022000 	.word	0x46022000
 8005838:	002f7f7f 	.word	0x002f7f7f

0800583c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(const GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800583c:	b480      	push	{r7}
 800583e:	b085      	sub	sp, #20
 8005840:	af00      	add	r7, sp, #0
 8005842:	6078      	str	r0, [r7, #4]
 8005844:	460b      	mov	r3, r1
 8005846:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0U)
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	691a      	ldr	r2, [r3, #16]
 800584c:	887b      	ldrh	r3, [r7, #2]
 800584e:	4013      	ands	r3, r2
 8005850:	2b00      	cmp	r3, #0
 8005852:	d002      	beq.n	800585a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005854:	2301      	movs	r3, #1
 8005856:	73fb      	strb	r3, [r7, #15]
 8005858:	e001      	b.n	800585e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800585a:	2300      	movs	r3, #0
 800585c:	73fb      	strb	r3, [r7, #15]
  }

  return bitstatus;
 800585e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005860:	4618      	mov	r0, r3
 8005862:	3714      	adds	r7, #20
 8005864:	46bd      	mov	sp, r7
 8005866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800586a:	4770      	bx	lr

0800586c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800586c:	b480      	push	{r7}
 800586e:	b083      	sub	sp, #12
 8005870:	af00      	add	r7, sp, #0
 8005872:	6078      	str	r0, [r7, #4]
 8005874:	460b      	mov	r3, r1
 8005876:	807b      	strh	r3, [r7, #2]
 8005878:	4613      	mov	r3, r2
 800587a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800587c:	787b      	ldrb	r3, [r7, #1]
 800587e:	2b00      	cmp	r3, #0
 8005880:	d003      	beq.n	800588a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8005882:	887a      	ldrh	r2, [r7, #2]
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR  = (uint32_t)GPIO_Pin;
  }
}
 8005888:	e002      	b.n	8005890 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR  = (uint32_t)GPIO_Pin;
 800588a:	887a      	ldrh	r2, [r7, #2]
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8005890:	bf00      	nop
 8005892:	370c      	adds	r7, #12
 8005894:	46bd      	mov	sp, r7
 8005896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800589a:	4770      	bx	lr

0800589c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800589c:	b580      	push	{r7, lr}
 800589e:	b082      	sub	sp, #8
 80058a0:	af00      	add	r7, sp, #0
 80058a2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	2b00      	cmp	r3, #0
 80058a8:	d101      	bne.n	80058ae <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80058aa:	2301      	movs	r3, #1
 80058ac:	e08d      	b.n	80059ca <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80058b4:	b2db      	uxtb	r3, r3
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d106      	bne.n	80058c8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	2200      	movs	r2, #0
 80058be:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80058c2:	6878      	ldr	r0, [r7, #4]
 80058c4:	f7ff f8ae 	bl	8004a24 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	2224      	movs	r2, #36	@ 0x24
 80058cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	681a      	ldr	r2, [r3, #0]
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	f022 0201 	bic.w	r2, r2, #1
 80058de:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	685a      	ldr	r2, [r3, #4]
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80058ec:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	689a      	ldr	r2, [r3, #8]
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80058fc:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	68db      	ldr	r3, [r3, #12]
 8005902:	2b01      	cmp	r3, #1
 8005904:	d107      	bne.n	8005916 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	689a      	ldr	r2, [r3, #8]
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005912:	609a      	str	r2, [r3, #8]
 8005914:	e006      	b.n	8005924 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	689a      	ldr	r2, [r3, #8]
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8005922:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	68db      	ldr	r3, [r3, #12]
 8005928:	2b02      	cmp	r3, #2
 800592a:	d108      	bne.n	800593e <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	685a      	ldr	r2, [r3, #4]
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800593a:	605a      	str	r2, [r3, #4]
 800593c:	e007      	b.n	800594e <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	685a      	ldr	r2, [r3, #4]
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800594c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	685b      	ldr	r3, [r3, #4]
 8005954:	687a      	ldr	r2, [r7, #4]
 8005956:	6812      	ldr	r2, [r2, #0]
 8005958:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800595c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005960:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	68da      	ldr	r2, [r3, #12]
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005970:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	691a      	ldr	r2, [r3, #16]
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	695b      	ldr	r3, [r3, #20]
 800597a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	699b      	ldr	r3, [r3, #24]
 8005982:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	430a      	orrs	r2, r1
 800598a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	69d9      	ldr	r1, [r3, #28]
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	6a1a      	ldr	r2, [r3, #32]
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	430a      	orrs	r2, r1
 800599a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	681a      	ldr	r2, [r3, #0]
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	f042 0201 	orr.w	r2, r2, #1
 80059aa:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	2200      	movs	r2, #0
 80059b0:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	2220      	movs	r2, #32
 80059b6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	2200      	movs	r2, #0
 80059be:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	2200      	movs	r2, #0
 80059c4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80059c8:	2300      	movs	r3, #0
}
 80059ca:	4618      	mov	r0, r3
 80059cc:	3708      	adds	r7, #8
 80059ce:	46bd      	mov	sp, r7
 80059d0:	bd80      	pop	{r7, pc}
	...

080059d4 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80059d4:	b580      	push	{r7, lr}
 80059d6:	b088      	sub	sp, #32
 80059d8:	af02      	add	r7, sp, #8
 80059da:	60f8      	str	r0, [r7, #12]
 80059dc:	4608      	mov	r0, r1
 80059de:	4611      	mov	r1, r2
 80059e0:	461a      	mov	r2, r3
 80059e2:	4603      	mov	r3, r0
 80059e4:	817b      	strh	r3, [r7, #10]
 80059e6:	460b      	mov	r3, r1
 80059e8:	813b      	strh	r3, [r7, #8]
 80059ea:	4613      	mov	r3, r2
 80059ec:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80059f4:	b2db      	uxtb	r3, r3
 80059f6:	2b20      	cmp	r3, #32
 80059f8:	f040 80f9 	bne.w	8005bee <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 80059fc:	6a3b      	ldr	r3, [r7, #32]
 80059fe:	2b00      	cmp	r3, #0
 8005a00:	d002      	beq.n	8005a08 <HAL_I2C_Mem_Write+0x34>
 8005a02:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8005a04:	2b00      	cmp	r3, #0
 8005a06:	d105      	bne.n	8005a14 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005a0e:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8005a10:	2301      	movs	r3, #1
 8005a12:	e0ed      	b.n	8005bf0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005a1a:	2b01      	cmp	r3, #1
 8005a1c:	d101      	bne.n	8005a22 <HAL_I2C_Mem_Write+0x4e>
 8005a1e:	2302      	movs	r3, #2
 8005a20:	e0e6      	b.n	8005bf0 <HAL_I2C_Mem_Write+0x21c>
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	2201      	movs	r2, #1
 8005a26:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8005a2a:	f7ff fb3b 	bl	80050a4 <HAL_GetTick>
 8005a2e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005a30:	697b      	ldr	r3, [r7, #20]
 8005a32:	9300      	str	r3, [sp, #0]
 8005a34:	2319      	movs	r3, #25
 8005a36:	2201      	movs	r2, #1
 8005a38:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8005a3c:	68f8      	ldr	r0, [r7, #12]
 8005a3e:	f000 fbc9 	bl	80061d4 <I2C_WaitOnFlagUntilTimeout>
 8005a42:	4603      	mov	r3, r0
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	d001      	beq.n	8005a4c <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8005a48:	2301      	movs	r3, #1
 8005a4a:	e0d1      	b.n	8005bf0 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	2221      	movs	r2, #33	@ 0x21
 8005a50:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	2240      	movs	r2, #64	@ 0x40
 8005a58:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	2200      	movs	r2, #0
 8005a60:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	6a3a      	ldr	r2, [r7, #32]
 8005a66:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8005a6c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	2200      	movs	r2, #0
 8005a72:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005a74:	88f8      	ldrh	r0, [r7, #6]
 8005a76:	893a      	ldrh	r2, [r7, #8]
 8005a78:	8979      	ldrh	r1, [r7, #10]
 8005a7a:	697b      	ldr	r3, [r7, #20]
 8005a7c:	9301      	str	r3, [sp, #4]
 8005a7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a80:	9300      	str	r3, [sp, #0]
 8005a82:	4603      	mov	r3, r0
 8005a84:	68f8      	ldr	r0, [r7, #12]
 8005a86:	f000 fad9 	bl	800603c <I2C_RequestMemoryWrite>
 8005a8a:	4603      	mov	r3, r0
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	d005      	beq.n	8005a9c <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	2200      	movs	r2, #0
 8005a94:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8005a98:	2301      	movs	r3, #1
 8005a9a:	e0a9      	b.n	8005bf0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005aa0:	b29b      	uxth	r3, r3
 8005aa2:	2bff      	cmp	r3, #255	@ 0xff
 8005aa4:	d90e      	bls.n	8005ac4 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	22ff      	movs	r2, #255	@ 0xff
 8005aaa:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005ab0:	b2da      	uxtb	r2, r3
 8005ab2:	8979      	ldrh	r1, [r7, #10]
 8005ab4:	2300      	movs	r3, #0
 8005ab6:	9300      	str	r3, [sp, #0]
 8005ab8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005abc:	68f8      	ldr	r0, [r7, #12]
 8005abe:	f000 fd4d 	bl	800655c <I2C_TransferConfig>
 8005ac2:	e00f      	b.n	8005ae4 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005ac8:	b29a      	uxth	r2, r3
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005ad2:	b2da      	uxtb	r2, r3
 8005ad4:	8979      	ldrh	r1, [r7, #10]
 8005ad6:	2300      	movs	r3, #0
 8005ad8:	9300      	str	r3, [sp, #0]
 8005ada:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005ade:	68f8      	ldr	r0, [r7, #12]
 8005ae0:	f000 fd3c 	bl	800655c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005ae4:	697a      	ldr	r2, [r7, #20]
 8005ae6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005ae8:	68f8      	ldr	r0, [r7, #12]
 8005aea:	f000 fbcc 	bl	8006286 <I2C_WaitOnTXISFlagUntilTimeout>
 8005aee:	4603      	mov	r3, r0
 8005af0:	2b00      	cmp	r3, #0
 8005af2:	d001      	beq.n	8005af8 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8005af4:	2301      	movs	r3, #1
 8005af6:	e07b      	b.n	8005bf0 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005afc:	781a      	ldrb	r2, [r3, #0]
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b08:	1c5a      	adds	r2, r3, #1
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005b12:	b29b      	uxth	r3, r3
 8005b14:	3b01      	subs	r3, #1
 8005b16:	b29a      	uxth	r2, r3
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005b20:	3b01      	subs	r3, #1
 8005b22:	b29a      	uxth	r2, r3
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005b2c:	b29b      	uxth	r3, r3
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	d034      	beq.n	8005b9c <HAL_I2C_Mem_Write+0x1c8>
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005b36:	2b00      	cmp	r3, #0
 8005b38:	d130      	bne.n	8005b9c <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8005b3a:	697b      	ldr	r3, [r7, #20]
 8005b3c:	9300      	str	r3, [sp, #0]
 8005b3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b40:	2200      	movs	r2, #0
 8005b42:	2180      	movs	r1, #128	@ 0x80
 8005b44:	68f8      	ldr	r0, [r7, #12]
 8005b46:	f000 fb45 	bl	80061d4 <I2C_WaitOnFlagUntilTimeout>
 8005b4a:	4603      	mov	r3, r0
 8005b4c:	2b00      	cmp	r3, #0
 8005b4e:	d001      	beq.n	8005b54 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8005b50:	2301      	movs	r3, #1
 8005b52:	e04d      	b.n	8005bf0 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005b58:	b29b      	uxth	r3, r3
 8005b5a:	2bff      	cmp	r3, #255	@ 0xff
 8005b5c:	d90e      	bls.n	8005b7c <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	22ff      	movs	r2, #255	@ 0xff
 8005b62:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005b68:	b2da      	uxtb	r2, r3
 8005b6a:	8979      	ldrh	r1, [r7, #10]
 8005b6c:	2300      	movs	r3, #0
 8005b6e:	9300      	str	r3, [sp, #0]
 8005b70:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005b74:	68f8      	ldr	r0, [r7, #12]
 8005b76:	f000 fcf1 	bl	800655c <I2C_TransferConfig>
 8005b7a:	e00f      	b.n	8005b9c <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005b80:	b29a      	uxth	r2, r3
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005b8a:	b2da      	uxtb	r2, r3
 8005b8c:	8979      	ldrh	r1, [r7, #10]
 8005b8e:	2300      	movs	r3, #0
 8005b90:	9300      	str	r3, [sp, #0]
 8005b92:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005b96:	68f8      	ldr	r0, [r7, #12]
 8005b98:	f000 fce0 	bl	800655c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005ba0:	b29b      	uxth	r3, r3
 8005ba2:	2b00      	cmp	r3, #0
 8005ba4:	d19e      	bne.n	8005ae4 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005ba6:	697a      	ldr	r2, [r7, #20]
 8005ba8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005baa:	68f8      	ldr	r0, [r7, #12]
 8005bac:	f000 fbb2 	bl	8006314 <I2C_WaitOnSTOPFlagUntilTimeout>
 8005bb0:	4603      	mov	r3, r0
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d001      	beq.n	8005bba <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8005bb6:	2301      	movs	r3, #1
 8005bb8:	e01a      	b.n	8005bf0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	2220      	movs	r2, #32
 8005bc0:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	6859      	ldr	r1, [r3, #4]
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	681a      	ldr	r2, [r3, #0]
 8005bcc:	4b0a      	ldr	r3, [pc, #40]	@ (8005bf8 <HAL_I2C_Mem_Write+0x224>)
 8005bce:	400b      	ands	r3, r1
 8005bd0:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	2220      	movs	r2, #32
 8005bd6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8005bda:	68fb      	ldr	r3, [r7, #12]
 8005bdc:	2200      	movs	r2, #0
 8005bde:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005be2:	68fb      	ldr	r3, [r7, #12]
 8005be4:	2200      	movs	r2, #0
 8005be6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005bea:	2300      	movs	r3, #0
 8005bec:	e000      	b.n	8005bf0 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8005bee:	2302      	movs	r3, #2
  }
}
 8005bf0:	4618      	mov	r0, r3
 8005bf2:	3718      	adds	r7, #24
 8005bf4:	46bd      	mov	sp, r7
 8005bf6:	bd80      	pop	{r7, pc}
 8005bf8:	fe00e800 	.word	0xfe00e800

08005bfc <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005bfc:	b580      	push	{r7, lr}
 8005bfe:	b088      	sub	sp, #32
 8005c00:	af02      	add	r7, sp, #8
 8005c02:	60f8      	str	r0, [r7, #12]
 8005c04:	4608      	mov	r0, r1
 8005c06:	4611      	mov	r1, r2
 8005c08:	461a      	mov	r2, r3
 8005c0a:	4603      	mov	r3, r0
 8005c0c:	817b      	strh	r3, [r7, #10]
 8005c0e:	460b      	mov	r3, r1
 8005c10:	813b      	strh	r3, [r7, #8]
 8005c12:	4613      	mov	r3, r2
 8005c14:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005c1c:	b2db      	uxtb	r3, r3
 8005c1e:	2b20      	cmp	r3, #32
 8005c20:	f040 80fd 	bne.w	8005e1e <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8005c24:	6a3b      	ldr	r3, [r7, #32]
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	d002      	beq.n	8005c30 <HAL_I2C_Mem_Read+0x34>
 8005c2a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8005c2c:	2b00      	cmp	r3, #0
 8005c2e:	d105      	bne.n	8005c3c <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005c36:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8005c38:	2301      	movs	r3, #1
 8005c3a:	e0f1      	b.n	8005e20 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005c42:	2b01      	cmp	r3, #1
 8005c44:	d101      	bne.n	8005c4a <HAL_I2C_Mem_Read+0x4e>
 8005c46:	2302      	movs	r3, #2
 8005c48:	e0ea      	b.n	8005e20 <HAL_I2C_Mem_Read+0x224>
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	2201      	movs	r2, #1
 8005c4e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8005c52:	f7ff fa27 	bl	80050a4 <HAL_GetTick>
 8005c56:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005c58:	697b      	ldr	r3, [r7, #20]
 8005c5a:	9300      	str	r3, [sp, #0]
 8005c5c:	2319      	movs	r3, #25
 8005c5e:	2201      	movs	r2, #1
 8005c60:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8005c64:	68f8      	ldr	r0, [r7, #12]
 8005c66:	f000 fab5 	bl	80061d4 <I2C_WaitOnFlagUntilTimeout>
 8005c6a:	4603      	mov	r3, r0
 8005c6c:	2b00      	cmp	r3, #0
 8005c6e:	d001      	beq.n	8005c74 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8005c70:	2301      	movs	r3, #1
 8005c72:	e0d5      	b.n	8005e20 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	2222      	movs	r2, #34	@ 0x22
 8005c78:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	2240      	movs	r2, #64	@ 0x40
 8005c80:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005c84:	68fb      	ldr	r3, [r7, #12]
 8005c86:	2200      	movs	r2, #0
 8005c88:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	6a3a      	ldr	r2, [r7, #32]
 8005c8e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8005c94:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	2200      	movs	r2, #0
 8005c9a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005c9c:	88f8      	ldrh	r0, [r7, #6]
 8005c9e:	893a      	ldrh	r2, [r7, #8]
 8005ca0:	8979      	ldrh	r1, [r7, #10]
 8005ca2:	697b      	ldr	r3, [r7, #20]
 8005ca4:	9301      	str	r3, [sp, #4]
 8005ca6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ca8:	9300      	str	r3, [sp, #0]
 8005caa:	4603      	mov	r3, r0
 8005cac:	68f8      	ldr	r0, [r7, #12]
 8005cae:	f000 fa19 	bl	80060e4 <I2C_RequestMemoryRead>
 8005cb2:	4603      	mov	r3, r0
 8005cb4:	2b00      	cmp	r3, #0
 8005cb6:	d005      	beq.n	8005cc4 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	2200      	movs	r2, #0
 8005cbc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8005cc0:	2301      	movs	r3, #1
 8005cc2:	e0ad      	b.n	8005e20 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005cc8:	b29b      	uxth	r3, r3
 8005cca:	2bff      	cmp	r3, #255	@ 0xff
 8005ccc:	d90e      	bls.n	8005cec <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	22ff      	movs	r2, #255	@ 0xff
 8005cd2:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005cd8:	b2da      	uxtb	r2, r3
 8005cda:	8979      	ldrh	r1, [r7, #10]
 8005cdc:	4b52      	ldr	r3, [pc, #328]	@ (8005e28 <HAL_I2C_Mem_Read+0x22c>)
 8005cde:	9300      	str	r3, [sp, #0]
 8005ce0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005ce4:	68f8      	ldr	r0, [r7, #12]
 8005ce6:	f000 fc39 	bl	800655c <I2C_TransferConfig>
 8005cea:	e00f      	b.n	8005d0c <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005cf0:	b29a      	uxth	r2, r3
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005cfa:	b2da      	uxtb	r2, r3
 8005cfc:	8979      	ldrh	r1, [r7, #10]
 8005cfe:	4b4a      	ldr	r3, [pc, #296]	@ (8005e28 <HAL_I2C_Mem_Read+0x22c>)
 8005d00:	9300      	str	r3, [sp, #0]
 8005d02:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005d06:	68f8      	ldr	r0, [r7, #12]
 8005d08:	f000 fc28 	bl	800655c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8005d0c:	697b      	ldr	r3, [r7, #20]
 8005d0e:	9300      	str	r3, [sp, #0]
 8005d10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d12:	2200      	movs	r2, #0
 8005d14:	2104      	movs	r1, #4
 8005d16:	68f8      	ldr	r0, [r7, #12]
 8005d18:	f000 fa5c 	bl	80061d4 <I2C_WaitOnFlagUntilTimeout>
 8005d1c:	4603      	mov	r3, r0
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d001      	beq.n	8005d26 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8005d22:	2301      	movs	r3, #1
 8005d24:	e07c      	b.n	8005e20 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8005d26:	68fb      	ldr	r3, [r7, #12]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d30:	b2d2      	uxtb	r2, r2
 8005d32:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d38:	1c5a      	adds	r2, r3, #1
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005d42:	3b01      	subs	r3, #1
 8005d44:	b29a      	uxth	r2, r3
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005d4e:	b29b      	uxth	r3, r3
 8005d50:	3b01      	subs	r3, #1
 8005d52:	b29a      	uxth	r2, r3
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005d5c:	b29b      	uxth	r3, r3
 8005d5e:	2b00      	cmp	r3, #0
 8005d60:	d034      	beq.n	8005dcc <HAL_I2C_Mem_Read+0x1d0>
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005d66:	2b00      	cmp	r3, #0
 8005d68:	d130      	bne.n	8005dcc <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8005d6a:	697b      	ldr	r3, [r7, #20]
 8005d6c:	9300      	str	r3, [sp, #0]
 8005d6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d70:	2200      	movs	r2, #0
 8005d72:	2180      	movs	r1, #128	@ 0x80
 8005d74:	68f8      	ldr	r0, [r7, #12]
 8005d76:	f000 fa2d 	bl	80061d4 <I2C_WaitOnFlagUntilTimeout>
 8005d7a:	4603      	mov	r3, r0
 8005d7c:	2b00      	cmp	r3, #0
 8005d7e:	d001      	beq.n	8005d84 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8005d80:	2301      	movs	r3, #1
 8005d82:	e04d      	b.n	8005e20 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005d88:	b29b      	uxth	r3, r3
 8005d8a:	2bff      	cmp	r3, #255	@ 0xff
 8005d8c:	d90e      	bls.n	8005dac <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8005d8e:	68fb      	ldr	r3, [r7, #12]
 8005d90:	22ff      	movs	r2, #255	@ 0xff
 8005d92:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005d98:	b2da      	uxtb	r2, r3
 8005d9a:	8979      	ldrh	r1, [r7, #10]
 8005d9c:	2300      	movs	r3, #0
 8005d9e:	9300      	str	r3, [sp, #0]
 8005da0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005da4:	68f8      	ldr	r0, [r7, #12]
 8005da6:	f000 fbd9 	bl	800655c <I2C_TransferConfig>
 8005daa:	e00f      	b.n	8005dcc <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005db0:	b29a      	uxth	r2, r3
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005dba:	b2da      	uxtb	r2, r3
 8005dbc:	8979      	ldrh	r1, [r7, #10]
 8005dbe:	2300      	movs	r3, #0
 8005dc0:	9300      	str	r3, [sp, #0]
 8005dc2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005dc6:	68f8      	ldr	r0, [r7, #12]
 8005dc8:	f000 fbc8 	bl	800655c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8005dcc:	68fb      	ldr	r3, [r7, #12]
 8005dce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005dd0:	b29b      	uxth	r3, r3
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	d19a      	bne.n	8005d0c <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005dd6:	697a      	ldr	r2, [r7, #20]
 8005dd8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005dda:	68f8      	ldr	r0, [r7, #12]
 8005ddc:	f000 fa9a 	bl	8006314 <I2C_WaitOnSTOPFlagUntilTimeout>
 8005de0:	4603      	mov	r3, r0
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d001      	beq.n	8005dea <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8005de6:	2301      	movs	r3, #1
 8005de8:	e01a      	b.n	8005e20 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	2220      	movs	r2, #32
 8005df0:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	6859      	ldr	r1, [r3, #4]
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	681a      	ldr	r2, [r3, #0]
 8005dfc:	4b0b      	ldr	r3, [pc, #44]	@ (8005e2c <HAL_I2C_Mem_Read+0x230>)
 8005dfe:	400b      	ands	r3, r1
 8005e00:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8005e02:	68fb      	ldr	r3, [r7, #12]
 8005e04:	2220      	movs	r2, #32
 8005e06:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	2200      	movs	r2, #0
 8005e0e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005e12:	68fb      	ldr	r3, [r7, #12]
 8005e14:	2200      	movs	r2, #0
 8005e16:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005e1a:	2300      	movs	r3, #0
 8005e1c:	e000      	b.n	8005e20 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8005e1e:	2302      	movs	r3, #2
  }
}
 8005e20:	4618      	mov	r0, r3
 8005e22:	3718      	adds	r7, #24
 8005e24:	46bd      	mov	sp, r7
 8005e26:	bd80      	pop	{r7, pc}
 8005e28:	80002400 	.word	0x80002400
 8005e2c:	fe00e800 	.word	0xfe00e800

08005e30 <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 8005e30:	b580      	push	{r7, lr}
 8005e32:	b08a      	sub	sp, #40	@ 0x28
 8005e34:	af02      	add	r7, sp, #8
 8005e36:	60f8      	str	r0, [r7, #12]
 8005e38:	607a      	str	r2, [r7, #4]
 8005e3a:	603b      	str	r3, [r7, #0]
 8005e3c:	460b      	mov	r3, r1
 8005e3e:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 8005e40:	2300      	movs	r3, #0
 8005e42:	617b      	str	r3, [r7, #20]

  HAL_StatusTypeDef status = HAL_OK;
 8005e44:	2300      	movs	r3, #0
 8005e46:	77fb      	strb	r3, [r7, #31]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005e4e:	b2db      	uxtb	r3, r3
 8005e50:	2b20      	cmp	r3, #32
 8005e52:	f040 80ed 	bne.w	8006030 <HAL_I2C_IsDeviceReady+0x200>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	699b      	ldr	r3, [r3, #24]
 8005e5c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005e60:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005e64:	d101      	bne.n	8005e6a <HAL_I2C_IsDeviceReady+0x3a>
    {
      return HAL_BUSY;
 8005e66:	2302      	movs	r3, #2
 8005e68:	e0e3      	b.n	8006032 <HAL_I2C_IsDeviceReady+0x202>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005e70:	2b01      	cmp	r3, #1
 8005e72:	d101      	bne.n	8005e78 <HAL_I2C_IsDeviceReady+0x48>
 8005e74:	2302      	movs	r3, #2
 8005e76:	e0dc      	b.n	8006032 <HAL_I2C_IsDeviceReady+0x202>
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	2201      	movs	r2, #1
 8005e7c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	2224      	movs	r2, #36	@ 0x24
 8005e84:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	2200      	movs	r2, #0
 8005e8c:	645a      	str	r2, [r3, #68]	@ 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	68db      	ldr	r3, [r3, #12]
 8005e92:	2b01      	cmp	r3, #1
 8005e94:	d107      	bne.n	8005ea6 <HAL_I2C_IsDeviceReady+0x76>
 8005e96:	897b      	ldrh	r3, [r7, #10]
 8005e98:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005e9c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8005ea0:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8005ea4:	e006      	b.n	8005eb4 <HAL_I2C_IsDeviceReady+0x84>
 8005ea6:	897b      	ldrh	r3, [r7, #10]
 8005ea8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005eac:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8005eb0:	f443 5320 	orr.w	r3, r3, #10240	@ 0x2800
 8005eb4:	68fa      	ldr	r2, [r7, #12]
 8005eb6:	6812      	ldr	r2, [r2, #0]
 8005eb8:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 8005eba:	f7ff f8f3 	bl	80050a4 <HAL_GetTick>
 8005ebe:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	699b      	ldr	r3, [r3, #24]
 8005ec6:	f003 0320 	and.w	r3, r3, #32
 8005eca:	2b20      	cmp	r3, #32
 8005ecc:	bf0c      	ite	eq
 8005ece:	2301      	moveq	r3, #1
 8005ed0:	2300      	movne	r3, #0
 8005ed2:	b2db      	uxtb	r3, r3
 8005ed4:	77bb      	strb	r3, [r7, #30]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	699b      	ldr	r3, [r3, #24]
 8005edc:	f003 0310 	and.w	r3, r3, #16
 8005ee0:	2b10      	cmp	r3, #16
 8005ee2:	bf0c      	ite	eq
 8005ee4:	2301      	moveq	r3, #1
 8005ee6:	2300      	movne	r3, #0
 8005ee8:	b2db      	uxtb	r3, r3
 8005eea:	777b      	strb	r3, [r7, #29]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 8005eec:	e034      	b.n	8005f58 <HAL_I2C_IsDeviceReady+0x128>
      {
        if (Timeout != HAL_MAX_DELAY)
 8005eee:	683b      	ldr	r3, [r7, #0]
 8005ef0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ef4:	d01a      	beq.n	8005f2c <HAL_I2C_IsDeviceReady+0xfc>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8005ef6:	f7ff f8d5 	bl	80050a4 <HAL_GetTick>
 8005efa:	4602      	mov	r2, r0
 8005efc:	69bb      	ldr	r3, [r7, #24]
 8005efe:	1ad3      	subs	r3, r2, r3
 8005f00:	683a      	ldr	r2, [r7, #0]
 8005f02:	429a      	cmp	r2, r3
 8005f04:	d302      	bcc.n	8005f0c <HAL_I2C_IsDeviceReady+0xdc>
 8005f06:	683b      	ldr	r3, [r7, #0]
 8005f08:	2b00      	cmp	r3, #0
 8005f0a:	d10f      	bne.n	8005f2c <HAL_I2C_IsDeviceReady+0xfc>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	2220      	movs	r2, #32
 8005f10:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005f18:	f043 0220 	orr.w	r2, r3, #32
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	645a      	str	r2, [r3, #68]	@ 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	2200      	movs	r2, #0
 8005f24:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

            return HAL_ERROR;
 8005f28:	2301      	movs	r3, #1
 8005f2a:	e082      	b.n	8006032 <HAL_I2C_IsDeviceReady+0x202>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	699b      	ldr	r3, [r3, #24]
 8005f32:	f003 0320 	and.w	r3, r3, #32
 8005f36:	2b20      	cmp	r3, #32
 8005f38:	bf0c      	ite	eq
 8005f3a:	2301      	moveq	r3, #1
 8005f3c:	2300      	movne	r3, #0
 8005f3e:	b2db      	uxtb	r3, r3
 8005f40:	77bb      	strb	r3, [r7, #30]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	699b      	ldr	r3, [r3, #24]
 8005f48:	f003 0310 	and.w	r3, r3, #16
 8005f4c:	2b10      	cmp	r3, #16
 8005f4e:	bf0c      	ite	eq
 8005f50:	2301      	moveq	r3, #1
 8005f52:	2300      	movne	r3, #0
 8005f54:	b2db      	uxtb	r3, r3
 8005f56:	777b      	strb	r3, [r7, #29]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 8005f58:	7fbb      	ldrb	r3, [r7, #30]
 8005f5a:	2b00      	cmp	r3, #0
 8005f5c:	d102      	bne.n	8005f64 <HAL_I2C_IsDeviceReady+0x134>
 8005f5e:	7f7b      	ldrb	r3, [r7, #29]
 8005f60:	2b00      	cmp	r3, #0
 8005f62:	d0c4      	beq.n	8005eee <HAL_I2C_IsDeviceReady+0xbe>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	699b      	ldr	r3, [r3, #24]
 8005f6a:	f003 0310 	and.w	r3, r3, #16
 8005f6e:	2b10      	cmp	r3, #16
 8005f70:	d027      	beq.n	8005fc2 <HAL_I2C_IsDeviceReady+0x192>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8005f72:	69bb      	ldr	r3, [r7, #24]
 8005f74:	9300      	str	r3, [sp, #0]
 8005f76:	683b      	ldr	r3, [r7, #0]
 8005f78:	2200      	movs	r2, #0
 8005f7a:	2120      	movs	r1, #32
 8005f7c:	68f8      	ldr	r0, [r7, #12]
 8005f7e:	f000 f929 	bl	80061d4 <I2C_WaitOnFlagUntilTimeout>
 8005f82:	4603      	mov	r3, r0
 8005f84:	2b00      	cmp	r3, #0
 8005f86:	d00e      	beq.n	8005fa6 <HAL_I2C_IsDeviceReady+0x176>
        {
          /* A non acknowledge appear during STOP Flag waiting process, a new trial must be performed */
          if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005f8c:	2b04      	cmp	r3, #4
 8005f8e:	d107      	bne.n	8005fa0 <HAL_I2C_IsDeviceReady+0x170>
          {
            /* Clear STOP Flag */
            __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	2220      	movs	r2, #32
 8005f96:	61da      	str	r2, [r3, #28]

            /* Reset the error code for next trial */
            hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	2200      	movs	r2, #0
 8005f9c:	645a      	str	r2, [r3, #68]	@ 0x44
 8005f9e:	e026      	b.n	8005fee <HAL_I2C_IsDeviceReady+0x1be>
          }
          else
          {
            status = HAL_ERROR;
 8005fa0:	2301      	movs	r3, #1
 8005fa2:	77fb      	strb	r3, [r7, #31]
 8005fa4:	e023      	b.n	8005fee <HAL_I2C_IsDeviceReady+0x1be>
        else
        {
          /* A acknowledge appear during STOP Flag waiting process, this mean that device respond to its address */

          /* Clear STOP Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	2220      	movs	r2, #32
 8005fac:	61da      	str	r2, [r3, #28]

          /* Device is ready */
          hi2c->State = HAL_I2C_STATE_READY;
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	2220      	movs	r2, #32
 8005fb2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	2200      	movs	r2, #0
 8005fba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_OK;
 8005fbe:	2300      	movs	r3, #0
 8005fc0:	e037      	b.n	8006032 <HAL_I2C_IsDeviceReady+0x202>
      {
        /* A non acknowledge is detected, this mean that device not respond to its address,
           a new trial must be performed */

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	2210      	movs	r2, #16
 8005fc8:	61da      	str	r2, [r3, #28]

        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8005fca:	69bb      	ldr	r3, [r7, #24]
 8005fcc:	9300      	str	r3, [sp, #0]
 8005fce:	683b      	ldr	r3, [r7, #0]
 8005fd0:	2200      	movs	r2, #0
 8005fd2:	2120      	movs	r1, #32
 8005fd4:	68f8      	ldr	r0, [r7, #12]
 8005fd6:	f000 f8fd 	bl	80061d4 <I2C_WaitOnFlagUntilTimeout>
 8005fda:	4603      	mov	r3, r0
 8005fdc:	2b00      	cmp	r3, #0
 8005fde:	d002      	beq.n	8005fe6 <HAL_I2C_IsDeviceReady+0x1b6>
        {
          status = HAL_ERROR;
 8005fe0:	2301      	movs	r3, #1
 8005fe2:	77fb      	strb	r3, [r7, #31]
 8005fe4:	e003      	b.n	8005fee <HAL_I2C_IsDeviceReady+0x1be>
        }
        else
        {
          /* Clear STOP Flag, auto generated with autoend*/
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	2220      	movs	r2, #32
 8005fec:	61da      	str	r2, [r3, #28]
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8005fee:	697b      	ldr	r3, [r7, #20]
 8005ff0:	3301      	adds	r3, #1
 8005ff2:	617b      	str	r3, [r7, #20]

      if ((I2C_Trials < Trials) && (status == HAL_ERROR))
 8005ff4:	697b      	ldr	r3, [r7, #20]
 8005ff6:	687a      	ldr	r2, [r7, #4]
 8005ff8:	429a      	cmp	r2, r3
 8005ffa:	d904      	bls.n	8006006 <HAL_I2C_IsDeviceReady+0x1d6>
 8005ffc:	7ffb      	ldrb	r3, [r7, #31]
 8005ffe:	2b01      	cmp	r3, #1
 8006000:	d101      	bne.n	8006006 <HAL_I2C_IsDeviceReady+0x1d6>
      {
        status = HAL_OK;
 8006002:	2300      	movs	r3, #0
 8006004:	77fb      	strb	r3, [r7, #31]
      }

    } while (I2C_Trials < Trials);
 8006006:	697b      	ldr	r3, [r7, #20]
 8006008:	687a      	ldr	r2, [r7, #4]
 800600a:	429a      	cmp	r2, r3
 800600c:	f63f af3f 	bhi.w	8005e8e <HAL_I2C_IsDeviceReady+0x5e>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	2220      	movs	r2, #32
 8006014:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800601c:	f043 0220 	orr.w	r2, r3, #32
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	2200      	movs	r2, #0
 8006028:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_ERROR;
 800602c:	2301      	movs	r3, #1
 800602e:	e000      	b.n	8006032 <HAL_I2C_IsDeviceReady+0x202>
  }
  else
  {
    return HAL_BUSY;
 8006030:	2302      	movs	r3, #2
  }
}
 8006032:	4618      	mov	r0, r3
 8006034:	3720      	adds	r7, #32
 8006036:	46bd      	mov	sp, r7
 8006038:	bd80      	pop	{r7, pc}
	...

0800603c <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 800603c:	b580      	push	{r7, lr}
 800603e:	b086      	sub	sp, #24
 8006040:	af02      	add	r7, sp, #8
 8006042:	60f8      	str	r0, [r7, #12]
 8006044:	4608      	mov	r0, r1
 8006046:	4611      	mov	r1, r2
 8006048:	461a      	mov	r2, r3
 800604a:	4603      	mov	r3, r0
 800604c:	817b      	strh	r3, [r7, #10]
 800604e:	460b      	mov	r3, r1
 8006050:	813b      	strh	r3, [r7, #8]
 8006052:	4613      	mov	r3, r2
 8006054:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8006056:	88fb      	ldrh	r3, [r7, #6]
 8006058:	b2da      	uxtb	r2, r3
 800605a:	8979      	ldrh	r1, [r7, #10]
 800605c:	4b20      	ldr	r3, [pc, #128]	@ (80060e0 <I2C_RequestMemoryWrite+0xa4>)
 800605e:	9300      	str	r3, [sp, #0]
 8006060:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006064:	68f8      	ldr	r0, [r7, #12]
 8006066:	f000 fa79 	bl	800655c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800606a:	69fa      	ldr	r2, [r7, #28]
 800606c:	69b9      	ldr	r1, [r7, #24]
 800606e:	68f8      	ldr	r0, [r7, #12]
 8006070:	f000 f909 	bl	8006286 <I2C_WaitOnTXISFlagUntilTimeout>
 8006074:	4603      	mov	r3, r0
 8006076:	2b00      	cmp	r3, #0
 8006078:	d001      	beq.n	800607e <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800607a:	2301      	movs	r3, #1
 800607c:	e02c      	b.n	80060d8 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800607e:	88fb      	ldrh	r3, [r7, #6]
 8006080:	2b01      	cmp	r3, #1
 8006082:	d105      	bne.n	8006090 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006084:	893b      	ldrh	r3, [r7, #8]
 8006086:	b2da      	uxtb	r2, r3
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	629a      	str	r2, [r3, #40]	@ 0x28
 800608e:	e015      	b.n	80060bc <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8006090:	893b      	ldrh	r3, [r7, #8]
 8006092:	0a1b      	lsrs	r3, r3, #8
 8006094:	b29b      	uxth	r3, r3
 8006096:	b2da      	uxtb	r2, r3
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800609e:	69fa      	ldr	r2, [r7, #28]
 80060a0:	69b9      	ldr	r1, [r7, #24]
 80060a2:	68f8      	ldr	r0, [r7, #12]
 80060a4:	f000 f8ef 	bl	8006286 <I2C_WaitOnTXISFlagUntilTimeout>
 80060a8:	4603      	mov	r3, r0
 80060aa:	2b00      	cmp	r3, #0
 80060ac:	d001      	beq.n	80060b2 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 80060ae:	2301      	movs	r3, #1
 80060b0:	e012      	b.n	80060d8 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80060b2:	893b      	ldrh	r3, [r7, #8]
 80060b4:	b2da      	uxtb	r2, r3
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 80060bc:	69fb      	ldr	r3, [r7, #28]
 80060be:	9300      	str	r3, [sp, #0]
 80060c0:	69bb      	ldr	r3, [r7, #24]
 80060c2:	2200      	movs	r2, #0
 80060c4:	2180      	movs	r1, #128	@ 0x80
 80060c6:	68f8      	ldr	r0, [r7, #12]
 80060c8:	f000 f884 	bl	80061d4 <I2C_WaitOnFlagUntilTimeout>
 80060cc:	4603      	mov	r3, r0
 80060ce:	2b00      	cmp	r3, #0
 80060d0:	d001      	beq.n	80060d6 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 80060d2:	2301      	movs	r3, #1
 80060d4:	e000      	b.n	80060d8 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 80060d6:	2300      	movs	r3, #0
}
 80060d8:	4618      	mov	r0, r3
 80060da:	3710      	adds	r7, #16
 80060dc:	46bd      	mov	sp, r7
 80060de:	bd80      	pop	{r7, pc}
 80060e0:	80002000 	.word	0x80002000

080060e4 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 80060e4:	b580      	push	{r7, lr}
 80060e6:	b086      	sub	sp, #24
 80060e8:	af02      	add	r7, sp, #8
 80060ea:	60f8      	str	r0, [r7, #12]
 80060ec:	4608      	mov	r0, r1
 80060ee:	4611      	mov	r1, r2
 80060f0:	461a      	mov	r2, r3
 80060f2:	4603      	mov	r3, r0
 80060f4:	817b      	strh	r3, [r7, #10]
 80060f6:	460b      	mov	r3, r1
 80060f8:	813b      	strh	r3, [r7, #8]
 80060fa:	4613      	mov	r3, r2
 80060fc:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80060fe:	88fb      	ldrh	r3, [r7, #6]
 8006100:	b2da      	uxtb	r2, r3
 8006102:	8979      	ldrh	r1, [r7, #10]
 8006104:	4b20      	ldr	r3, [pc, #128]	@ (8006188 <I2C_RequestMemoryRead+0xa4>)
 8006106:	9300      	str	r3, [sp, #0]
 8006108:	2300      	movs	r3, #0
 800610a:	68f8      	ldr	r0, [r7, #12]
 800610c:	f000 fa26 	bl	800655c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006110:	69fa      	ldr	r2, [r7, #28]
 8006112:	69b9      	ldr	r1, [r7, #24]
 8006114:	68f8      	ldr	r0, [r7, #12]
 8006116:	f000 f8b6 	bl	8006286 <I2C_WaitOnTXISFlagUntilTimeout>
 800611a:	4603      	mov	r3, r0
 800611c:	2b00      	cmp	r3, #0
 800611e:	d001      	beq.n	8006124 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8006120:	2301      	movs	r3, #1
 8006122:	e02c      	b.n	800617e <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006124:	88fb      	ldrh	r3, [r7, #6]
 8006126:	2b01      	cmp	r3, #1
 8006128:	d105      	bne.n	8006136 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800612a:	893b      	ldrh	r3, [r7, #8]
 800612c:	b2da      	uxtb	r2, r3
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	629a      	str	r2, [r3, #40]	@ 0x28
 8006134:	e015      	b.n	8006162 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8006136:	893b      	ldrh	r3, [r7, #8]
 8006138:	0a1b      	lsrs	r3, r3, #8
 800613a:	b29b      	uxth	r3, r3
 800613c:	b2da      	uxtb	r2, r3
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006144:	69fa      	ldr	r2, [r7, #28]
 8006146:	69b9      	ldr	r1, [r7, #24]
 8006148:	68f8      	ldr	r0, [r7, #12]
 800614a:	f000 f89c 	bl	8006286 <I2C_WaitOnTXISFlagUntilTimeout>
 800614e:	4603      	mov	r3, r0
 8006150:	2b00      	cmp	r3, #0
 8006152:	d001      	beq.n	8006158 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8006154:	2301      	movs	r3, #1
 8006156:	e012      	b.n	800617e <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006158:	893b      	ldrh	r3, [r7, #8]
 800615a:	b2da      	uxtb	r2, r3
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8006162:	69fb      	ldr	r3, [r7, #28]
 8006164:	9300      	str	r3, [sp, #0]
 8006166:	69bb      	ldr	r3, [r7, #24]
 8006168:	2200      	movs	r2, #0
 800616a:	2140      	movs	r1, #64	@ 0x40
 800616c:	68f8      	ldr	r0, [r7, #12]
 800616e:	f000 f831 	bl	80061d4 <I2C_WaitOnFlagUntilTimeout>
 8006172:	4603      	mov	r3, r0
 8006174:	2b00      	cmp	r3, #0
 8006176:	d001      	beq.n	800617c <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8006178:	2301      	movs	r3, #1
 800617a:	e000      	b.n	800617e <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 800617c:	2300      	movs	r3, #0
}
 800617e:	4618      	mov	r0, r3
 8006180:	3710      	adds	r7, #16
 8006182:	46bd      	mov	sp, r7
 8006184:	bd80      	pop	{r7, pc}
 8006186:	bf00      	nop
 8006188:	80002000 	.word	0x80002000

0800618c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800618c:	b480      	push	{r7}
 800618e:	b083      	sub	sp, #12
 8006190:	af00      	add	r7, sp, #0
 8006192:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	699b      	ldr	r3, [r3, #24]
 800619a:	f003 0302 	and.w	r3, r3, #2
 800619e:	2b02      	cmp	r3, #2
 80061a0:	d103      	bne.n	80061aa <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	2200      	movs	r2, #0
 80061a8:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	699b      	ldr	r3, [r3, #24]
 80061b0:	f003 0301 	and.w	r3, r3, #1
 80061b4:	2b01      	cmp	r3, #1
 80061b6:	d007      	beq.n	80061c8 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	699a      	ldr	r2, [r3, #24]
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	f042 0201 	orr.w	r2, r2, #1
 80061c6:	619a      	str	r2, [r3, #24]
  }
}
 80061c8:	bf00      	nop
 80061ca:	370c      	adds	r7, #12
 80061cc:	46bd      	mov	sp, r7
 80061ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061d2:	4770      	bx	lr

080061d4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80061d4:	b580      	push	{r7, lr}
 80061d6:	b084      	sub	sp, #16
 80061d8:	af00      	add	r7, sp, #0
 80061da:	60f8      	str	r0, [r7, #12]
 80061dc:	60b9      	str	r1, [r7, #8]
 80061de:	603b      	str	r3, [r7, #0]
 80061e0:	4613      	mov	r3, r2
 80061e2:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80061e4:	e03b      	b.n	800625e <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80061e6:	69ba      	ldr	r2, [r7, #24]
 80061e8:	6839      	ldr	r1, [r7, #0]
 80061ea:	68f8      	ldr	r0, [r7, #12]
 80061ec:	f000 f8d6 	bl	800639c <I2C_IsErrorOccurred>
 80061f0:	4603      	mov	r3, r0
 80061f2:	2b00      	cmp	r3, #0
 80061f4:	d001      	beq.n	80061fa <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 80061f6:	2301      	movs	r3, #1
 80061f8:	e041      	b.n	800627e <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80061fa:	683b      	ldr	r3, [r7, #0]
 80061fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006200:	d02d      	beq.n	800625e <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006202:	f7fe ff4f 	bl	80050a4 <HAL_GetTick>
 8006206:	4602      	mov	r2, r0
 8006208:	69bb      	ldr	r3, [r7, #24]
 800620a:	1ad3      	subs	r3, r2, r3
 800620c:	683a      	ldr	r2, [r7, #0]
 800620e:	429a      	cmp	r2, r3
 8006210:	d302      	bcc.n	8006218 <I2C_WaitOnFlagUntilTimeout+0x44>
 8006212:	683b      	ldr	r3, [r7, #0]
 8006214:	2b00      	cmp	r3, #0
 8006216:	d122      	bne.n	800625e <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	699a      	ldr	r2, [r3, #24]
 800621e:	68bb      	ldr	r3, [r7, #8]
 8006220:	4013      	ands	r3, r2
 8006222:	68ba      	ldr	r2, [r7, #8]
 8006224:	429a      	cmp	r2, r3
 8006226:	bf0c      	ite	eq
 8006228:	2301      	moveq	r3, #1
 800622a:	2300      	movne	r3, #0
 800622c:	b2db      	uxtb	r3, r3
 800622e:	461a      	mov	r2, r3
 8006230:	79fb      	ldrb	r3, [r7, #7]
 8006232:	429a      	cmp	r2, r3
 8006234:	d113      	bne.n	800625e <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006236:	68fb      	ldr	r3, [r7, #12]
 8006238:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800623a:	f043 0220 	orr.w	r2, r3, #32
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	2220      	movs	r2, #32
 8006246:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800624a:	68fb      	ldr	r3, [r7, #12]
 800624c:	2200      	movs	r2, #0
 800624e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006252:	68fb      	ldr	r3, [r7, #12]
 8006254:	2200      	movs	r2, #0
 8006256:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 800625a:	2301      	movs	r3, #1
 800625c:	e00f      	b.n	800627e <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800625e:	68fb      	ldr	r3, [r7, #12]
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	699a      	ldr	r2, [r3, #24]
 8006264:	68bb      	ldr	r3, [r7, #8]
 8006266:	4013      	ands	r3, r2
 8006268:	68ba      	ldr	r2, [r7, #8]
 800626a:	429a      	cmp	r2, r3
 800626c:	bf0c      	ite	eq
 800626e:	2301      	moveq	r3, #1
 8006270:	2300      	movne	r3, #0
 8006272:	b2db      	uxtb	r3, r3
 8006274:	461a      	mov	r2, r3
 8006276:	79fb      	ldrb	r3, [r7, #7]
 8006278:	429a      	cmp	r2, r3
 800627a:	d0b4      	beq.n	80061e6 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800627c:	2300      	movs	r3, #0
}
 800627e:	4618      	mov	r0, r3
 8006280:	3710      	adds	r7, #16
 8006282:	46bd      	mov	sp, r7
 8006284:	bd80      	pop	{r7, pc}

08006286 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8006286:	b580      	push	{r7, lr}
 8006288:	b084      	sub	sp, #16
 800628a:	af00      	add	r7, sp, #0
 800628c:	60f8      	str	r0, [r7, #12]
 800628e:	60b9      	str	r1, [r7, #8]
 8006290:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8006292:	e033      	b.n	80062fc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8006294:	687a      	ldr	r2, [r7, #4]
 8006296:	68b9      	ldr	r1, [r7, #8]
 8006298:	68f8      	ldr	r0, [r7, #12]
 800629a:	f000 f87f 	bl	800639c <I2C_IsErrorOccurred>
 800629e:	4603      	mov	r3, r0
 80062a0:	2b00      	cmp	r3, #0
 80062a2:	d001      	beq.n	80062a8 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80062a4:	2301      	movs	r3, #1
 80062a6:	e031      	b.n	800630c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80062a8:	68bb      	ldr	r3, [r7, #8]
 80062aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80062ae:	d025      	beq.n	80062fc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80062b0:	f7fe fef8 	bl	80050a4 <HAL_GetTick>
 80062b4:	4602      	mov	r2, r0
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	1ad3      	subs	r3, r2, r3
 80062ba:	68ba      	ldr	r2, [r7, #8]
 80062bc:	429a      	cmp	r2, r3
 80062be:	d302      	bcc.n	80062c6 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80062c0:	68bb      	ldr	r3, [r7, #8]
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	d11a      	bne.n	80062fc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80062c6:	68fb      	ldr	r3, [r7, #12]
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	699b      	ldr	r3, [r3, #24]
 80062cc:	f003 0302 	and.w	r3, r3, #2
 80062d0:	2b02      	cmp	r3, #2
 80062d2:	d013      	beq.n	80062fc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80062d4:	68fb      	ldr	r3, [r7, #12]
 80062d6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80062d8:	f043 0220 	orr.w	r2, r3, #32
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80062e0:	68fb      	ldr	r3, [r7, #12]
 80062e2:	2220      	movs	r2, #32
 80062e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80062e8:	68fb      	ldr	r3, [r7, #12]
 80062ea:	2200      	movs	r2, #0
 80062ec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80062f0:	68fb      	ldr	r3, [r7, #12]
 80062f2:	2200      	movs	r2, #0
 80062f4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80062f8:	2301      	movs	r3, #1
 80062fa:	e007      	b.n	800630c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	699b      	ldr	r3, [r3, #24]
 8006302:	f003 0302 	and.w	r3, r3, #2
 8006306:	2b02      	cmp	r3, #2
 8006308:	d1c4      	bne.n	8006294 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800630a:	2300      	movs	r3, #0
}
 800630c:	4618      	mov	r0, r3
 800630e:	3710      	adds	r7, #16
 8006310:	46bd      	mov	sp, r7
 8006312:	bd80      	pop	{r7, pc}

08006314 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8006314:	b580      	push	{r7, lr}
 8006316:	b084      	sub	sp, #16
 8006318:	af00      	add	r7, sp, #0
 800631a:	60f8      	str	r0, [r7, #12]
 800631c:	60b9      	str	r1, [r7, #8]
 800631e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006320:	e02f      	b.n	8006382 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8006322:	687a      	ldr	r2, [r7, #4]
 8006324:	68b9      	ldr	r1, [r7, #8]
 8006326:	68f8      	ldr	r0, [r7, #12]
 8006328:	f000 f838 	bl	800639c <I2C_IsErrorOccurred>
 800632c:	4603      	mov	r3, r0
 800632e:	2b00      	cmp	r3, #0
 8006330:	d001      	beq.n	8006336 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8006332:	2301      	movs	r3, #1
 8006334:	e02d      	b.n	8006392 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006336:	f7fe feb5 	bl	80050a4 <HAL_GetTick>
 800633a:	4602      	mov	r2, r0
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	1ad3      	subs	r3, r2, r3
 8006340:	68ba      	ldr	r2, [r7, #8]
 8006342:	429a      	cmp	r2, r3
 8006344:	d302      	bcc.n	800634c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8006346:	68bb      	ldr	r3, [r7, #8]
 8006348:	2b00      	cmp	r3, #0
 800634a:	d11a      	bne.n	8006382 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	699b      	ldr	r3, [r3, #24]
 8006352:	f003 0320 	and.w	r3, r3, #32
 8006356:	2b20      	cmp	r3, #32
 8006358:	d013      	beq.n	8006382 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800635e:	f043 0220 	orr.w	r2, r3, #32
 8006362:	68fb      	ldr	r3, [r7, #12]
 8006364:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	2220      	movs	r2, #32
 800636a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800636e:	68fb      	ldr	r3, [r7, #12]
 8006370:	2200      	movs	r2, #0
 8006372:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	2200      	movs	r2, #0
 800637a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800637e:	2301      	movs	r3, #1
 8006380:	e007      	b.n	8006392 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006382:	68fb      	ldr	r3, [r7, #12]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	699b      	ldr	r3, [r3, #24]
 8006388:	f003 0320 	and.w	r3, r3, #32
 800638c:	2b20      	cmp	r3, #32
 800638e:	d1c8      	bne.n	8006322 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006390:	2300      	movs	r3, #0
}
 8006392:	4618      	mov	r0, r3
 8006394:	3710      	adds	r7, #16
 8006396:	46bd      	mov	sp, r7
 8006398:	bd80      	pop	{r7, pc}
	...

0800639c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800639c:	b580      	push	{r7, lr}
 800639e:	b08a      	sub	sp, #40	@ 0x28
 80063a0:	af00      	add	r7, sp, #0
 80063a2:	60f8      	str	r0, [r7, #12]
 80063a4:	60b9      	str	r1, [r7, #8]
 80063a6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80063a8:	2300      	movs	r3, #0
 80063aa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80063ae:	68fb      	ldr	r3, [r7, #12]
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	699b      	ldr	r3, [r3, #24]
 80063b4:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80063b6:	2300      	movs	r3, #0
 80063b8:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80063be:	69bb      	ldr	r3, [r7, #24]
 80063c0:	f003 0310 	and.w	r3, r3, #16
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	d068      	beq.n	800649a <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80063c8:	68fb      	ldr	r3, [r7, #12]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	2210      	movs	r2, #16
 80063ce:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80063d0:	e049      	b.n	8006466 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80063d2:	68bb      	ldr	r3, [r7, #8]
 80063d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80063d8:	d045      	beq.n	8006466 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80063da:	f7fe fe63 	bl	80050a4 <HAL_GetTick>
 80063de:	4602      	mov	r2, r0
 80063e0:	69fb      	ldr	r3, [r7, #28]
 80063e2:	1ad3      	subs	r3, r2, r3
 80063e4:	68ba      	ldr	r2, [r7, #8]
 80063e6:	429a      	cmp	r2, r3
 80063e8:	d302      	bcc.n	80063f0 <I2C_IsErrorOccurred+0x54>
 80063ea:	68bb      	ldr	r3, [r7, #8]
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	d13a      	bne.n	8006466 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80063f0:	68fb      	ldr	r3, [r7, #12]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	685b      	ldr	r3, [r3, #4]
 80063f6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80063fa:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006402:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	699b      	ldr	r3, [r3, #24]
 800640a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800640e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006412:	d121      	bne.n	8006458 <I2C_IsErrorOccurred+0xbc>
 8006414:	697b      	ldr	r3, [r7, #20]
 8006416:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800641a:	d01d      	beq.n	8006458 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 800641c:	7cfb      	ldrb	r3, [r7, #19]
 800641e:	2b20      	cmp	r3, #32
 8006420:	d01a      	beq.n	8006458 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	685a      	ldr	r2, [r3, #4]
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006430:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8006432:	f7fe fe37 	bl	80050a4 <HAL_GetTick>
 8006436:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006438:	e00e      	b.n	8006458 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800643a:	f7fe fe33 	bl	80050a4 <HAL_GetTick>
 800643e:	4602      	mov	r2, r0
 8006440:	69fb      	ldr	r3, [r7, #28]
 8006442:	1ad3      	subs	r3, r2, r3
 8006444:	2b19      	cmp	r3, #25
 8006446:	d907      	bls.n	8006458 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8006448:	6a3b      	ldr	r3, [r7, #32]
 800644a:	f043 0320 	orr.w	r3, r3, #32
 800644e:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8006450:	2301      	movs	r3, #1
 8006452:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8006456:	e006      	b.n	8006466 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	699b      	ldr	r3, [r3, #24]
 800645e:	f003 0320 	and.w	r3, r3, #32
 8006462:	2b20      	cmp	r3, #32
 8006464:	d1e9      	bne.n	800643a <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8006466:	68fb      	ldr	r3, [r7, #12]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	699b      	ldr	r3, [r3, #24]
 800646c:	f003 0320 	and.w	r3, r3, #32
 8006470:	2b20      	cmp	r3, #32
 8006472:	d003      	beq.n	800647c <I2C_IsErrorOccurred+0xe0>
 8006474:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006478:	2b00      	cmp	r3, #0
 800647a:	d0aa      	beq.n	80063d2 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800647c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006480:	2b00      	cmp	r3, #0
 8006482:	d103      	bne.n	800648c <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006484:	68fb      	ldr	r3, [r7, #12]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	2220      	movs	r2, #32
 800648a:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800648c:	6a3b      	ldr	r3, [r7, #32]
 800648e:	f043 0304 	orr.w	r3, r3, #4
 8006492:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8006494:	2301      	movs	r3, #1
 8006496:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	699b      	ldr	r3, [r3, #24]
 80064a0:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80064a2:	69bb      	ldr	r3, [r7, #24]
 80064a4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80064a8:	2b00      	cmp	r3, #0
 80064aa:	d00b      	beq.n	80064c4 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80064ac:	6a3b      	ldr	r3, [r7, #32]
 80064ae:	f043 0301 	orr.w	r3, r3, #1
 80064b2:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80064b4:	68fb      	ldr	r3, [r7, #12]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80064bc:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80064be:	2301      	movs	r3, #1
 80064c0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80064c4:	69bb      	ldr	r3, [r7, #24]
 80064c6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	d00b      	beq.n	80064e6 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80064ce:	6a3b      	ldr	r3, [r7, #32]
 80064d0:	f043 0308 	orr.w	r3, r3, #8
 80064d4:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80064d6:	68fb      	ldr	r3, [r7, #12]
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80064de:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80064e0:	2301      	movs	r3, #1
 80064e2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80064e6:	69bb      	ldr	r3, [r7, #24]
 80064e8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80064ec:	2b00      	cmp	r3, #0
 80064ee:	d00b      	beq.n	8006508 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80064f0:	6a3b      	ldr	r3, [r7, #32]
 80064f2:	f043 0302 	orr.w	r3, r3, #2
 80064f6:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006500:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8006502:	2301      	movs	r3, #1
 8006504:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8006508:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800650c:	2b00      	cmp	r3, #0
 800650e:	d01c      	beq.n	800654a <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8006510:	68f8      	ldr	r0, [r7, #12]
 8006512:	f7ff fe3b 	bl	800618c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	6859      	ldr	r1, [r3, #4]
 800651c:	68fb      	ldr	r3, [r7, #12]
 800651e:	681a      	ldr	r2, [r3, #0]
 8006520:	4b0d      	ldr	r3, [pc, #52]	@ (8006558 <I2C_IsErrorOccurred+0x1bc>)
 8006522:	400b      	ands	r3, r1
 8006524:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800652a:	6a3b      	ldr	r3, [r7, #32]
 800652c:	431a      	orrs	r2, r3
 800652e:	68fb      	ldr	r3, [r7, #12]
 8006530:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	2220      	movs	r2, #32
 8006536:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	2200      	movs	r2, #0
 800653e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006542:	68fb      	ldr	r3, [r7, #12]
 8006544:	2200      	movs	r2, #0
 8006546:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 800654a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800654e:	4618      	mov	r0, r3
 8006550:	3728      	adds	r7, #40	@ 0x28
 8006552:	46bd      	mov	sp, r7
 8006554:	bd80      	pop	{r7, pc}
 8006556:	bf00      	nop
 8006558:	fe00e800 	.word	0xfe00e800

0800655c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800655c:	b480      	push	{r7}
 800655e:	b087      	sub	sp, #28
 8006560:	af00      	add	r7, sp, #0
 8006562:	60f8      	str	r0, [r7, #12]
 8006564:	607b      	str	r3, [r7, #4]
 8006566:	460b      	mov	r3, r1
 8006568:	817b      	strh	r3, [r7, #10]
 800656a:	4613      	mov	r3, r2
 800656c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800656e:	897b      	ldrh	r3, [r7, #10]
 8006570:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8006574:	7a7b      	ldrb	r3, [r7, #9]
 8006576:	041b      	lsls	r3, r3, #16
 8006578:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800657c:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8006582:	6a3b      	ldr	r3, [r7, #32]
 8006584:	4313      	orrs	r3, r2
 8006586:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800658a:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800658c:	68fb      	ldr	r3, [r7, #12]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	685a      	ldr	r2, [r3, #4]
 8006592:	6a3b      	ldr	r3, [r7, #32]
 8006594:	0d5b      	lsrs	r3, r3, #21
 8006596:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 800659a:	4b08      	ldr	r3, [pc, #32]	@ (80065bc <I2C_TransferConfig+0x60>)
 800659c:	430b      	orrs	r3, r1
 800659e:	43db      	mvns	r3, r3
 80065a0:	ea02 0103 	and.w	r1, r2, r3
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	697a      	ldr	r2, [r7, #20]
 80065aa:	430a      	orrs	r2, r1
 80065ac:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80065ae:	bf00      	nop
 80065b0:	371c      	adds	r7, #28
 80065b2:	46bd      	mov	sp, r7
 80065b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065b8:	4770      	bx	lr
 80065ba:	bf00      	nop
 80065bc:	03ff63ff 	.word	0x03ff63ff

080065c0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80065c0:	b480      	push	{r7}
 80065c2:	b083      	sub	sp, #12
 80065c4:	af00      	add	r7, sp, #0
 80065c6:	6078      	str	r0, [r7, #4]
 80065c8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80065d0:	b2db      	uxtb	r3, r3
 80065d2:	2b20      	cmp	r3, #32
 80065d4:	d138      	bne.n	8006648 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80065dc:	2b01      	cmp	r3, #1
 80065de:	d101      	bne.n	80065e4 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80065e0:	2302      	movs	r3, #2
 80065e2:	e032      	b.n	800664a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	2201      	movs	r2, #1
 80065e8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	2224      	movs	r2, #36	@ 0x24
 80065f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	681a      	ldr	r2, [r3, #0]
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	f022 0201 	bic.w	r2, r2, #1
 8006602:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	681a      	ldr	r2, [r3, #0]
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8006612:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	6819      	ldr	r1, [r3, #0]
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	683a      	ldr	r2, [r7, #0]
 8006620:	430a      	orrs	r2, r1
 8006622:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	681a      	ldr	r2, [r3, #0]
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	f042 0201 	orr.w	r2, r2, #1
 8006632:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	2220      	movs	r2, #32
 8006638:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	2200      	movs	r2, #0
 8006640:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8006644:	2300      	movs	r3, #0
 8006646:	e000      	b.n	800664a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8006648:	2302      	movs	r3, #2
  }
}
 800664a:	4618      	mov	r0, r3
 800664c:	370c      	adds	r7, #12
 800664e:	46bd      	mov	sp, r7
 8006650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006654:	4770      	bx	lr

08006656 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8006656:	b480      	push	{r7}
 8006658:	b085      	sub	sp, #20
 800665a:	af00      	add	r7, sp, #0
 800665c:	6078      	str	r0, [r7, #4]
 800665e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006666:	b2db      	uxtb	r3, r3
 8006668:	2b20      	cmp	r3, #32
 800666a:	d139      	bne.n	80066e0 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006672:	2b01      	cmp	r3, #1
 8006674:	d101      	bne.n	800667a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8006676:	2302      	movs	r3, #2
 8006678:	e033      	b.n	80066e2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	2201      	movs	r2, #1
 800667e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	2224      	movs	r2, #36	@ 0x24
 8006686:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	681a      	ldr	r2, [r3, #0]
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	f022 0201 	bic.w	r2, r2, #1
 8006698:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80066a8:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80066aa:	683b      	ldr	r3, [r7, #0]
 80066ac:	021b      	lsls	r3, r3, #8
 80066ae:	68fa      	ldr	r2, [r7, #12]
 80066b0:	4313      	orrs	r3, r2
 80066b2:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	68fa      	ldr	r2, [r7, #12]
 80066ba:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	681a      	ldr	r2, [r3, #0]
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	f042 0201 	orr.w	r2, r2, #1
 80066ca:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	2220      	movs	r2, #32
 80066d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	2200      	movs	r2, #0
 80066d8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80066dc:	2300      	movs	r3, #0
 80066de:	e000      	b.n	80066e2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80066e0:	2302      	movs	r3, #2
  }
}
 80066e2:	4618      	mov	r0, r3
 80066e4:	3714      	adds	r7, #20
 80066e6:	46bd      	mov	sp, r7
 80066e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066ec:	4770      	bx	lr

080066ee <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80066ee:	b580      	push	{r7, lr}
 80066f0:	b086      	sub	sp, #24
 80066f2:	af02      	add	r7, sp, #8
 80066f4:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	2b00      	cmp	r3, #0
 80066fa:	d101      	bne.n	8006700 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80066fc:	2301      	movs	r3, #1
 80066fe:	e0fe      	b.n	80068fe <HAL_PCD_Init+0x210>

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8006706:	b2db      	uxtb	r3, r3
 8006708:	2b00      	cmp	r3, #0
 800670a:	d106      	bne.n	800671a <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	2200      	movs	r2, #0
 8006710:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8006714:	6878      	ldr	r0, [r7, #4]
 8006716:	f7fe fa99 	bl	8004c4c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	2203      	movs	r2, #3
 800671e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    hpcd->Init.dma_enable = 0U;
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	4618      	mov	r0, r3
 8006728:	f005 f86d 	bl	800b806 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	6818      	ldr	r0, [r3, #0]
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	7c1a      	ldrb	r2, [r3, #16]
 8006734:	f88d 2000 	strb.w	r2, [sp]
 8006738:	3304      	adds	r3, #4
 800673a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800673c:	f004 ff7a 	bl	800b634 <USB_CoreInit>
 8006740:	4603      	mov	r3, r0
 8006742:	2b00      	cmp	r3, #0
 8006744:	d005      	beq.n	8006752 <HAL_PCD_Init+0x64>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	2202      	movs	r2, #2
 800674a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800674e:	2301      	movs	r3, #1
 8006750:	e0d5      	b.n	80068fe <HAL_PCD_Init+0x210>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	2100      	movs	r1, #0
 8006758:	4618      	mov	r0, r3
 800675a:	f005 f865 	bl	800b828 <USB_SetCurrentMode>
 800675e:	4603      	mov	r3, r0
 8006760:	2b00      	cmp	r3, #0
 8006762:	d005      	beq.n	8006770 <HAL_PCD_Init+0x82>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	2202      	movs	r2, #2
 8006768:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800676c:	2301      	movs	r3, #1
 800676e:	e0c6      	b.n	80068fe <HAL_PCD_Init+0x210>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006770:	2300      	movs	r3, #0
 8006772:	73fb      	strb	r3, [r7, #15]
 8006774:	e04a      	b.n	800680c <HAL_PCD_Init+0x11e>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8006776:	7bfa      	ldrb	r2, [r7, #15]
 8006778:	6879      	ldr	r1, [r7, #4]
 800677a:	4613      	mov	r3, r2
 800677c:	00db      	lsls	r3, r3, #3
 800677e:	4413      	add	r3, r2
 8006780:	009b      	lsls	r3, r3, #2
 8006782:	440b      	add	r3, r1
 8006784:	3315      	adds	r3, #21
 8006786:	2201      	movs	r2, #1
 8006788:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800678a:	7bfa      	ldrb	r2, [r7, #15]
 800678c:	6879      	ldr	r1, [r7, #4]
 800678e:	4613      	mov	r3, r2
 8006790:	00db      	lsls	r3, r3, #3
 8006792:	4413      	add	r3, r2
 8006794:	009b      	lsls	r3, r3, #2
 8006796:	440b      	add	r3, r1
 8006798:	3314      	adds	r3, #20
 800679a:	7bfa      	ldrb	r2, [r7, #15]
 800679c:	701a      	strb	r2, [r3, #0]
#if defined (USB_OTG_FS) || defined (USB_OTG_HS)
    hpcd->IN_ep[i].tx_fifo_num = i;
 800679e:	7bfa      	ldrb	r2, [r7, #15]
 80067a0:	7bfb      	ldrb	r3, [r7, #15]
 80067a2:	b298      	uxth	r0, r3
 80067a4:	6879      	ldr	r1, [r7, #4]
 80067a6:	4613      	mov	r3, r2
 80067a8:	00db      	lsls	r3, r3, #3
 80067aa:	4413      	add	r3, r2
 80067ac:	009b      	lsls	r3, r3, #2
 80067ae:	440b      	add	r3, r1
 80067b0:	332e      	adds	r3, #46	@ 0x2e
 80067b2:	4602      	mov	r2, r0
 80067b4:	801a      	strh	r2, [r3, #0]
#endif /* defined (USB_OTG_FS) || defined (USB_OTG_HS) */
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80067b6:	7bfa      	ldrb	r2, [r7, #15]
 80067b8:	6879      	ldr	r1, [r7, #4]
 80067ba:	4613      	mov	r3, r2
 80067bc:	00db      	lsls	r3, r3, #3
 80067be:	4413      	add	r3, r2
 80067c0:	009b      	lsls	r3, r3, #2
 80067c2:	440b      	add	r3, r1
 80067c4:	3318      	adds	r3, #24
 80067c6:	2200      	movs	r2, #0
 80067c8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80067ca:	7bfa      	ldrb	r2, [r7, #15]
 80067cc:	6879      	ldr	r1, [r7, #4]
 80067ce:	4613      	mov	r3, r2
 80067d0:	00db      	lsls	r3, r3, #3
 80067d2:	4413      	add	r3, r2
 80067d4:	009b      	lsls	r3, r3, #2
 80067d6:	440b      	add	r3, r1
 80067d8:	331c      	adds	r3, #28
 80067da:	2200      	movs	r2, #0
 80067dc:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80067de:	7bfa      	ldrb	r2, [r7, #15]
 80067e0:	6879      	ldr	r1, [r7, #4]
 80067e2:	4613      	mov	r3, r2
 80067e4:	00db      	lsls	r3, r3, #3
 80067e6:	4413      	add	r3, r2
 80067e8:	009b      	lsls	r3, r3, #2
 80067ea:	440b      	add	r3, r1
 80067ec:	3320      	adds	r3, #32
 80067ee:	2200      	movs	r2, #0
 80067f0:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80067f2:	7bfa      	ldrb	r2, [r7, #15]
 80067f4:	6879      	ldr	r1, [r7, #4]
 80067f6:	4613      	mov	r3, r2
 80067f8:	00db      	lsls	r3, r3, #3
 80067fa:	4413      	add	r3, r2
 80067fc:	009b      	lsls	r3, r3, #2
 80067fe:	440b      	add	r3, r1
 8006800:	3324      	adds	r3, #36	@ 0x24
 8006802:	2200      	movs	r2, #0
 8006804:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006806:	7bfb      	ldrb	r3, [r7, #15]
 8006808:	3301      	adds	r3, #1
 800680a:	73fb      	strb	r3, [r7, #15]
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	791b      	ldrb	r3, [r3, #4]
 8006810:	7bfa      	ldrb	r2, [r7, #15]
 8006812:	429a      	cmp	r2, r3
 8006814:	d3af      	bcc.n	8006776 <HAL_PCD_Init+0x88>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006816:	2300      	movs	r3, #0
 8006818:	73fb      	strb	r3, [r7, #15]
 800681a:	e044      	b.n	80068a6 <HAL_PCD_Init+0x1b8>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800681c:	7bfa      	ldrb	r2, [r7, #15]
 800681e:	6879      	ldr	r1, [r7, #4]
 8006820:	4613      	mov	r3, r2
 8006822:	00db      	lsls	r3, r3, #3
 8006824:	4413      	add	r3, r2
 8006826:	009b      	lsls	r3, r3, #2
 8006828:	440b      	add	r3, r1
 800682a:	f203 2355 	addw	r3, r3, #597	@ 0x255
 800682e:	2200      	movs	r2, #0
 8006830:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8006832:	7bfa      	ldrb	r2, [r7, #15]
 8006834:	6879      	ldr	r1, [r7, #4]
 8006836:	4613      	mov	r3, r2
 8006838:	00db      	lsls	r3, r3, #3
 800683a:	4413      	add	r3, r2
 800683c:	009b      	lsls	r3, r3, #2
 800683e:	440b      	add	r3, r1
 8006840:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8006844:	7bfa      	ldrb	r2, [r7, #15]
 8006846:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8006848:	7bfa      	ldrb	r2, [r7, #15]
 800684a:	6879      	ldr	r1, [r7, #4]
 800684c:	4613      	mov	r3, r2
 800684e:	00db      	lsls	r3, r3, #3
 8006850:	4413      	add	r3, r2
 8006852:	009b      	lsls	r3, r3, #2
 8006854:	440b      	add	r3, r1
 8006856:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800685a:	2200      	movs	r2, #0
 800685c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800685e:	7bfa      	ldrb	r2, [r7, #15]
 8006860:	6879      	ldr	r1, [r7, #4]
 8006862:	4613      	mov	r3, r2
 8006864:	00db      	lsls	r3, r3, #3
 8006866:	4413      	add	r3, r2
 8006868:	009b      	lsls	r3, r3, #2
 800686a:	440b      	add	r3, r1
 800686c:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8006870:	2200      	movs	r2, #0
 8006872:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8006874:	7bfa      	ldrb	r2, [r7, #15]
 8006876:	6879      	ldr	r1, [r7, #4]
 8006878:	4613      	mov	r3, r2
 800687a:	00db      	lsls	r3, r3, #3
 800687c:	4413      	add	r3, r2
 800687e:	009b      	lsls	r3, r3, #2
 8006880:	440b      	add	r3, r1
 8006882:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8006886:	2200      	movs	r2, #0
 8006888:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800688a:	7bfa      	ldrb	r2, [r7, #15]
 800688c:	6879      	ldr	r1, [r7, #4]
 800688e:	4613      	mov	r3, r2
 8006890:	00db      	lsls	r3, r3, #3
 8006892:	4413      	add	r3, r2
 8006894:	009b      	lsls	r3, r3, #2
 8006896:	440b      	add	r3, r1
 8006898:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 800689c:	2200      	movs	r2, #0
 800689e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80068a0:	7bfb      	ldrb	r3, [r7, #15]
 80068a2:	3301      	adds	r3, #1
 80068a4:	73fb      	strb	r3, [r7, #15]
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	791b      	ldrb	r3, [r3, #4]
 80068aa:	7bfa      	ldrb	r2, [r7, #15]
 80068ac:	429a      	cmp	r2, r3
 80068ae:	d3b5      	bcc.n	800681c <HAL_PCD_Init+0x12e>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	6818      	ldr	r0, [r3, #0]
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	7c1a      	ldrb	r2, [r3, #16]
 80068b8:	f88d 2000 	strb.w	r2, [sp]
 80068bc:	3304      	adds	r3, #4
 80068be:	cb0e      	ldmia	r3, {r1, r2, r3}
 80068c0:	f004 fffe 	bl	800b8c0 <USB_DevInit>
 80068c4:	4603      	mov	r3, r0
 80068c6:	2b00      	cmp	r3, #0
 80068c8:	d005      	beq.n	80068d6 <HAL_PCD_Init+0x1e8>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	2202      	movs	r2, #2
 80068ce:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80068d2:	2301      	movs	r3, #1
 80068d4:	e013      	b.n	80068fe <HAL_PCD_Init+0x210>
  }

  hpcd->USB_Address = 0U;
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	2200      	movs	r2, #0
 80068da:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	2201      	movs	r2, #1
 80068e0:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	7b1b      	ldrb	r3, [r3, #12]
 80068e8:	2b01      	cmp	r3, #1
 80068ea:	d102      	bne.n	80068f2 <HAL_PCD_Init+0x204>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80068ec:	6878      	ldr	r0, [r7, #4]
 80068ee:	f001 f975 	bl	8007bdc <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	4618      	mov	r0, r3
 80068f8:	f006 f89f 	bl	800ca3a <USB_DevDisconnect>

  return HAL_OK;
 80068fc:	2300      	movs	r3, #0
}
 80068fe:	4618      	mov	r0, r3
 8006900:	3710      	adds	r7, #16
 8006902:	46bd      	mov	sp, r7
 8006904:	bd80      	pop	{r7, pc}

08006906 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8006906:	b580      	push	{r7, lr}
 8006908:	b082      	sub	sp, #8
 800690a:	af00      	add	r7, sp, #0
 800690c:	6078      	str	r0, [r7, #4]
#if defined (STM32U575xx) || defined (STM32U585xx)
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
#endif /* defined (STM32U575xx) || defined (STM32U585xx) */

  __HAL_LOCK(hpcd);
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8006914:	2b01      	cmp	r3, #1
 8006916:	d101      	bne.n	800691c <HAL_PCD_Start+0x16>
 8006918:	2302      	movs	r3, #2
 800691a:	e012      	b.n	8006942 <HAL_PCD_Start+0x3c>
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	2201      	movs	r2, #1
 8006920:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
  }
#endif /* defined (STM32U575xx) || defined (STM32U585xx) */
  __HAL_PCD_ENABLE(hpcd);
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	4618      	mov	r0, r3
 800692a:	f004 ff5b 	bl	800b7e4 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	4618      	mov	r0, r3
 8006934:	f006 f860 	bl	800c9f8 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	2200      	movs	r2, #0
 800693c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8006940:	2300      	movs	r3, #0
}
 8006942:	4618      	mov	r0, r3
 8006944:	3708      	adds	r7, #8
 8006946:	46bd      	mov	sp, r7
 8006948:	bd80      	pop	{r7, pc}

0800694a <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800694a:	b590      	push	{r4, r7, lr}
 800694c:	b08d      	sub	sp, #52	@ 0x34
 800694e:	af00      	add	r7, sp, #0
 8006950:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006958:	6a3b      	ldr	r3, [r7, #32]
 800695a:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	4618      	mov	r0, r3
 8006962:	f006 f91e 	bl	800cba2 <USB_GetMode>
 8006966:	4603      	mov	r3, r0
 8006968:	2b00      	cmp	r3, #0
 800696a:	f040 84d3 	bne.w	8007314 <HAL_PCD_IRQHandler+0x9ca>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	4618      	mov	r0, r3
 8006974:	f006 f882 	bl	800ca7c <USB_ReadInterrupts>
 8006978:	4603      	mov	r3, r0
 800697a:	2b00      	cmp	r3, #0
 800697c:	f000 84c9 	beq.w	8007312 <HAL_PCD_IRQHandler+0x9c8>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8006980:	69fb      	ldr	r3, [r7, #28]
 8006982:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006986:	689b      	ldr	r3, [r3, #8]
 8006988:	0a1b      	lsrs	r3, r3, #8
 800698a:	f3c3 020d 	ubfx	r2, r3, #0, #14
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	4618      	mov	r0, r3
 800699a:	f006 f86f 	bl	800ca7c <USB_ReadInterrupts>
 800699e:	4603      	mov	r3, r0
 80069a0:	f003 0302 	and.w	r3, r3, #2
 80069a4:	2b02      	cmp	r3, #2
 80069a6:	d107      	bne.n	80069b8 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	695a      	ldr	r2, [r3, #20]
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	f002 0202 	and.w	r2, r2, #2
 80069b6:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	4618      	mov	r0, r3
 80069be:	f006 f85d 	bl	800ca7c <USB_ReadInterrupts>
 80069c2:	4603      	mov	r3, r0
 80069c4:	f003 0310 	and.w	r3, r3, #16
 80069c8:	2b10      	cmp	r3, #16
 80069ca:	d161      	bne.n	8006a90 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	699a      	ldr	r2, [r3, #24]
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	f022 0210 	bic.w	r2, r2, #16
 80069da:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 80069dc:	6a3b      	ldr	r3, [r7, #32]
 80069de:	6a1b      	ldr	r3, [r3, #32]
 80069e0:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 80069e2:	69bb      	ldr	r3, [r7, #24]
 80069e4:	f003 020f 	and.w	r2, r3, #15
 80069e8:	4613      	mov	r3, r2
 80069ea:	00db      	lsls	r3, r3, #3
 80069ec:	4413      	add	r3, r2
 80069ee:	009b      	lsls	r3, r3, #2
 80069f0:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80069f4:	687a      	ldr	r2, [r7, #4]
 80069f6:	4413      	add	r3, r2
 80069f8:	3304      	adds	r3, #4
 80069fa:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 80069fc:	69bb      	ldr	r3, [r7, #24]
 80069fe:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8006a02:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006a06:	d124      	bne.n	8006a52 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8006a08:	69ba      	ldr	r2, [r7, #24]
 8006a0a:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8006a0e:	4013      	ands	r3, r2
 8006a10:	2b00      	cmp	r3, #0
 8006a12:	d035      	beq.n	8006a80 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8006a14:	697b      	ldr	r3, [r7, #20]
 8006a16:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8006a18:	69bb      	ldr	r3, [r7, #24]
 8006a1a:	091b      	lsrs	r3, r3, #4
 8006a1c:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8006a1e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006a22:	b29b      	uxth	r3, r3
 8006a24:	461a      	mov	r2, r3
 8006a26:	6a38      	ldr	r0, [r7, #32]
 8006a28:	f005 ff68 	bl	800c8fc <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8006a2c:	697b      	ldr	r3, [r7, #20]
 8006a2e:	68da      	ldr	r2, [r3, #12]
 8006a30:	69bb      	ldr	r3, [r7, #24]
 8006a32:	091b      	lsrs	r3, r3, #4
 8006a34:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006a38:	441a      	add	r2, r3
 8006a3a:	697b      	ldr	r3, [r7, #20]
 8006a3c:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8006a3e:	697b      	ldr	r3, [r7, #20]
 8006a40:	695a      	ldr	r2, [r3, #20]
 8006a42:	69bb      	ldr	r3, [r7, #24]
 8006a44:	091b      	lsrs	r3, r3, #4
 8006a46:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006a4a:	441a      	add	r2, r3
 8006a4c:	697b      	ldr	r3, [r7, #20]
 8006a4e:	615a      	str	r2, [r3, #20]
 8006a50:	e016      	b.n	8006a80 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8006a52:	69bb      	ldr	r3, [r7, #24]
 8006a54:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8006a58:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8006a5c:	d110      	bne.n	8006a80 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8006a64:	2208      	movs	r2, #8
 8006a66:	4619      	mov	r1, r3
 8006a68:	6a38      	ldr	r0, [r7, #32]
 8006a6a:	f005 ff47 	bl	800c8fc <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8006a6e:	697b      	ldr	r3, [r7, #20]
 8006a70:	695a      	ldr	r2, [r3, #20]
 8006a72:	69bb      	ldr	r3, [r7, #24]
 8006a74:	091b      	lsrs	r3, r3, #4
 8006a76:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006a7a:	441a      	add	r2, r3
 8006a7c:	697b      	ldr	r3, [r7, #20]
 8006a7e:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	699a      	ldr	r2, [r3, #24]
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	f042 0210 	orr.w	r2, r2, #16
 8006a8e:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	4618      	mov	r0, r3
 8006a96:	f005 fff1 	bl	800ca7c <USB_ReadInterrupts>
 8006a9a:	4603      	mov	r3, r0
 8006a9c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006aa0:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8006aa4:	f040 80a7 	bne.w	8006bf6 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8006aa8:	2300      	movs	r3, #0
 8006aaa:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	4618      	mov	r0, r3
 8006ab2:	f005 fff6 	bl	800caa2 <USB_ReadDevAllOutEpInterrupt>
 8006ab6:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8006ab8:	e099      	b.n	8006bee <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8006aba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006abc:	f003 0301 	and.w	r3, r3, #1
 8006ac0:	2b00      	cmp	r3, #0
 8006ac2:	f000 808e 	beq.w	8006be2 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006acc:	b2d2      	uxtb	r2, r2
 8006ace:	4611      	mov	r1, r2
 8006ad0:	4618      	mov	r0, r3
 8006ad2:	f006 f81a 	bl	800cb0a <USB_ReadDevOutEPInterrupt>
 8006ad6:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8006ad8:	693b      	ldr	r3, [r7, #16]
 8006ada:	f003 0301 	and.w	r3, r3, #1
 8006ade:	2b00      	cmp	r3, #0
 8006ae0:	d00c      	beq.n	8006afc <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8006ae2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ae4:	015a      	lsls	r2, r3, #5
 8006ae6:	69fb      	ldr	r3, [r7, #28]
 8006ae8:	4413      	add	r3, r2
 8006aea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006aee:	461a      	mov	r2, r3
 8006af0:	2301      	movs	r3, #1
 8006af2:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8006af4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006af6:	6878      	ldr	r0, [r7, #4]
 8006af8:	f000 feea 	bl	80078d0 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8006afc:	693b      	ldr	r3, [r7, #16]
 8006afe:	f003 0308 	and.w	r3, r3, #8
 8006b02:	2b00      	cmp	r3, #0
 8006b04:	d00c      	beq.n	8006b20 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8006b06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b08:	015a      	lsls	r2, r3, #5
 8006b0a:	69fb      	ldr	r3, [r7, #28]
 8006b0c:	4413      	add	r3, r2
 8006b0e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006b12:	461a      	mov	r2, r3
 8006b14:	2308      	movs	r3, #8
 8006b16:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8006b18:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006b1a:	6878      	ldr	r0, [r7, #4]
 8006b1c:	f000 ffc0 	bl	8007aa0 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8006b20:	693b      	ldr	r3, [r7, #16]
 8006b22:	f003 0310 	and.w	r3, r3, #16
 8006b26:	2b00      	cmp	r3, #0
 8006b28:	d008      	beq.n	8006b3c <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8006b2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b2c:	015a      	lsls	r2, r3, #5
 8006b2e:	69fb      	ldr	r3, [r7, #28]
 8006b30:	4413      	add	r3, r2
 8006b32:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006b36:	461a      	mov	r2, r3
 8006b38:	2310      	movs	r3, #16
 8006b3a:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8006b3c:	693b      	ldr	r3, [r7, #16]
 8006b3e:	f003 0302 	and.w	r3, r3, #2
 8006b42:	2b00      	cmp	r3, #0
 8006b44:	d030      	beq.n	8006ba8 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8006b46:	6a3b      	ldr	r3, [r7, #32]
 8006b48:	695b      	ldr	r3, [r3, #20]
 8006b4a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006b4e:	2b80      	cmp	r3, #128	@ 0x80
 8006b50:	d109      	bne.n	8006b66 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8006b52:	69fb      	ldr	r3, [r7, #28]
 8006b54:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006b58:	685b      	ldr	r3, [r3, #4]
 8006b5a:	69fa      	ldr	r2, [r7, #28]
 8006b5c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006b60:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8006b64:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8006b66:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006b68:	4613      	mov	r3, r2
 8006b6a:	00db      	lsls	r3, r3, #3
 8006b6c:	4413      	add	r3, r2
 8006b6e:	009b      	lsls	r3, r3, #2
 8006b70:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8006b74:	687a      	ldr	r2, [r7, #4]
 8006b76:	4413      	add	r3, r2
 8006b78:	3304      	adds	r3, #4
 8006b7a:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8006b7c:	697b      	ldr	r3, [r7, #20]
 8006b7e:	78db      	ldrb	r3, [r3, #3]
 8006b80:	2b01      	cmp	r3, #1
 8006b82:	d108      	bne.n	8006b96 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8006b84:	697b      	ldr	r3, [r7, #20]
 8006b86:	2200      	movs	r2, #0
 8006b88:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8006b8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b8c:	b2db      	uxtb	r3, r3
 8006b8e:	4619      	mov	r1, r3
 8006b90:	6878      	ldr	r0, [r7, #4]
 8006b92:	f7fd fa33 	bl	8003ffc <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8006b96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b98:	015a      	lsls	r2, r3, #5
 8006b9a:	69fb      	ldr	r3, [r7, #28]
 8006b9c:	4413      	add	r3, r2
 8006b9e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006ba2:	461a      	mov	r2, r3
 8006ba4:	2302      	movs	r3, #2
 8006ba6:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8006ba8:	693b      	ldr	r3, [r7, #16]
 8006baa:	f003 0320 	and.w	r3, r3, #32
 8006bae:	2b00      	cmp	r3, #0
 8006bb0:	d008      	beq.n	8006bc4 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8006bb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bb4:	015a      	lsls	r2, r3, #5
 8006bb6:	69fb      	ldr	r3, [r7, #28]
 8006bb8:	4413      	add	r3, r2
 8006bba:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006bbe:	461a      	mov	r2, r3
 8006bc0:	2320      	movs	r3, #32
 8006bc2:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8006bc4:	693b      	ldr	r3, [r7, #16]
 8006bc6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006bca:	2b00      	cmp	r3, #0
 8006bcc:	d009      	beq.n	8006be2 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8006bce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bd0:	015a      	lsls	r2, r3, #5
 8006bd2:	69fb      	ldr	r3, [r7, #28]
 8006bd4:	4413      	add	r3, r2
 8006bd6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006bda:	461a      	mov	r2, r3
 8006bdc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8006be0:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8006be2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006be4:	3301      	adds	r3, #1
 8006be6:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8006be8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006bea:	085b      	lsrs	r3, r3, #1
 8006bec:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8006bee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006bf0:	2b00      	cmp	r3, #0
 8006bf2:	f47f af62 	bne.w	8006aba <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	4618      	mov	r0, r3
 8006bfc:	f005 ff3e 	bl	800ca7c <USB_ReadInterrupts>
 8006c00:	4603      	mov	r3, r0
 8006c02:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006c06:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006c0a:	f040 80db 	bne.w	8006dc4 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	4618      	mov	r0, r3
 8006c14:	f005 ff5f 	bl	800cad6 <USB_ReadDevAllInEpInterrupt>
 8006c18:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8006c1a:	2300      	movs	r3, #0
 8006c1c:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8006c1e:	e0cd      	b.n	8006dbc <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8006c20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c22:	f003 0301 	and.w	r3, r3, #1
 8006c26:	2b00      	cmp	r3, #0
 8006c28:	f000 80c2 	beq.w	8006db0 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006c32:	b2d2      	uxtb	r2, r2
 8006c34:	4611      	mov	r1, r2
 8006c36:	4618      	mov	r0, r3
 8006c38:	f005 ff85 	bl	800cb46 <USB_ReadDevInEPInterrupt>
 8006c3c:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8006c3e:	693b      	ldr	r3, [r7, #16]
 8006c40:	f003 0301 	and.w	r3, r3, #1
 8006c44:	2b00      	cmp	r3, #0
 8006c46:	d057      	beq.n	8006cf8 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8006c48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c4a:	f003 030f 	and.w	r3, r3, #15
 8006c4e:	2201      	movs	r2, #1
 8006c50:	fa02 f303 	lsl.w	r3, r2, r3
 8006c54:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8006c56:	69fb      	ldr	r3, [r7, #28]
 8006c58:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006c5c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006c5e:	68fb      	ldr	r3, [r7, #12]
 8006c60:	43db      	mvns	r3, r3
 8006c62:	69f9      	ldr	r1, [r7, #28]
 8006c64:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006c68:	4013      	ands	r3, r2
 8006c6a:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8006c6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c6e:	015a      	lsls	r2, r3, #5
 8006c70:	69fb      	ldr	r3, [r7, #28]
 8006c72:	4413      	add	r3, r2
 8006c74:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006c78:	461a      	mov	r2, r3
 8006c7a:	2301      	movs	r3, #1
 8006c7c:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	799b      	ldrb	r3, [r3, #6]
 8006c82:	2b01      	cmp	r3, #1
 8006c84:	d132      	bne.n	8006cec <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8006c86:	6879      	ldr	r1, [r7, #4]
 8006c88:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006c8a:	4613      	mov	r3, r2
 8006c8c:	00db      	lsls	r3, r3, #3
 8006c8e:	4413      	add	r3, r2
 8006c90:	009b      	lsls	r3, r3, #2
 8006c92:	440b      	add	r3, r1
 8006c94:	3320      	adds	r3, #32
 8006c96:	6819      	ldr	r1, [r3, #0]
 8006c98:	6878      	ldr	r0, [r7, #4]
 8006c9a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006c9c:	4613      	mov	r3, r2
 8006c9e:	00db      	lsls	r3, r3, #3
 8006ca0:	4413      	add	r3, r2
 8006ca2:	009b      	lsls	r3, r3, #2
 8006ca4:	4403      	add	r3, r0
 8006ca6:	331c      	adds	r3, #28
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	4419      	add	r1, r3
 8006cac:	6878      	ldr	r0, [r7, #4]
 8006cae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006cb0:	4613      	mov	r3, r2
 8006cb2:	00db      	lsls	r3, r3, #3
 8006cb4:	4413      	add	r3, r2
 8006cb6:	009b      	lsls	r3, r3, #2
 8006cb8:	4403      	add	r3, r0
 8006cba:	3320      	adds	r3, #32
 8006cbc:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8006cbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cc0:	2b00      	cmp	r3, #0
 8006cc2:	d113      	bne.n	8006cec <HAL_PCD_IRQHandler+0x3a2>
 8006cc4:	6879      	ldr	r1, [r7, #4]
 8006cc6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006cc8:	4613      	mov	r3, r2
 8006cca:	00db      	lsls	r3, r3, #3
 8006ccc:	4413      	add	r3, r2
 8006cce:	009b      	lsls	r3, r3, #2
 8006cd0:	440b      	add	r3, r1
 8006cd2:	3324      	adds	r3, #36	@ 0x24
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	2b00      	cmp	r3, #0
 8006cd8:	d108      	bne.n	8006cec <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	6818      	ldr	r0, [r3, #0]
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8006ce4:	461a      	mov	r2, r3
 8006ce6:	2101      	movs	r1, #1
 8006ce8:	f005 ff8c 	bl	800cc04 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8006cec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cee:	b2db      	uxtb	r3, r3
 8006cf0:	4619      	mov	r1, r3
 8006cf2:	6878      	ldr	r0, [r7, #4]
 8006cf4:	f7fd f8fe 	bl	8003ef4 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8006cf8:	693b      	ldr	r3, [r7, #16]
 8006cfa:	f003 0308 	and.w	r3, r3, #8
 8006cfe:	2b00      	cmp	r3, #0
 8006d00:	d008      	beq.n	8006d14 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8006d02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d04:	015a      	lsls	r2, r3, #5
 8006d06:	69fb      	ldr	r3, [r7, #28]
 8006d08:	4413      	add	r3, r2
 8006d0a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006d0e:	461a      	mov	r2, r3
 8006d10:	2308      	movs	r3, #8
 8006d12:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8006d14:	693b      	ldr	r3, [r7, #16]
 8006d16:	f003 0310 	and.w	r3, r3, #16
 8006d1a:	2b00      	cmp	r3, #0
 8006d1c:	d008      	beq.n	8006d30 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8006d1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d20:	015a      	lsls	r2, r3, #5
 8006d22:	69fb      	ldr	r3, [r7, #28]
 8006d24:	4413      	add	r3, r2
 8006d26:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006d2a:	461a      	mov	r2, r3
 8006d2c:	2310      	movs	r3, #16
 8006d2e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8006d30:	693b      	ldr	r3, [r7, #16]
 8006d32:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006d36:	2b00      	cmp	r3, #0
 8006d38:	d008      	beq.n	8006d4c <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8006d3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d3c:	015a      	lsls	r2, r3, #5
 8006d3e:	69fb      	ldr	r3, [r7, #28]
 8006d40:	4413      	add	r3, r2
 8006d42:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006d46:	461a      	mov	r2, r3
 8006d48:	2340      	movs	r3, #64	@ 0x40
 8006d4a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8006d4c:	693b      	ldr	r3, [r7, #16]
 8006d4e:	f003 0302 	and.w	r3, r3, #2
 8006d52:	2b00      	cmp	r3, #0
 8006d54:	d023      	beq.n	8006d9e <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8006d56:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006d58:	6a38      	ldr	r0, [r7, #32]
 8006d5a:	f004 ff21 	bl	800bba0 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8006d5e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006d60:	4613      	mov	r3, r2
 8006d62:	00db      	lsls	r3, r3, #3
 8006d64:	4413      	add	r3, r2
 8006d66:	009b      	lsls	r3, r3, #2
 8006d68:	3310      	adds	r3, #16
 8006d6a:	687a      	ldr	r2, [r7, #4]
 8006d6c:	4413      	add	r3, r2
 8006d6e:	3304      	adds	r3, #4
 8006d70:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8006d72:	697b      	ldr	r3, [r7, #20]
 8006d74:	78db      	ldrb	r3, [r3, #3]
 8006d76:	2b01      	cmp	r3, #1
 8006d78:	d108      	bne.n	8006d8c <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8006d7a:	697b      	ldr	r3, [r7, #20]
 8006d7c:	2200      	movs	r2, #0
 8006d7e:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8006d80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d82:	b2db      	uxtb	r3, r3
 8006d84:	4619      	mov	r1, r3
 8006d86:	6878      	ldr	r0, [r7, #4]
 8006d88:	f7fd f94a 	bl	8004020 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8006d8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d8e:	015a      	lsls	r2, r3, #5
 8006d90:	69fb      	ldr	r3, [r7, #28]
 8006d92:	4413      	add	r3, r2
 8006d94:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006d98:	461a      	mov	r2, r3
 8006d9a:	2302      	movs	r3, #2
 8006d9c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8006d9e:	693b      	ldr	r3, [r7, #16]
 8006da0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006da4:	2b00      	cmp	r3, #0
 8006da6:	d003      	beq.n	8006db0 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8006da8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006daa:	6878      	ldr	r0, [r7, #4]
 8006dac:	f000 fd04 	bl	80077b8 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8006db0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006db2:	3301      	adds	r3, #1
 8006db4:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8006db6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006db8:	085b      	lsrs	r3, r3, #1
 8006dba:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8006dbc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006dbe:	2b00      	cmp	r3, #0
 8006dc0:	f47f af2e 	bne.w	8006c20 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	4618      	mov	r0, r3
 8006dca:	f005 fe57 	bl	800ca7c <USB_ReadInterrupts>
 8006dce:	4603      	mov	r3, r0
 8006dd0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006dd4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006dd8:	d122      	bne.n	8006e20 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8006dda:	69fb      	ldr	r3, [r7, #28]
 8006ddc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006de0:	685b      	ldr	r3, [r3, #4]
 8006de2:	69fa      	ldr	r2, [r7, #28]
 8006de4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006de8:	f023 0301 	bic.w	r3, r3, #1
 8006dec:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8006df4:	2b01      	cmp	r3, #1
 8006df6:	d108      	bne.n	8006e0a <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	2200      	movs	r2, #0
 8006dfc:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8006e00:	2100      	movs	r1, #0
 8006e02:	6878      	ldr	r0, [r7, #4]
 8006e04:	f7fd faca 	bl	800439c <HAL_PCDEx_LPM_Callback>
 8006e08:	e002      	b.n	8006e10 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8006e0a:	6878      	ldr	r0, [r7, #4]
 8006e0c:	f7fd f8e8 	bl	8003fe0 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	695a      	ldr	r2, [r3, #20]
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8006e1e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	4618      	mov	r0, r3
 8006e26:	f005 fe29 	bl	800ca7c <USB_ReadInterrupts>
 8006e2a:	4603      	mov	r3, r0
 8006e2c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006e30:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006e34:	d112      	bne.n	8006e5c <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8006e36:	69fb      	ldr	r3, [r7, #28]
 8006e38:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006e3c:	689b      	ldr	r3, [r3, #8]
 8006e3e:	f003 0301 	and.w	r3, r3, #1
 8006e42:	2b01      	cmp	r3, #1
 8006e44:	d102      	bne.n	8006e4c <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8006e46:	6878      	ldr	r0, [r7, #4]
 8006e48:	f7fd f8a4 	bl	8003f94 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	695a      	ldr	r2, [r3, #20]
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8006e5a:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	4618      	mov	r0, r3
 8006e62:	f005 fe0b 	bl	800ca7c <USB_ReadInterrupts>
 8006e66:	4603      	mov	r3, r0
 8006e68:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006e6c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006e70:	d121      	bne.n	8006eb6 <HAL_PCD_IRQHandler+0x56c>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	695a      	ldr	r2, [r3, #20]
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	f002 6200 	and.w	r2, r2, #134217728	@ 0x8000000
 8006e80:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8006e88:	2b00      	cmp	r3, #0
 8006e8a:	d111      	bne.n	8006eb0 <HAL_PCD_IRQHandler+0x566>
      {
        hpcd->LPM_State = LPM_L1;
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	2201      	movs	r2, #1
 8006e90:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006e9a:	089b      	lsrs	r3, r3, #2
 8006e9c:	f003 020f 	and.w	r2, r3, #15
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	f8c3 24d0 	str.w	r2, [r3, #1232]	@ 0x4d0

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8006ea6:	2101      	movs	r1, #1
 8006ea8:	6878      	ldr	r0, [r7, #4]
 8006eaa:	f7fd fa77 	bl	800439c <HAL_PCDEx_LPM_Callback>
 8006eae:	e002      	b.n	8006eb6 <HAL_PCD_IRQHandler+0x56c>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8006eb0:	6878      	ldr	r0, [r7, #4]
 8006eb2:	f7fd f86f 	bl	8003f94 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	4618      	mov	r0, r3
 8006ebc:	f005 fdde 	bl	800ca7c <USB_ReadInterrupts>
 8006ec0:	4603      	mov	r3, r0
 8006ec2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006ec6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006eca:	f040 80b7 	bne.w	800703c <HAL_PCD_IRQHandler+0x6f2>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8006ece:	69fb      	ldr	r3, [r7, #28]
 8006ed0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006ed4:	685b      	ldr	r3, [r3, #4]
 8006ed6:	69fa      	ldr	r2, [r7, #28]
 8006ed8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006edc:	f023 0301 	bic.w	r3, r3, #1
 8006ee0:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	2110      	movs	r1, #16
 8006ee8:	4618      	mov	r0, r3
 8006eea:	f004 fe59 	bl	800bba0 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006eee:	2300      	movs	r3, #0
 8006ef0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006ef2:	e046      	b.n	8006f82 <HAL_PCD_IRQHandler+0x638>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8006ef4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006ef6:	015a      	lsls	r2, r3, #5
 8006ef8:	69fb      	ldr	r3, [r7, #28]
 8006efa:	4413      	add	r3, r2
 8006efc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006f00:	461a      	mov	r2, r3
 8006f02:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8006f06:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8006f08:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006f0a:	015a      	lsls	r2, r3, #5
 8006f0c:	69fb      	ldr	r3, [r7, #28]
 8006f0e:	4413      	add	r3, r2
 8006f10:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006f14:	681b      	ldr	r3, [r3, #0]
 8006f16:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006f18:	0151      	lsls	r1, r2, #5
 8006f1a:	69fa      	ldr	r2, [r7, #28]
 8006f1c:	440a      	add	r2, r1
 8006f1e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006f22:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006f26:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8006f28:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006f2a:	015a      	lsls	r2, r3, #5
 8006f2c:	69fb      	ldr	r3, [r7, #28]
 8006f2e:	4413      	add	r3, r2
 8006f30:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006f34:	461a      	mov	r2, r3
 8006f36:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8006f3a:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8006f3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006f3e:	015a      	lsls	r2, r3, #5
 8006f40:	69fb      	ldr	r3, [r7, #28]
 8006f42:	4413      	add	r3, r2
 8006f44:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006f4c:	0151      	lsls	r1, r2, #5
 8006f4e:	69fa      	ldr	r2, [r7, #28]
 8006f50:	440a      	add	r2, r1
 8006f52:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006f56:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006f5a:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8006f5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006f5e:	015a      	lsls	r2, r3, #5
 8006f60:	69fb      	ldr	r3, [r7, #28]
 8006f62:	4413      	add	r3, r2
 8006f64:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006f6c:	0151      	lsls	r1, r2, #5
 8006f6e:	69fa      	ldr	r2, [r7, #28]
 8006f70:	440a      	add	r2, r1
 8006f72:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006f76:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8006f7a:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006f7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006f7e:	3301      	adds	r3, #1
 8006f80:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	791b      	ldrb	r3, [r3, #4]
 8006f86:	461a      	mov	r2, r3
 8006f88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006f8a:	4293      	cmp	r3, r2
 8006f8c:	d3b2      	bcc.n	8006ef4 <HAL_PCD_IRQHandler+0x5aa>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8006f8e:	69fb      	ldr	r3, [r7, #28]
 8006f90:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006f94:	69db      	ldr	r3, [r3, #28]
 8006f96:	69fa      	ldr	r2, [r7, #28]
 8006f98:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006f9c:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8006fa0:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	7bdb      	ldrb	r3, [r3, #15]
 8006fa6:	2b00      	cmp	r3, #0
 8006fa8:	d016      	beq.n	8006fd8 <HAL_PCD_IRQHandler+0x68e>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8006faa:	69fb      	ldr	r3, [r7, #28]
 8006fac:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006fb0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006fb4:	69fa      	ldr	r2, [r7, #28]
 8006fb6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006fba:	f043 030b 	orr.w	r3, r3, #11
 8006fbe:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8006fc2:	69fb      	ldr	r3, [r7, #28]
 8006fc4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006fc8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006fca:	69fa      	ldr	r2, [r7, #28]
 8006fcc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006fd0:	f043 030b 	orr.w	r3, r3, #11
 8006fd4:	6453      	str	r3, [r2, #68]	@ 0x44
 8006fd6:	e015      	b.n	8007004 <HAL_PCD_IRQHandler+0x6ba>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8006fd8:	69fb      	ldr	r3, [r7, #28]
 8006fda:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006fde:	695b      	ldr	r3, [r3, #20]
 8006fe0:	69fa      	ldr	r2, [r7, #28]
 8006fe2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006fe6:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8006fea:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 8006fee:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8006ff0:	69fb      	ldr	r3, [r7, #28]
 8006ff2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006ff6:	691b      	ldr	r3, [r3, #16]
 8006ff8:	69fa      	ldr	r2, [r7, #28]
 8006ffa:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006ffe:	f043 030b 	orr.w	r3, r3, #11
 8007002:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8007004:	69fb      	ldr	r3, [r7, #28]
 8007006:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	69fa      	ldr	r2, [r7, #28]
 800700e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007012:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8007016:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	6818      	ldr	r0, [r3, #0]
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8007026:	461a      	mov	r2, r3
 8007028:	f005 fdec 	bl	800cc04 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	695a      	ldr	r2, [r3, #20]
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 800703a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	4618      	mov	r0, r3
 8007042:	f005 fd1b 	bl	800ca7c <USB_ReadInterrupts>
 8007046:	4603      	mov	r3, r0
 8007048:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800704c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007050:	d123      	bne.n	800709a <HAL_PCD_IRQHandler+0x750>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	4618      	mov	r0, r3
 8007058:	f005 fdb1 	bl	800cbbe <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	4618      	mov	r0, r3
 8007062:	f004 fe16 	bl	800bc92 <USB_GetDevSpeed>
 8007066:	4603      	mov	r3, r0
 8007068:	461a      	mov	r2, r3
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	681c      	ldr	r4, [r3, #0]
 8007072:	f002 f871 	bl	8009158 <HAL_RCC_GetHCLKFreq>
 8007076:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800707c:	461a      	mov	r2, r3
 800707e:	4620      	mov	r0, r4
 8007080:	f004 fb0e 	bl	800b6a0 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8007084:	6878      	ldr	r0, [r7, #4]
 8007086:	f7fc ff5d 	bl	8003f44 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	695a      	ldr	r2, [r3, #20]
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8007098:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	4618      	mov	r0, r3
 80070a0:	f005 fcec 	bl	800ca7c <USB_ReadInterrupts>
 80070a4:	4603      	mov	r3, r0
 80070a6:	f003 0308 	and.w	r3, r3, #8
 80070aa:	2b08      	cmp	r3, #8
 80070ac:	d10a      	bne.n	80070c4 <HAL_PCD_IRQHandler+0x77a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 80070ae:	6878      	ldr	r0, [r7, #4]
 80070b0:	f7fc ff3a 	bl	8003f28 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	695a      	ldr	r2, [r3, #20]
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	f002 0208 	and.w	r2, r2, #8
 80070c2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	4618      	mov	r0, r3
 80070ca:	f005 fcd7 	bl	800ca7c <USB_ReadInterrupts>
 80070ce:	4603      	mov	r3, r0
 80070d0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80070d4:	2b80      	cmp	r3, #128	@ 0x80
 80070d6:	d13d      	bne.n	8007154 <HAL_PCD_IRQHandler+0x80a>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 80070d8:	6a3b      	ldr	r3, [r7, #32]
 80070da:	699b      	ldr	r3, [r3, #24]
 80070dc:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80070e0:	6a3b      	ldr	r3, [r7, #32]
 80070e2:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80070e4:	2301      	movs	r3, #1
 80070e6:	627b      	str	r3, [r7, #36]	@ 0x24
 80070e8:	e02e      	b.n	8007148 <HAL_PCD_IRQHandler+0x7fe>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 80070ea:	6879      	ldr	r1, [r7, #4]
 80070ec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80070ee:	4613      	mov	r3, r2
 80070f0:	00db      	lsls	r3, r3, #3
 80070f2:	4413      	add	r3, r2
 80070f4:	009b      	lsls	r3, r3, #2
 80070f6:	440b      	add	r3, r1
 80070f8:	f203 2357 	addw	r3, r3, #599	@ 0x257
 80070fc:	781b      	ldrb	r3, [r3, #0]
 80070fe:	2b01      	cmp	r3, #1
 8007100:	d11f      	bne.n	8007142 <HAL_PCD_IRQHandler+0x7f8>
        {
          /* disable the EP */
          USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8007102:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007104:	015a      	lsls	r2, r3, #5
 8007106:	69fb      	ldr	r3, [r7, #28]
 8007108:	4413      	add	r3, r2
 800710a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007112:	0151      	lsls	r1, r2, #5
 8007114:	69fa      	ldr	r2, [r7, #28]
 8007116:	440a      	add	r2, r1
 8007118:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800711c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8007120:	6013      	str	r3, [r2, #0]
          USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8007122:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007124:	015a      	lsls	r2, r3, #5
 8007126:	69fb      	ldr	r3, [r7, #28]
 8007128:	4413      	add	r3, r2
 800712a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007132:	0151      	lsls	r1, r2, #5
 8007134:	69fa      	ldr	r2, [r7, #28]
 8007136:	440a      	add	r2, r1
 8007138:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800713c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007140:	6013      	str	r3, [r2, #0]
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8007142:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007144:	3301      	adds	r3, #1
 8007146:	627b      	str	r3, [r7, #36]	@ 0x24
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	791b      	ldrb	r3, [r3, #4]
 800714c:	461a      	mov	r2, r3
 800714e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007150:	4293      	cmp	r3, r2
 8007152:	d3ca      	bcc.n	80070ea <HAL_PCD_IRQHandler+0x7a0>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	4618      	mov	r0, r3
 800715a:	f005 fc8f 	bl	800ca7c <USB_ReadInterrupts>
 800715e:	4603      	mov	r3, r0
 8007160:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007164:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007168:	d13c      	bne.n	80071e4 <HAL_PCD_IRQHandler+0x89a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800716a:	2301      	movs	r3, #1
 800716c:	627b      	str	r3, [r7, #36]	@ 0x24
 800716e:	e02b      	b.n	80071c8 <HAL_PCD_IRQHandler+0x87e>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8007170:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007172:	015a      	lsls	r2, r3, #5
 8007174:	69fb      	ldr	r3, [r7, #28]
 8007176:	4413      	add	r3, r2
 8007178:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8007180:	6879      	ldr	r1, [r7, #4]
 8007182:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007184:	4613      	mov	r3, r2
 8007186:	00db      	lsls	r3, r3, #3
 8007188:	4413      	add	r3, r2
 800718a:	009b      	lsls	r3, r3, #2
 800718c:	440b      	add	r3, r1
 800718e:	3318      	adds	r3, #24
 8007190:	781b      	ldrb	r3, [r3, #0]
 8007192:	2b01      	cmp	r3, #1
 8007194:	d115      	bne.n	80071c2 <HAL_PCD_IRQHandler+0x878>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8007196:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8007198:	2b00      	cmp	r3, #0
 800719a:	da12      	bge.n	80071c2 <HAL_PCD_IRQHandler+0x878>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 800719c:	6879      	ldr	r1, [r7, #4]
 800719e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80071a0:	4613      	mov	r3, r2
 80071a2:	00db      	lsls	r3, r3, #3
 80071a4:	4413      	add	r3, r2
 80071a6:	009b      	lsls	r3, r3, #2
 80071a8:	440b      	add	r3, r1
 80071aa:	3317      	adds	r3, #23
 80071ac:	2201      	movs	r2, #1
 80071ae:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 80071b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071b2:	b2db      	uxtb	r3, r3
 80071b4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80071b8:	b2db      	uxtb	r3, r3
 80071ba:	4619      	mov	r1, r3
 80071bc:	6878      	ldr	r0, [r7, #4]
 80071be:	f000 faca 	bl	8007756 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80071c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071c4:	3301      	adds	r3, #1
 80071c6:	627b      	str	r3, [r7, #36]	@ 0x24
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	791b      	ldrb	r3, [r3, #4]
 80071cc:	461a      	mov	r2, r3
 80071ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071d0:	4293      	cmp	r3, r2
 80071d2:	d3cd      	bcc.n	8007170 <HAL_PCD_IRQHandler+0x826>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	695a      	ldr	r2, [r3, #20]
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	681b      	ldr	r3, [r3, #0]
 80071de:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 80071e2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	4618      	mov	r0, r3
 80071ea:	f005 fc47 	bl	800ca7c <USB_ReadInterrupts>
 80071ee:	4603      	mov	r3, r0
 80071f0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80071f4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80071f8:	d156      	bne.n	80072a8 <HAL_PCD_IRQHandler+0x95e>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80071fa:	2301      	movs	r3, #1
 80071fc:	627b      	str	r3, [r7, #36]	@ 0x24
 80071fe:	e045      	b.n	800728c <HAL_PCD_IRQHandler+0x942>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8007200:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007202:	015a      	lsls	r2, r3, #5
 8007204:	69fb      	ldr	r3, [r7, #28]
 8007206:	4413      	add	r3, r2
 8007208:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8007210:	6879      	ldr	r1, [r7, #4]
 8007212:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007214:	4613      	mov	r3, r2
 8007216:	00db      	lsls	r3, r3, #3
 8007218:	4413      	add	r3, r2
 800721a:	009b      	lsls	r3, r3, #2
 800721c:	440b      	add	r3, r1
 800721e:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8007222:	781b      	ldrb	r3, [r3, #0]
 8007224:	2b01      	cmp	r3, #1
 8007226:	d12e      	bne.n	8007286 <HAL_PCD_IRQHandler+0x93c>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8007228:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800722a:	2b00      	cmp	r3, #0
 800722c:	da2b      	bge.n	8007286 <HAL_PCD_IRQHandler+0x93c>
            (((RegVal & (0x1UL << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 800722e:	69bb      	ldr	r3, [r7, #24]
 8007230:	0c1a      	lsrs	r2, r3, #16
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8007238:	4053      	eors	r3, r2
 800723a:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800723e:	2b00      	cmp	r3, #0
 8007240:	d121      	bne.n	8007286 <HAL_PCD_IRQHandler+0x93c>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8007242:	6879      	ldr	r1, [r7, #4]
 8007244:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007246:	4613      	mov	r3, r2
 8007248:	00db      	lsls	r3, r3, #3
 800724a:	4413      	add	r3, r2
 800724c:	009b      	lsls	r3, r3, #2
 800724e:	440b      	add	r3, r1
 8007250:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8007254:	2201      	movs	r2, #1
 8007256:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8007258:	6a3b      	ldr	r3, [r7, #32]
 800725a:	699b      	ldr	r3, [r3, #24]
 800725c:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8007260:	6a3b      	ldr	r3, [r7, #32]
 8007262:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8007264:	6a3b      	ldr	r3, [r7, #32]
 8007266:	695b      	ldr	r3, [r3, #20]
 8007268:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800726c:	2b00      	cmp	r3, #0
 800726e:	d10a      	bne.n	8007286 <HAL_PCD_IRQHandler+0x93c>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8007270:	69fb      	ldr	r3, [r7, #28]
 8007272:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007276:	685b      	ldr	r3, [r3, #4]
 8007278:	69fa      	ldr	r2, [r7, #28]
 800727a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800727e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8007282:	6053      	str	r3, [r2, #4]
            break;
 8007284:	e008      	b.n	8007298 <HAL_PCD_IRQHandler+0x94e>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8007286:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007288:	3301      	adds	r3, #1
 800728a:	627b      	str	r3, [r7, #36]	@ 0x24
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	791b      	ldrb	r3, [r3, #4]
 8007290:	461a      	mov	r2, r3
 8007292:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007294:	4293      	cmp	r3, r2
 8007296:	d3b3      	bcc.n	8007200 <HAL_PCD_IRQHandler+0x8b6>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	695a      	ldr	r2, [r3, #20]
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 80072a6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	4618      	mov	r0, r3
 80072ae:	f005 fbe5 	bl	800ca7c <USB_ReadInterrupts>
 80072b2:	4603      	mov	r3, r0
 80072b4:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80072b8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80072bc:	d10a      	bne.n	80072d4 <HAL_PCD_IRQHandler+0x98a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 80072be:	6878      	ldr	r0, [r7, #4]
 80072c0:	f7fc fec0 	bl	8004044 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	695a      	ldr	r2, [r3, #20]
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	681b      	ldr	r3, [r3, #0]
 80072ce:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 80072d2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	681b      	ldr	r3, [r3, #0]
 80072d8:	4618      	mov	r0, r3
 80072da:	f005 fbcf 	bl	800ca7c <USB_ReadInterrupts>
 80072de:	4603      	mov	r3, r0
 80072e0:	f003 0304 	and.w	r3, r3, #4
 80072e4:	2b04      	cmp	r3, #4
 80072e6:	d115      	bne.n	8007314 <HAL_PCD_IRQHandler+0x9ca>
    {
      RegVal = hpcd->Instance->GOTGINT;
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	685b      	ldr	r3, [r3, #4]
 80072ee:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 80072f0:	69bb      	ldr	r3, [r7, #24]
 80072f2:	f003 0304 	and.w	r3, r3, #4
 80072f6:	2b00      	cmp	r3, #0
 80072f8:	d002      	beq.n	8007300 <HAL_PCD_IRQHandler+0x9b6>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 80072fa:	6878      	ldr	r0, [r7, #4]
 80072fc:	f7fc feb0 	bl	8004060 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	6859      	ldr	r1, [r3, #4]
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	69ba      	ldr	r2, [r7, #24]
 800730c:	430a      	orrs	r2, r1
 800730e:	605a      	str	r2, [r3, #4]
 8007310:	e000      	b.n	8007314 <HAL_PCD_IRQHandler+0x9ca>
      return;
 8007312:	bf00      	nop
    }
  }
}
 8007314:	3734      	adds	r7, #52	@ 0x34
 8007316:	46bd      	mov	sp, r7
 8007318:	bd90      	pop	{r4, r7, pc}

0800731a <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800731a:	b580      	push	{r7, lr}
 800731c:	b082      	sub	sp, #8
 800731e:	af00      	add	r7, sp, #0
 8007320:	6078      	str	r0, [r7, #4]
 8007322:	460b      	mov	r3, r1
 8007324:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800732c:	2b01      	cmp	r3, #1
 800732e:	d101      	bne.n	8007334 <HAL_PCD_SetAddress+0x1a>
 8007330:	2302      	movs	r3, #2
 8007332:	e012      	b.n	800735a <HAL_PCD_SetAddress+0x40>
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	2201      	movs	r2, #1
 8007338:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	78fa      	ldrb	r2, [r7, #3]
 8007340:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	681b      	ldr	r3, [r3, #0]
 8007346:	78fa      	ldrb	r2, [r7, #3]
 8007348:	4611      	mov	r1, r2
 800734a:	4618      	mov	r0, r3
 800734c:	f005 fb2e 	bl	800c9ac <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	2200      	movs	r2, #0
 8007354:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8007358:	2300      	movs	r3, #0
}
 800735a:	4618      	mov	r0, r3
 800735c:	3708      	adds	r7, #8
 800735e:	46bd      	mov	sp, r7
 8007360:	bd80      	pop	{r7, pc}

08007362 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8007362:	b580      	push	{r7, lr}
 8007364:	b084      	sub	sp, #16
 8007366:	af00      	add	r7, sp, #0
 8007368:	6078      	str	r0, [r7, #4]
 800736a:	4608      	mov	r0, r1
 800736c:	4611      	mov	r1, r2
 800736e:	461a      	mov	r2, r3
 8007370:	4603      	mov	r3, r0
 8007372:	70fb      	strb	r3, [r7, #3]
 8007374:	460b      	mov	r3, r1
 8007376:	803b      	strh	r3, [r7, #0]
 8007378:	4613      	mov	r3, r2
 800737a:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 800737c:	2300      	movs	r3, #0
 800737e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8007380:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007384:	2b00      	cmp	r3, #0
 8007386:	da0f      	bge.n	80073a8 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007388:	78fb      	ldrb	r3, [r7, #3]
 800738a:	f003 020f 	and.w	r2, r3, #15
 800738e:	4613      	mov	r3, r2
 8007390:	00db      	lsls	r3, r3, #3
 8007392:	4413      	add	r3, r2
 8007394:	009b      	lsls	r3, r3, #2
 8007396:	3310      	adds	r3, #16
 8007398:	687a      	ldr	r2, [r7, #4]
 800739a:	4413      	add	r3, r2
 800739c:	3304      	adds	r3, #4
 800739e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80073a0:	68fb      	ldr	r3, [r7, #12]
 80073a2:	2201      	movs	r2, #1
 80073a4:	705a      	strb	r2, [r3, #1]
 80073a6:	e00f      	b.n	80073c8 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80073a8:	78fb      	ldrb	r3, [r7, #3]
 80073aa:	f003 020f 	and.w	r2, r3, #15
 80073ae:	4613      	mov	r3, r2
 80073b0:	00db      	lsls	r3, r3, #3
 80073b2:	4413      	add	r3, r2
 80073b4:	009b      	lsls	r3, r3, #2
 80073b6:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80073ba:	687a      	ldr	r2, [r7, #4]
 80073bc:	4413      	add	r3, r2
 80073be:	3304      	adds	r3, #4
 80073c0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80073c2:	68fb      	ldr	r3, [r7, #12]
 80073c4:	2200      	movs	r2, #0
 80073c6:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80073c8:	78fb      	ldrb	r3, [r7, #3]
 80073ca:	f003 030f 	and.w	r3, r3, #15
 80073ce:	b2da      	uxtb	r2, r3
 80073d0:	68fb      	ldr	r3, [r7, #12]
 80073d2:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 80073d4:	883b      	ldrh	r3, [r7, #0]
 80073d6:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80073da:	68fb      	ldr	r3, [r7, #12]
 80073dc:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 80073de:	68fb      	ldr	r3, [r7, #12]
 80073e0:	78ba      	ldrb	r2, [r7, #2]
 80073e2:	711a      	strb	r2, [r3, #4]

#if defined (USB_OTG_FS) || defined (USB_OTG_HS)
  if (ep->is_in != 0U)
 80073e4:	68fb      	ldr	r3, [r7, #12]
 80073e6:	785b      	ldrb	r3, [r3, #1]
 80073e8:	2b00      	cmp	r3, #0
 80073ea:	d004      	beq.n	80073f6 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 80073ec:	68fb      	ldr	r3, [r7, #12]
 80073ee:	781b      	ldrb	r3, [r3, #0]
 80073f0:	461a      	mov	r2, r3
 80073f2:	68fb      	ldr	r3, [r7, #12]
 80073f4:	835a      	strh	r2, [r3, #26]
  }
#endif /* defined (USB_OTG_FS) || defined (USB_OTG_HS) */

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80073f6:	78bb      	ldrb	r3, [r7, #2]
 80073f8:	2b02      	cmp	r3, #2
 80073fa:	d102      	bne.n	8007402 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 80073fc:	68fb      	ldr	r3, [r7, #12]
 80073fe:	2200      	movs	r2, #0
 8007400:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8007408:	2b01      	cmp	r3, #1
 800740a:	d101      	bne.n	8007410 <HAL_PCD_EP_Open+0xae>
 800740c:	2302      	movs	r3, #2
 800740e:	e00e      	b.n	800742e <HAL_PCD_EP_Open+0xcc>
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	2201      	movs	r2, #1
 8007414:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	68f9      	ldr	r1, [r7, #12]
 800741e:	4618      	mov	r0, r3
 8007420:	f004 fc5c 	bl	800bcdc <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	2200      	movs	r2, #0
 8007428:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 800742c:	7afb      	ldrb	r3, [r7, #11]
}
 800742e:	4618      	mov	r0, r3
 8007430:	3710      	adds	r7, #16
 8007432:	46bd      	mov	sp, r7
 8007434:	bd80      	pop	{r7, pc}

08007436 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8007436:	b580      	push	{r7, lr}
 8007438:	b084      	sub	sp, #16
 800743a:	af00      	add	r7, sp, #0
 800743c:	6078      	str	r0, [r7, #4]
 800743e:	460b      	mov	r3, r1
 8007440:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8007442:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007446:	2b00      	cmp	r3, #0
 8007448:	da0f      	bge.n	800746a <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800744a:	78fb      	ldrb	r3, [r7, #3]
 800744c:	f003 020f 	and.w	r2, r3, #15
 8007450:	4613      	mov	r3, r2
 8007452:	00db      	lsls	r3, r3, #3
 8007454:	4413      	add	r3, r2
 8007456:	009b      	lsls	r3, r3, #2
 8007458:	3310      	adds	r3, #16
 800745a:	687a      	ldr	r2, [r7, #4]
 800745c:	4413      	add	r3, r2
 800745e:	3304      	adds	r3, #4
 8007460:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8007462:	68fb      	ldr	r3, [r7, #12]
 8007464:	2201      	movs	r2, #1
 8007466:	705a      	strb	r2, [r3, #1]
 8007468:	e00f      	b.n	800748a <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800746a:	78fb      	ldrb	r3, [r7, #3]
 800746c:	f003 020f 	and.w	r2, r3, #15
 8007470:	4613      	mov	r3, r2
 8007472:	00db      	lsls	r3, r3, #3
 8007474:	4413      	add	r3, r2
 8007476:	009b      	lsls	r3, r3, #2
 8007478:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800747c:	687a      	ldr	r2, [r7, #4]
 800747e:	4413      	add	r3, r2
 8007480:	3304      	adds	r3, #4
 8007482:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8007484:	68fb      	ldr	r3, [r7, #12]
 8007486:	2200      	movs	r2, #0
 8007488:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 800748a:	78fb      	ldrb	r3, [r7, #3]
 800748c:	f003 030f 	and.w	r3, r3, #15
 8007490:	b2da      	uxtb	r2, r3
 8007492:	68fb      	ldr	r3, [r7, #12]
 8007494:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800749c:	2b01      	cmp	r3, #1
 800749e:	d101      	bne.n	80074a4 <HAL_PCD_EP_Close+0x6e>
 80074a0:	2302      	movs	r3, #2
 80074a2:	e00e      	b.n	80074c2 <HAL_PCD_EP_Close+0x8c>
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	2201      	movs	r2, #1
 80074a8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	68f9      	ldr	r1, [r7, #12]
 80074b2:	4618      	mov	r0, r3
 80074b4:	f004 fc9a 	bl	800bdec <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	2200      	movs	r2, #0
 80074bc:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 80074c0:	2300      	movs	r3, #0
}
 80074c2:	4618      	mov	r0, r3
 80074c4:	3710      	adds	r7, #16
 80074c6:	46bd      	mov	sp, r7
 80074c8:	bd80      	pop	{r7, pc}

080074ca <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80074ca:	b580      	push	{r7, lr}
 80074cc:	b086      	sub	sp, #24
 80074ce:	af00      	add	r7, sp, #0
 80074d0:	60f8      	str	r0, [r7, #12]
 80074d2:	607a      	str	r2, [r7, #4]
 80074d4:	603b      	str	r3, [r7, #0]
 80074d6:	460b      	mov	r3, r1
 80074d8:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80074da:	7afb      	ldrb	r3, [r7, #11]
 80074dc:	f003 020f 	and.w	r2, r3, #15
 80074e0:	4613      	mov	r3, r2
 80074e2:	00db      	lsls	r3, r3, #3
 80074e4:	4413      	add	r3, r2
 80074e6:	009b      	lsls	r3, r3, #2
 80074e8:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80074ec:	68fa      	ldr	r2, [r7, #12]
 80074ee:	4413      	add	r3, r2
 80074f0:	3304      	adds	r3, #4
 80074f2:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80074f4:	697b      	ldr	r3, [r7, #20]
 80074f6:	687a      	ldr	r2, [r7, #4]
 80074f8:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80074fa:	697b      	ldr	r3, [r7, #20]
 80074fc:	683a      	ldr	r2, [r7, #0]
 80074fe:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8007500:	697b      	ldr	r3, [r7, #20]
 8007502:	2200      	movs	r2, #0
 8007504:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8007506:	697b      	ldr	r3, [r7, #20]
 8007508:	2200      	movs	r2, #0
 800750a:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800750c:	7afb      	ldrb	r3, [r7, #11]
 800750e:	f003 030f 	and.w	r3, r3, #15
 8007512:	b2da      	uxtb	r2, r3
 8007514:	697b      	ldr	r3, [r7, #20]
 8007516:	701a      	strb	r2, [r3, #0]

#if defined (USB_OTG_FS) || defined (USB_OTG_HS)
  if (hpcd->Init.dma_enable == 1U)
 8007518:	68fb      	ldr	r3, [r7, #12]
 800751a:	799b      	ldrb	r3, [r3, #6]
 800751c:	2b01      	cmp	r3, #1
 800751e:	d102      	bne.n	8007526 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8007520:	687a      	ldr	r2, [r7, #4]
 8007522:	697b      	ldr	r3, [r7, #20]
 8007524:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8007526:	68fb      	ldr	r3, [r7, #12]
 8007528:	6818      	ldr	r0, [r3, #0]
 800752a:	68fb      	ldr	r3, [r7, #12]
 800752c:	799b      	ldrb	r3, [r3, #6]
 800752e:	461a      	mov	r2, r3
 8007530:	6979      	ldr	r1, [r7, #20]
 8007532:	f004 fd37 	bl	800bfa4 <USB_EPStartXfer>
#else
  (void)USB_EPStartXfer(hpcd->Instance, ep);
#endif /* defined (USB_OTG_FS) || defined (USB_OTG_HS) */

  return HAL_OK;
 8007536:	2300      	movs	r3, #0
}
 8007538:	4618      	mov	r0, r3
 800753a:	3718      	adds	r7, #24
 800753c:	46bd      	mov	sp, r7
 800753e:	bd80      	pop	{r7, pc}

08007540 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8007540:	b480      	push	{r7}
 8007542:	b083      	sub	sp, #12
 8007544:	af00      	add	r7, sp, #0
 8007546:	6078      	str	r0, [r7, #4]
 8007548:	460b      	mov	r3, r1
 800754a:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800754c:	78fb      	ldrb	r3, [r7, #3]
 800754e:	f003 020f 	and.w	r2, r3, #15
 8007552:	6879      	ldr	r1, [r7, #4]
 8007554:	4613      	mov	r3, r2
 8007556:	00db      	lsls	r3, r3, #3
 8007558:	4413      	add	r3, r2
 800755a:	009b      	lsls	r3, r3, #2
 800755c:	440b      	add	r3, r1
 800755e:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 8007562:	681b      	ldr	r3, [r3, #0]
}
 8007564:	4618      	mov	r0, r3
 8007566:	370c      	adds	r7, #12
 8007568:	46bd      	mov	sp, r7
 800756a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800756e:	4770      	bx	lr

08007570 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8007570:	b580      	push	{r7, lr}
 8007572:	b086      	sub	sp, #24
 8007574:	af00      	add	r7, sp, #0
 8007576:	60f8      	str	r0, [r7, #12]
 8007578:	607a      	str	r2, [r7, #4]
 800757a:	603b      	str	r3, [r7, #0]
 800757c:	460b      	mov	r3, r1
 800757e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007580:	7afb      	ldrb	r3, [r7, #11]
 8007582:	f003 020f 	and.w	r2, r3, #15
 8007586:	4613      	mov	r3, r2
 8007588:	00db      	lsls	r3, r3, #3
 800758a:	4413      	add	r3, r2
 800758c:	009b      	lsls	r3, r3, #2
 800758e:	3310      	adds	r3, #16
 8007590:	68fa      	ldr	r2, [r7, #12]
 8007592:	4413      	add	r3, r2
 8007594:	3304      	adds	r3, #4
 8007596:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8007598:	697b      	ldr	r3, [r7, #20]
 800759a:	687a      	ldr	r2, [r7, #4]
 800759c:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800759e:	697b      	ldr	r3, [r7, #20]
 80075a0:	683a      	ldr	r2, [r7, #0]
 80075a2:	611a      	str	r2, [r3, #16]
#if defined (USB_DRD_FS)
  ep->xfer_fill_db = 1U;
  ep->xfer_len_db = len;
#endif /* defined (USB_DRD_FS) */
  ep->xfer_count = 0U;
 80075a4:	697b      	ldr	r3, [r7, #20]
 80075a6:	2200      	movs	r2, #0
 80075a8:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 80075aa:	697b      	ldr	r3, [r7, #20]
 80075ac:	2201      	movs	r2, #1
 80075ae:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80075b0:	7afb      	ldrb	r3, [r7, #11]
 80075b2:	f003 030f 	and.w	r3, r3, #15
 80075b6:	b2da      	uxtb	r2, r3
 80075b8:	697b      	ldr	r3, [r7, #20]
 80075ba:	701a      	strb	r2, [r3, #0]

#if defined (USB_OTG_FS) || defined (USB_OTG_HS)
  if (hpcd->Init.dma_enable == 1U)
 80075bc:	68fb      	ldr	r3, [r7, #12]
 80075be:	799b      	ldrb	r3, [r3, #6]
 80075c0:	2b01      	cmp	r3, #1
 80075c2:	d102      	bne.n	80075ca <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80075c4:	687a      	ldr	r2, [r7, #4]
 80075c6:	697b      	ldr	r3, [r7, #20]
 80075c8:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80075ca:	68fb      	ldr	r3, [r7, #12]
 80075cc:	6818      	ldr	r0, [r3, #0]
 80075ce:	68fb      	ldr	r3, [r7, #12]
 80075d0:	799b      	ldrb	r3, [r3, #6]
 80075d2:	461a      	mov	r2, r3
 80075d4:	6979      	ldr	r1, [r7, #20]
 80075d6:	f004 fce5 	bl	800bfa4 <USB_EPStartXfer>
#else
  (void)USB_EPStartXfer(hpcd->Instance, ep);
#endif /* defined (USB_OTG_FS) || defined (USB_OTG_HS) */

  return HAL_OK;
 80075da:	2300      	movs	r3, #0
}
 80075dc:	4618      	mov	r0, r3
 80075de:	3718      	adds	r7, #24
 80075e0:	46bd      	mov	sp, r7
 80075e2:	bd80      	pop	{r7, pc}

080075e4 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80075e4:	b580      	push	{r7, lr}
 80075e6:	b084      	sub	sp, #16
 80075e8:	af00      	add	r7, sp, #0
 80075ea:	6078      	str	r0, [r7, #4]
 80075ec:	460b      	mov	r3, r1
 80075ee:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80075f0:	78fb      	ldrb	r3, [r7, #3]
 80075f2:	f003 030f 	and.w	r3, r3, #15
 80075f6:	687a      	ldr	r2, [r7, #4]
 80075f8:	7912      	ldrb	r2, [r2, #4]
 80075fa:	4293      	cmp	r3, r2
 80075fc:	d901      	bls.n	8007602 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80075fe:	2301      	movs	r3, #1
 8007600:	e04f      	b.n	80076a2 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8007602:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007606:	2b00      	cmp	r3, #0
 8007608:	da0f      	bge.n	800762a <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800760a:	78fb      	ldrb	r3, [r7, #3]
 800760c:	f003 020f 	and.w	r2, r3, #15
 8007610:	4613      	mov	r3, r2
 8007612:	00db      	lsls	r3, r3, #3
 8007614:	4413      	add	r3, r2
 8007616:	009b      	lsls	r3, r3, #2
 8007618:	3310      	adds	r3, #16
 800761a:	687a      	ldr	r2, [r7, #4]
 800761c:	4413      	add	r3, r2
 800761e:	3304      	adds	r3, #4
 8007620:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8007622:	68fb      	ldr	r3, [r7, #12]
 8007624:	2201      	movs	r2, #1
 8007626:	705a      	strb	r2, [r3, #1]
 8007628:	e00d      	b.n	8007646 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800762a:	78fa      	ldrb	r2, [r7, #3]
 800762c:	4613      	mov	r3, r2
 800762e:	00db      	lsls	r3, r3, #3
 8007630:	4413      	add	r3, r2
 8007632:	009b      	lsls	r3, r3, #2
 8007634:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8007638:	687a      	ldr	r2, [r7, #4]
 800763a:	4413      	add	r3, r2
 800763c:	3304      	adds	r3, #4
 800763e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8007640:	68fb      	ldr	r3, [r7, #12]
 8007642:	2200      	movs	r2, #0
 8007644:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8007646:	68fb      	ldr	r3, [r7, #12]
 8007648:	2201      	movs	r2, #1
 800764a:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800764c:	78fb      	ldrb	r3, [r7, #3]
 800764e:	f003 030f 	and.w	r3, r3, #15
 8007652:	b2da      	uxtb	r2, r3
 8007654:	68fb      	ldr	r3, [r7, #12]
 8007656:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800765e:	2b01      	cmp	r3, #1
 8007660:	d101      	bne.n	8007666 <HAL_PCD_EP_SetStall+0x82>
 8007662:	2302      	movs	r3, #2
 8007664:	e01d      	b.n	80076a2 <HAL_PCD_EP_SetStall+0xbe>
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	2201      	movs	r2, #1
 800766a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	681b      	ldr	r3, [r3, #0]
 8007672:	68f9      	ldr	r1, [r7, #12]
 8007674:	4618      	mov	r0, r3
 8007676:	f005 f82f 	bl	800c6d8 <USB_EPSetStall>

#if defined (USB_OTG_FS) || defined (USB_OTG_HS)
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800767a:	78fb      	ldrb	r3, [r7, #3]
 800767c:	f003 030f 	and.w	r3, r3, #15
 8007680:	2b00      	cmp	r3, #0
 8007682:	d109      	bne.n	8007698 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	6818      	ldr	r0, [r3, #0]
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	7999      	ldrb	r1, [r3, #6]
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8007692:	461a      	mov	r2, r3
 8007694:	f005 fab6 	bl	800cc04 <USB_EP0_OutStart>
  }
#endif /* defined (USB_OTG_FS) || defined (USB_OTG_HS) */

  __HAL_UNLOCK(hpcd);
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	2200      	movs	r2, #0
 800769c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80076a0:	2300      	movs	r3, #0
}
 80076a2:	4618      	mov	r0, r3
 80076a4:	3710      	adds	r7, #16
 80076a6:	46bd      	mov	sp, r7
 80076a8:	bd80      	pop	{r7, pc}

080076aa <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80076aa:	b580      	push	{r7, lr}
 80076ac:	b084      	sub	sp, #16
 80076ae:	af00      	add	r7, sp, #0
 80076b0:	6078      	str	r0, [r7, #4]
 80076b2:	460b      	mov	r3, r1
 80076b4:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80076b6:	78fb      	ldrb	r3, [r7, #3]
 80076b8:	f003 030f 	and.w	r3, r3, #15
 80076bc:	687a      	ldr	r2, [r7, #4]
 80076be:	7912      	ldrb	r2, [r2, #4]
 80076c0:	4293      	cmp	r3, r2
 80076c2:	d901      	bls.n	80076c8 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80076c4:	2301      	movs	r3, #1
 80076c6:	e042      	b.n	800774e <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80076c8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80076cc:	2b00      	cmp	r3, #0
 80076ce:	da0f      	bge.n	80076f0 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80076d0:	78fb      	ldrb	r3, [r7, #3]
 80076d2:	f003 020f 	and.w	r2, r3, #15
 80076d6:	4613      	mov	r3, r2
 80076d8:	00db      	lsls	r3, r3, #3
 80076da:	4413      	add	r3, r2
 80076dc:	009b      	lsls	r3, r3, #2
 80076de:	3310      	adds	r3, #16
 80076e0:	687a      	ldr	r2, [r7, #4]
 80076e2:	4413      	add	r3, r2
 80076e4:	3304      	adds	r3, #4
 80076e6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80076e8:	68fb      	ldr	r3, [r7, #12]
 80076ea:	2201      	movs	r2, #1
 80076ec:	705a      	strb	r2, [r3, #1]
 80076ee:	e00f      	b.n	8007710 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80076f0:	78fb      	ldrb	r3, [r7, #3]
 80076f2:	f003 020f 	and.w	r2, r3, #15
 80076f6:	4613      	mov	r3, r2
 80076f8:	00db      	lsls	r3, r3, #3
 80076fa:	4413      	add	r3, r2
 80076fc:	009b      	lsls	r3, r3, #2
 80076fe:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8007702:	687a      	ldr	r2, [r7, #4]
 8007704:	4413      	add	r3, r2
 8007706:	3304      	adds	r3, #4
 8007708:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800770a:	68fb      	ldr	r3, [r7, #12]
 800770c:	2200      	movs	r2, #0
 800770e:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8007710:	68fb      	ldr	r3, [r7, #12]
 8007712:	2200      	movs	r2, #0
 8007714:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8007716:	78fb      	ldrb	r3, [r7, #3]
 8007718:	f003 030f 	and.w	r3, r3, #15
 800771c:	b2da      	uxtb	r2, r3
 800771e:	68fb      	ldr	r3, [r7, #12]
 8007720:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8007728:	2b01      	cmp	r3, #1
 800772a:	d101      	bne.n	8007730 <HAL_PCD_EP_ClrStall+0x86>
 800772c:	2302      	movs	r3, #2
 800772e:	e00e      	b.n	800774e <HAL_PCD_EP_ClrStall+0xa4>
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	2201      	movs	r2, #1
 8007734:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	681b      	ldr	r3, [r3, #0]
 800773c:	68f9      	ldr	r1, [r7, #12]
 800773e:	4618      	mov	r0, r3
 8007740:	f005 f838 	bl	800c7b4 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	2200      	movs	r2, #0
 8007748:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800774c:	2300      	movs	r3, #0
}
 800774e:	4618      	mov	r0, r3
 8007750:	3710      	adds	r7, #16
 8007752:	46bd      	mov	sp, r7
 8007754:	bd80      	pop	{r7, pc}

08007756 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8007756:	b580      	push	{r7, lr}
 8007758:	b084      	sub	sp, #16
 800775a:	af00      	add	r7, sp, #0
 800775c:	6078      	str	r0, [r7, #4]
 800775e:	460b      	mov	r3, r1
 8007760:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8007762:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007766:	2b00      	cmp	r3, #0
 8007768:	da0c      	bge.n	8007784 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800776a:	78fb      	ldrb	r3, [r7, #3]
 800776c:	f003 020f 	and.w	r2, r3, #15
 8007770:	4613      	mov	r3, r2
 8007772:	00db      	lsls	r3, r3, #3
 8007774:	4413      	add	r3, r2
 8007776:	009b      	lsls	r3, r3, #2
 8007778:	3310      	adds	r3, #16
 800777a:	687a      	ldr	r2, [r7, #4]
 800777c:	4413      	add	r3, r2
 800777e:	3304      	adds	r3, #4
 8007780:	60fb      	str	r3, [r7, #12]
 8007782:	e00c      	b.n	800779e <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007784:	78fb      	ldrb	r3, [r7, #3]
 8007786:	f003 020f 	and.w	r2, r3, #15
 800778a:	4613      	mov	r3, r2
 800778c:	00db      	lsls	r3, r3, #3
 800778e:	4413      	add	r3, r2
 8007790:	009b      	lsls	r3, r3, #2
 8007792:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8007796:	687a      	ldr	r2, [r7, #4]
 8007798:	4413      	add	r3, r2
 800779a:	3304      	adds	r3, #4
 800779c:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	681b      	ldr	r3, [r3, #0]
 80077a2:	68f9      	ldr	r1, [r7, #12]
 80077a4:	4618      	mov	r0, r3
 80077a6:	f004 fe9b 	bl	800c4e0 <USB_EPStopXfer>
 80077aa:	4603      	mov	r3, r0
 80077ac:	72fb      	strb	r3, [r7, #11]

  return ret;
 80077ae:	7afb      	ldrb	r3, [r7, #11]
}
 80077b0:	4618      	mov	r0, r3
 80077b2:	3710      	adds	r7, #16
 80077b4:	46bd      	mov	sp, r7
 80077b6:	bd80      	pop	{r7, pc}

080077b8 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80077b8:	b580      	push	{r7, lr}
 80077ba:	b08a      	sub	sp, #40	@ 0x28
 80077bc:	af02      	add	r7, sp, #8
 80077be:	6078      	str	r0, [r7, #4]
 80077c0:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	681b      	ldr	r3, [r3, #0]
 80077c6:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80077c8:	697b      	ldr	r3, [r7, #20]
 80077ca:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 80077cc:	683a      	ldr	r2, [r7, #0]
 80077ce:	4613      	mov	r3, r2
 80077d0:	00db      	lsls	r3, r3, #3
 80077d2:	4413      	add	r3, r2
 80077d4:	009b      	lsls	r3, r3, #2
 80077d6:	3310      	adds	r3, #16
 80077d8:	687a      	ldr	r2, [r7, #4]
 80077da:	4413      	add	r3, r2
 80077dc:	3304      	adds	r3, #4
 80077de:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 80077e0:	68fb      	ldr	r3, [r7, #12]
 80077e2:	695a      	ldr	r2, [r3, #20]
 80077e4:	68fb      	ldr	r3, [r7, #12]
 80077e6:	691b      	ldr	r3, [r3, #16]
 80077e8:	429a      	cmp	r2, r3
 80077ea:	d901      	bls.n	80077f0 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 80077ec:	2301      	movs	r3, #1
 80077ee:	e06b      	b.n	80078c8 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 80077f0:	68fb      	ldr	r3, [r7, #12]
 80077f2:	691a      	ldr	r2, [r3, #16]
 80077f4:	68fb      	ldr	r3, [r7, #12]
 80077f6:	695b      	ldr	r3, [r3, #20]
 80077f8:	1ad3      	subs	r3, r2, r3
 80077fa:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 80077fc:	68fb      	ldr	r3, [r7, #12]
 80077fe:	689b      	ldr	r3, [r3, #8]
 8007800:	69fa      	ldr	r2, [r7, #28]
 8007802:	429a      	cmp	r2, r3
 8007804:	d902      	bls.n	800780c <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8007806:	68fb      	ldr	r3, [r7, #12]
 8007808:	689b      	ldr	r3, [r3, #8]
 800780a:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 800780c:	69fb      	ldr	r3, [r7, #28]
 800780e:	3303      	adds	r3, #3
 8007810:	089b      	lsrs	r3, r3, #2
 8007812:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8007814:	e02a      	b.n	800786c <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8007816:	68fb      	ldr	r3, [r7, #12]
 8007818:	691a      	ldr	r2, [r3, #16]
 800781a:	68fb      	ldr	r3, [r7, #12]
 800781c:	695b      	ldr	r3, [r3, #20]
 800781e:	1ad3      	subs	r3, r2, r3
 8007820:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8007822:	68fb      	ldr	r3, [r7, #12]
 8007824:	689b      	ldr	r3, [r3, #8]
 8007826:	69fa      	ldr	r2, [r7, #28]
 8007828:	429a      	cmp	r2, r3
 800782a:	d902      	bls.n	8007832 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 800782c:	68fb      	ldr	r3, [r7, #12]
 800782e:	689b      	ldr	r3, [r3, #8]
 8007830:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8007832:	69fb      	ldr	r3, [r7, #28]
 8007834:	3303      	adds	r3, #3
 8007836:	089b      	lsrs	r3, r3, #2
 8007838:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800783a:	68fb      	ldr	r3, [r7, #12]
 800783c:	68d9      	ldr	r1, [r3, #12]
 800783e:	683b      	ldr	r3, [r7, #0]
 8007840:	b2da      	uxtb	r2, r3
 8007842:	69fb      	ldr	r3, [r7, #28]
 8007844:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800784a:	9300      	str	r3, [sp, #0]
 800784c:	4603      	mov	r3, r0
 800784e:	6978      	ldr	r0, [r7, #20]
 8007850:	f005 f816 	bl	800c880 <USB_WritePacket>

    ep->xfer_buff  += len;
 8007854:	68fb      	ldr	r3, [r7, #12]
 8007856:	68da      	ldr	r2, [r3, #12]
 8007858:	69fb      	ldr	r3, [r7, #28]
 800785a:	441a      	add	r2, r3
 800785c:	68fb      	ldr	r3, [r7, #12]
 800785e:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8007860:	68fb      	ldr	r3, [r7, #12]
 8007862:	695a      	ldr	r2, [r3, #20]
 8007864:	69fb      	ldr	r3, [r7, #28]
 8007866:	441a      	add	r2, r3
 8007868:	68fb      	ldr	r3, [r7, #12]
 800786a:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800786c:	683b      	ldr	r3, [r7, #0]
 800786e:	015a      	lsls	r2, r3, #5
 8007870:	693b      	ldr	r3, [r7, #16]
 8007872:	4413      	add	r3, r2
 8007874:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007878:	699b      	ldr	r3, [r3, #24]
 800787a:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800787c:	69ba      	ldr	r2, [r7, #24]
 800787e:	429a      	cmp	r2, r3
 8007880:	d809      	bhi.n	8007896 <PCD_WriteEmptyTxFifo+0xde>
 8007882:	68fb      	ldr	r3, [r7, #12]
 8007884:	695a      	ldr	r2, [r3, #20]
 8007886:	68fb      	ldr	r3, [r7, #12]
 8007888:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800788a:	429a      	cmp	r2, r3
 800788c:	d203      	bcs.n	8007896 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800788e:	68fb      	ldr	r3, [r7, #12]
 8007890:	691b      	ldr	r3, [r3, #16]
 8007892:	2b00      	cmp	r3, #0
 8007894:	d1bf      	bne.n	8007816 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8007896:	68fb      	ldr	r3, [r7, #12]
 8007898:	691a      	ldr	r2, [r3, #16]
 800789a:	68fb      	ldr	r3, [r7, #12]
 800789c:	695b      	ldr	r3, [r3, #20]
 800789e:	429a      	cmp	r2, r3
 80078a0:	d811      	bhi.n	80078c6 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80078a2:	683b      	ldr	r3, [r7, #0]
 80078a4:	f003 030f 	and.w	r3, r3, #15
 80078a8:	2201      	movs	r2, #1
 80078aa:	fa02 f303 	lsl.w	r3, r2, r3
 80078ae:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80078b0:	693b      	ldr	r3, [r7, #16]
 80078b2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80078b6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80078b8:	68bb      	ldr	r3, [r7, #8]
 80078ba:	43db      	mvns	r3, r3
 80078bc:	6939      	ldr	r1, [r7, #16]
 80078be:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80078c2:	4013      	ands	r3, r2
 80078c4:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 80078c6:	2300      	movs	r3, #0
}
 80078c8:	4618      	mov	r0, r3
 80078ca:	3720      	adds	r7, #32
 80078cc:	46bd      	mov	sp, r7
 80078ce:	bd80      	pop	{r7, pc}

080078d0 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80078d0:	b580      	push	{r7, lr}
 80078d2:	b088      	sub	sp, #32
 80078d4:	af00      	add	r7, sp, #0
 80078d6:	6078      	str	r0, [r7, #4]
 80078d8:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	681b      	ldr	r3, [r3, #0]
 80078de:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80078e0:	69fb      	ldr	r3, [r7, #28]
 80078e2:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80078e4:	69fb      	ldr	r3, [r7, #28]
 80078e6:	333c      	adds	r3, #60	@ 0x3c
 80078e8:	3304      	adds	r3, #4
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80078ee:	683b      	ldr	r3, [r7, #0]
 80078f0:	015a      	lsls	r2, r3, #5
 80078f2:	69bb      	ldr	r3, [r7, #24]
 80078f4:	4413      	add	r3, r2
 80078f6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80078fa:	689b      	ldr	r3, [r3, #8]
 80078fc:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	799b      	ldrb	r3, [r3, #6]
 8007902:	2b01      	cmp	r3, #1
 8007904:	d17b      	bne.n	80079fe <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8007906:	693b      	ldr	r3, [r7, #16]
 8007908:	f003 0308 	and.w	r3, r3, #8
 800790c:	2b00      	cmp	r3, #0
 800790e:	d015      	beq.n	800793c <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8007910:	697b      	ldr	r3, [r7, #20]
 8007912:	4a61      	ldr	r2, [pc, #388]	@ (8007a98 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8007914:	4293      	cmp	r3, r2
 8007916:	f240 80b9 	bls.w	8007a8c <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800791a:	693b      	ldr	r3, [r7, #16]
 800791c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8007920:	2b00      	cmp	r3, #0
 8007922:	f000 80b3 	beq.w	8007a8c <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8007926:	683b      	ldr	r3, [r7, #0]
 8007928:	015a      	lsls	r2, r3, #5
 800792a:	69bb      	ldr	r3, [r7, #24]
 800792c:	4413      	add	r3, r2
 800792e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007932:	461a      	mov	r2, r3
 8007934:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007938:	6093      	str	r3, [r2, #8]
 800793a:	e0a7      	b.n	8007a8c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 800793c:	693b      	ldr	r3, [r7, #16]
 800793e:	f003 0320 	and.w	r3, r3, #32
 8007942:	2b00      	cmp	r3, #0
 8007944:	d009      	beq.n	800795a <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8007946:	683b      	ldr	r3, [r7, #0]
 8007948:	015a      	lsls	r2, r3, #5
 800794a:	69bb      	ldr	r3, [r7, #24]
 800794c:	4413      	add	r3, r2
 800794e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007952:	461a      	mov	r2, r3
 8007954:	2320      	movs	r3, #32
 8007956:	6093      	str	r3, [r2, #8]
 8007958:	e098      	b.n	8007a8c <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 800795a:	693b      	ldr	r3, [r7, #16]
 800795c:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8007960:	2b00      	cmp	r3, #0
 8007962:	f040 8093 	bne.w	8007a8c <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8007966:	697b      	ldr	r3, [r7, #20]
 8007968:	4a4b      	ldr	r2, [pc, #300]	@ (8007a98 <PCD_EP_OutXfrComplete_int+0x1c8>)
 800796a:	4293      	cmp	r3, r2
 800796c:	d90f      	bls.n	800798e <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800796e:	693b      	ldr	r3, [r7, #16]
 8007970:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8007974:	2b00      	cmp	r3, #0
 8007976:	d00a      	beq.n	800798e <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8007978:	683b      	ldr	r3, [r7, #0]
 800797a:	015a      	lsls	r2, r3, #5
 800797c:	69bb      	ldr	r3, [r7, #24]
 800797e:	4413      	add	r3, r2
 8007980:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007984:	461a      	mov	r2, r3
 8007986:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800798a:	6093      	str	r3, [r2, #8]
 800798c:	e07e      	b.n	8007a8c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 800798e:	683a      	ldr	r2, [r7, #0]
 8007990:	4613      	mov	r3, r2
 8007992:	00db      	lsls	r3, r3, #3
 8007994:	4413      	add	r3, r2
 8007996:	009b      	lsls	r3, r3, #2
 8007998:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800799c:	687a      	ldr	r2, [r7, #4]
 800799e:	4413      	add	r3, r2
 80079a0:	3304      	adds	r3, #4
 80079a2:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 80079a4:	68fb      	ldr	r3, [r7, #12]
 80079a6:	6a1a      	ldr	r2, [r3, #32]
 80079a8:	683b      	ldr	r3, [r7, #0]
 80079aa:	0159      	lsls	r1, r3, #5
 80079ac:	69bb      	ldr	r3, [r7, #24]
 80079ae:	440b      	add	r3, r1
 80079b0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80079b4:	691b      	ldr	r3, [r3, #16]
 80079b6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80079ba:	1ad2      	subs	r2, r2, r3
 80079bc:	68fb      	ldr	r3, [r7, #12]
 80079be:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 80079c0:	683b      	ldr	r3, [r7, #0]
 80079c2:	2b00      	cmp	r3, #0
 80079c4:	d114      	bne.n	80079f0 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 80079c6:	68fb      	ldr	r3, [r7, #12]
 80079c8:	691b      	ldr	r3, [r3, #16]
 80079ca:	2b00      	cmp	r3, #0
 80079cc:	d109      	bne.n	80079e2 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	6818      	ldr	r0, [r3, #0]
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80079d8:	461a      	mov	r2, r3
 80079da:	2101      	movs	r1, #1
 80079dc:	f005 f912 	bl	800cc04 <USB_EP0_OutStart>
 80079e0:	e006      	b.n	80079f0 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 80079e2:	68fb      	ldr	r3, [r7, #12]
 80079e4:	68da      	ldr	r2, [r3, #12]
 80079e6:	68fb      	ldr	r3, [r7, #12]
 80079e8:	695b      	ldr	r3, [r3, #20]
 80079ea:	441a      	add	r2, r3
 80079ec:	68fb      	ldr	r3, [r7, #12]
 80079ee:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80079f0:	683b      	ldr	r3, [r7, #0]
 80079f2:	b2db      	uxtb	r3, r3
 80079f4:	4619      	mov	r1, r3
 80079f6:	6878      	ldr	r0, [r7, #4]
 80079f8:	f7fc fa61 	bl	8003ebe <HAL_PCD_DataOutStageCallback>
 80079fc:	e046      	b.n	8007a8c <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 80079fe:	697b      	ldr	r3, [r7, #20]
 8007a00:	4a26      	ldr	r2, [pc, #152]	@ (8007a9c <PCD_EP_OutXfrComplete_int+0x1cc>)
 8007a02:	4293      	cmp	r3, r2
 8007a04:	d124      	bne.n	8007a50 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8007a06:	693b      	ldr	r3, [r7, #16]
 8007a08:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007a0c:	2b00      	cmp	r3, #0
 8007a0e:	d00a      	beq.n	8007a26 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8007a10:	683b      	ldr	r3, [r7, #0]
 8007a12:	015a      	lsls	r2, r3, #5
 8007a14:	69bb      	ldr	r3, [r7, #24]
 8007a16:	4413      	add	r3, r2
 8007a18:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007a1c:	461a      	mov	r2, r3
 8007a1e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007a22:	6093      	str	r3, [r2, #8]
 8007a24:	e032      	b.n	8007a8c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8007a26:	693b      	ldr	r3, [r7, #16]
 8007a28:	f003 0320 	and.w	r3, r3, #32
 8007a2c:	2b00      	cmp	r3, #0
 8007a2e:	d008      	beq.n	8007a42 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8007a30:	683b      	ldr	r3, [r7, #0]
 8007a32:	015a      	lsls	r2, r3, #5
 8007a34:	69bb      	ldr	r3, [r7, #24]
 8007a36:	4413      	add	r3, r2
 8007a38:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007a3c:	461a      	mov	r2, r3
 8007a3e:	2320      	movs	r3, #32
 8007a40:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8007a42:	683b      	ldr	r3, [r7, #0]
 8007a44:	b2db      	uxtb	r3, r3
 8007a46:	4619      	mov	r1, r3
 8007a48:	6878      	ldr	r0, [r7, #4]
 8007a4a:	f7fc fa38 	bl	8003ebe <HAL_PCD_DataOutStageCallback>
 8007a4e:	e01d      	b.n	8007a8c <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8007a50:	683b      	ldr	r3, [r7, #0]
 8007a52:	2b00      	cmp	r3, #0
 8007a54:	d114      	bne.n	8007a80 <PCD_EP_OutXfrComplete_int+0x1b0>
 8007a56:	6879      	ldr	r1, [r7, #4]
 8007a58:	683a      	ldr	r2, [r7, #0]
 8007a5a:	4613      	mov	r3, r2
 8007a5c:	00db      	lsls	r3, r3, #3
 8007a5e:	4413      	add	r3, r2
 8007a60:	009b      	lsls	r3, r3, #2
 8007a62:	440b      	add	r3, r1
 8007a64:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8007a68:	681b      	ldr	r3, [r3, #0]
 8007a6a:	2b00      	cmp	r3, #0
 8007a6c:	d108      	bne.n	8007a80 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	6818      	ldr	r0, [r3, #0]
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8007a78:	461a      	mov	r2, r3
 8007a7a:	2100      	movs	r1, #0
 8007a7c:	f005 f8c2 	bl	800cc04 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8007a80:	683b      	ldr	r3, [r7, #0]
 8007a82:	b2db      	uxtb	r3, r3
 8007a84:	4619      	mov	r1, r3
 8007a86:	6878      	ldr	r0, [r7, #4]
 8007a88:	f7fc fa19 	bl	8003ebe <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8007a8c:	2300      	movs	r3, #0
}
 8007a8e:	4618      	mov	r0, r3
 8007a90:	3720      	adds	r7, #32
 8007a92:	46bd      	mov	sp, r7
 8007a94:	bd80      	pop	{r7, pc}
 8007a96:	bf00      	nop
 8007a98:	4f54300a 	.word	0x4f54300a
 8007a9c:	4f54310a 	.word	0x4f54310a

08007aa0 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8007aa0:	b580      	push	{r7, lr}
 8007aa2:	b086      	sub	sp, #24
 8007aa4:	af00      	add	r7, sp, #0
 8007aa6:	6078      	str	r0, [r7, #4]
 8007aa8:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	681b      	ldr	r3, [r3, #0]
 8007aae:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007ab0:	697b      	ldr	r3, [r7, #20]
 8007ab2:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8007ab4:	697b      	ldr	r3, [r7, #20]
 8007ab6:	333c      	adds	r3, #60	@ 0x3c
 8007ab8:	3304      	adds	r3, #4
 8007aba:	681b      	ldr	r3, [r3, #0]
 8007abc:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8007abe:	683b      	ldr	r3, [r7, #0]
 8007ac0:	015a      	lsls	r2, r3, #5
 8007ac2:	693b      	ldr	r3, [r7, #16]
 8007ac4:	4413      	add	r3, r2
 8007ac6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007aca:	689b      	ldr	r3, [r3, #8]
 8007acc:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8007ace:	68fb      	ldr	r3, [r7, #12]
 8007ad0:	4a15      	ldr	r2, [pc, #84]	@ (8007b28 <PCD_EP_OutSetupPacket_int+0x88>)
 8007ad2:	4293      	cmp	r3, r2
 8007ad4:	d90e      	bls.n	8007af4 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8007ad6:	68bb      	ldr	r3, [r7, #8]
 8007ad8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8007adc:	2b00      	cmp	r3, #0
 8007ade:	d009      	beq.n	8007af4 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8007ae0:	683b      	ldr	r3, [r7, #0]
 8007ae2:	015a      	lsls	r2, r3, #5
 8007ae4:	693b      	ldr	r3, [r7, #16]
 8007ae6:	4413      	add	r3, r2
 8007ae8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007aec:	461a      	mov	r2, r3
 8007aee:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007af2:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8007af4:	6878      	ldr	r0, [r7, #4]
 8007af6:	f7fc f9d0 	bl	8003e9a <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8007afa:	68fb      	ldr	r3, [r7, #12]
 8007afc:	4a0a      	ldr	r2, [pc, #40]	@ (8007b28 <PCD_EP_OutSetupPacket_int+0x88>)
 8007afe:	4293      	cmp	r3, r2
 8007b00:	d90c      	bls.n	8007b1c <PCD_EP_OutSetupPacket_int+0x7c>
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	799b      	ldrb	r3, [r3, #6]
 8007b06:	2b01      	cmp	r3, #1
 8007b08:	d108      	bne.n	8007b1c <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	6818      	ldr	r0, [r3, #0]
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8007b14:	461a      	mov	r2, r3
 8007b16:	2101      	movs	r1, #1
 8007b18:	f005 f874 	bl	800cc04 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8007b1c:	2300      	movs	r3, #0
}
 8007b1e:	4618      	mov	r0, r3
 8007b20:	3718      	adds	r7, #24
 8007b22:	46bd      	mov	sp, r7
 8007b24:	bd80      	pop	{r7, pc}
 8007b26:	bf00      	nop
 8007b28:	4f54300a 	.word	0x4f54300a

08007b2c <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8007b2c:	b480      	push	{r7}
 8007b2e:	b085      	sub	sp, #20
 8007b30:	af00      	add	r7, sp, #0
 8007b32:	6078      	str	r0, [r7, #4]
 8007b34:	460b      	mov	r3, r1
 8007b36:	70fb      	strb	r3, [r7, #3]
 8007b38:	4613      	mov	r3, r2
 8007b3a:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	681b      	ldr	r3, [r3, #0]
 8007b40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007b42:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8007b44:	78fb      	ldrb	r3, [r7, #3]
 8007b46:	2b00      	cmp	r3, #0
 8007b48:	d107      	bne.n	8007b5a <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8007b4a:	883b      	ldrh	r3, [r7, #0]
 8007b4c:	0419      	lsls	r1, r3, #16
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	681b      	ldr	r3, [r3, #0]
 8007b52:	68ba      	ldr	r2, [r7, #8]
 8007b54:	430a      	orrs	r2, r1
 8007b56:	629a      	str	r2, [r3, #40]	@ 0x28
 8007b58:	e028      	b.n	8007bac <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	681b      	ldr	r3, [r3, #0]
 8007b5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007b60:	0c1b      	lsrs	r3, r3, #16
 8007b62:	68ba      	ldr	r2, [r7, #8]
 8007b64:	4413      	add	r3, r2
 8007b66:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8007b68:	2300      	movs	r3, #0
 8007b6a:	73fb      	strb	r3, [r7, #15]
 8007b6c:	e00d      	b.n	8007b8a <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	681a      	ldr	r2, [r3, #0]
 8007b72:	7bfb      	ldrb	r3, [r7, #15]
 8007b74:	3340      	adds	r3, #64	@ 0x40
 8007b76:	009b      	lsls	r3, r3, #2
 8007b78:	4413      	add	r3, r2
 8007b7a:	685b      	ldr	r3, [r3, #4]
 8007b7c:	0c1b      	lsrs	r3, r3, #16
 8007b7e:	68ba      	ldr	r2, [r7, #8]
 8007b80:	4413      	add	r3, r2
 8007b82:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8007b84:	7bfb      	ldrb	r3, [r7, #15]
 8007b86:	3301      	adds	r3, #1
 8007b88:	73fb      	strb	r3, [r7, #15]
 8007b8a:	7bfa      	ldrb	r2, [r7, #15]
 8007b8c:	78fb      	ldrb	r3, [r7, #3]
 8007b8e:	3b01      	subs	r3, #1
 8007b90:	429a      	cmp	r2, r3
 8007b92:	d3ec      	bcc.n	8007b6e <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8007b94:	883b      	ldrh	r3, [r7, #0]
 8007b96:	0418      	lsls	r0, r3, #16
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	6819      	ldr	r1, [r3, #0]
 8007b9c:	78fb      	ldrb	r3, [r7, #3]
 8007b9e:	3b01      	subs	r3, #1
 8007ba0:	68ba      	ldr	r2, [r7, #8]
 8007ba2:	4302      	orrs	r2, r0
 8007ba4:	3340      	adds	r3, #64	@ 0x40
 8007ba6:	009b      	lsls	r3, r3, #2
 8007ba8:	440b      	add	r3, r1
 8007baa:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8007bac:	2300      	movs	r3, #0
}
 8007bae:	4618      	mov	r0, r3
 8007bb0:	3714      	adds	r7, #20
 8007bb2:	46bd      	mov	sp, r7
 8007bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bb8:	4770      	bx	lr

08007bba <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8007bba:	b480      	push	{r7}
 8007bbc:	b083      	sub	sp, #12
 8007bbe:	af00      	add	r7, sp, #0
 8007bc0:	6078      	str	r0, [r7, #4]
 8007bc2:	460b      	mov	r3, r1
 8007bc4:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	887a      	ldrh	r2, [r7, #2]
 8007bcc:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8007bce:	2300      	movs	r3, #0
}
 8007bd0:	4618      	mov	r0, r3
 8007bd2:	370c      	adds	r7, #12
 8007bd4:	46bd      	mov	sp, r7
 8007bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bda:	4770      	bx	lr

08007bdc <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8007bdc:	b480      	push	{r7}
 8007bde:	b085      	sub	sp, #20
 8007be0:	af00      	add	r7, sp, #0
 8007be2:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	681b      	ldr	r3, [r3, #0]
 8007be8:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	2201      	movs	r2, #1
 8007bee:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	2200      	movs	r2, #0
 8007bf6:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8007bfa:	68fb      	ldr	r3, [r7, #12]
 8007bfc:	699b      	ldr	r3, [r3, #24]
 8007bfe:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8007c02:	68fb      	ldr	r3, [r7, #12]
 8007c04:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8007c06:	68fb      	ldr	r3, [r7, #12]
 8007c08:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007c0a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007c0e:	f043 0303 	orr.w	r3, r3, #3
 8007c12:	68fa      	ldr	r2, [r7, #12]
 8007c14:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 8007c16:	2300      	movs	r3, #0
}
 8007c18:	4618      	mov	r0, r3
 8007c1a:	3714      	adds	r7, #20
 8007c1c:	46bd      	mov	sp, r7
 8007c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c22:	4770      	bx	lr

08007c24 <HAL_PWR_EnableBkUpAccess>:
  * @note   After a system reset, the backup domain is protected against
  *         possible unwanted write accesses.
  * @retval None.
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8007c24:	b480      	push	{r7}
 8007c26:	af00      	add	r7, sp, #0
  SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 8007c28:	4b05      	ldr	r3, [pc, #20]	@ (8007c40 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8007c2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c2c:	4a04      	ldr	r2, [pc, #16]	@ (8007c40 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8007c2e:	f043 0301 	orr.w	r3, r3, #1
 8007c32:	6293      	str	r3, [r2, #40]	@ 0x28
}
 8007c34:	bf00      	nop
 8007c36:	46bd      	mov	sp, r7
 8007c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c3c:	4770      	bx	lr
 8007c3e:	bf00      	nop
 8007c40:	46020800 	.word	0x46020800

08007c44 <HAL_PWREx_ControlVoltageScaling>:
  * @note  Before moving to voltage scaling 4, it is mandatory to ensure that
  *        the system frequency is below 24 MHz.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8007c44:	b480      	push	{r7}
 8007c46:	b085      	sub	sp, #20
 8007c48:	af00      	add	r7, sp, #0
 8007c4a:	6078      	str	r0, [r7, #4]

  /* Check the parameter */
  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Get the current voltage scale applied */
  vos_old = READ_BIT(PWR->SVMSR, PWR_SVMSR_ACTVOS);
 8007c4c:	4b39      	ldr	r3, [pc, #228]	@ (8007d34 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8007c4e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007c50:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8007c54:	60bb      	str	r3, [r7, #8]

  /* No change, nothing to do */
  if (vos_old == VoltageScaling)
 8007c56:	68ba      	ldr	r2, [r7, #8]
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	429a      	cmp	r2, r3
 8007c5c:	d10b      	bne.n	8007c76 <HAL_PWREx_ControlVoltageScaling+0x32>
  {
    /* Enable USB BOOST after wake up from Stop mode */
    if (VoltageScaling > PWR_REGULATOR_VOLTAGE_SCALE3)
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007c64:	d905      	bls.n	8007c72 <HAL_PWREx_ControlVoltageScaling+0x2e>
    {
      /* Enable USB BOOST */
      SET_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 8007c66:	4b33      	ldr	r3, [pc, #204]	@ (8007d34 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8007c68:	68db      	ldr	r3, [r3, #12]
 8007c6a:	4a32      	ldr	r2, [pc, #200]	@ (8007d34 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8007c6c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007c70:	60d3      	str	r3, [r2, #12]
    }

    return HAL_OK;
 8007c72:	2300      	movs	r3, #0
 8007c74:	e057      	b.n	8007d26 <HAL_PWREx_ControlVoltageScaling+0xe2>
  /* Check voltage scaling level */
  /*
   *  The Embedded power distribution (EPOD) must be enabled before switching to
   *  voltage scale 1 / 2 from voltage scale lower.
   */
  if (VoltageScaling > PWR_REGULATOR_VOLTAGE_SCALE3)
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007c7c:	d90a      	bls.n	8007c94 <HAL_PWREx_ControlVoltageScaling+0x50>
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), (VoltageScaling | PWR_VOSR_BOOSTEN));
 8007c7e:	4b2d      	ldr	r3, [pc, #180]	@ (8007d34 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8007c80:	68db      	ldr	r3, [r3, #12]
 8007c82:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	4313      	orrs	r3, r2
 8007c8a:	4a2a      	ldr	r2, [pc, #168]	@ (8007d34 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8007c8c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007c90:	60d3      	str	r3, [r2, #12]
 8007c92:	e007      	b.n	8007ca4 <HAL_PWREx_ControlVoltageScaling+0x60>
  }
  else
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), VoltageScaling);
 8007c94:	4b27      	ldr	r3, [pc, #156]	@ (8007d34 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8007c96:	68db      	ldr	r3, [r3, #12]
 8007c98:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 8007c9c:	4925      	ldr	r1, [pc, #148]	@ (8007d34 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	4313      	orrs	r3, r2
 8007ca2:	60cb      	str	r3, [r1, #12]
  }

  /* Wait until VOSRDY is raised */
  timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 8007ca4:	4b24      	ldr	r3, [pc, #144]	@ (8007d38 <HAL_PWREx_ControlVoltageScaling+0xf4>)
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	4a24      	ldr	r2, [pc, #144]	@ (8007d3c <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8007caa:	fba2 2303 	umull	r2, r3, r2, r3
 8007cae:	099b      	lsrs	r3, r3, #6
 8007cb0:	2232      	movs	r2, #50	@ 0x32
 8007cb2:	fb02 f303 	mul.w	r3, r2, r3
 8007cb6:	4a21      	ldr	r2, [pc, #132]	@ (8007d3c <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8007cb8:	fba2 2303 	umull	r2, r3, r2, r3
 8007cbc:	099b      	lsrs	r3, r3, #6
 8007cbe:	3301      	adds	r3, #1
 8007cc0:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 8007cc2:	e002      	b.n	8007cca <HAL_PWREx_ControlVoltageScaling+0x86>
  {
    timeout--;
 8007cc4:	68fb      	ldr	r3, [r7, #12]
 8007cc6:	3b01      	subs	r3, #1
 8007cc8:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 8007cca:	4b1a      	ldr	r3, [pc, #104]	@ (8007d34 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8007ccc:	68db      	ldr	r3, [r3, #12]
 8007cce:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007cd2:	2b00      	cmp	r3, #0
 8007cd4:	d102      	bne.n	8007cdc <HAL_PWREx_ControlVoltageScaling+0x98>
 8007cd6:	68fb      	ldr	r3, [r7, #12]
 8007cd8:	2b00      	cmp	r3, #0
 8007cda:	d1f3      	bne.n	8007cc4 <HAL_PWREx_ControlVoltageScaling+0x80>
  }

  /* Check time out */
  if (timeout != 0U)
 8007cdc:	68fb      	ldr	r3, [r7, #12]
 8007cde:	2b00      	cmp	r3, #0
 8007ce0:	d01b      	beq.n	8007d1a <HAL_PWREx_ControlVoltageScaling+0xd6>
  {
    /* Wait until ACTVOSRDY is raised */
    timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 8007ce2:	4b15      	ldr	r3, [pc, #84]	@ (8007d38 <HAL_PWREx_ControlVoltageScaling+0xf4>)
 8007ce4:	681b      	ldr	r3, [r3, #0]
 8007ce6:	4a15      	ldr	r2, [pc, #84]	@ (8007d3c <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8007ce8:	fba2 2303 	umull	r2, r3, r2, r3
 8007cec:	099b      	lsrs	r3, r3, #6
 8007cee:	2232      	movs	r2, #50	@ 0x32
 8007cf0:	fb02 f303 	mul.w	r3, r2, r3
 8007cf4:	4a11      	ldr	r2, [pc, #68]	@ (8007d3c <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8007cf6:	fba2 2303 	umull	r2, r3, r2, r3
 8007cfa:	099b      	lsrs	r3, r3, #6
 8007cfc:	3301      	adds	r3, #1
 8007cfe:	60fb      	str	r3, [r7, #12]
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 8007d00:	e002      	b.n	8007d08 <HAL_PWREx_ControlVoltageScaling+0xc4>
    {
      timeout--;
 8007d02:	68fb      	ldr	r3, [r7, #12]
 8007d04:	3b01      	subs	r3, #1
 8007d06:	60fb      	str	r3, [r7, #12]
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 8007d08:	4b0a      	ldr	r3, [pc, #40]	@ (8007d34 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8007d0a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007d0c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007d10:	2b00      	cmp	r3, #0
 8007d12:	d102      	bne.n	8007d1a <HAL_PWREx_ControlVoltageScaling+0xd6>
 8007d14:	68fb      	ldr	r3, [r7, #12]
 8007d16:	2b00      	cmp	r3, #0
 8007d18:	d1f3      	bne.n	8007d02 <HAL_PWREx_ControlVoltageScaling+0xbe>
    }
  }

  /* Check time out */
  if (timeout == 0U)
 8007d1a:	68fb      	ldr	r3, [r7, #12]
 8007d1c:	2b00      	cmp	r3, #0
 8007d1e:	d101      	bne.n	8007d24 <HAL_PWREx_ControlVoltageScaling+0xe0>
  {
    return HAL_TIMEOUT;
 8007d20:	2303      	movs	r3, #3
 8007d22:	e000      	b.n	8007d26 <HAL_PWREx_ControlVoltageScaling+0xe2>
  }

  return HAL_OK;
 8007d24:	2300      	movs	r3, #0
}
 8007d26:	4618      	mov	r0, r3
 8007d28:	3714      	adds	r7, #20
 8007d2a:	46bd      	mov	sp, r7
 8007d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d30:	4770      	bx	lr
 8007d32:	bf00      	nop
 8007d34:	46020800 	.word	0x46020800
 8007d38:	20000100 	.word	0x20000100
 8007d3c:	10624dd3 	.word	0x10624dd3

08007d40 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief  Return Voltage Scaling Range.
  * @retval Applied voltage scaling value.
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8007d40:	b480      	push	{r7}
 8007d42:	af00      	add	r7, sp, #0
  return (PWR->SVMSR & PWR_SVMSR_ACTVOS);
 8007d44:	4b04      	ldr	r3, [pc, #16]	@ (8007d58 <HAL_PWREx_GetVoltageRange+0x18>)
 8007d46:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007d48:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
}
 8007d4c:	4618      	mov	r0, r3
 8007d4e:	46bd      	mov	sp, r7
 8007d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d54:	4770      	bx	lr
 8007d56:	bf00      	nop
 8007d58:	46020800 	.word	0x46020800

08007d5c <HAL_PWREx_EnableVddUSB>:
  * @note   Remove VDDUSB electrical and logical isolation, once VDDUSB supply
  *         is present for consumption saving.
  * @retval None.
  */
void HAL_PWREx_EnableVddUSB(void)
{
 8007d5c:	b480      	push	{r7}
 8007d5e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SVMCR, PWR_SVMCR_USV);
 8007d60:	4b05      	ldr	r3, [pc, #20]	@ (8007d78 <HAL_PWREx_EnableVddUSB+0x1c>)
 8007d62:	691b      	ldr	r3, [r3, #16]
 8007d64:	4a04      	ldr	r2, [pc, #16]	@ (8007d78 <HAL_PWREx_EnableVddUSB+0x1c>)
 8007d66:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007d6a:	6113      	str	r3, [r2, #16]
}
 8007d6c:	bf00      	nop
 8007d6e:	46bd      	mov	sp, r7
 8007d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d74:	4770      	bx	lr
 8007d76:	bf00      	nop
 8007d78:	46020800 	.word	0x46020800

08007d7c <HAL_PWREx_EnableUSBHSTranceiverSupply>:
/**
  * @brief  Enable the internal USB HS transceiver supply.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_EnableUSBHSTranceiverSupply(void)
{
 8007d7c:	b580      	push	{r7, lr}
 8007d7e:	b082      	sub	sp, #8
 8007d80:	af00      	add	r7, sp, #0
  uint32_t vos;

  /* Get the system applied voltage scaling range */
  vos = HAL_PWREx_GetVoltageRange();
 8007d82:	f7ff ffdd 	bl	8007d40 <HAL_PWREx_GetVoltageRange>
 8007d86:	6078      	str	r0, [r7, #4]

  /* Check the system applied voltage scaling range */
  if ((vos == PWR_REGULATOR_VOLTAGE_SCALE1) || (vos == PWR_REGULATOR_VOLTAGE_SCALE2))
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8007d8e:	d003      	beq.n	8007d98 <HAL_PWREx_EnableUSBHSTranceiverSupply+0x1c>
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007d96:	d107      	bne.n	8007da8 <HAL_PWREx_EnableUSBHSTranceiverSupply+0x2c>
  {
    SET_BIT(PWR->VOSR, (PWR_VOSR_USBPWREN | PWR_VOSR_USBBOOSTEN));
 8007d98:	4b06      	ldr	r3, [pc, #24]	@ (8007db4 <HAL_PWREx_EnableUSBHSTranceiverSupply+0x38>)
 8007d9a:	68db      	ldr	r3, [r3, #12]
 8007d9c:	4a05      	ldr	r2, [pc, #20]	@ (8007db4 <HAL_PWREx_EnableUSBHSTranceiverSupply+0x38>)
 8007d9e:	f443 13c0 	orr.w	r3, r3, #1572864	@ 0x180000
 8007da2:	60d3      	str	r3, [r2, #12]
  else
  {
    return HAL_ERROR;
  }

  return HAL_OK;
 8007da4:	2300      	movs	r3, #0
 8007da6:	e000      	b.n	8007daa <HAL_PWREx_EnableUSBHSTranceiverSupply+0x2e>
    return HAL_ERROR;
 8007da8:	2301      	movs	r3, #1
}
 8007daa:	4618      	mov	r0, r3
 8007dac:	3708      	adds	r7, #8
 8007dae:	46bd      	mov	sp, r7
 8007db0:	bd80      	pop	{r7, pc}
 8007db2:	bf00      	nop
 8007db4:	46020800 	.word	0x46020800

08007db8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pRCC_OscInitStruct)
{
 8007db8:	b580      	push	{r7, lr}
 8007dba:	b08e      	sub	sp, #56	@ 0x38
 8007dbc:	af00      	add	r7, sp, #0
 8007dbe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source;
  uint32_t pll_config;
  FlagStatus pwrboosten = RESET;
 8007dc0:	2300      	movs	r3, #0
 8007dc2:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pRCC_OscInitStruct == NULL)
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	2b00      	cmp	r3, #0
 8007dca:	d102      	bne.n	8007dd2 <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 8007dcc:	2301      	movs	r3, #1
 8007dce:	f000 bec8 	b.w	8008b62 <HAL_RCC_OscConfig+0xdaa>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pRCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007dd2:	4b99      	ldr	r3, [pc, #612]	@ (8008038 <HAL_RCC_OscConfig+0x280>)
 8007dd4:	69db      	ldr	r3, [r3, #28]
 8007dd6:	f003 030c 	and.w	r3, r3, #12
 8007dda:	633b      	str	r3, [r7, #48]	@ 0x30
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007ddc:	4b96      	ldr	r3, [pc, #600]	@ (8008038 <HAL_RCC_OscConfig+0x280>)
 8007dde:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007de0:	f003 0303 	and.w	r3, r3, #3
 8007de4:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /*----------------------------- MSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	681b      	ldr	r3, [r3, #0]
 8007dea:	f003 0310 	and.w	r3, r3, #16
 8007dee:	2b00      	cmp	r3, #0
 8007df0:	f000 816c 	beq.w	80080cc <HAL_RCC_OscConfig+0x314>
    assert_param(IS_RCC_MSICALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(pRCC_OscInitStruct->MSIClockRange));

    /*Check if MSI is used as system clock or as PLL source when PLL is selected as system clock*/

    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8007df4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007df6:	2b00      	cmp	r3, #0
 8007df8:	d007      	beq.n	8007e0a <HAL_RCC_OscConfig+0x52>
 8007dfa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007dfc:	2b0c      	cmp	r3, #12
 8007dfe:	f040 80de 	bne.w	8007fbe <HAL_RCC_OscConfig+0x206>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 8007e02:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e04:	2b01      	cmp	r3, #1
 8007e06:	f040 80da 	bne.w	8007fbe <HAL_RCC_OscConfig+0x206>
    {
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	69db      	ldr	r3, [r3, #28]
 8007e0e:	2b00      	cmp	r3, #0
 8007e10:	d102      	bne.n	8007e18 <HAL_RCC_OscConfig+0x60>
      {
        return HAL_ERROR;
 8007e12:	2301      	movs	r3, #1
 8007e14:	f000 bea5 	b.w	8008b62 <HAL_RCC_OscConfig+0xdaa>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device */
        if (pRCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007e1c:	4b86      	ldr	r3, [pc, #536]	@ (8008038 <HAL_RCC_OscConfig+0x280>)
 8007e1e:	689b      	ldr	r3, [r3, #8]
 8007e20:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007e24:	2b00      	cmp	r3, #0
 8007e26:	d004      	beq.n	8007e32 <HAL_RCC_OscConfig+0x7a>
 8007e28:	4b83      	ldr	r3, [pc, #524]	@ (8008038 <HAL_RCC_OscConfig+0x280>)
 8007e2a:	689b      	ldr	r3, [r3, #8]
 8007e2c:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8007e30:	e005      	b.n	8007e3e <HAL_RCC_OscConfig+0x86>
 8007e32:	4b81      	ldr	r3, [pc, #516]	@ (8008038 <HAL_RCC_OscConfig+0x280>)
 8007e34:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007e38:	041b      	lsls	r3, r3, #16
 8007e3a:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8007e3e:	4293      	cmp	r3, r2
 8007e40:	d255      	bcs.n	8007eee <HAL_RCC_OscConfig+0x136>
        {
          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8007e42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e44:	2b00      	cmp	r3, #0
 8007e46:	d10a      	bne.n	8007e5e <HAL_RCC_OscConfig+0xa6>
          {
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e4c:	4618      	mov	r0, r3
 8007e4e:	f001 f99d 	bl	800918c <RCC_SetFlashLatencyFromMSIRange>
 8007e52:	4603      	mov	r3, r0
 8007e54:	2b00      	cmp	r3, #0
 8007e56:	d002      	beq.n	8007e5e <HAL_RCC_OscConfig+0xa6>
            {
              return HAL_ERROR;
 8007e58:	2301      	movs	r3, #1
 8007e5a:	f000 be82 	b.w	8008b62 <HAL_RCC_OscConfig+0xdaa>
            }
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range */
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 8007e5e:	4b76      	ldr	r3, [pc, #472]	@ (8008038 <HAL_RCC_OscConfig+0x280>)
 8007e60:	689b      	ldr	r3, [r3, #8]
 8007e62:	4a75      	ldr	r2, [pc, #468]	@ (8008038 <HAL_RCC_OscConfig+0x280>)
 8007e64:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8007e68:	6093      	str	r3, [r2, #8]
 8007e6a:	4b73      	ldr	r3, [pc, #460]	@ (8008038 <HAL_RCC_OscConfig+0x280>)
 8007e6c:	689b      	ldr	r3, [r3, #8]
 8007e6e:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e76:	4970      	ldr	r1, [pc, #448]	@ (8008038 <HAL_RCC_OscConfig+0x280>)
 8007e78:	4313      	orrs	r3, r2
 8007e7a:	608b      	str	r3, [r1, #8]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e80:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8007e84:	d309      	bcc.n	8007e9a <HAL_RCC_OscConfig+0xe2>
 8007e86:	4b6c      	ldr	r3, [pc, #432]	@ (8008038 <HAL_RCC_OscConfig+0x280>)
 8007e88:	68db      	ldr	r3, [r3, #12]
 8007e8a:	f023 021f 	bic.w	r2, r3, #31
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	6a1b      	ldr	r3, [r3, #32]
 8007e92:	4969      	ldr	r1, [pc, #420]	@ (8008038 <HAL_RCC_OscConfig+0x280>)
 8007e94:	4313      	orrs	r3, r2
 8007e96:	60cb      	str	r3, [r1, #12]
 8007e98:	e07e      	b.n	8007f98 <HAL_RCC_OscConfig+0x1e0>
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e9e:	2b00      	cmp	r3, #0
 8007ea0:	da0a      	bge.n	8007eb8 <HAL_RCC_OscConfig+0x100>
 8007ea2:	4b65      	ldr	r3, [pc, #404]	@ (8008038 <HAL_RCC_OscConfig+0x280>)
 8007ea4:	68db      	ldr	r3, [r3, #12]
 8007ea6:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	6a1b      	ldr	r3, [r3, #32]
 8007eae:	015b      	lsls	r3, r3, #5
 8007eb0:	4961      	ldr	r1, [pc, #388]	@ (8008038 <HAL_RCC_OscConfig+0x280>)
 8007eb2:	4313      	orrs	r3, r2
 8007eb4:	60cb      	str	r3, [r1, #12]
 8007eb6:	e06f      	b.n	8007f98 <HAL_RCC_OscConfig+0x1e0>
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ebc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007ec0:	d30a      	bcc.n	8007ed8 <HAL_RCC_OscConfig+0x120>
 8007ec2:	4b5d      	ldr	r3, [pc, #372]	@ (8008038 <HAL_RCC_OscConfig+0x280>)
 8007ec4:	68db      	ldr	r3, [r3, #12]
 8007ec6:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	6a1b      	ldr	r3, [r3, #32]
 8007ece:	029b      	lsls	r3, r3, #10
 8007ed0:	4959      	ldr	r1, [pc, #356]	@ (8008038 <HAL_RCC_OscConfig+0x280>)
 8007ed2:	4313      	orrs	r3, r2
 8007ed4:	60cb      	str	r3, [r1, #12]
 8007ed6:	e05f      	b.n	8007f98 <HAL_RCC_OscConfig+0x1e0>
 8007ed8:	4b57      	ldr	r3, [pc, #348]	@ (8008038 <HAL_RCC_OscConfig+0x280>)
 8007eda:	68db      	ldr	r3, [r3, #12]
 8007edc:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	6a1b      	ldr	r3, [r3, #32]
 8007ee4:	03db      	lsls	r3, r3, #15
 8007ee6:	4954      	ldr	r1, [pc, #336]	@ (8008038 <HAL_RCC_OscConfig+0x280>)
 8007ee8:	4313      	orrs	r3, r2
 8007eea:	60cb      	str	r3, [r1, #12]
 8007eec:	e054      	b.n	8007f98 <HAL_RCC_OscConfig+0x1e0>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range */
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 8007eee:	4b52      	ldr	r3, [pc, #328]	@ (8008038 <HAL_RCC_OscConfig+0x280>)
 8007ef0:	689b      	ldr	r3, [r3, #8]
 8007ef2:	4a51      	ldr	r2, [pc, #324]	@ (8008038 <HAL_RCC_OscConfig+0x280>)
 8007ef4:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8007ef8:	6093      	str	r3, [r2, #8]
 8007efa:	4b4f      	ldr	r3, [pc, #316]	@ (8008038 <HAL_RCC_OscConfig+0x280>)
 8007efc:	689b      	ldr	r3, [r3, #8]
 8007efe:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f06:	494c      	ldr	r1, [pc, #304]	@ (8008038 <HAL_RCC_OscConfig+0x280>)
 8007f08:	4313      	orrs	r3, r2
 8007f0a:	608b      	str	r3, [r1, #8]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f10:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8007f14:	d309      	bcc.n	8007f2a <HAL_RCC_OscConfig+0x172>
 8007f16:	4b48      	ldr	r3, [pc, #288]	@ (8008038 <HAL_RCC_OscConfig+0x280>)
 8007f18:	68db      	ldr	r3, [r3, #12]
 8007f1a:	f023 021f 	bic.w	r2, r3, #31
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	6a1b      	ldr	r3, [r3, #32]
 8007f22:	4945      	ldr	r1, [pc, #276]	@ (8008038 <HAL_RCC_OscConfig+0x280>)
 8007f24:	4313      	orrs	r3, r2
 8007f26:	60cb      	str	r3, [r1, #12]
 8007f28:	e028      	b.n	8007f7c <HAL_RCC_OscConfig+0x1c4>
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f2e:	2b00      	cmp	r3, #0
 8007f30:	da0a      	bge.n	8007f48 <HAL_RCC_OscConfig+0x190>
 8007f32:	4b41      	ldr	r3, [pc, #260]	@ (8008038 <HAL_RCC_OscConfig+0x280>)
 8007f34:	68db      	ldr	r3, [r3, #12]
 8007f36:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	6a1b      	ldr	r3, [r3, #32]
 8007f3e:	015b      	lsls	r3, r3, #5
 8007f40:	493d      	ldr	r1, [pc, #244]	@ (8008038 <HAL_RCC_OscConfig+0x280>)
 8007f42:	4313      	orrs	r3, r2
 8007f44:	60cb      	str	r3, [r1, #12]
 8007f46:	e019      	b.n	8007f7c <HAL_RCC_OscConfig+0x1c4>
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f4c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007f50:	d30a      	bcc.n	8007f68 <HAL_RCC_OscConfig+0x1b0>
 8007f52:	4b39      	ldr	r3, [pc, #228]	@ (8008038 <HAL_RCC_OscConfig+0x280>)
 8007f54:	68db      	ldr	r3, [r3, #12]
 8007f56:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	6a1b      	ldr	r3, [r3, #32]
 8007f5e:	029b      	lsls	r3, r3, #10
 8007f60:	4935      	ldr	r1, [pc, #212]	@ (8008038 <HAL_RCC_OscConfig+0x280>)
 8007f62:	4313      	orrs	r3, r2
 8007f64:	60cb      	str	r3, [r1, #12]
 8007f66:	e009      	b.n	8007f7c <HAL_RCC_OscConfig+0x1c4>
 8007f68:	4b33      	ldr	r3, [pc, #204]	@ (8008038 <HAL_RCC_OscConfig+0x280>)
 8007f6a:	68db      	ldr	r3, [r3, #12]
 8007f6c:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	6a1b      	ldr	r3, [r3, #32]
 8007f74:	03db      	lsls	r3, r3, #15
 8007f76:	4930      	ldr	r1, [pc, #192]	@ (8008038 <HAL_RCC_OscConfig+0x280>)
 8007f78:	4313      	orrs	r3, r2
 8007f7a:	60cb      	str	r3, [r1, #12]
                                                (pRCC_OscInitStruct->MSIClockRange));

          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8007f7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f7e:	2b00      	cmp	r3, #0
 8007f80:	d10a      	bne.n	8007f98 <HAL_RCC_OscConfig+0x1e0>
          {
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f86:	4618      	mov	r0, r3
 8007f88:	f001 f900 	bl	800918c <RCC_SetFlashLatencyFromMSIRange>
 8007f8c:	4603      	mov	r3, r0
 8007f8e:	2b00      	cmp	r3, #0
 8007f90:	d002      	beq.n	8007f98 <HAL_RCC_OscConfig+0x1e0>
            {
              return HAL_ERROR;
 8007f92:	2301      	movs	r3, #1
 8007f94:	f000 bde5 	b.w	8008b62 <HAL_RCC_OscConfig+0xdaa>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        (void) HAL_RCC_GetHCLKFreq();
 8007f98:	f001 f8de 	bl	8009158 <HAL_RCC_GetHCLKFreq>
        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8007f9c:	4b27      	ldr	r3, [pc, #156]	@ (800803c <HAL_RCC_OscConfig+0x284>)
 8007f9e:	681b      	ldr	r3, [r3, #0]
 8007fa0:	4618      	mov	r0, r3
 8007fa2:	f7fc fff5 	bl	8004f90 <HAL_InitTick>
 8007fa6:	4603      	mov	r3, r0
 8007fa8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        if (status != HAL_OK)
 8007fac:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007fb0:	2b00      	cmp	r3, #0
 8007fb2:	f000 808a 	beq.w	80080ca <HAL_RCC_OscConfig+0x312>
        {
          return status;
 8007fb6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007fba:	f000 bdd2 	b.w	8008b62 <HAL_RCC_OscConfig+0xdaa>
      }
    }
    else
    {
      /* Check the MSI State */
      if (pRCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	69db      	ldr	r3, [r3, #28]
 8007fc2:	2b00      	cmp	r3, #0
 8007fc4:	d066      	beq.n	8008094 <HAL_RCC_OscConfig+0x2dc>
      {
        /* Enable the Internal High Speed oscillator (MSI) */
        __HAL_RCC_MSI_ENABLE();
 8007fc6:	4b1c      	ldr	r3, [pc, #112]	@ (8008038 <HAL_RCC_OscConfig+0x280>)
 8007fc8:	681b      	ldr	r3, [r3, #0]
 8007fca:	4a1b      	ldr	r2, [pc, #108]	@ (8008038 <HAL_RCC_OscConfig+0x280>)
 8007fcc:	f043 0301 	orr.w	r3, r3, #1
 8007fd0:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8007fd2:	f7fd f867 	bl	80050a4 <HAL_GetTick>
 8007fd6:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 8007fd8:	e009      	b.n	8007fee <HAL_RCC_OscConfig+0x236>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8007fda:	f7fd f863 	bl	80050a4 <HAL_GetTick>
 8007fde:	4602      	mov	r2, r0
 8007fe0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007fe2:	1ad3      	subs	r3, r2, r3
 8007fe4:	2b02      	cmp	r3, #2
 8007fe6:	d902      	bls.n	8007fee <HAL_RCC_OscConfig+0x236>
          {
            return HAL_TIMEOUT;
 8007fe8:	2303      	movs	r3, #3
 8007fea:	f000 bdba 	b.w	8008b62 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 8007fee:	4b12      	ldr	r3, [pc, #72]	@ (8008038 <HAL_RCC_OscConfig+0x280>)
 8007ff0:	681b      	ldr	r3, [r3, #0]
 8007ff2:	f003 0304 	and.w	r3, r3, #4
 8007ff6:	2b00      	cmp	r3, #0
 8007ff8:	d0ef      	beq.n	8007fda <HAL_RCC_OscConfig+0x222>
          }
        }
        /* Selects the Multiple Speed oscillator (MSI) clock range */
        __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 8007ffa:	4b0f      	ldr	r3, [pc, #60]	@ (8008038 <HAL_RCC_OscConfig+0x280>)
 8007ffc:	689b      	ldr	r3, [r3, #8]
 8007ffe:	4a0e      	ldr	r2, [pc, #56]	@ (8008038 <HAL_RCC_OscConfig+0x280>)
 8008000:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8008004:	6093      	str	r3, [r2, #8]
 8008006:	4b0c      	ldr	r3, [pc, #48]	@ (8008038 <HAL_RCC_OscConfig+0x280>)
 8008008:	689b      	ldr	r3, [r3, #8]
 800800a:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008012:	4909      	ldr	r1, [pc, #36]	@ (8008038 <HAL_RCC_OscConfig+0x280>)
 8008014:	4313      	orrs	r3, r2
 8008016:	608b      	str	r3, [r1, #8]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800801c:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8008020:	d30e      	bcc.n	8008040 <HAL_RCC_OscConfig+0x288>
 8008022:	4b05      	ldr	r3, [pc, #20]	@ (8008038 <HAL_RCC_OscConfig+0x280>)
 8008024:	68db      	ldr	r3, [r3, #12]
 8008026:	f023 021f 	bic.w	r2, r3, #31
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	6a1b      	ldr	r3, [r3, #32]
 800802e:	4902      	ldr	r1, [pc, #8]	@ (8008038 <HAL_RCC_OscConfig+0x280>)
 8008030:	4313      	orrs	r3, r2
 8008032:	60cb      	str	r3, [r1, #12]
 8008034:	e04a      	b.n	80080cc <HAL_RCC_OscConfig+0x314>
 8008036:	bf00      	nop
 8008038:	46020c00 	.word	0x46020c00
 800803c:	20000104 	.word	0x20000104
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008044:	2b00      	cmp	r3, #0
 8008046:	da0a      	bge.n	800805e <HAL_RCC_OscConfig+0x2a6>
 8008048:	4b98      	ldr	r3, [pc, #608]	@ (80082ac <HAL_RCC_OscConfig+0x4f4>)
 800804a:	68db      	ldr	r3, [r3, #12]
 800804c:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	6a1b      	ldr	r3, [r3, #32]
 8008054:	015b      	lsls	r3, r3, #5
 8008056:	4995      	ldr	r1, [pc, #596]	@ (80082ac <HAL_RCC_OscConfig+0x4f4>)
 8008058:	4313      	orrs	r3, r2
 800805a:	60cb      	str	r3, [r1, #12]
 800805c:	e036      	b.n	80080cc <HAL_RCC_OscConfig+0x314>
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008062:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008066:	d30a      	bcc.n	800807e <HAL_RCC_OscConfig+0x2c6>
 8008068:	4b90      	ldr	r3, [pc, #576]	@ (80082ac <HAL_RCC_OscConfig+0x4f4>)
 800806a:	68db      	ldr	r3, [r3, #12]
 800806c:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	6a1b      	ldr	r3, [r3, #32]
 8008074:	029b      	lsls	r3, r3, #10
 8008076:	498d      	ldr	r1, [pc, #564]	@ (80082ac <HAL_RCC_OscConfig+0x4f4>)
 8008078:	4313      	orrs	r3, r2
 800807a:	60cb      	str	r3, [r1, #12]
 800807c:	e026      	b.n	80080cc <HAL_RCC_OscConfig+0x314>
 800807e:	4b8b      	ldr	r3, [pc, #556]	@ (80082ac <HAL_RCC_OscConfig+0x4f4>)
 8008080:	68db      	ldr	r3, [r3, #12]
 8008082:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	6a1b      	ldr	r3, [r3, #32]
 800808a:	03db      	lsls	r3, r3, #15
 800808c:	4987      	ldr	r1, [pc, #540]	@ (80082ac <HAL_RCC_OscConfig+0x4f4>)
 800808e:	4313      	orrs	r3, r2
 8008090:	60cb      	str	r3, [r1, #12]
 8008092:	e01b      	b.n	80080cc <HAL_RCC_OscConfig+0x314>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI) */
        __HAL_RCC_MSI_DISABLE();
 8008094:	4b85      	ldr	r3, [pc, #532]	@ (80082ac <HAL_RCC_OscConfig+0x4f4>)
 8008096:	681b      	ldr	r3, [r3, #0]
 8008098:	4a84      	ldr	r2, [pc, #528]	@ (80082ac <HAL_RCC_OscConfig+0x4f4>)
 800809a:	f023 0301 	bic.w	r3, r3, #1
 800809e:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 80080a0:	f7fd f800 	bl	80050a4 <HAL_GetTick>
 80080a4:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
 80080a6:	e009      	b.n	80080bc <HAL_RCC_OscConfig+0x304>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80080a8:	f7fc fffc 	bl	80050a4 <HAL_GetTick>
 80080ac:	4602      	mov	r2, r0
 80080ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80080b0:	1ad3      	subs	r3, r2, r3
 80080b2:	2b02      	cmp	r3, #2
 80080b4:	d902      	bls.n	80080bc <HAL_RCC_OscConfig+0x304>
          {
            return HAL_TIMEOUT;
 80080b6:	2303      	movs	r3, #3
 80080b8:	f000 bd53 	b.w	8008b62 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
 80080bc:	4b7b      	ldr	r3, [pc, #492]	@ (80082ac <HAL_RCC_OscConfig+0x4f4>)
 80080be:	681b      	ldr	r3, [r3, #0]
 80080c0:	f003 0304 	and.w	r3, r3, #4
 80080c4:	2b00      	cmp	r3, #0
 80080c6:	d1ef      	bne.n	80080a8 <HAL_RCC_OscConfig+0x2f0>
 80080c8:	e000      	b.n	80080cc <HAL_RCC_OscConfig+0x314>
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 80080ca:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	681b      	ldr	r3, [r3, #0]
 80080d0:	f003 0301 	and.w	r3, r3, #1
 80080d4:	2b00      	cmp	r3, #0
 80080d6:	f000 808b 	beq.w	80081f0 <HAL_RCC_OscConfig+0x438>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pRCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 80080da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080dc:	2b08      	cmp	r3, #8
 80080de:	d005      	beq.n	80080ec <HAL_RCC_OscConfig+0x334>
 80080e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080e2:	2b0c      	cmp	r3, #12
 80080e4:	d109      	bne.n	80080fa <HAL_RCC_OscConfig+0x342>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 80080e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80080e8:	2b03      	cmp	r3, #3
 80080ea:	d106      	bne.n	80080fa <HAL_RCC_OscConfig+0x342>
    {
      if (pRCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	685b      	ldr	r3, [r3, #4]
 80080f0:	2b00      	cmp	r3, #0
 80080f2:	d17d      	bne.n	80081f0 <HAL_RCC_OscConfig+0x438>
      {
        return HAL_ERROR;
 80080f4:	2301      	movs	r3, #1
 80080f6:	f000 bd34 	b.w	8008b62 <HAL_RCC_OscConfig+0xdaa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pRCC_OscInitStruct->HSEState);
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	685b      	ldr	r3, [r3, #4]
 80080fe:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008102:	d106      	bne.n	8008112 <HAL_RCC_OscConfig+0x35a>
 8008104:	4b69      	ldr	r3, [pc, #420]	@ (80082ac <HAL_RCC_OscConfig+0x4f4>)
 8008106:	681b      	ldr	r3, [r3, #0]
 8008108:	4a68      	ldr	r2, [pc, #416]	@ (80082ac <HAL_RCC_OscConfig+0x4f4>)
 800810a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800810e:	6013      	str	r3, [r2, #0]
 8008110:	e041      	b.n	8008196 <HAL_RCC_OscConfig+0x3de>
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	685b      	ldr	r3, [r3, #4]
 8008116:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800811a:	d112      	bne.n	8008142 <HAL_RCC_OscConfig+0x38a>
 800811c:	4b63      	ldr	r3, [pc, #396]	@ (80082ac <HAL_RCC_OscConfig+0x4f4>)
 800811e:	681b      	ldr	r3, [r3, #0]
 8008120:	4a62      	ldr	r2, [pc, #392]	@ (80082ac <HAL_RCC_OscConfig+0x4f4>)
 8008122:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8008126:	6013      	str	r3, [r2, #0]
 8008128:	4b60      	ldr	r3, [pc, #384]	@ (80082ac <HAL_RCC_OscConfig+0x4f4>)
 800812a:	681b      	ldr	r3, [r3, #0]
 800812c:	4a5f      	ldr	r2, [pc, #380]	@ (80082ac <HAL_RCC_OscConfig+0x4f4>)
 800812e:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8008132:	6013      	str	r3, [r2, #0]
 8008134:	4b5d      	ldr	r3, [pc, #372]	@ (80082ac <HAL_RCC_OscConfig+0x4f4>)
 8008136:	681b      	ldr	r3, [r3, #0]
 8008138:	4a5c      	ldr	r2, [pc, #368]	@ (80082ac <HAL_RCC_OscConfig+0x4f4>)
 800813a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800813e:	6013      	str	r3, [r2, #0]
 8008140:	e029      	b.n	8008196 <HAL_RCC_OscConfig+0x3de>
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	685b      	ldr	r3, [r3, #4]
 8008146:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 800814a:	d112      	bne.n	8008172 <HAL_RCC_OscConfig+0x3ba>
 800814c:	4b57      	ldr	r3, [pc, #348]	@ (80082ac <HAL_RCC_OscConfig+0x4f4>)
 800814e:	681b      	ldr	r3, [r3, #0]
 8008150:	4a56      	ldr	r2, [pc, #344]	@ (80082ac <HAL_RCC_OscConfig+0x4f4>)
 8008152:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8008156:	6013      	str	r3, [r2, #0]
 8008158:	4b54      	ldr	r3, [pc, #336]	@ (80082ac <HAL_RCC_OscConfig+0x4f4>)
 800815a:	681b      	ldr	r3, [r3, #0]
 800815c:	4a53      	ldr	r2, [pc, #332]	@ (80082ac <HAL_RCC_OscConfig+0x4f4>)
 800815e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008162:	6013      	str	r3, [r2, #0]
 8008164:	4b51      	ldr	r3, [pc, #324]	@ (80082ac <HAL_RCC_OscConfig+0x4f4>)
 8008166:	681b      	ldr	r3, [r3, #0]
 8008168:	4a50      	ldr	r2, [pc, #320]	@ (80082ac <HAL_RCC_OscConfig+0x4f4>)
 800816a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800816e:	6013      	str	r3, [r2, #0]
 8008170:	e011      	b.n	8008196 <HAL_RCC_OscConfig+0x3de>
 8008172:	4b4e      	ldr	r3, [pc, #312]	@ (80082ac <HAL_RCC_OscConfig+0x4f4>)
 8008174:	681b      	ldr	r3, [r3, #0]
 8008176:	4a4d      	ldr	r2, [pc, #308]	@ (80082ac <HAL_RCC_OscConfig+0x4f4>)
 8008178:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800817c:	6013      	str	r3, [r2, #0]
 800817e:	4b4b      	ldr	r3, [pc, #300]	@ (80082ac <HAL_RCC_OscConfig+0x4f4>)
 8008180:	681b      	ldr	r3, [r3, #0]
 8008182:	4a4a      	ldr	r2, [pc, #296]	@ (80082ac <HAL_RCC_OscConfig+0x4f4>)
 8008184:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8008188:	6013      	str	r3, [r2, #0]
 800818a:	4b48      	ldr	r3, [pc, #288]	@ (80082ac <HAL_RCC_OscConfig+0x4f4>)
 800818c:	681b      	ldr	r3, [r3, #0]
 800818e:	4a47      	ldr	r2, [pc, #284]	@ (80082ac <HAL_RCC_OscConfig+0x4f4>)
 8008190:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8008194:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pRCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	685b      	ldr	r3, [r3, #4]
 800819a:	2b00      	cmp	r3, #0
 800819c:	d014      	beq.n	80081c8 <HAL_RCC_OscConfig+0x410>
      {
        tickstart = HAL_GetTick();
 800819e:	f7fc ff81 	bl	80050a4 <HAL_GetTick>
 80081a2:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80081a4:	e009      	b.n	80081ba <HAL_RCC_OscConfig+0x402>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80081a6:	f7fc ff7d 	bl	80050a4 <HAL_GetTick>
 80081aa:	4602      	mov	r2, r0
 80081ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80081ae:	1ad3      	subs	r3, r2, r3
 80081b0:	2b64      	cmp	r3, #100	@ 0x64
 80081b2:	d902      	bls.n	80081ba <HAL_RCC_OscConfig+0x402>
          {
            return HAL_TIMEOUT;
 80081b4:	2303      	movs	r3, #3
 80081b6:	f000 bcd4 	b.w	8008b62 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80081ba:	4b3c      	ldr	r3, [pc, #240]	@ (80082ac <HAL_RCC_OscConfig+0x4f4>)
 80081bc:	681b      	ldr	r3, [r3, #0]
 80081be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80081c2:	2b00      	cmp	r3, #0
 80081c4:	d0ef      	beq.n	80081a6 <HAL_RCC_OscConfig+0x3ee>
 80081c6:	e013      	b.n	80081f0 <HAL_RCC_OscConfig+0x438>
          }
        }
      }
      else
      {
        tickstart = HAL_GetTick();
 80081c8:	f7fc ff6c 	bl	80050a4 <HAL_GetTick>
 80081cc:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80081ce:	e009      	b.n	80081e4 <HAL_RCC_OscConfig+0x42c>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80081d0:	f7fc ff68 	bl	80050a4 <HAL_GetTick>
 80081d4:	4602      	mov	r2, r0
 80081d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80081d8:	1ad3      	subs	r3, r2, r3
 80081da:	2b64      	cmp	r3, #100	@ 0x64
 80081dc:	d902      	bls.n	80081e4 <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 80081de:	2303      	movs	r3, #3
 80081e0:	f000 bcbf 	b.w	8008b62 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80081e4:	4b31      	ldr	r3, [pc, #196]	@ (80082ac <HAL_RCC_OscConfig+0x4f4>)
 80081e6:	681b      	ldr	r3, [r3, #0]
 80081e8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80081ec:	2b00      	cmp	r3, #0
 80081ee:	d1ef      	bne.n	80081d0 <HAL_RCC_OscConfig+0x418>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	681b      	ldr	r3, [r3, #0]
 80081f4:	f003 0302 	and.w	r3, r3, #2
 80081f8:	2b00      	cmp	r3, #0
 80081fa:	d05f      	beq.n	80082bc <HAL_RCC_OscConfig+0x504>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(pRCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pRCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 80081fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081fe:	2b04      	cmp	r3, #4
 8008200:	d005      	beq.n	800820e <HAL_RCC_OscConfig+0x456>
 8008202:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008204:	2b0c      	cmp	r3, #12
 8008206:	d114      	bne.n	8008232 <HAL_RCC_OscConfig+0x47a>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8008208:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800820a:	2b02      	cmp	r3, #2
 800820c:	d111      	bne.n	8008232 <HAL_RCC_OscConfig+0x47a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	68db      	ldr	r3, [r3, #12]
 8008212:	2b00      	cmp	r3, #0
 8008214:	d102      	bne.n	800821c <HAL_RCC_OscConfig+0x464>
      {
        return HAL_ERROR;
 8008216:	2301      	movs	r3, #1
 8008218:	f000 bca3 	b.w	8008b62 <HAL_RCC_OscConfig+0xdaa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
 800821c:	4b23      	ldr	r3, [pc, #140]	@ (80082ac <HAL_RCC_OscConfig+0x4f4>)
 800821e:	691b      	ldr	r3, [r3, #16]
 8008220:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	691b      	ldr	r3, [r3, #16]
 8008228:	041b      	lsls	r3, r3, #16
 800822a:	4920      	ldr	r1, [pc, #128]	@ (80082ac <HAL_RCC_OscConfig+0x4f4>)
 800822c:	4313      	orrs	r3, r2
 800822e:	610b      	str	r3, [r1, #16]
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8008230:	e044      	b.n	80082bc <HAL_RCC_OscConfig+0x504>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pRCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	68db      	ldr	r3, [r3, #12]
 8008236:	2b00      	cmp	r3, #0
 8008238:	d024      	beq.n	8008284 <HAL_RCC_OscConfig+0x4cc>
      {
        /* Enable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_ENABLE();
 800823a:	4b1c      	ldr	r3, [pc, #112]	@ (80082ac <HAL_RCC_OscConfig+0x4f4>)
 800823c:	681b      	ldr	r3, [r3, #0]
 800823e:	4a1b      	ldr	r2, [pc, #108]	@ (80082ac <HAL_RCC_OscConfig+0x4f4>)
 8008240:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008244:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8008246:	f7fc ff2d 	bl	80050a4 <HAL_GetTick>
 800824a:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800824c:	e009      	b.n	8008262 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800824e:	f7fc ff29 	bl	80050a4 <HAL_GetTick>
 8008252:	4602      	mov	r2, r0
 8008254:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008256:	1ad3      	subs	r3, r2, r3
 8008258:	2b02      	cmp	r3, #2
 800825a:	d902      	bls.n	8008262 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800825c:	2303      	movs	r3, #3
 800825e:	f000 bc80 	b.w	8008b62 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8008262:	4b12      	ldr	r3, [pc, #72]	@ (80082ac <HAL_RCC_OscConfig+0x4f4>)
 8008264:	681b      	ldr	r3, [r3, #0]
 8008266:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800826a:	2b00      	cmp	r3, #0
 800826c:	d0ef      	beq.n	800824e <HAL_RCC_OscConfig+0x496>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
 800826e:	4b0f      	ldr	r3, [pc, #60]	@ (80082ac <HAL_RCC_OscConfig+0x4f4>)
 8008270:	691b      	ldr	r3, [r3, #16]
 8008272:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	691b      	ldr	r3, [r3, #16]
 800827a:	041b      	lsls	r3, r3, #16
 800827c:	490b      	ldr	r1, [pc, #44]	@ (80082ac <HAL_RCC_OscConfig+0x4f4>)
 800827e:	4313      	orrs	r3, r2
 8008280:	610b      	str	r3, [r1, #16]
 8008282:	e01b      	b.n	80082bc <HAL_RCC_OscConfig+0x504>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_DISABLE();
 8008284:	4b09      	ldr	r3, [pc, #36]	@ (80082ac <HAL_RCC_OscConfig+0x4f4>)
 8008286:	681b      	ldr	r3, [r3, #0]
 8008288:	4a08      	ldr	r2, [pc, #32]	@ (80082ac <HAL_RCC_OscConfig+0x4f4>)
 800828a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800828e:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8008290:	f7fc ff08 	bl	80050a4 <HAL_GetTick>
 8008294:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8008296:	e00b      	b.n	80082b0 <HAL_RCC_OscConfig+0x4f8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008298:	f7fc ff04 	bl	80050a4 <HAL_GetTick>
 800829c:	4602      	mov	r2, r0
 800829e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80082a0:	1ad3      	subs	r3, r2, r3
 80082a2:	2b02      	cmp	r3, #2
 80082a4:	d904      	bls.n	80082b0 <HAL_RCC_OscConfig+0x4f8>
          {
            return HAL_TIMEOUT;
 80082a6:	2303      	movs	r3, #3
 80082a8:	f000 bc5b 	b.w	8008b62 <HAL_RCC_OscConfig+0xdaa>
 80082ac:	46020c00 	.word	0x46020c00
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80082b0:	4baf      	ldr	r3, [pc, #700]	@ (8008570 <HAL_RCC_OscConfig+0x7b8>)
 80082b2:	681b      	ldr	r3, [r3, #0]
 80082b4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80082b8:	2b00      	cmp	r3, #0
 80082ba:	d1ed      	bne.n	8008298 <HAL_RCC_OscConfig+0x4e0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	681b      	ldr	r3, [r3, #0]
 80082c0:	f003 0308 	and.w	r3, r3, #8
 80082c4:	2b00      	cmp	r3, #0
 80082c6:	f000 80c8 	beq.w	800845a <HAL_RCC_OscConfig+0x6a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(pRCC_OscInitStruct->LSIState));

    FlagStatus  pwrclkchanged = RESET;
 80082ca:	2300      	movs	r3, #0
 80082cc:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36

    /* Update LSI configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80082d0:	4ba7      	ldr	r3, [pc, #668]	@ (8008570 <HAL_RCC_OscConfig+0x7b8>)
 80082d2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80082d6:	f003 0304 	and.w	r3, r3, #4
 80082da:	2b00      	cmp	r3, #0
 80082dc:	d111      	bne.n	8008302 <HAL_RCC_OscConfig+0x54a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80082de:	4ba4      	ldr	r3, [pc, #656]	@ (8008570 <HAL_RCC_OscConfig+0x7b8>)
 80082e0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80082e4:	4aa2      	ldr	r2, [pc, #648]	@ (8008570 <HAL_RCC_OscConfig+0x7b8>)
 80082e6:	f043 0304 	orr.w	r3, r3, #4
 80082ea:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 80082ee:	4ba0      	ldr	r3, [pc, #640]	@ (8008570 <HAL_RCC_OscConfig+0x7b8>)
 80082f0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80082f4:	f003 0304 	and.w	r3, r3, #4
 80082f8:	617b      	str	r3, [r7, #20]
 80082fa:	697b      	ldr	r3, [r7, #20]
      pwrclkchanged = SET;
 80082fc:	2301      	movs	r3, #1
 80082fe:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8008302:	4b9c      	ldr	r3, [pc, #624]	@ (8008574 <HAL_RCC_OscConfig+0x7bc>)
 8008304:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008306:	f003 0301 	and.w	r3, r3, #1
 800830a:	2b00      	cmp	r3, #0
 800830c:	d119      	bne.n	8008342 <HAL_RCC_OscConfig+0x58a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 800830e:	4b99      	ldr	r3, [pc, #612]	@ (8008574 <HAL_RCC_OscConfig+0x7bc>)
 8008310:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008312:	4a98      	ldr	r2, [pc, #608]	@ (8008574 <HAL_RCC_OscConfig+0x7bc>)
 8008314:	f043 0301 	orr.w	r3, r3, #1
 8008318:	6293      	str	r3, [r2, #40]	@ 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800831a:	f7fc fec3 	bl	80050a4 <HAL_GetTick>
 800831e:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8008320:	e009      	b.n	8008336 <HAL_RCC_OscConfig+0x57e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008322:	f7fc febf 	bl	80050a4 <HAL_GetTick>
 8008326:	4602      	mov	r2, r0
 8008328:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800832a:	1ad3      	subs	r3, r2, r3
 800832c:	2b02      	cmp	r3, #2
 800832e:	d902      	bls.n	8008336 <HAL_RCC_OscConfig+0x57e>
        {
          return HAL_TIMEOUT;
 8008330:	2303      	movs	r3, #3
 8008332:	f000 bc16 	b.w	8008b62 <HAL_RCC_OscConfig+0xdaa>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8008336:	4b8f      	ldr	r3, [pc, #572]	@ (8008574 <HAL_RCC_OscConfig+0x7bc>)
 8008338:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800833a:	f003 0301 	and.w	r3, r3, #1
 800833e:	2b00      	cmp	r3, #0
 8008340:	d0ef      	beq.n	8008322 <HAL_RCC_OscConfig+0x56a>
        }
      }
    }
    /* Check the LSI State */
    if (pRCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	695b      	ldr	r3, [r3, #20]
 8008346:	2b00      	cmp	r3, #0
 8008348:	d05f      	beq.n	800840a <HAL_RCC_OscConfig+0x652>
    {
      uint32_t bdcr_temp = RCC->BDCR;
 800834a:	4b89      	ldr	r3, [pc, #548]	@ (8008570 <HAL_RCC_OscConfig+0x7b8>)
 800834c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008350:	623b      	str	r3, [r7, #32]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(pRCC_OscInitStruct->LSIDiv));

      if (pRCC_OscInitStruct->LSIDiv != (bdcr_temp & RCC_BDCR_LSIPREDIV))
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	699a      	ldr	r2, [r3, #24]
 8008356:	6a3b      	ldr	r3, [r7, #32]
 8008358:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800835c:	429a      	cmp	r2, r3
 800835e:	d037      	beq.n	80083d0 <HAL_RCC_OscConfig+0x618>
      {
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
 8008360:	6a3b      	ldr	r3, [r7, #32]
 8008362:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008366:	2b00      	cmp	r3, #0
 8008368:	d006      	beq.n	8008378 <HAL_RCC_OscConfig+0x5c0>
            ((bdcr_temp & RCC_BDCR_LSION) != RCC_BDCR_LSION))
 800836a:	6a3b      	ldr	r3, [r7, #32]
 800836c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
 8008370:	2b00      	cmp	r3, #0
 8008372:	d101      	bne.n	8008378 <HAL_RCC_OscConfig+0x5c0>
        {
          /* If LSIRDY is set while LSION is not enabled, LSIPREDIV can't be updated */
          /* The LSIPREDIV cannot be changed if the LSI is used by the IWDG or by the RTC */
          return HAL_ERROR;
 8008374:	2301      	movs	r3, #1
 8008376:	e3f4      	b.n	8008b62 <HAL_RCC_OscConfig+0xdaa>
        }

        /* Turn off LSI before changing RCC_BDCR_LSIPREDIV */
        if ((bdcr_temp & RCC_BDCR_LSION) == RCC_BDCR_LSION)
 8008378:	6a3b      	ldr	r3, [r7, #32]
 800837a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800837e:	2b00      	cmp	r3, #0
 8008380:	d01b      	beq.n	80083ba <HAL_RCC_OscConfig+0x602>
        {
          __HAL_RCC_LSI_DISABLE();
 8008382:	4b7b      	ldr	r3, [pc, #492]	@ (8008570 <HAL_RCC_OscConfig+0x7b8>)
 8008384:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008388:	4a79      	ldr	r2, [pc, #484]	@ (8008570 <HAL_RCC_OscConfig+0x7b8>)
 800838a:	f023 53a0 	bic.w	r3, r3, #335544320	@ 0x14000000
 800838e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

          tickstart = HAL_GetTick();
 8008392:	f7fc fe87 	bl	80050a4 <HAL_GetTick>
 8008396:	62b8      	str	r0, [r7, #40]	@ 0x28

          /* Wait till LSI is disabled */
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8008398:	e008      	b.n	80083ac <HAL_RCC_OscConfig+0x5f4>
          {
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800839a:	f7fc fe83 	bl	80050a4 <HAL_GetTick>
 800839e:	4602      	mov	r2, r0
 80083a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80083a2:	1ad3      	subs	r3, r2, r3
 80083a4:	2b05      	cmp	r3, #5
 80083a6:	d901      	bls.n	80083ac <HAL_RCC_OscConfig+0x5f4>
            {
              return HAL_TIMEOUT;
 80083a8:	2303      	movs	r3, #3
 80083aa:	e3da      	b.n	8008b62 <HAL_RCC_OscConfig+0xdaa>
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 80083ac:	4b70      	ldr	r3, [pc, #448]	@ (8008570 <HAL_RCC_OscConfig+0x7b8>)
 80083ae:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80083b2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80083b6:	2b00      	cmp	r3, #0
 80083b8:	d1ef      	bne.n	800839a <HAL_RCC_OscConfig+0x5e2>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->BDCR, RCC_BDCR_LSIPREDIV, pRCC_OscInitStruct->LSIDiv);
 80083ba:	4b6d      	ldr	r3, [pc, #436]	@ (8008570 <HAL_RCC_OscConfig+0x7b8>)
 80083bc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80083c0:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	699b      	ldr	r3, [r3, #24]
 80083c8:	4969      	ldr	r1, [pc, #420]	@ (8008570 <HAL_RCC_OscConfig+0x7b8>)
 80083ca:	4313      	orrs	r3, r2
 80083cc:	f8c1 30f0 	str.w	r3, [r1, #240]	@ 0xf0
      }

      /* Enable the Internal Low Speed oscillator (LSI) */
      __HAL_RCC_LSI_ENABLE();
 80083d0:	4b67      	ldr	r3, [pc, #412]	@ (8008570 <HAL_RCC_OscConfig+0x7b8>)
 80083d2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80083d6:	4a66      	ldr	r2, [pc, #408]	@ (8008570 <HAL_RCC_OscConfig+0x7b8>)
 80083d8:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80083dc:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      tickstart = HAL_GetTick();
 80083e0:	f7fc fe60 	bl	80050a4 <HAL_GetTick>
 80083e4:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 80083e6:	e008      	b.n	80083fa <HAL_RCC_OscConfig+0x642>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80083e8:	f7fc fe5c 	bl	80050a4 <HAL_GetTick>
 80083ec:	4602      	mov	r2, r0
 80083ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80083f0:	1ad3      	subs	r3, r2, r3
 80083f2:	2b05      	cmp	r3, #5
 80083f4:	d901      	bls.n	80083fa <HAL_RCC_OscConfig+0x642>
        {
          return HAL_TIMEOUT;
 80083f6:	2303      	movs	r3, #3
 80083f8:	e3b3      	b.n	8008b62 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 80083fa:	4b5d      	ldr	r3, [pc, #372]	@ (8008570 <HAL_RCC_OscConfig+0x7b8>)
 80083fc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008400:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008404:	2b00      	cmp	r3, #0
 8008406:	d0ef      	beq.n	80083e8 <HAL_RCC_OscConfig+0x630>
 8008408:	e01b      	b.n	8008442 <HAL_RCC_OscConfig+0x68a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI) */
      __HAL_RCC_LSI_DISABLE();
 800840a:	4b59      	ldr	r3, [pc, #356]	@ (8008570 <HAL_RCC_OscConfig+0x7b8>)
 800840c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008410:	4a57      	ldr	r2, [pc, #348]	@ (8008570 <HAL_RCC_OscConfig+0x7b8>)
 8008412:	f023 53a0 	bic.w	r3, r3, #335544320	@ 0x14000000
 8008416:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      tickstart = HAL_GetTick();
 800841a:	f7fc fe43 	bl	80050a4 <HAL_GetTick>
 800841e:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8008420:	e008      	b.n	8008434 <HAL_RCC_OscConfig+0x67c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008422:	f7fc fe3f 	bl	80050a4 <HAL_GetTick>
 8008426:	4602      	mov	r2, r0
 8008428:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800842a:	1ad3      	subs	r3, r2, r3
 800842c:	2b05      	cmp	r3, #5
 800842e:	d901      	bls.n	8008434 <HAL_RCC_OscConfig+0x67c>
        {
          return HAL_TIMEOUT;
 8008430:	2303      	movs	r3, #3
 8008432:	e396      	b.n	8008b62 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8008434:	4b4e      	ldr	r3, [pc, #312]	@ (8008570 <HAL_RCC_OscConfig+0x7b8>)
 8008436:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800843a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800843e:	2b00      	cmp	r3, #0
 8008440:	d1ef      	bne.n	8008422 <HAL_RCC_OscConfig+0x66a>
        }
      }
    }
    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8008442:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8008446:	2b01      	cmp	r3, #1
 8008448:	d107      	bne.n	800845a <HAL_RCC_OscConfig+0x6a2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800844a:	4b49      	ldr	r3, [pc, #292]	@ (8008570 <HAL_RCC_OscConfig+0x7b8>)
 800844c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008450:	4a47      	ldr	r2, [pc, #284]	@ (8008570 <HAL_RCC_OscConfig+0x7b8>)
 8008452:	f023 0304 	bic.w	r3, r3, #4
 8008456:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	681b      	ldr	r3, [r3, #0]
 800845e:	f003 0304 	and.w	r3, r3, #4
 8008462:	2b00      	cmp	r3, #0
 8008464:	f000 8111 	beq.w	800868a <HAL_RCC_OscConfig+0x8d2>
  {
    FlagStatus pwrclkchanged = RESET;
 8008468:	2300      	movs	r3, #0
 800846a:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pRCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800846e:	4b40      	ldr	r3, [pc, #256]	@ (8008570 <HAL_RCC_OscConfig+0x7b8>)
 8008470:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008474:	f003 0304 	and.w	r3, r3, #4
 8008478:	2b00      	cmp	r3, #0
 800847a:	d111      	bne.n	80084a0 <HAL_RCC_OscConfig+0x6e8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800847c:	4b3c      	ldr	r3, [pc, #240]	@ (8008570 <HAL_RCC_OscConfig+0x7b8>)
 800847e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008482:	4a3b      	ldr	r2, [pc, #236]	@ (8008570 <HAL_RCC_OscConfig+0x7b8>)
 8008484:	f043 0304 	orr.w	r3, r3, #4
 8008488:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 800848c:	4b38      	ldr	r3, [pc, #224]	@ (8008570 <HAL_RCC_OscConfig+0x7b8>)
 800848e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008492:	f003 0304 	and.w	r3, r3, #4
 8008496:	613b      	str	r3, [r7, #16]
 8008498:	693b      	ldr	r3, [r7, #16]
      pwrclkchanged = SET;
 800849a:	2301      	movs	r3, #1
 800849c:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 80084a0:	4b34      	ldr	r3, [pc, #208]	@ (8008574 <HAL_RCC_OscConfig+0x7bc>)
 80084a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80084a4:	f003 0301 	and.w	r3, r3, #1
 80084a8:	2b00      	cmp	r3, #0
 80084aa:	d118      	bne.n	80084de <HAL_RCC_OscConfig+0x726>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 80084ac:	4b31      	ldr	r3, [pc, #196]	@ (8008574 <HAL_RCC_OscConfig+0x7bc>)
 80084ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80084b0:	4a30      	ldr	r2, [pc, #192]	@ (8008574 <HAL_RCC_OscConfig+0x7bc>)
 80084b2:	f043 0301 	orr.w	r3, r3, #1
 80084b6:	6293      	str	r3, [r2, #40]	@ 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80084b8:	f7fc fdf4 	bl	80050a4 <HAL_GetTick>
 80084bc:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 80084be:	e008      	b.n	80084d2 <HAL_RCC_OscConfig+0x71a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80084c0:	f7fc fdf0 	bl	80050a4 <HAL_GetTick>
 80084c4:	4602      	mov	r2, r0
 80084c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80084c8:	1ad3      	subs	r3, r2, r3
 80084ca:	2b02      	cmp	r3, #2
 80084cc:	d901      	bls.n	80084d2 <HAL_RCC_OscConfig+0x71a>
        {
          return HAL_TIMEOUT;
 80084ce:	2303      	movs	r3, #3
 80084d0:	e347      	b.n	8008b62 <HAL_RCC_OscConfig+0xdaa>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 80084d2:	4b28      	ldr	r3, [pc, #160]	@ (8008574 <HAL_RCC_OscConfig+0x7bc>)
 80084d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80084d6:	f003 0301 	and.w	r3, r3, #1
 80084da:	2b00      	cmp	r3, #0
 80084dc:	d0f0      	beq.n	80084c0 <HAL_RCC_OscConfig+0x708>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	689b      	ldr	r3, [r3, #8]
 80084e2:	f003 0301 	and.w	r3, r3, #1
 80084e6:	2b00      	cmp	r3, #0
 80084e8:	d01f      	beq.n	800852a <HAL_RCC_OscConfig+0x772>
    {
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	689b      	ldr	r3, [r3, #8]
 80084ee:	f003 0304 	and.w	r3, r3, #4
 80084f2:	2b00      	cmp	r3, #0
 80084f4:	d010      	beq.n	8008518 <HAL_RCC_OscConfig+0x760>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 80084f6:	4b1e      	ldr	r3, [pc, #120]	@ (8008570 <HAL_RCC_OscConfig+0x7b8>)
 80084f8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80084fc:	4a1c      	ldr	r2, [pc, #112]	@ (8008570 <HAL_RCC_OscConfig+0x7b8>)
 80084fe:	f043 0304 	orr.w	r3, r3, #4
 8008502:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8008506:	4b1a      	ldr	r3, [pc, #104]	@ (8008570 <HAL_RCC_OscConfig+0x7b8>)
 8008508:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800850c:	4a18      	ldr	r2, [pc, #96]	@ (8008570 <HAL_RCC_OscConfig+0x7b8>)
 800850e:	f043 0301 	orr.w	r3, r3, #1
 8008512:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8008516:	e018      	b.n	800854a <HAL_RCC_OscConfig+0x792>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8008518:	4b15      	ldr	r3, [pc, #84]	@ (8008570 <HAL_RCC_OscConfig+0x7b8>)
 800851a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800851e:	4a14      	ldr	r2, [pc, #80]	@ (8008570 <HAL_RCC_OscConfig+0x7b8>)
 8008520:	f043 0301 	orr.w	r3, r3, #1
 8008524:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8008528:	e00f      	b.n	800854a <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800852a:	4b11      	ldr	r3, [pc, #68]	@ (8008570 <HAL_RCC_OscConfig+0x7b8>)
 800852c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008530:	4a0f      	ldr	r2, [pc, #60]	@ (8008570 <HAL_RCC_OscConfig+0x7b8>)
 8008532:	f023 0301 	bic.w	r3, r3, #1
 8008536:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 800853a:	4b0d      	ldr	r3, [pc, #52]	@ (8008570 <HAL_RCC_OscConfig+0x7b8>)
 800853c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008540:	4a0b      	ldr	r2, [pc, #44]	@ (8008570 <HAL_RCC_OscConfig+0x7b8>)
 8008542:	f023 0304 	bic.w	r3, r3, #4
 8008546:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
    }

    /* Check the LSE State */
    if (pRCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	689b      	ldr	r3, [r3, #8]
 800854e:	2b00      	cmp	r3, #0
 8008550:	d057      	beq.n	8008602 <HAL_RCC_OscConfig+0x84a>
    {
      tickstart = HAL_GetTick();
 8008552:	f7fc fda7 	bl	80050a4 <HAL_GetTick>
 8008556:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008558:	e00e      	b.n	8008578 <HAL_RCC_OscConfig+0x7c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800855a:	f7fc fda3 	bl	80050a4 <HAL_GetTick>
 800855e:	4602      	mov	r2, r0
 8008560:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008562:	1ad3      	subs	r3, r2, r3
 8008564:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008568:	4293      	cmp	r3, r2
 800856a:	d905      	bls.n	8008578 <HAL_RCC_OscConfig+0x7c0>
        {
          return HAL_TIMEOUT;
 800856c:	2303      	movs	r3, #3
 800856e:	e2f8      	b.n	8008b62 <HAL_RCC_OscConfig+0xdaa>
 8008570:	46020c00 	.word	0x46020c00
 8008574:	46020800 	.word	0x46020800
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008578:	4b9c      	ldr	r3, [pc, #624]	@ (80087ec <HAL_RCC_OscConfig+0xa34>)
 800857a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800857e:	f003 0302 	and.w	r3, r3, #2
 8008582:	2b00      	cmp	r3, #0
 8008584:	d0e9      	beq.n	800855a <HAL_RCC_OscConfig+0x7a2>
        }
      }

      /* Enable LSESYS additionally if requested */
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSEN) != 0U)
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	689b      	ldr	r3, [r3, #8]
 800858a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800858e:	2b00      	cmp	r3, #0
 8008590:	d01b      	beq.n	80085ca <HAL_RCC_OscConfig+0x812>
      {
        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8008592:	4b96      	ldr	r3, [pc, #600]	@ (80087ec <HAL_RCC_OscConfig+0xa34>)
 8008594:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008598:	4a94      	ldr	r2, [pc, #592]	@ (80087ec <HAL_RCC_OscConfig+0xa34>)
 800859a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800859e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 80085a2:	e00a      	b.n	80085ba <HAL_RCC_OscConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80085a4:	f7fc fd7e 	bl	80050a4 <HAL_GetTick>
 80085a8:	4602      	mov	r2, r0
 80085aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80085ac:	1ad3      	subs	r3, r2, r3
 80085ae:	f241 3288 	movw	r2, #5000	@ 0x1388
 80085b2:	4293      	cmp	r3, r2
 80085b4:	d901      	bls.n	80085ba <HAL_RCC_OscConfig+0x802>
          {
            return HAL_TIMEOUT;
 80085b6:	2303      	movs	r3, #3
 80085b8:	e2d3      	b.n	8008b62 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 80085ba:	4b8c      	ldr	r3, [pc, #560]	@ (80087ec <HAL_RCC_OscConfig+0xa34>)
 80085bc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80085c0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80085c4:	2b00      	cmp	r3, #0
 80085c6:	d0ed      	beq.n	80085a4 <HAL_RCC_OscConfig+0x7ec>
 80085c8:	e053      	b.n	8008672 <HAL_RCC_OscConfig+0x8ba>
        }
      }
      else
      {
        /* Make sure LSESYSEN/LSESYSRDY are reset */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 80085ca:	4b88      	ldr	r3, [pc, #544]	@ (80087ec <HAL_RCC_OscConfig+0xa34>)
 80085cc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80085d0:	4a86      	ldr	r2, [pc, #536]	@ (80087ec <HAL_RCC_OscConfig+0xa34>)
 80085d2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80085d6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80085da:	e00a      	b.n	80085f2 <HAL_RCC_OscConfig+0x83a>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80085dc:	f7fc fd62 	bl	80050a4 <HAL_GetTick>
 80085e0:	4602      	mov	r2, r0
 80085e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80085e4:	1ad3      	subs	r3, r2, r3
 80085e6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80085ea:	4293      	cmp	r3, r2
 80085ec:	d901      	bls.n	80085f2 <HAL_RCC_OscConfig+0x83a>
          {
            return HAL_TIMEOUT;
 80085ee:	2303      	movs	r3, #3
 80085f0:	e2b7      	b.n	8008b62 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80085f2:	4b7e      	ldr	r3, [pc, #504]	@ (80087ec <HAL_RCC_OscConfig+0xa34>)
 80085f4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80085f8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80085fc:	2b00      	cmp	r3, #0
 80085fe:	d1ed      	bne.n	80085dc <HAL_RCC_OscConfig+0x824>
 8008600:	e037      	b.n	8008672 <HAL_RCC_OscConfig+0x8ba>
        }
      }
    }
    else
    {
      tickstart = HAL_GetTick();
 8008602:	f7fc fd4f 	bl	80050a4 <HAL_GetTick>
 8008606:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8008608:	e00a      	b.n	8008620 <HAL_RCC_OscConfig+0x868>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800860a:	f7fc fd4b 	bl	80050a4 <HAL_GetTick>
 800860e:	4602      	mov	r2, r0
 8008610:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008612:	1ad3      	subs	r3, r2, r3
 8008614:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008618:	4293      	cmp	r3, r2
 800861a:	d901      	bls.n	8008620 <HAL_RCC_OscConfig+0x868>
        {
          return HAL_TIMEOUT;
 800861c:	2303      	movs	r3, #3
 800861e:	e2a0      	b.n	8008b62 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8008620:	4b72      	ldr	r3, [pc, #456]	@ (80087ec <HAL_RCC_OscConfig+0xa34>)
 8008622:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008626:	f003 0302 	and.w	r3, r3, #2
 800862a:	2b00      	cmp	r3, #0
 800862c:	d1ed      	bne.n	800860a <HAL_RCC_OscConfig+0x852>
        }
      }

      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN) != 0U)
 800862e:	4b6f      	ldr	r3, [pc, #444]	@ (80087ec <HAL_RCC_OscConfig+0xa34>)
 8008630:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008634:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008638:	2b00      	cmp	r3, #0
 800863a:	d01a      	beq.n	8008672 <HAL_RCC_OscConfig+0x8ba>
      {
        /* Reset LSESYSEN once LSE is disabled */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 800863c:	4b6b      	ldr	r3, [pc, #428]	@ (80087ec <HAL_RCC_OscConfig+0xa34>)
 800863e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008642:	4a6a      	ldr	r2, [pc, #424]	@ (80087ec <HAL_RCC_OscConfig+0xa34>)
 8008644:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008648:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 800864c:	e00a      	b.n	8008664 <HAL_RCC_OscConfig+0x8ac>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800864e:	f7fc fd29 	bl	80050a4 <HAL_GetTick>
 8008652:	4602      	mov	r2, r0
 8008654:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008656:	1ad3      	subs	r3, r2, r3
 8008658:	f241 3288 	movw	r2, #5000	@ 0x1388
 800865c:	4293      	cmp	r3, r2
 800865e:	d901      	bls.n	8008664 <HAL_RCC_OscConfig+0x8ac>
          {
            return HAL_TIMEOUT;
 8008660:	2303      	movs	r3, #3
 8008662:	e27e      	b.n	8008b62 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8008664:	4b61      	ldr	r3, [pc, #388]	@ (80087ec <HAL_RCC_OscConfig+0xa34>)
 8008666:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800866a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800866e:	2b00      	cmp	r3, #0
 8008670:	d1ed      	bne.n	800864e <HAL_RCC_OscConfig+0x896>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8008672:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8008676:	2b01      	cmp	r3, #1
 8008678:	d107      	bne.n	800868a <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800867a:	4b5c      	ldr	r3, [pc, #368]	@ (80087ec <HAL_RCC_OscConfig+0xa34>)
 800867c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008680:	4a5a      	ldr	r2, [pc, #360]	@ (80087ec <HAL_RCC_OscConfig+0xa34>)
 8008682:	f023 0304 	bic.w	r3, r3, #4
 8008686:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	681b      	ldr	r3, [r3, #0]
 800868e:	f003 0320 	and.w	r3, r3, #32
 8008692:	2b00      	cmp	r3, #0
 8008694:	d036      	beq.n	8008704 <HAL_RCC_OscConfig+0x94c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pRCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pRCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800869a:	2b00      	cmp	r3, #0
 800869c:	d019      	beq.n	80086d2 <HAL_RCC_OscConfig+0x91a>
    {
      /* Enable the Internal High Speed oscillator (HSI48) */
      __HAL_RCC_HSI48_ENABLE();
 800869e:	4b53      	ldr	r3, [pc, #332]	@ (80087ec <HAL_RCC_OscConfig+0xa34>)
 80086a0:	681b      	ldr	r3, [r3, #0]
 80086a2:	4a52      	ldr	r2, [pc, #328]	@ (80087ec <HAL_RCC_OscConfig+0xa34>)
 80086a4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80086a8:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 80086aa:	f7fc fcfb 	bl	80050a4 <HAL_GetTick>
 80086ae:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 80086b0:	e008      	b.n	80086c4 <HAL_RCC_OscConfig+0x90c>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80086b2:	f7fc fcf7 	bl	80050a4 <HAL_GetTick>
 80086b6:	4602      	mov	r2, r0
 80086b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80086ba:	1ad3      	subs	r3, r2, r3
 80086bc:	2b02      	cmp	r3, #2
 80086be:	d901      	bls.n	80086c4 <HAL_RCC_OscConfig+0x90c>
        {
          return HAL_TIMEOUT;
 80086c0:	2303      	movs	r3, #3
 80086c2:	e24e      	b.n	8008b62 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 80086c4:	4b49      	ldr	r3, [pc, #292]	@ (80087ec <HAL_RCC_OscConfig+0xa34>)
 80086c6:	681b      	ldr	r3, [r3, #0]
 80086c8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80086cc:	2b00      	cmp	r3, #0
 80086ce:	d0f0      	beq.n	80086b2 <HAL_RCC_OscConfig+0x8fa>
 80086d0:	e018      	b.n	8008704 <HAL_RCC_OscConfig+0x94c>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48) */
      __HAL_RCC_HSI48_DISABLE();
 80086d2:	4b46      	ldr	r3, [pc, #280]	@ (80087ec <HAL_RCC_OscConfig+0xa34>)
 80086d4:	681b      	ldr	r3, [r3, #0]
 80086d6:	4a45      	ldr	r2, [pc, #276]	@ (80087ec <HAL_RCC_OscConfig+0xa34>)
 80086d8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80086dc:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 80086de:	f7fc fce1 	bl	80050a4 <HAL_GetTick>
 80086e2:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 80086e4:	e008      	b.n	80086f8 <HAL_RCC_OscConfig+0x940>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80086e6:	f7fc fcdd 	bl	80050a4 <HAL_GetTick>
 80086ea:	4602      	mov	r2, r0
 80086ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80086ee:	1ad3      	subs	r3, r2, r3
 80086f0:	2b02      	cmp	r3, #2
 80086f2:	d901      	bls.n	80086f8 <HAL_RCC_OscConfig+0x940>
        {
          return HAL_TIMEOUT;
 80086f4:	2303      	movs	r3, #3
 80086f6:	e234      	b.n	8008b62 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 80086f8:	4b3c      	ldr	r3, [pc, #240]	@ (80087ec <HAL_RCC_OscConfig+0xa34>)
 80086fa:	681b      	ldr	r3, [r3, #0]
 80086fc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8008700:	2b00      	cmp	r3, #0
 8008702:	d1f0      	bne.n	80086e6 <HAL_RCC_OscConfig+0x92e>
      }
    }
  }

  /*------------------------------ SHSI Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_SHSI) == RCC_OSCILLATORTYPE_SHSI)
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	681b      	ldr	r3, [r3, #0]
 8008708:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800870c:	2b00      	cmp	r3, #0
 800870e:	d036      	beq.n	800877e <HAL_RCC_OscConfig+0x9c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SHSI(pRCC_OscInitStruct->SHSIState));

    /* Check the SHSI State */
    if (pRCC_OscInitStruct->SHSIState != RCC_SHSI_OFF)
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008714:	2b00      	cmp	r3, #0
 8008716:	d019      	beq.n	800874c <HAL_RCC_OscConfig+0x994>
    {
      /* Enable the Secure Internal High Speed oscillator (SHSI) */
      __HAL_RCC_SHSI_ENABLE();
 8008718:	4b34      	ldr	r3, [pc, #208]	@ (80087ec <HAL_RCC_OscConfig+0xa34>)
 800871a:	681b      	ldr	r3, [r3, #0]
 800871c:	4a33      	ldr	r2, [pc, #204]	@ (80087ec <HAL_RCC_OscConfig+0xa34>)
 800871e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8008722:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8008724:	f7fc fcbe 	bl	80050a4 <HAL_GetTick>
 8008728:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till SHSI is ready */
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
 800872a:	e008      	b.n	800873e <HAL_RCC_OscConfig+0x986>
      {
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
 800872c:	f7fc fcba 	bl	80050a4 <HAL_GetTick>
 8008730:	4602      	mov	r2, r0
 8008732:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008734:	1ad3      	subs	r3, r2, r3
 8008736:	2b02      	cmp	r3, #2
 8008738:	d901      	bls.n	800873e <HAL_RCC_OscConfig+0x986>
        {
          return HAL_TIMEOUT;
 800873a:	2303      	movs	r3, #3
 800873c:	e211      	b.n	8008b62 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
 800873e:	4b2b      	ldr	r3, [pc, #172]	@ (80087ec <HAL_RCC_OscConfig+0xa34>)
 8008740:	681b      	ldr	r3, [r3, #0]
 8008742:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008746:	2b00      	cmp	r3, #0
 8008748:	d0f0      	beq.n	800872c <HAL_RCC_OscConfig+0x974>
 800874a:	e018      	b.n	800877e <HAL_RCC_OscConfig+0x9c6>
      }
    }
    else
    {
      /* Disable the Secure Internal High Speed oscillator (SHSI) */
      __HAL_RCC_SHSI_DISABLE();
 800874c:	4b27      	ldr	r3, [pc, #156]	@ (80087ec <HAL_RCC_OscConfig+0xa34>)
 800874e:	681b      	ldr	r3, [r3, #0]
 8008750:	4a26      	ldr	r2, [pc, #152]	@ (80087ec <HAL_RCC_OscConfig+0xa34>)
 8008752:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008756:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8008758:	f7fc fca4 	bl	80050a4 <HAL_GetTick>
 800875c:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till SHSI is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
 800875e:	e008      	b.n	8008772 <HAL_RCC_OscConfig+0x9ba>
      {
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
 8008760:	f7fc fca0 	bl	80050a4 <HAL_GetTick>
 8008764:	4602      	mov	r2, r0
 8008766:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008768:	1ad3      	subs	r3, r2, r3
 800876a:	2b02      	cmp	r3, #2
 800876c:	d901      	bls.n	8008772 <HAL_RCC_OscConfig+0x9ba>
        {
          return HAL_TIMEOUT;
 800876e:	2303      	movs	r3, #3
 8008770:	e1f7      	b.n	8008b62 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
 8008772:	4b1e      	ldr	r3, [pc, #120]	@ (80087ec <HAL_RCC_OscConfig+0xa34>)
 8008774:	681b      	ldr	r3, [r3, #0]
 8008776:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800877a:	2b00      	cmp	r3, #0
 800877c:	d1f0      	bne.n	8008760 <HAL_RCC_OscConfig+0x9a8>
        }
      }
    }
  }
  /*------------------------------ MSIK Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSIK) == RCC_OSCILLATORTYPE_MSIK)
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	681b      	ldr	r3, [r3, #0]
 8008782:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008786:	2b00      	cmp	r3, #0
 8008788:	d07f      	beq.n	800888a <HAL_RCC_OscConfig+0xad2>
    assert_param(IS_RCC_MSIK(pRCC_OscInitStruct->MSIKState));
    assert_param(IS_RCC_MSIK_CLOCK_RANGE(pRCC_OscInitStruct->MSIKClockRange));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));

    /* Check the MSIK State */
    if (pRCC_OscInitStruct->MSIKState != RCC_MSIK_OFF)
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800878e:	2b00      	cmp	r3, #0
 8008790:	d062      	beq.n	8008858 <HAL_RCC_OscConfig+0xaa0>
    {

      /* Selects the Multiple Speed of kernel high speed oscillator (MSIK) clock range .*/
      __HAL_RCC_MSIK_RANGE_CONFIG(pRCC_OscInitStruct->MSIKClockRange);
 8008792:	4b16      	ldr	r3, [pc, #88]	@ (80087ec <HAL_RCC_OscConfig+0xa34>)
 8008794:	689b      	ldr	r3, [r3, #8]
 8008796:	4a15      	ldr	r2, [pc, #84]	@ (80087ec <HAL_RCC_OscConfig+0xa34>)
 8008798:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800879c:	6093      	str	r3, [r2, #8]
 800879e:	4b13      	ldr	r3, [pc, #76]	@ (80087ec <HAL_RCC_OscConfig+0xa34>)
 80087a0:	689b      	ldr	r3, [r3, #8]
 80087a2:	f023 6270 	bic.w	r2, r3, #251658240	@ 0xf000000
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80087aa:	4910      	ldr	r1, [pc, #64]	@ (80087ec <HAL_RCC_OscConfig+0xa34>)
 80087ac:	4313      	orrs	r3, r2
 80087ae:	608b      	str	r3, [r1, #8]
      /* Adjusts the Multiple Speed of kernel high speed oscillator (MSIK) calibration value.*/
      __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80087b4:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 80087b8:	d309      	bcc.n	80087ce <HAL_RCC_OscConfig+0xa16>
 80087ba:	4b0c      	ldr	r3, [pc, #48]	@ (80087ec <HAL_RCC_OscConfig+0xa34>)
 80087bc:	68db      	ldr	r3, [r3, #12]
 80087be:	f023 021f 	bic.w	r2, r3, #31
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	6a1b      	ldr	r3, [r3, #32]
 80087c6:	4909      	ldr	r1, [pc, #36]	@ (80087ec <HAL_RCC_OscConfig+0xa34>)
 80087c8:	4313      	orrs	r3, r2
 80087ca:	60cb      	str	r3, [r1, #12]
 80087cc:	e02a      	b.n	8008824 <HAL_RCC_OscConfig+0xa6c>
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80087d2:	2b00      	cmp	r3, #0
 80087d4:	da0c      	bge.n	80087f0 <HAL_RCC_OscConfig+0xa38>
 80087d6:	4b05      	ldr	r3, [pc, #20]	@ (80087ec <HAL_RCC_OscConfig+0xa34>)
 80087d8:	68db      	ldr	r3, [r3, #12]
 80087da:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	6a1b      	ldr	r3, [r3, #32]
 80087e2:	015b      	lsls	r3, r3, #5
 80087e4:	4901      	ldr	r1, [pc, #4]	@ (80087ec <HAL_RCC_OscConfig+0xa34>)
 80087e6:	4313      	orrs	r3, r2
 80087e8:	60cb      	str	r3, [r1, #12]
 80087ea:	e01b      	b.n	8008824 <HAL_RCC_OscConfig+0xa6c>
 80087ec:	46020c00 	.word	0x46020c00
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80087f4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80087f8:	d30a      	bcc.n	8008810 <HAL_RCC_OscConfig+0xa58>
 80087fa:	4ba1      	ldr	r3, [pc, #644]	@ (8008a80 <HAL_RCC_OscConfig+0xcc8>)
 80087fc:	68db      	ldr	r3, [r3, #12]
 80087fe:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	6a1b      	ldr	r3, [r3, #32]
 8008806:	029b      	lsls	r3, r3, #10
 8008808:	499d      	ldr	r1, [pc, #628]	@ (8008a80 <HAL_RCC_OscConfig+0xcc8>)
 800880a:	4313      	orrs	r3, r2
 800880c:	60cb      	str	r3, [r1, #12]
 800880e:	e009      	b.n	8008824 <HAL_RCC_OscConfig+0xa6c>
 8008810:	4b9b      	ldr	r3, [pc, #620]	@ (8008a80 <HAL_RCC_OscConfig+0xcc8>)
 8008812:	68db      	ldr	r3, [r3, #12]
 8008814:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	6a1b      	ldr	r3, [r3, #32]
 800881c:	03db      	lsls	r3, r3, #15
 800881e:	4998      	ldr	r1, [pc, #608]	@ (8008a80 <HAL_RCC_OscConfig+0xcc8>)
 8008820:	4313      	orrs	r3, r2
 8008822:	60cb      	str	r3, [r1, #12]
                                            (pRCC_OscInitStruct->MSIClockRange));

      /* Enable the Internal kernel High Speed oscillator (MSIK) */
      __HAL_RCC_MSIK_ENABLE();
 8008824:	4b96      	ldr	r3, [pc, #600]	@ (8008a80 <HAL_RCC_OscConfig+0xcc8>)
 8008826:	681b      	ldr	r3, [r3, #0]
 8008828:	4a95      	ldr	r2, [pc, #596]	@ (8008a80 <HAL_RCC_OscConfig+0xcc8>)
 800882a:	f043 0310 	orr.w	r3, r3, #16
 800882e:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8008830:	f7fc fc38 	bl	80050a4 <HAL_GetTick>
 8008834:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till MSIK is ready */
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
 8008836:	e008      	b.n	800884a <HAL_RCC_OscConfig+0xa92>
      {
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
 8008838:	f7fc fc34 	bl	80050a4 <HAL_GetTick>
 800883c:	4602      	mov	r2, r0
 800883e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008840:	1ad3      	subs	r3, r2, r3
 8008842:	2b02      	cmp	r3, #2
 8008844:	d901      	bls.n	800884a <HAL_RCC_OscConfig+0xa92>
        {
          return HAL_TIMEOUT;
 8008846:	2303      	movs	r3, #3
 8008848:	e18b      	b.n	8008b62 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
 800884a:	4b8d      	ldr	r3, [pc, #564]	@ (8008a80 <HAL_RCC_OscConfig+0xcc8>)
 800884c:	681b      	ldr	r3, [r3, #0]
 800884e:	f003 0320 	and.w	r3, r3, #32
 8008852:	2b00      	cmp	r3, #0
 8008854:	d0f0      	beq.n	8008838 <HAL_RCC_OscConfig+0xa80>
 8008856:	e018      	b.n	800888a <HAL_RCC_OscConfig+0xad2>
      }
    }
    else
    {
      /* Disable the Internal High Speed Kernel oscillator (MSIK) */
      __HAL_RCC_MSIK_DISABLE();
 8008858:	4b89      	ldr	r3, [pc, #548]	@ (8008a80 <HAL_RCC_OscConfig+0xcc8>)
 800885a:	681b      	ldr	r3, [r3, #0]
 800885c:	4a88      	ldr	r2, [pc, #544]	@ (8008a80 <HAL_RCC_OscConfig+0xcc8>)
 800885e:	f023 0310 	bic.w	r3, r3, #16
 8008862:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8008864:	f7fc fc1e 	bl	80050a4 <HAL_GetTick>
 8008868:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till MSIK is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
 800886a:	e008      	b.n	800887e <HAL_RCC_OscConfig+0xac6>
      {
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
 800886c:	f7fc fc1a 	bl	80050a4 <HAL_GetTick>
 8008870:	4602      	mov	r2, r0
 8008872:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008874:	1ad3      	subs	r3, r2, r3
 8008876:	2b02      	cmp	r3, #2
 8008878:	d901      	bls.n	800887e <HAL_RCC_OscConfig+0xac6>
        {
          return HAL_TIMEOUT;
 800887a:	2303      	movs	r3, #3
 800887c:	e171      	b.n	8008b62 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
 800887e:	4b80      	ldr	r3, [pc, #512]	@ (8008a80 <HAL_RCC_OscConfig+0xcc8>)
 8008880:	681b      	ldr	r3, [r3, #0]
 8008882:	f003 0320 	and.w	r3, r3, #32
 8008886:	2b00      	cmp	r3, #0
 8008888:	d1f0      	bne.n	800886c <HAL_RCC_OscConfig+0xab4>
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pRCC_OscInitStruct->PLL.PLLState));

  if ((pRCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800888e:	2b00      	cmp	r3, #0
 8008890:	f000 8166 	beq.w	8008b60 <HAL_RCC_OscConfig+0xda8>
  {
    FlagStatus  pwrclkchanged = RESET;
 8008894:	2300      	movs	r3, #0
 8008896:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34

    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800889a:	4b79      	ldr	r3, [pc, #484]	@ (8008a80 <HAL_RCC_OscConfig+0xcc8>)
 800889c:	69db      	ldr	r3, [r3, #28]
 800889e:	f003 030c 	and.w	r3, r3, #12
 80088a2:	2b0c      	cmp	r3, #12
 80088a4:	f000 80f2 	beq.w	8008a8c <HAL_RCC_OscConfig+0xcd4>
    {
      if ((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80088ac:	2b02      	cmp	r3, #2
 80088ae:	f040 80c5 	bne.w	8008a3c <HAL_RCC_OscConfig+0xc84>
        assert_param(IS_RCC_PLLP_VALUE(pRCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(pRCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(pRCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL */
        __HAL_RCC_PLL_DISABLE();
 80088b2:	4b73      	ldr	r3, [pc, #460]	@ (8008a80 <HAL_RCC_OscConfig+0xcc8>)
 80088b4:	681b      	ldr	r3, [r3, #0]
 80088b6:	4a72      	ldr	r2, [pc, #456]	@ (8008a80 <HAL_RCC_OscConfig+0xcc8>)
 80088b8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80088bc:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 80088be:	f7fc fbf1 	bl	80050a4 <HAL_GetTick>
 80088c2:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 80088c4:	e008      	b.n	80088d8 <HAL_RCC_OscConfig+0xb20>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80088c6:	f7fc fbed 	bl	80050a4 <HAL_GetTick>
 80088ca:	4602      	mov	r2, r0
 80088cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80088ce:	1ad3      	subs	r3, r2, r3
 80088d0:	2b02      	cmp	r3, #2
 80088d2:	d901      	bls.n	80088d8 <HAL_RCC_OscConfig+0xb20>
          {
            return HAL_TIMEOUT;
 80088d4:	2303      	movs	r3, #3
 80088d6:	e144      	b.n	8008b62 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 80088d8:	4b69      	ldr	r3, [pc, #420]	@ (8008a80 <HAL_RCC_OscConfig+0xcc8>)
 80088da:	681b      	ldr	r3, [r3, #0]
 80088dc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80088e0:	2b00      	cmp	r3, #0
 80088e2:	d1f0      	bne.n	80088c6 <HAL_RCC_OscConfig+0xb0e>
          }
        }

        /* Requires to enable write access to Backup Domain of necessary */
        if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80088e4:	4b66      	ldr	r3, [pc, #408]	@ (8008a80 <HAL_RCC_OscConfig+0xcc8>)
 80088e6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80088ea:	f003 0304 	and.w	r3, r3, #4
 80088ee:	2b00      	cmp	r3, #0
 80088f0:	d111      	bne.n	8008916 <HAL_RCC_OscConfig+0xb5e>
        {
          __HAL_RCC_PWR_CLK_ENABLE();
 80088f2:	4b63      	ldr	r3, [pc, #396]	@ (8008a80 <HAL_RCC_OscConfig+0xcc8>)
 80088f4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80088f8:	4a61      	ldr	r2, [pc, #388]	@ (8008a80 <HAL_RCC_OscConfig+0xcc8>)
 80088fa:	f043 0304 	orr.w	r3, r3, #4
 80088fe:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8008902:	4b5f      	ldr	r3, [pc, #380]	@ (8008a80 <HAL_RCC_OscConfig+0xcc8>)
 8008904:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008908:	f003 0304 	and.w	r3, r3, #4
 800890c:	60fb      	str	r3, [r7, #12]
 800890e:	68fb      	ldr	r3, [r7, #12]
          pwrclkchanged = SET;
 8008910:	2301      	movs	r3, #1
 8008912:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
        }

        /*Disable EPOD to configure PLL1MBOOST*/
        if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) == PWR_VOSR_BOOSTEN)
 8008916:	4b5b      	ldr	r3, [pc, #364]	@ (8008a84 <HAL_RCC_OscConfig+0xccc>)
 8008918:	68db      	ldr	r3, [r3, #12]
 800891a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800891e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8008922:	d102      	bne.n	800892a <HAL_RCC_OscConfig+0xb72>
        {
          pwrboosten = SET;
 8008924:	2301      	movs	r3, #1
 8008926:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
        }
        CLEAR_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 800892a:	4b56      	ldr	r3, [pc, #344]	@ (8008a84 <HAL_RCC_OscConfig+0xccc>)
 800892c:	68db      	ldr	r3, [r3, #12]
 800892e:	4a55      	ldr	r2, [pc, #340]	@ (8008a84 <HAL_RCC_OscConfig+0xccc>)
 8008930:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8008934:	60d3      	str	r3, [r2, #12]

        /* Configure the main PLL clock source, multiplication and division factors */
        __HAL_RCC_PLL_CONFIG(pRCC_OscInitStruct->PLL.PLLSource,
 8008936:	4b52      	ldr	r3, [pc, #328]	@ (8008a80 <HAL_RCC_OscConfig+0xcc8>)
 8008938:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800893a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800893e:	f023 0303 	bic.w	r3, r3, #3
 8008942:	687a      	ldr	r2, [r7, #4]
 8008944:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8008946:	687a      	ldr	r2, [r7, #4]
 8008948:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800894a:	3a01      	subs	r2, #1
 800894c:	0212      	lsls	r2, r2, #8
 800894e:	4311      	orrs	r1, r2
 8008950:	687a      	ldr	r2, [r7, #4]
 8008952:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8008954:	430a      	orrs	r2, r1
 8008956:	494a      	ldr	r1, [pc, #296]	@ (8008a80 <HAL_RCC_OscConfig+0xcc8>)
 8008958:	4313      	orrs	r3, r2
 800895a:	628b      	str	r3, [r1, #40]	@ 0x28
 800895c:	4b48      	ldr	r3, [pc, #288]	@ (8008a80 <HAL_RCC_OscConfig+0xcc8>)
 800895e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008960:	4b49      	ldr	r3, [pc, #292]	@ (8008a88 <HAL_RCC_OscConfig+0xcd0>)
 8008962:	4013      	ands	r3, r2
 8008964:	687a      	ldr	r2, [r7, #4]
 8008966:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8008968:	3a01      	subs	r2, #1
 800896a:	f3c2 0108 	ubfx	r1, r2, #0, #9
 800896e:	687a      	ldr	r2, [r7, #4]
 8008970:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8008972:	3a01      	subs	r2, #1
 8008974:	0252      	lsls	r2, r2, #9
 8008976:	b292      	uxth	r2, r2
 8008978:	4311      	orrs	r1, r2
 800897a:	687a      	ldr	r2, [r7, #4]
 800897c:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800897e:	3a01      	subs	r2, #1
 8008980:	0412      	lsls	r2, r2, #16
 8008982:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8008986:	4311      	orrs	r1, r2
 8008988:	687a      	ldr	r2, [r7, #4]
 800898a:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 800898c:	3a01      	subs	r2, #1
 800898e:	0612      	lsls	r2, r2, #24
 8008990:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 8008994:	430a      	orrs	r2, r1
 8008996:	493a      	ldr	r1, [pc, #232]	@ (8008a80 <HAL_RCC_OscConfig+0xcc8>)
 8008998:	4313      	orrs	r3, r2
 800899a:	634b      	str	r3, [r1, #52]	@ 0x34
                             pRCC_OscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLL_FRACN_VALUE(pRCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN  */
        __HAL_RCC_PLL_FRACN_DISABLE();
 800899c:	4b38      	ldr	r3, [pc, #224]	@ (8008a80 <HAL_RCC_OscConfig+0xcc8>)
 800899e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80089a0:	4a37      	ldr	r2, [pc, #220]	@ (8008a80 <HAL_RCC_OscConfig+0xcc8>)
 80089a2:	f023 0310 	bic.w	r3, r3, #16
 80089a6:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLL_FRACN_CONFIG(pRCC_OscInitStruct->PLL.PLLFRACN);
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80089ac:	4a34      	ldr	r2, [pc, #208]	@ (8008a80 <HAL_RCC_OscConfig+0xcc8>)
 80089ae:	00db      	lsls	r3, r3, #3
 80089b0:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN  */
        __HAL_RCC_PLL_FRACN_ENABLE();
 80089b2:	4b33      	ldr	r3, [pc, #204]	@ (8008a80 <HAL_RCC_OscConfig+0xcc8>)
 80089b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80089b6:	4a32      	ldr	r2, [pc, #200]	@ (8008a80 <HAL_RCC_OscConfig+0xcc8>)
 80089b8:	f043 0310 	orr.w	r3, r3, #16
 80089bc:	6293      	str	r3, [r2, #40]	@ 0x28

        assert_param(IS_RCC_PLLRGE_VALUE(pRCC_OscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(pRCC_OscInitStruct->PLL.PLLRGE);
 80089be:	4b30      	ldr	r3, [pc, #192]	@ (8008a80 <HAL_RCC_OscConfig+0xcc8>)
 80089c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80089c2:	f023 020c 	bic.w	r2, r3, #12
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80089ca:	492d      	ldr	r1, [pc, #180]	@ (8008a80 <HAL_RCC_OscConfig+0xcc8>)
 80089cc:	4313      	orrs	r3, r2
 80089ce:	628b      	str	r3, [r1, #40]	@ 0x28

        if (pwrboosten == SET)
 80089d0:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80089d4:	2b01      	cmp	r3, #1
 80089d6:	d105      	bne.n	80089e4 <HAL_RCC_OscConfig+0xc2c>
        {
          /* Enable the EPOD to reach max frequency */
          SET_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 80089d8:	4b2a      	ldr	r3, [pc, #168]	@ (8008a84 <HAL_RCC_OscConfig+0xccc>)
 80089da:	68db      	ldr	r3, [r3, #12]
 80089dc:	4a29      	ldr	r2, [pc, #164]	@ (8008a84 <HAL_RCC_OscConfig+0xccc>)
 80089de:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80089e2:	60d3      	str	r3, [r2, #12]
        }

        /* Restore clock configuration if changed */
        if (pwrclkchanged == SET)
 80089e4:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 80089e8:	2b01      	cmp	r3, #1
 80089ea:	d107      	bne.n	80089fc <HAL_RCC_OscConfig+0xc44>
        {
          __HAL_RCC_PWR_CLK_DISABLE();
 80089ec:	4b24      	ldr	r3, [pc, #144]	@ (8008a80 <HAL_RCC_OscConfig+0xcc8>)
 80089ee:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80089f2:	4a23      	ldr	r2, [pc, #140]	@ (8008a80 <HAL_RCC_OscConfig+0xcc8>)
 80089f4:	f023 0304 	bic.w	r3, r3, #4
 80089f8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
        }

        /* Enable the main PLL */
        __HAL_RCC_PLL_ENABLE();
 80089fc:	4b20      	ldr	r3, [pc, #128]	@ (8008a80 <HAL_RCC_OscConfig+0xcc8>)
 80089fe:	681b      	ldr	r3, [r3, #0]
 8008a00:	4a1f      	ldr	r2, [pc, #124]	@ (8008a80 <HAL_RCC_OscConfig+0xcc8>)
 8008a02:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8008a06:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8008a08:	f7fc fb4c 	bl	80050a4 <HAL_GetTick>
 8008a0c:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8008a0e:	e008      	b.n	8008a22 <HAL_RCC_OscConfig+0xc6a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008a10:	f7fc fb48 	bl	80050a4 <HAL_GetTick>
 8008a14:	4602      	mov	r2, r0
 8008a16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a18:	1ad3      	subs	r3, r2, r3
 8008a1a:	2b02      	cmp	r3, #2
 8008a1c:	d901      	bls.n	8008a22 <HAL_RCC_OscConfig+0xc6a>
          {
            return HAL_TIMEOUT;
 8008a1e:	2303      	movs	r3, #3
 8008a20:	e09f      	b.n	8008b62 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8008a22:	4b17      	ldr	r3, [pc, #92]	@ (8008a80 <HAL_RCC_OscConfig+0xcc8>)
 8008a24:	681b      	ldr	r3, [r3, #0]
 8008a26:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008a2a:	2b00      	cmp	r3, #0
 8008a2c:	d0f0      	beq.n	8008a10 <HAL_RCC_OscConfig+0xc58>
          }
        }

        /* Enable PLL System Clock output */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8008a2e:	4b14      	ldr	r3, [pc, #80]	@ (8008a80 <HAL_RCC_OscConfig+0xcc8>)
 8008a30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008a32:	4a13      	ldr	r2, [pc, #76]	@ (8008a80 <HAL_RCC_OscConfig+0xcc8>)
 8008a34:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8008a38:	6293      	str	r3, [r2, #40]	@ 0x28
 8008a3a:	e091      	b.n	8008b60 <HAL_RCC_OscConfig+0xda8>

      }
      else
      {
        /* Disable the main PLL */
        __HAL_RCC_PLL_DISABLE();
 8008a3c:	4b10      	ldr	r3, [pc, #64]	@ (8008a80 <HAL_RCC_OscConfig+0xcc8>)
 8008a3e:	681b      	ldr	r3, [r3, #0]
 8008a40:	4a0f      	ldr	r2, [pc, #60]	@ (8008a80 <HAL_RCC_OscConfig+0xcc8>)
 8008a42:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8008a46:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8008a48:	f7fc fb2c 	bl	80050a4 <HAL_GetTick>
 8008a4c:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8008a4e:	e008      	b.n	8008a62 <HAL_RCC_OscConfig+0xcaa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008a50:	f7fc fb28 	bl	80050a4 <HAL_GetTick>
 8008a54:	4602      	mov	r2, r0
 8008a56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a58:	1ad3      	subs	r3, r2, r3
 8008a5a:	2b02      	cmp	r3, #2
 8008a5c:	d901      	bls.n	8008a62 <HAL_RCC_OscConfig+0xcaa>
          {
            return HAL_TIMEOUT;
 8008a5e:	2303      	movs	r3, #3
 8008a60:	e07f      	b.n	8008b62 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8008a62:	4b07      	ldr	r3, [pc, #28]	@ (8008a80 <HAL_RCC_OscConfig+0xcc8>)
 8008a64:	681b      	ldr	r3, [r3, #0]
 8008a66:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008a6a:	2b00      	cmp	r3, #0
 8008a6c:	d1f0      	bne.n	8008a50 <HAL_RCC_OscConfig+0xc98>
          }
        }

        /* Unselect main PLL clock source and disable main PLL outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 8008a6e:	4b04      	ldr	r3, [pc, #16]	@ (8008a80 <HAL_RCC_OscConfig+0xcc8>)
 8008a70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008a72:	4a03      	ldr	r2, [pc, #12]	@ (8008a80 <HAL_RCC_OscConfig+0xcc8>)
 8008a74:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 8008a78:	f023 0303 	bic.w	r3, r3, #3
 8008a7c:	6293      	str	r3, [r2, #40]	@ 0x28
 8008a7e:	e06f      	b.n	8008b60 <HAL_RCC_OscConfig+0xda8>
 8008a80:	46020c00 	.word	0x46020c00
 8008a84:	46020800 	.word	0x46020800
 8008a88:	80800000 	.word	0x80800000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
 8008a8c:	4b37      	ldr	r3, [pc, #220]	@ (8008b6c <HAL_RCC_OscConfig+0xdb4>)
 8008a8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008a90:	61fb      	str	r3, [r7, #28]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8008a92:	4b36      	ldr	r3, [pc, #216]	@ (8008b6c <HAL_RCC_OscConfig+0xdb4>)
 8008a94:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008a96:	61bb      	str	r3, [r7, #24]
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008a9c:	2b01      	cmp	r3, #1
 8008a9e:	d039      	beq.n	8008b14 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
 8008aa0:	69fb      	ldr	r3, [r7, #28]
 8008aa2:	f003 0203 	and.w	r2, r3, #3
 8008aa6:	687b      	ldr	r3, [r7, #4]
 8008aa8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008aaa:	429a      	cmp	r2, r3
 8008aac:	d132      	bne.n	8008b14 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 8008aae:	69fb      	ldr	r3, [r7, #28]
 8008ab0:	0a1b      	lsrs	r3, r3, #8
 8008ab2:	f003 020f 	and.w	r2, r3, #15
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008aba:	3b01      	subs	r3, #1
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
 8008abc:	429a      	cmp	r2, r3
 8008abe:	d129      	bne.n	8008b14 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1MBOOST) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
 8008ac0:	69fb      	ldr	r3, [r7, #28]
 8008ac2:	f403 4270 	and.w	r2, r3, #61440	@ 0xf000
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 8008aca:	429a      	cmp	r2, r3
 8008acc:	d122      	bne.n	8008b14 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8008ace:	69bb      	ldr	r3, [r7, #24]
 8008ad0:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008ad8:	3b01      	subs	r3, #1
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1MBOOST) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
 8008ada:	429a      	cmp	r2, r3
 8008adc:	d11a      	bne.n	8008b14 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 8008ade:	69bb      	ldr	r3, [r7, #24]
 8008ae0:	0a5b      	lsrs	r3, r3, #9
 8008ae2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008aea:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8008aec:	429a      	cmp	r2, r3
 8008aee:	d111      	bne.n	8008b14 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 8008af0:	69bb      	ldr	r3, [r7, #24]
 8008af2:	0c1b      	lsrs	r3, r3, #16
 8008af4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008afc:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8008afe:	429a      	cmp	r2, r3
 8008b00:	d108      	bne.n	8008b14 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 8008b02:	69bb      	ldr	r3, [r7, #24]
 8008b04:	0e1b      	lsrs	r3, r3, #24
 8008b06:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pRCC_OscInitStruct->PLL.PLLR - 1U)))
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008b0e:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8008b10:	429a      	cmp	r2, r3
 8008b12:	d001      	beq.n	8008b18 <HAL_RCC_OscConfig+0xd60>
      {
        return HAL_ERROR;
 8008b14:	2301      	movs	r3, #1
 8008b16:	e024      	b.n	8008b62 <HAL_RCC_OscConfig+0xdaa>
      }

      /* FRACN1 on-the-fly value update */
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8008b18:	4b14      	ldr	r3, [pc, #80]	@ (8008b6c <HAL_RCC_OscConfig+0xdb4>)
 8008b1a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008b1c:	08db      	lsrs	r3, r3, #3
 8008b1e:	f3c3 020c 	ubfx	r2, r3, #0, #13
           RCC_PLL1FRACR_PLL1FRACN_Pos) != (pRCC_OscInitStruct->PLL.PLLFRACN))
 8008b22:	687b      	ldr	r3, [r7, #4]
 8008b24:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8008b26:	429a      	cmp	r2, r3
 8008b28:	d01a      	beq.n	8008b60 <HAL_RCC_OscConfig+0xda8>
      {
        assert_param(IS_RCC_PLL_FRACN_VALUE(pRCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN. */
        __HAL_RCC_PLL_FRACN_DISABLE();
 8008b2a:	4b10      	ldr	r3, [pc, #64]	@ (8008b6c <HAL_RCC_OscConfig+0xdb4>)
 8008b2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008b2e:	4a0f      	ldr	r2, [pc, #60]	@ (8008b6c <HAL_RCC_OscConfig+0xdb4>)
 8008b30:	f023 0310 	bic.w	r3, r3, #16
 8008b34:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008b36:	f7fc fab5 	bl	80050a4 <HAL_GetTick>
 8008b3a:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait at least 2 CK_REF (PLL1 input source divided by M) period to make sure next latched value
           will be taken into account. */
        while ((HAL_GetTick() - tickstart) < PLL_FRAC_WAIT_VALUE)
 8008b3c:	bf00      	nop
 8008b3e:	f7fc fab1 	bl	80050a4 <HAL_GetTick>
 8008b42:	4602      	mov	r2, r0
 8008b44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008b46:	4293      	cmp	r3, r2
 8008b48:	d0f9      	beq.n	8008b3e <HAL_RCC_OscConfig+0xd86>
        {
        }

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLL_FRACN_CONFIG(pRCC_OscInitStruct->PLL.PLLFRACN);
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008b4e:	4a07      	ldr	r2, [pc, #28]	@ (8008b6c <HAL_RCC_OscConfig+0xdb4>)
 8008b50:	00db      	lsls	r3, r3, #3
 8008b52:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN to latch the new value. */
        __HAL_RCC_PLL_FRACN_ENABLE();
 8008b54:	4b05      	ldr	r3, [pc, #20]	@ (8008b6c <HAL_RCC_OscConfig+0xdb4>)
 8008b56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008b58:	4a04      	ldr	r2, [pc, #16]	@ (8008b6c <HAL_RCC_OscConfig+0xdb4>)
 8008b5a:	f043 0310 	orr.w	r3, r3, #16
 8008b5e:	6293      	str	r3, [r2, #40]	@ 0x28
      }
    }
  }
  return HAL_OK;
 8008b60:	2300      	movs	r3, #0
}
 8008b62:	4618      	mov	r0, r3
 8008b64:	3738      	adds	r7, #56	@ 0x38
 8008b66:	46bd      	mov	sp, r7
 8008b68:	bd80      	pop	{r7, pc}
 8008b6a:	bf00      	nop
 8008b6c:	46020c00 	.word	0x46020c00

08008b70 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef   *const pRCC_ClkInitStruct, uint32_t FLatency)
{
 8008b70:	b580      	push	{r7, lr}
 8008b72:	b086      	sub	sp, #24
 8008b74:	af00      	add	r7, sp, #0
 8008b76:	6078      	str	r0, [r7, #4]
 8008b78:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pRCC_ClkInitStruct == NULL)
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	2b00      	cmp	r3, #0
 8008b7e:	d101      	bne.n	8008b84 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8008b80:	2301      	movs	r3, #1
 8008b82:	e1d9      	b.n	8008f38 <HAL_RCC_ClockConfig+0x3c8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
   must be correctly programmed according to the frequency of the CPU clock
   (HCLK) and the supply voltage of the device */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8008b84:	4b9b      	ldr	r3, [pc, #620]	@ (8008df4 <HAL_RCC_ClockConfig+0x284>)
 8008b86:	681b      	ldr	r3, [r3, #0]
 8008b88:	f003 030f 	and.w	r3, r3, #15
 8008b8c:	683a      	ldr	r2, [r7, #0]
 8008b8e:	429a      	cmp	r2, r3
 8008b90:	d910      	bls.n	8008bb4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008b92:	4b98      	ldr	r3, [pc, #608]	@ (8008df4 <HAL_RCC_ClockConfig+0x284>)
 8008b94:	681b      	ldr	r3, [r3, #0]
 8008b96:	f023 020f 	bic.w	r2, r3, #15
 8008b9a:	4996      	ldr	r1, [pc, #600]	@ (8008df4 <HAL_RCC_ClockConfig+0x284>)
 8008b9c:	683b      	ldr	r3, [r7, #0]
 8008b9e:	4313      	orrs	r3, r2
 8008ba0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008ba2:	4b94      	ldr	r3, [pc, #592]	@ (8008df4 <HAL_RCC_ClockConfig+0x284>)
 8008ba4:	681b      	ldr	r3, [r3, #0]
 8008ba6:	f003 030f 	and.w	r3, r3, #15
 8008baa:	683a      	ldr	r2, [r7, #0]
 8008bac:	429a      	cmp	r2, r3
 8008bae:	d001      	beq.n	8008bb4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8008bb0:	2301      	movs	r3, #1
 8008bb2:	e1c1      	b.n	8008f38 <HAL_RCC_ClockConfig+0x3c8>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	681b      	ldr	r3, [r3, #0]
 8008bb8:	f003 0310 	and.w	r3, r3, #16
 8008bbc:	2b00      	cmp	r3, #0
 8008bbe:	d010      	beq.n	8008be2 <HAL_RCC_ClockConfig+0x72>
  {
    if ((pRCC_ClkInitStruct->APB3CLKDivider) > (RCC->CFGR3 & RCC_CFGR3_PPRE3))
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	695a      	ldr	r2, [r3, #20]
 8008bc4:	4b8c      	ldr	r3, [pc, #560]	@ (8008df8 <HAL_RCC_ClockConfig+0x288>)
 8008bc6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008bc8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8008bcc:	429a      	cmp	r2, r3
 8008bce:	d908      	bls.n	8008be2 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, pRCC_ClkInitStruct->APB3CLKDivider);
 8008bd0:	4b89      	ldr	r3, [pc, #548]	@ (8008df8 <HAL_RCC_ClockConfig+0x288>)
 8008bd2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008bd4:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	695b      	ldr	r3, [r3, #20]
 8008bdc:	4986      	ldr	r1, [pc, #536]	@ (8008df8 <HAL_RCC_ClockConfig+0x288>)
 8008bde:	4313      	orrs	r3, r2
 8008be0:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	681b      	ldr	r3, [r3, #0]
 8008be6:	f003 0308 	and.w	r3, r3, #8
 8008bea:	2b00      	cmp	r3, #0
 8008bec:	d012      	beq.n	8008c14 <HAL_RCC_ClockConfig+0xa4>
  {
    if ((pRCC_ClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	691a      	ldr	r2, [r3, #16]
 8008bf2:	4b81      	ldr	r3, [pc, #516]	@ (8008df8 <HAL_RCC_ClockConfig+0x288>)
 8008bf4:	6a1b      	ldr	r3, [r3, #32]
 8008bf6:	091b      	lsrs	r3, r3, #4
 8008bf8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8008bfc:	429a      	cmp	r2, r3
 8008bfe:	d909      	bls.n	8008c14 <HAL_RCC_ClockConfig+0xa4>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
 8008c00:	4b7d      	ldr	r3, [pc, #500]	@ (8008df8 <HAL_RCC_ClockConfig+0x288>)
 8008c02:	6a1b      	ldr	r3, [r3, #32]
 8008c04:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	691b      	ldr	r3, [r3, #16]
 8008c0c:	011b      	lsls	r3, r3, #4
 8008c0e:	497a      	ldr	r1, [pc, #488]	@ (8008df8 <HAL_RCC_ClockConfig+0x288>)
 8008c10:	4313      	orrs	r3, r2
 8008c12:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008c14:	687b      	ldr	r3, [r7, #4]
 8008c16:	681b      	ldr	r3, [r3, #0]
 8008c18:	f003 0304 	and.w	r3, r3, #4
 8008c1c:	2b00      	cmp	r3, #0
 8008c1e:	d010      	beq.n	8008c42 <HAL_RCC_ClockConfig+0xd2>
  {
    if ((pRCC_ClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	68da      	ldr	r2, [r3, #12]
 8008c24:	4b74      	ldr	r3, [pc, #464]	@ (8008df8 <HAL_RCC_ClockConfig+0x288>)
 8008c26:	6a1b      	ldr	r3, [r3, #32]
 8008c28:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8008c2c:	429a      	cmp	r2, r3
 8008c2e:	d908      	bls.n	8008c42 <HAL_RCC_ClockConfig+0xd2>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
 8008c30:	4b71      	ldr	r3, [pc, #452]	@ (8008df8 <HAL_RCC_ClockConfig+0x288>)
 8008c32:	6a1b      	ldr	r3, [r3, #32]
 8008c34:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	68db      	ldr	r3, [r3, #12]
 8008c3c:	496e      	ldr	r1, [pc, #440]	@ (8008df8 <HAL_RCC_ClockConfig+0x288>)
 8008c3e:	4313      	orrs	r3, r2
 8008c40:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	681b      	ldr	r3, [r3, #0]
 8008c46:	f003 0302 	and.w	r3, r3, #2
 8008c4a:	2b00      	cmp	r3, #0
 8008c4c:	d010      	beq.n	8008c70 <HAL_RCC_ClockConfig+0x100>
  {
    if ((pRCC_ClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	689a      	ldr	r2, [r3, #8]
 8008c52:	4b69      	ldr	r3, [pc, #420]	@ (8008df8 <HAL_RCC_ClockConfig+0x288>)
 8008c54:	6a1b      	ldr	r3, [r3, #32]
 8008c56:	f003 030f 	and.w	r3, r3, #15
 8008c5a:	429a      	cmp	r2, r3
 8008c5c:	d908      	bls.n	8008c70 <HAL_RCC_ClockConfig+0x100>
    {
      assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
 8008c5e:	4b66      	ldr	r3, [pc, #408]	@ (8008df8 <HAL_RCC_ClockConfig+0x288>)
 8008c60:	6a1b      	ldr	r3, [r3, #32]
 8008c62:	f023 020f 	bic.w	r2, r3, #15
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	689b      	ldr	r3, [r3, #8]
 8008c6a:	4963      	ldr	r1, [pc, #396]	@ (8008df8 <HAL_RCC_ClockConfig+0x288>)
 8008c6c:	4313      	orrs	r3, r2
 8008c6e:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	681b      	ldr	r3, [r3, #0]
 8008c74:	f003 0301 	and.w	r3, r3, #1
 8008c78:	2b00      	cmp	r3, #0
 8008c7a:	f000 80d2 	beq.w	8008e22 <HAL_RCC_ClockConfig+0x2b2>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pRCC_ClkInitStruct->SYSCLKSource));
    FlagStatus  pwrclkchanged = RESET;
 8008c7e:	2300      	movs	r3, #0
 8008c80:	75fb      	strb	r3, [r7, #23]

    /* PLL is selected as System Clock Source */
    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	685b      	ldr	r3, [r3, #4]
 8008c86:	2b03      	cmp	r3, #3
 8008c88:	d143      	bne.n	8008d12 <HAL_RCC_ClockConfig+0x1a2>
    {
      if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008c8a:	4b5b      	ldr	r3, [pc, #364]	@ (8008df8 <HAL_RCC_ClockConfig+0x288>)
 8008c8c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008c90:	f003 0304 	and.w	r3, r3, #4
 8008c94:	2b00      	cmp	r3, #0
 8008c96:	d110      	bne.n	8008cba <HAL_RCC_ClockConfig+0x14a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8008c98:	4b57      	ldr	r3, [pc, #348]	@ (8008df8 <HAL_RCC_ClockConfig+0x288>)
 8008c9a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008c9e:	4a56      	ldr	r2, [pc, #344]	@ (8008df8 <HAL_RCC_ClockConfig+0x288>)
 8008ca0:	f043 0304 	orr.w	r3, r3, #4
 8008ca4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8008ca8:	4b53      	ldr	r3, [pc, #332]	@ (8008df8 <HAL_RCC_ClockConfig+0x288>)
 8008caa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008cae:	f003 0304 	and.w	r3, r3, #4
 8008cb2:	60bb      	str	r3, [r7, #8]
 8008cb4:	68bb      	ldr	r3, [r7, #8]
        pwrclkchanged = SET;
 8008cb6:	2301      	movs	r3, #1
 8008cb8:	75fb      	strb	r3, [r7, #23]
      }
      tickstart = HAL_GetTick();
 8008cba:	f7fc f9f3 	bl	80050a4 <HAL_GetTick>
 8008cbe:	6138      	str	r0, [r7, #16]
      /* Check if EPOD is enabled */
      if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) != 0U)
 8008cc0:	4b4e      	ldr	r3, [pc, #312]	@ (8008dfc <HAL_RCC_ClockConfig+0x28c>)
 8008cc2:	68db      	ldr	r3, [r3, #12]
 8008cc4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8008cc8:	2b00      	cmp	r3, #0
 8008cca:	d00f      	beq.n	8008cec <HAL_RCC_ClockConfig+0x17c>
      {
        /* Wait till BOOST is ready */
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
 8008ccc:	e008      	b.n	8008ce0 <HAL_RCC_ClockConfig+0x170>
        {
          if ((HAL_GetTick() - tickstart) > EPOD_TIMEOUT_VALUE)
 8008cce:	f7fc f9e9 	bl	80050a4 <HAL_GetTick>
 8008cd2:	4602      	mov	r2, r0
 8008cd4:	693b      	ldr	r3, [r7, #16]
 8008cd6:	1ad3      	subs	r3, r2, r3
 8008cd8:	2b02      	cmp	r3, #2
 8008cda:	d901      	bls.n	8008ce0 <HAL_RCC_ClockConfig+0x170>
          {
            return HAL_TIMEOUT;
 8008cdc:	2303      	movs	r3, #3
 8008cde:	e12b      	b.n	8008f38 <HAL_RCC_ClockConfig+0x3c8>
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
 8008ce0:	4b46      	ldr	r3, [pc, #280]	@ (8008dfc <HAL_RCC_ClockConfig+0x28c>)
 8008ce2:	68db      	ldr	r3, [r3, #12]
 8008ce4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008ce8:	2b00      	cmp	r3, #0
 8008cea:	d0f0      	beq.n	8008cce <HAL_RCC_ClockConfig+0x15e>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8008cec:	7dfb      	ldrb	r3, [r7, #23]
 8008cee:	2b01      	cmp	r3, #1
 8008cf0:	d107      	bne.n	8008d02 <HAL_RCC_ClockConfig+0x192>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8008cf2:	4b41      	ldr	r3, [pc, #260]	@ (8008df8 <HAL_RCC_ClockConfig+0x288>)
 8008cf4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008cf8:	4a3f      	ldr	r2, [pc, #252]	@ (8008df8 <HAL_RCC_ClockConfig+0x288>)
 8008cfa:	f023 0304 	bic.w	r3, r3, #4
 8008cfe:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
      }

      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8008d02:	4b3d      	ldr	r3, [pc, #244]	@ (8008df8 <HAL_RCC_ClockConfig+0x288>)
 8008d04:	681b      	ldr	r3, [r3, #0]
 8008d06:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008d0a:	2b00      	cmp	r3, #0
 8008d0c:	d121      	bne.n	8008d52 <HAL_RCC_ClockConfig+0x1e2>
      {
        return HAL_ERROR;
 8008d0e:	2301      	movs	r3, #1
 8008d10:	e112      	b.n	8008f38 <HAL_RCC_ClockConfig+0x3c8>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008d12:	687b      	ldr	r3, [r7, #4]
 8008d14:	685b      	ldr	r3, [r3, #4]
 8008d16:	2b02      	cmp	r3, #2
 8008d18:	d107      	bne.n	8008d2a <HAL_RCC_ClockConfig+0x1ba>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8008d1a:	4b37      	ldr	r3, [pc, #220]	@ (8008df8 <HAL_RCC_ClockConfig+0x288>)
 8008d1c:	681b      	ldr	r3, [r3, #0]
 8008d1e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008d22:	2b00      	cmp	r3, #0
 8008d24:	d115      	bne.n	8008d52 <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 8008d26:	2301      	movs	r3, #1
 8008d28:	e106      	b.n	8008f38 <HAL_RCC_ClockConfig+0x3c8>
        }
      }
      /* MSI is selected as System Clock Source */
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	685b      	ldr	r3, [r3, #4]
 8008d2e:	2b00      	cmp	r3, #0
 8008d30:	d107      	bne.n	8008d42 <HAL_RCC_ClockConfig+0x1d2>
      {
        /* Check the MSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 8008d32:	4b31      	ldr	r3, [pc, #196]	@ (8008df8 <HAL_RCC_ClockConfig+0x288>)
 8008d34:	681b      	ldr	r3, [r3, #0]
 8008d36:	f003 0304 	and.w	r3, r3, #4
 8008d3a:	2b00      	cmp	r3, #0
 8008d3c:	d109      	bne.n	8008d52 <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 8008d3e:	2301      	movs	r3, #1
 8008d40:	e0fa      	b.n	8008f38 <HAL_RCC_ClockConfig+0x3c8>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8008d42:	4b2d      	ldr	r3, [pc, #180]	@ (8008df8 <HAL_RCC_ClockConfig+0x288>)
 8008d44:	681b      	ldr	r3, [r3, #0]
 8008d46:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008d4a:	2b00      	cmp	r3, #0
 8008d4c:	d101      	bne.n	8008d52 <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 8008d4e:	2301      	movs	r3, #1
 8008d50:	e0f2      	b.n	8008f38 <HAL_RCC_ClockConfig+0x3c8>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pRCC_ClkInitStruct->SYSCLKSource);
 8008d52:	4b29      	ldr	r3, [pc, #164]	@ (8008df8 <HAL_RCC_ClockConfig+0x288>)
 8008d54:	69db      	ldr	r3, [r3, #28]
 8008d56:	f023 0203 	bic.w	r2, r3, #3
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	685b      	ldr	r3, [r3, #4]
 8008d5e:	4926      	ldr	r1, [pc, #152]	@ (8008df8 <HAL_RCC_ClockConfig+0x288>)
 8008d60:	4313      	orrs	r3, r2
 8008d62:	61cb      	str	r3, [r1, #28]

    tickstart = HAL_GetTick();
 8008d64:	f7fc f99e 	bl	80050a4 <HAL_GetTick>
 8008d68:	6138      	str	r0, [r7, #16]

    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	685b      	ldr	r3, [r3, #4]
 8008d6e:	2b03      	cmp	r3, #3
 8008d70:	d112      	bne.n	8008d98 <HAL_RCC_ClockConfig+0x228>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8008d72:	e00a      	b.n	8008d8a <HAL_RCC_ClockConfig+0x21a>
      {
        if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008d74:	f7fc f996 	bl	80050a4 <HAL_GetTick>
 8008d78:	4602      	mov	r2, r0
 8008d7a:	693b      	ldr	r3, [r7, #16]
 8008d7c:	1ad3      	subs	r3, r2, r3
 8008d7e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008d82:	4293      	cmp	r3, r2
 8008d84:	d901      	bls.n	8008d8a <HAL_RCC_ClockConfig+0x21a>
        {
          return HAL_TIMEOUT;
 8008d86:	2303      	movs	r3, #3
 8008d88:	e0d6      	b.n	8008f38 <HAL_RCC_ClockConfig+0x3c8>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8008d8a:	4b1b      	ldr	r3, [pc, #108]	@ (8008df8 <HAL_RCC_ClockConfig+0x288>)
 8008d8c:	69db      	ldr	r3, [r3, #28]
 8008d8e:	f003 030c 	and.w	r3, r3, #12
 8008d92:	2b0c      	cmp	r3, #12
 8008d94:	d1ee      	bne.n	8008d74 <HAL_RCC_ClockConfig+0x204>
 8008d96:	e044      	b.n	8008e22 <HAL_RCC_ClockConfig+0x2b2>
        }
      }
    }
    else
    {
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	685b      	ldr	r3, [r3, #4]
 8008d9c:	2b02      	cmp	r3, #2
 8008d9e:	d112      	bne.n	8008dc6 <HAL_RCC_ClockConfig+0x256>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8008da0:	e00a      	b.n	8008db8 <HAL_RCC_ClockConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008da2:	f7fc f97f 	bl	80050a4 <HAL_GetTick>
 8008da6:	4602      	mov	r2, r0
 8008da8:	693b      	ldr	r3, [r7, #16]
 8008daa:	1ad3      	subs	r3, r2, r3
 8008dac:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008db0:	4293      	cmp	r3, r2
 8008db2:	d901      	bls.n	8008db8 <HAL_RCC_ClockConfig+0x248>
          {
            return HAL_TIMEOUT;
 8008db4:	2303      	movs	r3, #3
 8008db6:	e0bf      	b.n	8008f38 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8008db8:	4b0f      	ldr	r3, [pc, #60]	@ (8008df8 <HAL_RCC_ClockConfig+0x288>)
 8008dba:	69db      	ldr	r3, [r3, #28]
 8008dbc:	f003 030c 	and.w	r3, r3, #12
 8008dc0:	2b08      	cmp	r3, #8
 8008dc2:	d1ee      	bne.n	8008da2 <HAL_RCC_ClockConfig+0x232>
 8008dc4:	e02d      	b.n	8008e22 <HAL_RCC_ClockConfig+0x2b2>
          }
        }
      }
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	685b      	ldr	r3, [r3, #4]
 8008dca:	2b00      	cmp	r3, #0
 8008dcc:	d123      	bne.n	8008e16 <HAL_RCC_ClockConfig+0x2a6>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8008dce:	e00a      	b.n	8008de6 <HAL_RCC_ClockConfig+0x276>
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008dd0:	f7fc f968 	bl	80050a4 <HAL_GetTick>
 8008dd4:	4602      	mov	r2, r0
 8008dd6:	693b      	ldr	r3, [r7, #16]
 8008dd8:	1ad3      	subs	r3, r2, r3
 8008dda:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008dde:	4293      	cmp	r3, r2
 8008de0:	d901      	bls.n	8008de6 <HAL_RCC_ClockConfig+0x276>
          {
            return HAL_TIMEOUT;
 8008de2:	2303      	movs	r3, #3
 8008de4:	e0a8      	b.n	8008f38 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8008de6:	4b04      	ldr	r3, [pc, #16]	@ (8008df8 <HAL_RCC_ClockConfig+0x288>)
 8008de8:	69db      	ldr	r3, [r3, #28]
 8008dea:	f003 030c 	and.w	r3, r3, #12
 8008dee:	2b00      	cmp	r3, #0
 8008df0:	d1ee      	bne.n	8008dd0 <HAL_RCC_ClockConfig+0x260>
 8008df2:	e016      	b.n	8008e22 <HAL_RCC_ClockConfig+0x2b2>
 8008df4:	40022000 	.word	0x40022000
 8008df8:	46020c00 	.word	0x46020c00
 8008dfc:	46020800 	.word	0x46020800
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008e00:	f7fc f950 	bl	80050a4 <HAL_GetTick>
 8008e04:	4602      	mov	r2, r0
 8008e06:	693b      	ldr	r3, [r7, #16]
 8008e08:	1ad3      	subs	r3, r2, r3
 8008e0a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008e0e:	4293      	cmp	r3, r2
 8008e10:	d901      	bls.n	8008e16 <HAL_RCC_ClockConfig+0x2a6>
          {
            return HAL_TIMEOUT;
 8008e12:	2303      	movs	r3, #3
 8008e14:	e090      	b.n	8008f38 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8008e16:	4b4a      	ldr	r3, [pc, #296]	@ (8008f40 <HAL_RCC_ClockConfig+0x3d0>)
 8008e18:	69db      	ldr	r3, [r3, #28]
 8008e1a:	f003 030c 	and.w	r3, r3, #12
 8008e1e:	2b04      	cmp	r3, #4
 8008e20:	d1ee      	bne.n	8008e00 <HAL_RCC_ClockConfig+0x290>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008e22:	687b      	ldr	r3, [r7, #4]
 8008e24:	681b      	ldr	r3, [r3, #0]
 8008e26:	f003 0302 	and.w	r3, r3, #2
 8008e2a:	2b00      	cmp	r3, #0
 8008e2c:	d010      	beq.n	8008e50 <HAL_RCC_ClockConfig+0x2e0>
  {
    if ((pRCC_ClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	689a      	ldr	r2, [r3, #8]
 8008e32:	4b43      	ldr	r3, [pc, #268]	@ (8008f40 <HAL_RCC_ClockConfig+0x3d0>)
 8008e34:	6a1b      	ldr	r3, [r3, #32]
 8008e36:	f003 030f 	and.w	r3, r3, #15
 8008e3a:	429a      	cmp	r2, r3
 8008e3c:	d208      	bcs.n	8008e50 <HAL_RCC_ClockConfig+0x2e0>
    {
      assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
 8008e3e:	4b40      	ldr	r3, [pc, #256]	@ (8008f40 <HAL_RCC_ClockConfig+0x3d0>)
 8008e40:	6a1b      	ldr	r3, [r3, #32]
 8008e42:	f023 020f 	bic.w	r2, r3, #15
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	689b      	ldr	r3, [r3, #8]
 8008e4a:	493d      	ldr	r1, [pc, #244]	@ (8008f40 <HAL_RCC_ClockConfig+0x3d0>)
 8008e4c:	4313      	orrs	r3, r2
 8008e4e:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8008e50:	4b3c      	ldr	r3, [pc, #240]	@ (8008f44 <HAL_RCC_ClockConfig+0x3d4>)
 8008e52:	681b      	ldr	r3, [r3, #0]
 8008e54:	f003 030f 	and.w	r3, r3, #15
 8008e58:	683a      	ldr	r2, [r7, #0]
 8008e5a:	429a      	cmp	r2, r3
 8008e5c:	d210      	bcs.n	8008e80 <HAL_RCC_ClockConfig+0x310>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008e5e:	4b39      	ldr	r3, [pc, #228]	@ (8008f44 <HAL_RCC_ClockConfig+0x3d4>)
 8008e60:	681b      	ldr	r3, [r3, #0]
 8008e62:	f023 020f 	bic.w	r2, r3, #15
 8008e66:	4937      	ldr	r1, [pc, #220]	@ (8008f44 <HAL_RCC_ClockConfig+0x3d4>)
 8008e68:	683b      	ldr	r3, [r7, #0]
 8008e6a:	4313      	orrs	r3, r2
 8008e6c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008e6e:	4b35      	ldr	r3, [pc, #212]	@ (8008f44 <HAL_RCC_ClockConfig+0x3d4>)
 8008e70:	681b      	ldr	r3, [r3, #0]
 8008e72:	f003 030f 	and.w	r3, r3, #15
 8008e76:	683a      	ldr	r2, [r7, #0]
 8008e78:	429a      	cmp	r2, r3
 8008e7a:	d001      	beq.n	8008e80 <HAL_RCC_ClockConfig+0x310>
    {
      return HAL_ERROR;
 8008e7c:	2301      	movs	r3, #1
 8008e7e:	e05b      	b.n	8008f38 <HAL_RCC_ClockConfig+0x3c8>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	681b      	ldr	r3, [r3, #0]
 8008e84:	f003 0304 	and.w	r3, r3, #4
 8008e88:	2b00      	cmp	r3, #0
 8008e8a:	d010      	beq.n	8008eae <HAL_RCC_ClockConfig+0x33e>
  {
    if ((pRCC_ClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	68da      	ldr	r2, [r3, #12]
 8008e90:	4b2b      	ldr	r3, [pc, #172]	@ (8008f40 <HAL_RCC_ClockConfig+0x3d0>)
 8008e92:	6a1b      	ldr	r3, [r3, #32]
 8008e94:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8008e98:	429a      	cmp	r2, r3
 8008e9a:	d208      	bcs.n	8008eae <HAL_RCC_ClockConfig+0x33e>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
 8008e9c:	4b28      	ldr	r3, [pc, #160]	@ (8008f40 <HAL_RCC_ClockConfig+0x3d0>)
 8008e9e:	6a1b      	ldr	r3, [r3, #32]
 8008ea0:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	68db      	ldr	r3, [r3, #12]
 8008ea8:	4925      	ldr	r1, [pc, #148]	@ (8008f40 <HAL_RCC_ClockConfig+0x3d0>)
 8008eaa:	4313      	orrs	r3, r2
 8008eac:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	681b      	ldr	r3, [r3, #0]
 8008eb2:	f003 0308 	and.w	r3, r3, #8
 8008eb6:	2b00      	cmp	r3, #0
 8008eb8:	d012      	beq.n	8008ee0 <HAL_RCC_ClockConfig+0x370>
  {
    if ((pRCC_ClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	691a      	ldr	r2, [r3, #16]
 8008ebe:	4b20      	ldr	r3, [pc, #128]	@ (8008f40 <HAL_RCC_ClockConfig+0x3d0>)
 8008ec0:	6a1b      	ldr	r3, [r3, #32]
 8008ec2:	091b      	lsrs	r3, r3, #4
 8008ec4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8008ec8:	429a      	cmp	r2, r3
 8008eca:	d209      	bcs.n	8008ee0 <HAL_RCC_ClockConfig+0x370>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
 8008ecc:	4b1c      	ldr	r3, [pc, #112]	@ (8008f40 <HAL_RCC_ClockConfig+0x3d0>)
 8008ece:	6a1b      	ldr	r3, [r3, #32]
 8008ed0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	691b      	ldr	r3, [r3, #16]
 8008ed8:	011b      	lsls	r3, r3, #4
 8008eda:	4919      	ldr	r1, [pc, #100]	@ (8008f40 <HAL_RCC_ClockConfig+0x3d0>)
 8008edc:	4313      	orrs	r3, r2
 8008ede:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	681b      	ldr	r3, [r3, #0]
 8008ee4:	f003 0310 	and.w	r3, r3, #16
 8008ee8:	2b00      	cmp	r3, #0
 8008eea:	d010      	beq.n	8008f0e <HAL_RCC_ClockConfig+0x39e>
  {
    if ((pRCC_ClkInitStruct->APB3CLKDivider) < (RCC->CFGR3 & RCC_CFGR3_PPRE3))
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	695a      	ldr	r2, [r3, #20]
 8008ef0:	4b13      	ldr	r3, [pc, #76]	@ (8008f40 <HAL_RCC_ClockConfig+0x3d0>)
 8008ef2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008ef4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8008ef8:	429a      	cmp	r2, r3
 8008efa:	d208      	bcs.n	8008f0e <HAL_RCC_ClockConfig+0x39e>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, (pRCC_ClkInitStruct->APB3CLKDivider));
 8008efc:	4b10      	ldr	r3, [pc, #64]	@ (8008f40 <HAL_RCC_ClockConfig+0x3d0>)
 8008efe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008f00:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	695b      	ldr	r3, [r3, #20]
 8008f08:	490d      	ldr	r1, [pc, #52]	@ (8008f40 <HAL_RCC_ClockConfig+0x3d0>)
 8008f0a:	4313      	orrs	r3, r2
 8008f0c:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8008f0e:	f000 f821 	bl	8008f54 <HAL_RCC_GetSysClockFreq>
 8008f12:	4602      	mov	r2, r0
 8008f14:	4b0a      	ldr	r3, [pc, #40]	@ (8008f40 <HAL_RCC_ClockConfig+0x3d0>)
 8008f16:	6a1b      	ldr	r3, [r3, #32]
 8008f18:	f003 030f 	and.w	r3, r3, #15
 8008f1c:	490a      	ldr	r1, [pc, #40]	@ (8008f48 <HAL_RCC_ClockConfig+0x3d8>)
 8008f1e:	5ccb      	ldrb	r3, [r1, r3]
 8008f20:	fa22 f303 	lsr.w	r3, r2, r3
 8008f24:	4a09      	ldr	r2, [pc, #36]	@ (8008f4c <HAL_RCC_ClockConfig+0x3dc>)
 8008f26:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8008f28:	4b09      	ldr	r3, [pc, #36]	@ (8008f50 <HAL_RCC_ClockConfig+0x3e0>)
 8008f2a:	681b      	ldr	r3, [r3, #0]
 8008f2c:	4618      	mov	r0, r3
 8008f2e:	f7fc f82f 	bl	8004f90 <HAL_InitTick>
 8008f32:	4603      	mov	r3, r0
 8008f34:	73fb      	strb	r3, [r7, #15]

  return status;
 8008f36:	7bfb      	ldrb	r3, [r7, #15]
}
 8008f38:	4618      	mov	r0, r3
 8008f3a:	3718      	adds	r7, #24
 8008f3c:	46bd      	mov	sp, r7
 8008f3e:	bd80      	pop	{r7, pc}
 8008f40:	46020c00 	.word	0x46020c00
 8008f44:	40022000 	.word	0x40022000
 8008f48:	0800cdfc 	.word	0x0800cdfc
 8008f4c:	20000100 	.word	0x20000100
 8008f50:	20000104 	.word	0x20000104

08008f54 <HAL_RCC_GetSysClockFreq>:
  * @note   Each time SYSCLK changes, this function must be called to update the
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008f54:	b480      	push	{r7}
 8008f56:	b08b      	sub	sp, #44	@ 0x2c
 8008f58:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U;
 8008f5a:	2300      	movs	r3, #0
 8008f5c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pllsource;
  uint32_t pllr;
  uint32_t pllm;
  uint32_t pllfracen;
  uint32_t sysclockfreq = 0U;
 8008f5e:	2300      	movs	r3, #0
 8008f60:	623b      	str	r3, [r7, #32]
  uint32_t sysclk_source;
  uint32_t pll_oscsource;
  float_t fracn1;
  float_t pllvco;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008f62:	4b78      	ldr	r3, [pc, #480]	@ (8009144 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8008f64:	69db      	ldr	r3, [r3, #28]
 8008f66:	f003 030c 	and.w	r3, r3, #12
 8008f6a:	61bb      	str	r3, [r7, #24]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8008f6c:	4b75      	ldr	r3, [pc, #468]	@ (8009144 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8008f6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008f70:	f003 0303 	and.w	r3, r3, #3
 8008f74:	617b      	str	r3, [r7, #20]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8008f76:	69bb      	ldr	r3, [r7, #24]
 8008f78:	2b00      	cmp	r3, #0
 8008f7a:	d005      	beq.n	8008f88 <HAL_RCC_GetSysClockFreq+0x34>
 8008f7c:	69bb      	ldr	r3, [r7, #24]
 8008f7e:	2b0c      	cmp	r3, #12
 8008f80:	d121      	bne.n	8008fc6 <HAL_RCC_GetSysClockFreq+0x72>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8008f82:	697b      	ldr	r3, [r7, #20]
 8008f84:	2b01      	cmp	r3, #1
 8008f86:	d11e      	bne.n	8008fc6 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if (READ_BIT(RCC->ICSCR1, RCC_ICSCR1_MSIRGSEL) == 0U)
 8008f88:	4b6e      	ldr	r3, [pc, #440]	@ (8009144 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8008f8a:	689b      	ldr	r3, [r3, #8]
 8008f8c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008f90:	2b00      	cmp	r3, #0
 8008f92:	d107      	bne.n	8008fa4 <HAL_RCC_GetSysClockFreq+0x50>
    {
      /* MSISRANGE from RCC_CSR applies */
      msirange = (RCC->CSR & RCC_CSR_MSISSRANGE) >> RCC_CSR_MSISSRANGE_Pos;
 8008f94:	4b6b      	ldr	r3, [pc, #428]	@ (8009144 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8008f96:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8008f9a:	0b1b      	lsrs	r3, r3, #12
 8008f9c:	f003 030f 	and.w	r3, r3, #15
 8008fa0:	627b      	str	r3, [r7, #36]	@ 0x24
 8008fa2:	e005      	b.n	8008fb0 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    {
      /* MSIRANGE from RCC_CR applies */
      msirange = (RCC->ICSCR1 & RCC_ICSCR1_MSISRANGE) >> RCC_ICSCR1_MSISRANGE_Pos;
 8008fa4:	4b67      	ldr	r3, [pc, #412]	@ (8009144 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8008fa6:	689b      	ldr	r3, [r3, #8]
 8008fa8:	0f1b      	lsrs	r3, r3, #28
 8008faa:	f003 030f 	and.w	r3, r3, #15
 8008fae:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8008fb0:	4a65      	ldr	r2, [pc, #404]	@ (8009148 <HAL_RCC_GetSysClockFreq+0x1f4>)
 8008fb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008fb4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008fb8:	627b      	str	r3, [r7, #36]	@ 0x24

    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8008fba:	69bb      	ldr	r3, [r7, #24]
 8008fbc:	2b00      	cmp	r3, #0
 8008fbe:	d110      	bne.n	8008fe2 <HAL_RCC_GetSysClockFreq+0x8e>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8008fc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008fc2:	623b      	str	r3, [r7, #32]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8008fc4:	e00d      	b.n	8008fe2 <HAL_RCC_GetSysClockFreq+0x8e>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8008fc6:	4b5f      	ldr	r3, [pc, #380]	@ (8009144 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8008fc8:	69db      	ldr	r3, [r3, #28]
 8008fca:	f003 030c 	and.w	r3, r3, #12
 8008fce:	2b04      	cmp	r3, #4
 8008fd0:	d102      	bne.n	8008fd8 <HAL_RCC_GetSysClockFreq+0x84>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8008fd2:	4b5e      	ldr	r3, [pc, #376]	@ (800914c <HAL_RCC_GetSysClockFreq+0x1f8>)
 8008fd4:	623b      	str	r3, [r7, #32]
 8008fd6:	e004      	b.n	8008fe2 <HAL_RCC_GetSysClockFreq+0x8e>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8008fd8:	69bb      	ldr	r3, [r7, #24]
 8008fda:	2b08      	cmp	r3, #8
 8008fdc:	d101      	bne.n	8008fe2 <HAL_RCC_GetSysClockFreq+0x8e>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8008fde:	4b5b      	ldr	r3, [pc, #364]	@ (800914c <HAL_RCC_GetSysClockFreq+0x1f8>)
 8008fe0:	623b      	str	r3, [r7, #32]
  else
  {
    /* Nothing to do */
  }

  if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8008fe2:	69bb      	ldr	r3, [r7, #24]
 8008fe4:	2b0c      	cmp	r3, #12
 8008fe6:	f040 80a5 	bne.w	8009134 <HAL_RCC_GetSysClockFreq+0x1e0>
  {
    /* PLL used as system clock  source
       PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
       SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8008fea:	4b56      	ldr	r3, [pc, #344]	@ (8009144 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8008fec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008fee:	f003 0303 	and.w	r3, r3, #3
 8008ff2:	613b      	str	r3, [r7, #16]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos) + 1U;
 8008ff4:	4b53      	ldr	r3, [pc, #332]	@ (8009144 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8008ff6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008ff8:	0a1b      	lsrs	r3, r3, #8
 8008ffa:	f003 030f 	and.w	r3, r3, #15
 8008ffe:	3301      	adds	r3, #1
 8009000:	60fb      	str	r3, [r7, #12]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8009002:	4b50      	ldr	r3, [pc, #320]	@ (8009144 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8009004:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009006:	091b      	lsrs	r3, r3, #4
 8009008:	f003 0301 	and.w	r3, r3, #1
 800900c:	60bb      	str	r3, [r7, #8]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 800900e:	4b4d      	ldr	r3, [pc, #308]	@ (8009144 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8009010:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009012:	08db      	lsrs	r3, r3, #3
 8009014:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8009018:	68ba      	ldr	r2, [r7, #8]
 800901a:	fb02 f303 	mul.w	r3, r2, r3
 800901e:	ee07 3a90 	vmov	s15, r3
 8009022:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009026:	edc7 7a01 	vstr	s15, [r7, #4]
                                              RCC_PLL1FRACR_PLL1FRACN_Pos));

    switch (pllsource)
 800902a:	693b      	ldr	r3, [r7, #16]
 800902c:	2b02      	cmp	r3, #2
 800902e:	d003      	beq.n	8009038 <HAL_RCC_GetSysClockFreq+0xe4>
 8009030:	693b      	ldr	r3, [r7, #16]
 8009032:	2b03      	cmp	r3, #3
 8009034:	d022      	beq.n	800907c <HAL_RCC_GetSysClockFreq+0x128>
 8009036:	e043      	b.n	80090c0 <HAL_RCC_GetSysClockFreq+0x16c>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8009038:	68fb      	ldr	r3, [r7, #12]
 800903a:	ee07 3a90 	vmov	s15, r3
 800903e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009042:	eddf 6a43 	vldr	s13, [pc, #268]	@ 8009150 <HAL_RCC_GetSysClockFreq+0x1fc>
 8009046:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800904a:	4b3e      	ldr	r3, [pc, #248]	@ (8009144 <HAL_RCC_GetSysClockFreq+0x1f0>)
 800904c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800904e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009052:	ee07 3a90 	vmov	s15, r3
 8009056:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 800905a:	ed97 6a01 	vldr	s12, [r7, #4]
 800905e:	eddf 5a3d 	vldr	s11, [pc, #244]	@ 8009154 <HAL_RCC_GetSysClockFreq+0x200>
 8009062:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8009066:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 800906a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800906e:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8009072:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009076:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800907a:	e046      	b.n	800910a <HAL_RCC_GetSysClockFreq+0x1b6>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800907c:	68fb      	ldr	r3, [r7, #12]
 800907e:	ee07 3a90 	vmov	s15, r3
 8009082:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009086:	eddf 6a32 	vldr	s13, [pc, #200]	@ 8009150 <HAL_RCC_GetSysClockFreq+0x1fc>
 800908a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800908e:	4b2d      	ldr	r3, [pc, #180]	@ (8009144 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8009090:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009092:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009096:	ee07 3a90 	vmov	s15, r3
 800909a:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 800909e:	ed97 6a01 	vldr	s12, [r7, #4]
 80090a2:	eddf 5a2c 	vldr	s11, [pc, #176]	@ 8009154 <HAL_RCC_GetSysClockFreq+0x200>
 80090a6:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80090aa:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 80090ae:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80090b2:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80090b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80090ba:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80090be:	e024      	b.n	800910a <HAL_RCC_GetSysClockFreq+0x1b6>

      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80090c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80090c2:	ee07 3a90 	vmov	s15, r3
 80090c6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80090ca:	68fb      	ldr	r3, [r7, #12]
 80090cc:	ee07 3a90 	vmov	s15, r3
 80090d0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80090d4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80090d8:	4b1a      	ldr	r3, [pc, #104]	@ (8009144 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80090da:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80090dc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80090e0:	ee07 3a90 	vmov	s15, r3
 80090e4:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 80090e8:	ed97 6a01 	vldr	s12, [r7, #4]
 80090ec:	eddf 5a19 	vldr	s11, [pc, #100]	@ 8009154 <HAL_RCC_GetSysClockFreq+0x200>
 80090f0:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80090f4:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 80090f8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80090fc:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8009100:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009104:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009108:	bf00      	nop
    }

    pllr = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1R) >> RCC_PLL1DIVR_PLL1R_Pos) + 1U);
 800910a:	4b0e      	ldr	r3, [pc, #56]	@ (8009144 <HAL_RCC_GetSysClockFreq+0x1f0>)
 800910c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800910e:	0e1b      	lsrs	r3, r3, #24
 8009110:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009114:	3301      	adds	r3, #1
 8009116:	603b      	str	r3, [r7, #0]
    sysclockfreq = (uint32_t)(float_t)((float_t)pllvco / (float_t)pllr);
 8009118:	683b      	ldr	r3, [r7, #0]
 800911a:	ee07 3a90 	vmov	s15, r3
 800911e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8009122:	edd7 6a07 	vldr	s13, [r7, #28]
 8009126:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800912a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800912e:	ee17 3a90 	vmov	r3, s15
 8009132:	623b      	str	r3, [r7, #32]
  }

  return sysclockfreq;
 8009134:	6a3b      	ldr	r3, [r7, #32]
}
 8009136:	4618      	mov	r0, r3
 8009138:	372c      	adds	r7, #44	@ 0x2c
 800913a:	46bd      	mov	sp, r7
 800913c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009140:	4770      	bx	lr
 8009142:	bf00      	nop
 8009144:	46020c00 	.word	0x46020c00
 8009148:	0800ce0c 	.word	0x0800ce0c
 800914c:	00f42400 	.word	0x00f42400
 8009150:	4b742400 	.word	0x4b742400
 8009154:	46000000 	.word	0x46000000

08009158 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8009158:	b580      	push	{r7, lr}
 800915a:	af00      	add	r7, sp, #0
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 800915c:	f7ff fefa 	bl	8008f54 <HAL_RCC_GetSysClockFreq>
 8009160:	4602      	mov	r2, r0
 8009162:	4b07      	ldr	r3, [pc, #28]	@ (8009180 <HAL_RCC_GetHCLKFreq+0x28>)
 8009164:	6a1b      	ldr	r3, [r3, #32]
 8009166:	f003 030f 	and.w	r3, r3, #15
 800916a:	4906      	ldr	r1, [pc, #24]	@ (8009184 <HAL_RCC_GetHCLKFreq+0x2c>)
 800916c:	5ccb      	ldrb	r3, [r1, r3]
 800916e:	fa22 f303 	lsr.w	r3, r2, r3
 8009172:	4a05      	ldr	r2, [pc, #20]	@ (8009188 <HAL_RCC_GetHCLKFreq+0x30>)
 8009174:	6013      	str	r3, [r2, #0]
  return SystemCoreClock;
 8009176:	4b04      	ldr	r3, [pc, #16]	@ (8009188 <HAL_RCC_GetHCLKFreq+0x30>)
 8009178:	681b      	ldr	r3, [r3, #0]
}
 800917a:	4618      	mov	r0, r3
 800917c:	bd80      	pop	{r7, pc}
 800917e:	bf00      	nop
 8009180:	46020c00 	.word	0x46020c00
 8009184:	0800cdfc 	.word	0x0800cdfc
 8009188:	20000100 	.word	0x20000100

0800918c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_15
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800918c:	b580      	push	{r7, lr}
 800918e:	b086      	sub	sp, #24
 8009190:	af00      	add	r7, sp, #0
 8009192:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency;  /* default value 0WS */

  if (__HAL_RCC_PWR_IS_CLK_ENABLED())
 8009194:	4b3e      	ldr	r3, [pc, #248]	@ (8009290 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8009196:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800919a:	f003 0304 	and.w	r3, r3, #4
 800919e:	2b00      	cmp	r3, #0
 80091a0:	d003      	beq.n	80091aa <RCC_SetFlashLatencyFromMSIRange+0x1e>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80091a2:	f7fe fdcd 	bl	8007d40 <HAL_PWREx_GetVoltageRange>
 80091a6:	6178      	str	r0, [r7, #20]
 80091a8:	e019      	b.n	80091de <RCC_SetFlashLatencyFromMSIRange+0x52>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80091aa:	4b39      	ldr	r3, [pc, #228]	@ (8009290 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 80091ac:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80091b0:	4a37      	ldr	r2, [pc, #220]	@ (8009290 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 80091b2:	f043 0304 	orr.w	r3, r3, #4
 80091b6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 80091ba:	4b35      	ldr	r3, [pc, #212]	@ (8009290 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 80091bc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80091c0:	f003 0304 	and.w	r3, r3, #4
 80091c4:	60fb      	str	r3, [r7, #12]
 80091c6:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80091c8:	f7fe fdba 	bl	8007d40 <HAL_PWREx_GetVoltageRange>
 80091cc:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80091ce:	4b30      	ldr	r3, [pc, #192]	@ (8009290 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 80091d0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80091d4:	4a2e      	ldr	r2, [pc, #184]	@ (8009290 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 80091d6:	f023 0304 	bic.w	r3, r3, #4
 80091da:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
  }

  if ((vos == PWR_REGULATOR_VOLTAGE_SCALE1) || (vos == PWR_REGULATOR_VOLTAGE_SCALE2))
 80091de:	697b      	ldr	r3, [r7, #20]
 80091e0:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80091e4:	d003      	beq.n	80091ee <RCC_SetFlashLatencyFromMSIRange+0x62>
 80091e6:	697b      	ldr	r3, [r7, #20]
 80091e8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80091ec:	d109      	bne.n	8009202 <RCC_SetFlashLatencyFromMSIRange+0x76>
  {

    if (msirange < RCC_MSIRANGE_1)
 80091ee:	687b      	ldr	r3, [r7, #4]
 80091f0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80091f4:	d202      	bcs.n	80091fc <RCC_SetFlashLatencyFromMSIRange+0x70>
    {
      /* MSI = 48Mhz */
      latency = FLASH_LATENCY_1; /* 1WS */
 80091f6:	2301      	movs	r3, #1
 80091f8:	613b      	str	r3, [r7, #16]
    if (msirange < RCC_MSIRANGE_1)
 80091fa:	e033      	b.n	8009264 <RCC_SetFlashLatencyFromMSIRange+0xd8>
    }
    else
    {
      /*  MSI < 48Mhz */
      latency = FLASH_LATENCY_0; /* 0WS */
 80091fc:	2300      	movs	r3, #0
 80091fe:	613b      	str	r3, [r7, #16]
    if (msirange < RCC_MSIRANGE_1)
 8009200:	e030      	b.n	8009264 <RCC_SetFlashLatencyFromMSIRange+0xd8>
    }
  }
  else
  {
    if (msirange < RCC_MSIRANGE_1)
 8009202:	687b      	ldr	r3, [r7, #4]
 8009204:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009208:	d208      	bcs.n	800921c <RCC_SetFlashLatencyFromMSIRange+0x90>
    {
      /* MSI = 48Mhz */
      if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
 800920a:	697b      	ldr	r3, [r7, #20]
 800920c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009210:	d102      	bne.n	8009218 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        latency = FLASH_LATENCY_3; /* 3WS */
 8009212:	2303      	movs	r3, #3
 8009214:	613b      	str	r3, [r7, #16]
 8009216:	e025      	b.n	8009264 <RCC_SetFlashLatencyFromMSIRange+0xd8>
      }
      else
      {
        return HAL_ERROR;
 8009218:	2301      	movs	r3, #1
 800921a:	e035      	b.n	8009288 <RCC_SetFlashLatencyFromMSIRange+0xfc>
      }
    }
    else
    {
      if (msirange > RCC_MSIRANGE_2)
 800921c:	687b      	ldr	r3, [r7, #4]
 800921e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009222:	d90f      	bls.n	8009244 <RCC_SetFlashLatencyFromMSIRange+0xb8>
      {
        if (vos == PWR_REGULATOR_VOLTAGE_SCALE4)
 8009224:	697b      	ldr	r3, [r7, #20]
 8009226:	2b00      	cmp	r3, #0
 8009228:	d109      	bne.n	800923e <RCC_SetFlashLatencyFromMSIRange+0xb2>
        {
          if (msirange > RCC_MSIRANGE_3)
 800922a:	687b      	ldr	r3, [r7, #4]
 800922c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8009230:	d902      	bls.n	8009238 <RCC_SetFlashLatencyFromMSIRange+0xac>
          {
            latency = FLASH_LATENCY_0; /* 1WS */
 8009232:	2300      	movs	r3, #0
 8009234:	613b      	str	r3, [r7, #16]
 8009236:	e015      	b.n	8009264 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
          else
          {
            latency = FLASH_LATENCY_1; /* 0WS */
 8009238:	2301      	movs	r3, #1
 800923a:	613b      	str	r3, [r7, #16]
 800923c:	e012      	b.n	8009264 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
        }
        else
        {
          latency = FLASH_LATENCY_0; /* 0WS */
 800923e:	2300      	movs	r3, #0
 8009240:	613b      	str	r3, [r7, #16]
 8009242:	e00f      	b.n	8009264 <RCC_SetFlashLatencyFromMSIRange+0xd8>
        }
      }
      else
      {
        if (msirange == RCC_MSIRANGE_1)
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800924a:	d109      	bne.n	8009260 <RCC_SetFlashLatencyFromMSIRange+0xd4>
        {
          if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
 800924c:	697b      	ldr	r3, [r7, #20]
 800924e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009252:	d102      	bne.n	800925a <RCC_SetFlashLatencyFromMSIRange+0xce>
          {
            latency = FLASH_LATENCY_1; /* 1WS */
 8009254:	2301      	movs	r3, #1
 8009256:	613b      	str	r3, [r7, #16]
 8009258:	e004      	b.n	8009264 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
          else
          {
            latency = FLASH_LATENCY_2; /* 2WS */
 800925a:	2302      	movs	r3, #2
 800925c:	613b      	str	r3, [r7, #16]
 800925e:	e001      	b.n	8009264 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
        }
        else
        {
          latency = FLASH_LATENCY_1; /* 1WS */
 8009260:	2301      	movs	r3, #1
 8009262:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8009264:	4b0b      	ldr	r3, [pc, #44]	@ (8009294 <RCC_SetFlashLatencyFromMSIRange+0x108>)
 8009266:	681b      	ldr	r3, [r3, #0]
 8009268:	f023 020f 	bic.w	r2, r3, #15
 800926c:	4909      	ldr	r1, [pc, #36]	@ (8009294 <RCC_SetFlashLatencyFromMSIRange+0x108>)
 800926e:	693b      	ldr	r3, [r7, #16]
 8009270:	4313      	orrs	r3, r2
 8009272:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
  memory by reading the FLASH_ACR register */
  if ((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
 8009274:	4b07      	ldr	r3, [pc, #28]	@ (8009294 <RCC_SetFlashLatencyFromMSIRange+0x108>)
 8009276:	681b      	ldr	r3, [r3, #0]
 8009278:	f003 030f 	and.w	r3, r3, #15
 800927c:	693a      	ldr	r2, [r7, #16]
 800927e:	429a      	cmp	r2, r3
 8009280:	d001      	beq.n	8009286 <RCC_SetFlashLatencyFromMSIRange+0xfa>
  {
    return HAL_ERROR;
 8009282:	2301      	movs	r3, #1
 8009284:	e000      	b.n	8009288 <RCC_SetFlashLatencyFromMSIRange+0xfc>
  }

  return HAL_OK;
 8009286:	2300      	movs	r3, #0
}
 8009288:	4618      	mov	r0, r3
 800928a:	3718      	adds	r7, #24
 800928c:	46bd      	mov	sp, r7
 800928e:	bd80      	pop	{r7, pc}
 8009290:	46020c00 	.word	0x46020c00
 8009294:	40022000 	.word	0x40022000

08009298 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  *
  *         (*) value not defined in all devices.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *pPeriphClkInit)
{
 8009298:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800929c:	b0c4      	sub	sp, #272	@ 0x110
 800929e:	af00      	add	r7, sp, #0
 80092a0:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80092a4:	2300      	movs	r3, #0
 80092a6:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80092aa:	2300      	movs	r3, #0
 80092ac:	f887 310a 	strb.w	r3, [r7, #266]	@ 0x10a

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(pPeriphClkInit->PeriphClockSelection));

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80092b0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80092b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80092b8:	f002 0401 	and.w	r4, r2, #1
 80092bc:	2500      	movs	r5, #0
 80092be:	ea54 0305 	orrs.w	r3, r4, r5
 80092c2:	d00b      	beq.n	80092dc <HAL_RCCEx_PeriphCLKConfig+0x44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(pPeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(pPeriphClkInit->Usart1ClockSelection);
 80092c4:	4bd5      	ldr	r3, [pc, #852]	@ (800961c <HAL_RCCEx_PeriphCLKConfig+0x384>)
 80092c6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80092ca:	f023 0103 	bic.w	r1, r3, #3
 80092ce:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80092d2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80092d4:	4ad1      	ldr	r2, [pc, #836]	@ (800961c <HAL_RCCEx_PeriphCLKConfig+0x384>)
 80092d6:	430b      	orrs	r3, r1
 80092d8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

#if defined(USART2)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80092dc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80092e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80092e4:	f002 0802 	and.w	r8, r2, #2
 80092e8:	f04f 0900 	mov.w	r9, #0
 80092ec:	ea58 0309 	orrs.w	r3, r8, r9
 80092f0:	d00b      	beq.n	800930a <HAL_RCCEx_PeriphCLKConfig+0x72>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(pPeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(pPeriphClkInit->Usart2ClockSelection);
 80092f2:	4bca      	ldr	r3, [pc, #808]	@ (800961c <HAL_RCCEx_PeriphCLKConfig+0x384>)
 80092f4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80092f8:	f023 010c 	bic.w	r1, r3, #12
 80092fc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009300:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009302:	4ac6      	ldr	r2, [pc, #792]	@ (800961c <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8009304:	430b      	orrs	r3, r1
 8009306:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }
#endif /* USART2 */

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800930a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800930e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009312:	f002 0a04 	and.w	sl, r2, #4
 8009316:	f04f 0b00 	mov.w	fp, #0
 800931a:	ea5a 030b 	orrs.w	r3, sl, fp
 800931e:	d00b      	beq.n	8009338 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(pPeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(pPeriphClkInit->Usart3ClockSelection);
 8009320:	4bbe      	ldr	r3, [pc, #760]	@ (800961c <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8009322:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8009326:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 800932a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800932e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009330:	4aba      	ldr	r2, [pc, #744]	@ (800961c <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8009332:	430b      	orrs	r3, r1
 8009334:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- UART4 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8009338:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800933c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009340:	f002 0308 	and.w	r3, r2, #8
 8009344:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8009348:	2300      	movs	r3, #0
 800934a:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800934e:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8009352:	460b      	mov	r3, r1
 8009354:	4313      	orrs	r3, r2
 8009356:	d00b      	beq.n	8009370 <HAL_RCCEx_PeriphCLKConfig+0xd8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(pPeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(pPeriphClkInit->Uart4ClockSelection);
 8009358:	4bb0      	ldr	r3, [pc, #704]	@ (800961c <HAL_RCCEx_PeriphCLKConfig+0x384>)
 800935a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800935e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8009362:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009366:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009368:	4aac      	ldr	r2, [pc, #688]	@ (800961c <HAL_RCCEx_PeriphCLKConfig+0x384>)
 800936a:	430b      	orrs	r3, r1
 800936c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- UART5 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8009370:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009374:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009378:	f002 0310 	and.w	r3, r2, #16
 800937c:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8009380:	2300      	movs	r3, #0
 8009382:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8009386:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 800938a:	460b      	mov	r3, r1
 800938c:	4313      	orrs	r3, r2
 800938e:	d00b      	beq.n	80093a8 <HAL_RCCEx_PeriphCLKConfig+0x110>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(pPeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(pPeriphClkInit->Uart5ClockSelection);
 8009390:	4ba2      	ldr	r3, [pc, #648]	@ (800961c <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8009392:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8009396:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800939a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800939e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80093a0:	4a9e      	ldr	r2, [pc, #632]	@ (800961c <HAL_RCCEx_PeriphCLKConfig+0x384>)
 80093a2:	430b      	orrs	r3, r1
 80093a4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }
#if defined(USART6)
  /*-------------------------- USART6 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 80093a8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80093ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80093b0:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 80093b4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80093b8:	2300      	movs	r3, #0
 80093ba:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80093be:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 80093c2:	460b      	mov	r3, r1
 80093c4:	4313      	orrs	r3, r2
 80093c6:	d00b      	beq.n	80093e0 <HAL_RCCEx_PeriphCLKConfig+0x148>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(pPeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(pPeriphClkInit->Usart6ClockSelection);
 80093c8:	4b94      	ldr	r3, [pc, #592]	@ (800961c <HAL_RCCEx_PeriphCLKConfig+0x384>)
 80093ca:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80093ce:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 80093d2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80093d6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80093d8:	4a90      	ldr	r2, [pc, #576]	@ (800961c <HAL_RCCEx_PeriphCLKConfig+0x384>)
 80093da:	430b      	orrs	r3, r1
 80093dc:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
  }
#endif /* USART6 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80093e0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80093e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80093e8:	f002 0320 	and.w	r3, r2, #32
 80093ec:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80093f0:	2300      	movs	r3, #0
 80093f2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80093f6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80093fa:	460b      	mov	r3, r1
 80093fc:	4313      	orrs	r3, r2
 80093fe:	d00b      	beq.n	8009418 <HAL_RCCEx_PeriphCLKConfig+0x180>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(pPeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(pPeriphClkInit->Lpuart1ClockSelection);
 8009400:	4b86      	ldr	r3, [pc, #536]	@ (800961c <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8009402:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8009406:	f023 0107 	bic.w	r1, r3, #7
 800940a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800940e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8009410:	4a82      	ldr	r2, [pc, #520]	@ (800961c <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8009412:	430b      	orrs	r3, r1
 8009414:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8009418:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800941c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009420:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8009424:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8009428:	2300      	movs	r3, #0
 800942a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800942e:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8009432:	460b      	mov	r3, r1
 8009434:	4313      	orrs	r3, r2
 8009436:	d00b      	beq.n	8009450 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(pPeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(pPeriphClkInit->I2c1ClockSelection);
 8009438:	4b78      	ldr	r3, [pc, #480]	@ (800961c <HAL_RCCEx_PeriphCLKConfig+0x384>)
 800943a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800943e:	f423 6140 	bic.w	r1, r3, #3072	@ 0xc00
 8009442:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009446:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009448:	4a74      	ldr	r2, [pc, #464]	@ (800961c <HAL_RCCEx_PeriphCLKConfig+0x384>)
 800944a:	430b      	orrs	r3, r1
 800944c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8009450:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009454:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009458:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 800945c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8009460:	2300      	movs	r3, #0
 8009462:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8009466:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 800946a:	460b      	mov	r3, r1
 800946c:	4313      	orrs	r3, r2
 800946e:	d00b      	beq.n	8009488 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(pPeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(pPeriphClkInit->I2c2ClockSelection);
 8009470:	4b6a      	ldr	r3, [pc, #424]	@ (800961c <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8009472:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8009476:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800947a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800947e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009480:	4a66      	ldr	r2, [pc, #408]	@ (800961c <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8009482:	430b      	orrs	r3, r1
 8009484:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8009488:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800948c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009490:	f402 7380 	and.w	r3, r2, #256	@ 0x100
 8009494:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8009498:	2300      	movs	r3, #0
 800949a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800949e:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80094a2:	460b      	mov	r3, r1
 80094a4:	4313      	orrs	r3, r2
 80094a6:	d00b      	beq.n	80094c0 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(pPeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(pPeriphClkInit->I2c3ClockSelection);
 80094a8:	4b5c      	ldr	r3, [pc, #368]	@ (800961c <HAL_RCCEx_PeriphCLKConfig+0x384>)
 80094aa:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80094ae:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80094b2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80094b6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80094b8:	4a58      	ldr	r2, [pc, #352]	@ (800961c <HAL_RCCEx_PeriphCLKConfig+0x384>)
 80094ba:	430b      	orrs	r3, r1
 80094bc:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80094c0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80094c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094c8:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 80094cc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80094d0:	2300      	movs	r3, #0
 80094d2:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80094d6:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 80094da:	460b      	mov	r3, r1
 80094dc:	4313      	orrs	r3, r2
 80094de:	d00b      	beq.n	80094f8 <HAL_RCCEx_PeriphCLKConfig+0x260>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(pPeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(pPeriphClkInit->I2c4ClockSelection);
 80094e0:	4b4e      	ldr	r3, [pc, #312]	@ (800961c <HAL_RCCEx_PeriphCLKConfig+0x384>)
 80094e2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80094e6:	f423 4140 	bic.w	r1, r3, #49152	@ 0xc000
 80094ea:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80094ee:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80094f0:	4a4a      	ldr	r2, [pc, #296]	@ (800961c <HAL_RCCEx_PeriphCLKConfig+0x384>)
 80094f2:	430b      	orrs	r3, r1
 80094f4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

#if defined(I2C5)
  /*-------------------------- I2C5 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C5) == RCC_PERIPHCLK_I2C5)
 80094f8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80094fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009500:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8009504:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8009508:	2300      	movs	r3, #0
 800950a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800950e:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8009512:	460b      	mov	r3, r1
 8009514:	4313      	orrs	r3, r2
 8009516:	d00b      	beq.n	8009530 <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C5CLKSOURCE(pPeriphClkInit->I2c5ClockSelection));

    /* Configure the I2C5 clock source */
    __HAL_RCC_I2C5_CONFIG(pPeriphClkInit->I2c5ClockSelection);
 8009518:	4b40      	ldr	r3, [pc, #256]	@ (800961c <HAL_RCCEx_PeriphCLKConfig+0x384>)
 800951a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800951e:	f023 7140 	bic.w	r1, r3, #50331648	@ 0x3000000
 8009522:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009526:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009528:	4a3c      	ldr	r2, [pc, #240]	@ (800961c <HAL_RCCEx_PeriphCLKConfig+0x384>)
 800952a:	430b      	orrs	r3, r1
 800952c:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
  }
#endif /* I2C5 */

#if defined(I2C6)
  /*-------------------------- I2C6 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C6) == RCC_PERIPHCLK_I2C6)
 8009530:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009534:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009538:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 800953c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8009540:	2300      	movs	r3, #0
 8009542:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8009546:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800954a:	460b      	mov	r3, r1
 800954c:	4313      	orrs	r3, r2
 800954e:	d00c      	beq.n	800956a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C6CLKSOURCE(pPeriphClkInit->I2c6ClockSelection));

    /* Configure the I2C6 clock source */
    __HAL_RCC_I2C6_CONFIG(pPeriphClkInit->I2c6ClockSelection);
 8009550:	4b32      	ldr	r3, [pc, #200]	@ (800961c <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8009552:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8009556:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 800955a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800955e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009562:	4a2e      	ldr	r2, [pc, #184]	@ (800961c <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8009564:	430b      	orrs	r3, r1
 8009566:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
  }
#endif /* I2C6 */

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800956a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800956e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009572:	f402 7300 	and.w	r3, r2, #512	@ 0x200
 8009576:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800957a:	2300      	movs	r3, #0
 800957c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8009580:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8009584:	460b      	mov	r3, r1
 8009586:	4313      	orrs	r3, r2
 8009588:	d00c      	beq.n	80095a4 <HAL_RCCEx_PeriphCLKConfig+0x30c>
  {
    assert_param(IS_RCC_LPTIM1CLK(pPeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(pPeriphClkInit->Lptim1ClockSelection);
 800958a:	4b24      	ldr	r3, [pc, #144]	@ (800961c <HAL_RCCEx_PeriphCLKConfig+0x384>)
 800958c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8009590:	f423 6140 	bic.w	r1, r3, #3072	@ 0xc00
 8009594:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009598:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800959c:	4a1f      	ldr	r2, [pc, #124]	@ (800961c <HAL_RCCEx_PeriphCLKConfig+0x384>)
 800959e:	430b      	orrs	r3, r1
 80095a0:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80095a4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80095a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80095ac:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 80095b0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80095b4:	2300      	movs	r3, #0
 80095b6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80095ba:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 80095be:	460b      	mov	r3, r1
 80095c0:	4313      	orrs	r3, r2
 80095c2:	d00c      	beq.n	80095de <HAL_RCCEx_PeriphCLKConfig+0x346>
  {
    assert_param(IS_RCC_LPTIM2CLK(pPeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(pPeriphClkInit->Lptim2ClockSelection);
 80095c4:	4b15      	ldr	r3, [pc, #84]	@ (800961c <HAL_RCCEx_PeriphCLKConfig+0x384>)
 80095c6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80095ca:	f423 2140 	bic.w	r1, r3, #786432	@ 0xc0000
 80095ce:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80095d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80095d6:	4a11      	ldr	r2, [pc, #68]	@ (800961c <HAL_RCCEx_PeriphCLKConfig+0x384>)
 80095d8:	430b      	orrs	r3, r1
 80095da:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- LPTIM34 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM34) == (RCC_PERIPHCLK_LPTIM34))
 80095de:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80095e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80095e6:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 80095ea:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80095ee:	2300      	movs	r3, #0
 80095f0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80095f4:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 80095f8:	460b      	mov	r3, r1
 80095fa:	4313      	orrs	r3, r2
 80095fc:	d010      	beq.n	8009620 <HAL_RCCEx_PeriphCLKConfig+0x388>
  {
    assert_param(IS_RCC_LPTIM34CLK(pPeriphClkInit->Lptim34ClockSelection));
    __HAL_RCC_LPTIM34_CONFIG(pPeriphClkInit->Lptim34ClockSelection);
 80095fe:	4b07      	ldr	r3, [pc, #28]	@ (800961c <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8009600:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8009604:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8009608:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800960c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009610:	4a02      	ldr	r2, [pc, #8]	@ (800961c <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8009612:	430b      	orrs	r3, r1
 8009614:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8009618:	e002      	b.n	8009620 <HAL_RCCEx_PeriphCLKConfig+0x388>
 800961a:	bf00      	nop
 800961c:	46020c00 	.word	0x46020c00
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8009620:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009624:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009628:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 800962c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8009630:	2300      	movs	r3, #0
 8009632:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8009636:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 800963a:	460b      	mov	r3, r1
 800963c:	4313      	orrs	r3, r2
 800963e:	d04c      	beq.n	80096da <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(pPeriphClkInit->Sai1ClockSelection));

    switch (pPeriphClkInit->Sai1ClockSelection)
 8009640:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009644:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8009648:	2b80      	cmp	r3, #128	@ 0x80
 800964a:	d02d      	beq.n	80096a8 <HAL_RCCEx_PeriphCLKConfig+0x410>
 800964c:	2b80      	cmp	r3, #128	@ 0x80
 800964e:	d827      	bhi.n	80096a0 <HAL_RCCEx_PeriphCLKConfig+0x408>
 8009650:	2b60      	cmp	r3, #96	@ 0x60
 8009652:	d02b      	beq.n	80096ac <HAL_RCCEx_PeriphCLKConfig+0x414>
 8009654:	2b60      	cmp	r3, #96	@ 0x60
 8009656:	d823      	bhi.n	80096a0 <HAL_RCCEx_PeriphCLKConfig+0x408>
 8009658:	2b40      	cmp	r3, #64	@ 0x40
 800965a:	d006      	beq.n	800966a <HAL_RCCEx_PeriphCLKConfig+0x3d2>
 800965c:	2b40      	cmp	r3, #64	@ 0x40
 800965e:	d81f      	bhi.n	80096a0 <HAL_RCCEx_PeriphCLKConfig+0x408>
 8009660:	2b00      	cmp	r3, #0
 8009662:	d009      	beq.n	8009678 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
 8009664:	2b20      	cmp	r3, #32
 8009666:	d011      	beq.n	800968c <HAL_RCCEx_PeriphCLKConfig+0x3f4>
 8009668:	e01a      	b.n	80096a0 <HAL_RCCEx_PeriphCLKConfig+0x408>
    {
      case RCC_SAI1CLKSOURCE_PLL1:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800966a:	4bbe      	ldr	r3, [pc, #760]	@ (8009964 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800966c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800966e:	4abd      	ldr	r2, [pc, #756]	@ (8009964 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8009670:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009674:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI1 clock source config set later after clock selection check */
        break;
 8009676:	e01a      	b.n	80096ae <HAL_RCCEx_PeriphCLKConfig+0x416>

      case RCC_SAI1CLKSOURCE_PLL2:  /* PLL2 is used as clock source for SAI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8009678:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800967c:	3308      	adds	r3, #8
 800967e:	4618      	mov	r0, r3
 8009680:	f000 fcc6 	bl	800a010 <RCCEx_PLL2_Config>
 8009684:	4603      	mov	r3, r0
 8009686:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        /* SAI1 clock source config set later after clock selection check */
        break;
 800968a:	e010      	b.n	80096ae <HAL_RCCEx_PeriphCLKConfig+0x416>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        /* PLL3 P input clock, parameters M, N & P configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800968c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009690:	332c      	adds	r3, #44	@ 0x2c
 8009692:	4618      	mov	r0, r3
 8009694:	f000 fd54 	bl	800a140 <RCCEx_PLL3_Config>
 8009698:	4603      	mov	r3, r0
 800969a:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        /* SAI1 clock source config set later after clock selection check */
        break;
 800969e:	e006      	b.n	80096ae <HAL_RCCEx_PeriphCLKConfig+0x416>
      case RCC_SAI1CLKSOURCE_HSI:      /* HSI is used as source of SAI1 clock*/
        /* SAI1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80096a0:	2301      	movs	r3, #1
 80096a2:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        break;
 80096a6:	e002      	b.n	80096ae <HAL_RCCEx_PeriphCLKConfig+0x416>
        break;
 80096a8:	bf00      	nop
 80096aa:	e000      	b.n	80096ae <HAL_RCCEx_PeriphCLKConfig+0x416>
        break;
 80096ac:	bf00      	nop
    }

    if (ret == HAL_OK)
 80096ae:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 80096b2:	2b00      	cmp	r3, #0
 80096b4:	d10d      	bne.n	80096d2 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(pPeriphClkInit->Sai1ClockSelection);
 80096b6:	4bab      	ldr	r3, [pc, #684]	@ (8009964 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80096b8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80096bc:	f023 01e0 	bic.w	r1, r3, #224	@ 0xe0
 80096c0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80096c4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80096c8:	4aa6      	ldr	r2, [pc, #664]	@ (8009964 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80096ca:	430b      	orrs	r3, r1
 80096cc:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 80096d0:	e003      	b.n	80096da <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80096d2:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 80096d6:	f887 310a 	strb.w	r3, [r7, #266]	@ 0x10a
    }
  }

#if defined(SAI2)
  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if ((((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80096da:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80096de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80096e2:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 80096e6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80096ea:	2300      	movs	r3, #0
 80096ec:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80096f0:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 80096f4:	460b      	mov	r3, r1
 80096f6:	4313      	orrs	r3, r2
 80096f8:	d053      	beq.n	80097a2 <HAL_RCCEx_PeriphCLKConfig+0x50a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(pPeriphClkInit->Sai2ClockSelection));

    switch (pPeriphClkInit->Sai2ClockSelection)
 80096fa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80096fe:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8009702:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009706:	d033      	beq.n	8009770 <HAL_RCCEx_PeriphCLKConfig+0x4d8>
 8009708:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800970c:	d82c      	bhi.n	8009768 <HAL_RCCEx_PeriphCLKConfig+0x4d0>
 800970e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009712:	d02f      	beq.n	8009774 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
 8009714:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009718:	d826      	bhi.n	8009768 <HAL_RCCEx_PeriphCLKConfig+0x4d0>
 800971a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800971e:	d008      	beq.n	8009732 <HAL_RCCEx_PeriphCLKConfig+0x49a>
 8009720:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009724:	d820      	bhi.n	8009768 <HAL_RCCEx_PeriphCLKConfig+0x4d0>
 8009726:	2b00      	cmp	r3, #0
 8009728:	d00a      	beq.n	8009740 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 800972a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800972e:	d011      	beq.n	8009754 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8009730:	e01a      	b.n	8009768 <HAL_RCCEx_PeriphCLKConfig+0x4d0>
    {
      case RCC_SAI2CLKSOURCE_PLL1:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8009732:	4b8c      	ldr	r3, [pc, #560]	@ (8009964 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8009734:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009736:	4a8b      	ldr	r2, [pc, #556]	@ (8009964 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8009738:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800973c:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI2 clock source config set later after clock selection check */
        break;
 800973e:	e01a      	b.n	8009776 <HAL_RCCEx_PeriphCLKConfig+0x4de>

      case RCC_SAI2CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8009740:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009744:	3308      	adds	r3, #8
 8009746:	4618      	mov	r0, r3
 8009748:	f000 fc62 	bl	800a010 <RCCEx_PLL2_Config>
 800974c:	4603      	mov	r3, r0
 800974e:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        /* SAI2 clock source config set later after clock selection check */
        break;
 8009752:	e010      	b.n	8009776 <HAL_RCCEx_PeriphCLKConfig+0x4de>

      case RCC_SAI2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8009754:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009758:	332c      	adds	r3, #44	@ 0x2c
 800975a:	4618      	mov	r0, r3
 800975c:	f000 fcf0 	bl	800a140 <RCCEx_PLL3_Config>
 8009760:	4603      	mov	r3, r0
 8009762:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        /* SAI2 clock source config set later after clock selection check */
        break;
 8009766:	e006      	b.n	8009776 <HAL_RCCEx_PeriphCLKConfig+0x4de>
      case RCC_SAI2CLKSOURCE_HSI:      /* HSI is used as source of SAI2 clock*/
        /* SAI2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009768:	2301      	movs	r3, #1
 800976a:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        break;
 800976e:	e002      	b.n	8009776 <HAL_RCCEx_PeriphCLKConfig+0x4de>
        break;
 8009770:	bf00      	nop
 8009772:	e000      	b.n	8009776 <HAL_RCCEx_PeriphCLKConfig+0x4de>
        break;
 8009774:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009776:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 800977a:	2b00      	cmp	r3, #0
 800977c:	d10d      	bne.n	800979a <HAL_RCCEx_PeriphCLKConfig+0x502>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(pPeriphClkInit->Sai2ClockSelection);
 800977e:	4b79      	ldr	r3, [pc, #484]	@ (8009964 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8009780:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8009784:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 8009788:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800978c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8009790:	4a74      	ldr	r2, [pc, #464]	@ (8009964 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8009792:	430b      	orrs	r3, r1
 8009794:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8009798:	e003      	b.n	80097a2 <HAL_RCCEx_PeriphCLKConfig+0x50a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800979a:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 800979e:	f887 310a 	strb.w	r3, [r7, #266]	@ 0x10a
    }
  }
#endif /* SAI2 */

  /*-------------------------- ADCDAC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 80097a2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80097a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80097aa:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 80097ae:	67bb      	str	r3, [r7, #120]	@ 0x78
 80097b0:	2300      	movs	r3, #0
 80097b2:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80097b4:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 80097b8:	460b      	mov	r3, r1
 80097ba:	4313      	orrs	r3, r2
 80097bc:	d046      	beq.n	800984c <HAL_RCCEx_PeriphCLKConfig+0x5b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCDACCLKSOURCE(pPeriphClkInit->AdcDacClockSelection));

    switch (pPeriphClkInit->AdcDacClockSelection)
 80097be:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80097c2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80097c6:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 80097ca:	d028      	beq.n	800981e <HAL_RCCEx_PeriphCLKConfig+0x586>
 80097cc:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 80097d0:	d821      	bhi.n	8009816 <HAL_RCCEx_PeriphCLKConfig+0x57e>
 80097d2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80097d6:	d022      	beq.n	800981e <HAL_RCCEx_PeriphCLKConfig+0x586>
 80097d8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80097dc:	d81b      	bhi.n	8009816 <HAL_RCCEx_PeriphCLKConfig+0x57e>
 80097de:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80097e2:	d01c      	beq.n	800981e <HAL_RCCEx_PeriphCLKConfig+0x586>
 80097e4:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80097e8:	d815      	bhi.n	8009816 <HAL_RCCEx_PeriphCLKConfig+0x57e>
 80097ea:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80097ee:	d008      	beq.n	8009802 <HAL_RCCEx_PeriphCLKConfig+0x56a>
 80097f0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80097f4:	d80f      	bhi.n	8009816 <HAL_RCCEx_PeriphCLKConfig+0x57e>
 80097f6:	2b00      	cmp	r3, #0
 80097f8:	d011      	beq.n	800981e <HAL_RCCEx_PeriphCLKConfig+0x586>
 80097fa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80097fe:	d00e      	beq.n	800981e <HAL_RCCEx_PeriphCLKConfig+0x586>
 8009800:	e009      	b.n	8009816 <HAL_RCCEx_PeriphCLKConfig+0x57e>
    {
      case RCC_ADCDACCLKSOURCE_PLL2:
        /* PLL2 input clock, parameters M, N,P, & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8009802:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009806:	3308      	adds	r3, #8
 8009808:	4618      	mov	r0, r3
 800980a:	f000 fc01 	bl	800a010 <RCCEx_PLL2_Config>
 800980e:	4603      	mov	r3, r0
 8009810:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        break;
 8009814:	e004      	b.n	8009820 <HAL_RCCEx_PeriphCLKConfig+0x588>
      case RCC_ADCDACCLKSOURCE_HSE:
      case RCC_ADCDACCLKSOURCE_HSI:
      case RCC_ADCDACCLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 8009816:	2301      	movs	r3, #1
 8009818:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        break;
 800981c:	e000      	b.n	8009820 <HAL_RCCEx_PeriphCLKConfig+0x588>
        break;
 800981e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009820:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 8009824:	2b00      	cmp	r3, #0
 8009826:	d10d      	bne.n	8009844 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
    {
      /* Configure the ADC1 interface clock source */
      __HAL_RCC_ADCDAC_CONFIG(pPeriphClkInit->AdcDacClockSelection);
 8009828:	4b4e      	ldr	r3, [pc, #312]	@ (8009964 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800982a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800982e:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8009832:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009836:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800983a:	4a4a      	ldr	r2, [pc, #296]	@ (8009964 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800983c:	430b      	orrs	r3, r1
 800983e:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8009842:	e003      	b.n	800984c <HAL_RCCEx_PeriphCLKConfig+0x5b4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009844:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 8009848:	f887 310a 	strb.w	r3, [r7, #266]	@ 0x10a
    }
  }

  /*-------------------------- MDF1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_MDF1) == RCC_PERIPHCLK_MDF1)
 800984c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009850:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009854:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8009858:	673b      	str	r3, [r7, #112]	@ 0x70
 800985a:	2300      	movs	r3, #0
 800985c:	677b      	str	r3, [r7, #116]	@ 0x74
 800985e:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8009862:	460b      	mov	r3, r1
 8009864:	4313      	orrs	r3, r2
 8009866:	d03f      	beq.n	80098e8 <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_MDF1CLKSOURCE(pPeriphClkInit->Mdf1ClockSelection));

    switch (pPeriphClkInit->Mdf1ClockSelection)
 8009868:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800986c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009870:	2b04      	cmp	r3, #4
 8009872:	d81e      	bhi.n	80098b2 <HAL_RCCEx_PeriphCLKConfig+0x61a>
 8009874:	a201      	add	r2, pc, #4	@ (adr r2, 800987c <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8009876:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800987a:	bf00      	nop
 800987c:	080098bb 	.word	0x080098bb
 8009880:	08009891 	.word	0x08009891
 8009884:	0800989f 	.word	0x0800989f
 8009888:	080098bb 	.word	0x080098bb
 800988c:	080098bb 	.word	0x080098bb
    {
      case RCC_MDF1CLKSOURCE_PLL1:
        /* Enable PLL1 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8009890:	4b34      	ldr	r3, [pc, #208]	@ (8009964 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8009892:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009894:	4a33      	ldr	r2, [pc, #204]	@ (8009964 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8009896:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800989a:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 800989c:	e00e      	b.n	80098bc <HAL_RCCEx_PeriphCLKConfig+0x624>
      case RCC_MDF1CLKSOURCE_PLL3:
        /* PLL3 Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800989e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80098a2:	332c      	adds	r3, #44	@ 0x2c
 80098a4:	4618      	mov	r0, r3
 80098a6:	f000 fc4b 	bl	800a140 <RCCEx_PLL3_Config>
 80098aa:	4603      	mov	r3, r0
 80098ac:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        break;
 80098b0:	e004      	b.n	80098bc <HAL_RCCEx_PeriphCLKConfig+0x624>
      case RCC_MDF1CLKSOURCE_PIN:
        break;
      case RCC_MDF1CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 80098b2:	2301      	movs	r3, #1
 80098b4:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        break;
 80098b8:	e000      	b.n	80098bc <HAL_RCCEx_PeriphCLKConfig+0x624>
        break;
 80098ba:	bf00      	nop
    }
    if (ret == HAL_OK)
 80098bc:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 80098c0:	2b00      	cmp	r3, #0
 80098c2:	d10d      	bne.n	80098e0 <HAL_RCCEx_PeriphCLKConfig+0x648>
    {
      /* Configure the MDF1 interface clock source */
      __HAL_RCC_MDF1_CONFIG(pPeriphClkInit->Mdf1ClockSelection);
 80098c4:	4b27      	ldr	r3, [pc, #156]	@ (8009964 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80098c6:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80098ca:	f023 0107 	bic.w	r1, r3, #7
 80098ce:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80098d2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80098d6:	4a23      	ldr	r2, [pc, #140]	@ (8009964 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80098d8:	430b      	orrs	r3, r1
 80098da:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 80098de:	e003      	b.n	80098e8 <HAL_RCCEx_PeriphCLKConfig+0x650>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80098e0:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 80098e4:	f887 310a 	strb.w	r3, [r7, #266]	@ 0x10a
    }
  }

  /*-------------------------- ADF1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADF1) == RCC_PERIPHCLK_ADF1)
 80098e8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80098ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098f0:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 80098f4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80098f6:	2300      	movs	r3, #0
 80098f8:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80098fa:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 80098fe:	460b      	mov	r3, r1
 8009900:	4313      	orrs	r3, r2
 8009902:	d04c      	beq.n	800999e <HAL_RCCEx_PeriphCLKConfig+0x706>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADF1CLKSOURCE(pPeriphClkInit->Adf1ClockSelection));
    switch (pPeriphClkInit->Adf1ClockSelection)
 8009904:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009908:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800990c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8009910:	d02a      	beq.n	8009968 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
 8009912:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8009916:	d821      	bhi.n	800995c <HAL_RCCEx_PeriphCLKConfig+0x6c4>
 8009918:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800991c:	d026      	beq.n	800996c <HAL_RCCEx_PeriphCLKConfig+0x6d4>
 800991e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8009922:	d81b      	bhi.n	800995c <HAL_RCCEx_PeriphCLKConfig+0x6c4>
 8009924:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009928:	d00e      	beq.n	8009948 <HAL_RCCEx_PeriphCLKConfig+0x6b0>
 800992a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800992e:	d815      	bhi.n	800995c <HAL_RCCEx_PeriphCLKConfig+0x6c4>
 8009930:	2b00      	cmp	r3, #0
 8009932:	d01d      	beq.n	8009970 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
 8009934:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009938:	d110      	bne.n	800995c <HAL_RCCEx_PeriphCLKConfig+0x6c4>
    {
      case RCC_ADF1CLKSOURCE_PLL1:
        /* Enable PLL1 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800993a:	4b0a      	ldr	r3, [pc, #40]	@ (8009964 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800993c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800993e:	4a09      	ldr	r2, [pc, #36]	@ (8009964 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8009940:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009944:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 8009946:	e014      	b.n	8009972 <HAL_RCCEx_PeriphCLKConfig+0x6da>
      case RCC_ADF1CLKSOURCE_PLL3:
        /* PLL3 Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8009948:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800994c:	332c      	adds	r3, #44	@ 0x2c
 800994e:	4618      	mov	r0, r3
 8009950:	f000 fbf6 	bl	800a140 <RCCEx_PLL3_Config>
 8009954:	4603      	mov	r3, r0
 8009956:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        break;
 800995a:	e00a      	b.n	8009972 <HAL_RCCEx_PeriphCLKConfig+0x6da>
      case RCC_ADF1CLKSOURCE_PIN:
        break;
      case RCC_ADF1CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 800995c:	2301      	movs	r3, #1
 800995e:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        break;
 8009962:	e006      	b.n	8009972 <HAL_RCCEx_PeriphCLKConfig+0x6da>
 8009964:	46020c00 	.word	0x46020c00
        break;
 8009968:	bf00      	nop
 800996a:	e002      	b.n	8009972 <HAL_RCCEx_PeriphCLKConfig+0x6da>
        break;
 800996c:	bf00      	nop
 800996e:	e000      	b.n	8009972 <HAL_RCCEx_PeriphCLKConfig+0x6da>
        break;
 8009970:	bf00      	nop
    }
    if (ret == HAL_OK)
 8009972:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 8009976:	2b00      	cmp	r3, #0
 8009978:	d10d      	bne.n	8009996 <HAL_RCCEx_PeriphCLKConfig+0x6fe>
    {
      /* Configure the ADF1 interface clock source */
      __HAL_RCC_ADF1_CONFIG(pPeriphClkInit->Adf1ClockSelection);
 800997a:	4baf      	ldr	r3, [pc, #700]	@ (8009c38 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 800997c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8009980:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8009984:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009988:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800998c:	4aaa      	ldr	r2, [pc, #680]	@ (8009c38 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 800998e:	430b      	orrs	r3, r1
 8009990:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8009994:	e003      	b.n	800999e <HAL_RCCEx_PeriphCLKConfig+0x706>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009996:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 800999a:	f887 310a 	strb.w	r3, [r7, #266]	@ 0x10a
    }
  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((pPeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800999e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80099a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099a6:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 80099aa:	663b      	str	r3, [r7, #96]	@ 0x60
 80099ac:	2300      	movs	r3, #0
 80099ae:	667b      	str	r3, [r7, #100]	@ 0x64
 80099b0:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 80099b4:	460b      	mov	r3, r1
 80099b6:	4313      	orrs	r3, r2
 80099b8:	f000 80b5 	beq.w	8009b26 <HAL_RCCEx_PeriphCLKConfig+0x88e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80099bc:	2300      	movs	r3, #0
 80099be:	f887 3109 	strb.w	r3, [r7, #265]	@ 0x109
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(pPeriphClkInit->RTCClockSelection));
    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80099c2:	4b9d      	ldr	r3, [pc, #628]	@ (8009c38 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 80099c4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80099c8:	f003 0304 	and.w	r3, r3, #4
 80099cc:	2b00      	cmp	r3, #0
 80099ce:	d113      	bne.n	80099f8 <HAL_RCCEx_PeriphCLKConfig+0x760>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80099d0:	4b99      	ldr	r3, [pc, #612]	@ (8009c38 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 80099d2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80099d6:	4a98      	ldr	r2, [pc, #608]	@ (8009c38 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 80099d8:	f043 0304 	orr.w	r3, r3, #4
 80099dc:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 80099e0:	4b95      	ldr	r3, [pc, #596]	@ (8009c38 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 80099e2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80099e6:	f003 0304 	and.w	r3, r3, #4
 80099ea:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 80099ee:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
      pwrclkchanged = SET;
 80099f2:	2301      	movs	r3, #1
 80099f4:	f887 3109 	strb.w	r3, [r7, #265]	@ 0x109
    }
    /* Enable write access to Backup domain */
    SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 80099f8:	4b90      	ldr	r3, [pc, #576]	@ (8009c3c <HAL_RCCEx_PeriphCLKConfig+0x9a4>)
 80099fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80099fc:	4a8f      	ldr	r2, [pc, #572]	@ (8009c3c <HAL_RCCEx_PeriphCLKConfig+0x9a4>)
 80099fe:	f043 0301 	orr.w	r3, r3, #1
 8009a02:	6293      	str	r3, [r2, #40]	@ 0x28

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8009a04:	f7fb fb4e 	bl	80050a4 <HAL_GetTick>
 8009a08:	f8c7 0104 	str.w	r0, [r7, #260]	@ 0x104

    while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8009a0c:	e00b      	b.n	8009a26 <HAL_RCCEx_PeriphCLKConfig+0x78e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009a0e:	f7fb fb49 	bl	80050a4 <HAL_GetTick>
 8009a12:	4602      	mov	r2, r0
 8009a14:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009a18:	1ad3      	subs	r3, r2, r3
 8009a1a:	2b02      	cmp	r3, #2
 8009a1c:	d903      	bls.n	8009a26 <HAL_RCCEx_PeriphCLKConfig+0x78e>
      {
        ret = HAL_TIMEOUT;
 8009a1e:	2303      	movs	r3, #3
 8009a20:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        break;
 8009a24:	e005      	b.n	8009a32 <HAL_RCCEx_PeriphCLKConfig+0x79a>
    while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8009a26:	4b85      	ldr	r3, [pc, #532]	@ (8009c3c <HAL_RCCEx_PeriphCLKConfig+0x9a4>)
 8009a28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009a2a:	f003 0301 	and.w	r3, r3, #1
 8009a2e:	2b00      	cmp	r3, #0
 8009a30:	d0ed      	beq.n	8009a0e <HAL_RCCEx_PeriphCLKConfig+0x776>
      }
    }

    if (ret == HAL_OK)
 8009a32:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 8009a36:	2b00      	cmp	r3, #0
 8009a38:	d165      	bne.n	8009b06 <HAL_RCCEx_PeriphCLKConfig+0x86e>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8009a3a:	4b7f      	ldr	r3, [pc, #508]	@ (8009c38 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 8009a3c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009a40:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009a44:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c

      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
 8009a48:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009a4c:	2b00      	cmp	r3, #0
 8009a4e:	d023      	beq.n	8009a98 <HAL_RCCEx_PeriphCLKConfig+0x800>
 8009a50:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009a54:	f8d3 20d0 	ldr.w	r2, [r3, #208]	@ 0xd0
 8009a58:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009a5c:	4293      	cmp	r3, r2
 8009a5e:	d01b      	beq.n	8009a98 <HAL_RCCEx_PeriphCLKConfig+0x800>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8009a60:	4b75      	ldr	r3, [pc, #468]	@ (8009c38 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 8009a62:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009a66:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009a6a:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8009a6e:	4b72      	ldr	r3, [pc, #456]	@ (8009c38 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 8009a70:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009a74:	4a70      	ldr	r2, [pc, #448]	@ (8009c38 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 8009a76:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009a7a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        __HAL_RCC_BACKUPRESET_RELEASE();
 8009a7e:	4b6e      	ldr	r3, [pc, #440]	@ (8009c38 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 8009a80:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009a84:	4a6c      	ldr	r2, [pc, #432]	@ (8009c38 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 8009a86:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009a8a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8009a8e:	4a6a      	ldr	r2, [pc, #424]	@ (8009c38 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 8009a90:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009a94:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8009a98:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009a9c:	f003 0301 	and.w	r3, r3, #1
 8009aa0:	2b00      	cmp	r3, #0
 8009aa2:	d019      	beq.n	8009ad8 <HAL_RCCEx_PeriphCLKConfig+0x840>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009aa4:	f7fb fafe 	bl	80050a4 <HAL_GetTick>
 8009aa8:	f8c7 0104 	str.w	r0, [r7, #260]	@ 0x104

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009aac:	e00d      	b.n	8009aca <HAL_RCCEx_PeriphCLKConfig+0x832>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009aae:	f7fb faf9 	bl	80050a4 <HAL_GetTick>
 8009ab2:	4602      	mov	r2, r0
 8009ab4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009ab8:	1ad2      	subs	r2, r2, r3
 8009aba:	f241 3388 	movw	r3, #5000	@ 0x1388
 8009abe:	429a      	cmp	r2, r3
 8009ac0:	d903      	bls.n	8009aca <HAL_RCCEx_PeriphCLKConfig+0x832>
          {
            ret = HAL_TIMEOUT;
 8009ac2:	2303      	movs	r3, #3
 8009ac4:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
            break;
 8009ac8:	e006      	b.n	8009ad8 <HAL_RCCEx_PeriphCLKConfig+0x840>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009aca:	4b5b      	ldr	r3, [pc, #364]	@ (8009c38 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 8009acc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009ad0:	f003 0302 	and.w	r3, r3, #2
 8009ad4:	2b00      	cmp	r3, #0
 8009ad6:	d0ea      	beq.n	8009aae <HAL_RCCEx_PeriphCLKConfig+0x816>
          }
        }
      }

      if (ret == HAL_OK)
 8009ad8:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 8009adc:	2b00      	cmp	r3, #0
 8009ade:	d10d      	bne.n	8009afc <HAL_RCCEx_PeriphCLKConfig+0x864>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
 8009ae0:	4b55      	ldr	r3, [pc, #340]	@ (8009c38 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 8009ae2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009ae6:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8009aea:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009aee:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 8009af2:	4a51      	ldr	r2, [pc, #324]	@ (8009c38 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 8009af4:	430b      	orrs	r3, r1
 8009af6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8009afa:	e008      	b.n	8009b0e <HAL_RCCEx_PeriphCLKConfig+0x876>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8009afc:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 8009b00:	f887 310a 	strb.w	r3, [r7, #266]	@ 0x10a
 8009b04:	e003      	b.n	8009b0e <HAL_RCCEx_PeriphCLKConfig+0x876>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009b06:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 8009b0a:	f887 310a 	strb.w	r3, [r7, #266]	@ 0x10a
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8009b0e:	f897 3109 	ldrb.w	r3, [r7, #265]	@ 0x109
 8009b12:	2b01      	cmp	r3, #1
 8009b14:	d107      	bne.n	8009b26 <HAL_RCCEx_PeriphCLKConfig+0x88e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009b16:	4b48      	ldr	r3, [pc, #288]	@ (8009c38 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 8009b18:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009b1c:	4a46      	ldr	r2, [pc, #280]	@ (8009c38 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 8009b1e:	f023 0304 	bic.w	r3, r3, #4
 8009b22:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }

  /*-------------------------------------- ICLK Configuration -----------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ICLK) == RCC_PERIPHCLK_ICLK)
 8009b26:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009b2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b2e:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8009b32:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009b34:	2300      	movs	r3, #0
 8009b36:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009b38:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8009b3c:	460b      	mov	r3, r1
 8009b3e:	4313      	orrs	r3, r2
 8009b40:	d042      	beq.n	8009bc8 <HAL_RCCEx_PeriphCLKConfig+0x930>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ICLKCLKSOURCE(pPeriphClkInit->IclkClockSelection));

    switch (pPeriphClkInit->IclkClockSelection)
 8009b42:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009b46:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8009b4a:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8009b4e:	d022      	beq.n	8009b96 <HAL_RCCEx_PeriphCLKConfig+0x8fe>
 8009b50:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8009b54:	d81b      	bhi.n	8009b8e <HAL_RCCEx_PeriphCLKConfig+0x8f6>
 8009b56:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009b5a:	d011      	beq.n	8009b80 <HAL_RCCEx_PeriphCLKConfig+0x8e8>
 8009b5c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009b60:	d815      	bhi.n	8009b8e <HAL_RCCEx_PeriphCLKConfig+0x8f6>
 8009b62:	2b00      	cmp	r3, #0
 8009b64:	d019      	beq.n	8009b9a <HAL_RCCEx_PeriphCLKConfig+0x902>
 8009b66:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8009b6a:	d110      	bne.n	8009b8e <HAL_RCCEx_PeriphCLKConfig+0x8f6>
    {
      case RCC_ICLK_CLKSOURCE_PLL2:
        /* PLL2 input clock, parameters M, N,P,Q & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8009b6c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009b70:	3308      	adds	r3, #8
 8009b72:	4618      	mov	r0, r3
 8009b74:	f000 fa4c 	bl	800a010 <RCCEx_PLL2_Config>
 8009b78:	4603      	mov	r3, r0
 8009b7a:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        break;
 8009b7e:	e00d      	b.n	8009b9c <HAL_RCCEx_PeriphCLKConfig+0x904>
      case RCC_ICLK_CLKSOURCE_PLL1:
        /* Enable ICLK Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009b80:	4b2d      	ldr	r3, [pc, #180]	@ (8009c38 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 8009b82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009b84:	4a2c      	ldr	r2, [pc, #176]	@ (8009c38 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 8009b86:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009b8a:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 8009b8c:	e006      	b.n	8009b9c <HAL_RCCEx_PeriphCLKConfig+0x904>
      case RCC_ICLK_CLKSOURCE_HSI48:
        break;
      case RCC_ICLK_CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 8009b8e:	2301      	movs	r3, #1
 8009b90:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        break;
 8009b94:	e002      	b.n	8009b9c <HAL_RCCEx_PeriphCLKConfig+0x904>
        break;
 8009b96:	bf00      	nop
 8009b98:	e000      	b.n	8009b9c <HAL_RCCEx_PeriphCLKConfig+0x904>
        break;
 8009b9a:	bf00      	nop
    }
    if (ret == HAL_OK)
 8009b9c:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 8009ba0:	2b00      	cmp	r3, #0
 8009ba2:	d10d      	bne.n	8009bc0 <HAL_RCCEx_PeriphCLKConfig+0x928>
    {
      /* Configure the CLK48 source */
      __HAL_RCC_CLK48_CONFIG(pPeriphClkInit->IclkClockSelection);
 8009ba4:	4b24      	ldr	r3, [pc, #144]	@ (8009c38 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 8009ba6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8009baa:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8009bae:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009bb2:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8009bb6:	4a20      	ldr	r2, [pc, #128]	@ (8009c38 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 8009bb8:	430b      	orrs	r3, r1
 8009bba:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8009bbe:	e003      	b.n	8009bc8 <HAL_RCCEx_PeriphCLKConfig+0x930>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009bc0:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 8009bc4:	f887 310a 	strb.w	r3, [r7, #266]	@ 0x10a
    }
  }

  /*------------------------------ RNG Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8009bc8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009bcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009bd0:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8009bd4:	653b      	str	r3, [r7, #80]	@ 0x50
 8009bd6:	2300      	movs	r3, #0
 8009bd8:	657b      	str	r3, [r7, #84]	@ 0x54
 8009bda:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8009bde:	460b      	mov	r3, r1
 8009be0:	4313      	orrs	r3, r2
 8009be2:	d031      	beq.n	8009c48 <HAL_RCCEx_PeriphCLKConfig+0x9b0>
  {

    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(pPeriphClkInit->RngClockSelection));

    switch (pPeriphClkInit->RngClockSelection)
 8009be4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009be8:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8009bec:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009bf0:	d00b      	beq.n	8009c0a <HAL_RCCEx_PeriphCLKConfig+0x972>
 8009bf2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009bf6:	d804      	bhi.n	8009c02 <HAL_RCCEx_PeriphCLKConfig+0x96a>
 8009bf8:	2b00      	cmp	r3, #0
 8009bfa:	d008      	beq.n	8009c0e <HAL_RCCEx_PeriphCLKConfig+0x976>
 8009bfc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009c00:	d007      	beq.n	8009c12 <HAL_RCCEx_PeriphCLKConfig+0x97a>
      case RCC_RNGCLKSOURCE_HSI48:
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;
      default:
        ret = HAL_ERROR;
 8009c02:	2301      	movs	r3, #1
 8009c04:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        break;
 8009c08:	e004      	b.n	8009c14 <HAL_RCCEx_PeriphCLKConfig+0x97c>
        break;
 8009c0a:	bf00      	nop
 8009c0c:	e002      	b.n	8009c14 <HAL_RCCEx_PeriphCLKConfig+0x97c>
        break;
 8009c0e:	bf00      	nop
 8009c10:	e000      	b.n	8009c14 <HAL_RCCEx_PeriphCLKConfig+0x97c>
        break;
 8009c12:	bf00      	nop
    }
    if (ret == HAL_OK)
 8009c14:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 8009c18:	2b00      	cmp	r3, #0
 8009c1a:	d111      	bne.n	8009c40 <HAL_RCCEx_PeriphCLKConfig+0x9a8>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(pPeriphClkInit->RngClockSelection);
 8009c1c:	4b06      	ldr	r3, [pc, #24]	@ (8009c38 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 8009c1e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8009c22:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8009c26:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009c2a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8009c2e:	4a02      	ldr	r2, [pc, #8]	@ (8009c38 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 8009c30:	430b      	orrs	r3, r1
 8009c32:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8009c36:	e007      	b.n	8009c48 <HAL_RCCEx_PeriphCLKConfig+0x9b0>
 8009c38:	46020c00 	.word	0x46020c00
 8009c3c:	46020800 	.word	0x46020800
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009c40:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 8009c44:	f887 310a 	strb.w	r3, [r7, #266]	@ 0x10a
    }
  }

#if defined(SAES)
  /*-------------------------- SAES clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAES) == RCC_PERIPHCLK_SAES)
 8009c48:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009c4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c50:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8009c54:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009c56:	2300      	movs	r3, #0
 8009c58:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009c5a:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8009c5e:	460b      	mov	r3, r1
 8009c60:	4313      	orrs	r3, r2
 8009c62:	d00c      	beq.n	8009c7e <HAL_RCCEx_PeriphCLKConfig+0x9e6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAESCLKSOURCE(pPeriphClkInit->SaesClockSelection));

    /* Configure the SAES clock source */
    __HAL_RCC_SAES_CONFIG(pPeriphClkInit->SaesClockSelection);
 8009c64:	4bb2      	ldr	r3, [pc, #712]	@ (8009f30 <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 8009c66:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8009c6a:	f423 6100 	bic.w	r1, r3, #2048	@ 0x800
 8009c6e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009c72:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8009c76:	4aae      	ldr	r2, [pc, #696]	@ (8009f30 <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 8009c78:	430b      	orrs	r3, r1
 8009c7a:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
  }
#endif /* SAES */

  /*-------------------------- SDMMC1/2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == (RCC_PERIPHCLK_SDMMC))
 8009c7e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009c82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c86:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8009c8a:	643b      	str	r3, [r7, #64]	@ 0x40
 8009c8c:	2300      	movs	r3, #0
 8009c8e:	647b      	str	r3, [r7, #68]	@ 0x44
 8009c90:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8009c94:	460b      	mov	r3, r1
 8009c96:	4313      	orrs	r3, r2
 8009c98:	d019      	beq.n	8009cce <HAL_RCCEx_PeriphCLKConfig+0xa36>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMCCLKSOURCE(pPeriphClkInit->SdmmcClockSelection));

    if (pPeriphClkInit->SdmmcClockSelection == RCC_SDMMCCLKSOURCE_PLL1)
 8009c9a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009c9e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8009ca2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009ca6:	d105      	bne.n	8009cb4 <HAL_RCCEx_PeriphCLKConfig+0xa1c>
    {
      /* Enable PLL1 P CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8009ca8:	4ba1      	ldr	r3, [pc, #644]	@ (8009f30 <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 8009caa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009cac:	4aa0      	ldr	r2, [pc, #640]	@ (8009f30 <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 8009cae:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009cb2:	6293      	str	r3, [r2, #40]	@ 0x28
    }

    /* Configure the SDMMC1/2 clock source */
    __HAL_RCC_SDMMC_CONFIG(pPeriphClkInit->SdmmcClockSelection);
 8009cb4:	4b9e      	ldr	r3, [pc, #632]	@ (8009f30 <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 8009cb6:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8009cba:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8009cbe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009cc2:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8009cc6:	4a9a      	ldr	r2, [pc, #616]	@ (8009f30 <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 8009cc8:	430b      	orrs	r3, r1
 8009cca:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
  }

  /*-------------------------- SPI1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 8009cce:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009cd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009cd6:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8009cda:	63bb      	str	r3, [r7, #56]	@ 0x38
 8009cdc:	2300      	movs	r3, #0
 8009cde:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009ce0:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8009ce4:	460b      	mov	r3, r1
 8009ce6:	4313      	orrs	r3, r2
 8009ce8:	d00c      	beq.n	8009d04 <HAL_RCCEx_PeriphCLKConfig+0xa6c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(pPeriphClkInit->Spi1ClockSelection));

    /* Configure the SPI1 clock source */
    __HAL_RCC_SPI1_CONFIG(pPeriphClkInit->Spi1ClockSelection);
 8009cea:	4b91      	ldr	r3, [pc, #580]	@ (8009f30 <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 8009cec:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8009cf0:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8009cf4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009cf8:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8009cfc:	4a8c      	ldr	r2, [pc, #560]	@ (8009f30 <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 8009cfe:	430b      	orrs	r3, r1
 8009d00:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- SPI2 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 8009d04:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009d08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d0c:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8009d10:	633b      	str	r3, [r7, #48]	@ 0x30
 8009d12:	2300      	movs	r3, #0
 8009d14:	637b      	str	r3, [r7, #52]	@ 0x34
 8009d16:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8009d1a:	460b      	mov	r3, r1
 8009d1c:	4313      	orrs	r3, r2
 8009d1e:	d00c      	beq.n	8009d3a <HAL_RCCEx_PeriphCLKConfig+0xaa2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI2CLKSOURCE(pPeriphClkInit->Spi2ClockSelection));

    /* Configure the SPI2 clock source */
    __HAL_RCC_SPI2_CONFIG(pPeriphClkInit->Spi2ClockSelection);
 8009d20:	4b83      	ldr	r3, [pc, #524]	@ (8009f30 <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 8009d22:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8009d26:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8009d2a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009d2e:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8009d32:	4a7f      	ldr	r2, [pc, #508]	@ (8009f30 <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 8009d34:	430b      	orrs	r3, r1
 8009d36:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- SPI3 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 8009d3a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009d3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d42:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8009d46:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009d48:	2300      	movs	r3, #0
 8009d4a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009d4c:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8009d50:	460b      	mov	r3, r1
 8009d52:	4313      	orrs	r3, r2
 8009d54:	d00c      	beq.n	8009d70 <HAL_RCCEx_PeriphCLKConfig+0xad8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI3CLKSOURCE(pPeriphClkInit->Spi3ClockSelection));

    /* Configure the SPI3 clock source */
    __HAL_RCC_SPI3_CONFIG(pPeriphClkInit->Spi3ClockSelection);
 8009d56:	4b76      	ldr	r3, [pc, #472]	@ (8009f30 <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 8009d58:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8009d5c:	f023 0218 	bic.w	r2, r3, #24
 8009d60:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009d64:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
 8009d68:	4971      	ldr	r1, [pc, #452]	@ (8009f30 <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 8009d6a:	4313      	orrs	r3, r2
 8009d6c:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
  }

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8009d70:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009d74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d78:	f002 6380 	and.w	r3, r2, #67108864	@ 0x4000000
 8009d7c:	623b      	str	r3, [r7, #32]
 8009d7e:	2300      	movs	r3, #0
 8009d80:	627b      	str	r3, [r7, #36]	@ 0x24
 8009d82:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8009d86:	460b      	mov	r3, r1
 8009d88:	4313      	orrs	r3, r2
 8009d8a:	d032      	beq.n	8009df2 <HAL_RCCEx_PeriphCLKConfig+0xb5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(pPeriphClkInit->OspiClockSelection));

    if (pPeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL1)
 8009d8c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009d90:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8009d94:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8009d98:	d105      	bne.n	8009da6 <HAL_RCCEx_PeriphCLKConfig+0xb0e>
    {
      /* Enable PLL1 Q CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009d9a:	4b65      	ldr	r3, [pc, #404]	@ (8009f30 <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 8009d9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009d9e:	4a64      	ldr	r2, [pc, #400]	@ (8009f30 <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 8009da0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009da4:	6293      	str	r3, [r2, #40]	@ 0x28
    }
    if (pPeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL2)
 8009da6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009daa:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8009dae:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8009db2:	d108      	bne.n	8009dc6 <HAL_RCCEx_PeriphCLKConfig+0xb2e>
    {
      /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
      ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8009db4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009db8:	3308      	adds	r3, #8
 8009dba:	4618      	mov	r0, r3
 8009dbc:	f000 f928 	bl	800a010 <RCCEx_PLL2_Config>
 8009dc0:	4603      	mov	r3, r0
 8009dc2:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
    }
    if (ret == HAL_OK)
 8009dc6:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 8009dca:	2b00      	cmp	r3, #0
 8009dcc:	d10d      	bne.n	8009dea <HAL_RCCEx_PeriphCLKConfig+0xb52>
    {
      /* Configure the OctoSPI clock source */
      __HAL_RCC_OSPI_CONFIG(pPeriphClkInit->OspiClockSelection);
 8009dce:	4b58      	ldr	r3, [pc, #352]	@ (8009f30 <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 8009dd0:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8009dd4:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8009dd8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009ddc:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8009de0:	4953      	ldr	r1, [pc, #332]	@ (8009f30 <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 8009de2:	4313      	orrs	r3, r2
 8009de4:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 8009de8:	e003      	b.n	8009df2 <HAL_RCCEx_PeriphCLKConfig+0xb5a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009dea:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 8009dee:	f887 310a 	strb.w	r3, [r7, #266]	@ 0x10a
    }
  }

#if defined(HSPI1)
  /*-------------------------- HSPIx kernel clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HSPI) == RCC_PERIPHCLK_HSPI)
 8009df2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009df6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009dfa:	2100      	movs	r1, #0
 8009dfc:	61b9      	str	r1, [r7, #24]
 8009dfe:	f003 0301 	and.w	r3, r3, #1
 8009e02:	61fb      	str	r3, [r7, #28]
 8009e04:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8009e08:	460b      	mov	r3, r1
 8009e0a:	4313      	orrs	r3, r2
 8009e0c:	d04a      	beq.n	8009ea4 <HAL_RCCEx_PeriphCLKConfig+0xc0c>
  {

    /* Check the parameters */
    assert_param(IS_RCC_HSPICLKSOURCE(pPeriphClkInit->HspiClockSelection));

    switch (pPeriphClkInit->HspiClockSelection)
 8009e0e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009e12:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8009e16:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8009e1a:	d01e      	beq.n	8009e5a <HAL_RCCEx_PeriphCLKConfig+0xbc2>
 8009e1c:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8009e20:	d825      	bhi.n	8009e6e <HAL_RCCEx_PeriphCLKConfig+0xbd6>
 8009e22:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8009e26:	d00e      	beq.n	8009e46 <HAL_RCCEx_PeriphCLKConfig+0xbae>
 8009e28:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8009e2c:	d81f      	bhi.n	8009e6e <HAL_RCCEx_PeriphCLKConfig+0xbd6>
 8009e2e:	2b00      	cmp	r3, #0
 8009e30:	d021      	beq.n	8009e76 <HAL_RCCEx_PeriphCLKConfig+0xbde>
 8009e32:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8009e36:	d11a      	bne.n	8009e6e <HAL_RCCEx_PeriphCLKConfig+0xbd6>
        /* HSPI kernel clock source config set later after clock selection check */
        break;

      case RCC_HSPICLKSOURCE_PLL1:  /* PLL1 is used as clock source for HSPI kernel clock*/
        /* Enable 48M2 Clock output generated from System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009e38:	4b3d      	ldr	r3, [pc, #244]	@ (8009f30 <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 8009e3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009e3c:	4a3c      	ldr	r2, [pc, #240]	@ (8009f30 <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 8009e3e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009e42:	6293      	str	r3, [r2, #40]	@ 0x28
        /* HSPI kernel clock source config set later after clock selection check */
        break;
 8009e44:	e018      	b.n	8009e78 <HAL_RCCEx_PeriphCLKConfig+0xbe0>

      case RCC_HSPICLKSOURCE_PLL2:  /* PLL2 is used as clock source for HSPI kernel clock*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8009e46:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009e4a:	3308      	adds	r3, #8
 8009e4c:	4618      	mov	r0, r3
 8009e4e:	f000 f8df 	bl	800a010 <RCCEx_PLL2_Config>
 8009e52:	4603      	mov	r3, r0
 8009e54:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        /* HSPI kernel clock source config set later after clock selection check */
        break;
 8009e58:	e00e      	b.n	8009e78 <HAL_RCCEx_PeriphCLKConfig+0xbe0>

      case RCC_HSPICLKSOURCE_PLL3:  /* PLL3 is used as clock source for HSPI kernel clock*/
        /* PLL3 input clock, parameters M, N & R configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8009e5a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009e5e:	332c      	adds	r3, #44	@ 0x2c
 8009e60:	4618      	mov	r0, r3
 8009e62:	f000 f96d 	bl	800a140 <RCCEx_PLL3_Config>
 8009e66:	4603      	mov	r3, r0
 8009e68:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        /* HSPI kernel clock source config set later after clock selection check */
        break;
 8009e6c:	e004      	b.n	8009e78 <HAL_RCCEx_PeriphCLKConfig+0xbe0>

      default:
        ret = HAL_ERROR;
 8009e6e:	2301      	movs	r3, #1
 8009e70:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        break;
 8009e74:	e000      	b.n	8009e78 <HAL_RCCEx_PeriphCLKConfig+0xbe0>
        break;
 8009e76:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009e78:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 8009e7c:	2b00      	cmp	r3, #0
 8009e7e:	d10d      	bne.n	8009e9c <HAL_RCCEx_PeriphCLKConfig+0xc04>
    {
      /* Set the source of HSPI kernel clock*/
      __HAL_RCC_HSPI_CONFIG(pPeriphClkInit->HspiClockSelection);
 8009e80:	4b2b      	ldr	r3, [pc, #172]	@ (8009f30 <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 8009e82:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8009e86:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8009e8a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009e8e:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8009e92:	4927      	ldr	r1, [pc, #156]	@ (8009f30 <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 8009e94:	4313      	orrs	r3, r2
 8009e96:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 8009e9a:	e003      	b.n	8009ea4 <HAL_RCCEx_PeriphCLKConfig+0xc0c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009e9c:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 8009ea0:	f887 310a 	strb.w	r3, [r7, #266]	@ 0x10a
    }
  }
#endif /* defined(HSPI1) */

  /*-------------------------- FDCAN1 kernel clock source configuration -------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN1) == (RCC_PERIPHCLK_FDCAN1))
 8009ea4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009ea8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009eac:	f002 6300 	and.w	r3, r2, #134217728	@ 0x8000000
 8009eb0:	613b      	str	r3, [r7, #16]
 8009eb2:	2300      	movs	r3, #0
 8009eb4:	617b      	str	r3, [r7, #20]
 8009eb6:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8009eba:	460b      	mov	r3, r1
 8009ebc:	4313      	orrs	r3, r2
 8009ebe:	d03d      	beq.n	8009f3c <HAL_RCCEx_PeriphCLKConfig+0xca4>
  {
    assert_param(IS_RCC_FDCAN1CLK(pPeriphClkInit->Fdcan1ClockSelection));

    switch (pPeriphClkInit->Fdcan1ClockSelection)
 8009ec0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009ec4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009ec8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009ecc:	d00e      	beq.n	8009eec <HAL_RCCEx_PeriphCLKConfig+0xc54>
 8009ece:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009ed2:	d815      	bhi.n	8009f00 <HAL_RCCEx_PeriphCLKConfig+0xc68>
 8009ed4:	2b00      	cmp	r3, #0
 8009ed6:	d017      	beq.n	8009f08 <HAL_RCCEx_PeriphCLKConfig+0xc70>
 8009ed8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009edc:	d110      	bne.n	8009f00 <HAL_RCCEx_PeriphCLKConfig+0xc68>
      case RCC_FDCAN1CLKSOURCE_HSE:      /* HSE is used as source of FDCAN1 kernel clock*/
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
      case RCC_FDCAN1CLKSOURCE_PLL1:      /* PLL1 is used as clock source for FDCAN1 kernel clock*/
        /* Enable 48M2 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009ede:	4b14      	ldr	r3, [pc, #80]	@ (8009f30 <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 8009ee0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009ee2:	4a13      	ldr	r2, [pc, #76]	@ (8009f30 <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 8009ee4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009ee8:	6293      	str	r3, [r2, #40]	@ 0x28
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
 8009eea:	e00e      	b.n	8009f0a <HAL_RCCEx_PeriphCLKConfig+0xc72>
      case RCC_FDCAN1CLKSOURCE_PLL2:  /* PLL2 is used as clock source for FDCAN1 kernel clock*/
        /* PLL2 input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8009eec:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009ef0:	3308      	adds	r3, #8
 8009ef2:	4618      	mov	r0, r3
 8009ef4:	f000 f88c 	bl	800a010 <RCCEx_PLL2_Config>
 8009ef8:	4603      	mov	r3, r0
 8009efa:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
 8009efe:	e004      	b.n	8009f0a <HAL_RCCEx_PeriphCLKConfig+0xc72>
      default:
        ret = HAL_ERROR;
 8009f00:	2301      	movs	r3, #1
 8009f02:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        break;
 8009f06:	e000      	b.n	8009f0a <HAL_RCCEx_PeriphCLKConfig+0xc72>
        break;
 8009f08:	bf00      	nop
    }
    if (ret == HAL_OK)
 8009f0a:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 8009f0e:	2b00      	cmp	r3, #0
 8009f10:	d110      	bne.n	8009f34 <HAL_RCCEx_PeriphCLKConfig+0xc9c>
    {
      /* Set the source of FDCAN1 kernel clock*/
      __HAL_RCC_FDCAN1_CONFIG(pPeriphClkInit->Fdcan1ClockSelection);
 8009f12:	4b07      	ldr	r3, [pc, #28]	@ (8009f30 <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 8009f14:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8009f18:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8009f1c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009f20:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009f24:	4902      	ldr	r1, [pc, #8]	@ (8009f30 <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 8009f26:	4313      	orrs	r3, r2
 8009f28:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 8009f2c:	e006      	b.n	8009f3c <HAL_RCCEx_PeriphCLKConfig+0xca4>
 8009f2e:	bf00      	nop
 8009f30:	46020c00 	.word	0x46020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009f34:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 8009f38:	f887 310a 	strb.w	r3, [r7, #266]	@ 0x10a
    }
  }

  /*-------------------------- DAC1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC1) == RCC_PERIPHCLK_DAC1)
 8009f3c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009f40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f44:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8009f48:	60bb      	str	r3, [r7, #8]
 8009f4a:	2300      	movs	r3, #0
 8009f4c:	60fb      	str	r3, [r7, #12]
 8009f4e:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8009f52:	460b      	mov	r3, r1
 8009f54:	4313      	orrs	r3, r2
 8009f56:	d00c      	beq.n	8009f72 <HAL_RCCEx_PeriphCLKConfig+0xcda>

    /* Check the parameters */
    assert_param(IS_RCC_DAC1CLKSOURCE(pPeriphClkInit->Dac1ClockSelection));

    /* Configure the DAC1 clock source */
    __HAL_RCC_DAC1_CONFIG(pPeriphClkInit->Dac1ClockSelection);
 8009f58:	4b2c      	ldr	r3, [pc, #176]	@ (800a00c <HAL_RCCEx_PeriphCLKConfig+0xd74>)
 8009f5a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8009f5e:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 8009f62:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009f66:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8009f6a:	4928      	ldr	r1, [pc, #160]	@ (800a00c <HAL_RCCEx_PeriphCLKConfig+0xd74>)
 8009f6c:	4313      	orrs	r3, r2
 8009f6e:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
#endif /* defined(DSI) */

#if defined(USB_OTG_HS)

  /*-------------------------- USB PHY clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USBPHY) == RCC_PERIPHCLK_USBPHY)
 8009f72:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009f76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f7a:	2100      	movs	r1, #0
 8009f7c:	6039      	str	r1, [r7, #0]
 8009f7e:	f003 0308 	and.w	r3, r3, #8
 8009f82:	607b      	str	r3, [r7, #4]
 8009f84:	e9d7 1200 	ldrd	r1, r2, [r7]
 8009f88:	460b      	mov	r3, r1
 8009f8a:	4313      	orrs	r3, r2
 8009f8c:	d036      	beq.n	8009ffc <HAL_RCCEx_PeriphCLKConfig+0xd64>
  {

    /* Check the parameters */
    assert_param(IS_RCC_USBPHYCLKSOURCE(pPeriphClkInit->UsbPhyClockSelection));

    switch (pPeriphClkInit->UsbPhyClockSelection)
 8009f8e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009f92:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8009f96:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8009f9a:	d00d      	beq.n	8009fb8 <HAL_RCCEx_PeriphCLKConfig+0xd20>
 8009f9c:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8009fa0:	d811      	bhi.n	8009fc6 <HAL_RCCEx_PeriphCLKConfig+0xd2e>
 8009fa2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009fa6:	d012      	beq.n	8009fce <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8009fa8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009fac:	d80b      	bhi.n	8009fc6 <HAL_RCCEx_PeriphCLKConfig+0xd2e>
 8009fae:	2b00      	cmp	r3, #0
 8009fb0:	d00d      	beq.n	8009fce <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8009fb2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009fb6:	d106      	bne.n	8009fc6 <HAL_RCCEx_PeriphCLKConfig+0xd2e>
        break;

      case RCC_USBPHYCLKSOURCE_PLL1:      /* PLL1 P divider clock selected as USB PHY clock */
      case RCC_USBPHYCLKSOURCE_PLL1_DIV2: /* PLL1 P divider clock div 2 selected as USB PHY clock */
        /* Enable P Clock output generated from System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8009fb8:	4b14      	ldr	r3, [pc, #80]	@ (800a00c <HAL_RCCEx_PeriphCLKConfig+0xd74>)
 8009fba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009fbc:	4a13      	ldr	r2, [pc, #76]	@ (800a00c <HAL_RCCEx_PeriphCLKConfig+0xd74>)
 8009fbe:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009fc2:	6293      	str	r3, [r2, #40]	@ 0x28
        /* USB-PHY clock source config set later after clock selection check */
        break;
 8009fc4:	e004      	b.n	8009fd0 <HAL_RCCEx_PeriphCLKConfig+0xd38>

      default:
        ret = HAL_ERROR;
 8009fc6:	2301      	movs	r3, #1
 8009fc8:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        break;
 8009fcc:	e000      	b.n	8009fd0 <HAL_RCCEx_PeriphCLKConfig+0xd38>
        break;
 8009fce:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009fd0:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 8009fd4:	2b00      	cmp	r3, #0
 8009fd6:	d10d      	bne.n	8009ff4 <HAL_RCCEx_PeriphCLKConfig+0xd5c>
    {
      /* Set the source of USBPHY clock*/
      __HAL_RCC_USBPHY_CONFIG(pPeriphClkInit->UsbPhyClockSelection);
 8009fd8:	4b0c      	ldr	r3, [pc, #48]	@ (800a00c <HAL_RCCEx_PeriphCLKConfig+0xd74>)
 8009fda:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8009fde:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 8009fe2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009fe6:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8009fea:	4908      	ldr	r1, [pc, #32]	@ (800a00c <HAL_RCCEx_PeriphCLKConfig+0xd74>)
 8009fec:	4313      	orrs	r3, r2
 8009fee:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 8009ff2:	e003      	b.n	8009ffc <HAL_RCCEx_PeriphCLKConfig+0xd64>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009ff4:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 8009ff8:	f887 310a 	strb.w	r3, [r7, #266]	@ 0x10a
    }
  }

#endif /* defined(USB_OTG_HS) */

  return status;
 8009ffc:	f897 310a 	ldrb.w	r3, [r7, #266]	@ 0x10a
}
 800a000:	4618      	mov	r0, r3
 800a002:	f507 7788 	add.w	r7, r7, #272	@ 0x110
 800a006:	46bd      	mov	sp, r7
 800a008:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800a00c:	46020c00 	.word	0x46020c00

0800a010 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2)
{
 800a010:	b580      	push	{r7, lr}
 800a012:	b084      	sub	sp, #16
 800a014:	af00      	add	r7, sp, #0
 800a016:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLLP_VALUE(pll2->PLL2P));
  assert_param(IS_RCC_PLLQ_VALUE(pll2->PLL2Q));
  assert_param(IS_RCC_PLLR_VALUE(pll2->PLL2R));

  /* Disable  PLL2 */
  __HAL_RCC_PLL2_DISABLE();
 800a018:	4b47      	ldr	r3, [pc, #284]	@ (800a138 <RCCEx_PLL2_Config+0x128>)
 800a01a:	681b      	ldr	r3, [r3, #0]
 800a01c:	4a46      	ldr	r2, [pc, #280]	@ (800a138 <RCCEx_PLL2_Config+0x128>)
 800a01e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800a022:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800a024:	f7fb f83e 	bl	80050a4 <HAL_GetTick>
 800a028:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800a02a:	e008      	b.n	800a03e <RCCEx_PLL2_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800a02c:	f7fb f83a 	bl	80050a4 <HAL_GetTick>
 800a030:	4602      	mov	r2, r0
 800a032:	68fb      	ldr	r3, [r7, #12]
 800a034:	1ad3      	subs	r3, r2, r3
 800a036:	2b02      	cmp	r3, #2
 800a038:	d901      	bls.n	800a03e <RCCEx_PLL2_Config+0x2e>
    {
      return HAL_TIMEOUT;
 800a03a:	2303      	movs	r3, #3
 800a03c:	e077      	b.n	800a12e <RCCEx_PLL2_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800a03e:	4b3e      	ldr	r3, [pc, #248]	@ (800a138 <RCCEx_PLL2_Config+0x128>)
 800a040:	681b      	ldr	r3, [r3, #0]
 800a042:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a046:	2b00      	cmp	r3, #0
 800a048:	d1f0      	bne.n	800a02c <RCCEx_PLL2_Config+0x1c>
    }
  }

  /* Configure PLL2 multiplication and division factors */
  __HAL_RCC_PLL2_CONFIG(pll2->PLL2Source,
 800a04a:	4b3b      	ldr	r3, [pc, #236]	@ (800a138 <RCCEx_PLL2_Config+0x128>)
 800a04c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a04e:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800a052:	f023 0303 	bic.w	r3, r3, #3
 800a056:	687a      	ldr	r2, [r7, #4]
 800a058:	6811      	ldr	r1, [r2, #0]
 800a05a:	687a      	ldr	r2, [r7, #4]
 800a05c:	6852      	ldr	r2, [r2, #4]
 800a05e:	3a01      	subs	r2, #1
 800a060:	0212      	lsls	r2, r2, #8
 800a062:	430a      	orrs	r2, r1
 800a064:	4934      	ldr	r1, [pc, #208]	@ (800a138 <RCCEx_PLL2_Config+0x128>)
 800a066:	4313      	orrs	r3, r2
 800a068:	62cb      	str	r3, [r1, #44]	@ 0x2c
 800a06a:	4b33      	ldr	r3, [pc, #204]	@ (800a138 <RCCEx_PLL2_Config+0x128>)
 800a06c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a06e:	4b33      	ldr	r3, [pc, #204]	@ (800a13c <RCCEx_PLL2_Config+0x12c>)
 800a070:	4013      	ands	r3, r2
 800a072:	687a      	ldr	r2, [r7, #4]
 800a074:	6892      	ldr	r2, [r2, #8]
 800a076:	3a01      	subs	r2, #1
 800a078:	f3c2 0108 	ubfx	r1, r2, #0, #9
 800a07c:	687a      	ldr	r2, [r7, #4]
 800a07e:	68d2      	ldr	r2, [r2, #12]
 800a080:	3a01      	subs	r2, #1
 800a082:	0252      	lsls	r2, r2, #9
 800a084:	b292      	uxth	r2, r2
 800a086:	4311      	orrs	r1, r2
 800a088:	687a      	ldr	r2, [r7, #4]
 800a08a:	6912      	ldr	r2, [r2, #16]
 800a08c:	3a01      	subs	r2, #1
 800a08e:	0412      	lsls	r2, r2, #16
 800a090:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 800a094:	4311      	orrs	r1, r2
 800a096:	687a      	ldr	r2, [r7, #4]
 800a098:	6952      	ldr	r2, [r2, #20]
 800a09a:	3a01      	subs	r2, #1
 800a09c:	0612      	lsls	r2, r2, #24
 800a09e:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 800a0a2:	430a      	orrs	r2, r1
 800a0a4:	4924      	ldr	r1, [pc, #144]	@ (800a138 <RCCEx_PLL2_Config+0x128>)
 800a0a6:	4313      	orrs	r3, r2
 800a0a8:	63cb      	str	r3, [r1, #60]	@ 0x3c
                        pll2->PLL2P,
                        pll2->PLL2Q,
                        pll2->PLL2R);

  /* Select PLL2 input reference frequency range: VCI */
  __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE);
 800a0aa:	4b23      	ldr	r3, [pc, #140]	@ (800a138 <RCCEx_PLL2_Config+0x128>)
 800a0ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a0ae:	f023 020c 	bic.w	r2, r3, #12
 800a0b2:	687b      	ldr	r3, [r7, #4]
 800a0b4:	699b      	ldr	r3, [r3, #24]
 800a0b6:	4920      	ldr	r1, [pc, #128]	@ (800a138 <RCCEx_PLL2_Config+0x128>)
 800a0b8:	4313      	orrs	r3, r2
 800a0ba:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Configure the PLL2 Clock output(s) */
  __HAL_RCC_PLL2CLKOUT_ENABLE(pll2->PLL2ClockOut);
 800a0bc:	4b1e      	ldr	r3, [pc, #120]	@ (800a138 <RCCEx_PLL2_Config+0x128>)
 800a0be:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a0c0:	687b      	ldr	r3, [r7, #4]
 800a0c2:	6a1b      	ldr	r3, [r3, #32]
 800a0c4:	491c      	ldr	r1, [pc, #112]	@ (800a138 <RCCEx_PLL2_Config+0x128>)
 800a0c6:	4313      	orrs	r3, r2
 800a0c8:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Disable PLL2FRACN  */
  __HAL_RCC_PLL2FRACN_DISABLE();
 800a0ca:	4b1b      	ldr	r3, [pc, #108]	@ (800a138 <RCCEx_PLL2_Config+0x128>)
 800a0cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a0ce:	4a1a      	ldr	r2, [pc, #104]	@ (800a138 <RCCEx_PLL2_Config+0x128>)
 800a0d0:	f023 0310 	bic.w	r3, r3, #16
 800a0d4:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800a0d6:	4b18      	ldr	r3, [pc, #96]	@ (800a138 <RCCEx_PLL2_Config+0x128>)
 800a0d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a0da:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800a0de:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 800a0e2:	687a      	ldr	r2, [r7, #4]
 800a0e4:	69d2      	ldr	r2, [r2, #28]
 800a0e6:	00d2      	lsls	r2, r2, #3
 800a0e8:	4913      	ldr	r1, [pc, #76]	@ (800a138 <RCCEx_PLL2_Config+0x128>)
 800a0ea:	4313      	orrs	r3, r2
 800a0ec:	640b      	str	r3, [r1, #64]	@ 0x40

  /* Enable PLL2FRACN  */
  __HAL_RCC_PLL2FRACN_ENABLE();
 800a0ee:	4b12      	ldr	r3, [pc, #72]	@ (800a138 <RCCEx_PLL2_Config+0x128>)
 800a0f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a0f2:	4a11      	ldr	r2, [pc, #68]	@ (800a138 <RCCEx_PLL2_Config+0x128>)
 800a0f4:	f043 0310 	orr.w	r3, r3, #16
 800a0f8:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Enable  PLL2 */
  __HAL_RCC_PLL2_ENABLE();
 800a0fa:	4b0f      	ldr	r3, [pc, #60]	@ (800a138 <RCCEx_PLL2_Config+0x128>)
 800a0fc:	681b      	ldr	r3, [r3, #0]
 800a0fe:	4a0e      	ldr	r2, [pc, #56]	@ (800a138 <RCCEx_PLL2_Config+0x128>)
 800a100:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800a104:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800a106:	f7fa ffcd 	bl	80050a4 <HAL_GetTick>
 800a10a:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800a10c:	e008      	b.n	800a120 <RCCEx_PLL2_Config+0x110>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800a10e:	f7fa ffc9 	bl	80050a4 <HAL_GetTick>
 800a112:	4602      	mov	r2, r0
 800a114:	68fb      	ldr	r3, [r7, #12]
 800a116:	1ad3      	subs	r3, r2, r3
 800a118:	2b02      	cmp	r3, #2
 800a11a:	d901      	bls.n	800a120 <RCCEx_PLL2_Config+0x110>
    {
      return HAL_TIMEOUT;
 800a11c:	2303      	movs	r3, #3
 800a11e:	e006      	b.n	800a12e <RCCEx_PLL2_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800a120:	4b05      	ldr	r3, [pc, #20]	@ (800a138 <RCCEx_PLL2_Config+0x128>)
 800a122:	681b      	ldr	r3, [r3, #0]
 800a124:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a128:	2b00      	cmp	r3, #0
 800a12a:	d0f0      	beq.n	800a10e <RCCEx_PLL2_Config+0xfe>
    }
  }
  return HAL_OK;
 800a12c:	2300      	movs	r3, #0

}
 800a12e:	4618      	mov	r0, r3
 800a130:	3710      	adds	r7, #16
 800a132:	46bd      	mov	sp, r7
 800a134:	bd80      	pop	{r7, pc}
 800a136:	bf00      	nop
 800a138:	46020c00 	.word	0x46020c00
 800a13c:	80800000 	.word	0x80800000

0800a140 <RCCEx_PLL3_Config>:
  *         contains the configuration parameters as well as VCI clock ranges.
  * @note   PLL3 is temporary disabled to apply new parameters
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3)
{
 800a140:	b580      	push	{r7, lr}
 800a142:	b084      	sub	sp, #16
 800a144:	af00      	add	r7, sp, #0
 800a146:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLLP_VALUE(pll3->PLL3P));
  assert_param(IS_RCC_PLLQ_VALUE(pll3->PLL3Q));
  assert_param(IS_RCC_PLLR_VALUE(pll3->PLL3R));

  /* Disable  PLL3 */
  __HAL_RCC_PLL3_DISABLE();
 800a148:	4b47      	ldr	r3, [pc, #284]	@ (800a268 <RCCEx_PLL3_Config+0x128>)
 800a14a:	681b      	ldr	r3, [r3, #0]
 800a14c:	4a46      	ldr	r2, [pc, #280]	@ (800a268 <RCCEx_PLL3_Config+0x128>)
 800a14e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a152:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800a154:	f7fa ffa6 	bl	80050a4 <HAL_GetTick>
 800a158:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800a15a:	e008      	b.n	800a16e <RCCEx_PLL3_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800a15c:	f7fa ffa2 	bl	80050a4 <HAL_GetTick>
 800a160:	4602      	mov	r2, r0
 800a162:	68fb      	ldr	r3, [r7, #12]
 800a164:	1ad3      	subs	r3, r2, r3
 800a166:	2b02      	cmp	r3, #2
 800a168:	d901      	bls.n	800a16e <RCCEx_PLL3_Config+0x2e>
    {
      return HAL_TIMEOUT;
 800a16a:	2303      	movs	r3, #3
 800a16c:	e077      	b.n	800a25e <RCCEx_PLL3_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800a16e:	4b3e      	ldr	r3, [pc, #248]	@ (800a268 <RCCEx_PLL3_Config+0x128>)
 800a170:	681b      	ldr	r3, [r3, #0]
 800a172:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a176:	2b00      	cmp	r3, #0
 800a178:	d1f0      	bne.n	800a15c <RCCEx_PLL3_Config+0x1c>
    }
  }

  /* Configure PLL3 multiplication and division factors */
  __HAL_RCC_PLL3_CONFIG(pll3->PLL3Source,
 800a17a:	4b3b      	ldr	r3, [pc, #236]	@ (800a268 <RCCEx_PLL3_Config+0x128>)
 800a17c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a17e:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800a182:	f023 0303 	bic.w	r3, r3, #3
 800a186:	687a      	ldr	r2, [r7, #4]
 800a188:	6811      	ldr	r1, [r2, #0]
 800a18a:	687a      	ldr	r2, [r7, #4]
 800a18c:	6852      	ldr	r2, [r2, #4]
 800a18e:	3a01      	subs	r2, #1
 800a190:	0212      	lsls	r2, r2, #8
 800a192:	430a      	orrs	r2, r1
 800a194:	4934      	ldr	r1, [pc, #208]	@ (800a268 <RCCEx_PLL3_Config+0x128>)
 800a196:	4313      	orrs	r3, r2
 800a198:	630b      	str	r3, [r1, #48]	@ 0x30
 800a19a:	4b33      	ldr	r3, [pc, #204]	@ (800a268 <RCCEx_PLL3_Config+0x128>)
 800a19c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a19e:	4b33      	ldr	r3, [pc, #204]	@ (800a26c <RCCEx_PLL3_Config+0x12c>)
 800a1a0:	4013      	ands	r3, r2
 800a1a2:	687a      	ldr	r2, [r7, #4]
 800a1a4:	6892      	ldr	r2, [r2, #8]
 800a1a6:	3a01      	subs	r2, #1
 800a1a8:	f3c2 0108 	ubfx	r1, r2, #0, #9
 800a1ac:	687a      	ldr	r2, [r7, #4]
 800a1ae:	68d2      	ldr	r2, [r2, #12]
 800a1b0:	3a01      	subs	r2, #1
 800a1b2:	0252      	lsls	r2, r2, #9
 800a1b4:	b292      	uxth	r2, r2
 800a1b6:	4311      	orrs	r1, r2
 800a1b8:	687a      	ldr	r2, [r7, #4]
 800a1ba:	6912      	ldr	r2, [r2, #16]
 800a1bc:	3a01      	subs	r2, #1
 800a1be:	0412      	lsls	r2, r2, #16
 800a1c0:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 800a1c4:	4311      	orrs	r1, r2
 800a1c6:	687a      	ldr	r2, [r7, #4]
 800a1c8:	6952      	ldr	r2, [r2, #20]
 800a1ca:	3a01      	subs	r2, #1
 800a1cc:	0612      	lsls	r2, r2, #24
 800a1ce:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 800a1d2:	430a      	orrs	r2, r1
 800a1d4:	4924      	ldr	r1, [pc, #144]	@ (800a268 <RCCEx_PLL3_Config+0x128>)
 800a1d6:	4313      	orrs	r3, r2
 800a1d8:	644b      	str	r3, [r1, #68]	@ 0x44
                        pll3->PLL3P,
                        pll3->PLL3Q,
                        pll3->PLL3R);

  /* Select PLL3 input reference frequency range: VCI */
  __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE);
 800a1da:	4b23      	ldr	r3, [pc, #140]	@ (800a268 <RCCEx_PLL3_Config+0x128>)
 800a1dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a1de:	f023 020c 	bic.w	r2, r3, #12
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	699b      	ldr	r3, [r3, #24]
 800a1e6:	4920      	ldr	r1, [pc, #128]	@ (800a268 <RCCEx_PLL3_Config+0x128>)
 800a1e8:	4313      	orrs	r3, r2
 800a1ea:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Configure the PLL3 Clock output(s) */
  __HAL_RCC_PLL3CLKOUT_ENABLE(pll3->PLL3ClockOut);
 800a1ec:	4b1e      	ldr	r3, [pc, #120]	@ (800a268 <RCCEx_PLL3_Config+0x128>)
 800a1ee:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a1f0:	687b      	ldr	r3, [r7, #4]
 800a1f2:	6a1b      	ldr	r3, [r3, #32]
 800a1f4:	491c      	ldr	r1, [pc, #112]	@ (800a268 <RCCEx_PLL3_Config+0x128>)
 800a1f6:	4313      	orrs	r3, r2
 800a1f8:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Disable PLL3FRACN  */
  __HAL_RCC_PLL3FRACN_DISABLE();
 800a1fa:	4b1b      	ldr	r3, [pc, #108]	@ (800a268 <RCCEx_PLL3_Config+0x128>)
 800a1fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a1fe:	4a1a      	ldr	r2, [pc, #104]	@ (800a268 <RCCEx_PLL3_Config+0x128>)
 800a200:	f023 0310 	bic.w	r3, r3, #16
 800a204:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800a206:	4b18      	ldr	r3, [pc, #96]	@ (800a268 <RCCEx_PLL3_Config+0x128>)
 800a208:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a20a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800a20e:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 800a212:	687a      	ldr	r2, [r7, #4]
 800a214:	69d2      	ldr	r2, [r2, #28]
 800a216:	00d2      	lsls	r2, r2, #3
 800a218:	4913      	ldr	r1, [pc, #76]	@ (800a268 <RCCEx_PLL3_Config+0x128>)
 800a21a:	4313      	orrs	r3, r2
 800a21c:	648b      	str	r3, [r1, #72]	@ 0x48

  /* Enable PLL3FRACN  */
  __HAL_RCC_PLL3FRACN_ENABLE();
 800a21e:	4b12      	ldr	r3, [pc, #72]	@ (800a268 <RCCEx_PLL3_Config+0x128>)
 800a220:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a222:	4a11      	ldr	r2, [pc, #68]	@ (800a268 <RCCEx_PLL3_Config+0x128>)
 800a224:	f043 0310 	orr.w	r3, r3, #16
 800a228:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable  PLL3 */
  __HAL_RCC_PLL3_ENABLE();
 800a22a:	4b0f      	ldr	r3, [pc, #60]	@ (800a268 <RCCEx_PLL3_Config+0x128>)
 800a22c:	681b      	ldr	r3, [r3, #0]
 800a22e:	4a0e      	ldr	r2, [pc, #56]	@ (800a268 <RCCEx_PLL3_Config+0x128>)
 800a230:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a234:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800a236:	f7fa ff35 	bl	80050a4 <HAL_GetTick>
 800a23a:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800a23c:	e008      	b.n	800a250 <RCCEx_PLL3_Config+0x110>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800a23e:	f7fa ff31 	bl	80050a4 <HAL_GetTick>
 800a242:	4602      	mov	r2, r0
 800a244:	68fb      	ldr	r3, [r7, #12]
 800a246:	1ad3      	subs	r3, r2, r3
 800a248:	2b02      	cmp	r3, #2
 800a24a:	d901      	bls.n	800a250 <RCCEx_PLL3_Config+0x110>
    {
      return HAL_TIMEOUT;
 800a24c:	2303      	movs	r3, #3
 800a24e:	e006      	b.n	800a25e <RCCEx_PLL3_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800a250:	4b05      	ldr	r3, [pc, #20]	@ (800a268 <RCCEx_PLL3_Config+0x128>)
 800a252:	681b      	ldr	r3, [r3, #0]
 800a254:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a258:	2b00      	cmp	r3, #0
 800a25a:	d0f0      	beq.n	800a23e <RCCEx_PLL3_Config+0xfe>
    }
  }
  return HAL_OK;
 800a25c:	2300      	movs	r3, #0
}
 800a25e:	4618      	mov	r0, r3
 800a260:	3710      	adds	r7, #16
 800a262:	46bd      	mov	sp, r7
 800a264:	bd80      	pop	{r7, pc}
 800a266:	bf00      	nop
 800a268:	46020c00 	.word	0x46020c00
 800a26c:	80800000 	.word	0x80800000

0800a270 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800a270:	b580      	push	{r7, lr}
 800a272:	b084      	sub	sp, #16
 800a274:	af00      	add	r7, sp, #0
 800a276:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 800a278:	2301      	movs	r3, #1
 800a27a:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 800a27c:	687b      	ldr	r3, [r7, #4]
 800a27e:	2b00      	cmp	r3, #0
 800a280:	d07b      	beq.n	800a37a <HAL_RTC_Init+0x10a>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else
    if (hrtc->State == HAL_RTC_STATE_RESET)
 800a282:	687b      	ldr	r3, [r7, #4]
 800a284:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800a288:	b2db      	uxtb	r3, r3
 800a28a:	2b00      	cmp	r3, #0
 800a28c:	d106      	bne.n	800a29c <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 800a28e:	687b      	ldr	r3, [r7, #4]
 800a290:	2200      	movs	r2, #0
 800a292:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 800a296:	6878      	ldr	r0, [r7, #4]
 800a298:	f7fa fc2e 	bl	8004af8 <HAL_RTC_MspInit>
    }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 800a29c:	687b      	ldr	r3, [r7, #4]
 800a29e:	2202      	movs	r2, #2
 800a2a0:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 800a2a4:	4b37      	ldr	r3, [pc, #220]	@ (800a384 <HAL_RTC_Init+0x114>)
 800a2a6:	68db      	ldr	r3, [r3, #12]
 800a2a8:	f003 0310 	and.w	r3, r3, #16
 800a2ac:	2b10      	cmp	r3, #16
 800a2ae:	d05b      	beq.n	800a368 <HAL_RTC_Init+0xf8>
    {
      /* Check that the RTC mode is not 'binary only' */
      if (__HAL_RTC_GET_BINARY_MODE(hrtc) != RTC_BINARY_ONLY)
 800a2b0:	4b34      	ldr	r3, [pc, #208]	@ (800a384 <HAL_RTC_Init+0x114>)
 800a2b2:	68db      	ldr	r3, [r3, #12]
 800a2b4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a2b8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a2bc:	d051      	beq.n	800a362 <HAL_RTC_Init+0xf2>
      {
        /* Disable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800a2be:	4b31      	ldr	r3, [pc, #196]	@ (800a384 <HAL_RTC_Init+0x114>)
 800a2c0:	22ca      	movs	r2, #202	@ 0xca
 800a2c2:	625a      	str	r2, [r3, #36]	@ 0x24
 800a2c4:	4b2f      	ldr	r3, [pc, #188]	@ (800a384 <HAL_RTC_Init+0x114>)
 800a2c6:	2253      	movs	r2, #83	@ 0x53
 800a2c8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Enter Initialization mode */
        status = RTC_EnterInitMode(hrtc);
 800a2ca:	6878      	ldr	r0, [r7, #4]
 800a2cc:	f000 f9b0 	bl	800a630 <RTC_EnterInitMode>
 800a2d0:	4603      	mov	r3, r0
 800a2d2:	73fb      	strb	r3, [r7, #15]

        if (status == HAL_OK)
 800a2d4:	7bfb      	ldrb	r3, [r7, #15]
 800a2d6:	2b00      	cmp	r3, #0
 800a2d8:	d13f      	bne.n	800a35a <HAL_RTC_Init+0xea>
        {
          /* Clear RTC_CR FMT, OSEL and POL Bits */
          CLEAR_BIT(RTC->CR, (RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE));
 800a2da:	4b2a      	ldr	r3, [pc, #168]	@ (800a384 <HAL_RTC_Init+0x114>)
 800a2dc:	699b      	ldr	r3, [r3, #24]
 800a2de:	4a29      	ldr	r2, [pc, #164]	@ (800a384 <HAL_RTC_Init+0x114>)
 800a2e0:	f023 638e 	bic.w	r3, r3, #74448896	@ 0x4700000
 800a2e4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a2e8:	6193      	str	r3, [r2, #24]
          /* Set RTC_CR register */
          SET_BIT(RTC->CR, (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity));
 800a2ea:	4b26      	ldr	r3, [pc, #152]	@ (800a384 <HAL_RTC_Init+0x114>)
 800a2ec:	699a      	ldr	r2, [r3, #24]
 800a2ee:	687b      	ldr	r3, [r7, #4]
 800a2f0:	6859      	ldr	r1, [r3, #4]
 800a2f2:	687b      	ldr	r3, [r7, #4]
 800a2f4:	691b      	ldr	r3, [r3, #16]
 800a2f6:	4319      	orrs	r1, r3
 800a2f8:	687b      	ldr	r3, [r7, #4]
 800a2fa:	699b      	ldr	r3, [r3, #24]
 800a2fc:	430b      	orrs	r3, r1
 800a2fe:	4921      	ldr	r1, [pc, #132]	@ (800a384 <HAL_RTC_Init+0x114>)
 800a300:	4313      	orrs	r3, r2
 800a302:	618b      	str	r3, [r1, #24]

          /* Configure the RTC PRER */
          WRITE_REG(RTC->PRER, ((hrtc->Init.SynchPrediv) | (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos)));
 800a304:	687b      	ldr	r3, [r7, #4]
 800a306:	68da      	ldr	r2, [r3, #12]
 800a308:	687b      	ldr	r3, [r7, #4]
 800a30a:	689b      	ldr	r3, [r3, #8]
 800a30c:	041b      	lsls	r3, r3, #16
 800a30e:	491d      	ldr	r1, [pc, #116]	@ (800a384 <HAL_RTC_Init+0x114>)
 800a310:	4313      	orrs	r3, r2
 800a312:	610b      	str	r3, [r1, #16]

          /* Configure the Binary mode */
          MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
 800a314:	4b1b      	ldr	r3, [pc, #108]	@ (800a384 <HAL_RTC_Init+0x114>)
 800a316:	68db      	ldr	r3, [r3, #12]
 800a318:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 800a31c:	687b      	ldr	r3, [r7, #4]
 800a31e:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 800a320:	687b      	ldr	r3, [r7, #4]
 800a322:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a324:	430b      	orrs	r3, r1
 800a326:	4917      	ldr	r1, [pc, #92]	@ (800a384 <HAL_RTC_Init+0x114>)
 800a328:	4313      	orrs	r3, r2
 800a32a:	60cb      	str	r3, [r1, #12]

          /* Exit Initialization mode */
          status = RTC_ExitInitMode(hrtc);
 800a32c:	6878      	ldr	r0, [r7, #4]
 800a32e:	f000 f9bb 	bl	800a6a8 <RTC_ExitInitMode>
 800a332:	4603      	mov	r3, r0
 800a334:	73fb      	strb	r3, [r7, #15]

          if (status == HAL_OK)
 800a336:	7bfb      	ldrb	r3, [r7, #15]
 800a338:	2b00      	cmp	r3, #0
 800a33a:	d10e      	bne.n	800a35a <HAL_RTC_Init+0xea>
          {
            MODIFY_REG(RTC->CR, \
 800a33c:	4b11      	ldr	r3, [pc, #68]	@ (800a384 <HAL_RTC_Init+0x114>)
 800a33e:	699b      	ldr	r3, [r3, #24]
 800a340:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 800a344:	687b      	ldr	r3, [r7, #4]
 800a346:	6a19      	ldr	r1, [r3, #32]
 800a348:	687b      	ldr	r3, [r7, #4]
 800a34a:	69db      	ldr	r3, [r3, #28]
 800a34c:	4319      	orrs	r1, r3
 800a34e:	687b      	ldr	r3, [r7, #4]
 800a350:	695b      	ldr	r3, [r3, #20]
 800a352:	430b      	orrs	r3, r1
 800a354:	490b      	ldr	r1, [pc, #44]	@ (800a384 <HAL_RTC_Init+0x114>)
 800a356:	4313      	orrs	r3, r2
 800a358:	618b      	str	r3, [r1, #24]
                       hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
          }
        }

        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a35a:	4b0a      	ldr	r3, [pc, #40]	@ (800a384 <HAL_RTC_Init+0x114>)
 800a35c:	22ff      	movs	r2, #255	@ 0xff
 800a35e:	625a      	str	r2, [r3, #36]	@ 0x24
 800a360:	e004      	b.n	800a36c <HAL_RTC_Init+0xfc>
      }
      else
      {
        /* The calendar does not need to be initialized as the 'binary only' mode is selected */
        status = HAL_OK;
 800a362:	2300      	movs	r3, #0
 800a364:	73fb      	strb	r3, [r7, #15]
 800a366:	e001      	b.n	800a36c <HAL_RTC_Init+0xfc>
      }
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 800a368:	2300      	movs	r3, #0
 800a36a:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 800a36c:	7bfb      	ldrb	r3, [r7, #15]
 800a36e:	2b00      	cmp	r3, #0
 800a370:	d103      	bne.n	800a37a <HAL_RTC_Init+0x10a>
    {
      /* Change RTC state */
      hrtc->State = HAL_RTC_STATE_READY;
 800a372:	687b      	ldr	r3, [r7, #4]
 800a374:	2201      	movs	r2, #1
 800a376:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    }
  }

  return status;
 800a37a:	7bfb      	ldrb	r3, [r7, #15]
}
 800a37c:	4618      	mov	r0, r3
 800a37e:	3710      	adds	r7, #16
 800a380:	46bd      	mov	sp, r7
 800a382:	bd80      	pop	{r7, pc}
 800a384:	46007800 	.word	0x46007800

0800a388 <HAL_RTC_SetTime>:
  *             @arg RTC_FORMAT_BIN: Binary format
  *             @arg RTC_FORMAT_BCD: BCD format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800a388:	b590      	push	{r4, r7, lr}
 800a38a:	b087      	sub	sp, #28
 800a38c:	af00      	add	r7, sp, #0
 800a38e:	60f8      	str	r0, [r7, #12]
 800a390:	60b9      	str	r1, [r7, #8]
 800a392:	607a      	str	r2, [r7, #4]
    assert_param(IS_RTC_FORMAT(Format));
  }
#endif /* USE_FULL_ASSERT */

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800a394:	68fb      	ldr	r3, [r7, #12]
 800a396:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800a39a:	2b01      	cmp	r3, #1
 800a39c:	d101      	bne.n	800a3a2 <HAL_RTC_SetTime+0x1a>
 800a39e:	2302      	movs	r3, #2
 800a3a0:	e088      	b.n	800a4b4 <HAL_RTC_SetTime+0x12c>
 800a3a2:	68fb      	ldr	r3, [r7, #12]
 800a3a4:	2201      	movs	r2, #1
 800a3a6:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 800a3aa:	68fb      	ldr	r3, [r7, #12]
 800a3ac:	2202      	movs	r2, #2
 800a3ae:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800a3b2:	4b42      	ldr	r3, [pc, #264]	@ (800a4bc <HAL_RTC_SetTime+0x134>)
 800a3b4:	22ca      	movs	r2, #202	@ 0xca
 800a3b6:	625a      	str	r2, [r3, #36]	@ 0x24
 800a3b8:	4b40      	ldr	r3, [pc, #256]	@ (800a4bc <HAL_RTC_SetTime+0x134>)
 800a3ba:	2253      	movs	r2, #83	@ 0x53
 800a3bc:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800a3be:	68f8      	ldr	r0, [r7, #12]
 800a3c0:	f000 f936 	bl	800a630 <RTC_EnterInitMode>
 800a3c4:	4603      	mov	r3, r0
 800a3c6:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 800a3c8:	7cfb      	ldrb	r3, [r7, #19]
 800a3ca:	2b00      	cmp	r3, #0
 800a3cc:	d163      	bne.n	800a496 <HAL_RTC_SetTime+0x10e>
  {
    /* Check Binary mode ((32-bit free-running counter) */
    if (READ_BIT(RTC->ICSR, RTC_ICSR_BIN) != RTC_BINARY_ONLY)
 800a3ce:	4b3b      	ldr	r3, [pc, #236]	@ (800a4bc <HAL_RTC_SetTime+0x134>)
 800a3d0:	68db      	ldr	r3, [r3, #12]
 800a3d2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a3d6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a3da:	d057      	beq.n	800a48c <HAL_RTC_SetTime+0x104>
    {
      if (Format == RTC_FORMAT_BIN)
 800a3dc:	687b      	ldr	r3, [r7, #4]
 800a3de:	2b00      	cmp	r3, #0
 800a3e0:	d125      	bne.n	800a42e <HAL_RTC_SetTime+0xa6>
      {
        if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 800a3e2:	4b36      	ldr	r3, [pc, #216]	@ (800a4bc <HAL_RTC_SetTime+0x134>)
 800a3e4:	699b      	ldr	r3, [r3, #24]
 800a3e6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a3ea:	2b00      	cmp	r3, #0
 800a3ec:	d102      	bne.n	800a3f4 <HAL_RTC_SetTime+0x6c>
          assert_param(IS_RTC_HOUR12(sTime->Hours));
          assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
        }
        else
        {
          sTime->TimeFormat = 0x00U;
 800a3ee:	68bb      	ldr	r3, [r7, #8]
 800a3f0:	2200      	movs	r2, #0
 800a3f2:	70da      	strb	r2, [r3, #3]
          assert_param(IS_RTC_HOUR24(sTime->Hours));
        }
        assert_param(IS_RTC_MINUTES(sTime->Minutes));
        assert_param(IS_RTC_SECONDS(sTime->Seconds));

        tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 800a3f4:	68bb      	ldr	r3, [r7, #8]
 800a3f6:	781b      	ldrb	r3, [r3, #0]
 800a3f8:	4618      	mov	r0, r3
 800a3fa:	f000 f993 	bl	800a724 <RTC_ByteToBcd2>
 800a3fe:	4603      	mov	r3, r0
 800a400:	041c      	lsls	r4, r3, #16
                            ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800a402:	68bb      	ldr	r3, [r7, #8]
 800a404:	785b      	ldrb	r3, [r3, #1]
 800a406:	4618      	mov	r0, r3
 800a408:	f000 f98c 	bl	800a724 <RTC_ByteToBcd2>
 800a40c:	4603      	mov	r3, r0
 800a40e:	021b      	lsls	r3, r3, #8
        tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 800a410:	431c      	orrs	r4, r3
                            ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 800a412:	68bb      	ldr	r3, [r7, #8]
 800a414:	789b      	ldrb	r3, [r3, #2]
 800a416:	4618      	mov	r0, r3
 800a418:	f000 f984 	bl	800a724 <RTC_ByteToBcd2>
 800a41c:	4603      	mov	r3, r0
                            ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800a41e:	ea44 0203 	orr.w	r2, r4, r3
                            (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 800a422:	68bb      	ldr	r3, [r7, #8]
 800a424:	78db      	ldrb	r3, [r3, #3]
 800a426:	059b      	lsls	r3, r3, #22
        tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 800a428:	4313      	orrs	r3, r2
 800a42a:	617b      	str	r3, [r7, #20]
 800a42c:	e017      	b.n	800a45e <HAL_RTC_SetTime+0xd6>
      }
      else
      {
        if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 800a42e:	4b23      	ldr	r3, [pc, #140]	@ (800a4bc <HAL_RTC_SetTime+0x134>)
 800a430:	699b      	ldr	r3, [r3, #24]
 800a432:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a436:	2b00      	cmp	r3, #0
 800a438:	d102      	bne.n	800a440 <HAL_RTC_SetTime+0xb8>
          assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
          assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
        }
        else
        {
          sTime->TimeFormat = 0x00U;
 800a43a:	68bb      	ldr	r3, [r7, #8]
 800a43c:	2200      	movs	r2, #0
 800a43e:	70da      	strb	r2, [r3, #3]
          assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
        }
        assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
        assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
        tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 800a440:	68bb      	ldr	r3, [r7, #8]
 800a442:	781b      	ldrb	r3, [r3, #0]
 800a444:	041a      	lsls	r2, r3, #16
                  ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800a446:	68bb      	ldr	r3, [r7, #8]
 800a448:	785b      	ldrb	r3, [r3, #1]
 800a44a:	021b      	lsls	r3, r3, #8
        tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 800a44c:	4313      	orrs	r3, r2
                  ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 800a44e:	68ba      	ldr	r2, [r7, #8]
 800a450:	7892      	ldrb	r2, [r2, #2]
                  ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800a452:	431a      	orrs	r2, r3
                  ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 800a454:	68bb      	ldr	r3, [r7, #8]
 800a456:	78db      	ldrb	r3, [r3, #3]
 800a458:	059b      	lsls	r3, r3, #22
        tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 800a45a:	4313      	orrs	r3, r2
 800a45c:	617b      	str	r3, [r7, #20]
      }

      /* Set the RTC_TR register */
      WRITE_REG(RTC->TR, (tmpreg & RTC_TR_RESERVED_MASK));
 800a45e:	4a17      	ldr	r2, [pc, #92]	@ (800a4bc <HAL_RTC_SetTime+0x134>)
 800a460:	697b      	ldr	r3, [r7, #20]
 800a462:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 800a466:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 800a46a:	6013      	str	r3, [r2, #0]

      /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
      CLEAR_BIT(RTC->CR, RTC_CR_BKP);
 800a46c:	4b13      	ldr	r3, [pc, #76]	@ (800a4bc <HAL_RTC_SetTime+0x134>)
 800a46e:	699b      	ldr	r3, [r3, #24]
 800a470:	4a12      	ldr	r2, [pc, #72]	@ (800a4bc <HAL_RTC_SetTime+0x134>)
 800a472:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800a476:	6193      	str	r3, [r2, #24]

      /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
      SET_BIT(RTC->CR, (sTime->DayLightSaving | sTime->StoreOperation));
 800a478:	4b10      	ldr	r3, [pc, #64]	@ (800a4bc <HAL_RTC_SetTime+0x134>)
 800a47a:	699a      	ldr	r2, [r3, #24]
 800a47c:	68bb      	ldr	r3, [r7, #8]
 800a47e:	68d9      	ldr	r1, [r3, #12]
 800a480:	68bb      	ldr	r3, [r7, #8]
 800a482:	691b      	ldr	r3, [r3, #16]
 800a484:	430b      	orrs	r3, r1
 800a486:	490d      	ldr	r1, [pc, #52]	@ (800a4bc <HAL_RTC_SetTime+0x134>)
 800a488:	4313      	orrs	r3, r2
 800a48a:	618b      	str	r3, [r1, #24]
    }

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800a48c:	68f8      	ldr	r0, [r7, #12]
 800a48e:	f000 f90b 	bl	800a6a8 <RTC_ExitInitMode>
 800a492:	4603      	mov	r3, r0
 800a494:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a496:	4b09      	ldr	r3, [pc, #36]	@ (800a4bc <HAL_RTC_SetTime+0x134>)
 800a498:	22ff      	movs	r2, #255	@ 0xff
 800a49a:	625a      	str	r2, [r3, #36]	@ 0x24

  if (status == HAL_OK)
 800a49c:	7cfb      	ldrb	r3, [r7, #19]
 800a49e:	2b00      	cmp	r3, #0
 800a4a0:	d103      	bne.n	800a4aa <HAL_RTC_SetTime+0x122>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800a4a2:	68fb      	ldr	r3, [r7, #12]
 800a4a4:	2201      	movs	r2, #1
 800a4a6:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800a4aa:	68fb      	ldr	r3, [r7, #12]
 800a4ac:	2200      	movs	r2, #0
 800a4ae:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return status;
 800a4b2:	7cfb      	ldrb	r3, [r7, #19]
}
 800a4b4:	4618      	mov	r0, r3
 800a4b6:	371c      	adds	r7, #28
 800a4b8:	46bd      	mov	sp, r7
 800a4ba:	bd90      	pop	{r4, r7, pc}
 800a4bc:	46007800 	.word	0x46007800

0800a4c0 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary format
  *            @arg RTC_FORMAT_BCD: BCD format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800a4c0:	b590      	push	{r4, r7, lr}
 800a4c2:	b087      	sub	sp, #28
 800a4c4:	af00      	add	r7, sp, #0
 800a4c6:	60f8      	str	r0, [r7, #12]
 800a4c8:	60b9      	str	r1, [r7, #8]
 800a4ca:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800a4cc:	68fb      	ldr	r3, [r7, #12]
 800a4ce:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800a4d2:	2b01      	cmp	r3, #1
 800a4d4:	d101      	bne.n	800a4da <HAL_RTC_SetDate+0x1a>
 800a4d6:	2302      	movs	r3, #2
 800a4d8:	e071      	b.n	800a5be <HAL_RTC_SetDate+0xfe>
 800a4da:	68fb      	ldr	r3, [r7, #12]
 800a4dc:	2201      	movs	r2, #1
 800a4de:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 800a4e2:	68fb      	ldr	r3, [r7, #12]
 800a4e4:	2202      	movs	r2, #2
 800a4e6:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800a4ea:	687b      	ldr	r3, [r7, #4]
 800a4ec:	2b00      	cmp	r3, #0
 800a4ee:	d10e      	bne.n	800a50e <HAL_RTC_SetDate+0x4e>
 800a4f0:	68bb      	ldr	r3, [r7, #8]
 800a4f2:	785b      	ldrb	r3, [r3, #1]
 800a4f4:	f003 0310 	and.w	r3, r3, #16
 800a4f8:	2b00      	cmp	r3, #0
 800a4fa:	d008      	beq.n	800a50e <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800a4fc:	68bb      	ldr	r3, [r7, #8]
 800a4fe:	785b      	ldrb	r3, [r3, #1]
 800a500:	f023 0310 	bic.w	r3, r3, #16
 800a504:	b2db      	uxtb	r3, r3
 800a506:	330a      	adds	r3, #10
 800a508:	b2da      	uxtb	r2, r3
 800a50a:	68bb      	ldr	r3, [r7, #8]
 800a50c:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 800a50e:	687b      	ldr	r3, [r7, #4]
 800a510:	2b00      	cmp	r3, #0
 800a512:	d11c      	bne.n	800a54e <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 800a514:	68bb      	ldr	r3, [r7, #8]
 800a516:	78db      	ldrb	r3, [r3, #3]
 800a518:	4618      	mov	r0, r3
 800a51a:	f000 f903 	bl	800a724 <RTC_ByteToBcd2>
 800a51e:	4603      	mov	r3, r0
 800a520:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800a522:	68bb      	ldr	r3, [r7, #8]
 800a524:	785b      	ldrb	r3, [r3, #1]
 800a526:	4618      	mov	r0, r3
 800a528:	f000 f8fc 	bl	800a724 <RTC_ByteToBcd2>
 800a52c:	4603      	mov	r3, r0
 800a52e:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 800a530:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date) << RTC_DR_DU_Pos) | \
 800a532:	68bb      	ldr	r3, [r7, #8]
 800a534:	789b      	ldrb	r3, [r3, #2]
 800a536:	4618      	mov	r0, r3
 800a538:	f000 f8f4 	bl	800a724 <RTC_ByteToBcd2>
 800a53c:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800a53e:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos));
 800a542:	68bb      	ldr	r3, [r7, #8]
 800a544:	781b      	ldrb	r3, [r3, #0]
 800a546:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 800a548:	4313      	orrs	r3, r2
 800a54a:	617b      	str	r3, [r7, #20]
 800a54c:	e00e      	b.n	800a56c <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 800a54e:	68bb      	ldr	r3, [r7, #8]
 800a550:	78db      	ldrb	r3, [r3, #3]
 800a552:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 800a554:	68bb      	ldr	r3, [r7, #8]
 800a556:	785b      	ldrb	r3, [r3, #1]
 800a558:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 800a55a:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date) << RTC_DR_DU_Pos) | \
 800a55c:	68ba      	ldr	r2, [r7, #8]
 800a55e:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 800a560:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 800a562:	68bb      	ldr	r3, [r7, #8]
 800a564:	781b      	ldrb	r3, [r3, #0]
 800a566:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 800a568:	4313      	orrs	r3, r2
 800a56a:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800a56c:	4b16      	ldr	r3, [pc, #88]	@ (800a5c8 <HAL_RTC_SetDate+0x108>)
 800a56e:	22ca      	movs	r2, #202	@ 0xca
 800a570:	625a      	str	r2, [r3, #36]	@ 0x24
 800a572:	4b15      	ldr	r3, [pc, #84]	@ (800a5c8 <HAL_RTC_SetDate+0x108>)
 800a574:	2253      	movs	r2, #83	@ 0x53
 800a576:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800a578:	68f8      	ldr	r0, [r7, #12]
 800a57a:	f000 f859 	bl	800a630 <RTC_EnterInitMode>
 800a57e:	4603      	mov	r3, r0
 800a580:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 800a582:	7cfb      	ldrb	r3, [r7, #19]
 800a584:	2b00      	cmp	r3, #0
 800a586:	d10b      	bne.n	800a5a0 <HAL_RTC_SetDate+0xe0>
  {
    /* Set the RTC_DR register */
    WRITE_REG(RTC->DR, (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK));
 800a588:	4a0f      	ldr	r2, [pc, #60]	@ (800a5c8 <HAL_RTC_SetDate+0x108>)
 800a58a:	697b      	ldr	r3, [r7, #20]
 800a58c:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800a590:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800a594:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800a596:	68f8      	ldr	r0, [r7, #12]
 800a598:	f000 f886 	bl	800a6a8 <RTC_ExitInitMode>
 800a59c:	4603      	mov	r3, r0
 800a59e:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a5a0:	4b09      	ldr	r3, [pc, #36]	@ (800a5c8 <HAL_RTC_SetDate+0x108>)
 800a5a2:	22ff      	movs	r2, #255	@ 0xff
 800a5a4:	625a      	str	r2, [r3, #36]	@ 0x24

  if (status == HAL_OK)
 800a5a6:	7cfb      	ldrb	r3, [r7, #19]
 800a5a8:	2b00      	cmp	r3, #0
 800a5aa:	d103      	bne.n	800a5b4 <HAL_RTC_SetDate+0xf4>
  {
    hrtc->State = HAL_RTC_STATE_READY ;
 800a5ac:	68fb      	ldr	r3, [r7, #12]
 800a5ae:	2201      	movs	r2, #1
 800a5b0:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800a5b4:	68fb      	ldr	r3, [r7, #12]
 800a5b6:	2200      	movs	r2, #0
 800a5b8:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return status;
 800a5bc:	7cfb      	ldrb	r3, [r7, #19]
}
 800a5be:	4618      	mov	r0, r3
 800a5c0:	371c      	adds	r7, #28
 800a5c2:	46bd      	mov	sp, r7
 800a5c4:	bd90      	pop	{r4, r7, pc}
 800a5c6:	bf00      	nop
 800a5c8:	46007800 	.word	0x46007800

0800a5cc <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800a5cc:	b580      	push	{r7, lr}
 800a5ce:	b084      	sub	sp, #16
 800a5d0:	af00      	add	r7, sp, #0
 800a5d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_RSF);
 800a5d4:	4b15      	ldr	r3, [pc, #84]	@ (800a62c <HAL_RTC_WaitForSynchro+0x60>)
 800a5d6:	68db      	ldr	r3, [r3, #12]
 800a5d8:	4a14      	ldr	r2, [pc, #80]	@ (800a62c <HAL_RTC_WaitForSynchro+0x60>)
 800a5da:	f023 0320 	bic.w	r3, r3, #32
 800a5de:	60d3      	str	r3, [r2, #12]

  tickstart = HAL_GetTick();
 800a5e0:	f7fa fd60 	bl	80050a4 <HAL_GetTick>
 800a5e4:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 800a5e6:	e013      	b.n	800a610 <HAL_RTC_WaitForSynchro+0x44>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800a5e8:	f7fa fd5c 	bl	80050a4 <HAL_GetTick>
 800a5ec:	4602      	mov	r2, r0
 800a5ee:	68fb      	ldr	r3, [r7, #12]
 800a5f0:	1ad3      	subs	r3, r2, r3
 800a5f2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800a5f6:	d90b      	bls.n	800a610 <HAL_RTC_WaitForSynchro+0x44>
    {
      /* New check to avoid false timeout detection in case of preemption */
      if (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 800a5f8:	4b0c      	ldr	r3, [pc, #48]	@ (800a62c <HAL_RTC_WaitForSynchro+0x60>)
 800a5fa:	68db      	ldr	r3, [r3, #12]
 800a5fc:	f003 0320 	and.w	r3, r3, #32
 800a600:	2b00      	cmp	r3, #0
 800a602:	d10c      	bne.n	800a61e <HAL_RTC_WaitForSynchro+0x52>
      {
        /* Change RTC state */
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800a604:	687b      	ldr	r3, [r7, #4]
 800a606:	2203      	movs	r2, #3
 800a608:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
        return HAL_TIMEOUT;
 800a60c:	2303      	movs	r3, #3
 800a60e:	e008      	b.n	800a622 <HAL_RTC_WaitForSynchro+0x56>
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 800a610:	4b06      	ldr	r3, [pc, #24]	@ (800a62c <HAL_RTC_WaitForSynchro+0x60>)
 800a612:	68db      	ldr	r3, [r3, #12]
 800a614:	f003 0320 	and.w	r3, r3, #32
 800a618:	2b00      	cmp	r3, #0
 800a61a:	d0e5      	beq.n	800a5e8 <HAL_RTC_WaitForSynchro+0x1c>
 800a61c:	e000      	b.n	800a620 <HAL_RTC_WaitForSynchro+0x54>
      }
      else
      {
        break;
 800a61e:	bf00      	nop
      }
    }
  }

  return HAL_OK;
 800a620:	2300      	movs	r3, #0
}
 800a622:	4618      	mov	r0, r3
 800a624:	3710      	adds	r7, #16
 800a626:	46bd      	mov	sp, r7
 800a628:	bd80      	pop	{r7, pc}
 800a62a:	bf00      	nop
 800a62c:	46007800 	.word	0x46007800

0800a630 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800a630:	b580      	push	{r7, lr}
 800a632:	b084      	sub	sp, #16
 800a634:	af00      	add	r7, sp, #0
 800a636:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800a638:	2300      	movs	r3, #0
 800a63a:	73fb      	strb	r3, [r7, #15]

  /* Check if the Initialization mode is set */
  if (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
 800a63c:	4b19      	ldr	r3, [pc, #100]	@ (800a6a4 <RTC_EnterInitMode+0x74>)
 800a63e:	68db      	ldr	r3, [r3, #12]
 800a640:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a644:	2b00      	cmp	r3, #0
 800a646:	d128      	bne.n	800a69a <RTC_EnterInitMode+0x6a>
  {
    /* Set the Initialization mode */
    SET_BIT(RTC->ICSR, RTC_ICSR_INIT);
 800a648:	4b16      	ldr	r3, [pc, #88]	@ (800a6a4 <RTC_EnterInitMode+0x74>)
 800a64a:	68db      	ldr	r3, [r3, #12]
 800a64c:	4a15      	ldr	r2, [pc, #84]	@ (800a6a4 <RTC_EnterInitMode+0x74>)
 800a64e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a652:	60d3      	str	r3, [r2, #12]

    tickstart = HAL_GetTick();
 800a654:	f7fa fd26 	bl	80050a4 <HAL_GetTick>
 800a658:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800a65a:	e013      	b.n	800a684 <RTC_EnterInitMode+0x54>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 800a65c:	f7fa fd22 	bl	80050a4 <HAL_GetTick>
 800a660:	4602      	mov	r2, r0
 800a662:	68bb      	ldr	r3, [r7, #8]
 800a664:	1ad3      	subs	r3, r2, r3
 800a666:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800a66a:	d90b      	bls.n	800a684 <RTC_EnterInitMode+0x54>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
 800a66c:	4b0d      	ldr	r3, [pc, #52]	@ (800a6a4 <RTC_EnterInitMode+0x74>)
 800a66e:	68db      	ldr	r3, [r3, #12]
 800a670:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a674:	2b00      	cmp	r3, #0
 800a676:	d10f      	bne.n	800a698 <RTC_EnterInitMode+0x68>
        {
          status = HAL_TIMEOUT;
 800a678:	2303      	movs	r3, #3
 800a67a:	73fb      	strb	r3, [r7, #15]

          /* Change RTC state */
          hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800a67c:	687b      	ldr	r3, [r7, #4]
 800a67e:	2203      	movs	r2, #3
 800a680:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    while ((READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800a684:	4b07      	ldr	r3, [pc, #28]	@ (800a6a4 <RTC_EnterInitMode+0x74>)
 800a686:	68db      	ldr	r3, [r3, #12]
 800a688:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a68c:	2b00      	cmp	r3, #0
 800a68e:	d104      	bne.n	800a69a <RTC_EnterInitMode+0x6a>
 800a690:	7bfb      	ldrb	r3, [r7, #15]
 800a692:	2b03      	cmp	r3, #3
 800a694:	d1e2      	bne.n	800a65c <RTC_EnterInitMode+0x2c>
 800a696:	e000      	b.n	800a69a <RTC_EnterInitMode+0x6a>
        }
        else
        {
          break;
 800a698:	bf00      	nop
        }
      }
    }
  }

  return status;
 800a69a:	7bfb      	ldrb	r3, [r7, #15]
}
 800a69c:	4618      	mov	r0, r3
 800a69e:	3710      	adds	r7, #16
 800a6a0:	46bd      	mov	sp, r7
 800a6a2:	bd80      	pop	{r7, pc}
 800a6a4:	46007800 	.word	0x46007800

0800a6a8 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800a6a8:	b580      	push	{r7, lr}
 800a6aa:	b084      	sub	sp, #16
 800a6ac:	af00      	add	r7, sp, #0
 800a6ae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a6b0:	2300      	movs	r3, #0
 800a6b2:	73fb      	strb	r3, [r7, #15]

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 800a6b4:	4b1a      	ldr	r3, [pc, #104]	@ (800a720 <RTC_ExitInitMode+0x78>)
 800a6b6:	68db      	ldr	r3, [r3, #12]
 800a6b8:	4a19      	ldr	r2, [pc, #100]	@ (800a720 <RTC_ExitInitMode+0x78>)
 800a6ba:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a6be:	60d3      	str	r3, [r2, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 800a6c0:	4b17      	ldr	r3, [pc, #92]	@ (800a720 <RTC_ExitInitMode+0x78>)
 800a6c2:	699b      	ldr	r3, [r3, #24]
 800a6c4:	f003 0320 	and.w	r3, r3, #32
 800a6c8:	2b00      	cmp	r3, #0
 800a6ca:	d10c      	bne.n	800a6e6 <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800a6cc:	6878      	ldr	r0, [r7, #4]
 800a6ce:	f7ff ff7d 	bl	800a5cc <HAL_RTC_WaitForSynchro>
 800a6d2:	4603      	mov	r3, r0
 800a6d4:	2b00      	cmp	r3, #0
 800a6d6:	d01e      	beq.n	800a716 <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800a6d8:	687b      	ldr	r3, [r7, #4]
 800a6da:	2203      	movs	r2, #3
 800a6dc:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
      status = HAL_TIMEOUT;
 800a6e0:	2303      	movs	r3, #3
 800a6e2:	73fb      	strb	r3, [r7, #15]
 800a6e4:	e017      	b.n	800a716 <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry. */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800a6e6:	4b0e      	ldr	r3, [pc, #56]	@ (800a720 <RTC_ExitInitMode+0x78>)
 800a6e8:	699b      	ldr	r3, [r3, #24]
 800a6ea:	4a0d      	ldr	r2, [pc, #52]	@ (800a720 <RTC_ExitInitMode+0x78>)
 800a6ec:	f023 0320 	bic.w	r3, r3, #32
 800a6f0:	6193      	str	r3, [r2, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800a6f2:	6878      	ldr	r0, [r7, #4]
 800a6f4:	f7ff ff6a 	bl	800a5cc <HAL_RTC_WaitForSynchro>
 800a6f8:	4603      	mov	r3, r0
 800a6fa:	2b00      	cmp	r3, #0
 800a6fc:	d005      	beq.n	800a70a <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800a6fe:	687b      	ldr	r3, [r7, #4]
 800a700:	2203      	movs	r2, #3
 800a702:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
      status = HAL_TIMEOUT;
 800a706:	2303      	movs	r3, #3
 800a708:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800a70a:	4b05      	ldr	r3, [pc, #20]	@ (800a720 <RTC_ExitInitMode+0x78>)
 800a70c:	699b      	ldr	r3, [r3, #24]
 800a70e:	4a04      	ldr	r2, [pc, #16]	@ (800a720 <RTC_ExitInitMode+0x78>)
 800a710:	f043 0320 	orr.w	r3, r3, #32
 800a714:	6193      	str	r3, [r2, #24]
  }
  return status;
 800a716:	7bfb      	ldrb	r3, [r7, #15]
}
 800a718:	4618      	mov	r0, r3
 800a71a:	3710      	adds	r7, #16
 800a71c:	46bd      	mov	sp, r7
 800a71e:	bd80      	pop	{r7, pc}
 800a720:	46007800 	.word	0x46007800

0800a724 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 800a724:	b480      	push	{r7}
 800a726:	b085      	sub	sp, #20
 800a728:	af00      	add	r7, sp, #0
 800a72a:	4603      	mov	r3, r0
 800a72c:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800a72e:	2300      	movs	r3, #0
 800a730:	60fb      	str	r3, [r7, #12]
  uint8_t tmp_Value = Value;
 800a732:	79fb      	ldrb	r3, [r7, #7]
 800a734:	72fb      	strb	r3, [r7, #11]

  while (tmp_Value >= 10U)
 800a736:	e005      	b.n	800a744 <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 800a738:	68fb      	ldr	r3, [r7, #12]
 800a73a:	3301      	adds	r3, #1
 800a73c:	60fb      	str	r3, [r7, #12]
    tmp_Value -= 10U;
 800a73e:	7afb      	ldrb	r3, [r7, #11]
 800a740:	3b0a      	subs	r3, #10
 800a742:	72fb      	strb	r3, [r7, #11]
  while (tmp_Value >= 10U)
 800a744:	7afb      	ldrb	r3, [r7, #11]
 800a746:	2b09      	cmp	r3, #9
 800a748:	d8f6      	bhi.n	800a738 <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | tmp_Value);
 800a74a:	68fb      	ldr	r3, [r7, #12]
 800a74c:	b2db      	uxtb	r3, r3
 800a74e:	011b      	lsls	r3, r3, #4
 800a750:	b2da      	uxtb	r2, r3
 800a752:	7afb      	ldrb	r3, [r7, #11]
 800a754:	4313      	orrs	r3, r2
 800a756:	b2db      	uxtb	r3, r3
}
 800a758:	4618      	mov	r0, r3
 800a75a:	3714      	adds	r7, #20
 800a75c:	46bd      	mov	sp, r7
 800a75e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a762:	4770      	bx	lr

0800a764 <HAL_RTCEx_BKUPWrite>:
  *          This parameter can be RTC_BKP_DRx where x can be from 0 to RTC_BACKUP_NB
  * @param  Data Data to be written in the specified Backup data register.
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data)
{
 800a764:	b480      	push	{r7}
 800a766:	b087      	sub	sp, #28
 800a768:	af00      	add	r7, sp, #0
 800a76a:	60f8      	str	r0, [r7, #12]
 800a76c:	60b9      	str	r1, [r7, #8]
 800a76e:	607a      	str	r2, [r7, #4]
  UNUSED(hrtc);

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) &(TAMP->BKP0R);
 800a770:	4b07      	ldr	r3, [pc, #28]	@ (800a790 <HAL_RTCEx_BKUPWrite+0x2c>)
 800a772:	617b      	str	r3, [r7, #20]
  tmp += (BackupRegister * 4U);
 800a774:	68bb      	ldr	r3, [r7, #8]
 800a776:	009b      	lsls	r3, r3, #2
 800a778:	697a      	ldr	r2, [r7, #20]
 800a77a:	4413      	add	r3, r2
 800a77c:	617b      	str	r3, [r7, #20]

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 800a77e:	697b      	ldr	r3, [r7, #20]
 800a780:	687a      	ldr	r2, [r7, #4]
 800a782:	601a      	str	r2, [r3, #0]
}
 800a784:	bf00      	nop
 800a786:	371c      	adds	r7, #28
 800a788:	46bd      	mov	sp, r7
 800a78a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a78e:	4770      	bx	lr
 800a790:	46007d00 	.word	0x46007d00

0800a794 <HAL_RTCEx_BKUPRead>:
  * @param  BackupRegister RTC Backup data Register number.
  *          This parameter can be RTC_BKP_DRx where x can be from 0 to RTC_BACKUP_NB
  * @retval Read value
  */
uint32_t HAL_RTCEx_BKUPRead(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister)
{
 800a794:	b480      	push	{r7}
 800a796:	b085      	sub	sp, #20
 800a798:	af00      	add	r7, sp, #0
 800a79a:	6078      	str	r0, [r7, #4]
 800a79c:	6039      	str	r1, [r7, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hrtc);
  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) &(TAMP->BKP0R);
 800a79e:	4b07      	ldr	r3, [pc, #28]	@ (800a7bc <HAL_RTCEx_BKUPRead+0x28>)
 800a7a0:	60fb      	str	r3, [r7, #12]
  tmp += (BackupRegister * 4U);
 800a7a2:	683b      	ldr	r3, [r7, #0]
 800a7a4:	009b      	lsls	r3, r3, #2
 800a7a6:	68fa      	ldr	r2, [r7, #12]
 800a7a8:	4413      	add	r3, r2
 800a7aa:	60fb      	str	r3, [r7, #12]

  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 800a7ac:	68fb      	ldr	r3, [r7, #12]
 800a7ae:	681b      	ldr	r3, [r3, #0]
}
 800a7b0:	4618      	mov	r0, r3
 800a7b2:	3714      	adds	r7, #20
 800a7b4:	46bd      	mov	sp, r7
 800a7b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7ba:	4770      	bx	lr
 800a7bc:	46007d00 	.word	0x46007d00

0800a7c0 <HAL_RTCEx_PrivilegeModeSet>:
  * @param  hrtc RTC handle
  * @param  privilegeState  Privilege state
  * @retval HAL_StatusTypeDef
  */
HAL_StatusTypeDef HAL_RTCEx_PrivilegeModeSet(RTC_HandleTypeDef *hrtc, RTC_PrivilegeStateTypeDef *privilegeState)
{
 800a7c0:	b480      	push	{r7}
 800a7c2:	b083      	sub	sp, #12
 800a7c4:	af00      	add	r7, sp, #0
 800a7c6:	6078      	str	r0, [r7, #4]
 800a7c8:	6039      	str	r1, [r7, #0]
  assert_param(IS_RTC_PRIVILEGE_BKUP_ZONE(privilegeState->backupRegisterPrivZone));
  assert_param(IS_RTC_BKP(privilegeState->backupRegisterStartZone2));
  assert_param(IS_RTC_BKP(privilegeState->backupRegisterStartZone3));

  /* RTC privilege configuration */
  WRITE_REG(RTC->PRIVCFGR, privilegeState->rtcPrivilegeFull | privilegeState->rtcPrivilegeFeatures);
 800a7ca:	683b      	ldr	r3, [r7, #0]
 800a7cc:	681a      	ldr	r2, [r3, #0]
 800a7ce:	683b      	ldr	r3, [r7, #0]
 800a7d0:	685b      	ldr	r3, [r3, #4]
 800a7d2:	4910      	ldr	r1, [pc, #64]	@ (800a814 <HAL_RTCEx_PrivilegeModeSet+0x54>)
 800a7d4:	4313      	orrs	r3, r2
 800a7d6:	61cb      	str	r3, [r1, #28]

  /* TAMP, Monotonic counter and Backup registers privilege configuration
     Warning : privilegeState->backupRegisterPrivZone is only writable in secure mode or if trustzone is disabled.
               In non secure mode, a notification is generated through a flag/interrupt in the TZIC
         (TrustZone interrupt controller). The bits are not written. */
  WRITE_REG(TAMP->PRIVCFGR, privilegeState->tampPrivilegeFull | privilegeState->backupRegisterPrivZone | \
 800a7d8:	683b      	ldr	r3, [r7, #0]
 800a7da:	689a      	ldr	r2, [r3, #8]
 800a7dc:	683b      	ldr	r3, [r7, #0]
 800a7de:	68db      	ldr	r3, [r3, #12]
 800a7e0:	431a      	orrs	r2, r3
 800a7e2:	683b      	ldr	r3, [r7, #0]
 800a7e4:	699b      	ldr	r3, [r3, #24]
 800a7e6:	490c      	ldr	r1, [pc, #48]	@ (800a818 <HAL_RTCEx_PrivilegeModeSet+0x58>)
 800a7e8:	4313      	orrs	r3, r2
 800a7ea:	624b      	str	r3, [r1, #36]	@ 0x24
  /* Backup register start zone
     Warning : This parameter is only writable in secure mode or if trustzone is disabled.
               In non secure mode, a notification is generated through a flag/interrupt in the TZIC
         (TrustZone interrupt controller). The bits are not written.
     Warning : Backup register start zones are shared with secure configuration */
  MODIFY_REG(TAMP->SECCFGR,
 800a7ec:	4b0a      	ldr	r3, [pc, #40]	@ (800a818 <HAL_RTCEx_PrivilegeModeSet+0x58>)
 800a7ee:	6a1b      	ldr	r3, [r3, #32]
 800a7f0:	f003 22ff 	and.w	r2, r3, #4278255360	@ 0xff00ff00
 800a7f4:	683b      	ldr	r3, [r7, #0]
 800a7f6:	6919      	ldr	r1, [r3, #16]
 800a7f8:	683b      	ldr	r3, [r7, #0]
 800a7fa:	695b      	ldr	r3, [r3, #20]
 800a7fc:	041b      	lsls	r3, r3, #16
 800a7fe:	430b      	orrs	r3, r1
 800a800:	4905      	ldr	r1, [pc, #20]	@ (800a818 <HAL_RTCEx_PrivilegeModeSet+0x58>)
 800a802:	4313      	orrs	r3, r2
 800a804:	620b      	str	r3, [r1, #32]
             (TAMP_SECCFGR_BKPRWSEC | TAMP_SECCFGR_BKPWSEC),
             ((privilegeState->backupRegisterStartZone2 << TAMP_SECCFGR_BKPRWSEC_Pos) | \
              (privilegeState->backupRegisterStartZone3 << TAMP_SECCFGR_BKPWSEC_Pos)));

  return HAL_OK;
 800a806:	2300      	movs	r3, #0
}
 800a808:	4618      	mov	r0, r3
 800a80a:	370c      	adds	r7, #12
 800a80c:	46bd      	mov	sp, r7
 800a80e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a812:	4770      	bx	lr
 800a814:	46007800 	.word	0x46007800
 800a818:	46007c00 	.word	0x46007c00

0800a81c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800a81c:	b580      	push	{r7, lr}
 800a81e:	b082      	sub	sp, #8
 800a820:	af00      	add	r7, sp, #0
 800a822:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a824:	687b      	ldr	r3, [r7, #4]
 800a826:	2b00      	cmp	r3, #0
 800a828:	d101      	bne.n	800a82e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800a82a:	2301      	movs	r3, #1
 800a82c:	e049      	b.n	800a8c2 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a82e:	687b      	ldr	r3, [r7, #4]
 800a830:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a834:	b2db      	uxtb	r3, r3
 800a836:	2b00      	cmp	r3, #0
 800a838:	d106      	bne.n	800a848 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a83a:	687b      	ldr	r3, [r7, #4]
 800a83c:	2200      	movs	r2, #0
 800a83e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800a842:	6878      	ldr	r0, [r7, #4]
 800a844:	f7fa f9a4 	bl	8004b90 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a848:	687b      	ldr	r3, [r7, #4]
 800a84a:	2202      	movs	r2, #2
 800a84c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a850:	687b      	ldr	r3, [r7, #4]
 800a852:	681a      	ldr	r2, [r3, #0]
 800a854:	687b      	ldr	r3, [r7, #4]
 800a856:	3304      	adds	r3, #4
 800a858:	4619      	mov	r1, r3
 800a85a:	4610      	mov	r0, r2
 800a85c:	f000 f94a 	bl	800aaf4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a860:	687b      	ldr	r3, [r7, #4]
 800a862:	2201      	movs	r2, #1
 800a864:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a868:	687b      	ldr	r3, [r7, #4]
 800a86a:	2201      	movs	r2, #1
 800a86c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800a870:	687b      	ldr	r3, [r7, #4]
 800a872:	2201      	movs	r2, #1
 800a874:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800a878:	687b      	ldr	r3, [r7, #4]
 800a87a:	2201      	movs	r2, #1
 800a87c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800a880:	687b      	ldr	r3, [r7, #4]
 800a882:	2201      	movs	r2, #1
 800a884:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800a888:	687b      	ldr	r3, [r7, #4]
 800a88a:	2201      	movs	r2, #1
 800a88c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800a890:	687b      	ldr	r3, [r7, #4]
 800a892:	2201      	movs	r2, #1
 800a894:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a898:	687b      	ldr	r3, [r7, #4]
 800a89a:	2201      	movs	r2, #1
 800a89c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a8a0:	687b      	ldr	r3, [r7, #4]
 800a8a2:	2201      	movs	r2, #1
 800a8a4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a8a8:	687b      	ldr	r3, [r7, #4]
 800a8aa:	2201      	movs	r2, #1
 800a8ac:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800a8b0:	687b      	ldr	r3, [r7, #4]
 800a8b2:	2201      	movs	r2, #1
 800a8b4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a8b8:	687b      	ldr	r3, [r7, #4]
 800a8ba:	2201      	movs	r2, #1
 800a8bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800a8c0:	2300      	movs	r3, #0
}
 800a8c2:	4618      	mov	r0, r3
 800a8c4:	3708      	adds	r7, #8
 800a8c6:	46bd      	mov	sp, r7
 800a8c8:	bd80      	pop	{r7, pc}
	...

0800a8cc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800a8cc:	b580      	push	{r7, lr}
 800a8ce:	b086      	sub	sp, #24
 800a8d0:	af00      	add	r7, sp, #0
 800a8d2:	60f8      	str	r0, [r7, #12]
 800a8d4:	60b9      	str	r1, [r7, #8]
 800a8d6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a8d8:	2300      	movs	r3, #0
 800a8da:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800a8dc:	68fb      	ldr	r3, [r7, #12]
 800a8de:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a8e2:	2b01      	cmp	r3, #1
 800a8e4:	d101      	bne.n	800a8ea <HAL_TIM_PWM_ConfigChannel+0x1e>
 800a8e6:	2302      	movs	r3, #2
 800a8e8:	e0ff      	b.n	800aaea <HAL_TIM_PWM_ConfigChannel+0x21e>
 800a8ea:	68fb      	ldr	r3, [r7, #12]
 800a8ec:	2201      	movs	r2, #1
 800a8ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800a8f2:	687b      	ldr	r3, [r7, #4]
 800a8f4:	2b14      	cmp	r3, #20
 800a8f6:	f200 80f0 	bhi.w	800aada <HAL_TIM_PWM_ConfigChannel+0x20e>
 800a8fa:	a201      	add	r2, pc, #4	@ (adr r2, 800a900 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800a8fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a900:	0800a955 	.word	0x0800a955
 800a904:	0800aadb 	.word	0x0800aadb
 800a908:	0800aadb 	.word	0x0800aadb
 800a90c:	0800aadb 	.word	0x0800aadb
 800a910:	0800a995 	.word	0x0800a995
 800a914:	0800aadb 	.word	0x0800aadb
 800a918:	0800aadb 	.word	0x0800aadb
 800a91c:	0800aadb 	.word	0x0800aadb
 800a920:	0800a9d7 	.word	0x0800a9d7
 800a924:	0800aadb 	.word	0x0800aadb
 800a928:	0800aadb 	.word	0x0800aadb
 800a92c:	0800aadb 	.word	0x0800aadb
 800a930:	0800aa17 	.word	0x0800aa17
 800a934:	0800aadb 	.word	0x0800aadb
 800a938:	0800aadb 	.word	0x0800aadb
 800a93c:	0800aadb 	.word	0x0800aadb
 800a940:	0800aa59 	.word	0x0800aa59
 800a944:	0800aadb 	.word	0x0800aadb
 800a948:	0800aadb 	.word	0x0800aadb
 800a94c:	0800aadb 	.word	0x0800aadb
 800a950:	0800aa99 	.word	0x0800aa99
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800a954:	68fb      	ldr	r3, [r7, #12]
 800a956:	681b      	ldr	r3, [r3, #0]
 800a958:	68b9      	ldr	r1, [r7, #8]
 800a95a:	4618      	mov	r0, r3
 800a95c:	f000 f9ca 	bl	800acf4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800a960:	68fb      	ldr	r3, [r7, #12]
 800a962:	681b      	ldr	r3, [r3, #0]
 800a964:	699a      	ldr	r2, [r3, #24]
 800a966:	68fb      	ldr	r3, [r7, #12]
 800a968:	681b      	ldr	r3, [r3, #0]
 800a96a:	f042 0208 	orr.w	r2, r2, #8
 800a96e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800a970:	68fb      	ldr	r3, [r7, #12]
 800a972:	681b      	ldr	r3, [r3, #0]
 800a974:	699a      	ldr	r2, [r3, #24]
 800a976:	68fb      	ldr	r3, [r7, #12]
 800a978:	681b      	ldr	r3, [r3, #0]
 800a97a:	f022 0204 	bic.w	r2, r2, #4
 800a97e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800a980:	68fb      	ldr	r3, [r7, #12]
 800a982:	681b      	ldr	r3, [r3, #0]
 800a984:	6999      	ldr	r1, [r3, #24]
 800a986:	68bb      	ldr	r3, [r7, #8]
 800a988:	691a      	ldr	r2, [r3, #16]
 800a98a:	68fb      	ldr	r3, [r7, #12]
 800a98c:	681b      	ldr	r3, [r3, #0]
 800a98e:	430a      	orrs	r2, r1
 800a990:	619a      	str	r2, [r3, #24]
      break;
 800a992:	e0a5      	b.n	800aae0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800a994:	68fb      	ldr	r3, [r7, #12]
 800a996:	681b      	ldr	r3, [r3, #0]
 800a998:	68b9      	ldr	r1, [r7, #8]
 800a99a:	4618      	mov	r0, r3
 800a99c:	f000 fa6e 	bl	800ae7c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800a9a0:	68fb      	ldr	r3, [r7, #12]
 800a9a2:	681b      	ldr	r3, [r3, #0]
 800a9a4:	699a      	ldr	r2, [r3, #24]
 800a9a6:	68fb      	ldr	r3, [r7, #12]
 800a9a8:	681b      	ldr	r3, [r3, #0]
 800a9aa:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a9ae:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800a9b0:	68fb      	ldr	r3, [r7, #12]
 800a9b2:	681b      	ldr	r3, [r3, #0]
 800a9b4:	699a      	ldr	r2, [r3, #24]
 800a9b6:	68fb      	ldr	r3, [r7, #12]
 800a9b8:	681b      	ldr	r3, [r3, #0]
 800a9ba:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800a9be:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800a9c0:	68fb      	ldr	r3, [r7, #12]
 800a9c2:	681b      	ldr	r3, [r3, #0]
 800a9c4:	6999      	ldr	r1, [r3, #24]
 800a9c6:	68bb      	ldr	r3, [r7, #8]
 800a9c8:	691b      	ldr	r3, [r3, #16]
 800a9ca:	021a      	lsls	r2, r3, #8
 800a9cc:	68fb      	ldr	r3, [r7, #12]
 800a9ce:	681b      	ldr	r3, [r3, #0]
 800a9d0:	430a      	orrs	r2, r1
 800a9d2:	619a      	str	r2, [r3, #24]
      break;
 800a9d4:	e084      	b.n	800aae0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800a9d6:	68fb      	ldr	r3, [r7, #12]
 800a9d8:	681b      	ldr	r3, [r3, #0]
 800a9da:	68b9      	ldr	r1, [r7, #8]
 800a9dc:	4618      	mov	r0, r3
 800a9de:	f000 faff 	bl	800afe0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800a9e2:	68fb      	ldr	r3, [r7, #12]
 800a9e4:	681b      	ldr	r3, [r3, #0]
 800a9e6:	69da      	ldr	r2, [r3, #28]
 800a9e8:	68fb      	ldr	r3, [r7, #12]
 800a9ea:	681b      	ldr	r3, [r3, #0]
 800a9ec:	f042 0208 	orr.w	r2, r2, #8
 800a9f0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800a9f2:	68fb      	ldr	r3, [r7, #12]
 800a9f4:	681b      	ldr	r3, [r3, #0]
 800a9f6:	69da      	ldr	r2, [r3, #28]
 800a9f8:	68fb      	ldr	r3, [r7, #12]
 800a9fa:	681b      	ldr	r3, [r3, #0]
 800a9fc:	f022 0204 	bic.w	r2, r2, #4
 800aa00:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800aa02:	68fb      	ldr	r3, [r7, #12]
 800aa04:	681b      	ldr	r3, [r3, #0]
 800aa06:	69d9      	ldr	r1, [r3, #28]
 800aa08:	68bb      	ldr	r3, [r7, #8]
 800aa0a:	691a      	ldr	r2, [r3, #16]
 800aa0c:	68fb      	ldr	r3, [r7, #12]
 800aa0e:	681b      	ldr	r3, [r3, #0]
 800aa10:	430a      	orrs	r2, r1
 800aa12:	61da      	str	r2, [r3, #28]
      break;
 800aa14:	e064      	b.n	800aae0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800aa16:	68fb      	ldr	r3, [r7, #12]
 800aa18:	681b      	ldr	r3, [r3, #0]
 800aa1a:	68b9      	ldr	r1, [r7, #8]
 800aa1c:	4618      	mov	r0, r3
 800aa1e:	f000 fb8f 	bl	800b140 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800aa22:	68fb      	ldr	r3, [r7, #12]
 800aa24:	681b      	ldr	r3, [r3, #0]
 800aa26:	69da      	ldr	r2, [r3, #28]
 800aa28:	68fb      	ldr	r3, [r7, #12]
 800aa2a:	681b      	ldr	r3, [r3, #0]
 800aa2c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800aa30:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800aa32:	68fb      	ldr	r3, [r7, #12]
 800aa34:	681b      	ldr	r3, [r3, #0]
 800aa36:	69da      	ldr	r2, [r3, #28]
 800aa38:	68fb      	ldr	r3, [r7, #12]
 800aa3a:	681b      	ldr	r3, [r3, #0]
 800aa3c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800aa40:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800aa42:	68fb      	ldr	r3, [r7, #12]
 800aa44:	681b      	ldr	r3, [r3, #0]
 800aa46:	69d9      	ldr	r1, [r3, #28]
 800aa48:	68bb      	ldr	r3, [r7, #8]
 800aa4a:	691b      	ldr	r3, [r3, #16]
 800aa4c:	021a      	lsls	r2, r3, #8
 800aa4e:	68fb      	ldr	r3, [r7, #12]
 800aa50:	681b      	ldr	r3, [r3, #0]
 800aa52:	430a      	orrs	r2, r1
 800aa54:	61da      	str	r2, [r3, #28]
      break;
 800aa56:	e043      	b.n	800aae0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800aa58:	68fb      	ldr	r3, [r7, #12]
 800aa5a:	681b      	ldr	r3, [r3, #0]
 800aa5c:	68b9      	ldr	r1, [r7, #8]
 800aa5e:	4618      	mov	r0, r3
 800aa60:	f000 fc20 	bl	800b2a4 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800aa64:	68fb      	ldr	r3, [r7, #12]
 800aa66:	681b      	ldr	r3, [r3, #0]
 800aa68:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800aa6a:	68fb      	ldr	r3, [r7, #12]
 800aa6c:	681b      	ldr	r3, [r3, #0]
 800aa6e:	f042 0208 	orr.w	r2, r2, #8
 800aa72:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800aa74:	68fb      	ldr	r3, [r7, #12]
 800aa76:	681b      	ldr	r3, [r3, #0]
 800aa78:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800aa7a:	68fb      	ldr	r3, [r7, #12]
 800aa7c:	681b      	ldr	r3, [r3, #0]
 800aa7e:	f022 0204 	bic.w	r2, r2, #4
 800aa82:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800aa84:	68fb      	ldr	r3, [r7, #12]
 800aa86:	681b      	ldr	r3, [r3, #0]
 800aa88:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800aa8a:	68bb      	ldr	r3, [r7, #8]
 800aa8c:	691a      	ldr	r2, [r3, #16]
 800aa8e:	68fb      	ldr	r3, [r7, #12]
 800aa90:	681b      	ldr	r3, [r3, #0]
 800aa92:	430a      	orrs	r2, r1
 800aa94:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800aa96:	e023      	b.n	800aae0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800aa98:	68fb      	ldr	r3, [r7, #12]
 800aa9a:	681b      	ldr	r3, [r3, #0]
 800aa9c:	68b9      	ldr	r1, [r7, #8]
 800aa9e:	4618      	mov	r0, r3
 800aaa0:	f000 fc82 	bl	800b3a8 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800aaa4:	68fb      	ldr	r3, [r7, #12]
 800aaa6:	681b      	ldr	r3, [r3, #0]
 800aaa8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800aaaa:	68fb      	ldr	r3, [r7, #12]
 800aaac:	681b      	ldr	r3, [r3, #0]
 800aaae:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800aab2:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800aab4:	68fb      	ldr	r3, [r7, #12]
 800aab6:	681b      	ldr	r3, [r3, #0]
 800aab8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800aaba:	68fb      	ldr	r3, [r7, #12]
 800aabc:	681b      	ldr	r3, [r3, #0]
 800aabe:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800aac2:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800aac4:	68fb      	ldr	r3, [r7, #12]
 800aac6:	681b      	ldr	r3, [r3, #0]
 800aac8:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800aaca:	68bb      	ldr	r3, [r7, #8]
 800aacc:	691b      	ldr	r3, [r3, #16]
 800aace:	021a      	lsls	r2, r3, #8
 800aad0:	68fb      	ldr	r3, [r7, #12]
 800aad2:	681b      	ldr	r3, [r3, #0]
 800aad4:	430a      	orrs	r2, r1
 800aad6:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800aad8:	e002      	b.n	800aae0 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800aada:	2301      	movs	r3, #1
 800aadc:	75fb      	strb	r3, [r7, #23]
      break;
 800aade:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800aae0:	68fb      	ldr	r3, [r7, #12]
 800aae2:	2200      	movs	r2, #0
 800aae4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800aae8:	7dfb      	ldrb	r3, [r7, #23]
}
 800aaea:	4618      	mov	r0, r3
 800aaec:	3718      	adds	r7, #24
 800aaee:	46bd      	mov	sp, r7
 800aaf0:	bd80      	pop	{r7, pc}
 800aaf2:	bf00      	nop

0800aaf4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800aaf4:	b480      	push	{r7}
 800aaf6:	b085      	sub	sp, #20
 800aaf8:	af00      	add	r7, sp, #0
 800aafa:	6078      	str	r0, [r7, #4]
 800aafc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800aafe:	687b      	ldr	r3, [r7, #4]
 800ab00:	681b      	ldr	r3, [r3, #0]
 800ab02:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800ab04:	687b      	ldr	r3, [r7, #4]
 800ab06:	4a6b      	ldr	r2, [pc, #428]	@ (800acb4 <TIM_Base_SetConfig+0x1c0>)
 800ab08:	4293      	cmp	r3, r2
 800ab0a:	d02b      	beq.n	800ab64 <TIM_Base_SetConfig+0x70>
 800ab0c:	687b      	ldr	r3, [r7, #4]
 800ab0e:	4a6a      	ldr	r2, [pc, #424]	@ (800acb8 <TIM_Base_SetConfig+0x1c4>)
 800ab10:	4293      	cmp	r3, r2
 800ab12:	d027      	beq.n	800ab64 <TIM_Base_SetConfig+0x70>
 800ab14:	687b      	ldr	r3, [r7, #4]
 800ab16:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ab1a:	d023      	beq.n	800ab64 <TIM_Base_SetConfig+0x70>
 800ab1c:	687b      	ldr	r3, [r7, #4]
 800ab1e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800ab22:	d01f      	beq.n	800ab64 <TIM_Base_SetConfig+0x70>
 800ab24:	687b      	ldr	r3, [r7, #4]
 800ab26:	4a65      	ldr	r2, [pc, #404]	@ (800acbc <TIM_Base_SetConfig+0x1c8>)
 800ab28:	4293      	cmp	r3, r2
 800ab2a:	d01b      	beq.n	800ab64 <TIM_Base_SetConfig+0x70>
 800ab2c:	687b      	ldr	r3, [r7, #4]
 800ab2e:	4a64      	ldr	r2, [pc, #400]	@ (800acc0 <TIM_Base_SetConfig+0x1cc>)
 800ab30:	4293      	cmp	r3, r2
 800ab32:	d017      	beq.n	800ab64 <TIM_Base_SetConfig+0x70>
 800ab34:	687b      	ldr	r3, [r7, #4]
 800ab36:	4a63      	ldr	r2, [pc, #396]	@ (800acc4 <TIM_Base_SetConfig+0x1d0>)
 800ab38:	4293      	cmp	r3, r2
 800ab3a:	d013      	beq.n	800ab64 <TIM_Base_SetConfig+0x70>
 800ab3c:	687b      	ldr	r3, [r7, #4]
 800ab3e:	4a62      	ldr	r2, [pc, #392]	@ (800acc8 <TIM_Base_SetConfig+0x1d4>)
 800ab40:	4293      	cmp	r3, r2
 800ab42:	d00f      	beq.n	800ab64 <TIM_Base_SetConfig+0x70>
 800ab44:	687b      	ldr	r3, [r7, #4]
 800ab46:	4a61      	ldr	r2, [pc, #388]	@ (800accc <TIM_Base_SetConfig+0x1d8>)
 800ab48:	4293      	cmp	r3, r2
 800ab4a:	d00b      	beq.n	800ab64 <TIM_Base_SetConfig+0x70>
 800ab4c:	687b      	ldr	r3, [r7, #4]
 800ab4e:	4a60      	ldr	r2, [pc, #384]	@ (800acd0 <TIM_Base_SetConfig+0x1dc>)
 800ab50:	4293      	cmp	r3, r2
 800ab52:	d007      	beq.n	800ab64 <TIM_Base_SetConfig+0x70>
 800ab54:	687b      	ldr	r3, [r7, #4]
 800ab56:	4a5f      	ldr	r2, [pc, #380]	@ (800acd4 <TIM_Base_SetConfig+0x1e0>)
 800ab58:	4293      	cmp	r3, r2
 800ab5a:	d003      	beq.n	800ab64 <TIM_Base_SetConfig+0x70>
 800ab5c:	687b      	ldr	r3, [r7, #4]
 800ab5e:	4a5e      	ldr	r2, [pc, #376]	@ (800acd8 <TIM_Base_SetConfig+0x1e4>)
 800ab60:	4293      	cmp	r3, r2
 800ab62:	d108      	bne.n	800ab76 <TIM_Base_SetConfig+0x82>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800ab64:	68fb      	ldr	r3, [r7, #12]
 800ab66:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ab6a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800ab6c:	683b      	ldr	r3, [r7, #0]
 800ab6e:	685b      	ldr	r3, [r3, #4]
 800ab70:	68fa      	ldr	r2, [r7, #12]
 800ab72:	4313      	orrs	r3, r2
 800ab74:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800ab76:	687b      	ldr	r3, [r7, #4]
 800ab78:	4a4e      	ldr	r2, [pc, #312]	@ (800acb4 <TIM_Base_SetConfig+0x1c0>)
 800ab7a:	4293      	cmp	r3, r2
 800ab7c:	d043      	beq.n	800ac06 <TIM_Base_SetConfig+0x112>
 800ab7e:	687b      	ldr	r3, [r7, #4]
 800ab80:	4a4d      	ldr	r2, [pc, #308]	@ (800acb8 <TIM_Base_SetConfig+0x1c4>)
 800ab82:	4293      	cmp	r3, r2
 800ab84:	d03f      	beq.n	800ac06 <TIM_Base_SetConfig+0x112>
 800ab86:	687b      	ldr	r3, [r7, #4]
 800ab88:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ab8c:	d03b      	beq.n	800ac06 <TIM_Base_SetConfig+0x112>
 800ab8e:	687b      	ldr	r3, [r7, #4]
 800ab90:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800ab94:	d037      	beq.n	800ac06 <TIM_Base_SetConfig+0x112>
 800ab96:	687b      	ldr	r3, [r7, #4]
 800ab98:	4a48      	ldr	r2, [pc, #288]	@ (800acbc <TIM_Base_SetConfig+0x1c8>)
 800ab9a:	4293      	cmp	r3, r2
 800ab9c:	d033      	beq.n	800ac06 <TIM_Base_SetConfig+0x112>
 800ab9e:	687b      	ldr	r3, [r7, #4]
 800aba0:	4a47      	ldr	r2, [pc, #284]	@ (800acc0 <TIM_Base_SetConfig+0x1cc>)
 800aba2:	4293      	cmp	r3, r2
 800aba4:	d02f      	beq.n	800ac06 <TIM_Base_SetConfig+0x112>
 800aba6:	687b      	ldr	r3, [r7, #4]
 800aba8:	4a46      	ldr	r2, [pc, #280]	@ (800acc4 <TIM_Base_SetConfig+0x1d0>)
 800abaa:	4293      	cmp	r3, r2
 800abac:	d02b      	beq.n	800ac06 <TIM_Base_SetConfig+0x112>
 800abae:	687b      	ldr	r3, [r7, #4]
 800abb0:	4a45      	ldr	r2, [pc, #276]	@ (800acc8 <TIM_Base_SetConfig+0x1d4>)
 800abb2:	4293      	cmp	r3, r2
 800abb4:	d027      	beq.n	800ac06 <TIM_Base_SetConfig+0x112>
 800abb6:	687b      	ldr	r3, [r7, #4]
 800abb8:	4a44      	ldr	r2, [pc, #272]	@ (800accc <TIM_Base_SetConfig+0x1d8>)
 800abba:	4293      	cmp	r3, r2
 800abbc:	d023      	beq.n	800ac06 <TIM_Base_SetConfig+0x112>
 800abbe:	687b      	ldr	r3, [r7, #4]
 800abc0:	4a43      	ldr	r2, [pc, #268]	@ (800acd0 <TIM_Base_SetConfig+0x1dc>)
 800abc2:	4293      	cmp	r3, r2
 800abc4:	d01f      	beq.n	800ac06 <TIM_Base_SetConfig+0x112>
 800abc6:	687b      	ldr	r3, [r7, #4]
 800abc8:	4a42      	ldr	r2, [pc, #264]	@ (800acd4 <TIM_Base_SetConfig+0x1e0>)
 800abca:	4293      	cmp	r3, r2
 800abcc:	d01b      	beq.n	800ac06 <TIM_Base_SetConfig+0x112>
 800abce:	687b      	ldr	r3, [r7, #4]
 800abd0:	4a41      	ldr	r2, [pc, #260]	@ (800acd8 <TIM_Base_SetConfig+0x1e4>)
 800abd2:	4293      	cmp	r3, r2
 800abd4:	d017      	beq.n	800ac06 <TIM_Base_SetConfig+0x112>
 800abd6:	687b      	ldr	r3, [r7, #4]
 800abd8:	4a40      	ldr	r2, [pc, #256]	@ (800acdc <TIM_Base_SetConfig+0x1e8>)
 800abda:	4293      	cmp	r3, r2
 800abdc:	d013      	beq.n	800ac06 <TIM_Base_SetConfig+0x112>
 800abde:	687b      	ldr	r3, [r7, #4]
 800abe0:	4a3f      	ldr	r2, [pc, #252]	@ (800ace0 <TIM_Base_SetConfig+0x1ec>)
 800abe2:	4293      	cmp	r3, r2
 800abe4:	d00f      	beq.n	800ac06 <TIM_Base_SetConfig+0x112>
 800abe6:	687b      	ldr	r3, [r7, #4]
 800abe8:	4a3e      	ldr	r2, [pc, #248]	@ (800ace4 <TIM_Base_SetConfig+0x1f0>)
 800abea:	4293      	cmp	r3, r2
 800abec:	d00b      	beq.n	800ac06 <TIM_Base_SetConfig+0x112>
 800abee:	687b      	ldr	r3, [r7, #4]
 800abf0:	4a3d      	ldr	r2, [pc, #244]	@ (800ace8 <TIM_Base_SetConfig+0x1f4>)
 800abf2:	4293      	cmp	r3, r2
 800abf4:	d007      	beq.n	800ac06 <TIM_Base_SetConfig+0x112>
 800abf6:	687b      	ldr	r3, [r7, #4]
 800abf8:	4a3c      	ldr	r2, [pc, #240]	@ (800acec <TIM_Base_SetConfig+0x1f8>)
 800abfa:	4293      	cmp	r3, r2
 800abfc:	d003      	beq.n	800ac06 <TIM_Base_SetConfig+0x112>
 800abfe:	687b      	ldr	r3, [r7, #4]
 800ac00:	4a3b      	ldr	r2, [pc, #236]	@ (800acf0 <TIM_Base_SetConfig+0x1fc>)
 800ac02:	4293      	cmp	r3, r2
 800ac04:	d108      	bne.n	800ac18 <TIM_Base_SetConfig+0x124>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800ac06:	68fb      	ldr	r3, [r7, #12]
 800ac08:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800ac0c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800ac0e:	683b      	ldr	r3, [r7, #0]
 800ac10:	68db      	ldr	r3, [r3, #12]
 800ac12:	68fa      	ldr	r2, [r7, #12]
 800ac14:	4313      	orrs	r3, r2
 800ac16:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800ac18:	68fb      	ldr	r3, [r7, #12]
 800ac1a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800ac1e:	683b      	ldr	r3, [r7, #0]
 800ac20:	695b      	ldr	r3, [r3, #20]
 800ac22:	4313      	orrs	r3, r2
 800ac24:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800ac26:	683b      	ldr	r3, [r7, #0]
 800ac28:	689a      	ldr	r2, [r3, #8]
 800ac2a:	687b      	ldr	r3, [r7, #4]
 800ac2c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800ac2e:	683b      	ldr	r3, [r7, #0]
 800ac30:	681a      	ldr	r2, [r3, #0]
 800ac32:	687b      	ldr	r3, [r7, #4]
 800ac34:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800ac36:	687b      	ldr	r3, [r7, #4]
 800ac38:	4a1e      	ldr	r2, [pc, #120]	@ (800acb4 <TIM_Base_SetConfig+0x1c0>)
 800ac3a:	4293      	cmp	r3, r2
 800ac3c:	d023      	beq.n	800ac86 <TIM_Base_SetConfig+0x192>
 800ac3e:	687b      	ldr	r3, [r7, #4]
 800ac40:	4a1d      	ldr	r2, [pc, #116]	@ (800acb8 <TIM_Base_SetConfig+0x1c4>)
 800ac42:	4293      	cmp	r3, r2
 800ac44:	d01f      	beq.n	800ac86 <TIM_Base_SetConfig+0x192>
 800ac46:	687b      	ldr	r3, [r7, #4]
 800ac48:	4a22      	ldr	r2, [pc, #136]	@ (800acd4 <TIM_Base_SetConfig+0x1e0>)
 800ac4a:	4293      	cmp	r3, r2
 800ac4c:	d01b      	beq.n	800ac86 <TIM_Base_SetConfig+0x192>
 800ac4e:	687b      	ldr	r3, [r7, #4]
 800ac50:	4a21      	ldr	r2, [pc, #132]	@ (800acd8 <TIM_Base_SetConfig+0x1e4>)
 800ac52:	4293      	cmp	r3, r2
 800ac54:	d017      	beq.n	800ac86 <TIM_Base_SetConfig+0x192>
 800ac56:	687b      	ldr	r3, [r7, #4]
 800ac58:	4a20      	ldr	r2, [pc, #128]	@ (800acdc <TIM_Base_SetConfig+0x1e8>)
 800ac5a:	4293      	cmp	r3, r2
 800ac5c:	d013      	beq.n	800ac86 <TIM_Base_SetConfig+0x192>
 800ac5e:	687b      	ldr	r3, [r7, #4]
 800ac60:	4a1f      	ldr	r2, [pc, #124]	@ (800ace0 <TIM_Base_SetConfig+0x1ec>)
 800ac62:	4293      	cmp	r3, r2
 800ac64:	d00f      	beq.n	800ac86 <TIM_Base_SetConfig+0x192>
 800ac66:	687b      	ldr	r3, [r7, #4]
 800ac68:	4a1e      	ldr	r2, [pc, #120]	@ (800ace4 <TIM_Base_SetConfig+0x1f0>)
 800ac6a:	4293      	cmp	r3, r2
 800ac6c:	d00b      	beq.n	800ac86 <TIM_Base_SetConfig+0x192>
 800ac6e:	687b      	ldr	r3, [r7, #4]
 800ac70:	4a1d      	ldr	r2, [pc, #116]	@ (800ace8 <TIM_Base_SetConfig+0x1f4>)
 800ac72:	4293      	cmp	r3, r2
 800ac74:	d007      	beq.n	800ac86 <TIM_Base_SetConfig+0x192>
 800ac76:	687b      	ldr	r3, [r7, #4]
 800ac78:	4a1c      	ldr	r2, [pc, #112]	@ (800acec <TIM_Base_SetConfig+0x1f8>)
 800ac7a:	4293      	cmp	r3, r2
 800ac7c:	d003      	beq.n	800ac86 <TIM_Base_SetConfig+0x192>
 800ac7e:	687b      	ldr	r3, [r7, #4]
 800ac80:	4a1b      	ldr	r2, [pc, #108]	@ (800acf0 <TIM_Base_SetConfig+0x1fc>)
 800ac82:	4293      	cmp	r3, r2
 800ac84:	d103      	bne.n	800ac8e <TIM_Base_SetConfig+0x19a>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800ac86:	683b      	ldr	r3, [r7, #0]
 800ac88:	691a      	ldr	r2, [r3, #16]
 800ac8a:	687b      	ldr	r3, [r7, #4]
 800ac8c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800ac8e:	687b      	ldr	r3, [r7, #4]
 800ac90:	681b      	ldr	r3, [r3, #0]
 800ac92:	f043 0204 	orr.w	r2, r3, #4
 800ac96:	687b      	ldr	r3, [r7, #4]
 800ac98:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800ac9a:	687b      	ldr	r3, [r7, #4]
 800ac9c:	2201      	movs	r2, #1
 800ac9e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800aca0:	687b      	ldr	r3, [r7, #4]
 800aca2:	68fa      	ldr	r2, [r7, #12]
 800aca4:	601a      	str	r2, [r3, #0]
}
 800aca6:	bf00      	nop
 800aca8:	3714      	adds	r7, #20
 800acaa:	46bd      	mov	sp, r7
 800acac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acb0:	4770      	bx	lr
 800acb2:	bf00      	nop
 800acb4:	40012c00 	.word	0x40012c00
 800acb8:	50012c00 	.word	0x50012c00
 800acbc:	40000400 	.word	0x40000400
 800acc0:	50000400 	.word	0x50000400
 800acc4:	40000800 	.word	0x40000800
 800acc8:	50000800 	.word	0x50000800
 800accc:	40000c00 	.word	0x40000c00
 800acd0:	50000c00 	.word	0x50000c00
 800acd4:	40013400 	.word	0x40013400
 800acd8:	50013400 	.word	0x50013400
 800acdc:	40014000 	.word	0x40014000
 800ace0:	50014000 	.word	0x50014000
 800ace4:	40014400 	.word	0x40014400
 800ace8:	50014400 	.word	0x50014400
 800acec:	40014800 	.word	0x40014800
 800acf0:	50014800 	.word	0x50014800

0800acf4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800acf4:	b480      	push	{r7}
 800acf6:	b087      	sub	sp, #28
 800acf8:	af00      	add	r7, sp, #0
 800acfa:	6078      	str	r0, [r7, #4]
 800acfc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800acfe:	687b      	ldr	r3, [r7, #4]
 800ad00:	6a1b      	ldr	r3, [r3, #32]
 800ad02:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800ad04:	687b      	ldr	r3, [r7, #4]
 800ad06:	6a1b      	ldr	r3, [r3, #32]
 800ad08:	f023 0201 	bic.w	r2, r3, #1
 800ad0c:	687b      	ldr	r3, [r7, #4]
 800ad0e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ad10:	687b      	ldr	r3, [r7, #4]
 800ad12:	685b      	ldr	r3, [r3, #4]
 800ad14:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800ad16:	687b      	ldr	r3, [r7, #4]
 800ad18:	699b      	ldr	r3, [r3, #24]
 800ad1a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800ad1c:	68fb      	ldr	r3, [r7, #12]
 800ad1e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800ad22:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ad26:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800ad28:	68fb      	ldr	r3, [r7, #12]
 800ad2a:	f023 0303 	bic.w	r3, r3, #3
 800ad2e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800ad30:	683b      	ldr	r3, [r7, #0]
 800ad32:	681b      	ldr	r3, [r3, #0]
 800ad34:	68fa      	ldr	r2, [r7, #12]
 800ad36:	4313      	orrs	r3, r2
 800ad38:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800ad3a:	697b      	ldr	r3, [r7, #20]
 800ad3c:	f023 0302 	bic.w	r3, r3, #2
 800ad40:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800ad42:	683b      	ldr	r3, [r7, #0]
 800ad44:	689b      	ldr	r3, [r3, #8]
 800ad46:	697a      	ldr	r2, [r7, #20]
 800ad48:	4313      	orrs	r3, r2
 800ad4a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800ad4c:	687b      	ldr	r3, [r7, #4]
 800ad4e:	4a41      	ldr	r2, [pc, #260]	@ (800ae54 <TIM_OC1_SetConfig+0x160>)
 800ad50:	4293      	cmp	r3, r2
 800ad52:	d023      	beq.n	800ad9c <TIM_OC1_SetConfig+0xa8>
 800ad54:	687b      	ldr	r3, [r7, #4]
 800ad56:	4a40      	ldr	r2, [pc, #256]	@ (800ae58 <TIM_OC1_SetConfig+0x164>)
 800ad58:	4293      	cmp	r3, r2
 800ad5a:	d01f      	beq.n	800ad9c <TIM_OC1_SetConfig+0xa8>
 800ad5c:	687b      	ldr	r3, [r7, #4]
 800ad5e:	4a3f      	ldr	r2, [pc, #252]	@ (800ae5c <TIM_OC1_SetConfig+0x168>)
 800ad60:	4293      	cmp	r3, r2
 800ad62:	d01b      	beq.n	800ad9c <TIM_OC1_SetConfig+0xa8>
 800ad64:	687b      	ldr	r3, [r7, #4]
 800ad66:	4a3e      	ldr	r2, [pc, #248]	@ (800ae60 <TIM_OC1_SetConfig+0x16c>)
 800ad68:	4293      	cmp	r3, r2
 800ad6a:	d017      	beq.n	800ad9c <TIM_OC1_SetConfig+0xa8>
 800ad6c:	687b      	ldr	r3, [r7, #4]
 800ad6e:	4a3d      	ldr	r2, [pc, #244]	@ (800ae64 <TIM_OC1_SetConfig+0x170>)
 800ad70:	4293      	cmp	r3, r2
 800ad72:	d013      	beq.n	800ad9c <TIM_OC1_SetConfig+0xa8>
 800ad74:	687b      	ldr	r3, [r7, #4]
 800ad76:	4a3c      	ldr	r2, [pc, #240]	@ (800ae68 <TIM_OC1_SetConfig+0x174>)
 800ad78:	4293      	cmp	r3, r2
 800ad7a:	d00f      	beq.n	800ad9c <TIM_OC1_SetConfig+0xa8>
 800ad7c:	687b      	ldr	r3, [r7, #4]
 800ad7e:	4a3b      	ldr	r2, [pc, #236]	@ (800ae6c <TIM_OC1_SetConfig+0x178>)
 800ad80:	4293      	cmp	r3, r2
 800ad82:	d00b      	beq.n	800ad9c <TIM_OC1_SetConfig+0xa8>
 800ad84:	687b      	ldr	r3, [r7, #4]
 800ad86:	4a3a      	ldr	r2, [pc, #232]	@ (800ae70 <TIM_OC1_SetConfig+0x17c>)
 800ad88:	4293      	cmp	r3, r2
 800ad8a:	d007      	beq.n	800ad9c <TIM_OC1_SetConfig+0xa8>
 800ad8c:	687b      	ldr	r3, [r7, #4]
 800ad8e:	4a39      	ldr	r2, [pc, #228]	@ (800ae74 <TIM_OC1_SetConfig+0x180>)
 800ad90:	4293      	cmp	r3, r2
 800ad92:	d003      	beq.n	800ad9c <TIM_OC1_SetConfig+0xa8>
 800ad94:	687b      	ldr	r3, [r7, #4]
 800ad96:	4a38      	ldr	r2, [pc, #224]	@ (800ae78 <TIM_OC1_SetConfig+0x184>)
 800ad98:	4293      	cmp	r3, r2
 800ad9a:	d10e      	bne.n	800adba <TIM_OC1_SetConfig+0xc6>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Disable the Channel 1N: Reset the CC1NE Bit */
    TIMx->CCER &= ~TIM_CCER_CC1NE;
 800ad9c:	687b      	ldr	r3, [r7, #4]
 800ad9e:	6a1b      	ldr	r3, [r3, #32]
 800ada0:	f023 0204 	bic.w	r2, r3, #4
 800ada4:	687b      	ldr	r3, [r7, #4]
 800ada6:	621a      	str	r2, [r3, #32]

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800ada8:	697b      	ldr	r3, [r7, #20]
 800adaa:	f023 0308 	bic.w	r3, r3, #8
 800adae:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800adb0:	683b      	ldr	r3, [r7, #0]
 800adb2:	68db      	ldr	r3, [r3, #12]
 800adb4:	697a      	ldr	r2, [r7, #20]
 800adb6:	4313      	orrs	r3, r2
 800adb8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800adba:	687b      	ldr	r3, [r7, #4]
 800adbc:	4a25      	ldr	r2, [pc, #148]	@ (800ae54 <TIM_OC1_SetConfig+0x160>)
 800adbe:	4293      	cmp	r3, r2
 800adc0:	d023      	beq.n	800ae0a <TIM_OC1_SetConfig+0x116>
 800adc2:	687b      	ldr	r3, [r7, #4]
 800adc4:	4a24      	ldr	r2, [pc, #144]	@ (800ae58 <TIM_OC1_SetConfig+0x164>)
 800adc6:	4293      	cmp	r3, r2
 800adc8:	d01f      	beq.n	800ae0a <TIM_OC1_SetConfig+0x116>
 800adca:	687b      	ldr	r3, [r7, #4]
 800adcc:	4a23      	ldr	r2, [pc, #140]	@ (800ae5c <TIM_OC1_SetConfig+0x168>)
 800adce:	4293      	cmp	r3, r2
 800add0:	d01b      	beq.n	800ae0a <TIM_OC1_SetConfig+0x116>
 800add2:	687b      	ldr	r3, [r7, #4]
 800add4:	4a22      	ldr	r2, [pc, #136]	@ (800ae60 <TIM_OC1_SetConfig+0x16c>)
 800add6:	4293      	cmp	r3, r2
 800add8:	d017      	beq.n	800ae0a <TIM_OC1_SetConfig+0x116>
 800adda:	687b      	ldr	r3, [r7, #4]
 800addc:	4a21      	ldr	r2, [pc, #132]	@ (800ae64 <TIM_OC1_SetConfig+0x170>)
 800adde:	4293      	cmp	r3, r2
 800ade0:	d013      	beq.n	800ae0a <TIM_OC1_SetConfig+0x116>
 800ade2:	687b      	ldr	r3, [r7, #4]
 800ade4:	4a20      	ldr	r2, [pc, #128]	@ (800ae68 <TIM_OC1_SetConfig+0x174>)
 800ade6:	4293      	cmp	r3, r2
 800ade8:	d00f      	beq.n	800ae0a <TIM_OC1_SetConfig+0x116>
 800adea:	687b      	ldr	r3, [r7, #4]
 800adec:	4a1f      	ldr	r2, [pc, #124]	@ (800ae6c <TIM_OC1_SetConfig+0x178>)
 800adee:	4293      	cmp	r3, r2
 800adf0:	d00b      	beq.n	800ae0a <TIM_OC1_SetConfig+0x116>
 800adf2:	687b      	ldr	r3, [r7, #4]
 800adf4:	4a1e      	ldr	r2, [pc, #120]	@ (800ae70 <TIM_OC1_SetConfig+0x17c>)
 800adf6:	4293      	cmp	r3, r2
 800adf8:	d007      	beq.n	800ae0a <TIM_OC1_SetConfig+0x116>
 800adfa:	687b      	ldr	r3, [r7, #4]
 800adfc:	4a1d      	ldr	r2, [pc, #116]	@ (800ae74 <TIM_OC1_SetConfig+0x180>)
 800adfe:	4293      	cmp	r3, r2
 800ae00:	d003      	beq.n	800ae0a <TIM_OC1_SetConfig+0x116>
 800ae02:	687b      	ldr	r3, [r7, #4]
 800ae04:	4a1c      	ldr	r2, [pc, #112]	@ (800ae78 <TIM_OC1_SetConfig+0x184>)
 800ae06:	4293      	cmp	r3, r2
 800ae08:	d111      	bne.n	800ae2e <TIM_OC1_SetConfig+0x13a>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800ae0a:	693b      	ldr	r3, [r7, #16]
 800ae0c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800ae10:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800ae12:	693b      	ldr	r3, [r7, #16]
 800ae14:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800ae18:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800ae1a:	683b      	ldr	r3, [r7, #0]
 800ae1c:	695b      	ldr	r3, [r3, #20]
 800ae1e:	693a      	ldr	r2, [r7, #16]
 800ae20:	4313      	orrs	r3, r2
 800ae22:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800ae24:	683b      	ldr	r3, [r7, #0]
 800ae26:	699b      	ldr	r3, [r3, #24]
 800ae28:	693a      	ldr	r2, [r7, #16]
 800ae2a:	4313      	orrs	r3, r2
 800ae2c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ae2e:	687b      	ldr	r3, [r7, #4]
 800ae30:	693a      	ldr	r2, [r7, #16]
 800ae32:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800ae34:	687b      	ldr	r3, [r7, #4]
 800ae36:	68fa      	ldr	r2, [r7, #12]
 800ae38:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800ae3a:	683b      	ldr	r3, [r7, #0]
 800ae3c:	685a      	ldr	r2, [r3, #4]
 800ae3e:	687b      	ldr	r3, [r7, #4]
 800ae40:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ae42:	687b      	ldr	r3, [r7, #4]
 800ae44:	697a      	ldr	r2, [r7, #20]
 800ae46:	621a      	str	r2, [r3, #32]
}
 800ae48:	bf00      	nop
 800ae4a:	371c      	adds	r7, #28
 800ae4c:	46bd      	mov	sp, r7
 800ae4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae52:	4770      	bx	lr
 800ae54:	40012c00 	.word	0x40012c00
 800ae58:	50012c00 	.word	0x50012c00
 800ae5c:	40013400 	.word	0x40013400
 800ae60:	50013400 	.word	0x50013400
 800ae64:	40014000 	.word	0x40014000
 800ae68:	50014000 	.word	0x50014000
 800ae6c:	40014400 	.word	0x40014400
 800ae70:	50014400 	.word	0x50014400
 800ae74:	40014800 	.word	0x40014800
 800ae78:	50014800 	.word	0x50014800

0800ae7c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800ae7c:	b480      	push	{r7}
 800ae7e:	b087      	sub	sp, #28
 800ae80:	af00      	add	r7, sp, #0
 800ae82:	6078      	str	r0, [r7, #4]
 800ae84:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ae86:	687b      	ldr	r3, [r7, #4]
 800ae88:	6a1b      	ldr	r3, [r3, #32]
 800ae8a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800ae8c:	687b      	ldr	r3, [r7, #4]
 800ae8e:	6a1b      	ldr	r3, [r3, #32]
 800ae90:	f023 0210 	bic.w	r2, r3, #16
 800ae94:	687b      	ldr	r3, [r7, #4]
 800ae96:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ae98:	687b      	ldr	r3, [r7, #4]
 800ae9a:	685b      	ldr	r3, [r3, #4]
 800ae9c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800ae9e:	687b      	ldr	r3, [r7, #4]
 800aea0:	699b      	ldr	r3, [r3, #24]
 800aea2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800aea4:	68fb      	ldr	r3, [r7, #12]
 800aea6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800aeaa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800aeae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800aeb0:	68fb      	ldr	r3, [r7, #12]
 800aeb2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800aeb6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800aeb8:	683b      	ldr	r3, [r7, #0]
 800aeba:	681b      	ldr	r3, [r3, #0]
 800aebc:	021b      	lsls	r3, r3, #8
 800aebe:	68fa      	ldr	r2, [r7, #12]
 800aec0:	4313      	orrs	r3, r2
 800aec2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800aec4:	697b      	ldr	r3, [r7, #20]
 800aec6:	f023 0320 	bic.w	r3, r3, #32
 800aeca:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800aecc:	683b      	ldr	r3, [r7, #0]
 800aece:	689b      	ldr	r3, [r3, #8]
 800aed0:	011b      	lsls	r3, r3, #4
 800aed2:	697a      	ldr	r2, [r7, #20]
 800aed4:	4313      	orrs	r3, r2
 800aed6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800aed8:	687b      	ldr	r3, [r7, #4]
 800aeda:	4a37      	ldr	r2, [pc, #220]	@ (800afb8 <TIM_OC2_SetConfig+0x13c>)
 800aedc:	4293      	cmp	r3, r2
 800aede:	d00b      	beq.n	800aef8 <TIM_OC2_SetConfig+0x7c>
 800aee0:	687b      	ldr	r3, [r7, #4]
 800aee2:	4a36      	ldr	r2, [pc, #216]	@ (800afbc <TIM_OC2_SetConfig+0x140>)
 800aee4:	4293      	cmp	r3, r2
 800aee6:	d007      	beq.n	800aef8 <TIM_OC2_SetConfig+0x7c>
 800aee8:	687b      	ldr	r3, [r7, #4]
 800aeea:	4a35      	ldr	r2, [pc, #212]	@ (800afc0 <TIM_OC2_SetConfig+0x144>)
 800aeec:	4293      	cmp	r3, r2
 800aeee:	d003      	beq.n	800aef8 <TIM_OC2_SetConfig+0x7c>
 800aef0:	687b      	ldr	r3, [r7, #4]
 800aef2:	4a34      	ldr	r2, [pc, #208]	@ (800afc4 <TIM_OC2_SetConfig+0x148>)
 800aef4:	4293      	cmp	r3, r2
 800aef6:	d10f      	bne.n	800af18 <TIM_OC2_SetConfig+0x9c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Disable the Channel 2N: Reset the CC2NE Bit */
    TIMx->CCER &= ~TIM_CCER_CC2NE;
 800aef8:	687b      	ldr	r3, [r7, #4]
 800aefa:	6a1b      	ldr	r3, [r3, #32]
 800aefc:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 800af00:	687b      	ldr	r3, [r7, #4]
 800af02:	621a      	str	r2, [r3, #32]

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800af04:	697b      	ldr	r3, [r7, #20]
 800af06:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800af0a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800af0c:	683b      	ldr	r3, [r7, #0]
 800af0e:	68db      	ldr	r3, [r3, #12]
 800af10:	011b      	lsls	r3, r3, #4
 800af12:	697a      	ldr	r2, [r7, #20]
 800af14:	4313      	orrs	r3, r2
 800af16:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800af18:	687b      	ldr	r3, [r7, #4]
 800af1a:	4a27      	ldr	r2, [pc, #156]	@ (800afb8 <TIM_OC2_SetConfig+0x13c>)
 800af1c:	4293      	cmp	r3, r2
 800af1e:	d023      	beq.n	800af68 <TIM_OC2_SetConfig+0xec>
 800af20:	687b      	ldr	r3, [r7, #4]
 800af22:	4a26      	ldr	r2, [pc, #152]	@ (800afbc <TIM_OC2_SetConfig+0x140>)
 800af24:	4293      	cmp	r3, r2
 800af26:	d01f      	beq.n	800af68 <TIM_OC2_SetConfig+0xec>
 800af28:	687b      	ldr	r3, [r7, #4]
 800af2a:	4a25      	ldr	r2, [pc, #148]	@ (800afc0 <TIM_OC2_SetConfig+0x144>)
 800af2c:	4293      	cmp	r3, r2
 800af2e:	d01b      	beq.n	800af68 <TIM_OC2_SetConfig+0xec>
 800af30:	687b      	ldr	r3, [r7, #4]
 800af32:	4a24      	ldr	r2, [pc, #144]	@ (800afc4 <TIM_OC2_SetConfig+0x148>)
 800af34:	4293      	cmp	r3, r2
 800af36:	d017      	beq.n	800af68 <TIM_OC2_SetConfig+0xec>
 800af38:	687b      	ldr	r3, [r7, #4]
 800af3a:	4a23      	ldr	r2, [pc, #140]	@ (800afc8 <TIM_OC2_SetConfig+0x14c>)
 800af3c:	4293      	cmp	r3, r2
 800af3e:	d013      	beq.n	800af68 <TIM_OC2_SetConfig+0xec>
 800af40:	687b      	ldr	r3, [r7, #4]
 800af42:	4a22      	ldr	r2, [pc, #136]	@ (800afcc <TIM_OC2_SetConfig+0x150>)
 800af44:	4293      	cmp	r3, r2
 800af46:	d00f      	beq.n	800af68 <TIM_OC2_SetConfig+0xec>
 800af48:	687b      	ldr	r3, [r7, #4]
 800af4a:	4a21      	ldr	r2, [pc, #132]	@ (800afd0 <TIM_OC2_SetConfig+0x154>)
 800af4c:	4293      	cmp	r3, r2
 800af4e:	d00b      	beq.n	800af68 <TIM_OC2_SetConfig+0xec>
 800af50:	687b      	ldr	r3, [r7, #4]
 800af52:	4a20      	ldr	r2, [pc, #128]	@ (800afd4 <TIM_OC2_SetConfig+0x158>)
 800af54:	4293      	cmp	r3, r2
 800af56:	d007      	beq.n	800af68 <TIM_OC2_SetConfig+0xec>
 800af58:	687b      	ldr	r3, [r7, #4]
 800af5a:	4a1f      	ldr	r2, [pc, #124]	@ (800afd8 <TIM_OC2_SetConfig+0x15c>)
 800af5c:	4293      	cmp	r3, r2
 800af5e:	d003      	beq.n	800af68 <TIM_OC2_SetConfig+0xec>
 800af60:	687b      	ldr	r3, [r7, #4]
 800af62:	4a1e      	ldr	r2, [pc, #120]	@ (800afdc <TIM_OC2_SetConfig+0x160>)
 800af64:	4293      	cmp	r3, r2
 800af66:	d113      	bne.n	800af90 <TIM_OC2_SetConfig+0x114>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800af68:	693b      	ldr	r3, [r7, #16]
 800af6a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800af6e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800af70:	693b      	ldr	r3, [r7, #16]
 800af72:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800af76:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800af78:	683b      	ldr	r3, [r7, #0]
 800af7a:	695b      	ldr	r3, [r3, #20]
 800af7c:	009b      	lsls	r3, r3, #2
 800af7e:	693a      	ldr	r2, [r7, #16]
 800af80:	4313      	orrs	r3, r2
 800af82:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800af84:	683b      	ldr	r3, [r7, #0]
 800af86:	699b      	ldr	r3, [r3, #24]
 800af88:	009b      	lsls	r3, r3, #2
 800af8a:	693a      	ldr	r2, [r7, #16]
 800af8c:	4313      	orrs	r3, r2
 800af8e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800af90:	687b      	ldr	r3, [r7, #4]
 800af92:	693a      	ldr	r2, [r7, #16]
 800af94:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800af96:	687b      	ldr	r3, [r7, #4]
 800af98:	68fa      	ldr	r2, [r7, #12]
 800af9a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800af9c:	683b      	ldr	r3, [r7, #0]
 800af9e:	685a      	ldr	r2, [r3, #4]
 800afa0:	687b      	ldr	r3, [r7, #4]
 800afa2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800afa4:	687b      	ldr	r3, [r7, #4]
 800afa6:	697a      	ldr	r2, [r7, #20]
 800afa8:	621a      	str	r2, [r3, #32]
}
 800afaa:	bf00      	nop
 800afac:	371c      	adds	r7, #28
 800afae:	46bd      	mov	sp, r7
 800afb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afb4:	4770      	bx	lr
 800afb6:	bf00      	nop
 800afb8:	40012c00 	.word	0x40012c00
 800afbc:	50012c00 	.word	0x50012c00
 800afc0:	40013400 	.word	0x40013400
 800afc4:	50013400 	.word	0x50013400
 800afc8:	40014000 	.word	0x40014000
 800afcc:	50014000 	.word	0x50014000
 800afd0:	40014400 	.word	0x40014400
 800afd4:	50014400 	.word	0x50014400
 800afd8:	40014800 	.word	0x40014800
 800afdc:	50014800 	.word	0x50014800

0800afe0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800afe0:	b480      	push	{r7}
 800afe2:	b087      	sub	sp, #28
 800afe4:	af00      	add	r7, sp, #0
 800afe6:	6078      	str	r0, [r7, #4]
 800afe8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800afea:	687b      	ldr	r3, [r7, #4]
 800afec:	6a1b      	ldr	r3, [r3, #32]
 800afee:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800aff0:	687b      	ldr	r3, [r7, #4]
 800aff2:	6a1b      	ldr	r3, [r3, #32]
 800aff4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800aff8:	687b      	ldr	r3, [r7, #4]
 800affa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800affc:	687b      	ldr	r3, [r7, #4]
 800affe:	685b      	ldr	r3, [r3, #4]
 800b000:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800b002:	687b      	ldr	r3, [r7, #4]
 800b004:	69db      	ldr	r3, [r3, #28]
 800b006:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800b008:	68fb      	ldr	r3, [r7, #12]
 800b00a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b00e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b012:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800b014:	68fb      	ldr	r3, [r7, #12]
 800b016:	f023 0303 	bic.w	r3, r3, #3
 800b01a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b01c:	683b      	ldr	r3, [r7, #0]
 800b01e:	681b      	ldr	r3, [r3, #0]
 800b020:	68fa      	ldr	r2, [r7, #12]
 800b022:	4313      	orrs	r3, r2
 800b024:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800b026:	697b      	ldr	r3, [r7, #20]
 800b028:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800b02c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800b02e:	683b      	ldr	r3, [r7, #0]
 800b030:	689b      	ldr	r3, [r3, #8]
 800b032:	021b      	lsls	r3, r3, #8
 800b034:	697a      	ldr	r2, [r7, #20]
 800b036:	4313      	orrs	r3, r2
 800b038:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800b03a:	687b      	ldr	r3, [r7, #4]
 800b03c:	4a36      	ldr	r2, [pc, #216]	@ (800b118 <TIM_OC3_SetConfig+0x138>)
 800b03e:	4293      	cmp	r3, r2
 800b040:	d00b      	beq.n	800b05a <TIM_OC3_SetConfig+0x7a>
 800b042:	687b      	ldr	r3, [r7, #4]
 800b044:	4a35      	ldr	r2, [pc, #212]	@ (800b11c <TIM_OC3_SetConfig+0x13c>)
 800b046:	4293      	cmp	r3, r2
 800b048:	d007      	beq.n	800b05a <TIM_OC3_SetConfig+0x7a>
 800b04a:	687b      	ldr	r3, [r7, #4]
 800b04c:	4a34      	ldr	r2, [pc, #208]	@ (800b120 <TIM_OC3_SetConfig+0x140>)
 800b04e:	4293      	cmp	r3, r2
 800b050:	d003      	beq.n	800b05a <TIM_OC3_SetConfig+0x7a>
 800b052:	687b      	ldr	r3, [r7, #4]
 800b054:	4a33      	ldr	r2, [pc, #204]	@ (800b124 <TIM_OC3_SetConfig+0x144>)
 800b056:	4293      	cmp	r3, r2
 800b058:	d10f      	bne.n	800b07a <TIM_OC3_SetConfig+0x9a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Disable the Channel 3N: Reset the CC3NE Bit */
    TIMx->CCER &= ~TIM_CCER_CC3NE;
 800b05a:	687b      	ldr	r3, [r7, #4]
 800b05c:	6a1b      	ldr	r3, [r3, #32]
 800b05e:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800b062:	687b      	ldr	r3, [r7, #4]
 800b064:	621a      	str	r2, [r3, #32]

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800b066:	697b      	ldr	r3, [r7, #20]
 800b068:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800b06c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800b06e:	683b      	ldr	r3, [r7, #0]
 800b070:	68db      	ldr	r3, [r3, #12]
 800b072:	021b      	lsls	r3, r3, #8
 800b074:	697a      	ldr	r2, [r7, #20]
 800b076:	4313      	orrs	r3, r2
 800b078:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b07a:	687b      	ldr	r3, [r7, #4]
 800b07c:	4a26      	ldr	r2, [pc, #152]	@ (800b118 <TIM_OC3_SetConfig+0x138>)
 800b07e:	4293      	cmp	r3, r2
 800b080:	d023      	beq.n	800b0ca <TIM_OC3_SetConfig+0xea>
 800b082:	687b      	ldr	r3, [r7, #4]
 800b084:	4a25      	ldr	r2, [pc, #148]	@ (800b11c <TIM_OC3_SetConfig+0x13c>)
 800b086:	4293      	cmp	r3, r2
 800b088:	d01f      	beq.n	800b0ca <TIM_OC3_SetConfig+0xea>
 800b08a:	687b      	ldr	r3, [r7, #4]
 800b08c:	4a24      	ldr	r2, [pc, #144]	@ (800b120 <TIM_OC3_SetConfig+0x140>)
 800b08e:	4293      	cmp	r3, r2
 800b090:	d01b      	beq.n	800b0ca <TIM_OC3_SetConfig+0xea>
 800b092:	687b      	ldr	r3, [r7, #4]
 800b094:	4a23      	ldr	r2, [pc, #140]	@ (800b124 <TIM_OC3_SetConfig+0x144>)
 800b096:	4293      	cmp	r3, r2
 800b098:	d017      	beq.n	800b0ca <TIM_OC3_SetConfig+0xea>
 800b09a:	687b      	ldr	r3, [r7, #4]
 800b09c:	4a22      	ldr	r2, [pc, #136]	@ (800b128 <TIM_OC3_SetConfig+0x148>)
 800b09e:	4293      	cmp	r3, r2
 800b0a0:	d013      	beq.n	800b0ca <TIM_OC3_SetConfig+0xea>
 800b0a2:	687b      	ldr	r3, [r7, #4]
 800b0a4:	4a21      	ldr	r2, [pc, #132]	@ (800b12c <TIM_OC3_SetConfig+0x14c>)
 800b0a6:	4293      	cmp	r3, r2
 800b0a8:	d00f      	beq.n	800b0ca <TIM_OC3_SetConfig+0xea>
 800b0aa:	687b      	ldr	r3, [r7, #4]
 800b0ac:	4a20      	ldr	r2, [pc, #128]	@ (800b130 <TIM_OC3_SetConfig+0x150>)
 800b0ae:	4293      	cmp	r3, r2
 800b0b0:	d00b      	beq.n	800b0ca <TIM_OC3_SetConfig+0xea>
 800b0b2:	687b      	ldr	r3, [r7, #4]
 800b0b4:	4a1f      	ldr	r2, [pc, #124]	@ (800b134 <TIM_OC3_SetConfig+0x154>)
 800b0b6:	4293      	cmp	r3, r2
 800b0b8:	d007      	beq.n	800b0ca <TIM_OC3_SetConfig+0xea>
 800b0ba:	687b      	ldr	r3, [r7, #4]
 800b0bc:	4a1e      	ldr	r2, [pc, #120]	@ (800b138 <TIM_OC3_SetConfig+0x158>)
 800b0be:	4293      	cmp	r3, r2
 800b0c0:	d003      	beq.n	800b0ca <TIM_OC3_SetConfig+0xea>
 800b0c2:	687b      	ldr	r3, [r7, #4]
 800b0c4:	4a1d      	ldr	r2, [pc, #116]	@ (800b13c <TIM_OC3_SetConfig+0x15c>)
 800b0c6:	4293      	cmp	r3, r2
 800b0c8:	d113      	bne.n	800b0f2 <TIM_OC3_SetConfig+0x112>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800b0ca:	693b      	ldr	r3, [r7, #16]
 800b0cc:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800b0d0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800b0d2:	693b      	ldr	r3, [r7, #16]
 800b0d4:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800b0d8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800b0da:	683b      	ldr	r3, [r7, #0]
 800b0dc:	695b      	ldr	r3, [r3, #20]
 800b0de:	011b      	lsls	r3, r3, #4
 800b0e0:	693a      	ldr	r2, [r7, #16]
 800b0e2:	4313      	orrs	r3, r2
 800b0e4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800b0e6:	683b      	ldr	r3, [r7, #0]
 800b0e8:	699b      	ldr	r3, [r3, #24]
 800b0ea:	011b      	lsls	r3, r3, #4
 800b0ec:	693a      	ldr	r2, [r7, #16]
 800b0ee:	4313      	orrs	r3, r2
 800b0f0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b0f2:	687b      	ldr	r3, [r7, #4]
 800b0f4:	693a      	ldr	r2, [r7, #16]
 800b0f6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800b0f8:	687b      	ldr	r3, [r7, #4]
 800b0fa:	68fa      	ldr	r2, [r7, #12]
 800b0fc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800b0fe:	683b      	ldr	r3, [r7, #0]
 800b100:	685a      	ldr	r2, [r3, #4]
 800b102:	687b      	ldr	r3, [r7, #4]
 800b104:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b106:	687b      	ldr	r3, [r7, #4]
 800b108:	697a      	ldr	r2, [r7, #20]
 800b10a:	621a      	str	r2, [r3, #32]
}
 800b10c:	bf00      	nop
 800b10e:	371c      	adds	r7, #28
 800b110:	46bd      	mov	sp, r7
 800b112:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b116:	4770      	bx	lr
 800b118:	40012c00 	.word	0x40012c00
 800b11c:	50012c00 	.word	0x50012c00
 800b120:	40013400 	.word	0x40013400
 800b124:	50013400 	.word	0x50013400
 800b128:	40014000 	.word	0x40014000
 800b12c:	50014000 	.word	0x50014000
 800b130:	40014400 	.word	0x40014400
 800b134:	50014400 	.word	0x50014400
 800b138:	40014800 	.word	0x40014800
 800b13c:	50014800 	.word	0x50014800

0800b140 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800b140:	b480      	push	{r7}
 800b142:	b087      	sub	sp, #28
 800b144:	af00      	add	r7, sp, #0
 800b146:	6078      	str	r0, [r7, #4]
 800b148:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b14a:	687b      	ldr	r3, [r7, #4]
 800b14c:	6a1b      	ldr	r3, [r3, #32]
 800b14e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800b150:	687b      	ldr	r3, [r7, #4]
 800b152:	6a1b      	ldr	r3, [r3, #32]
 800b154:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800b158:	687b      	ldr	r3, [r7, #4]
 800b15a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b15c:	687b      	ldr	r3, [r7, #4]
 800b15e:	685b      	ldr	r3, [r3, #4]
 800b160:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800b162:	687b      	ldr	r3, [r7, #4]
 800b164:	69db      	ldr	r3, [r3, #28]
 800b166:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800b168:	68fb      	ldr	r3, [r7, #12]
 800b16a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800b16e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b172:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800b174:	68fb      	ldr	r3, [r7, #12]
 800b176:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b17a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b17c:	683b      	ldr	r3, [r7, #0]
 800b17e:	681b      	ldr	r3, [r3, #0]
 800b180:	021b      	lsls	r3, r3, #8
 800b182:	68fa      	ldr	r2, [r7, #12]
 800b184:	4313      	orrs	r3, r2
 800b186:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800b188:	697b      	ldr	r3, [r7, #20]
 800b18a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800b18e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800b190:	683b      	ldr	r3, [r7, #0]
 800b192:	689b      	ldr	r3, [r3, #8]
 800b194:	031b      	lsls	r3, r3, #12
 800b196:	697a      	ldr	r2, [r7, #20]
 800b198:	4313      	orrs	r3, r2
 800b19a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 800b19c:	687b      	ldr	r3, [r7, #4]
 800b19e:	4a37      	ldr	r2, [pc, #220]	@ (800b27c <TIM_OC4_SetConfig+0x13c>)
 800b1a0:	4293      	cmp	r3, r2
 800b1a2:	d00b      	beq.n	800b1bc <TIM_OC4_SetConfig+0x7c>
 800b1a4:	687b      	ldr	r3, [r7, #4]
 800b1a6:	4a36      	ldr	r2, [pc, #216]	@ (800b280 <TIM_OC4_SetConfig+0x140>)
 800b1a8:	4293      	cmp	r3, r2
 800b1aa:	d007      	beq.n	800b1bc <TIM_OC4_SetConfig+0x7c>
 800b1ac:	687b      	ldr	r3, [r7, #4]
 800b1ae:	4a35      	ldr	r2, [pc, #212]	@ (800b284 <TIM_OC4_SetConfig+0x144>)
 800b1b0:	4293      	cmp	r3, r2
 800b1b2:	d003      	beq.n	800b1bc <TIM_OC4_SetConfig+0x7c>
 800b1b4:	687b      	ldr	r3, [r7, #4]
 800b1b6:	4a34      	ldr	r2, [pc, #208]	@ (800b288 <TIM_OC4_SetConfig+0x148>)
 800b1b8:	4293      	cmp	r3, r2
 800b1ba:	d10f      	bne.n	800b1dc <TIM_OC4_SetConfig+0x9c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Disable the Channel 4N: Reset the CC4NE Bit */
    TIMx->CCER &= ~TIM_CCER_CC4NE;
 800b1bc:	687b      	ldr	r3, [r7, #4]
 800b1be:	6a1b      	ldr	r3, [r3, #32]
 800b1c0:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800b1c4:	687b      	ldr	r3, [r7, #4]
 800b1c6:	621a      	str	r2, [r3, #32]

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 800b1c8:	697b      	ldr	r3, [r7, #20]
 800b1ca:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800b1ce:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 800b1d0:	683b      	ldr	r3, [r7, #0]
 800b1d2:	68db      	ldr	r3, [r3, #12]
 800b1d4:	031b      	lsls	r3, r3, #12
 800b1d6:	697a      	ldr	r2, [r7, #20]
 800b1d8:	4313      	orrs	r3, r2
 800b1da:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b1dc:	687b      	ldr	r3, [r7, #4]
 800b1de:	4a27      	ldr	r2, [pc, #156]	@ (800b27c <TIM_OC4_SetConfig+0x13c>)
 800b1e0:	4293      	cmp	r3, r2
 800b1e2:	d023      	beq.n	800b22c <TIM_OC4_SetConfig+0xec>
 800b1e4:	687b      	ldr	r3, [r7, #4]
 800b1e6:	4a26      	ldr	r2, [pc, #152]	@ (800b280 <TIM_OC4_SetConfig+0x140>)
 800b1e8:	4293      	cmp	r3, r2
 800b1ea:	d01f      	beq.n	800b22c <TIM_OC4_SetConfig+0xec>
 800b1ec:	687b      	ldr	r3, [r7, #4]
 800b1ee:	4a25      	ldr	r2, [pc, #148]	@ (800b284 <TIM_OC4_SetConfig+0x144>)
 800b1f0:	4293      	cmp	r3, r2
 800b1f2:	d01b      	beq.n	800b22c <TIM_OC4_SetConfig+0xec>
 800b1f4:	687b      	ldr	r3, [r7, #4]
 800b1f6:	4a24      	ldr	r2, [pc, #144]	@ (800b288 <TIM_OC4_SetConfig+0x148>)
 800b1f8:	4293      	cmp	r3, r2
 800b1fa:	d017      	beq.n	800b22c <TIM_OC4_SetConfig+0xec>
 800b1fc:	687b      	ldr	r3, [r7, #4]
 800b1fe:	4a23      	ldr	r2, [pc, #140]	@ (800b28c <TIM_OC4_SetConfig+0x14c>)
 800b200:	4293      	cmp	r3, r2
 800b202:	d013      	beq.n	800b22c <TIM_OC4_SetConfig+0xec>
 800b204:	687b      	ldr	r3, [r7, #4]
 800b206:	4a22      	ldr	r2, [pc, #136]	@ (800b290 <TIM_OC4_SetConfig+0x150>)
 800b208:	4293      	cmp	r3, r2
 800b20a:	d00f      	beq.n	800b22c <TIM_OC4_SetConfig+0xec>
 800b20c:	687b      	ldr	r3, [r7, #4]
 800b20e:	4a21      	ldr	r2, [pc, #132]	@ (800b294 <TIM_OC4_SetConfig+0x154>)
 800b210:	4293      	cmp	r3, r2
 800b212:	d00b      	beq.n	800b22c <TIM_OC4_SetConfig+0xec>
 800b214:	687b      	ldr	r3, [r7, #4]
 800b216:	4a20      	ldr	r2, [pc, #128]	@ (800b298 <TIM_OC4_SetConfig+0x158>)
 800b218:	4293      	cmp	r3, r2
 800b21a:	d007      	beq.n	800b22c <TIM_OC4_SetConfig+0xec>
 800b21c:	687b      	ldr	r3, [r7, #4]
 800b21e:	4a1f      	ldr	r2, [pc, #124]	@ (800b29c <TIM_OC4_SetConfig+0x15c>)
 800b220:	4293      	cmp	r3, r2
 800b222:	d003      	beq.n	800b22c <TIM_OC4_SetConfig+0xec>
 800b224:	687b      	ldr	r3, [r7, #4]
 800b226:	4a1e      	ldr	r2, [pc, #120]	@ (800b2a0 <TIM_OC4_SetConfig+0x160>)
 800b228:	4293      	cmp	r3, r2
 800b22a:	d113      	bne.n	800b254 <TIM_OC4_SetConfig+0x114>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800b22c:	693b      	ldr	r3, [r7, #16]
 800b22e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800b232:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 800b234:	693b      	ldr	r3, [r7, #16]
 800b236:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800b23a:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800b23c:	683b      	ldr	r3, [r7, #0]
 800b23e:	695b      	ldr	r3, [r3, #20]
 800b240:	019b      	lsls	r3, r3, #6
 800b242:	693a      	ldr	r2, [r7, #16]
 800b244:	4313      	orrs	r3, r2
 800b246:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 800b248:	683b      	ldr	r3, [r7, #0]
 800b24a:	699b      	ldr	r3, [r3, #24]
 800b24c:	019b      	lsls	r3, r3, #6
 800b24e:	693a      	ldr	r2, [r7, #16]
 800b250:	4313      	orrs	r3, r2
 800b252:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b254:	687b      	ldr	r3, [r7, #4]
 800b256:	693a      	ldr	r2, [r7, #16]
 800b258:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800b25a:	687b      	ldr	r3, [r7, #4]
 800b25c:	68fa      	ldr	r2, [r7, #12]
 800b25e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800b260:	683b      	ldr	r3, [r7, #0]
 800b262:	685a      	ldr	r2, [r3, #4]
 800b264:	687b      	ldr	r3, [r7, #4]
 800b266:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b268:	687b      	ldr	r3, [r7, #4]
 800b26a:	697a      	ldr	r2, [r7, #20]
 800b26c:	621a      	str	r2, [r3, #32]
}
 800b26e:	bf00      	nop
 800b270:	371c      	adds	r7, #28
 800b272:	46bd      	mov	sp, r7
 800b274:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b278:	4770      	bx	lr
 800b27a:	bf00      	nop
 800b27c:	40012c00 	.word	0x40012c00
 800b280:	50012c00 	.word	0x50012c00
 800b284:	40013400 	.word	0x40013400
 800b288:	50013400 	.word	0x50013400
 800b28c:	40014000 	.word	0x40014000
 800b290:	50014000 	.word	0x50014000
 800b294:	40014400 	.word	0x40014400
 800b298:	50014400 	.word	0x50014400
 800b29c:	40014800 	.word	0x40014800
 800b2a0:	50014800 	.word	0x50014800

0800b2a4 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800b2a4:	b480      	push	{r7}
 800b2a6:	b087      	sub	sp, #28
 800b2a8:	af00      	add	r7, sp, #0
 800b2aa:	6078      	str	r0, [r7, #4]
 800b2ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b2ae:	687b      	ldr	r3, [r7, #4]
 800b2b0:	6a1b      	ldr	r3, [r3, #32]
 800b2b2:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800b2b4:	687b      	ldr	r3, [r7, #4]
 800b2b6:	6a1b      	ldr	r3, [r3, #32]
 800b2b8:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800b2bc:	687b      	ldr	r3, [r7, #4]
 800b2be:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b2c0:	687b      	ldr	r3, [r7, #4]
 800b2c2:	685b      	ldr	r3, [r3, #4]
 800b2c4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800b2c6:	687b      	ldr	r3, [r7, #4]
 800b2c8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b2ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800b2cc:	68fb      	ldr	r3, [r7, #12]
 800b2ce:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b2d2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b2d6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b2d8:	683b      	ldr	r3, [r7, #0]
 800b2da:	681b      	ldr	r3, [r3, #0]
 800b2dc:	68fa      	ldr	r2, [r7, #12]
 800b2de:	4313      	orrs	r3, r2
 800b2e0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800b2e2:	693b      	ldr	r3, [r7, #16]
 800b2e4:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800b2e8:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800b2ea:	683b      	ldr	r3, [r7, #0]
 800b2ec:	689b      	ldr	r3, [r3, #8]
 800b2ee:	041b      	lsls	r3, r3, #16
 800b2f0:	693a      	ldr	r2, [r7, #16]
 800b2f2:	4313      	orrs	r3, r2
 800b2f4:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b2f6:	687b      	ldr	r3, [r7, #4]
 800b2f8:	4a21      	ldr	r2, [pc, #132]	@ (800b380 <TIM_OC5_SetConfig+0xdc>)
 800b2fa:	4293      	cmp	r3, r2
 800b2fc:	d023      	beq.n	800b346 <TIM_OC5_SetConfig+0xa2>
 800b2fe:	687b      	ldr	r3, [r7, #4]
 800b300:	4a20      	ldr	r2, [pc, #128]	@ (800b384 <TIM_OC5_SetConfig+0xe0>)
 800b302:	4293      	cmp	r3, r2
 800b304:	d01f      	beq.n	800b346 <TIM_OC5_SetConfig+0xa2>
 800b306:	687b      	ldr	r3, [r7, #4]
 800b308:	4a1f      	ldr	r2, [pc, #124]	@ (800b388 <TIM_OC5_SetConfig+0xe4>)
 800b30a:	4293      	cmp	r3, r2
 800b30c:	d01b      	beq.n	800b346 <TIM_OC5_SetConfig+0xa2>
 800b30e:	687b      	ldr	r3, [r7, #4]
 800b310:	4a1e      	ldr	r2, [pc, #120]	@ (800b38c <TIM_OC5_SetConfig+0xe8>)
 800b312:	4293      	cmp	r3, r2
 800b314:	d017      	beq.n	800b346 <TIM_OC5_SetConfig+0xa2>
 800b316:	687b      	ldr	r3, [r7, #4]
 800b318:	4a1d      	ldr	r2, [pc, #116]	@ (800b390 <TIM_OC5_SetConfig+0xec>)
 800b31a:	4293      	cmp	r3, r2
 800b31c:	d013      	beq.n	800b346 <TIM_OC5_SetConfig+0xa2>
 800b31e:	687b      	ldr	r3, [r7, #4]
 800b320:	4a1c      	ldr	r2, [pc, #112]	@ (800b394 <TIM_OC5_SetConfig+0xf0>)
 800b322:	4293      	cmp	r3, r2
 800b324:	d00f      	beq.n	800b346 <TIM_OC5_SetConfig+0xa2>
 800b326:	687b      	ldr	r3, [r7, #4]
 800b328:	4a1b      	ldr	r2, [pc, #108]	@ (800b398 <TIM_OC5_SetConfig+0xf4>)
 800b32a:	4293      	cmp	r3, r2
 800b32c:	d00b      	beq.n	800b346 <TIM_OC5_SetConfig+0xa2>
 800b32e:	687b      	ldr	r3, [r7, #4]
 800b330:	4a1a      	ldr	r2, [pc, #104]	@ (800b39c <TIM_OC5_SetConfig+0xf8>)
 800b332:	4293      	cmp	r3, r2
 800b334:	d007      	beq.n	800b346 <TIM_OC5_SetConfig+0xa2>
 800b336:	687b      	ldr	r3, [r7, #4]
 800b338:	4a19      	ldr	r2, [pc, #100]	@ (800b3a0 <TIM_OC5_SetConfig+0xfc>)
 800b33a:	4293      	cmp	r3, r2
 800b33c:	d003      	beq.n	800b346 <TIM_OC5_SetConfig+0xa2>
 800b33e:	687b      	ldr	r3, [r7, #4]
 800b340:	4a18      	ldr	r2, [pc, #96]	@ (800b3a4 <TIM_OC5_SetConfig+0x100>)
 800b342:	4293      	cmp	r3, r2
 800b344:	d109      	bne.n	800b35a <TIM_OC5_SetConfig+0xb6>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800b346:	697b      	ldr	r3, [r7, #20]
 800b348:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b34c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800b34e:	683b      	ldr	r3, [r7, #0]
 800b350:	695b      	ldr	r3, [r3, #20]
 800b352:	021b      	lsls	r3, r3, #8
 800b354:	697a      	ldr	r2, [r7, #20]
 800b356:	4313      	orrs	r3, r2
 800b358:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b35a:	687b      	ldr	r3, [r7, #4]
 800b35c:	697a      	ldr	r2, [r7, #20]
 800b35e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800b360:	687b      	ldr	r3, [r7, #4]
 800b362:	68fa      	ldr	r2, [r7, #12]
 800b364:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800b366:	683b      	ldr	r3, [r7, #0]
 800b368:	685a      	ldr	r2, [r3, #4]
 800b36a:	687b      	ldr	r3, [r7, #4]
 800b36c:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b36e:	687b      	ldr	r3, [r7, #4]
 800b370:	693a      	ldr	r2, [r7, #16]
 800b372:	621a      	str	r2, [r3, #32]
}
 800b374:	bf00      	nop
 800b376:	371c      	adds	r7, #28
 800b378:	46bd      	mov	sp, r7
 800b37a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b37e:	4770      	bx	lr
 800b380:	40012c00 	.word	0x40012c00
 800b384:	50012c00 	.word	0x50012c00
 800b388:	40013400 	.word	0x40013400
 800b38c:	50013400 	.word	0x50013400
 800b390:	40014000 	.word	0x40014000
 800b394:	50014000 	.word	0x50014000
 800b398:	40014400 	.word	0x40014400
 800b39c:	50014400 	.word	0x50014400
 800b3a0:	40014800 	.word	0x40014800
 800b3a4:	50014800 	.word	0x50014800

0800b3a8 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800b3a8:	b480      	push	{r7}
 800b3aa:	b087      	sub	sp, #28
 800b3ac:	af00      	add	r7, sp, #0
 800b3ae:	6078      	str	r0, [r7, #4]
 800b3b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b3b2:	687b      	ldr	r3, [r7, #4]
 800b3b4:	6a1b      	ldr	r3, [r3, #32]
 800b3b6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800b3b8:	687b      	ldr	r3, [r7, #4]
 800b3ba:	6a1b      	ldr	r3, [r3, #32]
 800b3bc:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800b3c0:	687b      	ldr	r3, [r7, #4]
 800b3c2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b3c4:	687b      	ldr	r3, [r7, #4]
 800b3c6:	685b      	ldr	r3, [r3, #4]
 800b3c8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800b3ca:	687b      	ldr	r3, [r7, #4]
 800b3cc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b3ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800b3d0:	68fb      	ldr	r3, [r7, #12]
 800b3d2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800b3d6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b3da:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b3dc:	683b      	ldr	r3, [r7, #0]
 800b3de:	681b      	ldr	r3, [r3, #0]
 800b3e0:	021b      	lsls	r3, r3, #8
 800b3e2:	68fa      	ldr	r2, [r7, #12]
 800b3e4:	4313      	orrs	r3, r2
 800b3e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800b3e8:	693b      	ldr	r3, [r7, #16]
 800b3ea:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800b3ee:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800b3f0:	683b      	ldr	r3, [r7, #0]
 800b3f2:	689b      	ldr	r3, [r3, #8]
 800b3f4:	051b      	lsls	r3, r3, #20
 800b3f6:	693a      	ldr	r2, [r7, #16]
 800b3f8:	4313      	orrs	r3, r2
 800b3fa:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b3fc:	687b      	ldr	r3, [r7, #4]
 800b3fe:	4a22      	ldr	r2, [pc, #136]	@ (800b488 <TIM_OC6_SetConfig+0xe0>)
 800b400:	4293      	cmp	r3, r2
 800b402:	d023      	beq.n	800b44c <TIM_OC6_SetConfig+0xa4>
 800b404:	687b      	ldr	r3, [r7, #4]
 800b406:	4a21      	ldr	r2, [pc, #132]	@ (800b48c <TIM_OC6_SetConfig+0xe4>)
 800b408:	4293      	cmp	r3, r2
 800b40a:	d01f      	beq.n	800b44c <TIM_OC6_SetConfig+0xa4>
 800b40c:	687b      	ldr	r3, [r7, #4]
 800b40e:	4a20      	ldr	r2, [pc, #128]	@ (800b490 <TIM_OC6_SetConfig+0xe8>)
 800b410:	4293      	cmp	r3, r2
 800b412:	d01b      	beq.n	800b44c <TIM_OC6_SetConfig+0xa4>
 800b414:	687b      	ldr	r3, [r7, #4]
 800b416:	4a1f      	ldr	r2, [pc, #124]	@ (800b494 <TIM_OC6_SetConfig+0xec>)
 800b418:	4293      	cmp	r3, r2
 800b41a:	d017      	beq.n	800b44c <TIM_OC6_SetConfig+0xa4>
 800b41c:	687b      	ldr	r3, [r7, #4]
 800b41e:	4a1e      	ldr	r2, [pc, #120]	@ (800b498 <TIM_OC6_SetConfig+0xf0>)
 800b420:	4293      	cmp	r3, r2
 800b422:	d013      	beq.n	800b44c <TIM_OC6_SetConfig+0xa4>
 800b424:	687b      	ldr	r3, [r7, #4]
 800b426:	4a1d      	ldr	r2, [pc, #116]	@ (800b49c <TIM_OC6_SetConfig+0xf4>)
 800b428:	4293      	cmp	r3, r2
 800b42a:	d00f      	beq.n	800b44c <TIM_OC6_SetConfig+0xa4>
 800b42c:	687b      	ldr	r3, [r7, #4]
 800b42e:	4a1c      	ldr	r2, [pc, #112]	@ (800b4a0 <TIM_OC6_SetConfig+0xf8>)
 800b430:	4293      	cmp	r3, r2
 800b432:	d00b      	beq.n	800b44c <TIM_OC6_SetConfig+0xa4>
 800b434:	687b      	ldr	r3, [r7, #4]
 800b436:	4a1b      	ldr	r2, [pc, #108]	@ (800b4a4 <TIM_OC6_SetConfig+0xfc>)
 800b438:	4293      	cmp	r3, r2
 800b43a:	d007      	beq.n	800b44c <TIM_OC6_SetConfig+0xa4>
 800b43c:	687b      	ldr	r3, [r7, #4]
 800b43e:	4a1a      	ldr	r2, [pc, #104]	@ (800b4a8 <TIM_OC6_SetConfig+0x100>)
 800b440:	4293      	cmp	r3, r2
 800b442:	d003      	beq.n	800b44c <TIM_OC6_SetConfig+0xa4>
 800b444:	687b      	ldr	r3, [r7, #4]
 800b446:	4a19      	ldr	r2, [pc, #100]	@ (800b4ac <TIM_OC6_SetConfig+0x104>)
 800b448:	4293      	cmp	r3, r2
 800b44a:	d109      	bne.n	800b460 <TIM_OC6_SetConfig+0xb8>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800b44c:	697b      	ldr	r3, [r7, #20]
 800b44e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800b452:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800b454:	683b      	ldr	r3, [r7, #0]
 800b456:	695b      	ldr	r3, [r3, #20]
 800b458:	029b      	lsls	r3, r3, #10
 800b45a:	697a      	ldr	r2, [r7, #20]
 800b45c:	4313      	orrs	r3, r2
 800b45e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b460:	687b      	ldr	r3, [r7, #4]
 800b462:	697a      	ldr	r2, [r7, #20]
 800b464:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800b466:	687b      	ldr	r3, [r7, #4]
 800b468:	68fa      	ldr	r2, [r7, #12]
 800b46a:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800b46c:	683b      	ldr	r3, [r7, #0]
 800b46e:	685a      	ldr	r2, [r3, #4]
 800b470:	687b      	ldr	r3, [r7, #4]
 800b472:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b474:	687b      	ldr	r3, [r7, #4]
 800b476:	693a      	ldr	r2, [r7, #16]
 800b478:	621a      	str	r2, [r3, #32]
}
 800b47a:	bf00      	nop
 800b47c:	371c      	adds	r7, #28
 800b47e:	46bd      	mov	sp, r7
 800b480:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b484:	4770      	bx	lr
 800b486:	bf00      	nop
 800b488:	40012c00 	.word	0x40012c00
 800b48c:	50012c00 	.word	0x50012c00
 800b490:	40013400 	.word	0x40013400
 800b494:	50013400 	.word	0x50013400
 800b498:	40014000 	.word	0x40014000
 800b49c:	50014000 	.word	0x50014000
 800b4a0:	40014400 	.word	0x40014400
 800b4a4:	50014400 	.word	0x50014400
 800b4a8:	40014800 	.word	0x40014800
 800b4ac:	50014800 	.word	0x50014800

0800b4b0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800b4b0:	b480      	push	{r7}
 800b4b2:	b085      	sub	sp, #20
 800b4b4:	af00      	add	r7, sp, #0
 800b4b6:	6078      	str	r0, [r7, #4]
 800b4b8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800b4ba:	687b      	ldr	r3, [r7, #4]
 800b4bc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800b4c0:	2b01      	cmp	r3, #1
 800b4c2:	d101      	bne.n	800b4c8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800b4c4:	2302      	movs	r3, #2
 800b4c6:	e097      	b.n	800b5f8 <HAL_TIMEx_MasterConfigSynchronization+0x148>
 800b4c8:	687b      	ldr	r3, [r7, #4]
 800b4ca:	2201      	movs	r2, #1
 800b4cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b4d0:	687b      	ldr	r3, [r7, #4]
 800b4d2:	2202      	movs	r2, #2
 800b4d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800b4d8:	687b      	ldr	r3, [r7, #4]
 800b4da:	681b      	ldr	r3, [r3, #0]
 800b4dc:	685b      	ldr	r3, [r3, #4]
 800b4de:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800b4e0:	687b      	ldr	r3, [r7, #4]
 800b4e2:	681b      	ldr	r3, [r3, #0]
 800b4e4:	689b      	ldr	r3, [r3, #8]
 800b4e6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800b4e8:	687b      	ldr	r3, [r7, #4]
 800b4ea:	681b      	ldr	r3, [r3, #0]
 800b4ec:	4a45      	ldr	r2, [pc, #276]	@ (800b604 <HAL_TIMEx_MasterConfigSynchronization+0x154>)
 800b4ee:	4293      	cmp	r3, r2
 800b4f0:	d00e      	beq.n	800b510 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 800b4f2:	687b      	ldr	r3, [r7, #4]
 800b4f4:	681b      	ldr	r3, [r3, #0]
 800b4f6:	4a44      	ldr	r2, [pc, #272]	@ (800b608 <HAL_TIMEx_MasterConfigSynchronization+0x158>)
 800b4f8:	4293      	cmp	r3, r2
 800b4fa:	d009      	beq.n	800b510 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 800b4fc:	687b      	ldr	r3, [r7, #4]
 800b4fe:	681b      	ldr	r3, [r3, #0]
 800b500:	4a42      	ldr	r2, [pc, #264]	@ (800b60c <HAL_TIMEx_MasterConfigSynchronization+0x15c>)
 800b502:	4293      	cmp	r3, r2
 800b504:	d004      	beq.n	800b510 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 800b506:	687b      	ldr	r3, [r7, #4]
 800b508:	681b      	ldr	r3, [r3, #0]
 800b50a:	4a41      	ldr	r2, [pc, #260]	@ (800b610 <HAL_TIMEx_MasterConfigSynchronization+0x160>)
 800b50c:	4293      	cmp	r3, r2
 800b50e:	d108      	bne.n	800b522 <HAL_TIMEx_MasterConfigSynchronization+0x72>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800b510:	68fb      	ldr	r3, [r7, #12]
 800b512:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800b516:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800b518:	683b      	ldr	r3, [r7, #0]
 800b51a:	685b      	ldr	r3, [r3, #4]
 800b51c:	68fa      	ldr	r2, [r7, #12]
 800b51e:	4313      	orrs	r3, r2
 800b520:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800b522:	68fb      	ldr	r3, [r7, #12]
 800b524:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800b528:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b52c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800b52e:	683b      	ldr	r3, [r7, #0]
 800b530:	681b      	ldr	r3, [r3, #0]
 800b532:	68fa      	ldr	r2, [r7, #12]
 800b534:	4313      	orrs	r3, r2
 800b536:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800b538:	687b      	ldr	r3, [r7, #4]
 800b53a:	681b      	ldr	r3, [r3, #0]
 800b53c:	68fa      	ldr	r2, [r7, #12]
 800b53e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b540:	687b      	ldr	r3, [r7, #4]
 800b542:	681b      	ldr	r3, [r3, #0]
 800b544:	4a2f      	ldr	r2, [pc, #188]	@ (800b604 <HAL_TIMEx_MasterConfigSynchronization+0x154>)
 800b546:	4293      	cmp	r3, r2
 800b548:	d040      	beq.n	800b5cc <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800b54a:	687b      	ldr	r3, [r7, #4]
 800b54c:	681b      	ldr	r3, [r3, #0]
 800b54e:	4a2e      	ldr	r2, [pc, #184]	@ (800b608 <HAL_TIMEx_MasterConfigSynchronization+0x158>)
 800b550:	4293      	cmp	r3, r2
 800b552:	d03b      	beq.n	800b5cc <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800b554:	687b      	ldr	r3, [r7, #4]
 800b556:	681b      	ldr	r3, [r3, #0]
 800b558:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b55c:	d036      	beq.n	800b5cc <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800b55e:	687b      	ldr	r3, [r7, #4]
 800b560:	681b      	ldr	r3, [r3, #0]
 800b562:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800b566:	d031      	beq.n	800b5cc <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800b568:	687b      	ldr	r3, [r7, #4]
 800b56a:	681b      	ldr	r3, [r3, #0]
 800b56c:	4a29      	ldr	r2, [pc, #164]	@ (800b614 <HAL_TIMEx_MasterConfigSynchronization+0x164>)
 800b56e:	4293      	cmp	r3, r2
 800b570:	d02c      	beq.n	800b5cc <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800b572:	687b      	ldr	r3, [r7, #4]
 800b574:	681b      	ldr	r3, [r3, #0]
 800b576:	4a28      	ldr	r2, [pc, #160]	@ (800b618 <HAL_TIMEx_MasterConfigSynchronization+0x168>)
 800b578:	4293      	cmp	r3, r2
 800b57a:	d027      	beq.n	800b5cc <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800b57c:	687b      	ldr	r3, [r7, #4]
 800b57e:	681b      	ldr	r3, [r3, #0]
 800b580:	4a26      	ldr	r2, [pc, #152]	@ (800b61c <HAL_TIMEx_MasterConfigSynchronization+0x16c>)
 800b582:	4293      	cmp	r3, r2
 800b584:	d022      	beq.n	800b5cc <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800b586:	687b      	ldr	r3, [r7, #4]
 800b588:	681b      	ldr	r3, [r3, #0]
 800b58a:	4a25      	ldr	r2, [pc, #148]	@ (800b620 <HAL_TIMEx_MasterConfigSynchronization+0x170>)
 800b58c:	4293      	cmp	r3, r2
 800b58e:	d01d      	beq.n	800b5cc <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800b590:	687b      	ldr	r3, [r7, #4]
 800b592:	681b      	ldr	r3, [r3, #0]
 800b594:	4a23      	ldr	r2, [pc, #140]	@ (800b624 <HAL_TIMEx_MasterConfigSynchronization+0x174>)
 800b596:	4293      	cmp	r3, r2
 800b598:	d018      	beq.n	800b5cc <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800b59a:	687b      	ldr	r3, [r7, #4]
 800b59c:	681b      	ldr	r3, [r3, #0]
 800b59e:	4a22      	ldr	r2, [pc, #136]	@ (800b628 <HAL_TIMEx_MasterConfigSynchronization+0x178>)
 800b5a0:	4293      	cmp	r3, r2
 800b5a2:	d013      	beq.n	800b5cc <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800b5a4:	687b      	ldr	r3, [r7, #4]
 800b5a6:	681b      	ldr	r3, [r3, #0]
 800b5a8:	4a18      	ldr	r2, [pc, #96]	@ (800b60c <HAL_TIMEx_MasterConfigSynchronization+0x15c>)
 800b5aa:	4293      	cmp	r3, r2
 800b5ac:	d00e      	beq.n	800b5cc <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800b5ae:	687b      	ldr	r3, [r7, #4]
 800b5b0:	681b      	ldr	r3, [r3, #0]
 800b5b2:	4a17      	ldr	r2, [pc, #92]	@ (800b610 <HAL_TIMEx_MasterConfigSynchronization+0x160>)
 800b5b4:	4293      	cmp	r3, r2
 800b5b6:	d009      	beq.n	800b5cc <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800b5b8:	687b      	ldr	r3, [r7, #4]
 800b5ba:	681b      	ldr	r3, [r3, #0]
 800b5bc:	4a1b      	ldr	r2, [pc, #108]	@ (800b62c <HAL_TIMEx_MasterConfigSynchronization+0x17c>)
 800b5be:	4293      	cmp	r3, r2
 800b5c0:	d004      	beq.n	800b5cc <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800b5c2:	687b      	ldr	r3, [r7, #4]
 800b5c4:	681b      	ldr	r3, [r3, #0]
 800b5c6:	4a1a      	ldr	r2, [pc, #104]	@ (800b630 <HAL_TIMEx_MasterConfigSynchronization+0x180>)
 800b5c8:	4293      	cmp	r3, r2
 800b5ca:	d10c      	bne.n	800b5e6 <HAL_TIMEx_MasterConfigSynchronization+0x136>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800b5cc:	68bb      	ldr	r3, [r7, #8]
 800b5ce:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b5d2:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800b5d4:	683b      	ldr	r3, [r7, #0]
 800b5d6:	689b      	ldr	r3, [r3, #8]
 800b5d8:	68ba      	ldr	r2, [r7, #8]
 800b5da:	4313      	orrs	r3, r2
 800b5dc:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800b5de:	687b      	ldr	r3, [r7, #4]
 800b5e0:	681b      	ldr	r3, [r3, #0]
 800b5e2:	68ba      	ldr	r2, [r7, #8]
 800b5e4:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800b5e6:	687b      	ldr	r3, [r7, #4]
 800b5e8:	2201      	movs	r2, #1
 800b5ea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800b5ee:	687b      	ldr	r3, [r7, #4]
 800b5f0:	2200      	movs	r2, #0
 800b5f2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800b5f6:	2300      	movs	r3, #0
}
 800b5f8:	4618      	mov	r0, r3
 800b5fa:	3714      	adds	r7, #20
 800b5fc:	46bd      	mov	sp, r7
 800b5fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b602:	4770      	bx	lr
 800b604:	40012c00 	.word	0x40012c00
 800b608:	50012c00 	.word	0x50012c00
 800b60c:	40013400 	.word	0x40013400
 800b610:	50013400 	.word	0x50013400
 800b614:	40000400 	.word	0x40000400
 800b618:	50000400 	.word	0x50000400
 800b61c:	40000800 	.word	0x40000800
 800b620:	50000800 	.word	0x50000800
 800b624:	40000c00 	.word	0x40000c00
 800b628:	50000c00 	.word	0x50000c00
 800b62c:	40014000 	.word	0x40014000
 800b630:	50014000 	.word	0x50014000

0800b634 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800b634:	b084      	sub	sp, #16
 800b636:	b580      	push	{r7, lr}
 800b638:	b084      	sub	sp, #16
 800b63a:	af00      	add	r7, sp, #0
 800b63c:	6078      	str	r0, [r7, #4]
 800b63e:	f107 001c 	add.w	r0, r7, #28
 800b642:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
#if defined (STM32U595xx) || defined (STM32U5A5xx) || defined (STM32U599xx) || defined (STM32U5A9xx) \
 || defined (STM32U5F7xx) || defined (STM32U5G7xx) || defined (STM32U5F9xx) || defined (STM32U5G9xx)
  if (cfg.phy_itface == USB_OTG_HS_EMBEDDED_PHY)
 800b646:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800b64a:	2b03      	cmp	r3, #3
 800b64c:	d105      	bne.n	800b65a <USB_CoreInit+0x26>
  {
    /* Init The UTMI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS);
 800b64e:	687b      	ldr	r3, [r7, #4]
 800b650:	68db      	ldr	r3, [r3, #12]
 800b652:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 800b656:	687b      	ldr	r3, [r7, #4]
 800b658:	60da      	str	r2, [r3, #12]
  }

  /* Reset after a PHY select */
  ret = USB_CoreReset(USBx);
 800b65a:	6878      	ldr	r0, [r7, #4]
 800b65c:	f001 fb30 	bl	800ccc0 <USB_CoreReset>
 800b660:	4603      	mov	r3, r0
 800b662:	73fb      	strb	r3, [r7, #15]

  if (cfg.dma_enable == 1U)
 800b664:	7fbb      	ldrb	r3, [r7, #30]
 800b666:	2b01      	cmp	r3, #1
 800b668:	d111      	bne.n	800b68e <USB_CoreInit+0x5a>
  {
    USBx->GAHBCFG &= ~(USB_OTG_GAHBCFG_HBSTLEN);
 800b66a:	687b      	ldr	r3, [r7, #4]
 800b66c:	689b      	ldr	r3, [r3, #8]
 800b66e:	f023 021e 	bic.w	r2, r3, #30
 800b672:	687b      	ldr	r3, [r7, #4]
 800b674:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_INCR4;
 800b676:	687b      	ldr	r3, [r7, #4]
 800b678:	689b      	ldr	r3, [r3, #8]
 800b67a:	f043 0206 	orr.w	r2, r3, #6
 800b67e:	687b      	ldr	r3, [r7, #4]
 800b680:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800b682:	687b      	ldr	r3, [r7, #4]
 800b684:	689b      	ldr	r3, [r3, #8]
 800b686:	f043 0220 	orr.w	r2, r3, #32
 800b68a:	687b      	ldr	r3, [r7, #4]
 800b68c:	609a      	str	r2, [r3, #8]
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
  }
#endif /* defined (STM32U595xx) || defined (STM32U5A5xx) || defined (STM32U599xx) || defined (STM32U5A9xx) ||
          defined (STM32U5F7xx) || defined (STM32U5G7xx) || defined (STM32U5F9xx) || defined (STM32U5G9xx) */

  return ret;
 800b68e:	7bfb      	ldrb	r3, [r7, #15]
}
 800b690:	4618      	mov	r0, r3
 800b692:	3710      	adds	r7, #16
 800b694:	46bd      	mov	sp, r7
 800b696:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800b69a:	b004      	add	sp, #16
 800b69c:	4770      	bx	lr
	...

0800b6a0 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 800b6a0:	b480      	push	{r7}
 800b6a2:	b087      	sub	sp, #28
 800b6a4:	af00      	add	r7, sp, #0
 800b6a6:	60f8      	str	r0, [r7, #12]
 800b6a8:	60b9      	str	r1, [r7, #8]
 800b6aa:	4613      	mov	r3, r2
 800b6ac:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800b6ae:	79fb      	ldrb	r3, [r7, #7]
 800b6b0:	2b02      	cmp	r3, #2
 800b6b2:	d165      	bne.n	800b780 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800b6b4:	68bb      	ldr	r3, [r7, #8]
 800b6b6:	4a41      	ldr	r2, [pc, #260]	@ (800b7bc <USB_SetTurnaroundTime+0x11c>)
 800b6b8:	4293      	cmp	r3, r2
 800b6ba:	d906      	bls.n	800b6ca <USB_SetTurnaroundTime+0x2a>
 800b6bc:	68bb      	ldr	r3, [r7, #8]
 800b6be:	4a40      	ldr	r2, [pc, #256]	@ (800b7c0 <USB_SetTurnaroundTime+0x120>)
 800b6c0:	4293      	cmp	r3, r2
 800b6c2:	d202      	bcs.n	800b6ca <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800b6c4:	230f      	movs	r3, #15
 800b6c6:	617b      	str	r3, [r7, #20]
 800b6c8:	e062      	b.n	800b790 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800b6ca:	68bb      	ldr	r3, [r7, #8]
 800b6cc:	4a3c      	ldr	r2, [pc, #240]	@ (800b7c0 <USB_SetTurnaroundTime+0x120>)
 800b6ce:	4293      	cmp	r3, r2
 800b6d0:	d306      	bcc.n	800b6e0 <USB_SetTurnaroundTime+0x40>
 800b6d2:	68bb      	ldr	r3, [r7, #8]
 800b6d4:	4a3b      	ldr	r2, [pc, #236]	@ (800b7c4 <USB_SetTurnaroundTime+0x124>)
 800b6d6:	4293      	cmp	r3, r2
 800b6d8:	d202      	bcs.n	800b6e0 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800b6da:	230e      	movs	r3, #14
 800b6dc:	617b      	str	r3, [r7, #20]
 800b6de:	e057      	b.n	800b790 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800b6e0:	68bb      	ldr	r3, [r7, #8]
 800b6e2:	4a38      	ldr	r2, [pc, #224]	@ (800b7c4 <USB_SetTurnaroundTime+0x124>)
 800b6e4:	4293      	cmp	r3, r2
 800b6e6:	d306      	bcc.n	800b6f6 <USB_SetTurnaroundTime+0x56>
 800b6e8:	68bb      	ldr	r3, [r7, #8]
 800b6ea:	4a37      	ldr	r2, [pc, #220]	@ (800b7c8 <USB_SetTurnaroundTime+0x128>)
 800b6ec:	4293      	cmp	r3, r2
 800b6ee:	d202      	bcs.n	800b6f6 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 800b6f0:	230d      	movs	r3, #13
 800b6f2:	617b      	str	r3, [r7, #20]
 800b6f4:	e04c      	b.n	800b790 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800b6f6:	68bb      	ldr	r3, [r7, #8]
 800b6f8:	4a33      	ldr	r2, [pc, #204]	@ (800b7c8 <USB_SetTurnaroundTime+0x128>)
 800b6fa:	4293      	cmp	r3, r2
 800b6fc:	d306      	bcc.n	800b70c <USB_SetTurnaroundTime+0x6c>
 800b6fe:	68bb      	ldr	r3, [r7, #8]
 800b700:	4a32      	ldr	r2, [pc, #200]	@ (800b7cc <USB_SetTurnaroundTime+0x12c>)
 800b702:	4293      	cmp	r3, r2
 800b704:	d802      	bhi.n	800b70c <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800b706:	230c      	movs	r3, #12
 800b708:	617b      	str	r3, [r7, #20]
 800b70a:	e041      	b.n	800b790 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800b70c:	68bb      	ldr	r3, [r7, #8]
 800b70e:	4a2f      	ldr	r2, [pc, #188]	@ (800b7cc <USB_SetTurnaroundTime+0x12c>)
 800b710:	4293      	cmp	r3, r2
 800b712:	d906      	bls.n	800b722 <USB_SetTurnaroundTime+0x82>
 800b714:	68bb      	ldr	r3, [r7, #8]
 800b716:	4a2e      	ldr	r2, [pc, #184]	@ (800b7d0 <USB_SetTurnaroundTime+0x130>)
 800b718:	4293      	cmp	r3, r2
 800b71a:	d802      	bhi.n	800b722 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800b71c:	230b      	movs	r3, #11
 800b71e:	617b      	str	r3, [r7, #20]
 800b720:	e036      	b.n	800b790 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800b722:	68bb      	ldr	r3, [r7, #8]
 800b724:	4a2a      	ldr	r2, [pc, #168]	@ (800b7d0 <USB_SetTurnaroundTime+0x130>)
 800b726:	4293      	cmp	r3, r2
 800b728:	d906      	bls.n	800b738 <USB_SetTurnaroundTime+0x98>
 800b72a:	68bb      	ldr	r3, [r7, #8]
 800b72c:	4a29      	ldr	r2, [pc, #164]	@ (800b7d4 <USB_SetTurnaroundTime+0x134>)
 800b72e:	4293      	cmp	r3, r2
 800b730:	d802      	bhi.n	800b738 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800b732:	230a      	movs	r3, #10
 800b734:	617b      	str	r3, [r7, #20]
 800b736:	e02b      	b.n	800b790 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800b738:	68bb      	ldr	r3, [r7, #8]
 800b73a:	4a26      	ldr	r2, [pc, #152]	@ (800b7d4 <USB_SetTurnaroundTime+0x134>)
 800b73c:	4293      	cmp	r3, r2
 800b73e:	d906      	bls.n	800b74e <USB_SetTurnaroundTime+0xae>
 800b740:	68bb      	ldr	r3, [r7, #8]
 800b742:	4a25      	ldr	r2, [pc, #148]	@ (800b7d8 <USB_SetTurnaroundTime+0x138>)
 800b744:	4293      	cmp	r3, r2
 800b746:	d202      	bcs.n	800b74e <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800b748:	2309      	movs	r3, #9
 800b74a:	617b      	str	r3, [r7, #20]
 800b74c:	e020      	b.n	800b790 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800b74e:	68bb      	ldr	r3, [r7, #8]
 800b750:	4a21      	ldr	r2, [pc, #132]	@ (800b7d8 <USB_SetTurnaroundTime+0x138>)
 800b752:	4293      	cmp	r3, r2
 800b754:	d306      	bcc.n	800b764 <USB_SetTurnaroundTime+0xc4>
 800b756:	68bb      	ldr	r3, [r7, #8]
 800b758:	4a20      	ldr	r2, [pc, #128]	@ (800b7dc <USB_SetTurnaroundTime+0x13c>)
 800b75a:	4293      	cmp	r3, r2
 800b75c:	d802      	bhi.n	800b764 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800b75e:	2308      	movs	r3, #8
 800b760:	617b      	str	r3, [r7, #20]
 800b762:	e015      	b.n	800b790 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800b764:	68bb      	ldr	r3, [r7, #8]
 800b766:	4a1d      	ldr	r2, [pc, #116]	@ (800b7dc <USB_SetTurnaroundTime+0x13c>)
 800b768:	4293      	cmp	r3, r2
 800b76a:	d906      	bls.n	800b77a <USB_SetTurnaroundTime+0xda>
 800b76c:	68bb      	ldr	r3, [r7, #8]
 800b76e:	4a1c      	ldr	r2, [pc, #112]	@ (800b7e0 <USB_SetTurnaroundTime+0x140>)
 800b770:	4293      	cmp	r3, r2
 800b772:	d202      	bcs.n	800b77a <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800b774:	2307      	movs	r3, #7
 800b776:	617b      	str	r3, [r7, #20]
 800b778:	e00a      	b.n	800b790 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800b77a:	2306      	movs	r3, #6
 800b77c:	617b      	str	r3, [r7, #20]
 800b77e:	e007      	b.n	800b790 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 800b780:	79fb      	ldrb	r3, [r7, #7]
 800b782:	2b00      	cmp	r3, #0
 800b784:	d102      	bne.n	800b78c <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800b786:	2309      	movs	r3, #9
 800b788:	617b      	str	r3, [r7, #20]
 800b78a:	e001      	b.n	800b790 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800b78c:	2309      	movs	r3, #9
 800b78e:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800b790:	68fb      	ldr	r3, [r7, #12]
 800b792:	68db      	ldr	r3, [r3, #12]
 800b794:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 800b798:	68fb      	ldr	r3, [r7, #12]
 800b79a:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800b79c:	68fb      	ldr	r3, [r7, #12]
 800b79e:	68da      	ldr	r2, [r3, #12]
 800b7a0:	697b      	ldr	r3, [r7, #20]
 800b7a2:	029b      	lsls	r3, r3, #10
 800b7a4:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 800b7a8:	431a      	orrs	r2, r3
 800b7aa:	68fb      	ldr	r3, [r7, #12]
 800b7ac:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800b7ae:	2300      	movs	r3, #0
}
 800b7b0:	4618      	mov	r0, r3
 800b7b2:	371c      	adds	r7, #28
 800b7b4:	46bd      	mov	sp, r7
 800b7b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7ba:	4770      	bx	lr
 800b7bc:	00d8acbf 	.word	0x00d8acbf
 800b7c0:	00e4e1c0 	.word	0x00e4e1c0
 800b7c4:	00f42400 	.word	0x00f42400
 800b7c8:	01067380 	.word	0x01067380
 800b7cc:	011a499f 	.word	0x011a499f
 800b7d0:	01312cff 	.word	0x01312cff
 800b7d4:	014ca43f 	.word	0x014ca43f
 800b7d8:	016e3600 	.word	0x016e3600
 800b7dc:	01a6ab1f 	.word	0x01a6ab1f
 800b7e0:	01e84800 	.word	0x01e84800

0800b7e4 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800b7e4:	b480      	push	{r7}
 800b7e6:	b083      	sub	sp, #12
 800b7e8:	af00      	add	r7, sp, #0
 800b7ea:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800b7ec:	687b      	ldr	r3, [r7, #4]
 800b7ee:	689b      	ldr	r3, [r3, #8]
 800b7f0:	f043 0201 	orr.w	r2, r3, #1
 800b7f4:	687b      	ldr	r3, [r7, #4]
 800b7f6:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800b7f8:	2300      	movs	r3, #0
}
 800b7fa:	4618      	mov	r0, r3
 800b7fc:	370c      	adds	r7, #12
 800b7fe:	46bd      	mov	sp, r7
 800b800:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b804:	4770      	bx	lr

0800b806 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800b806:	b480      	push	{r7}
 800b808:	b083      	sub	sp, #12
 800b80a:	af00      	add	r7, sp, #0
 800b80c:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800b80e:	687b      	ldr	r3, [r7, #4]
 800b810:	689b      	ldr	r3, [r3, #8]
 800b812:	f023 0201 	bic.w	r2, r3, #1
 800b816:	687b      	ldr	r3, [r7, #4]
 800b818:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800b81a:	2300      	movs	r3, #0
}
 800b81c:	4618      	mov	r0, r3
 800b81e:	370c      	adds	r7, #12
 800b820:	46bd      	mov	sp, r7
 800b822:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b826:	4770      	bx	lr

0800b828 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800b828:	b580      	push	{r7, lr}
 800b82a:	b084      	sub	sp, #16
 800b82c:	af00      	add	r7, sp, #0
 800b82e:	6078      	str	r0, [r7, #4]
 800b830:	460b      	mov	r3, r1
 800b832:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800b834:	2300      	movs	r3, #0
 800b836:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800b838:	687b      	ldr	r3, [r7, #4]
 800b83a:	68db      	ldr	r3, [r3, #12]
 800b83c:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800b840:	687b      	ldr	r3, [r7, #4]
 800b842:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800b844:	78fb      	ldrb	r3, [r7, #3]
 800b846:	2b01      	cmp	r3, #1
 800b848:	d115      	bne.n	800b876 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800b84a:	687b      	ldr	r3, [r7, #4]
 800b84c:	68db      	ldr	r3, [r3, #12]
 800b84e:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800b852:	687b      	ldr	r3, [r7, #4]
 800b854:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800b856:	200a      	movs	r0, #10
 800b858:	f7f9 fc30 	bl	80050bc <HAL_Delay>
      ms += 10U;
 800b85c:	68fb      	ldr	r3, [r7, #12]
 800b85e:	330a      	adds	r3, #10
 800b860:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800b862:	6878      	ldr	r0, [r7, #4]
 800b864:	f001 f99d 	bl	800cba2 <USB_GetMode>
 800b868:	4603      	mov	r3, r0
 800b86a:	2b01      	cmp	r3, #1
 800b86c:	d01e      	beq.n	800b8ac <USB_SetCurrentMode+0x84>
 800b86e:	68fb      	ldr	r3, [r7, #12]
 800b870:	2bc7      	cmp	r3, #199	@ 0xc7
 800b872:	d9f0      	bls.n	800b856 <USB_SetCurrentMode+0x2e>
 800b874:	e01a      	b.n	800b8ac <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800b876:	78fb      	ldrb	r3, [r7, #3]
 800b878:	2b00      	cmp	r3, #0
 800b87a:	d115      	bne.n	800b8a8 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800b87c:	687b      	ldr	r3, [r7, #4]
 800b87e:	68db      	ldr	r3, [r3, #12]
 800b880:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800b884:	687b      	ldr	r3, [r7, #4]
 800b886:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800b888:	200a      	movs	r0, #10
 800b88a:	f7f9 fc17 	bl	80050bc <HAL_Delay>
      ms += 10U;
 800b88e:	68fb      	ldr	r3, [r7, #12]
 800b890:	330a      	adds	r3, #10
 800b892:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800b894:	6878      	ldr	r0, [r7, #4]
 800b896:	f001 f984 	bl	800cba2 <USB_GetMode>
 800b89a:	4603      	mov	r3, r0
 800b89c:	2b00      	cmp	r3, #0
 800b89e:	d005      	beq.n	800b8ac <USB_SetCurrentMode+0x84>
 800b8a0:	68fb      	ldr	r3, [r7, #12]
 800b8a2:	2bc7      	cmp	r3, #199	@ 0xc7
 800b8a4:	d9f0      	bls.n	800b888 <USB_SetCurrentMode+0x60>
 800b8a6:	e001      	b.n	800b8ac <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800b8a8:	2301      	movs	r3, #1
 800b8aa:	e005      	b.n	800b8b8 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800b8ac:	68fb      	ldr	r3, [r7, #12]
 800b8ae:	2bc8      	cmp	r3, #200	@ 0xc8
 800b8b0:	d101      	bne.n	800b8b6 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800b8b2:	2301      	movs	r3, #1
 800b8b4:	e000      	b.n	800b8b8 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800b8b6:	2300      	movs	r3, #0
}
 800b8b8:	4618      	mov	r0, r3
 800b8ba:	3710      	adds	r7, #16
 800b8bc:	46bd      	mov	sp, r7
 800b8be:	bd80      	pop	{r7, pc}

0800b8c0 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800b8c0:	b084      	sub	sp, #16
 800b8c2:	b580      	push	{r7, lr}
 800b8c4:	b086      	sub	sp, #24
 800b8c6:	af00      	add	r7, sp, #0
 800b8c8:	6078      	str	r0, [r7, #4]
 800b8ca:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800b8ce:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800b8d2:	2300      	movs	r3, #0
 800b8d4:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b8d6:	687b      	ldr	r3, [r7, #4]
 800b8d8:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800b8da:	2300      	movs	r3, #0
 800b8dc:	613b      	str	r3, [r7, #16]
 800b8de:	e009      	b.n	800b8f4 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800b8e0:	687a      	ldr	r2, [r7, #4]
 800b8e2:	693b      	ldr	r3, [r7, #16]
 800b8e4:	3340      	adds	r3, #64	@ 0x40
 800b8e6:	009b      	lsls	r3, r3, #2
 800b8e8:	4413      	add	r3, r2
 800b8ea:	2200      	movs	r2, #0
 800b8ec:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800b8ee:	693b      	ldr	r3, [r7, #16]
 800b8f0:	3301      	adds	r3, #1
 800b8f2:	613b      	str	r3, [r7, #16]
 800b8f4:	693b      	ldr	r3, [r7, #16]
 800b8f6:	2b0e      	cmp	r3, #14
 800b8f8:	d9f2      	bls.n	800b8e0 <USB_DevInit+0x20>
  }

#if defined (STM32U595xx) || defined (STM32U5A5xx) || defined (STM32U599xx) || defined (STM32U5A9xx) \
 || defined (STM32U5F7xx) || defined (STM32U5G7xx) || defined (STM32U5F9xx) || defined (STM32U5G9xx)
  /* Disable USB PHY pulldown resistors */
  USBx->GCCFG &= ~USB_OTG_GCCFG_PULLDOWNEN;
 800b8fa:	687b      	ldr	r3, [r7, #4]
 800b8fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b8fe:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800b902:	687b      	ldr	r3, [r7, #4]
 800b904:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined (STM32U595xx) || defined (STM32U5A5xx) || defined (STM32U599xx) || defined (STM32U5A9xx) ||
          defined (STM32U5F7xx) || defined (STM32U5G7xx) || defined (STM32U5F9xx) || defined (STM32U5G9xx) */

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800b906:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800b90a:	2b00      	cmp	r3, #0
 800b90c:	d11c      	bne.n	800b948 <USB_DevInit+0x88>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800b90e:	68fb      	ldr	r3, [r7, #12]
 800b910:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b914:	685b      	ldr	r3, [r3, #4]
 800b916:	68fa      	ldr	r2, [r7, #12]
 800b918:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800b91c:	f043 0302 	orr.w	r3, r3, #2
 800b920:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800b922:	687b      	ldr	r3, [r7, #4]
 800b924:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b926:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800b92a:	687b      	ldr	r3, [r7, #4]
 800b92c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
#if defined (STM32U595xx) || defined (STM32U5A5xx) || defined (STM32U599xx) || defined (STM32U5A9xx) \
 || defined (STM32U5F7xx) || defined (STM32U5G7xx) || defined (STM32U5F9xx) || defined (STM32U5G9xx)
    USBx->GCCFG |= USB_OTG_GCCFG_VBVALEXTOEN;
 800b92e:	687b      	ldr	r3, [r7, #4]
 800b930:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b932:	f043 7280 	orr.w	r2, r3, #16777216	@ 0x1000000
 800b936:	687b      	ldr	r3, [r7, #4]
 800b938:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBVALOVAL;
 800b93a:	687b      	ldr	r3, [r7, #4]
 800b93c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b93e:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 800b942:	687b      	ldr	r3, [r7, #4]
 800b944:	639a      	str	r2, [r3, #56]	@ 0x38
 800b946:	e011      	b.n	800b96c <USB_DevInit+0xac>
  else
  {
#if defined (STM32U595xx) || defined (STM32U5A5xx) || defined (STM32U599xx) || defined (STM32U5A9xx) \
 || defined (STM32U5F7xx) || defined (STM32U5G7xx) || defined (STM32U5F9xx) || defined (STM32U5G9xx)
    /* B-peripheral session valid override disable */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBVALEXTOEN;
 800b948:	687b      	ldr	r3, [r7, #4]
 800b94a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b94c:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800b950:	687b      	ldr	r3, [r7, #4]
 800b952:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBVALOVAL;
 800b954:	687b      	ldr	r3, [r7, #4]
 800b956:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b958:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 800b95c:	687b      	ldr	r3, [r7, #4]
 800b95e:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined (STM32U595xx) || defined (STM32U5A5xx) || defined (STM32U599xx) || defined (STM32U5A9xx) ||
          defined (STM32U5F7xx) || defined (STM32U5G7xx) || defined (STM32U5F9xx) || defined (STM32U5G9xx) */

    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800b960:	687b      	ldr	r3, [r7, #4]
 800b962:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b964:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800b968:	687b      	ldr	r3, [r7, #4]
 800b96a:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800b96c:	68fb      	ldr	r3, [r7, #12]
 800b96e:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800b972:	461a      	mov	r2, r3
 800b974:	2300      	movs	r3, #0
 800b976:	6013      	str	r3, [r2, #0]

#if defined (STM32U595xx) || defined (STM32U5A5xx) || defined (STM32U599xx) || defined (STM32U5A9xx) \
 || defined (STM32U5F7xx) || defined (STM32U5G7xx) || defined (STM32U5F9xx) || defined (STM32U5G9xx)
  if (cfg.phy_itface == USB_OTG_HS_EMBEDDED_PHY)
 800b978:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800b97c:	2b03      	cmp	r3, #3
 800b97e:	d10d      	bne.n	800b99c <USB_DevInit+0xdc>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800b980:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b984:	2b00      	cmp	r3, #0
 800b986:	d104      	bne.n	800b992 <USB_DevInit+0xd2>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800b988:	2100      	movs	r1, #0
 800b98a:	6878      	ldr	r0, [r7, #4]
 800b98c:	f000 f968 	bl	800bc60 <USB_SetDevSpeed>
 800b990:	e008      	b.n	800b9a4 <USB_DevInit+0xe4>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800b992:	2101      	movs	r1, #1
 800b994:	6878      	ldr	r0, [r7, #4]
 800b996:	f000 f963 	bl	800bc60 <USB_SetDevSpeed>
 800b99a:	e003      	b.n	800b9a4 <USB_DevInit+0xe4>
  else
#endif /* defined (STM32U595xx) || defined (STM32U5A5xx) || defined (STM32U599xx) || defined (STM32U5A9xx) ||
          defined (STM32U5F7xx) || defined (STM32U5G7xx) || defined (STM32U5F9xx) || defined (STM32U5G9xx) */
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800b99c:	2103      	movs	r1, #3
 800b99e:	6878      	ldr	r0, [r7, #4]
 800b9a0:	f000 f95e 	bl	800bc60 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800b9a4:	2110      	movs	r1, #16
 800b9a6:	6878      	ldr	r0, [r7, #4]
 800b9a8:	f000 f8fa 	bl	800bba0 <USB_FlushTxFifo>
 800b9ac:	4603      	mov	r3, r0
 800b9ae:	2b00      	cmp	r3, #0
 800b9b0:	d001      	beq.n	800b9b6 <USB_DevInit+0xf6>
  {
    ret = HAL_ERROR;
 800b9b2:	2301      	movs	r3, #1
 800b9b4:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800b9b6:	6878      	ldr	r0, [r7, #4]
 800b9b8:	f000 f924 	bl	800bc04 <USB_FlushRxFifo>
 800b9bc:	4603      	mov	r3, r0
 800b9be:	2b00      	cmp	r3, #0
 800b9c0:	d001      	beq.n	800b9c6 <USB_DevInit+0x106>
  {
    ret = HAL_ERROR;
 800b9c2:	2301      	movs	r3, #1
 800b9c4:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800b9c6:	68fb      	ldr	r3, [r7, #12]
 800b9c8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b9cc:	461a      	mov	r2, r3
 800b9ce:	2300      	movs	r3, #0
 800b9d0:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800b9d2:	68fb      	ldr	r3, [r7, #12]
 800b9d4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b9d8:	461a      	mov	r2, r3
 800b9da:	2300      	movs	r3, #0
 800b9dc:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800b9de:	68fb      	ldr	r3, [r7, #12]
 800b9e0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b9e4:	461a      	mov	r2, r3
 800b9e6:	2300      	movs	r3, #0
 800b9e8:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800b9ea:	2300      	movs	r3, #0
 800b9ec:	613b      	str	r3, [r7, #16]
 800b9ee:	e043      	b.n	800ba78 <USB_DevInit+0x1b8>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800b9f0:	693b      	ldr	r3, [r7, #16]
 800b9f2:	015a      	lsls	r2, r3, #5
 800b9f4:	68fb      	ldr	r3, [r7, #12]
 800b9f6:	4413      	add	r3, r2
 800b9f8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b9fc:	681b      	ldr	r3, [r3, #0]
 800b9fe:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800ba02:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800ba06:	d118      	bne.n	800ba3a <USB_DevInit+0x17a>
    {
      if (i == 0U)
 800ba08:	693b      	ldr	r3, [r7, #16]
 800ba0a:	2b00      	cmp	r3, #0
 800ba0c:	d10a      	bne.n	800ba24 <USB_DevInit+0x164>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800ba0e:	693b      	ldr	r3, [r7, #16]
 800ba10:	015a      	lsls	r2, r3, #5
 800ba12:	68fb      	ldr	r3, [r7, #12]
 800ba14:	4413      	add	r3, r2
 800ba16:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ba1a:	461a      	mov	r2, r3
 800ba1c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800ba20:	6013      	str	r3, [r2, #0]
 800ba22:	e013      	b.n	800ba4c <USB_DevInit+0x18c>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800ba24:	693b      	ldr	r3, [r7, #16]
 800ba26:	015a      	lsls	r2, r3, #5
 800ba28:	68fb      	ldr	r3, [r7, #12]
 800ba2a:	4413      	add	r3, r2
 800ba2c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ba30:	461a      	mov	r2, r3
 800ba32:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800ba36:	6013      	str	r3, [r2, #0]
 800ba38:	e008      	b.n	800ba4c <USB_DevInit+0x18c>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800ba3a:	693b      	ldr	r3, [r7, #16]
 800ba3c:	015a      	lsls	r2, r3, #5
 800ba3e:	68fb      	ldr	r3, [r7, #12]
 800ba40:	4413      	add	r3, r2
 800ba42:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ba46:	461a      	mov	r2, r3
 800ba48:	2300      	movs	r3, #0
 800ba4a:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800ba4c:	693b      	ldr	r3, [r7, #16]
 800ba4e:	015a      	lsls	r2, r3, #5
 800ba50:	68fb      	ldr	r3, [r7, #12]
 800ba52:	4413      	add	r3, r2
 800ba54:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ba58:	461a      	mov	r2, r3
 800ba5a:	2300      	movs	r3, #0
 800ba5c:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800ba5e:	693b      	ldr	r3, [r7, #16]
 800ba60:	015a      	lsls	r2, r3, #5
 800ba62:	68fb      	ldr	r3, [r7, #12]
 800ba64:	4413      	add	r3, r2
 800ba66:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ba6a:	461a      	mov	r2, r3
 800ba6c:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800ba70:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800ba72:	693b      	ldr	r3, [r7, #16]
 800ba74:	3301      	adds	r3, #1
 800ba76:	613b      	str	r3, [r7, #16]
 800ba78:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800ba7c:	461a      	mov	r2, r3
 800ba7e:	693b      	ldr	r3, [r7, #16]
 800ba80:	4293      	cmp	r3, r2
 800ba82:	d3b5      	bcc.n	800b9f0 <USB_DevInit+0x130>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800ba84:	2300      	movs	r3, #0
 800ba86:	613b      	str	r3, [r7, #16]
 800ba88:	e043      	b.n	800bb12 <USB_DevInit+0x252>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800ba8a:	693b      	ldr	r3, [r7, #16]
 800ba8c:	015a      	lsls	r2, r3, #5
 800ba8e:	68fb      	ldr	r3, [r7, #12]
 800ba90:	4413      	add	r3, r2
 800ba92:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ba96:	681b      	ldr	r3, [r3, #0]
 800ba98:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800ba9c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800baa0:	d118      	bne.n	800bad4 <USB_DevInit+0x214>
    {
      if (i == 0U)
 800baa2:	693b      	ldr	r3, [r7, #16]
 800baa4:	2b00      	cmp	r3, #0
 800baa6:	d10a      	bne.n	800babe <USB_DevInit+0x1fe>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800baa8:	693b      	ldr	r3, [r7, #16]
 800baaa:	015a      	lsls	r2, r3, #5
 800baac:	68fb      	ldr	r3, [r7, #12]
 800baae:	4413      	add	r3, r2
 800bab0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bab4:	461a      	mov	r2, r3
 800bab6:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800baba:	6013      	str	r3, [r2, #0]
 800babc:	e013      	b.n	800bae6 <USB_DevInit+0x226>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800babe:	693b      	ldr	r3, [r7, #16]
 800bac0:	015a      	lsls	r2, r3, #5
 800bac2:	68fb      	ldr	r3, [r7, #12]
 800bac4:	4413      	add	r3, r2
 800bac6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800baca:	461a      	mov	r2, r3
 800bacc:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800bad0:	6013      	str	r3, [r2, #0]
 800bad2:	e008      	b.n	800bae6 <USB_DevInit+0x226>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800bad4:	693b      	ldr	r3, [r7, #16]
 800bad6:	015a      	lsls	r2, r3, #5
 800bad8:	68fb      	ldr	r3, [r7, #12]
 800bada:	4413      	add	r3, r2
 800badc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bae0:	461a      	mov	r2, r3
 800bae2:	2300      	movs	r3, #0
 800bae4:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800bae6:	693b      	ldr	r3, [r7, #16]
 800bae8:	015a      	lsls	r2, r3, #5
 800baea:	68fb      	ldr	r3, [r7, #12]
 800baec:	4413      	add	r3, r2
 800baee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800baf2:	461a      	mov	r2, r3
 800baf4:	2300      	movs	r3, #0
 800baf6:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800baf8:	693b      	ldr	r3, [r7, #16]
 800bafa:	015a      	lsls	r2, r3, #5
 800bafc:	68fb      	ldr	r3, [r7, #12]
 800bafe:	4413      	add	r3, r2
 800bb00:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bb04:	461a      	mov	r2, r3
 800bb06:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800bb0a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800bb0c:	693b      	ldr	r3, [r7, #16]
 800bb0e:	3301      	adds	r3, #1
 800bb10:	613b      	str	r3, [r7, #16]
 800bb12:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800bb16:	461a      	mov	r2, r3
 800bb18:	693b      	ldr	r3, [r7, #16]
 800bb1a:	4293      	cmp	r3, r2
 800bb1c:	d3b5      	bcc.n	800ba8a <USB_DevInit+0x1ca>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800bb1e:	68fb      	ldr	r3, [r7, #12]
 800bb20:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bb24:	691b      	ldr	r3, [r3, #16]
 800bb26:	68fa      	ldr	r2, [r7, #12]
 800bb28:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800bb2c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800bb30:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800bb32:	687b      	ldr	r3, [r7, #4]
 800bb34:	2200      	movs	r2, #0
 800bb36:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800bb38:	687b      	ldr	r3, [r7, #4]
 800bb3a:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800bb3e:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800bb40:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800bb44:	2b00      	cmp	r3, #0
 800bb46:	d105      	bne.n	800bb54 <USB_DevInit+0x294>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800bb48:	687b      	ldr	r3, [r7, #4]
 800bb4a:	699b      	ldr	r3, [r3, #24]
 800bb4c:	f043 0210 	orr.w	r2, r3, #16
 800bb50:	687b      	ldr	r3, [r7, #4]
 800bb52:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800bb54:	687b      	ldr	r3, [r7, #4]
 800bb56:	699a      	ldr	r2, [r3, #24]
 800bb58:	4b10      	ldr	r3, [pc, #64]	@ (800bb9c <USB_DevInit+0x2dc>)
 800bb5a:	4313      	orrs	r3, r2
 800bb5c:	687a      	ldr	r2, [r7, #4]
 800bb5e:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800bb60:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800bb64:	2b00      	cmp	r3, #0
 800bb66:	d005      	beq.n	800bb74 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800bb68:	687b      	ldr	r3, [r7, #4]
 800bb6a:	699b      	ldr	r3, [r3, #24]
 800bb6c:	f043 0208 	orr.w	r2, r3, #8
 800bb70:	687b      	ldr	r3, [r7, #4]
 800bb72:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800bb74:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800bb78:	2b01      	cmp	r3, #1
 800bb7a:	d107      	bne.n	800bb8c <USB_DevInit+0x2cc>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800bb7c:	687b      	ldr	r3, [r7, #4]
 800bb7e:	699b      	ldr	r3, [r3, #24]
 800bb80:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800bb84:	f043 0304 	orr.w	r3, r3, #4
 800bb88:	687a      	ldr	r2, [r7, #4]
 800bb8a:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800bb8c:	7dfb      	ldrb	r3, [r7, #23]
}
 800bb8e:	4618      	mov	r0, r3
 800bb90:	3718      	adds	r7, #24
 800bb92:	46bd      	mov	sp, r7
 800bb94:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800bb98:	b004      	add	sp, #16
 800bb9a:	4770      	bx	lr
 800bb9c:	803c3800 	.word	0x803c3800

0800bba0 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800bba0:	b480      	push	{r7}
 800bba2:	b085      	sub	sp, #20
 800bba4:	af00      	add	r7, sp, #0
 800bba6:	6078      	str	r0, [r7, #4]
 800bba8:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800bbaa:	2300      	movs	r3, #0
 800bbac:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800bbae:	68fb      	ldr	r3, [r7, #12]
 800bbb0:	3301      	adds	r3, #1
 800bbb2:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800bbb4:	68fb      	ldr	r3, [r7, #12]
 800bbb6:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800bbba:	d901      	bls.n	800bbc0 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800bbbc:	2303      	movs	r3, #3
 800bbbe:	e01b      	b.n	800bbf8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800bbc0:	687b      	ldr	r3, [r7, #4]
 800bbc2:	691b      	ldr	r3, [r3, #16]
 800bbc4:	2b00      	cmp	r3, #0
 800bbc6:	daf2      	bge.n	800bbae <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800bbc8:	2300      	movs	r3, #0
 800bbca:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800bbcc:	683b      	ldr	r3, [r7, #0]
 800bbce:	019b      	lsls	r3, r3, #6
 800bbd0:	f043 0220 	orr.w	r2, r3, #32
 800bbd4:	687b      	ldr	r3, [r7, #4]
 800bbd6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800bbd8:	68fb      	ldr	r3, [r7, #12]
 800bbda:	3301      	adds	r3, #1
 800bbdc:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800bbde:	68fb      	ldr	r3, [r7, #12]
 800bbe0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800bbe4:	d901      	bls.n	800bbea <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800bbe6:	2303      	movs	r3, #3
 800bbe8:	e006      	b.n	800bbf8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800bbea:	687b      	ldr	r3, [r7, #4]
 800bbec:	691b      	ldr	r3, [r3, #16]
 800bbee:	f003 0320 	and.w	r3, r3, #32
 800bbf2:	2b20      	cmp	r3, #32
 800bbf4:	d0f0      	beq.n	800bbd8 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800bbf6:	2300      	movs	r3, #0
}
 800bbf8:	4618      	mov	r0, r3
 800bbfa:	3714      	adds	r7, #20
 800bbfc:	46bd      	mov	sp, r7
 800bbfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc02:	4770      	bx	lr

0800bc04 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800bc04:	b480      	push	{r7}
 800bc06:	b085      	sub	sp, #20
 800bc08:	af00      	add	r7, sp, #0
 800bc0a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800bc0c:	2300      	movs	r3, #0
 800bc0e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800bc10:	68fb      	ldr	r3, [r7, #12]
 800bc12:	3301      	adds	r3, #1
 800bc14:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800bc16:	68fb      	ldr	r3, [r7, #12]
 800bc18:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800bc1c:	d901      	bls.n	800bc22 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800bc1e:	2303      	movs	r3, #3
 800bc20:	e018      	b.n	800bc54 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800bc22:	687b      	ldr	r3, [r7, #4]
 800bc24:	691b      	ldr	r3, [r3, #16]
 800bc26:	2b00      	cmp	r3, #0
 800bc28:	daf2      	bge.n	800bc10 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800bc2a:	2300      	movs	r3, #0
 800bc2c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800bc2e:	687b      	ldr	r3, [r7, #4]
 800bc30:	2210      	movs	r2, #16
 800bc32:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800bc34:	68fb      	ldr	r3, [r7, #12]
 800bc36:	3301      	adds	r3, #1
 800bc38:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800bc3a:	68fb      	ldr	r3, [r7, #12]
 800bc3c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800bc40:	d901      	bls.n	800bc46 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800bc42:	2303      	movs	r3, #3
 800bc44:	e006      	b.n	800bc54 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800bc46:	687b      	ldr	r3, [r7, #4]
 800bc48:	691b      	ldr	r3, [r3, #16]
 800bc4a:	f003 0310 	and.w	r3, r3, #16
 800bc4e:	2b10      	cmp	r3, #16
 800bc50:	d0f0      	beq.n	800bc34 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800bc52:	2300      	movs	r3, #0
}
 800bc54:	4618      	mov	r0, r3
 800bc56:	3714      	adds	r7, #20
 800bc58:	46bd      	mov	sp, r7
 800bc5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc5e:	4770      	bx	lr

0800bc60 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800bc60:	b480      	push	{r7}
 800bc62:	b085      	sub	sp, #20
 800bc64:	af00      	add	r7, sp, #0
 800bc66:	6078      	str	r0, [r7, #4]
 800bc68:	460b      	mov	r3, r1
 800bc6a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bc6c:	687b      	ldr	r3, [r7, #4]
 800bc6e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800bc70:	68fb      	ldr	r3, [r7, #12]
 800bc72:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bc76:	681a      	ldr	r2, [r3, #0]
 800bc78:	78fb      	ldrb	r3, [r7, #3]
 800bc7a:	68f9      	ldr	r1, [r7, #12]
 800bc7c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800bc80:	4313      	orrs	r3, r2
 800bc82:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800bc84:	2300      	movs	r3, #0
}
 800bc86:	4618      	mov	r0, r3
 800bc88:	3714      	adds	r7, #20
 800bc8a:	46bd      	mov	sp, r7
 800bc8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc90:	4770      	bx	lr

0800bc92 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 800bc92:	b480      	push	{r7}
 800bc94:	b087      	sub	sp, #28
 800bc96:	af00      	add	r7, sp, #0
 800bc98:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bc9a:	687b      	ldr	r3, [r7, #4]
 800bc9c:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800bc9e:	693b      	ldr	r3, [r7, #16]
 800bca0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bca4:	689b      	ldr	r3, [r3, #8]
 800bca6:	f003 0306 	and.w	r3, r3, #6
 800bcaa:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800bcac:	68fb      	ldr	r3, [r7, #12]
 800bcae:	2b00      	cmp	r3, #0
 800bcb0:	d102      	bne.n	800bcb8 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800bcb2:	2300      	movs	r3, #0
 800bcb4:	75fb      	strb	r3, [r7, #23]
 800bcb6:	e00a      	b.n	800bcce <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800bcb8:	68fb      	ldr	r3, [r7, #12]
 800bcba:	2b02      	cmp	r3, #2
 800bcbc:	d002      	beq.n	800bcc4 <USB_GetDevSpeed+0x32>
 800bcbe:	68fb      	ldr	r3, [r7, #12]
 800bcc0:	2b06      	cmp	r3, #6
 800bcc2:	d102      	bne.n	800bcca <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800bcc4:	2302      	movs	r3, #2
 800bcc6:	75fb      	strb	r3, [r7, #23]
 800bcc8:	e001      	b.n	800bcce <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800bcca:	230f      	movs	r3, #15
 800bccc:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800bcce:	7dfb      	ldrb	r3, [r7, #23]
}
 800bcd0:	4618      	mov	r0, r3
 800bcd2:	371c      	adds	r7, #28
 800bcd4:	46bd      	mov	sp, r7
 800bcd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcda:	4770      	bx	lr

0800bcdc <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800bcdc:	b480      	push	{r7}
 800bcde:	b085      	sub	sp, #20
 800bce0:	af00      	add	r7, sp, #0
 800bce2:	6078      	str	r0, [r7, #4]
 800bce4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bce6:	687b      	ldr	r3, [r7, #4]
 800bce8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800bcea:	683b      	ldr	r3, [r7, #0]
 800bcec:	781b      	ldrb	r3, [r3, #0]
 800bcee:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800bcf0:	683b      	ldr	r3, [r7, #0]
 800bcf2:	785b      	ldrb	r3, [r3, #1]
 800bcf4:	2b01      	cmp	r3, #1
 800bcf6:	d13a      	bne.n	800bd6e <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800bcf8:	68fb      	ldr	r3, [r7, #12]
 800bcfa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bcfe:	69da      	ldr	r2, [r3, #28]
 800bd00:	683b      	ldr	r3, [r7, #0]
 800bd02:	781b      	ldrb	r3, [r3, #0]
 800bd04:	f003 030f 	and.w	r3, r3, #15
 800bd08:	2101      	movs	r1, #1
 800bd0a:	fa01 f303 	lsl.w	r3, r1, r3
 800bd0e:	b29b      	uxth	r3, r3
 800bd10:	68f9      	ldr	r1, [r7, #12]
 800bd12:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800bd16:	4313      	orrs	r3, r2
 800bd18:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800bd1a:	68bb      	ldr	r3, [r7, #8]
 800bd1c:	015a      	lsls	r2, r3, #5
 800bd1e:	68fb      	ldr	r3, [r7, #12]
 800bd20:	4413      	add	r3, r2
 800bd22:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bd26:	681b      	ldr	r3, [r3, #0]
 800bd28:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800bd2c:	2b00      	cmp	r3, #0
 800bd2e:	d155      	bne.n	800bddc <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800bd30:	68bb      	ldr	r3, [r7, #8]
 800bd32:	015a      	lsls	r2, r3, #5
 800bd34:	68fb      	ldr	r3, [r7, #12]
 800bd36:	4413      	add	r3, r2
 800bd38:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bd3c:	681a      	ldr	r2, [r3, #0]
 800bd3e:	683b      	ldr	r3, [r7, #0]
 800bd40:	689b      	ldr	r3, [r3, #8]
 800bd42:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800bd46:	683b      	ldr	r3, [r7, #0]
 800bd48:	791b      	ldrb	r3, [r3, #4]
 800bd4a:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800bd4c:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800bd4e:	68bb      	ldr	r3, [r7, #8]
 800bd50:	059b      	lsls	r3, r3, #22
 800bd52:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800bd54:	4313      	orrs	r3, r2
 800bd56:	68ba      	ldr	r2, [r7, #8]
 800bd58:	0151      	lsls	r1, r2, #5
 800bd5a:	68fa      	ldr	r2, [r7, #12]
 800bd5c:	440a      	add	r2, r1
 800bd5e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800bd62:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800bd66:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800bd6a:	6013      	str	r3, [r2, #0]
 800bd6c:	e036      	b.n	800bddc <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800bd6e:	68fb      	ldr	r3, [r7, #12]
 800bd70:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bd74:	69da      	ldr	r2, [r3, #28]
 800bd76:	683b      	ldr	r3, [r7, #0]
 800bd78:	781b      	ldrb	r3, [r3, #0]
 800bd7a:	f003 030f 	and.w	r3, r3, #15
 800bd7e:	2101      	movs	r1, #1
 800bd80:	fa01 f303 	lsl.w	r3, r1, r3
 800bd84:	041b      	lsls	r3, r3, #16
 800bd86:	68f9      	ldr	r1, [r7, #12]
 800bd88:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800bd8c:	4313      	orrs	r3, r2
 800bd8e:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800bd90:	68bb      	ldr	r3, [r7, #8]
 800bd92:	015a      	lsls	r2, r3, #5
 800bd94:	68fb      	ldr	r3, [r7, #12]
 800bd96:	4413      	add	r3, r2
 800bd98:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bd9c:	681b      	ldr	r3, [r3, #0]
 800bd9e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800bda2:	2b00      	cmp	r3, #0
 800bda4:	d11a      	bne.n	800bddc <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800bda6:	68bb      	ldr	r3, [r7, #8]
 800bda8:	015a      	lsls	r2, r3, #5
 800bdaa:	68fb      	ldr	r3, [r7, #12]
 800bdac:	4413      	add	r3, r2
 800bdae:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bdb2:	681a      	ldr	r2, [r3, #0]
 800bdb4:	683b      	ldr	r3, [r7, #0]
 800bdb6:	689b      	ldr	r3, [r3, #8]
 800bdb8:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800bdbc:	683b      	ldr	r3, [r7, #0]
 800bdbe:	791b      	ldrb	r3, [r3, #4]
 800bdc0:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800bdc2:	430b      	orrs	r3, r1
 800bdc4:	4313      	orrs	r3, r2
 800bdc6:	68ba      	ldr	r2, [r7, #8]
 800bdc8:	0151      	lsls	r1, r2, #5
 800bdca:	68fa      	ldr	r2, [r7, #12]
 800bdcc:	440a      	add	r2, r1
 800bdce:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800bdd2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800bdd6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800bdda:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800bddc:	2300      	movs	r3, #0
}
 800bdde:	4618      	mov	r0, r3
 800bde0:	3714      	adds	r7, #20
 800bde2:	46bd      	mov	sp, r7
 800bde4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bde8:	4770      	bx	lr
	...

0800bdec <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800bdec:	b480      	push	{r7}
 800bdee:	b085      	sub	sp, #20
 800bdf0:	af00      	add	r7, sp, #0
 800bdf2:	6078      	str	r0, [r7, #4]
 800bdf4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bdf6:	687b      	ldr	r3, [r7, #4]
 800bdf8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800bdfa:	683b      	ldr	r3, [r7, #0]
 800bdfc:	781b      	ldrb	r3, [r3, #0]
 800bdfe:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800be00:	683b      	ldr	r3, [r7, #0]
 800be02:	785b      	ldrb	r3, [r3, #1]
 800be04:	2b01      	cmp	r3, #1
 800be06:	d161      	bne.n	800becc <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800be08:	68bb      	ldr	r3, [r7, #8]
 800be0a:	015a      	lsls	r2, r3, #5
 800be0c:	68fb      	ldr	r3, [r7, #12]
 800be0e:	4413      	add	r3, r2
 800be10:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800be14:	681b      	ldr	r3, [r3, #0]
 800be16:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800be1a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800be1e:	d11f      	bne.n	800be60 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800be20:	68bb      	ldr	r3, [r7, #8]
 800be22:	015a      	lsls	r2, r3, #5
 800be24:	68fb      	ldr	r3, [r7, #12]
 800be26:	4413      	add	r3, r2
 800be28:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800be2c:	681b      	ldr	r3, [r3, #0]
 800be2e:	68ba      	ldr	r2, [r7, #8]
 800be30:	0151      	lsls	r1, r2, #5
 800be32:	68fa      	ldr	r2, [r7, #12]
 800be34:	440a      	add	r2, r1
 800be36:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800be3a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800be3e:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800be40:	68bb      	ldr	r3, [r7, #8]
 800be42:	015a      	lsls	r2, r3, #5
 800be44:	68fb      	ldr	r3, [r7, #12]
 800be46:	4413      	add	r3, r2
 800be48:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800be4c:	681b      	ldr	r3, [r3, #0]
 800be4e:	68ba      	ldr	r2, [r7, #8]
 800be50:	0151      	lsls	r1, r2, #5
 800be52:	68fa      	ldr	r2, [r7, #12]
 800be54:	440a      	add	r2, r1
 800be56:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800be5a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800be5e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800be60:	68fb      	ldr	r3, [r7, #12]
 800be62:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800be66:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800be68:	683b      	ldr	r3, [r7, #0]
 800be6a:	781b      	ldrb	r3, [r3, #0]
 800be6c:	f003 030f 	and.w	r3, r3, #15
 800be70:	2101      	movs	r1, #1
 800be72:	fa01 f303 	lsl.w	r3, r1, r3
 800be76:	b29b      	uxth	r3, r3
 800be78:	43db      	mvns	r3, r3
 800be7a:	68f9      	ldr	r1, [r7, #12]
 800be7c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800be80:	4013      	ands	r3, r2
 800be82:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800be84:	68fb      	ldr	r3, [r7, #12]
 800be86:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800be8a:	69da      	ldr	r2, [r3, #28]
 800be8c:	683b      	ldr	r3, [r7, #0]
 800be8e:	781b      	ldrb	r3, [r3, #0]
 800be90:	f003 030f 	and.w	r3, r3, #15
 800be94:	2101      	movs	r1, #1
 800be96:	fa01 f303 	lsl.w	r3, r1, r3
 800be9a:	b29b      	uxth	r3, r3
 800be9c:	43db      	mvns	r3, r3
 800be9e:	68f9      	ldr	r1, [r7, #12]
 800bea0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800bea4:	4013      	ands	r3, r2
 800bea6:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800bea8:	68bb      	ldr	r3, [r7, #8]
 800beaa:	015a      	lsls	r2, r3, #5
 800beac:	68fb      	ldr	r3, [r7, #12]
 800beae:	4413      	add	r3, r2
 800beb0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800beb4:	681a      	ldr	r2, [r3, #0]
 800beb6:	68bb      	ldr	r3, [r7, #8]
 800beb8:	0159      	lsls	r1, r3, #5
 800beba:	68fb      	ldr	r3, [r7, #12]
 800bebc:	440b      	add	r3, r1
 800bebe:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bec2:	4619      	mov	r1, r3
 800bec4:	4b35      	ldr	r3, [pc, #212]	@ (800bf9c <USB_DeactivateEndpoint+0x1b0>)
 800bec6:	4013      	ands	r3, r2
 800bec8:	600b      	str	r3, [r1, #0]
 800beca:	e060      	b.n	800bf8e <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800becc:	68bb      	ldr	r3, [r7, #8]
 800bece:	015a      	lsls	r2, r3, #5
 800bed0:	68fb      	ldr	r3, [r7, #12]
 800bed2:	4413      	add	r3, r2
 800bed4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bed8:	681b      	ldr	r3, [r3, #0]
 800beda:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800bede:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800bee2:	d11f      	bne.n	800bf24 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800bee4:	68bb      	ldr	r3, [r7, #8]
 800bee6:	015a      	lsls	r2, r3, #5
 800bee8:	68fb      	ldr	r3, [r7, #12]
 800beea:	4413      	add	r3, r2
 800beec:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bef0:	681b      	ldr	r3, [r3, #0]
 800bef2:	68ba      	ldr	r2, [r7, #8]
 800bef4:	0151      	lsls	r1, r2, #5
 800bef6:	68fa      	ldr	r2, [r7, #12]
 800bef8:	440a      	add	r2, r1
 800befa:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800befe:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800bf02:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800bf04:	68bb      	ldr	r3, [r7, #8]
 800bf06:	015a      	lsls	r2, r3, #5
 800bf08:	68fb      	ldr	r3, [r7, #12]
 800bf0a:	4413      	add	r3, r2
 800bf0c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bf10:	681b      	ldr	r3, [r3, #0]
 800bf12:	68ba      	ldr	r2, [r7, #8]
 800bf14:	0151      	lsls	r1, r2, #5
 800bf16:	68fa      	ldr	r2, [r7, #12]
 800bf18:	440a      	add	r2, r1
 800bf1a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800bf1e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800bf22:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800bf24:	68fb      	ldr	r3, [r7, #12]
 800bf26:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bf2a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800bf2c:	683b      	ldr	r3, [r7, #0]
 800bf2e:	781b      	ldrb	r3, [r3, #0]
 800bf30:	f003 030f 	and.w	r3, r3, #15
 800bf34:	2101      	movs	r1, #1
 800bf36:	fa01 f303 	lsl.w	r3, r1, r3
 800bf3a:	041b      	lsls	r3, r3, #16
 800bf3c:	43db      	mvns	r3, r3
 800bf3e:	68f9      	ldr	r1, [r7, #12]
 800bf40:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800bf44:	4013      	ands	r3, r2
 800bf46:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800bf48:	68fb      	ldr	r3, [r7, #12]
 800bf4a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bf4e:	69da      	ldr	r2, [r3, #28]
 800bf50:	683b      	ldr	r3, [r7, #0]
 800bf52:	781b      	ldrb	r3, [r3, #0]
 800bf54:	f003 030f 	and.w	r3, r3, #15
 800bf58:	2101      	movs	r1, #1
 800bf5a:	fa01 f303 	lsl.w	r3, r1, r3
 800bf5e:	041b      	lsls	r3, r3, #16
 800bf60:	43db      	mvns	r3, r3
 800bf62:	68f9      	ldr	r1, [r7, #12]
 800bf64:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800bf68:	4013      	ands	r3, r2
 800bf6a:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800bf6c:	68bb      	ldr	r3, [r7, #8]
 800bf6e:	015a      	lsls	r2, r3, #5
 800bf70:	68fb      	ldr	r3, [r7, #12]
 800bf72:	4413      	add	r3, r2
 800bf74:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bf78:	681a      	ldr	r2, [r3, #0]
 800bf7a:	68bb      	ldr	r3, [r7, #8]
 800bf7c:	0159      	lsls	r1, r3, #5
 800bf7e:	68fb      	ldr	r3, [r7, #12]
 800bf80:	440b      	add	r3, r1
 800bf82:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bf86:	4619      	mov	r1, r3
 800bf88:	4b05      	ldr	r3, [pc, #20]	@ (800bfa0 <USB_DeactivateEndpoint+0x1b4>)
 800bf8a:	4013      	ands	r3, r2
 800bf8c:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800bf8e:	2300      	movs	r3, #0
}
 800bf90:	4618      	mov	r0, r3
 800bf92:	3714      	adds	r7, #20
 800bf94:	46bd      	mov	sp, r7
 800bf96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf9a:	4770      	bx	lr
 800bf9c:	ec337800 	.word	0xec337800
 800bfa0:	eff37800 	.word	0xeff37800

0800bfa4 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800bfa4:	b580      	push	{r7, lr}
 800bfa6:	b08a      	sub	sp, #40	@ 0x28
 800bfa8:	af02      	add	r7, sp, #8
 800bfaa:	60f8      	str	r0, [r7, #12]
 800bfac:	60b9      	str	r1, [r7, #8]
 800bfae:	4613      	mov	r3, r2
 800bfb0:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bfb2:	68fb      	ldr	r3, [r7, #12]
 800bfb4:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800bfb6:	68bb      	ldr	r3, [r7, #8]
 800bfb8:	781b      	ldrb	r3, [r3, #0]
 800bfba:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800bfbc:	68bb      	ldr	r3, [r7, #8]
 800bfbe:	785b      	ldrb	r3, [r3, #1]
 800bfc0:	2b01      	cmp	r3, #1
 800bfc2:	f040 817f 	bne.w	800c2c4 <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800bfc6:	68bb      	ldr	r3, [r7, #8]
 800bfc8:	691b      	ldr	r3, [r3, #16]
 800bfca:	2b00      	cmp	r3, #0
 800bfcc:	d132      	bne.n	800c034 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800bfce:	69bb      	ldr	r3, [r7, #24]
 800bfd0:	015a      	lsls	r2, r3, #5
 800bfd2:	69fb      	ldr	r3, [r7, #28]
 800bfd4:	4413      	add	r3, r2
 800bfd6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bfda:	691b      	ldr	r3, [r3, #16]
 800bfdc:	69ba      	ldr	r2, [r7, #24]
 800bfde:	0151      	lsls	r1, r2, #5
 800bfe0:	69fa      	ldr	r2, [r7, #28]
 800bfe2:	440a      	add	r2, r1
 800bfe4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800bfe8:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800bfec:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800bff0:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1UL << 19));
 800bff2:	69bb      	ldr	r3, [r7, #24]
 800bff4:	015a      	lsls	r2, r3, #5
 800bff6:	69fb      	ldr	r3, [r7, #28]
 800bff8:	4413      	add	r3, r2
 800bffa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bffe:	691b      	ldr	r3, [r3, #16]
 800c000:	69ba      	ldr	r2, [r7, #24]
 800c002:	0151      	lsls	r1, r2, #5
 800c004:	69fa      	ldr	r2, [r7, #28]
 800c006:	440a      	add	r2, r1
 800c008:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c00c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800c010:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800c012:	69bb      	ldr	r3, [r7, #24]
 800c014:	015a      	lsls	r2, r3, #5
 800c016:	69fb      	ldr	r3, [r7, #28]
 800c018:	4413      	add	r3, r2
 800c01a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c01e:	691b      	ldr	r3, [r3, #16]
 800c020:	69ba      	ldr	r2, [r7, #24]
 800c022:	0151      	lsls	r1, r2, #5
 800c024:	69fa      	ldr	r2, [r7, #28]
 800c026:	440a      	add	r2, r1
 800c028:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c02c:	0cdb      	lsrs	r3, r3, #19
 800c02e:	04db      	lsls	r3, r3, #19
 800c030:	6113      	str	r3, [r2, #16]
 800c032:	e097      	b.n	800c164 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800c034:	69bb      	ldr	r3, [r7, #24]
 800c036:	015a      	lsls	r2, r3, #5
 800c038:	69fb      	ldr	r3, [r7, #28]
 800c03a:	4413      	add	r3, r2
 800c03c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c040:	691b      	ldr	r3, [r3, #16]
 800c042:	69ba      	ldr	r2, [r7, #24]
 800c044:	0151      	lsls	r1, r2, #5
 800c046:	69fa      	ldr	r2, [r7, #28]
 800c048:	440a      	add	r2, r1
 800c04a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c04e:	0cdb      	lsrs	r3, r3, #19
 800c050:	04db      	lsls	r3, r3, #19
 800c052:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800c054:	69bb      	ldr	r3, [r7, #24]
 800c056:	015a      	lsls	r2, r3, #5
 800c058:	69fb      	ldr	r3, [r7, #28]
 800c05a:	4413      	add	r3, r2
 800c05c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c060:	691b      	ldr	r3, [r3, #16]
 800c062:	69ba      	ldr	r2, [r7, #24]
 800c064:	0151      	lsls	r1, r2, #5
 800c066:	69fa      	ldr	r2, [r7, #28]
 800c068:	440a      	add	r2, r1
 800c06a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c06e:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800c072:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800c076:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 800c078:	69bb      	ldr	r3, [r7, #24]
 800c07a:	2b00      	cmp	r3, #0
 800c07c:	d11a      	bne.n	800c0b4 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 800c07e:	68bb      	ldr	r3, [r7, #8]
 800c080:	691a      	ldr	r2, [r3, #16]
 800c082:	68bb      	ldr	r3, [r7, #8]
 800c084:	689b      	ldr	r3, [r3, #8]
 800c086:	429a      	cmp	r2, r3
 800c088:	d903      	bls.n	800c092 <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 800c08a:	68bb      	ldr	r3, [r7, #8]
 800c08c:	689a      	ldr	r2, [r3, #8]
 800c08e:	68bb      	ldr	r3, [r7, #8]
 800c090:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1UL << 19));
 800c092:	69bb      	ldr	r3, [r7, #24]
 800c094:	015a      	lsls	r2, r3, #5
 800c096:	69fb      	ldr	r3, [r7, #28]
 800c098:	4413      	add	r3, r2
 800c09a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c09e:	691b      	ldr	r3, [r3, #16]
 800c0a0:	69ba      	ldr	r2, [r7, #24]
 800c0a2:	0151      	lsls	r1, r2, #5
 800c0a4:	69fa      	ldr	r2, [r7, #28]
 800c0a6:	440a      	add	r2, r1
 800c0a8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c0ac:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800c0b0:	6113      	str	r3, [r2, #16]
 800c0b2:	e044      	b.n	800c13e <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800c0b4:	68bb      	ldr	r3, [r7, #8]
 800c0b6:	691a      	ldr	r2, [r3, #16]
 800c0b8:	68bb      	ldr	r3, [r7, #8]
 800c0ba:	689b      	ldr	r3, [r3, #8]
 800c0bc:	4413      	add	r3, r2
 800c0be:	1e5a      	subs	r2, r3, #1
 800c0c0:	68bb      	ldr	r3, [r7, #8]
 800c0c2:	689b      	ldr	r3, [r3, #8]
 800c0c4:	fbb2 f3f3 	udiv	r3, r2, r3
 800c0c8:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 800c0ca:	69bb      	ldr	r3, [r7, #24]
 800c0cc:	015a      	lsls	r2, r3, #5
 800c0ce:	69fb      	ldr	r3, [r7, #28]
 800c0d0:	4413      	add	r3, r2
 800c0d2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c0d6:	691a      	ldr	r2, [r3, #16]
 800c0d8:	8afb      	ldrh	r3, [r7, #22]
 800c0da:	04d9      	lsls	r1, r3, #19
 800c0dc:	4ba4      	ldr	r3, [pc, #656]	@ (800c370 <USB_EPStartXfer+0x3cc>)
 800c0de:	400b      	ands	r3, r1
 800c0e0:	69b9      	ldr	r1, [r7, #24]
 800c0e2:	0148      	lsls	r0, r1, #5
 800c0e4:	69f9      	ldr	r1, [r7, #28]
 800c0e6:	4401      	add	r1, r0
 800c0e8:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800c0ec:	4313      	orrs	r3, r2
 800c0ee:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 800c0f0:	68bb      	ldr	r3, [r7, #8]
 800c0f2:	791b      	ldrb	r3, [r3, #4]
 800c0f4:	2b01      	cmp	r3, #1
 800c0f6:	d122      	bne.n	800c13e <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800c0f8:	69bb      	ldr	r3, [r7, #24]
 800c0fa:	015a      	lsls	r2, r3, #5
 800c0fc:	69fb      	ldr	r3, [r7, #28]
 800c0fe:	4413      	add	r3, r2
 800c100:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c104:	691b      	ldr	r3, [r3, #16]
 800c106:	69ba      	ldr	r2, [r7, #24]
 800c108:	0151      	lsls	r1, r2, #5
 800c10a:	69fa      	ldr	r2, [r7, #28]
 800c10c:	440a      	add	r2, r1
 800c10e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c112:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 800c116:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 800c118:	69bb      	ldr	r3, [r7, #24]
 800c11a:	015a      	lsls	r2, r3, #5
 800c11c:	69fb      	ldr	r3, [r7, #28]
 800c11e:	4413      	add	r3, r2
 800c120:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c124:	691a      	ldr	r2, [r3, #16]
 800c126:	8afb      	ldrh	r3, [r7, #22]
 800c128:	075b      	lsls	r3, r3, #29
 800c12a:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 800c12e:	69b9      	ldr	r1, [r7, #24]
 800c130:	0148      	lsls	r0, r1, #5
 800c132:	69f9      	ldr	r1, [r7, #28]
 800c134:	4401      	add	r1, r0
 800c136:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800c13a:	4313      	orrs	r3, r2
 800c13c:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800c13e:	69bb      	ldr	r3, [r7, #24]
 800c140:	015a      	lsls	r2, r3, #5
 800c142:	69fb      	ldr	r3, [r7, #28]
 800c144:	4413      	add	r3, r2
 800c146:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c14a:	691a      	ldr	r2, [r3, #16]
 800c14c:	68bb      	ldr	r3, [r7, #8]
 800c14e:	691b      	ldr	r3, [r3, #16]
 800c150:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c154:	69b9      	ldr	r1, [r7, #24]
 800c156:	0148      	lsls	r0, r1, #5
 800c158:	69f9      	ldr	r1, [r7, #28]
 800c15a:	4401      	add	r1, r0
 800c15c:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800c160:	4313      	orrs	r3, r2
 800c162:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800c164:	79fb      	ldrb	r3, [r7, #7]
 800c166:	2b01      	cmp	r3, #1
 800c168:	d14b      	bne.n	800c202 <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800c16a:	68bb      	ldr	r3, [r7, #8]
 800c16c:	69db      	ldr	r3, [r3, #28]
 800c16e:	2b00      	cmp	r3, #0
 800c170:	d009      	beq.n	800c186 <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800c172:	69bb      	ldr	r3, [r7, #24]
 800c174:	015a      	lsls	r2, r3, #5
 800c176:	69fb      	ldr	r3, [r7, #28]
 800c178:	4413      	add	r3, r2
 800c17a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c17e:	461a      	mov	r2, r3
 800c180:	68bb      	ldr	r3, [r7, #8]
 800c182:	69db      	ldr	r3, [r3, #28]
 800c184:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800c186:	68bb      	ldr	r3, [r7, #8]
 800c188:	791b      	ldrb	r3, [r3, #4]
 800c18a:	2b01      	cmp	r3, #1
 800c18c:	d128      	bne.n	800c1e0 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1UL << 8)) == 0U)
 800c18e:	69fb      	ldr	r3, [r7, #28]
 800c190:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c194:	689b      	ldr	r3, [r3, #8]
 800c196:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c19a:	2b00      	cmp	r3, #0
 800c19c:	d110      	bne.n	800c1c0 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800c19e:	69bb      	ldr	r3, [r7, #24]
 800c1a0:	015a      	lsls	r2, r3, #5
 800c1a2:	69fb      	ldr	r3, [r7, #28]
 800c1a4:	4413      	add	r3, r2
 800c1a6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c1aa:	681b      	ldr	r3, [r3, #0]
 800c1ac:	69ba      	ldr	r2, [r7, #24]
 800c1ae:	0151      	lsls	r1, r2, #5
 800c1b0:	69fa      	ldr	r2, [r7, #28]
 800c1b2:	440a      	add	r2, r1
 800c1b4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c1b8:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800c1bc:	6013      	str	r3, [r2, #0]
 800c1be:	e00f      	b.n	800c1e0 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800c1c0:	69bb      	ldr	r3, [r7, #24]
 800c1c2:	015a      	lsls	r2, r3, #5
 800c1c4:	69fb      	ldr	r3, [r7, #28]
 800c1c6:	4413      	add	r3, r2
 800c1c8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c1cc:	681b      	ldr	r3, [r3, #0]
 800c1ce:	69ba      	ldr	r2, [r7, #24]
 800c1d0:	0151      	lsls	r1, r2, #5
 800c1d2:	69fa      	ldr	r2, [r7, #28]
 800c1d4:	440a      	add	r2, r1
 800c1d6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c1da:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800c1de:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800c1e0:	69bb      	ldr	r3, [r7, #24]
 800c1e2:	015a      	lsls	r2, r3, #5
 800c1e4:	69fb      	ldr	r3, [r7, #28]
 800c1e6:	4413      	add	r3, r2
 800c1e8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c1ec:	681b      	ldr	r3, [r3, #0]
 800c1ee:	69ba      	ldr	r2, [r7, #24]
 800c1f0:	0151      	lsls	r1, r2, #5
 800c1f2:	69fa      	ldr	r2, [r7, #28]
 800c1f4:	440a      	add	r2, r1
 800c1f6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c1fa:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800c1fe:	6013      	str	r3, [r2, #0]
 800c200:	e166      	b.n	800c4d0 <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800c202:	69bb      	ldr	r3, [r7, #24]
 800c204:	015a      	lsls	r2, r3, #5
 800c206:	69fb      	ldr	r3, [r7, #28]
 800c208:	4413      	add	r3, r2
 800c20a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c20e:	681b      	ldr	r3, [r3, #0]
 800c210:	69ba      	ldr	r2, [r7, #24]
 800c212:	0151      	lsls	r1, r2, #5
 800c214:	69fa      	ldr	r2, [r7, #28]
 800c216:	440a      	add	r2, r1
 800c218:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c21c:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800c220:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800c222:	68bb      	ldr	r3, [r7, #8]
 800c224:	791b      	ldrb	r3, [r3, #4]
 800c226:	2b01      	cmp	r3, #1
 800c228:	d015      	beq.n	800c256 <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800c22a:	68bb      	ldr	r3, [r7, #8]
 800c22c:	691b      	ldr	r3, [r3, #16]
 800c22e:	2b00      	cmp	r3, #0
 800c230:	f000 814e 	beq.w	800c4d0 <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800c234:	69fb      	ldr	r3, [r7, #28]
 800c236:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c23a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800c23c:	68bb      	ldr	r3, [r7, #8]
 800c23e:	781b      	ldrb	r3, [r3, #0]
 800c240:	f003 030f 	and.w	r3, r3, #15
 800c244:	2101      	movs	r1, #1
 800c246:	fa01 f303 	lsl.w	r3, r1, r3
 800c24a:	69f9      	ldr	r1, [r7, #28]
 800c24c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800c250:	4313      	orrs	r3, r2
 800c252:	634b      	str	r3, [r1, #52]	@ 0x34
 800c254:	e13c      	b.n	800c4d0 <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1UL << 8)) == 0U)
 800c256:	69fb      	ldr	r3, [r7, #28]
 800c258:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c25c:	689b      	ldr	r3, [r3, #8]
 800c25e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c262:	2b00      	cmp	r3, #0
 800c264:	d110      	bne.n	800c288 <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800c266:	69bb      	ldr	r3, [r7, #24]
 800c268:	015a      	lsls	r2, r3, #5
 800c26a:	69fb      	ldr	r3, [r7, #28]
 800c26c:	4413      	add	r3, r2
 800c26e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c272:	681b      	ldr	r3, [r3, #0]
 800c274:	69ba      	ldr	r2, [r7, #24]
 800c276:	0151      	lsls	r1, r2, #5
 800c278:	69fa      	ldr	r2, [r7, #28]
 800c27a:	440a      	add	r2, r1
 800c27c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c280:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800c284:	6013      	str	r3, [r2, #0]
 800c286:	e00f      	b.n	800c2a8 <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800c288:	69bb      	ldr	r3, [r7, #24]
 800c28a:	015a      	lsls	r2, r3, #5
 800c28c:	69fb      	ldr	r3, [r7, #28]
 800c28e:	4413      	add	r3, r2
 800c290:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c294:	681b      	ldr	r3, [r3, #0]
 800c296:	69ba      	ldr	r2, [r7, #24]
 800c298:	0151      	lsls	r1, r2, #5
 800c29a:	69fa      	ldr	r2, [r7, #28]
 800c29c:	440a      	add	r2, r1
 800c29e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c2a2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800c2a6:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800c2a8:	68bb      	ldr	r3, [r7, #8]
 800c2aa:	68d9      	ldr	r1, [r3, #12]
 800c2ac:	68bb      	ldr	r3, [r7, #8]
 800c2ae:	781a      	ldrb	r2, [r3, #0]
 800c2b0:	68bb      	ldr	r3, [r7, #8]
 800c2b2:	691b      	ldr	r3, [r3, #16]
 800c2b4:	b298      	uxth	r0, r3
 800c2b6:	79fb      	ldrb	r3, [r7, #7]
 800c2b8:	9300      	str	r3, [sp, #0]
 800c2ba:	4603      	mov	r3, r0
 800c2bc:	68f8      	ldr	r0, [r7, #12]
 800c2be:	f000 fadf 	bl	800c880 <USB_WritePacket>
 800c2c2:	e105      	b.n	800c4d0 <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800c2c4:	69bb      	ldr	r3, [r7, #24]
 800c2c6:	015a      	lsls	r2, r3, #5
 800c2c8:	69fb      	ldr	r3, [r7, #28]
 800c2ca:	4413      	add	r3, r2
 800c2cc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c2d0:	691b      	ldr	r3, [r3, #16]
 800c2d2:	69ba      	ldr	r2, [r7, #24]
 800c2d4:	0151      	lsls	r1, r2, #5
 800c2d6:	69fa      	ldr	r2, [r7, #28]
 800c2d8:	440a      	add	r2, r1
 800c2da:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c2de:	0cdb      	lsrs	r3, r3, #19
 800c2e0:	04db      	lsls	r3, r3, #19
 800c2e2:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800c2e4:	69bb      	ldr	r3, [r7, #24]
 800c2e6:	015a      	lsls	r2, r3, #5
 800c2e8:	69fb      	ldr	r3, [r7, #28]
 800c2ea:	4413      	add	r3, r2
 800c2ec:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c2f0:	691b      	ldr	r3, [r3, #16]
 800c2f2:	69ba      	ldr	r2, [r7, #24]
 800c2f4:	0151      	lsls	r1, r2, #5
 800c2f6:	69fa      	ldr	r2, [r7, #28]
 800c2f8:	440a      	add	r2, r1
 800c2fa:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c2fe:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800c302:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800c306:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 800c308:	69bb      	ldr	r3, [r7, #24]
 800c30a:	2b00      	cmp	r3, #0
 800c30c:	d132      	bne.n	800c374 <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 800c30e:	68bb      	ldr	r3, [r7, #8]
 800c310:	691b      	ldr	r3, [r3, #16]
 800c312:	2b00      	cmp	r3, #0
 800c314:	d003      	beq.n	800c31e <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 800c316:	68bb      	ldr	r3, [r7, #8]
 800c318:	689a      	ldr	r2, [r3, #8]
 800c31a:	68bb      	ldr	r3, [r7, #8]
 800c31c:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 800c31e:	68bb      	ldr	r3, [r7, #8]
 800c320:	689a      	ldr	r2, [r3, #8]
 800c322:	68bb      	ldr	r3, [r7, #8]
 800c324:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 800c326:	69bb      	ldr	r3, [r7, #24]
 800c328:	015a      	lsls	r2, r3, #5
 800c32a:	69fb      	ldr	r3, [r7, #28]
 800c32c:	4413      	add	r3, r2
 800c32e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c332:	691a      	ldr	r2, [r3, #16]
 800c334:	68bb      	ldr	r3, [r7, #8]
 800c336:	6a1b      	ldr	r3, [r3, #32]
 800c338:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c33c:	69b9      	ldr	r1, [r7, #24]
 800c33e:	0148      	lsls	r0, r1, #5
 800c340:	69f9      	ldr	r1, [r7, #28]
 800c342:	4401      	add	r1, r0
 800c344:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800c348:	4313      	orrs	r3, r2
 800c34a:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1UL << 19));
 800c34c:	69bb      	ldr	r3, [r7, #24]
 800c34e:	015a      	lsls	r2, r3, #5
 800c350:	69fb      	ldr	r3, [r7, #28]
 800c352:	4413      	add	r3, r2
 800c354:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c358:	691b      	ldr	r3, [r3, #16]
 800c35a:	69ba      	ldr	r2, [r7, #24]
 800c35c:	0151      	lsls	r1, r2, #5
 800c35e:	69fa      	ldr	r2, [r7, #28]
 800c360:	440a      	add	r2, r1
 800c362:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c366:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800c36a:	6113      	str	r3, [r2, #16]
 800c36c:	e062      	b.n	800c434 <USB_EPStartXfer+0x490>
 800c36e:	bf00      	nop
 800c370:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 800c374:	68bb      	ldr	r3, [r7, #8]
 800c376:	691b      	ldr	r3, [r3, #16]
 800c378:	2b00      	cmp	r3, #0
 800c37a:	d123      	bne.n	800c3c4 <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800c37c:	69bb      	ldr	r3, [r7, #24]
 800c37e:	015a      	lsls	r2, r3, #5
 800c380:	69fb      	ldr	r3, [r7, #28]
 800c382:	4413      	add	r3, r2
 800c384:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c388:	691a      	ldr	r2, [r3, #16]
 800c38a:	68bb      	ldr	r3, [r7, #8]
 800c38c:	689b      	ldr	r3, [r3, #8]
 800c38e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c392:	69b9      	ldr	r1, [r7, #24]
 800c394:	0148      	lsls	r0, r1, #5
 800c396:	69f9      	ldr	r1, [r7, #28]
 800c398:	4401      	add	r1, r0
 800c39a:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800c39e:	4313      	orrs	r3, r2
 800c3a0:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1UL << 19));
 800c3a2:	69bb      	ldr	r3, [r7, #24]
 800c3a4:	015a      	lsls	r2, r3, #5
 800c3a6:	69fb      	ldr	r3, [r7, #28]
 800c3a8:	4413      	add	r3, r2
 800c3aa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c3ae:	691b      	ldr	r3, [r3, #16]
 800c3b0:	69ba      	ldr	r2, [r7, #24]
 800c3b2:	0151      	lsls	r1, r2, #5
 800c3b4:	69fa      	ldr	r2, [r7, #28]
 800c3b6:	440a      	add	r2, r1
 800c3b8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c3bc:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800c3c0:	6113      	str	r3, [r2, #16]
 800c3c2:	e037      	b.n	800c434 <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800c3c4:	68bb      	ldr	r3, [r7, #8]
 800c3c6:	691a      	ldr	r2, [r3, #16]
 800c3c8:	68bb      	ldr	r3, [r7, #8]
 800c3ca:	689b      	ldr	r3, [r3, #8]
 800c3cc:	4413      	add	r3, r2
 800c3ce:	1e5a      	subs	r2, r3, #1
 800c3d0:	68bb      	ldr	r3, [r7, #8]
 800c3d2:	689b      	ldr	r3, [r3, #8]
 800c3d4:	fbb2 f3f3 	udiv	r3, r2, r3
 800c3d8:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 800c3da:	68bb      	ldr	r3, [r7, #8]
 800c3dc:	689b      	ldr	r3, [r3, #8]
 800c3de:	8afa      	ldrh	r2, [r7, #22]
 800c3e0:	fb03 f202 	mul.w	r2, r3, r2
 800c3e4:	68bb      	ldr	r3, [r7, #8]
 800c3e6:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800c3e8:	69bb      	ldr	r3, [r7, #24]
 800c3ea:	015a      	lsls	r2, r3, #5
 800c3ec:	69fb      	ldr	r3, [r7, #28]
 800c3ee:	4413      	add	r3, r2
 800c3f0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c3f4:	691a      	ldr	r2, [r3, #16]
 800c3f6:	8afb      	ldrh	r3, [r7, #22]
 800c3f8:	04d9      	lsls	r1, r3, #19
 800c3fa:	4b38      	ldr	r3, [pc, #224]	@ (800c4dc <USB_EPStartXfer+0x538>)
 800c3fc:	400b      	ands	r3, r1
 800c3fe:	69b9      	ldr	r1, [r7, #24]
 800c400:	0148      	lsls	r0, r1, #5
 800c402:	69f9      	ldr	r1, [r7, #28]
 800c404:	4401      	add	r1, r0
 800c406:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800c40a:	4313      	orrs	r3, r2
 800c40c:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 800c40e:	69bb      	ldr	r3, [r7, #24]
 800c410:	015a      	lsls	r2, r3, #5
 800c412:	69fb      	ldr	r3, [r7, #28]
 800c414:	4413      	add	r3, r2
 800c416:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c41a:	691a      	ldr	r2, [r3, #16]
 800c41c:	68bb      	ldr	r3, [r7, #8]
 800c41e:	6a1b      	ldr	r3, [r3, #32]
 800c420:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c424:	69b9      	ldr	r1, [r7, #24]
 800c426:	0148      	lsls	r0, r1, #5
 800c428:	69f9      	ldr	r1, [r7, #28]
 800c42a:	4401      	add	r1, r0
 800c42c:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800c430:	4313      	orrs	r3, r2
 800c432:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 800c434:	79fb      	ldrb	r3, [r7, #7]
 800c436:	2b01      	cmp	r3, #1
 800c438:	d10d      	bne.n	800c456 <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800c43a:	68bb      	ldr	r3, [r7, #8]
 800c43c:	68db      	ldr	r3, [r3, #12]
 800c43e:	2b00      	cmp	r3, #0
 800c440:	d009      	beq.n	800c456 <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800c442:	68bb      	ldr	r3, [r7, #8]
 800c444:	68d9      	ldr	r1, [r3, #12]
 800c446:	69bb      	ldr	r3, [r7, #24]
 800c448:	015a      	lsls	r2, r3, #5
 800c44a:	69fb      	ldr	r3, [r7, #28]
 800c44c:	4413      	add	r3, r2
 800c44e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c452:	460a      	mov	r2, r1
 800c454:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800c456:	68bb      	ldr	r3, [r7, #8]
 800c458:	791b      	ldrb	r3, [r3, #4]
 800c45a:	2b01      	cmp	r3, #1
 800c45c:	d128      	bne.n	800c4b0 <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1UL << 8)) == 0U)
 800c45e:	69fb      	ldr	r3, [r7, #28]
 800c460:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c464:	689b      	ldr	r3, [r3, #8]
 800c466:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c46a:	2b00      	cmp	r3, #0
 800c46c:	d110      	bne.n	800c490 <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800c46e:	69bb      	ldr	r3, [r7, #24]
 800c470:	015a      	lsls	r2, r3, #5
 800c472:	69fb      	ldr	r3, [r7, #28]
 800c474:	4413      	add	r3, r2
 800c476:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c47a:	681b      	ldr	r3, [r3, #0]
 800c47c:	69ba      	ldr	r2, [r7, #24]
 800c47e:	0151      	lsls	r1, r2, #5
 800c480:	69fa      	ldr	r2, [r7, #28]
 800c482:	440a      	add	r2, r1
 800c484:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c488:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800c48c:	6013      	str	r3, [r2, #0]
 800c48e:	e00f      	b.n	800c4b0 <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800c490:	69bb      	ldr	r3, [r7, #24]
 800c492:	015a      	lsls	r2, r3, #5
 800c494:	69fb      	ldr	r3, [r7, #28]
 800c496:	4413      	add	r3, r2
 800c498:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c49c:	681b      	ldr	r3, [r3, #0]
 800c49e:	69ba      	ldr	r2, [r7, #24]
 800c4a0:	0151      	lsls	r1, r2, #5
 800c4a2:	69fa      	ldr	r2, [r7, #28]
 800c4a4:	440a      	add	r2, r1
 800c4a6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c4aa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800c4ae:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800c4b0:	69bb      	ldr	r3, [r7, #24]
 800c4b2:	015a      	lsls	r2, r3, #5
 800c4b4:	69fb      	ldr	r3, [r7, #28]
 800c4b6:	4413      	add	r3, r2
 800c4b8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c4bc:	681b      	ldr	r3, [r3, #0]
 800c4be:	69ba      	ldr	r2, [r7, #24]
 800c4c0:	0151      	lsls	r1, r2, #5
 800c4c2:	69fa      	ldr	r2, [r7, #28]
 800c4c4:	440a      	add	r2, r1
 800c4c6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c4ca:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800c4ce:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800c4d0:	2300      	movs	r3, #0
}
 800c4d2:	4618      	mov	r0, r3
 800c4d4:	3720      	adds	r7, #32
 800c4d6:	46bd      	mov	sp, r7
 800c4d8:	bd80      	pop	{r7, pc}
 800c4da:	bf00      	nop
 800c4dc:	1ff80000 	.word	0x1ff80000

0800c4e0 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800c4e0:	b480      	push	{r7}
 800c4e2:	b089      	sub	sp, #36	@ 0x24
 800c4e4:	af00      	add	r7, sp, #0
 800c4e6:	6078      	str	r0, [r7, #4]
 800c4e8:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800c4ea:	2300      	movs	r3, #0
 800c4ec:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 800c4ee:	2300      	movs	r3, #0
 800c4f0:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c4f2:	687b      	ldr	r3, [r7, #4]
 800c4f4:	61bb      	str	r3, [r7, #24]
  uint32_t dma_enable = (USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) >> 0x5U;
 800c4f6:	687b      	ldr	r3, [r7, #4]
 800c4f8:	689b      	ldr	r3, [r3, #8]
 800c4fa:	095b      	lsrs	r3, r3, #5
 800c4fc:	f003 0301 	and.w	r3, r3, #1
 800c500:	617b      	str	r3, [r7, #20]
  uint32_t RegVal;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800c502:	683b      	ldr	r3, [r7, #0]
 800c504:	785b      	ldrb	r3, [r3, #1]
 800c506:	2b01      	cmp	r3, #1
 800c508:	d149      	bne.n	800c59e <USB_EPStopXfer+0xbe>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800c50a:	683b      	ldr	r3, [r7, #0]
 800c50c:	781b      	ldrb	r3, [r3, #0]
 800c50e:	015a      	lsls	r2, r3, #5
 800c510:	69bb      	ldr	r3, [r7, #24]
 800c512:	4413      	add	r3, r2
 800c514:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c518:	681b      	ldr	r3, [r3, #0]
 800c51a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800c51e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800c522:	f040 80d2 	bne.w	800c6ca <USB_EPStopXfer+0x1ea>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 800c526:	683b      	ldr	r3, [r7, #0]
 800c528:	781b      	ldrb	r3, [r3, #0]
 800c52a:	015a      	lsls	r2, r3, #5
 800c52c:	69bb      	ldr	r3, [r7, #24]
 800c52e:	4413      	add	r3, r2
 800c530:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c534:	681b      	ldr	r3, [r3, #0]
 800c536:	683a      	ldr	r2, [r7, #0]
 800c538:	7812      	ldrb	r2, [r2, #0]
 800c53a:	0151      	lsls	r1, r2, #5
 800c53c:	69ba      	ldr	r2, [r7, #24]
 800c53e:	440a      	add	r2, r1
 800c540:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c544:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800c548:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 800c54a:	683b      	ldr	r3, [r7, #0]
 800c54c:	781b      	ldrb	r3, [r3, #0]
 800c54e:	015a      	lsls	r2, r3, #5
 800c550:	69bb      	ldr	r3, [r7, #24]
 800c552:	4413      	add	r3, r2
 800c554:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c558:	681b      	ldr	r3, [r3, #0]
 800c55a:	683a      	ldr	r2, [r7, #0]
 800c55c:	7812      	ldrb	r2, [r2, #0]
 800c55e:	0151      	lsls	r1, r2, #5
 800c560:	69ba      	ldr	r2, [r7, #24]
 800c562:	440a      	add	r2, r1
 800c564:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c568:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800c56c:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800c56e:	68fb      	ldr	r3, [r7, #12]
 800c570:	3301      	adds	r3, #1
 800c572:	60fb      	str	r3, [r7, #12]

        if (count > 0xF0000U)
 800c574:	68fb      	ldr	r3, [r7, #12]
 800c576:	f5b3 2f70 	cmp.w	r3, #983040	@ 0xf0000
 800c57a:	d902      	bls.n	800c582 <USB_EPStopXfer+0xa2>
        {
          ret = HAL_ERROR;
 800c57c:	2301      	movs	r3, #1
 800c57e:	77fb      	strb	r3, [r7, #31]
          break;
 800c580:	e0a3      	b.n	800c6ca <USB_EPStopXfer+0x1ea>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA);
 800c582:	683b      	ldr	r3, [r7, #0]
 800c584:	781b      	ldrb	r3, [r3, #0]
 800c586:	015a      	lsls	r2, r3, #5
 800c588:	69bb      	ldr	r3, [r7, #24]
 800c58a:	4413      	add	r3, r2
 800c58c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c590:	681b      	ldr	r3, [r3, #0]
 800c592:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800c596:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800c59a:	d0e8      	beq.n	800c56e <USB_EPStopXfer+0x8e>
 800c59c:	e095      	b.n	800c6ca <USB_EPStopXfer+0x1ea>
    }
  }
  else /* OUT endpoint */
  {
    USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 800c59e:	687b      	ldr	r3, [r7, #4]
 800c5a0:	699b      	ldr	r3, [r3, #24]
 800c5a2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800c5a6:	687b      	ldr	r3, [r7, #4]
 800c5a8:	619a      	str	r2, [r3, #24]

    if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 800c5aa:	687b      	ldr	r3, [r7, #4]
 800c5ac:	695b      	ldr	r3, [r3, #20]
 800c5ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c5b2:	2b00      	cmp	r3, #0
 800c5b4:	d109      	bne.n	800c5ca <USB_EPStopXfer+0xea>
    {
      USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 800c5b6:	69bb      	ldr	r3, [r7, #24]
 800c5b8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c5bc:	685b      	ldr	r3, [r3, #4]
 800c5be:	69ba      	ldr	r2, [r7, #24]
 800c5c0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c5c4:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800c5c8:	6053      	str	r3, [r2, #4]
    }

    if (dma_enable == 0U)
 800c5ca:	697b      	ldr	r3, [r7, #20]
 800c5cc:	2b00      	cmp	r3, #0
 800c5ce:	d112      	bne.n	800c5f6 <USB_EPStopXfer+0x116>
    {
      do
      {
        count++;
 800c5d0:	68fb      	ldr	r3, [r7, #12]
 800c5d2:	3301      	adds	r3, #1
 800c5d4:	60fb      	str	r3, [r7, #12]

        if (count > 0xF0000U)
 800c5d6:	68fb      	ldr	r3, [r7, #12]
 800c5d8:	f5b3 2f70 	cmp.w	r3, #983040	@ 0xf0000
 800c5dc:	d902      	bls.n	800c5e4 <USB_EPStopXfer+0x104>
        {
          ret = HAL_ERROR;
 800c5de:	2301      	movs	r3, #1
 800c5e0:	77fb      	strb	r3, [r7, #31]
          break;
 800c5e2:	e005      	b.n	800c5f0 <USB_EPStopXfer+0x110>
        }
      } while (((USBx->GINTSTS & USB_OTG_GINTSTS_RXFLVL) & USB_OTG_GINTSTS_RXFLVL) != USB_OTG_GINTSTS_RXFLVL);
 800c5e4:	687b      	ldr	r3, [r7, #4]
 800c5e6:	695b      	ldr	r3, [r3, #20]
 800c5e8:	f003 0310 	and.w	r3, r3, #16
 800c5ec:	2b10      	cmp	r3, #16
 800c5ee:	d1ef      	bne.n	800c5d0 <USB_EPStopXfer+0xf0>

      /* POP the RX status register to generate the NAK Effective interrupt */
      RegVal = USBx->GRXSTSP;
 800c5f0:	687b      	ldr	r3, [r7, #4]
 800c5f2:	6a1b      	ldr	r3, [r3, #32]
 800c5f4:	613b      	str	r3, [r7, #16]
      UNUSED(RegVal);
    }

    /* Wait for Global NAK effective to be set */
    count = 0U;
 800c5f6:	2300      	movs	r3, #0
 800c5f8:	60fb      	str	r3, [r7, #12]

    do
    {
      count++;
 800c5fa:	68fb      	ldr	r3, [r7, #12]
 800c5fc:	3301      	adds	r3, #1
 800c5fe:	60fb      	str	r3, [r7, #12]

      if (count > 0xF0000U)
 800c600:	68fb      	ldr	r3, [r7, #12]
 800c602:	f5b3 2f70 	cmp.w	r3, #983040	@ 0xf0000
 800c606:	d902      	bls.n	800c60e <USB_EPStopXfer+0x12e>
      {
        ret = HAL_ERROR;
 800c608:	2301      	movs	r3, #1
 800c60a:	77fb      	strb	r3, [r7, #31]
        break;
 800c60c:	e005      	b.n	800c61a <USB_EPStopXfer+0x13a>
      }
    } while (((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF)
 800c60e:	687b      	ldr	r3, [r7, #4]
 800c610:	695b      	ldr	r3, [r3, #20]
              & USB_OTG_GINTSTS_BOUTNAKEFF) != USB_OTG_GINTSTS_BOUTNAKEFF);
 800c612:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c616:	2b80      	cmp	r3, #128	@ 0x80
 800c618:	d1ef      	bne.n	800c5fa <USB_EPStopXfer+0x11a>

    USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 800c61a:	683b      	ldr	r3, [r7, #0]
 800c61c:	781b      	ldrb	r3, [r3, #0]
 800c61e:	015a      	lsls	r2, r3, #5
 800c620:	69bb      	ldr	r3, [r7, #24]
 800c622:	4413      	add	r3, r2
 800c624:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c628:	681b      	ldr	r3, [r3, #0]
 800c62a:	683a      	ldr	r2, [r7, #0]
 800c62c:	7812      	ldrb	r2, [r2, #0]
 800c62e:	0151      	lsls	r1, r2, #5
 800c630:	69ba      	ldr	r2, [r7, #24]
 800c632:	440a      	add	r2, r1
 800c634:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c638:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800c63c:	6013      	str	r3, [r2, #0]
    USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 800c63e:	683b      	ldr	r3, [r7, #0]
 800c640:	781b      	ldrb	r3, [r3, #0]
 800c642:	015a      	lsls	r2, r3, #5
 800c644:	69bb      	ldr	r3, [r7, #24]
 800c646:	4413      	add	r3, r2
 800c648:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c64c:	681b      	ldr	r3, [r3, #0]
 800c64e:	683a      	ldr	r2, [r7, #0]
 800c650:	7812      	ldrb	r2, [r2, #0]
 800c652:	0151      	lsls	r1, r2, #5
 800c654:	69ba      	ldr	r2, [r7, #24]
 800c656:	440a      	add	r2, r1
 800c658:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c65c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800c660:	6013      	str	r3, [r2, #0]

    /* Wait for EP disable to take effect */
    count = 0U;
 800c662:	2300      	movs	r3, #0
 800c664:	60fb      	str	r3, [r7, #12]

    do
    {
      count++;
 800c666:	68fb      	ldr	r3, [r7, #12]
 800c668:	3301      	adds	r3, #1
 800c66a:	60fb      	str	r3, [r7, #12]

      if (count > 0xF0000U)
 800c66c:	68fb      	ldr	r3, [r7, #12]
 800c66e:	f5b3 2f70 	cmp.w	r3, #983040	@ 0xf0000
 800c672:	d902      	bls.n	800c67a <USB_EPStopXfer+0x19a>
      {
        ret = HAL_ERROR;
 800c674:	2301      	movs	r3, #1
 800c676:	77fb      	strb	r3, [r7, #31]
        break;
 800c678:	e00b      	b.n	800c692 <USB_EPStopXfer+0x1b2>
      }
    } while (((USBx_OUTEP(ep->num)->DOEPINT & USB_OTG_DOEPINT_EPDISD)
 800c67a:	683b      	ldr	r3, [r7, #0]
 800c67c:	781b      	ldrb	r3, [r3, #0]
 800c67e:	015a      	lsls	r2, r3, #5
 800c680:	69bb      	ldr	r3, [r7, #24]
 800c682:	4413      	add	r3, r2
 800c684:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c688:	689b      	ldr	r3, [r3, #8]
              & USB_OTG_DOEPINT_EPDISD) != USB_OTG_DOEPINT_EPDISD);
 800c68a:	f003 0302 	and.w	r3, r3, #2
 800c68e:	2b02      	cmp	r3, #2
 800c690:	d1e9      	bne.n	800c666 <USB_EPStopXfer+0x186>

    /* Clear OUT EP disable interrupt */
    USBx_OUTEP(ep->num)->DOEPINT |= USB_OTG_DOEPINT_EPDISD;
 800c692:	683b      	ldr	r3, [r7, #0]
 800c694:	781b      	ldrb	r3, [r3, #0]
 800c696:	015a      	lsls	r2, r3, #5
 800c698:	69bb      	ldr	r3, [r7, #24]
 800c69a:	4413      	add	r3, r2
 800c69c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c6a0:	689b      	ldr	r3, [r3, #8]
 800c6a2:	683a      	ldr	r2, [r7, #0]
 800c6a4:	7812      	ldrb	r2, [r2, #0]
 800c6a6:	0151      	lsls	r1, r2, #5
 800c6a8:	69ba      	ldr	r2, [r7, #24]
 800c6aa:	440a      	add	r2, r1
 800c6ac:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c6b0:	f043 0302 	orr.w	r3, r3, #2
 800c6b4:	6093      	str	r3, [r2, #8]

    /* Clear Global OUT NAK */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 800c6b6:	69bb      	ldr	r3, [r7, #24]
 800c6b8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c6bc:	685b      	ldr	r3, [r3, #4]
 800c6be:	69ba      	ldr	r2, [r7, #24]
 800c6c0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c6c4:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800c6c8:	6053      	str	r3, [r2, #4]
  }

  return ret;
 800c6ca:	7ffb      	ldrb	r3, [r7, #31]
}
 800c6cc:	4618      	mov	r0, r3
 800c6ce:	3724      	adds	r7, #36	@ 0x24
 800c6d0:	46bd      	mov	sp, r7
 800c6d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6d6:	4770      	bx	lr

0800c6d8 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800c6d8:	b480      	push	{r7}
 800c6da:	b085      	sub	sp, #20
 800c6dc:	af00      	add	r7, sp, #0
 800c6de:	6078      	str	r0, [r7, #4]
 800c6e0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c6e2:	687b      	ldr	r3, [r7, #4]
 800c6e4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800c6e6:	683b      	ldr	r3, [r7, #0]
 800c6e8:	781b      	ldrb	r3, [r3, #0]
 800c6ea:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800c6ec:	683b      	ldr	r3, [r7, #0]
 800c6ee:	785b      	ldrb	r3, [r3, #1]
 800c6f0:	2b01      	cmp	r3, #1
 800c6f2:	d12c      	bne.n	800c74e <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800c6f4:	68bb      	ldr	r3, [r7, #8]
 800c6f6:	015a      	lsls	r2, r3, #5
 800c6f8:	68fb      	ldr	r3, [r7, #12]
 800c6fa:	4413      	add	r3, r2
 800c6fc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c700:	681b      	ldr	r3, [r3, #0]
 800c702:	2b00      	cmp	r3, #0
 800c704:	db12      	blt.n	800c72c <USB_EPSetStall+0x54>
 800c706:	68bb      	ldr	r3, [r7, #8]
 800c708:	2b00      	cmp	r3, #0
 800c70a:	d00f      	beq.n	800c72c <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800c70c:	68bb      	ldr	r3, [r7, #8]
 800c70e:	015a      	lsls	r2, r3, #5
 800c710:	68fb      	ldr	r3, [r7, #12]
 800c712:	4413      	add	r3, r2
 800c714:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c718:	681b      	ldr	r3, [r3, #0]
 800c71a:	68ba      	ldr	r2, [r7, #8]
 800c71c:	0151      	lsls	r1, r2, #5
 800c71e:	68fa      	ldr	r2, [r7, #12]
 800c720:	440a      	add	r2, r1
 800c722:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c726:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800c72a:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800c72c:	68bb      	ldr	r3, [r7, #8]
 800c72e:	015a      	lsls	r2, r3, #5
 800c730:	68fb      	ldr	r3, [r7, #12]
 800c732:	4413      	add	r3, r2
 800c734:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c738:	681b      	ldr	r3, [r3, #0]
 800c73a:	68ba      	ldr	r2, [r7, #8]
 800c73c:	0151      	lsls	r1, r2, #5
 800c73e:	68fa      	ldr	r2, [r7, #12]
 800c740:	440a      	add	r2, r1
 800c742:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c746:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800c74a:	6013      	str	r3, [r2, #0]
 800c74c:	e02b      	b.n	800c7a6 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800c74e:	68bb      	ldr	r3, [r7, #8]
 800c750:	015a      	lsls	r2, r3, #5
 800c752:	68fb      	ldr	r3, [r7, #12]
 800c754:	4413      	add	r3, r2
 800c756:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c75a:	681b      	ldr	r3, [r3, #0]
 800c75c:	2b00      	cmp	r3, #0
 800c75e:	db12      	blt.n	800c786 <USB_EPSetStall+0xae>
 800c760:	68bb      	ldr	r3, [r7, #8]
 800c762:	2b00      	cmp	r3, #0
 800c764:	d00f      	beq.n	800c786 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800c766:	68bb      	ldr	r3, [r7, #8]
 800c768:	015a      	lsls	r2, r3, #5
 800c76a:	68fb      	ldr	r3, [r7, #12]
 800c76c:	4413      	add	r3, r2
 800c76e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c772:	681b      	ldr	r3, [r3, #0]
 800c774:	68ba      	ldr	r2, [r7, #8]
 800c776:	0151      	lsls	r1, r2, #5
 800c778:	68fa      	ldr	r2, [r7, #12]
 800c77a:	440a      	add	r2, r1
 800c77c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c780:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800c784:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800c786:	68bb      	ldr	r3, [r7, #8]
 800c788:	015a      	lsls	r2, r3, #5
 800c78a:	68fb      	ldr	r3, [r7, #12]
 800c78c:	4413      	add	r3, r2
 800c78e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c792:	681b      	ldr	r3, [r3, #0]
 800c794:	68ba      	ldr	r2, [r7, #8]
 800c796:	0151      	lsls	r1, r2, #5
 800c798:	68fa      	ldr	r2, [r7, #12]
 800c79a:	440a      	add	r2, r1
 800c79c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c7a0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800c7a4:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800c7a6:	2300      	movs	r3, #0
}
 800c7a8:	4618      	mov	r0, r3
 800c7aa:	3714      	adds	r7, #20
 800c7ac:	46bd      	mov	sp, r7
 800c7ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7b2:	4770      	bx	lr

0800c7b4 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800c7b4:	b480      	push	{r7}
 800c7b6:	b085      	sub	sp, #20
 800c7b8:	af00      	add	r7, sp, #0
 800c7ba:	6078      	str	r0, [r7, #4]
 800c7bc:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c7be:	687b      	ldr	r3, [r7, #4]
 800c7c0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800c7c2:	683b      	ldr	r3, [r7, #0]
 800c7c4:	781b      	ldrb	r3, [r3, #0]
 800c7c6:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800c7c8:	683b      	ldr	r3, [r7, #0]
 800c7ca:	785b      	ldrb	r3, [r3, #1]
 800c7cc:	2b01      	cmp	r3, #1
 800c7ce:	d128      	bne.n	800c822 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800c7d0:	68bb      	ldr	r3, [r7, #8]
 800c7d2:	015a      	lsls	r2, r3, #5
 800c7d4:	68fb      	ldr	r3, [r7, #12]
 800c7d6:	4413      	add	r3, r2
 800c7d8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c7dc:	681b      	ldr	r3, [r3, #0]
 800c7de:	68ba      	ldr	r2, [r7, #8]
 800c7e0:	0151      	lsls	r1, r2, #5
 800c7e2:	68fa      	ldr	r2, [r7, #12]
 800c7e4:	440a      	add	r2, r1
 800c7e6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c7ea:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800c7ee:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800c7f0:	683b      	ldr	r3, [r7, #0]
 800c7f2:	791b      	ldrb	r3, [r3, #4]
 800c7f4:	2b03      	cmp	r3, #3
 800c7f6:	d003      	beq.n	800c800 <USB_EPClearStall+0x4c>
 800c7f8:	683b      	ldr	r3, [r7, #0]
 800c7fa:	791b      	ldrb	r3, [r3, #4]
 800c7fc:	2b02      	cmp	r3, #2
 800c7fe:	d138      	bne.n	800c872 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800c800:	68bb      	ldr	r3, [r7, #8]
 800c802:	015a      	lsls	r2, r3, #5
 800c804:	68fb      	ldr	r3, [r7, #12]
 800c806:	4413      	add	r3, r2
 800c808:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c80c:	681b      	ldr	r3, [r3, #0]
 800c80e:	68ba      	ldr	r2, [r7, #8]
 800c810:	0151      	lsls	r1, r2, #5
 800c812:	68fa      	ldr	r2, [r7, #12]
 800c814:	440a      	add	r2, r1
 800c816:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c81a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800c81e:	6013      	str	r3, [r2, #0]
 800c820:	e027      	b.n	800c872 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800c822:	68bb      	ldr	r3, [r7, #8]
 800c824:	015a      	lsls	r2, r3, #5
 800c826:	68fb      	ldr	r3, [r7, #12]
 800c828:	4413      	add	r3, r2
 800c82a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c82e:	681b      	ldr	r3, [r3, #0]
 800c830:	68ba      	ldr	r2, [r7, #8]
 800c832:	0151      	lsls	r1, r2, #5
 800c834:	68fa      	ldr	r2, [r7, #12]
 800c836:	440a      	add	r2, r1
 800c838:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c83c:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800c840:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800c842:	683b      	ldr	r3, [r7, #0]
 800c844:	791b      	ldrb	r3, [r3, #4]
 800c846:	2b03      	cmp	r3, #3
 800c848:	d003      	beq.n	800c852 <USB_EPClearStall+0x9e>
 800c84a:	683b      	ldr	r3, [r7, #0]
 800c84c:	791b      	ldrb	r3, [r3, #4]
 800c84e:	2b02      	cmp	r3, #2
 800c850:	d10f      	bne.n	800c872 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800c852:	68bb      	ldr	r3, [r7, #8]
 800c854:	015a      	lsls	r2, r3, #5
 800c856:	68fb      	ldr	r3, [r7, #12]
 800c858:	4413      	add	r3, r2
 800c85a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c85e:	681b      	ldr	r3, [r3, #0]
 800c860:	68ba      	ldr	r2, [r7, #8]
 800c862:	0151      	lsls	r1, r2, #5
 800c864:	68fa      	ldr	r2, [r7, #12]
 800c866:	440a      	add	r2, r1
 800c868:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c86c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800c870:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800c872:	2300      	movs	r3, #0
}
 800c874:	4618      	mov	r0, r3
 800c876:	3714      	adds	r7, #20
 800c878:	46bd      	mov	sp, r7
 800c87a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c87e:	4770      	bx	lr

0800c880 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800c880:	b480      	push	{r7}
 800c882:	b089      	sub	sp, #36	@ 0x24
 800c884:	af00      	add	r7, sp, #0
 800c886:	60f8      	str	r0, [r7, #12]
 800c888:	60b9      	str	r1, [r7, #8]
 800c88a:	4611      	mov	r1, r2
 800c88c:	461a      	mov	r2, r3
 800c88e:	460b      	mov	r3, r1
 800c890:	71fb      	strb	r3, [r7, #7]
 800c892:	4613      	mov	r3, r2
 800c894:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c896:	68fb      	ldr	r3, [r7, #12]
 800c898:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800c89a:	68bb      	ldr	r3, [r7, #8]
 800c89c:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800c89e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800c8a2:	2b00      	cmp	r3, #0
 800c8a4:	d123      	bne.n	800c8ee <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800c8a6:	88bb      	ldrh	r3, [r7, #4]
 800c8a8:	3303      	adds	r3, #3
 800c8aa:	089b      	lsrs	r3, r3, #2
 800c8ac:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800c8ae:	2300      	movs	r3, #0
 800c8b0:	61bb      	str	r3, [r7, #24]
 800c8b2:	e018      	b.n	800c8e6 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800c8b4:	79fb      	ldrb	r3, [r7, #7]
 800c8b6:	031a      	lsls	r2, r3, #12
 800c8b8:	697b      	ldr	r3, [r7, #20]
 800c8ba:	4413      	add	r3, r2
 800c8bc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800c8c0:	461a      	mov	r2, r3
 800c8c2:	69fb      	ldr	r3, [r7, #28]
 800c8c4:	681b      	ldr	r3, [r3, #0]
 800c8c6:	6013      	str	r3, [r2, #0]
      pSrc++;
 800c8c8:	69fb      	ldr	r3, [r7, #28]
 800c8ca:	3301      	adds	r3, #1
 800c8cc:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800c8ce:	69fb      	ldr	r3, [r7, #28]
 800c8d0:	3301      	adds	r3, #1
 800c8d2:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800c8d4:	69fb      	ldr	r3, [r7, #28]
 800c8d6:	3301      	adds	r3, #1
 800c8d8:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800c8da:	69fb      	ldr	r3, [r7, #28]
 800c8dc:	3301      	adds	r3, #1
 800c8de:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800c8e0:	69bb      	ldr	r3, [r7, #24]
 800c8e2:	3301      	adds	r3, #1
 800c8e4:	61bb      	str	r3, [r7, #24]
 800c8e6:	69ba      	ldr	r2, [r7, #24]
 800c8e8:	693b      	ldr	r3, [r7, #16]
 800c8ea:	429a      	cmp	r2, r3
 800c8ec:	d3e2      	bcc.n	800c8b4 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800c8ee:	2300      	movs	r3, #0
}
 800c8f0:	4618      	mov	r0, r3
 800c8f2:	3724      	adds	r7, #36	@ 0x24
 800c8f4:	46bd      	mov	sp, r7
 800c8f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8fa:	4770      	bx	lr

0800c8fc <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800c8fc:	b480      	push	{r7}
 800c8fe:	b08b      	sub	sp, #44	@ 0x2c
 800c900:	af00      	add	r7, sp, #0
 800c902:	60f8      	str	r0, [r7, #12]
 800c904:	60b9      	str	r1, [r7, #8]
 800c906:	4613      	mov	r3, r2
 800c908:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c90a:	68fb      	ldr	r3, [r7, #12]
 800c90c:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800c90e:	68bb      	ldr	r3, [r7, #8]
 800c910:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800c912:	88fb      	ldrh	r3, [r7, #6]
 800c914:	089b      	lsrs	r3, r3, #2
 800c916:	b29b      	uxth	r3, r3
 800c918:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800c91a:	88fb      	ldrh	r3, [r7, #6]
 800c91c:	f003 0303 	and.w	r3, r3, #3
 800c920:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800c922:	2300      	movs	r3, #0
 800c924:	623b      	str	r3, [r7, #32]
 800c926:	e014      	b.n	800c952 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800c928:	69bb      	ldr	r3, [r7, #24]
 800c92a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800c92e:	681a      	ldr	r2, [r3, #0]
 800c930:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c932:	601a      	str	r2, [r3, #0]
    pDest++;
 800c934:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c936:	3301      	adds	r3, #1
 800c938:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800c93a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c93c:	3301      	adds	r3, #1
 800c93e:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800c940:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c942:	3301      	adds	r3, #1
 800c944:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800c946:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c948:	3301      	adds	r3, #1
 800c94a:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 800c94c:	6a3b      	ldr	r3, [r7, #32]
 800c94e:	3301      	adds	r3, #1
 800c950:	623b      	str	r3, [r7, #32]
 800c952:	6a3a      	ldr	r2, [r7, #32]
 800c954:	697b      	ldr	r3, [r7, #20]
 800c956:	429a      	cmp	r2, r3
 800c958:	d3e6      	bcc.n	800c928 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800c95a:	8bfb      	ldrh	r3, [r7, #30]
 800c95c:	2b00      	cmp	r3, #0
 800c95e:	d01e      	beq.n	800c99e <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800c960:	2300      	movs	r3, #0
 800c962:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800c964:	69bb      	ldr	r3, [r7, #24]
 800c966:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800c96a:	461a      	mov	r2, r3
 800c96c:	f107 0310 	add.w	r3, r7, #16
 800c970:	6812      	ldr	r2, [r2, #0]
 800c972:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800c974:	693a      	ldr	r2, [r7, #16]
 800c976:	6a3b      	ldr	r3, [r7, #32]
 800c978:	b2db      	uxtb	r3, r3
 800c97a:	00db      	lsls	r3, r3, #3
 800c97c:	fa22 f303 	lsr.w	r3, r2, r3
 800c980:	b2da      	uxtb	r2, r3
 800c982:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c984:	701a      	strb	r2, [r3, #0]
      i++;
 800c986:	6a3b      	ldr	r3, [r7, #32]
 800c988:	3301      	adds	r3, #1
 800c98a:	623b      	str	r3, [r7, #32]
      pDest++;
 800c98c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c98e:	3301      	adds	r3, #1
 800c990:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 800c992:	8bfb      	ldrh	r3, [r7, #30]
 800c994:	3b01      	subs	r3, #1
 800c996:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800c998:	8bfb      	ldrh	r3, [r7, #30]
 800c99a:	2b00      	cmp	r3, #0
 800c99c:	d1ea      	bne.n	800c974 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800c99e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800c9a0:	4618      	mov	r0, r3
 800c9a2:	372c      	adds	r7, #44	@ 0x2c
 800c9a4:	46bd      	mov	sp, r7
 800c9a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9aa:	4770      	bx	lr

0800c9ac <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800c9ac:	b480      	push	{r7}
 800c9ae:	b085      	sub	sp, #20
 800c9b0:	af00      	add	r7, sp, #0
 800c9b2:	6078      	str	r0, [r7, #4]
 800c9b4:	460b      	mov	r3, r1
 800c9b6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c9b8:	687b      	ldr	r3, [r7, #4]
 800c9ba:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800c9bc:	68fb      	ldr	r3, [r7, #12]
 800c9be:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c9c2:	681b      	ldr	r3, [r3, #0]
 800c9c4:	68fa      	ldr	r2, [r7, #12]
 800c9c6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c9ca:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800c9ce:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800c9d0:	68fb      	ldr	r3, [r7, #12]
 800c9d2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c9d6:	681a      	ldr	r2, [r3, #0]
 800c9d8:	78fb      	ldrb	r3, [r7, #3]
 800c9da:	011b      	lsls	r3, r3, #4
 800c9dc:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 800c9e0:	68f9      	ldr	r1, [r7, #12]
 800c9e2:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800c9e6:	4313      	orrs	r3, r2
 800c9e8:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800c9ea:	2300      	movs	r3, #0
}
 800c9ec:	4618      	mov	r0, r3
 800c9ee:	3714      	adds	r7, #20
 800c9f0:	46bd      	mov	sp, r7
 800c9f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9f6:	4770      	bx	lr

0800c9f8 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800c9f8:	b480      	push	{r7}
 800c9fa:	b085      	sub	sp, #20
 800c9fc:	af00      	add	r7, sp, #0
 800c9fe:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ca00:	687b      	ldr	r3, [r7, #4]
 800ca02:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800ca04:	68fb      	ldr	r3, [r7, #12]
 800ca06:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800ca0a:	681b      	ldr	r3, [r3, #0]
 800ca0c:	68fa      	ldr	r2, [r7, #12]
 800ca0e:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800ca12:	f023 0303 	bic.w	r3, r3, #3
 800ca16:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800ca18:	68fb      	ldr	r3, [r7, #12]
 800ca1a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ca1e:	685b      	ldr	r3, [r3, #4]
 800ca20:	68fa      	ldr	r2, [r7, #12]
 800ca22:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800ca26:	f023 0302 	bic.w	r3, r3, #2
 800ca2a:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800ca2c:	2300      	movs	r3, #0
}
 800ca2e:	4618      	mov	r0, r3
 800ca30:	3714      	adds	r7, #20
 800ca32:	46bd      	mov	sp, r7
 800ca34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca38:	4770      	bx	lr

0800ca3a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800ca3a:	b480      	push	{r7}
 800ca3c:	b085      	sub	sp, #20
 800ca3e:	af00      	add	r7, sp, #0
 800ca40:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ca42:	687b      	ldr	r3, [r7, #4]
 800ca44:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800ca46:	68fb      	ldr	r3, [r7, #12]
 800ca48:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800ca4c:	681b      	ldr	r3, [r3, #0]
 800ca4e:	68fa      	ldr	r2, [r7, #12]
 800ca50:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800ca54:	f023 0303 	bic.w	r3, r3, #3
 800ca58:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800ca5a:	68fb      	ldr	r3, [r7, #12]
 800ca5c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ca60:	685b      	ldr	r3, [r3, #4]
 800ca62:	68fa      	ldr	r2, [r7, #12]
 800ca64:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800ca68:	f043 0302 	orr.w	r3, r3, #2
 800ca6c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800ca6e:	2300      	movs	r3, #0
}
 800ca70:	4618      	mov	r0, r3
 800ca72:	3714      	adds	r7, #20
 800ca74:	46bd      	mov	sp, r7
 800ca76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca7a:	4770      	bx	lr

0800ca7c <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 800ca7c:	b480      	push	{r7}
 800ca7e:	b085      	sub	sp, #20
 800ca80:	af00      	add	r7, sp, #0
 800ca82:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800ca84:	687b      	ldr	r3, [r7, #4]
 800ca86:	695b      	ldr	r3, [r3, #20]
 800ca88:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800ca8a:	687b      	ldr	r3, [r7, #4]
 800ca8c:	699b      	ldr	r3, [r3, #24]
 800ca8e:	68fa      	ldr	r2, [r7, #12]
 800ca90:	4013      	ands	r3, r2
 800ca92:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800ca94:	68fb      	ldr	r3, [r7, #12]
}
 800ca96:	4618      	mov	r0, r3
 800ca98:	3714      	adds	r7, #20
 800ca9a:	46bd      	mov	sp, r7
 800ca9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800caa0:	4770      	bx	lr

0800caa2 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800caa2:	b480      	push	{r7}
 800caa4:	b085      	sub	sp, #20
 800caa6:	af00      	add	r7, sp, #0
 800caa8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800caaa:	687b      	ldr	r3, [r7, #4]
 800caac:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800caae:	68fb      	ldr	r3, [r7, #12]
 800cab0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800cab4:	699b      	ldr	r3, [r3, #24]
 800cab6:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800cab8:	68fb      	ldr	r3, [r7, #12]
 800caba:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800cabe:	69db      	ldr	r3, [r3, #28]
 800cac0:	68ba      	ldr	r2, [r7, #8]
 800cac2:	4013      	ands	r3, r2
 800cac4:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800cac6:	68bb      	ldr	r3, [r7, #8]
 800cac8:	0c1b      	lsrs	r3, r3, #16
}
 800caca:	4618      	mov	r0, r3
 800cacc:	3714      	adds	r7, #20
 800cace:	46bd      	mov	sp, r7
 800cad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cad4:	4770      	bx	lr

0800cad6 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800cad6:	b480      	push	{r7}
 800cad8:	b085      	sub	sp, #20
 800cada:	af00      	add	r7, sp, #0
 800cadc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cade:	687b      	ldr	r3, [r7, #4]
 800cae0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800cae2:	68fb      	ldr	r3, [r7, #12]
 800cae4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800cae8:	699b      	ldr	r3, [r3, #24]
 800caea:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800caec:	68fb      	ldr	r3, [r7, #12]
 800caee:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800caf2:	69db      	ldr	r3, [r3, #28]
 800caf4:	68ba      	ldr	r2, [r7, #8]
 800caf6:	4013      	ands	r3, r2
 800caf8:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800cafa:	68bb      	ldr	r3, [r7, #8]
 800cafc:	b29b      	uxth	r3, r3
}
 800cafe:	4618      	mov	r0, r3
 800cb00:	3714      	adds	r7, #20
 800cb02:	46bd      	mov	sp, r7
 800cb04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb08:	4770      	bx	lr

0800cb0a <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800cb0a:	b480      	push	{r7}
 800cb0c:	b085      	sub	sp, #20
 800cb0e:	af00      	add	r7, sp, #0
 800cb10:	6078      	str	r0, [r7, #4]
 800cb12:	460b      	mov	r3, r1
 800cb14:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cb16:	687b      	ldr	r3, [r7, #4]
 800cb18:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800cb1a:	78fb      	ldrb	r3, [r7, #3]
 800cb1c:	015a      	lsls	r2, r3, #5
 800cb1e:	68fb      	ldr	r3, [r7, #12]
 800cb20:	4413      	add	r3, r2
 800cb22:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cb26:	689b      	ldr	r3, [r3, #8]
 800cb28:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800cb2a:	68fb      	ldr	r3, [r7, #12]
 800cb2c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800cb30:	695b      	ldr	r3, [r3, #20]
 800cb32:	68ba      	ldr	r2, [r7, #8]
 800cb34:	4013      	ands	r3, r2
 800cb36:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800cb38:	68bb      	ldr	r3, [r7, #8]
}
 800cb3a:	4618      	mov	r0, r3
 800cb3c:	3714      	adds	r7, #20
 800cb3e:	46bd      	mov	sp, r7
 800cb40:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb44:	4770      	bx	lr

0800cb46 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800cb46:	b480      	push	{r7}
 800cb48:	b087      	sub	sp, #28
 800cb4a:	af00      	add	r7, sp, #0
 800cb4c:	6078      	str	r0, [r7, #4]
 800cb4e:	460b      	mov	r3, r1
 800cb50:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cb52:	687b      	ldr	r3, [r7, #4]
 800cb54:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800cb56:	697b      	ldr	r3, [r7, #20]
 800cb58:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800cb5c:	691b      	ldr	r3, [r3, #16]
 800cb5e:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800cb60:	697b      	ldr	r3, [r7, #20]
 800cb62:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800cb66:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800cb68:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800cb6a:	78fb      	ldrb	r3, [r7, #3]
 800cb6c:	f003 030f 	and.w	r3, r3, #15
 800cb70:	68fa      	ldr	r2, [r7, #12]
 800cb72:	fa22 f303 	lsr.w	r3, r2, r3
 800cb76:	01db      	lsls	r3, r3, #7
 800cb78:	b2db      	uxtb	r3, r3
 800cb7a:	693a      	ldr	r2, [r7, #16]
 800cb7c:	4313      	orrs	r3, r2
 800cb7e:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800cb80:	78fb      	ldrb	r3, [r7, #3]
 800cb82:	015a      	lsls	r2, r3, #5
 800cb84:	697b      	ldr	r3, [r7, #20]
 800cb86:	4413      	add	r3, r2
 800cb88:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cb8c:	689b      	ldr	r3, [r3, #8]
 800cb8e:	693a      	ldr	r2, [r7, #16]
 800cb90:	4013      	ands	r3, r2
 800cb92:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800cb94:	68bb      	ldr	r3, [r7, #8]
}
 800cb96:	4618      	mov	r0, r3
 800cb98:	371c      	adds	r7, #28
 800cb9a:	46bd      	mov	sp, r7
 800cb9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cba0:	4770      	bx	lr

0800cba2 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800cba2:	b480      	push	{r7}
 800cba4:	b083      	sub	sp, #12
 800cba6:	af00      	add	r7, sp, #0
 800cba8:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800cbaa:	687b      	ldr	r3, [r7, #4]
 800cbac:	695b      	ldr	r3, [r3, #20]
 800cbae:	f003 0301 	and.w	r3, r3, #1
}
 800cbb2:	4618      	mov	r0, r3
 800cbb4:	370c      	adds	r7, #12
 800cbb6:	46bd      	mov	sp, r7
 800cbb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbbc:	4770      	bx	lr

0800cbbe <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 800cbbe:	b480      	push	{r7}
 800cbc0:	b085      	sub	sp, #20
 800cbc2:	af00      	add	r7, sp, #0
 800cbc4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cbc6:	687b      	ldr	r3, [r7, #4]
 800cbc8:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800cbca:	68fb      	ldr	r3, [r7, #12]
 800cbcc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cbd0:	681b      	ldr	r3, [r3, #0]
 800cbd2:	68fa      	ldr	r2, [r7, #12]
 800cbd4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800cbd8:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800cbdc:	f023 0307 	bic.w	r3, r3, #7
 800cbe0:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800cbe2:	68fb      	ldr	r3, [r7, #12]
 800cbe4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800cbe8:	685b      	ldr	r3, [r3, #4]
 800cbea:	68fa      	ldr	r2, [r7, #12]
 800cbec:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800cbf0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800cbf4:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800cbf6:	2300      	movs	r3, #0
}
 800cbf8:	4618      	mov	r0, r3
 800cbfa:	3714      	adds	r7, #20
 800cbfc:	46bd      	mov	sp, r7
 800cbfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc02:	4770      	bx	lr

0800cc04 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 800cc04:	b480      	push	{r7}
 800cc06:	b087      	sub	sp, #28
 800cc08:	af00      	add	r7, sp, #0
 800cc0a:	60f8      	str	r0, [r7, #12]
 800cc0c:	460b      	mov	r3, r1
 800cc0e:	607a      	str	r2, [r7, #4]
 800cc10:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cc12:	68fb      	ldr	r3, [r7, #12]
 800cc14:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800cc16:	68fb      	ldr	r3, [r7, #12]
 800cc18:	333c      	adds	r3, #60	@ 0x3c
 800cc1a:	3304      	adds	r3, #4
 800cc1c:	681b      	ldr	r3, [r3, #0]
 800cc1e:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800cc20:	693b      	ldr	r3, [r7, #16]
 800cc22:	4a26      	ldr	r2, [pc, #152]	@ (800ccbc <USB_EP0_OutStart+0xb8>)
 800cc24:	4293      	cmp	r3, r2
 800cc26:	d90a      	bls.n	800cc3e <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800cc28:	697b      	ldr	r3, [r7, #20]
 800cc2a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cc2e:	681b      	ldr	r3, [r3, #0]
 800cc30:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800cc34:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800cc38:	d101      	bne.n	800cc3e <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800cc3a:	2300      	movs	r3, #0
 800cc3c:	e037      	b.n	800ccae <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800cc3e:	697b      	ldr	r3, [r7, #20]
 800cc40:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cc44:	461a      	mov	r2, r3
 800cc46:	2300      	movs	r3, #0
 800cc48:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1UL << 19));
 800cc4a:	697b      	ldr	r3, [r7, #20]
 800cc4c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cc50:	691b      	ldr	r3, [r3, #16]
 800cc52:	697a      	ldr	r2, [r7, #20]
 800cc54:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800cc58:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800cc5c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800cc5e:	697b      	ldr	r3, [r7, #20]
 800cc60:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cc64:	691b      	ldr	r3, [r3, #16]
 800cc66:	697a      	ldr	r2, [r7, #20]
 800cc68:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800cc6c:	f043 0318 	orr.w	r3, r3, #24
 800cc70:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800cc72:	697b      	ldr	r3, [r7, #20]
 800cc74:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cc78:	691b      	ldr	r3, [r3, #16]
 800cc7a:	697a      	ldr	r2, [r7, #20]
 800cc7c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800cc80:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 800cc84:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800cc86:	7afb      	ldrb	r3, [r7, #11]
 800cc88:	2b01      	cmp	r3, #1
 800cc8a:	d10f      	bne.n	800ccac <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800cc8c:	697b      	ldr	r3, [r7, #20]
 800cc8e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cc92:	461a      	mov	r2, r3
 800cc94:	687b      	ldr	r3, [r7, #4]
 800cc96:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800cc98:	697b      	ldr	r3, [r7, #20]
 800cc9a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cc9e:	681b      	ldr	r3, [r3, #0]
 800cca0:	697a      	ldr	r2, [r7, #20]
 800cca2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800cca6:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 800ccaa:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800ccac:	2300      	movs	r3, #0
}
 800ccae:	4618      	mov	r0, r3
 800ccb0:	371c      	adds	r7, #28
 800ccb2:	46bd      	mov	sp, r7
 800ccb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccb8:	4770      	bx	lr
 800ccba:	bf00      	nop
 800ccbc:	4f54300a 	.word	0x4f54300a

0800ccc0 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800ccc0:	b480      	push	{r7}
 800ccc2:	b085      	sub	sp, #20
 800ccc4:	af00      	add	r7, sp, #0
 800ccc6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800ccc8:	2300      	movs	r3, #0
 800ccca:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800cccc:	68fb      	ldr	r3, [r7, #12]
 800ccce:	3301      	adds	r3, #1
 800ccd0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800ccd2:	68fb      	ldr	r3, [r7, #12]
 800ccd4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800ccd8:	d901      	bls.n	800ccde <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800ccda:	2303      	movs	r3, #3
 800ccdc:	e022      	b.n	800cd24 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800ccde:	687b      	ldr	r3, [r7, #4]
 800cce0:	691b      	ldr	r3, [r3, #16]
 800cce2:	2b00      	cmp	r3, #0
 800cce4:	daf2      	bge.n	800cccc <USB_CoreReset+0xc>

  count = 10U;
 800cce6:	230a      	movs	r3, #10
 800cce8:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 800ccea:	e002      	b.n	800ccf2 <USB_CoreReset+0x32>
  {
    count--;
 800ccec:	68fb      	ldr	r3, [r7, #12]
 800ccee:	3b01      	subs	r3, #1
 800ccf0:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 800ccf2:	68fb      	ldr	r3, [r7, #12]
 800ccf4:	2b00      	cmp	r3, #0
 800ccf6:	d1f9      	bne.n	800ccec <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800ccf8:	687b      	ldr	r3, [r7, #4]
 800ccfa:	691b      	ldr	r3, [r3, #16]
 800ccfc:	f043 0201 	orr.w	r2, r3, #1
 800cd00:	687b      	ldr	r3, [r7, #4]
 800cd02:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800cd04:	68fb      	ldr	r3, [r7, #12]
 800cd06:	3301      	adds	r3, #1
 800cd08:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800cd0a:	68fb      	ldr	r3, [r7, #12]
 800cd0c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800cd10:	d901      	bls.n	800cd16 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 800cd12:	2303      	movs	r3, #3
 800cd14:	e006      	b.n	800cd24 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800cd16:	687b      	ldr	r3, [r7, #4]
 800cd18:	691b      	ldr	r3, [r3, #16]
 800cd1a:	f003 0301 	and.w	r3, r3, #1
 800cd1e:	2b01      	cmp	r3, #1
 800cd20:	d0f0      	beq.n	800cd04 <USB_CoreReset+0x44>

  return HAL_OK;
 800cd22:	2300      	movs	r3, #0
}
 800cd24:	4618      	mov	r0, r3
 800cd26:	3714      	adds	r7, #20
 800cd28:	46bd      	mov	sp, r7
 800cd2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd2e:	4770      	bx	lr

0800cd30 <memset>:
 800cd30:	4402      	add	r2, r0
 800cd32:	4603      	mov	r3, r0
 800cd34:	4293      	cmp	r3, r2
 800cd36:	d100      	bne.n	800cd3a <memset+0xa>
 800cd38:	4770      	bx	lr
 800cd3a:	f803 1b01 	strb.w	r1, [r3], #1
 800cd3e:	e7f9      	b.n	800cd34 <memset+0x4>

0800cd40 <__libc_init_array>:
 800cd40:	b570      	push	{r4, r5, r6, lr}
 800cd42:	4d0d      	ldr	r5, [pc, #52]	@ (800cd78 <__libc_init_array+0x38>)
 800cd44:	2600      	movs	r6, #0
 800cd46:	4c0d      	ldr	r4, [pc, #52]	@ (800cd7c <__libc_init_array+0x3c>)
 800cd48:	1b64      	subs	r4, r4, r5
 800cd4a:	10a4      	asrs	r4, r4, #2
 800cd4c:	42a6      	cmp	r6, r4
 800cd4e:	d109      	bne.n	800cd64 <__libc_init_array+0x24>
 800cd50:	4d0b      	ldr	r5, [pc, #44]	@ (800cd80 <__libc_init_array+0x40>)
 800cd52:	2600      	movs	r6, #0
 800cd54:	4c0b      	ldr	r4, [pc, #44]	@ (800cd84 <__libc_init_array+0x44>)
 800cd56:	f000 f825 	bl	800cda4 <_init>
 800cd5a:	1b64      	subs	r4, r4, r5
 800cd5c:	10a4      	asrs	r4, r4, #2
 800cd5e:	42a6      	cmp	r6, r4
 800cd60:	d105      	bne.n	800cd6e <__libc_init_array+0x2e>
 800cd62:	bd70      	pop	{r4, r5, r6, pc}
 800cd64:	f855 3b04 	ldr.w	r3, [r5], #4
 800cd68:	3601      	adds	r6, #1
 800cd6a:	4798      	blx	r3
 800cd6c:	e7ee      	b.n	800cd4c <__libc_init_array+0xc>
 800cd6e:	f855 3b04 	ldr.w	r3, [r5], #4
 800cd72:	3601      	adds	r6, #1
 800cd74:	4798      	blx	r3
 800cd76:	e7f2      	b.n	800cd5e <__libc_init_array+0x1e>
 800cd78:	0800cecc 	.word	0x0800cecc
 800cd7c:	0800cecc 	.word	0x0800cecc
 800cd80:	0800cecc 	.word	0x0800cecc
 800cd84:	0800ced0 	.word	0x0800ced0

0800cd88 <memcpy>:
 800cd88:	440a      	add	r2, r1
 800cd8a:	1e43      	subs	r3, r0, #1
 800cd8c:	4291      	cmp	r1, r2
 800cd8e:	d100      	bne.n	800cd92 <memcpy+0xa>
 800cd90:	4770      	bx	lr
 800cd92:	b510      	push	{r4, lr}
 800cd94:	f811 4b01 	ldrb.w	r4, [r1], #1
 800cd98:	4291      	cmp	r1, r2
 800cd9a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800cd9e:	d1f9      	bne.n	800cd94 <memcpy+0xc>
 800cda0:	bd10      	pop	{r4, pc}
	...

0800cda4 <_init>:
 800cda4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cda6:	bf00      	nop
 800cda8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cdaa:	bc08      	pop	{r3}
 800cdac:	469e      	mov	lr, r3
 800cdae:	4770      	bx	lr

0800cdb0 <_fini>:
 800cdb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cdb2:	bf00      	nop
 800cdb4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cdb6:	bc08      	pop	{r3}
 800cdb8:	469e      	mov	lr, r3
 800cdba:	4770      	bx	lr
