{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Full Version " "Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 27 17:18:56 2013 " "Info: Processing started: Sun Oct 27 17:18:56 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off test -c top " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off test -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "top EP4CE6E22C8 " "Info (119006): Selected device EP4CE6E22C8 for design \"top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info (21077): Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info (21077): High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Info (15535): Implemented PLL \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 5 6 0 0 " "Info (15099): Implementing clock multiplication of 5, clock division of 6, and phase shift of 0 degrees (0 ps) for pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "E:/WorkSpace/Project/Demo_Board/Espier_I/logic/V200/example/Finished/0-example_test_board/db/pll_altpll.v" 43 -1 0 } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] 1 1200 0 0 " "Info (15099): Implementing clock multiplication of 1, clock division of 1200, and phase shift of 0 degrees (0 ps) for pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_altpll.v" "" { Text "E:/WorkSpace/Project/Demo_Board/Espier_I/logic/V200/example/Finished/0-example_test_board/db/pll_altpll.v" 43 -1 0 } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] 1 48 0 0 " "Info (15099): Implementing clock multiplication of 1, clock division of 48, and phase shift of 0 degrees (0 ps) for pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/pll_altpll.v" "" { Text "E:/WorkSpace/Project/Demo_Board/Espier_I/logic/V200/example/Finished/0-example_test_board/db/pll_altpll.v" 43 -1 0 } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "db/pll_altpll.v" "" { Text "E:/WorkSpace/Project/Demo_Board/Espier_I/logic/V200/example/Finished/0-example_test_board/db/pll_altpll.v" 77 -1 0 } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Info (176445): Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Info (176445): Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Info (176445): Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Info (169124): Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "d:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/Project/Demo_Board/Espier_I/logic/V200/example/Finished/0-example_test_board/" { { 0 { 0 ""} 0 3083 6071 6994 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "d:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/Project/Demo_Board/Espier_I/logic/V200/example/Finished/0-example_test_board/" { { 0 { 0 ""} 0 3085 6071 6994 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Info (169125): Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "d:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/Project/Demo_Board/Espier_I/logic/V200/example/Finished/0-example_test_board/" { { 0 { 0 ""} 0 3087 6071 6994 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Info (169125): Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "d:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/Project/Demo_Board/Espier_I/logic/V200/example/Finished/0-example_test_board/" { { 0 { 0 ""} 0 3089 6071 6994 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Info (332164): Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Info (332165): Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "Info (332166): create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "Info (332166): set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top.sdc " "Critical Warning (332012): Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vga_module:vga_ct\|hsyncint " "Warning (332060): Node: vga_module:vga_ct\|hsyncint was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK " "Warning (332060): Node: CLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "key_module:key_ct\|clk_khz " "Warning (332060): Node: key_module:key_ct\|clk_khz was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "Warning (332056): PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.833 " "Warning (332056): Node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.833" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.833 " "Warning (332056): Node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.833" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.833 " "Warning (332056): Node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.833" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Info (332111): Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "Info (332111):   Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "Info (332111): ======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " "Info (332111):  100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN 24 (CLK2, DIFFCLK_1p)) " "Info (176353): Automatically promoted node CLK~input (placed in PIN 24 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "top.v" "" { Text "E:/WorkSpace/Project/Demo_Board/Espier_I/logic/V200/example/Finished/0-example_test_board/top.v" 13 0 0 } } { "d:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/Project/Demo_Board/Espier_I/logic/V200/example/Finished/0-example_test_board/" { { 0 { 0 ""} 0 3059 6071 6994 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Info (176353): Automatically promoted node pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/pll_altpll.v" "" { Text "E:/WorkSpace/Project/Demo_Board/Espier_I/logic/V200/example/Finished/0-example_test_board/db/pll_altpll.v" 77 -1 0 } } { "d:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/Project/Demo_Board/Espier_I/logic/V200/example/Finished/0-example_test_board/" { { 0 { 0 ""} 0 572 6071 6994 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_1) " "Info (176353): Automatically promoted node pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/pll_altpll.v" "" { Text "E:/WorkSpace/Project/Demo_Board/Espier_I/logic/V200/example/Finished/0-example_test_board/db/pll_altpll.v" 77 -1 0 } } { "d:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/Project/Demo_Board/Espier_I/logic/V200/example/Finished/0-example_test_board/" { { 0 { 0 ""} 0 572 6071 6994 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C3 of PLL_1) " "Info (176353): Automatically promoted node pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C3 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/pll_altpll.v" "" { Text "E:/WorkSpace/Project/Demo_Board/Espier_I/logic/V200/example/Finished/0-example_test_board/db/pll_altpll.v" 77 -1 0 } } { "d:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/Project/Demo_Board/Espier_I/logic/V200/example/Finished/0-example_test_board/" { { 0 { 0 ""} 0 572 6071 6994 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/Project/Demo_Board/Espier_I/logic/V200/example/Finished/0-example_test_board/" { { 0 { 0 ""} 0 1200 6071 6994 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "key_module:key_ct\|clk_khz  " "Info (176353): Automatically promoted node key_module:key_ct\|clk_khz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info (176356): Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "key_module:key_ct\|clk_khz~0 " "Info (176357): Destination node key_module:key_ct\|clk_khz~0" {  } { { "key.v" "" { Text "E:/WorkSpace/Project/Demo_Board/Espier_I/logic/V200/example/Finished/0-example_test_board/key.v" 20 -1 0 } } { "d:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { key_module:key_ct|clk_khz~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/Project/Demo_Board/Espier_I/logic/V200/example/Finished/0-example_test_board/" { { 0 { 0 ""} 0 1191 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "key.v" "" { Text "E:/WorkSpace/Project/Demo_Board/Espier_I/logic/V200/example/Finished/0-example_test_board/key.v" 20 -1 0 } } { "d:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { key_module:key_ct|clk_khz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/Project/Demo_Board/Espier_I/logic/V200/example/Finished/0-example_test_board/" { { 0 { 0 ""} 0 529 6071 6994 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga_module:vga_ct\|hsyncint  " "Info (176353): Automatically promoted node vga_module:vga_ct\|hsyncint " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info (176356): Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "H_SYNC~output " "Info (176357): Destination node H_SYNC~output" {  } { { "top.v" "" { Text "E:/WorkSpace/Project/Demo_Board/Espier_I/logic/V200/example/Finished/0-example_test_board/top.v" 32 0 0 } } { "d:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { H_SYNC~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/Project/Demo_Board/Espier_I/logic/V200/example/Finished/0-example_test_board/" { { 0 { 0 ""} 0 3041 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "vga.v" "" { Text "E:/WorkSpace/Project/Demo_Board/Espier_I/logic/V200/example/Finished/0-example_test_board/vga.v" 75 -1 0 } } { "d:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga_module:vga_ct|hsyncint } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/Project/Demo_Board/Espier_I/logic/V200/example/Finished/0-example_test_board/" { { 0 { 0 ""} 0 224 6071 6994 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ad_module:ad_ct\|adc_clk  " "Info (176353): Automatically promoted node ad_module:ad_ct\|adc_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info (176356): Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ADCLK~output " "Info (176357): Destination node ADCLK~output" {  } { { "top.v" "" { Text "E:/WorkSpace/Project/Demo_Board/Espier_I/logic/V200/example/Finished/0-example_test_board/top.v" 22 0 0 } } { "d:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADCLK~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/Project/Demo_Board/Espier_I/logic/V200/example/Finished/0-example_test_board/" { { 0 { 0 ""} 0 3025 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "ad.v" "" { Text "E:/WorkSpace/Project/Demo_Board/Espier_I/logic/V200/example/Finished/0-example_test_board/ad.v" 15 -1 0 } } { "d:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ad_module:ad_ct|adc_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/Project/Demo_Board/Espier_I/logic/V200/example/Finished/0-example_test_board/" { { 0 { 0 ""} 0 250 6071 6994 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|reset_all  " "Info (176353): Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info (176356): Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Info (176357): Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/altera/11.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "d:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/Project/Demo_Board/Espier_I/logic/V200/example/Finished/0-example_test_board/" { { 0 { 0 ""} 0 2424 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Info (176357): Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/altera/11.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "d:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/Project/Demo_Board/Espier_I/logic/V200/example/Finished/0-example_test_board/" { { 0 { 0 ""} 0 1649 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "sld_signaltap.vhd" "" { Text "d:/altera/11.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 831 -1 0 } } { "d:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/Project/Demo_Board/Espier_I/logic/V200/example/Finished/0-example_test_board/" { { 0 { 0 ""} 0 2071 6071 6994 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ir_module:ir_ct\|IR_neg~0  " "Info (176353): Automatically promoted node ir_module:ir_ct\|IR_neg~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info (176356): Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ir_module:ir_ct\|Selector1~2 " "Info (176357): Destination node ir_module:ir_ct\|Selector1~2" {  } { { "ir.v" "" { Text "E:/WorkSpace/Project/Demo_Board/Espier_I/logic/V200/example/Finished/0-example_test_board/ir.v" 132 -1 0 } } { "d:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_module:ir_ct|Selector1~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/Project/Demo_Board/Espier_I/logic/V200/example/Finished/0-example_test_board/" { { 0 { 0 ""} 0 1043 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ir_module:ir_ct\|Selector1~4 " "Info (176357): Destination node ir_module:ir_ct\|Selector1~4" {  } { { "ir.v" "" { Text "E:/WorkSpace/Project/Demo_Board/Espier_I/logic/V200/example/Finished/0-example_test_board/ir.v" 132 -1 0 } } { "d:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_module:ir_ct|Selector1~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/Project/Demo_Board/Espier_I/logic/V200/example/Finished/0-example_test_board/" { { 0 { 0 ""} 0 1063 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ir_module:ir_ct\|Selector2~0 " "Info (176357): Destination node ir_module:ir_ct\|Selector2~0" {  } { { "ir.v" "" { Text "E:/WorkSpace/Project/Demo_Board/Espier_I/logic/V200/example/Finished/0-example_test_board/ir.v" 132 -1 0 } } { "d:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_module:ir_ct|Selector2~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/Project/Demo_Board/Espier_I/logic/V200/example/Finished/0-example_test_board/" { { 0 { 0 ""} 0 1065 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ir_module:ir_ct\|Selector0~0 " "Info (176357): Destination node ir_module:ir_ct\|Selector0~0" {  } { { "ir.v" "" { Text "E:/WorkSpace/Project/Demo_Board/Espier_I/logic/V200/example/Finished/0-example_test_board/ir.v" 132 -1 0 } } { "d:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_module:ir_ct|Selector0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/Project/Demo_Board/Espier_I/logic/V200/example/Finished/0-example_test_board/" { { 0 { 0 ""} 0 1106 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ir_module:ir_ct\|IR_code.CODE_1~1 " "Info (176357): Destination node ir_module:ir_ct\|IR_code.CODE_1~1" {  } { { "ir.v" "" { Text "E:/WorkSpace/Project/Demo_Board/Espier_I/logic/V200/example/Finished/0-example_test_board/ir.v" 100 -1 0 } } { "d:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_module:ir_ct|IR_code.CODE_1~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/Project/Demo_Board/Espier_I/logic/V200/example/Finished/0-example_test_board/" { { 0 { 0 ""} 0 1144 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "ir.v" "" { Text "E:/WorkSpace/Project/Demo_Board/Espier_I/logic/V200/example/Finished/0-example_test_board/ir.v" 29 -1 0 } } { "d:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_module:ir_ct|IR_neg~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WorkSpace/Project/Demo_Board/Espier_I/logic/V200/example/Finished/0-example_test_board/" { { 0 { 0 ""} 0 1035 6071 6994 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info (176233): Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info (176273): Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info (176274): Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info (176236): Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info (176237): Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info (176248): Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info (176249): Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info (176235): Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info (176219): No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning (15705): Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EPCS_ASDI " "Warning (15706): Node \"EPCS_ASDI\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EPCS_ASDI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EPCS_DATA " "Warning (15706): Node \"EPCS_DATA\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EPCS_DATA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EPCS_NCS " "Warning (15706): Node \"EPCS_NCS\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EPCS_NCS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EP_DCLK " "Warning (15706): Node \"EP_DCLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EP_DCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_CLK " "Warning (15706): Node \"FLASH_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_CS " "Warning (15706): Node \"FLASH_CS\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_CS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_DI " "Warning (15706): Node \"FLASH_DI\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_DO " "Warning (15706): Node \"FLASH_DO\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "F_TCK " "Warning (15706): Node \"F_TCK\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "F_TCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "F_TDI " "Warning (15706): Node \"F_TDI\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "F_TDI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "F_TDO " "Warning (15706): Node \"F_TDO\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "F_TDO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "F_TMS " "Warning (15706): Node \"F_TMS\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "F_TMS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Warning (15706): Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Warning (15706): Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_A0 " "Warning (15706): Node \"SDRAM_A0\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_A0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_A1 " "Warning (15706): Node \"SDRAM_A1\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_A1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_A10 " "Warning (15706): Node \"SDRAM_A10\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_A10" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_A11 " "Warning (15706): Node \"SDRAM_A11\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_A11" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_A12 " "Warning (15706): Node \"SDRAM_A12\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_A12" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_A2 " "Warning (15706): Node \"SDRAM_A2\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_A2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_A3 " "Warning (15706): Node \"SDRAM_A3\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_A3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_A4 " "Warning (15706): Node \"SDRAM_A4\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_A4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_A5 " "Warning (15706): Node \"SDRAM_A5\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_A5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_A6 " "Warning (15706): Node \"SDRAM_A6\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_A6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_A7 " "Warning (15706): Node \"SDRAM_A7\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_A7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_A8 " "Warning (15706): Node \"SDRAM_A8\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_A8" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_A9 " "Warning (15706): Node \"SDRAM_A9\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_A9" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_BA0 " "Warning (15706): Node \"SDRAM_BA0\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_BA0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_BA1 " "Warning (15706): Node \"SDRAM_BA1\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_BA1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_CAS_N " "Warning (15706): Node \"SDRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_CKE " "Warning (15706): Node \"SDRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_CLK " "Warning (15706): Node \"SDRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_CS_N " "Warning (15706): Node \"SDRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ0 " "Warning (15706): Node \"SDRAM_DQ0\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ1 " "Warning (15706): Node \"SDRAM_DQ1\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ10 " "Warning (15706): Node \"SDRAM_DQ10\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ10" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ11 " "Warning (15706): Node \"SDRAM_DQ11\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ11" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ12 " "Warning (15706): Node \"SDRAM_DQ12\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ12" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ13 " "Warning (15706): Node \"SDRAM_DQ13\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ13" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ14 " "Warning (15706): Node \"SDRAM_DQ14\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ14" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ15 " "Warning (15706): Node \"SDRAM_DQ15\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ15" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ2 " "Warning (15706): Node \"SDRAM_DQ2\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ3 " "Warning (15706): Node \"SDRAM_DQ3\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ4 " "Warning (15706): Node \"SDRAM_DQ4\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ5 " "Warning (15706): Node \"SDRAM_DQ5\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ6 " "Warning (15706): Node \"SDRAM_DQ6\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ7 " "Warning (15706): Node \"SDRAM_DQ7\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ8 " "Warning (15706): Node \"SDRAM_DQ8\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ8" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ9 " "Warning (15706): Node \"SDRAM_DQ9\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ9" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQMH " "Warning (15706): Node \"SDRAM_DQMH\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQMH" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQML " "Warning (15706): Node \"SDRAM_DQML\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQML" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_RAS_N " "Warning (15706): Node \"SDRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_WE_N " "Warning (15706): Node \"SDRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info (171121): Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info (170189): Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info (170191): Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info (170137): Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info (170192): Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info (170193): Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Info (170195): Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X11_Y12 X22_Y24 " "Info (170196): Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } {  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info (170194): Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info (170201): Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info (170200): Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info (334003): Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info (334004): Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/WorkSpace/Project/Demo_Board/Espier_I/logic/V200/example/Finished/0-example_test_board/top.fit.smsg " "Info (144001): Generated suppressed messages file E:/WorkSpace/Project/Demo_Board/Espier_I/logic/V200/example/Finished/0-example_test_board/top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 68 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Fitter was successful. 0 errors, 68 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "566 " "Info: Peak virtual memory: 566 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 27 17:19:05 2013 " "Info: Processing ended: Sun Oct 27 17:19:05 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Info: Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Info: Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
