## CHill-Three's github.io Vivado Page
Welcome to my Vivado repository created on March 14, 2021. Vivado is a Verilog-based programming platform resource designed for users to create and/or modify field-programmable gate array (FPGA) system designs. This is a list of my completed projects utilizing Vivado Design Suite. The Vivado Design Suite starter projects featured on this website are my attempts at completing starter projects with the Artix-7 FPGA Family (Package: cpg236)(Part ID: xc7a35tcpg236-1). Thank you for your time!
<!-- Table of Contents (TITLES) -->

## My Main Projects (Section One: Vivado Starter Projects)
<!-- DIVIDER ---------------------------------------------------------------------------------------------------------------------------------------------------------->
## [Project 1: Testing a Two to One Multiplexer](https://github.com/CHill-Three/vivado.github.io/blob/master/Project%201:%20Testing%20a%20Two%20to%20One%20Multiplexer/twoToOneMux.v)

### Project 1: Testing a Two to One Multiplexer <a name="Project 1: Testing a Two to One Multiplexer"></a>

![twoToOneMUX](https://raw.githubusercontent.com/CHill-Three/vivado.projects/master/Project%201%3A%20Testing%20a%20Two%20to%20One%20Multiplexer/twoToOneMUX-1.png?raw=true "twoToOneMUX")

#### Description: 
This CMOS-based 2-to-1 multiplexer consists of two inputs VALUES a and b, one select input (selection) and one output (mux_out). Follow the title link embedded for the Verilog code used in this project file.
<!-- DIVIDER ---------------------------------------------------------------------------------------------------------------------------------------------------------->
## [Project 2: Building the Minimized Circuit: y = a'bd' + bc + bd'](https://github.com/CHill-Three/vivado.projects/blob/master/Project%202:%20Building%20the%20Minimized%20Circuit:%20y%20%3D%20a'bd'%20%2B%20bc%20%2B%20bd'/booleanAlgebra.v)

### Project 2: Building the Minimized Circuit: y = a'bd' + bc + bd' <a name="Project 2: Building the Minimized Circuit: y = a'bd' + bc + bd'"></a>

![booleanAlgebra](https://raw.githubusercontent.com/CHill-Three/vivado.projects/master/Project%202%3A%20Building%20the%20Minimized%20Circuit%3A%20y%20%3D%20a'bd'%20%2B%20bc%20%2B%20bd'/booleanAlgebraFinal-1.PNG?raw=true "booleanAlgebra")

#### Description: 
This project is aimed with the task of building the minimized circuit (y = a'bd' + bc + bd'). In addition, this is the same circuit used in my Tinkercad project (Laboratory 1: Boolean Algebra: EXTRA â€“ Build the Minimized Circuit: y = a'bd' + bc + bd'). Follow the title link embedded for the Verilog code used in this project file.
<!-- DIVIDER ---------------------------------------------------------------------------------------------------------------------------------------------------------->
## [Project 3: Building a 4-bit arithmetic logic unit (ALU)](https://github.com/CHill-Three/vivado.projects/blob/master/Project%203:%20Building%20a%204-bit%20arithmetic%20logic%20unit%20(ALU)/ALU.v)

### Project 3: Building a 4-bit arithmetic logic unit (ALU) <a name="Project 3: Building a 4-bit arithmetic logic unit (ALU)"></a>

![simpleALU](https://raw.githubusercontent.com/CHill-Three/vivado.projects/master/Project%203%3A%20Building%20a%204-bit%20arithmetic%20logic%20unit%20(ALU)/ALU-1.PNG?raw=true "simpleALU")

#### Description: 
This project is aimed with the task of building a 4-bit arithmetic logic unit (ALU). Follow the title link embedded for the Verilog code used in this project file.
<!-- DIVIDER ---------------------------------------------------------------------------------------------------------------------------------------------------------->
