ðŸ‘‹ Hi, I'm Devansh Narwal!

ðŸŽ“ Final Year ECE Student at NIT Kurukshetra (2021-2025)

ðŸ‘€ Interests:
I'm passionate about VLSI design and exploring the latest advancements in semiconductor technology.

ðŸŒ± Currently Learning:
Diving deep into VLSI and analog/digital electronics, continuously expanding my knowledge in the domain.

ðŸ’» Collaboration:
Excited to collaborate on open source projects, especially those focusing on hardware design, embedded systems, and VLSI-related developments.

ðŸ“¬ Contact Me:
Feel free to reach out via email at delos1316@gmail.com or drop a message on my LinkedIn profile www.linkedin.com/in/devansh-narwal

Check out my HDL Bits at https://hdlbits.01xz.net/wiki/Special:VlgStats/C8A849D771240BB9
<!---
delosdiago/delosdiago is a âœ¨ special âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
