{"Source Block": ["hdl/library/axi_dmac/src_axi_mm.v@183:193@HdlStmAssign", "  .cache(m_axi_arcache)\n);\n\nassign fifo_valid = m_axi_rvalid;\nassign fifo_data = m_axi_rdata;\nassign fifo_last = m_axi_rlast;\n\n/*\n * There is a requirement that data_id <= address_id (modulo 2**ID_WIDTH).  We\n * know that we will never receive data before we have requested it so there is\n * an implicit dependency between data_id and address_id and no need to\n"], "Clone Blocks": [["hdl/library/axi_dmac/src_axi_mm.v@191:207", " * There is a requirement that data_id <= address_id (modulo 2**ID_WIDTH).  We\n * know that we will never receive data before we have requested it so there is\n * an implicit dependency between data_id and address_id and no need to\n * explicitly track it.\n */\nalways @(posedge m_axi_aclk) begin\n  if (m_axi_aresetn == 1'b0) begin\n    id <= 'h00;\n  end else if (m_axi_rvalid == 1'b1 && m_axi_rlast == 1'b1) begin\n    id <= inc_id(id);\n  end\nend\n\n/*\n * We won't be receiving data before we've requested it and we won't request\n * data unless there is room in the store-and-forward memory.\n */\n"], ["hdl/library/axi_dmac/src_axi_mm.v@182:192", "  .prot(m_axi_arprot),\n  .cache(m_axi_arcache)\n);\n\nassign fifo_valid = m_axi_rvalid;\nassign fifo_data = m_axi_rdata;\nassign fifo_last = m_axi_rlast;\n\n/*\n * There is a requirement that data_id <= address_id (modulo 2**ID_WIDTH).  We\n * know that we will never receive data before we have requested it so there is\n"]], "Diff Content": {"Delete": [[188, "assign fifo_last = m_axi_rlast;\n"]], "Add": []}}