// Seed: 3222441447
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    module_0,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24
);
  input wire id_24;
  input wire id_23;
  input wire id_22;
  output wire id_21;
  inout wire id_20;
  input wire id_19;
  output wire id_18;
  inout wire id_17;
  output wire id_16;
  input wire id_15;
  input wire id_14;
  output wire id_13;
  inout wire id_12;
  input wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_10 = id_4;
endmodule
module module_1 #(
    parameter id_7 = 32'd10
) (
    output supply1 id_0,
    input wor id_1
    , id_14,
    input uwire id_2,
    input supply1 id_3,
    input tri id_4,
    input wor id_5,
    input tri id_6,
    input tri1 _id_7,
    output tri1 id_8,
    input wor id_9,
    input supply1 id_10,
    output wor id_11,
    input tri1 id_12
);
  logic [7:0] id_15;
  logic [-1 : id_7] id_16 = id_6 == -1;
  assign id_15[-1==id_7<id_7] = 1 == 1;
  logic id_17;
  ;
  assign id_0 = id_14;
  module_0 modCall_1 (
      id_16,
      id_17,
      id_17,
      id_14,
      id_14,
      id_17,
      id_17,
      id_16,
      id_14,
      id_16,
      id_16,
      id_16,
      id_14,
      id_14,
      id_17,
      id_17,
      id_17,
      id_14,
      id_14,
      id_16,
      id_16,
      id_14,
      id_17,
      id_14
  );
endmodule
