Analysis & Synthesis report for Quartus
Wed Nov  8 09:31:25 2023
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis DSP Block Usage Summary
  9. State Machine - |Quartus|binary_to_bcd:inst10|state
 10. State Machine - |Quartus|seven_seg_dispayer:inst11|state
 11. State Machine - |Quartus|SEVSEG_ETAGE:inst14|fstate
 12. State Machine - |Quartus|counter:inst9|state
 13. State Machine - |Quartus|AffichagePorte:inst42|fstate
 14. State Machine - |Quartus|PRESIDENT:pres|fstate
 15. State Machine - |Quartus|ETAGE:inst47|fstate
 16. State Machine - |Quartus|Alarme:inst45|AlarmeClock:ALARM|fstate
 17. State Machine - |Quartus|Maintenance:inst|fstate
 18. State Machine - |Quartus|AlarMaintenance:inst44|fstate
 19. Registers Removed During Synthesis
 20. Removed Registers Triggering Further Register Optimizations
 21. General Register Statistics
 22. Inverted Register Statistics
 23. Parameter Settings for User Entity Instance: detect:inst2
 24. Parameter Settings for User Entity Instance: measurement_cal:inst1
 25. Parameter Settings for Inferred Entity Instance: detect:inst2|lpm_mult:Mult0
 26. lpm_mult Parameter Settings by Entity Instance
 27. Post-Synthesis Netlist Statistics for Top Partition
 28. Elapsed Time Per Partition
 29. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Nov  8 09:31:25 2023       ;
; Quartus Prime Version              ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                      ; Quartus                                     ;
; Top-level Entity Name              ; Quartus                                     ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 635                                         ;
;     Total combinational functions  ; 592                                         ;
;     Dedicated logic registers      ; 292                                         ;
; Total registers                    ; 292                                         ;
; Total pins                         ; 73                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 8                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; Quartus            ; Quartus            ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Type of Retiming Performed During Resynthesis                    ; Full               ;                    ;
; Resynthesis Optimization Effort                                  ; Normal             ;                    ;
; Physical Synthesis Level for Resynthesis                         ; Normal             ;                    ;
; Use Generated Physical Constraints File                          ; On                 ;                    ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
;     Processor 5            ;   0.1%      ;
;     Processor 6            ;   0.1%      ;
;     Processor 7            ;   0.1%      ;
;     Processor 8            ;   0.1%      ;
;     Processors 9-12        ;   0.1%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                 ;
+----------------------------------+-----------------+------------------------------------------+----------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                                ; File Name with Absolute Path                                                                 ; Library ;
+----------------------------------+-----------------+------------------------------------------+----------------------------------------------------------------------------------------------+---------+
; Quartus.bdf                      ; yes             ; User Block Diagram/Schematic File        ; /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Quartus/Quartus.bdf            ;         ;
; trigger_generator.vhd            ; yes             ; Auto-Found VHDL File                     ; /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Quartus/trigger_generator.vhd  ;         ;
; AlarMaintenance.vhd              ; yes             ; Auto-Found VHDL File                     ; /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Quartus/AlarMaintenance.vhd    ;         ;
; Maintenance.vhd                  ; yes             ; Auto-Found VHDL File                     ; /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Quartus/Maintenance.vhd        ;         ;
; Alarme.bdf                       ; yes             ; Auto-Found Block Diagram/Schematic File  ; /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Quartus/Alarme.bdf             ;         ;
; AlarmeClock.vhd                  ; yes             ; Auto-Found VHDL File                     ; /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Quartus/AlarmeClock.vhd        ;         ;
; DivHorloge_enable.bdf            ; yes             ; Auto-Found Block Diagram/Schematic File  ; /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Quartus/DivHorloge_enable.bdf  ;         ;
; 7490.bdf                         ; yes             ; Megafunction                             ; /home/rqbin/intelFPGA_lite/20.1/quartus/libraries/others/maxplus2/7490.bdf                   ;         ;
; 74390.bdf                        ; yes             ; Megafunction                             ; /home/rqbin/intelFPGA_lite/20.1/quartus/libraries/others/maxplus2/74390.bdf                  ;         ;
; ETAGE.vhd                        ; yes             ; Auto-Found VHDL File                     ; /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Quartus/ETAGE.vhd              ;         ;
; DivHorloge.bdf                   ; yes             ; Auto-Found Block Diagram/Schematic File  ; /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Quartus/DivHorloge.bdf         ;         ;
; PRESIDENT.vhd                    ; yes             ; Auto-Found VHDL File                     ; /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Quartus/PRESIDENT.vhd          ;         ;
; AffichagePorte.vhd               ; yes             ; Auto-Found VHDL File                     ; /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Quartus/AffichagePorte.vhd     ;         ;
; detect.vhd                       ; yes             ; Auto-Found VHDL File                     ; /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Quartus/detect.vhd             ;         ;
; counter.vhd                      ; yes             ; Auto-Found VHDL File                     ; /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Quartus/counter.vhd            ;         ;
; SEVSEG_ETAGE.vhd                 ; yes             ; Auto-Found VHDL File                     ; /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Quartus/SEVSEG_ETAGE.vhd       ;         ;
; seven_seg_dispayer.vhd           ; yes             ; Auto-Found VHDL File                     ; /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Quartus/seven_seg_dispayer.vhd ;         ;
; binary_to_bcd.vhd                ; yes             ; Auto-Found VHDL File                     ; /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Quartus/binary_to_bcd.vhd      ;         ;
; measurement_cal.vhd              ; yes             ; Auto-Found VHDL File                     ; /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Quartus/measurement_cal.vhd    ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                             ; /home/rqbin/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf                 ;         ;
; aglobal201.inc                   ; yes             ; Megafunction                             ; /home/rqbin/intelFPGA_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc               ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                             ; /home/rqbin/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.inc              ;         ;
; multcore.inc                     ; yes             ; Megafunction                             ; /home/rqbin/intelFPGA_lite/20.1/quartus/libraries/megafunctions/multcore.inc                 ;         ;
; bypassff.inc                     ; yes             ; Megafunction                             ; /home/rqbin/intelFPGA_lite/20.1/quartus/libraries/megafunctions/bypassff.inc                 ;         ;
; altshift.inc                     ; yes             ; Megafunction                             ; /home/rqbin/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altshift.inc                 ;         ;
; db/mult_prs.tdf                  ; yes             ; Auto-Generated Megafunction              ; /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Quartus/db/mult_prs.tdf        ;         ;
+----------------------------------+-----------------+------------------------------------------+----------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 635         ;
;                                             ;             ;
; Total combinational functions               ; 592         ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 235         ;
;     -- 3 input functions                    ; 142         ;
;     -- <=2 input functions                  ; 215         ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 452         ;
;     -- arithmetic mode                      ; 140         ;
;                                             ;             ;
; Total registers                             ; 292         ;
;     -- Dedicated logic registers            ; 292         ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 73          ;
;                                             ;             ;
; Embedded Multiplier 9-bit elements          ; 8           ;
;                                             ;             ;
; Maximum fan-out node                        ; Clock~input ;
; Maximum fan-out                             ; 188         ;
; Total fan-out                               ; 2575        ;
; Average fan-out                             ; 2.48        ;
+---------------------------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                        ;
+------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------+--------------------+--------------+
; Compilation Hierarchy Node         ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                          ; Entity Name        ; Library Name ;
+------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------+--------------------+--------------+
; |Quartus                           ; 592 (27)            ; 292 (10)                  ; 0           ; 0          ; 8            ; 0       ; 4         ; 73   ; 0            ; 0          ; |Quartus                                                     ; Quartus            ; work         ;
;    |74390:inst13|                  ; 10 (10)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Quartus|74390:inst13                                        ; 74390              ; work         ;
;    |74390:inst32|                  ; 10 (10)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Quartus|74390:inst32                                        ; 74390              ; work         ;
;    |74390:inst33|                  ; 10 (10)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Quartus|74390:inst33                                        ; 74390              ; work         ;
;    |7490:inst35|                   ; 3 (3)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Quartus|7490:inst35                                         ; 7490               ; work         ;
;    |7490:inst37|                   ; 3 (3)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Quartus|7490:inst37                                         ; 7490               ; work         ;
;    |AffichagePorte:inst42|         ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Quartus|AffichagePorte:inst42                               ; AffichagePorte     ; work         ;
;    |AlarMaintenance:inst44|        ; 5 (5)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Quartus|AlarMaintenance:inst44                              ; AlarMaintenance    ; work         ;
;    |Alarme:inst45|                 ; 40 (0)              ; 33 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Quartus|Alarme:inst45                                       ; Alarme             ; work         ;
;       |AlarmeClock:ALARM|          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Quartus|Alarme:inst45|AlarmeClock:ALARM                     ; AlarmeClock        ; work         ;
;       |DivHorloge_enable:DIVENA|   ; 38 (1)              ; 31 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Quartus|Alarme:inst45|DivHorloge_enable:DIVENA              ; DivHorloge_enable  ; work         ;
;          |74390:inst3|             ; 10 (10)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Quartus|Alarme:inst45|DivHorloge_enable:DIVENA|74390:inst3  ; 74390              ; work         ;
;          |74390:inst5|             ; 10 (10)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Quartus|Alarme:inst45|DivHorloge_enable:DIVENA|74390:inst5  ; 74390              ; work         ;
;          |74390:inst|              ; 10 (10)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Quartus|Alarme:inst45|DivHorloge_enable:DIVENA|74390:inst   ; 74390              ; work         ;
;          |7490:inst10|             ; 3 (3)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Quartus|Alarme:inst45|DivHorloge_enable:DIVENA|7490:inst10  ; 7490               ; work         ;
;          |7490:inst8|              ; 4 (4)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Quartus|Alarme:inst45|DivHorloge_enable:DIVENA|7490:inst8   ; 7490               ; work         ;
;    |DivHorloge:inst3|              ; 37 (0)              ; 31 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Quartus|DivHorloge:inst3                                    ; DivHorloge         ; work         ;
;       |74390:inst3|                ; 10 (10)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Quartus|DivHorloge:inst3|74390:inst3                        ; 74390              ; work         ;
;       |74390:inst5|                ; 10 (10)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Quartus|DivHorloge:inst3|74390:inst5                        ; 74390              ; work         ;
;       |74390:inst|                 ; 10 (10)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Quartus|DivHorloge:inst3|74390:inst                         ; 74390              ; work         ;
;       |7490:inst10|                ; 3 (3)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Quartus|DivHorloge:inst3|7490:inst10                        ; 7490               ; work         ;
;       |7490:inst8|                 ; 4 (4)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Quartus|DivHorloge:inst3|7490:inst8                         ; 7490               ; work         ;
;    |ETAGE:inst47|                  ; 51 (51)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Quartus|ETAGE:inst47                                        ; ETAGE              ; work         ;
;    |Maintenance:inst|              ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Quartus|Maintenance:inst                                    ; Maintenance        ; work         ;
;    |PRESIDENT:pres|                ; 14 (14)             ; 12 (12)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Quartus|PRESIDENT:pres                                      ; PRESIDENT          ; work         ;
;    |SEVSEG_ETAGE:inst14|           ; 20 (20)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Quartus|SEVSEG_ETAGE:inst14                                 ; SEVSEG_ETAGE       ; work         ;
;    |binary_to_bcd:inst10|          ; 130 (130)           ; 25 (25)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Quartus|binary_to_bcd:inst10                                ; binary_to_bcd      ; work         ;
;    |counter:inst9|                 ; 51 (51)             ; 52 (52)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Quartus|counter:inst9                                       ; counter            ; work         ;
;    |detect:inst2|                  ; 101 (29)            ; 1 (1)                     ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |Quartus|detect:inst2                                        ; detect             ; work         ;
;       |lpm_mult:Mult0|             ; 72 (0)              ; 0 (0)                     ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |Quartus|detect:inst2|lpm_mult:Mult0                         ; lpm_mult           ; work         ;
;          |mult_prs:auto_generated| ; 72 (72)             ; 0 (0)                     ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |Quartus|detect:inst2|lpm_mult:Mult0|mult_prs:auto_generated ; mult_prs           ; work         ;
;    |measurement_cal:inst1|         ; 14 (14)             ; 15 (15)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Quartus|measurement_cal:inst1                               ; measurement_cal    ; work         ;
;    |seven_seg_dispayer:inst11|     ; 17 (17)             ; 31 (31)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Quartus|seven_seg_dispayer:inst11                           ; seven_seg_dispayer ; work         ;
;    |trigger_generator:inst8|       ; 41 (41)             ; 24 (24)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Quartus|trigger_generator:inst8                             ; trigger_generator  ; work         ;
+------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------+--------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 4           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 8           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 4           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


Encoding Type:  One-Hot
+-----------------------------------------------------------------------+
; State Machine - |Quartus|binary_to_bcd:inst10|state                   ;
+--------------------+----------------+--------------------+------------+
; Name               ; state.counting ; state.copying_info ; state.idle ;
+--------------------+----------------+--------------------+------------+
; state.idle         ; 0              ; 0                  ; 0          ;
; state.copying_info ; 0              ; 1                  ; 1          ;
; state.counting     ; 1              ; 0                  ; 1          ;
+--------------------+----------------+--------------------+------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------+
; State Machine - |Quartus|seven_seg_dispayer:inst11|state                              ;
+-------------------------+-------------------------+----------------------+------------+
; Name                    ; state.display_seven_seg ; state.handle_in_data ; state.idle ;
+-------------------------+-------------------------+----------------------+------------+
; state.idle              ; 0                       ; 0                    ; 0          ;
; state.handle_in_data    ; 0                       ; 1                    ; 1          ;
; state.display_seven_seg ; 1                       ; 0                    ; 1          ;
+-------------------------+-------------------------+----------------------+------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Quartus|SEVSEG_ETAGE:inst14|fstate                                                                          ;
+-----------------+-----------------+------------+------------+------------+------------+------------+------------+------------+
; Name            ; fstate.PREZIDAN ; fstate.ET6 ; fstate.ET5 ; fstate.ET4 ; fstate.ET3 ; fstate.ET2 ; fstate.ET1 ; fstate.RDC ;
+-----------------+-----------------+------------+------------+------------+------------+------------+------------+------------+
; fstate.RDC      ; 0               ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; fstate.ET1      ; 0               ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; fstate.ET2      ; 0               ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; fstate.ET3      ; 0               ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; fstate.ET4      ; 0               ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; fstate.ET5      ; 0               ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; fstate.ET6      ; 0               ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; fstate.PREZIDAN ; 1               ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+-----------------+-----------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------+
; State Machine - |Quartus|counter:inst9|state                          ;
+--------------------+--------------------+----------------+------------+
; Name               ; state.sending_info ; state.counting ; state.idle ;
+--------------------+--------------------+----------------+------------+
; state.idle         ; 0                  ; 0              ; 0          ;
; state.counting     ; 0                  ; 1              ; 1          ;
; state.sending_info ; 1                  ; 0              ; 1          ;
+--------------------+--------------------+----------------+------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------+
; State Machine - |Quartus|AffichagePorte:inst42|fstate                ;
+-------------------+---------------+-------------------+--------------+
; Name              ; fstate.OUVERT ; fstate.SEMIOUVERT ; fstate.ferme ;
+-------------------+---------------+-------------------+--------------+
; fstate.ferme      ; 0             ; 0                 ; 0            ;
; fstate.SEMIOUVERT ; 0             ; 1                 ; 1            ;
; fstate.OUVERT     ; 1             ; 0                 ; 1            ;
+-------------------+---------------+-------------------+--------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Quartus|PRESIDENT:pres|fstate                                                                                                                                                                    ;
+----------------+----------------+----------------+----------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+
; Name           ; fstate.state12 ; fstate.state11 ; fstate.state10 ; fstate.state9 ; fstate.state8 ; fstate.state2 ; fstate.state3 ; fstate.state7 ; fstate.state6 ; fstate.state5 ; fstate.state4 ; fstate.state1 ;
+----------------+----------------+----------------+----------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+
; fstate.state1  ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ;
; fstate.state4  ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 1             ;
; fstate.state5  ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 1             ;
; fstate.state6  ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 1             ;
; fstate.state7  ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 1             ;
; fstate.state3  ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 1             ;
; fstate.state2  ; 0              ; 0              ; 0              ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ;
; fstate.state8  ; 0              ; 0              ; 0              ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ;
; fstate.state9  ; 0              ; 0              ; 0              ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ;
; fstate.state10 ; 0              ; 0              ; 1              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ;
; fstate.state11 ; 0              ; 1              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ;
; fstate.state12 ; 1              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ;
+----------------+----------------+----------------+----------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Quartus|ETAGE:inst47|fstate                                                                                                  ;
+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+
; Name          ; fstate.ETAGE7 ; fstate.ETAGE1 ; fstate.ETAGE2 ; fstate.ETAGE4 ; fstate.ETAGE6 ; fstate.EATGE5 ; fstate.ETAGE3 ; fstate.ETAGE0 ;
+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+
; fstate.ETAGE0 ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ;
; fstate.ETAGE3 ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 1             ;
; fstate.EATGE5 ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 1             ;
; fstate.ETAGE6 ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 1             ;
; fstate.ETAGE4 ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 1             ;
; fstate.ETAGE2 ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 1             ;
; fstate.ETAGE1 ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ;
; fstate.ETAGE7 ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ;
+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------+
; State Machine - |Quartus|Alarme:inst45|AlarmeClock:ALARM|fstate ;
+---------------+---------------+---------------+-----------------+
; Name          ; fstate.state3 ; fstate.state2 ; fstate.state1   ;
+---------------+---------------+---------------+-----------------+
; fstate.state1 ; 0             ; 0             ; 0               ;
; fstate.state2 ; 0             ; 1             ; 1               ;
; fstate.state3 ; 1             ; 0             ; 1               ;
+---------------+---------------+---------------+-----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------+
; State Machine - |Quartus|Maintenance:inst|fstate                                                              ;
+---------------+---------------+---------------+---------------+---------------+---------------+---------------+
; Name          ; fstate.state6 ; fstate.state3 ; fstate.state2 ; fstate.state4 ; fstate.state5 ; fstate.state1 ;
+---------------+---------------+---------------+---------------+---------------+---------------+---------------+
; fstate.state1 ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ;
; fstate.state5 ; 0             ; 0             ; 0             ; 0             ; 1             ; 1             ;
; fstate.state4 ; 0             ; 0             ; 0             ; 1             ; 0             ; 1             ;
; fstate.state2 ; 0             ; 0             ; 1             ; 0             ; 0             ; 1             ;
; fstate.state3 ; 0             ; 1             ; 0             ; 0             ; 0             ; 1             ;
; fstate.state6 ; 1             ; 0             ; 0             ; 0             ; 0             ; 1             ;
+---------------+---------------+---------------+---------------+---------------+---------------+---------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------+
; State Machine - |Quartus|AlarMaintenance:inst44|fstate                        ;
+---------------+---------------+---------------+---------------+---------------+
; Name          ; fstate.state4 ; fstate.state3 ; fstate.state2 ; fstate.state1 ;
+---------------+---------------+---------------+---------------+---------------+
; fstate.state1 ; 0             ; 0             ; 0             ; 0             ;
; fstate.state2 ; 0             ; 0             ; 1             ; 1             ;
; fstate.state3 ; 0             ; 1             ; 0             ; 1             ;
; fstate.state4 ; 1             ; 0             ; 0             ; 1             ;
+---------------+---------------+---------------+---------------+---------------+


+--------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                     ;
+-----------------------------------------------+--------------------------------------------------------+
; Register name                                 ; Reason for Removal                                     ;
+-----------------------------------------------+--------------------------------------------------------+
; reset_n                                       ; Stuck at VCC due to stuck port data_in                 ;
; reset_n1                                      ; Stuck at VCC due to stuck port data_in                 ;
; detect:inst2|state                            ; Merged with measurement_cal:inst1|state                ;
; binary_to_bcd:inst10|bcd_signal[3]            ; Merged with binary_to_bcd:inst10|\double_dabble:bcd[3] ;
; binary_to_bcd:inst10|bcd_signal[2]            ; Merged with binary_to_bcd:inst10|\double_dabble:bcd[2] ;
; binary_to_bcd:inst10|bcd_signal[1]            ; Merged with binary_to_bcd:inst10|\double_dabble:bcd[1] ;
; binary_to_bcd:inst10|bcd_signal[7]            ; Merged with binary_to_bcd:inst10|\double_dabble:bcd[7] ;
; binary_to_bcd:inst10|bcd_signal[6]            ; Merged with binary_to_bcd:inst10|\double_dabble:bcd[6] ;
; binary_to_bcd:inst10|bcd_signal[5]            ; Merged with binary_to_bcd:inst10|\double_dabble:bcd[5] ;
; binary_to_bcd:inst10|bcd_signal[4]            ; Merged with binary_to_bcd:inst10|\double_dabble:bcd[4] ;
; binary_to_bcd:inst10|bcd_signal[0]            ; Merged with binary_to_bcd:inst10|\double_dabble:bcd[0] ;
; AffichagePorte:inst42|fstate.SEMIOUVERT       ; Lost fanout                                            ;
; Alarme:inst45|AlarmeClock:ALARM|fstate.state3 ; Lost fanout                                            ;
; Total Number of Removed Registers = 13        ;                                                        ;
+-----------------------------------------------+--------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                        ;
+---------------+---------------------------+----------------------------------------+
; Register name ; Reason for Removal        ; Registers Removed due to This Register ;
+---------------+---------------------------+----------------------------------------+
; reset_n       ; Stuck at VCC              ; reset_n1                               ;
;               ; due to stuck port data_in ;                                        ;
+---------------+---------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 292   ;
; Number of registers using Synchronous Clear  ; 25    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 7     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 53    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; counter:inst9|o_DV_n                   ; 2       ;
; Total number of inverted registers = 1 ;         ;
+----------------------------------------+---------+


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: detect:inst2         ;
+----------------+--------------------------------+-----------------+
; Parameter Name ; Value                          ; Type            ;
+----------------+--------------------------------+-----------------+
; ns_cycel       ; 10100                          ; Unsigned Binary ;
; division_cons  ; 100100001010000110010100100001 ; Unsigned Binary ;
+----------------+--------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: measurement_cal:inst1 ;
+----------------+--------------------------------+------------------+
; Parameter Name ; Value                          ; Type             ;
+----------------+--------------------------------+------------------+
; ns_cycel       ; 10100                          ; Unsigned Binary  ;
; division_cons  ; 100100001010000110010100100001 ; Unsigned Binary  ;
+----------------+--------------------------------+------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: detect:inst2|lpm_mult:Mult0    ;
+------------------------------------------------+----------+---------------------+
; Parameter Name                                 ; Value    ; Type                ;
+------------------------------------------------+----------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 29       ; Untyped             ;
; LPM_WIDTHB                                     ; 30       ; Untyped             ;
; LPM_WIDTHP                                     ; 59       ; Untyped             ;
; LPM_WIDTHR                                     ; 59       ; Untyped             ;
; LPM_WIDTHS                                     ; 1        ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped             ;
; LPM_PIPELINE                                   ; 0        ; Untyped             ;
; LATENCY                                        ; 0        ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES      ; Untyped             ;
; USE_EAB                                        ; OFF      ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped             ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_prs ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped             ;
+------------------------------------------------+----------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                      ;
+---------------------------------------+-----------------------------+
; Name                                  ; Value                       ;
+---------------------------------------+-----------------------------+
; Number of entity instances            ; 1                           ;
; Entity Instance                       ; detect:inst2|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 29                          ;
;     -- LPM_WIDTHB                     ; 30                          ;
;     -- LPM_WIDTHP                     ; 59                          ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                          ;
;     -- INPUT_B_IS_CONSTANT            ; YES                         ;
;     -- USE_EAB                        ; OFF                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                          ;
+---------------------------------------+-----------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 73                          ;
; cycloneiii_ff         ; 292                         ;
;     CLR               ; 7                           ;
;     ENA               ; 53                          ;
;     SCLR              ; 25                          ;
;     plain             ; 207                         ;
; cycloneiii_lcell_comb ; 599                         ;
;     arith             ; 140                         ;
;         2 data inputs ; 58                          ;
;         3 data inputs ; 82                          ;
;     normal            ; 459                         ;
;         0 data inputs ; 4                           ;
;         1 data inputs ; 71                          ;
;         2 data inputs ; 89                          ;
;         3 data inputs ; 60                          ;
;         4 data inputs ; 235                         ;
; cycloneiii_mac_mult   ; 4                           ;
; cycloneiii_mac_out    ; 4                           ;
;                       ;                             ;
; Max LUT depth         ; 16.00                       ;
; Average LUT depth     ; 4.44                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Wed Nov  8 09:31:14 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Quartus -c Quartus
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file Quartus.bdf
    Info (12023): Found entity 1: Quartus
Info (12127): Elaborating entity "Quartus" for the top level hierarchy
Warning (12125): Using design file trigger_generator.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: trigger_generator-Behavioral File: /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Quartus/trigger_generator.vhd Line: 10
    Info (12023): Found entity 1: trigger_generator File: /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Quartus/trigger_generator.vhd Line: 4
Info (12128): Elaborating entity "trigger_generator" for hierarchy "trigger_generator:inst8"
Warning (12125): Using design file AlarMaintenance.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: AlarMaintenance-BEHAVIOR File: /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Quartus/AlarMaintenance.vhd Line: 35
    Info (12023): Found entity 1: AlarMaintenance File: /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Quartus/AlarMaintenance.vhd Line: 22
Info (12128): Elaborating entity "AlarMaintenance" for hierarchy "AlarMaintenance:inst44"
Warning (12125): Using design file Maintenance.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: Maintenance-BEHAVIOR File: /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Quartus/Maintenance.vhd Line: 32
    Info (12023): Found entity 1: Maintenance File: /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Quartus/Maintenance.vhd Line: 22
Info (12128): Elaborating entity "Maintenance" for hierarchy "Maintenance:inst"
Warning (12125): Using design file Alarme.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Alarme
Info (12128): Elaborating entity "Alarme" for hierarchy "Alarme:inst45"
Warning (12125): Using design file AlarmeClock.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: AlarmeClock-BEHAVIOR File: /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Quartus/AlarmeClock.vhd Line: 32
    Info (12023): Found entity 1: AlarmeClock File: /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Quartus/AlarmeClock.vhd Line: 22
Info (12128): Elaborating entity "AlarmeClock" for hierarchy "Alarme:inst45|AlarmeClock:ALARM"
Warning (12125): Using design file DivHorloge_enable.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: DivHorloge_enable
Info (12128): Elaborating entity "DivHorloge_enable" for hierarchy "Alarme:inst45|DivHorloge_enable:DIVENA"
Info (12128): Elaborating entity "7490" for hierarchy "Alarme:inst45|DivHorloge_enable:DIVENA|7490:inst10"
Info (12130): Elaborated megafunction instantiation "Alarme:inst45|DivHorloge_enable:DIVENA|7490:inst10"
Info (12128): Elaborating entity "74390" for hierarchy "Alarme:inst45|DivHorloge_enable:DIVENA|74390:inst5"
Info (12130): Elaborated megafunction instantiation "Alarme:inst45|DivHorloge_enable:DIVENA|74390:inst5"
Warning (12125): Using design file ETAGE.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ETAGE-BEHAVIOR File: /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Quartus/ETAGE.vhd Line: 48
    Info (12023): Found entity 1: ETAGE File: /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Quartus/ETAGE.vhd Line: 22
Info (12128): Elaborating entity "ETAGE" for hierarchy "ETAGE:inst47"
Warning (12125): Using design file DivHorloge.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: DivHorloge
Info (12128): Elaborating entity "DivHorloge" for hierarchy "DivHorloge:inst3"
Warning (12125): Using design file PRESIDENT.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: PRESIDENT-BEHAVIOR File: /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Quartus/PRESIDENT.vhd Line: 32
    Info (12023): Found entity 1: PRESIDENT File: /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Quartus/PRESIDENT.vhd Line: 22
Info (12128): Elaborating entity "PRESIDENT" for hierarchy "PRESIDENT:pres"
Warning (12125): Using design file AffichagePorte.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: AffichagePorte-BEHAVIOR File: /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Quartus/AffichagePorte.vhd Line: 45
    Info (12023): Found entity 1: AffichagePorte File: /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Quartus/AffichagePorte.vhd Line: 22
Info (12128): Elaborating entity "AffichagePorte" for hierarchy "AffichagePorte:inst42"
Warning (12125): Using design file detect.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: detect-Behavioral File: /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Quartus/detect.vhd Line: 23
    Info (12023): Found entity 1: detect File: /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Quartus/detect.vhd Line: 5
Info (12128): Elaborating entity "detect" for hierarchy "detect:inst2"
Warning (12125): Using design file counter.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: counter-Behavioral File: /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Quartus/counter.vhd Line: 14
    Info (12023): Found entity 1: counter File: /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Quartus/counter.vhd Line: 4
Info (12128): Elaborating entity "counter" for hierarchy "counter:inst9"
Warning (12125): Using design file SEVSEG_ETAGE.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: SEVSEG_ETAGE-BEHAVIOR File: /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Quartus/SEVSEG_ETAGE.vhd Line: 44
    Info (12023): Found entity 1: SEVSEG_ETAGE File: /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Quartus/SEVSEG_ETAGE.vhd Line: 22
Info (12128): Elaborating entity "SEVSEG_ETAGE" for hierarchy "SEVSEG_ETAGE:inst14"
Warning (12125): Using design file seven_seg_dispayer.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: seven_seg_dispayer-Behavioral File: /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Quartus/seven_seg_dispayer.vhd Line: 24
    Info (12023): Found entity 1: seven_seg_dispayer File: /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Quartus/seven_seg_dispayer.vhd Line: 4
Info (12128): Elaborating entity "seven_seg_dispayer" for hierarchy "seven_seg_dispayer:inst11"
Warning (12125): Using design file binary_to_bcd.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: binary_to_bcd-Behavioral File: /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Quartus/binary_to_bcd.vhd Line: 21
    Info (12023): Found entity 1: binary_to_bcd File: /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Quartus/binary_to_bcd.vhd Line: 6
Info (12128): Elaborating entity "binary_to_bcd" for hierarchy "binary_to_bcd:inst10"
Warning (12125): Using design file measurement_cal.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: measurement_cal-Behavioral File: /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Quartus/measurement_cal.vhd Line: 32
    Info (12023): Found entity 1: measurement_cal File: /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Quartus/measurement_cal.vhd Line: 6
Info (12128): Elaborating entity "measurement_cal" for hierarchy "measurement_cal:inst1"
Info (278001): Inferred 1 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "detect:inst2|Mult0" File: /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Quartus/detect.vhd Line: 56
Info (12130): Elaborated megafunction instantiation "detect:inst2|lpm_mult:Mult0" File: /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Quartus/detect.vhd Line: 56
Info (12133): Instantiated megafunction "detect:inst2|lpm_mult:Mult0" with the following parameter: File: /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Quartus/detect.vhd Line: 56
    Info (12134): Parameter "LPM_WIDTHA" = "29"
    Info (12134): Parameter "LPM_WIDTHB" = "30"
    Info (12134): Parameter "LPM_WIDTHP" = "59"
    Info (12134): Parameter "LPM_WIDTHR" = "59"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_prs.tdf
    Info (12023): Found entity 1: mult_prs File: /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Quartus/db/mult_prs.tdf Line: 31
Info (13014): Ignored 176 buffer(s)
    Info (13019): Ignored 176 SOFT buffer(s)
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX41" is stuck at GND
    Warning (13410): Pin "HEX42" is stuck at GND
    Warning (13410): Pin "HEX46" is stuck at VCC
    Warning (13410): Pin "HEX54" is stuck at GND
    Warning (13410): Pin "HEX55" is stuck at GND
    Warning (13410): Pin "HEX56" is stuck at VCC
Info (286030): Timing-Driven Synthesis is running
Info (17049): 2 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 716 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 18 input pins
    Info (21059): Implemented 55 output pins
    Info (21061): Implemented 635 logic cells
    Info (21062): Implemented 8 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 24 warnings
    Info: Peak virtual memory: 495 megabytes
    Info: Processing ended: Wed Nov  8 09:31:25 2023
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:23


