

================================================================
== Vitis HLS Report for 'conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6'
================================================================
* Date:           Tue Oct 28 14:00:55 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.854 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       52|       52|  0.520 us|  0.520 us|   52|   52|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_186_5_VITIS_LOOP_187_6  |       50|       50|         2|          2|          6|    25|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     112|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      77|    -|
|Register         |        -|     -|     825|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     825|     189|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln186_1_fu_436_p2     |         +|   0|  0|  12|           5|           1|
    |add_ln186_fu_448_p2       |         +|   0|  0|  10|           3|           1|
    |add_ln187_fu_652_p2       |         +|   0|  0|  10|           3|           1|
    |add_ln189_1_fu_480_p2     |         +|   0|  0|  16|           9|           9|
    |add_ln189_2_fu_502_p2     |         +|   0|  0|  18|          10|          10|
    |add_ln189_3_fu_512_p2     |         +|   0|  0|  18|          10|          10|
    |icmp_ln186_fu_430_p2      |      icmp|   0|  0|  12|           5|           4|
    |icmp_ln187_fu_454_p2      |      icmp|   0|  0|  10|           3|           3|
    |select_ln186_1_fu_468_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln186_fu_460_p3    |    select|   0|  0|   3|           1|           1|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 112|          50|          43|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                             |  14|          3|    1|          3|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|    5|         10|
    |ap_sig_allocacmp_kx_load              |   9|          2|    3|          6|
    |ap_sig_allocacmp_ky_load              |   9|          2|    3|          6|
    |indvar_flatten_fu_114                 |   9|          2|    5|         10|
    |kx_fu_106                             |   9|          2|    3|          6|
    |ky_fu_110                             |   9|          2|    3|          6|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  77|         17|   24|         49|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |add_ln186_1_reg_944     |   5|   0|    5|          0|
    |ap_CS_fsm               |   2|   0|    2|          0|
    |ap_done_reg             |   1|   0|    1|          0|
    |indvar_flatten_fu_114   |   5|   0|    5|          0|
    |kx_fu_106               |   3|   0|    3|          0|
    |ky_fu_110               |   3|   0|    3|          0|
    |mux_case_046122_fu_138  |  32|   0|   32|          0|
    |mux_case_057152_fu_158  |  32|   0|   32|          0|
    |mux_case_068182_fu_178  |  32|   0|   32|          0|
    |mux_case_079212_fu_198  |  32|   0|   32|          0|
    |mux_case_091_fu_118     |  32|   0|   32|          0|
    |mux_case_148128_fu_142  |  32|   0|   32|          0|
    |mux_case_159158_fu_162  |  32|   0|   32|          0|
    |mux_case_170188_fu_182  |  32|   0|   32|          0|
    |mux_case_181218_fu_202  |  32|   0|   32|          0|
    |mux_case_197_fu_122     |  32|   0|   32|          0|
    |mux_case_2103_fu_126    |  32|   0|   32|          0|
    |mux_case_250134_fu_146  |  32|   0|   32|          0|
    |mux_case_261164_fu_166  |  32|   0|   32|          0|
    |mux_case_272194_fu_186  |  32|   0|   32|          0|
    |mux_case_283224_fu_206  |  32|   0|   32|          0|
    |mux_case_3109_fu_130    |  32|   0|   32|          0|
    |mux_case_352140_fu_150  |  32|   0|   32|          0|
    |mux_case_363170_fu_170  |  32|   0|   32|          0|
    |mux_case_374200_fu_190  |  32|   0|   32|          0|
    |mux_case_385230_fu_210  |  32|   0|   32|          0|
    |mux_case_4115_fu_134    |  32|   0|   32|          0|
    |mux_case_454146_fu_154  |  32|   0|   32|          0|
    |mux_case_465176_fu_174  |  32|   0|   32|          0|
    |mux_case_476206_fu_194  |  32|   0|   32|          0|
    |mux_case_487236_fu_214  |  32|   0|   32|          0|
    |select_ln186_1_reg_954  |   3|   0|    3|          0|
    |select_ln186_reg_949    |   3|   0|    3|          0|
    +------------------------+----+----+-----+-----------+
    |Total                   | 825|   0|  825|          0|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |                              Source Object                              |    C Type    |
+----------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6|  return value|
|add_ln189                   |   in|    9|     ap_none|                                                                add_ln189|        scalar|
|conv3_weights_address0      |  out|   10|   ap_memory|                                                            conv3_weights|         array|
|conv3_weights_ce0           |  out|    1|   ap_memory|                                                            conv3_weights|         array|
|conv3_weights_q0            |   in|   32|   ap_memory|                                                            conv3_weights|         array|
|mux_case_487236_out         |  out|   32|      ap_vld|                                                      mux_case_487236_out|       pointer|
|mux_case_487236_out_ap_vld  |  out|    1|      ap_vld|                                                      mux_case_487236_out|       pointer|
|mux_case_385230_out         |  out|   32|      ap_vld|                                                      mux_case_385230_out|       pointer|
|mux_case_385230_out_ap_vld  |  out|    1|      ap_vld|                                                      mux_case_385230_out|       pointer|
|mux_case_283224_out         |  out|   32|      ap_vld|                                                      mux_case_283224_out|       pointer|
|mux_case_283224_out_ap_vld  |  out|    1|      ap_vld|                                                      mux_case_283224_out|       pointer|
|mux_case_181218_out         |  out|   32|      ap_vld|                                                      mux_case_181218_out|       pointer|
|mux_case_181218_out_ap_vld  |  out|    1|      ap_vld|                                                      mux_case_181218_out|       pointer|
|mux_case_079212_out         |  out|   32|      ap_vld|                                                      mux_case_079212_out|       pointer|
|mux_case_079212_out_ap_vld  |  out|    1|      ap_vld|                                                      mux_case_079212_out|       pointer|
|mux_case_476206_out         |  out|   32|      ap_vld|                                                      mux_case_476206_out|       pointer|
|mux_case_476206_out_ap_vld  |  out|    1|      ap_vld|                                                      mux_case_476206_out|       pointer|
|mux_case_374200_out         |  out|   32|      ap_vld|                                                      mux_case_374200_out|       pointer|
|mux_case_374200_out_ap_vld  |  out|    1|      ap_vld|                                                      mux_case_374200_out|       pointer|
|mux_case_272194_out         |  out|   32|      ap_vld|                                                      mux_case_272194_out|       pointer|
|mux_case_272194_out_ap_vld  |  out|    1|      ap_vld|                                                      mux_case_272194_out|       pointer|
|mux_case_170188_out         |  out|   32|      ap_vld|                                                      mux_case_170188_out|       pointer|
|mux_case_170188_out_ap_vld  |  out|    1|      ap_vld|                                                      mux_case_170188_out|       pointer|
|mux_case_068182_out         |  out|   32|      ap_vld|                                                      mux_case_068182_out|       pointer|
|mux_case_068182_out_ap_vld  |  out|    1|      ap_vld|                                                      mux_case_068182_out|       pointer|
|mux_case_465176_out         |  out|   32|      ap_vld|                                                      mux_case_465176_out|       pointer|
|mux_case_465176_out_ap_vld  |  out|    1|      ap_vld|                                                      mux_case_465176_out|       pointer|
|mux_case_363170_out         |  out|   32|      ap_vld|                                                      mux_case_363170_out|       pointer|
|mux_case_363170_out_ap_vld  |  out|    1|      ap_vld|                                                      mux_case_363170_out|       pointer|
|mux_case_261164_out         |  out|   32|      ap_vld|                                                      mux_case_261164_out|       pointer|
|mux_case_261164_out_ap_vld  |  out|    1|      ap_vld|                                                      mux_case_261164_out|       pointer|
|mux_case_159158_out         |  out|   32|      ap_vld|                                                      mux_case_159158_out|       pointer|
|mux_case_159158_out_ap_vld  |  out|    1|      ap_vld|                                                      mux_case_159158_out|       pointer|
|mux_case_057152_out         |  out|   32|      ap_vld|                                                      mux_case_057152_out|       pointer|
|mux_case_057152_out_ap_vld  |  out|    1|      ap_vld|                                                      mux_case_057152_out|       pointer|
|mux_case_454146_out         |  out|   32|      ap_vld|                                                      mux_case_454146_out|       pointer|
|mux_case_454146_out_ap_vld  |  out|    1|      ap_vld|                                                      mux_case_454146_out|       pointer|
|mux_case_352140_out         |  out|   32|      ap_vld|                                                      mux_case_352140_out|       pointer|
|mux_case_352140_out_ap_vld  |  out|    1|      ap_vld|                                                      mux_case_352140_out|       pointer|
|mux_case_250134_out         |  out|   32|      ap_vld|                                                      mux_case_250134_out|       pointer|
|mux_case_250134_out_ap_vld  |  out|    1|      ap_vld|                                                      mux_case_250134_out|       pointer|
|mux_case_148128_out         |  out|   32|      ap_vld|                                                      mux_case_148128_out|       pointer|
|mux_case_148128_out_ap_vld  |  out|    1|      ap_vld|                                                      mux_case_148128_out|       pointer|
|mux_case_046122_out         |  out|   32|      ap_vld|                                                      mux_case_046122_out|       pointer|
|mux_case_046122_out_ap_vld  |  out|    1|      ap_vld|                                                      mux_case_046122_out|       pointer|
|mux_case_4115_out           |  out|   32|      ap_vld|                                                        mux_case_4115_out|       pointer|
|mux_case_4115_out_ap_vld    |  out|    1|      ap_vld|                                                        mux_case_4115_out|       pointer|
|mux_case_3109_out           |  out|   32|      ap_vld|                                                        mux_case_3109_out|       pointer|
|mux_case_3109_out_ap_vld    |  out|    1|      ap_vld|                                                        mux_case_3109_out|       pointer|
|mux_case_2103_out           |  out|   32|      ap_vld|                                                        mux_case_2103_out|       pointer|
|mux_case_2103_out_ap_vld    |  out|    1|      ap_vld|                                                        mux_case_2103_out|       pointer|
|mux_case_197_out            |  out|   32|      ap_vld|                                                         mux_case_197_out|       pointer|
|mux_case_197_out_ap_vld     |  out|    1|      ap_vld|                                                         mux_case_197_out|       pointer|
|mux_case_091_out            |  out|   32|      ap_vld|                                                         mux_case_091_out|       pointer|
|mux_case_091_out_ap_vld     |  out|    1|      ap_vld|                                                         mux_case_091_out|       pointer|
+----------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+

