// Seed: 3170805026
module module_0 (
    output wor id_0,
    input tri id_1,
    input supply1 id_2,
    output tri1 id_3,
    input tri id_4,
    output wand id_5
);
endmodule
module module_1 #(
    parameter id_0 = 32'd23
) (
    output uwire _id_0
    , id_15,
    input wire id_1,
    output uwire id_2,
    input uwire id_3,
    input supply1 id_4,
    input wire id_5,
    input supply0 id_6,
    input wire id_7,
    output supply0 id_8,
    input tri0 id_9,
    input tri1 id_10,
    output wand id_11,
    output tri id_12,
    output supply0 id_13
);
  assign id_8  = 1;
  assign id_12 = 1;
  logic [1 : id_0] id_16;
  ;
  module_0 modCall_1 (
      id_8,
      id_6,
      id_4,
      id_12,
      id_9,
      id_2
  );
  assign modCall_1.id_3 = 0;
endmodule
