#Build: Fabric Compiler 2024.2-SP1.2, Build 187561, May 22 18:16 2025
#Install: C:\studyware\pango\PDS_2024.2-SP1.2-ads\bin
#Application name: pds.exe
#OS: Windows 10 10.0.18363
#Hostname: z02665mj
Generated by Fabric Compiler (version 2024.2-SP1.2 build 187561) at Mon Feb  9 17:21:48 2026
Parse module hierarchy of project 'C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/prj/Tieta_M/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
File "C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/pwrseq_define.v" has been added to project successfully. 
File "C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/G5_RS35M2C16S_VA_port.v" has been added to project successfully. 
File "C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh" has been added to project successfully. 
File "C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v" has been added to project successfully. 
File "C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/button_ctrl/power_button.v" has been added to project successfully. 
File "C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/common/edge_delay.v" has been added to project successfully. 
File "C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/common/edge_detect.v" has been added to project successfully. 
File "C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/common/Edge_Detect1.v" has been added to project successfully. 
File "C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/common/edge_sync.v" has been added to project successfully. 
File "C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/common/led_blink_code.v" has been added to project successfully. 
File "C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/common/pon_reset.v" has been added to project successfully. 
File "C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/common/post_leds.v" has been added to project successfully. 
File "C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/common/synclib.v" has been added to project successfully. 
File "C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/common/system_reset.v" has been added to project successfully. 
File "C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/common/thermal.v" has been added to project successfully. 
File "C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/common/timer_gen.v" has been added to project successfully. 
File "C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/common/UID_Function.v" has been added to project successfully. 
File "C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/communication/p2s_master.v" has been added to project successfully. 
File "C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/communication/p2s_slave.v" has been added to project successfully. 
File "C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/communication/s2p_master.v" has been added to project successfully. 
File "C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/communication/s2p_slave.v" has been added to project successfully. 
File "C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/communication/uart_master.v" has been added to project successfully. 
File "C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/fan_ctrl/fan_counter.v" has been added to project successfully. 
File "C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/fan_ctrl/fan_pwm_tach.v" has been added to project successfully. 
File "C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/i2c/bmc_cpld_i2c_ram.v" has been added to project successfully. 
File "C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/pwrseq/psu.v" has been added to project successfully. 
File "C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/pwrseq/pwrcap.v" has been added to project successfully. 
File "C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/pwrseq/pwrseq_master.v" has been added to project successfully. 
File "C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/pwrseq/pwrseq_slave.v" has been added to project successfully. 
File "C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v" has been added to project successfully. 
Parse module hierarchy of project 'C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/prj/Tieta_M/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
File "C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/G5_RS35M2C16S_VA_port.v" has been removed from project successfully. 
Parse module hierarchy of project 'C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/prj/Tieta_M/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)


 
Command: compile -top_module {work.power_button} 
Process "Compile" started.
Current time: Mon Feb  9 17:28:19 2026
Compiling architecture definition.
Analyzing project file 'C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/prj/Tieta_M/Tieta_M.pds'.
Generated by Fabric Compiler (version 2024.2-SP1.2 build 187561) at Mon Feb  9 17:28:20 2026
Parameters for debugging are loaded as follows:
License checkout: fabric_ads from C:/studyware/pango/PDS_2024.2-SP1.2-ads/license/new_pds_6805cabd4893.lic
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Generated by Fabric Compiler (version 2024.2-SP1.2 build 187561) at Mon Feb  9 17:28:21 2026
I: Enable Verilog2k features and keywords
Start rtl-analyze.
I: Include path: C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/prj/Tieta_M
I: Verilog-0001: Analyzing file C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/pwrseq_define.v.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 1)] Define macro SM_IDLE 6'h00;.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 2)] Define macro SM_RESET_STATE 6'h00;.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 4)] Define macro SM_OFF_STANDBY 6'h01;.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 5)] Define macro SM_ENABLE_S5_DEVICES 6'h02;.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 6)] Define macro SM_PS_ON 6'h03;.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 7)] Define macro SM_EN_5V_STBY 6'h04;.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 8)] Define macro SM_EN_TELEM 6'h05;.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 9)] Define macro SM_EN_MAIN_EFUSE 6'h06;.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 10)] Define macro SM_EN_5V 6'h07;.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 11)] Define macro SM_EN_3V3 6'h08;.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 12)] Define macro SM_EN_1V1 6'h09;.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 14)] Define macro SM_EN_CPU_CORE 6'h0A;.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 15)] Define macro SM_EN_CPU_P1V8 6'h0B;.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 16)] Define macro SM_EN_CPU_DDR 6'h0C;.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 17)] Define macro SM_EN_CPU_VP 6'h0D;.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 19)] Define macro PEX_RESET 6'h0E;.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 20)] Define macro SM_CPU_RESET 6'h0F;.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 22)] Define macro SM_WAIT_POWEROK 6'h10;.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 23)] Define macro SM_STEADY_PWROK 6'h11;.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 24)] Define macro SM_CRITICAL_FAIL 6'h12;.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 26)] Define macro SM_DISABLE_CPU_VP 6'h13;.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 27)] Define macro SM_DISABLE_CPU_DDR 6'h14;.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 28)] Define macro SM_DISABLE_CPU_P1V8 6'h15;.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 29)] Define macro SM_DISABLE_CPU_CORE 6'h16;.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 31)] Define macro SM_DISABLE_1V1 6'h17;.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 32)] Define macro SM_DISABLE_3V3 6'h18;.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 33)] Define macro SM_DISABLE_5V 6'h19;.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 35)] Define macro SM_DISABLE_MAIN_EFUSE 6'h1A;.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 36)] Define macro SM_DISABLE_TELEM 6'h1B;.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 37)] Define macro SM_DISABLE_PS_ON 6'h1C;.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 39)] Define macro SM_HALT_POWER_CYCLE 6'h1D;.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 40)] Define macro SM_AUX_FAIL_RECOVERY 6'h1E;.
Parsing done.
I: Verilog-0001: Analyzing file C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 6)] Define macro RS35M2C16S_VA.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 8)] Define macro RS41M2C9S.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 14)] Define macro H3C_2014_RS35M2C16S_VA.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 18)] Define macro SPECIFIC_POWER_P1V8_PCH_STBY.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 23)] Define macro PCH_MODE_LPC.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 25)] Define macro PSU_CTRL.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 30)] Define macro CPLD_DATE_YYYYMMDD 32'h20240608.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 33)] Define macro CPLD_TIME_HHMMSSXX {24'h151400, `CPLD_TIME_XX}.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 35)] Define macro CPLD_TIME_XX 8'hZZ.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 38)] Define macro H3C_2014_RS35M2C16S_VA.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 51)] Define macro CPLD_VER 16'h01A1.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 52)] Define macro PFR_CPLD_VER 16'h0500.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 53)] Define macro DB_CPLD_VER 16'h0500.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 56)] Define macro GEN_ID_RSVD 4'b0000.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 57)] Define macro GEN_ID_G2 4'b0010.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 58)] Define macro GEN_ID_G3 4'b0011.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 59)] Define macro GEN_ID_G5 4'b0101.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 63)] Define macro GEN_ID `GEN_ID_RSVD.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 67)] Define macro BOARD_ID_RSVD 4'b0000.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 68)] Define macro BOARD_ID_RS03M2C9S 4'b0100.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 69)] Define macro BOARD_ID_RS23M2C6S 4'b0011.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 70)] Define macro BOARD_ID_RS33M2C9S 4'b0100.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 71)] Define macro BOARD_ID_RS05M2C9S 4'b0101.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 72)] Define macro BOARD_ID_RS35M2C5S 4'b0011.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 73)] Define macro BOARD_ID_RS35M2C16S 4'b0100.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 75)] Define macro BOARD_ID_RS41M2C9S 4'b0001.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 83)] Define macro CHASSIS_ID_1U 3'b001.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 84)] Define macro CHASSIS_ID_2U 3'b010.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 85)] Define macro CHASSIS_ID_4U 3'b000.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 86)] Define macro CHASSIS_ID_8U 3'b011.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 90)] Define macro SERVER_ID_RSVD 16'h0000.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 91)] Define macro SERVER_ID_R4900 16'h4900.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 92)] Define macro SERVER_ID_R4700 16'h4700.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 93)] Define macro SERVER_ID_R2900 16'h2900.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 94)] Define macro SERVER_ID_R2700 16'h2700.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 96)] Define macro SERVER_ID_R6900 16'h6900.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 100)] Define macro CPU_PKG_ID_NOMCP 3'b000.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 101)] Define macro CPU_PKG_ID_FABRIC 3'b001.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 102)] Define macro CPU_PKG_ID_FPGA 3'b010.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 103)] Define macro CPU_PKG_ID_RSVD011 3'b011.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 104)] Define macro CPU_PKG_ID_RSVD100 3'b100.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 105)] Define macro CPU_PKG_ID_RSVD101 3'b101.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 106)] Define macro CPU_PKG_ID_RSVD110 3'b110.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 107)] Define macro CPU_PKG_ID_RSVD111 3'b111.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 116)] Define macro AROC_TYPE_HBA 2'b00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 117)] Define macro AROC_TYPE_RAID 2'b01.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 118)] Define macro AROC_TYPE_MEZZ 2'b10.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 119)] Define macro AROC_TYPE_RSVD 2'b11.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 126)] Define macro RISER_ID_RS35R3X16 5'b00001.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 127)] Define macro RISER_ID_RS35RX16X8X8 5'b00010.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 128)] Define macro RISER_ID_RS35R2X8 5'b00011.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 129)] Define macro RISER_ID_RS35R2X16 5'b00100.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 130)] Define macro RISER_ID_RS35RX16 5'b00101.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 131)] Define macro RISER_ID_RS33RLPX8 5'b00111.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 132)] Define macro RISER_ID_RS35R5X8 5'b01000.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 133)] Define macro RISER_ID_RS35R1X16 5'b01010.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 134)] Define macro RISER_ID_RS35R2X8A 5'b01011.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 135)] Define macro RISER_ID_RS35ROCP 5'b01100.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 136)] Define macro RISER_ID_RS35R1X16C 5'b01101.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 139)] Define macro GPU_CABLE_ID_RSVD 2'b11.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 142)] Define macro BMC_MEM_SIZE_1G 2'b00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 143)] Define macro BMC_MEM_SIZE_2G 2'b01.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 144)] Define macro BMC_MEM_SIZE_4G 2'b10.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 145)] Define macro BMC_MEM_SIZE_8G 2'b11.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 147)] Define macro BMC_MEM_SIZE `BMC_MEM_SIZE_2G.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 150)] Define macro PCB_VA 2'b00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 156)] Define macro NUM_CPU 2.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 157)] Define macro NUM_CPUVR 2.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 158)] Define macro NUM_MEMVR 4.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 159)] Define macro NUM_CHN 4.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 160)] Define macro NUM_FAN 8.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 161)] Define macro NUM_NIC 4.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 162)] Define macro NUM_PSU 2.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 164)] Define macro NUM_IO 1.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 165)] Define macro NUM_RISER 6.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 166)] Define macro port_num 3.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 169)] Define macro SYS_HAS_UID_BTN.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 171)] Define macro NUM_BP 8      /********G5 2P**********/.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 173)] Define macro NUM_S5DEV 2      /********G5 2P**********/.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 187)] Define macro BOARD_TYPE 4'b0000.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 188)] Define macro OEM_TYPE 4'b0111.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 191)] Define macro MFR_ID_RSVD 8'h00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 192)] Define macro MFR_ID_H3C 8'h03.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 194)] Define macro MFR_ID `MFR_ID_H3C.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 197)] Define macro ODM_ID_RSVD 8'h00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 198)] Define macro ODM_ID_H3C 8'h03.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 200)] Define macro ODM_ID `ODM_ID_H3C.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 203)] Define macro PDT_LINE_RSVD 8'h00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 204)] Define macro PDT_LINE_H3C_2014_LLS 8'h01.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 206)] Define macro PDT_LINE_H3C_OEM_IN 8'h63.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 208)] Define macro PDT_LINE `PDT_LINE_H3C_OEM_IN.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 211)] Define macro PDT_GEN_RSVD 8'h00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 212)] Define macro PDT_GEN_H3C_2014_G2 8'h02.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 213)] Define macro PDT_GEN_H3C_2014_G3 8'h03.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 215)] Define macro PDT_GEN_H3C_S5000C 8'h07.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 218)] Define macro PDT_GEN `PDT_GEN_H3C_S5000C.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 221)] Define macro PDT_REV_RSVD 8'h00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 222)] Define macro PDT_REV_H3C_2014_V100R001 8'h11.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 223)] Define macro PDT_REV_H3C_2014_V200R002 8'h22.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 224)] Define macro PDT_REV_H3C_2014_V500R002 8'h52.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 225)] Define macro PDT_REV_H3C_2014_V800R001 8'h81.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 226)] Define macro PDT_REV_H3C_2014_V200R005 8'h25.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 228)] Define macro PDT_REV_H3C_2014_V500R003 8'h53.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 229)] Define macro PDT_REV_H3C_2014_V500R005 8'h55.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 230)] Define macro PDT_REV_H3C_IT_C_RACK_V700R001 8'h71.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 234)] Define macro PDT_REV `PDT_REV_H3C_IT_C_RACK_V700R001.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 237)] Define macro SERVER_ID_H3C_2014_RSVD 8'h00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 238)] Define macro SERVER_ID_H3C_2014_R2700 8'h01.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 239)] Define macro SERVER_ID_H3C_2014_R2900 8'h03.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 240)] Define macro SERVER_ID_H3C_2014_R4700 8'h11.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 241)] Define macro SERVER_ID_H3C_2014_R4900 8'h13.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 242)] Define macro SERVER_ID_H3C_2014_R6900 8'h23.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 243)] Define macro SERVER_ID_H3C_2014_R8900 8'h33.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 246)] Define macro BOARD_ID_H3C_2014_RSVD 8'h00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 247)] Define macro BOARD_ID_H3C_2014_RS03M2C9S 8'h04.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 248)] Define macro BOARD_ID_H3C_2014_RS23M2C6S 8'h03.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 249)] Define macro BOARD_ID_H3C_2014_RS33M2C9S 8'h04.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 250)] Define macro BOARD_ID_H3C_2014_RS35M2C5S 8'h03.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 251)] Define macro BOARD_ID_H3C_2014_RS35M2C16S 8'h04.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 253)] Define macro BOARD_ID_H3C_2014_RS41M2C9S 8'h11.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 256)] Define macro CHASSIS_ID_H3C_2014_RSVD 8'h00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 257)] Define macro CHASSIS_ID_H3C_2014_1U 8'h01.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 258)] Define macro CHASSIS_ID_H3C_2014_2U 8'h02.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 259)] Define macro CHASSIS_ID_H3C_2014_NONE 8'h03.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 262)] Define macro PLT_CPU_MFR_RSVD 8'h00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 263)] Define macro PLT_CPU_MFR_INTEL 8'h01.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 264)] Define macro PLT_CPU_MFR_AMD 8'h02.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 265)] Define macro PLT_CPU_MFR_FT 8'h03.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 267)] Define macro PLT_CPU_MFR `PLT_CPU_MFR_FT.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 270)] Define macro PLT_CPU_GEN_RSVD 8'h00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 271)] Define macro PLT_CPU_GEN_BROADWELL 8'h00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 272)] Define macro PLT_CPU_GEN_SKYLATE 8'h01.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 273)] Define macro PLT_CPU_GEN_ICELATE 8'h10.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 274)] Define macro PLT_CPU_GEN_FT2500 8'h05.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 276)] Define macro PLT_CPU_GEN `PLT_CPU_GEN_FT2500.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 281)] Define macro INT_MODE_RISING 2'b01.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 282)] Define macro INT_MODE_FALLING 2'b10.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 283)] Define macro INT_MODE_BOTH 2'b11.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 288)] Define macro PN_RS03M2C9S {`ASCII_A, `ASCII_3, `ASCII_F, `ASCII_T}.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 289)] Define macro PN_RS33M2C9S {`ASCII_A, `ASCII_3, `ASCII_F, `ASCII_Q}.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 290)] Define macro PN_RS23M2C6S {`ASCII_A, `ASCII_3, `ASCII_F, `ASCII_R}.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 291)] Define macro PN_RS05M2C9S {`ASCII_A, `ASCII_4, `ASCII_L, `ASCII_M}.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 292)] Define macro PN_RS35M2C16S {`ASCII_A, `ASCII_5, `ASCII_B, `ASCII_8}.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 293)] Define macro PN_RS41M2C9S {`ASCII_A, `ASCII_5, `ASCII_K, `ASCII_B}.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 294)] Define macro PN_RSVD 32'h0000_0000.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 301)] Define macro BOARD_PN `PN_RS41M2C9S.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 306)] Define macro ASCII_0 8'h30.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 307)] Define macro ASCII_1 8'h31.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 308)] Define macro ASCII_2 8'h32.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 309)] Define macro ASCII_3 8'h33.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 310)] Define macro ASCII_4 8'h34.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 311)] Define macro ASCII_5 8'h35.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 312)] Define macro ASCII_6 8'h36.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 313)] Define macro ASCII_7 8'h37.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 314)] Define macro ASCII_8 8'h38.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 315)] Define macro ASCII_9 8'h39.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 316)] Define macro ASCII_A 8'h41.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 317)] Define macro ASCII_B 8'h42.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 318)] Define macro ASCII_C 8'h43.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 319)] Define macro ASCII_D 8'h44.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 320)] Define macro ASCII_E 8'h45.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 321)] Define macro ASCII_F 8'h46.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 322)] Define macro ASCII_G 8'h47.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 323)] Define macro ASCII_H 8'h48.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 324)] Define macro ASCII_I 8'h49.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 325)] Define macro ASCII_J 8'h4A.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 326)] Define macro ASCII_K 8'h4B.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 327)] Define macro ASCII_L 8'h4C.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 328)] Define macro ASCII_M 8'h4D.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 329)] Define macro ASCII_N 8'h4E.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 330)] Define macro ASCII_O 8'h4F.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 331)] Define macro ASCII_P 8'h50.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 332)] Define macro ASCII_Q 8'h51.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 333)] Define macro ASCII_R 8'h52.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 334)] Define macro ASCII_S 8'h53.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 335)] Define macro ASCII_T 8'h54.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 336)] Define macro ASCII_U 8'h55.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 337)] Define macro ASCII_V 8'h56.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 338)] Define macro ASCII_W 8'h57.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 339)] Define macro ASCII_X 8'h58.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 340)] Define macro ASCII_Y 8'h59.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 341)] Define macro ASCII_Z 8'h5A.
Parsing done.
I: Verilog-0001: Analyzing file C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 6)] Define macro FSM_SPI_MOSI_BIT0 8'h00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 7)] Define macro FSM_SPI_MOSI_BIT1 8'h01.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 8)] Define macro FSM_SPI_MOSI_BIT2 8'h02.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 9)] Define macro FSM_SPI_MOSI_BIT3 8'h03.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 10)] Define macro FSM_SPI_MOSI_BIT4 8'h04.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 11)] Define macro FSM_SPI_MOSI_BIT5 8'h05.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 12)] Define macro FSM_SPI_MOSI_BIT6 8'h06.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 13)] Define macro FSM_SPI_MOSI_BIT7 8'h07.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 15)] Define macro FSM_SPI_MISO_BIT0 8'h00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 16)] Define macro FSM_SPI_MISO_BIT1 8'h01.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 17)] Define macro FSM_SPI_MISO_BIT2 8'h02.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 18)] Define macro FSM_SPI_MISO_BIT3 8'h03.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 19)] Define macro FSM_SPI_MISO_BIT4 8'h04.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 20)] Define macro FSM_SPI_MISO_BIT5 8'h05.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 21)] Define macro FSM_SPI_MISO_BIT6 8'h06.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 22)] Define macro FSM_SPI_MISO_BIT7 8'h07.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 25)] Define macro FSM_SPI_IDLE 8'h00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 26)] Define macro FSM_SPI 8'h01.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 27)] Define macro FSM_SPI_COMMAND 8'h02.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 28)] Define macro FSM_SPI_ADDRESS2 8'h03.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 29)] Define macro FSM_SPI_ADDRESS1 8'h04.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 30)] Define macro FSM_SPI_ADDRESS0 8'h05.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 31)] Define macro FSM_SPI_WDATA0 8'h06.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 32)] Define macro FSM_SPI_WDATA1 8'h07.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 33)] Define macro FSM_SPI_WDATA2 8'h08.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 34)] Define macro FSM_SPI_WDATA3 8'h09.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 35)] Define macro FSM_SPI_WDATA_DONE 8'h0A.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 36)] Define macro FSM_SPI_WAIT 8'h0B.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 37)] Define macro FSM_SPI_WAIT_RDY 8'h0C.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 38)] Define macro FSM_SPI_WAIT_END 8'h0D.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 39)] Define macro FSM_SPI_WAIT_DONE 8'h0E.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 40)] Define macro FSM_SPI_RDATA0 8'h0F.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 41)] Define macro FSM_SPI_RDATA1 8'h10.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 42)] Define macro FSM_SPI_RDATA2 8'h11.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 43)] Define macro FSM_SPI_RDATA3 8'h12.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 44)] Define macro FSM_SPI_RDATA_DONE 8'h13.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 45)] Define macro FSM_SPI_FAULT 8'h14.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 46)] Define macro FSM_SPI_DONE 8'h15.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 48)] Define macro FSM_BUF_IDLE 8'h00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 49)] Define macro FSM_BUF_SPI_WDATA_DONE 8'h01.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 50)] Define macro FSM_BUF_SPI_TX_LPC_TX 8'h02.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 51)] Define macro FSM_BUF_LPC_TX_BUFFER 8'h03.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 52)] Define macro FSM_BUF_LPC_TX 8'h04.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 53)] Define macro FSM_BUF_LPC_DONE_TX 8'h05.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 54)] Define macro FSM_BUF_SPI_WAIT 8'h06.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 55)] Define macro FSM_BUF_SPI_RX_LPC_RX 8'h07.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 56)] Define macro FSM_BUF_LPC_RX_BUFFER 8'h08.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 57)] Define macro FSM_BUF_LPC_RX 8'h09.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 58)] Define macro FSM_BUF_LPC_DONE_RX 8'h0A.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 59)] Define macro FSM_BUF_LPC_RX_SPI_RX 8'h0B.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 60)] Define macro FSM_BUF_SPI_RDATA_BUFFER 8'h0C.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 61)] Define macro FSM_BUF_SPI_RDATA0 8'h0D.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 62)] Define macro FSM_BUF_SPI_WAIT_DONE 8'h0E.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 63)] Define macro FSM_BUF_DONE 8'h0F.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 65)] Define macro FSM_LPC_IDLE 8'h00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 66)] Define macro FSM_LPC 8'h01.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 67)] Define macro FSM_LPC_START0 8'h02.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 68)] Define macro FSM_LPC_START 8'h03.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 69)] Define macro FSM_LPC_CTDIR 8'h04.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 70)] Define macro FSM_LPC_ADDR_3 8'h05.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 71)] Define macro FSM_LPC_ADDR_2 8'h06.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 72)] Define macro FSM_LPC_ADDR_1 8'h07.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 73)] Define macro FSM_LPC_ADDR_0 8'h08.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 74)] Define macro FSM_LPC_WDATA_0 8'h09.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 75)] Define macro FSM_LPC_WDATA_1 8'h0A.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 76)] Define macro FSM_LPC_WTAR_0 8'h0B.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 77)] Define macro FSM_LPC_WTAR_1 8'h0C.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 78)] Define macro FSM_LPC_WSYNC 8'h0D.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 79)] Define macro FSM_LPC_RDATA_0 8'h0E.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 80)] Define macro FSM_LPC_RDATA_1 8'h0F.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 81)] Define macro FSM_LPC_RTAR_0 8'h10.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 82)] Define macro FSM_LPC_RTAR_1 8'h11.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 83)] Define macro FSM_LPC_RSYNC 8'h12.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 84)] Define macro FSM_LPC_TAR2_0 8'h13.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 85)] Define macro FSM_LPC_TAR2_1 8'h14.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 86)] Define macro FSM_LPC_FAULT 8'h15.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 87)] Define macro FSM_LPC_DONE 8'h16.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 164)] Define macro LPC_CYCTYPE_IO 2'b00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 170)] Define macro LPC_DIRECTION_RD 1'b0.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 171)] Define macro LPC_DIRECTION_WR 1'b1.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 180)] Define macro LPC_SYNC_RDY 4'b0000.
Parsing done.
I: Verilog-0001: Analyzing file C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/button_ctrl/power_button.v.
I: Verilog-0002: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/button_ctrl/power_button.v(line number: 16)] Analyzing module power_button (library work).
Parsing done.
I: Verilog-0001: Analyzing file C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/common/edge_delay.v.
I: Verilog-0002: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/common/edge_delay.v(line number: 24)] Analyzing module edge_delay (library work).
Parsing done.
I: Verilog-0001: Analyzing file C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/common/edge_detect.v.
I: Verilog-0002: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/common/edge_detect.v(line number: 28)] Analyzing module edge_detect (library work).
Parsing done.
I: Verilog-0001: Analyzing file C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/common/Edge_Detect1.v.
I: Verilog-0002: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/common/Edge_Detect1.v(line number: 4)] Analyzing module Edge_Detect1 (library work).
Parsing done.
I: Verilog-0001: Analyzing file C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/common/edge_sync.v.
I: Verilog-0002: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/common/edge_sync.v(line number: 19)] Analyzing module edge_sync (library work).
I: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/common/edge_sync.v(line number: 21)] Convert attribute name from syn_preserve to PAP_PRESERVE
Parsing done.
I: Verilog-0001: Analyzing file C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/common/led_blink_code.v.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/common/led_blink_code.v(line number: 33)] Define macro CLK_CYCLES_OFF 1.
I: Verilog-0002: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/common/led_blink_code.v(line number: 35)] Analyzing module led_blink_code (library work).
Parsing done.
I: Verilog-0001: Analyzing file C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/common/pon_reset.v.
I: Verilog-0002: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/common/pon_reset.v(line number: 19)] Analyzing module pon_reset (library work).
Parsing done.
I: Verilog-0001: Analyzing file C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/common/post_leds.v.
I: Verilog-0002: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/common/post_leds.v(line number: 21)] Analyzing module post_leds (library work).
I: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/common/post_leds.v(line number: 42)] Convert attribute name from syn_encoding to PAP_FSM_ENCODING
Parsing done.
I: Verilog-0001: Analyzing file C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/common/system_reset.v.
I: Verilog-0002: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/common/system_reset.v(line number: 15)] Analyzing module system_reset (library work).
Parsing done.
I: Verilog-0001: Analyzing file C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/common/timer_gen.v.
I: Verilog-0002: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/common/timer_gen.v(line number: 5)] Analyzing module timer_gen (library work).
Parsing done.
I: Verilog-0001: Analyzing file C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/common/UID_Function.v.
I: Verilog-0002: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/common/UID_Function.v(line number: 27)] Analyzing module UID_Function (library work).
Parsing done.
I: Verilog-0001: Analyzing file C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/communication/p2s_master.v.
I: Verilog-0002: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/communication/p2s_master.v(line number: 27)] Analyzing module p2s_master (library work).
I: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/communication/p2s_master.v(line number: 27)] Convert attribute name from syn_preserve to PAP_PRESERVE
Parsing done.
I: Verilog-0001: Analyzing file C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/communication/p2s_slave.v.
I: Verilog-0002: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/communication/p2s_slave.v(line number: 28)] Analyzing module p2s_slave (library work).
I: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/communication/p2s_slave.v(line number: 28)] Convert attribute name from syn_preserve to PAP_PRESERVE
Parsing done.
I: Verilog-0001: Analyzing file C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/communication/s2p_master.v.
I: Verilog-0002: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/communication/s2p_master.v(line number: 27)] Analyzing module s2p_master (library work).
I: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/communication/s2p_master.v(line number: 27)] Convert attribute name from syn_preserve to PAP_PRESERVE
Parsing done.
I: Verilog-0001: Analyzing file C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/communication/s2p_slave.v.
I: Verilog-0002: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/communication/s2p_slave.v(line number: 27)] Analyzing module s2p_slave (library work).
I: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/communication/s2p_slave.v(line number: 28)] Convert attribute name from syn_preserve to PAP_PRESERVE
Parsing done.
I: Verilog-0001: Analyzing file C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/communication/uart_master.v.
I: Verilog-0002: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/communication/uart_master.v(line number: 25)] Analyzing module UART_MASTER (library work).
Parsing done.
I: Verilog-0001: Analyzing file C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/fan_ctrl/fan_counter.v.
I: Verilog-0002: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/fan_ctrl/fan_counter.v(line number: 24)] Analyzing module fan_counter (library work).
Parsing done.
I: Verilog-0001: Analyzing file C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/fan_ctrl/fan_pwm_tach.v.
I: Verilog-0002: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/fan_ctrl/fan_pwm_tach.v(line number: 11)] Analyzing module fan_pwm_tach (library work).
Parsing done.
I: Verilog-0001: Analyzing file C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/i2c/bmc_cpld_i2c_ram.v.
I: Verilog-0002: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/i2c/bmc_cpld_i2c_ram.v(line number: 3)] Analyzing module bmc_cpld_i2c_ram (library work).
Parsing done.
I: Verilog-0001: Analyzing file C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/prj/Tieta_M/ipcore/pll_i25M_o50M_o25M/pll_i25M_o50M_o25M.v.
I: Verilog-0002: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/prj/Tieta_M/ipcore/pll_i25M_o50M_o25M/pll_i25M_o50M_o25M.v(line number: 17)] Analyzing module pll_i25M_o50M_o25M (library pll_i25M_o50M_o25M).
Parsing done.
I: Module "power_button" is set as top module
Executing : rtl-analyze successfully. Time elapsed: 2.270s wall, 0.016s user + 0.031s system = 0.047s CPU (2.1%)

Start rtl-elaborate.
I: Verilog-0003: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/button_ctrl/power_button.v(line number: 16)] Elaborating module power_button.
I: Module instance {power_button} parameter value:
    BL_MODE = 1'h0 | 1'd0 | 1'b0
Executing : rtl-elaborate successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.070s wall, 0.031s user + 0.031s system = 0.063s CPU (89.9%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
I: Constant propagation done on N36 (bmsWIDEMUX).
Executing : sdm2adm successfully. Time elapsed: 0.017s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Saving design to DB.
Action compile: Export DB successfully.
Action compile: Real time elapsed is 0h:0m:5s
Action compile: CPU time elapsed is 0h:0m:1s
Action compile: Process CPU time elapsed is 0h:0m:1s
Action compile: Peak memory pool usage is 148 MB

Current time: Mon Feb  9 17:28:23 2026
Action from compile to compile: Total Real Time elapsed is 0h:0m:5s
Action from compile to compile: Total CPU time elapsed is 0h:0m:1s
Action from compile to compile: Total Process CPU Time elapsed is 0h:0m:1s
Process "Compile" done.


 
Command: synthesize -selected_syn_tool_opt 2 
Process "Synthesize" started.
Current time: Mon Feb  9 17:30:07 2026
Compiling architecture definition.
Analyzing project file 'C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/prj/Tieta_M/Tieta_M.pds'.
Generated by Fabric Compiler (version 2024.2-SP1.2 build 187561) at Mon Feb  9 17:30:08 2026
Parameters for debugging are loaded as follows:
License checkout: fabric_ads from C:/studyware/pango/PDS_2024.2-SP1.2-ads/license/new_pds_6805cabd4893.lic
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Elaborate the liberty model.
I: Multithreading enabled for Timing using a maximum of 4 processes.
Totals:
 Calls to malloc = 0
 Calls to calloc = 46253

Constraint check start.
Constraint check end.
Total time(hh:mm:ss) of constraint check : 00:00:00
C: SDC-2025: Clock source 'n:clk' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
I: Infer clock: create_clock -name {power_button|clk} [ get_ports {clk} ] -period {1000.000} -waveform {0.000 500.000} -add.
I: Infer clock: set_clock_groups -name {power_button|Inferred_clock_group_0} -asynchronous -group {power_button|clk}.
Generated by Fabric Compiler (version 2024.2-SP1.2 build 187561) at Mon Feb  9 17:30:09 2026
Start pre-mapping.
Executing : pre-mapping successfully. Time elapsed: 0.072s wall, 0.016s user + 0.000s system = 0.016s CPU (21.8%)

Start mod-gen.
I: Constant propagation done on N15_sum0 (bmsREDXOR).
I: Constant propagation done on N15_ab0 (bmsREDAND).
I: Constant propagation done on N15_bc0 (bmsREDAND).
I: Constant propagation done on N15_ac0 (bmsREDAND).
I: Constant propagation done on N15_sum1 (bmsREDXOR).
I: Constant propagation done on N15_maj0 (bmsREDXOR).
Executing : mod-gen successfully. Time elapsed: 0.024s wall, 0.078s user + 0.047s system = 0.125s CPU (521.2%)

Start logic-optimization.
I: Constant propagation done on N43[0] (bmsWIDEMUX).
I: Constant propagation done on N43[1] (bmsWIDEMUX).
Executing : logic-optimization successfully. Time elapsed: 0.048s wall, 0.016s user + 0.016s system = 0.031s CPU (64.6%)

Start tech-mapping phase 1.
I: Constant propagation done on N43[0]_0 (bmsWIDEMUX).
I: Constant propagation done on N43[1]_0 (bmsWIDEMUX).
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.039s wall, 0.031s user + 0.000s system = 0.031s CPU (79.3%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.007s wall, 0.078s user + 0.000s system = 0.078s CPU (1066.5%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)


Cell Usage:
GTP_DFF_C                     4 uses
GTP_DFF_CE                    3 uses
GTP_GRS                       1 use
GTP_LUT1                      1 use
GTP_LUT2                      2 uses
GTP_LUT3                      1 use
GTP_LUT4                      4 uses
GTP_LUT5                      1 use

I/O ports: 13
GTP_INBUF                  11 uses
GTP_OUTBUF                  2 uses

Mapping Summary:
Total LUTs: 9 of 5920 (0.15%)
	LUTs as dram: 0 of 3552 (0.00%)
	LUTs as logic: 9
Total Registers: 7 of 8880 (0.08%)
Total Latches: 0

DRM9K:
Total DRM9Ks = 0 of 26 (0.00%)

Total I/O ports = 13 of 336 (3.87%)


Overview of Control Sets:

Number of unique control sets : 3

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 1        | 0                 1
  [2, 4)      | 1        | 0                 1
  [4, 6)      | 1        | 0                 1
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 0        | 0                 0
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 0        | 0                 0
--------------------------------------------------------------
  The maximum fanout: 4
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                4
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                3
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'power_button' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Action synthesize: Export DB successfully.
Saving design to power_button_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'pch_pwrbtn' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pch_thrmtrip' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'defeat_pwr_btn_dis_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'gmt_shutdown' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'gmt_wakeup_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'gpo_pwr_btn_mask' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'interlock_broken' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'reset' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'st_off_standby' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'st_steady_pwrok' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'sys_sw_in_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 't1s' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:3s
Action synthesize: CPU time elapsed is 0h:0m:1s
Action synthesize: Process CPU time elapsed is 0h:0m:1s
Action synthesize: Peak memory pool usage is 143 MB

Current time: Mon Feb  9 17:30:09 2026
Action from compile to synthesize: Total Real Time elapsed is 0h:0m:8s
Action from compile to synthesize: Total CPU time elapsed is 0h:0m:2s
Action from compile to synthesize: Total Process CPU Time elapsed is 0h:0m:2s
Process "Synthesize" done.
Compiling technology operator (valence) library.
Elaborate the liberty model.
I: Multithreading enabled for Timing using a maximum of 4 processes.
Constructing timing graph ...
Timing graph has been constructed successfully
View Technology Schematic initialization started successfully.
Parse module hierarchy of project 'C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/prj/Tieta_M/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
Parse module hierarchy of project 'C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/prj/Tieta_M/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: 'C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v'. 
Parse module hierarchy of project 'C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/prj/Tieta_M/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: 'C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v'. 
Parse module hierarchy of project 'C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/prj/Tieta_M/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: 'C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v'. 
E: Verilog-4104: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1)] Include file 'pwrseq_define.v' does not exists.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 614)] Unknown macro 'NUM_S5DEV'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 615)] Unknown macro 'NUM_S5DEV'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 616)] Unknown macro 'NUM_S5DEV'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 617)] Unknown macro 'NUM_S5DEV'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 618)] Unknown macro 'NUM_S5DEV'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 621)] Unknown macro 'NUM_S5DEV'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 622)] Unknown macro 'NUM_S5DEV'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 708)] Unknown macro 'NUM_PSU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 709)] Unknown macro 'NUM_PSU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 766)] Unknown macro 'NUM_CPU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 835)] Unknown macro 'NUM_FAN'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1014)] Unknown macro 'NUM_IO'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1015)] Unknown macro 'NUM_PSU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1016)] Unknown macro 'NUM_PSU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1017)] Unknown macro 'NUM_PSU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1018)] Unknown macro 'NUM_PSU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1019)] Unknown macro 'NUM_PSU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1020)] Unknown macro 'NUM_PSU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1021)] Unknown macro 'NUM_PSU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1032)] Unknown macro 'NUM_CPU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1033)] Unknown macro 'NUM_CPU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1048)] Unknown macro 'NUM_PSU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1056)] Unknown macro 'NUM_PSU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1057)] Unknown macro 'NUM_CPU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1058)] Unknown macro 'NUM_CPU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1059)] Unknown macro 'NUM_CPU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1060)] Unknown macro 'NUM_CPU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1061)] Unknown macro 'NUM_CPU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1113)] Unknown macro 'NUM_CPU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1298)] Unknown macro 'NUM_NIC'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1299)] Unknown macro 'NUM_NIC'.
E: Verilog-4060: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1999)] Multiple instances with the same instance name 'db_inst_cpu_rail'.
E: Verilog-4005: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 2089)] Syntax error near }.
E: Verilog-4005: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 2104)] Syntax error near ).
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 3004)] Unknown macro 'NUM_CPU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 3006)] Unknown macro 'NUM_S5DEV'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 3010)] Unknown macro 'NUM_RISER'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 3545)] Unknown macro 'NUM_PSU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 3888)] Unknown macro 'NUM_CPU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 3889)] Unknown macro 'NUM_PSU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 3890)] Unknown macro 'NUM_CHN'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 3966)] Unknown macro 'NUM_CPU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 3967)] Unknown macro 'NUM_IO'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 4076)] Unknown macro 'CPLD_VER'.
E: Verilog-4005: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 4076)] Syntax error near ,.
E: Verilog-4005: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 4076)] Syntax error near }.
E: Verilog-4005: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 4078)] Syntax error near ..
E: Verilog-4005: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 4079)] Syntax error near ..
E: Verilog-4005: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 4080)] Syntax error near ).
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 4315)] Unknown macro 'SM_RESET_STATE'.
E: Verilog-4005: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 4315)] Syntax error near ).
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 4316)] Unknown macro 'SM_OFF_STANDBY'.
E: Verilog-4005: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 4316)] Syntax error near ).
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 4317)] Unknown macro 'SM_STEADY_PWROK'.
E: Verilog-4005: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 4317)] Syntax error near ).
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 4318)] Unknown macro 'SM_HALT_POWER_CYCLE'.
E: Verilog-4005: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 4318)] Syntax error near ).
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 4319)] Unknown macro 'SM_AUX_FAIL_RECOVERY'.
E: Verilog-4005: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 4319)] Syntax error near ).
E: Verilog-4060: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 4343)] Multiple instances with the same instance name 'ocp_main_en_delay_inst'.
E: Parsing ERROR.
E: Verilog-4039: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 4236)] Identifier 'SM_OFF_STANDBY' is not declared.
E: Verilog-4039: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 4237)] Identifier 'SM_STEADY_PWROK' is not declared.
E: Verilog-4039: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 4242)] Identifier 'fan_wdt_sel' is not declared.
E: Verilog-4039: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 4252)] Identifier 'i_CPU0_D2_CRU_RST_OK' is not declared.
E: Verilog-4039: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 4252)] Identifier 'i_CPU0_D3_CRU_RST_OK' is not declared.
E: Verilog-4039: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 4253)] Identifier 'i_CPU1_D2_CRU_RST_OK' is not declared.
E: Verilog-4039: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 4253)] Identifier 'i_CPU1_D3_CRU_RST_OK' is not declared.
E: Verilog-4039: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 4261)] Identifier 'cpu1_pcie_p0v9_en_r' is not declared.
E: Verilog-4039: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 4266)] Identifier 'cpu0_pcie_p0v9_en_r' is not declared.
E: Verilog-4039: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 4267)] Identifier 'cpu1_pcie_p1v8_en_r' is not declared.
E: Verilog-4039: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 4272)] Identifier 'cpu0_pcie_p1v8_en_r' is not declared.
E: Verilog-4039: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 4311)] Identifier 'i_PAL_UID_SW_IN_N' is not declared.
Parse module hierarchy of project 'C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/prj/Tieta_M/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 614)] Unknown macro 'NUM_S5DEV'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 615)] Unknown macro 'NUM_S5DEV'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 616)] Unknown macro 'NUM_S5DEV'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 617)] Unknown macro 'NUM_S5DEV'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 618)] Unknown macro 'NUM_S5DEV'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 621)] Unknown macro 'NUM_S5DEV'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 622)] Unknown macro 'NUM_S5DEV'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 708)] Unknown macro 'NUM_PSU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 709)] Unknown macro 'NUM_PSU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 766)] Unknown macro 'NUM_CPU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 835)] Unknown macro 'NUM_FAN'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1014)] Unknown macro 'NUM_IO'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1015)] Unknown macro 'NUM_PSU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1016)] Unknown macro 'NUM_PSU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1017)] Unknown macro 'NUM_PSU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1018)] Unknown macro 'NUM_PSU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1019)] Unknown macro 'NUM_PSU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1020)] Unknown macro 'NUM_PSU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1021)] Unknown macro 'NUM_PSU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1032)] Unknown macro 'NUM_CPU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1033)] Unknown macro 'NUM_CPU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1048)] Unknown macro 'NUM_PSU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1056)] Unknown macro 'NUM_PSU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1057)] Unknown macro 'NUM_CPU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1058)] Unknown macro 'NUM_CPU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1059)] Unknown macro 'NUM_CPU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1060)] Unknown macro 'NUM_CPU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1061)] Unknown macro 'NUM_CPU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1113)] Unknown macro 'NUM_CPU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1298)] Unknown macro 'NUM_NIC'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1299)] Unknown macro 'NUM_NIC'.
E: Verilog-4060: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1999)] Multiple instances with the same instance name 'db_inst_cpu_rail'.
E: Verilog-4005: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 2089)] Syntax error near }.
E: Verilog-4005: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 2104)] Syntax error near ).
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 3004)] Unknown macro 'NUM_CPU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 3006)] Unknown macro 'NUM_S5DEV'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 3010)] Unknown macro 'NUM_RISER'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 3545)] Unknown macro 'NUM_PSU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 3888)] Unknown macro 'NUM_CPU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 3889)] Unknown macro 'NUM_PSU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 3890)] Unknown macro 'NUM_CHN'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 3966)] Unknown macro 'NUM_CPU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 3967)] Unknown macro 'NUM_IO'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 4076)] Unknown macro 'CPLD_VER'.
E: Verilog-4005: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 4076)] Syntax error near ,.
E: Verilog-4005: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 4076)] Syntax error near }.
E: Verilog-4005: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 4078)] Syntax error near ..
E: Verilog-4005: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 4079)] Syntax error near ..
E: Verilog-4005: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 4080)] Syntax error near ).
E: Verilog-4005: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 4315)] Syntax error near ;.
E: Verilog-4005: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 4316)] Syntax error near ;.
E: Verilog-4005: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 4317)] Syntax error near ;.
E: Verilog-4005: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 4318)] Syntax error near ;.
E: Verilog-4005: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 4319)] Syntax error near ;.
E: Verilog-4060: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 4343)] Multiple instances with the same instance name 'ocp_main_en_delay_inst'.
E: Parsing ERROR.


 
Command: compile -top_module {work.Tieta_Feiteng_1001_top} -include_path {C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include} 
Process "Compile" started.
Current time: Mon Feb  9 17:42:51 2026
Compiling architecture definition.
Analyzing project file 'C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/prj/Tieta_M/Tieta_M.pds'.
Generated by Fabric Compiler (version 2024.2-SP1.2 build 187561) at Mon Feb  9 17:42:53 2026
Parameters for debugging are loaded as follows:
License checkout: fabric_ads from C:/studyware/pango/PDS_2024.2-SP1.2-ads/license/new_pds_6805cabd4893.lic
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Generated by Fabric Compiler (version 2024.2-SP1.2 build 187561) at Mon Feb  9 17:42:53 2026
I: Enable Verilog2k features and keywords
Start rtl-analyze.
I: Include path: C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include
I: Include path: C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/prj/Tieta_M
I: Verilog-0001: Analyzing file C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v.
I: Found Verilog include file C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/pwrseq_define.v
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 1)] Define macro SM_IDLE 6'h00;.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 2)] Define macro SM_RESET_STATE 6'h00;.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 4)] Define macro SM_OFF_STANDBY 6'h01;.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 5)] Define macro SM_ENABLE_S5_DEVICES 6'h02;.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 6)] Define macro SM_PS_ON 6'h03;.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 7)] Define macro SM_EN_5V_STBY 6'h04;.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 8)] Define macro SM_EN_TELEM 6'h05;.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 9)] Define macro SM_EN_MAIN_EFUSE 6'h06;.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 10)] Define macro SM_EN_5V 6'h07;.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 11)] Define macro SM_EN_3V3 6'h08;.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 12)] Define macro SM_EN_1V1 6'h09;.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 14)] Define macro SM_EN_CPU_CORE 6'h0A;.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 15)] Define macro SM_EN_CPU_P1V8 6'h0B;.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 16)] Define macro SM_EN_CPU_DDR 6'h0C;.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 17)] Define macro SM_EN_CPU_VP 6'h0D;.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 19)] Define macro PEX_RESET 6'h0E;.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 20)] Define macro SM_CPU_RESET 6'h0F;.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 22)] Define macro SM_WAIT_POWEROK 6'h10;.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 23)] Define macro SM_STEADY_PWROK 6'h11;.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 24)] Define macro SM_CRITICAL_FAIL 6'h12;.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 26)] Define macro SM_DISABLE_CPU_VP 6'h13;.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 27)] Define macro SM_DISABLE_CPU_DDR 6'h14;.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 28)] Define macro SM_DISABLE_CPU_P1V8 6'h15;.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 29)] Define macro SM_DISABLE_CPU_CORE 6'h16;.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 31)] Define macro SM_DISABLE_1V1 6'h17;.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 32)] Define macro SM_DISABLE_3V3 6'h18;.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 33)] Define macro SM_DISABLE_5V 6'h19;.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 35)] Define macro SM_DISABLE_MAIN_EFUSE 6'h1A;.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 36)] Define macro SM_DISABLE_TELEM 6'h1B;.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 37)] Define macro SM_DISABLE_PS_ON 6'h1C;.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 39)] Define macro SM_HALT_POWER_CYCLE 6'h1D;.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 40)] Define macro SM_AUX_FAIL_RECOVERY 6'h1E;.
I: Verilog-0002: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 2)] Analyzing module Tieta_Feiteng_1001_top (library work).
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 614)] Unknown macro 'NUM_S5DEV'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 615)] Unknown macro 'NUM_S5DEV'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 616)] Unknown macro 'NUM_S5DEV'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 617)] Unknown macro 'NUM_S5DEV'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 618)] Unknown macro 'NUM_S5DEV'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 621)] Unknown macro 'NUM_S5DEV'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 622)] Unknown macro 'NUM_S5DEV'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 708)] Unknown macro 'NUM_PSU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 709)] Unknown macro 'NUM_PSU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 766)] Unknown macro 'NUM_CPU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 835)] Unknown macro 'NUM_FAN'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1014)] Unknown macro 'NUM_IO'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1015)] Unknown macro 'NUM_PSU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1016)] Unknown macro 'NUM_PSU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1017)] Unknown macro 'NUM_PSU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1018)] Unknown macro 'NUM_PSU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1019)] Unknown macro 'NUM_PSU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1020)] Unknown macro 'NUM_PSU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1021)] Unknown macro 'NUM_PSU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1032)] Unknown macro 'NUM_CPU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1033)] Unknown macro 'NUM_CPU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1048)] Unknown macro 'NUM_PSU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1056)] Unknown macro 'NUM_PSU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1057)] Unknown macro 'NUM_CPU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1058)] Unknown macro 'NUM_CPU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1059)] Unknown macro 'NUM_CPU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1060)] Unknown macro 'NUM_CPU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1061)] Unknown macro 'NUM_CPU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1113)] Unknown macro 'NUM_CPU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1298)] Unknown macro 'NUM_NIC'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1299)] Unknown macro 'NUM_NIC'.
W: Verilog-2057: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1630)] db_i_pal_p12v_cpu1_vin_pg is declared implicitly.
W: Verilog-2057: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1631)] db_i_pal_p12v_cpu0_vin_pg is declared implicitly.
W: Verilog-2057: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1774)] i_PAL_OCP1_FAN_PRSNT_N is declared implicitly.
W: Verilog-2057: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1781)] i_LEAKAGE_PRSNT_N is declared implicitly.
W: Verilog-2057: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1782)] i_BREAK_DET_DO_N is declared implicitly.
W: Verilog-2057: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1783)] i_LEAKAGE_DET_DO_N is declared implicitly.
W: Verilog-2057: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1784)] i_PAL_OCP1_FAN_FOO is declared implicitly.
W: Verilog-2057: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1880)] i_PAL_CPU0_VR_PMALT_UPD is declared implicitly.
W: Verilog-2057: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1881)] i_PAL_CPU1_VR_PMALT_UPD is declared implicitly.
E: Verilog-4060: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1999)] Multiple instances with the same instance name 'db_inst_cpu_rail'.
E: Verilog-4005: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 2089)] Syntax error near }.
E: Verilog-4005: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 2104)] Syntax error near ).
W: Verilog-2057: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 2970)] stby_failure_detected is declared implicitly.
W: Verilog-2057: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 2972)] dc_failure_detected is declared implicitly.
W: Verilog-2057: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 2974)] rt_failure_detected is declared implicitly.
W: Verilog-2057: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 2976)] cpld_latch_sys_off is declared implicitly.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 3004)] Unknown macro 'NUM_CPU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 3006)] Unknown macro 'NUM_S5DEV'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 3010)] Unknown macro 'NUM_RISER'.
W: Verilog-2057: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 3098)] p1v1_en_r is declared implicitly.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 3545)] Unknown macro 'NUM_PSU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 3888)] Unknown macro 'NUM_CPU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 3889)] Unknown macro 'NUM_PSU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 3890)] Unknown macro 'NUM_CHN'.
W: Verilog-2057: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 3905)] db_i_pal_p5v_pgd is declared implicitly.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 3966)] Unknown macro 'NUM_CPU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 3967)] Unknown macro 'NUM_IO'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 4076)] Unknown macro 'CPLD_VER'.
E: Verilog-4005: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 4076)] Syntax error near ,.
E: Verilog-4005: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 4076)] Syntax error near }.
E: Verilog-4005: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 4078)] Syntax error near ..
E: Verilog-4005: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 4079)] Syntax error near ..
E: Verilog-4005: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 4080)] Syntax error near ).
E: Verilog-4005: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 4315)] Syntax error near ;.
E: Verilog-4005: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 4316)] Syntax error near ;.
E: Verilog-4005: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 4317)] Syntax error near ;.
E: Verilog-4005: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 4318)] Syntax error near ;.
E: Verilog-4005: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 4319)] Syntax error near ;.
E: Verilog-4060: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 4343)] Multiple instances with the same instance name 'ocp_main_en_delay_inst'.
W: Verilog-2057: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 4519)] i_PAL_M2_0_SEL_LV33_R is declared implicitly.
E: Parsing ERROR.
W: Public-4030: File 'C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/pwrseq_define.v' has been added. It is skipped.
I: Verilog-0001: Analyzing file C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/pwrseq_define.v.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 1)] Define macro SM_IDLE 6'h00;.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 2)] Define macro SM_RESET_STATE 6'h00;.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 4)] Define macro SM_OFF_STANDBY 6'h01;.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 5)] Define macro SM_ENABLE_S5_DEVICES 6'h02;.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 6)] Define macro SM_PS_ON 6'h03;.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 7)] Define macro SM_EN_5V_STBY 6'h04;.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 8)] Define macro SM_EN_TELEM 6'h05;.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 9)] Define macro SM_EN_MAIN_EFUSE 6'h06;.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 10)] Define macro SM_EN_5V 6'h07;.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 11)] Define macro SM_EN_3V3 6'h08;.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 12)] Define macro SM_EN_1V1 6'h09;.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 14)] Define macro SM_EN_CPU_CORE 6'h0A;.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 15)] Define macro SM_EN_CPU_P1V8 6'h0B;.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 16)] Define macro SM_EN_CPU_DDR 6'h0C;.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 17)] Define macro SM_EN_CPU_VP 6'h0D;.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 19)] Define macro PEX_RESET 6'h0E;.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 20)] Define macro SM_CPU_RESET 6'h0F;.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 22)] Define macro SM_WAIT_POWEROK 6'h10;.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 23)] Define macro SM_STEADY_PWROK 6'h11;.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 24)] Define macro SM_CRITICAL_FAIL 6'h12;.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 26)] Define macro SM_DISABLE_CPU_VP 6'h13;.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 27)] Define macro SM_DISABLE_CPU_DDR 6'h14;.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 28)] Define macro SM_DISABLE_CPU_P1V8 6'h15;.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 29)] Define macro SM_DISABLE_CPU_CORE 6'h16;.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 31)] Define macro SM_DISABLE_1V1 6'h17;.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 32)] Define macro SM_DISABLE_3V3 6'h18;.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 33)] Define macro SM_DISABLE_5V 6'h19;.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 35)] Define macro SM_DISABLE_MAIN_EFUSE 6'h1A;.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 36)] Define macro SM_DISABLE_TELEM 6'h1B;.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 37)] Define macro SM_DISABLE_PS_ON 6'h1C;.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 39)] Define macro SM_HALT_POWER_CYCLE 6'h1D;.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/pwrseq_define.v(line number: 40)] Define macro SM_AUX_FAIL_RECOVERY 6'h1E;.
Parsing done.
I: Verilog-0001: Analyzing file C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 6)] Define macro RS35M2C16S_VA.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 8)] Define macro RS41M2C9S.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 14)] Define macro H3C_2014_RS35M2C16S_VA.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 18)] Define macro SPECIFIC_POWER_P1V8_PCH_STBY.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 23)] Define macro PCH_MODE_LPC.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 25)] Define macro PSU_CTRL.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 30)] Define macro CPLD_DATE_YYYYMMDD 32'h20240608.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 33)] Define macro CPLD_TIME_HHMMSSXX {24'h151400, `CPLD_TIME_XX}.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 35)] Define macro CPLD_TIME_XX 8'hZZ.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 38)] Define macro H3C_2014_RS35M2C16S_VA.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 51)] Define macro CPLD_VER 16'h01A1.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 52)] Define macro PFR_CPLD_VER 16'h0500.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 53)] Define macro DB_CPLD_VER 16'h0500.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 56)] Define macro GEN_ID_RSVD 4'b0000.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 57)] Define macro GEN_ID_G2 4'b0010.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 58)] Define macro GEN_ID_G3 4'b0011.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 59)] Define macro GEN_ID_G5 4'b0101.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 63)] Define macro GEN_ID `GEN_ID_RSVD.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 67)] Define macro BOARD_ID_RSVD 4'b0000.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 68)] Define macro BOARD_ID_RS03M2C9S 4'b0100.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 69)] Define macro BOARD_ID_RS23M2C6S 4'b0011.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 70)] Define macro BOARD_ID_RS33M2C9S 4'b0100.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 71)] Define macro BOARD_ID_RS05M2C9S 4'b0101.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 72)] Define macro BOARD_ID_RS35M2C5S 4'b0011.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 73)] Define macro BOARD_ID_RS35M2C16S 4'b0100.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 75)] Define macro BOARD_ID_RS41M2C9S 4'b0001.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 83)] Define macro CHASSIS_ID_1U 3'b001.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 84)] Define macro CHASSIS_ID_2U 3'b010.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 85)] Define macro CHASSIS_ID_4U 3'b000.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 86)] Define macro CHASSIS_ID_8U 3'b011.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 90)] Define macro SERVER_ID_RSVD 16'h0000.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 91)] Define macro SERVER_ID_R4900 16'h4900.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 92)] Define macro SERVER_ID_R4700 16'h4700.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 93)] Define macro SERVER_ID_R2900 16'h2900.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 94)] Define macro SERVER_ID_R2700 16'h2700.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 96)] Define macro SERVER_ID_R6900 16'h6900.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 100)] Define macro CPU_PKG_ID_NOMCP 3'b000.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 101)] Define macro CPU_PKG_ID_FABRIC 3'b001.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 102)] Define macro CPU_PKG_ID_FPGA 3'b010.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 103)] Define macro CPU_PKG_ID_RSVD011 3'b011.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 104)] Define macro CPU_PKG_ID_RSVD100 3'b100.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 105)] Define macro CPU_PKG_ID_RSVD101 3'b101.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 106)] Define macro CPU_PKG_ID_RSVD110 3'b110.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 107)] Define macro CPU_PKG_ID_RSVD111 3'b111.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 116)] Define macro AROC_TYPE_HBA 2'b00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 117)] Define macro AROC_TYPE_RAID 2'b01.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 118)] Define macro AROC_TYPE_MEZZ 2'b10.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 119)] Define macro AROC_TYPE_RSVD 2'b11.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 126)] Define macro RISER_ID_RS35R3X16 5'b00001.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 127)] Define macro RISER_ID_RS35RX16X8X8 5'b00010.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 128)] Define macro RISER_ID_RS35R2X8 5'b00011.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 129)] Define macro RISER_ID_RS35R2X16 5'b00100.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 130)] Define macro RISER_ID_RS35RX16 5'b00101.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 131)] Define macro RISER_ID_RS33RLPX8 5'b00111.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 132)] Define macro RISER_ID_RS35R5X8 5'b01000.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 133)] Define macro RISER_ID_RS35R1X16 5'b01010.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 134)] Define macro RISER_ID_RS35R2X8A 5'b01011.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 135)] Define macro RISER_ID_RS35ROCP 5'b01100.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 136)] Define macro RISER_ID_RS35R1X16C 5'b01101.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 139)] Define macro GPU_CABLE_ID_RSVD 2'b11.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 142)] Define macro BMC_MEM_SIZE_1G 2'b00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 143)] Define macro BMC_MEM_SIZE_2G 2'b01.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 144)] Define macro BMC_MEM_SIZE_4G 2'b10.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 145)] Define macro BMC_MEM_SIZE_8G 2'b11.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 147)] Define macro BMC_MEM_SIZE `BMC_MEM_SIZE_2G.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 150)] Define macro PCB_VA 2'b00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 156)] Define macro NUM_CPU 2.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 157)] Define macro NUM_CPUVR 2.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 158)] Define macro NUM_MEMVR 4.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 159)] Define macro NUM_CHN 4.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 160)] Define macro NUM_FAN 8.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 161)] Define macro NUM_NIC 4.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 162)] Define macro NUM_PSU 2.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 164)] Define macro NUM_IO 1.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 165)] Define macro NUM_RISER 6.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 166)] Define macro port_num 3.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 169)] Define macro SYS_HAS_UID_BTN.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 171)] Define macro NUM_BP 8      /********G5 2P**********/.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 173)] Define macro NUM_S5DEV 2      /********G5 2P**********/.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 187)] Define macro BOARD_TYPE 4'b0000.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 188)] Define macro OEM_TYPE 4'b0111.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 191)] Define macro MFR_ID_RSVD 8'h00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 192)] Define macro MFR_ID_H3C 8'h03.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 194)] Define macro MFR_ID `MFR_ID_H3C.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 197)] Define macro ODM_ID_RSVD 8'h00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 198)] Define macro ODM_ID_H3C 8'h03.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 200)] Define macro ODM_ID `ODM_ID_H3C.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 203)] Define macro PDT_LINE_RSVD 8'h00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 204)] Define macro PDT_LINE_H3C_2014_LLS 8'h01.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 206)] Define macro PDT_LINE_H3C_OEM_IN 8'h63.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 208)] Define macro PDT_LINE `PDT_LINE_H3C_OEM_IN.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 211)] Define macro PDT_GEN_RSVD 8'h00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 212)] Define macro PDT_GEN_H3C_2014_G2 8'h02.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 213)] Define macro PDT_GEN_H3C_2014_G3 8'h03.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 215)] Define macro PDT_GEN_H3C_S5000C 8'h07.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 218)] Define macro PDT_GEN `PDT_GEN_H3C_S5000C.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 221)] Define macro PDT_REV_RSVD 8'h00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 222)] Define macro PDT_REV_H3C_2014_V100R001 8'h11.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 223)] Define macro PDT_REV_H3C_2014_V200R002 8'h22.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 224)] Define macro PDT_REV_H3C_2014_V500R002 8'h52.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 225)] Define macro PDT_REV_H3C_2014_V800R001 8'h81.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 226)] Define macro PDT_REV_H3C_2014_V200R005 8'h25.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 228)] Define macro PDT_REV_H3C_2014_V500R003 8'h53.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 229)] Define macro PDT_REV_H3C_2014_V500R005 8'h55.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 230)] Define macro PDT_REV_H3C_IT_C_RACK_V700R001 8'h71.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 234)] Define macro PDT_REV `PDT_REV_H3C_IT_C_RACK_V700R001.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 237)] Define macro SERVER_ID_H3C_2014_RSVD 8'h00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 238)] Define macro SERVER_ID_H3C_2014_R2700 8'h01.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 239)] Define macro SERVER_ID_H3C_2014_R2900 8'h03.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 240)] Define macro SERVER_ID_H3C_2014_R4700 8'h11.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 241)] Define macro SERVER_ID_H3C_2014_R4900 8'h13.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 242)] Define macro SERVER_ID_H3C_2014_R6900 8'h23.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 243)] Define macro SERVER_ID_H3C_2014_R8900 8'h33.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 246)] Define macro BOARD_ID_H3C_2014_RSVD 8'h00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 247)] Define macro BOARD_ID_H3C_2014_RS03M2C9S 8'h04.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 248)] Define macro BOARD_ID_H3C_2014_RS23M2C6S 8'h03.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 249)] Define macro BOARD_ID_H3C_2014_RS33M2C9S 8'h04.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 250)] Define macro BOARD_ID_H3C_2014_RS35M2C5S 8'h03.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 251)] Define macro BOARD_ID_H3C_2014_RS35M2C16S 8'h04.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 253)] Define macro BOARD_ID_H3C_2014_RS41M2C9S 8'h11.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 256)] Define macro CHASSIS_ID_H3C_2014_RSVD 8'h00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 257)] Define macro CHASSIS_ID_H3C_2014_1U 8'h01.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 258)] Define macro CHASSIS_ID_H3C_2014_2U 8'h02.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 259)] Define macro CHASSIS_ID_H3C_2014_NONE 8'h03.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 262)] Define macro PLT_CPU_MFR_RSVD 8'h00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 263)] Define macro PLT_CPU_MFR_INTEL 8'h01.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 264)] Define macro PLT_CPU_MFR_AMD 8'h02.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 265)] Define macro PLT_CPU_MFR_FT 8'h03.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 267)] Define macro PLT_CPU_MFR `PLT_CPU_MFR_FT.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 270)] Define macro PLT_CPU_GEN_RSVD 8'h00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 271)] Define macro PLT_CPU_GEN_BROADWELL 8'h00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 272)] Define macro PLT_CPU_GEN_SKYLATE 8'h01.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 273)] Define macro PLT_CPU_GEN_ICELATE 8'h10.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 274)] Define macro PLT_CPU_GEN_FT2500 8'h05.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 276)] Define macro PLT_CPU_GEN `PLT_CPU_GEN_FT2500.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 281)] Define macro INT_MODE_RISING 2'b01.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 282)] Define macro INT_MODE_FALLING 2'b10.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 283)] Define macro INT_MODE_BOTH 2'b11.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 288)] Define macro PN_RS03M2C9S {`ASCII_A, `ASCII_3, `ASCII_F, `ASCII_T}.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 289)] Define macro PN_RS33M2C9S {`ASCII_A, `ASCII_3, `ASCII_F, `ASCII_Q}.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 290)] Define macro PN_RS23M2C6S {`ASCII_A, `ASCII_3, `ASCII_F, `ASCII_R}.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 291)] Define macro PN_RS05M2C9S {`ASCII_A, `ASCII_4, `ASCII_L, `ASCII_M}.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 292)] Define macro PN_RS35M2C16S {`ASCII_A, `ASCII_5, `ASCII_B, `ASCII_8}.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 293)] Define macro PN_RS41M2C9S {`ASCII_A, `ASCII_5, `ASCII_K, `ASCII_B}.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 294)] Define macro PN_RSVD 32'h0000_0000.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 301)] Define macro BOARD_PN `PN_RS41M2C9S.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 306)] Define macro ASCII_0 8'h30.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 307)] Define macro ASCII_1 8'h31.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 308)] Define macro ASCII_2 8'h32.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 309)] Define macro ASCII_3 8'h33.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 310)] Define macro ASCII_4 8'h34.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 311)] Define macro ASCII_5 8'h35.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 312)] Define macro ASCII_6 8'h36.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 313)] Define macro ASCII_7 8'h37.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 314)] Define macro ASCII_8 8'h38.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 315)] Define macro ASCII_9 8'h39.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 316)] Define macro ASCII_A 8'h41.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 317)] Define macro ASCII_B 8'h42.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 318)] Define macro ASCII_C 8'h43.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 319)] Define macro ASCII_D 8'h44.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 320)] Define macro ASCII_E 8'h45.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 321)] Define macro ASCII_F 8'h46.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 322)] Define macro ASCII_G 8'h47.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 323)] Define macro ASCII_H 8'h48.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 324)] Define macro ASCII_I 8'h49.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 325)] Define macro ASCII_J 8'h4A.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 326)] Define macro ASCII_K 8'h4B.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 327)] Define macro ASCII_L 8'h4C.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 328)] Define macro ASCII_M 8'h4D.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 329)] Define macro ASCII_N 8'h4E.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 330)] Define macro ASCII_O 8'h4F.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 331)] Define macro ASCII_P 8'h50.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 332)] Define macro ASCII_Q 8'h51.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 333)] Define macro ASCII_R 8'h52.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 334)] Define macro ASCII_S 8'h53.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 335)] Define macro ASCII_T 8'h54.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 336)] Define macro ASCII_U 8'h55.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 337)] Define macro ASCII_V 8'h56.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 338)] Define macro ASCII_W 8'h57.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 339)] Define macro ASCII_X 8'h58.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 340)] Define macro ASCII_Y 8'h59.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 341)] Define macro ASCII_Z 8'h5A.
Parsing done.
I: Verilog-0001: Analyzing file C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 6)] Define macro FSM_SPI_MOSI_BIT0 8'h00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 7)] Define macro FSM_SPI_MOSI_BIT1 8'h01.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 8)] Define macro FSM_SPI_MOSI_BIT2 8'h02.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 9)] Define macro FSM_SPI_MOSI_BIT3 8'h03.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 10)] Define macro FSM_SPI_MOSI_BIT4 8'h04.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 11)] Define macro FSM_SPI_MOSI_BIT5 8'h05.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 12)] Define macro FSM_SPI_MOSI_BIT6 8'h06.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 13)] Define macro FSM_SPI_MOSI_BIT7 8'h07.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 15)] Define macro FSM_SPI_MISO_BIT0 8'h00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 16)] Define macro FSM_SPI_MISO_BIT1 8'h01.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 17)] Define macro FSM_SPI_MISO_BIT2 8'h02.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 18)] Define macro FSM_SPI_MISO_BIT3 8'h03.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 19)] Define macro FSM_SPI_MISO_BIT4 8'h04.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 20)] Define macro FSM_SPI_MISO_BIT5 8'h05.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 21)] Define macro FSM_SPI_MISO_BIT6 8'h06.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 22)] Define macro FSM_SPI_MISO_BIT7 8'h07.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 25)] Define macro FSM_SPI_IDLE 8'h00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 26)] Define macro FSM_SPI 8'h01.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 27)] Define macro FSM_SPI_COMMAND 8'h02.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 28)] Define macro FSM_SPI_ADDRESS2 8'h03.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 29)] Define macro FSM_SPI_ADDRESS1 8'h04.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 30)] Define macro FSM_SPI_ADDRESS0 8'h05.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 31)] Define macro FSM_SPI_WDATA0 8'h06.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 32)] Define macro FSM_SPI_WDATA1 8'h07.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 33)] Define macro FSM_SPI_WDATA2 8'h08.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 34)] Define macro FSM_SPI_WDATA3 8'h09.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 35)] Define macro FSM_SPI_WDATA_DONE 8'h0A.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 36)] Define macro FSM_SPI_WAIT 8'h0B.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 37)] Define macro FSM_SPI_WAIT_RDY 8'h0C.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 38)] Define macro FSM_SPI_WAIT_END 8'h0D.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 39)] Define macro FSM_SPI_WAIT_DONE 8'h0E.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 40)] Define macro FSM_SPI_RDATA0 8'h0F.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 41)] Define macro FSM_SPI_RDATA1 8'h10.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 42)] Define macro FSM_SPI_RDATA2 8'h11.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 43)] Define macro FSM_SPI_RDATA3 8'h12.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 44)] Define macro FSM_SPI_RDATA_DONE 8'h13.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 45)] Define macro FSM_SPI_FAULT 8'h14.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 46)] Define macro FSM_SPI_DONE 8'h15.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 48)] Define macro FSM_BUF_IDLE 8'h00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 49)] Define macro FSM_BUF_SPI_WDATA_DONE 8'h01.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 50)] Define macro FSM_BUF_SPI_TX_LPC_TX 8'h02.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 51)] Define macro FSM_BUF_LPC_TX_BUFFER 8'h03.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 52)] Define macro FSM_BUF_LPC_TX 8'h04.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 53)] Define macro FSM_BUF_LPC_DONE_TX 8'h05.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 54)] Define macro FSM_BUF_SPI_WAIT 8'h06.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 55)] Define macro FSM_BUF_SPI_RX_LPC_RX 8'h07.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 56)] Define macro FSM_BUF_LPC_RX_BUFFER 8'h08.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 57)] Define macro FSM_BUF_LPC_RX 8'h09.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 58)] Define macro FSM_BUF_LPC_DONE_RX 8'h0A.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 59)] Define macro FSM_BUF_LPC_RX_SPI_RX 8'h0B.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 60)] Define macro FSM_BUF_SPI_RDATA_BUFFER 8'h0C.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 61)] Define macro FSM_BUF_SPI_RDATA0 8'h0D.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 62)] Define macro FSM_BUF_SPI_WAIT_DONE 8'h0E.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 63)] Define macro FSM_BUF_DONE 8'h0F.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 65)] Define macro FSM_LPC_IDLE 8'h00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 66)] Define macro FSM_LPC 8'h01.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 67)] Define macro FSM_LPC_START0 8'h02.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 68)] Define macro FSM_LPC_START 8'h03.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 69)] Define macro FSM_LPC_CTDIR 8'h04.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 70)] Define macro FSM_LPC_ADDR_3 8'h05.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 71)] Define macro FSM_LPC_ADDR_2 8'h06.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 72)] Define macro FSM_LPC_ADDR_1 8'h07.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 73)] Define macro FSM_LPC_ADDR_0 8'h08.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 74)] Define macro FSM_LPC_WDATA_0 8'h09.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 75)] Define macro FSM_LPC_WDATA_1 8'h0A.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 76)] Define macro FSM_LPC_WTAR_0 8'h0B.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 77)] Define macro FSM_LPC_WTAR_1 8'h0C.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 78)] Define macro FSM_LPC_WSYNC 8'h0D.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 79)] Define macro FSM_LPC_RDATA_0 8'h0E.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 80)] Define macro FSM_LPC_RDATA_1 8'h0F.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 81)] Define macro FSM_LPC_RTAR_0 8'h10.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 82)] Define macro FSM_LPC_RTAR_1 8'h11.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 83)] Define macro FSM_LPC_RSYNC 8'h12.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 84)] Define macro FSM_LPC_TAR2_0 8'h13.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 85)] Define macro FSM_LPC_TAR2_1 8'h14.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 86)] Define macro FSM_LPC_FAULT 8'h15.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 87)] Define macro FSM_LPC_DONE 8'h16.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 164)] Define macro LPC_CYCTYPE_IO 2'b00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 170)] Define macro LPC_DIRECTION_RD 1'b0.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 171)] Define macro LPC_DIRECTION_WR 1'b1.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/tpm_define.v(line number: 180)] Define macro LPC_SYNC_RDY 4'b0000.
Parsing done.
I: Verilog-0001: Analyzing file C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/button_ctrl/power_button.v.
I: Verilog-0002: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/button_ctrl/power_button.v(line number: 16)] Analyzing module power_button (library work).
Parsing done.
I: Verilog-0001: Analyzing file C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/common/edge_delay.v.
I: Verilog-0002: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/common/edge_delay.v(line number: 24)] Analyzing module edge_delay (library work).
Parsing done.
I: Verilog-0001: Analyzing file C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/common/edge_detect.v.
I: Verilog-0002: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/common/edge_detect.v(line number: 28)] Analyzing module edge_detect (library work).
Parsing done.
I: Verilog-0001: Analyzing file C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/common/Edge_Detect1.v.
I: Verilog-0002: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/common/Edge_Detect1.v(line number: 4)] Analyzing module Edge_Detect1 (library work).
Parsing done.
I: Verilog-0001: Analyzing file C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/common/edge_sync.v.
I: Verilog-0002: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/common/edge_sync.v(line number: 19)] Analyzing module edge_sync (library work).
I: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/common/edge_sync.v(line number: 21)] Convert attribute name from syn_preserve to PAP_PRESERVE
Parsing done.
I: Verilog-0001: Analyzing file C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/common/led_blink_code.v.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/common/led_blink_code.v(line number: 33)] Define macro CLK_CYCLES_OFF 1.
I: Verilog-0002: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/common/led_blink_code.v(line number: 35)] Analyzing module led_blink_code (library work).
Parsing done.
I: Verilog-0001: Analyzing file C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/common/pon_reset.v.
I: Verilog-0002: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/common/pon_reset.v(line number: 19)] Analyzing module pon_reset (library work).
Parsing done.
I: Verilog-0001: Analyzing file C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/common/post_leds.v.
I: Verilog-0002: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/common/post_leds.v(line number: 21)] Analyzing module post_leds (library work).
I: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/common/post_leds.v(line number: 42)] Convert attribute name from syn_encoding to PAP_FSM_ENCODING
Parsing done.
I: Verilog-0001: Analyzing file C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/common/system_reset.v.
I: Verilog-0002: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/common/system_reset.v(line number: 15)] Analyzing module system_reset (library work).
Parsing done.
I: Verilog-0001: Analyzing file C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/common/thermal.v.
I: Found Verilog include file C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 6)] Define macro RS35M2C16S_VA.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 8)] Define macro RS41M2C9S.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 14)] Define macro H3C_2014_RS35M2C16S_VA.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 18)] Define macro SPECIFIC_POWER_P1V8_PCH_STBY.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 23)] Define macro PCH_MODE_LPC.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 25)] Define macro PSU_CTRL.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 30)] Define macro CPLD_DATE_YYYYMMDD 32'h20240608.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 33)] Define macro CPLD_TIME_HHMMSSXX {24'h151400, `CPLD_TIME_XX}.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 35)] Define macro CPLD_TIME_XX 8'hZZ.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 38)] Define macro H3C_2014_RS35M2C16S_VA.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 51)] Define macro CPLD_VER 16'h01A1.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 52)] Define macro PFR_CPLD_VER 16'h0500.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 53)] Define macro DB_CPLD_VER 16'h0500.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 56)] Define macro GEN_ID_RSVD 4'b0000.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 57)] Define macro GEN_ID_G2 4'b0010.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 58)] Define macro GEN_ID_G3 4'b0011.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 59)] Define macro GEN_ID_G5 4'b0101.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 63)] Define macro GEN_ID `GEN_ID_RSVD.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 67)] Define macro BOARD_ID_RSVD 4'b0000.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 68)] Define macro BOARD_ID_RS03M2C9S 4'b0100.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 69)] Define macro BOARD_ID_RS23M2C6S 4'b0011.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 70)] Define macro BOARD_ID_RS33M2C9S 4'b0100.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 71)] Define macro BOARD_ID_RS05M2C9S 4'b0101.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 72)] Define macro BOARD_ID_RS35M2C5S 4'b0011.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 73)] Define macro BOARD_ID_RS35M2C16S 4'b0100.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 75)] Define macro BOARD_ID_RS41M2C9S 4'b0001.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 83)] Define macro CHASSIS_ID_1U 3'b001.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 84)] Define macro CHASSIS_ID_2U 3'b010.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 85)] Define macro CHASSIS_ID_4U 3'b000.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 86)] Define macro CHASSIS_ID_8U 3'b011.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 90)] Define macro SERVER_ID_RSVD 16'h0000.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 91)] Define macro SERVER_ID_R4900 16'h4900.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 92)] Define macro SERVER_ID_R4700 16'h4700.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 93)] Define macro SERVER_ID_R2900 16'h2900.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 94)] Define macro SERVER_ID_R2700 16'h2700.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 96)] Define macro SERVER_ID_R6900 16'h6900.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 100)] Define macro CPU_PKG_ID_NOMCP 3'b000.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 101)] Define macro CPU_PKG_ID_FABRIC 3'b001.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 102)] Define macro CPU_PKG_ID_FPGA 3'b010.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 103)] Define macro CPU_PKG_ID_RSVD011 3'b011.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 104)] Define macro CPU_PKG_ID_RSVD100 3'b100.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 105)] Define macro CPU_PKG_ID_RSVD101 3'b101.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 106)] Define macro CPU_PKG_ID_RSVD110 3'b110.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 107)] Define macro CPU_PKG_ID_RSVD111 3'b111.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 116)] Define macro AROC_TYPE_HBA 2'b00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 117)] Define macro AROC_TYPE_RAID 2'b01.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 118)] Define macro AROC_TYPE_MEZZ 2'b10.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 119)] Define macro AROC_TYPE_RSVD 2'b11.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 126)] Define macro RISER_ID_RS35R3X16 5'b00001.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 127)] Define macro RISER_ID_RS35RX16X8X8 5'b00010.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 128)] Define macro RISER_ID_RS35R2X8 5'b00011.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 129)] Define macro RISER_ID_RS35R2X16 5'b00100.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 130)] Define macro RISER_ID_RS35RX16 5'b00101.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 131)] Define macro RISER_ID_RS33RLPX8 5'b00111.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 132)] Define macro RISER_ID_RS35R5X8 5'b01000.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 133)] Define macro RISER_ID_RS35R1X16 5'b01010.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 134)] Define macro RISER_ID_RS35R2X8A 5'b01011.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 135)] Define macro RISER_ID_RS35ROCP 5'b01100.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 136)] Define macro RISER_ID_RS35R1X16C 5'b01101.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 139)] Define macro GPU_CABLE_ID_RSVD 2'b11.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 142)] Define macro BMC_MEM_SIZE_1G 2'b00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 143)] Define macro BMC_MEM_SIZE_2G 2'b01.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 144)] Define macro BMC_MEM_SIZE_4G 2'b10.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 145)] Define macro BMC_MEM_SIZE_8G 2'b11.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 147)] Define macro BMC_MEM_SIZE `BMC_MEM_SIZE_2G.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 150)] Define macro PCB_VA 2'b00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 156)] Define macro NUM_CPU 2.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 157)] Define macro NUM_CPUVR 2.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 158)] Define macro NUM_MEMVR 4.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 159)] Define macro NUM_CHN 4.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 160)] Define macro NUM_FAN 8.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 161)] Define macro NUM_NIC 4.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 162)] Define macro NUM_PSU 2.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 164)] Define macro NUM_IO 1.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 165)] Define macro NUM_RISER 6.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 166)] Define macro port_num 3.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 169)] Define macro SYS_HAS_UID_BTN.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 171)] Define macro NUM_BP 8      /********G5 2P**********/.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 173)] Define macro NUM_S5DEV 2      /********G5 2P**********/.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 187)] Define macro BOARD_TYPE 4'b0000.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 188)] Define macro OEM_TYPE 4'b0111.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 191)] Define macro MFR_ID_RSVD 8'h00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 192)] Define macro MFR_ID_H3C 8'h03.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 194)] Define macro MFR_ID `MFR_ID_H3C.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 197)] Define macro ODM_ID_RSVD 8'h00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 198)] Define macro ODM_ID_H3C 8'h03.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 200)] Define macro ODM_ID `ODM_ID_H3C.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 203)] Define macro PDT_LINE_RSVD 8'h00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 204)] Define macro PDT_LINE_H3C_2014_LLS 8'h01.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 206)] Define macro PDT_LINE_H3C_OEM_IN 8'h63.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 208)] Define macro PDT_LINE `PDT_LINE_H3C_OEM_IN.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 211)] Define macro PDT_GEN_RSVD 8'h00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 212)] Define macro PDT_GEN_H3C_2014_G2 8'h02.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 213)] Define macro PDT_GEN_H3C_2014_G3 8'h03.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 215)] Define macro PDT_GEN_H3C_S5000C 8'h07.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 218)] Define macro PDT_GEN `PDT_GEN_H3C_S5000C.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 221)] Define macro PDT_REV_RSVD 8'h00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 222)] Define macro PDT_REV_H3C_2014_V100R001 8'h11.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 223)] Define macro PDT_REV_H3C_2014_V200R002 8'h22.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 224)] Define macro PDT_REV_H3C_2014_V500R002 8'h52.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 225)] Define macro PDT_REV_H3C_2014_V800R001 8'h81.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 226)] Define macro PDT_REV_H3C_2014_V200R005 8'h25.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 228)] Define macro PDT_REV_H3C_2014_V500R003 8'h53.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 229)] Define macro PDT_REV_H3C_2014_V500R005 8'h55.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 230)] Define macro PDT_REV_H3C_IT_C_RACK_V700R001 8'h71.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 234)] Define macro PDT_REV `PDT_REV_H3C_IT_C_RACK_V700R001.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 237)] Define macro SERVER_ID_H3C_2014_RSVD 8'h00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 238)] Define macro SERVER_ID_H3C_2014_R2700 8'h01.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 239)] Define macro SERVER_ID_H3C_2014_R2900 8'h03.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 240)] Define macro SERVER_ID_H3C_2014_R4700 8'h11.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 241)] Define macro SERVER_ID_H3C_2014_R4900 8'h13.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 242)] Define macro SERVER_ID_H3C_2014_R6900 8'h23.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 243)] Define macro SERVER_ID_H3C_2014_R8900 8'h33.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 246)] Define macro BOARD_ID_H3C_2014_RSVD 8'h00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 247)] Define macro BOARD_ID_H3C_2014_RS03M2C9S 8'h04.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 248)] Define macro BOARD_ID_H3C_2014_RS23M2C6S 8'h03.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 249)] Define macro BOARD_ID_H3C_2014_RS33M2C9S 8'h04.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 250)] Define macro BOARD_ID_H3C_2014_RS35M2C5S 8'h03.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 251)] Define macro BOARD_ID_H3C_2014_RS35M2C16S 8'h04.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 253)] Define macro BOARD_ID_H3C_2014_RS41M2C9S 8'h11.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 256)] Define macro CHASSIS_ID_H3C_2014_RSVD 8'h00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 257)] Define macro CHASSIS_ID_H3C_2014_1U 8'h01.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 258)] Define macro CHASSIS_ID_H3C_2014_2U 8'h02.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 259)] Define macro CHASSIS_ID_H3C_2014_NONE 8'h03.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 262)] Define macro PLT_CPU_MFR_RSVD 8'h00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 263)] Define macro PLT_CPU_MFR_INTEL 8'h01.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 264)] Define macro PLT_CPU_MFR_AMD 8'h02.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 265)] Define macro PLT_CPU_MFR_FT 8'h03.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 267)] Define macro PLT_CPU_MFR `PLT_CPU_MFR_FT.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 270)] Define macro PLT_CPU_GEN_RSVD 8'h00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 271)] Define macro PLT_CPU_GEN_BROADWELL 8'h00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 272)] Define macro PLT_CPU_GEN_SKYLATE 8'h01.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 273)] Define macro PLT_CPU_GEN_ICELATE 8'h10.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 274)] Define macro PLT_CPU_GEN_FT2500 8'h05.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 276)] Define macro PLT_CPU_GEN `PLT_CPU_GEN_FT2500.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 281)] Define macro INT_MODE_RISING 2'b01.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 282)] Define macro INT_MODE_FALLING 2'b10.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 283)] Define macro INT_MODE_BOTH 2'b11.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 288)] Define macro PN_RS03M2C9S {`ASCII_A, `ASCII_3, `ASCII_F, `ASCII_T}.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 289)] Define macro PN_RS33M2C9S {`ASCII_A, `ASCII_3, `ASCII_F, `ASCII_Q}.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 290)] Define macro PN_RS23M2C6S {`ASCII_A, `ASCII_3, `ASCII_F, `ASCII_R}.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 291)] Define macro PN_RS05M2C9S {`ASCII_A, `ASCII_4, `ASCII_L, `ASCII_M}.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 292)] Define macro PN_RS35M2C16S {`ASCII_A, `ASCII_5, `ASCII_B, `ASCII_8}.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 293)] Define macro PN_RS41M2C9S {`ASCII_A, `ASCII_5, `ASCII_K, `ASCII_B}.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 294)] Define macro PN_RSVD 32'h0000_0000.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 301)] Define macro BOARD_PN `PN_RS41M2C9S.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 306)] Define macro ASCII_0 8'h30.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 307)] Define macro ASCII_1 8'h31.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 308)] Define macro ASCII_2 8'h32.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 309)] Define macro ASCII_3 8'h33.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 310)] Define macro ASCII_4 8'h34.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 311)] Define macro ASCII_5 8'h35.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 312)] Define macro ASCII_6 8'h36.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 313)] Define macro ASCII_7 8'h37.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 314)] Define macro ASCII_8 8'h38.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 315)] Define macro ASCII_9 8'h39.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 316)] Define macro ASCII_A 8'h41.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 317)] Define macro ASCII_B 8'h42.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 318)] Define macro ASCII_C 8'h43.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 319)] Define macro ASCII_D 8'h44.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 320)] Define macro ASCII_E 8'h45.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 321)] Define macro ASCII_F 8'h46.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 322)] Define macro ASCII_G 8'h47.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 323)] Define macro ASCII_H 8'h48.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 324)] Define macro ASCII_I 8'h49.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 325)] Define macro ASCII_J 8'h4A.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 326)] Define macro ASCII_K 8'h4B.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 327)] Define macro ASCII_L 8'h4C.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 328)] Define macro ASCII_M 8'h4D.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 329)] Define macro ASCII_N 8'h4E.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 330)] Define macro ASCII_O 8'h4F.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 331)] Define macro ASCII_P 8'h50.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 332)] Define macro ASCII_Q 8'h51.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 333)] Define macro ASCII_R 8'h52.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 334)] Define macro ASCII_S 8'h53.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 335)] Define macro ASCII_T 8'h54.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 336)] Define macro ASCII_U 8'h55.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 337)] Define macro ASCII_V 8'h56.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 338)] Define macro ASCII_W 8'h57.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 339)] Define macro ASCII_X 8'h58.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 340)] Define macro ASCII_Y 8'h59.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 341)] Define macro ASCII_Z 8'h5A.
I: Verilog-0002: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/common/thermal.v(line number: 18)] Analyzing module thermal (library work).
Parsing done.
I: Verilog-0001: Analyzing file C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/common/timer_gen.v.
I: Verilog-0002: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/common/timer_gen.v(line number: 5)] Analyzing module timer_gen (library work).
Parsing done.
I: Verilog-0001: Analyzing file C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/common/UID_Function.v.
I: Verilog-0002: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/common/UID_Function.v(line number: 27)] Analyzing module UID_Function (library work).
Parsing done.
I: Verilog-0001: Analyzing file C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/communication/p2s_master.v.
I: Verilog-0002: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/communication/p2s_master.v(line number: 27)] Analyzing module p2s_master (library work).
I: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/communication/p2s_master.v(line number: 27)] Convert attribute name from syn_preserve to PAP_PRESERVE
Parsing done.
I: Verilog-0001: Analyzing file C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/communication/p2s_slave.v.
I: Verilog-0002: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/communication/p2s_slave.v(line number: 28)] Analyzing module p2s_slave (library work).
I: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/communication/p2s_slave.v(line number: 28)] Convert attribute name from syn_preserve to PAP_PRESERVE
Parsing done.
I: Verilog-0001: Analyzing file C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/communication/s2p_master.v.
I: Verilog-0002: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/communication/s2p_master.v(line number: 27)] Analyzing module s2p_master (library work).
I: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/communication/s2p_master.v(line number: 27)] Convert attribute name from syn_preserve to PAP_PRESERVE
Parsing done.
I: Verilog-0001: Analyzing file C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/communication/s2p_slave.v.
I: Verilog-0002: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/communication/s2p_slave.v(line number: 27)] Analyzing module s2p_slave (library work).
I: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/communication/s2p_slave.v(line number: 28)] Convert attribute name from syn_preserve to PAP_PRESERVE
Parsing done.
I: Verilog-0001: Analyzing file C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/communication/uart_master.v.
I: Verilog-0002: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/communication/uart_master.v(line number: 25)] Analyzing module UART_MASTER (library work).
Parsing done.
I: Verilog-0001: Analyzing file C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/fan_ctrl/fan_counter.v.
I: Verilog-0002: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/fan_ctrl/fan_counter.v(line number: 24)] Analyzing module fan_counter (library work).
Parsing done.
I: Verilog-0001: Analyzing file C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/fan_ctrl/fan_pwm_tach.v.
I: Verilog-0002: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/fan_ctrl/fan_pwm_tach.v(line number: 11)] Analyzing module fan_pwm_tach (library work).
Parsing done.
I: Verilog-0001: Analyzing file C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/i2c/bmc_cpld_i2c_ram.v.
I: Verilog-0002: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/i2c/bmc_cpld_i2c_ram.v(line number: 3)] Analyzing module bmc_cpld_i2c_ram (library work).
Parsing done.
I: Verilog-0001: Analyzing file C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/pwrseq/pwrcap.v.
I: Found Verilog include file C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 6)] Define macro RS35M2C16S_VA.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 8)] Define macro RS41M2C9S.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 14)] Define macro H3C_2014_RS35M2C16S_VA.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 18)] Define macro SPECIFIC_POWER_P1V8_PCH_STBY.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 23)] Define macro PCH_MODE_LPC.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 25)] Define macro PSU_CTRL.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 30)] Define macro CPLD_DATE_YYYYMMDD 32'h20240608.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 33)] Define macro CPLD_TIME_HHMMSSXX {24'h151400, `CPLD_TIME_XX}.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 35)] Define macro CPLD_TIME_XX 8'hZZ.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 38)] Define macro H3C_2014_RS35M2C16S_VA.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 51)] Define macro CPLD_VER 16'h01A1.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 52)] Define macro PFR_CPLD_VER 16'h0500.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 53)] Define macro DB_CPLD_VER 16'h0500.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 56)] Define macro GEN_ID_RSVD 4'b0000.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 57)] Define macro GEN_ID_G2 4'b0010.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 58)] Define macro GEN_ID_G3 4'b0011.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 59)] Define macro GEN_ID_G5 4'b0101.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 63)] Define macro GEN_ID `GEN_ID_RSVD.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 67)] Define macro BOARD_ID_RSVD 4'b0000.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 68)] Define macro BOARD_ID_RS03M2C9S 4'b0100.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 69)] Define macro BOARD_ID_RS23M2C6S 4'b0011.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 70)] Define macro BOARD_ID_RS33M2C9S 4'b0100.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 71)] Define macro BOARD_ID_RS05M2C9S 4'b0101.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 72)] Define macro BOARD_ID_RS35M2C5S 4'b0011.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 73)] Define macro BOARD_ID_RS35M2C16S 4'b0100.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 75)] Define macro BOARD_ID_RS41M2C9S 4'b0001.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 83)] Define macro CHASSIS_ID_1U 3'b001.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 84)] Define macro CHASSIS_ID_2U 3'b010.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 85)] Define macro CHASSIS_ID_4U 3'b000.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 86)] Define macro CHASSIS_ID_8U 3'b011.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 90)] Define macro SERVER_ID_RSVD 16'h0000.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 91)] Define macro SERVER_ID_R4900 16'h4900.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 92)] Define macro SERVER_ID_R4700 16'h4700.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 93)] Define macro SERVER_ID_R2900 16'h2900.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 94)] Define macro SERVER_ID_R2700 16'h2700.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 96)] Define macro SERVER_ID_R6900 16'h6900.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 100)] Define macro CPU_PKG_ID_NOMCP 3'b000.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 101)] Define macro CPU_PKG_ID_FABRIC 3'b001.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 102)] Define macro CPU_PKG_ID_FPGA 3'b010.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 103)] Define macro CPU_PKG_ID_RSVD011 3'b011.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 104)] Define macro CPU_PKG_ID_RSVD100 3'b100.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 105)] Define macro CPU_PKG_ID_RSVD101 3'b101.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 106)] Define macro CPU_PKG_ID_RSVD110 3'b110.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 107)] Define macro CPU_PKG_ID_RSVD111 3'b111.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 116)] Define macro AROC_TYPE_HBA 2'b00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 117)] Define macro AROC_TYPE_RAID 2'b01.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 118)] Define macro AROC_TYPE_MEZZ 2'b10.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 119)] Define macro AROC_TYPE_RSVD 2'b11.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 126)] Define macro RISER_ID_RS35R3X16 5'b00001.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 127)] Define macro RISER_ID_RS35RX16X8X8 5'b00010.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 128)] Define macro RISER_ID_RS35R2X8 5'b00011.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 129)] Define macro RISER_ID_RS35R2X16 5'b00100.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 130)] Define macro RISER_ID_RS35RX16 5'b00101.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 131)] Define macro RISER_ID_RS33RLPX8 5'b00111.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 132)] Define macro RISER_ID_RS35R5X8 5'b01000.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 133)] Define macro RISER_ID_RS35R1X16 5'b01010.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 134)] Define macro RISER_ID_RS35R2X8A 5'b01011.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 135)] Define macro RISER_ID_RS35ROCP 5'b01100.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 136)] Define macro RISER_ID_RS35R1X16C 5'b01101.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 139)] Define macro GPU_CABLE_ID_RSVD 2'b11.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 142)] Define macro BMC_MEM_SIZE_1G 2'b00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 143)] Define macro BMC_MEM_SIZE_2G 2'b01.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 144)] Define macro BMC_MEM_SIZE_4G 2'b10.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 145)] Define macro BMC_MEM_SIZE_8G 2'b11.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 147)] Define macro BMC_MEM_SIZE `BMC_MEM_SIZE_2G.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 150)] Define macro PCB_VA 2'b00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 156)] Define macro NUM_CPU 2.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 157)] Define macro NUM_CPUVR 2.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 158)] Define macro NUM_MEMVR 4.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 159)] Define macro NUM_CHN 4.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 160)] Define macro NUM_FAN 8.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 161)] Define macro NUM_NIC 4.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 162)] Define macro NUM_PSU 2.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 164)] Define macro NUM_IO 1.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 165)] Define macro NUM_RISER 6.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 166)] Define macro port_num 3.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 169)] Define macro SYS_HAS_UID_BTN.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 171)] Define macro NUM_BP 8      /********G5 2P**********/.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 173)] Define macro NUM_S5DEV 2      /********G5 2P**********/.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 187)] Define macro BOARD_TYPE 4'b0000.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 188)] Define macro OEM_TYPE 4'b0111.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 191)] Define macro MFR_ID_RSVD 8'h00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 192)] Define macro MFR_ID_H3C 8'h03.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 194)] Define macro MFR_ID `MFR_ID_H3C.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 197)] Define macro ODM_ID_RSVD 8'h00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 198)] Define macro ODM_ID_H3C 8'h03.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 200)] Define macro ODM_ID `ODM_ID_H3C.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 203)] Define macro PDT_LINE_RSVD 8'h00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 204)] Define macro PDT_LINE_H3C_2014_LLS 8'h01.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 206)] Define macro PDT_LINE_H3C_OEM_IN 8'h63.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 208)] Define macro PDT_LINE `PDT_LINE_H3C_OEM_IN.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 211)] Define macro PDT_GEN_RSVD 8'h00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 212)] Define macro PDT_GEN_H3C_2014_G2 8'h02.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 213)] Define macro PDT_GEN_H3C_2014_G3 8'h03.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 215)] Define macro PDT_GEN_H3C_S5000C 8'h07.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 218)] Define macro PDT_GEN `PDT_GEN_H3C_S5000C.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 221)] Define macro PDT_REV_RSVD 8'h00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 222)] Define macro PDT_REV_H3C_2014_V100R001 8'h11.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 223)] Define macro PDT_REV_H3C_2014_V200R002 8'h22.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 224)] Define macro PDT_REV_H3C_2014_V500R002 8'h52.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 225)] Define macro PDT_REV_H3C_2014_V800R001 8'h81.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 226)] Define macro PDT_REV_H3C_2014_V200R005 8'h25.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 228)] Define macro PDT_REV_H3C_2014_V500R003 8'h53.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 229)] Define macro PDT_REV_H3C_2014_V500R005 8'h55.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 230)] Define macro PDT_REV_H3C_IT_C_RACK_V700R001 8'h71.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 234)] Define macro PDT_REV `PDT_REV_H3C_IT_C_RACK_V700R001.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 237)] Define macro SERVER_ID_H3C_2014_RSVD 8'h00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 238)] Define macro SERVER_ID_H3C_2014_R2700 8'h01.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 239)] Define macro SERVER_ID_H3C_2014_R2900 8'h03.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 240)] Define macro SERVER_ID_H3C_2014_R4700 8'h11.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 241)] Define macro SERVER_ID_H3C_2014_R4900 8'h13.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 242)] Define macro SERVER_ID_H3C_2014_R6900 8'h23.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 243)] Define macro SERVER_ID_H3C_2014_R8900 8'h33.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 246)] Define macro BOARD_ID_H3C_2014_RSVD 8'h00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 247)] Define macro BOARD_ID_H3C_2014_RS03M2C9S 8'h04.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 248)] Define macro BOARD_ID_H3C_2014_RS23M2C6S 8'h03.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 249)] Define macro BOARD_ID_H3C_2014_RS33M2C9S 8'h04.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 250)] Define macro BOARD_ID_H3C_2014_RS35M2C5S 8'h03.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 251)] Define macro BOARD_ID_H3C_2014_RS35M2C16S 8'h04.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 253)] Define macro BOARD_ID_H3C_2014_RS41M2C9S 8'h11.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 256)] Define macro CHASSIS_ID_H3C_2014_RSVD 8'h00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 257)] Define macro CHASSIS_ID_H3C_2014_1U 8'h01.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 258)] Define macro CHASSIS_ID_H3C_2014_2U 8'h02.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 259)] Define macro CHASSIS_ID_H3C_2014_NONE 8'h03.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 262)] Define macro PLT_CPU_MFR_RSVD 8'h00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 263)] Define macro PLT_CPU_MFR_INTEL 8'h01.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 264)] Define macro PLT_CPU_MFR_AMD 8'h02.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 265)] Define macro PLT_CPU_MFR_FT 8'h03.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 267)] Define macro PLT_CPU_MFR `PLT_CPU_MFR_FT.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 270)] Define macro PLT_CPU_GEN_RSVD 8'h00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 271)] Define macro PLT_CPU_GEN_BROADWELL 8'h00.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 272)] Define macro PLT_CPU_GEN_SKYLATE 8'h01.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 273)] Define macro PLT_CPU_GEN_ICELATE 8'h10.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 274)] Define macro PLT_CPU_GEN_FT2500 8'h05.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 276)] Define macro PLT_CPU_GEN `PLT_CPU_GEN_FT2500.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 281)] Define macro INT_MODE_RISING 2'b01.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 282)] Define macro INT_MODE_FALLING 2'b10.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 283)] Define macro INT_MODE_BOTH 2'b11.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 288)] Define macro PN_RS03M2C9S {`ASCII_A, `ASCII_3, `ASCII_F, `ASCII_T}.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 289)] Define macro PN_RS33M2C9S {`ASCII_A, `ASCII_3, `ASCII_F, `ASCII_Q}.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 290)] Define macro PN_RS23M2C6S {`ASCII_A, `ASCII_3, `ASCII_F, `ASCII_R}.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 291)] Define macro PN_RS05M2C9S {`ASCII_A, `ASCII_4, `ASCII_L, `ASCII_M}.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 292)] Define macro PN_RS35M2C16S {`ASCII_A, `ASCII_5, `ASCII_B, `ASCII_8}.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 293)] Define macro PN_RS41M2C9S {`ASCII_A, `ASCII_5, `ASCII_K, `ASCII_B}.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 294)] Define macro PN_RSVD 32'h0000_0000.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 301)] Define macro BOARD_PN `PN_RS41M2C9S.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 306)] Define macro ASCII_0 8'h30.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 307)] Define macro ASCII_1 8'h31.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 308)] Define macro ASCII_2 8'h32.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 309)] Define macro ASCII_3 8'h33.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 310)] Define macro ASCII_4 8'h34.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 311)] Define macro ASCII_5 8'h35.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 312)] Define macro ASCII_6 8'h36.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 313)] Define macro ASCII_7 8'h37.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 314)] Define macro ASCII_8 8'h38.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 315)] Define macro ASCII_9 8'h39.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 316)] Define macro ASCII_A 8'h41.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 317)] Define macro ASCII_B 8'h42.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 318)] Define macro ASCII_C 8'h43.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 319)] Define macro ASCII_D 8'h44.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 320)] Define macro ASCII_E 8'h45.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 321)] Define macro ASCII_F 8'h46.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 322)] Define macro ASCII_G 8'h47.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 323)] Define macro ASCII_H 8'h48.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 324)] Define macro ASCII_I 8'h49.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 325)] Define macro ASCII_J 8'h4A.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 326)] Define macro ASCII_K 8'h4B.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 327)] Define macro ASCII_L 8'h4C.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 328)] Define macro ASCII_M 8'h4D.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 329)] Define macro ASCII_N 8'h4E.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 330)] Define macro ASCII_O 8'h4F.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 331)] Define macro ASCII_P 8'h50.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 332)] Define macro ASCII_Q 8'h51.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 333)] Define macro ASCII_R 8'h52.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 334)] Define macro ASCII_S 8'h53.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 335)] Define macro ASCII_T 8'h54.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 336)] Define macro ASCII_U 8'h55.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 337)] Define macro ASCII_V 8'h56.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 338)] Define macro ASCII_W 8'h57.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 339)] Define macro ASCII_X 8'h58.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 340)] Define macro ASCII_Y 8'h59.
I: Verilog-0008: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh(line number: 341)] Define macro ASCII_Z 8'h5A.
I: Verilog-0002: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/pwrseq/pwrcap.v(line number: 25)] Analyzing module pwrcap (library work).
Parsing done.
I: Verilog-0001: Analyzing file C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/prj/Tieta_M/ipcore/pll_i25M_o50M_o25M/pll_i25M_o50M_o25M.v.
I: Verilog-0002: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/prj/Tieta_M/ipcore/pll_i25M_o50M_o25M/pll_i25M_o50M_o25M.v(line number: 17)] Analyzing module pll_i25M_o50M_o25M (library pll_i25M_o50M_o25M).
Parsing done.
I: Module "Tieta_Feiteng_1001_top" is set as top module
Program Error Out.
Action compile: Real time elapsed is 0h:0m:5s
Action compile: CPU time elapsed is 0h:0m:1s
Action compile: Process CPU time elapsed is 0h:0m:1s
Action compile: Peak memory pool usage is 139 MB

Current time: Mon Feb  9 17:42:56 2026
Parse module hierarchy of project 'C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/prj/Tieta_M/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: 'C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v'. 
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 712)] Unknown macro 'NUM_PSU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 713)] Unknown macro 'NUM_PSU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 770)] Unknown macro 'NUM_CPU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 839)] Unknown macro 'NUM_FAN'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1018)] Unknown macro 'NUM_IO'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1019)] Unknown macro 'NUM_PSU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1020)] Unknown macro 'NUM_PSU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1021)] Unknown macro 'NUM_PSU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1022)] Unknown macro 'NUM_PSU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1023)] Unknown macro 'NUM_PSU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1024)] Unknown macro 'NUM_PSU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1025)] Unknown macro 'NUM_PSU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1036)] Unknown macro 'NUM_CPU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1037)] Unknown macro 'NUM_CPU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1052)] Unknown macro 'NUM_PSU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1060)] Unknown macro 'NUM_PSU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1061)] Unknown macro 'NUM_CPU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1062)] Unknown macro 'NUM_CPU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1063)] Unknown macro 'NUM_CPU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1064)] Unknown macro 'NUM_CPU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1065)] Unknown macro 'NUM_CPU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1117)] Unknown macro 'NUM_CPU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1302)] Unknown macro 'NUM_NIC'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1303)] Unknown macro 'NUM_NIC'.
E: Verilog-4060: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 2003)] Multiple instances with the same instance name 'db_inst_cpu_rail'.
E: Verilog-4005: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 2093)] Syntax error near }.
E: Verilog-4005: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 2108)] Syntax error near ).
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 3008)] Unknown macro 'NUM_CPU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 3010)] Unknown macro 'NUM_S5DEV'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 3014)] Unknown macro 'NUM_RISER'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 3549)] Unknown macro 'NUM_PSU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 3892)] Unknown macro 'NUM_CPU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 3893)] Unknown macro 'NUM_PSU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 3894)] Unknown macro 'NUM_CHN'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 3970)] Unknown macro 'NUM_CPU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 3971)] Unknown macro 'NUM_IO'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 4080)] Unknown macro 'CPLD_VER'.
E: Verilog-4005: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 4080)] Syntax error near ,.
E: Verilog-4005: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 4080)] Syntax error near }.
E: Verilog-4005: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 4082)] Syntax error near ..
E: Verilog-4005: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 4083)] Syntax error near ..
E: Verilog-4005: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 4084)] Syntax error near ).
E: Verilog-4005: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 4319)] Syntax error near ;.
E: Verilog-4005: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 4320)] Syntax error near ;.
E: Verilog-4005: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 4321)] Syntax error near ;.
E: Verilog-4005: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 4322)] Syntax error near ;.
E: Verilog-4005: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 4323)] Syntax error near ;.
E: Verilog-4060: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 4347)] Multiple instances with the same instance name 'ocp_main_en_delay_inst'.
E: Parsing ERROR.
Parse module hierarchy of project 'C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/prj/Tieta_M/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
C: Flow-2001: Design file missing: 'C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh'.
Parse module hierarchy of project 'C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/prj/Tieta_M/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 712)] Unknown macro 'NUM_PSU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 713)] Unknown macro 'NUM_PSU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 770)] Unknown macro 'NUM_CPU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 839)] Unknown macro 'NUM_FAN'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1018)] Unknown macro 'NUM_IO'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1019)] Unknown macro 'NUM_PSU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1020)] Unknown macro 'NUM_PSU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1021)] Unknown macro 'NUM_PSU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1022)] Unknown macro 'NUM_PSU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1023)] Unknown macro 'NUM_PSU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1024)] Unknown macro 'NUM_PSU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1025)] Unknown macro 'NUM_PSU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1036)] Unknown macro 'NUM_CPU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1037)] Unknown macro 'NUM_CPU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1052)] Unknown macro 'NUM_PSU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1060)] Unknown macro 'NUM_PSU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1061)] Unknown macro 'NUM_CPU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1062)] Unknown macro 'NUM_CPU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1063)] Unknown macro 'NUM_CPU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1064)] Unknown macro 'NUM_CPU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1065)] Unknown macro 'NUM_CPU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1117)] Unknown macro 'NUM_CPU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1302)] Unknown macro 'NUM_NIC'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1303)] Unknown macro 'NUM_NIC'.
E: Verilog-4060: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 2003)] Multiple instances with the same instance name 'db_inst_cpu_rail'.
E: Verilog-4005: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 2093)] Syntax error near }.
E: Verilog-4005: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 2108)] Syntax error near ).
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 3008)] Unknown macro 'NUM_CPU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 3010)] Unknown macro 'NUM_S5DEV'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 3014)] Unknown macro 'NUM_RISER'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 3549)] Unknown macro 'NUM_PSU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 3892)] Unknown macro 'NUM_CPU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 3893)] Unknown macro 'NUM_PSU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 3894)] Unknown macro 'NUM_CHN'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 3970)] Unknown macro 'NUM_CPU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 3971)] Unknown macro 'NUM_IO'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 4080)] Unknown macro 'CPLD_VER'.
E: Verilog-4005: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 4080)] Syntax error near ,.
E: Verilog-4005: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 4080)] Syntax error near }.
E: Verilog-4005: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 4082)] Syntax error near ..
E: Verilog-4005: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 4083)] Syntax error near ..
E: Verilog-4005: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 4084)] Syntax error near ).
E: Verilog-4005: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 4319)] Syntax error near ;.
E: Verilog-4005: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 4320)] Syntax error near ;.
E: Verilog-4005: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 4321)] Syntax error near ;.
E: Verilog-4005: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 4322)] Syntax error near ;.
E: Verilog-4005: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 4323)] Syntax error near ;.
E: Verilog-4060: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 4347)] Multiple instances with the same instance name 'ocp_main_en_delay_inst'.
E: Parsing ERROR.
C: Flow-2001: Design file missing: 'C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh'.
E: Flow-0002: File 'C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh' doesn't exist.
Parse module hierarchy of project 'C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/prj/Tieta_M/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: 'C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/pwrseq/pwrseq_master.v'. 
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 712)] Unknown macro 'NUM_PSU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 713)] Unknown macro 'NUM_PSU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 770)] Unknown macro 'NUM_CPU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 839)] Unknown macro 'NUM_FAN'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1018)] Unknown macro 'NUM_IO'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1019)] Unknown macro 'NUM_PSU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1020)] Unknown macro 'NUM_PSU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1021)] Unknown macro 'NUM_PSU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1022)] Unknown macro 'NUM_PSU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1023)] Unknown macro 'NUM_PSU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1024)] Unknown macro 'NUM_PSU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1025)] Unknown macro 'NUM_PSU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1036)] Unknown macro 'NUM_CPU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1037)] Unknown macro 'NUM_CPU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1052)] Unknown macro 'NUM_PSU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1060)] Unknown macro 'NUM_PSU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1061)] Unknown macro 'NUM_CPU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1062)] Unknown macro 'NUM_CPU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1063)] Unknown macro 'NUM_CPU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1064)] Unknown macro 'NUM_CPU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1065)] Unknown macro 'NUM_CPU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1117)] Unknown macro 'NUM_CPU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1302)] Unknown macro 'NUM_NIC'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1303)] Unknown macro 'NUM_NIC'.
E: Verilog-4060: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 2003)] Multiple instances with the same instance name 'db_inst_cpu_rail'.
E: Verilog-4005: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 2093)] Syntax error near }.
E: Verilog-4005: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 2108)] Syntax error near ).
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 3008)] Unknown macro 'NUM_CPU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 3010)] Unknown macro 'NUM_S5DEV'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 3014)] Unknown macro 'NUM_RISER'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 3549)] Unknown macro 'NUM_PSU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 3892)] Unknown macro 'NUM_CPU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 3893)] Unknown macro 'NUM_PSU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 3894)] Unknown macro 'NUM_CHN'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 3970)] Unknown macro 'NUM_CPU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 3971)] Unknown macro 'NUM_IO'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 4080)] Unknown macro 'CPLD_VER'.
E: Verilog-4005: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 4080)] Syntax error near ,.
E: Verilog-4005: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 4080)] Syntax error near }.
E: Verilog-4005: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 4082)] Syntax error near ..
E: Verilog-4005: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 4083)] Syntax error near ..
E: Verilog-4005: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 4084)] Syntax error near ).
E: Verilog-4005: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 4319)] Syntax error near ;.
E: Verilog-4005: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 4320)] Syntax error near ;.
E: Verilog-4005: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 4321)] Syntax error near ;.
E: Verilog-4005: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 4322)] Syntax error near ;.
E: Verilog-4005: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 4323)] Syntax error near ;.
E: Verilog-4060: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 4347)] Multiple instances with the same instance name 'ocp_main_en_delay_inst'.
E: Parsing ERROR.
C: Flow-2001: Design file missing: 'C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh'.
Parse module hierarchy of project 'C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/prj/Tieta_M/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: 'C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/pwrseq/pwrseq_slave.v'. 
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 712)] Unknown macro 'NUM_PSU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 713)] Unknown macro 'NUM_PSU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 770)] Unknown macro 'NUM_CPU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 839)] Unknown macro 'NUM_FAN'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1018)] Unknown macro 'NUM_IO'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1019)] Unknown macro 'NUM_PSU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1020)] Unknown macro 'NUM_PSU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1021)] Unknown macro 'NUM_PSU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1022)] Unknown macro 'NUM_PSU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1023)] Unknown macro 'NUM_PSU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1024)] Unknown macro 'NUM_PSU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1025)] Unknown macro 'NUM_PSU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1036)] Unknown macro 'NUM_CPU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1037)] Unknown macro 'NUM_CPU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1052)] Unknown macro 'NUM_PSU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1060)] Unknown macro 'NUM_PSU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1061)] Unknown macro 'NUM_CPU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1062)] Unknown macro 'NUM_CPU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1063)] Unknown macro 'NUM_CPU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1064)] Unknown macro 'NUM_CPU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1065)] Unknown macro 'NUM_CPU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1117)] Unknown macro 'NUM_CPU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1302)] Unknown macro 'NUM_NIC'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1303)] Unknown macro 'NUM_NIC'.
E: Verilog-4060: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 2003)] Multiple instances with the same instance name 'db_inst_cpu_rail'.
E: Verilog-4005: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 2093)] Syntax error near }.
E: Verilog-4005: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 2108)] Syntax error near ).
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 3008)] Unknown macro 'NUM_CPU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 3010)] Unknown macro 'NUM_S5DEV'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 3014)] Unknown macro 'NUM_RISER'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 3549)] Unknown macro 'NUM_PSU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 3892)] Unknown macro 'NUM_CPU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 3893)] Unknown macro 'NUM_PSU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 3894)] Unknown macro 'NUM_CHN'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 3970)] Unknown macro 'NUM_CPU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 3971)] Unknown macro 'NUM_IO'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 4080)] Unknown macro 'CPLD_VER'.
E: Verilog-4005: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 4080)] Syntax error near ,.
E: Verilog-4005: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 4080)] Syntax error near }.
E: Verilog-4005: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 4082)] Syntax error near ..
E: Verilog-4005: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 4083)] Syntax error near ..
E: Verilog-4005: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 4084)] Syntax error near ).
E: Verilog-4005: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 4319)] Syntax error near ;.
E: Verilog-4005: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 4320)] Syntax error near ;.
E: Verilog-4005: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 4321)] Syntax error near ;.
E: Verilog-4005: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 4322)] Syntax error near ;.
E: Verilog-4005: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 4323)] Syntax error near ;.
E: Verilog-4060: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 4347)] Multiple instances with the same instance name 'ocp_main_en_delay_inst'.
E: Parsing ERROR.
C: Flow-2001: Design file missing: 'C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh'.
Parse module hierarchy of project 'C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/prj/Tieta_M/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 712)] Unknown macro 'NUM_PSU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 713)] Unknown macro 'NUM_PSU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 770)] Unknown macro 'NUM_CPU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 839)] Unknown macro 'NUM_FAN'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1018)] Unknown macro 'NUM_IO'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1019)] Unknown macro 'NUM_PSU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1020)] Unknown macro 'NUM_PSU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1021)] Unknown macro 'NUM_PSU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1022)] Unknown macro 'NUM_PSU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1023)] Unknown macro 'NUM_PSU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1024)] Unknown macro 'NUM_PSU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1025)] Unknown macro 'NUM_PSU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1036)] Unknown macro 'NUM_CPU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1037)] Unknown macro 'NUM_CPU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1052)] Unknown macro 'NUM_PSU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1060)] Unknown macro 'NUM_PSU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1061)] Unknown macro 'NUM_CPU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1062)] Unknown macro 'NUM_CPU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1063)] Unknown macro 'NUM_CPU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1064)] Unknown macro 'NUM_CPU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1065)] Unknown macro 'NUM_CPU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1117)] Unknown macro 'NUM_CPU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1302)] Unknown macro 'NUM_NIC'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 1303)] Unknown macro 'NUM_NIC'.
E: Verilog-4060: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 2003)] Multiple instances with the same instance name 'db_inst_cpu_rail'.
E: Verilog-4005: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 2093)] Syntax error near }.
E: Verilog-4005: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 2108)] Syntax error near ).
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 3008)] Unknown macro 'NUM_CPU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 3010)] Unknown macro 'NUM_S5DEV'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 3014)] Unknown macro 'NUM_RISER'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 3549)] Unknown macro 'NUM_PSU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 3892)] Unknown macro 'NUM_CPU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 3893)] Unknown macro 'NUM_PSU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 3894)] Unknown macro 'NUM_CHN'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 3970)] Unknown macro 'NUM_CPU'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 3971)] Unknown macro 'NUM_IO'.
E: Verilog-4306: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 4080)] Unknown macro 'CPLD_VER'.
E: Verilog-4005: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 4080)] Syntax error near ,.
E: Verilog-4005: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 4080)] Syntax error near }.
E: Verilog-4005: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 4082)] Syntax error near ..
E: Verilog-4005: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 4083)] Syntax error near ..
E: Verilog-4005: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 4084)] Syntax error near ).
E: Verilog-4005: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 4319)] Syntax error near ;.
E: Verilog-4005: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 4320)] Syntax error near ;.
E: Verilog-4005: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 4321)] Syntax error near ;.
E: Verilog-4005: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 4322)] Syntax error near ;.
E: Verilog-4005: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 4323)] Syntax error near ;.
E: Verilog-4060: [C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/source/Tieta_Feiteng_1001_top.v(line number: 4347)] Multiple instances with the same instance name 'ocp_main_en_delay_inst'.
E: Parsing ERROR.
C: Flow-2001: Design file missing: 'C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/rtl/include/rs35m2c16s_g5_define.vh'.
