Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVitis/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot disp_mux_test_behav xil_defaultlib.disp_mux_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'an' [C:/Users/john_westbrook1/OneDrive - Baylor University/Engineering/System on Chip/Vivado/SSEG Testing/SSEG Testing.srcs/sources_1/new/disp_mux_test.sv:14]
WARNING: [VRFC 10-3823] variable 'an' might have multiple concurrent drivers [C:/Users/john_westbrook1/OneDrive - Baylor University/Engineering/System on Chip/Vivado/SSEG Testing/SSEG Testing.srcs/sources_1/new/disp_mux.sv:48]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.disp_mux
Compiling module xil_defaultlib.disp_mux_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot disp_mux_test_behav
