INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.ip_user_files/bd/system/ip/system_axi_protocol_checker_0_1/sim/system_axi_protocol_checker_0_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_axi_protocol_checker_0_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.ip_user_files/bd/system/ip/system_axi_interconnect_0_imp_s00_pchk_0/sim/system_axi_interconnect_0_imp_s00_pchk_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_axi_interconnect_0_imp_s00_pchk_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.ip_user_files/bd/system/ip/system_axi_interconnect_0_imp_s01_pchk_0/sim/system_axi_interconnect_0_imp_s01_pchk_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_axi_interconnect_0_imp_s01_pchk_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.ip_user_files/bd/system/ip/system_axi_interconnect_0_imp_m00_pchk_0/sim/system_axi_interconnect_0_imp_m00_pchk_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_axi_interconnect_0_imp_m00_pchk_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.srcs/sources_1/new/microprocessor.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'microprocessor'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.ip_user_files/bd/system/ip/system_microprocessor_0_0/sim/system_microprocessor_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'system_microprocessor_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.ip_user_files/bd/system/sim/system.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'm00_couplers_imp_LCIC31'
INFO: [VRFC 10-3107] analyzing entity 's00_couplers_imp_Y9JEWS'
INFO: [VRFC 10-3107] analyzing entity 's01_couplers_imp_1N4HKML'
INFO: [VRFC 10-3107] analyzing entity 'system_axi_interconnect_0_0'
INFO: [VRFC 10-3107] analyzing entity 'system'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.gen/sources_1/bd/system/hdl/system_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'system_wrapper'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.srcs/sim_1/new/microprocessor_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'microprocessor_testbench'
