{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 24 14:53:01 2022 " "Info: Processing started: Fri Jun 24 14:53:01 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ALU -c ALU --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ALU -c ALU --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "ROUT_CY\[8\] " "Warning: Node \"ROUT_CY\[8\]\" is a latch" {  } { { "ALU.vhd" "" { Text "D:/我的/课程资料/硬件基础实践/CPU/运算器ALU/ALU/ALU.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "S\[3\] " "Info: Assuming node \"S\[3\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "ALU.vhd" "" { Text "D:/我的/课程资料/硬件基础实践/CPU/运算器ALU/ALU/ALU.vhd" 8 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "S\[1\] " "Info: Assuming node \"S\[1\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "ALU.vhd" "" { Text "D:/我的/课程资料/硬件基础实践/CPU/运算器ALU/ALU/ALU.vhd" 8 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "S\[2\] " "Info: Assuming node \"S\[2\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "ALU.vhd" "" { Text "D:/我的/课程资料/硬件基础实践/CPU/运算器ALU/ALU/ALU.vhd" 8 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "Mux2~1 " "Info: Detected gated clock \"Mux2~1\" as buffer" {  } { { "ALU.vhd" "" { Text "D:/我的/课程资料/硬件基础实践/CPU/运算器ALU/ALU/ALU.vhd" 24 -1 0 } } { "d:/qurtqus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/qurtqus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux2~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "ROUT_CY\[8\] B\[6\] S\[3\] 8.129 ns register " "Info: tsu for register \"ROUT_CY\[8\]\" (data pin = \"B\[6\]\", clock pin = \"S\[3\]\") is 8.129 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.673 ns + Longest pin register " "Info: + Longest pin to register delay is 9.673 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns B\[6\] 1 PIN PIN_D12 3 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_D12; Fanout = 3; PIN Node = 'B\[6\]'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[6] } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/我的/课程资料/硬件基础实践/CPU/运算器ALU/ALU/ALU.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.631 ns) + CELL(0.420 ns) 6.881 ns Add0~21 2 COMB LCCOMB_X44_Y43_N26 3 " "Info: 2: + IC(5.631 ns) + CELL(0.420 ns) = 6.881 ns; Loc. = LCCOMB_X44_Y43_N26; Fanout = 3; COMB Node = 'Add0~21'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "6.051 ns" { B[6] Add0~21 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/qurtqus/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.721 ns) + CELL(0.414 ns) 8.016 ns Add1~16 3 COMB LCCOMB_X47_Y43_N18 1 " "Info: 3: + IC(0.721 ns) + CELL(0.414 ns) = 8.016 ns; Loc. = LCCOMB_X47_Y43_N18; Fanout = 1; COMB Node = 'Add1~16'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "1.135 ns" { Add0~21 Add1~16 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/qurtqus/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.087 ns Add1~18 4 COMB LCCOMB_X47_Y43_N20 1 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 8.087 ns; Loc. = LCCOMB_X47_Y43_N20; Fanout = 1; COMB Node = 'Add1~18'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~16 Add1~18 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/qurtqus/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 8.497 ns Add1~19 5 COMB LCCOMB_X47_Y43_N22 1 " "Info: 5: + IC(0.000 ns) + CELL(0.410 ns) = 8.497 ns; Loc. = LCCOMB_X47_Y43_N22; Fanout = 1; COMB Node = 'Add1~19'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Add1~18 Add1~19 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/qurtqus/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.901 ns) + CELL(0.275 ns) 9.673 ns ROUT_CY\[8\] 6 REG LCCOMB_X47_Y43_N28 1 " "Info: 6: + IC(0.901 ns) + CELL(0.275 ns) = 9.673 ns; Loc. = LCCOMB_X47_Y43_N28; Fanout = 1; REG Node = 'ROUT_CY\[8\]'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "1.176 ns" { Add1~19 ROUT_CY[8] } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/我的/课程资料/硬件基础实践/CPU/运算器ALU/ALU/ALU.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.420 ns ( 25.02 % ) " "Info: Total cell delay = 2.420 ns ( 25.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.253 ns ( 74.98 % ) " "Info: Total interconnect delay = 7.253 ns ( 74.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "9.673 ns" { B[6] Add0~21 Add1~16 Add1~18 Add1~19 ROUT_CY[8] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "9.673 ns" { B[6] {} B[6]~combout {} Add0~21 {} Add1~16 {} Add1~18 {} Add1~19 {} ROUT_CY[8] {} } { 0.000ns 0.000ns 5.631ns 0.721ns 0.000ns 0.000ns 0.901ns } { 0.000ns 0.830ns 0.420ns 0.414ns 0.071ns 0.410ns 0.275ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.823 ns + " "Info: + Micro setup delay of destination is 0.823 ns" {  } { { "ALU.vhd" "" { Text "D:/我的/课程资料/硬件基础实践/CPU/运算器ALU/ALU/ALU.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "S\[3\] destination 2.367 ns - Shortest register " "Info: - Shortest clock path from clock \"S\[3\]\" to destination register is 2.367 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns S\[3\] 1 CLK PIN_B16 6 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_B16; Fanout = 6; CLK Node = 'S\[3\]'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[3] } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/我的/课程资料/硬件基础实践/CPU/运算器ALU/ALU/ALU.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.972 ns) + CELL(0.149 ns) 1.971 ns Mux2~1 2 COMB LCCOMB_X47_Y43_N26 1 " "Info: 2: + IC(0.972 ns) + CELL(0.149 ns) = 1.971 ns; Loc. = LCCOMB_X47_Y43_N26; Fanout = 1; COMB Node = 'Mux2~1'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "1.121 ns" { S[3] Mux2~1 } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/我的/课程资料/硬件基础实践/CPU/运算器ALU/ALU/ALU.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.150 ns) 2.367 ns ROUT_CY\[8\] 3 REG LCCOMB_X47_Y43_N28 1 " "Info: 3: + IC(0.246 ns) + CELL(0.150 ns) = 2.367 ns; Loc. = LCCOMB_X47_Y43_N28; Fanout = 1; REG Node = 'ROUT_CY\[8\]'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { Mux2~1 ROUT_CY[8] } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/我的/课程资料/硬件基础实践/CPU/运算器ALU/ALU/ALU.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.149 ns ( 48.54 % ) " "Info: Total cell delay = 1.149 ns ( 48.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.218 ns ( 51.46 % ) " "Info: Total interconnect delay = 1.218 ns ( 51.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "2.367 ns" { S[3] Mux2~1 ROUT_CY[8] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "2.367 ns" { S[3] {} S[3]~combout {} Mux2~1 {} ROUT_CY[8] {} } { 0.000ns 0.000ns 0.972ns 0.246ns } { 0.000ns 0.850ns 0.149ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "9.673 ns" { B[6] Add0~21 Add1~16 Add1~18 Add1~19 ROUT_CY[8] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "9.673 ns" { B[6] {} B[6]~combout {} Add0~21 {} Add1~16 {} Add1~18 {} Add1~19 {} ROUT_CY[8] {} } { 0.000ns 0.000ns 5.631ns 0.721ns 0.000ns 0.000ns 0.901ns } { 0.000ns 0.830ns 0.420ns 0.414ns 0.071ns 0.410ns 0.275ns } "" } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "2.367 ns" { S[3] Mux2~1 ROUT_CY[8] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "2.367 ns" { S[3] {} S[3]~combout {} Mux2~1 {} ROUT_CY[8] {} } { 0.000ns 0.000ns 0.972ns 0.246ns } { 0.000ns 0.850ns 0.149ns 0.150ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "S\[2\] CY ROUT_CY\[8\] 6.365 ns register " "Info: tco from clock \"S\[2\]\" to destination pin \"CY\" through register \"ROUT_CY\[8\]\" is 6.365 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "S\[2\] source 2.614 ns + Longest register " "Info: + Longest clock path from clock \"S\[2\]\" to source register is 2.614 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns S\[2\] 1 CLK PIN_G13 22 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_G13; Fanout = 22; CLK Node = 'S\[2\]'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[2] } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/我的/课程资料/硬件基础实践/CPU/运算器ALU/ALU/ALU.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.968 ns) + CELL(0.420 ns) 2.218 ns Mux2~1 2 COMB LCCOMB_X47_Y43_N26 1 " "Info: 2: + IC(0.968 ns) + CELL(0.420 ns) = 2.218 ns; Loc. = LCCOMB_X47_Y43_N26; Fanout = 1; COMB Node = 'Mux2~1'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "1.388 ns" { S[2] Mux2~1 } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/我的/课程资料/硬件基础实践/CPU/运算器ALU/ALU/ALU.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.150 ns) 2.614 ns ROUT_CY\[8\] 3 REG LCCOMB_X47_Y43_N28 1 " "Info: 3: + IC(0.246 ns) + CELL(0.150 ns) = 2.614 ns; Loc. = LCCOMB_X47_Y43_N28; Fanout = 1; REG Node = 'ROUT_CY\[8\]'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { Mux2~1 ROUT_CY[8] } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/我的/课程资料/硬件基础实践/CPU/运算器ALU/ALU/ALU.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.400 ns ( 53.56 % ) " "Info: Total cell delay = 1.400 ns ( 53.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.214 ns ( 46.44 % ) " "Info: Total interconnect delay = 1.214 ns ( 46.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "2.614 ns" { S[2] Mux2~1 ROUT_CY[8] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "2.614 ns" { S[2] {} S[2]~combout {} Mux2~1 {} ROUT_CY[8] {} } { 0.000ns 0.000ns 0.968ns 0.246ns } { 0.000ns 0.830ns 0.420ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "ALU.vhd" "" { Text "D:/我的/课程资料/硬件基础实践/CPU/运算器ALU/ALU/ALU.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.751 ns + Longest register pin " "Info: + Longest register to pin delay is 3.751 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ROUT_CY\[8\] 1 REG LCCOMB_X47_Y43_N28 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X47_Y43_N28; Fanout = 1; REG Node = 'ROUT_CY\[8\]'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROUT_CY[8] } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/我的/课程资料/硬件基础实践/CPU/运算器ALU/ALU/ALU.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.150 ns) 0.402 ns Mux5~0 2 COMB LCCOMB_X47_Y43_N0 1 " "Info: 2: + IC(0.252 ns) + CELL(0.150 ns) = 0.402 ns; Loc. = LCCOMB_X47_Y43_N0; Fanout = 1; COMB Node = 'Mux5~0'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "0.402 ns" { ROUT_CY[8] Mux5~0 } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/我的/课程资料/硬件基础实践/CPU/运算器ALU/ALU/ALU.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.571 ns) + CELL(2.778 ns) 3.751 ns CY 3 PIN PIN_F13 0 " "Info: 3: + IC(0.571 ns) + CELL(2.778 ns) = 3.751 ns; Loc. = PIN_F13; Fanout = 0; PIN Node = 'CY'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "3.349 ns" { Mux5~0 CY } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/我的/课程资料/硬件基础实践/CPU/运算器ALU/ALU/ALU.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.928 ns ( 78.06 % ) " "Info: Total cell delay = 2.928 ns ( 78.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.823 ns ( 21.94 % ) " "Info: Total interconnect delay = 0.823 ns ( 21.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "3.751 ns" { ROUT_CY[8] Mux5~0 CY } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "3.751 ns" { ROUT_CY[8] {} Mux5~0 {} CY {} } { 0.000ns 0.252ns 0.571ns } { 0.000ns 0.150ns 2.778ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "2.614 ns" { S[2] Mux2~1 ROUT_CY[8] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "2.614 ns" { S[2] {} S[2]~combout {} Mux2~1 {} ROUT_CY[8] {} } { 0.000ns 0.000ns 0.968ns 0.246ns } { 0.000ns 0.830ns 0.420ns 0.150ns } "" } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "3.751 ns" { ROUT_CY[8] Mux5~0 CY } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "3.751 ns" { ROUT_CY[8] {} Mux5~0 {} CY {} } { 0.000ns 0.252ns 0.571ns } { 0.000ns 0.150ns 2.778ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "B\[3\] F\[5\] 14.768 ns Longest " "Info: Longest tpd from source pin \"B\[3\]\" to destination pin \"F\[5\]\" is 14.768 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns B\[3\] 1 PIN PIN_F16 3 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_F16; Fanout = 3; PIN Node = 'B\[3\]'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[3] } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/我的/课程资料/硬件基础实践/CPU/运算器ALU/ALU/ALU.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.478 ns) + CELL(0.150 ns) 6.448 ns Add0~12 2 COMB LCCOMB_X48_Y43_N6 3 " "Info: 2: + IC(5.478 ns) + CELL(0.150 ns) = 6.448 ns; Loc. = LCCOMB_X48_Y43_N6; Fanout = 3; COMB Node = 'Add0~12'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "5.628 ns" { B[3] Add0~12 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/qurtqus/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.683 ns) + CELL(0.414 ns) 7.545 ns Add0~14 3 COMB LCCOMB_X46_Y43_N20 2 " "Info: 3: + IC(0.683 ns) + CELL(0.414 ns) = 7.545 ns; Loc. = LCCOMB_X46_Y43_N20; Fanout = 2; COMB Node = 'Add0~14'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "1.097 ns" { Add0~12 Add0~14 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/qurtqus/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.616 ns Add0~17 4 COMB LCCOMB_X46_Y43_N22 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 7.616 ns; Loc. = LCCOMB_X46_Y43_N22; Fanout = 2; COMB Node = 'Add0~17'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~14 Add0~17 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/qurtqus/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 8.026 ns Add0~19 5 COMB LCCOMB_X46_Y43_N24 1 " "Info: 5: + IC(0.000 ns) + CELL(0.410 ns) = 8.026 ns; Loc. = LCCOMB_X46_Y43_N24; Fanout = 1; COMB Node = 'Add0~19'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Add0~17 Add0~19 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/qurtqus/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.689 ns) + CELL(0.438 ns) 9.153 ns Mux9~1 6 COMB LCCOMB_X45_Y43_N12 1 " "Info: 6: + IC(0.689 ns) + CELL(0.438 ns) = 9.153 ns; Loc. = LCCOMB_X45_Y43_N12; Fanout = 1; COMB Node = 'Mux9~1'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "1.127 ns" { Add0~19 Mux9~1 } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/我的/课程资料/硬件基础实践/CPU/运算器ALU/ALU/ALU.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.450 ns) + CELL(0.420 ns) 10.023 ns Mux9~2 7 COMB LCCOMB_X44_Y43_N12 1 " "Info: 7: + IC(0.450 ns) + CELL(0.420 ns) = 10.023 ns; Loc. = LCCOMB_X44_Y43_N12; Fanout = 1; COMB Node = 'Mux9~2'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "0.870 ns" { Mux9~1 Mux9~2 } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/我的/课程资料/硬件基础实践/CPU/运算器ALU/ALU/ALU.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.438 ns) 10.721 ns Mux9~3 8 COMB LCCOMB_X44_Y43_N6 1 " "Info: 8: + IC(0.260 ns) + CELL(0.438 ns) = 10.721 ns; Loc. = LCCOMB_X44_Y43_N6; Fanout = 1; COMB Node = 'Mux9~3'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "0.698 ns" { Mux9~2 Mux9~3 } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/我的/课程资料/硬件基础实践/CPU/运算器ALU/ALU/ALU.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.279 ns) + CELL(2.768 ns) 14.768 ns F\[5\] 9 PIN PIN_G12 0 " "Info: 9: + IC(1.279 ns) + CELL(2.768 ns) = 14.768 ns; Loc. = PIN_G12; Fanout = 0; PIN Node = 'F\[5\]'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "4.047 ns" { Mux9~3 F[5] } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/我的/课程资料/硬件基础实践/CPU/运算器ALU/ALU/ALU.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.929 ns ( 40.15 % ) " "Info: Total cell delay = 5.929 ns ( 40.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.839 ns ( 59.85 % ) " "Info: Total interconnect delay = 8.839 ns ( 59.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "14.768 ns" { B[3] Add0~12 Add0~14 Add0~17 Add0~19 Mux9~1 Mux9~2 Mux9~3 F[5] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "14.768 ns" { B[3] {} B[3]~combout {} Add0~12 {} Add0~14 {} Add0~17 {} Add0~19 {} Mux9~1 {} Mux9~2 {} Mux9~3 {} F[5] {} } { 0.000ns 0.000ns 5.478ns 0.683ns 0.000ns 0.000ns 0.689ns 0.450ns 0.260ns 1.279ns } { 0.000ns 0.820ns 0.150ns 0.414ns 0.071ns 0.410ns 0.438ns 0.420ns 0.438ns 2.768ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "ROUT_CY\[8\] S\[0\] S\[2\] -1.187 ns register " "Info: th for register \"ROUT_CY\[8\]\" (data pin = \"S\[0\]\", clock pin = \"S\[2\]\") is -1.187 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "S\[2\] destination 2.614 ns + Longest register " "Info: + Longest clock path from clock \"S\[2\]\" to destination register is 2.614 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns S\[2\] 1 CLK PIN_G13 22 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_G13; Fanout = 22; CLK Node = 'S\[2\]'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[2] } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/我的/课程资料/硬件基础实践/CPU/运算器ALU/ALU/ALU.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.968 ns) + CELL(0.420 ns) 2.218 ns Mux2~1 2 COMB LCCOMB_X47_Y43_N26 1 " "Info: 2: + IC(0.968 ns) + CELL(0.420 ns) = 2.218 ns; Loc. = LCCOMB_X47_Y43_N26; Fanout = 1; COMB Node = 'Mux2~1'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "1.388 ns" { S[2] Mux2~1 } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/我的/课程资料/硬件基础实践/CPU/运算器ALU/ALU/ALU.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.150 ns) 2.614 ns ROUT_CY\[8\] 3 REG LCCOMB_X47_Y43_N28 1 " "Info: 3: + IC(0.246 ns) + CELL(0.150 ns) = 2.614 ns; Loc. = LCCOMB_X47_Y43_N28; Fanout = 1; REG Node = 'ROUT_CY\[8\]'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { Mux2~1 ROUT_CY[8] } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/我的/课程资料/硬件基础实践/CPU/运算器ALU/ALU/ALU.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.400 ns ( 53.56 % ) " "Info: Total cell delay = 1.400 ns ( 53.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.214 ns ( 46.44 % ) " "Info: Total interconnect delay = 1.214 ns ( 46.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "2.614 ns" { S[2] Mux2~1 ROUT_CY[8] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "2.614 ns" { S[2] {} S[2]~combout {} Mux2~1 {} ROUT_CY[8] {} } { 0.000ns 0.000ns 0.968ns 0.246ns } { 0.000ns 0.830ns 0.420ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "ALU.vhd" "" { Text "D:/我的/课程资料/硬件基础实践/CPU/运算器ALU/ALU/ALU.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.801 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.801 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns S\[0\] 1 PIN PIN_C13 22 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 22; PIN Node = 'S\[0\]'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[0] } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/我的/课程资料/硬件基础实践/CPU/运算器ALU/ALU/ALU.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.208 ns) + CELL(0.438 ns) 2.625 ns Add1~19 2 COMB LCCOMB_X47_Y43_N22 1 " "Info: 2: + IC(1.208 ns) + CELL(0.438 ns) = 2.625 ns; Loc. = LCCOMB_X47_Y43_N22; Fanout = 1; COMB Node = 'Add1~19'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "1.646 ns" { S[0] Add1~19 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/qurtqus/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.901 ns) + CELL(0.275 ns) 3.801 ns ROUT_CY\[8\] 3 REG LCCOMB_X47_Y43_N28 1 " "Info: 3: + IC(0.901 ns) + CELL(0.275 ns) = 3.801 ns; Loc. = LCCOMB_X47_Y43_N28; Fanout = 1; REG Node = 'ROUT_CY\[8\]'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "1.176 ns" { Add1~19 ROUT_CY[8] } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/我的/课程资料/硬件基础实践/CPU/运算器ALU/ALU/ALU.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.692 ns ( 44.51 % ) " "Info: Total cell delay = 1.692 ns ( 44.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.109 ns ( 55.49 % ) " "Info: Total interconnect delay = 2.109 ns ( 55.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "3.801 ns" { S[0] Add1~19 ROUT_CY[8] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "3.801 ns" { S[0] {} S[0]~combout {} Add1~19 {} ROUT_CY[8] {} } { 0.000ns 0.000ns 1.208ns 0.901ns } { 0.000ns 0.979ns 0.438ns 0.275ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "2.614 ns" { S[2] Mux2~1 ROUT_CY[8] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "2.614 ns" { S[2] {} S[2]~combout {} Mux2~1 {} ROUT_CY[8] {} } { 0.000ns 0.000ns 0.968ns 0.246ns } { 0.000ns 0.830ns 0.420ns 0.150ns } "" } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "3.801 ns" { S[0] Add1~19 ROUT_CY[8] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "3.801 ns" { S[0] {} S[0]~combout {} Add1~19 {} ROUT_CY[8] {} } { 0.000ns 0.000ns 1.208ns 0.901ns } { 0.000ns 0.979ns 0.438ns 0.275ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 4 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "196 " "Info: Peak virtual memory: 196 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 24 14:53:01 2022 " "Info: Processing ended: Fri Jun 24 14:53:01 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
