{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1700439873230 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1700439873235 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 20 08:24:32 2023 " "Processing started: Mon Nov 20 08:24:32 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1700439873235 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1700439873235 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project -c project " "Command: quartus_map --read_settings_files=on --write_settings_files=off project -c project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1700439873235 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1700439873766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/digitaltube.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/digitaltube.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 digitalTube-behave " "Found design unit 1: digitalTube-behave" {  } { { "src/digitalTube.vhd" "" { Text "D:/LearnNote/collegeNote/test_all/test16/src/digitalTube.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700439874437 ""} { "Info" "ISGN_ENTITY_NAME" "1 digitalTube " "Found entity 1: digitalTube" {  } { { "src/digitalTube.vhd" "" { Text "D:/LearnNote/collegeNote/test_all/test16/src/digitalTube.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700439874437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700439874437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level-behave " "Found design unit 1: top_level-behave" {  } { { "src/top_level.vhd" "" { Text "D:/LearnNote/collegeNote/test_all/test16/src/top_level.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700439874437 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "src/top_level.vhd" "" { Text "D:/LearnNote/collegeNote/test_all/test16/src/top_level.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700439874437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700439874437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/bcd_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/bcd_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd_counter-behave " "Found design unit 1: bcd_counter-behave" {  } { { "src/bcd_counter.vhd" "" { Text "D:/LearnNote/collegeNote/test_all/test16/src/bcd_counter.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700439874437 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd_counter " "Found entity 1: bcd_counter" {  } { { "src/bcd_counter.vhd" "" { Text "D:/LearnNote/collegeNote/test_all/test16/src/bcd_counter.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700439874437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700439874437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/clock_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/clock_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_generator-behave " "Found design unit 1: clock_generator-behave" {  } { { "src/clock_generator.vhd" "" { Text "D:/LearnNote/collegeNote/test_all/test16/src/clock_generator.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700439874447 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_generator " "Found entity 1: clock_generator" {  } { { "src/clock_generator.vhd" "" { Text "D:/LearnNote/collegeNote/test_all/test16/src/clock_generator.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700439874447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700439874447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/traffic_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/traffic_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 traffic_control-behave " "Found design unit 1: traffic_control-behave" {  } { { "src/traffic_control.vhd" "" { Text "D:/LearnNote/collegeNote/test_all/test16/src/traffic_control.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700439874447 ""} { "Info" "ISGN_ENTITY_NAME" "1 traffic_control " "Found entity 1: traffic_control" {  } { { "src/traffic_control.vhd" "" { Text "D:/LearnNote/collegeNote/test_all/test16/src/traffic_control.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700439874447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700439874447 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1700439874527 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "tube_show\[31..8\] top_level.vhd(54) " "Using initial value X (don't care) for net \"tube_show\[31..8\]\" at top_level.vhd(54)" {  } { { "src/top_level.vhd" "" { Text "D:/LearnNote/collegeNote/test_all/test16/src/top_level.vhd" 54 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1700439874527 "|top_level"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digitalTube digitalTube:digitalTube_inst " "Elaborating entity \"digitalTube\" for hierarchy \"digitalTube:digitalTube_inst\"" {  } { { "src/top_level.vhd" "digitalTube_inst" { Text "D:/LearnNote/collegeNote/test_all/test16/src/top_level.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700439874527 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "keys digitalTube.vhd(30) " "VHDL Process Statement warning at digitalTube.vhd(30): signal \"keys\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/digitalTube.vhd" "" { Text "D:/LearnNote/collegeNote/test_all/test16/src/digitalTube.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1700439874527 "|top_level|digitalTube:digitalTube_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_counter bcd_counter:bcd_counter_inst " "Elaborating entity \"bcd_counter\" for hierarchy \"bcd_counter:bcd_counter_inst\"" {  } { { "src/top_level.vhd" "bcd_counter_inst" { Text "D:/LearnNote/collegeNote/test_all/test16/src/top_level.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700439874527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_generator clock_generator:clock_generator_inst " "Elaborating entity \"clock_generator\" for hierarchy \"clock_generator:clock_generator_inst\"" {  } { { "src/top_level.vhd" "clock_generator_inst" { Text "D:/LearnNote/collegeNote/test_all/test16/src/top_level.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700439874537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "traffic_control traffic_control:traffic_control_inst " "Elaborating entity \"traffic_control\" for hierarchy \"traffic_control:traffic_control_inst\"" {  } { { "src/top_level.vhd" "traffic_control_inst" { Text "D:/LearnNote/collegeNote/test_all/test16/src/top_level.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700439874547 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "segment\[7\] GND " "Pin \"segment\[7\]\" is stuck at GND" {  } { { "src/top_level.vhd" "" { Text "D:/LearnNote/collegeNote/test_all/test16/src/top_level.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1700439875137 "|top_level|segment[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1700439875137 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1700439875258 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1700439875528 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700439875528 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "89 " "Implemented 89 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1700439875568 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1700439875568 ""} { "Info" "ICUT_CUT_TM_LCELLS" "70 " "Implemented 70 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1700439875568 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1700439875568 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4651 " "Peak virtual memory: 4651 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1700439875618 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 20 08:24:35 2023 " "Processing ended: Mon Nov 20 08:24:35 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1700439875618 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1700439875618 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1700439875618 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1700439875618 ""}
