Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: H:/SoftWare/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 8313311abd1b44f6ac79da135f89ef47 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot test_cpu_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.test_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "test_cpu_time_impl.sdf", for root module "test_cpu/cpu_pipeline".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "test_cpu_time_impl.sdf", for root module "test_cpu/cpu_pipeline".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module xil_defaultlib.Instruction_Memory
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.FDCE_default
Compiling module xil_defaultlib.PC_Controller
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.Forward
Compiling module xil_defaultlib.Hazard
Compiling module xil_defaultlib.Control
Compiling module simprims_ver.FDPE_default
Compiling module simprims_ver.MUXF7
Compiling module xil_defaultlib.Register_File
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.IF_ID
Compiling module simprims_ver.MUXF8
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.Peripheral
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.CPU_Pipeline
Compiling module xil_defaultlib.test_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_cpu_time_impl
