<div id="pf1d4" class="pf w0 h0" data-page-no="1d4"><div class="pc pc1d4 w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg1d4.png"/><div class="t m0 xb6 h9 yf57 ff1 fs2 fc0 sc0 ls0 ws20b">ADC<span class="ff7">x</span><span class="ws0">_CFG2 field descriptions (continued)</span></div><div class="t m0 x12c h10 yf84 ff1 fs4 fc0 sc0 ls0 ws25f">Field Description</div><div class="t m0 x83 h7 yff6 ff2 fs4 fc0 sc0 ls0 ws0">Configures the ADC for very high-speed operation. The conversion sequence is altered with 2 ADCK</div><div class="t m0 x83 h7 y13d9 ff2 fs4 fc0 sc0 ls0 ws0">cycles added to the conversion time to allow higher speed conversion clocks.</div><div class="t m0 x83 h7 y13b5 ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>Normal conversion sequence selected.</div><div class="t m0 x83 h7 y13da ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>High-speed conversion sequence selected with 2 additional ADCK cycles to total conversion time.</div><div class="t m0 x1 h7 y1121 ff2 fs4 fc0 sc0 ls0">1â€“0</div><div class="t m0 x50 h7 y1742 ff2 fs4 fc0 sc0 ls0">ADLSTS</div><div class="t m0 x83 h7 y1121 ff2 fs4 fc0 sc0 ls0 ws0">Long Sample Time Select</div><div class="t m0 x83 h7 y1203 ff2 fs4 fc0 sc0 ls0 ws0">Selects between the extended sample times when long sample time is selected, that is, when</div><div class="t m0 x83 h7 y1204 ff2 fs4 fc0 sc0 ls0 ws0">CFG1[ADLSMP]=1. This allows higher impedance inputs to be accurately sampled or to maximize</div><div class="t m0 x83 h7 y1b5f ff2 fs4 fc0 sc0 ls0 ws0">conversion speed for lower impedance inputs. Longer sample times can also be used to lower overall</div><div class="t m0 x83 h7 y1a6a ff2 fs4 fc0 sc0 ls0 ws0">power consumption when continuous conversions are enabled if high conversion rates are not required.</div><div class="t m0 x83 h7 y162b ff2 fs4 fc0 sc0 ls0 ws0">00<span class="_ _28"> </span>Default longest sample time; 20 extra ADCK cycles; 24 ADCK cycles total.</div><div class="t m0 x83 h7 y29a6 ff2 fs4 fc0 sc0 ls0 ws0">01<span class="_ _28"> </span>12 extra ADCK cycles; 16 ADCK cycles total sample time.</div><div class="t m0 x83 h7 y12b9 ff2 fs4 fc0 sc0 ls0 ws0">10<span class="_ _28"> </span>6 extra ADCK cycles; 10 ADCK cycles total sample time.</div><div class="t m0 x83 h7 y1c61 ff2 fs4 fc0 sc0 ls0 ws0">11<span class="_ _28"> </span>2 extra ADCK cycles; 6 ADCK cycles total sample time.</div><div class="t m0 x9 h1b y29a7 ff1 fsc fc0 sc0 ls0 ws0">28.3.4<span class="_ _b"> </span>ADC Data Result Register (ADC<span class="ff7 ws24e">x<span class="ff1">_R</span><span class="ls142">n</span></span>)</div><div class="t m0 x9 hf y29a8 ff3 fs5 fc0 sc0 ls0 ws0">The data result registers (Rn) contain the result of an ADC conversion of the channel</div><div class="t m0 x9 hf y29a9 ff3 fs5 fc0 sc0 ls0 ws0">selected by the corresponding status and channel control register (SC1A:SC1n). For</div><div class="t m0 x9 hf y29aa ff3 fs5 fc0 sc0 ls0 ws0">every status and channel control register, there is a corresponding data result register.</div><div class="t m0 x9 hf y29ab ff3 fs5 fc0 sc0 ls0 ws0">Unused bits in R n are cleared in unsigned right-justified modes and carry the sign bit</div><div class="t m0 x9 hf y29ac ff3 fs5 fc0 sc0 ls0 ws0">(MSB) in sign-extended 2&apos;s complement modes. For example, when configured for 10-bit</div><div class="t m0 x9 hf y29ad ff3 fs5 fc0 sc0 ls0 ws0">single-ended mode, D[15:10] are cleared. When configured for 11-bit differential mode,</div><div class="t m0 x9 hf y29ae ff3 fs5 fc0 sc0 ls0 ws0">D[15:10] carry the sign bit, that is, bit 10 extended through bit 15.</div><div class="t m0 x9 hf y29af ff3 fs5 fc0 sc0 ls0 ws0">The following table describes the behavior of the data result registers in the different</div><div class="t m0 x9 hf y29b0 ff3 fs5 fc0 sc0 ls0 ws0">modes of operation.</div><div class="t m0 x9e h9 y29b1 ff1 fs2 fc0 sc0 ls0 ws0">Table 28-43.<span class="_ _1a"> </span>Data result register description</div><div class="t m0 x33 h10 y29b2 ff1 fs4 fc0 sc0 ls0">Conversion</div><div class="t m0 x3a h10 y29b3 ff1 fs4 fc0 sc0 ls0">mode</div><div class="t m0 xa1 h10 y29b2 ff1 fs4 fc0 sc0 ls0 ws399">D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0<span class="_ _53"> </span>Format</div><div class="t m0 x2c h7 y29b4 ff2 fs4 fc0 sc0 ls0 ws0">16-bit differential<span class="_ _1a"> </span>S<span class="_ _23"> </span>D<span class="_ _179"> </span>D<span class="_ _2b"> </span>D<span class="_ _179"> </span>D<span class="_ _2b"> </span>D<span class="_ _179"> </span>D<span class="_ _1b0"> </span>D<span class="_ _59"> </span>D<span class="_ _1b0"> </span>D<span class="_ _59"> </span>D<span class="_ _59"> </span>D<span class="_ _1b0"> </span>D<span class="_ _59"> </span>D<span class="_ _1b0"> </span>D<span class="_ _59"> </span>D<span class="_ _1b0"> </span>Signed 2&apos;s</div><div class="t m0 x90 h7 y29b5 ff2 fs4 fc0 sc0 ls0">complement</div><div class="t m0 x2c h7 y29b6 ff2 fs4 fc0 sc0 ls0 ws0">16-bit single-</div><div class="t m0 x2c h7 y29b7 ff2 fs4 fc0 sc0 ls0">ended</div><div class="t m0 x83 h7 y29b6 ff2 fs4 fc0 sc0 ls0 ws0">D<span class="_ _20e"> </span>D<span class="_ _20e"> </span>D<span class="_ _20e"> </span>D<span class="_ _20e"> </span>D<span class="_ _20e"> </span>D<span class="_ _20e"> </span>D<span class="_ _59"> </span>D<span class="_ _1b0"> </span>D<span class="_ _59"> </span>D<span class="_ _1b0"> </span>D<span class="_ _59"> </span>D<span class="_ _1b0"> </span>D<span class="_ _59"> </span>D<span class="_ _1b0"> </span>D<span class="_ _59"> </span>D<span class="_ _1b0"> </span>Unsigned right</div><div class="t m0 x90 h7 y29b7 ff2 fs4 fc0 sc0 ls0">justified</div><div class="t m0 x2c h7 y29b8 ff2 fs4 fc0 sc0 ls0 ws0">13-bit differential<span class="_ _1a"> </span>S<span class="_ _23"> </span>S<span class="_ _2b"> </span>S<span class="_ _23"> </span>S<span class="_ _2b"> </span>D<span class="_ _20e"> </span>D<span class="_ _20e"> </span>D<span class="_ _59"> </span>D<span class="_ _1b0"> </span>D<span class="_ _59"> </span>D<span class="_ _1b0"> </span>D<span class="_ _59"> </span>D<span class="_ _1b0"> </span>D<span class="_ _59"> </span>D<span class="_ _1b0"> </span>D<span class="_ _59"> </span>D<span class="_ _1b0"> </span>Sign-extended</div><div class="t m0 x90 h7 y29b9 ff2 fs4 fc0 sc0 ls0 ws0">2&apos;s complement</div><div class="t m0 x2c h7 y29ba ff2 fs4 fc0 sc0 ls0 ws0">12-bit single-</div><div class="t m0 x2c h7 y29bb ff2 fs4 fc0 sc0 ls0">ended</div><div class="t m0 x83 h7 y29ba ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _120"> </span>0<span class="_ _120"> </span>0<span class="_ _120"> </span>0<span class="_ _120"> </span>D<span class="_ _20e"> </span>D<span class="_ _20e"> </span>D<span class="_ _1b0"> </span>D<span class="_ _59"> </span>D<span class="_ _1b0"> </span>D<span class="_ _59"> </span>D<span class="_ _1b0"> </span>D<span class="_ _59"> </span>D<span class="_ _1b0"> </span>D<span class="_ _59"> </span>D<span class="_ _1b0"> </span>D<span class="_ _59"> </span>Unsigned right-</div><div class="t m0 x90 h7 y29bb ff2 fs4 fc0 sc0 ls0">justified</div><div class="t m0 x2c h7 y29bc ff2 fs4 fc0 sc0 ls0 ws0">11-bit differential<span class="_ _1a"> </span>S<span class="_ _23"> </span>S<span class="_ _2b"> </span>S<span class="_ _23"> </span>S<span class="_ _2b"> </span>S<span class="_ _2b"> </span>S<span class="_ _23"> </span>D<span class="_ _59"> </span>D<span class="_ _1b0"> </span>D<span class="_ _59"> </span>D<span class="_ _1b0"> </span>D<span class="_ _59"> </span>D<span class="_ _1b0"> </span>D<span class="_ _59"> </span>D<span class="_ _1b0"> </span>D<span class="_ _59"> </span>D<span class="_ _1b0"> </span>Sign-extended</div><div class="t m0 x90 h7 y29bd ff2 fs4 fc0 sc0 ls0 ws0">2&apos;s complement</div><div class="t m0 x1b h7 y29be ff5 fs4 fc0 sc0 ls0 ws0">Table continues on the next page...</div><div class="t m0 x9 h10 ydd ff1 fs4 fc0 sc0 ls0 ws0">Register definition</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">468<span class="_ _113"> </span>Freescale Semiconductor, Inc.</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
