INFO: [VRFC 10-163] Analyzing VHDL file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/ip/adder_10p10e10/sim/adder_10p10e10.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity adder_10p10e10
