ncverilog: 15.20-s039: (c) Copyright 1995-2017 Cadence Design Systems, Inc.
TOOL:	ncverilog	15.20-s039: Started on Oct 15, 2019 at 23:35:25 CST
ncverilog
	+access+rwc
	Tsb.v
file: Tsb.v
	module worklib.subtractor_borrow:v
		errors: 0, warnings: 0
	module worklib.Tsb:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.Tsb:v <0x36a1d7a4>
			streams:   6, words:  5369
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                 Instances  Unique
		Modules:                 2       2
		Primitives:              2       2
		Registers:               2       2
		Scalar wires:            2       -
		Initial blocks:          3       3
		Pseudo assignments:      2       2
		Simulation timescale:  1ps
	Writing initial simulation snapshot: worklib.Tsb:v
Loading snapshot worklib.Tsb:v .................... Done
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
Time=                    0 | targ= 0 | sub= 0 | out= 0 | bor= 0
Time=                   10 | targ= 1 | sub= 0 | out= 1 | bor= 0
Time=                   20 | targ= 1 | sub= 1 | out= 0 | bor= 0
Time=                   30 | targ= 0 | sub= 1 | out= 1 | bor= 1
Simulation complete via $finish(1) at time 40 NS + 0
./Tsb.v:16 #10 $finish;
ncsim> exit
TOOL:	ncverilog	15.20-s039: Exiting on Oct 15, 2019 at 23:35:27 CST  (total: 00:00:02)
