<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="MyDDR3Controller_sim/MyDDR3Controller/MyDDR3Controller_pll0.vho"
   type="VHDL"
   library="pll0" />
 <file
   path="MyDDR3Controller_sim/MyDDR3Controller/MyDDR3Controller_pll0_sim_delay.vhd"
   type="VHDL"
   library="pll0" />
 <file
   path="MyDDR3Controller_sim/MyDDR3Controller/MyDDR3Controller_0002.vhd"
   type="VHDL"
   library="MyDDR3Controller" />
 <file path="MyDDR3Controller_sim/MyDDR3Controller.vhd" type="VHDL" />
 <topLevel name="MyDDR3Controller" />
 <deviceFamily name="cyclonev" />
 <modelMap controllerPath="MyDDR3Controller" modelPath="MyDDR3Controller" />
</simPackage>
