"F:\Spring 2020\ESE382\Lab 4\New Lab 4\gray_to_binary_2\gray_bin_conditional_dc\src\gray_bin_selfcheck_TB(3).vhd" VHDL gray_bin_conditional_dc 1 0 0 -02 -08
"F:\Spring 2020\ESE382\Lab 4\New Lab 4\gray_to_binary_2\gray_bin_conditional_dc\src\untitled.vhq" VHDL gray_bin_conditional_dc 1 0 0 -02 -08
. . 0 0 0