// Copyright (C) 2016  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Intel and sold by Intel or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition"

// DATE "12/02/2018 20:47:00"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module skeleton (
	clock,
	reset,
	data_writeReg,
	ctrl_writeEnable,
	ctrl_writeReg,
	wren,
	address_dmem,
	data,
	ctrl_readRegA,
	ctrl_readRegB,
	address_imem,
	flush_overall,
	opcode,
	control,
	control_prev,
	reg3,
	signal_to_write);
input 	clock;
input 	reset;
output 	[31:0] data_writeReg;
output 	ctrl_writeEnable;
output 	[4:0] ctrl_writeReg;
output 	wren;
output 	[11:0] address_dmem;
output 	[31:0] data;
output 	[4:0] ctrl_readRegA;
output 	[4:0] ctrl_readRegB;
output 	[11:0] address_imem;
output 	flush_overall;
output 	[4:0] opcode;
output 	[31:0] control;
output 	[31:0] control_prev;
output 	[31:0] reg3;
input 	signal_to_write;

// Design Ports Information
// data_writeReg[0]	=>  Location: PIN_V1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[1]	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[2]	=>  Location: PIN_V3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[3]	=>  Location: PIN_Y4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[4]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[5]	=>  Location: PIN_AD2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[6]	=>  Location: PIN_AC3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[7]	=>  Location: PIN_V8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[8]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[9]	=>  Location: PIN_AB1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[10]	=>  Location: PIN_T3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[11]	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[12]	=>  Location: PIN_V2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[13]	=>  Location: PIN_W2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[14]	=>  Location: PIN_R4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[15]	=>  Location: PIN_AB3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[16]	=>  Location: PIN_Y7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[17]	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[18]	=>  Location: PIN_W7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[19]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[20]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[21]	=>  Location: PIN_U5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[22]	=>  Location: PIN_AB2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[23]	=>  Location: PIN_AE1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[24]	=>  Location: PIN_AC1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[25]	=>  Location: PIN_U6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[26]	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[27]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[28]	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[29]	=>  Location: PIN_W3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[30]	=>  Location: PIN_AD8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[31]	=>  Location: PIN_V5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_writeEnable	=>  Location: PIN_K7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_writeReg[0]	=>  Location: PIN_AD1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_writeReg[1]	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_writeReg[2]	=>  Location: PIN_AD3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_writeReg[3]	=>  Location: PIN_Y5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_writeReg[4]	=>  Location: PIN_L5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wren	=>  Location: PIN_AC11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_dmem[0]	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_dmem[1]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_dmem[2]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_dmem[3]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_dmem[4]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_dmem[5]	=>  Location: PIN_Y12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_dmem[6]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_dmem[7]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_dmem[8]	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_dmem[9]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_dmem[10]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_dmem[11]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[0]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[1]	=>  Location: PIN_AE15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[2]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[3]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[4]	=>  Location: PIN_AF24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[5]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[6]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[7]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[8]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[9]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[10]	=>  Location: PIN_K3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[11]	=>  Location: PIN_K2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[12]	=>  Location: PIN_AC17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[13]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[14]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[15]	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[16]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[17]	=>  Location: PIN_T26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[18]	=>  Location: PIN_AC15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[19]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[20]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[21]	=>  Location: PIN_AE13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[22]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[23]	=>  Location: PIN_AD15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[24]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[25]	=>  Location: PIN_AC10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[26]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[27]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[28]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[29]	=>  Location: PIN_AH21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[30]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[31]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_readRegA[0]	=>  Location: PIN_AA4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_readRegA[1]	=>  Location: PIN_Y6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_readRegA[2]	=>  Location: PIN_V4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_readRegA[3]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_readRegA[4]	=>  Location: PIN_K1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_readRegB[0]	=>  Location: PIN_U7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_readRegB[1]	=>  Location: PIN_V7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_readRegB[2]	=>  Location: PIN_W1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_readRegB[3]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_readRegB[4]	=>  Location: PIN_L6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_imem[0]	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_imem[1]	=>  Location: PIN_R2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_imem[2]	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_imem[3]	=>  Location: PIN_AH4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_imem[4]	=>  Location: PIN_N3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_imem[5]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_imem[6]	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_imem[7]	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_imem[8]	=>  Location: PIN_N4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_imem[9]	=>  Location: PIN_T4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_imem[10]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_imem[11]	=>  Location: PIN_P2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// flush_overall	=>  Location: PIN_W4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// opcode[0]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// opcode[1]	=>  Location: PIN_AA3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// opcode[2]	=>  Location: PIN_AB6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// opcode[3]	=>  Location: PIN_V6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// opcode[4]	=>  Location: PIN_AE2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control[0]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control[1]	=>  Location: PIN_AA6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control[2]	=>  Location: PIN_AD5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control[3]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control[4]	=>  Location: PIN_AF2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control[5]	=>  Location: PIN_J5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control[6]	=>  Location: PIN_AC22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control[7]	=>  Location: PIN_H4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control[8]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control[9]	=>  Location: PIN_AE10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control[10]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control[11]	=>  Location: PIN_K4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control[12]	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control[13]	=>  Location: PIN_AG8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control[14]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control[15]	=>  Location: PIN_J4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control[16]	=>  Location: PIN_AH7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control[17]	=>  Location: PIN_AF17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control[18]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control[19]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control[20]	=>  Location: PIN_AG7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control[21]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control[22]	=>  Location: PIN_U1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control[23]	=>  Location: PIN_U4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control[24]	=>  Location: PIN_L4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control[25]	=>  Location: PIN_AE5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control[26]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control[27]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control[28]	=>  Location: PIN_A23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control[29]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control[30]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control[31]	=>  Location: PIN_D4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control_prev[0]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control_prev[1]	=>  Location: PIN_AH8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control_prev[2]	=>  Location: PIN_AE6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control_prev[3]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control_prev[4]	=>  Location: PIN_U8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control_prev[5]	=>  Location: PIN_AH6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control_prev[6]	=>  Location: PIN_AG26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control_prev[7]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control_prev[8]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control_prev[9]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control_prev[10]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control_prev[11]	=>  Location: PIN_R3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control_prev[12]	=>  Location: PIN_U2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control_prev[13]	=>  Location: PIN_AA5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control_prev[14]	=>  Location: PIN_U3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control_prev[15]	=>  Location: PIN_J6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control_prev[16]	=>  Location: PIN_AC8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control_prev[17]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control_prev[18]	=>  Location: PIN_AF8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control_prev[19]	=>  Location: PIN_AG11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control_prev[20]	=>  Location: PIN_AE3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control_prev[21]	=>  Location: PIN_AC7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control_prev[22]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control_prev[23]	=>  Location: PIN_M3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control_prev[24]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control_prev[25]	=>  Location: PIN_AE9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control_prev[26]	=>  Location: PIN_K26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control_prev[27]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control_prev[28]	=>  Location: PIN_AB24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control_prev[29]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control_prev[30]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// control_prev[31]	=>  Location: PIN_C26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[0]	=>  Location: PIN_AG4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[1]	=>  Location: PIN_AC5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[2]	=>  Location: PIN_AD4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[3]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[4]	=>  Location: PIN_AE4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[5]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[6]	=>  Location: PIN_AB4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[7]	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[8]	=>  Location: PIN_AC2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[9]	=>  Location: PIN_AG3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[10]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[11]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[12]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[13]	=>  Location: PIN_AE7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[14]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[15]	=>  Location: PIN_AF5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[16]	=>  Location: PIN_AF7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[17]	=>  Location: PIN_AF6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[18]	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[19]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[20]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[21]	=>  Location: PIN_AH11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[22]	=>  Location: PIN_AF12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[23]	=>  Location: PIN_AH3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[24]	=>  Location: PIN_AG6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[25]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[26]	=>  Location: PIN_Y3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[27]	=>  Location: PIN_AE8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[28]	=>  Location: PIN_AG10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[29]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[30]	=>  Location: PIN_AF3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[31]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clock	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// signal_to_write	=>  Location: PIN_AD7,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("final_main_min_1200mv_0c_v_fast.sdo");
// synopsys translate_on

wire \data_writeReg[0]~output_o ;
wire \data_writeReg[1]~output_o ;
wire \data_writeReg[2]~output_o ;
wire \data_writeReg[3]~output_o ;
wire \data_writeReg[4]~output_o ;
wire \data_writeReg[5]~output_o ;
wire \data_writeReg[6]~output_o ;
wire \data_writeReg[7]~output_o ;
wire \data_writeReg[8]~output_o ;
wire \data_writeReg[9]~output_o ;
wire \data_writeReg[10]~output_o ;
wire \data_writeReg[11]~output_o ;
wire \data_writeReg[12]~output_o ;
wire \data_writeReg[13]~output_o ;
wire \data_writeReg[14]~output_o ;
wire \data_writeReg[15]~output_o ;
wire \data_writeReg[16]~output_o ;
wire \data_writeReg[17]~output_o ;
wire \data_writeReg[18]~output_o ;
wire \data_writeReg[19]~output_o ;
wire \data_writeReg[20]~output_o ;
wire \data_writeReg[21]~output_o ;
wire \data_writeReg[22]~output_o ;
wire \data_writeReg[23]~output_o ;
wire \data_writeReg[24]~output_o ;
wire \data_writeReg[25]~output_o ;
wire \data_writeReg[26]~output_o ;
wire \data_writeReg[27]~output_o ;
wire \data_writeReg[28]~output_o ;
wire \data_writeReg[29]~output_o ;
wire \data_writeReg[30]~output_o ;
wire \data_writeReg[31]~output_o ;
wire \ctrl_writeEnable~output_o ;
wire \ctrl_writeReg[0]~output_o ;
wire \ctrl_writeReg[1]~output_o ;
wire \ctrl_writeReg[2]~output_o ;
wire \ctrl_writeReg[3]~output_o ;
wire \ctrl_writeReg[4]~output_o ;
wire \wren~output_o ;
wire \address_dmem[0]~output_o ;
wire \address_dmem[1]~output_o ;
wire \address_dmem[2]~output_o ;
wire \address_dmem[3]~output_o ;
wire \address_dmem[4]~output_o ;
wire \address_dmem[5]~output_o ;
wire \address_dmem[6]~output_o ;
wire \address_dmem[7]~output_o ;
wire \address_dmem[8]~output_o ;
wire \address_dmem[9]~output_o ;
wire \address_dmem[10]~output_o ;
wire \address_dmem[11]~output_o ;
wire \data[0]~output_o ;
wire \data[1]~output_o ;
wire \data[2]~output_o ;
wire \data[3]~output_o ;
wire \data[4]~output_o ;
wire \data[5]~output_o ;
wire \data[6]~output_o ;
wire \data[7]~output_o ;
wire \data[8]~output_o ;
wire \data[9]~output_o ;
wire \data[10]~output_o ;
wire \data[11]~output_o ;
wire \data[12]~output_o ;
wire \data[13]~output_o ;
wire \data[14]~output_o ;
wire \data[15]~output_o ;
wire \data[16]~output_o ;
wire \data[17]~output_o ;
wire \data[18]~output_o ;
wire \data[19]~output_o ;
wire \data[20]~output_o ;
wire \data[21]~output_o ;
wire \data[22]~output_o ;
wire \data[23]~output_o ;
wire \data[24]~output_o ;
wire \data[25]~output_o ;
wire \data[26]~output_o ;
wire \data[27]~output_o ;
wire \data[28]~output_o ;
wire \data[29]~output_o ;
wire \data[30]~output_o ;
wire \data[31]~output_o ;
wire \ctrl_readRegA[0]~output_o ;
wire \ctrl_readRegA[1]~output_o ;
wire \ctrl_readRegA[2]~output_o ;
wire \ctrl_readRegA[3]~output_o ;
wire \ctrl_readRegA[4]~output_o ;
wire \ctrl_readRegB[0]~output_o ;
wire \ctrl_readRegB[1]~output_o ;
wire \ctrl_readRegB[2]~output_o ;
wire \ctrl_readRegB[3]~output_o ;
wire \ctrl_readRegB[4]~output_o ;
wire \address_imem[0]~output_o ;
wire \address_imem[1]~output_o ;
wire \address_imem[2]~output_o ;
wire \address_imem[3]~output_o ;
wire \address_imem[4]~output_o ;
wire \address_imem[5]~output_o ;
wire \address_imem[6]~output_o ;
wire \address_imem[7]~output_o ;
wire \address_imem[8]~output_o ;
wire \address_imem[9]~output_o ;
wire \address_imem[10]~output_o ;
wire \address_imem[11]~output_o ;
wire \flush_overall~output_o ;
wire \opcode[0]~output_o ;
wire \opcode[1]~output_o ;
wire \opcode[2]~output_o ;
wire \opcode[3]~output_o ;
wire \opcode[4]~output_o ;
wire \control[0]~output_o ;
wire \control[1]~output_o ;
wire \control[2]~output_o ;
wire \control[3]~output_o ;
wire \control[4]~output_o ;
wire \control[5]~output_o ;
wire \control[6]~output_o ;
wire \control[7]~output_o ;
wire \control[8]~output_o ;
wire \control[9]~output_o ;
wire \control[10]~output_o ;
wire \control[11]~output_o ;
wire \control[12]~output_o ;
wire \control[13]~output_o ;
wire \control[14]~output_o ;
wire \control[15]~output_o ;
wire \control[16]~output_o ;
wire \control[17]~output_o ;
wire \control[18]~output_o ;
wire \control[19]~output_o ;
wire \control[20]~output_o ;
wire \control[21]~output_o ;
wire \control[22]~output_o ;
wire \control[23]~output_o ;
wire \control[24]~output_o ;
wire \control[25]~output_o ;
wire \control[26]~output_o ;
wire \control[27]~output_o ;
wire \control[28]~output_o ;
wire \control[29]~output_o ;
wire \control[30]~output_o ;
wire \control[31]~output_o ;
wire \control_prev[0]~output_o ;
wire \control_prev[1]~output_o ;
wire \control_prev[2]~output_o ;
wire \control_prev[3]~output_o ;
wire \control_prev[4]~output_o ;
wire \control_prev[5]~output_o ;
wire \control_prev[6]~output_o ;
wire \control_prev[7]~output_o ;
wire \control_prev[8]~output_o ;
wire \control_prev[9]~output_o ;
wire \control_prev[10]~output_o ;
wire \control_prev[11]~output_o ;
wire \control_prev[12]~output_o ;
wire \control_prev[13]~output_o ;
wire \control_prev[14]~output_o ;
wire \control_prev[15]~output_o ;
wire \control_prev[16]~output_o ;
wire \control_prev[17]~output_o ;
wire \control_prev[18]~output_o ;
wire \control_prev[19]~output_o ;
wire \control_prev[20]~output_o ;
wire \control_prev[21]~output_o ;
wire \control_prev[22]~output_o ;
wire \control_prev[23]~output_o ;
wire \control_prev[24]~output_o ;
wire \control_prev[25]~output_o ;
wire \control_prev[26]~output_o ;
wire \control_prev[27]~output_o ;
wire \control_prev[28]~output_o ;
wire \control_prev[29]~output_o ;
wire \control_prev[30]~output_o ;
wire \control_prev[31]~output_o ;
wire \reg3[0]~output_o ;
wire \reg3[1]~output_o ;
wire \reg3[2]~output_o ;
wire \reg3[3]~output_o ;
wire \reg3[4]~output_o ;
wire \reg3[5]~output_o ;
wire \reg3[6]~output_o ;
wire \reg3[7]~output_o ;
wire \reg3[8]~output_o ;
wire \reg3[9]~output_o ;
wire \reg3[10]~output_o ;
wire \reg3[11]~output_o ;
wire \reg3[12]~output_o ;
wire \reg3[13]~output_o ;
wire \reg3[14]~output_o ;
wire \reg3[15]~output_o ;
wire \reg3[16]~output_o ;
wire \reg3[17]~output_o ;
wire \reg3[18]~output_o ;
wire \reg3[19]~output_o ;
wire \reg3[20]~output_o ;
wire \reg3[21]~output_o ;
wire \reg3[22]~output_o ;
wire \reg3[23]~output_o ;
wire \reg3[24]~output_o ;
wire \reg3[25]~output_o ;
wire \reg3[26]~output_o ;
wire \reg3[27]~output_o ;
wire \reg3[28]~output_o ;
wire \reg3[29]~output_o ;
wire \reg3[30]~output_o ;
wire \reg3[31]~output_o ;
wire \clock~input_o ;
wire \clock~inputclkctrl_outclk ;
wire \my_processor|flush~2_combout ;
wire \my_processor|PCadder|eba_0|xor_sum2~combout ;
wire \my_processor|PCadder|eba_0|xor_sum3~combout ;
wire \my_processor|PC_in_FD[1]~1_combout ;
wire \reset~input_o ;
wire \reset~inputclkctrl_outclk ;
wire \my_processor|PC_FD1|dffe1|q~q ;
wire \my_processor|dx1|PC_in[1]~1_combout ;
wire \my_processor|dx1|FDPC|dffe1|q~q ;
wire \my_processor|PC_in_FD[0]~0_combout ;
wire \my_processor|PC_FD1|dffe0|q~q ;
wire \my_processor|dx1|PC_in[0]~0_combout ;
wire \my_processor|dx1|FDPC|dffe0|q~q ;
wire \my_processor|PCadder_branch|eba_0|orc1~0_combout ;
wire \my_processor|PCadder|eba_0|andc3~combout ;
wire \my_processor|PC_in_FD[4]~4_combout ;
wire \my_processor|PC_FD1|dffe4|q~q ;
wire \my_processor|dx1|PC_in[4]~4_combout ;
wire \my_processor|dx1|FDPC|dffe4|q~q ;
wire \my_processor|xm1|xmoldp|dffe4|q~q ;
wire \my_processor|mw1|MW_oldPC|dffe4|q~q ;
wire \my_processor|PCadder|eba_0|andc4~combout ;
wire \my_processor|PC_in_FD[5]~5_combout ;
wire \my_processor|PC_FD1|dffe5|q~q ;
wire \my_processor|dx1|PC_in[5]~5_combout ;
wire \my_processor|dx1|FDPC|dffe5|q~q ;
wire \my_processor|PCadder|eba_0|xor_sum6~combout ;
wire \my_processor|PC_in_FD[6]~6_combout ;
wire \my_processor|PC_FD1|dffe6|q~q ;
wire \my_processor|dx1|PC_in[6]~6_combout ;
wire \my_processor|dx1|FDPC|dffe6|q~q ;
wire \my_processor|PCadder|eba_0|xor_sum7~combout ;
wire \my_processor|PC_in_FD[7]~7_combout ;
wire \my_processor|PC_FD1|dffe7|q~q ;
wire \my_processor|dx1|PC_in[7]~7_combout ;
wire \my_processor|dx1|FDPC|dffe7|q~q ;
wire \my_processor|PCadder|eba_0|andc7~combout ;
wire \my_processor|PC_in_FD[8]~8_combout ;
wire \my_processor|PC_FD1|dffe8|q~q ;
wire \my_processor|dx1|PC_in[8]~8_combout ;
wire \my_processor|dx1|FDPC|dffe8|q~q ;
wire \my_processor|xm1|xmoldp|dffe8|q~feeder_combout ;
wire \my_processor|xm1|xmoldp|dffe8|q~q ;
wire \my_processor|mw1|MW_oldPC|dffe8|q~q ;
wire \my_processor|PCadder|eba_1|xor_sum1~combout ;
wire \my_processor|PC_in_FD[9]~9_combout ;
wire \my_processor|PC_FD1|dffe9|q~q ;
wire \my_processor|dx1|PC_in[9]~9_combout ;
wire \my_processor|dx1|FDPC|dffe9|q~q ;
wire \my_processor|PCadder|eba_1|xor_sum2~combout ;
wire \my_processor|PCadder|eba_1|andc2~combout ;
wire \my_processor|PC_in_FD[10]~10_combout ;
wire \my_processor|PC_FD1|dffe10|q~q ;
wire \my_processor|dx1|PC_in[10]~10_combout ;
wire \my_processor|dx1|FDPC|dffe10|q~q ;
wire \my_processor|PCadder_branch|eba_1|orc0~0_combout ;
wire \my_processor|FD_in[9]~29_combout ;
wire \my_processor|FD_IR1|dffe9|q~q ;
wire \my_processor|dx1|IR_in[9]~16_combout ;
wire \my_processor|dx1|DXIR|dffe9|q~q ;
wire \my_processor|PCadder_branch|eba_1|orc1~0_combout ;
wire \my_processor|PCadder_branch|eba_1|orc2~1_combout ;
wire \my_processor|PC_in_FD[11]~11_combout ;
wire \my_processor|PC_FD1|dffe11|q~q ;
wire \my_processor|dx1|PC_in[11]~11_combout ;
wire \my_processor|dx1|FDPC|dffe11|q~q ;
wire \my_processor|PCadder_branch|eba_1|orc2~0_combout ;
wire \my_processor|FD_in[11]~31_combout ;
wire \my_processor|FD_IR1|dffe11|q~q ;
wire \my_processor|dx1|IR_in[11]~18_combout ;
wire \my_processor|dx1|DXIR|dffe11|q~q ;
wire \my_processor|PCadder_branch|eba_1|xor_sum3~combout ;
wire \my_processor|FD_in[13]~13_combout ;
wire \my_processor|FD_IR1|dffe13|q~q ;
wire \my_processor|controls|WideNor0~0_combout ;
wire \my_processor|FD_in[23]~12_combout ;
wire \my_processor|FD_IR1|dffe23|q~q ;
wire \my_processor|ctrl_readRegB[1]~1_combout ;
wire \my_processor|FD_in[22]~5_combout ;
wire \my_processor|FD_IR1|dffe22|q~q ;
wire \my_processor|FD_in[12]~6_combout ;
wire \my_processor|FD_IR1|dffe12|q~q ;
wire \my_processor|ctrl_readRegB[0]~0_combout ;
wire \my_processor|xm1|xmoldp|dffe11|q~q ;
wire \my_processor|mw1|MW_oldPC|dffe11|q~q ;
wire \my_processor|dx1|control_in[0]~29_combout ;
wire \my_processor|dx1|DXcontrol|dffe0|q~q ;
wire \my_processor|dx1|control_in[17]~11_combout ;
wire \my_processor|dx1|DXcontrol|dffe17|q~q ;
wire \my_processor|alu_op[2]~2_combout ;
wire \my_processor|FD_in[3]~22_combout ;
wire \my_processor|FD_IR1|dffe3|q~q ;
wire \my_processor|dx1|IR_in[3]~11_combout ;
wire \my_processor|dx1|DXIR|dffe3|q~q ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout ;
wire \my_processor|alu_op[1]~1_combout ;
wire \my_processor|dx1|IR_in[23]~19_combout ;
wire \my_processor|dx1|DXIR|dffe23|q~q ;
wire \my_processor|xm1|XMIR|dffe23|q~q ;
wire \my_processor|mw1|MWir|dffe23|q~q ;
wire \my_processor|dx1|IR_in[22]~20_combout ;
wire \my_processor|dx1|DXIR|dffe22|q~q ;
wire \my_processor|xm1|XMIR|dffe22|q~q ;
wire \my_processor|mw1|MWir|dffe22|q~q ;
wire \my_processor|dx1|IR_in[12]~2_combout ;
wire \my_processor|dx1|DXIR|dffe12|q~q ;
wire \my_processor|dx1|IR_in[13]~1_combout ;
wire \my_processor|dx1|DXIR|dffe13|q~q ;
wire \my_processor|alu_B[30]~1_combout ;
wire \my_processor|controls|control[5]~5_combout ;
wire \my_processor|controls|control[2]~8_combout ;
wire \my_processor|dx1|control_in[2]~10_combout ;
wire \my_processor|dx1|DXcontrol|dffe2|q~q ;
wire \my_processor|FD_in[26]~18_combout ;
wire \my_processor|FD_IR1|dffe26|q~q ;
wire \my_processor|dx1|IR_in[26]~23_combout ;
wire \my_processor|dx1|DXIR|dffe26|q~q ;
wire \my_processor|xm1|XMIR|dffe26|q~q ;
wire \my_processor|mw1|MWir|dffe26|q~q ;
wire \my_processor|FD_in[16]~19_combout ;
wire \my_processor|FD_IR1|dffe16|q~q ;
wire \my_processor|dx1|IR_in[16]~0_combout ;
wire \my_processor|dx1|DXIR|dffe16|q~q ;
wire \my_processor|controls|control[18]~11_combout ;
wire \my_processor|controls|WideNor0~combout ;
wire \my_processor|controls|control[8]~13_combout ;
wire \my_processor|controls|control[22]~14_combout ;
wire \my_processor|controls|control[4]~15_combout ;
wire \my_processor|dx1|control_in[4]~18_combout ;
wire \my_processor|dx1|DXcontrol|dffe4|q~q ;
wire \my_processor|xm1|XMcontrol|dffe4|q~q ;
wire \my_processor|mw1|MWctrl|dffe4|q~q ;
wire \my_processor|FD_in[24]~14_combout ;
wire \my_processor|FD_IR1|dffe24|q~q ;
wire \my_processor|dx1|IR_in[24]~22_combout ;
wire \my_processor|dx1|DXIR|dffe24|q~q ;
wire \my_processor|xm1|XMIR|dffe24|q~q ;
wire \my_processor|mw1|MWir|dffe24|q~q ;
wire \my_processor|FD_in[14]~15_combout ;
wire \my_processor|FD_IR1|dffe14|q~q ;
wire \my_processor|dx1|IR_in[14]~4_combout ;
wire \my_processor|dx1|DXIR|dffe14|q~q ;
wire \my_processor|dx1|IR_in[25]~21_combout ;
wire \my_processor|dx1|DXIR|dffe25|q~q ;
wire \my_processor|xm1|XMIR|dffe25|q~q ;
wire \my_processor|mw1|MWir|dffe25|q~q ;
wire \my_processor|FD_in[15]~17_combout ;
wire \my_processor|FD_IR1|dffe15|q~q ;
wire \my_processor|dx1|IR_in[15]~3_combout ;
wire \my_processor|dx1|DXIR|dffe15|q~q ;
wire \my_processor|alu_B[30]~2_combout ;
wire \my_processor|alu_B[30]~3_combout ;
wire \my_processor|B_bypass_MX_sel~2_combout ;
wire \my_processor|B_bypass_MX_sel~1_combout ;
wire \my_processor|B_bypass_MX_sel~0_combout ;
wire \my_processor|B_bypass_MX_sel~3_combout ;
wire \my_processor|alu_B[30]~4_combout ;
wire \my_processor|alu_B[30]~0_combout ;
wire \my_processor|alu_B[11]~29_combout ;
wire \my_processor|alu_B[11]~30_combout ;
wire \my_processor|FD_in[19]~2_combout ;
wire \my_processor|FD_IR1|dffe19|q~q ;
wire \my_processor|dx1|IR_in[19]~8_combout ;
wire \my_processor|dx1|DXIR|dffe19|q~q ;
wire \my_processor|FD_in[20]~3_combout ;
wire \my_processor|FD_IR1|dffe20|q~q ;
wire \my_processor|dx1|IR_in[20]~7_combout ;
wire \my_processor|dx1|DXIR|dffe20|q~q ;
wire \my_processor|A_bypass_MX_sel~1_combout ;
wire \my_processor|FD_in[21]~4_combout ;
wire \my_processor|FD_IR1|dffe21|q~q ;
wire \my_processor|dx1|IR_in[21]~9_combout ;
wire \my_processor|dx1|DXIR|dffe21|q~q ;
wire \my_processor|A_bypass_MX_sel~2_combout ;
wire \my_processor|FD_in[17]~0_combout ;
wire \my_processor|FD_IR1|dffe17|q~q ;
wire \my_processor|dx1|IR_in[17]~6_combout ;
wire \my_processor|dx1|DXIR|dffe17|q~q ;
wire \my_processor|FD_in[18]~1_combout ;
wire \my_processor|FD_IR1|dffe18|q~q ;
wire \my_processor|dx1|IR_in[18]~5_combout ;
wire \my_processor|dx1|DXIR|dffe18|q~q ;
wire \my_processor|A_bypass_MX_sel~0_combout ;
wire \my_processor|A_bypass_MX_sel~3_combout ;
wire \my_regfile|decoder_writeReg|and16~10_combout ;
wire \my_regfile|decoder_writeReg|and16~22_combout ;
wire \my_regfile|gen_registers[14].regs|dffe11|q~q ;
wire \my_regfile|decoder_writeReg|and16~24_combout ;
wire \my_regfile|gen_registers[15].regs|dffe11|q~q ;
wire \my_regfile|decoder_writeReg|and16~8_combout ;
wire \my_regfile|decoder_writeReg|and16~23_combout ;
wire \my_regfile|gen_registers[12].regs|dffe11|q~q ;
wire \my_processor|alu_A[11]~415_combout ;
wire \my_processor|alu_A[11]~416_combout ;
wire \my_processor|alu_A[29]~668_combout ;
wire \my_processor|A_bypass_WX_sel~2_combout ;
wire \my_processor|A_bypass_WX_sel~1_combout ;
wire \my_processor|A_bypass_WX_sel~0_combout ;
wire \my_processor|A_bypass_WX_sel~3_combout ;
wire \my_processor|alu_A[29]~15_combout ;
wire \my_regfile|decoder_writeReg|and16~16_combout ;
wire \my_regfile|gen_registers[10].regs|dffe11|q~q ;
wire \my_regfile|decoder_writeReg|and16~17_combout ;
wire \my_regfile|decoder_writeReg|and16~19_combout ;
wire \my_regfile|gen_registers[8].regs|dffe11|q~q ;
wire \my_processor|alu_A[11]~412_combout ;
wire \my_regfile|decoder_writeReg|and16~20_combout ;
wire \my_regfile|gen_registers[11].regs|dffe11|q~q ;
wire \my_regfile|decoder_writeReg|and16~18_combout ;
wire \my_regfile|gen_registers[9].regs|dffe11|q~q ;
wire \my_processor|alu_A[11]~413_combout ;
wire \my_regfile|decoder_writeReg|and16~14_combout ;
wire \my_regfile|gen_registers[3].regs|dffe11|q~q ;
wire \my_processor|alu_A[29]~7_combout ;
wire \my_processor|alu_A[29]~6_combout ;
wire \my_regfile|decoder_writeReg|and16~11_combout ;
wire \my_regfile|gen_registers[6].regs|dffe11|q~q ;
wire \my_regfile|decoder_writeReg|and16~9_combout ;
wire \my_regfile|gen_registers[5].regs|dffe11|q~q ;
wire \my_regfile|decoder_writeReg|and16~12_combout ;
wire \my_regfile|gen_registers[4].regs|dffe11|q~q ;
wire \my_processor|alu_A[11]~409_combout ;
wire \my_regfile|decoder_writeReg|and16~13_combout ;
wire \my_regfile|gen_registers[7].regs|dffe11|q~q ;
wire \my_processor|alu_A[11]~410_combout ;
wire \my_regfile|decoder_writeReg|and16~15_combout ;
wire \my_regfile|gen_registers[2].regs|dffe11|q~q ;
wire \my_processor|alu_A[11]~411_combout ;
wire \my_processor|alu_A[11]~414_combout ;
wire \my_processor|alu_A[0]~26_combout ;
wire \my_regfile|decoder_writeReg|and16~30_combout ;
wire \my_regfile|decoder_writeReg|and16~40_combout ;
wire \my_regfile|gen_registers[31].regs|dffe11|q~q ;
wire \my_regfile|decoder_writeReg|and16~37_combout ;
wire \my_regfile|gen_registers[23].regs|dffe11|q~q ;
wire \my_regfile|decoder_writeReg|and16~38_combout ;
wire \my_regfile|gen_registers[27].regs|dffe11|q~q ;
wire \my_regfile|decoder_writeReg|and16~39_combout ;
wire \my_regfile|gen_registers[19].regs|dffe11|q~q ;
wire \my_processor|alu_A[11]~424_combout ;
wire \my_processor|alu_A[11]~425_combout ;
wire \my_regfile|decoder_writeReg|and16~41_combout ;
wire \my_regfile|gen_registers[25].regs|dffe11|q~q ;
wire \my_regfile|decoder_writeReg|and16~32_combout ;
wire \my_regfile|gen_registers[17].regs|dffe11|q~q ;
wire \my_processor|alu_A[11]~417_combout ;
wire \my_regfile|decoder_writeReg|and16~31_combout ;
wire \my_regfile|gen_registers[21].regs|dffe11|q~q ;
wire \my_regfile|decoder_writeReg|and16~33_combout ;
wire \my_regfile|gen_registers[29].regs|dffe11|q~q ;
wire \my_processor|alu_A[11]~418_combout ;
wire \my_regfile|decoder_writeReg|and16~25_combout ;
wire \my_regfile|decoder_writeReg|and16~26_combout ;
wire \my_regfile|gen_registers[26].regs|dffe11|q~q ;
wire \my_regfile|gen_registers[18].regs|dffe11|q~feeder_combout ;
wire \my_regfile|decoder_writeReg|and16~28_combout ;
wire \my_regfile|gen_registers[18].regs|dffe11|q~q ;
wire \my_regfile|decoder_writeReg|and16~27_combout ;
wire \my_regfile|gen_registers[22].regs|dffe11|q~q ;
wire \my_processor|alu_A[11]~419_combout ;
wire \my_regfile|decoder_writeReg|and16~29_combout ;
wire \my_regfile|gen_registers[30].regs|dffe11|q~q ;
wire \my_processor|alu_A[11]~420_combout ;
wire \my_regfile|decoder_writeReg|and16~42_combout ;
wire \my_regfile|gen_registers[24].regs|dffe11|q~q ;
wire \my_regfile|decoder_writeReg|and16~34_combout ;
wire \my_regfile|gen_registers[20].regs|dffe11|q~q ;
wire \my_regfile|decoder_writeReg|and16~35_combout ;
wire \my_regfile|gen_registers[16].regs|dffe11|q~q ;
wire \my_processor|alu_A[11]~421_combout ;
wire \my_regfile|decoder_writeReg|and16~36_combout ;
wire \my_regfile|gen_registers[28].regs|dffe11|q~q ;
wire \my_processor|alu_A[11]~422_combout ;
wire \my_processor|alu_A[11]~423_combout ;
wire \my_processor|alu_A[11]~426_combout ;
wire \my_processor|alu_A[29]~14_combout ;
wire \my_processor|alu_A[29]~27_combout ;
wire \my_processor|alu_A[11]~427_combout ;
wire \my_processor|alu_A[11]~428_combout ;
wire \my_processor|alu_A[11]~429_combout ;
wire \my_processor|xm1|xmoldp|dffe9|q~q ;
wire \my_processor|mw1|MW_oldPC|dffe9|q~q ;
wire \my_processor|WM_bypass~1_combout ;
wire \my_processor|WM_bypass~0_combout ;
wire \my_processor|WM_bypass~2_combout ;
wire \my_processor|WM_bypass~3_combout ;
wire \my_processor|xm1|b|dffe8|q~q ;
wire \my_processor|data[8]~8_combout ;
wire \my_processor|alu_op[0]~0_combout ;
wire \my_processor|alu_A[0]~640_combout ;
wire \my_regfile|gen_registers[10].regs|dffe0|q~q ;
wire \my_regfile|gen_registers[8].regs|dffe0|q~q ;
wire \my_regfile|muxA|mux_results|bracket0[0]~8_combout ;
wire \my_regfile|gen_registers[11].regs|dffe0|q~q ;
wire \my_regfile|gen_registers[9].regs|dffe0|q~q ;
wire \my_regfile|muxA|mux_results|bracket0[0]~9_combout ;
wire \my_regfile|gen_registers[6].regs|dffe0|q~q ;
wire \my_regfile|gen_registers[7].regs|dffe0|q~q ;
wire \my_regfile|gen_registers[5].regs|dffe0|q~q ;
wire \my_regfile|gen_registers[4].regs|dffe0|q~q ;
wire \my_regfile|muxA|mux_results|bracket0[0]~10_combout ;
wire \my_regfile|muxA|mux_results|bracket0[0]~11_combout ;
wire \my_regfile|gen_registers[2].regs|dffe0|q~q ;
wire \signal_to_write~input_o ;
wire \my_regfile|reg1|dffe0|q~q ;
wire \my_regfile|gen_registers[3].regs|dffe0|q~feeder_combout ;
wire \my_regfile|gen_registers[3].regs|dffe0|q~q ;
wire \my_regfile|muxA|mux_results|bracket0[0]~12_combout ;
wire \my_regfile|muxA|mux_results|bracket0[0]~13_combout ;
wire \my_regfile|muxA|mux_results|bracket0[0]~14_combout ;
wire \my_regfile|gen_registers[14].regs|dffe0|q~q ;
wire \my_regfile|gen_registers[15].regs|dffe0|q~q ;
wire \my_regfile|decoder_writeReg|and16~21_combout ;
wire \my_regfile|gen_registers[13].regs|dffe0|q~q ;
wire \my_regfile|gen_registers[12].regs|dffe0|q~q ;
wire \my_regfile|muxA|mux_results|bracket0[0]~15_combout ;
wire \my_regfile|muxA|mux_results|bracket0[0]~16_combout ;
wire \my_regfile|muxA|mux_results|bracket0[0]~17_combout ;
wire \my_processor|alu_A[0]~641_combout ;
wire \my_regfile|gen_registers[27].regs|dffe0|q~q ;
wire \my_regfile|gen_registers[23].regs|dffe0|q~q ;
wire \my_regfile|gen_registers[19].regs|dffe0|q~q ;
wire \my_regfile|muxA|mux_results|bracket0[0]~2_combout ;
wire \my_regfile|gen_registers[31].regs|dffe0|q~q ;
wire \my_regfile|muxA|mux_results|bracket0[0]~3_combout ;
wire \my_regfile|gen_registers[30].regs|dffe0|q~feeder_combout ;
wire \my_regfile|gen_registers[30].regs|dffe0|q~q ;
wire \my_regfile|gen_registers[22].regs|dffe0|q~q ;
wire \my_regfile|gen_registers[18].regs|dffe0|q~feeder_combout ;
wire \my_regfile|gen_registers[18].regs|dffe0|q~q ;
wire \my_regfile|gen_registers[26].regs|dffe0|q~q ;
wire \my_regfile|muxA|mux_results|bracket0[0]~0_combout ;
wire \my_regfile|muxA|mux_results|bracket0[0]~1_combout ;
wire \my_regfile|gen_registers[16].regs|dffe0|q~q ;
wire \my_regfile|gen_registers[24].regs|dffe0|q~q ;
wire \my_regfile|muxA|mux_results|bracket0[0]~4_combout ;
wire \my_regfile|gen_registers[28].regs|dffe0|q~q ;
wire \my_regfile|gen_registers[20].regs|dffe0|q~q ;
wire \my_regfile|muxA|mux_results|bracket0[0]~5_combout ;
wire \my_regfile|gen_registers[25].regs|dffe0|q~q ;
wire \my_regfile|gen_registers[29].regs|dffe0|q~q ;
wire \my_regfile|gen_registers[21].regs|dffe0|q~q ;
wire \my_regfile|gen_registers[17].regs|dffe0|q~q ;
wire \my_regfile|muxA|mux_results|bracket0[0]~6_combout ;
wire \my_regfile|muxA|mux_results|bracket0[0]~7_combout ;
wire \my_processor|alu_A[0]~642_combout ;
wire \my_processor|alu_A[0]~643_combout ;
wire \my_processor|alu_A[0]~644_combout ;
wire \my_processor|alu_A[0]~645_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_eight_zero|mux_four_one|bracket0[31]~0_combout ;
wire \my_processor|aluer|shift_logical_left|mux_one_shifted[1]~0_combout ;
wire \my_processor|FD_in[7]~27_combout ;
wire \my_processor|FD_IR1|dffe7|q~q ;
wire \my_processor|dx1|IR_in[7]~14_combout ;
wire \my_processor|dx1|DXIR|dffe7|q~q ;
wire \my_processor|xm1|xmoldp|dffe1|q~feeder_combout ;
wire \my_processor|xm1|xmoldp|dffe1|q~q ;
wire \my_processor|mw1|MW_oldPC|dffe1|q~q ;
wire \my_processor|mw1|MWout|dffe1|q~q ;
wire \my_processor|ctrl_readRegB[2]~2_combout ;
wire \my_regfile|muxB|mux_results|bracket0[0]~4_combout ;
wire \my_regfile|muxB|mux_results|bracket0[0]~5_combout ;
wire \my_regfile|muxB|mux_results|bracket0[0]~2_combout ;
wire \my_regfile|muxB|mux_results|bracket0[0]~3_combout ;
wire \my_regfile|muxB|mux_results|bracket0[0]~6_combout ;
wire \my_regfile|muxB|mux_results|bracket0[0]~7_combout ;
wire \my_regfile|muxB|mux_results|bracket0[0]~8_combout ;
wire \my_regfile|muxB|mux_results|bracket0[0]~0_combout ;
wire \my_regfile|muxB|mux_results|bracket0[0]~1_combout ;
wire \my_regfile|muxB|mux_results|bracket0[0]~9_combout ;
wire \my_regfile|muxB|mux_results|bracket0[0]~14_combout ;
wire \my_regfile|muxB|mux_results|bracket0[0]~15_combout ;
wire \my_regfile|muxB|mux_results|bracket0[0]~12_combout ;
wire \my_regfile|muxB|mux_results|bracket0[0]~13_combout ;
wire \my_regfile|muxB|mux_results|bracket0[0]~16_combout ;
wire \my_regfile|muxB|mux_results|bracket0[0]~17_combout ;
wire \my_regfile|muxB|mux_results|bracket0[0]~18_combout ;
wire \my_regfile|muxB|mux_results|bracket0[0]~10_combout ;
wire \my_regfile|muxB|mux_results|bracket0[0]~11_combout ;
wire \my_regfile|muxB|mux_results|bracket0[0]~19_combout ;
wire \my_processor|ctrl_readRegB[4]~4_combout ;
wire \my_regfile|muxB|mux_results|bracket0[0]~20_combout ;
wire \my_processor|dx1|DXB|dffe0|q~q ;
wire \my_processor|xm1|b|dffe0|q~q ;
wire \my_processor|data[0]~0_combout ;
wire \my_processor|PC_in_FD[2]~2_combout ;
wire \my_processor|PC_FD1|dffe2|q~q ;
wire \my_processor|dx1|PC_in[2]~2_combout ;
wire \my_processor|dx1|FDPC|dffe2|q~q ;
wire \my_processor|xm1|xmoldp|dffe2|q~feeder_combout ;
wire \my_processor|xm1|xmoldp|dffe2|q~q ;
wire \my_processor|mw1|MW_oldPC|dffe2|q~q ;
wire \my_processor|mw1|MWout|dffe2|q~q ;
wire \my_processor|xm1|b|dffe2|q~q ;
wire \my_processor|data[2]~2_combout ;
wire \my_processor|PC_in_FD[3]~3_combout ;
wire \my_processor|PC_FD1|dffe3|q~q ;
wire \my_processor|dx1|PC_in[3]~3_combout ;
wire \my_processor|dx1|FDPC|dffe3|q~q ;
wire \my_processor|xm1|xmoldp|dffe3|q~q ;
wire \my_processor|mw1|MW_oldPC|dffe3|q~q ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout ;
wire \my_processor|PCadder|eba_1|xor_sum4~combout ;
wire \my_processor|PCadder_branch|eba_1|orc3~0_combout ;
wire \my_processor|PCadder_branch|eba_1|xor_sum4~0_combout ;
wire \my_processor|dx1|control_in[19]~30_combout ;
wire \my_processor|dx1|DXcontrol|dffe19|q~q ;
wire \my_processor|PC|dffe26|q~0_combout ;
wire \my_processor|PC_calculated[12]~61_combout ;
wire \my_processor|PC_calculated[12]~62_combout ;
wire \my_processor|PC_calculated[12]~122_combout ;
wire \my_processor|PC|dffe12|q~q ;
wire \my_processor|PC_in_FD[12]~12_combout ;
wire \my_processor|PC_FD1|dffe12|q~q ;
wire \my_processor|dx1|PC_in[12]~12_combout ;
wire \my_processor|dx1|FDPC|dffe12|q~q ;
wire \my_processor|xm1|xmoldp|dffe12|q~q ;
wire \my_processor|mw1|MW_oldPC|dffe12|q~q ;
wire \my_processor|xm1|b|dffe12|q~q ;
wire \my_processor|data[12]~12_combout ;
wire \my_processor|aluer|shift_logical_left|mux_one_shifted[5]~5_combout ;
wire \my_processor|xm1|xmoldp|dffe5|q~feeder_combout ;
wire \my_processor|xm1|xmoldp|dffe5|q~q ;
wire \my_processor|mw1|MW_oldPC|dffe5|q~q ;
wire \my_processor|mw1|MWout|dffe5|q~q ;
wire \my_processor|xm1|b|dffe4|q~q ;
wire \my_processor|data[4]~4_combout ;
wire \my_processor|xm1|xmoldp|dffe6|q~feeder_combout ;
wire \my_processor|xm1|xmoldp|dffe6|q~q ;
wire \my_processor|mw1|MW_oldPC|dffe6|q~q ;
wire \my_processor|xm1|b|dffe6|q~q ;
wire \my_processor|data[6]~6_combout ;
wire \my_processor|alu_op[4]~3_combout ;
wire \my_processor|dx1|DXB|dffe5|q~11_combout ;
wire \my_processor|PCadder|eba_1|xor_sum5~combout ;
wire \my_processor|PC_in_FD[13]~13_combout ;
wire \my_processor|PC_FD1|dffe13|q~q ;
wire \my_processor|dx1|PC_in[13]~13_combout ;
wire \my_processor|dx1|FDPC|dffe13|q~q ;
wire \my_processor|PCadder_branch|eba_1|orc4~0_combout ;
wire \my_processor|PCadder_branch|eba_1|orc4~1_combout ;
wire \my_processor|PCadder_branch|eba_1|xor_sum5~combout ;
wire \my_processor|dx1|DXB|dffe5|q~9_combout ;
wire \my_processor|xm1|xmoldp|dffe13|q~q ;
wire \my_processor|mw1|MW_oldPC|dffe13|q~q ;
wire \my_processor|PC|dffe27|q~0_combout ;
wire \my_processor|controls|control[8]~16_combout ;
wire \my_processor|dx1|control_in[8]~14_combout ;
wire \my_processor|dx1|DXcontrol|dffe8|q~q ;
wire \my_processor|bex_taken~0_combout ;
wire \my_regfile|gen_registers[13].regs|dffe4|q~q ;
wire \my_regfile|gen_registers[14].regs|dffe4|q~feeder_combout ;
wire \my_regfile|gen_registers[14].regs|dffe4|q~q ;
wire \my_regfile|gen_registers[12].regs|dffe4|q~q ;
wire \my_processor|alu_A[4]~562_combout ;
wire \my_processor|alu_A[4]~563_combout ;
wire \my_regfile|gen_registers[10].regs|dffe4|q~q ;
wire \my_regfile|gen_registers[11].regs|dffe4|q~q ;
wire \my_regfile|gen_registers[8].regs|dffe4|q~q ;
wire \my_regfile|gen_registers[9].regs|dffe4|q~q ;
wire \my_processor|alu_A[4]~559_combout ;
wire \my_processor|alu_A[4]~560_combout ;
wire \my_regfile|gen_registers[5].regs|dffe4|q~q ;
wire \my_regfile|gen_registers[7].regs|dffe4|q~q ;
wire \my_regfile|gen_registers[6].regs|dffe4|q~q ;
wire \my_regfile|gen_registers[4].regs|dffe4|q~q ;
wire \my_processor|alu_A[4]~556_combout ;
wire \my_processor|alu_A[4]~557_combout ;
wire \my_regfile|gen_registers[3].regs|dffe4|q~q ;
wire \my_regfile|gen_registers[2].regs|dffe4|q~q ;
wire \my_processor|alu_A[4]~558_combout ;
wire \my_processor|alu_A[4]~561_combout ;
wire \my_regfile|gen_registers[31].regs|dffe4|q~q ;
wire \my_regfile|gen_registers[23].regs|dffe4|q~q ;
wire \my_regfile|gen_registers[19].regs|dffe4|q~q ;
wire \my_regfile|gen_registers[27].regs|dffe4|q~q ;
wire \my_processor|alu_A[4]~571_combout ;
wire \my_processor|alu_A[4]~572_combout ;
wire \my_regfile|gen_registers[30].regs|dffe4|q~q ;
wire \my_regfile|gen_registers[26].regs|dffe4|q~q ;
wire \my_regfile|gen_registers[18].regs|dffe4|q~q ;
wire \my_regfile|gen_registers[22].regs|dffe4|q~q ;
wire \my_processor|alu_A[4]~564_combout ;
wire \my_processor|alu_A[4]~565_combout ;
wire \my_regfile|gen_registers[29].regs|dffe4|q~q ;
wire \my_regfile|gen_registers[21].regs|dffe4|q~q ;
wire \my_regfile|gen_registers[25].regs|dffe4|q~q ;
wire \my_regfile|gen_registers[17].regs|dffe4|q~q ;
wire \my_processor|alu_A[4]~566_combout ;
wire \my_processor|alu_A[4]~567_combout ;
wire \my_regfile|gen_registers[24].regs|dffe4|q~q ;
wire \my_regfile|gen_registers[28].regs|dffe4|q~q ;
wire \my_regfile|gen_registers[20].regs|dffe4|q~q ;
wire \my_regfile|gen_registers[16].regs|dffe4|q~q ;
wire \my_processor|alu_A[4]~568_combout ;
wire \my_processor|alu_A[4]~569_combout ;
wire \my_processor|alu_A[4]~570_combout ;
wire \my_processor|alu_A[4]~573_combout ;
wire \my_processor|alu_A[4]~574_combout ;
wire \my_processor|alu_A[4]~575_combout ;
wire \my_processor|alu_A[4]~576_combout ;
wire \my_processor|alu_B[28]~63_combout ;
wire \my_processor|alu_B[28]~64_combout ;
wire \my_regfile|gen_registers[22].regs|dffe28|q~q ;
wire \my_regfile|gen_registers[18].regs|dffe28|q~q ;
wire \my_processor|alu_A[28]~60_combout ;
wire \my_regfile|gen_registers[30].regs|dffe28|q~q ;
wire \my_regfile|gen_registers[26].regs|dffe28|q~q ;
wire \my_processor|alu_A[28]~61_combout ;
wire \my_regfile|gen_registers[23].regs|dffe28|q~q ;
wire \my_regfile|gen_registers[27].regs|dffe28|q~q ;
wire \my_regfile|gen_registers[19].regs|dffe28|q~q ;
wire \my_processor|alu_A[28]~67_combout ;
wire \my_regfile|gen_registers[31].regs|dffe28|q~q ;
wire \my_processor|alu_A[28]~68_combout ;
wire \my_regfile|gen_registers[21].regs|dffe28|q~q ;
wire \my_regfile|gen_registers[25].regs|dffe28|q~q ;
wire \my_regfile|gen_registers[17].regs|dffe28|q~q ;
wire \my_processor|alu_A[28]~62_combout ;
wire \my_regfile|gen_registers[29].regs|dffe28|q~q ;
wire \my_processor|alu_A[28]~63_combout ;
wire \my_regfile|gen_registers[28].regs|dffe28|q~feeder_combout ;
wire \my_regfile|gen_registers[28].regs|dffe28|q~q ;
wire \my_regfile|gen_registers[24].regs|dffe28|q~q ;
wire \my_regfile|gen_registers[20].regs|dffe28|q~q ;
wire \my_regfile|gen_registers[16].regs|dffe28|q~feeder_combout ;
wire \my_regfile|gen_registers[16].regs|dffe28|q~q ;
wire \my_processor|alu_A[28]~64_combout ;
wire \my_processor|alu_A[28]~65_combout ;
wire \my_processor|alu_A[28]~66_combout ;
wire \my_processor|alu_A[28]~69_combout ;
wire \my_processor|alu_A[28]~70_combout ;
wire \my_regfile|gen_registers[13].regs|dffe28|q~q ;
wire \my_regfile|gen_registers[14].regs|dffe28|q~q ;
wire \my_regfile|gen_registers[12].regs|dffe28|q~q ;
wire \my_processor|alu_A[28]~58_combout ;
wire \my_processor|alu_A[28]~59_combout ;
wire \my_regfile|gen_registers[6].regs|dffe28|q~q ;
wire \my_regfile|gen_registers[4].regs|dffe28|q~q ;
wire \my_processor|alu_A[28]~52_combout ;
wire \my_regfile|gen_registers[5].regs|dffe28|q~q ;
wire \my_regfile|gen_registers[7].regs|dffe28|q~q ;
wire \my_processor|alu_A[28]~53_combout ;
wire \my_regfile|gen_registers[3].regs|dffe28|q~q ;
wire \my_regfile|gen_registers[2].regs|dffe28|q~q ;
wire \my_processor|alu_A[28]~54_combout ;
wire \my_regfile|gen_registers[10].regs|dffe28|q~q ;
wire \my_regfile|gen_registers[11].regs|dffe28|q~q ;
wire \my_regfile|gen_registers[8].regs|dffe28|q~q ;
wire \my_regfile|gen_registers[9].regs|dffe28|q~q ;
wire \my_processor|alu_A[28]~55_combout ;
wire \my_processor|alu_A[28]~56_combout ;
wire \my_processor|alu_A[28]~57_combout ;
wire \my_processor|alu_A[28]~71_combout ;
wire \my_processor|alu_A[28]~72_combout ;
wire \my_processor|PC_in_FD[17]~17_combout ;
wire \my_processor|PC_FD1|dffe17|q~q ;
wire \my_processor|dx1|PC_in[17]~17_combout ;
wire \my_processor|dx1|FDPC|dffe17|q~q ;
wire \my_processor|PC_in_FD[14]~14_combout ;
wire \my_processor|PC_FD1|dffe14|q~q ;
wire \my_processor|dx1|PC_in[14]~14_combout ;
wire \my_processor|dx1|FDPC|dffe14|q~q ;
wire \my_processor|PCadder_branch|eba_1|orc6~0_combout ;
wire \my_processor|PC_in_FD[15]~15_combout ;
wire \my_processor|PC_FD1|dffe15|q~q ;
wire \my_processor|dx1|PC_in[15]~15_combout ;
wire \my_processor|dx1|FDPC|dffe15|q~q ;
wire \my_processor|PCadder_branch|eba_1|orc5~0_combout ;
wire \my_processor|PCadder_branch|eba_1|orc6~1_combout ;
wire \my_processor|PCadder_branch|eba_1|orc7~0_combout ;
wire \my_processor|PCadder|eba_2|xor_sum0~combout ;
wire \my_processor|xm1|xmoldp|dffe16|q~feeder_combout ;
wire \my_processor|xm1|xmoldp|dffe16|q~q ;
wire \my_processor|mw1|MW_oldPC|dffe16|q~q ;
wire \my_processor|xm1|b|dffe16|q~q ;
wire \my_processor|data[16]~16_combout ;
wire \my_regfile|gen_registers[9].regs|dffe9|q~q ;
wire \my_regfile|gen_registers[11].regs|dffe9|q~q ;
wire \my_regfile|gen_registers[8].regs|dffe9|q~q ;
wire \my_regfile|gen_registers[10].regs|dffe9|q~q ;
wire \my_processor|alu_A[9]~454_combout ;
wire \my_processor|alu_A[9]~455_combout ;
wire \my_regfile|gen_registers[3].regs|dffe9|q~q ;
wire \my_regfile|gen_registers[2].regs|dffe9|q~q ;
wire \my_regfile|gen_registers[6].regs|dffe9|q~q ;
wire \my_regfile|gen_registers[7].regs|dffe9|q~q ;
wire \my_regfile|gen_registers[5].regs|dffe9|q~q ;
wire \my_regfile|gen_registers[4].regs|dffe9|q~q ;
wire \my_processor|alu_A[9]~451_combout ;
wire \my_processor|alu_A[9]~452_combout ;
wire \my_processor|alu_A[9]~453_combout ;
wire \my_processor|alu_A[9]~456_combout ;
wire \my_regfile|gen_registers[14].regs|dffe9|q~q ;
wire \my_regfile|gen_registers[15].regs|dffe9|q~q ;
wire \my_regfile|gen_registers[13].regs|dffe9|q~q ;
wire \my_regfile|gen_registers[12].regs|dffe9|q~q ;
wire \my_processor|alu_A[9]~457_combout ;
wire \my_processor|alu_A[9]~458_combout ;
wire \my_regfile|gen_registers[25].regs|dffe9|q~q ;
wire \my_regfile|gen_registers[17].regs|dffe9|q~q ;
wire \my_processor|alu_A[9]~459_combout ;
wire \my_regfile|gen_registers[21].regs|dffe9|q~q ;
wire \my_regfile|gen_registers[29].regs|dffe9|q~q ;
wire \my_processor|alu_A[9]~460_combout ;
wire \my_regfile|gen_registers[31].regs|dffe9|q~q ;
wire \my_regfile|gen_registers[23].regs|dffe9|q~q ;
wire \my_regfile|gen_registers[27].regs|dffe9|q~q ;
wire \my_regfile|gen_registers[19].regs|dffe9|q~q ;
wire \my_processor|alu_A[9]~466_combout ;
wire \my_processor|alu_A[9]~467_combout ;
wire \my_regfile|gen_registers[26].regs|dffe9|q~q ;
wire \my_regfile|gen_registers[30].regs|dffe9|q~q ;
wire \my_regfile|gen_registers[22].regs|dffe9|q~q ;
wire \my_regfile|gen_registers[18].regs|dffe9|q~q ;
wire \my_processor|alu_A[9]~461_combout ;
wire \my_processor|alu_A[9]~462_combout ;
wire \my_regfile|gen_registers[24].regs|dffe9|q~q ;
wire \my_regfile|gen_registers[28].regs|dffe9|q~q ;
wire \my_regfile|gen_registers[20].regs|dffe9|q~q ;
wire \my_regfile|gen_registers[16].regs|dffe9|q~q ;
wire \my_processor|alu_A[9]~463_combout ;
wire \my_processor|alu_A[9]~464_combout ;
wire \my_processor|alu_A[9]~465_combout ;
wire \my_processor|alu_A[9]~468_combout ;
wire \my_processor|alu_A[9]~469_combout ;
wire \my_processor|alu_A[9]~470_combout ;
wire \my_processor|alu_A[9]~471_combout ;
wire \my_processor|alu_B[8]~23_combout ;
wire \my_processor|alu_B[8]~24_combout ;
wire \my_regfile|gen_registers[10].regs|dffe8|q~q ;
wire \my_regfile|gen_registers[9].regs|dffe8|q~q ;
wire \my_regfile|gen_registers[8].regs|dffe8|q~q ;
wire \my_processor|alu_A[8]~475_combout ;
wire \my_processor|alu_A[8]~476_combout ;
wire \my_regfile|gen_registers[4].regs|dffe8|q~q ;
wire \my_regfile|gen_registers[6].regs|dffe8|q~q ;
wire \my_processor|alu_A[8]~472_combout ;
wire \my_regfile|gen_registers[7].regs|dffe8|q~q ;
wire \my_regfile|gen_registers[5].regs|dffe8|q~q ;
wire \my_processor|alu_A[8]~473_combout ;
wire \my_regfile|gen_registers[2].regs|dffe8|q~q ;
wire \my_regfile|gen_registers[3].regs|dffe8|q~q ;
wire \my_processor|alu_A[8]~474_combout ;
wire \my_processor|alu_A[8]~477_combout ;
wire \my_regfile|gen_registers[14].regs|dffe8|q~q ;
wire \my_regfile|gen_registers[12].regs|dffe8|q~q ;
wire \my_processor|alu_A[8]~478_combout ;
wire \my_regfile|gen_registers[15].regs|dffe8|q~q ;
wire \my_regfile|gen_registers[13].regs|dffe8|q~q ;
wire \my_processor|alu_A[8]~479_combout ;
wire \my_regfile|gen_registers[30].regs|dffe8|q~q ;
wire \my_regfile|gen_registers[26].regs|dffe8|q~q ;
wire \my_regfile|gen_registers[22].regs|dffe8|q~q ;
wire \my_regfile|gen_registers[18].regs|dffe8|q~q ;
wire \my_processor|alu_A[8]~480_combout ;
wire \my_processor|alu_A[8]~481_combout ;
wire \my_regfile|gen_registers[31].regs|dffe8|q~q ;
wire \my_regfile|gen_registers[27].regs|dffe8|q~q ;
wire \my_regfile|gen_registers[19].regs|dffe8|q~q ;
wire \my_processor|alu_A[8]~487_combout ;
wire \my_regfile|gen_registers[23].regs|dffe8|q~q ;
wire \my_processor|alu_A[8]~488_combout ;
wire \my_regfile|gen_registers[29].regs|dffe8|q~q ;
wire \my_regfile|gen_registers[21].regs|dffe8|q~q ;
wire \my_regfile|gen_registers[25].regs|dffe8|q~q ;
wire \my_regfile|gen_registers[17].regs|dffe8|q~q ;
wire \my_processor|alu_A[8]~482_combout ;
wire \my_processor|alu_A[8]~483_combout ;
wire \my_regfile|gen_registers[24].regs|dffe8|q~q ;
wire \my_regfile|gen_registers[28].regs|dffe8|q~q ;
wire \my_regfile|gen_registers[20].regs|dffe8|q~q ;
wire \my_regfile|gen_registers[16].regs|dffe8|q~q ;
wire \my_processor|alu_A[8]~484_combout ;
wire \my_processor|alu_A[8]~485_combout ;
wire \my_processor|alu_A[8]~486_combout ;
wire \my_processor|alu_A[8]~489_combout ;
wire \my_processor|alu_A[8]~490_combout ;
wire \my_processor|alu_A[8]~491_combout ;
wire \my_processor|alu_A[8]~492_combout ;
wire \my_processor|xm1|xmoldp|dffe7|q~q ;
wire \my_processor|mw1|MW_oldPC|dffe7|q~q ;
wire \my_processor|xm1|xmoldp|dffe10|q~q ;
wire \my_processor|mw1|MW_oldPC|dffe10|q~q ;
wire \my_processor|mw1|MWout|dffe10|q~q ;
wire \my_regfile|gen_registers[15].regs|dffe10|q~q ;
wire \my_regfile|gen_registers[14].regs|dffe10|q~feeder_combout ;
wire \my_regfile|gen_registers[14].regs|dffe10|q~q ;
wire \my_regfile|gen_registers[12].regs|dffe10|q~q ;
wire \my_processor|dx1|B_in[10]~186_combout ;
wire \my_processor|dx1|B_in[10]~187_combout ;
wire \my_regfile|gen_registers[7].regs|dffe10|q~q ;
wire \my_regfile|gen_registers[4].regs|dffe10|q~q ;
wire \my_regfile|gen_registers[6].regs|dffe10|q~q ;
wire \my_processor|dx1|B_in[10]~180_combout ;
wire \my_regfile|gen_registers[5].regs|dffe10|q~q ;
wire \my_processor|dx1|B_in[10]~181_combout ;
wire \my_regfile|gen_registers[2].regs|dffe10|q~q ;
wire \my_regfile|gen_registers[3].regs|dffe10|q~q ;
wire \my_processor|dx1|B_in[10]~182_combout ;
wire \my_regfile|gen_registers[11].regs|dffe10|q~q ;
wire \my_regfile|gen_registers[9].regs|dffe10|q~q ;
wire \my_regfile|gen_registers[8].regs|dffe10|q~q ;
wire \my_processor|dx1|B_in[10]~183_combout ;
wire \my_regfile|gen_registers[10].regs|dffe10|q~q ;
wire \my_processor|dx1|B_in[10]~184_combout ;
wire \my_processor|dx1|B_in[10]~185_combout ;
wire \my_processor|dx1|DXB|dffe10|q~0_combout ;
wire \my_regfile|gen_registers[18].regs|dffe10|q~q ;
wire \my_regfile|gen_registers[22].regs|dffe10|q~q ;
wire \my_processor|dx1|B_in[10]~188_combout ;
wire \my_regfile|gen_registers[26].regs|dffe10|q~q ;
wire \my_regfile|gen_registers[30].regs|dffe10|q~q ;
wire \my_processor|dx1|B_in[10]~189_combout ;
wire \my_regfile|gen_registers[20].regs|dffe10|q~q ;
wire \my_regfile|gen_registers[16].regs|dffe10|q~q ;
wire \my_processor|dx1|B_in[10]~192_combout ;
wire \my_regfile|gen_registers[24].regs|dffe10|q~q ;
wire \my_regfile|gen_registers[28].regs|dffe10|q~q ;
wire \my_processor|dx1|B_in[10]~193_combout ;
wire \my_regfile|gen_registers[21].regs|dffe10|q~feeder_combout ;
wire \my_regfile|gen_registers[21].regs|dffe10|q~q ;
wire \my_regfile|gen_registers[29].regs|dffe10|q~q ;
wire \my_regfile|gen_registers[25].regs|dffe10|q~q ;
wire \my_regfile|gen_registers[17].regs|dffe10|q~feeder_combout ;
wire \my_regfile|gen_registers[17].regs|dffe10|q~q ;
wire \my_processor|dx1|B_in[10]~190_combout ;
wire \my_processor|dx1|B_in[10]~191_combout ;
wire \my_processor|dx1|B_in[10]~194_combout ;
wire \my_regfile|gen_registers[23].regs|dffe10|q~q ;
wire \my_regfile|gen_registers[31].regs|dffe10|q~q ;
wire \my_regfile|gen_registers[27].regs|dffe10|q~q ;
wire \my_regfile|gen_registers[19].regs|dffe10|q~q ;
wire \my_processor|dx1|B_in[10]~195_combout ;
wire \my_processor|dx1|B_in[10]~196_combout ;
wire \my_processor|dx1|B_in[10]~197_combout ;
wire \my_processor|dx1|DXB|dffe5|q~10_combout ;
wire \my_processor|dx1|DXB|dffe10|q~q ;
wire \my_processor|xm1|b|dffe10|q~q ;
wire \my_processor|data[10]~10_combout ;
wire \my_processor|xm1|b|dffe11|q~q ;
wire \my_processor|data[11]~11_combout ;
wire \my_processor|mw1|MWmem|dffe10|q~feeder_combout ;
wire \my_processor|mw1|MWmem|dffe10|q~q ;
wire \my_processor|WM_bypass_data[10]~20_combout ;
wire \my_processor|WM_bypass_data[10]~21_combout ;
wire \my_regfile|gen_registers[13].regs|dffe10|q~q ;
wire \my_processor|alu_A[10]~436_combout ;
wire \my_processor|alu_A[10]~437_combout ;
wire \my_processor|alu_A[10]~445_combout ;
wire \my_processor|alu_A[10]~446_combout ;
wire \my_processor|alu_A[10]~438_combout ;
wire \my_processor|alu_A[10]~439_combout ;
wire \my_processor|alu_A[10]~440_combout ;
wire \my_processor|alu_A[10]~441_combout ;
wire \my_processor|alu_A[10]~442_combout ;
wire \my_processor|alu_A[10]~443_combout ;
wire \my_processor|alu_A[10]~444_combout ;
wire \my_processor|alu_A[10]~447_combout ;
wire \my_processor|alu_A[10]~448_combout ;
wire \my_processor|alu_A[10]~433_combout ;
wire \my_processor|alu_A[10]~434_combout ;
wire \my_processor|alu_A[10]~430_combout ;
wire \my_processor|alu_A[10]~431_combout ;
wire \my_processor|alu_A[10]~432_combout ;
wire \my_processor|alu_A[10]~435_combout ;
wire \my_processor|alu_A[10]~449_combout ;
wire \my_processor|alu_A[10]~450_combout ;
wire \my_processor|aluer|shift_logical_left|mux_four_shifted[22]~15_combout ;
wire \my_processor|PC_in_FD[20]~20_combout ;
wire \my_processor|PC_FD1|dffe20|q~q ;
wire \my_processor|dx1|PC_in[20]~20_combout ;
wire \my_processor|dx1|FDPC|dffe20|q~q ;
wire \my_processor|xm1|xmoldp|dffe20|q~q ;
wire \my_processor|mw1|MW_oldPC|dffe20|q~q ;
wire \my_processor|xm1|b|dffe20|q~q ;
wire \my_processor|data[20]~20_combout ;
wire \my_processor|PCadder|eba_2|xor_sum5~combout ;
wire \my_processor|PC_in_FD[19]~19_combout ;
wire \my_processor|PC_FD1|dffe19|q~q ;
wire \my_processor|dx1|PC_in[19]~19_combout ;
wire \my_processor|dx1|FDPC|dffe19|q~q ;
wire \my_processor|PCadder_branch|eba_2|orc1~0_combout ;
wire \my_processor|PCadder_branch|eba_2|orc3~0_combout ;
wire \my_processor|PCadder_branch|eba_2|xor_sum5~combout ;
wire \my_processor|PC_calculated[21]~82_combout ;
wire \my_processor|PC_calculated[21]~83_combout ;
wire \my_processor|PC_calculated[21]~128_combout ;
wire \my_processor|PC|dffe21|q~q ;
wire \my_processor|PC_in_FD[21]~21_combout ;
wire \my_processor|PC_FD1|dffe21|q~q ;
wire \my_processor|dx1|PC_in[21]~21_combout ;
wire \my_processor|dx1|FDPC|dffe21|q~q ;
wire \my_processor|xm1|xmoldp|dffe21|q~q ;
wire \my_processor|mw1|MW_oldPC|dffe21|q~q ;
wire \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[21]~43_combout ;
wire \my_processor|PCadder|eba_2|xor_sum6~combout ;
wire \my_processor|xm1|xmoldp|dffe22|q~q ;
wire \my_processor|mw1|MW_oldPC|dffe22|q~q ;
wire \my_processor|mw1|MWout|dffe22|q~q ;
wire \my_processor|xm1|b|dffe22|q~q ;
wire \my_processor|data[22]~22_combout ;
wire \my_regfile|gen_registers[3].regs|dffe23|q~q ;
wire \my_regfile|gen_registers[2].regs|dffe23|q~q ;
wire \my_regfile|gen_registers[7].regs|dffe23|q~q ;
wire \my_regfile|gen_registers[6].regs|dffe23|q~q ;
wire \my_regfile|gen_registers[4].regs|dffe23|q~q ;
wire \my_regfile|gen_registers[5].regs|dffe23|q~q ;
wire \my_processor|dx1|B_in[23]~414_combout ;
wire \my_processor|dx1|B_in[23]~415_combout ;
wire \my_processor|dx1|B_in[23]~416_combout ;
wire \my_regfile|gen_registers[8].regs|dffe23|q~q ;
wire \my_regfile|gen_registers[10].regs|dffe23|q~q ;
wire \my_processor|dx1|B_in[23]~417_combout ;
wire \my_regfile|gen_registers[9].regs|dffe23|q~q ;
wire \my_regfile|gen_registers[11].regs|dffe23|q~q ;
wire \my_processor|dx1|B_in[23]~418_combout ;
wire \my_processor|dx1|B_in[23]~419_combout ;
wire \my_regfile|gen_registers[15].regs|dffe23|q~q ;
wire \my_regfile|gen_registers[14].regs|dffe23|q~q ;
wire \my_regfile|gen_registers[12].regs|dffe23|q~q ;
wire \my_regfile|gen_registers[13].regs|dffe23|q~q ;
wire \my_processor|dx1|B_in[23]~420_combout ;
wire \my_processor|dx1|B_in[23]~421_combout ;
wire \my_processor|dx1|DXB|dffe23|q~0_combout ;
wire \my_regfile|gen_registers[20].regs|dffe23|q~q ;
wire \my_regfile|gen_registers[16].regs|dffe23|q~q ;
wire \my_processor|dx1|B_in[23]~426_combout ;
wire \my_regfile|gen_registers[28].regs|dffe23|q~q ;
wire \my_regfile|gen_registers[24].regs|dffe23|q~q ;
wire \my_processor|dx1|B_in[23]~427_combout ;
wire \my_regfile|gen_registers[30].regs|dffe23|q~q ;
wire \my_regfile|gen_registers[18].regs|dffe23|q~q ;
wire \my_regfile|gen_registers[22].regs|dffe23|q~q ;
wire \my_processor|dx1|B_in[23]~424_combout ;
wire \my_regfile|gen_registers[26].regs|dffe23|q~q ;
wire \my_processor|dx1|B_in[23]~425_combout ;
wire \my_processor|dx1|B_in[23]~428_combout ;
wire \my_regfile|gen_registers[25].regs|dffe23|q~q ;
wire \my_regfile|gen_registers[17].regs|dffe23|q~q ;
wire \my_processor|dx1|B_in[23]~422_combout ;
wire \my_regfile|gen_registers[29].regs|dffe23|q~q ;
wire \my_regfile|gen_registers[21].regs|dffe23|q~q ;
wire \my_processor|dx1|B_in[23]~423_combout ;
wire \my_regfile|gen_registers[31].regs|dffe23|q~q ;
wire \my_regfile|gen_registers[27].regs|dffe23|q~q ;
wire \my_regfile|gen_registers[19].regs|dffe23|q~q ;
wire \my_processor|dx1|B_in[23]~429_combout ;
wire \my_regfile|gen_registers[23].regs|dffe23|q~q ;
wire \my_processor|dx1|B_in[23]~430_combout ;
wire \my_processor|dx1|B_in[23]~431_combout ;
wire \my_processor|dx1|DXB|dffe23|q~q ;
wire \my_processor|xm1|b|dffe23|q~q ;
wire \my_processor|data[23]~23_combout ;
wire \my_processor|mw1|MWmem|dffe22|q~feeder_combout ;
wire \my_processor|mw1|MWmem|dffe22|q~q ;
wire \my_processor|WM_bypass_data[22]~44_combout ;
wire \my_processor|WM_bypass_data[22]~45_combout ;
wire \my_regfile|gen_registers[15].regs|dffe22|q~q ;
wire \my_regfile|gen_registers[13].regs|dffe22|q~q ;
wire \my_regfile|gen_registers[12].regs|dffe22|q~q ;
wire \my_regfile|gen_registers[14].regs|dffe22|q~q ;
wire \my_processor|dx1|B_in[22]~402_combout ;
wire \my_processor|dx1|B_in[22]~403_combout ;
wire \my_regfile|gen_registers[7].regs|dffe22|q~feeder_combout ;
wire \my_regfile|gen_registers[7].regs|dffe22|q~q ;
wire \my_regfile|gen_registers[5].regs|dffe22|q~q ;
wire \my_regfile|gen_registers[4].regs|dffe22|q~feeder_combout ;
wire \my_regfile|gen_registers[4].regs|dffe22|q~q ;
wire \my_regfile|gen_registers[6].regs|dffe22|q~q ;
wire \my_processor|dx1|B_in[22]~396_combout ;
wire \my_processor|dx1|B_in[22]~397_combout ;
wire \my_regfile|gen_registers[3].regs|dffe22|q~q ;
wire \my_regfile|gen_registers[2].regs|dffe22|q~q ;
wire \my_processor|dx1|B_in[22]~398_combout ;
wire \my_regfile|gen_registers[11].regs|dffe22|q~q ;
wire \my_regfile|gen_registers[10].regs|dffe22|q~q ;
wire \my_regfile|gen_registers[9].regs|dffe22|q~q ;
wire \my_regfile|gen_registers[8].regs|dffe22|q~q ;
wire \my_processor|dx1|B_in[22]~399_combout ;
wire \my_processor|dx1|B_in[22]~400_combout ;
wire \my_processor|dx1|B_in[22]~401_combout ;
wire \my_processor|dx1|DXB|dffe22|q~0_combout ;
wire \my_regfile|gen_registers[19].regs|dffe22|q~q ;
wire \my_regfile|gen_registers[27].regs|dffe22|q~q ;
wire \my_processor|dx1|B_in[22]~411_combout ;
wire \my_regfile|gen_registers[23].regs|dffe22|q~q ;
wire \my_regfile|gen_registers[31].regs|dffe22|q~q ;
wire \my_processor|dx1|B_in[22]~412_combout ;
wire \my_regfile|gen_registers[16].regs|dffe22|q~q ;
wire \my_regfile|gen_registers[20].regs|dffe22|q~q ;
wire \my_processor|dx1|B_in[22]~408_combout ;
wire \my_regfile|gen_registers[24].regs|dffe22|q~q ;
wire \my_regfile|gen_registers[28].regs|dffe22|q~q ;
wire \my_processor|dx1|B_in[22]~409_combout ;
wire \my_regfile|gen_registers[17].regs|dffe22|q~q ;
wire \my_regfile|gen_registers[25].regs|dffe22|q~q ;
wire \my_processor|dx1|B_in[22]~406_combout ;
wire \my_regfile|gen_registers[21].regs|dffe22|q~q ;
wire \my_regfile|gen_registers[29].regs|dffe22|q~q ;
wire \my_processor|dx1|B_in[22]~407_combout ;
wire \my_processor|dx1|B_in[22]~410_combout ;
wire \my_regfile|gen_registers[26].regs|dffe22|q~q ;
wire \my_regfile|gen_registers[18].regs|dffe22|q~q ;
wire \my_regfile|gen_registers[22].regs|dffe22|q~q ;
wire \my_processor|dx1|B_in[22]~404_combout ;
wire \my_regfile|gen_registers[30].regs|dffe22|q~q ;
wire \my_processor|dx1|B_in[22]~405_combout ;
wire \my_processor|dx1|B_in[22]~413_combout ;
wire \my_processor|dx1|DXB|dffe22|q~q ;
wire \my_processor|PCadder_branch|eba_2|orc5~0_combout ;
wire \my_processor|PCadder_branch|eba_2|xor_sum6~0_combout ;
wire \my_processor|PC_calculated[22]~84_combout ;
wire \my_processor|PC_calculated[22]~85_combout ;
wire \my_processor|PC_calculated[22]~129_combout ;
wire \my_processor|PC|dffe22|q~q ;
wire \my_processor|PC_in_FD[22]~22_combout ;
wire \my_processor|PC_FD1|dffe22|q~q ;
wire \my_processor|dx1|PC_in[22]~22_combout ;
wire \my_processor|dx1|FDPC|dffe22|q~q ;
wire \my_processor|PCadder_branch|eba_2|xor_sum7~combout ;
wire \my_processor|PC_calculated[23]~86_combout ;
wire \my_processor|PC_calculated[23]~87_combout ;
wire \my_processor|PC_calculated[23]~88_combout ;
wire \my_processor|PC|dffe23|q~q ;
wire \my_processor|PC_in_FD[23]~23_combout ;
wire \my_processor|PC_FD1|dffe23|q~q ;
wire \my_processor|dx1|PC_in[23]~23_combout ;
wire \my_processor|dx1|FDPC|dffe23|q~q ;
wire \my_processor|xm1|xmoldp|dffe23|q~q ;
wire \my_processor|mw1|MW_oldPC|dffe23|q~q ;
wire \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[17]~53_combout ;
wire \my_processor|PC_in_FD[27]~27_combout ;
wire \my_processor|PC_FD1|dffe27|q~q ;
wire \my_processor|dx1|PC_in[27]~27_combout ;
wire \my_processor|dx1|FDPC|dffe27|q~q ;
wire \my_processor|xm1|xmoldp|dffe27|q~q ;
wire \my_processor|mw1|MW_oldPC|dffe27|q~q ;
wire \my_processor|mw1|MWout|dffe27|q~q ;
wire \my_regfile|gen_registers[9].regs|dffe26|q~q ;
wire \my_regfile|gen_registers[8].regs|dffe26|q~q ;
wire \my_processor|dx1|B_in[26]~471_combout ;
wire \my_regfile|gen_registers[10].regs|dffe26|q~q ;
wire \my_regfile|gen_registers[11].regs|dffe26|q~q ;
wire \my_processor|dx1|B_in[26]~472_combout ;
wire \my_regfile|gen_registers[4].regs|dffe26|q~q ;
wire \my_regfile|gen_registers[6].regs|dffe26|q~q ;
wire \my_processor|dx1|B_in[26]~468_combout ;
wire \my_regfile|gen_registers[7].regs|dffe26|q~q ;
wire \my_regfile|gen_registers[5].regs|dffe26|q~q ;
wire \my_processor|dx1|B_in[26]~469_combout ;
wire \my_regfile|gen_registers[3].regs|dffe26|q~q ;
wire \my_regfile|gen_registers[2].regs|dffe26|q~q ;
wire \my_processor|dx1|B_in[26]~470_combout ;
wire \my_processor|dx1|B_in[26]~473_combout ;
wire \my_regfile|gen_registers[14].regs|dffe26|q~q ;
wire \my_regfile|gen_registers[12].regs|dffe26|q~q ;
wire \my_processor|dx1|B_in[26]~474_combout ;
wire \my_regfile|gen_registers[13].regs|dffe26|q~q ;
wire \my_regfile|gen_registers[15].regs|dffe26|q~q ;
wire \my_processor|dx1|B_in[26]~475_combout ;
wire \my_processor|dx1|DXB|dffe26|q~0_combout ;
wire \my_regfile|gen_registers[19].regs|dffe26|q~feeder_combout ;
wire \my_regfile|gen_registers[19].regs|dffe26|q~q ;
wire \my_regfile|gen_registers[27].regs|dffe26|q~q ;
wire \my_processor|dx1|B_in[26]~483_combout ;
wire \my_regfile|gen_registers[31].regs|dffe26|q~q ;
wire \my_regfile|gen_registers[23].regs|dffe26|q~q ;
wire \my_processor|dx1|B_in[26]~484_combout ;
wire \my_regfile|gen_registers[20].regs|dffe26|q~q ;
wire \my_regfile|gen_registers[16].regs|dffe26|q~q ;
wire \my_processor|dx1|B_in[26]~480_combout ;
wire \my_regfile|gen_registers[24].regs|dffe26|q~q ;
wire \my_regfile|gen_registers[28].regs|dffe26|q~q ;
wire \my_processor|dx1|B_in[26]~481_combout ;
wire \my_regfile|gen_registers[29].regs|dffe26|q~q ;
wire \my_regfile|gen_registers[17].regs|dffe26|q~q ;
wire \my_regfile|gen_registers[25].regs|dffe26|q~q ;
wire \my_processor|dx1|B_in[26]~478_combout ;
wire \my_regfile|gen_registers[21].regs|dffe26|q~q ;
wire \my_processor|dx1|B_in[26]~479_combout ;
wire \my_processor|dx1|B_in[26]~482_combout ;
wire \my_regfile|gen_registers[18].regs|dffe26|q~q ;
wire \my_regfile|gen_registers[22].regs|dffe26|q~q ;
wire \my_processor|dx1|B_in[26]~476_combout ;
wire \my_regfile|gen_registers[30].regs|dffe26|q~q ;
wire \my_regfile|gen_registers[26].regs|dffe26|q~q ;
wire \my_processor|dx1|B_in[26]~477_combout ;
wire \my_processor|dx1|B_in[26]~485_combout ;
wire \my_processor|dx1|DXB|dffe26|q~q ;
wire \my_processor|xm1|b|dffe26|q~q ;
wire \my_processor|data[26]~26_combout ;
wire \my_processor|xm1|b|dffe27|q~q ;
wire \my_processor|data[27]~27_combout ;
wire \my_processor|mw1|MWmem|dffe27|q~feeder_combout ;
wire \my_processor|mw1|MWmem|dffe27|q~q ;
wire \my_processor|WM_bypass_data[27]~54_combout ;
wire \my_processor|WM_bypass_data[27]~55_combout ;
wire \my_regfile|gen_registers[15].regs|dffe27|q~q ;
wire \my_regfile|gen_registers[14].regs|dffe27|q~q ;
wire \my_regfile|gen_registers[13].regs|dffe27|q~q ;
wire \my_regfile|gen_registers[12].regs|dffe27|q~q ;
wire \my_processor|dx1|B_in[27]~492_combout ;
wire \my_processor|dx1|B_in[27]~493_combout ;
wire \my_regfile|gen_registers[3].regs|dffe27|q~q ;
wire \my_regfile|gen_registers[11].regs|dffe27|q~q ;
wire \my_regfile|gen_registers[9].regs|dffe27|q~q ;
wire \my_regfile|gen_registers[10].regs|dffe27|q~q ;
wire \my_regfile|gen_registers[8].regs|dffe27|q~q ;
wire \my_processor|dx1|B_in[27]~489_combout ;
wire \my_processor|dx1|B_in[27]~490_combout ;
wire \my_regfile|gen_registers[2].regs|dffe27|q~q ;
wire \my_regfile|gen_registers[5].regs|dffe27|q~q ;
wire \my_regfile|gen_registers[4].regs|dffe27|q~feeder_combout ;
wire \my_regfile|gen_registers[4].regs|dffe27|q~q ;
wire \my_processor|dx1|B_in[27]~486_combout ;
wire \my_regfile|gen_registers[6].regs|dffe27|q~q ;
wire \my_regfile|gen_registers[7].regs|dffe27|q~q ;
wire \my_processor|dx1|B_in[27]~487_combout ;
wire \my_processor|dx1|B_in[27]~488_combout ;
wire \my_processor|dx1|B_in[27]~491_combout ;
wire \my_processor|dx1|DXB|dffe27|q~0_combout ;
wire \my_regfile|gen_registers[31].regs|dffe27|q~q ;
wire \my_regfile|gen_registers[19].regs|dffe27|q~q ;
wire \my_regfile|gen_registers[27].regs|dffe27|q~q ;
wire \my_processor|dx1|B_in[27]~501_combout ;
wire \my_regfile|gen_registers[23].regs|dffe27|q~feeder_combout ;
wire \my_regfile|gen_registers[23].regs|dffe27|q~q ;
wire \my_processor|dx1|B_in[27]~502_combout ;
wire \my_regfile|gen_registers[28].regs|dffe27|q~q ;
wire \my_regfile|gen_registers[24].regs|dffe27|q~q ;
wire \my_regfile|gen_registers[16].regs|dffe27|q~q ;
wire \my_regfile|gen_registers[20].regs|dffe27|q~q ;
wire \my_processor|dx1|B_in[27]~498_combout ;
wire \my_processor|dx1|B_in[27]~499_combout ;
wire \my_regfile|gen_registers[30].regs|dffe27|q~q ;
wire \my_regfile|gen_registers[26].regs|dffe27|q~q ;
wire \my_regfile|gen_registers[18].regs|dffe27|q~q ;
wire \my_regfile|gen_registers[22].regs|dffe27|q~q ;
wire \my_processor|dx1|B_in[27]~496_combout ;
wire \my_processor|dx1|B_in[27]~497_combout ;
wire \my_processor|dx1|B_in[27]~500_combout ;
wire \my_regfile|gen_registers[21].regs|dffe27|q~q ;
wire \my_regfile|gen_registers[29].regs|dffe27|q~q ;
wire \my_regfile|gen_registers[17].regs|dffe27|q~q ;
wire \my_regfile|gen_registers[25].regs|dffe27|q~q ;
wire \my_processor|dx1|B_in[27]~494_combout ;
wire \my_processor|dx1|B_in[27]~495_combout ;
wire \my_processor|dx1|B_in[27]~503_combout ;
wire \my_processor|dx1|DXB|dffe27|q~q ;
wire \my_processor|PC_calculated[27]~98_combout ;
wire \my_processor|PC|dffe27|q~1_combout ;
wire \my_processor|PC_calculated[27]~99_combout ;
wire \my_processor|PC_in_FD[25]~25_combout ;
wire \my_processor|PC_FD1|dffe25|q~q ;
wire \my_processor|dx1|PC_in[25]~25_combout ;
wire \my_processor|dx1|FDPC|dffe25|q~q ;
wire \my_processor|PCadder|eba_3|xor_sum0~combout ;
wire \my_processor|xm1|xmoldp|dffe24|q~q ;
wire \my_processor|mw1|MW_oldPC|dffe24|q~feeder_combout ;
wire \my_processor|mw1|MW_oldPC|dffe24|q~q ;
wire \my_processor|xm1|b|dffe24|q~q ;
wire \my_processor|data[24]~24_combout ;
wire \my_processor|xm1|xmoldp|dffe25|q~q ;
wire \my_processor|mw1|MW_oldPC|dffe25|q~q ;
wire \my_processor|mw1|MWout|dffe25|q~q ;
wire \my_processor|mw1|MWmem|dffe25|q~feeder_combout ;
wire \my_processor|mw1|MWmem|dffe25|q~q ;
wire \my_processor|WM_bypass_data[25]~50_combout ;
wire \my_processor|WM_bypass_data[25]~51_combout ;
wire \my_regfile|gen_registers[11].regs|dffe25|q~q ;
wire \my_regfile|gen_registers[9].regs|dffe25|q~q ;
wire \my_regfile|gen_registers[10].regs|dffe25|q~q ;
wire \my_regfile|gen_registers[8].regs|dffe25|q~q ;
wire \my_processor|dx1|B_in[25]~453_combout ;
wire \my_processor|dx1|B_in[25]~454_combout ;
wire \my_regfile|gen_registers[3].regs|dffe25|q~q ;
wire \my_regfile|gen_registers[7].regs|dffe25|q~q ;
wire \my_regfile|gen_registers[6].regs|dffe25|q~q ;
wire \my_regfile|gen_registers[5].regs|dffe25|q~q ;
wire \my_regfile|gen_registers[4].regs|dffe25|q~feeder_combout ;
wire \my_regfile|gen_registers[4].regs|dffe25|q~q ;
wire \my_processor|dx1|B_in[25]~450_combout ;
wire \my_processor|dx1|B_in[25]~451_combout ;
wire \my_regfile|gen_registers[2].regs|dffe25|q~q ;
wire \my_processor|dx1|B_in[25]~452_combout ;
wire \my_processor|dx1|B_in[25]~455_combout ;
wire \my_regfile|gen_registers[15].regs|dffe25|q~q ;
wire \my_regfile|gen_registers[12].regs|dffe25|q~q ;
wire \my_regfile|gen_registers[13].regs|dffe25|q~q ;
wire \my_processor|dx1|B_in[25]~456_combout ;
wire \my_regfile|gen_registers[14].regs|dffe25|q~q ;
wire \my_processor|dx1|B_in[25]~457_combout ;
wire \my_processor|dx1|DXB|dffe25|q~0_combout ;
wire \my_regfile|gen_registers[20].regs|dffe25|q~q ;
wire \my_regfile|gen_registers[16].regs|dffe25|q~q ;
wire \my_processor|dx1|B_in[25]~462_combout ;
wire \my_regfile|gen_registers[28].regs|dffe25|q~q ;
wire \my_regfile|gen_registers[24].regs|dffe25|q~q ;
wire \my_processor|dx1|B_in[25]~463_combout ;
wire \my_regfile|gen_registers[30].regs|dffe25|q~q ;
wire \my_regfile|gen_registers[26].regs|dffe25|q~q ;
wire \my_regfile|gen_registers[18].regs|dffe25|q~q ;
wire \my_regfile|gen_registers[22].regs|dffe25|q~q ;
wire \my_processor|dx1|B_in[25]~460_combout ;
wire \my_processor|dx1|B_in[25]~461_combout ;
wire \my_processor|dx1|B_in[25]~464_combout ;
wire \my_regfile|gen_registers[23].regs|dffe25|q~q ;
wire \my_regfile|gen_registers[31].regs|dffe25|q~q ;
wire \my_regfile|gen_registers[19].regs|dffe25|q~q ;
wire \my_regfile|gen_registers[27].regs|dffe25|q~q ;
wire \my_processor|dx1|B_in[25]~465_combout ;
wire \my_processor|dx1|B_in[25]~466_combout ;
wire \my_regfile|gen_registers[21].regs|dffe25|q~q ;
wire \my_regfile|gen_registers[29].regs|dffe25|q~q ;
wire \my_regfile|gen_registers[25].regs|dffe25|q~q ;
wire \my_regfile|gen_registers[17].regs|dffe25|q~q ;
wire \my_processor|dx1|B_in[25]~458_combout ;
wire \my_processor|dx1|B_in[25]~459_combout ;
wire \my_processor|dx1|B_in[25]~467_combout ;
wire \my_processor|dx1|DXB|dffe25|q~q ;
wire \my_processor|xm1|b|dffe25|q~q ;
wire \my_processor|data[25]~25_combout ;
wire \my_processor|mw1|MWmem|dffe24|q~feeder_combout ;
wire \my_processor|mw1|MWmem|dffe24|q~q ;
wire \my_processor|alu_B[24]~55_combout ;
wire \my_processor|alu_B[24]~56_combout ;
wire \my_processor|alu_A[22]~184_combout ;
wire \my_processor|alu_A[22]~185_combout ;
wire \my_processor|alu_A[22]~190_combout ;
wire \my_processor|alu_A[22]~191_combout ;
wire \my_processor|alu_A[22]~188_combout ;
wire \my_processor|alu_A[22]~189_combout ;
wire \my_processor|alu_A[22]~192_combout ;
wire \my_processor|alu_A[22]~193_combout ;
wire \my_processor|alu_A[22]~194_combout ;
wire \my_processor|alu_A[22]~186_combout ;
wire \my_processor|alu_A[22]~187_combout ;
wire \my_processor|alu_A[22]~195_combout ;
wire \my_processor|alu_A[22]~196_combout ;
wire \my_processor|alu_A[22]~178_combout ;
wire \my_processor|alu_A[22]~179_combout ;
wire \my_processor|alu_A[22]~180_combout ;
wire \my_processor|alu_A[22]~181_combout ;
wire \my_processor|alu_A[22]~182_combout ;
wire \my_processor|alu_A[22]~183_combout ;
wire \my_processor|alu_A[22]~197_combout ;
wire \my_processor|alu_B[22]~51_combout ;
wire \my_processor|alu_B[22]~52_combout ;
wire \my_processor|aluer|addition|eba_2|orc6~0_combout ;
wire \my_processor|alu_B[23]~53_combout ;
wire \my_processor|alu_B[23]~54_combout ;
wire \my_regfile|gen_registers[8].regs|dffe21|q~q ;
wire \my_regfile|gen_registers[10].regs|dffe21|q~q ;
wire \my_processor|alu_A[21]~202_combout ;
wire \my_regfile|gen_registers[11].regs|dffe21|q~q ;
wire \my_regfile|gen_registers[9].regs|dffe21|q~q ;
wire \my_processor|alu_A[21]~203_combout ;
wire \my_regfile|gen_registers[3].regs|dffe21|q~q ;
wire \my_regfile|gen_registers[2].regs|dffe21|q~q ;
wire \my_regfile|gen_registers[6].regs|dffe21|q~q ;
wire \my_regfile|gen_registers[5].regs|dffe21|q~q ;
wire \my_regfile|gen_registers[4].regs|dffe21|q~q ;
wire \my_processor|alu_A[21]~199_combout ;
wire \my_regfile|gen_registers[7].regs|dffe21|q~q ;
wire \my_processor|alu_A[21]~200_combout ;
wire \my_processor|alu_A[21]~201_combout ;
wire \my_processor|alu_A[21]~204_combout ;
wire \my_regfile|gen_registers[13].regs|dffe21|q~q ;
wire \my_processor|alu_A[21]~205_combout ;
wire \my_regfile|gen_registers[15].regs|dffe21|q~q ;
wire \my_regfile|gen_registers[14].regs|dffe21|q~q ;
wire \my_processor|alu_A[21]~206_combout ;
wire \my_regfile|gen_registers[19].regs|dffe21|q~q ;
wire \my_regfile|gen_registers[27].regs|dffe21|q~q ;
wire \my_processor|alu_A[21]~214_combout ;
wire \my_regfile|gen_registers[23].regs|dffe21|q~q ;
wire \my_regfile|gen_registers[31].regs|dffe21|q~q ;
wire \my_processor|alu_A[21]~215_combout ;
wire \my_regfile|gen_registers[24].regs|dffe21|q~q ;
wire \my_regfile|gen_registers[28].regs|dffe21|q~q ;
wire \my_regfile|gen_registers[20].regs|dffe21|q~q ;
wire \my_regfile|gen_registers[16].regs|dffe21|q~q ;
wire \my_processor|alu_A[21]~211_combout ;
wire \my_processor|alu_A[21]~212_combout ;
wire \my_regfile|gen_registers[26].regs|dffe21|q~q ;
wire \my_regfile|gen_registers[22].regs|dffe21|q~q ;
wire \my_regfile|gen_registers[18].regs|dffe21|q~q ;
wire \my_processor|alu_A[21]~209_combout ;
wire \my_regfile|gen_registers[30].regs|dffe21|q~q ;
wire \my_processor|alu_A[21]~210_combout ;
wire \my_processor|alu_A[21]~213_combout ;
wire \my_regfile|gen_registers[17].regs|dffe21|q~q ;
wire \my_regfile|gen_registers[25].regs|dffe21|q~q ;
wire \my_processor|alu_A[21]~207_combout ;
wire \my_regfile|gen_registers[21].regs|dffe21|q~q ;
wire \my_regfile|gen_registers[29].regs|dffe21|q~q ;
wire \my_processor|alu_A[21]~208_combout ;
wire \my_processor|alu_A[21]~216_combout ;
wire \my_processor|alu_A[21]~217_combout ;
wire \my_processor|alu_A[21]~218_combout ;
wire \my_processor|alu_A[21]~219_combout ;
wire \my_processor|alu_B[21]~49_combout ;
wire \my_processor|alu_B[21]~50_combout ;
wire \my_regfile|gen_registers[13].regs|dffe20|q~q ;
wire \my_regfile|gen_registers[15].regs|dffe20|q~q ;
wire \my_regfile|gen_registers[12].regs|dffe20|q~q ;
wire \my_regfile|gen_registers[14].regs|dffe20|q~q ;
wire \my_processor|alu_A[20]~226_combout ;
wire \my_processor|alu_A[20]~227_combout ;
wire \my_regfile|gen_registers[23].regs|dffe20|q~q ;
wire \my_regfile|gen_registers[31].regs|dffe20|q~q ;
wire \my_regfile|gen_registers[27].regs|dffe20|q~q ;
wire \my_regfile|gen_registers[19].regs|dffe20|q~q ;
wire \my_processor|alu_A[20]~235_combout ;
wire \my_processor|alu_A[20]~236_combout ;
wire \my_regfile|gen_registers[30].regs|dffe20|q~q ;
wire \my_regfile|gen_registers[26].regs|dffe20|q~q ;
wire \my_regfile|gen_registers[22].regs|dffe20|q~q ;
wire \my_regfile|gen_registers[18].regs|dffe20|q~feeder_combout ;
wire \my_regfile|gen_registers[18].regs|dffe20|q~q ;
wire \my_processor|alu_A[20]~228_combout ;
wire \my_processor|alu_A[20]~229_combout ;
wire \my_regfile|gen_registers[20].regs|dffe20|q~q ;
wire \my_regfile|gen_registers[16].regs|dffe20|q~q ;
wire \my_processor|alu_A[20]~232_combout ;
wire \my_regfile|gen_registers[24].regs|dffe20|q~q ;
wire \my_regfile|gen_registers[28].regs|dffe20|q~q ;
wire \my_processor|alu_A[20]~233_combout ;
wire \my_regfile|gen_registers[21].regs|dffe20|q~q ;
wire \my_regfile|gen_registers[29].regs|dffe20|q~q ;
wire \my_regfile|gen_registers[25].regs|dffe20|q~q ;
wire \my_regfile|gen_registers[17].regs|dffe20|q~q ;
wire \my_processor|alu_A[20]~230_combout ;
wire \my_processor|alu_A[20]~231_combout ;
wire \my_processor|alu_A[20]~234_combout ;
wire \my_processor|alu_A[20]~237_combout ;
wire \my_processor|alu_A[20]~238_combout ;
wire \my_regfile|gen_registers[10].regs|dffe20|q~q ;
wire \my_regfile|gen_registers[9].regs|dffe20|q~q ;
wire \my_regfile|gen_registers[8].regs|dffe20|q~q ;
wire \my_processor|alu_A[20]~223_combout ;
wire \my_regfile|gen_registers[11].regs|dffe20|q~q ;
wire \my_processor|alu_A[20]~224_combout ;
wire \my_regfile|gen_registers[6].regs|dffe20|q~q ;
wire \my_regfile|gen_registers[4].regs|dffe20|q~q ;
wire \my_processor|alu_A[20]~220_combout ;
wire \my_regfile|gen_registers[7].regs|dffe20|q~q ;
wire \my_regfile|gen_registers[5].regs|dffe20|q~q ;
wire \my_processor|alu_A[20]~221_combout ;
wire \my_regfile|gen_registers[2].regs|dffe20|q~q ;
wire \my_processor|alu_A[20]~222_combout ;
wire \my_processor|alu_A[20]~225_combout ;
wire \my_processor|alu_A[20]~239_combout ;
wire \my_processor|aluer|addition|eba_2|orc4~0_combout ;
wire \my_processor|xm1|xmoldp|dffe19|q~q ;
wire \my_processor|mw1|MW_oldPC|dffe19|q~q ;
wire \my_processor|mw1|MWout|dffe19|q~q ;
wire \my_processor|xm1|b|dffe18|q~q ;
wire \my_processor|data[18]~18_combout ;
wire \my_processor|xm1|b|dffe19|q~q ;
wire \my_processor|data[19]~19_combout ;
wire \my_processor|mw1|MWmem|dffe19|q~feeder_combout ;
wire \my_processor|mw1|MWmem|dffe19|q~q ;
wire \my_processor|WM_bypass_data[19]~38_combout ;
wire \my_processor|WM_bypass_data[19]~39_combout ;
wire \my_regfile|gen_registers[3].regs|dffe19|q~q ;
wire \my_regfile|gen_registers[11].regs|dffe19|q~q ;
wire \my_regfile|gen_registers[9].regs|dffe19|q~q ;
wire \my_regfile|gen_registers[10].regs|dffe19|q~q ;
wire \my_regfile|gen_registers[8].regs|dffe19|q~q ;
wire \my_processor|dx1|B_in[19]~345_combout ;
wire \my_processor|dx1|B_in[19]~346_combout ;
wire \my_regfile|gen_registers[4].regs|dffe19|q~q ;
wire \my_regfile|gen_registers[5].regs|dffe19|q~q ;
wire \my_processor|dx1|B_in[19]~342_combout ;
wire \my_regfile|gen_registers[6].regs|dffe19|q~q ;
wire \my_regfile|gen_registers[7].regs|dffe19|q~feeder_combout ;
wire \my_regfile|gen_registers[7].regs|dffe19|q~q ;
wire \my_processor|dx1|B_in[19]~343_combout ;
wire \my_regfile|gen_registers[2].regs|dffe19|q~feeder_combout ;
wire \my_regfile|gen_registers[2].regs|dffe19|q~q ;
wire \my_processor|dx1|B_in[19]~344_combout ;
wire \my_processor|dx1|B_in[19]~347_combout ;
wire \my_regfile|gen_registers[15].regs|dffe19|q~q ;
wire \my_regfile|gen_registers[14].regs|dffe19|q~q ;
wire \my_regfile|gen_registers[12].regs|dffe19|q~q ;
wire \my_regfile|gen_registers[13].regs|dffe19|q~q ;
wire \my_processor|dx1|B_in[19]~348_combout ;
wire \my_processor|dx1|B_in[19]~349_combout ;
wire \my_processor|dx1|DXB|dffe19|q~0_combout ;
wire \my_regfile|gen_registers[27].regs|dffe19|q~q ;
wire \my_regfile|gen_registers[19].regs|dffe19|q~q ;
wire \my_processor|dx1|B_in[19]~357_combout ;
wire \my_regfile|gen_registers[31].regs|dffe19|q~q ;
wire \my_regfile|gen_registers[23].regs|dffe19|q~q ;
wire \my_processor|dx1|B_in[19]~358_combout ;
wire \my_regfile|gen_registers[28].regs|dffe19|q~q ;
wire \my_regfile|gen_registers[20].regs|dffe19|q~q ;
wire \my_regfile|gen_registers[16].regs|dffe19|q~q ;
wire \my_processor|dx1|B_in[19]~354_combout ;
wire \my_regfile|gen_registers[24].regs|dffe19|q~q ;
wire \my_processor|dx1|B_in[19]~355_combout ;
wire \my_regfile|gen_registers[18].regs|dffe19|q~feeder_combout ;
wire \my_regfile|gen_registers[18].regs|dffe19|q~q ;
wire \my_regfile|gen_registers[22].regs|dffe19|q~q ;
wire \my_processor|dx1|B_in[19]~352_combout ;
wire \my_regfile|gen_registers[26].regs|dffe19|q~q ;
wire \my_regfile|gen_registers[30].regs|dffe19|q~q ;
wire \my_processor|dx1|B_in[19]~353_combout ;
wire \my_processor|dx1|B_in[19]~356_combout ;
wire \my_regfile|gen_registers[21].regs|dffe19|q~q ;
wire \my_regfile|gen_registers[29].regs|dffe19|q~q ;
wire \my_regfile|gen_registers[17].regs|dffe19|q~q ;
wire \my_regfile|gen_registers[25].regs|dffe19|q~q ;
wire \my_processor|dx1|B_in[19]~350_combout ;
wire \my_processor|dx1|B_in[19]~351_combout ;
wire \my_processor|dx1|B_in[19]~359_combout ;
wire \my_processor|dx1|DXB|dffe19|q~q ;
wire \my_processor|alu_B[19]~45_combout ;
wire \my_processor|alu_B[19]~46_combout ;
wire \my_regfile|gen_registers[14].regs|dffe18|q~q ;
wire \my_regfile|gen_registers[12].regs|dffe18|q~q ;
wire \my_processor|alu_A[18]~268_combout ;
wire \my_regfile|gen_registers[15].regs|dffe18|q~q ;
wire \my_regfile|gen_registers[13].regs|dffe18|q~q ;
wire \my_processor|alu_A[18]~269_combout ;
wire \my_regfile|gen_registers[5].regs|dffe18|q~q ;
wire \my_regfile|gen_registers[6].regs|dffe18|q~q ;
wire \my_processor|alu_A[18]~262_combout ;
wire \my_regfile|gen_registers[7].regs|dffe18|q~feeder_combout ;
wire \my_regfile|gen_registers[7].regs|dffe18|q~q ;
wire \my_processor|alu_A[18]~263_combout ;
wire \my_regfile|gen_registers[10].regs|dffe18|q~q ;
wire \my_regfile|gen_registers[9].regs|dffe18|q~q ;
wire \my_regfile|gen_registers[8].regs|dffe18|q~q ;
wire \my_processor|alu_A[18]~265_combout ;
wire \my_regfile|gen_registers[11].regs|dffe18|q~q ;
wire \my_processor|alu_A[18]~266_combout ;
wire \my_regfile|gen_registers[3].regs|dffe18|q~q ;
wire \my_regfile|gen_registers[2].regs|dffe18|q~q ;
wire \my_processor|alu_A[18]~264_combout ;
wire \my_processor|alu_A[18]~267_combout ;
wire \my_regfile|gen_registers[24].regs|dffe18|q~q ;
wire \my_regfile|gen_registers[28].regs|dffe18|q~q ;
wire \my_regfile|gen_registers[20].regs|dffe18|q~q ;
wire \my_regfile|gen_registers[16].regs|dffe18|q~q ;
wire \my_processor|alu_A[18]~274_combout ;
wire \my_processor|alu_A[18]~275_combout ;
wire \my_regfile|gen_registers[21].regs|dffe18|q~q ;
wire \my_regfile|gen_registers[29].regs|dffe18|q~q ;
wire \my_regfile|gen_registers[25].regs|dffe18|q~q ;
wire \my_regfile|gen_registers[17].regs|dffe18|q~q ;
wire \my_processor|alu_A[18]~272_combout ;
wire \my_processor|alu_A[18]~273_combout ;
wire \my_processor|alu_A[18]~276_combout ;
wire \my_regfile|gen_registers[22].regs|dffe18|q~q ;
wire \my_regfile|gen_registers[18].regs|dffe18|q~q ;
wire \my_processor|alu_A[18]~270_combout ;
wire \my_regfile|gen_registers[30].regs|dffe18|q~q ;
wire \my_regfile|gen_registers[26].regs|dffe18|q~q ;
wire \my_processor|alu_A[18]~271_combout ;
wire \my_regfile|gen_registers[23].regs|dffe18|q~q ;
wire \my_regfile|gen_registers[31].regs|dffe18|q~q ;
wire \my_regfile|gen_registers[19].regs|dffe18|q~q ;
wire \my_regfile|gen_registers[27].regs|dffe18|q~q ;
wire \my_processor|alu_A[18]~277_combout ;
wire \my_processor|alu_A[18]~278_combout ;
wire \my_processor|alu_A[18]~279_combout ;
wire \my_processor|alu_A[18]~280_combout ;
wire \my_processor|alu_A[18]~281_combout ;
wire \my_processor|aluer|and_func|gen1[18].and_func~combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[13]~22_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[17]~21_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[17]~23_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[15]~26_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[15]~16_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[15]~27_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[16]~56_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[16]~57_combout ;
wire \my_processor|aluer|shift_logical_left|mux_two_shifted[16]~6_combout ;
wire \my_regfile|gen_registers[13].regs|dffe6|q~q ;
wire \my_regfile|gen_registers[15].regs|dffe6|q~q ;
wire \my_regfile|gen_registers[14].regs|dffe6|q~feeder_combout ;
wire \my_regfile|gen_registers[14].regs|dffe6|q~q ;
wire \my_processor|alu_A[6]~520_combout ;
wire \my_processor|alu_A[6]~521_combout ;
wire \my_regfile|gen_registers[5].regs|dffe6|q~q ;
wire \my_regfile|gen_registers[7].regs|dffe6|q~q ;
wire \my_regfile|gen_registers[6].regs|dffe6|q~q ;
wire \my_regfile|gen_registers[4].regs|dffe6|q~q ;
wire \my_processor|alu_A[6]~514_combout ;
wire \my_processor|alu_A[6]~515_combout ;
wire \my_regfile|gen_registers[3].regs|dffe6|q~q ;
wire \my_regfile|gen_registers[2].regs|dffe6|q~q ;
wire \my_processor|alu_A[6]~516_combout ;
wire \my_regfile|gen_registers[10].regs|dffe6|q~q ;
wire \my_regfile|gen_registers[11].regs|dffe6|q~q ;
wire \my_regfile|gen_registers[9].regs|dffe6|q~q ;
wire \my_regfile|gen_registers[8].regs|dffe6|q~q ;
wire \my_processor|alu_A[6]~517_combout ;
wire \my_processor|alu_A[6]~518_combout ;
wire \my_processor|alu_A[6]~519_combout ;
wire \my_regfile|gen_registers[30].regs|dffe6|q~q ;
wire \my_regfile|gen_registers[26].regs|dffe6|q~q ;
wire \my_regfile|gen_registers[22].regs|dffe6|q~q ;
wire \my_regfile|gen_registers[18].regs|dffe6|q~q ;
wire \my_processor|alu_A[6]~522_combout ;
wire \my_processor|alu_A[6]~523_combout ;
wire \my_regfile|gen_registers[31].regs|dffe6|q~q ;
wire \my_regfile|gen_registers[27].regs|dffe6|q~q ;
wire \my_regfile|gen_registers[19].regs|dffe6|q~q ;
wire \my_processor|alu_A[6]~529_combout ;
wire \my_regfile|gen_registers[23].regs|dffe6|q~q ;
wire \my_processor|alu_A[6]~530_combout ;
wire \my_regfile|gen_registers[28].regs|dffe6|q~q ;
wire \my_regfile|gen_registers[24].regs|dffe6|q~q ;
wire \my_regfile|gen_registers[16].regs|dffe6|q~q ;
wire \my_regfile|gen_registers[20].regs|dffe6|q~q ;
wire \my_processor|alu_A[6]~526_combout ;
wire \my_processor|alu_A[6]~527_combout ;
wire \my_regfile|gen_registers[21].regs|dffe6|q~q ;
wire \my_regfile|gen_registers[29].regs|dffe6|q~feeder_combout ;
wire \my_regfile|gen_registers[29].regs|dffe6|q~q ;
wire \my_regfile|gen_registers[17].regs|dffe6|q~feeder_combout ;
wire \my_regfile|gen_registers[17].regs|dffe6|q~q ;
wire \my_regfile|gen_registers[25].regs|dffe6|q~q ;
wire \my_processor|alu_A[6]~524_combout ;
wire \my_processor|alu_A[6]~525_combout ;
wire \my_processor|alu_A[6]~528_combout ;
wire \my_processor|alu_A[6]~531_combout ;
wire \my_processor|alu_A[6]~532_combout ;
wire \my_processor|alu_A[6]~533_combout ;
wire \my_processor|alu_A[6]~534_combout ;
wire \my_regfile|gen_registers[14].regs|dffe7|q~q ;
wire \my_regfile|gen_registers[15].regs|dffe7|q~q ;
wire \my_regfile|gen_registers[13].regs|dffe7|q~q ;
wire \my_regfile|gen_registers[12].regs|dffe7|q~q ;
wire \my_processor|alu_A[7]~499_combout ;
wire \my_processor|alu_A[7]~500_combout ;
wire \my_regfile|gen_registers[9].regs|dffe7|q~q ;
wire \my_regfile|gen_registers[11].regs|dffe7|q~q ;
wire \my_regfile|gen_registers[10].regs|dffe7|q~q ;
wire \my_regfile|gen_registers[8].regs|dffe7|q~q ;
wire \my_processor|alu_A[7]~496_combout ;
wire \my_processor|alu_A[7]~497_combout ;
wire \my_regfile|gen_registers[3].regs|dffe7|q~q ;
wire \my_regfile|gen_registers[2].regs|dffe7|q~q ;
wire \my_regfile|gen_registers[6].regs|dffe7|q~q ;
wire \my_regfile|gen_registers[7].regs|dffe7|q~q ;
wire \my_regfile|gen_registers[5].regs|dffe7|q~q ;
wire \my_regfile|gen_registers[4].regs|dffe7|q~q ;
wire \my_processor|alu_A[7]~493_combout ;
wire \my_processor|alu_A[7]~494_combout ;
wire \my_processor|alu_A[7]~495_combout ;
wire \my_processor|alu_A[7]~498_combout ;
wire \my_regfile|gen_registers[29].regs|dffe7|q~q ;
wire \my_regfile|gen_registers[21].regs|dffe7|q~q ;
wire \my_regfile|gen_registers[25].regs|dffe7|q~q ;
wire \my_regfile|gen_registers[17].regs|dffe7|q~q ;
wire \my_processor|alu_A[7]~501_combout ;
wire \my_processor|alu_A[7]~502_combout ;
wire \my_regfile|gen_registers[31].regs|dffe7|q~q ;
wire \my_regfile|gen_registers[23].regs|dffe7|q~q ;
wire \my_regfile|gen_registers[27].regs|dffe7|q~q ;
wire \my_regfile|gen_registers[19].regs|dffe7|q~q ;
wire \my_processor|alu_A[7]~508_combout ;
wire \my_processor|alu_A[7]~509_combout ;
wire \my_regfile|gen_registers[16].regs|dffe7|q~q ;
wire \my_regfile|gen_registers[20].regs|dffe7|q~q ;
wire \my_processor|alu_A[7]~505_combout ;
wire \my_regfile|gen_registers[28].regs|dffe7|q~q ;
wire \my_regfile|gen_registers[24].regs|dffe7|q~q ;
wire \my_processor|alu_A[7]~506_combout ;
wire \my_regfile|gen_registers[26].regs|dffe7|q~q ;
wire \my_regfile|gen_registers[30].regs|dffe7|q~q ;
wire \my_regfile|gen_registers[22].regs|dffe7|q~q ;
wire \my_regfile|gen_registers[18].regs|dffe7|q~q ;
wire \my_processor|alu_A[7]~503_combout ;
wire \my_processor|alu_A[7]~504_combout ;
wire \my_processor|alu_A[7]~507_combout ;
wire \my_processor|alu_A[7]~510_combout ;
wire \my_processor|alu_A[7]~511_combout ;
wire \my_processor|alu_A[7]~512_combout ;
wire \my_processor|alu_A[7]~513_combout ;
wire \my_processor|aluer|shift_logical_left|mux_two_shifted[17]~8_combout ;
wire \my_processor|aluer|shift_logical_left|mux_two_shifted[13]~9_combout ;
wire \my_processor|xm1|xmoldp|dffe14|q~feeder_combout ;
wire \my_processor|xm1|xmoldp|dffe14|q~q ;
wire \my_processor|mw1|MW_oldPC|dffe14|q~q ;
wire \my_processor|mw1|MWout|dffe14|q~q ;
wire \my_regfile|gen_registers[2].regs|dffe14|q~q ;
wire \my_regfile|gen_registers[3].regs|dffe14|q~q ;
wire \my_processor|dx1|B_in[14]~254_combout ;
wire \my_regfile|gen_registers[9].regs|dffe14|q~q ;
wire \my_regfile|gen_registers[8].regs|dffe14|q~q ;
wire \my_processor|dx1|B_in[14]~255_combout ;
wire \my_regfile|gen_registers[10].regs|dffe14|q~q ;
wire \my_regfile|gen_registers[11].regs|dffe14|q~q ;
wire \my_processor|dx1|B_in[14]~256_combout ;
wire \my_regfile|gen_registers[7].regs|dffe14|q~q ;
wire \my_regfile|gen_registers[4].regs|dffe14|q~q ;
wire \my_regfile|gen_registers[6].regs|dffe14|q~q ;
wire \my_processor|dx1|B_in[14]~252_combout ;
wire \my_regfile|gen_registers[5].regs|dffe14|q~q ;
wire \my_processor|dx1|B_in[14]~253_combout ;
wire \my_processor|dx1|B_in[14]~257_combout ;
wire \my_regfile|gen_registers[12].regs|dffe14|q~q ;
wire \my_regfile|gen_registers[14].regs|dffe14|q~q ;
wire \my_processor|dx1|B_in[14]~258_combout ;
wire \my_regfile|gen_registers[13].regs|dffe14|q~q ;
wire \my_regfile|gen_registers[15].regs|dffe14|q~q ;
wire \my_processor|dx1|B_in[14]~259_combout ;
wire \my_processor|dx1|DXB|dffe14|q~0_combout ;
wire \my_regfile|gen_registers[18].regs|dffe14|q~q ;
wire \my_regfile|gen_registers[22].regs|dffe14|q~q ;
wire \my_processor|dx1|B_in[14]~260_combout ;
wire \my_regfile|gen_registers[26].regs|dffe14|q~q ;
wire \my_regfile|gen_registers[30].regs|dffe14|q~q ;
wire \my_processor|dx1|B_in[14]~261_combout ;
wire \my_regfile|gen_registers[31].regs|dffe14|q~q ;
wire \my_regfile|gen_registers[23].regs|dffe14|q~q ;
wire \my_regfile|gen_registers[27].regs|dffe14|q~q ;
wire \my_regfile|gen_registers[19].regs|dffe14|q~q ;
wire \my_processor|dx1|B_in[14]~267_combout ;
wire \my_processor|dx1|B_in[14]~268_combout ;
wire \my_regfile|gen_registers[29].regs|dffe14|q~q ;
wire \my_regfile|gen_registers[17].regs|dffe14|q~q ;
wire \my_regfile|gen_registers[25].regs|dffe14|q~q ;
wire \my_processor|dx1|B_in[14]~262_combout ;
wire \my_regfile|gen_registers[21].regs|dffe14|q~q ;
wire \my_processor|dx1|B_in[14]~263_combout ;
wire \my_regfile|gen_registers[28].regs|dffe14|q~feeder_combout ;
wire \my_regfile|gen_registers[28].regs|dffe14|q~q ;
wire \my_regfile|gen_registers[24].regs|dffe14|q~q ;
wire \my_regfile|gen_registers[16].regs|dffe14|q~q ;
wire \my_regfile|gen_registers[20].regs|dffe14|q~q ;
wire \my_processor|dx1|B_in[14]~264_combout ;
wire \my_processor|dx1|B_in[14]~265_combout ;
wire \my_processor|dx1|B_in[14]~266_combout ;
wire \my_processor|dx1|B_in[14]~269_combout ;
wire \my_processor|dx1|DXB|dffe14|q~q ;
wire \my_processor|xm1|b|dffe14|q~q ;
wire \my_processor|data[14]~14_combout ;
wire \my_processor|xm1|xmoldp|dffe15|q~q ;
wire \my_processor|mw1|MW_oldPC|dffe15|q~q ;
wire \my_processor|mw1|MWout|dffe15|q~q ;
wire \my_processor|mw1|MWmem|dffe15|q~feeder_combout ;
wire \my_processor|mw1|MWmem|dffe15|q~q ;
wire \my_processor|WM_bypass_data[15]~30_combout ;
wire \my_processor|WM_bypass_data[15]~31_combout ;
wire \my_regfile|gen_registers[10].regs|dffe15|q~q ;
wire \my_regfile|gen_registers[8].regs|dffe15|q~q ;
wire \my_processor|dx1|B_in[15]~273_combout ;
wire \my_regfile|gen_registers[9].regs|dffe15|q~q ;
wire \my_regfile|gen_registers[11].regs|dffe15|q~q ;
wire \my_processor|dx1|B_in[15]~274_combout ;
wire \my_regfile|gen_registers[5].regs|dffe15|q~q ;
wire \my_regfile|gen_registers[4].regs|dffe15|q~q ;
wire \my_processor|dx1|B_in[15]~270_combout ;
wire \my_regfile|gen_registers[7].regs|dffe15|q~q ;
wire \my_regfile|gen_registers[6].regs|dffe15|q~q ;
wire \my_processor|dx1|B_in[15]~271_combout ;
wire \my_regfile|gen_registers[2].regs|dffe15|q~q ;
wire \my_processor|dx1|B_in[15]~272_combout ;
wire \my_regfile|gen_registers[3].regs|dffe15|q~q ;
wire \my_processor|dx1|B_in[15]~275_combout ;
wire \my_regfile|gen_registers[15].regs|dffe15|q~q ;
wire \my_regfile|gen_registers[14].regs|dffe15|q~q ;
wire \my_regfile|gen_registers[12].regs|dffe15|q~q ;
wire \my_regfile|gen_registers[13].regs|dffe15|q~q ;
wire \my_processor|dx1|B_in[15]~276_combout ;
wire \my_processor|dx1|B_in[15]~277_combout ;
wire \my_processor|dx1|DXB|dffe15|q~0_combout ;
wire \my_regfile|gen_registers[21].regs|dffe15|q~q ;
wire \my_regfile|gen_registers[29].regs|dffe15|q~q ;
wire \my_regfile|gen_registers[17].regs|dffe15|q~q ;
wire \my_regfile|gen_registers[25].regs|dffe15|q~q ;
wire \my_processor|dx1|B_in[15]~278_combout ;
wire \my_processor|dx1|B_in[15]~279_combout ;
wire \my_regfile|gen_registers[20].regs|dffe15|q~q ;
wire \my_regfile|gen_registers[16].regs|dffe15|q~q ;
wire \my_processor|dx1|B_in[15]~282_combout ;
wire \my_regfile|gen_registers[24].regs|dffe15|q~q ;
wire \my_regfile|gen_registers[28].regs|dffe15|q~q ;
wire \my_processor|dx1|B_in[15]~283_combout ;
wire \my_regfile|gen_registers[30].regs|dffe15|q~q ;
wire \my_regfile|gen_registers[26].regs|dffe15|q~q ;
wire \my_regfile|gen_registers[18].regs|dffe15|q~q ;
wire \my_regfile|gen_registers[22].regs|dffe15|q~q ;
wire \my_processor|dx1|B_in[15]~280_combout ;
wire \my_processor|dx1|B_in[15]~281_combout ;
wire \my_processor|dx1|B_in[15]~284_combout ;
wire \my_regfile|gen_registers[19].regs|dffe15|q~q ;
wire \my_regfile|gen_registers[27].regs|dffe15|q~q ;
wire \my_processor|dx1|B_in[15]~285_combout ;
wire \my_regfile|gen_registers[23].regs|dffe15|q~q ;
wire \my_regfile|gen_registers[31].regs|dffe15|q~q ;
wire \my_processor|dx1|B_in[15]~286_combout ;
wire \my_processor|dx1|B_in[15]~287_combout ;
wire \my_processor|dx1|DXB|dffe15|q~q ;
wire \my_processor|xm1|b|dffe15|q~q ;
wire \my_processor|data[15]~15_combout ;
wire \my_processor|mw1|MWmem|dffe14|q~feeder_combout ;
wire \my_processor|mw1|MWmem|dffe14|q~q ;
wire \my_processor|WM_bypass_data[14]~28_combout ;
wire \my_processor|WM_bypass_data[14]~29_combout ;
wire \my_processor|alu_B[14]~35_combout ;
wire \my_processor|alu_B[14]~36_combout ;
wire \my_processor|alu_A[15]~333_combout ;
wire \my_processor|alu_A[15]~334_combout ;
wire \my_processor|alu_A[15]~337_combout ;
wire \my_processor|alu_A[15]~338_combout ;
wire \my_processor|alu_A[15]~335_combout ;
wire \my_processor|alu_A[15]~336_combout ;
wire \my_processor|alu_A[15]~339_combout ;
wire \my_processor|alu_A[15]~340_combout ;
wire \my_processor|alu_A[15]~341_combout ;
wire \my_processor|alu_A[15]~342_combout ;
wire \my_processor|alu_A[15]~343_combout ;
wire \my_processor|alu_A[15]~331_combout ;
wire \my_processor|alu_A[15]~332_combout ;
wire \my_processor|alu_A[15]~328_combout ;
wire \my_processor|alu_A[15]~329_combout ;
wire \my_processor|alu_A[15]~325_combout ;
wire \my_processor|alu_A[15]~326_combout ;
wire \my_processor|alu_A[15]~327_combout ;
wire \my_processor|alu_A[15]~330_combout ;
wire \my_processor|alu_A[15]~344_combout ;
wire \my_processor|alu_B[15]~37_combout ;
wire \my_processor|alu_B[15]~38_combout ;
wire \my_processor|aluer|subtraction|eba_1|xor7~0_combout ;
wire \my_regfile|gen_registers[12].regs|dffe12|q~q ;
wire \my_regfile|gen_registers[14].regs|dffe12|q~q ;
wire \my_processor|alu_A[12]~394_combout ;
wire \my_regfile|gen_registers[13].regs|dffe12|q~q ;
wire \my_regfile|gen_registers[15].regs|dffe12|q~q ;
wire \my_processor|alu_A[12]~395_combout ;
wire \my_regfile|gen_registers[5].regs|dffe12|q~q ;
wire \my_regfile|gen_registers[7].regs|dffe12|q~q ;
wire \my_regfile|gen_registers[6].regs|dffe12|q~q ;
wire \my_regfile|gen_registers[4].regs|dffe12|q~q ;
wire \my_processor|alu_A[12]~388_combout ;
wire \my_processor|alu_A[12]~389_combout ;
wire \my_regfile|gen_registers[10].regs|dffe12|q~q ;
wire \my_regfile|gen_registers[8].regs|dffe12|q~q ;
wire \my_processor|alu_A[12]~391_combout ;
wire \my_regfile|gen_registers[11].regs|dffe12|q~q ;
wire \my_processor|alu_A[12]~392_combout ;
wire \my_regfile|gen_registers[2].regs|dffe12|q~q ;
wire \my_regfile|gen_registers[3].regs|dffe12|q~q ;
wire \my_processor|alu_A[12]~390_combout ;
wire \my_processor|alu_A[12]~393_combout ;
wire \my_regfile|gen_registers[31].regs|dffe12|q~q ;
wire \my_regfile|gen_registers[23].regs|dffe12|q~q ;
wire \my_regfile|gen_registers[19].regs|dffe12|q~q ;
wire \my_regfile|gen_registers[27].regs|dffe12|q~q ;
wire \my_processor|alu_A[12]~403_combout ;
wire \my_processor|alu_A[12]~404_combout ;
wire \my_regfile|gen_registers[30].regs|dffe12|q~q ;
wire \my_regfile|gen_registers[26].regs|dffe12|q~q ;
wire \my_regfile|gen_registers[22].regs|dffe12|q~q ;
wire \my_regfile|gen_registers[18].regs|dffe12|q~q ;
wire \my_processor|alu_A[12]~396_combout ;
wire \my_processor|alu_A[12]~397_combout ;
wire \my_regfile|gen_registers[21].regs|dffe12|q~q ;
wire \my_regfile|gen_registers[29].regs|dffe12|q~q ;
wire \my_regfile|gen_registers[25].regs|dffe12|q~q ;
wire \my_regfile|gen_registers[17].regs|dffe12|q~feeder_combout ;
wire \my_regfile|gen_registers[17].regs|dffe12|q~q ;
wire \my_processor|alu_A[12]~398_combout ;
wire \my_processor|alu_A[12]~399_combout ;
wire \my_regfile|gen_registers[24].regs|dffe12|q~q ;
wire \my_regfile|gen_registers[20].regs|dffe12|q~q ;
wire \my_regfile|gen_registers[16].regs|dffe12|q~q ;
wire \my_processor|alu_A[12]~400_combout ;
wire \my_regfile|gen_registers[28].regs|dffe12|q~q ;
wire \my_processor|alu_A[12]~401_combout ;
wire \my_processor|alu_A[12]~402_combout ;
wire \my_processor|alu_A[12]~405_combout ;
wire \my_processor|alu_A[12]~406_combout ;
wire \my_processor|alu_A[12]~407_combout ;
wire \my_processor|aluer|and_func|gen1[12].and_func~combout ;
wire \my_processor|alu_B[13]~33_combout ;
wire \my_processor|alu_B[13]~34_combout ;
wire \my_processor|alu_B[10]~27_combout ;
wire \my_processor|alu_B[10]~28_combout ;
wire \my_processor|aluer|addition|eba_1|orc2~0_combout ;
wire \my_processor|aluer|addition|eba_1|orc0~0_combout ;
wire \my_processor|aluer|addition|eba_0|orc6~0_combout ;
wire \my_processor|alu_B[4]~15_combout ;
wire \my_processor|alu_B[4]~16_combout ;
wire \my_processor|aluer|addition|eba_0|orc4~0_combout ;
wire \my_regfile|gen_registers[8].regs|dffe5|q~feeder_combout ;
wire \my_regfile|gen_registers[8].regs|dffe5|q~q ;
wire \my_regfile|gen_registers[10].regs|dffe5|q~q ;
wire \my_processor|dx1|B_in[5]~93_combout ;
wire \my_regfile|gen_registers[11].regs|dffe5|q~feeder_combout ;
wire \my_regfile|gen_registers[11].regs|dffe5|q~q ;
wire \my_regfile|gen_registers[9].regs|dffe5|q~q ;
wire \my_processor|dx1|B_in[5]~94_combout ;
wire \my_regfile|gen_registers[3].regs|dffe5|q~q ;
wire \my_regfile|gen_registers[2].regs|dffe5|q~q ;
wire \my_regfile|gen_registers[7].regs|dffe5|q~q ;
wire \my_regfile|gen_registers[6].regs|dffe5|q~q ;
wire \my_regfile|gen_registers[4].regs|dffe5|q~q ;
wire \my_regfile|gen_registers[5].regs|dffe5|q~q ;
wire \my_processor|dx1|B_in[5]~90_combout ;
wire \my_processor|dx1|B_in[5]~91_combout ;
wire \my_processor|dx1|B_in[5]~92_combout ;
wire \my_processor|dx1|B_in[5]~95_combout ;
wire \my_regfile|gen_registers[15].regs|dffe5|q~q ;
wire \my_regfile|gen_registers[13].regs|dffe5|q~q ;
wire \my_regfile|gen_registers[12].regs|dffe5|q~q ;
wire \my_processor|dx1|B_in[5]~96_combout ;
wire \my_processor|dx1|B_in[5]~97_combout ;
wire \my_processor|dx1|DXB|dffe5|q~0_combout ;
wire \my_regfile|gen_registers[21].regs|dffe5|q~q ;
wire \my_regfile|gen_registers[29].regs|dffe5|q~q ;
wire \my_regfile|gen_registers[17].regs|dffe5|q~q ;
wire \my_regfile|gen_registers[25].regs|dffe5|q~q ;
wire \my_processor|dx1|B_in[5]~98_combout ;
wire \my_processor|dx1|B_in[5]~99_combout ;
wire \my_regfile|gen_registers[18].regs|dffe5|q~q ;
wire \my_regfile|gen_registers[22].regs|dffe5|q~q ;
wire \my_processor|dx1|B_in[5]~100_combout ;
wire \my_regfile|gen_registers[30].regs|dffe5|q~q ;
wire \my_regfile|gen_registers[26].regs|dffe5|q~q ;
wire \my_processor|dx1|B_in[5]~101_combout ;
wire \my_regfile|gen_registers[16].regs|dffe5|q~q ;
wire \my_regfile|gen_registers[20].regs|dffe5|q~q ;
wire \my_processor|dx1|B_in[5]~102_combout ;
wire \my_regfile|gen_registers[24].regs|dffe5|q~q ;
wire \my_regfile|gen_registers[28].regs|dffe5|q~q ;
wire \my_processor|dx1|B_in[5]~103_combout ;
wire \my_processor|dx1|B_in[5]~104_combout ;
wire \my_regfile|gen_registers[27].regs|dffe5|q~q ;
wire \my_regfile|gen_registers[19].regs|dffe5|q~q ;
wire \my_processor|dx1|B_in[5]~105_combout ;
wire \my_regfile|gen_registers[23].regs|dffe5|q~q ;
wire \my_regfile|gen_registers[31].regs|dffe5|q~q ;
wire \my_processor|dx1|B_in[5]~106_combout ;
wire \my_processor|dx1|B_in[5]~107_combout ;
wire \my_processor|dx1|DXB|dffe5|q~q ;
wire \my_processor|alu_B[5]~17_combout ;
wire \my_processor|alu_B[5]~18_combout ;
wire \my_regfile|gen_registers[15].regs|dffe3|q~q ;
wire \my_regfile|gen_registers[12].regs|dffe3|q~q ;
wire \my_regfile|gen_registers[13].regs|dffe3|q~q ;
wire \my_processor|dx1|B_in[3]~60_combout ;
wire \my_processor|dx1|B_in[3]~61_combout ;
wire \my_regfile|gen_registers[3].regs|dffe3|q~feeder_combout ;
wire \my_regfile|gen_registers[3].regs|dffe3|q~q ;
wire \my_regfile|gen_registers[7].regs|dffe3|q~q ;
wire \my_regfile|gen_registers[6].regs|dffe3|q~q ;
wire \my_regfile|gen_registers[4].regs|dffe3|q~q ;
wire \my_regfile|gen_registers[5].regs|dffe3|q~q ;
wire \my_processor|dx1|B_in[3]~54_combout ;
wire \my_processor|dx1|B_in[3]~55_combout ;
wire \my_regfile|gen_registers[2].regs|dffe3|q~q ;
wire \my_processor|dx1|B_in[3]~56_combout ;
wire \my_regfile|gen_registers[11].regs|dffe3|q~feeder_combout ;
wire \my_regfile|gen_registers[11].regs|dffe3|q~q ;
wire \my_regfile|gen_registers[9].regs|dffe3|q~q ;
wire \my_regfile|gen_registers[10].regs|dffe3|q~q ;
wire \my_regfile|gen_registers[8].regs|dffe3|q~q ;
wire \my_processor|dx1|B_in[3]~57_combout ;
wire \my_processor|dx1|B_in[3]~58_combout ;
wire \my_processor|dx1|B_in[3]~59_combout ;
wire \my_processor|dx1|DXB|dffe3|q~0_combout ;
wire \my_regfile|gen_registers[21].regs|dffe3|q~feeder_combout ;
wire \my_regfile|gen_registers[21].regs|dffe3|q~q ;
wire \my_regfile|gen_registers[29].regs|dffe3|q~q ;
wire \my_regfile|gen_registers[17].regs|dffe3|q~feeder_combout ;
wire \my_regfile|gen_registers[17].regs|dffe3|q~q ;
wire \my_regfile|gen_registers[25].regs|dffe3|q~q ;
wire \my_processor|dx1|B_in[3]~62_combout ;
wire \my_processor|dx1|B_in[3]~63_combout ;
wire \my_regfile|gen_registers[19].regs|dffe3|q~q ;
wire \my_regfile|gen_registers[27].regs|dffe3|q~q ;
wire \my_processor|dx1|B_in[3]~69_combout ;
wire \my_regfile|gen_registers[31].regs|dffe3|q~q ;
wire \my_regfile|gen_registers[23].regs|dffe3|q~q ;
wire \my_processor|dx1|B_in[3]~70_combout ;
wire \my_regfile|gen_registers[18].regs|dffe3|q~q ;
wire \my_regfile|gen_registers[22].regs|dffe3|q~q ;
wire \my_processor|dx1|B_in[3]~64_combout ;
wire \my_regfile|gen_registers[26].regs|dffe3|q~q ;
wire \my_regfile|gen_registers[30].regs|dffe3|q~q ;
wire \my_processor|dx1|B_in[3]~65_combout ;
wire \my_regfile|gen_registers[28].regs|dffe3|q~q ;
wire \my_regfile|gen_registers[24].regs|dffe3|q~q ;
wire \my_regfile|gen_registers[16].regs|dffe3|q~q ;
wire \my_regfile|gen_registers[20].regs|dffe3|q~q ;
wire \my_processor|dx1|B_in[3]~66_combout ;
wire \my_processor|dx1|B_in[3]~67_combout ;
wire \my_processor|dx1|B_in[3]~68_combout ;
wire \my_processor|dx1|B_in[3]~71_combout ;
wire \my_processor|dx1|DXB|dffe3|q~q ;
wire \my_processor|alu_B[3]~13_combout ;
wire \my_processor|alu_B[3]~14_combout ;
wire \my_processor|alu_B[2]~11_combout ;
wire \my_processor|alu_B[2]~12_combout ;
wire \my_processor|aluer|and_func|gen1[2].and_func~0_combout ;
wire \my_processor|alu_B[0]~7_combout ;
wire \my_processor|alu_B[0]~8_combout ;
wire \my_regfile|gen_registers[4].regs|dffe1|q~q ;
wire \my_regfile|gen_registers[5].regs|dffe1|q~q ;
wire \my_processor|dx1|B_in[1]~18_combout ;
wire \my_regfile|gen_registers[6].regs|dffe1|q~q ;
wire \my_regfile|gen_registers[7].regs|dffe1|q~q ;
wire \my_processor|dx1|B_in[1]~19_combout ;
wire \my_regfile|gen_registers[2].regs|dffe1|q~q ;
wire \my_processor|dx1|B_in[1]~20_combout ;
wire \my_regfile|gen_registers[8].regs|dffe1|q~q ;
wire \my_regfile|gen_registers[10].regs|dffe1|q~q ;
wire \my_processor|dx1|B_in[1]~21_combout ;
wire \my_regfile|gen_registers[9].regs|dffe1|q~q ;
wire \my_regfile|gen_registers[11].regs|dffe1|q~q ;
wire \my_processor|dx1|B_in[1]~22_combout ;
wire \my_regfile|gen_registers[3].regs|dffe1|q~q ;
wire \my_processor|dx1|B_in[1]~23_combout ;
wire \my_regfile|gen_registers[15].regs|dffe1|q~q ;
wire \my_regfile|gen_registers[13].regs|dffe1|q~q ;
wire \my_regfile|gen_registers[12].regs|dffe1|q~q ;
wire \my_processor|dx1|B_in[1]~24_combout ;
wire \my_regfile|gen_registers[14].regs|dffe1|q~q ;
wire \my_processor|dx1|B_in[1]~25_combout ;
wire \my_processor|dx1|DXB|dffe1|q~0_combout ;
wire \my_regfile|gen_registers[17].regs|dffe1|q~q ;
wire \my_regfile|gen_registers[25].regs|dffe1|q~q ;
wire \my_processor|dx1|B_in[1]~26_combout ;
wire \my_regfile|gen_registers[29].regs|dffe1|q~q ;
wire \my_regfile|gen_registers[21].regs|dffe1|q~q ;
wire \my_processor|dx1|B_in[1]~27_combout ;
wire \my_regfile|gen_registers[31].regs|dffe1|q~feeder_combout ;
wire \my_regfile|gen_registers[31].regs|dffe1|q~q ;
wire \my_regfile|gen_registers[27].regs|dffe1|q~q ;
wire \my_regfile|gen_registers[19].regs|dffe1|q~feeder_combout ;
wire \my_regfile|gen_registers[19].regs|dffe1|q~q ;
wire \my_processor|dx1|B_in[1]~33_combout ;
wire \my_regfile|gen_registers[23].regs|dffe1|q~q ;
wire \my_processor|dx1|B_in[1]~34_combout ;
wire \my_regfile|gen_registers[20].regs|dffe1|q~q ;
wire \my_regfile|gen_registers[16].regs|dffe1|q~q ;
wire \my_processor|dx1|B_in[1]~30_combout ;
wire \my_regfile|gen_registers[28].regs|dffe1|q~q ;
wire \my_regfile|gen_registers[24].regs|dffe1|q~q ;
wire \my_processor|dx1|B_in[1]~31_combout ;
wire \my_regfile|gen_registers[18].regs|dffe1|q~q ;
wire \my_regfile|gen_registers[22].regs|dffe1|q~q ;
wire \my_processor|dx1|B_in[1]~28_combout ;
wire \my_regfile|gen_registers[26].regs|dffe1|q~q ;
wire \my_regfile|gen_registers[30].regs|dffe1|q~q ;
wire \my_processor|dx1|B_in[1]~29_combout ;
wire \my_processor|dx1|B_in[1]~32_combout ;
wire \my_processor|dx1|B_in[1]~35_combout ;
wire \my_processor|dx1|DXB|dffe1|q~q ;
wire \my_processor|alu_B[1]~9_combout ;
wire \my_processor|alu_B[1]~10_combout ;
wire \my_processor|aluer|addition|eba_0|orc1~0_combout ;
wire \my_processor|aluer|addition|eba_0|orc2~0_combout ;
wire \my_processor|aluer|addition|eba_0|orc3~0_combout ;
wire \my_processor|aluer|addition|eba_0|orc5~0_combout ;
wire \my_processor|aluer|addition|eba_0|orc5~1_combout ;
wire \my_processor|aluer|addition|eba_0|orc7~0_combout ;
wire \my_processor|aluer|addition|eba_0|orc7~1_combout ;
wire \my_processor|aluer|addition|eba_1|orc0~1_combout ;
wire \my_processor|aluer|addition|eba_1|orc1~0_combout ;
wire \my_processor|aluer|addition|eba_1|orc2~1_combout ;
wire \my_processor|aluer|addition|eba_1|orc3~0_combout ;
wire \my_processor|aluer|addition|eba_1|orc4~0_combout ;
wire \my_processor|aluer|addition|eba_1|orc5~0_combout ;
wire \my_processor|aluer|addition|eba_1|xor_sum7~combout ;
wire \my_processor|aluer|subtraction|eba_1|orc2~combout ;
wire \my_processor|aluer|subtraction|eba_1|orc3~combout ;
wire \my_processor|aluer|subtraction|eba_1|orc4~combout ;
wire \my_processor|aluer|subtraction|eba_1|orc5~combout ;
wire \my_processor|aluer|subtraction|eba_1|xor_sum7~combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[15]~139_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[15]~140_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[14]~60_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[14]~61_combout ;
wire \my_processor|aluer|shift_logical_left|mux_two_shifted[17]~23_combout ;
wire \my_processor|aluer|shift_logical_left|mux_two_shifted[17]~31_combout ;
wire \my_processor|aluer|shift_logical_left|mux_one_shifted[16]~39_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[15]~141_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[14]~19_combout ;
wire \my_regfile|gen_registers[8].regs|dffe16|q~q ;
wire \my_regfile|gen_registers[9].regs|dffe16|q~q ;
wire \my_processor|alu_A[16]~307_combout ;
wire \my_regfile|gen_registers[11].regs|dffe16|q~q ;
wire \my_regfile|gen_registers[10].regs|dffe16|q~q ;
wire \my_processor|alu_A[16]~308_combout ;
wire \my_regfile|gen_registers[2].regs|dffe16|q~q ;
wire \my_regfile|gen_registers[3].regs|dffe16|q~q ;
wire \my_processor|alu_A[16]~306_combout ;
wire \my_regfile|gen_registers[5].regs|dffe16|q~q ;
wire \my_regfile|gen_registers[6].regs|dffe16|q~q ;
wire \my_regfile|gen_registers[4].regs|dffe16|q~q ;
wire \my_processor|alu_A[16]~304_combout ;
wire \my_processor|alu_A[16]~305_combout ;
wire \my_processor|alu_A[16]~309_combout ;
wire \my_regfile|gen_registers[13].regs|dffe16|q~q ;
wire \my_regfile|gen_registers[15].regs|dffe16|q~q ;
wire \my_regfile|gen_registers[14].regs|dffe16|q~q ;
wire \my_regfile|gen_registers[12].regs|dffe16|q~q ;
wire \my_processor|alu_A[16]~310_combout ;
wire \my_processor|alu_A[16]~311_combout ;
wire \my_regfile|gen_registers[22].regs|dffe16|q~q ;
wire \my_regfile|gen_registers[18].regs|dffe16|q~q ;
wire \my_processor|alu_A[16]~312_combout ;
wire \my_regfile|gen_registers[26].regs|dffe16|q~q ;
wire \my_regfile|gen_registers[30].regs|dffe16|q~q ;
wire \my_processor|alu_A[16]~313_combout ;
wire \my_regfile|gen_registers[23].regs|dffe16|q~q ;
wire \my_regfile|gen_registers[31].regs|dffe16|q~q ;
wire \my_regfile|gen_registers[27].regs|dffe16|q~q ;
wire \my_regfile|gen_registers[19].regs|dffe16|q~q ;
wire \my_processor|alu_A[16]~319_combout ;
wire \my_processor|alu_A[16]~320_combout ;
wire \my_regfile|gen_registers[21].regs|dffe16|q~q ;
wire \my_regfile|gen_registers[25].regs|dffe16|q~q ;
wire \my_regfile|gen_registers[17].regs|dffe16|q~q ;
wire \my_processor|alu_A[16]~314_combout ;
wire \my_regfile|gen_registers[29].regs|dffe16|q~q ;
wire \my_processor|alu_A[16]~315_combout ;
wire \my_regfile|gen_registers[20].regs|dffe16|q~q ;
wire \my_regfile|gen_registers[16].regs|dffe16|q~q ;
wire \my_processor|alu_A[16]~316_combout ;
wire \my_regfile|gen_registers[28].regs|dffe16|q~q ;
wire \my_regfile|gen_registers[24].regs|dffe16|q~q ;
wire \my_processor|alu_A[16]~317_combout ;
wire \my_processor|alu_A[16]~318_combout ;
wire \my_processor|alu_A[16]~321_combout ;
wire \my_processor|alu_A[16]~322_combout ;
wire \my_processor|alu_A[16]~323_combout ;
wire \my_processor|alu_A[16]~324_combout ;
wire \my_regfile|gen_registers[5].regs|dffe24|q~q ;
wire \my_regfile|gen_registers[6].regs|dffe24|q~q ;
wire \my_regfile|gen_registers[4].regs|dffe24|q~q ;
wire \my_processor|alu_A[24]~136_combout ;
wire \my_regfile|gen_registers[7].regs|dffe24|q~q ;
wire \my_processor|alu_A[24]~137_combout ;
wire \my_regfile|gen_registers[3].regs|dffe24|q~q ;
wire \my_regfile|gen_registers[2].regs|dffe24|q~q ;
wire \my_processor|alu_A[24]~138_combout ;
wire \my_regfile|gen_registers[10].regs|dffe24|q~q ;
wire \my_regfile|gen_registers[11].regs|dffe24|q~q ;
wire \my_regfile|gen_registers[8].regs|dffe24|q~q ;
wire \my_regfile|gen_registers[9].regs|dffe24|q~q ;
wire \my_processor|alu_A[24]~139_combout ;
wire \my_processor|alu_A[24]~140_combout ;
wire \my_processor|alu_A[24]~141_combout ;
wire \my_regfile|gen_registers[14].regs|dffe24|q~q ;
wire \my_regfile|gen_registers[12].regs|dffe24|q~q ;
wire \my_processor|alu_A[24]~142_combout ;
wire \my_regfile|gen_registers[13].regs|dffe24|q~q ;
wire \my_processor|alu_A[24]~143_combout ;
wire \my_regfile|gen_registers[31].regs|dffe24|q~q ;
wire \my_regfile|gen_registers[23].regs|dffe24|q~feeder_combout ;
wire \my_regfile|gen_registers[23].regs|dffe24|q~q ;
wire \my_regfile|gen_registers[27].regs|dffe24|q~q ;
wire \my_regfile|gen_registers[19].regs|dffe24|q~q ;
wire \my_processor|alu_A[24]~151_combout ;
wire \my_processor|alu_A[24]~152_combout ;
wire \my_regfile|gen_registers[22].regs|dffe24|q~q ;
wire \my_regfile|gen_registers[18].regs|dffe24|q~q ;
wire \my_processor|alu_A[24]~144_combout ;
wire \my_regfile|gen_registers[26].regs|dffe24|q~q ;
wire \my_regfile|gen_registers[30].regs|dffe24|q~q ;
wire \my_processor|alu_A[24]~145_combout ;
wire \my_regfile|gen_registers[21].regs|dffe24|q~q ;
wire \my_regfile|gen_registers[29].regs|dffe24|q~q ;
wire \my_regfile|gen_registers[25].regs|dffe24|q~q ;
wire \my_regfile|gen_registers[17].regs|dffe24|q~q ;
wire \my_processor|alu_A[24]~146_combout ;
wire \my_processor|alu_A[24]~147_combout ;
wire \my_regfile|gen_registers[24].regs|dffe24|q~q ;
wire \my_regfile|gen_registers[28].regs|dffe24|q~q ;
wire \my_regfile|gen_registers[20].regs|dffe24|q~q ;
wire \my_regfile|gen_registers[16].regs|dffe24|q~q ;
wire \my_processor|alu_A[24]~148_combout ;
wire \my_processor|alu_A[24]~149_combout ;
wire \my_processor|alu_A[24]~150_combout ;
wire \my_processor|alu_A[24]~153_combout ;
wire \my_processor|alu_A[24]~154_combout ;
wire \my_processor|alu_A[24]~155_combout ;
wire \my_processor|alu_A[24]~156_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[14]~28_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[14]~29_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[15]~58_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[15]~59_combout ;
wire \my_processor|aluer|shift_logical_left|mux_two_shifted[14]~2_combout ;
wire \my_processor|aluer|shift_logical_left|mux_two_shifted[14]~34_combout ;
wire \my_processor|aluer|shift_logical_left|mux_one_shifted[15]~40_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[15]~142_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[15]~143_combout ;
wire \my_processor|xm1|XMoutput|dffe15|q~q ;
wire \my_processor|alu_A[15]~345_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[13]~30_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[13]~31_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[12]~64_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[12]~65_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[13]~151_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[2]~6_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[10]~23_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[10]~24_combout ;
wire \my_processor|aluer|shift_logical_left|mux_two_shifted[30]~1_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[26]~26_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[26]~27_combout ;
wire \my_processor|aluer|shift_logical_left|mux_two_shifted[28]~15_combout ;
wire \my_processor|aluer|shift_logical_left|mux_four_shifted[28]~8_combout ;
wire \my_processor|aluer|shift_logical_left|mux_four_shifted[28]~9_combout ;
wire \my_processor|aluer|shift_logical_left|mux_four_shifted[28]~10_combout ;
wire \my_processor|aluer|shift_logical_left|mux_two_shifted[26]~19_combout ;
wire \my_processor|aluer|shift_logical_left|mux_one_shifted[27]~27_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[25]~28_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[25]~30_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[25]~29_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[25]~31_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[26]~86_combout ;
wire \my_processor|aluer|shift_logical_left|mux_four_shifted[31]~3_combout ;
wire \my_processor|aluer|shift_logical_left|mux_four_shifted[23]~14_combout ;
wire \my_processor|aluer|shift_logical_left|mux_four_shifted[27]~0_combout ;
wire \my_processor|aluer|shift_logical_left|mux_four_shifted[27]~1_combout ;
wire \my_processor|aluer|shift_logical_left|mux_one_shifted[24]~28_combout ;
wire \my_processor|aluer|shift_logical_left|mux_four_shifted[29]~5_combout ;
wire \my_processor|aluer|shift_logical_left|mux_four_shifted[29]~7_combout ;
wire \my_processor|aluer|shift_logical_left|mux_eight_shifted[29]~0_combout ;
wire \my_processor|aluer|shift_logical_left|mux_two_shifted[23]~16_combout ;
wire \my_processor|aluer|shift_logical_left|mux_two_shifted[27]~17_combout ;
wire \my_processor|aluer|shift_logical_left|mux_one_shifted[26]~29_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[26]~87_combout ;
wire \my_processor|alu_B[25]~57_combout ;
wire \my_processor|alu_B[25]~58_combout ;
wire \my_processor|aluer|and_func|gen1[24].and_func~combout ;
wire \my_processor|aluer|addition|eba_3|orc0~0_combout ;
wire \my_processor|aluer|addition|eba_3|orc1~0_combout ;
wire \my_processor|aluer|addition|eba_3|xor_sum2~combout ;
wire \my_processor|xm1|xmoldp|dffe17|q~q ;
wire \my_processor|mw1|MW_oldPC|dffe17|q~q ;
wire \my_processor|mw1|MWout|dffe17|q~q ;
wire \my_regfile|gen_registers[11].regs|dffe17|q~q ;
wire \my_regfile|gen_registers[9].regs|dffe17|q~q ;
wire \my_regfile|gen_registers[8].regs|dffe17|q~q ;
wire \my_regfile|gen_registers[10].regs|dffe17|q~q ;
wire \my_processor|dx1|B_in[17]~309_combout ;
wire \my_processor|dx1|B_in[17]~310_combout ;
wire \my_regfile|gen_registers[2].regs|dffe17|q~q ;
wire \my_regfile|gen_registers[7].regs|dffe17|q~q ;
wire \my_regfile|gen_registers[6].regs|dffe17|q~q ;
wire \my_regfile|gen_registers[5].regs|dffe17|q~q ;
wire \my_regfile|gen_registers[4].regs|dffe17|q~q ;
wire \my_processor|dx1|B_in[17]~306_combout ;
wire \my_processor|dx1|B_in[17]~307_combout ;
wire \my_processor|dx1|B_in[17]~308_combout ;
wire \my_regfile|gen_registers[3].regs|dffe17|q~q ;
wire \my_processor|dx1|B_in[17]~311_combout ;
wire \my_regfile|gen_registers[12].regs|dffe17|q~q ;
wire \my_regfile|gen_registers[13].regs|dffe17|q~q ;
wire \my_processor|dx1|B_in[17]~312_combout ;
wire \my_regfile|gen_registers[14].regs|dffe17|q~q ;
wire \my_regfile|gen_registers[15].regs|dffe17|q~q ;
wire \my_processor|dx1|B_in[17]~313_combout ;
wire \my_processor|dx1|DXB|dffe17|q~0_combout ;
wire \my_regfile|gen_registers[31].regs|dffe17|q~q ;
wire \my_regfile|gen_registers[23].regs|dffe17|q~q ;
wire \my_regfile|gen_registers[19].regs|dffe17|q~q ;
wire \my_regfile|gen_registers[27].regs|dffe17|q~q ;
wire \my_processor|dx1|B_in[17]~321_combout ;
wire \my_processor|dx1|B_in[17]~322_combout ;
wire \my_regfile|gen_registers[28].regs|dffe17|q~q ;
wire \my_regfile|gen_registers[24].regs|dffe17|q~q ;
wire \my_regfile|gen_registers[20].regs|dffe17|q~q ;
wire \my_regfile|gen_registers[16].regs|dffe17|q~q ;
wire \my_processor|dx1|B_in[17]~318_combout ;
wire \my_processor|dx1|B_in[17]~319_combout ;
wire \my_regfile|gen_registers[30].regs|dffe17|q~q ;
wire \my_regfile|gen_registers[26].regs|dffe17|q~q ;
wire \my_regfile|gen_registers[18].regs|dffe17|q~q ;
wire \my_regfile|gen_registers[22].regs|dffe17|q~q ;
wire \my_processor|dx1|B_in[17]~316_combout ;
wire \my_processor|dx1|B_in[17]~317_combout ;
wire \my_processor|dx1|B_in[17]~320_combout ;
wire \my_regfile|gen_registers[21].regs|dffe17|q~q ;
wire \my_regfile|gen_registers[29].regs|dffe17|q~q ;
wire \my_regfile|gen_registers[17].regs|dffe17|q~q ;
wire \my_regfile|gen_registers[25].regs|dffe17|q~q ;
wire \my_processor|dx1|B_in[17]~314_combout ;
wire \my_processor|dx1|B_in[17]~315_combout ;
wire \my_processor|dx1|B_in[17]~323_combout ;
wire \my_processor|dx1|DXB|dffe17|q~q ;
wire \my_processor|xm1|b|dffe17|q~q ;
wire \my_processor|data[17]~17_combout ;
wire \my_processor|mw1|MWmem|dffe17|q~feeder_combout ;
wire \my_processor|mw1|MWmem|dffe17|q~q ;
wire \my_processor|WM_bypass_data[17]~34_combout ;
wire \my_processor|WM_bypass_data[17]~35_combout ;
wire \my_processor|alu_B[17]~41_combout ;
wire \my_processor|alu_B[17]~42_combout ;
wire \my_processor|alu_B[16]~39_combout ;
wire \my_processor|alu_B[16]~40_combout ;
wire \my_processor|aluer|subtraction|eba_1|orc6~combout ;
wire \my_processor|aluer|subtraction|eba_1|orc7~combout ;
wire \my_processor|aluer|subtraction|eba_2|orc0~combout ;
wire \my_processor|aluer|subtraction|eba_2|orc1~combout ;
wire \my_processor|aluer|subtraction|eba_2|orc2~combout ;
wire \my_processor|aluer|subtraction|eba_2|orc3~combout ;
wire \my_processor|aluer|subtraction|eba_2|orc4~combout ;
wire \my_processor|aluer|subtraction|eba_2|orc5~combout ;
wire \my_processor|aluer|subtraction|eba_2|orc6~combout ;
wire \my_processor|aluer|subtraction|eba_2|orc7~combout ;
wire \my_processor|aluer|subtraction|eba_3|orc0~combout ;
wire \my_processor|aluer|subtraction|eba_3|orc1~combout ;
wire \my_processor|aluer|subtraction|eba_3|xor_sum2~combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[26]~84_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[26]~85_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[26]~88_combout ;
wire \my_processor|xm1|XMoutput|dffe26|q~q ;
wire \my_processor|alu_A[26]~102_combout ;
wire \my_processor|alu_A[26]~103_combout ;
wire \my_processor|alu_A[26]~106_combout ;
wire \my_processor|alu_A[26]~107_combout ;
wire \my_processor|alu_A[26]~104_combout ;
wire \my_processor|alu_A[26]~105_combout ;
wire \my_processor|alu_A[26]~108_combout ;
wire \my_processor|alu_A[26]~109_combout ;
wire \my_processor|alu_A[26]~110_combout ;
wire \my_processor|alu_A[26]~111_combout ;
wire \my_processor|alu_A[26]~112_combout ;
wire \my_processor|alu_A[26]~100_combout ;
wire \my_processor|alu_A[26]~101_combout ;
wire \my_processor|alu_A[26]~97_combout ;
wire \my_processor|alu_A[26]~98_combout ;
wire \my_processor|alu_A[26]~94_combout ;
wire \my_processor|alu_A[26]~95_combout ;
wire \my_processor|alu_A[26]~96_combout ;
wire \my_processor|alu_A[26]~99_combout ;
wire \my_processor|alu_A[26]~113_combout ;
wire \my_processor|alu_A[26]~114_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[12]~10_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[12]~11_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[13]~62_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[13]~63_combout ;
wire \my_processor|aluer|shift_logical_left|mux_two_shifted[12]~7_combout ;
wire \my_processor|aluer|shift_logical_left|mux_one_shifted[14]~41_combout ;
wire \my_processor|aluer|shift_logical_left|mux_one_shifted[13]~43_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[13]~152_combout ;
wire \my_processor|aluer|subtraction|eba_1|xor_sum5~combout ;
wire \my_processor|aluer|addition|eba_1|xor_sum5~combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[13]~149_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[13]~150_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[13]~153_combout ;
wire \my_processor|xm1|XMoutput|dffe13|q~q ;
wire \my_regfile|gen_registers[14].regs|dffe13|q~q ;
wire \my_regfile|gen_registers[15].regs|dffe13|q~q ;
wire \my_regfile|gen_registers[12].regs|dffe13|q~q ;
wire \my_regfile|gen_registers[13].regs|dffe13|q~q ;
wire \my_processor|alu_A[13]~373_combout ;
wire \my_processor|alu_A[13]~374_combout ;
wire \my_regfile|gen_registers[31].regs|dffe13|q~q ;
wire \my_regfile|gen_registers[23].regs|dffe13|q~q ;
wire \my_regfile|gen_registers[19].regs|dffe13|q~q ;
wire \my_regfile|gen_registers[27].regs|dffe13|q~q ;
wire \my_processor|alu_A[13]~382_combout ;
wire \my_processor|alu_A[13]~383_combout ;
wire \my_regfile|gen_registers[22].regs|dffe13|q~q ;
wire \my_regfile|gen_registers[18].regs|dffe13|q~q ;
wire \my_processor|alu_A[13]~377_combout ;
wire \my_regfile|gen_registers[30].regs|dffe13|q~q ;
wire \my_regfile|gen_registers[26].regs|dffe13|q~q ;
wire \my_processor|alu_A[13]~378_combout ;
wire \my_regfile|gen_registers[24].regs|dffe13|q~q ;
wire \my_regfile|gen_registers[28].regs|dffe13|q~q ;
wire \my_regfile|gen_registers[20].regs|dffe13|q~q ;
wire \my_regfile|gen_registers[16].regs|dffe13|q~q ;
wire \my_processor|alu_A[13]~379_combout ;
wire \my_processor|alu_A[13]~380_combout ;
wire \my_processor|alu_A[13]~381_combout ;
wire \my_regfile|gen_registers[17].regs|dffe13|q~q ;
wire \my_regfile|gen_registers[25].regs|dffe13|q~q ;
wire \my_processor|alu_A[13]~375_combout ;
wire \my_regfile|gen_registers[21].regs|dffe13|q~q ;
wire \my_regfile|gen_registers[29].regs|dffe13|q~q ;
wire \my_processor|alu_A[13]~376_combout ;
wire \my_processor|alu_A[13]~384_combout ;
wire \my_processor|alu_A[13]~385_combout ;
wire \my_regfile|gen_registers[9].regs|dffe13|q~q ;
wire \my_regfile|gen_registers[11].regs|dffe13|q~q ;
wire \my_regfile|gen_registers[10].regs|dffe13|q~q ;
wire \my_regfile|gen_registers[8].regs|dffe13|q~q ;
wire \my_processor|alu_A[13]~370_combout ;
wire \my_processor|alu_A[13]~371_combout ;
wire \my_regfile|gen_registers[6].regs|dffe13|q~q ;
wire \my_regfile|gen_registers[7].regs|dffe13|q~q ;
wire \my_regfile|gen_registers[5].regs|dffe13|q~q ;
wire \my_regfile|gen_registers[4].regs|dffe13|q~q ;
wire \my_processor|alu_A[13]~367_combout ;
wire \my_processor|alu_A[13]~368_combout ;
wire \my_processor|alu_A[13]~369_combout ;
wire \my_regfile|gen_registers[3].regs|dffe13|q~q ;
wire \my_processor|alu_A[13]~372_combout ;
wire \my_processor|alu_A[13]~386_combout ;
wire \my_processor|alu_A[13]~387_combout ;
wire \my_processor|aluer|shift_logical_left|mux_two_shifted[15]~27_combout ;
wire \my_processor|aluer|shift_logical_left|mux_two_shifted[15]~4_combout ;
wire \my_processor|aluer|shift_logical_left|mux_two_shifted[15]~33_combout ;
wire \my_processor|aluer|shift_logical_left|mux_one_shifted[14]~42_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[14]~146_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[14]~147_combout ;
wire \my_processor|aluer|subtraction|eba_1|xor_sum6~combout ;
wire \my_processor|aluer|addition|eba_1|xor_sum6~combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[14]~144_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[14]~145_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[14]~148_combout ;
wire \my_processor|xm1|XMoutput|dffe14|q~q ;
wire \my_processor|alu_A[14]~352_combout ;
wire \my_processor|alu_A[14]~353_combout ;
wire \my_processor|alu_A[14]~346_combout ;
wire \my_processor|alu_A[14]~347_combout ;
wire \my_processor|alu_A[14]~348_combout ;
wire \my_processor|alu_A[14]~349_combout ;
wire \my_processor|alu_A[14]~350_combout ;
wire \my_processor|alu_A[14]~351_combout ;
wire \my_processor|alu_A[14]~354_combout ;
wire \my_processor|alu_A[14]~355_combout ;
wire \my_processor|alu_A[14]~361_combout ;
wire \my_processor|alu_A[14]~362_combout ;
wire \my_processor|alu_A[14]~356_combout ;
wire \my_processor|alu_A[14]~357_combout ;
wire \my_processor|alu_A[14]~358_combout ;
wire \my_processor|alu_A[14]~359_combout ;
wire \my_processor|alu_A[14]~360_combout ;
wire \my_processor|alu_A[14]~363_combout ;
wire \my_processor|alu_A[14]~364_combout ;
wire \my_processor|alu_A[14]~365_combout ;
wire \my_processor|alu_A[14]~366_combout ;
wire \my_processor|aluer|shift_logical_left|mux_two_shifted[16]~25_combout ;
wire \my_processor|aluer|shift_logical_left|mux_two_shifted[16]~32_combout ;
wire \my_processor|aluer|shift_logical_left|mux_one_shifted[17]~38_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[16]~136_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[16]~137_combout ;
wire \my_processor|aluer|subtraction|eba_2|xor_sum0~combout ;
wire \my_processor|aluer|and_func|gen1[14].and_func~combout ;
wire \my_processor|aluer|addition|eba_1|orc6~0_combout ;
wire \my_processor|aluer|addition|eba_1|orc7~0_combout ;
wire \my_processor|aluer|addition|eba_2|xor_sum0~combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[16]~134_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[16]~135_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[16]~138_combout ;
wire \my_processor|xm1|XMoutput|dffe16|q~q ;
wire \my_processor|aluer|and_func|gen1[16].and_func~combout ;
wire \my_processor|aluer|addition|eba_2|orc0~0_combout ;
wire \my_processor|aluer|addition|eba_2|orc1~0_combout ;
wire \my_processor|aluer|addition|eba_2|orc2~0_combout ;
wire \my_processor|aluer|addition|eba_2|orc3~0_combout ;
wire \my_processor|aluer|addition|eba_2|orc4~1_combout ;
wire \my_processor|aluer|addition|eba_2|orc5~0_combout ;
wire \my_processor|aluer|addition|eba_2|orc6~1_combout ;
wire \my_processor|aluer|addition|eba_2|orc7~0_combout ;
wire \my_processor|aluer|addition|eba_3|xor_sum0~combout ;
wire \my_processor|aluer|subtraction|eba_3|xor_sum0~combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[24]~94_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[24]~95_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[23]~36_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_eight_zero|mux_four_one|bracket0[31]~1_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[23]~35_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[23]~37_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[24]~96_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[24]~33_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[24]~32_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[24]~34_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[24]~97_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[24]~98_combout ;
wire \my_processor|xm1|XMoutput|dffe24|q~q ;
wire \my_processor|mw1|MWout|dffe24|q~q ;
wire \my_processor|WM_bypass_data[24]~48_combout ;
wire \my_processor|WM_bypass_data[24]~49_combout ;
wire \my_regfile|gen_registers[15].regs|dffe24|q~q ;
wire \my_processor|dx1|B_in[24]~438_combout ;
wire \my_processor|dx1|B_in[24]~439_combout ;
wire \my_processor|dx1|B_in[24]~435_combout ;
wire \my_processor|dx1|B_in[24]~436_combout ;
wire \my_processor|dx1|B_in[24]~432_combout ;
wire \my_processor|dx1|B_in[24]~433_combout ;
wire \my_processor|dx1|B_in[24]~434_combout ;
wire \my_processor|dx1|B_in[24]~437_combout ;
wire \my_processor|dx1|DXB|dffe24|q~0_combout ;
wire \my_processor|dx1|B_in[24]~444_combout ;
wire \my_processor|dx1|B_in[24]~445_combout ;
wire \my_processor|dx1|B_in[24]~442_combout ;
wire \my_processor|dx1|B_in[24]~443_combout ;
wire \my_processor|dx1|B_in[24]~446_combout ;
wire \my_processor|dx1|B_in[24]~440_combout ;
wire \my_processor|dx1|B_in[24]~441_combout ;
wire \my_processor|dx1|B_in[24]~447_combout ;
wire \my_processor|dx1|B_in[24]~448_combout ;
wire \my_processor|dx1|B_in[24]~449_combout ;
wire \my_processor|dx1|DXB|dffe24|q~q ;
wire \my_processor|PC_calculated[24]~89_combout ;
wire \my_processor|PC_calculated[24]~90_combout ;
wire \my_processor|PC_calculated[24]~91_combout ;
wire \my_processor|PC_calculated[24]~130_combout ;
wire \my_processor|PC|dffe24|q~q ;
wire \my_processor|PC_in_FD[24]~24_combout ;
wire \my_processor|PC_FD1|dffe24|q~q ;
wire \my_processor|dx1|PC_in[24]~24_combout ;
wire \my_processor|dx1|FDPC|dffe24|q~q ;
wire \my_processor|PCadder_branch|eba_2|orc6~0_combout ;
wire \my_processor|PCadder_branch|eba_3|orc0~0_combout ;
wire \my_processor|PCadder_branch|eba_3|orc2~0_combout ;
wire \my_processor|PC_calculated[27]~100_combout ;
wire \my_processor|PC_calculated[27]~101_combout ;
wire \my_processor|PC|dffe27|q~q ;
wire \my_processor|PCadder|eba_3|xor_sum4~combout ;
wire \my_processor|PC_in_FD[28]~28_combout ;
wire \my_processor|PC_FD1|dffe28|q~q ;
wire \my_processor|dx1|PC_in[28]~28_combout ;
wire \my_processor|dx1|FDPC|dffe28|q~q ;
wire \my_processor|PCadder_branch|eba_3|xor_sum4~combout ;
wire \my_processor|PC_calculated[28]~102_combout ;
wire \my_processor|PC_calculated[28]~103_combout ;
wire \my_processor|PC_calculated[28]~104_combout ;
wire \my_processor|PC|dffe28|q~q ;
wire \my_processor|PCadder|eba_3|andc4~combout ;
wire \my_processor|PCadder_branch|eba_3|orc4~0_combout ;
wire \my_processor|PC_in_FD[29]~29_combout ;
wire \my_processor|PC_FD1|dffe29|q~q ;
wire \my_processor|dx1|PC_in[29]~29_combout ;
wire \my_processor|dx1|FDPC|dffe29|q~q ;
wire \my_regfile|gen_registers[3].regs|dffe29|q~q ;
wire \my_regfile|gen_registers[7].regs|dffe29|q~q ;
wire \my_regfile|gen_registers[6].regs|dffe29|q~q ;
wire \my_regfile|gen_registers[4].regs|dffe29|q~q ;
wire \my_regfile|gen_registers[5].regs|dffe29|q~q ;
wire \my_processor|dx1|B_in[29]~522_combout ;
wire \my_processor|dx1|B_in[29]~523_combout ;
wire \my_regfile|gen_registers[2].regs|dffe29|q~q ;
wire \my_processor|dx1|B_in[29]~524_combout ;
wire \my_regfile|gen_registers[8].regs|dffe29|q~q ;
wire \my_regfile|gen_registers[10].regs|dffe29|q~q ;
wire \my_processor|dx1|B_in[29]~525_combout ;
wire \my_regfile|gen_registers[9].regs|dffe29|q~q ;
wire \my_regfile|gen_registers[11].regs|dffe29|q~q ;
wire \my_processor|dx1|B_in[29]~526_combout ;
wire \my_processor|dx1|B_in[29]~527_combout ;
wire \my_regfile|gen_registers[15].regs|dffe29|q~q ;
wire \my_regfile|gen_registers[14].regs|dffe29|q~q ;
wire \my_regfile|gen_registers[12].regs|dffe29|q~q ;
wire \my_processor|dx1|B_in[29]~528_combout ;
wire \my_processor|dx1|B_in[29]~529_combout ;
wire \my_processor|dx1|DXB|dffe29|q~0_combout ;
wire \my_regfile|gen_registers[21].regs|dffe29|q~q ;
wire \my_regfile|gen_registers[29].regs|dffe29|q~q ;
wire \my_regfile|gen_registers[25].regs|dffe29|q~q ;
wire \my_regfile|gen_registers[17].regs|dffe29|q~q ;
wire \my_processor|dx1|B_in[29]~530_combout ;
wire \my_processor|dx1|B_in[29]~531_combout ;
wire \my_regfile|gen_registers[23].regs|dffe29|q~q ;
wire \my_regfile|gen_registers[31].regs|dffe29|q~q ;
wire \my_regfile|gen_registers[27].regs|dffe29|q~q ;
wire \my_regfile|gen_registers[19].regs|dffe29|q~q ;
wire \my_processor|dx1|B_in[29]~537_combout ;
wire \my_processor|dx1|B_in[29]~538_combout ;
wire \my_regfile|gen_registers[28].regs|dffe29|q~q ;
wire \my_regfile|gen_registers[24].regs|dffe29|q~q ;
wire \my_regfile|gen_registers[20].regs|dffe29|q~q ;
wire \my_regfile|gen_registers[16].regs|dffe29|q~q ;
wire \my_processor|dx1|B_in[29]~534_combout ;
wire \my_processor|dx1|B_in[29]~535_combout ;
wire \my_regfile|gen_registers[18].regs|dffe29|q~q ;
wire \my_regfile|gen_registers[22].regs|dffe29|q~q ;
wire \my_processor|dx1|B_in[29]~532_combout ;
wire \my_regfile|gen_registers[26].regs|dffe29|q~q ;
wire \my_regfile|gen_registers[30].regs|dffe29|q~q ;
wire \my_processor|dx1|B_in[29]~533_combout ;
wire \my_processor|dx1|B_in[29]~536_combout ;
wire \my_processor|dx1|B_in[29]~539_combout ;
wire \my_processor|dx1|DXB|dffe29|q~q ;
wire \my_processor|PC_calculated[29]~105_combout ;
wire \my_processor|PC_calculated[29]~106_combout ;
wire \my_processor|PC_calculated[29]~107_combout ;
wire \my_processor|PC_calculated[29]~108_combout ;
wire \my_processor|PC|dffe29|q~q ;
wire \my_processor|PCadder|eba_3|xor_sum6~combout ;
wire \my_regfile|gen_registers[14].regs|dffe30|q~q ;
wire \my_regfile|gen_registers[12].regs|dffe30|q~q ;
wire \my_processor|dx1|B_in[30]~6_combout ;
wire \my_regfile|gen_registers[13].regs|dffe30|q~q ;
wire \my_regfile|gen_registers[15].regs|dffe30|q~q ;
wire \my_processor|dx1|B_in[30]~7_combout ;
wire \my_regfile|gen_registers[8].regs|dffe30|q~q ;
wire \my_regfile|gen_registers[9].regs|dffe30|q~q ;
wire \my_processor|dx1|B_in[30]~3_combout ;
wire \my_regfile|gen_registers[10].regs|dffe30|q~q ;
wire \my_regfile|gen_registers[11].regs|dffe30|q~q ;
wire \my_processor|dx1|B_in[30]~4_combout ;
wire \my_regfile|gen_registers[5].regs|dffe30|q~q ;
wire \my_regfile|gen_registers[6].regs|dffe30|q~q ;
wire \my_regfile|gen_registers[4].regs|dffe30|q~q ;
wire \my_processor|dx1|B_in[30]~0_combout ;
wire \my_regfile|gen_registers[7].regs|dffe30|q~q ;
wire \my_processor|dx1|B_in[30]~1_combout ;
wire \my_regfile|gen_registers[2].regs|dffe30|q~q ;
wire \my_regfile|gen_registers[3].regs|dffe30|q~q ;
wire \my_processor|dx1|B_in[30]~2_combout ;
wire \my_processor|dx1|B_in[30]~5_combout ;
wire \my_processor|dx1|DXB|dffe30|q~0_combout ;
wire \my_regfile|gen_registers[26].regs|dffe30|q~q ;
wire \my_regfile|gen_registers[18].regs|dffe30|q~q ;
wire \my_regfile|gen_registers[22].regs|dffe30|q~q ;
wire \my_processor|dx1|B_in[30]~8_combout ;
wire \my_regfile|gen_registers[30].regs|dffe30|q~q ;
wire \my_processor|dx1|B_in[30]~9_combout ;
wire \my_regfile|gen_registers[19].regs|dffe30|q~q ;
wire \my_regfile|gen_registers[27].regs|dffe30|q~q ;
wire \my_processor|dx1|B_in[30]~15_combout ;
wire \my_regfile|gen_registers[31].regs|dffe30|q~q ;
wire \my_regfile|gen_registers[23].regs|dffe30|q~q ;
wire \my_processor|dx1|B_in[30]~16_combout ;
wire \my_regfile|gen_registers[20].regs|dffe30|q~q ;
wire \my_regfile|gen_registers[16].regs|dffe30|q~q ;
wire \my_processor|dx1|B_in[30]~12_combout ;
wire \my_regfile|gen_registers[24].regs|dffe30|q~q ;
wire \my_regfile|gen_registers[28].regs|dffe30|q~q ;
wire \my_processor|dx1|B_in[30]~13_combout ;
wire \my_regfile|gen_registers[25].regs|dffe30|q~q ;
wire \my_regfile|gen_registers[17].regs|dffe30|q~q ;
wire \my_processor|dx1|B_in[30]~10_combout ;
wire \my_regfile|gen_registers[21].regs|dffe30|q~q ;
wire \my_regfile|gen_registers[29].regs|dffe30|q~q ;
wire \my_processor|dx1|B_in[30]~11_combout ;
wire \my_processor|dx1|B_in[30]~14_combout ;
wire \my_processor|dx1|B_in[30]~17_combout ;
wire \my_processor|dx1|DXB|dffe30|q~q ;
wire \my_processor|PCadder_branch|eba_3|xor_sum6~combout ;
wire \my_processor|PC_calculated[30]~109_combout ;
wire \my_processor|PC_calculated[30]~110_combout ;
wire \my_processor|PC_calculated[30]~111_combout ;
wire \my_processor|PC|dffe30|q~q ;
wire \my_processor|PC_in_FD[30]~30_combout ;
wire \my_processor|PC_FD1|dffe30|q~q ;
wire \my_processor|dx1|PC_in[30]~30_combout ;
wire \my_processor|dx1|FDPC|dffe30|q~q ;
wire \my_processor|xm1|xmoldp|dffe30|q~q ;
wire \my_processor|mw1|MW_oldPC|dffe30|q~q ;
wire \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[29]~22_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[30]~66_combout ;
wire \my_processor|aluer|shift_logical_left|mux_two_shifted[30]~0_combout ;
wire \my_processor|aluer|shift_logical_left|mux_two_shifted[31]~10_combout ;
wire \my_processor|aluer|shift_logical_left|mux_two_shifted[31]~11_combout ;
wire \my_processor|aluer|shift_logical_left|mux_four_shifted[31]~2_combout ;
wire \my_processor|aluer|shift_logical_left|mux_four_shifted[31]~4_combout ;
wire \my_processor|aluer|shift_logical_left|mux_one_shifted[28]~20_combout ;
wire \my_processor|aluer|shift_logical_left|mux_one_shifted[30]~21_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[30]~67_combout ;
wire \my_processor|alu_B[30]~5_combout ;
wire \my_processor|alu_B[30]~6_combout ;
wire \my_processor|aluer|subtraction|eba_3|xor6~0_combout ;
wire \my_processor|alu_B[29]~65_combout ;
wire \my_processor|aluer|subtraction|eba_3|xor5~0_combout ;
wire \my_processor|aluer|subtraction|eba_3|xor_sum5~combout ;
wire \my_processor|aluer|addition|eba_3|orc2~0_combout ;
wire \my_processor|alu_B[27]~61_combout ;
wire \my_processor|alu_B[27]~62_combout ;
wire \my_processor|aluer|addition|eba_3|orc3~0_combout ;
wire \my_processor|aluer|addition|eba_3|xor_sum5~combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[29]~69_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[29]~70_combout ;
wire \my_processor|aluer|shift_logical_left|mux_two_shifted[30]~12_combout ;
wire \my_processor|aluer|shift_logical_left|mux_two_shifted[30]~13_combout ;
wire \my_processor|aluer|shift_logical_left|mux_one_shifted[29]~25_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[28]~23_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[29]~71_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[29]~72_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[29]~73_combout ;
wire \my_processor|xm1|XMoutput|dffe29|q~q ;
wire \my_processor|alu_B[29]~66_combout ;
wire \my_processor|aluer|subtraction|eba_3|orc4~combout ;
wire \my_processor|aluer|subtraction|eba_3|xor_sum6~combout ;
wire \my_processor|aluer|addition|eba_3|orc4~0_combout ;
wire \my_processor|aluer|addition|eba_3|orc4~1_combout ;
wire \my_processor|aluer|addition|eba_3|orc5~0_combout ;
wire \my_processor|aluer|addition|eba_3|xor_sum6~combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[30]~64_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[30]~65_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[30]~68_combout ;
wire \my_processor|xm1|XMoutput|dffe30|q~q ;
wire \my_processor|mw1|MWout|dffe30|q~q ;
wire \my_processor|xm1|b|dffe30|q~q ;
wire \my_processor|data[30]~30_combout ;
wire \my_regfile|gen_registers[10].regs|dffe31|q~q ;
wire \my_regfile|gen_registers[8].regs|dffe31|q~q ;
wire \my_processor|dx1|B_in[31]~543_combout ;
wire \my_regfile|gen_registers[9].regs|dffe31|q~q ;
wire \my_regfile|gen_registers[11].regs|dffe31|q~q ;
wire \my_processor|dx1|B_in[31]~544_combout ;
wire \my_regfile|gen_registers[2].regs|dffe31|q~q ;
wire \my_regfile|gen_registers[4].regs|dffe31|q~q ;
wire \my_regfile|gen_registers[5].regs|dffe31|q~q ;
wire \my_processor|dx1|B_in[31]~540_combout ;
wire \my_regfile|gen_registers[6].regs|dffe31|q~q ;
wire \my_regfile|gen_registers[7].regs|dffe31|q~q ;
wire \my_processor|dx1|B_in[31]~541_combout ;
wire \my_processor|dx1|B_in[31]~542_combout ;
wire \my_regfile|gen_registers[3].regs|dffe31|q~q ;
wire \my_processor|dx1|B_in[31]~545_combout ;
wire \my_regfile|gen_registers[13].regs|dffe31|q~q ;
wire \my_regfile|gen_registers[12].regs|dffe31|q~q ;
wire \my_processor|dx1|B_in[31]~546_combout ;
wire \my_regfile|gen_registers[14].regs|dffe31|q~q ;
wire \my_regfile|gen_registers[15].regs|dffe31|q~q ;
wire \my_processor|dx1|B_in[31]~547_combout ;
wire \my_processor|dx1|DXB|dffe31|q~0_combout ;
wire \my_regfile|gen_registers[25].regs|dffe31|q~q ;
wire \my_regfile|gen_registers[17].regs|dffe31|q~q ;
wire \my_processor|dx1|B_in[31]~548_combout ;
wire \my_regfile|gen_registers[29].regs|dffe31|q~q ;
wire \my_regfile|gen_registers[21].regs|dffe31|q~q ;
wire \my_processor|dx1|B_in[31]~549_combout ;
wire \my_regfile|gen_registers[30].regs|dffe31|q~q ;
wire \my_regfile|gen_registers[26].regs|dffe31|q~q ;
wire \my_regfile|gen_registers[18].regs|dffe31|q~q ;
wire \my_regfile|gen_registers[22].regs|dffe31|q~q ;
wire \my_processor|dx1|B_in[31]~550_combout ;
wire \my_processor|dx1|B_in[31]~551_combout ;
wire \my_regfile|gen_registers[28].regs|dffe31|q~q ;
wire \my_regfile|gen_registers[24].regs|dffe31|q~q ;
wire \my_regfile|gen_registers[20].regs|dffe31|q~q ;
wire \my_regfile|gen_registers[16].regs|dffe31|q~q ;
wire \my_processor|dx1|B_in[31]~552_combout ;
wire \my_processor|dx1|B_in[31]~553_combout ;
wire \my_processor|dx1|B_in[31]~554_combout ;
wire \my_regfile|gen_registers[23].regs|dffe31|q~q ;
wire \my_regfile|gen_registers[19].regs|dffe31|q~q ;
wire \my_regfile|gen_registers[27].regs|dffe31|q~q ;
wire \my_processor|dx1|B_in[31]~555_combout ;
wire \my_processor|dx1|B_in[31]~556_combout ;
wire \my_processor|dx1|B_in[31]~557_combout ;
wire \my_processor|dx1|DXB|dffe31|q~q ;
wire \my_processor|xm1|b|dffe31|q~q ;
wire \my_processor|data[31]~31_combout ;
wire \my_processor|mw1|MWmem|dffe30|q~feeder_combout ;
wire \my_processor|mw1|MWmem|dffe30|q~q ;
wire \my_processor|WM_bypass_data[30]~60_combout ;
wire \my_processor|WM_bypass_data[30]~61_combout ;
wire \my_processor|alu_A[30]~20_combout ;
wire \my_processor|alu_A[30]~21_combout ;
wire \my_processor|alu_A[30]~18_combout ;
wire \my_processor|alu_A[30]~19_combout ;
wire \my_processor|alu_A[30]~22_combout ;
wire \my_processor|alu_A[30]~16_combout ;
wire \my_processor|alu_A[30]~17_combout ;
wire \my_processor|alu_A[30]~23_combout ;
wire \my_processor|alu_A[30]~24_combout ;
wire \my_processor|alu_A[30]~25_combout ;
wire \my_processor|alu_A[30]~28_combout ;
wire \my_processor|alu_A[30]~9_combout ;
wire \my_processor|alu_A[30]~10_combout ;
wire \my_processor|alu_A[30]~4_combout ;
wire \my_processor|alu_A[30]~5_combout ;
wire \my_processor|alu_A[30]~8_combout ;
wire \my_processor|alu_A[30]~11_combout ;
wire \my_processor|alu_A[30]~12_combout ;
wire \my_processor|alu_A[30]~13_combout ;
wire \my_processor|alu_A[30]~29_combout ;
wire \my_processor|alu_A[30]~30_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[16]~13_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[16]~24_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[16]~25_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[18]~18_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[18]~20_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[17]~54_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[17]~55_combout ;
wire \my_processor|aluer|shift_logical_left|mux_two_shifted[19]~28_combout ;
wire \my_processor|aluer|shift_logical_left|mux_one_shifted[18]~37_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[17]~131_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[17]~132_combout ;
wire \my_processor|alu_A[17]~283_combout ;
wire \my_processor|alu_A[17]~284_combout ;
wire \my_processor|alu_A[17]~285_combout ;
wire \my_processor|alu_A[17]~286_combout ;
wire \my_processor|alu_A[17]~287_combout ;
wire \my_processor|alu_A[17]~288_combout ;
wire \my_processor|alu_A[17]~289_combout ;
wire \my_processor|alu_A[17]~290_combout ;
wire \my_processor|alu_A[17]~298_combout ;
wire \my_processor|alu_A[17]~299_combout ;
wire \my_processor|alu_A[17]~291_combout ;
wire \my_processor|alu_A[17]~292_combout ;
wire \my_processor|alu_A[17]~293_combout ;
wire \my_processor|alu_A[17]~294_combout ;
wire \my_processor|alu_A[17]~295_combout ;
wire \my_processor|alu_A[17]~296_combout ;
wire \my_processor|alu_A[17]~297_combout ;
wire \my_processor|alu_A[17]~300_combout ;
wire \my_processor|alu_A[17]~301_combout ;
wire \my_processor|alu_A[17]~302_combout ;
wire \my_processor|aluer|subtraction|eba_2|xor1~0_combout ;
wire \my_processor|aluer|addition|eba_2|xor_sum1~combout ;
wire \my_processor|aluer|subtraction|eba_2|xor_sum1~combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[17]~129_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[17]~130_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[17]~133_combout ;
wire \my_processor|xm1|XMoutput|dffe17|q~q ;
wire \my_processor|alu_A[17]~303_combout ;
wire \my_processor|aluer|shift_logical_left|mux_four_shifted[29]~6_combout ;
wire \my_processor|aluer|shift_logical_left|mux_four_shifted[21]~16_combout ;
wire \my_processor|aluer|shift_logical_left|mux_two_shifted[23]~21_combout ;
wire \my_processor|aluer|shift_logical_left|mux_one_shifted[24]~31_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[22]~38_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[22]~39_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[22]~40_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[23]~101_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[23]~102_combout ;
wire \my_processor|aluer|addition|eba_2|xor_sum7~combout ;
wire \my_processor|aluer|subtraction|eba_2|xor_sum7~combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[23]~99_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[23]~100_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[23]~103_combout ;
wire \my_processor|xm1|XMoutput|dffe23|q~q ;
wire \my_processor|mw1|MWout|dffe23|q~q ;
wire \my_processor|mw1|MWmem|dffe23|q~q ;
wire \my_processor|WM_bypass_data[23]~46_combout ;
wire \my_processor|WM_bypass_data[23]~47_combout ;
wire \my_processor|alu_A[23]~172_combout ;
wire \my_processor|alu_A[23]~173_combout ;
wire \my_processor|alu_A[23]~167_combout ;
wire \my_processor|alu_A[23]~168_combout ;
wire \my_processor|alu_A[23]~169_combout ;
wire \my_processor|alu_A[23]~170_combout ;
wire \my_processor|alu_A[23]~171_combout ;
wire \my_processor|alu_A[23]~165_combout ;
wire \my_processor|alu_A[23]~166_combout ;
wire \my_processor|alu_A[23]~174_combout ;
wire \my_processor|alu_A[23]~175_combout ;
wire \my_processor|alu_A[23]~163_combout ;
wire \my_processor|alu_A[23]~164_combout ;
wire \my_processor|alu_A[23]~160_combout ;
wire \my_processor|alu_A[23]~161_combout ;
wire \my_processor|alu_A[23]~157_combout ;
wire \my_processor|alu_A[23]~158_combout ;
wire \my_processor|alu_A[23]~159_combout ;
wire \my_processor|alu_A[23]~162_combout ;
wire \my_processor|alu_A[23]~176_combout ;
wire \my_processor|alu_A[23]~177_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[20]~45_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[19]~15_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[19]~17_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[20]~46_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[20]~47_combout ;
wire \my_processor|aluer|shift_logical_left|mux_two_shifted[21]~24_combout ;
wire \my_processor|aluer|shift_logical_left|mux_one_shifted[22]~33_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[21]~111_combout ;
wire \my_processor|aluer|shift_logical_left|mux_two_shifted[20]~26_combout ;
wire \my_processor|aluer|shift_logical_left|mux_one_shifted[21]~34_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[20]~12_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[20]~14_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[21]~41_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[21]~42_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[21]~44_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[21]~112_combout ;
wire \my_processor|aluer|addition|eba_2|xor_sum5~combout ;
wire \my_processor|aluer|subtraction|eba_2|xor_sum5~combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[21]~109_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[21]~110_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[21]~113_combout ;
wire \my_processor|xm1|XMoutput|dffe21|q~q ;
wire \my_processor|mw1|MWout|dffe21|q~q ;
wire \my_processor|mw1|MWmem|dffe21|q~feeder_combout ;
wire \my_processor|mw1|MWmem|dffe21|q~q ;
wire \my_processor|WM_bypass_data[21]~42_combout ;
wire \my_processor|WM_bypass_data[21]~43_combout ;
wire \my_regfile|gen_registers[12].regs|dffe21|q~q ;
wire \my_processor|dx1|B_in[21]~384_combout ;
wire \my_processor|dx1|B_in[21]~385_combout ;
wire \my_processor|dx1|B_in[21]~378_combout ;
wire \my_processor|dx1|B_in[21]~379_combout ;
wire \my_processor|dx1|B_in[21]~380_combout ;
wire \my_processor|dx1|B_in[21]~381_combout ;
wire \my_processor|dx1|B_in[21]~382_combout ;
wire \my_processor|dx1|B_in[21]~383_combout ;
wire \my_processor|dx1|DXB|dffe21|q~0_combout ;
wire \my_processor|dx1|B_in[21]~393_combout ;
wire \my_processor|dx1|B_in[21]~394_combout ;
wire \my_processor|dx1|B_in[21]~390_combout ;
wire \my_processor|dx1|B_in[21]~391_combout ;
wire \my_processor|dx1|B_in[21]~388_combout ;
wire \my_processor|dx1|B_in[21]~389_combout ;
wire \my_processor|dx1|B_in[21]~392_combout ;
wire \my_processor|dx1|B_in[21]~386_combout ;
wire \my_processor|dx1|B_in[21]~387_combout ;
wire \my_processor|dx1|B_in[21]~395_combout ;
wire \my_processor|dx1|DXB|dffe21|q~q ;
wire \my_processor|xm1|b|dffe21|q~q ;
wire \my_processor|data[21]~21_combout ;
wire \my_processor|mw1|MWmem|dffe20|q~feeder_combout ;
wire \my_processor|mw1|MWmem|dffe20|q~q ;
wire \my_processor|mw1|MWout|dffe20|q~q ;
wire \my_processor|WM_bypass_data[20]~40_combout ;
wire \my_processor|WM_bypass_data[20]~41_combout ;
wire \my_regfile|gen_registers[3].regs|dffe20|q~q ;
wire \my_processor|dx1|B_in[20]~362_combout ;
wire \my_processor|dx1|B_in[20]~360_combout ;
wire \my_processor|dx1|B_in[20]~361_combout ;
wire \my_processor|dx1|B_in[20]~363_combout ;
wire \my_processor|dx1|B_in[20]~364_combout ;
wire \my_processor|dx1|B_in[20]~365_combout ;
wire \my_processor|dx1|B_in[20]~366_combout ;
wire \my_processor|dx1|B_in[20]~367_combout ;
wire \my_processor|dx1|DXB|dffe20|q~0_combout ;
wire \my_processor|dx1|B_in[20]~368_combout ;
wire \my_processor|dx1|B_in[20]~369_combout ;
wire \my_processor|dx1|B_in[20]~372_combout ;
wire \my_processor|dx1|B_in[20]~373_combout ;
wire \my_processor|dx1|B_in[20]~370_combout ;
wire \my_processor|dx1|B_in[20]~371_combout ;
wire \my_processor|dx1|B_in[20]~374_combout ;
wire \my_processor|dx1|B_in[20]~375_combout ;
wire \my_processor|dx1|B_in[20]~376_combout ;
wire \my_processor|dx1|B_in[20]~377_combout ;
wire \my_processor|dx1|DXB|dffe20|q~q ;
wire \my_processor|alu_B[20]~47_combout ;
wire \my_processor|alu_B[20]~48_combout ;
wire \my_processor|aluer|subtraction|eba_2|xor_sum4~combout ;
wire \my_processor|aluer|addition|eba_2|xor_sum4~combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[20]~114_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[20]~115_combout ;
wire \my_processor|aluer|shift_logical_left|mux_one_shifted[20]~35_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[19]~48_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[19]~49_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[19]~50_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[20]~116_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[20]~117_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[20]~118_combout ;
wire \my_processor|xm1|XMoutput|dffe20|q~q ;
wire \my_processor|alu_A[20]~240_combout ;
wire \my_processor|aluer|shift_logical_left|mux_eight_shifted[28]~1_combout ;
wire \my_processor|aluer|shift_logical_left|mux_two_shifted[22]~18_combout ;
wire \my_processor|aluer|shift_logical_left|mux_four_shifted[20]~17_combout ;
wire \my_processor|aluer|shift_logical_left|mux_two_shifted[22]~22_combout ;
wire \my_processor|aluer|shift_logical_left|mux_one_shifted[23]~32_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[22]~106_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[22]~107_combout ;
wire \my_processor|aluer|subtraction|eba_2|xor_sum6~combout ;
wire \my_processor|aluer|addition|eba_2|xor_sum6~combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[22]~104_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[22]~105_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[22]~108_combout ;
wire \my_processor|xm1|XMoutput|dffe22|q~q ;
wire \my_processor|alu_A[22]~198_combout ;
wire \my_processor|aluer|shift_logical_left|mux_eight_shifted[30]~2_combout ;
wire \my_processor|aluer|shift_logical_left|mux_two_shifted[24]~14_combout ;
wire \my_processor|aluer|shift_logical_left|mux_two_shifted[24]~20_combout ;
wire \my_processor|aluer|shift_logical_left|mux_one_shifted[25]~30_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[25]~91_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[25]~92_combout ;
wire \my_processor|aluer|addition|eba_3|xor_sum1~combout ;
wire \my_processor|aluer|subtraction|eba_3|xor_sum1~combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[25]~89_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[25]~90_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[25]~93_combout ;
wire \my_processor|xm1|XMoutput|dffe25|q~q ;
wire \my_processor|alu_A[25]~130_combout ;
wire \my_processor|alu_A[25]~131_combout ;
wire \my_processor|alu_A[25]~127_combout ;
wire \my_processor|alu_A[25]~128_combout ;
wire \my_processor|alu_A[25]~125_combout ;
wire \my_processor|alu_A[25]~126_combout ;
wire \my_processor|alu_A[25]~129_combout ;
wire \my_processor|alu_A[25]~123_combout ;
wire \my_processor|alu_A[25]~124_combout ;
wire \my_processor|alu_A[25]~132_combout ;
wire \my_processor|alu_A[25]~133_combout ;
wire \my_processor|alu_A[25]~118_combout ;
wire \my_processor|alu_A[25]~119_combout ;
wire \my_processor|alu_A[25]~115_combout ;
wire \my_processor|alu_A[25]~116_combout ;
wire \my_processor|alu_A[25]~117_combout ;
wire \my_processor|alu_A[25]~120_combout ;
wire \my_processor|alu_A[25]~121_combout ;
wire \my_processor|alu_A[25]~122_combout ;
wire \my_processor|alu_A[25]~134_combout ;
wire \my_processor|alu_A[25]~135_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[11]~8_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[9]~21_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[1]~3_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[9]~22_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[11]~9_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[10]~20_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[6]~15_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_eight_shifted[2]~2_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[6]~16_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[7]~15_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[10]~6_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[8]~19_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[0]~9_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[8]~20_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[10]~7_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[9]~19_combout ;
wire \my_processor|aluer|shift_logical_left|mux_two_shifted[10]~3_combout ;
wire \my_processor|aluer|shift_logical_left|mux_one_shifted[11]~17_combout ;
wire \my_processor|aluer|shift_logical_left|mux_one_shifted[11]~18_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[10]~56_combout ;
wire \my_processor|aluer|shift_logical_left|mux_two_shifted[11]~5_combout ;
wire \my_processor|aluer|shift_logical_left|mux_one_shifted[9]~14_combout ;
wire \my_processor|aluer|shift_logical_left|mux_one_shifted[8]~12_combout ;
wire \my_processor|aluer|shift_logical_left|mux_one_shifted[10]~16_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[10]~57_combout ;
wire \my_processor|aluer|subtraction|eba_1|xor_sum2~combout ;
wire \my_processor|aluer|addition|eba_1|xor_sum2~combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[10]~54_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[10]~55_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[10]~58_combout ;
wire \my_processor|xm1|XMoutput|dffe10|q~q ;
wire \my_processor|dx1|B_in[7]~126_combout ;
wire \my_processor|dx1|B_in[7]~127_combout ;
wire \my_processor|dx1|B_in[7]~128_combout ;
wire \my_processor|dx1|B_in[7]~129_combout ;
wire \my_processor|dx1|B_in[7]~130_combout ;
wire \my_processor|dx1|B_in[7]~131_combout ;
wire \my_processor|dx1|B_in[7]~132_combout ;
wire \my_processor|dx1|B_in[7]~133_combout ;
wire \my_processor|dx1|DXB|dffe7|q~0_combout ;
wire \my_processor|dx1|B_in[7]~134_combout ;
wire \my_processor|dx1|B_in[7]~135_combout ;
wire \my_processor|dx1|B_in[7]~136_combout ;
wire \my_processor|dx1|B_in[7]~137_combout ;
wire \my_processor|dx1|B_in[7]~138_combout ;
wire \my_processor|dx1|B_in[7]~139_combout ;
wire \my_processor|dx1|B_in[7]~140_combout ;
wire \my_processor|dx1|B_in[7]~141_combout ;
wire \my_processor|dx1|B_in[7]~142_combout ;
wire \my_processor|dx1|B_in[7]~143_combout ;
wire \my_processor|dx1|DXB|dffe7|q~q ;
wire \my_processor|xm1|b|dffe7|q~q ;
wire \my_processor|data[7]~7_combout ;
wire \my_processor|mw1|MWmem|dffe7|q~feeder_combout ;
wire \my_processor|mw1|MWmem|dffe7|q~q ;
wire \my_processor|mw1|MWout|dffe7|q~q ;
wire \my_processor|WM_bypass_data[7]~14_combout ;
wire \my_processor|WM_bypass_data[7]~15_combout ;
wire \my_processor|alu_B[7]~21_combout ;
wire \my_processor|alu_B[7]~22_combout ;
wire \my_processor|aluer|subtraction|eba_0|orc1~combout ;
wire \my_processor|aluer|subtraction|eba_0|orc2~combout ;
wire \my_processor|aluer|subtraction|eba_0|orc3~combout ;
wire \my_processor|aluer|subtraction|eba_0|orc4~combout ;
wire \my_processor|aluer|subtraction|eba_0|orc5~combout ;
wire \my_processor|aluer|subtraction|eba_0|orc6~combout ;
wire \my_processor|aluer|subtraction|eba_0|orc7~combout ;
wire \my_processor|aluer|subtraction|eba_1|orc0~combout ;
wire \my_processor|aluer|subtraction|eba_1|xor_sum1~combout ;
wire \my_processor|aluer|addition|eba_1|xor_sum1~combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[9]~49_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[9]~50_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[9]~51_combout ;
wire \my_processor|aluer|shift_logical_left|mux_one_shifted[7]~10_combout ;
wire \my_processor|aluer|shift_logical_left|mux_one_shifted[9]~15_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[9]~52_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[9]~53_combout ;
wire \my_processor|xm1|XMoutput|dffe9|q~q ;
wire \my_processor|mw1|MWmem|dffe16|q~feeder_combout ;
wire \my_processor|mw1|MWmem|dffe16|q~q ;
wire \my_processor|mw1|MWout|dffe16|q~q ;
wire \my_processor|WM_bypass_data[16]~32_combout ;
wire \my_processor|WM_bypass_data[16]~33_combout ;
wire \my_regfile|gen_registers[7].regs|dffe16|q~q ;
wire \my_processor|dx1|B_in[16]~288_combout ;
wire \my_processor|dx1|B_in[16]~289_combout ;
wire \my_processor|dx1|B_in[16]~291_combout ;
wire \my_processor|dx1|B_in[16]~292_combout ;
wire \my_processor|dx1|B_in[16]~290_combout ;
wire \my_processor|dx1|B_in[16]~293_combout ;
wire \my_processor|dx1|B_in[16]~294_combout ;
wire \my_processor|dx1|B_in[16]~295_combout ;
wire \my_processor|dx1|DXB|dffe16|q~0_combout ;
wire \my_processor|dx1|B_in[16]~303_combout ;
wire \my_processor|dx1|B_in[16]~304_combout ;
wire \my_processor|dx1|B_in[16]~300_combout ;
wire \my_processor|dx1|B_in[16]~301_combout ;
wire \my_processor|dx1|B_in[16]~298_combout ;
wire \my_processor|dx1|B_in[16]~299_combout ;
wire \my_processor|dx1|B_in[16]~302_combout ;
wire \my_processor|dx1|B_in[16]~296_combout ;
wire \my_processor|dx1|B_in[16]~297_combout ;
wire \my_processor|dx1|B_in[16]~305_combout ;
wire \my_processor|dx1|DXB|dffe16|q~q ;
wire \my_processor|PCadder_branch|eba_2|xor_sum0~0_combout ;
wire \my_processor|PC_calculated[16]~70_combout ;
wire \my_processor|PC_calculated[16]~71_combout ;
wire \my_processor|PC_calculated[16]~125_combout ;
wire \my_processor|PC|dffe16|q~q ;
wire \my_processor|PC_in_FD[16]~16_combout ;
wire \my_processor|PC_FD1|dffe16|q~q ;
wire \my_processor|dx1|PC_in[16]~16_combout ;
wire \my_processor|dx1|FDPC|dffe16|q~q ;
wire \my_processor|PCadder_branch|eba_2|xor_sum1~combout ;
wire \my_processor|PC_calculated[17]~72_combout ;
wire \my_processor|PC_calculated[17]~73_combout ;
wire \my_processor|PC_calculated[17]~74_combout ;
wire \my_processor|PC|dffe17|q~q ;
wire \my_processor|PCadder|eba_2|xor_sum3~combout ;
wire \my_processor|PCadder_branch|eba_2|xor_sum3~combout ;
wire \my_processor|PC_calculated[19]~77_combout ;
wire \my_processor|PC_calculated[19]~78_combout ;
wire \my_processor|PC_calculated[19]~127_combout ;
wire \my_processor|PC|dffe19|q~q ;
wire \my_processor|PCadder|eba_2|andc3~combout ;
wire \my_processor|PCadder_branch|eba_2|xor_sum4~0_combout ;
wire \my_processor|PC_calculated[20]~79_combout ;
wire \my_processor|PC_calculated[20]~80_combout ;
wire \my_processor|PC_calculated[20]~81_combout ;
wire \my_processor|PC|dffe20|q~q ;
wire \my_processor|PCadder|eba_2|andc6~combout ;
wire \my_processor|PCadder|eba_3|xor_sum1~combout ;
wire \my_processor|PCadder_branch|eba_3|xor_sum1~0_combout ;
wire \my_processor|PC_calculated[25]~92_combout ;
wire \my_processor|PC_calculated[25]~93_combout ;
wire \my_processor|PC_calculated[25]~131_combout ;
wire \my_processor|PC|dffe25|q~q ;
wire \my_processor|PCadder|eba_3|andc1~combout ;
wire \my_processor|PCadder_branch|eba_3|xor_sum2~combout ;
wire \my_processor|PC_calculated[26]~94_combout ;
wire \my_processor|PC_calculated[26]~95_combout ;
wire \my_processor|PC_calculated[26]~96_combout ;
wire \my_processor|PC|dffe26|q~q ;
wire \my_processor|PC_in_FD[26]~26_combout ;
wire \my_processor|PC_FD1|dffe26|q~q ;
wire \my_processor|dx1|PC_in[26]~26_combout ;
wire \my_processor|dx1|FDPC|dffe26|q~q ;
wire \my_processor|xm1|xmoldp|dffe26|q~q ;
wire \my_processor|mw1|MW_oldPC|dffe26|q~feeder_combout ;
wire \my_processor|mw1|MW_oldPC|dffe26|q~q ;
wire \my_processor|mw1|MWout|dffe26|q~q ;
wire \my_processor|mw1|MWmem|dffe26|q~q ;
wire \my_processor|WM_bypass_data[26]~52_combout ;
wire \my_processor|WM_bypass_data[26]~53_combout ;
wire \my_processor|alu_B[26]~59_combout ;
wire \my_processor|alu_B[26]~60_combout ;
wire \my_processor|aluer|addition|eba_3|orc2~1_combout ;
wire \my_processor|aluer|addition|eba_3|xor_sum3~combout ;
wire \my_processor|aluer|subtraction|eba_3|orc2~combout ;
wire \my_processor|aluer|subtraction|eba_3|xor_sum3~combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[27]~79_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[27]~80_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[27]~24_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[27]~25_combout ;
wire \my_processor|aluer|shift_logical_left|mux_one_shifted[28]~26_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[27]~81_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[27]~82_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[27]~83_combout ;
wire \my_processor|xm1|XMoutput|dffe27|q~q ;
wire \my_processor|alu_A[27]~79_combout ;
wire \my_processor|alu_A[27]~80_combout ;
wire \my_processor|alu_A[27]~76_combout ;
wire \my_processor|alu_A[27]~77_combout ;
wire \my_processor|alu_A[27]~73_combout ;
wire \my_processor|alu_A[27]~74_combout ;
wire \my_processor|alu_A[27]~75_combout ;
wire \my_processor|alu_A[27]~78_combout ;
wire \my_processor|alu_A[27]~88_combout ;
wire \my_processor|alu_A[27]~89_combout ;
wire \my_processor|alu_A[27]~81_combout ;
wire \my_processor|alu_A[27]~82_combout ;
wire \my_processor|alu_A[27]~85_combout ;
wire \my_processor|alu_A[27]~86_combout ;
wire \my_processor|alu_A[27]~83_combout ;
wire \my_processor|alu_A[27]~84_combout ;
wire \my_processor|alu_A[27]~87_combout ;
wire \my_processor|alu_A[27]~90_combout ;
wire \my_processor|alu_A[27]~91_combout ;
wire \my_processor|alu_A[27]~92_combout ;
wire \my_processor|alu_A[27]~93_combout ;
wire \my_processor|aluer|subtraction|eba_3|orc3~combout ;
wire \my_processor|aluer|subtraction|eba_3|xor_sum4~combout ;
wire \my_processor|aluer|addition|eba_3|xor_sum4~combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[28]~74_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[28]~75_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[28]~76_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[28]~77_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[28]~78_combout ;
wire \my_processor|xm1|XMoutput|dffe28|q~q ;
wire \my_processor|mw1|MWout|dffe28|q~q ;
wire \my_processor|xm1|b|dffe29|q~q ;
wire \my_processor|data[29]~29_combout ;
wire \my_processor|mw1|MWmem|dffe28|q~feeder_combout ;
wire \my_processor|mw1|MWmem|dffe28|q~q ;
wire \my_processor|WM_bypass_data[28]~56_combout ;
wire \my_processor|xm1|xmoldp|dffe28|q~feeder_combout ;
wire \my_processor|xm1|xmoldp|dffe28|q~q ;
wire \my_processor|mw1|MW_oldPC|dffe28|q~q ;
wire \my_processor|WM_bypass_data[28]~57_combout ;
wire \my_regfile|gen_registers[15].regs|dffe28|q~q ;
wire \my_processor|dx1|B_in[28]~510_combout ;
wire \my_processor|dx1|B_in[28]~511_combout ;
wire \my_processor|dx1|B_in[28]~506_combout ;
wire \my_processor|dx1|B_in[28]~507_combout ;
wire \my_processor|dx1|B_in[28]~508_combout ;
wire \my_processor|dx1|B_in[28]~504_combout ;
wire \my_processor|dx1|B_in[28]~505_combout ;
wire \my_processor|dx1|B_in[28]~509_combout ;
wire \my_processor|dx1|DXB|dffe28|q~0_combout ;
wire \my_processor|dx1|B_in[28]~516_combout ;
wire \my_processor|dx1|B_in[28]~517_combout ;
wire \my_processor|dx1|B_in[28]~514_combout ;
wire \my_processor|dx1|B_in[28]~515_combout ;
wire \my_processor|dx1|B_in[28]~518_combout ;
wire \my_processor|dx1|B_in[28]~512_combout ;
wire \my_processor|dx1|B_in[28]~513_combout ;
wire \my_processor|dx1|B_in[28]~519_combout ;
wire \my_processor|dx1|B_in[28]~520_combout ;
wire \my_processor|dx1|B_in[28]~521_combout ;
wire \my_processor|dx1|DXB|dffe28|q~q ;
wire \my_processor|xm1|b|dffe28|q~q ;
wire \my_processor|data[28]~28_combout ;
wire \my_processor|mw1|MWmem|dffe29|q~feeder_combout ;
wire \my_processor|mw1|MWmem|dffe29|q~q ;
wire \my_processor|mw1|MWout|dffe29|q~q ;
wire \my_processor|WM_bypass_data[29]~58_combout ;
wire \my_processor|xm1|xmoldp|dffe29|q~feeder_combout ;
wire \my_processor|xm1|xmoldp|dffe29|q~q ;
wire \my_processor|mw1|MW_oldPC|dffe29|q~q ;
wire \my_processor|WM_bypass_data[29]~59_combout ;
wire \my_regfile|gen_registers[13].regs|dffe29|q~q ;
wire \my_processor|alu_A[29]~37_combout ;
wire \my_processor|alu_A[29]~38_combout ;
wire \my_processor|alu_A[29]~31_combout ;
wire \my_processor|alu_A[29]~32_combout ;
wire \my_processor|alu_A[29]~33_combout ;
wire \my_processor|alu_A[29]~34_combout ;
wire \my_processor|alu_A[29]~35_combout ;
wire \my_processor|alu_A[29]~36_combout ;
wire \my_processor|alu_A[29]~39_combout ;
wire \my_processor|alu_A[29]~40_combout ;
wire \my_processor|alu_A[29]~46_combout ;
wire \my_processor|alu_A[29]~47_combout ;
wire \my_processor|alu_A[29]~41_combout ;
wire \my_processor|alu_A[29]~42_combout ;
wire \my_processor|alu_A[29]~43_combout ;
wire \my_processor|alu_A[29]~44_combout ;
wire \my_processor|alu_A[29]~45_combout ;
wire \my_processor|alu_A[29]~48_combout ;
wire \my_processor|alu_A[29]~49_combout ;
wire \my_processor|alu_A[29]~50_combout ;
wire \my_processor|alu_A[29]~51_combout ;
wire \my_processor|bex_taken~2_combout ;
wire \my_processor|bex_taken~3_combout ;
wire \my_processor|bex_taken~7_combout ;
wire \my_processor|bex_taken~6_combout ;
wire \my_processor|bex_taken~5_combout ;
wire \my_processor|bex_taken~4_combout ;
wire \my_processor|bex_taken~8_combout ;
wire \my_processor|bex_taken~1_combout ;
wire \my_processor|bex_taken~9_combout ;
wire \my_processor|bex_taken~combout ;
wire \my_processor|PC_calculated[27]~97_combout ;
wire \my_processor|PCadder|eba_3|xor_sum7~combout ;
wire \my_processor|PC_calculated[31]~112_combout ;
wire \my_processor|PC_calculated[31]~113_combout ;
wire \my_processor|PC_calculated[31]~114_combout ;
wire \my_processor|PC_calculated[31]~115_combout ;
wire \my_processor|PC|dffe31|q~q ;
wire \my_processor|PC_in_FD[31]~31_combout ;
wire \my_processor|PC_FD1|dffe31|q~q ;
wire \my_processor|dx1|PC_in[31]~31_combout ;
wire \my_processor|dx1|FDPC|dffe31|q~q ;
wire \my_processor|xm1|xmoldp|dffe31|q~q ;
wire \my_processor|mw1|MW_oldPC|dffe31|q~feeder_combout ;
wire \my_processor|mw1|MW_oldPC|dffe31|q~q ;
wire \my_processor|mw1|MWout|dffe31|q~q ;
wire \my_processor|mw1|MWmem|dffe31|q~feeder_combout ;
wire \my_processor|mw1|MWmem|dffe31|q~q ;
wire \my_processor|WM_bypass_data[31]~62_combout ;
wire \my_processor|WM_bypass_data[31]~63_combout ;
wire \my_regfile|gen_registers[31].regs|dffe31|q~q ;
wire \my_processor|alu_A[31]~661_combout ;
wire \my_processor|alu_A[31]~662_combout ;
wire \my_processor|alu_A[31]~654_combout ;
wire \my_processor|alu_A[31]~655_combout ;
wire \my_processor|alu_A[31]~656_combout ;
wire \my_processor|alu_A[31]~657_combout ;
wire \my_processor|alu_A[31]~658_combout ;
wire \my_processor|alu_A[31]~659_combout ;
wire \my_processor|alu_A[31]~660_combout ;
wire \my_processor|alu_A[31]~663_combout ;
wire \my_processor|alu_A[31]~664_combout ;
wire \my_processor|alu_A[31]~646_combout ;
wire \my_processor|alu_A[31]~647_combout ;
wire \my_processor|alu_A[31]~648_combout ;
wire \my_processor|alu_A[31]~649_combout ;
wire \my_processor|alu_A[31]~650_combout ;
wire \my_processor|alu_A[31]~651_combout ;
wire \my_processor|alu_A[31]~652_combout ;
wire \my_processor|alu_A[31]~653_combout ;
wire \my_processor|alu_A[31]~665_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_eight_shifted[8]~3_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[9]~4_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[9]~5_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[5]~13_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_eight_shifted[1]~1_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[5]~14_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[8]~17_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[8]~18_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[4]~11_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[4]~12_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[5]~11_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[7]~16_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[8]~46_combout ;
wire \my_processor|aluer|shift_logical_left|mux_one_shifted[8]~13_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[8]~47_combout ;
wire \my_processor|aluer|subtraction|eba_1|xor0~0_combout ;
wire \my_processor|aluer|subtraction|eba_1|xor_sum0~combout ;
wire \my_processor|aluer|addition|eba_1|xor_sum0~combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[8]~44_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[8]~45_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[8]~48_combout ;
wire \my_processor|xm1|XMoutput|dffe8|q~q ;
wire \my_processor|xm1|b|dffe13|q~q ;
wire \my_processor|data[13]~13_combout ;
wire \my_processor|mw1|MWmem|dffe13|q~feeder_combout ;
wire \my_processor|mw1|MWmem|dffe13|q~q ;
wire \my_processor|mw1|MWout|dffe13|q~q ;
wire \my_processor|WM_bypass_data[13]~26_combout ;
wire \my_processor|WM_bypass_data[13]~27_combout ;
wire \my_regfile|gen_registers[2].regs|dffe13|q~q ;
wire \my_processor|dx1|B_in[13]~234_combout ;
wire \my_processor|dx1|B_in[13]~235_combout ;
wire \my_processor|dx1|B_in[13]~236_combout ;
wire \my_processor|dx1|B_in[13]~237_combout ;
wire \my_processor|dx1|B_in[13]~238_combout ;
wire \my_processor|dx1|B_in[13]~239_combout ;
wire \my_processor|dx1|B_in[13]~240_combout ;
wire \my_processor|dx1|B_in[13]~241_combout ;
wire \my_processor|dx1|DXB|dffe13|q~0_combout ;
wire \my_processor|dx1|B_in[13]~246_combout ;
wire \my_processor|dx1|B_in[13]~247_combout ;
wire \my_processor|dx1|B_in[13]~244_combout ;
wire \my_processor|dx1|B_in[13]~245_combout ;
wire \my_processor|dx1|B_in[13]~248_combout ;
wire \my_processor|dx1|B_in[13]~249_combout ;
wire \my_processor|dx1|B_in[13]~250_combout ;
wire \my_processor|dx1|B_in[13]~242_combout ;
wire \my_processor|dx1|B_in[13]~243_combout ;
wire \my_processor|dx1|B_in[13]~251_combout ;
wire \my_processor|dx1|DXB|dffe13|q~q ;
wire \my_processor|PC_calculated[13]~63_combout ;
wire \my_processor|PC_calculated[13]~64_combout ;
wire \my_processor|PC_calculated[13]~123_combout ;
wire \my_processor|PC|dffe13|q~q ;
wire \my_processor|PCadder|eba_1|andc5~combout ;
wire \my_processor|PCadder_branch|eba_1|xor_sum6~0_combout ;
wire \my_processor|PC_calculated[14]~65_combout ;
wire \my_processor|PC_calculated[14]~66_combout ;
wire \my_processor|PC_calculated[14]~67_combout ;
wire \my_processor|PC|dffe14|q~q ;
wire \my_processor|PCadder|eba_1|xor_sum7~combout ;
wire \my_processor|PCadder_branch|eba_1|xor_sum7~combout ;
wire \my_processor|PC_calculated[15]~68_combout ;
wire \my_processor|PC_calculated[15]~69_combout ;
wire \my_processor|PC_calculated[15]~124_combout ;
wire \my_processor|PC|dffe15|q~q ;
wire \my_processor|PCadder|eba_2|andc0~combout ;
wire \my_processor|PCadder|eba_2|xor_sum2~combout ;
wire \my_processor|PCadder_branch|eba_2|xor_sum2~0_combout ;
wire \my_processor|PC_calculated[18]~75_combout ;
wire \my_processor|PC_calculated[18]~76_combout ;
wire \my_processor|PC_calculated[18]~126_combout ;
wire \my_processor|PC|dffe18|q~q ;
wire \my_processor|PC_in_FD[18]~18_combout ;
wire \my_processor|PC_FD1|dffe18|q~q ;
wire \my_processor|dx1|PC_in[18]~18_combout ;
wire \my_processor|dx1|FDPC|dffe18|q~q ;
wire \my_processor|xm1|xmoldp|dffe18|q~feeder_combout ;
wire \my_processor|xm1|xmoldp|dffe18|q~q ;
wire \my_processor|mw1|MW_oldPC|dffe18|q~q ;
wire \my_processor|mw1|MWmem|dffe18|q~feeder_combout ;
wire \my_processor|mw1|MWmem|dffe18|q~q ;
wire \my_processor|mw1|MWout|dffe18|q~q ;
wire \my_processor|WM_bypass_data[18]~36_combout ;
wire \my_processor|WM_bypass_data[18]~37_combout ;
wire \my_regfile|gen_registers[4].regs|dffe18|q~q ;
wire \my_processor|dx1|B_in[18]~324_combout ;
wire \my_processor|dx1|B_in[18]~325_combout ;
wire \my_processor|dx1|B_in[18]~327_combout ;
wire \my_processor|dx1|B_in[18]~328_combout ;
wire \my_processor|dx1|B_in[18]~326_combout ;
wire \my_processor|dx1|B_in[18]~329_combout ;
wire \my_processor|dx1|B_in[18]~330_combout ;
wire \my_processor|dx1|B_in[18]~331_combout ;
wire \my_processor|dx1|DXB|dffe18|q~0_combout ;
wire \my_processor|dx1|B_in[18]~339_combout ;
wire \my_processor|dx1|B_in[18]~340_combout ;
wire \my_processor|dx1|B_in[18]~334_combout ;
wire \my_processor|dx1|B_in[18]~335_combout ;
wire \my_processor|dx1|B_in[18]~336_combout ;
wire \my_processor|dx1|B_in[18]~337_combout ;
wire \my_processor|dx1|B_in[18]~338_combout ;
wire \my_processor|dx1|B_in[18]~332_combout ;
wire \my_processor|dx1|B_in[18]~333_combout ;
wire \my_processor|dx1|B_in[18]~341_combout ;
wire \my_processor|dx1|DXB|dffe18|q~q ;
wire \my_processor|alu_B[18]~43_combout ;
wire \my_processor|alu_B[18]~44_combout ;
wire \my_processor|aluer|subtraction|eba_2|xor_sum2~combout ;
wire \my_processor|aluer|addition|eba_2|xor_sum2~combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[18]~124_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[18]~125_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[18]~126_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[18]~51_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[18]~52_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[18]~127_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[18]~128_combout ;
wire \my_processor|xm1|XMoutput|dffe18|q~q ;
wire \my_processor|alu_A[18]~282_combout ;
wire \my_processor|aluer|shift_logical_left|mux_four_shifted[30]~12_combout ;
wire \my_processor|aluer|shift_logical_left|mux_four_shifted[30]~11_combout ;
wire \my_processor|aluer|shift_logical_left|mux_four_shifted[30]~13_combout ;
wire \my_processor|aluer|shift_logical_left|mux_one_shifted[31]~22_combout ;
wire \my_processor|aluer|shift_logical_left|mux_one_shifted[31]~23_combout ;
wire \my_processor|aluer|shift_logical_left|mux_one_shifted[31]~24_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_eight_zero|mux_four_one|bracket0[31]~3_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_eight_zero|mux_four_one|bracket0[31]~4_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_eight_zero|mux_four_one|bracket0[31]~5_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_eight_zero|mux_four_one|bracket0[31]~6_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_eight_zero|mux_four_one|bracket0[31]~2_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[31]~159_combout ;
wire \my_processor|alu_B[31]~67_combout ;
wire \my_processor|alu_B[31]~68_combout ;
wire \my_processor|aluer|addition|eba_3|xor_sum7~0_combout ;
wire \my_processor|aluer|addition|eba_3|xor_sum7~combout ;
wire \my_processor|aluer|subtraction|eba_3|orc5~combout ;
wire \my_processor|aluer|subtraction|eba_3|xor_sum7~combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_eight_zero|mux_four_zero|register_out[31]~0_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_eight_zero|mux_four_zero|register_out[31]~1_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[31]~160_combout ;
wire \my_processor|xm1|XMoutput|dffe31|q~q ;
wire \my_processor|alu_A[31]~666_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[3]~0_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[3]~1_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[6]~13_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[6]~14_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[7]~41_combout ;
wire \my_processor|aluer|shift_logical_left|mux_one_shifted[7]~6_combout ;
wire \my_processor|aluer|shift_logical_left|mux_one_shifted[7]~11_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[7]~42_combout ;
wire \my_processor|aluer|subtraction|eba_0|xor_sum7~combout ;
wire \my_processor|aluer|addition|eba_0|orc6~1_combout ;
wire \my_processor|aluer|addition|eba_0|xor_sum7~combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[7]~39_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[7]~40_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[7]~43_combout ;
wire \my_processor|xm1|XMoutput|dffe7|q~q ;
wire \my_processor|mw1|MWmem|dffe6|q~feeder_combout ;
wire \my_processor|mw1|MWmem|dffe6|q~q ;
wire \my_processor|mw1|MWout|dffe6|q~q ;
wire \my_processor|WM_bypass_data[6]~12_combout ;
wire \my_processor|WM_bypass_data[6]~13_combout ;
wire \my_regfile|gen_registers[12].regs|dffe6|q~q ;
wire \my_processor|dx1|B_in[6]~114_combout ;
wire \my_processor|dx1|B_in[6]~115_combout ;
wire \my_processor|dx1|B_in[6]~108_combout ;
wire \my_processor|dx1|B_in[6]~109_combout ;
wire \my_processor|dx1|B_in[6]~110_combout ;
wire \my_processor|dx1|B_in[6]~111_combout ;
wire \my_processor|dx1|B_in[6]~112_combout ;
wire \my_processor|dx1|B_in[6]~113_combout ;
wire \my_processor|dx1|DXB|dffe6|q~0_combout ;
wire \my_processor|dx1|B_in[6]~116_combout ;
wire \my_processor|dx1|B_in[6]~117_combout ;
wire \my_processor|dx1|B_in[6]~118_combout ;
wire \my_processor|dx1|B_in[6]~119_combout ;
wire \my_processor|dx1|B_in[6]~120_combout ;
wire \my_processor|dx1|B_in[6]~121_combout ;
wire \my_processor|dx1|B_in[6]~122_combout ;
wire \my_processor|dx1|B_in[6]~123_combout ;
wire \my_processor|dx1|B_in[6]~124_combout ;
wire \my_processor|dx1|B_in[6]~125_combout ;
wire \my_processor|dx1|DXB|dffe6|q~q ;
wire \my_processor|alu_B[6]~19_combout ;
wire \my_processor|alu_B[6]~20_combout ;
wire \my_processor|aluer|addition|eba_0|xor_sum6~combout ;
wire \my_processor|aluer|subtraction|eba_0|xor6~0_combout ;
wire \my_processor|aluer|subtraction|eba_0|xor_sum6~combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[6]~34_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[6]~35_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[2]~5_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[2]~7_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[3]~7_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[5]~12_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[6]~36_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[6]~37_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[6]~38_combout ;
wire \my_processor|xm1|XMoutput|dffe6|q~q ;
wire \my_processor|xm1|b|dffe5|q~q ;
wire \my_processor|data[5]~5_combout ;
wire \my_processor|mw1|MWmem|dffe5|q~q ;
wire \my_processor|WM_bypass_data[5]~10_combout ;
wire \my_processor|WM_bypass_data[5]~11_combout ;
wire \my_regfile|gen_registers[14].regs|dffe5|q~q ;
wire \my_processor|alu_A[5]~541_combout ;
wire \my_processor|alu_A[5]~542_combout ;
wire \my_processor|alu_A[5]~535_combout ;
wire \my_processor|alu_A[5]~536_combout ;
wire \my_processor|alu_A[5]~537_combout ;
wire \my_processor|alu_A[5]~538_combout ;
wire \my_processor|alu_A[5]~539_combout ;
wire \my_processor|alu_A[5]~540_combout ;
wire \my_processor|alu_A[5]~550_combout ;
wire \my_processor|alu_A[5]~551_combout ;
wire \my_processor|alu_A[5]~545_combout ;
wire \my_processor|alu_A[5]~546_combout ;
wire \my_processor|alu_A[5]~547_combout ;
wire \my_processor|alu_A[5]~548_combout ;
wire \my_processor|alu_A[5]~549_combout ;
wire \my_processor|alu_A[5]~543_combout ;
wire \my_processor|alu_A[5]~544_combout ;
wire \my_processor|alu_A[5]~552_combout ;
wire \my_processor|alu_A[5]~553_combout ;
wire \my_processor|alu_A[5]~554_combout ;
wire \my_processor|alu_A[5]~555_combout ;
wire \my_processor|aluer|shift_logical_left|mux_one_shifted[8]~8_combout ;
wire \my_processor|aluer|shift_logical_left|mux_one_shifted[6]~9_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[5]~31_combout ;
wire \my_processor|aluer|shift_logical_left|mux_one_shifted[5]~7_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[5]~32_combout ;
wire \my_processor|aluer|subtraction|eba_0|xor_sum5~combout ;
wire \my_processor|aluer|addition|eba_0|orc4~1_combout ;
wire \my_processor|aluer|addition|eba_0|xor_sum5~combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[5]~29_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[5]~30_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[5]~33_combout ;
wire \my_processor|xm1|XMoutput|dffe5|q~q ;
wire \my_processor|mw1|MWmem|dffe12|q~feeder_combout ;
wire \my_processor|mw1|MWmem|dffe12|q~q ;
wire \my_processor|mw1|MWout|dffe12|q~q ;
wire \my_processor|WM_bypass_data[12]~24_combout ;
wire \my_processor|WM_bypass_data[12]~25_combout ;
wire \my_regfile|gen_registers[9].regs|dffe12|q~q ;
wire \my_processor|dx1|B_in[12]~219_combout ;
wire \my_processor|dx1|B_in[12]~220_combout ;
wire \my_processor|dx1|B_in[12]~218_combout ;
wire \my_processor|dx1|B_in[12]~216_combout ;
wire \my_processor|dx1|B_in[12]~217_combout ;
wire \my_processor|dx1|B_in[12]~221_combout ;
wire \my_processor|dx1|B_in[12]~222_combout ;
wire \my_processor|dx1|B_in[12]~223_combout ;
wire \my_processor|dx1|DXB|dffe12|q~0_combout ;
wire \my_processor|dx1|B_in[12]~224_combout ;
wire \my_processor|dx1|B_in[12]~225_combout ;
wire \my_processor|dx1|B_in[12]~228_combout ;
wire \my_processor|dx1|B_in[12]~229_combout ;
wire \my_processor|dx1|B_in[12]~226_combout ;
wire \my_processor|dx1|B_in[12]~227_combout ;
wire \my_processor|dx1|B_in[12]~230_combout ;
wire \my_processor|dx1|B_in[12]~231_combout ;
wire \my_processor|dx1|B_in[12]~232_combout ;
wire \my_processor|dx1|B_in[12]~233_combout ;
wire \my_processor|dx1|DXB|dffe12|q~q ;
wire \my_processor|alu_B[12]~31_combout ;
wire \my_processor|alu_B[12]~32_combout ;
wire \my_processor|aluer|addition|eba_1|xor_sum4~combout ;
wire \my_processor|aluer|subtraction|eba_1|xor_sum4~combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[12]~154_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[12]~155_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[11]~21_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[12]~156_combout ;
wire \my_processor|aluer|shift_logical_left|mux_one_shifted[12]~19_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[12]~157_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[12]~158_combout ;
wire \my_processor|xm1|XMoutput|dffe12|q~q ;
wire \my_processor|alu_A[12]~408_combout ;
wire \my_processor|aluer|shift_logical_left|mux_two_shifted[14]~29_combout ;
wire \my_processor|aluer|shift_logical_left|mux_two_shifted[18]~30_combout ;
wire \my_processor|aluer|shift_logical_left|mux_one_shifted[19]~36_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[19]~121_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[19]~122_combout ;
wire \my_processor|alu_A[19]~247_combout ;
wire \my_processor|alu_A[19]~248_combout ;
wire \my_processor|alu_A[19]~241_combout ;
wire \my_processor|alu_A[19]~242_combout ;
wire \my_processor|alu_A[19]~243_combout ;
wire \my_processor|alu_A[19]~244_combout ;
wire \my_processor|alu_A[19]~245_combout ;
wire \my_processor|alu_A[19]~246_combout ;
wire \my_processor|alu_A[19]~253_combout ;
wire \my_processor|alu_A[19]~254_combout ;
wire \my_processor|alu_A[19]~251_combout ;
wire \my_processor|alu_A[19]~252_combout ;
wire \my_processor|alu_A[19]~255_combout ;
wire \my_processor|alu_A[19]~256_combout ;
wire \my_processor|alu_A[19]~257_combout ;
wire \my_processor|alu_A[19]~249_combout ;
wire \my_processor|alu_A[19]~250_combout ;
wire \my_processor|alu_A[19]~258_combout ;
wire \my_processor|alu_A[19]~259_combout ;
wire \my_processor|alu_A[19]~260_combout ;
wire \my_processor|aluer|subtraction|eba_2|xor3~0_combout ;
wire \my_processor|aluer|subtraction|eba_2|xor_sum3~combout ;
wire \my_processor|aluer|addition|eba_2|xor_sum3~combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[19]~119_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[19]~120_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[19]~123_combout ;
wire \my_processor|xm1|XMoutput|dffe19|q~q ;
wire \my_processor|alu_A[19]~261_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[7]~17_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_eight_shifted[3]~0_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[7]~18_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[4]~9_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[1]~2_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[1]~4_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[4]~5_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[4]~10_combout ;
wire \my_processor|aluer|shift_logical_left|mux_one_shifted[3]~2_combout ;
wire \my_processor|aluer|shift_logical_left|mux_one_shifted[4]~4_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[0]~8_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[0]~10_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[3]~3_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[3]~8_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[4]~26_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[4]~27_combout ;
wire \my_processor|aluer|subtraction|eba_0|xor_sum4~combout ;
wire \my_processor|aluer|addition|eba_0|xor_sum4~combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[4]~24_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[4]~25_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[4]~28_combout ;
wire \my_processor|xm1|XMoutput|dffe4|q~q ;
wire \my_processor|xm1|b|dffe3|q~q ;
wire \my_processor|data[3]~3_combout ;
wire \my_processor|mw1|MWmem|dffe3|q~feeder_combout ;
wire \my_processor|mw1|MWmem|dffe3|q~q ;
wire \my_processor|mw1|MWout|dffe3|q~q ;
wire \my_processor|WM_bypass_data[3]~6_combout ;
wire \my_processor|WM_bypass_data[3]~7_combout ;
wire \my_regfile|gen_registers[14].regs|dffe3|q~q ;
wire \my_processor|alu_A[3]~583_combout ;
wire \my_processor|alu_A[3]~584_combout ;
wire \my_processor|alu_A[3]~580_combout ;
wire \my_processor|alu_A[3]~581_combout ;
wire \my_processor|alu_A[3]~577_combout ;
wire \my_processor|alu_A[3]~578_combout ;
wire \my_processor|alu_A[3]~579_combout ;
wire \my_processor|alu_A[3]~582_combout ;
wire \my_processor|alu_A[3]~585_combout ;
wire \my_processor|alu_A[3]~586_combout ;
wire \my_processor|alu_A[3]~589_combout ;
wire \my_processor|alu_A[3]~590_combout ;
wire \my_processor|alu_A[3]~587_combout ;
wire \my_processor|alu_A[3]~588_combout ;
wire \my_processor|alu_A[3]~591_combout ;
wire \my_processor|alu_A[3]~592_combout ;
wire \my_processor|alu_A[3]~593_combout ;
wire \my_processor|alu_A[3]~594_combout ;
wire \my_processor|alu_A[3]~595_combout ;
wire \my_processor|alu_A[3]~596_combout ;
wire \my_processor|alu_A[3]~597_combout ;
wire \my_processor|aluer|addition|eba_0|xor_sum3~combout ;
wire \my_processor|aluer|subtraction|eba_0|xor_sum3~combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[3]~19_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[3]~20_combout ;
wire \my_processor|aluer|shift_logical_left|mux_one_shifted[3]~3_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[1]~0_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[1]~1_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[2]~6_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[3]~21_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[3]~22_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[3]~23_combout ;
wire \my_processor|xm1|XMoutput|dffe3|q~q ;
wire \my_processor|mw1|MWmem|dffe2|q~feeder_combout ;
wire \my_processor|mw1|MWmem|dffe2|q~q ;
wire \my_processor|WM_bypass_data[2]~4_combout ;
wire \my_processor|WM_bypass_data[2]~5_combout ;
wire \my_regfile|gen_registers[15].regs|dffe2|q~q ;
wire \my_regfile|gen_registers[13].regs|dffe2|q~q ;
wire \my_regfile|gen_registers[12].regs|dffe2|q~q ;
wire \my_regfile|gen_registers[14].regs|dffe2|q~q ;
wire \my_processor|alu_A[2]~604_combout ;
wire \my_processor|alu_A[2]~605_combout ;
wire \my_regfile|gen_registers[23].regs|dffe2|q~q ;
wire \my_regfile|gen_registers[31].regs|dffe2|q~q ;
wire \my_regfile|gen_registers[19].regs|dffe2|q~q ;
wire \my_regfile|gen_registers[27].regs|dffe2|q~q ;
wire \my_processor|alu_A[2]~613_combout ;
wire \my_processor|alu_A[2]~614_combout ;
wire \my_regfile|gen_registers[30].regs|dffe2|q~q ;
wire \my_regfile|gen_registers[26].regs|dffe2|q~q ;
wire \my_regfile|gen_registers[22].regs|dffe2|q~q ;
wire \my_regfile|gen_registers[18].regs|dffe2|q~q ;
wire \my_processor|alu_A[2]~606_combout ;
wire \my_processor|alu_A[2]~607_combout ;
wire \my_regfile|gen_registers[24].regs|dffe2|q~q ;
wire \my_regfile|gen_registers[28].regs|dffe2|q~q ;
wire \my_regfile|gen_registers[16].regs|dffe2|q~q ;
wire \my_regfile|gen_registers[20].regs|dffe2|q~q ;
wire \my_processor|alu_A[2]~610_combout ;
wire \my_processor|alu_A[2]~611_combout ;
wire \my_regfile|gen_registers[21].regs|dffe2|q~q ;
wire \my_regfile|gen_registers[29].regs|dffe2|q~q ;
wire \my_regfile|gen_registers[25].regs|dffe2|q~q ;
wire \my_regfile|gen_registers[17].regs|dffe2|q~q ;
wire \my_processor|alu_A[2]~608_combout ;
wire \my_processor|alu_A[2]~609_combout ;
wire \my_processor|alu_A[2]~612_combout ;
wire \my_processor|alu_A[2]~615_combout ;
wire \my_processor|alu_A[2]~616_combout ;
wire \my_regfile|gen_registers[5].regs|dffe2|q~q ;
wire \my_regfile|gen_registers[7].regs|dffe2|q~q ;
wire \my_regfile|gen_registers[4].regs|dffe2|q~q ;
wire \my_regfile|gen_registers[6].regs|dffe2|q~q ;
wire \my_processor|alu_A[2]~598_combout ;
wire \my_processor|alu_A[2]~599_combout ;
wire \my_regfile|gen_registers[10].regs|dffe2|q~q ;
wire \my_regfile|gen_registers[11].regs|dffe2|q~q ;
wire \my_regfile|gen_registers[9].regs|dffe2|q~q ;
wire \my_regfile|gen_registers[8].regs|dffe2|q~q ;
wire \my_processor|alu_A[2]~601_combout ;
wire \my_processor|alu_A[2]~602_combout ;
wire \my_regfile|gen_registers[2].regs|dffe2|q~q ;
wire \my_regfile|gen_registers[3].regs|dffe2|q~q ;
wire \my_processor|alu_A[2]~600_combout ;
wire \my_processor|alu_A[2]~603_combout ;
wire \my_processor|alu_A[2]~617_combout ;
wire \my_processor|alu_A[2]~618_combout ;
wire \my_processor|aluer|subtraction|eba_0|xor_sum2~combout ;
wire \my_processor|aluer|addition|eba_0|xor_sum2~combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~14_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~15_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[0]~2_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[0]~3_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[1]~4_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~16_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~17_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~18_combout ;
wire \my_processor|xm1|XMoutput|dffe2|q~q ;
wire \my_processor|xm1|b|dffe1|q~q ;
wire \my_processor|data[1]~1_combout ;
wire \my_processor|mw1|MWmem|dffe1|q~q ;
wire \my_processor|WM_bypass_data[1]~2_combout ;
wire \my_processor|WM_bypass_data[1]~3_combout ;
wire \my_processor|alu_A[1]~631_combout ;
wire \my_processor|alu_A[1]~632_combout ;
wire \my_processor|alu_A[1]~629_combout ;
wire \my_processor|alu_A[1]~630_combout ;
wire \my_processor|alu_A[1]~633_combout ;
wire \my_processor|alu_A[1]~634_combout ;
wire \my_processor|alu_A[1]~635_combout ;
wire \my_processor|alu_A[1]~627_combout ;
wire \my_processor|alu_A[1]~628_combout ;
wire \my_processor|alu_A[1]~636_combout ;
wire \my_processor|alu_A[1]~637_combout ;
wire \my_processor|alu_A[1]~624_combout ;
wire \my_processor|alu_A[1]~625_combout ;
wire \my_processor|alu_A[1]~621_combout ;
wire \my_processor|alu_A[1]~622_combout ;
wire \my_processor|alu_A[1]~623_combout ;
wire \my_processor|alu_A[1]~626_combout ;
wire \my_processor|alu_A[1]~619_combout ;
wire \my_processor|alu_A[1]~620_combout ;
wire \my_processor|alu_A[1]~667_combout ;
wire \my_processor|aluer|shift_logical_left|mux_one_shifted[2]~1_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~7_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~8_combout ;
wire \my_processor|aluer|subtraction|eba_0|xor_sum1~combout ;
wire \my_processor|aluer|addition|eba_0|xor_sum1~combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~9_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~10_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~13_combout ;
wire \my_processor|xm1|XMoutput|dffe1|q~q ;
wire \my_processor|alu_A[1]~638_combout ;
wire \my_processor|alu_A[1]~639_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[0]~0_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[0]~1_combout ;
wire \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[0]~2_combout ;
wire \my_processor|aluer|shift_right_arithmetic|two_out[0]~0_combout ;
wire \my_processor|aluer|shift_right_arithmetic|two_out[0]~1_combout ;
wire \my_processor|aluer|shift_right_arithmetic|two_out[0]~2_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[0]~3_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[0]~4_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[0]~5_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[0]~2_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[0]~6_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[0]~161_combout ;
wire \my_processor|xm1|XMoutput|dffe0|q~q ;
wire \my_processor|dx1|B_in[9]~162_combout ;
wire \my_processor|dx1|B_in[9]~163_combout ;
wire \my_processor|dx1|B_in[9]~164_combout ;
wire \my_processor|dx1|B_in[9]~165_combout ;
wire \my_processor|dx1|B_in[9]~166_combout ;
wire \my_processor|dx1|B_in[9]~167_combout ;
wire \my_processor|dx1|B_in[9]~168_combout ;
wire \my_processor|dx1|B_in[9]~169_combout ;
wire \my_processor|dx1|DXB|dffe9|q~0_combout ;
wire \my_processor|dx1|B_in[9]~177_combout ;
wire \my_processor|dx1|B_in[9]~178_combout ;
wire \my_processor|dx1|B_in[9]~170_combout ;
wire \my_processor|dx1|B_in[9]~171_combout ;
wire \my_processor|dx1|B_in[9]~174_combout ;
wire \my_processor|dx1|B_in[9]~175_combout ;
wire \my_processor|dx1|B_in[9]~172_combout ;
wire \my_processor|dx1|B_in[9]~173_combout ;
wire \my_processor|dx1|B_in[9]~176_combout ;
wire \my_processor|dx1|B_in[9]~179_combout ;
wire \my_processor|dx1|DXB|dffe9|q~q ;
wire \my_processor|xm1|b|dffe9|q~q ;
wire \my_processor|data[9]~9_combout ;
wire \my_processor|mw1|MWmem|dffe9|q~feeder_combout ;
wire \my_processor|mw1|MWmem|dffe9|q~q ;
wire \my_processor|mw1|MWout|dffe9|q~q ;
wire \my_processor|WM_bypass_data[9]~18_combout ;
wire \my_processor|WM_bypass_data[9]~19_combout ;
wire \my_processor|alu_B[9]~25_combout ;
wire \my_processor|alu_B[9]~26_combout ;
wire \my_processor|aluer|subtraction|eba_1|orc1~combout ;
wire \my_processor|aluer|subtraction|eba_1|xor3~0_combout ;
wire \my_processor|aluer|subtraction|eba_1|xor_sum3~combout ;
wire \my_processor|aluer|addition|eba_1|xor_sum3~combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[11]~59_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[11]~60_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[11]~61_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[11]~62_combout ;
wire \my_processor|aluer|mux_for_alu_out|mux_results|register_out[11]~63_combout ;
wire \my_processor|xm1|XMoutput|dffe11|q~q ;
wire \my_processor|mw1|MWout|dffe11|q~q ;
wire \my_processor|mw1|MWmem|dffe11|q~q ;
wire \my_processor|WM_bypass_data[11]~22_combout ;
wire \my_processor|WM_bypass_data[11]~23_combout ;
wire \my_regfile|gen_registers[13].regs|dffe11|q~q ;
wire \my_processor|dx1|B_in[11]~204_combout ;
wire \my_processor|dx1|B_in[11]~205_combout ;
wire \my_processor|dx1|B_in[11]~198_combout ;
wire \my_processor|dx1|B_in[11]~199_combout ;
wire \my_processor|dx1|B_in[11]~200_combout ;
wire \my_processor|dx1|B_in[11]~201_combout ;
wire \my_processor|dx1|B_in[11]~202_combout ;
wire \my_processor|dx1|B_in[11]~203_combout ;
wire \my_processor|dx1|DXB|dffe11|q~0_combout ;
wire \my_processor|dx1|B_in[11]~206_combout ;
wire \my_processor|dx1|B_in[11]~207_combout ;
wire \my_processor|dx1|B_in[11]~208_combout ;
wire \my_processor|dx1|B_in[11]~209_combout ;
wire \my_processor|dx1|B_in[11]~210_combout ;
wire \my_processor|dx1|B_in[11]~211_combout ;
wire \my_processor|dx1|B_in[11]~212_combout ;
wire \my_processor|dx1|B_in[11]~213_combout ;
wire \my_processor|dx1|B_in[11]~214_combout ;
wire \my_processor|dx1|B_in[11]~215_combout ;
wire \my_processor|dx1|DXB|dffe11|q~q ;
wire \my_processor|PC_calculated[11]~58_combout ;
wire \my_processor|PC_calculated[11]~59_combout ;
wire \my_processor|PC_calculated[11]~60_combout ;
wire \my_processor|PC|dffe11|q~q ;
wire \my_processor|FD_in[10]~30_combout ;
wire \my_processor|FD_IR1|dffe10|q~q ;
wire \my_processor|dx1|IR_in[10]~17_combout ;
wire \my_processor|dx1|DXIR|dffe10|q~q ;
wire \my_processor|PC_calculated[10]~56_combout ;
wire \my_processor|PCadder_branch|eba_1|xor_sum2~0_combout ;
wire \my_processor|PC_calculated[10]~57_combout ;
wire \my_processor|PC_calculated[10]~121_combout ;
wire \my_processor|PC|dffe10|q~q ;
wire \my_processor|FD_in[8]~28_combout ;
wire \my_processor|FD_IR1|dffe8|q~q ;
wire \my_processor|dx1|IR_in[8]~15_combout ;
wire \my_processor|dx1|DXIR|dffe8|q~q ;
wire \my_processor|PCadder_branch|eba_0|orc6~0_combout ;
wire \my_processor|PCadder_branch|eba_0|orc7~0_combout ;
wire \my_processor|PCadder_branch|eba_1|orc0~1_combout ;
wire \my_processor|PCadder_branch|eba_1|xor_sum1~combout ;
wire \my_processor|PC_calculated[9]~54_combout ;
wire \my_processor|PC_calculated[9]~55_combout ;
wire \my_processor|PC_calculated[9]~120_combout ;
wire \my_processor|PC|dffe9|q~q ;
wire \my_processor|FD_in[31]~10_combout ;
wire \my_processor|FD_IR1|dffe31|q~q ;
wire \my_processor|controls|control[5]~4_combout ;
wire \my_processor|dx1|control_in[5]~32_combout ;
wire \my_processor|dx1|DXcontrol|dffe5|q~q ;
wire \my_processor|xm1|XMcontrol|dffe5|q~q ;
wire \my_processor|mw1|MWmem|dffe8|q~q ;
wire \my_processor|mw1|MWout|dffe8|q~q ;
wire \my_processor|WM_bypass_data[8]~16_combout ;
wire \my_processor|WM_bypass_data[8]~17_combout ;
wire \my_regfile|gen_registers[11].regs|dffe8|q~q ;
wire \my_processor|dx1|B_in[8]~147_combout ;
wire \my_processor|dx1|B_in[8]~148_combout ;
wire \my_processor|dx1|B_in[8]~146_combout ;
wire \my_processor|dx1|B_in[8]~144_combout ;
wire \my_processor|dx1|B_in[8]~145_combout ;
wire \my_processor|dx1|B_in[8]~149_combout ;
wire \my_processor|dx1|B_in[8]~150_combout ;
wire \my_processor|dx1|B_in[8]~151_combout ;
wire \my_processor|dx1|DXB|dffe8|q~0_combout ;
wire \my_processor|dx1|B_in[8]~156_combout ;
wire \my_processor|dx1|B_in[8]~157_combout ;
wire \my_processor|dx1|B_in[8]~154_combout ;
wire \my_processor|dx1|B_in[8]~155_combout ;
wire \my_processor|dx1|B_in[8]~158_combout ;
wire \my_processor|dx1|B_in[8]~152_combout ;
wire \my_processor|dx1|B_in[8]~153_combout ;
wire \my_processor|dx1|B_in[8]~159_combout ;
wire \my_processor|dx1|B_in[8]~160_combout ;
wire \my_processor|dx1|B_in[8]~161_combout ;
wire \my_processor|dx1|DXB|dffe8|q~q ;
wire \my_processor|PCadder_branch|eba_1|xor_sum0~0_combout ;
wire \my_processor|PC_calculated[8]~51_combout ;
wire \my_processor|PC_calculated[8]~52_combout ;
wire \my_processor|PC_calculated[8]~53_combout ;
wire \my_processor|PC|dffe8|q~q ;
wire \my_processor|FD_in[5]~20_combout ;
wire \my_processor|FD_IR1|dffe5|q~q ;
wire \my_processor|dx1|imm_in[5]~2_combout ;
wire \my_processor|dx1|DXimm|dffe5|q~q ;
wire \my_processor|PCadder_branch|eba_0|orc4~0_combout ;
wire \my_processor|PCadder_branch|eba_0|orc5~0_combout ;
wire \my_processor|PCadder_branch|eba_0|orc6~1_combout ;
wire \my_processor|PCadder_branch|eba_0|xor_sum7~combout ;
wire \my_processor|PC_calculated[7]~49_combout ;
wire \my_processor|PC_calculated[7]~50_combout ;
wire \my_processor|PC_calculated[7]~119_combout ;
wire \my_processor|PC|dffe7|q~q ;
wire \my_processor|FD_in[6]~21_combout ;
wire \my_processor|FD_IR1|dffe6|q~q ;
wire \my_processor|dx1|IR_in[6]~13_combout ;
wire \my_processor|dx1|DXIR|dffe6|q~feeder_combout ;
wire \my_processor|dx1|DXIR|dffe6|q~q ;
wire \my_processor|PCadder_branch|eba_0|xor_sum6~0_combout ;
wire \my_processor|PC_calculated[6]~47_combout ;
wire \my_processor|PC_calculated[6]~48_combout ;
wire \my_processor|PC_calculated[6]~118_combout ;
wire \my_processor|PC|dffe6|q~q ;
wire \my_processor|FD_in[4]~23_combout ;
wire \my_processor|FD_IR1|dffe4|q~q ;
wire \my_processor|dx1|IR_in[4]~12_combout ;
wire \my_processor|dx1|DXIR|dffe4|q~q ;
wire \my_processor|PCadder_branch|eba_0|orc2~0_combout ;
wire \my_processor|PCadder_branch|eba_0|orc3~0_combout ;
wire \my_processor|PCadder_branch|eba_0|orc4~1_combout ;
wire \my_processor|PCadder_branch|eba_0|xor_sum5~combout ;
wire \my_processor|PC_calculated[5]~44_combout ;
wire \my_processor|PC_calculated[5]~45_combout ;
wire \my_processor|PC_calculated[5]~46_combout ;
wire \my_processor|PC|dffe5|q~q ;
wire \my_processor|FD_in[27]~8_combout ;
wire \my_processor|FD_IR1|dffe27|q~q ;
wire \my_processor|controls|control[16]~7_combout ;
wire \my_processor|dx1|control_in[16]~33_combout ;
wire \my_processor|dx1|DXcontrol|dffe16|q~q ;
wire \my_processor|xm1|XMcontrol|dffe16|q~q ;
wire \my_processor|mw1|MWctrl|dffe16|q~feeder_combout ;
wire \my_processor|mw1|MWctrl|dffe16|q~q ;
wire \my_processor|mw1|MWout|dffe4|q~q ;
wire \my_processor|mw1|MWmem|dffe4|q~feeder_combout ;
wire \my_processor|mw1|MWmem|dffe4|q~q ;
wire \my_processor|WM_bypass_data[4]~8_combout ;
wire \my_processor|WM_bypass_data[4]~9_combout ;
wire \my_regfile|gen_registers[15].regs|dffe4|q~feeder_combout ;
wire \my_regfile|gen_registers[15].regs|dffe4|q~q ;
wire \my_processor|dx1|B_in[4]~78_combout ;
wire \my_processor|dx1|B_in[4]~79_combout ;
wire \my_processor|dx1|B_in[4]~74_combout ;
wire \my_processor|dx1|B_in[4]~75_combout ;
wire \my_processor|dx1|B_in[4]~76_combout ;
wire \my_processor|dx1|B_in[4]~72_combout ;
wire \my_processor|dx1|B_in[4]~73_combout ;
wire \my_processor|dx1|B_in[4]~77_combout ;
wire \my_processor|dx1|DXB|dffe4|q~0_combout ;
wire \my_processor|dx1|B_in[4]~80_combout ;
wire \my_processor|dx1|B_in[4]~81_combout ;
wire \my_processor|dx1|B_in[4]~87_combout ;
wire \my_processor|dx1|B_in[4]~88_combout ;
wire \my_processor|dx1|B_in[4]~84_combout ;
wire \my_processor|dx1|B_in[4]~85_combout ;
wire \my_processor|dx1|B_in[4]~82_combout ;
wire \my_processor|dx1|B_in[4]~83_combout ;
wire \my_processor|dx1|B_in[4]~86_combout ;
wire \my_processor|dx1|B_in[4]~89_combout ;
wire \my_processor|dx1|DXB|dffe4|q~q ;
wire \my_processor|PCadder_branch|eba_0|xor_sum4~0_combout ;
wire \my_processor|PC_calculated[4]~41_combout ;
wire \my_processor|PC_calculated[4]~42_combout ;
wire \my_processor|PC_calculated[4]~43_combout ;
wire \my_processor|PC|dffe4|q~q ;
wire \my_processor|FD_in[2]~24_combout ;
wire \my_processor|FD_IR1|dffe2|q~q ;
wire \my_processor|dx1|IR_in[2]~10_combout ;
wire \my_processor|dx1|DXIR|dffe2|q~q ;
wire \my_processor|PCadder_branch|eba_0|orc2~1_combout ;
wire \my_processor|PCadder_branch|eba_0|xor_sum3~combout ;
wire \my_processor|PC_calculated[3]~39_combout ;
wire \my_processor|PC_calculated[3]~40_combout ;
wire \my_processor|PC_calculated[3]~117_combout ;
wire \my_processor|PC|dffe3|q~q ;
wire \my_processor|FD_in[25]~16_combout ;
wire \my_processor|FD_IR1|dffe25|q~q ;
wire \my_processor|ctrl_readRegB[3]~3_combout ;
wire \my_processor|dx1|DXB|dffe5|q~12_combout ;
wire \my_processor|dx1|B_in[2]~42_combout ;
wire \my_processor|dx1|B_in[2]~43_combout ;
wire \my_processor|dx1|B_in[2]~36_combout ;
wire \my_processor|dx1|B_in[2]~37_combout ;
wire \my_processor|dx1|B_in[2]~38_combout ;
wire \my_processor|dx1|B_in[2]~39_combout ;
wire \my_processor|dx1|B_in[2]~40_combout ;
wire \my_processor|dx1|B_in[2]~41_combout ;
wire \my_processor|dx1|DXB|dffe2|q~0_combout ;
wire \my_processor|dx1|B_in[2]~46_combout ;
wire \my_processor|dx1|B_in[2]~47_combout ;
wire \my_processor|dx1|B_in[2]~48_combout ;
wire \my_processor|dx1|B_in[2]~49_combout ;
wire \my_processor|dx1|B_in[2]~50_combout ;
wire \my_processor|dx1|B_in[2]~44_combout ;
wire \my_processor|dx1|B_in[2]~45_combout ;
wire \my_processor|dx1|B_in[2]~51_combout ;
wire \my_processor|dx1|B_in[2]~52_combout ;
wire \my_processor|dx1|B_in[2]~53_combout ;
wire \my_processor|dx1|DXB|dffe2|q~q ;
wire \my_processor|PCadder_branch|eba_0|xor_sum2~0_combout ;
wire \my_processor|PC_calculated[2]~37_combout ;
wire \my_processor|PC_calculated[2]~38_combout ;
wire \my_processor|PC_calculated[2]~116_combout ;
wire \my_processor|PC|dffe2|q~q ;
wire \my_processor|FD_in[1]~26_combout ;
wire \my_processor|FD_IR1|dffe1|q~q ;
wire \my_processor|dx1|imm_in[1]~1_combout ;
wire \my_processor|dx1|DXimm|dffe1|q~q ;
wire \my_processor|PCadder_branch|eba_0|xor_sum1~0_combout ;
wire \my_processor|PC_calculated[1]~34_combout ;
wire \my_processor|PC_calculated[1]~35_combout ;
wire \my_processor|PC_calculated[1]~36_combout ;
wire \my_processor|PC|dffe1|q~q ;
wire \my_processor|FD_in[0]~25_combout ;
wire \my_processor|FD_IR1|dffe0|q~q ;
wire \my_processor|dx1|imm_in[0]~0_combout ;
wire \my_processor|dx1|DXimm|dffe0|q~q ;
wire \my_processor|PC_calculated[0]~32_combout ;
wire \my_processor|PC_calculated[0]~33_combout ;
wire \my_processor|PC|dffe0|q~feeder_combout ;
wire \my_processor|PC|dffe0|q~_wirecell_combout ;
wire \my_processor|PC|dffe0|q~q ;
wire \my_processor|FD_in[30]~9_combout ;
wire \my_processor|FD_IR1|dffe30|q~q ;
wire \my_processor|controls|control[24]~3_combout ;
wire \my_processor|dx1|control_in[24]~12_combout ;
wire \my_processor|dx1|DXcontrol|dffe24|q~q ;
wire \my_processor|dx1|control_in[25]~13_combout ;
wire \my_processor|dx1|DXcontrol|dffe25|q~q ;
wire \my_processor|branch_taken~0_combout ;
wire \my_processor|aluer|or_ine~12_combout ;
wire \my_processor|aluer|or_ine~13_combout ;
wire \my_processor|aluer|or_ine~1_combout ;
wire \my_processor|aluer|or_ine~0_combout ;
wire \my_processor|aluer|or_ine~5_combout ;
wire \my_processor|aluer|or_ine~8_combout ;
wire \my_processor|aluer|or_ine~7_combout ;
wire \my_processor|aluer|or_ine~9_combout ;
wire \my_processor|aluer|or_ine~6_combout ;
wire \my_processor|aluer|or_ine~4_combout ;
wire \my_processor|aluer|or_ine~10_combout ;
wire \my_processor|aluer|or_ine~2_combout ;
wire \my_processor|aluer|or_ine~3_combout ;
wire \my_processor|aluer|or_ine~11_combout ;
wire \my_processor|aluer|or_ine~14_combout ;
wire \my_processor|aluer|or_ine~15_combout ;
wire \my_processor|flush~0_combout ;
wire \my_processor|FD_in[28]~7_combout ;
wire \my_processor|FD_IR1|dffe28|q~q ;
wire \my_processor|controls|control[21]~6_combout ;
wire \my_processor|controls|control[21]~12_combout ;
wire \my_processor|dx1|control_in[21]~15_combout ;
wire \my_processor|dx1|DXcontrol|dffe21|q~q ;
wire \my_processor|flush~1_combout ;
wire \my_processor|FD_in[29]~11_combout ;
wire \my_processor|FD_IR1|dffe29|q~q ;
wire \my_processor|dx1|control_in[18]~31_combout ;
wire \my_processor|dx1|DXcontrol|dffe18|q~q ;
wire \my_processor|xm1|XMcontrol|dffe18|q~q ;
wire \my_processor|mw1|MWctrl|dffe18|q~q ;
wire \my_processor|xm1|xmoldp|dffe0|q~q ;
wire \my_processor|mw1|MW_oldPC|dffe0|q~q ;
wire \my_processor|mw1|MWout|dffe0|q~q ;
wire \my_processor|mw1|MWmem|dffe0|q~feeder_combout ;
wire \my_processor|mw1|MWmem|dffe0|q~q ;
wire \my_processor|WM_bypass_data[0]~0_combout ;
wire \my_processor|WM_bypass_data[0]~1_combout ;
wire \my_processor|dx1|control_in[1]~16_combout ;
wire \my_processor|dx1|DXcontrol|dffe1|q~q ;
wire \my_processor|controls|control[3]~2_combout ;
wire \my_processor|controls|control[3]~26_combout ;
wire \my_processor|dx1|control_in[3]~17_combout ;
wire \my_processor|dx1|DXcontrol|dffe3|q~q ;
wire \my_processor|dx1|control_in[9]~19_combout ;
wire \my_processor|dx1|DXcontrol|dffe9|q~q ;
wire \my_processor|controls|control[19]~10_combout ;
wire \my_processor|dx1|control_in[10]~20_combout ;
wire \my_processor|dx1|DXcontrol|dffe10|q~q ;
wire \my_processor|controls|control[15]~18_combout ;
wire \my_processor|dx1|control_in[11]~21_combout ;
wire \my_processor|dx1|DXcontrol|dffe11|q~q ;
wire \my_processor|dx1|control_in[12]~22_combout ;
wire \my_processor|dx1|DXcontrol|dffe12|q~q ;
wire \my_processor|controls|control[13]~9_combout ;
wire \my_processor|dx1|control_in[13]~23_combout ;
wire \my_processor|dx1|DXcontrol|dffe13|q~q ;
wire \my_processor|dx1|control_in[14]~24_combout ;
wire \my_processor|dx1|DXcontrol|dffe14|q~q ;
wire \my_processor|controls|control[15]~20_combout ;
wire \my_processor|dx1|control_in[15]~25_combout ;
wire \my_processor|dx1|DXcontrol|dffe15|q~q ;
wire \my_processor|controls|control[20]~21_combout ;
wire \my_processor|controls|control[20]~22_combout ;
wire \my_processor|dx1|control_in[20]~26_combout ;
wire \my_processor|dx1|DXcontrol|dffe20|q~q ;
wire \my_processor|dx1|control_in[22]~27_combout ;
wire \my_processor|dx1|DXcontrol|dffe22|q~q ;
wire \my_processor|controls|control[23]~23_combout ;
wire \my_processor|dx1|control_in[23]~28_combout ;
wire \my_processor|dx1|DXcontrol|dffe23|q~q ;
wire \my_processor|controls|control[10]~17_combout ;
wire \my_processor|controls|control[15]~19_combout ;
wire \my_processor|controls|control[24]~24_combout ;
wire \my_processor|controls|control[25]~25_combout ;
wire [31:0] \my_imem|altsyncram_component|auto_generated|q_a ;
wire [31:0] \my_processor|controls|control ;
wire [31:0] \my_dmem|altsyncram_component|auto_generated|q_a ;

wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;

assign \my_imem|altsyncram_component|auto_generated|q_a [27] = \my_imem|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [28] = \my_imem|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [29] = \my_imem|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [30] = \my_imem|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [0] = \my_dmem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [1] = \my_dmem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [2] = \my_dmem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [3] = \my_dmem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [4] = \my_dmem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [5] = \my_dmem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [6] = \my_dmem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [7] = \my_dmem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [8] = \my_dmem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [9] = \my_dmem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [10] = \my_dmem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [11] = \my_dmem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [12] = \my_dmem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [13] = \my_dmem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [14] = \my_dmem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [15] = \my_dmem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [16] = \my_dmem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [17] = \my_dmem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [18] = \my_dmem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [19] = \my_dmem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [20] = \my_dmem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [21] = \my_dmem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [22] = \my_dmem|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [23] = \my_dmem|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [24] = \my_dmem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [25] = \my_dmem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [26] = \my_dmem|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [27] = \my_dmem|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [28] = \my_dmem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [29] = \my_dmem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [30] = \my_dmem|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [31] = \my_dmem|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [17] = \my_imem|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [31] = \my_imem|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [18] = \my_imem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [19] = \my_imem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [20] = \my_imem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [21] = \my_imem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [12] = \my_imem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [22] = \my_imem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [13] = \my_imem|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [23] = \my_imem|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [14] = \my_imem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [24] = \my_imem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [15] = \my_imem|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [25] = \my_imem|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [16] = \my_imem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [26] = \my_imem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [5] = \my_imem|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [6] = \my_imem|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [3] = \my_imem|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [4] = \my_imem|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [0] = \my_imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [2] = \my_imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [1] = \my_imem|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [7] = \my_imem|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [8] = \my_imem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [9] = \my_imem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [10] = \my_imem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [11] = \my_imem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [1];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X0_Y28_N23
cycloneive_io_obuf \data_writeReg[0]~output (
	.i(\my_processor|WM_bypass_data[0]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[0]~output .bus_hold = "false";
defparam \data_writeReg[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N16
cycloneive_io_obuf \data_writeReg[1]~output (
	.i(\my_processor|WM_bypass_data[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[1]~output .bus_hold = "false";
defparam \data_writeReg[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y29_N23
cycloneive_io_obuf \data_writeReg[2]~output (
	.i(\my_processor|WM_bypass_data[2]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[2]~output .bus_hold = "false";
defparam \data_writeReg[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N9
cycloneive_io_obuf \data_writeReg[3]~output (
	.i(\my_processor|WM_bypass_data[3]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[3]~output .bus_hold = "false";
defparam \data_writeReg[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y31_N16
cycloneive_io_obuf \data_writeReg[4]~output (
	.i(\my_processor|WM_bypass_data[4]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[4]~output .bus_hold = "false";
defparam \data_writeReg[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N23
cycloneive_io_obuf \data_writeReg[5]~output (
	.i(\my_processor|WM_bypass_data[5]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[5]~output .bus_hold = "false";
defparam \data_writeReg[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N23
cycloneive_io_obuf \data_writeReg[6]~output (
	.i(\my_processor|WM_bypass_data[6]~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[6]~output .bus_hold = "false";
defparam \data_writeReg[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N23
cycloneive_io_obuf \data_writeReg[7]~output (
	.i(\my_processor|WM_bypass_data[7]~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[7]~output .bus_hold = "false";
defparam \data_writeReg[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y45_N16
cycloneive_io_obuf \data_writeReg[8]~output (
	.i(\my_processor|WM_bypass_data[8]~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[8]~output .bus_hold = "false";
defparam \data_writeReg[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N23
cycloneive_io_obuf \data_writeReg[9]~output (
	.i(\my_processor|WM_bypass_data[9]~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[9]~output .bus_hold = "false";
defparam \data_writeReg[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y32_N16
cycloneive_io_obuf \data_writeReg[10]~output (
	.i(\my_processor|WM_bypass_data[10]~21_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[10]~output .bus_hold = "false";
defparam \data_writeReg[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N9
cycloneive_io_obuf \data_writeReg[11]~output (
	.i(\my_processor|WM_bypass_data[11]~23_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[11]~output .bus_hold = "false";
defparam \data_writeReg[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N16
cycloneive_io_obuf \data_writeReg[12]~output (
	.i(\my_processor|WM_bypass_data[12]~25_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[12]~output .bus_hold = "false";
defparam \data_writeReg[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N16
cycloneive_io_obuf \data_writeReg[13]~output (
	.i(\my_processor|WM_bypass_data[13]~27_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[13]~output .bus_hold = "false";
defparam \data_writeReg[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y33_N16
cycloneive_io_obuf \data_writeReg[14]~output (
	.i(\my_processor|WM_bypass_data[14]~29_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[14]~output .bus_hold = "false";
defparam \data_writeReg[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N23
cycloneive_io_obuf \data_writeReg[15]~output (
	.i(\my_processor|WM_bypass_data[15]~31_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[15]~output .bus_hold = "false";
defparam \data_writeReg[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N23
cycloneive_io_obuf \data_writeReg[16]~output (
	.i(\my_processor|WM_bypass_data[16]~33_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[16]~output .bus_hold = "false";
defparam \data_writeReg[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N9
cycloneive_io_obuf \data_writeReg[17]~output (
	.i(\my_processor|WM_bypass_data[17]~35_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[17]~output .bus_hold = "false";
defparam \data_writeReg[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N23
cycloneive_io_obuf \data_writeReg[18]~output (
	.i(\my_processor|WM_bypass_data[18]~37_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[18]~output .bus_hold = "false";
defparam \data_writeReg[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y45_N23
cycloneive_io_obuf \data_writeReg[19]~output (
	.i(\my_processor|WM_bypass_data[19]~39_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[19]~output .bus_hold = "false";
defparam \data_writeReg[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N16
cycloneive_io_obuf \data_writeReg[20]~output (
	.i(\my_processor|WM_bypass_data[20]~41_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[20]~output .bus_hold = "false";
defparam \data_writeReg[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N2
cycloneive_io_obuf \data_writeReg[21]~output (
	.i(\my_processor|WM_bypass_data[21]~43_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[21]~output .bus_hold = "false";
defparam \data_writeReg[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N16
cycloneive_io_obuf \data_writeReg[22]~output (
	.i(\my_processor|WM_bypass_data[22]~45_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[22]~output .bus_hold = "false";
defparam \data_writeReg[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N16
cycloneive_io_obuf \data_writeReg[23]~output (
	.i(\my_processor|WM_bypass_data[23]~47_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[23]~output .bus_hold = "false";
defparam \data_writeReg[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N16
cycloneive_io_obuf \data_writeReg[24]~output (
	.i(\my_processor|WM_bypass_data[24]~49_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[24]~output .bus_hold = "false";
defparam \data_writeReg[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N23
cycloneive_io_obuf \data_writeReg[25]~output (
	.i(\my_processor|WM_bypass_data[25]~51_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[25]~output .bus_hold = "false";
defparam \data_writeReg[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y48_N9
cycloneive_io_obuf \data_writeReg[26]~output (
	.i(\my_processor|WM_bypass_data[26]~53_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[26]~output .bus_hold = "false";
defparam \data_writeReg[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y42_N2
cycloneive_io_obuf \data_writeReg[27]~output (
	.i(\my_processor|WM_bypass_data[27]~55_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[27]~output .bus_hold = "false";
defparam \data_writeReg[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N16
cycloneive_io_obuf \data_writeReg[28]~output (
	.i(\my_processor|WM_bypass_data[28]~57_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[28]~output .bus_hold = "false";
defparam \data_writeReg[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N2
cycloneive_io_obuf \data_writeReg[29]~output (
	.i(\my_processor|WM_bypass_data[29]~59_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[29]~output .bus_hold = "false";
defparam \data_writeReg[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N9
cycloneive_io_obuf \data_writeReg[30]~output (
	.i(\my_processor|WM_bypass_data[30]~61_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[30]~output .bus_hold = "false";
defparam \data_writeReg[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N16
cycloneive_io_obuf \data_writeReg[31]~output (
	.i(\my_processor|WM_bypass_data[31]~63_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[31]~output .bus_hold = "false";
defparam \data_writeReg[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y49_N9
cycloneive_io_obuf \ctrl_writeEnable~output (
	.i(\my_processor|mw1|MWctrl|dffe4|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_writeEnable~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_writeEnable~output .bus_hold = "false";
defparam \ctrl_writeEnable~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N16
cycloneive_io_obuf \ctrl_writeReg[0]~output (
	.i(\my_processor|mw1|MWir|dffe22|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_writeReg[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_writeReg[0]~output .bus_hold = "false";
defparam \ctrl_writeReg[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y48_N2
cycloneive_io_obuf \ctrl_writeReg[1]~output (
	.i(\my_processor|mw1|MWir|dffe23|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_writeReg[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_writeReg[1]~output .bus_hold = "false";
defparam \ctrl_writeReg[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N16
cycloneive_io_obuf \ctrl_writeReg[2]~output (
	.i(\my_processor|mw1|MWir|dffe24|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_writeReg[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_writeReg[2]~output .bus_hold = "false";
defparam \ctrl_writeReg[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N16
cycloneive_io_obuf \ctrl_writeReg[3]~output (
	.i(\my_processor|mw1|MWir|dffe25|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_writeReg[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_writeReg[3]~output .bus_hold = "false";
defparam \ctrl_writeReg[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y58_N16
cycloneive_io_obuf \ctrl_writeReg[4]~output (
	.i(\my_processor|mw1|MWir|dffe26|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_writeReg[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_writeReg[4]~output .bus_hold = "false";
defparam \ctrl_writeReg[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N9
cycloneive_io_obuf \wren~output (
	.i(\my_processor|xm1|XMcontrol|dffe5|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wren~output_o ),
	.obar());
// synopsys translate_off
defparam \wren~output .bus_hold = "false";
defparam \wren~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N9
cycloneive_io_obuf \address_dmem[0]~output (
	.i(\my_processor|xm1|XMoutput|dffe0|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_dmem[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_dmem[0]~output .bus_hold = "false";
defparam \address_dmem[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N2
cycloneive_io_obuf \address_dmem[1]~output (
	.i(\my_processor|xm1|XMoutput|dffe1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_dmem[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_dmem[1]~output .bus_hold = "false";
defparam \address_dmem[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cycloneive_io_obuf \address_dmem[2]~output (
	.i(\my_processor|xm1|XMoutput|dffe2|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_dmem[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_dmem[2]~output .bus_hold = "false";
defparam \address_dmem[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cycloneive_io_obuf \address_dmem[3]~output (
	.i(\my_processor|xm1|XMoutput|dffe3|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_dmem[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_dmem[3]~output .bus_hold = "false";
defparam \address_dmem[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N23
cycloneive_io_obuf \address_dmem[4]~output (
	.i(\my_processor|xm1|XMoutput|dffe4|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_dmem[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_dmem[4]~output .bus_hold = "false";
defparam \address_dmem[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N23
cycloneive_io_obuf \address_dmem[5]~output (
	.i(\my_processor|xm1|XMoutput|dffe5|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_dmem[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_dmem[5]~output .bus_hold = "false";
defparam \address_dmem[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N9
cycloneive_io_obuf \address_dmem[6]~output (
	.i(\my_processor|xm1|XMoutput|dffe6|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_dmem[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_dmem[6]~output .bus_hold = "false";
defparam \address_dmem[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N23
cycloneive_io_obuf \address_dmem[7]~output (
	.i(\my_processor|xm1|XMoutput|dffe7|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_dmem[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_dmem[7]~output .bus_hold = "false";
defparam \address_dmem[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N16
cycloneive_io_obuf \address_dmem[8]~output (
	.i(\my_processor|xm1|XMoutput|dffe8|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_dmem[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_dmem[8]~output .bus_hold = "false";
defparam \address_dmem[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N16
cycloneive_io_obuf \address_dmem[9]~output (
	.i(\my_processor|xm1|XMoutput|dffe9|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_dmem[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_dmem[9]~output .bus_hold = "false";
defparam \address_dmem[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N2
cycloneive_io_obuf \address_dmem[10]~output (
	.i(\my_processor|xm1|XMoutput|dffe10|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_dmem[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_dmem[10]~output .bus_hold = "false";
defparam \address_dmem[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N16
cycloneive_io_obuf \address_dmem[11]~output (
	.i(\my_processor|xm1|XMoutput|dffe11|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_dmem[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_dmem[11]~output .bus_hold = "false";
defparam \address_dmem[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N23
cycloneive_io_obuf \data[0]~output (
	.i(\my_processor|data[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[0]~output .bus_hold = "false";
defparam \data[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N9
cycloneive_io_obuf \data[1]~output (
	.i(\my_processor|data[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[1]~output .bus_hold = "false";
defparam \data[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N2
cycloneive_io_obuf \data[2]~output (
	.i(\my_processor|data[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[2]~output .bus_hold = "false";
defparam \data[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N9
cycloneive_io_obuf \data[3]~output (
	.i(\my_processor|data[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[3]~output .bus_hold = "false";
defparam \data[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N9
cycloneive_io_obuf \data[4]~output (
	.i(\my_processor|data[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[4]~output .bus_hold = "false";
defparam \data[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N9
cycloneive_io_obuf \data[5]~output (
	.i(\my_processor|data[5]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[5]~output .bus_hold = "false";
defparam \data[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N16
cycloneive_io_obuf \data[6]~output (
	.i(\my_processor|data[6]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[6]~output .bus_hold = "false";
defparam \data[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N9
cycloneive_io_obuf \data[7]~output (
	.i(\my_processor|data[7]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[7]~output .bus_hold = "false";
defparam \data[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N9
cycloneive_io_obuf \data[8]~output (
	.i(\my_processor|data[8]~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[8]~output .bus_hold = "false";
defparam \data[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N16
cycloneive_io_obuf \data[9]~output (
	.i(\my_processor|data[9]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[9]~output .bus_hold = "false";
defparam \data[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y53_N9
cycloneive_io_obuf \data[10]~output (
	.i(\my_processor|data[10]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[10]~output .bus_hold = "false";
defparam \data[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y55_N23
cycloneive_io_obuf \data[11]~output (
	.i(\my_processor|data[11]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[11]~output .bus_hold = "false";
defparam \data[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N23
cycloneive_io_obuf \data[12]~output (
	.i(\my_processor|data[12]~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[12]~output .bus_hold = "false";
defparam \data[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N16
cycloneive_io_obuf \data[13]~output (
	.i(\my_processor|data[13]~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[13]~output .bus_hold = "false";
defparam \data[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cycloneive_io_obuf \data[14]~output (
	.i(\my_processor|data[14]~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[14]~output .bus_hold = "false";
defparam \data[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N9
cycloneive_io_obuf \data[15]~output (
	.i(\my_processor|data[15]~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[15]~output .bus_hold = "false";
defparam \data[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N16
cycloneive_io_obuf \data[16]~output (
	.i(\my_processor|data[16]~16_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[16]~output .bus_hold = "false";
defparam \data[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y31_N9
cycloneive_io_obuf \data[17]~output (
	.i(\my_processor|data[17]~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[17]~output .bus_hold = "false";
defparam \data[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N23
cycloneive_io_obuf \data[18]~output (
	.i(\my_processor|data[18]~18_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[18]~output .bus_hold = "false";
defparam \data[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N23
cycloneive_io_obuf \data[19]~output (
	.i(\my_processor|data[19]~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[19]~output .bus_hold = "false";
defparam \data[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N2
cycloneive_io_obuf \data[20]~output (
	.i(\my_processor|data[20]~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[20]~output .bus_hold = "false";
defparam \data[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y0_N23
cycloneive_io_obuf \data[21]~output (
	.i(\my_processor|data[21]~21_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[21]~output .bus_hold = "false";
defparam \data[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N23
cycloneive_io_obuf \data[22]~output (
	.i(\my_processor|data[22]~22_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[22]~output .bus_hold = "false";
defparam \data[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N16
cycloneive_io_obuf \data[23]~output (
	.i(\my_processor|data[23]~23_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[23]~output .bus_hold = "false";
defparam \data[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N23
cycloneive_io_obuf \data[24]~output (
	.i(\my_processor|data[24]~24_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[24]~output .bus_hold = "false";
defparam \data[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cycloneive_io_obuf \data[25]~output (
	.i(\my_processor|data[25]~25_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[25]~output .bus_hold = "false";
defparam \data[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N16
cycloneive_io_obuf \data[26]~output (
	.i(\my_processor|data[26]~26_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[26]~output .bus_hold = "false";
defparam \data[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y0_N9
cycloneive_io_obuf \data[27]~output (
	.i(\my_processor|data[27]~27_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[27]~output .bus_hold = "false";
defparam \data[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N9
cycloneive_io_obuf \data[28]~output (
	.i(\my_processor|data[28]~28_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[28]~output .bus_hold = "false";
defparam \data[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N2
cycloneive_io_obuf \data[29]~output (
	.i(\my_processor|data[29]~29_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[29]~output .bus_hold = "false";
defparam \data[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N23
cycloneive_io_obuf \data[30]~output (
	.i(\my_processor|data[30]~30_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[30]~output .bus_hold = "false";
defparam \data[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N23
cycloneive_io_obuf \data[31]~output (
	.i(\my_processor|data[31]~31_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[31]~output .bus_hold = "false";
defparam \data[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N2
cycloneive_io_obuf \ctrl_readRegA[0]~output (
	.i(\my_processor|FD_IR1|dffe17|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_readRegA[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_readRegA[0]~output .bus_hold = "false";
defparam \ctrl_readRegA[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N9
cycloneive_io_obuf \ctrl_readRegA[1]~output (
	.i(\my_processor|FD_IR1|dffe18|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_readRegA[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_readRegA[1]~output .bus_hold = "false";
defparam \ctrl_readRegA[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y29_N16
cycloneive_io_obuf \ctrl_readRegA[2]~output (
	.i(\my_processor|FD_IR1|dffe19|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_readRegA[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_readRegA[2]~output .bus_hold = "false";
defparam \ctrl_readRegA[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y32_N23
cycloneive_io_obuf \ctrl_readRegA[3]~output (
	.i(\my_processor|FD_IR1|dffe20|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_readRegA[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_readRegA[3]~output .bus_hold = "false";
defparam \ctrl_readRegA[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y54_N9
cycloneive_io_obuf \ctrl_readRegA[4]~output (
	.i(\my_processor|FD_IR1|dffe21|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_readRegA[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_readRegA[4]~output .bus_hold = "false";
defparam \ctrl_readRegA[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N16
cycloneive_io_obuf \ctrl_readRegB[0]~output (
	.i(\my_processor|ctrl_readRegB[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_readRegB[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_readRegB[0]~output .bus_hold = "false";
defparam \ctrl_readRegB[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y14_N2
cycloneive_io_obuf \ctrl_readRegB[1]~output (
	.i(\my_processor|ctrl_readRegB[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_readRegB[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_readRegB[1]~output .bus_hold = "false";
defparam \ctrl_readRegB[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N16
cycloneive_io_obuf \ctrl_readRegB[2]~output (
	.i(\my_processor|ctrl_readRegB[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_readRegB[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_readRegB[2]~output .bus_hold = "false";
defparam \ctrl_readRegB[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N16
cycloneive_io_obuf \ctrl_readRegB[3]~output (
	.i(\my_processor|ctrl_readRegB[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_readRegB[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_readRegB[3]~output .bus_hold = "false";
defparam \ctrl_readRegB[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N23
cycloneive_io_obuf \ctrl_readRegB[4]~output (
	.i(\my_processor|ctrl_readRegB[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_readRegB[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_readRegB[4]~output .bus_hold = "false";
defparam \ctrl_readRegB[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y49_N2
cycloneive_io_obuf \address_imem[0]~output (
	.i(\my_processor|PC|dffe0|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[0]~output .bus_hold = "false";
defparam \address_imem[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N2
cycloneive_io_obuf \address_imem[1]~output (
	.i(\my_processor|PC|dffe1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[1]~output .bus_hold = "false";
defparam \address_imem[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N9
cycloneive_io_obuf \address_imem[2]~output (
	.i(\my_processor|PC|dffe2|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[2]~output .bus_hold = "false";
defparam \address_imem[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N16
cycloneive_io_obuf \address_imem[3]~output (
	.i(\my_processor|PC|dffe3|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[3]~output .bus_hold = "false";
defparam \address_imem[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y46_N23
cycloneive_io_obuf \address_imem[4]~output (
	.i(\my_processor|PC|dffe4|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[4]~output .bus_hold = "false";
defparam \address_imem[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N16
cycloneive_io_obuf \address_imem[5]~output (
	.i(\my_processor|PC|dffe5|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[5]~output .bus_hold = "false";
defparam \address_imem[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N2
cycloneive_io_obuf \address_imem[6]~output (
	.i(\my_processor|PC|dffe6|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[6]~output .bus_hold = "false";
defparam \address_imem[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N23
cycloneive_io_obuf \address_imem[7]~output (
	.i(\my_processor|PC|dffe7|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[7]~output .bus_hold = "false";
defparam \address_imem[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y46_N16
cycloneive_io_obuf \address_imem[8]~output (
	.i(\my_processor|PC|dffe8|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[8]~output .bus_hold = "false";
defparam \address_imem[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y33_N23
cycloneive_io_obuf \address_imem[9]~output (
	.i(\my_processor|PC|dffe9|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[9]~output .bus_hold = "false";
defparam \address_imem[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y42_N9
cycloneive_io_obuf \address_imem[10]~output (
	.i(\my_processor|PC|dffe10|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[10]~output .bus_hold = "false";
defparam \address_imem[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y43_N16
cycloneive_io_obuf \address_imem[11]~output (
	.i(\my_processor|PC|dffe11|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[11]~output .bus_hold = "false";
defparam \address_imem[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y14_N9
cycloneive_io_obuf \flush_overall~output (
	.i(!\my_processor|flush~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\flush_overall~output_o ),
	.obar());
// synopsys translate_off
defparam \flush_overall~output .bus_hold = "false";
defparam \flush_overall~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
cycloneive_io_obuf \opcode[0]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\opcode[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \opcode[0]~output .bus_hold = "false";
defparam \opcode[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N9
cycloneive_io_obuf \opcode[1]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\opcode[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \opcode[1]~output .bus_hold = "false";
defparam \opcode[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N9
cycloneive_io_obuf \opcode[2]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\opcode[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \opcode[2]~output .bus_hold = "false";
defparam \opcode[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N23
cycloneive_io_obuf \opcode[3]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\opcode[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \opcode[3]~output .bus_hold = "false";
defparam \opcode[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y17_N16
cycloneive_io_obuf \opcode[4]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\opcode[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \opcode[4]~output .bus_hold = "false";
defparam \opcode[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N23
cycloneive_io_obuf \control[0]~output (
	.i(\my_processor|dx1|DXcontrol|dffe0|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \control[0]~output .bus_hold = "false";
defparam \control[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N16
cycloneive_io_obuf \control[1]~output (
	.i(\my_processor|dx1|DXcontrol|dffe1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \control[1]~output .bus_hold = "false";
defparam \control[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N23
cycloneive_io_obuf \control[2]~output (
	.i(\my_processor|dx1|DXcontrol|dffe2|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \control[2]~output .bus_hold = "false";
defparam \control[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N23
cycloneive_io_obuf \control[3]~output (
	.i(\my_processor|dx1|DXcontrol|dffe3|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \control[3]~output .bus_hold = "false";
defparam \control[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N2
cycloneive_io_obuf \control[4]~output (
	.i(\my_processor|dx1|DXcontrol|dffe4|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \control[4]~output .bus_hold = "false";
defparam \control[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y50_N23
cycloneive_io_obuf \control[5]~output (
	.i(\my_processor|dx1|DXcontrol|dffe5|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \control[5]~output .bus_hold = "false";
defparam \control[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X109_Y0_N2
cycloneive_io_obuf \control[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \control[6]~output .bus_hold = "false";
defparam \control[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y62_N16
cycloneive_io_obuf \control[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \control[7]~output .bus_hold = "false";
defparam \control[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N2
cycloneive_io_obuf \control[8]~output (
	.i(\my_processor|dx1|DXcontrol|dffe8|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \control[8]~output .bus_hold = "false";
defparam \control[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N23
cycloneive_io_obuf \control[9]~output (
	.i(\my_processor|dx1|DXcontrol|dffe9|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \control[9]~output .bus_hold = "false";
defparam \control[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N16
cycloneive_io_obuf \control[10]~output (
	.i(\my_processor|dx1|DXcontrol|dffe10|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \control[10]~output .bus_hold = "false";
defparam \control[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y53_N2
cycloneive_io_obuf \control[11]~output (
	.i(\my_processor|dx1|DXcontrol|dffe11|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \control[11]~output .bus_hold = "false";
defparam \control[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N2
cycloneive_io_obuf \control[12]~output (
	.i(\my_processor|dx1|DXcontrol|dffe12|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \control[12]~output .bus_hold = "false";
defparam \control[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N2
cycloneive_io_obuf \control[13]~output (
	.i(\my_processor|dx1|DXcontrol|dffe13|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \control[13]~output .bus_hold = "false";
defparam \control[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N2
cycloneive_io_obuf \control[14]~output (
	.i(\my_processor|dx1|DXcontrol|dffe14|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \control[14]~output .bus_hold = "false";
defparam \control[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y57_N16
cycloneive_io_obuf \control[15]~output (
	.i(\my_processor|dx1|DXcontrol|dffe15|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \control[15]~output .bus_hold = "false";
defparam \control[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N9
cycloneive_io_obuf \control[16]~output (
	.i(\my_processor|dx1|DXcontrol|dffe16|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \control[16]~output .bus_hold = "false";
defparam \control[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N2
cycloneive_io_obuf \control[17]~output (
	.i(\my_processor|dx1|DXcontrol|dffe17|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \control[17]~output .bus_hold = "false";
defparam \control[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N9
cycloneive_io_obuf \control[18]~output (
	.i(\my_processor|dx1|DXcontrol|dffe18|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \control[18]~output .bus_hold = "false";
defparam \control[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y73_N2
cycloneive_io_obuf \control[19]~output (
	.i(\my_processor|dx1|DXcontrol|dffe19|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \control[19]~output .bus_hold = "false";
defparam \control[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N23
cycloneive_io_obuf \control[20]~output (
	.i(\my_processor|dx1|DXcontrol|dffe20|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \control[20]~output .bus_hold = "false";
defparam \control[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y0_N16
cycloneive_io_obuf \control[21]~output (
	.i(\my_processor|dx1|DXcontrol|dffe21|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \control[21]~output .bus_hold = "false";
defparam \control[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N9
cycloneive_io_obuf \control[22]~output (
	.i(\my_processor|dx1|DXcontrol|dffe22|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \control[22]~output .bus_hold = "false";
defparam \control[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N16
cycloneive_io_obuf \control[23]~output (
	.i(\my_processor|dx1|DXcontrol|dffe23|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \control[23]~output .bus_hold = "false";
defparam \control[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y52_N2
cycloneive_io_obuf \control[24]~output (
	.i(\my_processor|dx1|DXcontrol|dffe24|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \control[24]~output .bus_hold = "false";
defparam \control[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N23
cycloneive_io_obuf \control[25]~output (
	.i(\my_processor|dx1|DXcontrol|dffe25|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \control[25]~output .bus_hold = "false";
defparam \control[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N23
cycloneive_io_obuf \control[26]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \control[26]~output .bus_hold = "false";
defparam \control[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N23
cycloneive_io_obuf \control[27]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \control[27]~output .bus_hold = "false";
defparam \control[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X102_Y73_N2
cycloneive_io_obuf \control[28]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \control[28]~output .bus_hold = "false";
defparam \control[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N9
cycloneive_io_obuf \control[29]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \control[29]~output .bus_hold = "false";
defparam \control[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y36_N16
cycloneive_io_obuf \control[30]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \control[30]~output .bus_hold = "false";
defparam \control[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y73_N2
cycloneive_io_obuf \control[31]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \control[31]~output .bus_hold = "false";
defparam \control[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N9
cycloneive_io_obuf \control_prev[0]~output (
	.i(\my_processor|controls|WideNor0~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control_prev[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \control_prev[0]~output .bus_hold = "false";
defparam \control_prev[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N23
cycloneive_io_obuf \control_prev[1]~output (
	.i(\my_processor|controls|control [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control_prev[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \control_prev[1]~output .bus_hold = "false";
defparam \control_prev[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N16
cycloneive_io_obuf \control_prev[2]~output (
	.i(\my_processor|controls|control [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control_prev[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \control_prev[2]~output .bus_hold = "false";
defparam \control_prev[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N2
cycloneive_io_obuf \control_prev[3]~output (
	.i(\my_processor|controls|control[3]~26_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control_prev[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \control_prev[3]~output .bus_hold = "false";
defparam \control_prev[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N23
cycloneive_io_obuf \control_prev[4]~output (
	.i(\my_processor|controls|control[4]~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control_prev[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \control_prev[4]~output .bus_hold = "false";
defparam \control_prev[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N16
cycloneive_io_obuf \control_prev[5]~output (
	.i(\my_processor|controls|control[5]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control_prev[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \control_prev[5]~output .bus_hold = "false";
defparam \control_prev[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y0_N9
cycloneive_io_obuf \control_prev[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control_prev[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \control_prev[6]~output .bus_hold = "false";
defparam \control_prev[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N9
cycloneive_io_obuf \control_prev[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control_prev[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \control_prev[7]~output .bus_hold = "false";
defparam \control_prev[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N16
cycloneive_io_obuf \control_prev[8]~output (
	.i(\my_processor|controls|control[8]~16_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control_prev[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \control_prev[8]~output .bus_hold = "false";
defparam \control_prev[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N2
cycloneive_io_obuf \control_prev[9]~output (
	.i(\my_processor|controls|control [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control_prev[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \control_prev[9]~output .bus_hold = "false";
defparam \control_prev[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N9
cycloneive_io_obuf \control_prev[10]~output (
	.i(!\my_processor|controls|control[10]~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control_prev[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \control_prev[10]~output .bus_hold = "false";
defparam \control_prev[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N23
cycloneive_io_obuf \control_prev[11]~output (
	.i(\my_processor|controls|control[15]~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control_prev[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \control_prev[11]~output .bus_hold = "false";
defparam \control_prev[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N2
cycloneive_io_obuf \control_prev[12]~output (
	.i(\my_processor|controls|control [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control_prev[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \control_prev[12]~output .bus_hold = "false";
defparam \control_prev[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N23
cycloneive_io_obuf \control_prev[13]~output (
	.i(\my_processor|controls|control[13]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control_prev[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \control_prev[13]~output .bus_hold = "false";
defparam \control_prev[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N9
cycloneive_io_obuf \control_prev[14]~output (
	.i(\my_processor|controls|control [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control_prev[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \control_prev[14]~output .bus_hold = "false";
defparam \control_prev[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y50_N16
cycloneive_io_obuf \control_prev[15]~output (
	.i(\my_processor|controls|control[15]~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control_prev[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \control_prev[15]~output .bus_hold = "false";
defparam \control_prev[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N23
cycloneive_io_obuf \control_prev[16]~output (
	.i(\my_processor|controls|control [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control_prev[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \control_prev[16]~output .bus_hold = "false";
defparam \control_prev[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N16
cycloneive_io_obuf \control_prev[17]~output (
	.i(\my_processor|controls|control[24]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control_prev[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \control_prev[17]~output .bus_hold = "false";
defparam \control_prev[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N16
cycloneive_io_obuf \control_prev[18]~output (
	.i(\my_processor|controls|control[18]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control_prev[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \control_prev[18]~output .bus_hold = "false";
defparam \control_prev[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N23
cycloneive_io_obuf \control_prev[19]~output (
	.i(\my_processor|controls|control[19]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control_prev[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \control_prev[19]~output .bus_hold = "false";
defparam \control_prev[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N9
cycloneive_io_obuf \control_prev[20]~output (
	.i(\my_processor|controls|control[20]~22_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control_prev[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \control_prev[20]~output .bus_hold = "false";
defparam \control_prev[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N2
cycloneive_io_obuf \control_prev[21]~output (
	.i(\my_processor|controls|control[21]~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control_prev[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \control_prev[21]~output .bus_hold = "false";
defparam \control_prev[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N23
cycloneive_io_obuf \control_prev[22]~output (
	.i(\my_processor|controls|control[22]~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control_prev[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \control_prev[22]~output .bus_hold = "false";
defparam \control_prev[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y51_N16
cycloneive_io_obuf \control_prev[23]~output (
	.i(\my_processor|controls|control[23]~23_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control_prev[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \control_prev[23]~output .bus_hold = "false";
defparam \control_prev[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N16
cycloneive_io_obuf \control_prev[24]~output (
	.i(\my_processor|controls|control[24]~24_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control_prev[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \control_prev[24]~output .bus_hold = "false";
defparam \control_prev[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N23
cycloneive_io_obuf \control_prev[25]~output (
	.i(\my_processor|controls|control[25]~25_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control_prev[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \control_prev[25]~output .bus_hold = "false";
defparam \control_prev[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y55_N23
cycloneive_io_obuf \control_prev[26]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control_prev[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \control_prev[26]~output .bus_hold = "false";
defparam \control_prev[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N23
cycloneive_io_obuf \control_prev[27]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control_prev[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \control_prev[27]~output .bus_hold = "false";
defparam \control_prev[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y5_N16
cycloneive_io_obuf \control_prev[28]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control_prev[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \control_prev[28]~output .bus_hold = "false";
defparam \control_prev[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y6_N16
cycloneive_io_obuf \control_prev[29]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control_prev[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \control_prev[29]~output .bus_hold = "false";
defparam \control_prev[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N23
cycloneive_io_obuf \control_prev[30]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control_prev[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \control_prev[30]~output .bus_hold = "false";
defparam \control_prev[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y73_N2
cycloneive_io_obuf \control_prev[31]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\control_prev[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \control_prev[31]~output .bus_hold = "false";
defparam \control_prev[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N23
cycloneive_io_obuf \reg3[0]~output (
	.i(\my_regfile|gen_registers[3].regs|dffe0|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[0]~output .bus_hold = "false";
defparam \reg3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N16
cycloneive_io_obuf \reg3[1]~output (
	.i(\my_regfile|gen_registers[3].regs|dffe1|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[1]~output .bus_hold = "false";
defparam \reg3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N9
cycloneive_io_obuf \reg3[2]~output (
	.i(\my_regfile|gen_registers[3].regs|dffe2|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[2]~output .bus_hold = "false";
defparam \reg3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N9
cycloneive_io_obuf \reg3[3]~output (
	.i(\my_regfile|gen_registers[3].regs|dffe3|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[3]~output .bus_hold = "false";
defparam \reg3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N23
cycloneive_io_obuf \reg3[4]~output (
	.i(\my_regfile|gen_registers[3].regs|dffe4|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[4]~output .bus_hold = "false";
defparam \reg3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N2
cycloneive_io_obuf \reg3[5]~output (
	.i(\my_regfile|gen_registers[3].regs|dffe5|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[5]~output .bus_hold = "false";
defparam \reg3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N23
cycloneive_io_obuf \reg3[6]~output (
	.i(\my_regfile|gen_registers[3].regs|dffe6|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[6]~output .bus_hold = "false";
defparam \reg3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N2
cycloneive_io_obuf \reg3[7]~output (
	.i(\my_regfile|gen_registers[3].regs|dffe7|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[7]~output .bus_hold = "false";
defparam \reg3[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N23
cycloneive_io_obuf \reg3[8]~output (
	.i(\my_regfile|gen_registers[3].regs|dffe8|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[8]~output .bus_hold = "false";
defparam \reg3[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N16
cycloneive_io_obuf \reg3[9]~output (
	.i(\my_regfile|gen_registers[3].regs|dffe9|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[9]~output .bus_hold = "false";
defparam \reg3[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N2
cycloneive_io_obuf \reg3[10]~output (
	.i(\my_regfile|gen_registers[3].regs|dffe10|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[10]~output .bus_hold = "false";
defparam \reg3[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N9
cycloneive_io_obuf \reg3[11]~output (
	.i(\my_regfile|gen_registers[3].regs|dffe11|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[11]~output .bus_hold = "false";
defparam \reg3[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N16
cycloneive_io_obuf \reg3[12]~output (
	.i(\my_regfile|gen_registers[3].regs|dffe12|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[12]~output .bus_hold = "false";
defparam \reg3[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N16
cycloneive_io_obuf \reg3[13]~output (
	.i(\my_regfile|gen_registers[3].regs|dffe13|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[13]~output .bus_hold = "false";
defparam \reg3[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N9
cycloneive_io_obuf \reg3[14]~output (
	.i(\my_regfile|gen_registers[3].regs|dffe14|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[14]~output .bus_hold = "false";
defparam \reg3[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N16
cycloneive_io_obuf \reg3[15]~output (
	.i(\my_regfile|gen_registers[3].regs|dffe15|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[15]~output .bus_hold = "false";
defparam \reg3[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N9
cycloneive_io_obuf \reg3[16]~output (
	.i(\my_regfile|gen_registers[3].regs|dffe16|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[16]~output .bus_hold = "false";
defparam \reg3[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N16
cycloneive_io_obuf \reg3[17]~output (
	.i(\my_regfile|gen_registers[3].regs|dffe17|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[17]~output .bus_hold = "false";
defparam \reg3[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N16
cycloneive_io_obuf \reg3[18]~output (
	.i(\my_regfile|gen_registers[3].regs|dffe18|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[18]~output .bus_hold = "false";
defparam \reg3[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N9
cycloneive_io_obuf \reg3[19]~output (
	.i(\my_regfile|gen_registers[3].regs|dffe19|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[19]~output .bus_hold = "false";
defparam \reg3[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cycloneive_io_obuf \reg3[20]~output (
	.i(\my_regfile|gen_registers[3].regs|dffe20|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[20]~output .bus_hold = "false";
defparam \reg3[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N16
cycloneive_io_obuf \reg3[21]~output (
	.i(\my_regfile|gen_registers[3].regs|dffe21|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[21]~output .bus_hold = "false";
defparam \reg3[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y0_N2
cycloneive_io_obuf \reg3[22]~output (
	.i(\my_regfile|gen_registers[3].regs|dffe22|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[22]~output .bus_hold = "false";
defparam \reg3[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N9
cycloneive_io_obuf \reg3[23]~output (
	.i(\my_regfile|gen_registers[3].regs|dffe23|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[23]~output .bus_hold = "false";
defparam \reg3[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N23
cycloneive_io_obuf \reg3[24]~output (
	.i(\my_regfile|gen_registers[3].regs|dffe24|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[24]~output .bus_hold = "false";
defparam \reg3[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N16
cycloneive_io_obuf \reg3[25]~output (
	.i(\my_regfile|gen_registers[3].regs|dffe25|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[25]~output .bus_hold = "false";
defparam \reg3[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N16
cycloneive_io_obuf \reg3[26]~output (
	.i(\my_regfile|gen_registers[3].regs|dffe26|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[26]~output .bus_hold = "false";
defparam \reg3[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N23
cycloneive_io_obuf \reg3[27]~output (
	.i(\my_regfile|gen_registers[3].regs|dffe27|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[27]~output .bus_hold = "false";
defparam \reg3[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N9
cycloneive_io_obuf \reg3[28]~output (
	.i(\my_regfile|gen_registers[3].regs|dffe28|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[28]~output .bus_hold = "false";
defparam \reg3[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cycloneive_io_obuf \reg3[29]~output (
	.i(\my_regfile|gen_registers[3].regs|dffe29|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[29]~output .bus_hold = "false";
defparam \reg3[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N23
cycloneive_io_obuf \reg3[30]~output (
	.i(\my_regfile|gen_registers[3].regs|dffe30|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[30]~output .bus_hold = "false";
defparam \reg3[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y73_N2
cycloneive_io_obuf \reg3[31]~output (
	.i(\my_regfile|gen_registers[3].regs|dffe31|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[31]~output .bus_hold = "false";
defparam \reg3[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N8
cycloneive_io_ibuf \clock~input (
	.i(clock),
	.ibar(gnd),
	.o(\clock~input_o ));
// synopsys translate_off
defparam \clock~input .bus_hold = "false";
defparam \clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clock~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clock~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clock~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clock~inputclkctrl .clock_type = "global clock";
defparam \clock~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X34_Y29_N16
cycloneive_lcell_comb \my_processor|flush~2 (
// Equation(s):
// \my_processor|flush~2_combout  = (\my_processor|flush~0_combout  & \my_processor|flush~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|flush~0_combout ),
	.datad(\my_processor|flush~1_combout ),
	.cin(gnd),
	.combout(\my_processor|flush~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|flush~2 .lut_mask = 16'hF000;
defparam \my_processor|flush~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y33_N14
cycloneive_lcell_comb \my_processor|PCadder|eba_0|xor_sum2 (
// Equation(s):
// \my_processor|PCadder|eba_0|xor_sum2~combout  = \my_processor|PC|dffe2|q~q  $ (((\my_processor|PC|dffe0|q~q  & \my_processor|PC|dffe1|q~q )))

	.dataa(gnd),
	.datab(\my_processor|PC|dffe2|q~q ),
	.datac(\my_processor|PC|dffe0|q~q ),
	.datad(\my_processor|PC|dffe1|q~q ),
	.cin(gnd),
	.combout(\my_processor|PCadder|eba_0|xor_sum2~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder|eba_0|xor_sum2 .lut_mask = 16'h3CCC;
defparam \my_processor|PCadder|eba_0|xor_sum2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y33_N28
cycloneive_lcell_comb \my_processor|PCadder|eba_0|xor_sum3 (
// Equation(s):
// \my_processor|PCadder|eba_0|xor_sum3~combout  = \my_processor|PC|dffe3|q~q  $ (((\my_processor|PC|dffe0|q~q  & (\my_processor|PC|dffe2|q~q  & \my_processor|PC|dffe1|q~q ))))

	.dataa(\my_processor|PC|dffe0|q~q ),
	.datab(\my_processor|PC|dffe2|q~q ),
	.datac(\my_processor|PC|dffe3|q~q ),
	.datad(\my_processor|PC|dffe1|q~q ),
	.cin(gnd),
	.combout(\my_processor|PCadder|eba_0|xor_sum3~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder|eba_0|xor_sum3 .lut_mask = 16'h78F0;
defparam \my_processor|PCadder|eba_0|xor_sum3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N16
cycloneive_lcell_comb \my_processor|PC_in_FD[1]~1 (
// Equation(s):
// \my_processor|PC_in_FD[1]~1_combout  = (\my_processor|PC|dffe1|q~q  & (\my_processor|flush~0_combout  & \my_processor|flush~1_combout ))

	.dataa(\my_processor|PC|dffe1|q~q ),
	.datab(gnd),
	.datac(\my_processor|flush~0_combout ),
	.datad(\my_processor|flush~1_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_in_FD[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_in_FD[1]~1 .lut_mask = 16'hA000;
defparam \my_processor|PC_in_FD[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \reset~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\reset~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\reset~inputclkctrl_outclk ));
// synopsys translate_off
defparam \reset~inputclkctrl .clock_type = "global clock";
defparam \reset~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X30_Y29_N17
dffeas \my_processor|PC_FD1|dffe1|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|PC_in_FD[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|PC_FD1|dffe1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|PC_FD1|dffe1|q .is_wysiwyg = "true";
defparam \my_processor|PC_FD1|dffe1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y29_N24
cycloneive_lcell_comb \my_processor|dx1|PC_in[1]~1 (
// Equation(s):
// \my_processor|dx1|PC_in[1]~1_combout  = (\my_processor|PC_FD1|dffe1|q~q  & (\my_processor|flush~1_combout  & \my_processor|flush~0_combout ))

	.dataa(\my_processor|PC_FD1|dffe1|q~q ),
	.datab(gnd),
	.datac(\my_processor|flush~1_combout ),
	.datad(\my_processor|flush~0_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|PC_in[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|PC_in[1]~1 .lut_mask = 16'hA000;
defparam \my_processor|dx1|PC_in[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y29_N25
dffeas \my_processor|dx1|FDPC|dffe1|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|PC_in[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|FDPC|dffe1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|FDPC|dffe1|q .is_wysiwyg = "true";
defparam \my_processor|dx1|FDPC|dffe1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y33_N26
cycloneive_lcell_comb \my_processor|PC_in_FD[0]~0 (
// Equation(s):
// \my_processor|PC_in_FD[0]~0_combout  = (\my_processor|PC|dffe0|q~q  & (\my_processor|flush~1_combout  & \my_processor|flush~0_combout ))

	.dataa(gnd),
	.datab(\my_processor|PC|dffe0|q~q ),
	.datac(\my_processor|flush~1_combout ),
	.datad(\my_processor|flush~0_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_in_FD[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_in_FD[0]~0 .lut_mask = 16'hC000;
defparam \my_processor|PC_in_FD[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y33_N27
dffeas \my_processor|PC_FD1|dffe0|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|PC_in_FD[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|PC_FD1|dffe0|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|PC_FD1|dffe0|q .is_wysiwyg = "true";
defparam \my_processor|PC_FD1|dffe0|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y33_N14
cycloneive_lcell_comb \my_processor|dx1|PC_in[0]~0 (
// Equation(s):
// \my_processor|dx1|PC_in[0]~0_combout  = (\my_processor|PC_FD1|dffe0|q~q  & (\my_processor|flush~1_combout  & \my_processor|flush~0_combout ))

	.dataa(\my_processor|PC_FD1|dffe0|q~q ),
	.datab(gnd),
	.datac(\my_processor|flush~1_combout ),
	.datad(\my_processor|flush~0_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|PC_in[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|PC_in[0]~0 .lut_mask = 16'hA000;
defparam \my_processor|dx1|PC_in[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y33_N15
dffeas \my_processor|dx1|FDPC|dffe0|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|PC_in[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|FDPC|dffe0|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|FDPC|dffe0|q .is_wysiwyg = "true";
defparam \my_processor|dx1|FDPC|dffe0|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y29_N28
cycloneive_lcell_comb \my_processor|PCadder_branch|eba_0|orc1~0 (
// Equation(s):
// \my_processor|PCadder_branch|eba_0|orc1~0_combout  = (\my_processor|dx1|DXimm|dffe1|q~q  & ((\my_processor|dx1|FDPC|dffe1|q~q ) # ((\my_processor|dx1|FDPC|dffe0|q~q  & \my_processor|dx1|DXimm|dffe0|q~q )))) # (!\my_processor|dx1|DXimm|dffe1|q~q  & 
// (\my_processor|dx1|FDPC|dffe1|q~q  & (\my_processor|dx1|FDPC|dffe0|q~q  & \my_processor|dx1|DXimm|dffe0|q~q )))

	.dataa(\my_processor|dx1|DXimm|dffe1|q~q ),
	.datab(\my_processor|dx1|FDPC|dffe1|q~q ),
	.datac(\my_processor|dx1|FDPC|dffe0|q~q ),
	.datad(\my_processor|dx1|DXimm|dffe0|q~q ),
	.cin(gnd),
	.combout(\my_processor|PCadder_branch|eba_0|orc1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder_branch|eba_0|orc1~0 .lut_mask = 16'hE888;
defparam \my_processor|PCadder_branch|eba_0|orc1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y33_N30
cycloneive_lcell_comb \my_processor|PCadder|eba_0|andc3 (
// Equation(s):
// \my_processor|PCadder|eba_0|andc3~combout  = (\my_processor|PC|dffe0|q~q  & (\my_processor|PC|dffe3|q~q  & (\my_processor|PC|dffe2|q~q  & \my_processor|PC|dffe1|q~q )))

	.dataa(\my_processor|PC|dffe0|q~q ),
	.datab(\my_processor|PC|dffe3|q~q ),
	.datac(\my_processor|PC|dffe2|q~q ),
	.datad(\my_processor|PC|dffe1|q~q ),
	.cin(gnd),
	.combout(\my_processor|PCadder|eba_0|andc3~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder|eba_0|andc3 .lut_mask = 16'h8000;
defparam \my_processor|PCadder|eba_0|andc3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y33_N2
cycloneive_lcell_comb \my_processor|PC_in_FD[4]~4 (
// Equation(s):
// \my_processor|PC_in_FD[4]~4_combout  = (\my_processor|flush~1_combout  & (\my_processor|PC|dffe4|q~q  & \my_processor|flush~0_combout ))

	.dataa(\my_processor|flush~1_combout ),
	.datab(\my_processor|PC|dffe4|q~q ),
	.datac(gnd),
	.datad(\my_processor|flush~0_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_in_FD[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_in_FD[4]~4 .lut_mask = 16'h8800;
defparam \my_processor|PC_in_FD[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y33_N3
dffeas \my_processor|PC_FD1|dffe4|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|PC_in_FD[4]~4_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|PC_FD1|dffe4|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|PC_FD1|dffe4|q .is_wysiwyg = "true";
defparam \my_processor|PC_FD1|dffe4|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y33_N22
cycloneive_lcell_comb \my_processor|dx1|PC_in[4]~4 (
// Equation(s):
// \my_processor|dx1|PC_in[4]~4_combout  = (\my_processor|flush~1_combout  & (\my_processor|PC_FD1|dffe4|q~q  & \my_processor|flush~0_combout ))

	.dataa(\my_processor|flush~1_combout ),
	.datab(\my_processor|PC_FD1|dffe4|q~q ),
	.datac(gnd),
	.datad(\my_processor|flush~0_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|PC_in[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|PC_in[4]~4 .lut_mask = 16'h8800;
defparam \my_processor|dx1|PC_in[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y33_N23
dffeas \my_processor|dx1|FDPC|dffe4|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|PC_in[4]~4_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|FDPC|dffe4|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|FDPC|dffe4|q .is_wysiwyg = "true";
defparam \my_processor|dx1|FDPC|dffe4|q .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y33_N1
dffeas \my_processor|xm1|xmoldp|dffe4|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dx1|FDPC|dffe4|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|xmoldp|dffe4|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|xmoldp|dffe4|q .is_wysiwyg = "true";
defparam \my_processor|xm1|xmoldp|dffe4|q .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y30_N15
dffeas \my_processor|mw1|MW_oldPC|dffe4|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|xm1|xmoldp|dffe4|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MW_oldPC|dffe4|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MW_oldPC|dffe4|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MW_oldPC|dffe4|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y32_N0
cycloneive_lcell_comb \my_processor|PCadder|eba_0|andc4 (
// Equation(s):
// \my_processor|PCadder|eba_0|andc4~combout  = (\my_processor|PCadder|eba_0|andc3~combout  & \my_processor|PC|dffe4|q~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|PCadder|eba_0|andc3~combout ),
	.datad(\my_processor|PC|dffe4|q~q ),
	.cin(gnd),
	.combout(\my_processor|PCadder|eba_0|andc4~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder|eba_0|andc4 .lut_mask = 16'hF000;
defparam \my_processor|PCadder|eba_0|andc4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N28
cycloneive_lcell_comb \my_processor|PC_in_FD[5]~5 (
// Equation(s):
// \my_processor|PC_in_FD[5]~5_combout  = (\my_processor|PC|dffe5|q~q  & (\my_processor|flush~0_combout  & \my_processor|flush~1_combout ))

	.dataa(\my_processor|PC|dffe5|q~q ),
	.datab(\my_processor|flush~0_combout ),
	.datac(gnd),
	.datad(\my_processor|flush~1_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_in_FD[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_in_FD[5]~5 .lut_mask = 16'h8800;
defparam \my_processor|PC_in_FD[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y32_N29
dffeas \my_processor|PC_FD1|dffe5|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|PC_in_FD[5]~5_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|PC_FD1|dffe5|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|PC_FD1|dffe5|q .is_wysiwyg = "true";
defparam \my_processor|PC_FD1|dffe5|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N22
cycloneive_lcell_comb \my_processor|dx1|PC_in[5]~5 (
// Equation(s):
// \my_processor|dx1|PC_in[5]~5_combout  = (\my_processor|flush~0_combout  & (\my_processor|flush~1_combout  & \my_processor|PC_FD1|dffe5|q~q ))

	.dataa(\my_processor|flush~0_combout ),
	.datab(\my_processor|flush~1_combout ),
	.datac(gnd),
	.datad(\my_processor|PC_FD1|dffe5|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|PC_in[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|PC_in[5]~5 .lut_mask = 16'h8800;
defparam \my_processor|dx1|PC_in[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y32_N23
dffeas \my_processor|dx1|FDPC|dffe5|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|PC_in[5]~5_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|FDPC|dffe5|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|FDPC|dffe5|q .is_wysiwyg = "true";
defparam \my_processor|dx1|FDPC|dffe5|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y32_N30
cycloneive_lcell_comb \my_processor|PCadder|eba_0|xor_sum6 (
// Equation(s):
// \my_processor|PCadder|eba_0|xor_sum6~combout  = \my_processor|PC|dffe6|q~q  $ (((\my_processor|PCadder|eba_0|andc3~combout  & (\my_processor|PC|dffe5|q~q  & \my_processor|PC|dffe4|q~q ))))

	.dataa(\my_processor|PCadder|eba_0|andc3~combout ),
	.datab(\my_processor|PC|dffe5|q~q ),
	.datac(\my_processor|PC|dffe6|q~q ),
	.datad(\my_processor|PC|dffe4|q~q ),
	.cin(gnd),
	.combout(\my_processor|PCadder|eba_0|xor_sum6~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder|eba_0|xor_sum6 .lut_mask = 16'h78F0;
defparam \my_processor|PCadder|eba_0|xor_sum6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y33_N22
cycloneive_lcell_comb \my_processor|PC_in_FD[6]~6 (
// Equation(s):
// \my_processor|PC_in_FD[6]~6_combout  = (\my_processor|PC|dffe6|q~q  & (\my_processor|flush~1_combout  & \my_processor|flush~0_combout ))

	.dataa(gnd),
	.datab(\my_processor|PC|dffe6|q~q ),
	.datac(\my_processor|flush~1_combout ),
	.datad(\my_processor|flush~0_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_in_FD[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_in_FD[6]~6 .lut_mask = 16'hC000;
defparam \my_processor|PC_in_FD[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y33_N23
dffeas \my_processor|PC_FD1|dffe6|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|PC_in_FD[6]~6_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|PC_FD1|dffe6|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|PC_FD1|dffe6|q .is_wysiwyg = "true";
defparam \my_processor|PC_FD1|dffe6|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y33_N30
cycloneive_lcell_comb \my_processor|dx1|PC_in[6]~6 (
// Equation(s):
// \my_processor|dx1|PC_in[6]~6_combout  = (\my_processor|PC_FD1|dffe6|q~q  & (\my_processor|flush~1_combout  & \my_processor|flush~0_combout ))

	.dataa(\my_processor|PC_FD1|dffe6|q~q ),
	.datab(gnd),
	.datac(\my_processor|flush~1_combout ),
	.datad(\my_processor|flush~0_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|PC_in[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|PC_in[6]~6 .lut_mask = 16'hA000;
defparam \my_processor|dx1|PC_in[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y33_N31
dffeas \my_processor|dx1|FDPC|dffe6|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|PC_in[6]~6_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|FDPC|dffe6|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|FDPC|dffe6|q .is_wysiwyg = "true";
defparam \my_processor|dx1|FDPC|dffe6|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y32_N4
cycloneive_lcell_comb \my_processor|PCadder|eba_0|xor_sum7 (
// Equation(s):
// \my_processor|PCadder|eba_0|xor_sum7~combout  = \my_processor|PC|dffe7|q~q  $ (((\my_processor|PC|dffe5|q~q  & (\my_processor|PC|dffe6|q~q  & \my_processor|PCadder|eba_0|andc4~combout ))))

	.dataa(\my_processor|PC|dffe7|q~q ),
	.datab(\my_processor|PC|dffe5|q~q ),
	.datac(\my_processor|PC|dffe6|q~q ),
	.datad(\my_processor|PCadder|eba_0|andc4~combout ),
	.cin(gnd),
	.combout(\my_processor|PCadder|eba_0|xor_sum7~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder|eba_0|xor_sum7 .lut_mask = 16'h6AAA;
defparam \my_processor|PCadder|eba_0|xor_sum7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y32_N22
cycloneive_lcell_comb \my_processor|PC_in_FD[7]~7 (
// Equation(s):
// \my_processor|PC_in_FD[7]~7_combout  = (\my_processor|PC|dffe7|q~q  & (\my_processor|flush~0_combout  & \my_processor|flush~1_combout ))

	.dataa(\my_processor|PC|dffe7|q~q ),
	.datab(gnd),
	.datac(\my_processor|flush~0_combout ),
	.datad(\my_processor|flush~1_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_in_FD[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_in_FD[7]~7 .lut_mask = 16'hA000;
defparam \my_processor|PC_in_FD[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y32_N23
dffeas \my_processor|PC_FD1|dffe7|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|PC_in_FD[7]~7_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|PC_FD1|dffe7|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|PC_FD1|dffe7|q .is_wysiwyg = "true";
defparam \my_processor|PC_FD1|dffe7|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y32_N6
cycloneive_lcell_comb \my_processor|dx1|PC_in[7]~7 (
// Equation(s):
// \my_processor|dx1|PC_in[7]~7_combout  = (\my_processor|flush~0_combout  & (\my_processor|PC_FD1|dffe7|q~q  & \my_processor|flush~1_combout ))

	.dataa(gnd),
	.datab(\my_processor|flush~0_combout ),
	.datac(\my_processor|PC_FD1|dffe7|q~q ),
	.datad(\my_processor|flush~1_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|PC_in[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|PC_in[7]~7 .lut_mask = 16'hC000;
defparam \my_processor|dx1|PC_in[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y32_N7
dffeas \my_processor|dx1|FDPC|dffe7|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|PC_in[7]~7_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|FDPC|dffe7|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|FDPC|dffe7|q .is_wysiwyg = "true";
defparam \my_processor|dx1|FDPC|dffe7|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y32_N24
cycloneive_lcell_comb \my_processor|PCadder|eba_0|andc7 (
// Equation(s):
// \my_processor|PCadder|eba_0|andc7~combout  = (\my_processor|PC|dffe7|q~q  & (\my_processor|PC|dffe5|q~q  & (\my_processor|PC|dffe6|q~q  & \my_processor|PCadder|eba_0|andc4~combout )))

	.dataa(\my_processor|PC|dffe7|q~q ),
	.datab(\my_processor|PC|dffe5|q~q ),
	.datac(\my_processor|PC|dffe6|q~q ),
	.datad(\my_processor|PCadder|eba_0|andc4~combout ),
	.cin(gnd),
	.combout(\my_processor|PCadder|eba_0|andc7~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder|eba_0|andc7 .lut_mask = 16'h8000;
defparam \my_processor|PCadder|eba_0|andc7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y33_N24
cycloneive_lcell_comb \my_processor|PC_in_FD[8]~8 (
// Equation(s):
// \my_processor|PC_in_FD[8]~8_combout  = (\my_processor|flush~1_combout  & (\my_processor|flush~0_combout  & \my_processor|PC|dffe8|q~q ))

	.dataa(\my_processor|flush~1_combout ),
	.datab(\my_processor|flush~0_combout ),
	.datac(\my_processor|PC|dffe8|q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|PC_in_FD[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_in_FD[8]~8 .lut_mask = 16'h8080;
defparam \my_processor|PC_in_FD[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y33_N25
dffeas \my_processor|PC_FD1|dffe8|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|PC_in_FD[8]~8_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|PC_FD1|dffe8|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|PC_FD1|dffe8|q .is_wysiwyg = "true";
defparam \my_processor|PC_FD1|dffe8|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y33_N28
cycloneive_lcell_comb \my_processor|dx1|PC_in[8]~8 (
// Equation(s):
// \my_processor|dx1|PC_in[8]~8_combout  = (\my_processor|flush~1_combout  & (\my_processor|flush~0_combout  & \my_processor|PC_FD1|dffe8|q~q ))

	.dataa(\my_processor|flush~1_combout ),
	.datab(gnd),
	.datac(\my_processor|flush~0_combout ),
	.datad(\my_processor|PC_FD1|dffe8|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|PC_in[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|PC_in[8]~8 .lut_mask = 16'hA000;
defparam \my_processor|dx1|PC_in[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y33_N29
dffeas \my_processor|dx1|FDPC|dffe8|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|PC_in[8]~8_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|FDPC|dffe8|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|FDPC|dffe8|q .is_wysiwyg = "true";
defparam \my_processor|dx1|FDPC|dffe8|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N30
cycloneive_lcell_comb \my_processor|xm1|xmoldp|dffe8|q~feeder (
// Equation(s):
// \my_processor|xm1|xmoldp|dffe8|q~feeder_combout  = \my_processor|dx1|FDPC|dffe8|q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|dx1|FDPC|dffe8|q~q ),
	.cin(gnd),
	.combout(\my_processor|xm1|xmoldp|dffe8|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|xm1|xmoldp|dffe8|q~feeder .lut_mask = 16'hFF00;
defparam \my_processor|xm1|xmoldp|dffe8|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y30_N31
dffeas \my_processor|xm1|xmoldp|dffe8|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|xm1|xmoldp|dffe8|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|xmoldp|dffe8|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|xmoldp|dffe8|q .is_wysiwyg = "true";
defparam \my_processor|xm1|xmoldp|dffe8|q .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y30_N15
dffeas \my_processor|mw1|MW_oldPC|dffe8|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|xm1|xmoldp|dffe8|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MW_oldPC|dffe8|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MW_oldPC|dffe8|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MW_oldPC|dffe8|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y32_N14
cycloneive_lcell_comb \my_processor|PCadder|eba_1|xor_sum1 (
// Equation(s):
// \my_processor|PCadder|eba_1|xor_sum1~combout  = \my_processor|PC|dffe9|q~q  $ (((\my_processor|PC|dffe8|q~q  & \my_processor|PCadder|eba_0|andc7~combout )))

	.dataa(\my_processor|PC|dffe9|q~q ),
	.datab(\my_processor|PC|dffe8|q~q ),
	.datac(gnd),
	.datad(\my_processor|PCadder|eba_0|andc7~combout ),
	.cin(gnd),
	.combout(\my_processor|PCadder|eba_1|xor_sum1~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder|eba_1|xor_sum1 .lut_mask = 16'h66AA;
defparam \my_processor|PCadder|eba_1|xor_sum1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y32_N26
cycloneive_lcell_comb \my_processor|PC_in_FD[9]~9 (
// Equation(s):
// \my_processor|PC_in_FD[9]~9_combout  = (\my_processor|PC|dffe9|q~q  & (\my_processor|flush~1_combout  & \my_processor|flush~0_combout ))

	.dataa(\my_processor|PC|dffe9|q~q ),
	.datab(\my_processor|flush~1_combout ),
	.datac(gnd),
	.datad(\my_processor|flush~0_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_in_FD[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_in_FD[9]~9 .lut_mask = 16'h8800;
defparam \my_processor|PC_in_FD[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y32_N27
dffeas \my_processor|PC_FD1|dffe9|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|PC_in_FD[9]~9_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|PC_FD1|dffe9|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|PC_FD1|dffe9|q .is_wysiwyg = "true";
defparam \my_processor|PC_FD1|dffe9|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y32_N12
cycloneive_lcell_comb \my_processor|dx1|PC_in[9]~9 (
// Equation(s):
// \my_processor|dx1|PC_in[9]~9_combout  = (\my_processor|flush~1_combout  & (\my_processor|PC_FD1|dffe9|q~q  & \my_processor|flush~0_combout ))

	.dataa(gnd),
	.datab(\my_processor|flush~1_combout ),
	.datac(\my_processor|PC_FD1|dffe9|q~q ),
	.datad(\my_processor|flush~0_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|PC_in[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|PC_in[9]~9 .lut_mask = 16'hC000;
defparam \my_processor|dx1|PC_in[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y32_N13
dffeas \my_processor|dx1|FDPC|dffe9|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|PC_in[9]~9_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|FDPC|dffe9|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|FDPC|dffe9|q .is_wysiwyg = "true";
defparam \my_processor|dx1|FDPC|dffe9|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y32_N22
cycloneive_lcell_comb \my_processor|PCadder|eba_1|xor_sum2 (
// Equation(s):
// \my_processor|PCadder|eba_1|xor_sum2~combout  = \my_processor|PC|dffe10|q~q  $ (((\my_processor|PC|dffe9|q~q  & (\my_processor|PC|dffe8|q~q  & \my_processor|PCadder|eba_0|andc7~combout ))))

	.dataa(\my_processor|PC|dffe9|q~q ),
	.datab(\my_processor|PC|dffe8|q~q ),
	.datac(\my_processor|PC|dffe10|q~q ),
	.datad(\my_processor|PCadder|eba_0|andc7~combout ),
	.cin(gnd),
	.combout(\my_processor|PCadder|eba_1|xor_sum2~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder|eba_1|xor_sum2 .lut_mask = 16'h78F0;
defparam \my_processor|PCadder|eba_1|xor_sum2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y32_N30
cycloneive_lcell_comb \my_processor|PCadder|eba_1|andc2 (
// Equation(s):
// \my_processor|PCadder|eba_1|andc2~combout  = (\my_processor|PC|dffe9|q~q  & (\my_processor|PC|dffe8|q~q  & (\my_processor|PC|dffe10|q~q  & \my_processor|PCadder|eba_0|andc7~combout )))

	.dataa(\my_processor|PC|dffe9|q~q ),
	.datab(\my_processor|PC|dffe8|q~q ),
	.datac(\my_processor|PC|dffe10|q~q ),
	.datad(\my_processor|PCadder|eba_0|andc7~combout ),
	.cin(gnd),
	.combout(\my_processor|PCadder|eba_1|andc2~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder|eba_1|andc2 .lut_mask = 16'h8000;
defparam \my_processor|PCadder|eba_1|andc2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y33_N22
cycloneive_lcell_comb \my_processor|PC_in_FD[10]~10 (
// Equation(s):
// \my_processor|PC_in_FD[10]~10_combout  = (\my_processor|flush~1_combout  & (\my_processor|flush~0_combout  & \my_processor|PC|dffe10|q~q ))

	.dataa(\my_processor|flush~1_combout ),
	.datab(gnd),
	.datac(\my_processor|flush~0_combout ),
	.datad(\my_processor|PC|dffe10|q~q ),
	.cin(gnd),
	.combout(\my_processor|PC_in_FD[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_in_FD[10]~10 .lut_mask = 16'hA000;
defparam \my_processor|PC_in_FD[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y33_N23
dffeas \my_processor|PC_FD1|dffe10|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|PC_in_FD[10]~10_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|PC_FD1|dffe10|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|PC_FD1|dffe10|q .is_wysiwyg = "true";
defparam \my_processor|PC_FD1|dffe10|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y33_N18
cycloneive_lcell_comb \my_processor|dx1|PC_in[10]~10 (
// Equation(s):
// \my_processor|dx1|PC_in[10]~10_combout  = (\my_processor|flush~1_combout  & (\my_processor|flush~0_combout  & \my_processor|PC_FD1|dffe10|q~q ))

	.dataa(\my_processor|flush~1_combout ),
	.datab(\my_processor|flush~0_combout ),
	.datac(\my_processor|PC_FD1|dffe10|q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|dx1|PC_in[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|PC_in[10]~10 .lut_mask = 16'h8080;
defparam \my_processor|dx1|PC_in[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y33_N19
dffeas \my_processor|dx1|FDPC|dffe10|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|PC_in[10]~10_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|FDPC|dffe10|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|FDPC|dffe10|q .is_wysiwyg = "true";
defparam \my_processor|dx1|FDPC|dffe10|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y32_N18
cycloneive_lcell_comb \my_processor|PCadder_branch|eba_1|orc0~0 (
// Equation(s):
// \my_processor|PCadder_branch|eba_1|orc0~0_combout  = (\my_processor|dx1|DXIR|dffe8|q~q  & \my_processor|dx1|FDPC|dffe8|q~q )

	.dataa(\my_processor|dx1|DXIR|dffe8|q~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|dx1|FDPC|dffe8|q~q ),
	.cin(gnd),
	.combout(\my_processor|PCadder_branch|eba_1|orc0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder_branch|eba_1|orc0~0 .lut_mask = 16'hAA00;
defparam \my_processor|PCadder_branch|eba_1|orc0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y34_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|PC|dffe11|q~q ,\my_processor|PC|dffe10|q~q ,\my_processor|PC|dffe9|q~q ,\my_processor|PC|dffe8|q~q ,\my_processor|PC|dffe7|q~q ,\my_processor|PC|dffe6|q~q ,\my_processor|PC|dffe5|q~q ,\my_processor|PC|dffe4|q~q ,\my_processor|PC|dffe3|q~q ,
\my_processor|PC|dffe2|q~q ,\my_processor|PC|dffe1|q~q ,\my_processor|PC|dffe0|q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .init_file = "final_one_reg.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_m2a1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N28
cycloneive_lcell_comb \my_processor|FD_in[9]~29 (
// Equation(s):
// \my_processor|FD_in[9]~29_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|flush~1_combout  & \my_processor|flush~0_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_processor|flush~1_combout ),
	.datac(\my_processor|flush~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|FD_in[9]~29_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|FD_in[9]~29 .lut_mask = 16'h8080;
defparam \my_processor|FD_in[9]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y30_N29
dffeas \my_processor|FD_IR1|dffe9|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|FD_in[9]~29_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|FD_IR1|dffe9|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|FD_IR1|dffe9|q .is_wysiwyg = "true";
defparam \my_processor|FD_IR1|dffe9|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N22
cycloneive_lcell_comb \my_processor|dx1|IR_in[9]~16 (
// Equation(s):
// \my_processor|dx1|IR_in[9]~16_combout  = (\my_processor|flush~1_combout  & (\my_processor|flush~0_combout  & \my_processor|FD_IR1|dffe9|q~q ))

	.dataa(gnd),
	.datab(\my_processor|flush~1_combout ),
	.datac(\my_processor|flush~0_combout ),
	.datad(\my_processor|FD_IR1|dffe9|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|IR_in[9]~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|IR_in[9]~16 .lut_mask = 16'hC000;
defparam \my_processor|dx1|IR_in[9]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y30_N23
dffeas \my_processor|dx1|DXIR|dffe9|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|IR_in[9]~16_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXIR|dffe9|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXIR|dffe9|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXIR|dffe9|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y32_N8
cycloneive_lcell_comb \my_processor|PCadder_branch|eba_1|orc1~0 (
// Equation(s):
// \my_processor|PCadder_branch|eba_1|orc1~0_combout  = (\my_processor|dx1|FDPC|dffe9|q~q  & ((\my_processor|PCadder_branch|eba_1|orc0~0_combout ) # ((\my_processor|dx1|DXIR|dffe9|q~q ) # (\my_processor|PCadder_branch|eba_1|orc0~1_combout )))) # 
// (!\my_processor|dx1|FDPC|dffe9|q~q  & (\my_processor|dx1|DXIR|dffe9|q~q  & ((\my_processor|PCadder_branch|eba_1|orc0~0_combout ) # (\my_processor|PCadder_branch|eba_1|orc0~1_combout ))))

	.dataa(\my_processor|dx1|FDPC|dffe9|q~q ),
	.datab(\my_processor|PCadder_branch|eba_1|orc0~0_combout ),
	.datac(\my_processor|dx1|DXIR|dffe9|q~q ),
	.datad(\my_processor|PCadder_branch|eba_1|orc0~1_combout ),
	.cin(gnd),
	.combout(\my_processor|PCadder_branch|eba_1|orc1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder_branch|eba_1|orc1~0 .lut_mask = 16'hFAE8;
defparam \my_processor|PCadder_branch|eba_1|orc1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y30_N10
cycloneive_lcell_comb \my_processor|PCadder_branch|eba_1|orc2~1 (
// Equation(s):
// \my_processor|PCadder_branch|eba_1|orc2~1_combout  = (\my_processor|PCadder_branch|eba_1|orc1~0_combout  & ((\my_processor|dx1|DXIR|dffe10|q~q ) # (\my_processor|dx1|FDPC|dffe10|q~q )))

	.dataa(gnd),
	.datab(\my_processor|dx1|DXIR|dffe10|q~q ),
	.datac(\my_processor|dx1|FDPC|dffe10|q~q ),
	.datad(\my_processor|PCadder_branch|eba_1|orc1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|PCadder_branch|eba_1|orc2~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder_branch|eba_1|orc2~1 .lut_mask = 16'hFC00;
defparam \my_processor|PCadder_branch|eba_1|orc2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y30_N22
cycloneive_lcell_comb \my_processor|PC_in_FD[11]~11 (
// Equation(s):
// \my_processor|PC_in_FD[11]~11_combout  = (\my_processor|PC|dffe11|q~q  & (\my_processor|flush~1_combout  & \my_processor|flush~0_combout ))

	.dataa(\my_processor|PC|dffe11|q~q ),
	.datab(gnd),
	.datac(\my_processor|flush~1_combout ),
	.datad(\my_processor|flush~0_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_in_FD[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_in_FD[11]~11 .lut_mask = 16'hA000;
defparam \my_processor|PC_in_FD[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y30_N23
dffeas \my_processor|PC_FD1|dffe11|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|PC_in_FD[11]~11_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|PC_FD1|dffe11|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|PC_FD1|dffe11|q .is_wysiwyg = "true";
defparam \my_processor|PC_FD1|dffe11|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y30_N8
cycloneive_lcell_comb \my_processor|dx1|PC_in[11]~11 (
// Equation(s):
// \my_processor|dx1|PC_in[11]~11_combout  = (\my_processor|PC_FD1|dffe11|q~q  & (\my_processor|flush~1_combout  & \my_processor|flush~0_combout ))

	.dataa(\my_processor|PC_FD1|dffe11|q~q ),
	.datab(gnd),
	.datac(\my_processor|flush~1_combout ),
	.datad(\my_processor|flush~0_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|PC_in[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|PC_in[11]~11 .lut_mask = 16'hA000;
defparam \my_processor|dx1|PC_in[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y30_N9
dffeas \my_processor|dx1|FDPC|dffe11|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|PC_in[11]~11_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|FDPC|dffe11|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|FDPC|dffe11|q .is_wysiwyg = "true";
defparam \my_processor|dx1|FDPC|dffe11|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y30_N24
cycloneive_lcell_comb \my_processor|PCadder_branch|eba_1|orc2~0 (
// Equation(s):
// \my_processor|PCadder_branch|eba_1|orc2~0_combout  = (\my_processor|dx1|FDPC|dffe10|q~q  & \my_processor|dx1|DXIR|dffe10|q~q )

	.dataa(\my_processor|dx1|FDPC|dffe10|q~q ),
	.datab(gnd),
	.datac(\my_processor|dx1|DXIR|dffe10|q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|PCadder_branch|eba_1|orc2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder_branch|eba_1|orc2~0 .lut_mask = 16'hA0A0;
defparam \my_processor|PCadder_branch|eba_1|orc2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y30_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|PC|dffe11|q~q ,\my_processor|PC|dffe10|q~q ,\my_processor|PC|dffe9|q~q ,\my_processor|PC|dffe8|q~q ,\my_processor|PC|dffe7|q~q ,\my_processor|PC|dffe6|q~q ,\my_processor|PC|dffe5|q~q ,\my_processor|PC|dffe4|q~q ,\my_processor|PC|dffe3|q~q ,
\my_processor|PC|dffe2|q~q ,\my_processor|PC|dffe1|q~q ,\my_processor|PC|dffe0|q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .init_file = "final_one_reg.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_m2a1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N16
cycloneive_lcell_comb \my_processor|FD_in[11]~31 (
// Equation(s):
// \my_processor|FD_in[11]~31_combout  = (\my_processor|flush~1_combout  & (\my_processor|flush~0_combout  & \my_imem|altsyncram_component|auto_generated|q_a [11]))

	.dataa(gnd),
	.datab(\my_processor|flush~1_combout ),
	.datac(\my_processor|flush~0_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\my_processor|FD_in[11]~31_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|FD_in[11]~31 .lut_mask = 16'hC000;
defparam \my_processor|FD_in[11]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y30_N17
dffeas \my_processor|FD_IR1|dffe11|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|FD_in[11]~31_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|FD_IR1|dffe11|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|FD_IR1|dffe11|q .is_wysiwyg = "true";
defparam \my_processor|FD_IR1|dffe11|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N14
cycloneive_lcell_comb \my_processor|dx1|IR_in[11]~18 (
// Equation(s):
// \my_processor|dx1|IR_in[11]~18_combout  = (\my_processor|flush~1_combout  & (\my_processor|flush~0_combout  & \my_processor|FD_IR1|dffe11|q~q ))

	.dataa(gnd),
	.datab(\my_processor|flush~1_combout ),
	.datac(\my_processor|flush~0_combout ),
	.datad(\my_processor|FD_IR1|dffe11|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|IR_in[11]~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|IR_in[11]~18 .lut_mask = 16'hC000;
defparam \my_processor|dx1|IR_in[11]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y30_N15
dffeas \my_processor|dx1|DXIR|dffe11|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|IR_in[11]~18_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXIR|dffe11|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXIR|dffe11|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXIR|dffe11|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y30_N30
cycloneive_lcell_comb \my_processor|PCadder_branch|eba_1|xor_sum3 (
// Equation(s):
// \my_processor|PCadder_branch|eba_1|xor_sum3~combout  = \my_processor|dx1|FDPC|dffe11|q~q  $ (\my_processor|dx1|DXIR|dffe11|q~q  $ (((\my_processor|PCadder_branch|eba_1|orc2~1_combout ) # (\my_processor|PCadder_branch|eba_1|orc2~0_combout ))))

	.dataa(\my_processor|PCadder_branch|eba_1|orc2~1_combout ),
	.datab(\my_processor|dx1|FDPC|dffe11|q~q ),
	.datac(\my_processor|PCadder_branch|eba_1|orc2~0_combout ),
	.datad(\my_processor|dx1|DXIR|dffe11|q~q ),
	.cin(gnd),
	.combout(\my_processor|PCadder_branch|eba_1|xor_sum3~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder_branch|eba_1|xor_sum3 .lut_mask = 16'hC936;
defparam \my_processor|PCadder_branch|eba_1|xor_sum3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y20_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|PC|dffe11|q~q ,\my_processor|PC|dffe10|q~q ,\my_processor|PC|dffe9|q~q ,\my_processor|PC|dffe8|q~q ,\my_processor|PC|dffe7|q~q ,\my_processor|PC|dffe6|q~q ,\my_processor|PC|dffe5|q~q ,\my_processor|PC|dffe4|q~q ,\my_processor|PC|dffe3|q~q ,
\my_processor|PC|dffe2|q~q ,\my_processor|PC|dffe1|q~q ,\my_processor|PC|dffe0|q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .init_file = "final_one_reg.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_m2a1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010082000880020080800A0;
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N0
cycloneive_lcell_comb \my_processor|FD_in[13]~13 (
// Equation(s):
// \my_processor|FD_in[13]~13_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [13] & (\my_processor|flush~1_combout  & \my_processor|flush~0_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [13]),
	.datab(gnd),
	.datac(\my_processor|flush~1_combout ),
	.datad(\my_processor|flush~0_combout ),
	.cin(gnd),
	.combout(\my_processor|FD_in[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|FD_in[13]~13 .lut_mask = 16'hA000;
defparam \my_processor|FD_in[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y20_N1
dffeas \my_processor|FD_IR1|dffe13|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|FD_in[13]~13_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|FD_IR1|dffe13|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|FD_IR1|dffe13|q .is_wysiwyg = "true";
defparam \my_processor|FD_IR1|dffe13|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N20
cycloneive_lcell_comb \my_processor|controls|WideNor0~0 (
// Equation(s):
// \my_processor|controls|WideNor0~0_combout  = (!\my_processor|FD_IR1|dffe31|q~q  & (!\my_processor|FD_IR1|dffe30|q~q  & (!\my_processor|FD_IR1|dffe27|q~q  & !\my_processor|FD_IR1|dffe28|q~q )))

	.dataa(\my_processor|FD_IR1|dffe31|q~q ),
	.datab(\my_processor|FD_IR1|dffe30|q~q ),
	.datac(\my_processor|FD_IR1|dffe27|q~q ),
	.datad(\my_processor|FD_IR1|dffe28|q~q ),
	.cin(gnd),
	.combout(\my_processor|controls|WideNor0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|controls|WideNor0~0 .lut_mask = 16'h0001;
defparam \my_processor|controls|WideNor0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N4
cycloneive_lcell_comb \my_processor|controls|control[9] (
// Equation(s):
// \my_processor|controls|control [9] = (\my_processor|controls|control[24]~3_combout ) # ((\my_processor|FD_IR1|dffe29|q~q  & ((\my_processor|controls|WideNor0~0_combout ) # (\my_processor|controls|control[5]~4_combout ))))

	.dataa(\my_processor|controls|WideNor0~0_combout ),
	.datab(\my_processor|controls|control[24]~3_combout ),
	.datac(\my_processor|controls|control[5]~4_combout ),
	.datad(\my_processor|FD_IR1|dffe29|q~q ),
	.cin(gnd),
	.combout(\my_processor|controls|control [9]),
	.cout());
// synopsys translate_off
defparam \my_processor|controls|control[9] .lut_mask = 16'hFECC;
defparam \my_processor|controls|control[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N18
cycloneive_lcell_comb \my_processor|FD_in[23]~12 (
// Equation(s):
// \my_processor|FD_in[23]~12_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [23] & (\my_processor|flush~1_combout  & \my_processor|flush~0_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datab(gnd),
	.datac(\my_processor|flush~1_combout ),
	.datad(\my_processor|flush~0_combout ),
	.cin(gnd),
	.combout(\my_processor|FD_in[23]~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|FD_in[23]~12 .lut_mask = 16'hA000;
defparam \my_processor|FD_in[23]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y20_N19
dffeas \my_processor|FD_IR1|dffe23|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|FD_in[23]~12_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|FD_IR1|dffe23|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|FD_IR1|dffe23|q .is_wysiwyg = "true";
defparam \my_processor|FD_IR1|dffe23|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N22
cycloneive_lcell_comb \my_processor|ctrl_readRegB[1]~1 (
// Equation(s):
// \my_processor|ctrl_readRegB[1]~1_combout  = (\my_processor|controls|control [9] & ((\my_processor|FD_IR1|dffe23|q~q ))) # (!\my_processor|controls|control [9] & (\my_processor|FD_IR1|dffe13|q~q ))

	.dataa(gnd),
	.datab(\my_processor|FD_IR1|dffe13|q~q ),
	.datac(\my_processor|controls|control [9]),
	.datad(\my_processor|FD_IR1|dffe23|q~q ),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegB[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegB[1]~1 .lut_mask = 16'hFC0C;
defparam \my_processor|ctrl_readRegB[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y26_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|PC|dffe11|q~q ,\my_processor|PC|dffe10|q~q ,\my_processor|PC|dffe9|q~q ,\my_processor|PC|dffe8|q~q ,\my_processor|PC|dffe7|q~q ,\my_processor|PC|dffe6|q~q ,\my_processor|PC|dffe5|q~q ,\my_processor|PC|dffe4|q~q ,\my_processor|PC|dffe3|q~q ,
\my_processor|PC|dffe2|q~q ,\my_processor|PC|dffe1|q~q ,\my_processor|PC|dffe0|q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .init_file = "final_one_reg.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_m2a1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003002200008200080000020;
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N20
cycloneive_lcell_comb \my_processor|FD_in[22]~5 (
// Equation(s):
// \my_processor|FD_in[22]~5_combout  = (\my_processor|flush~1_combout  & (\my_processor|flush~0_combout  & \my_imem|altsyncram_component|auto_generated|q_a [22]))

	.dataa(gnd),
	.datab(\my_processor|flush~1_combout ),
	.datac(\my_processor|flush~0_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\my_processor|FD_in[22]~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|FD_in[22]~5 .lut_mask = 16'hC000;
defparam \my_processor|FD_in[22]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y26_N21
dffeas \my_processor|FD_IR1|dffe22|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|FD_in[22]~5_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|FD_IR1|dffe22|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|FD_IR1|dffe22|q .is_wysiwyg = "true";
defparam \my_processor|FD_IR1|dffe22|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N18
cycloneive_lcell_comb \my_processor|FD_in[12]~6 (
// Equation(s):
// \my_processor|FD_in[12]~6_combout  = (\my_processor|flush~1_combout  & (\my_processor|flush~0_combout  & \my_imem|altsyncram_component|auto_generated|q_a [12]))

	.dataa(gnd),
	.datab(\my_processor|flush~1_combout ),
	.datac(\my_processor|flush~0_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\my_processor|FD_in[12]~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|FD_in[12]~6 .lut_mask = 16'hC000;
defparam \my_processor|FD_in[12]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y26_N19
dffeas \my_processor|FD_IR1|dffe12|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|FD_in[12]~6_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|FD_IR1|dffe12|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|FD_IR1|dffe12|q .is_wysiwyg = "true";
defparam \my_processor|FD_IR1|dffe12|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N16
cycloneive_lcell_comb \my_processor|ctrl_readRegB[0]~0 (
// Equation(s):
// \my_processor|ctrl_readRegB[0]~0_combout  = (\my_processor|controls|control [9] & (\my_processor|FD_IR1|dffe22|q~q )) # (!\my_processor|controls|control [9] & ((\my_processor|FD_IR1|dffe12|q~q )))

	.dataa(gnd),
	.datab(\my_processor|FD_IR1|dffe22|q~q ),
	.datac(\my_processor|controls|control [9]),
	.datad(\my_processor|FD_IR1|dffe12|q~q ),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegB[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegB[0]~0 .lut_mask = 16'hCFC0;
defparam \my_processor|ctrl_readRegB[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y30_N15
dffeas \my_processor|xm1|xmoldp|dffe11|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dx1|FDPC|dffe11|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|xmoldp|dffe11|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|xmoldp|dffe11|q .is_wysiwyg = "true";
defparam \my_processor|xm1|xmoldp|dffe11|q .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y30_N27
dffeas \my_processor|mw1|MW_oldPC|dffe11|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|xm1|xmoldp|dffe11|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MW_oldPC|dffe11|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MW_oldPC|dffe11|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MW_oldPC|dffe11|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N8
cycloneive_lcell_comb \my_processor|dx1|control_in[0]~29 (
// Equation(s):
// \my_processor|dx1|control_in[0]~29_combout  = (!\my_processor|FD_IR1|dffe29|q~q  & (\my_processor|flush~0_combout  & (\my_processor|flush~1_combout  & \my_processor|controls|WideNor0~0_combout )))

	.dataa(\my_processor|FD_IR1|dffe29|q~q ),
	.datab(\my_processor|flush~0_combout ),
	.datac(\my_processor|flush~1_combout ),
	.datad(\my_processor|controls|WideNor0~0_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|control_in[0]~29_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|control_in[0]~29 .lut_mask = 16'h4000;
defparam \my_processor|dx1|control_in[0]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y21_N9
dffeas \my_processor|dx1|DXcontrol|dffe0|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|control_in[0]~29_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXcontrol|dffe0|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXcontrol|dffe0|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXcontrol|dffe0|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N2
cycloneive_lcell_comb \my_processor|dx1|control_in[17]~11 (
// Equation(s):
// \my_processor|dx1|control_in[17]~11_combout  = (\my_processor|flush~0_combout  & (\my_processor|flush~1_combout  & \my_processor|controls|control[24]~3_combout ))

	.dataa(\my_processor|flush~0_combout ),
	.datab(gnd),
	.datac(\my_processor|flush~1_combout ),
	.datad(\my_processor|controls|control[24]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|control_in[17]~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|control_in[17]~11 .lut_mask = 16'hA000;
defparam \my_processor|dx1|control_in[17]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y21_N3
dffeas \my_processor|dx1|DXcontrol|dffe17|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|control_in[17]~11_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXcontrol|dffe17|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXcontrol|dffe17|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXcontrol|dffe17|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N30
cycloneive_lcell_comb \my_processor|alu_op[2]~2 (
// Equation(s):
// \my_processor|alu_op[2]~2_combout  = (\my_processor|dx1|DXIR|dffe4|q~q  & (\my_processor|dx1|DXcontrol|dffe0|q~q  & !\my_processor|dx1|DXcontrol|dffe17|q~q ))

	.dataa(\my_processor|dx1|DXIR|dffe4|q~q ),
	.datab(gnd),
	.datac(\my_processor|dx1|DXcontrol|dffe0|q~q ),
	.datad(\my_processor|dx1|DXcontrol|dffe17|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_op[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_op[2]~2 .lut_mask = 16'h00A0;
defparam \my_processor|alu_op[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y30_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|PC|dffe11|q~q ,\my_processor|PC|dffe10|q~q ,\my_processor|PC|dffe9|q~q ,\my_processor|PC|dffe8|q~q ,\my_processor|PC|dffe7|q~q ,\my_processor|PC|dffe6|q~q ,\my_processor|PC|dffe5|q~q ,\my_processor|PC|dffe4|q~q ,\my_processor|PC|dffe3|q~q ,
\my_processor|PC|dffe2|q~q ,\my_processor|PC|dffe1|q~q ,\my_processor|PC|dffe0|q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .init_file = "final_one_reg.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_m2a1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C200000400000200C000000;
// synopsys translate_on

// Location: LCCOMB_X11_Y30_N8
cycloneive_lcell_comb \my_processor|FD_in[3]~22 (
// Equation(s):
// \my_processor|FD_in[3]~22_combout  = (\my_processor|flush~1_combout  & (\my_processor|flush~0_combout  & \my_imem|altsyncram_component|auto_generated|q_a [3]))

	.dataa(\my_processor|flush~1_combout ),
	.datab(gnd),
	.datac(\my_processor|flush~0_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\my_processor|FD_in[3]~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|FD_in[3]~22 .lut_mask = 16'hA000;
defparam \my_processor|FD_in[3]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y30_N9
dffeas \my_processor|FD_IR1|dffe3|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|FD_in[3]~22_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|FD_IR1|dffe3|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|FD_IR1|dffe3|q .is_wysiwyg = "true";
defparam \my_processor|FD_IR1|dffe3|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y30_N8
cycloneive_lcell_comb \my_processor|dx1|IR_in[3]~11 (
// Equation(s):
// \my_processor|dx1|IR_in[3]~11_combout  = (\my_processor|flush~1_combout  & (\my_processor|FD_IR1|dffe3|q~q  & \my_processor|flush~0_combout ))

	.dataa(\my_processor|flush~1_combout ),
	.datab(gnd),
	.datac(\my_processor|FD_IR1|dffe3|q~q ),
	.datad(\my_processor|flush~0_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|IR_in[3]~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|IR_in[3]~11 .lut_mask = 16'hA000;
defparam \my_processor|dx1|IR_in[3]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y30_N9
dffeas \my_processor|dx1|DXIR|dffe3|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|IR_in[3]~11_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXIR|dffe3|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXIR|dffe3|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXIR|dffe3|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N26
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout  = (!\my_processor|dx1|DXIR|dffe6|q~q  & (\my_processor|alu_op[2]~2_combout  & !\my_processor|dx1|DXIR|dffe3|q~q ))

	.dataa(\my_processor|dx1|DXIR|dffe6|q~q ),
	.datab(gnd),
	.datac(\my_processor|alu_op[2]~2_combout ),
	.datad(\my_processor|dx1|DXIR|dffe3|q~q ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12 .lut_mask = 16'h0050;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N2
cycloneive_lcell_comb \my_processor|alu_op[1]~1 (
// Equation(s):
// \my_processor|alu_op[1]~1_combout  = (!\my_processor|dx1|DXcontrol|dffe17|q~q  & (\my_processor|dx1|DXcontrol|dffe0|q~q  & \my_processor|dx1|DXIR|dffe3|q~q ))

	.dataa(\my_processor|dx1|DXcontrol|dffe17|q~q ),
	.datab(gnd),
	.datac(\my_processor|dx1|DXcontrol|dffe0|q~q ),
	.datad(\my_processor|dx1|DXIR|dffe3|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_op[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_op[1]~1 .lut_mask = 16'h5000;
defparam \my_processor|alu_op[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N24
cycloneive_lcell_comb \my_processor|dx1|IR_in[23]~19 (
// Equation(s):
// \my_processor|dx1|IR_in[23]~19_combout  = (\my_processor|flush~1_combout  & (\my_processor|FD_IR1|dffe23|q~q  & \my_processor|flush~0_combout ))

	.dataa(\my_processor|flush~1_combout ),
	.datab(\my_processor|FD_IR1|dffe23|q~q ),
	.datac(gnd),
	.datad(\my_processor|flush~0_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|IR_in[23]~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|IR_in[23]~19 .lut_mask = 16'h8800;
defparam \my_processor|dx1|IR_in[23]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y20_N25
dffeas \my_processor|dx1|DXIR|dffe23|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|IR_in[23]~19_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXIR|dffe23|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXIR|dffe23|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXIR|dffe23|q .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y29_N15
dffeas \my_processor|xm1|XMIR|dffe23|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dx1|DXIR|dffe23|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|XMIR|dffe23|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|XMIR|dffe23|q .is_wysiwyg = "true";
defparam \my_processor|xm1|XMIR|dffe23|q .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y29_N31
dffeas \my_processor|mw1|MWir|dffe23|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|xm1|XMIR|dffe23|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MWir|dffe23|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MWir|dffe23|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MWir|dffe23|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N8
cycloneive_lcell_comb \my_processor|dx1|IR_in[22]~20 (
// Equation(s):
// \my_processor|dx1|IR_in[22]~20_combout  = (\my_processor|flush~1_combout  & (\my_processor|flush~0_combout  & \my_processor|FD_IR1|dffe22|q~q ))

	.dataa(gnd),
	.datab(\my_processor|flush~1_combout ),
	.datac(\my_processor|flush~0_combout ),
	.datad(\my_processor|FD_IR1|dffe22|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|IR_in[22]~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|IR_in[22]~20 .lut_mask = 16'hC000;
defparam \my_processor|dx1|IR_in[22]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y26_N9
dffeas \my_processor|dx1|DXIR|dffe22|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|IR_in[22]~20_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXIR|dffe22|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXIR|dffe22|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXIR|dffe22|q .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y29_N29
dffeas \my_processor|xm1|XMIR|dffe22|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dx1|DXIR|dffe22|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|XMIR|dffe22|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|XMIR|dffe22|q .is_wysiwyg = "true";
defparam \my_processor|xm1|XMIR|dffe22|q .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y29_N1
dffeas \my_processor|mw1|MWir|dffe22|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|xm1|XMIR|dffe22|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MWir|dffe22|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MWir|dffe22|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MWir|dffe22|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y29_N16
cycloneive_lcell_comb \my_processor|dx1|IR_in[12]~2 (
// Equation(s):
// \my_processor|dx1|IR_in[12]~2_combout  = (\my_processor|flush~1_combout  & (\my_processor|FD_IR1|dffe12|q~q  & \my_processor|flush~0_combout ))

	.dataa(\my_processor|flush~1_combout ),
	.datab(gnd),
	.datac(\my_processor|FD_IR1|dffe12|q~q ),
	.datad(\my_processor|flush~0_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|IR_in[12]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|IR_in[12]~2 .lut_mask = 16'hA000;
defparam \my_processor|dx1|IR_in[12]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y29_N17
dffeas \my_processor|dx1|DXIR|dffe12|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|IR_in[12]~2_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXIR|dffe12|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXIR|dffe12|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXIR|dffe12|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y29_N28
cycloneive_lcell_comb \my_processor|dx1|IR_in[13]~1 (
// Equation(s):
// \my_processor|dx1|IR_in[13]~1_combout  = (\my_processor|flush~1_combout  & (\my_processor|FD_IR1|dffe13|q~q  & \my_processor|flush~0_combout ))

	.dataa(\my_processor|flush~1_combout ),
	.datab(\my_processor|FD_IR1|dffe13|q~q ),
	.datac(gnd),
	.datad(\my_processor|flush~0_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|IR_in[13]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|IR_in[13]~1 .lut_mask = 16'h8800;
defparam \my_processor|dx1|IR_in[13]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y29_N29
dffeas \my_processor|dx1|DXIR|dffe13|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|IR_in[13]~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXIR|dffe13|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXIR|dffe13|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXIR|dffe13|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y29_N26
cycloneive_lcell_comb \my_processor|alu_B[30]~1 (
// Equation(s):
// \my_processor|alu_B[30]~1_combout  = (\my_processor|mw1|MWir|dffe23|q~q  & (\my_processor|dx1|DXIR|dffe13|q~q  & (\my_processor|mw1|MWir|dffe22|q~q  $ (!\my_processor|dx1|DXIR|dffe12|q~q )))) # (!\my_processor|mw1|MWir|dffe23|q~q  & 
// (!\my_processor|dx1|DXIR|dffe13|q~q  & (\my_processor|mw1|MWir|dffe22|q~q  $ (!\my_processor|dx1|DXIR|dffe12|q~q ))))

	.dataa(\my_processor|mw1|MWir|dffe23|q~q ),
	.datab(\my_processor|mw1|MWir|dffe22|q~q ),
	.datac(\my_processor|dx1|DXIR|dffe12|q~q ),
	.datad(\my_processor|dx1|DXIR|dffe13|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_B[30]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_B[30]~1 .lut_mask = 16'h8241;
defparam \my_processor|alu_B[30]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N22
cycloneive_lcell_comb \my_processor|controls|control[5]~5 (
// Equation(s):
// \my_processor|controls|control[5]~5_combout  = (\my_processor|controls|control[5]~4_combout  & \my_processor|FD_IR1|dffe29|q~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|controls|control[5]~4_combout ),
	.datad(\my_processor|FD_IR1|dffe29|q~q ),
	.cin(gnd),
	.combout(\my_processor|controls|control[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|controls|control[5]~5 .lut_mask = 16'hF000;
defparam \my_processor|controls|control[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N14
cycloneive_lcell_comb \my_processor|controls|control[16] (
// Equation(s):
// \my_processor|controls|control [16] = (\my_processor|controls|control[16]~7_combout  & \my_processor|FD_IR1|dffe30|q~q )

	.dataa(\my_processor|controls|control[16]~7_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|FD_IR1|dffe30|q~q ),
	.cin(gnd),
	.combout(\my_processor|controls|control [16]),
	.cout());
// synopsys translate_off
defparam \my_processor|controls|control[16] .lut_mask = 16'hAA00;
defparam \my_processor|controls|control[16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N18
cycloneive_lcell_comb \my_processor|controls|control[2]~8 (
// Equation(s):
// \my_processor|controls|control[2]~8_combout  = (!\my_processor|controls|control [16] & (((\my_processor|FD_IR1|dffe31|q~q ) # (!\my_processor|FD_IR1|dffe29|q~q )) # (!\my_processor|controls|control[21]~6_combout )))

	.dataa(\my_processor|controls|control[21]~6_combout ),
	.datab(\my_processor|controls|control [16]),
	.datac(\my_processor|FD_IR1|dffe29|q~q ),
	.datad(\my_processor|FD_IR1|dffe31|q~q ),
	.cin(gnd),
	.combout(\my_processor|controls|control[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|controls|control[2]~8 .lut_mask = 16'h3313;
defparam \my_processor|controls|control[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N30
cycloneive_lcell_comb \my_processor|dx1|control_in[2]~10 (
// Equation(s):
// \my_processor|dx1|control_in[2]~10_combout  = (\my_processor|flush~2_combout  & ((\my_processor|controls|control[5]~5_combout ) # ((\my_processor|controls|control[24]~3_combout ) # (!\my_processor|controls|control[2]~8_combout ))))

	.dataa(\my_processor|controls|control[5]~5_combout ),
	.datab(\my_processor|controls|control[2]~8_combout ),
	.datac(\my_processor|controls|control[24]~3_combout ),
	.datad(\my_processor|flush~2_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|control_in[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|control_in[2]~10 .lut_mask = 16'hFB00;
defparam \my_processor|dx1|control_in[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y29_N9
dffeas \my_processor|dx1|DXcontrol|dffe2|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dx1|control_in[2]~10_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXcontrol|dffe2|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXcontrol|dffe2|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXcontrol|dffe2|q .power_up = "low";
// synopsys translate_on

// Location: M9K_X37_Y33_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|PC|dffe11|q~q ,\my_processor|PC|dffe10|q~q ,\my_processor|PC|dffe9|q~q ,\my_processor|PC|dffe8|q~q ,\my_processor|PC|dffe7|q~q ,\my_processor|PC|dffe6|q~q ,\my_processor|PC|dffe5|q~q ,\my_processor|PC|dffe4|q~q ,\my_processor|PC|dffe3|q~q ,
\my_processor|PC|dffe2|q~q ,\my_processor|PC|dffe1|q~q ,\my_processor|PC|dffe0|q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .init_file = "final_one_reg.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_m2a1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000008000000080080200;
// synopsys translate_on

// Location: LCCOMB_X36_Y33_N12
cycloneive_lcell_comb \my_processor|FD_in[26]~18 (
// Equation(s):
// \my_processor|FD_in[26]~18_combout  = (\my_processor|flush~1_combout  & (\my_processor|flush~0_combout  & \my_imem|altsyncram_component|auto_generated|q_a [26]))

	.dataa(\my_processor|flush~1_combout ),
	.datab(gnd),
	.datac(\my_processor|flush~0_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.cin(gnd),
	.combout(\my_processor|FD_in[26]~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|FD_in[26]~18 .lut_mask = 16'hA000;
defparam \my_processor|FD_in[26]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y33_N13
dffeas \my_processor|FD_IR1|dffe26|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|FD_in[26]~18_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|FD_IR1|dffe26|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|FD_IR1|dffe26|q .is_wysiwyg = "true";
defparam \my_processor|FD_IR1|dffe26|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y31_N8
cycloneive_lcell_comb \my_processor|dx1|IR_in[26]~23 (
// Equation(s):
// \my_processor|dx1|IR_in[26]~23_combout  = (\my_processor|flush~1_combout  & (\my_processor|flush~0_combout  & \my_processor|FD_IR1|dffe26|q~q ))

	.dataa(\my_processor|flush~1_combout ),
	.datab(gnd),
	.datac(\my_processor|flush~0_combout ),
	.datad(\my_processor|FD_IR1|dffe26|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|IR_in[26]~23_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|IR_in[26]~23 .lut_mask = 16'hA000;
defparam \my_processor|dx1|IR_in[26]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y31_N9
dffeas \my_processor|dx1|DXIR|dffe26|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|IR_in[26]~23_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXIR|dffe26|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXIR|dffe26|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXIR|dffe26|q .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y29_N25
dffeas \my_processor|xm1|XMIR|dffe26|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dx1|DXIR|dffe26|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|XMIR|dffe26|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|XMIR|dffe26|q .is_wysiwyg = "true";
defparam \my_processor|xm1|XMIR|dffe26|q .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y29_N31
dffeas \my_processor|mw1|MWir|dffe26|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|xm1|XMIR|dffe26|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MWir|dffe26|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MWir|dffe26|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MWir|dffe26|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y33_N30
cycloneive_lcell_comb \my_processor|FD_in[16]~19 (
// Equation(s):
// \my_processor|FD_in[16]~19_combout  = (\my_processor|flush~1_combout  & (\my_processor|flush~0_combout  & \my_imem|altsyncram_component|auto_generated|q_a [16]))

	.dataa(\my_processor|flush~1_combout ),
	.datab(gnd),
	.datac(\my_processor|flush~0_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\my_processor|FD_in[16]~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|FD_in[16]~19 .lut_mask = 16'hA000;
defparam \my_processor|FD_in[16]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y33_N31
dffeas \my_processor|FD_IR1|dffe16|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|FD_in[16]~19_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|FD_IR1|dffe16|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|FD_IR1|dffe16|q .is_wysiwyg = "true";
defparam \my_processor|FD_IR1|dffe16|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y29_N16
cycloneive_lcell_comb \my_processor|dx1|IR_in[16]~0 (
// Equation(s):
// \my_processor|dx1|IR_in[16]~0_combout  = (\my_processor|flush~0_combout  & (\my_processor|FD_IR1|dffe16|q~q  & \my_processor|flush~1_combout ))

	.dataa(\my_processor|flush~0_combout ),
	.datab(gnd),
	.datac(\my_processor|FD_IR1|dffe16|q~q ),
	.datad(\my_processor|flush~1_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|IR_in[16]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|IR_in[16]~0 .lut_mask = 16'hA000;
defparam \my_processor|dx1|IR_in[16]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y29_N17
dffeas \my_processor|dx1|DXIR|dffe16|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|IR_in[16]~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXIR|dffe16|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXIR|dffe16|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXIR|dffe16|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N4
cycloneive_lcell_comb \my_processor|controls|control[18]~11 (
// Equation(s):
// \my_processor|controls|control[18]~11_combout  = (\my_processor|controls|control[5]~4_combout  & !\my_processor|FD_IR1|dffe29|q~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|controls|control[5]~4_combout ),
	.datad(\my_processor|FD_IR1|dffe29|q~q ),
	.cin(gnd),
	.combout(\my_processor|controls|control[18]~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|controls|control[18]~11 .lut_mask = 16'h00F0;
defparam \my_processor|controls|control[18]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N12
cycloneive_lcell_comb \my_processor|controls|WideNor0 (
// Equation(s):
// \my_processor|controls|WideNor0~combout  = (\my_processor|controls|WideNor0~0_combout  & !\my_processor|FD_IR1|dffe29|q~q )

	.dataa(gnd),
	.datab(\my_processor|controls|WideNor0~0_combout ),
	.datac(\my_processor|FD_IR1|dffe29|q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|controls|WideNor0~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|controls|WideNor0 .lut_mask = 16'h0C0C;
defparam \my_processor|controls|WideNor0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N10
cycloneive_lcell_comb \my_processor|controls|control[8]~13 (
// Equation(s):
// \my_processor|controls|control[8]~13_combout  = (!\my_processor|FD_IR1|dffe30|q~q  & (\my_processor|FD_IR1|dffe29|q~q  & \my_processor|FD_IR1|dffe31|q~q ))

	.dataa(\my_processor|FD_IR1|dffe30|q~q ),
	.datab(gnd),
	.datac(\my_processor|FD_IR1|dffe29|q~q ),
	.datad(\my_processor|FD_IR1|dffe31|q~q ),
	.cin(gnd),
	.combout(\my_processor|controls|control[8]~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|controls|control[8]~13 .lut_mask = 16'h5000;
defparam \my_processor|controls|control[8]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N24
cycloneive_lcell_comb \my_processor|controls|control[22]~14 (
// Equation(s):
// \my_processor|controls|control[22]~14_combout  = (!\my_processor|FD_IR1|dffe28|q~q  & (\my_processor|FD_IR1|dffe27|q~q  & \my_processor|controls|control[8]~13_combout ))

	.dataa(gnd),
	.datab(\my_processor|FD_IR1|dffe28|q~q ),
	.datac(\my_processor|FD_IR1|dffe27|q~q ),
	.datad(\my_processor|controls|control[8]~13_combout ),
	.cin(gnd),
	.combout(\my_processor|controls|control[22]~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|controls|control[22]~14 .lut_mask = 16'h3000;
defparam \my_processor|controls|control[22]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N2
cycloneive_lcell_comb \my_processor|controls|control[4]~15 (
// Equation(s):
// \my_processor|controls|control[4]~15_combout  = (\my_processor|controls|control[18]~11_combout ) # ((\my_processor|controls|WideNor0~combout ) # ((\my_processor|controls|control[22]~14_combout ) # (!\my_processor|controls|control[2]~8_combout )))

	.dataa(\my_processor|controls|control[18]~11_combout ),
	.datab(\my_processor|controls|WideNor0~combout ),
	.datac(\my_processor|controls|control[22]~14_combout ),
	.datad(\my_processor|controls|control[2]~8_combout ),
	.cin(gnd),
	.combout(\my_processor|controls|control[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|controls|control[4]~15 .lut_mask = 16'hFEFF;
defparam \my_processor|controls|control[4]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N20
cycloneive_lcell_comb \my_processor|dx1|control_in[4]~18 (
// Equation(s):
// \my_processor|dx1|control_in[4]~18_combout  = (\my_processor|controls|control[4]~15_combout  & (\my_processor|flush~1_combout  & \my_processor|flush~0_combout ))

	.dataa(gnd),
	.datab(\my_processor|controls|control[4]~15_combout ),
	.datac(\my_processor|flush~1_combout ),
	.datad(\my_processor|flush~0_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|control_in[4]~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|control_in[4]~18 .lut_mask = 16'hC000;
defparam \my_processor|dx1|control_in[4]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N21
dffeas \my_processor|dx1|DXcontrol|dffe4|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|control_in[4]~18_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXcontrol|dffe4|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXcontrol|dffe4|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXcontrol|dffe4|q .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y29_N5
dffeas \my_processor|xm1|XMcontrol|dffe4|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dx1|DXcontrol|dffe4|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|XMcontrol|dffe4|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|XMcontrol|dffe4|q .is_wysiwyg = "true";
defparam \my_processor|xm1|XMcontrol|dffe4|q .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y29_N11
dffeas \my_processor|mw1|MWctrl|dffe4|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|xm1|XMcontrol|dffe4|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MWctrl|dffe4|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MWctrl|dffe4|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MWctrl|dffe4|q .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y31_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|PC|dffe11|q~q ,\my_processor|PC|dffe10|q~q ,\my_processor|PC|dffe9|q~q ,\my_processor|PC|dffe8|q~q ,\my_processor|PC|dffe7|q~q ,\my_processor|PC|dffe6|q~q ,\my_processor|PC|dffe5|q~q ,\my_processor|PC|dffe4|q~q ,\my_processor|PC|dffe3|q~q ,
\my_processor|PC|dffe2|q~q ,\my_processor|PC|dffe1|q~q ,\my_processor|PC|dffe0|q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .init_file = "final_one_reg.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_m2a1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003000008000200080080200;
// synopsys translate_on

// Location: LCCOMB_X30_Y31_N0
cycloneive_lcell_comb \my_processor|FD_in[24]~14 (
// Equation(s):
// \my_processor|FD_in[24]~14_combout  = (\my_processor|flush~1_combout  & (\my_processor|flush~0_combout  & \my_imem|altsyncram_component|auto_generated|q_a [24]))

	.dataa(\my_processor|flush~1_combout ),
	.datab(gnd),
	.datac(\my_processor|flush~0_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\my_processor|FD_in[24]~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|FD_in[24]~14 .lut_mask = 16'hA000;
defparam \my_processor|FD_in[24]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y31_N1
dffeas \my_processor|FD_IR1|dffe24|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|FD_in[24]~14_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|FD_IR1|dffe24|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|FD_IR1|dffe24|q .is_wysiwyg = "true";
defparam \my_processor|FD_IR1|dffe24|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y31_N18
cycloneive_lcell_comb \my_processor|dx1|IR_in[24]~22 (
// Equation(s):
// \my_processor|dx1|IR_in[24]~22_combout  = (\my_processor|flush~1_combout  & (\my_processor|flush~0_combout  & \my_processor|FD_IR1|dffe24|q~q ))

	.dataa(\my_processor|flush~1_combout ),
	.datab(gnd),
	.datac(\my_processor|flush~0_combout ),
	.datad(\my_processor|FD_IR1|dffe24|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|IR_in[24]~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|IR_in[24]~22 .lut_mask = 16'hA000;
defparam \my_processor|dx1|IR_in[24]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y31_N19
dffeas \my_processor|dx1|DXIR|dffe24|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|IR_in[24]~22_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXIR|dffe24|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXIR|dffe24|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXIR|dffe24|q .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y29_N23
dffeas \my_processor|xm1|XMIR|dffe24|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dx1|DXIR|dffe24|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|XMIR|dffe24|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|XMIR|dffe24|q .is_wysiwyg = "true";
defparam \my_processor|xm1|XMIR|dffe24|q .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y29_N23
dffeas \my_processor|mw1|MWir|dffe24|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|xm1|XMIR|dffe24|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MWir|dffe24|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MWir|dffe24|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MWir|dffe24|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y31_N2
cycloneive_lcell_comb \my_processor|FD_in[14]~15 (
// Equation(s):
// \my_processor|FD_in[14]~15_combout  = (\my_processor|flush~1_combout  & (\my_processor|flush~0_combout  & \my_imem|altsyncram_component|auto_generated|q_a [14]))

	.dataa(\my_processor|flush~1_combout ),
	.datab(gnd),
	.datac(\my_processor|flush~0_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [14]),
	.cin(gnd),
	.combout(\my_processor|FD_in[14]~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|FD_in[14]~15 .lut_mask = 16'hA000;
defparam \my_processor|FD_in[14]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y31_N3
dffeas \my_processor|FD_IR1|dffe14|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|FD_in[14]~15_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|FD_IR1|dffe14|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|FD_IR1|dffe14|q .is_wysiwyg = "true";
defparam \my_processor|FD_IR1|dffe14|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y29_N24
cycloneive_lcell_comb \my_processor|dx1|IR_in[14]~4 (
// Equation(s):
// \my_processor|dx1|IR_in[14]~4_combout  = (\my_processor|FD_IR1|dffe14|q~q  & (\my_processor|flush~0_combout  & \my_processor|flush~1_combout ))

	.dataa(\my_processor|FD_IR1|dffe14|q~q ),
	.datab(gnd),
	.datac(\my_processor|flush~0_combout ),
	.datad(\my_processor|flush~1_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|IR_in[14]~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|IR_in[14]~4 .lut_mask = 16'hA000;
defparam \my_processor|dx1|IR_in[14]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y29_N25
dffeas \my_processor|dx1|DXIR|dffe14|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|IR_in[14]~4_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXIR|dffe14|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXIR|dffe14|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXIR|dffe14|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y31_N12
cycloneive_lcell_comb \my_processor|dx1|IR_in[25]~21 (
// Equation(s):
// \my_processor|dx1|IR_in[25]~21_combout  = (\my_processor|flush~1_combout  & (\my_processor|flush~0_combout  & \my_processor|FD_IR1|dffe25|q~q ))

	.dataa(\my_processor|flush~1_combout ),
	.datab(gnd),
	.datac(\my_processor|flush~0_combout ),
	.datad(\my_processor|FD_IR1|dffe25|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|IR_in[25]~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|IR_in[25]~21 .lut_mask = 16'hA000;
defparam \my_processor|dx1|IR_in[25]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y31_N13
dffeas \my_processor|dx1|DXIR|dffe25|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|IR_in[25]~21_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXIR|dffe25|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXIR|dffe25|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXIR|dffe25|q .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y29_N27
dffeas \my_processor|xm1|XMIR|dffe25|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dx1|DXIR|dffe25|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|XMIR|dffe25|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|XMIR|dffe25|q .is_wysiwyg = "true";
defparam \my_processor|xm1|XMIR|dffe25|q .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y29_N1
dffeas \my_processor|mw1|MWir|dffe25|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|xm1|XMIR|dffe25|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MWir|dffe25|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MWir|dffe25|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MWir|dffe25|q .power_up = "low";
// synopsys translate_on

// Location: M9K_X37_Y31_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|PC|dffe11|q~q ,\my_processor|PC|dffe10|q~q ,\my_processor|PC|dffe9|q~q ,\my_processor|PC|dffe8|q~q ,\my_processor|PC|dffe7|q~q ,\my_processor|PC|dffe6|q~q ,\my_processor|PC|dffe5|q~q ,\my_processor|PC|dffe4|q~q ,\my_processor|PC|dffe3|q~q ,
\my_processor|PC|dffe2|q~q ,\my_processor|PC|dffe1|q~q ,\my_processor|PC|dffe0|q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .init_file = "final_one_reg.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_m2a1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000080080000;
// synopsys translate_on

// Location: LCCOMB_X30_Y31_N28
cycloneive_lcell_comb \my_processor|FD_in[15]~17 (
// Equation(s):
// \my_processor|FD_in[15]~17_combout  = (\my_processor|flush~1_combout  & (\my_processor|flush~0_combout  & \my_imem|altsyncram_component|auto_generated|q_a [15]))

	.dataa(\my_processor|flush~1_combout ),
	.datab(\my_processor|flush~0_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|FD_in[15]~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|FD_in[15]~17 .lut_mask = 16'h8080;
defparam \my_processor|FD_in[15]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y31_N29
dffeas \my_processor|FD_IR1|dffe15|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|FD_in[15]~17_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|FD_IR1|dffe15|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|FD_IR1|dffe15|q .is_wysiwyg = "true";
defparam \my_processor|FD_IR1|dffe15|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y29_N18
cycloneive_lcell_comb \my_processor|dx1|IR_in[15]~3 (
// Equation(s):
// \my_processor|dx1|IR_in[15]~3_combout  = (\my_processor|flush~1_combout  & (\my_processor|FD_IR1|dffe15|q~q  & \my_processor|flush~0_combout ))

	.dataa(\my_processor|flush~1_combout ),
	.datab(\my_processor|FD_IR1|dffe15|q~q ),
	.datac(\my_processor|flush~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|dx1|IR_in[15]~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|IR_in[15]~3 .lut_mask = 16'h8080;
defparam \my_processor|dx1|IR_in[15]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y29_N19
dffeas \my_processor|dx1|DXIR|dffe15|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|IR_in[15]~3_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXIR|dffe15|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXIR|dffe15|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXIR|dffe15|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y29_N0
cycloneive_lcell_comb \my_processor|alu_B[30]~2 (
// Equation(s):
// \my_processor|alu_B[30]~2_combout  = (\my_processor|mw1|MWir|dffe24|q~q  & (\my_processor|dx1|DXIR|dffe14|q~q  & (\my_processor|mw1|MWir|dffe25|q~q  $ (!\my_processor|dx1|DXIR|dffe15|q~q )))) # (!\my_processor|mw1|MWir|dffe24|q~q  & 
// (!\my_processor|dx1|DXIR|dffe14|q~q  & (\my_processor|mw1|MWir|dffe25|q~q  $ (!\my_processor|dx1|DXIR|dffe15|q~q ))))

	.dataa(\my_processor|mw1|MWir|dffe24|q~q ),
	.datab(\my_processor|dx1|DXIR|dffe14|q~q ),
	.datac(\my_processor|mw1|MWir|dffe25|q~q ),
	.datad(\my_processor|dx1|DXIR|dffe15|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_B[30]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_B[30]~2 .lut_mask = 16'h9009;
defparam \my_processor|alu_B[30]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y29_N10
cycloneive_lcell_comb \my_processor|alu_B[30]~3 (
// Equation(s):
// \my_processor|alu_B[30]~3_combout  = (\my_processor|mw1|MWctrl|dffe4|q~q  & (\my_processor|alu_B[30]~2_combout  & (\my_processor|mw1|MWir|dffe26|q~q  $ (!\my_processor|dx1|DXIR|dffe16|q~q ))))

	.dataa(\my_processor|mw1|MWir|dffe26|q~q ),
	.datab(\my_processor|dx1|DXIR|dffe16|q~q ),
	.datac(\my_processor|mw1|MWctrl|dffe4|q~q ),
	.datad(\my_processor|alu_B[30]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_B[30]~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_B[30]~3 .lut_mask = 16'h9000;
defparam \my_processor|alu_B[30]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y29_N4
cycloneive_lcell_comb \my_processor|B_bypass_MX_sel~2 (
// Equation(s):
// \my_processor|B_bypass_MX_sel~2_combout  = (\my_processor|xm1|XMcontrol|dffe4|q~q  & (\my_processor|dx1|DXIR|dffe16|q~q  $ (!\my_processor|xm1|XMIR|dffe26|q~q )))

	.dataa(gnd),
	.datab(\my_processor|dx1|DXIR|dffe16|q~q ),
	.datac(\my_processor|xm1|XMcontrol|dffe4|q~q ),
	.datad(\my_processor|xm1|XMIR|dffe26|q~q ),
	.cin(gnd),
	.combout(\my_processor|B_bypass_MX_sel~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|B_bypass_MX_sel~2 .lut_mask = 16'hC030;
defparam \my_processor|B_bypass_MX_sel~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y29_N26
cycloneive_lcell_comb \my_processor|B_bypass_MX_sel~1 (
// Equation(s):
// \my_processor|B_bypass_MX_sel~1_combout  = (\my_processor|dx1|DXIR|dffe15|q~q  & (\my_processor|xm1|XMIR|dffe25|q~q  & (\my_processor|dx1|DXIR|dffe14|q~q  $ (!\my_processor|xm1|XMIR|dffe24|q~q )))) # (!\my_processor|dx1|DXIR|dffe15|q~q  & 
// (!\my_processor|xm1|XMIR|dffe25|q~q  & (\my_processor|dx1|DXIR|dffe14|q~q  $ (!\my_processor|xm1|XMIR|dffe24|q~q ))))

	.dataa(\my_processor|dx1|DXIR|dffe15|q~q ),
	.datab(\my_processor|dx1|DXIR|dffe14|q~q ),
	.datac(\my_processor|xm1|XMIR|dffe25|q~q ),
	.datad(\my_processor|xm1|XMIR|dffe24|q~q ),
	.cin(gnd),
	.combout(\my_processor|B_bypass_MX_sel~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|B_bypass_MX_sel~1 .lut_mask = 16'h8421;
defparam \my_processor|B_bypass_MX_sel~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y29_N14
cycloneive_lcell_comb \my_processor|B_bypass_MX_sel~0 (
// Equation(s):
// \my_processor|B_bypass_MX_sel~0_combout  = (\my_processor|dx1|DXIR|dffe12|q~q  & (\my_processor|xm1|XMIR|dffe22|q~q  & (\my_processor|dx1|DXIR|dffe13|q~q  $ (!\my_processor|xm1|XMIR|dffe23|q~q )))) # (!\my_processor|dx1|DXIR|dffe12|q~q  & 
// (!\my_processor|xm1|XMIR|dffe22|q~q  & (\my_processor|dx1|DXIR|dffe13|q~q  $ (!\my_processor|xm1|XMIR|dffe23|q~q ))))

	.dataa(\my_processor|dx1|DXIR|dffe12|q~q ),
	.datab(\my_processor|dx1|DXIR|dffe13|q~q ),
	.datac(\my_processor|xm1|XMIR|dffe23|q~q ),
	.datad(\my_processor|xm1|XMIR|dffe22|q~q ),
	.cin(gnd),
	.combout(\my_processor|B_bypass_MX_sel~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|B_bypass_MX_sel~0 .lut_mask = 16'h8241;
defparam \my_processor|B_bypass_MX_sel~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y29_N2
cycloneive_lcell_comb \my_processor|B_bypass_MX_sel~3 (
// Equation(s):
// \my_processor|B_bypass_MX_sel~3_combout  = (\my_processor|B_bypass_MX_sel~2_combout  & (\my_processor|B_bypass_MX_sel~1_combout  & \my_processor|B_bypass_MX_sel~0_combout ))

	.dataa(gnd),
	.datab(\my_processor|B_bypass_MX_sel~2_combout ),
	.datac(\my_processor|B_bypass_MX_sel~1_combout ),
	.datad(\my_processor|B_bypass_MX_sel~0_combout ),
	.cin(gnd),
	.combout(\my_processor|B_bypass_MX_sel~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|B_bypass_MX_sel~3 .lut_mask = 16'hC000;
defparam \my_processor|B_bypass_MX_sel~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y29_N20
cycloneive_lcell_comb \my_processor|alu_B[30]~4 (
// Equation(s):
// \my_processor|alu_B[30]~4_combout  = (!\my_processor|dx1|DXcontrol|dffe2|q~q  & ((\my_processor|B_bypass_MX_sel~3_combout ) # ((\my_processor|alu_B[30]~1_combout  & \my_processor|alu_B[30]~3_combout ))))

	.dataa(\my_processor|alu_B[30]~1_combout ),
	.datab(\my_processor|dx1|DXcontrol|dffe2|q~q ),
	.datac(\my_processor|alu_B[30]~3_combout ),
	.datad(\my_processor|B_bypass_MX_sel~3_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_B[30]~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_B[30]~4 .lut_mask = 16'h3320;
defparam \my_processor|alu_B[30]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y29_N8
cycloneive_lcell_comb \my_processor|alu_B[30]~0 (
// Equation(s):
// \my_processor|alu_B[30]~0_combout  = (\my_processor|dx1|DXcontrol|dffe2|q~q ) # ((\my_processor|B_bypass_MX_sel~1_combout  & (\my_processor|B_bypass_MX_sel~2_combout  & \my_processor|B_bypass_MX_sel~0_combout )))

	.dataa(\my_processor|B_bypass_MX_sel~1_combout ),
	.datab(\my_processor|B_bypass_MX_sel~2_combout ),
	.datac(\my_processor|dx1|DXcontrol|dffe2|q~q ),
	.datad(\my_processor|B_bypass_MX_sel~0_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_B[30]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_B[30]~0 .lut_mask = 16'hF8F0;
defparam \my_processor|alu_B[30]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y30_N16
cycloneive_lcell_comb \my_processor|alu_B[11]~29 (
// Equation(s):
// \my_processor|alu_B[11]~29_combout  = (\my_processor|alu_B[30]~4_combout  & (((\my_processor|alu_B[30]~0_combout )))) # (!\my_processor|alu_B[30]~4_combout  & ((\my_processor|alu_B[30]~0_combout  & (\my_processor|dx1|DXIR|dffe11|q~q )) # 
// (!\my_processor|alu_B[30]~0_combout  & ((\my_processor|dx1|DXB|dffe11|q~q )))))

	.dataa(\my_processor|dx1|DXIR|dffe11|q~q ),
	.datab(\my_processor|alu_B[30]~4_combout ),
	.datac(\my_processor|dx1|DXB|dffe11|q~q ),
	.datad(\my_processor|alu_B[30]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_B[11]~29_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_B[11]~29 .lut_mask = 16'hEE30;
defparam \my_processor|alu_B[11]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y30_N20
cycloneive_lcell_comb \my_processor|alu_B[11]~30 (
// Equation(s):
// \my_processor|alu_B[11]~30_combout  = (\my_processor|alu_B[30]~4_combout  & ((\my_processor|alu_B[11]~29_combout  & ((\my_processor|xm1|XMoutput|dffe11|q~q ))) # (!\my_processor|alu_B[11]~29_combout  & (\my_processor|WM_bypass_data[11]~23_combout )))) # 
// (!\my_processor|alu_B[30]~4_combout  & (((\my_processor|alu_B[11]~29_combout ))))

	.dataa(\my_processor|WM_bypass_data[11]~23_combout ),
	.datab(\my_processor|alu_B[30]~4_combout ),
	.datac(\my_processor|xm1|XMoutput|dffe11|q~q ),
	.datad(\my_processor|alu_B[11]~29_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_B[11]~30_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_B[11]~30 .lut_mask = 16'hF388;
defparam \my_processor|alu_B[11]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y25_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|PC|dffe11|q~q ,\my_processor|PC|dffe10|q~q ,\my_processor|PC|dffe9|q~q ,\my_processor|PC|dffe8|q~q ,\my_processor|PC|dffe7|q~q ,\my_processor|PC|dffe6|q~q ,\my_processor|PC|dffe5|q~q ,\my_processor|PC|dffe4|q~q ,\my_processor|PC|dffe3|q~q ,
\my_processor|PC|dffe2|q~q ,\my_processor|PC|dffe1|q~q ,\my_processor|PC|dffe0|q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .init_file = "final_one_reg.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_m2a1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001004100044100080080000;
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N12
cycloneive_lcell_comb \my_processor|FD_in[19]~2 (
// Equation(s):
// \my_processor|FD_in[19]~2_combout  = (\my_processor|flush~1_combout  & (\my_processor|flush~0_combout  & \my_imem|altsyncram_component|auto_generated|q_a [19]))

	.dataa(\my_processor|flush~1_combout ),
	.datab(\my_processor|flush~0_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|FD_in[19]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|FD_in[19]~2 .lut_mask = 16'h8080;
defparam \my_processor|FD_in[19]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y27_N13
dffeas \my_processor|FD_IR1|dffe19|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|FD_in[19]~2_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|FD_IR1|dffe19|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|FD_IR1|dffe19|q .is_wysiwyg = "true";
defparam \my_processor|FD_IR1|dffe19|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N26
cycloneive_lcell_comb \my_processor|dx1|IR_in[19]~8 (
// Equation(s):
// \my_processor|dx1|IR_in[19]~8_combout  = (\my_processor|FD_IR1|dffe19|q~q  & (\my_processor|flush~0_combout  & \my_processor|flush~1_combout ))

	.dataa(gnd),
	.datab(\my_processor|FD_IR1|dffe19|q~q ),
	.datac(\my_processor|flush~0_combout ),
	.datad(\my_processor|flush~1_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|IR_in[19]~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|IR_in[19]~8 .lut_mask = 16'hC000;
defparam \my_processor|dx1|IR_in[19]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y29_N27
dffeas \my_processor|dx1|DXIR|dffe19|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|IR_in[19]~8_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXIR|dffe19|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXIR|dffe19|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXIR|dffe19|q .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y27_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|PC|dffe11|q~q ,\my_processor|PC|dffe10|q~q ,\my_processor|PC|dffe9|q~q ,\my_processor|PC|dffe8|q~q ,\my_processor|PC|dffe7|q~q ,\my_processor|PC|dffe6|q~q ,\my_processor|PC|dffe5|q~q ,\my_processor|PC|dffe4|q~q ,\my_processor|PC|dffe3|q~q ,
\my_processor|PC|dffe2|q~q ,\my_processor|PC|dffe1|q~q ,\my_processor|PC|dffe0|q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .init_file = "final_one_reg.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_m2a1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080080000;
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N2
cycloneive_lcell_comb \my_processor|FD_in[20]~3 (
// Equation(s):
// \my_processor|FD_in[20]~3_combout  = (\my_processor|flush~1_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [20] & \my_processor|flush~0_combout ))

	.dataa(\my_processor|flush~1_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(gnd),
	.datad(\my_processor|flush~0_combout ),
	.cin(gnd),
	.combout(\my_processor|FD_in[20]~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|FD_in[20]~3 .lut_mask = 16'h8800;
defparam \my_processor|FD_in[20]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y27_N3
dffeas \my_processor|FD_IR1|dffe20|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|FD_in[20]~3_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|FD_IR1|dffe20|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|FD_IR1|dffe20|q .is_wysiwyg = "true";
defparam \my_processor|FD_IR1|dffe20|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y29_N6
cycloneive_lcell_comb \my_processor|dx1|IR_in[20]~7 (
// Equation(s):
// \my_processor|dx1|IR_in[20]~7_combout  = (\my_processor|flush~1_combout  & (\my_processor|FD_IR1|dffe20|q~q  & \my_processor|flush~0_combout ))

	.dataa(\my_processor|flush~1_combout ),
	.datab(\my_processor|FD_IR1|dffe20|q~q ),
	.datac(\my_processor|flush~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|dx1|IR_in[20]~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|IR_in[20]~7 .lut_mask = 16'h8080;
defparam \my_processor|dx1|IR_in[20]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y29_N7
dffeas \my_processor|dx1|DXIR|dffe20|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|IR_in[20]~7_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXIR|dffe20|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXIR|dffe20|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXIR|dffe20|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N22
cycloneive_lcell_comb \my_processor|A_bypass_MX_sel~1 (
// Equation(s):
// \my_processor|A_bypass_MX_sel~1_combout  = (\my_processor|dx1|DXIR|dffe19|q~q  & (\my_processor|xm1|XMIR|dffe24|q~q  & (\my_processor|dx1|DXIR|dffe20|q~q  $ (!\my_processor|xm1|XMIR|dffe25|q~q )))) # (!\my_processor|dx1|DXIR|dffe19|q~q  & 
// (!\my_processor|xm1|XMIR|dffe24|q~q  & (\my_processor|dx1|DXIR|dffe20|q~q  $ (!\my_processor|xm1|XMIR|dffe25|q~q ))))

	.dataa(\my_processor|dx1|DXIR|dffe19|q~q ),
	.datab(\my_processor|dx1|DXIR|dffe20|q~q ),
	.datac(\my_processor|xm1|XMIR|dffe24|q~q ),
	.datad(\my_processor|xm1|XMIR|dffe25|q~q ),
	.cin(gnd),
	.combout(\my_processor|A_bypass_MX_sel~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|A_bypass_MX_sel~1 .lut_mask = 16'h8421;
defparam \my_processor|A_bypass_MX_sel~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N24
cycloneive_lcell_comb \my_processor|FD_in[21]~4 (
// Equation(s):
// \my_processor|FD_in[21]~4_combout  = (\my_processor|flush~1_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [21] & \my_processor|flush~0_combout ))

	.dataa(\my_processor|flush~1_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datac(gnd),
	.datad(\my_processor|flush~0_combout ),
	.cin(gnd),
	.combout(\my_processor|FD_in[21]~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|FD_in[21]~4 .lut_mask = 16'h8800;
defparam \my_processor|FD_in[21]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y27_N25
dffeas \my_processor|FD_IR1|dffe21|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|FD_in[21]~4_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|FD_IR1|dffe21|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|FD_IR1|dffe21|q .is_wysiwyg = "true";
defparam \my_processor|FD_IR1|dffe21|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y29_N12
cycloneive_lcell_comb \my_processor|dx1|IR_in[21]~9 (
// Equation(s):
// \my_processor|dx1|IR_in[21]~9_combout  = (\my_processor|flush~1_combout  & (\my_processor|flush~0_combout  & \my_processor|FD_IR1|dffe21|q~q ))

	.dataa(\my_processor|flush~1_combout ),
	.datab(gnd),
	.datac(\my_processor|flush~0_combout ),
	.datad(\my_processor|FD_IR1|dffe21|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|IR_in[21]~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|IR_in[21]~9 .lut_mask = 16'hA000;
defparam \my_processor|dx1|IR_in[21]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y29_N13
dffeas \my_processor|dx1|DXIR|dffe21|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|IR_in[21]~9_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXIR|dffe21|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXIR|dffe21|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXIR|dffe21|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N30
cycloneive_lcell_comb \my_processor|A_bypass_MX_sel~2 (
// Equation(s):
// \my_processor|A_bypass_MX_sel~2_combout  = (\my_processor|xm1|XMcontrol|dffe4|q~q  & (\my_processor|xm1|XMIR|dffe26|q~q  $ (!\my_processor|dx1|DXIR|dffe21|q~q )))

	.dataa(\my_processor|xm1|XMIR|dffe26|q~q ),
	.datab(\my_processor|xm1|XMcontrol|dffe4|q~q ),
	.datac(gnd),
	.datad(\my_processor|dx1|DXIR|dffe21|q~q ),
	.cin(gnd),
	.combout(\my_processor|A_bypass_MX_sel~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|A_bypass_MX_sel~2 .lut_mask = 16'h8844;
defparam \my_processor|A_bypass_MX_sel~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y21_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|PC|dffe11|q~q ,\my_processor|PC|dffe10|q~q ,\my_processor|PC|dffe9|q~q ,\my_processor|PC|dffe8|q~q ,\my_processor|PC|dffe7|q~q ,\my_processor|PC|dffe6|q~q ,\my_processor|PC|dffe5|q~q ,\my_processor|PC|dffe4|q~q ,\my_processor|PC|dffe3|q~q ,
\my_processor|PC|dffe2|q~q ,\my_processor|PC|dffe1|q~q ,\my_processor|PC|dffe0|q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .init_file = "final_one_reg.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_m2a1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004000000000000000;
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N0
cycloneive_lcell_comb \my_processor|FD_in[17]~0 (
// Equation(s):
// \my_processor|FD_in[17]~0_combout  = (\my_processor|flush~1_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [17] & \my_processor|flush~0_combout ))

	.dataa(gnd),
	.datab(\my_processor|flush~1_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\my_processor|flush~0_combout ),
	.cin(gnd),
	.combout(\my_processor|FD_in[17]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|FD_in[17]~0 .lut_mask = 16'hC000;
defparam \my_processor|FD_in[17]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y25_N1
dffeas \my_processor|FD_IR1|dffe17|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|FD_in[17]~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|FD_IR1|dffe17|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|FD_IR1|dffe17|q .is_wysiwyg = "true";
defparam \my_processor|FD_IR1|dffe17|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y29_N10
cycloneive_lcell_comb \my_processor|dx1|IR_in[17]~6 (
// Equation(s):
// \my_processor|dx1|IR_in[17]~6_combout  = (\my_processor|flush~1_combout  & (\my_processor|FD_IR1|dffe17|q~q  & \my_processor|flush~0_combout ))

	.dataa(\my_processor|flush~1_combout ),
	.datab(gnd),
	.datac(\my_processor|FD_IR1|dffe17|q~q ),
	.datad(\my_processor|flush~0_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|IR_in[17]~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|IR_in[17]~6 .lut_mask = 16'hA000;
defparam \my_processor|dx1|IR_in[17]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y29_N11
dffeas \my_processor|dx1|DXIR|dffe17|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|IR_in[17]~6_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXIR|dffe17|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXIR|dffe17|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXIR|dffe17|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N30
cycloneive_lcell_comb \my_processor|FD_in[18]~1 (
// Equation(s):
// \my_processor|FD_in[18]~1_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_processor|flush~1_combout  & \my_processor|flush~0_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_processor|flush~1_combout ),
	.datac(gnd),
	.datad(\my_processor|flush~0_combout ),
	.cin(gnd),
	.combout(\my_processor|FD_in[18]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|FD_in[18]~1 .lut_mask = 16'h8800;
defparam \my_processor|FD_in[18]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y25_N31
dffeas \my_processor|FD_IR1|dffe18|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|FD_in[18]~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|FD_IR1|dffe18|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|FD_IR1|dffe18|q .is_wysiwyg = "true";
defparam \my_processor|FD_IR1|dffe18|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y29_N8
cycloneive_lcell_comb \my_processor|dx1|IR_in[18]~5 (
// Equation(s):
// \my_processor|dx1|IR_in[18]~5_combout  = (\my_processor|flush~1_combout  & (\my_processor|FD_IR1|dffe18|q~q  & \my_processor|flush~0_combout ))

	.dataa(\my_processor|flush~1_combout ),
	.datab(\my_processor|FD_IR1|dffe18|q~q ),
	.datac(gnd),
	.datad(\my_processor|flush~0_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|IR_in[18]~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|IR_in[18]~5 .lut_mask = 16'h8800;
defparam \my_processor|dx1|IR_in[18]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y29_N9
dffeas \my_processor|dx1|DXIR|dffe18|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|IR_in[18]~5_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXIR|dffe18|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXIR|dffe18|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXIR|dffe18|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N12
cycloneive_lcell_comb \my_processor|A_bypass_MX_sel~0 (
// Equation(s):
// \my_processor|A_bypass_MX_sel~0_combout  = (\my_processor|xm1|XMIR|dffe23|q~q  & (\my_processor|dx1|DXIR|dffe18|q~q  & (\my_processor|xm1|XMIR|dffe22|q~q  $ (!\my_processor|dx1|DXIR|dffe17|q~q )))) # (!\my_processor|xm1|XMIR|dffe23|q~q  & 
// (!\my_processor|dx1|DXIR|dffe18|q~q  & (\my_processor|xm1|XMIR|dffe22|q~q  $ (!\my_processor|dx1|DXIR|dffe17|q~q ))))

	.dataa(\my_processor|xm1|XMIR|dffe23|q~q ),
	.datab(\my_processor|xm1|XMIR|dffe22|q~q ),
	.datac(\my_processor|dx1|DXIR|dffe17|q~q ),
	.datad(\my_processor|dx1|DXIR|dffe18|q~q ),
	.cin(gnd),
	.combout(\my_processor|A_bypass_MX_sel~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|A_bypass_MX_sel~0 .lut_mask = 16'h8241;
defparam \my_processor|A_bypass_MX_sel~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N4
cycloneive_lcell_comb \my_processor|A_bypass_MX_sel~3 (
// Equation(s):
// \my_processor|A_bypass_MX_sel~3_combout  = (\my_processor|A_bypass_MX_sel~1_combout  & (\my_processor|A_bypass_MX_sel~2_combout  & \my_processor|A_bypass_MX_sel~0_combout ))

	.dataa(\my_processor|A_bypass_MX_sel~1_combout ),
	.datab(gnd),
	.datac(\my_processor|A_bypass_MX_sel~2_combout ),
	.datad(\my_processor|A_bypass_MX_sel~0_combout ),
	.cin(gnd),
	.combout(\my_processor|A_bypass_MX_sel~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|A_bypass_MX_sel~3 .lut_mask = 16'hA000;
defparam \my_processor|A_bypass_MX_sel~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y33_N28
cycloneive_lcell_comb \my_regfile|decoder_writeReg|and16~10 (
// Equation(s):
// \my_regfile|decoder_writeReg|and16~10_combout  = (\my_processor|mw1|MWctrl|dffe4|q~q  & (\my_processor|mw1|MWir|dffe23|q~q  & !\my_processor|mw1|MWir|dffe26|q~q ))

	.dataa(\my_processor|mw1|MWctrl|dffe4|q~q ),
	.datab(gnd),
	.datac(\my_processor|mw1|MWir|dffe23|q~q ),
	.datad(\my_processor|mw1|MWir|dffe26|q~q ),
	.cin(gnd),
	.combout(\my_regfile|decoder_writeReg|and16~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder_writeReg|and16~10 .lut_mask = 16'h00A0;
defparam \my_regfile|decoder_writeReg|and16~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N22
cycloneive_lcell_comb \my_regfile|decoder_writeReg|and16~22 (
// Equation(s):
// \my_regfile|decoder_writeReg|and16~22_combout  = (\my_regfile|decoder_writeReg|and16~10_combout  & (\my_processor|mw1|MWir|dffe25|q~q  & (!\my_processor|mw1|MWir|dffe22|q~q  & \my_processor|mw1|MWir|dffe24|q~q )))

	.dataa(\my_regfile|decoder_writeReg|and16~10_combout ),
	.datab(\my_processor|mw1|MWir|dffe25|q~q ),
	.datac(\my_processor|mw1|MWir|dffe22|q~q ),
	.datad(\my_processor|mw1|MWir|dffe24|q~q ),
	.cin(gnd),
	.combout(\my_regfile|decoder_writeReg|and16~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder_writeReg|and16~22 .lut_mask = 16'h0800;
defparam \my_regfile|decoder_writeReg|and16~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y25_N31
dffeas \my_regfile|gen_registers[14].regs|dffe11|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[11]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[14].regs|dffe11|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[14].regs|dffe11|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[14].regs|dffe11|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N0
cycloneive_lcell_comb \my_regfile|decoder_writeReg|and16~24 (
// Equation(s):
// \my_regfile|decoder_writeReg|and16~24_combout  = (\my_regfile|decoder_writeReg|and16~10_combout  & (\my_processor|mw1|MWir|dffe25|q~q  & (\my_processor|mw1|MWir|dffe22|q~q  & \my_processor|mw1|MWir|dffe24|q~q )))

	.dataa(\my_regfile|decoder_writeReg|and16~10_combout ),
	.datab(\my_processor|mw1|MWir|dffe25|q~q ),
	.datac(\my_processor|mw1|MWir|dffe22|q~q ),
	.datad(\my_processor|mw1|MWir|dffe24|q~q ),
	.cin(gnd),
	.combout(\my_regfile|decoder_writeReg|and16~24_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder_writeReg|and16~24 .lut_mask = 16'h8000;
defparam \my_regfile|decoder_writeReg|and16~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y25_N7
dffeas \my_regfile|gen_registers[15].regs|dffe11|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[11]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[15].regs|dffe11|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[15].regs|dffe11|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[15].regs|dffe11|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y29_N14
cycloneive_lcell_comb \my_regfile|decoder_writeReg|and16~8 (
// Equation(s):
// \my_regfile|decoder_writeReg|and16~8_combout  = (\my_processor|mw1|MWctrl|dffe4|q~q  & (!\my_processor|mw1|MWir|dffe26|q~q  & \my_processor|mw1|MWir|dffe24|q~q ))

	.dataa(\my_processor|mw1|MWctrl|dffe4|q~q ),
	.datab(\my_processor|mw1|MWir|dffe26|q~q ),
	.datac(gnd),
	.datad(\my_processor|mw1|MWir|dffe24|q~q ),
	.cin(gnd),
	.combout(\my_regfile|decoder_writeReg|and16~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder_writeReg|and16~8 .lut_mask = 16'h2200;
defparam \my_regfile|decoder_writeReg|and16~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N30
cycloneive_lcell_comb \my_regfile|decoder_writeReg|and16~23 (
// Equation(s):
// \my_regfile|decoder_writeReg|and16~23_combout  = (\my_regfile|decoder_writeReg|and16~8_combout  & (!\my_processor|mw1|MWir|dffe22|q~q  & (!\my_processor|mw1|MWir|dffe23|q~q  & \my_processor|mw1|MWir|dffe25|q~q )))

	.dataa(\my_regfile|decoder_writeReg|and16~8_combout ),
	.datab(\my_processor|mw1|MWir|dffe22|q~q ),
	.datac(\my_processor|mw1|MWir|dffe23|q~q ),
	.datad(\my_processor|mw1|MWir|dffe25|q~q ),
	.cin(gnd),
	.combout(\my_regfile|decoder_writeReg|and16~23_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder_writeReg|and16~23 .lut_mask = 16'h0200;
defparam \my_regfile|decoder_writeReg|and16~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y25_N13
dffeas \my_regfile|gen_registers[12].regs|dffe11|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[11]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[12].regs|dffe11|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[12].regs|dffe11|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[12].regs|dffe11|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N12
cycloneive_lcell_comb \my_processor|alu_A[11]~415 (
// Equation(s):
// \my_processor|alu_A[11]~415_combout  = (\my_processor|FD_IR1|dffe17|q~q  & ((\my_regfile|gen_registers[13].regs|dffe11|q~q ) # ((\my_processor|FD_IR1|dffe18|q~q )))) # (!\my_processor|FD_IR1|dffe17|q~q  & (((\my_regfile|gen_registers[12].regs|dffe11|q~q  
// & !\my_processor|FD_IR1|dffe18|q~q ))))

	.dataa(\my_processor|FD_IR1|dffe17|q~q ),
	.datab(\my_regfile|gen_registers[13].regs|dffe11|q~q ),
	.datac(\my_regfile|gen_registers[12].regs|dffe11|q~q ),
	.datad(\my_processor|FD_IR1|dffe18|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[11]~415_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[11]~415 .lut_mask = 16'hAAD8;
defparam \my_processor|alu_A[11]~415 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N6
cycloneive_lcell_comb \my_processor|alu_A[11]~416 (
// Equation(s):
// \my_processor|alu_A[11]~416_combout  = (\my_processor|FD_IR1|dffe18|q~q  & ((\my_processor|alu_A[11]~415_combout  & ((\my_regfile|gen_registers[15].regs|dffe11|q~q ))) # (!\my_processor|alu_A[11]~415_combout  & 
// (\my_regfile|gen_registers[14].regs|dffe11|q~q )))) # (!\my_processor|FD_IR1|dffe18|q~q  & (((\my_processor|alu_A[11]~415_combout ))))

	.dataa(\my_processor|FD_IR1|dffe18|q~q ),
	.datab(\my_regfile|gen_registers[14].regs|dffe11|q~q ),
	.datac(\my_regfile|gen_registers[15].regs|dffe11|q~q ),
	.datad(\my_processor|alu_A[11]~415_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[11]~416_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[11]~416 .lut_mask = 16'hF588;
defparam \my_processor|alu_A[11]~416 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N10
cycloneive_lcell_comb \my_processor|alu_A[29]~668 (
// Equation(s):
// \my_processor|alu_A[29]~668_combout  = (\my_processor|FD_IR1|dffe19|q~q ) # ((\my_processor|FD_IR1|dffe18|q~q ) # (\my_processor|FD_IR1|dffe20|q~q ))

	.dataa(\my_processor|FD_IR1|dffe19|q~q ),
	.datab(gnd),
	.datac(\my_processor|FD_IR1|dffe18|q~q ),
	.datad(\my_processor|FD_IR1|dffe20|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[29]~668_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[29]~668 .lut_mask = 16'hFFFA;
defparam \my_processor|alu_A[29]~668 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y29_N30
cycloneive_lcell_comb \my_processor|A_bypass_WX_sel~2 (
// Equation(s):
// \my_processor|A_bypass_WX_sel~2_combout  = (\my_processor|mw1|MWctrl|dffe4|q~q  & (\my_processor|dx1|DXIR|dffe21|q~q  $ (!\my_processor|mw1|MWir|dffe26|q~q )))

	.dataa(\my_processor|dx1|DXIR|dffe21|q~q ),
	.datab(gnd),
	.datac(\my_processor|mw1|MWir|dffe26|q~q ),
	.datad(\my_processor|mw1|MWctrl|dffe4|q~q ),
	.cin(gnd),
	.combout(\my_processor|A_bypass_WX_sel~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|A_bypass_WX_sel~2 .lut_mask = 16'hA500;
defparam \my_processor|A_bypass_WX_sel~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y29_N22
cycloneive_lcell_comb \my_processor|A_bypass_WX_sel~1 (
// Equation(s):
// \my_processor|A_bypass_WX_sel~1_combout  = (\my_processor|dx1|DXIR|dffe20|q~q  & (\my_processor|mw1|MWir|dffe25|q~q  & (\my_processor|mw1|MWir|dffe24|q~q  $ (!\my_processor|dx1|DXIR|dffe19|q~q )))) # (!\my_processor|dx1|DXIR|dffe20|q~q  & 
// (!\my_processor|mw1|MWir|dffe25|q~q  & (\my_processor|mw1|MWir|dffe24|q~q  $ (!\my_processor|dx1|DXIR|dffe19|q~q ))))

	.dataa(\my_processor|dx1|DXIR|dffe20|q~q ),
	.datab(\my_processor|mw1|MWir|dffe25|q~q ),
	.datac(\my_processor|mw1|MWir|dffe24|q~q ),
	.datad(\my_processor|dx1|DXIR|dffe19|q~q ),
	.cin(gnd),
	.combout(\my_processor|A_bypass_WX_sel~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|A_bypass_WX_sel~1 .lut_mask = 16'h9009;
defparam \my_processor|A_bypass_WX_sel~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y29_N4
cycloneive_lcell_comb \my_processor|A_bypass_WX_sel~0 (
// Equation(s):
// \my_processor|A_bypass_WX_sel~0_combout  = (\my_processor|dx1|DXIR|dffe17|q~q  & (\my_processor|mw1|MWir|dffe22|q~q  & (\my_processor|dx1|DXIR|dffe18|q~q  $ (!\my_processor|mw1|MWir|dffe23|q~q )))) # (!\my_processor|dx1|DXIR|dffe17|q~q  & 
// (!\my_processor|mw1|MWir|dffe22|q~q  & (\my_processor|dx1|DXIR|dffe18|q~q  $ (!\my_processor|mw1|MWir|dffe23|q~q ))))

	.dataa(\my_processor|dx1|DXIR|dffe17|q~q ),
	.datab(\my_processor|dx1|DXIR|dffe18|q~q ),
	.datac(\my_processor|mw1|MWir|dffe23|q~q ),
	.datad(\my_processor|mw1|MWir|dffe22|q~q ),
	.cin(gnd),
	.combout(\my_processor|A_bypass_WX_sel~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|A_bypass_WX_sel~0 .lut_mask = 16'h8241;
defparam \my_processor|A_bypass_WX_sel~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N14
cycloneive_lcell_comb \my_processor|A_bypass_WX_sel~3 (
// Equation(s):
// \my_processor|A_bypass_WX_sel~3_combout  = (\my_processor|A_bypass_WX_sel~2_combout  & (\my_processor|A_bypass_WX_sel~1_combout  & \my_processor|A_bypass_WX_sel~0_combout ))

	.dataa(\my_processor|A_bypass_WX_sel~2_combout ),
	.datab(gnd),
	.datac(\my_processor|A_bypass_WX_sel~1_combout ),
	.datad(\my_processor|A_bypass_WX_sel~0_combout ),
	.cin(gnd),
	.combout(\my_processor|A_bypass_WX_sel~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|A_bypass_WX_sel~3 .lut_mask = 16'hA000;
defparam \my_processor|A_bypass_WX_sel~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N0
cycloneive_lcell_comb \my_processor|alu_A[29]~15 (
// Equation(s):
// \my_processor|alu_A[29]~15_combout  = (\my_processor|alu_A[29]~668_combout  & (!\my_processor|FD_IR1|dffe21|q~q  & (!\my_processor|A_bypass_WX_sel~3_combout  & !\my_processor|A_bypass_MX_sel~3_combout )))

	.dataa(\my_processor|alu_A[29]~668_combout ),
	.datab(\my_processor|FD_IR1|dffe21|q~q ),
	.datac(\my_processor|A_bypass_WX_sel~3_combout ),
	.datad(\my_processor|A_bypass_MX_sel~3_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[29]~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[29]~15 .lut_mask = 16'h0002;
defparam \my_processor|alu_A[29]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N26
cycloneive_lcell_comb \my_regfile|decoder_writeReg|and16~16 (
// Equation(s):
// \my_regfile|decoder_writeReg|and16~16_combout  = (\my_regfile|decoder_writeReg|and16~10_combout  & (\my_processor|mw1|MWir|dffe25|q~q  & (!\my_processor|mw1|MWir|dffe22|q~q  & !\my_processor|mw1|MWir|dffe24|q~q )))

	.dataa(\my_regfile|decoder_writeReg|and16~10_combout ),
	.datab(\my_processor|mw1|MWir|dffe25|q~q ),
	.datac(\my_processor|mw1|MWir|dffe22|q~q ),
	.datad(\my_processor|mw1|MWir|dffe24|q~q ),
	.cin(gnd),
	.combout(\my_regfile|decoder_writeReg|and16~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder_writeReg|and16~16 .lut_mask = 16'h0008;
defparam \my_regfile|decoder_writeReg|and16~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y21_N11
dffeas \my_regfile|gen_registers[10].regs|dffe11|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[11]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[10].regs|dffe11|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[10].regs|dffe11|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[10].regs|dffe11|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y29_N6
cycloneive_lcell_comb \my_regfile|decoder_writeReg|and16~17 (
// Equation(s):
// \my_regfile|decoder_writeReg|and16~17_combout  = (!\my_processor|mw1|MWir|dffe24|q~q  & (!\my_processor|mw1|MWir|dffe23|q~q  & \my_processor|mw1|MWir|dffe25|q~q ))

	.dataa(\my_processor|mw1|MWir|dffe24|q~q ),
	.datab(\my_processor|mw1|MWir|dffe23|q~q ),
	.datac(gnd),
	.datad(\my_processor|mw1|MWir|dffe25|q~q ),
	.cin(gnd),
	.combout(\my_regfile|decoder_writeReg|and16~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder_writeReg|and16~17 .lut_mask = 16'h1100;
defparam \my_regfile|decoder_writeReg|and16~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y29_N2
cycloneive_lcell_comb \my_regfile|decoder_writeReg|and16~19 (
// Equation(s):
// \my_regfile|decoder_writeReg|and16~19_combout  = (\my_regfile|decoder_writeReg|and16~17_combout  & (\my_processor|mw1|MWctrl|dffe4|q~q  & (!\my_processor|mw1|MWir|dffe22|q~q  & !\my_processor|mw1|MWir|dffe26|q~q )))

	.dataa(\my_regfile|decoder_writeReg|and16~17_combout ),
	.datab(\my_processor|mw1|MWctrl|dffe4|q~q ),
	.datac(\my_processor|mw1|MWir|dffe22|q~q ),
	.datad(\my_processor|mw1|MWir|dffe26|q~q ),
	.cin(gnd),
	.combout(\my_regfile|decoder_writeReg|and16~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder_writeReg|and16~19 .lut_mask = 16'h0008;
defparam \my_regfile|decoder_writeReg|and16~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y25_N29
dffeas \my_regfile|gen_registers[8].regs|dffe11|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[11]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[8].regs|dffe11|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[8].regs|dffe11|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[8].regs|dffe11|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N28
cycloneive_lcell_comb \my_processor|alu_A[11]~412 (
// Equation(s):
// \my_processor|alu_A[11]~412_combout  = (\my_processor|FD_IR1|dffe17|q~q  & (((\my_processor|FD_IR1|dffe18|q~q )))) # (!\my_processor|FD_IR1|dffe17|q~q  & ((\my_processor|FD_IR1|dffe18|q~q  & (\my_regfile|gen_registers[10].regs|dffe11|q~q )) # 
// (!\my_processor|FD_IR1|dffe18|q~q  & ((\my_regfile|gen_registers[8].regs|dffe11|q~q )))))

	.dataa(\my_processor|FD_IR1|dffe17|q~q ),
	.datab(\my_regfile|gen_registers[10].regs|dffe11|q~q ),
	.datac(\my_regfile|gen_registers[8].regs|dffe11|q~q ),
	.datad(\my_processor|FD_IR1|dffe18|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[11]~412_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[11]~412 .lut_mask = 16'hEE50;
defparam \my_processor|alu_A[11]~412 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N16
cycloneive_lcell_comb \my_regfile|decoder_writeReg|and16~20 (
// Equation(s):
// \my_regfile|decoder_writeReg|and16~20_combout  = (\my_regfile|decoder_writeReg|and16~10_combout  & (\my_processor|mw1|MWir|dffe25|q~q  & (\my_processor|mw1|MWir|dffe22|q~q  & !\my_processor|mw1|MWir|dffe24|q~q )))

	.dataa(\my_regfile|decoder_writeReg|and16~10_combout ),
	.datab(\my_processor|mw1|MWir|dffe25|q~q ),
	.datac(\my_processor|mw1|MWir|dffe22|q~q ),
	.datad(\my_processor|mw1|MWir|dffe24|q~q ),
	.cin(gnd),
	.combout(\my_regfile|decoder_writeReg|and16~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder_writeReg|and16~20 .lut_mask = 16'h0080;
defparam \my_regfile|decoder_writeReg|and16~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y25_N31
dffeas \my_regfile|gen_registers[11].regs|dffe11|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[11]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[11].regs|dffe11|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[11].regs|dffe11|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[11].regs|dffe11|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y29_N12
cycloneive_lcell_comb \my_regfile|decoder_writeReg|and16~18 (
// Equation(s):
// \my_regfile|decoder_writeReg|and16~18_combout  = (\my_regfile|decoder_writeReg|and16~17_combout  & (\my_processor|mw1|MWir|dffe22|q~q  & (\my_processor|mw1|MWctrl|dffe4|q~q  & !\my_processor|mw1|MWir|dffe26|q~q )))

	.dataa(\my_regfile|decoder_writeReg|and16~17_combout ),
	.datab(\my_processor|mw1|MWir|dffe22|q~q ),
	.datac(\my_processor|mw1|MWctrl|dffe4|q~q ),
	.datad(\my_processor|mw1|MWir|dffe26|q~q ),
	.cin(gnd),
	.combout(\my_regfile|decoder_writeReg|and16~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder_writeReg|and16~18 .lut_mask = 16'h0080;
defparam \my_regfile|decoder_writeReg|and16~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y21_N9
dffeas \my_regfile|gen_registers[9].regs|dffe11|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[11]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[9].regs|dffe11|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[9].regs|dffe11|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[9].regs|dffe11|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N30
cycloneive_lcell_comb \my_processor|alu_A[11]~413 (
// Equation(s):
// \my_processor|alu_A[11]~413_combout  = (\my_processor|FD_IR1|dffe17|q~q  & ((\my_processor|alu_A[11]~412_combout  & (\my_regfile|gen_registers[11].regs|dffe11|q~q )) # (!\my_processor|alu_A[11]~412_combout  & ((\my_regfile|gen_registers[9].regs|dffe11|q~q 
// ))))) # (!\my_processor|FD_IR1|dffe17|q~q  & (\my_processor|alu_A[11]~412_combout ))

	.dataa(\my_processor|FD_IR1|dffe17|q~q ),
	.datab(\my_processor|alu_A[11]~412_combout ),
	.datac(\my_regfile|gen_registers[11].regs|dffe11|q~q ),
	.datad(\my_regfile|gen_registers[9].regs|dffe11|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[11]~413_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[11]~413 .lut_mask = 16'hE6C4;
defparam \my_processor|alu_A[11]~413 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N30
cycloneive_lcell_comb \my_regfile|decoder_writeReg|and16~14 (
// Equation(s):
// \my_regfile|decoder_writeReg|and16~14_combout  = (\my_regfile|decoder_writeReg|and16~10_combout  & (!\my_processor|mw1|MWir|dffe25|q~q  & (\my_processor|mw1|MWir|dffe22|q~q  & !\my_processor|mw1|MWir|dffe24|q~q )))

	.dataa(\my_regfile|decoder_writeReg|and16~10_combout ),
	.datab(\my_processor|mw1|MWir|dffe25|q~q ),
	.datac(\my_processor|mw1|MWir|dffe22|q~q ),
	.datad(\my_processor|mw1|MWir|dffe24|q~q ),
	.cin(gnd),
	.combout(\my_regfile|decoder_writeReg|and16~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder_writeReg|and16~14 .lut_mask = 16'h0020;
defparam \my_regfile|decoder_writeReg|and16~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y24_N9
dffeas \my_regfile|gen_registers[3].regs|dffe11|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[11]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[3].regs|dffe11|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[3].regs|dffe11|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[3].regs|dffe11|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N10
cycloneive_lcell_comb \my_processor|alu_A[29]~7 (
// Equation(s):
// \my_processor|alu_A[29]~7_combout  = (\my_processor|FD_IR1|dffe20|q~q ) # ((\my_processor|FD_IR1|dffe17|q~q  & !\my_processor|FD_IR1|dffe19|q~q ))

	.dataa(\my_processor|FD_IR1|dffe17|q~q ),
	.datab(\my_processor|FD_IR1|dffe20|q~q ),
	.datac(gnd),
	.datad(\my_processor|FD_IR1|dffe19|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[29]~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[29]~7 .lut_mask = 16'hCCEE;
defparam \my_processor|alu_A[29]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N28
cycloneive_lcell_comb \my_processor|alu_A[29]~6 (
// Equation(s):
// \my_processor|alu_A[29]~6_combout  = (\my_processor|FD_IR1|dffe20|q~q ) # (\my_processor|FD_IR1|dffe19|q~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|FD_IR1|dffe20|q~q ),
	.datad(\my_processor|FD_IR1|dffe19|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[29]~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[29]~6 .lut_mask = 16'hFFF0;
defparam \my_processor|alu_A[29]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N14
cycloneive_lcell_comb \my_regfile|decoder_writeReg|and16~11 (
// Equation(s):
// \my_regfile|decoder_writeReg|and16~11_combout  = (\my_regfile|decoder_writeReg|and16~10_combout  & (!\my_processor|mw1|MWir|dffe25|q~q  & (!\my_processor|mw1|MWir|dffe22|q~q  & \my_processor|mw1|MWir|dffe24|q~q )))

	.dataa(\my_regfile|decoder_writeReg|and16~10_combout ),
	.datab(\my_processor|mw1|MWir|dffe25|q~q ),
	.datac(\my_processor|mw1|MWir|dffe22|q~q ),
	.datad(\my_processor|mw1|MWir|dffe24|q~q ),
	.cin(gnd),
	.combout(\my_regfile|decoder_writeReg|and16~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder_writeReg|and16~11 .lut_mask = 16'h0200;
defparam \my_regfile|decoder_writeReg|and16~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y22_N31
dffeas \my_regfile|gen_registers[6].regs|dffe11|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[11]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[6].regs|dffe11|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[6].regs|dffe11|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[6].regs|dffe11|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N16
cycloneive_lcell_comb \my_regfile|decoder_writeReg|and16~9 (
// Equation(s):
// \my_regfile|decoder_writeReg|and16~9_combout  = (\my_regfile|decoder_writeReg|and16~8_combout  & (\my_processor|mw1|MWir|dffe22|q~q  & (!\my_processor|mw1|MWir|dffe23|q~q  & !\my_processor|mw1|MWir|dffe25|q~q )))

	.dataa(\my_regfile|decoder_writeReg|and16~8_combout ),
	.datab(\my_processor|mw1|MWir|dffe22|q~q ),
	.datac(\my_processor|mw1|MWir|dffe23|q~q ),
	.datad(\my_processor|mw1|MWir|dffe25|q~q ),
	.cin(gnd),
	.combout(\my_regfile|decoder_writeReg|and16~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder_writeReg|and16~9 .lut_mask = 16'h0008;
defparam \my_regfile|decoder_writeReg|and16~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y22_N17
dffeas \my_regfile|gen_registers[5].regs|dffe11|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[11]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[5].regs|dffe11|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[5].regs|dffe11|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[5].regs|dffe11|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N18
cycloneive_lcell_comb \my_regfile|decoder_writeReg|and16~12 (
// Equation(s):
// \my_regfile|decoder_writeReg|and16~12_combout  = (\my_regfile|decoder_writeReg|and16~8_combout  & (!\my_processor|mw1|MWir|dffe22|q~q  & (!\my_processor|mw1|MWir|dffe23|q~q  & !\my_processor|mw1|MWir|dffe25|q~q )))

	.dataa(\my_regfile|decoder_writeReg|and16~8_combout ),
	.datab(\my_processor|mw1|MWir|dffe22|q~q ),
	.datac(\my_processor|mw1|MWir|dffe23|q~q ),
	.datad(\my_processor|mw1|MWir|dffe25|q~q ),
	.cin(gnd),
	.combout(\my_regfile|decoder_writeReg|and16~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder_writeReg|and16~12 .lut_mask = 16'h0002;
defparam \my_regfile|decoder_writeReg|and16~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N9
dffeas \my_regfile|gen_registers[4].regs|dffe11|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[11]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[4].regs|dffe11|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[4].regs|dffe11|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[4].regs|dffe11|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N8
cycloneive_lcell_comb \my_processor|alu_A[11]~409 (
// Equation(s):
// \my_processor|alu_A[11]~409_combout  = (\my_processor|FD_IR1|dffe18|q~q  & (((\my_processor|FD_IR1|dffe17|q~q )))) # (!\my_processor|FD_IR1|dffe18|q~q  & ((\my_processor|FD_IR1|dffe17|q~q  & (\my_regfile|gen_registers[5].regs|dffe11|q~q )) # 
// (!\my_processor|FD_IR1|dffe17|q~q  & ((\my_regfile|gen_registers[4].regs|dffe11|q~q )))))

	.dataa(\my_regfile|gen_registers[5].regs|dffe11|q~q ),
	.datab(\my_processor|FD_IR1|dffe18|q~q ),
	.datac(\my_regfile|gen_registers[4].regs|dffe11|q~q ),
	.datad(\my_processor|FD_IR1|dffe17|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[11]~409_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[11]~409 .lut_mask = 16'hEE30;
defparam \my_processor|alu_A[11]~409 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N8
cycloneive_lcell_comb \my_regfile|decoder_writeReg|and16~13 (
// Equation(s):
// \my_regfile|decoder_writeReg|and16~13_combout  = (\my_regfile|decoder_writeReg|and16~10_combout  & (!\my_processor|mw1|MWir|dffe25|q~q  & (\my_processor|mw1|MWir|dffe22|q~q  & \my_processor|mw1|MWir|dffe24|q~q )))

	.dataa(\my_regfile|decoder_writeReg|and16~10_combout ),
	.datab(\my_processor|mw1|MWir|dffe25|q~q ),
	.datac(\my_processor|mw1|MWir|dffe22|q~q ),
	.datad(\my_processor|mw1|MWir|dffe24|q~q ),
	.cin(gnd),
	.combout(\my_regfile|decoder_writeReg|and16~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder_writeReg|and16~13 .lut_mask = 16'h2000;
defparam \my_regfile|decoder_writeReg|and16~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N7
dffeas \my_regfile|gen_registers[7].regs|dffe11|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[11]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[7].regs|dffe11|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[7].regs|dffe11|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[7].regs|dffe11|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N6
cycloneive_lcell_comb \my_processor|alu_A[11]~410 (
// Equation(s):
// \my_processor|alu_A[11]~410_combout  = (\my_processor|alu_A[11]~409_combout  & (((\my_regfile|gen_registers[7].regs|dffe11|q~q ) # (!\my_processor|FD_IR1|dffe18|q~q )))) # (!\my_processor|alu_A[11]~409_combout  & 
// (\my_regfile|gen_registers[6].regs|dffe11|q~q  & ((\my_processor|FD_IR1|dffe18|q~q ))))

	.dataa(\my_regfile|gen_registers[6].regs|dffe11|q~q ),
	.datab(\my_processor|alu_A[11]~409_combout ),
	.datac(\my_regfile|gen_registers[7].regs|dffe11|q~q ),
	.datad(\my_processor|FD_IR1|dffe18|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[11]~410_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[11]~410 .lut_mask = 16'hE2CC;
defparam \my_processor|alu_A[11]~410 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N24
cycloneive_lcell_comb \my_regfile|decoder_writeReg|and16~15 (
// Equation(s):
// \my_regfile|decoder_writeReg|and16~15_combout  = (\my_regfile|decoder_writeReg|and16~10_combout  & (!\my_processor|mw1|MWir|dffe25|q~q  & (!\my_processor|mw1|MWir|dffe22|q~q  & !\my_processor|mw1|MWir|dffe24|q~q )))

	.dataa(\my_regfile|decoder_writeReg|and16~10_combout ),
	.datab(\my_processor|mw1|MWir|dffe25|q~q ),
	.datac(\my_processor|mw1|MWir|dffe22|q~q ),
	.datad(\my_processor|mw1|MWir|dffe24|q~q ),
	.cin(gnd),
	.combout(\my_regfile|decoder_writeReg|and16~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder_writeReg|and16~15 .lut_mask = 16'h0002;
defparam \my_regfile|decoder_writeReg|and16~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y24_N7
dffeas \my_regfile|gen_registers[2].regs|dffe11|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[11]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[2].regs|dffe11|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[2].regs|dffe11|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[2].regs|dffe11|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N0
cycloneive_lcell_comb \my_processor|alu_A[11]~411 (
// Equation(s):
// \my_processor|alu_A[11]~411_combout  = (\my_processor|alu_A[29]~6_combout  & ((\my_processor|alu_A[29]~7_combout ) # ((\my_processor|alu_A[11]~410_combout )))) # (!\my_processor|alu_A[29]~6_combout  & (!\my_processor|alu_A[29]~7_combout  & 
// ((\my_regfile|gen_registers[2].regs|dffe11|q~q ))))

	.dataa(\my_processor|alu_A[29]~6_combout ),
	.datab(\my_processor|alu_A[29]~7_combout ),
	.datac(\my_processor|alu_A[11]~410_combout ),
	.datad(\my_regfile|gen_registers[2].regs|dffe11|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[11]~411_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[11]~411 .lut_mask = 16'hB9A8;
defparam \my_processor|alu_A[11]~411 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N2
cycloneive_lcell_comb \my_processor|alu_A[11]~414 (
// Equation(s):
// \my_processor|alu_A[11]~414_combout  = (\my_processor|alu_A[29]~7_combout  & ((\my_processor|alu_A[11]~411_combout  & (\my_processor|alu_A[11]~413_combout )) # (!\my_processor|alu_A[11]~411_combout  & ((\my_regfile|gen_registers[3].regs|dffe11|q~q ))))) # 
// (!\my_processor|alu_A[29]~7_combout  & (((\my_processor|alu_A[11]~411_combout ))))

	.dataa(\my_processor|alu_A[11]~413_combout ),
	.datab(\my_regfile|gen_registers[3].regs|dffe11|q~q ),
	.datac(\my_processor|alu_A[29]~7_combout ),
	.datad(\my_processor|alu_A[11]~411_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[11]~414_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[11]~414 .lut_mask = 16'hAFC0;
defparam \my_processor|alu_A[11]~414 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N16
cycloneive_lcell_comb \my_processor|alu_A[0]~26 (
// Equation(s):
// \my_processor|alu_A[0]~26_combout  = (!\my_processor|FD_IR1|dffe21|q~q  & (!\my_processor|A_bypass_WX_sel~3_combout  & !\my_processor|A_bypass_MX_sel~3_combout ))

	.dataa(gnd),
	.datab(\my_processor|FD_IR1|dffe21|q~q ),
	.datac(\my_processor|A_bypass_WX_sel~3_combout ),
	.datad(\my_processor|A_bypass_MX_sel~3_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[0]~26_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[0]~26 .lut_mask = 16'h0003;
defparam \my_processor|alu_A[0]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y29_N20
cycloneive_lcell_comb \my_regfile|decoder_writeReg|and16~30 (
// Equation(s):
// \my_regfile|decoder_writeReg|and16~30_combout  = (\my_processor|mw1|MWctrl|dffe4|q~q  & (\my_processor|mw1|MWir|dffe22|q~q  & \my_processor|mw1|MWir|dffe26|q~q ))

	.dataa(\my_processor|mw1|MWctrl|dffe4|q~q ),
	.datab(gnd),
	.datac(\my_processor|mw1|MWir|dffe22|q~q ),
	.datad(\my_processor|mw1|MWir|dffe26|q~q ),
	.cin(gnd),
	.combout(\my_regfile|decoder_writeReg|and16~30_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder_writeReg|and16~30 .lut_mask = 16'hA000;
defparam \my_regfile|decoder_writeReg|and16~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N8
cycloneive_lcell_comb \my_regfile|decoder_writeReg|and16~40 (
// Equation(s):
// \my_regfile|decoder_writeReg|and16~40_combout  = (\my_processor|mw1|MWir|dffe24|q~q  & (\my_processor|mw1|MWir|dffe23|q~q  & (\my_regfile|decoder_writeReg|and16~30_combout  & \my_processor|mw1|MWir|dffe25|q~q )))

	.dataa(\my_processor|mw1|MWir|dffe24|q~q ),
	.datab(\my_processor|mw1|MWir|dffe23|q~q ),
	.datac(\my_regfile|decoder_writeReg|and16~30_combout ),
	.datad(\my_processor|mw1|MWir|dffe25|q~q ),
	.cin(gnd),
	.combout(\my_regfile|decoder_writeReg|and16~40_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder_writeReg|and16~40 .lut_mask = 16'h8000;
defparam \my_regfile|decoder_writeReg|and16~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y26_N31
dffeas \my_regfile|gen_registers[31].regs|dffe11|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[11]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[31].regs|dffe11|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[31].regs|dffe11|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[31].regs|dffe11|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N24
cycloneive_lcell_comb \my_regfile|decoder_writeReg|and16~37 (
// Equation(s):
// \my_regfile|decoder_writeReg|and16~37_combout  = (\my_processor|mw1|MWir|dffe24|q~q  & (\my_processor|mw1|MWir|dffe23|q~q  & (\my_regfile|decoder_writeReg|and16~30_combout  & !\my_processor|mw1|MWir|dffe25|q~q )))

	.dataa(\my_processor|mw1|MWir|dffe24|q~q ),
	.datab(\my_processor|mw1|MWir|dffe23|q~q ),
	.datac(\my_regfile|decoder_writeReg|and16~30_combout ),
	.datad(\my_processor|mw1|MWir|dffe25|q~q ),
	.cin(gnd),
	.combout(\my_regfile|decoder_writeReg|and16~37_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder_writeReg|and16~37 .lut_mask = 16'h0080;
defparam \my_regfile|decoder_writeReg|and16~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y26_N13
dffeas \my_regfile|gen_registers[23].regs|dffe11|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[11]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[23].regs|dffe11|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[23].regs|dffe11|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[23].regs|dffe11|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N14
cycloneive_lcell_comb \my_regfile|decoder_writeReg|and16~38 (
// Equation(s):
// \my_regfile|decoder_writeReg|and16~38_combout  = (!\my_processor|mw1|MWir|dffe24|q~q  & (\my_processor|mw1|MWir|dffe23|q~q  & (\my_regfile|decoder_writeReg|and16~30_combout  & \my_processor|mw1|MWir|dffe25|q~q )))

	.dataa(\my_processor|mw1|MWir|dffe24|q~q ),
	.datab(\my_processor|mw1|MWir|dffe23|q~q ),
	.datac(\my_regfile|decoder_writeReg|and16~30_combout ),
	.datad(\my_processor|mw1|MWir|dffe25|q~q ),
	.cin(gnd),
	.combout(\my_regfile|decoder_writeReg|and16~38_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder_writeReg|and16~38 .lut_mask = 16'h4000;
defparam \my_regfile|decoder_writeReg|and16~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y27_N25
dffeas \my_regfile|gen_registers[27].regs|dffe11|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[11]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[27].regs|dffe11|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[27].regs|dffe11|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[27].regs|dffe11|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y29_N26
cycloneive_lcell_comb \my_regfile|decoder_writeReg|and16~39 (
// Equation(s):
// \my_regfile|decoder_writeReg|and16~39_combout  = (\my_regfile|decoder_writeReg|and16~30_combout  & (\my_processor|mw1|MWir|dffe23|q~q  & (!\my_processor|mw1|MWir|dffe25|q~q  & !\my_processor|mw1|MWir|dffe24|q~q )))

	.dataa(\my_regfile|decoder_writeReg|and16~30_combout ),
	.datab(\my_processor|mw1|MWir|dffe23|q~q ),
	.datac(\my_processor|mw1|MWir|dffe25|q~q ),
	.datad(\my_processor|mw1|MWir|dffe24|q~q ),
	.cin(gnd),
	.combout(\my_regfile|decoder_writeReg|and16~39_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder_writeReg|and16~39 .lut_mask = 16'h0008;
defparam \my_regfile|decoder_writeReg|and16~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y27_N5
dffeas \my_regfile|gen_registers[19].regs|dffe11|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[11]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[19].regs|dffe11|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[19].regs|dffe11|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[19].regs|dffe11|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N4
cycloneive_lcell_comb \my_processor|alu_A[11]~424 (
// Equation(s):
// \my_processor|alu_A[11]~424_combout  = (\my_processor|FD_IR1|dffe19|q~q  & (((\my_processor|FD_IR1|dffe20|q~q )))) # (!\my_processor|FD_IR1|dffe19|q~q  & ((\my_processor|FD_IR1|dffe20|q~q  & (\my_regfile|gen_registers[27].regs|dffe11|q~q )) # 
// (!\my_processor|FD_IR1|dffe20|q~q  & ((\my_regfile|gen_registers[19].regs|dffe11|q~q )))))

	.dataa(\my_processor|FD_IR1|dffe19|q~q ),
	.datab(\my_regfile|gen_registers[27].regs|dffe11|q~q ),
	.datac(\my_regfile|gen_registers[19].regs|dffe11|q~q ),
	.datad(\my_processor|FD_IR1|dffe20|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[11]~424_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[11]~424 .lut_mask = 16'hEE50;
defparam \my_processor|alu_A[11]~424 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N12
cycloneive_lcell_comb \my_processor|alu_A[11]~425 (
// Equation(s):
// \my_processor|alu_A[11]~425_combout  = (\my_processor|FD_IR1|dffe19|q~q  & ((\my_processor|alu_A[11]~424_combout  & (\my_regfile|gen_registers[31].regs|dffe11|q~q )) # (!\my_processor|alu_A[11]~424_combout  & 
// ((\my_regfile|gen_registers[23].regs|dffe11|q~q ))))) # (!\my_processor|FD_IR1|dffe19|q~q  & (((\my_processor|alu_A[11]~424_combout ))))

	.dataa(\my_regfile|gen_registers[31].regs|dffe11|q~q ),
	.datab(\my_processor|FD_IR1|dffe19|q~q ),
	.datac(\my_regfile|gen_registers[23].regs|dffe11|q~q ),
	.datad(\my_processor|alu_A[11]~424_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[11]~425_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[11]~425 .lut_mask = 16'hBBC0;
defparam \my_processor|alu_A[11]~425 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y29_N18
cycloneive_lcell_comb \my_regfile|decoder_writeReg|and16~41 (
// Equation(s):
// \my_regfile|decoder_writeReg|and16~41_combout  = (!\my_processor|mw1|MWir|dffe24|q~q  & (\my_regfile|decoder_writeReg|and16~30_combout  & (!\my_processor|mw1|MWir|dffe23|q~q  & \my_processor|mw1|MWir|dffe25|q~q )))

	.dataa(\my_processor|mw1|MWir|dffe24|q~q ),
	.datab(\my_regfile|decoder_writeReg|and16~30_combout ),
	.datac(\my_processor|mw1|MWir|dffe23|q~q ),
	.datad(\my_processor|mw1|MWir|dffe25|q~q ),
	.cin(gnd),
	.combout(\my_regfile|decoder_writeReg|and16~41_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder_writeReg|and16~41 .lut_mask = 16'h0400;
defparam \my_regfile|decoder_writeReg|and16~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y32_N17
dffeas \my_regfile|gen_registers[25].regs|dffe11|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[11]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[25].regs|dffe11|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[25].regs|dffe11|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[25].regs|dffe11|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y29_N10
cycloneive_lcell_comb \my_regfile|decoder_writeReg|and16~32 (
// Equation(s):
// \my_regfile|decoder_writeReg|and16~32_combout  = (!\my_processor|mw1|MWir|dffe25|q~q  & (\my_regfile|decoder_writeReg|and16~30_combout  & (!\my_processor|mw1|MWir|dffe24|q~q  & !\my_processor|mw1|MWir|dffe23|q~q )))

	.dataa(\my_processor|mw1|MWir|dffe25|q~q ),
	.datab(\my_regfile|decoder_writeReg|and16~30_combout ),
	.datac(\my_processor|mw1|MWir|dffe24|q~q ),
	.datad(\my_processor|mw1|MWir|dffe23|q~q ),
	.cin(gnd),
	.combout(\my_regfile|decoder_writeReg|and16~32_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder_writeReg|and16~32 .lut_mask = 16'h0004;
defparam \my_regfile|decoder_writeReg|and16~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y32_N7
dffeas \my_regfile|gen_registers[17].regs|dffe11|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[11]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[17].regs|dffe11|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[17].regs|dffe11|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[17].regs|dffe11|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y32_N6
cycloneive_lcell_comb \my_processor|alu_A[11]~417 (
// Equation(s):
// \my_processor|alu_A[11]~417_combout  = (\my_processor|FD_IR1|dffe19|q~q  & (((\my_processor|FD_IR1|dffe20|q~q )))) # (!\my_processor|FD_IR1|dffe19|q~q  & ((\my_processor|FD_IR1|dffe20|q~q  & (\my_regfile|gen_registers[25].regs|dffe11|q~q )) # 
// (!\my_processor|FD_IR1|dffe20|q~q  & ((\my_regfile|gen_registers[17].regs|dffe11|q~q )))))

	.dataa(\my_regfile|gen_registers[25].regs|dffe11|q~q ),
	.datab(\my_processor|FD_IR1|dffe19|q~q ),
	.datac(\my_regfile|gen_registers[17].regs|dffe11|q~q ),
	.datad(\my_processor|FD_IR1|dffe20|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[11]~417_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[11]~417 .lut_mask = 16'hEE30;
defparam \my_processor|alu_A[11]~417 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y29_N22
cycloneive_lcell_comb \my_regfile|decoder_writeReg|and16~31 (
// Equation(s):
// \my_regfile|decoder_writeReg|and16~31_combout  = (\my_regfile|decoder_writeReg|and16~30_combout  & (!\my_processor|mw1|MWir|dffe23|q~q  & (!\my_processor|mw1|MWir|dffe25|q~q  & \my_processor|mw1|MWir|dffe24|q~q )))

	.dataa(\my_regfile|decoder_writeReg|and16~30_combout ),
	.datab(\my_processor|mw1|MWir|dffe23|q~q ),
	.datac(\my_processor|mw1|MWir|dffe25|q~q ),
	.datad(\my_processor|mw1|MWir|dffe24|q~q ),
	.cin(gnd),
	.combout(\my_regfile|decoder_writeReg|and16~31_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder_writeReg|and16~31 .lut_mask = 16'h0200;
defparam \my_regfile|decoder_writeReg|and16~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y32_N21
dffeas \my_regfile|gen_registers[21].regs|dffe11|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[11]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[21].regs|dffe11|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[21].regs|dffe11|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[21].regs|dffe11|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y29_N12
cycloneive_lcell_comb \my_regfile|decoder_writeReg|and16~33 (
// Equation(s):
// \my_regfile|decoder_writeReg|and16~33_combout  = (\my_regfile|decoder_writeReg|and16~30_combout  & (!\my_processor|mw1|MWir|dffe23|q~q  & (\my_processor|mw1|MWir|dffe25|q~q  & \my_processor|mw1|MWir|dffe24|q~q )))

	.dataa(\my_regfile|decoder_writeReg|and16~30_combout ),
	.datab(\my_processor|mw1|MWir|dffe23|q~q ),
	.datac(\my_processor|mw1|MWir|dffe25|q~q ),
	.datad(\my_processor|mw1|MWir|dffe24|q~q ),
	.cin(gnd),
	.combout(\my_regfile|decoder_writeReg|and16~33_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder_writeReg|and16~33 .lut_mask = 16'h2000;
defparam \my_regfile|decoder_writeReg|and16~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y32_N31
dffeas \my_regfile|gen_registers[29].regs|dffe11|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[11]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[29].regs|dffe11|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[29].regs|dffe11|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[29].regs|dffe11|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y32_N20
cycloneive_lcell_comb \my_processor|alu_A[11]~418 (
// Equation(s):
// \my_processor|alu_A[11]~418_combout  = (\my_processor|alu_A[11]~417_combout  & (((\my_regfile|gen_registers[29].regs|dffe11|q~q )) # (!\my_processor|FD_IR1|dffe19|q~q ))) # (!\my_processor|alu_A[11]~417_combout  & (\my_processor|FD_IR1|dffe19|q~q  & 
// (\my_regfile|gen_registers[21].regs|dffe11|q~q )))

	.dataa(\my_processor|alu_A[11]~417_combout ),
	.datab(\my_processor|FD_IR1|dffe19|q~q ),
	.datac(\my_regfile|gen_registers[21].regs|dffe11|q~q ),
	.datad(\my_regfile|gen_registers[29].regs|dffe11|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[11]~418_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[11]~418 .lut_mask = 16'hEA62;
defparam \my_processor|alu_A[11]~418 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N4
cycloneive_lcell_comb \my_regfile|decoder_writeReg|and16~25 (
// Equation(s):
// \my_regfile|decoder_writeReg|and16~25_combout  = (\my_processor|mw1|MWctrl|dffe4|q~q  & (!\my_processor|mw1|MWir|dffe22|q~q  & \my_processor|mw1|MWir|dffe26|q~q ))

	.dataa(\my_processor|mw1|MWctrl|dffe4|q~q ),
	.datab(gnd),
	.datac(\my_processor|mw1|MWir|dffe22|q~q ),
	.datad(\my_processor|mw1|MWir|dffe26|q~q ),
	.cin(gnd),
	.combout(\my_regfile|decoder_writeReg|and16~25_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder_writeReg|and16~25 .lut_mask = 16'h0A00;
defparam \my_regfile|decoder_writeReg|and16~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N2
cycloneive_lcell_comb \my_regfile|decoder_writeReg|and16~26 (
// Equation(s):
// \my_regfile|decoder_writeReg|and16~26_combout  = (\my_processor|mw1|MWir|dffe25|q~q  & (\my_processor|mw1|MWir|dffe23|q~q  & (\my_regfile|decoder_writeReg|and16~25_combout  & !\my_processor|mw1|MWir|dffe24|q~q )))

	.dataa(\my_processor|mw1|MWir|dffe25|q~q ),
	.datab(\my_processor|mw1|MWir|dffe23|q~q ),
	.datac(\my_regfile|decoder_writeReg|and16~25_combout ),
	.datad(\my_processor|mw1|MWir|dffe24|q~q ),
	.cin(gnd),
	.combout(\my_regfile|decoder_writeReg|and16~26_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder_writeReg|and16~26 .lut_mask = 16'h0080;
defparam \my_regfile|decoder_writeReg|and16~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y26_N27
dffeas \my_regfile|gen_registers[26].regs|dffe11|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[11]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[26].regs|dffe11|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[26].regs|dffe11|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[26].regs|dffe11|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N26
cycloneive_lcell_comb \my_regfile|gen_registers[18].regs|dffe11|q~feeder (
// Equation(s):
// \my_regfile|gen_registers[18].regs|dffe11|q~feeder_combout  = \my_processor|WM_bypass_data[11]~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|WM_bypass_data[11]~23_combout ),
	.cin(gnd),
	.combout(\my_regfile|gen_registers[18].regs|dffe11|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|gen_registers[18].regs|dffe11|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|gen_registers[18].regs|dffe11|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N22
cycloneive_lcell_comb \my_regfile|decoder_writeReg|and16~28 (
// Equation(s):
// \my_regfile|decoder_writeReg|and16~28_combout  = (!\my_processor|mw1|MWir|dffe25|q~q  & (\my_processor|mw1|MWir|dffe23|q~q  & (\my_regfile|decoder_writeReg|and16~25_combout  & !\my_processor|mw1|MWir|dffe24|q~q )))

	.dataa(\my_processor|mw1|MWir|dffe25|q~q ),
	.datab(\my_processor|mw1|MWir|dffe23|q~q ),
	.datac(\my_regfile|decoder_writeReg|and16~25_combout ),
	.datad(\my_processor|mw1|MWir|dffe24|q~q ),
	.cin(gnd),
	.combout(\my_regfile|decoder_writeReg|and16~28_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder_writeReg|and16~28 .lut_mask = 16'h0040;
defparam \my_regfile|decoder_writeReg|and16~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y26_N27
dffeas \my_regfile|gen_registers[18].regs|dffe11|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|gen_registers[18].regs|dffe11|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|decoder_writeReg|and16~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[18].regs|dffe11|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[18].regs|dffe11|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[18].regs|dffe11|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N28
cycloneive_lcell_comb \my_regfile|decoder_writeReg|and16~27 (
// Equation(s):
// \my_regfile|decoder_writeReg|and16~27_combout  = (!\my_processor|mw1|MWir|dffe25|q~q  & (\my_processor|mw1|MWir|dffe23|q~q  & (\my_regfile|decoder_writeReg|and16~25_combout  & \my_processor|mw1|MWir|dffe24|q~q )))

	.dataa(\my_processor|mw1|MWir|dffe25|q~q ),
	.datab(\my_processor|mw1|MWir|dffe23|q~q ),
	.datac(\my_regfile|decoder_writeReg|and16~25_combout ),
	.datad(\my_processor|mw1|MWir|dffe24|q~q ),
	.cin(gnd),
	.combout(\my_regfile|decoder_writeReg|and16~27_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder_writeReg|and16~27 .lut_mask = 16'h4000;
defparam \my_regfile|decoder_writeReg|and16~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y26_N21
dffeas \my_regfile|gen_registers[22].regs|dffe11|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[11]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[22].regs|dffe11|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[22].regs|dffe11|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[22].regs|dffe11|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N24
cycloneive_lcell_comb \my_processor|alu_A[11]~419 (
// Equation(s):
// \my_processor|alu_A[11]~419_combout  = (\my_processor|FD_IR1|dffe19|q~q  & ((\my_processor|FD_IR1|dffe20|q~q ) # ((\my_regfile|gen_registers[22].regs|dffe11|q~q )))) # (!\my_processor|FD_IR1|dffe19|q~q  & (!\my_processor|FD_IR1|dffe20|q~q  & 
// (\my_regfile|gen_registers[18].regs|dffe11|q~q )))

	.dataa(\my_processor|FD_IR1|dffe19|q~q ),
	.datab(\my_processor|FD_IR1|dffe20|q~q ),
	.datac(\my_regfile|gen_registers[18].regs|dffe11|q~q ),
	.datad(\my_regfile|gen_registers[22].regs|dffe11|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[11]~419_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[11]~419 .lut_mask = 16'hBA98;
defparam \my_processor|alu_A[11]~419 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N20
cycloneive_lcell_comb \my_regfile|decoder_writeReg|and16~29 (
// Equation(s):
// \my_regfile|decoder_writeReg|and16~29_combout  = (\my_processor|mw1|MWir|dffe25|q~q  & (\my_processor|mw1|MWir|dffe23|q~q  & (\my_regfile|decoder_writeReg|and16~25_combout  & \my_processor|mw1|MWir|dffe24|q~q )))

	.dataa(\my_processor|mw1|MWir|dffe25|q~q ),
	.datab(\my_processor|mw1|MWir|dffe23|q~q ),
	.datac(\my_regfile|decoder_writeReg|and16~25_combout ),
	.datad(\my_processor|mw1|MWir|dffe24|q~q ),
	.cin(gnd),
	.combout(\my_regfile|decoder_writeReg|and16~29_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder_writeReg|and16~29 .lut_mask = 16'h8000;
defparam \my_regfile|decoder_writeReg|and16~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y26_N31
dffeas \my_regfile|gen_registers[30].regs|dffe11|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[11]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[30].regs|dffe11|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[30].regs|dffe11|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[30].regs|dffe11|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N30
cycloneive_lcell_comb \my_processor|alu_A[11]~420 (
// Equation(s):
// \my_processor|alu_A[11]~420_combout  = (\my_processor|alu_A[11]~419_combout  & (((\my_regfile|gen_registers[30].regs|dffe11|q~q ) # (!\my_processor|FD_IR1|dffe20|q~q )))) # (!\my_processor|alu_A[11]~419_combout  & 
// (\my_regfile|gen_registers[26].regs|dffe11|q~q  & ((\my_processor|FD_IR1|dffe20|q~q ))))

	.dataa(\my_regfile|gen_registers[26].regs|dffe11|q~q ),
	.datab(\my_processor|alu_A[11]~419_combout ),
	.datac(\my_regfile|gen_registers[30].regs|dffe11|q~q ),
	.datad(\my_processor|FD_IR1|dffe20|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[11]~420_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[11]~420 .lut_mask = 16'hE2CC;
defparam \my_processor|alu_A[11]~420 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N6
cycloneive_lcell_comb \my_regfile|decoder_writeReg|and16~42 (
// Equation(s):
// \my_regfile|decoder_writeReg|and16~42_combout  = (\my_processor|mw1|MWir|dffe25|q~q  & (!\my_processor|mw1|MWir|dffe23|q~q  & (\my_regfile|decoder_writeReg|and16~25_combout  & !\my_processor|mw1|MWir|dffe24|q~q )))

	.dataa(\my_processor|mw1|MWir|dffe25|q~q ),
	.datab(\my_processor|mw1|MWir|dffe23|q~q ),
	.datac(\my_regfile|decoder_writeReg|and16~25_combout ),
	.datad(\my_processor|mw1|MWir|dffe24|q~q ),
	.cin(gnd),
	.combout(\my_regfile|decoder_writeReg|and16~42_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder_writeReg|and16~42 .lut_mask = 16'h0020;
defparam \my_regfile|decoder_writeReg|and16~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y29_N27
dffeas \my_regfile|gen_registers[24].regs|dffe11|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[11]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[24].regs|dffe11|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[24].regs|dffe11|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[24].regs|dffe11|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N26
cycloneive_lcell_comb \my_regfile|decoder_writeReg|and16~34 (
// Equation(s):
// \my_regfile|decoder_writeReg|and16~34_combout  = (!\my_processor|mw1|MWir|dffe25|q~q  & (!\my_processor|mw1|MWir|dffe23|q~q  & (\my_regfile|decoder_writeReg|and16~25_combout  & \my_processor|mw1|MWir|dffe24|q~q )))

	.dataa(\my_processor|mw1|MWir|dffe25|q~q ),
	.datab(\my_processor|mw1|MWir|dffe23|q~q ),
	.datac(\my_regfile|decoder_writeReg|and16~25_combout ),
	.datad(\my_processor|mw1|MWir|dffe24|q~q ),
	.cin(gnd),
	.combout(\my_regfile|decoder_writeReg|and16~34_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder_writeReg|and16~34 .lut_mask = 16'h1000;
defparam \my_regfile|decoder_writeReg|and16~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y29_N23
dffeas \my_regfile|gen_registers[20].regs|dffe11|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[11]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[20].regs|dffe11|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[20].regs|dffe11|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[20].regs|dffe11|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N0
cycloneive_lcell_comb \my_regfile|decoder_writeReg|and16~35 (
// Equation(s):
// \my_regfile|decoder_writeReg|and16~35_combout  = (!\my_processor|mw1|MWir|dffe25|q~q  & (!\my_processor|mw1|MWir|dffe23|q~q  & (\my_regfile|decoder_writeReg|and16~25_combout  & !\my_processor|mw1|MWir|dffe24|q~q )))

	.dataa(\my_processor|mw1|MWir|dffe25|q~q ),
	.datab(\my_processor|mw1|MWir|dffe23|q~q ),
	.datac(\my_regfile|decoder_writeReg|and16~25_combout ),
	.datad(\my_processor|mw1|MWir|dffe24|q~q ),
	.cin(gnd),
	.combout(\my_regfile|decoder_writeReg|and16~35_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder_writeReg|and16~35 .lut_mask = 16'h0010;
defparam \my_regfile|decoder_writeReg|and16~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y29_N21
dffeas \my_regfile|gen_registers[16].regs|dffe11|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[11]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[16].regs|dffe11|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[16].regs|dffe11|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[16].regs|dffe11|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y29_N20
cycloneive_lcell_comb \my_processor|alu_A[11]~421 (
// Equation(s):
// \my_processor|alu_A[11]~421_combout  = (\my_processor|FD_IR1|dffe20|q~q  & (((\my_processor|FD_IR1|dffe19|q~q )))) # (!\my_processor|FD_IR1|dffe20|q~q  & ((\my_processor|FD_IR1|dffe19|q~q  & (\my_regfile|gen_registers[20].regs|dffe11|q~q )) # 
// (!\my_processor|FD_IR1|dffe19|q~q  & ((\my_regfile|gen_registers[16].regs|dffe11|q~q )))))

	.dataa(\my_processor|FD_IR1|dffe20|q~q ),
	.datab(\my_regfile|gen_registers[20].regs|dffe11|q~q ),
	.datac(\my_regfile|gen_registers[16].regs|dffe11|q~q ),
	.datad(\my_processor|FD_IR1|dffe19|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[11]~421_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[11]~421 .lut_mask = 16'hEE50;
defparam \my_processor|alu_A[11]~421 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N10
cycloneive_lcell_comb \my_regfile|decoder_writeReg|and16~36 (
// Equation(s):
// \my_regfile|decoder_writeReg|and16~36_combout  = (\my_processor|mw1|MWir|dffe25|q~q  & (!\my_processor|mw1|MWir|dffe23|q~q  & (\my_regfile|decoder_writeReg|and16~25_combout  & \my_processor|mw1|MWir|dffe24|q~q )))

	.dataa(\my_processor|mw1|MWir|dffe25|q~q ),
	.datab(\my_processor|mw1|MWir|dffe23|q~q ),
	.datac(\my_regfile|decoder_writeReg|and16~25_combout ),
	.datad(\my_processor|mw1|MWir|dffe24|q~q ),
	.cin(gnd),
	.combout(\my_regfile|decoder_writeReg|and16~36_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder_writeReg|and16~36 .lut_mask = 16'h2000;
defparam \my_regfile|decoder_writeReg|and16~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y29_N15
dffeas \my_regfile|gen_registers[28].regs|dffe11|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[11]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[28].regs|dffe11|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[28].regs|dffe11|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[28].regs|dffe11|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y29_N14
cycloneive_lcell_comb \my_processor|alu_A[11]~422 (
// Equation(s):
// \my_processor|alu_A[11]~422_combout  = (\my_processor|alu_A[11]~421_combout  & (((\my_regfile|gen_registers[28].regs|dffe11|q~q ) # (!\my_processor|FD_IR1|dffe20|q~q )))) # (!\my_processor|alu_A[11]~421_combout  & 
// (\my_regfile|gen_registers[24].regs|dffe11|q~q  & ((\my_processor|FD_IR1|dffe20|q~q ))))

	.dataa(\my_regfile|gen_registers[24].regs|dffe11|q~q ),
	.datab(\my_processor|alu_A[11]~421_combout ),
	.datac(\my_regfile|gen_registers[28].regs|dffe11|q~q ),
	.datad(\my_processor|FD_IR1|dffe20|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[11]~422_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[11]~422 .lut_mask = 16'hE2CC;
defparam \my_processor|alu_A[11]~422 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N20
cycloneive_lcell_comb \my_processor|alu_A[11]~423 (
// Equation(s):
// \my_processor|alu_A[11]~423_combout  = (\my_processor|FD_IR1|dffe18|q~q  & ((\my_processor|alu_A[11]~420_combout ) # ((\my_processor|FD_IR1|dffe17|q~q )))) # (!\my_processor|FD_IR1|dffe18|q~q  & (((!\my_processor|FD_IR1|dffe17|q~q  & 
// \my_processor|alu_A[11]~422_combout ))))

	.dataa(\my_processor|alu_A[11]~420_combout ),
	.datab(\my_processor|FD_IR1|dffe18|q~q ),
	.datac(\my_processor|FD_IR1|dffe17|q~q ),
	.datad(\my_processor|alu_A[11]~422_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[11]~423_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[11]~423 .lut_mask = 16'hCBC8;
defparam \my_processor|alu_A[11]~423 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N14
cycloneive_lcell_comb \my_processor|alu_A[11]~426 (
// Equation(s):
// \my_processor|alu_A[11]~426_combout  = (\my_processor|FD_IR1|dffe17|q~q  & ((\my_processor|alu_A[11]~423_combout  & (\my_processor|alu_A[11]~425_combout )) # (!\my_processor|alu_A[11]~423_combout  & ((\my_processor|alu_A[11]~418_combout ))))) # 
// (!\my_processor|FD_IR1|dffe17|q~q  & (((\my_processor|alu_A[11]~423_combout ))))

	.dataa(\my_processor|alu_A[11]~425_combout ),
	.datab(\my_processor|FD_IR1|dffe17|q~q ),
	.datac(\my_processor|alu_A[11]~418_combout ),
	.datad(\my_processor|alu_A[11]~423_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[11]~426_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[11]~426 .lut_mask = 16'hBBC0;
defparam \my_processor|alu_A[11]~426 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N14
cycloneive_lcell_comb \my_processor|alu_A[29]~14 (
// Equation(s):
// \my_processor|alu_A[29]~14_combout  = (\my_processor|FD_IR1|dffe20|q~q  & (!\my_processor|FD_IR1|dffe21|q~q  & \my_processor|FD_IR1|dffe19|q~q ))

	.dataa(gnd),
	.datab(\my_processor|FD_IR1|dffe20|q~q ),
	.datac(\my_processor|FD_IR1|dffe21|q~q ),
	.datad(\my_processor|FD_IR1|dffe19|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[29]~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[29]~14 .lut_mask = 16'h0C00;
defparam \my_processor|alu_A[29]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N10
cycloneive_lcell_comb \my_processor|alu_A[29]~27 (
// Equation(s):
// \my_processor|alu_A[29]~27_combout  = (\my_processor|alu_A[29]~14_combout ) # ((\my_processor|A_bypass_WX_sel~3_combout ) # (\my_processor|A_bypass_MX_sel~3_combout ))

	.dataa(gnd),
	.datab(\my_processor|alu_A[29]~14_combout ),
	.datac(\my_processor|A_bypass_WX_sel~3_combout ),
	.datad(\my_processor|A_bypass_MX_sel~3_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[29]~27_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[29]~27 .lut_mask = 16'hFFFC;
defparam \my_processor|alu_A[29]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N16
cycloneive_lcell_comb \my_processor|alu_A[11]~427 (
// Equation(s):
// \my_processor|alu_A[11]~427_combout  = (\my_processor|alu_A[0]~26_combout  & (((\my_processor|alu_A[29]~27_combout )))) # (!\my_processor|alu_A[0]~26_combout  & ((\my_processor|alu_A[29]~27_combout  & (\my_processor|WM_bypass_data[11]~23_combout )) # 
// (!\my_processor|alu_A[29]~27_combout  & ((\my_processor|alu_A[11]~426_combout )))))

	.dataa(\my_processor|alu_A[0]~26_combout ),
	.datab(\my_processor|WM_bypass_data[11]~23_combout ),
	.datac(\my_processor|alu_A[11]~426_combout ),
	.datad(\my_processor|alu_A[29]~27_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[11]~427_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[11]~427 .lut_mask = 16'hEE50;
defparam \my_processor|alu_A[11]~427 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N10
cycloneive_lcell_comb \my_processor|alu_A[11]~428 (
// Equation(s):
// \my_processor|alu_A[11]~428_combout  = (\my_processor|alu_A[29]~15_combout  & ((\my_processor|alu_A[11]~427_combout  & (\my_processor|alu_A[11]~416_combout )) # (!\my_processor|alu_A[11]~427_combout  & ((\my_processor|alu_A[11]~414_combout ))))) # 
// (!\my_processor|alu_A[29]~15_combout  & (((\my_processor|alu_A[11]~427_combout ))))

	.dataa(\my_processor|alu_A[11]~416_combout ),
	.datab(\my_processor|alu_A[29]~15_combout ),
	.datac(\my_processor|alu_A[11]~414_combout ),
	.datad(\my_processor|alu_A[11]~427_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[11]~428_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[11]~428 .lut_mask = 16'hBBC0;
defparam \my_processor|alu_A[11]~428 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N0
cycloneive_lcell_comb \my_processor|alu_A[11]~429 (
// Equation(s):
// \my_processor|alu_A[11]~429_combout  = (\my_processor|A_bypass_MX_sel~3_combout  & (\my_processor|xm1|XMoutput|dffe11|q~q )) # (!\my_processor|A_bypass_MX_sel~3_combout  & ((\my_processor|alu_A[11]~428_combout )))

	.dataa(gnd),
	.datab(\my_processor|xm1|XMoutput|dffe11|q~q ),
	.datac(\my_processor|A_bypass_MX_sel~3_combout ),
	.datad(\my_processor|alu_A[11]~428_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[11]~429_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[11]~429 .lut_mask = 16'hCFC0;
defparam \my_processor|alu_A[11]~429 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y32_N3
dffeas \my_processor|xm1|xmoldp|dffe9|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dx1|FDPC|dffe9|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|xmoldp|dffe9|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|xmoldp|dffe9|q .is_wysiwyg = "true";
defparam \my_processor|xm1|xmoldp|dffe9|q .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y31_N11
dffeas \my_processor|mw1|MW_oldPC|dffe9|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|xm1|xmoldp|dffe9|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MW_oldPC|dffe9|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MW_oldPC|dffe9|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MW_oldPC|dffe9|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y29_N22
cycloneive_lcell_comb \my_processor|WM_bypass~1 (
// Equation(s):
// \my_processor|WM_bypass~1_combout  = (\my_processor|mw1|MWir|dffe24|q~q  & (\my_processor|xm1|XMIR|dffe24|q~q  & (\my_processor|mw1|MWir|dffe25|q~q  $ (!\my_processor|xm1|XMIR|dffe25|q~q )))) # (!\my_processor|mw1|MWir|dffe24|q~q  & 
// (!\my_processor|xm1|XMIR|dffe24|q~q  & (\my_processor|mw1|MWir|dffe25|q~q  $ (!\my_processor|xm1|XMIR|dffe25|q~q ))))

	.dataa(\my_processor|mw1|MWir|dffe24|q~q ),
	.datab(\my_processor|mw1|MWir|dffe25|q~q ),
	.datac(\my_processor|xm1|XMIR|dffe25|q~q ),
	.datad(\my_processor|xm1|XMIR|dffe24|q~q ),
	.cin(gnd),
	.combout(\my_processor|WM_bypass~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|WM_bypass~1 .lut_mask = 16'h8241;
defparam \my_processor|WM_bypass~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y29_N0
cycloneive_lcell_comb \my_processor|WM_bypass~0 (
// Equation(s):
// \my_processor|WM_bypass~0_combout  = (\my_processor|xm1|XMIR|dffe22|q~q  & (\my_processor|mw1|MWir|dffe22|q~q  & (\my_processor|xm1|XMIR|dffe23|q~q  $ (!\my_processor|mw1|MWir|dffe23|q~q )))) # (!\my_processor|xm1|XMIR|dffe22|q~q  & 
// (!\my_processor|mw1|MWir|dffe22|q~q  & (\my_processor|xm1|XMIR|dffe23|q~q  $ (!\my_processor|mw1|MWir|dffe23|q~q ))))

	.dataa(\my_processor|xm1|XMIR|dffe22|q~q ),
	.datab(\my_processor|xm1|XMIR|dffe23|q~q ),
	.datac(\my_processor|mw1|MWir|dffe22|q~q ),
	.datad(\my_processor|mw1|MWir|dffe23|q~q ),
	.cin(gnd),
	.combout(\my_processor|WM_bypass~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|WM_bypass~0 .lut_mask = 16'h8421;
defparam \my_processor|WM_bypass~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y29_N24
cycloneive_lcell_comb \my_processor|WM_bypass~2 (
// Equation(s):
// \my_processor|WM_bypass~2_combout  = (\my_processor|mw1|MWctrl|dffe4|q~q  & (\my_processor|xm1|XMcontrol|dffe5|q~q  & (\my_processor|xm1|XMIR|dffe26|q~q  $ (!\my_processor|mw1|MWir|dffe26|q~q ))))

	.dataa(\my_processor|mw1|MWctrl|dffe4|q~q ),
	.datab(\my_processor|xm1|XMIR|dffe26|q~q ),
	.datac(\my_processor|xm1|XMcontrol|dffe5|q~q ),
	.datad(\my_processor|mw1|MWir|dffe26|q~q ),
	.cin(gnd),
	.combout(\my_processor|WM_bypass~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|WM_bypass~2 .lut_mask = 16'h8020;
defparam \my_processor|WM_bypass~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y29_N30
cycloneive_lcell_comb \my_processor|WM_bypass~3 (
// Equation(s):
// \my_processor|WM_bypass~3_combout  = (\my_processor|WM_bypass~1_combout  & (\my_processor|WM_bypass~0_combout  & \my_processor|WM_bypass~2_combout ))

	.dataa(\my_processor|WM_bypass~1_combout ),
	.datab(\my_processor|WM_bypass~0_combout ),
	.datac(gnd),
	.datad(\my_processor|WM_bypass~2_combout ),
	.cin(gnd),
	.combout(\my_processor|WM_bypass~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|WM_bypass~3 .lut_mask = 16'h8800;
defparam \my_processor|WM_bypass~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y24_N17
dffeas \my_processor|xm1|b|dffe8|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dx1|DXB|dffe8|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|b|dffe8|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|b|dffe8|q .is_wysiwyg = "true";
defparam \my_processor|xm1|b|dffe8|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N16
cycloneive_lcell_comb \my_processor|data[8]~8 (
// Equation(s):
// \my_processor|data[8]~8_combout  = (\my_processor|WM_bypass~3_combout  & ((\my_processor|WM_bypass_data[8]~17_combout ))) # (!\my_processor|WM_bypass~3_combout  & (\my_processor|xm1|b|dffe8|q~q ))

	.dataa(\my_processor|WM_bypass~3_combout ),
	.datab(gnd),
	.datac(\my_processor|xm1|b|dffe8|q~q ),
	.datad(\my_processor|WM_bypass_data[8]~17_combout ),
	.cin(gnd),
	.combout(\my_processor|data[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[8]~8 .lut_mask = 16'hFA50;
defparam \my_processor|data[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N20
cycloneive_lcell_comb \my_processor|alu_op[0]~0 (
// Equation(s):
// \my_processor|alu_op[0]~0_combout  = (\my_processor|dx1|DXcontrol|dffe17|q~q ) # ((\my_processor|dx1|DXcontrol|dffe0|q~q  & \my_processor|dx1|DXIR|dffe2|q~q ))

	.dataa(gnd),
	.datab(\my_processor|dx1|DXcontrol|dffe0|q~q ),
	.datac(\my_processor|dx1|DXIR|dffe2|q~q ),
	.datad(\my_processor|dx1|DXcontrol|dffe17|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_op[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_op[0]~0 .lut_mask = 16'hFFC0;
defparam \my_processor|alu_op[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N18
cycloneive_lcell_comb \my_processor|alu_A[0]~640 (
// Equation(s):
// \my_processor|alu_A[0]~640_combout  = (\my_processor|A_bypass_MX_sel~1_combout  & (\my_processor|xm1|XMoutput|dffe0|q~q  & (\my_processor|A_bypass_MX_sel~2_combout  & \my_processor|A_bypass_MX_sel~0_combout )))

	.dataa(\my_processor|A_bypass_MX_sel~1_combout ),
	.datab(\my_processor|xm1|XMoutput|dffe0|q~q ),
	.datac(\my_processor|A_bypass_MX_sel~2_combout ),
	.datad(\my_processor|A_bypass_MX_sel~0_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[0]~640_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[0]~640 .lut_mask = 16'h8000;
defparam \my_processor|alu_A[0]~640 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y21_N31
dffeas \my_regfile|gen_registers[10].regs|dffe0|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[0]~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[10].regs|dffe0|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[10].regs|dffe0|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[10].regs|dffe0|q .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y25_N9
dffeas \my_regfile|gen_registers[8].regs|dffe0|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[0]~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[8].regs|dffe0|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[8].regs|dffe0|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[8].regs|dffe0|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N12
cycloneive_lcell_comb \my_regfile|muxA|mux_results|bracket0[0]~8 (
// Equation(s):
// \my_regfile|muxA|mux_results|bracket0[0]~8_combout  = (\my_processor|FD_IR1|dffe17|q~q  & (((\my_processor|FD_IR1|dffe18|q~q )))) # (!\my_processor|FD_IR1|dffe17|q~q  & ((\my_processor|FD_IR1|dffe18|q~q  & (\my_regfile|gen_registers[10].regs|dffe0|q~q )) 
// # (!\my_processor|FD_IR1|dffe18|q~q  & ((\my_regfile|gen_registers[8].regs|dffe0|q~q )))))

	.dataa(\my_regfile|gen_registers[10].regs|dffe0|q~q ),
	.datab(\my_processor|FD_IR1|dffe17|q~q ),
	.datac(\my_processor|FD_IR1|dffe18|q~q ),
	.datad(\my_regfile|gen_registers[8].regs|dffe0|q~q ),
	.cin(gnd),
	.combout(\my_regfile|muxA|mux_results|bracket0[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|muxA|mux_results|bracket0[0]~8 .lut_mask = 16'hE3E0;
defparam \my_regfile|muxA|mux_results|bracket0[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y25_N31
dffeas \my_regfile|gen_registers[11].regs|dffe0|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[0]~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[11].regs|dffe0|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[11].regs|dffe0|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[11].regs|dffe0|q .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y21_N25
dffeas \my_regfile|gen_registers[9].regs|dffe0|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[0]~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[9].regs|dffe0|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[9].regs|dffe0|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[9].regs|dffe0|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N30
cycloneive_lcell_comb \my_regfile|muxA|mux_results|bracket0[0]~9 (
// Equation(s):
// \my_regfile|muxA|mux_results|bracket0[0]~9_combout  = (\my_regfile|muxA|mux_results|bracket0[0]~8_combout  & (((\my_regfile|gen_registers[11].regs|dffe0|q~q )) # (!\my_processor|FD_IR1|dffe17|q~q ))) # (!\my_regfile|muxA|mux_results|bracket0[0]~8_combout  
// & (\my_processor|FD_IR1|dffe17|q~q  & ((\my_regfile|gen_registers[9].regs|dffe0|q~q ))))

	.dataa(\my_regfile|muxA|mux_results|bracket0[0]~8_combout ),
	.datab(\my_processor|FD_IR1|dffe17|q~q ),
	.datac(\my_regfile|gen_registers[11].regs|dffe0|q~q ),
	.datad(\my_regfile|gen_registers[9].regs|dffe0|q~q ),
	.cin(gnd),
	.combout(\my_regfile|muxA|mux_results|bracket0[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|muxA|mux_results|bracket0[0]~9 .lut_mask = 16'hE6A2;
defparam \my_regfile|muxA|mux_results|bracket0[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y22_N1
dffeas \my_regfile|gen_registers[6].regs|dffe0|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[0]~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[6].regs|dffe0|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[6].regs|dffe0|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[6].regs|dffe0|q .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y23_N7
dffeas \my_regfile|gen_registers[7].regs|dffe0|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[0]~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[7].regs|dffe0|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[7].regs|dffe0|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[7].regs|dffe0|q .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y22_N15
dffeas \my_regfile|gen_registers[5].regs|dffe0|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[0]~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[5].regs|dffe0|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[5].regs|dffe0|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[5].regs|dffe0|q .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y23_N13
dffeas \my_regfile|gen_registers[4].regs|dffe0|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[0]~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[4].regs|dffe0|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[4].regs|dffe0|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[4].regs|dffe0|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N12
cycloneive_lcell_comb \my_regfile|muxA|mux_results|bracket0[0]~10 (
// Equation(s):
// \my_regfile|muxA|mux_results|bracket0[0]~10_combout  = (\my_processor|FD_IR1|dffe18|q~q  & (((\my_processor|FD_IR1|dffe17|q~q )))) # (!\my_processor|FD_IR1|dffe18|q~q  & ((\my_processor|FD_IR1|dffe17|q~q  & (\my_regfile|gen_registers[5].regs|dffe0|q~q )) 
// # (!\my_processor|FD_IR1|dffe17|q~q  & ((\my_regfile|gen_registers[4].regs|dffe0|q~q )))))

	.dataa(\my_regfile|gen_registers[5].regs|dffe0|q~q ),
	.datab(\my_processor|FD_IR1|dffe18|q~q ),
	.datac(\my_regfile|gen_registers[4].regs|dffe0|q~q ),
	.datad(\my_processor|FD_IR1|dffe17|q~q ),
	.cin(gnd),
	.combout(\my_regfile|muxA|mux_results|bracket0[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|muxA|mux_results|bracket0[0]~10 .lut_mask = 16'hEE30;
defparam \my_regfile|muxA|mux_results|bracket0[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N6
cycloneive_lcell_comb \my_regfile|muxA|mux_results|bracket0[0]~11 (
// Equation(s):
// \my_regfile|muxA|mux_results|bracket0[0]~11_combout  = (\my_processor|FD_IR1|dffe18|q~q  & ((\my_regfile|muxA|mux_results|bracket0[0]~10_combout  & ((\my_regfile|gen_registers[7].regs|dffe0|q~q ))) # (!\my_regfile|muxA|mux_results|bracket0[0]~10_combout  
// & (\my_regfile|gen_registers[6].regs|dffe0|q~q )))) # (!\my_processor|FD_IR1|dffe18|q~q  & (((\my_regfile|muxA|mux_results|bracket0[0]~10_combout ))))

	.dataa(\my_regfile|gen_registers[6].regs|dffe0|q~q ),
	.datab(\my_processor|FD_IR1|dffe18|q~q ),
	.datac(\my_regfile|gen_registers[7].regs|dffe0|q~q ),
	.datad(\my_regfile|muxA|mux_results|bracket0[0]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|muxA|mux_results|bracket0[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|muxA|mux_results|bracket0[0]~11 .lut_mask = 16'hF388;
defparam \my_regfile|muxA|mux_results|bracket0[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y25_N25
dffeas \my_regfile|gen_registers[2].regs|dffe0|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[0]~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[2].regs|dffe0|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[2].regs|dffe0|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[2].regs|dffe0|q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N1
cycloneive_io_ibuf \signal_to_write~input (
	.i(signal_to_write),
	.ibar(gnd),
	.o(\signal_to_write~input_o ));
// synopsys translate_off
defparam \signal_to_write~input .bus_hold = "false";
defparam \signal_to_write~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y25_N17
dffeas \my_regfile|reg1|dffe0|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\signal_to_write~input_o ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|reg1|dffe0|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|reg1|dffe0|q .is_wysiwyg = "true";
defparam \my_regfile|reg1|dffe0|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N2
cycloneive_lcell_comb \my_regfile|gen_registers[3].regs|dffe0|q~feeder (
// Equation(s):
// \my_regfile|gen_registers[3].regs|dffe0|q~feeder_combout  = \my_processor|WM_bypass_data[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|WM_bypass_data[0]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|gen_registers[3].regs|dffe0|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|gen_registers[3].regs|dffe0|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|gen_registers[3].regs|dffe0|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y24_N3
dffeas \my_regfile|gen_registers[3].regs|dffe0|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|gen_registers[3].regs|dffe0|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|decoder_writeReg|and16~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[3].regs|dffe0|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[3].regs|dffe0|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[3].regs|dffe0|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N18
cycloneive_lcell_comb \my_regfile|muxA|mux_results|bracket0[0]~12 (
// Equation(s):
// \my_regfile|muxA|mux_results|bracket0[0]~12_combout  = (\my_processor|FD_IR1|dffe17|q~q  & ((\my_processor|FD_IR1|dffe18|q~q  & ((\my_regfile|gen_registers[3].regs|dffe0|q~q ))) # (!\my_processor|FD_IR1|dffe18|q~q  & (\my_regfile|reg1|dffe0|q~q ))))

	.dataa(\my_processor|FD_IR1|dffe18|q~q ),
	.datab(\my_regfile|reg1|dffe0|q~q ),
	.datac(\my_regfile|gen_registers[3].regs|dffe0|q~q ),
	.datad(\my_processor|FD_IR1|dffe17|q~q ),
	.cin(gnd),
	.combout(\my_regfile|muxA|mux_results|bracket0[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|muxA|mux_results|bracket0[0]~12 .lut_mask = 16'hE400;
defparam \my_regfile|muxA|mux_results|bracket0[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N24
cycloneive_lcell_comb \my_regfile|muxA|mux_results|bracket0[0]~13 (
// Equation(s):
// \my_regfile|muxA|mux_results|bracket0[0]~13_combout  = (\my_regfile|muxA|mux_results|bracket0[0]~12_combout ) # ((\my_processor|FD_IR1|dffe18|q~q  & (!\my_processor|FD_IR1|dffe17|q~q  & \my_regfile|gen_registers[2].regs|dffe0|q~q )))

	.dataa(\my_processor|FD_IR1|dffe18|q~q ),
	.datab(\my_processor|FD_IR1|dffe17|q~q ),
	.datac(\my_regfile|gen_registers[2].regs|dffe0|q~q ),
	.datad(\my_regfile|muxA|mux_results|bracket0[0]~12_combout ),
	.cin(gnd),
	.combout(\my_regfile|muxA|mux_results|bracket0[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|muxA|mux_results|bracket0[0]~13 .lut_mask = 16'hFF20;
defparam \my_regfile|muxA|mux_results|bracket0[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N4
cycloneive_lcell_comb \my_regfile|muxA|mux_results|bracket0[0]~14 (
// Equation(s):
// \my_regfile|muxA|mux_results|bracket0[0]~14_combout  = (\my_processor|FD_IR1|dffe20|q~q  & (\my_processor|FD_IR1|dffe19|q~q )) # (!\my_processor|FD_IR1|dffe20|q~q  & ((\my_processor|FD_IR1|dffe19|q~q  & (\my_regfile|muxA|mux_results|bracket0[0]~11_combout 
// )) # (!\my_processor|FD_IR1|dffe19|q~q  & ((\my_regfile|muxA|mux_results|bracket0[0]~13_combout )))))

	.dataa(\my_processor|FD_IR1|dffe20|q~q ),
	.datab(\my_processor|FD_IR1|dffe19|q~q ),
	.datac(\my_regfile|muxA|mux_results|bracket0[0]~11_combout ),
	.datad(\my_regfile|muxA|mux_results|bracket0[0]~13_combout ),
	.cin(gnd),
	.combout(\my_regfile|muxA|mux_results|bracket0[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|muxA|mux_results|bracket0[0]~14 .lut_mask = 16'hD9C8;
defparam \my_regfile|muxA|mux_results|bracket0[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y26_N5
dffeas \my_regfile|gen_registers[14].regs|dffe0|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[0]~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[14].regs|dffe0|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[14].regs|dffe0|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[14].regs|dffe0|q .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y26_N19
dffeas \my_regfile|gen_registers[15].regs|dffe0|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[0]~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[15].regs|dffe0|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[15].regs|dffe0|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[15].regs|dffe0|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N12
cycloneive_lcell_comb \my_regfile|decoder_writeReg|and16~21 (
// Equation(s):
// \my_regfile|decoder_writeReg|and16~21_combout  = (\my_regfile|decoder_writeReg|and16~8_combout  & (\my_processor|mw1|MWir|dffe22|q~q  & (!\my_processor|mw1|MWir|dffe23|q~q  & \my_processor|mw1|MWir|dffe25|q~q )))

	.dataa(\my_regfile|decoder_writeReg|and16~8_combout ),
	.datab(\my_processor|mw1|MWir|dffe22|q~q ),
	.datac(\my_processor|mw1|MWir|dffe23|q~q ),
	.datad(\my_processor|mw1|MWir|dffe25|q~q ),
	.cin(gnd),
	.combout(\my_regfile|decoder_writeReg|and16~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|decoder_writeReg|and16~21 .lut_mask = 16'h0800;
defparam \my_regfile|decoder_writeReg|and16~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y26_N3
dffeas \my_regfile|gen_registers[13].regs|dffe0|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[0]~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[13].regs|dffe0|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[13].regs|dffe0|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[13].regs|dffe0|q .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y26_N21
dffeas \my_regfile|gen_registers[12].regs|dffe0|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[0]~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[12].regs|dffe0|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[12].regs|dffe0|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[12].regs|dffe0|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N20
cycloneive_lcell_comb \my_regfile|muxA|mux_results|bracket0[0]~15 (
// Equation(s):
// \my_regfile|muxA|mux_results|bracket0[0]~15_combout  = (\my_processor|FD_IR1|dffe17|q~q  & ((\my_regfile|gen_registers[13].regs|dffe0|q~q ) # ((\my_processor|FD_IR1|dffe18|q~q )))) # (!\my_processor|FD_IR1|dffe17|q~q  & 
// (((\my_regfile|gen_registers[12].regs|dffe0|q~q  & !\my_processor|FD_IR1|dffe18|q~q ))))

	.dataa(\my_regfile|gen_registers[13].regs|dffe0|q~q ),
	.datab(\my_processor|FD_IR1|dffe17|q~q ),
	.datac(\my_regfile|gen_registers[12].regs|dffe0|q~q ),
	.datad(\my_processor|FD_IR1|dffe18|q~q ),
	.cin(gnd),
	.combout(\my_regfile|muxA|mux_results|bracket0[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|muxA|mux_results|bracket0[0]~15 .lut_mask = 16'hCCB8;
defparam \my_regfile|muxA|mux_results|bracket0[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N18
cycloneive_lcell_comb \my_regfile|muxA|mux_results|bracket0[0]~16 (
// Equation(s):
// \my_regfile|muxA|mux_results|bracket0[0]~16_combout  = (\my_processor|FD_IR1|dffe18|q~q  & ((\my_regfile|muxA|mux_results|bracket0[0]~15_combout  & ((\my_regfile|gen_registers[15].regs|dffe0|q~q ))) # (!\my_regfile|muxA|mux_results|bracket0[0]~15_combout  
// & (\my_regfile|gen_registers[14].regs|dffe0|q~q )))) # (!\my_processor|FD_IR1|dffe18|q~q  & (((\my_regfile|muxA|mux_results|bracket0[0]~15_combout ))))

	.dataa(\my_regfile|gen_registers[14].regs|dffe0|q~q ),
	.datab(\my_processor|FD_IR1|dffe18|q~q ),
	.datac(\my_regfile|gen_registers[15].regs|dffe0|q~q ),
	.datad(\my_regfile|muxA|mux_results|bracket0[0]~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|muxA|mux_results|bracket0[0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|muxA|mux_results|bracket0[0]~16 .lut_mask = 16'hF388;
defparam \my_regfile|muxA|mux_results|bracket0[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N14
cycloneive_lcell_comb \my_regfile|muxA|mux_results|bracket0[0]~17 (
// Equation(s):
// \my_regfile|muxA|mux_results|bracket0[0]~17_combout  = (\my_processor|FD_IR1|dffe20|q~q  & ((\my_regfile|muxA|mux_results|bracket0[0]~14_combout  & ((\my_regfile|muxA|mux_results|bracket0[0]~16_combout ))) # 
// (!\my_regfile|muxA|mux_results|bracket0[0]~14_combout  & (\my_regfile|muxA|mux_results|bracket0[0]~9_combout )))) # (!\my_processor|FD_IR1|dffe20|q~q  & (((\my_regfile|muxA|mux_results|bracket0[0]~14_combout ))))

	.dataa(\my_processor|FD_IR1|dffe20|q~q ),
	.datab(\my_regfile|muxA|mux_results|bracket0[0]~9_combout ),
	.datac(\my_regfile|muxA|mux_results|bracket0[0]~14_combout ),
	.datad(\my_regfile|muxA|mux_results|bracket0[0]~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|muxA|mux_results|bracket0[0]~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|muxA|mux_results|bracket0[0]~17 .lut_mask = 16'hF858;
defparam \my_regfile|muxA|mux_results|bracket0[0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N8
cycloneive_lcell_comb \my_processor|alu_A[0]~641 (
// Equation(s):
// \my_processor|alu_A[0]~641_combout  = (\my_processor|A_bypass_WX_sel~3_combout  & ((\my_processor|A_bypass_MX_sel~3_combout ))) # (!\my_processor|A_bypass_WX_sel~3_combout  & (\my_processor|FD_IR1|dffe21|q~q  & !\my_processor|A_bypass_MX_sel~3_combout ))

	.dataa(gnd),
	.datab(\my_processor|FD_IR1|dffe21|q~q ),
	.datac(\my_processor|A_bypass_WX_sel~3_combout ),
	.datad(\my_processor|A_bypass_MX_sel~3_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[0]~641_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[0]~641 .lut_mask = 16'hF00C;
defparam \my_processor|alu_A[0]~641 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y27_N3
dffeas \my_regfile|gen_registers[27].regs|dffe0|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[0]~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[27].regs|dffe0|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[27].regs|dffe0|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[27].regs|dffe0|q .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y27_N1
dffeas \my_regfile|gen_registers[23].regs|dffe0|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[0]~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[23].regs|dffe0|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[23].regs|dffe0|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[23].regs|dffe0|q .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y27_N11
dffeas \my_regfile|gen_registers[19].regs|dffe0|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[0]~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[19].regs|dffe0|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[19].regs|dffe0|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[19].regs|dffe0|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N10
cycloneive_lcell_comb \my_regfile|muxA|mux_results|bracket0[0]~2 (
// Equation(s):
// \my_regfile|muxA|mux_results|bracket0[0]~2_combout  = (\my_processor|FD_IR1|dffe20|q~q  & (((\my_processor|FD_IR1|dffe19|q~q )))) # (!\my_processor|FD_IR1|dffe20|q~q  & ((\my_processor|FD_IR1|dffe19|q~q  & (\my_regfile|gen_registers[23].regs|dffe0|q~q )) 
// # (!\my_processor|FD_IR1|dffe19|q~q  & ((\my_regfile|gen_registers[19].regs|dffe0|q~q )))))

	.dataa(\my_regfile|gen_registers[23].regs|dffe0|q~q ),
	.datab(\my_processor|FD_IR1|dffe20|q~q ),
	.datac(\my_regfile|gen_registers[19].regs|dffe0|q~q ),
	.datad(\my_processor|FD_IR1|dffe19|q~q ),
	.cin(gnd),
	.combout(\my_regfile|muxA|mux_results|bracket0[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|muxA|mux_results|bracket0[0]~2 .lut_mask = 16'hEE30;
defparam \my_regfile|muxA|mux_results|bracket0[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y27_N21
dffeas \my_regfile|gen_registers[31].regs|dffe0|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[0]~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[31].regs|dffe0|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[31].regs|dffe0|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[31].regs|dffe0|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N18
cycloneive_lcell_comb \my_regfile|muxA|mux_results|bracket0[0]~3 (
// Equation(s):
// \my_regfile|muxA|mux_results|bracket0[0]~3_combout  = (\my_processor|FD_IR1|dffe20|q~q  & ((\my_regfile|muxA|mux_results|bracket0[0]~2_combout  & ((\my_regfile|gen_registers[31].regs|dffe0|q~q ))) # (!\my_regfile|muxA|mux_results|bracket0[0]~2_combout  & 
// (\my_regfile|gen_registers[27].regs|dffe0|q~q )))) # (!\my_processor|FD_IR1|dffe20|q~q  & (((\my_regfile|muxA|mux_results|bracket0[0]~2_combout ))))

	.dataa(\my_processor|FD_IR1|dffe20|q~q ),
	.datab(\my_regfile|gen_registers[27].regs|dffe0|q~q ),
	.datac(\my_regfile|muxA|mux_results|bracket0[0]~2_combout ),
	.datad(\my_regfile|gen_registers[31].regs|dffe0|q~q ),
	.cin(gnd),
	.combout(\my_regfile|muxA|mux_results|bracket0[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|muxA|mux_results|bracket0[0]~3 .lut_mask = 16'hF858;
defparam \my_regfile|muxA|mux_results|bracket0[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N12
cycloneive_lcell_comb \my_regfile|gen_registers[30].regs|dffe0|q~feeder (
// Equation(s):
// \my_regfile|gen_registers[30].regs|dffe0|q~feeder_combout  = \my_processor|WM_bypass_data[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|WM_bypass_data[0]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|gen_registers[30].regs|dffe0|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|gen_registers[30].regs|dffe0|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|gen_registers[30].regs|dffe0|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y24_N13
dffeas \my_regfile|gen_registers[30].regs|dffe0|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|gen_registers[30].regs|dffe0|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|decoder_writeReg|and16~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[30].regs|dffe0|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[30].regs|dffe0|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[30].regs|dffe0|q .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y24_N13
dffeas \my_regfile|gen_registers[22].regs|dffe0|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[0]~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[22].regs|dffe0|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[22].regs|dffe0|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[22].regs|dffe0|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N8
cycloneive_lcell_comb \my_regfile|gen_registers[18].regs|dffe0|q~feeder (
// Equation(s):
// \my_regfile|gen_registers[18].regs|dffe0|q~feeder_combout  = \my_processor|WM_bypass_data[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|WM_bypass_data[0]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|gen_registers[18].regs|dffe0|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|gen_registers[18].regs|dffe0|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|gen_registers[18].regs|dffe0|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y24_N9
dffeas \my_regfile|gen_registers[18].regs|dffe0|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|gen_registers[18].regs|dffe0|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|decoder_writeReg|and16~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[18].regs|dffe0|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[18].regs|dffe0|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[18].regs|dffe0|q .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y24_N11
dffeas \my_regfile|gen_registers[26].regs|dffe0|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[0]~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[26].regs|dffe0|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[26].regs|dffe0|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[26].regs|dffe0|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N10
cycloneive_lcell_comb \my_regfile|muxA|mux_results|bracket0[0]~0 (
// Equation(s):
// \my_regfile|muxA|mux_results|bracket0[0]~0_combout  = (\my_processor|FD_IR1|dffe20|q~q  & (((\my_regfile|gen_registers[26].regs|dffe0|q~q ) # (\my_processor|FD_IR1|dffe19|q~q )))) # (!\my_processor|FD_IR1|dffe20|q~q  & 
// (\my_regfile|gen_registers[18].regs|dffe0|q~q  & ((!\my_processor|FD_IR1|dffe19|q~q ))))

	.dataa(\my_regfile|gen_registers[18].regs|dffe0|q~q ),
	.datab(\my_regfile|gen_registers[26].regs|dffe0|q~q ),
	.datac(\my_processor|FD_IR1|dffe20|q~q ),
	.datad(\my_processor|FD_IR1|dffe19|q~q ),
	.cin(gnd),
	.combout(\my_regfile|muxA|mux_results|bracket0[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|muxA|mux_results|bracket0[0]~0 .lut_mask = 16'hF0CA;
defparam \my_regfile|muxA|mux_results|bracket0[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N30
cycloneive_lcell_comb \my_regfile|muxA|mux_results|bracket0[0]~1 (
// Equation(s):
// \my_regfile|muxA|mux_results|bracket0[0]~1_combout  = (\my_processor|FD_IR1|dffe19|q~q  & ((\my_regfile|muxA|mux_results|bracket0[0]~0_combout  & (\my_regfile|gen_registers[30].regs|dffe0|q~q )) # (!\my_regfile|muxA|mux_results|bracket0[0]~0_combout  & 
// ((\my_regfile|gen_registers[22].regs|dffe0|q~q ))))) # (!\my_processor|FD_IR1|dffe19|q~q  & (((\my_regfile|muxA|mux_results|bracket0[0]~0_combout ))))

	.dataa(\my_regfile|gen_registers[30].regs|dffe0|q~q ),
	.datab(\my_processor|FD_IR1|dffe19|q~q ),
	.datac(\my_regfile|gen_registers[22].regs|dffe0|q~q ),
	.datad(\my_regfile|muxA|mux_results|bracket0[0]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|muxA|mux_results|bracket0[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|muxA|mux_results|bracket0[0]~1 .lut_mask = 16'hBBC0;
defparam \my_regfile|muxA|mux_results|bracket0[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y27_N31
dffeas \my_regfile|gen_registers[16].regs|dffe0|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[0]~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[16].regs|dffe0|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[16].regs|dffe0|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[16].regs|dffe0|q .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y28_N15
dffeas \my_regfile|gen_registers[24].regs|dffe0|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[0]~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[24].regs|dffe0|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[24].regs|dffe0|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[24].regs|dffe0|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N30
cycloneive_lcell_comb \my_regfile|muxA|mux_results|bracket0[0]~4 (
// Equation(s):
// \my_regfile|muxA|mux_results|bracket0[0]~4_combout  = (\my_processor|FD_IR1|dffe20|q~q  & ((\my_processor|FD_IR1|dffe19|q~q ) # ((\my_regfile|gen_registers[24].regs|dffe0|q~q )))) # (!\my_processor|FD_IR1|dffe20|q~q  & (!\my_processor|FD_IR1|dffe19|q~q  & 
// (\my_regfile|gen_registers[16].regs|dffe0|q~q )))

	.dataa(\my_processor|FD_IR1|dffe20|q~q ),
	.datab(\my_processor|FD_IR1|dffe19|q~q ),
	.datac(\my_regfile|gen_registers[16].regs|dffe0|q~q ),
	.datad(\my_regfile|gen_registers[24].regs|dffe0|q~q ),
	.cin(gnd),
	.combout(\my_regfile|muxA|mux_results|bracket0[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|muxA|mux_results|bracket0[0]~4 .lut_mask = 16'hBA98;
defparam \my_regfile|muxA|mux_results|bracket0[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y27_N9
dffeas \my_regfile|gen_registers[28].regs|dffe0|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[0]~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[28].regs|dffe0|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[28].regs|dffe0|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[28].regs|dffe0|q .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y27_N21
dffeas \my_regfile|gen_registers[20].regs|dffe0|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[0]~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[20].regs|dffe0|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[20].regs|dffe0|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[20].regs|dffe0|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N8
cycloneive_lcell_comb \my_regfile|muxA|mux_results|bracket0[0]~5 (
// Equation(s):
// \my_regfile|muxA|mux_results|bracket0[0]~5_combout  = (\my_regfile|muxA|mux_results|bracket0[0]~4_combout  & (((\my_regfile|gen_registers[28].regs|dffe0|q~q )) # (!\my_processor|FD_IR1|dffe19|q~q ))) # (!\my_regfile|muxA|mux_results|bracket0[0]~4_combout  
// & (\my_processor|FD_IR1|dffe19|q~q  & ((\my_regfile|gen_registers[20].regs|dffe0|q~q ))))

	.dataa(\my_regfile|muxA|mux_results|bracket0[0]~4_combout ),
	.datab(\my_processor|FD_IR1|dffe19|q~q ),
	.datac(\my_regfile|gen_registers[28].regs|dffe0|q~q ),
	.datad(\my_regfile|gen_registers[20].regs|dffe0|q~q ),
	.cin(gnd),
	.combout(\my_regfile|muxA|mux_results|bracket0[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|muxA|mux_results|bracket0[0]~5 .lut_mask = 16'hE6A2;
defparam \my_regfile|muxA|mux_results|bracket0[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y30_N29
dffeas \my_regfile|gen_registers[25].regs|dffe0|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[0]~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[25].regs|dffe0|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[25].regs|dffe0|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[25].regs|dffe0|q .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y30_N21
dffeas \my_regfile|gen_registers[29].regs|dffe0|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[0]~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[29].regs|dffe0|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[29].regs|dffe0|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[29].regs|dffe0|q .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y30_N3
dffeas \my_regfile|gen_registers[21].regs|dffe0|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[0]~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[21].regs|dffe0|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[21].regs|dffe0|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[21].regs|dffe0|q .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y30_N9
dffeas \my_regfile|gen_registers[17].regs|dffe0|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[0]~1_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[17].regs|dffe0|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[17].regs|dffe0|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[17].regs|dffe0|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y30_N6
cycloneive_lcell_comb \my_regfile|muxA|mux_results|bracket0[0]~6 (
// Equation(s):
// \my_regfile|muxA|mux_results|bracket0[0]~6_combout  = (\my_processor|FD_IR1|dffe20|q~q  & (((\my_processor|FD_IR1|dffe19|q~q )))) # (!\my_processor|FD_IR1|dffe20|q~q  & ((\my_processor|FD_IR1|dffe19|q~q  & (\my_regfile|gen_registers[21].regs|dffe0|q~q )) 
// # (!\my_processor|FD_IR1|dffe19|q~q  & ((\my_regfile|gen_registers[17].regs|dffe0|q~q )))))

	.dataa(\my_regfile|gen_registers[21].regs|dffe0|q~q ),
	.datab(\my_regfile|gen_registers[17].regs|dffe0|q~q ),
	.datac(\my_processor|FD_IR1|dffe20|q~q ),
	.datad(\my_processor|FD_IR1|dffe19|q~q ),
	.cin(gnd),
	.combout(\my_regfile|muxA|mux_results|bracket0[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|muxA|mux_results|bracket0[0]~6 .lut_mask = 16'hFA0C;
defparam \my_regfile|muxA|mux_results|bracket0[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y30_N20
cycloneive_lcell_comb \my_regfile|muxA|mux_results|bracket0[0]~7 (
// Equation(s):
// \my_regfile|muxA|mux_results|bracket0[0]~7_combout  = (\my_processor|FD_IR1|dffe20|q~q  & ((\my_regfile|muxA|mux_results|bracket0[0]~6_combout  & ((\my_regfile|gen_registers[29].regs|dffe0|q~q ))) # (!\my_regfile|muxA|mux_results|bracket0[0]~6_combout  & 
// (\my_regfile|gen_registers[25].regs|dffe0|q~q )))) # (!\my_processor|FD_IR1|dffe20|q~q  & (((\my_regfile|muxA|mux_results|bracket0[0]~6_combout ))))

	.dataa(\my_processor|FD_IR1|dffe20|q~q ),
	.datab(\my_regfile|gen_registers[25].regs|dffe0|q~q ),
	.datac(\my_regfile|gen_registers[29].regs|dffe0|q~q ),
	.datad(\my_regfile|muxA|mux_results|bracket0[0]~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|muxA|mux_results|bracket0[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|muxA|mux_results|bracket0[0]~7 .lut_mask = 16'hF588;
defparam \my_regfile|muxA|mux_results|bracket0[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N18
cycloneive_lcell_comb \my_processor|alu_A[0]~642 (
// Equation(s):
// \my_processor|alu_A[0]~642_combout  = (\my_processor|FD_IR1|dffe18|q~q  & (\my_processor|FD_IR1|dffe17|q~q )) # (!\my_processor|FD_IR1|dffe18|q~q  & ((\my_processor|FD_IR1|dffe17|q~q  & ((\my_regfile|muxA|mux_results|bracket0[0]~7_combout ))) # 
// (!\my_processor|FD_IR1|dffe17|q~q  & (\my_regfile|muxA|mux_results|bracket0[0]~5_combout ))))

	.dataa(\my_processor|FD_IR1|dffe18|q~q ),
	.datab(\my_processor|FD_IR1|dffe17|q~q ),
	.datac(\my_regfile|muxA|mux_results|bracket0[0]~5_combout ),
	.datad(\my_regfile|muxA|mux_results|bracket0[0]~7_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[0]~642_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[0]~642 .lut_mask = 16'hDC98;
defparam \my_processor|alu_A[0]~642 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N16
cycloneive_lcell_comb \my_processor|alu_A[0]~643 (
// Equation(s):
// \my_processor|alu_A[0]~643_combout  = (\my_processor|FD_IR1|dffe18|q~q  & ((\my_processor|alu_A[0]~642_combout  & (\my_regfile|muxA|mux_results|bracket0[0]~3_combout )) # (!\my_processor|alu_A[0]~642_combout  & 
// ((\my_regfile|muxA|mux_results|bracket0[0]~1_combout ))))) # (!\my_processor|FD_IR1|dffe18|q~q  & (((\my_processor|alu_A[0]~642_combout ))))

	.dataa(\my_processor|FD_IR1|dffe18|q~q ),
	.datab(\my_regfile|muxA|mux_results|bracket0[0]~3_combout ),
	.datac(\my_regfile|muxA|mux_results|bracket0[0]~1_combout ),
	.datad(\my_processor|alu_A[0]~642_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[0]~643_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[0]~643 .lut_mask = 16'hDDA0;
defparam \my_processor|alu_A[0]~643 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N10
cycloneive_lcell_comb \my_processor|alu_A[0]~644 (
// Equation(s):
// \my_processor|alu_A[0]~644_combout  = (\my_processor|alu_A[0]~641_combout  & (!\my_processor|A_bypass_WX_sel~3_combout  & ((\my_processor|alu_A[0]~643_combout )))) # (!\my_processor|alu_A[0]~641_combout  & (\my_processor|A_bypass_WX_sel~3_combout  & 
// (\my_processor|WM_bypass_data[0]~1_combout )))

	.dataa(\my_processor|alu_A[0]~641_combout ),
	.datab(\my_processor|A_bypass_WX_sel~3_combout ),
	.datac(\my_processor|WM_bypass_data[0]~1_combout ),
	.datad(\my_processor|alu_A[0]~643_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[0]~644_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[0]~644 .lut_mask = 16'h6240;
defparam \my_processor|alu_A[0]~644 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N0
cycloneive_lcell_comb \my_processor|alu_A[0]~645 (
// Equation(s):
// \my_processor|alu_A[0]~645_combout  = (\my_processor|alu_A[0]~640_combout ) # ((\my_processor|alu_A[0]~644_combout ) # ((\my_processor|alu_A[0]~26_combout  & \my_regfile|muxA|mux_results|bracket0[0]~17_combout )))

	.dataa(\my_processor|alu_A[0]~640_combout ),
	.datab(\my_processor|alu_A[0]~26_combout ),
	.datac(\my_regfile|muxA|mux_results|bracket0[0]~17_combout ),
	.datad(\my_processor|alu_A[0]~644_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[0]~645_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[0]~645 .lut_mask = 16'hFFEA;
defparam \my_processor|alu_A[0]~645 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N26
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_eight_zero|mux_four_one|bracket0[31]~0 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_eight_zero|mux_four_one|bracket0[31]~0_combout  = (!\my_processor|dx1|DXIR|dffe9|q~q  & (!\my_processor|dx1|DXIR|dffe8|q~q  & (!\my_processor|dx1|DXIR|dffe11|q~q  & !\my_processor|dx1|DXIR|dffe10|q~q )))

	.dataa(\my_processor|dx1|DXIR|dffe9|q~q ),
	.datab(\my_processor|dx1|DXIR|dffe8|q~q ),
	.datac(\my_processor|dx1|DXIR|dffe11|q~q ),
	.datad(\my_processor|dx1|DXIR|dffe10|q~q ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_eight_zero|mux_four_one|bracket0[31]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_eight_zero|mux_four_one|bracket0[31]~0 .lut_mask = 16'h0001;
defparam \my_processor|aluer|mux_for_alu_out|mux_eight_zero|mux_four_one|bracket0[31]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N24
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_one_shifted[1]~0 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_one_shifted[1]~0_combout  = (\my_processor|alu_A[0]~645_combout  & \my_processor|aluer|mux_for_alu_out|mux_eight_zero|mux_four_one|bracket0[31]~0_combout )

	.dataa(\my_processor|alu_A[0]~645_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|aluer|mux_for_alu_out|mux_eight_zero|mux_four_one|bracket0[31]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_one_shifted[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[1]~0 .lut_mask = 16'hAA00;
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y32_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|PC|dffe11|q~q ,\my_processor|PC|dffe10|q~q ,\my_processor|PC|dffe9|q~q ,\my_processor|PC|dffe8|q~q ,\my_processor|PC|dffe7|q~q ,\my_processor|PC|dffe6|q~q ,\my_processor|PC|dffe5|q~q ,\my_processor|PC|dffe4|q~q ,\my_processor|PC|dffe3|q~q ,
\my_processor|PC|dffe2|q~q ,\my_processor|PC|dffe1|q~q ,\my_processor|PC|dffe0|q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .init_file = "final_one_reg.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_m2a1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000042000000040000004000000;
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N10
cycloneive_lcell_comb \my_processor|FD_in[7]~27 (
// Equation(s):
// \my_processor|FD_in[7]~27_combout  = (\my_processor|flush~0_combout  & (\my_processor|flush~1_combout  & \my_imem|altsyncram_component|auto_generated|q_a [7]))

	.dataa(\my_processor|flush~0_combout ),
	.datab(\my_processor|flush~1_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|FD_in[7]~27_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|FD_in[7]~27 .lut_mask = 16'h8800;
defparam \my_processor|FD_in[7]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y32_N11
dffeas \my_processor|FD_IR1|dffe7|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|FD_in[7]~27_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|FD_IR1|dffe7|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|FD_IR1|dffe7|q .is_wysiwyg = "true";
defparam \my_processor|FD_IR1|dffe7|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N0
cycloneive_lcell_comb \my_processor|dx1|IR_in[7]~14 (
// Equation(s):
// \my_processor|dx1|IR_in[7]~14_combout  = (\my_processor|flush~0_combout  & (\my_processor|flush~1_combout  & \my_processor|FD_IR1|dffe7|q~q ))

	.dataa(\my_processor|flush~0_combout ),
	.datab(\my_processor|flush~1_combout ),
	.datac(gnd),
	.datad(\my_processor|FD_IR1|dffe7|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|IR_in[7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|IR_in[7]~14 .lut_mask = 16'h8800;
defparam \my_processor|dx1|IR_in[7]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y32_N1
dffeas \my_processor|dx1|DXIR|dffe7|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|IR_in[7]~14_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXIR|dffe7|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXIR|dffe7|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXIR|dffe7|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y30_N20
cycloneive_lcell_comb \my_processor|xm1|xmoldp|dffe1|q~feeder (
// Equation(s):
// \my_processor|xm1|xmoldp|dffe1|q~feeder_combout  = \my_processor|dx1|FDPC|dffe1|q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|dx1|FDPC|dffe1|q~q ),
	.cin(gnd),
	.combout(\my_processor|xm1|xmoldp|dffe1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|xm1|xmoldp|dffe1|q~feeder .lut_mask = 16'hFF00;
defparam \my_processor|xm1|xmoldp|dffe1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y30_N21
dffeas \my_processor|xm1|xmoldp|dffe1|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|xm1|xmoldp|dffe1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|xmoldp|dffe1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|xmoldp|dffe1|q .is_wysiwyg = "true";
defparam \my_processor|xm1|xmoldp|dffe1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y30_N31
dffeas \my_processor|mw1|MW_oldPC|dffe1|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|xm1|xmoldp|dffe1|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MW_oldPC|dffe1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MW_oldPC|dffe1|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MW_oldPC|dffe1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y30_N25
dffeas \my_processor|mw1|MWout|dffe1|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|xm1|XMoutput|dffe1|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MWout|dffe1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MWout|dffe1|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MWout|dffe1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y31_N16
cycloneive_lcell_comb \my_processor|ctrl_readRegB[2]~2 (
// Equation(s):
// \my_processor|ctrl_readRegB[2]~2_combout  = (\my_processor|controls|control [9] & ((\my_processor|FD_IR1|dffe24|q~q ))) # (!\my_processor|controls|control [9] & (\my_processor|FD_IR1|dffe14|q~q ))

	.dataa(gnd),
	.datab(\my_processor|FD_IR1|dffe14|q~q ),
	.datac(\my_processor|controls|control [9]),
	.datad(\my_processor|FD_IR1|dffe24|q~q ),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegB[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegB[2]~2 .lut_mask = 16'hFC0C;
defparam \my_processor|ctrl_readRegB[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N14
cycloneive_lcell_comb \my_regfile|muxB|mux_results|bracket0[0]~4 (
// Equation(s):
// \my_regfile|muxB|mux_results|bracket0[0]~4_combout  = (\my_processor|ctrl_readRegB[2]~2_combout  & (\my_processor|ctrl_readRegB[3]~3_combout )) # (!\my_processor|ctrl_readRegB[2]~2_combout  & ((\my_processor|ctrl_readRegB[3]~3_combout  & 
// (\my_regfile|gen_registers[24].regs|dffe0|q~q )) # (!\my_processor|ctrl_readRegB[3]~3_combout  & ((\my_regfile|gen_registers[16].regs|dffe0|q~q )))))

	.dataa(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datab(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datac(\my_regfile|gen_registers[24].regs|dffe0|q~q ),
	.datad(\my_regfile|gen_registers[16].regs|dffe0|q~q ),
	.cin(gnd),
	.combout(\my_regfile|muxB|mux_results|bracket0[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|muxB|mux_results|bracket0[0]~4 .lut_mask = 16'hD9C8;
defparam \my_regfile|muxB|mux_results|bracket0[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N4
cycloneive_lcell_comb \my_regfile|muxB|mux_results|bracket0[0]~5 (
// Equation(s):
// \my_regfile|muxB|mux_results|bracket0[0]~5_combout  = (\my_processor|ctrl_readRegB[2]~2_combout  & ((\my_regfile|muxB|mux_results|bracket0[0]~4_combout  & (\my_regfile|gen_registers[28].regs|dffe0|q~q )) # 
// (!\my_regfile|muxB|mux_results|bracket0[0]~4_combout  & ((\my_regfile|gen_registers[20].regs|dffe0|q~q ))))) # (!\my_processor|ctrl_readRegB[2]~2_combout  & (\my_regfile|muxB|mux_results|bracket0[0]~4_combout ))

	.dataa(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datab(\my_regfile|muxB|mux_results|bracket0[0]~4_combout ),
	.datac(\my_regfile|gen_registers[28].regs|dffe0|q~q ),
	.datad(\my_regfile|gen_registers[20].regs|dffe0|q~q ),
	.cin(gnd),
	.combout(\my_regfile|muxB|mux_results|bracket0[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|muxB|mux_results|bracket0[0]~5 .lut_mask = 16'hE6C4;
defparam \my_regfile|muxB|mux_results|bracket0[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N10
cycloneive_lcell_comb \my_regfile|muxB|mux_results|bracket0[0]~2 (
// Equation(s):
// \my_regfile|muxB|mux_results|bracket0[0]~2_combout  = (\my_processor|ctrl_readRegB[3]~3_combout  & (((\my_regfile|gen_registers[26].regs|dffe0|q~q ) # (\my_processor|ctrl_readRegB[2]~2_combout )))) # (!\my_processor|ctrl_readRegB[3]~3_combout  & 
// (\my_regfile|gen_registers[18].regs|dffe0|q~q  & ((!\my_processor|ctrl_readRegB[2]~2_combout ))))

	.dataa(\my_regfile|gen_registers[18].regs|dffe0|q~q ),
	.datab(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datac(\my_regfile|gen_registers[26].regs|dffe0|q~q ),
	.datad(\my_processor|ctrl_readRegB[2]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|muxB|mux_results|bracket0[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|muxB|mux_results|bracket0[0]~2 .lut_mask = 16'hCCE2;
defparam \my_regfile|muxB|mux_results|bracket0[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N12
cycloneive_lcell_comb \my_regfile|muxB|mux_results|bracket0[0]~3 (
// Equation(s):
// \my_regfile|muxB|mux_results|bracket0[0]~3_combout  = (\my_regfile|muxB|mux_results|bracket0[0]~2_combout  & ((\my_regfile|gen_registers[30].regs|dffe0|q~q ) # ((!\my_processor|ctrl_readRegB[2]~2_combout )))) # 
// (!\my_regfile|muxB|mux_results|bracket0[0]~2_combout  & (((\my_regfile|gen_registers[22].regs|dffe0|q~q  & \my_processor|ctrl_readRegB[2]~2_combout ))))

	.dataa(\my_regfile|muxB|mux_results|bracket0[0]~2_combout ),
	.datab(\my_regfile|gen_registers[30].regs|dffe0|q~q ),
	.datac(\my_regfile|gen_registers[22].regs|dffe0|q~q ),
	.datad(\my_processor|ctrl_readRegB[2]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|muxB|mux_results|bracket0[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|muxB|mux_results|bracket0[0]~3 .lut_mask = 16'hD8AA;
defparam \my_regfile|muxB|mux_results|bracket0[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N2
cycloneive_lcell_comb \my_regfile|muxB|mux_results|bracket0[0]~6 (
// Equation(s):
// \my_regfile|muxB|mux_results|bracket0[0]~6_combout  = (\my_processor|ctrl_readRegB[0]~0_combout  & (\my_processor|ctrl_readRegB[1]~1_combout )) # (!\my_processor|ctrl_readRegB[0]~0_combout  & ((\my_processor|ctrl_readRegB[1]~1_combout  & 
// ((\my_regfile|muxB|mux_results|bracket0[0]~3_combout ))) # (!\my_processor|ctrl_readRegB[1]~1_combout  & (\my_regfile|muxB|mux_results|bracket0[0]~5_combout ))))

	.dataa(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datac(\my_regfile|muxB|mux_results|bracket0[0]~5_combout ),
	.datad(\my_regfile|muxB|mux_results|bracket0[0]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|muxB|mux_results|bracket0[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|muxB|mux_results|bracket0[0]~6 .lut_mask = 16'hDC98;
defparam \my_regfile|muxB|mux_results|bracket0[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N0
cycloneive_lcell_comb \my_regfile|muxB|mux_results|bracket0[0]~7 (
// Equation(s):
// \my_regfile|muxB|mux_results|bracket0[0]~7_combout  = (\my_processor|ctrl_readRegB[3]~3_combout  & (((\my_processor|ctrl_readRegB[2]~2_combout )))) # (!\my_processor|ctrl_readRegB[3]~3_combout  & ((\my_processor|ctrl_readRegB[2]~2_combout  & 
// ((\my_regfile|gen_registers[23].regs|dffe0|q~q ))) # (!\my_processor|ctrl_readRegB[2]~2_combout  & (\my_regfile|gen_registers[19].regs|dffe0|q~q ))))

	.dataa(\my_regfile|gen_registers[19].regs|dffe0|q~q ),
	.datab(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datac(\my_regfile|gen_registers[23].regs|dffe0|q~q ),
	.datad(\my_processor|ctrl_readRegB[2]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|muxB|mux_results|bracket0[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|muxB|mux_results|bracket0[0]~7 .lut_mask = 16'hFC22;
defparam \my_regfile|muxB|mux_results|bracket0[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N20
cycloneive_lcell_comb \my_regfile|muxB|mux_results|bracket0[0]~8 (
// Equation(s):
// \my_regfile|muxB|mux_results|bracket0[0]~8_combout  = (\my_processor|ctrl_readRegB[3]~3_combout  & ((\my_regfile|muxB|mux_results|bracket0[0]~7_combout  & (\my_regfile|gen_registers[31].regs|dffe0|q~q )) # 
// (!\my_regfile|muxB|mux_results|bracket0[0]~7_combout  & ((\my_regfile|gen_registers[27].regs|dffe0|q~q ))))) # (!\my_processor|ctrl_readRegB[3]~3_combout  & (\my_regfile|muxB|mux_results|bracket0[0]~7_combout ))

	.dataa(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datab(\my_regfile|muxB|mux_results|bracket0[0]~7_combout ),
	.datac(\my_regfile|gen_registers[31].regs|dffe0|q~q ),
	.datad(\my_regfile|gen_registers[27].regs|dffe0|q~q ),
	.cin(gnd),
	.combout(\my_regfile|muxB|mux_results|bracket0[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|muxB|mux_results|bracket0[0]~8 .lut_mask = 16'hE6C4;
defparam \my_regfile|muxB|mux_results|bracket0[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y30_N2
cycloneive_lcell_comb \my_regfile|muxB|mux_results|bracket0[0]~0 (
// Equation(s):
// \my_regfile|muxB|mux_results|bracket0[0]~0_combout  = (\my_processor|ctrl_readRegB[2]~2_combout  & ((\my_processor|ctrl_readRegB[3]~3_combout ) # ((\my_regfile|gen_registers[21].regs|dffe0|q~q )))) # (!\my_processor|ctrl_readRegB[2]~2_combout  & 
// (!\my_processor|ctrl_readRegB[3]~3_combout  & ((\my_regfile|gen_registers[17].regs|dffe0|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datab(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datac(\my_regfile|gen_registers[21].regs|dffe0|q~q ),
	.datad(\my_regfile|gen_registers[17].regs|dffe0|q~q ),
	.cin(gnd),
	.combout(\my_regfile|muxB|mux_results|bracket0[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|muxB|mux_results|bracket0[0]~0 .lut_mask = 16'hB9A8;
defparam \my_regfile|muxB|mux_results|bracket0[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y30_N28
cycloneive_lcell_comb \my_regfile|muxB|mux_results|bracket0[0]~1 (
// Equation(s):
// \my_regfile|muxB|mux_results|bracket0[0]~1_combout  = (\my_regfile|muxB|mux_results|bracket0[0]~0_combout  & (((\my_regfile|gen_registers[29].regs|dffe0|q~q )) # (!\my_processor|ctrl_readRegB[3]~3_combout ))) # 
// (!\my_regfile|muxB|mux_results|bracket0[0]~0_combout  & (\my_processor|ctrl_readRegB[3]~3_combout  & (\my_regfile|gen_registers[25].regs|dffe0|q~q )))

	.dataa(\my_regfile|muxB|mux_results|bracket0[0]~0_combout ),
	.datab(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datac(\my_regfile|gen_registers[25].regs|dffe0|q~q ),
	.datad(\my_regfile|gen_registers[29].regs|dffe0|q~q ),
	.cin(gnd),
	.combout(\my_regfile|muxB|mux_results|bracket0[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|muxB|mux_results|bracket0[0]~1 .lut_mask = 16'hEA62;
defparam \my_regfile|muxB|mux_results|bracket0[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N2
cycloneive_lcell_comb \my_regfile|muxB|mux_results|bracket0[0]~9 (
// Equation(s):
// \my_regfile|muxB|mux_results|bracket0[0]~9_combout  = (\my_regfile|muxB|mux_results|bracket0[0]~6_combout  & ((\my_regfile|muxB|mux_results|bracket0[0]~8_combout ) # ((!\my_processor|ctrl_readRegB[0]~0_combout )))) # 
// (!\my_regfile|muxB|mux_results|bracket0[0]~6_combout  & (((\my_processor|ctrl_readRegB[0]~0_combout  & \my_regfile|muxB|mux_results|bracket0[0]~1_combout ))))

	.dataa(\my_regfile|muxB|mux_results|bracket0[0]~6_combout ),
	.datab(\my_regfile|muxB|mux_results|bracket0[0]~8_combout ),
	.datac(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datad(\my_regfile|muxB|mux_results|bracket0[0]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|muxB|mux_results|bracket0[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|muxB|mux_results|bracket0[0]~9 .lut_mask = 16'hDA8A;
defparam \my_regfile|muxB|mux_results|bracket0[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N16
cycloneive_lcell_comb \my_regfile|muxB|mux_results|bracket0[0]~14 (
// Equation(s):
// \my_regfile|muxB|mux_results|bracket0[0]~14_combout  = (\my_processor|ctrl_readRegB[0]~0_combout  & ((\my_processor|ctrl_readRegB[1]~1_combout  & (\my_regfile|gen_registers[3].regs|dffe0|q~q )) # (!\my_processor|ctrl_readRegB[1]~1_combout  & 
// ((\my_regfile|reg1|dffe0|q~q )))))

	.dataa(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datab(\my_regfile|gen_registers[3].regs|dffe0|q~q ),
	.datac(\my_regfile|reg1|dffe0|q~q ),
	.datad(\my_processor|ctrl_readRegB[1]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|muxB|mux_results|bracket0[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|muxB|mux_results|bracket0[0]~14 .lut_mask = 16'h88A0;
defparam \my_regfile|muxB|mux_results|bracket0[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N30
cycloneive_lcell_comb \my_regfile|muxB|mux_results|bracket0[0]~15 (
// Equation(s):
// \my_regfile|muxB|mux_results|bracket0[0]~15_combout  = (\my_regfile|muxB|mux_results|bracket0[0]~14_combout ) # ((!\my_processor|ctrl_readRegB[0]~0_combout  & (\my_processor|ctrl_readRegB[1]~1_combout  & \my_regfile|gen_registers[2].regs|dffe0|q~q )))

	.dataa(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datac(\my_regfile|muxB|mux_results|bracket0[0]~14_combout ),
	.datad(\my_regfile|gen_registers[2].regs|dffe0|q~q ),
	.cin(gnd),
	.combout(\my_regfile|muxB|mux_results|bracket0[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|muxB|mux_results|bracket0[0]~15 .lut_mask = 16'hF4F0;
defparam \my_regfile|muxB|mux_results|bracket0[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N14
cycloneive_lcell_comb \my_regfile|muxB|mux_results|bracket0[0]~12 (
// Equation(s):
// \my_regfile|muxB|mux_results|bracket0[0]~12_combout  = (\my_processor|ctrl_readRegB[1]~1_combout  & (((\my_processor|ctrl_readRegB[0]~0_combout )))) # (!\my_processor|ctrl_readRegB[1]~1_combout  & ((\my_processor|ctrl_readRegB[0]~0_combout  & 
// ((\my_regfile|gen_registers[5].regs|dffe0|q~q ))) # (!\my_processor|ctrl_readRegB[0]~0_combout  & (\my_regfile|gen_registers[4].regs|dffe0|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datab(\my_regfile|gen_registers[4].regs|dffe0|q~q ),
	.datac(\my_regfile|gen_registers[5].regs|dffe0|q~q ),
	.datad(\my_processor|ctrl_readRegB[0]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|muxB|mux_results|bracket0[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|muxB|mux_results|bracket0[0]~12 .lut_mask = 16'hFA44;
defparam \my_regfile|muxB|mux_results|bracket0[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N0
cycloneive_lcell_comb \my_regfile|muxB|mux_results|bracket0[0]~13 (
// Equation(s):
// \my_regfile|muxB|mux_results|bracket0[0]~13_combout  = (\my_processor|ctrl_readRegB[1]~1_combout  & ((\my_regfile|muxB|mux_results|bracket0[0]~12_combout  & ((\my_regfile|gen_registers[7].regs|dffe0|q~q ))) # 
// (!\my_regfile|muxB|mux_results|bracket0[0]~12_combout  & (\my_regfile|gen_registers[6].regs|dffe0|q~q )))) # (!\my_processor|ctrl_readRegB[1]~1_combout  & (\my_regfile|muxB|mux_results|bracket0[0]~12_combout ))

	.dataa(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datab(\my_regfile|muxB|mux_results|bracket0[0]~12_combout ),
	.datac(\my_regfile|gen_registers[6].regs|dffe0|q~q ),
	.datad(\my_regfile|gen_registers[7].regs|dffe0|q~q ),
	.cin(gnd),
	.combout(\my_regfile|muxB|mux_results|bracket0[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|muxB|mux_results|bracket0[0]~13 .lut_mask = 16'hEC64;
defparam \my_regfile|muxB|mux_results|bracket0[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N16
cycloneive_lcell_comb \my_regfile|muxB|mux_results|bracket0[0]~16 (
// Equation(s):
// \my_regfile|muxB|mux_results|bracket0[0]~16_combout  = (\my_processor|ctrl_readRegB[2]~2_combout  & (((\my_processor|ctrl_readRegB[3]~3_combout ) # (\my_regfile|muxB|mux_results|bracket0[0]~13_combout )))) # (!\my_processor|ctrl_readRegB[2]~2_combout  & 
// (\my_regfile|muxB|mux_results|bracket0[0]~15_combout  & (!\my_processor|ctrl_readRegB[3]~3_combout )))

	.dataa(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datab(\my_regfile|muxB|mux_results|bracket0[0]~15_combout ),
	.datac(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datad(\my_regfile|muxB|mux_results|bracket0[0]~13_combout ),
	.cin(gnd),
	.combout(\my_regfile|muxB|mux_results|bracket0[0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|muxB|mux_results|bracket0[0]~16 .lut_mask = 16'hAEA4;
defparam \my_regfile|muxB|mux_results|bracket0[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N2
cycloneive_lcell_comb \my_regfile|muxB|mux_results|bracket0[0]~17 (
// Equation(s):
// \my_regfile|muxB|mux_results|bracket0[0]~17_combout  = (\my_processor|ctrl_readRegB[1]~1_combout  & (\my_processor|ctrl_readRegB[0]~0_combout )) # (!\my_processor|ctrl_readRegB[1]~1_combout  & ((\my_processor|ctrl_readRegB[0]~0_combout  & 
// (\my_regfile|gen_registers[13].regs|dffe0|q~q )) # (!\my_processor|ctrl_readRegB[0]~0_combout  & ((\my_regfile|gen_registers[12].regs|dffe0|q~q )))))

	.dataa(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datac(\my_regfile|gen_registers[13].regs|dffe0|q~q ),
	.datad(\my_regfile|gen_registers[12].regs|dffe0|q~q ),
	.cin(gnd),
	.combout(\my_regfile|muxB|mux_results|bracket0[0]~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|muxB|mux_results|bracket0[0]~17 .lut_mask = 16'hD9C8;
defparam \my_regfile|muxB|mux_results|bracket0[0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N24
cycloneive_lcell_comb \my_regfile|muxB|mux_results|bracket0[0]~18 (
// Equation(s):
// \my_regfile|muxB|mux_results|bracket0[0]~18_combout  = (\my_processor|ctrl_readRegB[1]~1_combout  & ((\my_regfile|muxB|mux_results|bracket0[0]~17_combout  & ((\my_regfile|gen_registers[15].regs|dffe0|q~q ))) # 
// (!\my_regfile|muxB|mux_results|bracket0[0]~17_combout  & (\my_regfile|gen_registers[14].regs|dffe0|q~q )))) # (!\my_processor|ctrl_readRegB[1]~1_combout  & (((\my_regfile|muxB|mux_results|bracket0[0]~17_combout ))))

	.dataa(\my_regfile|gen_registers[14].regs|dffe0|q~q ),
	.datab(\my_regfile|gen_registers[15].regs|dffe0|q~q ),
	.datac(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datad(\my_regfile|muxB|mux_results|bracket0[0]~17_combout ),
	.cin(gnd),
	.combout(\my_regfile|muxB|mux_results|bracket0[0]~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|muxB|mux_results|bracket0[0]~18 .lut_mask = 16'hCFA0;
defparam \my_regfile|muxB|mux_results|bracket0[0]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N30
cycloneive_lcell_comb \my_regfile|muxB|mux_results|bracket0[0]~10 (
// Equation(s):
// \my_regfile|muxB|mux_results|bracket0[0]~10_combout  = (\my_processor|ctrl_readRegB[1]~1_combout  & ((\my_processor|ctrl_readRegB[0]~0_combout ) # ((\my_regfile|gen_registers[10].regs|dffe0|q~q )))) # (!\my_processor|ctrl_readRegB[1]~1_combout  & 
// (!\my_processor|ctrl_readRegB[0]~0_combout  & ((\my_regfile|gen_registers[8].regs|dffe0|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datac(\my_regfile|gen_registers[10].regs|dffe0|q~q ),
	.datad(\my_regfile|gen_registers[8].regs|dffe0|q~q ),
	.cin(gnd),
	.combout(\my_regfile|muxB|mux_results|bracket0[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|muxB|mux_results|bracket0[0]~10 .lut_mask = 16'hB9A8;
defparam \my_regfile|muxB|mux_results|bracket0[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N24
cycloneive_lcell_comb \my_regfile|muxB|mux_results|bracket0[0]~11 (
// Equation(s):
// \my_regfile|muxB|mux_results|bracket0[0]~11_combout  = (\my_regfile|muxB|mux_results|bracket0[0]~10_combout  & (((\my_regfile|gen_registers[11].regs|dffe0|q~q )) # (!\my_processor|ctrl_readRegB[0]~0_combout ))) # 
// (!\my_regfile|muxB|mux_results|bracket0[0]~10_combout  & (\my_processor|ctrl_readRegB[0]~0_combout  & (\my_regfile|gen_registers[9].regs|dffe0|q~q )))

	.dataa(\my_regfile|muxB|mux_results|bracket0[0]~10_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datac(\my_regfile|gen_registers[9].regs|dffe0|q~q ),
	.datad(\my_regfile|gen_registers[11].regs|dffe0|q~q ),
	.cin(gnd),
	.combout(\my_regfile|muxB|mux_results|bracket0[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|muxB|mux_results|bracket0[0]~11 .lut_mask = 16'hEA62;
defparam \my_regfile|muxB|mux_results|bracket0[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N18
cycloneive_lcell_comb \my_regfile|muxB|mux_results|bracket0[0]~19 (
// Equation(s):
// \my_regfile|muxB|mux_results|bracket0[0]~19_combout  = (\my_processor|ctrl_readRegB[3]~3_combout  & ((\my_regfile|muxB|mux_results|bracket0[0]~16_combout  & (\my_regfile|muxB|mux_results|bracket0[0]~18_combout )) # 
// (!\my_regfile|muxB|mux_results|bracket0[0]~16_combout  & ((\my_regfile|muxB|mux_results|bracket0[0]~11_combout ))))) # (!\my_processor|ctrl_readRegB[3]~3_combout  & (\my_regfile|muxB|mux_results|bracket0[0]~16_combout ))

	.dataa(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datab(\my_regfile|muxB|mux_results|bracket0[0]~16_combout ),
	.datac(\my_regfile|muxB|mux_results|bracket0[0]~18_combout ),
	.datad(\my_regfile|muxB|mux_results|bracket0[0]~11_combout ),
	.cin(gnd),
	.combout(\my_regfile|muxB|mux_results|bracket0[0]~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|muxB|mux_results|bracket0[0]~19 .lut_mask = 16'hE6C4;
defparam \my_regfile|muxB|mux_results|bracket0[0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y31_N24
cycloneive_lcell_comb \my_processor|ctrl_readRegB[4]~4 (
// Equation(s):
// \my_processor|ctrl_readRegB[4]~4_combout  = (\my_processor|controls|control [9] & (\my_processor|FD_IR1|dffe26|q~q )) # (!\my_processor|controls|control [9] & ((\my_processor|FD_IR1|dffe16|q~q )))

	.dataa(gnd),
	.datab(\my_processor|FD_IR1|dffe26|q~q ),
	.datac(\my_processor|FD_IR1|dffe16|q~q ),
	.datad(\my_processor|controls|control [9]),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegB[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegB[4]~4 .lut_mask = 16'hCCF0;
defparam \my_processor|ctrl_readRegB[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N4
cycloneive_lcell_comb \my_regfile|muxB|mux_results|bracket0[0]~20 (
// Equation(s):
// \my_regfile|muxB|mux_results|bracket0[0]~20_combout  = (\my_processor|ctrl_readRegB[4]~4_combout  & (\my_regfile|muxB|mux_results|bracket0[0]~9_combout )) # (!\my_processor|ctrl_readRegB[4]~4_combout  & 
// ((\my_regfile|muxB|mux_results|bracket0[0]~19_combout )))

	.dataa(gnd),
	.datab(\my_regfile|muxB|mux_results|bracket0[0]~9_combout ),
	.datac(\my_regfile|muxB|mux_results|bracket0[0]~19_combout ),
	.datad(\my_processor|ctrl_readRegB[4]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|muxB|mux_results|bracket0[0]~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|muxB|mux_results|bracket0[0]~20 .lut_mask = 16'hCCF0;
defparam \my_regfile|muxB|mux_results|bracket0[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y23_N5
dffeas \my_processor|dx1|DXB|dffe0|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|muxB|mux_results|bracket0[0]~20_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\my_processor|flush~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXB|dffe0|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXB|dffe0|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXB|dffe0|q .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y24_N13
dffeas \my_processor|xm1|b|dffe0|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dx1|DXB|dffe0|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|b|dffe0|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|b|dffe0|q .is_wysiwyg = "true";
defparam \my_processor|xm1|b|dffe0|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N12
cycloneive_lcell_comb \my_processor|data[0]~0 (
// Equation(s):
// \my_processor|data[0]~0_combout  = (\my_processor|WM_bypass~3_combout  & (\my_processor|WM_bypass_data[0]~1_combout )) # (!\my_processor|WM_bypass~3_combout  & ((\my_processor|xm1|b|dffe0|q~q )))

	.dataa(gnd),
	.datab(\my_processor|WM_bypass_data[0]~1_combout ),
	.datac(\my_processor|xm1|b|dffe0|q~q ),
	.datad(\my_processor|WM_bypass~3_combout ),
	.cin(gnd),
	.combout(\my_processor|data[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[0]~0 .lut_mask = 16'hCCF0;
defparam \my_processor|data[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y33_N20
cycloneive_lcell_comb \my_processor|PC_in_FD[2]~2 (
// Equation(s):
// \my_processor|PC_in_FD[2]~2_combout  = (\my_processor|PC|dffe2|q~q  & (\my_processor|flush~1_combout  & \my_processor|flush~0_combout ))

	.dataa(\my_processor|PC|dffe2|q~q ),
	.datab(gnd),
	.datac(\my_processor|flush~1_combout ),
	.datad(\my_processor|flush~0_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_in_FD[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_in_FD[2]~2 .lut_mask = 16'hA000;
defparam \my_processor|PC_in_FD[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y33_N21
dffeas \my_processor|PC_FD1|dffe2|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|PC_in_FD[2]~2_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|PC_FD1|dffe2|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|PC_FD1|dffe2|q .is_wysiwyg = "true";
defparam \my_processor|PC_FD1|dffe2|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y33_N16
cycloneive_lcell_comb \my_processor|dx1|PC_in[2]~2 (
// Equation(s):
// \my_processor|dx1|PC_in[2]~2_combout  = (\my_processor|PC_FD1|dffe2|q~q  & (\my_processor|flush~1_combout  & \my_processor|flush~0_combout ))

	.dataa(gnd),
	.datab(\my_processor|PC_FD1|dffe2|q~q ),
	.datac(\my_processor|flush~1_combout ),
	.datad(\my_processor|flush~0_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|PC_in[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|PC_in[2]~2 .lut_mask = 16'hC000;
defparam \my_processor|dx1|PC_in[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y33_N17
dffeas \my_processor|dx1|FDPC|dffe2|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|PC_in[2]~2_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|FDPC|dffe2|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|FDPC|dffe2|q .is_wysiwyg = "true";
defparam \my_processor|dx1|FDPC|dffe2|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y30_N14
cycloneive_lcell_comb \my_processor|xm1|xmoldp|dffe2|q~feeder (
// Equation(s):
// \my_processor|xm1|xmoldp|dffe2|q~feeder_combout  = \my_processor|dx1|FDPC|dffe2|q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|dx1|FDPC|dffe2|q~q ),
	.cin(gnd),
	.combout(\my_processor|xm1|xmoldp|dffe2|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|xm1|xmoldp|dffe2|q~feeder .lut_mask = 16'hFF00;
defparam \my_processor|xm1|xmoldp|dffe2|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y30_N15
dffeas \my_processor|xm1|xmoldp|dffe2|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|xm1|xmoldp|dffe2|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|xmoldp|dffe2|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|xmoldp|dffe2|q .is_wysiwyg = "true";
defparam \my_processor|xm1|xmoldp|dffe2|q .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y30_N9
dffeas \my_processor|mw1|MW_oldPC|dffe2|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|xm1|xmoldp|dffe2|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MW_oldPC|dffe2|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MW_oldPC|dffe2|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MW_oldPC|dffe2|q .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y30_N11
dffeas \my_processor|mw1|MWout|dffe2|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|xm1|XMoutput|dffe2|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MWout|dffe2|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MWout|dffe2|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MWout|dffe2|q .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y24_N9
dffeas \my_processor|xm1|b|dffe2|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dx1|DXB|dffe2|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|b|dffe2|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|b|dffe2|q .is_wysiwyg = "true";
defparam \my_processor|xm1|b|dffe2|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N8
cycloneive_lcell_comb \my_processor|data[2]~2 (
// Equation(s):
// \my_processor|data[2]~2_combout  = (\my_processor|WM_bypass~3_combout  & (\my_processor|WM_bypass_data[2]~5_combout )) # (!\my_processor|WM_bypass~3_combout  & ((\my_processor|xm1|b|dffe2|q~q )))

	.dataa(\my_processor|WM_bypass_data[2]~5_combout ),
	.datab(gnd),
	.datac(\my_processor|xm1|b|dffe2|q~q ),
	.datad(\my_processor|WM_bypass~3_combout ),
	.cin(gnd),
	.combout(\my_processor|data[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[2]~2 .lut_mask = 16'hAAF0;
defparam \my_processor|data[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y33_N20
cycloneive_lcell_comb \my_processor|PC_in_FD[3]~3 (
// Equation(s):
// \my_processor|PC_in_FD[3]~3_combout  = (\my_processor|flush~1_combout  & (\my_processor|PC|dffe3|q~q  & \my_processor|flush~0_combout ))

	.dataa(\my_processor|flush~1_combout ),
	.datab(\my_processor|PC|dffe3|q~q ),
	.datac(gnd),
	.datad(\my_processor|flush~0_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_in_FD[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_in_FD[3]~3 .lut_mask = 16'h8800;
defparam \my_processor|PC_in_FD[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y33_N21
dffeas \my_processor|PC_FD1|dffe3|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|PC_in_FD[3]~3_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|PC_FD1|dffe3|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|PC_FD1|dffe3|q .is_wysiwyg = "true";
defparam \my_processor|PC_FD1|dffe3|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y33_N6
cycloneive_lcell_comb \my_processor|dx1|PC_in[3]~3 (
// Equation(s):
// \my_processor|dx1|PC_in[3]~3_combout  = (\my_processor|PC_FD1|dffe3|q~q  & (\my_processor|flush~1_combout  & \my_processor|flush~0_combout ))

	.dataa(\my_processor|PC_FD1|dffe3|q~q ),
	.datab(gnd),
	.datac(\my_processor|flush~1_combout ),
	.datad(\my_processor|flush~0_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|PC_in[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|PC_in[3]~3 .lut_mask = 16'hA000;
defparam \my_processor|dx1|PC_in[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y33_N7
dffeas \my_processor|dx1|FDPC|dffe3|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|PC_in[3]~3_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|FDPC|dffe3|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|FDPC|dffe3|q .is_wysiwyg = "true";
defparam \my_processor|dx1|FDPC|dffe3|q .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y33_N11
dffeas \my_processor|xm1|xmoldp|dffe3|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dx1|FDPC|dffe3|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|xmoldp|dffe3|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|xmoldp|dffe3|q .is_wysiwyg = "true";
defparam \my_processor|xm1|xmoldp|dffe3|q .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y30_N27
dffeas \my_processor|mw1|MW_oldPC|dffe3|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|xm1|xmoldp|dffe3|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MW_oldPC|dffe3|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MW_oldPC|dffe3|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MW_oldPC|dffe3|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N8
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout  = ((\my_processor|dx1|DXcontrol|dffe17|q~q ) # ((!\my_processor|dx1|DXIR|dffe4|q~q  & !\my_processor|dx1|DXIR|dffe6|q~q ))) # (!\my_processor|dx1|DXcontrol|dffe0|q~q )

	.dataa(\my_processor|dx1|DXIR|dffe4|q~q ),
	.datab(\my_processor|dx1|DXcontrol|dffe0|q~q ),
	.datac(\my_processor|dx1|DXIR|dffe6|q~q ),
	.datad(\my_processor|dx1|DXcontrol|dffe17|q~q ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11 .lut_mask = 16'hFF37;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y31_N20
cycloneive_lcell_comb \my_processor|PCadder|eba_1|xor_sum4 (
// Equation(s):
// \my_processor|PCadder|eba_1|xor_sum4~combout  = \my_processor|PC|dffe12|q~q  $ (((\my_processor|PC|dffe11|q~q  & \my_processor|PCadder|eba_1|andc2~combout )))

	.dataa(\my_processor|PC|dffe12|q~q ),
	.datab(\my_processor|PC|dffe11|q~q ),
	.datac(\my_processor|PCadder|eba_1|andc2~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|PCadder|eba_1|xor_sum4~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder|eba_1|xor_sum4 .lut_mask = 16'h6A6A;
defparam \my_processor|PCadder|eba_1|xor_sum4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y30_N14
cycloneive_lcell_comb \my_processor|PCadder_branch|eba_1|orc3~0 (
// Equation(s):
// \my_processor|PCadder_branch|eba_1|orc3~0_combout  = (\my_processor|dx1|DXIR|dffe11|q~q  & ((\my_processor|PCadder_branch|eba_1|orc2~0_combout ) # ((\my_processor|dx1|FDPC|dffe11|q~q ) # (\my_processor|PCadder_branch|eba_1|orc2~1_combout )))) # 
// (!\my_processor|dx1|DXIR|dffe11|q~q  & (\my_processor|dx1|FDPC|dffe11|q~q  & ((\my_processor|PCadder_branch|eba_1|orc2~0_combout ) # (\my_processor|PCadder_branch|eba_1|orc2~1_combout ))))

	.dataa(\my_processor|dx1|DXIR|dffe11|q~q ),
	.datab(\my_processor|PCadder_branch|eba_1|orc2~0_combout ),
	.datac(\my_processor|dx1|FDPC|dffe11|q~q ),
	.datad(\my_processor|PCadder_branch|eba_1|orc2~1_combout ),
	.cin(gnd),
	.combout(\my_processor|PCadder_branch|eba_1|orc3~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder_branch|eba_1|orc3~0 .lut_mask = 16'hFAE8;
defparam \my_processor|PCadder_branch|eba_1|orc3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y31_N14
cycloneive_lcell_comb \my_processor|PCadder_branch|eba_1|xor_sum4~0 (
// Equation(s):
// \my_processor|PCadder_branch|eba_1|xor_sum4~0_combout  = \my_processor|dx1|FDPC|dffe12|q~q  $ (\my_processor|dx1|DXIR|dffe12|q~q  $ (\my_processor|PCadder_branch|eba_1|orc3~0_combout ))

	.dataa(gnd),
	.datab(\my_processor|dx1|FDPC|dffe12|q~q ),
	.datac(\my_processor|dx1|DXIR|dffe12|q~q ),
	.datad(\my_processor|PCadder_branch|eba_1|orc3~0_combout ),
	.cin(gnd),
	.combout(\my_processor|PCadder_branch|eba_1|xor_sum4~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder_branch|eba_1|xor_sum4~0 .lut_mask = 16'hC33C;
defparam \my_processor|PCadder_branch|eba_1|xor_sum4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N26
cycloneive_lcell_comb \my_processor|dx1|control_in[19]~30 (
// Equation(s):
// \my_processor|dx1|control_in[19]~30_combout  = (\my_processor|FD_IR1|dffe29|q~q  & (\my_processor|flush~0_combout  & (\my_processor|flush~1_combout  & \my_processor|controls|WideNor0~0_combout )))

	.dataa(\my_processor|FD_IR1|dffe29|q~q ),
	.datab(\my_processor|flush~0_combout ),
	.datac(\my_processor|flush~1_combout ),
	.datad(\my_processor|controls|WideNor0~0_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|control_in[19]~30_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|control_in[19]~30 .lut_mask = 16'h8000;
defparam \my_processor|dx1|control_in[19]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y21_N27
dffeas \my_processor|dx1|DXcontrol|dffe19|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|control_in[19]~30_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXcontrol|dffe19|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXcontrol|dffe19|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXcontrol|dffe19|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N14
cycloneive_lcell_comb \my_processor|PC|dffe26|q~0 (
// Equation(s):
// \my_processor|PC|dffe26|q~0_combout  = (\my_processor|dx1|DXcontrol|dffe19|q~q ) # ((\my_processor|flush~1_combout  & !\my_processor|flush~0_combout ))

	.dataa(\my_processor|dx1|DXcontrol|dffe19|q~q ),
	.datab(gnd),
	.datac(\my_processor|flush~1_combout ),
	.datad(\my_processor|flush~0_combout ),
	.cin(gnd),
	.combout(\my_processor|PC|dffe26|q~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC|dffe26|q~0 .lut_mask = 16'hAAFA;
defparam \my_processor|PC|dffe26|q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N20
cycloneive_lcell_comb \my_processor|PC_calculated[12]~61 (
// Equation(s):
// \my_processor|PC_calculated[12]~61_combout  = (\my_processor|PC|dffe26|q~0_combout  & (((\my_processor|flush~1_combout )))) # (!\my_processor|PC|dffe26|q~0_combout  & ((\my_processor|flush~1_combout  & ((\my_processor|dx1|FDPC|dffe12|q~q ))) # 
// (!\my_processor|flush~1_combout  & (\my_processor|dx1|DXIR|dffe12|q~q ))))

	.dataa(\my_processor|dx1|DXIR|dffe12|q~q ),
	.datab(\my_processor|dx1|FDPC|dffe12|q~q ),
	.datac(\my_processor|PC|dffe26|q~0_combout ),
	.datad(\my_processor|flush~1_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[12]~61_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[12]~61 .lut_mask = 16'hFC0A;
defparam \my_processor|PC_calculated[12]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N26
cycloneive_lcell_comb \my_processor|PC_calculated[12]~62 (
// Equation(s):
// \my_processor|PC_calculated[12]~62_combout  = (\my_processor|PC|dffe26|q~0_combout  & ((\my_processor|PC_calculated[12]~61_combout  & (\my_processor|PCadder_branch|eba_1|xor_sum4~0_combout )) # (!\my_processor|PC_calculated[12]~61_combout  & 
// ((\my_processor|dx1|DXB|dffe12|q~q ))))) # (!\my_processor|PC|dffe26|q~0_combout  & (((\my_processor|PC_calculated[12]~61_combout ))))

	.dataa(\my_processor|PCadder_branch|eba_1|xor_sum4~0_combout ),
	.datab(\my_processor|PC|dffe26|q~0_combout ),
	.datac(\my_processor|dx1|DXB|dffe12|q~q ),
	.datad(\my_processor|PC_calculated[12]~61_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[12]~62_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[12]~62 .lut_mask = 16'hBBC0;
defparam \my_processor|PC_calculated[12]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N0
cycloneive_lcell_comb \my_processor|PC_calculated[12]~122 (
// Equation(s):
// \my_processor|PC_calculated[12]~122_combout  = (\my_processor|flush~1_combout  & ((\my_processor|flush~0_combout  & (\my_processor|PCadder|eba_1|xor_sum4~combout )) # (!\my_processor|flush~0_combout  & ((\my_processor|PC_calculated[12]~62_combout ))))) # 
// (!\my_processor|flush~1_combout  & (((\my_processor|PC_calculated[12]~62_combout ))))

	.dataa(\my_processor|flush~1_combout ),
	.datab(\my_processor|PCadder|eba_1|xor_sum4~combout ),
	.datac(\my_processor|PC_calculated[12]~62_combout ),
	.datad(\my_processor|flush~0_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[12]~122_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[12]~122 .lut_mask = 16'hD8F0;
defparam \my_processor|PC_calculated[12]~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y29_N1
dffeas \my_processor|PC|dffe12|q (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\my_processor|PC_calculated[12]~122_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|PC|dffe12|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|PC|dffe12|q .is_wysiwyg = "true";
defparam \my_processor|PC|dffe12|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y31_N26
cycloneive_lcell_comb \my_processor|PC_in_FD[12]~12 (
// Equation(s):
// \my_processor|PC_in_FD[12]~12_combout  = (\my_processor|PC|dffe12|q~q  & (\my_processor|flush~1_combout  & \my_processor|flush~0_combout ))

	.dataa(\my_processor|PC|dffe12|q~q ),
	.datab(gnd),
	.datac(\my_processor|flush~1_combout ),
	.datad(\my_processor|flush~0_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_in_FD[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_in_FD[12]~12 .lut_mask = 16'hA000;
defparam \my_processor|PC_in_FD[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y31_N27
dffeas \my_processor|PC_FD1|dffe12|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|PC_in_FD[12]~12_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|PC_FD1|dffe12|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|PC_FD1|dffe12|q .is_wysiwyg = "true";
defparam \my_processor|PC_FD1|dffe12|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y31_N24
cycloneive_lcell_comb \my_processor|dx1|PC_in[12]~12 (
// Equation(s):
// \my_processor|dx1|PC_in[12]~12_combout  = (\my_processor|PC_FD1|dffe12|q~q  & (\my_processor|flush~1_combout  & \my_processor|flush~0_combout ))

	.dataa(\my_processor|PC_FD1|dffe12|q~q ),
	.datab(gnd),
	.datac(\my_processor|flush~1_combout ),
	.datad(\my_processor|flush~0_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|PC_in[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|PC_in[12]~12 .lut_mask = 16'hA000;
defparam \my_processor|dx1|PC_in[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y31_N25
dffeas \my_processor|dx1|FDPC|dffe12|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|PC_in[12]~12_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|FDPC|dffe12|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|FDPC|dffe12|q .is_wysiwyg = "true";
defparam \my_processor|dx1|FDPC|dffe12|q .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y32_N15
dffeas \my_processor|xm1|xmoldp|dffe12|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dx1|FDPC|dffe12|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|xmoldp|dffe12|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|xmoldp|dffe12|q .is_wysiwyg = "true";
defparam \my_processor|xm1|xmoldp|dffe12|q .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y32_N15
dffeas \my_processor|mw1|MW_oldPC|dffe12|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|xm1|xmoldp|dffe12|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MW_oldPC|dffe12|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MW_oldPC|dffe12|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MW_oldPC|dffe12|q .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y24_N9
dffeas \my_processor|xm1|b|dffe12|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dx1|DXB|dffe12|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|b|dffe12|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|b|dffe12|q .is_wysiwyg = "true";
defparam \my_processor|xm1|b|dffe12|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N8
cycloneive_lcell_comb \my_processor|data[12]~12 (
// Equation(s):
// \my_processor|data[12]~12_combout  = (\my_processor|WM_bypass~3_combout  & ((\my_processor|WM_bypass_data[12]~25_combout ))) # (!\my_processor|WM_bypass~3_combout  & (\my_processor|xm1|b|dffe12|q~q ))

	.dataa(\my_processor|WM_bypass~3_combout ),
	.datab(gnd),
	.datac(\my_processor|xm1|b|dffe12|q~q ),
	.datad(\my_processor|WM_bypass_data[12]~25_combout ),
	.cin(gnd),
	.combout(\my_processor|data[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[12]~12 .lut_mask = 16'hFA50;
defparam \my_processor|data[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N24
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_one_shifted[5]~5 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_one_shifted[5]~5_combout  = (!\my_processor|dx1|DXIR|dffe11|q~q  & (!\my_processor|dx1|DXIR|dffe10|q~q  & ((!\my_processor|dx1|DXIR|dffe9|q~q ) # (!\my_processor|dx1|DXIR|dffe8|q~q ))))

	.dataa(\my_processor|dx1|DXIR|dffe11|q~q ),
	.datab(\my_processor|dx1|DXIR|dffe10|q~q ),
	.datac(\my_processor|dx1|DXIR|dffe8|q~q ),
	.datad(\my_processor|dx1|DXIR|dffe9|q~q ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_one_shifted[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[5]~5 .lut_mask = 16'h0111;
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y32_N30
cycloneive_lcell_comb \my_processor|xm1|xmoldp|dffe5|q~feeder (
// Equation(s):
// \my_processor|xm1|xmoldp|dffe5|q~feeder_combout  = \my_processor|dx1|FDPC|dffe5|q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|dx1|FDPC|dffe5|q~q ),
	.cin(gnd),
	.combout(\my_processor|xm1|xmoldp|dffe5|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|xm1|xmoldp|dffe5|q~feeder .lut_mask = 16'hFF00;
defparam \my_processor|xm1|xmoldp|dffe5|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y32_N31
dffeas \my_processor|xm1|xmoldp|dffe5|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|xm1|xmoldp|dffe5|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|xmoldp|dffe5|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|xmoldp|dffe5|q .is_wysiwyg = "true";
defparam \my_processor|xm1|xmoldp|dffe5|q .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y30_N27
dffeas \my_processor|mw1|MW_oldPC|dffe5|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|xm1|xmoldp|dffe5|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MW_oldPC|dffe5|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MW_oldPC|dffe5|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MW_oldPC|dffe5|q .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y30_N1
dffeas \my_processor|mw1|MWout|dffe5|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|xm1|XMoutput|dffe5|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MWout|dffe5|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MWout|dffe5|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MWout|dffe5|q .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y29_N31
dffeas \my_processor|xm1|b|dffe4|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dx1|DXB|dffe4|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|b|dffe4|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|b|dffe4|q .is_wysiwyg = "true";
defparam \my_processor|xm1|b|dffe4|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N24
cycloneive_lcell_comb \my_processor|data[4]~4 (
// Equation(s):
// \my_processor|data[4]~4_combout  = (\my_processor|WM_bypass~3_combout  & (\my_processor|WM_bypass_data[4]~9_combout )) # (!\my_processor|WM_bypass~3_combout  & ((\my_processor|xm1|b|dffe4|q~q )))

	.dataa(\my_processor|WM_bypass_data[4]~9_combout ),
	.datab(\my_processor|WM_bypass~3_combout ),
	.datac(gnd),
	.datad(\my_processor|xm1|b|dffe4|q~q ),
	.cin(gnd),
	.combout(\my_processor|data[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[4]~4 .lut_mask = 16'hBB88;
defparam \my_processor|data[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y32_N4
cycloneive_lcell_comb \my_processor|xm1|xmoldp|dffe6|q~feeder (
// Equation(s):
// \my_processor|xm1|xmoldp|dffe6|q~feeder_combout  = \my_processor|dx1|FDPC|dffe6|q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|dx1|FDPC|dffe6|q~q ),
	.cin(gnd),
	.combout(\my_processor|xm1|xmoldp|dffe6|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|xm1|xmoldp|dffe6|q~feeder .lut_mask = 16'hFF00;
defparam \my_processor|xm1|xmoldp|dffe6|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y32_N5
dffeas \my_processor|xm1|xmoldp|dffe6|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|xm1|xmoldp|dffe6|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|xmoldp|dffe6|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|xmoldp|dffe6|q .is_wysiwyg = "true";
defparam \my_processor|xm1|xmoldp|dffe6|q .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y32_N21
dffeas \my_processor|mw1|MW_oldPC|dffe6|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|xm1|xmoldp|dffe6|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MW_oldPC|dffe6|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MW_oldPC|dffe6|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MW_oldPC|dffe6|q .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y24_N25
dffeas \my_processor|xm1|b|dffe6|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dx1|DXB|dffe6|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|b|dffe6|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|b|dffe6|q .is_wysiwyg = "true";
defparam \my_processor|xm1|b|dffe6|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N24
cycloneive_lcell_comb \my_processor|data[6]~6 (
// Equation(s):
// \my_processor|data[6]~6_combout  = (\my_processor|WM_bypass~3_combout  & ((\my_processor|WM_bypass_data[6]~13_combout ))) # (!\my_processor|WM_bypass~3_combout  & (\my_processor|xm1|b|dffe6|q~q ))

	.dataa(\my_processor|WM_bypass~3_combout ),
	.datab(gnd),
	.datac(\my_processor|xm1|b|dffe6|q~q ),
	.datad(\my_processor|WM_bypass_data[6]~13_combout ),
	.cin(gnd),
	.combout(\my_processor|data[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[6]~6 .lut_mask = 16'hFA50;
defparam \my_processor|data[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N10
cycloneive_lcell_comb \my_processor|alu_op[4]~3 (
// Equation(s):
// \my_processor|alu_op[4]~3_combout  = (\my_processor|dx1|DXcontrol|dffe0|q~q  & (\my_processor|dx1|DXIR|dffe6|q~q  & !\my_processor|dx1|DXcontrol|dffe17|q~q ))

	.dataa(gnd),
	.datab(\my_processor|dx1|DXcontrol|dffe0|q~q ),
	.datac(\my_processor|dx1|DXIR|dffe6|q~q ),
	.datad(\my_processor|dx1|DXcontrol|dffe17|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_op[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_op[4]~3 .lut_mask = 16'h00C0;
defparam \my_processor|alu_op[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N22
cycloneive_lcell_comb \my_processor|dx1|DXB|dffe5|q~11 (
// Equation(s):
// \my_processor|dx1|DXB|dffe5|q~11_combout  = (\my_processor|ctrl_readRegB[3]~3_combout ) # ((\my_processor|controls|control [9] & ((\my_processor|FD_IR1|dffe24|q~q ))) # (!\my_processor|controls|control [9] & (\my_processor|FD_IR1|dffe14|q~q )))

	.dataa(\my_processor|controls|control [9]),
	.datab(\my_processor|FD_IR1|dffe14|q~q ),
	.datac(\my_processor|FD_IR1|dffe24|q~q ),
	.datad(\my_processor|ctrl_readRegB[3]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|DXB|dffe5|q~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|DXB|dffe5|q~11 .lut_mask = 16'hFFE4;
defparam \my_processor|dx1|DXB|dffe5|q~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y31_N30
cycloneive_lcell_comb \my_processor|PCadder|eba_1|xor_sum5 (
// Equation(s):
// \my_processor|PCadder|eba_1|xor_sum5~combout  = \my_processor|PC|dffe13|q~q  $ (((\my_processor|PC|dffe12|q~q  & (\my_processor|PC|dffe11|q~q  & \my_processor|PCadder|eba_1|andc2~combout ))))

	.dataa(\my_processor|PC|dffe12|q~q ),
	.datab(\my_processor|PC|dffe11|q~q ),
	.datac(\my_processor|PCadder|eba_1|andc2~combout ),
	.datad(\my_processor|PC|dffe13|q~q ),
	.cin(gnd),
	.combout(\my_processor|PCadder|eba_1|xor_sum5~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder|eba_1|xor_sum5 .lut_mask = 16'h7F80;
defparam \my_processor|PCadder|eba_1|xor_sum5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y31_N8
cycloneive_lcell_comb \my_processor|PC_in_FD[13]~13 (
// Equation(s):
// \my_processor|PC_in_FD[13]~13_combout  = (\my_processor|PC|dffe13|q~q  & (\my_processor|flush~1_combout  & \my_processor|flush~0_combout ))

	.dataa(gnd),
	.datab(\my_processor|PC|dffe13|q~q ),
	.datac(\my_processor|flush~1_combout ),
	.datad(\my_processor|flush~0_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_in_FD[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_in_FD[13]~13 .lut_mask = 16'hC000;
defparam \my_processor|PC_in_FD[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y31_N9
dffeas \my_processor|PC_FD1|dffe13|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|PC_in_FD[13]~13_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|PC_FD1|dffe13|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|PC_FD1|dffe13|q .is_wysiwyg = "true";
defparam \my_processor|PC_FD1|dffe13|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y31_N22
cycloneive_lcell_comb \my_processor|dx1|PC_in[13]~13 (
// Equation(s):
// \my_processor|dx1|PC_in[13]~13_combout  = (\my_processor|PC_FD1|dffe13|q~q  & (\my_processor|flush~1_combout  & \my_processor|flush~0_combout ))

	.dataa(gnd),
	.datab(\my_processor|PC_FD1|dffe13|q~q ),
	.datac(\my_processor|flush~1_combout ),
	.datad(\my_processor|flush~0_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|PC_in[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|PC_in[13]~13 .lut_mask = 16'hC000;
defparam \my_processor|dx1|PC_in[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y31_N23
dffeas \my_processor|dx1|FDPC|dffe13|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|PC_in[13]~13_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|FDPC|dffe13|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|FDPC|dffe13|q .is_wysiwyg = "true";
defparam \my_processor|dx1|FDPC|dffe13|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y31_N4
cycloneive_lcell_comb \my_processor|PCadder_branch|eba_1|orc4~0 (
// Equation(s):
// \my_processor|PCadder_branch|eba_1|orc4~0_combout  = (\my_processor|dx1|DXIR|dffe12|q~q  & \my_processor|dx1|FDPC|dffe12|q~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|dx1|DXIR|dffe12|q~q ),
	.datad(\my_processor|dx1|FDPC|dffe12|q~q ),
	.cin(gnd),
	.combout(\my_processor|PCadder_branch|eba_1|orc4~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder_branch|eba_1|orc4~0 .lut_mask = 16'hF000;
defparam \my_processor|PCadder_branch|eba_1|orc4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y31_N10
cycloneive_lcell_comb \my_processor|PCadder_branch|eba_1|orc4~1 (
// Equation(s):
// \my_processor|PCadder_branch|eba_1|orc4~1_combout  = (\my_processor|PCadder_branch|eba_1|orc3~0_combout  & ((\my_processor|dx1|FDPC|dffe12|q~q ) # (\my_processor|dx1|DXIR|dffe12|q~q )))

	.dataa(gnd),
	.datab(\my_processor|dx1|FDPC|dffe12|q~q ),
	.datac(\my_processor|dx1|DXIR|dffe12|q~q ),
	.datad(\my_processor|PCadder_branch|eba_1|orc3~0_combout ),
	.cin(gnd),
	.combout(\my_processor|PCadder_branch|eba_1|orc4~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder_branch|eba_1|orc4~1 .lut_mask = 16'hFC00;
defparam \my_processor|PCadder_branch|eba_1|orc4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y31_N12
cycloneive_lcell_comb \my_processor|PCadder_branch|eba_1|xor_sum5 (
// Equation(s):
// \my_processor|PCadder_branch|eba_1|xor_sum5~combout  = \my_processor|dx1|FDPC|dffe13|q~q  $ (\my_processor|dx1|DXIR|dffe13|q~q  $ (((\my_processor|PCadder_branch|eba_1|orc4~0_combout ) # (\my_processor|PCadder_branch|eba_1|orc4~1_combout ))))

	.dataa(\my_processor|dx1|FDPC|dffe13|q~q ),
	.datab(\my_processor|dx1|DXIR|dffe13|q~q ),
	.datac(\my_processor|PCadder_branch|eba_1|orc4~0_combout ),
	.datad(\my_processor|PCadder_branch|eba_1|orc4~1_combout ),
	.cin(gnd),
	.combout(\my_processor|PCadder_branch|eba_1|xor_sum5~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder_branch|eba_1|xor_sum5 .lut_mask = 16'h9996;
defparam \my_processor|PCadder_branch|eba_1|xor_sum5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N22
cycloneive_lcell_comb \my_processor|dx1|DXB|dffe5|q~9 (
// Equation(s):
// \my_processor|dx1|DXB|dffe5|q~9_combout  = (\my_processor|ctrl_readRegB[3]~3_combout ) # ((\my_processor|ctrl_readRegB[0]~0_combout  & !\my_processor|ctrl_readRegB[2]~2_combout ))

	.dataa(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datab(gnd),
	.datac(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datad(\my_processor|ctrl_readRegB[2]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|DXB|dffe5|q~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|DXB|dffe5|q~9 .lut_mask = 16'hAAFA;
defparam \my_processor|dx1|DXB|dffe5|q~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y31_N3
dffeas \my_processor|xm1|xmoldp|dffe13|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dx1|FDPC|dffe13|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|xmoldp|dffe13|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|xmoldp|dffe13|q .is_wysiwyg = "true";
defparam \my_processor|xm1|xmoldp|dffe13|q .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y31_N21
dffeas \my_processor|mw1|MW_oldPC|dffe13|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|xm1|xmoldp|dffe13|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MW_oldPC|dffe13|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MW_oldPC|dffe13|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MW_oldPC|dffe13|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N26
cycloneive_lcell_comb \my_processor|PC|dffe27|q~0 (
// Equation(s):
// \my_processor|PC|dffe27|q~0_combout  = \my_processor|dx1|DXcontrol|dffe19|q~q  $ (((\my_processor|flush~1_combout  & \my_processor|flush~0_combout )))

	.dataa(\my_processor|flush~1_combout ),
	.datab(\my_processor|dx1|DXcontrol|dffe19|q~q ),
	.datac(gnd),
	.datad(\my_processor|flush~0_combout ),
	.cin(gnd),
	.combout(\my_processor|PC|dffe27|q~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC|dffe27|q~0 .lut_mask = 16'h66CC;
defparam \my_processor|PC|dffe27|q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N4
cycloneive_lcell_comb \my_processor|controls|control[8]~16 (
// Equation(s):
// \my_processor|controls|control[8]~16_combout  = (\my_processor|FD_IR1|dffe28|q~q  & (!\my_processor|FD_IR1|dffe27|q~q  & \my_processor|controls|control[8]~13_combout ))

	.dataa(gnd),
	.datab(\my_processor|FD_IR1|dffe28|q~q ),
	.datac(\my_processor|FD_IR1|dffe27|q~q ),
	.datad(\my_processor|controls|control[8]~13_combout ),
	.cin(gnd),
	.combout(\my_processor|controls|control[8]~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|controls|control[8]~16 .lut_mask = 16'h0C00;
defparam \my_processor|controls|control[8]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N6
cycloneive_lcell_comb \my_processor|dx1|control_in[8]~14 (
// Equation(s):
// \my_processor|dx1|control_in[8]~14_combout  = (\my_processor|flush~1_combout  & (\my_processor|controls|control[8]~16_combout  & \my_processor|flush~0_combout ))

	.dataa(gnd),
	.datab(\my_processor|flush~1_combout ),
	.datac(\my_processor|controls|control[8]~16_combout ),
	.datad(\my_processor|flush~0_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|control_in[8]~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|control_in[8]~14 .lut_mask = 16'hC000;
defparam \my_processor|dx1|control_in[8]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N7
dffeas \my_processor|dx1|DXcontrol|dffe8|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|control_in[8]~14_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXcontrol|dffe8|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXcontrol|dffe8|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXcontrol|dffe8|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N16
cycloneive_lcell_comb \my_processor|bex_taken~0 (
// Equation(s):
// \my_processor|bex_taken~0_combout  = (!\my_processor|alu_A[3]~597_combout  & (\my_processor|dx1|DXcontrol|dffe8|q~q  & (!\my_processor|alu_A[1]~639_combout  & !\my_processor|alu_A[2]~618_combout )))

	.dataa(\my_processor|alu_A[3]~597_combout ),
	.datab(\my_processor|dx1|DXcontrol|dffe8|q~q ),
	.datac(\my_processor|alu_A[1]~639_combout ),
	.datad(\my_processor|alu_A[2]~618_combout ),
	.cin(gnd),
	.combout(\my_processor|bex_taken~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|bex_taken~0 .lut_mask = 16'h0004;
defparam \my_processor|bex_taken~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y26_N9
dffeas \my_regfile|gen_registers[13].regs|dffe4|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[4]~9_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[13].regs|dffe4|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[13].regs|dffe4|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[13].regs|dffe4|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N20
cycloneive_lcell_comb \my_regfile|gen_registers[14].regs|dffe4|q~feeder (
// Equation(s):
// \my_regfile|gen_registers[14].regs|dffe4|q~feeder_combout  = \my_processor|WM_bypass_data[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|WM_bypass_data[4]~9_combout ),
	.cin(gnd),
	.combout(\my_regfile|gen_registers[14].regs|dffe4|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|gen_registers[14].regs|dffe4|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|gen_registers[14].regs|dffe4|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y25_N21
dffeas \my_regfile|gen_registers[14].regs|dffe4|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|gen_registers[14].regs|dffe4|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|decoder_writeReg|and16~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[14].regs|dffe4|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[14].regs|dffe4|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[14].regs|dffe4|q .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y25_N3
dffeas \my_regfile|gen_registers[12].regs|dffe4|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[4]~9_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[12].regs|dffe4|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[12].regs|dffe4|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[12].regs|dffe4|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N2
cycloneive_lcell_comb \my_processor|alu_A[4]~562 (
// Equation(s):
// \my_processor|alu_A[4]~562_combout  = (\my_processor|FD_IR1|dffe17|q~q  & (((\my_processor|FD_IR1|dffe18|q~q )))) # (!\my_processor|FD_IR1|dffe17|q~q  & ((\my_processor|FD_IR1|dffe18|q~q  & (\my_regfile|gen_registers[14].regs|dffe4|q~q )) # 
// (!\my_processor|FD_IR1|dffe18|q~q  & ((\my_regfile|gen_registers[12].regs|dffe4|q~q )))))

	.dataa(\my_regfile|gen_registers[14].regs|dffe4|q~q ),
	.datab(\my_processor|FD_IR1|dffe17|q~q ),
	.datac(\my_regfile|gen_registers[12].regs|dffe4|q~q ),
	.datad(\my_processor|FD_IR1|dffe18|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[4]~562_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[4]~562 .lut_mask = 16'hEE30;
defparam \my_processor|alu_A[4]~562 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N16
cycloneive_lcell_comb \my_processor|alu_A[4]~563 (
// Equation(s):
// \my_processor|alu_A[4]~563_combout  = (\my_processor|FD_IR1|dffe17|q~q  & ((\my_processor|alu_A[4]~562_combout  & (\my_regfile|gen_registers[15].regs|dffe4|q~q )) # (!\my_processor|alu_A[4]~562_combout  & ((\my_regfile|gen_registers[13].regs|dffe4|q~q 
// ))))) # (!\my_processor|FD_IR1|dffe17|q~q  & (((\my_processor|alu_A[4]~562_combout ))))

	.dataa(\my_processor|FD_IR1|dffe17|q~q ),
	.datab(\my_regfile|gen_registers[15].regs|dffe4|q~q ),
	.datac(\my_regfile|gen_registers[13].regs|dffe4|q~q ),
	.datad(\my_processor|alu_A[4]~562_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[4]~563_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[4]~563 .lut_mask = 16'hDDA0;
defparam \my_processor|alu_A[4]~563 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y21_N11
dffeas \my_regfile|gen_registers[10].regs|dffe4|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[4]~9_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[10].regs|dffe4|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[10].regs|dffe4|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[10].regs|dffe4|q .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y25_N11
dffeas \my_regfile|gen_registers[11].regs|dffe4|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[4]~9_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[11].regs|dffe4|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[11].regs|dffe4|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[11].regs|dffe4|q .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y25_N21
dffeas \my_regfile|gen_registers[8].regs|dffe4|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[4]~9_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[8].regs|dffe4|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[8].regs|dffe4|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[8].regs|dffe4|q .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y23_N23
dffeas \my_regfile|gen_registers[9].regs|dffe4|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[4]~9_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[9].regs|dffe4|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[9].regs|dffe4|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[9].regs|dffe4|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N20
cycloneive_lcell_comb \my_processor|alu_A[4]~559 (
// Equation(s):
// \my_processor|alu_A[4]~559_combout  = (\my_processor|FD_IR1|dffe18|q~q  & (\my_processor|FD_IR1|dffe17|q~q )) # (!\my_processor|FD_IR1|dffe18|q~q  & ((\my_processor|FD_IR1|dffe17|q~q  & ((\my_regfile|gen_registers[9].regs|dffe4|q~q ))) # 
// (!\my_processor|FD_IR1|dffe17|q~q  & (\my_regfile|gen_registers[8].regs|dffe4|q~q ))))

	.dataa(\my_processor|FD_IR1|dffe18|q~q ),
	.datab(\my_processor|FD_IR1|dffe17|q~q ),
	.datac(\my_regfile|gen_registers[8].regs|dffe4|q~q ),
	.datad(\my_regfile|gen_registers[9].regs|dffe4|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[4]~559_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[4]~559 .lut_mask = 16'hDC98;
defparam \my_processor|alu_A[4]~559 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N10
cycloneive_lcell_comb \my_processor|alu_A[4]~560 (
// Equation(s):
// \my_processor|alu_A[4]~560_combout  = (\my_processor|FD_IR1|dffe18|q~q  & ((\my_processor|alu_A[4]~559_combout  & ((\my_regfile|gen_registers[11].regs|dffe4|q~q ))) # (!\my_processor|alu_A[4]~559_combout  & (\my_regfile|gen_registers[10].regs|dffe4|q~q 
// )))) # (!\my_processor|FD_IR1|dffe18|q~q  & (((\my_processor|alu_A[4]~559_combout ))))

	.dataa(\my_processor|FD_IR1|dffe18|q~q ),
	.datab(\my_regfile|gen_registers[10].regs|dffe4|q~q ),
	.datac(\my_regfile|gen_registers[11].regs|dffe4|q~q ),
	.datad(\my_processor|alu_A[4]~559_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[4]~560_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[4]~560 .lut_mask = 16'hF588;
defparam \my_processor|alu_A[4]~560 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y22_N25
dffeas \my_regfile|gen_registers[5].regs|dffe4|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[4]~9_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[5].regs|dffe4|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[5].regs|dffe4|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[5].regs|dffe4|q .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y22_N19
dffeas \my_regfile|gen_registers[7].regs|dffe4|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[4]~9_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[7].regs|dffe4|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[7].regs|dffe4|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[7].regs|dffe4|q .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y22_N23
dffeas \my_regfile|gen_registers[6].regs|dffe4|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[4]~9_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[6].regs|dffe4|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[6].regs|dffe4|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[6].regs|dffe4|q .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y22_N17
dffeas \my_regfile|gen_registers[4].regs|dffe4|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[4]~9_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[4].regs|dffe4|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[4].regs|dffe4|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[4].regs|dffe4|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N16
cycloneive_lcell_comb \my_processor|alu_A[4]~556 (
// Equation(s):
// \my_processor|alu_A[4]~556_combout  = (\my_processor|FD_IR1|dffe18|q~q  & ((\my_regfile|gen_registers[6].regs|dffe4|q~q ) # ((\my_processor|FD_IR1|dffe17|q~q )))) # (!\my_processor|FD_IR1|dffe18|q~q  & (((\my_regfile|gen_registers[4].regs|dffe4|q~q  & 
// !\my_processor|FD_IR1|dffe17|q~q ))))

	.dataa(\my_processor|FD_IR1|dffe18|q~q ),
	.datab(\my_regfile|gen_registers[6].regs|dffe4|q~q ),
	.datac(\my_regfile|gen_registers[4].regs|dffe4|q~q ),
	.datad(\my_processor|FD_IR1|dffe17|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[4]~556_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[4]~556 .lut_mask = 16'hAAD8;
defparam \my_processor|alu_A[4]~556 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N18
cycloneive_lcell_comb \my_processor|alu_A[4]~557 (
// Equation(s):
// \my_processor|alu_A[4]~557_combout  = (\my_processor|FD_IR1|dffe17|q~q  & ((\my_processor|alu_A[4]~556_combout  & ((\my_regfile|gen_registers[7].regs|dffe4|q~q ))) # (!\my_processor|alu_A[4]~556_combout  & (\my_regfile|gen_registers[5].regs|dffe4|q~q )))) 
// # (!\my_processor|FD_IR1|dffe17|q~q  & (((\my_processor|alu_A[4]~556_combout ))))

	.dataa(\my_processor|FD_IR1|dffe17|q~q ),
	.datab(\my_regfile|gen_registers[5].regs|dffe4|q~q ),
	.datac(\my_regfile|gen_registers[7].regs|dffe4|q~q ),
	.datad(\my_processor|alu_A[4]~556_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[4]~557_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[4]~557 .lut_mask = 16'hF588;
defparam \my_processor|alu_A[4]~557 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y23_N11
dffeas \my_regfile|gen_registers[3].regs|dffe4|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[4]~9_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[3].regs|dffe4|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[3].regs|dffe4|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[3].regs|dffe4|q .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y23_N25
dffeas \my_regfile|gen_registers[2].regs|dffe4|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[4]~9_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[2].regs|dffe4|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[2].regs|dffe4|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[2].regs|dffe4|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N14
cycloneive_lcell_comb \my_processor|alu_A[4]~558 (
// Equation(s):
// \my_processor|alu_A[4]~558_combout  = (\my_processor|alu_A[29]~7_combout  & ((\my_regfile|gen_registers[3].regs|dffe4|q~q ) # ((\my_processor|alu_A[29]~6_combout )))) # (!\my_processor|alu_A[29]~7_combout  & (((\my_regfile|gen_registers[2].regs|dffe4|q~q  
// & !\my_processor|alu_A[29]~6_combout ))))

	.dataa(\my_regfile|gen_registers[3].regs|dffe4|q~q ),
	.datab(\my_regfile|gen_registers[2].regs|dffe4|q~q ),
	.datac(\my_processor|alu_A[29]~7_combout ),
	.datad(\my_processor|alu_A[29]~6_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[4]~558_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[4]~558 .lut_mask = 16'hF0AC;
defparam \my_processor|alu_A[4]~558 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N20
cycloneive_lcell_comb \my_processor|alu_A[4]~561 (
// Equation(s):
// \my_processor|alu_A[4]~561_combout  = (\my_processor|alu_A[29]~6_combout  & ((\my_processor|alu_A[4]~558_combout  & (\my_processor|alu_A[4]~560_combout )) # (!\my_processor|alu_A[4]~558_combout  & ((\my_processor|alu_A[4]~557_combout ))))) # 
// (!\my_processor|alu_A[29]~6_combout  & (((\my_processor|alu_A[4]~558_combout ))))

	.dataa(\my_processor|alu_A[4]~560_combout ),
	.datab(\my_processor|alu_A[29]~6_combout ),
	.datac(\my_processor|alu_A[4]~557_combout ),
	.datad(\my_processor|alu_A[4]~558_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[4]~561_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[4]~561 .lut_mask = 16'hBBC0;
defparam \my_processor|alu_A[4]~561 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y28_N3
dffeas \my_regfile|gen_registers[31].regs|dffe4|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[4]~9_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[31].regs|dffe4|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[31].regs|dffe4|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[31].regs|dffe4|q .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y28_N17
dffeas \my_regfile|gen_registers[23].regs|dffe4|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[4]~9_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[23].regs|dffe4|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[23].regs|dffe4|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[23].regs|dffe4|q .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y27_N7
dffeas \my_regfile|gen_registers[19].regs|dffe4|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[4]~9_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[19].regs|dffe4|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[19].regs|dffe4|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[19].regs|dffe4|q .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y27_N23
dffeas \my_regfile|gen_registers[27].regs|dffe4|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[4]~9_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[27].regs|dffe4|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[27].regs|dffe4|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[27].regs|dffe4|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N6
cycloneive_lcell_comb \my_processor|alu_A[4]~571 (
// Equation(s):
// \my_processor|alu_A[4]~571_combout  = (\my_processor|FD_IR1|dffe19|q~q  & (\my_processor|FD_IR1|dffe20|q~q )) # (!\my_processor|FD_IR1|dffe19|q~q  & ((\my_processor|FD_IR1|dffe20|q~q  & ((\my_regfile|gen_registers[27].regs|dffe4|q~q ))) # 
// (!\my_processor|FD_IR1|dffe20|q~q  & (\my_regfile|gen_registers[19].regs|dffe4|q~q ))))

	.dataa(\my_processor|FD_IR1|dffe19|q~q ),
	.datab(\my_processor|FD_IR1|dffe20|q~q ),
	.datac(\my_regfile|gen_registers[19].regs|dffe4|q~q ),
	.datad(\my_regfile|gen_registers[27].regs|dffe4|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[4]~571_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[4]~571 .lut_mask = 16'hDC98;
defparam \my_processor|alu_A[4]~571 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N16
cycloneive_lcell_comb \my_processor|alu_A[4]~572 (
// Equation(s):
// \my_processor|alu_A[4]~572_combout  = (\my_processor|FD_IR1|dffe19|q~q  & ((\my_processor|alu_A[4]~571_combout  & (\my_regfile|gen_registers[31].regs|dffe4|q~q )) # (!\my_processor|alu_A[4]~571_combout  & ((\my_regfile|gen_registers[23].regs|dffe4|q~q 
// ))))) # (!\my_processor|FD_IR1|dffe19|q~q  & (((\my_processor|alu_A[4]~571_combout ))))

	.dataa(\my_processor|FD_IR1|dffe19|q~q ),
	.datab(\my_regfile|gen_registers[31].regs|dffe4|q~q ),
	.datac(\my_regfile|gen_registers[23].regs|dffe4|q~q ),
	.datad(\my_processor|alu_A[4]~571_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[4]~572_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[4]~572 .lut_mask = 16'hDDA0;
defparam \my_processor|alu_A[4]~572 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y31_N19
dffeas \my_regfile|gen_registers[30].regs|dffe4|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[4]~9_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[30].regs|dffe4|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[30].regs|dffe4|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[30].regs|dffe4|q .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y31_N5
dffeas \my_regfile|gen_registers[26].regs|dffe4|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[4]~9_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[26].regs|dffe4|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[26].regs|dffe4|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[26].regs|dffe4|q .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y31_N23
dffeas \my_regfile|gen_registers[18].regs|dffe4|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[4]~9_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[18].regs|dffe4|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[18].regs|dffe4|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[18].regs|dffe4|q .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y31_N5
dffeas \my_regfile|gen_registers[22].regs|dffe4|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[4]~9_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[22].regs|dffe4|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[22].regs|dffe4|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[22].regs|dffe4|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y31_N28
cycloneive_lcell_comb \my_processor|alu_A[4]~564 (
// Equation(s):
// \my_processor|alu_A[4]~564_combout  = (\my_processor|FD_IR1|dffe20|q~q  & (((\my_processor|FD_IR1|dffe19|q~q )))) # (!\my_processor|FD_IR1|dffe20|q~q  & ((\my_processor|FD_IR1|dffe19|q~q  & ((\my_regfile|gen_registers[22].regs|dffe4|q~q ))) # 
// (!\my_processor|FD_IR1|dffe19|q~q  & (\my_regfile|gen_registers[18].regs|dffe4|q~q ))))

	.dataa(\my_regfile|gen_registers[18].regs|dffe4|q~q ),
	.datab(\my_regfile|gen_registers[22].regs|dffe4|q~q ),
	.datac(\my_processor|FD_IR1|dffe20|q~q ),
	.datad(\my_processor|FD_IR1|dffe19|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[4]~564_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[4]~564 .lut_mask = 16'hFC0A;
defparam \my_processor|alu_A[4]~564 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y31_N4
cycloneive_lcell_comb \my_processor|alu_A[4]~565 (
// Equation(s):
// \my_processor|alu_A[4]~565_combout  = (\my_processor|FD_IR1|dffe20|q~q  & ((\my_processor|alu_A[4]~564_combout  & (\my_regfile|gen_registers[30].regs|dffe4|q~q )) # (!\my_processor|alu_A[4]~564_combout  & ((\my_regfile|gen_registers[26].regs|dffe4|q~q 
// ))))) # (!\my_processor|FD_IR1|dffe20|q~q  & (((\my_processor|alu_A[4]~564_combout ))))

	.dataa(\my_regfile|gen_registers[30].regs|dffe4|q~q ),
	.datab(\my_processor|FD_IR1|dffe20|q~q ),
	.datac(\my_regfile|gen_registers[26].regs|dffe4|q~q ),
	.datad(\my_processor|alu_A[4]~564_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[4]~565_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[4]~565 .lut_mask = 16'hBBC0;
defparam \my_processor|alu_A[4]~565 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y29_N15
dffeas \my_regfile|gen_registers[29].regs|dffe4|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[4]~9_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[29].regs|dffe4|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[29].regs|dffe4|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[29].regs|dffe4|q .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y29_N15
dffeas \my_regfile|gen_registers[21].regs|dffe4|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[4]~9_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[21].regs|dffe4|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[21].regs|dffe4|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[21].regs|dffe4|q .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y30_N31
dffeas \my_regfile|gen_registers[25].regs|dffe4|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[4]~9_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[25].regs|dffe4|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[25].regs|dffe4|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[25].regs|dffe4|q .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y29_N21
dffeas \my_regfile|gen_registers[17].regs|dffe4|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[4]~9_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[17].regs|dffe4|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[17].regs|dffe4|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[17].regs|dffe4|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y29_N20
cycloneive_lcell_comb \my_processor|alu_A[4]~566 (
// Equation(s):
// \my_processor|alu_A[4]~566_combout  = (\my_processor|FD_IR1|dffe19|q~q  & (((\my_processor|FD_IR1|dffe20|q~q )))) # (!\my_processor|FD_IR1|dffe19|q~q  & ((\my_processor|FD_IR1|dffe20|q~q  & (\my_regfile|gen_registers[25].regs|dffe4|q~q )) # 
// (!\my_processor|FD_IR1|dffe20|q~q  & ((\my_regfile|gen_registers[17].regs|dffe4|q~q )))))

	.dataa(\my_processor|FD_IR1|dffe19|q~q ),
	.datab(\my_regfile|gen_registers[25].regs|dffe4|q~q ),
	.datac(\my_regfile|gen_registers[17].regs|dffe4|q~q ),
	.datad(\my_processor|FD_IR1|dffe20|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[4]~566_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[4]~566 .lut_mask = 16'hEE50;
defparam \my_processor|alu_A[4]~566 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y29_N4
cycloneive_lcell_comb \my_processor|alu_A[4]~567 (
// Equation(s):
// \my_processor|alu_A[4]~567_combout  = (\my_processor|FD_IR1|dffe19|q~q  & ((\my_processor|alu_A[4]~566_combout  & (\my_regfile|gen_registers[29].regs|dffe4|q~q )) # (!\my_processor|alu_A[4]~566_combout  & ((\my_regfile|gen_registers[21].regs|dffe4|q~q 
// ))))) # (!\my_processor|FD_IR1|dffe19|q~q  & (((\my_processor|alu_A[4]~566_combout ))))

	.dataa(\my_processor|FD_IR1|dffe19|q~q ),
	.datab(\my_regfile|gen_registers[29].regs|dffe4|q~q ),
	.datac(\my_regfile|gen_registers[21].regs|dffe4|q~q ),
	.datad(\my_processor|alu_A[4]~566_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[4]~567_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[4]~567 .lut_mask = 16'hDDA0;
defparam \my_processor|alu_A[4]~567 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y28_N9
dffeas \my_regfile|gen_registers[24].regs|dffe4|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[4]~9_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[24].regs|dffe4|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[24].regs|dffe4|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[24].regs|dffe4|q .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y28_N19
dffeas \my_regfile|gen_registers[28].regs|dffe4|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[4]~9_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[28].regs|dffe4|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[28].regs|dffe4|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[28].regs|dffe4|q .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y28_N23
dffeas \my_regfile|gen_registers[20].regs|dffe4|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[4]~9_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[20].regs|dffe4|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[20].regs|dffe4|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[20].regs|dffe4|q .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y28_N25
dffeas \my_regfile|gen_registers[16].regs|dffe4|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[4]~9_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[16].regs|dffe4|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[16].regs|dffe4|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[16].regs|dffe4|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N24
cycloneive_lcell_comb \my_processor|alu_A[4]~568 (
// Equation(s):
// \my_processor|alu_A[4]~568_combout  = (\my_processor|FD_IR1|dffe20|q~q  & (((\my_processor|FD_IR1|dffe19|q~q )))) # (!\my_processor|FD_IR1|dffe20|q~q  & ((\my_processor|FD_IR1|dffe19|q~q  & (\my_regfile|gen_registers[20].regs|dffe4|q~q )) # 
// (!\my_processor|FD_IR1|dffe19|q~q  & ((\my_regfile|gen_registers[16].regs|dffe4|q~q )))))

	.dataa(\my_processor|FD_IR1|dffe20|q~q ),
	.datab(\my_regfile|gen_registers[20].regs|dffe4|q~q ),
	.datac(\my_regfile|gen_registers[16].regs|dffe4|q~q ),
	.datad(\my_processor|FD_IR1|dffe19|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[4]~568_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[4]~568 .lut_mask = 16'hEE50;
defparam \my_processor|alu_A[4]~568 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N18
cycloneive_lcell_comb \my_processor|alu_A[4]~569 (
// Equation(s):
// \my_processor|alu_A[4]~569_combout  = (\my_processor|FD_IR1|dffe20|q~q  & ((\my_processor|alu_A[4]~568_combout  & ((\my_regfile|gen_registers[28].regs|dffe4|q~q ))) # (!\my_processor|alu_A[4]~568_combout  & (\my_regfile|gen_registers[24].regs|dffe4|q~q 
// )))) # (!\my_processor|FD_IR1|dffe20|q~q  & (((\my_processor|alu_A[4]~568_combout ))))

	.dataa(\my_regfile|gen_registers[24].regs|dffe4|q~q ),
	.datab(\my_processor|FD_IR1|dffe20|q~q ),
	.datac(\my_regfile|gen_registers[28].regs|dffe4|q~q ),
	.datad(\my_processor|alu_A[4]~568_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[4]~569_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[4]~569 .lut_mask = 16'hF388;
defparam \my_processor|alu_A[4]~569 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N10
cycloneive_lcell_comb \my_processor|alu_A[4]~570 (
// Equation(s):
// \my_processor|alu_A[4]~570_combout  = (\my_processor|FD_IR1|dffe18|q~q  & (\my_processor|FD_IR1|dffe17|q~q )) # (!\my_processor|FD_IR1|dffe18|q~q  & ((\my_processor|FD_IR1|dffe17|q~q  & (\my_processor|alu_A[4]~567_combout )) # 
// (!\my_processor|FD_IR1|dffe17|q~q  & ((\my_processor|alu_A[4]~569_combout )))))

	.dataa(\my_processor|FD_IR1|dffe18|q~q ),
	.datab(\my_processor|FD_IR1|dffe17|q~q ),
	.datac(\my_processor|alu_A[4]~567_combout ),
	.datad(\my_processor|alu_A[4]~569_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[4]~570_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[4]~570 .lut_mask = 16'hD9C8;
defparam \my_processor|alu_A[4]~570 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N8
cycloneive_lcell_comb \my_processor|alu_A[4]~573 (
// Equation(s):
// \my_processor|alu_A[4]~573_combout  = (\my_processor|FD_IR1|dffe18|q~q  & ((\my_processor|alu_A[4]~570_combout  & (\my_processor|alu_A[4]~572_combout )) # (!\my_processor|alu_A[4]~570_combout  & ((\my_processor|alu_A[4]~565_combout ))))) # 
// (!\my_processor|FD_IR1|dffe18|q~q  & (((\my_processor|alu_A[4]~570_combout ))))

	.dataa(\my_processor|alu_A[4]~572_combout ),
	.datab(\my_processor|FD_IR1|dffe18|q~q ),
	.datac(\my_processor|alu_A[4]~565_combout ),
	.datad(\my_processor|alu_A[4]~570_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[4]~573_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[4]~573 .lut_mask = 16'hBBC0;
defparam \my_processor|alu_A[4]~573 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N2
cycloneive_lcell_comb \my_processor|alu_A[4]~574 (
// Equation(s):
// \my_processor|alu_A[4]~574_combout  = (\my_processor|alu_A[0]~26_combout  & (((\my_processor|alu_A[29]~27_combout )))) # (!\my_processor|alu_A[0]~26_combout  & ((\my_processor|alu_A[29]~27_combout  & (\my_processor|WM_bypass_data[4]~9_combout )) # 
// (!\my_processor|alu_A[29]~27_combout  & ((\my_processor|alu_A[4]~573_combout )))))

	.dataa(\my_processor|WM_bypass_data[4]~9_combout ),
	.datab(\my_processor|alu_A[0]~26_combout ),
	.datac(\my_processor|alu_A[4]~573_combout ),
	.datad(\my_processor|alu_A[29]~27_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[4]~574_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[4]~574 .lut_mask = 16'hEE30;
defparam \my_processor|alu_A[4]~574 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N28
cycloneive_lcell_comb \my_processor|alu_A[4]~575 (
// Equation(s):
// \my_processor|alu_A[4]~575_combout  = (\my_processor|alu_A[29]~15_combout  & ((\my_processor|alu_A[4]~574_combout  & (\my_processor|alu_A[4]~563_combout )) # (!\my_processor|alu_A[4]~574_combout  & ((\my_processor|alu_A[4]~561_combout ))))) # 
// (!\my_processor|alu_A[29]~15_combout  & (((\my_processor|alu_A[4]~574_combout ))))

	.dataa(\my_processor|alu_A[4]~563_combout ),
	.datab(\my_processor|alu_A[4]~561_combout ),
	.datac(\my_processor|alu_A[29]~15_combout ),
	.datad(\my_processor|alu_A[4]~574_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[4]~575_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[4]~575 .lut_mask = 16'hAFC0;
defparam \my_processor|alu_A[4]~575 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N26
cycloneive_lcell_comb \my_processor|alu_A[4]~576 (
// Equation(s):
// \my_processor|alu_A[4]~576_combout  = (\my_processor|A_bypass_MX_sel~3_combout  & (\my_processor|xm1|XMoutput|dffe4|q~q )) # (!\my_processor|A_bypass_MX_sel~3_combout  & ((\my_processor|alu_A[4]~575_combout )))

	.dataa(\my_processor|A_bypass_MX_sel~3_combout ),
	.datab(\my_processor|xm1|XMoutput|dffe4|q~q ),
	.datac(gnd),
	.datad(\my_processor|alu_A[4]~575_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[4]~576_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[4]~576 .lut_mask = 16'hDD88;
defparam \my_processor|alu_A[4]~576 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N10
cycloneive_lcell_comb \my_processor|alu_B[28]~63 (
// Equation(s):
// \my_processor|alu_B[28]~63_combout  = (\my_processor|alu_B[30]~4_combout  & (((\my_processor|WM_bypass_data[28]~57_combout ) # (\my_processor|alu_B[30]~0_combout )))) # (!\my_processor|alu_B[30]~4_combout  & (\my_processor|dx1|DXB|dffe28|q~q  & 
// ((!\my_processor|alu_B[30]~0_combout ))))

	.dataa(\my_processor|dx1|DXB|dffe28|q~q ),
	.datab(\my_processor|alu_B[30]~4_combout ),
	.datac(\my_processor|WM_bypass_data[28]~57_combout ),
	.datad(\my_processor|alu_B[30]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_B[28]~63_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_B[28]~63 .lut_mask = 16'hCCE2;
defparam \my_processor|alu_B[28]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N8
cycloneive_lcell_comb \my_processor|alu_B[28]~64 (
// Equation(s):
// \my_processor|alu_B[28]~64_combout  = (\my_processor|alu_B[30]~0_combout  & ((\my_processor|alu_B[28]~63_combout  & ((\my_processor|xm1|XMoutput|dffe28|q~q ))) # (!\my_processor|alu_B[28]~63_combout  & (\my_processor|dx1|DXIR|dffe16|q~q )))) # 
// (!\my_processor|alu_B[30]~0_combout  & (((\my_processor|alu_B[28]~63_combout ))))

	.dataa(\my_processor|dx1|DXIR|dffe16|q~q ),
	.datab(\my_processor|alu_B[30]~0_combout ),
	.datac(\my_processor|xm1|XMoutput|dffe28|q~q ),
	.datad(\my_processor|alu_B[28]~63_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_B[28]~64_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_B[28]~64 .lut_mask = 16'hF388;
defparam \my_processor|alu_B[28]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y31_N13
dffeas \my_regfile|gen_registers[22].regs|dffe28|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[28]~57_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[22].regs|dffe28|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[22].regs|dffe28|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[22].regs|dffe28|q .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y31_N7
dffeas \my_regfile|gen_registers[18].regs|dffe28|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[28]~57_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[18].regs|dffe28|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[18].regs|dffe28|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[18].regs|dffe28|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y31_N6
cycloneive_lcell_comb \my_processor|alu_A[28]~60 (
// Equation(s):
// \my_processor|alu_A[28]~60_combout  = (\my_processor|FD_IR1|dffe19|q~q  & ((\my_regfile|gen_registers[22].regs|dffe28|q~q ) # ((\my_processor|FD_IR1|dffe20|q~q )))) # (!\my_processor|FD_IR1|dffe19|q~q  & (((\my_regfile|gen_registers[18].regs|dffe28|q~q  & 
// !\my_processor|FD_IR1|dffe20|q~q ))))

	.dataa(\my_regfile|gen_registers[22].regs|dffe28|q~q ),
	.datab(\my_processor|FD_IR1|dffe19|q~q ),
	.datac(\my_regfile|gen_registers[18].regs|dffe28|q~q ),
	.datad(\my_processor|FD_IR1|dffe20|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[28]~60_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[28]~60 .lut_mask = 16'hCCB8;
defparam \my_processor|alu_A[28]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y31_N23
dffeas \my_regfile|gen_registers[30].regs|dffe28|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[28]~57_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[30].regs|dffe28|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[30].regs|dffe28|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[30].regs|dffe28|q .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y31_N29
dffeas \my_regfile|gen_registers[26].regs|dffe28|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[28]~57_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[26].regs|dffe28|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[26].regs|dffe28|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[26].regs|dffe28|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y31_N28
cycloneive_lcell_comb \my_processor|alu_A[28]~61 (
// Equation(s):
// \my_processor|alu_A[28]~61_combout  = (\my_processor|alu_A[28]~60_combout  & ((\my_regfile|gen_registers[30].regs|dffe28|q~q ) # ((!\my_processor|FD_IR1|dffe20|q~q )))) # (!\my_processor|alu_A[28]~60_combout  & 
// (((\my_regfile|gen_registers[26].regs|dffe28|q~q  & \my_processor|FD_IR1|dffe20|q~q ))))

	.dataa(\my_processor|alu_A[28]~60_combout ),
	.datab(\my_regfile|gen_registers[30].regs|dffe28|q~q ),
	.datac(\my_regfile|gen_registers[26].regs|dffe28|q~q ),
	.datad(\my_processor|FD_IR1|dffe20|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[28]~61_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[28]~61 .lut_mask = 16'hD8AA;
defparam \my_processor|alu_A[28]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y27_N5
dffeas \my_regfile|gen_registers[23].regs|dffe28|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[28]~57_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[23].regs|dffe28|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[23].regs|dffe28|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[23].regs|dffe28|q .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y27_N27
dffeas \my_regfile|gen_registers[27].regs|dffe28|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[28]~57_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[27].regs|dffe28|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[27].regs|dffe28|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[27].regs|dffe28|q .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y27_N1
dffeas \my_regfile|gen_registers[19].regs|dffe28|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[28]~57_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[19].regs|dffe28|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[19].regs|dffe28|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[19].regs|dffe28|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N0
cycloneive_lcell_comb \my_processor|alu_A[28]~67 (
// Equation(s):
// \my_processor|alu_A[28]~67_combout  = (\my_processor|FD_IR1|dffe20|q~q  & ((\my_regfile|gen_registers[27].regs|dffe28|q~q ) # ((\my_processor|FD_IR1|dffe19|q~q )))) # (!\my_processor|FD_IR1|dffe20|q~q  & (((\my_regfile|gen_registers[19].regs|dffe28|q~q  & 
// !\my_processor|FD_IR1|dffe19|q~q ))))

	.dataa(\my_regfile|gen_registers[27].regs|dffe28|q~q ),
	.datab(\my_processor|FD_IR1|dffe20|q~q ),
	.datac(\my_regfile|gen_registers[19].regs|dffe28|q~q ),
	.datad(\my_processor|FD_IR1|dffe19|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[28]~67_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[28]~67 .lut_mask = 16'hCCB8;
defparam \my_processor|alu_A[28]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y27_N29
dffeas \my_regfile|gen_registers[31].regs|dffe28|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[28]~57_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[31].regs|dffe28|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[31].regs|dffe28|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[31].regs|dffe28|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N6
cycloneive_lcell_comb \my_processor|alu_A[28]~68 (
// Equation(s):
// \my_processor|alu_A[28]~68_combout  = (\my_processor|FD_IR1|dffe19|q~q  & ((\my_processor|alu_A[28]~67_combout  & ((\my_regfile|gen_registers[31].regs|dffe28|q~q ))) # (!\my_processor|alu_A[28]~67_combout  & (\my_regfile|gen_registers[23].regs|dffe28|q~q 
// )))) # (!\my_processor|FD_IR1|dffe19|q~q  & (((\my_processor|alu_A[28]~67_combout ))))

	.dataa(\my_processor|FD_IR1|dffe19|q~q ),
	.datab(\my_regfile|gen_registers[23].regs|dffe28|q~q ),
	.datac(\my_processor|alu_A[28]~67_combout ),
	.datad(\my_regfile|gen_registers[31].regs|dffe28|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[28]~68_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[28]~68 .lut_mask = 16'hF858;
defparam \my_processor|alu_A[28]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y30_N1
dffeas \my_regfile|gen_registers[21].regs|dffe28|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[28]~57_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[21].regs|dffe28|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[21].regs|dffe28|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[21].regs|dffe28|q .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y30_N7
dffeas \my_regfile|gen_registers[25].regs|dffe28|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[28]~57_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[25].regs|dffe28|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[25].regs|dffe28|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[25].regs|dffe28|q .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y30_N9
dffeas \my_regfile|gen_registers[17].regs|dffe28|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[28]~57_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[17].regs|dffe28|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[17].regs|dffe28|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[17].regs|dffe28|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y30_N8
cycloneive_lcell_comb \my_processor|alu_A[28]~62 (
// Equation(s):
// \my_processor|alu_A[28]~62_combout  = (\my_processor|FD_IR1|dffe20|q~q  & ((\my_regfile|gen_registers[25].regs|dffe28|q~q ) # ((\my_processor|FD_IR1|dffe19|q~q )))) # (!\my_processor|FD_IR1|dffe20|q~q  & (((\my_regfile|gen_registers[17].regs|dffe28|q~q  & 
// !\my_processor|FD_IR1|dffe19|q~q ))))

	.dataa(\my_regfile|gen_registers[25].regs|dffe28|q~q ),
	.datab(\my_processor|FD_IR1|dffe20|q~q ),
	.datac(\my_regfile|gen_registers[17].regs|dffe28|q~q ),
	.datad(\my_processor|FD_IR1|dffe19|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[28]~62_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[28]~62 .lut_mask = 16'hCCB8;
defparam \my_processor|alu_A[28]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y30_N11
dffeas \my_regfile|gen_registers[29].regs|dffe28|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[28]~57_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[29].regs|dffe28|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[29].regs|dffe28|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[29].regs|dffe28|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y30_N10
cycloneive_lcell_comb \my_processor|alu_A[28]~63 (
// Equation(s):
// \my_processor|alu_A[28]~63_combout  = (\my_processor|alu_A[28]~62_combout  & (((\my_regfile|gen_registers[29].regs|dffe28|q~q ) # (!\my_processor|FD_IR1|dffe19|q~q )))) # (!\my_processor|alu_A[28]~62_combout  & 
// (\my_regfile|gen_registers[21].regs|dffe28|q~q  & ((\my_processor|FD_IR1|dffe19|q~q ))))

	.dataa(\my_regfile|gen_registers[21].regs|dffe28|q~q ),
	.datab(\my_processor|alu_A[28]~62_combout ),
	.datac(\my_regfile|gen_registers[29].regs|dffe28|q~q ),
	.datad(\my_processor|FD_IR1|dffe19|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[28]~63_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[28]~63 .lut_mask = 16'hE2CC;
defparam \my_processor|alu_A[28]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y30_N12
cycloneive_lcell_comb \my_regfile|gen_registers[28].regs|dffe28|q~feeder (
// Equation(s):
// \my_regfile|gen_registers[28].regs|dffe28|q~feeder_combout  = \my_processor|WM_bypass_data[28]~57_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|WM_bypass_data[28]~57_combout ),
	.cin(gnd),
	.combout(\my_regfile|gen_registers[28].regs|dffe28|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|gen_registers[28].regs|dffe28|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|gen_registers[28].regs|dffe28|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y30_N13
dffeas \my_regfile|gen_registers[28].regs|dffe28|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|gen_registers[28].regs|dffe28|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|decoder_writeReg|and16~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[28].regs|dffe28|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[28].regs|dffe28|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[28].regs|dffe28|q .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y30_N5
dffeas \my_regfile|gen_registers[24].regs|dffe28|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[28]~57_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[24].regs|dffe28|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[24].regs|dffe28|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[24].regs|dffe28|q .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y30_N27
dffeas \my_regfile|gen_registers[20].regs|dffe28|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[28]~57_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[20].regs|dffe28|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[20].regs|dffe28|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[20].regs|dffe28|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y30_N24
cycloneive_lcell_comb \my_regfile|gen_registers[16].regs|dffe28|q~feeder (
// Equation(s):
// \my_regfile|gen_registers[16].regs|dffe28|q~feeder_combout  = \my_processor|WM_bypass_data[28]~57_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|WM_bypass_data[28]~57_combout ),
	.cin(gnd),
	.combout(\my_regfile|gen_registers[16].regs|dffe28|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|gen_registers[16].regs|dffe28|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|gen_registers[16].regs|dffe28|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y30_N25
dffeas \my_regfile|gen_registers[16].regs|dffe28|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|gen_registers[16].regs|dffe28|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|decoder_writeReg|and16~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[16].regs|dffe28|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[16].regs|dffe28|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[16].regs|dffe28|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y30_N6
cycloneive_lcell_comb \my_processor|alu_A[28]~64 (
// Equation(s):
// \my_processor|alu_A[28]~64_combout  = (\my_processor|FD_IR1|dffe19|q~q  & ((\my_processor|FD_IR1|dffe20|q~q ) # ((\my_regfile|gen_registers[20].regs|dffe28|q~q )))) # (!\my_processor|FD_IR1|dffe19|q~q  & (!\my_processor|FD_IR1|dffe20|q~q  & 
// ((\my_regfile|gen_registers[16].regs|dffe28|q~q ))))

	.dataa(\my_processor|FD_IR1|dffe19|q~q ),
	.datab(\my_processor|FD_IR1|dffe20|q~q ),
	.datac(\my_regfile|gen_registers[20].regs|dffe28|q~q ),
	.datad(\my_regfile|gen_registers[16].regs|dffe28|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[28]~64_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[28]~64 .lut_mask = 16'hB9A8;
defparam \my_processor|alu_A[28]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y30_N26
cycloneive_lcell_comb \my_processor|alu_A[28]~65 (
// Equation(s):
// \my_processor|alu_A[28]~65_combout  = (\my_processor|FD_IR1|dffe20|q~q  & ((\my_processor|alu_A[28]~64_combout  & (\my_regfile|gen_registers[28].regs|dffe28|q~q )) # (!\my_processor|alu_A[28]~64_combout  & ((\my_regfile|gen_registers[24].regs|dffe28|q~q 
// ))))) # (!\my_processor|FD_IR1|dffe20|q~q  & (((\my_processor|alu_A[28]~64_combout ))))

	.dataa(\my_regfile|gen_registers[28].regs|dffe28|q~q ),
	.datab(\my_processor|FD_IR1|dffe20|q~q ),
	.datac(\my_regfile|gen_registers[24].regs|dffe28|q~q ),
	.datad(\my_processor|alu_A[28]~64_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[28]~65_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[28]~65 .lut_mask = 16'hBBC0;
defparam \my_processor|alu_A[28]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y30_N20
cycloneive_lcell_comb \my_processor|alu_A[28]~66 (
// Equation(s):
// \my_processor|alu_A[28]~66_combout  = (\my_processor|FD_IR1|dffe18|q~q  & (((\my_processor|FD_IR1|dffe17|q~q )))) # (!\my_processor|FD_IR1|dffe18|q~q  & ((\my_processor|FD_IR1|dffe17|q~q  & (\my_processor|alu_A[28]~63_combout )) # 
// (!\my_processor|FD_IR1|dffe17|q~q  & ((\my_processor|alu_A[28]~65_combout )))))

	.dataa(\my_processor|alu_A[28]~63_combout ),
	.datab(\my_processor|alu_A[28]~65_combout ),
	.datac(\my_processor|FD_IR1|dffe18|q~q ),
	.datad(\my_processor|FD_IR1|dffe17|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[28]~66_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[28]~66 .lut_mask = 16'hFA0C;
defparam \my_processor|alu_A[28]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y30_N18
cycloneive_lcell_comb \my_processor|alu_A[28]~69 (
// Equation(s):
// \my_processor|alu_A[28]~69_combout  = (\my_processor|FD_IR1|dffe18|q~q  & ((\my_processor|alu_A[28]~66_combout  & ((\my_processor|alu_A[28]~68_combout ))) # (!\my_processor|alu_A[28]~66_combout  & (\my_processor|alu_A[28]~61_combout )))) # 
// (!\my_processor|FD_IR1|dffe18|q~q  & (((\my_processor|alu_A[28]~66_combout ))))

	.dataa(\my_processor|FD_IR1|dffe18|q~q ),
	.datab(\my_processor|alu_A[28]~61_combout ),
	.datac(\my_processor|alu_A[28]~68_combout ),
	.datad(\my_processor|alu_A[28]~66_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[28]~69_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[28]~69 .lut_mask = 16'hF588;
defparam \my_processor|alu_A[28]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y30_N4
cycloneive_lcell_comb \my_processor|alu_A[28]~70 (
// Equation(s):
// \my_processor|alu_A[28]~70_combout  = (\my_processor|alu_A[29]~27_combout  & (((\my_processor|WM_bypass_data[28]~57_combout ) # (\my_processor|alu_A[0]~26_combout )))) # (!\my_processor|alu_A[29]~27_combout  & (\my_processor|alu_A[28]~69_combout  & 
// ((!\my_processor|alu_A[0]~26_combout ))))

	.dataa(\my_processor|alu_A[29]~27_combout ),
	.datab(\my_processor|alu_A[28]~69_combout ),
	.datac(\my_processor|WM_bypass_data[28]~57_combout ),
	.datad(\my_processor|alu_A[0]~26_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[28]~70_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[28]~70 .lut_mask = 16'hAAE4;
defparam \my_processor|alu_A[28]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y26_N21
dffeas \my_regfile|gen_registers[13].regs|dffe28|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[28]~57_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[13].regs|dffe28|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[13].regs|dffe28|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[13].regs|dffe28|q .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y26_N19
dffeas \my_regfile|gen_registers[14].regs|dffe28|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[28]~57_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[14].regs|dffe28|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[14].regs|dffe28|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[14].regs|dffe28|q .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y26_N17
dffeas \my_regfile|gen_registers[12].regs|dffe28|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[28]~57_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[12].regs|dffe28|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[12].regs|dffe28|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[12].regs|dffe28|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N16
cycloneive_lcell_comb \my_processor|alu_A[28]~58 (
// Equation(s):
// \my_processor|alu_A[28]~58_combout  = (\my_processor|FD_IR1|dffe18|q~q  & ((\my_regfile|gen_registers[14].regs|dffe28|q~q ) # ((\my_processor|FD_IR1|dffe17|q~q )))) # (!\my_processor|FD_IR1|dffe18|q~q  & (((\my_regfile|gen_registers[12].regs|dffe28|q~q  & 
// !\my_processor|FD_IR1|dffe17|q~q ))))

	.dataa(\my_regfile|gen_registers[14].regs|dffe28|q~q ),
	.datab(\my_processor|FD_IR1|dffe18|q~q ),
	.datac(\my_regfile|gen_registers[12].regs|dffe28|q~q ),
	.datad(\my_processor|FD_IR1|dffe17|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[28]~58_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[28]~58 .lut_mask = 16'hCCB8;
defparam \my_processor|alu_A[28]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N10
cycloneive_lcell_comb \my_processor|alu_A[28]~59 (
// Equation(s):
// \my_processor|alu_A[28]~59_combout  = (\my_processor|FD_IR1|dffe17|q~q  & ((\my_processor|alu_A[28]~58_combout  & ((\my_regfile|gen_registers[15].regs|dffe28|q~q ))) # (!\my_processor|alu_A[28]~58_combout  & (\my_regfile|gen_registers[13].regs|dffe28|q~q 
// )))) # (!\my_processor|FD_IR1|dffe17|q~q  & (((\my_processor|alu_A[28]~58_combout ))))

	.dataa(\my_regfile|gen_registers[13].regs|dffe28|q~q ),
	.datab(\my_processor|FD_IR1|dffe17|q~q ),
	.datac(\my_regfile|gen_registers[15].regs|dffe28|q~q ),
	.datad(\my_processor|alu_A[28]~58_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[28]~59_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[28]~59 .lut_mask = 16'hF388;
defparam \my_processor|alu_A[28]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y22_N15
dffeas \my_regfile|gen_registers[6].regs|dffe28|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[28]~57_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[6].regs|dffe28|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[6].regs|dffe28|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[6].regs|dffe28|q .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y23_N23
dffeas \my_regfile|gen_registers[4].regs|dffe28|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[28]~57_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[4].regs|dffe28|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[4].regs|dffe28|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[4].regs|dffe28|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N22
cycloneive_lcell_comb \my_processor|alu_A[28]~52 (
// Equation(s):
// \my_processor|alu_A[28]~52_combout  = (\my_processor|FD_IR1|dffe18|q~q  & ((\my_regfile|gen_registers[6].regs|dffe28|q~q ) # ((\my_processor|FD_IR1|dffe17|q~q )))) # (!\my_processor|FD_IR1|dffe18|q~q  & (((\my_regfile|gen_registers[4].regs|dffe28|q~q  & 
// !\my_processor|FD_IR1|dffe17|q~q ))))

	.dataa(\my_regfile|gen_registers[6].regs|dffe28|q~q ),
	.datab(\my_processor|FD_IR1|dffe18|q~q ),
	.datac(\my_regfile|gen_registers[4].regs|dffe28|q~q ),
	.datad(\my_processor|FD_IR1|dffe17|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[28]~52_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[28]~52 .lut_mask = 16'hCCB8;
defparam \my_processor|alu_A[28]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y22_N21
dffeas \my_regfile|gen_registers[5].regs|dffe28|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[28]~57_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[5].regs|dffe28|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[5].regs|dffe28|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[5].regs|dffe28|q .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y23_N29
dffeas \my_regfile|gen_registers[7].regs|dffe28|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[28]~57_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[7].regs|dffe28|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[7].regs|dffe28|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[7].regs|dffe28|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N28
cycloneive_lcell_comb \my_processor|alu_A[28]~53 (
// Equation(s):
// \my_processor|alu_A[28]~53_combout  = (\my_processor|alu_A[28]~52_combout  & (((\my_regfile|gen_registers[7].regs|dffe28|q~q ) # (!\my_processor|FD_IR1|dffe17|q~q )))) # (!\my_processor|alu_A[28]~52_combout  & (\my_regfile|gen_registers[5].regs|dffe28|q~q 
//  & ((\my_processor|FD_IR1|dffe17|q~q ))))

	.dataa(\my_processor|alu_A[28]~52_combout ),
	.datab(\my_regfile|gen_registers[5].regs|dffe28|q~q ),
	.datac(\my_regfile|gen_registers[7].regs|dffe28|q~q ),
	.datad(\my_processor|FD_IR1|dffe17|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[28]~53_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[28]~53 .lut_mask = 16'hE4AA;
defparam \my_processor|alu_A[28]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y23_N7
dffeas \my_regfile|gen_registers[3].regs|dffe28|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[28]~57_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[3].regs|dffe28|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[3].regs|dffe28|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[3].regs|dffe28|q .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y23_N9
dffeas \my_regfile|gen_registers[2].regs|dffe28|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[28]~57_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[2].regs|dffe28|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[2].regs|dffe28|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[2].regs|dffe28|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N8
cycloneive_lcell_comb \my_processor|alu_A[28]~54 (
// Equation(s):
// \my_processor|alu_A[28]~54_combout  = (\my_processor|alu_A[29]~7_combout  & ((\my_regfile|gen_registers[3].regs|dffe28|q~q ) # ((\my_processor|alu_A[29]~6_combout )))) # (!\my_processor|alu_A[29]~7_combout  & 
// (((\my_regfile|gen_registers[2].regs|dffe28|q~q  & !\my_processor|alu_A[29]~6_combout ))))

	.dataa(\my_processor|alu_A[29]~7_combout ),
	.datab(\my_regfile|gen_registers[3].regs|dffe28|q~q ),
	.datac(\my_regfile|gen_registers[2].regs|dffe28|q~q ),
	.datad(\my_processor|alu_A[29]~6_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[28]~54_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[28]~54 .lut_mask = 16'hAAD8;
defparam \my_processor|alu_A[28]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y23_N9
dffeas \my_regfile|gen_registers[10].regs|dffe28|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[28]~57_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[10].regs|dffe28|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[10].regs|dffe28|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[10].regs|dffe28|q .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y23_N23
dffeas \my_regfile|gen_registers[11].regs|dffe28|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[28]~57_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[11].regs|dffe28|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[11].regs|dffe28|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[11].regs|dffe28|q .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y23_N17
dffeas \my_regfile|gen_registers[8].regs|dffe28|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[28]~57_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[8].regs|dffe28|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[8].regs|dffe28|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[8].regs|dffe28|q .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y23_N15
dffeas \my_regfile|gen_registers[9].regs|dffe28|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[28]~57_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[9].regs|dffe28|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[9].regs|dffe28|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[9].regs|dffe28|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N16
cycloneive_lcell_comb \my_processor|alu_A[28]~55 (
// Equation(s):
// \my_processor|alu_A[28]~55_combout  = (\my_processor|FD_IR1|dffe18|q~q  & (\my_processor|FD_IR1|dffe17|q~q )) # (!\my_processor|FD_IR1|dffe18|q~q  & ((\my_processor|FD_IR1|dffe17|q~q  & ((\my_regfile|gen_registers[9].regs|dffe28|q~q ))) # 
// (!\my_processor|FD_IR1|dffe17|q~q  & (\my_regfile|gen_registers[8].regs|dffe28|q~q ))))

	.dataa(\my_processor|FD_IR1|dffe18|q~q ),
	.datab(\my_processor|FD_IR1|dffe17|q~q ),
	.datac(\my_regfile|gen_registers[8].regs|dffe28|q~q ),
	.datad(\my_regfile|gen_registers[9].regs|dffe28|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[28]~55_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[28]~55 .lut_mask = 16'hDC98;
defparam \my_processor|alu_A[28]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N22
cycloneive_lcell_comb \my_processor|alu_A[28]~56 (
// Equation(s):
// \my_processor|alu_A[28]~56_combout  = (\my_processor|FD_IR1|dffe18|q~q  & ((\my_processor|alu_A[28]~55_combout  & ((\my_regfile|gen_registers[11].regs|dffe28|q~q ))) # (!\my_processor|alu_A[28]~55_combout  & (\my_regfile|gen_registers[10].regs|dffe28|q~q 
// )))) # (!\my_processor|FD_IR1|dffe18|q~q  & (((\my_processor|alu_A[28]~55_combout ))))

	.dataa(\my_regfile|gen_registers[10].regs|dffe28|q~q ),
	.datab(\my_processor|FD_IR1|dffe18|q~q ),
	.datac(\my_regfile|gen_registers[11].regs|dffe28|q~q ),
	.datad(\my_processor|alu_A[28]~55_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[28]~56_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[28]~56 .lut_mask = 16'hF388;
defparam \my_processor|alu_A[28]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N22
cycloneive_lcell_comb \my_processor|alu_A[28]~57 (
// Equation(s):
// \my_processor|alu_A[28]~57_combout  = (\my_processor|alu_A[29]~6_combout  & ((\my_processor|alu_A[28]~54_combout  & ((\my_processor|alu_A[28]~56_combout ))) # (!\my_processor|alu_A[28]~54_combout  & (\my_processor|alu_A[28]~53_combout )))) # 
// (!\my_processor|alu_A[29]~6_combout  & (((\my_processor|alu_A[28]~54_combout ))))

	.dataa(\my_processor|alu_A[28]~53_combout ),
	.datab(\my_processor|alu_A[29]~6_combout ),
	.datac(\my_processor|alu_A[28]~54_combout ),
	.datad(\my_processor|alu_A[28]~56_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[28]~57_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[28]~57 .lut_mask = 16'hF838;
defparam \my_processor|alu_A[28]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y30_N6
cycloneive_lcell_comb \my_processor|alu_A[28]~71 (
// Equation(s):
// \my_processor|alu_A[28]~71_combout  = (\my_processor|alu_A[29]~15_combout  & ((\my_processor|alu_A[28]~70_combout  & (\my_processor|alu_A[28]~59_combout )) # (!\my_processor|alu_A[28]~70_combout  & ((\my_processor|alu_A[28]~57_combout ))))) # 
// (!\my_processor|alu_A[29]~15_combout  & (\my_processor|alu_A[28]~70_combout ))

	.dataa(\my_processor|alu_A[29]~15_combout ),
	.datab(\my_processor|alu_A[28]~70_combout ),
	.datac(\my_processor|alu_A[28]~59_combout ),
	.datad(\my_processor|alu_A[28]~57_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[28]~71_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[28]~71 .lut_mask = 16'hE6C4;
defparam \my_processor|alu_A[28]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N30
cycloneive_lcell_comb \my_processor|alu_A[28]~72 (
// Equation(s):
// \my_processor|alu_A[28]~72_combout  = (\my_processor|A_bypass_MX_sel~3_combout  & (\my_processor|xm1|XMoutput|dffe28|q~q )) # (!\my_processor|A_bypass_MX_sel~3_combout  & ((\my_processor|alu_A[28]~71_combout )))

	.dataa(gnd),
	.datab(\my_processor|xm1|XMoutput|dffe28|q~q ),
	.datac(\my_processor|A_bypass_MX_sel~3_combout ),
	.datad(\my_processor|alu_A[28]~71_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[28]~72_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[28]~72 .lut_mask = 16'hCFC0;
defparam \my_processor|alu_A[28]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y33_N14
cycloneive_lcell_comb \my_processor|PC_in_FD[17]~17 (
// Equation(s):
// \my_processor|PC_in_FD[17]~17_combout  = (\my_processor|flush~1_combout  & (\my_processor|flush~0_combout  & \my_processor|PC|dffe17|q~q ))

	.dataa(\my_processor|flush~1_combout ),
	.datab(gnd),
	.datac(\my_processor|flush~0_combout ),
	.datad(\my_processor|PC|dffe17|q~q ),
	.cin(gnd),
	.combout(\my_processor|PC_in_FD[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_in_FD[17]~17 .lut_mask = 16'hA000;
defparam \my_processor|PC_in_FD[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y33_N15
dffeas \my_processor|PC_FD1|dffe17|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|PC_in_FD[17]~17_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|PC_FD1|dffe17|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|PC_FD1|dffe17|q .is_wysiwyg = "true";
defparam \my_processor|PC_FD1|dffe17|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y33_N26
cycloneive_lcell_comb \my_processor|dx1|PC_in[17]~17 (
// Equation(s):
// \my_processor|dx1|PC_in[17]~17_combout  = (\my_processor|flush~1_combout  & (\my_processor|PC_FD1|dffe17|q~q  & \my_processor|flush~0_combout ))

	.dataa(\my_processor|flush~1_combout ),
	.datab(\my_processor|PC_FD1|dffe17|q~q ),
	.datac(\my_processor|flush~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|dx1|PC_in[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|PC_in[17]~17 .lut_mask = 16'h8080;
defparam \my_processor|dx1|PC_in[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y33_N27
dffeas \my_processor|dx1|FDPC|dffe17|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|PC_in[17]~17_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|FDPC|dffe17|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|FDPC|dffe17|q .is_wysiwyg = "true";
defparam \my_processor|dx1|FDPC|dffe17|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y33_N20
cycloneive_lcell_comb \my_processor|PC_in_FD[14]~14 (
// Equation(s):
// \my_processor|PC_in_FD[14]~14_combout  = (\my_processor|flush~1_combout  & (\my_processor|flush~0_combout  & \my_processor|PC|dffe14|q~q ))

	.dataa(\my_processor|flush~1_combout ),
	.datab(gnd),
	.datac(\my_processor|flush~0_combout ),
	.datad(\my_processor|PC|dffe14|q~q ),
	.cin(gnd),
	.combout(\my_processor|PC_in_FD[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_in_FD[14]~14 .lut_mask = 16'hA000;
defparam \my_processor|PC_in_FD[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y33_N21
dffeas \my_processor|PC_FD1|dffe14|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|PC_in_FD[14]~14_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|PC_FD1|dffe14|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|PC_FD1|dffe14|q .is_wysiwyg = "true";
defparam \my_processor|PC_FD1|dffe14|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y33_N4
cycloneive_lcell_comb \my_processor|dx1|PC_in[14]~14 (
// Equation(s):
// \my_processor|dx1|PC_in[14]~14_combout  = (\my_processor|flush~1_combout  & (\my_processor|flush~0_combout  & \my_processor|PC_FD1|dffe14|q~q ))

	.dataa(\my_processor|flush~1_combout ),
	.datab(gnd),
	.datac(\my_processor|flush~0_combout ),
	.datad(\my_processor|PC_FD1|dffe14|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|PC_in[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|PC_in[14]~14 .lut_mask = 16'hA000;
defparam \my_processor|dx1|PC_in[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y33_N5
dffeas \my_processor|dx1|FDPC|dffe14|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|PC_in[14]~14_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|FDPC|dffe14|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|FDPC|dffe14|q .is_wysiwyg = "true";
defparam \my_processor|dx1|FDPC|dffe14|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y31_N2
cycloneive_lcell_comb \my_processor|PCadder_branch|eba_1|orc6~0 (
// Equation(s):
// \my_processor|PCadder_branch|eba_1|orc6~0_combout  = (\my_processor|dx1|DXIR|dffe14|q~q  & \my_processor|dx1|FDPC|dffe14|q~q )

	.dataa(\my_processor|dx1|DXIR|dffe14|q~q ),
	.datab(gnd),
	.datac(\my_processor|dx1|FDPC|dffe14|q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|PCadder_branch|eba_1|orc6~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder_branch|eba_1|orc6~0 .lut_mask = 16'hA0A0;
defparam \my_processor|PCadder_branch|eba_1|orc6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y31_N30
cycloneive_lcell_comb \my_processor|PC_in_FD[15]~15 (
// Equation(s):
// \my_processor|PC_in_FD[15]~15_combout  = (\my_processor|PC|dffe15|q~q  & (\my_processor|flush~1_combout  & \my_processor|flush~0_combout ))

	.dataa(\my_processor|PC|dffe15|q~q ),
	.datab(gnd),
	.datac(\my_processor|flush~1_combout ),
	.datad(\my_processor|flush~0_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_in_FD[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_in_FD[15]~15 .lut_mask = 16'hA000;
defparam \my_processor|PC_in_FD[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y31_N31
dffeas \my_processor|PC_FD1|dffe15|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|PC_in_FD[15]~15_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|PC_FD1|dffe15|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|PC_FD1|dffe15|q .is_wysiwyg = "true";
defparam \my_processor|PC_FD1|dffe15|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y31_N24
cycloneive_lcell_comb \my_processor|dx1|PC_in[15]~15 (
// Equation(s):
// \my_processor|dx1|PC_in[15]~15_combout  = (\my_processor|PC_FD1|dffe15|q~q  & (\my_processor|flush~1_combout  & \my_processor|flush~0_combout ))

	.dataa(\my_processor|PC_FD1|dffe15|q~q ),
	.datab(gnd),
	.datac(\my_processor|flush~1_combout ),
	.datad(\my_processor|flush~0_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|PC_in[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|PC_in[15]~15 .lut_mask = 16'hA000;
defparam \my_processor|dx1|PC_in[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y31_N25
dffeas \my_processor|dx1|FDPC|dffe15|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|PC_in[15]~15_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|FDPC|dffe15|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|FDPC|dffe15|q .is_wysiwyg = "true";
defparam \my_processor|dx1|FDPC|dffe15|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y31_N18
cycloneive_lcell_comb \my_processor|PCadder_branch|eba_1|orc5~0 (
// Equation(s):
// \my_processor|PCadder_branch|eba_1|orc5~0_combout  = (\my_processor|dx1|FDPC|dffe13|q~q  & ((\my_processor|dx1|DXIR|dffe13|q~q ) # ((\my_processor|PCadder_branch|eba_1|orc4~0_combout ) # (\my_processor|PCadder_branch|eba_1|orc4~1_combout )))) # 
// (!\my_processor|dx1|FDPC|dffe13|q~q  & (\my_processor|dx1|DXIR|dffe13|q~q  & ((\my_processor|PCadder_branch|eba_1|orc4~0_combout ) # (\my_processor|PCadder_branch|eba_1|orc4~1_combout ))))

	.dataa(\my_processor|dx1|FDPC|dffe13|q~q ),
	.datab(\my_processor|dx1|DXIR|dffe13|q~q ),
	.datac(\my_processor|PCadder_branch|eba_1|orc4~0_combout ),
	.datad(\my_processor|PCadder_branch|eba_1|orc4~1_combout ),
	.cin(gnd),
	.combout(\my_processor|PCadder_branch|eba_1|orc5~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder_branch|eba_1|orc5~0 .lut_mask = 16'hEEE8;
defparam \my_processor|PCadder_branch|eba_1|orc5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y31_N28
cycloneive_lcell_comb \my_processor|PCadder_branch|eba_1|orc6~1 (
// Equation(s):
// \my_processor|PCadder_branch|eba_1|orc6~1_combout  = (\my_processor|PCadder_branch|eba_1|orc5~0_combout  & ((\my_processor|dx1|DXIR|dffe14|q~q ) # (\my_processor|dx1|FDPC|dffe14|q~q )))

	.dataa(\my_processor|dx1|DXIR|dffe14|q~q ),
	.datab(gnd),
	.datac(\my_processor|dx1|FDPC|dffe14|q~q ),
	.datad(\my_processor|PCadder_branch|eba_1|orc5~0_combout ),
	.cin(gnd),
	.combout(\my_processor|PCadder_branch|eba_1|orc6~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder_branch|eba_1|orc6~1 .lut_mask = 16'hFA00;
defparam \my_processor|PCadder_branch|eba_1|orc6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y31_N4
cycloneive_lcell_comb \my_processor|PCadder_branch|eba_1|orc7~0 (
// Equation(s):
// \my_processor|PCadder_branch|eba_1|orc7~0_combout  = (\my_processor|dx1|DXIR|dffe15|q~q  & ((\my_processor|PCadder_branch|eba_1|orc6~0_combout ) # ((\my_processor|dx1|FDPC|dffe15|q~q ) # (\my_processor|PCadder_branch|eba_1|orc6~1_combout )))) # 
// (!\my_processor|dx1|DXIR|dffe15|q~q  & (\my_processor|dx1|FDPC|dffe15|q~q  & ((\my_processor|PCadder_branch|eba_1|orc6~0_combout ) # (\my_processor|PCadder_branch|eba_1|orc6~1_combout ))))

	.dataa(\my_processor|dx1|DXIR|dffe15|q~q ),
	.datab(\my_processor|PCadder_branch|eba_1|orc6~0_combout ),
	.datac(\my_processor|dx1|FDPC|dffe15|q~q ),
	.datad(\my_processor|PCadder_branch|eba_1|orc6~1_combout ),
	.cin(gnd),
	.combout(\my_processor|PCadder_branch|eba_1|orc7~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder_branch|eba_1|orc7~0 .lut_mask = 16'hFAE8;
defparam \my_processor|PCadder_branch|eba_1|orc7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y31_N22
cycloneive_lcell_comb \my_processor|PCadder|eba_2|xor_sum0 (
// Equation(s):
// \my_processor|PCadder|eba_2|xor_sum0~combout  = \my_processor|PC|dffe16|q~q  $ (((\my_processor|PC|dffe15|q~q  & (\my_processor|PC|dffe14|q~q  & \my_processor|PCadder|eba_1|andc5~combout ))))

	.dataa(\my_processor|PC|dffe15|q~q ),
	.datab(\my_processor|PC|dffe14|q~q ),
	.datac(\my_processor|PC|dffe16|q~q ),
	.datad(\my_processor|PCadder|eba_1|andc5~combout ),
	.cin(gnd),
	.combout(\my_processor|PCadder|eba_2|xor_sum0~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder|eba_2|xor_sum0 .lut_mask = 16'h78F0;
defparam \my_processor|PCadder|eba_2|xor_sum0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N26
cycloneive_lcell_comb \my_processor|xm1|xmoldp|dffe16|q~feeder (
// Equation(s):
// \my_processor|xm1|xmoldp|dffe16|q~feeder_combout  = \my_processor|dx1|FDPC|dffe16|q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|dx1|FDPC|dffe16|q~q ),
	.cin(gnd),
	.combout(\my_processor|xm1|xmoldp|dffe16|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|xm1|xmoldp|dffe16|q~feeder .lut_mask = 16'hFF00;
defparam \my_processor|xm1|xmoldp|dffe16|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y30_N27
dffeas \my_processor|xm1|xmoldp|dffe16|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|xm1|xmoldp|dffe16|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|xmoldp|dffe16|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|xmoldp|dffe16|q .is_wysiwyg = "true";
defparam \my_processor|xm1|xmoldp|dffe16|q .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y30_N5
dffeas \my_processor|mw1|MW_oldPC|dffe16|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|xm1|xmoldp|dffe16|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MW_oldPC|dffe16|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MW_oldPC|dffe16|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MW_oldPC|dffe16|q .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y24_N15
dffeas \my_processor|xm1|b|dffe16|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dx1|DXB|dffe16|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|b|dffe16|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|b|dffe16|q .is_wysiwyg = "true";
defparam \my_processor|xm1|b|dffe16|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N14
cycloneive_lcell_comb \my_processor|data[16]~16 (
// Equation(s):
// \my_processor|data[16]~16_combout  = (\my_processor|WM_bypass~3_combout  & (\my_processor|WM_bypass_data[16]~33_combout )) # (!\my_processor|WM_bypass~3_combout  & ((\my_processor|xm1|b|dffe16|q~q )))

	.dataa(gnd),
	.datab(\my_processor|WM_bypass_data[16]~33_combout ),
	.datac(\my_processor|xm1|b|dffe16|q~q ),
	.datad(\my_processor|WM_bypass~3_combout ),
	.cin(gnd),
	.combout(\my_processor|data[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[16]~16 .lut_mask = 16'hCCF0;
defparam \my_processor|data[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y21_N17
dffeas \my_regfile|gen_registers[9].regs|dffe9|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[9]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[9].regs|dffe9|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[9].regs|dffe9|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[9].regs|dffe9|q .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y25_N7
dffeas \my_regfile|gen_registers[11].regs|dffe9|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[9]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[11].regs|dffe9|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[11].regs|dffe9|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[11].regs|dffe9|q .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y25_N13
dffeas \my_regfile|gen_registers[8].regs|dffe9|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[9]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[8].regs|dffe9|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[8].regs|dffe9|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[8].regs|dffe9|q .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y21_N3
dffeas \my_regfile|gen_registers[10].regs|dffe9|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[9]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[10].regs|dffe9|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[10].regs|dffe9|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[10].regs|dffe9|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N12
cycloneive_lcell_comb \my_processor|alu_A[9]~454 (
// Equation(s):
// \my_processor|alu_A[9]~454_combout  = (\my_processor|FD_IR1|dffe17|q~q  & (\my_processor|FD_IR1|dffe18|q~q )) # (!\my_processor|FD_IR1|dffe17|q~q  & ((\my_processor|FD_IR1|dffe18|q~q  & ((\my_regfile|gen_registers[10].regs|dffe9|q~q ))) # 
// (!\my_processor|FD_IR1|dffe18|q~q  & (\my_regfile|gen_registers[8].regs|dffe9|q~q ))))

	.dataa(\my_processor|FD_IR1|dffe17|q~q ),
	.datab(\my_processor|FD_IR1|dffe18|q~q ),
	.datac(\my_regfile|gen_registers[8].regs|dffe9|q~q ),
	.datad(\my_regfile|gen_registers[10].regs|dffe9|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[9]~454_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[9]~454 .lut_mask = 16'hDC98;
defparam \my_processor|alu_A[9]~454 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N6
cycloneive_lcell_comb \my_processor|alu_A[9]~455 (
// Equation(s):
// \my_processor|alu_A[9]~455_combout  = (\my_processor|FD_IR1|dffe17|q~q  & ((\my_processor|alu_A[9]~454_combout  & ((\my_regfile|gen_registers[11].regs|dffe9|q~q ))) # (!\my_processor|alu_A[9]~454_combout  & (\my_regfile|gen_registers[9].regs|dffe9|q~q 
// )))) # (!\my_processor|FD_IR1|dffe17|q~q  & (((\my_processor|alu_A[9]~454_combout ))))

	.dataa(\my_processor|FD_IR1|dffe17|q~q ),
	.datab(\my_regfile|gen_registers[9].regs|dffe9|q~q ),
	.datac(\my_regfile|gen_registers[11].regs|dffe9|q~q ),
	.datad(\my_processor|alu_A[9]~454_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[9]~455_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[9]~455 .lut_mask = 16'hF588;
defparam \my_processor|alu_A[9]~455 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y24_N19
dffeas \my_regfile|gen_registers[3].regs|dffe9|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[9]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[3].regs|dffe9|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[3].regs|dffe9|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[3].regs|dffe9|q .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y24_N17
dffeas \my_regfile|gen_registers[2].regs|dffe9|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[9]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[2].regs|dffe9|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[2].regs|dffe9|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[2].regs|dffe9|q .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y22_N23
dffeas \my_regfile|gen_registers[6].regs|dffe9|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[9]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[6].regs|dffe9|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[6].regs|dffe9|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[6].regs|dffe9|q .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y22_N23
dffeas \my_regfile|gen_registers[7].regs|dffe9|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[9]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[7].regs|dffe9|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[7].regs|dffe9|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[7].regs|dffe9|q .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y22_N5
dffeas \my_regfile|gen_registers[5].regs|dffe9|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[9]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[5].regs|dffe9|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[5].regs|dffe9|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[5].regs|dffe9|q .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y22_N21
dffeas \my_regfile|gen_registers[4].regs|dffe9|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[9]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[4].regs|dffe9|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[4].regs|dffe9|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[4].regs|dffe9|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N20
cycloneive_lcell_comb \my_processor|alu_A[9]~451 (
// Equation(s):
// \my_processor|alu_A[9]~451_combout  = (\my_processor|FD_IR1|dffe18|q~q  & (((\my_processor|FD_IR1|dffe17|q~q )))) # (!\my_processor|FD_IR1|dffe18|q~q  & ((\my_processor|FD_IR1|dffe17|q~q  & (\my_regfile|gen_registers[5].regs|dffe9|q~q )) # 
// (!\my_processor|FD_IR1|dffe17|q~q  & ((\my_regfile|gen_registers[4].regs|dffe9|q~q )))))

	.dataa(\my_regfile|gen_registers[5].regs|dffe9|q~q ),
	.datab(\my_processor|FD_IR1|dffe18|q~q ),
	.datac(\my_regfile|gen_registers[4].regs|dffe9|q~q ),
	.datad(\my_processor|FD_IR1|dffe17|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[9]~451_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[9]~451 .lut_mask = 16'hEE30;
defparam \my_processor|alu_A[9]~451 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N22
cycloneive_lcell_comb \my_processor|alu_A[9]~452 (
// Equation(s):
// \my_processor|alu_A[9]~452_combout  = (\my_processor|FD_IR1|dffe18|q~q  & ((\my_processor|alu_A[9]~451_combout  & ((\my_regfile|gen_registers[7].regs|dffe9|q~q ))) # (!\my_processor|alu_A[9]~451_combout  & (\my_regfile|gen_registers[6].regs|dffe9|q~q )))) 
// # (!\my_processor|FD_IR1|dffe18|q~q  & (((\my_processor|alu_A[9]~451_combout ))))

	.dataa(\my_processor|FD_IR1|dffe18|q~q ),
	.datab(\my_regfile|gen_registers[6].regs|dffe9|q~q ),
	.datac(\my_regfile|gen_registers[7].regs|dffe9|q~q ),
	.datad(\my_processor|alu_A[9]~451_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[9]~452_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[9]~452 .lut_mask = 16'hF588;
defparam \my_processor|alu_A[9]~452 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N16
cycloneive_lcell_comb \my_processor|alu_A[9]~453 (
// Equation(s):
// \my_processor|alu_A[9]~453_combout  = (\my_processor|alu_A[29]~6_combout  & ((\my_processor|alu_A[29]~7_combout ) # ((\my_processor|alu_A[9]~452_combout )))) # (!\my_processor|alu_A[29]~6_combout  & (!\my_processor|alu_A[29]~7_combout  & 
// (\my_regfile|gen_registers[2].regs|dffe9|q~q )))

	.dataa(\my_processor|alu_A[29]~6_combout ),
	.datab(\my_processor|alu_A[29]~7_combout ),
	.datac(\my_regfile|gen_registers[2].regs|dffe9|q~q ),
	.datad(\my_processor|alu_A[9]~452_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[9]~453_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[9]~453 .lut_mask = 16'hBA98;
defparam \my_processor|alu_A[9]~453 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N18
cycloneive_lcell_comb \my_processor|alu_A[9]~456 (
// Equation(s):
// \my_processor|alu_A[9]~456_combout  = (\my_processor|alu_A[29]~7_combout  & ((\my_processor|alu_A[9]~453_combout  & (\my_processor|alu_A[9]~455_combout )) # (!\my_processor|alu_A[9]~453_combout  & ((\my_regfile|gen_registers[3].regs|dffe9|q~q ))))) # 
// (!\my_processor|alu_A[29]~7_combout  & (((\my_processor|alu_A[9]~453_combout ))))

	.dataa(\my_processor|alu_A[9]~455_combout ),
	.datab(\my_processor|alu_A[29]~7_combout ),
	.datac(\my_regfile|gen_registers[3].regs|dffe9|q~q ),
	.datad(\my_processor|alu_A[9]~453_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[9]~456_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[9]~456 .lut_mask = 16'hBBC0;
defparam \my_processor|alu_A[9]~456 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y25_N15
dffeas \my_regfile|gen_registers[14].regs|dffe9|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[9]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[14].regs|dffe9|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[14].regs|dffe9|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[14].regs|dffe9|q .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y25_N31
dffeas \my_regfile|gen_registers[15].regs|dffe9|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[9]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[15].regs|dffe9|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[15].regs|dffe9|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[15].regs|dffe9|q .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y25_N21
dffeas \my_regfile|gen_registers[13].regs|dffe9|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[9]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[13].regs|dffe9|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[13].regs|dffe9|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[13].regs|dffe9|q .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y25_N21
dffeas \my_regfile|gen_registers[12].regs|dffe9|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[9]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[12].regs|dffe9|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[12].regs|dffe9|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[12].regs|dffe9|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N20
cycloneive_lcell_comb \my_processor|alu_A[9]~457 (
// Equation(s):
// \my_processor|alu_A[9]~457_combout  = (\my_processor|FD_IR1|dffe18|q~q  & (((\my_processor|FD_IR1|dffe17|q~q )))) # (!\my_processor|FD_IR1|dffe18|q~q  & ((\my_processor|FD_IR1|dffe17|q~q  & (\my_regfile|gen_registers[13].regs|dffe9|q~q )) # 
// (!\my_processor|FD_IR1|dffe17|q~q  & ((\my_regfile|gen_registers[12].regs|dffe9|q~q )))))

	.dataa(\my_regfile|gen_registers[13].regs|dffe9|q~q ),
	.datab(\my_processor|FD_IR1|dffe18|q~q ),
	.datac(\my_regfile|gen_registers[12].regs|dffe9|q~q ),
	.datad(\my_processor|FD_IR1|dffe17|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[9]~457_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[9]~457 .lut_mask = 16'hEE30;
defparam \my_processor|alu_A[9]~457 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N30
cycloneive_lcell_comb \my_processor|alu_A[9]~458 (
// Equation(s):
// \my_processor|alu_A[9]~458_combout  = (\my_processor|FD_IR1|dffe18|q~q  & ((\my_processor|alu_A[9]~457_combout  & ((\my_regfile|gen_registers[15].regs|dffe9|q~q ))) # (!\my_processor|alu_A[9]~457_combout  & (\my_regfile|gen_registers[14].regs|dffe9|q~q 
// )))) # (!\my_processor|FD_IR1|dffe18|q~q  & (((\my_processor|alu_A[9]~457_combout ))))

	.dataa(\my_regfile|gen_registers[14].regs|dffe9|q~q ),
	.datab(\my_processor|FD_IR1|dffe18|q~q ),
	.datac(\my_regfile|gen_registers[15].regs|dffe9|q~q ),
	.datad(\my_processor|alu_A[9]~457_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[9]~458_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[9]~458 .lut_mask = 16'hF388;
defparam \my_processor|alu_A[9]~458 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y32_N11
dffeas \my_regfile|gen_registers[25].regs|dffe9|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[9]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[25].regs|dffe9|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[25].regs|dffe9|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[25].regs|dffe9|q .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y32_N23
dffeas \my_regfile|gen_registers[17].regs|dffe9|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[9]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[17].regs|dffe9|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[17].regs|dffe9|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[17].regs|dffe9|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y32_N22
cycloneive_lcell_comb \my_processor|alu_A[9]~459 (
// Equation(s):
// \my_processor|alu_A[9]~459_combout  = (\my_processor|FD_IR1|dffe19|q~q  & (((\my_processor|FD_IR1|dffe20|q~q )))) # (!\my_processor|FD_IR1|dffe19|q~q  & ((\my_processor|FD_IR1|dffe20|q~q  & (\my_regfile|gen_registers[25].regs|dffe9|q~q )) # 
// (!\my_processor|FD_IR1|dffe20|q~q  & ((\my_regfile|gen_registers[17].regs|dffe9|q~q )))))

	.dataa(\my_regfile|gen_registers[25].regs|dffe9|q~q ),
	.datab(\my_processor|FD_IR1|dffe19|q~q ),
	.datac(\my_regfile|gen_registers[17].regs|dffe9|q~q ),
	.datad(\my_processor|FD_IR1|dffe20|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[9]~459_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[9]~459 .lut_mask = 16'hEE30;
defparam \my_processor|alu_A[9]~459 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y32_N9
dffeas \my_regfile|gen_registers[21].regs|dffe9|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[9]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[21].regs|dffe9|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[21].regs|dffe9|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[21].regs|dffe9|q .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y32_N29
dffeas \my_regfile|gen_registers[29].regs|dffe9|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[9]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[29].regs|dffe9|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[29].regs|dffe9|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[29].regs|dffe9|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y32_N8
cycloneive_lcell_comb \my_processor|alu_A[9]~460 (
// Equation(s):
// \my_processor|alu_A[9]~460_combout  = (\my_processor|alu_A[9]~459_combout  & (((\my_regfile|gen_registers[29].regs|dffe9|q~q )) # (!\my_processor|FD_IR1|dffe19|q~q ))) # (!\my_processor|alu_A[9]~459_combout  & (\my_processor|FD_IR1|dffe19|q~q  & 
// (\my_regfile|gen_registers[21].regs|dffe9|q~q )))

	.dataa(\my_processor|alu_A[9]~459_combout ),
	.datab(\my_processor|FD_IR1|dffe19|q~q ),
	.datac(\my_regfile|gen_registers[21].regs|dffe9|q~q ),
	.datad(\my_regfile|gen_registers[29].regs|dffe9|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[9]~460_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[9]~460 .lut_mask = 16'hEA62;
defparam \my_processor|alu_A[9]~460 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y28_N19
dffeas \my_regfile|gen_registers[31].regs|dffe9|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[9]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[31].regs|dffe9|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[31].regs|dffe9|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[31].regs|dffe9|q .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y28_N9
dffeas \my_regfile|gen_registers[23].regs|dffe9|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[9]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[23].regs|dffe9|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[23].regs|dffe9|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[23].regs|dffe9|q .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y27_N17
dffeas \my_regfile|gen_registers[27].regs|dffe9|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[9]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[27].regs|dffe9|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[27].regs|dffe9|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[27].regs|dffe9|q .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y27_N1
dffeas \my_regfile|gen_registers[19].regs|dffe9|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[9]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[19].regs|dffe9|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[19].regs|dffe9|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[19].regs|dffe9|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N0
cycloneive_lcell_comb \my_processor|alu_A[9]~466 (
// Equation(s):
// \my_processor|alu_A[9]~466_combout  = (\my_processor|FD_IR1|dffe20|q~q  & ((\my_regfile|gen_registers[27].regs|dffe9|q~q ) # ((\my_processor|FD_IR1|dffe19|q~q )))) # (!\my_processor|FD_IR1|dffe20|q~q  & (((\my_regfile|gen_registers[19].regs|dffe9|q~q  & 
// !\my_processor|FD_IR1|dffe19|q~q ))))

	.dataa(\my_regfile|gen_registers[27].regs|dffe9|q~q ),
	.datab(\my_processor|FD_IR1|dffe20|q~q ),
	.datac(\my_regfile|gen_registers[19].regs|dffe9|q~q ),
	.datad(\my_processor|FD_IR1|dffe19|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[9]~466_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[9]~466 .lut_mask = 16'hCCB8;
defparam \my_processor|alu_A[9]~466 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N8
cycloneive_lcell_comb \my_processor|alu_A[9]~467 (
// Equation(s):
// \my_processor|alu_A[9]~467_combout  = (\my_processor|FD_IR1|dffe19|q~q  & ((\my_processor|alu_A[9]~466_combout  & (\my_regfile|gen_registers[31].regs|dffe9|q~q )) # (!\my_processor|alu_A[9]~466_combout  & ((\my_regfile|gen_registers[23].regs|dffe9|q~q 
// ))))) # (!\my_processor|FD_IR1|dffe19|q~q  & (((\my_processor|alu_A[9]~466_combout ))))

	.dataa(\my_processor|FD_IR1|dffe19|q~q ),
	.datab(\my_regfile|gen_registers[31].regs|dffe9|q~q ),
	.datac(\my_regfile|gen_registers[23].regs|dffe9|q~q ),
	.datad(\my_processor|alu_A[9]~466_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[9]~467_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[9]~467 .lut_mask = 16'hDDA0;
defparam \my_processor|alu_A[9]~467 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y31_N11
dffeas \my_regfile|gen_registers[26].regs|dffe9|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[9]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[26].regs|dffe9|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[26].regs|dffe9|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[26].regs|dffe9|q .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y31_N21
dffeas \my_regfile|gen_registers[30].regs|dffe9|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[9]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[30].regs|dffe9|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[30].regs|dffe9|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[30].regs|dffe9|q .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y31_N11
dffeas \my_regfile|gen_registers[22].regs|dffe9|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[9]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[22].regs|dffe9|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[22].regs|dffe9|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[22].regs|dffe9|q .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y31_N5
dffeas \my_regfile|gen_registers[18].regs|dffe9|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[9]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[18].regs|dffe9|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[18].regs|dffe9|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[18].regs|dffe9|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y31_N4
cycloneive_lcell_comb \my_processor|alu_A[9]~461 (
// Equation(s):
// \my_processor|alu_A[9]~461_combout  = (\my_processor|FD_IR1|dffe19|q~q  & ((\my_regfile|gen_registers[22].regs|dffe9|q~q ) # ((\my_processor|FD_IR1|dffe20|q~q )))) # (!\my_processor|FD_IR1|dffe19|q~q  & (((\my_regfile|gen_registers[18].regs|dffe9|q~q  & 
// !\my_processor|FD_IR1|dffe20|q~q ))))

	.dataa(\my_regfile|gen_registers[22].regs|dffe9|q~q ),
	.datab(\my_processor|FD_IR1|dffe19|q~q ),
	.datac(\my_regfile|gen_registers[18].regs|dffe9|q~q ),
	.datad(\my_processor|FD_IR1|dffe20|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[9]~461_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[9]~461 .lut_mask = 16'hCCB8;
defparam \my_processor|alu_A[9]~461 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y31_N20
cycloneive_lcell_comb \my_processor|alu_A[9]~462 (
// Equation(s):
// \my_processor|alu_A[9]~462_combout  = (\my_processor|FD_IR1|dffe20|q~q  & ((\my_processor|alu_A[9]~461_combout  & ((\my_regfile|gen_registers[30].regs|dffe9|q~q ))) # (!\my_processor|alu_A[9]~461_combout  & (\my_regfile|gen_registers[26].regs|dffe9|q~q 
// )))) # (!\my_processor|FD_IR1|dffe20|q~q  & (((\my_processor|alu_A[9]~461_combout ))))

	.dataa(\my_processor|FD_IR1|dffe20|q~q ),
	.datab(\my_regfile|gen_registers[26].regs|dffe9|q~q ),
	.datac(\my_regfile|gen_registers[30].regs|dffe9|q~q ),
	.datad(\my_processor|alu_A[9]~461_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[9]~462_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[9]~462 .lut_mask = 16'hF588;
defparam \my_processor|alu_A[9]~462 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y29_N29
dffeas \my_regfile|gen_registers[24].regs|dffe9|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[9]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[24].regs|dffe9|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[24].regs|dffe9|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[24].regs|dffe9|q .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y26_N7
dffeas \my_regfile|gen_registers[28].regs|dffe9|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[9]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[28].regs|dffe9|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[28].regs|dffe9|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[28].regs|dffe9|q .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y28_N29
dffeas \my_regfile|gen_registers[20].regs|dffe9|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[9]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[20].regs|dffe9|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[20].regs|dffe9|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[20].regs|dffe9|q .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y26_N1
dffeas \my_regfile|gen_registers[16].regs|dffe9|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[9]~19_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[16].regs|dffe9|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[16].regs|dffe9|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[16].regs|dffe9|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N0
cycloneive_lcell_comb \my_processor|alu_A[9]~463 (
// Equation(s):
// \my_processor|alu_A[9]~463_combout  = (\my_processor|FD_IR1|dffe19|q~q  & ((\my_regfile|gen_registers[20].regs|dffe9|q~q ) # ((\my_processor|FD_IR1|dffe20|q~q )))) # (!\my_processor|FD_IR1|dffe19|q~q  & (((\my_regfile|gen_registers[16].regs|dffe9|q~q  & 
// !\my_processor|FD_IR1|dffe20|q~q ))))

	.dataa(\my_regfile|gen_registers[20].regs|dffe9|q~q ),
	.datab(\my_processor|FD_IR1|dffe19|q~q ),
	.datac(\my_regfile|gen_registers[16].regs|dffe9|q~q ),
	.datad(\my_processor|FD_IR1|dffe20|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[9]~463_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[9]~463 .lut_mask = 16'hCCB8;
defparam \my_processor|alu_A[9]~463 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N6
cycloneive_lcell_comb \my_processor|alu_A[9]~464 (
// Equation(s):
// \my_processor|alu_A[9]~464_combout  = (\my_processor|FD_IR1|dffe20|q~q  & ((\my_processor|alu_A[9]~463_combout  & ((\my_regfile|gen_registers[28].regs|dffe9|q~q ))) # (!\my_processor|alu_A[9]~463_combout  & (\my_regfile|gen_registers[24].regs|dffe9|q~q 
// )))) # (!\my_processor|FD_IR1|dffe20|q~q  & (((\my_processor|alu_A[9]~463_combout ))))

	.dataa(\my_regfile|gen_registers[24].regs|dffe9|q~q ),
	.datab(\my_processor|FD_IR1|dffe20|q~q ),
	.datac(\my_regfile|gen_registers[28].regs|dffe9|q~q ),
	.datad(\my_processor|alu_A[9]~463_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[9]~464_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[9]~464 .lut_mask = 16'hF388;
defparam \my_processor|alu_A[9]~464 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N16
cycloneive_lcell_comb \my_processor|alu_A[9]~465 (
// Equation(s):
// \my_processor|alu_A[9]~465_combout  = (\my_processor|FD_IR1|dffe17|q~q  & (\my_processor|FD_IR1|dffe18|q~q )) # (!\my_processor|FD_IR1|dffe17|q~q  & ((\my_processor|FD_IR1|dffe18|q~q  & (\my_processor|alu_A[9]~462_combout )) # 
// (!\my_processor|FD_IR1|dffe18|q~q  & ((\my_processor|alu_A[9]~464_combout )))))

	.dataa(\my_processor|FD_IR1|dffe17|q~q ),
	.datab(\my_processor|FD_IR1|dffe18|q~q ),
	.datac(\my_processor|alu_A[9]~462_combout ),
	.datad(\my_processor|alu_A[9]~464_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[9]~465_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[9]~465 .lut_mask = 16'hD9C8;
defparam \my_processor|alu_A[9]~465 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N18
cycloneive_lcell_comb \my_processor|alu_A[9]~468 (
// Equation(s):
// \my_processor|alu_A[9]~468_combout  = (\my_processor|FD_IR1|dffe17|q~q  & ((\my_processor|alu_A[9]~465_combout  & ((\my_processor|alu_A[9]~467_combout ))) # (!\my_processor|alu_A[9]~465_combout  & (\my_processor|alu_A[9]~460_combout )))) # 
// (!\my_processor|FD_IR1|dffe17|q~q  & (((\my_processor|alu_A[9]~465_combout ))))

	.dataa(\my_processor|alu_A[9]~460_combout ),
	.datab(\my_processor|alu_A[9]~467_combout ),
	.datac(\my_processor|FD_IR1|dffe17|q~q ),
	.datad(\my_processor|alu_A[9]~465_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[9]~468_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[9]~468 .lut_mask = 16'hCFA0;
defparam \my_processor|alu_A[9]~468 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N0
cycloneive_lcell_comb \my_processor|alu_A[9]~469 (
// Equation(s):
// \my_processor|alu_A[9]~469_combout  = (\my_processor|alu_A[0]~26_combout  & (((\my_processor|alu_A[29]~27_combout )))) # (!\my_processor|alu_A[0]~26_combout  & ((\my_processor|alu_A[29]~27_combout  & (\my_processor|WM_bypass_data[9]~19_combout )) # 
// (!\my_processor|alu_A[29]~27_combout  & ((\my_processor|alu_A[9]~468_combout )))))

	.dataa(\my_processor|alu_A[0]~26_combout ),
	.datab(\my_processor|WM_bypass_data[9]~19_combout ),
	.datac(\my_processor|alu_A[29]~27_combout ),
	.datad(\my_processor|alu_A[9]~468_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[9]~469_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[9]~469 .lut_mask = 16'hE5E0;
defparam \my_processor|alu_A[9]~469 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N10
cycloneive_lcell_comb \my_processor|alu_A[9]~470 (
// Equation(s):
// \my_processor|alu_A[9]~470_combout  = (\my_processor|alu_A[29]~15_combout  & ((\my_processor|alu_A[9]~469_combout  & ((\my_processor|alu_A[9]~458_combout ))) # (!\my_processor|alu_A[9]~469_combout  & (\my_processor|alu_A[9]~456_combout )))) # 
// (!\my_processor|alu_A[29]~15_combout  & (((\my_processor|alu_A[9]~469_combout ))))

	.dataa(\my_processor|alu_A[29]~15_combout ),
	.datab(\my_processor|alu_A[9]~456_combout ),
	.datac(\my_processor|alu_A[9]~458_combout ),
	.datad(\my_processor|alu_A[9]~469_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[9]~470_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[9]~470 .lut_mask = 16'hF588;
defparam \my_processor|alu_A[9]~470 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N4
cycloneive_lcell_comb \my_processor|alu_A[9]~471 (
// Equation(s):
// \my_processor|alu_A[9]~471_combout  = (\my_processor|A_bypass_MX_sel~3_combout  & (\my_processor|xm1|XMoutput|dffe9|q~q )) # (!\my_processor|A_bypass_MX_sel~3_combout  & ((\my_processor|alu_A[9]~470_combout )))

	.dataa(\my_processor|xm1|XMoutput|dffe9|q~q ),
	.datab(gnd),
	.datac(\my_processor|A_bypass_MX_sel~3_combout ),
	.datad(\my_processor|alu_A[9]~470_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[9]~471_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[9]~471 .lut_mask = 16'hAFA0;
defparam \my_processor|alu_A[9]~471 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N14
cycloneive_lcell_comb \my_processor|alu_B[8]~23 (
// Equation(s):
// \my_processor|alu_B[8]~23_combout  = (\my_processor|alu_B[30]~4_combout  & (((\my_processor|WM_bypass_data[8]~17_combout ) # (\my_processor|alu_B[30]~0_combout )))) # (!\my_processor|alu_B[30]~4_combout  & (\my_processor|dx1|DXB|dffe8|q~q  & 
// ((!\my_processor|alu_B[30]~0_combout ))))

	.dataa(\my_processor|alu_B[30]~4_combout ),
	.datab(\my_processor|dx1|DXB|dffe8|q~q ),
	.datac(\my_processor|WM_bypass_data[8]~17_combout ),
	.datad(\my_processor|alu_B[30]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_B[8]~23_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_B[8]~23 .lut_mask = 16'hAAE4;
defparam \my_processor|alu_B[8]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N20
cycloneive_lcell_comb \my_processor|alu_B[8]~24 (
// Equation(s):
// \my_processor|alu_B[8]~24_combout  = (\my_processor|alu_B[8]~23_combout  & (((\my_processor|xm1|XMoutput|dffe8|q~q ) # (!\my_processor|alu_B[30]~0_combout )))) # (!\my_processor|alu_B[8]~23_combout  & (\my_processor|dx1|DXIR|dffe8|q~q  & 
// ((\my_processor|alu_B[30]~0_combout ))))

	.dataa(\my_processor|dx1|DXIR|dffe8|q~q ),
	.datab(\my_processor|xm1|XMoutput|dffe8|q~q ),
	.datac(\my_processor|alu_B[8]~23_combout ),
	.datad(\my_processor|alu_B[30]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_B[8]~24_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_B[8]~24 .lut_mask = 16'hCAF0;
defparam \my_processor|alu_B[8]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y21_N15
dffeas \my_regfile|gen_registers[10].regs|dffe8|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[8]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[10].regs|dffe8|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[10].regs|dffe8|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[10].regs|dffe8|q .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y21_N9
dffeas \my_regfile|gen_registers[9].regs|dffe8|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[8]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[9].regs|dffe8|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[9].regs|dffe8|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[9].regs|dffe8|q .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y21_N13
dffeas \my_regfile|gen_registers[8].regs|dffe8|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[8]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[8].regs|dffe8|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[8].regs|dffe8|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[8].regs|dffe8|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N12
cycloneive_lcell_comb \my_processor|alu_A[8]~475 (
// Equation(s):
// \my_processor|alu_A[8]~475_combout  = (\my_processor|FD_IR1|dffe17|q~q  & ((\my_regfile|gen_registers[9].regs|dffe8|q~q ) # ((\my_processor|FD_IR1|dffe18|q~q )))) # (!\my_processor|FD_IR1|dffe17|q~q  & (((\my_regfile|gen_registers[8].regs|dffe8|q~q  & 
// !\my_processor|FD_IR1|dffe18|q~q ))))

	.dataa(\my_regfile|gen_registers[9].regs|dffe8|q~q ),
	.datab(\my_processor|FD_IR1|dffe17|q~q ),
	.datac(\my_regfile|gen_registers[8].regs|dffe8|q~q ),
	.datad(\my_processor|FD_IR1|dffe18|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[8]~475_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[8]~475 .lut_mask = 16'hCCB8;
defparam \my_processor|alu_A[8]~475 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N18
cycloneive_lcell_comb \my_processor|alu_A[8]~476 (
// Equation(s):
// \my_processor|alu_A[8]~476_combout  = (\my_processor|FD_IR1|dffe18|q~q  & ((\my_processor|alu_A[8]~475_combout  & ((\my_regfile|gen_registers[11].regs|dffe8|q~q ))) # (!\my_processor|alu_A[8]~475_combout  & (\my_regfile|gen_registers[10].regs|dffe8|q~q 
// )))) # (!\my_processor|FD_IR1|dffe18|q~q  & (((\my_processor|alu_A[8]~475_combout ))))

	.dataa(\my_regfile|gen_registers[10].regs|dffe8|q~q ),
	.datab(\my_processor|FD_IR1|dffe18|q~q ),
	.datac(\my_regfile|gen_registers[11].regs|dffe8|q~q ),
	.datad(\my_processor|alu_A[8]~475_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[8]~476_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[8]~476 .lut_mask = 16'hF388;
defparam \my_processor|alu_A[8]~476 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y28_N29
dffeas \my_regfile|gen_registers[4].regs|dffe8|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[8]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[4].regs|dffe8|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[4].regs|dffe8|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[4].regs|dffe8|q .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y22_N13
dffeas \my_regfile|gen_registers[6].regs|dffe8|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[8]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[6].regs|dffe8|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[6].regs|dffe8|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[6].regs|dffe8|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N18
cycloneive_lcell_comb \my_processor|alu_A[8]~472 (
// Equation(s):
// \my_processor|alu_A[8]~472_combout  = (\my_processor|FD_IR1|dffe17|q~q  & (((\my_processor|FD_IR1|dffe18|q~q )))) # (!\my_processor|FD_IR1|dffe17|q~q  & ((\my_processor|FD_IR1|dffe18|q~q  & ((\my_regfile|gen_registers[6].regs|dffe8|q~q ))) # 
// (!\my_processor|FD_IR1|dffe18|q~q  & (\my_regfile|gen_registers[4].regs|dffe8|q~q ))))

	.dataa(\my_processor|FD_IR1|dffe17|q~q ),
	.datab(\my_regfile|gen_registers[4].regs|dffe8|q~q ),
	.datac(\my_regfile|gen_registers[6].regs|dffe8|q~q ),
	.datad(\my_processor|FD_IR1|dffe18|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[8]~472_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[8]~472 .lut_mask = 16'hFA44;
defparam \my_processor|alu_A[8]~472 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y28_N5
dffeas \my_regfile|gen_registers[7].regs|dffe8|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[8]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[7].regs|dffe8|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[7].regs|dffe8|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[7].regs|dffe8|q .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y22_N27
dffeas \my_regfile|gen_registers[5].regs|dffe8|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[8]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[5].regs|dffe8|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[5].regs|dffe8|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[5].regs|dffe8|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N4
cycloneive_lcell_comb \my_processor|alu_A[8]~473 (
// Equation(s):
// \my_processor|alu_A[8]~473_combout  = (\my_processor|FD_IR1|dffe17|q~q  & ((\my_processor|alu_A[8]~472_combout  & (\my_regfile|gen_registers[7].regs|dffe8|q~q )) # (!\my_processor|alu_A[8]~472_combout  & ((\my_regfile|gen_registers[5].regs|dffe8|q~q ))))) 
// # (!\my_processor|FD_IR1|dffe17|q~q  & (\my_processor|alu_A[8]~472_combout ))

	.dataa(\my_processor|FD_IR1|dffe17|q~q ),
	.datab(\my_processor|alu_A[8]~472_combout ),
	.datac(\my_regfile|gen_registers[7].regs|dffe8|q~q ),
	.datad(\my_regfile|gen_registers[5].regs|dffe8|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[8]~473_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[8]~473 .lut_mask = 16'hE6C4;
defparam \my_processor|alu_A[8]~473 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y24_N11
dffeas \my_regfile|gen_registers[2].regs|dffe8|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[8]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[2].regs|dffe8|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[2].regs|dffe8|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[2].regs|dffe8|q .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y24_N21
dffeas \my_regfile|gen_registers[3].regs|dffe8|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[8]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[3].regs|dffe8|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[3].regs|dffe8|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[3].regs|dffe8|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N20
cycloneive_lcell_comb \my_processor|alu_A[8]~474 (
// Equation(s):
// \my_processor|alu_A[8]~474_combout  = (\my_processor|alu_A[29]~7_combout  & (((\my_regfile|gen_registers[3].regs|dffe8|q~q ) # (\my_processor|alu_A[29]~6_combout )))) # (!\my_processor|alu_A[29]~7_combout  & (\my_regfile|gen_registers[2].regs|dffe8|q~q  & 
// ((!\my_processor|alu_A[29]~6_combout ))))

	.dataa(\my_regfile|gen_registers[2].regs|dffe8|q~q ),
	.datab(\my_processor|alu_A[29]~7_combout ),
	.datac(\my_regfile|gen_registers[3].regs|dffe8|q~q ),
	.datad(\my_processor|alu_A[29]~6_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[8]~474_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[8]~474 .lut_mask = 16'hCCE2;
defparam \my_processor|alu_A[8]~474 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N6
cycloneive_lcell_comb \my_processor|alu_A[8]~477 (
// Equation(s):
// \my_processor|alu_A[8]~477_combout  = (\my_processor|alu_A[29]~6_combout  & ((\my_processor|alu_A[8]~474_combout  & (\my_processor|alu_A[8]~476_combout )) # (!\my_processor|alu_A[8]~474_combout  & ((\my_processor|alu_A[8]~473_combout ))))) # 
// (!\my_processor|alu_A[29]~6_combout  & (((\my_processor|alu_A[8]~474_combout ))))

	.dataa(\my_processor|alu_A[8]~476_combout ),
	.datab(\my_processor|alu_A[8]~473_combout ),
	.datac(\my_processor|alu_A[29]~6_combout ),
	.datad(\my_processor|alu_A[8]~474_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[8]~477_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[8]~477 .lut_mask = 16'hAFC0;
defparam \my_processor|alu_A[8]~477 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y25_N25
dffeas \my_regfile|gen_registers[14].regs|dffe8|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[8]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[14].regs|dffe8|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[14].regs|dffe8|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[14].regs|dffe8|q .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y25_N7
dffeas \my_regfile|gen_registers[12].regs|dffe8|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[8]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[12].regs|dffe8|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[12].regs|dffe8|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[12].regs|dffe8|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N24
cycloneive_lcell_comb \my_processor|alu_A[8]~478 (
// Equation(s):
// \my_processor|alu_A[8]~478_combout  = (\my_processor|FD_IR1|dffe17|q~q  & (((\my_processor|FD_IR1|dffe18|q~q )))) # (!\my_processor|FD_IR1|dffe17|q~q  & ((\my_processor|FD_IR1|dffe18|q~q  & (\my_regfile|gen_registers[14].regs|dffe8|q~q )) # 
// (!\my_processor|FD_IR1|dffe18|q~q  & ((\my_regfile|gen_registers[12].regs|dffe8|q~q )))))

	.dataa(\my_processor|FD_IR1|dffe17|q~q ),
	.datab(\my_regfile|gen_registers[14].regs|dffe8|q~q ),
	.datac(\my_processor|FD_IR1|dffe18|q~q ),
	.datad(\my_regfile|gen_registers[12].regs|dffe8|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[8]~478_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[8]~478 .lut_mask = 16'hE5E0;
defparam \my_processor|alu_A[8]~478 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y25_N23
dffeas \my_regfile|gen_registers[15].regs|dffe8|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[8]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[15].regs|dffe8|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[15].regs|dffe8|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[15].regs|dffe8|q .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y25_N31
dffeas \my_regfile|gen_registers[13].regs|dffe8|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[8]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[13].regs|dffe8|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[13].regs|dffe8|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[13].regs|dffe8|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N4
cycloneive_lcell_comb \my_processor|alu_A[8]~479 (
// Equation(s):
// \my_processor|alu_A[8]~479_combout  = (\my_processor|FD_IR1|dffe17|q~q  & ((\my_processor|alu_A[8]~478_combout  & (\my_regfile|gen_registers[15].regs|dffe8|q~q )) # (!\my_processor|alu_A[8]~478_combout  & ((\my_regfile|gen_registers[13].regs|dffe8|q~q 
// ))))) # (!\my_processor|FD_IR1|dffe17|q~q  & (\my_processor|alu_A[8]~478_combout ))

	.dataa(\my_processor|FD_IR1|dffe17|q~q ),
	.datab(\my_processor|alu_A[8]~478_combout ),
	.datac(\my_regfile|gen_registers[15].regs|dffe8|q~q ),
	.datad(\my_regfile|gen_registers[13].regs|dffe8|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[8]~479_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[8]~479 .lut_mask = 16'hE6C4;
defparam \my_processor|alu_A[8]~479 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y31_N13
dffeas \my_regfile|gen_registers[30].regs|dffe8|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[8]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[30].regs|dffe8|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[30].regs|dffe8|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[30].regs|dffe8|q .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y31_N17
dffeas \my_regfile|gen_registers[26].regs|dffe8|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[8]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[26].regs|dffe8|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[26].regs|dffe8|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[26].regs|dffe8|q .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y31_N7
dffeas \my_regfile|gen_registers[22].regs|dffe8|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[8]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[22].regs|dffe8|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[22].regs|dffe8|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[22].regs|dffe8|q .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y31_N19
dffeas \my_regfile|gen_registers[18].regs|dffe8|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[8]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[18].regs|dffe8|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[18].regs|dffe8|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[18].regs|dffe8|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y31_N18
cycloneive_lcell_comb \my_processor|alu_A[8]~480 (
// Equation(s):
// \my_processor|alu_A[8]~480_combout  = (\my_processor|FD_IR1|dffe19|q~q  & ((\my_regfile|gen_registers[22].regs|dffe8|q~q ) # ((\my_processor|FD_IR1|dffe20|q~q )))) # (!\my_processor|FD_IR1|dffe19|q~q  & (((\my_regfile|gen_registers[18].regs|dffe8|q~q  & 
// !\my_processor|FD_IR1|dffe20|q~q ))))

	.dataa(\my_regfile|gen_registers[22].regs|dffe8|q~q ),
	.datab(\my_processor|FD_IR1|dffe19|q~q ),
	.datac(\my_regfile|gen_registers[18].regs|dffe8|q~q ),
	.datad(\my_processor|FD_IR1|dffe20|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[8]~480_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[8]~480 .lut_mask = 16'hCCB8;
defparam \my_processor|alu_A[8]~480 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y31_N16
cycloneive_lcell_comb \my_processor|alu_A[8]~481 (
// Equation(s):
// \my_processor|alu_A[8]~481_combout  = (\my_processor|FD_IR1|dffe20|q~q  & ((\my_processor|alu_A[8]~480_combout  & (\my_regfile|gen_registers[30].regs|dffe8|q~q )) # (!\my_processor|alu_A[8]~480_combout  & ((\my_regfile|gen_registers[26].regs|dffe8|q~q 
// ))))) # (!\my_processor|FD_IR1|dffe20|q~q  & (((\my_processor|alu_A[8]~480_combout ))))

	.dataa(\my_processor|FD_IR1|dffe20|q~q ),
	.datab(\my_regfile|gen_registers[30].regs|dffe8|q~q ),
	.datac(\my_regfile|gen_registers[26].regs|dffe8|q~q ),
	.datad(\my_processor|alu_A[8]~480_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[8]~481_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[8]~481 .lut_mask = 16'hDDA0;
defparam \my_processor|alu_A[8]~481 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y28_N7
dffeas \my_regfile|gen_registers[31].regs|dffe8|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[8]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[31].regs|dffe8|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[31].regs|dffe8|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[31].regs|dffe8|q .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y27_N11
dffeas \my_regfile|gen_registers[27].regs|dffe8|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[8]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[27].regs|dffe8|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[27].regs|dffe8|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[27].regs|dffe8|q .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y27_N23
dffeas \my_regfile|gen_registers[19].regs|dffe8|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[8]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[19].regs|dffe8|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[19].regs|dffe8|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[19].regs|dffe8|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N22
cycloneive_lcell_comb \my_processor|alu_A[8]~487 (
// Equation(s):
// \my_processor|alu_A[8]~487_combout  = (\my_processor|FD_IR1|dffe20|q~q  & ((\my_regfile|gen_registers[27].regs|dffe8|q~q ) # ((\my_processor|FD_IR1|dffe19|q~q )))) # (!\my_processor|FD_IR1|dffe20|q~q  & (((\my_regfile|gen_registers[19].regs|dffe8|q~q  & 
// !\my_processor|FD_IR1|dffe19|q~q ))))

	.dataa(\my_regfile|gen_registers[27].regs|dffe8|q~q ),
	.datab(\my_processor|FD_IR1|dffe20|q~q ),
	.datac(\my_regfile|gen_registers[19].regs|dffe8|q~q ),
	.datad(\my_processor|FD_IR1|dffe19|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[8]~487_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[8]~487 .lut_mask = 16'hCCB8;
defparam \my_processor|alu_A[8]~487 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y28_N5
dffeas \my_regfile|gen_registers[23].regs|dffe8|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[8]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[23].regs|dffe8|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[23].regs|dffe8|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[23].regs|dffe8|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N4
cycloneive_lcell_comb \my_processor|alu_A[8]~488 (
// Equation(s):
// \my_processor|alu_A[8]~488_combout  = (\my_processor|alu_A[8]~487_combout  & ((\my_regfile|gen_registers[31].regs|dffe8|q~q ) # ((!\my_processor|FD_IR1|dffe19|q~q )))) # (!\my_processor|alu_A[8]~487_combout  & 
// (((\my_regfile|gen_registers[23].regs|dffe8|q~q  & \my_processor|FD_IR1|dffe19|q~q ))))

	.dataa(\my_regfile|gen_registers[31].regs|dffe8|q~q ),
	.datab(\my_processor|alu_A[8]~487_combout ),
	.datac(\my_regfile|gen_registers[23].regs|dffe8|q~q ),
	.datad(\my_processor|FD_IR1|dffe19|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[8]~488_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[8]~488 .lut_mask = 16'hB8CC;
defparam \my_processor|alu_A[8]~488 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y32_N23
dffeas \my_regfile|gen_registers[29].regs|dffe8|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[8]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[29].regs|dffe8|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[29].regs|dffe8|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[29].regs|dffe8|q .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y32_N25
dffeas \my_regfile|gen_registers[21].regs|dffe8|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[8]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[21].regs|dffe8|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[21].regs|dffe8|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[21].regs|dffe8|q .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y32_N21
dffeas \my_regfile|gen_registers[25].regs|dffe8|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[8]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[25].regs|dffe8|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[25].regs|dffe8|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[25].regs|dffe8|q .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y32_N15
dffeas \my_regfile|gen_registers[17].regs|dffe8|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[8]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[17].regs|dffe8|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[17].regs|dffe8|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[17].regs|dffe8|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y32_N14
cycloneive_lcell_comb \my_processor|alu_A[8]~482 (
// Equation(s):
// \my_processor|alu_A[8]~482_combout  = (\my_processor|FD_IR1|dffe19|q~q  & (((\my_processor|FD_IR1|dffe20|q~q )))) # (!\my_processor|FD_IR1|dffe19|q~q  & ((\my_processor|FD_IR1|dffe20|q~q  & (\my_regfile|gen_registers[25].regs|dffe8|q~q )) # 
// (!\my_processor|FD_IR1|dffe20|q~q  & ((\my_regfile|gen_registers[17].regs|dffe8|q~q )))))

	.dataa(\my_regfile|gen_registers[25].regs|dffe8|q~q ),
	.datab(\my_processor|FD_IR1|dffe19|q~q ),
	.datac(\my_regfile|gen_registers[17].regs|dffe8|q~q ),
	.datad(\my_processor|FD_IR1|dffe20|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[8]~482_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[8]~482 .lut_mask = 16'hEE30;
defparam \my_processor|alu_A[8]~482 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y32_N0
cycloneive_lcell_comb \my_processor|alu_A[8]~483 (
// Equation(s):
// \my_processor|alu_A[8]~483_combout  = (\my_processor|FD_IR1|dffe19|q~q  & ((\my_processor|alu_A[8]~482_combout  & (\my_regfile|gen_registers[29].regs|dffe8|q~q )) # (!\my_processor|alu_A[8]~482_combout  & ((\my_regfile|gen_registers[21].regs|dffe8|q~q 
// ))))) # (!\my_processor|FD_IR1|dffe19|q~q  & (((\my_processor|alu_A[8]~482_combout ))))

	.dataa(\my_regfile|gen_registers[29].regs|dffe8|q~q ),
	.datab(\my_regfile|gen_registers[21].regs|dffe8|q~q ),
	.datac(\my_processor|FD_IR1|dffe19|q~q ),
	.datad(\my_processor|alu_A[8]~482_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[8]~483_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[8]~483 .lut_mask = 16'hAFC0;
defparam \my_processor|alu_A[8]~483 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y29_N15
dffeas \my_regfile|gen_registers[24].regs|dffe8|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[8]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[24].regs|dffe8|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[24].regs|dffe8|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[24].regs|dffe8|q .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y29_N17
dffeas \my_regfile|gen_registers[28].regs|dffe8|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[8]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[28].regs|dffe8|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[28].regs|dffe8|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[28].regs|dffe8|q .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y29_N17
dffeas \my_regfile|gen_registers[20].regs|dffe8|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[8]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[20].regs|dffe8|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[20].regs|dffe8|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[20].regs|dffe8|q .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y29_N3
dffeas \my_regfile|gen_registers[16].regs|dffe8|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[8]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[16].regs|dffe8|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[16].regs|dffe8|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[16].regs|dffe8|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y29_N2
cycloneive_lcell_comb \my_processor|alu_A[8]~484 (
// Equation(s):
// \my_processor|alu_A[8]~484_combout  = (\my_processor|FD_IR1|dffe20|q~q  & (((\my_processor|FD_IR1|dffe19|q~q )))) # (!\my_processor|FD_IR1|dffe20|q~q  & ((\my_processor|FD_IR1|dffe19|q~q  & (\my_regfile|gen_registers[20].regs|dffe8|q~q )) # 
// (!\my_processor|FD_IR1|dffe19|q~q  & ((\my_regfile|gen_registers[16].regs|dffe8|q~q )))))

	.dataa(\my_regfile|gen_registers[20].regs|dffe8|q~q ),
	.datab(\my_processor|FD_IR1|dffe20|q~q ),
	.datac(\my_regfile|gen_registers[16].regs|dffe8|q~q ),
	.datad(\my_processor|FD_IR1|dffe19|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[8]~484_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[8]~484 .lut_mask = 16'hEE30;
defparam \my_processor|alu_A[8]~484 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y29_N16
cycloneive_lcell_comb \my_processor|alu_A[8]~485 (
// Equation(s):
// \my_processor|alu_A[8]~485_combout  = (\my_processor|FD_IR1|dffe20|q~q  & ((\my_processor|alu_A[8]~484_combout  & ((\my_regfile|gen_registers[28].regs|dffe8|q~q ))) # (!\my_processor|alu_A[8]~484_combout  & (\my_regfile|gen_registers[24].regs|dffe8|q~q 
// )))) # (!\my_processor|FD_IR1|dffe20|q~q  & (((\my_processor|alu_A[8]~484_combout ))))

	.dataa(\my_regfile|gen_registers[24].regs|dffe8|q~q ),
	.datab(\my_processor|FD_IR1|dffe20|q~q ),
	.datac(\my_regfile|gen_registers[28].regs|dffe8|q~q ),
	.datad(\my_processor|alu_A[8]~484_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[8]~485_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[8]~485 .lut_mask = 16'hF388;
defparam \my_processor|alu_A[8]~485 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N12
cycloneive_lcell_comb \my_processor|alu_A[8]~486 (
// Equation(s):
// \my_processor|alu_A[8]~486_combout  = (\my_processor|FD_IR1|dffe17|q~q  & ((\my_processor|FD_IR1|dffe18|q~q ) # ((\my_processor|alu_A[8]~483_combout )))) # (!\my_processor|FD_IR1|dffe17|q~q  & (!\my_processor|FD_IR1|dffe18|q~q  & 
// ((\my_processor|alu_A[8]~485_combout ))))

	.dataa(\my_processor|FD_IR1|dffe17|q~q ),
	.datab(\my_processor|FD_IR1|dffe18|q~q ),
	.datac(\my_processor|alu_A[8]~483_combout ),
	.datad(\my_processor|alu_A[8]~485_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[8]~486_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[8]~486 .lut_mask = 16'hB9A8;
defparam \my_processor|alu_A[8]~486 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N2
cycloneive_lcell_comb \my_processor|alu_A[8]~489 (
// Equation(s):
// \my_processor|alu_A[8]~489_combout  = (\my_processor|FD_IR1|dffe18|q~q  & ((\my_processor|alu_A[8]~486_combout  & ((\my_processor|alu_A[8]~488_combout ))) # (!\my_processor|alu_A[8]~486_combout  & (\my_processor|alu_A[8]~481_combout )))) # 
// (!\my_processor|FD_IR1|dffe18|q~q  & (((\my_processor|alu_A[8]~486_combout ))))

	.dataa(\my_processor|alu_A[8]~481_combout ),
	.datab(\my_processor|FD_IR1|dffe18|q~q ),
	.datac(\my_processor|alu_A[8]~488_combout ),
	.datad(\my_processor|alu_A[8]~486_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[8]~489_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[8]~489 .lut_mask = 16'hF388;
defparam \my_processor|alu_A[8]~489 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N24
cycloneive_lcell_comb \my_processor|alu_A[8]~490 (
// Equation(s):
// \my_processor|alu_A[8]~490_combout  = (\my_processor|alu_A[0]~26_combout  & (((\my_processor|alu_A[29]~27_combout )))) # (!\my_processor|alu_A[0]~26_combout  & ((\my_processor|alu_A[29]~27_combout  & (\my_processor|WM_bypass_data[8]~17_combout )) # 
// (!\my_processor|alu_A[29]~27_combout  & ((\my_processor|alu_A[8]~489_combout )))))

	.dataa(\my_processor|WM_bypass_data[8]~17_combout ),
	.datab(\my_processor|alu_A[0]~26_combout ),
	.datac(\my_processor|alu_A[29]~27_combout ),
	.datad(\my_processor|alu_A[8]~489_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[8]~490_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[8]~490 .lut_mask = 16'hE3E0;
defparam \my_processor|alu_A[8]~490 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N10
cycloneive_lcell_comb \my_processor|alu_A[8]~491 (
// Equation(s):
// \my_processor|alu_A[8]~491_combout  = (\my_processor|alu_A[29]~15_combout  & ((\my_processor|alu_A[8]~490_combout  & ((\my_processor|alu_A[8]~479_combout ))) # (!\my_processor|alu_A[8]~490_combout  & (\my_processor|alu_A[8]~477_combout )))) # 
// (!\my_processor|alu_A[29]~15_combout  & (((\my_processor|alu_A[8]~490_combout ))))

	.dataa(\my_processor|alu_A[8]~477_combout ),
	.datab(\my_processor|alu_A[29]~15_combout ),
	.datac(\my_processor|alu_A[8]~479_combout ),
	.datad(\my_processor|alu_A[8]~490_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[8]~491_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[8]~491 .lut_mask = 16'hF388;
defparam \my_processor|alu_A[8]~491 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N0
cycloneive_lcell_comb \my_processor|alu_A[8]~492 (
// Equation(s):
// \my_processor|alu_A[8]~492_combout  = (\my_processor|A_bypass_MX_sel~3_combout  & (\my_processor|xm1|XMoutput|dffe8|q~q )) # (!\my_processor|A_bypass_MX_sel~3_combout  & ((\my_processor|alu_A[8]~491_combout )))

	.dataa(gnd),
	.datab(\my_processor|xm1|XMoutput|dffe8|q~q ),
	.datac(\my_processor|A_bypass_MX_sel~3_combout ),
	.datad(\my_processor|alu_A[8]~491_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[8]~492_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[8]~492 .lut_mask = 16'hCFC0;
defparam \my_processor|alu_A[8]~492 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y32_N17
dffeas \my_processor|xm1|xmoldp|dffe7|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dx1|FDPC|dffe7|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|xmoldp|dffe7|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|xmoldp|dffe7|q .is_wysiwyg = "true";
defparam \my_processor|xm1|xmoldp|dffe7|q .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y30_N13
dffeas \my_processor|mw1|MW_oldPC|dffe7|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|xm1|xmoldp|dffe7|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MW_oldPC|dffe7|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MW_oldPC|dffe7|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MW_oldPC|dffe7|q .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y30_N11
dffeas \my_processor|xm1|xmoldp|dffe10|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dx1|FDPC|dffe10|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|xmoldp|dffe10|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|xmoldp|dffe10|q .is_wysiwyg = "true";
defparam \my_processor|xm1|xmoldp|dffe10|q .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y30_N5
dffeas \my_processor|mw1|MW_oldPC|dffe10|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|xm1|xmoldp|dffe10|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MW_oldPC|dffe10|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MW_oldPC|dffe10|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MW_oldPC|dffe10|q .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y30_N19
dffeas \my_processor|mw1|MWout|dffe10|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|xm1|XMoutput|dffe10|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MWout|dffe10|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MWout|dffe10|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MWout|dffe10|q .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y25_N11
dffeas \my_regfile|gen_registers[15].regs|dffe10|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[10]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[15].regs|dffe10|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[15].regs|dffe10|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[15].regs|dffe10|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N0
cycloneive_lcell_comb \my_regfile|gen_registers[14].regs|dffe10|q~feeder (
// Equation(s):
// \my_regfile|gen_registers[14].regs|dffe10|q~feeder_combout  = \my_processor|WM_bypass_data[10]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|WM_bypass_data[10]~21_combout ),
	.cin(gnd),
	.combout(\my_regfile|gen_registers[14].regs|dffe10|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|gen_registers[14].regs|dffe10|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|gen_registers[14].regs|dffe10|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y25_N1
dffeas \my_regfile|gen_registers[14].regs|dffe10|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|gen_registers[14].regs|dffe10|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|decoder_writeReg|and16~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[14].regs|dffe10|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[14].regs|dffe10|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[14].regs|dffe10|q .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y25_N1
dffeas \my_regfile|gen_registers[12].regs|dffe10|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[10]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[12].regs|dffe10|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[12].regs|dffe10|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[12].regs|dffe10|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N2
cycloneive_lcell_comb \my_processor|dx1|B_in[10]~186 (
// Equation(s):
// \my_processor|dx1|B_in[10]~186_combout  = (\my_processor|ctrl_readRegB[0]~0_combout  & (((\my_processor|ctrl_readRegB[1]~1_combout )))) # (!\my_processor|ctrl_readRegB[0]~0_combout  & ((\my_processor|ctrl_readRegB[1]~1_combout  & 
// (\my_regfile|gen_registers[14].regs|dffe10|q~q )) # (!\my_processor|ctrl_readRegB[1]~1_combout  & ((\my_regfile|gen_registers[12].regs|dffe10|q~q )))))

	.dataa(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datab(\my_regfile|gen_registers[14].regs|dffe10|q~q ),
	.datac(\my_regfile|gen_registers[12].regs|dffe10|q~q ),
	.datad(\my_processor|ctrl_readRegB[1]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[10]~186_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[10]~186 .lut_mask = 16'hEE50;
defparam \my_processor|dx1|B_in[10]~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N30
cycloneive_lcell_comb \my_processor|dx1|B_in[10]~187 (
// Equation(s):
// \my_processor|dx1|B_in[10]~187_combout  = (\my_processor|ctrl_readRegB[0]~0_combout  & ((\my_processor|dx1|B_in[10]~186_combout  & (\my_regfile|gen_registers[15].regs|dffe10|q~q )) # (!\my_processor|dx1|B_in[10]~186_combout  & 
// ((\my_regfile|gen_registers[13].regs|dffe10|q~q ))))) # (!\my_processor|ctrl_readRegB[0]~0_combout  & (((\my_processor|dx1|B_in[10]~186_combout ))))

	.dataa(\my_regfile|gen_registers[15].regs|dffe10|q~q ),
	.datab(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datac(\my_regfile|gen_registers[13].regs|dffe10|q~q ),
	.datad(\my_processor|dx1|B_in[10]~186_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[10]~187_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[10]~187 .lut_mask = 16'hBBC0;
defparam \my_processor|dx1|B_in[10]~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N15
dffeas \my_regfile|gen_registers[7].regs|dffe10|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[10]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[7].regs|dffe10|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[7].regs|dffe10|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[7].regs|dffe10|q .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y22_N13
dffeas \my_regfile|gen_registers[4].regs|dffe10|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[10]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[4].regs|dffe10|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[4].regs|dffe10|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[4].regs|dffe10|q .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y22_N25
dffeas \my_regfile|gen_registers[6].regs|dffe10|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[10]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[6].regs|dffe10|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[6].regs|dffe10|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[6].regs|dffe10|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N24
cycloneive_lcell_comb \my_processor|dx1|B_in[10]~180 (
// Equation(s):
// \my_processor|dx1|B_in[10]~180_combout  = (\my_processor|ctrl_readRegB[1]~1_combout  & (((\my_regfile|gen_registers[6].regs|dffe10|q~q ) # (\my_processor|ctrl_readRegB[0]~0_combout )))) # (!\my_processor|ctrl_readRegB[1]~1_combout  & 
// (\my_regfile|gen_registers[4].regs|dffe10|q~q  & ((!\my_processor|ctrl_readRegB[0]~0_combout ))))

	.dataa(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datab(\my_regfile|gen_registers[4].regs|dffe10|q~q ),
	.datac(\my_regfile|gen_registers[6].regs|dffe10|q~q ),
	.datad(\my_processor|ctrl_readRegB[0]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[10]~180_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[10]~180 .lut_mask = 16'hAAE4;
defparam \my_processor|dx1|B_in[10]~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y22_N11
dffeas \my_regfile|gen_registers[5].regs|dffe10|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[10]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[5].regs|dffe10|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[5].regs|dffe10|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[5].regs|dffe10|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N10
cycloneive_lcell_comb \my_processor|dx1|B_in[10]~181 (
// Equation(s):
// \my_processor|dx1|B_in[10]~181_combout  = (\my_processor|dx1|B_in[10]~180_combout  & ((\my_regfile|gen_registers[7].regs|dffe10|q~q ) # ((!\my_processor|ctrl_readRegB[0]~0_combout )))) # (!\my_processor|dx1|B_in[10]~180_combout  & 
// (((\my_regfile|gen_registers[5].regs|dffe10|q~q  & \my_processor|ctrl_readRegB[0]~0_combout ))))

	.dataa(\my_regfile|gen_registers[7].regs|dffe10|q~q ),
	.datab(\my_processor|dx1|B_in[10]~180_combout ),
	.datac(\my_regfile|gen_registers[5].regs|dffe10|q~q ),
	.datad(\my_processor|ctrl_readRegB[0]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[10]~181_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[10]~181 .lut_mask = 16'hB8CC;
defparam \my_processor|dx1|B_in[10]~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y25_N7
dffeas \my_regfile|gen_registers[2].regs|dffe10|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[10]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[2].regs|dffe10|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[2].regs|dffe10|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[2].regs|dffe10|q .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y24_N29
dffeas \my_regfile|gen_registers[3].regs|dffe10|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[10]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[3].regs|dffe10|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[3].regs|dffe10|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[3].regs|dffe10|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N28
cycloneive_lcell_comb \my_processor|dx1|B_in[10]~182 (
// Equation(s):
// \my_processor|dx1|B_in[10]~182_combout  = (\my_processor|dx1|DXB|dffe5|q~11_combout  & (((\my_processor|dx1|DXB|dffe5|q~9_combout )))) # (!\my_processor|dx1|DXB|dffe5|q~11_combout  & ((\my_processor|dx1|DXB|dffe5|q~9_combout  & 
// ((\my_regfile|gen_registers[3].regs|dffe10|q~q ))) # (!\my_processor|dx1|DXB|dffe5|q~9_combout  & (\my_regfile|gen_registers[2].regs|dffe10|q~q ))))

	.dataa(\my_processor|dx1|DXB|dffe5|q~11_combout ),
	.datab(\my_regfile|gen_registers[2].regs|dffe10|q~q ),
	.datac(\my_regfile|gen_registers[3].regs|dffe10|q~q ),
	.datad(\my_processor|dx1|DXB|dffe5|q~9_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[10]~182_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[10]~182 .lut_mask = 16'hFA44;
defparam \my_processor|dx1|B_in[10]~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y25_N15
dffeas \my_regfile|gen_registers[11].regs|dffe10|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[10]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[11].regs|dffe10|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[11].regs|dffe10|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[11].regs|dffe10|q .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y21_N5
dffeas \my_regfile|gen_registers[9].regs|dffe10|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[10]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[9].regs|dffe10|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[9].regs|dffe10|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[9].regs|dffe10|q .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y25_N25
dffeas \my_regfile|gen_registers[8].regs|dffe10|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[10]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[8].regs|dffe10|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[8].regs|dffe10|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[8].regs|dffe10|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N4
cycloneive_lcell_comb \my_processor|dx1|B_in[10]~183 (
// Equation(s):
// \my_processor|dx1|B_in[10]~183_combout  = (\my_processor|ctrl_readRegB[1]~1_combout  & (\my_processor|ctrl_readRegB[0]~0_combout )) # (!\my_processor|ctrl_readRegB[1]~1_combout  & ((\my_processor|ctrl_readRegB[0]~0_combout  & 
// (\my_regfile|gen_registers[9].regs|dffe10|q~q )) # (!\my_processor|ctrl_readRegB[0]~0_combout  & ((\my_regfile|gen_registers[8].regs|dffe10|q~q )))))

	.dataa(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datac(\my_regfile|gen_registers[9].regs|dffe10|q~q ),
	.datad(\my_regfile|gen_registers[8].regs|dffe10|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[10]~183_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[10]~183 .lut_mask = 16'hD9C8;
defparam \my_processor|dx1|B_in[10]~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y21_N27
dffeas \my_regfile|gen_registers[10].regs|dffe10|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[10]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[10].regs|dffe10|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[10].regs|dffe10|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[10].regs|dffe10|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N26
cycloneive_lcell_comb \my_processor|dx1|B_in[10]~184 (
// Equation(s):
// \my_processor|dx1|B_in[10]~184_combout  = (\my_processor|dx1|B_in[10]~183_combout  & ((\my_regfile|gen_registers[11].regs|dffe10|q~q ) # ((!\my_processor|ctrl_readRegB[1]~1_combout )))) # (!\my_processor|dx1|B_in[10]~183_combout  & 
// (((\my_regfile|gen_registers[10].regs|dffe10|q~q  & \my_processor|ctrl_readRegB[1]~1_combout ))))

	.dataa(\my_regfile|gen_registers[11].regs|dffe10|q~q ),
	.datab(\my_processor|dx1|B_in[10]~183_combout ),
	.datac(\my_regfile|gen_registers[10].regs|dffe10|q~q ),
	.datad(\my_processor|ctrl_readRegB[1]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[10]~184_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[10]~184 .lut_mask = 16'hB8CC;
defparam \my_processor|dx1|B_in[10]~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N26
cycloneive_lcell_comb \my_processor|dx1|B_in[10]~185 (
// Equation(s):
// \my_processor|dx1|B_in[10]~185_combout  = (\my_processor|dx1|B_in[10]~182_combout  & (((\my_processor|dx1|B_in[10]~184_combout ) # (!\my_processor|dx1|DXB|dffe5|q~11_combout )))) # (!\my_processor|dx1|B_in[10]~182_combout  & 
// (\my_processor|dx1|B_in[10]~181_combout  & ((\my_processor|dx1|DXB|dffe5|q~11_combout ))))

	.dataa(\my_processor|dx1|B_in[10]~181_combout ),
	.datab(\my_processor|dx1|B_in[10]~182_combout ),
	.datac(\my_processor|dx1|B_in[10]~184_combout ),
	.datad(\my_processor|dx1|DXB|dffe5|q~11_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[10]~185_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[10]~185 .lut_mask = 16'hE2CC;
defparam \my_processor|dx1|B_in[10]~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N0
cycloneive_lcell_comb \my_processor|dx1|DXB|dffe10|q~0 (
// Equation(s):
// \my_processor|dx1|DXB|dffe10|q~0_combout  = (\my_processor|dx1|DXB|dffe5|q~12_combout  & (\my_processor|dx1|B_in[10]~187_combout )) # (!\my_processor|dx1|DXB|dffe5|q~12_combout  & ((\my_processor|dx1|B_in[10]~185_combout )))

	.dataa(\my_processor|dx1|B_in[10]~187_combout ),
	.datab(\my_processor|dx1|DXB|dffe5|q~12_combout ),
	.datac(gnd),
	.datad(\my_processor|dx1|B_in[10]~185_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|DXB|dffe10|q~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|DXB|dffe10|q~0 .lut_mask = 16'hBB88;
defparam \my_processor|dx1|DXB|dffe10|q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y31_N11
dffeas \my_regfile|gen_registers[18].regs|dffe10|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[10]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[18].regs|dffe10|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[18].regs|dffe10|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[18].regs|dffe10|q .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y31_N27
dffeas \my_regfile|gen_registers[22].regs|dffe10|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[10]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[22].regs|dffe10|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[22].regs|dffe10|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[22].regs|dffe10|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y31_N26
cycloneive_lcell_comb \my_processor|dx1|B_in[10]~188 (
// Equation(s):
// \my_processor|dx1|B_in[10]~188_combout  = (\my_processor|ctrl_readRegB[2]~2_combout  & (((\my_regfile|gen_registers[22].regs|dffe10|q~q ) # (\my_processor|ctrl_readRegB[3]~3_combout )))) # (!\my_processor|ctrl_readRegB[2]~2_combout  & 
// (\my_regfile|gen_registers[18].regs|dffe10|q~q  & ((!\my_processor|ctrl_readRegB[3]~3_combout ))))

	.dataa(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datab(\my_regfile|gen_registers[18].regs|dffe10|q~q ),
	.datac(\my_regfile|gen_registers[22].regs|dffe10|q~q ),
	.datad(\my_processor|ctrl_readRegB[3]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[10]~188_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[10]~188 .lut_mask = 16'hAAE4;
defparam \my_processor|dx1|B_in[10]~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y31_N21
dffeas \my_regfile|gen_registers[26].regs|dffe10|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[10]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[26].regs|dffe10|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[26].regs|dffe10|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[26].regs|dffe10|q .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y31_N17
dffeas \my_regfile|gen_registers[30].regs|dffe10|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[10]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[30].regs|dffe10|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[30].regs|dffe10|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[30].regs|dffe10|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y31_N16
cycloneive_lcell_comb \my_processor|dx1|B_in[10]~189 (
// Equation(s):
// \my_processor|dx1|B_in[10]~189_combout  = (\my_processor|dx1|B_in[10]~188_combout  & (((\my_regfile|gen_registers[30].regs|dffe10|q~q ) # (!\my_processor|ctrl_readRegB[3]~3_combout )))) # (!\my_processor|dx1|B_in[10]~188_combout  & 
// (\my_regfile|gen_registers[26].regs|dffe10|q~q  & ((\my_processor|ctrl_readRegB[3]~3_combout ))))

	.dataa(\my_processor|dx1|B_in[10]~188_combout ),
	.datab(\my_regfile|gen_registers[26].regs|dffe10|q~q ),
	.datac(\my_regfile|gen_registers[30].regs|dffe10|q~q ),
	.datad(\my_processor|ctrl_readRegB[3]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[10]~189_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[10]~189 .lut_mask = 16'hE4AA;
defparam \my_processor|dx1|B_in[10]~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y29_N19
dffeas \my_regfile|gen_registers[20].regs|dffe10|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[10]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[20].regs|dffe10|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[20].regs|dffe10|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[20].regs|dffe10|q .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y29_N25
dffeas \my_regfile|gen_registers[16].regs|dffe10|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[10]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[16].regs|dffe10|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[16].regs|dffe10|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[16].regs|dffe10|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y29_N18
cycloneive_lcell_comb \my_processor|dx1|B_in[10]~192 (
// Equation(s):
// \my_processor|dx1|B_in[10]~192_combout  = (\my_processor|ctrl_readRegB[3]~3_combout  & (\my_processor|ctrl_readRegB[2]~2_combout )) # (!\my_processor|ctrl_readRegB[3]~3_combout  & ((\my_processor|ctrl_readRegB[2]~2_combout  & 
// (\my_regfile|gen_registers[20].regs|dffe10|q~q )) # (!\my_processor|ctrl_readRegB[2]~2_combout  & ((\my_regfile|gen_registers[16].regs|dffe10|q~q )))))

	.dataa(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datab(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datac(\my_regfile|gen_registers[20].regs|dffe10|q~q ),
	.datad(\my_regfile|gen_registers[16].regs|dffe10|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[10]~192_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[10]~192 .lut_mask = 16'hD9C8;
defparam \my_processor|dx1|B_in[10]~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y29_N9
dffeas \my_regfile|gen_registers[24].regs|dffe10|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[10]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[24].regs|dffe10|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[24].regs|dffe10|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[24].regs|dffe10|q .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y29_N31
dffeas \my_regfile|gen_registers[28].regs|dffe10|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[10]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[28].regs|dffe10|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[28].regs|dffe10|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[28].regs|dffe10|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y29_N8
cycloneive_lcell_comb \my_processor|dx1|B_in[10]~193 (
// Equation(s):
// \my_processor|dx1|B_in[10]~193_combout  = (\my_processor|ctrl_readRegB[3]~3_combout  & ((\my_processor|dx1|B_in[10]~192_combout  & ((\my_regfile|gen_registers[28].regs|dffe10|q~q ))) # (!\my_processor|dx1|B_in[10]~192_combout  & 
// (\my_regfile|gen_registers[24].regs|dffe10|q~q )))) # (!\my_processor|ctrl_readRegB[3]~3_combout  & (\my_processor|dx1|B_in[10]~192_combout ))

	.dataa(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datab(\my_processor|dx1|B_in[10]~192_combout ),
	.datac(\my_regfile|gen_registers[24].regs|dffe10|q~q ),
	.datad(\my_regfile|gen_registers[28].regs|dffe10|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[10]~193_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[10]~193 .lut_mask = 16'hEC64;
defparam \my_processor|dx1|B_in[10]~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y32_N6
cycloneive_lcell_comb \my_regfile|gen_registers[21].regs|dffe10|q~feeder (
// Equation(s):
// \my_regfile|gen_registers[21].regs|dffe10|q~feeder_combout  = \my_processor|WM_bypass_data[10]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|WM_bypass_data[10]~21_combout ),
	.cin(gnd),
	.combout(\my_regfile|gen_registers[21].regs|dffe10|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|gen_registers[21].regs|dffe10|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|gen_registers[21].regs|dffe10|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y32_N7
dffeas \my_regfile|gen_registers[21].regs|dffe10|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|gen_registers[21].regs|dffe10|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|decoder_writeReg|and16~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[21].regs|dffe10|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[21].regs|dffe10|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[21].regs|dffe10|q .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y32_N27
dffeas \my_regfile|gen_registers[29].regs|dffe10|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[10]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[29].regs|dffe10|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[29].regs|dffe10|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[29].regs|dffe10|q .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y32_N13
dffeas \my_regfile|gen_registers[25].regs|dffe10|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[10]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[25].regs|dffe10|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[25].regs|dffe10|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[25].regs|dffe10|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y32_N12
cycloneive_lcell_comb \my_regfile|gen_registers[17].regs|dffe10|q~feeder (
// Equation(s):
// \my_regfile|gen_registers[17].regs|dffe10|q~feeder_combout  = \my_processor|WM_bypass_data[10]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|WM_bypass_data[10]~21_combout ),
	.cin(gnd),
	.combout(\my_regfile|gen_registers[17].regs|dffe10|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|gen_registers[17].regs|dffe10|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|gen_registers[17].regs|dffe10|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y32_N13
dffeas \my_regfile|gen_registers[17].regs|dffe10|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|gen_registers[17].regs|dffe10|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|decoder_writeReg|and16~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[17].regs|dffe10|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[17].regs|dffe10|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[17].regs|dffe10|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y32_N12
cycloneive_lcell_comb \my_processor|dx1|B_in[10]~190 (
// Equation(s):
// \my_processor|dx1|B_in[10]~190_combout  = (\my_processor|ctrl_readRegB[2]~2_combout  & (\my_processor|ctrl_readRegB[3]~3_combout )) # (!\my_processor|ctrl_readRegB[2]~2_combout  & ((\my_processor|ctrl_readRegB[3]~3_combout  & 
// (\my_regfile|gen_registers[25].regs|dffe10|q~q )) # (!\my_processor|ctrl_readRegB[3]~3_combout  & ((\my_regfile|gen_registers[17].regs|dffe10|q~q )))))

	.dataa(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datab(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datac(\my_regfile|gen_registers[25].regs|dffe10|q~q ),
	.datad(\my_regfile|gen_registers[17].regs|dffe10|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[10]~190_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[10]~190 .lut_mask = 16'hD9C8;
defparam \my_processor|dx1|B_in[10]~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y32_N26
cycloneive_lcell_comb \my_processor|dx1|B_in[10]~191 (
// Equation(s):
// \my_processor|dx1|B_in[10]~191_combout  = (\my_processor|ctrl_readRegB[2]~2_combout  & ((\my_processor|dx1|B_in[10]~190_combout  & ((\my_regfile|gen_registers[29].regs|dffe10|q~q ))) # (!\my_processor|dx1|B_in[10]~190_combout  & 
// (\my_regfile|gen_registers[21].regs|dffe10|q~q )))) # (!\my_processor|ctrl_readRegB[2]~2_combout  & (((\my_processor|dx1|B_in[10]~190_combout ))))

	.dataa(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datab(\my_regfile|gen_registers[21].regs|dffe10|q~q ),
	.datac(\my_regfile|gen_registers[29].regs|dffe10|q~q ),
	.datad(\my_processor|dx1|B_in[10]~190_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[10]~191_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[10]~191 .lut_mask = 16'hF588;
defparam \my_processor|dx1|B_in[10]~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y31_N22
cycloneive_lcell_comb \my_processor|dx1|B_in[10]~194 (
// Equation(s):
// \my_processor|dx1|B_in[10]~194_combout  = (\my_processor|ctrl_readRegB[0]~0_combout  & ((\my_processor|ctrl_readRegB[1]~1_combout ) # ((\my_processor|dx1|B_in[10]~191_combout )))) # (!\my_processor|ctrl_readRegB[0]~0_combout  & 
// (!\my_processor|ctrl_readRegB[1]~1_combout  & (\my_processor|dx1|B_in[10]~193_combout )))

	.dataa(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datac(\my_processor|dx1|B_in[10]~193_combout ),
	.datad(\my_processor|dx1|B_in[10]~191_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[10]~194_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[10]~194 .lut_mask = 16'hBA98;
defparam \my_processor|dx1|B_in[10]~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y28_N21
dffeas \my_regfile|gen_registers[23].regs|dffe10|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[10]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[23].regs|dffe10|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[23].regs|dffe10|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[23].regs|dffe10|q .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y28_N23
dffeas \my_regfile|gen_registers[31].regs|dffe10|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[10]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[31].regs|dffe10|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[31].regs|dffe10|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[31].regs|dffe10|q .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y27_N15
dffeas \my_regfile|gen_registers[27].regs|dffe10|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[10]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[27].regs|dffe10|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[27].regs|dffe10|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[27].regs|dffe10|q .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y27_N19
dffeas \my_regfile|gen_registers[19].regs|dffe10|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[10]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[19].regs|dffe10|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[19].regs|dffe10|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[19].regs|dffe10|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N14
cycloneive_lcell_comb \my_processor|dx1|B_in[10]~195 (
// Equation(s):
// \my_processor|dx1|B_in[10]~195_combout  = (\my_processor|ctrl_readRegB[2]~2_combout  & (\my_processor|ctrl_readRegB[3]~3_combout )) # (!\my_processor|ctrl_readRegB[2]~2_combout  & ((\my_processor|ctrl_readRegB[3]~3_combout  & 
// (\my_regfile|gen_registers[27].regs|dffe10|q~q )) # (!\my_processor|ctrl_readRegB[3]~3_combout  & ((\my_regfile|gen_registers[19].regs|dffe10|q~q )))))

	.dataa(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datab(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datac(\my_regfile|gen_registers[27].regs|dffe10|q~q ),
	.datad(\my_regfile|gen_registers[19].regs|dffe10|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[10]~195_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[10]~195 .lut_mask = 16'hD9C8;
defparam \my_processor|dx1|B_in[10]~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N22
cycloneive_lcell_comb \my_processor|dx1|B_in[10]~196 (
// Equation(s):
// \my_processor|dx1|B_in[10]~196_combout  = (\my_processor|ctrl_readRegB[2]~2_combout  & ((\my_processor|dx1|B_in[10]~195_combout  & ((\my_regfile|gen_registers[31].regs|dffe10|q~q ))) # (!\my_processor|dx1|B_in[10]~195_combout  & 
// (\my_regfile|gen_registers[23].regs|dffe10|q~q )))) # (!\my_processor|ctrl_readRegB[2]~2_combout  & (((\my_processor|dx1|B_in[10]~195_combout ))))

	.dataa(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datab(\my_regfile|gen_registers[23].regs|dffe10|q~q ),
	.datac(\my_regfile|gen_registers[31].regs|dffe10|q~q ),
	.datad(\my_processor|dx1|B_in[10]~195_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[10]~196_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[10]~196 .lut_mask = 16'hF588;
defparam \my_processor|dx1|B_in[10]~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y31_N20
cycloneive_lcell_comb \my_processor|dx1|B_in[10]~197 (
// Equation(s):
// \my_processor|dx1|B_in[10]~197_combout  = (\my_processor|ctrl_readRegB[1]~1_combout  & ((\my_processor|dx1|B_in[10]~194_combout  & ((\my_processor|dx1|B_in[10]~196_combout ))) # (!\my_processor|dx1|B_in[10]~194_combout  & 
// (\my_processor|dx1|B_in[10]~189_combout )))) # (!\my_processor|ctrl_readRegB[1]~1_combout  & (((\my_processor|dx1|B_in[10]~194_combout ))))

	.dataa(\my_processor|dx1|B_in[10]~189_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datac(\my_processor|dx1|B_in[10]~194_combout ),
	.datad(\my_processor|dx1|B_in[10]~196_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[10]~197_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[10]~197 .lut_mask = 16'hF838;
defparam \my_processor|dx1|B_in[10]~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N24
cycloneive_lcell_comb \my_processor|dx1|DXB|dffe5|q~10 (
// Equation(s):
// \my_processor|dx1|DXB|dffe5|q~10_combout  = ((!\my_processor|dx1|DXB|dffe5|q~11_combout  & (!\my_processor|ctrl_readRegB[4]~4_combout  & !\my_processor|ctrl_readRegB[1]~1_combout ))) # (!\my_processor|flush~2_combout )

	.dataa(\my_processor|dx1|DXB|dffe5|q~11_combout ),
	.datab(\my_processor|ctrl_readRegB[4]~4_combout ),
	.datac(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datad(\my_processor|flush~2_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|DXB|dffe5|q~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|DXB|dffe5|q~10 .lut_mask = 16'h01FF;
defparam \my_processor|dx1|DXB|dffe5|q~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y24_N1
dffeas \my_processor|dx1|DXB|dffe10|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|DXB|dffe10|q~0_combout ),
	.asdata(\my_processor|dx1|B_in[10]~197_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\my_processor|dx1|DXB|dffe5|q~10_combout ),
	.sload(\my_processor|ctrl_readRegB[4]~4_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXB|dffe10|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXB|dffe10|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXB|dffe10|q .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y24_N23
dffeas \my_processor|xm1|b|dffe10|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dx1|DXB|dffe10|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|b|dffe10|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|b|dffe10|q .is_wysiwyg = "true";
defparam \my_processor|xm1|b|dffe10|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N22
cycloneive_lcell_comb \my_processor|data[10]~10 (
// Equation(s):
// \my_processor|data[10]~10_combout  = (\my_processor|WM_bypass~3_combout  & ((\my_processor|WM_bypass_data[10]~21_combout ))) # (!\my_processor|WM_bypass~3_combout  & (\my_processor|xm1|b|dffe10|q~q ))

	.dataa(\my_processor|WM_bypass~3_combout ),
	.datab(gnd),
	.datac(\my_processor|xm1|b|dffe10|q~q ),
	.datad(\my_processor|WM_bypass_data[10]~21_combout ),
	.cin(gnd),
	.combout(\my_processor|data[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[10]~10 .lut_mask = 16'hFA50;
defparam \my_processor|data[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y30_N5
dffeas \my_processor|xm1|b|dffe11|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dx1|DXB|dffe11|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|b|dffe11|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|b|dffe11|q .is_wysiwyg = "true";
defparam \my_processor|xm1|b|dffe11|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y30_N4
cycloneive_lcell_comb \my_processor|data[11]~11 (
// Equation(s):
// \my_processor|data[11]~11_combout  = (\my_processor|WM_bypass~3_combout  & (\my_processor|WM_bypass_data[11]~23_combout )) # (!\my_processor|WM_bypass~3_combout  & ((\my_processor|xm1|b|dffe11|q~q )))

	.dataa(\my_processor|WM_bypass_data[11]~23_combout ),
	.datab(gnd),
	.datac(\my_processor|xm1|b|dffe11|q~q ),
	.datad(\my_processor|WM_bypass~3_combout ),
	.cin(gnd),
	.combout(\my_processor|data[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[11]~11 .lut_mask = 16'hAAF0;
defparam \my_processor|data[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y29_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(\my_processor|xm1|XMcontrol|dffe5|q~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[11]~11_combout ,\my_processor|data[10]~10_combout }),
	.portaaddr({\my_processor|xm1|XMoutput|dffe11|q~q ,\my_processor|xm1|XMoutput|dffe10|q~q ,\my_processor|xm1|XMoutput|dffe9|q~q ,\my_processor|xm1|XMoutput|dffe8|q~q ,\my_processor|xm1|XMoutput|dffe7|q~q ,\my_processor|xm1|XMoutput|dffe6|q~q ,
\my_processor|xm1|XMoutput|dffe5|q~q ,\my_processor|xm1|XMoutput|dffe4|q~q ,\my_processor|xm1|XMoutput|dffe3|q~q ,\my_processor|xm1|XMoutput|dffe2|q~q ,\my_processor|xm1|XMoutput|dffe1|q~q ,\my_processor|xm1|XMoutput|dffe0|q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .init_file = "notes.mif";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_7ih1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X32_Y30_N16
cycloneive_lcell_comb \my_processor|mw1|MWmem|dffe10|q~feeder (
// Equation(s):
// \my_processor|mw1|MWmem|dffe10|q~feeder_combout  = \my_dmem|altsyncram_component|auto_generated|q_a [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\my_processor|mw1|MWmem|dffe10|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mw1|MWmem|dffe10|q~feeder .lut_mask = 16'hFF00;
defparam \my_processor|mw1|MWmem|dffe10|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y30_N17
dffeas \my_processor|mw1|MWmem|dffe10|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|mw1|MWmem|dffe10|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MWmem|dffe10|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MWmem|dffe10|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MWmem|dffe10|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y30_N18
cycloneive_lcell_comb \my_processor|WM_bypass_data[10]~20 (
// Equation(s):
// \my_processor|WM_bypass_data[10]~20_combout  = (!\my_processor|mw1|MWctrl|dffe18|q~q  & ((\my_processor|mw1|MWctrl|dffe16|q~q  & ((\my_processor|mw1|MWmem|dffe10|q~q ))) # (!\my_processor|mw1|MWctrl|dffe16|q~q  & (\my_processor|mw1|MWout|dffe10|q~q ))))

	.dataa(\my_processor|mw1|MWctrl|dffe16|q~q ),
	.datab(\my_processor|mw1|MWctrl|dffe18|q~q ),
	.datac(\my_processor|mw1|MWout|dffe10|q~q ),
	.datad(\my_processor|mw1|MWmem|dffe10|q~q ),
	.cin(gnd),
	.combout(\my_processor|WM_bypass_data[10]~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|WM_bypass_data[10]~20 .lut_mask = 16'h3210;
defparam \my_processor|WM_bypass_data[10]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y30_N4
cycloneive_lcell_comb \my_processor|WM_bypass_data[10]~21 (
// Equation(s):
// \my_processor|WM_bypass_data[10]~21_combout  = (\my_processor|WM_bypass_data[10]~20_combout ) # ((\my_processor|mw1|MWctrl|dffe18|q~q  & \my_processor|mw1|MW_oldPC|dffe10|q~q ))

	.dataa(gnd),
	.datab(\my_processor|mw1|MWctrl|dffe18|q~q ),
	.datac(\my_processor|mw1|MW_oldPC|dffe10|q~q ),
	.datad(\my_processor|WM_bypass_data[10]~20_combout ),
	.cin(gnd),
	.combout(\my_processor|WM_bypass_data[10]~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|WM_bypass_data[10]~21 .lut_mask = 16'hFFC0;
defparam \my_processor|WM_bypass_data[10]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y25_N31
dffeas \my_regfile|gen_registers[13].regs|dffe10|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[10]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[13].regs|dffe10|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[13].regs|dffe10|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[13].regs|dffe10|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N0
cycloneive_lcell_comb \my_processor|alu_A[10]~436 (
// Equation(s):
// \my_processor|alu_A[10]~436_combout  = (\my_processor|FD_IR1|dffe17|q~q  & (((\my_processor|FD_IR1|dffe18|q~q )))) # (!\my_processor|FD_IR1|dffe17|q~q  & ((\my_processor|FD_IR1|dffe18|q~q  & (\my_regfile|gen_registers[14].regs|dffe10|q~q )) # 
// (!\my_processor|FD_IR1|dffe18|q~q  & ((\my_regfile|gen_registers[12].regs|dffe10|q~q )))))

	.dataa(\my_processor|FD_IR1|dffe17|q~q ),
	.datab(\my_regfile|gen_registers[14].regs|dffe10|q~q ),
	.datac(\my_regfile|gen_registers[12].regs|dffe10|q~q ),
	.datad(\my_processor|FD_IR1|dffe18|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[10]~436_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[10]~436 .lut_mask = 16'hEE50;
defparam \my_processor|alu_A[10]~436 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N10
cycloneive_lcell_comb \my_processor|alu_A[10]~437 (
// Equation(s):
// \my_processor|alu_A[10]~437_combout  = (\my_processor|FD_IR1|dffe17|q~q  & ((\my_processor|alu_A[10]~436_combout  & ((\my_regfile|gen_registers[15].regs|dffe10|q~q ))) # (!\my_processor|alu_A[10]~436_combout  & 
// (\my_regfile|gen_registers[13].regs|dffe10|q~q )))) # (!\my_processor|FD_IR1|dffe17|q~q  & (((\my_processor|alu_A[10]~436_combout ))))

	.dataa(\my_processor|FD_IR1|dffe17|q~q ),
	.datab(\my_regfile|gen_registers[13].regs|dffe10|q~q ),
	.datac(\my_regfile|gen_registers[15].regs|dffe10|q~q ),
	.datad(\my_processor|alu_A[10]~436_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[10]~437_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[10]~437 .lut_mask = 16'hF588;
defparam \my_processor|alu_A[10]~437 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N18
cycloneive_lcell_comb \my_processor|alu_A[10]~445 (
// Equation(s):
// \my_processor|alu_A[10]~445_combout  = (\my_processor|FD_IR1|dffe19|q~q  & (((\my_processor|FD_IR1|dffe20|q~q )))) # (!\my_processor|FD_IR1|dffe19|q~q  & ((\my_processor|FD_IR1|dffe20|q~q  & (\my_regfile|gen_registers[27].regs|dffe10|q~q )) # 
// (!\my_processor|FD_IR1|dffe20|q~q  & ((\my_regfile|gen_registers[19].regs|dffe10|q~q )))))

	.dataa(\my_regfile|gen_registers[27].regs|dffe10|q~q ),
	.datab(\my_processor|FD_IR1|dffe19|q~q ),
	.datac(\my_regfile|gen_registers[19].regs|dffe10|q~q ),
	.datad(\my_processor|FD_IR1|dffe20|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[10]~445_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[10]~445 .lut_mask = 16'hEE30;
defparam \my_processor|alu_A[10]~445 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N20
cycloneive_lcell_comb \my_processor|alu_A[10]~446 (
// Equation(s):
// \my_processor|alu_A[10]~446_combout  = (\my_processor|FD_IR1|dffe19|q~q  & ((\my_processor|alu_A[10]~445_combout  & (\my_regfile|gen_registers[31].regs|dffe10|q~q )) # (!\my_processor|alu_A[10]~445_combout  & 
// ((\my_regfile|gen_registers[23].regs|dffe10|q~q ))))) # (!\my_processor|FD_IR1|dffe19|q~q  & (((\my_processor|alu_A[10]~445_combout ))))

	.dataa(\my_regfile|gen_registers[31].regs|dffe10|q~q ),
	.datab(\my_processor|FD_IR1|dffe19|q~q ),
	.datac(\my_regfile|gen_registers[23].regs|dffe10|q~q ),
	.datad(\my_processor|alu_A[10]~445_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[10]~446_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[10]~446 .lut_mask = 16'hBBC0;
defparam \my_processor|alu_A[10]~446 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y31_N10
cycloneive_lcell_comb \my_processor|alu_A[10]~438 (
// Equation(s):
// \my_processor|alu_A[10]~438_combout  = (\my_processor|FD_IR1|dffe19|q~q  & ((\my_regfile|gen_registers[22].regs|dffe10|q~q ) # ((\my_processor|FD_IR1|dffe20|q~q )))) # (!\my_processor|FD_IR1|dffe19|q~q  & (((\my_regfile|gen_registers[18].regs|dffe10|q~q  
// & !\my_processor|FD_IR1|dffe20|q~q ))))

	.dataa(\my_regfile|gen_registers[22].regs|dffe10|q~q ),
	.datab(\my_processor|FD_IR1|dffe19|q~q ),
	.datac(\my_regfile|gen_registers[18].regs|dffe10|q~q ),
	.datad(\my_processor|FD_IR1|dffe20|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[10]~438_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[10]~438 .lut_mask = 16'hCCB8;
defparam \my_processor|alu_A[10]~438 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y31_N20
cycloneive_lcell_comb \my_processor|alu_A[10]~439 (
// Equation(s):
// \my_processor|alu_A[10]~439_combout  = (\my_processor|FD_IR1|dffe20|q~q  & ((\my_processor|alu_A[10]~438_combout  & (\my_regfile|gen_registers[30].regs|dffe10|q~q )) # (!\my_processor|alu_A[10]~438_combout  & 
// ((\my_regfile|gen_registers[26].regs|dffe10|q~q ))))) # (!\my_processor|FD_IR1|dffe20|q~q  & (((\my_processor|alu_A[10]~438_combout ))))

	.dataa(\my_regfile|gen_registers[30].regs|dffe10|q~q ),
	.datab(\my_processor|FD_IR1|dffe20|q~q ),
	.datac(\my_regfile|gen_registers[26].regs|dffe10|q~q ),
	.datad(\my_processor|alu_A[10]~438_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[10]~439_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[10]~439 .lut_mask = 16'hBBC0;
defparam \my_processor|alu_A[10]~439 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y32_N14
cycloneive_lcell_comb \my_processor|alu_A[10]~440 (
// Equation(s):
// \my_processor|alu_A[10]~440_combout  = (\my_processor|FD_IR1|dffe19|q~q  & (((\my_processor|FD_IR1|dffe20|q~q )))) # (!\my_processor|FD_IR1|dffe19|q~q  & ((\my_processor|FD_IR1|dffe20|q~q  & ((\my_regfile|gen_registers[25].regs|dffe10|q~q ))) # 
// (!\my_processor|FD_IR1|dffe20|q~q  & (\my_regfile|gen_registers[17].regs|dffe10|q~q ))))

	.dataa(\my_regfile|gen_registers[17].regs|dffe10|q~q ),
	.datab(\my_regfile|gen_registers[25].regs|dffe10|q~q ),
	.datac(\my_processor|FD_IR1|dffe19|q~q ),
	.datad(\my_processor|FD_IR1|dffe20|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[10]~440_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[10]~440 .lut_mask = 16'hFC0A;
defparam \my_processor|alu_A[10]~440 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y32_N8
cycloneive_lcell_comb \my_processor|alu_A[10]~441 (
// Equation(s):
// \my_processor|alu_A[10]~441_combout  = (\my_processor|FD_IR1|dffe19|q~q  & ((\my_processor|alu_A[10]~440_combout  & (\my_regfile|gen_registers[29].regs|dffe10|q~q )) # (!\my_processor|alu_A[10]~440_combout  & 
// ((\my_regfile|gen_registers[21].regs|dffe10|q~q ))))) # (!\my_processor|FD_IR1|dffe19|q~q  & (((\my_processor|alu_A[10]~440_combout ))))

	.dataa(\my_regfile|gen_registers[29].regs|dffe10|q~q ),
	.datab(\my_regfile|gen_registers[21].regs|dffe10|q~q ),
	.datac(\my_processor|FD_IR1|dffe19|q~q ),
	.datad(\my_processor|alu_A[10]~440_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[10]~441_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[10]~441 .lut_mask = 16'hAFC0;
defparam \my_processor|alu_A[10]~441 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y29_N24
cycloneive_lcell_comb \my_processor|alu_A[10]~442 (
// Equation(s):
// \my_processor|alu_A[10]~442_combout  = (\my_processor|FD_IR1|dffe20|q~q  & (((\my_processor|FD_IR1|dffe19|q~q )))) # (!\my_processor|FD_IR1|dffe20|q~q  & ((\my_processor|FD_IR1|dffe19|q~q  & (\my_regfile|gen_registers[20].regs|dffe10|q~q )) # 
// (!\my_processor|FD_IR1|dffe19|q~q  & ((\my_regfile|gen_registers[16].regs|dffe10|q~q )))))

	.dataa(\my_processor|FD_IR1|dffe20|q~q ),
	.datab(\my_regfile|gen_registers[20].regs|dffe10|q~q ),
	.datac(\my_regfile|gen_registers[16].regs|dffe10|q~q ),
	.datad(\my_processor|FD_IR1|dffe19|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[10]~442_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[10]~442 .lut_mask = 16'hEE50;
defparam \my_processor|alu_A[10]~442 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y29_N30
cycloneive_lcell_comb \my_processor|alu_A[10]~443 (
// Equation(s):
// \my_processor|alu_A[10]~443_combout  = (\my_processor|FD_IR1|dffe20|q~q  & ((\my_processor|alu_A[10]~442_combout  & ((\my_regfile|gen_registers[28].regs|dffe10|q~q ))) # (!\my_processor|alu_A[10]~442_combout  & 
// (\my_regfile|gen_registers[24].regs|dffe10|q~q )))) # (!\my_processor|FD_IR1|dffe20|q~q  & (((\my_processor|alu_A[10]~442_combout ))))

	.dataa(\my_processor|FD_IR1|dffe20|q~q ),
	.datab(\my_regfile|gen_registers[24].regs|dffe10|q~q ),
	.datac(\my_regfile|gen_registers[28].regs|dffe10|q~q ),
	.datad(\my_processor|alu_A[10]~442_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[10]~443_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[10]~443 .lut_mask = 16'hF588;
defparam \my_processor|alu_A[10]~443 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N2
cycloneive_lcell_comb \my_processor|alu_A[10]~444 (
// Equation(s):
// \my_processor|alu_A[10]~444_combout  = (\my_processor|FD_IR1|dffe18|q~q  & (\my_processor|FD_IR1|dffe17|q~q )) # (!\my_processor|FD_IR1|dffe18|q~q  & ((\my_processor|FD_IR1|dffe17|q~q  & (\my_processor|alu_A[10]~441_combout )) # 
// (!\my_processor|FD_IR1|dffe17|q~q  & ((\my_processor|alu_A[10]~443_combout )))))

	.dataa(\my_processor|FD_IR1|dffe18|q~q ),
	.datab(\my_processor|FD_IR1|dffe17|q~q ),
	.datac(\my_processor|alu_A[10]~441_combout ),
	.datad(\my_processor|alu_A[10]~443_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[10]~444_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[10]~444 .lut_mask = 16'hD9C8;
defparam \my_processor|alu_A[10]~444 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N0
cycloneive_lcell_comb \my_processor|alu_A[10]~447 (
// Equation(s):
// \my_processor|alu_A[10]~447_combout  = (\my_processor|FD_IR1|dffe18|q~q  & ((\my_processor|alu_A[10]~444_combout  & (\my_processor|alu_A[10]~446_combout )) # (!\my_processor|alu_A[10]~444_combout  & ((\my_processor|alu_A[10]~439_combout ))))) # 
// (!\my_processor|FD_IR1|dffe18|q~q  & (((\my_processor|alu_A[10]~444_combout ))))

	.dataa(\my_processor|FD_IR1|dffe18|q~q ),
	.datab(\my_processor|alu_A[10]~446_combout ),
	.datac(\my_processor|alu_A[10]~439_combout ),
	.datad(\my_processor|alu_A[10]~444_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[10]~447_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[10]~447 .lut_mask = 16'hDDA0;
defparam \my_processor|alu_A[10]~447 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N6
cycloneive_lcell_comb \my_processor|alu_A[10]~448 (
// Equation(s):
// \my_processor|alu_A[10]~448_combout  = (\my_processor|alu_A[0]~26_combout  & (((\my_processor|alu_A[29]~27_combout )))) # (!\my_processor|alu_A[0]~26_combout  & ((\my_processor|alu_A[29]~27_combout  & (\my_processor|WM_bypass_data[10]~21_combout )) # 
// (!\my_processor|alu_A[29]~27_combout  & ((\my_processor|alu_A[10]~447_combout )))))

	.dataa(\my_processor|alu_A[0]~26_combout ),
	.datab(\my_processor|WM_bypass_data[10]~21_combout ),
	.datac(\my_processor|alu_A[29]~27_combout ),
	.datad(\my_processor|alu_A[10]~447_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[10]~448_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[10]~448 .lut_mask = 16'hE5E0;
defparam \my_processor|alu_A[10]~448 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N24
cycloneive_lcell_comb \my_processor|alu_A[10]~433 (
// Equation(s):
// \my_processor|alu_A[10]~433_combout  = (\my_processor|FD_IR1|dffe18|q~q  & (\my_processor|FD_IR1|dffe17|q~q )) # (!\my_processor|FD_IR1|dffe18|q~q  & ((\my_processor|FD_IR1|dffe17|q~q  & ((\my_regfile|gen_registers[9].regs|dffe10|q~q ))) # 
// (!\my_processor|FD_IR1|dffe17|q~q  & (\my_regfile|gen_registers[8].regs|dffe10|q~q ))))

	.dataa(\my_processor|FD_IR1|dffe18|q~q ),
	.datab(\my_processor|FD_IR1|dffe17|q~q ),
	.datac(\my_regfile|gen_registers[8].regs|dffe10|q~q ),
	.datad(\my_regfile|gen_registers[9].regs|dffe10|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[10]~433_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[10]~433 .lut_mask = 16'hDC98;
defparam \my_processor|alu_A[10]~433 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N14
cycloneive_lcell_comb \my_processor|alu_A[10]~434 (
// Equation(s):
// \my_processor|alu_A[10]~434_combout  = (\my_processor|FD_IR1|dffe18|q~q  & ((\my_processor|alu_A[10]~433_combout  & ((\my_regfile|gen_registers[11].regs|dffe10|q~q ))) # (!\my_processor|alu_A[10]~433_combout  & 
// (\my_regfile|gen_registers[10].regs|dffe10|q~q )))) # (!\my_processor|FD_IR1|dffe18|q~q  & (((\my_processor|alu_A[10]~433_combout ))))

	.dataa(\my_regfile|gen_registers[10].regs|dffe10|q~q ),
	.datab(\my_processor|FD_IR1|dffe18|q~q ),
	.datac(\my_regfile|gen_registers[11].regs|dffe10|q~q ),
	.datad(\my_processor|alu_A[10]~433_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[10]~434_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[10]~434 .lut_mask = 16'hF388;
defparam \my_processor|alu_A[10]~434 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N12
cycloneive_lcell_comb \my_processor|alu_A[10]~430 (
// Equation(s):
// \my_processor|alu_A[10]~430_combout  = (\my_processor|FD_IR1|dffe18|q~q  & ((\my_regfile|gen_registers[6].regs|dffe10|q~q ) # ((\my_processor|FD_IR1|dffe17|q~q )))) # (!\my_processor|FD_IR1|dffe18|q~q  & (((\my_regfile|gen_registers[4].regs|dffe10|q~q  & 
// !\my_processor|FD_IR1|dffe17|q~q ))))

	.dataa(\my_processor|FD_IR1|dffe18|q~q ),
	.datab(\my_regfile|gen_registers[6].regs|dffe10|q~q ),
	.datac(\my_regfile|gen_registers[4].regs|dffe10|q~q ),
	.datad(\my_processor|FD_IR1|dffe17|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[10]~430_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[10]~430 .lut_mask = 16'hAAD8;
defparam \my_processor|alu_A[10]~430 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N14
cycloneive_lcell_comb \my_processor|alu_A[10]~431 (
// Equation(s):
// \my_processor|alu_A[10]~431_combout  = (\my_processor|FD_IR1|dffe17|q~q  & ((\my_processor|alu_A[10]~430_combout  & ((\my_regfile|gen_registers[7].regs|dffe10|q~q ))) # (!\my_processor|alu_A[10]~430_combout  & (\my_regfile|gen_registers[5].regs|dffe10|q~q 
// )))) # (!\my_processor|FD_IR1|dffe17|q~q  & (((\my_processor|alu_A[10]~430_combout ))))

	.dataa(\my_processor|FD_IR1|dffe17|q~q ),
	.datab(\my_regfile|gen_registers[5].regs|dffe10|q~q ),
	.datac(\my_regfile|gen_registers[7].regs|dffe10|q~q ),
	.datad(\my_processor|alu_A[10]~430_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[10]~431_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[10]~431 .lut_mask = 16'hF588;
defparam \my_processor|alu_A[10]~431 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N6
cycloneive_lcell_comb \my_processor|alu_A[10]~432 (
// Equation(s):
// \my_processor|alu_A[10]~432_combout  = (\my_processor|alu_A[29]~7_combout  & ((\my_processor|alu_A[29]~6_combout ) # ((\my_regfile|gen_registers[3].regs|dffe10|q~q )))) # (!\my_processor|alu_A[29]~7_combout  & (!\my_processor|alu_A[29]~6_combout  & 
// (\my_regfile|gen_registers[2].regs|dffe10|q~q )))

	.dataa(\my_processor|alu_A[29]~7_combout ),
	.datab(\my_processor|alu_A[29]~6_combout ),
	.datac(\my_regfile|gen_registers[2].regs|dffe10|q~q ),
	.datad(\my_regfile|gen_registers[3].regs|dffe10|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[10]~432_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[10]~432 .lut_mask = 16'hBA98;
defparam \my_processor|alu_A[10]~432 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N16
cycloneive_lcell_comb \my_processor|alu_A[10]~435 (
// Equation(s):
// \my_processor|alu_A[10]~435_combout  = (\my_processor|alu_A[29]~6_combout  & ((\my_processor|alu_A[10]~432_combout  & (\my_processor|alu_A[10]~434_combout )) # (!\my_processor|alu_A[10]~432_combout  & ((\my_processor|alu_A[10]~431_combout ))))) # 
// (!\my_processor|alu_A[29]~6_combout  & (((\my_processor|alu_A[10]~432_combout ))))

	.dataa(\my_processor|alu_A[29]~6_combout ),
	.datab(\my_processor|alu_A[10]~434_combout ),
	.datac(\my_processor|alu_A[10]~431_combout ),
	.datad(\my_processor|alu_A[10]~432_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[10]~435_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[10]~435 .lut_mask = 16'hDDA0;
defparam \my_processor|alu_A[10]~435 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N6
cycloneive_lcell_comb \my_processor|alu_A[10]~449 (
// Equation(s):
// \my_processor|alu_A[10]~449_combout  = (\my_processor|alu_A[29]~15_combout  & ((\my_processor|alu_A[10]~448_combout  & (\my_processor|alu_A[10]~437_combout )) # (!\my_processor|alu_A[10]~448_combout  & ((\my_processor|alu_A[10]~435_combout ))))) # 
// (!\my_processor|alu_A[29]~15_combout  & (((\my_processor|alu_A[10]~448_combout ))))

	.dataa(\my_processor|alu_A[29]~15_combout ),
	.datab(\my_processor|alu_A[10]~437_combout ),
	.datac(\my_processor|alu_A[10]~448_combout ),
	.datad(\my_processor|alu_A[10]~435_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[10]~449_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[10]~449 .lut_mask = 16'hDAD0;
defparam \my_processor|alu_A[10]~449 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N4
cycloneive_lcell_comb \my_processor|alu_A[10]~450 (
// Equation(s):
// \my_processor|alu_A[10]~450_combout  = (\my_processor|A_bypass_MX_sel~3_combout  & (\my_processor|xm1|XMoutput|dffe10|q~q )) # (!\my_processor|A_bypass_MX_sel~3_combout  & ((\my_processor|alu_A[10]~449_combout )))

	.dataa(\my_processor|xm1|XMoutput|dffe10|q~q ),
	.datab(gnd),
	.datac(\my_processor|A_bypass_MX_sel~3_combout ),
	.datad(\my_processor|alu_A[10]~449_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[10]~450_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[10]~450 .lut_mask = 16'hAFA0;
defparam \my_processor|alu_A[10]~450 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N14
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_four_shifted[22]~15 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_four_shifted[22]~15_combout  = (\my_processor|dx1|DXIR|dffe10|q~q  & (!\my_processor|dx1|DXIR|dffe11|q~q  & ((\my_processor|alu_A[10]~450_combout )))) # (!\my_processor|dx1|DXIR|dffe10|q~q  & 
// (((\my_processor|aluer|shift_logical_left|mux_four_shifted[30]~12_combout ))))

	.dataa(\my_processor|dx1|DXIR|dffe11|q~q ),
	.datab(\my_processor|dx1|DXIR|dffe10|q~q ),
	.datac(\my_processor|aluer|shift_logical_left|mux_four_shifted[30]~12_combout ),
	.datad(\my_processor|alu_A[10]~450_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_four_shifted[22]~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_four_shifted[22]~15 .lut_mask = 16'h7430;
defparam \my_processor|aluer|shift_logical_left|mux_four_shifted[22]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y33_N0
cycloneive_lcell_comb \my_processor|PC_in_FD[20]~20 (
// Equation(s):
// \my_processor|PC_in_FD[20]~20_combout  = (\my_processor|flush~1_combout  & (\my_processor|flush~0_combout  & \my_processor|PC|dffe20|q~q ))

	.dataa(\my_processor|flush~1_combout ),
	.datab(gnd),
	.datac(\my_processor|flush~0_combout ),
	.datad(\my_processor|PC|dffe20|q~q ),
	.cin(gnd),
	.combout(\my_processor|PC_in_FD[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_in_FD[20]~20 .lut_mask = 16'hA000;
defparam \my_processor|PC_in_FD[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y33_N1
dffeas \my_processor|PC_FD1|dffe20|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|PC_in_FD[20]~20_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|PC_FD1|dffe20|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|PC_FD1|dffe20|q .is_wysiwyg = "true";
defparam \my_processor|PC_FD1|dffe20|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y33_N26
cycloneive_lcell_comb \my_processor|dx1|PC_in[20]~20 (
// Equation(s):
// \my_processor|dx1|PC_in[20]~20_combout  = (\my_processor|flush~1_combout  & (\my_processor|PC_FD1|dffe20|q~q  & \my_processor|flush~0_combout ))

	.dataa(gnd),
	.datab(\my_processor|flush~1_combout ),
	.datac(\my_processor|PC_FD1|dffe20|q~q ),
	.datad(\my_processor|flush~0_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|PC_in[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|PC_in[20]~20 .lut_mask = 16'hC000;
defparam \my_processor|dx1|PC_in[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y33_N27
dffeas \my_processor|dx1|FDPC|dffe20|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|PC_in[20]~20_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|FDPC|dffe20|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|FDPC|dffe20|q .is_wysiwyg = "true";
defparam \my_processor|dx1|FDPC|dffe20|q .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y33_N31
dffeas \my_processor|xm1|xmoldp|dffe20|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dx1|FDPC|dffe20|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|xmoldp|dffe20|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|xmoldp|dffe20|q .is_wysiwyg = "true";
defparam \my_processor|xm1|xmoldp|dffe20|q .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y32_N25
dffeas \my_processor|mw1|MW_oldPC|dffe20|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|xm1|xmoldp|dffe20|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MW_oldPC|dffe20|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MW_oldPC|dffe20|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MW_oldPC|dffe20|q .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y24_N31
dffeas \my_processor|xm1|b|dffe20|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dx1|DXB|dffe20|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|b|dffe20|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|b|dffe20|q .is_wysiwyg = "true";
defparam \my_processor|xm1|b|dffe20|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N30
cycloneive_lcell_comb \my_processor|data[20]~20 (
// Equation(s):
// \my_processor|data[20]~20_combout  = (\my_processor|WM_bypass~3_combout  & ((\my_processor|WM_bypass_data[20]~41_combout ))) # (!\my_processor|WM_bypass~3_combout  & (\my_processor|xm1|b|dffe20|q~q ))

	.dataa(\my_processor|WM_bypass~3_combout ),
	.datab(gnd),
	.datac(\my_processor|xm1|b|dffe20|q~q ),
	.datad(\my_processor|WM_bypass_data[20]~41_combout ),
	.cin(gnd),
	.combout(\my_processor|data[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[20]~20 .lut_mask = 16'hFA50;
defparam \my_processor|data[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y33_N10
cycloneive_lcell_comb \my_processor|PCadder|eba_2|xor_sum5 (
// Equation(s):
// \my_processor|PCadder|eba_2|xor_sum5~combout  = \my_processor|PC|dffe21|q~q  $ (((\my_processor|PC|dffe20|q~q  & \my_processor|PCadder|eba_2|andc3~combout )))

	.dataa(\my_processor|PC|dffe20|q~q ),
	.datab(\my_processor|PC|dffe21|q~q ),
	.datac(gnd),
	.datad(\my_processor|PCadder|eba_2|andc3~combout ),
	.cin(gnd),
	.combout(\my_processor|PCadder|eba_2|xor_sum5~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder|eba_2|xor_sum5 .lut_mask = 16'h66CC;
defparam \my_processor|PCadder|eba_2|xor_sum5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y33_N10
cycloneive_lcell_comb \my_processor|PC_in_FD[19]~19 (
// Equation(s):
// \my_processor|PC_in_FD[19]~19_combout  = (\my_processor|flush~1_combout  & (\my_processor|flush~0_combout  & \my_processor|PC|dffe19|q~q ))

	.dataa(\my_processor|flush~1_combout ),
	.datab(gnd),
	.datac(\my_processor|flush~0_combout ),
	.datad(\my_processor|PC|dffe19|q~q ),
	.cin(gnd),
	.combout(\my_processor|PC_in_FD[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_in_FD[19]~19 .lut_mask = 16'hA000;
defparam \my_processor|PC_in_FD[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y33_N11
dffeas \my_processor|PC_FD1|dffe19|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|PC_in_FD[19]~19_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|PC_FD1|dffe19|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|PC_FD1|dffe19|q .is_wysiwyg = "true";
defparam \my_processor|PC_FD1|dffe19|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y33_N2
cycloneive_lcell_comb \my_processor|dx1|PC_in[19]~19 (
// Equation(s):
// \my_processor|dx1|PC_in[19]~19_combout  = (\my_processor|flush~1_combout  & (\my_processor|flush~0_combout  & \my_processor|PC_FD1|dffe19|q~q ))

	.dataa(\my_processor|flush~1_combout ),
	.datab(gnd),
	.datac(\my_processor|flush~0_combout ),
	.datad(\my_processor|PC_FD1|dffe19|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|PC_in[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|PC_in[19]~19 .lut_mask = 16'hA000;
defparam \my_processor|dx1|PC_in[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y33_N3
dffeas \my_processor|dx1|FDPC|dffe19|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|PC_in[19]~19_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|FDPC|dffe19|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|FDPC|dffe19|q .is_wysiwyg = "true";
defparam \my_processor|dx1|FDPC|dffe19|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N16
cycloneive_lcell_comb \my_processor|PCadder_branch|eba_2|orc1~0 (
// Equation(s):
// \my_processor|PCadder_branch|eba_2|orc1~0_combout  = (\my_processor|dx1|FDPC|dffe16|q~q  & ((\my_processor|dx1|DXIR|dffe16|q~q ) # ((\my_processor|dx1|FDPC|dffe17|q~q  & \my_processor|PCadder_branch|eba_1|orc7~0_combout )))) # 
// (!\my_processor|dx1|FDPC|dffe16|q~q  & (\my_processor|dx1|DXIR|dffe16|q~q  & ((\my_processor|dx1|FDPC|dffe17|q~q ) # (\my_processor|PCadder_branch|eba_1|orc7~0_combout ))))

	.dataa(\my_processor|dx1|FDPC|dffe16|q~q ),
	.datab(\my_processor|dx1|DXIR|dffe16|q~q ),
	.datac(\my_processor|dx1|FDPC|dffe17|q~q ),
	.datad(\my_processor|PCadder_branch|eba_1|orc7~0_combout ),
	.cin(gnd),
	.combout(\my_processor|PCadder_branch|eba_2|orc1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder_branch|eba_2|orc1~0 .lut_mask = 16'hECC8;
defparam \my_processor|PCadder_branch|eba_2|orc1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N28
cycloneive_lcell_comb \my_processor|PCadder_branch|eba_2|orc3~0 (
// Equation(s):
// \my_processor|PCadder_branch|eba_2|orc3~0_combout  = (\my_processor|dx1|FDPC|dffe18|q~q  & ((\my_processor|dx1|DXIR|dffe16|q~q ) # ((\my_processor|dx1|FDPC|dffe19|q~q  & \my_processor|PCadder_branch|eba_2|orc1~0_combout )))) # 
// (!\my_processor|dx1|FDPC|dffe18|q~q  & (\my_processor|dx1|DXIR|dffe16|q~q  & ((\my_processor|dx1|FDPC|dffe19|q~q ) # (\my_processor|PCadder_branch|eba_2|orc1~0_combout ))))

	.dataa(\my_processor|dx1|FDPC|dffe18|q~q ),
	.datab(\my_processor|dx1|DXIR|dffe16|q~q ),
	.datac(\my_processor|dx1|FDPC|dffe19|q~q ),
	.datad(\my_processor|PCadder_branch|eba_2|orc1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|PCadder_branch|eba_2|orc3~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder_branch|eba_2|orc3~0 .lut_mask = 16'hECC8;
defparam \my_processor|PCadder_branch|eba_2|orc3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y33_N22
cycloneive_lcell_comb \my_processor|PCadder_branch|eba_2|xor_sum5 (
// Equation(s):
// \my_processor|PCadder_branch|eba_2|xor_sum5~combout  = \my_processor|dx1|FDPC|dffe21|q~q  $ (((\my_processor|dx1|FDPC|dffe20|q~q  & (!\my_processor|dx1|DXIR|dffe16|q~q  & \my_processor|PCadder_branch|eba_2|orc3~0_combout )) # 
// (!\my_processor|dx1|FDPC|dffe20|q~q  & (\my_processor|dx1|DXIR|dffe16|q~q  & !\my_processor|PCadder_branch|eba_2|orc3~0_combout ))))

	.dataa(\my_processor|dx1|FDPC|dffe20|q~q ),
	.datab(\my_processor|dx1|DXIR|dffe16|q~q ),
	.datac(\my_processor|PCadder_branch|eba_2|orc3~0_combout ),
	.datad(\my_processor|dx1|FDPC|dffe21|q~q ),
	.cin(gnd),
	.combout(\my_processor|PCadder_branch|eba_2|xor_sum5~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder_branch|eba_2|xor_sum5 .lut_mask = 16'hDB24;
defparam \my_processor|PCadder_branch|eba_2|xor_sum5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y33_N24
cycloneive_lcell_comb \my_processor|PC_calculated[21]~82 (
// Equation(s):
// \my_processor|PC_calculated[21]~82_combout  = (\my_processor|flush~1_combout  & (((\my_processor|PC|dffe26|q~0_combout )))) # (!\my_processor|flush~1_combout  & ((\my_processor|PC|dffe26|q~0_combout  & (\my_processor|dx1|DXB|dffe21|q~q )) # 
// (!\my_processor|PC|dffe26|q~0_combout  & ((\my_processor|dx1|DXIR|dffe21|q~q )))))

	.dataa(\my_processor|dx1|DXB|dffe21|q~q ),
	.datab(\my_processor|flush~1_combout ),
	.datac(\my_processor|PC|dffe26|q~0_combout ),
	.datad(\my_processor|dx1|DXIR|dffe21|q~q ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[21]~82_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[21]~82 .lut_mask = 16'hE3E0;
defparam \my_processor|PC_calculated[21]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y33_N2
cycloneive_lcell_comb \my_processor|PC_calculated[21]~83 (
// Equation(s):
// \my_processor|PC_calculated[21]~83_combout  = (\my_processor|flush~1_combout  & ((\my_processor|PC_calculated[21]~82_combout  & ((\my_processor|PCadder_branch|eba_2|xor_sum5~combout ))) # (!\my_processor|PC_calculated[21]~82_combout  & 
// (\my_processor|dx1|FDPC|dffe21|q~q )))) # (!\my_processor|flush~1_combout  & (((\my_processor|PC_calculated[21]~82_combout ))))

	.dataa(\my_processor|dx1|FDPC|dffe21|q~q ),
	.datab(\my_processor|flush~1_combout ),
	.datac(\my_processor|PCadder_branch|eba_2|xor_sum5~combout ),
	.datad(\my_processor|PC_calculated[21]~82_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[21]~83_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[21]~83 .lut_mask = 16'hF388;
defparam \my_processor|PC_calculated[21]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y33_N18
cycloneive_lcell_comb \my_processor|PC_calculated[21]~128 (
// Equation(s):
// \my_processor|PC_calculated[21]~128_combout  = (\my_processor|flush~1_combout  & ((\my_processor|flush~0_combout  & (\my_processor|PCadder|eba_2|xor_sum5~combout )) # (!\my_processor|flush~0_combout  & ((\my_processor|PC_calculated[21]~83_combout ))))) # 
// (!\my_processor|flush~1_combout  & (((\my_processor|PC_calculated[21]~83_combout ))))

	.dataa(\my_processor|PCadder|eba_2|xor_sum5~combout ),
	.datab(\my_processor|flush~1_combout ),
	.datac(\my_processor|flush~0_combout ),
	.datad(\my_processor|PC_calculated[21]~83_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[21]~128_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[21]~128 .lut_mask = 16'hBF80;
defparam \my_processor|PC_calculated[21]~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y33_N19
dffeas \my_processor|PC|dffe21|q (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\my_processor|PC_calculated[21]~128_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|PC|dffe21|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|PC|dffe21|q .is_wysiwyg = "true";
defparam \my_processor|PC|dffe21|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y33_N0
cycloneive_lcell_comb \my_processor|PC_in_FD[21]~21 (
// Equation(s):
// \my_processor|PC_in_FD[21]~21_combout  = (\my_processor|flush~1_combout  & (\my_processor|PC|dffe21|q~q  & \my_processor|flush~0_combout ))

	.dataa(\my_processor|flush~1_combout ),
	.datab(\my_processor|PC|dffe21|q~q ),
	.datac(gnd),
	.datad(\my_processor|flush~0_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_in_FD[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_in_FD[21]~21 .lut_mask = 16'h8800;
defparam \my_processor|PC_in_FD[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y33_N1
dffeas \my_processor|PC_FD1|dffe21|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|PC_in_FD[21]~21_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|PC_FD1|dffe21|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|PC_FD1|dffe21|q .is_wysiwyg = "true";
defparam \my_processor|PC_FD1|dffe21|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y33_N26
cycloneive_lcell_comb \my_processor|dx1|PC_in[21]~21 (
// Equation(s):
// \my_processor|dx1|PC_in[21]~21_combout  = (\my_processor|flush~1_combout  & (\my_processor|PC_FD1|dffe21|q~q  & \my_processor|flush~0_combout ))

	.dataa(\my_processor|flush~1_combout ),
	.datab(\my_processor|PC_FD1|dffe21|q~q ),
	.datac(gnd),
	.datad(\my_processor|flush~0_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|PC_in[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|PC_in[21]~21 .lut_mask = 16'h8800;
defparam \my_processor|dx1|PC_in[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y33_N15
dffeas \my_processor|dx1|FDPC|dffe21|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dx1|PC_in[21]~21_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|FDPC|dffe21|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|FDPC|dffe21|q .is_wysiwyg = "true";
defparam \my_processor|dx1|FDPC|dffe21|q .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y29_N7
dffeas \my_processor|xm1|xmoldp|dffe21|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dx1|FDPC|dffe21|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|xmoldp|dffe21|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|xmoldp|dffe21|q .is_wysiwyg = "true";
defparam \my_processor|xm1|xmoldp|dffe21|q .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y26_N27
dffeas \my_processor|mw1|MW_oldPC|dffe21|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|xm1|xmoldp|dffe21|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MW_oldPC|dffe21|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MW_oldPC|dffe21|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MW_oldPC|dffe21|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N24
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[21]~43 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[21]~43_combout  = (\my_processor|dx1|DXIR|dffe8|q~q  & (((\my_processor|dx1|DXIR|dffe10|q~q )))) # (!\my_processor|dx1|DXIR|dffe8|q~q  & ((\my_processor|dx1|DXIR|dffe9|q~q  & 
// ((\my_processor|dx1|DXIR|dffe10|q~q ))) # (!\my_processor|dx1|DXIR|dffe9|q~q  & (\my_processor|dx1|DXIR|dffe11|q~q ))))

	.dataa(\my_processor|dx1|DXIR|dffe11|q~q ),
	.datab(\my_processor|dx1|DXIR|dffe8|q~q ),
	.datac(\my_processor|dx1|DXIR|dffe10|q~q ),
	.datad(\my_processor|dx1|DXIR|dffe9|q~q ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[21]~43_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[21]~43 .lut_mask = 16'hF0E2;
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[21]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y33_N16
cycloneive_lcell_comb \my_processor|PCadder|eba_2|xor_sum6 (
// Equation(s):
// \my_processor|PCadder|eba_2|xor_sum6~combout  = \my_processor|PC|dffe22|q~q  $ (((\my_processor|PC|dffe20|q~q  & (\my_processor|PC|dffe21|q~q  & \my_processor|PCadder|eba_2|andc3~combout ))))

	.dataa(\my_processor|PC|dffe20|q~q ),
	.datab(\my_processor|PC|dffe21|q~q ),
	.datac(\my_processor|PC|dffe22|q~q ),
	.datad(\my_processor|PCadder|eba_2|andc3~combout ),
	.cin(gnd),
	.combout(\my_processor|PCadder|eba_2|xor_sum6~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder|eba_2|xor_sum6 .lut_mask = 16'h78F0;
defparam \my_processor|PCadder|eba_2|xor_sum6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y30_N17
dffeas \my_processor|xm1|xmoldp|dffe22|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dx1|FDPC|dffe22|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|xmoldp|dffe22|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|xmoldp|dffe22|q .is_wysiwyg = "true";
defparam \my_processor|xm1|xmoldp|dffe22|q .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y26_N21
dffeas \my_processor|mw1|MW_oldPC|dffe22|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|xm1|xmoldp|dffe22|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MW_oldPC|dffe22|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MW_oldPC|dffe22|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MW_oldPC|dffe22|q .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y26_N11
dffeas \my_processor|mw1|MWout|dffe22|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|xm1|XMoutput|dffe22|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MWout|dffe22|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MWout|dffe22|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MWout|dffe22|q .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y24_N21
dffeas \my_processor|xm1|b|dffe22|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dx1|DXB|dffe22|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|b|dffe22|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|b|dffe22|q .is_wysiwyg = "true";
defparam \my_processor|xm1|b|dffe22|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N20
cycloneive_lcell_comb \my_processor|data[22]~22 (
// Equation(s):
// \my_processor|data[22]~22_combout  = (\my_processor|WM_bypass~3_combout  & ((\my_processor|WM_bypass_data[22]~45_combout ))) # (!\my_processor|WM_bypass~3_combout  & (\my_processor|xm1|b|dffe22|q~q ))

	.dataa(\my_processor|WM_bypass~3_combout ),
	.datab(gnd),
	.datac(\my_processor|xm1|b|dffe22|q~q ),
	.datad(\my_processor|WM_bypass_data[22]~45_combout ),
	.cin(gnd),
	.combout(\my_processor|data[22]~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[22]~22 .lut_mask = 16'hFA50;
defparam \my_processor|data[22]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y24_N7
dffeas \my_regfile|gen_registers[3].regs|dffe23|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[23]~47_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[3].regs|dffe23|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[3].regs|dffe23|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[3].regs|dffe23|q .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y24_N21
dffeas \my_regfile|gen_registers[2].regs|dffe23|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[23]~47_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[2].regs|dffe23|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[2].regs|dffe23|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[2].regs|dffe23|q .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y23_N15
dffeas \my_regfile|gen_registers[7].regs|dffe23|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[23]~47_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[7].regs|dffe23|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[7].regs|dffe23|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[7].regs|dffe23|q .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y23_N29
dffeas \my_regfile|gen_registers[6].regs|dffe23|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[23]~47_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[6].regs|dffe23|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[6].regs|dffe23|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[6].regs|dffe23|q .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y22_N29
dffeas \my_regfile|gen_registers[4].regs|dffe23|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[23]~47_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[4].regs|dffe23|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[4].regs|dffe23|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[4].regs|dffe23|q .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y22_N9
dffeas \my_regfile|gen_registers[5].regs|dffe23|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[23]~47_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[5].regs|dffe23|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[5].regs|dffe23|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[5].regs|dffe23|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N8
cycloneive_lcell_comb \my_processor|dx1|B_in[23]~414 (
// Equation(s):
// \my_processor|dx1|B_in[23]~414_combout  = (\my_processor|ctrl_readRegB[1]~1_combout  & (((\my_processor|ctrl_readRegB[0]~0_combout )))) # (!\my_processor|ctrl_readRegB[1]~1_combout  & ((\my_processor|ctrl_readRegB[0]~0_combout  & 
// ((\my_regfile|gen_registers[5].regs|dffe23|q~q ))) # (!\my_processor|ctrl_readRegB[0]~0_combout  & (\my_regfile|gen_registers[4].regs|dffe23|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datab(\my_regfile|gen_registers[4].regs|dffe23|q~q ),
	.datac(\my_regfile|gen_registers[5].regs|dffe23|q~q ),
	.datad(\my_processor|ctrl_readRegB[0]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[23]~414_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[23]~414 .lut_mask = 16'hFA44;
defparam \my_processor|dx1|B_in[23]~414 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N28
cycloneive_lcell_comb \my_processor|dx1|B_in[23]~415 (
// Equation(s):
// \my_processor|dx1|B_in[23]~415_combout  = (\my_processor|ctrl_readRegB[1]~1_combout  & ((\my_processor|dx1|B_in[23]~414_combout  & (\my_regfile|gen_registers[7].regs|dffe23|q~q )) # (!\my_processor|dx1|B_in[23]~414_combout  & 
// ((\my_regfile|gen_registers[6].regs|dffe23|q~q ))))) # (!\my_processor|ctrl_readRegB[1]~1_combout  & (((\my_processor|dx1|B_in[23]~414_combout ))))

	.dataa(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datab(\my_regfile|gen_registers[7].regs|dffe23|q~q ),
	.datac(\my_regfile|gen_registers[6].regs|dffe23|q~q ),
	.datad(\my_processor|dx1|B_in[23]~414_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[23]~415_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[23]~415 .lut_mask = 16'hDDA0;
defparam \my_processor|dx1|B_in[23]~415 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N4
cycloneive_lcell_comb \my_processor|dx1|B_in[23]~416 (
// Equation(s):
// \my_processor|dx1|B_in[23]~416_combout  = (\my_processor|dx1|DXB|dffe5|q~11_combout  & ((\my_processor|dx1|DXB|dffe5|q~9_combout ) # ((\my_processor|dx1|B_in[23]~415_combout )))) # (!\my_processor|dx1|DXB|dffe5|q~11_combout  & 
// (!\my_processor|dx1|DXB|dffe5|q~9_combout  & (\my_regfile|gen_registers[2].regs|dffe23|q~q )))

	.dataa(\my_processor|dx1|DXB|dffe5|q~11_combout ),
	.datab(\my_processor|dx1|DXB|dffe5|q~9_combout ),
	.datac(\my_regfile|gen_registers[2].regs|dffe23|q~q ),
	.datad(\my_processor|dx1|B_in[23]~415_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[23]~416_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[23]~416 .lut_mask = 16'hBA98;
defparam \my_processor|dx1|B_in[23]~416 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y21_N5
dffeas \my_regfile|gen_registers[8].regs|dffe23|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[23]~47_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[8].regs|dffe23|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[8].regs|dffe23|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[8].regs|dffe23|q .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y21_N5
dffeas \my_regfile|gen_registers[10].regs|dffe23|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[23]~47_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[10].regs|dffe23|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[10].regs|dffe23|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[10].regs|dffe23|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N4
cycloneive_lcell_comb \my_processor|dx1|B_in[23]~417 (
// Equation(s):
// \my_processor|dx1|B_in[23]~417_combout  = (\my_processor|ctrl_readRegB[1]~1_combout  & (((\my_regfile|gen_registers[10].regs|dffe23|q~q ) # (\my_processor|ctrl_readRegB[0]~0_combout )))) # (!\my_processor|ctrl_readRegB[1]~1_combout  & 
// (\my_regfile|gen_registers[8].regs|dffe23|q~q  & ((!\my_processor|ctrl_readRegB[0]~0_combout ))))

	.dataa(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datab(\my_regfile|gen_registers[8].regs|dffe23|q~q ),
	.datac(\my_regfile|gen_registers[10].regs|dffe23|q~q ),
	.datad(\my_processor|ctrl_readRegB[0]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[23]~417_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[23]~417 .lut_mask = 16'hAAE4;
defparam \my_processor|dx1|B_in[23]~417 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y21_N15
dffeas \my_regfile|gen_registers[9].regs|dffe23|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[23]~47_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[9].regs|dffe23|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[9].regs|dffe23|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[9].regs|dffe23|q .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y21_N23
dffeas \my_regfile|gen_registers[11].regs|dffe23|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[23]~47_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[11].regs|dffe23|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[11].regs|dffe23|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[11].regs|dffe23|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N14
cycloneive_lcell_comb \my_processor|dx1|B_in[23]~418 (
// Equation(s):
// \my_processor|dx1|B_in[23]~418_combout  = (\my_processor|ctrl_readRegB[0]~0_combout  & ((\my_processor|dx1|B_in[23]~417_combout  & ((\my_regfile|gen_registers[11].regs|dffe23|q~q ))) # (!\my_processor|dx1|B_in[23]~417_combout  & 
// (\my_regfile|gen_registers[9].regs|dffe23|q~q )))) # (!\my_processor|ctrl_readRegB[0]~0_combout  & (\my_processor|dx1|B_in[23]~417_combout ))

	.dataa(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datab(\my_processor|dx1|B_in[23]~417_combout ),
	.datac(\my_regfile|gen_registers[9].regs|dffe23|q~q ),
	.datad(\my_regfile|gen_registers[11].regs|dffe23|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[23]~418_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[23]~418 .lut_mask = 16'hEC64;
defparam \my_processor|dx1|B_in[23]~418 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N14
cycloneive_lcell_comb \my_processor|dx1|B_in[23]~419 (
// Equation(s):
// \my_processor|dx1|B_in[23]~419_combout  = (\my_processor|dx1|B_in[23]~416_combout  & (((\my_processor|dx1|B_in[23]~418_combout ) # (!\my_processor|dx1|DXB|dffe5|q~9_combout )))) # (!\my_processor|dx1|B_in[23]~416_combout  & 
// (\my_regfile|gen_registers[3].regs|dffe23|q~q  & ((\my_processor|dx1|DXB|dffe5|q~9_combout ))))

	.dataa(\my_regfile|gen_registers[3].regs|dffe23|q~q ),
	.datab(\my_processor|dx1|B_in[23]~416_combout ),
	.datac(\my_processor|dx1|B_in[23]~418_combout ),
	.datad(\my_processor|dx1|DXB|dffe5|q~9_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[23]~419_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[23]~419 .lut_mask = 16'hE2CC;
defparam \my_processor|dx1|B_in[23]~419 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y26_N15
dffeas \my_regfile|gen_registers[15].regs|dffe23|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[23]~47_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[15].regs|dffe23|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[15].regs|dffe23|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[15].regs|dffe23|q .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y26_N15
dffeas \my_regfile|gen_registers[14].regs|dffe23|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[23]~47_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[14].regs|dffe23|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[14].regs|dffe23|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[14].regs|dffe23|q .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y26_N21
dffeas \my_regfile|gen_registers[12].regs|dffe23|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[23]~47_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[12].regs|dffe23|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[12].regs|dffe23|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[12].regs|dffe23|q .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y26_N21
dffeas \my_regfile|gen_registers[13].regs|dffe23|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[23]~47_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[13].regs|dffe23|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[13].regs|dffe23|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[13].regs|dffe23|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N20
cycloneive_lcell_comb \my_processor|dx1|B_in[23]~420 (
// Equation(s):
// \my_processor|dx1|B_in[23]~420_combout  = (\my_processor|ctrl_readRegB[1]~1_combout  & (((\my_processor|ctrl_readRegB[0]~0_combout )))) # (!\my_processor|ctrl_readRegB[1]~1_combout  & ((\my_processor|ctrl_readRegB[0]~0_combout  & 
// ((\my_regfile|gen_registers[13].regs|dffe23|q~q ))) # (!\my_processor|ctrl_readRegB[0]~0_combout  & (\my_regfile|gen_registers[12].regs|dffe23|q~q ))))

	.dataa(\my_regfile|gen_registers[12].regs|dffe23|q~q ),
	.datab(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datac(\my_regfile|gen_registers[13].regs|dffe23|q~q ),
	.datad(\my_processor|ctrl_readRegB[0]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[23]~420_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[23]~420 .lut_mask = 16'hFC22;
defparam \my_processor|dx1|B_in[23]~420 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N14
cycloneive_lcell_comb \my_processor|dx1|B_in[23]~421 (
// Equation(s):
// \my_processor|dx1|B_in[23]~421_combout  = (\my_processor|ctrl_readRegB[1]~1_combout  & ((\my_processor|dx1|B_in[23]~420_combout  & (\my_regfile|gen_registers[15].regs|dffe23|q~q )) # (!\my_processor|dx1|B_in[23]~420_combout  & 
// ((\my_regfile|gen_registers[14].regs|dffe23|q~q ))))) # (!\my_processor|ctrl_readRegB[1]~1_combout  & (((\my_processor|dx1|B_in[23]~420_combout ))))

	.dataa(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datab(\my_regfile|gen_registers[15].regs|dffe23|q~q ),
	.datac(\my_regfile|gen_registers[14].regs|dffe23|q~q ),
	.datad(\my_processor|dx1|B_in[23]~420_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[23]~421_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[23]~421 .lut_mask = 16'hDDA0;
defparam \my_processor|dx1|B_in[23]~421 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N28
cycloneive_lcell_comb \my_processor|dx1|DXB|dffe23|q~0 (
// Equation(s):
// \my_processor|dx1|DXB|dffe23|q~0_combout  = (\my_processor|dx1|DXB|dffe5|q~12_combout  & ((\my_processor|dx1|B_in[23]~421_combout ))) # (!\my_processor|dx1|DXB|dffe5|q~12_combout  & (\my_processor|dx1|B_in[23]~419_combout ))

	.dataa(\my_processor|dx1|B_in[23]~419_combout ),
	.datab(\my_processor|dx1|DXB|dffe5|q~12_combout ),
	.datac(gnd),
	.datad(\my_processor|dx1|B_in[23]~421_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|DXB|dffe23|q~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|DXB|dffe23|q~0 .lut_mask = 16'hEE22;
defparam \my_processor|dx1|DXB|dffe23|q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y28_N7
dffeas \my_regfile|gen_registers[20].regs|dffe23|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[23]~47_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[20].regs|dffe23|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[20].regs|dffe23|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[20].regs|dffe23|q .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y28_N5
dffeas \my_regfile|gen_registers[16].regs|dffe23|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[23]~47_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[16].regs|dffe23|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[16].regs|dffe23|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[16].regs|dffe23|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y28_N6
cycloneive_lcell_comb \my_processor|dx1|B_in[23]~426 (
// Equation(s):
// \my_processor|dx1|B_in[23]~426_combout  = (\my_processor|ctrl_readRegB[2]~2_combout  & ((\my_processor|ctrl_readRegB[3]~3_combout ) # ((\my_regfile|gen_registers[20].regs|dffe23|q~q )))) # (!\my_processor|ctrl_readRegB[2]~2_combout  & 
// (!\my_processor|ctrl_readRegB[3]~3_combout  & ((\my_regfile|gen_registers[16].regs|dffe23|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datab(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datac(\my_regfile|gen_registers[20].regs|dffe23|q~q ),
	.datad(\my_regfile|gen_registers[16].regs|dffe23|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[23]~426_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[23]~426 .lut_mask = 16'hB9A8;
defparam \my_processor|dx1|B_in[23]~426 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y28_N11
dffeas \my_regfile|gen_registers[28].regs|dffe23|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[23]~47_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[28].regs|dffe23|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[28].regs|dffe23|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[28].regs|dffe23|q .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y28_N17
dffeas \my_regfile|gen_registers[24].regs|dffe23|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[23]~47_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[24].regs|dffe23|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[24].regs|dffe23|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[24].regs|dffe23|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y28_N16
cycloneive_lcell_comb \my_processor|dx1|B_in[23]~427 (
// Equation(s):
// \my_processor|dx1|B_in[23]~427_combout  = (\my_processor|dx1|B_in[23]~426_combout  & ((\my_regfile|gen_registers[28].regs|dffe23|q~q ) # ((!\my_processor|ctrl_readRegB[3]~3_combout )))) # (!\my_processor|dx1|B_in[23]~426_combout  & 
// (((\my_regfile|gen_registers[24].regs|dffe23|q~q  & \my_processor|ctrl_readRegB[3]~3_combout ))))

	.dataa(\my_processor|dx1|B_in[23]~426_combout ),
	.datab(\my_regfile|gen_registers[28].regs|dffe23|q~q ),
	.datac(\my_regfile|gen_registers[24].regs|dffe23|q~q ),
	.datad(\my_processor|ctrl_readRegB[3]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[23]~427_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[23]~427 .lut_mask = 16'hD8AA;
defparam \my_processor|dx1|B_in[23]~427 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y26_N19
dffeas \my_regfile|gen_registers[30].regs|dffe23|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[23]~47_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[30].regs|dffe23|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[30].regs|dffe23|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[30].regs|dffe23|q .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y26_N29
dffeas \my_regfile|gen_registers[18].regs|dffe23|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[23]~47_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[18].regs|dffe23|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[18].regs|dffe23|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[18].regs|dffe23|q .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y24_N25
dffeas \my_regfile|gen_registers[22].regs|dffe23|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[23]~47_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[22].regs|dffe23|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[22].regs|dffe23|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[22].regs|dffe23|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N24
cycloneive_lcell_comb \my_processor|dx1|B_in[23]~424 (
// Equation(s):
// \my_processor|dx1|B_in[23]~424_combout  = (\my_processor|ctrl_readRegB[2]~2_combout  & (((\my_regfile|gen_registers[22].regs|dffe23|q~q ) # (\my_processor|ctrl_readRegB[3]~3_combout )))) # (!\my_processor|ctrl_readRegB[2]~2_combout  & 
// (\my_regfile|gen_registers[18].regs|dffe23|q~q  & ((!\my_processor|ctrl_readRegB[3]~3_combout ))))

	.dataa(\my_regfile|gen_registers[18].regs|dffe23|q~q ),
	.datab(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datac(\my_regfile|gen_registers[22].regs|dffe23|q~q ),
	.datad(\my_processor|ctrl_readRegB[3]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[23]~424_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[23]~424 .lut_mask = 16'hCCE2;
defparam \my_processor|dx1|B_in[23]~424 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y24_N7
dffeas \my_regfile|gen_registers[26].regs|dffe23|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[23]~47_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[26].regs|dffe23|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[26].regs|dffe23|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[26].regs|dffe23|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N6
cycloneive_lcell_comb \my_processor|dx1|B_in[23]~425 (
// Equation(s):
// \my_processor|dx1|B_in[23]~425_combout  = (\my_processor|dx1|B_in[23]~424_combout  & ((\my_regfile|gen_registers[30].regs|dffe23|q~q ) # ((!\my_processor|ctrl_readRegB[3]~3_combout )))) # (!\my_processor|dx1|B_in[23]~424_combout  & 
// (((\my_regfile|gen_registers[26].regs|dffe23|q~q  & \my_processor|ctrl_readRegB[3]~3_combout ))))

	.dataa(\my_regfile|gen_registers[30].regs|dffe23|q~q ),
	.datab(\my_processor|dx1|B_in[23]~424_combout ),
	.datac(\my_regfile|gen_registers[26].regs|dffe23|q~q ),
	.datad(\my_processor|ctrl_readRegB[3]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[23]~425_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[23]~425 .lut_mask = 16'hB8CC;
defparam \my_processor|dx1|B_in[23]~425 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N10
cycloneive_lcell_comb \my_processor|dx1|B_in[23]~428 (
// Equation(s):
// \my_processor|dx1|B_in[23]~428_combout  = (\my_processor|ctrl_readRegB[1]~1_combout  & (((\my_processor|dx1|B_in[23]~425_combout ) # (\my_processor|ctrl_readRegB[0]~0_combout )))) # (!\my_processor|ctrl_readRegB[1]~1_combout  & 
// (\my_processor|dx1|B_in[23]~427_combout  & ((!\my_processor|ctrl_readRegB[0]~0_combout ))))

	.dataa(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datab(\my_processor|dx1|B_in[23]~427_combout ),
	.datac(\my_processor|dx1|B_in[23]~425_combout ),
	.datad(\my_processor|ctrl_readRegB[0]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[23]~428_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[23]~428 .lut_mask = 16'hAAE4;
defparam \my_processor|dx1|B_in[23]~428 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y30_N23
dffeas \my_regfile|gen_registers[25].regs|dffe23|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[23]~47_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[25].regs|dffe23|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[25].regs|dffe23|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[25].regs|dffe23|q .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y30_N15
dffeas \my_regfile|gen_registers[17].regs|dffe23|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[23]~47_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[17].regs|dffe23|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[17].regs|dffe23|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[17].regs|dffe23|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y30_N22
cycloneive_lcell_comb \my_processor|dx1|B_in[23]~422 (
// Equation(s):
// \my_processor|dx1|B_in[23]~422_combout  = (\my_processor|ctrl_readRegB[2]~2_combout  & (\my_processor|ctrl_readRegB[3]~3_combout )) # (!\my_processor|ctrl_readRegB[2]~2_combout  & ((\my_processor|ctrl_readRegB[3]~3_combout  & 
// (\my_regfile|gen_registers[25].regs|dffe23|q~q )) # (!\my_processor|ctrl_readRegB[3]~3_combout  & ((\my_regfile|gen_registers[17].regs|dffe23|q~q )))))

	.dataa(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datab(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datac(\my_regfile|gen_registers[25].regs|dffe23|q~q ),
	.datad(\my_regfile|gen_registers[17].regs|dffe23|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[23]~422_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[23]~422 .lut_mask = 16'hD9C8;
defparam \my_processor|dx1|B_in[23]~422 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y30_N25
dffeas \my_regfile|gen_registers[29].regs|dffe23|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[23]~47_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[29].regs|dffe23|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[29].regs|dffe23|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[29].regs|dffe23|q .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y30_N5
dffeas \my_regfile|gen_registers[21].regs|dffe23|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[23]~47_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[21].regs|dffe23|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[21].regs|dffe23|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[21].regs|dffe23|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y30_N24
cycloneive_lcell_comb \my_processor|dx1|B_in[23]~423 (
// Equation(s):
// \my_processor|dx1|B_in[23]~423_combout  = (\my_processor|ctrl_readRegB[2]~2_combout  & ((\my_processor|dx1|B_in[23]~422_combout  & (\my_regfile|gen_registers[29].regs|dffe23|q~q )) # (!\my_processor|dx1|B_in[23]~422_combout  & 
// ((\my_regfile|gen_registers[21].regs|dffe23|q~q ))))) # (!\my_processor|ctrl_readRegB[2]~2_combout  & (\my_processor|dx1|B_in[23]~422_combout ))

	.dataa(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datab(\my_processor|dx1|B_in[23]~422_combout ),
	.datac(\my_regfile|gen_registers[29].regs|dffe23|q~q ),
	.datad(\my_regfile|gen_registers[21].regs|dffe23|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[23]~423_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[23]~423 .lut_mask = 16'hE6C4;
defparam \my_processor|dx1|B_in[23]~423 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y27_N31
dffeas \my_regfile|gen_registers[31].regs|dffe23|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[23]~47_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[31].regs|dffe23|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[31].regs|dffe23|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[31].regs|dffe23|q .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y27_N1
dffeas \my_regfile|gen_registers[27].regs|dffe23|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[23]~47_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[27].regs|dffe23|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[27].regs|dffe23|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[27].regs|dffe23|q .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y27_N29
dffeas \my_regfile|gen_registers[19].regs|dffe23|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[23]~47_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[19].regs|dffe23|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[19].regs|dffe23|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[19].regs|dffe23|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y27_N0
cycloneive_lcell_comb \my_processor|dx1|B_in[23]~429 (
// Equation(s):
// \my_processor|dx1|B_in[23]~429_combout  = (\my_processor|ctrl_readRegB[3]~3_combout  & ((\my_processor|ctrl_readRegB[2]~2_combout ) # ((\my_regfile|gen_registers[27].regs|dffe23|q~q )))) # (!\my_processor|ctrl_readRegB[3]~3_combout  & 
// (!\my_processor|ctrl_readRegB[2]~2_combout  & ((\my_regfile|gen_registers[19].regs|dffe23|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datab(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datac(\my_regfile|gen_registers[27].regs|dffe23|q~q ),
	.datad(\my_regfile|gen_registers[19].regs|dffe23|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[23]~429_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[23]~429 .lut_mask = 16'hB9A8;
defparam \my_processor|dx1|B_in[23]~429 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y27_N17
dffeas \my_regfile|gen_registers[23].regs|dffe23|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[23]~47_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[23].regs|dffe23|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[23].regs|dffe23|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[23].regs|dffe23|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N16
cycloneive_lcell_comb \my_processor|dx1|B_in[23]~430 (
// Equation(s):
// \my_processor|dx1|B_in[23]~430_combout  = (\my_processor|dx1|B_in[23]~429_combout  & ((\my_regfile|gen_registers[31].regs|dffe23|q~q ) # ((!\my_processor|ctrl_readRegB[2]~2_combout )))) # (!\my_processor|dx1|B_in[23]~429_combout  & 
// (((\my_regfile|gen_registers[23].regs|dffe23|q~q  & \my_processor|ctrl_readRegB[2]~2_combout ))))

	.dataa(\my_regfile|gen_registers[31].regs|dffe23|q~q ),
	.datab(\my_processor|dx1|B_in[23]~429_combout ),
	.datac(\my_regfile|gen_registers[23].regs|dffe23|q~q ),
	.datad(\my_processor|ctrl_readRegB[2]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[23]~430_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[23]~430 .lut_mask = 16'hB8CC;
defparam \my_processor|dx1|B_in[23]~430 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N28
cycloneive_lcell_comb \my_processor|dx1|B_in[23]~431 (
// Equation(s):
// \my_processor|dx1|B_in[23]~431_combout  = (\my_processor|dx1|B_in[23]~428_combout  & (((\my_processor|dx1|B_in[23]~430_combout )) # (!\my_processor|ctrl_readRegB[0]~0_combout ))) # (!\my_processor|dx1|B_in[23]~428_combout  & 
// (\my_processor|ctrl_readRegB[0]~0_combout  & (\my_processor|dx1|B_in[23]~423_combout )))

	.dataa(\my_processor|dx1|B_in[23]~428_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datac(\my_processor|dx1|B_in[23]~423_combout ),
	.datad(\my_processor|dx1|B_in[23]~430_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[23]~431_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[23]~431 .lut_mask = 16'hEA62;
defparam \my_processor|dx1|B_in[23]~431 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y24_N29
dffeas \my_processor|dx1|DXB|dffe23|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|DXB|dffe23|q~0_combout ),
	.asdata(\my_processor|dx1|B_in[23]~431_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\my_processor|dx1|DXB|dffe5|q~10_combout ),
	.sload(\my_processor|ctrl_readRegB[4]~4_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXB|dffe23|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXB|dffe23|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXB|dffe23|q .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y24_N19
dffeas \my_processor|xm1|b|dffe23|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dx1|DXB|dffe23|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|b|dffe23|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|b|dffe23|q .is_wysiwyg = "true";
defparam \my_processor|xm1|b|dffe23|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N18
cycloneive_lcell_comb \my_processor|data[23]~23 (
// Equation(s):
// \my_processor|data[23]~23_combout  = (\my_processor|WM_bypass~3_combout  & ((\my_processor|WM_bypass_data[23]~47_combout ))) # (!\my_processor|WM_bypass~3_combout  & (\my_processor|xm1|b|dffe23|q~q ))

	.dataa(\my_processor|WM_bypass~3_combout ),
	.datab(gnd),
	.datac(\my_processor|xm1|b|dffe23|q~q ),
	.datad(\my_processor|WM_bypass_data[23]~47_combout ),
	.cin(gnd),
	.combout(\my_processor|data[23]~23_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[23]~23 .lut_mask = 16'hFA50;
defparam \my_processor|data[23]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y25_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(\my_processor|xm1|XMcontrol|dffe5|q~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[23]~23_combout ,\my_processor|data[22]~22_combout }),
	.portaaddr({\my_processor|xm1|XMoutput|dffe11|q~q ,\my_processor|xm1|XMoutput|dffe10|q~q ,\my_processor|xm1|XMoutput|dffe9|q~q ,\my_processor|xm1|XMoutput|dffe8|q~q ,\my_processor|xm1|XMoutput|dffe7|q~q ,\my_processor|xm1|XMoutput|dffe6|q~q ,
\my_processor|xm1|XMoutput|dffe5|q~q ,\my_processor|xm1|XMoutput|dffe4|q~q ,\my_processor|xm1|XMoutput|dffe3|q~q ,\my_processor|xm1|XMoutput|dffe2|q~q ,\my_processor|xm1|XMoutput|dffe1|q~q ,\my_processor|xm1|XMoutput|dffe0|q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .init_file = "notes.mif";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_7ih1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M9K";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A00000000280A000A00000028000000;
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N14
cycloneive_lcell_comb \my_processor|mw1|MWmem|dffe22|q~feeder (
// Equation(s):
// \my_processor|mw1|MWmem|dffe22|q~feeder_combout  = \my_dmem|altsyncram_component|auto_generated|q_a [22]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\my_processor|mw1|MWmem|dffe22|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mw1|MWmem|dffe22|q~feeder .lut_mask = 16'hFF00;
defparam \my_processor|mw1|MWmem|dffe22|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y26_N15
dffeas \my_processor|mw1|MWmem|dffe22|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|mw1|MWmem|dffe22|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MWmem|dffe22|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MWmem|dffe22|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MWmem|dffe22|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N10
cycloneive_lcell_comb \my_processor|WM_bypass_data[22]~44 (
// Equation(s):
// \my_processor|WM_bypass_data[22]~44_combout  = (!\my_processor|mw1|MWctrl|dffe18|q~q  & ((\my_processor|mw1|MWctrl|dffe16|q~q  & ((\my_processor|mw1|MWmem|dffe22|q~q ))) # (!\my_processor|mw1|MWctrl|dffe16|q~q  & (\my_processor|mw1|MWout|dffe22|q~q ))))

	.dataa(\my_processor|mw1|MWctrl|dffe18|q~q ),
	.datab(\my_processor|mw1|MWctrl|dffe16|q~q ),
	.datac(\my_processor|mw1|MWout|dffe22|q~q ),
	.datad(\my_processor|mw1|MWmem|dffe22|q~q ),
	.cin(gnd),
	.combout(\my_processor|WM_bypass_data[22]~44_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|WM_bypass_data[22]~44 .lut_mask = 16'h5410;
defparam \my_processor|WM_bypass_data[22]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N20
cycloneive_lcell_comb \my_processor|WM_bypass_data[22]~45 (
// Equation(s):
// \my_processor|WM_bypass_data[22]~45_combout  = (\my_processor|WM_bypass_data[22]~44_combout ) # ((\my_processor|mw1|MWctrl|dffe18|q~q  & \my_processor|mw1|MW_oldPC|dffe22|q~q ))

	.dataa(\my_processor|mw1|MWctrl|dffe18|q~q ),
	.datab(gnd),
	.datac(\my_processor|mw1|MW_oldPC|dffe22|q~q ),
	.datad(\my_processor|WM_bypass_data[22]~44_combout ),
	.cin(gnd),
	.combout(\my_processor|WM_bypass_data[22]~45_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|WM_bypass_data[22]~45 .lut_mask = 16'hFFA0;
defparam \my_processor|WM_bypass_data[22]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y25_N15
dffeas \my_regfile|gen_registers[15].regs|dffe22|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[22]~45_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[15].regs|dffe22|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[15].regs|dffe22|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[15].regs|dffe22|q .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y24_N25
dffeas \my_regfile|gen_registers[13].regs|dffe22|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[22]~45_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[13].regs|dffe22|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[13].regs|dffe22|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[13].regs|dffe22|q .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y25_N1
dffeas \my_regfile|gen_registers[12].regs|dffe22|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[22]~45_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[12].regs|dffe22|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[12].regs|dffe22|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[12].regs|dffe22|q .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y25_N9
dffeas \my_regfile|gen_registers[14].regs|dffe22|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[22]~45_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[14].regs|dffe22|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[14].regs|dffe22|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[14].regs|dffe22|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N8
cycloneive_lcell_comb \my_processor|dx1|B_in[22]~402 (
// Equation(s):
// \my_processor|dx1|B_in[22]~402_combout  = (\my_processor|ctrl_readRegB[1]~1_combout  & (((\my_regfile|gen_registers[14].regs|dffe22|q~q ) # (\my_processor|ctrl_readRegB[0]~0_combout )))) # (!\my_processor|ctrl_readRegB[1]~1_combout  & 
// (\my_regfile|gen_registers[12].regs|dffe22|q~q  & ((!\my_processor|ctrl_readRegB[0]~0_combout ))))

	.dataa(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datab(\my_regfile|gen_registers[12].regs|dffe22|q~q ),
	.datac(\my_regfile|gen_registers[14].regs|dffe22|q~q ),
	.datad(\my_processor|ctrl_readRegB[0]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[22]~402_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[22]~402 .lut_mask = 16'hAAE4;
defparam \my_processor|dx1|B_in[22]~402 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N24
cycloneive_lcell_comb \my_processor|dx1|B_in[22]~403 (
// Equation(s):
// \my_processor|dx1|B_in[22]~403_combout  = (\my_processor|ctrl_readRegB[0]~0_combout  & ((\my_processor|dx1|B_in[22]~402_combout  & (\my_regfile|gen_registers[15].regs|dffe22|q~q )) # (!\my_processor|dx1|B_in[22]~402_combout  & 
// ((\my_regfile|gen_registers[13].regs|dffe22|q~q ))))) # (!\my_processor|ctrl_readRegB[0]~0_combout  & (((\my_processor|dx1|B_in[22]~402_combout ))))

	.dataa(\my_regfile|gen_registers[15].regs|dffe22|q~q ),
	.datab(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datac(\my_regfile|gen_registers[13].regs|dffe22|q~q ),
	.datad(\my_processor|dx1|B_in[22]~402_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[22]~403_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[22]~403 .lut_mask = 16'hBBC0;
defparam \my_processor|dx1|B_in[22]~403 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N22
cycloneive_lcell_comb \my_regfile|gen_registers[7].regs|dffe22|q~feeder (
// Equation(s):
// \my_regfile|gen_registers[7].regs|dffe22|q~feeder_combout  = \my_processor|WM_bypass_data[22]~45_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|WM_bypass_data[22]~45_combout ),
	.cin(gnd),
	.combout(\my_regfile|gen_registers[7].regs|dffe22|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|gen_registers[7].regs|dffe22|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|gen_registers[7].regs|dffe22|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y22_N23
dffeas \my_regfile|gen_registers[7].regs|dffe22|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|gen_registers[7].regs|dffe22|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|decoder_writeReg|and16~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[7].regs|dffe22|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[7].regs|dffe22|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[7].regs|dffe22|q .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y22_N1
dffeas \my_regfile|gen_registers[5].regs|dffe22|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[22]~45_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[5].regs|dffe22|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[5].regs|dffe22|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[5].regs|dffe22|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N26
cycloneive_lcell_comb \my_regfile|gen_registers[4].regs|dffe22|q~feeder (
// Equation(s):
// \my_regfile|gen_registers[4].regs|dffe22|q~feeder_combout  = \my_processor|WM_bypass_data[22]~45_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|WM_bypass_data[22]~45_combout ),
	.cin(gnd),
	.combout(\my_regfile|gen_registers[4].regs|dffe22|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|gen_registers[4].regs|dffe22|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|gen_registers[4].regs|dffe22|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y22_N27
dffeas \my_regfile|gen_registers[4].regs|dffe22|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|gen_registers[4].regs|dffe22|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|decoder_writeReg|and16~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[4].regs|dffe22|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[4].regs|dffe22|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[4].regs|dffe22|q .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y22_N9
dffeas \my_regfile|gen_registers[6].regs|dffe22|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[22]~45_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[6].regs|dffe22|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[6].regs|dffe22|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[6].regs|dffe22|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N8
cycloneive_lcell_comb \my_processor|dx1|B_in[22]~396 (
// Equation(s):
// \my_processor|dx1|B_in[22]~396_combout  = (\my_processor|ctrl_readRegB[0]~0_combout  & (((\my_processor|ctrl_readRegB[1]~1_combout )))) # (!\my_processor|ctrl_readRegB[0]~0_combout  & ((\my_processor|ctrl_readRegB[1]~1_combout  & 
// ((\my_regfile|gen_registers[6].regs|dffe22|q~q ))) # (!\my_processor|ctrl_readRegB[1]~1_combout  & (\my_regfile|gen_registers[4].regs|dffe22|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datab(\my_regfile|gen_registers[4].regs|dffe22|q~q ),
	.datac(\my_regfile|gen_registers[6].regs|dffe22|q~q ),
	.datad(\my_processor|ctrl_readRegB[1]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[22]~396_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[22]~396 .lut_mask = 16'hFA44;
defparam \my_processor|dx1|B_in[22]~396 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N0
cycloneive_lcell_comb \my_processor|dx1|B_in[22]~397 (
// Equation(s):
// \my_processor|dx1|B_in[22]~397_combout  = (\my_processor|ctrl_readRegB[0]~0_combout  & ((\my_processor|dx1|B_in[22]~396_combout  & (\my_regfile|gen_registers[7].regs|dffe22|q~q )) # (!\my_processor|dx1|B_in[22]~396_combout  & 
// ((\my_regfile|gen_registers[5].regs|dffe22|q~q ))))) # (!\my_processor|ctrl_readRegB[0]~0_combout  & (((\my_processor|dx1|B_in[22]~396_combout ))))

	.dataa(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datab(\my_regfile|gen_registers[7].regs|dffe22|q~q ),
	.datac(\my_regfile|gen_registers[5].regs|dffe22|q~q ),
	.datad(\my_processor|dx1|B_in[22]~396_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[22]~397_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[22]~397 .lut_mask = 16'hDDA0;
defparam \my_processor|dx1|B_in[22]~397 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y23_N29
dffeas \my_regfile|gen_registers[3].regs|dffe22|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[22]~45_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[3].regs|dffe22|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[3].regs|dffe22|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[3].regs|dffe22|q .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y23_N29
dffeas \my_regfile|gen_registers[2].regs|dffe22|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[22]~45_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[2].regs|dffe22|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[2].regs|dffe22|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[2].regs|dffe22|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N28
cycloneive_lcell_comb \my_processor|dx1|B_in[22]~398 (
// Equation(s):
// \my_processor|dx1|B_in[22]~398_combout  = (\my_processor|dx1|DXB|dffe5|q~11_combout  & (((\my_processor|dx1|DXB|dffe5|q~9_combout )))) # (!\my_processor|dx1|DXB|dffe5|q~11_combout  & ((\my_processor|dx1|DXB|dffe5|q~9_combout  & 
// (\my_regfile|gen_registers[3].regs|dffe22|q~q )) # (!\my_processor|dx1|DXB|dffe5|q~9_combout  & ((\my_regfile|gen_registers[2].regs|dffe22|q~q )))))

	.dataa(\my_processor|dx1|DXB|dffe5|q~11_combout ),
	.datab(\my_regfile|gen_registers[3].regs|dffe22|q~q ),
	.datac(\my_regfile|gen_registers[2].regs|dffe22|q~q ),
	.datad(\my_processor|dx1|DXB|dffe5|q~9_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[22]~398_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[22]~398 .lut_mask = 16'hEE50;
defparam \my_processor|dx1|B_in[22]~398 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y23_N25
dffeas \my_regfile|gen_registers[11].regs|dffe22|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[22]~45_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[11].regs|dffe22|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[11].regs|dffe22|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[11].regs|dffe22|q .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y23_N25
dffeas \my_regfile|gen_registers[10].regs|dffe22|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[22]~45_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[10].regs|dffe22|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[10].regs|dffe22|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[10].regs|dffe22|q .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y23_N19
dffeas \my_regfile|gen_registers[9].regs|dffe22|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[22]~45_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[9].regs|dffe22|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[9].regs|dffe22|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[9].regs|dffe22|q .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y23_N7
dffeas \my_regfile|gen_registers[8].regs|dffe22|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[22]~45_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[8].regs|dffe22|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[8].regs|dffe22|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[8].regs|dffe22|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N18
cycloneive_lcell_comb \my_processor|dx1|B_in[22]~399 (
// Equation(s):
// \my_processor|dx1|B_in[22]~399_combout  = (\my_processor|ctrl_readRegB[1]~1_combout  & (\my_processor|ctrl_readRegB[0]~0_combout )) # (!\my_processor|ctrl_readRegB[1]~1_combout  & ((\my_processor|ctrl_readRegB[0]~0_combout  & 
// (\my_regfile|gen_registers[9].regs|dffe22|q~q )) # (!\my_processor|ctrl_readRegB[0]~0_combout  & ((\my_regfile|gen_registers[8].regs|dffe22|q~q )))))

	.dataa(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datac(\my_regfile|gen_registers[9].regs|dffe22|q~q ),
	.datad(\my_regfile|gen_registers[8].regs|dffe22|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[22]~399_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[22]~399 .lut_mask = 16'hD9C8;
defparam \my_processor|dx1|B_in[22]~399 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N24
cycloneive_lcell_comb \my_processor|dx1|B_in[22]~400 (
// Equation(s):
// \my_processor|dx1|B_in[22]~400_combout  = (\my_processor|ctrl_readRegB[1]~1_combout  & ((\my_processor|dx1|B_in[22]~399_combout  & (\my_regfile|gen_registers[11].regs|dffe22|q~q )) # (!\my_processor|dx1|B_in[22]~399_combout  & 
// ((\my_regfile|gen_registers[10].regs|dffe22|q~q ))))) # (!\my_processor|ctrl_readRegB[1]~1_combout  & (((\my_processor|dx1|B_in[22]~399_combout ))))

	.dataa(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datab(\my_regfile|gen_registers[11].regs|dffe22|q~q ),
	.datac(\my_regfile|gen_registers[10].regs|dffe22|q~q ),
	.datad(\my_processor|dx1|B_in[22]~399_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[22]~400_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[22]~400 .lut_mask = 16'hDDA0;
defparam \my_processor|dx1|B_in[22]~400 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N28
cycloneive_lcell_comb \my_processor|dx1|B_in[22]~401 (
// Equation(s):
// \my_processor|dx1|B_in[22]~401_combout  = (\my_processor|dx1|DXB|dffe5|q~11_combout  & ((\my_processor|dx1|B_in[22]~398_combout  & ((\my_processor|dx1|B_in[22]~400_combout ))) # (!\my_processor|dx1|B_in[22]~398_combout  & 
// (\my_processor|dx1|B_in[22]~397_combout )))) # (!\my_processor|dx1|DXB|dffe5|q~11_combout  & (((\my_processor|dx1|B_in[22]~398_combout ))))

	.dataa(\my_processor|dx1|DXB|dffe5|q~11_combout ),
	.datab(\my_processor|dx1|B_in[22]~397_combout ),
	.datac(\my_processor|dx1|B_in[22]~398_combout ),
	.datad(\my_processor|dx1|B_in[22]~400_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[22]~401_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[22]~401 .lut_mask = 16'hF858;
defparam \my_processor|dx1|B_in[22]~401 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N2
cycloneive_lcell_comb \my_processor|dx1|DXB|dffe22|q~0 (
// Equation(s):
// \my_processor|dx1|DXB|dffe22|q~0_combout  = (\my_processor|dx1|DXB|dffe5|q~12_combout  & (\my_processor|dx1|B_in[22]~403_combout )) # (!\my_processor|dx1|DXB|dffe5|q~12_combout  & ((\my_processor|dx1|B_in[22]~401_combout )))

	.dataa(\my_processor|dx1|DXB|dffe5|q~12_combout ),
	.datab(\my_processor|dx1|B_in[22]~403_combout ),
	.datac(gnd),
	.datad(\my_processor|dx1|B_in[22]~401_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|DXB|dffe22|q~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|DXB|dffe22|q~0 .lut_mask = 16'hDD88;
defparam \my_processor|dx1|DXB|dffe22|q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y28_N31
dffeas \my_regfile|gen_registers[19].regs|dffe22|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[22]~45_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[19].regs|dffe22|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[19].regs|dffe22|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[19].regs|dffe22|q .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y28_N17
dffeas \my_regfile|gen_registers[27].regs|dffe22|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[22]~45_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[27].regs|dffe22|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[27].regs|dffe22|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[27].regs|dffe22|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y28_N16
cycloneive_lcell_comb \my_processor|dx1|B_in[22]~411 (
// Equation(s):
// \my_processor|dx1|B_in[22]~411_combout  = (\my_processor|ctrl_readRegB[2]~2_combout  & (((\my_processor|ctrl_readRegB[3]~3_combout )))) # (!\my_processor|ctrl_readRegB[2]~2_combout  & ((\my_processor|ctrl_readRegB[3]~3_combout  & 
// ((\my_regfile|gen_registers[27].regs|dffe22|q~q ))) # (!\my_processor|ctrl_readRegB[3]~3_combout  & (\my_regfile|gen_registers[19].regs|dffe22|q~q ))))

	.dataa(\my_regfile|gen_registers[19].regs|dffe22|q~q ),
	.datab(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datac(\my_regfile|gen_registers[27].regs|dffe22|q~q ),
	.datad(\my_processor|ctrl_readRegB[3]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[22]~411_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[22]~411 .lut_mask = 16'hFC22;
defparam \my_processor|dx1|B_in[22]~411 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y27_N31
dffeas \my_regfile|gen_registers[23].regs|dffe22|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[22]~45_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[23].regs|dffe22|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[23].regs|dffe22|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[23].regs|dffe22|q .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y27_N5
dffeas \my_regfile|gen_registers[31].regs|dffe22|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[22]~45_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[31].regs|dffe22|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[31].regs|dffe22|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[31].regs|dffe22|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N30
cycloneive_lcell_comb \my_processor|dx1|B_in[22]~412 (
// Equation(s):
// \my_processor|dx1|B_in[22]~412_combout  = (\my_processor|ctrl_readRegB[2]~2_combout  & ((\my_processor|dx1|B_in[22]~411_combout  & ((\my_regfile|gen_registers[31].regs|dffe22|q~q ))) # (!\my_processor|dx1|B_in[22]~411_combout  & 
// (\my_regfile|gen_registers[23].regs|dffe22|q~q )))) # (!\my_processor|ctrl_readRegB[2]~2_combout  & (\my_processor|dx1|B_in[22]~411_combout ))

	.dataa(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datab(\my_processor|dx1|B_in[22]~411_combout ),
	.datac(\my_regfile|gen_registers[23].regs|dffe22|q~q ),
	.datad(\my_regfile|gen_registers[31].regs|dffe22|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[22]~412_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[22]~412 .lut_mask = 16'hEC64;
defparam \my_processor|dx1|B_in[22]~412 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y28_N1
dffeas \my_regfile|gen_registers[16].regs|dffe22|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[22]~45_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[16].regs|dffe22|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[16].regs|dffe22|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[16].regs|dffe22|q .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y28_N31
dffeas \my_regfile|gen_registers[20].regs|dffe22|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[22]~45_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[20].regs|dffe22|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[20].regs|dffe22|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[20].regs|dffe22|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y28_N30
cycloneive_lcell_comb \my_processor|dx1|B_in[22]~408 (
// Equation(s):
// \my_processor|dx1|B_in[22]~408_combout  = (\my_processor|ctrl_readRegB[2]~2_combout  & (((\my_regfile|gen_registers[20].regs|dffe22|q~q ) # (\my_processor|ctrl_readRegB[3]~3_combout )))) # (!\my_processor|ctrl_readRegB[2]~2_combout  & 
// (\my_regfile|gen_registers[16].regs|dffe22|q~q  & ((!\my_processor|ctrl_readRegB[3]~3_combout ))))

	.dataa(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datab(\my_regfile|gen_registers[16].regs|dffe22|q~q ),
	.datac(\my_regfile|gen_registers[20].regs|dffe22|q~q ),
	.datad(\my_processor|ctrl_readRegB[3]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[22]~408_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[22]~408 .lut_mask = 16'hAAE4;
defparam \my_processor|dx1|B_in[22]~408 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y28_N29
dffeas \my_regfile|gen_registers[24].regs|dffe22|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[22]~45_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[24].regs|dffe22|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[24].regs|dffe22|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[24].regs|dffe22|q .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y28_N27
dffeas \my_regfile|gen_registers[28].regs|dffe22|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[22]~45_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[28].regs|dffe22|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[28].regs|dffe22|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[28].regs|dffe22|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y28_N28
cycloneive_lcell_comb \my_processor|dx1|B_in[22]~409 (
// Equation(s):
// \my_processor|dx1|B_in[22]~409_combout  = (\my_processor|dx1|B_in[22]~408_combout  & (((\my_regfile|gen_registers[28].regs|dffe22|q~q )) # (!\my_processor|ctrl_readRegB[3]~3_combout ))) # (!\my_processor|dx1|B_in[22]~408_combout  & 
// (\my_processor|ctrl_readRegB[3]~3_combout  & (\my_regfile|gen_registers[24].regs|dffe22|q~q )))

	.dataa(\my_processor|dx1|B_in[22]~408_combout ),
	.datab(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datac(\my_regfile|gen_registers[24].regs|dffe22|q~q ),
	.datad(\my_regfile|gen_registers[28].regs|dffe22|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[22]~409_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[22]~409 .lut_mask = 16'hEA62;
defparam \my_processor|dx1|B_in[22]~409 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y30_N25
dffeas \my_regfile|gen_registers[17].regs|dffe22|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[22]~45_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[17].regs|dffe22|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[17].regs|dffe22|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[17].regs|dffe22|q .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y30_N7
dffeas \my_regfile|gen_registers[25].regs|dffe22|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[22]~45_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[25].regs|dffe22|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[25].regs|dffe22|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[25].regs|dffe22|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y30_N6
cycloneive_lcell_comb \my_processor|dx1|B_in[22]~406 (
// Equation(s):
// \my_processor|dx1|B_in[22]~406_combout  = (\my_processor|ctrl_readRegB[2]~2_combout  & (((\my_processor|ctrl_readRegB[3]~3_combout )))) # (!\my_processor|ctrl_readRegB[2]~2_combout  & ((\my_processor|ctrl_readRegB[3]~3_combout  & 
// ((\my_regfile|gen_registers[25].regs|dffe22|q~q ))) # (!\my_processor|ctrl_readRegB[3]~3_combout  & (\my_regfile|gen_registers[17].regs|dffe22|q~q ))))

	.dataa(\my_regfile|gen_registers[17].regs|dffe22|q~q ),
	.datab(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datac(\my_regfile|gen_registers[25].regs|dffe22|q~q ),
	.datad(\my_processor|ctrl_readRegB[3]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[22]~406_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[22]~406 .lut_mask = 16'hFC22;
defparam \my_processor|dx1|B_in[22]~406 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y30_N17
dffeas \my_regfile|gen_registers[21].regs|dffe22|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[22]~45_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[21].regs|dffe22|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[21].regs|dffe22|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[21].regs|dffe22|q .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y30_N19
dffeas \my_regfile|gen_registers[29].regs|dffe22|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[22]~45_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[29].regs|dffe22|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[29].regs|dffe22|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[29].regs|dffe22|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y30_N16
cycloneive_lcell_comb \my_processor|dx1|B_in[22]~407 (
// Equation(s):
// \my_processor|dx1|B_in[22]~407_combout  = (\my_processor|dx1|B_in[22]~406_combout  & (((\my_regfile|gen_registers[29].regs|dffe22|q~q )) # (!\my_processor|ctrl_readRegB[2]~2_combout ))) # (!\my_processor|dx1|B_in[22]~406_combout  & 
// (\my_processor|ctrl_readRegB[2]~2_combout  & (\my_regfile|gen_registers[21].regs|dffe22|q~q )))

	.dataa(\my_processor|dx1|B_in[22]~406_combout ),
	.datab(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datac(\my_regfile|gen_registers[21].regs|dffe22|q~q ),
	.datad(\my_regfile|gen_registers[29].regs|dffe22|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[22]~407_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[22]~407 .lut_mask = 16'hEA62;
defparam \my_processor|dx1|B_in[22]~407 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N30
cycloneive_lcell_comb \my_processor|dx1|B_in[22]~410 (
// Equation(s):
// \my_processor|dx1|B_in[22]~410_combout  = (\my_processor|ctrl_readRegB[1]~1_combout  & (\my_processor|ctrl_readRegB[0]~0_combout )) # (!\my_processor|ctrl_readRegB[1]~1_combout  & ((\my_processor|ctrl_readRegB[0]~0_combout  & 
// ((\my_processor|dx1|B_in[22]~407_combout ))) # (!\my_processor|ctrl_readRegB[0]~0_combout  & (\my_processor|dx1|B_in[22]~409_combout ))))

	.dataa(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datac(\my_processor|dx1|B_in[22]~409_combout ),
	.datad(\my_processor|dx1|B_in[22]~407_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[22]~410_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[22]~410 .lut_mask = 16'hDC98;
defparam \my_processor|dx1|B_in[22]~410 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y26_N17
dffeas \my_regfile|gen_registers[26].regs|dffe22|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[22]~45_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[26].regs|dffe22|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[26].regs|dffe22|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[26].regs|dffe22|q .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y26_N5
dffeas \my_regfile|gen_registers[18].regs|dffe22|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[22]~45_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[18].regs|dffe22|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[18].regs|dffe22|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[18].regs|dffe22|q .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y26_N3
dffeas \my_regfile|gen_registers[22].regs|dffe22|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[22]~45_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[22].regs|dffe22|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[22].regs|dffe22|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[22].regs|dffe22|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N2
cycloneive_lcell_comb \my_processor|dx1|B_in[22]~404 (
// Equation(s):
// \my_processor|dx1|B_in[22]~404_combout  = (\my_processor|ctrl_readRegB[2]~2_combout  & (((\my_regfile|gen_registers[22].regs|dffe22|q~q ) # (\my_processor|ctrl_readRegB[3]~3_combout )))) # (!\my_processor|ctrl_readRegB[2]~2_combout  & 
// (\my_regfile|gen_registers[18].regs|dffe22|q~q  & ((!\my_processor|ctrl_readRegB[3]~3_combout ))))

	.dataa(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datab(\my_regfile|gen_registers[18].regs|dffe22|q~q ),
	.datac(\my_regfile|gen_registers[22].regs|dffe22|q~q ),
	.datad(\my_processor|ctrl_readRegB[3]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[22]~404_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[22]~404 .lut_mask = 16'hAAE4;
defparam \my_processor|dx1|B_in[22]~404 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y26_N7
dffeas \my_regfile|gen_registers[30].regs|dffe22|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[22]~45_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[30].regs|dffe22|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[30].regs|dffe22|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[30].regs|dffe22|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N6
cycloneive_lcell_comb \my_processor|dx1|B_in[22]~405 (
// Equation(s):
// \my_processor|dx1|B_in[22]~405_combout  = (\my_processor|dx1|B_in[22]~404_combout  & (((\my_regfile|gen_registers[30].regs|dffe22|q~q ) # (!\my_processor|ctrl_readRegB[3]~3_combout )))) # (!\my_processor|dx1|B_in[22]~404_combout  & 
// (\my_regfile|gen_registers[26].regs|dffe22|q~q  & ((\my_processor|ctrl_readRegB[3]~3_combout ))))

	.dataa(\my_regfile|gen_registers[26].regs|dffe22|q~q ),
	.datab(\my_processor|dx1|B_in[22]~404_combout ),
	.datac(\my_regfile|gen_registers[30].regs|dffe22|q~q ),
	.datad(\my_processor|ctrl_readRegB[3]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[22]~405_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[22]~405 .lut_mask = 16'hE2CC;
defparam \my_processor|dx1|B_in[22]~405 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N12
cycloneive_lcell_comb \my_processor|dx1|B_in[22]~413 (
// Equation(s):
// \my_processor|dx1|B_in[22]~413_combout  = (\my_processor|ctrl_readRegB[1]~1_combout  & ((\my_processor|dx1|B_in[22]~410_combout  & (\my_processor|dx1|B_in[22]~412_combout )) # (!\my_processor|dx1|B_in[22]~410_combout  & 
// ((\my_processor|dx1|B_in[22]~405_combout ))))) # (!\my_processor|ctrl_readRegB[1]~1_combout  & (((\my_processor|dx1|B_in[22]~410_combout ))))

	.dataa(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datab(\my_processor|dx1|B_in[22]~412_combout ),
	.datac(\my_processor|dx1|B_in[22]~410_combout ),
	.datad(\my_processor|dx1|B_in[22]~405_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[22]~413_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[22]~413 .lut_mask = 16'hDAD0;
defparam \my_processor|dx1|B_in[22]~413 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y24_N3
dffeas \my_processor|dx1|DXB|dffe22|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|DXB|dffe22|q~0_combout ),
	.asdata(\my_processor|dx1|B_in[22]~413_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\my_processor|dx1|DXB|dffe5|q~10_combout ),
	.sload(\my_processor|ctrl_readRegB[4]~4_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXB|dffe22|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXB|dffe22|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXB|dffe22|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N26
cycloneive_lcell_comb \my_processor|PCadder_branch|eba_2|orc5~0 (
// Equation(s):
// \my_processor|PCadder_branch|eba_2|orc5~0_combout  = (\my_processor|dx1|FDPC|dffe20|q~q  & ((\my_processor|dx1|DXIR|dffe16|q~q ) # ((\my_processor|dx1|FDPC|dffe21|q~q  & \my_processor|PCadder_branch|eba_2|orc3~0_combout )))) # 
// (!\my_processor|dx1|FDPC|dffe20|q~q  & (\my_processor|dx1|DXIR|dffe16|q~q  & ((\my_processor|dx1|FDPC|dffe21|q~q ) # (\my_processor|PCadder_branch|eba_2|orc3~0_combout ))))

	.dataa(\my_processor|dx1|FDPC|dffe20|q~q ),
	.datab(\my_processor|dx1|DXIR|dffe16|q~q ),
	.datac(\my_processor|dx1|FDPC|dffe21|q~q ),
	.datad(\my_processor|PCadder_branch|eba_2|orc3~0_combout ),
	.cin(gnd),
	.combout(\my_processor|PCadder_branch|eba_2|orc5~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder_branch|eba_2|orc5~0 .lut_mask = 16'hECC8;
defparam \my_processor|PCadder_branch|eba_2|orc5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y33_N14
cycloneive_lcell_comb \my_processor|PCadder_branch|eba_2|xor_sum6~0 (
// Equation(s):
// \my_processor|PCadder_branch|eba_2|xor_sum6~0_combout  = \my_processor|dx1|FDPC|dffe22|q~q  $ (\my_processor|dx1|DXIR|dffe16|q~q  $ (\my_processor|PCadder_branch|eba_2|orc5~0_combout ))

	.dataa(\my_processor|dx1|FDPC|dffe22|q~q ),
	.datab(\my_processor|dx1|DXIR|dffe16|q~q ),
	.datac(gnd),
	.datad(\my_processor|PCadder_branch|eba_2|orc5~0_combout ),
	.cin(gnd),
	.combout(\my_processor|PCadder_branch|eba_2|xor_sum6~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder_branch|eba_2|xor_sum6~0 .lut_mask = 16'h9966;
defparam \my_processor|PCadder_branch|eba_2|xor_sum6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y33_N28
cycloneive_lcell_comb \my_processor|PC_calculated[22]~84 (
// Equation(s):
// \my_processor|PC_calculated[22]~84_combout  = (\my_processor|flush~1_combout  & ((\my_processor|dx1|FDPC|dffe22|q~q ) # ((\my_processor|PC|dffe26|q~0_combout )))) # (!\my_processor|flush~1_combout  & (((!\my_processor|PC|dffe26|q~0_combout  & 
// \my_processor|dx1|DXIR|dffe22|q~q ))))

	.dataa(\my_processor|dx1|FDPC|dffe22|q~q ),
	.datab(\my_processor|flush~1_combout ),
	.datac(\my_processor|PC|dffe26|q~0_combout ),
	.datad(\my_processor|dx1|DXIR|dffe22|q~q ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[22]~84_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[22]~84 .lut_mask = 16'hCBC8;
defparam \my_processor|PC_calculated[22]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y33_N20
cycloneive_lcell_comb \my_processor|PC_calculated[22]~85 (
// Equation(s):
// \my_processor|PC_calculated[22]~85_combout  = (\my_processor|PC|dffe26|q~0_combout  & ((\my_processor|PC_calculated[22]~84_combout  & ((\my_processor|PCadder_branch|eba_2|xor_sum6~0_combout ))) # (!\my_processor|PC_calculated[22]~84_combout  & 
// (\my_processor|dx1|DXB|dffe22|q~q )))) # (!\my_processor|PC|dffe26|q~0_combout  & (((\my_processor|PC_calculated[22]~84_combout ))))

	.dataa(\my_processor|dx1|DXB|dffe22|q~q ),
	.datab(\my_processor|PCadder_branch|eba_2|xor_sum6~0_combout ),
	.datac(\my_processor|PC|dffe26|q~0_combout ),
	.datad(\my_processor|PC_calculated[22]~84_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[22]~85_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[22]~85 .lut_mask = 16'hCFA0;
defparam \my_processor|PC_calculated[22]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y33_N8
cycloneive_lcell_comb \my_processor|PC_calculated[22]~129 (
// Equation(s):
// \my_processor|PC_calculated[22]~129_combout  = (\my_processor|flush~1_combout  & ((\my_processor|flush~0_combout  & (\my_processor|PCadder|eba_2|xor_sum6~combout )) # (!\my_processor|flush~0_combout  & ((\my_processor|PC_calculated[22]~85_combout ))))) # 
// (!\my_processor|flush~1_combout  & (((\my_processor|PC_calculated[22]~85_combout ))))

	.dataa(\my_processor|PCadder|eba_2|xor_sum6~combout ),
	.datab(\my_processor|flush~1_combout ),
	.datac(\my_processor|flush~0_combout ),
	.datad(\my_processor|PC_calculated[22]~85_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[22]~129_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[22]~129 .lut_mask = 16'hBF80;
defparam \my_processor|PC_calculated[22]~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y33_N9
dffeas \my_processor|PC|dffe22|q (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\my_processor|PC_calculated[22]~129_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|PC|dffe22|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|PC|dffe22|q .is_wysiwyg = "true";
defparam \my_processor|PC|dffe22|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y33_N24
cycloneive_lcell_comb \my_processor|PC_in_FD[22]~22 (
// Equation(s):
// \my_processor|PC_in_FD[22]~22_combout  = (\my_processor|PC|dffe22|q~q  & (\my_processor|flush~1_combout  & \my_processor|flush~0_combout ))

	.dataa(\my_processor|PC|dffe22|q~q ),
	.datab(gnd),
	.datac(\my_processor|flush~1_combout ),
	.datad(\my_processor|flush~0_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_in_FD[22]~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_in_FD[22]~22 .lut_mask = 16'hA000;
defparam \my_processor|PC_in_FD[22]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y33_N25
dffeas \my_processor|PC_FD1|dffe22|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|PC_in_FD[22]~22_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|PC_FD1|dffe22|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|PC_FD1|dffe22|q .is_wysiwyg = "true";
defparam \my_processor|PC_FD1|dffe22|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y33_N12
cycloneive_lcell_comb \my_processor|dx1|PC_in[22]~22 (
// Equation(s):
// \my_processor|dx1|PC_in[22]~22_combout  = (\my_processor|PC_FD1|dffe22|q~q  & (\my_processor|flush~1_combout  & \my_processor|flush~0_combout ))

	.dataa(gnd),
	.datab(\my_processor|PC_FD1|dffe22|q~q ),
	.datac(\my_processor|flush~1_combout ),
	.datad(\my_processor|flush~0_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|PC_in[22]~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|PC_in[22]~22 .lut_mask = 16'hC000;
defparam \my_processor|dx1|PC_in[22]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y33_N13
dffeas \my_processor|dx1|FDPC|dffe22|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|PC_in[22]~22_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|FDPC|dffe22|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|FDPC|dffe22|q .is_wysiwyg = "true";
defparam \my_processor|dx1|FDPC|dffe22|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y30_N12
cycloneive_lcell_comb \my_processor|PCadder_branch|eba_2|xor_sum7 (
// Equation(s):
// \my_processor|PCadder_branch|eba_2|xor_sum7~combout  = \my_processor|dx1|FDPC|dffe23|q~q  $ (((\my_processor|dx1|FDPC|dffe22|q~q  & (\my_processor|PCadder_branch|eba_2|orc5~0_combout  & !\my_processor|dx1|DXIR|dffe16|q~q )) # 
// (!\my_processor|dx1|FDPC|dffe22|q~q  & (!\my_processor|PCadder_branch|eba_2|orc5~0_combout  & \my_processor|dx1|DXIR|dffe16|q~q ))))

	.dataa(\my_processor|dx1|FDPC|dffe22|q~q ),
	.datab(\my_processor|dx1|FDPC|dffe23|q~q ),
	.datac(\my_processor|PCadder_branch|eba_2|orc5~0_combout ),
	.datad(\my_processor|dx1|DXIR|dffe16|q~q ),
	.cin(gnd),
	.combout(\my_processor|PCadder_branch|eba_2|xor_sum7~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder_branch|eba_2|xor_sum7 .lut_mask = 16'hC96C;
defparam \my_processor|PCadder_branch|eba_2|xor_sum7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y30_N0
cycloneive_lcell_comb \my_processor|PC_calculated[23]~86 (
// Equation(s):
// \my_processor|PC_calculated[23]~86_combout  = (\my_processor|flush~1_combout  & (((\my_processor|PC|dffe26|q~0_combout )))) # (!\my_processor|flush~1_combout  & ((\my_processor|PC|dffe26|q~0_combout  & ((\my_processor|dx1|DXB|dffe23|q~q ))) # 
// (!\my_processor|PC|dffe26|q~0_combout  & (\my_processor|dx1|DXIR|dffe23|q~q ))))

	.dataa(\my_processor|flush~1_combout ),
	.datab(\my_processor|dx1|DXIR|dffe23|q~q ),
	.datac(\my_processor|dx1|DXB|dffe23|q~q ),
	.datad(\my_processor|PC|dffe26|q~0_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[23]~86_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[23]~86 .lut_mask = 16'hFA44;
defparam \my_processor|PC_calculated[23]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y30_N28
cycloneive_lcell_comb \my_processor|PC_calculated[23]~87 (
// Equation(s):
// \my_processor|PC_calculated[23]~87_combout  = (\my_processor|flush~1_combout  & ((\my_processor|PC_calculated[23]~86_combout  & ((\my_processor|PCadder_branch|eba_2|xor_sum7~combout ))) # (!\my_processor|PC_calculated[23]~86_combout  & 
// (\my_processor|dx1|FDPC|dffe23|q~q )))) # (!\my_processor|flush~1_combout  & (((\my_processor|PC_calculated[23]~86_combout ))))

	.dataa(\my_processor|flush~1_combout ),
	.datab(\my_processor|dx1|FDPC|dffe23|q~q ),
	.datac(\my_processor|PCadder_branch|eba_2|xor_sum7~combout ),
	.datad(\my_processor|PC_calculated[23]~86_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[23]~87_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[23]~87 .lut_mask = 16'hF588;
defparam \my_processor|PC_calculated[23]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y30_N22
cycloneive_lcell_comb \my_processor|PC_calculated[23]~88 (
// Equation(s):
// \my_processor|PC_calculated[23]~88_combout  = (\my_processor|flush~2_combout  & (\my_processor|PCadder|eba_2|andc6~combout  $ ((\my_processor|PC|dffe23|q~q )))) # (!\my_processor|flush~2_combout  & (((\my_processor|PC_calculated[23]~87_combout ))))

	.dataa(\my_processor|PCadder|eba_2|andc6~combout ),
	.datab(\my_processor|flush~2_combout ),
	.datac(\my_processor|PC|dffe23|q~q ),
	.datad(\my_processor|PC_calculated[23]~87_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[23]~88_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[23]~88 .lut_mask = 16'h7B48;
defparam \my_processor|PC_calculated[23]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y30_N23
dffeas \my_processor|PC|dffe23|q (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\my_processor|PC_calculated[23]~88_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|PC|dffe23|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|PC|dffe23|q .is_wysiwyg = "true";
defparam \my_processor|PC|dffe23|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y30_N10
cycloneive_lcell_comb \my_processor|PC_in_FD[23]~23 (
// Equation(s):
// \my_processor|PC_in_FD[23]~23_combout  = (\my_processor|flush~1_combout  & (\my_processor|PC|dffe23|q~q  & \my_processor|flush~0_combout ))

	.dataa(\my_processor|flush~1_combout ),
	.datab(gnd),
	.datac(\my_processor|PC|dffe23|q~q ),
	.datad(\my_processor|flush~0_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_in_FD[23]~23_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_in_FD[23]~23 .lut_mask = 16'hA000;
defparam \my_processor|PC_in_FD[23]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y30_N11
dffeas \my_processor|PC_FD1|dffe23|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|PC_in_FD[23]~23_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|PC_FD1|dffe23|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|PC_FD1|dffe23|q .is_wysiwyg = "true";
defparam \my_processor|PC_FD1|dffe23|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y30_N6
cycloneive_lcell_comb \my_processor|dx1|PC_in[23]~23 (
// Equation(s):
// \my_processor|dx1|PC_in[23]~23_combout  = (\my_processor|PC_FD1|dffe23|q~q  & (\my_processor|flush~1_combout  & \my_processor|flush~0_combout ))

	.dataa(\my_processor|PC_FD1|dffe23|q~q ),
	.datab(gnd),
	.datac(\my_processor|flush~1_combout ),
	.datad(\my_processor|flush~0_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|PC_in[23]~23_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|PC_in[23]~23 .lut_mask = 16'hA000;
defparam \my_processor|dx1|PC_in[23]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y30_N7
dffeas \my_processor|dx1|FDPC|dffe23|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|PC_in[23]~23_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|FDPC|dffe23|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|FDPC|dffe23|q .is_wysiwyg = "true";
defparam \my_processor|dx1|FDPC|dffe23|q .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y26_N23
dffeas \my_processor|xm1|xmoldp|dffe23|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dx1|FDPC|dffe23|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|xmoldp|dffe23|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|xmoldp|dffe23|q .is_wysiwyg = "true";
defparam \my_processor|xm1|xmoldp|dffe23|q .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y26_N9
dffeas \my_processor|mw1|MW_oldPC|dffe23|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|xm1|xmoldp|dffe23|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MW_oldPC|dffe23|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MW_oldPC|dffe23|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MW_oldPC|dffe23|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N20
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[17]~53 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[17]~53_combout  = (\my_processor|dx1|DXIR|dffe8|q~q  & ((\my_processor|dx1|DXIR|dffe9|q~q  & (\my_processor|dx1|DXIR|dffe10|q~q )) # (!\my_processor|dx1|DXIR|dffe9|q~q  & 
// ((\my_processor|dx1|DXIR|dffe11|q~q ))))) # (!\my_processor|dx1|DXIR|dffe8|q~q  & (((\my_processor|dx1|DXIR|dffe11|q~q ))))

	.dataa(\my_processor|dx1|DXIR|dffe10|q~q ),
	.datab(\my_processor|dx1|DXIR|dffe8|q~q ),
	.datac(\my_processor|dx1|DXIR|dffe11|q~q ),
	.datad(\my_processor|dx1|DXIR|dffe9|q~q ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[17]~53_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[17]~53 .lut_mask = 16'hB8F0;
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[17]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N22
cycloneive_lcell_comb \my_processor|PC_in_FD[27]~27 (
// Equation(s):
// \my_processor|PC_in_FD[27]~27_combout  = (\my_processor|flush~0_combout  & (\my_processor|flush~1_combout  & \my_processor|PC|dffe27|q~q ))

	.dataa(gnd),
	.datab(\my_processor|flush~0_combout ),
	.datac(\my_processor|flush~1_combout ),
	.datad(\my_processor|PC|dffe27|q~q ),
	.cin(gnd),
	.combout(\my_processor|PC_in_FD[27]~27_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_in_FD[27]~27 .lut_mask = 16'hC000;
defparam \my_processor|PC_in_FD[27]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y25_N23
dffeas \my_processor|PC_FD1|dffe27|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|PC_in_FD[27]~27_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|PC_FD1|dffe27|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|PC_FD1|dffe27|q .is_wysiwyg = "true";
defparam \my_processor|PC_FD1|dffe27|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N30
cycloneive_lcell_comb \my_processor|dx1|PC_in[27]~27 (
// Equation(s):
// \my_processor|dx1|PC_in[27]~27_combout  = (\my_processor|flush~1_combout  & (\my_processor|flush~0_combout  & \my_processor|PC_FD1|dffe27|q~q ))

	.dataa(gnd),
	.datab(\my_processor|flush~1_combout ),
	.datac(\my_processor|flush~0_combout ),
	.datad(\my_processor|PC_FD1|dffe27|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|PC_in[27]~27_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|PC_in[27]~27 .lut_mask = 16'hC000;
defparam \my_processor|dx1|PC_in[27]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y29_N31
dffeas \my_processor|dx1|FDPC|dffe27|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|PC_in[27]~27_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|FDPC|dffe27|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|FDPC|dffe27|q .is_wysiwyg = "true";
defparam \my_processor|dx1|FDPC|dffe27|q .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y29_N21
dffeas \my_processor|xm1|xmoldp|dffe27|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dx1|FDPC|dffe27|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|xmoldp|dffe27|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|xmoldp|dffe27|q .is_wysiwyg = "true";
defparam \my_processor|xm1|xmoldp|dffe27|q .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y26_N5
dffeas \my_processor|mw1|MW_oldPC|dffe27|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|xm1|xmoldp|dffe27|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MW_oldPC|dffe27|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MW_oldPC|dffe27|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MW_oldPC|dffe27|q .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y26_N17
dffeas \my_processor|mw1|MWout|dffe27|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|xm1|XMoutput|dffe27|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MWout|dffe27|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MWout|dffe27|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MWout|dffe27|q .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y21_N13
dffeas \my_regfile|gen_registers[9].regs|dffe26|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[26]~53_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[9].regs|dffe26|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[9].regs|dffe26|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[9].regs|dffe26|q .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y21_N29
dffeas \my_regfile|gen_registers[8].regs|dffe26|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[26]~53_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[8].regs|dffe26|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[8].regs|dffe26|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[8].regs|dffe26|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N12
cycloneive_lcell_comb \my_processor|dx1|B_in[26]~471 (
// Equation(s):
// \my_processor|dx1|B_in[26]~471_combout  = (\my_processor|ctrl_readRegB[1]~1_combout  & (\my_processor|ctrl_readRegB[0]~0_combout )) # (!\my_processor|ctrl_readRegB[1]~1_combout  & ((\my_processor|ctrl_readRegB[0]~0_combout  & 
// (\my_regfile|gen_registers[9].regs|dffe26|q~q )) # (!\my_processor|ctrl_readRegB[0]~0_combout  & ((\my_regfile|gen_registers[8].regs|dffe26|q~q )))))

	.dataa(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datac(\my_regfile|gen_registers[9].regs|dffe26|q~q ),
	.datad(\my_regfile|gen_registers[8].regs|dffe26|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[26]~471_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[26]~471 .lut_mask = 16'hD9C8;
defparam \my_processor|dx1|B_in[26]~471 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y21_N23
dffeas \my_regfile|gen_registers[10].regs|dffe26|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[26]~53_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[10].regs|dffe26|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[10].regs|dffe26|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[10].regs|dffe26|q .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y21_N27
dffeas \my_regfile|gen_registers[11].regs|dffe26|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[26]~53_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[11].regs|dffe26|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[11].regs|dffe26|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[11].regs|dffe26|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N22
cycloneive_lcell_comb \my_processor|dx1|B_in[26]~472 (
// Equation(s):
// \my_processor|dx1|B_in[26]~472_combout  = (\my_processor|ctrl_readRegB[1]~1_combout  & ((\my_processor|dx1|B_in[26]~471_combout  & ((\my_regfile|gen_registers[11].regs|dffe26|q~q ))) # (!\my_processor|dx1|B_in[26]~471_combout  & 
// (\my_regfile|gen_registers[10].regs|dffe26|q~q )))) # (!\my_processor|ctrl_readRegB[1]~1_combout  & (\my_processor|dx1|B_in[26]~471_combout ))

	.dataa(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datab(\my_processor|dx1|B_in[26]~471_combout ),
	.datac(\my_regfile|gen_registers[10].regs|dffe26|q~q ),
	.datad(\my_regfile|gen_registers[11].regs|dffe26|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[26]~472_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[26]~472 .lut_mask = 16'hEC64;
defparam \my_processor|dx1|B_in[26]~472 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y23_N19
dffeas \my_regfile|gen_registers[4].regs|dffe26|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[26]~53_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[4].regs|dffe26|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[4].regs|dffe26|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[4].regs|dffe26|q .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y23_N21
dffeas \my_regfile|gen_registers[6].regs|dffe26|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[26]~53_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[6].regs|dffe26|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[6].regs|dffe26|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[6].regs|dffe26|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N20
cycloneive_lcell_comb \my_processor|dx1|B_in[26]~468 (
// Equation(s):
// \my_processor|dx1|B_in[26]~468_combout  = (\my_processor|ctrl_readRegB[1]~1_combout  & (((\my_regfile|gen_registers[6].regs|dffe26|q~q ) # (\my_processor|ctrl_readRegB[0]~0_combout )))) # (!\my_processor|ctrl_readRegB[1]~1_combout  & 
// (\my_regfile|gen_registers[4].regs|dffe26|q~q  & ((!\my_processor|ctrl_readRegB[0]~0_combout ))))

	.dataa(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datab(\my_regfile|gen_registers[4].regs|dffe26|q~q ),
	.datac(\my_regfile|gen_registers[6].regs|dffe26|q~q ),
	.datad(\my_processor|ctrl_readRegB[0]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[26]~468_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[26]~468 .lut_mask = 16'hAAE4;
defparam \my_processor|dx1|B_in[26]~468 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y23_N5
dffeas \my_regfile|gen_registers[7].regs|dffe26|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[26]~53_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[7].regs|dffe26|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[7].regs|dffe26|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[7].regs|dffe26|q .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y23_N9
dffeas \my_regfile|gen_registers[5].regs|dffe26|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[26]~53_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[5].regs|dffe26|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[5].regs|dffe26|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[5].regs|dffe26|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N8
cycloneive_lcell_comb \my_processor|dx1|B_in[26]~469 (
// Equation(s):
// \my_processor|dx1|B_in[26]~469_combout  = (\my_processor|dx1|B_in[26]~468_combout  & ((\my_regfile|gen_registers[7].regs|dffe26|q~q ) # ((!\my_processor|ctrl_readRegB[0]~0_combout )))) # (!\my_processor|dx1|B_in[26]~468_combout  & 
// (((\my_regfile|gen_registers[5].regs|dffe26|q~q  & \my_processor|ctrl_readRegB[0]~0_combout ))))

	.dataa(\my_processor|dx1|B_in[26]~468_combout ),
	.datab(\my_regfile|gen_registers[7].regs|dffe26|q~q ),
	.datac(\my_regfile|gen_registers[5].regs|dffe26|q~q ),
	.datad(\my_processor|ctrl_readRegB[0]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[26]~469_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[26]~469 .lut_mask = 16'hD8AA;
defparam \my_processor|dx1|B_in[26]~469 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y24_N31
dffeas \my_regfile|gen_registers[3].regs|dffe26|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[26]~53_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[3].regs|dffe26|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[3].regs|dffe26|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[3].regs|dffe26|q .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y24_N17
dffeas \my_regfile|gen_registers[2].regs|dffe26|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[26]~53_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[2].regs|dffe26|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[2].regs|dffe26|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[2].regs|dffe26|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N30
cycloneive_lcell_comb \my_processor|dx1|B_in[26]~470 (
// Equation(s):
// \my_processor|dx1|B_in[26]~470_combout  = (\my_processor|dx1|DXB|dffe5|q~11_combout  & (\my_processor|dx1|DXB|dffe5|q~9_combout )) # (!\my_processor|dx1|DXB|dffe5|q~11_combout  & ((\my_processor|dx1|DXB|dffe5|q~9_combout  & 
// (\my_regfile|gen_registers[3].regs|dffe26|q~q )) # (!\my_processor|dx1|DXB|dffe5|q~9_combout  & ((\my_regfile|gen_registers[2].regs|dffe26|q~q )))))

	.dataa(\my_processor|dx1|DXB|dffe5|q~11_combout ),
	.datab(\my_processor|dx1|DXB|dffe5|q~9_combout ),
	.datac(\my_regfile|gen_registers[3].regs|dffe26|q~q ),
	.datad(\my_regfile|gen_registers[2].regs|dffe26|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[26]~470_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[26]~470 .lut_mask = 16'hD9C8;
defparam \my_processor|dx1|B_in[26]~470 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N26
cycloneive_lcell_comb \my_processor|dx1|B_in[26]~473 (
// Equation(s):
// \my_processor|dx1|B_in[26]~473_combout  = (\my_processor|dx1|DXB|dffe5|q~11_combout  & ((\my_processor|dx1|B_in[26]~470_combout  & (\my_processor|dx1|B_in[26]~472_combout )) # (!\my_processor|dx1|B_in[26]~470_combout  & 
// ((\my_processor|dx1|B_in[26]~469_combout ))))) # (!\my_processor|dx1|DXB|dffe5|q~11_combout  & (((\my_processor|dx1|B_in[26]~470_combout ))))

	.dataa(\my_processor|dx1|DXB|dffe5|q~11_combout ),
	.datab(\my_processor|dx1|B_in[26]~472_combout ),
	.datac(\my_processor|dx1|B_in[26]~469_combout ),
	.datad(\my_processor|dx1|B_in[26]~470_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[26]~473_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[26]~473 .lut_mask = 16'hDDA0;
defparam \my_processor|dx1|B_in[26]~473 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y25_N15
dffeas \my_regfile|gen_registers[14].regs|dffe26|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[26]~53_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[14].regs|dffe26|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[14].regs|dffe26|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[14].regs|dffe26|q .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y26_N9
dffeas \my_regfile|gen_registers[12].regs|dffe26|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[26]~53_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[12].regs|dffe26|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[12].regs|dffe26|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[12].regs|dffe26|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N14
cycloneive_lcell_comb \my_processor|dx1|B_in[26]~474 (
// Equation(s):
// \my_processor|dx1|B_in[26]~474_combout  = (\my_processor|ctrl_readRegB[1]~1_combout  & ((\my_processor|ctrl_readRegB[0]~0_combout ) # ((\my_regfile|gen_registers[14].regs|dffe26|q~q )))) # (!\my_processor|ctrl_readRegB[1]~1_combout  & 
// (!\my_processor|ctrl_readRegB[0]~0_combout  & ((\my_regfile|gen_registers[12].regs|dffe26|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datac(\my_regfile|gen_registers[14].regs|dffe26|q~q ),
	.datad(\my_regfile|gen_registers[12].regs|dffe26|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[26]~474_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[26]~474 .lut_mask = 16'hB9A8;
defparam \my_processor|dx1|B_in[26]~474 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y25_N13
dffeas \my_regfile|gen_registers[13].regs|dffe26|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[26]~53_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[13].regs|dffe26|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[13].regs|dffe26|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[13].regs|dffe26|q .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y26_N15
dffeas \my_regfile|gen_registers[15].regs|dffe26|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[26]~53_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[15].regs|dffe26|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[15].regs|dffe26|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[15].regs|dffe26|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N12
cycloneive_lcell_comb \my_processor|dx1|B_in[26]~475 (
// Equation(s):
// \my_processor|dx1|B_in[26]~475_combout  = (\my_processor|ctrl_readRegB[0]~0_combout  & ((\my_processor|dx1|B_in[26]~474_combout  & ((\my_regfile|gen_registers[15].regs|dffe26|q~q ))) # (!\my_processor|dx1|B_in[26]~474_combout  & 
// (\my_regfile|gen_registers[13].regs|dffe26|q~q )))) # (!\my_processor|ctrl_readRegB[0]~0_combout  & (\my_processor|dx1|B_in[26]~474_combout ))

	.dataa(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datab(\my_processor|dx1|B_in[26]~474_combout ),
	.datac(\my_regfile|gen_registers[13].regs|dffe26|q~q ),
	.datad(\my_regfile|gen_registers[15].regs|dffe26|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[26]~475_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[26]~475 .lut_mask = 16'hEC64;
defparam \my_processor|dx1|B_in[26]~475 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N20
cycloneive_lcell_comb \my_processor|dx1|DXB|dffe26|q~0 (
// Equation(s):
// \my_processor|dx1|DXB|dffe26|q~0_combout  = (\my_processor|dx1|DXB|dffe5|q~12_combout  & ((\my_processor|dx1|B_in[26]~475_combout ))) # (!\my_processor|dx1|DXB|dffe5|q~12_combout  & (\my_processor|dx1|B_in[26]~473_combout ))

	.dataa(\my_processor|dx1|DXB|dffe5|q~12_combout ),
	.datab(\my_processor|dx1|B_in[26]~473_combout ),
	.datac(gnd),
	.datad(\my_processor|dx1|B_in[26]~475_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|DXB|dffe26|q~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|DXB|dffe26|q~0 .lut_mask = 16'hEE44;
defparam \my_processor|dx1|DXB|dffe26|q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N12
cycloneive_lcell_comb \my_regfile|gen_registers[19].regs|dffe26|q~feeder (
// Equation(s):
// \my_regfile|gen_registers[19].regs|dffe26|q~feeder_combout  = \my_processor|WM_bypass_data[26]~53_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|WM_bypass_data[26]~53_combout ),
	.cin(gnd),
	.combout(\my_regfile|gen_registers[19].regs|dffe26|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|gen_registers[19].regs|dffe26|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|gen_registers[19].regs|dffe26|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y27_N13
dffeas \my_regfile|gen_registers[19].regs|dffe26|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|gen_registers[19].regs|dffe26|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|decoder_writeReg|and16~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[19].regs|dffe26|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[19].regs|dffe26|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[19].regs|dffe26|q .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y27_N29
dffeas \my_regfile|gen_registers[27].regs|dffe26|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[26]~53_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[27].regs|dffe26|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[27].regs|dffe26|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[27].regs|dffe26|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N28
cycloneive_lcell_comb \my_processor|dx1|B_in[26]~483 (
// Equation(s):
// \my_processor|dx1|B_in[26]~483_combout  = (\my_processor|ctrl_readRegB[3]~3_combout  & (((\my_regfile|gen_registers[27].regs|dffe26|q~q ) # (\my_processor|ctrl_readRegB[2]~2_combout )))) # (!\my_processor|ctrl_readRegB[3]~3_combout  & 
// (\my_regfile|gen_registers[19].regs|dffe26|q~q  & ((!\my_processor|ctrl_readRegB[2]~2_combout ))))

	.dataa(\my_regfile|gen_registers[19].regs|dffe26|q~q ),
	.datab(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datac(\my_regfile|gen_registers[27].regs|dffe26|q~q ),
	.datad(\my_processor|ctrl_readRegB[2]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[26]~483_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[26]~483 .lut_mask = 16'hCCE2;
defparam \my_processor|dx1|B_in[26]~483 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y28_N11
dffeas \my_regfile|gen_registers[31].regs|dffe26|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[26]~53_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[31].regs|dffe26|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[31].regs|dffe26|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[31].regs|dffe26|q .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y28_N1
dffeas \my_regfile|gen_registers[23].regs|dffe26|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[26]~53_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[23].regs|dffe26|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[23].regs|dffe26|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[23].regs|dffe26|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N10
cycloneive_lcell_comb \my_processor|dx1|B_in[26]~484 (
// Equation(s):
// \my_processor|dx1|B_in[26]~484_combout  = (\my_processor|ctrl_readRegB[2]~2_combout  & ((\my_processor|dx1|B_in[26]~483_combout  & (\my_regfile|gen_registers[31].regs|dffe26|q~q )) # (!\my_processor|dx1|B_in[26]~483_combout  & 
// ((\my_regfile|gen_registers[23].regs|dffe26|q~q ))))) # (!\my_processor|ctrl_readRegB[2]~2_combout  & (\my_processor|dx1|B_in[26]~483_combout ))

	.dataa(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datab(\my_processor|dx1|B_in[26]~483_combout ),
	.datac(\my_regfile|gen_registers[31].regs|dffe26|q~q ),
	.datad(\my_regfile|gen_registers[23].regs|dffe26|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[26]~484_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[26]~484 .lut_mask = 16'hE6C4;
defparam \my_processor|dx1|B_in[26]~484 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y30_N3
dffeas \my_regfile|gen_registers[20].regs|dffe26|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[26]~53_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[20].regs|dffe26|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[20].regs|dffe26|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[20].regs|dffe26|q .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y29_N1
dffeas \my_regfile|gen_registers[16].regs|dffe26|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[26]~53_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[16].regs|dffe26|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[16].regs|dffe26|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[16].regs|dffe26|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y30_N2
cycloneive_lcell_comb \my_processor|dx1|B_in[26]~480 (
// Equation(s):
// \my_processor|dx1|B_in[26]~480_combout  = (\my_processor|ctrl_readRegB[3]~3_combout  & (\my_processor|ctrl_readRegB[2]~2_combout )) # (!\my_processor|ctrl_readRegB[3]~3_combout  & ((\my_processor|ctrl_readRegB[2]~2_combout  & 
// (\my_regfile|gen_registers[20].regs|dffe26|q~q )) # (!\my_processor|ctrl_readRegB[2]~2_combout  & ((\my_regfile|gen_registers[16].regs|dffe26|q~q )))))

	.dataa(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datab(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datac(\my_regfile|gen_registers[20].regs|dffe26|q~q ),
	.datad(\my_regfile|gen_registers[16].regs|dffe26|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[26]~480_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[26]~480 .lut_mask = 16'hD9C8;
defparam \my_processor|dx1|B_in[26]~480 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y30_N29
dffeas \my_regfile|gen_registers[24].regs|dffe26|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[26]~53_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[24].regs|dffe26|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[24].regs|dffe26|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[24].regs|dffe26|q .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y29_N3
dffeas \my_regfile|gen_registers[28].regs|dffe26|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[26]~53_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[28].regs|dffe26|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[28].regs|dffe26|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[28].regs|dffe26|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y30_N28
cycloneive_lcell_comb \my_processor|dx1|B_in[26]~481 (
// Equation(s):
// \my_processor|dx1|B_in[26]~481_combout  = (\my_processor|ctrl_readRegB[3]~3_combout  & ((\my_processor|dx1|B_in[26]~480_combout  & ((\my_regfile|gen_registers[28].regs|dffe26|q~q ))) # (!\my_processor|dx1|B_in[26]~480_combout  & 
// (\my_regfile|gen_registers[24].regs|dffe26|q~q )))) # (!\my_processor|ctrl_readRegB[3]~3_combout  & (\my_processor|dx1|B_in[26]~480_combout ))

	.dataa(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datab(\my_processor|dx1|B_in[26]~480_combout ),
	.datac(\my_regfile|gen_registers[24].regs|dffe26|q~q ),
	.datad(\my_regfile|gen_registers[28].regs|dffe26|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[26]~481_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[26]~481 .lut_mask = 16'hEC64;
defparam \my_processor|dx1|B_in[26]~481 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y32_N19
dffeas \my_regfile|gen_registers[29].regs|dffe26|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[26]~53_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[29].regs|dffe26|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[29].regs|dffe26|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[29].regs|dffe26|q .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y32_N23
dffeas \my_regfile|gen_registers[17].regs|dffe26|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[26]~53_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[17].regs|dffe26|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[17].regs|dffe26|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[17].regs|dffe26|q .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y32_N1
dffeas \my_regfile|gen_registers[25].regs|dffe26|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[26]~53_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[25].regs|dffe26|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[25].regs|dffe26|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[25].regs|dffe26|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y32_N0
cycloneive_lcell_comb \my_processor|dx1|B_in[26]~478 (
// Equation(s):
// \my_processor|dx1|B_in[26]~478_combout  = (\my_processor|ctrl_readRegB[2]~2_combout  & (((\my_processor|ctrl_readRegB[3]~3_combout )))) # (!\my_processor|ctrl_readRegB[2]~2_combout  & ((\my_processor|ctrl_readRegB[3]~3_combout  & 
// ((\my_regfile|gen_registers[25].regs|dffe26|q~q ))) # (!\my_processor|ctrl_readRegB[3]~3_combout  & (\my_regfile|gen_registers[17].regs|dffe26|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datab(\my_regfile|gen_registers[17].regs|dffe26|q~q ),
	.datac(\my_regfile|gen_registers[25].regs|dffe26|q~q ),
	.datad(\my_processor|ctrl_readRegB[3]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[26]~478_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[26]~478 .lut_mask = 16'hFA44;
defparam \my_processor|dx1|B_in[26]~478 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y32_N25
dffeas \my_regfile|gen_registers[21].regs|dffe26|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[26]~53_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[21].regs|dffe26|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[21].regs|dffe26|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[21].regs|dffe26|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y32_N24
cycloneive_lcell_comb \my_processor|dx1|B_in[26]~479 (
// Equation(s):
// \my_processor|dx1|B_in[26]~479_combout  = (\my_processor|dx1|B_in[26]~478_combout  & ((\my_regfile|gen_registers[29].regs|dffe26|q~q ) # ((!\my_processor|ctrl_readRegB[2]~2_combout )))) # (!\my_processor|dx1|B_in[26]~478_combout  & 
// (((\my_regfile|gen_registers[21].regs|dffe26|q~q  & \my_processor|ctrl_readRegB[2]~2_combout ))))

	.dataa(\my_regfile|gen_registers[29].regs|dffe26|q~q ),
	.datab(\my_processor|dx1|B_in[26]~478_combout ),
	.datac(\my_regfile|gen_registers[21].regs|dffe26|q~q ),
	.datad(\my_processor|ctrl_readRegB[2]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[26]~479_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[26]~479 .lut_mask = 16'hB8CC;
defparam \my_processor|dx1|B_in[26]~479 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y31_N30
cycloneive_lcell_comb \my_processor|dx1|B_in[26]~482 (
// Equation(s):
// \my_processor|dx1|B_in[26]~482_combout  = (\my_processor|ctrl_readRegB[1]~1_combout  & (((\my_processor|ctrl_readRegB[0]~0_combout )))) # (!\my_processor|ctrl_readRegB[1]~1_combout  & ((\my_processor|ctrl_readRegB[0]~0_combout  & 
// ((\my_processor|dx1|B_in[26]~479_combout ))) # (!\my_processor|ctrl_readRegB[0]~0_combout  & (\my_processor|dx1|B_in[26]~481_combout ))))

	.dataa(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datab(\my_processor|dx1|B_in[26]~481_combout ),
	.datac(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datad(\my_processor|dx1|B_in[26]~479_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[26]~482_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[26]~482 .lut_mask = 16'hF4A4;
defparam \my_processor|dx1|B_in[26]~482 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y31_N21
dffeas \my_regfile|gen_registers[18].regs|dffe26|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[26]~53_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[18].regs|dffe26|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[18].regs|dffe26|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[18].regs|dffe26|q .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y31_N29
dffeas \my_regfile|gen_registers[22].regs|dffe26|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[26]~53_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[22].regs|dffe26|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[22].regs|dffe26|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[22].regs|dffe26|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y31_N28
cycloneive_lcell_comb \my_processor|dx1|B_in[26]~476 (
// Equation(s):
// \my_processor|dx1|B_in[26]~476_combout  = (\my_processor|ctrl_readRegB[3]~3_combout  & (((\my_processor|ctrl_readRegB[2]~2_combout )))) # (!\my_processor|ctrl_readRegB[3]~3_combout  & ((\my_processor|ctrl_readRegB[2]~2_combout  & 
// ((\my_regfile|gen_registers[22].regs|dffe26|q~q ))) # (!\my_processor|ctrl_readRegB[2]~2_combout  & (\my_regfile|gen_registers[18].regs|dffe26|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datab(\my_regfile|gen_registers[18].regs|dffe26|q~q ),
	.datac(\my_regfile|gen_registers[22].regs|dffe26|q~q ),
	.datad(\my_processor|ctrl_readRegB[2]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[26]~476_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[26]~476 .lut_mask = 16'hFA44;
defparam \my_processor|dx1|B_in[26]~476 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y31_N11
dffeas \my_regfile|gen_registers[30].regs|dffe26|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[26]~53_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[30].regs|dffe26|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[30].regs|dffe26|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[30].regs|dffe26|q .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y31_N15
dffeas \my_regfile|gen_registers[26].regs|dffe26|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[26]~53_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[26].regs|dffe26|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[26].regs|dffe26|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[26].regs|dffe26|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y31_N10
cycloneive_lcell_comb \my_processor|dx1|B_in[26]~477 (
// Equation(s):
// \my_processor|dx1|B_in[26]~477_combout  = (\my_processor|ctrl_readRegB[3]~3_combout  & ((\my_processor|dx1|B_in[26]~476_combout  & (\my_regfile|gen_registers[30].regs|dffe26|q~q )) # (!\my_processor|dx1|B_in[26]~476_combout  & 
// ((\my_regfile|gen_registers[26].regs|dffe26|q~q ))))) # (!\my_processor|ctrl_readRegB[3]~3_combout  & (\my_processor|dx1|B_in[26]~476_combout ))

	.dataa(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datab(\my_processor|dx1|B_in[26]~476_combout ),
	.datac(\my_regfile|gen_registers[30].regs|dffe26|q~q ),
	.datad(\my_regfile|gen_registers[26].regs|dffe26|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[26]~477_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[26]~477 .lut_mask = 16'hE6C4;
defparam \my_processor|dx1|B_in[26]~477 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y31_N14
cycloneive_lcell_comb \my_processor|dx1|B_in[26]~485 (
// Equation(s):
// \my_processor|dx1|B_in[26]~485_combout  = (\my_processor|dx1|B_in[26]~482_combout  & ((\my_processor|dx1|B_in[26]~484_combout ) # ((!\my_processor|ctrl_readRegB[1]~1_combout )))) # (!\my_processor|dx1|B_in[26]~482_combout  & 
// (((\my_processor|dx1|B_in[26]~477_combout  & \my_processor|ctrl_readRegB[1]~1_combout ))))

	.dataa(\my_processor|dx1|B_in[26]~484_combout ),
	.datab(\my_processor|dx1|B_in[26]~482_combout ),
	.datac(\my_processor|dx1|B_in[26]~477_combout ),
	.datad(\my_processor|ctrl_readRegB[1]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[26]~485_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[26]~485 .lut_mask = 16'hB8CC;
defparam \my_processor|dx1|B_in[26]~485 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y24_N21
dffeas \my_processor|dx1|DXB|dffe26|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|DXB|dffe26|q~0_combout ),
	.asdata(\my_processor|dx1|B_in[26]~485_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\my_processor|dx1|DXB|dffe5|q~10_combout ),
	.sload(\my_processor|ctrl_readRegB[4]~4_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXB|dffe26|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXB|dffe26|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXB|dffe26|q .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y25_N3
dffeas \my_processor|xm1|b|dffe26|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dx1|DXB|dffe26|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|b|dffe26|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|b|dffe26|q .is_wysiwyg = "true";
defparam \my_processor|xm1|b|dffe26|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N2
cycloneive_lcell_comb \my_processor|data[26]~26 (
// Equation(s):
// \my_processor|data[26]~26_combout  = (\my_processor|WM_bypass~3_combout  & (\my_processor|WM_bypass_data[26]~53_combout )) # (!\my_processor|WM_bypass~3_combout  & ((\my_processor|xm1|b|dffe26|q~q )))

	.dataa(\my_processor|WM_bypass_data[26]~53_combout ),
	.datab(gnd),
	.datac(\my_processor|xm1|b|dffe26|q~q ),
	.datad(\my_processor|WM_bypass~3_combout ),
	.cin(gnd),
	.combout(\my_processor|data[26]~26_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[26]~26 .lut_mask = 16'hAAF0;
defparam \my_processor|data[26]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y22_N17
dffeas \my_processor|xm1|b|dffe27|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dx1|DXB|dffe27|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|b|dffe27|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|b|dffe27|q .is_wysiwyg = "true";
defparam \my_processor|xm1|b|dffe27|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N16
cycloneive_lcell_comb \my_processor|data[27]~27 (
// Equation(s):
// \my_processor|data[27]~27_combout  = (\my_processor|WM_bypass~3_combout  & (\my_processor|WM_bypass_data[27]~55_combout )) # (!\my_processor|WM_bypass~3_combout  & ((\my_processor|xm1|b|dffe27|q~q )))

	.dataa(gnd),
	.datab(\my_processor|WM_bypass_data[27]~55_combout ),
	.datac(\my_processor|xm1|b|dffe27|q~q ),
	.datad(\my_processor|WM_bypass~3_combout ),
	.cin(gnd),
	.combout(\my_processor|data[27]~27_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[27]~27 .lut_mask = 16'hCCF0;
defparam \my_processor|data[27]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y22_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(\my_processor|xm1|XMcontrol|dffe5|q~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[27]~27_combout ,\my_processor|data[26]~26_combout }),
	.portaaddr({\my_processor|xm1|XMoutput|dffe11|q~q ,\my_processor|xm1|XMoutput|dffe10|q~q ,\my_processor|xm1|XMoutput|dffe9|q~q ,\my_processor|xm1|XMoutput|dffe8|q~q ,\my_processor|xm1|XMoutput|dffe7|q~q ,\my_processor|xm1|XMoutput|dffe6|q~q ,
\my_processor|xm1|XMoutput|dffe5|q~q ,\my_processor|xm1|XMoutput|dffe4|q~q ,\my_processor|xm1|XMoutput|dffe3|q~q ,\my_processor|xm1|XMoutput|dffe2|q~q ,\my_processor|xm1|XMoutput|dffe1|q~q ,\my_processor|xm1|XMoutput|dffe0|q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .init_file = "notes.mif";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_7ih1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M9K";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002AAAA00A2A8AA2AAAAAAA00AAAAA8028;
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N6
cycloneive_lcell_comb \my_processor|mw1|MWmem|dffe27|q~feeder (
// Equation(s):
// \my_processor|mw1|MWmem|dffe27|q~feeder_combout  = \my_dmem|altsyncram_component|auto_generated|q_a [27]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [27]),
	.cin(gnd),
	.combout(\my_processor|mw1|MWmem|dffe27|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mw1|MWmem|dffe27|q~feeder .lut_mask = 16'hFF00;
defparam \my_processor|mw1|MWmem|dffe27|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y26_N7
dffeas \my_processor|mw1|MWmem|dffe27|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|mw1|MWmem|dffe27|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MWmem|dffe27|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MWmem|dffe27|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MWmem|dffe27|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N16
cycloneive_lcell_comb \my_processor|WM_bypass_data[27]~54 (
// Equation(s):
// \my_processor|WM_bypass_data[27]~54_combout  = (!\my_processor|mw1|MWctrl|dffe18|q~q  & ((\my_processor|mw1|MWctrl|dffe16|q~q  & ((\my_processor|mw1|MWmem|dffe27|q~q ))) # (!\my_processor|mw1|MWctrl|dffe16|q~q  & (\my_processor|mw1|MWout|dffe27|q~q ))))

	.dataa(\my_processor|mw1|MWctrl|dffe18|q~q ),
	.datab(\my_processor|mw1|MWctrl|dffe16|q~q ),
	.datac(\my_processor|mw1|MWout|dffe27|q~q ),
	.datad(\my_processor|mw1|MWmem|dffe27|q~q ),
	.cin(gnd),
	.combout(\my_processor|WM_bypass_data[27]~54_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|WM_bypass_data[27]~54 .lut_mask = 16'h5410;
defparam \my_processor|WM_bypass_data[27]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N4
cycloneive_lcell_comb \my_processor|WM_bypass_data[27]~55 (
// Equation(s):
// \my_processor|WM_bypass_data[27]~55_combout  = (\my_processor|WM_bypass_data[27]~54_combout ) # ((\my_processor|mw1|MWctrl|dffe18|q~q  & \my_processor|mw1|MW_oldPC|dffe27|q~q ))

	.dataa(\my_processor|mw1|MWctrl|dffe18|q~q ),
	.datab(gnd),
	.datac(\my_processor|mw1|MW_oldPC|dffe27|q~q ),
	.datad(\my_processor|WM_bypass_data[27]~54_combout ),
	.cin(gnd),
	.combout(\my_processor|WM_bypass_data[27]~55_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|WM_bypass_data[27]~55 .lut_mask = 16'hFFA0;
defparam \my_processor|WM_bypass_data[27]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y26_N3
dffeas \my_regfile|gen_registers[15].regs|dffe27|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[27]~55_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[15].regs|dffe27|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[15].regs|dffe27|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[15].regs|dffe27|q .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y26_N17
dffeas \my_regfile|gen_registers[14].regs|dffe27|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[27]~55_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[14].regs|dffe27|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[14].regs|dffe27|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[14].regs|dffe27|q .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y26_N23
dffeas \my_regfile|gen_registers[13].regs|dffe27|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[27]~55_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[13].regs|dffe27|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[13].regs|dffe27|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[13].regs|dffe27|q .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y26_N25
dffeas \my_regfile|gen_registers[12].regs|dffe27|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[27]~55_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[12].regs|dffe27|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[12].regs|dffe27|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[12].regs|dffe27|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N22
cycloneive_lcell_comb \my_processor|dx1|B_in[27]~492 (
// Equation(s):
// \my_processor|dx1|B_in[27]~492_combout  = (\my_processor|ctrl_readRegB[1]~1_combout  & (\my_processor|ctrl_readRegB[0]~0_combout )) # (!\my_processor|ctrl_readRegB[1]~1_combout  & ((\my_processor|ctrl_readRegB[0]~0_combout  & 
// (\my_regfile|gen_registers[13].regs|dffe27|q~q )) # (!\my_processor|ctrl_readRegB[0]~0_combout  & ((\my_regfile|gen_registers[12].regs|dffe27|q~q )))))

	.dataa(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datac(\my_regfile|gen_registers[13].regs|dffe27|q~q ),
	.datad(\my_regfile|gen_registers[12].regs|dffe27|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[27]~492_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[27]~492 .lut_mask = 16'hD9C8;
defparam \my_processor|dx1|B_in[27]~492 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N16
cycloneive_lcell_comb \my_processor|dx1|B_in[27]~493 (
// Equation(s):
// \my_processor|dx1|B_in[27]~493_combout  = (\my_processor|ctrl_readRegB[1]~1_combout  & ((\my_processor|dx1|B_in[27]~492_combout  & (\my_regfile|gen_registers[15].regs|dffe27|q~q )) # (!\my_processor|dx1|B_in[27]~492_combout  & 
// ((\my_regfile|gen_registers[14].regs|dffe27|q~q ))))) # (!\my_processor|ctrl_readRegB[1]~1_combout  & (((\my_processor|dx1|B_in[27]~492_combout ))))

	.dataa(\my_regfile|gen_registers[15].regs|dffe27|q~q ),
	.datab(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datac(\my_regfile|gen_registers[14].regs|dffe27|q~q ),
	.datad(\my_processor|dx1|B_in[27]~492_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[27]~493_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[27]~493 .lut_mask = 16'hBBC0;
defparam \my_processor|dx1|B_in[27]~493 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y23_N21
dffeas \my_regfile|gen_registers[3].regs|dffe27|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[27]~55_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[3].regs|dffe27|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[3].regs|dffe27|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[3].regs|dffe27|q .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y23_N5
dffeas \my_regfile|gen_registers[11].regs|dffe27|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[27]~55_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[11].regs|dffe27|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[11].regs|dffe27|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[11].regs|dffe27|q .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y23_N23
dffeas \my_regfile|gen_registers[9].regs|dffe27|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[27]~55_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[9].regs|dffe27|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[9].regs|dffe27|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[9].regs|dffe27|q .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y21_N25
dffeas \my_regfile|gen_registers[10].regs|dffe27|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[27]~55_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[10].regs|dffe27|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[10].regs|dffe27|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[10].regs|dffe27|q .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y25_N1
dffeas \my_regfile|gen_registers[8].regs|dffe27|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[27]~55_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[8].regs|dffe27|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[8].regs|dffe27|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[8].regs|dffe27|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N24
cycloneive_lcell_comb \my_processor|dx1|B_in[27]~489 (
// Equation(s):
// \my_processor|dx1|B_in[27]~489_combout  = (\my_processor|ctrl_readRegB[0]~0_combout  & (\my_processor|ctrl_readRegB[1]~1_combout )) # (!\my_processor|ctrl_readRegB[0]~0_combout  & ((\my_processor|ctrl_readRegB[1]~1_combout  & 
// (\my_regfile|gen_registers[10].regs|dffe27|q~q )) # (!\my_processor|ctrl_readRegB[1]~1_combout  & ((\my_regfile|gen_registers[8].regs|dffe27|q~q )))))

	.dataa(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datac(\my_regfile|gen_registers[10].regs|dffe27|q~q ),
	.datad(\my_regfile|gen_registers[8].regs|dffe27|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[27]~489_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[27]~489 .lut_mask = 16'hD9C8;
defparam \my_processor|dx1|B_in[27]~489 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N22
cycloneive_lcell_comb \my_processor|dx1|B_in[27]~490 (
// Equation(s):
// \my_processor|dx1|B_in[27]~490_combout  = (\my_processor|ctrl_readRegB[0]~0_combout  & ((\my_processor|dx1|B_in[27]~489_combout  & (\my_regfile|gen_registers[11].regs|dffe27|q~q )) # (!\my_processor|dx1|B_in[27]~489_combout  & 
// ((\my_regfile|gen_registers[9].regs|dffe27|q~q ))))) # (!\my_processor|ctrl_readRegB[0]~0_combout  & (((\my_processor|dx1|B_in[27]~489_combout ))))

	.dataa(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datab(\my_regfile|gen_registers[11].regs|dffe27|q~q ),
	.datac(\my_regfile|gen_registers[9].regs|dffe27|q~q ),
	.datad(\my_processor|dx1|B_in[27]~489_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[27]~490_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[27]~490 .lut_mask = 16'hDDA0;
defparam \my_processor|dx1|B_in[27]~490 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y23_N1
dffeas \my_regfile|gen_registers[2].regs|dffe27|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[27]~55_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[2].regs|dffe27|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[2].regs|dffe27|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[2].regs|dffe27|q .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y22_N11
dffeas \my_regfile|gen_registers[5].regs|dffe27|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[27]~55_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[5].regs|dffe27|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[5].regs|dffe27|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[5].regs|dffe27|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N8
cycloneive_lcell_comb \my_regfile|gen_registers[4].regs|dffe27|q~feeder (
// Equation(s):
// \my_regfile|gen_registers[4].regs|dffe27|q~feeder_combout  = \my_processor|WM_bypass_data[27]~55_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|WM_bypass_data[27]~55_combout ),
	.cin(gnd),
	.combout(\my_regfile|gen_registers[4].regs|dffe27|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|gen_registers[4].regs|dffe27|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|gen_registers[4].regs|dffe27|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y22_N9
dffeas \my_regfile|gen_registers[4].regs|dffe27|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|gen_registers[4].regs|dffe27|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|decoder_writeReg|and16~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[4].regs|dffe27|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[4].regs|dffe27|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[4].regs|dffe27|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N10
cycloneive_lcell_comb \my_processor|dx1|B_in[27]~486 (
// Equation(s):
// \my_processor|dx1|B_in[27]~486_combout  = (\my_processor|ctrl_readRegB[0]~0_combout  & ((\my_processor|ctrl_readRegB[1]~1_combout ) # ((\my_regfile|gen_registers[5].regs|dffe27|q~q )))) # (!\my_processor|ctrl_readRegB[0]~0_combout  & 
// (!\my_processor|ctrl_readRegB[1]~1_combout  & ((\my_regfile|gen_registers[4].regs|dffe27|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datac(\my_regfile|gen_registers[5].regs|dffe27|q~q ),
	.datad(\my_regfile|gen_registers[4].regs|dffe27|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[27]~486_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[27]~486 .lut_mask = 16'hB9A8;
defparam \my_processor|dx1|B_in[27]~486 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y23_N17
dffeas \my_regfile|gen_registers[6].regs|dffe27|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[27]~55_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[6].regs|dffe27|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[6].regs|dffe27|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[6].regs|dffe27|q .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y23_N7
dffeas \my_regfile|gen_registers[7].regs|dffe27|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[27]~55_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[7].regs|dffe27|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[7].regs|dffe27|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[7].regs|dffe27|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N16
cycloneive_lcell_comb \my_processor|dx1|B_in[27]~487 (
// Equation(s):
// \my_processor|dx1|B_in[27]~487_combout  = (\my_processor|ctrl_readRegB[1]~1_combout  & ((\my_processor|dx1|B_in[27]~486_combout  & ((\my_regfile|gen_registers[7].regs|dffe27|q~q ))) # (!\my_processor|dx1|B_in[27]~486_combout  & 
// (\my_regfile|gen_registers[6].regs|dffe27|q~q )))) # (!\my_processor|ctrl_readRegB[1]~1_combout  & (\my_processor|dx1|B_in[27]~486_combout ))

	.dataa(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datab(\my_processor|dx1|B_in[27]~486_combout ),
	.datac(\my_regfile|gen_registers[6].regs|dffe27|q~q ),
	.datad(\my_regfile|gen_registers[7].regs|dffe27|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[27]~487_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[27]~487 .lut_mask = 16'hEC64;
defparam \my_processor|dx1|B_in[27]~487 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N18
cycloneive_lcell_comb \my_processor|dx1|B_in[27]~488 (
// Equation(s):
// \my_processor|dx1|B_in[27]~488_combout  = (\my_processor|dx1|DXB|dffe5|q~11_combout  & (((\my_processor|dx1|DXB|dffe5|q~9_combout ) # (\my_processor|dx1|B_in[27]~487_combout )))) # (!\my_processor|dx1|DXB|dffe5|q~11_combout  & 
// (\my_regfile|gen_registers[2].regs|dffe27|q~q  & (!\my_processor|dx1|DXB|dffe5|q~9_combout )))

	.dataa(\my_regfile|gen_registers[2].regs|dffe27|q~q ),
	.datab(\my_processor|dx1|DXB|dffe5|q~11_combout ),
	.datac(\my_processor|dx1|DXB|dffe5|q~9_combout ),
	.datad(\my_processor|dx1|B_in[27]~487_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[27]~488_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[27]~488 .lut_mask = 16'hCEC2;
defparam \my_processor|dx1|B_in[27]~488 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N28
cycloneive_lcell_comb \my_processor|dx1|B_in[27]~491 (
// Equation(s):
// \my_processor|dx1|B_in[27]~491_combout  = (\my_processor|dx1|DXB|dffe5|q~9_combout  & ((\my_processor|dx1|B_in[27]~488_combout  & ((\my_processor|dx1|B_in[27]~490_combout ))) # (!\my_processor|dx1|B_in[27]~488_combout  & 
// (\my_regfile|gen_registers[3].regs|dffe27|q~q )))) # (!\my_processor|dx1|DXB|dffe5|q~9_combout  & (((\my_processor|dx1|B_in[27]~488_combout ))))

	.dataa(\my_processor|dx1|DXB|dffe5|q~9_combout ),
	.datab(\my_regfile|gen_registers[3].regs|dffe27|q~q ),
	.datac(\my_processor|dx1|B_in[27]~490_combout ),
	.datad(\my_processor|dx1|B_in[27]~488_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[27]~491_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[27]~491 .lut_mask = 16'hF588;
defparam \my_processor|dx1|B_in[27]~491 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N2
cycloneive_lcell_comb \my_processor|dx1|DXB|dffe27|q~0 (
// Equation(s):
// \my_processor|dx1|DXB|dffe27|q~0_combout  = (\my_processor|dx1|DXB|dffe5|q~12_combout  & (\my_processor|dx1|B_in[27]~493_combout )) # (!\my_processor|dx1|DXB|dffe5|q~12_combout  & ((\my_processor|dx1|B_in[27]~491_combout )))

	.dataa(\my_processor|dx1|B_in[27]~493_combout ),
	.datab(\my_processor|dx1|DXB|dffe5|q~12_combout ),
	.datac(gnd),
	.datad(\my_processor|dx1|B_in[27]~491_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|DXB|dffe27|q~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|DXB|dffe27|q~0 .lut_mask = 16'hBB88;
defparam \my_processor|dx1|DXB|dffe27|q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y27_N31
dffeas \my_regfile|gen_registers[31].regs|dffe27|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[27]~55_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[31].regs|dffe27|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[31].regs|dffe27|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[31].regs|dffe27|q .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y27_N27
dffeas \my_regfile|gen_registers[19].regs|dffe27|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[27]~55_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[19].regs|dffe27|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[19].regs|dffe27|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[19].regs|dffe27|q .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y27_N15
dffeas \my_regfile|gen_registers[27].regs|dffe27|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[27]~55_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[27].regs|dffe27|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[27].regs|dffe27|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[27].regs|dffe27|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y27_N14
cycloneive_lcell_comb \my_processor|dx1|B_in[27]~501 (
// Equation(s):
// \my_processor|dx1|B_in[27]~501_combout  = (\my_processor|ctrl_readRegB[3]~3_combout  & (((\my_regfile|gen_registers[27].regs|dffe27|q~q ) # (\my_processor|ctrl_readRegB[2]~2_combout )))) # (!\my_processor|ctrl_readRegB[3]~3_combout  & 
// (\my_regfile|gen_registers[19].regs|dffe27|q~q  & ((!\my_processor|ctrl_readRegB[2]~2_combout ))))

	.dataa(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datab(\my_regfile|gen_registers[19].regs|dffe27|q~q ),
	.datac(\my_regfile|gen_registers[27].regs|dffe27|q~q ),
	.datad(\my_processor|ctrl_readRegB[2]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[27]~501_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[27]~501 .lut_mask = 16'hAAE4;
defparam \my_processor|dx1|B_in[27]~501 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N12
cycloneive_lcell_comb \my_regfile|gen_registers[23].regs|dffe27|q~feeder (
// Equation(s):
// \my_regfile|gen_registers[23].regs|dffe27|q~feeder_combout  = \my_processor|WM_bypass_data[27]~55_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|WM_bypass_data[27]~55_combout ),
	.cin(gnd),
	.combout(\my_regfile|gen_registers[23].regs|dffe27|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|gen_registers[23].regs|dffe27|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|gen_registers[23].regs|dffe27|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y27_N13
dffeas \my_regfile|gen_registers[23].regs|dffe27|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|gen_registers[23].regs|dffe27|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|decoder_writeReg|and16~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[23].regs|dffe27|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[23].regs|dffe27|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[23].regs|dffe27|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N0
cycloneive_lcell_comb \my_processor|dx1|B_in[27]~502 (
// Equation(s):
// \my_processor|dx1|B_in[27]~502_combout  = (\my_processor|ctrl_readRegB[2]~2_combout  & ((\my_processor|dx1|B_in[27]~501_combout  & (\my_regfile|gen_registers[31].regs|dffe27|q~q )) # (!\my_processor|dx1|B_in[27]~501_combout  & 
// ((\my_regfile|gen_registers[23].regs|dffe27|q~q ))))) # (!\my_processor|ctrl_readRegB[2]~2_combout  & (((\my_processor|dx1|B_in[27]~501_combout ))))

	.dataa(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datab(\my_regfile|gen_registers[31].regs|dffe27|q~q ),
	.datac(\my_processor|dx1|B_in[27]~501_combout ),
	.datad(\my_regfile|gen_registers[23].regs|dffe27|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[27]~502_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[27]~502 .lut_mask = 16'hDAD0;
defparam \my_processor|dx1|B_in[27]~502 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y29_N15
dffeas \my_regfile|gen_registers[28].regs|dffe27|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[27]~55_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[28].regs|dffe27|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[28].regs|dffe27|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[28].regs|dffe27|q .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y30_N9
dffeas \my_regfile|gen_registers[24].regs|dffe27|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[27]~55_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[24].regs|dffe27|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[24].regs|dffe27|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[24].regs|dffe27|q .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y29_N25
dffeas \my_regfile|gen_registers[16].regs|dffe27|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[27]~55_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[16].regs|dffe27|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[16].regs|dffe27|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[16].regs|dffe27|q .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y30_N15
dffeas \my_regfile|gen_registers[20].regs|dffe27|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[27]~55_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[20].regs|dffe27|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[20].regs|dffe27|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[20].regs|dffe27|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y30_N14
cycloneive_lcell_comb \my_processor|dx1|B_in[27]~498 (
// Equation(s):
// \my_processor|dx1|B_in[27]~498_combout  = (\my_processor|ctrl_readRegB[3]~3_combout  & (((\my_processor|ctrl_readRegB[2]~2_combout )))) # (!\my_processor|ctrl_readRegB[3]~3_combout  & ((\my_processor|ctrl_readRegB[2]~2_combout  & 
// ((\my_regfile|gen_registers[20].regs|dffe27|q~q ))) # (!\my_processor|ctrl_readRegB[2]~2_combout  & (\my_regfile|gen_registers[16].regs|dffe27|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datab(\my_regfile|gen_registers[16].regs|dffe27|q~q ),
	.datac(\my_regfile|gen_registers[20].regs|dffe27|q~q ),
	.datad(\my_processor|ctrl_readRegB[2]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[27]~498_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[27]~498 .lut_mask = 16'hFA44;
defparam \my_processor|dx1|B_in[27]~498 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y30_N8
cycloneive_lcell_comb \my_processor|dx1|B_in[27]~499 (
// Equation(s):
// \my_processor|dx1|B_in[27]~499_combout  = (\my_processor|ctrl_readRegB[3]~3_combout  & ((\my_processor|dx1|B_in[27]~498_combout  & (\my_regfile|gen_registers[28].regs|dffe27|q~q )) # (!\my_processor|dx1|B_in[27]~498_combout  & 
// ((\my_regfile|gen_registers[24].regs|dffe27|q~q ))))) # (!\my_processor|ctrl_readRegB[3]~3_combout  & (((\my_processor|dx1|B_in[27]~498_combout ))))

	.dataa(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datab(\my_regfile|gen_registers[28].regs|dffe27|q~q ),
	.datac(\my_regfile|gen_registers[24].regs|dffe27|q~q ),
	.datad(\my_processor|dx1|B_in[27]~498_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[27]~499_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[27]~499 .lut_mask = 16'hDDA0;
defparam \my_processor|dx1|B_in[27]~499 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y31_N11
dffeas \my_regfile|gen_registers[30].regs|dffe27|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[27]~55_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[30].regs|dffe27|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[30].regs|dffe27|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[30].regs|dffe27|q .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y31_N13
dffeas \my_regfile|gen_registers[26].regs|dffe27|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[27]~55_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[26].regs|dffe27|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[26].regs|dffe27|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[26].regs|dffe27|q .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y31_N25
dffeas \my_regfile|gen_registers[18].regs|dffe27|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[27]~55_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[18].regs|dffe27|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[18].regs|dffe27|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[18].regs|dffe27|q .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y31_N9
dffeas \my_regfile|gen_registers[22].regs|dffe27|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[27]~55_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[22].regs|dffe27|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[22].regs|dffe27|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[22].regs|dffe27|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y31_N8
cycloneive_lcell_comb \my_processor|dx1|B_in[27]~496 (
// Equation(s):
// \my_processor|dx1|B_in[27]~496_combout  = (\my_processor|ctrl_readRegB[3]~3_combout  & (((\my_processor|ctrl_readRegB[2]~2_combout )))) # (!\my_processor|ctrl_readRegB[3]~3_combout  & ((\my_processor|ctrl_readRegB[2]~2_combout  & 
// ((\my_regfile|gen_registers[22].regs|dffe27|q~q ))) # (!\my_processor|ctrl_readRegB[2]~2_combout  & (\my_regfile|gen_registers[18].regs|dffe27|q~q ))))

	.dataa(\my_regfile|gen_registers[18].regs|dffe27|q~q ),
	.datab(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datac(\my_regfile|gen_registers[22].regs|dffe27|q~q ),
	.datad(\my_processor|ctrl_readRegB[2]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[27]~496_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[27]~496 .lut_mask = 16'hFC22;
defparam \my_processor|dx1|B_in[27]~496 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y31_N12
cycloneive_lcell_comb \my_processor|dx1|B_in[27]~497 (
// Equation(s):
// \my_processor|dx1|B_in[27]~497_combout  = (\my_processor|ctrl_readRegB[3]~3_combout  & ((\my_processor|dx1|B_in[27]~496_combout  & (\my_regfile|gen_registers[30].regs|dffe27|q~q )) # (!\my_processor|dx1|B_in[27]~496_combout  & 
// ((\my_regfile|gen_registers[26].regs|dffe27|q~q ))))) # (!\my_processor|ctrl_readRegB[3]~3_combout  & (((\my_processor|dx1|B_in[27]~496_combout ))))

	.dataa(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datab(\my_regfile|gen_registers[30].regs|dffe27|q~q ),
	.datac(\my_regfile|gen_registers[26].regs|dffe27|q~q ),
	.datad(\my_processor|dx1|B_in[27]~496_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[27]~497_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[27]~497 .lut_mask = 16'hDDA0;
defparam \my_processor|dx1|B_in[27]~497 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y30_N18
cycloneive_lcell_comb \my_processor|dx1|B_in[27]~500 (
// Equation(s):
// \my_processor|dx1|B_in[27]~500_combout  = (\my_processor|ctrl_readRegB[1]~1_combout  & (((\my_processor|dx1|B_in[27]~497_combout ) # (\my_processor|ctrl_readRegB[0]~0_combout )))) # (!\my_processor|ctrl_readRegB[1]~1_combout  & 
// (\my_processor|dx1|B_in[27]~499_combout  & ((!\my_processor|ctrl_readRegB[0]~0_combout ))))

	.dataa(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datab(\my_processor|dx1|B_in[27]~499_combout ),
	.datac(\my_processor|dx1|B_in[27]~497_combout ),
	.datad(\my_processor|ctrl_readRegB[0]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[27]~500_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[27]~500 .lut_mask = 16'hAAE4;
defparam \my_processor|dx1|B_in[27]~500 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y30_N21
dffeas \my_regfile|gen_registers[21].regs|dffe27|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[27]~55_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[21].regs|dffe27|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[21].regs|dffe27|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[21].regs|dffe27|q .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y30_N27
dffeas \my_regfile|gen_registers[29].regs|dffe27|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[27]~55_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[29].regs|dffe27|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[29].regs|dffe27|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[29].regs|dffe27|q .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y30_N5
dffeas \my_regfile|gen_registers[17].regs|dffe27|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[27]~55_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[17].regs|dffe27|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[17].regs|dffe27|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[17].regs|dffe27|q .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y30_N19
dffeas \my_regfile|gen_registers[25].regs|dffe27|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[27]~55_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[25].regs|dffe27|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[25].regs|dffe27|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[25].regs|dffe27|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y30_N18
cycloneive_lcell_comb \my_processor|dx1|B_in[27]~494 (
// Equation(s):
// \my_processor|dx1|B_in[27]~494_combout  = (\my_processor|ctrl_readRegB[2]~2_combout  & (((\my_processor|ctrl_readRegB[3]~3_combout )))) # (!\my_processor|ctrl_readRegB[2]~2_combout  & ((\my_processor|ctrl_readRegB[3]~3_combout  & 
// ((\my_regfile|gen_registers[25].regs|dffe27|q~q ))) # (!\my_processor|ctrl_readRegB[3]~3_combout  & (\my_regfile|gen_registers[17].regs|dffe27|q~q ))))

	.dataa(\my_regfile|gen_registers[17].regs|dffe27|q~q ),
	.datab(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datac(\my_regfile|gen_registers[25].regs|dffe27|q~q ),
	.datad(\my_processor|ctrl_readRegB[3]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[27]~494_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[27]~494 .lut_mask = 16'hFC22;
defparam \my_processor|dx1|B_in[27]~494 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y30_N26
cycloneive_lcell_comb \my_processor|dx1|B_in[27]~495 (
// Equation(s):
// \my_processor|dx1|B_in[27]~495_combout  = (\my_processor|ctrl_readRegB[2]~2_combout  & ((\my_processor|dx1|B_in[27]~494_combout  & ((\my_regfile|gen_registers[29].regs|dffe27|q~q ))) # (!\my_processor|dx1|B_in[27]~494_combout  & 
// (\my_regfile|gen_registers[21].regs|dffe27|q~q )))) # (!\my_processor|ctrl_readRegB[2]~2_combout  & (((\my_processor|dx1|B_in[27]~494_combout ))))

	.dataa(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datab(\my_regfile|gen_registers[21].regs|dffe27|q~q ),
	.datac(\my_regfile|gen_registers[29].regs|dffe27|q~q ),
	.datad(\my_processor|dx1|B_in[27]~494_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[27]~495_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[27]~495 .lut_mask = 16'hF588;
defparam \my_processor|dx1|B_in[27]~495 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y30_N12
cycloneive_lcell_comb \my_processor|dx1|B_in[27]~503 (
// Equation(s):
// \my_processor|dx1|B_in[27]~503_combout  = (\my_processor|dx1|B_in[27]~500_combout  & ((\my_processor|dx1|B_in[27]~502_combout ) # ((!\my_processor|ctrl_readRegB[0]~0_combout )))) # (!\my_processor|dx1|B_in[27]~500_combout  & 
// (((\my_processor|dx1|B_in[27]~495_combout  & \my_processor|ctrl_readRegB[0]~0_combout ))))

	.dataa(\my_processor|dx1|B_in[27]~502_combout ),
	.datab(\my_processor|dx1|B_in[27]~500_combout ),
	.datac(\my_processor|dx1|B_in[27]~495_combout ),
	.datad(\my_processor|ctrl_readRegB[0]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[27]~503_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[27]~503 .lut_mask = 16'hB8CC;
defparam \my_processor|dx1|B_in[27]~503 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y23_N3
dffeas \my_processor|dx1|DXB|dffe27|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|DXB|dffe27|q~0_combout ),
	.asdata(\my_processor|dx1|B_in[27]~503_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\my_processor|dx1|DXB|dffe5|q~10_combout ),
	.sload(\my_processor|ctrl_readRegB[4]~4_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXB|dffe27|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXB|dffe27|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXB|dffe27|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N26
cycloneive_lcell_comb \my_processor|PC_calculated[27]~98 (
// Equation(s):
// \my_processor|PC_calculated[27]~98_combout  = \my_processor|PC|dffe27|q~q  $ (((\my_processor|PC|dffe26|q~q  & \my_processor|PCadder|eba_3|andc1~combout )))

	.dataa(gnd),
	.datab(\my_processor|PC|dffe26|q~q ),
	.datac(\my_processor|PCadder|eba_3|andc1~combout ),
	.datad(\my_processor|PC|dffe27|q~q ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[27]~98_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[27]~98 .lut_mask = 16'h3FC0;
defparam \my_processor|PC_calculated[27]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N20
cycloneive_lcell_comb \my_processor|PC|dffe27|q~1 (
// Equation(s):
// \my_processor|PC|dffe27|q~1_combout  = (!\my_processor|dx1|DXcontrol|dffe19|q~q  & ((\my_processor|flush~1_combout ) # (!\my_processor|flush~0_combout )))

	.dataa(\my_processor|flush~1_combout ),
	.datab(\my_processor|dx1|DXcontrol|dffe19|q~q ),
	.datac(gnd),
	.datad(\my_processor|flush~0_combout ),
	.cin(gnd),
	.combout(\my_processor|PC|dffe27|q~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC|dffe27|q~1 .lut_mask = 16'h2233;
defparam \my_processor|PC|dffe27|q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N14
cycloneive_lcell_comb \my_processor|PC_calculated[27]~99 (
// Equation(s):
// \my_processor|PC_calculated[27]~99_combout  = (\my_processor|PC|dffe27|q~0_combout  & ((\my_processor|PC|dffe27|q~1_combout  & ((\my_processor|PC_calculated[27]~98_combout ))) # (!\my_processor|PC|dffe27|q~1_combout  & (\my_processor|dx1|DXB|dffe27|q~q 
// )))) # (!\my_processor|PC|dffe27|q~0_combout  & (((\my_processor|PC|dffe27|q~1_combout ))))

	.dataa(\my_processor|dx1|DXB|dffe27|q~q ),
	.datab(\my_processor|PC_calculated[27]~98_combout ),
	.datac(\my_processor|PC|dffe27|q~0_combout ),
	.datad(\my_processor|PC|dffe27|q~1_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[27]~99_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[27]~99 .lut_mask = 16'hCFA0;
defparam \my_processor|PC_calculated[27]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y30_N30
cycloneive_lcell_comb \my_processor|PC_in_FD[25]~25 (
// Equation(s):
// \my_processor|PC_in_FD[25]~25_combout  = (\my_processor|flush~0_combout  & (\my_processor|PC|dffe25|q~q  & \my_processor|flush~1_combout ))

	.dataa(\my_processor|flush~0_combout ),
	.datab(gnd),
	.datac(\my_processor|PC|dffe25|q~q ),
	.datad(\my_processor|flush~1_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_in_FD[25]~25_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_in_FD[25]~25 .lut_mask = 16'hA000;
defparam \my_processor|PC_in_FD[25]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y30_N31
dffeas \my_processor|PC_FD1|dffe25|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|PC_in_FD[25]~25_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|PC_FD1|dffe25|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|PC_FD1|dffe25|q .is_wysiwyg = "true";
defparam \my_processor|PC_FD1|dffe25|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y30_N22
cycloneive_lcell_comb \my_processor|dx1|PC_in[25]~25 (
// Equation(s):
// \my_processor|dx1|PC_in[25]~25_combout  = (\my_processor|flush~0_combout  & (\my_processor|PC_FD1|dffe25|q~q  & \my_processor|flush~1_combout ))

	.dataa(\my_processor|flush~0_combout ),
	.datab(\my_processor|PC_FD1|dffe25|q~q ),
	.datac(gnd),
	.datad(\my_processor|flush~1_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|PC_in[25]~25_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|PC_in[25]~25 .lut_mask = 16'h8800;
defparam \my_processor|dx1|PC_in[25]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y30_N23
dffeas \my_processor|dx1|FDPC|dffe25|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|PC_in[25]~25_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|FDPC|dffe25|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|FDPC|dffe25|q .is_wysiwyg = "true";
defparam \my_processor|dx1|FDPC|dffe25|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y30_N26
cycloneive_lcell_comb \my_processor|PCadder|eba_3|xor_sum0 (
// Equation(s):
// \my_processor|PCadder|eba_3|xor_sum0~combout  = \my_processor|PC|dffe24|q~q  $ (((\my_processor|PC|dffe23|q~q  & \my_processor|PCadder|eba_2|andc6~combout )))

	.dataa(\my_processor|PC|dffe23|q~q ),
	.datab(gnd),
	.datac(\my_processor|PC|dffe24|q~q ),
	.datad(\my_processor|PCadder|eba_2|andc6~combout ),
	.cin(gnd),
	.combout(\my_processor|PCadder|eba_3|xor_sum0~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder|eba_3|xor_sum0 .lut_mask = 16'h5AF0;
defparam \my_processor|PCadder|eba_3|xor_sum0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y30_N11
dffeas \my_processor|xm1|xmoldp|dffe24|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dx1|FDPC|dffe24|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|xmoldp|dffe24|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|xmoldp|dffe24|q .is_wysiwyg = "true";
defparam \my_processor|xm1|xmoldp|dffe24|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y30_N4
cycloneive_lcell_comb \my_processor|mw1|MW_oldPC|dffe24|q~feeder (
// Equation(s):
// \my_processor|mw1|MW_oldPC|dffe24|q~feeder_combout  = \my_processor|xm1|xmoldp|dffe24|q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|xm1|xmoldp|dffe24|q~q ),
	.cin(gnd),
	.combout(\my_processor|mw1|MW_oldPC|dffe24|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mw1|MW_oldPC|dffe24|q~feeder .lut_mask = 16'hFF00;
defparam \my_processor|mw1|MW_oldPC|dffe24|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y30_N5
dffeas \my_processor|mw1|MW_oldPC|dffe24|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|mw1|MW_oldPC|dffe24|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MW_oldPC|dffe24|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MW_oldPC|dffe24|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MW_oldPC|dffe24|q .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y22_N29
dffeas \my_processor|xm1|b|dffe24|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dx1|DXB|dffe24|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|b|dffe24|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|b|dffe24|q .is_wysiwyg = "true";
defparam \my_processor|xm1|b|dffe24|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N28
cycloneive_lcell_comb \my_processor|data[24]~24 (
// Equation(s):
// \my_processor|data[24]~24_combout  = (\my_processor|WM_bypass~3_combout  & ((\my_processor|WM_bypass_data[24]~49_combout ))) # (!\my_processor|WM_bypass~3_combout  & (\my_processor|xm1|b|dffe24|q~q ))

	.dataa(\my_processor|WM_bypass~3_combout ),
	.datab(gnd),
	.datac(\my_processor|xm1|b|dffe24|q~q ),
	.datad(\my_processor|WM_bypass_data[24]~49_combout ),
	.cin(gnd),
	.combout(\my_processor|data[24]~24_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[24]~24 .lut_mask = 16'hFA50;
defparam \my_processor|data[24]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y30_N15
dffeas \my_processor|xm1|xmoldp|dffe25|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dx1|FDPC|dffe25|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|xmoldp|dffe25|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|xmoldp|dffe25|q .is_wysiwyg = "true";
defparam \my_processor|xm1|xmoldp|dffe25|q .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y30_N9
dffeas \my_processor|mw1|MW_oldPC|dffe25|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|xm1|xmoldp|dffe25|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MW_oldPC|dffe25|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MW_oldPC|dffe25|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MW_oldPC|dffe25|q .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y26_N13
dffeas \my_processor|mw1|MWout|dffe25|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|xm1|XMoutput|dffe25|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MWout|dffe25|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MWout|dffe25|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MWout|dffe25|q .power_up = "low";
// synopsys translate_on

// Location: M9K_X37_Y19_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(\my_processor|xm1|XMcontrol|dffe5|q~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[25]~25_combout ,\my_processor|data[24]~24_combout }),
	.portaaddr({\my_processor|xm1|XMoutput|dffe11|q~q ,\my_processor|xm1|XMoutput|dffe10|q~q ,\my_processor|xm1|XMoutput|dffe9|q~q ,\my_processor|xm1|XMoutput|dffe8|q~q ,\my_processor|xm1|XMoutput|dffe7|q~q ,\my_processor|xm1|XMoutput|dffe6|q~q ,
\my_processor|xm1|XMoutput|dffe5|q~q ,\my_processor|xm1|XMoutput|dffe4|q~q ,\my_processor|xm1|XMoutput|dffe3|q~q ,\my_processor|xm1|XMoutput|dffe2|q~q ,\my_processor|xm1|XMoutput|dffe1|q~q ,\my_processor|xm1|XMoutput|dffe0|q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .init_file = "notes.mif";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_7ih1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M9K";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000021555555954150556155555585555554;
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N24
cycloneive_lcell_comb \my_processor|mw1|MWmem|dffe25|q~feeder (
// Equation(s):
// \my_processor|mw1|MWmem|dffe25|q~feeder_combout  = \my_dmem|altsyncram_component|auto_generated|q_a [25]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [25]),
	.cin(gnd),
	.combout(\my_processor|mw1|MWmem|dffe25|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mw1|MWmem|dffe25|q~feeder .lut_mask = 16'hFF00;
defparam \my_processor|mw1|MWmem|dffe25|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y22_N25
dffeas \my_processor|mw1|MWmem|dffe25|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|mw1|MWmem|dffe25|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MWmem|dffe25|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MWmem|dffe25|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MWmem|dffe25|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N12
cycloneive_lcell_comb \my_processor|WM_bypass_data[25]~50 (
// Equation(s):
// \my_processor|WM_bypass_data[25]~50_combout  = (!\my_processor|mw1|MWctrl|dffe18|q~q  & ((\my_processor|mw1|MWctrl|dffe16|q~q  & ((\my_processor|mw1|MWmem|dffe25|q~q ))) # (!\my_processor|mw1|MWctrl|dffe16|q~q  & (\my_processor|mw1|MWout|dffe25|q~q ))))

	.dataa(\my_processor|mw1|MWctrl|dffe18|q~q ),
	.datab(\my_processor|mw1|MWctrl|dffe16|q~q ),
	.datac(\my_processor|mw1|MWout|dffe25|q~q ),
	.datad(\my_processor|mw1|MWmem|dffe25|q~q ),
	.cin(gnd),
	.combout(\my_processor|WM_bypass_data[25]~50_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|WM_bypass_data[25]~50 .lut_mask = 16'h5410;
defparam \my_processor|WM_bypass_data[25]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y30_N2
cycloneive_lcell_comb \my_processor|WM_bypass_data[25]~51 (
// Equation(s):
// \my_processor|WM_bypass_data[25]~51_combout  = (\my_processor|WM_bypass_data[25]~50_combout ) # ((\my_processor|mw1|MWctrl|dffe18|q~q  & \my_processor|mw1|MW_oldPC|dffe25|q~q ))

	.dataa(\my_processor|mw1|MWctrl|dffe18|q~q ),
	.datab(\my_processor|mw1|MW_oldPC|dffe25|q~q ),
	.datac(gnd),
	.datad(\my_processor|WM_bypass_data[25]~50_combout ),
	.cin(gnd),
	.combout(\my_processor|WM_bypass_data[25]~51_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|WM_bypass_data[25]~51 .lut_mask = 16'hFF88;
defparam \my_processor|WM_bypass_data[25]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y23_N29
dffeas \my_regfile|gen_registers[11].regs|dffe25|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[25]~51_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[11].regs|dffe25|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[11].regs|dffe25|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[11].regs|dffe25|q .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y23_N1
dffeas \my_regfile|gen_registers[9].regs|dffe25|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[25]~51_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[9].regs|dffe25|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[9].regs|dffe25|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[9].regs|dffe25|q .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y23_N3
dffeas \my_regfile|gen_registers[10].regs|dffe25|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[25]~51_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[10].regs|dffe25|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[10].regs|dffe25|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[10].regs|dffe25|q .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y23_N3
dffeas \my_regfile|gen_registers[8].regs|dffe25|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[25]~51_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[8].regs|dffe25|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[8].regs|dffe25|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[8].regs|dffe25|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N2
cycloneive_lcell_comb \my_processor|dx1|B_in[25]~453 (
// Equation(s):
// \my_processor|dx1|B_in[25]~453_combout  = (\my_processor|ctrl_readRegB[1]~1_combout  & ((\my_processor|ctrl_readRegB[0]~0_combout ) # ((\my_regfile|gen_registers[10].regs|dffe25|q~q )))) # (!\my_processor|ctrl_readRegB[1]~1_combout  & 
// (!\my_processor|ctrl_readRegB[0]~0_combout  & ((\my_regfile|gen_registers[8].regs|dffe25|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datac(\my_regfile|gen_registers[10].regs|dffe25|q~q ),
	.datad(\my_regfile|gen_registers[8].regs|dffe25|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[25]~453_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[25]~453 .lut_mask = 16'hB9A8;
defparam \my_processor|dx1|B_in[25]~453 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N0
cycloneive_lcell_comb \my_processor|dx1|B_in[25]~454 (
// Equation(s):
// \my_processor|dx1|B_in[25]~454_combout  = (\my_processor|ctrl_readRegB[0]~0_combout  & ((\my_processor|dx1|B_in[25]~453_combout  & (\my_regfile|gen_registers[11].regs|dffe25|q~q )) # (!\my_processor|dx1|B_in[25]~453_combout  & 
// ((\my_regfile|gen_registers[9].regs|dffe25|q~q ))))) # (!\my_processor|ctrl_readRegB[0]~0_combout  & (((\my_processor|dx1|B_in[25]~453_combout ))))

	.dataa(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datab(\my_regfile|gen_registers[11].regs|dffe25|q~q ),
	.datac(\my_regfile|gen_registers[9].regs|dffe25|q~q ),
	.datad(\my_processor|dx1|B_in[25]~453_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[25]~454_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[25]~454 .lut_mask = 16'hDDA0;
defparam \my_processor|dx1|B_in[25]~454 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y24_N23
dffeas \my_regfile|gen_registers[3].regs|dffe25|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[25]~51_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[3].regs|dffe25|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[3].regs|dffe25|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[3].regs|dffe25|q .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y23_N1
dffeas \my_regfile|gen_registers[7].regs|dffe25|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[25]~51_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[7].regs|dffe25|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[7].regs|dffe25|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[7].regs|dffe25|q .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y23_N3
dffeas \my_regfile|gen_registers[6].regs|dffe25|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[25]~51_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[6].regs|dffe25|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[6].regs|dffe25|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[6].regs|dffe25|q .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y22_N21
dffeas \my_regfile|gen_registers[5].regs|dffe25|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[25]~51_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[5].regs|dffe25|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[5].regs|dffe25|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[5].regs|dffe25|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N14
cycloneive_lcell_comb \my_regfile|gen_registers[4].regs|dffe25|q~feeder (
// Equation(s):
// \my_regfile|gen_registers[4].regs|dffe25|q~feeder_combout  = \my_processor|WM_bypass_data[25]~51_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|WM_bypass_data[25]~51_combout ),
	.cin(gnd),
	.combout(\my_regfile|gen_registers[4].regs|dffe25|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|gen_registers[4].regs|dffe25|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|gen_registers[4].regs|dffe25|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y22_N15
dffeas \my_regfile|gen_registers[4].regs|dffe25|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|gen_registers[4].regs|dffe25|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|decoder_writeReg|and16~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[4].regs|dffe25|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[4].regs|dffe25|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[4].regs|dffe25|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N20
cycloneive_lcell_comb \my_processor|dx1|B_in[25]~450 (
// Equation(s):
// \my_processor|dx1|B_in[25]~450_combout  = (\my_processor|ctrl_readRegB[0]~0_combout  & ((\my_processor|ctrl_readRegB[1]~1_combout ) # ((\my_regfile|gen_registers[5].regs|dffe25|q~q )))) # (!\my_processor|ctrl_readRegB[0]~0_combout  & 
// (!\my_processor|ctrl_readRegB[1]~1_combout  & ((\my_regfile|gen_registers[4].regs|dffe25|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datac(\my_regfile|gen_registers[5].regs|dffe25|q~q ),
	.datad(\my_regfile|gen_registers[4].regs|dffe25|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[25]~450_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[25]~450 .lut_mask = 16'hB9A8;
defparam \my_processor|dx1|B_in[25]~450 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N2
cycloneive_lcell_comb \my_processor|dx1|B_in[25]~451 (
// Equation(s):
// \my_processor|dx1|B_in[25]~451_combout  = (\my_processor|ctrl_readRegB[1]~1_combout  & ((\my_processor|dx1|B_in[25]~450_combout  & (\my_regfile|gen_registers[7].regs|dffe25|q~q )) # (!\my_processor|dx1|B_in[25]~450_combout  & 
// ((\my_regfile|gen_registers[6].regs|dffe25|q~q ))))) # (!\my_processor|ctrl_readRegB[1]~1_combout  & (((\my_processor|dx1|B_in[25]~450_combout ))))

	.dataa(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datab(\my_regfile|gen_registers[7].regs|dffe25|q~q ),
	.datac(\my_regfile|gen_registers[6].regs|dffe25|q~q ),
	.datad(\my_processor|dx1|B_in[25]~450_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[25]~451_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[25]~451 .lut_mask = 16'hDDA0;
defparam \my_processor|dx1|B_in[25]~451 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y24_N29
dffeas \my_regfile|gen_registers[2].regs|dffe25|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[25]~51_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[2].regs|dffe25|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[2].regs|dffe25|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[2].regs|dffe25|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N18
cycloneive_lcell_comb \my_processor|dx1|B_in[25]~452 (
// Equation(s):
// \my_processor|dx1|B_in[25]~452_combout  = (\my_processor|dx1|DXB|dffe5|q~11_combout  & ((\my_processor|dx1|B_in[25]~451_combout ) # ((\my_processor|dx1|DXB|dffe5|q~9_combout )))) # (!\my_processor|dx1|DXB|dffe5|q~11_combout  & 
// (((!\my_processor|dx1|DXB|dffe5|q~9_combout  & \my_regfile|gen_registers[2].regs|dffe25|q~q ))))

	.dataa(\my_processor|dx1|DXB|dffe5|q~11_combout ),
	.datab(\my_processor|dx1|B_in[25]~451_combout ),
	.datac(\my_processor|dx1|DXB|dffe5|q~9_combout ),
	.datad(\my_regfile|gen_registers[2].regs|dffe25|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[25]~452_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[25]~452 .lut_mask = 16'hADA8;
defparam \my_processor|dx1|B_in[25]~452 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N8
cycloneive_lcell_comb \my_processor|dx1|B_in[25]~455 (
// Equation(s):
// \my_processor|dx1|B_in[25]~455_combout  = (\my_processor|dx1|DXB|dffe5|q~9_combout  & ((\my_processor|dx1|B_in[25]~452_combout  & (\my_processor|dx1|B_in[25]~454_combout )) # (!\my_processor|dx1|B_in[25]~452_combout  & 
// ((\my_regfile|gen_registers[3].regs|dffe25|q~q ))))) # (!\my_processor|dx1|DXB|dffe5|q~9_combout  & (((\my_processor|dx1|B_in[25]~452_combout ))))

	.dataa(\my_processor|dx1|B_in[25]~454_combout ),
	.datab(\my_regfile|gen_registers[3].regs|dffe25|q~q ),
	.datac(\my_processor|dx1|DXB|dffe5|q~9_combout ),
	.datad(\my_processor|dx1|B_in[25]~452_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[25]~455_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[25]~455 .lut_mask = 16'hAFC0;
defparam \my_processor|dx1|B_in[25]~455 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y26_N27
dffeas \my_regfile|gen_registers[15].regs|dffe25|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[25]~51_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[15].regs|dffe25|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[15].regs|dffe25|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[15].regs|dffe25|q .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y26_N1
dffeas \my_regfile|gen_registers[12].regs|dffe25|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[25]~51_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[12].regs|dffe25|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[12].regs|dffe25|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[12].regs|dffe25|q .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y26_N15
dffeas \my_regfile|gen_registers[13].regs|dffe25|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[25]~51_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[13].regs|dffe25|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[13].regs|dffe25|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[13].regs|dffe25|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N14
cycloneive_lcell_comb \my_processor|dx1|B_in[25]~456 (
// Equation(s):
// \my_processor|dx1|B_in[25]~456_combout  = (\my_processor|ctrl_readRegB[0]~0_combout  & (((\my_regfile|gen_registers[13].regs|dffe25|q~q ) # (\my_processor|ctrl_readRegB[1]~1_combout )))) # (!\my_processor|ctrl_readRegB[0]~0_combout  & 
// (\my_regfile|gen_registers[12].regs|dffe25|q~q  & ((!\my_processor|ctrl_readRegB[1]~1_combout ))))

	.dataa(\my_regfile|gen_registers[12].regs|dffe25|q~q ),
	.datab(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datac(\my_regfile|gen_registers[13].regs|dffe25|q~q ),
	.datad(\my_processor|ctrl_readRegB[1]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[25]~456_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[25]~456 .lut_mask = 16'hCCE2;
defparam \my_processor|dx1|B_in[25]~456 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y26_N1
dffeas \my_regfile|gen_registers[14].regs|dffe25|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[25]~51_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[14].regs|dffe25|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[14].regs|dffe25|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[14].regs|dffe25|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N0
cycloneive_lcell_comb \my_processor|dx1|B_in[25]~457 (
// Equation(s):
// \my_processor|dx1|B_in[25]~457_combout  = (\my_processor|dx1|B_in[25]~456_combout  & ((\my_regfile|gen_registers[15].regs|dffe25|q~q ) # ((!\my_processor|ctrl_readRegB[1]~1_combout )))) # (!\my_processor|dx1|B_in[25]~456_combout  & 
// (((\my_regfile|gen_registers[14].regs|dffe25|q~q  & \my_processor|ctrl_readRegB[1]~1_combout ))))

	.dataa(\my_regfile|gen_registers[15].regs|dffe25|q~q ),
	.datab(\my_processor|dx1|B_in[25]~456_combout ),
	.datac(\my_regfile|gen_registers[14].regs|dffe25|q~q ),
	.datad(\my_processor|ctrl_readRegB[1]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[25]~457_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[25]~457 .lut_mask = 16'hB8CC;
defparam \my_processor|dx1|B_in[25]~457 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N22
cycloneive_lcell_comb \my_processor|dx1|DXB|dffe25|q~0 (
// Equation(s):
// \my_processor|dx1|DXB|dffe25|q~0_combout  = (\my_processor|dx1|DXB|dffe5|q~12_combout  & ((\my_processor|dx1|B_in[25]~457_combout ))) # (!\my_processor|dx1|DXB|dffe5|q~12_combout  & (\my_processor|dx1|B_in[25]~455_combout ))

	.dataa(\my_processor|dx1|B_in[25]~455_combout ),
	.datab(\my_processor|dx1|DXB|dffe5|q~12_combout ),
	.datac(gnd),
	.datad(\my_processor|dx1|B_in[25]~457_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|DXB|dffe25|q~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|DXB|dffe25|q~0 .lut_mask = 16'hEE22;
defparam \my_processor|dx1|DXB|dffe25|q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y30_N31
dffeas \my_regfile|gen_registers[20].regs|dffe25|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[25]~51_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[20].regs|dffe25|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[20].regs|dffe25|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[20].regs|dffe25|q .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y28_N9
dffeas \my_regfile|gen_registers[16].regs|dffe25|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[25]~51_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[16].regs|dffe25|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[16].regs|dffe25|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[16].regs|dffe25|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y30_N30
cycloneive_lcell_comb \my_processor|dx1|B_in[25]~462 (
// Equation(s):
// \my_processor|dx1|B_in[25]~462_combout  = (\my_processor|ctrl_readRegB[3]~3_combout  & (\my_processor|ctrl_readRegB[2]~2_combout )) # (!\my_processor|ctrl_readRegB[3]~3_combout  & ((\my_processor|ctrl_readRegB[2]~2_combout  & 
// (\my_regfile|gen_registers[20].regs|dffe25|q~q )) # (!\my_processor|ctrl_readRegB[2]~2_combout  & ((\my_regfile|gen_registers[16].regs|dffe25|q~q )))))

	.dataa(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datab(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datac(\my_regfile|gen_registers[20].regs|dffe25|q~q ),
	.datad(\my_regfile|gen_registers[16].regs|dffe25|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[25]~462_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[25]~462 .lut_mask = 16'hD9C8;
defparam \my_processor|dx1|B_in[25]~462 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y28_N31
dffeas \my_regfile|gen_registers[28].regs|dffe25|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[25]~51_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[28].regs|dffe25|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[28].regs|dffe25|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[28].regs|dffe25|q .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y30_N1
dffeas \my_regfile|gen_registers[24].regs|dffe25|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[25]~51_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[24].regs|dffe25|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[24].regs|dffe25|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[24].regs|dffe25|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y30_N0
cycloneive_lcell_comb \my_processor|dx1|B_in[25]~463 (
// Equation(s):
// \my_processor|dx1|B_in[25]~463_combout  = (\my_processor|dx1|B_in[25]~462_combout  & ((\my_regfile|gen_registers[28].regs|dffe25|q~q ) # ((!\my_processor|ctrl_readRegB[3]~3_combout )))) # (!\my_processor|dx1|B_in[25]~462_combout  & 
// (((\my_regfile|gen_registers[24].regs|dffe25|q~q  & \my_processor|ctrl_readRegB[3]~3_combout ))))

	.dataa(\my_processor|dx1|B_in[25]~462_combout ),
	.datab(\my_regfile|gen_registers[28].regs|dffe25|q~q ),
	.datac(\my_regfile|gen_registers[24].regs|dffe25|q~q ),
	.datad(\my_processor|ctrl_readRegB[3]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[25]~463_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[25]~463 .lut_mask = 16'hD8AA;
defparam \my_processor|dx1|B_in[25]~463 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y31_N21
dffeas \my_regfile|gen_registers[30].regs|dffe25|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[25]~51_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[30].regs|dffe25|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[30].regs|dffe25|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[30].regs|dffe25|q .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y31_N3
dffeas \my_regfile|gen_registers[26].regs|dffe25|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[25]~51_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[26].regs|dffe25|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[26].regs|dffe25|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[26].regs|dffe25|q .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y31_N17
dffeas \my_regfile|gen_registers[18].regs|dffe25|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[25]~51_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[18].regs|dffe25|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[18].regs|dffe25|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[18].regs|dffe25|q .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y24_N1
dffeas \my_regfile|gen_registers[22].regs|dffe25|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[25]~51_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[22].regs|dffe25|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[22].regs|dffe25|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[22].regs|dffe25|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N0
cycloneive_lcell_comb \my_processor|dx1|B_in[25]~460 (
// Equation(s):
// \my_processor|dx1|B_in[25]~460_combout  = (\my_processor|ctrl_readRegB[3]~3_combout  & (((\my_processor|ctrl_readRegB[2]~2_combout )))) # (!\my_processor|ctrl_readRegB[3]~3_combout  & ((\my_processor|ctrl_readRegB[2]~2_combout  & 
// ((\my_regfile|gen_registers[22].regs|dffe25|q~q ))) # (!\my_processor|ctrl_readRegB[2]~2_combout  & (\my_regfile|gen_registers[18].regs|dffe25|q~q ))))

	.dataa(\my_regfile|gen_registers[18].regs|dffe25|q~q ),
	.datab(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datac(\my_regfile|gen_registers[22].regs|dffe25|q~q ),
	.datad(\my_processor|ctrl_readRegB[2]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[25]~460_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[25]~460 .lut_mask = 16'hFC22;
defparam \my_processor|dx1|B_in[25]~460 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y31_N2
cycloneive_lcell_comb \my_processor|dx1|B_in[25]~461 (
// Equation(s):
// \my_processor|dx1|B_in[25]~461_combout  = (\my_processor|ctrl_readRegB[3]~3_combout  & ((\my_processor|dx1|B_in[25]~460_combout  & (\my_regfile|gen_registers[30].regs|dffe25|q~q )) # (!\my_processor|dx1|B_in[25]~460_combout  & 
// ((\my_regfile|gen_registers[26].regs|dffe25|q~q ))))) # (!\my_processor|ctrl_readRegB[3]~3_combout  & (((\my_processor|dx1|B_in[25]~460_combout ))))

	.dataa(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datab(\my_regfile|gen_registers[30].regs|dffe25|q~q ),
	.datac(\my_regfile|gen_registers[26].regs|dffe25|q~q ),
	.datad(\my_processor|dx1|B_in[25]~460_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[25]~461_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[25]~461 .lut_mask = 16'hDDA0;
defparam \my_processor|dx1|B_in[25]~461 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y31_N12
cycloneive_lcell_comb \my_processor|dx1|B_in[25]~464 (
// Equation(s):
// \my_processor|dx1|B_in[25]~464_combout  = (\my_processor|ctrl_readRegB[1]~1_combout  & (((\my_processor|ctrl_readRegB[0]~0_combout ) # (\my_processor|dx1|B_in[25]~461_combout )))) # (!\my_processor|ctrl_readRegB[1]~1_combout  & 
// (\my_processor|dx1|B_in[25]~463_combout  & (!\my_processor|ctrl_readRegB[0]~0_combout )))

	.dataa(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datab(\my_processor|dx1|B_in[25]~463_combout ),
	.datac(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datad(\my_processor|dx1|B_in[25]~461_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[25]~464_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[25]~464 .lut_mask = 16'hAEA4;
defparam \my_processor|dx1|B_in[25]~464 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y27_N3
dffeas \my_regfile|gen_registers[23].regs|dffe25|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[25]~51_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[23].regs|dffe25|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[23].regs|dffe25|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[23].regs|dffe25|q .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y27_N7
dffeas \my_regfile|gen_registers[31].regs|dffe25|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[25]~51_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[31].regs|dffe25|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[31].regs|dffe25|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[31].regs|dffe25|q .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y27_N21
dffeas \my_regfile|gen_registers[19].regs|dffe25|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[25]~51_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[19].regs|dffe25|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[19].regs|dffe25|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[19].regs|dffe25|q .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y27_N21
dffeas \my_regfile|gen_registers[27].regs|dffe25|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[25]~51_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[27].regs|dffe25|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[27].regs|dffe25|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[27].regs|dffe25|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y27_N20
cycloneive_lcell_comb \my_processor|dx1|B_in[25]~465 (
// Equation(s):
// \my_processor|dx1|B_in[25]~465_combout  = (\my_processor|ctrl_readRegB[2]~2_combout  & (((\my_processor|ctrl_readRegB[3]~3_combout )))) # (!\my_processor|ctrl_readRegB[2]~2_combout  & ((\my_processor|ctrl_readRegB[3]~3_combout  & 
// ((\my_regfile|gen_registers[27].regs|dffe25|q~q ))) # (!\my_processor|ctrl_readRegB[3]~3_combout  & (\my_regfile|gen_registers[19].regs|dffe25|q~q ))))

	.dataa(\my_regfile|gen_registers[19].regs|dffe25|q~q ),
	.datab(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datac(\my_regfile|gen_registers[27].regs|dffe25|q~q ),
	.datad(\my_processor|ctrl_readRegB[3]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[25]~465_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[25]~465 .lut_mask = 16'hFC22;
defparam \my_processor|dx1|B_in[25]~465 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y27_N6
cycloneive_lcell_comb \my_processor|dx1|B_in[25]~466 (
// Equation(s):
// \my_processor|dx1|B_in[25]~466_combout  = (\my_processor|ctrl_readRegB[2]~2_combout  & ((\my_processor|dx1|B_in[25]~465_combout  & ((\my_regfile|gen_registers[31].regs|dffe25|q~q ))) # (!\my_processor|dx1|B_in[25]~465_combout  & 
// (\my_regfile|gen_registers[23].regs|dffe25|q~q )))) # (!\my_processor|ctrl_readRegB[2]~2_combout  & (((\my_processor|dx1|B_in[25]~465_combout ))))

	.dataa(\my_regfile|gen_registers[23].regs|dffe25|q~q ),
	.datab(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datac(\my_regfile|gen_registers[31].regs|dffe25|q~q ),
	.datad(\my_processor|dx1|B_in[25]~465_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[25]~466_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[25]~466 .lut_mask = 16'hF388;
defparam \my_processor|dx1|B_in[25]~466 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y31_N9
dffeas \my_regfile|gen_registers[21].regs|dffe25|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[25]~51_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[21].regs|dffe25|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[21].regs|dffe25|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[21].regs|dffe25|q .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y32_N13
dffeas \my_regfile|gen_registers[29].regs|dffe25|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[25]~51_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[29].regs|dffe25|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[29].regs|dffe25|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[29].regs|dffe25|q .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y31_N27
dffeas \my_regfile|gen_registers[25].regs|dffe25|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[25]~51_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[25].regs|dffe25|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[25].regs|dffe25|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[25].regs|dffe25|q .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y31_N7
dffeas \my_regfile|gen_registers[17].regs|dffe25|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[25]~51_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[17].regs|dffe25|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[17].regs|dffe25|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[17].regs|dffe25|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y31_N26
cycloneive_lcell_comb \my_processor|dx1|B_in[25]~458 (
// Equation(s):
// \my_processor|dx1|B_in[25]~458_combout  = (\my_processor|ctrl_readRegB[3]~3_combout  & ((\my_processor|ctrl_readRegB[2]~2_combout ) # ((\my_regfile|gen_registers[25].regs|dffe25|q~q )))) # (!\my_processor|ctrl_readRegB[3]~3_combout  & 
// (!\my_processor|ctrl_readRegB[2]~2_combout  & ((\my_regfile|gen_registers[17].regs|dffe25|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datab(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datac(\my_regfile|gen_registers[25].regs|dffe25|q~q ),
	.datad(\my_regfile|gen_registers[17].regs|dffe25|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[25]~458_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[25]~458 .lut_mask = 16'hB9A8;
defparam \my_processor|dx1|B_in[25]~458 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y32_N12
cycloneive_lcell_comb \my_processor|dx1|B_in[25]~459 (
// Equation(s):
// \my_processor|dx1|B_in[25]~459_combout  = (\my_processor|ctrl_readRegB[2]~2_combout  & ((\my_processor|dx1|B_in[25]~458_combout  & ((\my_regfile|gen_registers[29].regs|dffe25|q~q ))) # (!\my_processor|dx1|B_in[25]~458_combout  & 
// (\my_regfile|gen_registers[21].regs|dffe25|q~q )))) # (!\my_processor|ctrl_readRegB[2]~2_combout  & (((\my_processor|dx1|B_in[25]~458_combout ))))

	.dataa(\my_regfile|gen_registers[21].regs|dffe25|q~q ),
	.datab(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datac(\my_regfile|gen_registers[29].regs|dffe25|q~q ),
	.datad(\my_processor|dx1|B_in[25]~458_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[25]~459_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[25]~459 .lut_mask = 16'hF388;
defparam \my_processor|dx1|B_in[25]~459 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N18
cycloneive_lcell_comb \my_processor|dx1|B_in[25]~467 (
// Equation(s):
// \my_processor|dx1|B_in[25]~467_combout  = (\my_processor|dx1|B_in[25]~464_combout  & ((\my_processor|dx1|B_in[25]~466_combout ) # ((!\my_processor|ctrl_readRegB[0]~0_combout )))) # (!\my_processor|dx1|B_in[25]~464_combout  & 
// (((\my_processor|ctrl_readRegB[0]~0_combout  & \my_processor|dx1|B_in[25]~459_combout ))))

	.dataa(\my_processor|dx1|B_in[25]~464_combout ),
	.datab(\my_processor|dx1|B_in[25]~466_combout ),
	.datac(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datad(\my_processor|dx1|B_in[25]~459_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[25]~467_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[25]~467 .lut_mask = 16'hDA8A;
defparam \my_processor|dx1|B_in[25]~467 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y24_N23
dffeas \my_processor|dx1|DXB|dffe25|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|DXB|dffe25|q~0_combout ),
	.asdata(\my_processor|dx1|B_in[25]~467_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\my_processor|dx1|DXB|dffe5|q~10_combout ),
	.sload(\my_processor|ctrl_readRegB[4]~4_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXB|dffe25|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXB|dffe25|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXB|dffe25|q .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y22_N31
dffeas \my_processor|xm1|b|dffe25|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dx1|DXB|dffe25|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|b|dffe25|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|b|dffe25|q .is_wysiwyg = "true";
defparam \my_processor|xm1|b|dffe25|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N30
cycloneive_lcell_comb \my_processor|data[25]~25 (
// Equation(s):
// \my_processor|data[25]~25_combout  = (\my_processor|WM_bypass~3_combout  & (\my_processor|WM_bypass_data[25]~51_combout )) # (!\my_processor|WM_bypass~3_combout  & ((\my_processor|xm1|b|dffe25|q~q )))

	.dataa(gnd),
	.datab(\my_processor|WM_bypass_data[25]~51_combout ),
	.datac(\my_processor|xm1|b|dffe25|q~q ),
	.datad(\my_processor|WM_bypass~3_combout ),
	.cin(gnd),
	.combout(\my_processor|data[25]~25_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[25]~25 .lut_mask = 16'hCCF0;
defparam \my_processor|data[25]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N26
cycloneive_lcell_comb \my_processor|mw1|MWmem|dffe24|q~feeder (
// Equation(s):
// \my_processor|mw1|MWmem|dffe24|q~feeder_combout  = \my_dmem|altsyncram_component|auto_generated|q_a [24]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\my_processor|mw1|MWmem|dffe24|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mw1|MWmem|dffe24|q~feeder .lut_mask = 16'hFF00;
defparam \my_processor|mw1|MWmem|dffe24|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y26_N27
dffeas \my_processor|mw1|MWmem|dffe24|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|mw1|MWmem|dffe24|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MWmem|dffe24|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MWmem|dffe24|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MWmem|dffe24|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y30_N18
cycloneive_lcell_comb \my_processor|alu_B[24]~55 (
// Equation(s):
// \my_processor|alu_B[24]~55_combout  = (\my_processor|alu_B[30]~0_combout  & (((\my_processor|alu_B[30]~4_combout )))) # (!\my_processor|alu_B[30]~0_combout  & ((\my_processor|alu_B[30]~4_combout  & (\my_processor|WM_bypass_data[24]~49_combout )) # 
// (!\my_processor|alu_B[30]~4_combout  & ((\my_processor|dx1|DXB|dffe24|q~q )))))

	.dataa(\my_processor|WM_bypass_data[24]~49_combout ),
	.datab(\my_processor|dx1|DXB|dffe24|q~q ),
	.datac(\my_processor|alu_B[30]~0_combout ),
	.datad(\my_processor|alu_B[30]~4_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_B[24]~55_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_B[24]~55 .lut_mask = 16'hFA0C;
defparam \my_processor|alu_B[24]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y30_N16
cycloneive_lcell_comb \my_processor|alu_B[24]~56 (
// Equation(s):
// \my_processor|alu_B[24]~56_combout  = (\my_processor|alu_B[30]~0_combout  & ((\my_processor|alu_B[24]~55_combout  & ((\my_processor|xm1|XMoutput|dffe24|q~q ))) # (!\my_processor|alu_B[24]~55_combout  & (\my_processor|dx1|DXIR|dffe16|q~q )))) # 
// (!\my_processor|alu_B[30]~0_combout  & (((\my_processor|alu_B[24]~55_combout ))))

	.dataa(\my_processor|dx1|DXIR|dffe16|q~q ),
	.datab(\my_processor|alu_B[30]~0_combout ),
	.datac(\my_processor|xm1|XMoutput|dffe24|q~q ),
	.datad(\my_processor|alu_B[24]~55_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_B[24]~56_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_B[24]~56 .lut_mask = 16'hF388;
defparam \my_processor|alu_B[24]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N0
cycloneive_lcell_comb \my_processor|alu_A[22]~184 (
// Equation(s):
// \my_processor|alu_A[22]~184_combout  = (\my_processor|FD_IR1|dffe17|q~q  & (\my_processor|FD_IR1|dffe18|q~q )) # (!\my_processor|FD_IR1|dffe17|q~q  & ((\my_processor|FD_IR1|dffe18|q~q  & ((\my_regfile|gen_registers[14].regs|dffe22|q~q ))) # 
// (!\my_processor|FD_IR1|dffe18|q~q  & (\my_regfile|gen_registers[12].regs|dffe22|q~q ))))

	.dataa(\my_processor|FD_IR1|dffe17|q~q ),
	.datab(\my_processor|FD_IR1|dffe18|q~q ),
	.datac(\my_regfile|gen_registers[12].regs|dffe22|q~q ),
	.datad(\my_regfile|gen_registers[14].regs|dffe22|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[22]~184_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[22]~184 .lut_mask = 16'hDC98;
defparam \my_processor|alu_A[22]~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N14
cycloneive_lcell_comb \my_processor|alu_A[22]~185 (
// Equation(s):
// \my_processor|alu_A[22]~185_combout  = (\my_processor|FD_IR1|dffe17|q~q  & ((\my_processor|alu_A[22]~184_combout  & ((\my_regfile|gen_registers[15].regs|dffe22|q~q ))) # (!\my_processor|alu_A[22]~184_combout  & 
// (\my_regfile|gen_registers[13].regs|dffe22|q~q )))) # (!\my_processor|FD_IR1|dffe17|q~q  & (((\my_processor|alu_A[22]~184_combout ))))

	.dataa(\my_processor|FD_IR1|dffe17|q~q ),
	.datab(\my_regfile|gen_registers[13].regs|dffe22|q~q ),
	.datac(\my_regfile|gen_registers[15].regs|dffe22|q~q ),
	.datad(\my_processor|alu_A[22]~184_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[22]~185_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[22]~185 .lut_mask = 16'hF588;
defparam \my_processor|alu_A[22]~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N0
cycloneive_lcell_comb \my_processor|alu_A[22]~190 (
// Equation(s):
// \my_processor|alu_A[22]~190_combout  = (\my_processor|FD_IR1|dffe20|q~q  & (\my_processor|FD_IR1|dffe19|q~q )) # (!\my_processor|FD_IR1|dffe20|q~q  & ((\my_processor|FD_IR1|dffe19|q~q  & ((\my_regfile|gen_registers[20].regs|dffe22|q~q ))) # 
// (!\my_processor|FD_IR1|dffe19|q~q  & (\my_regfile|gen_registers[16].regs|dffe22|q~q ))))

	.dataa(\my_processor|FD_IR1|dffe20|q~q ),
	.datab(\my_processor|FD_IR1|dffe19|q~q ),
	.datac(\my_regfile|gen_registers[16].regs|dffe22|q~q ),
	.datad(\my_regfile|gen_registers[20].regs|dffe22|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[22]~190_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[22]~190 .lut_mask = 16'hDC98;
defparam \my_processor|alu_A[22]~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N26
cycloneive_lcell_comb \my_processor|alu_A[22]~191 (
// Equation(s):
// \my_processor|alu_A[22]~191_combout  = (\my_processor|FD_IR1|dffe20|q~q  & ((\my_processor|alu_A[22]~190_combout  & ((\my_regfile|gen_registers[28].regs|dffe22|q~q ))) # (!\my_processor|alu_A[22]~190_combout  & 
// (\my_regfile|gen_registers[24].regs|dffe22|q~q )))) # (!\my_processor|FD_IR1|dffe20|q~q  & (((\my_processor|alu_A[22]~190_combout ))))

	.dataa(\my_processor|FD_IR1|dffe20|q~q ),
	.datab(\my_regfile|gen_registers[24].regs|dffe22|q~q ),
	.datac(\my_regfile|gen_registers[28].regs|dffe22|q~q ),
	.datad(\my_processor|alu_A[22]~190_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[22]~191_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[22]~191 .lut_mask = 16'hF588;
defparam \my_processor|alu_A[22]~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y30_N24
cycloneive_lcell_comb \my_processor|alu_A[22]~188 (
// Equation(s):
// \my_processor|alu_A[22]~188_combout  = (\my_processor|FD_IR1|dffe19|q~q  & (((\my_processor|FD_IR1|dffe20|q~q )))) # (!\my_processor|FD_IR1|dffe19|q~q  & ((\my_processor|FD_IR1|dffe20|q~q  & (\my_regfile|gen_registers[25].regs|dffe22|q~q )) # 
// (!\my_processor|FD_IR1|dffe20|q~q  & ((\my_regfile|gen_registers[17].regs|dffe22|q~q )))))

	.dataa(\my_regfile|gen_registers[25].regs|dffe22|q~q ),
	.datab(\my_processor|FD_IR1|dffe19|q~q ),
	.datac(\my_regfile|gen_registers[17].regs|dffe22|q~q ),
	.datad(\my_processor|FD_IR1|dffe20|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[22]~188_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[22]~188 .lut_mask = 16'hEE30;
defparam \my_processor|alu_A[22]~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y30_N18
cycloneive_lcell_comb \my_processor|alu_A[22]~189 (
// Equation(s):
// \my_processor|alu_A[22]~189_combout  = (\my_processor|FD_IR1|dffe19|q~q  & ((\my_processor|alu_A[22]~188_combout  & ((\my_regfile|gen_registers[29].regs|dffe22|q~q ))) # (!\my_processor|alu_A[22]~188_combout  & 
// (\my_regfile|gen_registers[21].regs|dffe22|q~q )))) # (!\my_processor|FD_IR1|dffe19|q~q  & (((\my_processor|alu_A[22]~188_combout ))))

	.dataa(\my_regfile|gen_registers[21].regs|dffe22|q~q ),
	.datab(\my_processor|FD_IR1|dffe19|q~q ),
	.datac(\my_regfile|gen_registers[29].regs|dffe22|q~q ),
	.datad(\my_processor|alu_A[22]~188_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[22]~189_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[22]~189 .lut_mask = 16'hF388;
defparam \my_processor|alu_A[22]~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N6
cycloneive_lcell_comb \my_processor|alu_A[22]~192 (
// Equation(s):
// \my_processor|alu_A[22]~192_combout  = (\my_processor|FD_IR1|dffe17|q~q  & ((\my_processor|FD_IR1|dffe18|q~q ) # ((\my_processor|alu_A[22]~189_combout )))) # (!\my_processor|FD_IR1|dffe17|q~q  & (!\my_processor|FD_IR1|dffe18|q~q  & 
// (\my_processor|alu_A[22]~191_combout )))

	.dataa(\my_processor|FD_IR1|dffe17|q~q ),
	.datab(\my_processor|FD_IR1|dffe18|q~q ),
	.datac(\my_processor|alu_A[22]~191_combout ),
	.datad(\my_processor|alu_A[22]~189_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[22]~192_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[22]~192 .lut_mask = 16'hBA98;
defparam \my_processor|alu_A[22]~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y28_N30
cycloneive_lcell_comb \my_processor|alu_A[22]~193 (
// Equation(s):
// \my_processor|alu_A[22]~193_combout  = (\my_processor|FD_IR1|dffe19|q~q  & (((\my_processor|FD_IR1|dffe20|q~q )))) # (!\my_processor|FD_IR1|dffe19|q~q  & ((\my_processor|FD_IR1|dffe20|q~q  & (\my_regfile|gen_registers[27].regs|dffe22|q~q )) # 
// (!\my_processor|FD_IR1|dffe20|q~q  & ((\my_regfile|gen_registers[19].regs|dffe22|q~q )))))

	.dataa(\my_processor|FD_IR1|dffe19|q~q ),
	.datab(\my_regfile|gen_registers[27].regs|dffe22|q~q ),
	.datac(\my_regfile|gen_registers[19].regs|dffe22|q~q ),
	.datad(\my_processor|FD_IR1|dffe20|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[22]~193_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[22]~193 .lut_mask = 16'hEE50;
defparam \my_processor|alu_A[22]~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y27_N4
cycloneive_lcell_comb \my_processor|alu_A[22]~194 (
// Equation(s):
// \my_processor|alu_A[22]~194_combout  = (\my_processor|alu_A[22]~193_combout  & (((\my_regfile|gen_registers[31].regs|dffe22|q~q )) # (!\my_processor|FD_IR1|dffe19|q~q ))) # (!\my_processor|alu_A[22]~193_combout  & (\my_processor|FD_IR1|dffe19|q~q  & 
// ((\my_regfile|gen_registers[23].regs|dffe22|q~q ))))

	.dataa(\my_processor|alu_A[22]~193_combout ),
	.datab(\my_processor|FD_IR1|dffe19|q~q ),
	.datac(\my_regfile|gen_registers[31].regs|dffe22|q~q ),
	.datad(\my_regfile|gen_registers[23].regs|dffe22|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[22]~194_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[22]~194 .lut_mask = 16'hE6A2;
defparam \my_processor|alu_A[22]~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N4
cycloneive_lcell_comb \my_processor|alu_A[22]~186 (
// Equation(s):
// \my_processor|alu_A[22]~186_combout  = (\my_processor|FD_IR1|dffe20|q~q  & (\my_processor|FD_IR1|dffe19|q~q )) # (!\my_processor|FD_IR1|dffe20|q~q  & ((\my_processor|FD_IR1|dffe19|q~q  & ((\my_regfile|gen_registers[22].regs|dffe22|q~q ))) # 
// (!\my_processor|FD_IR1|dffe19|q~q  & (\my_regfile|gen_registers[18].regs|dffe22|q~q ))))

	.dataa(\my_processor|FD_IR1|dffe20|q~q ),
	.datab(\my_processor|FD_IR1|dffe19|q~q ),
	.datac(\my_regfile|gen_registers[18].regs|dffe22|q~q ),
	.datad(\my_regfile|gen_registers[22].regs|dffe22|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[22]~186_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[22]~186 .lut_mask = 16'hDC98;
defparam \my_processor|alu_A[22]~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N16
cycloneive_lcell_comb \my_processor|alu_A[22]~187 (
// Equation(s):
// \my_processor|alu_A[22]~187_combout  = (\my_processor|FD_IR1|dffe20|q~q  & ((\my_processor|alu_A[22]~186_combout  & (\my_regfile|gen_registers[30].regs|dffe22|q~q )) # (!\my_processor|alu_A[22]~186_combout  & 
// ((\my_regfile|gen_registers[26].regs|dffe22|q~q ))))) # (!\my_processor|FD_IR1|dffe20|q~q  & (((\my_processor|alu_A[22]~186_combout ))))

	.dataa(\my_regfile|gen_registers[30].regs|dffe22|q~q ),
	.datab(\my_processor|FD_IR1|dffe20|q~q ),
	.datac(\my_regfile|gen_registers[26].regs|dffe22|q~q ),
	.datad(\my_processor|alu_A[22]~186_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[22]~187_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[22]~187 .lut_mask = 16'hBBC0;
defparam \my_processor|alu_A[22]~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N28
cycloneive_lcell_comb \my_processor|alu_A[22]~195 (
// Equation(s):
// \my_processor|alu_A[22]~195_combout  = (\my_processor|alu_A[22]~192_combout  & (((\my_processor|alu_A[22]~194_combout )) # (!\my_processor|FD_IR1|dffe18|q~q ))) # (!\my_processor|alu_A[22]~192_combout  & (\my_processor|FD_IR1|dffe18|q~q  & 
// ((\my_processor|alu_A[22]~187_combout ))))

	.dataa(\my_processor|alu_A[22]~192_combout ),
	.datab(\my_processor|FD_IR1|dffe18|q~q ),
	.datac(\my_processor|alu_A[22]~194_combout ),
	.datad(\my_processor|alu_A[22]~187_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[22]~195_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[22]~195 .lut_mask = 16'hE6A2;
defparam \my_processor|alu_A[22]~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N30
cycloneive_lcell_comb \my_processor|alu_A[22]~196 (
// Equation(s):
// \my_processor|alu_A[22]~196_combout  = (\my_processor|alu_A[0]~26_combout  & (((\my_processor|alu_A[29]~27_combout )))) # (!\my_processor|alu_A[0]~26_combout  & ((\my_processor|alu_A[29]~27_combout  & (\my_processor|WM_bypass_data[22]~45_combout )) # 
// (!\my_processor|alu_A[29]~27_combout  & ((\my_processor|alu_A[22]~195_combout )))))

	.dataa(\my_processor|alu_A[0]~26_combout ),
	.datab(\my_processor|WM_bypass_data[22]~45_combout ),
	.datac(\my_processor|alu_A[29]~27_combout ),
	.datad(\my_processor|alu_A[22]~195_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[22]~196_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[22]~196 .lut_mask = 16'hE5E0;
defparam \my_processor|alu_A[22]~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N16
cycloneive_lcell_comb \my_processor|alu_A[22]~178 (
// Equation(s):
// \my_processor|alu_A[22]~178_combout  = (\my_processor|FD_IR1|dffe17|q~q  & (\my_processor|FD_IR1|dffe18|q~q )) # (!\my_processor|FD_IR1|dffe17|q~q  & ((\my_processor|FD_IR1|dffe18|q~q  & ((\my_regfile|gen_registers[6].regs|dffe22|q~q ))) # 
// (!\my_processor|FD_IR1|dffe18|q~q  & (\my_regfile|gen_registers[4].regs|dffe22|q~q ))))

	.dataa(\my_processor|FD_IR1|dffe17|q~q ),
	.datab(\my_processor|FD_IR1|dffe18|q~q ),
	.datac(\my_regfile|gen_registers[4].regs|dffe22|q~q ),
	.datad(\my_regfile|gen_registers[6].regs|dffe22|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[22]~178_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[22]~178 .lut_mask = 16'hDC98;
defparam \my_processor|alu_A[22]~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N4
cycloneive_lcell_comb \my_processor|alu_A[22]~179 (
// Equation(s):
// \my_processor|alu_A[22]~179_combout  = (\my_processor|FD_IR1|dffe17|q~q  & ((\my_processor|alu_A[22]~178_combout  & ((\my_regfile|gen_registers[7].regs|dffe22|q~q ))) # (!\my_processor|alu_A[22]~178_combout  & (\my_regfile|gen_registers[5].regs|dffe22|q~q 
// )))) # (!\my_processor|FD_IR1|dffe17|q~q  & (((\my_processor|alu_A[22]~178_combout ))))

	.dataa(\my_processor|FD_IR1|dffe17|q~q ),
	.datab(\my_regfile|gen_registers[5].regs|dffe22|q~q ),
	.datac(\my_regfile|gen_registers[7].regs|dffe22|q~q ),
	.datad(\my_processor|alu_A[22]~178_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[22]~179_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[22]~179 .lut_mask = 16'hF588;
defparam \my_processor|alu_A[22]~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N14
cycloneive_lcell_comb \my_processor|alu_A[22]~180 (
// Equation(s):
// \my_processor|alu_A[22]~180_combout  = (\my_processor|alu_A[29]~6_combout  & (((\my_processor|alu_A[29]~7_combout )))) # (!\my_processor|alu_A[29]~6_combout  & ((\my_processor|alu_A[29]~7_combout  & (\my_regfile|gen_registers[3].regs|dffe22|q~q )) # 
// (!\my_processor|alu_A[29]~7_combout  & ((\my_regfile|gen_registers[2].regs|dffe22|q~q )))))

	.dataa(\my_processor|alu_A[29]~6_combout ),
	.datab(\my_regfile|gen_registers[3].regs|dffe22|q~q ),
	.datac(\my_processor|alu_A[29]~7_combout ),
	.datad(\my_regfile|gen_registers[2].regs|dffe22|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[22]~180_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[22]~180 .lut_mask = 16'hE5E0;
defparam \my_processor|alu_A[22]~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N6
cycloneive_lcell_comb \my_processor|alu_A[22]~181 (
// Equation(s):
// \my_processor|alu_A[22]~181_combout  = (\my_processor|FD_IR1|dffe18|q~q  & (((\my_processor|FD_IR1|dffe17|q~q )))) # (!\my_processor|FD_IR1|dffe18|q~q  & ((\my_processor|FD_IR1|dffe17|q~q  & (\my_regfile|gen_registers[9].regs|dffe22|q~q )) # 
// (!\my_processor|FD_IR1|dffe17|q~q  & ((\my_regfile|gen_registers[8].regs|dffe22|q~q )))))

	.dataa(\my_processor|FD_IR1|dffe18|q~q ),
	.datab(\my_regfile|gen_registers[9].regs|dffe22|q~q ),
	.datac(\my_regfile|gen_registers[8].regs|dffe22|q~q ),
	.datad(\my_processor|FD_IR1|dffe17|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[22]~181_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[22]~181 .lut_mask = 16'hEE50;
defparam \my_processor|alu_A[22]~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N24
cycloneive_lcell_comb \my_processor|alu_A[22]~182 (
// Equation(s):
// \my_processor|alu_A[22]~182_combout  = (\my_processor|alu_A[22]~181_combout  & (((\my_regfile|gen_registers[11].regs|dffe22|q~q ) # (!\my_processor|FD_IR1|dffe18|q~q )))) # (!\my_processor|alu_A[22]~181_combout  & 
// (\my_regfile|gen_registers[10].regs|dffe22|q~q  & ((\my_processor|FD_IR1|dffe18|q~q ))))

	.dataa(\my_processor|alu_A[22]~181_combout ),
	.datab(\my_regfile|gen_registers[10].regs|dffe22|q~q ),
	.datac(\my_regfile|gen_registers[11].regs|dffe22|q~q ),
	.datad(\my_processor|FD_IR1|dffe18|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[22]~182_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[22]~182 .lut_mask = 16'hE4AA;
defparam \my_processor|alu_A[22]~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N26
cycloneive_lcell_comb \my_processor|alu_A[22]~183 (
// Equation(s):
// \my_processor|alu_A[22]~183_combout  = (\my_processor|alu_A[29]~6_combout  & ((\my_processor|alu_A[22]~180_combout  & ((\my_processor|alu_A[22]~182_combout ))) # (!\my_processor|alu_A[22]~180_combout  & (\my_processor|alu_A[22]~179_combout )))) # 
// (!\my_processor|alu_A[29]~6_combout  & (((\my_processor|alu_A[22]~180_combout ))))

	.dataa(\my_processor|alu_A[29]~6_combout ),
	.datab(\my_processor|alu_A[22]~179_combout ),
	.datac(\my_processor|alu_A[22]~180_combout ),
	.datad(\my_processor|alu_A[22]~182_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[22]~183_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[22]~183 .lut_mask = 16'hF858;
defparam \my_processor|alu_A[22]~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N12
cycloneive_lcell_comb \my_processor|alu_A[22]~197 (
// Equation(s):
// \my_processor|alu_A[22]~197_combout  = (\my_processor|alu_A[29]~15_combout  & ((\my_processor|alu_A[22]~196_combout  & (\my_processor|alu_A[22]~185_combout )) # (!\my_processor|alu_A[22]~196_combout  & ((\my_processor|alu_A[22]~183_combout ))))) # 
// (!\my_processor|alu_A[29]~15_combout  & (((\my_processor|alu_A[22]~196_combout ))))

	.dataa(\my_processor|alu_A[29]~15_combout ),
	.datab(\my_processor|alu_A[22]~185_combout ),
	.datac(\my_processor|alu_A[22]~196_combout ),
	.datad(\my_processor|alu_A[22]~183_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[22]~197_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[22]~197 .lut_mask = 16'hDAD0;
defparam \my_processor|alu_A[22]~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N0
cycloneive_lcell_comb \my_processor|alu_B[22]~51 (
// Equation(s):
// \my_processor|alu_B[22]~51_combout  = (\my_processor|alu_B[30]~4_combout  & ((\my_processor|alu_B[30]~0_combout ) # ((\my_processor|WM_bypass_data[22]~45_combout )))) # (!\my_processor|alu_B[30]~4_combout  & (!\my_processor|alu_B[30]~0_combout  & 
// (\my_processor|dx1|DXB|dffe22|q~q )))

	.dataa(\my_processor|alu_B[30]~4_combout ),
	.datab(\my_processor|alu_B[30]~0_combout ),
	.datac(\my_processor|dx1|DXB|dffe22|q~q ),
	.datad(\my_processor|WM_bypass_data[22]~45_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_B[22]~51_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_B[22]~51 .lut_mask = 16'hBA98;
defparam \my_processor|alu_B[22]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N20
cycloneive_lcell_comb \my_processor|alu_B[22]~52 (
// Equation(s):
// \my_processor|alu_B[22]~52_combout  = (\my_processor|alu_B[22]~51_combout  & (((\my_processor|xm1|XMoutput|dffe22|q~q ) # (!\my_processor|alu_B[30]~0_combout )))) # (!\my_processor|alu_B[22]~51_combout  & (\my_processor|dx1|DXIR|dffe16|q~q  & 
// ((\my_processor|alu_B[30]~0_combout ))))

	.dataa(\my_processor|dx1|DXIR|dffe16|q~q ),
	.datab(\my_processor|alu_B[22]~51_combout ),
	.datac(\my_processor|xm1|XMoutput|dffe22|q~q ),
	.datad(\my_processor|alu_B[30]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_B[22]~52_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_B[22]~52 .lut_mask = 16'hE2CC;
defparam \my_processor|alu_B[22]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N10
cycloneive_lcell_comb \my_processor|aluer|addition|eba_2|orc6~0 (
// Equation(s):
// \my_processor|aluer|addition|eba_2|orc6~0_combout  = (\my_processor|alu_B[22]~52_combout  & ((\my_processor|A_bypass_MX_sel~3_combout  & (\my_processor|xm1|XMoutput|dffe22|q~q )) # (!\my_processor|A_bypass_MX_sel~3_combout  & 
// ((\my_processor|alu_A[22]~197_combout )))))

	.dataa(\my_processor|xm1|XMoutput|dffe22|q~q ),
	.datab(\my_processor|A_bypass_MX_sel~3_combout ),
	.datac(\my_processor|alu_A[22]~197_combout ),
	.datad(\my_processor|alu_B[22]~52_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|addition|eba_2|orc6~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|addition|eba_2|orc6~0 .lut_mask = 16'hB800;
defparam \my_processor|aluer|addition|eba_2|orc6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N2
cycloneive_lcell_comb \my_processor|alu_B[23]~53 (
// Equation(s):
// \my_processor|alu_B[23]~53_combout  = (\my_processor|alu_B[30]~4_combout  & (((\my_processor|alu_B[30]~0_combout )))) # (!\my_processor|alu_B[30]~4_combout  & ((\my_processor|alu_B[30]~0_combout  & (\my_processor|dx1|DXIR|dffe16|q~q )) # 
// (!\my_processor|alu_B[30]~0_combout  & ((\my_processor|dx1|DXB|dffe23|q~q )))))

	.dataa(\my_processor|alu_B[30]~4_combout ),
	.datab(\my_processor|dx1|DXIR|dffe16|q~q ),
	.datac(\my_processor|dx1|DXB|dffe23|q~q ),
	.datad(\my_processor|alu_B[30]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_B[23]~53_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_B[23]~53 .lut_mask = 16'hEE50;
defparam \my_processor|alu_B[23]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N24
cycloneive_lcell_comb \my_processor|alu_B[23]~54 (
// Equation(s):
// \my_processor|alu_B[23]~54_combout  = (\my_processor|alu_B[30]~4_combout  & ((\my_processor|alu_B[23]~53_combout  & ((\my_processor|xm1|XMoutput|dffe23|q~q ))) # (!\my_processor|alu_B[23]~53_combout  & (\my_processor|WM_bypass_data[23]~47_combout )))) # 
// (!\my_processor|alu_B[30]~4_combout  & (((\my_processor|alu_B[23]~53_combout ))))

	.dataa(\my_processor|WM_bypass_data[23]~47_combout ),
	.datab(\my_processor|alu_B[30]~4_combout ),
	.datac(\my_processor|alu_B[23]~53_combout ),
	.datad(\my_processor|xm1|XMoutput|dffe23|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_B[23]~54_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_B[23]~54 .lut_mask = 16'hF838;
defparam \my_processor|alu_B[23]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y23_N19
dffeas \my_regfile|gen_registers[8].regs|dffe21|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[21]~43_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[8].regs|dffe21|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[8].regs|dffe21|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[8].regs|dffe21|q .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y23_N31
dffeas \my_regfile|gen_registers[10].regs|dffe21|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[21]~43_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[10].regs|dffe21|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[10].regs|dffe21|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[10].regs|dffe21|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N18
cycloneive_lcell_comb \my_processor|alu_A[21]~202 (
// Equation(s):
// \my_processor|alu_A[21]~202_combout  = (\my_processor|FD_IR1|dffe18|q~q  & ((\my_processor|FD_IR1|dffe17|q~q ) # ((\my_regfile|gen_registers[10].regs|dffe21|q~q )))) # (!\my_processor|FD_IR1|dffe18|q~q  & (!\my_processor|FD_IR1|dffe17|q~q  & 
// (\my_regfile|gen_registers[8].regs|dffe21|q~q )))

	.dataa(\my_processor|FD_IR1|dffe18|q~q ),
	.datab(\my_processor|FD_IR1|dffe17|q~q ),
	.datac(\my_regfile|gen_registers[8].regs|dffe21|q~q ),
	.datad(\my_regfile|gen_registers[10].regs|dffe21|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[21]~202_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[21]~202 .lut_mask = 16'hBA98;
defparam \my_processor|alu_A[21]~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y23_N9
dffeas \my_regfile|gen_registers[11].regs|dffe21|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[21]~43_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[11].regs|dffe21|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[11].regs|dffe21|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[11].regs|dffe21|q .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y23_N21
dffeas \my_regfile|gen_registers[9].regs|dffe21|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[21]~43_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[9].regs|dffe21|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[9].regs|dffe21|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[9].regs|dffe21|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N8
cycloneive_lcell_comb \my_processor|alu_A[21]~203 (
// Equation(s):
// \my_processor|alu_A[21]~203_combout  = (\my_processor|alu_A[21]~202_combout  & (((\my_regfile|gen_registers[11].regs|dffe21|q~q )) # (!\my_processor|FD_IR1|dffe17|q~q ))) # (!\my_processor|alu_A[21]~202_combout  & (\my_processor|FD_IR1|dffe17|q~q  & 
// ((\my_regfile|gen_registers[9].regs|dffe21|q~q ))))

	.dataa(\my_processor|alu_A[21]~202_combout ),
	.datab(\my_processor|FD_IR1|dffe17|q~q ),
	.datac(\my_regfile|gen_registers[11].regs|dffe21|q~q ),
	.datad(\my_regfile|gen_registers[9].regs|dffe21|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[21]~203_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[21]~203 .lut_mask = 16'hE6A2;
defparam \my_processor|alu_A[21]~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y23_N13
dffeas \my_regfile|gen_registers[3].regs|dffe21|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[21]~43_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[3].regs|dffe21|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[3].regs|dffe21|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[3].regs|dffe21|q .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y23_N3
dffeas \my_regfile|gen_registers[2].regs|dffe21|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[21]~43_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[2].regs|dffe21|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[2].regs|dffe21|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[2].regs|dffe21|q .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y23_N23
dffeas \my_regfile|gen_registers[6].regs|dffe21|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[21]~43_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[6].regs|dffe21|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[6].regs|dffe21|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[6].regs|dffe21|q .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y23_N15
dffeas \my_regfile|gen_registers[5].regs|dffe21|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[21]~43_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[5].regs|dffe21|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[5].regs|dffe21|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[5].regs|dffe21|q .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y23_N29
dffeas \my_regfile|gen_registers[4].regs|dffe21|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[21]~43_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[4].regs|dffe21|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[4].regs|dffe21|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[4].regs|dffe21|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N28
cycloneive_lcell_comb \my_processor|alu_A[21]~199 (
// Equation(s):
// \my_processor|alu_A[21]~199_combout  = (\my_processor|FD_IR1|dffe17|q~q  & ((\my_regfile|gen_registers[5].regs|dffe21|q~q ) # ((\my_processor|FD_IR1|dffe18|q~q )))) # (!\my_processor|FD_IR1|dffe17|q~q  & (((\my_regfile|gen_registers[4].regs|dffe21|q~q  & 
// !\my_processor|FD_IR1|dffe18|q~q ))))

	.dataa(\my_processor|FD_IR1|dffe17|q~q ),
	.datab(\my_regfile|gen_registers[5].regs|dffe21|q~q ),
	.datac(\my_regfile|gen_registers[4].regs|dffe21|q~q ),
	.datad(\my_processor|FD_IR1|dffe18|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[21]~199_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[21]~199 .lut_mask = 16'hAAD8;
defparam \my_processor|alu_A[21]~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y23_N31
dffeas \my_regfile|gen_registers[7].regs|dffe21|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[21]~43_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[7].regs|dffe21|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[7].regs|dffe21|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[7].regs|dffe21|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N16
cycloneive_lcell_comb \my_processor|alu_A[21]~200 (
// Equation(s):
// \my_processor|alu_A[21]~200_combout  = (\my_processor|alu_A[21]~199_combout  & (((\my_regfile|gen_registers[7].regs|dffe21|q~q ) # (!\my_processor|FD_IR1|dffe18|q~q )))) # (!\my_processor|alu_A[21]~199_combout  & 
// (\my_regfile|gen_registers[6].regs|dffe21|q~q  & (\my_processor|FD_IR1|dffe18|q~q )))

	.dataa(\my_regfile|gen_registers[6].regs|dffe21|q~q ),
	.datab(\my_processor|alu_A[21]~199_combout ),
	.datac(\my_processor|FD_IR1|dffe18|q~q ),
	.datad(\my_regfile|gen_registers[7].regs|dffe21|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[21]~200_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[21]~200 .lut_mask = 16'hEC2C;
defparam \my_processor|alu_A[21]~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N4
cycloneive_lcell_comb \my_processor|alu_A[21]~201 (
// Equation(s):
// \my_processor|alu_A[21]~201_combout  = (\my_processor|alu_A[29]~7_combout  & (\my_processor|alu_A[29]~6_combout )) # (!\my_processor|alu_A[29]~7_combout  & ((\my_processor|alu_A[29]~6_combout  & ((\my_processor|alu_A[21]~200_combout ))) # 
// (!\my_processor|alu_A[29]~6_combout  & (\my_regfile|gen_registers[2].regs|dffe21|q~q ))))

	.dataa(\my_processor|alu_A[29]~7_combout ),
	.datab(\my_processor|alu_A[29]~6_combout ),
	.datac(\my_regfile|gen_registers[2].regs|dffe21|q~q ),
	.datad(\my_processor|alu_A[21]~200_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[21]~201_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[21]~201 .lut_mask = 16'hDC98;
defparam \my_processor|alu_A[21]~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N12
cycloneive_lcell_comb \my_processor|alu_A[21]~204 (
// Equation(s):
// \my_processor|alu_A[21]~204_combout  = (\my_processor|alu_A[29]~7_combout  & ((\my_processor|alu_A[21]~201_combout  & (\my_processor|alu_A[21]~203_combout )) # (!\my_processor|alu_A[21]~201_combout  & ((\my_regfile|gen_registers[3].regs|dffe21|q~q ))))) # 
// (!\my_processor|alu_A[29]~7_combout  & (((\my_processor|alu_A[21]~201_combout ))))

	.dataa(\my_processor|alu_A[29]~7_combout ),
	.datab(\my_processor|alu_A[21]~203_combout ),
	.datac(\my_regfile|gen_registers[3].regs|dffe21|q~q ),
	.datad(\my_processor|alu_A[21]~201_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[21]~204_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[21]~204 .lut_mask = 16'hDDA0;
defparam \my_processor|alu_A[21]~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y26_N31
dffeas \my_regfile|gen_registers[13].regs|dffe21|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[21]~43_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[13].regs|dffe21|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[13].regs|dffe21|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[13].regs|dffe21|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N0
cycloneive_lcell_comb \my_processor|alu_A[21]~205 (
// Equation(s):
// \my_processor|alu_A[21]~205_combout  = (\my_processor|FD_IR1|dffe17|q~q  & ((\my_regfile|gen_registers[13].regs|dffe21|q~q ) # ((\my_processor|FD_IR1|dffe18|q~q )))) # (!\my_processor|FD_IR1|dffe17|q~q  & (((\my_regfile|gen_registers[12].regs|dffe21|q~q  
// & !\my_processor|FD_IR1|dffe18|q~q ))))

	.dataa(\my_regfile|gen_registers[13].regs|dffe21|q~q ),
	.datab(\my_processor|FD_IR1|dffe17|q~q ),
	.datac(\my_regfile|gen_registers[12].regs|dffe21|q~q ),
	.datad(\my_processor|FD_IR1|dffe18|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[21]~205_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[21]~205 .lut_mask = 16'hCCB8;
defparam \my_processor|alu_A[21]~205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y25_N31
dffeas \my_regfile|gen_registers[15].regs|dffe21|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[21]~43_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[15].regs|dffe21|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[15].regs|dffe21|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[15].regs|dffe21|q .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y25_N29
dffeas \my_regfile|gen_registers[14].regs|dffe21|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[21]~43_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[14].regs|dffe21|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[14].regs|dffe21|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[14].regs|dffe21|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N30
cycloneive_lcell_comb \my_processor|alu_A[21]~206 (
// Equation(s):
// \my_processor|alu_A[21]~206_combout  = (\my_processor|alu_A[21]~205_combout  & (((\my_regfile|gen_registers[15].regs|dffe21|q~q )) # (!\my_processor|FD_IR1|dffe18|q~q ))) # (!\my_processor|alu_A[21]~205_combout  & (\my_processor|FD_IR1|dffe18|q~q  & 
// ((\my_regfile|gen_registers[14].regs|dffe21|q~q ))))

	.dataa(\my_processor|alu_A[21]~205_combout ),
	.datab(\my_processor|FD_IR1|dffe18|q~q ),
	.datac(\my_regfile|gen_registers[15].regs|dffe21|q~q ),
	.datad(\my_regfile|gen_registers[14].regs|dffe21|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[21]~206_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[21]~206 .lut_mask = 16'hE6A2;
defparam \my_processor|alu_A[21]~206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y27_N23
dffeas \my_regfile|gen_registers[19].regs|dffe21|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[21]~43_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[19].regs|dffe21|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[19].regs|dffe21|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[19].regs|dffe21|q .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y27_N19
dffeas \my_regfile|gen_registers[27].regs|dffe21|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[21]~43_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[27].regs|dffe21|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[27].regs|dffe21|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[27].regs|dffe21|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N22
cycloneive_lcell_comb \my_processor|alu_A[21]~214 (
// Equation(s):
// \my_processor|alu_A[21]~214_combout  = (\my_processor|FD_IR1|dffe19|q~q  & (\my_processor|FD_IR1|dffe20|q~q )) # (!\my_processor|FD_IR1|dffe19|q~q  & ((\my_processor|FD_IR1|dffe20|q~q  & ((\my_regfile|gen_registers[27].regs|dffe21|q~q ))) # 
// (!\my_processor|FD_IR1|dffe20|q~q  & (\my_regfile|gen_registers[19].regs|dffe21|q~q ))))

	.dataa(\my_processor|FD_IR1|dffe19|q~q ),
	.datab(\my_processor|FD_IR1|dffe20|q~q ),
	.datac(\my_regfile|gen_registers[19].regs|dffe21|q~q ),
	.datad(\my_regfile|gen_registers[27].regs|dffe21|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[21]~214_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[21]~214 .lut_mask = 16'hDC98;
defparam \my_processor|alu_A[21]~214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y26_N1
dffeas \my_regfile|gen_registers[23].regs|dffe21|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[21]~43_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[23].regs|dffe21|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[23].regs|dffe21|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[23].regs|dffe21|q .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y27_N9
dffeas \my_regfile|gen_registers[31].regs|dffe21|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[21]~43_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[31].regs|dffe21|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[31].regs|dffe21|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[31].regs|dffe21|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N8
cycloneive_lcell_comb \my_processor|alu_A[21]~215 (
// Equation(s):
// \my_processor|alu_A[21]~215_combout  = (\my_processor|alu_A[21]~214_combout  & (((\my_regfile|gen_registers[31].regs|dffe21|q~q ) # (!\my_processor|FD_IR1|dffe19|q~q )))) # (!\my_processor|alu_A[21]~214_combout  & 
// (\my_regfile|gen_registers[23].regs|dffe21|q~q  & ((\my_processor|FD_IR1|dffe19|q~q ))))

	.dataa(\my_processor|alu_A[21]~214_combout ),
	.datab(\my_regfile|gen_registers[23].regs|dffe21|q~q ),
	.datac(\my_regfile|gen_registers[31].regs|dffe21|q~q ),
	.datad(\my_processor|FD_IR1|dffe19|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[21]~215_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[21]~215 .lut_mask = 16'hE4AA;
defparam \my_processor|alu_A[21]~215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y28_N5
dffeas \my_regfile|gen_registers[24].regs|dffe21|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[21]~43_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[24].regs|dffe21|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[24].regs|dffe21|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[24].regs|dffe21|q .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y28_N7
dffeas \my_regfile|gen_registers[28].regs|dffe21|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[21]~43_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[28].regs|dffe21|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[28].regs|dffe21|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[28].regs|dffe21|q .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y28_N27
dffeas \my_regfile|gen_registers[20].regs|dffe21|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[21]~43_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[20].regs|dffe21|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[20].regs|dffe21|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[20].regs|dffe21|q .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y28_N17
dffeas \my_regfile|gen_registers[16].regs|dffe21|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[21]~43_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[16].regs|dffe21|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[16].regs|dffe21|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[16].regs|dffe21|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N16
cycloneive_lcell_comb \my_processor|alu_A[21]~211 (
// Equation(s):
// \my_processor|alu_A[21]~211_combout  = (\my_processor|FD_IR1|dffe20|q~q  & (((\my_processor|FD_IR1|dffe19|q~q )))) # (!\my_processor|FD_IR1|dffe20|q~q  & ((\my_processor|FD_IR1|dffe19|q~q  & (\my_regfile|gen_registers[20].regs|dffe21|q~q )) # 
// (!\my_processor|FD_IR1|dffe19|q~q  & ((\my_regfile|gen_registers[16].regs|dffe21|q~q )))))

	.dataa(\my_regfile|gen_registers[20].regs|dffe21|q~q ),
	.datab(\my_processor|FD_IR1|dffe20|q~q ),
	.datac(\my_regfile|gen_registers[16].regs|dffe21|q~q ),
	.datad(\my_processor|FD_IR1|dffe19|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[21]~211_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[21]~211 .lut_mask = 16'hEE30;
defparam \my_processor|alu_A[21]~211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N6
cycloneive_lcell_comb \my_processor|alu_A[21]~212 (
// Equation(s):
// \my_processor|alu_A[21]~212_combout  = (\my_processor|FD_IR1|dffe20|q~q  & ((\my_processor|alu_A[21]~211_combout  & ((\my_regfile|gen_registers[28].regs|dffe21|q~q ))) # (!\my_processor|alu_A[21]~211_combout  & 
// (\my_regfile|gen_registers[24].regs|dffe21|q~q )))) # (!\my_processor|FD_IR1|dffe20|q~q  & (((\my_processor|alu_A[21]~211_combout ))))

	.dataa(\my_processor|FD_IR1|dffe20|q~q ),
	.datab(\my_regfile|gen_registers[24].regs|dffe21|q~q ),
	.datac(\my_regfile|gen_registers[28].regs|dffe21|q~q ),
	.datad(\my_processor|alu_A[21]~211_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[21]~212_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[21]~212 .lut_mask = 16'hF588;
defparam \my_processor|alu_A[21]~212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y26_N25
dffeas \my_regfile|gen_registers[26].regs|dffe21|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[21]~43_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[26].regs|dffe21|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[26].regs|dffe21|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[26].regs|dffe21|q .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y26_N19
dffeas \my_regfile|gen_registers[22].regs|dffe21|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[21]~43_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[22].regs|dffe21|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[22].regs|dffe21|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[22].regs|dffe21|q .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y26_N5
dffeas \my_regfile|gen_registers[18].regs|dffe21|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[21]~43_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[18].regs|dffe21|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[18].regs|dffe21|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[18].regs|dffe21|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N4
cycloneive_lcell_comb \my_processor|alu_A[21]~209 (
// Equation(s):
// \my_processor|alu_A[21]~209_combout  = (\my_processor|FD_IR1|dffe19|q~q  & ((\my_regfile|gen_registers[22].regs|dffe21|q~q ) # ((\my_processor|FD_IR1|dffe20|q~q )))) # (!\my_processor|FD_IR1|dffe19|q~q  & (((\my_regfile|gen_registers[18].regs|dffe21|q~q  
// & !\my_processor|FD_IR1|dffe20|q~q ))))

	.dataa(\my_processor|FD_IR1|dffe19|q~q ),
	.datab(\my_regfile|gen_registers[22].regs|dffe21|q~q ),
	.datac(\my_regfile|gen_registers[18].regs|dffe21|q~q ),
	.datad(\my_processor|FD_IR1|dffe20|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[21]~209_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[21]~209 .lut_mask = 16'hAAD8;
defparam \my_processor|alu_A[21]~209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y26_N7
dffeas \my_regfile|gen_registers[30].regs|dffe21|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[21]~43_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[30].regs|dffe21|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[30].regs|dffe21|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[30].regs|dffe21|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N6
cycloneive_lcell_comb \my_processor|alu_A[21]~210 (
// Equation(s):
// \my_processor|alu_A[21]~210_combout  = (\my_processor|alu_A[21]~209_combout  & (((\my_regfile|gen_registers[30].regs|dffe21|q~q ) # (!\my_processor|FD_IR1|dffe20|q~q )))) # (!\my_processor|alu_A[21]~209_combout  & 
// (\my_regfile|gen_registers[26].regs|dffe21|q~q  & ((\my_processor|FD_IR1|dffe20|q~q ))))

	.dataa(\my_regfile|gen_registers[26].regs|dffe21|q~q ),
	.datab(\my_processor|alu_A[21]~209_combout ),
	.datac(\my_regfile|gen_registers[30].regs|dffe21|q~q ),
	.datad(\my_processor|FD_IR1|dffe20|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[21]~210_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[21]~210 .lut_mask = 16'hE2CC;
defparam \my_processor|alu_A[21]~210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N8
cycloneive_lcell_comb \my_processor|alu_A[21]~213 (
// Equation(s):
// \my_processor|alu_A[21]~213_combout  = (\my_processor|FD_IR1|dffe17|q~q  & (\my_processor|FD_IR1|dffe18|q~q )) # (!\my_processor|FD_IR1|dffe17|q~q  & ((\my_processor|FD_IR1|dffe18|q~q  & ((\my_processor|alu_A[21]~210_combout ))) # 
// (!\my_processor|FD_IR1|dffe18|q~q  & (\my_processor|alu_A[21]~212_combout ))))

	.dataa(\my_processor|FD_IR1|dffe17|q~q ),
	.datab(\my_processor|FD_IR1|dffe18|q~q ),
	.datac(\my_processor|alu_A[21]~212_combout ),
	.datad(\my_processor|alu_A[21]~210_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[21]~213_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[21]~213 .lut_mask = 16'hDC98;
defparam \my_processor|alu_A[21]~213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y32_N27
dffeas \my_regfile|gen_registers[17].regs|dffe21|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[21]~43_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[17].regs|dffe21|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[17].regs|dffe21|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[17].regs|dffe21|q .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y32_N19
dffeas \my_regfile|gen_registers[25].regs|dffe21|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[21]~43_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[25].regs|dffe21|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[25].regs|dffe21|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[25].regs|dffe21|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y32_N26
cycloneive_lcell_comb \my_processor|alu_A[21]~207 (
// Equation(s):
// \my_processor|alu_A[21]~207_combout  = (\my_processor|FD_IR1|dffe19|q~q  & (\my_processor|FD_IR1|dffe20|q~q )) # (!\my_processor|FD_IR1|dffe19|q~q  & ((\my_processor|FD_IR1|dffe20|q~q  & ((\my_regfile|gen_registers[25].regs|dffe21|q~q ))) # 
// (!\my_processor|FD_IR1|dffe20|q~q  & (\my_regfile|gen_registers[17].regs|dffe21|q~q ))))

	.dataa(\my_processor|FD_IR1|dffe19|q~q ),
	.datab(\my_processor|FD_IR1|dffe20|q~q ),
	.datac(\my_regfile|gen_registers[17].regs|dffe21|q~q ),
	.datad(\my_regfile|gen_registers[25].regs|dffe21|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[21]~207_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[21]~207 .lut_mask = 16'hDC98;
defparam \my_processor|alu_A[21]~207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y32_N17
dffeas \my_regfile|gen_registers[21].regs|dffe21|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[21]~43_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[21].regs|dffe21|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[21].regs|dffe21|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[21].regs|dffe21|q .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y32_N25
dffeas \my_regfile|gen_registers[29].regs|dffe21|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[21]~43_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[29].regs|dffe21|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[29].regs|dffe21|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[29].regs|dffe21|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y32_N16
cycloneive_lcell_comb \my_processor|alu_A[21]~208 (
// Equation(s):
// \my_processor|alu_A[21]~208_combout  = (\my_processor|alu_A[21]~207_combout  & (((\my_regfile|gen_registers[29].regs|dffe21|q~q )) # (!\my_processor|FD_IR1|dffe19|q~q ))) # (!\my_processor|alu_A[21]~207_combout  & (\my_processor|FD_IR1|dffe19|q~q  & 
// (\my_regfile|gen_registers[21].regs|dffe21|q~q )))

	.dataa(\my_processor|alu_A[21]~207_combout ),
	.datab(\my_processor|FD_IR1|dffe19|q~q ),
	.datac(\my_regfile|gen_registers[21].regs|dffe21|q~q ),
	.datad(\my_regfile|gen_registers[29].regs|dffe21|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[21]~208_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[21]~208 .lut_mask = 16'hEA62;
defparam \my_processor|alu_A[21]~208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N2
cycloneive_lcell_comb \my_processor|alu_A[21]~216 (
// Equation(s):
// \my_processor|alu_A[21]~216_combout  = (\my_processor|FD_IR1|dffe17|q~q  & ((\my_processor|alu_A[21]~213_combout  & (\my_processor|alu_A[21]~215_combout )) # (!\my_processor|alu_A[21]~213_combout  & ((\my_processor|alu_A[21]~208_combout ))))) # 
// (!\my_processor|FD_IR1|dffe17|q~q  & (((\my_processor|alu_A[21]~213_combout ))))

	.dataa(\my_processor|alu_A[21]~215_combout ),
	.datab(\my_processor|FD_IR1|dffe17|q~q ),
	.datac(\my_processor|alu_A[21]~213_combout ),
	.datad(\my_processor|alu_A[21]~208_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[21]~216_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[21]~216 .lut_mask = 16'hBCB0;
defparam \my_processor|alu_A[21]~216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N12
cycloneive_lcell_comb \my_processor|alu_A[21]~217 (
// Equation(s):
// \my_processor|alu_A[21]~217_combout  = (\my_processor|alu_A[29]~27_combout  & (((\my_processor|alu_A[0]~26_combout ) # (\my_processor|WM_bypass_data[21]~43_combout )))) # (!\my_processor|alu_A[29]~27_combout  & (\my_processor|alu_A[21]~216_combout  & 
// (!\my_processor|alu_A[0]~26_combout )))

	.dataa(\my_processor|alu_A[29]~27_combout ),
	.datab(\my_processor|alu_A[21]~216_combout ),
	.datac(\my_processor|alu_A[0]~26_combout ),
	.datad(\my_processor|WM_bypass_data[21]~43_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[21]~217_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[21]~217 .lut_mask = 16'hAEA4;
defparam \my_processor|alu_A[21]~217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N18
cycloneive_lcell_comb \my_processor|alu_A[21]~218 (
// Equation(s):
// \my_processor|alu_A[21]~218_combout  = (\my_processor|alu_A[29]~15_combout  & ((\my_processor|alu_A[21]~217_combout  & ((\my_processor|alu_A[21]~206_combout ))) # (!\my_processor|alu_A[21]~217_combout  & (\my_processor|alu_A[21]~204_combout )))) # 
// (!\my_processor|alu_A[29]~15_combout  & (((\my_processor|alu_A[21]~217_combout ))))

	.dataa(\my_processor|alu_A[21]~204_combout ),
	.datab(\my_processor|alu_A[29]~15_combout ),
	.datac(\my_processor|alu_A[21]~206_combout ),
	.datad(\my_processor|alu_A[21]~217_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[21]~218_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[21]~218 .lut_mask = 16'hF388;
defparam \my_processor|alu_A[21]~218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N20
cycloneive_lcell_comb \my_processor|alu_A[21]~219 (
// Equation(s):
// \my_processor|alu_A[21]~219_combout  = (\my_processor|A_bypass_MX_sel~3_combout  & ((\my_processor|xm1|XMoutput|dffe21|q~q ))) # (!\my_processor|A_bypass_MX_sel~3_combout  & (\my_processor|alu_A[21]~218_combout ))

	.dataa(gnd),
	.datab(\my_processor|alu_A[21]~218_combout ),
	.datac(\my_processor|xm1|XMoutput|dffe21|q~q ),
	.datad(\my_processor|A_bypass_MX_sel~3_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[21]~219_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[21]~219 .lut_mask = 16'hF0CC;
defparam \my_processor|alu_A[21]~219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N2
cycloneive_lcell_comb \my_processor|alu_B[21]~49 (
// Equation(s):
// \my_processor|alu_B[21]~49_combout  = (\my_processor|alu_B[30]~4_combout  & (((\my_processor|alu_B[30]~0_combout )))) # (!\my_processor|alu_B[30]~4_combout  & ((\my_processor|alu_B[30]~0_combout  & (\my_processor|dx1|DXIR|dffe16|q~q )) # 
// (!\my_processor|alu_B[30]~0_combout  & ((\my_processor|dx1|DXB|dffe21|q~q )))))

	.dataa(\my_processor|alu_B[30]~4_combout ),
	.datab(\my_processor|dx1|DXIR|dffe16|q~q ),
	.datac(\my_processor|dx1|DXB|dffe21|q~q ),
	.datad(\my_processor|alu_B[30]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_B[21]~49_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_B[21]~49 .lut_mask = 16'hEE50;
defparam \my_processor|alu_B[21]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N4
cycloneive_lcell_comb \my_processor|alu_B[21]~50 (
// Equation(s):
// \my_processor|alu_B[21]~50_combout  = (\my_processor|alu_B[30]~4_combout  & ((\my_processor|alu_B[21]~49_combout  & (\my_processor|xm1|XMoutput|dffe21|q~q )) # (!\my_processor|alu_B[21]~49_combout  & ((\my_processor|WM_bypass_data[21]~43_combout ))))) # 
// (!\my_processor|alu_B[30]~4_combout  & (\my_processor|alu_B[21]~49_combout ))

	.dataa(\my_processor|alu_B[30]~4_combout ),
	.datab(\my_processor|alu_B[21]~49_combout ),
	.datac(\my_processor|xm1|XMoutput|dffe21|q~q ),
	.datad(\my_processor|WM_bypass_data[21]~43_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_B[21]~50_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_B[21]~50 .lut_mask = 16'hE6C4;
defparam \my_processor|alu_B[21]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y25_N3
dffeas \my_regfile|gen_registers[13].regs|dffe20|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[20]~41_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[13].regs|dffe20|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[13].regs|dffe20|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[13].regs|dffe20|q .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y25_N27
dffeas \my_regfile|gen_registers[15].regs|dffe20|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[20]~41_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[15].regs|dffe20|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[15].regs|dffe20|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[15].regs|dffe20|q .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y25_N17
dffeas \my_regfile|gen_registers[12].regs|dffe20|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[20]~41_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[12].regs|dffe20|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[12].regs|dffe20|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[12].regs|dffe20|q .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y25_N25
dffeas \my_regfile|gen_registers[14].regs|dffe20|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[20]~41_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[14].regs|dffe20|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[14].regs|dffe20|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[14].regs|dffe20|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N16
cycloneive_lcell_comb \my_processor|alu_A[20]~226 (
// Equation(s):
// \my_processor|alu_A[20]~226_combout  = (\my_processor|FD_IR1|dffe17|q~q  & (\my_processor|FD_IR1|dffe18|q~q )) # (!\my_processor|FD_IR1|dffe17|q~q  & ((\my_processor|FD_IR1|dffe18|q~q  & ((\my_regfile|gen_registers[14].regs|dffe20|q~q ))) # 
// (!\my_processor|FD_IR1|dffe18|q~q  & (\my_regfile|gen_registers[12].regs|dffe20|q~q ))))

	.dataa(\my_processor|FD_IR1|dffe17|q~q ),
	.datab(\my_processor|FD_IR1|dffe18|q~q ),
	.datac(\my_regfile|gen_registers[12].regs|dffe20|q~q ),
	.datad(\my_regfile|gen_registers[14].regs|dffe20|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[20]~226_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[20]~226 .lut_mask = 16'hDC98;
defparam \my_processor|alu_A[20]~226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N26
cycloneive_lcell_comb \my_processor|alu_A[20]~227 (
// Equation(s):
// \my_processor|alu_A[20]~227_combout  = (\my_processor|FD_IR1|dffe17|q~q  & ((\my_processor|alu_A[20]~226_combout  & ((\my_regfile|gen_registers[15].regs|dffe20|q~q ))) # (!\my_processor|alu_A[20]~226_combout  & 
// (\my_regfile|gen_registers[13].regs|dffe20|q~q )))) # (!\my_processor|FD_IR1|dffe17|q~q  & (((\my_processor|alu_A[20]~226_combout ))))

	.dataa(\my_regfile|gen_registers[13].regs|dffe20|q~q ),
	.datab(\my_processor|FD_IR1|dffe17|q~q ),
	.datac(\my_regfile|gen_registers[15].regs|dffe20|q~q ),
	.datad(\my_processor|alu_A[20]~226_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[20]~227_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[20]~227 .lut_mask = 16'hF388;
defparam \my_processor|alu_A[20]~227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y26_N27
dffeas \my_regfile|gen_registers[23].regs|dffe20|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[20]~41_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[23].regs|dffe20|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[23].regs|dffe20|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[23].regs|dffe20|q .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y27_N25
dffeas \my_regfile|gen_registers[31].regs|dffe20|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[20]~41_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[31].regs|dffe20|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[31].regs|dffe20|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[31].regs|dffe20|q .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y27_N13
dffeas \my_regfile|gen_registers[27].regs|dffe20|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[20]~41_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[27].regs|dffe20|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[27].regs|dffe20|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[27].regs|dffe20|q .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y27_N3
dffeas \my_regfile|gen_registers[19].regs|dffe20|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[20]~41_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[19].regs|dffe20|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[19].regs|dffe20|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[19].regs|dffe20|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N2
cycloneive_lcell_comb \my_processor|alu_A[20]~235 (
// Equation(s):
// \my_processor|alu_A[20]~235_combout  = (\my_processor|FD_IR1|dffe20|q~q  & ((\my_regfile|gen_registers[27].regs|dffe20|q~q ) # ((\my_processor|FD_IR1|dffe19|q~q )))) # (!\my_processor|FD_IR1|dffe20|q~q  & (((\my_regfile|gen_registers[19].regs|dffe20|q~q  
// & !\my_processor|FD_IR1|dffe19|q~q ))))

	.dataa(\my_regfile|gen_registers[27].regs|dffe20|q~q ),
	.datab(\my_processor|FD_IR1|dffe20|q~q ),
	.datac(\my_regfile|gen_registers[19].regs|dffe20|q~q ),
	.datad(\my_processor|FD_IR1|dffe19|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[20]~235_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[20]~235 .lut_mask = 16'hCCB8;
defparam \my_processor|alu_A[20]~235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N24
cycloneive_lcell_comb \my_processor|alu_A[20]~236 (
// Equation(s):
// \my_processor|alu_A[20]~236_combout  = (\my_processor|FD_IR1|dffe19|q~q  & ((\my_processor|alu_A[20]~235_combout  & ((\my_regfile|gen_registers[31].regs|dffe20|q~q ))) # (!\my_processor|alu_A[20]~235_combout  & 
// (\my_regfile|gen_registers[23].regs|dffe20|q~q )))) # (!\my_processor|FD_IR1|dffe19|q~q  & (((\my_processor|alu_A[20]~235_combout ))))

	.dataa(\my_regfile|gen_registers[23].regs|dffe20|q~q ),
	.datab(\my_processor|FD_IR1|dffe19|q~q ),
	.datac(\my_regfile|gen_registers[31].regs|dffe20|q~q ),
	.datad(\my_processor|alu_A[20]~235_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[20]~236_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[20]~236 .lut_mask = 16'hF388;
defparam \my_processor|alu_A[20]~236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y26_N25
dffeas \my_regfile|gen_registers[30].regs|dffe20|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[20]~41_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[30].regs|dffe20|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[30].regs|dffe20|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[30].regs|dffe20|q .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y26_N5
dffeas \my_regfile|gen_registers[26].regs|dffe20|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[20]~41_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[26].regs|dffe20|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[26].regs|dffe20|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[26].regs|dffe20|q .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y24_N31
dffeas \my_regfile|gen_registers[22].regs|dffe20|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[20]~41_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[22].regs|dffe20|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[22].regs|dffe20|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[22].regs|dffe20|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N24
cycloneive_lcell_comb \my_regfile|gen_registers[18].regs|dffe20|q~feeder (
// Equation(s):
// \my_regfile|gen_registers[18].regs|dffe20|q~feeder_combout  = \my_processor|WM_bypass_data[20]~41_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|WM_bypass_data[20]~41_combout ),
	.cin(gnd),
	.combout(\my_regfile|gen_registers[18].regs|dffe20|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|gen_registers[18].regs|dffe20|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|gen_registers[18].regs|dffe20|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y24_N25
dffeas \my_regfile|gen_registers[18].regs|dffe20|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|gen_registers[18].regs|dffe20|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|decoder_writeReg|and16~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[18].regs|dffe20|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[18].regs|dffe20|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[18].regs|dffe20|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N6
cycloneive_lcell_comb \my_processor|alu_A[20]~228 (
// Equation(s):
// \my_processor|alu_A[20]~228_combout  = (\my_processor|FD_IR1|dffe19|q~q  & ((\my_regfile|gen_registers[22].regs|dffe20|q~q ) # ((\my_processor|FD_IR1|dffe20|q~q )))) # (!\my_processor|FD_IR1|dffe19|q~q  & (((!\my_processor|FD_IR1|dffe20|q~q  & 
// \my_regfile|gen_registers[18].regs|dffe20|q~q ))))

	.dataa(\my_regfile|gen_registers[22].regs|dffe20|q~q ),
	.datab(\my_processor|FD_IR1|dffe19|q~q ),
	.datac(\my_processor|FD_IR1|dffe20|q~q ),
	.datad(\my_regfile|gen_registers[18].regs|dffe20|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[20]~228_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[20]~228 .lut_mask = 16'hCBC8;
defparam \my_processor|alu_A[20]~228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N4
cycloneive_lcell_comb \my_processor|alu_A[20]~229 (
// Equation(s):
// \my_processor|alu_A[20]~229_combout  = (\my_processor|FD_IR1|dffe20|q~q  & ((\my_processor|alu_A[20]~228_combout  & (\my_regfile|gen_registers[30].regs|dffe20|q~q )) # (!\my_processor|alu_A[20]~228_combout  & 
// ((\my_regfile|gen_registers[26].regs|dffe20|q~q ))))) # (!\my_processor|FD_IR1|dffe20|q~q  & (((\my_processor|alu_A[20]~228_combout ))))

	.dataa(\my_regfile|gen_registers[30].regs|dffe20|q~q ),
	.datab(\my_processor|FD_IR1|dffe20|q~q ),
	.datac(\my_regfile|gen_registers[26].regs|dffe20|q~q ),
	.datad(\my_processor|alu_A[20]~228_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[20]~229_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[20]~229 .lut_mask = 16'hBBC0;
defparam \my_processor|alu_A[20]~229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y28_N19
dffeas \my_regfile|gen_registers[20].regs|dffe20|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[20]~41_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[20].regs|dffe20|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[20].regs|dffe20|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[20].regs|dffe20|q .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y28_N13
dffeas \my_regfile|gen_registers[16].regs|dffe20|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[20]~41_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[16].regs|dffe20|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[16].regs|dffe20|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[16].regs|dffe20|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N12
cycloneive_lcell_comb \my_processor|alu_A[20]~232 (
// Equation(s):
// \my_processor|alu_A[20]~232_combout  = (\my_processor|FD_IR1|dffe20|q~q  & (((\my_processor|FD_IR1|dffe19|q~q )))) # (!\my_processor|FD_IR1|dffe20|q~q  & ((\my_processor|FD_IR1|dffe19|q~q  & (\my_regfile|gen_registers[20].regs|dffe20|q~q )) # 
// (!\my_processor|FD_IR1|dffe19|q~q  & ((\my_regfile|gen_registers[16].regs|dffe20|q~q )))))

	.dataa(\my_processor|FD_IR1|dffe20|q~q ),
	.datab(\my_regfile|gen_registers[20].regs|dffe20|q~q ),
	.datac(\my_regfile|gen_registers[16].regs|dffe20|q~q ),
	.datad(\my_processor|FD_IR1|dffe19|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[20]~232_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[20]~232 .lut_mask = 16'hEE50;
defparam \my_processor|alu_A[20]~232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y28_N21
dffeas \my_regfile|gen_registers[24].regs|dffe20|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[20]~41_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[24].regs|dffe20|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[24].regs|dffe20|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[24].regs|dffe20|q .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y28_N23
dffeas \my_regfile|gen_registers[28].regs|dffe20|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[20]~41_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[28].regs|dffe20|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[28].regs|dffe20|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[28].regs|dffe20|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N22
cycloneive_lcell_comb \my_processor|alu_A[20]~233 (
// Equation(s):
// \my_processor|alu_A[20]~233_combout  = (\my_processor|alu_A[20]~232_combout  & (((\my_regfile|gen_registers[28].regs|dffe20|q~q ) # (!\my_processor|FD_IR1|dffe20|q~q )))) # (!\my_processor|alu_A[20]~232_combout  & 
// (\my_regfile|gen_registers[24].regs|dffe20|q~q  & ((\my_processor|FD_IR1|dffe20|q~q ))))

	.dataa(\my_processor|alu_A[20]~232_combout ),
	.datab(\my_regfile|gen_registers[24].regs|dffe20|q~q ),
	.datac(\my_regfile|gen_registers[28].regs|dffe20|q~q ),
	.datad(\my_processor|FD_IR1|dffe20|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[20]~233_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[20]~233 .lut_mask = 16'hE4AA;
defparam \my_processor|alu_A[20]~233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y31_N17
dffeas \my_regfile|gen_registers[21].regs|dffe20|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[20]~41_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[21].regs|dffe20|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[21].regs|dffe20|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[21].regs|dffe20|q .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y30_N17
dffeas \my_regfile|gen_registers[29].regs|dffe20|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[20]~41_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[29].regs|dffe20|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[29].regs|dffe20|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[29].regs|dffe20|q .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y31_N5
dffeas \my_regfile|gen_registers[25].regs|dffe20|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[20]~41_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[25].regs|dffe20|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[25].regs|dffe20|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[25].regs|dffe20|q .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y31_N15
dffeas \my_regfile|gen_registers[17].regs|dffe20|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[20]~41_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[17].regs|dffe20|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[17].regs|dffe20|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[17].regs|dffe20|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y31_N8
cycloneive_lcell_comb \my_processor|alu_A[20]~230 (
// Equation(s):
// \my_processor|alu_A[20]~230_combout  = (\my_processor|FD_IR1|dffe19|q~q  & (((\my_processor|FD_IR1|dffe20|q~q )))) # (!\my_processor|FD_IR1|dffe19|q~q  & ((\my_processor|FD_IR1|dffe20|q~q  & (\my_regfile|gen_registers[25].regs|dffe20|q~q )) # 
// (!\my_processor|FD_IR1|dffe20|q~q  & ((\my_regfile|gen_registers[17].regs|dffe20|q~q )))))

	.dataa(\my_regfile|gen_registers[25].regs|dffe20|q~q ),
	.datab(\my_regfile|gen_registers[17].regs|dffe20|q~q ),
	.datac(\my_processor|FD_IR1|dffe19|q~q ),
	.datad(\my_processor|FD_IR1|dffe20|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[20]~230_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[20]~230 .lut_mask = 16'hFA0C;
defparam \my_processor|alu_A[20]~230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y30_N16
cycloneive_lcell_comb \my_processor|alu_A[20]~231 (
// Equation(s):
// \my_processor|alu_A[20]~231_combout  = (\my_processor|FD_IR1|dffe19|q~q  & ((\my_processor|alu_A[20]~230_combout  & ((\my_regfile|gen_registers[29].regs|dffe20|q~q ))) # (!\my_processor|alu_A[20]~230_combout  & 
// (\my_regfile|gen_registers[21].regs|dffe20|q~q )))) # (!\my_processor|FD_IR1|dffe19|q~q  & (((\my_processor|alu_A[20]~230_combout ))))

	.dataa(\my_regfile|gen_registers[21].regs|dffe20|q~q ),
	.datab(\my_processor|FD_IR1|dffe19|q~q ),
	.datac(\my_regfile|gen_registers[29].regs|dffe20|q~q ),
	.datad(\my_processor|alu_A[20]~230_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[20]~231_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[20]~231 .lut_mask = 16'hF388;
defparam \my_processor|alu_A[20]~231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y28_N8
cycloneive_lcell_comb \my_processor|alu_A[20]~234 (
// Equation(s):
// \my_processor|alu_A[20]~234_combout  = (\my_processor|FD_IR1|dffe18|q~q  & (\my_processor|FD_IR1|dffe17|q~q )) # (!\my_processor|FD_IR1|dffe18|q~q  & ((\my_processor|FD_IR1|dffe17|q~q  & ((\my_processor|alu_A[20]~231_combout ))) # 
// (!\my_processor|FD_IR1|dffe17|q~q  & (\my_processor|alu_A[20]~233_combout ))))

	.dataa(\my_processor|FD_IR1|dffe18|q~q ),
	.datab(\my_processor|FD_IR1|dffe17|q~q ),
	.datac(\my_processor|alu_A[20]~233_combout ),
	.datad(\my_processor|alu_A[20]~231_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[20]~234_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[20]~234 .lut_mask = 16'hDC98;
defparam \my_processor|alu_A[20]~234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y29_N8
cycloneive_lcell_comb \my_processor|alu_A[20]~237 (
// Equation(s):
// \my_processor|alu_A[20]~237_combout  = (\my_processor|FD_IR1|dffe18|q~q  & ((\my_processor|alu_A[20]~234_combout  & (\my_processor|alu_A[20]~236_combout )) # (!\my_processor|alu_A[20]~234_combout  & ((\my_processor|alu_A[20]~229_combout ))))) # 
// (!\my_processor|FD_IR1|dffe18|q~q  & (((\my_processor|alu_A[20]~234_combout ))))

	.dataa(\my_processor|FD_IR1|dffe18|q~q ),
	.datab(\my_processor|alu_A[20]~236_combout ),
	.datac(\my_processor|alu_A[20]~229_combout ),
	.datad(\my_processor|alu_A[20]~234_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[20]~237_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[20]~237 .lut_mask = 16'hDDA0;
defparam \my_processor|alu_A[20]~237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y29_N26
cycloneive_lcell_comb \my_processor|alu_A[20]~238 (
// Equation(s):
// \my_processor|alu_A[20]~238_combout  = (\my_processor|alu_A[29]~27_combout  & ((\my_processor|WM_bypass_data[20]~41_combout ) # ((\my_processor|alu_A[0]~26_combout )))) # (!\my_processor|alu_A[29]~27_combout  & (((\my_processor|alu_A[20]~237_combout  & 
// !\my_processor|alu_A[0]~26_combout ))))

	.dataa(\my_processor|alu_A[29]~27_combout ),
	.datab(\my_processor|WM_bypass_data[20]~41_combout ),
	.datac(\my_processor|alu_A[20]~237_combout ),
	.datad(\my_processor|alu_A[0]~26_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[20]~238_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[20]~238 .lut_mask = 16'hAAD8;
defparam \my_processor|alu_A[20]~238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y23_N5
dffeas \my_regfile|gen_registers[10].regs|dffe20|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[20]~41_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[10].regs|dffe20|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[10].regs|dffe20|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[10].regs|dffe20|q .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y20_N1
dffeas \my_regfile|gen_registers[9].regs|dffe20|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[20]~41_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[9].regs|dffe20|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[9].regs|dffe20|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[9].regs|dffe20|q .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y21_N15
dffeas \my_regfile|gen_registers[8].regs|dffe20|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[20]~41_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[8].regs|dffe20|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[8].regs|dffe20|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[8].regs|dffe20|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N14
cycloneive_lcell_comb \my_processor|alu_A[20]~223 (
// Equation(s):
// \my_processor|alu_A[20]~223_combout  = (\my_processor|FD_IR1|dffe17|q~q  & ((\my_regfile|gen_registers[9].regs|dffe20|q~q ) # ((\my_processor|FD_IR1|dffe18|q~q )))) # (!\my_processor|FD_IR1|dffe17|q~q  & (((\my_regfile|gen_registers[8].regs|dffe20|q~q  & 
// !\my_processor|FD_IR1|dffe18|q~q ))))

	.dataa(\my_processor|FD_IR1|dffe17|q~q ),
	.datab(\my_regfile|gen_registers[9].regs|dffe20|q~q ),
	.datac(\my_regfile|gen_registers[8].regs|dffe20|q~q ),
	.datad(\my_processor|FD_IR1|dffe18|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[20]~223_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[20]~223 .lut_mask = 16'hAAD8;
defparam \my_processor|alu_A[20]~223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y21_N13
dffeas \my_regfile|gen_registers[11].regs|dffe20|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[20]~41_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[11].regs|dffe20|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[11].regs|dffe20|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[11].regs|dffe20|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N12
cycloneive_lcell_comb \my_processor|alu_A[20]~224 (
// Equation(s):
// \my_processor|alu_A[20]~224_combout  = (\my_processor|alu_A[20]~223_combout  & (((\my_regfile|gen_registers[11].regs|dffe20|q~q ) # (!\my_processor|FD_IR1|dffe18|q~q )))) # (!\my_processor|alu_A[20]~223_combout  & 
// (\my_regfile|gen_registers[10].regs|dffe20|q~q  & ((\my_processor|FD_IR1|dffe18|q~q ))))

	.dataa(\my_regfile|gen_registers[10].regs|dffe20|q~q ),
	.datab(\my_processor|alu_A[20]~223_combout ),
	.datac(\my_regfile|gen_registers[11].regs|dffe20|q~q ),
	.datad(\my_processor|FD_IR1|dffe18|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[20]~224_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[20]~224 .lut_mask = 16'hE2CC;
defparam \my_processor|alu_A[20]~224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y23_N25
dffeas \my_regfile|gen_registers[6].regs|dffe20|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[20]~41_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[6].regs|dffe20|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[6].regs|dffe20|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[6].regs|dffe20|q .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y23_N9
dffeas \my_regfile|gen_registers[4].regs|dffe20|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[20]~41_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[4].regs|dffe20|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[4].regs|dffe20|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[4].regs|dffe20|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N8
cycloneive_lcell_comb \my_processor|alu_A[20]~220 (
// Equation(s):
// \my_processor|alu_A[20]~220_combout  = (\my_processor|FD_IR1|dffe18|q~q  & ((\my_regfile|gen_registers[6].regs|dffe20|q~q ) # ((\my_processor|FD_IR1|dffe17|q~q )))) # (!\my_processor|FD_IR1|dffe18|q~q  & (((\my_regfile|gen_registers[4].regs|dffe20|q~q  & 
// !\my_processor|FD_IR1|dffe17|q~q ))))

	.dataa(\my_processor|FD_IR1|dffe18|q~q ),
	.datab(\my_regfile|gen_registers[6].regs|dffe20|q~q ),
	.datac(\my_regfile|gen_registers[4].regs|dffe20|q~q ),
	.datad(\my_processor|FD_IR1|dffe17|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[20]~220_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[20]~220 .lut_mask = 16'hAAD8;
defparam \my_processor|alu_A[20]~220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y23_N3
dffeas \my_regfile|gen_registers[7].regs|dffe20|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[20]~41_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[7].regs|dffe20|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[7].regs|dffe20|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[7].regs|dffe20|q .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y23_N19
dffeas \my_regfile|gen_registers[5].regs|dffe20|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[20]~41_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[5].regs|dffe20|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[5].regs|dffe20|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[5].regs|dffe20|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N2
cycloneive_lcell_comb \my_processor|alu_A[20]~221 (
// Equation(s):
// \my_processor|alu_A[20]~221_combout  = (\my_processor|FD_IR1|dffe17|q~q  & ((\my_processor|alu_A[20]~220_combout  & (\my_regfile|gen_registers[7].regs|dffe20|q~q )) # (!\my_processor|alu_A[20]~220_combout  & ((\my_regfile|gen_registers[5].regs|dffe20|q~q 
// ))))) # (!\my_processor|FD_IR1|dffe17|q~q  & (\my_processor|alu_A[20]~220_combout ))

	.dataa(\my_processor|FD_IR1|dffe17|q~q ),
	.datab(\my_processor|alu_A[20]~220_combout ),
	.datac(\my_regfile|gen_registers[7].regs|dffe20|q~q ),
	.datad(\my_regfile|gen_registers[5].regs|dffe20|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[20]~221_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[20]~221 .lut_mask = 16'hE6C4;
defparam \my_processor|alu_A[20]~221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y24_N25
dffeas \my_regfile|gen_registers[2].regs|dffe20|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[20]~41_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[2].regs|dffe20|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[2].regs|dffe20|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[2].regs|dffe20|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N10
cycloneive_lcell_comb \my_processor|alu_A[20]~222 (
// Equation(s):
// \my_processor|alu_A[20]~222_combout  = (\my_processor|alu_A[29]~6_combout  & (((\my_processor|alu_A[29]~7_combout )))) # (!\my_processor|alu_A[29]~6_combout  & ((\my_processor|alu_A[29]~7_combout  & (\my_regfile|gen_registers[3].regs|dffe20|q~q )) # 
// (!\my_processor|alu_A[29]~7_combout  & ((\my_regfile|gen_registers[2].regs|dffe20|q~q )))))

	.dataa(\my_processor|alu_A[29]~6_combout ),
	.datab(\my_regfile|gen_registers[3].regs|dffe20|q~q ),
	.datac(\my_processor|alu_A[29]~7_combout ),
	.datad(\my_regfile|gen_registers[2].regs|dffe20|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[20]~222_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[20]~222 .lut_mask = 16'hE5E0;
defparam \my_processor|alu_A[20]~222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N6
cycloneive_lcell_comb \my_processor|alu_A[20]~225 (
// Equation(s):
// \my_processor|alu_A[20]~225_combout  = (\my_processor|alu_A[20]~222_combout  & ((\my_processor|alu_A[20]~224_combout ) # ((!\my_processor|alu_A[29]~6_combout )))) # (!\my_processor|alu_A[20]~222_combout  & (((\my_processor|alu_A[20]~221_combout  & 
// \my_processor|alu_A[29]~6_combout ))))

	.dataa(\my_processor|alu_A[20]~224_combout ),
	.datab(\my_processor|alu_A[20]~221_combout ),
	.datac(\my_processor|alu_A[20]~222_combout ),
	.datad(\my_processor|alu_A[29]~6_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[20]~225_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[20]~225 .lut_mask = 16'hACF0;
defparam \my_processor|alu_A[20]~225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y29_N28
cycloneive_lcell_comb \my_processor|alu_A[20]~239 (
// Equation(s):
// \my_processor|alu_A[20]~239_combout  = (\my_processor|alu_A[29]~15_combout  & ((\my_processor|alu_A[20]~238_combout  & (\my_processor|alu_A[20]~227_combout )) # (!\my_processor|alu_A[20]~238_combout  & ((\my_processor|alu_A[20]~225_combout ))))) # 
// (!\my_processor|alu_A[29]~15_combout  & (((\my_processor|alu_A[20]~238_combout ))))

	.dataa(\my_processor|alu_A[20]~227_combout ),
	.datab(\my_processor|alu_A[29]~15_combout ),
	.datac(\my_processor|alu_A[20]~238_combout ),
	.datad(\my_processor|alu_A[20]~225_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[20]~239_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[20]~239 .lut_mask = 16'hBCB0;
defparam \my_processor|alu_A[20]~239 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N18
cycloneive_lcell_comb \my_processor|aluer|addition|eba_2|orc4~0 (
// Equation(s):
// \my_processor|aluer|addition|eba_2|orc4~0_combout  = (\my_processor|alu_B[20]~48_combout  & ((\my_processor|A_bypass_MX_sel~3_combout  & (\my_processor|xm1|XMoutput|dffe20|q~q )) # (!\my_processor|A_bypass_MX_sel~3_combout  & 
// ((\my_processor|alu_A[20]~239_combout )))))

	.dataa(\my_processor|A_bypass_MX_sel~3_combout ),
	.datab(\my_processor|alu_B[20]~48_combout ),
	.datac(\my_processor|xm1|XMoutput|dffe20|q~q ),
	.datad(\my_processor|alu_A[20]~239_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|addition|eba_2|orc4~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|addition|eba_2|orc4~0 .lut_mask = 16'hC480;
defparam \my_processor|aluer|addition|eba_2|orc4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y29_N29
dffeas \my_processor|xm1|xmoldp|dffe19|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dx1|FDPC|dffe19|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|xmoldp|dffe19|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|xmoldp|dffe19|q .is_wysiwyg = "true";
defparam \my_processor|xm1|xmoldp|dffe19|q .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y26_N13
dffeas \my_processor|mw1|MW_oldPC|dffe19|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|xm1|xmoldp|dffe19|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MW_oldPC|dffe19|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MW_oldPC|dffe19|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MW_oldPC|dffe19|q .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y26_N19
dffeas \my_processor|mw1|MWout|dffe19|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|xm1|XMoutput|dffe19|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MWout|dffe19|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MWout|dffe19|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MWout|dffe19|q .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y24_N5
dffeas \my_processor|xm1|b|dffe18|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dx1|DXB|dffe18|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|b|dffe18|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|b|dffe18|q .is_wysiwyg = "true";
defparam \my_processor|xm1|b|dffe18|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N4
cycloneive_lcell_comb \my_processor|data[18]~18 (
// Equation(s):
// \my_processor|data[18]~18_combout  = (\my_processor|WM_bypass~3_combout  & ((\my_processor|WM_bypass_data[18]~37_combout ))) # (!\my_processor|WM_bypass~3_combout  & (\my_processor|xm1|b|dffe18|q~q ))

	.dataa(\my_processor|WM_bypass~3_combout ),
	.datab(gnd),
	.datac(\my_processor|xm1|b|dffe18|q~q ),
	.datad(\my_processor|WM_bypass_data[18]~37_combout ),
	.cin(gnd),
	.combout(\my_processor|data[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[18]~18 .lut_mask = 16'hFA50;
defparam \my_processor|data[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y23_N25
dffeas \my_processor|xm1|b|dffe19|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dx1|DXB|dffe19|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|b|dffe19|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|b|dffe19|q .is_wysiwyg = "true";
defparam \my_processor|xm1|b|dffe19|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N24
cycloneive_lcell_comb \my_processor|data[19]~19 (
// Equation(s):
// \my_processor|data[19]~19_combout  = (\my_processor|WM_bypass~3_combout  & (\my_processor|WM_bypass_data[19]~39_combout )) # (!\my_processor|WM_bypass~3_combout  & ((\my_processor|xm1|b|dffe19|q~q )))

	.dataa(gnd),
	.datab(\my_processor|WM_bypass_data[19]~39_combout ),
	.datac(\my_processor|xm1|b|dffe19|q~q ),
	.datad(\my_processor|WM_bypass~3_combout ),
	.cin(gnd),
	.combout(\my_processor|data[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[19]~19 .lut_mask = 16'hCCF0;
defparam \my_processor|data[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y23_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(\my_processor|xm1|XMcontrol|dffe5|q~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[19]~19_combout ,\my_processor|data[18]~18_combout }),
	.portaaddr({\my_processor|xm1|XMoutput|dffe11|q~q ,\my_processor|xm1|XMoutput|dffe10|q~q ,\my_processor|xm1|XMoutput|dffe9|q~q ,\my_processor|xm1|XMoutput|dffe8|q~q ,\my_processor|xm1|XMoutput|dffe7|q~q ,\my_processor|xm1|XMoutput|dffe6|q~q ,
\my_processor|xm1|XMoutput|dffe5|q~q ,\my_processor|xm1|XMoutput|dffe4|q~q ,\my_processor|xm1|XMoutput|dffe3|q~q ,\my_processor|xm1|XMoutput|dffe2|q~q ,\my_processor|xm1|XMoutput|dffe1|q~q ,\my_processor|xm1|XMoutput|dffe0|q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .init_file = "notes.mif";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_7ih1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M9K";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007AAAAAA2A96A5AA87AAAAAA1EAAAAA8;
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N28
cycloneive_lcell_comb \my_processor|mw1|MWmem|dffe19|q~feeder (
// Equation(s):
// \my_processor|mw1|MWmem|dffe19|q~feeder_combout  = \my_dmem|altsyncram_component|auto_generated|q_a [19]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\my_processor|mw1|MWmem|dffe19|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mw1|MWmem|dffe19|q~feeder .lut_mask = 16'hFF00;
defparam \my_processor|mw1|MWmem|dffe19|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y26_N29
dffeas \my_processor|mw1|MWmem|dffe19|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|mw1|MWmem|dffe19|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MWmem|dffe19|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MWmem|dffe19|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MWmem|dffe19|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N18
cycloneive_lcell_comb \my_processor|WM_bypass_data[19]~38 (
// Equation(s):
// \my_processor|WM_bypass_data[19]~38_combout  = (!\my_processor|mw1|MWctrl|dffe18|q~q  & ((\my_processor|mw1|MWctrl|dffe16|q~q  & ((\my_processor|mw1|MWmem|dffe19|q~q ))) # (!\my_processor|mw1|MWctrl|dffe16|q~q  & (\my_processor|mw1|MWout|dffe19|q~q ))))

	.dataa(\my_processor|mw1|MWctrl|dffe16|q~q ),
	.datab(\my_processor|mw1|MWctrl|dffe18|q~q ),
	.datac(\my_processor|mw1|MWout|dffe19|q~q ),
	.datad(\my_processor|mw1|MWmem|dffe19|q~q ),
	.cin(gnd),
	.combout(\my_processor|WM_bypass_data[19]~38_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|WM_bypass_data[19]~38 .lut_mask = 16'h3210;
defparam \my_processor|WM_bypass_data[19]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N12
cycloneive_lcell_comb \my_processor|WM_bypass_data[19]~39 (
// Equation(s):
// \my_processor|WM_bypass_data[19]~39_combout  = (\my_processor|WM_bypass_data[19]~38_combout ) # ((\my_processor|mw1|MWctrl|dffe18|q~q  & \my_processor|mw1|MW_oldPC|dffe19|q~q ))

	.dataa(gnd),
	.datab(\my_processor|mw1|MWctrl|dffe18|q~q ),
	.datac(\my_processor|mw1|MW_oldPC|dffe19|q~q ),
	.datad(\my_processor|WM_bypass_data[19]~38_combout ),
	.cin(gnd),
	.combout(\my_processor|WM_bypass_data[19]~39_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|WM_bypass_data[19]~39 .lut_mask = 16'hFFC0;
defparam \my_processor|WM_bypass_data[19]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y23_N31
dffeas \my_regfile|gen_registers[3].regs|dffe19|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[19]~39_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[3].regs|dffe19|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[3].regs|dffe19|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[3].regs|dffe19|q .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y23_N13
dffeas \my_regfile|gen_registers[11].regs|dffe19|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[19]~39_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[11].regs|dffe19|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[11].regs|dffe19|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[11].regs|dffe19|q .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y23_N27
dffeas \my_regfile|gen_registers[9].regs|dffe19|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[19]~39_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[9].regs|dffe19|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[9].regs|dffe19|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[9].regs|dffe19|q .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y23_N21
dffeas \my_regfile|gen_registers[10].regs|dffe19|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[19]~39_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[10].regs|dffe19|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[10].regs|dffe19|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[10].regs|dffe19|q .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y23_N31
dffeas \my_regfile|gen_registers[8].regs|dffe19|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[19]~39_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[8].regs|dffe19|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[8].regs|dffe19|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[8].regs|dffe19|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N20
cycloneive_lcell_comb \my_processor|dx1|B_in[19]~345 (
// Equation(s):
// \my_processor|dx1|B_in[19]~345_combout  = (\my_processor|ctrl_readRegB[1]~1_combout  & ((\my_processor|ctrl_readRegB[0]~0_combout ) # ((\my_regfile|gen_registers[10].regs|dffe19|q~q )))) # (!\my_processor|ctrl_readRegB[1]~1_combout  & 
// (!\my_processor|ctrl_readRegB[0]~0_combout  & ((\my_regfile|gen_registers[8].regs|dffe19|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datac(\my_regfile|gen_registers[10].regs|dffe19|q~q ),
	.datad(\my_regfile|gen_registers[8].regs|dffe19|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[19]~345_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[19]~345 .lut_mask = 16'hB9A8;
defparam \my_processor|dx1|B_in[19]~345 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N26
cycloneive_lcell_comb \my_processor|dx1|B_in[19]~346 (
// Equation(s):
// \my_processor|dx1|B_in[19]~346_combout  = (\my_processor|ctrl_readRegB[0]~0_combout  & ((\my_processor|dx1|B_in[19]~345_combout  & (\my_regfile|gen_registers[11].regs|dffe19|q~q )) # (!\my_processor|dx1|B_in[19]~345_combout  & 
// ((\my_regfile|gen_registers[9].regs|dffe19|q~q ))))) # (!\my_processor|ctrl_readRegB[0]~0_combout  & (((\my_processor|dx1|B_in[19]~345_combout ))))

	.dataa(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datab(\my_regfile|gen_registers[11].regs|dffe19|q~q ),
	.datac(\my_regfile|gen_registers[9].regs|dffe19|q~q ),
	.datad(\my_processor|dx1|B_in[19]~345_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[19]~346_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[19]~346 .lut_mask = 16'hDDA0;
defparam \my_processor|dx1|B_in[19]~346 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y23_N11
dffeas \my_regfile|gen_registers[4].regs|dffe19|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[19]~39_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[4].regs|dffe19|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[4].regs|dffe19|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[4].regs|dffe19|q .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y23_N17
dffeas \my_regfile|gen_registers[5].regs|dffe19|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[19]~39_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[5].regs|dffe19|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[5].regs|dffe19|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[5].regs|dffe19|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N16
cycloneive_lcell_comb \my_processor|dx1|B_in[19]~342 (
// Equation(s):
// \my_processor|dx1|B_in[19]~342_combout  = (\my_processor|ctrl_readRegB[1]~1_combout  & (((\my_processor|ctrl_readRegB[0]~0_combout )))) # (!\my_processor|ctrl_readRegB[1]~1_combout  & ((\my_processor|ctrl_readRegB[0]~0_combout  & 
// ((\my_regfile|gen_registers[5].regs|dffe19|q~q ))) # (!\my_processor|ctrl_readRegB[0]~0_combout  & (\my_regfile|gen_registers[4].regs|dffe19|q~q ))))

	.dataa(\my_regfile|gen_registers[4].regs|dffe19|q~q ),
	.datab(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datac(\my_regfile|gen_registers[5].regs|dffe19|q~q ),
	.datad(\my_processor|ctrl_readRegB[0]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[19]~342_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[19]~342 .lut_mask = 16'hFC22;
defparam \my_processor|dx1|B_in[19]~342 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y23_N17
dffeas \my_regfile|gen_registers[6].regs|dffe19|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[19]~39_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[6].regs|dffe19|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[6].regs|dffe19|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[6].regs|dffe19|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N22
cycloneive_lcell_comb \my_regfile|gen_registers[7].regs|dffe19|q~feeder (
// Equation(s):
// \my_regfile|gen_registers[7].regs|dffe19|q~feeder_combout  = \my_processor|WM_bypass_data[19]~39_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|WM_bypass_data[19]~39_combout ),
	.cin(gnd),
	.combout(\my_regfile|gen_registers[7].regs|dffe19|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|gen_registers[7].regs|dffe19|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|gen_registers[7].regs|dffe19|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y23_N23
dffeas \my_regfile|gen_registers[7].regs|dffe19|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|gen_registers[7].regs|dffe19|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|decoder_writeReg|and16~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[7].regs|dffe19|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[7].regs|dffe19|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[7].regs|dffe19|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N16
cycloneive_lcell_comb \my_processor|dx1|B_in[19]~343 (
// Equation(s):
// \my_processor|dx1|B_in[19]~343_combout  = (\my_processor|ctrl_readRegB[1]~1_combout  & ((\my_processor|dx1|B_in[19]~342_combout  & ((\my_regfile|gen_registers[7].regs|dffe19|q~q ))) # (!\my_processor|dx1|B_in[19]~342_combout  & 
// (\my_regfile|gen_registers[6].regs|dffe19|q~q )))) # (!\my_processor|ctrl_readRegB[1]~1_combout  & (\my_processor|dx1|B_in[19]~342_combout ))

	.dataa(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datab(\my_processor|dx1|B_in[19]~342_combout ),
	.datac(\my_regfile|gen_registers[6].regs|dffe19|q~q ),
	.datad(\my_regfile|gen_registers[7].regs|dffe19|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[19]~343_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[19]~343 .lut_mask = 16'hEC64;
defparam \my_processor|dx1|B_in[19]~343 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N26
cycloneive_lcell_comb \my_regfile|gen_registers[2].regs|dffe19|q~feeder (
// Equation(s):
// \my_regfile|gen_registers[2].regs|dffe19|q~feeder_combout  = \my_processor|WM_bypass_data[19]~39_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|WM_bypass_data[19]~39_combout ),
	.cin(gnd),
	.combout(\my_regfile|gen_registers[2].regs|dffe19|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|gen_registers[2].regs|dffe19|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|gen_registers[2].regs|dffe19|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y23_N27
dffeas \my_regfile|gen_registers[2].regs|dffe19|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|gen_registers[2].regs|dffe19|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|decoder_writeReg|and16~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[2].regs|dffe19|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[2].regs|dffe19|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[2].regs|dffe19|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N0
cycloneive_lcell_comb \my_processor|dx1|B_in[19]~344 (
// Equation(s):
// \my_processor|dx1|B_in[19]~344_combout  = (\my_processor|dx1|DXB|dffe5|q~11_combout  & ((\my_processor|dx1|B_in[19]~343_combout ) # ((\my_processor|dx1|DXB|dffe5|q~9_combout )))) # (!\my_processor|dx1|DXB|dffe5|q~11_combout  & 
// (((\my_regfile|gen_registers[2].regs|dffe19|q~q  & !\my_processor|dx1|DXB|dffe5|q~9_combout ))))

	.dataa(\my_processor|dx1|DXB|dffe5|q~11_combout ),
	.datab(\my_processor|dx1|B_in[19]~343_combout ),
	.datac(\my_regfile|gen_registers[2].regs|dffe19|q~q ),
	.datad(\my_processor|dx1|DXB|dffe5|q~9_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[19]~344_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[19]~344 .lut_mask = 16'hAAD8;
defparam \my_processor|dx1|B_in[19]~344 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N16
cycloneive_lcell_comb \my_processor|dx1|B_in[19]~347 (
// Equation(s):
// \my_processor|dx1|B_in[19]~347_combout  = (\my_processor|dx1|DXB|dffe5|q~9_combout  & ((\my_processor|dx1|B_in[19]~344_combout  & ((\my_processor|dx1|B_in[19]~346_combout ))) # (!\my_processor|dx1|B_in[19]~344_combout  & 
// (\my_regfile|gen_registers[3].regs|dffe19|q~q )))) # (!\my_processor|dx1|DXB|dffe5|q~9_combout  & (((\my_processor|dx1|B_in[19]~344_combout ))))

	.dataa(\my_processor|dx1|DXB|dffe5|q~9_combout ),
	.datab(\my_regfile|gen_registers[3].regs|dffe19|q~q ),
	.datac(\my_processor|dx1|B_in[19]~346_combout ),
	.datad(\my_processor|dx1|B_in[19]~344_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[19]~347_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[19]~347 .lut_mask = 16'hF588;
defparam \my_processor|dx1|B_in[19]~347 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y25_N11
dffeas \my_regfile|gen_registers[15].regs|dffe19|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[19]~39_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[15].regs|dffe19|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[15].regs|dffe19|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[15].regs|dffe19|q .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y25_N19
dffeas \my_regfile|gen_registers[14].regs|dffe19|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[19]~39_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[14].regs|dffe19|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[14].regs|dffe19|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[14].regs|dffe19|q .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y25_N9
dffeas \my_regfile|gen_registers[12].regs|dffe19|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[19]~39_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[12].regs|dffe19|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[12].regs|dffe19|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[12].regs|dffe19|q .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y25_N13
dffeas \my_regfile|gen_registers[13].regs|dffe19|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[19]~39_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[13].regs|dffe19|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[13].regs|dffe19|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[13].regs|dffe19|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N12
cycloneive_lcell_comb \my_processor|dx1|B_in[19]~348 (
// Equation(s):
// \my_processor|dx1|B_in[19]~348_combout  = (\my_processor|ctrl_readRegB[1]~1_combout  & (((\my_processor|ctrl_readRegB[0]~0_combout )))) # (!\my_processor|ctrl_readRegB[1]~1_combout  & ((\my_processor|ctrl_readRegB[0]~0_combout  & 
// ((\my_regfile|gen_registers[13].regs|dffe19|q~q ))) # (!\my_processor|ctrl_readRegB[0]~0_combout  & (\my_regfile|gen_registers[12].regs|dffe19|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datab(\my_regfile|gen_registers[12].regs|dffe19|q~q ),
	.datac(\my_regfile|gen_registers[13].regs|dffe19|q~q ),
	.datad(\my_processor|ctrl_readRegB[0]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[19]~348_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[19]~348 .lut_mask = 16'hFA44;
defparam \my_processor|dx1|B_in[19]~348 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N18
cycloneive_lcell_comb \my_processor|dx1|B_in[19]~349 (
// Equation(s):
// \my_processor|dx1|B_in[19]~349_combout  = (\my_processor|ctrl_readRegB[1]~1_combout  & ((\my_processor|dx1|B_in[19]~348_combout  & (\my_regfile|gen_registers[15].regs|dffe19|q~q )) # (!\my_processor|dx1|B_in[19]~348_combout  & 
// ((\my_regfile|gen_registers[14].regs|dffe19|q~q ))))) # (!\my_processor|ctrl_readRegB[1]~1_combout  & (((\my_processor|dx1|B_in[19]~348_combout ))))

	.dataa(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datab(\my_regfile|gen_registers[15].regs|dffe19|q~q ),
	.datac(\my_regfile|gen_registers[14].regs|dffe19|q~q ),
	.datad(\my_processor|dx1|B_in[19]~348_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[19]~349_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[19]~349 .lut_mask = 16'hDDA0;
defparam \my_processor|dx1|B_in[19]~349 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N28
cycloneive_lcell_comb \my_processor|dx1|DXB|dffe19|q~0 (
// Equation(s):
// \my_processor|dx1|DXB|dffe19|q~0_combout  = (\my_processor|dx1|DXB|dffe5|q~12_combout  & ((\my_processor|dx1|B_in[19]~349_combout ))) # (!\my_processor|dx1|DXB|dffe5|q~12_combout  & (\my_processor|dx1|B_in[19]~347_combout ))

	.dataa(\my_processor|dx1|B_in[19]~347_combout ),
	.datab(\my_processor|dx1|DXB|dffe5|q~12_combout ),
	.datac(gnd),
	.datad(\my_processor|dx1|B_in[19]~349_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|DXB|dffe19|q~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|DXB|dffe19|q~0 .lut_mask = 16'hEE22;
defparam \my_processor|dx1|DXB|dffe19|q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y28_N29
dffeas \my_regfile|gen_registers[27].regs|dffe19|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[19]~39_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[27].regs|dffe19|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[27].regs|dffe19|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[27].regs|dffe19|q .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y28_N7
dffeas \my_regfile|gen_registers[19].regs|dffe19|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[19]~39_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[19].regs|dffe19|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[19].regs|dffe19|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[19].regs|dffe19|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y28_N28
cycloneive_lcell_comb \my_processor|dx1|B_in[19]~357 (
// Equation(s):
// \my_processor|dx1|B_in[19]~357_combout  = (\my_processor|ctrl_readRegB[3]~3_combout  & ((\my_processor|ctrl_readRegB[2]~2_combout ) # ((\my_regfile|gen_registers[27].regs|dffe19|q~q )))) # (!\my_processor|ctrl_readRegB[3]~3_combout  & 
// (!\my_processor|ctrl_readRegB[2]~2_combout  & ((\my_regfile|gen_registers[19].regs|dffe19|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datab(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datac(\my_regfile|gen_registers[27].regs|dffe19|q~q ),
	.datad(\my_regfile|gen_registers[19].regs|dffe19|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[19]~357_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[19]~357 .lut_mask = 16'hB9A8;
defparam \my_processor|dx1|B_in[19]~357 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y26_N15
dffeas \my_regfile|gen_registers[31].regs|dffe19|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[19]~39_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[31].regs|dffe19|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[31].regs|dffe19|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[31].regs|dffe19|q .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y26_N29
dffeas \my_regfile|gen_registers[23].regs|dffe19|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[19]~39_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[23].regs|dffe19|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[23].regs|dffe19|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[23].regs|dffe19|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N28
cycloneive_lcell_comb \my_processor|dx1|B_in[19]~358 (
// Equation(s):
// \my_processor|dx1|B_in[19]~358_combout  = (\my_processor|dx1|B_in[19]~357_combout  & ((\my_regfile|gen_registers[31].regs|dffe19|q~q ) # ((!\my_processor|ctrl_readRegB[2]~2_combout )))) # (!\my_processor|dx1|B_in[19]~357_combout  & 
// (((\my_regfile|gen_registers[23].regs|dffe19|q~q  & \my_processor|ctrl_readRegB[2]~2_combout ))))

	.dataa(\my_processor|dx1|B_in[19]~357_combout ),
	.datab(\my_regfile|gen_registers[31].regs|dffe19|q~q ),
	.datac(\my_regfile|gen_registers[23].regs|dffe19|q~q ),
	.datad(\my_processor|ctrl_readRegB[2]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[19]~358_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[19]~358 .lut_mask = 16'hD8AA;
defparam \my_processor|dx1|B_in[19]~358 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y28_N15
dffeas \my_regfile|gen_registers[28].regs|dffe19|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[19]~39_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[28].regs|dffe19|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[28].regs|dffe19|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[28].regs|dffe19|q .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y28_N3
dffeas \my_regfile|gen_registers[20].regs|dffe19|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[19]~39_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[20].regs|dffe19|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[20].regs|dffe19|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[20].regs|dffe19|q .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y28_N29
dffeas \my_regfile|gen_registers[16].regs|dffe19|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[19]~39_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[16].regs|dffe19|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[16].regs|dffe19|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[16].regs|dffe19|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y28_N2
cycloneive_lcell_comb \my_processor|dx1|B_in[19]~354 (
// Equation(s):
// \my_processor|dx1|B_in[19]~354_combout  = (\my_processor|ctrl_readRegB[2]~2_combout  & ((\my_processor|ctrl_readRegB[3]~3_combout ) # ((\my_regfile|gen_registers[20].regs|dffe19|q~q )))) # (!\my_processor|ctrl_readRegB[2]~2_combout  & 
// (!\my_processor|ctrl_readRegB[3]~3_combout  & ((\my_regfile|gen_registers[16].regs|dffe19|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datab(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datac(\my_regfile|gen_registers[20].regs|dffe19|q~q ),
	.datad(\my_regfile|gen_registers[16].regs|dffe19|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[19]~354_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[19]~354 .lut_mask = 16'hB9A8;
defparam \my_processor|dx1|B_in[19]~354 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y28_N25
dffeas \my_regfile|gen_registers[24].regs|dffe19|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[19]~39_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[24].regs|dffe19|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[24].regs|dffe19|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[24].regs|dffe19|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y28_N24
cycloneive_lcell_comb \my_processor|dx1|B_in[19]~355 (
// Equation(s):
// \my_processor|dx1|B_in[19]~355_combout  = (\my_processor|dx1|B_in[19]~354_combout  & ((\my_regfile|gen_registers[28].regs|dffe19|q~q ) # ((!\my_processor|ctrl_readRegB[3]~3_combout )))) # (!\my_processor|dx1|B_in[19]~354_combout  & 
// (((\my_regfile|gen_registers[24].regs|dffe19|q~q  & \my_processor|ctrl_readRegB[3]~3_combout ))))

	.dataa(\my_regfile|gen_registers[28].regs|dffe19|q~q ),
	.datab(\my_processor|dx1|B_in[19]~354_combout ),
	.datac(\my_regfile|gen_registers[24].regs|dffe19|q~q ),
	.datad(\my_processor|ctrl_readRegB[3]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[19]~355_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[19]~355 .lut_mask = 16'hB8CC;
defparam \my_processor|dx1|B_in[19]~355 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N4
cycloneive_lcell_comb \my_regfile|gen_registers[18].regs|dffe19|q~feeder (
// Equation(s):
// \my_regfile|gen_registers[18].regs|dffe19|q~feeder_combout  = \my_processor|WM_bypass_data[19]~39_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|WM_bypass_data[19]~39_combout ),
	.cin(gnd),
	.combout(\my_regfile|gen_registers[18].regs|dffe19|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|gen_registers[18].regs|dffe19|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|gen_registers[18].regs|dffe19|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y24_N5
dffeas \my_regfile|gen_registers[18].regs|dffe19|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|gen_registers[18].regs|dffe19|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|decoder_writeReg|and16~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[18].regs|dffe19|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[18].regs|dffe19|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[18].regs|dffe19|q .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y26_N1
dffeas \my_regfile|gen_registers[22].regs|dffe19|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[19]~39_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[22].regs|dffe19|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[22].regs|dffe19|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[22].regs|dffe19|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N0
cycloneive_lcell_comb \my_processor|dx1|B_in[19]~352 (
// Equation(s):
// \my_processor|dx1|B_in[19]~352_combout  = (\my_processor|ctrl_readRegB[2]~2_combout  & (((\my_regfile|gen_registers[22].regs|dffe19|q~q ) # (\my_processor|ctrl_readRegB[3]~3_combout )))) # (!\my_processor|ctrl_readRegB[2]~2_combout  & 
// (\my_regfile|gen_registers[18].regs|dffe19|q~q  & ((!\my_processor|ctrl_readRegB[3]~3_combout ))))

	.dataa(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datab(\my_regfile|gen_registers[18].regs|dffe19|q~q ),
	.datac(\my_regfile|gen_registers[22].regs|dffe19|q~q ),
	.datad(\my_processor|ctrl_readRegB[3]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[19]~352_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[19]~352 .lut_mask = 16'hAAE4;
defparam \my_processor|dx1|B_in[19]~352 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y26_N7
dffeas \my_regfile|gen_registers[26].regs|dffe19|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[19]~39_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[26].regs|dffe19|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[26].regs|dffe19|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[26].regs|dffe19|q .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y24_N21
dffeas \my_regfile|gen_registers[30].regs|dffe19|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[19]~39_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[30].regs|dffe19|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[30].regs|dffe19|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[30].regs|dffe19|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N6
cycloneive_lcell_comb \my_processor|dx1|B_in[19]~353 (
// Equation(s):
// \my_processor|dx1|B_in[19]~353_combout  = (\my_processor|ctrl_readRegB[3]~3_combout  & ((\my_processor|dx1|B_in[19]~352_combout  & ((\my_regfile|gen_registers[30].regs|dffe19|q~q ))) # (!\my_processor|dx1|B_in[19]~352_combout  & 
// (\my_regfile|gen_registers[26].regs|dffe19|q~q )))) # (!\my_processor|ctrl_readRegB[3]~3_combout  & (\my_processor|dx1|B_in[19]~352_combout ))

	.dataa(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datab(\my_processor|dx1|B_in[19]~352_combout ),
	.datac(\my_regfile|gen_registers[26].regs|dffe19|q~q ),
	.datad(\my_regfile|gen_registers[30].regs|dffe19|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[19]~353_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[19]~353 .lut_mask = 16'hEC64;
defparam \my_processor|dx1|B_in[19]~353 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N4
cycloneive_lcell_comb \my_processor|dx1|B_in[19]~356 (
// Equation(s):
// \my_processor|dx1|B_in[19]~356_combout  = (\my_processor|ctrl_readRegB[1]~1_combout  & (((\my_processor|ctrl_readRegB[0]~0_combout ) # (\my_processor|dx1|B_in[19]~353_combout )))) # (!\my_processor|ctrl_readRegB[1]~1_combout  & 
// (\my_processor|dx1|B_in[19]~355_combout  & (!\my_processor|ctrl_readRegB[0]~0_combout )))

	.dataa(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datab(\my_processor|dx1|B_in[19]~355_combout ),
	.datac(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datad(\my_processor|dx1|B_in[19]~353_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[19]~356_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[19]~356 .lut_mask = 16'hAEA4;
defparam \my_processor|dx1|B_in[19]~356 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y32_N29
dffeas \my_regfile|gen_registers[21].regs|dffe19|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[19]~39_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[21].regs|dffe19|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[21].regs|dffe19|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[21].regs|dffe19|q .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y32_N29
dffeas \my_regfile|gen_registers[29].regs|dffe19|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[19]~39_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[29].regs|dffe19|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[29].regs|dffe19|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[29].regs|dffe19|q .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y32_N3
dffeas \my_regfile|gen_registers[17].regs|dffe19|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[19]~39_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[17].regs|dffe19|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[17].regs|dffe19|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[17].regs|dffe19|q .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y32_N7
dffeas \my_regfile|gen_registers[25].regs|dffe19|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[19]~39_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[25].regs|dffe19|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[25].regs|dffe19|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[25].regs|dffe19|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y32_N6
cycloneive_lcell_comb \my_processor|dx1|B_in[19]~350 (
// Equation(s):
// \my_processor|dx1|B_in[19]~350_combout  = (\my_processor|ctrl_readRegB[2]~2_combout  & (((\my_processor|ctrl_readRegB[3]~3_combout )))) # (!\my_processor|ctrl_readRegB[2]~2_combout  & ((\my_processor|ctrl_readRegB[3]~3_combout  & 
// ((\my_regfile|gen_registers[25].regs|dffe19|q~q ))) # (!\my_processor|ctrl_readRegB[3]~3_combout  & (\my_regfile|gen_registers[17].regs|dffe19|q~q ))))

	.dataa(\my_regfile|gen_registers[17].regs|dffe19|q~q ),
	.datab(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datac(\my_regfile|gen_registers[25].regs|dffe19|q~q ),
	.datad(\my_processor|ctrl_readRegB[3]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[19]~350_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[19]~350 .lut_mask = 16'hFC22;
defparam \my_processor|dx1|B_in[19]~350 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y32_N28
cycloneive_lcell_comb \my_processor|dx1|B_in[19]~351 (
// Equation(s):
// \my_processor|dx1|B_in[19]~351_combout  = (\my_processor|ctrl_readRegB[2]~2_combout  & ((\my_processor|dx1|B_in[19]~350_combout  & ((\my_regfile|gen_registers[29].regs|dffe19|q~q ))) # (!\my_processor|dx1|B_in[19]~350_combout  & 
// (\my_regfile|gen_registers[21].regs|dffe19|q~q )))) # (!\my_processor|ctrl_readRegB[2]~2_combout  & (((\my_processor|dx1|B_in[19]~350_combout ))))

	.dataa(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datab(\my_regfile|gen_registers[21].regs|dffe19|q~q ),
	.datac(\my_regfile|gen_registers[29].regs|dffe19|q~q ),
	.datad(\my_processor|dx1|B_in[19]~350_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[19]~351_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[19]~351 .lut_mask = 16'hF588;
defparam \my_processor|dx1|B_in[19]~351 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N26
cycloneive_lcell_comb \my_processor|dx1|B_in[19]~359 (
// Equation(s):
// \my_processor|dx1|B_in[19]~359_combout  = (\my_processor|ctrl_readRegB[0]~0_combout  & ((\my_processor|dx1|B_in[19]~356_combout  & (\my_processor|dx1|B_in[19]~358_combout )) # (!\my_processor|dx1|B_in[19]~356_combout  & 
// ((\my_processor|dx1|B_in[19]~351_combout ))))) # (!\my_processor|ctrl_readRegB[0]~0_combout  & (((\my_processor|dx1|B_in[19]~356_combout ))))

	.dataa(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datab(\my_processor|dx1|B_in[19]~358_combout ),
	.datac(\my_processor|dx1|B_in[19]~356_combout ),
	.datad(\my_processor|dx1|B_in[19]~351_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[19]~359_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[19]~359 .lut_mask = 16'hDAD0;
defparam \my_processor|dx1|B_in[19]~359 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y23_N29
dffeas \my_processor|dx1|DXB|dffe19|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|DXB|dffe19|q~0_combout ),
	.asdata(\my_processor|dx1|B_in[19]~359_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\my_processor|dx1|DXB|dffe5|q~10_combout ),
	.sload(\my_processor|ctrl_readRegB[4]~4_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXB|dffe19|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXB|dffe19|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXB|dffe19|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N20
cycloneive_lcell_comb \my_processor|alu_B[19]~45 (
// Equation(s):
// \my_processor|alu_B[19]~45_combout  = (\my_processor|alu_B[30]~0_combout  & (((\my_processor|alu_B[30]~4_combout ) # (\my_processor|dx1|DXIR|dffe16|q~q )))) # (!\my_processor|alu_B[30]~0_combout  & (\my_processor|dx1|DXB|dffe19|q~q  & 
// (!\my_processor|alu_B[30]~4_combout )))

	.dataa(\my_processor|dx1|DXB|dffe19|q~q ),
	.datab(\my_processor|alu_B[30]~0_combout ),
	.datac(\my_processor|alu_B[30]~4_combout ),
	.datad(\my_processor|dx1|DXIR|dffe16|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_B[19]~45_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_B[19]~45 .lut_mask = 16'hCEC2;
defparam \my_processor|alu_B[19]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N0
cycloneive_lcell_comb \my_processor|alu_B[19]~46 (
// Equation(s):
// \my_processor|alu_B[19]~46_combout  = (\my_processor|alu_B[30]~4_combout  & ((\my_processor|alu_B[19]~45_combout  & (\my_processor|xm1|XMoutput|dffe19|q~q )) # (!\my_processor|alu_B[19]~45_combout  & ((\my_processor|WM_bypass_data[19]~39_combout ))))) # 
// (!\my_processor|alu_B[30]~4_combout  & (((\my_processor|alu_B[19]~45_combout ))))

	.dataa(\my_processor|xm1|XMoutput|dffe19|q~q ),
	.datab(\my_processor|alu_B[30]~4_combout ),
	.datac(\my_processor|alu_B[19]~45_combout ),
	.datad(\my_processor|WM_bypass_data[19]~39_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_B[19]~46_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_B[19]~46 .lut_mask = 16'hBCB0;
defparam \my_processor|alu_B[19]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y25_N11
dffeas \my_regfile|gen_registers[14].regs|dffe18|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[18]~37_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[14].regs|dffe18|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[14].regs|dffe18|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[14].regs|dffe18|q .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y25_N25
dffeas \my_regfile|gen_registers[12].regs|dffe18|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[18]~37_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[12].regs|dffe18|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[12].regs|dffe18|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[12].regs|dffe18|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N24
cycloneive_lcell_comb \my_processor|alu_A[18]~268 (
// Equation(s):
// \my_processor|alu_A[18]~268_combout  = (\my_processor|FD_IR1|dffe17|q~q  & (((\my_processor|FD_IR1|dffe18|q~q )))) # (!\my_processor|FD_IR1|dffe17|q~q  & ((\my_processor|FD_IR1|dffe18|q~q  & (\my_regfile|gen_registers[14].regs|dffe18|q~q )) # 
// (!\my_processor|FD_IR1|dffe18|q~q  & ((\my_regfile|gen_registers[12].regs|dffe18|q~q )))))

	.dataa(\my_processor|FD_IR1|dffe17|q~q ),
	.datab(\my_regfile|gen_registers[14].regs|dffe18|q~q ),
	.datac(\my_regfile|gen_registers[12].regs|dffe18|q~q ),
	.datad(\my_processor|FD_IR1|dffe18|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[18]~268_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[18]~268 .lut_mask = 16'hEE50;
defparam \my_processor|alu_A[18]~268 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y25_N23
dffeas \my_regfile|gen_registers[15].regs|dffe18|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[18]~37_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[15].regs|dffe18|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[15].regs|dffe18|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[15].regs|dffe18|q .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y25_N17
dffeas \my_regfile|gen_registers[13].regs|dffe18|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[18]~37_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[13].regs|dffe18|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[13].regs|dffe18|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[13].regs|dffe18|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N22
cycloneive_lcell_comb \my_processor|alu_A[18]~269 (
// Equation(s):
// \my_processor|alu_A[18]~269_combout  = (\my_processor|FD_IR1|dffe17|q~q  & ((\my_processor|alu_A[18]~268_combout  & (\my_regfile|gen_registers[15].regs|dffe18|q~q )) # (!\my_processor|alu_A[18]~268_combout  & 
// ((\my_regfile|gen_registers[13].regs|dffe18|q~q ))))) # (!\my_processor|FD_IR1|dffe17|q~q  & (\my_processor|alu_A[18]~268_combout ))

	.dataa(\my_processor|FD_IR1|dffe17|q~q ),
	.datab(\my_processor|alu_A[18]~268_combout ),
	.datac(\my_regfile|gen_registers[15].regs|dffe18|q~q ),
	.datad(\my_regfile|gen_registers[13].regs|dffe18|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[18]~269_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[18]~269 .lut_mask = 16'hE6C4;
defparam \my_processor|alu_A[18]~269 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y23_N1
dffeas \my_regfile|gen_registers[5].regs|dffe18|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[18]~37_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[5].regs|dffe18|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[5].regs|dffe18|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[5].regs|dffe18|q .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y22_N21
dffeas \my_regfile|gen_registers[6].regs|dffe18|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[18]~37_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[6].regs|dffe18|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[6].regs|dffe18|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[6].regs|dffe18|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N30
cycloneive_lcell_comb \my_processor|alu_A[18]~262 (
// Equation(s):
// \my_processor|alu_A[18]~262_combout  = (\my_processor|FD_IR1|dffe17|q~q  & (((\my_processor|FD_IR1|dffe18|q~q )))) # (!\my_processor|FD_IR1|dffe17|q~q  & ((\my_processor|FD_IR1|dffe18|q~q  & (\my_regfile|gen_registers[6].regs|dffe18|q~q )) # 
// (!\my_processor|FD_IR1|dffe18|q~q  & ((\my_regfile|gen_registers[4].regs|dffe18|q~q )))))

	.dataa(\my_processor|FD_IR1|dffe17|q~q ),
	.datab(\my_regfile|gen_registers[6].regs|dffe18|q~q ),
	.datac(\my_regfile|gen_registers[4].regs|dffe18|q~q ),
	.datad(\my_processor|FD_IR1|dffe18|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[18]~262_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[18]~262 .lut_mask = 16'hEE50;
defparam \my_processor|alu_A[18]~262 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N10
cycloneive_lcell_comb \my_regfile|gen_registers[7].regs|dffe18|q~feeder (
// Equation(s):
// \my_regfile|gen_registers[7].regs|dffe18|q~feeder_combout  = \my_processor|WM_bypass_data[18]~37_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|WM_bypass_data[18]~37_combout ),
	.cin(gnd),
	.combout(\my_regfile|gen_registers[7].regs|dffe18|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|gen_registers[7].regs|dffe18|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|gen_registers[7].regs|dffe18|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y23_N11
dffeas \my_regfile|gen_registers[7].regs|dffe18|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|gen_registers[7].regs|dffe18|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|decoder_writeReg|and16~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[7].regs|dffe18|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[7].regs|dffe18|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[7].regs|dffe18|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N12
cycloneive_lcell_comb \my_processor|alu_A[18]~263 (
// Equation(s):
// \my_processor|alu_A[18]~263_combout  = (\my_processor|FD_IR1|dffe17|q~q  & ((\my_processor|alu_A[18]~262_combout  & ((\my_regfile|gen_registers[7].regs|dffe18|q~q ))) # (!\my_processor|alu_A[18]~262_combout  & (\my_regfile|gen_registers[5].regs|dffe18|q~q 
// )))) # (!\my_processor|FD_IR1|dffe17|q~q  & (((\my_processor|alu_A[18]~262_combout ))))

	.dataa(\my_processor|FD_IR1|dffe17|q~q ),
	.datab(\my_regfile|gen_registers[5].regs|dffe18|q~q ),
	.datac(\my_processor|alu_A[18]~262_combout ),
	.datad(\my_regfile|gen_registers[7].regs|dffe18|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[18]~263_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[18]~263 .lut_mask = 16'hF858;
defparam \my_processor|alu_A[18]~263 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y21_N27
dffeas \my_regfile|gen_registers[10].regs|dffe18|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[18]~37_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[10].regs|dffe18|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[10].regs|dffe18|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[10].regs|dffe18|q .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y21_N29
dffeas \my_regfile|gen_registers[9].regs|dffe18|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[18]~37_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[9].regs|dffe18|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[9].regs|dffe18|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[9].regs|dffe18|q .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y21_N17
dffeas \my_regfile|gen_registers[8].regs|dffe18|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[18]~37_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[8].regs|dffe18|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[8].regs|dffe18|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[8].regs|dffe18|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N16
cycloneive_lcell_comb \my_processor|alu_A[18]~265 (
// Equation(s):
// \my_processor|alu_A[18]~265_combout  = (\my_processor|FD_IR1|dffe17|q~q  & ((\my_regfile|gen_registers[9].regs|dffe18|q~q ) # ((\my_processor|FD_IR1|dffe18|q~q )))) # (!\my_processor|FD_IR1|dffe17|q~q  & (((\my_regfile|gen_registers[8].regs|dffe18|q~q  & 
// !\my_processor|FD_IR1|dffe18|q~q ))))

	.dataa(\my_processor|FD_IR1|dffe17|q~q ),
	.datab(\my_regfile|gen_registers[9].regs|dffe18|q~q ),
	.datac(\my_regfile|gen_registers[8].regs|dffe18|q~q ),
	.datad(\my_processor|FD_IR1|dffe18|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[18]~265_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[18]~265 .lut_mask = 16'hAAD8;
defparam \my_processor|alu_A[18]~265 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y21_N31
dffeas \my_regfile|gen_registers[11].regs|dffe18|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[18]~37_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[11].regs|dffe18|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[11].regs|dffe18|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[11].regs|dffe18|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N30
cycloneive_lcell_comb \my_processor|alu_A[18]~266 (
// Equation(s):
// \my_processor|alu_A[18]~266_combout  = (\my_processor|alu_A[18]~265_combout  & (((\my_regfile|gen_registers[11].regs|dffe18|q~q ) # (!\my_processor|FD_IR1|dffe18|q~q )))) # (!\my_processor|alu_A[18]~265_combout  & 
// (\my_regfile|gen_registers[10].regs|dffe18|q~q  & ((\my_processor|FD_IR1|dffe18|q~q ))))

	.dataa(\my_regfile|gen_registers[10].regs|dffe18|q~q ),
	.datab(\my_processor|alu_A[18]~265_combout ),
	.datac(\my_regfile|gen_registers[11].regs|dffe18|q~q ),
	.datad(\my_processor|FD_IR1|dffe18|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[18]~266_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[18]~266 .lut_mask = 16'hE2CC;
defparam \my_processor|alu_A[18]~266 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y24_N17
dffeas \my_regfile|gen_registers[3].regs|dffe18|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[18]~37_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[3].regs|dffe18|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[3].regs|dffe18|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[3].regs|dffe18|q .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y24_N7
dffeas \my_regfile|gen_registers[2].regs|dffe18|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[18]~37_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[2].regs|dffe18|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[2].regs|dffe18|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[2].regs|dffe18|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N6
cycloneive_lcell_comb \my_processor|alu_A[18]~264 (
// Equation(s):
// \my_processor|alu_A[18]~264_combout  = (\my_processor|alu_A[29]~7_combout  & ((\my_regfile|gen_registers[3].regs|dffe18|q~q ) # ((\my_processor|alu_A[29]~6_combout )))) # (!\my_processor|alu_A[29]~7_combout  & 
// (((\my_regfile|gen_registers[2].regs|dffe18|q~q  & !\my_processor|alu_A[29]~6_combout ))))

	.dataa(\my_regfile|gen_registers[3].regs|dffe18|q~q ),
	.datab(\my_processor|alu_A[29]~7_combout ),
	.datac(\my_regfile|gen_registers[2].regs|dffe18|q~q ),
	.datad(\my_processor|alu_A[29]~6_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[18]~264_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[18]~264 .lut_mask = 16'hCCB8;
defparam \my_processor|alu_A[18]~264 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N20
cycloneive_lcell_comb \my_processor|alu_A[18]~267 (
// Equation(s):
// \my_processor|alu_A[18]~267_combout  = (\my_processor|alu_A[29]~6_combout  & ((\my_processor|alu_A[18]~264_combout  & ((\my_processor|alu_A[18]~266_combout ))) # (!\my_processor|alu_A[18]~264_combout  & (\my_processor|alu_A[18]~263_combout )))) # 
// (!\my_processor|alu_A[29]~6_combout  & (((\my_processor|alu_A[18]~264_combout ))))

	.dataa(\my_processor|alu_A[18]~263_combout ),
	.datab(\my_processor|alu_A[29]~6_combout ),
	.datac(\my_processor|alu_A[18]~266_combout ),
	.datad(\my_processor|alu_A[18]~264_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[18]~267_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[18]~267 .lut_mask = 16'hF388;
defparam \my_processor|alu_A[18]~267 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y28_N1
dffeas \my_regfile|gen_registers[24].regs|dffe18|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[18]~37_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[24].regs|dffe18|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[24].regs|dffe18|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[24].regs|dffe18|q .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y28_N3
dffeas \my_regfile|gen_registers[28].regs|dffe18|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[18]~37_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[28].regs|dffe18|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[28].regs|dffe18|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[28].regs|dffe18|q .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y28_N11
dffeas \my_regfile|gen_registers[20].regs|dffe18|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[18]~37_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[20].regs|dffe18|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[20].regs|dffe18|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[20].regs|dffe18|q .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y28_N21
dffeas \my_regfile|gen_registers[16].regs|dffe18|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[18]~37_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[16].regs|dffe18|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[16].regs|dffe18|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[16].regs|dffe18|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N20
cycloneive_lcell_comb \my_processor|alu_A[18]~274 (
// Equation(s):
// \my_processor|alu_A[18]~274_combout  = (\my_processor|FD_IR1|dffe20|q~q  & (((\my_processor|FD_IR1|dffe19|q~q )))) # (!\my_processor|FD_IR1|dffe20|q~q  & ((\my_processor|FD_IR1|dffe19|q~q  & (\my_regfile|gen_registers[20].regs|dffe18|q~q )) # 
// (!\my_processor|FD_IR1|dffe19|q~q  & ((\my_regfile|gen_registers[16].regs|dffe18|q~q )))))

	.dataa(\my_processor|FD_IR1|dffe20|q~q ),
	.datab(\my_regfile|gen_registers[20].regs|dffe18|q~q ),
	.datac(\my_regfile|gen_registers[16].regs|dffe18|q~q ),
	.datad(\my_processor|FD_IR1|dffe19|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[18]~274_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[18]~274 .lut_mask = 16'hEE50;
defparam \my_processor|alu_A[18]~274 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N2
cycloneive_lcell_comb \my_processor|alu_A[18]~275 (
// Equation(s):
// \my_processor|alu_A[18]~275_combout  = (\my_processor|FD_IR1|dffe20|q~q  & ((\my_processor|alu_A[18]~274_combout  & ((\my_regfile|gen_registers[28].regs|dffe18|q~q ))) # (!\my_processor|alu_A[18]~274_combout  & 
// (\my_regfile|gen_registers[24].regs|dffe18|q~q )))) # (!\my_processor|FD_IR1|dffe20|q~q  & (((\my_processor|alu_A[18]~274_combout ))))

	.dataa(\my_regfile|gen_registers[24].regs|dffe18|q~q ),
	.datab(\my_processor|FD_IR1|dffe20|q~q ),
	.datac(\my_regfile|gen_registers[28].regs|dffe18|q~q ),
	.datad(\my_processor|alu_A[18]~274_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[18]~275_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[18]~275 .lut_mask = 16'hF388;
defparam \my_processor|alu_A[18]~275 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y32_N19
dffeas \my_regfile|gen_registers[21].regs|dffe18|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[18]~37_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[21].regs|dffe18|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[21].regs|dffe18|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[21].regs|dffe18|q .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y32_N3
dffeas \my_regfile|gen_registers[29].regs|dffe18|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[18]~37_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[29].regs|dffe18|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[29].regs|dffe18|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[29].regs|dffe18|q .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y32_N5
dffeas \my_regfile|gen_registers[25].regs|dffe18|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[18]~37_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[25].regs|dffe18|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[25].regs|dffe18|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[25].regs|dffe18|q .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y32_N17
dffeas \my_regfile|gen_registers[17].regs|dffe18|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[18]~37_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[17].regs|dffe18|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[17].regs|dffe18|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[17].regs|dffe18|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y32_N30
cycloneive_lcell_comb \my_processor|alu_A[18]~272 (
// Equation(s):
// \my_processor|alu_A[18]~272_combout  = (\my_processor|FD_IR1|dffe19|q~q  & (((\my_processor|FD_IR1|dffe20|q~q )))) # (!\my_processor|FD_IR1|dffe19|q~q  & ((\my_processor|FD_IR1|dffe20|q~q  & (\my_regfile|gen_registers[25].regs|dffe18|q~q )) # 
// (!\my_processor|FD_IR1|dffe20|q~q  & ((\my_regfile|gen_registers[17].regs|dffe18|q~q )))))

	.dataa(\my_regfile|gen_registers[25].regs|dffe18|q~q ),
	.datab(\my_regfile|gen_registers[17].regs|dffe18|q~q ),
	.datac(\my_processor|FD_IR1|dffe19|q~q ),
	.datad(\my_processor|FD_IR1|dffe20|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[18]~272_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[18]~272 .lut_mask = 16'hFA0C;
defparam \my_processor|alu_A[18]~272 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y32_N2
cycloneive_lcell_comb \my_processor|alu_A[18]~273 (
// Equation(s):
// \my_processor|alu_A[18]~273_combout  = (\my_processor|FD_IR1|dffe19|q~q  & ((\my_processor|alu_A[18]~272_combout  & ((\my_regfile|gen_registers[29].regs|dffe18|q~q ))) # (!\my_processor|alu_A[18]~272_combout  & 
// (\my_regfile|gen_registers[21].regs|dffe18|q~q )))) # (!\my_processor|FD_IR1|dffe19|q~q  & (((\my_processor|alu_A[18]~272_combout ))))

	.dataa(\my_processor|FD_IR1|dffe19|q~q ),
	.datab(\my_regfile|gen_registers[21].regs|dffe18|q~q ),
	.datac(\my_regfile|gen_registers[29].regs|dffe18|q~q ),
	.datad(\my_processor|alu_A[18]~272_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[18]~273_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[18]~273 .lut_mask = 16'hF588;
defparam \my_processor|alu_A[18]~273 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N4
cycloneive_lcell_comb \my_processor|alu_A[18]~276 (
// Equation(s):
// \my_processor|alu_A[18]~276_combout  = (\my_processor|FD_IR1|dffe17|q~q  & (((\my_processor|FD_IR1|dffe18|q~q ) # (\my_processor|alu_A[18]~273_combout )))) # (!\my_processor|FD_IR1|dffe17|q~q  & (\my_processor|alu_A[18]~275_combout  & 
// (!\my_processor|FD_IR1|dffe18|q~q )))

	.dataa(\my_processor|alu_A[18]~275_combout ),
	.datab(\my_processor|FD_IR1|dffe17|q~q ),
	.datac(\my_processor|FD_IR1|dffe18|q~q ),
	.datad(\my_processor|alu_A[18]~273_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[18]~276_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[18]~276 .lut_mask = 16'hCEC2;
defparam \my_processor|alu_A[18]~276 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y31_N13
dffeas \my_regfile|gen_registers[22].regs|dffe18|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[18]~37_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[22].regs|dffe18|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[22].regs|dffe18|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[22].regs|dffe18|q .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y31_N7
dffeas \my_regfile|gen_registers[18].regs|dffe18|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[18]~37_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[18].regs|dffe18|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[18].regs|dffe18|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[18].regs|dffe18|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y31_N6
cycloneive_lcell_comb \my_processor|alu_A[18]~270 (
// Equation(s):
// \my_processor|alu_A[18]~270_combout  = (\my_processor|FD_IR1|dffe19|q~q  & ((\my_regfile|gen_registers[22].regs|dffe18|q~q ) # ((\my_processor|FD_IR1|dffe20|q~q )))) # (!\my_processor|FD_IR1|dffe19|q~q  & (((\my_regfile|gen_registers[18].regs|dffe18|q~q  
// & !\my_processor|FD_IR1|dffe20|q~q ))))

	.dataa(\my_regfile|gen_registers[22].regs|dffe18|q~q ),
	.datab(\my_processor|FD_IR1|dffe19|q~q ),
	.datac(\my_regfile|gen_registers[18].regs|dffe18|q~q ),
	.datad(\my_processor|FD_IR1|dffe20|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[18]~270_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[18]~270 .lut_mask = 16'hCCB8;
defparam \my_processor|alu_A[18]~270 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y31_N7
dffeas \my_regfile|gen_registers[30].regs|dffe18|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[18]~37_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[30].regs|dffe18|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[30].regs|dffe18|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[30].regs|dffe18|q .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y31_N1
dffeas \my_regfile|gen_registers[26].regs|dffe18|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[18]~37_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[26].regs|dffe18|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[26].regs|dffe18|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[26].regs|dffe18|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y31_N0
cycloneive_lcell_comb \my_processor|alu_A[18]~271 (
// Equation(s):
// \my_processor|alu_A[18]~271_combout  = (\my_processor|alu_A[18]~270_combout  & ((\my_regfile|gen_registers[30].regs|dffe18|q~q ) # ((!\my_processor|FD_IR1|dffe20|q~q )))) # (!\my_processor|alu_A[18]~270_combout  & 
// (((\my_regfile|gen_registers[26].regs|dffe18|q~q  & \my_processor|FD_IR1|dffe20|q~q ))))

	.dataa(\my_processor|alu_A[18]~270_combout ),
	.datab(\my_regfile|gen_registers[30].regs|dffe18|q~q ),
	.datac(\my_regfile|gen_registers[26].regs|dffe18|q~q ),
	.datad(\my_processor|FD_IR1|dffe20|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[18]~271_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[18]~271 .lut_mask = 16'hD8AA;
defparam \my_processor|alu_A[18]~271 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y28_N31
dffeas \my_regfile|gen_registers[23].regs|dffe18|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[18]~37_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[23].regs|dffe18|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[23].regs|dffe18|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[23].regs|dffe18|q .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y28_N13
dffeas \my_regfile|gen_registers[31].regs|dffe18|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[18]~37_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[31].regs|dffe18|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[31].regs|dffe18|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[31].regs|dffe18|q .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y28_N11
dffeas \my_regfile|gen_registers[19].regs|dffe18|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[18]~37_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[19].regs|dffe18|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[19].regs|dffe18|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[19].regs|dffe18|q .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y28_N13
dffeas \my_regfile|gen_registers[27].regs|dffe18|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[18]~37_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[27].regs|dffe18|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[27].regs|dffe18|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[27].regs|dffe18|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y28_N10
cycloneive_lcell_comb \my_processor|alu_A[18]~277 (
// Equation(s):
// \my_processor|alu_A[18]~277_combout  = (\my_processor|FD_IR1|dffe20|q~q  & ((\my_processor|FD_IR1|dffe19|q~q ) # ((\my_regfile|gen_registers[27].regs|dffe18|q~q )))) # (!\my_processor|FD_IR1|dffe20|q~q  & (!\my_processor|FD_IR1|dffe19|q~q  & 
// (\my_regfile|gen_registers[19].regs|dffe18|q~q )))

	.dataa(\my_processor|FD_IR1|dffe20|q~q ),
	.datab(\my_processor|FD_IR1|dffe19|q~q ),
	.datac(\my_regfile|gen_registers[19].regs|dffe18|q~q ),
	.datad(\my_regfile|gen_registers[27].regs|dffe18|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[18]~277_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[18]~277 .lut_mask = 16'hBA98;
defparam \my_processor|alu_A[18]~277 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N12
cycloneive_lcell_comb \my_processor|alu_A[18]~278 (
// Equation(s):
// \my_processor|alu_A[18]~278_combout  = (\my_processor|FD_IR1|dffe19|q~q  & ((\my_processor|alu_A[18]~277_combout  & ((\my_regfile|gen_registers[31].regs|dffe18|q~q ))) # (!\my_processor|alu_A[18]~277_combout  & 
// (\my_regfile|gen_registers[23].regs|dffe18|q~q )))) # (!\my_processor|FD_IR1|dffe19|q~q  & (((\my_processor|alu_A[18]~277_combout ))))

	.dataa(\my_regfile|gen_registers[23].regs|dffe18|q~q ),
	.datab(\my_processor|FD_IR1|dffe19|q~q ),
	.datac(\my_regfile|gen_registers[31].regs|dffe18|q~q ),
	.datad(\my_processor|alu_A[18]~277_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[18]~278_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[18]~278 .lut_mask = 16'hF388;
defparam \my_processor|alu_A[18]~278 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N18
cycloneive_lcell_comb \my_processor|alu_A[18]~279 (
// Equation(s):
// \my_processor|alu_A[18]~279_combout  = (\my_processor|FD_IR1|dffe18|q~q  & ((\my_processor|alu_A[18]~276_combout  & ((\my_processor|alu_A[18]~278_combout ))) # (!\my_processor|alu_A[18]~276_combout  & (\my_processor|alu_A[18]~271_combout )))) # 
// (!\my_processor|FD_IR1|dffe18|q~q  & (\my_processor|alu_A[18]~276_combout ))

	.dataa(\my_processor|FD_IR1|dffe18|q~q ),
	.datab(\my_processor|alu_A[18]~276_combout ),
	.datac(\my_processor|alu_A[18]~271_combout ),
	.datad(\my_processor|alu_A[18]~278_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[18]~279_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[18]~279 .lut_mask = 16'hEC64;
defparam \my_processor|alu_A[18]~279 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N28
cycloneive_lcell_comb \my_processor|alu_A[18]~280 (
// Equation(s):
// \my_processor|alu_A[18]~280_combout  = (\my_processor|alu_A[0]~26_combout  & (((\my_processor|alu_A[29]~27_combout )))) # (!\my_processor|alu_A[0]~26_combout  & ((\my_processor|alu_A[29]~27_combout  & (\my_processor|WM_bypass_data[18]~37_combout )) # 
// (!\my_processor|alu_A[29]~27_combout  & ((\my_processor|alu_A[18]~279_combout )))))

	.dataa(\my_processor|alu_A[0]~26_combout ),
	.datab(\my_processor|WM_bypass_data[18]~37_combout ),
	.datac(\my_processor|alu_A[29]~27_combout ),
	.datad(\my_processor|alu_A[18]~279_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[18]~280_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[18]~280 .lut_mask = 16'hE5E0;
defparam \my_processor|alu_A[18]~280 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N2
cycloneive_lcell_comb \my_processor|alu_A[18]~281 (
// Equation(s):
// \my_processor|alu_A[18]~281_combout  = (\my_processor|alu_A[29]~15_combout  & ((\my_processor|alu_A[18]~280_combout  & (\my_processor|alu_A[18]~269_combout )) # (!\my_processor|alu_A[18]~280_combout  & ((\my_processor|alu_A[18]~267_combout ))))) # 
// (!\my_processor|alu_A[29]~15_combout  & (((\my_processor|alu_A[18]~280_combout ))))

	.dataa(\my_processor|alu_A[29]~15_combout ),
	.datab(\my_processor|alu_A[18]~269_combout ),
	.datac(\my_processor|alu_A[18]~267_combout ),
	.datad(\my_processor|alu_A[18]~280_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[18]~281_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[18]~281 .lut_mask = 16'hDDA0;
defparam \my_processor|alu_A[18]~281 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N8
cycloneive_lcell_comb \my_processor|aluer|and_func|gen1[18].and_func (
// Equation(s):
// \my_processor|aluer|and_func|gen1[18].and_func~combout  = (\my_processor|alu_B[18]~44_combout  & ((\my_processor|A_bypass_MX_sel~3_combout  & (\my_processor|xm1|XMoutput|dffe18|q~q )) # (!\my_processor|A_bypass_MX_sel~3_combout  & 
// ((\my_processor|alu_A[18]~281_combout )))))

	.dataa(\my_processor|xm1|XMoutput|dffe18|q~q ),
	.datab(\my_processor|A_bypass_MX_sel~3_combout ),
	.datac(\my_processor|alu_B[18]~44_combout ),
	.datad(\my_processor|alu_A[18]~281_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|and_func|gen1[18].and_func~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|and_func|gen1[18].and_func .lut_mask = 16'hB080;
defparam \my_processor|aluer|and_func|gen1[18].and_func .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y29_N20
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[13]~22 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[13]~22_combout  = (\my_processor|dx1|DXIR|dffe10|q~q  & (\my_processor|alu_A[27]~93_combout )) # (!\my_processor|dx1|DXIR|dffe10|q~q  & ((\my_processor|alu_A[19]~261_combout )))

	.dataa(\my_processor|alu_A[27]~93_combout ),
	.datab(gnd),
	.datac(\my_processor|alu_A[19]~261_combout ),
	.datad(\my_processor|dx1|DXIR|dffe10|q~q ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[13]~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[13]~22 .lut_mask = 16'hAAF0;
defparam \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[13]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y29_N26
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[17]~21 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[17]~21_combout  = (\my_processor|dx1|DXIR|dffe9|q~q  & ((\my_processor|dx1|DXIR|dffe11|q~q  & (\my_processor|alu_A[31]~666_combout )) # (!\my_processor|dx1|DXIR|dffe11|q~q  & 
// ((\my_processor|alu_A[23]~177_combout )))))

	.dataa(\my_processor|alu_A[31]~666_combout ),
	.datab(\my_processor|dx1|DXIR|dffe9|q~q ),
	.datac(\my_processor|alu_A[23]~177_combout ),
	.datad(\my_processor|dx1|DXIR|dffe11|q~q ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[17]~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[17]~21 .lut_mask = 16'h88C0;
defparam \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[17]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y29_N10
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[17]~23 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[17]~23_combout  = (\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[17]~21_combout ) # ((\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[13]~22_combout  & 
// !\my_processor|dx1|DXIR|dffe9|q~q ))

	.dataa(gnd),
	.datab(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[13]~22_combout ),
	.datac(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[17]~21_combout ),
	.datad(\my_processor|dx1|DXIR|dffe9|q~q ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[17]~23_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[17]~23 .lut_mask = 16'hF0FC;
defparam \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[17]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N8
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[15]~26 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[15]~26_combout  = (!\my_processor|dx1|DXIR|dffe9|q~q  & ((\my_processor|dx1|DXIR|dffe10|q~q  & ((\my_processor|alu_A[25]~135_combout ))) # (!\my_processor|dx1|DXIR|dffe10|q~q  & 
// (\my_processor|alu_A[17]~303_combout ))))

	.dataa(\my_processor|alu_A[17]~303_combout ),
	.datab(\my_processor|dx1|DXIR|dffe9|q~q ),
	.datac(\my_processor|dx1|DXIR|dffe10|q~q ),
	.datad(\my_processor|alu_A[25]~135_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[15]~26_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[15]~26 .lut_mask = 16'h3202;
defparam \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[15]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N10
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[15]~16 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[15]~16_combout  = (\my_processor|dx1|DXIR|dffe10|q~q  & (\my_processor|alu_A[29]~51_combout )) # (!\my_processor|dx1|DXIR|dffe10|q~q  & ((\my_processor|alu_A[21]~219_combout )))

	.dataa(\my_processor|alu_A[29]~51_combout ),
	.datab(gnd),
	.datac(\my_processor|alu_A[21]~219_combout ),
	.datad(\my_processor|dx1|DXIR|dffe10|q~q ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[15]~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[15]~16 .lut_mask = 16'hAAF0;
defparam \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[15]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N18
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[15]~27 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[15]~27_combout  = (\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[15]~26_combout ) # ((\my_processor|dx1|DXIR|dffe9|q~q  & 
// \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[15]~16_combout ))

	.dataa(gnd),
	.datab(\my_processor|dx1|DXIR|dffe9|q~q ),
	.datac(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[15]~26_combout ),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[15]~16_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[15]~27_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[15]~27 .lut_mask = 16'hFCF0;
defparam \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[15]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N24
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[16]~56 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[16]~56_combout  = (!\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[17]~53_combout  & ((\my_processor|dx1|DXIR|dffe8|q~q  & 
// (\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[17]~23_combout )) # (!\my_processor|dx1|DXIR|dffe8|q~q  & ((\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[15]~27_combout )))))

	.dataa(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[17]~53_combout ),
	.datab(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[17]~23_combout ),
	.datac(\my_processor|dx1|DXIR|dffe8|q~q ),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[15]~27_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[16]~56_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[16]~56 .lut_mask = 16'h4540;
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[16]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N18
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[16]~57 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[16]~57_combout  = (\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[16]~56_combout ) # ((\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[17]~53_combout  & 
// \my_processor|alu_A[31]~666_combout ))

	.dataa(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[17]~53_combout ),
	.datab(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[16]~56_combout ),
	.datac(gnd),
	.datad(\my_processor|alu_A[31]~666_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[16]~57_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[16]~57 .lut_mask = 16'hEECC;
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[16]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y29_N22
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_two_shifted[16]~6 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_two_shifted[16]~6_combout  = (\my_processor|dx1|DXIR|dffe10|q~q  & (\my_processor|alu_A[2]~618_combout )) # (!\my_processor|dx1|DXIR|dffe10|q~q  & ((\my_processor|alu_A[10]~450_combout )))

	.dataa(gnd),
	.datab(\my_processor|dx1|DXIR|dffe10|q~q ),
	.datac(\my_processor|alu_A[2]~618_combout ),
	.datad(\my_processor|alu_A[10]~450_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_two_shifted[16]~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_two_shifted[16]~6 .lut_mask = 16'hF3C0;
defparam \my_processor|aluer|shift_logical_left|mux_two_shifted[16]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y23_N3
dffeas \my_regfile|gen_registers[13].regs|dffe6|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[6]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[13].regs|dffe6|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[13].regs|dffe6|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[13].regs|dffe6|q .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y25_N19
dffeas \my_regfile|gen_registers[15].regs|dffe6|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[6]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[15].regs|dffe6|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[15].regs|dffe6|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[15].regs|dffe6|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N12
cycloneive_lcell_comb \my_regfile|gen_registers[14].regs|dffe6|q~feeder (
// Equation(s):
// \my_regfile|gen_registers[14].regs|dffe6|q~feeder_combout  = \my_processor|WM_bypass_data[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|WM_bypass_data[6]~13_combout ),
	.cin(gnd),
	.combout(\my_regfile|gen_registers[14].regs|dffe6|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|gen_registers[14].regs|dffe6|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|gen_registers[14].regs|dffe6|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y25_N13
dffeas \my_regfile|gen_registers[14].regs|dffe6|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|gen_registers[14].regs|dffe6|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|decoder_writeReg|and16~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[14].regs|dffe6|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[14].regs|dffe6|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[14].regs|dffe6|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N28
cycloneive_lcell_comb \my_processor|alu_A[6]~520 (
// Equation(s):
// \my_processor|alu_A[6]~520_combout  = (\my_processor|FD_IR1|dffe18|q~q  & ((\my_regfile|gen_registers[14].regs|dffe6|q~q ) # ((\my_processor|FD_IR1|dffe17|q~q )))) # (!\my_processor|FD_IR1|dffe18|q~q  & (((\my_regfile|gen_registers[12].regs|dffe6|q~q  & 
// !\my_processor|FD_IR1|dffe17|q~q ))))

	.dataa(\my_regfile|gen_registers[14].regs|dffe6|q~q ),
	.datab(\my_processor|FD_IR1|dffe18|q~q ),
	.datac(\my_regfile|gen_registers[12].regs|dffe6|q~q ),
	.datad(\my_processor|FD_IR1|dffe17|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[6]~520_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[6]~520 .lut_mask = 16'hCCB8;
defparam \my_processor|alu_A[6]~520 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N18
cycloneive_lcell_comb \my_processor|alu_A[6]~521 (
// Equation(s):
// \my_processor|alu_A[6]~521_combout  = (\my_processor|FD_IR1|dffe17|q~q  & ((\my_processor|alu_A[6]~520_combout  & ((\my_regfile|gen_registers[15].regs|dffe6|q~q ))) # (!\my_processor|alu_A[6]~520_combout  & (\my_regfile|gen_registers[13].regs|dffe6|q~q 
// )))) # (!\my_processor|FD_IR1|dffe17|q~q  & (((\my_processor|alu_A[6]~520_combout ))))

	.dataa(\my_processor|FD_IR1|dffe17|q~q ),
	.datab(\my_regfile|gen_registers[13].regs|dffe6|q~q ),
	.datac(\my_regfile|gen_registers[15].regs|dffe6|q~q ),
	.datad(\my_processor|alu_A[6]~520_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[6]~521_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[6]~521 .lut_mask = 16'hF588;
defparam \my_processor|alu_A[6]~521 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y22_N23
dffeas \my_regfile|gen_registers[5].regs|dffe6|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[6]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[5].regs|dffe6|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[5].regs|dffe6|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[5].regs|dffe6|q .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y22_N13
dffeas \my_regfile|gen_registers[7].regs|dffe6|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[6]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[7].regs|dffe6|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[7].regs|dffe6|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[7].regs|dffe6|q .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y22_N3
dffeas \my_regfile|gen_registers[6].regs|dffe6|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[6]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[6].regs|dffe6|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[6].regs|dffe6|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[6].regs|dffe6|q .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y22_N3
dffeas \my_regfile|gen_registers[4].regs|dffe6|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[6]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[4].regs|dffe6|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[4].regs|dffe6|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[4].regs|dffe6|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N2
cycloneive_lcell_comb \my_processor|alu_A[6]~514 (
// Equation(s):
// \my_processor|alu_A[6]~514_combout  = (\my_processor|FD_IR1|dffe18|q~q  & ((\my_regfile|gen_registers[6].regs|dffe6|q~q ) # ((\my_processor|FD_IR1|dffe17|q~q )))) # (!\my_processor|FD_IR1|dffe18|q~q  & (((\my_regfile|gen_registers[4].regs|dffe6|q~q  & 
// !\my_processor|FD_IR1|dffe17|q~q ))))

	.dataa(\my_regfile|gen_registers[6].regs|dffe6|q~q ),
	.datab(\my_processor|FD_IR1|dffe18|q~q ),
	.datac(\my_regfile|gen_registers[4].regs|dffe6|q~q ),
	.datad(\my_processor|FD_IR1|dffe17|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[6]~514_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[6]~514 .lut_mask = 16'hCCB8;
defparam \my_processor|alu_A[6]~514 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N12
cycloneive_lcell_comb \my_processor|alu_A[6]~515 (
// Equation(s):
// \my_processor|alu_A[6]~515_combout  = (\my_processor|FD_IR1|dffe17|q~q  & ((\my_processor|alu_A[6]~514_combout  & ((\my_regfile|gen_registers[7].regs|dffe6|q~q ))) # (!\my_processor|alu_A[6]~514_combout  & (\my_regfile|gen_registers[5].regs|dffe6|q~q )))) 
// # (!\my_processor|FD_IR1|dffe17|q~q  & (((\my_processor|alu_A[6]~514_combout ))))

	.dataa(\my_processor|FD_IR1|dffe17|q~q ),
	.datab(\my_regfile|gen_registers[5].regs|dffe6|q~q ),
	.datac(\my_regfile|gen_registers[7].regs|dffe6|q~q ),
	.datad(\my_processor|alu_A[6]~514_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[6]~515_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[6]~515 .lut_mask = 16'hF588;
defparam \my_processor|alu_A[6]~515 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y24_N9
dffeas \my_regfile|gen_registers[3].regs|dffe6|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[6]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[3].regs|dffe6|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[3].regs|dffe6|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[3].regs|dffe6|q .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y24_N23
dffeas \my_regfile|gen_registers[2].regs|dffe6|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[6]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[2].regs|dffe6|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[2].regs|dffe6|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[2].regs|dffe6|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N0
cycloneive_lcell_comb \my_processor|alu_A[6]~516 (
// Equation(s):
// \my_processor|alu_A[6]~516_combout  = (\my_processor|alu_A[29]~7_combout  & ((\my_regfile|gen_registers[3].regs|dffe6|q~q ) # ((\my_processor|alu_A[29]~6_combout )))) # (!\my_processor|alu_A[29]~7_combout  & (((\my_regfile|gen_registers[2].regs|dffe6|q~q  
// & !\my_processor|alu_A[29]~6_combout ))))

	.dataa(\my_processor|alu_A[29]~7_combout ),
	.datab(\my_regfile|gen_registers[3].regs|dffe6|q~q ),
	.datac(\my_regfile|gen_registers[2].regs|dffe6|q~q ),
	.datad(\my_processor|alu_A[29]~6_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[6]~516_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[6]~516 .lut_mask = 16'hAAD8;
defparam \my_processor|alu_A[6]~516 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y21_N1
dffeas \my_regfile|gen_registers[10].regs|dffe6|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[6]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[10].regs|dffe6|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[10].regs|dffe6|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[10].regs|dffe6|q .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y21_N27
dffeas \my_regfile|gen_registers[11].regs|dffe6|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[6]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[11].regs|dffe6|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[11].regs|dffe6|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[11].regs|dffe6|q .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y21_N31
dffeas \my_regfile|gen_registers[9].regs|dffe6|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[6]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[9].regs|dffe6|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[9].regs|dffe6|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[9].regs|dffe6|q .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y21_N25
dffeas \my_regfile|gen_registers[8].regs|dffe6|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[6]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[8].regs|dffe6|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[8].regs|dffe6|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[8].regs|dffe6|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N24
cycloneive_lcell_comb \my_processor|alu_A[6]~517 (
// Equation(s):
// \my_processor|alu_A[6]~517_combout  = (\my_processor|FD_IR1|dffe17|q~q  & ((\my_regfile|gen_registers[9].regs|dffe6|q~q ) # ((\my_processor|FD_IR1|dffe18|q~q )))) # (!\my_processor|FD_IR1|dffe17|q~q  & (((\my_regfile|gen_registers[8].regs|dffe6|q~q  & 
// !\my_processor|FD_IR1|dffe18|q~q ))))

	.dataa(\my_regfile|gen_registers[9].regs|dffe6|q~q ),
	.datab(\my_processor|FD_IR1|dffe17|q~q ),
	.datac(\my_regfile|gen_registers[8].regs|dffe6|q~q ),
	.datad(\my_processor|FD_IR1|dffe18|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[6]~517_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[6]~517 .lut_mask = 16'hCCB8;
defparam \my_processor|alu_A[6]~517 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N26
cycloneive_lcell_comb \my_processor|alu_A[6]~518 (
// Equation(s):
// \my_processor|alu_A[6]~518_combout  = (\my_processor|FD_IR1|dffe18|q~q  & ((\my_processor|alu_A[6]~517_combout  & ((\my_regfile|gen_registers[11].regs|dffe6|q~q ))) # (!\my_processor|alu_A[6]~517_combout  & (\my_regfile|gen_registers[10].regs|dffe6|q~q 
// )))) # (!\my_processor|FD_IR1|dffe18|q~q  & (((\my_processor|alu_A[6]~517_combout ))))

	.dataa(\my_processor|FD_IR1|dffe18|q~q ),
	.datab(\my_regfile|gen_registers[10].regs|dffe6|q~q ),
	.datac(\my_regfile|gen_registers[11].regs|dffe6|q~q ),
	.datad(\my_processor|alu_A[6]~517_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[6]~518_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[6]~518 .lut_mask = 16'hF588;
defparam \my_processor|alu_A[6]~518 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N24
cycloneive_lcell_comb \my_processor|alu_A[6]~519 (
// Equation(s):
// \my_processor|alu_A[6]~519_combout  = (\my_processor|alu_A[29]~6_combout  & ((\my_processor|alu_A[6]~516_combout  & ((\my_processor|alu_A[6]~518_combout ))) # (!\my_processor|alu_A[6]~516_combout  & (\my_processor|alu_A[6]~515_combout )))) # 
// (!\my_processor|alu_A[29]~6_combout  & (((\my_processor|alu_A[6]~516_combout ))))

	.dataa(\my_processor|alu_A[29]~6_combout ),
	.datab(\my_processor|alu_A[6]~515_combout ),
	.datac(\my_processor|alu_A[6]~516_combout ),
	.datad(\my_processor|alu_A[6]~518_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[6]~519_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[6]~519 .lut_mask = 16'hF858;
defparam \my_processor|alu_A[6]~519 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y31_N25
dffeas \my_regfile|gen_registers[30].regs|dffe6|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[6]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[30].regs|dffe6|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[30].regs|dffe6|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[30].regs|dffe6|q .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y31_N13
dffeas \my_regfile|gen_registers[26].regs|dffe6|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[6]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[26].regs|dffe6|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[26].regs|dffe6|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[26].regs|dffe6|q .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y31_N15
dffeas \my_regfile|gen_registers[22].regs|dffe6|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[6]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[22].regs|dffe6|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[22].regs|dffe6|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[22].regs|dffe6|q .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y31_N3
dffeas \my_regfile|gen_registers[18].regs|dffe6|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[6]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[18].regs|dffe6|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[18].regs|dffe6|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[18].regs|dffe6|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y31_N2
cycloneive_lcell_comb \my_processor|alu_A[6]~522 (
// Equation(s):
// \my_processor|alu_A[6]~522_combout  = (\my_processor|FD_IR1|dffe20|q~q  & (((\my_processor|FD_IR1|dffe19|q~q )))) # (!\my_processor|FD_IR1|dffe20|q~q  & ((\my_processor|FD_IR1|dffe19|q~q  & (\my_regfile|gen_registers[22].regs|dffe6|q~q )) # 
// (!\my_processor|FD_IR1|dffe19|q~q  & ((\my_regfile|gen_registers[18].regs|dffe6|q~q )))))

	.dataa(\my_regfile|gen_registers[22].regs|dffe6|q~q ),
	.datab(\my_processor|FD_IR1|dffe20|q~q ),
	.datac(\my_regfile|gen_registers[18].regs|dffe6|q~q ),
	.datad(\my_processor|FD_IR1|dffe19|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[6]~522_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[6]~522 .lut_mask = 16'hEE30;
defparam \my_processor|alu_A[6]~522 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y31_N12
cycloneive_lcell_comb \my_processor|alu_A[6]~523 (
// Equation(s):
// \my_processor|alu_A[6]~523_combout  = (\my_processor|FD_IR1|dffe20|q~q  & ((\my_processor|alu_A[6]~522_combout  & (\my_regfile|gen_registers[30].regs|dffe6|q~q )) # (!\my_processor|alu_A[6]~522_combout  & ((\my_regfile|gen_registers[26].regs|dffe6|q~q 
// ))))) # (!\my_processor|FD_IR1|dffe20|q~q  & (((\my_processor|alu_A[6]~522_combout ))))

	.dataa(\my_processor|FD_IR1|dffe20|q~q ),
	.datab(\my_regfile|gen_registers[30].regs|dffe6|q~q ),
	.datac(\my_regfile|gen_registers[26].regs|dffe6|q~q ),
	.datad(\my_processor|alu_A[6]~522_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[6]~523_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[6]~523 .lut_mask = 16'hDDA0;
defparam \my_processor|alu_A[6]~523 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y28_N31
dffeas \my_regfile|gen_registers[31].regs|dffe6|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[6]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[31].regs|dffe6|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[31].regs|dffe6|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[31].regs|dffe6|q .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y27_N7
dffeas \my_regfile|gen_registers[27].regs|dffe6|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[6]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[27].regs|dffe6|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[27].regs|dffe6|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[27].regs|dffe6|q .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y27_N27
dffeas \my_regfile|gen_registers[19].regs|dffe6|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[6]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[19].regs|dffe6|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[19].regs|dffe6|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[19].regs|dffe6|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N26
cycloneive_lcell_comb \my_processor|alu_A[6]~529 (
// Equation(s):
// \my_processor|alu_A[6]~529_combout  = (\my_processor|FD_IR1|dffe20|q~q  & ((\my_regfile|gen_registers[27].regs|dffe6|q~q ) # ((\my_processor|FD_IR1|dffe19|q~q )))) # (!\my_processor|FD_IR1|dffe20|q~q  & (((\my_regfile|gen_registers[19].regs|dffe6|q~q  & 
// !\my_processor|FD_IR1|dffe19|q~q ))))

	.dataa(\my_regfile|gen_registers[27].regs|dffe6|q~q ),
	.datab(\my_processor|FD_IR1|dffe20|q~q ),
	.datac(\my_regfile|gen_registers[19].regs|dffe6|q~q ),
	.datad(\my_processor|FD_IR1|dffe19|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[6]~529_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[6]~529 .lut_mask = 16'hCCB8;
defparam \my_processor|alu_A[6]~529 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y28_N25
dffeas \my_regfile|gen_registers[23].regs|dffe6|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[6]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[23].regs|dffe6|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[23].regs|dffe6|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[23].regs|dffe6|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N24
cycloneive_lcell_comb \my_processor|alu_A[6]~530 (
// Equation(s):
// \my_processor|alu_A[6]~530_combout  = (\my_processor|alu_A[6]~529_combout  & ((\my_regfile|gen_registers[31].regs|dffe6|q~q ) # ((!\my_processor|FD_IR1|dffe19|q~q )))) # (!\my_processor|alu_A[6]~529_combout  & 
// (((\my_regfile|gen_registers[23].regs|dffe6|q~q  & \my_processor|FD_IR1|dffe19|q~q ))))

	.dataa(\my_regfile|gen_registers[31].regs|dffe6|q~q ),
	.datab(\my_processor|alu_A[6]~529_combout ),
	.datac(\my_regfile|gen_registers[23].regs|dffe6|q~q ),
	.datad(\my_processor|FD_IR1|dffe19|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[6]~530_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[6]~530 .lut_mask = 16'hB8CC;
defparam \my_processor|alu_A[6]~530 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y28_N23
dffeas \my_regfile|gen_registers[28].regs|dffe6|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[6]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[28].regs|dffe6|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[28].regs|dffe6|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[28].regs|dffe6|q .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y28_N19
dffeas \my_regfile|gen_registers[24].regs|dffe6|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[6]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[24].regs|dffe6|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[24].regs|dffe6|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[24].regs|dffe6|q .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y28_N31
dffeas \my_regfile|gen_registers[16].regs|dffe6|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[6]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[16].regs|dffe6|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[16].regs|dffe6|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[16].regs|dffe6|q .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y28_N21
dffeas \my_regfile|gen_registers[20].regs|dffe6|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[6]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[20].regs|dffe6|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[20].regs|dffe6|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[20].regs|dffe6|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N12
cycloneive_lcell_comb \my_processor|alu_A[6]~526 (
// Equation(s):
// \my_processor|alu_A[6]~526_combout  = (\my_processor|FD_IR1|dffe20|q~q  & (((\my_processor|FD_IR1|dffe19|q~q )))) # (!\my_processor|FD_IR1|dffe20|q~q  & ((\my_processor|FD_IR1|dffe19|q~q  & ((\my_regfile|gen_registers[20].regs|dffe6|q~q ))) # 
// (!\my_processor|FD_IR1|dffe19|q~q  & (\my_regfile|gen_registers[16].regs|dffe6|q~q ))))

	.dataa(\my_regfile|gen_registers[16].regs|dffe6|q~q ),
	.datab(\my_regfile|gen_registers[20].regs|dffe6|q~q ),
	.datac(\my_processor|FD_IR1|dffe20|q~q ),
	.datad(\my_processor|FD_IR1|dffe19|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[6]~526_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[6]~526 .lut_mask = 16'hFC0A;
defparam \my_processor|alu_A[6]~526 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N8
cycloneive_lcell_comb \my_processor|alu_A[6]~527 (
// Equation(s):
// \my_processor|alu_A[6]~527_combout  = (\my_processor|FD_IR1|dffe20|q~q  & ((\my_processor|alu_A[6]~526_combout  & (\my_regfile|gen_registers[28].regs|dffe6|q~q )) # (!\my_processor|alu_A[6]~526_combout  & ((\my_regfile|gen_registers[24].regs|dffe6|q~q 
// ))))) # (!\my_processor|FD_IR1|dffe20|q~q  & (((\my_processor|alu_A[6]~526_combout ))))

	.dataa(\my_regfile|gen_registers[28].regs|dffe6|q~q ),
	.datab(\my_regfile|gen_registers[24].regs|dffe6|q~q ),
	.datac(\my_processor|FD_IR1|dffe20|q~q ),
	.datad(\my_processor|alu_A[6]~526_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[6]~527_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[6]~527 .lut_mask = 16'hAFC0;
defparam \my_processor|alu_A[6]~527 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y30_N3
dffeas \my_regfile|gen_registers[21].regs|dffe6|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[6]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[21].regs|dffe6|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[21].regs|dffe6|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[21].regs|dffe6|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y30_N20
cycloneive_lcell_comb \my_regfile|gen_registers[29].regs|dffe6|q~feeder (
// Equation(s):
// \my_regfile|gen_registers[29].regs|dffe6|q~feeder_combout  = \my_processor|WM_bypass_data[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|WM_bypass_data[6]~13_combout ),
	.cin(gnd),
	.combout(\my_regfile|gen_registers[29].regs|dffe6|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|gen_registers[29].regs|dffe6|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|gen_registers[29].regs|dffe6|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y30_N21
dffeas \my_regfile|gen_registers[29].regs|dffe6|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|gen_registers[29].regs|dffe6|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|decoder_writeReg|and16~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[29].regs|dffe6|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[29].regs|dffe6|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[29].regs|dffe6|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y30_N12
cycloneive_lcell_comb \my_regfile|gen_registers[17].regs|dffe6|q~feeder (
// Equation(s):
// \my_regfile|gen_registers[17].regs|dffe6|q~feeder_combout  = \my_processor|WM_bypass_data[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|WM_bypass_data[6]~13_combout ),
	.cin(gnd),
	.combout(\my_regfile|gen_registers[17].regs|dffe6|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|gen_registers[17].regs|dffe6|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|gen_registers[17].regs|dffe6|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y30_N13
dffeas \my_regfile|gen_registers[17].regs|dffe6|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|gen_registers[17].regs|dffe6|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|decoder_writeReg|and16~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[17].regs|dffe6|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[17].regs|dffe6|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[17].regs|dffe6|q .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y30_N9
dffeas \my_regfile|gen_registers[25].regs|dffe6|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[6]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[25].regs|dffe6|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[25].regs|dffe6|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[25].regs|dffe6|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y30_N10
cycloneive_lcell_comb \my_processor|alu_A[6]~524 (
// Equation(s):
// \my_processor|alu_A[6]~524_combout  = (\my_processor|FD_IR1|dffe19|q~q  & (((\my_processor|FD_IR1|dffe20|q~q )))) # (!\my_processor|FD_IR1|dffe19|q~q  & ((\my_processor|FD_IR1|dffe20|q~q  & ((\my_regfile|gen_registers[25].regs|dffe6|q~q ))) # 
// (!\my_processor|FD_IR1|dffe20|q~q  & (\my_regfile|gen_registers[17].regs|dffe6|q~q ))))

	.dataa(\my_regfile|gen_registers[17].regs|dffe6|q~q ),
	.datab(\my_regfile|gen_registers[25].regs|dffe6|q~q ),
	.datac(\my_processor|FD_IR1|dffe19|q~q ),
	.datad(\my_processor|FD_IR1|dffe20|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[6]~524_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[6]~524 .lut_mask = 16'hFC0A;
defparam \my_processor|alu_A[6]~524 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y30_N30
cycloneive_lcell_comb \my_processor|alu_A[6]~525 (
// Equation(s):
// \my_processor|alu_A[6]~525_combout  = (\my_processor|FD_IR1|dffe19|q~q  & ((\my_processor|alu_A[6]~524_combout  & ((\my_regfile|gen_registers[29].regs|dffe6|q~q ))) # (!\my_processor|alu_A[6]~524_combout  & (\my_regfile|gen_registers[21].regs|dffe6|q~q 
// )))) # (!\my_processor|FD_IR1|dffe19|q~q  & (((\my_processor|alu_A[6]~524_combout ))))

	.dataa(\my_regfile|gen_registers[21].regs|dffe6|q~q ),
	.datab(\my_regfile|gen_registers[29].regs|dffe6|q~q ),
	.datac(\my_processor|FD_IR1|dffe19|q~q ),
	.datad(\my_processor|alu_A[6]~524_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[6]~525_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[6]~525 .lut_mask = 16'hCFA0;
defparam \my_processor|alu_A[6]~525 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N2
cycloneive_lcell_comb \my_processor|alu_A[6]~528 (
// Equation(s):
// \my_processor|alu_A[6]~528_combout  = (\my_processor|FD_IR1|dffe18|q~q  & (\my_processor|FD_IR1|dffe17|q~q )) # (!\my_processor|FD_IR1|dffe18|q~q  & ((\my_processor|FD_IR1|dffe17|q~q  & ((\my_processor|alu_A[6]~525_combout ))) # 
// (!\my_processor|FD_IR1|dffe17|q~q  & (\my_processor|alu_A[6]~527_combout ))))

	.dataa(\my_processor|FD_IR1|dffe18|q~q ),
	.datab(\my_processor|FD_IR1|dffe17|q~q ),
	.datac(\my_processor|alu_A[6]~527_combout ),
	.datad(\my_processor|alu_A[6]~525_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[6]~528_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[6]~528 .lut_mask = 16'hDC98;
defparam \my_processor|alu_A[6]~528 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N20
cycloneive_lcell_comb \my_processor|alu_A[6]~531 (
// Equation(s):
// \my_processor|alu_A[6]~531_combout  = (\my_processor|FD_IR1|dffe18|q~q  & ((\my_processor|alu_A[6]~528_combout  & ((\my_processor|alu_A[6]~530_combout ))) # (!\my_processor|alu_A[6]~528_combout  & (\my_processor|alu_A[6]~523_combout )))) # 
// (!\my_processor|FD_IR1|dffe18|q~q  & (((\my_processor|alu_A[6]~528_combout ))))

	.dataa(\my_processor|FD_IR1|dffe18|q~q ),
	.datab(\my_processor|alu_A[6]~523_combout ),
	.datac(\my_processor|alu_A[6]~530_combout ),
	.datad(\my_processor|alu_A[6]~528_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[6]~531_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[6]~531 .lut_mask = 16'hF588;
defparam \my_processor|alu_A[6]~531 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N10
cycloneive_lcell_comb \my_processor|alu_A[6]~532 (
// Equation(s):
// \my_processor|alu_A[6]~532_combout  = (\my_processor|alu_A[29]~27_combout  & ((\my_processor|alu_A[0]~26_combout ) # ((\my_processor|WM_bypass_data[6]~13_combout )))) # (!\my_processor|alu_A[29]~27_combout  & (!\my_processor|alu_A[0]~26_combout  & 
// ((\my_processor|alu_A[6]~531_combout ))))

	.dataa(\my_processor|alu_A[29]~27_combout ),
	.datab(\my_processor|alu_A[0]~26_combout ),
	.datac(\my_processor|WM_bypass_data[6]~13_combout ),
	.datad(\my_processor|alu_A[6]~531_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[6]~532_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[6]~532 .lut_mask = 16'hB9A8;
defparam \my_processor|alu_A[6]~532 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N28
cycloneive_lcell_comb \my_processor|alu_A[6]~533 (
// Equation(s):
// \my_processor|alu_A[6]~533_combout  = (\my_processor|alu_A[29]~15_combout  & ((\my_processor|alu_A[6]~532_combout  & (\my_processor|alu_A[6]~521_combout )) # (!\my_processor|alu_A[6]~532_combout  & ((\my_processor|alu_A[6]~519_combout ))))) # 
// (!\my_processor|alu_A[29]~15_combout  & (((\my_processor|alu_A[6]~532_combout ))))

	.dataa(\my_processor|alu_A[6]~521_combout ),
	.datab(\my_processor|alu_A[6]~519_combout ),
	.datac(\my_processor|alu_A[29]~15_combout ),
	.datad(\my_processor|alu_A[6]~532_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[6]~533_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[6]~533 .lut_mask = 16'hAFC0;
defparam \my_processor|alu_A[6]~533 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N18
cycloneive_lcell_comb \my_processor|alu_A[6]~534 (
// Equation(s):
// \my_processor|alu_A[6]~534_combout  = (\my_processor|A_bypass_MX_sel~3_combout  & (\my_processor|xm1|XMoutput|dffe6|q~q )) # (!\my_processor|A_bypass_MX_sel~3_combout  & ((\my_processor|alu_A[6]~533_combout )))

	.dataa(\my_processor|A_bypass_MX_sel~3_combout ),
	.datab(gnd),
	.datac(\my_processor|xm1|XMoutput|dffe6|q~q ),
	.datad(\my_processor|alu_A[6]~533_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[6]~534_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[6]~534 .lut_mask = 16'hF5A0;
defparam \my_processor|alu_A[6]~534 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y25_N3
dffeas \my_regfile|gen_registers[14].regs|dffe7|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[7]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[14].regs|dffe7|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[14].regs|dffe7|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[14].regs|dffe7|q .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y25_N27
dffeas \my_regfile|gen_registers[15].regs|dffe7|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[7]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[15].regs|dffe7|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[15].regs|dffe7|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[15].regs|dffe7|q .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y25_N27
dffeas \my_regfile|gen_registers[13].regs|dffe7|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[7]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[13].regs|dffe7|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[13].regs|dffe7|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[13].regs|dffe7|q .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y25_N17
dffeas \my_regfile|gen_registers[12].regs|dffe7|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[7]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[12].regs|dffe7|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[12].regs|dffe7|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[12].regs|dffe7|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N16
cycloneive_lcell_comb \my_processor|alu_A[7]~499 (
// Equation(s):
// \my_processor|alu_A[7]~499_combout  = (\my_processor|FD_IR1|dffe17|q~q  & ((\my_regfile|gen_registers[13].regs|dffe7|q~q ) # ((\my_processor|FD_IR1|dffe18|q~q )))) # (!\my_processor|FD_IR1|dffe17|q~q  & (((\my_regfile|gen_registers[12].regs|dffe7|q~q  & 
// !\my_processor|FD_IR1|dffe18|q~q ))))

	.dataa(\my_processor|FD_IR1|dffe17|q~q ),
	.datab(\my_regfile|gen_registers[13].regs|dffe7|q~q ),
	.datac(\my_regfile|gen_registers[12].regs|dffe7|q~q ),
	.datad(\my_processor|FD_IR1|dffe18|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[7]~499_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[7]~499 .lut_mask = 16'hAAD8;
defparam \my_processor|alu_A[7]~499 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N26
cycloneive_lcell_comb \my_processor|alu_A[7]~500 (
// Equation(s):
// \my_processor|alu_A[7]~500_combout  = (\my_processor|FD_IR1|dffe18|q~q  & ((\my_processor|alu_A[7]~499_combout  & ((\my_regfile|gen_registers[15].regs|dffe7|q~q ))) # (!\my_processor|alu_A[7]~499_combout  & (\my_regfile|gen_registers[14].regs|dffe7|q~q 
// )))) # (!\my_processor|FD_IR1|dffe18|q~q  & (((\my_processor|alu_A[7]~499_combout ))))

	.dataa(\my_regfile|gen_registers[14].regs|dffe7|q~q ),
	.datab(\my_processor|FD_IR1|dffe18|q~q ),
	.datac(\my_regfile|gen_registers[15].regs|dffe7|q~q ),
	.datad(\my_processor|alu_A[7]~499_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[7]~500_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[7]~500 .lut_mask = 16'hF388;
defparam \my_processor|alu_A[7]~500 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y21_N21
dffeas \my_regfile|gen_registers[9].regs|dffe7|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[7]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[9].regs|dffe7|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[9].regs|dffe7|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[9].regs|dffe7|q .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y21_N31
dffeas \my_regfile|gen_registers[11].regs|dffe7|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[7]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[11].regs|dffe7|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[11].regs|dffe7|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[11].regs|dffe7|q .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y21_N3
dffeas \my_regfile|gen_registers[10].regs|dffe7|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[7]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[10].regs|dffe7|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[10].regs|dffe7|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[10].regs|dffe7|q .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y21_N29
dffeas \my_regfile|gen_registers[8].regs|dffe7|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[7]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[8].regs|dffe7|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[8].regs|dffe7|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[8].regs|dffe7|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N28
cycloneive_lcell_comb \my_processor|alu_A[7]~496 (
// Equation(s):
// \my_processor|alu_A[7]~496_combout  = (\my_processor|FD_IR1|dffe17|q~q  & (((\my_processor|FD_IR1|dffe18|q~q )))) # (!\my_processor|FD_IR1|dffe17|q~q  & ((\my_processor|FD_IR1|dffe18|q~q  & (\my_regfile|gen_registers[10].regs|dffe7|q~q )) # 
// (!\my_processor|FD_IR1|dffe18|q~q  & ((\my_regfile|gen_registers[8].regs|dffe7|q~q )))))

	.dataa(\my_regfile|gen_registers[10].regs|dffe7|q~q ),
	.datab(\my_processor|FD_IR1|dffe17|q~q ),
	.datac(\my_regfile|gen_registers[8].regs|dffe7|q~q ),
	.datad(\my_processor|FD_IR1|dffe18|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[7]~496_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[7]~496 .lut_mask = 16'hEE30;
defparam \my_processor|alu_A[7]~496 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N30
cycloneive_lcell_comb \my_processor|alu_A[7]~497 (
// Equation(s):
// \my_processor|alu_A[7]~497_combout  = (\my_processor|FD_IR1|dffe17|q~q  & ((\my_processor|alu_A[7]~496_combout  & ((\my_regfile|gen_registers[11].regs|dffe7|q~q ))) # (!\my_processor|alu_A[7]~496_combout  & (\my_regfile|gen_registers[9].regs|dffe7|q~q 
// )))) # (!\my_processor|FD_IR1|dffe17|q~q  & (((\my_processor|alu_A[7]~496_combout ))))

	.dataa(\my_regfile|gen_registers[9].regs|dffe7|q~q ),
	.datab(\my_processor|FD_IR1|dffe17|q~q ),
	.datac(\my_regfile|gen_registers[11].regs|dffe7|q~q ),
	.datad(\my_processor|alu_A[7]~496_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[7]~497_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[7]~497 .lut_mask = 16'hF388;
defparam \my_processor|alu_A[7]~497 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y24_N23
dffeas \my_regfile|gen_registers[3].regs|dffe7|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[7]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[3].regs|dffe7|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[3].regs|dffe7|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[3].regs|dffe7|q .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y24_N29
dffeas \my_regfile|gen_registers[2].regs|dffe7|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[7]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[2].regs|dffe7|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[2].regs|dffe7|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[2].regs|dffe7|q .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y22_N27
dffeas \my_regfile|gen_registers[6].regs|dffe7|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[7]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[6].regs|dffe7|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[6].regs|dffe7|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[6].regs|dffe7|q .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y22_N21
dffeas \my_regfile|gen_registers[7].regs|dffe7|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[7]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[7].regs|dffe7|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[7].regs|dffe7|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[7].regs|dffe7|q .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y22_N13
dffeas \my_regfile|gen_registers[5].regs|dffe7|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[7]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[5].regs|dffe7|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[5].regs|dffe7|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[5].regs|dffe7|q .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y22_N7
dffeas \my_regfile|gen_registers[4].regs|dffe7|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[7]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[4].regs|dffe7|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[4].regs|dffe7|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[4].regs|dffe7|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N6
cycloneive_lcell_comb \my_processor|alu_A[7]~493 (
// Equation(s):
// \my_processor|alu_A[7]~493_combout  = (\my_processor|FD_IR1|dffe18|q~q  & (((\my_processor|FD_IR1|dffe17|q~q )))) # (!\my_processor|FD_IR1|dffe18|q~q  & ((\my_processor|FD_IR1|dffe17|q~q  & (\my_regfile|gen_registers[5].regs|dffe7|q~q )) # 
// (!\my_processor|FD_IR1|dffe17|q~q  & ((\my_regfile|gen_registers[4].regs|dffe7|q~q )))))

	.dataa(\my_processor|FD_IR1|dffe18|q~q ),
	.datab(\my_regfile|gen_registers[5].regs|dffe7|q~q ),
	.datac(\my_regfile|gen_registers[4].regs|dffe7|q~q ),
	.datad(\my_processor|FD_IR1|dffe17|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[7]~493_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[7]~493 .lut_mask = 16'hEE50;
defparam \my_processor|alu_A[7]~493 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N20
cycloneive_lcell_comb \my_processor|alu_A[7]~494 (
// Equation(s):
// \my_processor|alu_A[7]~494_combout  = (\my_processor|FD_IR1|dffe18|q~q  & ((\my_processor|alu_A[7]~493_combout  & ((\my_regfile|gen_registers[7].regs|dffe7|q~q ))) # (!\my_processor|alu_A[7]~493_combout  & (\my_regfile|gen_registers[6].regs|dffe7|q~q )))) 
// # (!\my_processor|FD_IR1|dffe18|q~q  & (((\my_processor|alu_A[7]~493_combout ))))

	.dataa(\my_processor|FD_IR1|dffe18|q~q ),
	.datab(\my_regfile|gen_registers[6].regs|dffe7|q~q ),
	.datac(\my_regfile|gen_registers[7].regs|dffe7|q~q ),
	.datad(\my_processor|alu_A[7]~493_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[7]~494_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[7]~494 .lut_mask = 16'hF588;
defparam \my_processor|alu_A[7]~494 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N14
cycloneive_lcell_comb \my_processor|alu_A[7]~495 (
// Equation(s):
// \my_processor|alu_A[7]~495_combout  = (\my_processor|alu_A[29]~7_combout  & (((\my_processor|alu_A[29]~6_combout )))) # (!\my_processor|alu_A[29]~7_combout  & ((\my_processor|alu_A[29]~6_combout  & ((\my_processor|alu_A[7]~494_combout ))) # 
// (!\my_processor|alu_A[29]~6_combout  & (\my_regfile|gen_registers[2].regs|dffe7|q~q ))))

	.dataa(\my_processor|alu_A[29]~7_combout ),
	.datab(\my_regfile|gen_registers[2].regs|dffe7|q~q ),
	.datac(\my_processor|alu_A[7]~494_combout ),
	.datad(\my_processor|alu_A[29]~6_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[7]~495_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[7]~495 .lut_mask = 16'hFA44;
defparam \my_processor|alu_A[7]~495 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N22
cycloneive_lcell_comb \my_processor|alu_A[7]~498 (
// Equation(s):
// \my_processor|alu_A[7]~498_combout  = (\my_processor|alu_A[29]~7_combout  & ((\my_processor|alu_A[7]~495_combout  & (\my_processor|alu_A[7]~497_combout )) # (!\my_processor|alu_A[7]~495_combout  & ((\my_regfile|gen_registers[3].regs|dffe7|q~q ))))) # 
// (!\my_processor|alu_A[29]~7_combout  & (((\my_processor|alu_A[7]~495_combout ))))

	.dataa(\my_processor|alu_A[7]~497_combout ),
	.datab(\my_processor|alu_A[29]~7_combout ),
	.datac(\my_regfile|gen_registers[3].regs|dffe7|q~q ),
	.datad(\my_processor|alu_A[7]~495_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[7]~498_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[7]~498 .lut_mask = 16'hBBC0;
defparam \my_processor|alu_A[7]~498 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y30_N27
dffeas \my_regfile|gen_registers[29].regs|dffe7|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[7]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[29].regs|dffe7|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[29].regs|dffe7|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[29].regs|dffe7|q .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y30_N15
dffeas \my_regfile|gen_registers[21].regs|dffe7|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[7]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[21].regs|dffe7|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[21].regs|dffe7|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[21].regs|dffe7|q .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y30_N25
dffeas \my_regfile|gen_registers[25].regs|dffe7|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[7]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[25].regs|dffe7|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[25].regs|dffe7|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[25].regs|dffe7|q .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y30_N29
dffeas \my_regfile|gen_registers[17].regs|dffe7|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[7]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[17].regs|dffe7|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[17].regs|dffe7|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[17].regs|dffe7|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y30_N28
cycloneive_lcell_comb \my_processor|alu_A[7]~501 (
// Equation(s):
// \my_processor|alu_A[7]~501_combout  = (\my_processor|FD_IR1|dffe19|q~q  & (((\my_processor|FD_IR1|dffe20|q~q )))) # (!\my_processor|FD_IR1|dffe19|q~q  & ((\my_processor|FD_IR1|dffe20|q~q  & (\my_regfile|gen_registers[25].regs|dffe7|q~q )) # 
// (!\my_processor|FD_IR1|dffe20|q~q  & ((\my_regfile|gen_registers[17].regs|dffe7|q~q )))))

	.dataa(\my_processor|FD_IR1|dffe19|q~q ),
	.datab(\my_regfile|gen_registers[25].regs|dffe7|q~q ),
	.datac(\my_regfile|gen_registers[17].regs|dffe7|q~q ),
	.datad(\my_processor|FD_IR1|dffe20|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[7]~501_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[7]~501 .lut_mask = 16'hEE50;
defparam \my_processor|alu_A[7]~501 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y30_N14
cycloneive_lcell_comb \my_processor|alu_A[7]~502 (
// Equation(s):
// \my_processor|alu_A[7]~502_combout  = (\my_processor|FD_IR1|dffe19|q~q  & ((\my_processor|alu_A[7]~501_combout  & (\my_regfile|gen_registers[29].regs|dffe7|q~q )) # (!\my_processor|alu_A[7]~501_combout  & ((\my_regfile|gen_registers[21].regs|dffe7|q~q 
// ))))) # (!\my_processor|FD_IR1|dffe19|q~q  & (((\my_processor|alu_A[7]~501_combout ))))

	.dataa(\my_regfile|gen_registers[29].regs|dffe7|q~q ),
	.datab(\my_processor|FD_IR1|dffe19|q~q ),
	.datac(\my_regfile|gen_registers[21].regs|dffe7|q~q ),
	.datad(\my_processor|alu_A[7]~501_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[7]~502_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[7]~502 .lut_mask = 16'hBBC0;
defparam \my_processor|alu_A[7]~502 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y28_N27
dffeas \my_regfile|gen_registers[31].regs|dffe7|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[7]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[31].regs|dffe7|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[31].regs|dffe7|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[31].regs|dffe7|q .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y28_N25
dffeas \my_regfile|gen_registers[23].regs|dffe7|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[7]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[23].regs|dffe7|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[23].regs|dffe7|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[23].regs|dffe7|q .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y27_N9
dffeas \my_regfile|gen_registers[27].regs|dffe7|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[7]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[27].regs|dffe7|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[27].regs|dffe7|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[27].regs|dffe7|q .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y27_N17
dffeas \my_regfile|gen_registers[19].regs|dffe7|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[7]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[19].regs|dffe7|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[19].regs|dffe7|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[19].regs|dffe7|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N16
cycloneive_lcell_comb \my_processor|alu_A[7]~508 (
// Equation(s):
// \my_processor|alu_A[7]~508_combout  = (\my_processor|FD_IR1|dffe20|q~q  & ((\my_regfile|gen_registers[27].regs|dffe7|q~q ) # ((\my_processor|FD_IR1|dffe19|q~q )))) # (!\my_processor|FD_IR1|dffe20|q~q  & (((\my_regfile|gen_registers[19].regs|dffe7|q~q  & 
// !\my_processor|FD_IR1|dffe19|q~q ))))

	.dataa(\my_regfile|gen_registers[27].regs|dffe7|q~q ),
	.datab(\my_processor|FD_IR1|dffe20|q~q ),
	.datac(\my_regfile|gen_registers[19].regs|dffe7|q~q ),
	.datad(\my_processor|FD_IR1|dffe19|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[7]~508_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[7]~508 .lut_mask = 16'hCCB8;
defparam \my_processor|alu_A[7]~508 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N24
cycloneive_lcell_comb \my_processor|alu_A[7]~509 (
// Equation(s):
// \my_processor|alu_A[7]~509_combout  = (\my_processor|FD_IR1|dffe19|q~q  & ((\my_processor|alu_A[7]~508_combout  & (\my_regfile|gen_registers[31].regs|dffe7|q~q )) # (!\my_processor|alu_A[7]~508_combout  & ((\my_regfile|gen_registers[23].regs|dffe7|q~q 
// ))))) # (!\my_processor|FD_IR1|dffe19|q~q  & (((\my_processor|alu_A[7]~508_combout ))))

	.dataa(\my_regfile|gen_registers[31].regs|dffe7|q~q ),
	.datab(\my_processor|FD_IR1|dffe19|q~q ),
	.datac(\my_regfile|gen_registers[23].regs|dffe7|q~q ),
	.datad(\my_processor|alu_A[7]~508_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[7]~509_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[7]~509 .lut_mask = 16'hBBC0;
defparam \my_processor|alu_A[7]~509 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y27_N9
dffeas \my_regfile|gen_registers[16].regs|dffe7|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[7]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[16].regs|dffe7|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[16].regs|dffe7|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[16].regs|dffe7|q .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y27_N15
dffeas \my_regfile|gen_registers[20].regs|dffe7|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[7]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[20].regs|dffe7|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[20].regs|dffe7|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[20].regs|dffe7|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N8
cycloneive_lcell_comb \my_processor|alu_A[7]~505 (
// Equation(s):
// \my_processor|alu_A[7]~505_combout  = (\my_processor|FD_IR1|dffe20|q~q  & (\my_processor|FD_IR1|dffe19|q~q )) # (!\my_processor|FD_IR1|dffe20|q~q  & ((\my_processor|FD_IR1|dffe19|q~q  & ((\my_regfile|gen_registers[20].regs|dffe7|q~q ))) # 
// (!\my_processor|FD_IR1|dffe19|q~q  & (\my_regfile|gen_registers[16].regs|dffe7|q~q ))))

	.dataa(\my_processor|FD_IR1|dffe20|q~q ),
	.datab(\my_processor|FD_IR1|dffe19|q~q ),
	.datac(\my_regfile|gen_registers[16].regs|dffe7|q~q ),
	.datad(\my_regfile|gen_registers[20].regs|dffe7|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[7]~505_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[7]~505 .lut_mask = 16'hDC98;
defparam \my_processor|alu_A[7]~505 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y27_N31
dffeas \my_regfile|gen_registers[28].regs|dffe7|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[7]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[28].regs|dffe7|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[28].regs|dffe7|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[28].regs|dffe7|q .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y30_N17
dffeas \my_regfile|gen_registers[24].regs|dffe7|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[7]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[24].regs|dffe7|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[24].regs|dffe7|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[24].regs|dffe7|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N30
cycloneive_lcell_comb \my_processor|alu_A[7]~506 (
// Equation(s):
// \my_processor|alu_A[7]~506_combout  = (\my_processor|FD_IR1|dffe20|q~q  & ((\my_processor|alu_A[7]~505_combout  & (\my_regfile|gen_registers[28].regs|dffe7|q~q )) # (!\my_processor|alu_A[7]~505_combout  & ((\my_regfile|gen_registers[24].regs|dffe7|q~q 
// ))))) # (!\my_processor|FD_IR1|dffe20|q~q  & (\my_processor|alu_A[7]~505_combout ))

	.dataa(\my_processor|FD_IR1|dffe20|q~q ),
	.datab(\my_processor|alu_A[7]~505_combout ),
	.datac(\my_regfile|gen_registers[28].regs|dffe7|q~q ),
	.datad(\my_regfile|gen_registers[24].regs|dffe7|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[7]~506_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[7]~506 .lut_mask = 16'hE6C4;
defparam \my_processor|alu_A[7]~506 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y31_N27
dffeas \my_regfile|gen_registers[26].regs|dffe7|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[7]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[26].regs|dffe7|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[26].regs|dffe7|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[26].regs|dffe7|q .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y31_N23
dffeas \my_regfile|gen_registers[30].regs|dffe7|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[7]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[30].regs|dffe7|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[30].regs|dffe7|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[30].regs|dffe7|q .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y31_N31
dffeas \my_regfile|gen_registers[22].regs|dffe7|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[7]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[22].regs|dffe7|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[22].regs|dffe7|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[22].regs|dffe7|q .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y31_N17
dffeas \my_regfile|gen_registers[18].regs|dffe7|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[7]~15_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[18].regs|dffe7|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[18].regs|dffe7|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[18].regs|dffe7|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y31_N28
cycloneive_lcell_comb \my_processor|alu_A[7]~503 (
// Equation(s):
// \my_processor|alu_A[7]~503_combout  = (\my_processor|FD_IR1|dffe20|q~q  & (((\my_processor|FD_IR1|dffe19|q~q )))) # (!\my_processor|FD_IR1|dffe20|q~q  & ((\my_processor|FD_IR1|dffe19|q~q  & (\my_regfile|gen_registers[22].regs|dffe7|q~q )) # 
// (!\my_processor|FD_IR1|dffe19|q~q  & ((\my_regfile|gen_registers[18].regs|dffe7|q~q )))))

	.dataa(\my_regfile|gen_registers[22].regs|dffe7|q~q ),
	.datab(\my_processor|FD_IR1|dffe20|q~q ),
	.datac(\my_regfile|gen_registers[18].regs|dffe7|q~q ),
	.datad(\my_processor|FD_IR1|dffe19|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[7]~503_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[7]~503 .lut_mask = 16'hEE30;
defparam \my_processor|alu_A[7]~503 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y31_N22
cycloneive_lcell_comb \my_processor|alu_A[7]~504 (
// Equation(s):
// \my_processor|alu_A[7]~504_combout  = (\my_processor|FD_IR1|dffe20|q~q  & ((\my_processor|alu_A[7]~503_combout  & ((\my_regfile|gen_registers[30].regs|dffe7|q~q ))) # (!\my_processor|alu_A[7]~503_combout  & (\my_regfile|gen_registers[26].regs|dffe7|q~q 
// )))) # (!\my_processor|FD_IR1|dffe20|q~q  & (((\my_processor|alu_A[7]~503_combout ))))

	.dataa(\my_regfile|gen_registers[26].regs|dffe7|q~q ),
	.datab(\my_processor|FD_IR1|dffe20|q~q ),
	.datac(\my_regfile|gen_registers[30].regs|dffe7|q~q ),
	.datad(\my_processor|alu_A[7]~503_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[7]~504_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[7]~504 .lut_mask = 16'hF388;
defparam \my_processor|alu_A[7]~504 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N16
cycloneive_lcell_comb \my_processor|alu_A[7]~507 (
// Equation(s):
// \my_processor|alu_A[7]~507_combout  = (\my_processor|FD_IR1|dffe17|q~q  & (\my_processor|FD_IR1|dffe18|q~q )) # (!\my_processor|FD_IR1|dffe17|q~q  & ((\my_processor|FD_IR1|dffe18|q~q  & ((\my_processor|alu_A[7]~504_combout ))) # 
// (!\my_processor|FD_IR1|dffe18|q~q  & (\my_processor|alu_A[7]~506_combout ))))

	.dataa(\my_processor|FD_IR1|dffe17|q~q ),
	.datab(\my_processor|FD_IR1|dffe18|q~q ),
	.datac(\my_processor|alu_A[7]~506_combout ),
	.datad(\my_processor|alu_A[7]~504_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[7]~507_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[7]~507 .lut_mask = 16'hDC98;
defparam \my_processor|alu_A[7]~507 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N26
cycloneive_lcell_comb \my_processor|alu_A[7]~510 (
// Equation(s):
// \my_processor|alu_A[7]~510_combout  = (\my_processor|FD_IR1|dffe17|q~q  & ((\my_processor|alu_A[7]~507_combout  & ((\my_processor|alu_A[7]~509_combout ))) # (!\my_processor|alu_A[7]~507_combout  & (\my_processor|alu_A[7]~502_combout )))) # 
// (!\my_processor|FD_IR1|dffe17|q~q  & (((\my_processor|alu_A[7]~507_combout ))))

	.dataa(\my_processor|alu_A[7]~502_combout ),
	.datab(\my_processor|FD_IR1|dffe17|q~q ),
	.datac(\my_processor|alu_A[7]~509_combout ),
	.datad(\my_processor|alu_A[7]~507_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[7]~510_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[7]~510 .lut_mask = 16'hF388;
defparam \my_processor|alu_A[7]~510 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N0
cycloneive_lcell_comb \my_processor|alu_A[7]~511 (
// Equation(s):
// \my_processor|alu_A[7]~511_combout  = (\my_processor|alu_A[0]~26_combout  & (\my_processor|alu_A[29]~27_combout )) # (!\my_processor|alu_A[0]~26_combout  & ((\my_processor|alu_A[29]~27_combout  & ((\my_processor|WM_bypass_data[7]~15_combout ))) # 
// (!\my_processor|alu_A[29]~27_combout  & (\my_processor|alu_A[7]~510_combout ))))

	.dataa(\my_processor|alu_A[0]~26_combout ),
	.datab(\my_processor|alu_A[29]~27_combout ),
	.datac(\my_processor|alu_A[7]~510_combout ),
	.datad(\my_processor|WM_bypass_data[7]~15_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[7]~511_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[7]~511 .lut_mask = 16'hDC98;
defparam \my_processor|alu_A[7]~511 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N6
cycloneive_lcell_comb \my_processor|alu_A[7]~512 (
// Equation(s):
// \my_processor|alu_A[7]~512_combout  = (\my_processor|alu_A[29]~15_combout  & ((\my_processor|alu_A[7]~511_combout  & (\my_processor|alu_A[7]~500_combout )) # (!\my_processor|alu_A[7]~511_combout  & ((\my_processor|alu_A[7]~498_combout ))))) # 
// (!\my_processor|alu_A[29]~15_combout  & (((\my_processor|alu_A[7]~511_combout ))))

	.dataa(\my_processor|alu_A[29]~15_combout ),
	.datab(\my_processor|alu_A[7]~500_combout ),
	.datac(\my_processor|alu_A[7]~498_combout ),
	.datad(\my_processor|alu_A[7]~511_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[7]~512_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[7]~512 .lut_mask = 16'hDDA0;
defparam \my_processor|alu_A[7]~512 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N12
cycloneive_lcell_comb \my_processor|alu_A[7]~513 (
// Equation(s):
// \my_processor|alu_A[7]~513_combout  = (\my_processor|A_bypass_MX_sel~3_combout  & (\my_processor|xm1|XMoutput|dffe7|q~q )) # (!\my_processor|A_bypass_MX_sel~3_combout  & ((\my_processor|alu_A[7]~512_combout )))

	.dataa(\my_processor|xm1|XMoutput|dffe7|q~q ),
	.datab(\my_processor|A_bypass_MX_sel~3_combout ),
	.datac(gnd),
	.datad(\my_processor|alu_A[7]~512_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[7]~513_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[7]~513 .lut_mask = 16'hBB88;
defparam \my_processor|alu_A[7]~513 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y28_N8
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_two_shifted[17]~8 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_two_shifted[17]~8_combout  = (\my_processor|dx1|DXIR|dffe10|q~q  & ((\my_processor|alu_A[3]~597_combout ))) # (!\my_processor|dx1|DXIR|dffe10|q~q  & (\my_processor|alu_A[11]~429_combout ))

	.dataa(gnd),
	.datab(\my_processor|dx1|DXIR|dffe10|q~q ),
	.datac(\my_processor|alu_A[11]~429_combout ),
	.datad(\my_processor|alu_A[3]~597_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_two_shifted[17]~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_two_shifted[17]~8 .lut_mask = 16'hFC30;
defparam \my_processor|aluer|shift_logical_left|mux_two_shifted[17]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y28_N10
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_two_shifted[13]~9 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_two_shifted[13]~9_combout  = (\my_processor|dx1|DXIR|dffe9|q~q  & (\my_processor|alu_A[7]~513_combout )) # (!\my_processor|dx1|DXIR|dffe9|q~q  & 
// ((\my_processor|aluer|shift_logical_left|mux_two_shifted[17]~8_combout )))

	.dataa(gnd),
	.datab(\my_processor|dx1|DXIR|dffe9|q~q ),
	.datac(\my_processor|alu_A[7]~513_combout ),
	.datad(\my_processor|aluer|shift_logical_left|mux_two_shifted[17]~8_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_two_shifted[13]~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_two_shifted[13]~9 .lut_mask = 16'hF3C0;
defparam \my_processor|aluer|shift_logical_left|mux_two_shifted[13]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y31_N26
cycloneive_lcell_comb \my_processor|xm1|xmoldp|dffe14|q~feeder (
// Equation(s):
// \my_processor|xm1|xmoldp|dffe14|q~feeder_combout  = \my_processor|dx1|FDPC|dffe14|q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|dx1|FDPC|dffe14|q~q ),
	.cin(gnd),
	.combout(\my_processor|xm1|xmoldp|dffe14|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|xm1|xmoldp|dffe14|q~feeder .lut_mask = 16'hFF00;
defparam \my_processor|xm1|xmoldp|dffe14|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y31_N27
dffeas \my_processor|xm1|xmoldp|dffe14|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|xm1|xmoldp|dffe14|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|xmoldp|dffe14|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|xmoldp|dffe14|q .is_wysiwyg = "true";
defparam \my_processor|xm1|xmoldp|dffe14|q .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y31_N15
dffeas \my_processor|mw1|MW_oldPC|dffe14|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|xm1|xmoldp|dffe14|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MW_oldPC|dffe14|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MW_oldPC|dffe14|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MW_oldPC|dffe14|q .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y31_N1
dffeas \my_processor|mw1|MWout|dffe14|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|xm1|XMoutput|dffe14|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MWout|dffe14|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MWout|dffe14|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MWout|dffe14|q .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y21_N11
dffeas \my_regfile|gen_registers[2].regs|dffe14|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[14]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[2].regs|dffe14|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[2].regs|dffe14|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[2].regs|dffe14|q .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y21_N21
dffeas \my_regfile|gen_registers[3].regs|dffe14|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[14]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[3].regs|dffe14|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[3].regs|dffe14|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[3].regs|dffe14|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N20
cycloneive_lcell_comb \my_processor|dx1|B_in[14]~254 (
// Equation(s):
// \my_processor|dx1|B_in[14]~254_combout  = (\my_processor|dx1|DXB|dffe5|q~11_combout  & (((\my_processor|dx1|DXB|dffe5|q~9_combout )))) # (!\my_processor|dx1|DXB|dffe5|q~11_combout  & ((\my_processor|dx1|DXB|dffe5|q~9_combout  & 
// ((\my_regfile|gen_registers[3].regs|dffe14|q~q ))) # (!\my_processor|dx1|DXB|dffe5|q~9_combout  & (\my_regfile|gen_registers[2].regs|dffe14|q~q ))))

	.dataa(\my_regfile|gen_registers[2].regs|dffe14|q~q ),
	.datab(\my_processor|dx1|DXB|dffe5|q~11_combout ),
	.datac(\my_regfile|gen_registers[3].regs|dffe14|q~q ),
	.datad(\my_processor|dx1|DXB|dffe5|q~9_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[14]~254_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[14]~254 .lut_mask = 16'hFC22;
defparam \my_processor|dx1|B_in[14]~254 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y21_N17
dffeas \my_regfile|gen_registers[9].regs|dffe14|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[14]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[9].regs|dffe14|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[9].regs|dffe14|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[9].regs|dffe14|q .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y25_N29
dffeas \my_regfile|gen_registers[8].regs|dffe14|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[14]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[8].regs|dffe14|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[8].regs|dffe14|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[8].regs|dffe14|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N16
cycloneive_lcell_comb \my_processor|dx1|B_in[14]~255 (
// Equation(s):
// \my_processor|dx1|B_in[14]~255_combout  = (\my_processor|ctrl_readRegB[1]~1_combout  & (\my_processor|ctrl_readRegB[0]~0_combout )) # (!\my_processor|ctrl_readRegB[1]~1_combout  & ((\my_processor|ctrl_readRegB[0]~0_combout  & 
// (\my_regfile|gen_registers[9].regs|dffe14|q~q )) # (!\my_processor|ctrl_readRegB[0]~0_combout  & ((\my_regfile|gen_registers[8].regs|dffe14|q~q )))))

	.dataa(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datac(\my_regfile|gen_registers[9].regs|dffe14|q~q ),
	.datad(\my_regfile|gen_registers[8].regs|dffe14|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[14]~255_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[14]~255 .lut_mask = 16'hD9C8;
defparam \my_processor|dx1|B_in[14]~255 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y21_N19
dffeas \my_regfile|gen_registers[10].regs|dffe14|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[14]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[10].regs|dffe14|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[10].regs|dffe14|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[10].regs|dffe14|q .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y25_N27
dffeas \my_regfile|gen_registers[11].regs|dffe14|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[14]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[11].regs|dffe14|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[11].regs|dffe14|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[11].regs|dffe14|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N18
cycloneive_lcell_comb \my_processor|dx1|B_in[14]~256 (
// Equation(s):
// \my_processor|dx1|B_in[14]~256_combout  = (\my_processor|ctrl_readRegB[1]~1_combout  & ((\my_processor|dx1|B_in[14]~255_combout  & ((\my_regfile|gen_registers[11].regs|dffe14|q~q ))) # (!\my_processor|dx1|B_in[14]~255_combout  & 
// (\my_regfile|gen_registers[10].regs|dffe14|q~q )))) # (!\my_processor|ctrl_readRegB[1]~1_combout  & (\my_processor|dx1|B_in[14]~255_combout ))

	.dataa(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datab(\my_processor|dx1|B_in[14]~255_combout ),
	.datac(\my_regfile|gen_registers[10].regs|dffe14|q~q ),
	.datad(\my_regfile|gen_registers[11].regs|dffe14|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[14]~256_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[14]~256 .lut_mask = 16'hEC64;
defparam \my_processor|dx1|B_in[14]~256 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N11
dffeas \my_regfile|gen_registers[7].regs|dffe14|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[14]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[7].regs|dffe14|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[7].regs|dffe14|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[7].regs|dffe14|q .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y22_N5
dffeas \my_regfile|gen_registers[4].regs|dffe14|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[14]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[4].regs|dffe14|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[4].regs|dffe14|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[4].regs|dffe14|q .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y22_N29
dffeas \my_regfile|gen_registers[6].regs|dffe14|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[14]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[6].regs|dffe14|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[6].regs|dffe14|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[6].regs|dffe14|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N28
cycloneive_lcell_comb \my_processor|dx1|B_in[14]~252 (
// Equation(s):
// \my_processor|dx1|B_in[14]~252_combout  = (\my_processor|ctrl_readRegB[1]~1_combout  & (((\my_regfile|gen_registers[6].regs|dffe14|q~q ) # (\my_processor|ctrl_readRegB[0]~0_combout )))) # (!\my_processor|ctrl_readRegB[1]~1_combout  & 
// (\my_regfile|gen_registers[4].regs|dffe14|q~q  & ((!\my_processor|ctrl_readRegB[0]~0_combout ))))

	.dataa(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datab(\my_regfile|gen_registers[4].regs|dffe14|q~q ),
	.datac(\my_regfile|gen_registers[6].regs|dffe14|q~q ),
	.datad(\my_processor|ctrl_readRegB[0]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[14]~252_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[14]~252 .lut_mask = 16'hAAE4;
defparam \my_processor|dx1|B_in[14]~252 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y22_N3
dffeas \my_regfile|gen_registers[5].regs|dffe14|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[14]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[5].regs|dffe14|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[5].regs|dffe14|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[5].regs|dffe14|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N2
cycloneive_lcell_comb \my_processor|dx1|B_in[14]~253 (
// Equation(s):
// \my_processor|dx1|B_in[14]~253_combout  = (\my_processor|dx1|B_in[14]~252_combout  & ((\my_regfile|gen_registers[7].regs|dffe14|q~q ) # ((!\my_processor|ctrl_readRegB[0]~0_combout )))) # (!\my_processor|dx1|B_in[14]~252_combout  & 
// (((\my_regfile|gen_registers[5].regs|dffe14|q~q  & \my_processor|ctrl_readRegB[0]~0_combout ))))

	.dataa(\my_regfile|gen_registers[7].regs|dffe14|q~q ),
	.datab(\my_processor|dx1|B_in[14]~252_combout ),
	.datac(\my_regfile|gen_registers[5].regs|dffe14|q~q ),
	.datad(\my_processor|ctrl_readRegB[0]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[14]~253_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[14]~253 .lut_mask = 16'hB8CC;
defparam \my_processor|dx1|B_in[14]~253 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N18
cycloneive_lcell_comb \my_processor|dx1|B_in[14]~257 (
// Equation(s):
// \my_processor|dx1|B_in[14]~257_combout  = (\my_processor|dx1|B_in[14]~254_combout  & ((\my_processor|dx1|B_in[14]~256_combout ) # ((!\my_processor|dx1|DXB|dffe5|q~11_combout )))) # (!\my_processor|dx1|B_in[14]~254_combout  & 
// (((\my_processor|dx1|B_in[14]~253_combout  & \my_processor|dx1|DXB|dffe5|q~11_combout ))))

	.dataa(\my_processor|dx1|B_in[14]~254_combout ),
	.datab(\my_processor|dx1|B_in[14]~256_combout ),
	.datac(\my_processor|dx1|B_in[14]~253_combout ),
	.datad(\my_processor|dx1|DXB|dffe5|q~11_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[14]~257_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[14]~257 .lut_mask = 16'hD8AA;
defparam \my_processor|dx1|B_in[14]~257 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y25_N7
dffeas \my_regfile|gen_registers[12].regs|dffe14|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[14]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[12].regs|dffe14|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[12].regs|dffe14|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[12].regs|dffe14|q .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y25_N17
dffeas \my_regfile|gen_registers[14].regs|dffe14|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[14]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[14].regs|dffe14|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[14].regs|dffe14|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[14].regs|dffe14|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N16
cycloneive_lcell_comb \my_processor|dx1|B_in[14]~258 (
// Equation(s):
// \my_processor|dx1|B_in[14]~258_combout  = (\my_processor|ctrl_readRegB[1]~1_combout  & (((\my_regfile|gen_registers[14].regs|dffe14|q~q ) # (\my_processor|ctrl_readRegB[0]~0_combout )))) # (!\my_processor|ctrl_readRegB[1]~1_combout  & 
// (\my_regfile|gen_registers[12].regs|dffe14|q~q  & ((!\my_processor|ctrl_readRegB[0]~0_combout ))))

	.dataa(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datab(\my_regfile|gen_registers[12].regs|dffe14|q~q ),
	.datac(\my_regfile|gen_registers[14].regs|dffe14|q~q ),
	.datad(\my_processor|ctrl_readRegB[0]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[14]~258_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[14]~258 .lut_mask = 16'hAAE4;
defparam \my_processor|dx1|B_in[14]~258 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y25_N23
dffeas \my_regfile|gen_registers[13].regs|dffe14|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[14]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[13].regs|dffe14|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[13].regs|dffe14|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[13].regs|dffe14|q .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y25_N5
dffeas \my_regfile|gen_registers[15].regs|dffe14|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[14]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[15].regs|dffe14|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[15].regs|dffe14|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[15].regs|dffe14|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N22
cycloneive_lcell_comb \my_processor|dx1|B_in[14]~259 (
// Equation(s):
// \my_processor|dx1|B_in[14]~259_combout  = (\my_processor|ctrl_readRegB[0]~0_combout  & ((\my_processor|dx1|B_in[14]~258_combout  & ((\my_regfile|gen_registers[15].regs|dffe14|q~q ))) # (!\my_processor|dx1|B_in[14]~258_combout  & 
// (\my_regfile|gen_registers[13].regs|dffe14|q~q )))) # (!\my_processor|ctrl_readRegB[0]~0_combout  & (\my_processor|dx1|B_in[14]~258_combout ))

	.dataa(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datab(\my_processor|dx1|B_in[14]~258_combout ),
	.datac(\my_regfile|gen_registers[13].regs|dffe14|q~q ),
	.datad(\my_regfile|gen_registers[15].regs|dffe14|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[14]~259_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[14]~259 .lut_mask = 16'hEC64;
defparam \my_processor|dx1|B_in[14]~259 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N14
cycloneive_lcell_comb \my_processor|dx1|DXB|dffe14|q~0 (
// Equation(s):
// \my_processor|dx1|DXB|dffe14|q~0_combout  = (\my_processor|dx1|DXB|dffe5|q~12_combout  & ((\my_processor|dx1|B_in[14]~259_combout ))) # (!\my_processor|dx1|DXB|dffe5|q~12_combout  & (\my_processor|dx1|B_in[14]~257_combout ))

	.dataa(\my_processor|dx1|B_in[14]~257_combout ),
	.datab(\my_processor|dx1|DXB|dffe5|q~12_combout ),
	.datac(gnd),
	.datad(\my_processor|dx1|B_in[14]~259_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|DXB|dffe14|q~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|DXB|dffe14|q~0 .lut_mask = 16'hEE22;
defparam \my_processor|dx1|DXB|dffe14|q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y31_N9
dffeas \my_regfile|gen_registers[18].regs|dffe14|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[14]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[18].regs|dffe14|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[18].regs|dffe14|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[18].regs|dffe14|q .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y31_N27
dffeas \my_regfile|gen_registers[22].regs|dffe14|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[14]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[22].regs|dffe14|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[22].regs|dffe14|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[22].regs|dffe14|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y31_N26
cycloneive_lcell_comb \my_processor|dx1|B_in[14]~260 (
// Equation(s):
// \my_processor|dx1|B_in[14]~260_combout  = (\my_processor|ctrl_readRegB[2]~2_combout  & (((\my_regfile|gen_registers[22].regs|dffe14|q~q ) # (\my_processor|ctrl_readRegB[3]~3_combout )))) # (!\my_processor|ctrl_readRegB[2]~2_combout  & 
// (\my_regfile|gen_registers[18].regs|dffe14|q~q  & ((!\my_processor|ctrl_readRegB[3]~3_combout ))))

	.dataa(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datab(\my_regfile|gen_registers[18].regs|dffe14|q~q ),
	.datac(\my_regfile|gen_registers[22].regs|dffe14|q~q ),
	.datad(\my_processor|ctrl_readRegB[3]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[14]~260_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[14]~260 .lut_mask = 16'hAAE4;
defparam \my_processor|dx1|B_in[14]~260 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y31_N3
dffeas \my_regfile|gen_registers[26].regs|dffe14|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[14]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[26].regs|dffe14|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[26].regs|dffe14|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[26].regs|dffe14|q .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y31_N5
dffeas \my_regfile|gen_registers[30].regs|dffe14|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[14]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[30].regs|dffe14|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[30].regs|dffe14|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[30].regs|dffe14|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y31_N4
cycloneive_lcell_comb \my_processor|dx1|B_in[14]~261 (
// Equation(s):
// \my_processor|dx1|B_in[14]~261_combout  = (\my_processor|dx1|B_in[14]~260_combout  & (((\my_regfile|gen_registers[30].regs|dffe14|q~q ) # (!\my_processor|ctrl_readRegB[3]~3_combout )))) # (!\my_processor|dx1|B_in[14]~260_combout  & 
// (\my_regfile|gen_registers[26].regs|dffe14|q~q  & ((\my_processor|ctrl_readRegB[3]~3_combout ))))

	.dataa(\my_processor|dx1|B_in[14]~260_combout ),
	.datab(\my_regfile|gen_registers[26].regs|dffe14|q~q ),
	.datac(\my_regfile|gen_registers[30].regs|dffe14|q~q ),
	.datad(\my_processor|ctrl_readRegB[3]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[14]~261_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[14]~261 .lut_mask = 16'hE4AA;
defparam \my_processor|dx1|B_in[14]~261 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y28_N5
dffeas \my_regfile|gen_registers[31].regs|dffe14|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[14]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[31].regs|dffe14|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[31].regs|dffe14|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[31].regs|dffe14|q .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y28_N11
dffeas \my_regfile|gen_registers[23].regs|dffe14|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[14]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[23].regs|dffe14|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[23].regs|dffe14|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[23].regs|dffe14|q .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y28_N9
dffeas \my_regfile|gen_registers[27].regs|dffe14|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[14]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[27].regs|dffe14|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[27].regs|dffe14|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[27].regs|dffe14|q .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y28_N3
dffeas \my_regfile|gen_registers[19].regs|dffe14|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[14]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[19].regs|dffe14|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[19].regs|dffe14|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[19].regs|dffe14|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y28_N2
cycloneive_lcell_comb \my_processor|dx1|B_in[14]~267 (
// Equation(s):
// \my_processor|dx1|B_in[14]~267_combout  = (\my_processor|ctrl_readRegB[3]~3_combout  & ((\my_regfile|gen_registers[27].regs|dffe14|q~q ) # ((\my_processor|ctrl_readRegB[2]~2_combout )))) # (!\my_processor|ctrl_readRegB[3]~3_combout  & 
// (((\my_regfile|gen_registers[19].regs|dffe14|q~q  & !\my_processor|ctrl_readRegB[2]~2_combout ))))

	.dataa(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datab(\my_regfile|gen_registers[27].regs|dffe14|q~q ),
	.datac(\my_regfile|gen_registers[19].regs|dffe14|q~q ),
	.datad(\my_processor|ctrl_readRegB[2]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[14]~267_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[14]~267 .lut_mask = 16'hAAD8;
defparam \my_processor|dx1|B_in[14]~267 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y28_N10
cycloneive_lcell_comb \my_processor|dx1|B_in[14]~268 (
// Equation(s):
// \my_processor|dx1|B_in[14]~268_combout  = (\my_processor|ctrl_readRegB[2]~2_combout  & ((\my_processor|dx1|B_in[14]~267_combout  & (\my_regfile|gen_registers[31].regs|dffe14|q~q )) # (!\my_processor|dx1|B_in[14]~267_combout  & 
// ((\my_regfile|gen_registers[23].regs|dffe14|q~q ))))) # (!\my_processor|ctrl_readRegB[2]~2_combout  & (((\my_processor|dx1|B_in[14]~267_combout ))))

	.dataa(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datab(\my_regfile|gen_registers[31].regs|dffe14|q~q ),
	.datac(\my_regfile|gen_registers[23].regs|dffe14|q~q ),
	.datad(\my_processor|dx1|B_in[14]~267_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[14]~268_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[14]~268 .lut_mask = 16'hDDA0;
defparam \my_processor|dx1|B_in[14]~268 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y29_N9
dffeas \my_regfile|gen_registers[29].regs|dffe14|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[14]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[29].regs|dffe14|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[29].regs|dffe14|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[29].regs|dffe14|q .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y29_N11
dffeas \my_regfile|gen_registers[17].regs|dffe14|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[14]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[17].regs|dffe14|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[17].regs|dffe14|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[17].regs|dffe14|q .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y30_N29
dffeas \my_regfile|gen_registers[25].regs|dffe14|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[14]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[25].regs|dffe14|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[25].regs|dffe14|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[25].regs|dffe14|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y30_N28
cycloneive_lcell_comb \my_processor|dx1|B_in[14]~262 (
// Equation(s):
// \my_processor|dx1|B_in[14]~262_combout  = (\my_processor|ctrl_readRegB[2]~2_combout  & (((\my_processor|ctrl_readRegB[3]~3_combout )))) # (!\my_processor|ctrl_readRegB[2]~2_combout  & ((\my_processor|ctrl_readRegB[3]~3_combout  & 
// ((\my_regfile|gen_registers[25].regs|dffe14|q~q ))) # (!\my_processor|ctrl_readRegB[3]~3_combout  & (\my_regfile|gen_registers[17].regs|dffe14|q~q ))))

	.dataa(\my_regfile|gen_registers[17].regs|dffe14|q~q ),
	.datab(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datac(\my_regfile|gen_registers[25].regs|dffe14|q~q ),
	.datad(\my_processor|ctrl_readRegB[3]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[14]~262_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[14]~262 .lut_mask = 16'hFC22;
defparam \my_processor|dx1|B_in[14]~262 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y32_N29
dffeas \my_regfile|gen_registers[21].regs|dffe14|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[14]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[21].regs|dffe14|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[21].regs|dffe14|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[21].regs|dffe14|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y32_N28
cycloneive_lcell_comb \my_processor|dx1|B_in[14]~263 (
// Equation(s):
// \my_processor|dx1|B_in[14]~263_combout  = (\my_processor|dx1|B_in[14]~262_combout  & ((\my_regfile|gen_registers[29].regs|dffe14|q~q ) # ((!\my_processor|ctrl_readRegB[2]~2_combout )))) # (!\my_processor|dx1|B_in[14]~262_combout  & 
// (((\my_regfile|gen_registers[21].regs|dffe14|q~q  & \my_processor|ctrl_readRegB[2]~2_combout ))))

	.dataa(\my_regfile|gen_registers[29].regs|dffe14|q~q ),
	.datab(\my_processor|dx1|B_in[14]~262_combout ),
	.datac(\my_regfile|gen_registers[21].regs|dffe14|q~q ),
	.datad(\my_processor|ctrl_readRegB[2]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[14]~263_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[14]~263 .lut_mask = 16'hB8CC;
defparam \my_processor|dx1|B_in[14]~263 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y29_N30
cycloneive_lcell_comb \my_regfile|gen_registers[28].regs|dffe14|q~feeder (
// Equation(s):
// \my_regfile|gen_registers[28].regs|dffe14|q~feeder_combout  = \my_processor|WM_bypass_data[14]~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|WM_bypass_data[14]~29_combout ),
	.cin(gnd),
	.combout(\my_regfile|gen_registers[28].regs|dffe14|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|gen_registers[28].regs|dffe14|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|gen_registers[28].regs|dffe14|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y29_N31
dffeas \my_regfile|gen_registers[28].regs|dffe14|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|gen_registers[28].regs|dffe14|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|decoder_writeReg|and16~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[28].regs|dffe14|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[28].regs|dffe14|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[28].regs|dffe14|q .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y29_N29
dffeas \my_regfile|gen_registers[24].regs|dffe14|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[14]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[24].regs|dffe14|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[24].regs|dffe14|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[24].regs|dffe14|q .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y29_N27
dffeas \my_regfile|gen_registers[16].regs|dffe14|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[14]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[16].regs|dffe14|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[16].regs|dffe14|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[16].regs|dffe14|q .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y29_N25
dffeas \my_regfile|gen_registers[20].regs|dffe14|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[14]~29_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[20].regs|dffe14|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[20].regs|dffe14|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[20].regs|dffe14|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y29_N24
cycloneive_lcell_comb \my_processor|dx1|B_in[14]~264 (
// Equation(s):
// \my_processor|dx1|B_in[14]~264_combout  = (\my_processor|ctrl_readRegB[2]~2_combout  & (((\my_regfile|gen_registers[20].regs|dffe14|q~q ) # (\my_processor|ctrl_readRegB[3]~3_combout )))) # (!\my_processor|ctrl_readRegB[2]~2_combout  & 
// (\my_regfile|gen_registers[16].regs|dffe14|q~q  & ((!\my_processor|ctrl_readRegB[3]~3_combout ))))

	.dataa(\my_regfile|gen_registers[16].regs|dffe14|q~q ),
	.datab(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datac(\my_regfile|gen_registers[20].regs|dffe14|q~q ),
	.datad(\my_processor|ctrl_readRegB[3]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[14]~264_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[14]~264 .lut_mask = 16'hCCE2;
defparam \my_processor|dx1|B_in[14]~264 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y29_N28
cycloneive_lcell_comb \my_processor|dx1|B_in[14]~265 (
// Equation(s):
// \my_processor|dx1|B_in[14]~265_combout  = (\my_processor|ctrl_readRegB[3]~3_combout  & ((\my_processor|dx1|B_in[14]~264_combout  & (\my_regfile|gen_registers[28].regs|dffe14|q~q )) # (!\my_processor|dx1|B_in[14]~264_combout  & 
// ((\my_regfile|gen_registers[24].regs|dffe14|q~q ))))) # (!\my_processor|ctrl_readRegB[3]~3_combout  & (((\my_processor|dx1|B_in[14]~264_combout ))))

	.dataa(\my_regfile|gen_registers[28].regs|dffe14|q~q ),
	.datab(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datac(\my_regfile|gen_registers[24].regs|dffe14|q~q ),
	.datad(\my_processor|dx1|B_in[14]~264_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[14]~265_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[14]~265 .lut_mask = 16'hBBC0;
defparam \my_processor|dx1|B_in[14]~265 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y31_N30
cycloneive_lcell_comb \my_processor|dx1|B_in[14]~266 (
// Equation(s):
// \my_processor|dx1|B_in[14]~266_combout  = (\my_processor|ctrl_readRegB[0]~0_combout  & ((\my_processor|dx1|B_in[14]~263_combout ) # ((\my_processor|ctrl_readRegB[1]~1_combout )))) # (!\my_processor|ctrl_readRegB[0]~0_combout  & 
// (((!\my_processor|ctrl_readRegB[1]~1_combout  & \my_processor|dx1|B_in[14]~265_combout ))))

	.dataa(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datab(\my_processor|dx1|B_in[14]~263_combout ),
	.datac(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datad(\my_processor|dx1|B_in[14]~265_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[14]~266_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[14]~266 .lut_mask = 16'hADA8;
defparam \my_processor|dx1|B_in[14]~266 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y31_N30
cycloneive_lcell_comb \my_processor|dx1|B_in[14]~269 (
// Equation(s):
// \my_processor|dx1|B_in[14]~269_combout  = (\my_processor|ctrl_readRegB[1]~1_combout  & ((\my_processor|dx1|B_in[14]~266_combout  & ((\my_processor|dx1|B_in[14]~268_combout ))) # (!\my_processor|dx1|B_in[14]~266_combout  & 
// (\my_processor|dx1|B_in[14]~261_combout )))) # (!\my_processor|ctrl_readRegB[1]~1_combout  & (((\my_processor|dx1|B_in[14]~266_combout ))))

	.dataa(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datab(\my_processor|dx1|B_in[14]~261_combout ),
	.datac(\my_processor|dx1|B_in[14]~268_combout ),
	.datad(\my_processor|dx1|B_in[14]~266_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[14]~269_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[14]~269 .lut_mask = 16'hF588;
defparam \my_processor|dx1|B_in[14]~269 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y23_N15
dffeas \my_processor|dx1|DXB|dffe14|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|DXB|dffe14|q~0_combout ),
	.asdata(\my_processor|dx1|B_in[14]~269_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\my_processor|dx1|DXB|dffe5|q~10_combout ),
	.sload(\my_processor|ctrl_readRegB[4]~4_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXB|dffe14|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXB|dffe14|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXB|dffe14|q .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y25_N13
dffeas \my_processor|xm1|b|dffe14|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dx1|DXB|dffe14|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|b|dffe14|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|b|dffe14|q .is_wysiwyg = "true";
defparam \my_processor|xm1|b|dffe14|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N12
cycloneive_lcell_comb \my_processor|data[14]~14 (
// Equation(s):
// \my_processor|data[14]~14_combout  = (\my_processor|WM_bypass~3_combout  & (\my_processor|WM_bypass_data[14]~29_combout )) # (!\my_processor|WM_bypass~3_combout  & ((\my_processor|xm1|b|dffe14|q~q )))

	.dataa(\my_processor|WM_bypass_data[14]~29_combout ),
	.datab(gnd),
	.datac(\my_processor|xm1|b|dffe14|q~q ),
	.datad(\my_processor|WM_bypass~3_combout ),
	.cin(gnd),
	.combout(\my_processor|data[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[14]~14 .lut_mask = 16'hAAF0;
defparam \my_processor|data[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y31_N15
dffeas \my_processor|xm1|xmoldp|dffe15|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dx1|FDPC|dffe15|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|xmoldp|dffe15|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|xmoldp|dffe15|q .is_wysiwyg = "true";
defparam \my_processor|xm1|xmoldp|dffe15|q .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y31_N27
dffeas \my_processor|mw1|MW_oldPC|dffe15|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|xm1|xmoldp|dffe15|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MW_oldPC|dffe15|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MW_oldPC|dffe15|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MW_oldPC|dffe15|q .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y31_N21
dffeas \my_processor|mw1|MWout|dffe15|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|xm1|XMoutput|dffe15|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MWout|dffe15|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MWout|dffe15|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MWout|dffe15|q .power_up = "low";
// synopsys translate_on

// Location: M9K_X37_Y27_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\my_processor|xm1|XMcontrol|dffe5|q~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[15]~15_combout ,\my_processor|data[14]~14_combout }),
	.portaaddr({\my_processor|xm1|XMoutput|dffe11|q~q ,\my_processor|xm1|XMoutput|dffe10|q~q ,\my_processor|xm1|XMoutput|dffe9|q~q ,\my_processor|xm1|XMoutput|dffe8|q~q ,\my_processor|xm1|XMoutput|dffe7|q~q ,\my_processor|xm1|XMoutput|dffe6|q~q ,
\my_processor|xm1|XMoutput|dffe5|q~q ,\my_processor|xm1|XMoutput|dffe4|q~q ,\my_processor|xm1|XMoutput|dffe3|q~q ,\my_processor|xm1|XMoutput|dffe2|q~q ,\my_processor|xm1|XMoutput|dffe1|q~q ,\my_processor|xm1|XMoutput|dffe0|q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .init_file = "notes.mif";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_7ih1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X33_Y31_N24
cycloneive_lcell_comb \my_processor|mw1|MWmem|dffe15|q~feeder (
// Equation(s):
// \my_processor|mw1|MWmem|dffe15|q~feeder_combout  = \my_dmem|altsyncram_component|auto_generated|q_a [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\my_processor|mw1|MWmem|dffe15|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mw1|MWmem|dffe15|q~feeder .lut_mask = 16'hFF00;
defparam \my_processor|mw1|MWmem|dffe15|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y31_N25
dffeas \my_processor|mw1|MWmem|dffe15|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|mw1|MWmem|dffe15|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MWmem|dffe15|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MWmem|dffe15|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MWmem|dffe15|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y31_N20
cycloneive_lcell_comb \my_processor|WM_bypass_data[15]~30 (
// Equation(s):
// \my_processor|WM_bypass_data[15]~30_combout  = (!\my_processor|mw1|MWctrl|dffe18|q~q  & ((\my_processor|mw1|MWctrl|dffe16|q~q  & ((\my_processor|mw1|MWmem|dffe15|q~q ))) # (!\my_processor|mw1|MWctrl|dffe16|q~q  & (\my_processor|mw1|MWout|dffe15|q~q ))))

	.dataa(\my_processor|mw1|MWctrl|dffe16|q~q ),
	.datab(\my_processor|mw1|MWctrl|dffe18|q~q ),
	.datac(\my_processor|mw1|MWout|dffe15|q~q ),
	.datad(\my_processor|mw1|MWmem|dffe15|q~q ),
	.cin(gnd),
	.combout(\my_processor|WM_bypass_data[15]~30_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|WM_bypass_data[15]~30 .lut_mask = 16'h3210;
defparam \my_processor|WM_bypass_data[15]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y31_N26
cycloneive_lcell_comb \my_processor|WM_bypass_data[15]~31 (
// Equation(s):
// \my_processor|WM_bypass_data[15]~31_combout  = (\my_processor|WM_bypass_data[15]~30_combout ) # ((\my_processor|mw1|MWctrl|dffe18|q~q  & \my_processor|mw1|MW_oldPC|dffe15|q~q ))

	.dataa(gnd),
	.datab(\my_processor|mw1|MWctrl|dffe18|q~q ),
	.datac(\my_processor|mw1|MW_oldPC|dffe15|q~q ),
	.datad(\my_processor|WM_bypass_data[15]~30_combout ),
	.cin(gnd),
	.combout(\my_processor|WM_bypass_data[15]~31_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|WM_bypass_data[15]~31 .lut_mask = 16'hFFC0;
defparam \my_processor|WM_bypass_data[15]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y25_N25
dffeas \my_regfile|gen_registers[10].regs|dffe15|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[15]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[10].regs|dffe15|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[10].regs|dffe15|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[10].regs|dffe15|q .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y25_N25
dffeas \my_regfile|gen_registers[8].regs|dffe15|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[15]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[8].regs|dffe15|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[8].regs|dffe15|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[8].regs|dffe15|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N24
cycloneive_lcell_comb \my_processor|dx1|B_in[15]~273 (
// Equation(s):
// \my_processor|dx1|B_in[15]~273_combout  = (\my_processor|ctrl_readRegB[0]~0_combout  & (\my_processor|ctrl_readRegB[1]~1_combout )) # (!\my_processor|ctrl_readRegB[0]~0_combout  & ((\my_processor|ctrl_readRegB[1]~1_combout  & 
// (\my_regfile|gen_registers[10].regs|dffe15|q~q )) # (!\my_processor|ctrl_readRegB[1]~1_combout  & ((\my_regfile|gen_registers[8].regs|dffe15|q~q )))))

	.dataa(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datac(\my_regfile|gen_registers[10].regs|dffe15|q~q ),
	.datad(\my_regfile|gen_registers[8].regs|dffe15|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[15]~273_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[15]~273 .lut_mask = 16'hD9C8;
defparam \my_processor|dx1|B_in[15]~273 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y21_N13
dffeas \my_regfile|gen_registers[9].regs|dffe15|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[15]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[9].regs|dffe15|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[9].regs|dffe15|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[9].regs|dffe15|q .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y25_N15
dffeas \my_regfile|gen_registers[11].regs|dffe15|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[15]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[11].regs|dffe15|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[11].regs|dffe15|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[11].regs|dffe15|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N12
cycloneive_lcell_comb \my_processor|dx1|B_in[15]~274 (
// Equation(s):
// \my_processor|dx1|B_in[15]~274_combout  = (\my_processor|ctrl_readRegB[0]~0_combout  & ((\my_processor|dx1|B_in[15]~273_combout  & ((\my_regfile|gen_registers[11].regs|dffe15|q~q ))) # (!\my_processor|dx1|B_in[15]~273_combout  & 
// (\my_regfile|gen_registers[9].regs|dffe15|q~q )))) # (!\my_processor|ctrl_readRegB[0]~0_combout  & (\my_processor|dx1|B_in[15]~273_combout ))

	.dataa(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datab(\my_processor|dx1|B_in[15]~273_combout ),
	.datac(\my_regfile|gen_registers[9].regs|dffe15|q~q ),
	.datad(\my_regfile|gen_registers[11].regs|dffe15|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[15]~274_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[15]~274 .lut_mask = 16'hEC64;
defparam \my_processor|dx1|B_in[15]~274 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y22_N5
dffeas \my_regfile|gen_registers[5].regs|dffe15|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[15]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[5].regs|dffe15|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[5].regs|dffe15|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[5].regs|dffe15|q .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y25_N29
dffeas \my_regfile|gen_registers[4].regs|dffe15|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[15]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[4].regs|dffe15|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[4].regs|dffe15|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[4].regs|dffe15|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N4
cycloneive_lcell_comb \my_processor|dx1|B_in[15]~270 (
// Equation(s):
// \my_processor|dx1|B_in[15]~270_combout  = (\my_processor|ctrl_readRegB[0]~0_combout  & ((\my_processor|ctrl_readRegB[1]~1_combout ) # ((\my_regfile|gen_registers[5].regs|dffe15|q~q )))) # (!\my_processor|ctrl_readRegB[0]~0_combout  & 
// (!\my_processor|ctrl_readRegB[1]~1_combout  & ((\my_regfile|gen_registers[4].regs|dffe15|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datac(\my_regfile|gen_registers[5].regs|dffe15|q~q ),
	.datad(\my_regfile|gen_registers[4].regs|dffe15|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[15]~270_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[15]~270 .lut_mask = 16'hB9A8;
defparam \my_processor|dx1|B_in[15]~270 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y25_N27
dffeas \my_regfile|gen_registers[7].regs|dffe15|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[15]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[7].regs|dffe15|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[7].regs|dffe15|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[7].regs|dffe15|q .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y22_N29
dffeas \my_regfile|gen_registers[6].regs|dffe15|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[15]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[6].regs|dffe15|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[6].regs|dffe15|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[6].regs|dffe15|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N28
cycloneive_lcell_comb \my_processor|dx1|B_in[15]~271 (
// Equation(s):
// \my_processor|dx1|B_in[15]~271_combout  = (\my_processor|dx1|B_in[15]~270_combout  & ((\my_regfile|gen_registers[7].regs|dffe15|q~q ) # ((!\my_processor|ctrl_readRegB[1]~1_combout )))) # (!\my_processor|dx1|B_in[15]~270_combout  & 
// (((\my_regfile|gen_registers[6].regs|dffe15|q~q  & \my_processor|ctrl_readRegB[1]~1_combout ))))

	.dataa(\my_processor|dx1|B_in[15]~270_combout ),
	.datab(\my_regfile|gen_registers[7].regs|dffe15|q~q ),
	.datac(\my_regfile|gen_registers[6].regs|dffe15|q~q ),
	.datad(\my_processor|ctrl_readRegB[1]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[15]~271_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[15]~271 .lut_mask = 16'hD8AA;
defparam \my_processor|dx1|B_in[15]~271 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y21_N19
dffeas \my_regfile|gen_registers[2].regs|dffe15|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[15]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[2].regs|dffe15|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[2].regs|dffe15|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[2].regs|dffe15|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N18
cycloneive_lcell_comb \my_processor|dx1|B_in[15]~272 (
// Equation(s):
// \my_processor|dx1|B_in[15]~272_combout  = (\my_processor|dx1|DXB|dffe5|q~11_combout  & ((\my_processor|dx1|B_in[15]~271_combout ) # ((\my_processor|dx1|DXB|dffe5|q~9_combout )))) # (!\my_processor|dx1|DXB|dffe5|q~11_combout  & 
// (((\my_regfile|gen_registers[2].regs|dffe15|q~q  & !\my_processor|dx1|DXB|dffe5|q~9_combout ))))

	.dataa(\my_processor|dx1|B_in[15]~271_combout ),
	.datab(\my_processor|dx1|DXB|dffe5|q~11_combout ),
	.datac(\my_regfile|gen_registers[2].regs|dffe15|q~q ),
	.datad(\my_processor|dx1|DXB|dffe5|q~9_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[15]~272_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[15]~272 .lut_mask = 16'hCCB8;
defparam \my_processor|dx1|B_in[15]~272 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y21_N25
dffeas \my_regfile|gen_registers[3].regs|dffe15|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[15]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[3].regs|dffe15|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[3].regs|dffe15|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[3].regs|dffe15|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N24
cycloneive_lcell_comb \my_processor|dx1|B_in[15]~275 (
// Equation(s):
// \my_processor|dx1|B_in[15]~275_combout  = (\my_processor|dx1|B_in[15]~272_combout  & ((\my_processor|dx1|B_in[15]~274_combout ) # ((!\my_processor|dx1|DXB|dffe5|q~9_combout )))) # (!\my_processor|dx1|B_in[15]~272_combout  & 
// (((\my_regfile|gen_registers[3].regs|dffe15|q~q  & \my_processor|dx1|DXB|dffe5|q~9_combout ))))

	.dataa(\my_processor|dx1|B_in[15]~274_combout ),
	.datab(\my_processor|dx1|B_in[15]~272_combout ),
	.datac(\my_regfile|gen_registers[3].regs|dffe15|q~q ),
	.datad(\my_processor|dx1|DXB|dffe5|q~9_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[15]~275_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[15]~275 .lut_mask = 16'hB8CC;
defparam \my_processor|dx1|B_in[15]~275 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y25_N21
dffeas \my_regfile|gen_registers[15].regs|dffe15|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[15]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[15].regs|dffe15|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[15].regs|dffe15|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[15].regs|dffe15|q .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y25_N5
dffeas \my_regfile|gen_registers[14].regs|dffe15|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[15]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[14].regs|dffe15|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[14].regs|dffe15|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[14].regs|dffe15|q .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y25_N27
dffeas \my_regfile|gen_registers[12].regs|dffe15|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[15]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[12].regs|dffe15|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[12].regs|dffe15|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[12].regs|dffe15|q .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y25_N21
dffeas \my_regfile|gen_registers[13].regs|dffe15|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[15]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[13].regs|dffe15|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[13].regs|dffe15|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[13].regs|dffe15|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N20
cycloneive_lcell_comb \my_processor|dx1|B_in[15]~276 (
// Equation(s):
// \my_processor|dx1|B_in[15]~276_combout  = (\my_processor|ctrl_readRegB[1]~1_combout  & (((\my_processor|ctrl_readRegB[0]~0_combout )))) # (!\my_processor|ctrl_readRegB[1]~1_combout  & ((\my_processor|ctrl_readRegB[0]~0_combout  & 
// ((\my_regfile|gen_registers[13].regs|dffe15|q~q ))) # (!\my_processor|ctrl_readRegB[0]~0_combout  & (\my_regfile|gen_registers[12].regs|dffe15|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datab(\my_regfile|gen_registers[12].regs|dffe15|q~q ),
	.datac(\my_regfile|gen_registers[13].regs|dffe15|q~q ),
	.datad(\my_processor|ctrl_readRegB[0]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[15]~276_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[15]~276 .lut_mask = 16'hFA44;
defparam \my_processor|dx1|B_in[15]~276 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N4
cycloneive_lcell_comb \my_processor|dx1|B_in[15]~277 (
// Equation(s):
// \my_processor|dx1|B_in[15]~277_combout  = (\my_processor|ctrl_readRegB[1]~1_combout  & ((\my_processor|dx1|B_in[15]~276_combout  & (\my_regfile|gen_registers[15].regs|dffe15|q~q )) # (!\my_processor|dx1|B_in[15]~276_combout  & 
// ((\my_regfile|gen_registers[14].regs|dffe15|q~q ))))) # (!\my_processor|ctrl_readRegB[1]~1_combout  & (((\my_processor|dx1|B_in[15]~276_combout ))))

	.dataa(\my_regfile|gen_registers[15].regs|dffe15|q~q ),
	.datab(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datac(\my_regfile|gen_registers[14].regs|dffe15|q~q ),
	.datad(\my_processor|dx1|B_in[15]~276_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[15]~277_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[15]~277 .lut_mask = 16'hBBC0;
defparam \my_processor|dx1|B_in[15]~277 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N18
cycloneive_lcell_comb \my_processor|dx1|DXB|dffe15|q~0 (
// Equation(s):
// \my_processor|dx1|DXB|dffe15|q~0_combout  = (\my_processor|dx1|DXB|dffe5|q~12_combout  & ((\my_processor|dx1|B_in[15]~277_combout ))) # (!\my_processor|dx1|DXB|dffe5|q~12_combout  & (\my_processor|dx1|B_in[15]~275_combout ))

	.dataa(\my_processor|dx1|B_in[15]~275_combout ),
	.datab(\my_processor|dx1|DXB|dffe5|q~12_combout ),
	.datac(gnd),
	.datad(\my_processor|dx1|B_in[15]~277_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|DXB|dffe15|q~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|DXB|dffe15|q~0 .lut_mask = 16'hEE22;
defparam \my_processor|dx1|DXB|dffe15|q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y30_N1
dffeas \my_regfile|gen_registers[21].regs|dffe15|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[15]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[21].regs|dffe15|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[21].regs|dffe15|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[21].regs|dffe15|q .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y30_N7
dffeas \my_regfile|gen_registers[29].regs|dffe15|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[15]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[29].regs|dffe15|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[29].regs|dffe15|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[29].regs|dffe15|q .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y30_N9
dffeas \my_regfile|gen_registers[17].regs|dffe15|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[15]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[17].regs|dffe15|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[17].regs|dffe15|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[17].regs|dffe15|q .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y30_N23
dffeas \my_regfile|gen_registers[25].regs|dffe15|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[15]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[25].regs|dffe15|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[25].regs|dffe15|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[25].regs|dffe15|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y30_N22
cycloneive_lcell_comb \my_processor|dx1|B_in[15]~278 (
// Equation(s):
// \my_processor|dx1|B_in[15]~278_combout  = (\my_processor|ctrl_readRegB[2]~2_combout  & (((\my_processor|ctrl_readRegB[3]~3_combout )))) # (!\my_processor|ctrl_readRegB[2]~2_combout  & ((\my_processor|ctrl_readRegB[3]~3_combout  & 
// ((\my_regfile|gen_registers[25].regs|dffe15|q~q ))) # (!\my_processor|ctrl_readRegB[3]~3_combout  & (\my_regfile|gen_registers[17].regs|dffe15|q~q ))))

	.dataa(\my_regfile|gen_registers[17].regs|dffe15|q~q ),
	.datab(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datac(\my_regfile|gen_registers[25].regs|dffe15|q~q ),
	.datad(\my_processor|ctrl_readRegB[3]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[15]~278_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[15]~278 .lut_mask = 16'hFC22;
defparam \my_processor|dx1|B_in[15]~278 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y30_N6
cycloneive_lcell_comb \my_processor|dx1|B_in[15]~279 (
// Equation(s):
// \my_processor|dx1|B_in[15]~279_combout  = (\my_processor|ctrl_readRegB[2]~2_combout  & ((\my_processor|dx1|B_in[15]~278_combout  & ((\my_regfile|gen_registers[29].regs|dffe15|q~q ))) # (!\my_processor|dx1|B_in[15]~278_combout  & 
// (\my_regfile|gen_registers[21].regs|dffe15|q~q )))) # (!\my_processor|ctrl_readRegB[2]~2_combout  & (((\my_processor|dx1|B_in[15]~278_combout ))))

	.dataa(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datab(\my_regfile|gen_registers[21].regs|dffe15|q~q ),
	.datac(\my_regfile|gen_registers[29].regs|dffe15|q~q ),
	.datad(\my_processor|dx1|B_in[15]~278_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[15]~279_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[15]~279 .lut_mask = 16'hF588;
defparam \my_processor|dx1|B_in[15]~279 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y29_N27
dffeas \my_regfile|gen_registers[20].regs|dffe15|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[15]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[20].regs|dffe15|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[20].regs|dffe15|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[20].regs|dffe15|q .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y29_N7
dffeas \my_regfile|gen_registers[16].regs|dffe15|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[15]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[16].regs|dffe15|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[16].regs|dffe15|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[16].regs|dffe15|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y29_N26
cycloneive_lcell_comb \my_processor|dx1|B_in[15]~282 (
// Equation(s):
// \my_processor|dx1|B_in[15]~282_combout  = (\my_processor|ctrl_readRegB[3]~3_combout  & (\my_processor|ctrl_readRegB[2]~2_combout )) # (!\my_processor|ctrl_readRegB[3]~3_combout  & ((\my_processor|ctrl_readRegB[2]~2_combout  & 
// (\my_regfile|gen_registers[20].regs|dffe15|q~q )) # (!\my_processor|ctrl_readRegB[2]~2_combout  & ((\my_regfile|gen_registers[16].regs|dffe15|q~q )))))

	.dataa(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datab(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datac(\my_regfile|gen_registers[20].regs|dffe15|q~q ),
	.datad(\my_regfile|gen_registers[16].regs|dffe15|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[15]~282_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[15]~282 .lut_mask = 16'hD9C8;
defparam \my_processor|dx1|B_in[15]~282 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y29_N21
dffeas \my_regfile|gen_registers[24].regs|dffe15|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[15]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[24].regs|dffe15|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[24].regs|dffe15|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[24].regs|dffe15|q .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y29_N5
dffeas \my_regfile|gen_registers[28].regs|dffe15|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[15]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[28].regs|dffe15|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[28].regs|dffe15|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[28].regs|dffe15|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y29_N20
cycloneive_lcell_comb \my_processor|dx1|B_in[15]~283 (
// Equation(s):
// \my_processor|dx1|B_in[15]~283_combout  = (\my_processor|dx1|B_in[15]~282_combout  & (((\my_regfile|gen_registers[28].regs|dffe15|q~q )) # (!\my_processor|ctrl_readRegB[3]~3_combout ))) # (!\my_processor|dx1|B_in[15]~282_combout  & 
// (\my_processor|ctrl_readRegB[3]~3_combout  & (\my_regfile|gen_registers[24].regs|dffe15|q~q )))

	.dataa(\my_processor|dx1|B_in[15]~282_combout ),
	.datab(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datac(\my_regfile|gen_registers[24].regs|dffe15|q~q ),
	.datad(\my_regfile|gen_registers[28].regs|dffe15|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[15]~283_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[15]~283 .lut_mask = 16'hEA62;
defparam \my_processor|dx1|B_in[15]~283 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y31_N17
dffeas \my_regfile|gen_registers[30].regs|dffe15|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[15]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[30].regs|dffe15|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[30].regs|dffe15|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[30].regs|dffe15|q .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y31_N19
dffeas \my_regfile|gen_registers[26].regs|dffe15|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[15]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[26].regs|dffe15|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[26].regs|dffe15|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[26].regs|dffe15|q .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y31_N25
dffeas \my_regfile|gen_registers[18].regs|dffe15|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[15]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[18].regs|dffe15|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[18].regs|dffe15|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[18].regs|dffe15|q .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y31_N15
dffeas \my_regfile|gen_registers[22].regs|dffe15|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[15]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[22].regs|dffe15|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[22].regs|dffe15|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[22].regs|dffe15|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y31_N14
cycloneive_lcell_comb \my_processor|dx1|B_in[15]~280 (
// Equation(s):
// \my_processor|dx1|B_in[15]~280_combout  = (\my_processor|ctrl_readRegB[3]~3_combout  & (((\my_processor|ctrl_readRegB[2]~2_combout )))) # (!\my_processor|ctrl_readRegB[3]~3_combout  & ((\my_processor|ctrl_readRegB[2]~2_combout  & 
// ((\my_regfile|gen_registers[22].regs|dffe15|q~q ))) # (!\my_processor|ctrl_readRegB[2]~2_combout  & (\my_regfile|gen_registers[18].regs|dffe15|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datab(\my_regfile|gen_registers[18].regs|dffe15|q~q ),
	.datac(\my_regfile|gen_registers[22].regs|dffe15|q~q ),
	.datad(\my_processor|ctrl_readRegB[2]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[15]~280_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[15]~280 .lut_mask = 16'hFA44;
defparam \my_processor|dx1|B_in[15]~280 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y31_N18
cycloneive_lcell_comb \my_processor|dx1|B_in[15]~281 (
// Equation(s):
// \my_processor|dx1|B_in[15]~281_combout  = (\my_processor|ctrl_readRegB[3]~3_combout  & ((\my_processor|dx1|B_in[15]~280_combout  & (\my_regfile|gen_registers[30].regs|dffe15|q~q )) # (!\my_processor|dx1|B_in[15]~280_combout  & 
// ((\my_regfile|gen_registers[26].regs|dffe15|q~q ))))) # (!\my_processor|ctrl_readRegB[3]~3_combout  & (((\my_processor|dx1|B_in[15]~280_combout ))))

	.dataa(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datab(\my_regfile|gen_registers[30].regs|dffe15|q~q ),
	.datac(\my_regfile|gen_registers[26].regs|dffe15|q~q ),
	.datad(\my_processor|dx1|B_in[15]~280_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[15]~281_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[15]~281 .lut_mask = 16'hDDA0;
defparam \my_processor|dx1|B_in[15]~281 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N4
cycloneive_lcell_comb \my_processor|dx1|B_in[15]~284 (
// Equation(s):
// \my_processor|dx1|B_in[15]~284_combout  = (\my_processor|ctrl_readRegB[1]~1_combout  & (((\my_processor|ctrl_readRegB[0]~0_combout ) # (\my_processor|dx1|B_in[15]~281_combout )))) # (!\my_processor|ctrl_readRegB[1]~1_combout  & 
// (\my_processor|dx1|B_in[15]~283_combout  & (!\my_processor|ctrl_readRegB[0]~0_combout )))

	.dataa(\my_processor|dx1|B_in[15]~283_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datac(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datad(\my_processor|dx1|B_in[15]~281_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[15]~284_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[15]~284 .lut_mask = 16'hCEC2;
defparam \my_processor|dx1|B_in[15]~284 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y28_N19
dffeas \my_regfile|gen_registers[19].regs|dffe15|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[15]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[19].regs|dffe15|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[19].regs|dffe15|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[19].regs|dffe15|q .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y28_N25
dffeas \my_regfile|gen_registers[27].regs|dffe15|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[15]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[27].regs|dffe15|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[27].regs|dffe15|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[27].regs|dffe15|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y28_N24
cycloneive_lcell_comb \my_processor|dx1|B_in[15]~285 (
// Equation(s):
// \my_processor|dx1|B_in[15]~285_combout  = (\my_processor|ctrl_readRegB[3]~3_combout  & (((\my_regfile|gen_registers[27].regs|dffe15|q~q ) # (\my_processor|ctrl_readRegB[2]~2_combout )))) # (!\my_processor|ctrl_readRegB[3]~3_combout  & 
// (\my_regfile|gen_registers[19].regs|dffe15|q~q  & ((!\my_processor|ctrl_readRegB[2]~2_combout ))))

	.dataa(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datab(\my_regfile|gen_registers[19].regs|dffe15|q~q ),
	.datac(\my_regfile|gen_registers[27].regs|dffe15|q~q ),
	.datad(\my_processor|ctrl_readRegB[2]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[15]~285_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[15]~285 .lut_mask = 16'hAAE4;
defparam \my_processor|dx1|B_in[15]~285 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y28_N31
dffeas \my_regfile|gen_registers[23].regs|dffe15|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[15]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[23].regs|dffe15|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[23].regs|dffe15|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[23].regs|dffe15|q .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y28_N29
dffeas \my_regfile|gen_registers[31].regs|dffe15|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[15]~31_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[31].regs|dffe15|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[31].regs|dffe15|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[31].regs|dffe15|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y28_N30
cycloneive_lcell_comb \my_processor|dx1|B_in[15]~286 (
// Equation(s):
// \my_processor|dx1|B_in[15]~286_combout  = (\my_processor|ctrl_readRegB[2]~2_combout  & ((\my_processor|dx1|B_in[15]~285_combout  & ((\my_regfile|gen_registers[31].regs|dffe15|q~q ))) # (!\my_processor|dx1|B_in[15]~285_combout  & 
// (\my_regfile|gen_registers[23].regs|dffe15|q~q )))) # (!\my_processor|ctrl_readRegB[2]~2_combout  & (\my_processor|dx1|B_in[15]~285_combout ))

	.dataa(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datab(\my_processor|dx1|B_in[15]~285_combout ),
	.datac(\my_regfile|gen_registers[23].regs|dffe15|q~q ),
	.datad(\my_regfile|gen_registers[31].regs|dffe15|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[15]~286_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[15]~286 .lut_mask = 16'hEC64;
defparam \my_processor|dx1|B_in[15]~286 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N10
cycloneive_lcell_comb \my_processor|dx1|B_in[15]~287 (
// Equation(s):
// \my_processor|dx1|B_in[15]~287_combout  = (\my_processor|dx1|B_in[15]~284_combout  & (((\my_processor|dx1|B_in[15]~286_combout ) # (!\my_processor|ctrl_readRegB[0]~0_combout )))) # (!\my_processor|dx1|B_in[15]~284_combout  & 
// (\my_processor|dx1|B_in[15]~279_combout  & ((\my_processor|ctrl_readRegB[0]~0_combout ))))

	.dataa(\my_processor|dx1|B_in[15]~279_combout ),
	.datab(\my_processor|dx1|B_in[15]~284_combout ),
	.datac(\my_processor|dx1|B_in[15]~286_combout ),
	.datad(\my_processor|ctrl_readRegB[0]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[15]~287_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[15]~287 .lut_mask = 16'hE2CC;
defparam \my_processor|dx1|B_in[15]~287 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y24_N19
dffeas \my_processor|dx1|DXB|dffe15|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|DXB|dffe15|q~0_combout ),
	.asdata(\my_processor|dx1|B_in[15]~287_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\my_processor|dx1|DXB|dffe5|q~10_combout ),
	.sload(\my_processor|ctrl_readRegB[4]~4_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXB|dffe15|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXB|dffe15|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXB|dffe15|q .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y24_N17
dffeas \my_processor|xm1|b|dffe15|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dx1|DXB|dffe15|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|b|dffe15|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|b|dffe15|q .is_wysiwyg = "true";
defparam \my_processor|xm1|b|dffe15|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N16
cycloneive_lcell_comb \my_processor|data[15]~15 (
// Equation(s):
// \my_processor|data[15]~15_combout  = (\my_processor|WM_bypass~3_combout  & ((\my_processor|WM_bypass_data[15]~31_combout ))) # (!\my_processor|WM_bypass~3_combout  & (\my_processor|xm1|b|dffe15|q~q ))

	.dataa(\my_processor|WM_bypass~3_combout ),
	.datab(gnd),
	.datac(\my_processor|xm1|b|dffe15|q~q ),
	.datad(\my_processor|WM_bypass_data[15]~31_combout ),
	.cin(gnd),
	.combout(\my_processor|data[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[15]~15 .lut_mask = 16'hFA50;
defparam \my_processor|data[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y31_N16
cycloneive_lcell_comb \my_processor|mw1|MWmem|dffe14|q~feeder (
// Equation(s):
// \my_processor|mw1|MWmem|dffe14|q~feeder_combout  = \my_dmem|altsyncram_component|auto_generated|q_a [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [14]),
	.cin(gnd),
	.combout(\my_processor|mw1|MWmem|dffe14|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mw1|MWmem|dffe14|q~feeder .lut_mask = 16'hFF00;
defparam \my_processor|mw1|MWmem|dffe14|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y31_N17
dffeas \my_processor|mw1|MWmem|dffe14|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|mw1|MWmem|dffe14|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MWmem|dffe14|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MWmem|dffe14|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MWmem|dffe14|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y31_N0
cycloneive_lcell_comb \my_processor|WM_bypass_data[14]~28 (
// Equation(s):
// \my_processor|WM_bypass_data[14]~28_combout  = (!\my_processor|mw1|MWctrl|dffe18|q~q  & ((\my_processor|mw1|MWctrl|dffe16|q~q  & ((\my_processor|mw1|MWmem|dffe14|q~q ))) # (!\my_processor|mw1|MWctrl|dffe16|q~q  & (\my_processor|mw1|MWout|dffe14|q~q ))))

	.dataa(\my_processor|mw1|MWctrl|dffe16|q~q ),
	.datab(\my_processor|mw1|MWctrl|dffe18|q~q ),
	.datac(\my_processor|mw1|MWout|dffe14|q~q ),
	.datad(\my_processor|mw1|MWmem|dffe14|q~q ),
	.cin(gnd),
	.combout(\my_processor|WM_bypass_data[14]~28_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|WM_bypass_data[14]~28 .lut_mask = 16'h3210;
defparam \my_processor|WM_bypass_data[14]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y31_N14
cycloneive_lcell_comb \my_processor|WM_bypass_data[14]~29 (
// Equation(s):
// \my_processor|WM_bypass_data[14]~29_combout  = (\my_processor|WM_bypass_data[14]~28_combout ) # ((\my_processor|mw1|MWctrl|dffe18|q~q  & \my_processor|mw1|MW_oldPC|dffe14|q~q ))

	.dataa(gnd),
	.datab(\my_processor|mw1|MWctrl|dffe18|q~q ),
	.datac(\my_processor|mw1|MW_oldPC|dffe14|q~q ),
	.datad(\my_processor|WM_bypass_data[14]~28_combout ),
	.cin(gnd),
	.combout(\my_processor|WM_bypass_data[14]~29_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|WM_bypass_data[14]~29 .lut_mask = 16'hFFC0;
defparam \my_processor|WM_bypass_data[14]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N28
cycloneive_lcell_comb \my_processor|alu_B[14]~35 (
// Equation(s):
// \my_processor|alu_B[14]~35_combout  = (\my_processor|alu_B[30]~4_combout  & ((\my_processor|WM_bypass_data[14]~29_combout ) # ((\my_processor|alu_B[30]~0_combout )))) # (!\my_processor|alu_B[30]~4_combout  & (((\my_processor|dx1|DXB|dffe14|q~q  & 
// !\my_processor|alu_B[30]~0_combout ))))

	.dataa(\my_processor|WM_bypass_data[14]~29_combout ),
	.datab(\my_processor|alu_B[30]~4_combout ),
	.datac(\my_processor|dx1|DXB|dffe14|q~q ),
	.datad(\my_processor|alu_B[30]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_B[14]~35_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_B[14]~35 .lut_mask = 16'hCCB8;
defparam \my_processor|alu_B[14]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N26
cycloneive_lcell_comb \my_processor|alu_B[14]~36 (
// Equation(s):
// \my_processor|alu_B[14]~36_combout  = (\my_processor|alu_B[30]~0_combout  & ((\my_processor|alu_B[14]~35_combout  & (\my_processor|xm1|XMoutput|dffe14|q~q )) # (!\my_processor|alu_B[14]~35_combout  & ((\my_processor|dx1|DXIR|dffe14|q~q ))))) # 
// (!\my_processor|alu_B[30]~0_combout  & (((\my_processor|alu_B[14]~35_combout ))))

	.dataa(\my_processor|xm1|XMoutput|dffe14|q~q ),
	.datab(\my_processor|alu_B[30]~0_combout ),
	.datac(\my_processor|dx1|DXIR|dffe14|q~q ),
	.datad(\my_processor|alu_B[14]~35_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_B[14]~36_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_B[14]~36 .lut_mask = 16'hBBC0;
defparam \my_processor|alu_B[14]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y30_N8
cycloneive_lcell_comb \my_processor|alu_A[15]~333 (
// Equation(s):
// \my_processor|alu_A[15]~333_combout  = (\my_processor|FD_IR1|dffe19|q~q  & (((\my_processor|FD_IR1|dffe20|q~q )))) # (!\my_processor|FD_IR1|dffe19|q~q  & ((\my_processor|FD_IR1|dffe20|q~q  & (\my_regfile|gen_registers[25].regs|dffe15|q~q )) # 
// (!\my_processor|FD_IR1|dffe20|q~q  & ((\my_regfile|gen_registers[17].regs|dffe15|q~q )))))

	.dataa(\my_processor|FD_IR1|dffe19|q~q ),
	.datab(\my_regfile|gen_registers[25].regs|dffe15|q~q ),
	.datac(\my_regfile|gen_registers[17].regs|dffe15|q~q ),
	.datad(\my_processor|FD_IR1|dffe20|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[15]~333_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[15]~333 .lut_mask = 16'hEE50;
defparam \my_processor|alu_A[15]~333 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y30_N0
cycloneive_lcell_comb \my_processor|alu_A[15]~334 (
// Equation(s):
// \my_processor|alu_A[15]~334_combout  = (\my_processor|alu_A[15]~333_combout  & ((\my_regfile|gen_registers[29].regs|dffe15|q~q ) # ((!\my_processor|FD_IR1|dffe19|q~q )))) # (!\my_processor|alu_A[15]~333_combout  & 
// (((\my_regfile|gen_registers[21].regs|dffe15|q~q  & \my_processor|FD_IR1|dffe19|q~q ))))

	.dataa(\my_processor|alu_A[15]~333_combout ),
	.datab(\my_regfile|gen_registers[29].regs|dffe15|q~q ),
	.datac(\my_regfile|gen_registers[21].regs|dffe15|q~q ),
	.datad(\my_processor|FD_IR1|dffe19|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[15]~334_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[15]~334 .lut_mask = 16'hD8AA;
defparam \my_processor|alu_A[15]~334 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y29_N6
cycloneive_lcell_comb \my_processor|alu_A[15]~337 (
// Equation(s):
// \my_processor|alu_A[15]~337_combout  = (\my_processor|FD_IR1|dffe20|q~q  & (((\my_processor|FD_IR1|dffe19|q~q )))) # (!\my_processor|FD_IR1|dffe20|q~q  & ((\my_processor|FD_IR1|dffe19|q~q  & (\my_regfile|gen_registers[20].regs|dffe15|q~q )) # 
// (!\my_processor|FD_IR1|dffe19|q~q  & ((\my_regfile|gen_registers[16].regs|dffe15|q~q )))))

	.dataa(\my_regfile|gen_registers[20].regs|dffe15|q~q ),
	.datab(\my_processor|FD_IR1|dffe20|q~q ),
	.datac(\my_regfile|gen_registers[16].regs|dffe15|q~q ),
	.datad(\my_processor|FD_IR1|dffe19|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[15]~337_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[15]~337 .lut_mask = 16'hEE30;
defparam \my_processor|alu_A[15]~337 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y29_N4
cycloneive_lcell_comb \my_processor|alu_A[15]~338 (
// Equation(s):
// \my_processor|alu_A[15]~338_combout  = (\my_processor|alu_A[15]~337_combout  & (((\my_regfile|gen_registers[28].regs|dffe15|q~q )) # (!\my_processor|FD_IR1|dffe20|q~q ))) # (!\my_processor|alu_A[15]~337_combout  & (\my_processor|FD_IR1|dffe20|q~q  & 
// ((\my_regfile|gen_registers[24].regs|dffe15|q~q ))))

	.dataa(\my_processor|alu_A[15]~337_combout ),
	.datab(\my_processor|FD_IR1|dffe20|q~q ),
	.datac(\my_regfile|gen_registers[28].regs|dffe15|q~q ),
	.datad(\my_regfile|gen_registers[24].regs|dffe15|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[15]~338_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[15]~338 .lut_mask = 16'hE6A2;
defparam \my_processor|alu_A[15]~338 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y31_N24
cycloneive_lcell_comb \my_processor|alu_A[15]~335 (
// Equation(s):
// \my_processor|alu_A[15]~335_combout  = (\my_processor|FD_IR1|dffe20|q~q  & (\my_processor|FD_IR1|dffe19|q~q )) # (!\my_processor|FD_IR1|dffe20|q~q  & ((\my_processor|FD_IR1|dffe19|q~q  & ((\my_regfile|gen_registers[22].regs|dffe15|q~q ))) # 
// (!\my_processor|FD_IR1|dffe19|q~q  & (\my_regfile|gen_registers[18].regs|dffe15|q~q ))))

	.dataa(\my_processor|FD_IR1|dffe20|q~q ),
	.datab(\my_processor|FD_IR1|dffe19|q~q ),
	.datac(\my_regfile|gen_registers[18].regs|dffe15|q~q ),
	.datad(\my_regfile|gen_registers[22].regs|dffe15|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[15]~335_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[15]~335 .lut_mask = 16'hDC98;
defparam \my_processor|alu_A[15]~335 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y31_N16
cycloneive_lcell_comb \my_processor|alu_A[15]~336 (
// Equation(s):
// \my_processor|alu_A[15]~336_combout  = (\my_processor|FD_IR1|dffe20|q~q  & ((\my_processor|alu_A[15]~335_combout  & ((\my_regfile|gen_registers[30].regs|dffe15|q~q ))) # (!\my_processor|alu_A[15]~335_combout  & 
// (\my_regfile|gen_registers[26].regs|dffe15|q~q )))) # (!\my_processor|FD_IR1|dffe20|q~q  & (((\my_processor|alu_A[15]~335_combout ))))

	.dataa(\my_processor|FD_IR1|dffe20|q~q ),
	.datab(\my_regfile|gen_registers[26].regs|dffe15|q~q ),
	.datac(\my_regfile|gen_registers[30].regs|dffe15|q~q ),
	.datad(\my_processor|alu_A[15]~335_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[15]~336_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[15]~336 .lut_mask = 16'hF588;
defparam \my_processor|alu_A[15]~336 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N8
cycloneive_lcell_comb \my_processor|alu_A[15]~339 (
// Equation(s):
// \my_processor|alu_A[15]~339_combout  = (\my_processor|FD_IR1|dffe17|q~q  & (\my_processor|FD_IR1|dffe18|q~q )) # (!\my_processor|FD_IR1|dffe17|q~q  & ((\my_processor|FD_IR1|dffe18|q~q  & ((\my_processor|alu_A[15]~336_combout ))) # 
// (!\my_processor|FD_IR1|dffe18|q~q  & (\my_processor|alu_A[15]~338_combout ))))

	.dataa(\my_processor|FD_IR1|dffe17|q~q ),
	.datab(\my_processor|FD_IR1|dffe18|q~q ),
	.datac(\my_processor|alu_A[15]~338_combout ),
	.datad(\my_processor|alu_A[15]~336_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[15]~339_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[15]~339 .lut_mask = 16'hDC98;
defparam \my_processor|alu_A[15]~339 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y28_N18
cycloneive_lcell_comb \my_processor|alu_A[15]~340 (
// Equation(s):
// \my_processor|alu_A[15]~340_combout  = (\my_processor|FD_IR1|dffe19|q~q  & (((\my_processor|FD_IR1|dffe20|q~q )))) # (!\my_processor|FD_IR1|dffe19|q~q  & ((\my_processor|FD_IR1|dffe20|q~q  & (\my_regfile|gen_registers[27].regs|dffe15|q~q )) # 
// (!\my_processor|FD_IR1|dffe20|q~q  & ((\my_regfile|gen_registers[19].regs|dffe15|q~q )))))

	.dataa(\my_regfile|gen_registers[27].regs|dffe15|q~q ),
	.datab(\my_processor|FD_IR1|dffe19|q~q ),
	.datac(\my_regfile|gen_registers[19].regs|dffe15|q~q ),
	.datad(\my_processor|FD_IR1|dffe20|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[15]~340_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[15]~340 .lut_mask = 16'hEE30;
defparam \my_processor|alu_A[15]~340 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y28_N28
cycloneive_lcell_comb \my_processor|alu_A[15]~341 (
// Equation(s):
// \my_processor|alu_A[15]~341_combout  = (\my_processor|alu_A[15]~340_combout  & (((\my_regfile|gen_registers[31].regs|dffe15|q~q ) # (!\my_processor|FD_IR1|dffe19|q~q )))) # (!\my_processor|alu_A[15]~340_combout  & 
// (\my_regfile|gen_registers[23].regs|dffe15|q~q  & ((\my_processor|FD_IR1|dffe19|q~q ))))

	.dataa(\my_regfile|gen_registers[23].regs|dffe15|q~q ),
	.datab(\my_processor|alu_A[15]~340_combout ),
	.datac(\my_regfile|gen_registers[31].regs|dffe15|q~q ),
	.datad(\my_processor|FD_IR1|dffe19|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[15]~341_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[15]~341 .lut_mask = 16'hE2CC;
defparam \my_processor|alu_A[15]~341 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N6
cycloneive_lcell_comb \my_processor|alu_A[15]~342 (
// Equation(s):
// \my_processor|alu_A[15]~342_combout  = (\my_processor|FD_IR1|dffe17|q~q  & ((\my_processor|alu_A[15]~339_combout  & ((\my_processor|alu_A[15]~341_combout ))) # (!\my_processor|alu_A[15]~339_combout  & (\my_processor|alu_A[15]~334_combout )))) # 
// (!\my_processor|FD_IR1|dffe17|q~q  & (((\my_processor|alu_A[15]~339_combout ))))

	.dataa(\my_processor|FD_IR1|dffe17|q~q ),
	.datab(\my_processor|alu_A[15]~334_combout ),
	.datac(\my_processor|alu_A[15]~339_combout ),
	.datad(\my_processor|alu_A[15]~341_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[15]~342_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[15]~342 .lut_mask = 16'hF858;
defparam \my_processor|alu_A[15]~342 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N12
cycloneive_lcell_comb \my_processor|alu_A[15]~343 (
// Equation(s):
// \my_processor|alu_A[15]~343_combout  = (\my_processor|alu_A[29]~27_combout  & ((\my_processor|alu_A[0]~26_combout ) # ((\my_processor|WM_bypass_data[15]~31_combout )))) # (!\my_processor|alu_A[29]~27_combout  & (!\my_processor|alu_A[0]~26_combout  & 
// ((\my_processor|alu_A[15]~342_combout ))))

	.dataa(\my_processor|alu_A[29]~27_combout ),
	.datab(\my_processor|alu_A[0]~26_combout ),
	.datac(\my_processor|WM_bypass_data[15]~31_combout ),
	.datad(\my_processor|alu_A[15]~342_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[15]~343_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[15]~343 .lut_mask = 16'hB9A8;
defparam \my_processor|alu_A[15]~343 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N26
cycloneive_lcell_comb \my_processor|alu_A[15]~331 (
// Equation(s):
// \my_processor|alu_A[15]~331_combout  = (\my_processor|FD_IR1|dffe17|q~q  & ((\my_processor|FD_IR1|dffe18|q~q ) # ((\my_regfile|gen_registers[13].regs|dffe15|q~q )))) # (!\my_processor|FD_IR1|dffe17|q~q  & (!\my_processor|FD_IR1|dffe18|q~q  & 
// (\my_regfile|gen_registers[12].regs|dffe15|q~q )))

	.dataa(\my_processor|FD_IR1|dffe17|q~q ),
	.datab(\my_processor|FD_IR1|dffe18|q~q ),
	.datac(\my_regfile|gen_registers[12].regs|dffe15|q~q ),
	.datad(\my_regfile|gen_registers[13].regs|dffe15|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[15]~331_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[15]~331 .lut_mask = 16'hBA98;
defparam \my_processor|alu_A[15]~331 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N20
cycloneive_lcell_comb \my_processor|alu_A[15]~332 (
// Equation(s):
// \my_processor|alu_A[15]~332_combout  = (\my_processor|alu_A[15]~331_combout  & (((\my_regfile|gen_registers[15].regs|dffe15|q~q )) # (!\my_processor|FD_IR1|dffe18|q~q ))) # (!\my_processor|alu_A[15]~331_combout  & (\my_processor|FD_IR1|dffe18|q~q  & 
// ((\my_regfile|gen_registers[14].regs|dffe15|q~q ))))

	.dataa(\my_processor|alu_A[15]~331_combout ),
	.datab(\my_processor|FD_IR1|dffe18|q~q ),
	.datac(\my_regfile|gen_registers[15].regs|dffe15|q~q ),
	.datad(\my_regfile|gen_registers[14].regs|dffe15|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[15]~332_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[15]~332 .lut_mask = 16'hE6A2;
defparam \my_processor|alu_A[15]~332 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N24
cycloneive_lcell_comb \my_processor|alu_A[15]~328 (
// Equation(s):
// \my_processor|alu_A[15]~328_combout  = (\my_processor|FD_IR1|dffe17|q~q  & (((\my_processor|FD_IR1|dffe18|q~q )))) # (!\my_processor|FD_IR1|dffe17|q~q  & ((\my_processor|FD_IR1|dffe18|q~q  & (\my_regfile|gen_registers[10].regs|dffe15|q~q )) # 
// (!\my_processor|FD_IR1|dffe18|q~q  & ((\my_regfile|gen_registers[8].regs|dffe15|q~q )))))

	.dataa(\my_processor|FD_IR1|dffe17|q~q ),
	.datab(\my_regfile|gen_registers[10].regs|dffe15|q~q ),
	.datac(\my_regfile|gen_registers[8].regs|dffe15|q~q ),
	.datad(\my_processor|FD_IR1|dffe18|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[15]~328_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[15]~328 .lut_mask = 16'hEE50;
defparam \my_processor|alu_A[15]~328 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N14
cycloneive_lcell_comb \my_processor|alu_A[15]~329 (
// Equation(s):
// \my_processor|alu_A[15]~329_combout  = (\my_processor|FD_IR1|dffe17|q~q  & ((\my_processor|alu_A[15]~328_combout  & ((\my_regfile|gen_registers[11].regs|dffe15|q~q ))) # (!\my_processor|alu_A[15]~328_combout  & 
// (\my_regfile|gen_registers[9].regs|dffe15|q~q )))) # (!\my_processor|FD_IR1|dffe17|q~q  & (((\my_processor|alu_A[15]~328_combout ))))

	.dataa(\my_processor|FD_IR1|dffe17|q~q ),
	.datab(\my_regfile|gen_registers[9].regs|dffe15|q~q ),
	.datac(\my_regfile|gen_registers[11].regs|dffe15|q~q ),
	.datad(\my_processor|alu_A[15]~328_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[15]~329_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[15]~329 .lut_mask = 16'hF588;
defparam \my_processor|alu_A[15]~329 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N28
cycloneive_lcell_comb \my_processor|alu_A[15]~325 (
// Equation(s):
// \my_processor|alu_A[15]~325_combout  = (\my_processor|FD_IR1|dffe17|q~q  & ((\my_processor|FD_IR1|dffe18|q~q ) # ((\my_regfile|gen_registers[5].regs|dffe15|q~q )))) # (!\my_processor|FD_IR1|dffe17|q~q  & (!\my_processor|FD_IR1|dffe18|q~q  & 
// (\my_regfile|gen_registers[4].regs|dffe15|q~q )))

	.dataa(\my_processor|FD_IR1|dffe17|q~q ),
	.datab(\my_processor|FD_IR1|dffe18|q~q ),
	.datac(\my_regfile|gen_registers[4].regs|dffe15|q~q ),
	.datad(\my_regfile|gen_registers[5].regs|dffe15|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[15]~325_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[15]~325 .lut_mask = 16'hBA98;
defparam \my_processor|alu_A[15]~325 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N26
cycloneive_lcell_comb \my_processor|alu_A[15]~326 (
// Equation(s):
// \my_processor|alu_A[15]~326_combout  = (\my_processor|FD_IR1|dffe18|q~q  & ((\my_processor|alu_A[15]~325_combout  & ((\my_regfile|gen_registers[7].regs|dffe15|q~q ))) # (!\my_processor|alu_A[15]~325_combout  & (\my_regfile|gen_registers[6].regs|dffe15|q~q 
// )))) # (!\my_processor|FD_IR1|dffe18|q~q  & (((\my_processor|alu_A[15]~325_combout ))))

	.dataa(\my_regfile|gen_registers[6].regs|dffe15|q~q ),
	.datab(\my_processor|FD_IR1|dffe18|q~q ),
	.datac(\my_regfile|gen_registers[7].regs|dffe15|q~q ),
	.datad(\my_processor|alu_A[15]~325_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[15]~326_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[15]~326 .lut_mask = 16'hF388;
defparam \my_processor|alu_A[15]~326 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N4
cycloneive_lcell_comb \my_processor|alu_A[15]~327 (
// Equation(s):
// \my_processor|alu_A[15]~327_combout  = (\my_processor|alu_A[29]~6_combout  & (((\my_processor|alu_A[15]~326_combout ) # (\my_processor|alu_A[29]~7_combout )))) # (!\my_processor|alu_A[29]~6_combout  & (\my_regfile|gen_registers[2].regs|dffe15|q~q  & 
// ((!\my_processor|alu_A[29]~7_combout ))))

	.dataa(\my_regfile|gen_registers[2].regs|dffe15|q~q ),
	.datab(\my_processor|alu_A[15]~326_combout ),
	.datac(\my_processor|alu_A[29]~6_combout ),
	.datad(\my_processor|alu_A[29]~7_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[15]~327_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[15]~327 .lut_mask = 16'hF0CA;
defparam \my_processor|alu_A[15]~327 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N22
cycloneive_lcell_comb \my_processor|alu_A[15]~330 (
// Equation(s):
// \my_processor|alu_A[15]~330_combout  = (\my_processor|alu_A[15]~327_combout  & ((\my_processor|alu_A[15]~329_combout ) # ((!\my_processor|alu_A[29]~7_combout )))) # (!\my_processor|alu_A[15]~327_combout  & (((\my_regfile|gen_registers[3].regs|dffe15|q~q  
// & \my_processor|alu_A[29]~7_combout ))))

	.dataa(\my_processor|alu_A[15]~329_combout ),
	.datab(\my_regfile|gen_registers[3].regs|dffe15|q~q ),
	.datac(\my_processor|alu_A[15]~327_combout ),
	.datad(\my_processor|alu_A[29]~7_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[15]~330_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[15]~330 .lut_mask = 16'hACF0;
defparam \my_processor|alu_A[15]~330 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N18
cycloneive_lcell_comb \my_processor|alu_A[15]~344 (
// Equation(s):
// \my_processor|alu_A[15]~344_combout  = (\my_processor|alu_A[15]~343_combout  & ((\my_processor|alu_A[15]~332_combout ) # ((!\my_processor|alu_A[29]~15_combout )))) # (!\my_processor|alu_A[15]~343_combout  & (((\my_processor|alu_A[29]~15_combout  & 
// \my_processor|alu_A[15]~330_combout ))))

	.dataa(\my_processor|alu_A[15]~343_combout ),
	.datab(\my_processor|alu_A[15]~332_combout ),
	.datac(\my_processor|alu_A[29]~15_combout ),
	.datad(\my_processor|alu_A[15]~330_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[15]~344_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[15]~344 .lut_mask = 16'hDA8A;
defparam \my_processor|alu_A[15]~344 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y31_N24
cycloneive_lcell_comb \my_processor|alu_B[15]~37 (
// Equation(s):
// \my_processor|alu_B[15]~37_combout  = (\my_processor|alu_B[30]~0_combout  & ((\my_processor|alu_B[30]~4_combout ) # ((\my_processor|dx1|DXIR|dffe15|q~q )))) # (!\my_processor|alu_B[30]~0_combout  & (!\my_processor|alu_B[30]~4_combout  & 
// ((\my_processor|dx1|DXB|dffe15|q~q ))))

	.dataa(\my_processor|alu_B[30]~0_combout ),
	.datab(\my_processor|alu_B[30]~4_combout ),
	.datac(\my_processor|dx1|DXIR|dffe15|q~q ),
	.datad(\my_processor|dx1|DXB|dffe15|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_B[15]~37_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_B[15]~37 .lut_mask = 16'hB9A8;
defparam \my_processor|alu_B[15]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y31_N28
cycloneive_lcell_comb \my_processor|alu_B[15]~38 (
// Equation(s):
// \my_processor|alu_B[15]~38_combout  = (\my_processor|alu_B[30]~4_combout  & ((\my_processor|alu_B[15]~37_combout  & (\my_processor|xm1|XMoutput|dffe15|q~q )) # (!\my_processor|alu_B[15]~37_combout  & ((\my_processor|WM_bypass_data[15]~31_combout ))))) # 
// (!\my_processor|alu_B[30]~4_combout  & (((\my_processor|alu_B[15]~37_combout ))))

	.dataa(\my_processor|xm1|XMoutput|dffe15|q~q ),
	.datab(\my_processor|alu_B[30]~4_combout ),
	.datac(\my_processor|WM_bypass_data[15]~31_combout ),
	.datad(\my_processor|alu_B[15]~37_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_B[15]~38_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_B[15]~38 .lut_mask = 16'hBBC0;
defparam \my_processor|alu_B[15]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y30_N28
cycloneive_lcell_comb \my_processor|aluer|subtraction|eba_1|xor7~0 (
// Equation(s):
// \my_processor|aluer|subtraction|eba_1|xor7~0_combout  = \my_processor|alu_B[15]~38_combout  $ (((\my_processor|A_bypass_MX_sel~3_combout  & ((\my_processor|xm1|XMoutput|dffe15|q~q ))) # (!\my_processor|A_bypass_MX_sel~3_combout  & 
// (\my_processor|alu_A[15]~344_combout ))))

	.dataa(\my_processor|alu_A[15]~344_combout ),
	.datab(\my_processor|xm1|XMoutput|dffe15|q~q ),
	.datac(\my_processor|alu_B[15]~38_combout ),
	.datad(\my_processor|A_bypass_MX_sel~3_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|subtraction|eba_1|xor7~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|subtraction|eba_1|xor7~0 .lut_mask = 16'h3C5A;
defparam \my_processor|aluer|subtraction|eba_1|xor7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y25_N23
dffeas \my_regfile|gen_registers[12].regs|dffe12|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[12]~25_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[12].regs|dffe12|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[12].regs|dffe12|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[12].regs|dffe12|q .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y25_N29
dffeas \my_regfile|gen_registers[14].regs|dffe12|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[12]~25_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[14].regs|dffe12|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[14].regs|dffe12|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[14].regs|dffe12|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N22
cycloneive_lcell_comb \my_processor|alu_A[12]~394 (
// Equation(s):
// \my_processor|alu_A[12]~394_combout  = (\my_processor|FD_IR1|dffe17|q~q  & (\my_processor|FD_IR1|dffe18|q~q )) # (!\my_processor|FD_IR1|dffe17|q~q  & ((\my_processor|FD_IR1|dffe18|q~q  & ((\my_regfile|gen_registers[14].regs|dffe12|q~q ))) # 
// (!\my_processor|FD_IR1|dffe18|q~q  & (\my_regfile|gen_registers[12].regs|dffe12|q~q ))))

	.dataa(\my_processor|FD_IR1|dffe17|q~q ),
	.datab(\my_processor|FD_IR1|dffe18|q~q ),
	.datac(\my_regfile|gen_registers[12].regs|dffe12|q~q ),
	.datad(\my_regfile|gen_registers[14].regs|dffe12|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[12]~394_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[12]~394 .lut_mask = 16'hDC98;
defparam \my_processor|alu_A[12]~394 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y25_N7
dffeas \my_regfile|gen_registers[13].regs|dffe12|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[12]~25_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[13].regs|dffe12|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[13].regs|dffe12|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[13].regs|dffe12|q .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y25_N21
dffeas \my_regfile|gen_registers[15].regs|dffe12|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[12]~25_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[15].regs|dffe12|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[15].regs|dffe12|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[15].regs|dffe12|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N20
cycloneive_lcell_comb \my_processor|alu_A[12]~395 (
// Equation(s):
// \my_processor|alu_A[12]~395_combout  = (\my_processor|alu_A[12]~394_combout  & (((\my_regfile|gen_registers[15].regs|dffe12|q~q ) # (!\my_processor|FD_IR1|dffe17|q~q )))) # (!\my_processor|alu_A[12]~394_combout  & 
// (\my_regfile|gen_registers[13].regs|dffe12|q~q  & ((\my_processor|FD_IR1|dffe17|q~q ))))

	.dataa(\my_processor|alu_A[12]~394_combout ),
	.datab(\my_regfile|gen_registers[13].regs|dffe12|q~q ),
	.datac(\my_regfile|gen_registers[15].regs|dffe12|q~q ),
	.datad(\my_processor|FD_IR1|dffe17|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[12]~395_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[12]~395 .lut_mask = 16'hE4AA;
defparam \my_processor|alu_A[12]~395 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y22_N7
dffeas \my_regfile|gen_registers[5].regs|dffe12|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[12]~25_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[5].regs|dffe12|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[5].regs|dffe12|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[5].regs|dffe12|q .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y22_N27
dffeas \my_regfile|gen_registers[7].regs|dffe12|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[12]~25_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[7].regs|dffe12|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[7].regs|dffe12|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[7].regs|dffe12|q .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y22_N21
dffeas \my_regfile|gen_registers[6].regs|dffe12|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[12]~25_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[6].regs|dffe12|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[6].regs|dffe12|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[6].regs|dffe12|q .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y22_N25
dffeas \my_regfile|gen_registers[4].regs|dffe12|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[12]~25_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[4].regs|dffe12|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[4].regs|dffe12|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[4].regs|dffe12|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N24
cycloneive_lcell_comb \my_processor|alu_A[12]~388 (
// Equation(s):
// \my_processor|alu_A[12]~388_combout  = (\my_processor|FD_IR1|dffe18|q~q  & ((\my_regfile|gen_registers[6].regs|dffe12|q~q ) # ((\my_processor|FD_IR1|dffe17|q~q )))) # (!\my_processor|FD_IR1|dffe18|q~q  & (((\my_regfile|gen_registers[4].regs|dffe12|q~q  & 
// !\my_processor|FD_IR1|dffe17|q~q ))))

	.dataa(\my_regfile|gen_registers[6].regs|dffe12|q~q ),
	.datab(\my_processor|FD_IR1|dffe18|q~q ),
	.datac(\my_regfile|gen_registers[4].regs|dffe12|q~q ),
	.datad(\my_processor|FD_IR1|dffe17|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[12]~388_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[12]~388 .lut_mask = 16'hCCB8;
defparam \my_processor|alu_A[12]~388 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N26
cycloneive_lcell_comb \my_processor|alu_A[12]~389 (
// Equation(s):
// \my_processor|alu_A[12]~389_combout  = (\my_processor|FD_IR1|dffe17|q~q  & ((\my_processor|alu_A[12]~388_combout  & ((\my_regfile|gen_registers[7].regs|dffe12|q~q ))) # (!\my_processor|alu_A[12]~388_combout  & (\my_regfile|gen_registers[5].regs|dffe12|q~q 
// )))) # (!\my_processor|FD_IR1|dffe17|q~q  & (((\my_processor|alu_A[12]~388_combout ))))

	.dataa(\my_regfile|gen_registers[5].regs|dffe12|q~q ),
	.datab(\my_processor|FD_IR1|dffe17|q~q ),
	.datac(\my_regfile|gen_registers[7].regs|dffe12|q~q ),
	.datad(\my_processor|alu_A[12]~388_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[12]~389_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[12]~389 .lut_mask = 16'hF388;
defparam \my_processor|alu_A[12]~389 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y21_N21
dffeas \my_regfile|gen_registers[10].regs|dffe12|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[12]~25_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[10].regs|dffe12|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[10].regs|dffe12|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[10].regs|dffe12|q .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y21_N23
dffeas \my_regfile|gen_registers[8].regs|dffe12|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[12]~25_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[8].regs|dffe12|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[8].regs|dffe12|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[8].regs|dffe12|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N24
cycloneive_lcell_comb \my_processor|alu_A[12]~391 (
// Equation(s):
// \my_processor|alu_A[12]~391_combout  = (\my_processor|FD_IR1|dffe17|q~q  & ((\my_regfile|gen_registers[9].regs|dffe12|q~q ) # ((\my_processor|FD_IR1|dffe18|q~q )))) # (!\my_processor|FD_IR1|dffe17|q~q  & (((\my_regfile|gen_registers[8].regs|dffe12|q~q  & 
// !\my_processor|FD_IR1|dffe18|q~q ))))

	.dataa(\my_processor|FD_IR1|dffe17|q~q ),
	.datab(\my_regfile|gen_registers[9].regs|dffe12|q~q ),
	.datac(\my_regfile|gen_registers[8].regs|dffe12|q~q ),
	.datad(\my_processor|FD_IR1|dffe18|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[12]~391_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[12]~391 .lut_mask = 16'hAAD8;
defparam \my_processor|alu_A[12]~391 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y21_N3
dffeas \my_regfile|gen_registers[11].regs|dffe12|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[12]~25_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[11].regs|dffe12|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[11].regs|dffe12|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[11].regs|dffe12|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N2
cycloneive_lcell_comb \my_processor|alu_A[12]~392 (
// Equation(s):
// \my_processor|alu_A[12]~392_combout  = (\my_processor|alu_A[12]~391_combout  & (((\my_regfile|gen_registers[11].regs|dffe12|q~q ) # (!\my_processor|FD_IR1|dffe18|q~q )))) # (!\my_processor|alu_A[12]~391_combout  & 
// (\my_regfile|gen_registers[10].regs|dffe12|q~q  & ((\my_processor|FD_IR1|dffe18|q~q ))))

	.dataa(\my_regfile|gen_registers[10].regs|dffe12|q~q ),
	.datab(\my_processor|alu_A[12]~391_combout ),
	.datac(\my_regfile|gen_registers[11].regs|dffe12|q~q ),
	.datad(\my_processor|FD_IR1|dffe18|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[12]~392_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[12]~392 .lut_mask = 16'hE2CC;
defparam \my_processor|alu_A[12]~392 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y24_N31
dffeas \my_regfile|gen_registers[2].regs|dffe12|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[12]~25_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[2].regs|dffe12|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[2].regs|dffe12|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[2].regs|dffe12|q .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y24_N21
dffeas \my_regfile|gen_registers[3].regs|dffe12|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[12]~25_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[3].regs|dffe12|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[3].regs|dffe12|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[3].regs|dffe12|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N30
cycloneive_lcell_comb \my_processor|alu_A[12]~390 (
// Equation(s):
// \my_processor|alu_A[12]~390_combout  = (\my_processor|alu_A[29]~6_combout  & (\my_processor|alu_A[29]~7_combout )) # (!\my_processor|alu_A[29]~6_combout  & ((\my_processor|alu_A[29]~7_combout  & ((\my_regfile|gen_registers[3].regs|dffe12|q~q ))) # 
// (!\my_processor|alu_A[29]~7_combout  & (\my_regfile|gen_registers[2].regs|dffe12|q~q ))))

	.dataa(\my_processor|alu_A[29]~6_combout ),
	.datab(\my_processor|alu_A[29]~7_combout ),
	.datac(\my_regfile|gen_registers[2].regs|dffe12|q~q ),
	.datad(\my_regfile|gen_registers[3].regs|dffe12|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[12]~390_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[12]~390 .lut_mask = 16'hDC98;
defparam \my_processor|alu_A[12]~390 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N26
cycloneive_lcell_comb \my_processor|alu_A[12]~393 (
// Equation(s):
// \my_processor|alu_A[12]~393_combout  = (\my_processor|alu_A[12]~390_combout  & (((\my_processor|alu_A[12]~392_combout ) # (!\my_processor|alu_A[29]~6_combout )))) # (!\my_processor|alu_A[12]~390_combout  & (\my_processor|alu_A[12]~389_combout  & 
// ((\my_processor|alu_A[29]~6_combout ))))

	.dataa(\my_processor|alu_A[12]~389_combout ),
	.datab(\my_processor|alu_A[12]~392_combout ),
	.datac(\my_processor|alu_A[12]~390_combout ),
	.datad(\my_processor|alu_A[29]~6_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[12]~393_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[12]~393 .lut_mask = 16'hCAF0;
defparam \my_processor|alu_A[12]~393 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y26_N23
dffeas \my_regfile|gen_registers[31].regs|dffe12|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[12]~25_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[31].regs|dffe12|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[31].regs|dffe12|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[31].regs|dffe12|q .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y26_N9
dffeas \my_regfile|gen_registers[23].regs|dffe12|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[12]~25_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[23].regs|dffe12|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[23].regs|dffe12|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[23].regs|dffe12|q .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y27_N31
dffeas \my_regfile|gen_registers[19].regs|dffe12|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[12]~25_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[19].regs|dffe12|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[19].regs|dffe12|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[19].regs|dffe12|q .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y27_N31
dffeas \my_regfile|gen_registers[27].regs|dffe12|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[12]~25_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[27].regs|dffe12|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[27].regs|dffe12|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[27].regs|dffe12|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N30
cycloneive_lcell_comb \my_processor|alu_A[12]~403 (
// Equation(s):
// \my_processor|alu_A[12]~403_combout  = (\my_processor|FD_IR1|dffe19|q~q  & (\my_processor|FD_IR1|dffe20|q~q )) # (!\my_processor|FD_IR1|dffe19|q~q  & ((\my_processor|FD_IR1|dffe20|q~q  & ((\my_regfile|gen_registers[27].regs|dffe12|q~q ))) # 
// (!\my_processor|FD_IR1|dffe20|q~q  & (\my_regfile|gen_registers[19].regs|dffe12|q~q ))))

	.dataa(\my_processor|FD_IR1|dffe19|q~q ),
	.datab(\my_processor|FD_IR1|dffe20|q~q ),
	.datac(\my_regfile|gen_registers[19].regs|dffe12|q~q ),
	.datad(\my_regfile|gen_registers[27].regs|dffe12|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[12]~403_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[12]~403 .lut_mask = 16'hDC98;
defparam \my_processor|alu_A[12]~403 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N8
cycloneive_lcell_comb \my_processor|alu_A[12]~404 (
// Equation(s):
// \my_processor|alu_A[12]~404_combout  = (\my_processor|FD_IR1|dffe19|q~q  & ((\my_processor|alu_A[12]~403_combout  & (\my_regfile|gen_registers[31].regs|dffe12|q~q )) # (!\my_processor|alu_A[12]~403_combout  & 
// ((\my_regfile|gen_registers[23].regs|dffe12|q~q ))))) # (!\my_processor|FD_IR1|dffe19|q~q  & (((\my_processor|alu_A[12]~403_combout ))))

	.dataa(\my_regfile|gen_registers[31].regs|dffe12|q~q ),
	.datab(\my_processor|FD_IR1|dffe19|q~q ),
	.datac(\my_regfile|gen_registers[23].regs|dffe12|q~q ),
	.datad(\my_processor|alu_A[12]~403_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[12]~404_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[12]~404 .lut_mask = 16'hBBC0;
defparam \my_processor|alu_A[12]~404 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y26_N13
dffeas \my_regfile|gen_registers[30].regs|dffe12|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[12]~25_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[30].regs|dffe12|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[30].regs|dffe12|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[30].regs|dffe12|q .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y26_N31
dffeas \my_regfile|gen_registers[26].regs|dffe12|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[12]~25_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[26].regs|dffe12|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[26].regs|dffe12|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[26].regs|dffe12|q .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y26_N29
dffeas \my_regfile|gen_registers[22].regs|dffe12|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[12]~25_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[22].regs|dffe12|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[22].regs|dffe12|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[22].regs|dffe12|q .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y26_N3
dffeas \my_regfile|gen_registers[18].regs|dffe12|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[12]~25_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[18].regs|dffe12|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[18].regs|dffe12|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[18].regs|dffe12|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N2
cycloneive_lcell_comb \my_processor|alu_A[12]~396 (
// Equation(s):
// \my_processor|alu_A[12]~396_combout  = (\my_processor|FD_IR1|dffe20|q~q  & (((\my_processor|FD_IR1|dffe19|q~q )))) # (!\my_processor|FD_IR1|dffe20|q~q  & ((\my_processor|FD_IR1|dffe19|q~q  & (\my_regfile|gen_registers[22].regs|dffe12|q~q )) # 
// (!\my_processor|FD_IR1|dffe19|q~q  & ((\my_regfile|gen_registers[18].regs|dffe12|q~q )))))

	.dataa(\my_regfile|gen_registers[22].regs|dffe12|q~q ),
	.datab(\my_processor|FD_IR1|dffe20|q~q ),
	.datac(\my_regfile|gen_registers[18].regs|dffe12|q~q ),
	.datad(\my_processor|FD_IR1|dffe19|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[12]~396_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[12]~396 .lut_mask = 16'hEE30;
defparam \my_processor|alu_A[12]~396 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N30
cycloneive_lcell_comb \my_processor|alu_A[12]~397 (
// Equation(s):
// \my_processor|alu_A[12]~397_combout  = (\my_processor|FD_IR1|dffe20|q~q  & ((\my_processor|alu_A[12]~396_combout  & (\my_regfile|gen_registers[30].regs|dffe12|q~q )) # (!\my_processor|alu_A[12]~396_combout  & 
// ((\my_regfile|gen_registers[26].regs|dffe12|q~q ))))) # (!\my_processor|FD_IR1|dffe20|q~q  & (((\my_processor|alu_A[12]~396_combout ))))

	.dataa(\my_regfile|gen_registers[30].regs|dffe12|q~q ),
	.datab(\my_processor|FD_IR1|dffe20|q~q ),
	.datac(\my_regfile|gen_registers[26].regs|dffe12|q~q ),
	.datad(\my_processor|alu_A[12]~396_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[12]~397_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[12]~397 .lut_mask = 16'hBBC0;
defparam \my_processor|alu_A[12]~397 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y32_N1
dffeas \my_regfile|gen_registers[21].regs|dffe12|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[12]~25_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[21].regs|dffe12|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[21].regs|dffe12|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[21].regs|dffe12|q .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y32_N17
dffeas \my_regfile|gen_registers[29].regs|dffe12|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[12]~25_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[29].regs|dffe12|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[29].regs|dffe12|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[29].regs|dffe12|q .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y32_N9
dffeas \my_regfile|gen_registers[25].regs|dffe12|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[12]~25_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[25].regs|dffe12|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[25].regs|dffe12|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[25].regs|dffe12|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y32_N18
cycloneive_lcell_comb \my_regfile|gen_registers[17].regs|dffe12|q~feeder (
// Equation(s):
// \my_regfile|gen_registers[17].regs|dffe12|q~feeder_combout  = \my_processor|WM_bypass_data[12]~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|WM_bypass_data[12]~25_combout ),
	.cin(gnd),
	.combout(\my_regfile|gen_registers[17].regs|dffe12|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|gen_registers[17].regs|dffe12|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|gen_registers[17].regs|dffe12|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y32_N19
dffeas \my_regfile|gen_registers[17].regs|dffe12|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|gen_registers[17].regs|dffe12|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|decoder_writeReg|and16~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[17].regs|dffe12|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[17].regs|dffe12|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[17].regs|dffe12|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y32_N30
cycloneive_lcell_comb \my_processor|alu_A[12]~398 (
// Equation(s):
// \my_processor|alu_A[12]~398_combout  = (\my_processor|FD_IR1|dffe19|q~q  & (((\my_processor|FD_IR1|dffe20|q~q )))) # (!\my_processor|FD_IR1|dffe19|q~q  & ((\my_processor|FD_IR1|dffe20|q~q  & (\my_regfile|gen_registers[25].regs|dffe12|q~q )) # 
// (!\my_processor|FD_IR1|dffe20|q~q  & ((\my_regfile|gen_registers[17].regs|dffe12|q~q )))))

	.dataa(\my_processor|FD_IR1|dffe19|q~q ),
	.datab(\my_regfile|gen_registers[25].regs|dffe12|q~q ),
	.datac(\my_processor|FD_IR1|dffe20|q~q ),
	.datad(\my_regfile|gen_registers[17].regs|dffe12|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[12]~398_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[12]~398 .lut_mask = 16'hE5E0;
defparam \my_processor|alu_A[12]~398 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y32_N14
cycloneive_lcell_comb \my_processor|alu_A[12]~399 (
// Equation(s):
// \my_processor|alu_A[12]~399_combout  = (\my_processor|alu_A[12]~398_combout  & (((\my_regfile|gen_registers[29].regs|dffe12|q~q ) # (!\my_processor|FD_IR1|dffe19|q~q )))) # (!\my_processor|alu_A[12]~398_combout  & 
// (\my_regfile|gen_registers[21].regs|dffe12|q~q  & ((\my_processor|FD_IR1|dffe19|q~q ))))

	.dataa(\my_regfile|gen_registers[21].regs|dffe12|q~q ),
	.datab(\my_regfile|gen_registers[29].regs|dffe12|q~q ),
	.datac(\my_processor|alu_A[12]~398_combout ),
	.datad(\my_processor|FD_IR1|dffe19|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[12]~399_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[12]~399 .lut_mask = 16'hCAF0;
defparam \my_processor|alu_A[12]~399 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y29_N31
dffeas \my_regfile|gen_registers[24].regs|dffe12|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[12]~25_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[24].regs|dffe12|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[24].regs|dffe12|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[24].regs|dffe12|q .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y29_N13
dffeas \my_regfile|gen_registers[20].regs|dffe12|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[12]~25_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[20].regs|dffe12|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[20].regs|dffe12|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[20].regs|dffe12|q .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y29_N29
dffeas \my_regfile|gen_registers[16].regs|dffe12|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[12]~25_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[16].regs|dffe12|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[16].regs|dffe12|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[16].regs|dffe12|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y29_N28
cycloneive_lcell_comb \my_processor|alu_A[12]~400 (
// Equation(s):
// \my_processor|alu_A[12]~400_combout  = (\my_processor|FD_IR1|dffe20|q~q  & (((\my_processor|FD_IR1|dffe19|q~q )))) # (!\my_processor|FD_IR1|dffe20|q~q  & ((\my_processor|FD_IR1|dffe19|q~q  & (\my_regfile|gen_registers[20].regs|dffe12|q~q )) # 
// (!\my_processor|FD_IR1|dffe19|q~q  & ((\my_regfile|gen_registers[16].regs|dffe12|q~q )))))

	.dataa(\my_processor|FD_IR1|dffe20|q~q ),
	.datab(\my_regfile|gen_registers[20].regs|dffe12|q~q ),
	.datac(\my_regfile|gen_registers[16].regs|dffe12|q~q ),
	.datad(\my_processor|FD_IR1|dffe19|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[12]~400_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[12]~400 .lut_mask = 16'hEE50;
defparam \my_processor|alu_A[12]~400 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y29_N7
dffeas \my_regfile|gen_registers[28].regs|dffe12|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[12]~25_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[28].regs|dffe12|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[28].regs|dffe12|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[28].regs|dffe12|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y29_N6
cycloneive_lcell_comb \my_processor|alu_A[12]~401 (
// Equation(s):
// \my_processor|alu_A[12]~401_combout  = (\my_processor|alu_A[12]~400_combout  & (((\my_regfile|gen_registers[28].regs|dffe12|q~q ) # (!\my_processor|FD_IR1|dffe20|q~q )))) # (!\my_processor|alu_A[12]~400_combout  & 
// (\my_regfile|gen_registers[24].regs|dffe12|q~q  & ((\my_processor|FD_IR1|dffe20|q~q ))))

	.dataa(\my_regfile|gen_registers[24].regs|dffe12|q~q ),
	.datab(\my_processor|alu_A[12]~400_combout ),
	.datac(\my_regfile|gen_registers[28].regs|dffe12|q~q ),
	.datad(\my_processor|FD_IR1|dffe20|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[12]~401_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[12]~401 .lut_mask = 16'hE2CC;
defparam \my_processor|alu_A[12]~401 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N16
cycloneive_lcell_comb \my_processor|alu_A[12]~402 (
// Equation(s):
// \my_processor|alu_A[12]~402_combout  = (\my_processor|FD_IR1|dffe17|q~q  & ((\my_processor|FD_IR1|dffe18|q~q ) # ((\my_processor|alu_A[12]~399_combout )))) # (!\my_processor|FD_IR1|dffe17|q~q  & (!\my_processor|FD_IR1|dffe18|q~q  & 
// ((\my_processor|alu_A[12]~401_combout ))))

	.dataa(\my_processor|FD_IR1|dffe17|q~q ),
	.datab(\my_processor|FD_IR1|dffe18|q~q ),
	.datac(\my_processor|alu_A[12]~399_combout ),
	.datad(\my_processor|alu_A[12]~401_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[12]~402_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[12]~402 .lut_mask = 16'hB9A8;
defparam \my_processor|alu_A[12]~402 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N14
cycloneive_lcell_comb \my_processor|alu_A[12]~405 (
// Equation(s):
// \my_processor|alu_A[12]~405_combout  = (\my_processor|FD_IR1|dffe18|q~q  & ((\my_processor|alu_A[12]~402_combout  & (\my_processor|alu_A[12]~404_combout )) # (!\my_processor|alu_A[12]~402_combout  & ((\my_processor|alu_A[12]~397_combout ))))) # 
// (!\my_processor|FD_IR1|dffe18|q~q  & (((\my_processor|alu_A[12]~402_combout ))))

	.dataa(\my_processor|alu_A[12]~404_combout ),
	.datab(\my_processor|FD_IR1|dffe18|q~q ),
	.datac(\my_processor|alu_A[12]~397_combout ),
	.datad(\my_processor|alu_A[12]~402_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[12]~405_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[12]~405 .lut_mask = 16'hBBC0;
defparam \my_processor|alu_A[12]~405 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N20
cycloneive_lcell_comb \my_processor|alu_A[12]~406 (
// Equation(s):
// \my_processor|alu_A[12]~406_combout  = (\my_processor|alu_A[0]~26_combout  & (((\my_processor|alu_A[29]~27_combout )))) # (!\my_processor|alu_A[0]~26_combout  & ((\my_processor|alu_A[29]~27_combout  & (\my_processor|WM_bypass_data[12]~25_combout )) # 
// (!\my_processor|alu_A[29]~27_combout  & ((\my_processor|alu_A[12]~405_combout )))))

	.dataa(\my_processor|WM_bypass_data[12]~25_combout ),
	.datab(\my_processor|alu_A[12]~405_combout ),
	.datac(\my_processor|alu_A[0]~26_combout ),
	.datad(\my_processor|alu_A[29]~27_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[12]~406_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[12]~406 .lut_mask = 16'hFA0C;
defparam \my_processor|alu_A[12]~406 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N10
cycloneive_lcell_comb \my_processor|alu_A[12]~407 (
// Equation(s):
// \my_processor|alu_A[12]~407_combout  = (\my_processor|alu_A[29]~15_combout  & ((\my_processor|alu_A[12]~406_combout  & (\my_processor|alu_A[12]~395_combout )) # (!\my_processor|alu_A[12]~406_combout  & ((\my_processor|alu_A[12]~393_combout ))))) # 
// (!\my_processor|alu_A[29]~15_combout  & (((\my_processor|alu_A[12]~406_combout ))))

	.dataa(\my_processor|alu_A[29]~15_combout ),
	.datab(\my_processor|alu_A[12]~395_combout ),
	.datac(\my_processor|alu_A[12]~393_combout ),
	.datad(\my_processor|alu_A[12]~406_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[12]~407_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[12]~407 .lut_mask = 16'hDDA0;
defparam \my_processor|alu_A[12]~407 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N22
cycloneive_lcell_comb \my_processor|aluer|and_func|gen1[12].and_func (
// Equation(s):
// \my_processor|aluer|and_func|gen1[12].and_func~combout  = (\my_processor|alu_B[12]~32_combout  & ((\my_processor|A_bypass_MX_sel~3_combout  & ((\my_processor|xm1|XMoutput|dffe12|q~q ))) # (!\my_processor|A_bypass_MX_sel~3_combout  & 
// (\my_processor|alu_A[12]~407_combout ))))

	.dataa(\my_processor|alu_A[12]~407_combout ),
	.datab(\my_processor|xm1|XMoutput|dffe12|q~q ),
	.datac(\my_processor|A_bypass_MX_sel~3_combout ),
	.datad(\my_processor|alu_B[12]~32_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|and_func|gen1[12].and_func~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|and_func|gen1[12].and_func .lut_mask = 16'hCA00;
defparam \my_processor|aluer|and_func|gen1[12].and_func .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y31_N22
cycloneive_lcell_comb \my_processor|alu_B[13]~33 (
// Equation(s):
// \my_processor|alu_B[13]~33_combout  = (\my_processor|alu_B[30]~4_combout  & (((\my_processor|alu_B[30]~0_combout )))) # (!\my_processor|alu_B[30]~4_combout  & ((\my_processor|alu_B[30]~0_combout  & (\my_processor|dx1|DXIR|dffe13|q~q )) # 
// (!\my_processor|alu_B[30]~0_combout  & ((\my_processor|dx1|DXB|dffe13|q~q )))))

	.dataa(\my_processor|dx1|DXIR|dffe13|q~q ),
	.datab(\my_processor|dx1|DXB|dffe13|q~q ),
	.datac(\my_processor|alu_B[30]~4_combout ),
	.datad(\my_processor|alu_B[30]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_B[13]~33_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_B[13]~33 .lut_mask = 16'hFA0C;
defparam \my_processor|alu_B[13]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y31_N8
cycloneive_lcell_comb \my_processor|alu_B[13]~34 (
// Equation(s):
// \my_processor|alu_B[13]~34_combout  = (\my_processor|alu_B[30]~4_combout  & ((\my_processor|alu_B[13]~33_combout  & (\my_processor|xm1|XMoutput|dffe13|q~q )) # (!\my_processor|alu_B[13]~33_combout  & ((\my_processor|WM_bypass_data[13]~27_combout ))))) # 
// (!\my_processor|alu_B[30]~4_combout  & (((\my_processor|alu_B[13]~33_combout ))))

	.dataa(\my_processor|xm1|XMoutput|dffe13|q~q ),
	.datab(\my_processor|alu_B[30]~4_combout ),
	.datac(\my_processor|alu_B[13]~33_combout ),
	.datad(\my_processor|WM_bypass_data[13]~27_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_B[13]~34_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_B[13]~34 .lut_mask = 16'hBCB0;
defparam \my_processor|alu_B[13]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N6
cycloneive_lcell_comb \my_processor|alu_B[10]~27 (
// Equation(s):
// \my_processor|alu_B[10]~27_combout  = (\my_processor|alu_B[30]~4_combout  & (((\my_processor|alu_B[30]~0_combout ) # (\my_processor|WM_bypass_data[10]~21_combout )))) # (!\my_processor|alu_B[30]~4_combout  & (\my_processor|dx1|DXB|dffe10|q~q  & 
// (!\my_processor|alu_B[30]~0_combout )))

	.dataa(\my_processor|alu_B[30]~4_combout ),
	.datab(\my_processor|dx1|DXB|dffe10|q~q ),
	.datac(\my_processor|alu_B[30]~0_combout ),
	.datad(\my_processor|WM_bypass_data[10]~21_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_B[10]~27_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_B[10]~27 .lut_mask = 16'hAEA4;
defparam \my_processor|alu_B[10]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N8
cycloneive_lcell_comb \my_processor|alu_B[10]~28 (
// Equation(s):
// \my_processor|alu_B[10]~28_combout  = (\my_processor|alu_B[10]~27_combout  & (((\my_processor|xm1|XMoutput|dffe10|q~q ) # (!\my_processor|alu_B[30]~0_combout )))) # (!\my_processor|alu_B[10]~27_combout  & (\my_processor|dx1|DXIR|dffe10|q~q  & 
// (\my_processor|alu_B[30]~0_combout )))

	.dataa(\my_processor|alu_B[10]~27_combout ),
	.datab(\my_processor|dx1|DXIR|dffe10|q~q ),
	.datac(\my_processor|alu_B[30]~0_combout ),
	.datad(\my_processor|xm1|XMoutput|dffe10|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_B[10]~28_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_B[10]~28 .lut_mask = 16'hEA4A;
defparam \my_processor|alu_B[10]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N26
cycloneive_lcell_comb \my_processor|aluer|addition|eba_1|orc2~0 (
// Equation(s):
// \my_processor|aluer|addition|eba_1|orc2~0_combout  = (\my_processor|alu_B[10]~28_combout  & ((\my_processor|A_bypass_MX_sel~3_combout  & (\my_processor|xm1|XMoutput|dffe10|q~q )) # (!\my_processor|A_bypass_MX_sel~3_combout  & 
// ((\my_processor|alu_A[10]~449_combout )))))

	.dataa(\my_processor|xm1|XMoutput|dffe10|q~q ),
	.datab(\my_processor|A_bypass_MX_sel~3_combout ),
	.datac(\my_processor|alu_B[10]~28_combout ),
	.datad(\my_processor|alu_A[10]~449_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|addition|eba_1|orc2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|addition|eba_1|orc2~0 .lut_mask = 16'hB080;
defparam \my_processor|aluer|addition|eba_1|orc2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N22
cycloneive_lcell_comb \my_processor|aluer|addition|eba_1|orc0~0 (
// Equation(s):
// \my_processor|aluer|addition|eba_1|orc0~0_combout  = (\my_processor|alu_B[8]~24_combout  & ((\my_processor|A_bypass_MX_sel~3_combout  & ((\my_processor|xm1|XMoutput|dffe8|q~q ))) # (!\my_processor|A_bypass_MX_sel~3_combout  & 
// (\my_processor|alu_A[8]~491_combout ))))

	.dataa(\my_processor|alu_A[8]~491_combout ),
	.datab(\my_processor|xm1|XMoutput|dffe8|q~q ),
	.datac(\my_processor|A_bypass_MX_sel~3_combout ),
	.datad(\my_processor|alu_B[8]~24_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|addition|eba_1|orc0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|addition|eba_1|orc0~0 .lut_mask = 16'hCA00;
defparam \my_processor|aluer|addition|eba_1|orc0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N0
cycloneive_lcell_comb \my_processor|aluer|addition|eba_0|orc6~0 (
// Equation(s):
// \my_processor|aluer|addition|eba_0|orc6~0_combout  = (\my_processor|alu_B[6]~20_combout  & ((\my_processor|A_bypass_MX_sel~3_combout  & (\my_processor|xm1|XMoutput|dffe6|q~q )) # (!\my_processor|A_bypass_MX_sel~3_combout  & 
// ((\my_processor|alu_A[6]~533_combout )))))

	.dataa(\my_processor|alu_B[6]~20_combout ),
	.datab(\my_processor|xm1|XMoutput|dffe6|q~q ),
	.datac(\my_processor|A_bypass_MX_sel~3_combout ),
	.datad(\my_processor|alu_A[6]~533_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|addition|eba_0|orc6~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|addition|eba_0|orc6~0 .lut_mask = 16'h8A80;
defparam \my_processor|aluer|addition|eba_0|orc6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N2
cycloneive_lcell_comb \my_processor|alu_B[4]~15 (
// Equation(s):
// \my_processor|alu_B[4]~15_combout  = (\my_processor|alu_B[30]~4_combout  & (((\my_processor|alu_B[30]~0_combout ) # (\my_processor|WM_bypass_data[4]~9_combout )))) # (!\my_processor|alu_B[30]~4_combout  & (\my_processor|dx1|DXB|dffe4|q~q  & 
// (!\my_processor|alu_B[30]~0_combout )))

	.dataa(\my_processor|dx1|DXB|dffe4|q~q ),
	.datab(\my_processor|alu_B[30]~4_combout ),
	.datac(\my_processor|alu_B[30]~0_combout ),
	.datad(\my_processor|WM_bypass_data[4]~9_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_B[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_B[4]~15 .lut_mask = 16'hCEC2;
defparam \my_processor|alu_B[4]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N0
cycloneive_lcell_comb \my_processor|alu_B[4]~16 (
// Equation(s):
// \my_processor|alu_B[4]~16_combout  = (\my_processor|alu_B[30]~0_combout  & ((\my_processor|alu_B[4]~15_combout  & (\my_processor|xm1|XMoutput|dffe4|q~q )) # (!\my_processor|alu_B[4]~15_combout  & ((\my_processor|dx1|DXIR|dffe4|q~q ))))) # 
// (!\my_processor|alu_B[30]~0_combout  & (((\my_processor|alu_B[4]~15_combout ))))

	.dataa(\my_processor|xm1|XMoutput|dffe4|q~q ),
	.datab(\my_processor|dx1|DXIR|dffe4|q~q ),
	.datac(\my_processor|alu_B[30]~0_combout ),
	.datad(\my_processor|alu_B[4]~15_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_B[4]~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_B[4]~16 .lut_mask = 16'hAFC0;
defparam \my_processor|alu_B[4]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N14
cycloneive_lcell_comb \my_processor|aluer|addition|eba_0|orc4~0 (
// Equation(s):
// \my_processor|aluer|addition|eba_0|orc4~0_combout  = (\my_processor|alu_B[4]~16_combout  & ((\my_processor|A_bypass_MX_sel~3_combout  & (\my_processor|xm1|XMoutput|dffe4|q~q )) # (!\my_processor|A_bypass_MX_sel~3_combout  & 
// ((\my_processor|alu_A[4]~575_combout )))))

	.dataa(\my_processor|A_bypass_MX_sel~3_combout ),
	.datab(\my_processor|alu_B[4]~16_combout ),
	.datac(\my_processor|xm1|XMoutput|dffe4|q~q ),
	.datad(\my_processor|alu_A[4]~575_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|addition|eba_0|orc4~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|addition|eba_0|orc4~0 .lut_mask = 16'hC480;
defparam \my_processor|aluer|addition|eba_0|orc4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N4
cycloneive_lcell_comb \my_regfile|gen_registers[8].regs|dffe5|q~feeder (
// Equation(s):
// \my_regfile|gen_registers[8].regs|dffe5|q~feeder_combout  = \my_processor|WM_bypass_data[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|WM_bypass_data[5]~11_combout ),
	.cin(gnd),
	.combout(\my_regfile|gen_registers[8].regs|dffe5|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|gen_registers[8].regs|dffe5|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|gen_registers[8].regs|dffe5|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y21_N5
dffeas \my_regfile|gen_registers[8].regs|dffe5|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|gen_registers[8].regs|dffe5|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|decoder_writeReg|and16~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[8].regs|dffe5|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[8].regs|dffe5|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[8].regs|dffe5|q .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y21_N7
dffeas \my_regfile|gen_registers[10].regs|dffe5|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[5]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[10].regs|dffe5|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[10].regs|dffe5|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[10].regs|dffe5|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N6
cycloneive_lcell_comb \my_processor|dx1|B_in[5]~93 (
// Equation(s):
// \my_processor|dx1|B_in[5]~93_combout  = (\my_processor|ctrl_readRegB[1]~1_combout  & (((\my_regfile|gen_registers[10].regs|dffe5|q~q ) # (\my_processor|ctrl_readRegB[0]~0_combout )))) # (!\my_processor|ctrl_readRegB[1]~1_combout  & 
// (\my_regfile|gen_registers[8].regs|dffe5|q~q  & ((!\my_processor|ctrl_readRegB[0]~0_combout ))))

	.dataa(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datab(\my_regfile|gen_registers[8].regs|dffe5|q~q ),
	.datac(\my_regfile|gen_registers[10].regs|dffe5|q~q ),
	.datad(\my_processor|ctrl_readRegB[0]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[5]~93_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[5]~93 .lut_mask = 16'hAAE4;
defparam \my_processor|dx1|B_in[5]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N0
cycloneive_lcell_comb \my_regfile|gen_registers[11].regs|dffe5|q~feeder (
// Equation(s):
// \my_regfile|gen_registers[11].regs|dffe5|q~feeder_combout  = \my_processor|WM_bypass_data[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|WM_bypass_data[5]~11_combout ),
	.cin(gnd),
	.combout(\my_regfile|gen_registers[11].regs|dffe5|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|gen_registers[11].regs|dffe5|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|gen_registers[11].regs|dffe5|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y21_N1
dffeas \my_regfile|gen_registers[11].regs|dffe5|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|gen_registers[11].regs|dffe5|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|decoder_writeReg|and16~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[11].regs|dffe5|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[11].regs|dffe5|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[11].regs|dffe5|q .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y21_N17
dffeas \my_regfile|gen_registers[9].regs|dffe5|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[5]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[9].regs|dffe5|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[9].regs|dffe5|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[9].regs|dffe5|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N16
cycloneive_lcell_comb \my_processor|dx1|B_in[5]~94 (
// Equation(s):
// \my_processor|dx1|B_in[5]~94_combout  = (\my_processor|dx1|B_in[5]~93_combout  & ((\my_regfile|gen_registers[11].regs|dffe5|q~q ) # ((!\my_processor|ctrl_readRegB[0]~0_combout )))) # (!\my_processor|dx1|B_in[5]~93_combout  & 
// (((\my_regfile|gen_registers[9].regs|dffe5|q~q  & \my_processor|ctrl_readRegB[0]~0_combout ))))

	.dataa(\my_processor|dx1|B_in[5]~93_combout ),
	.datab(\my_regfile|gen_registers[11].regs|dffe5|q~q ),
	.datac(\my_regfile|gen_registers[9].regs|dffe5|q~q ),
	.datad(\my_processor|ctrl_readRegB[0]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[5]~94_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[5]~94 .lut_mask = 16'hD8AA;
defparam \my_processor|dx1|B_in[5]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y24_N13
dffeas \my_regfile|gen_registers[3].regs|dffe5|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[5]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[3].regs|dffe5|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[3].regs|dffe5|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[3].regs|dffe5|q .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y24_N15
dffeas \my_regfile|gen_registers[2].regs|dffe5|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[5]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[2].regs|dffe5|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[2].regs|dffe5|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[2].regs|dffe5|q .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y22_N3
dffeas \my_regfile|gen_registers[7].regs|dffe5|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[5]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[7].regs|dffe5|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[7].regs|dffe5|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[7].regs|dffe5|q .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y22_N17
dffeas \my_regfile|gen_registers[6].regs|dffe5|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[5]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[6].regs|dffe5|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[6].regs|dffe5|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[6].regs|dffe5|q .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y22_N1
dffeas \my_regfile|gen_registers[4].regs|dffe5|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[5]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[4].regs|dffe5|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[4].regs|dffe5|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[4].regs|dffe5|q .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y22_N11
dffeas \my_regfile|gen_registers[5].regs|dffe5|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[5]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[5].regs|dffe5|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[5].regs|dffe5|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[5].regs|dffe5|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N10
cycloneive_lcell_comb \my_processor|dx1|B_in[5]~90 (
// Equation(s):
// \my_processor|dx1|B_in[5]~90_combout  = (\my_processor|ctrl_readRegB[0]~0_combout  & (((\my_regfile|gen_registers[5].regs|dffe5|q~q ) # (\my_processor|ctrl_readRegB[1]~1_combout )))) # (!\my_processor|ctrl_readRegB[0]~0_combout  & 
// (\my_regfile|gen_registers[4].regs|dffe5|q~q  & ((!\my_processor|ctrl_readRegB[1]~1_combout ))))

	.dataa(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datab(\my_regfile|gen_registers[4].regs|dffe5|q~q ),
	.datac(\my_regfile|gen_registers[5].regs|dffe5|q~q ),
	.datad(\my_processor|ctrl_readRegB[1]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[5]~90_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[5]~90 .lut_mask = 16'hAAE4;
defparam \my_processor|dx1|B_in[5]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N16
cycloneive_lcell_comb \my_processor|dx1|B_in[5]~91 (
// Equation(s):
// \my_processor|dx1|B_in[5]~91_combout  = (\my_processor|ctrl_readRegB[1]~1_combout  & ((\my_processor|dx1|B_in[5]~90_combout  & (\my_regfile|gen_registers[7].regs|dffe5|q~q )) # (!\my_processor|dx1|B_in[5]~90_combout  & 
// ((\my_regfile|gen_registers[6].regs|dffe5|q~q ))))) # (!\my_processor|ctrl_readRegB[1]~1_combout  & (((\my_processor|dx1|B_in[5]~90_combout ))))

	.dataa(\my_regfile|gen_registers[7].regs|dffe5|q~q ),
	.datab(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datac(\my_regfile|gen_registers[6].regs|dffe5|q~q ),
	.datad(\my_processor|dx1|B_in[5]~90_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[5]~91_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[5]~91 .lut_mask = 16'hBBC0;
defparam \my_processor|dx1|B_in[5]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N30
cycloneive_lcell_comb \my_processor|dx1|B_in[5]~92 (
// Equation(s):
// \my_processor|dx1|B_in[5]~92_combout  = (\my_processor|dx1|DXB|dffe5|q~11_combout  & ((\my_processor|dx1|DXB|dffe5|q~9_combout ) # ((\my_processor|dx1|B_in[5]~91_combout )))) # (!\my_processor|dx1|DXB|dffe5|q~11_combout  & 
// (!\my_processor|dx1|DXB|dffe5|q~9_combout  & (\my_regfile|gen_registers[2].regs|dffe5|q~q )))

	.dataa(\my_processor|dx1|DXB|dffe5|q~11_combout ),
	.datab(\my_processor|dx1|DXB|dffe5|q~9_combout ),
	.datac(\my_regfile|gen_registers[2].regs|dffe5|q~q ),
	.datad(\my_processor|dx1|B_in[5]~91_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[5]~92_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[5]~92 .lut_mask = 16'hBA98;
defparam \my_processor|dx1|B_in[5]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N12
cycloneive_lcell_comb \my_processor|dx1|B_in[5]~95 (
// Equation(s):
// \my_processor|dx1|B_in[5]~95_combout  = (\my_processor|dx1|DXB|dffe5|q~9_combout  & ((\my_processor|dx1|B_in[5]~92_combout  & (\my_processor|dx1|B_in[5]~94_combout )) # (!\my_processor|dx1|B_in[5]~92_combout  & 
// ((\my_regfile|gen_registers[3].regs|dffe5|q~q ))))) # (!\my_processor|dx1|DXB|dffe5|q~9_combout  & (((\my_processor|dx1|B_in[5]~92_combout ))))

	.dataa(\my_processor|dx1|B_in[5]~94_combout ),
	.datab(\my_processor|dx1|DXB|dffe5|q~9_combout ),
	.datac(\my_regfile|gen_registers[3].regs|dffe5|q~q ),
	.datad(\my_processor|dx1|B_in[5]~92_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[5]~95_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[5]~95 .lut_mask = 16'hBBC0;
defparam \my_processor|dx1|B_in[5]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y25_N3
dffeas \my_regfile|gen_registers[15].regs|dffe5|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[5]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[15].regs|dffe5|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[15].regs|dffe5|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[15].regs|dffe5|q .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y25_N25
dffeas \my_regfile|gen_registers[13].regs|dffe5|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[5]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[13].regs|dffe5|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[13].regs|dffe5|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[13].regs|dffe5|q .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y25_N5
dffeas \my_regfile|gen_registers[12].regs|dffe5|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[5]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[12].regs|dffe5|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[12].regs|dffe5|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[12].regs|dffe5|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N24
cycloneive_lcell_comb \my_processor|dx1|B_in[5]~96 (
// Equation(s):
// \my_processor|dx1|B_in[5]~96_combout  = (\my_processor|ctrl_readRegB[1]~1_combout  & (\my_processor|ctrl_readRegB[0]~0_combout )) # (!\my_processor|ctrl_readRegB[1]~1_combout  & ((\my_processor|ctrl_readRegB[0]~0_combout  & 
// (\my_regfile|gen_registers[13].regs|dffe5|q~q )) # (!\my_processor|ctrl_readRegB[0]~0_combout  & ((\my_regfile|gen_registers[12].regs|dffe5|q~q )))))

	.dataa(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datac(\my_regfile|gen_registers[13].regs|dffe5|q~q ),
	.datad(\my_regfile|gen_registers[12].regs|dffe5|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[5]~96_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[5]~96 .lut_mask = 16'hD9C8;
defparam \my_processor|dx1|B_in[5]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N26
cycloneive_lcell_comb \my_processor|dx1|B_in[5]~97 (
// Equation(s):
// \my_processor|dx1|B_in[5]~97_combout  = (\my_processor|ctrl_readRegB[1]~1_combout  & ((\my_processor|dx1|B_in[5]~96_combout  & (\my_regfile|gen_registers[15].regs|dffe5|q~q )) # (!\my_processor|dx1|B_in[5]~96_combout  & 
// ((\my_regfile|gen_registers[14].regs|dffe5|q~q ))))) # (!\my_processor|ctrl_readRegB[1]~1_combout  & (((\my_processor|dx1|B_in[5]~96_combout ))))

	.dataa(\my_regfile|gen_registers[15].regs|dffe5|q~q ),
	.datab(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datac(\my_regfile|gen_registers[14].regs|dffe5|q~q ),
	.datad(\my_processor|dx1|B_in[5]~96_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[5]~97_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[5]~97 .lut_mask = 16'hBBC0;
defparam \my_processor|dx1|B_in[5]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N28
cycloneive_lcell_comb \my_processor|dx1|DXB|dffe5|q~0 (
// Equation(s):
// \my_processor|dx1|DXB|dffe5|q~0_combout  = (\my_processor|dx1|DXB|dffe5|q~12_combout  & ((\my_processor|dx1|B_in[5]~97_combout ))) # (!\my_processor|dx1|DXB|dffe5|q~12_combout  & (\my_processor|dx1|B_in[5]~95_combout ))

	.dataa(\my_processor|dx1|B_in[5]~95_combout ),
	.datab(\my_processor|dx1|B_in[5]~97_combout ),
	.datac(gnd),
	.datad(\my_processor|dx1|DXB|dffe5|q~12_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|DXB|dffe5|q~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|DXB|dffe5|q~0 .lut_mask = 16'hCCAA;
defparam \my_processor|dx1|DXB|dffe5|q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y32_N5
dffeas \my_regfile|gen_registers[21].regs|dffe5|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[5]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[21].regs|dffe5|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[21].regs|dffe5|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[21].regs|dffe5|q .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y32_N21
dffeas \my_regfile|gen_registers[29].regs|dffe5|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[5]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[29].regs|dffe5|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[29].regs|dffe5|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[29].regs|dffe5|q .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y32_N11
dffeas \my_regfile|gen_registers[17].regs|dffe5|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[5]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[17].regs|dffe5|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[17].regs|dffe5|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[17].regs|dffe5|q .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y32_N7
dffeas \my_regfile|gen_registers[25].regs|dffe5|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[5]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[25].regs|dffe5|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[25].regs|dffe5|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[25].regs|dffe5|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y32_N6
cycloneive_lcell_comb \my_processor|dx1|B_in[5]~98 (
// Equation(s):
// \my_processor|dx1|B_in[5]~98_combout  = (\my_processor|ctrl_readRegB[2]~2_combout  & (((\my_processor|ctrl_readRegB[3]~3_combout )))) # (!\my_processor|ctrl_readRegB[2]~2_combout  & ((\my_processor|ctrl_readRegB[3]~3_combout  & 
// ((\my_regfile|gen_registers[25].regs|dffe5|q~q ))) # (!\my_processor|ctrl_readRegB[3]~3_combout  & (\my_regfile|gen_registers[17].regs|dffe5|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datab(\my_regfile|gen_registers[17].regs|dffe5|q~q ),
	.datac(\my_regfile|gen_registers[25].regs|dffe5|q~q ),
	.datad(\my_processor|ctrl_readRegB[3]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[5]~98_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[5]~98 .lut_mask = 16'hFA44;
defparam \my_processor|dx1|B_in[5]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y32_N20
cycloneive_lcell_comb \my_processor|dx1|B_in[5]~99 (
// Equation(s):
// \my_processor|dx1|B_in[5]~99_combout  = (\my_processor|ctrl_readRegB[2]~2_combout  & ((\my_processor|dx1|B_in[5]~98_combout  & ((\my_regfile|gen_registers[29].regs|dffe5|q~q ))) # (!\my_processor|dx1|B_in[5]~98_combout  & 
// (\my_regfile|gen_registers[21].regs|dffe5|q~q )))) # (!\my_processor|ctrl_readRegB[2]~2_combout  & (((\my_processor|dx1|B_in[5]~98_combout ))))

	.dataa(\my_regfile|gen_registers[21].regs|dffe5|q~q ),
	.datab(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datac(\my_regfile|gen_registers[29].regs|dffe5|q~q ),
	.datad(\my_processor|dx1|B_in[5]~98_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[5]~99_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[5]~99 .lut_mask = 16'hF388;
defparam \my_processor|dx1|B_in[5]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y26_N31
dffeas \my_regfile|gen_registers[18].regs|dffe5|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[5]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[18].regs|dffe5|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[18].regs|dffe5|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[18].regs|dffe5|q .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y26_N13
dffeas \my_regfile|gen_registers[22].regs|dffe5|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[5]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[22].regs|dffe5|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[22].regs|dffe5|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[22].regs|dffe5|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N12
cycloneive_lcell_comb \my_processor|dx1|B_in[5]~100 (
// Equation(s):
// \my_processor|dx1|B_in[5]~100_combout  = (\my_processor|ctrl_readRegB[2]~2_combout  & (((\my_regfile|gen_registers[22].regs|dffe5|q~q ) # (\my_processor|ctrl_readRegB[3]~3_combout )))) # (!\my_processor|ctrl_readRegB[2]~2_combout  & 
// (\my_regfile|gen_registers[18].regs|dffe5|q~q  & ((!\my_processor|ctrl_readRegB[3]~3_combout ))))

	.dataa(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datab(\my_regfile|gen_registers[18].regs|dffe5|q~q ),
	.datac(\my_regfile|gen_registers[22].regs|dffe5|q~q ),
	.datad(\my_processor|ctrl_readRegB[3]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[5]~100_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[5]~100 .lut_mask = 16'hAAE4;
defparam \my_processor|dx1|B_in[5]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y26_N23
dffeas \my_regfile|gen_registers[30].regs|dffe5|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[5]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[30].regs|dffe5|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[30].regs|dffe5|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[30].regs|dffe5|q .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y26_N23
dffeas \my_regfile|gen_registers[26].regs|dffe5|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[5]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[26].regs|dffe5|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[26].regs|dffe5|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[26].regs|dffe5|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N22
cycloneive_lcell_comb \my_processor|dx1|B_in[5]~101 (
// Equation(s):
// \my_processor|dx1|B_in[5]~101_combout  = (\my_processor|dx1|B_in[5]~100_combout  & ((\my_regfile|gen_registers[30].regs|dffe5|q~q ) # ((!\my_processor|ctrl_readRegB[3]~3_combout )))) # (!\my_processor|dx1|B_in[5]~100_combout  & 
// (((\my_regfile|gen_registers[26].regs|dffe5|q~q  & \my_processor|ctrl_readRegB[3]~3_combout ))))

	.dataa(\my_processor|dx1|B_in[5]~100_combout ),
	.datab(\my_regfile|gen_registers[30].regs|dffe5|q~q ),
	.datac(\my_regfile|gen_registers[26].regs|dffe5|q~q ),
	.datad(\my_processor|ctrl_readRegB[3]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[5]~101_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[5]~101 .lut_mask = 16'hD8AA;
defparam \my_processor|dx1|B_in[5]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y26_N29
dffeas \my_regfile|gen_registers[16].regs|dffe5|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[5]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[16].regs|dffe5|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[16].regs|dffe5|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[16].regs|dffe5|q .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y28_N13
dffeas \my_regfile|gen_registers[20].regs|dffe5|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[5]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[20].regs|dffe5|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[20].regs|dffe5|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[20].regs|dffe5|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N12
cycloneive_lcell_comb \my_processor|dx1|B_in[5]~102 (
// Equation(s):
// \my_processor|dx1|B_in[5]~102_combout  = (\my_processor|ctrl_readRegB[2]~2_combout  & (((\my_regfile|gen_registers[20].regs|dffe5|q~q ) # (\my_processor|ctrl_readRegB[3]~3_combout )))) # (!\my_processor|ctrl_readRegB[2]~2_combout  & 
// (\my_regfile|gen_registers[16].regs|dffe5|q~q  & ((!\my_processor|ctrl_readRegB[3]~3_combout ))))

	.dataa(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datab(\my_regfile|gen_registers[16].regs|dffe5|q~q ),
	.datac(\my_regfile|gen_registers[20].regs|dffe5|q~q ),
	.datad(\my_processor|ctrl_readRegB[3]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[5]~102_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[5]~102 .lut_mask = 16'hAAE4;
defparam \my_processor|dx1|B_in[5]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y28_N3
dffeas \my_regfile|gen_registers[24].regs|dffe5|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[5]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[24].regs|dffe5|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[24].regs|dffe5|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[24].regs|dffe5|q .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y26_N11
dffeas \my_regfile|gen_registers[28].regs|dffe5|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[5]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[28].regs|dffe5|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[28].regs|dffe5|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[28].regs|dffe5|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N2
cycloneive_lcell_comb \my_processor|dx1|B_in[5]~103 (
// Equation(s):
// \my_processor|dx1|B_in[5]~103_combout  = (\my_processor|dx1|B_in[5]~102_combout  & (((\my_regfile|gen_registers[28].regs|dffe5|q~q )) # (!\my_processor|ctrl_readRegB[3]~3_combout ))) # (!\my_processor|dx1|B_in[5]~102_combout  & 
// (\my_processor|ctrl_readRegB[3]~3_combout  & (\my_regfile|gen_registers[24].regs|dffe5|q~q )))

	.dataa(\my_processor|dx1|B_in[5]~102_combout ),
	.datab(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datac(\my_regfile|gen_registers[24].regs|dffe5|q~q ),
	.datad(\my_regfile|gen_registers[28].regs|dffe5|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[5]~103_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[5]~103 .lut_mask = 16'hEA62;
defparam \my_processor|dx1|B_in[5]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N16
cycloneive_lcell_comb \my_processor|dx1|B_in[5]~104 (
// Equation(s):
// \my_processor|dx1|B_in[5]~104_combout  = (\my_processor|ctrl_readRegB[1]~1_combout  & ((\my_processor|dx1|B_in[5]~101_combout ) # ((\my_processor|ctrl_readRegB[0]~0_combout )))) # (!\my_processor|ctrl_readRegB[1]~1_combout  & 
// (((!\my_processor|ctrl_readRegB[0]~0_combout  & \my_processor|dx1|B_in[5]~103_combout ))))

	.dataa(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datab(\my_processor|dx1|B_in[5]~101_combout ),
	.datac(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datad(\my_processor|dx1|B_in[5]~103_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[5]~104_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[5]~104 .lut_mask = 16'hADA8;
defparam \my_processor|dx1|B_in[5]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y27_N13
dffeas \my_regfile|gen_registers[27].regs|dffe5|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[5]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[27].regs|dffe5|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[27].regs|dffe5|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[27].regs|dffe5|q .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y27_N29
dffeas \my_regfile|gen_registers[19].regs|dffe5|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[5]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[19].regs|dffe5|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[19].regs|dffe5|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[19].regs|dffe5|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N12
cycloneive_lcell_comb \my_processor|dx1|B_in[5]~105 (
// Equation(s):
// \my_processor|dx1|B_in[5]~105_combout  = (\my_processor|ctrl_readRegB[2]~2_combout  & (\my_processor|ctrl_readRegB[3]~3_combout )) # (!\my_processor|ctrl_readRegB[2]~2_combout  & ((\my_processor|ctrl_readRegB[3]~3_combout  & 
// (\my_regfile|gen_registers[27].regs|dffe5|q~q )) # (!\my_processor|ctrl_readRegB[3]~3_combout  & ((\my_regfile|gen_registers[19].regs|dffe5|q~q )))))

	.dataa(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datab(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datac(\my_regfile|gen_registers[27].regs|dffe5|q~q ),
	.datad(\my_regfile|gen_registers[19].regs|dffe5|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[5]~105_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[5]~105 .lut_mask = 16'hD9C8;
defparam \my_processor|dx1|B_in[5]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y26_N25
dffeas \my_regfile|gen_registers[23].regs|dffe5|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[5]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[23].regs|dffe5|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[23].regs|dffe5|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[23].regs|dffe5|q .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y26_N19
dffeas \my_regfile|gen_registers[31].regs|dffe5|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[5]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[31].regs|dffe5|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[31].regs|dffe5|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[31].regs|dffe5|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N18
cycloneive_lcell_comb \my_processor|dx1|B_in[5]~106 (
// Equation(s):
// \my_processor|dx1|B_in[5]~106_combout  = (\my_processor|dx1|B_in[5]~105_combout  & (((\my_regfile|gen_registers[31].regs|dffe5|q~q ) # (!\my_processor|ctrl_readRegB[2]~2_combout )))) # (!\my_processor|dx1|B_in[5]~105_combout  & 
// (\my_regfile|gen_registers[23].regs|dffe5|q~q  & ((\my_processor|ctrl_readRegB[2]~2_combout ))))

	.dataa(\my_processor|dx1|B_in[5]~105_combout ),
	.datab(\my_regfile|gen_registers[23].regs|dffe5|q~q ),
	.datac(\my_regfile|gen_registers[31].regs|dffe5|q~q ),
	.datad(\my_processor|ctrl_readRegB[2]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[5]~106_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[5]~106 .lut_mask = 16'hE4AA;
defparam \my_processor|dx1|B_in[5]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N10
cycloneive_lcell_comb \my_processor|dx1|B_in[5]~107 (
// Equation(s):
// \my_processor|dx1|B_in[5]~107_combout  = (\my_processor|dx1|B_in[5]~104_combout  & (((\my_processor|dx1|B_in[5]~106_combout ) # (!\my_processor|ctrl_readRegB[0]~0_combout )))) # (!\my_processor|dx1|B_in[5]~104_combout  & 
// (\my_processor|dx1|B_in[5]~99_combout  & (\my_processor|ctrl_readRegB[0]~0_combout )))

	.dataa(\my_processor|dx1|B_in[5]~99_combout ),
	.datab(\my_processor|dx1|B_in[5]~104_combout ),
	.datac(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datad(\my_processor|dx1|B_in[5]~106_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[5]~107_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[5]~107 .lut_mask = 16'hEC2C;
defparam \my_processor|dx1|B_in[5]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y24_N29
dffeas \my_processor|dx1|DXB|dffe5|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|DXB|dffe5|q~0_combout ),
	.asdata(\my_processor|dx1|B_in[5]~107_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\my_processor|dx1|DXB|dffe5|q~10_combout ),
	.sload(\my_processor|ctrl_readRegB[4]~4_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXB|dffe5|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXB|dffe5|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXB|dffe5|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y30_N24
cycloneive_lcell_comb \my_processor|alu_B[5]~17 (
// Equation(s):
// \my_processor|alu_B[5]~17_combout  = (\my_processor|alu_B[30]~4_combout  & (((\my_processor|alu_B[30]~0_combout )))) # (!\my_processor|alu_B[30]~4_combout  & ((\my_processor|alu_B[30]~0_combout  & (\my_processor|dx1|DXimm|dffe5|q~q )) # 
// (!\my_processor|alu_B[30]~0_combout  & ((\my_processor|dx1|DXB|dffe5|q~q )))))

	.dataa(\my_processor|dx1|DXimm|dffe5|q~q ),
	.datab(\my_processor|dx1|DXB|dffe5|q~q ),
	.datac(\my_processor|alu_B[30]~4_combout ),
	.datad(\my_processor|alu_B[30]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_B[5]~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_B[5]~17 .lut_mask = 16'hFA0C;
defparam \my_processor|alu_B[5]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y30_N30
cycloneive_lcell_comb \my_processor|alu_B[5]~18 (
// Equation(s):
// \my_processor|alu_B[5]~18_combout  = (\my_processor|alu_B[30]~4_combout  & ((\my_processor|alu_B[5]~17_combout  & ((\my_processor|xm1|XMoutput|dffe5|q~q ))) # (!\my_processor|alu_B[5]~17_combout  & (\my_processor|WM_bypass_data[5]~11_combout )))) # 
// (!\my_processor|alu_B[30]~4_combout  & (((\my_processor|alu_B[5]~17_combout ))))

	.dataa(\my_processor|WM_bypass_data[5]~11_combout ),
	.datab(\my_processor|xm1|XMoutput|dffe5|q~q ),
	.datac(\my_processor|alu_B[30]~4_combout ),
	.datad(\my_processor|alu_B[5]~17_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_B[5]~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_B[5]~18 .lut_mask = 16'hCFA0;
defparam \my_processor|alu_B[5]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y25_N19
dffeas \my_regfile|gen_registers[15].regs|dffe3|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[3]~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[15].regs|dffe3|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[15].regs|dffe3|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[15].regs|dffe3|q .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y25_N13
dffeas \my_regfile|gen_registers[12].regs|dffe3|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[3]~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[12].regs|dffe3|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[12].regs|dffe3|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[12].regs|dffe3|q .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y25_N11
dffeas \my_regfile|gen_registers[13].regs|dffe3|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[3]~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[13].regs|dffe3|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[13].regs|dffe3|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[13].regs|dffe3|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N10
cycloneive_lcell_comb \my_processor|dx1|B_in[3]~60 (
// Equation(s):
// \my_processor|dx1|B_in[3]~60_combout  = (\my_processor|ctrl_readRegB[1]~1_combout  & (((\my_processor|ctrl_readRegB[0]~0_combout )))) # (!\my_processor|ctrl_readRegB[1]~1_combout  & ((\my_processor|ctrl_readRegB[0]~0_combout  & 
// ((\my_regfile|gen_registers[13].regs|dffe3|q~q ))) # (!\my_processor|ctrl_readRegB[0]~0_combout  & (\my_regfile|gen_registers[12].regs|dffe3|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datab(\my_regfile|gen_registers[12].regs|dffe3|q~q ),
	.datac(\my_regfile|gen_registers[13].regs|dffe3|q~q ),
	.datad(\my_processor|ctrl_readRegB[0]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[3]~60_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[3]~60 .lut_mask = 16'hFA44;
defparam \my_processor|dx1|B_in[3]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N4
cycloneive_lcell_comb \my_processor|dx1|B_in[3]~61 (
// Equation(s):
// \my_processor|dx1|B_in[3]~61_combout  = (\my_processor|ctrl_readRegB[1]~1_combout  & ((\my_processor|dx1|B_in[3]~60_combout  & (\my_regfile|gen_registers[15].regs|dffe3|q~q )) # (!\my_processor|dx1|B_in[3]~60_combout  & 
// ((\my_regfile|gen_registers[14].regs|dffe3|q~q ))))) # (!\my_processor|ctrl_readRegB[1]~1_combout  & (((\my_processor|dx1|B_in[3]~60_combout ))))

	.dataa(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datab(\my_regfile|gen_registers[15].regs|dffe3|q~q ),
	.datac(\my_regfile|gen_registers[14].regs|dffe3|q~q ),
	.datad(\my_processor|dx1|B_in[3]~60_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[3]~61_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[3]~61 .lut_mask = 16'hDDA0;
defparam \my_processor|dx1|B_in[3]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N16
cycloneive_lcell_comb \my_regfile|gen_registers[3].regs|dffe3|q~feeder (
// Equation(s):
// \my_regfile|gen_registers[3].regs|dffe3|q~feeder_combout  = \my_processor|WM_bypass_data[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|WM_bypass_data[3]~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|gen_registers[3].regs|dffe3|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|gen_registers[3].regs|dffe3|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|gen_registers[3].regs|dffe3|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y23_N17
dffeas \my_regfile|gen_registers[3].regs|dffe3|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|gen_registers[3].regs|dffe3|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|decoder_writeReg|and16~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[3].regs|dffe3|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[3].regs|dffe3|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[3].regs|dffe3|q .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y23_N25
dffeas \my_regfile|gen_registers[7].regs|dffe3|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[3]~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[7].regs|dffe3|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[7].regs|dffe3|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[7].regs|dffe3|q .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y23_N19
dffeas \my_regfile|gen_registers[6].regs|dffe3|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[3]~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[6].regs|dffe3|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[6].regs|dffe3|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[6].regs|dffe3|q .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y23_N21
dffeas \my_regfile|gen_registers[4].regs|dffe3|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[3]~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[4].regs|dffe3|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[4].regs|dffe3|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[4].regs|dffe3|q .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y23_N3
dffeas \my_regfile|gen_registers[5].regs|dffe3|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[3]~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[5].regs|dffe3|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[5].regs|dffe3|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[5].regs|dffe3|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N20
cycloneive_lcell_comb \my_processor|dx1|B_in[3]~54 (
// Equation(s):
// \my_processor|dx1|B_in[3]~54_combout  = (\my_processor|ctrl_readRegB[1]~1_combout  & (\my_processor|ctrl_readRegB[0]~0_combout )) # (!\my_processor|ctrl_readRegB[1]~1_combout  & ((\my_processor|ctrl_readRegB[0]~0_combout  & 
// ((\my_regfile|gen_registers[5].regs|dffe3|q~q ))) # (!\my_processor|ctrl_readRegB[0]~0_combout  & (\my_regfile|gen_registers[4].regs|dffe3|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datac(\my_regfile|gen_registers[4].regs|dffe3|q~q ),
	.datad(\my_regfile|gen_registers[5].regs|dffe3|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[3]~54_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[3]~54 .lut_mask = 16'hDC98;
defparam \my_processor|dx1|B_in[3]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N18
cycloneive_lcell_comb \my_processor|dx1|B_in[3]~55 (
// Equation(s):
// \my_processor|dx1|B_in[3]~55_combout  = (\my_processor|ctrl_readRegB[1]~1_combout  & ((\my_processor|dx1|B_in[3]~54_combout  & (\my_regfile|gen_registers[7].regs|dffe3|q~q )) # (!\my_processor|dx1|B_in[3]~54_combout  & 
// ((\my_regfile|gen_registers[6].regs|dffe3|q~q ))))) # (!\my_processor|ctrl_readRegB[1]~1_combout  & (((\my_processor|dx1|B_in[3]~54_combout ))))

	.dataa(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datab(\my_regfile|gen_registers[7].regs|dffe3|q~q ),
	.datac(\my_regfile|gen_registers[6].regs|dffe3|q~q ),
	.datad(\my_processor|dx1|B_in[3]~54_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[3]~55_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[3]~55 .lut_mask = 16'hDDA0;
defparam \my_processor|dx1|B_in[3]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y23_N9
dffeas \my_regfile|gen_registers[2].regs|dffe3|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[3]~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[2].regs|dffe3|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[2].regs|dffe3|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[2].regs|dffe3|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N8
cycloneive_lcell_comb \my_processor|dx1|B_in[3]~56 (
// Equation(s):
// \my_processor|dx1|B_in[3]~56_combout  = (\my_processor|dx1|DXB|dffe5|q~11_combout  & ((\my_processor|dx1|B_in[3]~55_combout ) # ((\my_processor|dx1|DXB|dffe5|q~9_combout )))) # (!\my_processor|dx1|DXB|dffe5|q~11_combout  & 
// (((\my_regfile|gen_registers[2].regs|dffe3|q~q  & !\my_processor|dx1|DXB|dffe5|q~9_combout ))))

	.dataa(\my_processor|dx1|DXB|dffe5|q~11_combout ),
	.datab(\my_processor|dx1|B_in[3]~55_combout ),
	.datac(\my_regfile|gen_registers[2].regs|dffe3|q~q ),
	.datad(\my_processor|dx1|DXB|dffe5|q~9_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[3]~56_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[3]~56 .lut_mask = 16'hAAD8;
defparam \my_processor|dx1|B_in[3]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N26
cycloneive_lcell_comb \my_regfile|gen_registers[11].regs|dffe3|q~feeder (
// Equation(s):
// \my_regfile|gen_registers[11].regs|dffe3|q~feeder_combout  = \my_processor|WM_bypass_data[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|WM_bypass_data[3]~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|gen_registers[11].regs|dffe3|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|gen_registers[11].regs|dffe3|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|gen_registers[11].regs|dffe3|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y23_N27
dffeas \my_regfile|gen_registers[11].regs|dffe3|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|gen_registers[11].regs|dffe3|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|decoder_writeReg|and16~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[11].regs|dffe3|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[11].regs|dffe3|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[11].regs|dffe3|q .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y21_N25
dffeas \my_regfile|gen_registers[9].regs|dffe3|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[3]~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[9].regs|dffe3|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[9].regs|dffe3|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[9].regs|dffe3|q .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y25_N31
dffeas \my_regfile|gen_registers[10].regs|dffe3|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[3]~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[10].regs|dffe3|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[10].regs|dffe3|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[10].regs|dffe3|q .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y25_N5
dffeas \my_regfile|gen_registers[8].regs|dffe3|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[3]~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[8].regs|dffe3|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[8].regs|dffe3|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[8].regs|dffe3|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N4
cycloneive_lcell_comb \my_processor|dx1|B_in[3]~57 (
// Equation(s):
// \my_processor|dx1|B_in[3]~57_combout  = (\my_processor|ctrl_readRegB[1]~1_combout  & ((\my_regfile|gen_registers[10].regs|dffe3|q~q ) # ((\my_processor|ctrl_readRegB[0]~0_combout )))) # (!\my_processor|ctrl_readRegB[1]~1_combout  & 
// (((\my_regfile|gen_registers[8].regs|dffe3|q~q  & !\my_processor|ctrl_readRegB[0]~0_combout ))))

	.dataa(\my_regfile|gen_registers[10].regs|dffe3|q~q ),
	.datab(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datac(\my_regfile|gen_registers[8].regs|dffe3|q~q ),
	.datad(\my_processor|ctrl_readRegB[0]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[3]~57_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[3]~57 .lut_mask = 16'hCCB8;
defparam \my_processor|dx1|B_in[3]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N24
cycloneive_lcell_comb \my_processor|dx1|B_in[3]~58 (
// Equation(s):
// \my_processor|dx1|B_in[3]~58_combout  = (\my_processor|ctrl_readRegB[0]~0_combout  & ((\my_processor|dx1|B_in[3]~57_combout  & (\my_regfile|gen_registers[11].regs|dffe3|q~q )) # (!\my_processor|dx1|B_in[3]~57_combout  & 
// ((\my_regfile|gen_registers[9].regs|dffe3|q~q ))))) # (!\my_processor|ctrl_readRegB[0]~0_combout  & (((\my_processor|dx1|B_in[3]~57_combout ))))

	.dataa(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datab(\my_regfile|gen_registers[11].regs|dffe3|q~q ),
	.datac(\my_regfile|gen_registers[9].regs|dffe3|q~q ),
	.datad(\my_processor|dx1|B_in[3]~57_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[3]~58_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[3]~58 .lut_mask = 16'hDDA0;
defparam \my_processor|dx1|B_in[3]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N0
cycloneive_lcell_comb \my_processor|dx1|B_in[3]~59 (
// Equation(s):
// \my_processor|dx1|B_in[3]~59_combout  = (\my_processor|dx1|DXB|dffe5|q~9_combout  & ((\my_processor|dx1|B_in[3]~56_combout  & ((\my_processor|dx1|B_in[3]~58_combout ))) # (!\my_processor|dx1|B_in[3]~56_combout  & 
// (\my_regfile|gen_registers[3].regs|dffe3|q~q )))) # (!\my_processor|dx1|DXB|dffe5|q~9_combout  & (((\my_processor|dx1|B_in[3]~56_combout ))))

	.dataa(\my_processor|dx1|DXB|dffe5|q~9_combout ),
	.datab(\my_regfile|gen_registers[3].regs|dffe3|q~q ),
	.datac(\my_processor|dx1|B_in[3]~56_combout ),
	.datad(\my_processor|dx1|B_in[3]~58_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[3]~59_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[3]~59 .lut_mask = 16'hF858;
defparam \my_processor|dx1|B_in[3]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N18
cycloneive_lcell_comb \my_processor|dx1|DXB|dffe3|q~0 (
// Equation(s):
// \my_processor|dx1|DXB|dffe3|q~0_combout  = (\my_processor|dx1|DXB|dffe5|q~12_combout  & (\my_processor|dx1|B_in[3]~61_combout )) # (!\my_processor|dx1|DXB|dffe5|q~12_combout  & ((\my_processor|dx1|B_in[3]~59_combout )))

	.dataa(\my_processor|dx1|B_in[3]~61_combout ),
	.datab(\my_processor|dx1|B_in[3]~59_combout ),
	.datac(gnd),
	.datad(\my_processor|dx1|DXB|dffe5|q~12_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|DXB|dffe3|q~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|DXB|dffe3|q~0 .lut_mask = 16'hAACC;
defparam \my_processor|dx1|DXB|dffe3|q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y31_N18
cycloneive_lcell_comb \my_regfile|gen_registers[21].regs|dffe3|q~feeder (
// Equation(s):
// \my_regfile|gen_registers[21].regs|dffe3|q~feeder_combout  = \my_processor|WM_bypass_data[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|WM_bypass_data[3]~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|gen_registers[21].regs|dffe3|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|gen_registers[21].regs|dffe3|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|gen_registers[21].regs|dffe3|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y31_N19
dffeas \my_regfile|gen_registers[21].regs|dffe3|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|gen_registers[21].regs|dffe3|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|decoder_writeReg|and16~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[21].regs|dffe3|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[21].regs|dffe3|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[21].regs|dffe3|q .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y32_N15
dffeas \my_regfile|gen_registers[29].regs|dffe3|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[3]~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[29].regs|dffe3|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[29].regs|dffe3|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[29].regs|dffe3|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y31_N0
cycloneive_lcell_comb \my_regfile|gen_registers[17].regs|dffe3|q~feeder (
// Equation(s):
// \my_regfile|gen_registers[17].regs|dffe3|q~feeder_combout  = \my_processor|WM_bypass_data[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|WM_bypass_data[3]~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|gen_registers[17].regs|dffe3|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|gen_registers[17].regs|dffe3|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|gen_registers[17].regs|dffe3|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y31_N1
dffeas \my_regfile|gen_registers[17].regs|dffe3|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|gen_registers[17].regs|dffe3|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|decoder_writeReg|and16~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[17].regs|dffe3|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[17].regs|dffe3|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[17].regs|dffe3|q .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y31_N21
dffeas \my_regfile|gen_registers[25].regs|dffe3|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[3]~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[25].regs|dffe3|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[25].regs|dffe3|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[25].regs|dffe3|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y31_N20
cycloneive_lcell_comb \my_processor|dx1|B_in[3]~62 (
// Equation(s):
// \my_processor|dx1|B_in[3]~62_combout  = (\my_processor|ctrl_readRegB[3]~3_combout  & (((\my_regfile|gen_registers[25].regs|dffe3|q~q ) # (\my_processor|ctrl_readRegB[2]~2_combout )))) # (!\my_processor|ctrl_readRegB[3]~3_combout  & 
// (\my_regfile|gen_registers[17].regs|dffe3|q~q  & ((!\my_processor|ctrl_readRegB[2]~2_combout ))))

	.dataa(\my_regfile|gen_registers[17].regs|dffe3|q~q ),
	.datab(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datac(\my_regfile|gen_registers[25].regs|dffe3|q~q ),
	.datad(\my_processor|ctrl_readRegB[2]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[3]~62_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[3]~62 .lut_mask = 16'hCCE2;
defparam \my_processor|dx1|B_in[3]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y32_N14
cycloneive_lcell_comb \my_processor|dx1|B_in[3]~63 (
// Equation(s):
// \my_processor|dx1|B_in[3]~63_combout  = (\my_processor|ctrl_readRegB[2]~2_combout  & ((\my_processor|dx1|B_in[3]~62_combout  & ((\my_regfile|gen_registers[29].regs|dffe3|q~q ))) # (!\my_processor|dx1|B_in[3]~62_combout  & 
// (\my_regfile|gen_registers[21].regs|dffe3|q~q )))) # (!\my_processor|ctrl_readRegB[2]~2_combout  & (((\my_processor|dx1|B_in[3]~62_combout ))))

	.dataa(\my_regfile|gen_registers[21].regs|dffe3|q~q ),
	.datab(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datac(\my_regfile|gen_registers[29].regs|dffe3|q~q ),
	.datad(\my_processor|dx1|B_in[3]~62_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[3]~63_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[3]~63 .lut_mask = 16'hF388;
defparam \my_processor|dx1|B_in[3]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y27_N9
dffeas \my_regfile|gen_registers[19].regs|dffe3|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[3]~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[19].regs|dffe3|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[19].regs|dffe3|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[19].regs|dffe3|q .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y27_N21
dffeas \my_regfile|gen_registers[27].regs|dffe3|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[3]~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[27].regs|dffe3|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[27].regs|dffe3|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[27].regs|dffe3|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N20
cycloneive_lcell_comb \my_processor|dx1|B_in[3]~69 (
// Equation(s):
// \my_processor|dx1|B_in[3]~69_combout  = (\my_processor|ctrl_readRegB[3]~3_combout  & (((\my_regfile|gen_registers[27].regs|dffe3|q~q ) # (\my_processor|ctrl_readRegB[2]~2_combout )))) # (!\my_processor|ctrl_readRegB[3]~3_combout  & 
// (\my_regfile|gen_registers[19].regs|dffe3|q~q  & ((!\my_processor|ctrl_readRegB[2]~2_combout ))))

	.dataa(\my_regfile|gen_registers[19].regs|dffe3|q~q ),
	.datab(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datac(\my_regfile|gen_registers[27].regs|dffe3|q~q ),
	.datad(\my_processor|ctrl_readRegB[2]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[3]~69_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[3]~69 .lut_mask = 16'hCCE2;
defparam \my_processor|dx1|B_in[3]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y28_N11
dffeas \my_regfile|gen_registers[31].regs|dffe3|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[3]~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[31].regs|dffe3|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[31].regs|dffe3|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[31].regs|dffe3|q .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y28_N17
dffeas \my_regfile|gen_registers[23].regs|dffe3|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[3]~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[23].regs|dffe3|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[23].regs|dffe3|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[23].regs|dffe3|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N10
cycloneive_lcell_comb \my_processor|dx1|B_in[3]~70 (
// Equation(s):
// \my_processor|dx1|B_in[3]~70_combout  = (\my_processor|ctrl_readRegB[2]~2_combout  & ((\my_processor|dx1|B_in[3]~69_combout  & (\my_regfile|gen_registers[31].regs|dffe3|q~q )) # (!\my_processor|dx1|B_in[3]~69_combout  & 
// ((\my_regfile|gen_registers[23].regs|dffe3|q~q ))))) # (!\my_processor|ctrl_readRegB[2]~2_combout  & (\my_processor|dx1|B_in[3]~69_combout ))

	.dataa(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datab(\my_processor|dx1|B_in[3]~69_combout ),
	.datac(\my_regfile|gen_registers[31].regs|dffe3|q~q ),
	.datad(\my_regfile|gen_registers[23].regs|dffe3|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[3]~70_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[3]~70 .lut_mask = 16'hE6C4;
defparam \my_processor|dx1|B_in[3]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y26_N29
dffeas \my_regfile|gen_registers[18].regs|dffe3|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[3]~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[18].regs|dffe3|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[18].regs|dffe3|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[18].regs|dffe3|q .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y26_N9
dffeas \my_regfile|gen_registers[22].regs|dffe3|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[3]~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[22].regs|dffe3|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[22].regs|dffe3|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[22].regs|dffe3|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N8
cycloneive_lcell_comb \my_processor|dx1|B_in[3]~64 (
// Equation(s):
// \my_processor|dx1|B_in[3]~64_combout  = (\my_processor|ctrl_readRegB[2]~2_combout  & (((\my_regfile|gen_registers[22].regs|dffe3|q~q ) # (\my_processor|ctrl_readRegB[3]~3_combout )))) # (!\my_processor|ctrl_readRegB[2]~2_combout  & 
// (\my_regfile|gen_registers[18].regs|dffe3|q~q  & ((!\my_processor|ctrl_readRegB[3]~3_combout ))))

	.dataa(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datab(\my_regfile|gen_registers[18].regs|dffe3|q~q ),
	.datac(\my_regfile|gen_registers[22].regs|dffe3|q~q ),
	.datad(\my_processor|ctrl_readRegB[3]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[3]~64_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[3]~64 .lut_mask = 16'hAAE4;
defparam \my_processor|dx1|B_in[3]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y26_N11
dffeas \my_regfile|gen_registers[26].regs|dffe3|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[3]~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[26].regs|dffe3|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[26].regs|dffe3|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[26].regs|dffe3|q .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y26_N1
dffeas \my_regfile|gen_registers[30].regs|dffe3|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[3]~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[30].regs|dffe3|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[30].regs|dffe3|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[30].regs|dffe3|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N10
cycloneive_lcell_comb \my_processor|dx1|B_in[3]~65 (
// Equation(s):
// \my_processor|dx1|B_in[3]~65_combout  = (\my_processor|ctrl_readRegB[3]~3_combout  & ((\my_processor|dx1|B_in[3]~64_combout  & ((\my_regfile|gen_registers[30].regs|dffe3|q~q ))) # (!\my_processor|dx1|B_in[3]~64_combout  & 
// (\my_regfile|gen_registers[26].regs|dffe3|q~q )))) # (!\my_processor|ctrl_readRegB[3]~3_combout  & (\my_processor|dx1|B_in[3]~64_combout ))

	.dataa(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datab(\my_processor|dx1|B_in[3]~64_combout ),
	.datac(\my_regfile|gen_registers[26].regs|dffe3|q~q ),
	.datad(\my_regfile|gen_registers[30].regs|dffe3|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[3]~65_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[3]~65 .lut_mask = 16'hEC64;
defparam \my_processor|dx1|B_in[3]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y27_N5
dffeas \my_regfile|gen_registers[28].regs|dffe3|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[3]~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[28].regs|dffe3|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[28].regs|dffe3|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[28].regs|dffe3|q .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y28_N23
dffeas \my_regfile|gen_registers[24].regs|dffe3|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[3]~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[24].regs|dffe3|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[24].regs|dffe3|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[24].regs|dffe3|q .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y27_N19
dffeas \my_regfile|gen_registers[16].regs|dffe3|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[3]~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[16].regs|dffe3|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[16].regs|dffe3|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[16].regs|dffe3|q .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y27_N17
dffeas \my_regfile|gen_registers[20].regs|dffe3|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[3]~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[20].regs|dffe3|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[20].regs|dffe3|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[20].regs|dffe3|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N6
cycloneive_lcell_comb \my_processor|dx1|B_in[3]~66 (
// Equation(s):
// \my_processor|dx1|B_in[3]~66_combout  = (\my_processor|ctrl_readRegB[3]~3_combout  & (((\my_processor|ctrl_readRegB[2]~2_combout )))) # (!\my_processor|ctrl_readRegB[3]~3_combout  & ((\my_processor|ctrl_readRegB[2]~2_combout  & 
// ((\my_regfile|gen_registers[20].regs|dffe3|q~q ))) # (!\my_processor|ctrl_readRegB[2]~2_combout  & (\my_regfile|gen_registers[16].regs|dffe3|q~q ))))

	.dataa(\my_regfile|gen_registers[16].regs|dffe3|q~q ),
	.datab(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datac(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datad(\my_regfile|gen_registers[20].regs|dffe3|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[3]~66_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[3]~66 .lut_mask = 16'hF2C2;
defparam \my_processor|dx1|B_in[3]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N22
cycloneive_lcell_comb \my_processor|dx1|B_in[3]~67 (
// Equation(s):
// \my_processor|dx1|B_in[3]~67_combout  = (\my_processor|ctrl_readRegB[3]~3_combout  & ((\my_processor|dx1|B_in[3]~66_combout  & (\my_regfile|gen_registers[28].regs|dffe3|q~q )) # (!\my_processor|dx1|B_in[3]~66_combout  & 
// ((\my_regfile|gen_registers[24].regs|dffe3|q~q ))))) # (!\my_processor|ctrl_readRegB[3]~3_combout  & (((\my_processor|dx1|B_in[3]~66_combout ))))

	.dataa(\my_regfile|gen_registers[28].regs|dffe3|q~q ),
	.datab(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datac(\my_regfile|gen_registers[24].regs|dffe3|q~q ),
	.datad(\my_processor|dx1|B_in[3]~66_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[3]~67_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[3]~67 .lut_mask = 16'hBBC0;
defparam \my_processor|dx1|B_in[3]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N8
cycloneive_lcell_comb \my_processor|dx1|B_in[3]~68 (
// Equation(s):
// \my_processor|dx1|B_in[3]~68_combout  = (\my_processor|ctrl_readRegB[0]~0_combout  & (\my_processor|ctrl_readRegB[1]~1_combout )) # (!\my_processor|ctrl_readRegB[0]~0_combout  & ((\my_processor|ctrl_readRegB[1]~1_combout  & 
// (\my_processor|dx1|B_in[3]~65_combout )) # (!\my_processor|ctrl_readRegB[1]~1_combout  & ((\my_processor|dx1|B_in[3]~67_combout )))))

	.dataa(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datac(\my_processor|dx1|B_in[3]~65_combout ),
	.datad(\my_processor|dx1|B_in[3]~67_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[3]~68_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[3]~68 .lut_mask = 16'hD9C8;
defparam \my_processor|dx1|B_in[3]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N12
cycloneive_lcell_comb \my_processor|dx1|B_in[3]~71 (
// Equation(s):
// \my_processor|dx1|B_in[3]~71_combout  = (\my_processor|ctrl_readRegB[0]~0_combout  & ((\my_processor|dx1|B_in[3]~68_combout  & ((\my_processor|dx1|B_in[3]~70_combout ))) # (!\my_processor|dx1|B_in[3]~68_combout  & (\my_processor|dx1|B_in[3]~63_combout 
// )))) # (!\my_processor|ctrl_readRegB[0]~0_combout  & (((\my_processor|dx1|B_in[3]~68_combout ))))

	.dataa(\my_processor|dx1|B_in[3]~63_combout ),
	.datab(\my_processor|dx1|B_in[3]~70_combout ),
	.datac(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datad(\my_processor|dx1|B_in[3]~68_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[3]~71_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[3]~71 .lut_mask = 16'hCFA0;
defparam \my_processor|dx1|B_in[3]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y24_N19
dffeas \my_processor|dx1|DXB|dffe3|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|DXB|dffe3|q~0_combout ),
	.asdata(\my_processor|dx1|B_in[3]~71_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\my_processor|dx1|DXB|dffe5|q~10_combout ),
	.sload(\my_processor|ctrl_readRegB[4]~4_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXB|dffe3|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXB|dffe3|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXB|dffe3|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N26
cycloneive_lcell_comb \my_processor|alu_B[3]~13 (
// Equation(s):
// \my_processor|alu_B[3]~13_combout  = (\my_processor|alu_B[30]~4_combout  & (((\my_processor|alu_B[30]~0_combout )))) # (!\my_processor|alu_B[30]~4_combout  & ((\my_processor|alu_B[30]~0_combout  & ((\my_processor|dx1|DXIR|dffe3|q~q ))) # 
// (!\my_processor|alu_B[30]~0_combout  & (\my_processor|dx1|DXB|dffe3|q~q ))))

	.dataa(\my_processor|dx1|DXB|dffe3|q~q ),
	.datab(\my_processor|alu_B[30]~4_combout ),
	.datac(\my_processor|dx1|DXIR|dffe3|q~q ),
	.datad(\my_processor|alu_B[30]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_B[3]~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_B[3]~13 .lut_mask = 16'hFC22;
defparam \my_processor|alu_B[3]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N8
cycloneive_lcell_comb \my_processor|alu_B[3]~14 (
// Equation(s):
// \my_processor|alu_B[3]~14_combout  = (\my_processor|alu_B[3]~13_combout  & (((\my_processor|xm1|XMoutput|dffe3|q~q ) # (!\my_processor|alu_B[30]~4_combout )))) # (!\my_processor|alu_B[3]~13_combout  & (\my_processor|WM_bypass_data[3]~7_combout  & 
// ((\my_processor|alu_B[30]~4_combout ))))

	.dataa(\my_processor|WM_bypass_data[3]~7_combout ),
	.datab(\my_processor|xm1|XMoutput|dffe3|q~q ),
	.datac(\my_processor|alu_B[3]~13_combout ),
	.datad(\my_processor|alu_B[30]~4_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_B[3]~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_B[3]~14 .lut_mask = 16'hCAF0;
defparam \my_processor|alu_B[3]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N22
cycloneive_lcell_comb \my_processor|alu_B[2]~11 (
// Equation(s):
// \my_processor|alu_B[2]~11_combout  = (\my_processor|alu_B[30]~4_combout  & (((\my_processor|WM_bypass_data[2]~5_combout ) # (\my_processor|alu_B[30]~0_combout )))) # (!\my_processor|alu_B[30]~4_combout  & (\my_processor|dx1|DXB|dffe2|q~q  & 
// ((!\my_processor|alu_B[30]~0_combout ))))

	.dataa(\my_processor|dx1|DXB|dffe2|q~q ),
	.datab(\my_processor|WM_bypass_data[2]~5_combout ),
	.datac(\my_processor|alu_B[30]~4_combout ),
	.datad(\my_processor|alu_B[30]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_B[2]~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_B[2]~11 .lut_mask = 16'hF0CA;
defparam \my_processor|alu_B[2]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N4
cycloneive_lcell_comb \my_processor|alu_B[2]~12 (
// Equation(s):
// \my_processor|alu_B[2]~12_combout  = (\my_processor|alu_B[2]~11_combout  & ((\my_processor|xm1|XMoutput|dffe2|q~q ) # ((!\my_processor|alu_B[30]~0_combout )))) # (!\my_processor|alu_B[2]~11_combout  & (((\my_processor|dx1|DXIR|dffe2|q~q  & 
// \my_processor|alu_B[30]~0_combout ))))

	.dataa(\my_processor|xm1|XMoutput|dffe2|q~q ),
	.datab(\my_processor|dx1|DXIR|dffe2|q~q ),
	.datac(\my_processor|alu_B[2]~11_combout ),
	.datad(\my_processor|alu_B[30]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_B[2]~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_B[2]~12 .lut_mask = 16'hACF0;
defparam \my_processor|alu_B[2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N26
cycloneive_lcell_comb \my_processor|aluer|and_func|gen1[2].and_func~0 (
// Equation(s):
// \my_processor|aluer|and_func|gen1[2].and_func~0_combout  = (\my_processor|alu_B[2]~12_combout  & ((\my_processor|A_bypass_MX_sel~3_combout  & (\my_processor|xm1|XMoutput|dffe2|q~q )) # (!\my_processor|A_bypass_MX_sel~3_combout  & 
// ((\my_processor|alu_A[2]~617_combout )))))

	.dataa(\my_processor|xm1|XMoutput|dffe2|q~q ),
	.datab(\my_processor|A_bypass_MX_sel~3_combout ),
	.datac(\my_processor|alu_B[2]~12_combout ),
	.datad(\my_processor|alu_A[2]~617_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|and_func|gen1[2].and_func~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|and_func|gen1[2].and_func~0 .lut_mask = 16'hB080;
defparam \my_processor|aluer|and_func|gen1[2].and_func~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y29_N18
cycloneive_lcell_comb \my_processor|alu_B[0]~7 (
// Equation(s):
// \my_processor|alu_B[0]~7_combout  = (\my_processor|alu_B[30]~0_combout  & (((\my_processor|alu_B[30]~4_combout )))) # (!\my_processor|alu_B[30]~0_combout  & ((\my_processor|alu_B[30]~4_combout  & (\my_processor|WM_bypass_data[0]~1_combout )) # 
// (!\my_processor|alu_B[30]~4_combout  & ((\my_processor|dx1|DXB|dffe0|q~q )))))

	.dataa(\my_processor|WM_bypass_data[0]~1_combout ),
	.datab(\my_processor|alu_B[30]~0_combout ),
	.datac(\my_processor|alu_B[30]~4_combout ),
	.datad(\my_processor|dx1|DXB|dffe0|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_B[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_B[0]~7 .lut_mask = 16'hE3E0;
defparam \my_processor|alu_B[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y29_N8
cycloneive_lcell_comb \my_processor|alu_B[0]~8 (
// Equation(s):
// \my_processor|alu_B[0]~8_combout  = (\my_processor|alu_B[30]~0_combout  & ((\my_processor|alu_B[0]~7_combout  & (\my_processor|xm1|XMoutput|dffe0|q~q )) # (!\my_processor|alu_B[0]~7_combout  & ((\my_processor|dx1|DXimm|dffe0|q~q ))))) # 
// (!\my_processor|alu_B[30]~0_combout  & (((\my_processor|alu_B[0]~7_combout ))))

	.dataa(\my_processor|xm1|XMoutput|dffe0|q~q ),
	.datab(\my_processor|dx1|DXimm|dffe0|q~q ),
	.datac(\my_processor|alu_B[30]~0_combout ),
	.datad(\my_processor|alu_B[0]~7_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_B[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_B[0]~8 .lut_mask = 16'hAFC0;
defparam \my_processor|alu_B[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y23_N1
dffeas \my_regfile|gen_registers[4].regs|dffe1|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[1]~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[4].regs|dffe1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[4].regs|dffe1|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[4].regs|dffe1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y23_N27
dffeas \my_regfile|gen_registers[5].regs|dffe1|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[1]~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[5].regs|dffe1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[5].regs|dffe1|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[5].regs|dffe1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N26
cycloneive_lcell_comb \my_processor|dx1|B_in[1]~18 (
// Equation(s):
// \my_processor|dx1|B_in[1]~18_combout  = (\my_processor|ctrl_readRegB[1]~1_combout  & (((\my_processor|ctrl_readRegB[0]~0_combout )))) # (!\my_processor|ctrl_readRegB[1]~1_combout  & ((\my_processor|ctrl_readRegB[0]~0_combout  & 
// ((\my_regfile|gen_registers[5].regs|dffe1|q~q ))) # (!\my_processor|ctrl_readRegB[0]~0_combout  & (\my_regfile|gen_registers[4].regs|dffe1|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datab(\my_regfile|gen_registers[4].regs|dffe1|q~q ),
	.datac(\my_regfile|gen_registers[5].regs|dffe1|q~q ),
	.datad(\my_processor|ctrl_readRegB[0]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[1]~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[1]~18 .lut_mask = 16'hFA44;
defparam \my_processor|dx1|B_in[1]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y22_N19
dffeas \my_regfile|gen_registers[6].regs|dffe1|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[1]~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[6].regs|dffe1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[6].regs|dffe1|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[6].regs|dffe1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y23_N27
dffeas \my_regfile|gen_registers[7].regs|dffe1|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[1]~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[7].regs|dffe1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[7].regs|dffe1|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[7].regs|dffe1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N18
cycloneive_lcell_comb \my_processor|dx1|B_in[1]~19 (
// Equation(s):
// \my_processor|dx1|B_in[1]~19_combout  = (\my_processor|ctrl_readRegB[1]~1_combout  & ((\my_processor|dx1|B_in[1]~18_combout  & ((\my_regfile|gen_registers[7].regs|dffe1|q~q ))) # (!\my_processor|dx1|B_in[1]~18_combout  & 
// (\my_regfile|gen_registers[6].regs|dffe1|q~q )))) # (!\my_processor|ctrl_readRegB[1]~1_combout  & (\my_processor|dx1|B_in[1]~18_combout ))

	.dataa(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datab(\my_processor|dx1|B_in[1]~18_combout ),
	.datac(\my_regfile|gen_registers[6].regs|dffe1|q~q ),
	.datad(\my_regfile|gen_registers[7].regs|dffe1|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[1]~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[1]~19 .lut_mask = 16'hEC64;
defparam \my_processor|dx1|B_in[1]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y23_N3
dffeas \my_regfile|gen_registers[2].regs|dffe1|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[1]~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[2].regs|dffe1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[2].regs|dffe1|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[2].regs|dffe1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N20
cycloneive_lcell_comb \my_processor|dx1|B_in[1]~20 (
// Equation(s):
// \my_processor|dx1|B_in[1]~20_combout  = (\my_processor|dx1|DXB|dffe5|q~9_combout  & (\my_processor|dx1|DXB|dffe5|q~11_combout )) # (!\my_processor|dx1|DXB|dffe5|q~9_combout  & ((\my_processor|dx1|DXB|dffe5|q~11_combout  & 
// (\my_processor|dx1|B_in[1]~19_combout )) # (!\my_processor|dx1|DXB|dffe5|q~11_combout  & ((\my_regfile|gen_registers[2].regs|dffe1|q~q )))))

	.dataa(\my_processor|dx1|DXB|dffe5|q~9_combout ),
	.datab(\my_processor|dx1|DXB|dffe5|q~11_combout ),
	.datac(\my_processor|dx1|B_in[1]~19_combout ),
	.datad(\my_regfile|gen_registers[2].regs|dffe1|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[1]~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[1]~20 .lut_mask = 16'hD9C8;
defparam \my_processor|dx1|B_in[1]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y23_N1
dffeas \my_regfile|gen_registers[8].regs|dffe1|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[1]~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[8].regs|dffe1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[8].regs|dffe1|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[8].regs|dffe1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y23_N11
dffeas \my_regfile|gen_registers[10].regs|dffe1|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[1]~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[10].regs|dffe1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[10].regs|dffe1|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[10].regs|dffe1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N10
cycloneive_lcell_comb \my_processor|dx1|B_in[1]~21 (
// Equation(s):
// \my_processor|dx1|B_in[1]~21_combout  = (\my_processor|ctrl_readRegB[1]~1_combout  & (((\my_regfile|gen_registers[10].regs|dffe1|q~q ) # (\my_processor|ctrl_readRegB[0]~0_combout )))) # (!\my_processor|ctrl_readRegB[1]~1_combout  & 
// (\my_regfile|gen_registers[8].regs|dffe1|q~q  & ((!\my_processor|ctrl_readRegB[0]~0_combout ))))

	.dataa(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datab(\my_regfile|gen_registers[8].regs|dffe1|q~q ),
	.datac(\my_regfile|gen_registers[10].regs|dffe1|q~q ),
	.datad(\my_processor|ctrl_readRegB[0]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[1]~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[1]~21 .lut_mask = 16'hAAE4;
defparam \my_processor|dx1|B_in[1]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y23_N17
dffeas \my_regfile|gen_registers[9].regs|dffe1|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[1]~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[9].regs|dffe1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[9].regs|dffe1|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[9].regs|dffe1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y23_N15
dffeas \my_regfile|gen_registers[11].regs|dffe1|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[1]~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[11].regs|dffe1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[11].regs|dffe1|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[11].regs|dffe1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N16
cycloneive_lcell_comb \my_processor|dx1|B_in[1]~22 (
// Equation(s):
// \my_processor|dx1|B_in[1]~22_combout  = (\my_processor|dx1|B_in[1]~21_combout  & (((\my_regfile|gen_registers[11].regs|dffe1|q~q )) # (!\my_processor|ctrl_readRegB[0]~0_combout ))) # (!\my_processor|dx1|B_in[1]~21_combout  & 
// (\my_processor|ctrl_readRegB[0]~0_combout  & (\my_regfile|gen_registers[9].regs|dffe1|q~q )))

	.dataa(\my_processor|dx1|B_in[1]~21_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datac(\my_regfile|gen_registers[9].regs|dffe1|q~q ),
	.datad(\my_regfile|gen_registers[11].regs|dffe1|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[1]~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[1]~22 .lut_mask = 16'hEA62;
defparam \my_processor|dx1|B_in[1]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y23_N17
dffeas \my_regfile|gen_registers[3].regs|dffe1|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[1]~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[3].regs|dffe1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[3].regs|dffe1|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[3].regs|dffe1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N14
cycloneive_lcell_comb \my_processor|dx1|B_in[1]~23 (
// Equation(s):
// \my_processor|dx1|B_in[1]~23_combout  = (\my_processor|dx1|DXB|dffe5|q~9_combout  & ((\my_processor|dx1|B_in[1]~20_combout  & (\my_processor|dx1|B_in[1]~22_combout )) # (!\my_processor|dx1|B_in[1]~20_combout  & 
// ((\my_regfile|gen_registers[3].regs|dffe1|q~q ))))) # (!\my_processor|dx1|DXB|dffe5|q~9_combout  & (\my_processor|dx1|B_in[1]~20_combout ))

	.dataa(\my_processor|dx1|DXB|dffe5|q~9_combout ),
	.datab(\my_processor|dx1|B_in[1]~20_combout ),
	.datac(\my_processor|dx1|B_in[1]~22_combout ),
	.datad(\my_regfile|gen_registers[3].regs|dffe1|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[1]~23_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[1]~23 .lut_mask = 16'hE6C4;
defparam \my_processor|dx1|B_in[1]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y25_N25
dffeas \my_regfile|gen_registers[15].regs|dffe1|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[1]~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[15].regs|dffe1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[15].regs|dffe1|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[15].regs|dffe1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y25_N29
dffeas \my_regfile|gen_registers[13].regs|dffe1|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[1]~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[13].regs|dffe1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[13].regs|dffe1|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[13].regs|dffe1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y25_N21
dffeas \my_regfile|gen_registers[12].regs|dffe1|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[1]~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[12].regs|dffe1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[12].regs|dffe1|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[12].regs|dffe1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N10
cycloneive_lcell_comb \my_processor|dx1|B_in[1]~24 (
// Equation(s):
// \my_processor|dx1|B_in[1]~24_combout  = (\my_processor|ctrl_readRegB[0]~0_combout  & ((\my_regfile|gen_registers[13].regs|dffe1|q~q ) # ((\my_processor|ctrl_readRegB[1]~1_combout )))) # (!\my_processor|ctrl_readRegB[0]~0_combout  & 
// (((!\my_processor|ctrl_readRegB[1]~1_combout  & \my_regfile|gen_registers[12].regs|dffe1|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datab(\my_regfile|gen_registers[13].regs|dffe1|q~q ),
	.datac(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datad(\my_regfile|gen_registers[12].regs|dffe1|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[1]~24_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[1]~24 .lut_mask = 16'hADA8;
defparam \my_processor|dx1|B_in[1]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y25_N23
dffeas \my_regfile|gen_registers[14].regs|dffe1|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[1]~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[14].regs|dffe1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[14].regs|dffe1|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[14].regs|dffe1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N22
cycloneive_lcell_comb \my_processor|dx1|B_in[1]~25 (
// Equation(s):
// \my_processor|dx1|B_in[1]~25_combout  = (\my_processor|dx1|B_in[1]~24_combout  & ((\my_regfile|gen_registers[15].regs|dffe1|q~q ) # ((!\my_processor|ctrl_readRegB[1]~1_combout )))) # (!\my_processor|dx1|B_in[1]~24_combout  & 
// (((\my_regfile|gen_registers[14].regs|dffe1|q~q  & \my_processor|ctrl_readRegB[1]~1_combout ))))

	.dataa(\my_regfile|gen_registers[15].regs|dffe1|q~q ),
	.datab(\my_processor|dx1|B_in[1]~24_combout ),
	.datac(\my_regfile|gen_registers[14].regs|dffe1|q~q ),
	.datad(\my_processor|ctrl_readRegB[1]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[1]~25_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[1]~25 .lut_mask = 16'hB8CC;
defparam \my_processor|dx1|B_in[1]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N6
cycloneive_lcell_comb \my_processor|dx1|DXB|dffe1|q~0 (
// Equation(s):
// \my_processor|dx1|DXB|dffe1|q~0_combout  = (\my_processor|dx1|DXB|dffe5|q~12_combout  & ((\my_processor|dx1|B_in[1]~25_combout ))) # (!\my_processor|dx1|DXB|dffe5|q~12_combout  & (\my_processor|dx1|B_in[1]~23_combout ))

	.dataa(\my_processor|dx1|B_in[1]~23_combout ),
	.datab(\my_processor|dx1|DXB|dffe5|q~12_combout ),
	.datac(gnd),
	.datad(\my_processor|dx1|B_in[1]~25_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|DXB|dffe1|q~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|DXB|dffe1|q~0 .lut_mask = 16'hEE22;
defparam \my_processor|dx1|DXB|dffe1|q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y31_N1
dffeas \my_regfile|gen_registers[17].regs|dffe1|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[1]~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[17].regs|dffe1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[17].regs|dffe1|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[17].regs|dffe1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y31_N11
dffeas \my_regfile|gen_registers[25].regs|dffe1|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[1]~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[25].regs|dffe1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[25].regs|dffe1|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[25].regs|dffe1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y31_N10
cycloneive_lcell_comb \my_processor|dx1|B_in[1]~26 (
// Equation(s):
// \my_processor|dx1|B_in[1]~26_combout  = (\my_processor|ctrl_readRegB[3]~3_combout  & (((\my_regfile|gen_registers[25].regs|dffe1|q~q ) # (\my_processor|ctrl_readRegB[2]~2_combout )))) # (!\my_processor|ctrl_readRegB[3]~3_combout  & 
// (\my_regfile|gen_registers[17].regs|dffe1|q~q  & ((!\my_processor|ctrl_readRegB[2]~2_combout ))))

	.dataa(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datab(\my_regfile|gen_registers[17].regs|dffe1|q~q ),
	.datac(\my_regfile|gen_registers[25].regs|dffe1|q~q ),
	.datad(\my_processor|ctrl_readRegB[2]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[1]~26_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[1]~26 .lut_mask = 16'hAAE4;
defparam \my_processor|dx1|B_in[1]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y30_N1
dffeas \my_regfile|gen_registers[29].regs|dffe1|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[1]~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[29].regs|dffe1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[29].regs|dffe1|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[29].regs|dffe1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y31_N5
dffeas \my_regfile|gen_registers[21].regs|dffe1|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[1]~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[21].regs|dffe1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[21].regs|dffe1|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[21].regs|dffe1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y30_N0
cycloneive_lcell_comb \my_processor|dx1|B_in[1]~27 (
// Equation(s):
// \my_processor|dx1|B_in[1]~27_combout  = (\my_processor|ctrl_readRegB[2]~2_combout  & ((\my_processor|dx1|B_in[1]~26_combout  & (\my_regfile|gen_registers[29].regs|dffe1|q~q )) # (!\my_processor|dx1|B_in[1]~26_combout  & 
// ((\my_regfile|gen_registers[21].regs|dffe1|q~q ))))) # (!\my_processor|ctrl_readRegB[2]~2_combout  & (\my_processor|dx1|B_in[1]~26_combout ))

	.dataa(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datab(\my_processor|dx1|B_in[1]~26_combout ),
	.datac(\my_regfile|gen_registers[29].regs|dffe1|q~q ),
	.datad(\my_regfile|gen_registers[21].regs|dffe1|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[1]~27_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[1]~27 .lut_mask = 16'hE6C4;
defparam \my_processor|dx1|B_in[1]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N8
cycloneive_lcell_comb \my_regfile|gen_registers[31].regs|dffe1|q~feeder (
// Equation(s):
// \my_regfile|gen_registers[31].regs|dffe1|q~feeder_combout  = \my_processor|WM_bypass_data[1]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|WM_bypass_data[1]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|gen_registers[31].regs|dffe1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|gen_registers[31].regs|dffe1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|gen_registers[31].regs|dffe1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y27_N9
dffeas \my_regfile|gen_registers[31].regs|dffe1|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|gen_registers[31].regs|dffe1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|decoder_writeReg|and16~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[31].regs|dffe1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[31].regs|dffe1|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[31].regs|dffe1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y27_N5
dffeas \my_regfile|gen_registers[27].regs|dffe1|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[1]~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[27].regs|dffe1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[27].regs|dffe1|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[27].regs|dffe1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N28
cycloneive_lcell_comb \my_regfile|gen_registers[19].regs|dffe1|q~feeder (
// Equation(s):
// \my_regfile|gen_registers[19].regs|dffe1|q~feeder_combout  = \my_processor|WM_bypass_data[1]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|WM_bypass_data[1]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|gen_registers[19].regs|dffe1|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|gen_registers[19].regs|dffe1|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|gen_registers[19].regs|dffe1|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y27_N29
dffeas \my_regfile|gen_registers[19].regs|dffe1|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|gen_registers[19].regs|dffe1|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|decoder_writeReg|and16~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[19].regs|dffe1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[19].regs|dffe1|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[19].regs|dffe1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N4
cycloneive_lcell_comb \my_processor|dx1|B_in[1]~33 (
// Equation(s):
// \my_processor|dx1|B_in[1]~33_combout  = (\my_processor|ctrl_readRegB[2]~2_combout  & (\my_processor|ctrl_readRegB[3]~3_combout )) # (!\my_processor|ctrl_readRegB[2]~2_combout  & ((\my_processor|ctrl_readRegB[3]~3_combout  & 
// (\my_regfile|gen_registers[27].regs|dffe1|q~q )) # (!\my_processor|ctrl_readRegB[3]~3_combout  & ((\my_regfile|gen_registers[19].regs|dffe1|q~q )))))

	.dataa(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datab(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datac(\my_regfile|gen_registers[27].regs|dffe1|q~q ),
	.datad(\my_regfile|gen_registers[19].regs|dffe1|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[1]~33_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[1]~33 .lut_mask = 16'hD9C8;
defparam \my_processor|dx1|B_in[1]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y27_N27
dffeas \my_regfile|gen_registers[23].regs|dffe1|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[1]~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[23].regs|dffe1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[23].regs|dffe1|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[23].regs|dffe1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N26
cycloneive_lcell_comb \my_processor|dx1|B_in[1]~34 (
// Equation(s):
// \my_processor|dx1|B_in[1]~34_combout  = (\my_processor|dx1|B_in[1]~33_combout  & ((\my_regfile|gen_registers[31].regs|dffe1|q~q ) # ((!\my_processor|ctrl_readRegB[2]~2_combout )))) # (!\my_processor|dx1|B_in[1]~33_combout  & 
// (((\my_regfile|gen_registers[23].regs|dffe1|q~q  & \my_processor|ctrl_readRegB[2]~2_combout ))))

	.dataa(\my_regfile|gen_registers[31].regs|dffe1|q~q ),
	.datab(\my_processor|dx1|B_in[1]~33_combout ),
	.datac(\my_regfile|gen_registers[23].regs|dffe1|q~q ),
	.datad(\my_processor|ctrl_readRegB[2]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[1]~34_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[1]~34 .lut_mask = 16'hB8CC;
defparam \my_processor|dx1|B_in[1]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y27_N7
dffeas \my_regfile|gen_registers[20].regs|dffe1|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[1]~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[20].regs|dffe1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[20].regs|dffe1|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[20].regs|dffe1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y27_N13
dffeas \my_regfile|gen_registers[16].regs|dffe1|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[1]~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[16].regs|dffe1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[16].regs|dffe1|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[16].regs|dffe1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y30_N22
cycloneive_lcell_comb \my_processor|dx1|B_in[1]~30 (
// Equation(s):
// \my_processor|dx1|B_in[1]~30_combout  = (\my_processor|ctrl_readRegB[2]~2_combout  & ((\my_regfile|gen_registers[20].regs|dffe1|q~q ) # ((\my_processor|ctrl_readRegB[3]~3_combout )))) # (!\my_processor|ctrl_readRegB[2]~2_combout  & 
// (((\my_regfile|gen_registers[16].regs|dffe1|q~q  & !\my_processor|ctrl_readRegB[3]~3_combout ))))

	.dataa(\my_regfile|gen_registers[20].regs|dffe1|q~q ),
	.datab(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datac(\my_regfile|gen_registers[16].regs|dffe1|q~q ),
	.datad(\my_processor|ctrl_readRegB[3]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[1]~30_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[1]~30 .lut_mask = 16'hCCB8;
defparam \my_processor|dx1|B_in[1]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y27_N27
dffeas \my_regfile|gen_registers[28].regs|dffe1|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[1]~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[28].regs|dffe1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[28].regs|dffe1|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[28].regs|dffe1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y28_N9
dffeas \my_regfile|gen_registers[24].regs|dffe1|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[1]~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[24].regs|dffe1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[24].regs|dffe1|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[24].regs|dffe1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N8
cycloneive_lcell_comb \my_processor|dx1|B_in[1]~31 (
// Equation(s):
// \my_processor|dx1|B_in[1]~31_combout  = (\my_processor|dx1|B_in[1]~30_combout  & ((\my_regfile|gen_registers[28].regs|dffe1|q~q ) # ((!\my_processor|ctrl_readRegB[3]~3_combout )))) # (!\my_processor|dx1|B_in[1]~30_combout  & 
// (((\my_regfile|gen_registers[24].regs|dffe1|q~q  & \my_processor|ctrl_readRegB[3]~3_combout ))))

	.dataa(\my_processor|dx1|B_in[1]~30_combout ),
	.datab(\my_regfile|gen_registers[28].regs|dffe1|q~q ),
	.datac(\my_regfile|gen_registers[24].regs|dffe1|q~q ),
	.datad(\my_processor|ctrl_readRegB[3]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[1]~31_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[1]~31 .lut_mask = 16'hD8AA;
defparam \my_processor|dx1|B_in[1]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y27_N21
dffeas \my_regfile|gen_registers[18].regs|dffe1|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[1]~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[18].regs|dffe1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[18].regs|dffe1|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[18].regs|dffe1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y24_N15
dffeas \my_regfile|gen_registers[22].regs|dffe1|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[1]~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[22].regs|dffe1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[22].regs|dffe1|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[22].regs|dffe1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N14
cycloneive_lcell_comb \my_processor|dx1|B_in[1]~28 (
// Equation(s):
// \my_processor|dx1|B_in[1]~28_combout  = (\my_processor|ctrl_readRegB[3]~3_combout  & (((\my_processor|ctrl_readRegB[2]~2_combout )))) # (!\my_processor|ctrl_readRegB[3]~3_combout  & ((\my_processor|ctrl_readRegB[2]~2_combout  & 
// ((\my_regfile|gen_registers[22].regs|dffe1|q~q ))) # (!\my_processor|ctrl_readRegB[2]~2_combout  & (\my_regfile|gen_registers[18].regs|dffe1|q~q ))))

	.dataa(\my_regfile|gen_registers[18].regs|dffe1|q~q ),
	.datab(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datac(\my_regfile|gen_registers[22].regs|dffe1|q~q ),
	.datad(\my_processor|ctrl_readRegB[2]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[1]~28_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[1]~28 .lut_mask = 16'hFC22;
defparam \my_processor|dx1|B_in[1]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y24_N17
dffeas \my_regfile|gen_registers[26].regs|dffe1|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[1]~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[26].regs|dffe1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[26].regs|dffe1|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[26].regs|dffe1|q .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y27_N19
dffeas \my_regfile|gen_registers[30].regs|dffe1|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[1]~3_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[30].regs|dffe1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[30].regs|dffe1|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[30].regs|dffe1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N16
cycloneive_lcell_comb \my_processor|dx1|B_in[1]~29 (
// Equation(s):
// \my_processor|dx1|B_in[1]~29_combout  = (\my_processor|dx1|B_in[1]~28_combout  & (((\my_regfile|gen_registers[30].regs|dffe1|q~q )) # (!\my_processor|ctrl_readRegB[3]~3_combout ))) # (!\my_processor|dx1|B_in[1]~28_combout  & 
// (\my_processor|ctrl_readRegB[3]~3_combout  & (\my_regfile|gen_registers[26].regs|dffe1|q~q )))

	.dataa(\my_processor|dx1|B_in[1]~28_combout ),
	.datab(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datac(\my_regfile|gen_registers[26].regs|dffe1|q~q ),
	.datad(\my_regfile|gen_registers[30].regs|dffe1|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[1]~29_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[1]~29 .lut_mask = 16'hEA62;
defparam \my_processor|dx1|B_in[1]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N28
cycloneive_lcell_comb \my_processor|dx1|B_in[1]~32 (
// Equation(s):
// \my_processor|dx1|B_in[1]~32_combout  = (\my_processor|ctrl_readRegB[0]~0_combout  & (\my_processor|ctrl_readRegB[1]~1_combout )) # (!\my_processor|ctrl_readRegB[0]~0_combout  & ((\my_processor|ctrl_readRegB[1]~1_combout  & 
// ((\my_processor|dx1|B_in[1]~29_combout ))) # (!\my_processor|ctrl_readRegB[1]~1_combout  & (\my_processor|dx1|B_in[1]~31_combout ))))

	.dataa(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datac(\my_processor|dx1|B_in[1]~31_combout ),
	.datad(\my_processor|dx1|B_in[1]~29_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[1]~32_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[1]~32 .lut_mask = 16'hDC98;
defparam \my_processor|dx1|B_in[1]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N28
cycloneive_lcell_comb \my_processor|dx1|B_in[1]~35 (
// Equation(s):
// \my_processor|dx1|B_in[1]~35_combout  = (\my_processor|ctrl_readRegB[0]~0_combout  & ((\my_processor|dx1|B_in[1]~32_combout  & ((\my_processor|dx1|B_in[1]~34_combout ))) # (!\my_processor|dx1|B_in[1]~32_combout  & (\my_processor|dx1|B_in[1]~27_combout 
// )))) # (!\my_processor|ctrl_readRegB[0]~0_combout  & (((\my_processor|dx1|B_in[1]~32_combout ))))

	.dataa(\my_processor|dx1|B_in[1]~27_combout ),
	.datab(\my_processor|dx1|B_in[1]~34_combout ),
	.datac(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datad(\my_processor|dx1|B_in[1]~32_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[1]~35_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[1]~35 .lut_mask = 16'hCFA0;
defparam \my_processor|dx1|B_in[1]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y23_N7
dffeas \my_processor|dx1|DXB|dffe1|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|DXB|dffe1|q~0_combout ),
	.asdata(\my_processor|dx1|B_in[1]~35_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\my_processor|dx1|DXB|dffe5|q~10_combout ),
	.sload(\my_processor|ctrl_readRegB[4]~4_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXB|dffe1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXB|dffe1|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXB|dffe1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y29_N16
cycloneive_lcell_comb \my_processor|alu_B[1]~9 (
// Equation(s):
// \my_processor|alu_B[1]~9_combout  = (\my_processor|alu_B[30]~0_combout  & (((\my_processor|alu_B[30]~4_combout )))) # (!\my_processor|alu_B[30]~0_combout  & ((\my_processor|alu_B[30]~4_combout  & (\my_processor|WM_bypass_data[1]~3_combout )) # 
// (!\my_processor|alu_B[30]~4_combout  & ((\my_processor|dx1|DXB|dffe1|q~q )))))

	.dataa(\my_processor|WM_bypass_data[1]~3_combout ),
	.datab(\my_processor|dx1|DXB|dffe1|q~q ),
	.datac(\my_processor|alu_B[30]~0_combout ),
	.datad(\my_processor|alu_B[30]~4_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_B[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_B[1]~9 .lut_mask = 16'hFA0C;
defparam \my_processor|alu_B[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y29_N26
cycloneive_lcell_comb \my_processor|alu_B[1]~10 (
// Equation(s):
// \my_processor|alu_B[1]~10_combout  = (\my_processor|alu_B[30]~0_combout  & ((\my_processor|alu_B[1]~9_combout  & (\my_processor|xm1|XMoutput|dffe1|q~q )) # (!\my_processor|alu_B[1]~9_combout  & ((\my_processor|dx1|DXimm|dffe1|q~q ))))) # 
// (!\my_processor|alu_B[30]~0_combout  & (((\my_processor|alu_B[1]~9_combout ))))

	.dataa(\my_processor|xm1|XMoutput|dffe1|q~q ),
	.datab(\my_processor|alu_B[30]~0_combout ),
	.datac(\my_processor|dx1|DXimm|dffe1|q~q ),
	.datad(\my_processor|alu_B[1]~9_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_B[1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_B[1]~10 .lut_mask = 16'hBBC0;
defparam \my_processor|alu_B[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N4
cycloneive_lcell_comb \my_processor|aluer|addition|eba_0|orc1~0 (
// Equation(s):
// \my_processor|aluer|addition|eba_0|orc1~0_combout  = (\my_processor|alu_B[1]~10_combout  & ((\my_processor|alu_A[1]~639_combout ) # ((\my_processor|alu_B[0]~8_combout  & \my_processor|alu_A[0]~645_combout )))) # (!\my_processor|alu_B[1]~10_combout  & 
// (\my_processor|alu_B[0]~8_combout  & (\my_processor|alu_A[0]~645_combout  & \my_processor|alu_A[1]~639_combout )))

	.dataa(\my_processor|alu_B[0]~8_combout ),
	.datab(\my_processor|alu_B[1]~10_combout ),
	.datac(\my_processor|alu_A[0]~645_combout ),
	.datad(\my_processor|alu_A[1]~639_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|addition|eba_0|orc1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|addition|eba_0|orc1~0 .lut_mask = 16'hEC80;
defparam \my_processor|aluer|addition|eba_0|orc1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N22
cycloneive_lcell_comb \my_processor|aluer|addition|eba_0|orc2~0 (
// Equation(s):
// \my_processor|aluer|addition|eba_0|orc2~0_combout  = (\my_processor|aluer|addition|eba_0|orc1~0_combout  & ((\my_processor|alu_B[2]~12_combout ) # (\my_processor|alu_A[2]~618_combout )))

	.dataa(\my_processor|alu_B[2]~12_combout ),
	.datab(gnd),
	.datac(\my_processor|aluer|addition|eba_0|orc1~0_combout ),
	.datad(\my_processor|alu_A[2]~618_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|addition|eba_0|orc2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|addition|eba_0|orc2~0 .lut_mask = 16'hF0A0;
defparam \my_processor|aluer|addition|eba_0|orc2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N20
cycloneive_lcell_comb \my_processor|aluer|addition|eba_0|orc3~0 (
// Equation(s):
// \my_processor|aluer|addition|eba_0|orc3~0_combout  = (\my_processor|alu_B[3]~14_combout  & ((\my_processor|aluer|and_func|gen1[2].and_func~0_combout ) # ((\my_processor|aluer|addition|eba_0|orc2~0_combout ) # (\my_processor|alu_A[3]~597_combout )))) # 
// (!\my_processor|alu_B[3]~14_combout  & (\my_processor|alu_A[3]~597_combout  & ((\my_processor|aluer|and_func|gen1[2].and_func~0_combout ) # (\my_processor|aluer|addition|eba_0|orc2~0_combout ))))

	.dataa(\my_processor|alu_B[3]~14_combout ),
	.datab(\my_processor|aluer|and_func|gen1[2].and_func~0_combout ),
	.datac(\my_processor|aluer|addition|eba_0|orc2~0_combout ),
	.datad(\my_processor|alu_A[3]~597_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|addition|eba_0|orc3~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|addition|eba_0|orc3~0 .lut_mask = 16'hFEA8;
defparam \my_processor|aluer|addition|eba_0|orc3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N18
cycloneive_lcell_comb \my_processor|aluer|addition|eba_0|orc5~0 (
// Equation(s):
// \my_processor|aluer|addition|eba_0|orc5~0_combout  = (\my_processor|aluer|addition|eba_0|orc3~0_combout  & ((\my_processor|alu_B[4]~16_combout ) # (\my_processor|alu_A[4]~576_combout )))

	.dataa(\my_processor|alu_B[4]~16_combout ),
	.datab(\my_processor|alu_A[4]~576_combout ),
	.datac(gnd),
	.datad(\my_processor|aluer|addition|eba_0|orc3~0_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|addition|eba_0|orc5~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|addition|eba_0|orc5~0 .lut_mask = 16'hEE00;
defparam \my_processor|aluer|addition|eba_0|orc5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N24
cycloneive_lcell_comb \my_processor|aluer|addition|eba_0|orc5~1 (
// Equation(s):
// \my_processor|aluer|addition|eba_0|orc5~1_combout  = (\my_processor|alu_B[5]~18_combout  & ((\my_processor|aluer|addition|eba_0|orc4~0_combout ) # ((\my_processor|alu_A[5]~555_combout ) # (\my_processor|aluer|addition|eba_0|orc5~0_combout )))) # 
// (!\my_processor|alu_B[5]~18_combout  & (\my_processor|alu_A[5]~555_combout  & ((\my_processor|aluer|addition|eba_0|orc4~0_combout ) # (\my_processor|aluer|addition|eba_0|orc5~0_combout ))))

	.dataa(\my_processor|aluer|addition|eba_0|orc4~0_combout ),
	.datab(\my_processor|alu_B[5]~18_combout ),
	.datac(\my_processor|alu_A[5]~555_combout ),
	.datad(\my_processor|aluer|addition|eba_0|orc5~0_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|addition|eba_0|orc5~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|addition|eba_0|orc5~1 .lut_mask = 16'hFCE8;
defparam \my_processor|aluer|addition|eba_0|orc5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N26
cycloneive_lcell_comb \my_processor|aluer|addition|eba_0|orc7~0 (
// Equation(s):
// \my_processor|aluer|addition|eba_0|orc7~0_combout  = (\my_processor|aluer|addition|eba_0|orc5~1_combout  & ((\my_processor|alu_B[6]~20_combout ) # (\my_processor|alu_A[6]~534_combout )))

	.dataa(gnd),
	.datab(\my_processor|alu_B[6]~20_combout ),
	.datac(\my_processor|alu_A[6]~534_combout ),
	.datad(\my_processor|aluer|addition|eba_0|orc5~1_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|addition|eba_0|orc7~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|addition|eba_0|orc7~0 .lut_mask = 16'hFC00;
defparam \my_processor|aluer|addition|eba_0|orc7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N16
cycloneive_lcell_comb \my_processor|aluer|addition|eba_0|orc7~1 (
// Equation(s):
// \my_processor|aluer|addition|eba_0|orc7~1_combout  = (\my_processor|alu_B[7]~22_combout  & ((\my_processor|aluer|addition|eba_0|orc6~0_combout ) # ((\my_processor|aluer|addition|eba_0|orc7~0_combout ) # (\my_processor|alu_A[7]~513_combout )))) # 
// (!\my_processor|alu_B[7]~22_combout  & (\my_processor|alu_A[7]~513_combout  & ((\my_processor|aluer|addition|eba_0|orc6~0_combout ) # (\my_processor|aluer|addition|eba_0|orc7~0_combout ))))

	.dataa(\my_processor|aluer|addition|eba_0|orc6~0_combout ),
	.datab(\my_processor|alu_B[7]~22_combout ),
	.datac(\my_processor|aluer|addition|eba_0|orc7~0_combout ),
	.datad(\my_processor|alu_A[7]~513_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|addition|eba_0|orc7~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|addition|eba_0|orc7~1 .lut_mask = 16'hFEC8;
defparam \my_processor|aluer|addition|eba_0|orc7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N10
cycloneive_lcell_comb \my_processor|aluer|addition|eba_1|orc0~1 (
// Equation(s):
// \my_processor|aluer|addition|eba_1|orc0~1_combout  = (\my_processor|aluer|addition|eba_0|orc7~1_combout  & ((\my_processor|alu_A[8]~492_combout ) # (\my_processor|alu_B[8]~24_combout )))

	.dataa(gnd),
	.datab(\my_processor|alu_A[8]~492_combout ),
	.datac(\my_processor|alu_B[8]~24_combout ),
	.datad(\my_processor|aluer|addition|eba_0|orc7~1_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|addition|eba_1|orc0~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|addition|eba_1|orc0~1 .lut_mask = 16'hFC00;
defparam \my_processor|aluer|addition|eba_1|orc0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N12
cycloneive_lcell_comb \my_processor|aluer|addition|eba_1|orc1~0 (
// Equation(s):
// \my_processor|aluer|addition|eba_1|orc1~0_combout  = (\my_processor|alu_B[9]~26_combout  & ((\my_processor|aluer|addition|eba_1|orc0~0_combout ) # ((\my_processor|alu_A[9]~471_combout ) # (\my_processor|aluer|addition|eba_1|orc0~1_combout )))) # 
// (!\my_processor|alu_B[9]~26_combout  & (\my_processor|alu_A[9]~471_combout  & ((\my_processor|aluer|addition|eba_1|orc0~0_combout ) # (\my_processor|aluer|addition|eba_1|orc0~1_combout ))))

	.dataa(\my_processor|alu_B[9]~26_combout ),
	.datab(\my_processor|aluer|addition|eba_1|orc0~0_combout ),
	.datac(\my_processor|alu_A[9]~471_combout ),
	.datad(\my_processor|aluer|addition|eba_1|orc0~1_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|addition|eba_1|orc1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|addition|eba_1|orc1~0 .lut_mask = 16'hFAE8;
defparam \my_processor|aluer|addition|eba_1|orc1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N2
cycloneive_lcell_comb \my_processor|aluer|addition|eba_1|orc2~1 (
// Equation(s):
// \my_processor|aluer|addition|eba_1|orc2~1_combout  = (\my_processor|aluer|addition|eba_1|orc1~0_combout  & ((\my_processor|alu_B[10]~28_combout ) # (\my_processor|alu_A[10]~450_combout )))

	.dataa(gnd),
	.datab(\my_processor|alu_B[10]~28_combout ),
	.datac(\my_processor|alu_A[10]~450_combout ),
	.datad(\my_processor|aluer|addition|eba_1|orc1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|addition|eba_1|orc2~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|addition|eba_1|orc2~1 .lut_mask = 16'hFC00;
defparam \my_processor|aluer|addition|eba_1|orc2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N28
cycloneive_lcell_comb \my_processor|aluer|addition|eba_1|orc3~0 (
// Equation(s):
// \my_processor|aluer|addition|eba_1|orc3~0_combout  = (\my_processor|alu_A[11]~429_combout  & ((\my_processor|alu_B[11]~30_combout ) # ((\my_processor|aluer|addition|eba_1|orc2~0_combout ) # (\my_processor|aluer|addition|eba_1|orc2~1_combout )))) # 
// (!\my_processor|alu_A[11]~429_combout  & (\my_processor|alu_B[11]~30_combout  & ((\my_processor|aluer|addition|eba_1|orc2~0_combout ) # (\my_processor|aluer|addition|eba_1|orc2~1_combout ))))

	.dataa(\my_processor|alu_A[11]~429_combout ),
	.datab(\my_processor|alu_B[11]~30_combout ),
	.datac(\my_processor|aluer|addition|eba_1|orc2~0_combout ),
	.datad(\my_processor|aluer|addition|eba_1|orc2~1_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|addition|eba_1|orc3~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|addition|eba_1|orc3~0 .lut_mask = 16'hEEE8;
defparam \my_processor|aluer|addition|eba_1|orc3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N6
cycloneive_lcell_comb \my_processor|aluer|addition|eba_1|orc4~0 (
// Equation(s):
// \my_processor|aluer|addition|eba_1|orc4~0_combout  = (\my_processor|aluer|addition|eba_1|orc3~0_combout  & ((\my_processor|alu_B[12]~32_combout ) # (\my_processor|alu_A[12]~408_combout )))

	.dataa(gnd),
	.datab(\my_processor|alu_B[12]~32_combout ),
	.datac(\my_processor|alu_A[12]~408_combout ),
	.datad(\my_processor|aluer|addition|eba_1|orc3~0_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|addition|eba_1|orc4~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|addition|eba_1|orc4~0 .lut_mask = 16'hFC00;
defparam \my_processor|aluer|addition|eba_1|orc4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N0
cycloneive_lcell_comb \my_processor|aluer|addition|eba_1|orc5~0 (
// Equation(s):
// \my_processor|aluer|addition|eba_1|orc5~0_combout  = (\my_processor|alu_A[13]~387_combout  & ((\my_processor|aluer|and_func|gen1[12].and_func~combout ) # ((\my_processor|alu_B[13]~34_combout ) # (\my_processor|aluer|addition|eba_1|orc4~0_combout )))) # 
// (!\my_processor|alu_A[13]~387_combout  & (\my_processor|alu_B[13]~34_combout  & ((\my_processor|aluer|and_func|gen1[12].and_func~combout ) # (\my_processor|aluer|addition|eba_1|orc4~0_combout ))))

	.dataa(\my_processor|alu_A[13]~387_combout ),
	.datab(\my_processor|aluer|and_func|gen1[12].and_func~combout ),
	.datac(\my_processor|alu_B[13]~34_combout ),
	.datad(\my_processor|aluer|addition|eba_1|orc4~0_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|addition|eba_1|orc5~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|addition|eba_1|orc5~0 .lut_mask = 16'hFAE8;
defparam \my_processor|aluer|addition|eba_1|orc5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y30_N6
cycloneive_lcell_comb \my_processor|aluer|addition|eba_1|xor_sum7 (
// Equation(s):
// \my_processor|aluer|addition|eba_1|xor_sum7~combout  = \my_processor|aluer|subtraction|eba_1|xor7~0_combout  $ (((\my_processor|alu_B[14]~36_combout  & ((\my_processor|alu_A[14]~366_combout ) # (\my_processor|aluer|addition|eba_1|orc5~0_combout ))) # 
// (!\my_processor|alu_B[14]~36_combout  & (\my_processor|alu_A[14]~366_combout  & \my_processor|aluer|addition|eba_1|orc5~0_combout ))))

	.dataa(\my_processor|alu_B[14]~36_combout ),
	.datab(\my_processor|alu_A[14]~366_combout ),
	.datac(\my_processor|aluer|subtraction|eba_1|xor7~0_combout ),
	.datad(\my_processor|aluer|addition|eba_1|orc5~0_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|addition|eba_1|xor_sum7~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|addition|eba_1|xor_sum7 .lut_mask = 16'h1E78;
defparam \my_processor|aluer|addition|eba_1|xor_sum7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N18
cycloneive_lcell_comb \my_processor|aluer|subtraction|eba_1|orc2 (
// Equation(s):
// \my_processor|aluer|subtraction|eba_1|orc2~combout  = (\my_processor|alu_B[10]~28_combout  & (\my_processor|alu_A[10]~450_combout  & \my_processor|aluer|subtraction|eba_1|orc1~combout )) # (!\my_processor|alu_B[10]~28_combout  & 
// ((\my_processor|alu_A[10]~450_combout ) # (\my_processor|aluer|subtraction|eba_1|orc1~combout )))

	.dataa(gnd),
	.datab(\my_processor|alu_B[10]~28_combout ),
	.datac(\my_processor|alu_A[10]~450_combout ),
	.datad(\my_processor|aluer|subtraction|eba_1|orc1~combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|subtraction|eba_1|orc2~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|subtraction|eba_1|orc2 .lut_mask = 16'hF330;
defparam \my_processor|aluer|subtraction|eba_1|orc2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N12
cycloneive_lcell_comb \my_processor|aluer|subtraction|eba_1|orc3 (
// Equation(s):
// \my_processor|aluer|subtraction|eba_1|orc3~combout  = (\my_processor|alu_A[11]~429_combout  & ((\my_processor|aluer|subtraction|eba_1|orc2~combout ) # (!\my_processor|alu_B[11]~30_combout ))) # (!\my_processor|alu_A[11]~429_combout  & 
// (!\my_processor|alu_B[11]~30_combout  & \my_processor|aluer|subtraction|eba_1|orc2~combout ))

	.dataa(gnd),
	.datab(\my_processor|alu_A[11]~429_combout ),
	.datac(\my_processor|alu_B[11]~30_combout ),
	.datad(\my_processor|aluer|subtraction|eba_1|orc2~combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|subtraction|eba_1|orc3~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|subtraction|eba_1|orc3 .lut_mask = 16'hCF0C;
defparam \my_processor|aluer|subtraction|eba_1|orc3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N16
cycloneive_lcell_comb \my_processor|aluer|subtraction|eba_1|orc4 (
// Equation(s):
// \my_processor|aluer|subtraction|eba_1|orc4~combout  = (\my_processor|alu_B[12]~32_combout  & (\my_processor|alu_A[12]~408_combout  & \my_processor|aluer|subtraction|eba_1|orc3~combout )) # (!\my_processor|alu_B[12]~32_combout  & 
// ((\my_processor|alu_A[12]~408_combout ) # (\my_processor|aluer|subtraction|eba_1|orc3~combout )))

	.dataa(\my_processor|alu_B[12]~32_combout ),
	.datab(gnd),
	.datac(\my_processor|alu_A[12]~408_combout ),
	.datad(\my_processor|aluer|subtraction|eba_1|orc3~combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|subtraction|eba_1|orc4~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|subtraction|eba_1|orc4 .lut_mask = 16'hF550;
defparam \my_processor|aluer|subtraction|eba_1|orc4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N6
cycloneive_lcell_comb \my_processor|aluer|subtraction|eba_1|orc5 (
// Equation(s):
// \my_processor|aluer|subtraction|eba_1|orc5~combout  = (\my_processor|alu_B[13]~34_combout  & (\my_processor|alu_A[13]~387_combout  & \my_processor|aluer|subtraction|eba_1|orc4~combout )) # (!\my_processor|alu_B[13]~34_combout  & 
// ((\my_processor|alu_A[13]~387_combout ) # (\my_processor|aluer|subtraction|eba_1|orc4~combout )))

	.dataa(gnd),
	.datab(\my_processor|alu_B[13]~34_combout ),
	.datac(\my_processor|alu_A[13]~387_combout ),
	.datad(\my_processor|aluer|subtraction|eba_1|orc4~combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|subtraction|eba_1|orc5~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|subtraction|eba_1|orc5 .lut_mask = 16'hF330;
defparam \my_processor|aluer|subtraction|eba_1|orc5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y30_N24
cycloneive_lcell_comb \my_processor|aluer|subtraction|eba_1|xor_sum7 (
// Equation(s):
// \my_processor|aluer|subtraction|eba_1|xor_sum7~combout  = \my_processor|aluer|subtraction|eba_1|xor7~0_combout  $ (((\my_processor|alu_B[14]~36_combout  & (\my_processor|aluer|subtraction|eba_1|orc5~combout  & \my_processor|alu_A[14]~366_combout )) # 
// (!\my_processor|alu_B[14]~36_combout  & ((\my_processor|aluer|subtraction|eba_1|orc5~combout ) # (\my_processor|alu_A[14]~366_combout )))))

	.dataa(\my_processor|alu_B[14]~36_combout ),
	.datab(\my_processor|aluer|subtraction|eba_1|xor7~0_combout ),
	.datac(\my_processor|aluer|subtraction|eba_1|orc5~combout ),
	.datad(\my_processor|alu_A[14]~366_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|subtraction|eba_1|xor_sum7~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|subtraction|eba_1|xor_sum7 .lut_mask = 16'h399C;
defparam \my_processor|aluer|subtraction|eba_1|xor_sum7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y30_N8
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[15]~139 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[15]~139_combout  = (\my_processor|alu_op[0]~0_combout  & (((\my_processor|alu_op[1]~1_combout ) # (!\my_processor|aluer|subtraction|eba_1|xor_sum7~combout )))) # 
// (!\my_processor|alu_op[0]~0_combout  & (\my_processor|aluer|addition|eba_1|xor_sum7~combout  & (!\my_processor|alu_op[1]~1_combout )))

	.dataa(\my_processor|aluer|addition|eba_1|xor_sum7~combout ),
	.datab(\my_processor|alu_op[0]~0_combout ),
	.datac(\my_processor|alu_op[1]~1_combout ),
	.datad(\my_processor|aluer|subtraction|eba_1|xor_sum7~combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[15]~139_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[15]~139 .lut_mask = 16'hC2CE;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[15]~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y30_N14
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[15]~140 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[15]~140_combout  = (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[15]~139_combout  & ((\my_processor|alu_B[15]~38_combout ) # ((\my_processor|alu_A[15]~345_combout ) # 
// (!\my_processor|alu_op[1]~1_combout )))) # (!\my_processor|aluer|mux_for_alu_out|mux_results|register_out[15]~139_combout  & (\my_processor|alu_B[15]~38_combout  & (\my_processor|alu_op[1]~1_combout  & \my_processor|alu_A[15]~345_combout )))

	.dataa(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[15]~139_combout ),
	.datab(\my_processor|alu_B[15]~38_combout ),
	.datac(\my_processor|alu_op[1]~1_combout ),
	.datad(\my_processor|alu_A[15]~345_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[15]~140_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[15]~140 .lut_mask = 16'hEA8A;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[15]~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N8
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[14]~60 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[14]~60_combout  = (!\my_processor|dx1|DXIR|dffe11|q~q  & ((\my_processor|dx1|DXIR|dffe8|q~q  & ((\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[15]~27_combout ))) # 
// (!\my_processor|dx1|DXIR|dffe8|q~q  & (\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[13]~31_combout ))))

	.dataa(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[13]~31_combout ),
	.datab(\my_processor|dx1|DXIR|dffe11|q~q ),
	.datac(\my_processor|dx1|DXIR|dffe8|q~q ),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[15]~27_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[14]~60_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[14]~60 .lut_mask = 16'h3202;
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[14]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N30
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[14]~61 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[14]~61_combout  = (\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[14]~60_combout ) # (\my_processor|aluer|shift_right_arithmetic|mux_eight_shifted[8]~3_combout )

	.dataa(gnd),
	.datab(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[14]~60_combout ),
	.datac(\my_processor|aluer|shift_right_arithmetic|mux_eight_shifted[8]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[14]~61_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[14]~61 .lut_mask = 16'hFCFC;
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[14]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N18
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_two_shifted[17]~23 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_two_shifted[17]~23_combout  = (\my_processor|dx1|DXIR|dffe10|q~q  & ((\my_processor|alu_A[7]~513_combout ))) # (!\my_processor|dx1|DXIR|dffe10|q~q  & (\my_processor|alu_A[15]~345_combout ))

	.dataa(gnd),
	.datab(\my_processor|alu_A[15]~345_combout ),
	.datac(\my_processor|alu_A[7]~513_combout ),
	.datad(\my_processor|dx1|DXIR|dffe10|q~q ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_two_shifted[17]~23_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_two_shifted[17]~23 .lut_mask = 16'hF0CC;
defparam \my_processor|aluer|shift_logical_left|mux_two_shifted[17]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N0
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_two_shifted[17]~31 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_two_shifted[17]~31_combout  = (\my_processor|dx1|DXIR|dffe9|q~q  & (\my_processor|aluer|shift_logical_left|mux_two_shifted[17]~8_combout )) # (!\my_processor|dx1|DXIR|dffe9|q~q  & 
// ((\my_processor|aluer|shift_logical_left|mux_two_shifted[17]~23_combout )))

	.dataa(gnd),
	.datab(\my_processor|dx1|DXIR|dffe9|q~q ),
	.datac(\my_processor|aluer|shift_logical_left|mux_two_shifted[17]~8_combout ),
	.datad(\my_processor|aluer|shift_logical_left|mux_two_shifted[17]~23_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_two_shifted[17]~31_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_two_shifted[17]~31 .lut_mask = 16'hF3C0;
defparam \my_processor|aluer|shift_logical_left|mux_two_shifted[17]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y27_N6
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_one_shifted[16]~39 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_one_shifted[16]~39_combout  = (!\my_processor|dx1|DXIR|dffe11|q~q  & ((\my_processor|dx1|DXIR|dffe8|q~q  & (\my_processor|aluer|shift_logical_left|mux_two_shifted[15]~33_combout )) # 
// (!\my_processor|dx1|DXIR|dffe8|q~q  & ((\my_processor|aluer|shift_logical_left|mux_two_shifted[17]~31_combout )))))

	.dataa(\my_processor|aluer|shift_logical_left|mux_two_shifted[15]~33_combout ),
	.datab(\my_processor|dx1|DXIR|dffe8|q~q ),
	.datac(\my_processor|aluer|shift_logical_left|mux_two_shifted[17]~31_combout ),
	.datad(\my_processor|dx1|DXIR|dffe11|q~q ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_one_shifted[16]~39_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[16]~39 .lut_mask = 16'h00B8;
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[16]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y27_N0
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[15]~141 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[15]~141_combout  = (\my_processor|dx1|DXIR|dffe7|q~q  & (((\my_processor|alu_op[0]~0_combout )))) # (!\my_processor|dx1|DXIR|dffe7|q~q  & ((\my_processor|alu_op[0]~0_combout  & 
// (\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[14]~61_combout )) # (!\my_processor|alu_op[0]~0_combout  & ((\my_processor|aluer|shift_logical_left|mux_one_shifted[16]~39_combout )))))

	.dataa(\my_processor|dx1|DXIR|dffe7|q~q ),
	.datab(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[14]~61_combout ),
	.datac(\my_processor|alu_op[0]~0_combout ),
	.datad(\my_processor|aluer|shift_logical_left|mux_one_shifted[16]~39_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[15]~141_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[15]~141 .lut_mask = 16'hE5E0;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[15]~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N30
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[14]~19 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[14]~19_combout  = (\my_processor|dx1|DXIR|dffe10|q~q  & (\my_processor|alu_A[28]~72_combout )) # (!\my_processor|dx1|DXIR|dffe10|q~q  & ((\my_processor|alu_A[20]~240_combout )))

	.dataa(gnd),
	.datab(\my_processor|alu_A[28]~72_combout ),
	.datac(\my_processor|dx1|DXIR|dffe10|q~q ),
	.datad(\my_processor|alu_A[20]~240_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[14]~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[14]~19 .lut_mask = 16'hCFC0;
defparam \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[14]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y25_N5
dffeas \my_regfile|gen_registers[8].regs|dffe16|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[16]~33_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[8].regs|dffe16|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[8].regs|dffe16|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[8].regs|dffe16|q .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y23_N11
dffeas \my_regfile|gen_registers[9].regs|dffe16|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[16]~33_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[9].regs|dffe16|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[9].regs|dffe16|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[9].regs|dffe16|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N4
cycloneive_lcell_comb \my_processor|alu_A[16]~307 (
// Equation(s):
// \my_processor|alu_A[16]~307_combout  = (\my_processor|FD_IR1|dffe18|q~q  & (\my_processor|FD_IR1|dffe17|q~q )) # (!\my_processor|FD_IR1|dffe18|q~q  & ((\my_processor|FD_IR1|dffe17|q~q  & ((\my_regfile|gen_registers[9].regs|dffe16|q~q ))) # 
// (!\my_processor|FD_IR1|dffe17|q~q  & (\my_regfile|gen_registers[8].regs|dffe16|q~q ))))

	.dataa(\my_processor|FD_IR1|dffe18|q~q ),
	.datab(\my_processor|FD_IR1|dffe17|q~q ),
	.datac(\my_regfile|gen_registers[8].regs|dffe16|q~q ),
	.datad(\my_regfile|gen_registers[9].regs|dffe16|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[16]~307_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[16]~307 .lut_mask = 16'hDC98;
defparam \my_processor|alu_A[16]~307 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y25_N23
dffeas \my_regfile|gen_registers[11].regs|dffe16|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[16]~33_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[11].regs|dffe16|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[11].regs|dffe16|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[11].regs|dffe16|q .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y23_N29
dffeas \my_regfile|gen_registers[10].regs|dffe16|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[16]~33_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[10].regs|dffe16|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[10].regs|dffe16|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[10].regs|dffe16|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N22
cycloneive_lcell_comb \my_processor|alu_A[16]~308 (
// Equation(s):
// \my_processor|alu_A[16]~308_combout  = (\my_processor|FD_IR1|dffe18|q~q  & ((\my_processor|alu_A[16]~307_combout  & (\my_regfile|gen_registers[11].regs|dffe16|q~q )) # (!\my_processor|alu_A[16]~307_combout  & 
// ((\my_regfile|gen_registers[10].regs|dffe16|q~q ))))) # (!\my_processor|FD_IR1|dffe18|q~q  & (\my_processor|alu_A[16]~307_combout ))

	.dataa(\my_processor|FD_IR1|dffe18|q~q ),
	.datab(\my_processor|alu_A[16]~307_combout ),
	.datac(\my_regfile|gen_registers[11].regs|dffe16|q~q ),
	.datad(\my_regfile|gen_registers[10].regs|dffe16|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[16]~308_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[16]~308 .lut_mask = 16'hE6C4;
defparam \my_processor|alu_A[16]~308 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y21_N7
dffeas \my_regfile|gen_registers[2].regs|dffe16|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[16]~33_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[2].regs|dffe16|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[2].regs|dffe16|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[2].regs|dffe16|q .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y21_N1
dffeas \my_regfile|gen_registers[3].regs|dffe16|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[16]~33_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[3].regs|dffe16|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[3].regs|dffe16|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[3].regs|dffe16|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N6
cycloneive_lcell_comb \my_processor|alu_A[16]~306 (
// Equation(s):
// \my_processor|alu_A[16]~306_combout  = (\my_processor|alu_A[29]~6_combout  & (\my_processor|alu_A[29]~7_combout )) # (!\my_processor|alu_A[29]~6_combout  & ((\my_processor|alu_A[29]~7_combout  & ((\my_regfile|gen_registers[3].regs|dffe16|q~q ))) # 
// (!\my_processor|alu_A[29]~7_combout  & (\my_regfile|gen_registers[2].regs|dffe16|q~q ))))

	.dataa(\my_processor|alu_A[29]~6_combout ),
	.datab(\my_processor|alu_A[29]~7_combout ),
	.datac(\my_regfile|gen_registers[2].regs|dffe16|q~q ),
	.datad(\my_regfile|gen_registers[3].regs|dffe16|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[16]~306_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[16]~306 .lut_mask = 16'hDC98;
defparam \my_processor|alu_A[16]~306 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y22_N19
dffeas \my_regfile|gen_registers[5].regs|dffe16|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[16]~33_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[5].regs|dffe16|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[5].regs|dffe16|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[5].regs|dffe16|q .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y22_N27
dffeas \my_regfile|gen_registers[6].regs|dffe16|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[16]~33_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[6].regs|dffe16|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[6].regs|dffe16|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[6].regs|dffe16|q .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y22_N9
dffeas \my_regfile|gen_registers[4].regs|dffe16|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[16]~33_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[4].regs|dffe16|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[4].regs|dffe16|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[4].regs|dffe16|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N6
cycloneive_lcell_comb \my_processor|alu_A[16]~304 (
// Equation(s):
// \my_processor|alu_A[16]~304_combout  = (\my_processor|FD_IR1|dffe18|q~q  & ((\my_regfile|gen_registers[6].regs|dffe16|q~q ) # ((\my_processor|FD_IR1|dffe17|q~q )))) # (!\my_processor|FD_IR1|dffe18|q~q  & (((\my_regfile|gen_registers[4].regs|dffe16|q~q  & 
// !\my_processor|FD_IR1|dffe17|q~q ))))

	.dataa(\my_regfile|gen_registers[6].regs|dffe16|q~q ),
	.datab(\my_processor|FD_IR1|dffe18|q~q ),
	.datac(\my_regfile|gen_registers[4].regs|dffe16|q~q ),
	.datad(\my_processor|FD_IR1|dffe17|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[16]~304_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[16]~304 .lut_mask = 16'hCCB8;
defparam \my_processor|alu_A[16]~304 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N24
cycloneive_lcell_comb \my_processor|alu_A[16]~305 (
// Equation(s):
// \my_processor|alu_A[16]~305_combout  = (\my_processor|FD_IR1|dffe17|q~q  & ((\my_processor|alu_A[16]~304_combout  & ((\my_regfile|gen_registers[7].regs|dffe16|q~q ))) # (!\my_processor|alu_A[16]~304_combout  & (\my_regfile|gen_registers[5].regs|dffe16|q~q 
// )))) # (!\my_processor|FD_IR1|dffe17|q~q  & (((\my_processor|alu_A[16]~304_combout ))))

	.dataa(\my_processor|FD_IR1|dffe17|q~q ),
	.datab(\my_regfile|gen_registers[5].regs|dffe16|q~q ),
	.datac(\my_regfile|gen_registers[7].regs|dffe16|q~q ),
	.datad(\my_processor|alu_A[16]~304_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[16]~305_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[16]~305 .lut_mask = 16'hF588;
defparam \my_processor|alu_A[16]~305 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N14
cycloneive_lcell_comb \my_processor|alu_A[16]~309 (
// Equation(s):
// \my_processor|alu_A[16]~309_combout  = (\my_processor|alu_A[29]~6_combout  & ((\my_processor|alu_A[16]~306_combout  & (\my_processor|alu_A[16]~308_combout )) # (!\my_processor|alu_A[16]~306_combout  & ((\my_processor|alu_A[16]~305_combout ))))) # 
// (!\my_processor|alu_A[29]~6_combout  & (((\my_processor|alu_A[16]~306_combout ))))

	.dataa(\my_processor|alu_A[29]~6_combout ),
	.datab(\my_processor|alu_A[16]~308_combout ),
	.datac(\my_processor|alu_A[16]~306_combout ),
	.datad(\my_processor|alu_A[16]~305_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[16]~309_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[16]~309 .lut_mask = 16'hDAD0;
defparam \my_processor|alu_A[16]~309 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y25_N1
dffeas \my_regfile|gen_registers[13].regs|dffe16|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[16]~33_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[13].regs|dffe16|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[13].regs|dffe16|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[13].regs|dffe16|q .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y25_N29
dffeas \my_regfile|gen_registers[15].regs|dffe16|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[16]~33_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[15].regs|dffe16|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[15].regs|dffe16|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[15].regs|dffe16|q .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y25_N27
dffeas \my_regfile|gen_registers[14].regs|dffe16|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[16]~33_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[14].regs|dffe16|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[14].regs|dffe16|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[14].regs|dffe16|q .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y25_N29
dffeas \my_regfile|gen_registers[12].regs|dffe16|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[16]~33_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[12].regs|dffe16|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[12].regs|dffe16|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[12].regs|dffe16|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N28
cycloneive_lcell_comb \my_processor|alu_A[16]~310 (
// Equation(s):
// \my_processor|alu_A[16]~310_combout  = (\my_processor|FD_IR1|dffe17|q~q  & (((\my_processor|FD_IR1|dffe18|q~q )))) # (!\my_processor|FD_IR1|dffe17|q~q  & ((\my_processor|FD_IR1|dffe18|q~q  & (\my_regfile|gen_registers[14].regs|dffe16|q~q )) # 
// (!\my_processor|FD_IR1|dffe18|q~q  & ((\my_regfile|gen_registers[12].regs|dffe16|q~q )))))

	.dataa(\my_regfile|gen_registers[14].regs|dffe16|q~q ),
	.datab(\my_processor|FD_IR1|dffe17|q~q ),
	.datac(\my_regfile|gen_registers[12].regs|dffe16|q~q ),
	.datad(\my_processor|FD_IR1|dffe18|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[16]~310_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[16]~310 .lut_mask = 16'hEE30;
defparam \my_processor|alu_A[16]~310 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N28
cycloneive_lcell_comb \my_processor|alu_A[16]~311 (
// Equation(s):
// \my_processor|alu_A[16]~311_combout  = (\my_processor|FD_IR1|dffe17|q~q  & ((\my_processor|alu_A[16]~310_combout  & ((\my_regfile|gen_registers[15].regs|dffe16|q~q ))) # (!\my_processor|alu_A[16]~310_combout  & 
// (\my_regfile|gen_registers[13].regs|dffe16|q~q )))) # (!\my_processor|FD_IR1|dffe17|q~q  & (((\my_processor|alu_A[16]~310_combout ))))

	.dataa(\my_processor|FD_IR1|dffe17|q~q ),
	.datab(\my_regfile|gen_registers[13].regs|dffe16|q~q ),
	.datac(\my_regfile|gen_registers[15].regs|dffe16|q~q ),
	.datad(\my_processor|alu_A[16]~310_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[16]~311_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[16]~311 .lut_mask = 16'hF588;
defparam \my_processor|alu_A[16]~311 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y31_N17
dffeas \my_regfile|gen_registers[22].regs|dffe16|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[16]~33_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[22].regs|dffe16|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[22].regs|dffe16|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[22].regs|dffe16|q .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y31_N27
dffeas \my_regfile|gen_registers[18].regs|dffe16|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[16]~33_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[18].regs|dffe16|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[18].regs|dffe16|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[18].regs|dffe16|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y31_N26
cycloneive_lcell_comb \my_processor|alu_A[16]~312 (
// Equation(s):
// \my_processor|alu_A[16]~312_combout  = (\my_processor|FD_IR1|dffe20|q~q  & (((\my_processor|FD_IR1|dffe19|q~q )))) # (!\my_processor|FD_IR1|dffe20|q~q  & ((\my_processor|FD_IR1|dffe19|q~q  & (\my_regfile|gen_registers[22].regs|dffe16|q~q )) # 
// (!\my_processor|FD_IR1|dffe19|q~q  & ((\my_regfile|gen_registers[18].regs|dffe16|q~q )))))

	.dataa(\my_processor|FD_IR1|dffe20|q~q ),
	.datab(\my_regfile|gen_registers[22].regs|dffe16|q~q ),
	.datac(\my_regfile|gen_registers[18].regs|dffe16|q~q ),
	.datad(\my_processor|FD_IR1|dffe19|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[16]~312_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[16]~312 .lut_mask = 16'hEE50;
defparam \my_processor|alu_A[16]~312 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y31_N9
dffeas \my_regfile|gen_registers[26].regs|dffe16|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[16]~33_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[26].regs|dffe16|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[26].regs|dffe16|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[26].regs|dffe16|q .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y31_N1
dffeas \my_regfile|gen_registers[30].regs|dffe16|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[16]~33_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[30].regs|dffe16|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[30].regs|dffe16|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[30].regs|dffe16|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y31_N8
cycloneive_lcell_comb \my_processor|alu_A[16]~313 (
// Equation(s):
// \my_processor|alu_A[16]~313_combout  = (\my_processor|FD_IR1|dffe20|q~q  & ((\my_processor|alu_A[16]~312_combout  & ((\my_regfile|gen_registers[30].regs|dffe16|q~q ))) # (!\my_processor|alu_A[16]~312_combout  & 
// (\my_regfile|gen_registers[26].regs|dffe16|q~q )))) # (!\my_processor|FD_IR1|dffe20|q~q  & (\my_processor|alu_A[16]~312_combout ))

	.dataa(\my_processor|FD_IR1|dffe20|q~q ),
	.datab(\my_processor|alu_A[16]~312_combout ),
	.datac(\my_regfile|gen_registers[26].regs|dffe16|q~q ),
	.datad(\my_regfile|gen_registers[30].regs|dffe16|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[16]~313_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[16]~313 .lut_mask = 16'hEC64;
defparam \my_processor|alu_A[16]~313 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y28_N27
dffeas \my_regfile|gen_registers[23].regs|dffe16|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[16]~33_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[23].regs|dffe16|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[23].regs|dffe16|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[23].regs|dffe16|q .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y28_N13
dffeas \my_regfile|gen_registers[31].regs|dffe16|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[16]~33_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[31].regs|dffe16|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[31].regs|dffe16|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[31].regs|dffe16|q .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y28_N21
dffeas \my_regfile|gen_registers[27].regs|dffe16|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[16]~33_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[27].regs|dffe16|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[27].regs|dffe16|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[27].regs|dffe16|q .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y28_N15
dffeas \my_regfile|gen_registers[19].regs|dffe16|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[16]~33_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[19].regs|dffe16|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[19].regs|dffe16|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[19].regs|dffe16|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y28_N14
cycloneive_lcell_comb \my_processor|alu_A[16]~319 (
// Equation(s):
// \my_processor|alu_A[16]~319_combout  = (\my_processor|FD_IR1|dffe19|q~q  & (((\my_processor|FD_IR1|dffe20|q~q )))) # (!\my_processor|FD_IR1|dffe19|q~q  & ((\my_processor|FD_IR1|dffe20|q~q  & (\my_regfile|gen_registers[27].regs|dffe16|q~q )) # 
// (!\my_processor|FD_IR1|dffe20|q~q  & ((\my_regfile|gen_registers[19].regs|dffe16|q~q )))))

	.dataa(\my_processor|FD_IR1|dffe19|q~q ),
	.datab(\my_regfile|gen_registers[27].regs|dffe16|q~q ),
	.datac(\my_regfile|gen_registers[19].regs|dffe16|q~q ),
	.datad(\my_processor|FD_IR1|dffe20|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[16]~319_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[16]~319 .lut_mask = 16'hEE50;
defparam \my_processor|alu_A[16]~319 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y28_N12
cycloneive_lcell_comb \my_processor|alu_A[16]~320 (
// Equation(s):
// \my_processor|alu_A[16]~320_combout  = (\my_processor|FD_IR1|dffe19|q~q  & ((\my_processor|alu_A[16]~319_combout  & ((\my_regfile|gen_registers[31].regs|dffe16|q~q ))) # (!\my_processor|alu_A[16]~319_combout  & 
// (\my_regfile|gen_registers[23].regs|dffe16|q~q )))) # (!\my_processor|FD_IR1|dffe19|q~q  & (((\my_processor|alu_A[16]~319_combout ))))

	.dataa(\my_processor|FD_IR1|dffe19|q~q ),
	.datab(\my_regfile|gen_registers[23].regs|dffe16|q~q ),
	.datac(\my_regfile|gen_registers[31].regs|dffe16|q~q ),
	.datad(\my_processor|alu_A[16]~319_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[16]~320_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[16]~320 .lut_mask = 16'hF588;
defparam \my_processor|alu_A[16]~320 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y30_N13
dffeas \my_regfile|gen_registers[21].regs|dffe16|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[16]~33_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[21].regs|dffe16|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[21].regs|dffe16|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[21].regs|dffe16|q .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y30_N27
dffeas \my_regfile|gen_registers[25].regs|dffe16|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[16]~33_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[25].regs|dffe16|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[25].regs|dffe16|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[25].regs|dffe16|q .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y29_N7
dffeas \my_regfile|gen_registers[17].regs|dffe16|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[16]~33_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[17].regs|dffe16|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[17].regs|dffe16|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[17].regs|dffe16|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y29_N6
cycloneive_lcell_comb \my_processor|alu_A[16]~314 (
// Equation(s):
// \my_processor|alu_A[16]~314_combout  = (\my_processor|FD_IR1|dffe20|q~q  & ((\my_regfile|gen_registers[25].regs|dffe16|q~q ) # ((\my_processor|FD_IR1|dffe19|q~q )))) # (!\my_processor|FD_IR1|dffe20|q~q  & (((\my_regfile|gen_registers[17].regs|dffe16|q~q  
// & !\my_processor|FD_IR1|dffe19|q~q ))))

	.dataa(\my_processor|FD_IR1|dffe20|q~q ),
	.datab(\my_regfile|gen_registers[25].regs|dffe16|q~q ),
	.datac(\my_regfile|gen_registers[17].regs|dffe16|q~q ),
	.datad(\my_processor|FD_IR1|dffe19|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[16]~314_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[16]~314 .lut_mask = 16'hAAD8;
defparam \my_processor|alu_A[16]~314 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y29_N17
dffeas \my_regfile|gen_registers[29].regs|dffe16|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[16]~33_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[29].regs|dffe16|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[29].regs|dffe16|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[29].regs|dffe16|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y29_N16
cycloneive_lcell_comb \my_processor|alu_A[16]~315 (
// Equation(s):
// \my_processor|alu_A[16]~315_combout  = (\my_processor|alu_A[16]~314_combout  & (((\my_regfile|gen_registers[29].regs|dffe16|q~q ) # (!\my_processor|FD_IR1|dffe19|q~q )))) # (!\my_processor|alu_A[16]~314_combout  & 
// (\my_regfile|gen_registers[21].regs|dffe16|q~q  & ((\my_processor|FD_IR1|dffe19|q~q ))))

	.dataa(\my_regfile|gen_registers[21].regs|dffe16|q~q ),
	.datab(\my_processor|alu_A[16]~314_combout ),
	.datac(\my_regfile|gen_registers[29].regs|dffe16|q~q ),
	.datad(\my_processor|FD_IR1|dffe19|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[16]~315_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[16]~315 .lut_mask = 16'hE2CC;
defparam \my_processor|alu_A[16]~315 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y28_N15
dffeas \my_regfile|gen_registers[20].regs|dffe16|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[16]~33_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[20].regs|dffe16|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[20].regs|dffe16|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[20].regs|dffe16|q .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y29_N31
dffeas \my_regfile|gen_registers[16].regs|dffe16|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[16]~33_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[16].regs|dffe16|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[16].regs|dffe16|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[16].regs|dffe16|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y29_N30
cycloneive_lcell_comb \my_processor|alu_A[16]~316 (
// Equation(s):
// \my_processor|alu_A[16]~316_combout  = (\my_processor|FD_IR1|dffe20|q~q  & (((\my_processor|FD_IR1|dffe19|q~q )))) # (!\my_processor|FD_IR1|dffe20|q~q  & ((\my_processor|FD_IR1|dffe19|q~q  & (\my_regfile|gen_registers[20].regs|dffe16|q~q )) # 
// (!\my_processor|FD_IR1|dffe19|q~q  & ((\my_regfile|gen_registers[16].regs|dffe16|q~q )))))

	.dataa(\my_regfile|gen_registers[20].regs|dffe16|q~q ),
	.datab(\my_processor|FD_IR1|dffe20|q~q ),
	.datac(\my_regfile|gen_registers[16].regs|dffe16|q~q ),
	.datad(\my_processor|FD_IR1|dffe19|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[16]~316_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[16]~316 .lut_mask = 16'hEE30;
defparam \my_processor|alu_A[16]~316 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y29_N13
dffeas \my_regfile|gen_registers[28].regs|dffe16|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[16]~33_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[28].regs|dffe16|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[28].regs|dffe16|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[28].regs|dffe16|q .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y28_N1
dffeas \my_regfile|gen_registers[24].regs|dffe16|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[16]~33_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[24].regs|dffe16|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[24].regs|dffe16|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[24].regs|dffe16|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y29_N12
cycloneive_lcell_comb \my_processor|alu_A[16]~317 (
// Equation(s):
// \my_processor|alu_A[16]~317_combout  = (\my_processor|alu_A[16]~316_combout  & (((\my_regfile|gen_registers[28].regs|dffe16|q~q )) # (!\my_processor|FD_IR1|dffe20|q~q ))) # (!\my_processor|alu_A[16]~316_combout  & (\my_processor|FD_IR1|dffe20|q~q  & 
// ((\my_regfile|gen_registers[24].regs|dffe16|q~q ))))

	.dataa(\my_processor|alu_A[16]~316_combout ),
	.datab(\my_processor|FD_IR1|dffe20|q~q ),
	.datac(\my_regfile|gen_registers[28].regs|dffe16|q~q ),
	.datad(\my_regfile|gen_registers[24].regs|dffe16|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[16]~317_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[16]~317 .lut_mask = 16'hE6A2;
defparam \my_processor|alu_A[16]~317 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N16
cycloneive_lcell_comb \my_processor|alu_A[16]~318 (
// Equation(s):
// \my_processor|alu_A[16]~318_combout  = (\my_processor|FD_IR1|dffe17|q~q  & ((\my_processor|FD_IR1|dffe18|q~q ) # ((\my_processor|alu_A[16]~315_combout )))) # (!\my_processor|FD_IR1|dffe17|q~q  & (!\my_processor|FD_IR1|dffe18|q~q  & 
// ((\my_processor|alu_A[16]~317_combout ))))

	.dataa(\my_processor|FD_IR1|dffe17|q~q ),
	.datab(\my_processor|FD_IR1|dffe18|q~q ),
	.datac(\my_processor|alu_A[16]~315_combout ),
	.datad(\my_processor|alu_A[16]~317_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[16]~318_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[16]~318 .lut_mask = 16'hB9A8;
defparam \my_processor|alu_A[16]~318 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N2
cycloneive_lcell_comb \my_processor|alu_A[16]~321 (
// Equation(s):
// \my_processor|alu_A[16]~321_combout  = (\my_processor|FD_IR1|dffe18|q~q  & ((\my_processor|alu_A[16]~318_combout  & ((\my_processor|alu_A[16]~320_combout ))) # (!\my_processor|alu_A[16]~318_combout  & (\my_processor|alu_A[16]~313_combout )))) # 
// (!\my_processor|FD_IR1|dffe18|q~q  & (((\my_processor|alu_A[16]~318_combout ))))

	.dataa(\my_processor|alu_A[16]~313_combout ),
	.datab(\my_processor|FD_IR1|dffe18|q~q ),
	.datac(\my_processor|alu_A[16]~320_combout ),
	.datad(\my_processor|alu_A[16]~318_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[16]~321_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[16]~321 .lut_mask = 16'hF388;
defparam \my_processor|alu_A[16]~321 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N0
cycloneive_lcell_comb \my_processor|alu_A[16]~322 (
// Equation(s):
// \my_processor|alu_A[16]~322_combout  = (\my_processor|alu_A[29]~27_combout  & ((\my_processor|alu_A[0]~26_combout ) # ((\my_processor|WM_bypass_data[16]~33_combout )))) # (!\my_processor|alu_A[29]~27_combout  & (!\my_processor|alu_A[0]~26_combout  & 
// ((\my_processor|alu_A[16]~321_combout ))))

	.dataa(\my_processor|alu_A[29]~27_combout ),
	.datab(\my_processor|alu_A[0]~26_combout ),
	.datac(\my_processor|WM_bypass_data[16]~33_combout ),
	.datad(\my_processor|alu_A[16]~321_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[16]~322_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[16]~322 .lut_mask = 16'hB9A8;
defparam \my_processor|alu_A[16]~322 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N22
cycloneive_lcell_comb \my_processor|alu_A[16]~323 (
// Equation(s):
// \my_processor|alu_A[16]~323_combout  = (\my_processor|alu_A[29]~15_combout  & ((\my_processor|alu_A[16]~322_combout  & ((\my_processor|alu_A[16]~311_combout ))) # (!\my_processor|alu_A[16]~322_combout  & (\my_processor|alu_A[16]~309_combout )))) # 
// (!\my_processor|alu_A[29]~15_combout  & (((\my_processor|alu_A[16]~322_combout ))))

	.dataa(\my_processor|alu_A[16]~309_combout ),
	.datab(\my_processor|alu_A[16]~311_combout ),
	.datac(\my_processor|alu_A[29]~15_combout ),
	.datad(\my_processor|alu_A[16]~322_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[16]~323_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[16]~323 .lut_mask = 16'hCFA0;
defparam \my_processor|alu_A[16]~323 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y29_N26
cycloneive_lcell_comb \my_processor|alu_A[16]~324 (
// Equation(s):
// \my_processor|alu_A[16]~324_combout  = (\my_processor|A_bypass_MX_sel~3_combout  & (\my_processor|xm1|XMoutput|dffe16|q~q )) # (!\my_processor|A_bypass_MX_sel~3_combout  & ((\my_processor|alu_A[16]~323_combout )))

	.dataa(\my_processor|A_bypass_MX_sel~3_combout ),
	.datab(gnd),
	.datac(\my_processor|xm1|XMoutput|dffe16|q~q ),
	.datad(\my_processor|alu_A[16]~323_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[16]~324_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[16]~324 .lut_mask = 16'hF5A0;
defparam \my_processor|alu_A[16]~324 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y22_N15
dffeas \my_regfile|gen_registers[5].regs|dffe24|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[24]~49_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[5].regs|dffe24|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[5].regs|dffe24|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[5].regs|dffe24|q .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y23_N27
dffeas \my_regfile|gen_registers[6].regs|dffe24|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[24]~49_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[6].regs|dffe24|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[6].regs|dffe24|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[6].regs|dffe24|q .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y23_N31
dffeas \my_regfile|gen_registers[4].regs|dffe24|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[24]~49_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[4].regs|dffe24|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[4].regs|dffe24|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[4].regs|dffe24|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N30
cycloneive_lcell_comb \my_processor|alu_A[24]~136 (
// Equation(s):
// \my_processor|alu_A[24]~136_combout  = (\my_processor|FD_IR1|dffe17|q~q  & (((\my_processor|FD_IR1|dffe18|q~q )))) # (!\my_processor|FD_IR1|dffe17|q~q  & ((\my_processor|FD_IR1|dffe18|q~q  & (\my_regfile|gen_registers[6].regs|dffe24|q~q )) # 
// (!\my_processor|FD_IR1|dffe18|q~q  & ((\my_regfile|gen_registers[4].regs|dffe24|q~q )))))

	.dataa(\my_processor|FD_IR1|dffe17|q~q ),
	.datab(\my_regfile|gen_registers[6].regs|dffe24|q~q ),
	.datac(\my_regfile|gen_registers[4].regs|dffe24|q~q ),
	.datad(\my_processor|FD_IR1|dffe18|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[24]~136_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[24]~136 .lut_mask = 16'hEE50;
defparam \my_processor|alu_A[24]~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N5
dffeas \my_regfile|gen_registers[7].regs|dffe24|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[24]~49_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[7].regs|dffe24|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[7].regs|dffe24|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[7].regs|dffe24|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N4
cycloneive_lcell_comb \my_processor|alu_A[24]~137 (
// Equation(s):
// \my_processor|alu_A[24]~137_combout  = (\my_processor|alu_A[24]~136_combout  & (((\my_regfile|gen_registers[7].regs|dffe24|q~q ) # (!\my_processor|FD_IR1|dffe17|q~q )))) # (!\my_processor|alu_A[24]~136_combout  & 
// (\my_regfile|gen_registers[5].regs|dffe24|q~q  & ((\my_processor|FD_IR1|dffe17|q~q ))))

	.dataa(\my_regfile|gen_registers[5].regs|dffe24|q~q ),
	.datab(\my_processor|alu_A[24]~136_combout ),
	.datac(\my_regfile|gen_registers[7].regs|dffe24|q~q ),
	.datad(\my_processor|FD_IR1|dffe17|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[24]~137_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[24]~137 .lut_mask = 16'hE2CC;
defparam \my_processor|alu_A[24]~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y24_N27
dffeas \my_regfile|gen_registers[3].regs|dffe24|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[24]~49_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[3].regs|dffe24|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[3].regs|dffe24|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[3].regs|dffe24|q .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y24_N1
dffeas \my_regfile|gen_registers[2].regs|dffe24|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[24]~49_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[2].regs|dffe24|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[2].regs|dffe24|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[2].regs|dffe24|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N0
cycloneive_lcell_comb \my_processor|alu_A[24]~138 (
// Equation(s):
// \my_processor|alu_A[24]~138_combout  = (\my_processor|alu_A[29]~6_combout  & (((\my_processor|alu_A[29]~7_combout )))) # (!\my_processor|alu_A[29]~6_combout  & ((\my_processor|alu_A[29]~7_combout  & (\my_regfile|gen_registers[3].regs|dffe24|q~q )) # 
// (!\my_processor|alu_A[29]~7_combout  & ((\my_regfile|gen_registers[2].regs|dffe24|q~q )))))

	.dataa(\my_regfile|gen_registers[3].regs|dffe24|q~q ),
	.datab(\my_processor|alu_A[29]~6_combout ),
	.datac(\my_regfile|gen_registers[2].regs|dffe24|q~q ),
	.datad(\my_processor|alu_A[29]~7_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[24]~138_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[24]~138 .lut_mask = 16'hEE30;
defparam \my_processor|alu_A[24]~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y21_N3
dffeas \my_regfile|gen_registers[10].regs|dffe24|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[24]~49_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[10].regs|dffe24|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[10].regs|dffe24|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[10].regs|dffe24|q .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y21_N7
dffeas \my_regfile|gen_registers[11].regs|dffe24|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[24]~49_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[11].regs|dffe24|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[11].regs|dffe24|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[11].regs|dffe24|q .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y21_N1
dffeas \my_regfile|gen_registers[8].regs|dffe24|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[24]~49_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[8].regs|dffe24|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[8].regs|dffe24|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[8].regs|dffe24|q .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y21_N21
dffeas \my_regfile|gen_registers[9].regs|dffe24|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[24]~49_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[9].regs|dffe24|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[9].regs|dffe24|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[9].regs|dffe24|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N0
cycloneive_lcell_comb \my_processor|alu_A[24]~139 (
// Equation(s):
// \my_processor|alu_A[24]~139_combout  = (\my_processor|FD_IR1|dffe18|q~q  & (\my_processor|FD_IR1|dffe17|q~q )) # (!\my_processor|FD_IR1|dffe18|q~q  & ((\my_processor|FD_IR1|dffe17|q~q  & ((\my_regfile|gen_registers[9].regs|dffe24|q~q ))) # 
// (!\my_processor|FD_IR1|dffe17|q~q  & (\my_regfile|gen_registers[8].regs|dffe24|q~q ))))

	.dataa(\my_processor|FD_IR1|dffe18|q~q ),
	.datab(\my_processor|FD_IR1|dffe17|q~q ),
	.datac(\my_regfile|gen_registers[8].regs|dffe24|q~q ),
	.datad(\my_regfile|gen_registers[9].regs|dffe24|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[24]~139_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[24]~139 .lut_mask = 16'hDC98;
defparam \my_processor|alu_A[24]~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N6
cycloneive_lcell_comb \my_processor|alu_A[24]~140 (
// Equation(s):
// \my_processor|alu_A[24]~140_combout  = (\my_processor|FD_IR1|dffe18|q~q  & ((\my_processor|alu_A[24]~139_combout  & ((\my_regfile|gen_registers[11].regs|dffe24|q~q ))) # (!\my_processor|alu_A[24]~139_combout  & 
// (\my_regfile|gen_registers[10].regs|dffe24|q~q )))) # (!\my_processor|FD_IR1|dffe18|q~q  & (((\my_processor|alu_A[24]~139_combout ))))

	.dataa(\my_regfile|gen_registers[10].regs|dffe24|q~q ),
	.datab(\my_processor|FD_IR1|dffe18|q~q ),
	.datac(\my_regfile|gen_registers[11].regs|dffe24|q~q ),
	.datad(\my_processor|alu_A[24]~139_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[24]~140_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[24]~140 .lut_mask = 16'hF388;
defparam \my_processor|alu_A[24]~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y29_N28
cycloneive_lcell_comb \my_processor|alu_A[24]~141 (
// Equation(s):
// \my_processor|alu_A[24]~141_combout  = (\my_processor|alu_A[29]~6_combout  & ((\my_processor|alu_A[24]~138_combout  & ((\my_processor|alu_A[24]~140_combout ))) # (!\my_processor|alu_A[24]~138_combout  & (\my_processor|alu_A[24]~137_combout )))) # 
// (!\my_processor|alu_A[29]~6_combout  & (((\my_processor|alu_A[24]~138_combout ))))

	.dataa(\my_processor|alu_A[24]~137_combout ),
	.datab(\my_processor|alu_A[29]~6_combout ),
	.datac(\my_processor|alu_A[24]~138_combout ),
	.datad(\my_processor|alu_A[24]~140_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[24]~141_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[24]~141 .lut_mask = 16'hF838;
defparam \my_processor|alu_A[24]~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y25_N19
dffeas \my_regfile|gen_registers[14].regs|dffe24|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[24]~49_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[14].regs|dffe24|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[14].regs|dffe24|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[14].regs|dffe24|q .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y26_N13
dffeas \my_regfile|gen_registers[12].regs|dffe24|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[24]~49_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[12].regs|dffe24|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[12].regs|dffe24|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[12].regs|dffe24|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N12
cycloneive_lcell_comb \my_processor|alu_A[24]~142 (
// Equation(s):
// \my_processor|alu_A[24]~142_combout  = (\my_processor|FD_IR1|dffe17|q~q  & (((\my_processor|FD_IR1|dffe18|q~q )))) # (!\my_processor|FD_IR1|dffe17|q~q  & ((\my_processor|FD_IR1|dffe18|q~q  & (\my_regfile|gen_registers[14].regs|dffe24|q~q )) # 
// (!\my_processor|FD_IR1|dffe18|q~q  & ((\my_regfile|gen_registers[12].regs|dffe24|q~q )))))

	.dataa(\my_regfile|gen_registers[14].regs|dffe24|q~q ),
	.datab(\my_processor|FD_IR1|dffe17|q~q ),
	.datac(\my_regfile|gen_registers[12].regs|dffe24|q~q ),
	.datad(\my_processor|FD_IR1|dffe18|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[24]~142_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[24]~142 .lut_mask = 16'hEE30;
defparam \my_processor|alu_A[24]~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y25_N5
dffeas \my_regfile|gen_registers[13].regs|dffe24|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[24]~49_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[13].regs|dffe24|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[13].regs|dffe24|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[13].regs|dffe24|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N6
cycloneive_lcell_comb \my_processor|alu_A[24]~143 (
// Equation(s):
// \my_processor|alu_A[24]~143_combout  = (\my_processor|alu_A[24]~142_combout  & (((\my_regfile|gen_registers[15].regs|dffe24|q~q ) # (!\my_processor|FD_IR1|dffe17|q~q )))) # (!\my_processor|alu_A[24]~142_combout  & 
// (\my_regfile|gen_registers[13].regs|dffe24|q~q  & ((\my_processor|FD_IR1|dffe17|q~q ))))

	.dataa(\my_processor|alu_A[24]~142_combout ),
	.datab(\my_regfile|gen_registers[13].regs|dffe24|q~q ),
	.datac(\my_regfile|gen_registers[15].regs|dffe24|q~q ),
	.datad(\my_processor|FD_IR1|dffe17|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[24]~143_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[24]~143 .lut_mask = 16'hE4AA;
defparam \my_processor|alu_A[24]~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y27_N3
dffeas \my_regfile|gen_registers[31].regs|dffe24|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[24]~49_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[31].regs|dffe24|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[31].regs|dffe24|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[31].regs|dffe24|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N8
cycloneive_lcell_comb \my_regfile|gen_registers[23].regs|dffe24|q~feeder (
// Equation(s):
// \my_regfile|gen_registers[23].regs|dffe24|q~feeder_combout  = \my_processor|WM_bypass_data[24]~49_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|WM_bypass_data[24]~49_combout ),
	.cin(gnd),
	.combout(\my_regfile|gen_registers[23].regs|dffe24|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|gen_registers[23].regs|dffe24|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|gen_registers[23].regs|dffe24|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y27_N9
dffeas \my_regfile|gen_registers[23].regs|dffe24|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|gen_registers[23].regs|dffe24|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|decoder_writeReg|and16~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[23].regs|dffe24|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[23].regs|dffe24|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[23].regs|dffe24|q .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y27_N9
dffeas \my_regfile|gen_registers[27].regs|dffe24|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[24]~49_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[27].regs|dffe24|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[27].regs|dffe24|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[27].regs|dffe24|q .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y27_N31
dffeas \my_regfile|gen_registers[19].regs|dffe24|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[24]~49_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[19].regs|dffe24|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[19].regs|dffe24|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[19].regs|dffe24|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N30
cycloneive_lcell_comb \my_processor|alu_A[24]~151 (
// Equation(s):
// \my_processor|alu_A[24]~151_combout  = (\my_processor|FD_IR1|dffe20|q~q  & ((\my_regfile|gen_registers[27].regs|dffe24|q~q ) # ((\my_processor|FD_IR1|dffe19|q~q )))) # (!\my_processor|FD_IR1|dffe20|q~q  & (((\my_regfile|gen_registers[19].regs|dffe24|q~q  
// & !\my_processor|FD_IR1|dffe19|q~q ))))

	.dataa(\my_regfile|gen_registers[27].regs|dffe24|q~q ),
	.datab(\my_processor|FD_IR1|dffe20|q~q ),
	.datac(\my_regfile|gen_registers[19].regs|dffe24|q~q ),
	.datad(\my_processor|FD_IR1|dffe19|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[24]~151_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[24]~151 .lut_mask = 16'hCCB8;
defparam \my_processor|alu_A[24]~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N18
cycloneive_lcell_comb \my_processor|alu_A[24]~152 (
// Equation(s):
// \my_processor|alu_A[24]~152_combout  = (\my_processor|FD_IR1|dffe19|q~q  & ((\my_processor|alu_A[24]~151_combout  & (\my_regfile|gen_registers[31].regs|dffe24|q~q )) # (!\my_processor|alu_A[24]~151_combout  & 
// ((\my_regfile|gen_registers[23].regs|dffe24|q~q ))))) # (!\my_processor|FD_IR1|dffe19|q~q  & (((\my_processor|alu_A[24]~151_combout ))))

	.dataa(\my_regfile|gen_registers[31].regs|dffe24|q~q ),
	.datab(\my_regfile|gen_registers[23].regs|dffe24|q~q ),
	.datac(\my_processor|FD_IR1|dffe19|q~q ),
	.datad(\my_processor|alu_A[24]~151_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[24]~152_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[24]~152 .lut_mask = 16'hAFC0;
defparam \my_processor|alu_A[24]~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y31_N29
dffeas \my_regfile|gen_registers[22].regs|dffe24|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[24]~49_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[22].regs|dffe24|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[22].regs|dffe24|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[22].regs|dffe24|q .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y31_N21
dffeas \my_regfile|gen_registers[18].regs|dffe24|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[24]~49_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[18].regs|dffe24|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[18].regs|dffe24|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[18].regs|dffe24|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y31_N20
cycloneive_lcell_comb \my_processor|alu_A[24]~144 (
// Equation(s):
// \my_processor|alu_A[24]~144_combout  = (\my_processor|FD_IR1|dffe20|q~q  & (((\my_processor|FD_IR1|dffe19|q~q )))) # (!\my_processor|FD_IR1|dffe20|q~q  & ((\my_processor|FD_IR1|dffe19|q~q  & (\my_regfile|gen_registers[22].regs|dffe24|q~q )) # 
// (!\my_processor|FD_IR1|dffe19|q~q  & ((\my_regfile|gen_registers[18].regs|dffe24|q~q )))))

	.dataa(\my_processor|FD_IR1|dffe20|q~q ),
	.datab(\my_regfile|gen_registers[22].regs|dffe24|q~q ),
	.datac(\my_regfile|gen_registers[18].regs|dffe24|q~q ),
	.datad(\my_processor|FD_IR1|dffe19|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[24]~144_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[24]~144 .lut_mask = 16'hEE50;
defparam \my_processor|alu_A[24]~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y31_N31
dffeas \my_regfile|gen_registers[26].regs|dffe24|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[24]~49_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[26].regs|dffe24|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[26].regs|dffe24|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[26].regs|dffe24|q .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y31_N19
dffeas \my_regfile|gen_registers[30].regs|dffe24|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[24]~49_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[30].regs|dffe24|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[30].regs|dffe24|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[30].regs|dffe24|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y31_N30
cycloneive_lcell_comb \my_processor|alu_A[24]~145 (
// Equation(s):
// \my_processor|alu_A[24]~145_combout  = (\my_processor|FD_IR1|dffe20|q~q  & ((\my_processor|alu_A[24]~144_combout  & ((\my_regfile|gen_registers[30].regs|dffe24|q~q ))) # (!\my_processor|alu_A[24]~144_combout  & 
// (\my_regfile|gen_registers[26].regs|dffe24|q~q )))) # (!\my_processor|FD_IR1|dffe20|q~q  & (\my_processor|alu_A[24]~144_combout ))

	.dataa(\my_processor|FD_IR1|dffe20|q~q ),
	.datab(\my_processor|alu_A[24]~144_combout ),
	.datac(\my_regfile|gen_registers[26].regs|dffe24|q~q ),
	.datad(\my_regfile|gen_registers[30].regs|dffe24|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[24]~145_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[24]~145 .lut_mask = 16'hEC64;
defparam \my_processor|alu_A[24]~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y30_N17
dffeas \my_regfile|gen_registers[21].regs|dffe24|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[24]~49_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[21].regs|dffe24|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[21].regs|dffe24|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[21].regs|dffe24|q .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y30_N31
dffeas \my_regfile|gen_registers[29].regs|dffe24|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[24]~49_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[29].regs|dffe24|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[29].regs|dffe24|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[29].regs|dffe24|q .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y30_N15
dffeas \my_regfile|gen_registers[25].regs|dffe24|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[24]~49_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[25].regs|dffe24|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[25].regs|dffe24|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[25].regs|dffe24|q .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y30_N29
dffeas \my_regfile|gen_registers[17].regs|dffe24|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[24]~49_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[17].regs|dffe24|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[17].regs|dffe24|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[17].regs|dffe24|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y30_N28
cycloneive_lcell_comb \my_processor|alu_A[24]~146 (
// Equation(s):
// \my_processor|alu_A[24]~146_combout  = (\my_processor|FD_IR1|dffe20|q~q  & ((\my_regfile|gen_registers[25].regs|dffe24|q~q ) # ((\my_processor|FD_IR1|dffe19|q~q )))) # (!\my_processor|FD_IR1|dffe20|q~q  & (((\my_regfile|gen_registers[17].regs|dffe24|q~q  
// & !\my_processor|FD_IR1|dffe19|q~q ))))

	.dataa(\my_regfile|gen_registers[25].regs|dffe24|q~q ),
	.datab(\my_processor|FD_IR1|dffe20|q~q ),
	.datac(\my_regfile|gen_registers[17].regs|dffe24|q~q ),
	.datad(\my_processor|FD_IR1|dffe19|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[24]~146_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[24]~146 .lut_mask = 16'hCCB8;
defparam \my_processor|alu_A[24]~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y30_N30
cycloneive_lcell_comb \my_processor|alu_A[24]~147 (
// Equation(s):
// \my_processor|alu_A[24]~147_combout  = (\my_processor|FD_IR1|dffe19|q~q  & ((\my_processor|alu_A[24]~146_combout  & ((\my_regfile|gen_registers[29].regs|dffe24|q~q ))) # (!\my_processor|alu_A[24]~146_combout  & 
// (\my_regfile|gen_registers[21].regs|dffe24|q~q )))) # (!\my_processor|FD_IR1|dffe19|q~q  & (((\my_processor|alu_A[24]~146_combout ))))

	.dataa(\my_regfile|gen_registers[21].regs|dffe24|q~q ),
	.datab(\my_processor|FD_IR1|dffe19|q~q ),
	.datac(\my_regfile|gen_registers[29].regs|dffe24|q~q ),
	.datad(\my_processor|alu_A[24]~146_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[24]~147_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[24]~147 .lut_mask = 16'hF388;
defparam \my_processor|alu_A[24]~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y29_N1
dffeas \my_regfile|gen_registers[24].regs|dffe24|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[24]~49_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[24].regs|dffe24|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[24].regs|dffe24|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[24].regs|dffe24|q .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y29_N19
dffeas \my_regfile|gen_registers[28].regs|dffe24|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[24]~49_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[28].regs|dffe24|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[28].regs|dffe24|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[28].regs|dffe24|q .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y29_N7
dffeas \my_regfile|gen_registers[20].regs|dffe24|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[24]~49_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[20].regs|dffe24|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[20].regs|dffe24|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[20].regs|dffe24|q .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y29_N21
dffeas \my_regfile|gen_registers[16].regs|dffe24|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[24]~49_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[16].regs|dffe24|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[16].regs|dffe24|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[16].regs|dffe24|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y29_N20
cycloneive_lcell_comb \my_processor|alu_A[24]~148 (
// Equation(s):
// \my_processor|alu_A[24]~148_combout  = (\my_processor|FD_IR1|dffe20|q~q  & (((\my_processor|FD_IR1|dffe19|q~q )))) # (!\my_processor|FD_IR1|dffe20|q~q  & ((\my_processor|FD_IR1|dffe19|q~q  & (\my_regfile|gen_registers[20].regs|dffe24|q~q )) # 
// (!\my_processor|FD_IR1|dffe19|q~q  & ((\my_regfile|gen_registers[16].regs|dffe24|q~q )))))

	.dataa(\my_regfile|gen_registers[20].regs|dffe24|q~q ),
	.datab(\my_processor|FD_IR1|dffe20|q~q ),
	.datac(\my_regfile|gen_registers[16].regs|dffe24|q~q ),
	.datad(\my_processor|FD_IR1|dffe19|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[24]~148_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[24]~148 .lut_mask = 16'hEE30;
defparam \my_processor|alu_A[24]~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y29_N18
cycloneive_lcell_comb \my_processor|alu_A[24]~149 (
// Equation(s):
// \my_processor|alu_A[24]~149_combout  = (\my_processor|FD_IR1|dffe20|q~q  & ((\my_processor|alu_A[24]~148_combout  & ((\my_regfile|gen_registers[28].regs|dffe24|q~q ))) # (!\my_processor|alu_A[24]~148_combout  & 
// (\my_regfile|gen_registers[24].regs|dffe24|q~q )))) # (!\my_processor|FD_IR1|dffe20|q~q  & (((\my_processor|alu_A[24]~148_combout ))))

	.dataa(\my_regfile|gen_registers[24].regs|dffe24|q~q ),
	.datab(\my_processor|FD_IR1|dffe20|q~q ),
	.datac(\my_regfile|gen_registers[28].regs|dffe24|q~q ),
	.datad(\my_processor|alu_A[24]~148_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[24]~149_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[24]~149 .lut_mask = 16'hF388;
defparam \my_processor|alu_A[24]~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y30_N12
cycloneive_lcell_comb \my_processor|alu_A[24]~150 (
// Equation(s):
// \my_processor|alu_A[24]~150_combout  = (\my_processor|FD_IR1|dffe18|q~q  & (((\my_processor|FD_IR1|dffe17|q~q )))) # (!\my_processor|FD_IR1|dffe18|q~q  & ((\my_processor|FD_IR1|dffe17|q~q  & (\my_processor|alu_A[24]~147_combout )) # 
// (!\my_processor|FD_IR1|dffe17|q~q  & ((\my_processor|alu_A[24]~149_combout )))))

	.dataa(\my_processor|alu_A[24]~147_combout ),
	.datab(\my_processor|alu_A[24]~149_combout ),
	.datac(\my_processor|FD_IR1|dffe18|q~q ),
	.datad(\my_processor|FD_IR1|dffe17|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[24]~150_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[24]~150 .lut_mask = 16'hFA0C;
defparam \my_processor|alu_A[24]~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y30_N2
cycloneive_lcell_comb \my_processor|alu_A[24]~153 (
// Equation(s):
// \my_processor|alu_A[24]~153_combout  = (\my_processor|FD_IR1|dffe18|q~q  & ((\my_processor|alu_A[24]~150_combout  & (\my_processor|alu_A[24]~152_combout )) # (!\my_processor|alu_A[24]~150_combout  & ((\my_processor|alu_A[24]~145_combout ))))) # 
// (!\my_processor|FD_IR1|dffe18|q~q  & (((\my_processor|alu_A[24]~150_combout ))))

	.dataa(\my_processor|alu_A[24]~152_combout ),
	.datab(\my_processor|alu_A[24]~145_combout ),
	.datac(\my_processor|FD_IR1|dffe18|q~q ),
	.datad(\my_processor|alu_A[24]~150_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[24]~153_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[24]~153 .lut_mask = 16'hAFC0;
defparam \my_processor|alu_A[24]~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y30_N0
cycloneive_lcell_comb \my_processor|alu_A[24]~154 (
// Equation(s):
// \my_processor|alu_A[24]~154_combout  = (\my_processor|alu_A[29]~27_combout  & (((\my_processor|WM_bypass_data[24]~49_combout ) # (\my_processor|alu_A[0]~26_combout )))) # (!\my_processor|alu_A[29]~27_combout  & (\my_processor|alu_A[24]~153_combout  & 
// ((!\my_processor|alu_A[0]~26_combout ))))

	.dataa(\my_processor|alu_A[29]~27_combout ),
	.datab(\my_processor|alu_A[24]~153_combout ),
	.datac(\my_processor|WM_bypass_data[24]~49_combout ),
	.datad(\my_processor|alu_A[0]~26_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[24]~154_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[24]~154 .lut_mask = 16'hAAE4;
defparam \my_processor|alu_A[24]~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y30_N14
cycloneive_lcell_comb \my_processor|alu_A[24]~155 (
// Equation(s):
// \my_processor|alu_A[24]~155_combout  = (\my_processor|alu_A[29]~15_combout  & ((\my_processor|alu_A[24]~154_combout  & ((\my_processor|alu_A[24]~143_combout ))) # (!\my_processor|alu_A[24]~154_combout  & (\my_processor|alu_A[24]~141_combout )))) # 
// (!\my_processor|alu_A[29]~15_combout  & (((\my_processor|alu_A[24]~154_combout ))))

	.dataa(\my_processor|alu_A[29]~15_combout ),
	.datab(\my_processor|alu_A[24]~141_combout ),
	.datac(\my_processor|alu_A[24]~143_combout ),
	.datad(\my_processor|alu_A[24]~154_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[24]~155_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[24]~155 .lut_mask = 16'hF588;
defparam \my_processor|alu_A[24]~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y30_N8
cycloneive_lcell_comb \my_processor|alu_A[24]~156 (
// Equation(s):
// \my_processor|alu_A[24]~156_combout  = (\my_processor|A_bypass_MX_sel~3_combout  & (\my_processor|xm1|XMoutput|dffe24|q~q )) # (!\my_processor|A_bypass_MX_sel~3_combout  & ((\my_processor|alu_A[24]~155_combout )))

	.dataa(\my_processor|xm1|XMoutput|dffe24|q~q ),
	.datab(\my_processor|A_bypass_MX_sel~3_combout ),
	.datac(gnd),
	.datad(\my_processor|alu_A[24]~155_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[24]~156_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[24]~156 .lut_mask = 16'hBB88;
defparam \my_processor|alu_A[24]~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N14
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[14]~28 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[14]~28_combout  = (!\my_processor|dx1|DXIR|dffe9|q~q  & ((\my_processor|dx1|DXIR|dffe10|q~q  & ((\my_processor|alu_A[24]~156_combout ))) # (!\my_processor|dx1|DXIR|dffe10|q~q  & 
// (\my_processor|alu_A[16]~324_combout ))))

	.dataa(\my_processor|alu_A[16]~324_combout ),
	.datab(\my_processor|dx1|DXIR|dffe9|q~q ),
	.datac(\my_processor|alu_A[24]~156_combout ),
	.datad(\my_processor|dx1|DXIR|dffe10|q~q ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[14]~28_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[14]~28 .lut_mask = 16'h3022;
defparam \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[14]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N2
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[14]~29 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[14]~29_combout  = (\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[14]~28_combout ) # ((\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[14]~19_combout  & 
// \my_processor|dx1|DXIR|dffe9|q~q ))

	.dataa(gnd),
	.datab(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[14]~19_combout ),
	.datac(\my_processor|dx1|DXIR|dffe9|q~q ),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[14]~28_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[14]~29_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[14]~29 .lut_mask = 16'hFFC0;
defparam \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[14]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N12
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[15]~58 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[15]~58_combout  = (!\my_processor|dx1|DXIR|dffe11|q~q  & ((\my_processor|dx1|DXIR|dffe8|q~q  & (\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[16]~25_combout )) # 
// (!\my_processor|dx1|DXIR|dffe8|q~q  & ((\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[14]~29_combout )))))

	.dataa(\my_processor|dx1|DXIR|dffe11|q~q ),
	.datab(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[16]~25_combout ),
	.datac(\my_processor|dx1|DXIR|dffe8|q~q ),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[14]~29_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[15]~58_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[15]~58 .lut_mask = 16'h4540;
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[15]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N22
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[15]~59 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[15]~59_combout  = (\my_processor|aluer|shift_right_arithmetic|mux_eight_shifted[8]~3_combout ) # (\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[15]~58_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|aluer|shift_right_arithmetic|mux_eight_shifted[8]~3_combout ),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[15]~58_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[15]~59_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[15]~59 .lut_mask = 16'hFFF0;
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[15]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N26
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_two_shifted[14]~2 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_two_shifted[14]~2_combout  = (\my_processor|dx1|DXIR|dffe10|q~q  & ((\my_processor|alu_A[0]~645_combout ))) # (!\my_processor|dx1|DXIR|dffe10|q~q  & (\my_processor|alu_A[8]~492_combout ))

	.dataa(gnd),
	.datab(\my_processor|dx1|DXIR|dffe10|q~q ),
	.datac(\my_processor|alu_A[8]~492_combout ),
	.datad(\my_processor|alu_A[0]~645_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_two_shifted[14]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_two_shifted[14]~2 .lut_mask = 16'hFC30;
defparam \my_processor|aluer|shift_logical_left|mux_two_shifted[14]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N12
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_two_shifted[14]~34 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_two_shifted[14]~34_combout  = (\my_processor|dx1|DXIR|dffe9|q~q  & ((\my_processor|aluer|shift_logical_left|mux_two_shifted[14]~2_combout ))) # (!\my_processor|dx1|DXIR|dffe9|q~q  & 
// (\my_processor|aluer|shift_logical_left|mux_two_shifted[14]~29_combout ))

	.dataa(gnd),
	.datab(\my_processor|aluer|shift_logical_left|mux_two_shifted[14]~29_combout ),
	.datac(\my_processor|dx1|DXIR|dffe9|q~q ),
	.datad(\my_processor|aluer|shift_logical_left|mux_two_shifted[14]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_two_shifted[14]~34_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_two_shifted[14]~34 .lut_mask = 16'hFC0C;
defparam \my_processor|aluer|shift_logical_left|mux_two_shifted[14]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N10
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_one_shifted[15]~40 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_one_shifted[15]~40_combout  = (!\my_processor|dx1|DXIR|dffe11|q~q  & ((\my_processor|dx1|DXIR|dffe8|q~q  & (\my_processor|aluer|shift_logical_left|mux_two_shifted[14]~34_combout )) # 
// (!\my_processor|dx1|DXIR|dffe8|q~q  & ((\my_processor|aluer|shift_logical_left|mux_two_shifted[16]~32_combout )))))

	.dataa(\my_processor|aluer|shift_logical_left|mux_two_shifted[14]~34_combout ),
	.datab(\my_processor|dx1|DXIR|dffe8|q~q ),
	.datac(\my_processor|dx1|DXIR|dffe11|q~q ),
	.datad(\my_processor|aluer|shift_logical_left|mux_two_shifted[16]~32_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_one_shifted[15]~40_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[15]~40 .lut_mask = 16'h0B08;
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[15]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y27_N26
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[15]~142 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[15]~142_combout  = (\my_processor|dx1|DXIR|dffe7|q~q  & ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[15]~141_combout  & 
// (\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[15]~59_combout )) # (!\my_processor|aluer|mux_for_alu_out|mux_results|register_out[15]~141_combout  & ((\my_processor|aluer|shift_logical_left|mux_one_shifted[15]~40_combout ))))) # 
// (!\my_processor|dx1|DXIR|dffe7|q~q  & (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[15]~141_combout ))

	.dataa(\my_processor|dx1|DXIR|dffe7|q~q ),
	.datab(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[15]~141_combout ),
	.datac(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[15]~59_combout ),
	.datad(\my_processor|aluer|shift_logical_left|mux_one_shifted[15]~40_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[15]~142_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[15]~142 .lut_mask = 16'hE6C4;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[15]~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y31_N22
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[15]~143 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[15]~143_combout  = (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[15]~140_combout  & ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout ) # 
// ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout  & \my_processor|aluer|mux_for_alu_out|mux_results|register_out[15]~142_combout )))) # (!\my_processor|aluer|mux_for_alu_out|mux_results|register_out[15]~140_combout  & 
// (((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout  & \my_processor|aluer|mux_for_alu_out|mux_results|register_out[15]~142_combout ))))

	.dataa(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[15]~140_combout ),
	.datab(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout ),
	.datac(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout ),
	.datad(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[15]~142_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[15]~143_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[15]~143 .lut_mask = 16'hF888;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[15]~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y31_N23
dffeas \my_processor|xm1|XMoutput|dffe15|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[15]~143_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|XMoutput|dffe15|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|XMoutput|dffe15|q .is_wysiwyg = "true";
defparam \my_processor|xm1|XMoutput|dffe15|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N4
cycloneive_lcell_comb \my_processor|alu_A[15]~345 (
// Equation(s):
// \my_processor|alu_A[15]~345_combout  = (\my_processor|A_bypass_MX_sel~3_combout  & (\my_processor|xm1|XMoutput|dffe15|q~q )) # (!\my_processor|A_bypass_MX_sel~3_combout  & ((\my_processor|alu_A[15]~344_combout )))

	.dataa(gnd),
	.datab(\my_processor|xm1|XMoutput|dffe15|q~q ),
	.datac(\my_processor|A_bypass_MX_sel~3_combout ),
	.datad(\my_processor|alu_A[15]~344_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[15]~345_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[15]~345 .lut_mask = 16'hCFC0;
defparam \my_processor|alu_A[15]~345 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y29_N8
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[13]~30 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[13]~30_combout  = (!\my_processor|dx1|DXIR|dffe9|q~q  & ((\my_processor|dx1|DXIR|dffe10|q~q  & (\my_processor|alu_A[23]~177_combout )) # (!\my_processor|dx1|DXIR|dffe10|q~q  & 
// ((\my_processor|alu_A[15]~345_combout )))))

	.dataa(\my_processor|alu_A[23]~177_combout ),
	.datab(\my_processor|dx1|DXIR|dffe10|q~q ),
	.datac(\my_processor|alu_A[15]~345_combout ),
	.datad(\my_processor|dx1|DXIR|dffe9|q~q ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[13]~30_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[13]~30 .lut_mask = 16'h00B8;
defparam \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[13]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y29_N14
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[13]~31 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[13]~31_combout  = (\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[13]~30_combout ) # ((\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[13]~22_combout  & 
// \my_processor|dx1|DXIR|dffe9|q~q ))

	.dataa(gnd),
	.datab(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[13]~22_combout ),
	.datac(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[13]~30_combout ),
	.datad(\my_processor|dx1|DXIR|dffe9|q~q ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[13]~31_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[13]~31 .lut_mask = 16'hFCF0;
defparam \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[13]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y28_N22
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[12]~64 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[12]~64_combout  = (\my_processor|dx1|DXIR|dffe8|q~q  & ((\my_processor|aluer|shift_right_arithmetic|mux_eight_shifted[8]~3_combout ) # 
// ((\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[13]~31_combout  & !\my_processor|dx1|DXIR|dffe11|q~q ))))

	.dataa(\my_processor|dx1|DXIR|dffe8|q~q ),
	.datab(\my_processor|aluer|shift_right_arithmetic|mux_eight_shifted[8]~3_combout ),
	.datac(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[13]~31_combout ),
	.datad(\my_processor|dx1|DXIR|dffe11|q~q ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[12]~64_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[12]~64 .lut_mask = 16'h88A8;
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[12]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N10
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[12]~65 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[12]~65_combout  = (\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[12]~64_combout ) # ((\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[11]~9_combout  & 
// !\my_processor|dx1|DXIR|dffe8|q~q ))

	.dataa(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[11]~9_combout ),
	.datab(gnd),
	.datac(\my_processor|dx1|DXIR|dffe8|q~q ),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[12]~64_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[12]~65_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[12]~65 .lut_mask = 16'hFF0A;
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[12]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N16
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[13]~151 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[13]~151_combout  = (\my_processor|alu_op[0]~0_combout  & ((\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[12]~65_combout ) # ((\my_processor|dx1|DXIR|dffe7|q~q )))) # 
// (!\my_processor|alu_op[0]~0_combout  & (((!\my_processor|dx1|DXIR|dffe7|q~q  & \my_processor|aluer|shift_logical_left|mux_one_shifted[14]~42_combout ))))

	.dataa(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[12]~65_combout ),
	.datab(\my_processor|alu_op[0]~0_combout ),
	.datac(\my_processor|dx1|DXIR|dffe7|q~q ),
	.datad(\my_processor|aluer|shift_logical_left|mux_one_shifted[14]~42_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[13]~151_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[13]~151 .lut_mask = 16'hCBC8;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[13]~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N14
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[2]~6 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[2]~6_combout  = (\my_processor|dx1|DXIR|dffe11|q~q  & (\my_processor|alu_A[30]~30_combout )) # (!\my_processor|dx1|DXIR|dffe11|q~q  & ((\my_processor|alu_A[14]~366_combout )))

	.dataa(gnd),
	.datab(\my_processor|alu_A[30]~30_combout ),
	.datac(\my_processor|dx1|DXIR|dffe11|q~q ),
	.datad(\my_processor|alu_A[14]~366_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[2]~6 .lut_mask = 16'hCFC0;
defparam \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N20
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[10]~23 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[10]~23_combout  = (\my_processor|dx1|DXIR|dffe10|q~q  & ((\my_processor|dx1|DXIR|dffe11|q~q  & ((\my_processor|alu_A[31]~666_combout ))) # (!\my_processor|dx1|DXIR|dffe11|q~q  & 
// (\my_processor|alu_A[22]~198_combout ))))

	.dataa(\my_processor|alu_A[22]~198_combout ),
	.datab(\my_processor|dx1|DXIR|dffe11|q~q ),
	.datac(\my_processor|alu_A[31]~666_combout ),
	.datad(\my_processor|dx1|DXIR|dffe10|q~q ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[10]~23_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[10]~23 .lut_mask = 16'hE200;
defparam \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[10]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N26
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[10]~24 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[10]~24_combout  = (\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[10]~23_combout ) # ((\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[2]~6_combout  & 
// !\my_processor|dx1|DXIR|dffe10|q~q ))

	.dataa(gnd),
	.datab(\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[2]~6_combout ),
	.datac(\my_processor|dx1|DXIR|dffe10|q~q ),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[10]~23_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[10]~24_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[10]~24 .lut_mask = 16'hFF0C;
defparam \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[10]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N28
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_two_shifted[30]~1 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_two_shifted[30]~1_combout  = (\my_processor|dx1|DXIR|dffe9|q~q ) # (\my_processor|dx1|DXIR|dffe10|q~q )

	.dataa(gnd),
	.datab(\my_processor|dx1|DXIR|dffe9|q~q ),
	.datac(gnd),
	.datad(\my_processor|dx1|DXIR|dffe10|q~q ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_two_shifted[30]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_two_shifted[30]~1 .lut_mask = 16'hFFCC;
defparam \my_processor|aluer|shift_logical_left|mux_two_shifted[30]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N20
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[26]~26 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[26]~26_combout  = (\my_processor|dx1|DXIR|dffe8|q~q  & ((\my_processor|alu_A[29]~51_combout ))) # (!\my_processor|dx1|DXIR|dffe8|q~q  & (\my_processor|alu_A[27]~93_combout ))

	.dataa(gnd),
	.datab(\my_processor|alu_A[27]~93_combout ),
	.datac(\my_processor|dx1|DXIR|dffe8|q~q ),
	.datad(\my_processor|alu_A[29]~51_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[26]~26_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[26]~26 .lut_mask = 16'hFC0C;
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[26]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N2
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[26]~27 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[26]~27_combout  = (\my_processor|aluer|shift_logical_left|mux_two_shifted[30]~1_combout  & (((\my_processor|alu_A[31]~666_combout )))) # 
// (!\my_processor|aluer|shift_logical_left|mux_two_shifted[30]~1_combout  & ((\my_processor|dx1|DXIR|dffe11|q~q  & ((\my_processor|alu_A[31]~666_combout ))) # (!\my_processor|dx1|DXIR|dffe11|q~q  & 
// (\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[26]~26_combout ))))

	.dataa(\my_processor|aluer|shift_logical_left|mux_two_shifted[30]~1_combout ),
	.datab(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[26]~26_combout ),
	.datac(\my_processor|dx1|DXIR|dffe11|q~q ),
	.datad(\my_processor|alu_A[31]~666_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[26]~27_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[26]~27 .lut_mask = 16'hFE04;
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[26]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N4
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_two_shifted[28]~15 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_two_shifted[28]~15_combout  = (\my_processor|dx1|DXIR|dffe9|q~q  & ((\my_processor|aluer|shift_logical_left|mux_two_shifted[24]~14_combout ))) # (!\my_processor|dx1|DXIR|dffe9|q~q  & 
// (\my_processor|aluer|shift_logical_left|mux_four_shifted[30]~13_combout ))

	.dataa(\my_processor|aluer|shift_logical_left|mux_four_shifted[30]~13_combout ),
	.datab(gnd),
	.datac(\my_processor|dx1|DXIR|dffe9|q~q ),
	.datad(\my_processor|aluer|shift_logical_left|mux_two_shifted[24]~14_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_two_shifted[28]~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_two_shifted[28]~15 .lut_mask = 16'hFA0A;
defparam \my_processor|aluer|shift_logical_left|mux_two_shifted[28]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N0
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_four_shifted[28]~8 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_four_shifted[28]~8_combout  = (!\my_processor|dx1|DXIR|dffe10|q~q  & ((\my_processor|dx1|DXIR|dffe11|q~q  & (\my_processor|alu_A[8]~492_combout )) # (!\my_processor|dx1|DXIR|dffe11|q~q  & 
// ((\my_processor|alu_A[24]~156_combout )))))

	.dataa(\my_processor|alu_A[8]~492_combout ),
	.datab(\my_processor|dx1|DXIR|dffe11|q~q ),
	.datac(\my_processor|alu_A[24]~156_combout ),
	.datad(\my_processor|dx1|DXIR|dffe10|q~q ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_four_shifted[28]~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_four_shifted[28]~8 .lut_mask = 16'h00B8;
defparam \my_processor|aluer|shift_logical_left|mux_four_shifted[28]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N18
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_four_shifted[28]~9 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_four_shifted[28]~9_combout  = (\my_processor|dx1|DXIR|dffe11|q~q  & ((\my_processor|alu_A[0]~645_combout ))) # (!\my_processor|dx1|DXIR|dffe11|q~q  & (\my_processor|alu_A[16]~324_combout ))

	.dataa(gnd),
	.datab(\my_processor|dx1|DXIR|dffe11|q~q ),
	.datac(\my_processor|alu_A[16]~324_combout ),
	.datad(\my_processor|alu_A[0]~645_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_four_shifted[28]~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_four_shifted[28]~9 .lut_mask = 16'hFC30;
defparam \my_processor|aluer|shift_logical_left|mux_four_shifted[28]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N2
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_four_shifted[28]~10 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_four_shifted[28]~10_combout  = (\my_processor|aluer|shift_logical_left|mux_four_shifted[28]~8_combout ) # ((\my_processor|dx1|DXIR|dffe10|q~q  & 
// \my_processor|aluer|shift_logical_left|mux_four_shifted[28]~9_combout ))

	.dataa(gnd),
	.datab(\my_processor|dx1|DXIR|dffe10|q~q ),
	.datac(\my_processor|aluer|shift_logical_left|mux_four_shifted[28]~8_combout ),
	.datad(\my_processor|aluer|shift_logical_left|mux_four_shifted[28]~9_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_four_shifted[28]~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_four_shifted[28]~10 .lut_mask = 16'hFCF0;
defparam \my_processor|aluer|shift_logical_left|mux_four_shifted[28]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N28
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_two_shifted[26]~19 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_two_shifted[26]~19_combout  = (\my_processor|dx1|DXIR|dffe9|q~q  & (\my_processor|aluer|shift_logical_left|mux_two_shifted[22]~18_combout )) # (!\my_processor|dx1|DXIR|dffe9|q~q  & 
// ((\my_processor|aluer|shift_logical_left|mux_four_shifted[28]~10_combout )))

	.dataa(\my_processor|aluer|shift_logical_left|mux_two_shifted[22]~18_combout ),
	.datab(gnd),
	.datac(\my_processor|dx1|DXIR|dffe9|q~q ),
	.datad(\my_processor|aluer|shift_logical_left|mux_four_shifted[28]~10_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_two_shifted[26]~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_two_shifted[26]~19 .lut_mask = 16'hAFA0;
defparam \my_processor|aluer|shift_logical_left|mux_two_shifted[26]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N14
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_one_shifted[27]~27 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_one_shifted[27]~27_combout  = (\my_processor|dx1|DXIR|dffe8|q~q  & ((\my_processor|aluer|shift_logical_left|mux_two_shifted[26]~19_combout ))) # (!\my_processor|dx1|DXIR|dffe8|q~q  & 
// (\my_processor|aluer|shift_logical_left|mux_two_shifted[28]~15_combout ))

	.dataa(gnd),
	.datab(\my_processor|aluer|shift_logical_left|mux_two_shifted[28]~15_combout ),
	.datac(\my_processor|dx1|DXIR|dffe8|q~q ),
	.datad(\my_processor|aluer|shift_logical_left|mux_two_shifted[26]~19_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_one_shifted[27]~27_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[27]~27 .lut_mask = 16'hFC0C;
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[27]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N0
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[25]~28 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[25]~28_combout  = (!\my_processor|dx1|DXIR|dffe8|q~q  & ((\my_processor|dx1|DXIR|dffe9|q~q  & ((\my_processor|alu_A[30]~30_combout ))) # (!\my_processor|dx1|DXIR|dffe9|q~q  & 
// (\my_processor|alu_A[26]~114_combout ))))

	.dataa(\my_processor|dx1|DXIR|dffe9|q~q ),
	.datab(\my_processor|alu_A[26]~114_combout ),
	.datac(\my_processor|dx1|DXIR|dffe8|q~q ),
	.datad(\my_processor|alu_A[30]~30_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[25]~28_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[25]~28 .lut_mask = 16'h0E04;
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[25]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N4
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[25]~30 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[25]~30_combout  = (\my_processor|dx1|DXIR|dffe10|q~q ) # ((\my_processor|dx1|DXIR|dffe8|q~q  & (\my_processor|dx1|DXIR|dffe9|q~q )) # (!\my_processor|dx1|DXIR|dffe8|q~q  & 
// ((\my_processor|dx1|DXIR|dffe11|q~q ))))

	.dataa(\my_processor|dx1|DXIR|dffe9|q~q ),
	.datab(\my_processor|dx1|DXIR|dffe8|q~q ),
	.datac(\my_processor|dx1|DXIR|dffe10|q~q ),
	.datad(\my_processor|dx1|DXIR|dffe11|q~q ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[25]~30_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[25]~30 .lut_mask = 16'hFBF8;
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[25]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N2
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[25]~29 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[25]~29_combout  = (\my_processor|dx1|DXIR|dffe8|q~q  & ((\my_processor|dx1|DXIR|dffe11|q~q  & ((\my_processor|alu_A[31]~666_combout ))) # (!\my_processor|dx1|DXIR|dffe11|q~q  & 
// (\my_processor|alu_A[28]~72_combout ))))

	.dataa(\my_processor|alu_A[28]~72_combout ),
	.datab(\my_processor|dx1|DXIR|dffe8|q~q ),
	.datac(\my_processor|alu_A[31]~666_combout ),
	.datad(\my_processor|dx1|DXIR|dffe11|q~q ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[25]~29_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[25]~29 .lut_mask = 16'hC088;
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[25]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N10
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[25]~31 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[25]~31_combout  = (\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[25]~30_combout  & (\my_processor|alu_A[31]~666_combout )) # 
// (!\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[25]~30_combout  & (((\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[25]~28_combout ) # (\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[25]~29_combout ))))

	.dataa(\my_processor|alu_A[31]~666_combout ),
	.datab(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[25]~28_combout ),
	.datac(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[25]~30_combout ),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[25]~29_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[25]~31_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[25]~31 .lut_mask = 16'hAFAC;
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[25]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N0
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[26]~86 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[26]~86_combout  = (\my_processor|alu_op[0]~0_combout  & ((\my_processor|dx1|DXIR|dffe7|q~q ) # ((\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[25]~31_combout )))) # 
// (!\my_processor|alu_op[0]~0_combout  & (!\my_processor|dx1|DXIR|dffe7|q~q  & (\my_processor|aluer|shift_logical_left|mux_one_shifted[27]~27_combout )))

	.dataa(\my_processor|alu_op[0]~0_combout ),
	.datab(\my_processor|dx1|DXIR|dffe7|q~q ),
	.datac(\my_processor|aluer|shift_logical_left|mux_one_shifted[27]~27_combout ),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[25]~31_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[26]~86_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[26]~86 .lut_mask = 16'hBA98;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[26]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y27_N8
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_four_shifted[31]~3 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_four_shifted[31]~3_combout  = (\my_processor|dx1|DXIR|dffe11|q~q  & (\my_processor|alu_A[3]~597_combout )) # (!\my_processor|dx1|DXIR|dffe11|q~q  & ((\my_processor|alu_A[19]~261_combout )))

	.dataa(gnd),
	.datab(\my_processor|dx1|DXIR|dffe11|q~q ),
	.datac(\my_processor|alu_A[3]~597_combout ),
	.datad(\my_processor|alu_A[19]~261_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_four_shifted[31]~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_four_shifted[31]~3 .lut_mask = 16'hF3C0;
defparam \my_processor|aluer|shift_logical_left|mux_four_shifted[31]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N4
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_four_shifted[23]~14 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_four_shifted[23]~14_combout  = (\my_processor|dx1|DXIR|dffe10|q~q  & (((!\my_processor|dx1|DXIR|dffe11|q~q  & \my_processor|alu_A[11]~429_combout )))) # (!\my_processor|dx1|DXIR|dffe10|q~q  & 
// (\my_processor|aluer|shift_logical_left|mux_four_shifted[31]~3_combout ))

	.dataa(\my_processor|aluer|shift_logical_left|mux_four_shifted[31]~3_combout ),
	.datab(\my_processor|dx1|DXIR|dffe10|q~q ),
	.datac(\my_processor|dx1|DXIR|dffe11|q~q ),
	.datad(\my_processor|alu_A[11]~429_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_four_shifted[23]~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_four_shifted[23]~14 .lut_mask = 16'h2E22;
defparam \my_processor|aluer|shift_logical_left|mux_four_shifted[23]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N14
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_four_shifted[27]~0 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_four_shifted[27]~0_combout  = (!\my_processor|dx1|DXIR|dffe11|q~q  & ((\my_processor|dx1|DXIR|dffe10|q~q  & ((\my_processor|alu_A[15]~345_combout ))) # (!\my_processor|dx1|DXIR|dffe10|q~q  & 
// (\my_processor|alu_A[23]~177_combout ))))

	.dataa(\my_processor|dx1|DXIR|dffe10|q~q ),
	.datab(\my_processor|dx1|DXIR|dffe11|q~q ),
	.datac(\my_processor|alu_A[23]~177_combout ),
	.datad(\my_processor|alu_A[15]~345_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_four_shifted[27]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_four_shifted[27]~0 .lut_mask = 16'h3210;
defparam \my_processor|aluer|shift_logical_left|mux_four_shifted[27]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N16
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_four_shifted[27]~1 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_four_shifted[27]~1_combout  = (\my_processor|aluer|shift_logical_left|mux_four_shifted[27]~0_combout ) # ((!\my_processor|dx1|DXIR|dffe10|q~q  & (\my_processor|dx1|DXIR|dffe11|q~q  & 
// \my_processor|alu_A[7]~513_combout )))

	.dataa(\my_processor|dx1|DXIR|dffe10|q~q ),
	.datab(\my_processor|dx1|DXIR|dffe11|q~q ),
	.datac(\my_processor|alu_A[7]~513_combout ),
	.datad(\my_processor|aluer|shift_logical_left|mux_four_shifted[27]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_four_shifted[27]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_four_shifted[27]~1 .lut_mask = 16'hFF40;
defparam \my_processor|aluer|shift_logical_left|mux_four_shifted[27]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N22
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_one_shifted[24]~28 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_one_shifted[24]~28_combout  = (\my_processor|dx1|DXIR|dffe9|q~q  & (\my_processor|aluer|shift_logical_left|mux_four_shifted[23]~14_combout )) # (!\my_processor|dx1|DXIR|dffe9|q~q  & 
// ((\my_processor|aluer|shift_logical_left|mux_four_shifted[27]~1_combout )))

	.dataa(gnd),
	.datab(\my_processor|dx1|DXIR|dffe9|q~q ),
	.datac(\my_processor|aluer|shift_logical_left|mux_four_shifted[23]~14_combout ),
	.datad(\my_processor|aluer|shift_logical_left|mux_four_shifted[27]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_one_shifted[24]~28_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[24]~28 .lut_mask = 16'hF3C0;
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[24]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N14
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_four_shifted[29]~5 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_four_shifted[29]~5_combout  = (!\my_processor|dx1|DXIR|dffe10|q~q  & ((\my_processor|dx1|DXIR|dffe11|q~q  & (\my_processor|alu_A[9]~471_combout )) # (!\my_processor|dx1|DXIR|dffe11|q~q  & 
// ((\my_processor|alu_A[25]~135_combout )))))

	.dataa(\my_processor|dx1|DXIR|dffe10|q~q ),
	.datab(\my_processor|dx1|DXIR|dffe11|q~q ),
	.datac(\my_processor|alu_A[9]~471_combout ),
	.datad(\my_processor|alu_A[25]~135_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_four_shifted[29]~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_four_shifted[29]~5 .lut_mask = 16'h5140;
defparam \my_processor|aluer|shift_logical_left|mux_four_shifted[29]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N16
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_four_shifted[29]~7 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_four_shifted[29]~7_combout  = (\my_processor|aluer|shift_logical_left|mux_four_shifted[29]~5_combout ) # ((\my_processor|aluer|shift_logical_left|mux_four_shifted[29]~6_combout  & 
// \my_processor|dx1|DXIR|dffe10|q~q ))

	.dataa(\my_processor|aluer|shift_logical_left|mux_four_shifted[29]~5_combout ),
	.datab(gnd),
	.datac(\my_processor|aluer|shift_logical_left|mux_four_shifted[29]~6_combout ),
	.datad(\my_processor|dx1|DXIR|dffe10|q~q ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_four_shifted[29]~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_four_shifted[29]~7 .lut_mask = 16'hFAAA;
defparam \my_processor|aluer|shift_logical_left|mux_four_shifted[29]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N30
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_eight_shifted[29]~0 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_eight_shifted[29]~0_combout  = (\my_processor|dx1|DXIR|dffe11|q~q  & ((\my_processor|alu_A[5]~555_combout ))) # (!\my_processor|dx1|DXIR|dffe11|q~q  & (\my_processor|alu_A[21]~219_combout ))

	.dataa(\my_processor|alu_A[21]~219_combout ),
	.datab(gnd),
	.datac(\my_processor|alu_A[5]~555_combout ),
	.datad(\my_processor|dx1|DXIR|dffe11|q~q ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_eight_shifted[29]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_eight_shifted[29]~0 .lut_mask = 16'hF0AA;
defparam \my_processor|aluer|shift_logical_left|mux_eight_shifted[29]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N28
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_two_shifted[23]~16 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_two_shifted[23]~16_combout  = (\my_processor|dx1|DXIR|dffe10|q~q  & (!\my_processor|dx1|DXIR|dffe11|q~q  & (\my_processor|alu_A[13]~387_combout ))) # (!\my_processor|dx1|DXIR|dffe10|q~q  & 
// (((\my_processor|aluer|shift_logical_left|mux_eight_shifted[29]~0_combout ))))

	.dataa(\my_processor|dx1|DXIR|dffe11|q~q ),
	.datab(\my_processor|alu_A[13]~387_combout ),
	.datac(\my_processor|aluer|shift_logical_left|mux_eight_shifted[29]~0_combout ),
	.datad(\my_processor|dx1|DXIR|dffe10|q~q ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_two_shifted[23]~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_two_shifted[23]~16 .lut_mask = 16'h44F0;
defparam \my_processor|aluer|shift_logical_left|mux_two_shifted[23]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N2
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_two_shifted[27]~17 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_two_shifted[27]~17_combout  = (\my_processor|dx1|DXIR|dffe9|q~q  & ((\my_processor|aluer|shift_logical_left|mux_two_shifted[23]~16_combout ))) # (!\my_processor|dx1|DXIR|dffe9|q~q  & 
// (\my_processor|aluer|shift_logical_left|mux_four_shifted[29]~7_combout ))

	.dataa(gnd),
	.datab(\my_processor|aluer|shift_logical_left|mux_four_shifted[29]~7_combout ),
	.datac(\my_processor|dx1|DXIR|dffe9|q~q ),
	.datad(\my_processor|aluer|shift_logical_left|mux_two_shifted[23]~16_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_two_shifted[27]~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_two_shifted[27]~17 .lut_mask = 16'hFC0C;
defparam \my_processor|aluer|shift_logical_left|mux_two_shifted[27]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N30
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_one_shifted[26]~29 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_one_shifted[26]~29_combout  = (\my_processor|dx1|DXIR|dffe8|q~q  & (\my_processor|aluer|shift_logical_left|mux_one_shifted[24]~28_combout )) # (!\my_processor|dx1|DXIR|dffe8|q~q  & 
// ((\my_processor|aluer|shift_logical_left|mux_two_shifted[27]~17_combout )))

	.dataa(gnd),
	.datab(\my_processor|aluer|shift_logical_left|mux_one_shifted[24]~28_combout ),
	.datac(\my_processor|dx1|DXIR|dffe8|q~q ),
	.datad(\my_processor|aluer|shift_logical_left|mux_two_shifted[27]~17_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_one_shifted[26]~29_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[26]~29 .lut_mask = 16'hCFC0;
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[26]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N30
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[26]~87 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[26]~87_combout  = (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[26]~86_combout  & ((\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[26]~27_combout ) # 
// ((!\my_processor|dx1|DXIR|dffe7|q~q )))) # (!\my_processor|aluer|mux_for_alu_out|mux_results|register_out[26]~86_combout  & (((\my_processor|dx1|DXIR|dffe7|q~q  & \my_processor|aluer|shift_logical_left|mux_one_shifted[26]~29_combout ))))

	.dataa(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[26]~27_combout ),
	.datab(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[26]~86_combout ),
	.datac(\my_processor|dx1|DXIR|dffe7|q~q ),
	.datad(\my_processor|aluer|shift_logical_left|mux_one_shifted[26]~29_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[26]~87_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[26]~87 .lut_mask = 16'hBC8C;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[26]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y31_N20
cycloneive_lcell_comb \my_processor|alu_B[25]~57 (
// Equation(s):
// \my_processor|alu_B[25]~57_combout  = (\my_processor|alu_B[30]~4_combout  & (((\my_processor|alu_B[30]~0_combout )))) # (!\my_processor|alu_B[30]~4_combout  & ((\my_processor|alu_B[30]~0_combout  & ((\my_processor|dx1|DXIR|dffe16|q~q ))) # 
// (!\my_processor|alu_B[30]~0_combout  & (\my_processor|dx1|DXB|dffe25|q~q ))))

	.dataa(\my_processor|alu_B[30]~4_combout ),
	.datab(\my_processor|dx1|DXB|dffe25|q~q ),
	.datac(\my_processor|dx1|DXIR|dffe16|q~q ),
	.datad(\my_processor|alu_B[30]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_B[25]~57_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_B[25]~57 .lut_mask = 16'hFA44;
defparam \my_processor|alu_B[25]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y31_N26
cycloneive_lcell_comb \my_processor|alu_B[25]~58 (
// Equation(s):
// \my_processor|alu_B[25]~58_combout  = (\my_processor|alu_B[25]~57_combout  & (((\my_processor|xm1|XMoutput|dffe25|q~q ) # (!\my_processor|alu_B[30]~4_combout )))) # (!\my_processor|alu_B[25]~57_combout  & (\my_processor|WM_bypass_data[25]~51_combout  & 
// (\my_processor|alu_B[30]~4_combout )))

	.dataa(\my_processor|WM_bypass_data[25]~51_combout ),
	.datab(\my_processor|alu_B[25]~57_combout ),
	.datac(\my_processor|alu_B[30]~4_combout ),
	.datad(\my_processor|xm1|XMoutput|dffe25|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_B[25]~58_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_B[25]~58 .lut_mask = 16'hEC2C;
defparam \my_processor|alu_B[25]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y30_N30
cycloneive_lcell_comb \my_processor|aluer|and_func|gen1[24].and_func (
// Equation(s):
// \my_processor|aluer|and_func|gen1[24].and_func~combout  = (\my_processor|alu_B[24]~56_combout  & ((\my_processor|A_bypass_MX_sel~3_combout  & ((\my_processor|xm1|XMoutput|dffe24|q~q ))) # (!\my_processor|A_bypass_MX_sel~3_combout  & 
// (\my_processor|alu_A[24]~155_combout ))))

	.dataa(\my_processor|alu_A[24]~155_combout ),
	.datab(\my_processor|A_bypass_MX_sel~3_combout ),
	.datac(\my_processor|xm1|XMoutput|dffe24|q~q ),
	.datad(\my_processor|alu_B[24]~56_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|and_func|gen1[24].and_func~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|and_func|gen1[24].and_func .lut_mask = 16'hE200;
defparam \my_processor|aluer|and_func|gen1[24].and_func .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y29_N12
cycloneive_lcell_comb \my_processor|aluer|addition|eba_3|orc0~0 (
// Equation(s):
// \my_processor|aluer|addition|eba_3|orc0~0_combout  = (\my_processor|aluer|addition|eba_2|orc7~0_combout  & ((\my_processor|alu_A[24]~156_combout ) # (\my_processor|alu_B[24]~56_combout )))

	.dataa(gnd),
	.datab(\my_processor|alu_A[24]~156_combout ),
	.datac(\my_processor|alu_B[24]~56_combout ),
	.datad(\my_processor|aluer|addition|eba_2|orc7~0_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|addition|eba_3|orc0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|addition|eba_3|orc0~0 .lut_mask = 16'hFC00;
defparam \my_processor|aluer|addition|eba_3|orc0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y29_N2
cycloneive_lcell_comb \my_processor|aluer|addition|eba_3|orc1~0 (
// Equation(s):
// \my_processor|aluer|addition|eba_3|orc1~0_combout  = (\my_processor|alu_B[25]~58_combout  & ((\my_processor|alu_A[25]~135_combout ) # ((\my_processor|aluer|and_func|gen1[24].and_func~combout ) # (\my_processor|aluer|addition|eba_3|orc0~0_combout )))) # 
// (!\my_processor|alu_B[25]~58_combout  & (\my_processor|alu_A[25]~135_combout  & ((\my_processor|aluer|and_func|gen1[24].and_func~combout ) # (\my_processor|aluer|addition|eba_3|orc0~0_combout ))))

	.dataa(\my_processor|alu_B[25]~58_combout ),
	.datab(\my_processor|alu_A[25]~135_combout ),
	.datac(\my_processor|aluer|and_func|gen1[24].and_func~combout ),
	.datad(\my_processor|aluer|addition|eba_3|orc0~0_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|addition|eba_3|orc1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|addition|eba_3|orc1~0 .lut_mask = 16'hEEE8;
defparam \my_processor|aluer|addition|eba_3|orc1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N0
cycloneive_lcell_comb \my_processor|aluer|addition|eba_3|xor_sum2 (
// Equation(s):
// \my_processor|aluer|addition|eba_3|xor_sum2~combout  = \my_processor|alu_B[26]~60_combout  $ (\my_processor|alu_A[26]~114_combout  $ (\my_processor|aluer|addition|eba_3|orc1~0_combout ))

	.dataa(\my_processor|alu_B[26]~60_combout ),
	.datab(\my_processor|alu_A[26]~114_combout ),
	.datac(\my_processor|aluer|addition|eba_3|orc1~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|aluer|addition|eba_3|xor_sum2~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|addition|eba_3|xor_sum2 .lut_mask = 16'h9696;
defparam \my_processor|aluer|addition|eba_3|xor_sum2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y31_N31
dffeas \my_processor|xm1|xmoldp|dffe17|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dx1|FDPC|dffe17|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|xmoldp|dffe17|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|xmoldp|dffe17|q .is_wysiwyg = "true";
defparam \my_processor|xm1|xmoldp|dffe17|q .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y31_N11
dffeas \my_processor|mw1|MW_oldPC|dffe17|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|xm1|xmoldp|dffe17|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MW_oldPC|dffe17|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MW_oldPC|dffe17|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MW_oldPC|dffe17|q .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y31_N1
dffeas \my_processor|mw1|MWout|dffe17|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|xm1|XMoutput|dffe17|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MWout|dffe17|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MWout|dffe17|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MWout|dffe17|q .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y23_N11
dffeas \my_regfile|gen_registers[11].regs|dffe17|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[17]~35_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[11].regs|dffe17|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[11].regs|dffe17|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[11].regs|dffe17|q .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y23_N9
dffeas \my_regfile|gen_registers[9].regs|dffe17|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[17]~35_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[9].regs|dffe17|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[9].regs|dffe17|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[9].regs|dffe17|q .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y25_N19
dffeas \my_regfile|gen_registers[8].regs|dffe17|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[17]~35_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[8].regs|dffe17|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[8].regs|dffe17|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[8].regs|dffe17|q .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y23_N23
dffeas \my_regfile|gen_registers[10].regs|dffe17|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[17]~35_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[10].regs|dffe17|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[10].regs|dffe17|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[10].regs|dffe17|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N22
cycloneive_lcell_comb \my_processor|dx1|B_in[17]~309 (
// Equation(s):
// \my_processor|dx1|B_in[17]~309_combout  = (\my_processor|ctrl_readRegB[1]~1_combout  & (((\my_regfile|gen_registers[10].regs|dffe17|q~q ) # (\my_processor|ctrl_readRegB[0]~0_combout )))) # (!\my_processor|ctrl_readRegB[1]~1_combout  & 
// (\my_regfile|gen_registers[8].regs|dffe17|q~q  & ((!\my_processor|ctrl_readRegB[0]~0_combout ))))

	.dataa(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datab(\my_regfile|gen_registers[8].regs|dffe17|q~q ),
	.datac(\my_regfile|gen_registers[10].regs|dffe17|q~q ),
	.datad(\my_processor|ctrl_readRegB[0]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[17]~309_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[17]~309 .lut_mask = 16'hAAE4;
defparam \my_processor|dx1|B_in[17]~309 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N8
cycloneive_lcell_comb \my_processor|dx1|B_in[17]~310 (
// Equation(s):
// \my_processor|dx1|B_in[17]~310_combout  = (\my_processor|ctrl_readRegB[0]~0_combout  & ((\my_processor|dx1|B_in[17]~309_combout  & (\my_regfile|gen_registers[11].regs|dffe17|q~q )) # (!\my_processor|dx1|B_in[17]~309_combout  & 
// ((\my_regfile|gen_registers[9].regs|dffe17|q~q ))))) # (!\my_processor|ctrl_readRegB[0]~0_combout  & (((\my_processor|dx1|B_in[17]~309_combout ))))

	.dataa(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datab(\my_regfile|gen_registers[11].regs|dffe17|q~q ),
	.datac(\my_regfile|gen_registers[9].regs|dffe17|q~q ),
	.datad(\my_processor|dx1|B_in[17]~309_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[17]~310_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[17]~310 .lut_mask = 16'hDDA0;
defparam \my_processor|dx1|B_in[17]~310 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y23_N19
dffeas \my_regfile|gen_registers[2].regs|dffe17|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[17]~35_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[2].regs|dffe17|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[2].regs|dffe17|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[2].regs|dffe17|q .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y23_N9
dffeas \my_regfile|gen_registers[7].regs|dffe17|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[17]~35_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[7].regs|dffe17|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[7].regs|dffe17|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[7].regs|dffe17|q .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y23_N23
dffeas \my_regfile|gen_registers[6].regs|dffe17|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[17]~35_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[6].regs|dffe17|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[6].regs|dffe17|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[6].regs|dffe17|q .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y23_N23
dffeas \my_regfile|gen_registers[5].regs|dffe17|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[17]~35_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[5].regs|dffe17|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[5].regs|dffe17|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[5].regs|dffe17|q .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y23_N25
dffeas \my_regfile|gen_registers[4].regs|dffe17|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[17]~35_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[4].regs|dffe17|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[4].regs|dffe17|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[4].regs|dffe17|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N22
cycloneive_lcell_comb \my_processor|dx1|B_in[17]~306 (
// Equation(s):
// \my_processor|dx1|B_in[17]~306_combout  = (\my_processor|ctrl_readRegB[0]~0_combout  & ((\my_processor|ctrl_readRegB[1]~1_combout ) # ((\my_regfile|gen_registers[5].regs|dffe17|q~q )))) # (!\my_processor|ctrl_readRegB[0]~0_combout  & 
// (!\my_processor|ctrl_readRegB[1]~1_combout  & ((\my_regfile|gen_registers[4].regs|dffe17|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datac(\my_regfile|gen_registers[5].regs|dffe17|q~q ),
	.datad(\my_regfile|gen_registers[4].regs|dffe17|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[17]~306_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[17]~306 .lut_mask = 16'hB9A8;
defparam \my_processor|dx1|B_in[17]~306 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N22
cycloneive_lcell_comb \my_processor|dx1|B_in[17]~307 (
// Equation(s):
// \my_processor|dx1|B_in[17]~307_combout  = (\my_processor|ctrl_readRegB[1]~1_combout  & ((\my_processor|dx1|B_in[17]~306_combout  & (\my_regfile|gen_registers[7].regs|dffe17|q~q )) # (!\my_processor|dx1|B_in[17]~306_combout  & 
// ((\my_regfile|gen_registers[6].regs|dffe17|q~q ))))) # (!\my_processor|ctrl_readRegB[1]~1_combout  & (((\my_processor|dx1|B_in[17]~306_combout ))))

	.dataa(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datab(\my_regfile|gen_registers[7].regs|dffe17|q~q ),
	.datac(\my_regfile|gen_registers[6].regs|dffe17|q~q ),
	.datad(\my_processor|dx1|B_in[17]~306_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[17]~307_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[17]~307 .lut_mask = 16'hDDA0;
defparam \my_processor|dx1|B_in[17]~307 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N4
cycloneive_lcell_comb \my_processor|dx1|B_in[17]~308 (
// Equation(s):
// \my_processor|dx1|B_in[17]~308_combout  = (\my_processor|dx1|DXB|dffe5|q~9_combout  & (((\my_processor|dx1|DXB|dffe5|q~11_combout )))) # (!\my_processor|dx1|DXB|dffe5|q~9_combout  & ((\my_processor|dx1|DXB|dffe5|q~11_combout  & 
// ((\my_processor|dx1|B_in[17]~307_combout ))) # (!\my_processor|dx1|DXB|dffe5|q~11_combout  & (\my_regfile|gen_registers[2].regs|dffe17|q~q ))))

	.dataa(\my_processor|dx1|DXB|dffe5|q~9_combout ),
	.datab(\my_regfile|gen_registers[2].regs|dffe17|q~q ),
	.datac(\my_processor|dx1|DXB|dffe5|q~11_combout ),
	.datad(\my_processor|dx1|B_in[17]~307_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[17]~308_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[17]~308 .lut_mask = 16'hF4A4;
defparam \my_processor|dx1|B_in[17]~308 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y23_N21
dffeas \my_regfile|gen_registers[3].regs|dffe17|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[17]~35_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[3].regs|dffe17|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[3].regs|dffe17|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[3].regs|dffe17|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N30
cycloneive_lcell_comb \my_processor|dx1|B_in[17]~311 (
// Equation(s):
// \my_processor|dx1|B_in[17]~311_combout  = (\my_processor|dx1|DXB|dffe5|q~9_combout  & ((\my_processor|dx1|B_in[17]~308_combout  & (\my_processor|dx1|B_in[17]~310_combout )) # (!\my_processor|dx1|B_in[17]~308_combout  & 
// ((\my_regfile|gen_registers[3].regs|dffe17|q~q ))))) # (!\my_processor|dx1|DXB|dffe5|q~9_combout  & (((\my_processor|dx1|B_in[17]~308_combout ))))

	.dataa(\my_processor|dx1|DXB|dffe5|q~9_combout ),
	.datab(\my_processor|dx1|B_in[17]~310_combout ),
	.datac(\my_processor|dx1|B_in[17]~308_combout ),
	.datad(\my_regfile|gen_registers[3].regs|dffe17|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[17]~311_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[17]~311 .lut_mask = 16'hDAD0;
defparam \my_processor|dx1|B_in[17]~311 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y25_N25
dffeas \my_regfile|gen_registers[12].regs|dffe17|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[17]~35_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[12].regs|dffe17|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[12].regs|dffe17|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[12].regs|dffe17|q .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y25_N15
dffeas \my_regfile|gen_registers[13].regs|dffe17|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[17]~35_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[13].regs|dffe17|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[13].regs|dffe17|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[13].regs|dffe17|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N14
cycloneive_lcell_comb \my_processor|dx1|B_in[17]~312 (
// Equation(s):
// \my_processor|dx1|B_in[17]~312_combout  = (\my_processor|ctrl_readRegB[0]~0_combout  & (((\my_regfile|gen_registers[13].regs|dffe17|q~q ) # (\my_processor|ctrl_readRegB[1]~1_combout )))) # (!\my_processor|ctrl_readRegB[0]~0_combout  & 
// (\my_regfile|gen_registers[12].regs|dffe17|q~q  & ((!\my_processor|ctrl_readRegB[1]~1_combout ))))

	.dataa(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datab(\my_regfile|gen_registers[12].regs|dffe17|q~q ),
	.datac(\my_regfile|gen_registers[13].regs|dffe17|q~q ),
	.datad(\my_processor|ctrl_readRegB[1]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[17]~312_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[17]~312 .lut_mask = 16'hAAE4;
defparam \my_processor|dx1|B_in[17]~312 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y25_N7
dffeas \my_regfile|gen_registers[14].regs|dffe17|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[17]~35_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[14].regs|dffe17|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[14].regs|dffe17|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[14].regs|dffe17|q .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y25_N15
dffeas \my_regfile|gen_registers[15].regs|dffe17|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[17]~35_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[15].regs|dffe17|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[15].regs|dffe17|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[15].regs|dffe17|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N6
cycloneive_lcell_comb \my_processor|dx1|B_in[17]~313 (
// Equation(s):
// \my_processor|dx1|B_in[17]~313_combout  = (\my_processor|dx1|B_in[17]~312_combout  & (((\my_regfile|gen_registers[15].regs|dffe17|q~q )) # (!\my_processor|ctrl_readRegB[1]~1_combout ))) # (!\my_processor|dx1|B_in[17]~312_combout  & 
// (\my_processor|ctrl_readRegB[1]~1_combout  & (\my_regfile|gen_registers[14].regs|dffe17|q~q )))

	.dataa(\my_processor|dx1|B_in[17]~312_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datac(\my_regfile|gen_registers[14].regs|dffe17|q~q ),
	.datad(\my_regfile|gen_registers[15].regs|dffe17|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[17]~313_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[17]~313 .lut_mask = 16'hEA62;
defparam \my_processor|dx1|B_in[17]~313 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N30
cycloneive_lcell_comb \my_processor|dx1|DXB|dffe17|q~0 (
// Equation(s):
// \my_processor|dx1|DXB|dffe17|q~0_combout  = (\my_processor|dx1|DXB|dffe5|q~12_combout  & ((\my_processor|dx1|B_in[17]~313_combout ))) # (!\my_processor|dx1|DXB|dffe5|q~12_combout  & (\my_processor|dx1|B_in[17]~311_combout ))

	.dataa(\my_processor|dx1|B_in[17]~311_combout ),
	.datab(\my_processor|dx1|DXB|dffe5|q~12_combout ),
	.datac(gnd),
	.datad(\my_processor|dx1|B_in[17]~313_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|DXB|dffe17|q~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|DXB|dffe17|q~0 .lut_mask = 16'hEE22;
defparam \my_processor|dx1|DXB|dffe17|q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y28_N25
dffeas \my_regfile|gen_registers[31].regs|dffe17|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[17]~35_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[31].regs|dffe17|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[31].regs|dffe17|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[31].regs|dffe17|q .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y28_N15
dffeas \my_regfile|gen_registers[23].regs|dffe17|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[17]~35_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[23].regs|dffe17|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[23].regs|dffe17|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[23].regs|dffe17|q .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y28_N23
dffeas \my_regfile|gen_registers[19].regs|dffe17|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[17]~35_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[19].regs|dffe17|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[19].regs|dffe17|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[19].regs|dffe17|q .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y28_N1
dffeas \my_regfile|gen_registers[27].regs|dffe17|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[17]~35_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[27].regs|dffe17|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[27].regs|dffe17|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[27].regs|dffe17|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y28_N0
cycloneive_lcell_comb \my_processor|dx1|B_in[17]~321 (
// Equation(s):
// \my_processor|dx1|B_in[17]~321_combout  = (\my_processor|ctrl_readRegB[2]~2_combout  & (((\my_processor|ctrl_readRegB[3]~3_combout )))) # (!\my_processor|ctrl_readRegB[2]~2_combout  & ((\my_processor|ctrl_readRegB[3]~3_combout  & 
// ((\my_regfile|gen_registers[27].regs|dffe17|q~q ))) # (!\my_processor|ctrl_readRegB[3]~3_combout  & (\my_regfile|gen_registers[19].regs|dffe17|q~q ))))

	.dataa(\my_regfile|gen_registers[19].regs|dffe17|q~q ),
	.datab(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datac(\my_regfile|gen_registers[27].regs|dffe17|q~q ),
	.datad(\my_processor|ctrl_readRegB[3]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[17]~321_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[17]~321 .lut_mask = 16'hFC22;
defparam \my_processor|dx1|B_in[17]~321 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y28_N14
cycloneive_lcell_comb \my_processor|dx1|B_in[17]~322 (
// Equation(s):
// \my_processor|dx1|B_in[17]~322_combout  = (\my_processor|ctrl_readRegB[2]~2_combout  & ((\my_processor|dx1|B_in[17]~321_combout  & (\my_regfile|gen_registers[31].regs|dffe17|q~q )) # (!\my_processor|dx1|B_in[17]~321_combout  & 
// ((\my_regfile|gen_registers[23].regs|dffe17|q~q ))))) # (!\my_processor|ctrl_readRegB[2]~2_combout  & (((\my_processor|dx1|B_in[17]~321_combout ))))

	.dataa(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datab(\my_regfile|gen_registers[31].regs|dffe17|q~q ),
	.datac(\my_regfile|gen_registers[23].regs|dffe17|q~q ),
	.datad(\my_processor|dx1|B_in[17]~321_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[17]~322_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[17]~322 .lut_mask = 16'hDDA0;
defparam \my_processor|dx1|B_in[17]~322 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y29_N1
dffeas \my_regfile|gen_registers[28].regs|dffe17|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[17]~35_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[28].regs|dffe17|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[28].regs|dffe17|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[28].regs|dffe17|q .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y28_N13
dffeas \my_regfile|gen_registers[24].regs|dffe17|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[17]~35_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[24].regs|dffe17|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[24].regs|dffe17|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[24].regs|dffe17|q .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y28_N11
dffeas \my_regfile|gen_registers[20].regs|dffe17|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[17]~35_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[20].regs|dffe17|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[20].regs|dffe17|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[20].regs|dffe17|q .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y29_N23
dffeas \my_regfile|gen_registers[16].regs|dffe17|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[17]~35_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[16].regs|dffe17|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[16].regs|dffe17|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[16].regs|dffe17|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y28_N10
cycloneive_lcell_comb \my_processor|dx1|B_in[17]~318 (
// Equation(s):
// \my_processor|dx1|B_in[17]~318_combout  = (\my_processor|ctrl_readRegB[2]~2_combout  & ((\my_processor|ctrl_readRegB[3]~3_combout ) # ((\my_regfile|gen_registers[20].regs|dffe17|q~q )))) # (!\my_processor|ctrl_readRegB[2]~2_combout  & 
// (!\my_processor|ctrl_readRegB[3]~3_combout  & ((\my_regfile|gen_registers[16].regs|dffe17|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datab(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datac(\my_regfile|gen_registers[20].regs|dffe17|q~q ),
	.datad(\my_regfile|gen_registers[16].regs|dffe17|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[17]~318_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[17]~318 .lut_mask = 16'hB9A8;
defparam \my_processor|dx1|B_in[17]~318 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y28_N12
cycloneive_lcell_comb \my_processor|dx1|B_in[17]~319 (
// Equation(s):
// \my_processor|dx1|B_in[17]~319_combout  = (\my_processor|ctrl_readRegB[3]~3_combout  & ((\my_processor|dx1|B_in[17]~318_combout  & (\my_regfile|gen_registers[28].regs|dffe17|q~q )) # (!\my_processor|dx1|B_in[17]~318_combout  & 
// ((\my_regfile|gen_registers[24].regs|dffe17|q~q ))))) # (!\my_processor|ctrl_readRegB[3]~3_combout  & (((\my_processor|dx1|B_in[17]~318_combout ))))

	.dataa(\my_regfile|gen_registers[28].regs|dffe17|q~q ),
	.datab(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datac(\my_regfile|gen_registers[24].regs|dffe17|q~q ),
	.datad(\my_processor|dx1|B_in[17]~318_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[17]~319_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[17]~319 .lut_mask = 16'hBBC0;
defparam \my_processor|dx1|B_in[17]~319 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y31_N23
dffeas \my_regfile|gen_registers[30].regs|dffe17|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[17]~35_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[30].regs|dffe17|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[30].regs|dffe17|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[30].regs|dffe17|q .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y31_N7
dffeas \my_regfile|gen_registers[26].regs|dffe17|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[17]~35_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[26].regs|dffe17|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[26].regs|dffe17|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[26].regs|dffe17|q .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y31_N29
dffeas \my_regfile|gen_registers[18].regs|dffe17|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[17]~35_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[18].regs|dffe17|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[18].regs|dffe17|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[18].regs|dffe17|q .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y31_N25
dffeas \my_regfile|gen_registers[22].regs|dffe17|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[17]~35_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[22].regs|dffe17|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[22].regs|dffe17|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[22].regs|dffe17|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y31_N24
cycloneive_lcell_comb \my_processor|dx1|B_in[17]~316 (
// Equation(s):
// \my_processor|dx1|B_in[17]~316_combout  = (\my_processor|ctrl_readRegB[2]~2_combout  & (((\my_regfile|gen_registers[22].regs|dffe17|q~q ) # (\my_processor|ctrl_readRegB[3]~3_combout )))) # (!\my_processor|ctrl_readRegB[2]~2_combout  & 
// (\my_regfile|gen_registers[18].regs|dffe17|q~q  & ((!\my_processor|ctrl_readRegB[3]~3_combout ))))

	.dataa(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datab(\my_regfile|gen_registers[18].regs|dffe17|q~q ),
	.datac(\my_regfile|gen_registers[22].regs|dffe17|q~q ),
	.datad(\my_processor|ctrl_readRegB[3]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[17]~316_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[17]~316 .lut_mask = 16'hAAE4;
defparam \my_processor|dx1|B_in[17]~316 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y31_N6
cycloneive_lcell_comb \my_processor|dx1|B_in[17]~317 (
// Equation(s):
// \my_processor|dx1|B_in[17]~317_combout  = (\my_processor|ctrl_readRegB[3]~3_combout  & ((\my_processor|dx1|B_in[17]~316_combout  & (\my_regfile|gen_registers[30].regs|dffe17|q~q )) # (!\my_processor|dx1|B_in[17]~316_combout  & 
// ((\my_regfile|gen_registers[26].regs|dffe17|q~q ))))) # (!\my_processor|ctrl_readRegB[3]~3_combout  & (((\my_processor|dx1|B_in[17]~316_combout ))))

	.dataa(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datab(\my_regfile|gen_registers[30].regs|dffe17|q~q ),
	.datac(\my_regfile|gen_registers[26].regs|dffe17|q~q ),
	.datad(\my_processor|dx1|B_in[17]~316_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[17]~317_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[17]~317 .lut_mask = 16'hDDA0;
defparam \my_processor|dx1|B_in[17]~317 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y28_N16
cycloneive_lcell_comb \my_processor|dx1|B_in[17]~320 (
// Equation(s):
// \my_processor|dx1|B_in[17]~320_combout  = (\my_processor|ctrl_readRegB[1]~1_combout  & ((\my_processor|ctrl_readRegB[0]~0_combout ) # ((\my_processor|dx1|B_in[17]~317_combout )))) # (!\my_processor|ctrl_readRegB[1]~1_combout  & 
// (!\my_processor|ctrl_readRegB[0]~0_combout  & (\my_processor|dx1|B_in[17]~319_combout )))

	.dataa(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datac(\my_processor|dx1|B_in[17]~319_combout ),
	.datad(\my_processor|dx1|B_in[17]~317_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[17]~320_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[17]~320 .lut_mask = 16'hBA98;
defparam \my_processor|dx1|B_in[17]~320 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y31_N23
dffeas \my_regfile|gen_registers[21].regs|dffe17|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[17]~35_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[21].regs|dffe17|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[21].regs|dffe17|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[21].regs|dffe17|q .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y32_N27
dffeas \my_regfile|gen_registers[29].regs|dffe17|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[17]~35_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[29].regs|dffe17|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[29].regs|dffe17|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[29].regs|dffe17|q .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y31_N17
dffeas \my_regfile|gen_registers[17].regs|dffe17|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[17]~35_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[17].regs|dffe17|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[17].regs|dffe17|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[17].regs|dffe17|q .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y31_N31
dffeas \my_regfile|gen_registers[25].regs|dffe17|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[17]~35_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[25].regs|dffe17|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[25].regs|dffe17|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[25].regs|dffe17|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y31_N30
cycloneive_lcell_comb \my_processor|dx1|B_in[17]~314 (
// Equation(s):
// \my_processor|dx1|B_in[17]~314_combout  = (\my_processor|ctrl_readRegB[3]~3_combout  & (((\my_regfile|gen_registers[25].regs|dffe17|q~q ) # (\my_processor|ctrl_readRegB[2]~2_combout )))) # (!\my_processor|ctrl_readRegB[3]~3_combout  & 
// (\my_regfile|gen_registers[17].regs|dffe17|q~q  & ((!\my_processor|ctrl_readRegB[2]~2_combout ))))

	.dataa(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datab(\my_regfile|gen_registers[17].regs|dffe17|q~q ),
	.datac(\my_regfile|gen_registers[25].regs|dffe17|q~q ),
	.datad(\my_processor|ctrl_readRegB[2]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[17]~314_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[17]~314 .lut_mask = 16'hAAE4;
defparam \my_processor|dx1|B_in[17]~314 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y32_N26
cycloneive_lcell_comb \my_processor|dx1|B_in[17]~315 (
// Equation(s):
// \my_processor|dx1|B_in[17]~315_combout  = (\my_processor|ctrl_readRegB[2]~2_combout  & ((\my_processor|dx1|B_in[17]~314_combout  & ((\my_regfile|gen_registers[29].regs|dffe17|q~q ))) # (!\my_processor|dx1|B_in[17]~314_combout  & 
// (\my_regfile|gen_registers[21].regs|dffe17|q~q )))) # (!\my_processor|ctrl_readRegB[2]~2_combout  & (((\my_processor|dx1|B_in[17]~314_combout ))))

	.dataa(\my_regfile|gen_registers[21].regs|dffe17|q~q ),
	.datab(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datac(\my_regfile|gen_registers[29].regs|dffe17|q~q ),
	.datad(\my_processor|dx1|B_in[17]~314_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[17]~315_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[17]~315 .lut_mask = 16'hF388;
defparam \my_processor|dx1|B_in[17]~315 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y28_N2
cycloneive_lcell_comb \my_processor|dx1|B_in[17]~323 (
// Equation(s):
// \my_processor|dx1|B_in[17]~323_combout  = (\my_processor|dx1|B_in[17]~320_combout  & ((\my_processor|dx1|B_in[17]~322_combout ) # ((!\my_processor|ctrl_readRegB[0]~0_combout )))) # (!\my_processor|dx1|B_in[17]~320_combout  & 
// (((\my_processor|ctrl_readRegB[0]~0_combout  & \my_processor|dx1|B_in[17]~315_combout ))))

	.dataa(\my_processor|dx1|B_in[17]~322_combout ),
	.datab(\my_processor|dx1|B_in[17]~320_combout ),
	.datac(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datad(\my_processor|dx1|B_in[17]~315_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[17]~323_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[17]~323 .lut_mask = 16'hBC8C;
defparam \my_processor|dx1|B_in[17]~323 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y24_N31
dffeas \my_processor|dx1|DXB|dffe17|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|DXB|dffe17|q~0_combout ),
	.asdata(\my_processor|dx1|B_in[17]~323_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\my_processor|dx1|DXB|dffe5|q~10_combout ),
	.sload(\my_processor|ctrl_readRegB[4]~4_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXB|dffe17|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXB|dffe17|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXB|dffe17|q .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y31_N5
dffeas \my_processor|xm1|b|dffe17|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dx1|DXB|dffe17|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|b|dffe17|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|b|dffe17|q .is_wysiwyg = "true";
defparam \my_processor|xm1|b|dffe17|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y31_N4
cycloneive_lcell_comb \my_processor|data[17]~17 (
// Equation(s):
// \my_processor|data[17]~17_combout  = (\my_processor|WM_bypass~3_combout  & ((\my_processor|WM_bypass_data[17]~35_combout ))) # (!\my_processor|WM_bypass~3_combout  & (\my_processor|xm1|b|dffe17|q~q ))

	.dataa(gnd),
	.datab(\my_processor|WM_bypass~3_combout ),
	.datac(\my_processor|xm1|b|dffe17|q~q ),
	.datad(\my_processor|WM_bypass_data[17]~35_combout ),
	.cin(gnd),
	.combout(\my_processor|data[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[17]~17 .lut_mask = 16'hFC30;
defparam \my_processor|data[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y28_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(\my_processor|xm1|XMcontrol|dffe5|q~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[17]~17_combout ,\my_processor|data[16]~16_combout }),
	.portaaddr({\my_processor|xm1|XMoutput|dffe11|q~q ,\my_processor|xm1|XMoutput|dffe10|q~q ,\my_processor|xm1|XMoutput|dffe9|q~q ,\my_processor|xm1|XMoutput|dffe8|q~q ,\my_processor|xm1|XMoutput|dffe7|q~q ,\my_processor|xm1|XMoutput|dffe6|q~q ,
\my_processor|xm1|XMoutput|dffe5|q~q ,\my_processor|xm1|XMoutput|dffe4|q~q ,\my_processor|xm1|XMoutput|dffe3|q~q ,\my_processor|xm1|XMoutput|dffe2|q~q ,\my_processor|xm1|XMoutput|dffe1|q~q ,\my_processor|xm1|XMoutput|dffe0|q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .init_file = "notes.mif";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_7ih1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X33_Y31_N12
cycloneive_lcell_comb \my_processor|mw1|MWmem|dffe17|q~feeder (
// Equation(s):
// \my_processor|mw1|MWmem|dffe17|q~feeder_combout  = \my_dmem|altsyncram_component|auto_generated|q_a [17]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\my_processor|mw1|MWmem|dffe17|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mw1|MWmem|dffe17|q~feeder .lut_mask = 16'hFF00;
defparam \my_processor|mw1|MWmem|dffe17|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y31_N13
dffeas \my_processor|mw1|MWmem|dffe17|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|mw1|MWmem|dffe17|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MWmem|dffe17|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MWmem|dffe17|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MWmem|dffe17|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y31_N0
cycloneive_lcell_comb \my_processor|WM_bypass_data[17]~34 (
// Equation(s):
// \my_processor|WM_bypass_data[17]~34_combout  = (!\my_processor|mw1|MWctrl|dffe18|q~q  & ((\my_processor|mw1|MWctrl|dffe16|q~q  & ((\my_processor|mw1|MWmem|dffe17|q~q ))) # (!\my_processor|mw1|MWctrl|dffe16|q~q  & (\my_processor|mw1|MWout|dffe17|q~q ))))

	.dataa(\my_processor|mw1|MWctrl|dffe16|q~q ),
	.datab(\my_processor|mw1|MWctrl|dffe18|q~q ),
	.datac(\my_processor|mw1|MWout|dffe17|q~q ),
	.datad(\my_processor|mw1|MWmem|dffe17|q~q ),
	.cin(gnd),
	.combout(\my_processor|WM_bypass_data[17]~34_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|WM_bypass_data[17]~34 .lut_mask = 16'h3210;
defparam \my_processor|WM_bypass_data[17]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y31_N10
cycloneive_lcell_comb \my_processor|WM_bypass_data[17]~35 (
// Equation(s):
// \my_processor|WM_bypass_data[17]~35_combout  = (\my_processor|WM_bypass_data[17]~34_combout ) # ((\my_processor|mw1|MWctrl|dffe18|q~q  & \my_processor|mw1|MW_oldPC|dffe17|q~q ))

	.dataa(gnd),
	.datab(\my_processor|mw1|MWctrl|dffe18|q~q ),
	.datac(\my_processor|mw1|MW_oldPC|dffe17|q~q ),
	.datad(\my_processor|WM_bypass_data[17]~34_combout ),
	.cin(gnd),
	.combout(\my_processor|WM_bypass_data[17]~35_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|WM_bypass_data[17]~35 .lut_mask = 16'hFFC0;
defparam \my_processor|WM_bypass_data[17]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y31_N2
cycloneive_lcell_comb \my_processor|alu_B[17]~41 (
// Equation(s):
// \my_processor|alu_B[17]~41_combout  = (\my_processor|alu_B[30]~4_combout  & (((\my_processor|alu_B[30]~0_combout )))) # (!\my_processor|alu_B[30]~4_combout  & ((\my_processor|alu_B[30]~0_combout  & ((\my_processor|dx1|DXIR|dffe16|q~q ))) # 
// (!\my_processor|alu_B[30]~0_combout  & (\my_processor|dx1|DXB|dffe17|q~q ))))

	.dataa(\my_processor|dx1|DXB|dffe17|q~q ),
	.datab(\my_processor|alu_B[30]~4_combout ),
	.datac(\my_processor|dx1|DXIR|dffe16|q~q ),
	.datad(\my_processor|alu_B[30]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_B[17]~41_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_B[17]~41 .lut_mask = 16'hFC22;
defparam \my_processor|alu_B[17]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y31_N6
cycloneive_lcell_comb \my_processor|alu_B[17]~42 (
// Equation(s):
// \my_processor|alu_B[17]~42_combout  = (\my_processor|alu_B[30]~4_combout  & ((\my_processor|alu_B[17]~41_combout  & ((\my_processor|xm1|XMoutput|dffe17|q~q ))) # (!\my_processor|alu_B[17]~41_combout  & (\my_processor|WM_bypass_data[17]~35_combout )))) # 
// (!\my_processor|alu_B[30]~4_combout  & (((\my_processor|alu_B[17]~41_combout ))))

	.dataa(\my_processor|WM_bypass_data[17]~35_combout ),
	.datab(\my_processor|alu_B[30]~4_combout ),
	.datac(\my_processor|xm1|XMoutput|dffe17|q~q ),
	.datad(\my_processor|alu_B[17]~41_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_B[17]~42_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_B[17]~42 .lut_mask = 16'hF388;
defparam \my_processor|alu_B[17]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y29_N28
cycloneive_lcell_comb \my_processor|alu_B[16]~39 (
// Equation(s):
// \my_processor|alu_B[16]~39_combout  = (\my_processor|alu_B[30]~0_combout  & (\my_processor|alu_B[30]~4_combout )) # (!\my_processor|alu_B[30]~0_combout  & ((\my_processor|alu_B[30]~4_combout  & (\my_processor|WM_bypass_data[16]~33_combout )) # 
// (!\my_processor|alu_B[30]~4_combout  & ((\my_processor|dx1|DXB|dffe16|q~q )))))

	.dataa(\my_processor|alu_B[30]~0_combout ),
	.datab(\my_processor|alu_B[30]~4_combout ),
	.datac(\my_processor|WM_bypass_data[16]~33_combout ),
	.datad(\my_processor|dx1|DXB|dffe16|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_B[16]~39_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_B[16]~39 .lut_mask = 16'hD9C8;
defparam \my_processor|alu_B[16]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y29_N22
cycloneive_lcell_comb \my_processor|alu_B[16]~40 (
// Equation(s):
// \my_processor|alu_B[16]~40_combout  = (\my_processor|alu_B[30]~0_combout  & ((\my_processor|alu_B[16]~39_combout  & ((\my_processor|xm1|XMoutput|dffe16|q~q ))) # (!\my_processor|alu_B[16]~39_combout  & (\my_processor|dx1|DXIR|dffe16|q~q )))) # 
// (!\my_processor|alu_B[30]~0_combout  & (((\my_processor|alu_B[16]~39_combout ))))

	.dataa(\my_processor|alu_B[30]~0_combout ),
	.datab(\my_processor|dx1|DXIR|dffe16|q~q ),
	.datac(\my_processor|xm1|XMoutput|dffe16|q~q ),
	.datad(\my_processor|alu_B[16]~39_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_B[16]~40_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_B[16]~40 .lut_mask = 16'hF588;
defparam \my_processor|alu_B[16]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N24
cycloneive_lcell_comb \my_processor|aluer|subtraction|eba_1|orc6 (
// Equation(s):
// \my_processor|aluer|subtraction|eba_1|orc6~combout  = (\my_processor|alu_B[14]~36_combout  & (\my_processor|alu_A[14]~366_combout  & \my_processor|aluer|subtraction|eba_1|orc5~combout )) # (!\my_processor|alu_B[14]~36_combout  & 
// ((\my_processor|alu_A[14]~366_combout ) # (\my_processor|aluer|subtraction|eba_1|orc5~combout )))

	.dataa(\my_processor|alu_B[14]~36_combout ),
	.datab(gnd),
	.datac(\my_processor|alu_A[14]~366_combout ),
	.datad(\my_processor|aluer|subtraction|eba_1|orc5~combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|subtraction|eba_1|orc6~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|subtraction|eba_1|orc6 .lut_mask = 16'hF550;
defparam \my_processor|aluer|subtraction|eba_1|orc6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N14
cycloneive_lcell_comb \my_processor|aluer|subtraction|eba_1|orc7 (
// Equation(s):
// \my_processor|aluer|subtraction|eba_1|orc7~combout  = (\my_processor|alu_B[15]~38_combout  & (\my_processor|alu_A[15]~345_combout  & \my_processor|aluer|subtraction|eba_1|orc6~combout )) # (!\my_processor|alu_B[15]~38_combout  & 
// ((\my_processor|alu_A[15]~345_combout ) # (\my_processor|aluer|subtraction|eba_1|orc6~combout )))

	.dataa(gnd),
	.datab(\my_processor|alu_B[15]~38_combout ),
	.datac(\my_processor|alu_A[15]~345_combout ),
	.datad(\my_processor|aluer|subtraction|eba_1|orc6~combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|subtraction|eba_1|orc7~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|subtraction|eba_1|orc7 .lut_mask = 16'hF330;
defparam \my_processor|aluer|subtraction|eba_1|orc7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N20
cycloneive_lcell_comb \my_processor|aluer|subtraction|eba_2|orc0 (
// Equation(s):
// \my_processor|aluer|subtraction|eba_2|orc0~combout  = (\my_processor|alu_B[16]~40_combout  & (\my_processor|alu_A[16]~324_combout  & \my_processor|aluer|subtraction|eba_1|orc7~combout )) # (!\my_processor|alu_B[16]~40_combout  & 
// ((\my_processor|alu_A[16]~324_combout ) # (\my_processor|aluer|subtraction|eba_1|orc7~combout )))

	.dataa(gnd),
	.datab(\my_processor|alu_B[16]~40_combout ),
	.datac(\my_processor|alu_A[16]~324_combout ),
	.datad(\my_processor|aluer|subtraction|eba_1|orc7~combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|subtraction|eba_2|orc0~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|subtraction|eba_2|orc0 .lut_mask = 16'hF330;
defparam \my_processor|aluer|subtraction|eba_2|orc0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N10
cycloneive_lcell_comb \my_processor|aluer|subtraction|eba_2|orc1 (
// Equation(s):
// \my_processor|aluer|subtraction|eba_2|orc1~combout  = (\my_processor|alu_B[17]~42_combout  & (\my_processor|alu_A[17]~303_combout  & \my_processor|aluer|subtraction|eba_2|orc0~combout )) # (!\my_processor|alu_B[17]~42_combout  & 
// ((\my_processor|alu_A[17]~303_combout ) # (\my_processor|aluer|subtraction|eba_2|orc0~combout )))

	.dataa(\my_processor|alu_B[17]~42_combout ),
	.datab(\my_processor|alu_A[17]~303_combout ),
	.datac(gnd),
	.datad(\my_processor|aluer|subtraction|eba_2|orc0~combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|subtraction|eba_2|orc1~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|subtraction|eba_2|orc1 .lut_mask = 16'hDD44;
defparam \my_processor|aluer|subtraction|eba_2|orc1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N24
cycloneive_lcell_comb \my_processor|aluer|subtraction|eba_2|orc2 (
// Equation(s):
// \my_processor|aluer|subtraction|eba_2|orc2~combout  = (\my_processor|alu_B[18]~44_combout  & (\my_processor|alu_A[18]~282_combout  & \my_processor|aluer|subtraction|eba_2|orc1~combout )) # (!\my_processor|alu_B[18]~44_combout  & 
// ((\my_processor|alu_A[18]~282_combout ) # (\my_processor|aluer|subtraction|eba_2|orc1~combout )))

	.dataa(\my_processor|alu_B[18]~44_combout ),
	.datab(gnd),
	.datac(\my_processor|alu_A[18]~282_combout ),
	.datad(\my_processor|aluer|subtraction|eba_2|orc1~combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|subtraction|eba_2|orc2~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|subtraction|eba_2|orc2 .lut_mask = 16'hF550;
defparam \my_processor|aluer|subtraction|eba_2|orc2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N22
cycloneive_lcell_comb \my_processor|aluer|subtraction|eba_2|orc3 (
// Equation(s):
// \my_processor|aluer|subtraction|eba_2|orc3~combout  = (\my_processor|alu_A[19]~261_combout  & ((\my_processor|aluer|subtraction|eba_2|orc2~combout ) # (!\my_processor|alu_B[19]~46_combout ))) # (!\my_processor|alu_A[19]~261_combout  & 
// (!\my_processor|alu_B[19]~46_combout  & \my_processor|aluer|subtraction|eba_2|orc2~combout ))

	.dataa(gnd),
	.datab(\my_processor|alu_A[19]~261_combout ),
	.datac(\my_processor|alu_B[19]~46_combout ),
	.datad(\my_processor|aluer|subtraction|eba_2|orc2~combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|subtraction|eba_2|orc3~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|subtraction|eba_2|orc3 .lut_mask = 16'hCF0C;
defparam \my_processor|aluer|subtraction|eba_2|orc3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N4
cycloneive_lcell_comb \my_processor|aluer|subtraction|eba_2|orc4 (
// Equation(s):
// \my_processor|aluer|subtraction|eba_2|orc4~combout  = (\my_processor|alu_A[20]~240_combout  & ((\my_processor|aluer|subtraction|eba_2|orc3~combout ) # (!\my_processor|alu_B[20]~48_combout ))) # (!\my_processor|alu_A[20]~240_combout  & 
// (\my_processor|aluer|subtraction|eba_2|orc3~combout  & !\my_processor|alu_B[20]~48_combout ))

	.dataa(\my_processor|alu_A[20]~240_combout ),
	.datab(gnd),
	.datac(\my_processor|aluer|subtraction|eba_2|orc3~combout ),
	.datad(\my_processor|alu_B[20]~48_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|subtraction|eba_2|orc4~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|subtraction|eba_2|orc4 .lut_mask = 16'hA0FA;
defparam \my_processor|aluer|subtraction|eba_2|orc4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N30
cycloneive_lcell_comb \my_processor|aluer|subtraction|eba_2|orc5 (
// Equation(s):
// \my_processor|aluer|subtraction|eba_2|orc5~combout  = (\my_processor|alu_A[21]~219_combout  & ((\my_processor|aluer|subtraction|eba_2|orc4~combout ) # (!\my_processor|alu_B[21]~50_combout ))) # (!\my_processor|alu_A[21]~219_combout  & 
// (!\my_processor|alu_B[21]~50_combout  & \my_processor|aluer|subtraction|eba_2|orc4~combout ))

	.dataa(\my_processor|alu_A[21]~219_combout ),
	.datab(\my_processor|alu_B[21]~50_combout ),
	.datac(\my_processor|aluer|subtraction|eba_2|orc4~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|aluer|subtraction|eba_2|orc5~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|subtraction|eba_2|orc5 .lut_mask = 16'hB2B2;
defparam \my_processor|aluer|subtraction|eba_2|orc5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N28
cycloneive_lcell_comb \my_processor|aluer|subtraction|eba_2|orc6 (
// Equation(s):
// \my_processor|aluer|subtraction|eba_2|orc6~combout  = (\my_processor|alu_A[22]~198_combout  & ((\my_processor|aluer|subtraction|eba_2|orc5~combout ) # (!\my_processor|alu_B[22]~52_combout ))) # (!\my_processor|alu_A[22]~198_combout  & 
// (!\my_processor|alu_B[22]~52_combout  & \my_processor|aluer|subtraction|eba_2|orc5~combout ))

	.dataa(\my_processor|alu_A[22]~198_combout ),
	.datab(\my_processor|alu_B[22]~52_combout ),
	.datac(\my_processor|aluer|subtraction|eba_2|orc5~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|aluer|subtraction|eba_2|orc6~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|subtraction|eba_2|orc6 .lut_mask = 16'hB2B2;
defparam \my_processor|aluer|subtraction|eba_2|orc6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N6
cycloneive_lcell_comb \my_processor|aluer|subtraction|eba_2|orc7 (
// Equation(s):
// \my_processor|aluer|subtraction|eba_2|orc7~combout  = (\my_processor|alu_B[23]~54_combout  & (\my_processor|alu_A[23]~177_combout  & \my_processor|aluer|subtraction|eba_2|orc6~combout )) # (!\my_processor|alu_B[23]~54_combout  & 
// ((\my_processor|alu_A[23]~177_combout ) # (\my_processor|aluer|subtraction|eba_2|orc6~combout )))

	.dataa(gnd),
	.datab(\my_processor|alu_B[23]~54_combout ),
	.datac(\my_processor|alu_A[23]~177_combout ),
	.datad(\my_processor|aluer|subtraction|eba_2|orc6~combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|subtraction|eba_2|orc7~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|subtraction|eba_2|orc7 .lut_mask = 16'hF330;
defparam \my_processor|aluer|subtraction|eba_2|orc7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N16
cycloneive_lcell_comb \my_processor|aluer|subtraction|eba_3|orc0 (
// Equation(s):
// \my_processor|aluer|subtraction|eba_3|orc0~combout  = (\my_processor|alu_A[24]~156_combout  & ((\my_processor|aluer|subtraction|eba_2|orc7~combout ) # (!\my_processor|alu_B[24]~56_combout ))) # (!\my_processor|alu_A[24]~156_combout  & 
// (!\my_processor|alu_B[24]~56_combout  & \my_processor|aluer|subtraction|eba_2|orc7~combout ))

	.dataa(\my_processor|alu_A[24]~156_combout ),
	.datab(gnd),
	.datac(\my_processor|alu_B[24]~56_combout ),
	.datad(\my_processor|aluer|subtraction|eba_2|orc7~combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|subtraction|eba_3|orc0~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|subtraction|eba_3|orc0 .lut_mask = 16'hAF0A;
defparam \my_processor|aluer|subtraction|eba_3|orc0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N2
cycloneive_lcell_comb \my_processor|aluer|subtraction|eba_3|orc1 (
// Equation(s):
// \my_processor|aluer|subtraction|eba_3|orc1~combout  = (\my_processor|alu_A[25]~135_combout  & ((\my_processor|aluer|subtraction|eba_3|orc0~combout ) # (!\my_processor|alu_B[25]~58_combout ))) # (!\my_processor|alu_A[25]~135_combout  & 
// (!\my_processor|alu_B[25]~58_combout  & \my_processor|aluer|subtraction|eba_3|orc0~combout ))

	.dataa(\my_processor|alu_A[25]~135_combout ),
	.datab(gnd),
	.datac(\my_processor|alu_B[25]~58_combout ),
	.datad(\my_processor|aluer|subtraction|eba_3|orc0~combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|subtraction|eba_3|orc1~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|subtraction|eba_3|orc1 .lut_mask = 16'hAF0A;
defparam \my_processor|aluer|subtraction|eba_3|orc1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N26
cycloneive_lcell_comb \my_processor|aluer|subtraction|eba_3|xor_sum2 (
// Equation(s):
// \my_processor|aluer|subtraction|eba_3|xor_sum2~combout  = \my_processor|alu_B[26]~60_combout  $ (\my_processor|alu_A[26]~114_combout  $ (\my_processor|aluer|subtraction|eba_3|orc1~combout ))

	.dataa(\my_processor|alu_B[26]~60_combout ),
	.datab(\my_processor|alu_A[26]~114_combout ),
	.datac(gnd),
	.datad(\my_processor|aluer|subtraction|eba_3|orc1~combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|subtraction|eba_3|xor_sum2~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|subtraction|eba_3|xor_sum2 .lut_mask = 16'h9966;
defparam \my_processor|aluer|subtraction|eba_3|xor_sum2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N6
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[26]~84 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[26]~84_combout  = (\my_processor|alu_op[1]~1_combout  & (((\my_processor|alu_op[0]~0_combout )))) # (!\my_processor|alu_op[1]~1_combout  & ((\my_processor|alu_op[0]~0_combout  & 
// ((!\my_processor|aluer|subtraction|eba_3|xor_sum2~combout ))) # (!\my_processor|alu_op[0]~0_combout  & (\my_processor|aluer|addition|eba_3|xor_sum2~combout ))))

	.dataa(\my_processor|alu_op[1]~1_combout ),
	.datab(\my_processor|aluer|addition|eba_3|xor_sum2~combout ),
	.datac(\my_processor|aluer|subtraction|eba_3|xor_sum2~combout ),
	.datad(\my_processor|alu_op[0]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[26]~84_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[26]~84 .lut_mask = 16'hAF44;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[26]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N18
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[26]~85 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[26]~85_combout  = (\my_processor|alu_B[26]~60_combout  & ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[26]~84_combout ) # ((\my_processor|alu_op[1]~1_combout  & 
// \my_processor|alu_A[26]~114_combout )))) # (!\my_processor|alu_B[26]~60_combout  & (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[26]~84_combout  & ((\my_processor|alu_A[26]~114_combout ) # (!\my_processor|alu_op[1]~1_combout ))))

	.dataa(\my_processor|alu_B[26]~60_combout ),
	.datab(\my_processor|alu_op[1]~1_combout ),
	.datac(\my_processor|alu_A[26]~114_combout ),
	.datad(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[26]~84_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[26]~85_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[26]~85 .lut_mask = 16'hFB80;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[26]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N4
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[26]~88 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[26]~88_combout  = (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[26]~87_combout  & ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout ) # 
// ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout  & \my_processor|aluer|mux_for_alu_out|mux_results|register_out[26]~85_combout )))) # (!\my_processor|aluer|mux_for_alu_out|mux_results|register_out[26]~87_combout  & 
// (((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout  & \my_processor|aluer|mux_for_alu_out|mux_results|register_out[26]~85_combout ))))

	.dataa(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[26]~87_combout ),
	.datab(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout ),
	.datac(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout ),
	.datad(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[26]~85_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[26]~88_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[26]~88 .lut_mask = 16'hF888;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[26]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y26_N5
dffeas \my_processor|xm1|XMoutput|dffe26|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[26]~88_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|XMoutput|dffe26|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|XMoutput|dffe26|q .is_wysiwyg = "true";
defparam \my_processor|xm1|XMoutput|dffe26|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y31_N20
cycloneive_lcell_comb \my_processor|alu_A[26]~102 (
// Equation(s):
// \my_processor|alu_A[26]~102_combout  = (\my_processor|FD_IR1|dffe19|q~q  & ((\my_regfile|gen_registers[22].regs|dffe26|q~q ) # ((\my_processor|FD_IR1|dffe20|q~q )))) # (!\my_processor|FD_IR1|dffe19|q~q  & (((\my_regfile|gen_registers[18].regs|dffe26|q~q  
// & !\my_processor|FD_IR1|dffe20|q~q ))))

	.dataa(\my_regfile|gen_registers[22].regs|dffe26|q~q ),
	.datab(\my_processor|FD_IR1|dffe19|q~q ),
	.datac(\my_regfile|gen_registers[18].regs|dffe26|q~q ),
	.datad(\my_processor|FD_IR1|dffe20|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[26]~102_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[26]~102 .lut_mask = 16'hCCB8;
defparam \my_processor|alu_A[26]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y31_N14
cycloneive_lcell_comb \my_processor|alu_A[26]~103 (
// Equation(s):
// \my_processor|alu_A[26]~103_combout  = (\my_processor|FD_IR1|dffe20|q~q  & ((\my_processor|alu_A[26]~102_combout  & (\my_regfile|gen_registers[30].regs|dffe26|q~q )) # (!\my_processor|alu_A[26]~102_combout  & 
// ((\my_regfile|gen_registers[26].regs|dffe26|q~q ))))) # (!\my_processor|FD_IR1|dffe20|q~q  & (((\my_processor|alu_A[26]~102_combout ))))

	.dataa(\my_processor|FD_IR1|dffe20|q~q ),
	.datab(\my_regfile|gen_registers[30].regs|dffe26|q~q ),
	.datac(\my_regfile|gen_registers[26].regs|dffe26|q~q ),
	.datad(\my_processor|alu_A[26]~102_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[26]~103_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[26]~103 .lut_mask = 16'hDDA0;
defparam \my_processor|alu_A[26]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y29_N0
cycloneive_lcell_comb \my_processor|alu_A[26]~106 (
// Equation(s):
// \my_processor|alu_A[26]~106_combout  = (\my_processor|FD_IR1|dffe20|q~q  & (\my_processor|FD_IR1|dffe19|q~q )) # (!\my_processor|FD_IR1|dffe20|q~q  & ((\my_processor|FD_IR1|dffe19|q~q  & ((\my_regfile|gen_registers[20].regs|dffe26|q~q ))) # 
// (!\my_processor|FD_IR1|dffe19|q~q  & (\my_regfile|gen_registers[16].regs|dffe26|q~q ))))

	.dataa(\my_processor|FD_IR1|dffe20|q~q ),
	.datab(\my_processor|FD_IR1|dffe19|q~q ),
	.datac(\my_regfile|gen_registers[16].regs|dffe26|q~q ),
	.datad(\my_regfile|gen_registers[20].regs|dffe26|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[26]~106_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[26]~106 .lut_mask = 16'hDC98;
defparam \my_processor|alu_A[26]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y29_N2
cycloneive_lcell_comb \my_processor|alu_A[26]~107 (
// Equation(s):
// \my_processor|alu_A[26]~107_combout  = (\my_processor|FD_IR1|dffe20|q~q  & ((\my_processor|alu_A[26]~106_combout  & ((\my_regfile|gen_registers[28].regs|dffe26|q~q ))) # (!\my_processor|alu_A[26]~106_combout  & 
// (\my_regfile|gen_registers[24].regs|dffe26|q~q )))) # (!\my_processor|FD_IR1|dffe20|q~q  & (((\my_processor|alu_A[26]~106_combout ))))

	.dataa(\my_processor|FD_IR1|dffe20|q~q ),
	.datab(\my_regfile|gen_registers[24].regs|dffe26|q~q ),
	.datac(\my_regfile|gen_registers[28].regs|dffe26|q~q ),
	.datad(\my_processor|alu_A[26]~106_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[26]~107_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[26]~107 .lut_mask = 16'hF588;
defparam \my_processor|alu_A[26]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y32_N20
cycloneive_lcell_comb \my_processor|alu_A[26]~104 (
// Equation(s):
// \my_processor|alu_A[26]~104_combout  = (\my_processor|FD_IR1|dffe20|q~q  & ((\my_regfile|gen_registers[25].regs|dffe26|q~q ) # ((\my_processor|FD_IR1|dffe19|q~q )))) # (!\my_processor|FD_IR1|dffe20|q~q  & (((\my_regfile|gen_registers[17].regs|dffe26|q~q  
// & !\my_processor|FD_IR1|dffe19|q~q ))))

	.dataa(\my_processor|FD_IR1|dffe20|q~q ),
	.datab(\my_regfile|gen_registers[25].regs|dffe26|q~q ),
	.datac(\my_regfile|gen_registers[17].regs|dffe26|q~q ),
	.datad(\my_processor|FD_IR1|dffe19|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[26]~104_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[26]~104 .lut_mask = 16'hAAD8;
defparam \my_processor|alu_A[26]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y32_N18
cycloneive_lcell_comb \my_processor|alu_A[26]~105 (
// Equation(s):
// \my_processor|alu_A[26]~105_combout  = (\my_processor|FD_IR1|dffe19|q~q  & ((\my_processor|alu_A[26]~104_combout  & ((\my_regfile|gen_registers[29].regs|dffe26|q~q ))) # (!\my_processor|alu_A[26]~104_combout  & 
// (\my_regfile|gen_registers[21].regs|dffe26|q~q )))) # (!\my_processor|FD_IR1|dffe19|q~q  & (((\my_processor|alu_A[26]~104_combout ))))

	.dataa(\my_processor|FD_IR1|dffe19|q~q ),
	.datab(\my_regfile|gen_registers[21].regs|dffe26|q~q ),
	.datac(\my_regfile|gen_registers[29].regs|dffe26|q~q ),
	.datad(\my_processor|alu_A[26]~104_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[26]~105_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[26]~105 .lut_mask = 16'hF588;
defparam \my_processor|alu_A[26]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y29_N4
cycloneive_lcell_comb \my_processor|alu_A[26]~108 (
// Equation(s):
// \my_processor|alu_A[26]~108_combout  = (\my_processor|FD_IR1|dffe18|q~q  & (((\my_processor|FD_IR1|dffe17|q~q )))) # (!\my_processor|FD_IR1|dffe18|q~q  & ((\my_processor|FD_IR1|dffe17|q~q  & ((\my_processor|alu_A[26]~105_combout ))) # 
// (!\my_processor|FD_IR1|dffe17|q~q  & (\my_processor|alu_A[26]~107_combout ))))

	.dataa(\my_processor|FD_IR1|dffe18|q~q ),
	.datab(\my_processor|alu_A[26]~107_combout ),
	.datac(\my_processor|FD_IR1|dffe17|q~q ),
	.datad(\my_processor|alu_A[26]~105_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[26]~108_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[26]~108 .lut_mask = 16'hF4A4;
defparam \my_processor|alu_A[26]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N26
cycloneive_lcell_comb \my_processor|alu_A[26]~109 (
// Equation(s):
// \my_processor|alu_A[26]~109_combout  = (\my_processor|FD_IR1|dffe19|q~q  & (((\my_processor|FD_IR1|dffe20|q~q )))) # (!\my_processor|FD_IR1|dffe19|q~q  & ((\my_processor|FD_IR1|dffe20|q~q  & (\my_regfile|gen_registers[27].regs|dffe26|q~q )) # 
// (!\my_processor|FD_IR1|dffe20|q~q  & ((\my_regfile|gen_registers[19].regs|dffe26|q~q )))))

	.dataa(\my_processor|FD_IR1|dffe19|q~q ),
	.datab(\my_regfile|gen_registers[27].regs|dffe26|q~q ),
	.datac(\my_processor|FD_IR1|dffe20|q~q ),
	.datad(\my_regfile|gen_registers[19].regs|dffe26|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[26]~109_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[26]~109 .lut_mask = 16'hE5E0;
defparam \my_processor|alu_A[26]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N0
cycloneive_lcell_comb \my_processor|alu_A[26]~110 (
// Equation(s):
// \my_processor|alu_A[26]~110_combout  = (\my_processor|alu_A[26]~109_combout  & (((\my_regfile|gen_registers[31].regs|dffe26|q~q )) # (!\my_processor|FD_IR1|dffe19|q~q ))) # (!\my_processor|alu_A[26]~109_combout  & (\my_processor|FD_IR1|dffe19|q~q  & 
// (\my_regfile|gen_registers[23].regs|dffe26|q~q )))

	.dataa(\my_processor|alu_A[26]~109_combout ),
	.datab(\my_processor|FD_IR1|dffe19|q~q ),
	.datac(\my_regfile|gen_registers[23].regs|dffe26|q~q ),
	.datad(\my_regfile|gen_registers[31].regs|dffe26|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[26]~110_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[26]~110 .lut_mask = 16'hEA62;
defparam \my_processor|alu_A[26]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y29_N18
cycloneive_lcell_comb \my_processor|alu_A[26]~111 (
// Equation(s):
// \my_processor|alu_A[26]~111_combout  = (\my_processor|FD_IR1|dffe18|q~q  & ((\my_processor|alu_A[26]~108_combout  & ((\my_processor|alu_A[26]~110_combout ))) # (!\my_processor|alu_A[26]~108_combout  & (\my_processor|alu_A[26]~103_combout )))) # 
// (!\my_processor|FD_IR1|dffe18|q~q  & (((\my_processor|alu_A[26]~108_combout ))))

	.dataa(\my_processor|alu_A[26]~103_combout ),
	.datab(\my_processor|FD_IR1|dffe18|q~q ),
	.datac(\my_processor|alu_A[26]~108_combout ),
	.datad(\my_processor|alu_A[26]~110_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[26]~111_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[26]~111 .lut_mask = 16'hF838;
defparam \my_processor|alu_A[26]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y29_N8
cycloneive_lcell_comb \my_processor|alu_A[26]~112 (
// Equation(s):
// \my_processor|alu_A[26]~112_combout  = (\my_processor|alu_A[29]~27_combout  & ((\my_processor|alu_A[0]~26_combout ) # ((\my_processor|WM_bypass_data[26]~53_combout )))) # (!\my_processor|alu_A[29]~27_combout  & (!\my_processor|alu_A[0]~26_combout  & 
// ((\my_processor|alu_A[26]~111_combout ))))

	.dataa(\my_processor|alu_A[29]~27_combout ),
	.datab(\my_processor|alu_A[0]~26_combout ),
	.datac(\my_processor|WM_bypass_data[26]~53_combout ),
	.datad(\my_processor|alu_A[26]~111_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[26]~112_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[26]~112 .lut_mask = 16'hB9A8;
defparam \my_processor|alu_A[26]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N8
cycloneive_lcell_comb \my_processor|alu_A[26]~100 (
// Equation(s):
// \my_processor|alu_A[26]~100_combout  = (\my_processor|FD_IR1|dffe18|q~q  & ((\my_regfile|gen_registers[14].regs|dffe26|q~q ) # ((\my_processor|FD_IR1|dffe17|q~q )))) # (!\my_processor|FD_IR1|dffe18|q~q  & (((\my_regfile|gen_registers[12].regs|dffe26|q~q  
// & !\my_processor|FD_IR1|dffe17|q~q ))))

	.dataa(\my_regfile|gen_registers[14].regs|dffe26|q~q ),
	.datab(\my_processor|FD_IR1|dffe18|q~q ),
	.datac(\my_regfile|gen_registers[12].regs|dffe26|q~q ),
	.datad(\my_processor|FD_IR1|dffe17|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[26]~100_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[26]~100 .lut_mask = 16'hCCB8;
defparam \my_processor|alu_A[26]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N14
cycloneive_lcell_comb \my_processor|alu_A[26]~101 (
// Equation(s):
// \my_processor|alu_A[26]~101_combout  = (\my_processor|alu_A[26]~100_combout  & (((\my_regfile|gen_registers[15].regs|dffe26|q~q ) # (!\my_processor|FD_IR1|dffe17|q~q )))) # (!\my_processor|alu_A[26]~100_combout  & 
// (\my_regfile|gen_registers[13].regs|dffe26|q~q  & ((\my_processor|FD_IR1|dffe17|q~q ))))

	.dataa(\my_regfile|gen_registers[13].regs|dffe26|q~q ),
	.datab(\my_processor|alu_A[26]~100_combout ),
	.datac(\my_regfile|gen_registers[15].regs|dffe26|q~q ),
	.datad(\my_processor|FD_IR1|dffe17|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[26]~101_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[26]~101 .lut_mask = 16'hE2CC;
defparam \my_processor|alu_A[26]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N28
cycloneive_lcell_comb \my_processor|alu_A[26]~97 (
// Equation(s):
// \my_processor|alu_A[26]~97_combout  = (\my_processor|FD_IR1|dffe17|q~q  & ((\my_regfile|gen_registers[9].regs|dffe26|q~q ) # ((\my_processor|FD_IR1|dffe18|q~q )))) # (!\my_processor|FD_IR1|dffe17|q~q  & (((\my_regfile|gen_registers[8].regs|dffe26|q~q  & 
// !\my_processor|FD_IR1|dffe18|q~q ))))

	.dataa(\my_processor|FD_IR1|dffe17|q~q ),
	.datab(\my_regfile|gen_registers[9].regs|dffe26|q~q ),
	.datac(\my_regfile|gen_registers[8].regs|dffe26|q~q ),
	.datad(\my_processor|FD_IR1|dffe18|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[26]~97_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[26]~97 .lut_mask = 16'hAAD8;
defparam \my_processor|alu_A[26]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N26
cycloneive_lcell_comb \my_processor|alu_A[26]~98 (
// Equation(s):
// \my_processor|alu_A[26]~98_combout  = (\my_processor|FD_IR1|dffe18|q~q  & ((\my_processor|alu_A[26]~97_combout  & ((\my_regfile|gen_registers[11].regs|dffe26|q~q ))) # (!\my_processor|alu_A[26]~97_combout  & (\my_regfile|gen_registers[10].regs|dffe26|q~q 
// )))) # (!\my_processor|FD_IR1|dffe18|q~q  & (((\my_processor|alu_A[26]~97_combout ))))

	.dataa(\my_regfile|gen_registers[10].regs|dffe26|q~q ),
	.datab(\my_processor|FD_IR1|dffe18|q~q ),
	.datac(\my_regfile|gen_registers[11].regs|dffe26|q~q ),
	.datad(\my_processor|alu_A[26]~97_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[26]~98_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[26]~98 .lut_mask = 16'hF388;
defparam \my_processor|alu_A[26]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N18
cycloneive_lcell_comb \my_processor|alu_A[26]~94 (
// Equation(s):
// \my_processor|alu_A[26]~94_combout  = (\my_processor|FD_IR1|dffe18|q~q  & ((\my_regfile|gen_registers[6].regs|dffe26|q~q ) # ((\my_processor|FD_IR1|dffe17|q~q )))) # (!\my_processor|FD_IR1|dffe18|q~q  & (((\my_regfile|gen_registers[4].regs|dffe26|q~q  & 
// !\my_processor|FD_IR1|dffe17|q~q ))))

	.dataa(\my_processor|FD_IR1|dffe18|q~q ),
	.datab(\my_regfile|gen_registers[6].regs|dffe26|q~q ),
	.datac(\my_regfile|gen_registers[4].regs|dffe26|q~q ),
	.datad(\my_processor|FD_IR1|dffe17|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[26]~94_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[26]~94 .lut_mask = 16'hAAD8;
defparam \my_processor|alu_A[26]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N4
cycloneive_lcell_comb \my_processor|alu_A[26]~95 (
// Equation(s):
// \my_processor|alu_A[26]~95_combout  = (\my_processor|alu_A[26]~94_combout  & (((\my_regfile|gen_registers[7].regs|dffe26|q~q ) # (!\my_processor|FD_IR1|dffe17|q~q )))) # (!\my_processor|alu_A[26]~94_combout  & (\my_regfile|gen_registers[5].regs|dffe26|q~q 
//  & ((\my_processor|FD_IR1|dffe17|q~q ))))

	.dataa(\my_regfile|gen_registers[5].regs|dffe26|q~q ),
	.datab(\my_processor|alu_A[26]~94_combout ),
	.datac(\my_regfile|gen_registers[7].regs|dffe26|q~q ),
	.datad(\my_processor|FD_IR1|dffe17|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[26]~95_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[26]~95 .lut_mask = 16'hE2CC;
defparam \my_processor|alu_A[26]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N16
cycloneive_lcell_comb \my_processor|alu_A[26]~96 (
// Equation(s):
// \my_processor|alu_A[26]~96_combout  = (\my_processor|alu_A[29]~6_combout  & (((\my_processor|alu_A[29]~7_combout )))) # (!\my_processor|alu_A[29]~6_combout  & ((\my_processor|alu_A[29]~7_combout  & (\my_regfile|gen_registers[3].regs|dffe26|q~q )) # 
// (!\my_processor|alu_A[29]~7_combout  & ((\my_regfile|gen_registers[2].regs|dffe26|q~q )))))

	.dataa(\my_regfile|gen_registers[3].regs|dffe26|q~q ),
	.datab(\my_processor|alu_A[29]~6_combout ),
	.datac(\my_regfile|gen_registers[2].regs|dffe26|q~q ),
	.datad(\my_processor|alu_A[29]~7_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[26]~96_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[26]~96 .lut_mask = 16'hEE30;
defparam \my_processor|alu_A[26]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N8
cycloneive_lcell_comb \my_processor|alu_A[26]~99 (
// Equation(s):
// \my_processor|alu_A[26]~99_combout  = (\my_processor|alu_A[26]~96_combout  & ((\my_processor|alu_A[26]~98_combout ) # ((!\my_processor|alu_A[29]~6_combout )))) # (!\my_processor|alu_A[26]~96_combout  & (((\my_processor|alu_A[26]~95_combout  & 
// \my_processor|alu_A[29]~6_combout ))))

	.dataa(\my_processor|alu_A[26]~98_combout ),
	.datab(\my_processor|alu_A[26]~95_combout ),
	.datac(\my_processor|alu_A[26]~96_combout ),
	.datad(\my_processor|alu_A[29]~6_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[26]~99_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[26]~99 .lut_mask = 16'hACF0;
defparam \my_processor|alu_A[26]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y29_N4
cycloneive_lcell_comb \my_processor|alu_A[26]~113 (
// Equation(s):
// \my_processor|alu_A[26]~113_combout  = (\my_processor|alu_A[26]~112_combout  & ((\my_processor|alu_A[26]~101_combout ) # ((!\my_processor|alu_A[29]~15_combout )))) # (!\my_processor|alu_A[26]~112_combout  & (((\my_processor|alu_A[29]~15_combout  & 
// \my_processor|alu_A[26]~99_combout ))))

	.dataa(\my_processor|alu_A[26]~112_combout ),
	.datab(\my_processor|alu_A[26]~101_combout ),
	.datac(\my_processor|alu_A[29]~15_combout ),
	.datad(\my_processor|alu_A[26]~99_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[26]~113_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[26]~113 .lut_mask = 16'hDA8A;
defparam \my_processor|alu_A[26]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N4
cycloneive_lcell_comb \my_processor|alu_A[26]~114 (
// Equation(s):
// \my_processor|alu_A[26]~114_combout  = (\my_processor|A_bypass_MX_sel~3_combout  & (\my_processor|xm1|XMoutput|dffe26|q~q )) # (!\my_processor|A_bypass_MX_sel~3_combout  & ((\my_processor|alu_A[26]~113_combout )))

	.dataa(\my_processor|xm1|XMoutput|dffe26|q~q ),
	.datab(gnd),
	.datac(\my_processor|A_bypass_MX_sel~3_combout ),
	.datad(\my_processor|alu_A[26]~113_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[26]~114_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[26]~114 .lut_mask = 16'hAFA0;
defparam \my_processor|alu_A[26]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N28
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[12]~10 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[12]~10_combout  = (!\my_processor|dx1|DXIR|dffe11|q~q  & ((\my_processor|dx1|DXIR|dffe10|q~q  & (\my_processor|alu_A[26]~114_combout )) # (!\my_processor|dx1|DXIR|dffe10|q~q  & 
// ((\my_processor|alu_A[18]~282_combout )))))

	.dataa(\my_processor|dx1|DXIR|dffe11|q~q ),
	.datab(\my_processor|alu_A[26]~114_combout ),
	.datac(\my_processor|alu_A[18]~282_combout ),
	.datad(\my_processor|dx1|DXIR|dffe10|q~q ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[12]~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[12]~10 .lut_mask = 16'h4450;
defparam \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[12]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N26
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[12]~11 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[12]~11_combout  = (\my_processor|dx1|DXIR|dffe9|q~q  & ((\my_processor|aluer|shift_right_arithmetic|mux_eight_shifted[8]~3_combout ) # 
// ((\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[12]~10_combout )))) # (!\my_processor|dx1|DXIR|dffe9|q~q  & (((\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[10]~24_combout ))))

	.dataa(\my_processor|dx1|DXIR|dffe9|q~q ),
	.datab(\my_processor|aluer|shift_right_arithmetic|mux_eight_shifted[8]~3_combout ),
	.datac(\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[10]~24_combout ),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[12]~10_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[12]~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[12]~11 .lut_mask = 16'hFAD8;
defparam \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[12]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N4
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[13]~62 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[13]~62_combout  = (\my_processor|dx1|DXIR|dffe8|q~q  & ((\my_processor|aluer|shift_right_arithmetic|mux_eight_shifted[8]~3_combout ) # ((!\my_processor|dx1|DXIR|dffe11|q~q  & 
// \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[14]~29_combout ))))

	.dataa(\my_processor|dx1|DXIR|dffe11|q~q ),
	.datab(\my_processor|aluer|shift_right_arithmetic|mux_eight_shifted[8]~3_combout ),
	.datac(\my_processor|dx1|DXIR|dffe8|q~q ),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[14]~29_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[13]~62_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[13]~62 .lut_mask = 16'hD0C0;
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[13]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N10
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[13]~63 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[13]~63_combout  = (\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[13]~62_combout ) # ((\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[12]~11_combout  & 
// !\my_processor|dx1|DXIR|dffe8|q~q ))

	.dataa(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[12]~11_combout ),
	.datab(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[13]~62_combout ),
	.datac(\my_processor|dx1|DXIR|dffe8|q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[13]~63_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[13]~63 .lut_mask = 16'hCECE;
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[13]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y29_N16
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_two_shifted[12]~7 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_two_shifted[12]~7_combout  = (\my_processor|dx1|DXIR|dffe9|q~q  & ((\my_processor|alu_A[6]~534_combout ))) # (!\my_processor|dx1|DXIR|dffe9|q~q  & 
// (\my_processor|aluer|shift_logical_left|mux_two_shifted[16]~6_combout ))

	.dataa(\my_processor|aluer|shift_logical_left|mux_two_shifted[16]~6_combout ),
	.datab(\my_processor|dx1|DXIR|dffe9|q~q ),
	.datac(gnd),
	.datad(\my_processor|alu_A[6]~534_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_two_shifted[12]~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_two_shifted[12]~7 .lut_mask = 16'hEE22;
defparam \my_processor|aluer|shift_logical_left|mux_two_shifted[12]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y28_N28
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_one_shifted[14]~41 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_one_shifted[14]~41_combout  = (!\my_processor|dx1|DXIR|dffe11|q~q  & (((!\my_processor|dx1|DXIR|dffe10|q~q ) # (!\my_processor|dx1|DXIR|dffe8|q~q )) # (!\my_processor|dx1|DXIR|dffe9|q~q )))

	.dataa(\my_processor|dx1|DXIR|dffe11|q~q ),
	.datab(\my_processor|dx1|DXIR|dffe9|q~q ),
	.datac(\my_processor|dx1|DXIR|dffe8|q~q ),
	.datad(\my_processor|dx1|DXIR|dffe10|q~q ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_one_shifted[14]~41_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[14]~41 .lut_mask = 16'h1555;
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[14]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y28_N16
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_one_shifted[13]~43 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_one_shifted[13]~43_combout  = (\my_processor|aluer|shift_logical_left|mux_one_shifted[14]~41_combout  & ((\my_processor|dx1|DXIR|dffe8|q~q  & (\my_processor|aluer|shift_logical_left|mux_two_shifted[12]~7_combout 
// )) # (!\my_processor|dx1|DXIR|dffe8|q~q  & ((\my_processor|aluer|shift_logical_left|mux_two_shifted[14]~34_combout )))))

	.dataa(\my_processor|dx1|DXIR|dffe8|q~q ),
	.datab(\my_processor|aluer|shift_logical_left|mux_two_shifted[12]~7_combout ),
	.datac(\my_processor|aluer|shift_logical_left|mux_two_shifted[14]~34_combout ),
	.datad(\my_processor|aluer|shift_logical_left|mux_one_shifted[14]~41_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_one_shifted[13]~43_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[13]~43 .lut_mask = 16'hD800;
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[13]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N14
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[13]~152 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[13]~152_combout  = (\my_processor|dx1|DXIR|dffe7|q~q  & ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[13]~151_combout  & 
// (\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[13]~63_combout )) # (!\my_processor|aluer|mux_for_alu_out|mux_results|register_out[13]~151_combout  & ((\my_processor|aluer|shift_logical_left|mux_one_shifted[13]~43_combout ))))) # 
// (!\my_processor|dx1|DXIR|dffe7|q~q  & (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[13]~151_combout ))

	.dataa(\my_processor|dx1|DXIR|dffe7|q~q ),
	.datab(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[13]~151_combout ),
	.datac(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[13]~63_combout ),
	.datad(\my_processor|aluer|shift_logical_left|mux_one_shifted[13]~43_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[13]~152_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[13]~152 .lut_mask = 16'hE6C4;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[13]~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y30_N22
cycloneive_lcell_comb \my_processor|aluer|subtraction|eba_1|xor_sum5 (
// Equation(s):
// \my_processor|aluer|subtraction|eba_1|xor_sum5~combout  = \my_processor|alu_B[13]~34_combout  $ (\my_processor|alu_A[13]~387_combout  $ (\my_processor|aluer|subtraction|eba_1|orc4~combout ))

	.dataa(\my_processor|alu_B[13]~34_combout ),
	.datab(gnd),
	.datac(\my_processor|alu_A[13]~387_combout ),
	.datad(\my_processor|aluer|subtraction|eba_1|orc4~combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|subtraction|eba_1|xor_sum5~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|subtraction|eba_1|xor_sum5 .lut_mask = 16'hA55A;
defparam \my_processor|aluer|subtraction|eba_1|xor_sum5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y30_N12
cycloneive_lcell_comb \my_processor|aluer|addition|eba_1|xor_sum5 (
// Equation(s):
// \my_processor|aluer|addition|eba_1|xor_sum5~combout  = \my_processor|alu_A[13]~387_combout  $ (\my_processor|alu_B[13]~34_combout  $ (((\my_processor|aluer|addition|eba_1|orc4~0_combout ) # (\my_processor|aluer|and_func|gen1[12].and_func~combout ))))

	.dataa(\my_processor|aluer|addition|eba_1|orc4~0_combout ),
	.datab(\my_processor|alu_A[13]~387_combout ),
	.datac(\my_processor|aluer|and_func|gen1[12].and_func~combout ),
	.datad(\my_processor|alu_B[13]~34_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|addition|eba_1|xor_sum5~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|addition|eba_1|xor_sum5 .lut_mask = 16'hC936;
defparam \my_processor|aluer|addition|eba_1|xor_sum5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y30_N10
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[13]~149 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[13]~149_combout  = (\my_processor|alu_op[0]~0_combout  & (((\my_processor|alu_op[1]~1_combout )) # (!\my_processor|aluer|subtraction|eba_1|xor_sum5~combout ))) # 
// (!\my_processor|alu_op[0]~0_combout  & (((!\my_processor|alu_op[1]~1_combout  & \my_processor|aluer|addition|eba_1|xor_sum5~combout ))))

	.dataa(\my_processor|aluer|subtraction|eba_1|xor_sum5~combout ),
	.datab(\my_processor|alu_op[0]~0_combout ),
	.datac(\my_processor|alu_op[1]~1_combout ),
	.datad(\my_processor|aluer|addition|eba_1|xor_sum5~combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[13]~149_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[13]~149 .lut_mask = 16'hC7C4;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[13]~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y30_N0
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[13]~150 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[13]~150_combout  = (\my_processor|alu_A[13]~387_combout  & ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[13]~149_combout ) # ((\my_processor|alu_op[1]~1_combout  & 
// \my_processor|alu_B[13]~34_combout )))) # (!\my_processor|alu_A[13]~387_combout  & (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[13]~149_combout  & ((\my_processor|alu_B[13]~34_combout ) # (!\my_processor|alu_op[1]~1_combout ))))

	.dataa(\my_processor|alu_A[13]~387_combout ),
	.datab(\my_processor|alu_op[1]~1_combout ),
	.datac(\my_processor|alu_B[13]~34_combout ),
	.datad(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[13]~149_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[13]~150_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[13]~150 .lut_mask = 16'hFB80;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[13]~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N24
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[13]~153 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[13]~153_combout  = (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout  & ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[13]~152_combout ) # 
// ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout  & \my_processor|aluer|mux_for_alu_out|mux_results|register_out[13]~150_combout )))) # (!\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout  & 
// (((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout  & \my_processor|aluer|mux_for_alu_out|mux_results|register_out[13]~150_combout ))))

	.dataa(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout ),
	.datab(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[13]~152_combout ),
	.datac(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout ),
	.datad(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[13]~150_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[13]~153_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[13]~153 .lut_mask = 16'hF888;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[13]~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y28_N25
dffeas \my_processor|xm1|XMoutput|dffe13|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[13]~153_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|XMoutput|dffe13|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|XMoutput|dffe13|q .is_wysiwyg = "true";
defparam \my_processor|xm1|XMoutput|dffe13|q .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y25_N29
dffeas \my_regfile|gen_registers[14].regs|dffe13|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[13]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[14].regs|dffe13|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[14].regs|dffe13|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[14].regs|dffe13|q .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y25_N13
dffeas \my_regfile|gen_registers[15].regs|dffe13|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[13]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[15].regs|dffe13|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[15].regs|dffe13|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[15].regs|dffe13|q .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y25_N9
dffeas \my_regfile|gen_registers[12].regs|dffe13|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[13]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[12].regs|dffe13|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[12].regs|dffe13|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[12].regs|dffe13|q .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y25_N7
dffeas \my_regfile|gen_registers[13].regs|dffe13|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[13]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[13].regs|dffe13|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[13].regs|dffe13|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[13].regs|dffe13|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N2
cycloneive_lcell_comb \my_processor|alu_A[13]~373 (
// Equation(s):
// \my_processor|alu_A[13]~373_combout  = (\my_processor|FD_IR1|dffe17|q~q  & ((\my_processor|FD_IR1|dffe18|q~q ) # ((\my_regfile|gen_registers[13].regs|dffe13|q~q )))) # (!\my_processor|FD_IR1|dffe17|q~q  & (!\my_processor|FD_IR1|dffe18|q~q  & 
// (\my_regfile|gen_registers[12].regs|dffe13|q~q )))

	.dataa(\my_processor|FD_IR1|dffe17|q~q ),
	.datab(\my_processor|FD_IR1|dffe18|q~q ),
	.datac(\my_regfile|gen_registers[12].regs|dffe13|q~q ),
	.datad(\my_regfile|gen_registers[13].regs|dffe13|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[13]~373_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[13]~373 .lut_mask = 16'hBA98;
defparam \my_processor|alu_A[13]~373 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N12
cycloneive_lcell_comb \my_processor|alu_A[13]~374 (
// Equation(s):
// \my_processor|alu_A[13]~374_combout  = (\my_processor|FD_IR1|dffe18|q~q  & ((\my_processor|alu_A[13]~373_combout  & ((\my_regfile|gen_registers[15].regs|dffe13|q~q ))) # (!\my_processor|alu_A[13]~373_combout  & 
// (\my_regfile|gen_registers[14].regs|dffe13|q~q )))) # (!\my_processor|FD_IR1|dffe18|q~q  & (((\my_processor|alu_A[13]~373_combout ))))

	.dataa(\my_processor|FD_IR1|dffe18|q~q ),
	.datab(\my_regfile|gen_registers[14].regs|dffe13|q~q ),
	.datac(\my_regfile|gen_registers[15].regs|dffe13|q~q ),
	.datad(\my_processor|alu_A[13]~373_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[13]~374_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[13]~374 .lut_mask = 16'hF588;
defparam \my_processor|alu_A[13]~374 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y26_N3
dffeas \my_regfile|gen_registers[31].regs|dffe13|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[13]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[31].regs|dffe13|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[31].regs|dffe13|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[31].regs|dffe13|q .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y26_N21
dffeas \my_regfile|gen_registers[23].regs|dffe13|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[13]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[23].regs|dffe13|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[23].regs|dffe13|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[23].regs|dffe13|q .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y27_N21
dffeas \my_regfile|gen_registers[19].regs|dffe13|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[13]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[19].regs|dffe13|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[19].regs|dffe13|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[19].regs|dffe13|q .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y27_N29
dffeas \my_regfile|gen_registers[27].regs|dffe13|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[13]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[27].regs|dffe13|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[27].regs|dffe13|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[27].regs|dffe13|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N20
cycloneive_lcell_comb \my_processor|alu_A[13]~382 (
// Equation(s):
// \my_processor|alu_A[13]~382_combout  = (\my_processor|FD_IR1|dffe19|q~q  & (\my_processor|FD_IR1|dffe20|q~q )) # (!\my_processor|FD_IR1|dffe19|q~q  & ((\my_processor|FD_IR1|dffe20|q~q  & ((\my_regfile|gen_registers[27].regs|dffe13|q~q ))) # 
// (!\my_processor|FD_IR1|dffe20|q~q  & (\my_regfile|gen_registers[19].regs|dffe13|q~q ))))

	.dataa(\my_processor|FD_IR1|dffe19|q~q ),
	.datab(\my_processor|FD_IR1|dffe20|q~q ),
	.datac(\my_regfile|gen_registers[19].regs|dffe13|q~q ),
	.datad(\my_regfile|gen_registers[27].regs|dffe13|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[13]~382_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[13]~382 .lut_mask = 16'hDC98;
defparam \my_processor|alu_A[13]~382 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N20
cycloneive_lcell_comb \my_processor|alu_A[13]~383 (
// Equation(s):
// \my_processor|alu_A[13]~383_combout  = (\my_processor|FD_IR1|dffe19|q~q  & ((\my_processor|alu_A[13]~382_combout  & (\my_regfile|gen_registers[31].regs|dffe13|q~q )) # (!\my_processor|alu_A[13]~382_combout  & 
// ((\my_regfile|gen_registers[23].regs|dffe13|q~q ))))) # (!\my_processor|FD_IR1|dffe19|q~q  & (((\my_processor|alu_A[13]~382_combout ))))

	.dataa(\my_processor|FD_IR1|dffe19|q~q ),
	.datab(\my_regfile|gen_registers[31].regs|dffe13|q~q ),
	.datac(\my_regfile|gen_registers[23].regs|dffe13|q~q ),
	.datad(\my_processor|alu_A[13]~382_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[13]~383_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[13]~383 .lut_mask = 16'hDDA0;
defparam \my_processor|alu_A[13]~383 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y31_N3
dffeas \my_regfile|gen_registers[22].regs|dffe13|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[13]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[22].regs|dffe13|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[22].regs|dffe13|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[22].regs|dffe13|q .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y31_N1
dffeas \my_regfile|gen_registers[18].regs|dffe13|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[13]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[18].regs|dffe13|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[18].regs|dffe13|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[18].regs|dffe13|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y31_N0
cycloneive_lcell_comb \my_processor|alu_A[13]~377 (
// Equation(s):
// \my_processor|alu_A[13]~377_combout  = (\my_processor|FD_IR1|dffe19|q~q  & ((\my_regfile|gen_registers[22].regs|dffe13|q~q ) # ((\my_processor|FD_IR1|dffe20|q~q )))) # (!\my_processor|FD_IR1|dffe19|q~q  & (((\my_regfile|gen_registers[18].regs|dffe13|q~q  
// & !\my_processor|FD_IR1|dffe20|q~q ))))

	.dataa(\my_regfile|gen_registers[22].regs|dffe13|q~q ),
	.datab(\my_processor|FD_IR1|dffe19|q~q ),
	.datac(\my_regfile|gen_registers[18].regs|dffe13|q~q ),
	.datad(\my_processor|FD_IR1|dffe20|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[13]~377_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[13]~377 .lut_mask = 16'hCCB8;
defparam \my_processor|alu_A[13]~377 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y31_N9
dffeas \my_regfile|gen_registers[30].regs|dffe13|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[13]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[30].regs|dffe13|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[30].regs|dffe13|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[30].regs|dffe13|q .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y31_N15
dffeas \my_regfile|gen_registers[26].regs|dffe13|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[13]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[26].regs|dffe13|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[26].regs|dffe13|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[26].regs|dffe13|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y31_N8
cycloneive_lcell_comb \my_processor|alu_A[13]~378 (
// Equation(s):
// \my_processor|alu_A[13]~378_combout  = (\my_processor|FD_IR1|dffe20|q~q  & ((\my_processor|alu_A[13]~377_combout  & (\my_regfile|gen_registers[30].regs|dffe13|q~q )) # (!\my_processor|alu_A[13]~377_combout  & 
// ((\my_regfile|gen_registers[26].regs|dffe13|q~q ))))) # (!\my_processor|FD_IR1|dffe20|q~q  & (\my_processor|alu_A[13]~377_combout ))

	.dataa(\my_processor|FD_IR1|dffe20|q~q ),
	.datab(\my_processor|alu_A[13]~377_combout ),
	.datac(\my_regfile|gen_registers[30].regs|dffe13|q~q ),
	.datad(\my_regfile|gen_registers[26].regs|dffe13|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[13]~378_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[13]~378 .lut_mask = 16'hE6C4;
defparam \my_processor|alu_A[13]~378 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y29_N11
dffeas \my_regfile|gen_registers[24].regs|dffe13|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[13]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[24].regs|dffe13|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[24].regs|dffe13|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[24].regs|dffe13|q .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y29_N23
dffeas \my_regfile|gen_registers[28].regs|dffe13|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[13]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[28].regs|dffe13|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[28].regs|dffe13|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[28].regs|dffe13|q .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y29_N5
dffeas \my_regfile|gen_registers[20].regs|dffe13|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[13]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[20].regs|dffe13|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[20].regs|dffe13|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[20].regs|dffe13|q .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y29_N13
dffeas \my_regfile|gen_registers[16].regs|dffe13|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[13]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[16].regs|dffe13|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[16].regs|dffe13|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[16].regs|dffe13|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y29_N12
cycloneive_lcell_comb \my_processor|alu_A[13]~379 (
// Equation(s):
// \my_processor|alu_A[13]~379_combout  = (\my_processor|FD_IR1|dffe19|q~q  & ((\my_regfile|gen_registers[20].regs|dffe13|q~q ) # ((\my_processor|FD_IR1|dffe20|q~q )))) # (!\my_processor|FD_IR1|dffe19|q~q  & (((\my_regfile|gen_registers[16].regs|dffe13|q~q  
// & !\my_processor|FD_IR1|dffe20|q~q ))))

	.dataa(\my_regfile|gen_registers[20].regs|dffe13|q~q ),
	.datab(\my_processor|FD_IR1|dffe19|q~q ),
	.datac(\my_regfile|gen_registers[16].regs|dffe13|q~q ),
	.datad(\my_processor|FD_IR1|dffe20|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[13]~379_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[13]~379 .lut_mask = 16'hCCB8;
defparam \my_processor|alu_A[13]~379 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y29_N22
cycloneive_lcell_comb \my_processor|alu_A[13]~380 (
// Equation(s):
// \my_processor|alu_A[13]~380_combout  = (\my_processor|FD_IR1|dffe20|q~q  & ((\my_processor|alu_A[13]~379_combout  & ((\my_regfile|gen_registers[28].regs|dffe13|q~q ))) # (!\my_processor|alu_A[13]~379_combout  & 
// (\my_regfile|gen_registers[24].regs|dffe13|q~q )))) # (!\my_processor|FD_IR1|dffe20|q~q  & (((\my_processor|alu_A[13]~379_combout ))))

	.dataa(\my_processor|FD_IR1|dffe20|q~q ),
	.datab(\my_regfile|gen_registers[24].regs|dffe13|q~q ),
	.datac(\my_regfile|gen_registers[28].regs|dffe13|q~q ),
	.datad(\my_processor|alu_A[13]~379_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[13]~380_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[13]~380 .lut_mask = 16'hF588;
defparam \my_processor|alu_A[13]~380 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N12
cycloneive_lcell_comb \my_processor|alu_A[13]~381 (
// Equation(s):
// \my_processor|alu_A[13]~381_combout  = (\my_processor|FD_IR1|dffe18|q~q  & ((\my_processor|FD_IR1|dffe17|q~q ) # ((\my_processor|alu_A[13]~378_combout )))) # (!\my_processor|FD_IR1|dffe18|q~q  & (!\my_processor|FD_IR1|dffe17|q~q  & 
// ((\my_processor|alu_A[13]~380_combout ))))

	.dataa(\my_processor|FD_IR1|dffe18|q~q ),
	.datab(\my_processor|FD_IR1|dffe17|q~q ),
	.datac(\my_processor|alu_A[13]~378_combout ),
	.datad(\my_processor|alu_A[13]~380_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[13]~381_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[13]~381 .lut_mask = 16'hB9A8;
defparam \my_processor|alu_A[13]~381 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y32_N31
dffeas \my_regfile|gen_registers[17].regs|dffe13|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[13]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[17].regs|dffe13|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[17].regs|dffe13|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[17].regs|dffe13|q .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y32_N25
dffeas \my_regfile|gen_registers[25].regs|dffe13|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[13]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[25].regs|dffe13|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[25].regs|dffe13|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[25].regs|dffe13|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y32_N30
cycloneive_lcell_comb \my_processor|alu_A[13]~375 (
// Equation(s):
// \my_processor|alu_A[13]~375_combout  = (\my_processor|FD_IR1|dffe19|q~q  & (\my_processor|FD_IR1|dffe20|q~q )) # (!\my_processor|FD_IR1|dffe19|q~q  & ((\my_processor|FD_IR1|dffe20|q~q  & ((\my_regfile|gen_registers[25].regs|dffe13|q~q ))) # 
// (!\my_processor|FD_IR1|dffe20|q~q  & (\my_regfile|gen_registers[17].regs|dffe13|q~q ))))

	.dataa(\my_processor|FD_IR1|dffe19|q~q ),
	.datab(\my_processor|FD_IR1|dffe20|q~q ),
	.datac(\my_regfile|gen_registers[17].regs|dffe13|q~q ),
	.datad(\my_regfile|gen_registers[25].regs|dffe13|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[13]~375_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[13]~375 .lut_mask = 16'hDC98;
defparam \my_processor|alu_A[13]~375 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y32_N13
dffeas \my_regfile|gen_registers[21].regs|dffe13|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[13]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[21].regs|dffe13|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[21].regs|dffe13|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[21].regs|dffe13|q .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y32_N23
dffeas \my_regfile|gen_registers[29].regs|dffe13|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[13]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[29].regs|dffe13|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[29].regs|dffe13|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[29].regs|dffe13|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y32_N12
cycloneive_lcell_comb \my_processor|alu_A[13]~376 (
// Equation(s):
// \my_processor|alu_A[13]~376_combout  = (\my_processor|alu_A[13]~375_combout  & (((\my_regfile|gen_registers[29].regs|dffe13|q~q )) # (!\my_processor|FD_IR1|dffe19|q~q ))) # (!\my_processor|alu_A[13]~375_combout  & (\my_processor|FD_IR1|dffe19|q~q  & 
// (\my_regfile|gen_registers[21].regs|dffe13|q~q )))

	.dataa(\my_processor|alu_A[13]~375_combout ),
	.datab(\my_processor|FD_IR1|dffe19|q~q ),
	.datac(\my_regfile|gen_registers[21].regs|dffe13|q~q ),
	.datad(\my_regfile|gen_registers[29].regs|dffe13|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[13]~376_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[13]~376 .lut_mask = 16'hEA62;
defparam \my_processor|alu_A[13]~376 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N22
cycloneive_lcell_comb \my_processor|alu_A[13]~384 (
// Equation(s):
// \my_processor|alu_A[13]~384_combout  = (\my_processor|FD_IR1|dffe17|q~q  & ((\my_processor|alu_A[13]~381_combout  & (\my_processor|alu_A[13]~383_combout )) # (!\my_processor|alu_A[13]~381_combout  & ((\my_processor|alu_A[13]~376_combout ))))) # 
// (!\my_processor|FD_IR1|dffe17|q~q  & (((\my_processor|alu_A[13]~381_combout ))))

	.dataa(\my_processor|alu_A[13]~383_combout ),
	.datab(\my_processor|FD_IR1|dffe17|q~q ),
	.datac(\my_processor|alu_A[13]~381_combout ),
	.datad(\my_processor|alu_A[13]~376_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[13]~384_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[13]~384 .lut_mask = 16'hBCB0;
defparam \my_processor|alu_A[13]~384 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N4
cycloneive_lcell_comb \my_processor|alu_A[13]~385 (
// Equation(s):
// \my_processor|alu_A[13]~385_combout  = (\my_processor|alu_A[0]~26_combout  & (((\my_processor|alu_A[29]~27_combout )))) # (!\my_processor|alu_A[0]~26_combout  & ((\my_processor|alu_A[29]~27_combout  & (\my_processor|WM_bypass_data[13]~27_combout )) # 
// (!\my_processor|alu_A[29]~27_combout  & ((\my_processor|alu_A[13]~384_combout )))))

	.dataa(\my_processor|WM_bypass_data[13]~27_combout ),
	.datab(\my_processor|alu_A[0]~26_combout ),
	.datac(\my_processor|alu_A[13]~384_combout ),
	.datad(\my_processor|alu_A[29]~27_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[13]~385_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[13]~385 .lut_mask = 16'hEE30;
defparam \my_processor|alu_A[13]~385 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y21_N19
dffeas \my_regfile|gen_registers[9].regs|dffe13|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[13]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[9].regs|dffe13|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[9].regs|dffe13|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[9].regs|dffe13|q .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y25_N3
dffeas \my_regfile|gen_registers[11].regs|dffe13|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[13]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[11].regs|dffe13|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[11].regs|dffe13|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[11].regs|dffe13|q .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y21_N19
dffeas \my_regfile|gen_registers[10].regs|dffe13|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[13]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[10].regs|dffe13|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[10].regs|dffe13|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[10].regs|dffe13|q .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y25_N21
dffeas \my_regfile|gen_registers[8].regs|dffe13|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[13]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[8].regs|dffe13|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[8].regs|dffe13|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[8].regs|dffe13|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N20
cycloneive_lcell_comb \my_processor|alu_A[13]~370 (
// Equation(s):
// \my_processor|alu_A[13]~370_combout  = (\my_processor|FD_IR1|dffe17|q~q  & (((\my_processor|FD_IR1|dffe18|q~q )))) # (!\my_processor|FD_IR1|dffe17|q~q  & ((\my_processor|FD_IR1|dffe18|q~q  & (\my_regfile|gen_registers[10].regs|dffe13|q~q )) # 
// (!\my_processor|FD_IR1|dffe18|q~q  & ((\my_regfile|gen_registers[8].regs|dffe13|q~q )))))

	.dataa(\my_processor|FD_IR1|dffe17|q~q ),
	.datab(\my_regfile|gen_registers[10].regs|dffe13|q~q ),
	.datac(\my_regfile|gen_registers[8].regs|dffe13|q~q ),
	.datad(\my_processor|FD_IR1|dffe18|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[13]~370_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[13]~370 .lut_mask = 16'hEE50;
defparam \my_processor|alu_A[13]~370 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N2
cycloneive_lcell_comb \my_processor|alu_A[13]~371 (
// Equation(s):
// \my_processor|alu_A[13]~371_combout  = (\my_processor|FD_IR1|dffe17|q~q  & ((\my_processor|alu_A[13]~370_combout  & ((\my_regfile|gen_registers[11].regs|dffe13|q~q ))) # (!\my_processor|alu_A[13]~370_combout  & 
// (\my_regfile|gen_registers[9].regs|dffe13|q~q )))) # (!\my_processor|FD_IR1|dffe17|q~q  & (((\my_processor|alu_A[13]~370_combout ))))

	.dataa(\my_processor|FD_IR1|dffe17|q~q ),
	.datab(\my_regfile|gen_registers[9].regs|dffe13|q~q ),
	.datac(\my_regfile|gen_registers[11].regs|dffe13|q~q ),
	.datad(\my_processor|alu_A[13]~370_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[13]~371_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[13]~371 .lut_mask = 16'hF588;
defparam \my_processor|alu_A[13]~371 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y22_N7
dffeas \my_regfile|gen_registers[6].regs|dffe13|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[13]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[6].regs|dffe13|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[6].regs|dffe13|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[6].regs|dffe13|q .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y22_N31
dffeas \my_regfile|gen_registers[7].regs|dffe13|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[13]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[7].regs|dffe13|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[7].regs|dffe13|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[7].regs|dffe13|q .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y22_N1
dffeas \my_regfile|gen_registers[5].regs|dffe13|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[13]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[5].regs|dffe13|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[5].regs|dffe13|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[5].regs|dffe13|q .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y22_N29
dffeas \my_regfile|gen_registers[4].regs|dffe13|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[13]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[4].regs|dffe13|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[4].regs|dffe13|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[4].regs|dffe13|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N28
cycloneive_lcell_comb \my_processor|alu_A[13]~367 (
// Equation(s):
// \my_processor|alu_A[13]~367_combout  = (\my_processor|FD_IR1|dffe18|q~q  & (((\my_processor|FD_IR1|dffe17|q~q )))) # (!\my_processor|FD_IR1|dffe18|q~q  & ((\my_processor|FD_IR1|dffe17|q~q  & (\my_regfile|gen_registers[5].regs|dffe13|q~q )) # 
// (!\my_processor|FD_IR1|dffe17|q~q  & ((\my_regfile|gen_registers[4].regs|dffe13|q~q )))))

	.dataa(\my_regfile|gen_registers[5].regs|dffe13|q~q ),
	.datab(\my_processor|FD_IR1|dffe18|q~q ),
	.datac(\my_regfile|gen_registers[4].regs|dffe13|q~q ),
	.datad(\my_processor|FD_IR1|dffe17|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[13]~367_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[13]~367 .lut_mask = 16'hEE30;
defparam \my_processor|alu_A[13]~367 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N30
cycloneive_lcell_comb \my_processor|alu_A[13]~368 (
// Equation(s):
// \my_processor|alu_A[13]~368_combout  = (\my_processor|FD_IR1|dffe18|q~q  & ((\my_processor|alu_A[13]~367_combout  & ((\my_regfile|gen_registers[7].regs|dffe13|q~q ))) # (!\my_processor|alu_A[13]~367_combout  & (\my_regfile|gen_registers[6].regs|dffe13|q~q 
// )))) # (!\my_processor|FD_IR1|dffe18|q~q  & (((\my_processor|alu_A[13]~367_combout ))))

	.dataa(\my_processor|FD_IR1|dffe18|q~q ),
	.datab(\my_regfile|gen_registers[6].regs|dffe13|q~q ),
	.datac(\my_regfile|gen_registers[7].regs|dffe13|q~q ),
	.datad(\my_processor|alu_A[13]~367_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[13]~368_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[13]~368 .lut_mask = 16'hF588;
defparam \my_processor|alu_A[13]~368 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N28
cycloneive_lcell_comb \my_processor|alu_A[13]~369 (
// Equation(s):
// \my_processor|alu_A[13]~369_combout  = (\my_processor|alu_A[29]~6_combout  & ((\my_processor|alu_A[13]~368_combout ) # ((\my_processor|alu_A[29]~7_combout )))) # (!\my_processor|alu_A[29]~6_combout  & (((\my_regfile|gen_registers[2].regs|dffe13|q~q  & 
// !\my_processor|alu_A[29]~7_combout ))))

	.dataa(\my_processor|alu_A[13]~368_combout ),
	.datab(\my_regfile|gen_registers[2].regs|dffe13|q~q ),
	.datac(\my_processor|alu_A[29]~6_combout ),
	.datad(\my_processor|alu_A[29]~7_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[13]~369_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[13]~369 .lut_mask = 16'hF0AC;
defparam \my_processor|alu_A[13]~369 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y21_N13
dffeas \my_regfile|gen_registers[3].regs|dffe13|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[13]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[3].regs|dffe13|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[3].regs|dffe13|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[3].regs|dffe13|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N14
cycloneive_lcell_comb \my_processor|alu_A[13]~372 (
// Equation(s):
// \my_processor|alu_A[13]~372_combout  = (\my_processor|alu_A[13]~369_combout  & ((\my_processor|alu_A[13]~371_combout ) # ((!\my_processor|alu_A[29]~7_combout )))) # (!\my_processor|alu_A[13]~369_combout  & (((\my_regfile|gen_registers[3].regs|dffe13|q~q  
// & \my_processor|alu_A[29]~7_combout ))))

	.dataa(\my_processor|alu_A[13]~371_combout ),
	.datab(\my_processor|alu_A[13]~369_combout ),
	.datac(\my_regfile|gen_registers[3].regs|dffe13|q~q ),
	.datad(\my_processor|alu_A[29]~7_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[13]~372_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[13]~372 .lut_mask = 16'hB8CC;
defparam \my_processor|alu_A[13]~372 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N18
cycloneive_lcell_comb \my_processor|alu_A[13]~386 (
// Equation(s):
// \my_processor|alu_A[13]~386_combout  = (\my_processor|alu_A[13]~385_combout  & ((\my_processor|alu_A[13]~374_combout ) # ((!\my_processor|alu_A[29]~15_combout )))) # (!\my_processor|alu_A[13]~385_combout  & (((\my_processor|alu_A[29]~15_combout  & 
// \my_processor|alu_A[13]~372_combout ))))

	.dataa(\my_processor|alu_A[13]~374_combout ),
	.datab(\my_processor|alu_A[13]~385_combout ),
	.datac(\my_processor|alu_A[29]~15_combout ),
	.datad(\my_processor|alu_A[13]~372_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[13]~386_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[13]~386 .lut_mask = 16'hBC8C;
defparam \my_processor|alu_A[13]~386 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N16
cycloneive_lcell_comb \my_processor|alu_A[13]~387 (
// Equation(s):
// \my_processor|alu_A[13]~387_combout  = (\my_processor|A_bypass_MX_sel~3_combout  & (\my_processor|xm1|XMoutput|dffe13|q~q )) # (!\my_processor|A_bypass_MX_sel~3_combout  & ((\my_processor|alu_A[13]~386_combout )))

	.dataa(gnd),
	.datab(\my_processor|A_bypass_MX_sel~3_combout ),
	.datac(\my_processor|xm1|XMoutput|dffe13|q~q ),
	.datad(\my_processor|alu_A[13]~386_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[13]~387_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[13]~387 .lut_mask = 16'hF3C0;
defparam \my_processor|alu_A[13]~387 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N8
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_two_shifted[15]~27 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_two_shifted[15]~27_combout  = (\my_processor|dx1|DXIR|dffe10|q~q  & ((\my_processor|alu_A[5]~555_combout ))) # (!\my_processor|dx1|DXIR|dffe10|q~q  & (\my_processor|alu_A[13]~387_combout ))

	.dataa(gnd),
	.datab(\my_processor|alu_A[13]~387_combout ),
	.datac(\my_processor|alu_A[5]~555_combout ),
	.datad(\my_processor|dx1|DXIR|dffe10|q~q ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_two_shifted[15]~27_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_two_shifted[15]~27 .lut_mask = 16'hF0CC;
defparam \my_processor|aluer|shift_logical_left|mux_two_shifted[15]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y28_N2
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_two_shifted[15]~4 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_two_shifted[15]~4_combout  = (\my_processor|dx1|DXIR|dffe10|q~q  & ((\my_processor|alu_A[1]~639_combout ))) # (!\my_processor|dx1|DXIR|dffe10|q~q  & (\my_processor|alu_A[9]~471_combout ))

	.dataa(gnd),
	.datab(\my_processor|dx1|DXIR|dffe10|q~q ),
	.datac(\my_processor|alu_A[9]~471_combout ),
	.datad(\my_processor|alu_A[1]~639_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_two_shifted[15]~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_two_shifted[15]~4 .lut_mask = 16'hFC30;
defparam \my_processor|aluer|shift_logical_left|mux_two_shifted[15]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y28_N14
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_two_shifted[15]~33 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_two_shifted[15]~33_combout  = (\my_processor|dx1|DXIR|dffe9|q~q  & ((\my_processor|aluer|shift_logical_left|mux_two_shifted[15]~4_combout ))) # (!\my_processor|dx1|DXIR|dffe9|q~q  & 
// (\my_processor|aluer|shift_logical_left|mux_two_shifted[15]~27_combout ))

	.dataa(gnd),
	.datab(\my_processor|dx1|DXIR|dffe9|q~q ),
	.datac(\my_processor|aluer|shift_logical_left|mux_two_shifted[15]~27_combout ),
	.datad(\my_processor|aluer|shift_logical_left|mux_two_shifted[15]~4_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_two_shifted[15]~33_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_two_shifted[15]~33 .lut_mask = 16'hFC30;
defparam \my_processor|aluer|shift_logical_left|mux_two_shifted[15]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y28_N30
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_one_shifted[14]~42 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_one_shifted[14]~42_combout  = (\my_processor|aluer|shift_logical_left|mux_one_shifted[14]~41_combout  & ((\my_processor|dx1|DXIR|dffe8|q~q  & (\my_processor|aluer|shift_logical_left|mux_two_shifted[13]~9_combout 
// )) # (!\my_processor|dx1|DXIR|dffe8|q~q  & ((\my_processor|aluer|shift_logical_left|mux_two_shifted[15]~33_combout )))))

	.dataa(\my_processor|aluer|shift_logical_left|mux_two_shifted[13]~9_combout ),
	.datab(\my_processor|aluer|shift_logical_left|mux_two_shifted[15]~33_combout ),
	.datac(\my_processor|dx1|DXIR|dffe8|q~q ),
	.datad(\my_processor|aluer|shift_logical_left|mux_one_shifted[14]~41_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_one_shifted[14]~42_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[14]~42 .lut_mask = 16'hAC00;
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[14]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y27_N4
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[14]~146 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[14]~146_combout  = (\my_processor|dx1|DXIR|dffe7|q~q  & (((\my_processor|alu_op[0]~0_combout )))) # (!\my_processor|dx1|DXIR|dffe7|q~q  & ((\my_processor|alu_op[0]~0_combout  & 
// (\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[13]~63_combout )) # (!\my_processor|alu_op[0]~0_combout  & ((\my_processor|aluer|shift_logical_left|mux_one_shifted[15]~40_combout )))))

	.dataa(\my_processor|dx1|DXIR|dffe7|q~q ),
	.datab(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[13]~63_combout ),
	.datac(\my_processor|alu_op[0]~0_combout ),
	.datad(\my_processor|aluer|shift_logical_left|mux_one_shifted[15]~40_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[14]~146_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[14]~146 .lut_mask = 16'hE5E0;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[14]~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y27_N14
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[14]~147 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[14]~147_combout  = (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[14]~146_combout  & (((\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[14]~61_combout ) # 
// (!\my_processor|dx1|DXIR|dffe7|q~q )))) # (!\my_processor|aluer|mux_for_alu_out|mux_results|register_out[14]~146_combout  & (\my_processor|aluer|shift_logical_left|mux_one_shifted[14]~42_combout  & ((\my_processor|dx1|DXIR|dffe7|q~q ))))

	.dataa(\my_processor|aluer|shift_logical_left|mux_one_shifted[14]~42_combout ),
	.datab(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[14]~146_combout ),
	.datac(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[14]~61_combout ),
	.datad(\my_processor|dx1|DXIR|dffe7|q~q ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[14]~147_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[14]~147 .lut_mask = 16'hE2CC;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[14]~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y30_N12
cycloneive_lcell_comb \my_processor|aluer|subtraction|eba_1|xor_sum6 (
// Equation(s):
// \my_processor|aluer|subtraction|eba_1|xor_sum6~combout  = \my_processor|alu_B[14]~36_combout  $ (\my_processor|aluer|subtraction|eba_1|orc5~combout  $ (\my_processor|alu_A[14]~366_combout ))

	.dataa(\my_processor|alu_B[14]~36_combout ),
	.datab(gnd),
	.datac(\my_processor|aluer|subtraction|eba_1|orc5~combout ),
	.datad(\my_processor|alu_A[14]~366_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|subtraction|eba_1|xor_sum6~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|subtraction|eba_1|xor_sum6 .lut_mask = 16'hA55A;
defparam \my_processor|aluer|subtraction|eba_1|xor_sum6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y30_N20
cycloneive_lcell_comb \my_processor|aluer|addition|eba_1|xor_sum6 (
// Equation(s):
// \my_processor|aluer|addition|eba_1|xor_sum6~combout  = \my_processor|alu_B[14]~36_combout  $ (\my_processor|alu_A[14]~366_combout  $ (\my_processor|aluer|addition|eba_1|orc5~0_combout ))

	.dataa(\my_processor|alu_B[14]~36_combout ),
	.datab(\my_processor|alu_A[14]~366_combout ),
	.datac(gnd),
	.datad(\my_processor|aluer|addition|eba_1|orc5~0_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|addition|eba_1|xor_sum6~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|addition|eba_1|xor_sum6 .lut_mask = 16'h9966;
defparam \my_processor|aluer|addition|eba_1|xor_sum6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y30_N2
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[14]~144 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[14]~144_combout  = (\my_processor|alu_op[0]~0_combout  & (((\my_processor|alu_op[1]~1_combout )) # (!\my_processor|aluer|subtraction|eba_1|xor_sum6~combout ))) # 
// (!\my_processor|alu_op[0]~0_combout  & (((!\my_processor|alu_op[1]~1_combout  & \my_processor|aluer|addition|eba_1|xor_sum6~combout ))))

	.dataa(\my_processor|aluer|subtraction|eba_1|xor_sum6~combout ),
	.datab(\my_processor|alu_op[0]~0_combout ),
	.datac(\my_processor|alu_op[1]~1_combout ),
	.datad(\my_processor|aluer|addition|eba_1|xor_sum6~combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[14]~144_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[14]~144 .lut_mask = 16'hC7C4;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[14]~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y30_N4
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[14]~145 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[14]~145_combout  = (\my_processor|alu_B[14]~36_combout  & ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[14]~144_combout ) # ((\my_processor|alu_op[1]~1_combout  & 
// \my_processor|alu_A[14]~366_combout )))) # (!\my_processor|alu_B[14]~36_combout  & (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[14]~144_combout  & ((\my_processor|alu_A[14]~366_combout ) # (!\my_processor|alu_op[1]~1_combout ))))

	.dataa(\my_processor|alu_B[14]~36_combout ),
	.datab(\my_processor|alu_op[1]~1_combout ),
	.datac(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[14]~144_combout ),
	.datad(\my_processor|alu_A[14]~366_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[14]~145_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[14]~145 .lut_mask = 16'hF8B0;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[14]~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y30_N18
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[14]~148 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[14]~148_combout  = (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[14]~147_combout  & ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout ) # 
// ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[14]~145_combout  & \my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout )))) # (!\my_processor|aluer|mux_for_alu_out|mux_results|register_out[14]~147_combout  & 
// (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[14]~145_combout  & ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout ))))

	.dataa(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[14]~147_combout ),
	.datab(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[14]~145_combout ),
	.datac(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout ),
	.datad(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[14]~148_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[14]~148 .lut_mask = 16'hECA0;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[14]~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y30_N19
dffeas \my_processor|xm1|XMoutput|dffe14|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[14]~148_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|XMoutput|dffe14|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|XMoutput|dffe14|q .is_wysiwyg = "true";
defparam \my_processor|xm1|XMoutput|dffe14|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N6
cycloneive_lcell_comb \my_processor|alu_A[14]~352 (
// Equation(s):
// \my_processor|alu_A[14]~352_combout  = (\my_processor|FD_IR1|dffe17|q~q  & (((\my_processor|FD_IR1|dffe18|q~q )))) # (!\my_processor|FD_IR1|dffe17|q~q  & ((\my_processor|FD_IR1|dffe18|q~q  & (\my_regfile|gen_registers[14].regs|dffe14|q~q )) # 
// (!\my_processor|FD_IR1|dffe18|q~q  & ((\my_regfile|gen_registers[12].regs|dffe14|q~q )))))

	.dataa(\my_regfile|gen_registers[14].regs|dffe14|q~q ),
	.datab(\my_processor|FD_IR1|dffe17|q~q ),
	.datac(\my_regfile|gen_registers[12].regs|dffe14|q~q ),
	.datad(\my_processor|FD_IR1|dffe18|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[14]~352_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[14]~352 .lut_mask = 16'hEE30;
defparam \my_processor|alu_A[14]~352 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N4
cycloneive_lcell_comb \my_processor|alu_A[14]~353 (
// Equation(s):
// \my_processor|alu_A[14]~353_combout  = (\my_processor|alu_A[14]~352_combout  & (((\my_regfile|gen_registers[15].regs|dffe14|q~q )) # (!\my_processor|FD_IR1|dffe17|q~q ))) # (!\my_processor|alu_A[14]~352_combout  & (\my_processor|FD_IR1|dffe17|q~q  & 
// ((\my_regfile|gen_registers[13].regs|dffe14|q~q ))))

	.dataa(\my_processor|alu_A[14]~352_combout ),
	.datab(\my_processor|FD_IR1|dffe17|q~q ),
	.datac(\my_regfile|gen_registers[15].regs|dffe14|q~q ),
	.datad(\my_regfile|gen_registers[13].regs|dffe14|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[14]~353_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[14]~353 .lut_mask = 16'hE6A2;
defparam \my_processor|alu_A[14]~353 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N4
cycloneive_lcell_comb \my_processor|alu_A[14]~346 (
// Equation(s):
// \my_processor|alu_A[14]~346_combout  = (\my_processor|FD_IR1|dffe18|q~q  & ((\my_regfile|gen_registers[6].regs|dffe14|q~q ) # ((\my_processor|FD_IR1|dffe17|q~q )))) # (!\my_processor|FD_IR1|dffe18|q~q  & (((\my_regfile|gen_registers[4].regs|dffe14|q~q  & 
// !\my_processor|FD_IR1|dffe17|q~q ))))

	.dataa(\my_processor|FD_IR1|dffe18|q~q ),
	.datab(\my_regfile|gen_registers[6].regs|dffe14|q~q ),
	.datac(\my_regfile|gen_registers[4].regs|dffe14|q~q ),
	.datad(\my_processor|FD_IR1|dffe17|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[14]~346_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[14]~346 .lut_mask = 16'hAAD8;
defparam \my_processor|alu_A[14]~346 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N10
cycloneive_lcell_comb \my_processor|alu_A[14]~347 (
// Equation(s):
// \my_processor|alu_A[14]~347_combout  = (\my_processor|FD_IR1|dffe17|q~q  & ((\my_processor|alu_A[14]~346_combout  & (\my_regfile|gen_registers[7].regs|dffe14|q~q )) # (!\my_processor|alu_A[14]~346_combout  & ((\my_regfile|gen_registers[5].regs|dffe14|q~q 
// ))))) # (!\my_processor|FD_IR1|dffe17|q~q  & (\my_processor|alu_A[14]~346_combout ))

	.dataa(\my_processor|FD_IR1|dffe17|q~q ),
	.datab(\my_processor|alu_A[14]~346_combout ),
	.datac(\my_regfile|gen_registers[7].regs|dffe14|q~q ),
	.datad(\my_regfile|gen_registers[5].regs|dffe14|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[14]~347_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[14]~347 .lut_mask = 16'hE6C4;
defparam \my_processor|alu_A[14]~347 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N10
cycloneive_lcell_comb \my_processor|alu_A[14]~348 (
// Equation(s):
// \my_processor|alu_A[14]~348_combout  = (\my_processor|alu_A[29]~6_combout  & (((\my_processor|alu_A[29]~7_combout )))) # (!\my_processor|alu_A[29]~6_combout  & ((\my_processor|alu_A[29]~7_combout  & (\my_regfile|gen_registers[3].regs|dffe14|q~q )) # 
// (!\my_processor|alu_A[29]~7_combout  & ((\my_regfile|gen_registers[2].regs|dffe14|q~q )))))

	.dataa(\my_processor|alu_A[29]~6_combout ),
	.datab(\my_regfile|gen_registers[3].regs|dffe14|q~q ),
	.datac(\my_regfile|gen_registers[2].regs|dffe14|q~q ),
	.datad(\my_processor|alu_A[29]~7_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[14]~348_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[14]~348 .lut_mask = 16'hEE50;
defparam \my_processor|alu_A[14]~348 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N28
cycloneive_lcell_comb \my_processor|alu_A[14]~349 (
// Equation(s):
// \my_processor|alu_A[14]~349_combout  = (\my_processor|FD_IR1|dffe17|q~q  & ((\my_regfile|gen_registers[9].regs|dffe14|q~q ) # ((\my_processor|FD_IR1|dffe18|q~q )))) # (!\my_processor|FD_IR1|dffe17|q~q  & (((\my_regfile|gen_registers[8].regs|dffe14|q~q  & 
// !\my_processor|FD_IR1|dffe18|q~q ))))

	.dataa(\my_regfile|gen_registers[9].regs|dffe14|q~q ),
	.datab(\my_processor|FD_IR1|dffe17|q~q ),
	.datac(\my_regfile|gen_registers[8].regs|dffe14|q~q ),
	.datad(\my_processor|FD_IR1|dffe18|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[14]~349_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[14]~349 .lut_mask = 16'hCCB8;
defparam \my_processor|alu_A[14]~349 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N26
cycloneive_lcell_comb \my_processor|alu_A[14]~350 (
// Equation(s):
// \my_processor|alu_A[14]~350_combout  = (\my_processor|FD_IR1|dffe18|q~q  & ((\my_processor|alu_A[14]~349_combout  & ((\my_regfile|gen_registers[11].regs|dffe14|q~q ))) # (!\my_processor|alu_A[14]~349_combout  & 
// (\my_regfile|gen_registers[10].regs|dffe14|q~q )))) # (!\my_processor|FD_IR1|dffe18|q~q  & (((\my_processor|alu_A[14]~349_combout ))))

	.dataa(\my_processor|FD_IR1|dffe18|q~q ),
	.datab(\my_regfile|gen_registers[10].regs|dffe14|q~q ),
	.datac(\my_regfile|gen_registers[11].regs|dffe14|q~q ),
	.datad(\my_processor|alu_A[14]~349_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[14]~350_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[14]~350 .lut_mask = 16'hF588;
defparam \my_processor|alu_A[14]~350 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N10
cycloneive_lcell_comb \my_processor|alu_A[14]~351 (
// Equation(s):
// \my_processor|alu_A[14]~351_combout  = (\my_processor|alu_A[29]~6_combout  & ((\my_processor|alu_A[14]~348_combout  & ((\my_processor|alu_A[14]~350_combout ))) # (!\my_processor|alu_A[14]~348_combout  & (\my_processor|alu_A[14]~347_combout )))) # 
// (!\my_processor|alu_A[29]~6_combout  & (((\my_processor|alu_A[14]~348_combout ))))

	.dataa(\my_processor|alu_A[29]~6_combout ),
	.datab(\my_processor|alu_A[14]~347_combout ),
	.datac(\my_processor|alu_A[14]~348_combout ),
	.datad(\my_processor|alu_A[14]~350_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[14]~351_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[14]~351 .lut_mask = 16'hF858;
defparam \my_processor|alu_A[14]~351 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y31_N8
cycloneive_lcell_comb \my_processor|alu_A[14]~354 (
// Equation(s):
// \my_processor|alu_A[14]~354_combout  = (\my_processor|FD_IR1|dffe19|q~q  & ((\my_regfile|gen_registers[22].regs|dffe14|q~q ) # ((\my_processor|FD_IR1|dffe20|q~q )))) # (!\my_processor|FD_IR1|dffe19|q~q  & (((\my_regfile|gen_registers[18].regs|dffe14|q~q  
// & !\my_processor|FD_IR1|dffe20|q~q ))))

	.dataa(\my_regfile|gen_registers[22].regs|dffe14|q~q ),
	.datab(\my_processor|FD_IR1|dffe19|q~q ),
	.datac(\my_regfile|gen_registers[18].regs|dffe14|q~q ),
	.datad(\my_processor|FD_IR1|dffe20|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[14]~354_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[14]~354 .lut_mask = 16'hCCB8;
defparam \my_processor|alu_A[14]~354 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y31_N2
cycloneive_lcell_comb \my_processor|alu_A[14]~355 (
// Equation(s):
// \my_processor|alu_A[14]~355_combout  = (\my_processor|alu_A[14]~354_combout  & ((\my_regfile|gen_registers[30].regs|dffe14|q~q ) # ((!\my_processor|FD_IR1|dffe20|q~q )))) # (!\my_processor|alu_A[14]~354_combout  & 
// (((\my_regfile|gen_registers[26].regs|dffe14|q~q  & \my_processor|FD_IR1|dffe20|q~q ))))

	.dataa(\my_regfile|gen_registers[30].regs|dffe14|q~q ),
	.datab(\my_processor|alu_A[14]~354_combout ),
	.datac(\my_regfile|gen_registers[26].regs|dffe14|q~q ),
	.datad(\my_processor|FD_IR1|dffe20|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[14]~355_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[14]~355 .lut_mask = 16'hB8CC;
defparam \my_processor|alu_A[14]~355 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y28_N8
cycloneive_lcell_comb \my_processor|alu_A[14]~361 (
// Equation(s):
// \my_processor|alu_A[14]~361_combout  = (\my_processor|FD_IR1|dffe19|q~q  & (((\my_processor|FD_IR1|dffe20|q~q )))) # (!\my_processor|FD_IR1|dffe19|q~q  & ((\my_processor|FD_IR1|dffe20|q~q  & ((\my_regfile|gen_registers[27].regs|dffe14|q~q ))) # 
// (!\my_processor|FD_IR1|dffe20|q~q  & (\my_regfile|gen_registers[19].regs|dffe14|q~q ))))

	.dataa(\my_processor|FD_IR1|dffe19|q~q ),
	.datab(\my_regfile|gen_registers[19].regs|dffe14|q~q ),
	.datac(\my_regfile|gen_registers[27].regs|dffe14|q~q ),
	.datad(\my_processor|FD_IR1|dffe20|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[14]~361_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[14]~361 .lut_mask = 16'hFA44;
defparam \my_processor|alu_A[14]~361 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y28_N18
cycloneive_lcell_comb \my_processor|alu_A[14]~362 (
// Equation(s):
// \my_processor|alu_A[14]~362_combout  = (\my_processor|FD_IR1|dffe19|q~q  & ((\my_processor|alu_A[14]~361_combout  & ((\my_regfile|gen_registers[31].regs|dffe14|q~q ))) # (!\my_processor|alu_A[14]~361_combout  & 
// (\my_regfile|gen_registers[23].regs|dffe14|q~q )))) # (!\my_processor|FD_IR1|dffe19|q~q  & (((\my_processor|alu_A[14]~361_combout ))))

	.dataa(\my_regfile|gen_registers[23].regs|dffe14|q~q ),
	.datab(\my_regfile|gen_registers[31].regs|dffe14|q~q ),
	.datac(\my_processor|FD_IR1|dffe19|q~q ),
	.datad(\my_processor|alu_A[14]~361_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[14]~362_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[14]~362 .lut_mask = 16'hCFA0;
defparam \my_processor|alu_A[14]~362 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y29_N10
cycloneive_lcell_comb \my_processor|alu_A[14]~356 (
// Equation(s):
// \my_processor|alu_A[14]~356_combout  = (\my_processor|FD_IR1|dffe19|q~q  & (\my_processor|FD_IR1|dffe20|q~q )) # (!\my_processor|FD_IR1|dffe19|q~q  & ((\my_processor|FD_IR1|dffe20|q~q  & ((\my_regfile|gen_registers[25].regs|dffe14|q~q ))) # 
// (!\my_processor|FD_IR1|dffe20|q~q  & (\my_regfile|gen_registers[17].regs|dffe14|q~q ))))

	.dataa(\my_processor|FD_IR1|dffe19|q~q ),
	.datab(\my_processor|FD_IR1|dffe20|q~q ),
	.datac(\my_regfile|gen_registers[17].regs|dffe14|q~q ),
	.datad(\my_regfile|gen_registers[25].regs|dffe14|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[14]~356_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[14]~356 .lut_mask = 16'hDC98;
defparam \my_processor|alu_A[14]~356 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y29_N8
cycloneive_lcell_comb \my_processor|alu_A[14]~357 (
// Equation(s):
// \my_processor|alu_A[14]~357_combout  = (\my_processor|FD_IR1|dffe19|q~q  & ((\my_processor|alu_A[14]~356_combout  & (\my_regfile|gen_registers[29].regs|dffe14|q~q )) # (!\my_processor|alu_A[14]~356_combout  & 
// ((\my_regfile|gen_registers[21].regs|dffe14|q~q ))))) # (!\my_processor|FD_IR1|dffe19|q~q  & (\my_processor|alu_A[14]~356_combout ))

	.dataa(\my_processor|FD_IR1|dffe19|q~q ),
	.datab(\my_processor|alu_A[14]~356_combout ),
	.datac(\my_regfile|gen_registers[29].regs|dffe14|q~q ),
	.datad(\my_regfile|gen_registers[21].regs|dffe14|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[14]~357_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[14]~357 .lut_mask = 16'hE6C4;
defparam \my_processor|alu_A[14]~357 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y29_N26
cycloneive_lcell_comb \my_processor|alu_A[14]~358 (
// Equation(s):
// \my_processor|alu_A[14]~358_combout  = (\my_processor|FD_IR1|dffe20|q~q  & (\my_processor|FD_IR1|dffe19|q~q )) # (!\my_processor|FD_IR1|dffe20|q~q  & ((\my_processor|FD_IR1|dffe19|q~q  & ((\my_regfile|gen_registers[20].regs|dffe14|q~q ))) # 
// (!\my_processor|FD_IR1|dffe19|q~q  & (\my_regfile|gen_registers[16].regs|dffe14|q~q ))))

	.dataa(\my_processor|FD_IR1|dffe20|q~q ),
	.datab(\my_processor|FD_IR1|dffe19|q~q ),
	.datac(\my_regfile|gen_registers[16].regs|dffe14|q~q ),
	.datad(\my_regfile|gen_registers[20].regs|dffe14|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[14]~358_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[14]~358 .lut_mask = 16'hDC98;
defparam \my_processor|alu_A[14]~358 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y29_N24
cycloneive_lcell_comb \my_processor|alu_A[14]~359 (
// Equation(s):
// \my_processor|alu_A[14]~359_combout  = (\my_processor|FD_IR1|dffe20|q~q  & ((\my_processor|alu_A[14]~358_combout  & (\my_regfile|gen_registers[28].regs|dffe14|q~q )) # (!\my_processor|alu_A[14]~358_combout  & 
// ((\my_regfile|gen_registers[24].regs|dffe14|q~q ))))) # (!\my_processor|FD_IR1|dffe20|q~q  & (((\my_processor|alu_A[14]~358_combout ))))

	.dataa(\my_regfile|gen_registers[28].regs|dffe14|q~q ),
	.datab(\my_regfile|gen_registers[24].regs|dffe14|q~q ),
	.datac(\my_processor|FD_IR1|dffe20|q~q ),
	.datad(\my_processor|alu_A[14]~358_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[14]~359_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[14]~359 .lut_mask = 16'hAFC0;
defparam \my_processor|alu_A[14]~359 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y29_N18
cycloneive_lcell_comb \my_processor|alu_A[14]~360 (
// Equation(s):
// \my_processor|alu_A[14]~360_combout  = (\my_processor|FD_IR1|dffe17|q~q  & ((\my_processor|FD_IR1|dffe18|q~q ) # ((\my_processor|alu_A[14]~357_combout )))) # (!\my_processor|FD_IR1|dffe17|q~q  & (!\my_processor|FD_IR1|dffe18|q~q  & 
// ((\my_processor|alu_A[14]~359_combout ))))

	.dataa(\my_processor|FD_IR1|dffe17|q~q ),
	.datab(\my_processor|FD_IR1|dffe18|q~q ),
	.datac(\my_processor|alu_A[14]~357_combout ),
	.datad(\my_processor|alu_A[14]~359_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[14]~360_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[14]~360 .lut_mask = 16'hB9A8;
defparam \my_processor|alu_A[14]~360 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y29_N24
cycloneive_lcell_comb \my_processor|alu_A[14]~363 (
// Equation(s):
// \my_processor|alu_A[14]~363_combout  = (\my_processor|FD_IR1|dffe18|q~q  & ((\my_processor|alu_A[14]~360_combout  & ((\my_processor|alu_A[14]~362_combout ))) # (!\my_processor|alu_A[14]~360_combout  & (\my_processor|alu_A[14]~355_combout )))) # 
// (!\my_processor|FD_IR1|dffe18|q~q  & (((\my_processor|alu_A[14]~360_combout ))))

	.dataa(\my_processor|alu_A[14]~355_combout ),
	.datab(\my_processor|FD_IR1|dffe18|q~q ),
	.datac(\my_processor|alu_A[14]~362_combout ),
	.datad(\my_processor|alu_A[14]~360_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[14]~363_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[14]~363 .lut_mask = 16'hF388;
defparam \my_processor|alu_A[14]~363 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y29_N2
cycloneive_lcell_comb \my_processor|alu_A[14]~364 (
// Equation(s):
// \my_processor|alu_A[14]~364_combout  = (\my_processor|alu_A[29]~27_combout  & ((\my_processor|alu_A[0]~26_combout ) # ((\my_processor|WM_bypass_data[14]~29_combout )))) # (!\my_processor|alu_A[29]~27_combout  & (!\my_processor|alu_A[0]~26_combout  & 
// ((\my_processor|alu_A[14]~363_combout ))))

	.dataa(\my_processor|alu_A[29]~27_combout ),
	.datab(\my_processor|alu_A[0]~26_combout ),
	.datac(\my_processor|WM_bypass_data[14]~29_combout ),
	.datad(\my_processor|alu_A[14]~363_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[14]~364_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[14]~364 .lut_mask = 16'hB9A8;
defparam \my_processor|alu_A[14]~364 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y29_N0
cycloneive_lcell_comb \my_processor|alu_A[14]~365 (
// Equation(s):
// \my_processor|alu_A[14]~365_combout  = (\my_processor|alu_A[29]~15_combout  & ((\my_processor|alu_A[14]~364_combout  & (\my_processor|alu_A[14]~353_combout )) # (!\my_processor|alu_A[14]~364_combout  & ((\my_processor|alu_A[14]~351_combout ))))) # 
// (!\my_processor|alu_A[29]~15_combout  & (((\my_processor|alu_A[14]~364_combout ))))

	.dataa(\my_processor|alu_A[14]~353_combout ),
	.datab(\my_processor|alu_A[29]~15_combout ),
	.datac(\my_processor|alu_A[14]~351_combout ),
	.datad(\my_processor|alu_A[14]~364_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[14]~365_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[14]~365 .lut_mask = 16'hBBC0;
defparam \my_processor|alu_A[14]~365 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y29_N30
cycloneive_lcell_comb \my_processor|alu_A[14]~366 (
// Equation(s):
// \my_processor|alu_A[14]~366_combout  = (\my_processor|A_bypass_MX_sel~3_combout  & (\my_processor|xm1|XMoutput|dffe14|q~q )) # (!\my_processor|A_bypass_MX_sel~3_combout  & ((\my_processor|alu_A[14]~365_combout )))

	.dataa(\my_processor|A_bypass_MX_sel~3_combout ),
	.datab(gnd),
	.datac(\my_processor|xm1|XMoutput|dffe14|q~q ),
	.datad(\my_processor|alu_A[14]~365_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[14]~366_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[14]~366 .lut_mask = 16'hF5A0;
defparam \my_processor|alu_A[14]~366 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N18
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_two_shifted[16]~25 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_two_shifted[16]~25_combout  = (\my_processor|dx1|DXIR|dffe10|q~q  & (\my_processor|alu_A[6]~534_combout )) # (!\my_processor|dx1|DXIR|dffe10|q~q  & ((\my_processor|alu_A[14]~366_combout )))

	.dataa(\my_processor|dx1|DXIR|dffe10|q~q ),
	.datab(gnd),
	.datac(\my_processor|alu_A[6]~534_combout ),
	.datad(\my_processor|alu_A[14]~366_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_two_shifted[16]~25_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_two_shifted[16]~25 .lut_mask = 16'hF5A0;
defparam \my_processor|aluer|shift_logical_left|mux_two_shifted[16]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N24
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_two_shifted[16]~32 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_two_shifted[16]~32_combout  = (\my_processor|dx1|DXIR|dffe9|q~q  & (\my_processor|aluer|shift_logical_left|mux_two_shifted[16]~6_combout )) # (!\my_processor|dx1|DXIR|dffe9|q~q  & 
// ((\my_processor|aluer|shift_logical_left|mux_two_shifted[16]~25_combout )))

	.dataa(gnd),
	.datab(\my_processor|aluer|shift_logical_left|mux_two_shifted[16]~6_combout ),
	.datac(\my_processor|dx1|DXIR|dffe9|q~q ),
	.datad(\my_processor|aluer|shift_logical_left|mux_two_shifted[16]~25_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_two_shifted[16]~32_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_two_shifted[16]~32 .lut_mask = 16'hCFC0;
defparam \my_processor|aluer|shift_logical_left|mux_two_shifted[16]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N22
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_one_shifted[17]~38 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_one_shifted[17]~38_combout  = (\my_processor|dx1|DXIR|dffe8|q~q  & (!\my_processor|dx1|DXIR|dffe11|q~q  & ((\my_processor|aluer|shift_logical_left|mux_two_shifted[16]~32_combout )))) # 
// (!\my_processor|dx1|DXIR|dffe8|q~q  & (((\my_processor|aluer|shift_logical_left|mux_two_shifted[18]~30_combout ))))

	.dataa(\my_processor|dx1|DXIR|dffe11|q~q ),
	.datab(\my_processor|aluer|shift_logical_left|mux_two_shifted[18]~30_combout ),
	.datac(\my_processor|dx1|DXIR|dffe8|q~q ),
	.datad(\my_processor|aluer|shift_logical_left|mux_two_shifted[16]~32_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_one_shifted[17]~38_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[17]~38 .lut_mask = 16'h5C0C;
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[17]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y27_N16
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[16]~136 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[16]~136_combout  = (\my_processor|alu_op[0]~0_combout  & (((\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[15]~59_combout ) # (\my_processor|dx1|DXIR|dffe7|q~q )))) # 
// (!\my_processor|alu_op[0]~0_combout  & (\my_processor|aluer|shift_logical_left|mux_one_shifted[17]~38_combout  & ((!\my_processor|dx1|DXIR|dffe7|q~q ))))

	.dataa(\my_processor|alu_op[0]~0_combout ),
	.datab(\my_processor|aluer|shift_logical_left|mux_one_shifted[17]~38_combout ),
	.datac(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[15]~59_combout ),
	.datad(\my_processor|dx1|DXIR|dffe7|q~q ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[16]~136_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[16]~136 .lut_mask = 16'hAAE4;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[16]~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y27_N30
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[16]~137 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[16]~137_combout  = (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[16]~136_combout  & ((\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[16]~57_combout ) # 
// ((!\my_processor|dx1|DXIR|dffe7|q~q )))) # (!\my_processor|aluer|mux_for_alu_out|mux_results|register_out[16]~136_combout  & (((\my_processor|dx1|DXIR|dffe7|q~q  & \my_processor|aluer|shift_logical_left|mux_one_shifted[16]~39_combout ))))

	.dataa(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[16]~57_combout ),
	.datab(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[16]~136_combout ),
	.datac(\my_processor|dx1|DXIR|dffe7|q~q ),
	.datad(\my_processor|aluer|shift_logical_left|mux_one_shifted[16]~39_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[16]~137_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[16]~137 .lut_mask = 16'hBC8C;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[16]~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N26
cycloneive_lcell_comb \my_processor|aluer|subtraction|eba_2|xor_sum0 (
// Equation(s):
// \my_processor|aluer|subtraction|eba_2|xor_sum0~combout  = \my_processor|alu_A[16]~324_combout  $ (\my_processor|aluer|subtraction|eba_1|orc7~combout  $ (\my_processor|alu_B[16]~40_combout ))

	.dataa(\my_processor|alu_A[16]~324_combout ),
	.datab(gnd),
	.datac(\my_processor|aluer|subtraction|eba_1|orc7~combout ),
	.datad(\my_processor|alu_B[16]~40_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|subtraction|eba_2|xor_sum0~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|subtraction|eba_2|xor_sum0 .lut_mask = 16'hA55A;
defparam \my_processor|aluer|subtraction|eba_2|xor_sum0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y29_N28
cycloneive_lcell_comb \my_processor|aluer|and_func|gen1[14].and_func (
// Equation(s):
// \my_processor|aluer|and_func|gen1[14].and_func~combout  = (\my_processor|alu_B[14]~36_combout  & ((\my_processor|A_bypass_MX_sel~3_combout  & (\my_processor|xm1|XMoutput|dffe14|q~q )) # (!\my_processor|A_bypass_MX_sel~3_combout  & 
// ((\my_processor|alu_A[14]~365_combout )))))

	.dataa(\my_processor|xm1|XMoutput|dffe14|q~q ),
	.datab(\my_processor|A_bypass_MX_sel~3_combout ),
	.datac(\my_processor|alu_A[14]~365_combout ),
	.datad(\my_processor|alu_B[14]~36_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|and_func|gen1[14].and_func~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|and_func|gen1[14].and_func .lut_mask = 16'hB800;
defparam \my_processor|aluer|and_func|gen1[14].and_func .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N14
cycloneive_lcell_comb \my_processor|aluer|addition|eba_1|orc6~0 (
// Equation(s):
// \my_processor|aluer|addition|eba_1|orc6~0_combout  = (\my_processor|aluer|addition|eba_1|orc5~0_combout  & ((\my_processor|alu_B[14]~36_combout ) # (\my_processor|alu_A[14]~366_combout )))

	.dataa(\my_processor|alu_B[14]~36_combout ),
	.datab(gnd),
	.datac(\my_processor|alu_A[14]~366_combout ),
	.datad(\my_processor|aluer|addition|eba_1|orc5~0_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|addition|eba_1|orc6~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|addition|eba_1|orc6~0 .lut_mask = 16'hFA00;
defparam \my_processor|aluer|addition|eba_1|orc6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y29_N10
cycloneive_lcell_comb \my_processor|aluer|addition|eba_1|orc7~0 (
// Equation(s):
// \my_processor|aluer|addition|eba_1|orc7~0_combout  = (\my_processor|alu_B[15]~38_combout  & ((\my_processor|alu_A[15]~345_combout ) # ((\my_processor|aluer|and_func|gen1[14].and_func~combout ) # (\my_processor|aluer|addition|eba_1|orc6~0_combout )))) # 
// (!\my_processor|alu_B[15]~38_combout  & (\my_processor|alu_A[15]~345_combout  & ((\my_processor|aluer|and_func|gen1[14].and_func~combout ) # (\my_processor|aluer|addition|eba_1|orc6~0_combout ))))

	.dataa(\my_processor|alu_B[15]~38_combout ),
	.datab(\my_processor|alu_A[15]~345_combout ),
	.datac(\my_processor|aluer|and_func|gen1[14].and_func~combout ),
	.datad(\my_processor|aluer|addition|eba_1|orc6~0_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|addition|eba_1|orc7~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|addition|eba_1|orc7~0 .lut_mask = 16'hEEE8;
defparam \my_processor|aluer|addition|eba_1|orc7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N16
cycloneive_lcell_comb \my_processor|aluer|addition|eba_2|xor_sum0 (
// Equation(s):
// \my_processor|aluer|addition|eba_2|xor_sum0~combout  = \my_processor|alu_A[16]~324_combout  $ (\my_processor|alu_B[16]~40_combout  $ (\my_processor|aluer|addition|eba_1|orc7~0_combout ))

	.dataa(\my_processor|alu_A[16]~324_combout ),
	.datab(\my_processor|alu_B[16]~40_combout ),
	.datac(\my_processor|aluer|addition|eba_1|orc7~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|aluer|addition|eba_2|xor_sum0~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|addition|eba_2|xor_sum0 .lut_mask = 16'h9696;
defparam \my_processor|aluer|addition|eba_2|xor_sum0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N6
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[16]~134 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[16]~134_combout  = (\my_processor|alu_op[0]~0_combout  & ((\my_processor|alu_op[1]~1_combout ) # ((!\my_processor|aluer|subtraction|eba_2|xor_sum0~combout )))) # 
// (!\my_processor|alu_op[0]~0_combout  & (!\my_processor|alu_op[1]~1_combout  & ((\my_processor|aluer|addition|eba_2|xor_sum0~combout ))))

	.dataa(\my_processor|alu_op[0]~0_combout ),
	.datab(\my_processor|alu_op[1]~1_combout ),
	.datac(\my_processor|aluer|subtraction|eba_2|xor_sum0~combout ),
	.datad(\my_processor|aluer|addition|eba_2|xor_sum0~combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[16]~134_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[16]~134 .lut_mask = 16'h9B8A;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[16]~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N10
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[16]~135 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[16]~135_combout  = (\my_processor|alu_A[16]~324_combout  & ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[16]~134_combout ) # ((\my_processor|alu_op[1]~1_combout  & 
// \my_processor|alu_B[16]~40_combout )))) # (!\my_processor|alu_A[16]~324_combout  & (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[16]~134_combout  & ((\my_processor|alu_B[16]~40_combout ) # (!\my_processor|alu_op[1]~1_combout ))))

	.dataa(\my_processor|alu_A[16]~324_combout ),
	.datab(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[16]~134_combout ),
	.datac(\my_processor|alu_op[1]~1_combout ),
	.datad(\my_processor|alu_B[16]~40_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[16]~135_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[16]~135 .lut_mask = 16'hEC8C;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[16]~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N14
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[16]~138 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[16]~138_combout  = (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout  & ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[16]~135_combout ) # 
// ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout  & \my_processor|aluer|mux_for_alu_out|mux_results|register_out[16]~137_combout )))) # (!\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout  & 
// (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout  & (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[16]~137_combout )))

	.dataa(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout ),
	.datab(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout ),
	.datac(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[16]~137_combout ),
	.datad(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[16]~135_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[16]~138_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[16]~138 .lut_mask = 16'hEAC0;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[16]~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y27_N15
dffeas \my_processor|xm1|XMoutput|dffe16|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[16]~138_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|XMoutput|dffe16|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|XMoutput|dffe16|q .is_wysiwyg = "true";
defparam \my_processor|xm1|XMoutput|dffe16|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y29_N12
cycloneive_lcell_comb \my_processor|aluer|and_func|gen1[16].and_func (
// Equation(s):
// \my_processor|aluer|and_func|gen1[16].and_func~combout  = (\my_processor|alu_B[16]~40_combout  & ((\my_processor|A_bypass_MX_sel~3_combout  & (\my_processor|xm1|XMoutput|dffe16|q~q )) # (!\my_processor|A_bypass_MX_sel~3_combout  & 
// ((\my_processor|alu_A[16]~323_combout )))))

	.dataa(\my_processor|A_bypass_MX_sel~3_combout ),
	.datab(\my_processor|xm1|XMoutput|dffe16|q~q ),
	.datac(\my_processor|alu_B[16]~40_combout ),
	.datad(\my_processor|alu_A[16]~323_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|and_func|gen1[16].and_func~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|and_func|gen1[16].and_func .lut_mask = 16'hD080;
defparam \my_processor|aluer|and_func|gen1[16].and_func .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y29_N0
cycloneive_lcell_comb \my_processor|aluer|addition|eba_2|orc0~0 (
// Equation(s):
// \my_processor|aluer|addition|eba_2|orc0~0_combout  = (\my_processor|aluer|addition|eba_1|orc7~0_combout  & ((\my_processor|alu_B[16]~40_combout ) # (\my_processor|alu_A[16]~324_combout )))

	.dataa(\my_processor|alu_B[16]~40_combout ),
	.datab(gnd),
	.datac(\my_processor|alu_A[16]~324_combout ),
	.datad(\my_processor|aluer|addition|eba_1|orc7~0_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|addition|eba_2|orc0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|addition|eba_2|orc0~0 .lut_mask = 16'hFA00;
defparam \my_processor|aluer|addition|eba_2|orc0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y29_N6
cycloneive_lcell_comb \my_processor|aluer|addition|eba_2|orc1~0 (
// Equation(s):
// \my_processor|aluer|addition|eba_2|orc1~0_combout  = (\my_processor|alu_A[17]~303_combout  & ((\my_processor|aluer|and_func|gen1[16].and_func~combout ) # ((\my_processor|alu_B[17]~42_combout ) # (\my_processor|aluer|addition|eba_2|orc0~0_combout )))) # 
// (!\my_processor|alu_A[17]~303_combout  & (\my_processor|alu_B[17]~42_combout  & ((\my_processor|aluer|and_func|gen1[16].and_func~combout ) # (\my_processor|aluer|addition|eba_2|orc0~0_combout ))))

	.dataa(\my_processor|aluer|and_func|gen1[16].and_func~combout ),
	.datab(\my_processor|alu_A[17]~303_combout ),
	.datac(\my_processor|alu_B[17]~42_combout ),
	.datad(\my_processor|aluer|addition|eba_2|orc0~0_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|addition|eba_2|orc1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|addition|eba_2|orc1~0 .lut_mask = 16'hFCE8;
defparam \my_processor|aluer|addition|eba_2|orc1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y29_N16
cycloneive_lcell_comb \my_processor|aluer|addition|eba_2|orc2~0 (
// Equation(s):
// \my_processor|aluer|addition|eba_2|orc2~0_combout  = (\my_processor|aluer|addition|eba_2|orc1~0_combout  & ((\my_processor|alu_B[18]~44_combout ) # (\my_processor|alu_A[18]~282_combout )))

	.dataa(\my_processor|alu_B[18]~44_combout ),
	.datab(\my_processor|alu_A[18]~282_combout ),
	.datac(gnd),
	.datad(\my_processor|aluer|addition|eba_2|orc1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|addition|eba_2|orc2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|addition|eba_2|orc2~0 .lut_mask = 16'hEE00;
defparam \my_processor|aluer|addition|eba_2|orc2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y29_N18
cycloneive_lcell_comb \my_processor|aluer|addition|eba_2|orc3~0 (
// Equation(s):
// \my_processor|aluer|addition|eba_2|orc3~0_combout  = (\my_processor|alu_A[19]~261_combout  & ((\my_processor|alu_B[19]~46_combout ) # ((\my_processor|aluer|and_func|gen1[18].and_func~combout ) # (\my_processor|aluer|addition|eba_2|orc2~0_combout )))) # 
// (!\my_processor|alu_A[19]~261_combout  & (\my_processor|alu_B[19]~46_combout  & ((\my_processor|aluer|and_func|gen1[18].and_func~combout ) # (\my_processor|aluer|addition|eba_2|orc2~0_combout ))))

	.dataa(\my_processor|alu_A[19]~261_combout ),
	.datab(\my_processor|alu_B[19]~46_combout ),
	.datac(\my_processor|aluer|and_func|gen1[18].and_func~combout ),
	.datad(\my_processor|aluer|addition|eba_2|orc2~0_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|addition|eba_2|orc3~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|addition|eba_2|orc3~0 .lut_mask = 16'hEEE8;
defparam \my_processor|aluer|addition|eba_2|orc3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y29_N20
cycloneive_lcell_comb \my_processor|aluer|addition|eba_2|orc4~1 (
// Equation(s):
// \my_processor|aluer|addition|eba_2|orc4~1_combout  = (\my_processor|aluer|addition|eba_2|orc3~0_combout  & ((\my_processor|alu_B[20]~48_combout ) # (\my_processor|alu_A[20]~240_combout )))

	.dataa(gnd),
	.datab(\my_processor|alu_B[20]~48_combout ),
	.datac(\my_processor|alu_A[20]~240_combout ),
	.datad(\my_processor|aluer|addition|eba_2|orc3~0_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|addition|eba_2|orc4~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|addition|eba_2|orc4~1 .lut_mask = 16'hFC00;
defparam \my_processor|aluer|addition|eba_2|orc4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y29_N2
cycloneive_lcell_comb \my_processor|aluer|addition|eba_2|orc5~0 (
// Equation(s):
// \my_processor|aluer|addition|eba_2|orc5~0_combout  = (\my_processor|alu_A[21]~219_combout  & ((\my_processor|alu_B[21]~50_combout ) # ((\my_processor|aluer|addition|eba_2|orc4~0_combout ) # (\my_processor|aluer|addition|eba_2|orc4~1_combout )))) # 
// (!\my_processor|alu_A[21]~219_combout  & (\my_processor|alu_B[21]~50_combout  & ((\my_processor|aluer|addition|eba_2|orc4~0_combout ) # (\my_processor|aluer|addition|eba_2|orc4~1_combout ))))

	.dataa(\my_processor|alu_A[21]~219_combout ),
	.datab(\my_processor|alu_B[21]~50_combout ),
	.datac(\my_processor|aluer|addition|eba_2|orc4~0_combout ),
	.datad(\my_processor|aluer|addition|eba_2|orc4~1_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|addition|eba_2|orc5~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|addition|eba_2|orc5~0 .lut_mask = 16'hEEE8;
defparam \my_processor|aluer|addition|eba_2|orc5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y29_N24
cycloneive_lcell_comb \my_processor|aluer|addition|eba_2|orc6~1 (
// Equation(s):
// \my_processor|aluer|addition|eba_2|orc6~1_combout  = (\my_processor|aluer|addition|eba_2|orc5~0_combout  & ((\my_processor|alu_A[22]~198_combout ) # (\my_processor|alu_B[22]~52_combout )))

	.dataa(gnd),
	.datab(\my_processor|alu_A[22]~198_combout ),
	.datac(\my_processor|alu_B[22]~52_combout ),
	.datad(\my_processor|aluer|addition|eba_2|orc5~0_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|addition|eba_2|orc6~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|addition|eba_2|orc6~1 .lut_mask = 16'hFC00;
defparam \my_processor|aluer|addition|eba_2|orc6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y29_N10
cycloneive_lcell_comb \my_processor|aluer|addition|eba_2|orc7~0 (
// Equation(s):
// \my_processor|aluer|addition|eba_2|orc7~0_combout  = (\my_processor|alu_B[23]~54_combout  & ((\my_processor|aluer|addition|eba_2|orc6~0_combout ) # ((\my_processor|alu_A[23]~177_combout ) # (\my_processor|aluer|addition|eba_2|orc6~1_combout )))) # 
// (!\my_processor|alu_B[23]~54_combout  & (\my_processor|alu_A[23]~177_combout  & ((\my_processor|aluer|addition|eba_2|orc6~0_combout ) # (\my_processor|aluer|addition|eba_2|orc6~1_combout ))))

	.dataa(\my_processor|aluer|addition|eba_2|orc6~0_combout ),
	.datab(\my_processor|alu_B[23]~54_combout ),
	.datac(\my_processor|alu_A[23]~177_combout ),
	.datad(\my_processor|aluer|addition|eba_2|orc6~1_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|addition|eba_2|orc7~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|addition|eba_2|orc7~0 .lut_mask = 16'hFCE8;
defparam \my_processor|aluer|addition|eba_2|orc7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N0
cycloneive_lcell_comb \my_processor|aluer|addition|eba_3|xor_sum0 (
// Equation(s):
// \my_processor|aluer|addition|eba_3|xor_sum0~combout  = \my_processor|alu_B[24]~56_combout  $ (\my_processor|aluer|addition|eba_2|orc7~0_combout  $ (\my_processor|alu_A[24]~156_combout ))

	.dataa(\my_processor|alu_B[24]~56_combout ),
	.datab(\my_processor|aluer|addition|eba_2|orc7~0_combout ),
	.datac(gnd),
	.datad(\my_processor|alu_A[24]~156_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|addition|eba_3|xor_sum0~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|addition|eba_3|xor_sum0 .lut_mask = 16'h9966;
defparam \my_processor|aluer|addition|eba_3|xor_sum0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N12
cycloneive_lcell_comb \my_processor|aluer|subtraction|eba_3|xor_sum0 (
// Equation(s):
// \my_processor|aluer|subtraction|eba_3|xor_sum0~combout  = \my_processor|alu_A[24]~156_combout  $ (\my_processor|alu_B[24]~56_combout  $ (\my_processor|aluer|subtraction|eba_2|orc7~combout ))

	.dataa(\my_processor|alu_A[24]~156_combout ),
	.datab(gnd),
	.datac(\my_processor|alu_B[24]~56_combout ),
	.datad(\my_processor|aluer|subtraction|eba_2|orc7~combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|subtraction|eba_3|xor_sum0~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|subtraction|eba_3|xor_sum0 .lut_mask = 16'hA55A;
defparam \my_processor|aluer|subtraction|eba_3|xor_sum0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N16
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[24]~94 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[24]~94_combout  = (\my_processor|alu_op[1]~1_combout  & (((\my_processor|alu_op[0]~0_combout )))) # (!\my_processor|alu_op[1]~1_combout  & ((\my_processor|alu_op[0]~0_combout  & 
// ((!\my_processor|aluer|subtraction|eba_3|xor_sum0~combout ))) # (!\my_processor|alu_op[0]~0_combout  & (\my_processor|aluer|addition|eba_3|xor_sum0~combout ))))

	.dataa(\my_processor|aluer|addition|eba_3|xor_sum0~combout ),
	.datab(\my_processor|alu_op[1]~1_combout ),
	.datac(\my_processor|alu_op[0]~0_combout ),
	.datad(\my_processor|aluer|subtraction|eba_3|xor_sum0~combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[24]~94_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[24]~94 .lut_mask = 16'hC2F2;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[24]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N12
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[24]~95 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[24]~95_combout  = (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[24]~94_combout  & ((\my_processor|alu_A[24]~156_combout ) # ((\my_processor|alu_B[24]~56_combout ) # 
// (!\my_processor|alu_op[1]~1_combout )))) # (!\my_processor|aluer|mux_for_alu_out|mux_results|register_out[24]~94_combout  & (\my_processor|alu_A[24]~156_combout  & (\my_processor|alu_op[1]~1_combout  & \my_processor|alu_B[24]~56_combout )))

	.dataa(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[24]~94_combout ),
	.datab(\my_processor|alu_A[24]~156_combout ),
	.datac(\my_processor|alu_op[1]~1_combout ),
	.datad(\my_processor|alu_B[24]~56_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[24]~95_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[24]~95 .lut_mask = 16'hEA8A;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[24]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N22
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[23]~36 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[23]~36_combout  = (!\my_processor|dx1|DXIR|dffe8|q~q  & ((\my_processor|dx1|DXIR|dffe9|q~q  & ((\my_processor|alu_A[28]~72_combout ))) # (!\my_processor|dx1|DXIR|dffe9|q~q  & 
// (\my_processor|alu_A[24]~156_combout ))))

	.dataa(\my_processor|alu_A[24]~156_combout ),
	.datab(\my_processor|dx1|DXIR|dffe8|q~q ),
	.datac(\my_processor|dx1|DXIR|dffe9|q~q ),
	.datad(\my_processor|alu_A[28]~72_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[23]~36_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[23]~36 .lut_mask = 16'h3202;
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[23]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N8
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_eight_zero|mux_four_one|bracket0[31]~1 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_eight_zero|mux_four_one|bracket0[31]~1_combout  = (!\my_processor|dx1|DXIR|dffe11|q~q  & !\my_processor|dx1|DXIR|dffe10|q~q )

	.dataa(gnd),
	.datab(\my_processor|dx1|DXIR|dffe11|q~q ),
	.datac(\my_processor|dx1|DXIR|dffe10|q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_eight_zero|mux_four_one|bracket0[31]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_eight_zero|mux_four_one|bracket0[31]~1 .lut_mask = 16'h0303;
defparam \my_processor|aluer|mux_for_alu_out|mux_eight_zero|mux_four_one|bracket0[31]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N24
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[23]~35 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[23]~35_combout  = (\my_processor|dx1|DXIR|dffe8|q~q  & ((\my_processor|dx1|DXIR|dffe9|q~q  & ((\my_processor|alu_A[30]~30_combout ))) # (!\my_processor|dx1|DXIR|dffe9|q~q  & 
// (\my_processor|alu_A[26]~114_combout ))))

	.dataa(\my_processor|dx1|DXIR|dffe9|q~q ),
	.datab(\my_processor|alu_A[26]~114_combout ),
	.datac(\my_processor|dx1|DXIR|dffe8|q~q ),
	.datad(\my_processor|alu_A[30]~30_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[23]~35_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[23]~35 .lut_mask = 16'hE040;
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[23]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N12
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[23]~37 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[23]~37_combout  = (\my_processor|aluer|mux_for_alu_out|mux_eight_zero|mux_four_one|bracket0[31]~1_combout  & ((\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[23]~36_combout ) # 
// ((\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[23]~35_combout )))) # (!\my_processor|aluer|mux_for_alu_out|mux_eight_zero|mux_four_one|bracket0[31]~1_combout  & (((\my_processor|alu_A[31]~666_combout ))))

	.dataa(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[23]~36_combout ),
	.datab(\my_processor|aluer|mux_for_alu_out|mux_eight_zero|mux_four_one|bracket0[31]~1_combout ),
	.datac(\my_processor|alu_A[31]~666_combout ),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[23]~35_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[23]~37_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[23]~37 .lut_mask = 16'hFCB8;
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[23]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N6
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[24]~96 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[24]~96_combout  = (\my_processor|alu_op[0]~0_combout  & ((\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[23]~37_combout ) # ((\my_processor|dx1|DXIR|dffe7|q~q )))) # 
// (!\my_processor|alu_op[0]~0_combout  & (((!\my_processor|dx1|DXIR|dffe7|q~q  & \my_processor|aluer|shift_logical_left|mux_one_shifted[25]~30_combout ))))

	.dataa(\my_processor|alu_op[0]~0_combout ),
	.datab(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[23]~37_combout ),
	.datac(\my_processor|dx1|DXIR|dffe7|q~q ),
	.datad(\my_processor|aluer|shift_logical_left|mux_one_shifted[25]~30_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[24]~96_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[24]~96 .lut_mask = 16'hADA8;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[24]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N16
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[24]~33 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[24]~33_combout  = (\my_processor|dx1|DXIR|dffe8|q~q  & ((\my_processor|dx1|DXIR|dffe11|q~q  & ((\my_processor|alu_A[31]~666_combout ))) # (!\my_processor|dx1|DXIR|dffe11|q~q  & 
// (\my_processor|alu_A[27]~93_combout ))))

	.dataa(\my_processor|dx1|DXIR|dffe11|q~q ),
	.datab(\my_processor|alu_A[27]~93_combout ),
	.datac(\my_processor|dx1|DXIR|dffe8|q~q ),
	.datad(\my_processor|alu_A[31]~666_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[24]~33_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[24]~33 .lut_mask = 16'hE040;
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[24]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N20
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[24]~32 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[24]~32_combout  = (!\my_processor|dx1|DXIR|dffe8|q~q  & ((\my_processor|dx1|DXIR|dffe9|q~q  & (\my_processor|alu_A[29]~51_combout )) # (!\my_processor|dx1|DXIR|dffe9|q~q  & 
// ((\my_processor|alu_A[25]~135_combout )))))

	.dataa(\my_processor|dx1|DXIR|dffe9|q~q ),
	.datab(\my_processor|dx1|DXIR|dffe8|q~q ),
	.datac(\my_processor|alu_A[29]~51_combout ),
	.datad(\my_processor|alu_A[25]~135_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[24]~32_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[24]~32 .lut_mask = 16'h3120;
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[24]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N30
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[24]~34 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[24]~34_combout  = (\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[25]~30_combout  & (\my_processor|alu_A[31]~666_combout )) # 
// (!\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[25]~30_combout  & (((\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[24]~33_combout ) # (\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[24]~32_combout ))))

	.dataa(\my_processor|alu_A[31]~666_combout ),
	.datab(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[24]~33_combout ),
	.datac(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[25]~30_combout ),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[24]~32_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[24]~34_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[24]~34 .lut_mask = 16'hAFAC;
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[24]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N16
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[24]~97 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[24]~97_combout  = (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[24]~96_combout  & (((\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[24]~34_combout ) # 
// (!\my_processor|dx1|DXIR|dffe7|q~q )))) # (!\my_processor|aluer|mux_for_alu_out|mux_results|register_out[24]~96_combout  & (\my_processor|aluer|shift_logical_left|mux_one_shifted[24]~31_combout  & (\my_processor|dx1|DXIR|dffe7|q~q )))

	.dataa(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[24]~96_combout ),
	.datab(\my_processor|aluer|shift_logical_left|mux_one_shifted[24]~31_combout ),
	.datac(\my_processor|dx1|DXIR|dffe7|q~q ),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[24]~34_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[24]~97_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[24]~97 .lut_mask = 16'hEA4A;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[24]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N22
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[24]~98 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[24]~98_combout  = (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[24]~95_combout  & ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout ) # 
// ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout  & \my_processor|aluer|mux_for_alu_out|mux_results|register_out[24]~97_combout )))) # (!\my_processor|aluer|mux_for_alu_out|mux_results|register_out[24]~95_combout  & 
// (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout  & ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[24]~97_combout ))))

	.dataa(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[24]~95_combout ),
	.datab(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout ),
	.datac(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout ),
	.datad(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[24]~97_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[24]~98_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[24]~98 .lut_mask = 16'hECA0;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[24]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y26_N23
dffeas \my_processor|xm1|XMoutput|dffe24|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[24]~98_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|XMoutput|dffe24|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|XMoutput|dffe24|q .is_wysiwyg = "true";
defparam \my_processor|xm1|XMoutput|dffe24|q .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y26_N25
dffeas \my_processor|mw1|MWout|dffe24|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|xm1|XMoutput|dffe24|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MWout|dffe24|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MWout|dffe24|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MWout|dffe24|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N24
cycloneive_lcell_comb \my_processor|WM_bypass_data[24]~48 (
// Equation(s):
// \my_processor|WM_bypass_data[24]~48_combout  = (!\my_processor|mw1|MWctrl|dffe18|q~q  & ((\my_processor|mw1|MWctrl|dffe16|q~q  & (\my_processor|mw1|MWmem|dffe24|q~q )) # (!\my_processor|mw1|MWctrl|dffe16|q~q  & ((\my_processor|mw1|MWout|dffe24|q~q )))))

	.dataa(\my_processor|mw1|MWmem|dffe24|q~q ),
	.datab(\my_processor|mw1|MWctrl|dffe16|q~q ),
	.datac(\my_processor|mw1|MWout|dffe24|q~q ),
	.datad(\my_processor|mw1|MWctrl|dffe18|q~q ),
	.cin(gnd),
	.combout(\my_processor|WM_bypass_data[24]~48_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|WM_bypass_data[24]~48 .lut_mask = 16'h00B8;
defparam \my_processor|WM_bypass_data[24]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y30_N6
cycloneive_lcell_comb \my_processor|WM_bypass_data[24]~49 (
// Equation(s):
// \my_processor|WM_bypass_data[24]~49_combout  = (\my_processor|WM_bypass_data[24]~48_combout ) # ((\my_processor|mw1|MW_oldPC|dffe24|q~q  & \my_processor|mw1|MWctrl|dffe18|q~q ))

	.dataa(gnd),
	.datab(\my_processor|mw1|MW_oldPC|dffe24|q~q ),
	.datac(\my_processor|mw1|MWctrl|dffe18|q~q ),
	.datad(\my_processor|WM_bypass_data[24]~48_combout ),
	.cin(gnd),
	.combout(\my_processor|WM_bypass_data[24]~49_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|WM_bypass_data[24]~49 .lut_mask = 16'hFFC0;
defparam \my_processor|WM_bypass_data[24]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y26_N7
dffeas \my_regfile|gen_registers[15].regs|dffe24|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[24]~49_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[15].regs|dffe24|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[15].regs|dffe24|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[15].regs|dffe24|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N18
cycloneive_lcell_comb \my_processor|dx1|B_in[24]~438 (
// Equation(s):
// \my_processor|dx1|B_in[24]~438_combout  = (\my_processor|ctrl_readRegB[1]~1_combout  & ((\my_processor|ctrl_readRegB[0]~0_combout ) # ((\my_regfile|gen_registers[14].regs|dffe24|q~q )))) # (!\my_processor|ctrl_readRegB[1]~1_combout  & 
// (!\my_processor|ctrl_readRegB[0]~0_combout  & ((\my_regfile|gen_registers[12].regs|dffe24|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datac(\my_regfile|gen_registers[14].regs|dffe24|q~q ),
	.datad(\my_regfile|gen_registers[12].regs|dffe24|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[24]~438_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[24]~438 .lut_mask = 16'hB9A8;
defparam \my_processor|dx1|B_in[24]~438 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N4
cycloneive_lcell_comb \my_processor|dx1|B_in[24]~439 (
// Equation(s):
// \my_processor|dx1|B_in[24]~439_combout  = (\my_processor|ctrl_readRegB[0]~0_combout  & ((\my_processor|dx1|B_in[24]~438_combout  & (\my_regfile|gen_registers[15].regs|dffe24|q~q )) # (!\my_processor|dx1|B_in[24]~438_combout  & 
// ((\my_regfile|gen_registers[13].regs|dffe24|q~q ))))) # (!\my_processor|ctrl_readRegB[0]~0_combout  & (((\my_processor|dx1|B_in[24]~438_combout ))))

	.dataa(\my_regfile|gen_registers[15].regs|dffe24|q~q ),
	.datab(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datac(\my_regfile|gen_registers[13].regs|dffe24|q~q ),
	.datad(\my_processor|dx1|B_in[24]~438_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[24]~439_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[24]~439 .lut_mask = 16'hBBC0;
defparam \my_processor|dx1|B_in[24]~439 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N20
cycloneive_lcell_comb \my_processor|dx1|B_in[24]~435 (
// Equation(s):
// \my_processor|dx1|B_in[24]~435_combout  = (\my_processor|ctrl_readRegB[1]~1_combout  & (((\my_processor|ctrl_readRegB[0]~0_combout )))) # (!\my_processor|ctrl_readRegB[1]~1_combout  & ((\my_processor|ctrl_readRegB[0]~0_combout  & 
// ((\my_regfile|gen_registers[9].regs|dffe24|q~q ))) # (!\my_processor|ctrl_readRegB[0]~0_combout  & (\my_regfile|gen_registers[8].regs|dffe24|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datab(\my_regfile|gen_registers[8].regs|dffe24|q~q ),
	.datac(\my_regfile|gen_registers[9].regs|dffe24|q~q ),
	.datad(\my_processor|ctrl_readRegB[0]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[24]~435_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[24]~435 .lut_mask = 16'hFA44;
defparam \my_processor|dx1|B_in[24]~435 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N2
cycloneive_lcell_comb \my_processor|dx1|B_in[24]~436 (
// Equation(s):
// \my_processor|dx1|B_in[24]~436_combout  = (\my_processor|dx1|B_in[24]~435_combout  & ((\my_regfile|gen_registers[11].regs|dffe24|q~q ) # ((!\my_processor|ctrl_readRegB[1]~1_combout )))) # (!\my_processor|dx1|B_in[24]~435_combout  & 
// (((\my_regfile|gen_registers[10].regs|dffe24|q~q  & \my_processor|ctrl_readRegB[1]~1_combout ))))

	.dataa(\my_regfile|gen_registers[11].regs|dffe24|q~q ),
	.datab(\my_processor|dx1|B_in[24]~435_combout ),
	.datac(\my_regfile|gen_registers[10].regs|dffe24|q~q ),
	.datad(\my_processor|ctrl_readRegB[1]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[24]~436_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[24]~436 .lut_mask = 16'hB8CC;
defparam \my_processor|dx1|B_in[24]~436 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N26
cycloneive_lcell_comb \my_processor|dx1|B_in[24]~432 (
// Equation(s):
// \my_processor|dx1|B_in[24]~432_combout  = (\my_processor|ctrl_readRegB[1]~1_combout  & (((\my_regfile|gen_registers[6].regs|dffe24|q~q ) # (\my_processor|ctrl_readRegB[0]~0_combout )))) # (!\my_processor|ctrl_readRegB[1]~1_combout  & 
// (\my_regfile|gen_registers[4].regs|dffe24|q~q  & ((!\my_processor|ctrl_readRegB[0]~0_combout ))))

	.dataa(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datab(\my_regfile|gen_registers[4].regs|dffe24|q~q ),
	.datac(\my_regfile|gen_registers[6].regs|dffe24|q~q ),
	.datad(\my_processor|ctrl_readRegB[0]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[24]~432_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[24]~432 .lut_mask = 16'hAAE4;
defparam \my_processor|dx1|B_in[24]~432 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N14
cycloneive_lcell_comb \my_processor|dx1|B_in[24]~433 (
// Equation(s):
// \my_processor|dx1|B_in[24]~433_combout  = (\my_processor|dx1|B_in[24]~432_combout  & (((\my_regfile|gen_registers[7].regs|dffe24|q~q )) # (!\my_processor|ctrl_readRegB[0]~0_combout ))) # (!\my_processor|dx1|B_in[24]~432_combout  & 
// (\my_processor|ctrl_readRegB[0]~0_combout  & (\my_regfile|gen_registers[5].regs|dffe24|q~q )))

	.dataa(\my_processor|dx1|B_in[24]~432_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datac(\my_regfile|gen_registers[5].regs|dffe24|q~q ),
	.datad(\my_regfile|gen_registers[7].regs|dffe24|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[24]~433_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[24]~433 .lut_mask = 16'hEA62;
defparam \my_processor|dx1|B_in[24]~433 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N26
cycloneive_lcell_comb \my_processor|dx1|B_in[24]~434 (
// Equation(s):
// \my_processor|dx1|B_in[24]~434_combout  = (\my_processor|dx1|DXB|dffe5|q~11_combout  & (\my_processor|dx1|DXB|dffe5|q~9_combout )) # (!\my_processor|dx1|DXB|dffe5|q~11_combout  & ((\my_processor|dx1|DXB|dffe5|q~9_combout  & 
// (\my_regfile|gen_registers[3].regs|dffe24|q~q )) # (!\my_processor|dx1|DXB|dffe5|q~9_combout  & ((\my_regfile|gen_registers[2].regs|dffe24|q~q )))))

	.dataa(\my_processor|dx1|DXB|dffe5|q~11_combout ),
	.datab(\my_processor|dx1|DXB|dffe5|q~9_combout ),
	.datac(\my_regfile|gen_registers[3].regs|dffe24|q~q ),
	.datad(\my_regfile|gen_registers[2].regs|dffe24|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[24]~434_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[24]~434 .lut_mask = 16'hD9C8;
defparam \my_processor|dx1|B_in[24]~434 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N24
cycloneive_lcell_comb \my_processor|dx1|B_in[24]~437 (
// Equation(s):
// \my_processor|dx1|B_in[24]~437_combout  = (\my_processor|dx1|DXB|dffe5|q~11_combout  & ((\my_processor|dx1|B_in[24]~434_combout  & (\my_processor|dx1|B_in[24]~436_combout )) # (!\my_processor|dx1|B_in[24]~434_combout  & 
// ((\my_processor|dx1|B_in[24]~433_combout ))))) # (!\my_processor|dx1|DXB|dffe5|q~11_combout  & (((\my_processor|dx1|B_in[24]~434_combout ))))

	.dataa(\my_processor|dx1|B_in[24]~436_combout ),
	.datab(\my_processor|dx1|DXB|dffe5|q~11_combout ),
	.datac(\my_processor|dx1|B_in[24]~433_combout ),
	.datad(\my_processor|dx1|B_in[24]~434_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[24]~437_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[24]~437 .lut_mask = 16'hBBC0;
defparam \my_processor|dx1|B_in[24]~437 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N4
cycloneive_lcell_comb \my_processor|dx1|DXB|dffe24|q~0 (
// Equation(s):
// \my_processor|dx1|DXB|dffe24|q~0_combout  = (\my_processor|dx1|DXB|dffe5|q~12_combout  & (\my_processor|dx1|B_in[24]~439_combout )) # (!\my_processor|dx1|DXB|dffe5|q~12_combout  & ((\my_processor|dx1|B_in[24]~437_combout )))

	.dataa(\my_processor|dx1|B_in[24]~439_combout ),
	.datab(\my_processor|dx1|DXB|dffe5|q~12_combout ),
	.datac(gnd),
	.datad(\my_processor|dx1|B_in[24]~437_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|DXB|dffe24|q~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|DXB|dffe24|q~0 .lut_mask = 16'hBB88;
defparam \my_processor|dx1|DXB|dffe24|q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y29_N6
cycloneive_lcell_comb \my_processor|dx1|B_in[24]~444 (
// Equation(s):
// \my_processor|dx1|B_in[24]~444_combout  = (\my_processor|ctrl_readRegB[3]~3_combout  & (((\my_processor|ctrl_readRegB[2]~2_combout )))) # (!\my_processor|ctrl_readRegB[3]~3_combout  & ((\my_processor|ctrl_readRegB[2]~2_combout  & 
// ((\my_regfile|gen_registers[20].regs|dffe24|q~q ))) # (!\my_processor|ctrl_readRegB[2]~2_combout  & (\my_regfile|gen_registers[16].regs|dffe24|q~q ))))

	.dataa(\my_regfile|gen_registers[16].regs|dffe24|q~q ),
	.datab(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datac(\my_regfile|gen_registers[20].regs|dffe24|q~q ),
	.datad(\my_processor|ctrl_readRegB[2]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[24]~444_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[24]~444 .lut_mask = 16'hFC22;
defparam \my_processor|dx1|B_in[24]~444 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y29_N0
cycloneive_lcell_comb \my_processor|dx1|B_in[24]~445 (
// Equation(s):
// \my_processor|dx1|B_in[24]~445_combout  = (\my_processor|dx1|B_in[24]~444_combout  & (((\my_regfile|gen_registers[28].regs|dffe24|q~q )) # (!\my_processor|ctrl_readRegB[3]~3_combout ))) # (!\my_processor|dx1|B_in[24]~444_combout  & 
// (\my_processor|ctrl_readRegB[3]~3_combout  & (\my_regfile|gen_registers[24].regs|dffe24|q~q )))

	.dataa(\my_processor|dx1|B_in[24]~444_combout ),
	.datab(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datac(\my_regfile|gen_registers[24].regs|dffe24|q~q ),
	.datad(\my_regfile|gen_registers[28].regs|dffe24|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[24]~445_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[24]~445 .lut_mask = 16'hEA62;
defparam \my_processor|dx1|B_in[24]~445 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y30_N14
cycloneive_lcell_comb \my_processor|dx1|B_in[24]~442 (
// Equation(s):
// \my_processor|dx1|B_in[24]~442_combout  = (\my_processor|ctrl_readRegB[2]~2_combout  & (\my_processor|ctrl_readRegB[3]~3_combout )) # (!\my_processor|ctrl_readRegB[2]~2_combout  & ((\my_processor|ctrl_readRegB[3]~3_combout  & 
// (\my_regfile|gen_registers[25].regs|dffe24|q~q )) # (!\my_processor|ctrl_readRegB[3]~3_combout  & ((\my_regfile|gen_registers[17].regs|dffe24|q~q )))))

	.dataa(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datab(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datac(\my_regfile|gen_registers[25].regs|dffe24|q~q ),
	.datad(\my_regfile|gen_registers[17].regs|dffe24|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[24]~442_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[24]~442 .lut_mask = 16'hD9C8;
defparam \my_processor|dx1|B_in[24]~442 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y30_N16
cycloneive_lcell_comb \my_processor|dx1|B_in[24]~443 (
// Equation(s):
// \my_processor|dx1|B_in[24]~443_combout  = (\my_processor|ctrl_readRegB[2]~2_combout  & ((\my_processor|dx1|B_in[24]~442_combout  & ((\my_regfile|gen_registers[29].regs|dffe24|q~q ))) # (!\my_processor|dx1|B_in[24]~442_combout  & 
// (\my_regfile|gen_registers[21].regs|dffe24|q~q )))) # (!\my_processor|ctrl_readRegB[2]~2_combout  & (\my_processor|dx1|B_in[24]~442_combout ))

	.dataa(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datab(\my_processor|dx1|B_in[24]~442_combout ),
	.datac(\my_regfile|gen_registers[21].regs|dffe24|q~q ),
	.datad(\my_regfile|gen_registers[29].regs|dffe24|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[24]~443_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[24]~443 .lut_mask = 16'hEC64;
defparam \my_processor|dx1|B_in[24]~443 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y30_N20
cycloneive_lcell_comb \my_processor|dx1|B_in[24]~446 (
// Equation(s):
// \my_processor|dx1|B_in[24]~446_combout  = (\my_processor|ctrl_readRegB[1]~1_combout  & (\my_processor|ctrl_readRegB[0]~0_combout )) # (!\my_processor|ctrl_readRegB[1]~1_combout  & ((\my_processor|ctrl_readRegB[0]~0_combout  & 
// ((\my_processor|dx1|B_in[24]~443_combout ))) # (!\my_processor|ctrl_readRegB[0]~0_combout  & (\my_processor|dx1|B_in[24]~445_combout ))))

	.dataa(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datac(\my_processor|dx1|B_in[24]~445_combout ),
	.datad(\my_processor|dx1|B_in[24]~443_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[24]~446_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[24]~446 .lut_mask = 16'hDC98;
defparam \my_processor|dx1|B_in[24]~446 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y31_N28
cycloneive_lcell_comb \my_processor|dx1|B_in[24]~440 (
// Equation(s):
// \my_processor|dx1|B_in[24]~440_combout  = (\my_processor|ctrl_readRegB[3]~3_combout  & (((\my_processor|ctrl_readRegB[2]~2_combout )))) # (!\my_processor|ctrl_readRegB[3]~3_combout  & ((\my_processor|ctrl_readRegB[2]~2_combout  & 
// ((\my_regfile|gen_registers[22].regs|dffe24|q~q ))) # (!\my_processor|ctrl_readRegB[2]~2_combout  & (\my_regfile|gen_registers[18].regs|dffe24|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datab(\my_regfile|gen_registers[18].regs|dffe24|q~q ),
	.datac(\my_regfile|gen_registers[22].regs|dffe24|q~q ),
	.datad(\my_processor|ctrl_readRegB[2]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[24]~440_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[24]~440 .lut_mask = 16'hFA44;
defparam \my_processor|dx1|B_in[24]~440 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y31_N18
cycloneive_lcell_comb \my_processor|dx1|B_in[24]~441 (
// Equation(s):
// \my_processor|dx1|B_in[24]~441_combout  = (\my_processor|dx1|B_in[24]~440_combout  & (((\my_regfile|gen_registers[30].regs|dffe24|q~q ) # (!\my_processor|ctrl_readRegB[3]~3_combout )))) # (!\my_processor|dx1|B_in[24]~440_combout  & 
// (\my_regfile|gen_registers[26].regs|dffe24|q~q  & ((\my_processor|ctrl_readRegB[3]~3_combout ))))

	.dataa(\my_regfile|gen_registers[26].regs|dffe24|q~q ),
	.datab(\my_processor|dx1|B_in[24]~440_combout ),
	.datac(\my_regfile|gen_registers[30].regs|dffe24|q~q ),
	.datad(\my_processor|ctrl_readRegB[3]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[24]~441_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[24]~441 .lut_mask = 16'hE2CC;
defparam \my_processor|dx1|B_in[24]~441 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y27_N8
cycloneive_lcell_comb \my_processor|dx1|B_in[24]~447 (
// Equation(s):
// \my_processor|dx1|B_in[24]~447_combout  = (\my_processor|ctrl_readRegB[3]~3_combout  & (((\my_regfile|gen_registers[27].regs|dffe24|q~q ) # (\my_processor|ctrl_readRegB[2]~2_combout )))) # (!\my_processor|ctrl_readRegB[3]~3_combout  & 
// (\my_regfile|gen_registers[19].regs|dffe24|q~q  & ((!\my_processor|ctrl_readRegB[2]~2_combout ))))

	.dataa(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datab(\my_regfile|gen_registers[19].regs|dffe24|q~q ),
	.datac(\my_regfile|gen_registers[27].regs|dffe24|q~q ),
	.datad(\my_processor|ctrl_readRegB[2]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[24]~447_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[24]~447 .lut_mask = 16'hAAE4;
defparam \my_processor|dx1|B_in[24]~447 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y27_N2
cycloneive_lcell_comb \my_processor|dx1|B_in[24]~448 (
// Equation(s):
// \my_processor|dx1|B_in[24]~448_combout  = (\my_processor|dx1|B_in[24]~447_combout  & (((\my_regfile|gen_registers[31].regs|dffe24|q~q ) # (!\my_processor|ctrl_readRegB[2]~2_combout )))) # (!\my_processor|dx1|B_in[24]~447_combout  & 
// (\my_regfile|gen_registers[23].regs|dffe24|q~q  & ((\my_processor|ctrl_readRegB[2]~2_combout ))))

	.dataa(\my_regfile|gen_registers[23].regs|dffe24|q~q ),
	.datab(\my_processor|dx1|B_in[24]~447_combout ),
	.datac(\my_regfile|gen_registers[31].regs|dffe24|q~q ),
	.datad(\my_processor|ctrl_readRegB[2]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[24]~448_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[24]~448 .lut_mask = 16'hE2CC;
defparam \my_processor|dx1|B_in[24]~448 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N30
cycloneive_lcell_comb \my_processor|dx1|B_in[24]~449 (
// Equation(s):
// \my_processor|dx1|B_in[24]~449_combout  = (\my_processor|ctrl_readRegB[1]~1_combout  & ((\my_processor|dx1|B_in[24]~446_combout  & ((\my_processor|dx1|B_in[24]~448_combout ))) # (!\my_processor|dx1|B_in[24]~446_combout  & 
// (\my_processor|dx1|B_in[24]~441_combout )))) # (!\my_processor|ctrl_readRegB[1]~1_combout  & (\my_processor|dx1|B_in[24]~446_combout ))

	.dataa(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datab(\my_processor|dx1|B_in[24]~446_combout ),
	.datac(\my_processor|dx1|B_in[24]~441_combout ),
	.datad(\my_processor|dx1|B_in[24]~448_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[24]~449_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[24]~449 .lut_mask = 16'hEC64;
defparam \my_processor|dx1|B_in[24]~449 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y23_N5
dffeas \my_processor|dx1|DXB|dffe24|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|DXB|dffe24|q~0_combout ),
	.asdata(\my_processor|dx1|B_in[24]~449_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\my_processor|dx1|DXB|dffe5|q~10_combout ),
	.sload(\my_processor|ctrl_readRegB[4]~4_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXB|dffe24|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXB|dffe24|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXB|dffe24|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N0
cycloneive_lcell_comb \my_processor|PC_calculated[24]~89 (
// Equation(s):
// \my_processor|PC_calculated[24]~89_combout  = (\my_processor|dx1|FDPC|dffe23|q~q  & (\my_processor|dx1|FDPC|dffe22|q~q  & (!\my_processor|dx1|DXIR|dffe16|q~q  & \my_processor|PCadder_branch|eba_2|orc5~0_combout ))) # (!\my_processor|dx1|FDPC|dffe23|q~q  & 
// (!\my_processor|dx1|FDPC|dffe22|q~q  & (\my_processor|dx1|DXIR|dffe16|q~q  & !\my_processor|PCadder_branch|eba_2|orc5~0_combout )))

	.dataa(\my_processor|dx1|FDPC|dffe23|q~q ),
	.datab(\my_processor|dx1|FDPC|dffe22|q~q ),
	.datac(\my_processor|dx1|DXIR|dffe16|q~q ),
	.datad(\my_processor|PCadder_branch|eba_2|orc5~0_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[24]~89_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[24]~89 .lut_mask = 16'h0810;
defparam \my_processor|PC_calculated[24]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N6
cycloneive_lcell_comb \my_processor|PC_calculated[24]~90 (
// Equation(s):
// \my_processor|PC_calculated[24]~90_combout  = (\my_processor|flush~1_combout  & (\my_processor|dx1|FDPC|dffe24|q~q  $ (((\my_processor|PC_calculated[24]~89_combout  & \my_processor|PC|dffe26|q~0_combout ))))) # (!\my_processor|flush~1_combout  & 
// (((\my_processor|PC|dffe26|q~0_combout ))))

	.dataa(\my_processor|flush~1_combout ),
	.datab(\my_processor|dx1|FDPC|dffe24|q~q ),
	.datac(\my_processor|PC_calculated[24]~89_combout ),
	.datad(\my_processor|PC|dffe26|q~0_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[24]~90_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[24]~90 .lut_mask = 16'h7D88;
defparam \my_processor|PC_calculated[24]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N20
cycloneive_lcell_comb \my_processor|PC_calculated[24]~91 (
// Equation(s):
// \my_processor|PC_calculated[24]~91_combout  = (\my_processor|flush~1_combout  & (((\my_processor|PC_calculated[24]~90_combout )))) # (!\my_processor|flush~1_combout  & ((\my_processor|PC_calculated[24]~90_combout  & (\my_processor|dx1|DXB|dffe24|q~q )) # 
// (!\my_processor|PC_calculated[24]~90_combout  & ((\my_processor|dx1|DXIR|dffe24|q~q )))))

	.dataa(\my_processor|dx1|DXB|dffe24|q~q ),
	.datab(\my_processor|flush~1_combout ),
	.datac(\my_processor|dx1|DXIR|dffe24|q~q ),
	.datad(\my_processor|PC_calculated[24]~90_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[24]~91_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[24]~91 .lut_mask = 16'hEE30;
defparam \my_processor|PC_calculated[24]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N10
cycloneive_lcell_comb \my_processor|PC_calculated[24]~130 (
// Equation(s):
// \my_processor|PC_calculated[24]~130_combout  = (\my_processor|flush~1_combout  & ((\my_processor|flush~0_combout  & (\my_processor|PCadder|eba_3|xor_sum0~combout )) # (!\my_processor|flush~0_combout  & ((\my_processor|PC_calculated[24]~91_combout ))))) # 
// (!\my_processor|flush~1_combout  & (((\my_processor|PC_calculated[24]~91_combout ))))

	.dataa(\my_processor|PCadder|eba_3|xor_sum0~combout ),
	.datab(\my_processor|flush~1_combout ),
	.datac(\my_processor|flush~0_combout ),
	.datad(\my_processor|PC_calculated[24]~91_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[24]~130_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[24]~130 .lut_mask = 16'hBF80;
defparam \my_processor|PC_calculated[24]~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y29_N11
dffeas \my_processor|PC|dffe24|q (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\my_processor|PC_calculated[24]~130_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|PC|dffe24|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|PC|dffe24|q .is_wysiwyg = "true";
defparam \my_processor|PC|dffe24|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N18
cycloneive_lcell_comb \my_processor|PC_in_FD[24]~24 (
// Equation(s):
// \my_processor|PC_in_FD[24]~24_combout  = (\my_processor|flush~0_combout  & (\my_processor|PC|dffe24|q~q  & \my_processor|flush~1_combout ))

	.dataa(\my_processor|flush~0_combout ),
	.datab(\my_processor|PC|dffe24|q~q ),
	.datac(gnd),
	.datad(\my_processor|flush~1_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_in_FD[24]~24_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_in_FD[24]~24 .lut_mask = 16'h8800;
defparam \my_processor|PC_in_FD[24]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y32_N19
dffeas \my_processor|PC_FD1|dffe24|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|PC_in_FD[24]~24_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|PC_FD1|dffe24|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|PC_FD1|dffe24|q .is_wysiwyg = "true";
defparam \my_processor|PC_FD1|dffe24|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N24
cycloneive_lcell_comb \my_processor|dx1|PC_in[24]~24 (
// Equation(s):
// \my_processor|dx1|PC_in[24]~24_combout  = (\my_processor|flush~0_combout  & (\my_processor|flush~1_combout  & \my_processor|PC_FD1|dffe24|q~q ))

	.dataa(\my_processor|flush~0_combout ),
	.datab(\my_processor|flush~1_combout ),
	.datac(gnd),
	.datad(\my_processor|PC_FD1|dffe24|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|PC_in[24]~24_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|PC_in[24]~24 .lut_mask = 16'h8800;
defparam \my_processor|dx1|PC_in[24]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y32_N25
dffeas \my_processor|dx1|FDPC|dffe24|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|PC_in[24]~24_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|FDPC|dffe24|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|FDPC|dffe24|q .is_wysiwyg = "true";
defparam \my_processor|dx1|FDPC|dffe24|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N28
cycloneive_lcell_comb \my_processor|PCadder_branch|eba_2|orc6~0 (
// Equation(s):
// \my_processor|PCadder_branch|eba_2|orc6~0_combout  = (\my_processor|dx1|DXIR|dffe16|q~q  & ((\my_processor|dx1|FDPC|dffe22|q~q ) # (\my_processor|PCadder_branch|eba_2|orc5~0_combout ))) # (!\my_processor|dx1|DXIR|dffe16|q~q  & 
// (\my_processor|dx1|FDPC|dffe22|q~q  & \my_processor|PCadder_branch|eba_2|orc5~0_combout ))

	.dataa(\my_processor|dx1|DXIR|dffe16|q~q ),
	.datab(\my_processor|dx1|FDPC|dffe22|q~q ),
	.datac(gnd),
	.datad(\my_processor|PCadder_branch|eba_2|orc5~0_combout ),
	.cin(gnd),
	.combout(\my_processor|PCadder_branch|eba_2|orc6~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder_branch|eba_2|orc6~0 .lut_mask = 16'hEE88;
defparam \my_processor|PCadder_branch|eba_2|orc6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N2
cycloneive_lcell_comb \my_processor|PCadder_branch|eba_3|orc0~0 (
// Equation(s):
// \my_processor|PCadder_branch|eba_3|orc0~0_combout  = (\my_processor|dx1|DXIR|dffe16|q~q  & ((\my_processor|dx1|FDPC|dffe24|q~q ) # ((\my_processor|dx1|FDPC|dffe23|q~q ) # (\my_processor|PCadder_branch|eba_2|orc6~0_combout )))) # 
// (!\my_processor|dx1|DXIR|dffe16|q~q  & (\my_processor|dx1|FDPC|dffe24|q~q  & (\my_processor|dx1|FDPC|dffe23|q~q  & \my_processor|PCadder_branch|eba_2|orc6~0_combout )))

	.dataa(\my_processor|dx1|DXIR|dffe16|q~q ),
	.datab(\my_processor|dx1|FDPC|dffe24|q~q ),
	.datac(\my_processor|dx1|FDPC|dffe23|q~q ),
	.datad(\my_processor|PCadder_branch|eba_2|orc6~0_combout ),
	.cin(gnd),
	.combout(\my_processor|PCadder_branch|eba_3|orc0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder_branch|eba_3|orc0~0 .lut_mask = 16'hEAA8;
defparam \my_processor|PCadder_branch|eba_3|orc0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N14
cycloneive_lcell_comb \my_processor|PCadder_branch|eba_3|orc2~0 (
// Equation(s):
// \my_processor|PCadder_branch|eba_3|orc2~0_combout  = (\my_processor|dx1|DXIR|dffe16|q~q  & ((\my_processor|dx1|FDPC|dffe25|q~q ) # ((\my_processor|dx1|FDPC|dffe26|q~q ) # (\my_processor|PCadder_branch|eba_3|orc0~0_combout )))) # 
// (!\my_processor|dx1|DXIR|dffe16|q~q  & (\my_processor|dx1|FDPC|dffe25|q~q  & (\my_processor|dx1|FDPC|dffe26|q~q  & \my_processor|PCadder_branch|eba_3|orc0~0_combout )))

	.dataa(\my_processor|dx1|DXIR|dffe16|q~q ),
	.datab(\my_processor|dx1|FDPC|dffe25|q~q ),
	.datac(\my_processor|dx1|FDPC|dffe26|q~q ),
	.datad(\my_processor|PCadder_branch|eba_3|orc0~0_combout ),
	.cin(gnd),
	.combout(\my_processor|PCadder_branch|eba_3|orc2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder_branch|eba_3|orc2~0 .lut_mask = 16'hEAA8;
defparam \my_processor|PCadder_branch|eba_3|orc2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N22
cycloneive_lcell_comb \my_processor|PC_calculated[27]~100 (
// Equation(s):
// \my_processor|PC_calculated[27]~100_combout  = \my_processor|dx1|FDPC|dffe27|q~q  $ (((\my_processor|PC_calculated[27]~99_combout  & (\my_processor|PCadder_branch|eba_3|orc2~0_combout  $ (\my_processor|dx1|DXIR|dffe16|q~q )))))

	.dataa(\my_processor|PCadder_branch|eba_3|orc2~0_combout ),
	.datab(\my_processor|dx1|DXIR|dffe16|q~q ),
	.datac(\my_processor|dx1|FDPC|dffe27|q~q ),
	.datad(\my_processor|PC_calculated[27]~99_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[27]~100_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[27]~100 .lut_mask = 16'h96F0;
defparam \my_processor|PC_calculated[27]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N8
cycloneive_lcell_comb \my_processor|PC_calculated[27]~101 (
// Equation(s):
// \my_processor|PC_calculated[27]~101_combout  = (\my_processor|PC_calculated[27]~97_combout  & ((\my_processor|PC|dffe27|q~0_combout  & (\my_processor|PC_calculated[27]~99_combout )) # (!\my_processor|PC|dffe27|q~0_combout  & 
// ((\my_processor|PC_calculated[27]~100_combout )))))

	.dataa(\my_processor|PC|dffe27|q~0_combout ),
	.datab(\my_processor|PC_calculated[27]~97_combout ),
	.datac(\my_processor|PC_calculated[27]~99_combout ),
	.datad(\my_processor|PC_calculated[27]~100_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[27]~101_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[27]~101 .lut_mask = 16'hC480;
defparam \my_processor|PC_calculated[27]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y29_N9
dffeas \my_processor|PC|dffe27|q (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\my_processor|PC_calculated[27]~101_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|PC|dffe27|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|PC|dffe27|q .is_wysiwyg = "true";
defparam \my_processor|PC|dffe27|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N16
cycloneive_lcell_comb \my_processor|PCadder|eba_3|xor_sum4 (
// Equation(s):
// \my_processor|PCadder|eba_3|xor_sum4~combout  = \my_processor|PC|dffe28|q~q  $ (((\my_processor|PC|dffe26|q~q  & (\my_processor|PCadder|eba_3|andc1~combout  & \my_processor|PC|dffe27|q~q ))))

	.dataa(\my_processor|PC|dffe28|q~q ),
	.datab(\my_processor|PC|dffe26|q~q ),
	.datac(\my_processor|PCadder|eba_3|andc1~combout ),
	.datad(\my_processor|PC|dffe27|q~q ),
	.cin(gnd),
	.combout(\my_processor|PCadder|eba_3|xor_sum4~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder|eba_3|xor_sum4 .lut_mask = 16'h6AAA;
defparam \my_processor|PCadder|eba_3|xor_sum4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N26
cycloneive_lcell_comb \my_processor|PC_in_FD[28]~28 (
// Equation(s):
// \my_processor|PC_in_FD[28]~28_combout  = (\my_processor|flush~0_combout  & (\my_processor|flush~1_combout  & \my_processor|PC|dffe28|q~q ))

	.dataa(gnd),
	.datab(\my_processor|flush~0_combout ),
	.datac(\my_processor|flush~1_combout ),
	.datad(\my_processor|PC|dffe28|q~q ),
	.cin(gnd),
	.combout(\my_processor|PC_in_FD[28]~28_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_in_FD[28]~28 .lut_mask = 16'hC000;
defparam \my_processor|PC_in_FD[28]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y29_N27
dffeas \my_processor|PC_FD1|dffe28|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|PC_in_FD[28]~28_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|PC_FD1|dffe28|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|PC_FD1|dffe28|q .is_wysiwyg = "true";
defparam \my_processor|PC_FD1|dffe28|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N16
cycloneive_lcell_comb \my_processor|dx1|PC_in[28]~28 (
// Equation(s):
// \my_processor|dx1|PC_in[28]~28_combout  = (\my_processor|PC_FD1|dffe28|q~q  & (\my_processor|flush~1_combout  & \my_processor|flush~0_combout ))

	.dataa(\my_processor|PC_FD1|dffe28|q~q ),
	.datab(\my_processor|flush~1_combout ),
	.datac(\my_processor|flush~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|dx1|PC_in[28]~28_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|PC_in[28]~28 .lut_mask = 16'h8080;
defparam \my_processor|dx1|PC_in[28]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y29_N17
dffeas \my_processor|dx1|FDPC|dffe28|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|PC_in[28]~28_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|FDPC|dffe28|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|FDPC|dffe28|q .is_wysiwyg = "true";
defparam \my_processor|dx1|FDPC|dffe28|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N20
cycloneive_lcell_comb \my_processor|PCadder_branch|eba_3|xor_sum4 (
// Equation(s):
// \my_processor|PCadder_branch|eba_3|xor_sum4~combout  = \my_processor|dx1|FDPC|dffe28|q~q  $ (((\my_processor|dx1|FDPC|dffe27|q~q  & (!\my_processor|dx1|DXIR|dffe16|q~q  & \my_processor|PCadder_branch|eba_3|orc2~0_combout )) # 
// (!\my_processor|dx1|FDPC|dffe27|q~q  & (\my_processor|dx1|DXIR|dffe16|q~q  & !\my_processor|PCadder_branch|eba_3|orc2~0_combout ))))

	.dataa(\my_processor|dx1|FDPC|dffe27|q~q ),
	.datab(\my_processor|dx1|FDPC|dffe28|q~q ),
	.datac(\my_processor|dx1|DXIR|dffe16|q~q ),
	.datad(\my_processor|PCadder_branch|eba_3|orc2~0_combout ),
	.cin(gnd),
	.combout(\my_processor|PCadder_branch|eba_3|xor_sum4~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder_branch|eba_3|xor_sum4 .lut_mask = 16'hC69C;
defparam \my_processor|PCadder_branch|eba_3|xor_sum4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N0
cycloneive_lcell_comb \my_processor|PC_calculated[28]~102 (
// Equation(s):
// \my_processor|PC_calculated[28]~102_combout  = (\my_processor|PC|dffe27|q~0_combout  & (((\my_processor|PC|dffe27|q~1_combout )))) # (!\my_processor|PC|dffe27|q~0_combout  & ((\my_processor|PC|dffe27|q~1_combout  & 
// (\my_processor|PCadder_branch|eba_3|xor_sum4~combout )) # (!\my_processor|PC|dffe27|q~1_combout  & ((\my_processor|dx1|FDPC|dffe28|q~q )))))

	.dataa(\my_processor|PCadder_branch|eba_3|xor_sum4~combout ),
	.datab(\my_processor|dx1|FDPC|dffe28|q~q ),
	.datac(\my_processor|PC|dffe27|q~0_combout ),
	.datad(\my_processor|PC|dffe27|q~1_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[28]~102_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[28]~102 .lut_mask = 16'hFA0C;
defparam \my_processor|PC_calculated[28]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N2
cycloneive_lcell_comb \my_processor|PC_calculated[28]~103 (
// Equation(s):
// \my_processor|PC_calculated[28]~103_combout  = (\my_processor|PC|dffe27|q~0_combout  & ((\my_processor|PC_calculated[28]~102_combout  & (\my_processor|PCadder|eba_3|xor_sum4~combout )) # (!\my_processor|PC_calculated[28]~102_combout  & 
// ((\my_processor|dx1|DXB|dffe28|q~q ))))) # (!\my_processor|PC|dffe27|q~0_combout  & (((\my_processor|PC_calculated[28]~102_combout ))))

	.dataa(\my_processor|PCadder|eba_3|xor_sum4~combout ),
	.datab(\my_processor|dx1|DXB|dffe28|q~q ),
	.datac(\my_processor|PC|dffe27|q~0_combout ),
	.datad(\my_processor|PC_calculated[28]~102_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[28]~103_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[28]~103 .lut_mask = 16'hAFC0;
defparam \my_processor|PC_calculated[28]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N22
cycloneive_lcell_comb \my_processor|PC_calculated[28]~104 (
// Equation(s):
// \my_processor|PC_calculated[28]~104_combout  = (\my_processor|PC_calculated[27]~97_combout  & \my_processor|PC_calculated[28]~103_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|PC_calculated[27]~97_combout ),
	.datad(\my_processor|PC_calculated[28]~103_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[28]~104_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[28]~104 .lut_mask = 16'hF000;
defparam \my_processor|PC_calculated[28]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y29_N23
dffeas \my_processor|PC|dffe28|q (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\my_processor|PC_calculated[28]~104_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|PC|dffe28|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|PC|dffe28|q .is_wysiwyg = "true";
defparam \my_processor|PC|dffe28|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N10
cycloneive_lcell_comb \my_processor|PCadder|eba_3|andc4 (
// Equation(s):
// \my_processor|PCadder|eba_3|andc4~combout  = (\my_processor|PC|dffe28|q~q  & (\my_processor|PC|dffe26|q~q  & (\my_processor|PCadder|eba_3|andc1~combout  & \my_processor|PC|dffe27|q~q )))

	.dataa(\my_processor|PC|dffe28|q~q ),
	.datab(\my_processor|PC|dffe26|q~q ),
	.datac(\my_processor|PCadder|eba_3|andc1~combout ),
	.datad(\my_processor|PC|dffe27|q~q ),
	.cin(gnd),
	.combout(\my_processor|PCadder|eba_3|andc4~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder|eba_3|andc4 .lut_mask = 16'h8000;
defparam \my_processor|PCadder|eba_3|andc4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N18
cycloneive_lcell_comb \my_processor|PCadder_branch|eba_3|orc4~0 (
// Equation(s):
// \my_processor|PCadder_branch|eba_3|orc4~0_combout  = (\my_processor|dx1|FDPC|dffe27|q~q  & ((\my_processor|dx1|DXIR|dffe16|q~q ) # ((\my_processor|dx1|FDPC|dffe28|q~q  & \my_processor|PCadder_branch|eba_3|orc2~0_combout )))) # 
// (!\my_processor|dx1|FDPC|dffe27|q~q  & (\my_processor|dx1|DXIR|dffe16|q~q  & ((\my_processor|dx1|FDPC|dffe28|q~q ) # (\my_processor|PCadder_branch|eba_3|orc2~0_combout ))))

	.dataa(\my_processor|dx1|FDPC|dffe27|q~q ),
	.datab(\my_processor|dx1|FDPC|dffe28|q~q ),
	.datac(\my_processor|dx1|DXIR|dffe16|q~q ),
	.datad(\my_processor|PCadder_branch|eba_3|orc2~0_combout ),
	.cin(gnd),
	.combout(\my_processor|PCadder_branch|eba_3|orc4~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder_branch|eba_3|orc4~0 .lut_mask = 16'hF8E0;
defparam \my_processor|PCadder_branch|eba_3|orc4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N24
cycloneive_lcell_comb \my_processor|PC_in_FD[29]~29 (
// Equation(s):
// \my_processor|PC_in_FD[29]~29_combout  = (\my_processor|PC|dffe29|q~q  & (\my_processor|flush~0_combout  & \my_processor|flush~1_combout ))

	.dataa(gnd),
	.datab(\my_processor|PC|dffe29|q~q ),
	.datac(\my_processor|flush~0_combout ),
	.datad(\my_processor|flush~1_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_in_FD[29]~29_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_in_FD[29]~29 .lut_mask = 16'hC000;
defparam \my_processor|PC_in_FD[29]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y29_N25
dffeas \my_processor|PC_FD1|dffe29|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|PC_in_FD[29]~29_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|PC_FD1|dffe29|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|PC_FD1|dffe29|q .is_wysiwyg = "true";
defparam \my_processor|PC_FD1|dffe29|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N6
cycloneive_lcell_comb \my_processor|dx1|PC_in[29]~29 (
// Equation(s):
// \my_processor|dx1|PC_in[29]~29_combout  = (\my_processor|flush~0_combout  & (\my_processor|flush~1_combout  & \my_processor|PC_FD1|dffe29|q~q ))

	.dataa(gnd),
	.datab(\my_processor|flush~0_combout ),
	.datac(\my_processor|flush~1_combout ),
	.datad(\my_processor|PC_FD1|dffe29|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|PC_in[29]~29_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|PC_in[29]~29 .lut_mask = 16'hC000;
defparam \my_processor|dx1|PC_in[29]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y29_N7
dffeas \my_processor|dx1|FDPC|dffe29|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|PC_in[29]~29_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|FDPC|dffe29|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|FDPC|dffe29|q .is_wysiwyg = "true";
defparam \my_processor|dx1|FDPC|dffe29|q .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y21_N17
dffeas \my_regfile|gen_registers[3].regs|dffe29|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[29]~59_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[3].regs|dffe29|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[3].regs|dffe29|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[3].regs|dffe29|q .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y23_N19
dffeas \my_regfile|gen_registers[7].regs|dffe29|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[29]~59_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[7].regs|dffe29|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[7].regs|dffe29|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[7].regs|dffe29|q .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y23_N13
dffeas \my_regfile|gen_registers[6].regs|dffe29|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[29]~59_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[6].regs|dffe29|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[6].regs|dffe29|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[6].regs|dffe29|q .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y23_N7
dffeas \my_regfile|gen_registers[4].regs|dffe29|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[29]~59_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[4].regs|dffe29|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[4].regs|dffe29|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[4].regs|dffe29|q .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y23_N5
dffeas \my_regfile|gen_registers[5].regs|dffe29|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[29]~59_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[5].regs|dffe29|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[5].regs|dffe29|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[5].regs|dffe29|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N4
cycloneive_lcell_comb \my_processor|dx1|B_in[29]~522 (
// Equation(s):
// \my_processor|dx1|B_in[29]~522_combout  = (\my_processor|ctrl_readRegB[1]~1_combout  & (((\my_processor|ctrl_readRegB[0]~0_combout )))) # (!\my_processor|ctrl_readRegB[1]~1_combout  & ((\my_processor|ctrl_readRegB[0]~0_combout  & 
// ((\my_regfile|gen_registers[5].regs|dffe29|q~q ))) # (!\my_processor|ctrl_readRegB[0]~0_combout  & (\my_regfile|gen_registers[4].regs|dffe29|q~q ))))

	.dataa(\my_regfile|gen_registers[4].regs|dffe29|q~q ),
	.datab(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datac(\my_regfile|gen_registers[5].regs|dffe29|q~q ),
	.datad(\my_processor|ctrl_readRegB[0]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[29]~522_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[29]~522 .lut_mask = 16'hFC22;
defparam \my_processor|dx1|B_in[29]~522 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N12
cycloneive_lcell_comb \my_processor|dx1|B_in[29]~523 (
// Equation(s):
// \my_processor|dx1|B_in[29]~523_combout  = (\my_processor|ctrl_readRegB[1]~1_combout  & ((\my_processor|dx1|B_in[29]~522_combout  & (\my_regfile|gen_registers[7].regs|dffe29|q~q )) # (!\my_processor|dx1|B_in[29]~522_combout  & 
// ((\my_regfile|gen_registers[6].regs|dffe29|q~q ))))) # (!\my_processor|ctrl_readRegB[1]~1_combout  & (((\my_processor|dx1|B_in[29]~522_combout ))))

	.dataa(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datab(\my_regfile|gen_registers[7].regs|dffe29|q~q ),
	.datac(\my_regfile|gen_registers[6].regs|dffe29|q~q ),
	.datad(\my_processor|dx1|B_in[29]~522_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[29]~523_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[29]~523 .lut_mask = 16'hDDA0;
defparam \my_processor|dx1|B_in[29]~523 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y21_N31
dffeas \my_regfile|gen_registers[2].regs|dffe29|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[29]~59_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[2].regs|dffe29|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[2].regs|dffe29|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[2].regs|dffe29|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N8
cycloneive_lcell_comb \my_processor|dx1|B_in[29]~524 (
// Equation(s):
// \my_processor|dx1|B_in[29]~524_combout  = (\my_processor|dx1|DXB|dffe5|q~11_combout  & ((\my_processor|dx1|DXB|dffe5|q~9_combout ) # ((\my_processor|dx1|B_in[29]~523_combout )))) # (!\my_processor|dx1|DXB|dffe5|q~11_combout  & 
// (!\my_processor|dx1|DXB|dffe5|q~9_combout  & ((\my_regfile|gen_registers[2].regs|dffe29|q~q ))))

	.dataa(\my_processor|dx1|DXB|dffe5|q~11_combout ),
	.datab(\my_processor|dx1|DXB|dffe5|q~9_combout ),
	.datac(\my_processor|dx1|B_in[29]~523_combout ),
	.datad(\my_regfile|gen_registers[2].regs|dffe29|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[29]~524_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[29]~524 .lut_mask = 16'hB9A8;
defparam \my_processor|dx1|B_in[29]~524 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y21_N9
dffeas \my_regfile|gen_registers[8].regs|dffe29|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[29]~59_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[8].regs|dffe29|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[8].regs|dffe29|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[8].regs|dffe29|q .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y21_N29
dffeas \my_regfile|gen_registers[10].regs|dffe29|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[29]~59_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[10].regs|dffe29|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[10].regs|dffe29|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[10].regs|dffe29|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N28
cycloneive_lcell_comb \my_processor|dx1|B_in[29]~525 (
// Equation(s):
// \my_processor|dx1|B_in[29]~525_combout  = (\my_processor|ctrl_readRegB[0]~0_combout  & (((\my_processor|ctrl_readRegB[1]~1_combout )))) # (!\my_processor|ctrl_readRegB[0]~0_combout  & ((\my_processor|ctrl_readRegB[1]~1_combout  & 
// ((\my_regfile|gen_registers[10].regs|dffe29|q~q ))) # (!\my_processor|ctrl_readRegB[1]~1_combout  & (\my_regfile|gen_registers[8].regs|dffe29|q~q ))))

	.dataa(\my_regfile|gen_registers[8].regs|dffe29|q~q ),
	.datab(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datac(\my_regfile|gen_registers[10].regs|dffe29|q~q ),
	.datad(\my_processor|ctrl_readRegB[1]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[29]~525_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[29]~525 .lut_mask = 16'hFC22;
defparam \my_processor|dx1|B_in[29]~525 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y21_N25
dffeas \my_regfile|gen_registers[9].regs|dffe29|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[29]~59_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[9].regs|dffe29|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[9].regs|dffe29|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[9].regs|dffe29|q .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y21_N11
dffeas \my_regfile|gen_registers[11].regs|dffe29|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[29]~59_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[11].regs|dffe29|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[11].regs|dffe29|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[11].regs|dffe29|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N24
cycloneive_lcell_comb \my_processor|dx1|B_in[29]~526 (
// Equation(s):
// \my_processor|dx1|B_in[29]~526_combout  = (\my_processor|ctrl_readRegB[0]~0_combout  & ((\my_processor|dx1|B_in[29]~525_combout  & ((\my_regfile|gen_registers[11].regs|dffe29|q~q ))) # (!\my_processor|dx1|B_in[29]~525_combout  & 
// (\my_regfile|gen_registers[9].regs|dffe29|q~q )))) # (!\my_processor|ctrl_readRegB[0]~0_combout  & (\my_processor|dx1|B_in[29]~525_combout ))

	.dataa(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datab(\my_processor|dx1|B_in[29]~525_combout ),
	.datac(\my_regfile|gen_registers[9].regs|dffe29|q~q ),
	.datad(\my_regfile|gen_registers[11].regs|dffe29|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[29]~526_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[29]~526 .lut_mask = 16'hEC64;
defparam \my_processor|dx1|B_in[29]~526 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N26
cycloneive_lcell_comb \my_processor|dx1|B_in[29]~527 (
// Equation(s):
// \my_processor|dx1|B_in[29]~527_combout  = (\my_processor|dx1|DXB|dffe5|q~9_combout  & ((\my_processor|dx1|B_in[29]~524_combout  & ((\my_processor|dx1|B_in[29]~526_combout ))) # (!\my_processor|dx1|B_in[29]~524_combout  & 
// (\my_regfile|gen_registers[3].regs|dffe29|q~q )))) # (!\my_processor|dx1|DXB|dffe5|q~9_combout  & (((\my_processor|dx1|B_in[29]~524_combout ))))

	.dataa(\my_regfile|gen_registers[3].regs|dffe29|q~q ),
	.datab(\my_processor|dx1|DXB|dffe5|q~9_combout ),
	.datac(\my_processor|dx1|B_in[29]~524_combout ),
	.datad(\my_processor|dx1|B_in[29]~526_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[29]~527_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[29]~527 .lut_mask = 16'hF838;
defparam \my_processor|dx1|B_in[29]~527 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y26_N23
dffeas \my_regfile|gen_registers[15].regs|dffe29|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[29]~59_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[15].regs|dffe29|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[15].regs|dffe29|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[15].regs|dffe29|q .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y26_N29
dffeas \my_regfile|gen_registers[14].regs|dffe29|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[29]~59_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[14].regs|dffe29|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[14].regs|dffe29|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[14].regs|dffe29|q .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y26_N5
dffeas \my_regfile|gen_registers[12].regs|dffe29|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[29]~59_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[12].regs|dffe29|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[12].regs|dffe29|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[12].regs|dffe29|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N26
cycloneive_lcell_comb \my_processor|dx1|B_in[29]~528 (
// Equation(s):
// \my_processor|dx1|B_in[29]~528_combout  = (\my_processor|ctrl_readRegB[1]~1_combout  & (((\my_processor|ctrl_readRegB[0]~0_combout )))) # (!\my_processor|ctrl_readRegB[1]~1_combout  & ((\my_processor|ctrl_readRegB[0]~0_combout  & 
// ((\my_regfile|gen_registers[13].regs|dffe29|q~q ))) # (!\my_processor|ctrl_readRegB[0]~0_combout  & (\my_regfile|gen_registers[12].regs|dffe29|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datab(\my_regfile|gen_registers[12].regs|dffe29|q~q ),
	.datac(\my_regfile|gen_registers[13].regs|dffe29|q~q ),
	.datad(\my_processor|ctrl_readRegB[0]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[29]~528_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[29]~528 .lut_mask = 16'hFA44;
defparam \my_processor|dx1|B_in[29]~528 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N28
cycloneive_lcell_comb \my_processor|dx1|B_in[29]~529 (
// Equation(s):
// \my_processor|dx1|B_in[29]~529_combout  = (\my_processor|ctrl_readRegB[1]~1_combout  & ((\my_processor|dx1|B_in[29]~528_combout  & (\my_regfile|gen_registers[15].regs|dffe29|q~q )) # (!\my_processor|dx1|B_in[29]~528_combout  & 
// ((\my_regfile|gen_registers[14].regs|dffe29|q~q ))))) # (!\my_processor|ctrl_readRegB[1]~1_combout  & (((\my_processor|dx1|B_in[29]~528_combout ))))

	.dataa(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datab(\my_regfile|gen_registers[15].regs|dffe29|q~q ),
	.datac(\my_regfile|gen_registers[14].regs|dffe29|q~q ),
	.datad(\my_processor|dx1|B_in[29]~528_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[29]~529_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[29]~529 .lut_mask = 16'hDDA0;
defparam \my_processor|dx1|B_in[29]~529 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N10
cycloneive_lcell_comb \my_processor|dx1|DXB|dffe29|q~0 (
// Equation(s):
// \my_processor|dx1|DXB|dffe29|q~0_combout  = (\my_processor|dx1|DXB|dffe5|q~12_combout  & ((\my_processor|dx1|B_in[29]~529_combout ))) # (!\my_processor|dx1|DXB|dffe5|q~12_combout  & (\my_processor|dx1|B_in[29]~527_combout ))

	.dataa(\my_processor|dx1|B_in[29]~527_combout ),
	.datab(\my_processor|dx1|DXB|dffe5|q~12_combout ),
	.datac(gnd),
	.datad(\my_processor|dx1|B_in[29]~529_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|DXB|dffe29|q~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|DXB|dffe29|q~0 .lut_mask = 16'hEE22;
defparam \my_processor|dx1|DXB|dffe29|q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y30_N21
dffeas \my_regfile|gen_registers[21].regs|dffe29|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[29]~59_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[21].regs|dffe29|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[21].regs|dffe29|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[21].regs|dffe29|q .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y30_N23
dffeas \my_regfile|gen_registers[29].regs|dffe29|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[29]~59_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[29].regs|dffe29|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[29].regs|dffe29|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[29].regs|dffe29|q .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y30_N19
dffeas \my_regfile|gen_registers[25].regs|dffe29|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[29]~59_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[25].regs|dffe29|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[25].regs|dffe29|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[25].regs|dffe29|q .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y30_N13
dffeas \my_regfile|gen_registers[17].regs|dffe29|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[29]~59_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[17].regs|dffe29|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[17].regs|dffe29|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[17].regs|dffe29|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y30_N18
cycloneive_lcell_comb \my_processor|dx1|B_in[29]~530 (
// Equation(s):
// \my_processor|dx1|B_in[29]~530_combout  = (\my_processor|ctrl_readRegB[2]~2_combout  & (\my_processor|ctrl_readRegB[3]~3_combout )) # (!\my_processor|ctrl_readRegB[2]~2_combout  & ((\my_processor|ctrl_readRegB[3]~3_combout  & 
// (\my_regfile|gen_registers[25].regs|dffe29|q~q )) # (!\my_processor|ctrl_readRegB[3]~3_combout  & ((\my_regfile|gen_registers[17].regs|dffe29|q~q )))))

	.dataa(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datab(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datac(\my_regfile|gen_registers[25].regs|dffe29|q~q ),
	.datad(\my_regfile|gen_registers[17].regs|dffe29|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[29]~530_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[29]~530 .lut_mask = 16'hD9C8;
defparam \my_processor|dx1|B_in[29]~530 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y30_N22
cycloneive_lcell_comb \my_processor|dx1|B_in[29]~531 (
// Equation(s):
// \my_processor|dx1|B_in[29]~531_combout  = (\my_processor|ctrl_readRegB[2]~2_combout  & ((\my_processor|dx1|B_in[29]~530_combout  & ((\my_regfile|gen_registers[29].regs|dffe29|q~q ))) # (!\my_processor|dx1|B_in[29]~530_combout  & 
// (\my_regfile|gen_registers[21].regs|dffe29|q~q )))) # (!\my_processor|ctrl_readRegB[2]~2_combout  & (((\my_processor|dx1|B_in[29]~530_combout ))))

	.dataa(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datab(\my_regfile|gen_registers[21].regs|dffe29|q~q ),
	.datac(\my_regfile|gen_registers[29].regs|dffe29|q~q ),
	.datad(\my_processor|dx1|B_in[29]~530_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[29]~531_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[29]~531 .lut_mask = 16'hF588;
defparam \my_processor|dx1|B_in[29]~531 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y27_N27
dffeas \my_regfile|gen_registers[23].regs|dffe29|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[29]~59_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[23].regs|dffe29|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[23].regs|dffe29|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[23].regs|dffe29|q .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y27_N25
dffeas \my_regfile|gen_registers[31].regs|dffe29|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[29]~59_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[31].regs|dffe29|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[31].regs|dffe29|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[31].regs|dffe29|q .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y27_N11
dffeas \my_regfile|gen_registers[27].regs|dffe29|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[29]~59_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[27].regs|dffe29|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[27].regs|dffe29|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[27].regs|dffe29|q .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y27_N19
dffeas \my_regfile|gen_registers[19].regs|dffe29|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[29]~59_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[19].regs|dffe29|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[19].regs|dffe29|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[19].regs|dffe29|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y27_N10
cycloneive_lcell_comb \my_processor|dx1|B_in[29]~537 (
// Equation(s):
// \my_processor|dx1|B_in[29]~537_combout  = (\my_processor|ctrl_readRegB[3]~3_combout  & ((\my_processor|ctrl_readRegB[2]~2_combout ) # ((\my_regfile|gen_registers[27].regs|dffe29|q~q )))) # (!\my_processor|ctrl_readRegB[3]~3_combout  & 
// (!\my_processor|ctrl_readRegB[2]~2_combout  & ((\my_regfile|gen_registers[19].regs|dffe29|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datab(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datac(\my_regfile|gen_registers[27].regs|dffe29|q~q ),
	.datad(\my_regfile|gen_registers[19].regs|dffe29|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[29]~537_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[29]~537 .lut_mask = 16'hB9A8;
defparam \my_processor|dx1|B_in[29]~537 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y27_N24
cycloneive_lcell_comb \my_processor|dx1|B_in[29]~538 (
// Equation(s):
// \my_processor|dx1|B_in[29]~538_combout  = (\my_processor|ctrl_readRegB[2]~2_combout  & ((\my_processor|dx1|B_in[29]~537_combout  & ((\my_regfile|gen_registers[31].regs|dffe29|q~q ))) # (!\my_processor|dx1|B_in[29]~537_combout  & 
// (\my_regfile|gen_registers[23].regs|dffe29|q~q )))) # (!\my_processor|ctrl_readRegB[2]~2_combout  & (((\my_processor|dx1|B_in[29]~537_combout ))))

	.dataa(\my_regfile|gen_registers[23].regs|dffe29|q~q ),
	.datab(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datac(\my_regfile|gen_registers[31].regs|dffe29|q~q ),
	.datad(\my_processor|dx1|B_in[29]~537_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[29]~538_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[29]~538 .lut_mask = 16'hF388;
defparam \my_processor|dx1|B_in[29]~538 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y27_N17
dffeas \my_regfile|gen_registers[28].regs|dffe29|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[29]~59_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[28].regs|dffe29|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[28].regs|dffe29|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[28].regs|dffe29|q .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y30_N13
dffeas \my_regfile|gen_registers[24].regs|dffe29|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[29]~59_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[24].regs|dffe29|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[24].regs|dffe29|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[24].regs|dffe29|q .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y30_N11
dffeas \my_regfile|gen_registers[20].regs|dffe29|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[29]~59_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[20].regs|dffe29|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[20].regs|dffe29|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[20].regs|dffe29|q .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y27_N3
dffeas \my_regfile|gen_registers[16].regs|dffe29|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[29]~59_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[16].regs|dffe29|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[16].regs|dffe29|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[16].regs|dffe29|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y30_N10
cycloneive_lcell_comb \my_processor|dx1|B_in[29]~534 (
// Equation(s):
// \my_processor|dx1|B_in[29]~534_combout  = (\my_processor|ctrl_readRegB[3]~3_combout  & (\my_processor|ctrl_readRegB[2]~2_combout )) # (!\my_processor|ctrl_readRegB[3]~3_combout  & ((\my_processor|ctrl_readRegB[2]~2_combout  & 
// (\my_regfile|gen_registers[20].regs|dffe29|q~q )) # (!\my_processor|ctrl_readRegB[2]~2_combout  & ((\my_regfile|gen_registers[16].regs|dffe29|q~q )))))

	.dataa(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datab(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datac(\my_regfile|gen_registers[20].regs|dffe29|q~q ),
	.datad(\my_regfile|gen_registers[16].regs|dffe29|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[29]~534_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[29]~534 .lut_mask = 16'hD9C8;
defparam \my_processor|dx1|B_in[29]~534 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y30_N12
cycloneive_lcell_comb \my_processor|dx1|B_in[29]~535 (
// Equation(s):
// \my_processor|dx1|B_in[29]~535_combout  = (\my_processor|ctrl_readRegB[3]~3_combout  & ((\my_processor|dx1|B_in[29]~534_combout  & (\my_regfile|gen_registers[28].regs|dffe29|q~q )) # (!\my_processor|dx1|B_in[29]~534_combout  & 
// ((\my_regfile|gen_registers[24].regs|dffe29|q~q ))))) # (!\my_processor|ctrl_readRegB[3]~3_combout  & (((\my_processor|dx1|B_in[29]~534_combout ))))

	.dataa(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datab(\my_regfile|gen_registers[28].regs|dffe29|q~q ),
	.datac(\my_regfile|gen_registers[24].regs|dffe29|q~q ),
	.datad(\my_processor|dx1|B_in[29]~534_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[29]~535_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[29]~535 .lut_mask = 16'hDDA0;
defparam \my_processor|dx1|B_in[29]~535 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y31_N23
dffeas \my_regfile|gen_registers[18].regs|dffe29|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[29]~59_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[18].regs|dffe29|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[18].regs|dffe29|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[18].regs|dffe29|q .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y31_N25
dffeas \my_regfile|gen_registers[22].regs|dffe29|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[29]~59_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[22].regs|dffe29|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[22].regs|dffe29|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[22].regs|dffe29|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y31_N24
cycloneive_lcell_comb \my_processor|dx1|B_in[29]~532 (
// Equation(s):
// \my_processor|dx1|B_in[29]~532_combout  = (\my_processor|ctrl_readRegB[2]~2_combout  & (((\my_regfile|gen_registers[22].regs|dffe29|q~q ) # (\my_processor|ctrl_readRegB[3]~3_combout )))) # (!\my_processor|ctrl_readRegB[2]~2_combout  & 
// (\my_regfile|gen_registers[18].regs|dffe29|q~q  & ((!\my_processor|ctrl_readRegB[3]~3_combout ))))

	.dataa(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datab(\my_regfile|gen_registers[18].regs|dffe29|q~q ),
	.datac(\my_regfile|gen_registers[22].regs|dffe29|q~q ),
	.datad(\my_processor|ctrl_readRegB[3]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[29]~532_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[29]~532 .lut_mask = 16'hAAE4;
defparam \my_processor|dx1|B_in[29]~532 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y31_N5
dffeas \my_regfile|gen_registers[26].regs|dffe29|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[29]~59_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[26].regs|dffe29|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[26].regs|dffe29|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[26].regs|dffe29|q .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y31_N3
dffeas \my_regfile|gen_registers[30].regs|dffe29|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[29]~59_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[30].regs|dffe29|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[30].regs|dffe29|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[30].regs|dffe29|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y31_N4
cycloneive_lcell_comb \my_processor|dx1|B_in[29]~533 (
// Equation(s):
// \my_processor|dx1|B_in[29]~533_combout  = (\my_processor|ctrl_readRegB[3]~3_combout  & ((\my_processor|dx1|B_in[29]~532_combout  & ((\my_regfile|gen_registers[30].regs|dffe29|q~q ))) # (!\my_processor|dx1|B_in[29]~532_combout  & 
// (\my_regfile|gen_registers[26].regs|dffe29|q~q )))) # (!\my_processor|ctrl_readRegB[3]~3_combout  & (\my_processor|dx1|B_in[29]~532_combout ))

	.dataa(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datab(\my_processor|dx1|B_in[29]~532_combout ),
	.datac(\my_regfile|gen_registers[26].regs|dffe29|q~q ),
	.datad(\my_regfile|gen_registers[30].regs|dffe29|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[29]~533_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[29]~533 .lut_mask = 16'hEC64;
defparam \my_processor|dx1|B_in[29]~533 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y30_N22
cycloneive_lcell_comb \my_processor|dx1|B_in[29]~536 (
// Equation(s):
// \my_processor|dx1|B_in[29]~536_combout  = (\my_processor|ctrl_readRegB[1]~1_combout  & (((\my_processor|ctrl_readRegB[0]~0_combout ) # (\my_processor|dx1|B_in[29]~533_combout )))) # (!\my_processor|ctrl_readRegB[1]~1_combout  & 
// (\my_processor|dx1|B_in[29]~535_combout  & (!\my_processor|ctrl_readRegB[0]~0_combout )))

	.dataa(\my_processor|dx1|B_in[29]~535_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datac(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datad(\my_processor|dx1|B_in[29]~533_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[29]~536_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[29]~536 .lut_mask = 16'hCEC2;
defparam \my_processor|dx1|B_in[29]~536 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N14
cycloneive_lcell_comb \my_processor|dx1|B_in[29]~539 (
// Equation(s):
// \my_processor|dx1|B_in[29]~539_combout  = (\my_processor|dx1|B_in[29]~536_combout  & (((\my_processor|dx1|B_in[29]~538_combout ) # (!\my_processor|ctrl_readRegB[0]~0_combout )))) # (!\my_processor|dx1|B_in[29]~536_combout  & 
// (\my_processor|dx1|B_in[29]~531_combout  & ((\my_processor|ctrl_readRegB[0]~0_combout ))))

	.dataa(\my_processor|dx1|B_in[29]~531_combout ),
	.datab(\my_processor|dx1|B_in[29]~538_combout ),
	.datac(\my_processor|dx1|B_in[29]~536_combout ),
	.datad(\my_processor|ctrl_readRegB[0]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[29]~539_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[29]~539 .lut_mask = 16'hCAF0;
defparam \my_processor|dx1|B_in[29]~539 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y23_N11
dffeas \my_processor|dx1|DXB|dffe29|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|DXB|dffe29|q~0_combout ),
	.asdata(\my_processor|dx1|B_in[29]~539_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\my_processor|dx1|DXB|dffe5|q~10_combout ),
	.sload(\my_processor|ctrl_readRegB[4]~4_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXB|dffe29|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXB|dffe29|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXB|dffe29|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N6
cycloneive_lcell_comb \my_processor|PC_calculated[29]~105 (
// Equation(s):
// \my_processor|PC_calculated[29]~105_combout  = \my_processor|PCadder|eba_3|andc4~combout  $ (\my_processor|PC|dffe29|q~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|PCadder|eba_3|andc4~combout ),
	.datad(\my_processor|PC|dffe29|q~q ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[29]~105_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[29]~105 .lut_mask = 16'h0FF0;
defparam \my_processor|PC_calculated[29]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N12
cycloneive_lcell_comb \my_processor|PC_calculated[29]~106 (
// Equation(s):
// \my_processor|PC_calculated[29]~106_combout  = (\my_processor|PC|dffe27|q~0_combout  & ((\my_processor|PC|dffe27|q~1_combout  & ((\my_processor|PC_calculated[29]~105_combout ))) # (!\my_processor|PC|dffe27|q~1_combout  & (\my_processor|dx1|DXB|dffe29|q~q 
// )))) # (!\my_processor|PC|dffe27|q~0_combout  & (((\my_processor|PC|dffe27|q~1_combout ))))

	.dataa(\my_processor|dx1|DXB|dffe29|q~q ),
	.datab(\my_processor|PC_calculated[29]~105_combout ),
	.datac(\my_processor|PC|dffe27|q~0_combout ),
	.datad(\my_processor|PC|dffe27|q~1_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[29]~106_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[29]~106 .lut_mask = 16'hCFA0;
defparam \my_processor|PC_calculated[29]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N30
cycloneive_lcell_comb \my_processor|PC_calculated[29]~107 (
// Equation(s):
// \my_processor|PC_calculated[29]~107_combout  = \my_processor|dx1|FDPC|dffe29|q~q  $ (((\my_processor|PC_calculated[29]~106_combout  & (\my_processor|dx1|DXIR|dffe16|q~q  $ (\my_processor|PCadder_branch|eba_3|orc4~0_combout )))))

	.dataa(\my_processor|dx1|DXIR|dffe16|q~q ),
	.datab(\my_processor|PCadder_branch|eba_3|orc4~0_combout ),
	.datac(\my_processor|dx1|FDPC|dffe29|q~q ),
	.datad(\my_processor|PC_calculated[29]~106_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[29]~107_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[29]~107 .lut_mask = 16'h96F0;
defparam \my_processor|PC_calculated[29]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N4
cycloneive_lcell_comb \my_processor|PC_calculated[29]~108 (
// Equation(s):
// \my_processor|PC_calculated[29]~108_combout  = (\my_processor|PC_calculated[27]~97_combout  & ((\my_processor|PC|dffe27|q~0_combout  & ((\my_processor|PC_calculated[29]~106_combout ))) # (!\my_processor|PC|dffe27|q~0_combout  & 
// (\my_processor|PC_calculated[29]~107_combout ))))

	.dataa(\my_processor|PC|dffe27|q~0_combout ),
	.datab(\my_processor|PC_calculated[27]~97_combout ),
	.datac(\my_processor|PC_calculated[29]~107_combout ),
	.datad(\my_processor|PC_calculated[29]~106_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[29]~108_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[29]~108 .lut_mask = 16'hC840;
defparam \my_processor|PC_calculated[29]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y29_N5
dffeas \my_processor|PC|dffe29|q (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\my_processor|PC_calculated[29]~108_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|PC|dffe29|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|PC|dffe29|q .is_wysiwyg = "true";
defparam \my_processor|PC|dffe29|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N20
cycloneive_lcell_comb \my_processor|PCadder|eba_3|xor_sum6 (
// Equation(s):
// \my_processor|PCadder|eba_3|xor_sum6~combout  = \my_processor|PC|dffe30|q~q  $ (((\my_processor|PCadder|eba_3|andc4~combout  & \my_processor|PC|dffe29|q~q )))

	.dataa(gnd),
	.datab(\my_processor|PC|dffe30|q~q ),
	.datac(\my_processor|PCadder|eba_3|andc4~combout ),
	.datad(\my_processor|PC|dffe29|q~q ),
	.cin(gnd),
	.combout(\my_processor|PCadder|eba_3|xor_sum6~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder|eba_3|xor_sum6 .lut_mask = 16'h3CCC;
defparam \my_processor|PCadder|eba_3|xor_sum6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y26_N31
dffeas \my_regfile|gen_registers[14].regs|dffe30|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[30]~61_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[14].regs|dffe30|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[14].regs|dffe30|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[14].regs|dffe30|q .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y26_N29
dffeas \my_regfile|gen_registers[12].regs|dffe30|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[30]~61_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[12].regs|dffe30|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[12].regs|dffe30|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[12].regs|dffe30|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N30
cycloneive_lcell_comb \my_processor|dx1|B_in[30]~6 (
// Equation(s):
// \my_processor|dx1|B_in[30]~6_combout  = (\my_processor|ctrl_readRegB[1]~1_combout  & ((\my_processor|ctrl_readRegB[0]~0_combout ) # ((\my_regfile|gen_registers[14].regs|dffe30|q~q )))) # (!\my_processor|ctrl_readRegB[1]~1_combout  & 
// (!\my_processor|ctrl_readRegB[0]~0_combout  & ((\my_regfile|gen_registers[12].regs|dffe30|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datac(\my_regfile|gen_registers[14].regs|dffe30|q~q ),
	.datad(\my_regfile|gen_registers[12].regs|dffe30|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[30]~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[30]~6 .lut_mask = 16'hB9A8;
defparam \my_processor|dx1|B_in[30]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y26_N13
dffeas \my_regfile|gen_registers[13].regs|dffe30|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[30]~61_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[13].regs|dffe30|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[13].regs|dffe30|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[13].regs|dffe30|q .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y26_N31
dffeas \my_regfile|gen_registers[15].regs|dffe30|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[30]~61_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[15].regs|dffe30|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[15].regs|dffe30|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[15].regs|dffe30|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N12
cycloneive_lcell_comb \my_processor|dx1|B_in[30]~7 (
// Equation(s):
// \my_processor|dx1|B_in[30]~7_combout  = (\my_processor|dx1|B_in[30]~6_combout  & (((\my_regfile|gen_registers[15].regs|dffe30|q~q )) # (!\my_processor|ctrl_readRegB[0]~0_combout ))) # (!\my_processor|dx1|B_in[30]~6_combout  & 
// (\my_processor|ctrl_readRegB[0]~0_combout  & (\my_regfile|gen_registers[13].regs|dffe30|q~q )))

	.dataa(\my_processor|dx1|B_in[30]~6_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datac(\my_regfile|gen_registers[13].regs|dffe30|q~q ),
	.datad(\my_regfile|gen_registers[15].regs|dffe30|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[30]~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[30]~7 .lut_mask = 16'hEA62;
defparam \my_processor|dx1|B_in[30]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y21_N21
dffeas \my_regfile|gen_registers[8].regs|dffe30|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[30]~61_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[8].regs|dffe30|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[8].regs|dffe30|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[8].regs|dffe30|q .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y21_N23
dffeas \my_regfile|gen_registers[9].regs|dffe30|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[30]~61_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[9].regs|dffe30|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[9].regs|dffe30|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[9].regs|dffe30|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N22
cycloneive_lcell_comb \my_processor|dx1|B_in[30]~3 (
// Equation(s):
// \my_processor|dx1|B_in[30]~3_combout  = (\my_processor|ctrl_readRegB[1]~1_combout  & (((\my_processor|ctrl_readRegB[0]~0_combout )))) # (!\my_processor|ctrl_readRegB[1]~1_combout  & ((\my_processor|ctrl_readRegB[0]~0_combout  & 
// ((\my_regfile|gen_registers[9].regs|dffe30|q~q ))) # (!\my_processor|ctrl_readRegB[0]~0_combout  & (\my_regfile|gen_registers[8].regs|dffe30|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datab(\my_regfile|gen_registers[8].regs|dffe30|q~q ),
	.datac(\my_regfile|gen_registers[9].regs|dffe30|q~q ),
	.datad(\my_processor|ctrl_readRegB[0]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[30]~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[30]~3 .lut_mask = 16'hFA44;
defparam \my_processor|dx1|B_in[30]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y21_N13
dffeas \my_regfile|gen_registers[10].regs|dffe30|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[30]~61_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[10].regs|dffe30|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[10].regs|dffe30|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[10].regs|dffe30|q .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y21_N15
dffeas \my_regfile|gen_registers[11].regs|dffe30|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[30]~61_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[11].regs|dffe30|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[11].regs|dffe30|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[11].regs|dffe30|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N12
cycloneive_lcell_comb \my_processor|dx1|B_in[30]~4 (
// Equation(s):
// \my_processor|dx1|B_in[30]~4_combout  = (\my_processor|dx1|B_in[30]~3_combout  & (((\my_regfile|gen_registers[11].regs|dffe30|q~q )) # (!\my_processor|ctrl_readRegB[1]~1_combout ))) # (!\my_processor|dx1|B_in[30]~3_combout  & 
// (\my_processor|ctrl_readRegB[1]~1_combout  & (\my_regfile|gen_registers[10].regs|dffe30|q~q )))

	.dataa(\my_processor|dx1|B_in[30]~3_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datac(\my_regfile|gen_registers[10].regs|dffe30|q~q ),
	.datad(\my_regfile|gen_registers[11].regs|dffe30|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[30]~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[30]~4 .lut_mask = 16'hEA62;
defparam \my_processor|dx1|B_in[30]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y24_N29
dffeas \my_regfile|gen_registers[5].regs|dffe30|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[30]~61_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[5].regs|dffe30|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[5].regs|dffe30|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[5].regs|dffe30|q .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y23_N5
dffeas \my_regfile|gen_registers[6].regs|dffe30|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[30]~61_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[6].regs|dffe30|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[6].regs|dffe30|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[6].regs|dffe30|q .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y23_N25
dffeas \my_regfile|gen_registers[4].regs|dffe30|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[30]~61_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[4].regs|dffe30|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[4].regs|dffe30|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[4].regs|dffe30|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N4
cycloneive_lcell_comb \my_processor|dx1|B_in[30]~0 (
// Equation(s):
// \my_processor|dx1|B_in[30]~0_combout  = (\my_processor|ctrl_readRegB[1]~1_combout  & ((\my_processor|ctrl_readRegB[0]~0_combout ) # ((\my_regfile|gen_registers[6].regs|dffe30|q~q )))) # (!\my_processor|ctrl_readRegB[1]~1_combout  & 
// (!\my_processor|ctrl_readRegB[0]~0_combout  & ((\my_regfile|gen_registers[4].regs|dffe30|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datac(\my_regfile|gen_registers[6].regs|dffe30|q~q ),
	.datad(\my_regfile|gen_registers[4].regs|dffe30|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[30]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[30]~0 .lut_mask = 16'hB9A8;
defparam \my_processor|dx1|B_in[30]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y23_N31
dffeas \my_regfile|gen_registers[7].regs|dffe30|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[30]~61_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[7].regs|dffe30|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[7].regs|dffe30|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[7].regs|dffe30|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N30
cycloneive_lcell_comb \my_processor|dx1|B_in[30]~1 (
// Equation(s):
// \my_processor|dx1|B_in[30]~1_combout  = (\my_processor|dx1|B_in[30]~0_combout  & (((\my_regfile|gen_registers[7].regs|dffe30|q~q ) # (!\my_processor|ctrl_readRegB[0]~0_combout )))) # (!\my_processor|dx1|B_in[30]~0_combout  & 
// (\my_regfile|gen_registers[5].regs|dffe30|q~q  & ((\my_processor|ctrl_readRegB[0]~0_combout ))))

	.dataa(\my_regfile|gen_registers[5].regs|dffe30|q~q ),
	.datab(\my_processor|dx1|B_in[30]~0_combout ),
	.datac(\my_regfile|gen_registers[7].regs|dffe30|q~q ),
	.datad(\my_processor|ctrl_readRegB[0]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[30]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[30]~1 .lut_mask = 16'hE2CC;
defparam \my_processor|dx1|B_in[30]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y23_N29
dffeas \my_regfile|gen_registers[2].regs|dffe30|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[30]~61_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[2].regs|dffe30|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[2].regs|dffe30|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[2].regs|dffe30|q .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y23_N13
dffeas \my_regfile|gen_registers[3].regs|dffe30|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[30]~61_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[3].regs|dffe30|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[3].regs|dffe30|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[3].regs|dffe30|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N12
cycloneive_lcell_comb \my_processor|dx1|B_in[30]~2 (
// Equation(s):
// \my_processor|dx1|B_in[30]~2_combout  = (\my_processor|dx1|DXB|dffe5|q~11_combout  & (((\my_processor|dx1|DXB|dffe5|q~9_combout )))) # (!\my_processor|dx1|DXB|dffe5|q~11_combout  & ((\my_processor|dx1|DXB|dffe5|q~9_combout  & 
// ((\my_regfile|gen_registers[3].regs|dffe30|q~q ))) # (!\my_processor|dx1|DXB|dffe5|q~9_combout  & (\my_regfile|gen_registers[2].regs|dffe30|q~q ))))

	.dataa(\my_processor|dx1|DXB|dffe5|q~11_combout ),
	.datab(\my_regfile|gen_registers[2].regs|dffe30|q~q ),
	.datac(\my_regfile|gen_registers[3].regs|dffe30|q~q ),
	.datad(\my_processor|dx1|DXB|dffe5|q~9_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[30]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[30]~2 .lut_mask = 16'hFA44;
defparam \my_processor|dx1|B_in[30]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N24
cycloneive_lcell_comb \my_processor|dx1|B_in[30]~5 (
// Equation(s):
// \my_processor|dx1|B_in[30]~5_combout  = (\my_processor|dx1|DXB|dffe5|q~11_combout  & ((\my_processor|dx1|B_in[30]~2_combout  & (\my_processor|dx1|B_in[30]~4_combout )) # (!\my_processor|dx1|B_in[30]~2_combout  & ((\my_processor|dx1|B_in[30]~1_combout 
// ))))) # (!\my_processor|dx1|DXB|dffe5|q~11_combout  & (((\my_processor|dx1|B_in[30]~2_combout ))))

	.dataa(\my_processor|dx1|B_in[30]~4_combout ),
	.datab(\my_processor|dx1|DXB|dffe5|q~11_combout ),
	.datac(\my_processor|dx1|B_in[30]~1_combout ),
	.datad(\my_processor|dx1|B_in[30]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[30]~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[30]~5 .lut_mask = 16'hBBC0;
defparam \my_processor|dx1|B_in[30]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N0
cycloneive_lcell_comb \my_processor|dx1|DXB|dffe30|q~0 (
// Equation(s):
// \my_processor|dx1|DXB|dffe30|q~0_combout  = (\my_processor|dx1|DXB|dffe5|q~12_combout  & (\my_processor|dx1|B_in[30]~7_combout )) # (!\my_processor|dx1|DXB|dffe5|q~12_combout  & ((\my_processor|dx1|B_in[30]~5_combout )))

	.dataa(\my_processor|dx1|B_in[30]~7_combout ),
	.datab(\my_processor|dx1|DXB|dffe5|q~12_combout ),
	.datac(gnd),
	.datad(\my_processor|dx1|B_in[30]~5_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|DXB|dffe30|q~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|DXB|dffe30|q~0 .lut_mask = 16'hBB88;
defparam \my_processor|dx1|DXB|dffe30|q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y31_N9
dffeas \my_regfile|gen_registers[26].regs|dffe30|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[30]~61_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[26].regs|dffe30|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[26].regs|dffe30|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[26].regs|dffe30|q .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y31_N11
dffeas \my_regfile|gen_registers[18].regs|dffe30|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[30]~61_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[18].regs|dffe30|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[18].regs|dffe30|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[18].regs|dffe30|q .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y31_N21
dffeas \my_regfile|gen_registers[22].regs|dffe30|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[30]~61_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[22].regs|dffe30|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[22].regs|dffe30|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[22].regs|dffe30|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y31_N20
cycloneive_lcell_comb \my_processor|dx1|B_in[30]~8 (
// Equation(s):
// \my_processor|dx1|B_in[30]~8_combout  = (\my_processor|ctrl_readRegB[3]~3_combout  & (((\my_processor|ctrl_readRegB[2]~2_combout )))) # (!\my_processor|ctrl_readRegB[3]~3_combout  & ((\my_processor|ctrl_readRegB[2]~2_combout  & 
// ((\my_regfile|gen_registers[22].regs|dffe30|q~q ))) # (!\my_processor|ctrl_readRegB[2]~2_combout  & (\my_regfile|gen_registers[18].regs|dffe30|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datab(\my_regfile|gen_registers[18].regs|dffe30|q~q ),
	.datac(\my_regfile|gen_registers[22].regs|dffe30|q~q ),
	.datad(\my_processor|ctrl_readRegB[2]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[30]~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[30]~8 .lut_mask = 16'hFA44;
defparam \my_processor|dx1|B_in[30]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y31_N19
dffeas \my_regfile|gen_registers[30].regs|dffe30|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[30]~61_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[30].regs|dffe30|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[30].regs|dffe30|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[30].regs|dffe30|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y31_N18
cycloneive_lcell_comb \my_processor|dx1|B_in[30]~9 (
// Equation(s):
// \my_processor|dx1|B_in[30]~9_combout  = (\my_processor|dx1|B_in[30]~8_combout  & (((\my_regfile|gen_registers[30].regs|dffe30|q~q ) # (!\my_processor|ctrl_readRegB[3]~3_combout )))) # (!\my_processor|dx1|B_in[30]~8_combout  & 
// (\my_regfile|gen_registers[26].regs|dffe30|q~q  & ((\my_processor|ctrl_readRegB[3]~3_combout ))))

	.dataa(\my_regfile|gen_registers[26].regs|dffe30|q~q ),
	.datab(\my_processor|dx1|B_in[30]~8_combout ),
	.datac(\my_regfile|gen_registers[30].regs|dffe30|q~q ),
	.datad(\my_processor|ctrl_readRegB[3]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[30]~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[30]~9 .lut_mask = 16'hE2CC;
defparam \my_processor|dx1|B_in[30]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y27_N13
dffeas \my_regfile|gen_registers[19].regs|dffe30|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[30]~61_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[19].regs|dffe30|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[19].regs|dffe30|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[19].regs|dffe30|q .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y27_N17
dffeas \my_regfile|gen_registers[27].regs|dffe30|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[30]~61_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[27].regs|dffe30|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[27].regs|dffe30|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[27].regs|dffe30|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y27_N16
cycloneive_lcell_comb \my_processor|dx1|B_in[30]~15 (
// Equation(s):
// \my_processor|dx1|B_in[30]~15_combout  = (\my_processor|ctrl_readRegB[3]~3_combout  & (((\my_regfile|gen_registers[27].regs|dffe30|q~q ) # (\my_processor|ctrl_readRegB[2]~2_combout )))) # (!\my_processor|ctrl_readRegB[3]~3_combout  & 
// (\my_regfile|gen_registers[19].regs|dffe30|q~q  & ((!\my_processor|ctrl_readRegB[2]~2_combout ))))

	.dataa(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datab(\my_regfile|gen_registers[19].regs|dffe30|q~q ),
	.datac(\my_regfile|gen_registers[27].regs|dffe30|q~q ),
	.datad(\my_processor|ctrl_readRegB[2]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[30]~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[30]~15 .lut_mask = 16'hAAE4;
defparam \my_processor|dx1|B_in[30]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y24_N29
dffeas \my_regfile|gen_registers[31].regs|dffe30|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[30]~61_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[31].regs|dffe30|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[31].regs|dffe30|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[31].regs|dffe30|q .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y27_N25
dffeas \my_regfile|gen_registers[23].regs|dffe30|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[30]~61_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[23].regs|dffe30|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[23].regs|dffe30|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[23].regs|dffe30|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N10
cycloneive_lcell_comb \my_processor|dx1|B_in[30]~16 (
// Equation(s):
// \my_processor|dx1|B_in[30]~16_combout  = (\my_processor|ctrl_readRegB[2]~2_combout  & ((\my_processor|dx1|B_in[30]~15_combout  & (\my_regfile|gen_registers[31].regs|dffe30|q~q )) # (!\my_processor|dx1|B_in[30]~15_combout  & 
// ((\my_regfile|gen_registers[23].regs|dffe30|q~q ))))) # (!\my_processor|ctrl_readRegB[2]~2_combout  & (\my_processor|dx1|B_in[30]~15_combout ))

	.dataa(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datab(\my_processor|dx1|B_in[30]~15_combout ),
	.datac(\my_regfile|gen_registers[31].regs|dffe30|q~q ),
	.datad(\my_regfile|gen_registers[23].regs|dffe30|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[30]~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[30]~16 .lut_mask = 16'hE6C4;
defparam \my_processor|dx1|B_in[30]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y28_N31
dffeas \my_regfile|gen_registers[20].regs|dffe30|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[30]~61_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[20].regs|dffe30|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[20].regs|dffe30|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[20].regs|dffe30|q .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y27_N15
dffeas \my_regfile|gen_registers[16].regs|dffe30|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[30]~61_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[16].regs|dffe30|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[16].regs|dffe30|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[16].regs|dffe30|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N30
cycloneive_lcell_comb \my_processor|dx1|B_in[30]~12 (
// Equation(s):
// \my_processor|dx1|B_in[30]~12_combout  = (\my_processor|ctrl_readRegB[2]~2_combout  & ((\my_processor|ctrl_readRegB[3]~3_combout ) # ((\my_regfile|gen_registers[20].regs|dffe30|q~q )))) # (!\my_processor|ctrl_readRegB[2]~2_combout  & 
// (!\my_processor|ctrl_readRegB[3]~3_combout  & ((\my_regfile|gen_registers[16].regs|dffe30|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datab(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datac(\my_regfile|gen_registers[20].regs|dffe30|q~q ),
	.datad(\my_regfile|gen_registers[16].regs|dffe30|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[30]~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[30]~12 .lut_mask = 16'hB9A8;
defparam \my_processor|dx1|B_in[30]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y28_N17
dffeas \my_regfile|gen_registers[24].regs|dffe30|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[30]~61_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[24].regs|dffe30|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[24].regs|dffe30|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[24].regs|dffe30|q .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y27_N29
dffeas \my_regfile|gen_registers[28].regs|dffe30|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[30]~61_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[28].regs|dffe30|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[28].regs|dffe30|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[28].regs|dffe30|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N16
cycloneive_lcell_comb \my_processor|dx1|B_in[30]~13 (
// Equation(s):
// \my_processor|dx1|B_in[30]~13_combout  = (\my_processor|dx1|B_in[30]~12_combout  & (((\my_regfile|gen_registers[28].regs|dffe30|q~q )) # (!\my_processor|ctrl_readRegB[3]~3_combout ))) # (!\my_processor|dx1|B_in[30]~12_combout  & 
// (\my_processor|ctrl_readRegB[3]~3_combout  & (\my_regfile|gen_registers[24].regs|dffe30|q~q )))

	.dataa(\my_processor|dx1|B_in[30]~12_combout ),
	.datab(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datac(\my_regfile|gen_registers[24].regs|dffe30|q~q ),
	.datad(\my_regfile|gen_registers[28].regs|dffe30|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[30]~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[30]~13 .lut_mask = 16'hEA62;
defparam \my_processor|dx1|B_in[30]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y30_N31
dffeas \my_regfile|gen_registers[25].regs|dffe30|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[30]~61_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[25].regs|dffe30|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[25].regs|dffe30|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[25].regs|dffe30|q .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y30_N1
dffeas \my_regfile|gen_registers[17].regs|dffe30|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[30]~61_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[17].regs|dffe30|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[17].regs|dffe30|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[17].regs|dffe30|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y30_N30
cycloneive_lcell_comb \my_processor|dx1|B_in[30]~10 (
// Equation(s):
// \my_processor|dx1|B_in[30]~10_combout  = (\my_processor|ctrl_readRegB[2]~2_combout  & (\my_processor|ctrl_readRegB[3]~3_combout )) # (!\my_processor|ctrl_readRegB[2]~2_combout  & ((\my_processor|ctrl_readRegB[3]~3_combout  & 
// (\my_regfile|gen_registers[25].regs|dffe30|q~q )) # (!\my_processor|ctrl_readRegB[3]~3_combout  & ((\my_regfile|gen_registers[17].regs|dffe30|q~q )))))

	.dataa(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datab(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datac(\my_regfile|gen_registers[25].regs|dffe30|q~q ),
	.datad(\my_regfile|gen_registers[17].regs|dffe30|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[30]~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[30]~10 .lut_mask = 16'hD9C8;
defparam \my_processor|dx1|B_in[30]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y30_N13
dffeas \my_regfile|gen_registers[21].regs|dffe30|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[30]~61_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[21].regs|dffe30|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[21].regs|dffe30|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[21].regs|dffe30|q .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y30_N11
dffeas \my_regfile|gen_registers[29].regs|dffe30|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[30]~61_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[29].regs|dffe30|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[29].regs|dffe30|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[29].regs|dffe30|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y30_N12
cycloneive_lcell_comb \my_processor|dx1|B_in[30]~11 (
// Equation(s):
// \my_processor|dx1|B_in[30]~11_combout  = (\my_processor|dx1|B_in[30]~10_combout  & (((\my_regfile|gen_registers[29].regs|dffe30|q~q )) # (!\my_processor|ctrl_readRegB[2]~2_combout ))) # (!\my_processor|dx1|B_in[30]~10_combout  & 
// (\my_processor|ctrl_readRegB[2]~2_combout  & (\my_regfile|gen_registers[21].regs|dffe30|q~q )))

	.dataa(\my_processor|dx1|B_in[30]~10_combout ),
	.datab(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datac(\my_regfile|gen_registers[21].regs|dffe30|q~q ),
	.datad(\my_regfile|gen_registers[29].regs|dffe30|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[30]~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[30]~11 .lut_mask = 16'hEA62;
defparam \my_processor|dx1|B_in[30]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y30_N24
cycloneive_lcell_comb \my_processor|dx1|B_in[30]~14 (
// Equation(s):
// \my_processor|dx1|B_in[30]~14_combout  = (\my_processor|ctrl_readRegB[1]~1_combout  & (((\my_processor|ctrl_readRegB[0]~0_combout )))) # (!\my_processor|ctrl_readRegB[1]~1_combout  & ((\my_processor|ctrl_readRegB[0]~0_combout  & 
// ((\my_processor|dx1|B_in[30]~11_combout ))) # (!\my_processor|ctrl_readRegB[0]~0_combout  & (\my_processor|dx1|B_in[30]~13_combout ))))

	.dataa(\my_processor|dx1|B_in[30]~13_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datac(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datad(\my_processor|dx1|B_in[30]~11_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[30]~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[30]~14 .lut_mask = 16'hF2C2;
defparam \my_processor|dx1|B_in[30]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y30_N8
cycloneive_lcell_comb \my_processor|dx1|B_in[30]~17 (
// Equation(s):
// \my_processor|dx1|B_in[30]~17_combout  = (\my_processor|dx1|B_in[30]~14_combout  & (((\my_processor|dx1|B_in[30]~16_combout ) # (!\my_processor|ctrl_readRegB[1]~1_combout )))) # (!\my_processor|dx1|B_in[30]~14_combout  & 
// (\my_processor|dx1|B_in[30]~9_combout  & ((\my_processor|ctrl_readRegB[1]~1_combout ))))

	.dataa(\my_processor|dx1|B_in[30]~9_combout ),
	.datab(\my_processor|dx1|B_in[30]~16_combout ),
	.datac(\my_processor|dx1|B_in[30]~14_combout ),
	.datad(\my_processor|ctrl_readRegB[1]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[30]~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[30]~17 .lut_mask = 16'hCAF0;
defparam \my_processor|dx1|B_in[30]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y23_N1
dffeas \my_processor|dx1|DXB|dffe30|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|DXB|dffe30|q~0_combout ),
	.asdata(\my_processor|dx1|B_in[30]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\my_processor|dx1|DXB|dffe5|q~10_combout ),
	.sload(\my_processor|ctrl_readRegB[4]~4_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXB|dffe30|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXB|dffe30|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXB|dffe30|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N8
cycloneive_lcell_comb \my_processor|PCadder_branch|eba_3|xor_sum6 (
// Equation(s):
// \my_processor|PCadder_branch|eba_3|xor_sum6~combout  = \my_processor|dx1|FDPC|dffe30|q~q  $ (((\my_processor|dx1|FDPC|dffe29|q~q  & (!\my_processor|dx1|DXIR|dffe16|q~q  & \my_processor|PCadder_branch|eba_3|orc4~0_combout )) # 
// (!\my_processor|dx1|FDPC|dffe29|q~q  & (\my_processor|dx1|DXIR|dffe16|q~q  & !\my_processor|PCadder_branch|eba_3|orc4~0_combout ))))

	.dataa(\my_processor|dx1|FDPC|dffe29|q~q ),
	.datab(\my_processor|dx1|FDPC|dffe30|q~q ),
	.datac(\my_processor|dx1|DXIR|dffe16|q~q ),
	.datad(\my_processor|PCadder_branch|eba_3|orc4~0_combout ),
	.cin(gnd),
	.combout(\my_processor|PCadder_branch|eba_3|xor_sum6~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder_branch|eba_3|xor_sum6 .lut_mask = 16'hC69C;
defparam \my_processor|PCadder_branch|eba_3|xor_sum6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N28
cycloneive_lcell_comb \my_processor|PC_calculated[30]~109 (
// Equation(s):
// \my_processor|PC_calculated[30]~109_combout  = (\my_processor|PC|dffe27|q~0_combout  & (((\my_processor|PC|dffe27|q~1_combout )))) # (!\my_processor|PC|dffe27|q~0_combout  & ((\my_processor|PC|dffe27|q~1_combout  & 
// ((\my_processor|PCadder_branch|eba_3|xor_sum6~combout ))) # (!\my_processor|PC|dffe27|q~1_combout  & (\my_processor|dx1|FDPC|dffe30|q~q ))))

	.dataa(\my_processor|dx1|FDPC|dffe30|q~q ),
	.datab(\my_processor|PCadder_branch|eba_3|xor_sum6~combout ),
	.datac(\my_processor|PC|dffe27|q~0_combout ),
	.datad(\my_processor|PC|dffe27|q~1_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[30]~109_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[30]~109 .lut_mask = 16'hFC0A;
defparam \my_processor|PC_calculated[30]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N18
cycloneive_lcell_comb \my_processor|PC_calculated[30]~110 (
// Equation(s):
// \my_processor|PC_calculated[30]~110_combout  = (\my_processor|PC|dffe27|q~0_combout  & ((\my_processor|PC_calculated[30]~109_combout  & (\my_processor|PCadder|eba_3|xor_sum6~combout )) # (!\my_processor|PC_calculated[30]~109_combout  & 
// ((\my_processor|dx1|DXB|dffe30|q~q ))))) # (!\my_processor|PC|dffe27|q~0_combout  & (((\my_processor|PC_calculated[30]~109_combout ))))

	.dataa(\my_processor|PCadder|eba_3|xor_sum6~combout ),
	.datab(\my_processor|dx1|DXB|dffe30|q~q ),
	.datac(\my_processor|PC|dffe27|q~0_combout ),
	.datad(\my_processor|PC_calculated[30]~109_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[30]~110_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[30]~110 .lut_mask = 16'hAFC0;
defparam \my_processor|PC_calculated[30]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N10
cycloneive_lcell_comb \my_processor|PC_calculated[30]~111 (
// Equation(s):
// \my_processor|PC_calculated[30]~111_combout  = (\my_processor|PC_calculated[27]~97_combout  & \my_processor|PC_calculated[30]~110_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|PC_calculated[27]~97_combout ),
	.datad(\my_processor|PC_calculated[30]~110_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[30]~111_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[30]~111 .lut_mask = 16'hF000;
defparam \my_processor|PC_calculated[30]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y29_N11
dffeas \my_processor|PC|dffe30|q (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\my_processor|PC_calculated[30]~111_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|PC|dffe30|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|PC|dffe30|q .is_wysiwyg = "true";
defparam \my_processor|PC|dffe30|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N14
cycloneive_lcell_comb \my_processor|PC_in_FD[30]~30 (
// Equation(s):
// \my_processor|PC_in_FD[30]~30_combout  = (\my_processor|flush~1_combout  & (\my_processor|flush~0_combout  & \my_processor|PC|dffe30|q~q ))

	.dataa(gnd),
	.datab(\my_processor|flush~1_combout ),
	.datac(\my_processor|flush~0_combout ),
	.datad(\my_processor|PC|dffe30|q~q ),
	.cin(gnd),
	.combout(\my_processor|PC_in_FD[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_in_FD[30]~30 .lut_mask = 16'hC000;
defparam \my_processor|PC_in_FD[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y29_N15
dffeas \my_processor|PC_FD1|dffe30|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|PC_in_FD[30]~30_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|PC_FD1|dffe30|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|PC_FD1|dffe30|q .is_wysiwyg = "true";
defparam \my_processor|PC_FD1|dffe30|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N4
cycloneive_lcell_comb \my_processor|dx1|PC_in[30]~30 (
// Equation(s):
// \my_processor|dx1|PC_in[30]~30_combout  = (\my_processor|PC_FD1|dffe30|q~q  & (\my_processor|flush~0_combout  & \my_processor|flush~1_combout ))

	.dataa(gnd),
	.datab(\my_processor|PC_FD1|dffe30|q~q ),
	.datac(\my_processor|flush~0_combout ),
	.datad(\my_processor|flush~1_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|PC_in[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|PC_in[30]~30 .lut_mask = 16'hC000;
defparam \my_processor|dx1|PC_in[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y29_N5
dffeas \my_processor|dx1|FDPC|dffe30|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|PC_in[30]~30_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|FDPC|dffe30|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|FDPC|dffe30|q .is_wysiwyg = "true";
defparam \my_processor|dx1|FDPC|dffe30|q .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y29_N1
dffeas \my_processor|xm1|xmoldp|dffe30|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dx1|FDPC|dffe30|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|xmoldp|dffe30|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|xmoldp|dffe30|q .is_wysiwyg = "true";
defparam \my_processor|xm1|xmoldp|dffe30|q .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y24_N23
dffeas \my_processor|mw1|MW_oldPC|dffe30|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|xm1|xmoldp|dffe30|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MW_oldPC|dffe30|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MW_oldPC|dffe30|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MW_oldPC|dffe30|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N22
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[29]~22 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[29]~22_combout  = (\my_processor|aluer|mux_for_alu_out|mux_eight_zero|mux_four_one|bracket0[31]~0_combout  & ((\my_processor|alu_A[30]~30_combout ))) # 
// (!\my_processor|aluer|mux_for_alu_out|mux_eight_zero|mux_four_one|bracket0[31]~0_combout  & (\my_processor|alu_A[31]~666_combout ))

	.dataa(\my_processor|alu_A[31]~666_combout ),
	.datab(gnd),
	.datac(\my_processor|alu_A[30]~30_combout ),
	.datad(\my_processor|aluer|mux_for_alu_out|mux_eight_zero|mux_four_one|bracket0[31]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[29]~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[29]~22 .lut_mask = 16'hF0AA;
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[29]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N4
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[30]~66 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[30]~66_combout  = (\my_processor|alu_op[0]~0_combout  & ((\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[29]~22_combout ) # ((\my_processor|dx1|DXIR|dffe7|q~q )))) # 
// (!\my_processor|alu_op[0]~0_combout  & (((\my_processor|aluer|shift_logical_left|mux_one_shifted[31]~24_combout  & !\my_processor|dx1|DXIR|dffe7|q~q ))))

	.dataa(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[29]~22_combout ),
	.datab(\my_processor|aluer|shift_logical_left|mux_one_shifted[31]~24_combout ),
	.datac(\my_processor|alu_op[0]~0_combout ),
	.datad(\my_processor|dx1|DXIR|dffe7|q~q ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[30]~66_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[30]~66 .lut_mask = 16'hF0AC;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[30]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N0
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_two_shifted[30]~0 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_two_shifted[30]~0_combout  = (\my_processor|dx1|DXIR|dffe9|q~q ) # ((\my_processor|dx1|DXIR|dffe11|q~q  & !\my_processor|dx1|DXIR|dffe10|q~q ))

	.dataa(\my_processor|dx1|DXIR|dffe9|q~q ),
	.datab(gnd),
	.datac(\my_processor|dx1|DXIR|dffe11|q~q ),
	.datad(\my_processor|dx1|DXIR|dffe10|q~q ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_two_shifted[30]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_two_shifted[30]~0 .lut_mask = 16'hAAFA;
defparam \my_processor|aluer|shift_logical_left|mux_two_shifted[30]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N4
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_two_shifted[31]~10 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_two_shifted[31]~10_combout  = (\my_processor|aluer|shift_logical_left|mux_two_shifted[30]~1_combout  & (((\my_processor|aluer|shift_logical_left|mux_two_shifted[30]~0_combout )))) # 
// (!\my_processor|aluer|shift_logical_left|mux_two_shifted[30]~1_combout  & ((\my_processor|aluer|shift_logical_left|mux_two_shifted[30]~0_combout  & ((\my_processor|alu_A[13]~387_combout ))) # 
// (!\my_processor|aluer|shift_logical_left|mux_two_shifted[30]~0_combout  & (\my_processor|alu_A[29]~51_combout ))))

	.dataa(\my_processor|alu_A[29]~51_combout ),
	.datab(\my_processor|aluer|shift_logical_left|mux_two_shifted[30]~1_combout ),
	.datac(\my_processor|alu_A[13]~387_combout ),
	.datad(\my_processor|aluer|shift_logical_left|mux_two_shifted[30]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_two_shifted[31]~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_two_shifted[31]~10 .lut_mask = 16'hFC22;
defparam \my_processor|aluer|shift_logical_left|mux_two_shifted[31]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N26
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_two_shifted[31]~11 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_two_shifted[31]~11_combout  = (\my_processor|aluer|shift_logical_left|mux_two_shifted[30]~1_combout  & ((\my_processor|aluer|shift_logical_left|mux_two_shifted[31]~10_combout  & 
// ((\my_processor|aluer|shift_logical_left|mux_four_shifted[29]~7_combout ))) # (!\my_processor|aluer|shift_logical_left|mux_two_shifted[31]~10_combout  & (\my_processor|aluer|shift_logical_left|mux_eight_shifted[29]~0_combout )))) # 
// (!\my_processor|aluer|shift_logical_left|mux_two_shifted[30]~1_combout  & (((\my_processor|aluer|shift_logical_left|mux_two_shifted[31]~10_combout ))))

	.dataa(\my_processor|aluer|shift_logical_left|mux_eight_shifted[29]~0_combout ),
	.datab(\my_processor|aluer|shift_logical_left|mux_two_shifted[30]~1_combout ),
	.datac(\my_processor|aluer|shift_logical_left|mux_two_shifted[31]~10_combout ),
	.datad(\my_processor|aluer|shift_logical_left|mux_four_shifted[29]~7_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_two_shifted[31]~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_two_shifted[31]~11 .lut_mask = 16'hF838;
defparam \my_processor|aluer|shift_logical_left|mux_two_shifted[31]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N2
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_four_shifted[31]~2 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_four_shifted[31]~2_combout  = (!\my_processor|dx1|DXIR|dffe10|q~q  & ((\my_processor|dx1|DXIR|dffe11|q~q  & ((\my_processor|alu_A[11]~429_combout ))) # (!\my_processor|dx1|DXIR|dffe11|q~q  & 
// (\my_processor|alu_A[27]~93_combout ))))

	.dataa(\my_processor|dx1|DXIR|dffe10|q~q ),
	.datab(\my_processor|dx1|DXIR|dffe11|q~q ),
	.datac(\my_processor|alu_A[27]~93_combout ),
	.datad(\my_processor|alu_A[11]~429_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_four_shifted[31]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_four_shifted[31]~2 .lut_mask = 16'h5410;
defparam \my_processor|aluer|shift_logical_left|mux_four_shifted[31]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N12
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_four_shifted[31]~4 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_four_shifted[31]~4_combout  = (\my_processor|aluer|shift_logical_left|mux_four_shifted[31]~2_combout ) # ((\my_processor|dx1|DXIR|dffe10|q~q  & 
// \my_processor|aluer|shift_logical_left|mux_four_shifted[31]~3_combout ))

	.dataa(\my_processor|dx1|DXIR|dffe10|q~q ),
	.datab(\my_processor|aluer|shift_logical_left|mux_four_shifted[31]~2_combout ),
	.datac(gnd),
	.datad(\my_processor|aluer|shift_logical_left|mux_four_shifted[31]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_four_shifted[31]~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_four_shifted[31]~4 .lut_mask = 16'hEECC;
defparam \my_processor|aluer|shift_logical_left|mux_four_shifted[31]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N10
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_one_shifted[28]~20 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_one_shifted[28]~20_combout  = (\my_processor|dx1|DXIR|dffe9|q~q  & ((\my_processor|aluer|shift_logical_left|mux_four_shifted[27]~1_combout ))) # (!\my_processor|dx1|DXIR|dffe9|q~q  & 
// (\my_processor|aluer|shift_logical_left|mux_four_shifted[31]~4_combout ))

	.dataa(\my_processor|aluer|shift_logical_left|mux_four_shifted[31]~4_combout ),
	.datab(\my_processor|dx1|DXIR|dffe9|q~q ),
	.datac(gnd),
	.datad(\my_processor|aluer|shift_logical_left|mux_four_shifted[27]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_one_shifted[28]~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[28]~20 .lut_mask = 16'hEE22;
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[28]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N20
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_one_shifted[30]~21 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_one_shifted[30]~21_combout  = (\my_processor|dx1|DXIR|dffe8|q~q  & ((\my_processor|aluer|shift_logical_left|mux_one_shifted[28]~20_combout ))) # (!\my_processor|dx1|DXIR|dffe8|q~q  & 
// (\my_processor|aluer|shift_logical_left|mux_two_shifted[31]~11_combout ))

	.dataa(gnd),
	.datab(\my_processor|dx1|DXIR|dffe8|q~q ),
	.datac(\my_processor|aluer|shift_logical_left|mux_two_shifted[31]~11_combout ),
	.datad(\my_processor|aluer|shift_logical_left|mux_one_shifted[28]~20_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_one_shifted[30]~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[30]~21 .lut_mask = 16'hFC30;
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[30]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N14
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[30]~67 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[30]~67_combout  = (\my_processor|dx1|DXIR|dffe7|q~q  & ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[30]~66_combout  & (\my_processor|alu_A[31]~666_combout )) # 
// (!\my_processor|aluer|mux_for_alu_out|mux_results|register_out[30]~66_combout  & ((\my_processor|aluer|shift_logical_left|mux_one_shifted[30]~21_combout ))))) # (!\my_processor|dx1|DXIR|dffe7|q~q  & 
// (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[30]~66_combout ))

	.dataa(\my_processor|dx1|DXIR|dffe7|q~q ),
	.datab(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[30]~66_combout ),
	.datac(\my_processor|alu_A[31]~666_combout ),
	.datad(\my_processor|aluer|shift_logical_left|mux_one_shifted[30]~21_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[30]~67_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[30]~67 .lut_mask = 16'hE6C4;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[30]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N2
cycloneive_lcell_comb \my_processor|alu_B[30]~5 (
// Equation(s):
// \my_processor|alu_B[30]~5_combout  = (\my_processor|alu_B[30]~4_combout  & ((\my_processor|WM_bypass_data[30]~61_combout ) # ((\my_processor|alu_B[30]~0_combout )))) # (!\my_processor|alu_B[30]~4_combout  & (((\my_processor|dx1|DXB|dffe30|q~q  & 
// !\my_processor|alu_B[30]~0_combout ))))

	.dataa(\my_processor|alu_B[30]~4_combout ),
	.datab(\my_processor|WM_bypass_data[30]~61_combout ),
	.datac(\my_processor|dx1|DXB|dffe30|q~q ),
	.datad(\my_processor|alu_B[30]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_B[30]~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_B[30]~5 .lut_mask = 16'hAAD8;
defparam \my_processor|alu_B[30]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N0
cycloneive_lcell_comb \my_processor|alu_B[30]~6 (
// Equation(s):
// \my_processor|alu_B[30]~6_combout  = (\my_processor|alu_B[30]~0_combout  & ((\my_processor|alu_B[30]~5_combout  & ((\my_processor|xm1|XMoutput|dffe30|q~q ))) # (!\my_processor|alu_B[30]~5_combout  & (\my_processor|dx1|DXIR|dffe16|q~q )))) # 
// (!\my_processor|alu_B[30]~0_combout  & (((\my_processor|alu_B[30]~5_combout ))))

	.dataa(\my_processor|dx1|DXIR|dffe16|q~q ),
	.datab(\my_processor|xm1|XMoutput|dffe30|q~q ),
	.datac(\my_processor|alu_B[30]~0_combout ),
	.datad(\my_processor|alu_B[30]~5_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_B[30]~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_B[30]~6 .lut_mask = 16'hCFA0;
defparam \my_processor|alu_B[30]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N20
cycloneive_lcell_comb \my_processor|aluer|subtraction|eba_3|xor6~0 (
// Equation(s):
// \my_processor|aluer|subtraction|eba_3|xor6~0_combout  = \my_processor|alu_B[30]~6_combout  $ (((\my_processor|A_bypass_MX_sel~3_combout  & (\my_processor|xm1|XMoutput|dffe30|q~q )) # (!\my_processor|A_bypass_MX_sel~3_combout  & 
// ((\my_processor|alu_A[30]~29_combout )))))

	.dataa(\my_processor|A_bypass_MX_sel~3_combout ),
	.datab(\my_processor|xm1|XMoutput|dffe30|q~q ),
	.datac(\my_processor|alu_A[30]~29_combout ),
	.datad(\my_processor|alu_B[30]~6_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|subtraction|eba_3|xor6~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|subtraction|eba_3|xor6~0 .lut_mask = 16'h27D8;
defparam \my_processor|aluer|subtraction|eba_3|xor6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N4
cycloneive_lcell_comb \my_processor|alu_B[29]~65 (
// Equation(s):
// \my_processor|alu_B[29]~65_combout  = (\my_processor|alu_B[30]~4_combout  & (((\my_processor|alu_B[30]~0_combout )))) # (!\my_processor|alu_B[30]~4_combout  & ((\my_processor|alu_B[30]~0_combout  & ((\my_processor|dx1|DXIR|dffe16|q~q ))) # 
// (!\my_processor|alu_B[30]~0_combout  & (\my_processor|dx1|DXB|dffe29|q~q ))))

	.dataa(\my_processor|dx1|DXB|dffe29|q~q ),
	.datab(\my_processor|dx1|DXIR|dffe16|q~q ),
	.datac(\my_processor|alu_B[30]~4_combout ),
	.datad(\my_processor|alu_B[30]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_B[29]~65_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_B[29]~65 .lut_mask = 16'hFC0A;
defparam \my_processor|alu_B[29]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N0
cycloneive_lcell_comb \my_processor|aluer|subtraction|eba_3|xor5~0 (
// Equation(s):
// \my_processor|aluer|subtraction|eba_3|xor5~0_combout  = \my_processor|alu_B[29]~66_combout  $ (((\my_processor|A_bypass_MX_sel~3_combout  & (\my_processor|xm1|XMoutput|dffe29|q~q )) # (!\my_processor|A_bypass_MX_sel~3_combout  & 
// ((\my_processor|alu_A[29]~50_combout )))))

	.dataa(\my_processor|A_bypass_MX_sel~3_combout ),
	.datab(\my_processor|xm1|XMoutput|dffe29|q~q ),
	.datac(\my_processor|alu_A[29]~50_combout ),
	.datad(\my_processor|alu_B[29]~66_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|subtraction|eba_3|xor5~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|subtraction|eba_3|xor5~0 .lut_mask = 16'h27D8;
defparam \my_processor|aluer|subtraction|eba_3|xor5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N28
cycloneive_lcell_comb \my_processor|aluer|subtraction|eba_3|xor_sum5 (
// Equation(s):
// \my_processor|aluer|subtraction|eba_3|xor_sum5~combout  = \my_processor|aluer|subtraction|eba_3|xor5~0_combout  $ (((\my_processor|alu_A[28]~72_combout  & ((\my_processor|aluer|subtraction|eba_3|orc3~combout ) # (!\my_processor|alu_B[28]~64_combout ))) # 
// (!\my_processor|alu_A[28]~72_combout  & (!\my_processor|alu_B[28]~64_combout  & \my_processor|aluer|subtraction|eba_3|orc3~combout ))))

	.dataa(\my_processor|aluer|subtraction|eba_3|xor5~0_combout ),
	.datab(\my_processor|alu_A[28]~72_combout ),
	.datac(\my_processor|alu_B[28]~64_combout ),
	.datad(\my_processor|aluer|subtraction|eba_3|orc3~combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|subtraction|eba_3|xor_sum5~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|subtraction|eba_3|xor_sum5 .lut_mask = 16'h65A6;
defparam \my_processor|aluer|subtraction|eba_3|xor_sum5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N14
cycloneive_lcell_comb \my_processor|aluer|addition|eba_3|orc2~0 (
// Equation(s):
// \my_processor|aluer|addition|eba_3|orc2~0_combout  = (\my_processor|alu_B[26]~60_combout  & ((\my_processor|A_bypass_MX_sel~3_combout  & (\my_processor|xm1|XMoutput|dffe26|q~q )) # (!\my_processor|A_bypass_MX_sel~3_combout  & 
// ((\my_processor|alu_A[26]~113_combout )))))

	.dataa(\my_processor|xm1|XMoutput|dffe26|q~q ),
	.datab(\my_processor|A_bypass_MX_sel~3_combout ),
	.datac(\my_processor|alu_B[26]~60_combout ),
	.datad(\my_processor|alu_A[26]~113_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|addition|eba_3|orc2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|addition|eba_3|orc2~0 .lut_mask = 16'hB080;
defparam \my_processor|aluer|addition|eba_3|orc2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N24
cycloneive_lcell_comb \my_processor|alu_B[27]~61 (
// Equation(s):
// \my_processor|alu_B[27]~61_combout  = (\my_processor|alu_B[30]~0_combout  & ((\my_processor|dx1|DXIR|dffe16|q~q ) # ((\my_processor|alu_B[30]~4_combout )))) # (!\my_processor|alu_B[30]~0_combout  & (((!\my_processor|alu_B[30]~4_combout  & 
// \my_processor|dx1|DXB|dffe27|q~q ))))

	.dataa(\my_processor|alu_B[30]~0_combout ),
	.datab(\my_processor|dx1|DXIR|dffe16|q~q ),
	.datac(\my_processor|alu_B[30]~4_combout ),
	.datad(\my_processor|dx1|DXB|dffe27|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_B[27]~61_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_B[27]~61 .lut_mask = 16'hADA8;
defparam \my_processor|alu_B[27]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N22
cycloneive_lcell_comb \my_processor|alu_B[27]~62 (
// Equation(s):
// \my_processor|alu_B[27]~62_combout  = (\my_processor|alu_B[30]~4_combout  & ((\my_processor|alu_B[27]~61_combout  & (\my_processor|xm1|XMoutput|dffe27|q~q )) # (!\my_processor|alu_B[27]~61_combout  & ((\my_processor|WM_bypass_data[27]~55_combout ))))) # 
// (!\my_processor|alu_B[30]~4_combout  & (((\my_processor|alu_B[27]~61_combout ))))

	.dataa(\my_processor|alu_B[30]~4_combout ),
	.datab(\my_processor|xm1|XMoutput|dffe27|q~q ),
	.datac(\my_processor|WM_bypass_data[27]~55_combout ),
	.datad(\my_processor|alu_B[27]~61_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_B[27]~62_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_B[27]~62 .lut_mask = 16'hDDA0;
defparam \my_processor|alu_B[27]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y29_N26
cycloneive_lcell_comb \my_processor|aluer|addition|eba_3|orc3~0 (
// Equation(s):
// \my_processor|aluer|addition|eba_3|orc3~0_combout  = (\my_processor|alu_B[27]~62_combout  & ((\my_processor|aluer|addition|eba_3|orc2~0_combout ) # ((\my_processor|alu_A[27]~93_combout ) # (\my_processor|aluer|addition|eba_3|orc2~1_combout )))) # 
// (!\my_processor|alu_B[27]~62_combout  & (\my_processor|alu_A[27]~93_combout  & ((\my_processor|aluer|addition|eba_3|orc2~0_combout ) # (\my_processor|aluer|addition|eba_3|orc2~1_combout ))))

	.dataa(\my_processor|aluer|addition|eba_3|orc2~0_combout ),
	.datab(\my_processor|alu_B[27]~62_combout ),
	.datac(\my_processor|alu_A[27]~93_combout ),
	.datad(\my_processor|aluer|addition|eba_3|orc2~1_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|addition|eba_3|orc3~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|addition|eba_3|orc3~0 .lut_mask = 16'hFCE8;
defparam \my_processor|aluer|addition|eba_3|orc3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N14
cycloneive_lcell_comb \my_processor|aluer|addition|eba_3|xor_sum5 (
// Equation(s):
// \my_processor|aluer|addition|eba_3|xor_sum5~combout  = \my_processor|aluer|subtraction|eba_3|xor5~0_combout  $ (((\my_processor|alu_A[28]~72_combout  & ((\my_processor|aluer|addition|eba_3|orc3~0_combout ) # (\my_processor|alu_B[28]~64_combout ))) # 
// (!\my_processor|alu_A[28]~72_combout  & (\my_processor|aluer|addition|eba_3|orc3~0_combout  & \my_processor|alu_B[28]~64_combout ))))

	.dataa(\my_processor|alu_A[28]~72_combout ),
	.datab(\my_processor|aluer|subtraction|eba_3|xor5~0_combout ),
	.datac(\my_processor|aluer|addition|eba_3|orc3~0_combout ),
	.datad(\my_processor|alu_B[28]~64_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|addition|eba_3|xor_sum5~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|addition|eba_3|xor_sum5 .lut_mask = 16'h366C;
defparam \my_processor|aluer|addition|eba_3|xor_sum5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N30
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[29]~69 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[29]~69_combout  = (\my_processor|alu_op[1]~1_combout  & (((\my_processor|alu_op[0]~0_combout )))) # (!\my_processor|alu_op[1]~1_combout  & ((\my_processor|alu_op[0]~0_combout  & 
// (!\my_processor|aluer|subtraction|eba_3|xor_sum5~combout )) # (!\my_processor|alu_op[0]~0_combout  & ((\my_processor|aluer|addition|eba_3|xor_sum5~combout )))))

	.dataa(\my_processor|alu_op[1]~1_combout ),
	.datab(\my_processor|aluer|subtraction|eba_3|xor_sum5~combout ),
	.datac(\my_processor|alu_op[0]~0_combout ),
	.datad(\my_processor|aluer|addition|eba_3|xor_sum5~combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[29]~69_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[29]~69 .lut_mask = 16'hB5B0;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[29]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N12
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[29]~70 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[29]~70_combout  = (\my_processor|alu_op[1]~1_combout  & ((\my_processor|alu_A[29]~51_combout  & ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[29]~69_combout ) # 
// (\my_processor|alu_B[29]~66_combout ))) # (!\my_processor|alu_A[29]~51_combout  & (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[29]~69_combout  & \my_processor|alu_B[29]~66_combout )))) # (!\my_processor|alu_op[1]~1_combout  & 
// (((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[29]~69_combout ))))

	.dataa(\my_processor|alu_op[1]~1_combout ),
	.datab(\my_processor|alu_A[29]~51_combout ),
	.datac(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[29]~69_combout ),
	.datad(\my_processor|alu_B[29]~66_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[29]~70_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[29]~70 .lut_mask = 16'hF8D0;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[29]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N8
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_two_shifted[30]~12 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_two_shifted[30]~12_combout  = (\my_processor|aluer|shift_logical_left|mux_two_shifted[30]~0_combout  & ((\my_processor|alu_A[12]~408_combout ) # 
// ((\my_processor|aluer|shift_logical_left|mux_two_shifted[30]~1_combout )))) # (!\my_processor|aluer|shift_logical_left|mux_two_shifted[30]~0_combout  & (((\my_processor|alu_A[28]~72_combout  & 
// !\my_processor|aluer|shift_logical_left|mux_two_shifted[30]~1_combout ))))

	.dataa(\my_processor|alu_A[12]~408_combout ),
	.datab(\my_processor|alu_A[28]~72_combout ),
	.datac(\my_processor|aluer|shift_logical_left|mux_two_shifted[30]~0_combout ),
	.datad(\my_processor|aluer|shift_logical_left|mux_two_shifted[30]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_two_shifted[30]~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_two_shifted[30]~12 .lut_mask = 16'hF0AC;
defparam \my_processor|aluer|shift_logical_left|mux_two_shifted[30]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N28
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_two_shifted[30]~13 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_two_shifted[30]~13_combout  = (\my_processor|aluer|shift_logical_left|mux_two_shifted[30]~12_combout  & (((\my_processor|aluer|shift_logical_left|mux_four_shifted[28]~10_combout ) # 
// (!\my_processor|aluer|shift_logical_left|mux_two_shifted[30]~1_combout )))) # (!\my_processor|aluer|shift_logical_left|mux_two_shifted[30]~12_combout  & (\my_processor|aluer|shift_logical_left|mux_eight_shifted[28]~1_combout  & 
// ((\my_processor|aluer|shift_logical_left|mux_two_shifted[30]~1_combout ))))

	.dataa(\my_processor|aluer|shift_logical_left|mux_eight_shifted[28]~1_combout ),
	.datab(\my_processor|aluer|shift_logical_left|mux_four_shifted[28]~10_combout ),
	.datac(\my_processor|aluer|shift_logical_left|mux_two_shifted[30]~12_combout ),
	.datad(\my_processor|aluer|shift_logical_left|mux_two_shifted[30]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_two_shifted[30]~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_two_shifted[30]~13 .lut_mask = 16'hCAF0;
defparam \my_processor|aluer|shift_logical_left|mux_two_shifted[30]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N30
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_one_shifted[29]~25 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_one_shifted[29]~25_combout  = (\my_processor|dx1|DXIR|dffe8|q~q  & (\my_processor|aluer|shift_logical_left|mux_two_shifted[28]~15_combout )) # (!\my_processor|dx1|DXIR|dffe8|q~q  & 
// ((\my_processor|aluer|shift_logical_left|mux_two_shifted[30]~13_combout )))

	.dataa(gnd),
	.datab(\my_processor|aluer|shift_logical_left|mux_two_shifted[28]~15_combout ),
	.datac(\my_processor|dx1|DXIR|dffe8|q~q ),
	.datad(\my_processor|aluer|shift_logical_left|mux_two_shifted[30]~13_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_one_shifted[29]~25_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[29]~25 .lut_mask = 16'hCFC0;
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[29]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N8
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[28]~23 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[28]~23_combout  = (\my_processor|aluer|mux_for_alu_out|mux_eight_zero|mux_four_one|bracket0[31]~0_combout  & ((\my_processor|alu_A[29]~51_combout ))) # 
// (!\my_processor|aluer|mux_for_alu_out|mux_eight_zero|mux_four_one|bracket0[31]~0_combout  & (\my_processor|alu_A[31]~666_combout ))

	.dataa(\my_processor|alu_A[31]~666_combout ),
	.datab(gnd),
	.datac(\my_processor|alu_A[29]~51_combout ),
	.datad(\my_processor|aluer|mux_for_alu_out|mux_eight_zero|mux_four_one|bracket0[31]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[28]~23_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[28]~23 .lut_mask = 16'hF0AA;
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[28]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N10
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[29]~71 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[29]~71_combout  = (\my_processor|dx1|DXIR|dffe7|q~q  & (\my_processor|alu_op[0]~0_combout )) # (!\my_processor|dx1|DXIR|dffe7|q~q  & ((\my_processor|alu_op[0]~0_combout  & 
// (\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[28]~23_combout )) # (!\my_processor|alu_op[0]~0_combout  & ((\my_processor|aluer|shift_logical_left|mux_one_shifted[30]~21_combout )))))

	.dataa(\my_processor|dx1|DXIR|dffe7|q~q ),
	.datab(\my_processor|alu_op[0]~0_combout ),
	.datac(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[28]~23_combout ),
	.datad(\my_processor|aluer|shift_logical_left|mux_one_shifted[30]~21_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[29]~71_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[29]~71 .lut_mask = 16'hD9C8;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[29]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y27_N18
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[29]~72 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[29]~72_combout  = (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[29]~71_combout  & (((\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[29]~22_combout ) # 
// (!\my_processor|dx1|DXIR|dffe7|q~q )))) # (!\my_processor|aluer|mux_for_alu_out|mux_results|register_out[29]~71_combout  & (\my_processor|aluer|shift_logical_left|mux_one_shifted[29]~25_combout  & ((\my_processor|dx1|DXIR|dffe7|q~q ))))

	.dataa(\my_processor|aluer|shift_logical_left|mux_one_shifted[29]~25_combout ),
	.datab(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[29]~22_combout ),
	.datac(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[29]~71_combout ),
	.datad(\my_processor|dx1|DXIR|dffe7|q~q ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[29]~72_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[29]~72 .lut_mask = 16'hCAF0;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[29]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N10
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[29]~73 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[29]~73_combout  = (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[29]~70_combout  & ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout ) # 
// ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout  & \my_processor|aluer|mux_for_alu_out|mux_results|register_out[29]~72_combout )))) # (!\my_processor|aluer|mux_for_alu_out|mux_results|register_out[29]~70_combout  & 
// (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout  & ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[29]~72_combout ))))

	.dataa(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[29]~70_combout ),
	.datab(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout ),
	.datac(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout ),
	.datad(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[29]~72_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[29]~73_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[29]~73 .lut_mask = 16'hECA0;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[29]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y27_N11
dffeas \my_processor|xm1|XMoutput|dffe29|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[29]~73_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|XMoutput|dffe29|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|XMoutput|dffe29|q .is_wysiwyg = "true";
defparam \my_processor|xm1|XMoutput|dffe29|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N24
cycloneive_lcell_comb \my_processor|alu_B[29]~66 (
// Equation(s):
// \my_processor|alu_B[29]~66_combout  = (\my_processor|alu_B[30]~4_combout  & ((\my_processor|alu_B[29]~65_combout  & (\my_processor|xm1|XMoutput|dffe29|q~q )) # (!\my_processor|alu_B[29]~65_combout  & ((\my_processor|WM_bypass_data[29]~59_combout ))))) # 
// (!\my_processor|alu_B[30]~4_combout  & (\my_processor|alu_B[29]~65_combout ))

	.dataa(\my_processor|alu_B[30]~4_combout ),
	.datab(\my_processor|alu_B[29]~65_combout ),
	.datac(\my_processor|xm1|XMoutput|dffe29|q~q ),
	.datad(\my_processor|WM_bypass_data[29]~59_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_B[29]~66_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_B[29]~66 .lut_mask = 16'hE6C4;
defparam \my_processor|alu_B[29]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N8
cycloneive_lcell_comb \my_processor|aluer|subtraction|eba_3|orc4 (
// Equation(s):
// \my_processor|aluer|subtraction|eba_3|orc4~combout  = (\my_processor|alu_B[28]~64_combout  & (\my_processor|alu_A[28]~72_combout  & \my_processor|aluer|subtraction|eba_3|orc3~combout )) # (!\my_processor|alu_B[28]~64_combout  & 
// ((\my_processor|alu_A[28]~72_combout ) # (\my_processor|aluer|subtraction|eba_3|orc3~combout )))

	.dataa(gnd),
	.datab(\my_processor|alu_B[28]~64_combout ),
	.datac(\my_processor|alu_A[28]~72_combout ),
	.datad(\my_processor|aluer|subtraction|eba_3|orc3~combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|subtraction|eba_3|orc4~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|subtraction|eba_3|orc4 .lut_mask = 16'hF330;
defparam \my_processor|aluer|subtraction|eba_3|orc4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N2
cycloneive_lcell_comb \my_processor|aluer|subtraction|eba_3|xor_sum6 (
// Equation(s):
// \my_processor|aluer|subtraction|eba_3|xor_sum6~combout  = \my_processor|aluer|subtraction|eba_3|xor6~0_combout  $ (((\my_processor|alu_B[29]~66_combout  & (\my_processor|alu_A[29]~51_combout  & \my_processor|aluer|subtraction|eba_3|orc4~combout )) # 
// (!\my_processor|alu_B[29]~66_combout  & ((\my_processor|alu_A[29]~51_combout ) # (\my_processor|aluer|subtraction|eba_3|orc4~combout )))))

	.dataa(\my_processor|aluer|subtraction|eba_3|xor6~0_combout ),
	.datab(\my_processor|alu_B[29]~66_combout ),
	.datac(\my_processor|alu_A[29]~51_combout ),
	.datad(\my_processor|aluer|subtraction|eba_3|orc4~combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|subtraction|eba_3|xor_sum6~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|subtraction|eba_3|xor_sum6 .lut_mask = 16'h599A;
defparam \my_processor|aluer|subtraction|eba_3|xor_sum6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N6
cycloneive_lcell_comb \my_processor|aluer|addition|eba_3|orc4~0 (
// Equation(s):
// \my_processor|aluer|addition|eba_3|orc4~0_combout  = (\my_processor|alu_B[28]~64_combout  & ((\my_processor|A_bypass_MX_sel~3_combout  & (\my_processor|xm1|XMoutput|dffe28|q~q )) # (!\my_processor|A_bypass_MX_sel~3_combout  & 
// ((\my_processor|alu_A[28]~71_combout )))))

	.dataa(\my_processor|alu_B[28]~64_combout ),
	.datab(\my_processor|xm1|XMoutput|dffe28|q~q ),
	.datac(\my_processor|A_bypass_MX_sel~3_combout ),
	.datad(\my_processor|alu_A[28]~71_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|addition|eba_3|orc4~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|addition|eba_3|orc4~0 .lut_mask = 16'h8A80;
defparam \my_processor|aluer|addition|eba_3|orc4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y29_N28
cycloneive_lcell_comb \my_processor|aluer|addition|eba_3|orc4~1 (
// Equation(s):
// \my_processor|aluer|addition|eba_3|orc4~1_combout  = (\my_processor|aluer|addition|eba_3|orc3~0_combout  & ((\my_processor|alu_B[28]~64_combout ) # (\my_processor|alu_A[28]~72_combout )))

	.dataa(\my_processor|alu_B[28]~64_combout ),
	.datab(\my_processor|alu_A[28]~72_combout ),
	.datac(\my_processor|aluer|addition|eba_3|orc3~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|aluer|addition|eba_3|orc4~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|addition|eba_3|orc4~1 .lut_mask = 16'hE0E0;
defparam \my_processor|aluer|addition|eba_3|orc4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y29_N22
cycloneive_lcell_comb \my_processor|aluer|addition|eba_3|orc5~0 (
// Equation(s):
// \my_processor|aluer|addition|eba_3|orc5~0_combout  = (\my_processor|alu_B[29]~66_combout  & ((\my_processor|aluer|addition|eba_3|orc4~0_combout ) # ((\my_processor|alu_A[29]~51_combout ) # (\my_processor|aluer|addition|eba_3|orc4~1_combout )))) # 
// (!\my_processor|alu_B[29]~66_combout  & (\my_processor|alu_A[29]~51_combout  & ((\my_processor|aluer|addition|eba_3|orc4~0_combout ) # (\my_processor|aluer|addition|eba_3|orc4~1_combout ))))

	.dataa(\my_processor|aluer|addition|eba_3|orc4~0_combout ),
	.datab(\my_processor|alu_B[29]~66_combout ),
	.datac(\my_processor|alu_A[29]~51_combout ),
	.datad(\my_processor|aluer|addition|eba_3|orc4~1_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|addition|eba_3|orc5~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|addition|eba_3|orc5~0 .lut_mask = 16'hFCE8;
defparam \my_processor|aluer|addition|eba_3|orc5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N12
cycloneive_lcell_comb \my_processor|aluer|addition|eba_3|xor_sum6 (
// Equation(s):
// \my_processor|aluer|addition|eba_3|xor_sum6~combout  = \my_processor|aluer|subtraction|eba_3|xor6~0_combout  $ (\my_processor|aluer|addition|eba_3|orc5~0_combout )

	.dataa(gnd),
	.datab(\my_processor|aluer|subtraction|eba_3|xor6~0_combout ),
	.datac(\my_processor|aluer|addition|eba_3|orc5~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|aluer|addition|eba_3|xor_sum6~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|addition|eba_3|xor_sum6 .lut_mask = 16'h3C3C;
defparam \my_processor|aluer|addition|eba_3|xor_sum6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N6
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[30]~64 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[30]~64_combout  = (\my_processor|alu_op[1]~1_combout  & (((\my_processor|alu_op[0]~0_combout )))) # (!\my_processor|alu_op[1]~1_combout  & ((\my_processor|alu_op[0]~0_combout  & 
// (!\my_processor|aluer|subtraction|eba_3|xor_sum6~combout )) # (!\my_processor|alu_op[0]~0_combout  & ((\my_processor|aluer|addition|eba_3|xor_sum6~combout )))))

	.dataa(\my_processor|aluer|subtraction|eba_3|xor_sum6~combout ),
	.datab(\my_processor|alu_op[1]~1_combout ),
	.datac(\my_processor|alu_op[0]~0_combout ),
	.datad(\my_processor|aluer|addition|eba_3|xor_sum6~combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[30]~64_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[30]~64 .lut_mask = 16'hD3D0;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[30]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N16
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[30]~65 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[30]~65_combout  = (\my_processor|alu_A[30]~30_combout  & ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[30]~64_combout ) # ((\my_processor|alu_B[30]~6_combout  & 
// \my_processor|alu_op[1]~1_combout )))) # (!\my_processor|alu_A[30]~30_combout  & (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[30]~64_combout  & ((\my_processor|alu_B[30]~6_combout ) # (!\my_processor|alu_op[1]~1_combout ))))

	.dataa(\my_processor|alu_A[30]~30_combout ),
	.datab(\my_processor|alu_B[30]~6_combout ),
	.datac(\my_processor|alu_op[1]~1_combout ),
	.datad(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[30]~64_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[30]~65_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[30]~65 .lut_mask = 16'hEF80;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[30]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N0
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[30]~68 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[30]~68_combout  = (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout  & ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[30]~65_combout ) # 
// ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[30]~67_combout  & \my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout )))) # (!\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout  & 
// (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[30]~67_combout  & (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout )))

	.dataa(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout ),
	.datab(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[30]~67_combout ),
	.datac(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout ),
	.datad(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[30]~65_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[30]~68_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[30]~68 .lut_mask = 16'hEAC0;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[30]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y27_N1
dffeas \my_processor|xm1|XMoutput|dffe30|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[30]~68_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|XMoutput|dffe30|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|XMoutput|dffe30|q .is_wysiwyg = "true";
defparam \my_processor|xm1|XMoutput|dffe30|q .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y24_N29
dffeas \my_processor|mw1|MWout|dffe30|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|xm1|XMoutput|dffe30|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MWout|dffe30|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MWout|dffe30|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MWout|dffe30|q .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y24_N7
dffeas \my_processor|xm1|b|dffe30|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dx1|DXB|dffe30|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|b|dffe30|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|b|dffe30|q .is_wysiwyg = "true";
defparam \my_processor|xm1|b|dffe30|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N6
cycloneive_lcell_comb \my_processor|data[30]~30 (
// Equation(s):
// \my_processor|data[30]~30_combout  = (\my_processor|WM_bypass~3_combout  & (\my_processor|WM_bypass_data[30]~61_combout )) # (!\my_processor|WM_bypass~3_combout  & ((\my_processor|xm1|b|dffe30|q~q )))

	.dataa(gnd),
	.datab(\my_processor|WM_bypass_data[30]~61_combout ),
	.datac(\my_processor|xm1|b|dffe30|q~q ),
	.datad(\my_processor|WM_bypass~3_combout ),
	.cin(gnd),
	.combout(\my_processor|data[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[30]~30 .lut_mask = 16'hCCF0;
defparam \my_processor|data[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y21_N7
dffeas \my_regfile|gen_registers[10].regs|dffe31|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[31]~63_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[10].regs|dffe31|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[10].regs|dffe31|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[10].regs|dffe31|q .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y21_N17
dffeas \my_regfile|gen_registers[8].regs|dffe31|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[31]~63_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[8].regs|dffe31|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[8].regs|dffe31|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[8].regs|dffe31|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N6
cycloneive_lcell_comb \my_processor|dx1|B_in[31]~543 (
// Equation(s):
// \my_processor|dx1|B_in[31]~543_combout  = (\my_processor|ctrl_readRegB[1]~1_combout  & ((\my_processor|ctrl_readRegB[0]~0_combout ) # ((\my_regfile|gen_registers[10].regs|dffe31|q~q )))) # (!\my_processor|ctrl_readRegB[1]~1_combout  & 
// (!\my_processor|ctrl_readRegB[0]~0_combout  & ((\my_regfile|gen_registers[8].regs|dffe31|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datac(\my_regfile|gen_registers[10].regs|dffe31|q~q ),
	.datad(\my_regfile|gen_registers[8].regs|dffe31|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[31]~543_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[31]~543 .lut_mask = 16'hB9A8;
defparam \my_processor|dx1|B_in[31]~543 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y21_N1
dffeas \my_regfile|gen_registers[9].regs|dffe31|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[31]~63_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[9].regs|dffe31|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[9].regs|dffe31|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[9].regs|dffe31|q .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y21_N3
dffeas \my_regfile|gen_registers[11].regs|dffe31|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[31]~63_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[11].regs|dffe31|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[11].regs|dffe31|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[11].regs|dffe31|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N0
cycloneive_lcell_comb \my_processor|dx1|B_in[31]~544 (
// Equation(s):
// \my_processor|dx1|B_in[31]~544_combout  = (\my_processor|dx1|B_in[31]~543_combout  & (((\my_regfile|gen_registers[11].regs|dffe31|q~q )) # (!\my_processor|ctrl_readRegB[0]~0_combout ))) # (!\my_processor|dx1|B_in[31]~543_combout  & 
// (\my_processor|ctrl_readRegB[0]~0_combout  & (\my_regfile|gen_registers[9].regs|dffe31|q~q )))

	.dataa(\my_processor|dx1|B_in[31]~543_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datac(\my_regfile|gen_registers[9].regs|dffe31|q~q ),
	.datad(\my_regfile|gen_registers[11].regs|dffe31|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[31]~544_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[31]~544 .lut_mask = 16'hEA62;
defparam \my_processor|dx1|B_in[31]~544 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y24_N5
dffeas \my_regfile|gen_registers[2].regs|dffe31|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[31]~63_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[2].regs|dffe31|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[2].regs|dffe31|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[2].regs|dffe31|q .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y22_N19
dffeas \my_regfile|gen_registers[4].regs|dffe31|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[31]~63_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[4].regs|dffe31|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[4].regs|dffe31|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[4].regs|dffe31|q .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y22_N31
dffeas \my_regfile|gen_registers[5].regs|dffe31|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[31]~63_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[5].regs|dffe31|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[5].regs|dffe31|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[5].regs|dffe31|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N30
cycloneive_lcell_comb \my_processor|dx1|B_in[31]~540 (
// Equation(s):
// \my_processor|dx1|B_in[31]~540_combout  = (\my_processor|ctrl_readRegB[0]~0_combout  & (((\my_regfile|gen_registers[5].regs|dffe31|q~q ) # (\my_processor|ctrl_readRegB[1]~1_combout )))) # (!\my_processor|ctrl_readRegB[0]~0_combout  & 
// (\my_regfile|gen_registers[4].regs|dffe31|q~q  & ((!\my_processor|ctrl_readRegB[1]~1_combout ))))

	.dataa(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datab(\my_regfile|gen_registers[4].regs|dffe31|q~q ),
	.datac(\my_regfile|gen_registers[5].regs|dffe31|q~q ),
	.datad(\my_processor|ctrl_readRegB[1]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[31]~540_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[31]~540 .lut_mask = 16'hAAE4;
defparam \my_processor|dx1|B_in[31]~540 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y22_N5
dffeas \my_regfile|gen_registers[6].regs|dffe31|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[31]~63_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[6].regs|dffe31|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[6].regs|dffe31|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[6].regs|dffe31|q .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y22_N29
dffeas \my_regfile|gen_registers[7].regs|dffe31|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[31]~63_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[7].regs|dffe31|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[7].regs|dffe31|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[7].regs|dffe31|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N4
cycloneive_lcell_comb \my_processor|dx1|B_in[31]~541 (
// Equation(s):
// \my_processor|dx1|B_in[31]~541_combout  = (\my_processor|dx1|B_in[31]~540_combout  & (((\my_regfile|gen_registers[7].regs|dffe31|q~q )) # (!\my_processor|ctrl_readRegB[1]~1_combout ))) # (!\my_processor|dx1|B_in[31]~540_combout  & 
// (\my_processor|ctrl_readRegB[1]~1_combout  & (\my_regfile|gen_registers[6].regs|dffe31|q~q )))

	.dataa(\my_processor|dx1|B_in[31]~540_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datac(\my_regfile|gen_registers[6].regs|dffe31|q~q ),
	.datad(\my_regfile|gen_registers[7].regs|dffe31|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[31]~541_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[31]~541 .lut_mask = 16'hEA62;
defparam \my_processor|dx1|B_in[31]~541 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N24
cycloneive_lcell_comb \my_processor|dx1|B_in[31]~542 (
// Equation(s):
// \my_processor|dx1|B_in[31]~542_combout  = (\my_processor|dx1|DXB|dffe5|q~11_combout  & (((\my_processor|dx1|B_in[31]~541_combout ) # (\my_processor|dx1|DXB|dffe5|q~9_combout )))) # (!\my_processor|dx1|DXB|dffe5|q~11_combout  & 
// (\my_regfile|gen_registers[2].regs|dffe31|q~q  & ((!\my_processor|dx1|DXB|dffe5|q~9_combout ))))

	.dataa(\my_regfile|gen_registers[2].regs|dffe31|q~q ),
	.datab(\my_processor|dx1|B_in[31]~541_combout ),
	.datac(\my_processor|dx1|DXB|dffe5|q~11_combout ),
	.datad(\my_processor|dx1|DXB|dffe5|q~9_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[31]~542_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[31]~542 .lut_mask = 16'hF0CA;
defparam \my_processor|dx1|B_in[31]~542 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y24_N27
dffeas \my_regfile|gen_registers[3].regs|dffe31|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[31]~63_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[3].regs|dffe31|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[3].regs|dffe31|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[3].regs|dffe31|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N2
cycloneive_lcell_comb \my_processor|dx1|B_in[31]~545 (
// Equation(s):
// \my_processor|dx1|B_in[31]~545_combout  = (\my_processor|dx1|B_in[31]~542_combout  & ((\my_processor|dx1|B_in[31]~544_combout ) # ((!\my_processor|dx1|DXB|dffe5|q~9_combout )))) # (!\my_processor|dx1|B_in[31]~542_combout  & 
// (((\my_regfile|gen_registers[3].regs|dffe31|q~q  & \my_processor|dx1|DXB|dffe5|q~9_combout ))))

	.dataa(\my_processor|dx1|B_in[31]~544_combout ),
	.datab(\my_processor|dx1|B_in[31]~542_combout ),
	.datac(\my_regfile|gen_registers[3].regs|dffe31|q~q ),
	.datad(\my_processor|dx1|DXB|dffe5|q~9_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[31]~545_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[31]~545 .lut_mask = 16'hB8CC;
defparam \my_processor|dx1|B_in[31]~545 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y25_N1
dffeas \my_regfile|gen_registers[13].regs|dffe31|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[31]~63_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[13].regs|dffe31|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[13].regs|dffe31|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[13].regs|dffe31|q .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y25_N9
dffeas \my_regfile|gen_registers[12].regs|dffe31|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[31]~63_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[12].regs|dffe31|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[12].regs|dffe31|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[12].regs|dffe31|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N0
cycloneive_lcell_comb \my_processor|dx1|B_in[31]~546 (
// Equation(s):
// \my_processor|dx1|B_in[31]~546_combout  = (\my_processor|ctrl_readRegB[1]~1_combout  & (\my_processor|ctrl_readRegB[0]~0_combout )) # (!\my_processor|ctrl_readRegB[1]~1_combout  & ((\my_processor|ctrl_readRegB[0]~0_combout  & 
// (\my_regfile|gen_registers[13].regs|dffe31|q~q )) # (!\my_processor|ctrl_readRegB[0]~0_combout  & ((\my_regfile|gen_registers[12].regs|dffe31|q~q )))))

	.dataa(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datac(\my_regfile|gen_registers[13].regs|dffe31|q~q ),
	.datad(\my_regfile|gen_registers[12].regs|dffe31|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[31]~546_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[31]~546 .lut_mask = 16'hD9C8;
defparam \my_processor|dx1|B_in[31]~546 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y25_N23
dffeas \my_regfile|gen_registers[14].regs|dffe31|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[31]~63_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[14].regs|dffe31|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[14].regs|dffe31|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[14].regs|dffe31|q .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y25_N15
dffeas \my_regfile|gen_registers[15].regs|dffe31|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[31]~63_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[15].regs|dffe31|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[15].regs|dffe31|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[15].regs|dffe31|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N22
cycloneive_lcell_comb \my_processor|dx1|B_in[31]~547 (
// Equation(s):
// \my_processor|dx1|B_in[31]~547_combout  = (\my_processor|ctrl_readRegB[1]~1_combout  & ((\my_processor|dx1|B_in[31]~546_combout  & ((\my_regfile|gen_registers[15].regs|dffe31|q~q ))) # (!\my_processor|dx1|B_in[31]~546_combout  & 
// (\my_regfile|gen_registers[14].regs|dffe31|q~q )))) # (!\my_processor|ctrl_readRegB[1]~1_combout  & (\my_processor|dx1|B_in[31]~546_combout ))

	.dataa(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datab(\my_processor|dx1|B_in[31]~546_combout ),
	.datac(\my_regfile|gen_registers[14].regs|dffe31|q~q ),
	.datad(\my_regfile|gen_registers[15].regs|dffe31|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[31]~547_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[31]~547 .lut_mask = 16'hEC64;
defparam \my_processor|dx1|B_in[31]~547 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N26
cycloneive_lcell_comb \my_processor|dx1|DXB|dffe31|q~0 (
// Equation(s):
// \my_processor|dx1|DXB|dffe31|q~0_combout  = (\my_processor|dx1|DXB|dffe5|q~12_combout  & ((\my_processor|dx1|B_in[31]~547_combout ))) # (!\my_processor|dx1|DXB|dffe5|q~12_combout  & (\my_processor|dx1|B_in[31]~545_combout ))

	.dataa(\my_processor|dx1|B_in[31]~545_combout ),
	.datab(\my_processor|dx1|B_in[31]~547_combout ),
	.datac(gnd),
	.datad(\my_processor|dx1|DXB|dffe5|q~12_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|DXB|dffe31|q~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|DXB|dffe31|q~0 .lut_mask = 16'hCCAA;
defparam \my_processor|dx1|DXB|dffe31|q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y30_N11
dffeas \my_regfile|gen_registers[25].regs|dffe31|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[31]~63_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[25].regs|dffe31|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[25].regs|dffe31|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[25].regs|dffe31|q .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y30_N23
dffeas \my_regfile|gen_registers[17].regs|dffe31|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[31]~63_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[17].regs|dffe31|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[17].regs|dffe31|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[17].regs|dffe31|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y30_N10
cycloneive_lcell_comb \my_processor|dx1|B_in[31]~548 (
// Equation(s):
// \my_processor|dx1|B_in[31]~548_combout  = (\my_processor|ctrl_readRegB[3]~3_combout  & ((\my_processor|ctrl_readRegB[2]~2_combout ) # ((\my_regfile|gen_registers[25].regs|dffe31|q~q )))) # (!\my_processor|ctrl_readRegB[3]~3_combout  & 
// (!\my_processor|ctrl_readRegB[2]~2_combout  & ((\my_regfile|gen_registers[17].regs|dffe31|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datab(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datac(\my_regfile|gen_registers[25].regs|dffe31|q~q ),
	.datad(\my_regfile|gen_registers[17].regs|dffe31|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[31]~548_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[31]~548 .lut_mask = 16'hB9A8;
defparam \my_processor|dx1|B_in[31]~548 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y30_N17
dffeas \my_regfile|gen_registers[29].regs|dffe31|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[31]~63_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[29].regs|dffe31|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[29].regs|dffe31|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[29].regs|dffe31|q .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y30_N5
dffeas \my_regfile|gen_registers[21].regs|dffe31|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[31]~63_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[21].regs|dffe31|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[21].regs|dffe31|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[21].regs|dffe31|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y30_N16
cycloneive_lcell_comb \my_processor|dx1|B_in[31]~549 (
// Equation(s):
// \my_processor|dx1|B_in[31]~549_combout  = (\my_processor|ctrl_readRegB[2]~2_combout  & ((\my_processor|dx1|B_in[31]~548_combout  & (\my_regfile|gen_registers[29].regs|dffe31|q~q )) # (!\my_processor|dx1|B_in[31]~548_combout  & 
// ((\my_regfile|gen_registers[21].regs|dffe31|q~q ))))) # (!\my_processor|ctrl_readRegB[2]~2_combout  & (\my_processor|dx1|B_in[31]~548_combout ))

	.dataa(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datab(\my_processor|dx1|B_in[31]~548_combout ),
	.datac(\my_regfile|gen_registers[29].regs|dffe31|q~q ),
	.datad(\my_regfile|gen_registers[21].regs|dffe31|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[31]~549_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[31]~549 .lut_mask = 16'hE6C4;
defparam \my_processor|dx1|B_in[31]~549 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y26_N27
dffeas \my_regfile|gen_registers[30].regs|dffe31|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[31]~63_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[30].regs|dffe31|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[30].regs|dffe31|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[30].regs|dffe31|q .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y24_N27
dffeas \my_regfile|gen_registers[26].regs|dffe31|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[31]~63_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[26].regs|dffe31|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[26].regs|dffe31|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[26].regs|dffe31|q .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y26_N17
dffeas \my_regfile|gen_registers[18].regs|dffe31|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[31]~63_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[18].regs|dffe31|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[18].regs|dffe31|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[18].regs|dffe31|q .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y24_N5
dffeas \my_regfile|gen_registers[22].regs|dffe31|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[31]~63_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[22].regs|dffe31|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[22].regs|dffe31|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[22].regs|dffe31|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N4
cycloneive_lcell_comb \my_processor|dx1|B_in[31]~550 (
// Equation(s):
// \my_processor|dx1|B_in[31]~550_combout  = (\my_processor|ctrl_readRegB[2]~2_combout  & (((\my_regfile|gen_registers[22].regs|dffe31|q~q ) # (\my_processor|ctrl_readRegB[3]~3_combout )))) # (!\my_processor|ctrl_readRegB[2]~2_combout  & 
// (\my_regfile|gen_registers[18].regs|dffe31|q~q  & ((!\my_processor|ctrl_readRegB[3]~3_combout ))))

	.dataa(\my_regfile|gen_registers[18].regs|dffe31|q~q ),
	.datab(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datac(\my_regfile|gen_registers[22].regs|dffe31|q~q ),
	.datad(\my_processor|ctrl_readRegB[3]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[31]~550_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[31]~550 .lut_mask = 16'hCCE2;
defparam \my_processor|dx1|B_in[31]~550 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N26
cycloneive_lcell_comb \my_processor|dx1|B_in[31]~551 (
// Equation(s):
// \my_processor|dx1|B_in[31]~551_combout  = (\my_processor|ctrl_readRegB[3]~3_combout  & ((\my_processor|dx1|B_in[31]~550_combout  & (\my_regfile|gen_registers[30].regs|dffe31|q~q )) # (!\my_processor|dx1|B_in[31]~550_combout  & 
// ((\my_regfile|gen_registers[26].regs|dffe31|q~q ))))) # (!\my_processor|ctrl_readRegB[3]~3_combout  & (((\my_processor|dx1|B_in[31]~550_combout ))))

	.dataa(\my_regfile|gen_registers[30].regs|dffe31|q~q ),
	.datab(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datac(\my_regfile|gen_registers[26].regs|dffe31|q~q ),
	.datad(\my_processor|dx1|B_in[31]~550_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[31]~551_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[31]~551 .lut_mask = 16'hBBC0;
defparam \my_processor|dx1|B_in[31]~551 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y26_N25
dffeas \my_regfile|gen_registers[28].regs|dffe31|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[31]~63_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[28].regs|dffe31|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[28].regs|dffe31|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[28].regs|dffe31|q .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y30_N19
dffeas \my_regfile|gen_registers[24].regs|dffe31|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[31]~63_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[24].regs|dffe31|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[24].regs|dffe31|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[24].regs|dffe31|q .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y30_N25
dffeas \my_regfile|gen_registers[20].regs|dffe31|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[31]~63_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[20].regs|dffe31|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[20].regs|dffe31|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[20].regs|dffe31|q .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y26_N23
dffeas \my_regfile|gen_registers[16].regs|dffe31|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[31]~63_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[16].regs|dffe31|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[16].regs|dffe31|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[16].regs|dffe31|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y30_N24
cycloneive_lcell_comb \my_processor|dx1|B_in[31]~552 (
// Equation(s):
// \my_processor|dx1|B_in[31]~552_combout  = (\my_processor|ctrl_readRegB[3]~3_combout  & (\my_processor|ctrl_readRegB[2]~2_combout )) # (!\my_processor|ctrl_readRegB[3]~3_combout  & ((\my_processor|ctrl_readRegB[2]~2_combout  & 
// (\my_regfile|gen_registers[20].regs|dffe31|q~q )) # (!\my_processor|ctrl_readRegB[2]~2_combout  & ((\my_regfile|gen_registers[16].regs|dffe31|q~q )))))

	.dataa(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datab(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datac(\my_regfile|gen_registers[20].regs|dffe31|q~q ),
	.datad(\my_regfile|gen_registers[16].regs|dffe31|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[31]~552_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[31]~552 .lut_mask = 16'hD9C8;
defparam \my_processor|dx1|B_in[31]~552 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y30_N18
cycloneive_lcell_comb \my_processor|dx1|B_in[31]~553 (
// Equation(s):
// \my_processor|dx1|B_in[31]~553_combout  = (\my_processor|ctrl_readRegB[3]~3_combout  & ((\my_processor|dx1|B_in[31]~552_combout  & (\my_regfile|gen_registers[28].regs|dffe31|q~q )) # (!\my_processor|dx1|B_in[31]~552_combout  & 
// ((\my_regfile|gen_registers[24].regs|dffe31|q~q ))))) # (!\my_processor|ctrl_readRegB[3]~3_combout  & (((\my_processor|dx1|B_in[31]~552_combout ))))

	.dataa(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datab(\my_regfile|gen_registers[28].regs|dffe31|q~q ),
	.datac(\my_regfile|gen_registers[24].regs|dffe31|q~q ),
	.datad(\my_processor|dx1|B_in[31]~552_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[31]~553_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[31]~553 .lut_mask = 16'hDDA0;
defparam \my_processor|dx1|B_in[31]~553 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y30_N4
cycloneive_lcell_comb \my_processor|dx1|B_in[31]~554 (
// Equation(s):
// \my_processor|dx1|B_in[31]~554_combout  = (\my_processor|ctrl_readRegB[0]~0_combout  & (\my_processor|ctrl_readRegB[1]~1_combout )) # (!\my_processor|ctrl_readRegB[0]~0_combout  & ((\my_processor|ctrl_readRegB[1]~1_combout  & 
// (\my_processor|dx1|B_in[31]~551_combout )) # (!\my_processor|ctrl_readRegB[1]~1_combout  & ((\my_processor|dx1|B_in[31]~553_combout )))))

	.dataa(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datac(\my_processor|dx1|B_in[31]~551_combout ),
	.datad(\my_processor|dx1|B_in[31]~553_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[31]~554_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[31]~554 .lut_mask = 16'hD9C8;
defparam \my_processor|dx1|B_in[31]~554 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y28_N21
dffeas \my_regfile|gen_registers[23].regs|dffe31|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[31]~63_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[23].regs|dffe31|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[23].regs|dffe31|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[23].regs|dffe31|q .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y28_N27
dffeas \my_regfile|gen_registers[19].regs|dffe31|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[31]~63_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[19].regs|dffe31|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[19].regs|dffe31|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[19].regs|dffe31|q .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y28_N5
dffeas \my_regfile|gen_registers[27].regs|dffe31|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[31]~63_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[27].regs|dffe31|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[27].regs|dffe31|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[27].regs|dffe31|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y28_N4
cycloneive_lcell_comb \my_processor|dx1|B_in[31]~555 (
// Equation(s):
// \my_processor|dx1|B_in[31]~555_combout  = (\my_processor|ctrl_readRegB[2]~2_combout  & (((\my_processor|ctrl_readRegB[3]~3_combout )))) # (!\my_processor|ctrl_readRegB[2]~2_combout  & ((\my_processor|ctrl_readRegB[3]~3_combout  & 
// ((\my_regfile|gen_registers[27].regs|dffe31|q~q ))) # (!\my_processor|ctrl_readRegB[3]~3_combout  & (\my_regfile|gen_registers[19].regs|dffe31|q~q ))))

	.dataa(\my_regfile|gen_registers[19].regs|dffe31|q~q ),
	.datab(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datac(\my_regfile|gen_registers[27].regs|dffe31|q~q ),
	.datad(\my_processor|ctrl_readRegB[3]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[31]~555_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[31]~555 .lut_mask = 16'hFC22;
defparam \my_processor|dx1|B_in[31]~555 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N14
cycloneive_lcell_comb \my_processor|dx1|B_in[31]~556 (
// Equation(s):
// \my_processor|dx1|B_in[31]~556_combout  = (\my_processor|ctrl_readRegB[2]~2_combout  & ((\my_processor|dx1|B_in[31]~555_combout  & ((\my_regfile|gen_registers[31].regs|dffe31|q~q ))) # (!\my_processor|dx1|B_in[31]~555_combout  & 
// (\my_regfile|gen_registers[23].regs|dffe31|q~q )))) # (!\my_processor|ctrl_readRegB[2]~2_combout  & (((\my_processor|dx1|B_in[31]~555_combout ))))

	.dataa(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datab(\my_regfile|gen_registers[23].regs|dffe31|q~q ),
	.datac(\my_regfile|gen_registers[31].regs|dffe31|q~q ),
	.datad(\my_processor|dx1|B_in[31]~555_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[31]~556_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[31]~556 .lut_mask = 16'hF588;
defparam \my_processor|dx1|B_in[31]~556 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y30_N14
cycloneive_lcell_comb \my_processor|dx1|B_in[31]~557 (
// Equation(s):
// \my_processor|dx1|B_in[31]~557_combout  = (\my_processor|ctrl_readRegB[0]~0_combout  & ((\my_processor|dx1|B_in[31]~554_combout  & ((\my_processor|dx1|B_in[31]~556_combout ))) # (!\my_processor|dx1|B_in[31]~554_combout  & 
// (\my_processor|dx1|B_in[31]~549_combout )))) # (!\my_processor|ctrl_readRegB[0]~0_combout  & (((\my_processor|dx1|B_in[31]~554_combout ))))

	.dataa(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datab(\my_processor|dx1|B_in[31]~549_combout ),
	.datac(\my_processor|dx1|B_in[31]~554_combout ),
	.datad(\my_processor|dx1|B_in[31]~556_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[31]~557_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[31]~557 .lut_mask = 16'hF858;
defparam \my_processor|dx1|B_in[31]~557 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y24_N27
dffeas \my_processor|dx1|DXB|dffe31|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|DXB|dffe31|q~0_combout ),
	.asdata(\my_processor|dx1|B_in[31]~557_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\my_processor|dx1|DXB|dffe5|q~10_combout ),
	.sload(\my_processor|ctrl_readRegB[4]~4_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXB|dffe31|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXB|dffe31|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXB|dffe31|q .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y24_N7
dffeas \my_processor|xm1|b|dffe31|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dx1|DXB|dffe31|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|b|dffe31|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|b|dffe31|q .is_wysiwyg = "true";
defparam \my_processor|xm1|b|dffe31|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N6
cycloneive_lcell_comb \my_processor|data[31]~31 (
// Equation(s):
// \my_processor|data[31]~31_combout  = (\my_processor|WM_bypass~3_combout  & ((\my_processor|WM_bypass_data[31]~63_combout ))) # (!\my_processor|WM_bypass~3_combout  & (\my_processor|xm1|b|dffe31|q~q ))

	.dataa(\my_processor|WM_bypass~3_combout ),
	.datab(gnd),
	.datac(\my_processor|xm1|b|dffe31|q~q ),
	.datad(\my_processor|WM_bypass_data[31]~63_combout ),
	.cin(gnd),
	.combout(\my_processor|data[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[31]~31 .lut_mask = 16'hFA50;
defparam \my_processor|data[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y24_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(\my_processor|xm1|XMcontrol|dffe5|q~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[31]~31_combout ,\my_processor|data[30]~30_combout }),
	.portaaddr({\my_processor|xm1|XMoutput|dffe11|q~q ,\my_processor|xm1|XMoutput|dffe10|q~q ,\my_processor|xm1|XMoutput|dffe9|q~q ,\my_processor|xm1|XMoutput|dffe8|q~q ,\my_processor|xm1|XMoutput|dffe7|q~q ,\my_processor|xm1|XMoutput|dffe6|q~q ,
\my_processor|xm1|XMoutput|dffe5|q~q ,\my_processor|xm1|XMoutput|dffe4|q~q ,\my_processor|xm1|XMoutput|dffe3|q~q ,\my_processor|xm1|XMoutput|dffe2|q~q ,\my_processor|xm1|XMoutput|dffe1|q~q ,\my_processor|xm1|XMoutput|dffe0|q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .init_file = "notes.mif";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_7ih1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M9K";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000140400000000000014000000500;
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N10
cycloneive_lcell_comb \my_processor|mw1|MWmem|dffe30|q~feeder (
// Equation(s):
// \my_processor|mw1|MWmem|dffe30|q~feeder_combout  = \my_dmem|altsyncram_component|auto_generated|q_a [30]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [30]),
	.cin(gnd),
	.combout(\my_processor|mw1|MWmem|dffe30|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mw1|MWmem|dffe30|q~feeder .lut_mask = 16'hFF00;
defparam \my_processor|mw1|MWmem|dffe30|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y24_N11
dffeas \my_processor|mw1|MWmem|dffe30|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|mw1|MWmem|dffe30|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MWmem|dffe30|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MWmem|dffe30|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MWmem|dffe30|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N28
cycloneive_lcell_comb \my_processor|WM_bypass_data[30]~60 (
// Equation(s):
// \my_processor|WM_bypass_data[30]~60_combout  = (!\my_processor|mw1|MWctrl|dffe18|q~q  & ((\my_processor|mw1|MWctrl|dffe16|q~q  & ((\my_processor|mw1|MWmem|dffe30|q~q ))) # (!\my_processor|mw1|MWctrl|dffe16|q~q  & (\my_processor|mw1|MWout|dffe30|q~q ))))

	.dataa(\my_processor|mw1|MWctrl|dffe16|q~q ),
	.datab(\my_processor|mw1|MWctrl|dffe18|q~q ),
	.datac(\my_processor|mw1|MWout|dffe30|q~q ),
	.datad(\my_processor|mw1|MWmem|dffe30|q~q ),
	.cin(gnd),
	.combout(\my_processor|WM_bypass_data[30]~60_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|WM_bypass_data[30]~60 .lut_mask = 16'h3210;
defparam \my_processor|WM_bypass_data[30]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N22
cycloneive_lcell_comb \my_processor|WM_bypass_data[30]~61 (
// Equation(s):
// \my_processor|WM_bypass_data[30]~61_combout  = (\my_processor|WM_bypass_data[30]~60_combout ) # ((\my_processor|mw1|MWctrl|dffe18|q~q  & \my_processor|mw1|MW_oldPC|dffe30|q~q ))

	.dataa(\my_processor|mw1|MWctrl|dffe18|q~q ),
	.datab(gnd),
	.datac(\my_processor|mw1|MW_oldPC|dffe30|q~q ),
	.datad(\my_processor|WM_bypass_data[30]~60_combout ),
	.cin(gnd),
	.combout(\my_processor|WM_bypass_data[30]~61_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|WM_bypass_data[30]~61 .lut_mask = 16'hFFA0;
defparam \my_processor|WM_bypass_data[30]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N14
cycloneive_lcell_comb \my_processor|alu_A[30]~20 (
// Equation(s):
// \my_processor|alu_A[30]~20_combout  = (\my_processor|FD_IR1|dffe19|q~q  & ((\my_regfile|gen_registers[20].regs|dffe30|q~q ) # ((\my_processor|FD_IR1|dffe20|q~q )))) # (!\my_processor|FD_IR1|dffe19|q~q  & (((\my_regfile|gen_registers[16].regs|dffe30|q~q  & 
// !\my_processor|FD_IR1|dffe20|q~q ))))

	.dataa(\my_processor|FD_IR1|dffe19|q~q ),
	.datab(\my_regfile|gen_registers[20].regs|dffe30|q~q ),
	.datac(\my_regfile|gen_registers[16].regs|dffe30|q~q ),
	.datad(\my_processor|FD_IR1|dffe20|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[30]~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[30]~20 .lut_mask = 16'hAAD8;
defparam \my_processor|alu_A[30]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N28
cycloneive_lcell_comb \my_processor|alu_A[30]~21 (
// Equation(s):
// \my_processor|alu_A[30]~21_combout  = (\my_processor|FD_IR1|dffe20|q~q  & ((\my_processor|alu_A[30]~20_combout  & (\my_regfile|gen_registers[28].regs|dffe30|q~q )) # (!\my_processor|alu_A[30]~20_combout  & ((\my_regfile|gen_registers[24].regs|dffe30|q~q 
// ))))) # (!\my_processor|FD_IR1|dffe20|q~q  & (\my_processor|alu_A[30]~20_combout ))

	.dataa(\my_processor|FD_IR1|dffe20|q~q ),
	.datab(\my_processor|alu_A[30]~20_combout ),
	.datac(\my_regfile|gen_registers[28].regs|dffe30|q~q ),
	.datad(\my_regfile|gen_registers[24].regs|dffe30|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[30]~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[30]~21 .lut_mask = 16'hE6C4;
defparam \my_processor|alu_A[30]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y30_N0
cycloneive_lcell_comb \my_processor|alu_A[30]~18 (
// Equation(s):
// \my_processor|alu_A[30]~18_combout  = (\my_processor|FD_IR1|dffe19|q~q  & (((\my_processor|FD_IR1|dffe20|q~q )))) # (!\my_processor|FD_IR1|dffe19|q~q  & ((\my_processor|FD_IR1|dffe20|q~q  & (\my_regfile|gen_registers[25].regs|dffe30|q~q )) # 
// (!\my_processor|FD_IR1|dffe20|q~q  & ((\my_regfile|gen_registers[17].regs|dffe30|q~q )))))

	.dataa(\my_regfile|gen_registers[25].regs|dffe30|q~q ),
	.datab(\my_processor|FD_IR1|dffe19|q~q ),
	.datac(\my_regfile|gen_registers[17].regs|dffe30|q~q ),
	.datad(\my_processor|FD_IR1|dffe20|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[30]~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[30]~18 .lut_mask = 16'hEE30;
defparam \my_processor|alu_A[30]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y30_N10
cycloneive_lcell_comb \my_processor|alu_A[30]~19 (
// Equation(s):
// \my_processor|alu_A[30]~19_combout  = (\my_processor|FD_IR1|dffe19|q~q  & ((\my_processor|alu_A[30]~18_combout  & ((\my_regfile|gen_registers[29].regs|dffe30|q~q ))) # (!\my_processor|alu_A[30]~18_combout  & (\my_regfile|gen_registers[21].regs|dffe30|q~q 
// )))) # (!\my_processor|FD_IR1|dffe19|q~q  & (((\my_processor|alu_A[30]~18_combout ))))

	.dataa(\my_processor|FD_IR1|dffe19|q~q ),
	.datab(\my_regfile|gen_registers[21].regs|dffe30|q~q ),
	.datac(\my_regfile|gen_registers[29].regs|dffe30|q~q ),
	.datad(\my_processor|alu_A[30]~18_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[30]~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[30]~19 .lut_mask = 16'hF588;
defparam \my_processor|alu_A[30]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N30
cycloneive_lcell_comb \my_processor|alu_A[30]~22 (
// Equation(s):
// \my_processor|alu_A[30]~22_combout  = (\my_processor|FD_IR1|dffe18|q~q  & (((\my_processor|FD_IR1|dffe17|q~q )))) # (!\my_processor|FD_IR1|dffe18|q~q  & ((\my_processor|FD_IR1|dffe17|q~q  & ((\my_processor|alu_A[30]~19_combout ))) # 
// (!\my_processor|FD_IR1|dffe17|q~q  & (\my_processor|alu_A[30]~21_combout ))))

	.dataa(\my_processor|FD_IR1|dffe18|q~q ),
	.datab(\my_processor|alu_A[30]~21_combout ),
	.datac(\my_processor|FD_IR1|dffe17|q~q ),
	.datad(\my_processor|alu_A[30]~19_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[30]~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[30]~22 .lut_mask = 16'hF4A4;
defparam \my_processor|alu_A[30]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y31_N10
cycloneive_lcell_comb \my_processor|alu_A[30]~16 (
// Equation(s):
// \my_processor|alu_A[30]~16_combout  = (\my_processor|FD_IR1|dffe19|q~q  & ((\my_regfile|gen_registers[22].regs|dffe30|q~q ) # ((\my_processor|FD_IR1|dffe20|q~q )))) # (!\my_processor|FD_IR1|dffe19|q~q  & (((\my_regfile|gen_registers[18].regs|dffe30|q~q  & 
// !\my_processor|FD_IR1|dffe20|q~q ))))

	.dataa(\my_regfile|gen_registers[22].regs|dffe30|q~q ),
	.datab(\my_processor|FD_IR1|dffe19|q~q ),
	.datac(\my_regfile|gen_registers[18].regs|dffe30|q~q ),
	.datad(\my_processor|FD_IR1|dffe20|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[30]~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[30]~16 .lut_mask = 16'hCCB8;
defparam \my_processor|alu_A[30]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y31_N8
cycloneive_lcell_comb \my_processor|alu_A[30]~17 (
// Equation(s):
// \my_processor|alu_A[30]~17_combout  = (\my_processor|FD_IR1|dffe20|q~q  & ((\my_processor|alu_A[30]~16_combout  & (\my_regfile|gen_registers[30].regs|dffe30|q~q )) # (!\my_processor|alu_A[30]~16_combout  & ((\my_regfile|gen_registers[26].regs|dffe30|q~q 
// ))))) # (!\my_processor|FD_IR1|dffe20|q~q  & (((\my_processor|alu_A[30]~16_combout ))))

	.dataa(\my_regfile|gen_registers[30].regs|dffe30|q~q ),
	.datab(\my_processor|FD_IR1|dffe20|q~q ),
	.datac(\my_regfile|gen_registers[26].regs|dffe30|q~q ),
	.datad(\my_processor|alu_A[30]~16_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[30]~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[30]~17 .lut_mask = 16'hBBC0;
defparam \my_processor|alu_A[30]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N12
cycloneive_lcell_comb \my_processor|alu_A[30]~23 (
// Equation(s):
// \my_processor|alu_A[30]~23_combout  = (\my_processor|FD_IR1|dffe20|q~q  & ((\my_regfile|gen_registers[27].regs|dffe30|q~q ) # ((\my_processor|FD_IR1|dffe19|q~q )))) # (!\my_processor|FD_IR1|dffe20|q~q  & (((\my_regfile|gen_registers[19].regs|dffe30|q~q  & 
// !\my_processor|FD_IR1|dffe19|q~q ))))

	.dataa(\my_regfile|gen_registers[27].regs|dffe30|q~q ),
	.datab(\my_processor|FD_IR1|dffe20|q~q ),
	.datac(\my_regfile|gen_registers[19].regs|dffe30|q~q ),
	.datad(\my_processor|FD_IR1|dffe19|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[30]~23_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[30]~23 .lut_mask = 16'hCCB8;
defparam \my_processor|alu_A[30]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N24
cycloneive_lcell_comb \my_processor|alu_A[30]~24 (
// Equation(s):
// \my_processor|alu_A[30]~24_combout  = (\my_processor|FD_IR1|dffe19|q~q  & ((\my_processor|alu_A[30]~23_combout  & (\my_regfile|gen_registers[31].regs|dffe30|q~q )) # (!\my_processor|alu_A[30]~23_combout  & ((\my_regfile|gen_registers[23].regs|dffe30|q~q 
// ))))) # (!\my_processor|FD_IR1|dffe19|q~q  & (((\my_processor|alu_A[30]~23_combout ))))

	.dataa(\my_regfile|gen_registers[31].regs|dffe30|q~q ),
	.datab(\my_processor|FD_IR1|dffe19|q~q ),
	.datac(\my_regfile|gen_registers[23].regs|dffe30|q~q ),
	.datad(\my_processor|alu_A[30]~23_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[30]~24_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[30]~24 .lut_mask = 16'hBBC0;
defparam \my_processor|alu_A[30]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N24
cycloneive_lcell_comb \my_processor|alu_A[30]~25 (
// Equation(s):
// \my_processor|alu_A[30]~25_combout  = (\my_processor|alu_A[30]~22_combout  & (((\my_processor|alu_A[30]~24_combout ) # (!\my_processor|FD_IR1|dffe18|q~q )))) # (!\my_processor|alu_A[30]~22_combout  & (\my_processor|alu_A[30]~17_combout  & 
// (\my_processor|FD_IR1|dffe18|q~q )))

	.dataa(\my_processor|alu_A[30]~22_combout ),
	.datab(\my_processor|alu_A[30]~17_combout ),
	.datac(\my_processor|FD_IR1|dffe18|q~q ),
	.datad(\my_processor|alu_A[30]~24_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[30]~25_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[30]~25 .lut_mask = 16'hEA4A;
defparam \my_processor|alu_A[30]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N22
cycloneive_lcell_comb \my_processor|alu_A[30]~28 (
// Equation(s):
// \my_processor|alu_A[30]~28_combout  = (\my_processor|alu_A[29]~27_combout  & ((\my_processor|WM_bypass_data[30]~61_combout ) # ((\my_processor|alu_A[0]~26_combout )))) # (!\my_processor|alu_A[29]~27_combout  & (((!\my_processor|alu_A[0]~26_combout  & 
// \my_processor|alu_A[30]~25_combout ))))

	.dataa(\my_processor|alu_A[29]~27_combout ),
	.datab(\my_processor|WM_bypass_data[30]~61_combout ),
	.datac(\my_processor|alu_A[0]~26_combout ),
	.datad(\my_processor|alu_A[30]~25_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[30]~28_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[30]~28 .lut_mask = 16'hADA8;
defparam \my_processor|alu_A[30]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N20
cycloneive_lcell_comb \my_processor|alu_A[30]~9 (
// Equation(s):
// \my_processor|alu_A[30]~9_combout  = (\my_processor|FD_IR1|dffe18|q~q  & (\my_processor|FD_IR1|dffe17|q~q )) # (!\my_processor|FD_IR1|dffe18|q~q  & ((\my_processor|FD_IR1|dffe17|q~q  & ((\my_regfile|gen_registers[9].regs|dffe30|q~q ))) # 
// (!\my_processor|FD_IR1|dffe17|q~q  & (\my_regfile|gen_registers[8].regs|dffe30|q~q ))))

	.dataa(\my_processor|FD_IR1|dffe18|q~q ),
	.datab(\my_processor|FD_IR1|dffe17|q~q ),
	.datac(\my_regfile|gen_registers[8].regs|dffe30|q~q ),
	.datad(\my_regfile|gen_registers[9].regs|dffe30|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[30]~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[30]~9 .lut_mask = 16'hDC98;
defparam \my_processor|alu_A[30]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N14
cycloneive_lcell_comb \my_processor|alu_A[30]~10 (
// Equation(s):
// \my_processor|alu_A[30]~10_combout  = (\my_processor|FD_IR1|dffe18|q~q  & ((\my_processor|alu_A[30]~9_combout  & ((\my_regfile|gen_registers[11].regs|dffe30|q~q ))) # (!\my_processor|alu_A[30]~9_combout  & (\my_regfile|gen_registers[10].regs|dffe30|q~q 
// )))) # (!\my_processor|FD_IR1|dffe18|q~q  & (((\my_processor|alu_A[30]~9_combout ))))

	.dataa(\my_processor|FD_IR1|dffe18|q~q ),
	.datab(\my_regfile|gen_registers[10].regs|dffe30|q~q ),
	.datac(\my_regfile|gen_registers[11].regs|dffe30|q~q ),
	.datad(\my_processor|alu_A[30]~9_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[30]~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[30]~10 .lut_mask = 16'hF588;
defparam \my_processor|alu_A[30]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N24
cycloneive_lcell_comb \my_processor|alu_A[30]~4 (
// Equation(s):
// \my_processor|alu_A[30]~4_combout  = (\my_processor|FD_IR1|dffe17|q~q  & (((\my_processor|FD_IR1|dffe18|q~q )))) # (!\my_processor|FD_IR1|dffe17|q~q  & ((\my_processor|FD_IR1|dffe18|q~q  & (\my_regfile|gen_registers[6].regs|dffe30|q~q )) # 
// (!\my_processor|FD_IR1|dffe18|q~q  & ((\my_regfile|gen_registers[4].regs|dffe30|q~q )))))

	.dataa(\my_processor|FD_IR1|dffe17|q~q ),
	.datab(\my_regfile|gen_registers[6].regs|dffe30|q~q ),
	.datac(\my_regfile|gen_registers[4].regs|dffe30|q~q ),
	.datad(\my_processor|FD_IR1|dffe18|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[30]~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[30]~4 .lut_mask = 16'hEE50;
defparam \my_processor|alu_A[30]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N28
cycloneive_lcell_comb \my_processor|alu_A[30]~5 (
// Equation(s):
// \my_processor|alu_A[30]~5_combout  = (\my_processor|alu_A[30]~4_combout  & (((\my_regfile|gen_registers[7].regs|dffe30|q~q )) # (!\my_processor|FD_IR1|dffe17|q~q ))) # (!\my_processor|alu_A[30]~4_combout  & (\my_processor|FD_IR1|dffe17|q~q  & 
// (\my_regfile|gen_registers[5].regs|dffe30|q~q )))

	.dataa(\my_processor|alu_A[30]~4_combout ),
	.datab(\my_processor|FD_IR1|dffe17|q~q ),
	.datac(\my_regfile|gen_registers[5].regs|dffe30|q~q ),
	.datad(\my_regfile|gen_registers[7].regs|dffe30|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[30]~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[30]~5 .lut_mask = 16'hEA62;
defparam \my_processor|alu_A[30]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N28
cycloneive_lcell_comb \my_processor|alu_A[30]~8 (
// Equation(s):
// \my_processor|alu_A[30]~8_combout  = (\my_processor|alu_A[29]~6_combout  & (((\my_processor|alu_A[29]~7_combout )))) # (!\my_processor|alu_A[29]~6_combout  & ((\my_processor|alu_A[29]~7_combout  & (\my_regfile|gen_registers[3].regs|dffe30|q~q )) # 
// (!\my_processor|alu_A[29]~7_combout  & ((\my_regfile|gen_registers[2].regs|dffe30|q~q )))))

	.dataa(\my_regfile|gen_registers[3].regs|dffe30|q~q ),
	.datab(\my_processor|alu_A[29]~6_combout ),
	.datac(\my_regfile|gen_registers[2].regs|dffe30|q~q ),
	.datad(\my_processor|alu_A[29]~7_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[30]~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[30]~8 .lut_mask = 16'hEE30;
defparam \my_processor|alu_A[30]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N8
cycloneive_lcell_comb \my_processor|alu_A[30]~11 (
// Equation(s):
// \my_processor|alu_A[30]~11_combout  = (\my_processor|alu_A[29]~6_combout  & ((\my_processor|alu_A[30]~8_combout  & (\my_processor|alu_A[30]~10_combout )) # (!\my_processor|alu_A[30]~8_combout  & ((\my_processor|alu_A[30]~5_combout ))))) # 
// (!\my_processor|alu_A[29]~6_combout  & (((\my_processor|alu_A[30]~8_combout ))))

	.dataa(\my_processor|alu_A[30]~10_combout ),
	.datab(\my_processor|alu_A[29]~6_combout ),
	.datac(\my_processor|alu_A[30]~5_combout ),
	.datad(\my_processor|alu_A[30]~8_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[30]~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[30]~11 .lut_mask = 16'hBBC0;
defparam \my_processor|alu_A[30]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N28
cycloneive_lcell_comb \my_processor|alu_A[30]~12 (
// Equation(s):
// \my_processor|alu_A[30]~12_combout  = (\my_processor|FD_IR1|dffe17|q~q  & (((\my_processor|FD_IR1|dffe18|q~q )))) # (!\my_processor|FD_IR1|dffe17|q~q  & ((\my_processor|FD_IR1|dffe18|q~q  & (\my_regfile|gen_registers[14].regs|dffe30|q~q )) # 
// (!\my_processor|FD_IR1|dffe18|q~q  & ((\my_regfile|gen_registers[12].regs|dffe30|q~q )))))

	.dataa(\my_regfile|gen_registers[14].regs|dffe30|q~q ),
	.datab(\my_processor|FD_IR1|dffe17|q~q ),
	.datac(\my_regfile|gen_registers[12].regs|dffe30|q~q ),
	.datad(\my_processor|FD_IR1|dffe18|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[30]~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[30]~12 .lut_mask = 16'hEE30;
defparam \my_processor|alu_A[30]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N30
cycloneive_lcell_comb \my_processor|alu_A[30]~13 (
// Equation(s):
// \my_processor|alu_A[30]~13_combout  = (\my_processor|FD_IR1|dffe17|q~q  & ((\my_processor|alu_A[30]~12_combout  & ((\my_regfile|gen_registers[15].regs|dffe30|q~q ))) # (!\my_processor|alu_A[30]~12_combout  & (\my_regfile|gen_registers[13].regs|dffe30|q~q 
// )))) # (!\my_processor|FD_IR1|dffe17|q~q  & (((\my_processor|alu_A[30]~12_combout ))))

	.dataa(\my_processor|FD_IR1|dffe17|q~q ),
	.datab(\my_regfile|gen_registers[13].regs|dffe30|q~q ),
	.datac(\my_regfile|gen_registers[15].regs|dffe30|q~q ),
	.datad(\my_processor|alu_A[30]~12_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[30]~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[30]~13 .lut_mask = 16'hF588;
defparam \my_processor|alu_A[30]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N12
cycloneive_lcell_comb \my_processor|alu_A[30]~29 (
// Equation(s):
// \my_processor|alu_A[30]~29_combout  = (\my_processor|alu_A[30]~28_combout  & (((\my_processor|alu_A[30]~13_combout )) # (!\my_processor|alu_A[29]~15_combout ))) # (!\my_processor|alu_A[30]~28_combout  & (\my_processor|alu_A[29]~15_combout  & 
// (\my_processor|alu_A[30]~11_combout )))

	.dataa(\my_processor|alu_A[30]~28_combout ),
	.datab(\my_processor|alu_A[29]~15_combout ),
	.datac(\my_processor|alu_A[30]~11_combout ),
	.datad(\my_processor|alu_A[30]~13_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[30]~29_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[30]~29 .lut_mask = 16'hEA62;
defparam \my_processor|alu_A[30]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N22
cycloneive_lcell_comb \my_processor|alu_A[30]~30 (
// Equation(s):
// \my_processor|alu_A[30]~30_combout  = (\my_processor|A_bypass_MX_sel~3_combout  & ((\my_processor|xm1|XMoutput|dffe30|q~q ))) # (!\my_processor|A_bypass_MX_sel~3_combout  & (\my_processor|alu_A[30]~29_combout ))

	.dataa(\my_processor|A_bypass_MX_sel~3_combout ),
	.datab(gnd),
	.datac(\my_processor|alu_A[30]~29_combout ),
	.datad(\my_processor|xm1|XMoutput|dffe30|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[30]~30 .lut_mask = 16'hFA50;
defparam \my_processor|alu_A[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N30
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[16]~13 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[16]~13_combout  = (\my_processor|dx1|DXIR|dffe10|q~q  & (\my_processor|alu_A[30]~30_combout )) # (!\my_processor|dx1|DXIR|dffe10|q~q  & ((\my_processor|alu_A[22]~198_combout )))

	.dataa(\my_processor|dx1|DXIR|dffe10|q~q ),
	.datab(\my_processor|alu_A[30]~30_combout ),
	.datac(\my_processor|alu_A[22]~198_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[16]~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[16]~13 .lut_mask = 16'hD8D8;
defparam \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[16]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N18
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[16]~24 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[16]~24_combout  = (!\my_processor|dx1|DXIR|dffe9|q~q  & ((\my_processor|dx1|DXIR|dffe10|q~q  & (\my_processor|alu_A[26]~114_combout )) # (!\my_processor|dx1|DXIR|dffe10|q~q  & 
// ((\my_processor|alu_A[18]~282_combout )))))

	.dataa(\my_processor|dx1|DXIR|dffe9|q~q ),
	.datab(\my_processor|alu_A[26]~114_combout ),
	.datac(\my_processor|alu_A[18]~282_combout ),
	.datad(\my_processor|dx1|DXIR|dffe10|q~q ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[16]~24_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[16]~24 .lut_mask = 16'h4450;
defparam \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[16]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N24
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[16]~25 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[16]~25_combout  = (\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[16]~24_combout ) # ((\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[16]~13_combout  & 
// \my_processor|dx1|DXIR|dffe9|q~q ))

	.dataa(gnd),
	.datab(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[16]~13_combout ),
	.datac(\my_processor|dx1|DXIR|dffe9|q~q ),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[16]~24_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[16]~25_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[16]~25 .lut_mask = 16'hFFC0;
defparam \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[16]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N0
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[18]~18 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[18]~18_combout  = (\my_processor|dx1|DXIR|dffe9|q~q  & ((\my_processor|dx1|DXIR|dffe11|q~q  & (\my_processor|alu_A[31]~666_combout )) # (!\my_processor|dx1|DXIR|dffe11|q~q  & 
// ((\my_processor|alu_A[24]~156_combout )))))

	.dataa(\my_processor|alu_A[31]~666_combout ),
	.datab(\my_processor|dx1|DXIR|dffe9|q~q ),
	.datac(\my_processor|alu_A[24]~156_combout ),
	.datad(\my_processor|dx1|DXIR|dffe11|q~q ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[18]~18 .lut_mask = 16'h88C0;
defparam \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N16
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[18]~20 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[18]~20_combout  = (\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[18]~18_combout ) # ((!\my_processor|dx1|DXIR|dffe9|q~q  & 
// \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[14]~19_combout ))

	.dataa(gnd),
	.datab(\my_processor|dx1|DXIR|dffe9|q~q ),
	.datac(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[14]~19_combout ),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[18]~18_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[18]~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[18]~20 .lut_mask = 16'hFF30;
defparam \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[18]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N6
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[17]~54 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[17]~54_combout  = (!\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[17]~53_combout  & ((\my_processor|dx1|DXIR|dffe8|q~q  & 
// ((\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[18]~20_combout ))) # (!\my_processor|dx1|DXIR|dffe8|q~q  & (\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[16]~25_combout ))))

	.dataa(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[17]~53_combout ),
	.datab(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[16]~25_combout ),
	.datac(\my_processor|dx1|DXIR|dffe8|q~q ),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[18]~20_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[17]~54_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[17]~54 .lut_mask = 16'h5404;
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[17]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N2
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[17]~55 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[17]~55_combout  = (\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[17]~54_combout ) # ((\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[17]~53_combout  & 
// \my_processor|alu_A[31]~666_combout ))

	.dataa(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[17]~53_combout ),
	.datab(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[17]~54_combout ),
	.datac(gnd),
	.datad(\my_processor|alu_A[31]~666_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[17]~55_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[17]~55 .lut_mask = 16'hEECC;
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[17]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N6
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_two_shifted[19]~28 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_two_shifted[19]~28_combout  = (\my_processor|dx1|DXIR|dffe9|q~q  & (!\my_processor|dx1|DXIR|dffe11|q~q  & (\my_processor|aluer|shift_logical_left|mux_two_shifted[15]~27_combout ))) # 
// (!\my_processor|dx1|DXIR|dffe9|q~q  & (((\my_processor|aluer|shift_logical_left|mux_four_shifted[21]~16_combout ))))

	.dataa(\my_processor|dx1|DXIR|dffe11|q~q ),
	.datab(\my_processor|aluer|shift_logical_left|mux_two_shifted[15]~27_combout ),
	.datac(\my_processor|dx1|DXIR|dffe9|q~q ),
	.datad(\my_processor|aluer|shift_logical_left|mux_four_shifted[21]~16_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_two_shifted[19]~28_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_two_shifted[19]~28 .lut_mask = 16'h4F40;
defparam \my_processor|aluer|shift_logical_left|mux_two_shifted[19]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y27_N22
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_one_shifted[18]~37 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_one_shifted[18]~37_combout  = (\my_processor|dx1|DXIR|dffe8|q~q  & (((\my_processor|aluer|shift_logical_left|mux_two_shifted[17]~31_combout  & !\my_processor|dx1|DXIR|dffe11|q~q )))) # 
// (!\my_processor|dx1|DXIR|dffe8|q~q  & (\my_processor|aluer|shift_logical_left|mux_two_shifted[19]~28_combout ))

	.dataa(\my_processor|aluer|shift_logical_left|mux_two_shifted[19]~28_combout ),
	.datab(\my_processor|dx1|DXIR|dffe8|q~q ),
	.datac(\my_processor|aluer|shift_logical_left|mux_two_shifted[17]~31_combout ),
	.datad(\my_processor|dx1|DXIR|dffe11|q~q ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_one_shifted[18]~37_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[18]~37 .lut_mask = 16'h22E2;
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[18]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y27_N2
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[17]~131 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[17]~131_combout  = (\my_processor|alu_op[0]~0_combout  & ((\my_processor|dx1|DXIR|dffe7|q~q ) # ((\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[16]~57_combout )))) # 
// (!\my_processor|alu_op[0]~0_combout  & (!\my_processor|dx1|DXIR|dffe7|q~q  & (\my_processor|aluer|shift_logical_left|mux_one_shifted[18]~37_combout )))

	.dataa(\my_processor|alu_op[0]~0_combout ),
	.datab(\my_processor|dx1|DXIR|dffe7|q~q ),
	.datac(\my_processor|aluer|shift_logical_left|mux_one_shifted[18]~37_combout ),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[16]~57_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[17]~131_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[17]~131 .lut_mask = 16'hBA98;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[17]~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y27_N12
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[17]~132 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[17]~132_combout  = (\my_processor|dx1|DXIR|dffe7|q~q  & ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[17]~131_combout  & 
// (\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[17]~55_combout )) # (!\my_processor|aluer|mux_for_alu_out|mux_results|register_out[17]~131_combout  & ((\my_processor|aluer|shift_logical_left|mux_one_shifted[17]~38_combout ))))) # 
// (!\my_processor|dx1|DXIR|dffe7|q~q  & (((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[17]~131_combout ))))

	.dataa(\my_processor|dx1|DXIR|dffe7|q~q ),
	.datab(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[17]~55_combout ),
	.datac(\my_processor|aluer|shift_logical_left|mux_one_shifted[17]~38_combout ),
	.datad(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[17]~131_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[17]~132_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[17]~132 .lut_mask = 16'hDDA0;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[17]~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N24
cycloneive_lcell_comb \my_processor|alu_A[17]~283 (
// Equation(s):
// \my_processor|alu_A[17]~283_combout  = (\my_processor|FD_IR1|dffe17|q~q  & ((\my_regfile|gen_registers[5].regs|dffe17|q~q ) # ((\my_processor|FD_IR1|dffe18|q~q )))) # (!\my_processor|FD_IR1|dffe17|q~q  & (((\my_regfile|gen_registers[4].regs|dffe17|q~q  & 
// !\my_processor|FD_IR1|dffe18|q~q ))))

	.dataa(\my_regfile|gen_registers[5].regs|dffe17|q~q ),
	.datab(\my_processor|FD_IR1|dffe17|q~q ),
	.datac(\my_regfile|gen_registers[4].regs|dffe17|q~q ),
	.datad(\my_processor|FD_IR1|dffe18|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[17]~283_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[17]~283 .lut_mask = 16'hCCB8;
defparam \my_processor|alu_A[17]~283 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N8
cycloneive_lcell_comb \my_processor|alu_A[17]~284 (
// Equation(s):
// \my_processor|alu_A[17]~284_combout  = (\my_processor|FD_IR1|dffe18|q~q  & ((\my_processor|alu_A[17]~283_combout  & ((\my_regfile|gen_registers[7].regs|dffe17|q~q ))) # (!\my_processor|alu_A[17]~283_combout  & (\my_regfile|gen_registers[6].regs|dffe17|q~q 
// )))) # (!\my_processor|FD_IR1|dffe18|q~q  & (((\my_processor|alu_A[17]~283_combout ))))

	.dataa(\my_regfile|gen_registers[6].regs|dffe17|q~q ),
	.datab(\my_processor|FD_IR1|dffe18|q~q ),
	.datac(\my_regfile|gen_registers[7].regs|dffe17|q~q ),
	.datad(\my_processor|alu_A[17]~283_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[17]~284_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[17]~284 .lut_mask = 16'hF388;
defparam \my_processor|alu_A[17]~284 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N18
cycloneive_lcell_comb \my_processor|alu_A[17]~285 (
// Equation(s):
// \my_processor|alu_A[17]~285_combout  = (\my_processor|alu_A[29]~7_combout  & (\my_processor|alu_A[29]~6_combout )) # (!\my_processor|alu_A[29]~7_combout  & ((\my_processor|alu_A[29]~6_combout  & ((\my_processor|alu_A[17]~284_combout ))) # 
// (!\my_processor|alu_A[29]~6_combout  & (\my_regfile|gen_registers[2].regs|dffe17|q~q ))))

	.dataa(\my_processor|alu_A[29]~7_combout ),
	.datab(\my_processor|alu_A[29]~6_combout ),
	.datac(\my_regfile|gen_registers[2].regs|dffe17|q~q ),
	.datad(\my_processor|alu_A[17]~284_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[17]~285_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[17]~285 .lut_mask = 16'hDC98;
defparam \my_processor|alu_A[17]~285 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N18
cycloneive_lcell_comb \my_processor|alu_A[17]~286 (
// Equation(s):
// \my_processor|alu_A[17]~286_combout  = (\my_processor|FD_IR1|dffe17|q~q  & (((\my_processor|FD_IR1|dffe18|q~q )))) # (!\my_processor|FD_IR1|dffe17|q~q  & ((\my_processor|FD_IR1|dffe18|q~q  & (\my_regfile|gen_registers[10].regs|dffe17|q~q )) # 
// (!\my_processor|FD_IR1|dffe18|q~q  & ((\my_regfile|gen_registers[8].regs|dffe17|q~q )))))

	.dataa(\my_regfile|gen_registers[10].regs|dffe17|q~q ),
	.datab(\my_processor|FD_IR1|dffe17|q~q ),
	.datac(\my_regfile|gen_registers[8].regs|dffe17|q~q ),
	.datad(\my_processor|FD_IR1|dffe18|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[17]~286_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[17]~286 .lut_mask = 16'hEE30;
defparam \my_processor|alu_A[17]~286 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N10
cycloneive_lcell_comb \my_processor|alu_A[17]~287 (
// Equation(s):
// \my_processor|alu_A[17]~287_combout  = (\my_processor|alu_A[17]~286_combout  & (((\my_regfile|gen_registers[11].regs|dffe17|q~q ) # (!\my_processor|FD_IR1|dffe17|q~q )))) # (!\my_processor|alu_A[17]~286_combout  & 
// (\my_regfile|gen_registers[9].regs|dffe17|q~q  & ((\my_processor|FD_IR1|dffe17|q~q ))))

	.dataa(\my_regfile|gen_registers[9].regs|dffe17|q~q ),
	.datab(\my_processor|alu_A[17]~286_combout ),
	.datac(\my_regfile|gen_registers[11].regs|dffe17|q~q ),
	.datad(\my_processor|FD_IR1|dffe17|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[17]~287_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[17]~287 .lut_mask = 16'hE2CC;
defparam \my_processor|alu_A[17]~287 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N20
cycloneive_lcell_comb \my_processor|alu_A[17]~288 (
// Equation(s):
// \my_processor|alu_A[17]~288_combout  = (\my_processor|alu_A[29]~7_combout  & ((\my_processor|alu_A[17]~285_combout  & ((\my_processor|alu_A[17]~287_combout ))) # (!\my_processor|alu_A[17]~285_combout  & (\my_regfile|gen_registers[3].regs|dffe17|q~q )))) # 
// (!\my_processor|alu_A[29]~7_combout  & (\my_processor|alu_A[17]~285_combout ))

	.dataa(\my_processor|alu_A[29]~7_combout ),
	.datab(\my_processor|alu_A[17]~285_combout ),
	.datac(\my_regfile|gen_registers[3].regs|dffe17|q~q ),
	.datad(\my_processor|alu_A[17]~287_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[17]~288_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[17]~288 .lut_mask = 16'hEC64;
defparam \my_processor|alu_A[17]~288 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N24
cycloneive_lcell_comb \my_processor|alu_A[17]~289 (
// Equation(s):
// \my_processor|alu_A[17]~289_combout  = (\my_processor|FD_IR1|dffe17|q~q  & ((\my_processor|FD_IR1|dffe18|q~q ) # ((\my_regfile|gen_registers[13].regs|dffe17|q~q )))) # (!\my_processor|FD_IR1|dffe17|q~q  & (!\my_processor|FD_IR1|dffe18|q~q  & 
// (\my_regfile|gen_registers[12].regs|dffe17|q~q )))

	.dataa(\my_processor|FD_IR1|dffe17|q~q ),
	.datab(\my_processor|FD_IR1|dffe18|q~q ),
	.datac(\my_regfile|gen_registers[12].regs|dffe17|q~q ),
	.datad(\my_regfile|gen_registers[13].regs|dffe17|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[17]~289_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[17]~289 .lut_mask = 16'hBA98;
defparam \my_processor|alu_A[17]~289 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N14
cycloneive_lcell_comb \my_processor|alu_A[17]~290 (
// Equation(s):
// \my_processor|alu_A[17]~290_combout  = (\my_processor|FD_IR1|dffe18|q~q  & ((\my_processor|alu_A[17]~289_combout  & ((\my_regfile|gen_registers[15].regs|dffe17|q~q ))) # (!\my_processor|alu_A[17]~289_combout  & 
// (\my_regfile|gen_registers[14].regs|dffe17|q~q )))) # (!\my_processor|FD_IR1|dffe18|q~q  & (((\my_processor|alu_A[17]~289_combout ))))

	.dataa(\my_regfile|gen_registers[14].regs|dffe17|q~q ),
	.datab(\my_processor|FD_IR1|dffe18|q~q ),
	.datac(\my_regfile|gen_registers[15].regs|dffe17|q~q ),
	.datad(\my_processor|alu_A[17]~289_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[17]~290_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[17]~290 .lut_mask = 16'hF388;
defparam \my_processor|alu_A[17]~290 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y28_N22
cycloneive_lcell_comb \my_processor|alu_A[17]~298 (
// Equation(s):
// \my_processor|alu_A[17]~298_combout  = (\my_processor|FD_IR1|dffe19|q~q  & (((\my_processor|FD_IR1|dffe20|q~q )))) # (!\my_processor|FD_IR1|dffe19|q~q  & ((\my_processor|FD_IR1|dffe20|q~q  & (\my_regfile|gen_registers[27].regs|dffe17|q~q )) # 
// (!\my_processor|FD_IR1|dffe20|q~q  & ((\my_regfile|gen_registers[19].regs|dffe17|q~q )))))

	.dataa(\my_processor|FD_IR1|dffe19|q~q ),
	.datab(\my_regfile|gen_registers[27].regs|dffe17|q~q ),
	.datac(\my_regfile|gen_registers[19].regs|dffe17|q~q ),
	.datad(\my_processor|FD_IR1|dffe20|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[17]~298_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[17]~298 .lut_mask = 16'hEE50;
defparam \my_processor|alu_A[17]~298 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y28_N24
cycloneive_lcell_comb \my_processor|alu_A[17]~299 (
// Equation(s):
// \my_processor|alu_A[17]~299_combout  = (\my_processor|FD_IR1|dffe19|q~q  & ((\my_processor|alu_A[17]~298_combout  & ((\my_regfile|gen_registers[31].regs|dffe17|q~q ))) # (!\my_processor|alu_A[17]~298_combout  & 
// (\my_regfile|gen_registers[23].regs|dffe17|q~q )))) # (!\my_processor|FD_IR1|dffe19|q~q  & (((\my_processor|alu_A[17]~298_combout ))))

	.dataa(\my_processor|FD_IR1|dffe19|q~q ),
	.datab(\my_regfile|gen_registers[23].regs|dffe17|q~q ),
	.datac(\my_regfile|gen_registers[31].regs|dffe17|q~q ),
	.datad(\my_processor|alu_A[17]~298_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[17]~299_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[17]~299 .lut_mask = 16'hF588;
defparam \my_processor|alu_A[17]~299 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y31_N16
cycloneive_lcell_comb \my_processor|alu_A[17]~291 (
// Equation(s):
// \my_processor|alu_A[17]~291_combout  = (\my_processor|FD_IR1|dffe19|q~q  & (((\my_processor|FD_IR1|dffe20|q~q )))) # (!\my_processor|FD_IR1|dffe19|q~q  & ((\my_processor|FD_IR1|dffe20|q~q  & (\my_regfile|gen_registers[25].regs|dffe17|q~q )) # 
// (!\my_processor|FD_IR1|dffe20|q~q  & ((\my_regfile|gen_registers[17].regs|dffe17|q~q )))))

	.dataa(\my_processor|FD_IR1|dffe19|q~q ),
	.datab(\my_regfile|gen_registers[25].regs|dffe17|q~q ),
	.datac(\my_regfile|gen_registers[17].regs|dffe17|q~q ),
	.datad(\my_processor|FD_IR1|dffe20|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[17]~291_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[17]~291 .lut_mask = 16'hEE50;
defparam \my_processor|alu_A[17]~291 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y31_N22
cycloneive_lcell_comb \my_processor|alu_A[17]~292 (
// Equation(s):
// \my_processor|alu_A[17]~292_combout  = (\my_processor|FD_IR1|dffe19|q~q  & ((\my_processor|alu_A[17]~291_combout  & (\my_regfile|gen_registers[29].regs|dffe17|q~q )) # (!\my_processor|alu_A[17]~291_combout  & 
// ((\my_regfile|gen_registers[21].regs|dffe17|q~q ))))) # (!\my_processor|FD_IR1|dffe19|q~q  & (((\my_processor|alu_A[17]~291_combout ))))

	.dataa(\my_regfile|gen_registers[29].regs|dffe17|q~q ),
	.datab(\my_processor|FD_IR1|dffe19|q~q ),
	.datac(\my_regfile|gen_registers[21].regs|dffe17|q~q ),
	.datad(\my_processor|alu_A[17]~291_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[17]~292_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[17]~292 .lut_mask = 16'hBBC0;
defparam \my_processor|alu_A[17]~292 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y31_N28
cycloneive_lcell_comb \my_processor|alu_A[17]~293 (
// Equation(s):
// \my_processor|alu_A[17]~293_combout  = (\my_processor|FD_IR1|dffe20|q~q  & (((\my_processor|FD_IR1|dffe19|q~q )))) # (!\my_processor|FD_IR1|dffe20|q~q  & ((\my_processor|FD_IR1|dffe19|q~q  & (\my_regfile|gen_registers[22].regs|dffe17|q~q )) # 
// (!\my_processor|FD_IR1|dffe19|q~q  & ((\my_regfile|gen_registers[18].regs|dffe17|q~q )))))

	.dataa(\my_processor|FD_IR1|dffe20|q~q ),
	.datab(\my_regfile|gen_registers[22].regs|dffe17|q~q ),
	.datac(\my_regfile|gen_registers[18].regs|dffe17|q~q ),
	.datad(\my_processor|FD_IR1|dffe19|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[17]~293_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[17]~293 .lut_mask = 16'hEE50;
defparam \my_processor|alu_A[17]~293 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y31_N22
cycloneive_lcell_comb \my_processor|alu_A[17]~294 (
// Equation(s):
// \my_processor|alu_A[17]~294_combout  = (\my_processor|FD_IR1|dffe20|q~q  & ((\my_processor|alu_A[17]~293_combout  & (\my_regfile|gen_registers[30].regs|dffe17|q~q )) # (!\my_processor|alu_A[17]~293_combout  & 
// ((\my_regfile|gen_registers[26].regs|dffe17|q~q ))))) # (!\my_processor|FD_IR1|dffe20|q~q  & (\my_processor|alu_A[17]~293_combout ))

	.dataa(\my_processor|FD_IR1|dffe20|q~q ),
	.datab(\my_processor|alu_A[17]~293_combout ),
	.datac(\my_regfile|gen_registers[30].regs|dffe17|q~q ),
	.datad(\my_regfile|gen_registers[26].regs|dffe17|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[17]~294_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[17]~294 .lut_mask = 16'hE6C4;
defparam \my_processor|alu_A[17]~294 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y29_N22
cycloneive_lcell_comb \my_processor|alu_A[17]~295 (
// Equation(s):
// \my_processor|alu_A[17]~295_combout  = (\my_processor|FD_IR1|dffe20|q~q  & (((\my_processor|FD_IR1|dffe19|q~q )))) # (!\my_processor|FD_IR1|dffe20|q~q  & ((\my_processor|FD_IR1|dffe19|q~q  & (\my_regfile|gen_registers[20].regs|dffe17|q~q )) # 
// (!\my_processor|FD_IR1|dffe19|q~q  & ((\my_regfile|gen_registers[16].regs|dffe17|q~q )))))

	.dataa(\my_regfile|gen_registers[20].regs|dffe17|q~q ),
	.datab(\my_processor|FD_IR1|dffe20|q~q ),
	.datac(\my_regfile|gen_registers[16].regs|dffe17|q~q ),
	.datad(\my_processor|FD_IR1|dffe19|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[17]~295_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[17]~295 .lut_mask = 16'hEE30;
defparam \my_processor|alu_A[17]~295 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y29_N0
cycloneive_lcell_comb \my_processor|alu_A[17]~296 (
// Equation(s):
// \my_processor|alu_A[17]~296_combout  = (\my_processor|alu_A[17]~295_combout  & (((\my_regfile|gen_registers[28].regs|dffe17|q~q )) # (!\my_processor|FD_IR1|dffe20|q~q ))) # (!\my_processor|alu_A[17]~295_combout  & (\my_processor|FD_IR1|dffe20|q~q  & 
// ((\my_regfile|gen_registers[24].regs|dffe17|q~q ))))

	.dataa(\my_processor|alu_A[17]~295_combout ),
	.datab(\my_processor|FD_IR1|dffe20|q~q ),
	.datac(\my_regfile|gen_registers[28].regs|dffe17|q~q ),
	.datad(\my_regfile|gen_registers[24].regs|dffe17|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[17]~296_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[17]~296 .lut_mask = 16'hE6A2;
defparam \my_processor|alu_A[17]~296 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y31_N10
cycloneive_lcell_comb \my_processor|alu_A[17]~297 (
// Equation(s):
// \my_processor|alu_A[17]~297_combout  = (\my_processor|FD_IR1|dffe17|q~q  & (((\my_processor|FD_IR1|dffe18|q~q )))) # (!\my_processor|FD_IR1|dffe17|q~q  & ((\my_processor|FD_IR1|dffe18|q~q  & (\my_processor|alu_A[17]~294_combout )) # 
// (!\my_processor|FD_IR1|dffe18|q~q  & ((\my_processor|alu_A[17]~296_combout )))))

	.dataa(\my_processor|alu_A[17]~294_combout ),
	.datab(\my_processor|FD_IR1|dffe17|q~q ),
	.datac(\my_processor|FD_IR1|dffe18|q~q ),
	.datad(\my_processor|alu_A[17]~296_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[17]~297_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[17]~297 .lut_mask = 16'hE3E0;
defparam \my_processor|alu_A[17]~297 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y31_N24
cycloneive_lcell_comb \my_processor|alu_A[17]~300 (
// Equation(s):
// \my_processor|alu_A[17]~300_combout  = (\my_processor|FD_IR1|dffe17|q~q  & ((\my_processor|alu_A[17]~297_combout  & (\my_processor|alu_A[17]~299_combout )) # (!\my_processor|alu_A[17]~297_combout  & ((\my_processor|alu_A[17]~292_combout ))))) # 
// (!\my_processor|FD_IR1|dffe17|q~q  & (((\my_processor|alu_A[17]~297_combout ))))

	.dataa(\my_processor|alu_A[17]~299_combout ),
	.datab(\my_processor|FD_IR1|dffe17|q~q ),
	.datac(\my_processor|alu_A[17]~292_combout ),
	.datad(\my_processor|alu_A[17]~297_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[17]~300_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[17]~300 .lut_mask = 16'hBBC0;
defparam \my_processor|alu_A[17]~300 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y31_N30
cycloneive_lcell_comb \my_processor|alu_A[17]~301 (
// Equation(s):
// \my_processor|alu_A[17]~301_combout  = (\my_processor|alu_A[29]~27_combout  & ((\my_processor|WM_bypass_data[17]~35_combout ) # ((\my_processor|alu_A[0]~26_combout )))) # (!\my_processor|alu_A[29]~27_combout  & (((!\my_processor|alu_A[0]~26_combout  & 
// \my_processor|alu_A[17]~300_combout ))))

	.dataa(\my_processor|alu_A[29]~27_combout ),
	.datab(\my_processor|WM_bypass_data[17]~35_combout ),
	.datac(\my_processor|alu_A[0]~26_combout ),
	.datad(\my_processor|alu_A[17]~300_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[17]~301_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[17]~301 .lut_mask = 16'hADA8;
defparam \my_processor|alu_A[17]~301 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y31_N12
cycloneive_lcell_comb \my_processor|alu_A[17]~302 (
// Equation(s):
// \my_processor|alu_A[17]~302_combout  = (\my_processor|alu_A[29]~15_combout  & ((\my_processor|alu_A[17]~301_combout  & ((\my_processor|alu_A[17]~290_combout ))) # (!\my_processor|alu_A[17]~301_combout  & (\my_processor|alu_A[17]~288_combout )))) # 
// (!\my_processor|alu_A[29]~15_combout  & (((\my_processor|alu_A[17]~301_combout ))))

	.dataa(\my_processor|alu_A[29]~15_combout ),
	.datab(\my_processor|alu_A[17]~288_combout ),
	.datac(\my_processor|alu_A[17]~290_combout ),
	.datad(\my_processor|alu_A[17]~301_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[17]~302_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[17]~302 .lut_mask = 16'hF588;
defparam \my_processor|alu_A[17]~302 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y31_N18
cycloneive_lcell_comb \my_processor|aluer|subtraction|eba_2|xor1~0 (
// Equation(s):
// \my_processor|aluer|subtraction|eba_2|xor1~0_combout  = \my_processor|alu_B[17]~42_combout  $ (((\my_processor|A_bypass_MX_sel~3_combout  & (\my_processor|xm1|XMoutput|dffe17|q~q )) # (!\my_processor|A_bypass_MX_sel~3_combout  & 
// ((\my_processor|alu_A[17]~302_combout )))))

	.dataa(\my_processor|alu_B[17]~42_combout ),
	.datab(\my_processor|xm1|XMoutput|dffe17|q~q ),
	.datac(\my_processor|A_bypass_MX_sel~3_combout ),
	.datad(\my_processor|alu_A[17]~302_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|subtraction|eba_2|xor1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|subtraction|eba_2|xor1~0 .lut_mask = 16'h656A;
defparam \my_processor|aluer|subtraction|eba_2|xor1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N8
cycloneive_lcell_comb \my_processor|aluer|addition|eba_2|xor_sum1 (
// Equation(s):
// \my_processor|aluer|addition|eba_2|xor_sum1~combout  = \my_processor|aluer|subtraction|eba_2|xor1~0_combout  $ (((\my_processor|alu_A[16]~324_combout  & ((\my_processor|aluer|addition|eba_1|orc7~0_combout ) # (\my_processor|alu_B[16]~40_combout ))) # 
// (!\my_processor|alu_A[16]~324_combout  & (\my_processor|aluer|addition|eba_1|orc7~0_combout  & \my_processor|alu_B[16]~40_combout ))))

	.dataa(\my_processor|alu_A[16]~324_combout ),
	.datab(\my_processor|aluer|addition|eba_1|orc7~0_combout ),
	.datac(\my_processor|alu_B[16]~40_combout ),
	.datad(\my_processor|aluer|subtraction|eba_2|xor1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|addition|eba_2|xor_sum1~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|addition|eba_2|xor_sum1 .lut_mask = 16'h17E8;
defparam \my_processor|aluer|addition|eba_2|xor_sum1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N10
cycloneive_lcell_comb \my_processor|aluer|subtraction|eba_2|xor_sum1 (
// Equation(s):
// \my_processor|aluer|subtraction|eba_2|xor_sum1~combout  = \my_processor|aluer|subtraction|eba_2|xor1~0_combout  $ (((\my_processor|alu_A[16]~324_combout  & ((\my_processor|aluer|subtraction|eba_1|orc7~combout ) # (!\my_processor|alu_B[16]~40_combout ))) # 
// (!\my_processor|alu_A[16]~324_combout  & (!\my_processor|alu_B[16]~40_combout  & \my_processor|aluer|subtraction|eba_1|orc7~combout ))))

	.dataa(\my_processor|alu_A[16]~324_combout ),
	.datab(\my_processor|aluer|subtraction|eba_2|xor1~0_combout ),
	.datac(\my_processor|alu_B[16]~40_combout ),
	.datad(\my_processor|aluer|subtraction|eba_1|orc7~combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|subtraction|eba_2|xor_sum1~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|subtraction|eba_2|xor_sum1 .lut_mask = 16'h63C6;
defparam \my_processor|aluer|subtraction|eba_2|xor_sum1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N22
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[17]~129 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[17]~129_combout  = (\my_processor|alu_op[0]~0_combout  & (((\my_processor|alu_op[1]~1_combout ) # (!\my_processor|aluer|subtraction|eba_2|xor_sum1~combout )))) # 
// (!\my_processor|alu_op[0]~0_combout  & (\my_processor|aluer|addition|eba_2|xor_sum1~combout  & (!\my_processor|alu_op[1]~1_combout )))

	.dataa(\my_processor|alu_op[0]~0_combout ),
	.datab(\my_processor|aluer|addition|eba_2|xor_sum1~combout ),
	.datac(\my_processor|alu_op[1]~1_combout ),
	.datad(\my_processor|aluer|subtraction|eba_2|xor_sum1~combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[17]~129_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[17]~129 .lut_mask = 16'hA4AE;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[17]~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y31_N16
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[17]~130 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[17]~130_combout  = (\my_processor|alu_A[17]~303_combout  & ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[17]~129_combout ) # ((\my_processor|alu_op[1]~1_combout  & 
// \my_processor|alu_B[17]~42_combout )))) # (!\my_processor|alu_A[17]~303_combout  & (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[17]~129_combout  & ((\my_processor|alu_B[17]~42_combout ) # (!\my_processor|alu_op[1]~1_combout ))))

	.dataa(\my_processor|alu_A[17]~303_combout ),
	.datab(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[17]~129_combout ),
	.datac(\my_processor|alu_op[1]~1_combout ),
	.datad(\my_processor|alu_B[17]~42_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[17]~130_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[17]~130 .lut_mask = 16'hEC8C;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[17]~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y31_N8
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[17]~133 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[17]~133_combout  = (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[17]~132_combout  & ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout ) # 
// ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout  & \my_processor|aluer|mux_for_alu_out|mux_results|register_out[17]~130_combout )))) # (!\my_processor|aluer|mux_for_alu_out|mux_results|register_out[17]~132_combout  & 
// (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout  & ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[17]~130_combout ))))

	.dataa(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[17]~132_combout ),
	.datab(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout ),
	.datac(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout ),
	.datad(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[17]~130_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[17]~133_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[17]~133 .lut_mask = 16'hECA0;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[17]~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y31_N9
dffeas \my_processor|xm1|XMoutput|dffe17|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[17]~133_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|XMoutput|dffe17|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|XMoutput|dffe17|q .is_wysiwyg = "true";
defparam \my_processor|xm1|XMoutput|dffe17|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y31_N30
cycloneive_lcell_comb \my_processor|alu_A[17]~303 (
// Equation(s):
// \my_processor|alu_A[17]~303_combout  = (\my_processor|A_bypass_MX_sel~3_combout  & (\my_processor|xm1|XMoutput|dffe17|q~q )) # (!\my_processor|A_bypass_MX_sel~3_combout  & ((\my_processor|alu_A[17]~302_combout )))

	.dataa(\my_processor|A_bypass_MX_sel~3_combout ),
	.datab(\my_processor|xm1|XMoutput|dffe17|q~q ),
	.datac(gnd),
	.datad(\my_processor|alu_A[17]~302_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[17]~303_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[17]~303 .lut_mask = 16'hDD88;
defparam \my_processor|alu_A[17]~303 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N14
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_four_shifted[29]~6 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_four_shifted[29]~6_combout  = (\my_processor|dx1|DXIR|dffe11|q~q  & (\my_processor|alu_A[1]~639_combout )) # (!\my_processor|dx1|DXIR|dffe11|q~q  & ((\my_processor|alu_A[17]~303_combout )))

	.dataa(\my_processor|alu_A[1]~639_combout ),
	.datab(gnd),
	.datac(\my_processor|alu_A[17]~303_combout ),
	.datad(\my_processor|dx1|DXIR|dffe11|q~q ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_four_shifted[29]~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_four_shifted[29]~6 .lut_mask = 16'hAAF0;
defparam \my_processor|aluer|shift_logical_left|mux_four_shifted[29]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N0
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_four_shifted[21]~16 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_four_shifted[21]~16_combout  = (\my_processor|dx1|DXIR|dffe10|q~q  & (((!\my_processor|dx1|DXIR|dffe11|q~q  & \my_processor|alu_A[9]~471_combout )))) # (!\my_processor|dx1|DXIR|dffe10|q~q  & 
// (\my_processor|aluer|shift_logical_left|mux_four_shifted[29]~6_combout ))

	.dataa(\my_processor|dx1|DXIR|dffe10|q~q ),
	.datab(\my_processor|aluer|shift_logical_left|mux_four_shifted[29]~6_combout ),
	.datac(\my_processor|dx1|DXIR|dffe11|q~q ),
	.datad(\my_processor|alu_A[9]~471_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_four_shifted[21]~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_four_shifted[21]~16 .lut_mask = 16'h4E44;
defparam \my_processor|aluer|shift_logical_left|mux_four_shifted[21]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N10
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_two_shifted[23]~21 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_two_shifted[23]~21_combout  = (\my_processor|dx1|DXIR|dffe9|q~q  & (\my_processor|aluer|shift_logical_left|mux_four_shifted[21]~16_combout )) # (!\my_processor|dx1|DXIR|dffe9|q~q  & 
// ((\my_processor|aluer|shift_logical_left|mux_two_shifted[23]~16_combout )))

	.dataa(gnd),
	.datab(\my_processor|aluer|shift_logical_left|mux_four_shifted[21]~16_combout ),
	.datac(\my_processor|dx1|DXIR|dffe9|q~q ),
	.datad(\my_processor|aluer|shift_logical_left|mux_two_shifted[23]~16_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_two_shifted[23]~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_two_shifted[23]~21 .lut_mask = 16'hCFC0;
defparam \my_processor|aluer|shift_logical_left|mux_two_shifted[23]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N8
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_one_shifted[24]~31 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_one_shifted[24]~31_combout  = (\my_processor|dx1|DXIR|dffe8|q~q  & (\my_processor|aluer|shift_logical_left|mux_two_shifted[23]~21_combout )) # (!\my_processor|dx1|DXIR|dffe8|q~q  & 
// ((\my_processor|aluer|shift_logical_left|mux_one_shifted[24]~28_combout )))

	.dataa(gnd),
	.datab(\my_processor|aluer|shift_logical_left|mux_two_shifted[23]~21_combout ),
	.datac(\my_processor|aluer|shift_logical_left|mux_one_shifted[24]~28_combout ),
	.datad(\my_processor|dx1|DXIR|dffe8|q~q ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_one_shifted[24]~31_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[24]~31 .lut_mask = 16'hCCF0;
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[24]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N6
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[22]~38 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[22]~38_combout  = (\my_processor|dx1|DXIR|dffe8|q~q  & ((\my_processor|dx1|DXIR|dffe9|q~q  & (\my_processor|alu_A[29]~51_combout )) # (!\my_processor|dx1|DXIR|dffe9|q~q  & 
// ((\my_processor|alu_A[25]~135_combout )))))

	.dataa(\my_processor|dx1|DXIR|dffe9|q~q ),
	.datab(\my_processor|dx1|DXIR|dffe8|q~q ),
	.datac(\my_processor|alu_A[29]~51_combout ),
	.datad(\my_processor|alu_A[25]~135_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[22]~38_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[22]~38 .lut_mask = 16'hC480;
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[22]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y29_N18
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[22]~39 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[22]~39_combout  = (!\my_processor|dx1|DXIR|dffe8|q~q  & ((\my_processor|dx1|DXIR|dffe9|q~q  & ((\my_processor|alu_A[27]~93_combout ))) # (!\my_processor|dx1|DXIR|dffe9|q~q  & 
// (\my_processor|alu_A[23]~177_combout ))))

	.dataa(\my_processor|dx1|DXIR|dffe8|q~q ),
	.datab(\my_processor|dx1|DXIR|dffe9|q~q ),
	.datac(\my_processor|alu_A[23]~177_combout ),
	.datad(\my_processor|alu_A[27]~93_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[22]~39_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[22]~39 .lut_mask = 16'h5410;
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[22]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N28
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[22]~40 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[22]~40_combout  = (\my_processor|aluer|mux_for_alu_out|mux_eight_zero|mux_four_one|bracket0[31]~1_combout  & ((\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[22]~38_combout ) # 
// ((\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[22]~39_combout )))) # (!\my_processor|aluer|mux_for_alu_out|mux_eight_zero|mux_four_one|bracket0[31]~1_combout  & (((\my_processor|alu_A[31]~666_combout ))))

	.dataa(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[22]~38_combout ),
	.datab(\my_processor|aluer|mux_for_alu_out|mux_eight_zero|mux_four_one|bracket0[31]~1_combout ),
	.datac(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[22]~39_combout ),
	.datad(\my_processor|alu_A[31]~666_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[22]~40_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[22]~40 .lut_mask = 16'hFBC8;
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[22]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N26
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[23]~101 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[23]~101_combout  = (\my_processor|alu_op[0]~0_combout  & (((\my_processor|dx1|DXIR|dffe7|q~q ) # (\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[22]~40_combout )))) # 
// (!\my_processor|alu_op[0]~0_combout  & (\my_processor|aluer|shift_logical_left|mux_one_shifted[24]~31_combout  & (!\my_processor|dx1|DXIR|dffe7|q~q )))

	.dataa(\my_processor|alu_op[0]~0_combout ),
	.datab(\my_processor|aluer|shift_logical_left|mux_one_shifted[24]~31_combout ),
	.datac(\my_processor|dx1|DXIR|dffe7|q~q ),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[22]~40_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[23]~101_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[23]~101 .lut_mask = 16'hAEA4;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[23]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N24
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[23]~102 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[23]~102_combout  = (\my_processor|dx1|DXIR|dffe7|q~q  & ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[23]~101_combout  & 
// ((\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[23]~37_combout ))) # (!\my_processor|aluer|mux_for_alu_out|mux_results|register_out[23]~101_combout  & (\my_processor|aluer|shift_logical_left|mux_one_shifted[23]~32_combout )))) # 
// (!\my_processor|dx1|DXIR|dffe7|q~q  & (((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[23]~101_combout ))))

	.dataa(\my_processor|aluer|shift_logical_left|mux_one_shifted[23]~32_combout ),
	.datab(\my_processor|dx1|DXIR|dffe7|q~q ),
	.datac(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[23]~101_combout ),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[23]~37_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[23]~102_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[23]~102 .lut_mask = 16'hF838;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[23]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N26
cycloneive_lcell_comb \my_processor|aluer|addition|eba_2|xor_sum7 (
// Equation(s):
// \my_processor|aluer|addition|eba_2|xor_sum7~combout  = \my_processor|alu_A[23]~177_combout  $ (\my_processor|alu_B[23]~54_combout  $ (((\my_processor|aluer|addition|eba_2|orc6~1_combout ) # (\my_processor|aluer|addition|eba_2|orc6~0_combout ))))

	.dataa(\my_processor|aluer|addition|eba_2|orc6~1_combout ),
	.datab(\my_processor|alu_A[23]~177_combout ),
	.datac(\my_processor|alu_B[23]~54_combout ),
	.datad(\my_processor|aluer|addition|eba_2|orc6~0_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|addition|eba_2|xor_sum7~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|addition|eba_2|xor_sum7 .lut_mask = 16'hC396;
defparam \my_processor|aluer|addition|eba_2|xor_sum7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N4
cycloneive_lcell_comb \my_processor|aluer|subtraction|eba_2|xor_sum7 (
// Equation(s):
// \my_processor|aluer|subtraction|eba_2|xor_sum7~combout  = \my_processor|alu_B[23]~54_combout  $ (\my_processor|aluer|subtraction|eba_2|orc6~combout  $ (\my_processor|alu_A[23]~177_combout ))

	.dataa(gnd),
	.datab(\my_processor|alu_B[23]~54_combout ),
	.datac(\my_processor|aluer|subtraction|eba_2|orc6~combout ),
	.datad(\my_processor|alu_A[23]~177_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|subtraction|eba_2|xor_sum7~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|subtraction|eba_2|xor_sum7 .lut_mask = 16'hC33C;
defparam \my_processor|aluer|subtraction|eba_2|xor_sum7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N2
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[23]~99 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[23]~99_combout  = (\my_processor|alu_op[1]~1_combout  & (((\my_processor|alu_op[0]~0_combout )))) # (!\my_processor|alu_op[1]~1_combout  & ((\my_processor|alu_op[0]~0_combout  & 
// ((!\my_processor|aluer|subtraction|eba_2|xor_sum7~combout ))) # (!\my_processor|alu_op[0]~0_combout  & (\my_processor|aluer|addition|eba_2|xor_sum7~combout ))))

	.dataa(\my_processor|aluer|addition|eba_2|xor_sum7~combout ),
	.datab(\my_processor|alu_op[1]~1_combout ),
	.datac(\my_processor|alu_op[0]~0_combout ),
	.datad(\my_processor|aluer|subtraction|eba_2|xor_sum7~combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[23]~99_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[23]~99 .lut_mask = 16'hC2F2;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[23]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N20
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[23]~100 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[23]~100_combout  = (\my_processor|alu_A[23]~177_combout  & ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[23]~99_combout ) # ((\my_processor|alu_B[23]~54_combout  & 
// \my_processor|alu_op[1]~1_combout )))) # (!\my_processor|alu_A[23]~177_combout  & (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[23]~99_combout  & ((\my_processor|alu_B[23]~54_combout ) # (!\my_processor|alu_op[1]~1_combout ))))

	.dataa(\my_processor|alu_A[23]~177_combout ),
	.datab(\my_processor|alu_B[23]~54_combout ),
	.datac(\my_processor|alu_op[1]~1_combout ),
	.datad(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[23]~99_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[23]~100_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[23]~100 .lut_mask = 16'hEF80;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[23]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N28
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[23]~103 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[23]~103_combout  = (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[23]~102_combout  & ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout ) # 
// ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout  & \my_processor|aluer|mux_for_alu_out|mux_results|register_out[23]~100_combout )))) # (!\my_processor|aluer|mux_for_alu_out|mux_results|register_out[23]~102_combout  & 
// (((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout  & \my_processor|aluer|mux_for_alu_out|mux_results|register_out[23]~100_combout ))))

	.dataa(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[23]~102_combout ),
	.datab(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout ),
	.datac(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout ),
	.datad(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[23]~100_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[23]~103_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[23]~103 .lut_mask = 16'hF888;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[23]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y26_N29
dffeas \my_processor|xm1|XMoutput|dffe23|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[23]~103_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|XMoutput|dffe23|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|XMoutput|dffe23|q .is_wysiwyg = "true";
defparam \my_processor|xm1|XMoutput|dffe23|q .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y26_N19
dffeas \my_processor|mw1|MWout|dffe23|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|xm1|XMoutput|dffe23|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MWout|dffe23|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MWout|dffe23|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MWout|dffe23|q .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y26_N29
dffeas \my_processor|mw1|MWmem|dffe23|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_dmem|altsyncram_component|auto_generated|q_a [23]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MWmem|dffe23|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MWmem|dffe23|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MWmem|dffe23|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N18
cycloneive_lcell_comb \my_processor|WM_bypass_data[23]~46 (
// Equation(s):
// \my_processor|WM_bypass_data[23]~46_combout  = (!\my_processor|mw1|MWctrl|dffe18|q~q  & ((\my_processor|mw1|MWctrl|dffe16|q~q  & ((\my_processor|mw1|MWmem|dffe23|q~q ))) # (!\my_processor|mw1|MWctrl|dffe16|q~q  & (\my_processor|mw1|MWout|dffe23|q~q ))))

	.dataa(\my_processor|mw1|MWctrl|dffe18|q~q ),
	.datab(\my_processor|mw1|MWctrl|dffe16|q~q ),
	.datac(\my_processor|mw1|MWout|dffe23|q~q ),
	.datad(\my_processor|mw1|MWmem|dffe23|q~q ),
	.cin(gnd),
	.combout(\my_processor|WM_bypass_data[23]~46_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|WM_bypass_data[23]~46 .lut_mask = 16'h5410;
defparam \my_processor|WM_bypass_data[23]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N8
cycloneive_lcell_comb \my_processor|WM_bypass_data[23]~47 (
// Equation(s):
// \my_processor|WM_bypass_data[23]~47_combout  = (\my_processor|WM_bypass_data[23]~46_combout ) # ((\my_processor|mw1|MWctrl|dffe18|q~q  & \my_processor|mw1|MW_oldPC|dffe23|q~q ))

	.dataa(\my_processor|mw1|MWctrl|dffe18|q~q ),
	.datab(gnd),
	.datac(\my_processor|mw1|MW_oldPC|dffe23|q~q ),
	.datad(\my_processor|WM_bypass_data[23]~46_combout ),
	.cin(gnd),
	.combout(\my_processor|WM_bypass_data[23]~47_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|WM_bypass_data[23]~47 .lut_mask = 16'hFFA0;
defparam \my_processor|WM_bypass_data[23]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N28
cycloneive_lcell_comb \my_processor|alu_A[23]~172 (
// Equation(s):
// \my_processor|alu_A[23]~172_combout  = (\my_processor|FD_IR1|dffe20|q~q  & ((\my_regfile|gen_registers[27].regs|dffe23|q~q ) # ((\my_processor|FD_IR1|dffe19|q~q )))) # (!\my_processor|FD_IR1|dffe20|q~q  & (((\my_regfile|gen_registers[19].regs|dffe23|q~q  
// & !\my_processor|FD_IR1|dffe19|q~q ))))

	.dataa(\my_regfile|gen_registers[27].regs|dffe23|q~q ),
	.datab(\my_processor|FD_IR1|dffe20|q~q ),
	.datac(\my_regfile|gen_registers[19].regs|dffe23|q~q ),
	.datad(\my_processor|FD_IR1|dffe19|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[23]~172_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[23]~172 .lut_mask = 16'hCCB8;
defparam \my_processor|alu_A[23]~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y27_N30
cycloneive_lcell_comb \my_processor|alu_A[23]~173 (
// Equation(s):
// \my_processor|alu_A[23]~173_combout  = (\my_processor|FD_IR1|dffe19|q~q  & ((\my_processor|alu_A[23]~172_combout  & ((\my_regfile|gen_registers[31].regs|dffe23|q~q ))) # (!\my_processor|alu_A[23]~172_combout  & 
// (\my_regfile|gen_registers[23].regs|dffe23|q~q )))) # (!\my_processor|FD_IR1|dffe19|q~q  & (((\my_processor|alu_A[23]~172_combout ))))

	.dataa(\my_regfile|gen_registers[23].regs|dffe23|q~q ),
	.datab(\my_processor|FD_IR1|dffe19|q~q ),
	.datac(\my_regfile|gen_registers[31].regs|dffe23|q~q ),
	.datad(\my_processor|alu_A[23]~172_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[23]~173_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[23]~173 .lut_mask = 16'hF388;
defparam \my_processor|alu_A[23]~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N28
cycloneive_lcell_comb \my_processor|alu_A[23]~167 (
// Equation(s):
// \my_processor|alu_A[23]~167_combout  = (\my_processor|FD_IR1|dffe19|q~q  & ((\my_processor|FD_IR1|dffe20|q~q ) # ((\my_regfile|gen_registers[22].regs|dffe23|q~q )))) # (!\my_processor|FD_IR1|dffe19|q~q  & (!\my_processor|FD_IR1|dffe20|q~q  & 
// (\my_regfile|gen_registers[18].regs|dffe23|q~q )))

	.dataa(\my_processor|FD_IR1|dffe19|q~q ),
	.datab(\my_processor|FD_IR1|dffe20|q~q ),
	.datac(\my_regfile|gen_registers[18].regs|dffe23|q~q ),
	.datad(\my_regfile|gen_registers[22].regs|dffe23|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[23]~167_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[23]~167 .lut_mask = 16'hBA98;
defparam \my_processor|alu_A[23]~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N18
cycloneive_lcell_comb \my_processor|alu_A[23]~168 (
// Equation(s):
// \my_processor|alu_A[23]~168_combout  = (\my_processor|alu_A[23]~167_combout  & (((\my_regfile|gen_registers[30].regs|dffe23|q~q ) # (!\my_processor|FD_IR1|dffe20|q~q )))) # (!\my_processor|alu_A[23]~167_combout  & 
// (\my_regfile|gen_registers[26].regs|dffe23|q~q  & ((\my_processor|FD_IR1|dffe20|q~q ))))

	.dataa(\my_regfile|gen_registers[26].regs|dffe23|q~q ),
	.datab(\my_processor|alu_A[23]~167_combout ),
	.datac(\my_regfile|gen_registers[30].regs|dffe23|q~q ),
	.datad(\my_processor|FD_IR1|dffe20|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[23]~168_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[23]~168 .lut_mask = 16'hE2CC;
defparam \my_processor|alu_A[23]~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N4
cycloneive_lcell_comb \my_processor|alu_A[23]~169 (
// Equation(s):
// \my_processor|alu_A[23]~169_combout  = (\my_processor|FD_IR1|dffe20|q~q  & (((\my_processor|FD_IR1|dffe19|q~q )))) # (!\my_processor|FD_IR1|dffe20|q~q  & ((\my_processor|FD_IR1|dffe19|q~q  & (\my_regfile|gen_registers[20].regs|dffe23|q~q )) # 
// (!\my_processor|FD_IR1|dffe19|q~q  & ((\my_regfile|gen_registers[16].regs|dffe23|q~q )))))

	.dataa(\my_processor|FD_IR1|dffe20|q~q ),
	.datab(\my_regfile|gen_registers[20].regs|dffe23|q~q ),
	.datac(\my_regfile|gen_registers[16].regs|dffe23|q~q ),
	.datad(\my_processor|FD_IR1|dffe19|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[23]~169_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[23]~169 .lut_mask = 16'hEE50;
defparam \my_processor|alu_A[23]~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N10
cycloneive_lcell_comb \my_processor|alu_A[23]~170 (
// Equation(s):
// \my_processor|alu_A[23]~170_combout  = (\my_processor|alu_A[23]~169_combout  & (((\my_regfile|gen_registers[28].regs|dffe23|q~q ) # (!\my_processor|FD_IR1|dffe20|q~q )))) # (!\my_processor|alu_A[23]~169_combout  & 
// (\my_regfile|gen_registers[24].regs|dffe23|q~q  & ((\my_processor|FD_IR1|dffe20|q~q ))))

	.dataa(\my_regfile|gen_registers[24].regs|dffe23|q~q ),
	.datab(\my_processor|alu_A[23]~169_combout ),
	.datac(\my_regfile|gen_registers[28].regs|dffe23|q~q ),
	.datad(\my_processor|FD_IR1|dffe20|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[23]~170_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[23]~170 .lut_mask = 16'hE2CC;
defparam \my_processor|alu_A[23]~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N8
cycloneive_lcell_comb \my_processor|alu_A[23]~171 (
// Equation(s):
// \my_processor|alu_A[23]~171_combout  = (\my_processor|FD_IR1|dffe18|q~q  & ((\my_processor|alu_A[23]~168_combout ) # ((\my_processor|FD_IR1|dffe17|q~q )))) # (!\my_processor|FD_IR1|dffe18|q~q  & (((\my_processor|alu_A[23]~170_combout  & 
// !\my_processor|FD_IR1|dffe17|q~q ))))

	.dataa(\my_processor|FD_IR1|dffe18|q~q ),
	.datab(\my_processor|alu_A[23]~168_combout ),
	.datac(\my_processor|alu_A[23]~170_combout ),
	.datad(\my_processor|FD_IR1|dffe17|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[23]~171_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[23]~171 .lut_mask = 16'hAAD8;
defparam \my_processor|alu_A[23]~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y30_N14
cycloneive_lcell_comb \my_processor|alu_A[23]~165 (
// Equation(s):
// \my_processor|alu_A[23]~165_combout  = (\my_processor|FD_IR1|dffe19|q~q  & (((\my_processor|FD_IR1|dffe20|q~q )))) # (!\my_processor|FD_IR1|dffe19|q~q  & ((\my_processor|FD_IR1|dffe20|q~q  & (\my_regfile|gen_registers[25].regs|dffe23|q~q )) # 
// (!\my_processor|FD_IR1|dffe20|q~q  & ((\my_regfile|gen_registers[17].regs|dffe23|q~q )))))

	.dataa(\my_processor|FD_IR1|dffe19|q~q ),
	.datab(\my_regfile|gen_registers[25].regs|dffe23|q~q ),
	.datac(\my_regfile|gen_registers[17].regs|dffe23|q~q ),
	.datad(\my_processor|FD_IR1|dffe20|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[23]~165_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[23]~165 .lut_mask = 16'hEE50;
defparam \my_processor|alu_A[23]~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y30_N4
cycloneive_lcell_comb \my_processor|alu_A[23]~166 (
// Equation(s):
// \my_processor|alu_A[23]~166_combout  = (\my_processor|FD_IR1|dffe19|q~q  & ((\my_processor|alu_A[23]~165_combout  & (\my_regfile|gen_registers[29].regs|dffe23|q~q )) # (!\my_processor|alu_A[23]~165_combout  & 
// ((\my_regfile|gen_registers[21].regs|dffe23|q~q ))))) # (!\my_processor|FD_IR1|dffe19|q~q  & (((\my_processor|alu_A[23]~165_combout ))))

	.dataa(\my_processor|FD_IR1|dffe19|q~q ),
	.datab(\my_regfile|gen_registers[29].regs|dffe23|q~q ),
	.datac(\my_regfile|gen_registers[21].regs|dffe23|q~q ),
	.datad(\my_processor|alu_A[23]~165_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[23]~166_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[23]~166 .lut_mask = 16'hDDA0;
defparam \my_processor|alu_A[23]~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N14
cycloneive_lcell_comb \my_processor|alu_A[23]~174 (
// Equation(s):
// \my_processor|alu_A[23]~174_combout  = (\my_processor|FD_IR1|dffe17|q~q  & ((\my_processor|alu_A[23]~171_combout  & (\my_processor|alu_A[23]~173_combout )) # (!\my_processor|alu_A[23]~171_combout  & ((\my_processor|alu_A[23]~166_combout ))))) # 
// (!\my_processor|FD_IR1|dffe17|q~q  & (((\my_processor|alu_A[23]~171_combout ))))

	.dataa(\my_processor|alu_A[23]~173_combout ),
	.datab(\my_processor|FD_IR1|dffe17|q~q ),
	.datac(\my_processor|alu_A[23]~171_combout ),
	.datad(\my_processor|alu_A[23]~166_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[23]~174_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[23]~174 .lut_mask = 16'hBCB0;
defparam \my_processor|alu_A[23]~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N8
cycloneive_lcell_comb \my_processor|alu_A[23]~175 (
// Equation(s):
// \my_processor|alu_A[23]~175_combout  = (\my_processor|alu_A[0]~26_combout  & (((\my_processor|alu_A[29]~27_combout )))) # (!\my_processor|alu_A[0]~26_combout  & ((\my_processor|alu_A[29]~27_combout  & (\my_processor|WM_bypass_data[23]~47_combout )) # 
// (!\my_processor|alu_A[29]~27_combout  & ((\my_processor|alu_A[23]~174_combout )))))

	.dataa(\my_processor|WM_bypass_data[23]~47_combout ),
	.datab(\my_processor|alu_A[0]~26_combout ),
	.datac(\my_processor|alu_A[29]~27_combout ),
	.datad(\my_processor|alu_A[23]~174_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[23]~175_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[23]~175 .lut_mask = 16'hE3E0;
defparam \my_processor|alu_A[23]~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N20
cycloneive_lcell_comb \my_processor|alu_A[23]~163 (
// Equation(s):
// \my_processor|alu_A[23]~163_combout  = (\my_processor|FD_IR1|dffe17|q~q  & ((\my_regfile|gen_registers[13].regs|dffe23|q~q ) # ((\my_processor|FD_IR1|dffe18|q~q )))) # (!\my_processor|FD_IR1|dffe17|q~q  & (((\my_regfile|gen_registers[12].regs|dffe23|q~q  
// & !\my_processor|FD_IR1|dffe18|q~q ))))

	.dataa(\my_processor|FD_IR1|dffe17|q~q ),
	.datab(\my_regfile|gen_registers[13].regs|dffe23|q~q ),
	.datac(\my_regfile|gen_registers[12].regs|dffe23|q~q ),
	.datad(\my_processor|FD_IR1|dffe18|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[23]~163_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[23]~163 .lut_mask = 16'hAAD8;
defparam \my_processor|alu_A[23]~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N14
cycloneive_lcell_comb \my_processor|alu_A[23]~164 (
// Equation(s):
// \my_processor|alu_A[23]~164_combout  = (\my_processor|alu_A[23]~163_combout  & (((\my_regfile|gen_registers[15].regs|dffe23|q~q ) # (!\my_processor|FD_IR1|dffe18|q~q )))) # (!\my_processor|alu_A[23]~163_combout  & 
// (\my_regfile|gen_registers[14].regs|dffe23|q~q  & ((\my_processor|FD_IR1|dffe18|q~q ))))

	.dataa(\my_regfile|gen_registers[14].regs|dffe23|q~q ),
	.datab(\my_processor|alu_A[23]~163_combout ),
	.datac(\my_regfile|gen_registers[15].regs|dffe23|q~q ),
	.datad(\my_processor|FD_IR1|dffe18|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[23]~164_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[23]~164 .lut_mask = 16'hE2CC;
defparam \my_processor|alu_A[23]~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N4
cycloneive_lcell_comb \my_processor|alu_A[23]~160 (
// Equation(s):
// \my_processor|alu_A[23]~160_combout  = (\my_processor|FD_IR1|dffe17|q~q  & (((\my_processor|FD_IR1|dffe18|q~q )))) # (!\my_processor|FD_IR1|dffe17|q~q  & ((\my_processor|FD_IR1|dffe18|q~q  & (\my_regfile|gen_registers[10].regs|dffe23|q~q )) # 
// (!\my_processor|FD_IR1|dffe18|q~q  & ((\my_regfile|gen_registers[8].regs|dffe23|q~q )))))

	.dataa(\my_regfile|gen_registers[10].regs|dffe23|q~q ),
	.datab(\my_processor|FD_IR1|dffe17|q~q ),
	.datac(\my_regfile|gen_registers[8].regs|dffe23|q~q ),
	.datad(\my_processor|FD_IR1|dffe18|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[23]~160_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[23]~160 .lut_mask = 16'hEE30;
defparam \my_processor|alu_A[23]~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N22
cycloneive_lcell_comb \my_processor|alu_A[23]~161 (
// Equation(s):
// \my_processor|alu_A[23]~161_combout  = (\my_processor|alu_A[23]~160_combout  & (((\my_regfile|gen_registers[11].regs|dffe23|q~q ) # (!\my_processor|FD_IR1|dffe17|q~q )))) # (!\my_processor|alu_A[23]~160_combout  & 
// (\my_regfile|gen_registers[9].regs|dffe23|q~q  & ((\my_processor|FD_IR1|dffe17|q~q ))))

	.dataa(\my_regfile|gen_registers[9].regs|dffe23|q~q ),
	.datab(\my_processor|alu_A[23]~160_combout ),
	.datac(\my_regfile|gen_registers[11].regs|dffe23|q~q ),
	.datad(\my_processor|FD_IR1|dffe17|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[23]~161_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[23]~161 .lut_mask = 16'hE2CC;
defparam \my_processor|alu_A[23]~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N30
cycloneive_lcell_comb \my_processor|alu_A[23]~157 (
// Equation(s):
// \my_processor|alu_A[23]~157_combout  = (\my_processor|FD_IR1|dffe17|q~q  & (((\my_regfile|gen_registers[5].regs|dffe23|q~q ) # (\my_processor|FD_IR1|dffe18|q~q )))) # (!\my_processor|FD_IR1|dffe17|q~q  & (\my_regfile|gen_registers[4].regs|dffe23|q~q  & 
// ((!\my_processor|FD_IR1|dffe18|q~q ))))

	.dataa(\my_processor|FD_IR1|dffe17|q~q ),
	.datab(\my_regfile|gen_registers[4].regs|dffe23|q~q ),
	.datac(\my_regfile|gen_registers[5].regs|dffe23|q~q ),
	.datad(\my_processor|FD_IR1|dffe18|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[23]~157_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[23]~157 .lut_mask = 16'hAAE4;
defparam \my_processor|alu_A[23]~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N14
cycloneive_lcell_comb \my_processor|alu_A[23]~158 (
// Equation(s):
// \my_processor|alu_A[23]~158_combout  = (\my_processor|alu_A[23]~157_combout  & (((\my_regfile|gen_registers[7].regs|dffe23|q~q ) # (!\my_processor|FD_IR1|dffe18|q~q )))) # (!\my_processor|alu_A[23]~157_combout  & 
// (\my_regfile|gen_registers[6].regs|dffe23|q~q  & ((\my_processor|FD_IR1|dffe18|q~q ))))

	.dataa(\my_processor|alu_A[23]~157_combout ),
	.datab(\my_regfile|gen_registers[6].regs|dffe23|q~q ),
	.datac(\my_regfile|gen_registers[7].regs|dffe23|q~q ),
	.datad(\my_processor|FD_IR1|dffe18|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[23]~158_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[23]~158 .lut_mask = 16'hE4AA;
defparam \my_processor|alu_A[23]~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N20
cycloneive_lcell_comb \my_processor|alu_A[23]~159 (
// Equation(s):
// \my_processor|alu_A[23]~159_combout  = (\my_processor|alu_A[29]~7_combout  & (\my_processor|alu_A[29]~6_combout )) # (!\my_processor|alu_A[29]~7_combout  & ((\my_processor|alu_A[29]~6_combout  & ((\my_processor|alu_A[23]~158_combout ))) # 
// (!\my_processor|alu_A[29]~6_combout  & (\my_regfile|gen_registers[2].regs|dffe23|q~q ))))

	.dataa(\my_processor|alu_A[29]~7_combout ),
	.datab(\my_processor|alu_A[29]~6_combout ),
	.datac(\my_regfile|gen_registers[2].regs|dffe23|q~q ),
	.datad(\my_processor|alu_A[23]~158_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[23]~159_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[23]~159 .lut_mask = 16'hDC98;
defparam \my_processor|alu_A[23]~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N6
cycloneive_lcell_comb \my_processor|alu_A[23]~162 (
// Equation(s):
// \my_processor|alu_A[23]~162_combout  = (\my_processor|alu_A[29]~7_combout  & ((\my_processor|alu_A[23]~159_combout  & (\my_processor|alu_A[23]~161_combout )) # (!\my_processor|alu_A[23]~159_combout  & ((\my_regfile|gen_registers[3].regs|dffe23|q~q ))))) # 
// (!\my_processor|alu_A[29]~7_combout  & (((\my_processor|alu_A[23]~159_combout ))))

	.dataa(\my_processor|alu_A[29]~7_combout ),
	.datab(\my_processor|alu_A[23]~161_combout ),
	.datac(\my_regfile|gen_registers[3].regs|dffe23|q~q ),
	.datad(\my_processor|alu_A[23]~159_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[23]~162_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[23]~162 .lut_mask = 16'hDDA0;
defparam \my_processor|alu_A[23]~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N22
cycloneive_lcell_comb \my_processor|alu_A[23]~176 (
// Equation(s):
// \my_processor|alu_A[23]~176_combout  = (\my_processor|alu_A[29]~15_combout  & ((\my_processor|alu_A[23]~175_combout  & (\my_processor|alu_A[23]~164_combout )) # (!\my_processor|alu_A[23]~175_combout  & ((\my_processor|alu_A[23]~162_combout ))))) # 
// (!\my_processor|alu_A[29]~15_combout  & (\my_processor|alu_A[23]~175_combout ))

	.dataa(\my_processor|alu_A[29]~15_combout ),
	.datab(\my_processor|alu_A[23]~175_combout ),
	.datac(\my_processor|alu_A[23]~164_combout ),
	.datad(\my_processor|alu_A[23]~162_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[23]~176_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[23]~176 .lut_mask = 16'hE6C4;
defparam \my_processor|alu_A[23]~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N28
cycloneive_lcell_comb \my_processor|alu_A[23]~177 (
// Equation(s):
// \my_processor|alu_A[23]~177_combout  = (\my_processor|A_bypass_MX_sel~3_combout  & ((\my_processor|xm1|XMoutput|dffe23|q~q ))) # (!\my_processor|A_bypass_MX_sel~3_combout  & (\my_processor|alu_A[23]~176_combout ))

	.dataa(\my_processor|alu_A[23]~176_combout ),
	.datab(\my_processor|xm1|XMoutput|dffe23|q~q ),
	.datac(gnd),
	.datad(\my_processor|A_bypass_MX_sel~3_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[23]~177_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[23]~177 .lut_mask = 16'hCCAA;
defparam \my_processor|alu_A[23]~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y29_N28
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[20]~45 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[20]~45_combout  = (!\my_processor|dx1|DXIR|dffe11|q~q  & ((\my_processor|dx1|DXIR|dffe9|q~q  & ((\my_processor|alu_A[27]~93_combout ))) # (!\my_processor|dx1|DXIR|dffe9|q~q  & 
// (\my_processor|alu_A[23]~177_combout ))))

	.dataa(\my_processor|dx1|DXIR|dffe11|q~q ),
	.datab(\my_processor|dx1|DXIR|dffe9|q~q ),
	.datac(\my_processor|alu_A[23]~177_combout ),
	.datad(\my_processor|alu_A[27]~93_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[20]~45_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[20]~45 .lut_mask = 16'h5410;
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[20]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N14
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[19]~15 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[19]~15_combout  = (\my_processor|dx1|DXIR|dffe9|q~q  & ((\my_processor|dx1|DXIR|dffe11|q~q  & ((\my_processor|alu_A[31]~666_combout ))) # (!\my_processor|dx1|DXIR|dffe11|q~q  & 
// (\my_processor|alu_A[25]~135_combout ))))

	.dataa(\my_processor|dx1|DXIR|dffe9|q~q ),
	.datab(\my_processor|alu_A[25]~135_combout ),
	.datac(\my_processor|alu_A[31]~666_combout ),
	.datad(\my_processor|dx1|DXIR|dffe11|q~q ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[19]~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[19]~15 .lut_mask = 16'hA088;
defparam \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[19]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N0
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[19]~17 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[19]~17_combout  = (\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[19]~15_combout ) # ((!\my_processor|dx1|DXIR|dffe9|q~q  & 
// \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[15]~16_combout ))

	.dataa(gnd),
	.datab(\my_processor|dx1|DXIR|dffe9|q~q ),
	.datac(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[15]~16_combout ),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[19]~15_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[19]~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[19]~17 .lut_mask = 16'hFF30;
defparam \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[19]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N22
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[20]~46 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[20]~46_combout  = (\my_processor|dx1|DXIR|dffe8|q~q  & ((\my_processor|aluer|shift_right_arithmetic|mux_eight_shifted[8]~3_combout ) # 
// ((\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[20]~45_combout )))) # (!\my_processor|dx1|DXIR|dffe8|q~q  & (((\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[19]~17_combout ))))

	.dataa(\my_processor|aluer|shift_right_arithmetic|mux_eight_shifted[8]~3_combout ),
	.datab(\my_processor|dx1|DXIR|dffe8|q~q ),
	.datac(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[20]~45_combout ),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[19]~17_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[20]~46_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[20]~46 .lut_mask = 16'hFBC8;
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[20]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N12
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[20]~47 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[20]~47_combout  = (\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[21]~43_combout  & (\my_processor|alu_A[31]~666_combout )) # 
// (!\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[21]~43_combout  & ((\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[20]~46_combout )))

	.dataa(\my_processor|alu_A[31]~666_combout ),
	.datab(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[21]~43_combout ),
	.datac(gnd),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[20]~46_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[20]~47_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[20]~47 .lut_mask = 16'hBB88;
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[20]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N28
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_two_shifted[21]~24 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_two_shifted[21]~24_combout  = (\my_processor|dx1|DXIR|dffe9|q~q  & (!\my_processor|dx1|DXIR|dffe11|q~q  & ((\my_processor|aluer|shift_logical_left|mux_two_shifted[17]~23_combout )))) # 
// (!\my_processor|dx1|DXIR|dffe9|q~q  & (((\my_processor|aluer|shift_logical_left|mux_four_shifted[23]~14_combout ))))

	.dataa(\my_processor|dx1|DXIR|dffe11|q~q ),
	.datab(\my_processor|dx1|DXIR|dffe9|q~q ),
	.datac(\my_processor|aluer|shift_logical_left|mux_four_shifted[23]~14_combout ),
	.datad(\my_processor|aluer|shift_logical_left|mux_two_shifted[17]~23_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_two_shifted[21]~24_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_two_shifted[21]~24 .lut_mask = 16'h7430;
defparam \my_processor|aluer|shift_logical_left|mux_two_shifted[21]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N30
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_one_shifted[22]~33 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_one_shifted[22]~33_combout  = (\my_processor|dx1|DXIR|dffe8|q~q  & (\my_processor|aluer|shift_logical_left|mux_two_shifted[21]~24_combout )) # (!\my_processor|dx1|DXIR|dffe8|q~q  & 
// ((\my_processor|aluer|shift_logical_left|mux_two_shifted[23]~21_combout )))

	.dataa(gnd),
	.datab(\my_processor|aluer|shift_logical_left|mux_two_shifted[21]~24_combout ),
	.datac(\my_processor|aluer|shift_logical_left|mux_two_shifted[23]~21_combout ),
	.datad(\my_processor|dx1|DXIR|dffe8|q~q ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_one_shifted[22]~33_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[22]~33 .lut_mask = 16'hCCF0;
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[22]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N30
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[21]~111 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[21]~111_combout  = (\my_processor|dx1|DXIR|dffe7|q~q  & (((\my_processor|alu_op[0]~0_combout )))) # (!\my_processor|dx1|DXIR|dffe7|q~q  & ((\my_processor|alu_op[0]~0_combout  & 
// (\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[20]~47_combout )) # (!\my_processor|alu_op[0]~0_combout  & ((\my_processor|aluer|shift_logical_left|mux_one_shifted[22]~33_combout )))))

	.dataa(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[20]~47_combout ),
	.datab(\my_processor|dx1|DXIR|dffe7|q~q ),
	.datac(\my_processor|aluer|shift_logical_left|mux_one_shifted[22]~33_combout ),
	.datad(\my_processor|alu_op[0]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[21]~111_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[21]~111 .lut_mask = 16'hEE30;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[21]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N12
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_two_shifted[20]~26 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_two_shifted[20]~26_combout  = (\my_processor|dx1|DXIR|dffe9|q~q  & (!\my_processor|dx1|DXIR|dffe11|q~q  & ((\my_processor|aluer|shift_logical_left|mux_two_shifted[16]~25_combout )))) # 
// (!\my_processor|dx1|DXIR|dffe9|q~q  & (((\my_processor|aluer|shift_logical_left|mux_four_shifted[22]~15_combout ))))

	.dataa(\my_processor|dx1|DXIR|dffe11|q~q ),
	.datab(\my_processor|aluer|shift_logical_left|mux_four_shifted[22]~15_combout ),
	.datac(\my_processor|dx1|DXIR|dffe9|q~q ),
	.datad(\my_processor|aluer|shift_logical_left|mux_two_shifted[16]~25_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_two_shifted[20]~26_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_two_shifted[20]~26 .lut_mask = 16'h5C0C;
defparam \my_processor|aluer|shift_logical_left|mux_two_shifted[20]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N18
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_one_shifted[21]~34 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_one_shifted[21]~34_combout  = (\my_processor|dx1|DXIR|dffe8|q~q  & (\my_processor|aluer|shift_logical_left|mux_two_shifted[20]~26_combout )) # (!\my_processor|dx1|DXIR|dffe8|q~q  & 
// ((\my_processor|aluer|shift_logical_left|mux_two_shifted[22]~22_combout )))

	.dataa(\my_processor|aluer|shift_logical_left|mux_two_shifted[20]~26_combout ),
	.datab(gnd),
	.datac(\my_processor|dx1|DXIR|dffe8|q~q ),
	.datad(\my_processor|aluer|shift_logical_left|mux_two_shifted[22]~22_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_one_shifted[21]~34_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[21]~34 .lut_mask = 16'hAFA0;
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[21]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N18
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[20]~12 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[20]~12_combout  = (\my_processor|dx1|DXIR|dffe9|q~q  & ((\my_processor|dx1|DXIR|dffe11|q~q  & ((\my_processor|alu_A[31]~666_combout ))) # (!\my_processor|dx1|DXIR|dffe11|q~q  & 
// (\my_processor|alu_A[26]~114_combout ))))

	.dataa(\my_processor|dx1|DXIR|dffe9|q~q ),
	.datab(\my_processor|alu_A[26]~114_combout ),
	.datac(\my_processor|alu_A[31]~666_combout ),
	.datad(\my_processor|dx1|DXIR|dffe11|q~q ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[20]~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[20]~12 .lut_mask = 16'hA088;
defparam \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[20]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N16
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[20]~14 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[20]~14_combout  = (\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[20]~12_combout ) # ((\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[16]~13_combout  & 
// !\my_processor|dx1|DXIR|dffe9|q~q ))

	.dataa(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[16]~13_combout ),
	.datab(gnd),
	.datac(\my_processor|dx1|DXIR|dffe9|q~q ),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[20]~12_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[20]~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[20]~14 .lut_mask = 16'hFF0A;
defparam \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[20]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N28
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[21]~41 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[21]~41_combout  = (!\my_processor|dx1|DXIR|dffe11|q~q  & ((\my_processor|dx1|DXIR|dffe9|q~q  & ((\my_processor|alu_A[28]~72_combout ))) # (!\my_processor|dx1|DXIR|dffe9|q~q  & 
// (\my_processor|alu_A[24]~156_combout ))))

	.dataa(\my_processor|dx1|DXIR|dffe11|q~q ),
	.datab(\my_processor|alu_A[24]~156_combout ),
	.datac(\my_processor|alu_A[28]~72_combout ),
	.datad(\my_processor|dx1|DXIR|dffe9|q~q ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[21]~41_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[21]~41 .lut_mask = 16'h5044;
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[21]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N10
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[21]~42 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[21]~42_combout  = (\my_processor|dx1|DXIR|dffe8|q~q  & (((\my_processor|aluer|shift_right_arithmetic|mux_eight_shifted[8]~3_combout ) # 
// (\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[21]~41_combout )))) # (!\my_processor|dx1|DXIR|dffe8|q~q  & (\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[20]~14_combout ))

	.dataa(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[20]~14_combout ),
	.datab(\my_processor|aluer|shift_right_arithmetic|mux_eight_shifted[8]~3_combout ),
	.datac(\my_processor|dx1|DXIR|dffe8|q~q ),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[21]~41_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[21]~42_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[21]~42 .lut_mask = 16'hFACA;
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[21]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N14
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[21]~44 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[21]~44_combout  = (\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[21]~43_combout  & (\my_processor|alu_A[31]~666_combout )) # 
// (!\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[21]~43_combout  & ((\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[21]~42_combout )))

	.dataa(gnd),
	.datab(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[21]~43_combout ),
	.datac(\my_processor|alu_A[31]~666_combout ),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[21]~42_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[21]~44_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[21]~44 .lut_mask = 16'hF3C0;
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[21]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N0
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[21]~112 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[21]~112_combout  = (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[21]~111_combout  & (((\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[21]~44_combout )) # 
// (!\my_processor|dx1|DXIR|dffe7|q~q ))) # (!\my_processor|aluer|mux_for_alu_out|mux_results|register_out[21]~111_combout  & (\my_processor|dx1|DXIR|dffe7|q~q  & (\my_processor|aluer|shift_logical_left|mux_one_shifted[21]~34_combout )))

	.dataa(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[21]~111_combout ),
	.datab(\my_processor|dx1|DXIR|dffe7|q~q ),
	.datac(\my_processor|aluer|shift_logical_left|mux_one_shifted[21]~34_combout ),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[21]~44_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[21]~112_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[21]~112 .lut_mask = 16'hEA62;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[21]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N30
cycloneive_lcell_comb \my_processor|aluer|addition|eba_2|xor_sum5 (
// Equation(s):
// \my_processor|aluer|addition|eba_2|xor_sum5~combout  = \my_processor|alu_A[21]~219_combout  $ (\my_processor|alu_B[21]~50_combout  $ (((\my_processor|aluer|addition|eba_2|orc4~0_combout ) # (\my_processor|aluer|addition|eba_2|orc4~1_combout ))))

	.dataa(\my_processor|aluer|addition|eba_2|orc4~0_combout ),
	.datab(\my_processor|alu_A[21]~219_combout ),
	.datac(\my_processor|alu_B[21]~50_combout ),
	.datad(\my_processor|aluer|addition|eba_2|orc4~1_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|addition|eba_2|xor_sum5~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|addition|eba_2|xor_sum5 .lut_mask = 16'hC396;
defparam \my_processor|aluer|addition|eba_2|xor_sum5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N10
cycloneive_lcell_comb \my_processor|aluer|subtraction|eba_2|xor_sum5 (
// Equation(s):
// \my_processor|aluer|subtraction|eba_2|xor_sum5~combout  = \my_processor|alu_A[21]~219_combout  $ (\my_processor|alu_B[21]~50_combout  $ (\my_processor|aluer|subtraction|eba_2|orc4~combout ))

	.dataa(gnd),
	.datab(\my_processor|alu_A[21]~219_combout ),
	.datac(\my_processor|alu_B[21]~50_combout ),
	.datad(\my_processor|aluer|subtraction|eba_2|orc4~combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|subtraction|eba_2|xor_sum5~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|subtraction|eba_2|xor_sum5 .lut_mask = 16'hC33C;
defparam \my_processor|aluer|subtraction|eba_2|xor_sum5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y29_N14
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[21]~109 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[21]~109_combout  = (\my_processor|alu_op[1]~1_combout  & (\my_processor|alu_op[0]~0_combout )) # (!\my_processor|alu_op[1]~1_combout  & ((\my_processor|alu_op[0]~0_combout  & 
// ((!\my_processor|aluer|subtraction|eba_2|xor_sum5~combout ))) # (!\my_processor|alu_op[0]~0_combout  & (\my_processor|aluer|addition|eba_2|xor_sum5~combout ))))

	.dataa(\my_processor|alu_op[1]~1_combout ),
	.datab(\my_processor|alu_op[0]~0_combout ),
	.datac(\my_processor|aluer|addition|eba_2|xor_sum5~combout ),
	.datad(\my_processor|aluer|subtraction|eba_2|xor_sum5~combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[21]~109_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[21]~109 .lut_mask = 16'h98DC;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[21]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N24
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[21]~110 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[21]~110_combout  = (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[21]~109_combout  & ((\my_processor|alu_B[21]~50_combout ) # ((\my_processor|alu_A[21]~219_combout ) # 
// (!\my_processor|alu_op[1]~1_combout )))) # (!\my_processor|aluer|mux_for_alu_out|mux_results|register_out[21]~109_combout  & (\my_processor|alu_B[21]~50_combout  & (\my_processor|alu_op[1]~1_combout  & \my_processor|alu_A[21]~219_combout )))

	.dataa(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[21]~109_combout ),
	.datab(\my_processor|alu_B[21]~50_combout ),
	.datac(\my_processor|alu_op[1]~1_combout ),
	.datad(\my_processor|alu_A[21]~219_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[21]~110_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[21]~110 .lut_mask = 16'hEA8A;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[21]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N4
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[21]~113 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[21]~113_combout  = (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout  & ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[21]~110_combout ) # 
// ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[21]~112_combout  & \my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout )))) # (!\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout  & 
// (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[21]~112_combout  & (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout )))

	.dataa(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout ),
	.datab(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[21]~112_combout ),
	.datac(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout ),
	.datad(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[21]~110_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[21]~113_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[21]~113 .lut_mask = 16'hEAC0;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[21]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y26_N5
dffeas \my_processor|xm1|XMoutput|dffe21|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[21]~113_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|XMoutput|dffe21|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|XMoutput|dffe21|q .is_wysiwyg = "true";
defparam \my_processor|xm1|XMoutput|dffe21|q .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y26_N17
dffeas \my_processor|mw1|MWout|dffe21|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|xm1|XMoutput|dffe21|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MWout|dffe21|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MWout|dffe21|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MWout|dffe21|q .power_up = "low";
// synopsys translate_on

// Location: M9K_X37_Y18_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(\my_processor|xm1|XMcontrol|dffe5|q~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[21]~21_combout ,\my_processor|data[20]~20_combout }),
	.portaaddr({\my_processor|xm1|XMoutput|dffe11|q~q ,\my_processor|xm1|XMoutput|dffe10|q~q ,\my_processor|xm1|XMoutput|dffe9|q~q ,\my_processor|xm1|XMoutput|dffe8|q~q ,\my_processor|xm1|XMoutput|dffe7|q~q ,\my_processor|xm1|XMoutput|dffe6|q~q ,
\my_processor|xm1|XMoutput|dffe5|q~q ,\my_processor|xm1|XMoutput|dffe4|q~q ,\my_processor|xm1|XMoutput|dffe3|q~q ,\my_processor|xm1|XMoutput|dffe2|q~q ,\my_processor|xm1|XMoutput|dffe1|q~q ,\my_processor|xm1|XMoutput|dffe0|q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .init_file = "notes.mif";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_7ih1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M9K";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000400000001000000040000000;
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N2
cycloneive_lcell_comb \my_processor|mw1|MWmem|dffe21|q~feeder (
// Equation(s):
// \my_processor|mw1|MWmem|dffe21|q~feeder_combout  = \my_dmem|altsyncram_component|auto_generated|q_a [21]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\my_processor|mw1|MWmem|dffe21|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mw1|MWmem|dffe21|q~feeder .lut_mask = 16'hFF00;
defparam \my_processor|mw1|MWmem|dffe21|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y26_N3
dffeas \my_processor|mw1|MWmem|dffe21|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|mw1|MWmem|dffe21|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MWmem|dffe21|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MWmem|dffe21|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MWmem|dffe21|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N16
cycloneive_lcell_comb \my_processor|WM_bypass_data[21]~42 (
// Equation(s):
// \my_processor|WM_bypass_data[21]~42_combout  = (!\my_processor|mw1|MWctrl|dffe18|q~q  & ((\my_processor|mw1|MWctrl|dffe16|q~q  & ((\my_processor|mw1|MWmem|dffe21|q~q ))) # (!\my_processor|mw1|MWctrl|dffe16|q~q  & (\my_processor|mw1|MWout|dffe21|q~q ))))

	.dataa(\my_processor|mw1|MWctrl|dffe16|q~q ),
	.datab(\my_processor|mw1|MWctrl|dffe18|q~q ),
	.datac(\my_processor|mw1|MWout|dffe21|q~q ),
	.datad(\my_processor|mw1|MWmem|dffe21|q~q ),
	.cin(gnd),
	.combout(\my_processor|WM_bypass_data[21]~42_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|WM_bypass_data[21]~42 .lut_mask = 16'h3210;
defparam \my_processor|WM_bypass_data[21]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N26
cycloneive_lcell_comb \my_processor|WM_bypass_data[21]~43 (
// Equation(s):
// \my_processor|WM_bypass_data[21]~43_combout  = (\my_processor|WM_bypass_data[21]~42_combout ) # ((\my_processor|mw1|MWctrl|dffe18|q~q  & \my_processor|mw1|MW_oldPC|dffe21|q~q ))

	.dataa(gnd),
	.datab(\my_processor|mw1|MWctrl|dffe18|q~q ),
	.datac(\my_processor|mw1|MW_oldPC|dffe21|q~q ),
	.datad(\my_processor|WM_bypass_data[21]~42_combout ),
	.cin(gnd),
	.combout(\my_processor|WM_bypass_data[21]~43_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|WM_bypass_data[21]~43 .lut_mask = 16'hFFC0;
defparam \my_processor|WM_bypass_data[21]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y25_N1
dffeas \my_regfile|gen_registers[12].regs|dffe21|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[21]~43_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[12].regs|dffe21|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[12].regs|dffe21|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[12].regs|dffe21|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N30
cycloneive_lcell_comb \my_processor|dx1|B_in[21]~384 (
// Equation(s):
// \my_processor|dx1|B_in[21]~384_combout  = (\my_processor|ctrl_readRegB[1]~1_combout  & (((\my_processor|ctrl_readRegB[0]~0_combout )))) # (!\my_processor|ctrl_readRegB[1]~1_combout  & ((\my_processor|ctrl_readRegB[0]~0_combout  & 
// ((\my_regfile|gen_registers[13].regs|dffe21|q~q ))) # (!\my_processor|ctrl_readRegB[0]~0_combout  & (\my_regfile|gen_registers[12].regs|dffe21|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datab(\my_regfile|gen_registers[12].regs|dffe21|q~q ),
	.datac(\my_regfile|gen_registers[13].regs|dffe21|q~q ),
	.datad(\my_processor|ctrl_readRegB[0]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[21]~384_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[21]~384 .lut_mask = 16'hFA44;
defparam \my_processor|dx1|B_in[21]~384 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N28
cycloneive_lcell_comb \my_processor|dx1|B_in[21]~385 (
// Equation(s):
// \my_processor|dx1|B_in[21]~385_combout  = (\my_processor|dx1|B_in[21]~384_combout  & ((\my_regfile|gen_registers[15].regs|dffe21|q~q ) # ((!\my_processor|ctrl_readRegB[1]~1_combout )))) # (!\my_processor|dx1|B_in[21]~384_combout  & 
// (((\my_regfile|gen_registers[14].regs|dffe21|q~q  & \my_processor|ctrl_readRegB[1]~1_combout ))))

	.dataa(\my_processor|dx1|B_in[21]~384_combout ),
	.datab(\my_regfile|gen_registers[15].regs|dffe21|q~q ),
	.datac(\my_regfile|gen_registers[14].regs|dffe21|q~q ),
	.datad(\my_processor|ctrl_readRegB[1]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[21]~385_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[21]~385 .lut_mask = 16'hD8AA;
defparam \my_processor|dx1|B_in[21]~385 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N14
cycloneive_lcell_comb \my_processor|dx1|B_in[21]~378 (
// Equation(s):
// \my_processor|dx1|B_in[21]~378_combout  = (\my_processor|ctrl_readRegB[0]~0_combout  & ((\my_processor|ctrl_readRegB[1]~1_combout ) # ((\my_regfile|gen_registers[5].regs|dffe21|q~q )))) # (!\my_processor|ctrl_readRegB[0]~0_combout  & 
// (!\my_processor|ctrl_readRegB[1]~1_combout  & ((\my_regfile|gen_registers[4].regs|dffe21|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datac(\my_regfile|gen_registers[5].regs|dffe21|q~q ),
	.datad(\my_regfile|gen_registers[4].regs|dffe21|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[21]~378_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[21]~378 .lut_mask = 16'hB9A8;
defparam \my_processor|dx1|B_in[21]~378 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N22
cycloneive_lcell_comb \my_processor|dx1|B_in[21]~379 (
// Equation(s):
// \my_processor|dx1|B_in[21]~379_combout  = (\my_processor|ctrl_readRegB[1]~1_combout  & ((\my_processor|dx1|B_in[21]~378_combout  & (\my_regfile|gen_registers[7].regs|dffe21|q~q )) # (!\my_processor|dx1|B_in[21]~378_combout  & 
// ((\my_regfile|gen_registers[6].regs|dffe21|q~q ))))) # (!\my_processor|ctrl_readRegB[1]~1_combout  & (((\my_processor|dx1|B_in[21]~378_combout ))))

	.dataa(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datab(\my_regfile|gen_registers[7].regs|dffe21|q~q ),
	.datac(\my_regfile|gen_registers[6].regs|dffe21|q~q ),
	.datad(\my_processor|dx1|B_in[21]~378_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[21]~379_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[21]~379 .lut_mask = 16'hDDA0;
defparam \my_processor|dx1|B_in[21]~379 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N2
cycloneive_lcell_comb \my_processor|dx1|B_in[21]~380 (
// Equation(s):
// \my_processor|dx1|B_in[21]~380_combout  = (\my_processor|dx1|DXB|dffe5|q~11_combout  & ((\my_processor|dx1|B_in[21]~379_combout ) # ((\my_processor|dx1|DXB|dffe5|q~9_combout )))) # (!\my_processor|dx1|DXB|dffe5|q~11_combout  & 
// (((\my_regfile|gen_registers[2].regs|dffe21|q~q  & !\my_processor|dx1|DXB|dffe5|q~9_combout ))))

	.dataa(\my_processor|dx1|DXB|dffe5|q~11_combout ),
	.datab(\my_processor|dx1|B_in[21]~379_combout ),
	.datac(\my_regfile|gen_registers[2].regs|dffe21|q~q ),
	.datad(\my_processor|dx1|DXB|dffe5|q~9_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[21]~380_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[21]~380 .lut_mask = 16'hAAD8;
defparam \my_processor|dx1|B_in[21]~380 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N30
cycloneive_lcell_comb \my_processor|dx1|B_in[21]~381 (
// Equation(s):
// \my_processor|dx1|B_in[21]~381_combout  = (\my_processor|ctrl_readRegB[1]~1_combout  & (((\my_regfile|gen_registers[10].regs|dffe21|q~q ) # (\my_processor|ctrl_readRegB[0]~0_combout )))) # (!\my_processor|ctrl_readRegB[1]~1_combout  & 
// (\my_regfile|gen_registers[8].regs|dffe21|q~q  & ((!\my_processor|ctrl_readRegB[0]~0_combout ))))

	.dataa(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datab(\my_regfile|gen_registers[8].regs|dffe21|q~q ),
	.datac(\my_regfile|gen_registers[10].regs|dffe21|q~q ),
	.datad(\my_processor|ctrl_readRegB[0]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[21]~381_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[21]~381 .lut_mask = 16'hAAE4;
defparam \my_processor|dx1|B_in[21]~381 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N20
cycloneive_lcell_comb \my_processor|dx1|B_in[21]~382 (
// Equation(s):
// \my_processor|dx1|B_in[21]~382_combout  = (\my_processor|dx1|B_in[21]~381_combout  & ((\my_regfile|gen_registers[11].regs|dffe21|q~q ) # ((!\my_processor|ctrl_readRegB[0]~0_combout )))) # (!\my_processor|dx1|B_in[21]~381_combout  & 
// (((\my_regfile|gen_registers[9].regs|dffe21|q~q  & \my_processor|ctrl_readRegB[0]~0_combout ))))

	.dataa(\my_processor|dx1|B_in[21]~381_combout ),
	.datab(\my_regfile|gen_registers[11].regs|dffe21|q~q ),
	.datac(\my_regfile|gen_registers[9].regs|dffe21|q~q ),
	.datad(\my_processor|ctrl_readRegB[0]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[21]~382_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[21]~382 .lut_mask = 16'hD8AA;
defparam \my_processor|dx1|B_in[21]~382 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N18
cycloneive_lcell_comb \my_processor|dx1|B_in[21]~383 (
// Equation(s):
// \my_processor|dx1|B_in[21]~383_combout  = (\my_processor|dx1|DXB|dffe5|q~9_combout  & ((\my_processor|dx1|B_in[21]~380_combout  & (\my_processor|dx1|B_in[21]~382_combout )) # (!\my_processor|dx1|B_in[21]~380_combout  & 
// ((\my_regfile|gen_registers[3].regs|dffe21|q~q ))))) # (!\my_processor|dx1|DXB|dffe5|q~9_combout  & (\my_processor|dx1|B_in[21]~380_combout ))

	.dataa(\my_processor|dx1|DXB|dffe5|q~9_combout ),
	.datab(\my_processor|dx1|B_in[21]~380_combout ),
	.datac(\my_processor|dx1|B_in[21]~382_combout ),
	.datad(\my_regfile|gen_registers[3].regs|dffe21|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[21]~383_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[21]~383 .lut_mask = 16'hE6C4;
defparam \my_processor|dx1|B_in[21]~383 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N12
cycloneive_lcell_comb \my_processor|dx1|DXB|dffe21|q~0 (
// Equation(s):
// \my_processor|dx1|DXB|dffe21|q~0_combout  = (\my_processor|dx1|DXB|dffe5|q~12_combout  & (\my_processor|dx1|B_in[21]~385_combout )) # (!\my_processor|dx1|DXB|dffe5|q~12_combout  & ((\my_processor|dx1|B_in[21]~383_combout )))

	.dataa(\my_processor|dx1|B_in[21]~385_combout ),
	.datab(\my_processor|dx1|DXB|dffe5|q~12_combout ),
	.datac(gnd),
	.datad(\my_processor|dx1|B_in[21]~383_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|DXB|dffe21|q~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|DXB|dffe21|q~0 .lut_mask = 16'hBB88;
defparam \my_processor|dx1|DXB|dffe21|q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y27_N18
cycloneive_lcell_comb \my_processor|dx1|B_in[21]~393 (
// Equation(s):
// \my_processor|dx1|B_in[21]~393_combout  = (\my_processor|ctrl_readRegB[3]~3_combout  & (((\my_regfile|gen_registers[27].regs|dffe21|q~q ) # (\my_processor|ctrl_readRegB[2]~2_combout )))) # (!\my_processor|ctrl_readRegB[3]~3_combout  & 
// (\my_regfile|gen_registers[19].regs|dffe21|q~q  & ((!\my_processor|ctrl_readRegB[2]~2_combout ))))

	.dataa(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datab(\my_regfile|gen_registers[19].regs|dffe21|q~q ),
	.datac(\my_regfile|gen_registers[27].regs|dffe21|q~q ),
	.datad(\my_processor|ctrl_readRegB[2]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[21]~393_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[21]~393 .lut_mask = 16'hAAE4;
defparam \my_processor|dx1|B_in[21]~393 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N0
cycloneive_lcell_comb \my_processor|dx1|B_in[21]~394 (
// Equation(s):
// \my_processor|dx1|B_in[21]~394_combout  = (\my_processor|dx1|B_in[21]~393_combout  & (((\my_regfile|gen_registers[31].regs|dffe21|q~q )) # (!\my_processor|ctrl_readRegB[2]~2_combout ))) # (!\my_processor|dx1|B_in[21]~393_combout  & 
// (\my_processor|ctrl_readRegB[2]~2_combout  & (\my_regfile|gen_registers[23].regs|dffe21|q~q )))

	.dataa(\my_processor|dx1|B_in[21]~393_combout ),
	.datab(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datac(\my_regfile|gen_registers[23].regs|dffe21|q~q ),
	.datad(\my_regfile|gen_registers[31].regs|dffe21|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[21]~394_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[21]~394 .lut_mask = 16'hEA62;
defparam \my_processor|dx1|B_in[21]~394 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y28_N26
cycloneive_lcell_comb \my_processor|dx1|B_in[21]~390 (
// Equation(s):
// \my_processor|dx1|B_in[21]~390_combout  = (\my_processor|ctrl_readRegB[2]~2_combout  & ((\my_processor|ctrl_readRegB[3]~3_combout ) # ((\my_regfile|gen_registers[20].regs|dffe21|q~q )))) # (!\my_processor|ctrl_readRegB[2]~2_combout  & 
// (!\my_processor|ctrl_readRegB[3]~3_combout  & ((\my_regfile|gen_registers[16].regs|dffe21|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datab(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datac(\my_regfile|gen_registers[20].regs|dffe21|q~q ),
	.datad(\my_regfile|gen_registers[16].regs|dffe21|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[21]~390_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[21]~390 .lut_mask = 16'hB9A8;
defparam \my_processor|dx1|B_in[21]~390 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y28_N4
cycloneive_lcell_comb \my_processor|dx1|B_in[21]~391 (
// Equation(s):
// \my_processor|dx1|B_in[21]~391_combout  = (\my_processor|dx1|B_in[21]~390_combout  & (((\my_regfile|gen_registers[28].regs|dffe21|q~q )) # (!\my_processor|ctrl_readRegB[3]~3_combout ))) # (!\my_processor|dx1|B_in[21]~390_combout  & 
// (\my_processor|ctrl_readRegB[3]~3_combout  & (\my_regfile|gen_registers[24].regs|dffe21|q~q )))

	.dataa(\my_processor|dx1|B_in[21]~390_combout ),
	.datab(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datac(\my_regfile|gen_registers[24].regs|dffe21|q~q ),
	.datad(\my_regfile|gen_registers[28].regs|dffe21|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[21]~391_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[21]~391 .lut_mask = 16'hEA62;
defparam \my_processor|dx1|B_in[21]~391 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N18
cycloneive_lcell_comb \my_processor|dx1|B_in[21]~388 (
// Equation(s):
// \my_processor|dx1|B_in[21]~388_combout  = (\my_processor|ctrl_readRegB[2]~2_combout  & ((\my_processor|ctrl_readRegB[3]~3_combout ) # ((\my_regfile|gen_registers[22].regs|dffe21|q~q )))) # (!\my_processor|ctrl_readRegB[2]~2_combout  & 
// (!\my_processor|ctrl_readRegB[3]~3_combout  & ((\my_regfile|gen_registers[18].regs|dffe21|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datab(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datac(\my_regfile|gen_registers[22].regs|dffe21|q~q ),
	.datad(\my_regfile|gen_registers[18].regs|dffe21|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[21]~388_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[21]~388 .lut_mask = 16'hB9A8;
defparam \my_processor|dx1|B_in[21]~388 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N24
cycloneive_lcell_comb \my_processor|dx1|B_in[21]~389 (
// Equation(s):
// \my_processor|dx1|B_in[21]~389_combout  = (\my_processor|ctrl_readRegB[3]~3_combout  & ((\my_processor|dx1|B_in[21]~388_combout  & ((\my_regfile|gen_registers[30].regs|dffe21|q~q ))) # (!\my_processor|dx1|B_in[21]~388_combout  & 
// (\my_regfile|gen_registers[26].regs|dffe21|q~q )))) # (!\my_processor|ctrl_readRegB[3]~3_combout  & (\my_processor|dx1|B_in[21]~388_combout ))

	.dataa(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datab(\my_processor|dx1|B_in[21]~388_combout ),
	.datac(\my_regfile|gen_registers[26].regs|dffe21|q~q ),
	.datad(\my_regfile|gen_registers[30].regs|dffe21|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[21]~389_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[21]~389 .lut_mask = 16'hEC64;
defparam \my_processor|dx1|B_in[21]~389 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N26
cycloneive_lcell_comb \my_processor|dx1|B_in[21]~392 (
// Equation(s):
// \my_processor|dx1|B_in[21]~392_combout  = (\my_processor|ctrl_readRegB[1]~1_combout  & ((\my_processor|ctrl_readRegB[0]~0_combout ) # ((\my_processor|dx1|B_in[21]~389_combout )))) # (!\my_processor|ctrl_readRegB[1]~1_combout  & 
// (!\my_processor|ctrl_readRegB[0]~0_combout  & (\my_processor|dx1|B_in[21]~391_combout )))

	.dataa(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datac(\my_processor|dx1|B_in[21]~391_combout ),
	.datad(\my_processor|dx1|B_in[21]~389_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[21]~392_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[21]~392 .lut_mask = 16'hBA98;
defparam \my_processor|dx1|B_in[21]~392 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y32_N18
cycloneive_lcell_comb \my_processor|dx1|B_in[21]~386 (
// Equation(s):
// \my_processor|dx1|B_in[21]~386_combout  = (\my_processor|ctrl_readRegB[2]~2_combout  & (((\my_processor|ctrl_readRegB[3]~3_combout )))) # (!\my_processor|ctrl_readRegB[2]~2_combout  & ((\my_processor|ctrl_readRegB[3]~3_combout  & 
// ((\my_regfile|gen_registers[25].regs|dffe21|q~q ))) # (!\my_processor|ctrl_readRegB[3]~3_combout  & (\my_regfile|gen_registers[17].regs|dffe21|q~q ))))

	.dataa(\my_regfile|gen_registers[17].regs|dffe21|q~q ),
	.datab(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datac(\my_regfile|gen_registers[25].regs|dffe21|q~q ),
	.datad(\my_processor|ctrl_readRegB[3]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[21]~386_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[21]~386 .lut_mask = 16'hFC22;
defparam \my_processor|dx1|B_in[21]~386 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y32_N24
cycloneive_lcell_comb \my_processor|dx1|B_in[21]~387 (
// Equation(s):
// \my_processor|dx1|B_in[21]~387_combout  = (\my_processor|ctrl_readRegB[2]~2_combout  & ((\my_processor|dx1|B_in[21]~386_combout  & ((\my_regfile|gen_registers[29].regs|dffe21|q~q ))) # (!\my_processor|dx1|B_in[21]~386_combout  & 
// (\my_regfile|gen_registers[21].regs|dffe21|q~q )))) # (!\my_processor|ctrl_readRegB[2]~2_combout  & (((\my_processor|dx1|B_in[21]~386_combout ))))

	.dataa(\my_regfile|gen_registers[21].regs|dffe21|q~q ),
	.datab(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datac(\my_regfile|gen_registers[29].regs|dffe21|q~q ),
	.datad(\my_processor|dx1|B_in[21]~386_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[21]~387_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[21]~387 .lut_mask = 16'hF388;
defparam \my_processor|dx1|B_in[21]~387 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N24
cycloneive_lcell_comb \my_processor|dx1|B_in[21]~395 (
// Equation(s):
// \my_processor|dx1|B_in[21]~395_combout  = (\my_processor|ctrl_readRegB[0]~0_combout  & ((\my_processor|dx1|B_in[21]~392_combout  & (\my_processor|dx1|B_in[21]~394_combout )) # (!\my_processor|dx1|B_in[21]~392_combout  & 
// ((\my_processor|dx1|B_in[21]~387_combout ))))) # (!\my_processor|ctrl_readRegB[0]~0_combout  & (((\my_processor|dx1|B_in[21]~392_combout ))))

	.dataa(\my_processor|dx1|B_in[21]~394_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datac(\my_processor|dx1|B_in[21]~392_combout ),
	.datad(\my_processor|dx1|B_in[21]~387_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[21]~395_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[21]~395 .lut_mask = 16'hBCB0;
defparam \my_processor|dx1|B_in[21]~395 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y24_N13
dffeas \my_processor|dx1|DXB|dffe21|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|DXB|dffe21|q~0_combout ),
	.asdata(\my_processor|dx1|B_in[21]~395_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\my_processor|dx1|DXB|dffe5|q~10_combout ),
	.sload(\my_processor|ctrl_readRegB[4]~4_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXB|dffe21|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXB|dffe21|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXB|dffe21|q .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y23_N31
dffeas \my_processor|xm1|b|dffe21|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dx1|DXB|dffe21|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|b|dffe21|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|b|dffe21|q .is_wysiwyg = "true";
defparam \my_processor|xm1|b|dffe21|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N30
cycloneive_lcell_comb \my_processor|data[21]~21 (
// Equation(s):
// \my_processor|data[21]~21_combout  = (\my_processor|WM_bypass~3_combout  & ((\my_processor|WM_bypass_data[21]~43_combout ))) # (!\my_processor|WM_bypass~3_combout  & (\my_processor|xm1|b|dffe21|q~q ))

	.dataa(\my_processor|WM_bypass~3_combout ),
	.datab(gnd),
	.datac(\my_processor|xm1|b|dffe21|q~q ),
	.datad(\my_processor|WM_bypass_data[21]~43_combout ),
	.cin(gnd),
	.combout(\my_processor|data[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[21]~21 .lut_mask = 16'hFA50;
defparam \my_processor|data[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y32_N0
cycloneive_lcell_comb \my_processor|mw1|MWmem|dffe20|q~feeder (
// Equation(s):
// \my_processor|mw1|MWmem|dffe20|q~feeder_combout  = \my_dmem|altsyncram_component|auto_generated|q_a [20]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\my_processor|mw1|MWmem|dffe20|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mw1|MWmem|dffe20|q~feeder .lut_mask = 16'hFF00;
defparam \my_processor|mw1|MWmem|dffe20|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y32_N1
dffeas \my_processor|mw1|MWmem|dffe20|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|mw1|MWmem|dffe20|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MWmem|dffe20|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MWmem|dffe20|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MWmem|dffe20|q .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y32_N11
dffeas \my_processor|mw1|MWout|dffe20|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|xm1|XMoutput|dffe20|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MWout|dffe20|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MWout|dffe20|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MWout|dffe20|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y32_N10
cycloneive_lcell_comb \my_processor|WM_bypass_data[20]~40 (
// Equation(s):
// \my_processor|WM_bypass_data[20]~40_combout  = (!\my_processor|mw1|MWctrl|dffe18|q~q  & ((\my_processor|mw1|MWctrl|dffe16|q~q  & (\my_processor|mw1|MWmem|dffe20|q~q )) # (!\my_processor|mw1|MWctrl|dffe16|q~q  & ((\my_processor|mw1|MWout|dffe20|q~q )))))

	.dataa(\my_processor|mw1|MWctrl|dffe18|q~q ),
	.datab(\my_processor|mw1|MWmem|dffe20|q~q ),
	.datac(\my_processor|mw1|MWout|dffe20|q~q ),
	.datad(\my_processor|mw1|MWctrl|dffe16|q~q ),
	.cin(gnd),
	.combout(\my_processor|WM_bypass_data[20]~40_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|WM_bypass_data[20]~40 .lut_mask = 16'h4450;
defparam \my_processor|WM_bypass_data[20]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y32_N24
cycloneive_lcell_comb \my_processor|WM_bypass_data[20]~41 (
// Equation(s):
// \my_processor|WM_bypass_data[20]~41_combout  = (\my_processor|WM_bypass_data[20]~40_combout ) # ((\my_processor|mw1|MWctrl|dffe18|q~q  & \my_processor|mw1|MW_oldPC|dffe20|q~q ))

	.dataa(\my_processor|mw1|MWctrl|dffe18|q~q ),
	.datab(gnd),
	.datac(\my_processor|mw1|MW_oldPC|dffe20|q~q ),
	.datad(\my_processor|WM_bypass_data[20]~40_combout ),
	.cin(gnd),
	.combout(\my_processor|WM_bypass_data[20]~41_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|WM_bypass_data[20]~41 .lut_mask = 16'hFFA0;
defparam \my_processor|WM_bypass_data[20]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y23_N23
dffeas \my_regfile|gen_registers[3].regs|dffe20|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[20]~41_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[3].regs|dffe20|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[3].regs|dffe20|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[3].regs|dffe20|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N24
cycloneive_lcell_comb \my_processor|dx1|B_in[20]~362 (
// Equation(s):
// \my_processor|dx1|B_in[20]~362_combout  = (\my_processor|dx1|DXB|dffe5|q~11_combout  & (((\my_processor|dx1|DXB|dffe5|q~9_combout )))) # (!\my_processor|dx1|DXB|dffe5|q~11_combout  & ((\my_processor|dx1|DXB|dffe5|q~9_combout  & 
// (\my_regfile|gen_registers[3].regs|dffe20|q~q )) # (!\my_processor|dx1|DXB|dffe5|q~9_combout  & ((\my_regfile|gen_registers[2].regs|dffe20|q~q )))))

	.dataa(\my_processor|dx1|DXB|dffe5|q~11_combout ),
	.datab(\my_regfile|gen_registers[3].regs|dffe20|q~q ),
	.datac(\my_regfile|gen_registers[2].regs|dffe20|q~q ),
	.datad(\my_processor|dx1|DXB|dffe5|q~9_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[20]~362_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[20]~362 .lut_mask = 16'hEE50;
defparam \my_processor|dx1|B_in[20]~362 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N24
cycloneive_lcell_comb \my_processor|dx1|B_in[20]~360 (
// Equation(s):
// \my_processor|dx1|B_in[20]~360_combout  = (\my_processor|ctrl_readRegB[1]~1_combout  & ((\my_processor|ctrl_readRegB[0]~0_combout ) # ((\my_regfile|gen_registers[6].regs|dffe20|q~q )))) # (!\my_processor|ctrl_readRegB[1]~1_combout  & 
// (!\my_processor|ctrl_readRegB[0]~0_combout  & ((\my_regfile|gen_registers[4].regs|dffe20|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datac(\my_regfile|gen_registers[6].regs|dffe20|q~q ),
	.datad(\my_regfile|gen_registers[4].regs|dffe20|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[20]~360_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[20]~360 .lut_mask = 16'hB9A8;
defparam \my_processor|dx1|B_in[20]~360 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N18
cycloneive_lcell_comb \my_processor|dx1|B_in[20]~361 (
// Equation(s):
// \my_processor|dx1|B_in[20]~361_combout  = (\my_processor|dx1|B_in[20]~360_combout  & ((\my_regfile|gen_registers[7].regs|dffe20|q~q ) # ((!\my_processor|ctrl_readRegB[0]~0_combout )))) # (!\my_processor|dx1|B_in[20]~360_combout  & 
// (((\my_regfile|gen_registers[5].regs|dffe20|q~q  & \my_processor|ctrl_readRegB[0]~0_combout ))))

	.dataa(\my_regfile|gen_registers[7].regs|dffe20|q~q ),
	.datab(\my_processor|dx1|B_in[20]~360_combout ),
	.datac(\my_regfile|gen_registers[5].regs|dffe20|q~q ),
	.datad(\my_processor|ctrl_readRegB[0]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[20]~361_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[20]~361 .lut_mask = 16'hB8CC;
defparam \my_processor|dx1|B_in[20]~361 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N0
cycloneive_lcell_comb \my_processor|dx1|B_in[20]~363 (
// Equation(s):
// \my_processor|dx1|B_in[20]~363_combout  = (\my_processor|ctrl_readRegB[0]~0_combout  & (((\my_regfile|gen_registers[9].regs|dffe20|q~q ) # (\my_processor|ctrl_readRegB[1]~1_combout )))) # (!\my_processor|ctrl_readRegB[0]~0_combout  & 
// (\my_regfile|gen_registers[8].regs|dffe20|q~q  & ((!\my_processor|ctrl_readRegB[1]~1_combout ))))

	.dataa(\my_regfile|gen_registers[8].regs|dffe20|q~q ),
	.datab(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datac(\my_regfile|gen_registers[9].regs|dffe20|q~q ),
	.datad(\my_processor|ctrl_readRegB[1]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[20]~363_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[20]~363 .lut_mask = 16'hCCE2;
defparam \my_processor|dx1|B_in[20]~363 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N4
cycloneive_lcell_comb \my_processor|dx1|B_in[20]~364 (
// Equation(s):
// \my_processor|dx1|B_in[20]~364_combout  = (\my_processor|ctrl_readRegB[1]~1_combout  & ((\my_processor|dx1|B_in[20]~363_combout  & (\my_regfile|gen_registers[11].regs|dffe20|q~q )) # (!\my_processor|dx1|B_in[20]~363_combout  & 
// ((\my_regfile|gen_registers[10].regs|dffe20|q~q ))))) # (!\my_processor|ctrl_readRegB[1]~1_combout  & (((\my_processor|dx1|B_in[20]~363_combout ))))

	.dataa(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datab(\my_regfile|gen_registers[11].regs|dffe20|q~q ),
	.datac(\my_regfile|gen_registers[10].regs|dffe20|q~q ),
	.datad(\my_processor|dx1|B_in[20]~363_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[20]~364_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[20]~364 .lut_mask = 16'hDDA0;
defparam \my_processor|dx1|B_in[20]~364 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N10
cycloneive_lcell_comb \my_processor|dx1|B_in[20]~365 (
// Equation(s):
// \my_processor|dx1|B_in[20]~365_combout  = (\my_processor|dx1|B_in[20]~362_combout  & (((\my_processor|dx1|B_in[20]~364_combout ) # (!\my_processor|dx1|DXB|dffe5|q~11_combout )))) # (!\my_processor|dx1|B_in[20]~362_combout  & 
// (\my_processor|dx1|B_in[20]~361_combout  & ((\my_processor|dx1|DXB|dffe5|q~11_combout ))))

	.dataa(\my_processor|dx1|B_in[20]~362_combout ),
	.datab(\my_processor|dx1|B_in[20]~361_combout ),
	.datac(\my_processor|dx1|B_in[20]~364_combout ),
	.datad(\my_processor|dx1|DXB|dffe5|q~11_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[20]~365_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[20]~365 .lut_mask = 16'hE4AA;
defparam \my_processor|dx1|B_in[20]~365 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N24
cycloneive_lcell_comb \my_processor|dx1|B_in[20]~366 (
// Equation(s):
// \my_processor|dx1|B_in[20]~366_combout  = (\my_processor|ctrl_readRegB[1]~1_combout  & (((\my_regfile|gen_registers[14].regs|dffe20|q~q ) # (\my_processor|ctrl_readRegB[0]~0_combout )))) # (!\my_processor|ctrl_readRegB[1]~1_combout  & 
// (\my_regfile|gen_registers[12].regs|dffe20|q~q  & ((!\my_processor|ctrl_readRegB[0]~0_combout ))))

	.dataa(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datab(\my_regfile|gen_registers[12].regs|dffe20|q~q ),
	.datac(\my_regfile|gen_registers[14].regs|dffe20|q~q ),
	.datad(\my_processor|ctrl_readRegB[0]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[20]~366_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[20]~366 .lut_mask = 16'hAAE4;
defparam \my_processor|dx1|B_in[20]~366 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N2
cycloneive_lcell_comb \my_processor|dx1|B_in[20]~367 (
// Equation(s):
// \my_processor|dx1|B_in[20]~367_combout  = (\my_processor|ctrl_readRegB[0]~0_combout  & ((\my_processor|dx1|B_in[20]~366_combout  & ((\my_regfile|gen_registers[15].regs|dffe20|q~q ))) # (!\my_processor|dx1|B_in[20]~366_combout  & 
// (\my_regfile|gen_registers[13].regs|dffe20|q~q )))) # (!\my_processor|ctrl_readRegB[0]~0_combout  & (\my_processor|dx1|B_in[20]~366_combout ))

	.dataa(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datab(\my_processor|dx1|B_in[20]~366_combout ),
	.datac(\my_regfile|gen_registers[13].regs|dffe20|q~q ),
	.datad(\my_regfile|gen_registers[15].regs|dffe20|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[20]~367_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[20]~367 .lut_mask = 16'hEC64;
defparam \my_processor|dx1|B_in[20]~367 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N26
cycloneive_lcell_comb \my_processor|dx1|DXB|dffe20|q~0 (
// Equation(s):
// \my_processor|dx1|DXB|dffe20|q~0_combout  = (\my_processor|dx1|DXB|dffe5|q~12_combout  & ((\my_processor|dx1|B_in[20]~367_combout ))) # (!\my_processor|dx1|DXB|dffe5|q~12_combout  & (\my_processor|dx1|B_in[20]~365_combout ))

	.dataa(\my_processor|dx1|B_in[20]~365_combout ),
	.datab(\my_processor|dx1|DXB|dffe5|q~12_combout ),
	.datac(gnd),
	.datad(\my_processor|dx1|B_in[20]~367_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|DXB|dffe20|q~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|DXB|dffe20|q~0 .lut_mask = 16'hEE22;
defparam \my_processor|dx1|DXB|dffe20|q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N30
cycloneive_lcell_comb \my_processor|dx1|B_in[20]~368 (
// Equation(s):
// \my_processor|dx1|B_in[20]~368_combout  = (\my_processor|ctrl_readRegB[2]~2_combout  & (((\my_regfile|gen_registers[22].regs|dffe20|q~q ) # (\my_processor|ctrl_readRegB[3]~3_combout )))) # (!\my_processor|ctrl_readRegB[2]~2_combout  & 
// (\my_regfile|gen_registers[18].regs|dffe20|q~q  & ((!\my_processor|ctrl_readRegB[3]~3_combout ))))

	.dataa(\my_regfile|gen_registers[18].regs|dffe20|q~q ),
	.datab(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datac(\my_regfile|gen_registers[22].regs|dffe20|q~q ),
	.datad(\my_processor|ctrl_readRegB[3]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[20]~368_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[20]~368 .lut_mask = 16'hCCE2;
defparam \my_processor|dx1|B_in[20]~368 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N24
cycloneive_lcell_comb \my_processor|dx1|B_in[20]~369 (
// Equation(s):
// \my_processor|dx1|B_in[20]~369_combout  = (\my_processor|dx1|B_in[20]~368_combout  & (((\my_regfile|gen_registers[30].regs|dffe20|q~q ) # (!\my_processor|ctrl_readRegB[3]~3_combout )))) # (!\my_processor|dx1|B_in[20]~368_combout  & 
// (\my_regfile|gen_registers[26].regs|dffe20|q~q  & ((\my_processor|ctrl_readRegB[3]~3_combout ))))

	.dataa(\my_regfile|gen_registers[26].regs|dffe20|q~q ),
	.datab(\my_processor|dx1|B_in[20]~368_combout ),
	.datac(\my_regfile|gen_registers[30].regs|dffe20|q~q ),
	.datad(\my_processor|ctrl_readRegB[3]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[20]~369_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[20]~369 .lut_mask = 16'hE2CC;
defparam \my_processor|dx1|B_in[20]~369 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y28_N18
cycloneive_lcell_comb \my_processor|dx1|B_in[20]~372 (
// Equation(s):
// \my_processor|dx1|B_in[20]~372_combout  = (\my_processor|ctrl_readRegB[2]~2_combout  & (((\my_regfile|gen_registers[20].regs|dffe20|q~q ) # (\my_processor|ctrl_readRegB[3]~3_combout )))) # (!\my_processor|ctrl_readRegB[2]~2_combout  & 
// (\my_regfile|gen_registers[16].regs|dffe20|q~q  & ((!\my_processor|ctrl_readRegB[3]~3_combout ))))

	.dataa(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datab(\my_regfile|gen_registers[16].regs|dffe20|q~q ),
	.datac(\my_regfile|gen_registers[20].regs|dffe20|q~q ),
	.datad(\my_processor|ctrl_readRegB[3]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[20]~372_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[20]~372 .lut_mask = 16'hAAE4;
defparam \my_processor|dx1|B_in[20]~372 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y28_N20
cycloneive_lcell_comb \my_processor|dx1|B_in[20]~373 (
// Equation(s):
// \my_processor|dx1|B_in[20]~373_combout  = (\my_processor|dx1|B_in[20]~372_combout  & ((\my_regfile|gen_registers[28].regs|dffe20|q~q ) # ((!\my_processor|ctrl_readRegB[3]~3_combout )))) # (!\my_processor|dx1|B_in[20]~372_combout  & 
// (((\my_regfile|gen_registers[24].regs|dffe20|q~q  & \my_processor|ctrl_readRegB[3]~3_combout ))))

	.dataa(\my_regfile|gen_registers[28].regs|dffe20|q~q ),
	.datab(\my_processor|dx1|B_in[20]~372_combout ),
	.datac(\my_regfile|gen_registers[24].regs|dffe20|q~q ),
	.datad(\my_processor|ctrl_readRegB[3]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[20]~373_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[20]~373 .lut_mask = 16'hB8CC;
defparam \my_processor|dx1|B_in[20]~373 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y31_N4
cycloneive_lcell_comb \my_processor|dx1|B_in[20]~370 (
// Equation(s):
// \my_processor|dx1|B_in[20]~370_combout  = (\my_processor|ctrl_readRegB[3]~3_combout  & (((\my_regfile|gen_registers[25].regs|dffe20|q~q ) # (\my_processor|ctrl_readRegB[2]~2_combout )))) # (!\my_processor|ctrl_readRegB[3]~3_combout  & 
// (\my_regfile|gen_registers[17].regs|dffe20|q~q  & ((!\my_processor|ctrl_readRegB[2]~2_combout ))))

	.dataa(\my_regfile|gen_registers[17].regs|dffe20|q~q ),
	.datab(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datac(\my_regfile|gen_registers[25].regs|dffe20|q~q ),
	.datad(\my_processor|ctrl_readRegB[2]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[20]~370_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[20]~370 .lut_mask = 16'hCCE2;
defparam \my_processor|dx1|B_in[20]~370 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y31_N16
cycloneive_lcell_comb \my_processor|dx1|B_in[20]~371 (
// Equation(s):
// \my_processor|dx1|B_in[20]~371_combout  = (\my_processor|ctrl_readRegB[2]~2_combout  & ((\my_processor|dx1|B_in[20]~370_combout  & ((\my_regfile|gen_registers[29].regs|dffe20|q~q ))) # (!\my_processor|dx1|B_in[20]~370_combout  & 
// (\my_regfile|gen_registers[21].regs|dffe20|q~q )))) # (!\my_processor|ctrl_readRegB[2]~2_combout  & (\my_processor|dx1|B_in[20]~370_combout ))

	.dataa(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datab(\my_processor|dx1|B_in[20]~370_combout ),
	.datac(\my_regfile|gen_registers[21].regs|dffe20|q~q ),
	.datad(\my_regfile|gen_registers[29].regs|dffe20|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[20]~371_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[20]~371 .lut_mask = 16'hEC64;
defparam \my_processor|dx1|B_in[20]~371 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N16
cycloneive_lcell_comb \my_processor|dx1|B_in[20]~374 (
// Equation(s):
// \my_processor|dx1|B_in[20]~374_combout  = (\my_processor|ctrl_readRegB[1]~1_combout  & (((\my_processor|ctrl_readRegB[0]~0_combout )))) # (!\my_processor|ctrl_readRegB[1]~1_combout  & ((\my_processor|ctrl_readRegB[0]~0_combout  & 
// ((\my_processor|dx1|B_in[20]~371_combout ))) # (!\my_processor|ctrl_readRegB[0]~0_combout  & (\my_processor|dx1|B_in[20]~373_combout ))))

	.dataa(\my_processor|dx1|B_in[20]~373_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datac(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datad(\my_processor|dx1|B_in[20]~371_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[20]~374_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[20]~374 .lut_mask = 16'hF2C2;
defparam \my_processor|dx1|B_in[20]~374 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y27_N12
cycloneive_lcell_comb \my_processor|dx1|B_in[20]~375 (
// Equation(s):
// \my_processor|dx1|B_in[20]~375_combout  = (\my_processor|ctrl_readRegB[3]~3_combout  & ((\my_processor|ctrl_readRegB[2]~2_combout ) # ((\my_regfile|gen_registers[27].regs|dffe20|q~q )))) # (!\my_processor|ctrl_readRegB[3]~3_combout  & 
// (!\my_processor|ctrl_readRegB[2]~2_combout  & ((\my_regfile|gen_registers[19].regs|dffe20|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datab(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datac(\my_regfile|gen_registers[27].regs|dffe20|q~q ),
	.datad(\my_regfile|gen_registers[19].regs|dffe20|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[20]~375_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[20]~375 .lut_mask = 16'hB9A8;
defparam \my_processor|dx1|B_in[20]~375 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N26
cycloneive_lcell_comb \my_processor|dx1|B_in[20]~376 (
// Equation(s):
// \my_processor|dx1|B_in[20]~376_combout  = (\my_processor|ctrl_readRegB[2]~2_combout  & ((\my_processor|dx1|B_in[20]~375_combout  & (\my_regfile|gen_registers[31].regs|dffe20|q~q )) # (!\my_processor|dx1|B_in[20]~375_combout  & 
// ((\my_regfile|gen_registers[23].regs|dffe20|q~q ))))) # (!\my_processor|ctrl_readRegB[2]~2_combout  & (((\my_processor|dx1|B_in[20]~375_combout ))))

	.dataa(\my_regfile|gen_registers[31].regs|dffe20|q~q ),
	.datab(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datac(\my_regfile|gen_registers[23].regs|dffe20|q~q ),
	.datad(\my_processor|dx1|B_in[20]~375_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[20]~376_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[20]~376 .lut_mask = 16'hBBC0;
defparam \my_processor|dx1|B_in[20]~376 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N10
cycloneive_lcell_comb \my_processor|dx1|B_in[20]~377 (
// Equation(s):
// \my_processor|dx1|B_in[20]~377_combout  = (\my_processor|dx1|B_in[20]~374_combout  & (((\my_processor|dx1|B_in[20]~376_combout ) # (!\my_processor|ctrl_readRegB[1]~1_combout )))) # (!\my_processor|dx1|B_in[20]~374_combout  & 
// (\my_processor|dx1|B_in[20]~369_combout  & ((\my_processor|ctrl_readRegB[1]~1_combout ))))

	.dataa(\my_processor|dx1|B_in[20]~369_combout ),
	.datab(\my_processor|dx1|B_in[20]~374_combout ),
	.datac(\my_processor|dx1|B_in[20]~376_combout ),
	.datad(\my_processor|ctrl_readRegB[1]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[20]~377_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[20]~377 .lut_mask = 16'hE2CC;
defparam \my_processor|dx1|B_in[20]~377 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y23_N27
dffeas \my_processor|dx1|DXB|dffe20|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|DXB|dffe20|q~0_combout ),
	.asdata(\my_processor|dx1|B_in[20]~377_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\my_processor|dx1|DXB|dffe5|q~10_combout ),
	.sload(\my_processor|ctrl_readRegB[4]~4_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXB|dffe20|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXB|dffe20|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXB|dffe20|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N24
cycloneive_lcell_comb \my_processor|alu_B[20]~47 (
// Equation(s):
// \my_processor|alu_B[20]~47_combout  = (\my_processor|alu_B[30]~4_combout  & (((\my_processor|WM_bypass_data[20]~41_combout ) # (\my_processor|alu_B[30]~0_combout )))) # (!\my_processor|alu_B[30]~4_combout  & (\my_processor|dx1|DXB|dffe20|q~q  & 
// ((!\my_processor|alu_B[30]~0_combout ))))

	.dataa(\my_processor|alu_B[30]~4_combout ),
	.datab(\my_processor|dx1|DXB|dffe20|q~q ),
	.datac(\my_processor|WM_bypass_data[20]~41_combout ),
	.datad(\my_processor|alu_B[30]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_B[20]~47_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_B[20]~47 .lut_mask = 16'hAAE4;
defparam \my_processor|alu_B[20]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N2
cycloneive_lcell_comb \my_processor|alu_B[20]~48 (
// Equation(s):
// \my_processor|alu_B[20]~48_combout  = (\my_processor|alu_B[20]~47_combout  & (((\my_processor|xm1|XMoutput|dffe20|q~q ) # (!\my_processor|alu_B[30]~0_combout )))) # (!\my_processor|alu_B[20]~47_combout  & (\my_processor|dx1|DXIR|dffe16|q~q  & 
// ((\my_processor|alu_B[30]~0_combout ))))

	.dataa(\my_processor|alu_B[20]~47_combout ),
	.datab(\my_processor|dx1|DXIR|dffe16|q~q ),
	.datac(\my_processor|xm1|XMoutput|dffe20|q~q ),
	.datad(\my_processor|alu_B[30]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_B[20]~48_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_B[20]~48 .lut_mask = 16'hE4AA;
defparam \my_processor|alu_B[20]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N4
cycloneive_lcell_comb \my_processor|aluer|subtraction|eba_2|xor_sum4 (
// Equation(s):
// \my_processor|aluer|subtraction|eba_2|xor_sum4~combout  = \my_processor|alu_B[20]~48_combout  $ (\my_processor|alu_A[20]~240_combout  $ (\my_processor|aluer|subtraction|eba_2|orc3~combout ))

	.dataa(gnd),
	.datab(\my_processor|alu_B[20]~48_combout ),
	.datac(\my_processor|alu_A[20]~240_combout ),
	.datad(\my_processor|aluer|subtraction|eba_2|orc3~combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|subtraction|eba_2|xor_sum4~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|subtraction|eba_2|xor_sum4 .lut_mask = 16'hC33C;
defparam \my_processor|aluer|subtraction|eba_2|xor_sum4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N30
cycloneive_lcell_comb \my_processor|aluer|addition|eba_2|xor_sum4 (
// Equation(s):
// \my_processor|aluer|addition|eba_2|xor_sum4~combout  = \my_processor|alu_A[20]~240_combout  $ (\my_processor|aluer|addition|eba_2|orc3~0_combout  $ (\my_processor|alu_B[20]~48_combout ))

	.dataa(\my_processor|alu_A[20]~240_combout ),
	.datab(gnd),
	.datac(\my_processor|aluer|addition|eba_2|orc3~0_combout ),
	.datad(\my_processor|alu_B[20]~48_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|addition|eba_2|xor_sum4~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|addition|eba_2|xor_sum4 .lut_mask = 16'hA55A;
defparam \my_processor|aluer|addition|eba_2|xor_sum4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y29_N8
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[20]~114 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[20]~114_combout  = (\my_processor|alu_op[1]~1_combout  & (\my_processor|alu_op[0]~0_combout )) # (!\my_processor|alu_op[1]~1_combout  & ((\my_processor|alu_op[0]~0_combout  & 
// (!\my_processor|aluer|subtraction|eba_2|xor_sum4~combout )) # (!\my_processor|alu_op[0]~0_combout  & ((\my_processor|aluer|addition|eba_2|xor_sum4~combout )))))

	.dataa(\my_processor|alu_op[1]~1_combout ),
	.datab(\my_processor|alu_op[0]~0_combout ),
	.datac(\my_processor|aluer|subtraction|eba_2|xor_sum4~combout ),
	.datad(\my_processor|aluer|addition|eba_2|xor_sum4~combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[20]~114_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[20]~114 .lut_mask = 16'h9D8C;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[20]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y29_N30
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[20]~115 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[20]~115_combout  = (\my_processor|alu_op[1]~1_combout  & ((\my_processor|alu_A[20]~240_combout  & ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[20]~114_combout ) # 
// (\my_processor|alu_B[20]~48_combout ))) # (!\my_processor|alu_A[20]~240_combout  & (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[20]~114_combout  & \my_processor|alu_B[20]~48_combout )))) # (!\my_processor|alu_op[1]~1_combout  & 
// (((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[20]~114_combout ))))

	.dataa(\my_processor|alu_op[1]~1_combout ),
	.datab(\my_processor|alu_A[20]~240_combout ),
	.datac(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[20]~114_combout ),
	.datad(\my_processor|alu_B[20]~48_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[20]~115_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[20]~115 .lut_mask = 16'hF8D0;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[20]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y27_N24
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_one_shifted[20]~35 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_one_shifted[20]~35_combout  = (\my_processor|dx1|DXIR|dffe8|q~q  & ((\my_processor|aluer|shift_logical_left|mux_two_shifted[19]~28_combout ))) # (!\my_processor|dx1|DXIR|dffe8|q~q  & 
// (\my_processor|aluer|shift_logical_left|mux_two_shifted[21]~24_combout ))

	.dataa(gnd),
	.datab(\my_processor|aluer|shift_logical_left|mux_two_shifted[21]~24_combout ),
	.datac(\my_processor|dx1|DXIR|dffe8|q~q ),
	.datad(\my_processor|aluer|shift_logical_left|mux_two_shifted[19]~28_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_one_shifted[20]~35_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[20]~35 .lut_mask = 16'hFC0C;
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[20]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N16
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[19]~48 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[19]~48_combout  = (\my_processor|dx1|DXIR|dffe9|q~q  & (\my_processor|dx1|DXIR|dffe10|q~q )) # (!\my_processor|dx1|DXIR|dffe9|q~q  & ((\my_processor|dx1|DXIR|dffe11|q~q )))

	.dataa(\my_processor|dx1|DXIR|dffe10|q~q ),
	.datab(\my_processor|dx1|DXIR|dffe9|q~q ),
	.datac(\my_processor|dx1|DXIR|dffe11|q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[19]~48_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[19]~48 .lut_mask = 16'hB8B8;
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[19]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N18
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[19]~49 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[19]~49_combout  = (!\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[19]~48_combout  & ((\my_processor|dx1|DXIR|dffe8|q~q  & 
// (\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[20]~14_combout )) # (!\my_processor|dx1|DXIR|dffe8|q~q  & ((\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[18]~20_combout )))))

	.dataa(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[20]~14_combout ),
	.datab(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[18]~20_combout ),
	.datac(\my_processor|dx1|DXIR|dffe8|q~q ),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[19]~48_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[19]~49_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[19]~49 .lut_mask = 16'h00AC;
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[19]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N4
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[19]~50 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[19]~50_combout  = (\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[19]~49_combout ) # ((\my_processor|alu_A[31]~666_combout  & 
// \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[19]~48_combout ))

	.dataa(gnd),
	.datab(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[19]~49_combout ),
	.datac(\my_processor|alu_A[31]~666_combout ),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[19]~48_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[19]~50_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[19]~50 .lut_mask = 16'hFCCC;
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[19]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N14
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[20]~116 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[20]~116_combout  = (\my_processor|dx1|DXIR|dffe7|q~q  & (((\my_processor|alu_op[0]~0_combout )))) # (!\my_processor|dx1|DXIR|dffe7|q~q  & ((\my_processor|alu_op[0]~0_combout  & 
// (\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[19]~50_combout )) # (!\my_processor|alu_op[0]~0_combout  & ((\my_processor|aluer|shift_logical_left|mux_one_shifted[21]~34_combout )))))

	.dataa(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[19]~50_combout ),
	.datab(\my_processor|dx1|DXIR|dffe7|q~q ),
	.datac(\my_processor|aluer|shift_logical_left|mux_one_shifted[21]~34_combout ),
	.datad(\my_processor|alu_op[0]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[20]~116_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[20]~116 .lut_mask = 16'hEE30;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[20]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N26
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[20]~117 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[20]~117_combout  = (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[20]~116_combout  & (((\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[20]~47_combout ) # 
// (!\my_processor|dx1|DXIR|dffe7|q~q )))) # (!\my_processor|aluer|mux_for_alu_out|mux_results|register_out[20]~116_combout  & (\my_processor|aluer|shift_logical_left|mux_one_shifted[20]~35_combout  & (\my_processor|dx1|DXIR|dffe7|q~q )))

	.dataa(\my_processor|aluer|shift_logical_left|mux_one_shifted[20]~35_combout ),
	.datab(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[20]~116_combout ),
	.datac(\my_processor|dx1|DXIR|dffe7|q~q ),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[20]~47_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[20]~117_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[20]~117 .lut_mask = 16'hEC2C;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[20]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N30
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[20]~118 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[20]~118_combout  = (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout  & ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[20]~117_combout ) # 
// ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout  & \my_processor|aluer|mux_for_alu_out|mux_results|register_out[20]~115_combout )))) # (!\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout  & 
// (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout  & (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[20]~115_combout )))

	.dataa(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout ),
	.datab(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout ),
	.datac(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[20]~115_combout ),
	.datad(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[20]~117_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[20]~118_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[20]~118 .lut_mask = 16'hEAC0;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[20]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y28_N31
dffeas \my_processor|xm1|XMoutput|dffe20|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[20]~118_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|XMoutput|dffe20|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|XMoutput|dffe20|q .is_wysiwyg = "true";
defparam \my_processor|xm1|XMoutput|dffe20|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N0
cycloneive_lcell_comb \my_processor|alu_A[20]~240 (
// Equation(s):
// \my_processor|alu_A[20]~240_combout  = (\my_processor|A_bypass_MX_sel~3_combout  & (\my_processor|xm1|XMoutput|dffe20|q~q )) # (!\my_processor|A_bypass_MX_sel~3_combout  & ((\my_processor|alu_A[20]~239_combout )))

	.dataa(gnd),
	.datab(\my_processor|A_bypass_MX_sel~3_combout ),
	.datac(\my_processor|xm1|XMoutput|dffe20|q~q ),
	.datad(\my_processor|alu_A[20]~239_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[20]~240_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[20]~240 .lut_mask = 16'hF3C0;
defparam \my_processor|alu_A[20]~240 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N6
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_eight_shifted[28]~1 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_eight_shifted[28]~1_combout  = (\my_processor|dx1|DXIR|dffe11|q~q  & (\my_processor|alu_A[4]~576_combout )) # (!\my_processor|dx1|DXIR|dffe11|q~q  & ((\my_processor|alu_A[20]~240_combout )))

	.dataa(\my_processor|alu_A[4]~576_combout ),
	.datab(gnd),
	.datac(\my_processor|dx1|DXIR|dffe11|q~q ),
	.datad(\my_processor|alu_A[20]~240_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_eight_shifted[28]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_eight_shifted[28]~1 .lut_mask = 16'hAFA0;
defparam \my_processor|aluer|shift_logical_left|mux_eight_shifted[28]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N20
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_two_shifted[22]~18 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_two_shifted[22]~18_combout  = (\my_processor|dx1|DXIR|dffe10|q~q  & (((!\my_processor|dx1|DXIR|dffe11|q~q  & \my_processor|alu_A[12]~408_combout )))) # (!\my_processor|dx1|DXIR|dffe10|q~q  & 
// (\my_processor|aluer|shift_logical_left|mux_eight_shifted[28]~1_combout ))

	.dataa(\my_processor|aluer|shift_logical_left|mux_eight_shifted[28]~1_combout ),
	.datab(\my_processor|dx1|DXIR|dffe10|q~q ),
	.datac(\my_processor|dx1|DXIR|dffe11|q~q ),
	.datad(\my_processor|alu_A[12]~408_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_two_shifted[22]~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_two_shifted[22]~18 .lut_mask = 16'h2E22;
defparam \my_processor|aluer|shift_logical_left|mux_two_shifted[22]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N28
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_four_shifted[20]~17 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_four_shifted[20]~17_combout  = (\my_processor|dx1|DXIR|dffe10|q~q  & (\my_processor|alu_A[8]~492_combout  & (!\my_processor|dx1|DXIR|dffe11|q~q ))) # (!\my_processor|dx1|DXIR|dffe10|q~q  & 
// (((\my_processor|aluer|shift_logical_left|mux_four_shifted[28]~9_combout ))))

	.dataa(\my_processor|alu_A[8]~492_combout ),
	.datab(\my_processor|dx1|DXIR|dffe11|q~q ),
	.datac(\my_processor|dx1|DXIR|dffe10|q~q ),
	.datad(\my_processor|aluer|shift_logical_left|mux_four_shifted[28]~9_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_four_shifted[20]~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_four_shifted[20]~17 .lut_mask = 16'h2F20;
defparam \my_processor|aluer|shift_logical_left|mux_four_shifted[20]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N0
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_two_shifted[22]~22 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_two_shifted[22]~22_combout  = (\my_processor|dx1|DXIR|dffe9|q~q  & ((\my_processor|aluer|shift_logical_left|mux_four_shifted[20]~17_combout ))) # (!\my_processor|dx1|DXIR|dffe9|q~q  & 
// (\my_processor|aluer|shift_logical_left|mux_two_shifted[22]~18_combout ))

	.dataa(\my_processor|aluer|shift_logical_left|mux_two_shifted[22]~18_combout ),
	.datab(gnd),
	.datac(\my_processor|dx1|DXIR|dffe9|q~q ),
	.datad(\my_processor|aluer|shift_logical_left|mux_four_shifted[20]~17_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_two_shifted[22]~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_two_shifted[22]~22 .lut_mask = 16'hFA0A;
defparam \my_processor|aluer|shift_logical_left|mux_two_shifted[22]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N10
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_one_shifted[23]~32 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_one_shifted[23]~32_combout  = (\my_processor|dx1|DXIR|dffe8|q~q  & ((\my_processor|aluer|shift_logical_left|mux_two_shifted[22]~22_combout ))) # (!\my_processor|dx1|DXIR|dffe8|q~q  & 
// (\my_processor|aluer|shift_logical_left|mux_two_shifted[24]~20_combout ))

	.dataa(gnd),
	.datab(\my_processor|dx1|DXIR|dffe8|q~q ),
	.datac(\my_processor|aluer|shift_logical_left|mux_two_shifted[24]~20_combout ),
	.datad(\my_processor|aluer|shift_logical_left|mux_two_shifted[22]~22_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_one_shifted[23]~32_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[23]~32 .lut_mask = 16'hFC30;
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[23]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N10
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[22]~106 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[22]~106_combout  = (\my_processor|dx1|DXIR|dffe7|q~q  & (((\my_processor|alu_op[0]~0_combout )))) # (!\my_processor|dx1|DXIR|dffe7|q~q  & ((\my_processor|alu_op[0]~0_combout  & 
// ((\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[21]~44_combout ))) # (!\my_processor|alu_op[0]~0_combout  & (\my_processor|aluer|shift_logical_left|mux_one_shifted[23]~32_combout ))))

	.dataa(\my_processor|aluer|shift_logical_left|mux_one_shifted[23]~32_combout ),
	.datab(\my_processor|dx1|DXIR|dffe7|q~q ),
	.datac(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[21]~44_combout ),
	.datad(\my_processor|alu_op[0]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[22]~106_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[22]~106 .lut_mask = 16'hFC22;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[22]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N20
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[22]~107 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[22]~107_combout  = (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[22]~106_combout  & (((\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[22]~40_combout )) # 
// (!\my_processor|dx1|DXIR|dffe7|q~q ))) # (!\my_processor|aluer|mux_for_alu_out|mux_results|register_out[22]~106_combout  & (\my_processor|dx1|DXIR|dffe7|q~q  & (\my_processor|aluer|shift_logical_left|mux_one_shifted[22]~33_combout )))

	.dataa(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[22]~106_combout ),
	.datab(\my_processor|dx1|DXIR|dffe7|q~q ),
	.datac(\my_processor|aluer|shift_logical_left|mux_one_shifted[22]~33_combout ),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[22]~40_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[22]~107_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[22]~107 .lut_mask = 16'hEA62;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[22]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N30
cycloneive_lcell_comb \my_processor|aluer|subtraction|eba_2|xor_sum6 (
// Equation(s):
// \my_processor|aluer|subtraction|eba_2|xor_sum6~combout  = \my_processor|aluer|subtraction|eba_2|orc5~combout  $ (\my_processor|alu_B[22]~52_combout  $ (\my_processor|alu_A[22]~198_combout ))

	.dataa(\my_processor|aluer|subtraction|eba_2|orc5~combout ),
	.datab(\my_processor|alu_B[22]~52_combout ),
	.datac(gnd),
	.datad(\my_processor|alu_A[22]~198_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|subtraction|eba_2|xor_sum6~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|subtraction|eba_2|xor_sum6 .lut_mask = 16'h9966;
defparam \my_processor|aluer|subtraction|eba_2|xor_sum6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N0
cycloneive_lcell_comb \my_processor|aluer|addition|eba_2|xor_sum6 (
// Equation(s):
// \my_processor|aluer|addition|eba_2|xor_sum6~combout  = \my_processor|aluer|addition|eba_2|orc5~0_combout  $ (\my_processor|alu_A[22]~198_combout  $ (\my_processor|alu_B[22]~52_combout ))

	.dataa(gnd),
	.datab(\my_processor|aluer|addition|eba_2|orc5~0_combout ),
	.datac(\my_processor|alu_A[22]~198_combout ),
	.datad(\my_processor|alu_B[22]~52_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|addition|eba_2|xor_sum6~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|addition|eba_2|xor_sum6 .lut_mask = 16'hC33C;
defparam \my_processor|aluer|addition|eba_2|xor_sum6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N2
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[22]~104 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[22]~104_combout  = (\my_processor|alu_op[1]~1_combout  & (((\my_processor|alu_op[0]~0_combout )))) # (!\my_processor|alu_op[1]~1_combout  & ((\my_processor|alu_op[0]~0_combout  & 
// (!\my_processor|aluer|subtraction|eba_2|xor_sum6~combout )) # (!\my_processor|alu_op[0]~0_combout  & ((\my_processor|aluer|addition|eba_2|xor_sum6~combout )))))

	.dataa(\my_processor|aluer|subtraction|eba_2|xor_sum6~combout ),
	.datab(\my_processor|alu_op[1]~1_combout ),
	.datac(\my_processor|alu_op[0]~0_combout ),
	.datad(\my_processor|aluer|addition|eba_2|xor_sum6~combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[22]~104_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[22]~104 .lut_mask = 16'hD3D0;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[22]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N24
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[22]~105 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[22]~105_combout  = (\my_processor|alu_B[22]~52_combout  & ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[22]~104_combout ) # ((\my_processor|alu_op[1]~1_combout  & 
// \my_processor|alu_A[22]~198_combout )))) # (!\my_processor|alu_B[22]~52_combout  & (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[22]~104_combout  & ((\my_processor|alu_A[22]~198_combout ) # (!\my_processor|alu_op[1]~1_combout ))))

	.dataa(\my_processor|alu_B[22]~52_combout ),
	.datab(\my_processor|alu_op[1]~1_combout ),
	.datac(\my_processor|alu_A[22]~198_combout ),
	.datad(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[22]~104_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[22]~105_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[22]~105 .lut_mask = 16'hFB80;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[22]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N4
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[22]~108 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[22]~108_combout  = (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout  & ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[22]~107_combout ) # 
// ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout  & \my_processor|aluer|mux_for_alu_out|mux_results|register_out[22]~105_combout )))) # (!\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout  & 
// (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout  & ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[22]~105_combout ))))

	.dataa(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout ),
	.datab(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout ),
	.datac(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[22]~107_combout ),
	.datad(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[22]~105_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[22]~108_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[22]~108 .lut_mask = 16'hECA0;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[22]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y25_N5
dffeas \my_processor|xm1|XMoutput|dffe22|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[22]~108_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|XMoutput|dffe22|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|XMoutput|dffe22|q .is_wysiwyg = "true";
defparam \my_processor|xm1|XMoutput|dffe22|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N26
cycloneive_lcell_comb \my_processor|alu_A[22]~198 (
// Equation(s):
// \my_processor|alu_A[22]~198_combout  = (\my_processor|A_bypass_MX_sel~3_combout  & (\my_processor|xm1|XMoutput|dffe22|q~q )) # (!\my_processor|A_bypass_MX_sel~3_combout  & ((\my_processor|alu_A[22]~197_combout )))

	.dataa(gnd),
	.datab(\my_processor|xm1|XMoutput|dffe22|q~q ),
	.datac(\my_processor|A_bypass_MX_sel~3_combout ),
	.datad(\my_processor|alu_A[22]~197_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[22]~198_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[22]~198 .lut_mask = 16'hCFC0;
defparam \my_processor|alu_A[22]~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N14
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_eight_shifted[30]~2 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_eight_shifted[30]~2_combout  = (\my_processor|dx1|DXIR|dffe11|q~q  & ((\my_processor|alu_A[6]~534_combout ))) # (!\my_processor|dx1|DXIR|dffe11|q~q  & (\my_processor|alu_A[22]~198_combout ))

	.dataa(\my_processor|alu_A[22]~198_combout ),
	.datab(gnd),
	.datac(\my_processor|alu_A[6]~534_combout ),
	.datad(\my_processor|dx1|DXIR|dffe11|q~q ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_eight_shifted[30]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_eight_shifted[30]~2 .lut_mask = 16'hF0AA;
defparam \my_processor|aluer|shift_logical_left|mux_eight_shifted[30]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N8
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_two_shifted[24]~14 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_two_shifted[24]~14_combout  = (\my_processor|dx1|DXIR|dffe10|q~q  & (((!\my_processor|dx1|DXIR|dffe11|q~q  & \my_processor|alu_A[14]~366_combout )))) # (!\my_processor|dx1|DXIR|dffe10|q~q  & 
// (\my_processor|aluer|shift_logical_left|mux_eight_shifted[30]~2_combout ))

	.dataa(\my_processor|aluer|shift_logical_left|mux_eight_shifted[30]~2_combout ),
	.datab(\my_processor|dx1|DXIR|dffe11|q~q ),
	.datac(\my_processor|dx1|DXIR|dffe10|q~q ),
	.datad(\my_processor|alu_A[14]~366_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_two_shifted[24]~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_two_shifted[24]~14 .lut_mask = 16'h3A0A;
defparam \my_processor|aluer|shift_logical_left|mux_two_shifted[24]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N8
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_two_shifted[24]~20 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_two_shifted[24]~20_combout  = (\my_processor|dx1|DXIR|dffe9|q~q  & (\my_processor|aluer|shift_logical_left|mux_four_shifted[22]~15_combout )) # (!\my_processor|dx1|DXIR|dffe9|q~q  & 
// ((\my_processor|aluer|shift_logical_left|mux_two_shifted[24]~14_combout )))

	.dataa(gnd),
	.datab(\my_processor|aluer|shift_logical_left|mux_four_shifted[22]~15_combout ),
	.datac(\my_processor|dx1|DXIR|dffe9|q~q ),
	.datad(\my_processor|aluer|shift_logical_left|mux_two_shifted[24]~14_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_two_shifted[24]~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_two_shifted[24]~20 .lut_mask = 16'hCFC0;
defparam \my_processor|aluer|shift_logical_left|mux_two_shifted[24]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N26
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_one_shifted[25]~30 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_one_shifted[25]~30_combout  = (\my_processor|dx1|DXIR|dffe8|q~q  & (\my_processor|aluer|shift_logical_left|mux_two_shifted[24]~20_combout )) # (!\my_processor|dx1|DXIR|dffe8|q~q  & 
// ((\my_processor|aluer|shift_logical_left|mux_two_shifted[26]~19_combout )))

	.dataa(gnd),
	.datab(\my_processor|aluer|shift_logical_left|mux_two_shifted[24]~20_combout ),
	.datac(\my_processor|dx1|DXIR|dffe8|q~q ),
	.datad(\my_processor|aluer|shift_logical_left|mux_two_shifted[26]~19_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_one_shifted[25]~30_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[25]~30 .lut_mask = 16'hCFC0;
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[25]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N8
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[25]~91 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[25]~91_combout  = (\my_processor|alu_op[0]~0_combout  & ((\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[24]~34_combout ) # ((\my_processor|dx1|DXIR|dffe7|q~q )))) # 
// (!\my_processor|alu_op[0]~0_combout  & (((!\my_processor|dx1|DXIR|dffe7|q~q  & \my_processor|aluer|shift_logical_left|mux_one_shifted[26]~29_combout ))))

	.dataa(\my_processor|alu_op[0]~0_combout ),
	.datab(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[24]~34_combout ),
	.datac(\my_processor|dx1|DXIR|dffe7|q~q ),
	.datad(\my_processor|aluer|shift_logical_left|mux_one_shifted[26]~29_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[25]~91_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[25]~91 .lut_mask = 16'hADA8;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[25]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N10
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[25]~92 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[25]~92_combout  = (\my_processor|dx1|DXIR|dffe7|q~q  & ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[25]~91_combout  & 
// ((\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[25]~31_combout ))) # (!\my_processor|aluer|mux_for_alu_out|mux_results|register_out[25]~91_combout  & (\my_processor|aluer|shift_logical_left|mux_one_shifted[25]~30_combout )))) # 
// (!\my_processor|dx1|DXIR|dffe7|q~q  & (((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[25]~91_combout ))))

	.dataa(\my_processor|aluer|shift_logical_left|mux_one_shifted[25]~30_combout ),
	.datab(\my_processor|dx1|DXIR|dffe7|q~q ),
	.datac(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[25]~91_combout ),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[25]~31_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[25]~92_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[25]~92 .lut_mask = 16'hF838;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[25]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y29_N30
cycloneive_lcell_comb \my_processor|aluer|addition|eba_3|xor_sum1 (
// Equation(s):
// \my_processor|aluer|addition|eba_3|xor_sum1~combout  = \my_processor|alu_B[25]~58_combout  $ (\my_processor|alu_A[25]~135_combout  $ (((\my_processor|aluer|and_func|gen1[24].and_func~combout ) # (\my_processor|aluer|addition|eba_3|orc0~0_combout ))))

	.dataa(\my_processor|alu_B[25]~58_combout ),
	.datab(\my_processor|alu_A[25]~135_combout ),
	.datac(\my_processor|aluer|and_func|gen1[24].and_func~combout ),
	.datad(\my_processor|aluer|addition|eba_3|orc0~0_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|addition|eba_3|xor_sum1~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|addition|eba_3|xor_sum1 .lut_mask = 16'h9996;
defparam \my_processor|aluer|addition|eba_3|xor_sum1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N12
cycloneive_lcell_comb \my_processor|aluer|subtraction|eba_3|xor_sum1 (
// Equation(s):
// \my_processor|aluer|subtraction|eba_3|xor_sum1~combout  = \my_processor|alu_B[25]~58_combout  $ (\my_processor|alu_A[25]~135_combout  $ (\my_processor|aluer|subtraction|eba_3|orc0~combout ))

	.dataa(\my_processor|alu_B[25]~58_combout ),
	.datab(\my_processor|alu_A[25]~135_combout ),
	.datac(\my_processor|aluer|subtraction|eba_3|orc0~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|aluer|subtraction|eba_3|xor_sum1~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|subtraction|eba_3|xor_sum1 .lut_mask = 16'h9696;
defparam \my_processor|aluer|subtraction|eba_3|xor_sum1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N24
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[25]~89 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[25]~89_combout  = (\my_processor|alu_op[1]~1_combout  & (((\my_processor|alu_op[0]~0_combout )))) # (!\my_processor|alu_op[1]~1_combout  & ((\my_processor|alu_op[0]~0_combout  & 
// ((!\my_processor|aluer|subtraction|eba_3|xor_sum1~combout ))) # (!\my_processor|alu_op[0]~0_combout  & (\my_processor|aluer|addition|eba_3|xor_sum1~combout ))))

	.dataa(\my_processor|alu_op[1]~1_combout ),
	.datab(\my_processor|aluer|addition|eba_3|xor_sum1~combout ),
	.datac(\my_processor|aluer|subtraction|eba_3|xor_sum1~combout ),
	.datad(\my_processor|alu_op[0]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[25]~89_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[25]~89 .lut_mask = 16'hAF44;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[25]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N18
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[25]~90 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[25]~90_combout  = (\my_processor|alu_B[25]~58_combout  & ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[25]~89_combout ) # ((\my_processor|alu_A[25]~135_combout  & 
// \my_processor|alu_op[1]~1_combout )))) # (!\my_processor|alu_B[25]~58_combout  & (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[25]~89_combout  & ((\my_processor|alu_A[25]~135_combout ) # (!\my_processor|alu_op[1]~1_combout ))))

	.dataa(\my_processor|alu_B[25]~58_combout ),
	.datab(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[25]~89_combout ),
	.datac(\my_processor|alu_A[25]~135_combout ),
	.datad(\my_processor|alu_op[1]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[25]~90_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[25]~90 .lut_mask = 16'hE8CC;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[25]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N26
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[25]~93 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[25]~93_combout  = (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout  & ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[25]~90_combout ) # 
// ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[25]~92_combout  & \my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout )))) # (!\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout  & 
// (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[25]~92_combout  & (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout )))

	.dataa(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout ),
	.datab(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[25]~92_combout ),
	.datac(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout ),
	.datad(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[25]~90_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[25]~93_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[25]~93 .lut_mask = 16'hEAC0;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[25]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y27_N27
dffeas \my_processor|xm1|XMoutput|dffe25|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[25]~93_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|XMoutput|dffe25|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|XMoutput|dffe25|q .is_wysiwyg = "true";
defparam \my_processor|xm1|XMoutput|dffe25|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N20
cycloneive_lcell_comb \my_processor|alu_A[25]~130 (
// Equation(s):
// \my_processor|alu_A[25]~130_combout  = (\my_processor|FD_IR1|dffe19|q~q  & (\my_processor|FD_IR1|dffe20|q~q )) # (!\my_processor|FD_IR1|dffe19|q~q  & ((\my_processor|FD_IR1|dffe20|q~q  & ((\my_regfile|gen_registers[27].regs|dffe25|q~q ))) # 
// (!\my_processor|FD_IR1|dffe20|q~q  & (\my_regfile|gen_registers[19].regs|dffe25|q~q ))))

	.dataa(\my_processor|FD_IR1|dffe19|q~q ),
	.datab(\my_processor|FD_IR1|dffe20|q~q ),
	.datac(\my_regfile|gen_registers[19].regs|dffe25|q~q ),
	.datad(\my_regfile|gen_registers[27].regs|dffe25|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[25]~130_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[25]~130 .lut_mask = 16'hDC98;
defparam \my_processor|alu_A[25]~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N2
cycloneive_lcell_comb \my_processor|alu_A[25]~131 (
// Equation(s):
// \my_processor|alu_A[25]~131_combout  = (\my_processor|FD_IR1|dffe19|q~q  & ((\my_processor|alu_A[25]~130_combout  & ((\my_regfile|gen_registers[31].regs|dffe25|q~q ))) # (!\my_processor|alu_A[25]~130_combout  & 
// (\my_regfile|gen_registers[23].regs|dffe25|q~q )))) # (!\my_processor|FD_IR1|dffe19|q~q  & (\my_processor|alu_A[25]~130_combout ))

	.dataa(\my_processor|FD_IR1|dffe19|q~q ),
	.datab(\my_processor|alu_A[25]~130_combout ),
	.datac(\my_regfile|gen_registers[23].regs|dffe25|q~q ),
	.datad(\my_regfile|gen_registers[31].regs|dffe25|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[25]~131_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[25]~131 .lut_mask = 16'hEC64;
defparam \my_processor|alu_A[25]~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N8
cycloneive_lcell_comb \my_processor|alu_A[25]~127 (
// Equation(s):
// \my_processor|alu_A[25]~127_combout  = (\my_processor|FD_IR1|dffe20|q~q  & (\my_processor|FD_IR1|dffe19|q~q )) # (!\my_processor|FD_IR1|dffe20|q~q  & ((\my_processor|FD_IR1|dffe19|q~q  & ((\my_regfile|gen_registers[20].regs|dffe25|q~q ))) # 
// (!\my_processor|FD_IR1|dffe19|q~q  & (\my_regfile|gen_registers[16].regs|dffe25|q~q ))))

	.dataa(\my_processor|FD_IR1|dffe20|q~q ),
	.datab(\my_processor|FD_IR1|dffe19|q~q ),
	.datac(\my_regfile|gen_registers[16].regs|dffe25|q~q ),
	.datad(\my_regfile|gen_registers[20].regs|dffe25|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[25]~127_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[25]~127 .lut_mask = 16'hDC98;
defparam \my_processor|alu_A[25]~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N30
cycloneive_lcell_comb \my_processor|alu_A[25]~128 (
// Equation(s):
// \my_processor|alu_A[25]~128_combout  = (\my_processor|alu_A[25]~127_combout  & (((\my_regfile|gen_registers[28].regs|dffe25|q~q ) # (!\my_processor|FD_IR1|dffe20|q~q )))) # (!\my_processor|alu_A[25]~127_combout  & 
// (\my_regfile|gen_registers[24].regs|dffe25|q~q  & ((\my_processor|FD_IR1|dffe20|q~q ))))

	.dataa(\my_regfile|gen_registers[24].regs|dffe25|q~q ),
	.datab(\my_processor|alu_A[25]~127_combout ),
	.datac(\my_regfile|gen_registers[28].regs|dffe25|q~q ),
	.datad(\my_processor|FD_IR1|dffe20|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[25]~128_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[25]~128 .lut_mask = 16'hE2CC;
defparam \my_processor|alu_A[25]~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y31_N16
cycloneive_lcell_comb \my_processor|alu_A[25]~125 (
// Equation(s):
// \my_processor|alu_A[25]~125_combout  = (\my_processor|FD_IR1|dffe19|q~q  & ((\my_regfile|gen_registers[22].regs|dffe25|q~q ) # ((\my_processor|FD_IR1|dffe20|q~q )))) # (!\my_processor|FD_IR1|dffe19|q~q  & (((\my_regfile|gen_registers[18].regs|dffe25|q~q  
// & !\my_processor|FD_IR1|dffe20|q~q ))))

	.dataa(\my_regfile|gen_registers[22].regs|dffe25|q~q ),
	.datab(\my_processor|FD_IR1|dffe19|q~q ),
	.datac(\my_regfile|gen_registers[18].regs|dffe25|q~q ),
	.datad(\my_processor|FD_IR1|dffe20|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[25]~125_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[25]~125 .lut_mask = 16'hCCB8;
defparam \my_processor|alu_A[25]~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y31_N20
cycloneive_lcell_comb \my_processor|alu_A[25]~126 (
// Equation(s):
// \my_processor|alu_A[25]~126_combout  = (\my_processor|FD_IR1|dffe20|q~q  & ((\my_processor|alu_A[25]~125_combout  & ((\my_regfile|gen_registers[30].regs|dffe25|q~q ))) # (!\my_processor|alu_A[25]~125_combout  & 
// (\my_regfile|gen_registers[26].regs|dffe25|q~q )))) # (!\my_processor|FD_IR1|dffe20|q~q  & (((\my_processor|alu_A[25]~125_combout ))))

	.dataa(\my_regfile|gen_registers[26].regs|dffe25|q~q ),
	.datab(\my_processor|FD_IR1|dffe20|q~q ),
	.datac(\my_regfile|gen_registers[30].regs|dffe25|q~q ),
	.datad(\my_processor|alu_A[25]~125_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[25]~126_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[25]~126 .lut_mask = 16'hF388;
defparam \my_processor|alu_A[25]~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y31_N28
cycloneive_lcell_comb \my_processor|alu_A[25]~129 (
// Equation(s):
// \my_processor|alu_A[25]~129_combout  = (\my_processor|FD_IR1|dffe18|q~q  & ((\my_processor|FD_IR1|dffe17|q~q ) # ((\my_processor|alu_A[25]~126_combout )))) # (!\my_processor|FD_IR1|dffe18|q~q  & (!\my_processor|FD_IR1|dffe17|q~q  & 
// (\my_processor|alu_A[25]~128_combout )))

	.dataa(\my_processor|FD_IR1|dffe18|q~q ),
	.datab(\my_processor|FD_IR1|dffe17|q~q ),
	.datac(\my_processor|alu_A[25]~128_combout ),
	.datad(\my_processor|alu_A[25]~126_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[25]~129_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[25]~129 .lut_mask = 16'hBA98;
defparam \my_processor|alu_A[25]~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y31_N6
cycloneive_lcell_comb \my_processor|alu_A[25]~123 (
// Equation(s):
// \my_processor|alu_A[25]~123_combout  = (\my_processor|FD_IR1|dffe19|q~q  & (((\my_processor|FD_IR1|dffe20|q~q )))) # (!\my_processor|FD_IR1|dffe19|q~q  & ((\my_processor|FD_IR1|dffe20|q~q  & (\my_regfile|gen_registers[25].regs|dffe25|q~q )) # 
// (!\my_processor|FD_IR1|dffe20|q~q  & ((\my_regfile|gen_registers[17].regs|dffe25|q~q )))))

	.dataa(\my_regfile|gen_registers[25].regs|dffe25|q~q ),
	.datab(\my_processor|FD_IR1|dffe19|q~q ),
	.datac(\my_regfile|gen_registers[17].regs|dffe25|q~q ),
	.datad(\my_processor|FD_IR1|dffe20|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[25]~123_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[25]~123 .lut_mask = 16'hEE30;
defparam \my_processor|alu_A[25]~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y31_N8
cycloneive_lcell_comb \my_processor|alu_A[25]~124 (
// Equation(s):
// \my_processor|alu_A[25]~124_combout  = (\my_processor|FD_IR1|dffe19|q~q  & ((\my_processor|alu_A[25]~123_combout  & (\my_regfile|gen_registers[29].regs|dffe25|q~q )) # (!\my_processor|alu_A[25]~123_combout  & 
// ((\my_regfile|gen_registers[21].regs|dffe25|q~q ))))) # (!\my_processor|FD_IR1|dffe19|q~q  & (((\my_processor|alu_A[25]~123_combout ))))

	.dataa(\my_processor|FD_IR1|dffe19|q~q ),
	.datab(\my_regfile|gen_registers[29].regs|dffe25|q~q ),
	.datac(\my_regfile|gen_registers[21].regs|dffe25|q~q ),
	.datad(\my_processor|alu_A[25]~123_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[25]~124_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[25]~124 .lut_mask = 16'hDDA0;
defparam \my_processor|alu_A[25]~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y31_N14
cycloneive_lcell_comb \my_processor|alu_A[25]~132 (
// Equation(s):
// \my_processor|alu_A[25]~132_combout  = (\my_processor|alu_A[25]~129_combout  & ((\my_processor|alu_A[25]~131_combout ) # ((!\my_processor|FD_IR1|dffe17|q~q )))) # (!\my_processor|alu_A[25]~129_combout  & (((\my_processor|alu_A[25]~124_combout  & 
// \my_processor|FD_IR1|dffe17|q~q ))))

	.dataa(\my_processor|alu_A[25]~131_combout ),
	.datab(\my_processor|alu_A[25]~129_combout ),
	.datac(\my_processor|alu_A[25]~124_combout ),
	.datad(\my_processor|FD_IR1|dffe17|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[25]~132_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[25]~132 .lut_mask = 16'hB8CC;
defparam \my_processor|alu_A[25]~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y31_N12
cycloneive_lcell_comb \my_processor|alu_A[25]~133 (
// Equation(s):
// \my_processor|alu_A[25]~133_combout  = (\my_processor|alu_A[29]~27_combout  & (((\my_processor|alu_A[0]~26_combout ) # (\my_processor|WM_bypass_data[25]~51_combout )))) # (!\my_processor|alu_A[29]~27_combout  & (\my_processor|alu_A[25]~132_combout  & 
// (!\my_processor|alu_A[0]~26_combout )))

	.dataa(\my_processor|alu_A[29]~27_combout ),
	.datab(\my_processor|alu_A[25]~132_combout ),
	.datac(\my_processor|alu_A[0]~26_combout ),
	.datad(\my_processor|WM_bypass_data[25]~51_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[25]~133_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[25]~133 .lut_mask = 16'hAEA4;
defparam \my_processor|alu_A[25]~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N2
cycloneive_lcell_comb \my_processor|alu_A[25]~118 (
// Equation(s):
// \my_processor|alu_A[25]~118_combout  = (\my_processor|FD_IR1|dffe18|q~q  & ((\my_processor|FD_IR1|dffe17|q~q ) # ((\my_regfile|gen_registers[10].regs|dffe25|q~q )))) # (!\my_processor|FD_IR1|dffe18|q~q  & (!\my_processor|FD_IR1|dffe17|q~q  & 
// (\my_regfile|gen_registers[8].regs|dffe25|q~q )))

	.dataa(\my_processor|FD_IR1|dffe18|q~q ),
	.datab(\my_processor|FD_IR1|dffe17|q~q ),
	.datac(\my_regfile|gen_registers[8].regs|dffe25|q~q ),
	.datad(\my_regfile|gen_registers[10].regs|dffe25|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[25]~118_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[25]~118 .lut_mask = 16'hBA98;
defparam \my_processor|alu_A[25]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N28
cycloneive_lcell_comb \my_processor|alu_A[25]~119 (
// Equation(s):
// \my_processor|alu_A[25]~119_combout  = (\my_processor|alu_A[25]~118_combout  & (((\my_regfile|gen_registers[11].regs|dffe25|q~q ) # (!\my_processor|FD_IR1|dffe17|q~q )))) # (!\my_processor|alu_A[25]~118_combout  & 
// (\my_regfile|gen_registers[9].regs|dffe25|q~q  & ((\my_processor|FD_IR1|dffe17|q~q ))))

	.dataa(\my_regfile|gen_registers[9].regs|dffe25|q~q ),
	.datab(\my_processor|alu_A[25]~118_combout ),
	.datac(\my_regfile|gen_registers[11].regs|dffe25|q~q ),
	.datad(\my_processor|FD_IR1|dffe17|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[25]~119_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[25]~119 .lut_mask = 16'hE2CC;
defparam \my_processor|alu_A[25]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N0
cycloneive_lcell_comb \my_processor|alu_A[25]~115 (
// Equation(s):
// \my_processor|alu_A[25]~115_combout  = (\my_processor|FD_IR1|dffe18|q~q  & (((\my_processor|FD_IR1|dffe17|q~q )))) # (!\my_processor|FD_IR1|dffe18|q~q  & ((\my_processor|FD_IR1|dffe17|q~q  & (\my_regfile|gen_registers[5].regs|dffe25|q~q )) # 
// (!\my_processor|FD_IR1|dffe17|q~q  & ((\my_regfile|gen_registers[4].regs|dffe25|q~q )))))

	.dataa(\my_regfile|gen_registers[5].regs|dffe25|q~q ),
	.datab(\my_processor|FD_IR1|dffe18|q~q ),
	.datac(\my_regfile|gen_registers[4].regs|dffe25|q~q ),
	.datad(\my_processor|FD_IR1|dffe17|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[25]~115_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[25]~115 .lut_mask = 16'hEE30;
defparam \my_processor|alu_A[25]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N0
cycloneive_lcell_comb \my_processor|alu_A[25]~116 (
// Equation(s):
// \my_processor|alu_A[25]~116_combout  = (\my_processor|alu_A[25]~115_combout  & (((\my_regfile|gen_registers[7].regs|dffe25|q~q ) # (!\my_processor|FD_IR1|dffe18|q~q )))) # (!\my_processor|alu_A[25]~115_combout  & 
// (\my_regfile|gen_registers[6].regs|dffe25|q~q  & ((\my_processor|FD_IR1|dffe18|q~q ))))

	.dataa(\my_processor|alu_A[25]~115_combout ),
	.datab(\my_regfile|gen_registers[6].regs|dffe25|q~q ),
	.datac(\my_regfile|gen_registers[7].regs|dffe25|q~q ),
	.datad(\my_processor|FD_IR1|dffe18|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[25]~116_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[25]~116 .lut_mask = 16'hE4AA;
defparam \my_processor|alu_A[25]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N28
cycloneive_lcell_comb \my_processor|alu_A[25]~117 (
// Equation(s):
// \my_processor|alu_A[25]~117_combout  = (\my_processor|alu_A[29]~6_combout  & ((\my_processor|alu_A[25]~116_combout ) # ((\my_processor|alu_A[29]~7_combout )))) # (!\my_processor|alu_A[29]~6_combout  & (((\my_regfile|gen_registers[2].regs|dffe25|q~q  & 
// !\my_processor|alu_A[29]~7_combout ))))

	.dataa(\my_processor|alu_A[25]~116_combout ),
	.datab(\my_processor|alu_A[29]~6_combout ),
	.datac(\my_regfile|gen_registers[2].regs|dffe25|q~q ),
	.datad(\my_processor|alu_A[29]~7_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[25]~117_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[25]~117 .lut_mask = 16'hCCB8;
defparam \my_processor|alu_A[25]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N22
cycloneive_lcell_comb \my_processor|alu_A[25]~120 (
// Equation(s):
// \my_processor|alu_A[25]~120_combout  = (\my_processor|alu_A[25]~117_combout  & ((\my_processor|alu_A[25]~119_combout ) # ((!\my_processor|alu_A[29]~7_combout )))) # (!\my_processor|alu_A[25]~117_combout  & (((\my_regfile|gen_registers[3].regs|dffe25|q~q  
// & \my_processor|alu_A[29]~7_combout ))))

	.dataa(\my_processor|alu_A[25]~119_combout ),
	.datab(\my_processor|alu_A[25]~117_combout ),
	.datac(\my_regfile|gen_registers[3].regs|dffe25|q~q ),
	.datad(\my_processor|alu_A[29]~7_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[25]~120_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[25]~120 .lut_mask = 16'hB8CC;
defparam \my_processor|alu_A[25]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N0
cycloneive_lcell_comb \my_processor|alu_A[25]~121 (
// Equation(s):
// \my_processor|alu_A[25]~121_combout  = (\my_processor|FD_IR1|dffe17|q~q  & ((\my_regfile|gen_registers[13].regs|dffe25|q~q ) # ((\my_processor|FD_IR1|dffe18|q~q )))) # (!\my_processor|FD_IR1|dffe17|q~q  & (((\my_regfile|gen_registers[12].regs|dffe25|q~q  
// & !\my_processor|FD_IR1|dffe18|q~q ))))

	.dataa(\my_regfile|gen_registers[13].regs|dffe25|q~q ),
	.datab(\my_processor|FD_IR1|dffe17|q~q ),
	.datac(\my_regfile|gen_registers[12].regs|dffe25|q~q ),
	.datad(\my_processor|FD_IR1|dffe18|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[25]~121_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[25]~121 .lut_mask = 16'hCCB8;
defparam \my_processor|alu_A[25]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N26
cycloneive_lcell_comb \my_processor|alu_A[25]~122 (
// Equation(s):
// \my_processor|alu_A[25]~122_combout  = (\my_processor|FD_IR1|dffe18|q~q  & ((\my_processor|alu_A[25]~121_combout  & ((\my_regfile|gen_registers[15].regs|dffe25|q~q ))) # (!\my_processor|alu_A[25]~121_combout  & 
// (\my_regfile|gen_registers[14].regs|dffe25|q~q )))) # (!\my_processor|FD_IR1|dffe18|q~q  & (((\my_processor|alu_A[25]~121_combout ))))

	.dataa(\my_regfile|gen_registers[14].regs|dffe25|q~q ),
	.datab(\my_processor|FD_IR1|dffe18|q~q ),
	.datac(\my_regfile|gen_registers[15].regs|dffe25|q~q ),
	.datad(\my_processor|alu_A[25]~121_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[25]~122_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[25]~122 .lut_mask = 16'hF388;
defparam \my_processor|alu_A[25]~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y31_N2
cycloneive_lcell_comb \my_processor|alu_A[25]~134 (
// Equation(s):
// \my_processor|alu_A[25]~134_combout  = (\my_processor|alu_A[25]~133_combout  & (((\my_processor|alu_A[25]~122_combout ) # (!\my_processor|alu_A[29]~15_combout )))) # (!\my_processor|alu_A[25]~133_combout  & (\my_processor|alu_A[25]~120_combout  & 
// ((\my_processor|alu_A[29]~15_combout ))))

	.dataa(\my_processor|alu_A[25]~133_combout ),
	.datab(\my_processor|alu_A[25]~120_combout ),
	.datac(\my_processor|alu_A[25]~122_combout ),
	.datad(\my_processor|alu_A[29]~15_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[25]~134_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[25]~134 .lut_mask = 16'hE4AA;
defparam \my_processor|alu_A[25]~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y31_N0
cycloneive_lcell_comb \my_processor|alu_A[25]~135 (
// Equation(s):
// \my_processor|alu_A[25]~135_combout  = (\my_processor|A_bypass_MX_sel~3_combout  & (\my_processor|xm1|XMoutput|dffe25|q~q )) # (!\my_processor|A_bypass_MX_sel~3_combout  & ((\my_processor|alu_A[25]~134_combout )))

	.dataa(\my_processor|A_bypass_MX_sel~3_combout ),
	.datab(\my_processor|xm1|XMoutput|dffe25|q~q ),
	.datac(gnd),
	.datad(\my_processor|alu_A[25]~134_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[25]~135_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[25]~135 .lut_mask = 16'hDD88;
defparam \my_processor|alu_A[25]~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N0
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[11]~8 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[11]~8_combout  = (!\my_processor|dx1|DXIR|dffe11|q~q  & ((\my_processor|dx1|DXIR|dffe10|q~q  & (\my_processor|alu_A[25]~135_combout )) # (!\my_processor|dx1|DXIR|dffe10|q~q  & 
// ((\my_processor|alu_A[17]~303_combout )))))

	.dataa(\my_processor|dx1|DXIR|dffe10|q~q ),
	.datab(\my_processor|alu_A[25]~135_combout ),
	.datac(\my_processor|dx1|DXIR|dffe11|q~q ),
	.datad(\my_processor|alu_A[17]~303_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[11]~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[11]~8 .lut_mask = 16'h0D08;
defparam \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[11]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N30
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[9]~21 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[9]~21_combout  = (\my_processor|dx1|DXIR|dffe10|q~q  & ((\my_processor|dx1|DXIR|dffe11|q~q  & ((\my_processor|alu_A[31]~666_combout ))) # (!\my_processor|dx1|DXIR|dffe11|q~q  & 
// (\my_processor|alu_A[21]~219_combout ))))

	.dataa(\my_processor|dx1|DXIR|dffe10|q~q ),
	.datab(\my_processor|dx1|DXIR|dffe11|q~q ),
	.datac(\my_processor|alu_A[21]~219_combout ),
	.datad(\my_processor|alu_A[31]~666_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[9]~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[9]~21 .lut_mask = 16'hA820;
defparam \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[9]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N24
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[1]~3 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[1]~3_combout  = (\my_processor|dx1|DXIR|dffe11|q~q  & ((\my_processor|alu_A[29]~51_combout ))) # (!\my_processor|dx1|DXIR|dffe11|q~q  & (\my_processor|alu_A[13]~387_combout ))

	.dataa(gnd),
	.datab(\my_processor|alu_A[13]~387_combout ),
	.datac(\my_processor|dx1|DXIR|dffe11|q~q ),
	.datad(\my_processor|alu_A[29]~51_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[1]~3 .lut_mask = 16'hFC0C;
defparam \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N24
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[9]~22 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[9]~22_combout  = (\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[9]~21_combout ) # ((!\my_processor|dx1|DXIR|dffe10|q~q  & 
// \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[1]~3_combout ))

	.dataa(\my_processor|dx1|DXIR|dffe10|q~q ),
	.datab(gnd),
	.datac(\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[9]~21_combout ),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[1]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[9]~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[9]~22 .lut_mask = 16'hF5F0;
defparam \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[9]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N10
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[11]~9 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[11]~9_combout  = (\my_processor|dx1|DXIR|dffe9|q~q  & ((\my_processor|aluer|shift_right_arithmetic|mux_eight_shifted[8]~3_combout ) # 
// ((\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[11]~8_combout )))) # (!\my_processor|dx1|DXIR|dffe9|q~q  & (((\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[9]~22_combout ))))

	.dataa(\my_processor|aluer|shift_right_arithmetic|mux_eight_shifted[8]~3_combout ),
	.datab(\my_processor|dx1|DXIR|dffe9|q~q ),
	.datac(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[11]~8_combout ),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[9]~22_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[11]~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[11]~9 .lut_mask = 16'hFBC8;
defparam \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[11]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N22
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[10]~20 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[10]~20_combout  = (\my_processor|dx1|DXIR|dffe8|q~q  & ((\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[11]~9_combout ))) # (!\my_processor|dx1|DXIR|dffe8|q~q  & 
// (\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[9]~5_combout ))

	.dataa(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[9]~5_combout ),
	.datab(gnd),
	.datac(\my_processor|dx1|DXIR|dffe8|q~q ),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[11]~9_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[10]~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[10]~20 .lut_mask = 16'hFA0A;
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[10]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N30
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[6]~15 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[6]~15_combout  = (\my_processor|dx1|DXIR|dffe10|q~q  & ((\my_processor|dx1|DXIR|dffe11|q~q  & (\my_processor|alu_A[31]~666_combout )) # (!\my_processor|dx1|DXIR|dffe11|q~q  & 
// ((\my_processor|alu_A[18]~282_combout )))))

	.dataa(\my_processor|alu_A[31]~666_combout ),
	.datab(\my_processor|dx1|DXIR|dffe11|q~q ),
	.datac(\my_processor|dx1|DXIR|dffe10|q~q ),
	.datad(\my_processor|alu_A[18]~282_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[6]~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[6]~15 .lut_mask = 16'hB080;
defparam \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[6]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N24
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_eight_shifted[2]~2 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_eight_shifted[2]~2_combout  = (\my_processor|dx1|DXIR|dffe11|q~q  & (\my_processor|alu_A[26]~114_combout )) # (!\my_processor|dx1|DXIR|dffe11|q~q  & ((\my_processor|alu_A[10]~450_combout )))

	.dataa(\my_processor|dx1|DXIR|dffe11|q~q ),
	.datab(gnd),
	.datac(\my_processor|alu_A[26]~114_combout ),
	.datad(\my_processor|alu_A[10]~450_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_eight_shifted[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_eight_shifted[2]~2 .lut_mask = 16'hF5A0;
defparam \my_processor|aluer|shift_right_arithmetic|mux_eight_shifted[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N12
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[6]~16 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[6]~16_combout  = (\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[6]~15_combout ) # ((!\my_processor|dx1|DXIR|dffe10|q~q  & 
// \my_processor|aluer|shift_right_arithmetic|mux_eight_shifted[2]~2_combout ))

	.dataa(\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[6]~15_combout ),
	.datab(gnd),
	.datac(\my_processor|dx1|DXIR|dffe10|q~q ),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_eight_shifted[2]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[6]~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[6]~16 .lut_mask = 16'hAFAA;
defparam \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[6]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N20
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[7]~15 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[7]~15_combout  = (\my_processor|dx1|DXIR|dffe9|q~q  & (\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[10]~24_combout )) # (!\my_processor|dx1|DXIR|dffe9|q~q  & 
// ((\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[6]~16_combout )))

	.dataa(\my_processor|dx1|DXIR|dffe9|q~q ),
	.datab(gnd),
	.datac(\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[10]~24_combout ),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[6]~16_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[7]~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[7]~15 .lut_mask = 16'hF5A0;
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[7]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N12
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[10]~6 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[10]~6_combout  = (!\my_processor|dx1|DXIR|dffe11|q~q  & ((\my_processor|dx1|DXIR|dffe10|q~q  & ((\my_processor|alu_A[24]~156_combout ))) # (!\my_processor|dx1|DXIR|dffe10|q~q  & 
// (\my_processor|alu_A[16]~324_combout ))))

	.dataa(\my_processor|alu_A[16]~324_combout ),
	.datab(\my_processor|dx1|DXIR|dffe11|q~q ),
	.datac(\my_processor|alu_A[24]~156_combout ),
	.datad(\my_processor|dx1|DXIR|dffe10|q~q ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[10]~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[10]~6 .lut_mask = 16'h3022;
defparam \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[10]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N16
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[8]~19 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[8]~19_combout  = (\my_processor|dx1|DXIR|dffe10|q~q  & ((\my_processor|dx1|DXIR|dffe11|q~q  & (\my_processor|alu_A[31]~666_combout )) # (!\my_processor|dx1|DXIR|dffe11|q~q  & 
// ((\my_processor|alu_A[20]~240_combout )))))

	.dataa(\my_processor|alu_A[31]~666_combout ),
	.datab(\my_processor|alu_A[20]~240_combout ),
	.datac(\my_processor|dx1|DXIR|dffe11|q~q ),
	.datad(\my_processor|dx1|DXIR|dffe10|q~q ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[8]~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[8]~19 .lut_mask = 16'hAC00;
defparam \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[8]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N24
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[0]~9 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[0]~9_combout  = (\my_processor|dx1|DXIR|dffe11|q~q  & ((\my_processor|alu_A[28]~72_combout ))) # (!\my_processor|dx1|DXIR|dffe11|q~q  & (\my_processor|alu_A[12]~408_combout ))

	.dataa(\my_processor|alu_A[12]~408_combout ),
	.datab(gnd),
	.datac(\my_processor|dx1|DXIR|dffe11|q~q ),
	.datad(\my_processor|alu_A[28]~72_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[0]~9 .lut_mask = 16'hFA0A;
defparam \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N22
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[8]~20 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[8]~20_combout  = (\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[8]~19_combout ) # ((\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[0]~9_combout  & 
// !\my_processor|dx1|DXIR|dffe10|q~q ))

	.dataa(gnd),
	.datab(\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[8]~19_combout ),
	.datac(\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[0]~9_combout ),
	.datad(\my_processor|dx1|DXIR|dffe10|q~q ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[8]~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[8]~20 .lut_mask = 16'hCCFC;
defparam \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[8]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N30
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[10]~7 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[10]~7_combout  = (\my_processor|dx1|DXIR|dffe9|q~q  & ((\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[10]~6_combout ) # 
// ((\my_processor|aluer|shift_right_arithmetic|mux_eight_shifted[8]~3_combout )))) # (!\my_processor|dx1|DXIR|dffe9|q~q  & (((\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[8]~20_combout ))))

	.dataa(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[10]~6_combout ),
	.datab(\my_processor|dx1|DXIR|dffe9|q~q ),
	.datac(\my_processor|aluer|shift_right_arithmetic|mux_eight_shifted[8]~3_combout ),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[8]~20_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[10]~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[10]~7 .lut_mask = 16'hFBC8;
defparam \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[10]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N14
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[9]~19 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[9]~19_combout  = (\my_processor|dx1|DXIR|dffe8|q~q  & ((\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[10]~7_combout ))) # (!\my_processor|dx1|DXIR|dffe8|q~q  & 
// (\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[7]~15_combout ))

	.dataa(gnd),
	.datab(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[7]~15_combout ),
	.datac(\my_processor|dx1|DXIR|dffe8|q~q ),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[10]~7_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[9]~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[9]~19 .lut_mask = 16'hFC0C;
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[9]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N4
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_two_shifted[10]~3 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_two_shifted[10]~3_combout  = (\my_processor|dx1|DXIR|dffe9|q~q  & (\my_processor|alu_A[4]~576_combout )) # (!\my_processor|dx1|DXIR|dffe9|q~q  & 
// ((\my_processor|aluer|shift_logical_left|mux_two_shifted[14]~2_combout )))

	.dataa(\my_processor|alu_A[4]~576_combout ),
	.datab(gnd),
	.datac(\my_processor|dx1|DXIR|dffe9|q~q ),
	.datad(\my_processor|aluer|shift_logical_left|mux_two_shifted[14]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_two_shifted[10]~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_two_shifted[10]~3 .lut_mask = 16'hAFA0;
defparam \my_processor|aluer|shift_logical_left|mux_two_shifted[10]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y28_N12
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_one_shifted[11]~17 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_one_shifted[11]~17_combout  = (!\my_processor|dx1|DXIR|dffe11|q~q  & ((!\my_processor|dx1|DXIR|dffe10|q~q ) # (!\my_processor|dx1|DXIR|dffe9|q~q )))

	.dataa(gnd),
	.datab(\my_processor|dx1|DXIR|dffe9|q~q ),
	.datac(\my_processor|dx1|DXIR|dffe11|q~q ),
	.datad(\my_processor|dx1|DXIR|dffe10|q~q ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_one_shifted[11]~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[11]~17 .lut_mask = 16'h030F;
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[11]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y28_N18
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_one_shifted[11]~18 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_one_shifted[11]~18_combout  = (\my_processor|aluer|shift_logical_left|mux_one_shifted[11]~17_combout  & ((\my_processor|dx1|DXIR|dffe8|q~q  & (\my_processor|aluer|shift_logical_left|mux_two_shifted[10]~3_combout 
// )) # (!\my_processor|dx1|DXIR|dffe8|q~q  & ((\my_processor|aluer|shift_logical_left|mux_two_shifted[12]~7_combout )))))

	.dataa(\my_processor|aluer|shift_logical_left|mux_two_shifted[10]~3_combout ),
	.datab(\my_processor|aluer|shift_logical_left|mux_two_shifted[12]~7_combout ),
	.datac(\my_processor|dx1|DXIR|dffe8|q~q ),
	.datad(\my_processor|aluer|shift_logical_left|mux_one_shifted[11]~17_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_one_shifted[11]~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[11]~18 .lut_mask = 16'hAC00;
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[11]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N8
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[10]~56 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[10]~56_combout  = (\my_processor|alu_op[0]~0_combout  & ((\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[9]~19_combout ) # ((\my_processor|dx1|DXIR|dffe7|q~q )))) # 
// (!\my_processor|alu_op[0]~0_combout  & (((!\my_processor|dx1|DXIR|dffe7|q~q  & \my_processor|aluer|shift_logical_left|mux_one_shifted[11]~18_combout ))))

	.dataa(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[9]~19_combout ),
	.datab(\my_processor|alu_op[0]~0_combout ),
	.datac(\my_processor|dx1|DXIR|dffe7|q~q ),
	.datad(\my_processor|aluer|shift_logical_left|mux_one_shifted[11]~18_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[10]~56_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[10]~56 .lut_mask = 16'hCBC8;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[10]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y28_N0
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_two_shifted[11]~5 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_two_shifted[11]~5_combout  = (\my_processor|dx1|DXIR|dffe9|q~q  & (\my_processor|alu_A[5]~555_combout )) # (!\my_processor|dx1|DXIR|dffe9|q~q  & 
// ((\my_processor|aluer|shift_logical_left|mux_two_shifted[15]~4_combout )))

	.dataa(\my_processor|alu_A[5]~555_combout ),
	.datab(\my_processor|dx1|DXIR|dffe9|q~q ),
	.datac(gnd),
	.datad(\my_processor|aluer|shift_logical_left|mux_two_shifted[15]~4_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_two_shifted[11]~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_two_shifted[11]~5 .lut_mask = 16'hBB88;
defparam \my_processor|aluer|shift_logical_left|mux_two_shifted[11]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y29_N30
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_one_shifted[9]~14 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_one_shifted[9]~14_combout  = (!\my_processor|dx1|DXIR|dffe11|q~q  & (((!\my_processor|dx1|DXIR|dffe9|q~q  & !\my_processor|dx1|DXIR|dffe8|q~q )) # (!\my_processor|dx1|DXIR|dffe10|q~q )))

	.dataa(\my_processor|dx1|DXIR|dffe11|q~q ),
	.datab(\my_processor|dx1|DXIR|dffe9|q~q ),
	.datac(\my_processor|dx1|DXIR|dffe8|q~q ),
	.datad(\my_processor|dx1|DXIR|dffe10|q~q ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_one_shifted[9]~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[9]~14 .lut_mask = 16'h0155;
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[9]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y28_N6
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_one_shifted[8]~12 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_one_shifted[8]~12_combout  = (\my_processor|dx1|DXIR|dffe9|q~q  & ((\my_processor|alu_A[3]~597_combout ))) # (!\my_processor|dx1|DXIR|dffe9|q~q  & (\my_processor|alu_A[7]~513_combout ))

	.dataa(gnd),
	.datab(\my_processor|dx1|DXIR|dffe9|q~q ),
	.datac(\my_processor|alu_A[7]~513_combout ),
	.datad(\my_processor|alu_A[3]~597_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_one_shifted[8]~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[8]~12 .lut_mask = 16'hFC30;
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[8]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y28_N26
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_one_shifted[10]~16 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_one_shifted[10]~16_combout  = (\my_processor|aluer|shift_logical_left|mux_one_shifted[9]~14_combout  & ((\my_processor|dx1|DXIR|dffe8|q~q  & ((\my_processor|aluer|shift_logical_left|mux_one_shifted[8]~12_combout 
// ))) # (!\my_processor|dx1|DXIR|dffe8|q~q  & (\my_processor|aluer|shift_logical_left|mux_two_shifted[11]~5_combout ))))

	.dataa(\my_processor|dx1|DXIR|dffe8|q~q ),
	.datab(\my_processor|aluer|shift_logical_left|mux_two_shifted[11]~5_combout ),
	.datac(\my_processor|aluer|shift_logical_left|mux_one_shifted[9]~14_combout ),
	.datad(\my_processor|aluer|shift_logical_left|mux_one_shifted[8]~12_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_one_shifted[10]~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[10]~16 .lut_mask = 16'hE040;
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[10]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N4
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[10]~57 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[10]~57_combout  = (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[10]~56_combout  & ((\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[10]~20_combout ) # 
// ((!\my_processor|dx1|DXIR|dffe7|q~q )))) # (!\my_processor|aluer|mux_for_alu_out|mux_results|register_out[10]~56_combout  & (((\my_processor|dx1|DXIR|dffe7|q~q  & \my_processor|aluer|shift_logical_left|mux_one_shifted[10]~16_combout ))))

	.dataa(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[10]~20_combout ),
	.datab(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[10]~56_combout ),
	.datac(\my_processor|dx1|DXIR|dffe7|q~q ),
	.datad(\my_processor|aluer|shift_logical_left|mux_one_shifted[10]~16_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[10]~57_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[10]~57 .lut_mask = 16'hBC8C;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[10]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N22
cycloneive_lcell_comb \my_processor|aluer|subtraction|eba_1|xor_sum2 (
// Equation(s):
// \my_processor|aluer|subtraction|eba_1|xor_sum2~combout  = \my_processor|alu_B[10]~28_combout  $ (\my_processor|alu_A[10]~450_combout  $ (\my_processor|aluer|subtraction|eba_1|orc1~combout ))

	.dataa(gnd),
	.datab(\my_processor|alu_B[10]~28_combout ),
	.datac(\my_processor|alu_A[10]~450_combout ),
	.datad(\my_processor|aluer|subtraction|eba_1|orc1~combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|subtraction|eba_1|xor_sum2~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|subtraction|eba_1|xor_sum2 .lut_mask = 16'hC33C;
defparam \my_processor|aluer|subtraction|eba_1|xor_sum2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N6
cycloneive_lcell_comb \my_processor|aluer|addition|eba_1|xor_sum2 (
// Equation(s):
// \my_processor|aluer|addition|eba_1|xor_sum2~combout  = \my_processor|aluer|addition|eba_1|orc1~0_combout  $ (\my_processor|alu_A[10]~450_combout  $ (\my_processor|alu_B[10]~28_combout ))

	.dataa(\my_processor|aluer|addition|eba_1|orc1~0_combout ),
	.datab(\my_processor|alu_A[10]~450_combout ),
	.datac(gnd),
	.datad(\my_processor|alu_B[10]~28_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|addition|eba_1|xor_sum2~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|addition|eba_1|xor_sum2 .lut_mask = 16'h9966;
defparam \my_processor|aluer|addition|eba_1|xor_sum2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N4
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[10]~54 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[10]~54_combout  = (\my_processor|alu_op[1]~1_combout  & (\my_processor|alu_op[0]~0_combout )) # (!\my_processor|alu_op[1]~1_combout  & ((\my_processor|alu_op[0]~0_combout  & 
// (!\my_processor|aluer|subtraction|eba_1|xor_sum2~combout )) # (!\my_processor|alu_op[0]~0_combout  & ((\my_processor|aluer|addition|eba_1|xor_sum2~combout )))))

	.dataa(\my_processor|alu_op[1]~1_combout ),
	.datab(\my_processor|alu_op[0]~0_combout ),
	.datac(\my_processor|aluer|subtraction|eba_1|xor_sum2~combout ),
	.datad(\my_processor|aluer|addition|eba_1|xor_sum2~combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[10]~54_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[10]~54 .lut_mask = 16'h9D8C;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[10]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N2
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[10]~55 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[10]~55_combout  = (\my_processor|alu_op[1]~1_combout  & ((\my_processor|alu_A[10]~450_combout  & ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[10]~54_combout ) # 
// (\my_processor|alu_B[10]~28_combout ))) # (!\my_processor|alu_A[10]~450_combout  & (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[10]~54_combout  & \my_processor|alu_B[10]~28_combout )))) # (!\my_processor|alu_op[1]~1_combout  & 
// (((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[10]~54_combout ))))

	.dataa(\my_processor|alu_op[1]~1_combout ),
	.datab(\my_processor|alu_A[10]~450_combout ),
	.datac(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[10]~54_combout ),
	.datad(\my_processor|alu_B[10]~28_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[10]~55_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[10]~55 .lut_mask = 16'hF8D0;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[10]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N12
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[10]~58 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[10]~58_combout  = (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout  & ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[10]~57_combout ) # 
// ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout  & \my_processor|aluer|mux_for_alu_out|mux_results|register_out[10]~55_combout )))) # (!\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout  & 
// (((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout  & \my_processor|aluer|mux_for_alu_out|mux_results|register_out[10]~55_combout ))))

	.dataa(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout ),
	.datab(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[10]~57_combout ),
	.datac(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout ),
	.datad(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[10]~55_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[10]~58_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[10]~58 .lut_mask = 16'hF888;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[10]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y28_N13
dffeas \my_processor|xm1|XMoutput|dffe10|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[10]~58_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|XMoutput|dffe10|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|XMoutput|dffe10|q .is_wysiwyg = "true";
defparam \my_processor|xm1|XMoutput|dffe10|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N12
cycloneive_lcell_comb \my_processor|dx1|B_in[7]~126 (
// Equation(s):
// \my_processor|dx1|B_in[7]~126_combout  = (\my_processor|ctrl_readRegB[0]~0_combout  & (((\my_regfile|gen_registers[5].regs|dffe7|q~q ) # (\my_processor|ctrl_readRegB[1]~1_combout )))) # (!\my_processor|ctrl_readRegB[0]~0_combout  & 
// (\my_regfile|gen_registers[4].regs|dffe7|q~q  & ((!\my_processor|ctrl_readRegB[1]~1_combout ))))

	.dataa(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datab(\my_regfile|gen_registers[4].regs|dffe7|q~q ),
	.datac(\my_regfile|gen_registers[5].regs|dffe7|q~q ),
	.datad(\my_processor|ctrl_readRegB[1]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[7]~126_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[7]~126 .lut_mask = 16'hAAE4;
defparam \my_processor|dx1|B_in[7]~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N26
cycloneive_lcell_comb \my_processor|dx1|B_in[7]~127 (
// Equation(s):
// \my_processor|dx1|B_in[7]~127_combout  = (\my_processor|dx1|B_in[7]~126_combout  & ((\my_regfile|gen_registers[7].regs|dffe7|q~q ) # ((!\my_processor|ctrl_readRegB[1]~1_combout )))) # (!\my_processor|dx1|B_in[7]~126_combout  & 
// (((\my_regfile|gen_registers[6].regs|dffe7|q~q  & \my_processor|ctrl_readRegB[1]~1_combout ))))

	.dataa(\my_processor|dx1|B_in[7]~126_combout ),
	.datab(\my_regfile|gen_registers[7].regs|dffe7|q~q ),
	.datac(\my_regfile|gen_registers[6].regs|dffe7|q~q ),
	.datad(\my_processor|ctrl_readRegB[1]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[7]~127_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[7]~127 .lut_mask = 16'hD8AA;
defparam \my_processor|dx1|B_in[7]~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N28
cycloneive_lcell_comb \my_processor|dx1|B_in[7]~128 (
// Equation(s):
// \my_processor|dx1|B_in[7]~128_combout  = (\my_processor|dx1|DXB|dffe5|q~11_combout  & ((\my_processor|dx1|B_in[7]~127_combout ) # ((\my_processor|dx1|DXB|dffe5|q~9_combout )))) # (!\my_processor|dx1|DXB|dffe5|q~11_combout  & 
// (((\my_regfile|gen_registers[2].regs|dffe7|q~q  & !\my_processor|dx1|DXB|dffe5|q~9_combout ))))

	.dataa(\my_processor|dx1|DXB|dffe5|q~11_combout ),
	.datab(\my_processor|dx1|B_in[7]~127_combout ),
	.datac(\my_regfile|gen_registers[2].regs|dffe7|q~q ),
	.datad(\my_processor|dx1|DXB|dffe5|q~9_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[7]~128_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[7]~128 .lut_mask = 16'hAAD8;
defparam \my_processor|dx1|B_in[7]~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N2
cycloneive_lcell_comb \my_processor|dx1|B_in[7]~129 (
// Equation(s):
// \my_processor|dx1|B_in[7]~129_combout  = (\my_processor|ctrl_readRegB[1]~1_combout  & (((\my_regfile|gen_registers[10].regs|dffe7|q~q ) # (\my_processor|ctrl_readRegB[0]~0_combout )))) # (!\my_processor|ctrl_readRegB[1]~1_combout  & 
// (\my_regfile|gen_registers[8].regs|dffe7|q~q  & ((!\my_processor|ctrl_readRegB[0]~0_combout ))))

	.dataa(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datab(\my_regfile|gen_registers[8].regs|dffe7|q~q ),
	.datac(\my_regfile|gen_registers[10].regs|dffe7|q~q ),
	.datad(\my_processor|ctrl_readRegB[0]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[7]~129_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[7]~129 .lut_mask = 16'hAAE4;
defparam \my_processor|dx1|B_in[7]~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N20
cycloneive_lcell_comb \my_processor|dx1|B_in[7]~130 (
// Equation(s):
// \my_processor|dx1|B_in[7]~130_combout  = (\my_processor|ctrl_readRegB[0]~0_combout  & ((\my_processor|dx1|B_in[7]~129_combout  & (\my_regfile|gen_registers[11].regs|dffe7|q~q )) # (!\my_processor|dx1|B_in[7]~129_combout  & 
// ((\my_regfile|gen_registers[9].regs|dffe7|q~q ))))) # (!\my_processor|ctrl_readRegB[0]~0_combout  & (((\my_processor|dx1|B_in[7]~129_combout ))))

	.dataa(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datab(\my_regfile|gen_registers[11].regs|dffe7|q~q ),
	.datac(\my_regfile|gen_registers[9].regs|dffe7|q~q ),
	.datad(\my_processor|dx1|B_in[7]~129_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[7]~130_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[7]~130 .lut_mask = 16'hDDA0;
defparam \my_processor|dx1|B_in[7]~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N12
cycloneive_lcell_comb \my_processor|dx1|B_in[7]~131 (
// Equation(s):
// \my_processor|dx1|B_in[7]~131_combout  = (\my_processor|dx1|B_in[7]~128_combout  & (((\my_processor|dx1|B_in[7]~130_combout ) # (!\my_processor|dx1|DXB|dffe5|q~9_combout )))) # (!\my_processor|dx1|B_in[7]~128_combout  & 
// (\my_regfile|gen_registers[3].regs|dffe7|q~q  & ((\my_processor|dx1|DXB|dffe5|q~9_combout ))))

	.dataa(\my_processor|dx1|B_in[7]~128_combout ),
	.datab(\my_regfile|gen_registers[3].regs|dffe7|q~q ),
	.datac(\my_processor|dx1|B_in[7]~130_combout ),
	.datad(\my_processor|dx1|DXB|dffe5|q~9_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[7]~131_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[7]~131 .lut_mask = 16'hE4AA;
defparam \my_processor|dx1|B_in[7]~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N26
cycloneive_lcell_comb \my_processor|dx1|B_in[7]~132 (
// Equation(s):
// \my_processor|dx1|B_in[7]~132_combout  = (\my_processor|ctrl_readRegB[1]~1_combout  & (\my_processor|ctrl_readRegB[0]~0_combout )) # (!\my_processor|ctrl_readRegB[1]~1_combout  & ((\my_processor|ctrl_readRegB[0]~0_combout  & 
// (\my_regfile|gen_registers[13].regs|dffe7|q~q )) # (!\my_processor|ctrl_readRegB[0]~0_combout  & ((\my_regfile|gen_registers[12].regs|dffe7|q~q )))))

	.dataa(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datac(\my_regfile|gen_registers[13].regs|dffe7|q~q ),
	.datad(\my_regfile|gen_registers[12].regs|dffe7|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[7]~132_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[7]~132 .lut_mask = 16'hD9C8;
defparam \my_processor|dx1|B_in[7]~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N2
cycloneive_lcell_comb \my_processor|dx1|B_in[7]~133 (
// Equation(s):
// \my_processor|dx1|B_in[7]~133_combout  = (\my_processor|dx1|B_in[7]~132_combout  & (((\my_regfile|gen_registers[15].regs|dffe7|q~q )) # (!\my_processor|ctrl_readRegB[1]~1_combout ))) # (!\my_processor|dx1|B_in[7]~132_combout  & 
// (\my_processor|ctrl_readRegB[1]~1_combout  & (\my_regfile|gen_registers[14].regs|dffe7|q~q )))

	.dataa(\my_processor|dx1|B_in[7]~132_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datac(\my_regfile|gen_registers[14].regs|dffe7|q~q ),
	.datad(\my_regfile|gen_registers[15].regs|dffe7|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[7]~133_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[7]~133 .lut_mask = 16'hEA62;
defparam \my_processor|dx1|B_in[7]~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N24
cycloneive_lcell_comb \my_processor|dx1|DXB|dffe7|q~0 (
// Equation(s):
// \my_processor|dx1|DXB|dffe7|q~0_combout  = (\my_processor|dx1|DXB|dffe5|q~12_combout  & ((\my_processor|dx1|B_in[7]~133_combout ))) # (!\my_processor|dx1|DXB|dffe5|q~12_combout  & (\my_processor|dx1|B_in[7]~131_combout ))

	.dataa(\my_processor|dx1|B_in[7]~131_combout ),
	.datab(\my_processor|dx1|DXB|dffe5|q~12_combout ),
	.datac(gnd),
	.datad(\my_processor|dx1|B_in[7]~133_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|DXB|dffe7|q~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|DXB|dffe7|q~0 .lut_mask = 16'hEE22;
defparam \my_processor|dx1|DXB|dffe7|q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y30_N24
cycloneive_lcell_comb \my_processor|dx1|B_in[7]~134 (
// Equation(s):
// \my_processor|dx1|B_in[7]~134_combout  = (\my_processor|ctrl_readRegB[2]~2_combout  & (((\my_processor|ctrl_readRegB[3]~3_combout )))) # (!\my_processor|ctrl_readRegB[2]~2_combout  & ((\my_processor|ctrl_readRegB[3]~3_combout  & 
// ((\my_regfile|gen_registers[25].regs|dffe7|q~q ))) # (!\my_processor|ctrl_readRegB[3]~3_combout  & (\my_regfile|gen_registers[17].regs|dffe7|q~q ))))

	.dataa(\my_regfile|gen_registers[17].regs|dffe7|q~q ),
	.datab(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datac(\my_regfile|gen_registers[25].regs|dffe7|q~q ),
	.datad(\my_processor|ctrl_readRegB[3]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[7]~134_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[7]~134 .lut_mask = 16'hFC22;
defparam \my_processor|dx1|B_in[7]~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y30_N26
cycloneive_lcell_comb \my_processor|dx1|B_in[7]~135 (
// Equation(s):
// \my_processor|dx1|B_in[7]~135_combout  = (\my_processor|ctrl_readRegB[2]~2_combout  & ((\my_processor|dx1|B_in[7]~134_combout  & ((\my_regfile|gen_registers[29].regs|dffe7|q~q ))) # (!\my_processor|dx1|B_in[7]~134_combout  & 
// (\my_regfile|gen_registers[21].regs|dffe7|q~q )))) # (!\my_processor|ctrl_readRegB[2]~2_combout  & (((\my_processor|dx1|B_in[7]~134_combout ))))

	.dataa(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datab(\my_regfile|gen_registers[21].regs|dffe7|q~q ),
	.datac(\my_regfile|gen_registers[29].regs|dffe7|q~q ),
	.datad(\my_processor|dx1|B_in[7]~134_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[7]~135_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[7]~135 .lut_mask = 16'hF588;
defparam \my_processor|dx1|B_in[7]~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y31_N30
cycloneive_lcell_comb \my_processor|dx1|B_in[7]~136 (
// Equation(s):
// \my_processor|dx1|B_in[7]~136_combout  = (\my_processor|ctrl_readRegB[3]~3_combout  & (((\my_processor|ctrl_readRegB[2]~2_combout )))) # (!\my_processor|ctrl_readRegB[3]~3_combout  & ((\my_processor|ctrl_readRegB[2]~2_combout  & 
// ((\my_regfile|gen_registers[22].regs|dffe7|q~q ))) # (!\my_processor|ctrl_readRegB[2]~2_combout  & (\my_regfile|gen_registers[18].regs|dffe7|q~q ))))

	.dataa(\my_regfile|gen_registers[18].regs|dffe7|q~q ),
	.datab(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datac(\my_regfile|gen_registers[22].regs|dffe7|q~q ),
	.datad(\my_processor|ctrl_readRegB[2]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[7]~136_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[7]~136 .lut_mask = 16'hFC22;
defparam \my_processor|dx1|B_in[7]~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y31_N26
cycloneive_lcell_comb \my_processor|dx1|B_in[7]~137 (
// Equation(s):
// \my_processor|dx1|B_in[7]~137_combout  = (\my_processor|ctrl_readRegB[3]~3_combout  & ((\my_processor|dx1|B_in[7]~136_combout  & ((\my_regfile|gen_registers[30].regs|dffe7|q~q ))) # (!\my_processor|dx1|B_in[7]~136_combout  & 
// (\my_regfile|gen_registers[26].regs|dffe7|q~q )))) # (!\my_processor|ctrl_readRegB[3]~3_combout  & (\my_processor|dx1|B_in[7]~136_combout ))

	.dataa(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datab(\my_processor|dx1|B_in[7]~136_combout ),
	.datac(\my_regfile|gen_registers[26].regs|dffe7|q~q ),
	.datad(\my_regfile|gen_registers[30].regs|dffe7|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[7]~137_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[7]~137 .lut_mask = 16'hEC64;
defparam \my_processor|dx1|B_in[7]~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y29_N2
cycloneive_lcell_comb \my_processor|dx1|B_in[7]~138 (
// Equation(s):
// \my_processor|dx1|B_in[7]~138_combout  = (\my_processor|ctrl_readRegB[3]~3_combout  & (((\my_processor|ctrl_readRegB[2]~2_combout )))) # (!\my_processor|ctrl_readRegB[3]~3_combout  & ((\my_processor|ctrl_readRegB[2]~2_combout  & 
// ((\my_regfile|gen_registers[20].regs|dffe7|q~q ))) # (!\my_processor|ctrl_readRegB[2]~2_combout  & (\my_regfile|gen_registers[16].regs|dffe7|q~q ))))

	.dataa(\my_regfile|gen_registers[16].regs|dffe7|q~q ),
	.datab(\my_regfile|gen_registers[20].regs|dffe7|q~q ),
	.datac(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datad(\my_processor|ctrl_readRegB[2]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[7]~138_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[7]~138 .lut_mask = 16'hFC0A;
defparam \my_processor|dx1|B_in[7]~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y30_N16
cycloneive_lcell_comb \my_processor|dx1|B_in[7]~139 (
// Equation(s):
// \my_processor|dx1|B_in[7]~139_combout  = (\my_processor|ctrl_readRegB[3]~3_combout  & ((\my_processor|dx1|B_in[7]~138_combout  & ((\my_regfile|gen_registers[28].regs|dffe7|q~q ))) # (!\my_processor|dx1|B_in[7]~138_combout  & 
// (\my_regfile|gen_registers[24].regs|dffe7|q~q )))) # (!\my_processor|ctrl_readRegB[3]~3_combout  & (\my_processor|dx1|B_in[7]~138_combout ))

	.dataa(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datab(\my_processor|dx1|B_in[7]~138_combout ),
	.datac(\my_regfile|gen_registers[24].regs|dffe7|q~q ),
	.datad(\my_regfile|gen_registers[28].regs|dffe7|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[7]~139_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[7]~139 .lut_mask = 16'hEC64;
defparam \my_processor|dx1|B_in[7]~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y30_N26
cycloneive_lcell_comb \my_processor|dx1|B_in[7]~140 (
// Equation(s):
// \my_processor|dx1|B_in[7]~140_combout  = (\my_processor|ctrl_readRegB[1]~1_combout  & ((\my_processor|dx1|B_in[7]~137_combout ) # ((\my_processor|ctrl_readRegB[0]~0_combout )))) # (!\my_processor|ctrl_readRegB[1]~1_combout  & 
// (((!\my_processor|ctrl_readRegB[0]~0_combout  & \my_processor|dx1|B_in[7]~139_combout ))))

	.dataa(\my_processor|dx1|B_in[7]~137_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datac(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datad(\my_processor|dx1|B_in[7]~139_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[7]~140_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[7]~140 .lut_mask = 16'hCBC8;
defparam \my_processor|dx1|B_in[7]~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N8
cycloneive_lcell_comb \my_processor|dx1|B_in[7]~141 (
// Equation(s):
// \my_processor|dx1|B_in[7]~141_combout  = (\my_processor|ctrl_readRegB[2]~2_combout  & (\my_processor|ctrl_readRegB[3]~3_combout )) # (!\my_processor|ctrl_readRegB[2]~2_combout  & ((\my_processor|ctrl_readRegB[3]~3_combout  & 
// (\my_regfile|gen_registers[27].regs|dffe7|q~q )) # (!\my_processor|ctrl_readRegB[3]~3_combout  & ((\my_regfile|gen_registers[19].regs|dffe7|q~q )))))

	.dataa(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datab(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datac(\my_regfile|gen_registers[27].regs|dffe7|q~q ),
	.datad(\my_regfile|gen_registers[19].regs|dffe7|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[7]~141_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[7]~141 .lut_mask = 16'hD9C8;
defparam \my_processor|dx1|B_in[7]~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N26
cycloneive_lcell_comb \my_processor|dx1|B_in[7]~142 (
// Equation(s):
// \my_processor|dx1|B_in[7]~142_combout  = (\my_processor|ctrl_readRegB[2]~2_combout  & ((\my_processor|dx1|B_in[7]~141_combout  & ((\my_regfile|gen_registers[31].regs|dffe7|q~q ))) # (!\my_processor|dx1|B_in[7]~141_combout  & 
// (\my_regfile|gen_registers[23].regs|dffe7|q~q )))) # (!\my_processor|ctrl_readRegB[2]~2_combout  & (((\my_processor|dx1|B_in[7]~141_combout ))))

	.dataa(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datab(\my_regfile|gen_registers[23].regs|dffe7|q~q ),
	.datac(\my_regfile|gen_registers[31].regs|dffe7|q~q ),
	.datad(\my_processor|dx1|B_in[7]~141_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[7]~142_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[7]~142 .lut_mask = 16'hF588;
defparam \my_processor|dx1|B_in[7]~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y30_N24
cycloneive_lcell_comb \my_processor|dx1|B_in[7]~143 (
// Equation(s):
// \my_processor|dx1|B_in[7]~143_combout  = (\my_processor|ctrl_readRegB[0]~0_combout  & ((\my_processor|dx1|B_in[7]~140_combout  & ((\my_processor|dx1|B_in[7]~142_combout ))) # (!\my_processor|dx1|B_in[7]~140_combout  & 
// (\my_processor|dx1|B_in[7]~135_combout )))) # (!\my_processor|ctrl_readRegB[0]~0_combout  & (((\my_processor|dx1|B_in[7]~140_combout ))))

	.dataa(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datab(\my_processor|dx1|B_in[7]~135_combout ),
	.datac(\my_processor|dx1|B_in[7]~140_combout ),
	.datad(\my_processor|dx1|B_in[7]~142_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[7]~143_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[7]~143 .lut_mask = 16'hF858;
defparam \my_processor|dx1|B_in[7]~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y24_N25
dffeas \my_processor|dx1|DXB|dffe7|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|DXB|dffe7|q~0_combout ),
	.asdata(\my_processor|dx1|B_in[7]~143_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\my_processor|dx1|DXB|dffe5|q~10_combout ),
	.sload(\my_processor|ctrl_readRegB[4]~4_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXB|dffe7|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXB|dffe7|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXB|dffe7|q .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y24_N27
dffeas \my_processor|xm1|b|dffe7|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dx1|DXB|dffe7|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|b|dffe7|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|b|dffe7|q .is_wysiwyg = "true";
defparam \my_processor|xm1|b|dffe7|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N26
cycloneive_lcell_comb \my_processor|data[7]~7 (
// Equation(s):
// \my_processor|data[7]~7_combout  = (\my_processor|WM_bypass~3_combout  & ((\my_processor|WM_bypass_data[7]~15_combout ))) # (!\my_processor|WM_bypass~3_combout  & (\my_processor|xm1|b|dffe7|q~q ))

	.dataa(\my_processor|WM_bypass~3_combout ),
	.datab(gnd),
	.datac(\my_processor|xm1|b|dffe7|q~q ),
	.datad(\my_processor|WM_bypass_data[7]~15_combout ),
	.cin(gnd),
	.combout(\my_processor|data[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[7]~7 .lut_mask = 16'hFA50;
defparam \my_processor|data[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y24_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\my_processor|xm1|XMcontrol|dffe5|q~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[7]~7_combout ,\my_processor|data[6]~6_combout }),
	.portaaddr({\my_processor|xm1|XMoutput|dffe11|q~q ,\my_processor|xm1|XMoutput|dffe10|q~q ,\my_processor|xm1|XMoutput|dffe9|q~q ,\my_processor|xm1|XMoutput|dffe8|q~q ,\my_processor|xm1|XMoutput|dffe7|q~q ,\my_processor|xm1|XMoutput|dffe6|q~q ,
\my_processor|xm1|XMoutput|dffe5|q~q ,\my_processor|xm1|XMoutput|dffe4|q~q ,\my_processor|xm1|XMoutput|dffe3|q~q ,\my_processor|xm1|XMoutput|dffe2|q~q ,\my_processor|xm1|XMoutput|dffe1|q~q ,\my_processor|xm1|XMoutput|dffe0|q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .init_file = "notes.mif";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_7ih1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N16
cycloneive_lcell_comb \my_processor|mw1|MWmem|dffe7|q~feeder (
// Equation(s):
// \my_processor|mw1|MWmem|dffe7|q~feeder_combout  = \my_dmem|altsyncram_component|auto_generated|q_a [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|mw1|MWmem|dffe7|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mw1|MWmem|dffe7|q~feeder .lut_mask = 16'hFF00;
defparam \my_processor|mw1|MWmem|dffe7|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y30_N17
dffeas \my_processor|mw1|MWmem|dffe7|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|mw1|MWmem|dffe7|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MWmem|dffe7|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MWmem|dffe7|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MWmem|dffe7|q .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y30_N25
dffeas \my_processor|mw1|MWout|dffe7|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|xm1|XMoutput|dffe7|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MWout|dffe7|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MWout|dffe7|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MWout|dffe7|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N24
cycloneive_lcell_comb \my_processor|WM_bypass_data[7]~14 (
// Equation(s):
// \my_processor|WM_bypass_data[7]~14_combout  = (!\my_processor|mw1|MWctrl|dffe18|q~q  & ((\my_processor|mw1|MWctrl|dffe16|q~q  & (\my_processor|mw1|MWmem|dffe7|q~q )) # (!\my_processor|mw1|MWctrl|dffe16|q~q  & ((\my_processor|mw1|MWout|dffe7|q~q )))))

	.dataa(\my_processor|mw1|MWctrl|dffe18|q~q ),
	.datab(\my_processor|mw1|MWmem|dffe7|q~q ),
	.datac(\my_processor|mw1|MWout|dffe7|q~q ),
	.datad(\my_processor|mw1|MWctrl|dffe16|q~q ),
	.cin(gnd),
	.combout(\my_processor|WM_bypass_data[7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|WM_bypass_data[7]~14 .lut_mask = 16'h4450;
defparam \my_processor|WM_bypass_data[7]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N12
cycloneive_lcell_comb \my_processor|WM_bypass_data[7]~15 (
// Equation(s):
// \my_processor|WM_bypass_data[7]~15_combout  = (\my_processor|WM_bypass_data[7]~14_combout ) # ((\my_processor|mw1|MWctrl|dffe18|q~q  & \my_processor|mw1|MW_oldPC|dffe7|q~q ))

	.dataa(\my_processor|mw1|MWctrl|dffe18|q~q ),
	.datab(gnd),
	.datac(\my_processor|mw1|MW_oldPC|dffe7|q~q ),
	.datad(\my_processor|WM_bypass_data[7]~14_combout ),
	.cin(gnd),
	.combout(\my_processor|WM_bypass_data[7]~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|WM_bypass_data[7]~15 .lut_mask = 16'hFFA0;
defparam \my_processor|WM_bypass_data[7]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N20
cycloneive_lcell_comb \my_processor|alu_B[7]~21 (
// Equation(s):
// \my_processor|alu_B[7]~21_combout  = (\my_processor|alu_B[30]~4_combout  & (((\my_processor|alu_B[30]~0_combout )))) # (!\my_processor|alu_B[30]~4_combout  & ((\my_processor|alu_B[30]~0_combout  & ((\my_processor|dx1|DXIR|dffe7|q~q ))) # 
// (!\my_processor|alu_B[30]~0_combout  & (\my_processor|dx1|DXB|dffe7|q~q ))))

	.dataa(\my_processor|dx1|DXB|dffe7|q~q ),
	.datab(\my_processor|dx1|DXIR|dffe7|q~q ),
	.datac(\my_processor|alu_B[30]~4_combout ),
	.datad(\my_processor|alu_B[30]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_B[7]~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_B[7]~21 .lut_mask = 16'hFC0A;
defparam \my_processor|alu_B[7]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N2
cycloneive_lcell_comb \my_processor|alu_B[7]~22 (
// Equation(s):
// \my_processor|alu_B[7]~22_combout  = (\my_processor|alu_B[30]~4_combout  & ((\my_processor|alu_B[7]~21_combout  & (\my_processor|xm1|XMoutput|dffe7|q~q )) # (!\my_processor|alu_B[7]~21_combout  & ((\my_processor|WM_bypass_data[7]~15_combout ))))) # 
// (!\my_processor|alu_B[30]~4_combout  & (((\my_processor|alu_B[7]~21_combout ))))

	.dataa(\my_processor|xm1|XMoutput|dffe7|q~q ),
	.datab(\my_processor|WM_bypass_data[7]~15_combout ),
	.datac(\my_processor|alu_B[30]~4_combout ),
	.datad(\my_processor|alu_B[7]~21_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_B[7]~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_B[7]~22 .lut_mask = 16'hAFC0;
defparam \my_processor|alu_B[7]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N6
cycloneive_lcell_comb \my_processor|aluer|subtraction|eba_0|orc1 (
// Equation(s):
// \my_processor|aluer|subtraction|eba_0|orc1~combout  = (\my_processor|alu_B[1]~10_combout  & (\my_processor|alu_A[1]~639_combout  & ((\my_processor|alu_A[0]~645_combout ) # (!\my_processor|alu_B[0]~8_combout )))) # (!\my_processor|alu_B[1]~10_combout  & 
// ((\my_processor|alu_A[0]~645_combout ) # ((\my_processor|alu_A[1]~639_combout ) # (!\my_processor|alu_B[0]~8_combout ))))

	.dataa(\my_processor|alu_B[1]~10_combout ),
	.datab(\my_processor|alu_A[0]~645_combout ),
	.datac(\my_processor|alu_B[0]~8_combout ),
	.datad(\my_processor|alu_A[1]~639_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|subtraction|eba_0|orc1~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|subtraction|eba_0|orc1 .lut_mask = 16'hDF45;
defparam \my_processor|aluer|subtraction|eba_0|orc1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N6
cycloneive_lcell_comb \my_processor|aluer|subtraction|eba_0|orc2 (
// Equation(s):
// \my_processor|aluer|subtraction|eba_0|orc2~combout  = (\my_processor|alu_B[2]~12_combout  & (\my_processor|aluer|subtraction|eba_0|orc1~combout  & \my_processor|alu_A[2]~618_combout )) # (!\my_processor|alu_B[2]~12_combout  & 
// ((\my_processor|aluer|subtraction|eba_0|orc1~combout ) # (\my_processor|alu_A[2]~618_combout )))

	.dataa(\my_processor|alu_B[2]~12_combout ),
	.datab(\my_processor|aluer|subtraction|eba_0|orc1~combout ),
	.datac(gnd),
	.datad(\my_processor|alu_A[2]~618_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|subtraction|eba_0|orc2~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|subtraction|eba_0|orc2 .lut_mask = 16'hDD44;
defparam \my_processor|aluer|subtraction|eba_0|orc2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N14
cycloneive_lcell_comb \my_processor|aluer|subtraction|eba_0|orc3 (
// Equation(s):
// \my_processor|aluer|subtraction|eba_0|orc3~combout  = (\my_processor|alu_B[3]~14_combout  & (\my_processor|alu_A[3]~597_combout  & \my_processor|aluer|subtraction|eba_0|orc2~combout )) # (!\my_processor|alu_B[3]~14_combout  & 
// ((\my_processor|alu_A[3]~597_combout ) # (\my_processor|aluer|subtraction|eba_0|orc2~combout )))

	.dataa(\my_processor|alu_B[3]~14_combout ),
	.datab(\my_processor|alu_A[3]~597_combout ),
	.datac(gnd),
	.datad(\my_processor|aluer|subtraction|eba_0|orc2~combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|subtraction|eba_0|orc3~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|subtraction|eba_0|orc3 .lut_mask = 16'hDD44;
defparam \my_processor|aluer|subtraction|eba_0|orc3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N2
cycloneive_lcell_comb \my_processor|aluer|subtraction|eba_0|orc4 (
// Equation(s):
// \my_processor|aluer|subtraction|eba_0|orc4~combout  = (\my_processor|alu_A[4]~576_combout  & ((\my_processor|aluer|subtraction|eba_0|orc3~combout ) # (!\my_processor|alu_B[4]~16_combout ))) # (!\my_processor|alu_A[4]~576_combout  & 
// (\my_processor|aluer|subtraction|eba_0|orc3~combout  & !\my_processor|alu_B[4]~16_combout ))

	.dataa(gnd),
	.datab(\my_processor|alu_A[4]~576_combout ),
	.datac(\my_processor|aluer|subtraction|eba_0|orc3~combout ),
	.datad(\my_processor|alu_B[4]~16_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|subtraction|eba_0|orc4~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|subtraction|eba_0|orc4 .lut_mask = 16'hC0FC;
defparam \my_processor|aluer|subtraction|eba_0|orc4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N24
cycloneive_lcell_comb \my_processor|aluer|subtraction|eba_0|orc5 (
// Equation(s):
// \my_processor|aluer|subtraction|eba_0|orc5~combout  = (\my_processor|alu_B[5]~18_combout  & (\my_processor|alu_A[5]~555_combout  & \my_processor|aluer|subtraction|eba_0|orc4~combout )) # (!\my_processor|alu_B[5]~18_combout  & 
// ((\my_processor|alu_A[5]~555_combout ) # (\my_processor|aluer|subtraction|eba_0|orc4~combout )))

	.dataa(\my_processor|alu_B[5]~18_combout ),
	.datab(gnd),
	.datac(\my_processor|alu_A[5]~555_combout ),
	.datad(\my_processor|aluer|subtraction|eba_0|orc4~combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|subtraction|eba_0|orc5~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|subtraction|eba_0|orc5 .lut_mask = 16'hF550;
defparam \my_processor|aluer|subtraction|eba_0|orc5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N20
cycloneive_lcell_comb \my_processor|aluer|subtraction|eba_0|orc6 (
// Equation(s):
// \my_processor|aluer|subtraction|eba_0|orc6~combout  = (\my_processor|alu_A[6]~534_combout  & ((\my_processor|aluer|subtraction|eba_0|orc5~combout ) # (!\my_processor|alu_B[6]~20_combout ))) # (!\my_processor|alu_A[6]~534_combout  & 
// (!\my_processor|alu_B[6]~20_combout  & \my_processor|aluer|subtraction|eba_0|orc5~combout ))

	.dataa(\my_processor|alu_A[6]~534_combout ),
	.datab(\my_processor|alu_B[6]~20_combout ),
	.datac(gnd),
	.datad(\my_processor|aluer|subtraction|eba_0|orc5~combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|subtraction|eba_0|orc6~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|subtraction|eba_0|orc6 .lut_mask = 16'hBB22;
defparam \my_processor|aluer|subtraction|eba_0|orc6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N10
cycloneive_lcell_comb \my_processor|aluer|subtraction|eba_0|orc7 (
// Equation(s):
// \my_processor|aluer|subtraction|eba_0|orc7~combout  = (\my_processor|alu_B[7]~22_combout  & (\my_processor|alu_A[7]~513_combout  & \my_processor|aluer|subtraction|eba_0|orc6~combout )) # (!\my_processor|alu_B[7]~22_combout  & 
// ((\my_processor|alu_A[7]~513_combout ) # (\my_processor|aluer|subtraction|eba_0|orc6~combout )))

	.dataa(\my_processor|alu_B[7]~22_combout ),
	.datab(gnd),
	.datac(\my_processor|alu_A[7]~513_combout ),
	.datad(\my_processor|aluer|subtraction|eba_0|orc6~combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|subtraction|eba_0|orc7~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|subtraction|eba_0|orc7 .lut_mask = 16'hF550;
defparam \my_processor|aluer|subtraction|eba_0|orc7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N16
cycloneive_lcell_comb \my_processor|aluer|subtraction|eba_1|orc0 (
// Equation(s):
// \my_processor|aluer|subtraction|eba_1|orc0~combout  = (\my_processor|alu_B[8]~24_combout  & (\my_processor|alu_A[8]~492_combout  & \my_processor|aluer|subtraction|eba_0|orc7~combout )) # (!\my_processor|alu_B[8]~24_combout  & 
// ((\my_processor|alu_A[8]~492_combout ) # (\my_processor|aluer|subtraction|eba_0|orc7~combout )))

	.dataa(\my_processor|alu_B[8]~24_combout ),
	.datab(\my_processor|alu_A[8]~492_combout ),
	.datac(gnd),
	.datad(\my_processor|aluer|subtraction|eba_0|orc7~combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|subtraction|eba_1|orc0~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|subtraction|eba_1|orc0 .lut_mask = 16'hDD44;
defparam \my_processor|aluer|subtraction|eba_1|orc0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N26
cycloneive_lcell_comb \my_processor|aluer|subtraction|eba_1|xor_sum1 (
// Equation(s):
// \my_processor|aluer|subtraction|eba_1|xor_sum1~combout  = \my_processor|alu_A[9]~471_combout  $ (\my_processor|alu_B[9]~26_combout  $ (\my_processor|aluer|subtraction|eba_1|orc0~combout ))

	.dataa(\my_processor|alu_A[9]~471_combout ),
	.datab(\my_processor|alu_B[9]~26_combout ),
	.datac(gnd),
	.datad(\my_processor|aluer|subtraction|eba_1|orc0~combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|subtraction|eba_1|xor_sum1~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|subtraction|eba_1|xor_sum1 .lut_mask = 16'h9966;
defparam \my_processor|aluer|subtraction|eba_1|xor_sum1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N30
cycloneive_lcell_comb \my_processor|aluer|addition|eba_1|xor_sum1 (
// Equation(s):
// \my_processor|aluer|addition|eba_1|xor_sum1~combout  = \my_processor|alu_B[9]~26_combout  $ (\my_processor|alu_A[9]~471_combout  $ (((\my_processor|aluer|addition|eba_1|orc0~0_combout ) # (\my_processor|aluer|addition|eba_1|orc0~1_combout ))))

	.dataa(\my_processor|alu_B[9]~26_combout ),
	.datab(\my_processor|alu_A[9]~471_combout ),
	.datac(\my_processor|aluer|addition|eba_1|orc0~0_combout ),
	.datad(\my_processor|aluer|addition|eba_1|orc0~1_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|addition|eba_1|xor_sum1~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|addition|eba_1|xor_sum1 .lut_mask = 16'h9996;
defparam \my_processor|aluer|addition|eba_1|xor_sum1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N2
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[9]~49 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[9]~49_combout  = (\my_processor|alu_op[1]~1_combout  & (((\my_processor|alu_op[0]~0_combout )))) # (!\my_processor|alu_op[1]~1_combout  & ((\my_processor|alu_op[0]~0_combout  & 
// (!\my_processor|aluer|subtraction|eba_1|xor_sum1~combout )) # (!\my_processor|alu_op[0]~0_combout  & ((\my_processor|aluer|addition|eba_1|xor_sum1~combout )))))

	.dataa(\my_processor|alu_op[1]~1_combout ),
	.datab(\my_processor|aluer|subtraction|eba_1|xor_sum1~combout ),
	.datac(\my_processor|alu_op[0]~0_combout ),
	.datad(\my_processor|aluer|addition|eba_1|xor_sum1~combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[9]~49_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[9]~49 .lut_mask = 16'hB5B0;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[9]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N8
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[9]~50 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[9]~50_combout  = (\my_processor|alu_op[1]~1_combout  & ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[9]~49_combout  & ((\my_processor|alu_B[9]~26_combout ) # 
// (\my_processor|alu_A[9]~471_combout ))) # (!\my_processor|aluer|mux_for_alu_out|mux_results|register_out[9]~49_combout  & (\my_processor|alu_B[9]~26_combout  & \my_processor|alu_A[9]~471_combout )))) # (!\my_processor|alu_op[1]~1_combout  & 
// (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[9]~49_combout ))

	.dataa(\my_processor|alu_op[1]~1_combout ),
	.datab(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[9]~49_combout ),
	.datac(\my_processor|alu_B[9]~26_combout ),
	.datad(\my_processor|alu_A[9]~471_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[9]~50_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[9]~50 .lut_mask = 16'hECC4;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[9]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N28
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[9]~51 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[9]~51_combout  = (\my_processor|dx1|DXIR|dffe7|q~q  & (\my_processor|alu_op[0]~0_combout )) # (!\my_processor|dx1|DXIR|dffe7|q~q  & ((\my_processor|alu_op[0]~0_combout  & 
// (\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[8]~18_combout )) # (!\my_processor|alu_op[0]~0_combout  & ((\my_processor|aluer|shift_logical_left|mux_one_shifted[10]~16_combout )))))

	.dataa(\my_processor|dx1|DXIR|dffe7|q~q ),
	.datab(\my_processor|alu_op[0]~0_combout ),
	.datac(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[8]~18_combout ),
	.datad(\my_processor|aluer|shift_logical_left|mux_one_shifted[10]~16_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[9]~51_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[9]~51 .lut_mask = 16'hD9C8;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[9]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y29_N2
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_one_shifted[7]~10 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_one_shifted[7]~10_combout  = (\my_processor|dx1|DXIR|dffe9|q~q  & ((\my_processor|alu_A[2]~618_combout ))) # (!\my_processor|dx1|DXIR|dffe9|q~q  & (\my_processor|alu_A[6]~534_combout ))

	.dataa(gnd),
	.datab(\my_processor|alu_A[6]~534_combout ),
	.datac(\my_processor|alu_A[2]~618_combout ),
	.datad(\my_processor|dx1|DXIR|dffe9|q~q ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_one_shifted[7]~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[7]~10 .lut_mask = 16'hF0CC;
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[7]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y29_N4
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_one_shifted[9]~15 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_one_shifted[9]~15_combout  = (\my_processor|aluer|shift_logical_left|mux_one_shifted[9]~14_combout  & ((\my_processor|dx1|DXIR|dffe8|q~q  & ((\my_processor|aluer|shift_logical_left|mux_one_shifted[7]~10_combout 
// ))) # (!\my_processor|dx1|DXIR|dffe8|q~q  & (\my_processor|aluer|shift_logical_left|mux_two_shifted[10]~3_combout ))))

	.dataa(\my_processor|aluer|shift_logical_left|mux_two_shifted[10]~3_combout ),
	.datab(\my_processor|aluer|shift_logical_left|mux_one_shifted[7]~10_combout ),
	.datac(\my_processor|dx1|DXIR|dffe8|q~q ),
	.datad(\my_processor|aluer|shift_logical_left|mux_one_shifted[9]~14_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_one_shifted[9]~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[9]~15 .lut_mask = 16'hCA00;
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[9]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N2
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[9]~52 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[9]~52_combout  = (\my_processor|dx1|DXIR|dffe7|q~q  & ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[9]~51_combout  & 
// ((\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[9]~19_combout ))) # (!\my_processor|aluer|mux_for_alu_out|mux_results|register_out[9]~51_combout  & (\my_processor|aluer|shift_logical_left|mux_one_shifted[9]~15_combout )))) # 
// (!\my_processor|dx1|DXIR|dffe7|q~q  & (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[9]~51_combout ))

	.dataa(\my_processor|dx1|DXIR|dffe7|q~q ),
	.datab(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[9]~51_combout ),
	.datac(\my_processor|aluer|shift_logical_left|mux_one_shifted[9]~15_combout ),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[9]~19_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[9]~52_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[9]~52 .lut_mask = 16'hEC64;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[9]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N18
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[9]~53 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[9]~53_combout  = (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout  & ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[9]~52_combout ) # 
// ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[9]~50_combout  & \my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout )))) # (!\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout  & 
// (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[9]~50_combout  & (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout )))

	.dataa(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout ),
	.datab(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[9]~50_combout ),
	.datac(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout ),
	.datad(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[9]~52_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[9]~53_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[9]~53 .lut_mask = 16'hEAC0;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[9]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y28_N19
dffeas \my_processor|xm1|XMoutput|dffe9|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[9]~53_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|XMoutput|dffe9|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|XMoutput|dffe9|q .is_wysiwyg = "true";
defparam \my_processor|xm1|XMoutput|dffe9|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N18
cycloneive_lcell_comb \my_processor|mw1|MWmem|dffe16|q~feeder (
// Equation(s):
// \my_processor|mw1|MWmem|dffe16|q~feeder_combout  = \my_dmem|altsyncram_component|auto_generated|q_a [16]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\my_processor|mw1|MWmem|dffe16|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mw1|MWmem|dffe16|q~feeder .lut_mask = 16'hFF00;
defparam \my_processor|mw1|MWmem|dffe16|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y30_N19
dffeas \my_processor|mw1|MWmem|dffe16|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|mw1|MWmem|dffe16|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MWmem|dffe16|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MWmem|dffe16|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MWmem|dffe16|q .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y30_N11
dffeas \my_processor|mw1|MWout|dffe16|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|xm1|XMoutput|dffe16|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MWout|dffe16|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MWout|dffe16|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MWout|dffe16|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N10
cycloneive_lcell_comb \my_processor|WM_bypass_data[16]~32 (
// Equation(s):
// \my_processor|WM_bypass_data[16]~32_combout  = (!\my_processor|mw1|MWctrl|dffe18|q~q  & ((\my_processor|mw1|MWctrl|dffe16|q~q  & (\my_processor|mw1|MWmem|dffe16|q~q )) # (!\my_processor|mw1|MWctrl|dffe16|q~q  & ((\my_processor|mw1|MWout|dffe16|q~q )))))

	.dataa(\my_processor|mw1|MWctrl|dffe16|q~q ),
	.datab(\my_processor|mw1|MWmem|dffe16|q~q ),
	.datac(\my_processor|mw1|MWout|dffe16|q~q ),
	.datad(\my_processor|mw1|MWctrl|dffe18|q~q ),
	.cin(gnd),
	.combout(\my_processor|WM_bypass_data[16]~32_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|WM_bypass_data[16]~32 .lut_mask = 16'h00D8;
defparam \my_processor|WM_bypass_data[16]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N4
cycloneive_lcell_comb \my_processor|WM_bypass_data[16]~33 (
// Equation(s):
// \my_processor|WM_bypass_data[16]~33_combout  = (\my_processor|WM_bypass_data[16]~32_combout ) # ((\my_processor|mw1|MWctrl|dffe18|q~q  & \my_processor|mw1|MW_oldPC|dffe16|q~q ))

	.dataa(\my_processor|mw1|MWctrl|dffe18|q~q ),
	.datab(gnd),
	.datac(\my_processor|mw1|MW_oldPC|dffe16|q~q ),
	.datad(\my_processor|WM_bypass_data[16]~32_combout ),
	.cin(gnd),
	.combout(\my_processor|WM_bypass_data[16]~33_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|WM_bypass_data[16]~33 .lut_mask = 16'hFFA0;
defparam \my_processor|WM_bypass_data[16]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y25_N25
dffeas \my_regfile|gen_registers[7].regs|dffe16|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[16]~33_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[7].regs|dffe16|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[7].regs|dffe16|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[7].regs|dffe16|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N26
cycloneive_lcell_comb \my_processor|dx1|B_in[16]~288 (
// Equation(s):
// \my_processor|dx1|B_in[16]~288_combout  = (\my_processor|ctrl_readRegB[0]~0_combout  & (((\my_processor|ctrl_readRegB[1]~1_combout )))) # (!\my_processor|ctrl_readRegB[0]~0_combout  & ((\my_processor|ctrl_readRegB[1]~1_combout  & 
// ((\my_regfile|gen_registers[6].regs|dffe16|q~q ))) # (!\my_processor|ctrl_readRegB[1]~1_combout  & (\my_regfile|gen_registers[4].regs|dffe16|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datab(\my_regfile|gen_registers[4].regs|dffe16|q~q ),
	.datac(\my_regfile|gen_registers[6].regs|dffe16|q~q ),
	.datad(\my_processor|ctrl_readRegB[1]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[16]~288_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[16]~288 .lut_mask = 16'hFA44;
defparam \my_processor|dx1|B_in[16]~288 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N18
cycloneive_lcell_comb \my_processor|dx1|B_in[16]~289 (
// Equation(s):
// \my_processor|dx1|B_in[16]~289_combout  = (\my_processor|ctrl_readRegB[0]~0_combout  & ((\my_processor|dx1|B_in[16]~288_combout  & (\my_regfile|gen_registers[7].regs|dffe16|q~q )) # (!\my_processor|dx1|B_in[16]~288_combout  & 
// ((\my_regfile|gen_registers[5].regs|dffe16|q~q ))))) # (!\my_processor|ctrl_readRegB[0]~0_combout  & (((\my_processor|dx1|B_in[16]~288_combout ))))

	.dataa(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datab(\my_regfile|gen_registers[7].regs|dffe16|q~q ),
	.datac(\my_regfile|gen_registers[5].regs|dffe16|q~q ),
	.datad(\my_processor|dx1|B_in[16]~288_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[16]~289_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[16]~289 .lut_mask = 16'hDDA0;
defparam \my_processor|dx1|B_in[16]~289 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N10
cycloneive_lcell_comb \my_processor|dx1|B_in[16]~291 (
// Equation(s):
// \my_processor|dx1|B_in[16]~291_combout  = (\my_processor|ctrl_readRegB[1]~1_combout  & (((\my_processor|ctrl_readRegB[0]~0_combout )))) # (!\my_processor|ctrl_readRegB[1]~1_combout  & ((\my_processor|ctrl_readRegB[0]~0_combout  & 
// ((\my_regfile|gen_registers[9].regs|dffe16|q~q ))) # (!\my_processor|ctrl_readRegB[0]~0_combout  & (\my_regfile|gen_registers[8].regs|dffe16|q~q ))))

	.dataa(\my_regfile|gen_registers[8].regs|dffe16|q~q ),
	.datab(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datac(\my_regfile|gen_registers[9].regs|dffe16|q~q ),
	.datad(\my_processor|ctrl_readRegB[0]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[16]~291_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[16]~291 .lut_mask = 16'hFC22;
defparam \my_processor|dx1|B_in[16]~291 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N28
cycloneive_lcell_comb \my_processor|dx1|B_in[16]~292 (
// Equation(s):
// \my_processor|dx1|B_in[16]~292_combout  = (\my_processor|ctrl_readRegB[1]~1_combout  & ((\my_processor|dx1|B_in[16]~291_combout  & (\my_regfile|gen_registers[11].regs|dffe16|q~q )) # (!\my_processor|dx1|B_in[16]~291_combout  & 
// ((\my_regfile|gen_registers[10].regs|dffe16|q~q ))))) # (!\my_processor|ctrl_readRegB[1]~1_combout  & (((\my_processor|dx1|B_in[16]~291_combout ))))

	.dataa(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datab(\my_regfile|gen_registers[11].regs|dffe16|q~q ),
	.datac(\my_regfile|gen_registers[10].regs|dffe16|q~q ),
	.datad(\my_processor|dx1|B_in[16]~291_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[16]~292_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[16]~292 .lut_mask = 16'hDDA0;
defparam \my_processor|dx1|B_in[16]~292 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N0
cycloneive_lcell_comb \my_processor|dx1|B_in[16]~290 (
// Equation(s):
// \my_processor|dx1|B_in[16]~290_combout  = (\my_processor|dx1|DXB|dffe5|q~11_combout  & (((\my_processor|dx1|DXB|dffe5|q~9_combout )))) # (!\my_processor|dx1|DXB|dffe5|q~11_combout  & ((\my_processor|dx1|DXB|dffe5|q~9_combout  & 
// ((\my_regfile|gen_registers[3].regs|dffe16|q~q ))) # (!\my_processor|dx1|DXB|dffe5|q~9_combout  & (\my_regfile|gen_registers[2].regs|dffe16|q~q ))))

	.dataa(\my_regfile|gen_registers[2].regs|dffe16|q~q ),
	.datab(\my_processor|dx1|DXB|dffe5|q~11_combout ),
	.datac(\my_regfile|gen_registers[3].regs|dffe16|q~q ),
	.datad(\my_processor|dx1|DXB|dffe5|q~9_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[16]~290_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[16]~290 .lut_mask = 16'hFC22;
defparam \my_processor|dx1|B_in[16]~290 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N12
cycloneive_lcell_comb \my_processor|dx1|B_in[16]~293 (
// Equation(s):
// \my_processor|dx1|B_in[16]~293_combout  = (\my_processor|dx1|DXB|dffe5|q~11_combout  & ((\my_processor|dx1|B_in[16]~290_combout  & ((\my_processor|dx1|B_in[16]~292_combout ))) # (!\my_processor|dx1|B_in[16]~290_combout  & 
// (\my_processor|dx1|B_in[16]~289_combout )))) # (!\my_processor|dx1|DXB|dffe5|q~11_combout  & (((\my_processor|dx1|B_in[16]~290_combout ))))

	.dataa(\my_processor|dx1|B_in[16]~289_combout ),
	.datab(\my_processor|dx1|B_in[16]~292_combout ),
	.datac(\my_processor|dx1|DXB|dffe5|q~11_combout ),
	.datad(\my_processor|dx1|B_in[16]~290_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[16]~293_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[16]~293 .lut_mask = 16'hCFA0;
defparam \my_processor|dx1|B_in[16]~293 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N26
cycloneive_lcell_comb \my_processor|dx1|B_in[16]~294 (
// Equation(s):
// \my_processor|dx1|B_in[16]~294_combout  = (\my_processor|ctrl_readRegB[1]~1_combout  & (((\my_regfile|gen_registers[14].regs|dffe16|q~q ) # (\my_processor|ctrl_readRegB[0]~0_combout )))) # (!\my_processor|ctrl_readRegB[1]~1_combout  & 
// (\my_regfile|gen_registers[12].regs|dffe16|q~q  & ((!\my_processor|ctrl_readRegB[0]~0_combout ))))

	.dataa(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datab(\my_regfile|gen_registers[12].regs|dffe16|q~q ),
	.datac(\my_regfile|gen_registers[14].regs|dffe16|q~q ),
	.datad(\my_processor|ctrl_readRegB[0]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[16]~294_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[16]~294 .lut_mask = 16'hAAE4;
defparam \my_processor|dx1|B_in[16]~294 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N0
cycloneive_lcell_comb \my_processor|dx1|B_in[16]~295 (
// Equation(s):
// \my_processor|dx1|B_in[16]~295_combout  = (\my_processor|dx1|B_in[16]~294_combout  & ((\my_regfile|gen_registers[15].regs|dffe16|q~q ) # ((!\my_processor|ctrl_readRegB[0]~0_combout )))) # (!\my_processor|dx1|B_in[16]~294_combout  & 
// (((\my_regfile|gen_registers[13].regs|dffe16|q~q  & \my_processor|ctrl_readRegB[0]~0_combout ))))

	.dataa(\my_processor|dx1|B_in[16]~294_combout ),
	.datab(\my_regfile|gen_registers[15].regs|dffe16|q~q ),
	.datac(\my_regfile|gen_registers[13].regs|dffe16|q~q ),
	.datad(\my_processor|ctrl_readRegB[0]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[16]~295_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[16]~295 .lut_mask = 16'hD8AA;
defparam \my_processor|dx1|B_in[16]~295 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N16
cycloneive_lcell_comb \my_processor|dx1|DXB|dffe16|q~0 (
// Equation(s):
// \my_processor|dx1|DXB|dffe16|q~0_combout  = (\my_processor|dx1|DXB|dffe5|q~12_combout  & ((\my_processor|dx1|B_in[16]~295_combout ))) # (!\my_processor|dx1|DXB|dffe5|q~12_combout  & (\my_processor|dx1|B_in[16]~293_combout ))

	.dataa(\my_processor|dx1|B_in[16]~293_combout ),
	.datab(\my_processor|dx1|DXB|dffe5|q~12_combout ),
	.datac(gnd),
	.datad(\my_processor|dx1|B_in[16]~295_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|DXB|dffe16|q~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|DXB|dffe16|q~0 .lut_mask = 16'hEE22;
defparam \my_processor|dx1|DXB|dffe16|q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y28_N20
cycloneive_lcell_comb \my_processor|dx1|B_in[16]~303 (
// Equation(s):
// \my_processor|dx1|B_in[16]~303_combout  = (\my_processor|ctrl_readRegB[3]~3_combout  & (((\my_regfile|gen_registers[27].regs|dffe16|q~q ) # (\my_processor|ctrl_readRegB[2]~2_combout )))) # (!\my_processor|ctrl_readRegB[3]~3_combout  & 
// (\my_regfile|gen_registers[19].regs|dffe16|q~q  & ((!\my_processor|ctrl_readRegB[2]~2_combout ))))

	.dataa(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datab(\my_regfile|gen_registers[19].regs|dffe16|q~q ),
	.datac(\my_regfile|gen_registers[27].regs|dffe16|q~q ),
	.datad(\my_processor|ctrl_readRegB[2]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[16]~303_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[16]~303 .lut_mask = 16'hAAE4;
defparam \my_processor|dx1|B_in[16]~303 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y28_N26
cycloneive_lcell_comb \my_processor|dx1|B_in[16]~304 (
// Equation(s):
// \my_processor|dx1|B_in[16]~304_combout  = (\my_processor|ctrl_readRegB[2]~2_combout  & ((\my_processor|dx1|B_in[16]~303_combout  & ((\my_regfile|gen_registers[31].regs|dffe16|q~q ))) # (!\my_processor|dx1|B_in[16]~303_combout  & 
// (\my_regfile|gen_registers[23].regs|dffe16|q~q )))) # (!\my_processor|ctrl_readRegB[2]~2_combout  & (\my_processor|dx1|B_in[16]~303_combout ))

	.dataa(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datab(\my_processor|dx1|B_in[16]~303_combout ),
	.datac(\my_regfile|gen_registers[23].regs|dffe16|q~q ),
	.datad(\my_regfile|gen_registers[31].regs|dffe16|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[16]~304_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[16]~304 .lut_mask = 16'hEC64;
defparam \my_processor|dx1|B_in[16]~304 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y28_N14
cycloneive_lcell_comb \my_processor|dx1|B_in[16]~300 (
// Equation(s):
// \my_processor|dx1|B_in[16]~300_combout  = (\my_processor|ctrl_readRegB[3]~3_combout  & (((\my_processor|ctrl_readRegB[2]~2_combout )))) # (!\my_processor|ctrl_readRegB[3]~3_combout  & ((\my_processor|ctrl_readRegB[2]~2_combout  & 
// ((\my_regfile|gen_registers[20].regs|dffe16|q~q ))) # (!\my_processor|ctrl_readRegB[2]~2_combout  & (\my_regfile|gen_registers[16].regs|dffe16|q~q ))))

	.dataa(\my_regfile|gen_registers[16].regs|dffe16|q~q ),
	.datab(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datac(\my_regfile|gen_registers[20].regs|dffe16|q~q ),
	.datad(\my_processor|ctrl_readRegB[2]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[16]~300_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[16]~300 .lut_mask = 16'hFC22;
defparam \my_processor|dx1|B_in[16]~300 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y28_N0
cycloneive_lcell_comb \my_processor|dx1|B_in[16]~301 (
// Equation(s):
// \my_processor|dx1|B_in[16]~301_combout  = (\my_processor|dx1|B_in[16]~300_combout  & ((\my_regfile|gen_registers[28].regs|dffe16|q~q ) # ((!\my_processor|ctrl_readRegB[3]~3_combout )))) # (!\my_processor|dx1|B_in[16]~300_combout  & 
// (((\my_regfile|gen_registers[24].regs|dffe16|q~q  & \my_processor|ctrl_readRegB[3]~3_combout ))))

	.dataa(\my_regfile|gen_registers[28].regs|dffe16|q~q ),
	.datab(\my_processor|dx1|B_in[16]~300_combout ),
	.datac(\my_regfile|gen_registers[24].regs|dffe16|q~q ),
	.datad(\my_processor|ctrl_readRegB[3]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[16]~301_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[16]~301 .lut_mask = 16'hB8CC;
defparam \my_processor|dx1|B_in[16]~301 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y30_N26
cycloneive_lcell_comb \my_processor|dx1|B_in[16]~298 (
// Equation(s):
// \my_processor|dx1|B_in[16]~298_combout  = (\my_processor|ctrl_readRegB[2]~2_combout  & (((\my_processor|ctrl_readRegB[3]~3_combout )))) # (!\my_processor|ctrl_readRegB[2]~2_combout  & ((\my_processor|ctrl_readRegB[3]~3_combout  & 
// ((\my_regfile|gen_registers[25].regs|dffe16|q~q ))) # (!\my_processor|ctrl_readRegB[3]~3_combout  & (\my_regfile|gen_registers[17].regs|dffe16|q~q ))))

	.dataa(\my_regfile|gen_registers[17].regs|dffe16|q~q ),
	.datab(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datac(\my_regfile|gen_registers[25].regs|dffe16|q~q ),
	.datad(\my_processor|ctrl_readRegB[3]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[16]~298_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[16]~298 .lut_mask = 16'hFC22;
defparam \my_processor|dx1|B_in[16]~298 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y30_N12
cycloneive_lcell_comb \my_processor|dx1|B_in[16]~299 (
// Equation(s):
// \my_processor|dx1|B_in[16]~299_combout  = (\my_processor|dx1|B_in[16]~298_combout  & (((\my_regfile|gen_registers[29].regs|dffe16|q~q )) # (!\my_processor|ctrl_readRegB[2]~2_combout ))) # (!\my_processor|dx1|B_in[16]~298_combout  & 
// (\my_processor|ctrl_readRegB[2]~2_combout  & (\my_regfile|gen_registers[21].regs|dffe16|q~q )))

	.dataa(\my_processor|dx1|B_in[16]~298_combout ),
	.datab(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datac(\my_regfile|gen_registers[21].regs|dffe16|q~q ),
	.datad(\my_regfile|gen_registers[29].regs|dffe16|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[16]~299_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[16]~299 .lut_mask = 16'hEA62;
defparam \my_processor|dx1|B_in[16]~299 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y28_N20
cycloneive_lcell_comb \my_processor|dx1|B_in[16]~302 (
// Equation(s):
// \my_processor|dx1|B_in[16]~302_combout  = (\my_processor|ctrl_readRegB[1]~1_combout  & (\my_processor|ctrl_readRegB[0]~0_combout )) # (!\my_processor|ctrl_readRegB[1]~1_combout  & ((\my_processor|ctrl_readRegB[0]~0_combout  & 
// ((\my_processor|dx1|B_in[16]~299_combout ))) # (!\my_processor|ctrl_readRegB[0]~0_combout  & (\my_processor|dx1|B_in[16]~301_combout ))))

	.dataa(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datac(\my_processor|dx1|B_in[16]~301_combout ),
	.datad(\my_processor|dx1|B_in[16]~299_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[16]~302_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[16]~302 .lut_mask = 16'hDC98;
defparam \my_processor|dx1|B_in[16]~302 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y31_N16
cycloneive_lcell_comb \my_processor|dx1|B_in[16]~296 (
// Equation(s):
// \my_processor|dx1|B_in[16]~296_combout  = (\my_processor|ctrl_readRegB[3]~3_combout  & (((\my_processor|ctrl_readRegB[2]~2_combout )))) # (!\my_processor|ctrl_readRegB[3]~3_combout  & ((\my_processor|ctrl_readRegB[2]~2_combout  & 
// ((\my_regfile|gen_registers[22].regs|dffe16|q~q ))) # (!\my_processor|ctrl_readRegB[2]~2_combout  & (\my_regfile|gen_registers[18].regs|dffe16|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datab(\my_regfile|gen_registers[18].regs|dffe16|q~q ),
	.datac(\my_regfile|gen_registers[22].regs|dffe16|q~q ),
	.datad(\my_processor|ctrl_readRegB[2]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[16]~296_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[16]~296 .lut_mask = 16'hFA44;
defparam \my_processor|dx1|B_in[16]~296 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y31_N0
cycloneive_lcell_comb \my_processor|dx1|B_in[16]~297 (
// Equation(s):
// \my_processor|dx1|B_in[16]~297_combout  = (\my_processor|dx1|B_in[16]~296_combout  & (((\my_regfile|gen_registers[30].regs|dffe16|q~q ) # (!\my_processor|ctrl_readRegB[3]~3_combout )))) # (!\my_processor|dx1|B_in[16]~296_combout  & 
// (\my_regfile|gen_registers[26].regs|dffe16|q~q  & ((\my_processor|ctrl_readRegB[3]~3_combout ))))

	.dataa(\my_processor|dx1|B_in[16]~296_combout ),
	.datab(\my_regfile|gen_registers[26].regs|dffe16|q~q ),
	.datac(\my_regfile|gen_registers[30].regs|dffe16|q~q ),
	.datad(\my_processor|ctrl_readRegB[3]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[16]~297_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[16]~297 .lut_mask = 16'hE4AA;
defparam \my_processor|dx1|B_in[16]~297 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y28_N6
cycloneive_lcell_comb \my_processor|dx1|B_in[16]~305 (
// Equation(s):
// \my_processor|dx1|B_in[16]~305_combout  = (\my_processor|dx1|B_in[16]~302_combout  & ((\my_processor|dx1|B_in[16]~304_combout ) # ((!\my_processor|ctrl_readRegB[1]~1_combout )))) # (!\my_processor|dx1|B_in[16]~302_combout  & 
// (((\my_processor|dx1|B_in[16]~297_combout  & \my_processor|ctrl_readRegB[1]~1_combout ))))

	.dataa(\my_processor|dx1|B_in[16]~304_combout ),
	.datab(\my_processor|dx1|B_in[16]~302_combout ),
	.datac(\my_processor|dx1|B_in[16]~297_combout ),
	.datad(\my_processor|ctrl_readRegB[1]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[16]~305_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[16]~305 .lut_mask = 16'hB8CC;
defparam \my_processor|dx1|B_in[16]~305 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y24_N17
dffeas \my_processor|dx1|DXB|dffe16|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|DXB|dffe16|q~0_combout ),
	.asdata(\my_processor|dx1|B_in[16]~305_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\my_processor|dx1|DXB|dffe5|q~10_combout ),
	.sload(\my_processor|ctrl_readRegB[4]~4_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXB|dffe16|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXB|dffe16|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXB|dffe16|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N28
cycloneive_lcell_comb \my_processor|PCadder_branch|eba_2|xor_sum0~0 (
// Equation(s):
// \my_processor|PCadder_branch|eba_2|xor_sum0~0_combout  = \my_processor|dx1|FDPC|dffe16|q~q  $ (\my_processor|dx1|DXIR|dffe16|q~q  $ (\my_processor|PCadder_branch|eba_1|orc7~0_combout ))

	.dataa(\my_processor|dx1|FDPC|dffe16|q~q ),
	.datab(gnd),
	.datac(\my_processor|dx1|DXIR|dffe16|q~q ),
	.datad(\my_processor|PCadder_branch|eba_1|orc7~0_combout ),
	.cin(gnd),
	.combout(\my_processor|PCadder_branch|eba_2|xor_sum0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder_branch|eba_2|xor_sum0~0 .lut_mask = 16'hA55A;
defparam \my_processor|PCadder_branch|eba_2|xor_sum0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N24
cycloneive_lcell_comb \my_processor|PC_calculated[16]~70 (
// Equation(s):
// \my_processor|PC_calculated[16]~70_combout  = (\my_processor|flush~1_combout  & ((\my_processor|dx1|FDPC|dffe16|q~q ) # ((\my_processor|PC|dffe26|q~0_combout )))) # (!\my_processor|flush~1_combout  & (((!\my_processor|PC|dffe26|q~0_combout  & 
// \my_processor|dx1|DXIR|dffe16|q~q ))))

	.dataa(\my_processor|flush~1_combout ),
	.datab(\my_processor|dx1|FDPC|dffe16|q~q ),
	.datac(\my_processor|PC|dffe26|q~0_combout ),
	.datad(\my_processor|dx1|DXIR|dffe16|q~q ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[16]~70_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[16]~70 .lut_mask = 16'hADA8;
defparam \my_processor|PC_calculated[16]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N10
cycloneive_lcell_comb \my_processor|PC_calculated[16]~71 (
// Equation(s):
// \my_processor|PC_calculated[16]~71_combout  = (\my_processor|PC|dffe26|q~0_combout  & ((\my_processor|PC_calculated[16]~70_combout  & ((\my_processor|PCadder_branch|eba_2|xor_sum0~0_combout ))) # (!\my_processor|PC_calculated[16]~70_combout  & 
// (\my_processor|dx1|DXB|dffe16|q~q )))) # (!\my_processor|PC|dffe26|q~0_combout  & (((\my_processor|PC_calculated[16]~70_combout ))))

	.dataa(\my_processor|dx1|DXB|dffe16|q~q ),
	.datab(\my_processor|PCadder_branch|eba_2|xor_sum0~0_combout ),
	.datac(\my_processor|PC|dffe26|q~0_combout ),
	.datad(\my_processor|PC_calculated[16]~70_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[16]~71_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[16]~71 .lut_mask = 16'hCFA0;
defparam \my_processor|PC_calculated[16]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N18
cycloneive_lcell_comb \my_processor|PC_calculated[16]~125 (
// Equation(s):
// \my_processor|PC_calculated[16]~125_combout  = (\my_processor|flush~0_combout  & ((\my_processor|flush~1_combout  & (\my_processor|PCadder|eba_2|xor_sum0~combout )) # (!\my_processor|flush~1_combout  & ((\my_processor|PC_calculated[16]~71_combout ))))) # 
// (!\my_processor|flush~0_combout  & (((\my_processor|PC_calculated[16]~71_combout ))))

	.dataa(\my_processor|flush~0_combout ),
	.datab(\my_processor|PCadder|eba_2|xor_sum0~combout ),
	.datac(\my_processor|flush~1_combout ),
	.datad(\my_processor|PC_calculated[16]~71_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[16]~125_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[16]~125 .lut_mask = 16'hDF80;
defparam \my_processor|PC_calculated[16]~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y29_N19
dffeas \my_processor|PC|dffe16|q (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\my_processor|PC_calculated[16]~125_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|PC|dffe16|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|PC|dffe16|q .is_wysiwyg = "true";
defparam \my_processor|PC|dffe16|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N24
cycloneive_lcell_comb \my_processor|PC_in_FD[16]~16 (
// Equation(s):
// \my_processor|PC_in_FD[16]~16_combout  = (\my_processor|PC|dffe16|q~q  & (\my_processor|flush~0_combout  & \my_processor|flush~1_combout ))

	.dataa(gnd),
	.datab(\my_processor|PC|dffe16|q~q ),
	.datac(\my_processor|flush~0_combout ),
	.datad(\my_processor|flush~1_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_in_FD[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_in_FD[16]~16 .lut_mask = 16'hC000;
defparam \my_processor|PC_in_FD[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y30_N25
dffeas \my_processor|PC_FD1|dffe16|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|PC_in_FD[16]~16_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|PC_FD1|dffe16|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|PC_FD1|dffe16|q .is_wysiwyg = "true";
defparam \my_processor|PC_FD1|dffe16|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N30
cycloneive_lcell_comb \my_processor|dx1|PC_in[16]~16 (
// Equation(s):
// \my_processor|dx1|PC_in[16]~16_combout  = (\my_processor|flush~1_combout  & (\my_processor|flush~0_combout  & \my_processor|PC_FD1|dffe16|q~q ))

	.dataa(gnd),
	.datab(\my_processor|flush~1_combout ),
	.datac(\my_processor|flush~0_combout ),
	.datad(\my_processor|PC_FD1|dffe16|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|PC_in[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|PC_in[16]~16 .lut_mask = 16'hC000;
defparam \my_processor|dx1|PC_in[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y30_N31
dffeas \my_processor|dx1|FDPC|dffe16|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|PC_in[16]~16_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|FDPC|dffe16|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|FDPC|dffe16|q .is_wysiwyg = "true";
defparam \my_processor|dx1|FDPC|dffe16|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N24
cycloneive_lcell_comb \my_processor|PCadder_branch|eba_2|xor_sum1 (
// Equation(s):
// \my_processor|PCadder_branch|eba_2|xor_sum1~combout  = \my_processor|dx1|FDPC|dffe17|q~q  $ (((\my_processor|PCadder_branch|eba_1|orc7~0_combout  & (!\my_processor|dx1|DXIR|dffe16|q~q  & \my_processor|dx1|FDPC|dffe16|q~q )) # 
// (!\my_processor|PCadder_branch|eba_1|orc7~0_combout  & (\my_processor|dx1|DXIR|dffe16|q~q  & !\my_processor|dx1|FDPC|dffe16|q~q ))))

	.dataa(\my_processor|PCadder_branch|eba_1|orc7~0_combout ),
	.datab(\my_processor|dx1|DXIR|dffe16|q~q ),
	.datac(\my_processor|dx1|FDPC|dffe17|q~q ),
	.datad(\my_processor|dx1|FDPC|dffe16|q~q ),
	.cin(gnd),
	.combout(\my_processor|PCadder_branch|eba_2|xor_sum1~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder_branch|eba_2|xor_sum1 .lut_mask = 16'hD2B4;
defparam \my_processor|PCadder_branch|eba_2|xor_sum1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N10
cycloneive_lcell_comb \my_processor|PC_calculated[17]~72 (
// Equation(s):
// \my_processor|PC_calculated[17]~72_combout  = (\my_processor|flush~1_combout  & (((\my_processor|PC|dffe26|q~0_combout )))) # (!\my_processor|flush~1_combout  & ((\my_processor|PC|dffe26|q~0_combout  & ((\my_processor|dx1|DXB|dffe17|q~q ))) # 
// (!\my_processor|PC|dffe26|q~0_combout  & (\my_processor|dx1|DXIR|dffe17|q~q ))))

	.dataa(\my_processor|dx1|DXIR|dffe17|q~q ),
	.datab(\my_processor|dx1|DXB|dffe17|q~q ),
	.datac(\my_processor|flush~1_combout ),
	.datad(\my_processor|PC|dffe26|q~0_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[17]~72_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[17]~72 .lut_mask = 16'hFC0A;
defparam \my_processor|PC_calculated[17]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N2
cycloneive_lcell_comb \my_processor|PC_calculated[17]~73 (
// Equation(s):
// \my_processor|PC_calculated[17]~73_combout  = (\my_processor|flush~1_combout  & ((\my_processor|PC_calculated[17]~72_combout  & ((\my_processor|PCadder_branch|eba_2|xor_sum1~combout ))) # (!\my_processor|PC_calculated[17]~72_combout  & 
// (\my_processor|dx1|FDPC|dffe17|q~q )))) # (!\my_processor|flush~1_combout  & (((\my_processor|PC_calculated[17]~72_combout ))))

	.dataa(\my_processor|dx1|FDPC|dffe17|q~q ),
	.datab(\my_processor|PCadder_branch|eba_2|xor_sum1~combout ),
	.datac(\my_processor|flush~1_combout ),
	.datad(\my_processor|PC_calculated[17]~72_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[17]~73_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[17]~73 .lut_mask = 16'hCFA0;
defparam \my_processor|PC_calculated[17]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N4
cycloneive_lcell_comb \my_processor|PC_calculated[17]~74 (
// Equation(s):
// \my_processor|PC_calculated[17]~74_combout  = (\my_processor|flush~2_combout  & (\my_processor|PCadder|eba_2|andc0~combout  $ ((\my_processor|PC|dffe17|q~q )))) # (!\my_processor|flush~2_combout  & (((\my_processor|PC_calculated[17]~73_combout ))))

	.dataa(\my_processor|flush~2_combout ),
	.datab(\my_processor|PCadder|eba_2|andc0~combout ),
	.datac(\my_processor|PC|dffe17|q~q ),
	.datad(\my_processor|PC_calculated[17]~73_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[17]~74_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[17]~74 .lut_mask = 16'h7D28;
defparam \my_processor|PC_calculated[17]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y29_N5
dffeas \my_processor|PC|dffe17|q (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\my_processor|PC_calculated[17]~74_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|PC|dffe17|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|PC|dffe17|q .is_wysiwyg = "true";
defparam \my_processor|PC|dffe17|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y32_N12
cycloneive_lcell_comb \my_processor|PCadder|eba_2|xor_sum3 (
// Equation(s):
// \my_processor|PCadder|eba_2|xor_sum3~combout  = \my_processor|PC|dffe19|q~q  $ (((\my_processor|PC|dffe18|q~q  & (\my_processor|PCadder|eba_2|andc0~combout  & \my_processor|PC|dffe17|q~q ))))

	.dataa(\my_processor|PC|dffe18|q~q ),
	.datab(\my_processor|PC|dffe19|q~q ),
	.datac(\my_processor|PCadder|eba_2|andc0~combout ),
	.datad(\my_processor|PC|dffe17|q~q ),
	.cin(gnd),
	.combout(\my_processor|PCadder|eba_2|xor_sum3~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder|eba_2|xor_sum3 .lut_mask = 16'h6CCC;
defparam \my_processor|PCadder|eba_2|xor_sum3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N14
cycloneive_lcell_comb \my_processor|PCadder_branch|eba_2|xor_sum3 (
// Equation(s):
// \my_processor|PCadder_branch|eba_2|xor_sum3~combout  = \my_processor|dx1|FDPC|dffe19|q~q  $ (((\my_processor|dx1|FDPC|dffe18|q~q  & (!\my_processor|dx1|DXIR|dffe16|q~q  & \my_processor|PCadder_branch|eba_2|orc1~0_combout )) # 
// (!\my_processor|dx1|FDPC|dffe18|q~q  & (\my_processor|dx1|DXIR|dffe16|q~q  & !\my_processor|PCadder_branch|eba_2|orc1~0_combout ))))

	.dataa(\my_processor|dx1|FDPC|dffe18|q~q ),
	.datab(\my_processor|dx1|DXIR|dffe16|q~q ),
	.datac(\my_processor|dx1|FDPC|dffe19|q~q ),
	.datad(\my_processor|PCadder_branch|eba_2|orc1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|PCadder_branch|eba_2|xor_sum3~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder_branch|eba_2|xor_sum3 .lut_mask = 16'hD2B4;
defparam \my_processor|PCadder_branch|eba_2|xor_sum3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N20
cycloneive_lcell_comb \my_processor|PC_calculated[19]~77 (
// Equation(s):
// \my_processor|PC_calculated[19]~77_combout  = (\my_processor|flush~1_combout  & (((\my_processor|PC|dffe26|q~0_combout )))) # (!\my_processor|flush~1_combout  & ((\my_processor|PC|dffe26|q~0_combout  & ((\my_processor|dx1|DXB|dffe19|q~q ))) # 
// (!\my_processor|PC|dffe26|q~0_combout  & (\my_processor|dx1|DXIR|dffe19|q~q ))))

	.dataa(\my_processor|dx1|DXIR|dffe19|q~q ),
	.datab(\my_processor|dx1|DXB|dffe19|q~q ),
	.datac(\my_processor|flush~1_combout ),
	.datad(\my_processor|PC|dffe26|q~0_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[19]~77_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[19]~77 .lut_mask = 16'hFC0A;
defparam \my_processor|PC_calculated[19]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N12
cycloneive_lcell_comb \my_processor|PC_calculated[19]~78 (
// Equation(s):
// \my_processor|PC_calculated[19]~78_combout  = (\my_processor|flush~1_combout  & ((\my_processor|PC_calculated[19]~77_combout  & ((\my_processor|PCadder_branch|eba_2|xor_sum3~combout ))) # (!\my_processor|PC_calculated[19]~77_combout  & 
// (\my_processor|dx1|FDPC|dffe19|q~q )))) # (!\my_processor|flush~1_combout  & (((\my_processor|PC_calculated[19]~77_combout ))))

	.dataa(\my_processor|flush~1_combout ),
	.datab(\my_processor|dx1|FDPC|dffe19|q~q ),
	.datac(\my_processor|PCadder_branch|eba_2|xor_sum3~combout ),
	.datad(\my_processor|PC_calculated[19]~77_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[19]~78_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[19]~78 .lut_mask = 16'hF588;
defparam \my_processor|PC_calculated[19]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N8
cycloneive_lcell_comb \my_processor|PC_calculated[19]~127 (
// Equation(s):
// \my_processor|PC_calculated[19]~127_combout  = (\my_processor|flush~1_combout  & ((\my_processor|flush~0_combout  & (\my_processor|PCadder|eba_2|xor_sum3~combout )) # (!\my_processor|flush~0_combout  & ((\my_processor|PC_calculated[19]~78_combout ))))) # 
// (!\my_processor|flush~1_combout  & (((\my_processor|PC_calculated[19]~78_combout ))))

	.dataa(\my_processor|flush~1_combout ),
	.datab(\my_processor|PCadder|eba_2|xor_sum3~combout ),
	.datac(\my_processor|flush~0_combout ),
	.datad(\my_processor|PC_calculated[19]~78_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[19]~127_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[19]~127 .lut_mask = 16'hDF80;
defparam \my_processor|PC_calculated[19]~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y29_N9
dffeas \my_processor|PC|dffe19|q (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\my_processor|PC_calculated[19]~127_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|PC|dffe19|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|PC|dffe19|q .is_wysiwyg = "true";
defparam \my_processor|PC|dffe19|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y32_N10
cycloneive_lcell_comb \my_processor|PCadder|eba_2|andc3 (
// Equation(s):
// \my_processor|PCadder|eba_2|andc3~combout  = (\my_processor|PC|dffe18|q~q  & (\my_processor|PC|dffe19|q~q  & (\my_processor|PCadder|eba_2|andc0~combout  & \my_processor|PC|dffe17|q~q )))

	.dataa(\my_processor|PC|dffe18|q~q ),
	.datab(\my_processor|PC|dffe19|q~q ),
	.datac(\my_processor|PCadder|eba_2|andc0~combout ),
	.datad(\my_processor|PC|dffe17|q~q ),
	.cin(gnd),
	.combout(\my_processor|PCadder|eba_2|andc3~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder|eba_2|andc3 .lut_mask = 16'h8000;
defparam \my_processor|PCadder|eba_2|andc3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y33_N30
cycloneive_lcell_comb \my_processor|PCadder_branch|eba_2|xor_sum4~0 (
// Equation(s):
// \my_processor|PCadder_branch|eba_2|xor_sum4~0_combout  = \my_processor|PCadder_branch|eba_2|orc3~0_combout  $ (\my_processor|dx1|DXIR|dffe16|q~q  $ (\my_processor|dx1|FDPC|dffe20|q~q ))

	.dataa(\my_processor|PCadder_branch|eba_2|orc3~0_combout ),
	.datab(\my_processor|dx1|DXIR|dffe16|q~q ),
	.datac(\my_processor|dx1|FDPC|dffe20|q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|PCadder_branch|eba_2|xor_sum4~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder_branch|eba_2|xor_sum4~0 .lut_mask = 16'h9696;
defparam \my_processor|PCadder_branch|eba_2|xor_sum4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y33_N4
cycloneive_lcell_comb \my_processor|PC_calculated[20]~79 (
// Equation(s):
// \my_processor|PC_calculated[20]~79_combout  = (\my_processor|flush~1_combout  & ((\my_processor|dx1|FDPC|dffe20|q~q ) # ((\my_processor|PC|dffe26|q~0_combout )))) # (!\my_processor|flush~1_combout  & (((!\my_processor|PC|dffe26|q~0_combout  & 
// \my_processor|dx1|DXIR|dffe20|q~q ))))

	.dataa(\my_processor|dx1|FDPC|dffe20|q~q ),
	.datab(\my_processor|flush~1_combout ),
	.datac(\my_processor|PC|dffe26|q~0_combout ),
	.datad(\my_processor|dx1|DXIR|dffe20|q~q ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[20]~79_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[20]~79 .lut_mask = 16'hCBC8;
defparam \my_processor|PC_calculated[20]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y33_N0
cycloneive_lcell_comb \my_processor|PC_calculated[20]~80 (
// Equation(s):
// \my_processor|PC_calculated[20]~80_combout  = (\my_processor|PC_calculated[20]~79_combout  & ((\my_processor|PCadder_branch|eba_2|xor_sum4~0_combout ) # ((!\my_processor|PC|dffe26|q~0_combout )))) # (!\my_processor|PC_calculated[20]~79_combout  & 
// (((\my_processor|dx1|DXB|dffe20|q~q  & \my_processor|PC|dffe26|q~0_combout ))))

	.dataa(\my_processor|PCadder_branch|eba_2|xor_sum4~0_combout ),
	.datab(\my_processor|dx1|DXB|dffe20|q~q ),
	.datac(\my_processor|PC_calculated[20]~79_combout ),
	.datad(\my_processor|PC|dffe26|q~0_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[20]~80_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[20]~80 .lut_mask = 16'hACF0;
defparam \my_processor|PC_calculated[20]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y33_N12
cycloneive_lcell_comb \my_processor|PC_calculated[20]~81 (
// Equation(s):
// \my_processor|PC_calculated[20]~81_combout  = (\my_processor|flush~2_combout  & (\my_processor|PCadder|eba_2|andc3~combout  $ ((\my_processor|PC|dffe20|q~q )))) # (!\my_processor|flush~2_combout  & (((\my_processor|PC_calculated[20]~80_combout ))))

	.dataa(\my_processor|PCadder|eba_2|andc3~combout ),
	.datab(\my_processor|flush~2_combout ),
	.datac(\my_processor|PC|dffe20|q~q ),
	.datad(\my_processor|PC_calculated[20]~80_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[20]~81_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[20]~81 .lut_mask = 16'h7B48;
defparam \my_processor|PC_calculated[20]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y33_N13
dffeas \my_processor|PC|dffe20|q (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\my_processor|PC_calculated[20]~81_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|PC|dffe20|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|PC|dffe20|q .is_wysiwyg = "true";
defparam \my_processor|PC|dffe20|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y33_N6
cycloneive_lcell_comb \my_processor|PCadder|eba_2|andc6 (
// Equation(s):
// \my_processor|PCadder|eba_2|andc6~combout  = (\my_processor|PC|dffe20|q~q  & (\my_processor|PC|dffe21|q~q  & (\my_processor|PC|dffe22|q~q  & \my_processor|PCadder|eba_2|andc3~combout )))

	.dataa(\my_processor|PC|dffe20|q~q ),
	.datab(\my_processor|PC|dffe21|q~q ),
	.datac(\my_processor|PC|dffe22|q~q ),
	.datad(\my_processor|PCadder|eba_2|andc3~combout ),
	.cin(gnd),
	.combout(\my_processor|PCadder|eba_2|andc6~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder|eba_2|andc6 .lut_mask = 16'h8000;
defparam \my_processor|PCadder|eba_2|andc6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y30_N20
cycloneive_lcell_comb \my_processor|PCadder|eba_3|xor_sum1 (
// Equation(s):
// \my_processor|PCadder|eba_3|xor_sum1~combout  = \my_processor|PC|dffe25|q~q  $ (((\my_processor|PCadder|eba_2|andc6~combout  & (\my_processor|PC|dffe24|q~q  & \my_processor|PC|dffe23|q~q ))))

	.dataa(\my_processor|PCadder|eba_2|andc6~combout ),
	.datab(\my_processor|PC|dffe24|q~q ),
	.datac(\my_processor|PC|dffe25|q~q ),
	.datad(\my_processor|PC|dffe23|q~q ),
	.cin(gnd),
	.combout(\my_processor|PCadder|eba_3|xor_sum1~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder|eba_3|xor_sum1 .lut_mask = 16'h78F0;
defparam \my_processor|PCadder|eba_3|xor_sum1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y30_N8
cycloneive_lcell_comb \my_processor|PCadder_branch|eba_3|xor_sum1~0 (
// Equation(s):
// \my_processor|PCadder_branch|eba_3|xor_sum1~0_combout  = \my_processor|dx1|FDPC|dffe25|q~q  $ (\my_processor|dx1|DXIR|dffe16|q~q  $ (\my_processor|PCadder_branch|eba_3|orc0~0_combout ))

	.dataa(\my_processor|dx1|FDPC|dffe25|q~q ),
	.datab(\my_processor|dx1|DXIR|dffe16|q~q ),
	.datac(gnd),
	.datad(\my_processor|PCadder_branch|eba_3|orc0~0_combout ),
	.cin(gnd),
	.combout(\my_processor|PCadder_branch|eba_3|xor_sum1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder_branch|eba_3|xor_sum1~0 .lut_mask = 16'h9966;
defparam \my_processor|PCadder_branch|eba_3|xor_sum1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y30_N2
cycloneive_lcell_comb \my_processor|PC_calculated[25]~92 (
// Equation(s):
// \my_processor|PC_calculated[25]~92_combout  = (\my_processor|flush~1_combout  & (((\my_processor|PC|dffe26|q~0_combout )))) # (!\my_processor|flush~1_combout  & ((\my_processor|PC|dffe26|q~0_combout  & ((\my_processor|dx1|DXB|dffe25|q~q ))) # 
// (!\my_processor|PC|dffe26|q~0_combout  & (\my_processor|dx1|DXIR|dffe25|q~q ))))

	.dataa(\my_processor|flush~1_combout ),
	.datab(\my_processor|dx1|DXIR|dffe25|q~q ),
	.datac(\my_processor|dx1|DXB|dffe25|q~q ),
	.datad(\my_processor|PC|dffe26|q~0_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[25]~92_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[25]~92 .lut_mask = 16'hFA44;
defparam \my_processor|PC_calculated[25]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y30_N14
cycloneive_lcell_comb \my_processor|PC_calculated[25]~93 (
// Equation(s):
// \my_processor|PC_calculated[25]~93_combout  = (\my_processor|flush~1_combout  & ((\my_processor|PC_calculated[25]~92_combout  & (\my_processor|PCadder_branch|eba_3|xor_sum1~0_combout )) # (!\my_processor|PC_calculated[25]~92_combout  & 
// ((\my_processor|dx1|FDPC|dffe25|q~q ))))) # (!\my_processor|flush~1_combout  & (((\my_processor|PC_calculated[25]~92_combout ))))

	.dataa(\my_processor|flush~1_combout ),
	.datab(\my_processor|PCadder_branch|eba_3|xor_sum1~0_combout ),
	.datac(\my_processor|dx1|FDPC|dffe25|q~q ),
	.datad(\my_processor|PC_calculated[25]~92_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[25]~93_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[25]~93 .lut_mask = 16'hDDA0;
defparam \my_processor|PC_calculated[25]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y30_N4
cycloneive_lcell_comb \my_processor|PC_calculated[25]~131 (
// Equation(s):
// \my_processor|PC_calculated[25]~131_combout  = (\my_processor|flush~1_combout  & ((\my_processor|flush~0_combout  & (\my_processor|PCadder|eba_3|xor_sum1~combout )) # (!\my_processor|flush~0_combout  & ((\my_processor|PC_calculated[25]~93_combout ))))) # 
// (!\my_processor|flush~1_combout  & (((\my_processor|PC_calculated[25]~93_combout ))))

	.dataa(\my_processor|flush~1_combout ),
	.datab(\my_processor|PCadder|eba_3|xor_sum1~combout ),
	.datac(\my_processor|PC_calculated[25]~93_combout ),
	.datad(\my_processor|flush~0_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[25]~131_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[25]~131 .lut_mask = 16'hD8F0;
defparam \my_processor|PC_calculated[25]~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y30_N5
dffeas \my_processor|PC|dffe25|q (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\my_processor|PC_calculated[25]~131_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|PC|dffe25|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|PC|dffe25|q .is_wysiwyg = "true";
defparam \my_processor|PC|dffe25|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y30_N24
cycloneive_lcell_comb \my_processor|PCadder|eba_3|andc1 (
// Equation(s):
// \my_processor|PCadder|eba_3|andc1~combout  = (\my_processor|PC|dffe25|q~q  & (\my_processor|PC|dffe24|q~q  & (\my_processor|PC|dffe23|q~q  & \my_processor|PCadder|eba_2|andc6~combout )))

	.dataa(\my_processor|PC|dffe25|q~q ),
	.datab(\my_processor|PC|dffe24|q~q ),
	.datac(\my_processor|PC|dffe23|q~q ),
	.datad(\my_processor|PCadder|eba_2|andc6~combout ),
	.cin(gnd),
	.combout(\my_processor|PCadder|eba_3|andc1~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder|eba_3|andc1 .lut_mask = 16'h8000;
defparam \my_processor|PCadder|eba_3|andc1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N8
cycloneive_lcell_comb \my_processor|PCadder_branch|eba_3|xor_sum2 (
// Equation(s):
// \my_processor|PCadder_branch|eba_3|xor_sum2~combout  = \my_processor|dx1|FDPC|dffe26|q~q  $ (((\my_processor|dx1|DXIR|dffe16|q~q  & (!\my_processor|dx1|FDPC|dffe25|q~q  & !\my_processor|PCadder_branch|eba_3|orc0~0_combout )) # 
// (!\my_processor|dx1|DXIR|dffe16|q~q  & (\my_processor|dx1|FDPC|dffe25|q~q  & \my_processor|PCadder_branch|eba_3|orc0~0_combout ))))

	.dataa(\my_processor|dx1|DXIR|dffe16|q~q ),
	.datab(\my_processor|dx1|FDPC|dffe25|q~q ),
	.datac(\my_processor|dx1|FDPC|dffe26|q~q ),
	.datad(\my_processor|PCadder_branch|eba_3|orc0~0_combout ),
	.cin(gnd),
	.combout(\my_processor|PCadder_branch|eba_3|xor_sum2~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder_branch|eba_3|xor_sum2 .lut_mask = 16'hB4D2;
defparam \my_processor|PCadder_branch|eba_3|xor_sum2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N18
cycloneive_lcell_comb \my_processor|PC_calculated[26]~94 (
// Equation(s):
// \my_processor|PC_calculated[26]~94_combout  = (\my_processor|PC|dffe26|q~0_combout  & (((\my_processor|flush~1_combout )))) # (!\my_processor|PC|dffe26|q~0_combout  & ((\my_processor|flush~1_combout  & (\my_processor|dx1|FDPC|dffe26|q~q )) # 
// (!\my_processor|flush~1_combout  & ((\my_processor|dx1|DXIR|dffe26|q~q )))))

	.dataa(\my_processor|dx1|FDPC|dffe26|q~q ),
	.datab(\my_processor|dx1|DXIR|dffe26|q~q ),
	.datac(\my_processor|PC|dffe26|q~0_combout ),
	.datad(\my_processor|flush~1_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[26]~94_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[26]~94 .lut_mask = 16'hFA0C;
defparam \my_processor|PC_calculated[26]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N28
cycloneive_lcell_comb \my_processor|PC_calculated[26]~95 (
// Equation(s):
// \my_processor|PC_calculated[26]~95_combout  = (\my_processor|PC|dffe26|q~0_combout  & ((\my_processor|PC_calculated[26]~94_combout  & ((\my_processor|PCadder_branch|eba_3|xor_sum2~combout ))) # (!\my_processor|PC_calculated[26]~94_combout  & 
// (\my_processor|dx1|DXB|dffe26|q~q )))) # (!\my_processor|PC|dffe26|q~0_combout  & (((\my_processor|PC_calculated[26]~94_combout ))))

	.dataa(\my_processor|dx1|DXB|dffe26|q~q ),
	.datab(\my_processor|PCadder_branch|eba_3|xor_sum2~combout ),
	.datac(\my_processor|PC|dffe26|q~0_combout ),
	.datad(\my_processor|PC_calculated[26]~94_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[26]~95_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[26]~95 .lut_mask = 16'hCFA0;
defparam \my_processor|PC_calculated[26]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N4
cycloneive_lcell_comb \my_processor|PC_calculated[26]~96 (
// Equation(s):
// \my_processor|PC_calculated[26]~96_combout  = (\my_processor|flush~2_combout  & (\my_processor|PCadder|eba_3|andc1~combout  $ ((\my_processor|PC|dffe26|q~q )))) # (!\my_processor|flush~2_combout  & (((\my_processor|PC_calculated[26]~95_combout ))))

	.dataa(\my_processor|PCadder|eba_3|andc1~combout ),
	.datab(\my_processor|flush~2_combout ),
	.datac(\my_processor|PC|dffe26|q~q ),
	.datad(\my_processor|PC_calculated[26]~95_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[26]~96_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[26]~96 .lut_mask = 16'h7B48;
defparam \my_processor|PC_calculated[26]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y25_N5
dffeas \my_processor|PC|dffe26|q (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\my_processor|PC_calculated[26]~96_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|PC|dffe26|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|PC|dffe26|q .is_wysiwyg = "true";
defparam \my_processor|PC|dffe26|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N8
cycloneive_lcell_comb \my_processor|PC_in_FD[26]~26 (
// Equation(s):
// \my_processor|PC_in_FD[26]~26_combout  = (\my_processor|flush~1_combout  & (\my_processor|flush~0_combout  & \my_processor|PC|dffe26|q~q ))

	.dataa(\my_processor|flush~1_combout ),
	.datab(\my_processor|flush~0_combout ),
	.datac(\my_processor|PC|dffe26|q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|PC_in_FD[26]~26_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_in_FD[26]~26 .lut_mask = 16'h8080;
defparam \my_processor|PC_in_FD[26]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y25_N9
dffeas \my_processor|PC_FD1|dffe26|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|PC_in_FD[26]~26_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|PC_FD1|dffe26|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|PC_FD1|dffe26|q .is_wysiwyg = "true";
defparam \my_processor|PC_FD1|dffe26|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N30
cycloneive_lcell_comb \my_processor|dx1|PC_in[26]~26 (
// Equation(s):
// \my_processor|dx1|PC_in[26]~26_combout  = (\my_processor|flush~1_combout  & (\my_processor|PC_FD1|dffe26|q~q  & \my_processor|flush~0_combout ))

	.dataa(\my_processor|flush~1_combout ),
	.datab(\my_processor|PC_FD1|dffe26|q~q ),
	.datac(\my_processor|flush~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|dx1|PC_in[26]~26_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|PC_in[26]~26 .lut_mask = 16'h8080;
defparam \my_processor|dx1|PC_in[26]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y25_N31
dffeas \my_processor|dx1|FDPC|dffe26|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|PC_in[26]~26_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|FDPC|dffe26|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|FDPC|dffe26|q .is_wysiwyg = "true";
defparam \my_processor|dx1|FDPC|dffe26|q .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y27_N19
dffeas \my_processor|xm1|xmoldp|dffe26|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dx1|FDPC|dffe26|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|xmoldp|dffe26|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|xmoldp|dffe26|q .is_wysiwyg = "true";
defparam \my_processor|xm1|xmoldp|dffe26|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y27_N16
cycloneive_lcell_comb \my_processor|mw1|MW_oldPC|dffe26|q~feeder (
// Equation(s):
// \my_processor|mw1|MW_oldPC|dffe26|q~feeder_combout  = \my_processor|xm1|xmoldp|dffe26|q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|xm1|xmoldp|dffe26|q~q ),
	.cin(gnd),
	.combout(\my_processor|mw1|MW_oldPC|dffe26|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mw1|MW_oldPC|dffe26|q~feeder .lut_mask = 16'hFF00;
defparam \my_processor|mw1|MW_oldPC|dffe26|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y27_N17
dffeas \my_processor|mw1|MW_oldPC|dffe26|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|mw1|MW_oldPC|dffe26|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MW_oldPC|dffe26|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MW_oldPC|dffe26|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MW_oldPC|dffe26|q .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y26_N1
dffeas \my_processor|mw1|MWout|dffe26|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|xm1|XMoutput|dffe26|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MWout|dffe26|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MWout|dffe26|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MWout|dffe26|q .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y26_N3
dffeas \my_processor|mw1|MWmem|dffe26|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_dmem|altsyncram_component|auto_generated|q_a [26]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MWmem|dffe26|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MWmem|dffe26|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MWmem|dffe26|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N0
cycloneive_lcell_comb \my_processor|WM_bypass_data[26]~52 (
// Equation(s):
// \my_processor|WM_bypass_data[26]~52_combout  = (!\my_processor|mw1|MWctrl|dffe18|q~q  & ((\my_processor|mw1|MWctrl|dffe16|q~q  & ((\my_processor|mw1|MWmem|dffe26|q~q ))) # (!\my_processor|mw1|MWctrl|dffe16|q~q  & (\my_processor|mw1|MWout|dffe26|q~q ))))

	.dataa(\my_processor|mw1|MWctrl|dffe18|q~q ),
	.datab(\my_processor|mw1|MWctrl|dffe16|q~q ),
	.datac(\my_processor|mw1|MWout|dffe26|q~q ),
	.datad(\my_processor|mw1|MWmem|dffe26|q~q ),
	.cin(gnd),
	.combout(\my_processor|WM_bypass_data[26]~52_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|WM_bypass_data[26]~52 .lut_mask = 16'h5410;
defparam \my_processor|WM_bypass_data[26]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N24
cycloneive_lcell_comb \my_processor|WM_bypass_data[26]~53 (
// Equation(s):
// \my_processor|WM_bypass_data[26]~53_combout  = (\my_processor|WM_bypass_data[26]~52_combout ) # ((\my_processor|mw1|MW_oldPC|dffe26|q~q  & \my_processor|mw1|MWctrl|dffe18|q~q ))

	.dataa(\my_processor|mw1|MW_oldPC|dffe26|q~q ),
	.datab(gnd),
	.datac(\my_processor|mw1|MWctrl|dffe18|q~q ),
	.datad(\my_processor|WM_bypass_data[26]~52_combout ),
	.cin(gnd),
	.combout(\my_processor|WM_bypass_data[26]~53_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|WM_bypass_data[26]~53 .lut_mask = 16'hFFA0;
defparam \my_processor|WM_bypass_data[26]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N14
cycloneive_lcell_comb \my_processor|alu_B[26]~59 (
// Equation(s):
// \my_processor|alu_B[26]~59_combout  = (\my_processor|alu_B[30]~0_combout  & (\my_processor|alu_B[30]~4_combout )) # (!\my_processor|alu_B[30]~0_combout  & ((\my_processor|alu_B[30]~4_combout  & (\my_processor|WM_bypass_data[26]~53_combout )) # 
// (!\my_processor|alu_B[30]~4_combout  & ((\my_processor|dx1|DXB|dffe26|q~q )))))

	.dataa(\my_processor|alu_B[30]~0_combout ),
	.datab(\my_processor|alu_B[30]~4_combout ),
	.datac(\my_processor|WM_bypass_data[26]~53_combout ),
	.datad(\my_processor|dx1|DXB|dffe26|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_B[26]~59_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_B[26]~59 .lut_mask = 16'hD9C8;
defparam \my_processor|alu_B[26]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N24
cycloneive_lcell_comb \my_processor|alu_B[26]~60 (
// Equation(s):
// \my_processor|alu_B[26]~60_combout  = (\my_processor|alu_B[30]~0_combout  & ((\my_processor|alu_B[26]~59_combout  & ((\my_processor|xm1|XMoutput|dffe26|q~q ))) # (!\my_processor|alu_B[26]~59_combout  & (\my_processor|dx1|DXIR|dffe16|q~q )))) # 
// (!\my_processor|alu_B[30]~0_combout  & (((\my_processor|alu_B[26]~59_combout ))))

	.dataa(\my_processor|alu_B[30]~0_combout ),
	.datab(\my_processor|dx1|DXIR|dffe16|q~q ),
	.datac(\my_processor|alu_B[26]~59_combout ),
	.datad(\my_processor|xm1|XMoutput|dffe26|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_B[26]~60_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_B[26]~60 .lut_mask = 16'hF858;
defparam \my_processor|alu_B[26]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y29_N0
cycloneive_lcell_comb \my_processor|aluer|addition|eba_3|orc2~1 (
// Equation(s):
// \my_processor|aluer|addition|eba_3|orc2~1_combout  = (\my_processor|aluer|addition|eba_3|orc1~0_combout  & ((\my_processor|alu_B[26]~60_combout ) # (\my_processor|alu_A[26]~114_combout )))

	.dataa(gnd),
	.datab(\my_processor|alu_B[26]~60_combout ),
	.datac(\my_processor|alu_A[26]~114_combout ),
	.datad(\my_processor|aluer|addition|eba_3|orc1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|addition|eba_3|orc2~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|addition|eba_3|orc2~1 .lut_mask = 16'hFC00;
defparam \my_processor|aluer|addition|eba_3|orc2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N22
cycloneive_lcell_comb \my_processor|aluer|addition|eba_3|xor_sum3 (
// Equation(s):
// \my_processor|aluer|addition|eba_3|xor_sum3~combout  = \my_processor|alu_B[27]~62_combout  $ (\my_processor|alu_A[27]~93_combout  $ (((\my_processor|aluer|addition|eba_3|orc2~1_combout ) # (\my_processor|aluer|addition|eba_3|orc2~0_combout ))))

	.dataa(\my_processor|aluer|addition|eba_3|orc2~1_combout ),
	.datab(\my_processor|alu_B[27]~62_combout ),
	.datac(\my_processor|aluer|addition|eba_3|orc2~0_combout ),
	.datad(\my_processor|alu_A[27]~93_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|addition|eba_3|xor_sum3~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|addition|eba_3|xor_sum3 .lut_mask = 16'hC936;
defparam \my_processor|aluer|addition|eba_3|xor_sum3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N12
cycloneive_lcell_comb \my_processor|aluer|subtraction|eba_3|orc2 (
// Equation(s):
// \my_processor|aluer|subtraction|eba_3|orc2~combout  = (\my_processor|alu_A[26]~114_combout  & ((\my_processor|aluer|subtraction|eba_3|orc1~combout ) # (!\my_processor|alu_B[26]~60_combout ))) # (!\my_processor|alu_A[26]~114_combout  & 
// (!\my_processor|alu_B[26]~60_combout  & \my_processor|aluer|subtraction|eba_3|orc1~combout ))

	.dataa(\my_processor|alu_A[26]~114_combout ),
	.datab(\my_processor|alu_B[26]~60_combout ),
	.datac(gnd),
	.datad(\my_processor|aluer|subtraction|eba_3|orc1~combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|subtraction|eba_3|orc2~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|subtraction|eba_3|orc2 .lut_mask = 16'hBB22;
defparam \my_processor|aluer|subtraction|eba_3|orc2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N14
cycloneive_lcell_comb \my_processor|aluer|subtraction|eba_3|xor_sum3 (
// Equation(s):
// \my_processor|aluer|subtraction|eba_3|xor_sum3~combout  = \my_processor|alu_A[27]~93_combout  $ (\my_processor|alu_B[27]~62_combout  $ (\my_processor|aluer|subtraction|eba_3|orc2~combout ))

	.dataa(\my_processor|alu_A[27]~93_combout ),
	.datab(\my_processor|alu_B[27]~62_combout ),
	.datac(gnd),
	.datad(\my_processor|aluer|subtraction|eba_3|orc2~combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|subtraction|eba_3|xor_sum3~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|subtraction|eba_3|xor_sum3 .lut_mask = 16'h9966;
defparam \my_processor|aluer|subtraction|eba_3|xor_sum3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N20
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[27]~79 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[27]~79_combout  = (\my_processor|alu_op[1]~1_combout  & (\my_processor|alu_op[0]~0_combout )) # (!\my_processor|alu_op[1]~1_combout  & ((\my_processor|alu_op[0]~0_combout  & 
// ((!\my_processor|aluer|subtraction|eba_3|xor_sum3~combout ))) # (!\my_processor|alu_op[0]~0_combout  & (\my_processor|aluer|addition|eba_3|xor_sum3~combout ))))

	.dataa(\my_processor|alu_op[1]~1_combout ),
	.datab(\my_processor|alu_op[0]~0_combout ),
	.datac(\my_processor|aluer|addition|eba_3|xor_sum3~combout ),
	.datad(\my_processor|aluer|subtraction|eba_3|xor_sum3~combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[27]~79_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[27]~79 .lut_mask = 16'h98DC;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[27]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N30
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[27]~80 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[27]~80_combout  = (\my_processor|alu_op[1]~1_combout  & ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[27]~79_combout  & ((\my_processor|alu_B[27]~62_combout ) # 
// (\my_processor|alu_A[27]~93_combout ))) # (!\my_processor|aluer|mux_for_alu_out|mux_results|register_out[27]~79_combout  & (\my_processor|alu_B[27]~62_combout  & \my_processor|alu_A[27]~93_combout )))) # (!\my_processor|alu_op[1]~1_combout  & 
// (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[27]~79_combout ))

	.dataa(\my_processor|alu_op[1]~1_combout ),
	.datab(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[27]~79_combout ),
	.datac(\my_processor|alu_B[27]~62_combout ),
	.datad(\my_processor|alu_A[27]~93_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[27]~80_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[27]~80 .lut_mask = 16'hECC4;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[27]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N26
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[27]~24 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[27]~24_combout  = (\my_processor|dx1|DXIR|dffe8|q~q  & ((\my_processor|alu_A[30]~30_combout ))) # (!\my_processor|dx1|DXIR|dffe8|q~q  & (\my_processor|alu_A[28]~72_combout ))

	.dataa(\my_processor|alu_A[28]~72_combout ),
	.datab(gnd),
	.datac(\my_processor|dx1|DXIR|dffe8|q~q ),
	.datad(\my_processor|alu_A[30]~30_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[27]~24_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[27]~24 .lut_mask = 16'hFA0A;
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[27]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N22
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[27]~25 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[27]~25_combout  = (\my_processor|aluer|shift_logical_left|mux_two_shifted[30]~1_combout  & (\my_processor|alu_A[31]~666_combout )) # 
// (!\my_processor|aluer|shift_logical_left|mux_two_shifted[30]~1_combout  & ((\my_processor|dx1|DXIR|dffe11|q~q  & (\my_processor|alu_A[31]~666_combout )) # (!\my_processor|dx1|DXIR|dffe11|q~q  & 
// ((\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[27]~24_combout )))))

	.dataa(\my_processor|alu_A[31]~666_combout ),
	.datab(\my_processor|aluer|shift_logical_left|mux_two_shifted[30]~1_combout ),
	.datac(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[27]~24_combout ),
	.datad(\my_processor|dx1|DXIR|dffe11|q~q ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[27]~25_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[27]~25 .lut_mask = 16'hAAB8;
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[27]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N12
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_one_shifted[28]~26 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_one_shifted[28]~26_combout  = (\my_processor|dx1|DXIR|dffe8|q~q  & ((\my_processor|aluer|shift_logical_left|mux_two_shifted[27]~17_combout ))) # (!\my_processor|dx1|DXIR|dffe8|q~q  & 
// (\my_processor|aluer|shift_logical_left|mux_one_shifted[28]~20_combout ))

	.dataa(\my_processor|aluer|shift_logical_left|mux_one_shifted[28]~20_combout ),
	.datab(gnd),
	.datac(\my_processor|dx1|DXIR|dffe8|q~q ),
	.datad(\my_processor|aluer|shift_logical_left|mux_two_shifted[27]~17_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_one_shifted[28]~26_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[28]~26 .lut_mask = 16'hFA0A;
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[28]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N28
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[27]~81 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[27]~81_combout  = (\my_processor|dx1|DXIR|dffe7|q~q  & (\my_processor|alu_op[0]~0_combout )) # (!\my_processor|dx1|DXIR|dffe7|q~q  & ((\my_processor|alu_op[0]~0_combout  & 
// (\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[26]~27_combout )) # (!\my_processor|alu_op[0]~0_combout  & ((\my_processor|aluer|shift_logical_left|mux_one_shifted[28]~26_combout )))))

	.dataa(\my_processor|dx1|DXIR|dffe7|q~q ),
	.datab(\my_processor|alu_op[0]~0_combout ),
	.datac(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[26]~27_combout ),
	.datad(\my_processor|aluer|shift_logical_left|mux_one_shifted[28]~26_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[27]~81_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[27]~81 .lut_mask = 16'hD9C8;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[27]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y27_N10
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[27]~82 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[27]~82_combout  = (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[27]~81_combout  & (((\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[27]~25_combout ) # 
// (!\my_processor|dx1|DXIR|dffe7|q~q )))) # (!\my_processor|aluer|mux_for_alu_out|mux_results|register_out[27]~81_combout  & (\my_processor|aluer|shift_logical_left|mux_one_shifted[27]~27_combout  & ((\my_processor|dx1|DXIR|dffe7|q~q ))))

	.dataa(\my_processor|aluer|shift_logical_left|mux_one_shifted[27]~27_combout ),
	.datab(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[27]~25_combout ),
	.datac(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[27]~81_combout ),
	.datad(\my_processor|dx1|DXIR|dffe7|q~q ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[27]~82_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[27]~82 .lut_mask = 16'hCAF0;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[27]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N28
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[27]~83 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[27]~83_combout  = (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[27]~80_combout  & ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout ) # 
// ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[27]~82_combout  & \my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout )))) # (!\my_processor|aluer|mux_for_alu_out|mux_results|register_out[27]~80_combout  & 
// (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[27]~82_combout  & ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout ))))

	.dataa(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[27]~80_combout ),
	.datab(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[27]~82_combout ),
	.datac(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout ),
	.datad(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[27]~83_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[27]~83 .lut_mask = 16'hECA0;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[27]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y27_N29
dffeas \my_processor|xm1|XMoutput|dffe27|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[27]~83_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|XMoutput|dffe27|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|XMoutput|dffe27|q .is_wysiwyg = "true";
defparam \my_processor|xm1|XMoutput|dffe27|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N24
cycloneive_lcell_comb \my_processor|alu_A[27]~79 (
// Equation(s):
// \my_processor|alu_A[27]~79_combout  = (\my_processor|FD_IR1|dffe17|q~q  & ((\my_regfile|gen_registers[13].regs|dffe27|q~q ) # ((\my_processor|FD_IR1|dffe18|q~q )))) # (!\my_processor|FD_IR1|dffe17|q~q  & (((\my_regfile|gen_registers[12].regs|dffe27|q~q  & 
// !\my_processor|FD_IR1|dffe18|q~q ))))

	.dataa(\my_processor|FD_IR1|dffe17|q~q ),
	.datab(\my_regfile|gen_registers[13].regs|dffe27|q~q ),
	.datac(\my_regfile|gen_registers[12].regs|dffe27|q~q ),
	.datad(\my_processor|FD_IR1|dffe18|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[27]~79_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[27]~79 .lut_mask = 16'hAAD8;
defparam \my_processor|alu_A[27]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N2
cycloneive_lcell_comb \my_processor|alu_A[27]~80 (
// Equation(s):
// \my_processor|alu_A[27]~80_combout  = (\my_processor|FD_IR1|dffe18|q~q  & ((\my_processor|alu_A[27]~79_combout  & ((\my_regfile|gen_registers[15].regs|dffe27|q~q ))) # (!\my_processor|alu_A[27]~79_combout  & (\my_regfile|gen_registers[14].regs|dffe27|q~q 
// )))) # (!\my_processor|FD_IR1|dffe18|q~q  & (((\my_processor|alu_A[27]~79_combout ))))

	.dataa(\my_processor|FD_IR1|dffe18|q~q ),
	.datab(\my_regfile|gen_registers[14].regs|dffe27|q~q ),
	.datac(\my_regfile|gen_registers[15].regs|dffe27|q~q ),
	.datad(\my_processor|alu_A[27]~79_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[27]~80_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[27]~80 .lut_mask = 16'hF588;
defparam \my_processor|alu_A[27]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N0
cycloneive_lcell_comb \my_processor|alu_A[27]~76 (
// Equation(s):
// \my_processor|alu_A[27]~76_combout  = (\my_processor|FD_IR1|dffe18|q~q  & ((\my_processor|FD_IR1|dffe17|q~q ) # ((\my_regfile|gen_registers[10].regs|dffe27|q~q )))) # (!\my_processor|FD_IR1|dffe18|q~q  & (!\my_processor|FD_IR1|dffe17|q~q  & 
// (\my_regfile|gen_registers[8].regs|dffe27|q~q )))

	.dataa(\my_processor|FD_IR1|dffe18|q~q ),
	.datab(\my_processor|FD_IR1|dffe17|q~q ),
	.datac(\my_regfile|gen_registers[8].regs|dffe27|q~q ),
	.datad(\my_regfile|gen_registers[10].regs|dffe27|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[27]~76_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[27]~76 .lut_mask = 16'hBA98;
defparam \my_processor|alu_A[27]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N4
cycloneive_lcell_comb \my_processor|alu_A[27]~77 (
// Equation(s):
// \my_processor|alu_A[27]~77_combout  = (\my_processor|alu_A[27]~76_combout  & (((\my_regfile|gen_registers[11].regs|dffe27|q~q ) # (!\my_processor|FD_IR1|dffe17|q~q )))) # (!\my_processor|alu_A[27]~76_combout  & 
// (\my_regfile|gen_registers[9].regs|dffe27|q~q  & ((\my_processor|FD_IR1|dffe17|q~q ))))

	.dataa(\my_processor|alu_A[27]~76_combout ),
	.datab(\my_regfile|gen_registers[9].regs|dffe27|q~q ),
	.datac(\my_regfile|gen_registers[11].regs|dffe27|q~q ),
	.datad(\my_processor|FD_IR1|dffe17|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[27]~77_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[27]~77 .lut_mask = 16'hE4AA;
defparam \my_processor|alu_A[27]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N2
cycloneive_lcell_comb \my_processor|alu_A[27]~73 (
// Equation(s):
// \my_processor|alu_A[27]~73_combout  = (\my_processor|FD_IR1|dffe17|q~q  & (((\my_regfile|gen_registers[5].regs|dffe27|q~q ) # (\my_processor|FD_IR1|dffe18|q~q )))) # (!\my_processor|FD_IR1|dffe17|q~q  & (\my_regfile|gen_registers[4].regs|dffe27|q~q  & 
// ((!\my_processor|FD_IR1|dffe18|q~q ))))

	.dataa(\my_processor|FD_IR1|dffe17|q~q ),
	.datab(\my_regfile|gen_registers[4].regs|dffe27|q~q ),
	.datac(\my_regfile|gen_registers[5].regs|dffe27|q~q ),
	.datad(\my_processor|FD_IR1|dffe18|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[27]~73_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[27]~73 .lut_mask = 16'hAAE4;
defparam \my_processor|alu_A[27]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N6
cycloneive_lcell_comb \my_processor|alu_A[27]~74 (
// Equation(s):
// \my_processor|alu_A[27]~74_combout  = (\my_processor|alu_A[27]~73_combout  & (((\my_regfile|gen_registers[7].regs|dffe27|q~q ) # (!\my_processor|FD_IR1|dffe18|q~q )))) # (!\my_processor|alu_A[27]~73_combout  & (\my_regfile|gen_registers[6].regs|dffe27|q~q 
//  & ((\my_processor|FD_IR1|dffe18|q~q ))))

	.dataa(\my_processor|alu_A[27]~73_combout ),
	.datab(\my_regfile|gen_registers[6].regs|dffe27|q~q ),
	.datac(\my_regfile|gen_registers[7].regs|dffe27|q~q ),
	.datad(\my_processor|FD_IR1|dffe18|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[27]~74_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[27]~74 .lut_mask = 16'hE4AA;
defparam \my_processor|alu_A[27]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N0
cycloneive_lcell_comb \my_processor|alu_A[27]~75 (
// Equation(s):
// \my_processor|alu_A[27]~75_combout  = (\my_processor|alu_A[29]~7_combout  & (((\my_processor|alu_A[29]~6_combout )))) # (!\my_processor|alu_A[29]~7_combout  & ((\my_processor|alu_A[29]~6_combout  & (\my_processor|alu_A[27]~74_combout )) # 
// (!\my_processor|alu_A[29]~6_combout  & ((\my_regfile|gen_registers[2].regs|dffe27|q~q )))))

	.dataa(\my_processor|alu_A[27]~74_combout ),
	.datab(\my_processor|alu_A[29]~7_combout ),
	.datac(\my_regfile|gen_registers[2].regs|dffe27|q~q ),
	.datad(\my_processor|alu_A[29]~6_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[27]~75_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[27]~75 .lut_mask = 16'hEE30;
defparam \my_processor|alu_A[27]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N12
cycloneive_lcell_comb \my_processor|alu_A[27]~78 (
// Equation(s):
// \my_processor|alu_A[27]~78_combout  = (\my_processor|alu_A[29]~7_combout  & ((\my_processor|alu_A[27]~75_combout  & (\my_processor|alu_A[27]~77_combout )) # (!\my_processor|alu_A[27]~75_combout  & ((\my_regfile|gen_registers[3].regs|dffe27|q~q ))))) # 
// (!\my_processor|alu_A[29]~7_combout  & (((\my_processor|alu_A[27]~75_combout ))))

	.dataa(\my_processor|alu_A[27]~77_combout ),
	.datab(\my_processor|alu_A[29]~7_combout ),
	.datac(\my_processor|alu_A[27]~75_combout ),
	.datad(\my_regfile|gen_registers[3].regs|dffe27|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[27]~78_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[27]~78 .lut_mask = 16'hBCB0;
defparam \my_processor|alu_A[27]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N26
cycloneive_lcell_comb \my_processor|alu_A[27]~88 (
// Equation(s):
// \my_processor|alu_A[27]~88_combout  = (\my_processor|FD_IR1|dffe20|q~q  & ((\my_regfile|gen_registers[27].regs|dffe27|q~q ) # ((\my_processor|FD_IR1|dffe19|q~q )))) # (!\my_processor|FD_IR1|dffe20|q~q  & (((\my_regfile|gen_registers[19].regs|dffe27|q~q  & 
// !\my_processor|FD_IR1|dffe19|q~q ))))

	.dataa(\my_regfile|gen_registers[27].regs|dffe27|q~q ),
	.datab(\my_processor|FD_IR1|dffe20|q~q ),
	.datac(\my_regfile|gen_registers[19].regs|dffe27|q~q ),
	.datad(\my_processor|FD_IR1|dffe19|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[27]~88_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[27]~88 .lut_mask = 16'hCCB8;
defparam \my_processor|alu_A[27]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N22
cycloneive_lcell_comb \my_processor|alu_A[27]~89 (
// Equation(s):
// \my_processor|alu_A[27]~89_combout  = (\my_processor|FD_IR1|dffe19|q~q  & ((\my_processor|alu_A[27]~88_combout  & ((\my_regfile|gen_registers[31].regs|dffe27|q~q ))) # (!\my_processor|alu_A[27]~88_combout  & (\my_regfile|gen_registers[23].regs|dffe27|q~q 
// )))) # (!\my_processor|FD_IR1|dffe19|q~q  & (((\my_processor|alu_A[27]~88_combout ))))

	.dataa(\my_regfile|gen_registers[23].regs|dffe27|q~q ),
	.datab(\my_regfile|gen_registers[31].regs|dffe27|q~q ),
	.datac(\my_processor|FD_IR1|dffe19|q~q ),
	.datad(\my_processor|alu_A[27]~88_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[27]~89_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[27]~89 .lut_mask = 16'hCFA0;
defparam \my_processor|alu_A[27]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y30_N4
cycloneive_lcell_comb \my_processor|alu_A[27]~81 (
// Equation(s):
// \my_processor|alu_A[27]~81_combout  = (\my_processor|FD_IR1|dffe19|q~q  & (((\my_processor|FD_IR1|dffe20|q~q )))) # (!\my_processor|FD_IR1|dffe19|q~q  & ((\my_processor|FD_IR1|dffe20|q~q  & (\my_regfile|gen_registers[25].regs|dffe27|q~q )) # 
// (!\my_processor|FD_IR1|dffe20|q~q  & ((\my_regfile|gen_registers[17].regs|dffe27|q~q )))))

	.dataa(\my_processor|FD_IR1|dffe19|q~q ),
	.datab(\my_regfile|gen_registers[25].regs|dffe27|q~q ),
	.datac(\my_regfile|gen_registers[17].regs|dffe27|q~q ),
	.datad(\my_processor|FD_IR1|dffe20|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[27]~81_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[27]~81 .lut_mask = 16'hEE50;
defparam \my_processor|alu_A[27]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y30_N20
cycloneive_lcell_comb \my_processor|alu_A[27]~82 (
// Equation(s):
// \my_processor|alu_A[27]~82_combout  = (\my_processor|alu_A[27]~81_combout  & (((\my_regfile|gen_registers[29].regs|dffe27|q~q )) # (!\my_processor|FD_IR1|dffe19|q~q ))) # (!\my_processor|alu_A[27]~81_combout  & (\my_processor|FD_IR1|dffe19|q~q  & 
// (\my_regfile|gen_registers[21].regs|dffe27|q~q )))

	.dataa(\my_processor|alu_A[27]~81_combout ),
	.datab(\my_processor|FD_IR1|dffe19|q~q ),
	.datac(\my_regfile|gen_registers[21].regs|dffe27|q~q ),
	.datad(\my_regfile|gen_registers[29].regs|dffe27|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[27]~82_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[27]~82 .lut_mask = 16'hEA62;
defparam \my_processor|alu_A[27]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y29_N24
cycloneive_lcell_comb \my_processor|alu_A[27]~85 (
// Equation(s):
// \my_processor|alu_A[27]~85_combout  = (\my_processor|FD_IR1|dffe20|q~q  & (((\my_processor|FD_IR1|dffe19|q~q )))) # (!\my_processor|FD_IR1|dffe20|q~q  & ((\my_processor|FD_IR1|dffe19|q~q  & (\my_regfile|gen_registers[20].regs|dffe27|q~q )) # 
// (!\my_processor|FD_IR1|dffe19|q~q  & ((\my_regfile|gen_registers[16].regs|dffe27|q~q )))))

	.dataa(\my_regfile|gen_registers[20].regs|dffe27|q~q ),
	.datab(\my_processor|FD_IR1|dffe20|q~q ),
	.datac(\my_regfile|gen_registers[16].regs|dffe27|q~q ),
	.datad(\my_processor|FD_IR1|dffe19|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[27]~85_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[27]~85 .lut_mask = 16'hEE30;
defparam \my_processor|alu_A[27]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y29_N14
cycloneive_lcell_comb \my_processor|alu_A[27]~86 (
// Equation(s):
// \my_processor|alu_A[27]~86_combout  = (\my_processor|FD_IR1|dffe20|q~q  & ((\my_processor|alu_A[27]~85_combout  & ((\my_regfile|gen_registers[28].regs|dffe27|q~q ))) # (!\my_processor|alu_A[27]~85_combout  & (\my_regfile|gen_registers[24].regs|dffe27|q~q 
// )))) # (!\my_processor|FD_IR1|dffe20|q~q  & (((\my_processor|alu_A[27]~85_combout ))))

	.dataa(\my_regfile|gen_registers[24].regs|dffe27|q~q ),
	.datab(\my_processor|FD_IR1|dffe20|q~q ),
	.datac(\my_regfile|gen_registers[28].regs|dffe27|q~q ),
	.datad(\my_processor|alu_A[27]~85_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[27]~86_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[27]~86 .lut_mask = 16'hF388;
defparam \my_processor|alu_A[27]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y31_N24
cycloneive_lcell_comb \my_processor|alu_A[27]~83 (
// Equation(s):
// \my_processor|alu_A[27]~83_combout  = (\my_processor|FD_IR1|dffe19|q~q  & ((\my_regfile|gen_registers[22].regs|dffe27|q~q ) # ((\my_processor|FD_IR1|dffe20|q~q )))) # (!\my_processor|FD_IR1|dffe19|q~q  & (((\my_regfile|gen_registers[18].regs|dffe27|q~q  & 
// !\my_processor|FD_IR1|dffe20|q~q ))))

	.dataa(\my_regfile|gen_registers[22].regs|dffe27|q~q ),
	.datab(\my_processor|FD_IR1|dffe19|q~q ),
	.datac(\my_regfile|gen_registers[18].regs|dffe27|q~q ),
	.datad(\my_processor|FD_IR1|dffe20|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[27]~83_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[27]~83 .lut_mask = 16'hCCB8;
defparam \my_processor|alu_A[27]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y31_N10
cycloneive_lcell_comb \my_processor|alu_A[27]~84 (
// Equation(s):
// \my_processor|alu_A[27]~84_combout  = (\my_processor|FD_IR1|dffe20|q~q  & ((\my_processor|alu_A[27]~83_combout  & ((\my_regfile|gen_registers[30].regs|dffe27|q~q ))) # (!\my_processor|alu_A[27]~83_combout  & (\my_regfile|gen_registers[26].regs|dffe27|q~q 
// )))) # (!\my_processor|FD_IR1|dffe20|q~q  & (((\my_processor|alu_A[27]~83_combout ))))

	.dataa(\my_regfile|gen_registers[26].regs|dffe27|q~q ),
	.datab(\my_processor|FD_IR1|dffe20|q~q ),
	.datac(\my_regfile|gen_registers[30].regs|dffe27|q~q ),
	.datad(\my_processor|alu_A[27]~83_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[27]~84_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[27]~84 .lut_mask = 16'hF388;
defparam \my_processor|alu_A[27]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y29_N16
cycloneive_lcell_comb \my_processor|alu_A[27]~87 (
// Equation(s):
// \my_processor|alu_A[27]~87_combout  = (\my_processor|FD_IR1|dffe18|q~q  & ((\my_processor|FD_IR1|dffe17|q~q ) # ((\my_processor|alu_A[27]~84_combout )))) # (!\my_processor|FD_IR1|dffe18|q~q  & (!\my_processor|FD_IR1|dffe17|q~q  & 
// (\my_processor|alu_A[27]~86_combout )))

	.dataa(\my_processor|FD_IR1|dffe18|q~q ),
	.datab(\my_processor|FD_IR1|dffe17|q~q ),
	.datac(\my_processor|alu_A[27]~86_combout ),
	.datad(\my_processor|alu_A[27]~84_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[27]~87_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[27]~87 .lut_mask = 16'hBA98;
defparam \my_processor|alu_A[27]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y29_N10
cycloneive_lcell_comb \my_processor|alu_A[27]~90 (
// Equation(s):
// \my_processor|alu_A[27]~90_combout  = (\my_processor|FD_IR1|dffe17|q~q  & ((\my_processor|alu_A[27]~87_combout  & (\my_processor|alu_A[27]~89_combout )) # (!\my_processor|alu_A[27]~87_combout  & ((\my_processor|alu_A[27]~82_combout ))))) # 
// (!\my_processor|FD_IR1|dffe17|q~q  & (((\my_processor|alu_A[27]~87_combout ))))

	.dataa(\my_processor|alu_A[27]~89_combout ),
	.datab(\my_processor|alu_A[27]~82_combout ),
	.datac(\my_processor|FD_IR1|dffe17|q~q ),
	.datad(\my_processor|alu_A[27]~87_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[27]~90_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[27]~90 .lut_mask = 16'hAFC0;
defparam \my_processor|alu_A[27]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N20
cycloneive_lcell_comb \my_processor|alu_A[27]~91 (
// Equation(s):
// \my_processor|alu_A[27]~91_combout  = (\my_processor|alu_A[29]~27_combout  & ((\my_processor|WM_bypass_data[27]~55_combout ) # ((\my_processor|alu_A[0]~26_combout )))) # (!\my_processor|alu_A[29]~27_combout  & (((!\my_processor|alu_A[0]~26_combout  & 
// \my_processor|alu_A[27]~90_combout ))))

	.dataa(\my_processor|WM_bypass_data[27]~55_combout ),
	.datab(\my_processor|alu_A[29]~27_combout ),
	.datac(\my_processor|alu_A[0]~26_combout ),
	.datad(\my_processor|alu_A[27]~90_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[27]~91_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[27]~91 .lut_mask = 16'hCBC8;
defparam \my_processor|alu_A[27]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N18
cycloneive_lcell_comb \my_processor|alu_A[27]~92 (
// Equation(s):
// \my_processor|alu_A[27]~92_combout  = (\my_processor|alu_A[29]~15_combout  & ((\my_processor|alu_A[27]~91_combout  & (\my_processor|alu_A[27]~80_combout )) # (!\my_processor|alu_A[27]~91_combout  & ((\my_processor|alu_A[27]~78_combout ))))) # 
// (!\my_processor|alu_A[29]~15_combout  & (((\my_processor|alu_A[27]~91_combout ))))

	.dataa(\my_processor|alu_A[29]~15_combout ),
	.datab(\my_processor|alu_A[27]~80_combout ),
	.datac(\my_processor|alu_A[27]~78_combout ),
	.datad(\my_processor|alu_A[27]~91_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[27]~92_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[27]~92 .lut_mask = 16'hDDA0;
defparam \my_processor|alu_A[27]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N24
cycloneive_lcell_comb \my_processor|alu_A[27]~93 (
// Equation(s):
// \my_processor|alu_A[27]~93_combout  = (\my_processor|A_bypass_MX_sel~3_combout  & (\my_processor|xm1|XMoutput|dffe27|q~q )) # (!\my_processor|A_bypass_MX_sel~3_combout  & ((\my_processor|alu_A[27]~92_combout )))

	.dataa(\my_processor|xm1|XMoutput|dffe27|q~q ),
	.datab(gnd),
	.datac(\my_processor|A_bypass_MX_sel~3_combout ),
	.datad(\my_processor|alu_A[27]~92_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[27]~93_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[27]~93 .lut_mask = 16'hAFA0;
defparam \my_processor|alu_A[27]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N18
cycloneive_lcell_comb \my_processor|aluer|subtraction|eba_3|orc3 (
// Equation(s):
// \my_processor|aluer|subtraction|eba_3|orc3~combout  = (\my_processor|alu_A[27]~93_combout  & ((\my_processor|aluer|subtraction|eba_3|orc2~combout ) # (!\my_processor|alu_B[27]~62_combout ))) # (!\my_processor|alu_A[27]~93_combout  & 
// (!\my_processor|alu_B[27]~62_combout  & \my_processor|aluer|subtraction|eba_3|orc2~combout ))

	.dataa(\my_processor|alu_A[27]~93_combout ),
	.datab(gnd),
	.datac(\my_processor|alu_B[27]~62_combout ),
	.datad(\my_processor|aluer|subtraction|eba_3|orc2~combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|subtraction|eba_3|orc3~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|subtraction|eba_3|orc3 .lut_mask = 16'hAF0A;
defparam \my_processor|aluer|subtraction|eba_3|orc3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N8
cycloneive_lcell_comb \my_processor|aluer|subtraction|eba_3|xor_sum4 (
// Equation(s):
// \my_processor|aluer|subtraction|eba_3|xor_sum4~combout  = \my_processor|alu_A[28]~72_combout  $ (\my_processor|alu_B[28]~64_combout  $ (\my_processor|aluer|subtraction|eba_3|orc3~combout ))

	.dataa(gnd),
	.datab(\my_processor|alu_A[28]~72_combout ),
	.datac(\my_processor|alu_B[28]~64_combout ),
	.datad(\my_processor|aluer|subtraction|eba_3|orc3~combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|subtraction|eba_3|xor_sum4~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|subtraction|eba_3|xor_sum4 .lut_mask = 16'hC33C;
defparam \my_processor|aluer|subtraction|eba_3|xor_sum4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N16
cycloneive_lcell_comb \my_processor|aluer|addition|eba_3|xor_sum4 (
// Equation(s):
// \my_processor|aluer|addition|eba_3|xor_sum4~combout  = \my_processor|alu_A[28]~72_combout  $ (\my_processor|aluer|addition|eba_3|orc3~0_combout  $ (\my_processor|alu_B[28]~64_combout ))

	.dataa(\my_processor|alu_A[28]~72_combout ),
	.datab(gnd),
	.datac(\my_processor|aluer|addition|eba_3|orc3~0_combout ),
	.datad(\my_processor|alu_B[28]~64_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|addition|eba_3|xor_sum4~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|addition|eba_3|xor_sum4 .lut_mask = 16'hA55A;
defparam \my_processor|aluer|addition|eba_3|xor_sum4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N18
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[28]~74 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[28]~74_combout  = (\my_processor|alu_op[0]~0_combout  & (((\my_processor|alu_op[1]~1_combout )) # (!\my_processor|aluer|subtraction|eba_3|xor_sum4~combout ))) # 
// (!\my_processor|alu_op[0]~0_combout  & (((!\my_processor|alu_op[1]~1_combout  & \my_processor|aluer|addition|eba_3|xor_sum4~combout ))))

	.dataa(\my_processor|alu_op[0]~0_combout ),
	.datab(\my_processor|aluer|subtraction|eba_3|xor_sum4~combout ),
	.datac(\my_processor|alu_op[1]~1_combout ),
	.datad(\my_processor|aluer|addition|eba_3|xor_sum4~combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[28]~74_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[28]~74 .lut_mask = 16'hA7A2;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[28]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N8
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[28]~75 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[28]~75_combout  = (\my_processor|alu_B[28]~64_combout  & ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[28]~74_combout ) # ((\my_processor|alu_op[1]~1_combout  & 
// \my_processor|alu_A[28]~72_combout )))) # (!\my_processor|alu_B[28]~64_combout  & (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[28]~74_combout  & ((\my_processor|alu_A[28]~72_combout ) # (!\my_processor|alu_op[1]~1_combout ))))

	.dataa(\my_processor|alu_B[28]~64_combout ),
	.datab(\my_processor|alu_op[1]~1_combout ),
	.datac(\my_processor|alu_A[28]~72_combout ),
	.datad(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[28]~74_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[28]~75_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[28]~75 .lut_mask = 16'hFB80;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[28]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y27_N28
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[28]~76 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[28]~76_combout  = (\my_processor|dx1|DXIR|dffe7|q~q  & (((\my_processor|alu_op[0]~0_combout )))) # (!\my_processor|dx1|DXIR|dffe7|q~q  & ((\my_processor|alu_op[0]~0_combout  & 
// (\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[27]~25_combout )) # (!\my_processor|alu_op[0]~0_combout  & ((\my_processor|aluer|shift_logical_left|mux_one_shifted[29]~25_combout )))))

	.dataa(\my_processor|dx1|DXIR|dffe7|q~q ),
	.datab(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[27]~25_combout ),
	.datac(\my_processor|alu_op[0]~0_combout ),
	.datad(\my_processor|aluer|shift_logical_left|mux_one_shifted[29]~25_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[28]~76_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[28]~76 .lut_mask = 16'hE5E0;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[28]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N26
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[28]~77 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[28]~77_combout  = (\my_processor|dx1|DXIR|dffe7|q~q  & ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[28]~76_combout  & 
// (\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[28]~23_combout )) # (!\my_processor|aluer|mux_for_alu_out|mux_results|register_out[28]~76_combout  & ((\my_processor|aluer|shift_logical_left|mux_one_shifted[28]~26_combout ))))) # 
// (!\my_processor|dx1|DXIR|dffe7|q~q  & (((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[28]~76_combout ))))

	.dataa(\my_processor|dx1|DXIR|dffe7|q~q ),
	.datab(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[28]~23_combout ),
	.datac(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[28]~76_combout ),
	.datad(\my_processor|aluer|shift_logical_left|mux_one_shifted[28]~26_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[28]~77_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[28]~77 .lut_mask = 16'hDAD0;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[28]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N20
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[28]~78 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[28]~78_combout  = (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout  & ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[28]~77_combout ) # 
// ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[28]~75_combout  & \my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout )))) # (!\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout  & 
// (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[28]~75_combout  & (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout )))

	.dataa(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout ),
	.datab(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[28]~75_combout ),
	.datac(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout ),
	.datad(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[28]~77_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[28]~78_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[28]~78 .lut_mask = 16'hEAC0;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[28]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y27_N21
dffeas \my_processor|xm1|XMoutput|dffe28|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[28]~78_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|XMoutput|dffe28|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|XMoutput|dffe28|q .is_wysiwyg = "true";
defparam \my_processor|xm1|XMoutput|dffe28|q .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y24_N23
dffeas \my_processor|mw1|MWout|dffe28|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|xm1|XMoutput|dffe28|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MWout|dffe28|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MWout|dffe28|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MWout|dffe28|q .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y24_N29
dffeas \my_processor|xm1|b|dffe29|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dx1|DXB|dffe29|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|b|dffe29|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|b|dffe29|q .is_wysiwyg = "true";
defparam \my_processor|xm1|b|dffe29|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N28
cycloneive_lcell_comb \my_processor|data[29]~29 (
// Equation(s):
// \my_processor|data[29]~29_combout  = (\my_processor|WM_bypass~3_combout  & ((\my_processor|WM_bypass_data[29]~59_combout ))) # (!\my_processor|WM_bypass~3_combout  & (\my_processor|xm1|b|dffe29|q~q ))

	.dataa(\my_processor|WM_bypass~3_combout ),
	.datab(gnd),
	.datac(\my_processor|xm1|b|dffe29|q~q ),
	.datad(\my_processor|WM_bypass_data[29]~59_combout ),
	.cin(gnd),
	.combout(\my_processor|data[29]~29_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[29]~29 .lut_mask = 16'hFA50;
defparam \my_processor|data[29]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y21_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(\my_processor|xm1|XMcontrol|dffe5|q~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[29]~29_combout ,\my_processor|data[28]~28_combout }),
	.portaaddr({\my_processor|xm1|XMoutput|dffe11|q~q ,\my_processor|xm1|XMoutput|dffe10|q~q ,\my_processor|xm1|XMoutput|dffe9|q~q ,\my_processor|xm1|XMoutput|dffe8|q~q ,\my_processor|xm1|XMoutput|dffe7|q~q ,\my_processor|xm1|XMoutput|dffe6|q~q ,
\my_processor|xm1|XMoutput|dffe5|q~q ,\my_processor|xm1|XMoutput|dffe4|q~q ,\my_processor|xm1|XMoutput|dffe3|q~q ,\my_processor|xm1|XMoutput|dffe2|q~q ,\my_processor|xm1|XMoutput|dffe1|q~q ,\my_processor|xm1|XMoutput|dffe0|q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .init_file = "notes.mif";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_7ih1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M9K";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000016906C3A11B92E4941906C3A5A41B0E8;
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N16
cycloneive_lcell_comb \my_processor|mw1|MWmem|dffe28|q~feeder (
// Equation(s):
// \my_processor|mw1|MWmem|dffe28|q~feeder_combout  = \my_dmem|altsyncram_component|auto_generated|q_a [28]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [28]),
	.cin(gnd),
	.combout(\my_processor|mw1|MWmem|dffe28|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mw1|MWmem|dffe28|q~feeder .lut_mask = 16'hFF00;
defparam \my_processor|mw1|MWmem|dffe28|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y24_N17
dffeas \my_processor|mw1|MWmem|dffe28|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|mw1|MWmem|dffe28|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MWmem|dffe28|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MWmem|dffe28|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MWmem|dffe28|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N22
cycloneive_lcell_comb \my_processor|WM_bypass_data[28]~56 (
// Equation(s):
// \my_processor|WM_bypass_data[28]~56_combout  = (!\my_processor|mw1|MWctrl|dffe18|q~q  & ((\my_processor|mw1|MWctrl|dffe16|q~q  & ((\my_processor|mw1|MWmem|dffe28|q~q ))) # (!\my_processor|mw1|MWctrl|dffe16|q~q  & (\my_processor|mw1|MWout|dffe28|q~q ))))

	.dataa(\my_processor|mw1|MWctrl|dffe16|q~q ),
	.datab(\my_processor|mw1|MWctrl|dffe18|q~q ),
	.datac(\my_processor|mw1|MWout|dffe28|q~q ),
	.datad(\my_processor|mw1|MWmem|dffe28|q~q ),
	.cin(gnd),
	.combout(\my_processor|WM_bypass_data[28]~56_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|WM_bypass_data[28]~56 .lut_mask = 16'h3210;
defparam \my_processor|WM_bypass_data[28]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N12
cycloneive_lcell_comb \my_processor|xm1|xmoldp|dffe28|q~feeder (
// Equation(s):
// \my_processor|xm1|xmoldp|dffe28|q~feeder_combout  = \my_processor|dx1|FDPC|dffe28|q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|dx1|FDPC|dffe28|q~q ),
	.cin(gnd),
	.combout(\my_processor|xm1|xmoldp|dffe28|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|xm1|xmoldp|dffe28|q~feeder .lut_mask = 16'hFF00;
defparam \my_processor|xm1|xmoldp|dffe28|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y29_N13
dffeas \my_processor|xm1|xmoldp|dffe28|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|xm1|xmoldp|dffe28|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|xmoldp|dffe28|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|xmoldp|dffe28|q .is_wysiwyg = "true";
defparam \my_processor|xm1|xmoldp|dffe28|q .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y24_N25
dffeas \my_processor|mw1|MW_oldPC|dffe28|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|xm1|xmoldp|dffe28|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MW_oldPC|dffe28|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MW_oldPC|dffe28|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MW_oldPC|dffe28|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N24
cycloneive_lcell_comb \my_processor|WM_bypass_data[28]~57 (
// Equation(s):
// \my_processor|WM_bypass_data[28]~57_combout  = (\my_processor|WM_bypass_data[28]~56_combout ) # ((\my_processor|mw1|MW_oldPC|dffe28|q~q  & \my_processor|mw1|MWctrl|dffe18|q~q ))

	.dataa(\my_processor|WM_bypass_data[28]~56_combout ),
	.datab(gnd),
	.datac(\my_processor|mw1|MW_oldPC|dffe28|q~q ),
	.datad(\my_processor|mw1|MWctrl|dffe18|q~q ),
	.cin(gnd),
	.combout(\my_processor|WM_bypass_data[28]~57_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|WM_bypass_data[28]~57 .lut_mask = 16'hFAAA;
defparam \my_processor|WM_bypass_data[28]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y26_N11
dffeas \my_regfile|gen_registers[15].regs|dffe28|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[28]~57_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[15].regs|dffe28|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[15].regs|dffe28|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[15].regs|dffe28|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N18
cycloneive_lcell_comb \my_processor|dx1|B_in[28]~510 (
// Equation(s):
// \my_processor|dx1|B_in[28]~510_combout  = (\my_processor|ctrl_readRegB[0]~0_combout  & (((\my_processor|ctrl_readRegB[1]~1_combout )))) # (!\my_processor|ctrl_readRegB[0]~0_combout  & ((\my_processor|ctrl_readRegB[1]~1_combout  & 
// ((\my_regfile|gen_registers[14].regs|dffe28|q~q ))) # (!\my_processor|ctrl_readRegB[1]~1_combout  & (\my_regfile|gen_registers[12].regs|dffe28|q~q ))))

	.dataa(\my_regfile|gen_registers[12].regs|dffe28|q~q ),
	.datab(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datac(\my_regfile|gen_registers[14].regs|dffe28|q~q ),
	.datad(\my_processor|ctrl_readRegB[1]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[28]~510_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[28]~510 .lut_mask = 16'hFC22;
defparam \my_processor|dx1|B_in[28]~510 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N20
cycloneive_lcell_comb \my_processor|dx1|B_in[28]~511 (
// Equation(s):
// \my_processor|dx1|B_in[28]~511_combout  = (\my_processor|ctrl_readRegB[0]~0_combout  & ((\my_processor|dx1|B_in[28]~510_combout  & (\my_regfile|gen_registers[15].regs|dffe28|q~q )) # (!\my_processor|dx1|B_in[28]~510_combout  & 
// ((\my_regfile|gen_registers[13].regs|dffe28|q~q ))))) # (!\my_processor|ctrl_readRegB[0]~0_combout  & (((\my_processor|dx1|B_in[28]~510_combout ))))

	.dataa(\my_regfile|gen_registers[15].regs|dffe28|q~q ),
	.datab(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datac(\my_regfile|gen_registers[13].regs|dffe28|q~q ),
	.datad(\my_processor|dx1|B_in[28]~510_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[28]~511_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[28]~511 .lut_mask = 16'hBBC0;
defparam \my_processor|dx1|B_in[28]~511 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N6
cycloneive_lcell_comb \my_processor|dx1|B_in[28]~506 (
// Equation(s):
// \my_processor|dx1|B_in[28]~506_combout  = (\my_processor|dx1|DXB|dffe5|q~11_combout  & (((\my_processor|dx1|DXB|dffe5|q~9_combout )))) # (!\my_processor|dx1|DXB|dffe5|q~11_combout  & ((\my_processor|dx1|DXB|dffe5|q~9_combout  & 
// ((\my_regfile|gen_registers[3].regs|dffe28|q~q ))) # (!\my_processor|dx1|DXB|dffe5|q~9_combout  & (\my_regfile|gen_registers[2].regs|dffe28|q~q ))))

	.dataa(\my_processor|dx1|DXB|dffe5|q~11_combout ),
	.datab(\my_regfile|gen_registers[2].regs|dffe28|q~q ),
	.datac(\my_regfile|gen_registers[3].regs|dffe28|q~q ),
	.datad(\my_processor|dx1|DXB|dffe5|q~9_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[28]~506_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[28]~506 .lut_mask = 16'hFA44;
defparam \my_processor|dx1|B_in[28]~506 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N14
cycloneive_lcell_comb \my_processor|dx1|B_in[28]~507 (
// Equation(s):
// \my_processor|dx1|B_in[28]~507_combout  = (\my_processor|ctrl_readRegB[1]~1_combout  & (((\my_processor|ctrl_readRegB[0]~0_combout )))) # (!\my_processor|ctrl_readRegB[1]~1_combout  & ((\my_processor|ctrl_readRegB[0]~0_combout  & 
// ((\my_regfile|gen_registers[9].regs|dffe28|q~q ))) # (!\my_processor|ctrl_readRegB[0]~0_combout  & (\my_regfile|gen_registers[8].regs|dffe28|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datab(\my_regfile|gen_registers[8].regs|dffe28|q~q ),
	.datac(\my_regfile|gen_registers[9].regs|dffe28|q~q ),
	.datad(\my_processor|ctrl_readRegB[0]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[28]~507_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[28]~507 .lut_mask = 16'hFA44;
defparam \my_processor|dx1|B_in[28]~507 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N8
cycloneive_lcell_comb \my_processor|dx1|B_in[28]~508 (
// Equation(s):
// \my_processor|dx1|B_in[28]~508_combout  = (\my_processor|ctrl_readRegB[1]~1_combout  & ((\my_processor|dx1|B_in[28]~507_combout  & ((\my_regfile|gen_registers[11].regs|dffe28|q~q ))) # (!\my_processor|dx1|B_in[28]~507_combout  & 
// (\my_regfile|gen_registers[10].regs|dffe28|q~q )))) # (!\my_processor|ctrl_readRegB[1]~1_combout  & (\my_processor|dx1|B_in[28]~507_combout ))

	.dataa(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datab(\my_processor|dx1|B_in[28]~507_combout ),
	.datac(\my_regfile|gen_registers[10].regs|dffe28|q~q ),
	.datad(\my_regfile|gen_registers[11].regs|dffe28|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[28]~508_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[28]~508 .lut_mask = 16'hEC64;
defparam \my_processor|dx1|B_in[28]~508 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N14
cycloneive_lcell_comb \my_processor|dx1|B_in[28]~504 (
// Equation(s):
// \my_processor|dx1|B_in[28]~504_combout  = (\my_processor|ctrl_readRegB[1]~1_combout  & (((\my_regfile|gen_registers[6].regs|dffe28|q~q ) # (\my_processor|ctrl_readRegB[0]~0_combout )))) # (!\my_processor|ctrl_readRegB[1]~1_combout  & 
// (\my_regfile|gen_registers[4].regs|dffe28|q~q  & ((!\my_processor|ctrl_readRegB[0]~0_combout ))))

	.dataa(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datab(\my_regfile|gen_registers[4].regs|dffe28|q~q ),
	.datac(\my_regfile|gen_registers[6].regs|dffe28|q~q ),
	.datad(\my_processor|ctrl_readRegB[0]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[28]~504_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[28]~504 .lut_mask = 16'hAAE4;
defparam \my_processor|dx1|B_in[28]~504 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N20
cycloneive_lcell_comb \my_processor|dx1|B_in[28]~505 (
// Equation(s):
// \my_processor|dx1|B_in[28]~505_combout  = (\my_processor|dx1|B_in[28]~504_combout  & ((\my_regfile|gen_registers[7].regs|dffe28|q~q ) # ((!\my_processor|ctrl_readRegB[0]~0_combout )))) # (!\my_processor|dx1|B_in[28]~504_combout  & 
// (((\my_regfile|gen_registers[5].regs|dffe28|q~q  & \my_processor|ctrl_readRegB[0]~0_combout ))))

	.dataa(\my_regfile|gen_registers[7].regs|dffe28|q~q ),
	.datab(\my_processor|dx1|B_in[28]~504_combout ),
	.datac(\my_regfile|gen_registers[5].regs|dffe28|q~q ),
	.datad(\my_processor|ctrl_readRegB[0]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[28]~505_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[28]~505 .lut_mask = 16'hB8CC;
defparam \my_processor|dx1|B_in[28]~505 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N26
cycloneive_lcell_comb \my_processor|dx1|B_in[28]~509 (
// Equation(s):
// \my_processor|dx1|B_in[28]~509_combout  = (\my_processor|dx1|B_in[28]~506_combout  & ((\my_processor|dx1|B_in[28]~508_combout ) # ((!\my_processor|dx1|DXB|dffe5|q~11_combout )))) # (!\my_processor|dx1|B_in[28]~506_combout  & 
// (((\my_processor|dx1|B_in[28]~505_combout  & \my_processor|dx1|DXB|dffe5|q~11_combout ))))

	.dataa(\my_processor|dx1|B_in[28]~506_combout ),
	.datab(\my_processor|dx1|B_in[28]~508_combout ),
	.datac(\my_processor|dx1|B_in[28]~505_combout ),
	.datad(\my_processor|dx1|DXB|dffe5|q~11_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[28]~509_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[28]~509 .lut_mask = 16'hD8AA;
defparam \my_processor|dx1|B_in[28]~509 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N20
cycloneive_lcell_comb \my_processor|dx1|DXB|dffe28|q~0 (
// Equation(s):
// \my_processor|dx1|DXB|dffe28|q~0_combout  = (\my_processor|dx1|DXB|dffe5|q~12_combout  & (\my_processor|dx1|B_in[28]~511_combout )) # (!\my_processor|dx1|DXB|dffe5|q~12_combout  & ((\my_processor|dx1|B_in[28]~509_combout )))

	.dataa(\my_processor|dx1|B_in[28]~511_combout ),
	.datab(\my_processor|dx1|DXB|dffe5|q~12_combout ),
	.datac(gnd),
	.datad(\my_processor|dx1|B_in[28]~509_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|DXB|dffe28|q~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|DXB|dffe28|q~0 .lut_mask = 16'hBB88;
defparam \my_processor|dx1|DXB|dffe28|q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y30_N26
cycloneive_lcell_comb \my_processor|dx1|B_in[28]~516 (
// Equation(s):
// \my_processor|dx1|B_in[28]~516_combout  = (\my_processor|ctrl_readRegB[3]~3_combout  & (((\my_processor|ctrl_readRegB[2]~2_combout )))) # (!\my_processor|ctrl_readRegB[3]~3_combout  & ((\my_processor|ctrl_readRegB[2]~2_combout  & 
// ((\my_regfile|gen_registers[20].regs|dffe28|q~q ))) # (!\my_processor|ctrl_readRegB[2]~2_combout  & (\my_regfile|gen_registers[16].regs|dffe28|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datab(\my_regfile|gen_registers[16].regs|dffe28|q~q ),
	.datac(\my_regfile|gen_registers[20].regs|dffe28|q~q ),
	.datad(\my_processor|ctrl_readRegB[2]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[28]~516_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[28]~516 .lut_mask = 16'hFA44;
defparam \my_processor|dx1|B_in[28]~516 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y30_N4
cycloneive_lcell_comb \my_processor|dx1|B_in[28]~517 (
// Equation(s):
// \my_processor|dx1|B_in[28]~517_combout  = (\my_processor|dx1|B_in[28]~516_combout  & ((\my_regfile|gen_registers[28].regs|dffe28|q~q ) # ((!\my_processor|ctrl_readRegB[3]~3_combout )))) # (!\my_processor|dx1|B_in[28]~516_combout  & 
// (((\my_regfile|gen_registers[24].regs|dffe28|q~q  & \my_processor|ctrl_readRegB[3]~3_combout ))))

	.dataa(\my_processor|dx1|B_in[28]~516_combout ),
	.datab(\my_regfile|gen_registers[28].regs|dffe28|q~q ),
	.datac(\my_regfile|gen_registers[24].regs|dffe28|q~q ),
	.datad(\my_processor|ctrl_readRegB[3]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[28]~517_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[28]~517 .lut_mask = 16'hD8AA;
defparam \my_processor|dx1|B_in[28]~517 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y30_N6
cycloneive_lcell_comb \my_processor|dx1|B_in[28]~514 (
// Equation(s):
// \my_processor|dx1|B_in[28]~514_combout  = (\my_processor|ctrl_readRegB[2]~2_combout  & (\my_processor|ctrl_readRegB[3]~3_combout )) # (!\my_processor|ctrl_readRegB[2]~2_combout  & ((\my_processor|ctrl_readRegB[3]~3_combout  & 
// (\my_regfile|gen_registers[25].regs|dffe28|q~q )) # (!\my_processor|ctrl_readRegB[3]~3_combout  & ((\my_regfile|gen_registers[17].regs|dffe28|q~q )))))

	.dataa(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datab(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datac(\my_regfile|gen_registers[25].regs|dffe28|q~q ),
	.datad(\my_regfile|gen_registers[17].regs|dffe28|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[28]~514_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[28]~514 .lut_mask = 16'hD9C8;
defparam \my_processor|dx1|B_in[28]~514 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y30_N0
cycloneive_lcell_comb \my_processor|dx1|B_in[28]~515 (
// Equation(s):
// \my_processor|dx1|B_in[28]~515_combout  = (\my_processor|ctrl_readRegB[2]~2_combout  & ((\my_processor|dx1|B_in[28]~514_combout  & (\my_regfile|gen_registers[29].regs|dffe28|q~q )) # (!\my_processor|dx1|B_in[28]~514_combout  & 
// ((\my_regfile|gen_registers[21].regs|dffe28|q~q ))))) # (!\my_processor|ctrl_readRegB[2]~2_combout  & (((\my_processor|dx1|B_in[28]~514_combout ))))

	.dataa(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datab(\my_regfile|gen_registers[29].regs|dffe28|q~q ),
	.datac(\my_regfile|gen_registers[21].regs|dffe28|q~q ),
	.datad(\my_processor|dx1|B_in[28]~514_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[28]~515_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[28]~515 .lut_mask = 16'hDDA0;
defparam \my_processor|dx1|B_in[28]~515 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y30_N6
cycloneive_lcell_comb \my_processor|dx1|B_in[28]~518 (
// Equation(s):
// \my_processor|dx1|B_in[28]~518_combout  = (\my_processor|ctrl_readRegB[1]~1_combout  & (\my_processor|ctrl_readRegB[0]~0_combout )) # (!\my_processor|ctrl_readRegB[1]~1_combout  & ((\my_processor|ctrl_readRegB[0]~0_combout  & 
// ((\my_processor|dx1|B_in[28]~515_combout ))) # (!\my_processor|ctrl_readRegB[0]~0_combout  & (\my_processor|dx1|B_in[28]~517_combout ))))

	.dataa(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datac(\my_processor|dx1|B_in[28]~517_combout ),
	.datad(\my_processor|dx1|B_in[28]~515_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[28]~518_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[28]~518 .lut_mask = 16'hDC98;
defparam \my_processor|dx1|B_in[28]~518 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y31_N12
cycloneive_lcell_comb \my_processor|dx1|B_in[28]~512 (
// Equation(s):
// \my_processor|dx1|B_in[28]~512_combout  = (\my_processor|ctrl_readRegB[3]~3_combout  & (((\my_processor|ctrl_readRegB[2]~2_combout )))) # (!\my_processor|ctrl_readRegB[3]~3_combout  & ((\my_processor|ctrl_readRegB[2]~2_combout  & 
// ((\my_regfile|gen_registers[22].regs|dffe28|q~q ))) # (!\my_processor|ctrl_readRegB[2]~2_combout  & (\my_regfile|gen_registers[18].regs|dffe28|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datab(\my_regfile|gen_registers[18].regs|dffe28|q~q ),
	.datac(\my_regfile|gen_registers[22].regs|dffe28|q~q ),
	.datad(\my_processor|ctrl_readRegB[2]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[28]~512_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[28]~512 .lut_mask = 16'hFA44;
defparam \my_processor|dx1|B_in[28]~512 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y31_N22
cycloneive_lcell_comb \my_processor|dx1|B_in[28]~513 (
// Equation(s):
// \my_processor|dx1|B_in[28]~513_combout  = (\my_processor|dx1|B_in[28]~512_combout  & (((\my_regfile|gen_registers[30].regs|dffe28|q~q ) # (!\my_processor|ctrl_readRegB[3]~3_combout )))) # (!\my_processor|dx1|B_in[28]~512_combout  & 
// (\my_regfile|gen_registers[26].regs|dffe28|q~q  & ((\my_processor|ctrl_readRegB[3]~3_combout ))))

	.dataa(\my_regfile|gen_registers[26].regs|dffe28|q~q ),
	.datab(\my_processor|dx1|B_in[28]~512_combout ),
	.datac(\my_regfile|gen_registers[30].regs|dffe28|q~q ),
	.datad(\my_processor|ctrl_readRegB[3]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[28]~513_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[28]~513 .lut_mask = 16'hE2CC;
defparam \my_processor|dx1|B_in[28]~513 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y27_N26
cycloneive_lcell_comb \my_processor|dx1|B_in[28]~519 (
// Equation(s):
// \my_processor|dx1|B_in[28]~519_combout  = (\my_processor|ctrl_readRegB[3]~3_combout  & ((\my_processor|ctrl_readRegB[2]~2_combout ) # ((\my_regfile|gen_registers[27].regs|dffe28|q~q )))) # (!\my_processor|ctrl_readRegB[3]~3_combout  & 
// (!\my_processor|ctrl_readRegB[2]~2_combout  & ((\my_regfile|gen_registers[19].regs|dffe28|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datab(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datac(\my_regfile|gen_registers[27].regs|dffe28|q~q ),
	.datad(\my_regfile|gen_registers[19].regs|dffe28|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[28]~519_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[28]~519 .lut_mask = 16'hB9A8;
defparam \my_processor|dx1|B_in[28]~519 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y27_N28
cycloneive_lcell_comb \my_processor|dx1|B_in[28]~520 (
// Equation(s):
// \my_processor|dx1|B_in[28]~520_combout  = (\my_processor|dx1|B_in[28]~519_combout  & (((\my_regfile|gen_registers[31].regs|dffe28|q~q ) # (!\my_processor|ctrl_readRegB[2]~2_combout )))) # (!\my_processor|dx1|B_in[28]~519_combout  & 
// (\my_regfile|gen_registers[23].regs|dffe28|q~q  & ((\my_processor|ctrl_readRegB[2]~2_combout ))))

	.dataa(\my_processor|dx1|B_in[28]~519_combout ),
	.datab(\my_regfile|gen_registers[23].regs|dffe28|q~q ),
	.datac(\my_regfile|gen_registers[31].regs|dffe28|q~q ),
	.datad(\my_processor|ctrl_readRegB[2]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[28]~520_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[28]~520 .lut_mask = 16'hE4AA;
defparam \my_processor|dx1|B_in[28]~520 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N4
cycloneive_lcell_comb \my_processor|dx1|B_in[28]~521 (
// Equation(s):
// \my_processor|dx1|B_in[28]~521_combout  = (\my_processor|dx1|B_in[28]~518_combout  & (((\my_processor|dx1|B_in[28]~520_combout ) # (!\my_processor|ctrl_readRegB[1]~1_combout )))) # (!\my_processor|dx1|B_in[28]~518_combout  & 
// (\my_processor|dx1|B_in[28]~513_combout  & (\my_processor|ctrl_readRegB[1]~1_combout )))

	.dataa(\my_processor|dx1|B_in[28]~518_combout ),
	.datab(\my_processor|dx1|B_in[28]~513_combout ),
	.datac(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datad(\my_processor|dx1|B_in[28]~520_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[28]~521_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[28]~521 .lut_mask = 16'hEA4A;
defparam \my_processor|dx1|B_in[28]~521 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y23_N21
dffeas \my_processor|dx1|DXB|dffe28|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|DXB|dffe28|q~0_combout ),
	.asdata(\my_processor|dx1|B_in[28]~521_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\my_processor|dx1|DXB|dffe5|q~10_combout ),
	.sload(\my_processor|ctrl_readRegB[4]~4_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXB|dffe28|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXB|dffe28|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXB|dffe28|q .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y23_N29
dffeas \my_processor|xm1|b|dffe28|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dx1|DXB|dffe28|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|b|dffe28|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|b|dffe28|q .is_wysiwyg = "true";
defparam \my_processor|xm1|b|dffe28|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N28
cycloneive_lcell_comb \my_processor|data[28]~28 (
// Equation(s):
// \my_processor|data[28]~28_combout  = (\my_processor|WM_bypass~3_combout  & ((\my_processor|WM_bypass_data[28]~57_combout ))) # (!\my_processor|WM_bypass~3_combout  & (\my_processor|xm1|b|dffe28|q~q ))

	.dataa(\my_processor|WM_bypass~3_combout ),
	.datab(gnd),
	.datac(\my_processor|xm1|b|dffe28|q~q ),
	.datad(\my_processor|WM_bypass_data[28]~57_combout ),
	.cin(gnd),
	.combout(\my_processor|data[28]~28_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[28]~28 .lut_mask = 16'hFA50;
defparam \my_processor|data[28]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N18
cycloneive_lcell_comb \my_processor|mw1|MWmem|dffe29|q~feeder (
// Equation(s):
// \my_processor|mw1|MWmem|dffe29|q~feeder_combout  = \my_dmem|altsyncram_component|auto_generated|q_a [29]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [29]),
	.cin(gnd),
	.combout(\my_processor|mw1|MWmem|dffe29|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mw1|MWmem|dffe29|q~feeder .lut_mask = 16'hFF00;
defparam \my_processor|mw1|MWmem|dffe29|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y24_N19
dffeas \my_processor|mw1|MWmem|dffe29|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|mw1|MWmem|dffe29|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MWmem|dffe29|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MWmem|dffe29|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MWmem|dffe29|q .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y24_N13
dffeas \my_processor|mw1|MWout|dffe29|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|xm1|XMoutput|dffe29|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MWout|dffe29|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MWout|dffe29|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MWout|dffe29|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N12
cycloneive_lcell_comb \my_processor|WM_bypass_data[29]~58 (
// Equation(s):
// \my_processor|WM_bypass_data[29]~58_combout  = (!\my_processor|mw1|MWctrl|dffe18|q~q  & ((\my_processor|mw1|MWctrl|dffe16|q~q  & (\my_processor|mw1|MWmem|dffe29|q~q )) # (!\my_processor|mw1|MWctrl|dffe16|q~q  & ((\my_processor|mw1|MWout|dffe29|q~q )))))

	.dataa(\my_processor|mw1|MWctrl|dffe16|q~q ),
	.datab(\my_processor|mw1|MWmem|dffe29|q~q ),
	.datac(\my_processor|mw1|MWout|dffe29|q~q ),
	.datad(\my_processor|mw1|MWctrl|dffe18|q~q ),
	.cin(gnd),
	.combout(\my_processor|WM_bypass_data[29]~58_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|WM_bypass_data[29]~58 .lut_mask = 16'h00D8;
defparam \my_processor|WM_bypass_data[29]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N2
cycloneive_lcell_comb \my_processor|xm1|xmoldp|dffe29|q~feeder (
// Equation(s):
// \my_processor|xm1|xmoldp|dffe29|q~feeder_combout  = \my_processor|dx1|FDPC|dffe29|q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|dx1|FDPC|dffe29|q~q ),
	.cin(gnd),
	.combout(\my_processor|xm1|xmoldp|dffe29|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|xm1|xmoldp|dffe29|q~feeder .lut_mask = 16'hFF00;
defparam \my_processor|xm1|xmoldp|dffe29|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y29_N3
dffeas \my_processor|xm1|xmoldp|dffe29|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|xm1|xmoldp|dffe29|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|xmoldp|dffe29|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|xmoldp|dffe29|q .is_wysiwyg = "true";
defparam \my_processor|xm1|xmoldp|dffe29|q .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y26_N13
dffeas \my_processor|mw1|MW_oldPC|dffe29|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|xm1|xmoldp|dffe29|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MW_oldPC|dffe29|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MW_oldPC|dffe29|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MW_oldPC|dffe29|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N24
cycloneive_lcell_comb \my_processor|WM_bypass_data[29]~59 (
// Equation(s):
// \my_processor|WM_bypass_data[29]~59_combout  = (\my_processor|WM_bypass_data[29]~58_combout ) # ((\my_processor|mw1|MWctrl|dffe18|q~q  & \my_processor|mw1|MW_oldPC|dffe29|q~q ))

	.dataa(\my_processor|mw1|MWctrl|dffe18|q~q ),
	.datab(gnd),
	.datac(\my_processor|WM_bypass_data[29]~58_combout ),
	.datad(\my_processor|mw1|MW_oldPC|dffe29|q~q ),
	.cin(gnd),
	.combout(\my_processor|WM_bypass_data[29]~59_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|WM_bypass_data[29]~59 .lut_mask = 16'hFAF0;
defparam \my_processor|WM_bypass_data[29]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y26_N27
dffeas \my_regfile|gen_registers[13].regs|dffe29|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[29]~59_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[13].regs|dffe29|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[13].regs|dffe29|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[13].regs|dffe29|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N4
cycloneive_lcell_comb \my_processor|alu_A[29]~37 (
// Equation(s):
// \my_processor|alu_A[29]~37_combout  = (\my_processor|FD_IR1|dffe18|q~q  & (((\my_processor|FD_IR1|dffe17|q~q )))) # (!\my_processor|FD_IR1|dffe18|q~q  & ((\my_processor|FD_IR1|dffe17|q~q  & (\my_regfile|gen_registers[13].regs|dffe29|q~q )) # 
// (!\my_processor|FD_IR1|dffe17|q~q  & ((\my_regfile|gen_registers[12].regs|dffe29|q~q )))))

	.dataa(\my_regfile|gen_registers[13].regs|dffe29|q~q ),
	.datab(\my_processor|FD_IR1|dffe18|q~q ),
	.datac(\my_regfile|gen_registers[12].regs|dffe29|q~q ),
	.datad(\my_processor|FD_IR1|dffe17|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[29]~37_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[29]~37 .lut_mask = 16'hEE30;
defparam \my_processor|alu_A[29]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N22
cycloneive_lcell_comb \my_processor|alu_A[29]~38 (
// Equation(s):
// \my_processor|alu_A[29]~38_combout  = (\my_processor|FD_IR1|dffe18|q~q  & ((\my_processor|alu_A[29]~37_combout  & (\my_regfile|gen_registers[15].regs|dffe29|q~q )) # (!\my_processor|alu_A[29]~37_combout  & ((\my_regfile|gen_registers[14].regs|dffe29|q~q 
// ))))) # (!\my_processor|FD_IR1|dffe18|q~q  & (\my_processor|alu_A[29]~37_combout ))

	.dataa(\my_processor|FD_IR1|dffe18|q~q ),
	.datab(\my_processor|alu_A[29]~37_combout ),
	.datac(\my_regfile|gen_registers[15].regs|dffe29|q~q ),
	.datad(\my_regfile|gen_registers[14].regs|dffe29|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[29]~38_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[29]~38 .lut_mask = 16'hE6C4;
defparam \my_processor|alu_A[29]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N6
cycloneive_lcell_comb \my_processor|alu_A[29]~31 (
// Equation(s):
// \my_processor|alu_A[29]~31_combout  = (\my_processor|FD_IR1|dffe17|q~q  & ((\my_regfile|gen_registers[5].regs|dffe29|q~q ) # ((\my_processor|FD_IR1|dffe18|q~q )))) # (!\my_processor|FD_IR1|dffe17|q~q  & (((\my_regfile|gen_registers[4].regs|dffe29|q~q  & 
// !\my_processor|FD_IR1|dffe18|q~q ))))

	.dataa(\my_processor|FD_IR1|dffe17|q~q ),
	.datab(\my_regfile|gen_registers[5].regs|dffe29|q~q ),
	.datac(\my_regfile|gen_registers[4].regs|dffe29|q~q ),
	.datad(\my_processor|FD_IR1|dffe18|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[29]~31_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[29]~31 .lut_mask = 16'hAAD8;
defparam \my_processor|alu_A[29]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N18
cycloneive_lcell_comb \my_processor|alu_A[29]~32 (
// Equation(s):
// \my_processor|alu_A[29]~32_combout  = (\my_processor|alu_A[29]~31_combout  & (((\my_regfile|gen_registers[7].regs|dffe29|q~q ) # (!\my_processor|FD_IR1|dffe18|q~q )))) # (!\my_processor|alu_A[29]~31_combout  & (\my_regfile|gen_registers[6].regs|dffe29|q~q 
//  & ((\my_processor|FD_IR1|dffe18|q~q ))))

	.dataa(\my_regfile|gen_registers[6].regs|dffe29|q~q ),
	.datab(\my_processor|alu_A[29]~31_combout ),
	.datac(\my_regfile|gen_registers[7].regs|dffe29|q~q ),
	.datad(\my_processor|FD_IR1|dffe18|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[29]~32_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[29]~32 .lut_mask = 16'hE2CC;
defparam \my_processor|alu_A[29]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N30
cycloneive_lcell_comb \my_processor|alu_A[29]~33 (
// Equation(s):
// \my_processor|alu_A[29]~33_combout  = (\my_processor|alu_A[29]~6_combout  & ((\my_processor|alu_A[29]~32_combout ) # ((\my_processor|alu_A[29]~7_combout )))) # (!\my_processor|alu_A[29]~6_combout  & (((\my_regfile|gen_registers[2].regs|dffe29|q~q  & 
// !\my_processor|alu_A[29]~7_combout ))))

	.dataa(\my_processor|alu_A[29]~6_combout ),
	.datab(\my_processor|alu_A[29]~32_combout ),
	.datac(\my_regfile|gen_registers[2].regs|dffe29|q~q ),
	.datad(\my_processor|alu_A[29]~7_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[29]~33_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[29]~33 .lut_mask = 16'hAAD8;
defparam \my_processor|alu_A[29]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N8
cycloneive_lcell_comb \my_processor|alu_A[29]~34 (
// Equation(s):
// \my_processor|alu_A[29]~34_combout  = (\my_processor|FD_IR1|dffe18|q~q  & ((\my_regfile|gen_registers[10].regs|dffe29|q~q ) # ((\my_processor|FD_IR1|dffe17|q~q )))) # (!\my_processor|FD_IR1|dffe18|q~q  & (((\my_regfile|gen_registers[8].regs|dffe29|q~q  & 
// !\my_processor|FD_IR1|dffe17|q~q ))))

	.dataa(\my_processor|FD_IR1|dffe18|q~q ),
	.datab(\my_regfile|gen_registers[10].regs|dffe29|q~q ),
	.datac(\my_regfile|gen_registers[8].regs|dffe29|q~q ),
	.datad(\my_processor|FD_IR1|dffe17|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[29]~34_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[29]~34 .lut_mask = 16'hAAD8;
defparam \my_processor|alu_A[29]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N10
cycloneive_lcell_comb \my_processor|alu_A[29]~35 (
// Equation(s):
// \my_processor|alu_A[29]~35_combout  = (\my_processor|alu_A[29]~34_combout  & (((\my_regfile|gen_registers[11].regs|dffe29|q~q ) # (!\my_processor|FD_IR1|dffe17|q~q )))) # (!\my_processor|alu_A[29]~34_combout  & 
// (\my_regfile|gen_registers[9].regs|dffe29|q~q  & ((\my_processor|FD_IR1|dffe17|q~q ))))

	.dataa(\my_regfile|gen_registers[9].regs|dffe29|q~q ),
	.datab(\my_processor|alu_A[29]~34_combout ),
	.datac(\my_regfile|gen_registers[11].regs|dffe29|q~q ),
	.datad(\my_processor|FD_IR1|dffe17|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[29]~35_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[29]~35 .lut_mask = 16'hE2CC;
defparam \my_processor|alu_A[29]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N16
cycloneive_lcell_comb \my_processor|alu_A[29]~36 (
// Equation(s):
// \my_processor|alu_A[29]~36_combout  = (\my_processor|alu_A[29]~33_combout  & ((\my_processor|alu_A[29]~35_combout ) # ((!\my_processor|alu_A[29]~7_combout )))) # (!\my_processor|alu_A[29]~33_combout  & (((\my_regfile|gen_registers[3].regs|dffe29|q~q  & 
// \my_processor|alu_A[29]~7_combout ))))

	.dataa(\my_processor|alu_A[29]~33_combout ),
	.datab(\my_processor|alu_A[29]~35_combout ),
	.datac(\my_regfile|gen_registers[3].regs|dffe29|q~q ),
	.datad(\my_processor|alu_A[29]~7_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[29]~36_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[29]~36 .lut_mask = 16'hD8AA;
defparam \my_processor|alu_A[29]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y30_N12
cycloneive_lcell_comb \my_processor|alu_A[29]~39 (
// Equation(s):
// \my_processor|alu_A[29]~39_combout  = (\my_processor|FD_IR1|dffe19|q~q  & (((\my_processor|FD_IR1|dffe20|q~q )))) # (!\my_processor|FD_IR1|dffe19|q~q  & ((\my_processor|FD_IR1|dffe20|q~q  & (\my_regfile|gen_registers[25].regs|dffe29|q~q )) # 
// (!\my_processor|FD_IR1|dffe20|q~q  & ((\my_regfile|gen_registers[17].regs|dffe29|q~q )))))

	.dataa(\my_processor|FD_IR1|dffe19|q~q ),
	.datab(\my_regfile|gen_registers[25].regs|dffe29|q~q ),
	.datac(\my_regfile|gen_registers[17].regs|dffe29|q~q ),
	.datad(\my_processor|FD_IR1|dffe20|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[29]~39_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[29]~39 .lut_mask = 16'hEE50;
defparam \my_processor|alu_A[29]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y30_N20
cycloneive_lcell_comb \my_processor|alu_A[29]~40 (
// Equation(s):
// \my_processor|alu_A[29]~40_combout  = (\my_processor|FD_IR1|dffe19|q~q  & ((\my_processor|alu_A[29]~39_combout  & ((\my_regfile|gen_registers[29].regs|dffe29|q~q ))) # (!\my_processor|alu_A[29]~39_combout  & (\my_regfile|gen_registers[21].regs|dffe29|q~q 
// )))) # (!\my_processor|FD_IR1|dffe19|q~q  & (\my_processor|alu_A[29]~39_combout ))

	.dataa(\my_processor|FD_IR1|dffe19|q~q ),
	.datab(\my_processor|alu_A[29]~39_combout ),
	.datac(\my_regfile|gen_registers[21].regs|dffe29|q~q ),
	.datad(\my_regfile|gen_registers[29].regs|dffe29|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[29]~40_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[29]~40 .lut_mask = 16'hEC64;
defparam \my_processor|alu_A[29]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N18
cycloneive_lcell_comb \my_processor|alu_A[29]~46 (
// Equation(s):
// \my_processor|alu_A[29]~46_combout  = (\my_processor|FD_IR1|dffe20|q~q  & ((\my_regfile|gen_registers[27].regs|dffe29|q~q ) # ((\my_processor|FD_IR1|dffe19|q~q )))) # (!\my_processor|FD_IR1|dffe20|q~q  & (((\my_regfile|gen_registers[19].regs|dffe29|q~q  & 
// !\my_processor|FD_IR1|dffe19|q~q ))))

	.dataa(\my_regfile|gen_registers[27].regs|dffe29|q~q ),
	.datab(\my_processor|FD_IR1|dffe20|q~q ),
	.datac(\my_regfile|gen_registers[19].regs|dffe29|q~q ),
	.datad(\my_processor|FD_IR1|dffe19|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[29]~46_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[29]~46 .lut_mask = 16'hCCB8;
defparam \my_processor|alu_A[29]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N26
cycloneive_lcell_comb \my_processor|alu_A[29]~47 (
// Equation(s):
// \my_processor|alu_A[29]~47_combout  = (\my_processor|FD_IR1|dffe19|q~q  & ((\my_processor|alu_A[29]~46_combout  & (\my_regfile|gen_registers[31].regs|dffe29|q~q )) # (!\my_processor|alu_A[29]~46_combout  & ((\my_regfile|gen_registers[23].regs|dffe29|q~q 
// ))))) # (!\my_processor|FD_IR1|dffe19|q~q  & (((\my_processor|alu_A[29]~46_combout ))))

	.dataa(\my_processor|FD_IR1|dffe19|q~q ),
	.datab(\my_regfile|gen_registers[31].regs|dffe29|q~q ),
	.datac(\my_regfile|gen_registers[23].regs|dffe29|q~q ),
	.datad(\my_processor|alu_A[29]~46_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[29]~47_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[29]~47 .lut_mask = 16'hDDA0;
defparam \my_processor|alu_A[29]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y31_N22
cycloneive_lcell_comb \my_processor|alu_A[29]~41 (
// Equation(s):
// \my_processor|alu_A[29]~41_combout  = (\my_processor|FD_IR1|dffe19|q~q  & ((\my_regfile|gen_registers[22].regs|dffe29|q~q ) # ((\my_processor|FD_IR1|dffe20|q~q )))) # (!\my_processor|FD_IR1|dffe19|q~q  & (((\my_regfile|gen_registers[18].regs|dffe29|q~q  & 
// !\my_processor|FD_IR1|dffe20|q~q ))))

	.dataa(\my_regfile|gen_registers[22].regs|dffe29|q~q ),
	.datab(\my_processor|FD_IR1|dffe19|q~q ),
	.datac(\my_regfile|gen_registers[18].regs|dffe29|q~q ),
	.datad(\my_processor|FD_IR1|dffe20|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[29]~41_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[29]~41 .lut_mask = 16'hCCB8;
defparam \my_processor|alu_A[29]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y31_N2
cycloneive_lcell_comb \my_processor|alu_A[29]~42 (
// Equation(s):
// \my_processor|alu_A[29]~42_combout  = (\my_processor|FD_IR1|dffe20|q~q  & ((\my_processor|alu_A[29]~41_combout  & ((\my_regfile|gen_registers[30].regs|dffe29|q~q ))) # (!\my_processor|alu_A[29]~41_combout  & (\my_regfile|gen_registers[26].regs|dffe29|q~q 
// )))) # (!\my_processor|FD_IR1|dffe20|q~q  & (((\my_processor|alu_A[29]~41_combout ))))

	.dataa(\my_regfile|gen_registers[26].regs|dffe29|q~q ),
	.datab(\my_processor|FD_IR1|dffe20|q~q ),
	.datac(\my_regfile|gen_registers[30].regs|dffe29|q~q ),
	.datad(\my_processor|alu_A[29]~41_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[29]~42_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[29]~42 .lut_mask = 16'hF388;
defparam \my_processor|alu_A[29]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N2
cycloneive_lcell_comb \my_processor|alu_A[29]~43 (
// Equation(s):
// \my_processor|alu_A[29]~43_combout  = (\my_processor|FD_IR1|dffe20|q~q  & (((\my_processor|FD_IR1|dffe19|q~q )))) # (!\my_processor|FD_IR1|dffe20|q~q  & ((\my_processor|FD_IR1|dffe19|q~q  & (\my_regfile|gen_registers[20].regs|dffe29|q~q )) # 
// (!\my_processor|FD_IR1|dffe19|q~q  & ((\my_regfile|gen_registers[16].regs|dffe29|q~q )))))

	.dataa(\my_regfile|gen_registers[20].regs|dffe29|q~q ),
	.datab(\my_processor|FD_IR1|dffe20|q~q ),
	.datac(\my_regfile|gen_registers[16].regs|dffe29|q~q ),
	.datad(\my_processor|FD_IR1|dffe19|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[29]~43_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[29]~43 .lut_mask = 16'hEE30;
defparam \my_processor|alu_A[29]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N16
cycloneive_lcell_comb \my_processor|alu_A[29]~44 (
// Equation(s):
// \my_processor|alu_A[29]~44_combout  = (\my_processor|FD_IR1|dffe20|q~q  & ((\my_processor|alu_A[29]~43_combout  & ((\my_regfile|gen_registers[28].regs|dffe29|q~q ))) # (!\my_processor|alu_A[29]~43_combout  & (\my_regfile|gen_registers[24].regs|dffe29|q~q 
// )))) # (!\my_processor|FD_IR1|dffe20|q~q  & (((\my_processor|alu_A[29]~43_combout ))))

	.dataa(\my_processor|FD_IR1|dffe20|q~q ),
	.datab(\my_regfile|gen_registers[24].regs|dffe29|q~q ),
	.datac(\my_regfile|gen_registers[28].regs|dffe29|q~q ),
	.datad(\my_processor|alu_A[29]~43_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[29]~44_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[29]~44 .lut_mask = 16'hF588;
defparam \my_processor|alu_A[29]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N26
cycloneive_lcell_comb \my_processor|alu_A[29]~45 (
// Equation(s):
// \my_processor|alu_A[29]~45_combout  = (\my_processor|FD_IR1|dffe18|q~q  & ((\my_processor|alu_A[29]~42_combout ) # ((\my_processor|FD_IR1|dffe17|q~q )))) # (!\my_processor|FD_IR1|dffe18|q~q  & (((!\my_processor|FD_IR1|dffe17|q~q  & 
// \my_processor|alu_A[29]~44_combout ))))

	.dataa(\my_processor|FD_IR1|dffe18|q~q ),
	.datab(\my_processor|alu_A[29]~42_combout ),
	.datac(\my_processor|FD_IR1|dffe17|q~q ),
	.datad(\my_processor|alu_A[29]~44_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[29]~45_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[29]~45 .lut_mask = 16'hADA8;
defparam \my_processor|alu_A[29]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N20
cycloneive_lcell_comb \my_processor|alu_A[29]~48 (
// Equation(s):
// \my_processor|alu_A[29]~48_combout  = (\my_processor|alu_A[29]~45_combout  & (((\my_processor|alu_A[29]~47_combout ) # (!\my_processor|FD_IR1|dffe17|q~q )))) # (!\my_processor|alu_A[29]~45_combout  & (\my_processor|alu_A[29]~40_combout  & 
// ((\my_processor|FD_IR1|dffe17|q~q ))))

	.dataa(\my_processor|alu_A[29]~40_combout ),
	.datab(\my_processor|alu_A[29]~47_combout ),
	.datac(\my_processor|alu_A[29]~45_combout ),
	.datad(\my_processor|FD_IR1|dffe17|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[29]~48_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[29]~48 .lut_mask = 16'hCAF0;
defparam \my_processor|alu_A[29]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N6
cycloneive_lcell_comb \my_processor|alu_A[29]~49 (
// Equation(s):
// \my_processor|alu_A[29]~49_combout  = (\my_processor|alu_A[0]~26_combout  & (((\my_processor|alu_A[29]~27_combout )))) # (!\my_processor|alu_A[0]~26_combout  & ((\my_processor|alu_A[29]~27_combout  & (\my_processor|WM_bypass_data[29]~59_combout )) # 
// (!\my_processor|alu_A[29]~27_combout  & ((\my_processor|alu_A[29]~48_combout )))))

	.dataa(\my_processor|alu_A[0]~26_combout ),
	.datab(\my_processor|WM_bypass_data[29]~59_combout ),
	.datac(\my_processor|alu_A[29]~27_combout ),
	.datad(\my_processor|alu_A[29]~48_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[29]~49_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[29]~49 .lut_mask = 16'hE5E0;
defparam \my_processor|alu_A[29]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N8
cycloneive_lcell_comb \my_processor|alu_A[29]~50 (
// Equation(s):
// \my_processor|alu_A[29]~50_combout  = (\my_processor|alu_A[29]~15_combout  & ((\my_processor|alu_A[29]~49_combout  & (\my_processor|alu_A[29]~38_combout )) # (!\my_processor|alu_A[29]~49_combout  & ((\my_processor|alu_A[29]~36_combout ))))) # 
// (!\my_processor|alu_A[29]~15_combout  & (((\my_processor|alu_A[29]~49_combout ))))

	.dataa(\my_processor|alu_A[29]~38_combout ),
	.datab(\my_processor|alu_A[29]~15_combout ),
	.datac(\my_processor|alu_A[29]~36_combout ),
	.datad(\my_processor|alu_A[29]~49_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[29]~50_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[29]~50 .lut_mask = 16'hBBC0;
defparam \my_processor|alu_A[29]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N28
cycloneive_lcell_comb \my_processor|alu_A[29]~51 (
// Equation(s):
// \my_processor|alu_A[29]~51_combout  = (\my_processor|A_bypass_MX_sel~3_combout  & ((\my_processor|xm1|XMoutput|dffe29|q~q ))) # (!\my_processor|A_bypass_MX_sel~3_combout  & (\my_processor|alu_A[29]~50_combout ))

	.dataa(gnd),
	.datab(\my_processor|A_bypass_MX_sel~3_combout ),
	.datac(\my_processor|alu_A[29]~50_combout ),
	.datad(\my_processor|xm1|XMoutput|dffe29|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[29]~51_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[29]~51 .lut_mask = 16'hFC30;
defparam \my_processor|alu_A[29]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N22
cycloneive_lcell_comb \my_processor|bex_taken~2 (
// Equation(s):
// \my_processor|bex_taken~2_combout  = (!\my_processor|alu_A[29]~51_combout  & (!\my_processor|alu_A[27]~93_combout  & (!\my_processor|alu_A[26]~114_combout  & !\my_processor|alu_A[28]~72_combout )))

	.dataa(\my_processor|alu_A[29]~51_combout ),
	.datab(\my_processor|alu_A[27]~93_combout ),
	.datac(\my_processor|alu_A[26]~114_combout ),
	.datad(\my_processor|alu_A[28]~72_combout ),
	.cin(gnd),
	.combout(\my_processor|bex_taken~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|bex_taken~2 .lut_mask = 16'h0001;
defparam \my_processor|bex_taken~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N16
cycloneive_lcell_comb \my_processor|bex_taken~3 (
// Equation(s):
// \my_processor|bex_taken~3_combout  = (!\my_processor|alu_A[24]~156_combout  & (!\my_processor|alu_A[23]~177_combout  & (!\my_processor|alu_A[22]~198_combout  & !\my_processor|alu_A[25]~135_combout )))

	.dataa(\my_processor|alu_A[24]~156_combout ),
	.datab(\my_processor|alu_A[23]~177_combout ),
	.datac(\my_processor|alu_A[22]~198_combout ),
	.datad(\my_processor|alu_A[25]~135_combout ),
	.cin(gnd),
	.combout(\my_processor|bex_taken~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|bex_taken~3 .lut_mask = 16'h0001;
defparam \my_processor|bex_taken~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N6
cycloneive_lcell_comb \my_processor|bex_taken~7 (
// Equation(s):
// \my_processor|bex_taken~7_combout  = (!\my_processor|alu_A[7]~513_combout  & (!\my_processor|alu_A[6]~534_combout  & (!\my_processor|alu_A[8]~492_combout  & !\my_processor|alu_A[9]~471_combout )))

	.dataa(\my_processor|alu_A[7]~513_combout ),
	.datab(\my_processor|alu_A[6]~534_combout ),
	.datac(\my_processor|alu_A[8]~492_combout ),
	.datad(\my_processor|alu_A[9]~471_combout ),
	.cin(gnd),
	.combout(\my_processor|bex_taken~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|bex_taken~7 .lut_mask = 16'h0001;
defparam \my_processor|bex_taken~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N26
cycloneive_lcell_comb \my_processor|bex_taken~6 (
// Equation(s):
// \my_processor|bex_taken~6_combout  = (!\my_processor|alu_A[12]~408_combout  & (!\my_processor|alu_A[11]~429_combout  & (!\my_processor|alu_A[13]~387_combout  & !\my_processor|alu_A[10]~450_combout )))

	.dataa(\my_processor|alu_A[12]~408_combout ),
	.datab(\my_processor|alu_A[11]~429_combout ),
	.datac(\my_processor|alu_A[13]~387_combout ),
	.datad(\my_processor|alu_A[10]~450_combout ),
	.cin(gnd),
	.combout(\my_processor|bex_taken~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|bex_taken~6 .lut_mask = 16'h0001;
defparam \my_processor|bex_taken~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N10
cycloneive_lcell_comb \my_processor|bex_taken~5 (
// Equation(s):
// \my_processor|bex_taken~5_combout  = (!\my_processor|alu_A[16]~324_combout  & (!\my_processor|alu_A[15]~345_combout  & (!\my_processor|alu_A[17]~303_combout  & !\my_processor|alu_A[14]~366_combout )))

	.dataa(\my_processor|alu_A[16]~324_combout ),
	.datab(\my_processor|alu_A[15]~345_combout ),
	.datac(\my_processor|alu_A[17]~303_combout ),
	.datad(\my_processor|alu_A[14]~366_combout ),
	.cin(gnd),
	.combout(\my_processor|bex_taken~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|bex_taken~5 .lut_mask = 16'h0001;
defparam \my_processor|bex_taken~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N24
cycloneive_lcell_comb \my_processor|bex_taken~4 (
// Equation(s):
// \my_processor|bex_taken~4_combout  = (!\my_processor|alu_A[19]~261_combout  & (!\my_processor|alu_A[18]~282_combout  & (!\my_processor|alu_A[21]~219_combout  & !\my_processor|alu_A[20]~240_combout )))

	.dataa(\my_processor|alu_A[19]~261_combout ),
	.datab(\my_processor|alu_A[18]~282_combout ),
	.datac(\my_processor|alu_A[21]~219_combout ),
	.datad(\my_processor|alu_A[20]~240_combout ),
	.cin(gnd),
	.combout(\my_processor|bex_taken~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|bex_taken~4 .lut_mask = 16'h0001;
defparam \my_processor|bex_taken~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N8
cycloneive_lcell_comb \my_processor|bex_taken~8 (
// Equation(s):
// \my_processor|bex_taken~8_combout  = (\my_processor|bex_taken~7_combout  & (\my_processor|bex_taken~6_combout  & (\my_processor|bex_taken~5_combout  & \my_processor|bex_taken~4_combout )))

	.dataa(\my_processor|bex_taken~7_combout ),
	.datab(\my_processor|bex_taken~6_combout ),
	.datac(\my_processor|bex_taken~5_combout ),
	.datad(\my_processor|bex_taken~4_combout ),
	.cin(gnd),
	.combout(\my_processor|bex_taken~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|bex_taken~8 .lut_mask = 16'h8000;
defparam \my_processor|bex_taken~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N28
cycloneive_lcell_comb \my_processor|bex_taken~1 (
// Equation(s):
// \my_processor|bex_taken~1_combout  = (!\my_processor|alu_A[30]~30_combout  & (!\my_processor|alu_A[31]~666_combout  & !\my_processor|alu_A[0]~645_combout ))

	.dataa(gnd),
	.datab(\my_processor|alu_A[30]~30_combout ),
	.datac(\my_processor|alu_A[31]~666_combout ),
	.datad(\my_processor|alu_A[0]~645_combout ),
	.cin(gnd),
	.combout(\my_processor|bex_taken~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|bex_taken~1 .lut_mask = 16'h0003;
defparam \my_processor|bex_taken~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N10
cycloneive_lcell_comb \my_processor|bex_taken~9 (
// Equation(s):
// \my_processor|bex_taken~9_combout  = (\my_processor|bex_taken~2_combout  & (\my_processor|bex_taken~3_combout  & (\my_processor|bex_taken~8_combout  & \my_processor|bex_taken~1_combout )))

	.dataa(\my_processor|bex_taken~2_combout ),
	.datab(\my_processor|bex_taken~3_combout ),
	.datac(\my_processor|bex_taken~8_combout ),
	.datad(\my_processor|bex_taken~1_combout ),
	.cin(gnd),
	.combout(\my_processor|bex_taken~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|bex_taken~9 .lut_mask = 16'h8000;
defparam \my_processor|bex_taken~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N20
cycloneive_lcell_comb \my_processor|bex_taken (
// Equation(s):
// \my_processor|bex_taken~combout  = (\my_processor|bex_taken~0_combout  & (!\my_processor|alu_A[4]~576_combout  & (!\my_processor|alu_A[5]~555_combout  & \my_processor|bex_taken~9_combout )))

	.dataa(\my_processor|bex_taken~0_combout ),
	.datab(\my_processor|alu_A[4]~576_combout ),
	.datac(\my_processor|alu_A[5]~555_combout ),
	.datad(\my_processor|bex_taken~9_combout ),
	.cin(gnd),
	.combout(\my_processor|bex_taken~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|bex_taken .lut_mask = 16'h0200;
defparam \my_processor|bex_taken .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N14
cycloneive_lcell_comb \my_processor|PC_calculated[27]~97 (
// Equation(s):
// \my_processor|PC_calculated[27]~97_combout  = (\my_processor|dx1|DXcontrol|dffe19|q~q ) # ((!\my_processor|dx1|DXcontrol|dffe21|q~q  & (!\my_processor|dx1|DXcontrol|dffe18|q~q  & !\my_processor|bex_taken~combout )))

	.dataa(\my_processor|dx1|DXcontrol|dffe21|q~q ),
	.datab(\my_processor|dx1|DXcontrol|dffe18|q~q ),
	.datac(\my_processor|dx1|DXcontrol|dffe19|q~q ),
	.datad(\my_processor|bex_taken~combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[27]~97_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[27]~97 .lut_mask = 16'hF0F1;
defparam \my_processor|PC_calculated[27]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N26
cycloneive_lcell_comb \my_processor|PCadder|eba_3|xor_sum7 (
// Equation(s):
// \my_processor|PCadder|eba_3|xor_sum7~combout  = \my_processor|PC|dffe31|q~q  $ (((\my_processor|PC|dffe30|q~q  & (\my_processor|PCadder|eba_3|andc4~combout  & \my_processor|PC|dffe29|q~q ))))

	.dataa(\my_processor|PC|dffe30|q~q ),
	.datab(\my_processor|PC|dffe31|q~q ),
	.datac(\my_processor|PCadder|eba_3|andc4~combout ),
	.datad(\my_processor|PC|dffe29|q~q ),
	.cin(gnd),
	.combout(\my_processor|PCadder|eba_3|xor_sum7~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder|eba_3|xor_sum7 .lut_mask = 16'h6CCC;
defparam \my_processor|PCadder|eba_3|xor_sum7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N10
cycloneive_lcell_comb \my_processor|PC_calculated[31]~112 (
// Equation(s):
// \my_processor|PC_calculated[31]~112_combout  = (\my_processor|dx1|FDPC|dffe29|q~q  & (\my_processor|dx1|FDPC|dffe30|q~q  & (!\my_processor|dx1|DXIR|dffe16|q~q  & \my_processor|PCadder_branch|eba_3|orc4~0_combout ))) # (!\my_processor|dx1|FDPC|dffe29|q~q  
// & (!\my_processor|dx1|FDPC|dffe30|q~q  & (\my_processor|dx1|DXIR|dffe16|q~q  & !\my_processor|PCadder_branch|eba_3|orc4~0_combout )))

	.dataa(\my_processor|dx1|FDPC|dffe29|q~q ),
	.datab(\my_processor|dx1|FDPC|dffe30|q~q ),
	.datac(\my_processor|dx1|DXIR|dffe16|q~q ),
	.datad(\my_processor|PCadder_branch|eba_3|orc4~0_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[31]~112_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[31]~112 .lut_mask = 16'h0810;
defparam \my_processor|PC_calculated[31]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N16
cycloneive_lcell_comb \my_processor|PC_calculated[31]~113 (
// Equation(s):
// \my_processor|PC_calculated[31]~113_combout  = (\my_processor|PC|dffe27|q~1_combout  & ((\my_processor|PC_calculated[31]~112_combout ) # (\my_processor|PC|dffe27|q~0_combout )))

	.dataa(gnd),
	.datab(\my_processor|PC_calculated[31]~112_combout ),
	.datac(\my_processor|PC|dffe27|q~0_combout ),
	.datad(\my_processor|PC|dffe27|q~1_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[31]~113_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[31]~113 .lut_mask = 16'hFC00;
defparam \my_processor|PC_calculated[31]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N6
cycloneive_lcell_comb \my_processor|PC_calculated[31]~114 (
// Equation(s):
// \my_processor|PC_calculated[31]~114_combout  = (\my_processor|PC|dffe27|q~0_combout  & ((\my_processor|PC_calculated[31]~113_combout  & ((\my_processor|PCadder|eba_3|xor_sum7~combout ))) # (!\my_processor|PC_calculated[31]~113_combout  & 
// (\my_processor|dx1|DXB|dffe31|q~q )))) # (!\my_processor|PC|dffe27|q~0_combout  & (((\my_processor|PC_calculated[31]~113_combout ))))

	.dataa(\my_processor|dx1|DXB|dffe31|q~q ),
	.datab(\my_processor|PCadder|eba_3|xor_sum7~combout ),
	.datac(\my_processor|PC|dffe27|q~0_combout ),
	.datad(\my_processor|PC_calculated[31]~113_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[31]~114_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[31]~114 .lut_mask = 16'hCFA0;
defparam \my_processor|PC_calculated[31]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N24
cycloneive_lcell_comb \my_processor|PC_calculated[31]~115 (
// Equation(s):
// \my_processor|PC_calculated[31]~115_combout  = (\my_processor|PC_calculated[27]~97_combout  & (\my_processor|PC_calculated[31]~114_combout  $ (((!\my_processor|PC|dffe27|q~0_combout  & \my_processor|dx1|FDPC|dffe31|q~q )))))

	.dataa(\my_processor|PC|dffe27|q~0_combout ),
	.datab(\my_processor|dx1|FDPC|dffe31|q~q ),
	.datac(\my_processor|PC_calculated[27]~97_combout ),
	.datad(\my_processor|PC_calculated[31]~114_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[31]~115_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[31]~115 .lut_mask = 16'hB040;
defparam \my_processor|PC_calculated[31]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y29_N25
dffeas \my_processor|PC|dffe31|q (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\my_processor|PC_calculated[31]~115_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|PC|dffe31|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|PC|dffe31|q .is_wysiwyg = "true";
defparam \my_processor|PC|dffe31|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N8
cycloneive_lcell_comb \my_processor|PC_in_FD[31]~31 (
// Equation(s):
// \my_processor|PC_in_FD[31]~31_combout  = (\my_processor|flush~0_combout  & (\my_processor|flush~1_combout  & \my_processor|PC|dffe31|q~q ))

	.dataa(\my_processor|flush~0_combout ),
	.datab(\my_processor|flush~1_combout ),
	.datac(gnd),
	.datad(\my_processor|PC|dffe31|q~q ),
	.cin(gnd),
	.combout(\my_processor|PC_in_FD[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_in_FD[31]~31 .lut_mask = 16'h8800;
defparam \my_processor|PC_in_FD[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y32_N9
dffeas \my_processor|PC_FD1|dffe31|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|PC_in_FD[31]~31_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|PC_FD1|dffe31|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|PC_FD1|dffe31|q .is_wysiwyg = "true";
defparam \my_processor|PC_FD1|dffe31|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N14
cycloneive_lcell_comb \my_processor|dx1|PC_in[31]~31 (
// Equation(s):
// \my_processor|dx1|PC_in[31]~31_combout  = (\my_processor|flush~0_combout  & (\my_processor|PC_FD1|dffe31|q~q  & \my_processor|flush~1_combout ))

	.dataa(\my_processor|flush~0_combout ),
	.datab(gnd),
	.datac(\my_processor|PC_FD1|dffe31|q~q ),
	.datad(\my_processor|flush~1_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|PC_in[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|PC_in[31]~31 .lut_mask = 16'hA000;
defparam \my_processor|dx1|PC_in[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y32_N15
dffeas \my_processor|dx1|FDPC|dffe31|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|PC_in[31]~31_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|FDPC|dffe31|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|FDPC|dffe31|q .is_wysiwyg = "true";
defparam \my_processor|dx1|FDPC|dffe31|q .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y29_N27
dffeas \my_processor|xm1|xmoldp|dffe31|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dx1|FDPC|dffe31|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|xmoldp|dffe31|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|xmoldp|dffe31|q .is_wysiwyg = "true";
defparam \my_processor|xm1|xmoldp|dffe31|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N12
cycloneive_lcell_comb \my_processor|mw1|MW_oldPC|dffe31|q~feeder (
// Equation(s):
// \my_processor|mw1|MW_oldPC|dffe31|q~feeder_combout  = \my_processor|xm1|xmoldp|dffe31|q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|xm1|xmoldp|dffe31|q~q ),
	.cin(gnd),
	.combout(\my_processor|mw1|MW_oldPC|dffe31|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mw1|MW_oldPC|dffe31|q~feeder .lut_mask = 16'hFF00;
defparam \my_processor|mw1|MW_oldPC|dffe31|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y24_N13
dffeas \my_processor|mw1|MW_oldPC|dffe31|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|mw1|MW_oldPC|dffe31|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MW_oldPC|dffe31|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MW_oldPC|dffe31|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MW_oldPC|dffe31|q .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y24_N21
dffeas \my_processor|mw1|MWout|dffe31|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|xm1|XMoutput|dffe31|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MWout|dffe31|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MWout|dffe31|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MWout|dffe31|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N6
cycloneive_lcell_comb \my_processor|mw1|MWmem|dffe31|q~feeder (
// Equation(s):
// \my_processor|mw1|MWmem|dffe31|q~feeder_combout  = \my_dmem|altsyncram_component|auto_generated|q_a [31]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [31]),
	.cin(gnd),
	.combout(\my_processor|mw1|MWmem|dffe31|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mw1|MWmem|dffe31|q~feeder .lut_mask = 16'hFF00;
defparam \my_processor|mw1|MWmem|dffe31|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y24_N7
dffeas \my_processor|mw1|MWmem|dffe31|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|mw1|MWmem|dffe31|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MWmem|dffe31|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MWmem|dffe31|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MWmem|dffe31|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N20
cycloneive_lcell_comb \my_processor|WM_bypass_data[31]~62 (
// Equation(s):
// \my_processor|WM_bypass_data[31]~62_combout  = (!\my_processor|mw1|MWctrl|dffe18|q~q  & ((\my_processor|mw1|MWctrl|dffe16|q~q  & ((\my_processor|mw1|MWmem|dffe31|q~q ))) # (!\my_processor|mw1|MWctrl|dffe16|q~q  & (\my_processor|mw1|MWout|dffe31|q~q ))))

	.dataa(\my_processor|mw1|MWctrl|dffe16|q~q ),
	.datab(\my_processor|mw1|MWctrl|dffe18|q~q ),
	.datac(\my_processor|mw1|MWout|dffe31|q~q ),
	.datad(\my_processor|mw1|MWmem|dffe31|q~q ),
	.cin(gnd),
	.combout(\my_processor|WM_bypass_data[31]~62_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|WM_bypass_data[31]~62 .lut_mask = 16'h3210;
defparam \my_processor|WM_bypass_data[31]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N2
cycloneive_lcell_comb \my_processor|WM_bypass_data[31]~63 (
// Equation(s):
// \my_processor|WM_bypass_data[31]~63_combout  = (\my_processor|WM_bypass_data[31]~62_combout ) # ((\my_processor|mw1|MWctrl|dffe18|q~q  & \my_processor|mw1|MW_oldPC|dffe31|q~q ))

	.dataa(gnd),
	.datab(\my_processor|mw1|MWctrl|dffe18|q~q ),
	.datac(\my_processor|mw1|MW_oldPC|dffe31|q~q ),
	.datad(\my_processor|WM_bypass_data[31]~62_combout ),
	.cin(gnd),
	.combout(\my_processor|WM_bypass_data[31]~63_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|WM_bypass_data[31]~63 .lut_mask = 16'hFFC0;
defparam \my_processor|WM_bypass_data[31]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y28_N15
dffeas \my_regfile|gen_registers[31].regs|dffe31|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[31]~63_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[31].regs|dffe31|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[31].regs|dffe31|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[31].regs|dffe31|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y28_N26
cycloneive_lcell_comb \my_processor|alu_A[31]~661 (
// Equation(s):
// \my_processor|alu_A[31]~661_combout  = (\my_processor|FD_IR1|dffe19|q~q  & (((\my_processor|FD_IR1|dffe20|q~q )))) # (!\my_processor|FD_IR1|dffe19|q~q  & ((\my_processor|FD_IR1|dffe20|q~q  & (\my_regfile|gen_registers[27].regs|dffe31|q~q )) # 
// (!\my_processor|FD_IR1|dffe20|q~q  & ((\my_regfile|gen_registers[19].regs|dffe31|q~q )))))

	.dataa(\my_processor|FD_IR1|dffe19|q~q ),
	.datab(\my_regfile|gen_registers[27].regs|dffe31|q~q ),
	.datac(\my_regfile|gen_registers[19].regs|dffe31|q~q ),
	.datad(\my_processor|FD_IR1|dffe20|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[31]~661_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[31]~661 .lut_mask = 16'hEE50;
defparam \my_processor|alu_A[31]~661 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N20
cycloneive_lcell_comb \my_processor|alu_A[31]~662 (
// Equation(s):
// \my_processor|alu_A[31]~662_combout  = (\my_processor|FD_IR1|dffe19|q~q  & ((\my_processor|alu_A[31]~661_combout  & (\my_regfile|gen_registers[31].regs|dffe31|q~q )) # (!\my_processor|alu_A[31]~661_combout  & 
// ((\my_regfile|gen_registers[23].regs|dffe31|q~q ))))) # (!\my_processor|FD_IR1|dffe19|q~q  & (((\my_processor|alu_A[31]~661_combout ))))

	.dataa(\my_processor|FD_IR1|dffe19|q~q ),
	.datab(\my_regfile|gen_registers[31].regs|dffe31|q~q ),
	.datac(\my_regfile|gen_registers[23].regs|dffe31|q~q ),
	.datad(\my_processor|alu_A[31]~661_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[31]~662_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[31]~662 .lut_mask = 16'hDDA0;
defparam \my_processor|alu_A[31]~662 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y30_N22
cycloneive_lcell_comb \my_processor|alu_A[31]~654 (
// Equation(s):
// \my_processor|alu_A[31]~654_combout  = (\my_processor|FD_IR1|dffe19|q~q  & (((\my_processor|FD_IR1|dffe20|q~q )))) # (!\my_processor|FD_IR1|dffe19|q~q  & ((\my_processor|FD_IR1|dffe20|q~q  & (\my_regfile|gen_registers[25].regs|dffe31|q~q )) # 
// (!\my_processor|FD_IR1|dffe20|q~q  & ((\my_regfile|gen_registers[17].regs|dffe31|q~q )))))

	.dataa(\my_regfile|gen_registers[25].regs|dffe31|q~q ),
	.datab(\my_processor|FD_IR1|dffe19|q~q ),
	.datac(\my_regfile|gen_registers[17].regs|dffe31|q~q ),
	.datad(\my_processor|FD_IR1|dffe20|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[31]~654_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[31]~654 .lut_mask = 16'hEE30;
defparam \my_processor|alu_A[31]~654 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y30_N4
cycloneive_lcell_comb \my_processor|alu_A[31]~655 (
// Equation(s):
// \my_processor|alu_A[31]~655_combout  = (\my_processor|alu_A[31]~654_combout  & ((\my_regfile|gen_registers[29].regs|dffe31|q~q ) # ((!\my_processor|FD_IR1|dffe19|q~q )))) # (!\my_processor|alu_A[31]~654_combout  & 
// (((\my_regfile|gen_registers[21].regs|dffe31|q~q  & \my_processor|FD_IR1|dffe19|q~q ))))

	.dataa(\my_regfile|gen_registers[29].regs|dffe31|q~q ),
	.datab(\my_processor|alu_A[31]~654_combout ),
	.datac(\my_regfile|gen_registers[21].regs|dffe31|q~q ),
	.datad(\my_processor|FD_IR1|dffe19|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[31]~655_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[31]~655 .lut_mask = 16'hB8CC;
defparam \my_processor|alu_A[31]~655 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N16
cycloneive_lcell_comb \my_processor|alu_A[31]~656 (
// Equation(s):
// \my_processor|alu_A[31]~656_combout  = (\my_processor|FD_IR1|dffe19|q~q  & ((\my_regfile|gen_registers[22].regs|dffe31|q~q ) # ((\my_processor|FD_IR1|dffe20|q~q )))) # (!\my_processor|FD_IR1|dffe19|q~q  & (((\my_regfile|gen_registers[18].regs|dffe31|q~q  
// & !\my_processor|FD_IR1|dffe20|q~q ))))

	.dataa(\my_regfile|gen_registers[22].regs|dffe31|q~q ),
	.datab(\my_processor|FD_IR1|dffe19|q~q ),
	.datac(\my_regfile|gen_registers[18].regs|dffe31|q~q ),
	.datad(\my_processor|FD_IR1|dffe20|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[31]~656_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[31]~656 .lut_mask = 16'hCCB8;
defparam \my_processor|alu_A[31]~656 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N26
cycloneive_lcell_comb \my_processor|alu_A[31]~657 (
// Equation(s):
// \my_processor|alu_A[31]~657_combout  = (\my_processor|FD_IR1|dffe20|q~q  & ((\my_processor|alu_A[31]~656_combout  & ((\my_regfile|gen_registers[30].regs|dffe31|q~q ))) # (!\my_processor|alu_A[31]~656_combout  & 
// (\my_regfile|gen_registers[26].regs|dffe31|q~q )))) # (!\my_processor|FD_IR1|dffe20|q~q  & (((\my_processor|alu_A[31]~656_combout ))))

	.dataa(\my_regfile|gen_registers[26].regs|dffe31|q~q ),
	.datab(\my_processor|FD_IR1|dffe20|q~q ),
	.datac(\my_regfile|gen_registers[30].regs|dffe31|q~q ),
	.datad(\my_processor|alu_A[31]~656_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[31]~657_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[31]~657 .lut_mask = 16'hF388;
defparam \my_processor|alu_A[31]~657 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N22
cycloneive_lcell_comb \my_processor|alu_A[31]~658 (
// Equation(s):
// \my_processor|alu_A[31]~658_combout  = (\my_processor|FD_IR1|dffe19|q~q  & ((\my_regfile|gen_registers[20].regs|dffe31|q~q ) # ((\my_processor|FD_IR1|dffe20|q~q )))) # (!\my_processor|FD_IR1|dffe19|q~q  & (((\my_regfile|gen_registers[16].regs|dffe31|q~q  
// & !\my_processor|FD_IR1|dffe20|q~q ))))

	.dataa(\my_processor|FD_IR1|dffe19|q~q ),
	.datab(\my_regfile|gen_registers[20].regs|dffe31|q~q ),
	.datac(\my_regfile|gen_registers[16].regs|dffe31|q~q ),
	.datad(\my_processor|FD_IR1|dffe20|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[31]~658_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[31]~658 .lut_mask = 16'hAAD8;
defparam \my_processor|alu_A[31]~658 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N24
cycloneive_lcell_comb \my_processor|alu_A[31]~659 (
// Equation(s):
// \my_processor|alu_A[31]~659_combout  = (\my_processor|alu_A[31]~658_combout  & (((\my_regfile|gen_registers[28].regs|dffe31|q~q ) # (!\my_processor|FD_IR1|dffe20|q~q )))) # (!\my_processor|alu_A[31]~658_combout  & 
// (\my_regfile|gen_registers[24].regs|dffe31|q~q  & ((\my_processor|FD_IR1|dffe20|q~q ))))

	.dataa(\my_processor|alu_A[31]~658_combout ),
	.datab(\my_regfile|gen_registers[24].regs|dffe31|q~q ),
	.datac(\my_regfile|gen_registers[28].regs|dffe31|q~q ),
	.datad(\my_processor|FD_IR1|dffe20|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[31]~659_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[31]~659 .lut_mask = 16'hE4AA;
defparam \my_processor|alu_A[31]~659 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N30
cycloneive_lcell_comb \my_processor|alu_A[31]~660 (
// Equation(s):
// \my_processor|alu_A[31]~660_combout  = (\my_processor|FD_IR1|dffe18|q~q  & ((\my_processor|FD_IR1|dffe17|q~q ) # ((\my_processor|alu_A[31]~657_combout )))) # (!\my_processor|FD_IR1|dffe18|q~q  & (!\my_processor|FD_IR1|dffe17|q~q  & 
// ((\my_processor|alu_A[31]~659_combout ))))

	.dataa(\my_processor|FD_IR1|dffe18|q~q ),
	.datab(\my_processor|FD_IR1|dffe17|q~q ),
	.datac(\my_processor|alu_A[31]~657_combout ),
	.datad(\my_processor|alu_A[31]~659_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[31]~660_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[31]~660 .lut_mask = 16'hB9A8;
defparam \my_processor|alu_A[31]~660 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N8
cycloneive_lcell_comb \my_processor|alu_A[31]~663 (
// Equation(s):
// \my_processor|alu_A[31]~663_combout  = (\my_processor|alu_A[31]~660_combout  & ((\my_processor|alu_A[31]~662_combout ) # ((!\my_processor|FD_IR1|dffe17|q~q )))) # (!\my_processor|alu_A[31]~660_combout  & (((\my_processor|alu_A[31]~655_combout  & 
// \my_processor|FD_IR1|dffe17|q~q ))))

	.dataa(\my_processor|alu_A[31]~662_combout ),
	.datab(\my_processor|alu_A[31]~655_combout ),
	.datac(\my_processor|alu_A[31]~660_combout ),
	.datad(\my_processor|FD_IR1|dffe17|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[31]~663_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[31]~663 .lut_mask = 16'hACF0;
defparam \my_processor|alu_A[31]~663 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N14
cycloneive_lcell_comb \my_processor|alu_A[31]~664 (
// Equation(s):
// \my_processor|alu_A[31]~664_combout  = (\my_processor|alu_A[0]~26_combout  & (((\my_processor|alu_A[29]~27_combout )))) # (!\my_processor|alu_A[0]~26_combout  & ((\my_processor|alu_A[29]~27_combout  & ((\my_processor|WM_bypass_data[31]~63_combout ))) # 
// (!\my_processor|alu_A[29]~27_combout  & (\my_processor|alu_A[31]~663_combout ))))

	.dataa(\my_processor|alu_A[0]~26_combout ),
	.datab(\my_processor|alu_A[31]~663_combout ),
	.datac(\my_processor|alu_A[29]~27_combout ),
	.datad(\my_processor|WM_bypass_data[31]~63_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[31]~664_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[31]~664 .lut_mask = 16'hF4A4;
defparam \my_processor|alu_A[31]~664 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N18
cycloneive_lcell_comb \my_processor|alu_A[31]~646 (
// Equation(s):
// \my_processor|alu_A[31]~646_combout  = (\my_processor|FD_IR1|dffe18|q~q  & (((\my_processor|FD_IR1|dffe17|q~q )))) # (!\my_processor|FD_IR1|dffe18|q~q  & ((\my_processor|FD_IR1|dffe17|q~q  & (\my_regfile|gen_registers[5].regs|dffe31|q~q )) # 
// (!\my_processor|FD_IR1|dffe17|q~q  & ((\my_regfile|gen_registers[4].regs|dffe31|q~q )))))

	.dataa(\my_regfile|gen_registers[5].regs|dffe31|q~q ),
	.datab(\my_processor|FD_IR1|dffe18|q~q ),
	.datac(\my_regfile|gen_registers[4].regs|dffe31|q~q ),
	.datad(\my_processor|FD_IR1|dffe17|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[31]~646_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[31]~646 .lut_mask = 16'hEE30;
defparam \my_processor|alu_A[31]~646 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N28
cycloneive_lcell_comb \my_processor|alu_A[31]~647 (
// Equation(s):
// \my_processor|alu_A[31]~647_combout  = (\my_processor|FD_IR1|dffe18|q~q  & ((\my_processor|alu_A[31]~646_combout  & ((\my_regfile|gen_registers[7].regs|dffe31|q~q ))) # (!\my_processor|alu_A[31]~646_combout  & (\my_regfile|gen_registers[6].regs|dffe31|q~q 
// )))) # (!\my_processor|FD_IR1|dffe18|q~q  & (((\my_processor|alu_A[31]~646_combout ))))

	.dataa(\my_regfile|gen_registers[6].regs|dffe31|q~q ),
	.datab(\my_processor|FD_IR1|dffe18|q~q ),
	.datac(\my_regfile|gen_registers[7].regs|dffe31|q~q ),
	.datad(\my_processor|alu_A[31]~646_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[31]~647_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[31]~647 .lut_mask = 16'hF388;
defparam \my_processor|alu_A[31]~647 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N4
cycloneive_lcell_comb \my_processor|alu_A[31]~648 (
// Equation(s):
// \my_processor|alu_A[31]~648_combout  = (\my_processor|alu_A[29]~7_combout  & (((\my_processor|alu_A[29]~6_combout )))) # (!\my_processor|alu_A[29]~7_combout  & ((\my_processor|alu_A[29]~6_combout  & (\my_processor|alu_A[31]~647_combout )) # 
// (!\my_processor|alu_A[29]~6_combout  & ((\my_regfile|gen_registers[2].regs|dffe31|q~q )))))

	.dataa(\my_processor|alu_A[31]~647_combout ),
	.datab(\my_processor|alu_A[29]~7_combout ),
	.datac(\my_regfile|gen_registers[2].regs|dffe31|q~q ),
	.datad(\my_processor|alu_A[29]~6_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[31]~648_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[31]~648 .lut_mask = 16'hEE30;
defparam \my_processor|alu_A[31]~648 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N16
cycloneive_lcell_comb \my_processor|alu_A[31]~649 (
// Equation(s):
// \my_processor|alu_A[31]~649_combout  = (\my_processor|FD_IR1|dffe18|q~q  & ((\my_regfile|gen_registers[10].regs|dffe31|q~q ) # ((\my_processor|FD_IR1|dffe17|q~q )))) # (!\my_processor|FD_IR1|dffe18|q~q  & (((\my_regfile|gen_registers[8].regs|dffe31|q~q  & 
// !\my_processor|FD_IR1|dffe17|q~q ))))

	.dataa(\my_processor|FD_IR1|dffe18|q~q ),
	.datab(\my_regfile|gen_registers[10].regs|dffe31|q~q ),
	.datac(\my_regfile|gen_registers[8].regs|dffe31|q~q ),
	.datad(\my_processor|FD_IR1|dffe17|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[31]~649_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[31]~649 .lut_mask = 16'hAAD8;
defparam \my_processor|alu_A[31]~649 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N2
cycloneive_lcell_comb \my_processor|alu_A[31]~650 (
// Equation(s):
// \my_processor|alu_A[31]~650_combout  = (\my_processor|FD_IR1|dffe17|q~q  & ((\my_processor|alu_A[31]~649_combout  & ((\my_regfile|gen_registers[11].regs|dffe31|q~q ))) # (!\my_processor|alu_A[31]~649_combout  & 
// (\my_regfile|gen_registers[9].regs|dffe31|q~q )))) # (!\my_processor|FD_IR1|dffe17|q~q  & (((\my_processor|alu_A[31]~649_combout ))))

	.dataa(\my_regfile|gen_registers[9].regs|dffe31|q~q ),
	.datab(\my_processor|FD_IR1|dffe17|q~q ),
	.datac(\my_regfile|gen_registers[11].regs|dffe31|q~q ),
	.datad(\my_processor|alu_A[31]~649_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[31]~650_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[31]~650 .lut_mask = 16'hF388;
defparam \my_processor|alu_A[31]~650 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N26
cycloneive_lcell_comb \my_processor|alu_A[31]~651 (
// Equation(s):
// \my_processor|alu_A[31]~651_combout  = (\my_processor|alu_A[29]~7_combout  & ((\my_processor|alu_A[31]~648_combout  & ((\my_processor|alu_A[31]~650_combout ))) # (!\my_processor|alu_A[31]~648_combout  & (\my_regfile|gen_registers[3].regs|dffe31|q~q )))) # 
// (!\my_processor|alu_A[29]~7_combout  & (\my_processor|alu_A[31]~648_combout ))

	.dataa(\my_processor|alu_A[29]~7_combout ),
	.datab(\my_processor|alu_A[31]~648_combout ),
	.datac(\my_regfile|gen_registers[3].regs|dffe31|q~q ),
	.datad(\my_processor|alu_A[31]~650_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[31]~651_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[31]~651 .lut_mask = 16'hEC64;
defparam \my_processor|alu_A[31]~651 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N8
cycloneive_lcell_comb \my_processor|alu_A[31]~652 (
// Equation(s):
// \my_processor|alu_A[31]~652_combout  = (\my_processor|FD_IR1|dffe18|q~q  & (((\my_processor|FD_IR1|dffe17|q~q )))) # (!\my_processor|FD_IR1|dffe18|q~q  & ((\my_processor|FD_IR1|dffe17|q~q  & (\my_regfile|gen_registers[13].regs|dffe31|q~q )) # 
// (!\my_processor|FD_IR1|dffe17|q~q  & ((\my_regfile|gen_registers[12].regs|dffe31|q~q )))))

	.dataa(\my_regfile|gen_registers[13].regs|dffe31|q~q ),
	.datab(\my_processor|FD_IR1|dffe18|q~q ),
	.datac(\my_regfile|gen_registers[12].regs|dffe31|q~q ),
	.datad(\my_processor|FD_IR1|dffe17|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[31]~652_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[31]~652 .lut_mask = 16'hEE30;
defparam \my_processor|alu_A[31]~652 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N14
cycloneive_lcell_comb \my_processor|alu_A[31]~653 (
// Equation(s):
// \my_processor|alu_A[31]~653_combout  = (\my_processor|alu_A[31]~652_combout  & (((\my_regfile|gen_registers[15].regs|dffe31|q~q ) # (!\my_processor|FD_IR1|dffe18|q~q )))) # (!\my_processor|alu_A[31]~652_combout  & 
// (\my_regfile|gen_registers[14].regs|dffe31|q~q  & ((\my_processor|FD_IR1|dffe18|q~q ))))

	.dataa(\my_regfile|gen_registers[14].regs|dffe31|q~q ),
	.datab(\my_processor|alu_A[31]~652_combout ),
	.datac(\my_regfile|gen_registers[15].regs|dffe31|q~q ),
	.datad(\my_processor|FD_IR1|dffe18|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[31]~653_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[31]~653 .lut_mask = 16'hE2CC;
defparam \my_processor|alu_A[31]~653 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N22
cycloneive_lcell_comb \my_processor|alu_A[31]~665 (
// Equation(s):
// \my_processor|alu_A[31]~665_combout  = (\my_processor|alu_A[29]~15_combout  & ((\my_processor|alu_A[31]~664_combout  & ((\my_processor|alu_A[31]~653_combout ))) # (!\my_processor|alu_A[31]~664_combout  & (\my_processor|alu_A[31]~651_combout )))) # 
// (!\my_processor|alu_A[29]~15_combout  & (\my_processor|alu_A[31]~664_combout ))

	.dataa(\my_processor|alu_A[29]~15_combout ),
	.datab(\my_processor|alu_A[31]~664_combout ),
	.datac(\my_processor|alu_A[31]~651_combout ),
	.datad(\my_processor|alu_A[31]~653_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[31]~665_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[31]~665 .lut_mask = 16'hEC64;
defparam \my_processor|alu_A[31]~665 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N30
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_eight_shifted[8]~3 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_eight_shifted[8]~3_combout  = (\my_processor|dx1|DXIR|dffe11|q~q  & ((\my_processor|A_bypass_MX_sel~3_combout  & ((\my_processor|xm1|XMoutput|dffe31|q~q ))) # (!\my_processor|A_bypass_MX_sel~3_combout  & 
// (\my_processor|alu_A[31]~665_combout ))))

	.dataa(\my_processor|A_bypass_MX_sel~3_combout ),
	.datab(\my_processor|alu_A[31]~665_combout ),
	.datac(\my_processor|xm1|XMoutput|dffe31|q~q ),
	.datad(\my_processor|dx1|DXIR|dffe11|q~q ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_eight_shifted[8]~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_eight_shifted[8]~3 .lut_mask = 16'hE400;
defparam \my_processor|aluer|shift_right_arithmetic|mux_eight_shifted[8]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N24
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[9]~4 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[9]~4_combout  = (!\my_processor|dx1|DXIR|dffe11|q~q  & ((\my_processor|dx1|DXIR|dffe10|q~q  & (\my_processor|alu_A[23]~177_combout )) # (!\my_processor|dx1|DXIR|dffe10|q~q  & 
// ((\my_processor|alu_A[15]~345_combout )))))

	.dataa(\my_processor|dx1|DXIR|dffe10|q~q ),
	.datab(\my_processor|dx1|DXIR|dffe11|q~q ),
	.datac(\my_processor|alu_A[23]~177_combout ),
	.datad(\my_processor|alu_A[15]~345_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[9]~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[9]~4 .lut_mask = 16'h3120;
defparam \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[9]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N14
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[9]~5 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[9]~5_combout  = (\my_processor|dx1|DXIR|dffe9|q~q  & ((\my_processor|aluer|shift_right_arithmetic|mux_eight_shifted[8]~3_combout ) # 
// ((\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[9]~4_combout )))) # (!\my_processor|dx1|DXIR|dffe9|q~q  & (((\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[7]~18_combout ))))

	.dataa(\my_processor|aluer|shift_right_arithmetic|mux_eight_shifted[8]~3_combout ),
	.datab(\my_processor|dx1|DXIR|dffe9|q~q ),
	.datac(\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[7]~18_combout ),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[9]~4_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[9]~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[9]~5 .lut_mask = 16'hFCB8;
defparam \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[9]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N4
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[5]~13 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[5]~13_combout  = (\my_processor|dx1|DXIR|dffe10|q~q  & ((\my_processor|dx1|DXIR|dffe11|q~q  & ((\my_processor|alu_A[31]~666_combout ))) # (!\my_processor|dx1|DXIR|dffe11|q~q  & 
// (\my_processor|alu_A[17]~303_combout ))))

	.dataa(\my_processor|alu_A[17]~303_combout ),
	.datab(\my_processor|dx1|DXIR|dffe11|q~q ),
	.datac(\my_processor|dx1|DXIR|dffe10|q~q ),
	.datad(\my_processor|alu_A[31]~666_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[5]~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[5]~13 .lut_mask = 16'hE020;
defparam \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[5]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N6
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_eight_shifted[1]~1 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_eight_shifted[1]~1_combout  = (\my_processor|dx1|DXIR|dffe11|q~q  & ((\my_processor|alu_A[25]~135_combout ))) # (!\my_processor|dx1|DXIR|dffe11|q~q  & (\my_processor|alu_A[9]~471_combout ))

	.dataa(gnd),
	.datab(\my_processor|dx1|DXIR|dffe11|q~q ),
	.datac(\my_processor|alu_A[9]~471_combout ),
	.datad(\my_processor|alu_A[25]~135_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_eight_shifted[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_eight_shifted[1]~1 .lut_mask = 16'hFC30;
defparam \my_processor|aluer|shift_right_arithmetic|mux_eight_shifted[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N26
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[5]~14 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[5]~14_combout  = (\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[5]~13_combout ) # ((!\my_processor|dx1|DXIR|dffe10|q~q  & 
// \my_processor|aluer|shift_right_arithmetic|mux_eight_shifted[1]~1_combout ))

	.dataa(\my_processor|dx1|DXIR|dffe10|q~q ),
	.datab(\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[5]~13_combout ),
	.datac(gnd),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_eight_shifted[1]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[5]~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[5]~14 .lut_mask = 16'hDDCC;
defparam \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[5]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N22
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[8]~17 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[8]~17_combout  = (!\my_processor|dx1|DXIR|dffe8|q~q  & ((\my_processor|dx1|DXIR|dffe9|q~q  & ((\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[9]~22_combout ))) # 
// (!\my_processor|dx1|DXIR|dffe9|q~q  & (\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[5]~14_combout ))))

	.dataa(\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[5]~14_combout ),
	.datab(\my_processor|dx1|DXIR|dffe9|q~q ),
	.datac(\my_processor|dx1|DXIR|dffe8|q~q ),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[9]~22_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[8]~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[8]~17 .lut_mask = 16'h0E02;
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[8]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N28
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[8]~18 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[8]~18_combout  = (\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[8]~17_combout ) # ((\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[9]~5_combout  & 
// \my_processor|dx1|DXIR|dffe8|q~q ))

	.dataa(gnd),
	.datab(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[9]~5_combout ),
	.datac(\my_processor|dx1|DXIR|dffe8|q~q ),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[8]~17_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[8]~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[8]~18 .lut_mask = 16'hFFC0;
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[8]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N24
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[4]~11 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[4]~11_combout  = (\my_processor|dx1|DXIR|dffe11|q~q  & (((\my_processor|alu_A[31]~666_combout ) # (!\my_processor|dx1|DXIR|dffe10|q~q )))) # (!\my_processor|dx1|DXIR|dffe11|q~q  & 
// (\my_processor|alu_A[16]~324_combout  & ((\my_processor|dx1|DXIR|dffe10|q~q ))))

	.dataa(\my_processor|alu_A[16]~324_combout ),
	.datab(\my_processor|dx1|DXIR|dffe11|q~q ),
	.datac(\my_processor|alu_A[31]~666_combout ),
	.datad(\my_processor|dx1|DXIR|dffe10|q~q ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[4]~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[4]~11 .lut_mask = 16'hE2CC;
defparam \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[4]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N10
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[4]~12 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[4]~12_combout  = (\my_processor|dx1|DXIR|dffe10|q~q  & (((\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[4]~11_combout )))) # (!\my_processor|dx1|DXIR|dffe10|q~q  & 
// ((\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[4]~11_combout  & ((\my_processor|alu_A[24]~156_combout ))) # (!\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[4]~11_combout  & (\my_processor|alu_A[8]~492_combout ))))

	.dataa(\my_processor|alu_A[8]~492_combout ),
	.datab(\my_processor|dx1|DXIR|dffe10|q~q ),
	.datac(\my_processor|alu_A[24]~156_combout ),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[4]~11_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[4]~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[4]~12 .lut_mask = 16'hFC22;
defparam \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[4]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N2
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[5]~11 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[5]~11_combout  = (\my_processor|dx1|DXIR|dffe9|q~q  & ((\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[8]~20_combout ))) # (!\my_processor|dx1|DXIR|dffe9|q~q  & 
// (\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[4]~12_combout ))

	.dataa(\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[4]~12_combout ),
	.datab(\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[8]~20_combout ),
	.datac(gnd),
	.datad(\my_processor|dx1|DXIR|dffe9|q~q ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[5]~11 .lut_mask = 16'hCCAA;
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N18
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[7]~16 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[7]~16_combout  = (\my_processor|dx1|DXIR|dffe8|q~q  & (\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[7]~15_combout )) # (!\my_processor|dx1|DXIR|dffe8|q~q  & 
// ((\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[5]~11_combout )))

	.dataa(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[7]~15_combout ),
	.datab(gnd),
	.datac(\my_processor|dx1|DXIR|dffe8|q~q ),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[5]~11_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[7]~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[7]~16 .lut_mask = 16'hAFA0;
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[7]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N14
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[8]~46 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[8]~46_combout  = (\my_processor|dx1|DXIR|dffe7|q~q  & (((\my_processor|alu_op[0]~0_combout )))) # (!\my_processor|dx1|DXIR|dffe7|q~q  & ((\my_processor|alu_op[0]~0_combout  & 
// (\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[7]~16_combout )) # (!\my_processor|alu_op[0]~0_combout  & ((\my_processor|aluer|shift_logical_left|mux_one_shifted[9]~15_combout )))))

	.dataa(\my_processor|dx1|DXIR|dffe7|q~q ),
	.datab(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[7]~16_combout ),
	.datac(\my_processor|aluer|shift_logical_left|mux_one_shifted[9]~15_combout ),
	.datad(\my_processor|alu_op[0]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[8]~46_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[8]~46 .lut_mask = 16'hEE50;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[8]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y28_N20
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_one_shifted[8]~13 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_one_shifted[8]~13_combout  = (\my_processor|aluer|mux_for_alu_out|mux_eight_zero|mux_four_one|bracket0[31]~1_combout  & ((\my_processor|dx1|DXIR|dffe8|q~q  & 
// ((\my_processor|aluer|shift_logical_left|mux_one_shifted[8]~8_combout ))) # (!\my_processor|dx1|DXIR|dffe8|q~q  & (\my_processor|aluer|shift_logical_left|mux_one_shifted[8]~12_combout ))))

	.dataa(\my_processor|aluer|shift_logical_left|mux_one_shifted[8]~12_combout ),
	.datab(\my_processor|aluer|mux_for_alu_out|mux_eight_zero|mux_four_one|bracket0[31]~1_combout ),
	.datac(\my_processor|dx1|DXIR|dffe8|q~q ),
	.datad(\my_processor|aluer|shift_logical_left|mux_one_shifted[8]~8_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_one_shifted[8]~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[8]~13 .lut_mask = 16'hC808;
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[8]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N0
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[8]~47 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[8]~47_combout  = (\my_processor|dx1|DXIR|dffe7|q~q  & ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[8]~46_combout  & 
// (\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[8]~18_combout )) # (!\my_processor|aluer|mux_for_alu_out|mux_results|register_out[8]~46_combout  & ((\my_processor|aluer|shift_logical_left|mux_one_shifted[8]~13_combout ))))) # 
// (!\my_processor|dx1|DXIR|dffe7|q~q  & (((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[8]~46_combout ))))

	.dataa(\my_processor|dx1|DXIR|dffe7|q~q ),
	.datab(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[8]~18_combout ),
	.datac(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[8]~46_combout ),
	.datad(\my_processor|aluer|shift_logical_left|mux_one_shifted[8]~13_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[8]~47_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[8]~47 .lut_mask = 16'hDAD0;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[8]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N8
cycloneive_lcell_comb \my_processor|aluer|subtraction|eba_1|xor0~0 (
// Equation(s):
// \my_processor|aluer|subtraction|eba_1|xor0~0_combout  = \my_processor|alu_B[8]~24_combout  $ (((\my_processor|A_bypass_MX_sel~3_combout  & ((\my_processor|xm1|XMoutput|dffe8|q~q ))) # (!\my_processor|A_bypass_MX_sel~3_combout  & 
// (\my_processor|alu_A[8]~491_combout ))))

	.dataa(\my_processor|alu_A[8]~491_combout ),
	.datab(\my_processor|xm1|XMoutput|dffe8|q~q ),
	.datac(\my_processor|A_bypass_MX_sel~3_combout ),
	.datad(\my_processor|alu_B[8]~24_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|subtraction|eba_1|xor0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|subtraction|eba_1|xor0~0 .lut_mask = 16'h35CA;
defparam \my_processor|aluer|subtraction|eba_1|xor0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N12
cycloneive_lcell_comb \my_processor|aluer|subtraction|eba_1|xor_sum0 (
// Equation(s):
// \my_processor|aluer|subtraction|eba_1|xor_sum0~combout  = \my_processor|aluer|subtraction|eba_1|xor0~0_combout  $ (((\my_processor|aluer|subtraction|eba_0|orc6~combout  & ((\my_processor|alu_A[7]~513_combout ) # (!\my_processor|alu_B[7]~22_combout ))) # 
// (!\my_processor|aluer|subtraction|eba_0|orc6~combout  & (\my_processor|alu_A[7]~513_combout  & !\my_processor|alu_B[7]~22_combout ))))

	.dataa(\my_processor|aluer|subtraction|eba_1|xor0~0_combout ),
	.datab(\my_processor|aluer|subtraction|eba_0|orc6~combout ),
	.datac(\my_processor|alu_A[7]~513_combout ),
	.datad(\my_processor|alu_B[7]~22_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|subtraction|eba_1|xor_sum0~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|subtraction|eba_1|xor_sum0 .lut_mask = 16'h6A56;
defparam \my_processor|aluer|subtraction|eba_1|xor_sum0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N28
cycloneive_lcell_comb \my_processor|aluer|addition|eba_1|xor_sum0 (
// Equation(s):
// \my_processor|aluer|addition|eba_1|xor_sum0~combout  = \my_processor|aluer|addition|eba_0|orc7~1_combout  $ (\my_processor|alu_A[8]~492_combout  $ (\my_processor|alu_B[8]~24_combout ))

	.dataa(\my_processor|aluer|addition|eba_0|orc7~1_combout ),
	.datab(\my_processor|alu_A[8]~492_combout ),
	.datac(gnd),
	.datad(\my_processor|alu_B[8]~24_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|addition|eba_1|xor_sum0~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|addition|eba_1|xor_sum0 .lut_mask = 16'h9966;
defparam \my_processor|aluer|addition|eba_1|xor_sum0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N16
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[8]~44 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[8]~44_combout  = (\my_processor|alu_op[1]~1_combout  & (((\my_processor|alu_op[0]~0_combout )))) # (!\my_processor|alu_op[1]~1_combout  & ((\my_processor|alu_op[0]~0_combout  & 
// (!\my_processor|aluer|subtraction|eba_1|xor_sum0~combout )) # (!\my_processor|alu_op[0]~0_combout  & ((\my_processor|aluer|addition|eba_1|xor_sum0~combout )))))

	.dataa(\my_processor|alu_op[1]~1_combout ),
	.datab(\my_processor|aluer|subtraction|eba_1|xor_sum0~combout ),
	.datac(\my_processor|aluer|addition|eba_1|xor_sum0~combout ),
	.datad(\my_processor|alu_op[0]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[8]~44_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[8]~44 .lut_mask = 16'hBB50;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[8]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N30
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[8]~45 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[8]~45_combout  = (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[8]~44_combout  & ((\my_processor|alu_B[8]~24_combout ) # ((\my_processor|alu_A[8]~492_combout ) # 
// (!\my_processor|alu_op[1]~1_combout )))) # (!\my_processor|aluer|mux_for_alu_out|mux_results|register_out[8]~44_combout  & (\my_processor|alu_B[8]~24_combout  & (\my_processor|alu_op[1]~1_combout  & \my_processor|alu_A[8]~492_combout )))

	.dataa(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[8]~44_combout ),
	.datab(\my_processor|alu_B[8]~24_combout ),
	.datac(\my_processor|alu_op[1]~1_combout ),
	.datad(\my_processor|alu_A[8]~492_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[8]~45_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[8]~45 .lut_mask = 16'hEA8A;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[8]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N20
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[8]~48 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[8]~48_combout  = (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout  & ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[8]~47_combout ) # 
// ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout  & \my_processor|aluer|mux_for_alu_out|mux_results|register_out[8]~45_combout )))) # (!\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout  & 
// (((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout  & \my_processor|aluer|mux_for_alu_out|mux_results|register_out[8]~45_combout ))))

	.dataa(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout ),
	.datab(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[8]~47_combout ),
	.datac(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout ),
	.datad(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[8]~45_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[8]~48_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[8]~48 .lut_mask = 16'hF888;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[8]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y28_N21
dffeas \my_processor|xm1|XMoutput|dffe8|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[8]~48_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|XMoutput|dffe8|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|XMoutput|dffe8|q .is_wysiwyg = "true";
defparam \my_processor|xm1|XMoutput|dffe8|q .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y24_N19
dffeas \my_processor|xm1|b|dffe13|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dx1|DXB|dffe13|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|b|dffe13|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|b|dffe13|q .is_wysiwyg = "true";
defparam \my_processor|xm1|b|dffe13|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N18
cycloneive_lcell_comb \my_processor|data[13]~13 (
// Equation(s):
// \my_processor|data[13]~13_combout  = (\my_processor|WM_bypass~3_combout  & ((\my_processor|WM_bypass_data[13]~27_combout ))) # (!\my_processor|WM_bypass~3_combout  & (\my_processor|xm1|b|dffe13|q~q ))

	.dataa(\my_processor|WM_bypass~3_combout ),
	.datab(gnd),
	.datac(\my_processor|xm1|b|dffe13|q~q ),
	.datad(\my_processor|WM_bypass_data[13]~27_combout ),
	.cin(gnd),
	.combout(\my_processor|data[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[13]~13 .lut_mask = 16'hFA50;
defparam \my_processor|data[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y28_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\my_processor|xm1|XMcontrol|dffe5|q~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[13]~13_combout ,\my_processor|data[12]~12_combout }),
	.portaaddr({\my_processor|xm1|XMoutput|dffe11|q~q ,\my_processor|xm1|XMoutput|dffe10|q~q ,\my_processor|xm1|XMoutput|dffe9|q~q ,\my_processor|xm1|XMoutput|dffe8|q~q ,\my_processor|xm1|XMoutput|dffe7|q~q ,\my_processor|xm1|XMoutput|dffe6|q~q ,
\my_processor|xm1|XMoutput|dffe5|q~q ,\my_processor|xm1|XMoutput|dffe4|q~q ,\my_processor|xm1|XMoutput|dffe3|q~q ,\my_processor|xm1|XMoutput|dffe2|q~q ,\my_processor|xm1|XMoutput|dffe1|q~q ,\my_processor|xm1|XMoutput|dffe0|q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .init_file = "notes.mif";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_7ih1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X32_Y31_N30
cycloneive_lcell_comb \my_processor|mw1|MWmem|dffe13|q~feeder (
// Equation(s):
// \my_processor|mw1|MWmem|dffe13|q~feeder_combout  = \my_dmem|altsyncram_component|auto_generated|q_a [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [13]),
	.cin(gnd),
	.combout(\my_processor|mw1|MWmem|dffe13|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mw1|MWmem|dffe13|q~feeder .lut_mask = 16'hFF00;
defparam \my_processor|mw1|MWmem|dffe13|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y31_N31
dffeas \my_processor|mw1|MWmem|dffe13|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|mw1|MWmem|dffe13|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MWmem|dffe13|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MWmem|dffe13|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MWmem|dffe13|q .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y31_N3
dffeas \my_processor|mw1|MWout|dffe13|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|xm1|XMoutput|dffe13|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MWout|dffe13|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MWout|dffe13|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MWout|dffe13|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y31_N2
cycloneive_lcell_comb \my_processor|WM_bypass_data[13]~26 (
// Equation(s):
// \my_processor|WM_bypass_data[13]~26_combout  = (!\my_processor|mw1|MWctrl|dffe18|q~q  & ((\my_processor|mw1|MWctrl|dffe16|q~q  & (\my_processor|mw1|MWmem|dffe13|q~q )) # (!\my_processor|mw1|MWctrl|dffe16|q~q  & ((\my_processor|mw1|MWout|dffe13|q~q )))))

	.dataa(\my_processor|mw1|MWmem|dffe13|q~q ),
	.datab(\my_processor|mw1|MWctrl|dffe18|q~q ),
	.datac(\my_processor|mw1|MWout|dffe13|q~q ),
	.datad(\my_processor|mw1|MWctrl|dffe16|q~q ),
	.cin(gnd),
	.combout(\my_processor|WM_bypass_data[13]~26_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|WM_bypass_data[13]~26 .lut_mask = 16'h2230;
defparam \my_processor|WM_bypass_data[13]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y31_N20
cycloneive_lcell_comb \my_processor|WM_bypass_data[13]~27 (
// Equation(s):
// \my_processor|WM_bypass_data[13]~27_combout  = (\my_processor|WM_bypass_data[13]~26_combout ) # ((\my_processor|mw1|MWctrl|dffe18|q~q  & \my_processor|mw1|MW_oldPC|dffe13|q~q ))

	.dataa(gnd),
	.datab(\my_processor|mw1|MWctrl|dffe18|q~q ),
	.datac(\my_processor|mw1|MW_oldPC|dffe13|q~q ),
	.datad(\my_processor|WM_bypass_data[13]~26_combout ),
	.cin(gnd),
	.combout(\my_processor|WM_bypass_data[13]~27_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|WM_bypass_data[13]~27 .lut_mask = 16'hFFC0;
defparam \my_processor|WM_bypass_data[13]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y21_N3
dffeas \my_regfile|gen_registers[2].regs|dffe13|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[13]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[2].regs|dffe13|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[2].regs|dffe13|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[2].regs|dffe13|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N0
cycloneive_lcell_comb \my_processor|dx1|B_in[13]~234 (
// Equation(s):
// \my_processor|dx1|B_in[13]~234_combout  = (\my_processor|ctrl_readRegB[0]~0_combout  & (((\my_regfile|gen_registers[5].regs|dffe13|q~q ) # (\my_processor|ctrl_readRegB[1]~1_combout )))) # (!\my_processor|ctrl_readRegB[0]~0_combout  & 
// (\my_regfile|gen_registers[4].regs|dffe13|q~q  & ((!\my_processor|ctrl_readRegB[1]~1_combout ))))

	.dataa(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datab(\my_regfile|gen_registers[4].regs|dffe13|q~q ),
	.datac(\my_regfile|gen_registers[5].regs|dffe13|q~q ),
	.datad(\my_processor|ctrl_readRegB[1]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[13]~234_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[13]~234 .lut_mask = 16'hAAE4;
defparam \my_processor|dx1|B_in[13]~234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N6
cycloneive_lcell_comb \my_processor|dx1|B_in[13]~235 (
// Equation(s):
// \my_processor|dx1|B_in[13]~235_combout  = (\my_processor|dx1|B_in[13]~234_combout  & ((\my_regfile|gen_registers[7].regs|dffe13|q~q ) # ((!\my_processor|ctrl_readRegB[1]~1_combout )))) # (!\my_processor|dx1|B_in[13]~234_combout  & 
// (((\my_regfile|gen_registers[6].regs|dffe13|q~q  & \my_processor|ctrl_readRegB[1]~1_combout ))))

	.dataa(\my_regfile|gen_registers[7].regs|dffe13|q~q ),
	.datab(\my_processor|dx1|B_in[13]~234_combout ),
	.datac(\my_regfile|gen_registers[6].regs|dffe13|q~q ),
	.datad(\my_processor|ctrl_readRegB[1]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[13]~235_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[13]~235 .lut_mask = 16'hB8CC;
defparam \my_processor|dx1|B_in[13]~235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N2
cycloneive_lcell_comb \my_processor|dx1|B_in[13]~236 (
// Equation(s):
// \my_processor|dx1|B_in[13]~236_combout  = (\my_processor|dx1|DXB|dffe5|q~11_combout  & ((\my_processor|dx1|DXB|dffe5|q~9_combout ) # ((\my_processor|dx1|B_in[13]~235_combout )))) # (!\my_processor|dx1|DXB|dffe5|q~11_combout  & 
// (!\my_processor|dx1|DXB|dffe5|q~9_combout  & (\my_regfile|gen_registers[2].regs|dffe13|q~q )))

	.dataa(\my_processor|dx1|DXB|dffe5|q~11_combout ),
	.datab(\my_processor|dx1|DXB|dffe5|q~9_combout ),
	.datac(\my_regfile|gen_registers[2].regs|dffe13|q~q ),
	.datad(\my_processor|dx1|B_in[13]~235_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[13]~236_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[13]~236 .lut_mask = 16'hBA98;
defparam \my_processor|dx1|B_in[13]~236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N18
cycloneive_lcell_comb \my_processor|dx1|B_in[13]~237 (
// Equation(s):
// \my_processor|dx1|B_in[13]~237_combout  = (\my_processor|ctrl_readRegB[0]~0_combout  & (\my_processor|ctrl_readRegB[1]~1_combout )) # (!\my_processor|ctrl_readRegB[0]~0_combout  & ((\my_processor|ctrl_readRegB[1]~1_combout  & 
// (\my_regfile|gen_registers[10].regs|dffe13|q~q )) # (!\my_processor|ctrl_readRegB[1]~1_combout  & ((\my_regfile|gen_registers[8].regs|dffe13|q~q )))))

	.dataa(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datac(\my_regfile|gen_registers[10].regs|dffe13|q~q ),
	.datad(\my_regfile|gen_registers[8].regs|dffe13|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[13]~237_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[13]~237 .lut_mask = 16'hD9C8;
defparam \my_processor|dx1|B_in[13]~237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N18
cycloneive_lcell_comb \my_processor|dx1|B_in[13]~238 (
// Equation(s):
// \my_processor|dx1|B_in[13]~238_combout  = (\my_processor|dx1|B_in[13]~237_combout  & ((\my_regfile|gen_registers[11].regs|dffe13|q~q ) # ((!\my_processor|ctrl_readRegB[0]~0_combout )))) # (!\my_processor|dx1|B_in[13]~237_combout  & 
// (((\my_regfile|gen_registers[9].regs|dffe13|q~q  & \my_processor|ctrl_readRegB[0]~0_combout ))))

	.dataa(\my_processor|dx1|B_in[13]~237_combout ),
	.datab(\my_regfile|gen_registers[11].regs|dffe13|q~q ),
	.datac(\my_regfile|gen_registers[9].regs|dffe13|q~q ),
	.datad(\my_processor|ctrl_readRegB[0]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[13]~238_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[13]~238 .lut_mask = 16'hD8AA;
defparam \my_processor|dx1|B_in[13]~238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N12
cycloneive_lcell_comb \my_processor|dx1|B_in[13]~239 (
// Equation(s):
// \my_processor|dx1|B_in[13]~239_combout  = (\my_processor|dx1|B_in[13]~236_combout  & ((\my_processor|dx1|B_in[13]~238_combout ) # ((!\my_processor|dx1|DXB|dffe5|q~9_combout )))) # (!\my_processor|dx1|B_in[13]~236_combout  & 
// (((\my_regfile|gen_registers[3].regs|dffe13|q~q  & \my_processor|dx1|DXB|dffe5|q~9_combout ))))

	.dataa(\my_processor|dx1|B_in[13]~236_combout ),
	.datab(\my_processor|dx1|B_in[13]~238_combout ),
	.datac(\my_regfile|gen_registers[3].regs|dffe13|q~q ),
	.datad(\my_processor|dx1|DXB|dffe5|q~9_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[13]~239_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[13]~239 .lut_mask = 16'hD8AA;
defparam \my_processor|dx1|B_in[13]~239 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N6
cycloneive_lcell_comb \my_processor|dx1|B_in[13]~240 (
// Equation(s):
// \my_processor|dx1|B_in[13]~240_combout  = (\my_processor|ctrl_readRegB[1]~1_combout  & (\my_processor|ctrl_readRegB[0]~0_combout )) # (!\my_processor|ctrl_readRegB[1]~1_combout  & ((\my_processor|ctrl_readRegB[0]~0_combout  & 
// (\my_regfile|gen_registers[13].regs|dffe13|q~q )) # (!\my_processor|ctrl_readRegB[0]~0_combout  & ((\my_regfile|gen_registers[12].regs|dffe13|q~q )))))

	.dataa(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datac(\my_regfile|gen_registers[13].regs|dffe13|q~q ),
	.datad(\my_regfile|gen_registers[12].regs|dffe13|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[13]~240_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[13]~240 .lut_mask = 16'hD9C8;
defparam \my_processor|dx1|B_in[13]~240 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N28
cycloneive_lcell_comb \my_processor|dx1|B_in[13]~241 (
// Equation(s):
// \my_processor|dx1|B_in[13]~241_combout  = (\my_processor|dx1|B_in[13]~240_combout  & ((\my_regfile|gen_registers[15].regs|dffe13|q~q ) # ((!\my_processor|ctrl_readRegB[1]~1_combout )))) # (!\my_processor|dx1|B_in[13]~240_combout  & 
// (((\my_regfile|gen_registers[14].regs|dffe13|q~q  & \my_processor|ctrl_readRegB[1]~1_combout ))))

	.dataa(\my_processor|dx1|B_in[13]~240_combout ),
	.datab(\my_regfile|gen_registers[15].regs|dffe13|q~q ),
	.datac(\my_regfile|gen_registers[14].regs|dffe13|q~q ),
	.datad(\my_processor|ctrl_readRegB[1]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[13]~241_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[13]~241 .lut_mask = 16'hD8AA;
defparam \my_processor|dx1|B_in[13]~241 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N12
cycloneive_lcell_comb \my_processor|dx1|DXB|dffe13|q~0 (
// Equation(s):
// \my_processor|dx1|DXB|dffe13|q~0_combout  = (\my_processor|dx1|DXB|dffe5|q~12_combout  & ((\my_processor|dx1|B_in[13]~241_combout ))) # (!\my_processor|dx1|DXB|dffe5|q~12_combout  & (\my_processor|dx1|B_in[13]~239_combout ))

	.dataa(\my_processor|dx1|B_in[13]~239_combout ),
	.datab(\my_processor|dx1|DXB|dffe5|q~12_combout ),
	.datac(gnd),
	.datad(\my_processor|dx1|B_in[13]~241_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|DXB|dffe13|q~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|DXB|dffe13|q~0 .lut_mask = 16'hEE22;
defparam \my_processor|dx1|DXB|dffe13|q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y29_N4
cycloneive_lcell_comb \my_processor|dx1|B_in[13]~246 (
// Equation(s):
// \my_processor|dx1|B_in[13]~246_combout  = (\my_processor|ctrl_readRegB[3]~3_combout  & (\my_processor|ctrl_readRegB[2]~2_combout )) # (!\my_processor|ctrl_readRegB[3]~3_combout  & ((\my_processor|ctrl_readRegB[2]~2_combout  & 
// (\my_regfile|gen_registers[20].regs|dffe13|q~q )) # (!\my_processor|ctrl_readRegB[2]~2_combout  & ((\my_regfile|gen_registers[16].regs|dffe13|q~q )))))

	.dataa(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datab(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datac(\my_regfile|gen_registers[20].regs|dffe13|q~q ),
	.datad(\my_regfile|gen_registers[16].regs|dffe13|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[13]~246_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[13]~246 .lut_mask = 16'hD9C8;
defparam \my_processor|dx1|B_in[13]~246 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y29_N10
cycloneive_lcell_comb \my_processor|dx1|B_in[13]~247 (
// Equation(s):
// \my_processor|dx1|B_in[13]~247_combout  = (\my_processor|ctrl_readRegB[3]~3_combout  & ((\my_processor|dx1|B_in[13]~246_combout  & ((\my_regfile|gen_registers[28].regs|dffe13|q~q ))) # (!\my_processor|dx1|B_in[13]~246_combout  & 
// (\my_regfile|gen_registers[24].regs|dffe13|q~q )))) # (!\my_processor|ctrl_readRegB[3]~3_combout  & (\my_processor|dx1|B_in[13]~246_combout ))

	.dataa(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datab(\my_processor|dx1|B_in[13]~246_combout ),
	.datac(\my_regfile|gen_registers[24].regs|dffe13|q~q ),
	.datad(\my_regfile|gen_registers[28].regs|dffe13|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[13]~247_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[13]~247 .lut_mask = 16'hEC64;
defparam \my_processor|dx1|B_in[13]~247 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y31_N2
cycloneive_lcell_comb \my_processor|dx1|B_in[13]~244 (
// Equation(s):
// \my_processor|dx1|B_in[13]~244_combout  = (\my_processor|ctrl_readRegB[2]~2_combout  & (((\my_regfile|gen_registers[22].regs|dffe13|q~q ) # (\my_processor|ctrl_readRegB[3]~3_combout )))) # (!\my_processor|ctrl_readRegB[2]~2_combout  & 
// (\my_regfile|gen_registers[18].regs|dffe13|q~q  & ((!\my_processor|ctrl_readRegB[3]~3_combout ))))

	.dataa(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datab(\my_regfile|gen_registers[18].regs|dffe13|q~q ),
	.datac(\my_regfile|gen_registers[22].regs|dffe13|q~q ),
	.datad(\my_processor|ctrl_readRegB[3]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[13]~244_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[13]~244 .lut_mask = 16'hAAE4;
defparam \my_processor|dx1|B_in[13]~244 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y31_N14
cycloneive_lcell_comb \my_processor|dx1|B_in[13]~245 (
// Equation(s):
// \my_processor|dx1|B_in[13]~245_combout  = (\my_processor|ctrl_readRegB[3]~3_combout  & ((\my_processor|dx1|B_in[13]~244_combout  & (\my_regfile|gen_registers[30].regs|dffe13|q~q )) # (!\my_processor|dx1|B_in[13]~244_combout  & 
// ((\my_regfile|gen_registers[26].regs|dffe13|q~q ))))) # (!\my_processor|ctrl_readRegB[3]~3_combout  & (((\my_processor|dx1|B_in[13]~244_combout ))))

	.dataa(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datab(\my_regfile|gen_registers[30].regs|dffe13|q~q ),
	.datac(\my_regfile|gen_registers[26].regs|dffe13|q~q ),
	.datad(\my_processor|dx1|B_in[13]~244_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[13]~245_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[13]~245 .lut_mask = 16'hDDA0;
defparam \my_processor|dx1|B_in[13]~245 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y31_N30
cycloneive_lcell_comb \my_processor|dx1|B_in[13]~248 (
// Equation(s):
// \my_processor|dx1|B_in[13]~248_combout  = (\my_processor|ctrl_readRegB[0]~0_combout  & (((\my_processor|ctrl_readRegB[1]~1_combout )))) # (!\my_processor|ctrl_readRegB[0]~0_combout  & ((\my_processor|ctrl_readRegB[1]~1_combout  & 
// ((\my_processor|dx1|B_in[13]~245_combout ))) # (!\my_processor|ctrl_readRegB[1]~1_combout  & (\my_processor|dx1|B_in[13]~247_combout ))))

	.dataa(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datab(\my_processor|dx1|B_in[13]~247_combout ),
	.datac(\my_processor|dx1|B_in[13]~245_combout ),
	.datad(\my_processor|ctrl_readRegB[1]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[13]~248_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[13]~248 .lut_mask = 16'hFA44;
defparam \my_processor|dx1|B_in[13]~248 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N28
cycloneive_lcell_comb \my_processor|dx1|B_in[13]~249 (
// Equation(s):
// \my_processor|dx1|B_in[13]~249_combout  = (\my_processor|ctrl_readRegB[3]~3_combout  & (((\my_regfile|gen_registers[27].regs|dffe13|q~q ) # (\my_processor|ctrl_readRegB[2]~2_combout )))) # (!\my_processor|ctrl_readRegB[3]~3_combout  & 
// (\my_regfile|gen_registers[19].regs|dffe13|q~q  & ((!\my_processor|ctrl_readRegB[2]~2_combout ))))

	.dataa(\my_regfile|gen_registers[19].regs|dffe13|q~q ),
	.datab(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datac(\my_regfile|gen_registers[27].regs|dffe13|q~q ),
	.datad(\my_processor|ctrl_readRegB[2]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[13]~249_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[13]~249 .lut_mask = 16'hCCE2;
defparam \my_processor|dx1|B_in[13]~249 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N2
cycloneive_lcell_comb \my_processor|dx1|B_in[13]~250 (
// Equation(s):
// \my_processor|dx1|B_in[13]~250_combout  = (\my_processor|dx1|B_in[13]~249_combout  & (((\my_regfile|gen_registers[31].regs|dffe13|q~q ) # (!\my_processor|ctrl_readRegB[2]~2_combout )))) # (!\my_processor|dx1|B_in[13]~249_combout  & 
// (\my_regfile|gen_registers[23].regs|dffe13|q~q  & ((\my_processor|ctrl_readRegB[2]~2_combout ))))

	.dataa(\my_processor|dx1|B_in[13]~249_combout ),
	.datab(\my_regfile|gen_registers[23].regs|dffe13|q~q ),
	.datac(\my_regfile|gen_registers[31].regs|dffe13|q~q ),
	.datad(\my_processor|ctrl_readRegB[2]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[13]~250_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[13]~250 .lut_mask = 16'hE4AA;
defparam \my_processor|dx1|B_in[13]~250 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y32_N24
cycloneive_lcell_comb \my_processor|dx1|B_in[13]~242 (
// Equation(s):
// \my_processor|dx1|B_in[13]~242_combout  = (\my_processor|ctrl_readRegB[3]~3_combout  & (((\my_regfile|gen_registers[25].regs|dffe13|q~q ) # (\my_processor|ctrl_readRegB[2]~2_combout )))) # (!\my_processor|ctrl_readRegB[3]~3_combout  & 
// (\my_regfile|gen_registers[17].regs|dffe13|q~q  & ((!\my_processor|ctrl_readRegB[2]~2_combout ))))

	.dataa(\my_regfile|gen_registers[17].regs|dffe13|q~q ),
	.datab(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datac(\my_regfile|gen_registers[25].regs|dffe13|q~q ),
	.datad(\my_processor|ctrl_readRegB[2]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[13]~242_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[13]~242 .lut_mask = 16'hCCE2;
defparam \my_processor|dx1|B_in[13]~242 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y32_N22
cycloneive_lcell_comb \my_processor|dx1|B_in[13]~243 (
// Equation(s):
// \my_processor|dx1|B_in[13]~243_combout  = (\my_processor|ctrl_readRegB[2]~2_combout  & ((\my_processor|dx1|B_in[13]~242_combout  & ((\my_regfile|gen_registers[29].regs|dffe13|q~q ))) # (!\my_processor|dx1|B_in[13]~242_combout  & 
// (\my_regfile|gen_registers[21].regs|dffe13|q~q )))) # (!\my_processor|ctrl_readRegB[2]~2_combout  & (((\my_processor|dx1|B_in[13]~242_combout ))))

	.dataa(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datab(\my_regfile|gen_registers[21].regs|dffe13|q~q ),
	.datac(\my_regfile|gen_registers[29].regs|dffe13|q~q ),
	.datad(\my_processor|dx1|B_in[13]~242_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[13]~243_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[13]~243 .lut_mask = 16'hF588;
defparam \my_processor|dx1|B_in[13]~243 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y31_N24
cycloneive_lcell_comb \my_processor|dx1|B_in[13]~251 (
// Equation(s):
// \my_processor|dx1|B_in[13]~251_combout  = (\my_processor|dx1|B_in[13]~248_combout  & ((\my_processor|dx1|B_in[13]~250_combout ) # ((!\my_processor|ctrl_readRegB[0]~0_combout )))) # (!\my_processor|dx1|B_in[13]~248_combout  & 
// (((\my_processor|dx1|B_in[13]~243_combout  & \my_processor|ctrl_readRegB[0]~0_combout ))))

	.dataa(\my_processor|dx1|B_in[13]~248_combout ),
	.datab(\my_processor|dx1|B_in[13]~250_combout ),
	.datac(\my_processor|dx1|B_in[13]~243_combout ),
	.datad(\my_processor|ctrl_readRegB[0]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[13]~251_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[13]~251 .lut_mask = 16'hD8AA;
defparam \my_processor|dx1|B_in[13]~251 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y23_N13
dffeas \my_processor|dx1|DXB|dffe13|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|DXB|dffe13|q~0_combout ),
	.asdata(\my_processor|dx1|B_in[13]~251_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\my_processor|dx1|DXB|dffe5|q~10_combout ),
	.sload(\my_processor|ctrl_readRegB[4]~4_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXB|dffe13|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXB|dffe13|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXB|dffe13|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y31_N0
cycloneive_lcell_comb \my_processor|PC_calculated[13]~63 (
// Equation(s):
// \my_processor|PC_calculated[13]~63_combout  = (\my_processor|flush~1_combout  & (((\my_processor|PC|dffe26|q~0_combout )))) # (!\my_processor|flush~1_combout  & ((\my_processor|PC|dffe26|q~0_combout  & (\my_processor|dx1|DXB|dffe13|q~q )) # 
// (!\my_processor|PC|dffe26|q~0_combout  & ((\my_processor|dx1|DXIR|dffe13|q~q )))))

	.dataa(\my_processor|dx1|DXB|dffe13|q~q ),
	.datab(\my_processor|dx1|DXIR|dffe13|q~q ),
	.datac(\my_processor|flush~1_combout ),
	.datad(\my_processor|PC|dffe26|q~0_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[13]~63_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[13]~63 .lut_mask = 16'hFA0C;
defparam \my_processor|PC_calculated[13]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y31_N2
cycloneive_lcell_comb \my_processor|PC_calculated[13]~64 (
// Equation(s):
// \my_processor|PC_calculated[13]~64_combout  = (\my_processor|flush~1_combout  & ((\my_processor|PC_calculated[13]~63_combout  & (\my_processor|PCadder_branch|eba_1|xor_sum5~combout )) # (!\my_processor|PC_calculated[13]~63_combout  & 
// ((\my_processor|dx1|FDPC|dffe13|q~q ))))) # (!\my_processor|flush~1_combout  & (((\my_processor|PC_calculated[13]~63_combout ))))

	.dataa(\my_processor|PCadder_branch|eba_1|xor_sum5~combout ),
	.datab(\my_processor|flush~1_combout ),
	.datac(\my_processor|dx1|FDPC|dffe13|q~q ),
	.datad(\my_processor|PC_calculated[13]~63_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[13]~64_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[13]~64 .lut_mask = 16'hBBC0;
defparam \my_processor|PC_calculated[13]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y31_N28
cycloneive_lcell_comb \my_processor|PC_calculated[13]~123 (
// Equation(s):
// \my_processor|PC_calculated[13]~123_combout  = (\my_processor|flush~0_combout  & ((\my_processor|flush~1_combout  & (\my_processor|PCadder|eba_1|xor_sum5~combout )) # (!\my_processor|flush~1_combout  & ((\my_processor|PC_calculated[13]~64_combout ))))) # 
// (!\my_processor|flush~0_combout  & (((\my_processor|PC_calculated[13]~64_combout ))))

	.dataa(\my_processor|flush~0_combout ),
	.datab(\my_processor|flush~1_combout ),
	.datac(\my_processor|PCadder|eba_1|xor_sum5~combout ),
	.datad(\my_processor|PC_calculated[13]~64_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[13]~123_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[13]~123 .lut_mask = 16'hF780;
defparam \my_processor|PC_calculated[13]~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y31_N29
dffeas \my_processor|PC|dffe13|q (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\my_processor|PC_calculated[13]~123_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|PC|dffe13|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|PC|dffe13|q .is_wysiwyg = "true";
defparam \my_processor|PC|dffe13|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y31_N6
cycloneive_lcell_comb \my_processor|PCadder|eba_1|andc5 (
// Equation(s):
// \my_processor|PCadder|eba_1|andc5~combout  = (\my_processor|PC|dffe12|q~q  & (\my_processor|PC|dffe11|q~q  & (\my_processor|PCadder|eba_1|andc2~combout  & \my_processor|PC|dffe13|q~q )))

	.dataa(\my_processor|PC|dffe12|q~q ),
	.datab(\my_processor|PC|dffe11|q~q ),
	.datac(\my_processor|PCadder|eba_1|andc2~combout ),
	.datad(\my_processor|PC|dffe13|q~q ),
	.cin(gnd),
	.combout(\my_processor|PCadder|eba_1|andc5~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder|eba_1|andc5 .lut_mask = 16'h8000;
defparam \my_processor|PCadder|eba_1|andc5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y31_N6
cycloneive_lcell_comb \my_processor|PCadder_branch|eba_1|xor_sum6~0 (
// Equation(s):
// \my_processor|PCadder_branch|eba_1|xor_sum6~0_combout  = \my_processor|dx1|DXIR|dffe14|q~q  $ (\my_processor|dx1|FDPC|dffe14|q~q  $ (\my_processor|PCadder_branch|eba_1|orc5~0_combout ))

	.dataa(\my_processor|dx1|DXIR|dffe14|q~q ),
	.datab(gnd),
	.datac(\my_processor|dx1|FDPC|dffe14|q~q ),
	.datad(\my_processor|PCadder_branch|eba_1|orc5~0_combout ),
	.cin(gnd),
	.combout(\my_processor|PCadder_branch|eba_1|xor_sum6~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder_branch|eba_1|xor_sum6~0 .lut_mask = 16'hA55A;
defparam \my_processor|PCadder_branch|eba_1|xor_sum6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y31_N16
cycloneive_lcell_comb \my_processor|PC_calculated[14]~65 (
// Equation(s):
// \my_processor|PC_calculated[14]~65_combout  = (\my_processor|PC|dffe26|q~0_combout  & (((\my_processor|flush~1_combout )))) # (!\my_processor|PC|dffe26|q~0_combout  & ((\my_processor|flush~1_combout  & ((\my_processor|dx1|FDPC|dffe14|q~q ))) # 
// (!\my_processor|flush~1_combout  & (\my_processor|dx1|DXIR|dffe14|q~q ))))

	.dataa(\my_processor|dx1|DXIR|dffe14|q~q ),
	.datab(\my_processor|dx1|FDPC|dffe14|q~q ),
	.datac(\my_processor|PC|dffe26|q~0_combout ),
	.datad(\my_processor|flush~1_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[14]~65_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[14]~65 .lut_mask = 16'hFC0A;
defparam \my_processor|PC_calculated[14]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y31_N20
cycloneive_lcell_comb \my_processor|PC_calculated[14]~66 (
// Equation(s):
// \my_processor|PC_calculated[14]~66_combout  = (\my_processor|PC|dffe26|q~0_combout  & ((\my_processor|PC_calculated[14]~65_combout  & (\my_processor|PCadder_branch|eba_1|xor_sum6~0_combout )) # (!\my_processor|PC_calculated[14]~65_combout  & 
// ((\my_processor|dx1|DXB|dffe14|q~q ))))) # (!\my_processor|PC|dffe26|q~0_combout  & (((\my_processor|PC_calculated[14]~65_combout ))))

	.dataa(\my_processor|PCadder_branch|eba_1|xor_sum6~0_combout ),
	.datab(\my_processor|dx1|DXB|dffe14|q~q ),
	.datac(\my_processor|PC|dffe26|q~0_combout ),
	.datad(\my_processor|PC_calculated[14]~65_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[14]~66_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[14]~66 .lut_mask = 16'hAFC0;
defparam \my_processor|PC_calculated[14]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y31_N0
cycloneive_lcell_comb \my_processor|PC_calculated[14]~67 (
// Equation(s):
// \my_processor|PC_calculated[14]~67_combout  = (\my_processor|flush~2_combout  & (\my_processor|PCadder|eba_1|andc5~combout  $ ((\my_processor|PC|dffe14|q~q )))) # (!\my_processor|flush~2_combout  & (((\my_processor|PC_calculated[14]~66_combout ))))

	.dataa(\my_processor|PCadder|eba_1|andc5~combout ),
	.datab(\my_processor|flush~2_combout ),
	.datac(\my_processor|PC|dffe14|q~q ),
	.datad(\my_processor|PC_calculated[14]~66_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[14]~67_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[14]~67 .lut_mask = 16'h7B48;
defparam \my_processor|PC_calculated[14]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y31_N1
dffeas \my_processor|PC|dffe14|q (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\my_processor|PC_calculated[14]~67_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|PC|dffe14|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|PC|dffe14|q .is_wysiwyg = "true";
defparam \my_processor|PC|dffe14|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y31_N18
cycloneive_lcell_comb \my_processor|PCadder|eba_1|xor_sum7 (
// Equation(s):
// \my_processor|PCadder|eba_1|xor_sum7~combout  = \my_processor|PC|dffe15|q~q  $ (((\my_processor|PC|dffe14|q~q  & \my_processor|PCadder|eba_1|andc5~combout )))

	.dataa(gnd),
	.datab(\my_processor|PC|dffe14|q~q ),
	.datac(\my_processor|PC|dffe15|q~q ),
	.datad(\my_processor|PCadder|eba_1|andc5~combout ),
	.cin(gnd),
	.combout(\my_processor|PCadder|eba_1|xor_sum7~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder|eba_1|xor_sum7 .lut_mask = 16'h3CF0;
defparam \my_processor|PCadder|eba_1|xor_sum7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y31_N10
cycloneive_lcell_comb \my_processor|PCadder_branch|eba_1|xor_sum7 (
// Equation(s):
// \my_processor|PCadder_branch|eba_1|xor_sum7~combout  = \my_processor|dx1|DXIR|dffe15|q~q  $ (\my_processor|dx1|FDPC|dffe15|q~q  $ (((\my_processor|PCadder_branch|eba_1|orc6~0_combout ) # (\my_processor|PCadder_branch|eba_1|orc6~1_combout ))))

	.dataa(\my_processor|dx1|DXIR|dffe15|q~q ),
	.datab(\my_processor|PCadder_branch|eba_1|orc6~0_combout ),
	.datac(\my_processor|dx1|FDPC|dffe15|q~q ),
	.datad(\my_processor|PCadder_branch|eba_1|orc6~1_combout ),
	.cin(gnd),
	.combout(\my_processor|PCadder_branch|eba_1|xor_sum7~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder_branch|eba_1|xor_sum7 .lut_mask = 16'hA596;
defparam \my_processor|PCadder_branch|eba_1|xor_sum7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y31_N12
cycloneive_lcell_comb \my_processor|PC_calculated[15]~68 (
// Equation(s):
// \my_processor|PC_calculated[15]~68_combout  = (\my_processor|PC|dffe26|q~0_combout  & (((\my_processor|dx1|DXB|dffe15|q~q ) # (\my_processor|flush~1_combout )))) # (!\my_processor|PC|dffe26|q~0_combout  & (\my_processor|dx1|DXIR|dffe15|q~q  & 
// ((!\my_processor|flush~1_combout ))))

	.dataa(\my_processor|dx1|DXIR|dffe15|q~q ),
	.datab(\my_processor|dx1|DXB|dffe15|q~q ),
	.datac(\my_processor|PC|dffe26|q~0_combout ),
	.datad(\my_processor|flush~1_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[15]~68_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[15]~68 .lut_mask = 16'hF0CA;
defparam \my_processor|PC_calculated[15]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y31_N8
cycloneive_lcell_comb \my_processor|PC_calculated[15]~69 (
// Equation(s):
// \my_processor|PC_calculated[15]~69_combout  = (\my_processor|flush~1_combout  & ((\my_processor|PC_calculated[15]~68_combout  & (\my_processor|PCadder_branch|eba_1|xor_sum7~combout )) # (!\my_processor|PC_calculated[15]~68_combout  & 
// ((\my_processor|dx1|FDPC|dffe15|q~q ))))) # (!\my_processor|flush~1_combout  & (((\my_processor|PC_calculated[15]~68_combout ))))

	.dataa(\my_processor|PCadder_branch|eba_1|xor_sum7~combout ),
	.datab(\my_processor|dx1|FDPC|dffe15|q~q ),
	.datac(\my_processor|flush~1_combout ),
	.datad(\my_processor|PC_calculated[15]~68_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[15]~69_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[15]~69 .lut_mask = 16'hAFC0;
defparam \my_processor|PC_calculated[15]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y31_N26
cycloneive_lcell_comb \my_processor|PC_calculated[15]~124 (
// Equation(s):
// \my_processor|PC_calculated[15]~124_combout  = (\my_processor|flush~1_combout  & ((\my_processor|flush~0_combout  & (\my_processor|PCadder|eba_1|xor_sum7~combout )) # (!\my_processor|flush~0_combout  & ((\my_processor|PC_calculated[15]~69_combout ))))) # 
// (!\my_processor|flush~1_combout  & (((\my_processor|PC_calculated[15]~69_combout ))))

	.dataa(\my_processor|flush~1_combout ),
	.datab(\my_processor|PCadder|eba_1|xor_sum7~combout ),
	.datac(\my_processor|PC_calculated[15]~69_combout ),
	.datad(\my_processor|flush~0_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[15]~124_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[15]~124 .lut_mask = 16'hD8F0;
defparam \my_processor|PC_calculated[15]~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y31_N27
dffeas \my_processor|PC|dffe15|q (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\my_processor|PC_calculated[15]~124_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|PC|dffe15|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|PC|dffe15|q .is_wysiwyg = "true";
defparam \my_processor|PC|dffe15|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y31_N14
cycloneive_lcell_comb \my_processor|PCadder|eba_2|andc0 (
// Equation(s):
// \my_processor|PCadder|eba_2|andc0~combout  = (\my_processor|PC|dffe15|q~q  & (\my_processor|PC|dffe14|q~q  & (\my_processor|PC|dffe16|q~q  & \my_processor|PCadder|eba_1|andc5~combout )))

	.dataa(\my_processor|PC|dffe15|q~q ),
	.datab(\my_processor|PC|dffe14|q~q ),
	.datac(\my_processor|PC|dffe16|q~q ),
	.datad(\my_processor|PCadder|eba_1|andc5~combout ),
	.cin(gnd),
	.combout(\my_processor|PCadder|eba_2|andc0~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder|eba_2|andc0 .lut_mask = 16'h8000;
defparam \my_processor|PCadder|eba_2|andc0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N0
cycloneive_lcell_comb \my_processor|PCadder|eba_2|xor_sum2 (
// Equation(s):
// \my_processor|PCadder|eba_2|xor_sum2~combout  = \my_processor|PC|dffe18|q~q  $ (((\my_processor|PCadder|eba_2|andc0~combout  & \my_processor|PC|dffe17|q~q )))

	.dataa(\my_processor|PC|dffe18|q~q ),
	.datab(\my_processor|PCadder|eba_2|andc0~combout ),
	.datac(\my_processor|PC|dffe17|q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|PCadder|eba_2|xor_sum2~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder|eba_2|xor_sum2 .lut_mask = 16'h6A6A;
defparam \my_processor|PCadder|eba_2|xor_sum2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N6
cycloneive_lcell_comb \my_processor|PCadder_branch|eba_2|xor_sum2~0 (
// Equation(s):
// \my_processor|PCadder_branch|eba_2|xor_sum2~0_combout  = \my_processor|dx1|FDPC|dffe18|q~q  $ (\my_processor|dx1|DXIR|dffe16|q~q  $ (\my_processor|PCadder_branch|eba_2|orc1~0_combout ))

	.dataa(\my_processor|dx1|FDPC|dffe18|q~q ),
	.datab(\my_processor|dx1|DXIR|dffe16|q~q ),
	.datac(gnd),
	.datad(\my_processor|PCadder_branch|eba_2|orc1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|PCadder_branch|eba_2|xor_sum2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder_branch|eba_2|xor_sum2~0 .lut_mask = 16'h9966;
defparam \my_processor|PCadder_branch|eba_2|xor_sum2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N30
cycloneive_lcell_comb \my_processor|PC_calculated[18]~75 (
// Equation(s):
// \my_processor|PC_calculated[18]~75_combout  = (\my_processor|flush~1_combout  & ((\my_processor|dx1|FDPC|dffe18|q~q ) # ((\my_processor|PC|dffe26|q~0_combout )))) # (!\my_processor|flush~1_combout  & (((\my_processor|dx1|DXIR|dffe18|q~q  & 
// !\my_processor|PC|dffe26|q~0_combout ))))

	.dataa(\my_processor|dx1|FDPC|dffe18|q~q ),
	.datab(\my_processor|dx1|DXIR|dffe18|q~q ),
	.datac(\my_processor|flush~1_combout ),
	.datad(\my_processor|PC|dffe26|q~0_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[18]~75_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[18]~75 .lut_mask = 16'hF0AC;
defparam \my_processor|PC_calculated[18]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N18
cycloneive_lcell_comb \my_processor|PC_calculated[18]~76 (
// Equation(s):
// \my_processor|PC_calculated[18]~76_combout  = (\my_processor|PC_calculated[18]~75_combout  & ((\my_processor|PCadder_branch|eba_2|xor_sum2~0_combout ) # ((!\my_processor|PC|dffe26|q~0_combout )))) # (!\my_processor|PC_calculated[18]~75_combout  & 
// (((\my_processor|dx1|DXB|dffe18|q~q  & \my_processor|PC|dffe26|q~0_combout ))))

	.dataa(\my_processor|PCadder_branch|eba_2|xor_sum2~0_combout ),
	.datab(\my_processor|dx1|DXB|dffe18|q~q ),
	.datac(\my_processor|PC_calculated[18]~75_combout ),
	.datad(\my_processor|PC|dffe26|q~0_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[18]~76_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[18]~76 .lut_mask = 16'hACF0;
defparam \my_processor|PC_calculated[18]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N22
cycloneive_lcell_comb \my_processor|PC_calculated[18]~126 (
// Equation(s):
// \my_processor|PC_calculated[18]~126_combout  = (\my_processor|flush~1_combout  & ((\my_processor|flush~0_combout  & (\my_processor|PCadder|eba_2|xor_sum2~combout )) # (!\my_processor|flush~0_combout  & ((\my_processor|PC_calculated[18]~76_combout ))))) # 
// (!\my_processor|flush~1_combout  & (((\my_processor|PC_calculated[18]~76_combout ))))

	.dataa(\my_processor|flush~1_combout ),
	.datab(\my_processor|PCadder|eba_2|xor_sum2~combout ),
	.datac(\my_processor|flush~0_combout ),
	.datad(\my_processor|PC_calculated[18]~76_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[18]~126_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[18]~126 .lut_mask = 16'hDF80;
defparam \my_processor|PC_calculated[18]~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y29_N23
dffeas \my_processor|PC|dffe18|q (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\my_processor|PC_calculated[18]~126_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|PC|dffe18|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|PC|dffe18|q .is_wysiwyg = "true";
defparam \my_processor|PC|dffe18|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y33_N16
cycloneive_lcell_comb \my_processor|PC_in_FD[18]~18 (
// Equation(s):
// \my_processor|PC_in_FD[18]~18_combout  = (\my_processor|flush~1_combout  & (\my_processor|PC|dffe18|q~q  & \my_processor|flush~0_combout ))

	.dataa(\my_processor|flush~1_combout ),
	.datab(\my_processor|PC|dffe18|q~q ),
	.datac(\my_processor|flush~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|PC_in_FD[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_in_FD[18]~18 .lut_mask = 16'h8080;
defparam \my_processor|PC_in_FD[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y33_N17
dffeas \my_processor|PC_FD1|dffe18|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|PC_in_FD[18]~18_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|PC_FD1|dffe18|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|PC_FD1|dffe18|q .is_wysiwyg = "true";
defparam \my_processor|PC_FD1|dffe18|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y33_N8
cycloneive_lcell_comb \my_processor|dx1|PC_in[18]~18 (
// Equation(s):
// \my_processor|dx1|PC_in[18]~18_combout  = (\my_processor|flush~1_combout  & (\my_processor|flush~0_combout  & \my_processor|PC_FD1|dffe18|q~q ))

	.dataa(\my_processor|flush~1_combout ),
	.datab(gnd),
	.datac(\my_processor|flush~0_combout ),
	.datad(\my_processor|PC_FD1|dffe18|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|PC_in[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|PC_in[18]~18 .lut_mask = 16'hA000;
defparam \my_processor|dx1|PC_in[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y33_N9
dffeas \my_processor|dx1|FDPC|dffe18|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|PC_in[18]~18_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|FDPC|dffe18|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|FDPC|dffe18|q .is_wysiwyg = "true";
defparam \my_processor|dx1|FDPC|dffe18|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N8
cycloneive_lcell_comb \my_processor|xm1|xmoldp|dffe18|q~feeder (
// Equation(s):
// \my_processor|xm1|xmoldp|dffe18|q~feeder_combout  = \my_processor|dx1|FDPC|dffe18|q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|dx1|FDPC|dffe18|q~q ),
	.cin(gnd),
	.combout(\my_processor|xm1|xmoldp|dffe18|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|xm1|xmoldp|dffe18|q~feeder .lut_mask = 16'hFF00;
defparam \my_processor|xm1|xmoldp|dffe18|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y30_N9
dffeas \my_processor|xm1|xmoldp|dffe18|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|xm1|xmoldp|dffe18|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|xmoldp|dffe18|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|xmoldp|dffe18|q .is_wysiwyg = "true";
defparam \my_processor|xm1|xmoldp|dffe18|q .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y30_N29
dffeas \my_processor|mw1|MW_oldPC|dffe18|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|xm1|xmoldp|dffe18|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MW_oldPC|dffe18|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MW_oldPC|dffe18|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MW_oldPC|dffe18|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N2
cycloneive_lcell_comb \my_processor|mw1|MWmem|dffe18|q~feeder (
// Equation(s):
// \my_processor|mw1|MWmem|dffe18|q~feeder_combout  = \my_dmem|altsyncram_component|auto_generated|q_a [18]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\my_processor|mw1|MWmem|dffe18|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mw1|MWmem|dffe18|q~feeder .lut_mask = 16'hFF00;
defparam \my_processor|mw1|MWmem|dffe18|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y30_N3
dffeas \my_processor|mw1|MWmem|dffe18|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|mw1|MWmem|dffe18|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MWmem|dffe18|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MWmem|dffe18|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MWmem|dffe18|q .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y30_N7
dffeas \my_processor|mw1|MWout|dffe18|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|xm1|XMoutput|dffe18|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MWout|dffe18|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MWout|dffe18|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MWout|dffe18|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N6
cycloneive_lcell_comb \my_processor|WM_bypass_data[18]~36 (
// Equation(s):
// \my_processor|WM_bypass_data[18]~36_combout  = (!\my_processor|mw1|MWctrl|dffe18|q~q  & ((\my_processor|mw1|MWctrl|dffe16|q~q  & (\my_processor|mw1|MWmem|dffe18|q~q )) # (!\my_processor|mw1|MWctrl|dffe16|q~q  & ((\my_processor|mw1|MWout|dffe18|q~q )))))

	.dataa(\my_processor|mw1|MWctrl|dffe16|q~q ),
	.datab(\my_processor|mw1|MWmem|dffe18|q~q ),
	.datac(\my_processor|mw1|MWout|dffe18|q~q ),
	.datad(\my_processor|mw1|MWctrl|dffe18|q~q ),
	.cin(gnd),
	.combout(\my_processor|WM_bypass_data[18]~36_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|WM_bypass_data[18]~36 .lut_mask = 16'h00D8;
defparam \my_processor|WM_bypass_data[18]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N28
cycloneive_lcell_comb \my_processor|WM_bypass_data[18]~37 (
// Equation(s):
// \my_processor|WM_bypass_data[18]~37_combout  = (\my_processor|WM_bypass_data[18]~36_combout ) # ((\my_processor|mw1|MWctrl|dffe18|q~q  & \my_processor|mw1|MW_oldPC|dffe18|q~q ))

	.dataa(\my_processor|mw1|MWctrl|dffe18|q~q ),
	.datab(gnd),
	.datac(\my_processor|mw1|MW_oldPC|dffe18|q~q ),
	.datad(\my_processor|WM_bypass_data[18]~36_combout ),
	.cin(gnd),
	.combout(\my_processor|WM_bypass_data[18]~37_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|WM_bypass_data[18]~37 .lut_mask = 16'hFFA0;
defparam \my_processor|WM_bypass_data[18]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y23_N31
dffeas \my_regfile|gen_registers[4].regs|dffe18|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[18]~37_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[4].regs|dffe18|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[4].regs|dffe18|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[4].regs|dffe18|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N20
cycloneive_lcell_comb \my_processor|dx1|B_in[18]~324 (
// Equation(s):
// \my_processor|dx1|B_in[18]~324_combout  = (\my_processor|ctrl_readRegB[0]~0_combout  & (((\my_processor|ctrl_readRegB[1]~1_combout )))) # (!\my_processor|ctrl_readRegB[0]~0_combout  & ((\my_processor|ctrl_readRegB[1]~1_combout  & 
// ((\my_regfile|gen_registers[6].regs|dffe18|q~q ))) # (!\my_processor|ctrl_readRegB[1]~1_combout  & (\my_regfile|gen_registers[4].regs|dffe18|q~q ))))

	.dataa(\my_regfile|gen_registers[4].regs|dffe18|q~q ),
	.datab(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datac(\my_regfile|gen_registers[6].regs|dffe18|q~q ),
	.datad(\my_processor|ctrl_readRegB[1]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[18]~324_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[18]~324 .lut_mask = 16'hFC22;
defparam \my_processor|dx1|B_in[18]~324 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N0
cycloneive_lcell_comb \my_processor|dx1|B_in[18]~325 (
// Equation(s):
// \my_processor|dx1|B_in[18]~325_combout  = (\my_processor|dx1|B_in[18]~324_combout  & (((\my_regfile|gen_registers[7].regs|dffe18|q~q )) # (!\my_processor|ctrl_readRegB[0]~0_combout ))) # (!\my_processor|dx1|B_in[18]~324_combout  & 
// (\my_processor|ctrl_readRegB[0]~0_combout  & (\my_regfile|gen_registers[5].regs|dffe18|q~q )))

	.dataa(\my_processor|dx1|B_in[18]~324_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datac(\my_regfile|gen_registers[5].regs|dffe18|q~q ),
	.datad(\my_regfile|gen_registers[7].regs|dffe18|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[18]~325_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[18]~325 .lut_mask = 16'hEA62;
defparam \my_processor|dx1|B_in[18]~325 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N28
cycloneive_lcell_comb \my_processor|dx1|B_in[18]~327 (
// Equation(s):
// \my_processor|dx1|B_in[18]~327_combout  = (\my_processor|ctrl_readRegB[1]~1_combout  & (((\my_processor|ctrl_readRegB[0]~0_combout )))) # (!\my_processor|ctrl_readRegB[1]~1_combout  & ((\my_processor|ctrl_readRegB[0]~0_combout  & 
// ((\my_regfile|gen_registers[9].regs|dffe18|q~q ))) # (!\my_processor|ctrl_readRegB[0]~0_combout  & (\my_regfile|gen_registers[8].regs|dffe18|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datab(\my_regfile|gen_registers[8].regs|dffe18|q~q ),
	.datac(\my_regfile|gen_registers[9].regs|dffe18|q~q ),
	.datad(\my_processor|ctrl_readRegB[0]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[18]~327_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[18]~327 .lut_mask = 16'hFA44;
defparam \my_processor|dx1|B_in[18]~327 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N26
cycloneive_lcell_comb \my_processor|dx1|B_in[18]~328 (
// Equation(s):
// \my_processor|dx1|B_in[18]~328_combout  = (\my_processor|ctrl_readRegB[1]~1_combout  & ((\my_processor|dx1|B_in[18]~327_combout  & ((\my_regfile|gen_registers[11].regs|dffe18|q~q ))) # (!\my_processor|dx1|B_in[18]~327_combout  & 
// (\my_regfile|gen_registers[10].regs|dffe18|q~q )))) # (!\my_processor|ctrl_readRegB[1]~1_combout  & (\my_processor|dx1|B_in[18]~327_combout ))

	.dataa(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datab(\my_processor|dx1|B_in[18]~327_combout ),
	.datac(\my_regfile|gen_registers[10].regs|dffe18|q~q ),
	.datad(\my_regfile|gen_registers[11].regs|dffe18|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[18]~328_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[18]~328 .lut_mask = 16'hEC64;
defparam \my_processor|dx1|B_in[18]~328 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N16
cycloneive_lcell_comb \my_processor|dx1|B_in[18]~326 (
// Equation(s):
// \my_processor|dx1|B_in[18]~326_combout  = (\my_processor|dx1|DXB|dffe5|q~11_combout  & (\my_processor|dx1|DXB|dffe5|q~9_combout )) # (!\my_processor|dx1|DXB|dffe5|q~11_combout  & ((\my_processor|dx1|DXB|dffe5|q~9_combout  & 
// (\my_regfile|gen_registers[3].regs|dffe18|q~q )) # (!\my_processor|dx1|DXB|dffe5|q~9_combout  & ((\my_regfile|gen_registers[2].regs|dffe18|q~q )))))

	.dataa(\my_processor|dx1|DXB|dffe5|q~11_combout ),
	.datab(\my_processor|dx1|DXB|dffe5|q~9_combout ),
	.datac(\my_regfile|gen_registers[3].regs|dffe18|q~q ),
	.datad(\my_regfile|gen_registers[2].regs|dffe18|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[18]~326_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[18]~326 .lut_mask = 16'hD9C8;
defparam \my_processor|dx1|B_in[18]~326 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N18
cycloneive_lcell_comb \my_processor|dx1|B_in[18]~329 (
// Equation(s):
// \my_processor|dx1|B_in[18]~329_combout  = (\my_processor|dx1|DXB|dffe5|q~11_combout  & ((\my_processor|dx1|B_in[18]~326_combout  & ((\my_processor|dx1|B_in[18]~328_combout ))) # (!\my_processor|dx1|B_in[18]~326_combout  & 
// (\my_processor|dx1|B_in[18]~325_combout )))) # (!\my_processor|dx1|DXB|dffe5|q~11_combout  & (((\my_processor|dx1|B_in[18]~326_combout ))))

	.dataa(\my_processor|dx1|DXB|dffe5|q~11_combout ),
	.datab(\my_processor|dx1|B_in[18]~325_combout ),
	.datac(\my_processor|dx1|B_in[18]~328_combout ),
	.datad(\my_processor|dx1|B_in[18]~326_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[18]~329_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[18]~329 .lut_mask = 16'hF588;
defparam \my_processor|dx1|B_in[18]~329 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N10
cycloneive_lcell_comb \my_processor|dx1|B_in[18]~330 (
// Equation(s):
// \my_processor|dx1|B_in[18]~330_combout  = (\my_processor|ctrl_readRegB[0]~0_combout  & (((\my_processor|ctrl_readRegB[1]~1_combout )))) # (!\my_processor|ctrl_readRegB[0]~0_combout  & ((\my_processor|ctrl_readRegB[1]~1_combout  & 
// ((\my_regfile|gen_registers[14].regs|dffe18|q~q ))) # (!\my_processor|ctrl_readRegB[1]~1_combout  & (\my_regfile|gen_registers[12].regs|dffe18|q~q ))))

	.dataa(\my_regfile|gen_registers[12].regs|dffe18|q~q ),
	.datab(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datac(\my_regfile|gen_registers[14].regs|dffe18|q~q ),
	.datad(\my_processor|ctrl_readRegB[1]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[18]~330_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[18]~330 .lut_mask = 16'hFC22;
defparam \my_processor|dx1|B_in[18]~330 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N16
cycloneive_lcell_comb \my_processor|dx1|B_in[18]~331 (
// Equation(s):
// \my_processor|dx1|B_in[18]~331_combout  = (\my_processor|dx1|B_in[18]~330_combout  & (((\my_regfile|gen_registers[15].regs|dffe18|q~q )) # (!\my_processor|ctrl_readRegB[0]~0_combout ))) # (!\my_processor|dx1|B_in[18]~330_combout  & 
// (\my_processor|ctrl_readRegB[0]~0_combout  & (\my_regfile|gen_registers[13].regs|dffe18|q~q )))

	.dataa(\my_processor|dx1|B_in[18]~330_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datac(\my_regfile|gen_registers[13].regs|dffe18|q~q ),
	.datad(\my_regfile|gen_registers[15].regs|dffe18|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[18]~331_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[18]~331 .lut_mask = 16'hEA62;
defparam \my_processor|dx1|B_in[18]~331 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N14
cycloneive_lcell_comb \my_processor|dx1|DXB|dffe18|q~0 (
// Equation(s):
// \my_processor|dx1|DXB|dffe18|q~0_combout  = (\my_processor|dx1|DXB|dffe5|q~12_combout  & ((\my_processor|dx1|B_in[18]~331_combout ))) # (!\my_processor|dx1|DXB|dffe5|q~12_combout  & (\my_processor|dx1|B_in[18]~329_combout ))

	.dataa(\my_processor|dx1|DXB|dffe5|q~12_combout ),
	.datab(\my_processor|dx1|B_in[18]~329_combout ),
	.datac(gnd),
	.datad(\my_processor|dx1|B_in[18]~331_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|DXB|dffe18|q~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|DXB|dffe18|q~0 .lut_mask = 16'hEE44;
defparam \my_processor|dx1|DXB|dffe18|q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y28_N12
cycloneive_lcell_comb \my_processor|dx1|B_in[18]~339 (
// Equation(s):
// \my_processor|dx1|B_in[18]~339_combout  = (\my_processor|ctrl_readRegB[2]~2_combout  & (((\my_processor|ctrl_readRegB[3]~3_combout )))) # (!\my_processor|ctrl_readRegB[2]~2_combout  & ((\my_processor|ctrl_readRegB[3]~3_combout  & 
// ((\my_regfile|gen_registers[27].regs|dffe18|q~q ))) # (!\my_processor|ctrl_readRegB[3]~3_combout  & (\my_regfile|gen_registers[19].regs|dffe18|q~q ))))

	.dataa(\my_regfile|gen_registers[19].regs|dffe18|q~q ),
	.datab(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datac(\my_regfile|gen_registers[27].regs|dffe18|q~q ),
	.datad(\my_processor|ctrl_readRegB[3]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[18]~339_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[18]~339 .lut_mask = 16'hFC22;
defparam \my_processor|dx1|B_in[18]~339 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N30
cycloneive_lcell_comb \my_processor|dx1|B_in[18]~340 (
// Equation(s):
// \my_processor|dx1|B_in[18]~340_combout  = (\my_processor|ctrl_readRegB[2]~2_combout  & ((\my_processor|dx1|B_in[18]~339_combout  & (\my_regfile|gen_registers[31].regs|dffe18|q~q )) # (!\my_processor|dx1|B_in[18]~339_combout  & 
// ((\my_regfile|gen_registers[23].regs|dffe18|q~q ))))) # (!\my_processor|ctrl_readRegB[2]~2_combout  & (((\my_processor|dx1|B_in[18]~339_combout ))))

	.dataa(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datab(\my_regfile|gen_registers[31].regs|dffe18|q~q ),
	.datac(\my_regfile|gen_registers[23].regs|dffe18|q~q ),
	.datad(\my_processor|dx1|B_in[18]~339_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[18]~340_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[18]~340 .lut_mask = 16'hDDA0;
defparam \my_processor|dx1|B_in[18]~340 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y32_N4
cycloneive_lcell_comb \my_processor|dx1|B_in[18]~334 (
// Equation(s):
// \my_processor|dx1|B_in[18]~334_combout  = (\my_processor|ctrl_readRegB[2]~2_combout  & (\my_processor|ctrl_readRegB[3]~3_combout )) # (!\my_processor|ctrl_readRegB[2]~2_combout  & ((\my_processor|ctrl_readRegB[3]~3_combout  & 
// (\my_regfile|gen_registers[25].regs|dffe18|q~q )) # (!\my_processor|ctrl_readRegB[3]~3_combout  & ((\my_regfile|gen_registers[17].regs|dffe18|q~q )))))

	.dataa(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datab(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datac(\my_regfile|gen_registers[25].regs|dffe18|q~q ),
	.datad(\my_regfile|gen_registers[17].regs|dffe18|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[18]~334_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[18]~334 .lut_mask = 16'hD9C8;
defparam \my_processor|dx1|B_in[18]~334 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y32_N18
cycloneive_lcell_comb \my_processor|dx1|B_in[18]~335 (
// Equation(s):
// \my_processor|dx1|B_in[18]~335_combout  = (\my_processor|dx1|B_in[18]~334_combout  & ((\my_regfile|gen_registers[29].regs|dffe18|q~q ) # ((!\my_processor|ctrl_readRegB[2]~2_combout )))) # (!\my_processor|dx1|B_in[18]~334_combout  & 
// (((\my_regfile|gen_registers[21].regs|dffe18|q~q  & \my_processor|ctrl_readRegB[2]~2_combout ))))

	.dataa(\my_regfile|gen_registers[29].regs|dffe18|q~q ),
	.datab(\my_processor|dx1|B_in[18]~334_combout ),
	.datac(\my_regfile|gen_registers[21].regs|dffe18|q~q ),
	.datad(\my_processor|ctrl_readRegB[2]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[18]~335_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[18]~335 .lut_mask = 16'hB8CC;
defparam \my_processor|dx1|B_in[18]~335 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N10
cycloneive_lcell_comb \my_processor|dx1|B_in[18]~336 (
// Equation(s):
// \my_processor|dx1|B_in[18]~336_combout  = (\my_processor|ctrl_readRegB[2]~2_combout  & ((\my_processor|ctrl_readRegB[3]~3_combout ) # ((\my_regfile|gen_registers[20].regs|dffe18|q~q )))) # (!\my_processor|ctrl_readRegB[2]~2_combout  & 
// (!\my_processor|ctrl_readRegB[3]~3_combout  & ((\my_regfile|gen_registers[16].regs|dffe18|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datab(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datac(\my_regfile|gen_registers[20].regs|dffe18|q~q ),
	.datad(\my_regfile|gen_registers[16].regs|dffe18|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[18]~336_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[18]~336 .lut_mask = 16'hB9A8;
defparam \my_processor|dx1|B_in[18]~336 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N0
cycloneive_lcell_comb \my_processor|dx1|B_in[18]~337 (
// Equation(s):
// \my_processor|dx1|B_in[18]~337_combout  = (\my_processor|dx1|B_in[18]~336_combout  & ((\my_regfile|gen_registers[28].regs|dffe18|q~q ) # ((!\my_processor|ctrl_readRegB[3]~3_combout )))) # (!\my_processor|dx1|B_in[18]~336_combout  & 
// (((\my_regfile|gen_registers[24].regs|dffe18|q~q  & \my_processor|ctrl_readRegB[3]~3_combout ))))

	.dataa(\my_processor|dx1|B_in[18]~336_combout ),
	.datab(\my_regfile|gen_registers[28].regs|dffe18|q~q ),
	.datac(\my_regfile|gen_registers[24].regs|dffe18|q~q ),
	.datad(\my_processor|ctrl_readRegB[3]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[18]~337_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[18]~337 .lut_mask = 16'hD8AA;
defparam \my_processor|dx1|B_in[18]~337 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N28
cycloneive_lcell_comb \my_processor|dx1|B_in[18]~338 (
// Equation(s):
// \my_processor|dx1|B_in[18]~338_combout  = (\my_processor|ctrl_readRegB[0]~0_combout  & ((\my_processor|dx1|B_in[18]~335_combout ) # ((\my_processor|ctrl_readRegB[1]~1_combout )))) # (!\my_processor|ctrl_readRegB[0]~0_combout  & 
// (((\my_processor|dx1|B_in[18]~337_combout  & !\my_processor|ctrl_readRegB[1]~1_combout ))))

	.dataa(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datab(\my_processor|dx1|B_in[18]~335_combout ),
	.datac(\my_processor|dx1|B_in[18]~337_combout ),
	.datad(\my_processor|ctrl_readRegB[1]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[18]~338_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[18]~338 .lut_mask = 16'hAAD8;
defparam \my_processor|dx1|B_in[18]~338 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y31_N12
cycloneive_lcell_comb \my_processor|dx1|B_in[18]~332 (
// Equation(s):
// \my_processor|dx1|B_in[18]~332_combout  = (\my_processor|ctrl_readRegB[2]~2_combout  & (((\my_regfile|gen_registers[22].regs|dffe18|q~q ) # (\my_processor|ctrl_readRegB[3]~3_combout )))) # (!\my_processor|ctrl_readRegB[2]~2_combout  & 
// (\my_regfile|gen_registers[18].regs|dffe18|q~q  & ((!\my_processor|ctrl_readRegB[3]~3_combout ))))

	.dataa(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datab(\my_regfile|gen_registers[18].regs|dffe18|q~q ),
	.datac(\my_regfile|gen_registers[22].regs|dffe18|q~q ),
	.datad(\my_processor|ctrl_readRegB[3]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[18]~332_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[18]~332 .lut_mask = 16'hAAE4;
defparam \my_processor|dx1|B_in[18]~332 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y31_N6
cycloneive_lcell_comb \my_processor|dx1|B_in[18]~333 (
// Equation(s):
// \my_processor|dx1|B_in[18]~333_combout  = (\my_processor|ctrl_readRegB[3]~3_combout  & ((\my_processor|dx1|B_in[18]~332_combout  & ((\my_regfile|gen_registers[30].regs|dffe18|q~q ))) # (!\my_processor|dx1|B_in[18]~332_combout  & 
// (\my_regfile|gen_registers[26].regs|dffe18|q~q )))) # (!\my_processor|ctrl_readRegB[3]~3_combout  & (((\my_processor|dx1|B_in[18]~332_combout ))))

	.dataa(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datab(\my_regfile|gen_registers[26].regs|dffe18|q~q ),
	.datac(\my_regfile|gen_registers[30].regs|dffe18|q~q ),
	.datad(\my_processor|dx1|B_in[18]~332_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[18]~333_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[18]~333 .lut_mask = 16'hF588;
defparam \my_processor|dx1|B_in[18]~333 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N22
cycloneive_lcell_comb \my_processor|dx1|B_in[18]~341 (
// Equation(s):
// \my_processor|dx1|B_in[18]~341_combout  = (\my_processor|dx1|B_in[18]~338_combout  & ((\my_processor|dx1|B_in[18]~340_combout ) # ((!\my_processor|ctrl_readRegB[1]~1_combout )))) # (!\my_processor|dx1|B_in[18]~338_combout  & 
// (((\my_processor|dx1|B_in[18]~333_combout  & \my_processor|ctrl_readRegB[1]~1_combout ))))

	.dataa(\my_processor|dx1|B_in[18]~340_combout ),
	.datab(\my_processor|dx1|B_in[18]~338_combout ),
	.datac(\my_processor|dx1|B_in[18]~333_combout ),
	.datad(\my_processor|ctrl_readRegB[1]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[18]~341_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[18]~341 .lut_mask = 16'hB8CC;
defparam \my_processor|dx1|B_in[18]~341 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y24_N15
dffeas \my_processor|dx1|DXB|dffe18|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|DXB|dffe18|q~0_combout ),
	.asdata(\my_processor|dx1|B_in[18]~341_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\my_processor|dx1|DXB|dffe5|q~10_combout ),
	.sload(\my_processor|ctrl_readRegB[4]~4_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXB|dffe18|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXB|dffe18|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXB|dffe18|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N24
cycloneive_lcell_comb \my_processor|alu_B[18]~43 (
// Equation(s):
// \my_processor|alu_B[18]~43_combout  = (\my_processor|alu_B[30]~0_combout  & (((\my_processor|alu_B[30]~4_combout )))) # (!\my_processor|alu_B[30]~0_combout  & ((\my_processor|alu_B[30]~4_combout  & ((\my_processor|WM_bypass_data[18]~37_combout ))) # 
// (!\my_processor|alu_B[30]~4_combout  & (\my_processor|dx1|DXB|dffe18|q~q ))))

	.dataa(\my_processor|dx1|DXB|dffe18|q~q ),
	.datab(\my_processor|alu_B[30]~0_combout ),
	.datac(\my_processor|alu_B[30]~4_combout ),
	.datad(\my_processor|WM_bypass_data[18]~37_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_B[18]~43_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_B[18]~43 .lut_mask = 16'hF2C2;
defparam \my_processor|alu_B[18]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N10
cycloneive_lcell_comb \my_processor|alu_B[18]~44 (
// Equation(s):
// \my_processor|alu_B[18]~44_combout  = (\my_processor|alu_B[18]~43_combout  & ((\my_processor|xm1|XMoutput|dffe18|q~q ) # ((!\my_processor|alu_B[30]~0_combout )))) # (!\my_processor|alu_B[18]~43_combout  & (((\my_processor|dx1|DXIR|dffe16|q~q  & 
// \my_processor|alu_B[30]~0_combout ))))

	.dataa(\my_processor|xm1|XMoutput|dffe18|q~q ),
	.datab(\my_processor|alu_B[18]~43_combout ),
	.datac(\my_processor|dx1|DXIR|dffe16|q~q ),
	.datad(\my_processor|alu_B[30]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_B[18]~44_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_B[18]~44 .lut_mask = 16'hB8CC;
defparam \my_processor|alu_B[18]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N0
cycloneive_lcell_comb \my_processor|aluer|subtraction|eba_2|xor_sum2 (
// Equation(s):
// \my_processor|aluer|subtraction|eba_2|xor_sum2~combout  = \my_processor|alu_A[18]~282_combout  $ (\my_processor|alu_B[18]~44_combout  $ (\my_processor|aluer|subtraction|eba_2|orc1~combout ))

	.dataa(\my_processor|alu_A[18]~282_combout ),
	.datab(gnd),
	.datac(\my_processor|alu_B[18]~44_combout ),
	.datad(\my_processor|aluer|subtraction|eba_2|orc1~combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|subtraction|eba_2|xor_sum2~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|subtraction|eba_2|xor_sum2 .lut_mask = 16'hA55A;
defparam \my_processor|aluer|subtraction|eba_2|xor_sum2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N24
cycloneive_lcell_comb \my_processor|aluer|addition|eba_2|xor_sum2 (
// Equation(s):
// \my_processor|aluer|addition|eba_2|xor_sum2~combout  = \my_processor|alu_B[18]~44_combout  $ (\my_processor|aluer|addition|eba_2|orc1~0_combout  $ (\my_processor|alu_A[18]~282_combout ))

	.dataa(gnd),
	.datab(\my_processor|alu_B[18]~44_combout ),
	.datac(\my_processor|aluer|addition|eba_2|orc1~0_combout ),
	.datad(\my_processor|alu_A[18]~282_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|addition|eba_2|xor_sum2~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|addition|eba_2|xor_sum2 .lut_mask = 16'hC33C;
defparam \my_processor|aluer|addition|eba_2|xor_sum2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N14
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[18]~124 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[18]~124_combout  = (\my_processor|alu_op[0]~0_combout  & ((\my_processor|alu_op[1]~1_combout ) # ((!\my_processor|aluer|subtraction|eba_2|xor_sum2~combout )))) # 
// (!\my_processor|alu_op[0]~0_combout  & (!\my_processor|alu_op[1]~1_combout  & ((\my_processor|aluer|addition|eba_2|xor_sum2~combout ))))

	.dataa(\my_processor|alu_op[0]~0_combout ),
	.datab(\my_processor|alu_op[1]~1_combout ),
	.datac(\my_processor|aluer|subtraction|eba_2|xor_sum2~combout ),
	.datad(\my_processor|aluer|addition|eba_2|xor_sum2~combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[18]~124_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[18]~124 .lut_mask = 16'h9B8A;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[18]~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N12
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[18]~125 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[18]~125_combout  = (\my_processor|alu_A[18]~282_combout  & ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[18]~124_combout ) # ((\my_processor|alu_op[1]~1_combout  & 
// \my_processor|alu_B[18]~44_combout )))) # (!\my_processor|alu_A[18]~282_combout  & (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[18]~124_combout  & ((\my_processor|alu_B[18]~44_combout ) # (!\my_processor|alu_op[1]~1_combout ))))

	.dataa(\my_processor|alu_A[18]~282_combout ),
	.datab(\my_processor|alu_op[1]~1_combout ),
	.datac(\my_processor|alu_B[18]~44_combout ),
	.datad(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[18]~124_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[18]~125_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[18]~125 .lut_mask = 16'hFB80;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[18]~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y27_N20
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[18]~126 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[18]~126_combout  = (\my_processor|dx1|DXIR|dffe7|q~q  & (((\my_processor|alu_op[0]~0_combout )))) # (!\my_processor|dx1|DXIR|dffe7|q~q  & ((\my_processor|alu_op[0]~0_combout  & 
// (\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[17]~55_combout )) # (!\my_processor|alu_op[0]~0_combout  & ((\my_processor|aluer|shift_logical_left|mux_one_shifted[19]~36_combout )))))

	.dataa(\my_processor|dx1|DXIR|dffe7|q~q ),
	.datab(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[17]~55_combout ),
	.datac(\my_processor|alu_op[0]~0_combout ),
	.datad(\my_processor|aluer|shift_logical_left|mux_one_shifted[19]~36_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[18]~126_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[18]~126 .lut_mask = 16'hE5E0;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[18]~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N26
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[18]~51 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[18]~51_combout  = (!\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[19]~48_combout  & ((\my_processor|dx1|DXIR|dffe8|q~q  & 
// ((\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[19]~17_combout ))) # (!\my_processor|dx1|DXIR|dffe8|q~q  & (\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[17]~23_combout ))))

	.dataa(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[19]~48_combout ),
	.datab(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[17]~23_combout ),
	.datac(\my_processor|dx1|DXIR|dffe8|q~q ),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[19]~17_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[18]~51_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[18]~51 .lut_mask = 16'h5404;
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[18]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N20
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[18]~52 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[18]~52_combout  = (\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[18]~51_combout ) # ((\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[19]~48_combout  & 
// \my_processor|alu_A[31]~666_combout ))

	.dataa(gnd),
	.datab(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[19]~48_combout ),
	.datac(\my_processor|alu_A[31]~666_combout ),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[18]~51_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[18]~52_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[18]~52 .lut_mask = 16'hFFC0;
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[18]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N26
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[18]~127 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[18]~127_combout  = (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[18]~126_combout  & ((\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[18]~52_combout ) # 
// ((!\my_processor|dx1|DXIR|dffe7|q~q )))) # (!\my_processor|aluer|mux_for_alu_out|mux_results|register_out[18]~126_combout  & (((\my_processor|dx1|DXIR|dffe7|q~q  & \my_processor|aluer|shift_logical_left|mux_one_shifted[18]~37_combout ))))

	.dataa(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[18]~126_combout ),
	.datab(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[18]~52_combout ),
	.datac(\my_processor|dx1|DXIR|dffe7|q~q ),
	.datad(\my_processor|aluer|shift_logical_left|mux_one_shifted[18]~37_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[18]~127_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[18]~127 .lut_mask = 16'hDA8A;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[18]~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N16
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[18]~128 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[18]~128_combout  = (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout  & ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[18]~125_combout ) # 
// ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout  & \my_processor|aluer|mux_for_alu_out|mux_results|register_out[18]~127_combout )))) # (!\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout  & 
// (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout  & ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[18]~127_combout ))))

	.dataa(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout ),
	.datab(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout ),
	.datac(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[18]~125_combout ),
	.datad(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[18]~127_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[18]~128_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[18]~128 .lut_mask = 16'hECA0;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[18]~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y27_N17
dffeas \my_processor|xm1|XMoutput|dffe18|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[18]~128_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|XMoutput|dffe18|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|XMoutput|dffe18|q .is_wysiwyg = "true";
defparam \my_processor|xm1|XMoutput|dffe18|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N8
cycloneive_lcell_comb \my_processor|alu_A[18]~282 (
// Equation(s):
// \my_processor|alu_A[18]~282_combout  = (\my_processor|A_bypass_MX_sel~3_combout  & (\my_processor|xm1|XMoutput|dffe18|q~q )) # (!\my_processor|A_bypass_MX_sel~3_combout  & ((\my_processor|alu_A[18]~281_combout )))

	.dataa(\my_processor|xm1|XMoutput|dffe18|q~q ),
	.datab(\my_processor|A_bypass_MX_sel~3_combout ),
	.datac(gnd),
	.datad(\my_processor|alu_A[18]~281_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[18]~282_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[18]~282 .lut_mask = 16'hBB88;
defparam \my_processor|alu_A[18]~282 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N30
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_four_shifted[30]~12 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_four_shifted[30]~12_combout  = (\my_processor|dx1|DXIR|dffe11|q~q  & ((\my_processor|alu_A[2]~618_combout ))) # (!\my_processor|dx1|DXIR|dffe11|q~q  & (\my_processor|alu_A[18]~282_combout ))

	.dataa(\my_processor|dx1|DXIR|dffe11|q~q ),
	.datab(\my_processor|alu_A[18]~282_combout ),
	.datac(gnd),
	.datad(\my_processor|alu_A[2]~618_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_four_shifted[30]~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_four_shifted[30]~12 .lut_mask = 16'hEE44;
defparam \my_processor|aluer|shift_logical_left|mux_four_shifted[30]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N0
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_four_shifted[30]~11 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_four_shifted[30]~11_combout  = (!\my_processor|dx1|DXIR|dffe10|q~q  & ((\my_processor|dx1|DXIR|dffe11|q~q  & ((\my_processor|alu_A[10]~450_combout ))) # (!\my_processor|dx1|DXIR|dffe11|q~q  & 
// (\my_processor|alu_A[26]~114_combout ))))

	.dataa(\my_processor|dx1|DXIR|dffe11|q~q ),
	.datab(\my_processor|dx1|DXIR|dffe10|q~q ),
	.datac(\my_processor|alu_A[26]~114_combout ),
	.datad(\my_processor|alu_A[10]~450_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_four_shifted[30]~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_four_shifted[30]~11 .lut_mask = 16'h3210;
defparam \my_processor|aluer|shift_logical_left|mux_four_shifted[30]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N20
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_four_shifted[30]~13 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_four_shifted[30]~13_combout  = (\my_processor|aluer|shift_logical_left|mux_four_shifted[30]~11_combout ) # ((\my_processor|aluer|shift_logical_left|mux_four_shifted[30]~12_combout  & 
// \my_processor|dx1|DXIR|dffe10|q~q ))

	.dataa(\my_processor|aluer|shift_logical_left|mux_four_shifted[30]~12_combout ),
	.datab(gnd),
	.datac(\my_processor|dx1|DXIR|dffe10|q~q ),
	.datad(\my_processor|aluer|shift_logical_left|mux_four_shifted[30]~11_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_four_shifted[30]~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_four_shifted[30]~13 .lut_mask = 16'hFFA0;
defparam \my_processor|aluer|shift_logical_left|mux_four_shifted[30]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N20
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_one_shifted[31]~22 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_one_shifted[31]~22_combout  = (\my_processor|aluer|shift_logical_left|mux_two_shifted[30]~0_combout  & (((\my_processor|aluer|shift_logical_left|mux_two_shifted[30]~1_combout )))) # 
// (!\my_processor|aluer|shift_logical_left|mux_two_shifted[30]~0_combout  & ((\my_processor|aluer|shift_logical_left|mux_two_shifted[30]~1_combout  & (\my_processor|aluer|shift_logical_left|mux_eight_shifted[30]~2_combout )) # 
// (!\my_processor|aluer|shift_logical_left|mux_two_shifted[30]~1_combout  & ((\my_processor|alu_A[30]~30_combout )))))

	.dataa(\my_processor|aluer|shift_logical_left|mux_eight_shifted[30]~2_combout ),
	.datab(\my_processor|alu_A[30]~30_combout ),
	.datac(\my_processor|aluer|shift_logical_left|mux_two_shifted[30]~0_combout ),
	.datad(\my_processor|aluer|shift_logical_left|mux_two_shifted[30]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_one_shifted[31]~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[31]~22 .lut_mask = 16'hFA0C;
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[31]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N2
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_one_shifted[31]~23 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_one_shifted[31]~23_combout  = (\my_processor|aluer|shift_logical_left|mux_one_shifted[31]~22_combout  & ((\my_processor|aluer|shift_logical_left|mux_four_shifted[30]~13_combout ) # 
// ((!\my_processor|aluer|shift_logical_left|mux_two_shifted[30]~0_combout )))) # (!\my_processor|aluer|shift_logical_left|mux_one_shifted[31]~22_combout  & (((\my_processor|aluer|shift_logical_left|mux_two_shifted[30]~0_combout  & 
// \my_processor|alu_A[14]~366_combout ))))

	.dataa(\my_processor|aluer|shift_logical_left|mux_four_shifted[30]~13_combout ),
	.datab(\my_processor|aluer|shift_logical_left|mux_one_shifted[31]~22_combout ),
	.datac(\my_processor|aluer|shift_logical_left|mux_two_shifted[30]~0_combout ),
	.datad(\my_processor|alu_A[14]~366_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_one_shifted[31]~23_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[31]~23 .lut_mask = 16'hBC8C;
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[31]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N30
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_one_shifted[31]~24 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_one_shifted[31]~24_combout  = (\my_processor|dx1|DXIR|dffe8|q~q  & ((\my_processor|aluer|shift_logical_left|mux_two_shifted[30]~13_combout ))) # (!\my_processor|dx1|DXIR|dffe8|q~q  & 
// (\my_processor|aluer|shift_logical_left|mux_one_shifted[31]~23_combout ))

	.dataa(gnd),
	.datab(\my_processor|dx1|DXIR|dffe8|q~q ),
	.datac(\my_processor|aluer|shift_logical_left|mux_one_shifted[31]~23_combout ),
	.datad(\my_processor|aluer|shift_logical_left|mux_two_shifted[30]~13_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_one_shifted[31]~24_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[31]~24 .lut_mask = 16'hFC30;
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[31]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N26
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_eight_zero|mux_four_one|bracket0[31]~3 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_eight_zero|mux_four_one|bracket0[31]~3_combout  = (\my_processor|dx1|DXIR|dffe11|q~q  & (((\my_processor|aluer|shift_logical_left|mux_two_shifted[17]~23_combout )))) # (!\my_processor|dx1|DXIR|dffe11|q~q  & 
// (\my_processor|dx1|DXIR|dffe10|q~q  & (\my_processor|alu_A[23]~177_combout )))

	.dataa(\my_processor|dx1|DXIR|dffe10|q~q ),
	.datab(\my_processor|dx1|DXIR|dffe11|q~q ),
	.datac(\my_processor|alu_A[23]~177_combout ),
	.datad(\my_processor|aluer|shift_logical_left|mux_two_shifted[17]~23_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_eight_zero|mux_four_one|bracket0[31]~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_eight_zero|mux_four_one|bracket0[31]~3 .lut_mask = 16'hEC20;
defparam \my_processor|aluer|mux_for_alu_out|mux_eight_zero|mux_four_one|bracket0[31]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N20
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_eight_zero|mux_four_one|bracket0[31]~4 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_eight_zero|mux_four_one|bracket0[31]~4_combout  = (!\my_processor|dx1|DXIR|dffe8|q~q  & ((\my_processor|dx1|DXIR|dffe9|q~q  & ((\my_processor|aluer|shift_logical_left|mux_four_shifted[31]~4_combout ))) # 
// (!\my_processor|dx1|DXIR|dffe9|q~q  & (\my_processor|aluer|mux_for_alu_out|mux_eight_zero|mux_four_one|bracket0[31]~3_combout ))))

	.dataa(\my_processor|dx1|DXIR|dffe8|q~q ),
	.datab(\my_processor|dx1|DXIR|dffe9|q~q ),
	.datac(\my_processor|aluer|mux_for_alu_out|mux_eight_zero|mux_four_one|bracket0[31]~3_combout ),
	.datad(\my_processor|aluer|shift_logical_left|mux_four_shifted[31]~4_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_eight_zero|mux_four_one|bracket0[31]~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_eight_zero|mux_four_one|bracket0[31]~4 .lut_mask = 16'h5410;
defparam \my_processor|aluer|mux_for_alu_out|mux_eight_zero|mux_four_one|bracket0[31]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N18
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_eight_zero|mux_four_one|bracket0[31]~5 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_eight_zero|mux_four_one|bracket0[31]~5_combout  = (!\my_processor|dx1|DXIR|dffe7|q~q  & ((\my_processor|aluer|mux_for_alu_out|mux_eight_zero|mux_four_one|bracket0[31]~4_combout ) # ((\my_processor|dx1|DXIR|dffe8|q~q 
//  & \my_processor|aluer|shift_logical_left|mux_two_shifted[31]~11_combout ))))

	.dataa(\my_processor|dx1|DXIR|dffe7|q~q ),
	.datab(\my_processor|dx1|DXIR|dffe8|q~q ),
	.datac(\my_processor|aluer|shift_logical_left|mux_two_shifted[31]~11_combout ),
	.datad(\my_processor|aluer|mux_for_alu_out|mux_eight_zero|mux_four_one|bracket0[31]~4_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_eight_zero|mux_four_one|bracket0[31]~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_eight_zero|mux_four_one|bracket0[31]~5 .lut_mask = 16'h5540;
defparam \my_processor|aluer|mux_for_alu_out|mux_eight_zero|mux_four_one|bracket0[31]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N24
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_eight_zero|mux_four_one|bracket0[31]~6 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_eight_zero|mux_four_one|bracket0[31]~6_combout  = (!\my_processor|alu_op[0]~0_combout  & ((\my_processor|aluer|mux_for_alu_out|mux_eight_zero|mux_four_one|bracket0[31]~5_combout ) # 
// ((\my_processor|dx1|DXIR|dffe7|q~q  & \my_processor|aluer|shift_logical_left|mux_one_shifted[31]~24_combout ))))

	.dataa(\my_processor|dx1|DXIR|dffe7|q~q ),
	.datab(\my_processor|alu_op[0]~0_combout ),
	.datac(\my_processor|aluer|shift_logical_left|mux_one_shifted[31]~24_combout ),
	.datad(\my_processor|aluer|mux_for_alu_out|mux_eight_zero|mux_four_one|bracket0[31]~5_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_eight_zero|mux_four_one|bracket0[31]~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_eight_zero|mux_four_one|bracket0[31]~6 .lut_mask = 16'h3320;
defparam \my_processor|aluer|mux_for_alu_out|mux_eight_zero|mux_four_one|bracket0[31]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N16
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_eight_zero|mux_four_one|bracket0[31]~2 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_eight_zero|mux_four_one|bracket0[31]~2_combout  = (\my_processor|alu_A[31]~666_combout  & ((\my_processor|alu_op[0]~0_combout ) # ((!\my_processor|dx1|DXIR|dffe7|q~q  & 
// \my_processor|aluer|mux_for_alu_out|mux_eight_zero|mux_four_one|bracket0[31]~0_combout ))))

	.dataa(\my_processor|dx1|DXIR|dffe7|q~q ),
	.datab(\my_processor|alu_op[0]~0_combout ),
	.datac(\my_processor|alu_A[31]~666_combout ),
	.datad(\my_processor|aluer|mux_for_alu_out|mux_eight_zero|mux_four_one|bracket0[31]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_eight_zero|mux_four_one|bracket0[31]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_eight_zero|mux_four_one|bracket0[31]~2 .lut_mask = 16'hD0C0;
defparam \my_processor|aluer|mux_for_alu_out|mux_eight_zero|mux_four_one|bracket0[31]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N24
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[31]~159 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[31]~159_combout  = (!\my_processor|alu_op[1]~1_combout  & (\my_processor|alu_op[2]~2_combout  & ((\my_processor|aluer|mux_for_alu_out|mux_eight_zero|mux_four_one|bracket0[31]~6_combout ) # 
// (\my_processor|aluer|mux_for_alu_out|mux_eight_zero|mux_four_one|bracket0[31]~2_combout ))))

	.dataa(\my_processor|alu_op[1]~1_combout ),
	.datab(\my_processor|aluer|mux_for_alu_out|mux_eight_zero|mux_four_one|bracket0[31]~6_combout ),
	.datac(\my_processor|alu_op[2]~2_combout ),
	.datad(\my_processor|aluer|mux_for_alu_out|mux_eight_zero|mux_four_one|bracket0[31]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[31]~159_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[31]~159 .lut_mask = 16'h5040;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[31]~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N12
cycloneive_lcell_comb \my_processor|alu_B[31]~67 (
// Equation(s):
// \my_processor|alu_B[31]~67_combout  = (\my_processor|alu_B[30]~4_combout  & (((\my_processor|alu_B[30]~0_combout )))) # (!\my_processor|alu_B[30]~4_combout  & ((\my_processor|alu_B[30]~0_combout  & ((\my_processor|dx1|DXIR|dffe16|q~q ))) # 
// (!\my_processor|alu_B[30]~0_combout  & (\my_processor|dx1|DXB|dffe31|q~q ))))

	.dataa(\my_processor|dx1|DXB|dffe31|q~q ),
	.datab(\my_processor|dx1|DXIR|dffe16|q~q ),
	.datac(\my_processor|alu_B[30]~4_combout ),
	.datad(\my_processor|alu_B[30]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_B[31]~67_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_B[31]~67 .lut_mask = 16'hFC0A;
defparam \my_processor|alu_B[31]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N4
cycloneive_lcell_comb \my_processor|alu_B[31]~68 (
// Equation(s):
// \my_processor|alu_B[31]~68_combout  = (\my_processor|alu_B[30]~4_combout  & ((\my_processor|alu_B[31]~67_combout  & ((\my_processor|xm1|XMoutput|dffe31|q~q ))) # (!\my_processor|alu_B[31]~67_combout  & (\my_processor|WM_bypass_data[31]~63_combout )))) # 
// (!\my_processor|alu_B[30]~4_combout  & (((\my_processor|alu_B[31]~67_combout ))))

	.dataa(\my_processor|alu_B[30]~4_combout ),
	.datab(\my_processor|WM_bypass_data[31]~63_combout ),
	.datac(\my_processor|xm1|XMoutput|dffe31|q~q ),
	.datad(\my_processor|alu_B[31]~67_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_B[31]~68_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_B[31]~68 .lut_mask = 16'hF588;
defparam \my_processor|alu_B[31]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N8
cycloneive_lcell_comb \my_processor|aluer|addition|eba_3|xor_sum7~0 (
// Equation(s):
// \my_processor|aluer|addition|eba_3|xor_sum7~0_combout  = \my_processor|alu_B[31]~68_combout  $ (((\my_processor|A_bypass_MX_sel~3_combout  & (\my_processor|xm1|XMoutput|dffe31|q~q )) # (!\my_processor|A_bypass_MX_sel~3_combout  & 
// ((\my_processor|alu_A[31]~665_combout )))))

	.dataa(\my_processor|alu_B[31]~68_combout ),
	.datab(\my_processor|xm1|XMoutput|dffe31|q~q ),
	.datac(\my_processor|A_bypass_MX_sel~3_combout ),
	.datad(\my_processor|alu_A[31]~665_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|addition|eba_3|xor_sum7~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|addition|eba_3|xor_sum7~0 .lut_mask = 16'h656A;
defparam \my_processor|aluer|addition|eba_3|xor_sum7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N18
cycloneive_lcell_comb \my_processor|aluer|addition|eba_3|xor_sum7 (
// Equation(s):
// \my_processor|aluer|addition|eba_3|xor_sum7~combout  = \my_processor|aluer|addition|eba_3|xor_sum7~0_combout  $ (((\my_processor|aluer|addition|eba_3|orc5~0_combout  & ((\my_processor|alu_A[30]~30_combout ) # (\my_processor|alu_B[30]~6_combout ))) # 
// (!\my_processor|aluer|addition|eba_3|orc5~0_combout  & (\my_processor|alu_A[30]~30_combout  & \my_processor|alu_B[30]~6_combout ))))

	.dataa(\my_processor|aluer|addition|eba_3|orc5~0_combout ),
	.datab(\my_processor|aluer|addition|eba_3|xor_sum7~0_combout ),
	.datac(\my_processor|alu_A[30]~30_combout ),
	.datad(\my_processor|alu_B[30]~6_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|addition|eba_3|xor_sum7~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|addition|eba_3|xor_sum7 .lut_mask = 16'h366C;
defparam \my_processor|aluer|addition|eba_3|xor_sum7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N26
cycloneive_lcell_comb \my_processor|aluer|subtraction|eba_3|orc5 (
// Equation(s):
// \my_processor|aluer|subtraction|eba_3|orc5~combout  = (\my_processor|alu_B[29]~66_combout  & (\my_processor|aluer|subtraction|eba_3|orc4~combout  & \my_processor|alu_A[29]~51_combout )) # (!\my_processor|alu_B[29]~66_combout  & 
// ((\my_processor|aluer|subtraction|eba_3|orc4~combout ) # (\my_processor|alu_A[29]~51_combout )))

	.dataa(gnd),
	.datab(\my_processor|alu_B[29]~66_combout ),
	.datac(\my_processor|aluer|subtraction|eba_3|orc4~combout ),
	.datad(\my_processor|alu_A[29]~51_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|subtraction|eba_3|orc5~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|subtraction|eba_3|orc5 .lut_mask = 16'hF330;
defparam \my_processor|aluer|subtraction|eba_3|orc5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N0
cycloneive_lcell_comb \my_processor|aluer|subtraction|eba_3|xor_sum7 (
// Equation(s):
// \my_processor|aluer|subtraction|eba_3|xor_sum7~combout  = \my_processor|aluer|addition|eba_3|xor_sum7~0_combout  $ (((\my_processor|alu_A[30]~30_combout  & ((\my_processor|aluer|subtraction|eba_3|orc5~combout ) # (!\my_processor|alu_B[30]~6_combout ))) # 
// (!\my_processor|alu_A[30]~30_combout  & (!\my_processor|alu_B[30]~6_combout  & \my_processor|aluer|subtraction|eba_3|orc5~combout ))))

	.dataa(\my_processor|alu_A[30]~30_combout ),
	.datab(\my_processor|alu_B[30]~6_combout ),
	.datac(\my_processor|aluer|subtraction|eba_3|orc5~combout ),
	.datad(\my_processor|aluer|addition|eba_3|xor_sum7~0_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|subtraction|eba_3|xor_sum7~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|subtraction|eba_3|xor_sum7 .lut_mask = 16'h4DB2;
defparam \my_processor|aluer|subtraction|eba_3|xor_sum7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N16
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_eight_zero|mux_four_zero|register_out[31]~0 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_eight_zero|mux_four_zero|register_out[31]~0_combout  = (\my_processor|alu_op[1]~1_combout  & (((\my_processor|alu_op[0]~0_combout )))) # (!\my_processor|alu_op[1]~1_combout  & ((\my_processor|alu_op[0]~0_combout  & 
// ((!\my_processor|aluer|subtraction|eba_3|xor_sum7~combout ))) # (!\my_processor|alu_op[0]~0_combout  & (\my_processor|aluer|addition|eba_3|xor_sum7~combout ))))

	.dataa(\my_processor|aluer|addition|eba_3|xor_sum7~combout ),
	.datab(\my_processor|alu_op[1]~1_combout ),
	.datac(\my_processor|aluer|subtraction|eba_3|xor_sum7~combout ),
	.datad(\my_processor|alu_op[0]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_eight_zero|mux_four_zero|register_out[31]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_eight_zero|mux_four_zero|register_out[31]~0 .lut_mask = 16'hCF22;
defparam \my_processor|aluer|mux_for_alu_out|mux_eight_zero|mux_four_zero|register_out[31]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N18
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_eight_zero|mux_four_zero|register_out[31]~1 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_eight_zero|mux_four_zero|register_out[31]~1_combout  = (\my_processor|alu_B[31]~68_combout  & ((\my_processor|aluer|mux_for_alu_out|mux_eight_zero|mux_four_zero|register_out[31]~0_combout ) # 
// ((\my_processor|alu_op[1]~1_combout  & \my_processor|alu_A[31]~666_combout )))) # (!\my_processor|alu_B[31]~68_combout  & (\my_processor|aluer|mux_for_alu_out|mux_eight_zero|mux_four_zero|register_out[31]~0_combout  & ((\my_processor|alu_A[31]~666_combout 
// ) # (!\my_processor|alu_op[1]~1_combout ))))

	.dataa(\my_processor|alu_B[31]~68_combout ),
	.datab(\my_processor|alu_op[1]~1_combout ),
	.datac(\my_processor|alu_A[31]~666_combout ),
	.datad(\my_processor|aluer|mux_for_alu_out|mux_eight_zero|mux_four_zero|register_out[31]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_eight_zero|mux_four_zero|register_out[31]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_eight_zero|mux_four_zero|register_out[31]~1 .lut_mask = 16'hFB80;
defparam \my_processor|aluer|mux_for_alu_out|mux_eight_zero|mux_four_zero|register_out[31]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N14
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[31]~160 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[31]~160_combout  = (!\my_processor|alu_op[4]~3_combout  & ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[31]~159_combout ) # ((!\my_processor|alu_op[2]~2_combout  & 
// \my_processor|aluer|mux_for_alu_out|mux_eight_zero|mux_four_zero|register_out[31]~1_combout ))))

	.dataa(\my_processor|alu_op[4]~3_combout ),
	.datab(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[31]~159_combout ),
	.datac(\my_processor|alu_op[2]~2_combout ),
	.datad(\my_processor|aluer|mux_for_alu_out|mux_eight_zero|mux_four_zero|register_out[31]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[31]~160_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[31]~160 .lut_mask = 16'h4544;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[31]~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y28_N15
dffeas \my_processor|xm1|XMoutput|dffe31|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[31]~160_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|XMoutput|dffe31|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|XMoutput|dffe31|q .is_wysiwyg = "true";
defparam \my_processor|xm1|XMoutput|dffe31|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N10
cycloneive_lcell_comb \my_processor|alu_A[31]~666 (
// Equation(s):
// \my_processor|alu_A[31]~666_combout  = (\my_processor|A_bypass_MX_sel~3_combout  & (\my_processor|xm1|XMoutput|dffe31|q~q )) # (!\my_processor|A_bypass_MX_sel~3_combout  & ((\my_processor|alu_A[31]~665_combout )))

	.dataa(gnd),
	.datab(\my_processor|xm1|XMoutput|dffe31|q~q ),
	.datac(\my_processor|A_bypass_MX_sel~3_combout ),
	.datad(\my_processor|alu_A[31]~665_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[31]~666_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[31]~666 .lut_mask = 16'hCFC0;
defparam \my_processor|alu_A[31]~666 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y29_N12
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[3]~0 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[3]~0_combout  = (\my_processor|dx1|DXIR|dffe11|q~q  & (((\my_processor|alu_A[23]~177_combout ) # (\my_processor|dx1|DXIR|dffe10|q~q )))) # (!\my_processor|dx1|DXIR|dffe11|q~q  & 
// (\my_processor|alu_A[7]~513_combout  & ((!\my_processor|dx1|DXIR|dffe10|q~q ))))

	.dataa(\my_processor|dx1|DXIR|dffe11|q~q ),
	.datab(\my_processor|alu_A[7]~513_combout ),
	.datac(\my_processor|alu_A[23]~177_combout ),
	.datad(\my_processor|dx1|DXIR|dffe10|q~q ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[3]~0 .lut_mask = 16'hAAE4;
defparam \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y29_N6
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[3]~1 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[3]~1_combout  = (\my_processor|dx1|DXIR|dffe10|q~q  & ((\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[3]~0_combout  & (\my_processor|alu_A[31]~666_combout )) # 
// (!\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[3]~0_combout  & ((\my_processor|alu_A[15]~345_combout ))))) # (!\my_processor|dx1|DXIR|dffe10|q~q  & (((\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[3]~0_combout ))))

	.dataa(\my_processor|alu_A[31]~666_combout ),
	.datab(\my_processor|dx1|DXIR|dffe10|q~q ),
	.datac(\my_processor|alu_A[15]~345_combout ),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[3]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[3]~1 .lut_mask = 16'hBBC0;
defparam \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N6
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[6]~13 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[6]~13_combout  = (\my_processor|dx1|DXIR|dffe9|q~q  & (((\my_processor|dx1|DXIR|dffe8|q~q )))) # (!\my_processor|dx1|DXIR|dffe9|q~q  & ((\my_processor|dx1|DXIR|dffe8|q~q  & 
// ((\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[5]~14_combout ))) # (!\my_processor|dx1|DXIR|dffe8|q~q  & (\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[3]~1_combout ))))

	.dataa(\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[3]~1_combout ),
	.datab(\my_processor|dx1|DXIR|dffe9|q~q ),
	.datac(\my_processor|dx1|DXIR|dffe8|q~q ),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[5]~14_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[6]~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[6]~13 .lut_mask = 16'hF2C2;
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[6]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N4
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[6]~14 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[6]~14_combout  = (\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[6]~13_combout  & (((\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[9]~22_combout )) # 
// (!\my_processor|dx1|DXIR|dffe9|q~q ))) # (!\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[6]~13_combout  & (\my_processor|dx1|DXIR|dffe9|q~q  & (\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[7]~18_combout )))

	.dataa(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[6]~13_combout ),
	.datab(\my_processor|dx1|DXIR|dffe9|q~q ),
	.datac(\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[7]~18_combout ),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[9]~22_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[6]~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[6]~14 .lut_mask = 16'hEA62;
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[6]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N12
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[7]~41 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[7]~41_combout  = (\my_processor|alu_op[0]~0_combout  & ((\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[6]~14_combout ) # ((\my_processor|dx1|DXIR|dffe7|q~q )))) # 
// (!\my_processor|alu_op[0]~0_combout  & (((!\my_processor|dx1|DXIR|dffe7|q~q  & \my_processor|aluer|shift_logical_left|mux_one_shifted[8]~13_combout ))))

	.dataa(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[6]~14_combout ),
	.datab(\my_processor|alu_op[0]~0_combout ),
	.datac(\my_processor|dx1|DXIR|dffe7|q~q ),
	.datad(\my_processor|aluer|shift_logical_left|mux_one_shifted[8]~13_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[7]~41_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[7]~41 .lut_mask = 16'hCBC8;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[7]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y29_N0
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_one_shifted[7]~6 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_one_shifted[7]~6_combout  = (\my_processor|dx1|DXIR|dffe9|q~q  & (\my_processor|alu_A[0]~645_combout )) # (!\my_processor|dx1|DXIR|dffe9|q~q  & ((\my_processor|alu_A[4]~576_combout )))

	.dataa(gnd),
	.datab(\my_processor|alu_A[0]~645_combout ),
	.datac(\my_processor|alu_A[4]~576_combout ),
	.datad(\my_processor|dx1|DXIR|dffe9|q~q ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_one_shifted[7]~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[7]~6 .lut_mask = 16'hCCF0;
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[7]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y29_N24
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_one_shifted[7]~11 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_one_shifted[7]~11_combout  = (\my_processor|aluer|mux_for_alu_out|mux_eight_zero|mux_four_one|bracket0[31]~1_combout  & ((\my_processor|dx1|DXIR|dffe8|q~q  & 
// (\my_processor|aluer|shift_logical_left|mux_one_shifted[7]~6_combout )) # (!\my_processor|dx1|DXIR|dffe8|q~q  & ((\my_processor|aluer|shift_logical_left|mux_one_shifted[7]~10_combout )))))

	.dataa(\my_processor|aluer|mux_for_alu_out|mux_eight_zero|mux_four_one|bracket0[31]~1_combout ),
	.datab(\my_processor|aluer|shift_logical_left|mux_one_shifted[7]~6_combout ),
	.datac(\my_processor|dx1|DXIR|dffe8|q~q ),
	.datad(\my_processor|aluer|shift_logical_left|mux_one_shifted[7]~10_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_one_shifted[7]~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[7]~11 .lut_mask = 16'h8A80;
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[7]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N16
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[7]~42 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[7]~42_combout  = (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[7]~41_combout  & ((\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[7]~16_combout ) # 
// ((!\my_processor|dx1|DXIR|dffe7|q~q )))) # (!\my_processor|aluer|mux_for_alu_out|mux_results|register_out[7]~41_combout  & (((\my_processor|dx1|DXIR|dffe7|q~q  & \my_processor|aluer|shift_logical_left|mux_one_shifted[7]~11_combout ))))

	.dataa(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[7]~41_combout ),
	.datab(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[7]~16_combout ),
	.datac(\my_processor|dx1|DXIR|dffe7|q~q ),
	.datad(\my_processor|aluer|shift_logical_left|mux_one_shifted[7]~11_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[7]~42_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[7]~42 .lut_mask = 16'hDA8A;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[7]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N8
cycloneive_lcell_comb \my_processor|aluer|subtraction|eba_0|xor_sum7 (
// Equation(s):
// \my_processor|aluer|subtraction|eba_0|xor_sum7~combout  = \my_processor|alu_B[7]~22_combout  $ (\my_processor|alu_A[7]~513_combout  $ (\my_processor|aluer|subtraction|eba_0|orc6~combout ))

	.dataa(gnd),
	.datab(\my_processor|alu_B[7]~22_combout ),
	.datac(\my_processor|alu_A[7]~513_combout ),
	.datad(\my_processor|aluer|subtraction|eba_0|orc6~combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|subtraction|eba_0|xor_sum7~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|subtraction|eba_0|xor_sum7 .lut_mask = 16'hC33C;
defparam \my_processor|aluer|subtraction|eba_0|xor_sum7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N22
cycloneive_lcell_comb \my_processor|aluer|addition|eba_0|orc6~1 (
// Equation(s):
// \my_processor|aluer|addition|eba_0|orc6~1_combout  = (\my_processor|aluer|addition|eba_0|orc5~1_combout  & ((\my_processor|alu_B[6]~20_combout ) # (\my_processor|alu_A[6]~534_combout )))

	.dataa(\my_processor|alu_B[6]~20_combout ),
	.datab(\my_processor|aluer|addition|eba_0|orc5~1_combout ),
	.datac(gnd),
	.datad(\my_processor|alu_A[6]~534_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|addition|eba_0|orc6~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|addition|eba_0|orc6~1 .lut_mask = 16'hCC88;
defparam \my_processor|aluer|addition|eba_0|orc6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N4
cycloneive_lcell_comb \my_processor|aluer|addition|eba_0|xor_sum7 (
// Equation(s):
// \my_processor|aluer|addition|eba_0|xor_sum7~combout  = \my_processor|alu_A[7]~513_combout  $ (\my_processor|alu_B[7]~22_combout  $ (((\my_processor|aluer|addition|eba_0|orc6~1_combout ) # (\my_processor|aluer|addition|eba_0|orc6~0_combout ))))

	.dataa(\my_processor|aluer|addition|eba_0|orc6~1_combout ),
	.datab(\my_processor|alu_A[7]~513_combout ),
	.datac(\my_processor|alu_B[7]~22_combout ),
	.datad(\my_processor|aluer|addition|eba_0|orc6~0_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|addition|eba_0|xor_sum7~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|addition|eba_0|xor_sum7 .lut_mask = 16'hC396;
defparam \my_processor|aluer|addition|eba_0|xor_sum7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N14
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[7]~39 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[7]~39_combout  = (\my_processor|alu_op[1]~1_combout  & (((\my_processor|alu_op[0]~0_combout )))) # (!\my_processor|alu_op[1]~1_combout  & ((\my_processor|alu_op[0]~0_combout  & 
// (!\my_processor|aluer|subtraction|eba_0|xor_sum7~combout )) # (!\my_processor|alu_op[0]~0_combout  & ((\my_processor|aluer|addition|eba_0|xor_sum7~combout )))))

	.dataa(\my_processor|aluer|subtraction|eba_0|xor_sum7~combout ),
	.datab(\my_processor|alu_op[1]~1_combout ),
	.datac(\my_processor|aluer|addition|eba_0|xor_sum7~combout ),
	.datad(\my_processor|alu_op[0]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[7]~39_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[7]~39 .lut_mask = 16'hDD30;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[7]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N28
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[7]~40 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[7]~40_combout  = (\my_processor|alu_B[7]~22_combout  & ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[7]~39_combout ) # ((\my_processor|alu_op[1]~1_combout  & 
// \my_processor|alu_A[7]~513_combout )))) # (!\my_processor|alu_B[7]~22_combout  & (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[7]~39_combout  & ((\my_processor|alu_A[7]~513_combout ) # (!\my_processor|alu_op[1]~1_combout ))))

	.dataa(\my_processor|alu_B[7]~22_combout ),
	.datab(\my_processor|alu_op[1]~1_combout ),
	.datac(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[7]~39_combout ),
	.datad(\my_processor|alu_A[7]~513_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[7]~40_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[7]~40 .lut_mask = 16'hF8B0;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[7]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N22
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[7]~43 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[7]~43_combout  = (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[7]~42_combout  & ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout ) # 
// ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout  & \my_processor|aluer|mux_for_alu_out|mux_results|register_out[7]~40_combout )))) # (!\my_processor|aluer|mux_for_alu_out|mux_results|register_out[7]~42_combout  & 
// (((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout  & \my_processor|aluer|mux_for_alu_out|mux_results|register_out[7]~40_combout ))))

	.dataa(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[7]~42_combout ),
	.datab(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout ),
	.datac(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout ),
	.datad(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[7]~40_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[7]~43_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[7]~43 .lut_mask = 16'hF888;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[7]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y27_N23
dffeas \my_processor|xm1|XMoutput|dffe7|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[7]~43_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|XMoutput|dffe7|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|XMoutput|dffe7|q .is_wysiwyg = "true";
defparam \my_processor|xm1|XMoutput|dffe7|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y32_N16
cycloneive_lcell_comb \my_processor|mw1|MWmem|dffe6|q~feeder (
// Equation(s):
// \my_processor|mw1|MWmem|dffe6|q~feeder_combout  = \my_dmem|altsyncram_component|auto_generated|q_a [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_dmem|altsyncram_component|auto_generated|q_a [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|mw1|MWmem|dffe6|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mw1|MWmem|dffe6|q~feeder .lut_mask = 16'hF0F0;
defparam \my_processor|mw1|MWmem|dffe6|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y32_N17
dffeas \my_processor|mw1|MWmem|dffe6|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|mw1|MWmem|dffe6|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MWmem|dffe6|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MWmem|dffe6|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MWmem|dffe6|q .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y32_N7
dffeas \my_processor|mw1|MWout|dffe6|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|xm1|XMoutput|dffe6|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MWout|dffe6|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MWout|dffe6|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MWout|dffe6|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y32_N6
cycloneive_lcell_comb \my_processor|WM_bypass_data[6]~12 (
// Equation(s):
// \my_processor|WM_bypass_data[6]~12_combout  = (!\my_processor|mw1|MWctrl|dffe18|q~q  & ((\my_processor|mw1|MWctrl|dffe16|q~q  & (\my_processor|mw1|MWmem|dffe6|q~q )) # (!\my_processor|mw1|MWctrl|dffe16|q~q  & ((\my_processor|mw1|MWout|dffe6|q~q )))))

	.dataa(\my_processor|mw1|MWctrl|dffe18|q~q ),
	.datab(\my_processor|mw1|MWmem|dffe6|q~q ),
	.datac(\my_processor|mw1|MWout|dffe6|q~q ),
	.datad(\my_processor|mw1|MWctrl|dffe16|q~q ),
	.cin(gnd),
	.combout(\my_processor|WM_bypass_data[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|WM_bypass_data[6]~12 .lut_mask = 16'h4450;
defparam \my_processor|WM_bypass_data[6]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y32_N20
cycloneive_lcell_comb \my_processor|WM_bypass_data[6]~13 (
// Equation(s):
// \my_processor|WM_bypass_data[6]~13_combout  = (\my_processor|WM_bypass_data[6]~12_combout ) # ((\my_processor|mw1|MWctrl|dffe18|q~q  & \my_processor|mw1|MW_oldPC|dffe6|q~q ))

	.dataa(\my_processor|mw1|MWctrl|dffe18|q~q ),
	.datab(gnd),
	.datac(\my_processor|mw1|MW_oldPC|dffe6|q~q ),
	.datad(\my_processor|WM_bypass_data[6]~12_combout ),
	.cin(gnd),
	.combout(\my_processor|WM_bypass_data[6]~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|WM_bypass_data[6]~13 .lut_mask = 16'hFFA0;
defparam \my_processor|WM_bypass_data[6]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y25_N29
dffeas \my_regfile|gen_registers[12].regs|dffe6|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[6]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[12].regs|dffe6|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[12].regs|dffe6|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[12].regs|dffe6|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N26
cycloneive_lcell_comb \my_processor|dx1|B_in[6]~114 (
// Equation(s):
// \my_processor|dx1|B_in[6]~114_combout  = (\my_processor|ctrl_readRegB[1]~1_combout  & ((\my_processor|ctrl_readRegB[0]~0_combout ) # ((\my_regfile|gen_registers[14].regs|dffe6|q~q )))) # (!\my_processor|ctrl_readRegB[1]~1_combout  & 
// (!\my_processor|ctrl_readRegB[0]~0_combout  & (\my_regfile|gen_registers[12].regs|dffe6|q~q )))

	.dataa(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datac(\my_regfile|gen_registers[12].regs|dffe6|q~q ),
	.datad(\my_regfile|gen_registers[14].regs|dffe6|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[6]~114_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[6]~114 .lut_mask = 16'hBA98;
defparam \my_processor|dx1|B_in[6]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N2
cycloneive_lcell_comb \my_processor|dx1|B_in[6]~115 (
// Equation(s):
// \my_processor|dx1|B_in[6]~115_combout  = (\my_processor|dx1|B_in[6]~114_combout  & (((\my_regfile|gen_registers[15].regs|dffe6|q~q )) # (!\my_processor|ctrl_readRegB[0]~0_combout ))) # (!\my_processor|dx1|B_in[6]~114_combout  & 
// (\my_processor|ctrl_readRegB[0]~0_combout  & (\my_regfile|gen_registers[13].regs|dffe6|q~q )))

	.dataa(\my_processor|dx1|B_in[6]~114_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datac(\my_regfile|gen_registers[13].regs|dffe6|q~q ),
	.datad(\my_regfile|gen_registers[15].regs|dffe6|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[6]~115_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[6]~115 .lut_mask = 16'hEA62;
defparam \my_processor|dx1|B_in[6]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N2
cycloneive_lcell_comb \my_processor|dx1|B_in[6]~108 (
// Equation(s):
// \my_processor|dx1|B_in[6]~108_combout  = (\my_processor|ctrl_readRegB[1]~1_combout  & ((\my_processor|ctrl_readRegB[0]~0_combout ) # ((\my_regfile|gen_registers[6].regs|dffe6|q~q )))) # (!\my_processor|ctrl_readRegB[1]~1_combout  & 
// (!\my_processor|ctrl_readRegB[0]~0_combout  & ((\my_regfile|gen_registers[4].regs|dffe6|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datac(\my_regfile|gen_registers[6].regs|dffe6|q~q ),
	.datad(\my_regfile|gen_registers[4].regs|dffe6|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[6]~108_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[6]~108 .lut_mask = 16'hB9A8;
defparam \my_processor|dx1|B_in[6]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N22
cycloneive_lcell_comb \my_processor|dx1|B_in[6]~109 (
// Equation(s):
// \my_processor|dx1|B_in[6]~109_combout  = (\my_processor|ctrl_readRegB[0]~0_combout  & ((\my_processor|dx1|B_in[6]~108_combout  & (\my_regfile|gen_registers[7].regs|dffe6|q~q )) # (!\my_processor|dx1|B_in[6]~108_combout  & 
// ((\my_regfile|gen_registers[5].regs|dffe6|q~q ))))) # (!\my_processor|ctrl_readRegB[0]~0_combout  & (((\my_processor|dx1|B_in[6]~108_combout ))))

	.dataa(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datab(\my_regfile|gen_registers[7].regs|dffe6|q~q ),
	.datac(\my_regfile|gen_registers[5].regs|dffe6|q~q ),
	.datad(\my_processor|dx1|B_in[6]~108_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[6]~109_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[6]~109 .lut_mask = 16'hDDA0;
defparam \my_processor|dx1|B_in[6]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N8
cycloneive_lcell_comb \my_processor|dx1|B_in[6]~110 (
// Equation(s):
// \my_processor|dx1|B_in[6]~110_combout  = (\my_processor|dx1|DXB|dffe5|q~11_combout  & (((\my_processor|dx1|DXB|dffe5|q~9_combout )))) # (!\my_processor|dx1|DXB|dffe5|q~11_combout  & ((\my_processor|dx1|DXB|dffe5|q~9_combout  & 
// ((\my_regfile|gen_registers[3].regs|dffe6|q~q ))) # (!\my_processor|dx1|DXB|dffe5|q~9_combout  & (\my_regfile|gen_registers[2].regs|dffe6|q~q ))))

	.dataa(\my_processor|dx1|DXB|dffe5|q~11_combout ),
	.datab(\my_regfile|gen_registers[2].regs|dffe6|q~q ),
	.datac(\my_regfile|gen_registers[3].regs|dffe6|q~q ),
	.datad(\my_processor|dx1|DXB|dffe5|q~9_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[6]~110_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[6]~110 .lut_mask = 16'hFA44;
defparam \my_processor|dx1|B_in[6]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N30
cycloneive_lcell_comb \my_processor|dx1|B_in[6]~111 (
// Equation(s):
// \my_processor|dx1|B_in[6]~111_combout  = (\my_processor|ctrl_readRegB[1]~1_combout  & (((\my_processor|ctrl_readRegB[0]~0_combout )))) # (!\my_processor|ctrl_readRegB[1]~1_combout  & ((\my_processor|ctrl_readRegB[0]~0_combout  & 
// ((\my_regfile|gen_registers[9].regs|dffe6|q~q ))) # (!\my_processor|ctrl_readRegB[0]~0_combout  & (\my_regfile|gen_registers[8].regs|dffe6|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datab(\my_regfile|gen_registers[8].regs|dffe6|q~q ),
	.datac(\my_regfile|gen_registers[9].regs|dffe6|q~q ),
	.datad(\my_processor|ctrl_readRegB[0]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[6]~111_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[6]~111 .lut_mask = 16'hFA44;
defparam \my_processor|dx1|B_in[6]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N0
cycloneive_lcell_comb \my_processor|dx1|B_in[6]~112 (
// Equation(s):
// \my_processor|dx1|B_in[6]~112_combout  = (\my_processor|dx1|B_in[6]~111_combout  & ((\my_regfile|gen_registers[11].regs|dffe6|q~q ) # ((!\my_processor|ctrl_readRegB[1]~1_combout )))) # (!\my_processor|dx1|B_in[6]~111_combout  & 
// (((\my_regfile|gen_registers[10].regs|dffe6|q~q  & \my_processor|ctrl_readRegB[1]~1_combout ))))

	.dataa(\my_processor|dx1|B_in[6]~111_combout ),
	.datab(\my_regfile|gen_registers[11].regs|dffe6|q~q ),
	.datac(\my_regfile|gen_registers[10].regs|dffe6|q~q ),
	.datad(\my_processor|ctrl_readRegB[1]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[6]~112_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[6]~112 .lut_mask = 16'hD8AA;
defparam \my_processor|dx1|B_in[6]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N10
cycloneive_lcell_comb \my_processor|dx1|B_in[6]~113 (
// Equation(s):
// \my_processor|dx1|B_in[6]~113_combout  = (\my_processor|dx1|DXB|dffe5|q~11_combout  & ((\my_processor|dx1|B_in[6]~110_combout  & ((\my_processor|dx1|B_in[6]~112_combout ))) # (!\my_processor|dx1|B_in[6]~110_combout  & 
// (\my_processor|dx1|B_in[6]~109_combout )))) # (!\my_processor|dx1|DXB|dffe5|q~11_combout  & (((\my_processor|dx1|B_in[6]~110_combout ))))

	.dataa(\my_processor|dx1|DXB|dffe5|q~11_combout ),
	.datab(\my_processor|dx1|B_in[6]~109_combout ),
	.datac(\my_processor|dx1|B_in[6]~110_combout ),
	.datad(\my_processor|dx1|B_in[6]~112_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[6]~113_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[6]~113 .lut_mask = 16'hF858;
defparam \my_processor|dx1|B_in[6]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N10
cycloneive_lcell_comb \my_processor|dx1|DXB|dffe6|q~0 (
// Equation(s):
// \my_processor|dx1|DXB|dffe6|q~0_combout  = (\my_processor|dx1|DXB|dffe5|q~12_combout  & (\my_processor|dx1|B_in[6]~115_combout )) # (!\my_processor|dx1|DXB|dffe5|q~12_combout  & ((\my_processor|dx1|B_in[6]~113_combout )))

	.dataa(\my_processor|dx1|DXB|dffe5|q~12_combout ),
	.datab(\my_processor|dx1|B_in[6]~115_combout ),
	.datac(gnd),
	.datad(\my_processor|dx1|B_in[6]~113_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|DXB|dffe6|q~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|DXB|dffe6|q~0 .lut_mask = 16'hDD88;
defparam \my_processor|dx1|DXB|dffe6|q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y31_N14
cycloneive_lcell_comb \my_processor|dx1|B_in[6]~116 (
// Equation(s):
// \my_processor|dx1|B_in[6]~116_combout  = (\my_processor|ctrl_readRegB[3]~3_combout  & (((\my_processor|ctrl_readRegB[2]~2_combout )))) # (!\my_processor|ctrl_readRegB[3]~3_combout  & ((\my_processor|ctrl_readRegB[2]~2_combout  & 
// ((\my_regfile|gen_registers[22].regs|dffe6|q~q ))) # (!\my_processor|ctrl_readRegB[2]~2_combout  & (\my_regfile|gen_registers[18].regs|dffe6|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datab(\my_regfile|gen_registers[18].regs|dffe6|q~q ),
	.datac(\my_regfile|gen_registers[22].regs|dffe6|q~q ),
	.datad(\my_processor|ctrl_readRegB[2]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[6]~116_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[6]~116 .lut_mask = 16'hFA44;
defparam \my_processor|dx1|B_in[6]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y31_N24
cycloneive_lcell_comb \my_processor|dx1|B_in[6]~117 (
// Equation(s):
// \my_processor|dx1|B_in[6]~117_combout  = (\my_processor|dx1|B_in[6]~116_combout  & (((\my_regfile|gen_registers[30].regs|dffe6|q~q ) # (!\my_processor|ctrl_readRegB[3]~3_combout )))) # (!\my_processor|dx1|B_in[6]~116_combout  & 
// (\my_regfile|gen_registers[26].regs|dffe6|q~q  & ((\my_processor|ctrl_readRegB[3]~3_combout ))))

	.dataa(\my_regfile|gen_registers[26].regs|dffe6|q~q ),
	.datab(\my_processor|dx1|B_in[6]~116_combout ),
	.datac(\my_regfile|gen_registers[30].regs|dffe6|q~q ),
	.datad(\my_processor|ctrl_readRegB[3]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[6]~117_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[6]~117 .lut_mask = 16'hE2CC;
defparam \my_processor|dx1|B_in[6]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y30_N8
cycloneive_lcell_comb \my_processor|dx1|B_in[6]~118 (
// Equation(s):
// \my_processor|dx1|B_in[6]~118_combout  = (\my_processor|ctrl_readRegB[2]~2_combout  & (((\my_processor|ctrl_readRegB[3]~3_combout )))) # (!\my_processor|ctrl_readRegB[2]~2_combout  & ((\my_processor|ctrl_readRegB[3]~3_combout  & 
// ((\my_regfile|gen_registers[25].regs|dffe6|q~q ))) # (!\my_processor|ctrl_readRegB[3]~3_combout  & (\my_regfile|gen_registers[17].regs|dffe6|q~q ))))

	.dataa(\my_regfile|gen_registers[17].regs|dffe6|q~q ),
	.datab(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datac(\my_regfile|gen_registers[25].regs|dffe6|q~q ),
	.datad(\my_processor|ctrl_readRegB[3]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[6]~118_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[6]~118 .lut_mask = 16'hFC22;
defparam \my_processor|dx1|B_in[6]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y30_N2
cycloneive_lcell_comb \my_processor|dx1|B_in[6]~119 (
// Equation(s):
// \my_processor|dx1|B_in[6]~119_combout  = (\my_processor|dx1|B_in[6]~118_combout  & (((\my_regfile|gen_registers[29].regs|dffe6|q~q )) # (!\my_processor|ctrl_readRegB[2]~2_combout ))) # (!\my_processor|dx1|B_in[6]~118_combout  & 
// (\my_processor|ctrl_readRegB[2]~2_combout  & (\my_regfile|gen_registers[21].regs|dffe6|q~q )))

	.dataa(\my_processor|dx1|B_in[6]~118_combout ),
	.datab(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datac(\my_regfile|gen_registers[21].regs|dffe6|q~q ),
	.datad(\my_regfile|gen_registers[29].regs|dffe6|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[6]~119_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[6]~119 .lut_mask = 16'hEA62;
defparam \my_processor|dx1|B_in[6]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N20
cycloneive_lcell_comb \my_processor|dx1|B_in[6]~120 (
// Equation(s):
// \my_processor|dx1|B_in[6]~120_combout  = (\my_processor|ctrl_readRegB[2]~2_combout  & (((\my_regfile|gen_registers[20].regs|dffe6|q~q ) # (\my_processor|ctrl_readRegB[3]~3_combout )))) # (!\my_processor|ctrl_readRegB[2]~2_combout  & 
// (\my_regfile|gen_registers[16].regs|dffe6|q~q  & ((!\my_processor|ctrl_readRegB[3]~3_combout ))))

	.dataa(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datab(\my_regfile|gen_registers[16].regs|dffe6|q~q ),
	.datac(\my_regfile|gen_registers[20].regs|dffe6|q~q ),
	.datad(\my_processor|ctrl_readRegB[3]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[6]~120_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[6]~120 .lut_mask = 16'hAAE4;
defparam \my_processor|dx1|B_in[6]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N18
cycloneive_lcell_comb \my_processor|dx1|B_in[6]~121 (
// Equation(s):
// \my_processor|dx1|B_in[6]~121_combout  = (\my_processor|dx1|B_in[6]~120_combout  & ((\my_regfile|gen_registers[28].regs|dffe6|q~q ) # ((!\my_processor|ctrl_readRegB[3]~3_combout )))) # (!\my_processor|dx1|B_in[6]~120_combout  & 
// (((\my_regfile|gen_registers[24].regs|dffe6|q~q  & \my_processor|ctrl_readRegB[3]~3_combout ))))

	.dataa(\my_regfile|gen_registers[28].regs|dffe6|q~q ),
	.datab(\my_processor|dx1|B_in[6]~120_combout ),
	.datac(\my_regfile|gen_registers[24].regs|dffe6|q~q ),
	.datad(\my_processor|ctrl_readRegB[3]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[6]~121_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[6]~121 .lut_mask = 16'hB8CC;
defparam \my_processor|dx1|B_in[6]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N14
cycloneive_lcell_comb \my_processor|dx1|B_in[6]~122 (
// Equation(s):
// \my_processor|dx1|B_in[6]~122_combout  = (\my_processor|ctrl_readRegB[0]~0_combout  & ((\my_processor|ctrl_readRegB[1]~1_combout ) # ((\my_processor|dx1|B_in[6]~119_combout )))) # (!\my_processor|ctrl_readRegB[0]~0_combout  & 
// (!\my_processor|ctrl_readRegB[1]~1_combout  & ((\my_processor|dx1|B_in[6]~121_combout ))))

	.dataa(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datac(\my_processor|dx1|B_in[6]~119_combout ),
	.datad(\my_processor|dx1|B_in[6]~121_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[6]~122_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[6]~122 .lut_mask = 16'hB9A8;
defparam \my_processor|dx1|B_in[6]~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N6
cycloneive_lcell_comb \my_processor|dx1|B_in[6]~123 (
// Equation(s):
// \my_processor|dx1|B_in[6]~123_combout  = (\my_processor|ctrl_readRegB[3]~3_combout  & (((\my_regfile|gen_registers[27].regs|dffe6|q~q ) # (\my_processor|ctrl_readRegB[2]~2_combout )))) # (!\my_processor|ctrl_readRegB[3]~3_combout  & 
// (\my_regfile|gen_registers[19].regs|dffe6|q~q  & ((!\my_processor|ctrl_readRegB[2]~2_combout ))))

	.dataa(\my_regfile|gen_registers[19].regs|dffe6|q~q ),
	.datab(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datac(\my_regfile|gen_registers[27].regs|dffe6|q~q ),
	.datad(\my_processor|ctrl_readRegB[2]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[6]~123_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[6]~123 .lut_mask = 16'hCCE2;
defparam \my_processor|dx1|B_in[6]~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N30
cycloneive_lcell_comb \my_processor|dx1|B_in[6]~124 (
// Equation(s):
// \my_processor|dx1|B_in[6]~124_combout  = (\my_processor|ctrl_readRegB[2]~2_combout  & ((\my_processor|dx1|B_in[6]~123_combout  & (\my_regfile|gen_registers[31].regs|dffe6|q~q )) # (!\my_processor|dx1|B_in[6]~123_combout  & 
// ((\my_regfile|gen_registers[23].regs|dffe6|q~q ))))) # (!\my_processor|ctrl_readRegB[2]~2_combout  & (\my_processor|dx1|B_in[6]~123_combout ))

	.dataa(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datab(\my_processor|dx1|B_in[6]~123_combout ),
	.datac(\my_regfile|gen_registers[31].regs|dffe6|q~q ),
	.datad(\my_regfile|gen_registers[23].regs|dffe6|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[6]~124_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[6]~124 .lut_mask = 16'hE6C4;
defparam \my_processor|dx1|B_in[6]~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N26
cycloneive_lcell_comb \my_processor|dx1|B_in[6]~125 (
// Equation(s):
// \my_processor|dx1|B_in[6]~125_combout  = (\my_processor|ctrl_readRegB[1]~1_combout  & ((\my_processor|dx1|B_in[6]~122_combout  & ((\my_processor|dx1|B_in[6]~124_combout ))) # (!\my_processor|dx1|B_in[6]~122_combout  & 
// (\my_processor|dx1|B_in[6]~117_combout )))) # (!\my_processor|ctrl_readRegB[1]~1_combout  & (((\my_processor|dx1|B_in[6]~122_combout ))))

	.dataa(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datab(\my_processor|dx1|B_in[6]~117_combout ),
	.datac(\my_processor|dx1|B_in[6]~122_combout ),
	.datad(\my_processor|dx1|B_in[6]~124_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[6]~125_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[6]~125 .lut_mask = 16'hF858;
defparam \my_processor|dx1|B_in[6]~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y24_N11
dffeas \my_processor|dx1|DXB|dffe6|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|DXB|dffe6|q~0_combout ),
	.asdata(\my_processor|dx1|B_in[6]~125_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\my_processor|dx1|DXB|dffe5|q~10_combout ),
	.sload(\my_processor|ctrl_readRegB[4]~4_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXB|dffe6|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXB|dffe6|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXB|dffe6|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N16
cycloneive_lcell_comb \my_processor|alu_B[6]~19 (
// Equation(s):
// \my_processor|alu_B[6]~19_combout  = (\my_processor|alu_B[30]~4_combout  & (((\my_processor|alu_B[30]~0_combout ) # (\my_processor|WM_bypass_data[6]~13_combout )))) # (!\my_processor|alu_B[30]~4_combout  & (\my_processor|dx1|DXB|dffe6|q~q  & 
// (!\my_processor|alu_B[30]~0_combout )))

	.dataa(\my_processor|dx1|DXB|dffe6|q~q ),
	.datab(\my_processor|alu_B[30]~4_combout ),
	.datac(\my_processor|alu_B[30]~0_combout ),
	.datad(\my_processor|WM_bypass_data[6]~13_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_B[6]~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_B[6]~19 .lut_mask = 16'hCEC2;
defparam \my_processor|alu_B[6]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N6
cycloneive_lcell_comb \my_processor|alu_B[6]~20 (
// Equation(s):
// \my_processor|alu_B[6]~20_combout  = (\my_processor|alu_B[30]~0_combout  & ((\my_processor|alu_B[6]~19_combout  & ((\my_processor|xm1|XMoutput|dffe6|q~q ))) # (!\my_processor|alu_B[6]~19_combout  & (\my_processor|dx1|DXIR|dffe6|q~q )))) # 
// (!\my_processor|alu_B[30]~0_combout  & (((\my_processor|alu_B[6]~19_combout ))))

	.dataa(\my_processor|alu_B[30]~0_combout ),
	.datab(\my_processor|dx1|DXIR|dffe6|q~q ),
	.datac(\my_processor|xm1|XMoutput|dffe6|q~q ),
	.datad(\my_processor|alu_B[6]~19_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_B[6]~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_B[6]~20 .lut_mask = 16'hF588;
defparam \my_processor|alu_B[6]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N30
cycloneive_lcell_comb \my_processor|aluer|addition|eba_0|xor_sum6 (
// Equation(s):
// \my_processor|aluer|addition|eba_0|xor_sum6~combout  = \my_processor|alu_B[6]~20_combout  $ (\my_processor|aluer|addition|eba_0|orc5~1_combout  $ (\my_processor|alu_A[6]~534_combout ))

	.dataa(\my_processor|alu_B[6]~20_combout ),
	.datab(\my_processor|aluer|addition|eba_0|orc5~1_combout ),
	.datac(gnd),
	.datad(\my_processor|alu_A[6]~534_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|addition|eba_0|xor_sum6~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|addition|eba_0|xor_sum6 .lut_mask = 16'h9966;
defparam \my_processor|aluer|addition|eba_0|xor_sum6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N26
cycloneive_lcell_comb \my_processor|aluer|subtraction|eba_0|xor6~0 (
// Equation(s):
// \my_processor|aluer|subtraction|eba_0|xor6~0_combout  = \my_processor|alu_B[6]~20_combout  $ (((\my_processor|A_bypass_MX_sel~3_combout  & (\my_processor|xm1|XMoutput|dffe6|q~q )) # (!\my_processor|A_bypass_MX_sel~3_combout  & 
// ((\my_processor|alu_A[6]~533_combout )))))

	.dataa(\my_processor|alu_B[6]~20_combout ),
	.datab(\my_processor|xm1|XMoutput|dffe6|q~q ),
	.datac(\my_processor|A_bypass_MX_sel~3_combout ),
	.datad(\my_processor|alu_A[6]~533_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|subtraction|eba_0|xor6~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|subtraction|eba_0|xor6~0 .lut_mask = 16'h656A;
defparam \my_processor|aluer|subtraction|eba_0|xor6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N8
cycloneive_lcell_comb \my_processor|aluer|subtraction|eba_0|xor_sum6 (
// Equation(s):
// \my_processor|aluer|subtraction|eba_0|xor_sum6~combout  = \my_processor|aluer|subtraction|eba_0|xor6~0_combout  $ (((\my_processor|aluer|subtraction|eba_0|orc4~combout  & ((\my_processor|alu_A[5]~555_combout ) # (!\my_processor|alu_B[5]~18_combout ))) # 
// (!\my_processor|aluer|subtraction|eba_0|orc4~combout  & (\my_processor|alu_A[5]~555_combout  & !\my_processor|alu_B[5]~18_combout ))))

	.dataa(\my_processor|aluer|subtraction|eba_0|orc4~combout ),
	.datab(\my_processor|alu_A[5]~555_combout ),
	.datac(\my_processor|alu_B[5]~18_combout ),
	.datad(\my_processor|aluer|subtraction|eba_0|xor6~0_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|subtraction|eba_0|xor_sum6~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|subtraction|eba_0|xor_sum6 .lut_mask = 16'h718E;
defparam \my_processor|aluer|subtraction|eba_0|xor_sum6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N14
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[6]~34 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[6]~34_combout  = (\my_processor|alu_op[1]~1_combout  & (((\my_processor|alu_op[0]~0_combout )))) # (!\my_processor|alu_op[1]~1_combout  & ((\my_processor|alu_op[0]~0_combout  & 
// ((!\my_processor|aluer|subtraction|eba_0|xor_sum6~combout ))) # (!\my_processor|alu_op[0]~0_combout  & (\my_processor|aluer|addition|eba_0|xor_sum6~combout ))))

	.dataa(\my_processor|alu_op[1]~1_combout ),
	.datab(\my_processor|aluer|addition|eba_0|xor_sum6~combout ),
	.datac(\my_processor|aluer|subtraction|eba_0|xor_sum6~combout ),
	.datad(\my_processor|alu_op[0]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[6]~34_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[6]~34 .lut_mask = 16'hAF44;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[6]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N26
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[6]~35 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[6]~35_combout  = (\my_processor|alu_B[6]~20_combout  & ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[6]~34_combout ) # ((\my_processor|alu_A[6]~534_combout  & 
// \my_processor|alu_op[1]~1_combout )))) # (!\my_processor|alu_B[6]~20_combout  & (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[6]~34_combout  & ((\my_processor|alu_A[6]~534_combout ) # (!\my_processor|alu_op[1]~1_combout ))))

	.dataa(\my_processor|alu_B[6]~20_combout ),
	.datab(\my_processor|alu_A[6]~534_combout ),
	.datac(\my_processor|alu_op[1]~1_combout ),
	.datad(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[6]~34_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[6]~35_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[6]~35 .lut_mask = 16'hEF80;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[6]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N18
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[2]~5 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[2]~5_combout  = (!\my_processor|dx1|DXIR|dffe10|q~q  & ((\my_processor|dx1|DXIR|dffe11|q~q  & (\my_processor|alu_A[22]~198_combout )) # (!\my_processor|dx1|DXIR|dffe11|q~q  & 
// ((\my_processor|alu_A[6]~534_combout )))))

	.dataa(\my_processor|dx1|DXIR|dffe10|q~q ),
	.datab(\my_processor|dx1|DXIR|dffe11|q~q ),
	.datac(\my_processor|alu_A[22]~198_combout ),
	.datad(\my_processor|alu_A[6]~534_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[2]~5 .lut_mask = 16'h5140;
defparam \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N12
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[2]~7 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[2]~7_combout  = (\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[2]~5_combout ) # ((\my_processor|dx1|DXIR|dffe10|q~q  & 
// \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[2]~6_combout ))

	.dataa(\my_processor|dx1|DXIR|dffe10|q~q ),
	.datab(gnd),
	.datac(\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[2]~6_combout ),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[2]~5_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[2]~7 .lut_mask = 16'hFFA0;
defparam \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N22
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[3]~7 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[3]~7_combout  = (\my_processor|dx1|DXIR|dffe9|q~q  & ((\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[6]~16_combout ))) # (!\my_processor|dx1|DXIR|dffe9|q~q  & 
// (\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[2]~7_combout ))

	.dataa(\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[2]~7_combout ),
	.datab(gnd),
	.datac(\my_processor|dx1|DXIR|dffe9|q~q ),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[6]~16_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[3]~7 .lut_mask = 16'hFA0A;
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N8
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[5]~12 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[5]~12_combout  = (\my_processor|dx1|DXIR|dffe8|q~q  & ((\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[5]~11_combout ))) # (!\my_processor|dx1|DXIR|dffe8|q~q  & 
// (\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[3]~7_combout ))

	.dataa(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[3]~7_combout ),
	.datab(gnd),
	.datac(\my_processor|dx1|DXIR|dffe8|q~q ),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[5]~11_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[5]~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[5]~12 .lut_mask = 16'hFA0A;
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[5]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N4
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[6]~36 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[6]~36_combout  = (\my_processor|dx1|DXIR|dffe7|q~q  & (((\my_processor|alu_op[0]~0_combout )))) # (!\my_processor|dx1|DXIR|dffe7|q~q  & ((\my_processor|alu_op[0]~0_combout  & 
// (\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[5]~12_combout )) # (!\my_processor|alu_op[0]~0_combout  & ((\my_processor|aluer|shift_logical_left|mux_one_shifted[7]~11_combout )))))

	.dataa(\my_processor|dx1|DXIR|dffe7|q~q ),
	.datab(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[5]~12_combout ),
	.datac(\my_processor|aluer|shift_logical_left|mux_one_shifted[7]~11_combout ),
	.datad(\my_processor|alu_op[0]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[6]~36_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[6]~36 .lut_mask = 16'hEE50;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[6]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N6
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[6]~37 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[6]~37_combout  = (\my_processor|dx1|DXIR|dffe7|q~q  & ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[6]~36_combout  & 
// ((\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[6]~14_combout ))) # (!\my_processor|aluer|mux_for_alu_out|mux_results|register_out[6]~36_combout  & (\my_processor|aluer|shift_logical_left|mux_one_shifted[6]~9_combout )))) # 
// (!\my_processor|dx1|DXIR|dffe7|q~q  & (((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[6]~36_combout ))))

	.dataa(\my_processor|aluer|shift_logical_left|mux_one_shifted[6]~9_combout ),
	.datab(\my_processor|dx1|DXIR|dffe7|q~q ),
	.datac(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[6]~36_combout ),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[6]~14_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[6]~37_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[6]~37 .lut_mask = 16'hF838;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[6]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N26
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[6]~38 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[6]~38_combout  = (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout  & ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[6]~37_combout ) # 
// ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[6]~35_combout  & \my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout )))) # (!\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout  & 
// (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[6]~35_combout  & (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout )))

	.dataa(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout ),
	.datab(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[6]~35_combout ),
	.datac(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout ),
	.datad(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[6]~37_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[6]~38_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[6]~38 .lut_mask = 16'hEAC0;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[6]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y27_N27
dffeas \my_processor|xm1|XMoutput|dffe6|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[6]~38_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|XMoutput|dffe6|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|XMoutput|dffe6|q .is_wysiwyg = "true";
defparam \my_processor|xm1|XMoutput|dffe6|q .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y30_N3
dffeas \my_processor|xm1|b|dffe5|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dx1|DXB|dffe5|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|b|dffe5|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|b|dffe5|q .is_wysiwyg = "true";
defparam \my_processor|xm1|b|dffe5|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y30_N2
cycloneive_lcell_comb \my_processor|data[5]~5 (
// Equation(s):
// \my_processor|data[5]~5_combout  = (\my_processor|WM_bypass~3_combout  & (\my_processor|WM_bypass_data[5]~11_combout )) # (!\my_processor|WM_bypass~3_combout  & ((\my_processor|xm1|b|dffe5|q~q )))

	.dataa(\my_processor|WM_bypass_data[5]~11_combout ),
	.datab(\my_processor|WM_bypass~3_combout ),
	.datac(\my_processor|xm1|b|dffe5|q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|data[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[5]~5 .lut_mask = 16'hB8B8;
defparam \my_processor|data[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y26_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\my_processor|xm1|XMcontrol|dffe5|q~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[5]~5_combout ,\my_processor|data[4]~4_combout }),
	.portaaddr({\my_processor|xm1|XMoutput|dffe11|q~q ,\my_processor|xm1|XMoutput|dffe10|q~q ,\my_processor|xm1|XMoutput|dffe9|q~q ,\my_processor|xm1|XMoutput|dffe8|q~q ,\my_processor|xm1|XMoutput|dffe7|q~q ,\my_processor|xm1|XMoutput|dffe6|q~q ,
\my_processor|xm1|XMoutput|dffe5|q~q ,\my_processor|xm1|XMoutput|dffe4|q~q ,\my_processor|xm1|XMoutput|dffe3|q~q ,\my_processor|xm1|XMoutput|dffe2|q~q ,\my_processor|xm1|XMoutput|dffe1|q~q ,\my_processor|xm1|XMoutput|dffe0|q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .init_file = "notes.mif";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_7ih1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003;
// synopsys translate_on

// Location: FF_X32_Y30_N7
dffeas \my_processor|mw1|MWmem|dffe5|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_dmem|altsyncram_component|auto_generated|q_a [5]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MWmem|dffe5|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MWmem|dffe5|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MWmem|dffe5|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y30_N0
cycloneive_lcell_comb \my_processor|WM_bypass_data[5]~10 (
// Equation(s):
// \my_processor|WM_bypass_data[5]~10_combout  = (!\my_processor|mw1|MWctrl|dffe18|q~q  & ((\my_processor|mw1|MWctrl|dffe16|q~q  & ((\my_processor|mw1|MWmem|dffe5|q~q ))) # (!\my_processor|mw1|MWctrl|dffe16|q~q  & (\my_processor|mw1|MWout|dffe5|q~q ))))

	.dataa(\my_processor|mw1|MWctrl|dffe16|q~q ),
	.datab(\my_processor|mw1|MWctrl|dffe18|q~q ),
	.datac(\my_processor|mw1|MWout|dffe5|q~q ),
	.datad(\my_processor|mw1|MWmem|dffe5|q~q ),
	.cin(gnd),
	.combout(\my_processor|WM_bypass_data[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|WM_bypass_data[5]~10 .lut_mask = 16'h3210;
defparam \my_processor|WM_bypass_data[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y30_N26
cycloneive_lcell_comb \my_processor|WM_bypass_data[5]~11 (
// Equation(s):
// \my_processor|WM_bypass_data[5]~11_combout  = (\my_processor|WM_bypass_data[5]~10_combout ) # ((\my_processor|mw1|MWctrl|dffe18|q~q  & \my_processor|mw1|MW_oldPC|dffe5|q~q ))

	.dataa(gnd),
	.datab(\my_processor|mw1|MWctrl|dffe18|q~q ),
	.datac(\my_processor|mw1|MW_oldPC|dffe5|q~q ),
	.datad(\my_processor|WM_bypass_data[5]~10_combout ),
	.cin(gnd),
	.combout(\my_processor|WM_bypass_data[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|WM_bypass_data[5]~11 .lut_mask = 16'hFFC0;
defparam \my_processor|WM_bypass_data[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y25_N27
dffeas \my_regfile|gen_registers[14].regs|dffe5|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[5]~11_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[14].regs|dffe5|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[14].regs|dffe5|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[14].regs|dffe5|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N4
cycloneive_lcell_comb \my_processor|alu_A[5]~541 (
// Equation(s):
// \my_processor|alu_A[5]~541_combout  = (\my_processor|FD_IR1|dffe18|q~q  & (((\my_processor|FD_IR1|dffe17|q~q )))) # (!\my_processor|FD_IR1|dffe18|q~q  & ((\my_processor|FD_IR1|dffe17|q~q  & (\my_regfile|gen_registers[13].regs|dffe5|q~q )) # 
// (!\my_processor|FD_IR1|dffe17|q~q  & ((\my_regfile|gen_registers[12].regs|dffe5|q~q )))))

	.dataa(\my_regfile|gen_registers[13].regs|dffe5|q~q ),
	.datab(\my_processor|FD_IR1|dffe18|q~q ),
	.datac(\my_regfile|gen_registers[12].regs|dffe5|q~q ),
	.datad(\my_processor|FD_IR1|dffe17|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[5]~541_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[5]~541 .lut_mask = 16'hEE30;
defparam \my_processor|alu_A[5]~541 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N2
cycloneive_lcell_comb \my_processor|alu_A[5]~542 (
// Equation(s):
// \my_processor|alu_A[5]~542_combout  = (\my_processor|alu_A[5]~541_combout  & (((\my_regfile|gen_registers[15].regs|dffe5|q~q ) # (!\my_processor|FD_IR1|dffe18|q~q )))) # (!\my_processor|alu_A[5]~541_combout  & (\my_regfile|gen_registers[14].regs|dffe5|q~q 
//  & ((\my_processor|FD_IR1|dffe18|q~q ))))

	.dataa(\my_regfile|gen_registers[14].regs|dffe5|q~q ),
	.datab(\my_processor|alu_A[5]~541_combout ),
	.datac(\my_regfile|gen_registers[15].regs|dffe5|q~q ),
	.datad(\my_processor|FD_IR1|dffe18|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[5]~542_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[5]~542 .lut_mask = 16'hE2CC;
defparam \my_processor|alu_A[5]~542 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N0
cycloneive_lcell_comb \my_processor|alu_A[5]~535 (
// Equation(s):
// \my_processor|alu_A[5]~535_combout  = (\my_processor|FD_IR1|dffe18|q~q  & (((\my_processor|FD_IR1|dffe17|q~q )))) # (!\my_processor|FD_IR1|dffe18|q~q  & ((\my_processor|FD_IR1|dffe17|q~q  & (\my_regfile|gen_registers[5].regs|dffe5|q~q )) # 
// (!\my_processor|FD_IR1|dffe17|q~q  & ((\my_regfile|gen_registers[4].regs|dffe5|q~q )))))

	.dataa(\my_regfile|gen_registers[5].regs|dffe5|q~q ),
	.datab(\my_processor|FD_IR1|dffe18|q~q ),
	.datac(\my_regfile|gen_registers[4].regs|dffe5|q~q ),
	.datad(\my_processor|FD_IR1|dffe17|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[5]~535_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[5]~535 .lut_mask = 16'hEE30;
defparam \my_processor|alu_A[5]~535 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N2
cycloneive_lcell_comb \my_processor|alu_A[5]~536 (
// Equation(s):
// \my_processor|alu_A[5]~536_combout  = (\my_processor|FD_IR1|dffe18|q~q  & ((\my_processor|alu_A[5]~535_combout  & ((\my_regfile|gen_registers[7].regs|dffe5|q~q ))) # (!\my_processor|alu_A[5]~535_combout  & (\my_regfile|gen_registers[6].regs|dffe5|q~q )))) 
// # (!\my_processor|FD_IR1|dffe18|q~q  & (((\my_processor|alu_A[5]~535_combout ))))

	.dataa(\my_regfile|gen_registers[6].regs|dffe5|q~q ),
	.datab(\my_processor|FD_IR1|dffe18|q~q ),
	.datac(\my_regfile|gen_registers[7].regs|dffe5|q~q ),
	.datad(\my_processor|alu_A[5]~535_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[5]~536_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[5]~536 .lut_mask = 16'hF388;
defparam \my_processor|alu_A[5]~536 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N14
cycloneive_lcell_comb \my_processor|alu_A[5]~537 (
// Equation(s):
// \my_processor|alu_A[5]~537_combout  = (\my_processor|alu_A[29]~6_combout  & ((\my_processor|alu_A[29]~7_combout ) # ((\my_processor|alu_A[5]~536_combout )))) # (!\my_processor|alu_A[29]~6_combout  & (!\my_processor|alu_A[29]~7_combout  & 
// (\my_regfile|gen_registers[2].regs|dffe5|q~q )))

	.dataa(\my_processor|alu_A[29]~6_combout ),
	.datab(\my_processor|alu_A[29]~7_combout ),
	.datac(\my_regfile|gen_registers[2].regs|dffe5|q~q ),
	.datad(\my_processor|alu_A[5]~536_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[5]~537_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[5]~537 .lut_mask = 16'hBA98;
defparam \my_processor|alu_A[5]~537 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N10
cycloneive_lcell_comb \my_processor|alu_A[5]~538 (
// Equation(s):
// \my_processor|alu_A[5]~538_combout  = (\my_processor|FD_IR1|dffe17|q~q  & (((\my_processor|FD_IR1|dffe18|q~q )))) # (!\my_processor|FD_IR1|dffe17|q~q  & ((\my_processor|FD_IR1|dffe18|q~q  & ((\my_regfile|gen_registers[10].regs|dffe5|q~q ))) # 
// (!\my_processor|FD_IR1|dffe18|q~q  & (\my_regfile|gen_registers[8].regs|dffe5|q~q ))))

	.dataa(\my_processor|FD_IR1|dffe17|q~q ),
	.datab(\my_regfile|gen_registers[8].regs|dffe5|q~q ),
	.datac(\my_regfile|gen_registers[10].regs|dffe5|q~q ),
	.datad(\my_processor|FD_IR1|dffe18|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[5]~538_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[5]~538 .lut_mask = 16'hFA44;
defparam \my_processor|alu_A[5]~538 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N18
cycloneive_lcell_comb \my_processor|alu_A[5]~539 (
// Equation(s):
// \my_processor|alu_A[5]~539_combout  = (\my_processor|FD_IR1|dffe17|q~q  & ((\my_processor|alu_A[5]~538_combout  & (\my_regfile|gen_registers[11].regs|dffe5|q~q )) # (!\my_processor|alu_A[5]~538_combout  & ((\my_regfile|gen_registers[9].regs|dffe5|q~q 
// ))))) # (!\my_processor|FD_IR1|dffe17|q~q  & (((\my_processor|alu_A[5]~538_combout ))))

	.dataa(\my_processor|FD_IR1|dffe17|q~q ),
	.datab(\my_regfile|gen_registers[11].regs|dffe5|q~q ),
	.datac(\my_regfile|gen_registers[9].regs|dffe5|q~q ),
	.datad(\my_processor|alu_A[5]~538_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[5]~539_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[5]~539 .lut_mask = 16'hDDA0;
defparam \my_processor|alu_A[5]~539 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N4
cycloneive_lcell_comb \my_processor|alu_A[5]~540 (
// Equation(s):
// \my_processor|alu_A[5]~540_combout  = (\my_processor|alu_A[29]~7_combout  & ((\my_processor|alu_A[5]~537_combout  & ((\my_processor|alu_A[5]~539_combout ))) # (!\my_processor|alu_A[5]~537_combout  & (\my_regfile|gen_registers[3].regs|dffe5|q~q )))) # 
// (!\my_processor|alu_A[29]~7_combout  & (((\my_processor|alu_A[5]~537_combout ))))

	.dataa(\my_regfile|gen_registers[3].regs|dffe5|q~q ),
	.datab(\my_processor|alu_A[29]~7_combout ),
	.datac(\my_processor|alu_A[5]~537_combout ),
	.datad(\my_processor|alu_A[5]~539_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[5]~540_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[5]~540 .lut_mask = 16'hF838;
defparam \my_processor|alu_A[5]~540 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N28
cycloneive_lcell_comb \my_processor|alu_A[5]~550 (
// Equation(s):
// \my_processor|alu_A[5]~550_combout  = (\my_processor|FD_IR1|dffe19|q~q  & (\my_processor|FD_IR1|dffe20|q~q )) # (!\my_processor|FD_IR1|dffe19|q~q  & ((\my_processor|FD_IR1|dffe20|q~q  & ((\my_regfile|gen_registers[27].regs|dffe5|q~q ))) # 
// (!\my_processor|FD_IR1|dffe20|q~q  & (\my_regfile|gen_registers[19].regs|dffe5|q~q ))))

	.dataa(\my_processor|FD_IR1|dffe19|q~q ),
	.datab(\my_processor|FD_IR1|dffe20|q~q ),
	.datac(\my_regfile|gen_registers[19].regs|dffe5|q~q ),
	.datad(\my_regfile|gen_registers[27].regs|dffe5|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[5]~550_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[5]~550 .lut_mask = 16'hDC98;
defparam \my_processor|alu_A[5]~550 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N24
cycloneive_lcell_comb \my_processor|alu_A[5]~551 (
// Equation(s):
// \my_processor|alu_A[5]~551_combout  = (\my_processor|FD_IR1|dffe19|q~q  & ((\my_processor|alu_A[5]~550_combout  & (\my_regfile|gen_registers[31].regs|dffe5|q~q )) # (!\my_processor|alu_A[5]~550_combout  & ((\my_regfile|gen_registers[23].regs|dffe5|q~q 
// ))))) # (!\my_processor|FD_IR1|dffe19|q~q  & (((\my_processor|alu_A[5]~550_combout ))))

	.dataa(\my_processor|FD_IR1|dffe19|q~q ),
	.datab(\my_regfile|gen_registers[31].regs|dffe5|q~q ),
	.datac(\my_regfile|gen_registers[23].regs|dffe5|q~q ),
	.datad(\my_processor|alu_A[5]~550_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[5]~551_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[5]~551 .lut_mask = 16'hDDA0;
defparam \my_processor|alu_A[5]~551 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N20
cycloneive_lcell_comb \my_processor|alu_A[5]~545 (
// Equation(s):
// \my_processor|alu_A[5]~545_combout  = (\my_processor|FD_IR1|dffe20|q~q  & (((\my_processor|FD_IR1|dffe19|q~q )))) # (!\my_processor|FD_IR1|dffe20|q~q  & ((\my_processor|FD_IR1|dffe19|q~q  & ((\my_regfile|gen_registers[22].regs|dffe5|q~q ))) # 
// (!\my_processor|FD_IR1|dffe19|q~q  & (\my_regfile|gen_registers[18].regs|dffe5|q~q ))))

	.dataa(\my_regfile|gen_registers[18].regs|dffe5|q~q ),
	.datab(\my_processor|FD_IR1|dffe20|q~q ),
	.datac(\my_processor|FD_IR1|dffe19|q~q ),
	.datad(\my_regfile|gen_registers[22].regs|dffe5|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[5]~545_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[5]~545 .lut_mask = 16'hF2C2;
defparam \my_processor|alu_A[5]~545 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N22
cycloneive_lcell_comb \my_processor|alu_A[5]~546 (
// Equation(s):
// \my_processor|alu_A[5]~546_combout  = (\my_processor|FD_IR1|dffe20|q~q  & ((\my_processor|alu_A[5]~545_combout  & ((\my_regfile|gen_registers[30].regs|dffe5|q~q ))) # (!\my_processor|alu_A[5]~545_combout  & (\my_regfile|gen_registers[26].regs|dffe5|q~q 
// )))) # (!\my_processor|FD_IR1|dffe20|q~q  & (((\my_processor|alu_A[5]~545_combout ))))

	.dataa(\my_processor|FD_IR1|dffe20|q~q ),
	.datab(\my_regfile|gen_registers[26].regs|dffe5|q~q ),
	.datac(\my_regfile|gen_registers[30].regs|dffe5|q~q ),
	.datad(\my_processor|alu_A[5]~545_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[5]~546_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[5]~546 .lut_mask = 16'hF588;
defparam \my_processor|alu_A[5]~546 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N28
cycloneive_lcell_comb \my_processor|alu_A[5]~547 (
// Equation(s):
// \my_processor|alu_A[5]~547_combout  = (\my_processor|FD_IR1|dffe19|q~q  & ((\my_regfile|gen_registers[20].regs|dffe5|q~q ) # ((\my_processor|FD_IR1|dffe20|q~q )))) # (!\my_processor|FD_IR1|dffe19|q~q  & (((\my_regfile|gen_registers[16].regs|dffe5|q~q  & 
// !\my_processor|FD_IR1|dffe20|q~q ))))

	.dataa(\my_regfile|gen_registers[20].regs|dffe5|q~q ),
	.datab(\my_processor|FD_IR1|dffe19|q~q ),
	.datac(\my_regfile|gen_registers[16].regs|dffe5|q~q ),
	.datad(\my_processor|FD_IR1|dffe20|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[5]~547_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[5]~547 .lut_mask = 16'hCCB8;
defparam \my_processor|alu_A[5]~547 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N10
cycloneive_lcell_comb \my_processor|alu_A[5]~548 (
// Equation(s):
// \my_processor|alu_A[5]~548_combout  = (\my_processor|FD_IR1|dffe20|q~q  & ((\my_processor|alu_A[5]~547_combout  & ((\my_regfile|gen_registers[28].regs|dffe5|q~q ))) # (!\my_processor|alu_A[5]~547_combout  & (\my_regfile|gen_registers[24].regs|dffe5|q~q 
// )))) # (!\my_processor|FD_IR1|dffe20|q~q  & (((\my_processor|alu_A[5]~547_combout ))))

	.dataa(\my_regfile|gen_registers[24].regs|dffe5|q~q ),
	.datab(\my_processor|FD_IR1|dffe20|q~q ),
	.datac(\my_regfile|gen_registers[28].regs|dffe5|q~q ),
	.datad(\my_processor|alu_A[5]~547_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[5]~548_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[5]~548 .lut_mask = 16'hF388;
defparam \my_processor|alu_A[5]~548 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N4
cycloneive_lcell_comb \my_processor|alu_A[5]~549 (
// Equation(s):
// \my_processor|alu_A[5]~549_combout  = (\my_processor|FD_IR1|dffe18|q~q  & ((\my_processor|FD_IR1|dffe17|q~q ) # ((\my_processor|alu_A[5]~546_combout )))) # (!\my_processor|FD_IR1|dffe18|q~q  & (!\my_processor|FD_IR1|dffe17|q~q  & 
// ((\my_processor|alu_A[5]~548_combout ))))

	.dataa(\my_processor|FD_IR1|dffe18|q~q ),
	.datab(\my_processor|FD_IR1|dffe17|q~q ),
	.datac(\my_processor|alu_A[5]~546_combout ),
	.datad(\my_processor|alu_A[5]~548_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[5]~549_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[5]~549 .lut_mask = 16'hB9A8;
defparam \my_processor|alu_A[5]~549 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y32_N10
cycloneive_lcell_comb \my_processor|alu_A[5]~543 (
// Equation(s):
// \my_processor|alu_A[5]~543_combout  = (\my_processor|FD_IR1|dffe19|q~q  & (((\my_processor|FD_IR1|dffe20|q~q )))) # (!\my_processor|FD_IR1|dffe19|q~q  & ((\my_processor|FD_IR1|dffe20|q~q  & (\my_regfile|gen_registers[25].regs|dffe5|q~q )) # 
// (!\my_processor|FD_IR1|dffe20|q~q  & ((\my_regfile|gen_registers[17].regs|dffe5|q~q )))))

	.dataa(\my_regfile|gen_registers[25].regs|dffe5|q~q ),
	.datab(\my_processor|FD_IR1|dffe19|q~q ),
	.datac(\my_regfile|gen_registers[17].regs|dffe5|q~q ),
	.datad(\my_processor|FD_IR1|dffe20|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[5]~543_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[5]~543 .lut_mask = 16'hEE30;
defparam \my_processor|alu_A[5]~543 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y32_N4
cycloneive_lcell_comb \my_processor|alu_A[5]~544 (
// Equation(s):
// \my_processor|alu_A[5]~544_combout  = (\my_processor|FD_IR1|dffe19|q~q  & ((\my_processor|alu_A[5]~543_combout  & (\my_regfile|gen_registers[29].regs|dffe5|q~q )) # (!\my_processor|alu_A[5]~543_combout  & ((\my_regfile|gen_registers[21].regs|dffe5|q~q 
// ))))) # (!\my_processor|FD_IR1|dffe19|q~q  & (((\my_processor|alu_A[5]~543_combout ))))

	.dataa(\my_processor|FD_IR1|dffe19|q~q ),
	.datab(\my_regfile|gen_registers[29].regs|dffe5|q~q ),
	.datac(\my_regfile|gen_registers[21].regs|dffe5|q~q ),
	.datad(\my_processor|alu_A[5]~543_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[5]~544_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[5]~544 .lut_mask = 16'hDDA0;
defparam \my_processor|alu_A[5]~544 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N18
cycloneive_lcell_comb \my_processor|alu_A[5]~552 (
// Equation(s):
// \my_processor|alu_A[5]~552_combout  = (\my_processor|FD_IR1|dffe17|q~q  & ((\my_processor|alu_A[5]~549_combout  & (\my_processor|alu_A[5]~551_combout )) # (!\my_processor|alu_A[5]~549_combout  & ((\my_processor|alu_A[5]~544_combout ))))) # 
// (!\my_processor|FD_IR1|dffe17|q~q  & (((\my_processor|alu_A[5]~549_combout ))))

	.dataa(\my_processor|alu_A[5]~551_combout ),
	.datab(\my_processor|FD_IR1|dffe17|q~q ),
	.datac(\my_processor|alu_A[5]~549_combout ),
	.datad(\my_processor|alu_A[5]~544_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[5]~552_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[5]~552 .lut_mask = 16'hBCB0;
defparam \my_processor|alu_A[5]~552 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N20
cycloneive_lcell_comb \my_processor|alu_A[5]~553 (
// Equation(s):
// \my_processor|alu_A[5]~553_combout  = (\my_processor|alu_A[0]~26_combout  & (((\my_processor|alu_A[29]~27_combout )))) # (!\my_processor|alu_A[0]~26_combout  & ((\my_processor|alu_A[29]~27_combout  & (\my_processor|WM_bypass_data[5]~11_combout )) # 
// (!\my_processor|alu_A[29]~27_combout  & ((\my_processor|alu_A[5]~552_combout )))))

	.dataa(\my_processor|alu_A[0]~26_combout ),
	.datab(\my_processor|WM_bypass_data[5]~11_combout ),
	.datac(\my_processor|alu_A[29]~27_combout ),
	.datad(\my_processor|alu_A[5]~552_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[5]~553_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[5]~553 .lut_mask = 16'hE5E0;
defparam \my_processor|alu_A[5]~553 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N2
cycloneive_lcell_comb \my_processor|alu_A[5]~554 (
// Equation(s):
// \my_processor|alu_A[5]~554_combout  = (\my_processor|alu_A[29]~15_combout  & ((\my_processor|alu_A[5]~553_combout  & (\my_processor|alu_A[5]~542_combout )) # (!\my_processor|alu_A[5]~553_combout  & ((\my_processor|alu_A[5]~540_combout ))))) # 
// (!\my_processor|alu_A[29]~15_combout  & (((\my_processor|alu_A[5]~553_combout ))))

	.dataa(\my_processor|alu_A[5]~542_combout ),
	.datab(\my_processor|alu_A[29]~15_combout ),
	.datac(\my_processor|alu_A[5]~540_combout ),
	.datad(\my_processor|alu_A[5]~553_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[5]~554_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[5]~554 .lut_mask = 16'hBBC0;
defparam \my_processor|alu_A[5]~554 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N16
cycloneive_lcell_comb \my_processor|alu_A[5]~555 (
// Equation(s):
// \my_processor|alu_A[5]~555_combout  = (\my_processor|A_bypass_MX_sel~3_combout  & (\my_processor|xm1|XMoutput|dffe5|q~q )) # (!\my_processor|A_bypass_MX_sel~3_combout  & ((\my_processor|alu_A[5]~554_combout )))

	.dataa(gnd),
	.datab(\my_processor|xm1|XMoutput|dffe5|q~q ),
	.datac(\my_processor|A_bypass_MX_sel~3_combout ),
	.datad(\my_processor|alu_A[5]~554_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[5]~555_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[5]~555 .lut_mask = 16'hCFC0;
defparam \my_processor|alu_A[5]~555 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y28_N24
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_one_shifted[8]~8 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_one_shifted[8]~8_combout  = (\my_processor|dx1|DXIR|dffe9|q~q  & ((\my_processor|alu_A[1]~639_combout ))) # (!\my_processor|dx1|DXIR|dffe9|q~q  & (\my_processor|alu_A[5]~555_combout ))

	.dataa(\my_processor|alu_A[5]~555_combout ),
	.datab(\my_processor|dx1|DXIR|dffe9|q~q ),
	.datac(gnd),
	.datad(\my_processor|alu_A[1]~639_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_one_shifted[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[8]~8 .lut_mask = 16'hEE22;
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N26
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_one_shifted[6]~9 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_one_shifted[6]~9_combout  = (\my_processor|aluer|shift_logical_left|mux_one_shifted[5]~5_combout  & ((\my_processor|dx1|DXIR|dffe8|q~q  & (\my_processor|alu_A[3]~597_combout )) # 
// (!\my_processor|dx1|DXIR|dffe8|q~q  & ((\my_processor|aluer|shift_logical_left|mux_one_shifted[8]~8_combout )))))

	.dataa(\my_processor|alu_A[3]~597_combout ),
	.datab(\my_processor|aluer|shift_logical_left|mux_one_shifted[5]~5_combout ),
	.datac(\my_processor|dx1|DXIR|dffe8|q~q ),
	.datad(\my_processor|aluer|shift_logical_left|mux_one_shifted[8]~8_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_one_shifted[6]~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[6]~9 .lut_mask = 16'h8C80;
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[6]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N30
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[5]~31 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[5]~31_combout  = (\my_processor|dx1|DXIR|dffe7|q~q  & (((\my_processor|alu_op[0]~0_combout )))) # (!\my_processor|dx1|DXIR|dffe7|q~q  & ((\my_processor|alu_op[0]~0_combout  & 
// ((\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[4]~10_combout ))) # (!\my_processor|alu_op[0]~0_combout  & (\my_processor|aluer|shift_logical_left|mux_one_shifted[6]~9_combout ))))

	.dataa(\my_processor|aluer|shift_logical_left|mux_one_shifted[6]~9_combout ),
	.datab(\my_processor|dx1|DXIR|dffe7|q~q ),
	.datac(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[4]~10_combout ),
	.datad(\my_processor|alu_op[0]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[5]~31_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[5]~31 .lut_mask = 16'hFC22;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[5]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N10
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_one_shifted[5]~7 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_one_shifted[5]~7_combout  = (\my_processor|aluer|shift_logical_left|mux_one_shifted[5]~5_combout  & ((\my_processor|dx1|DXIR|dffe8|q~q  & ((\my_processor|alu_A[2]~618_combout ))) # 
// (!\my_processor|dx1|DXIR|dffe8|q~q  & (\my_processor|aluer|shift_logical_left|mux_one_shifted[7]~6_combout ))))

	.dataa(\my_processor|aluer|shift_logical_left|mux_one_shifted[7]~6_combout ),
	.datab(\my_processor|dx1|DXIR|dffe8|q~q ),
	.datac(\my_processor|aluer|shift_logical_left|mux_one_shifted[5]~5_combout ),
	.datad(\my_processor|alu_A[2]~618_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_one_shifted[5]~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[5]~7 .lut_mask = 16'hE020;
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[5]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N10
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[5]~32 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[5]~32_combout  = (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[5]~31_combout  & (((\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[5]~12_combout )) # 
// (!\my_processor|dx1|DXIR|dffe7|q~q ))) # (!\my_processor|aluer|mux_for_alu_out|mux_results|register_out[5]~31_combout  & (\my_processor|dx1|DXIR|dffe7|q~q  & ((\my_processor|aluer|shift_logical_left|mux_one_shifted[5]~7_combout ))))

	.dataa(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[5]~31_combout ),
	.datab(\my_processor|dx1|DXIR|dffe7|q~q ),
	.datac(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[5]~12_combout ),
	.datad(\my_processor|aluer|shift_logical_left|mux_one_shifted[5]~7_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[5]~32_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[5]~32 .lut_mask = 16'hE6A2;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[5]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N28
cycloneive_lcell_comb \my_processor|aluer|subtraction|eba_0|xor_sum5 (
// Equation(s):
// \my_processor|aluer|subtraction|eba_0|xor_sum5~combout  = \my_processor|alu_B[5]~18_combout  $ (\my_processor|aluer|subtraction|eba_0|orc4~combout  $ (\my_processor|alu_A[5]~555_combout ))

	.dataa(\my_processor|alu_B[5]~18_combout ),
	.datab(gnd),
	.datac(\my_processor|aluer|subtraction|eba_0|orc4~combout ),
	.datad(\my_processor|alu_A[5]~555_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|subtraction|eba_0|xor_sum5~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|subtraction|eba_0|xor_sum5 .lut_mask = 16'hA55A;
defparam \my_processor|aluer|subtraction|eba_0|xor_sum5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N6
cycloneive_lcell_comb \my_processor|aluer|addition|eba_0|orc4~1 (
// Equation(s):
// \my_processor|aluer|addition|eba_0|orc4~1_combout  = (\my_processor|aluer|addition|eba_0|orc3~0_combout  & ((\my_processor|alu_A[4]~576_combout ) # (\my_processor|alu_B[4]~16_combout )))

	.dataa(\my_processor|aluer|addition|eba_0|orc3~0_combout ),
	.datab(gnd),
	.datac(\my_processor|alu_A[4]~576_combout ),
	.datad(\my_processor|alu_B[4]~16_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|addition|eba_0|orc4~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|addition|eba_0|orc4~1 .lut_mask = 16'hAAA0;
defparam \my_processor|aluer|addition|eba_0|orc4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N12
cycloneive_lcell_comb \my_processor|aluer|addition|eba_0|xor_sum5 (
// Equation(s):
// \my_processor|aluer|addition|eba_0|xor_sum5~combout  = \my_processor|alu_B[5]~18_combout  $ (\my_processor|alu_A[5]~555_combout  $ (((\my_processor|aluer|addition|eba_0|orc4~0_combout ) # (\my_processor|aluer|addition|eba_0|orc4~1_combout ))))

	.dataa(\my_processor|aluer|addition|eba_0|orc4~0_combout ),
	.datab(\my_processor|alu_B[5]~18_combout ),
	.datac(\my_processor|aluer|addition|eba_0|orc4~1_combout ),
	.datad(\my_processor|alu_A[5]~555_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|addition|eba_0|xor_sum5~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|addition|eba_0|xor_sum5 .lut_mask = 16'hC936;
defparam \my_processor|aluer|addition|eba_0|xor_sum5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N24
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[5]~29 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[5]~29_combout  = (\my_processor|alu_op[1]~1_combout  & (((\my_processor|alu_op[0]~0_combout )))) # (!\my_processor|alu_op[1]~1_combout  & ((\my_processor|alu_op[0]~0_combout  & 
// (!\my_processor|aluer|subtraction|eba_0|xor_sum5~combout )) # (!\my_processor|alu_op[0]~0_combout  & ((\my_processor|aluer|addition|eba_0|xor_sum5~combout )))))

	.dataa(\my_processor|alu_op[1]~1_combout ),
	.datab(\my_processor|aluer|subtraction|eba_0|xor_sum5~combout ),
	.datac(\my_processor|aluer|addition|eba_0|xor_sum5~combout ),
	.datad(\my_processor|alu_op[0]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[5]~29_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[5]~29 .lut_mask = 16'hBB50;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[5]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N10
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[5]~30 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[5]~30_combout  = (\my_processor|alu_op[1]~1_combout  & ((\my_processor|alu_A[5]~555_combout  & ((\my_processor|alu_B[5]~18_combout ) # 
// (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[5]~29_combout ))) # (!\my_processor|alu_A[5]~555_combout  & (\my_processor|alu_B[5]~18_combout  & \my_processor|aluer|mux_for_alu_out|mux_results|register_out[5]~29_combout )))) # 
// (!\my_processor|alu_op[1]~1_combout  & (((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[5]~29_combout ))))

	.dataa(\my_processor|alu_op[1]~1_combout ),
	.datab(\my_processor|alu_A[5]~555_combout ),
	.datac(\my_processor|alu_B[5]~18_combout ),
	.datad(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[5]~29_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[5]~30_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[5]~30 .lut_mask = 16'hFD80;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[5]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N4
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[5]~33 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[5]~33_combout  = (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout  & ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[5]~32_combout ) # 
// ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout  & \my_processor|aluer|mux_for_alu_out|mux_results|register_out[5]~30_combout )))) # (!\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout  & 
// (((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout  & \my_processor|aluer|mux_for_alu_out|mux_results|register_out[5]~30_combout ))))

	.dataa(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout ),
	.datab(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[5]~32_combout ),
	.datac(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout ),
	.datad(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[5]~30_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[5]~33_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[5]~33 .lut_mask = 16'hF888;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[5]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y27_N5
dffeas \my_processor|xm1|XMoutput|dffe5|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[5]~33_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|XMoutput|dffe5|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|XMoutput|dffe5|q .is_wysiwyg = "true";
defparam \my_processor|xm1|XMoutput|dffe5|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y32_N18
cycloneive_lcell_comb \my_processor|mw1|MWmem|dffe12|q~feeder (
// Equation(s):
// \my_processor|mw1|MWmem|dffe12|q~feeder_combout  = \my_dmem|altsyncram_component|auto_generated|q_a [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\my_processor|mw1|MWmem|dffe12|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mw1|MWmem|dffe12|q~feeder .lut_mask = 16'hFF00;
defparam \my_processor|mw1|MWmem|dffe12|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y32_N19
dffeas \my_processor|mw1|MWmem|dffe12|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|mw1|MWmem|dffe12|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MWmem|dffe12|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MWmem|dffe12|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MWmem|dffe12|q .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y32_N29
dffeas \my_processor|mw1|MWout|dffe12|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|xm1|XMoutput|dffe12|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MWout|dffe12|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MWout|dffe12|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MWout|dffe12|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y32_N28
cycloneive_lcell_comb \my_processor|WM_bypass_data[12]~24 (
// Equation(s):
// \my_processor|WM_bypass_data[12]~24_combout  = (!\my_processor|mw1|MWctrl|dffe18|q~q  & ((\my_processor|mw1|MWctrl|dffe16|q~q  & (\my_processor|mw1|MWmem|dffe12|q~q )) # (!\my_processor|mw1|MWctrl|dffe16|q~q  & ((\my_processor|mw1|MWout|dffe12|q~q )))))

	.dataa(\my_processor|mw1|MWctrl|dffe18|q~q ),
	.datab(\my_processor|mw1|MWmem|dffe12|q~q ),
	.datac(\my_processor|mw1|MWout|dffe12|q~q ),
	.datad(\my_processor|mw1|MWctrl|dffe16|q~q ),
	.cin(gnd),
	.combout(\my_processor|WM_bypass_data[12]~24_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|WM_bypass_data[12]~24 .lut_mask = 16'h4450;
defparam \my_processor|WM_bypass_data[12]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y32_N14
cycloneive_lcell_comb \my_processor|WM_bypass_data[12]~25 (
// Equation(s):
// \my_processor|WM_bypass_data[12]~25_combout  = (\my_processor|WM_bypass_data[12]~24_combout ) # ((\my_processor|mw1|MWctrl|dffe18|q~q  & \my_processor|mw1|MW_oldPC|dffe12|q~q ))

	.dataa(\my_processor|mw1|MWctrl|dffe18|q~q ),
	.datab(gnd),
	.datac(\my_processor|mw1|MW_oldPC|dffe12|q~q ),
	.datad(\my_processor|WM_bypass_data[12]~24_combout ),
	.cin(gnd),
	.combout(\my_processor|WM_bypass_data[12]~25_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|WM_bypass_data[12]~25 .lut_mask = 16'hFFA0;
defparam \my_processor|WM_bypass_data[12]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y21_N23
dffeas \my_regfile|gen_registers[9].regs|dffe12|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[12]~25_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[9].regs|dffe12|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[9].regs|dffe12|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[9].regs|dffe12|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N22
cycloneive_lcell_comb \my_processor|dx1|B_in[12]~219 (
// Equation(s):
// \my_processor|dx1|B_in[12]~219_combout  = (\my_processor|ctrl_readRegB[0]~0_combout  & ((\my_processor|ctrl_readRegB[1]~1_combout ) # ((\my_regfile|gen_registers[9].regs|dffe12|q~q )))) # (!\my_processor|ctrl_readRegB[0]~0_combout  & 
// (!\my_processor|ctrl_readRegB[1]~1_combout  & ((\my_regfile|gen_registers[8].regs|dffe12|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datac(\my_regfile|gen_registers[9].regs|dffe12|q~q ),
	.datad(\my_regfile|gen_registers[8].regs|dffe12|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[12]~219_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[12]~219 .lut_mask = 16'hB9A8;
defparam \my_processor|dx1|B_in[12]~219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N20
cycloneive_lcell_comb \my_processor|dx1|B_in[12]~220 (
// Equation(s):
// \my_processor|dx1|B_in[12]~220_combout  = (\my_processor|dx1|B_in[12]~219_combout  & (((\my_regfile|gen_registers[11].regs|dffe12|q~q )) # (!\my_processor|ctrl_readRegB[1]~1_combout ))) # (!\my_processor|dx1|B_in[12]~219_combout  & 
// (\my_processor|ctrl_readRegB[1]~1_combout  & (\my_regfile|gen_registers[10].regs|dffe12|q~q )))

	.dataa(\my_processor|dx1|B_in[12]~219_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datac(\my_regfile|gen_registers[10].regs|dffe12|q~q ),
	.datad(\my_regfile|gen_registers[11].regs|dffe12|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[12]~220_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[12]~220 .lut_mask = 16'hEA62;
defparam \my_processor|dx1|B_in[12]~220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N20
cycloneive_lcell_comb \my_processor|dx1|B_in[12]~218 (
// Equation(s):
// \my_processor|dx1|B_in[12]~218_combout  = (\my_processor|dx1|DXB|dffe5|q~9_combout  & (((\my_regfile|gen_registers[3].regs|dffe12|q~q ) # (\my_processor|dx1|DXB|dffe5|q~11_combout )))) # (!\my_processor|dx1|DXB|dffe5|q~9_combout  & 
// (\my_regfile|gen_registers[2].regs|dffe12|q~q  & ((!\my_processor|dx1|DXB|dffe5|q~11_combout ))))

	.dataa(\my_regfile|gen_registers[2].regs|dffe12|q~q ),
	.datab(\my_processor|dx1|DXB|dffe5|q~9_combout ),
	.datac(\my_regfile|gen_registers[3].regs|dffe12|q~q ),
	.datad(\my_processor|dx1|DXB|dffe5|q~11_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[12]~218_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[12]~218 .lut_mask = 16'hCCE2;
defparam \my_processor|dx1|B_in[12]~218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N20
cycloneive_lcell_comb \my_processor|dx1|B_in[12]~216 (
// Equation(s):
// \my_processor|dx1|B_in[12]~216_combout  = (\my_processor|ctrl_readRegB[1]~1_combout  & (((\my_regfile|gen_registers[6].regs|dffe12|q~q ) # (\my_processor|ctrl_readRegB[0]~0_combout )))) # (!\my_processor|ctrl_readRegB[1]~1_combout  & 
// (\my_regfile|gen_registers[4].regs|dffe12|q~q  & ((!\my_processor|ctrl_readRegB[0]~0_combout ))))

	.dataa(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datab(\my_regfile|gen_registers[4].regs|dffe12|q~q ),
	.datac(\my_regfile|gen_registers[6].regs|dffe12|q~q ),
	.datad(\my_processor|ctrl_readRegB[0]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[12]~216_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[12]~216 .lut_mask = 16'hAAE4;
defparam \my_processor|dx1|B_in[12]~216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N6
cycloneive_lcell_comb \my_processor|dx1|B_in[12]~217 (
// Equation(s):
// \my_processor|dx1|B_in[12]~217_combout  = (\my_processor|dx1|B_in[12]~216_combout  & ((\my_regfile|gen_registers[7].regs|dffe12|q~q ) # ((!\my_processor|ctrl_readRegB[0]~0_combout )))) # (!\my_processor|dx1|B_in[12]~216_combout  & 
// (((\my_regfile|gen_registers[5].regs|dffe12|q~q  & \my_processor|ctrl_readRegB[0]~0_combout ))))

	.dataa(\my_regfile|gen_registers[7].regs|dffe12|q~q ),
	.datab(\my_processor|dx1|B_in[12]~216_combout ),
	.datac(\my_regfile|gen_registers[5].regs|dffe12|q~q ),
	.datad(\my_processor|ctrl_readRegB[0]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[12]~217_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[12]~217 .lut_mask = 16'hB8CC;
defparam \my_processor|dx1|B_in[12]~217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N10
cycloneive_lcell_comb \my_processor|dx1|B_in[12]~221 (
// Equation(s):
// \my_processor|dx1|B_in[12]~221_combout  = (\my_processor|dx1|B_in[12]~218_combout  & ((\my_processor|dx1|B_in[12]~220_combout ) # ((!\my_processor|dx1|DXB|dffe5|q~11_combout )))) # (!\my_processor|dx1|B_in[12]~218_combout  & 
// (((\my_processor|dx1|DXB|dffe5|q~11_combout  & \my_processor|dx1|B_in[12]~217_combout ))))

	.dataa(\my_processor|dx1|B_in[12]~220_combout ),
	.datab(\my_processor|dx1|B_in[12]~218_combout ),
	.datac(\my_processor|dx1|DXB|dffe5|q~11_combout ),
	.datad(\my_processor|dx1|B_in[12]~217_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[12]~221_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[12]~221 .lut_mask = 16'hBC8C;
defparam \my_processor|dx1|B_in[12]~221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N28
cycloneive_lcell_comb \my_processor|dx1|B_in[12]~222 (
// Equation(s):
// \my_processor|dx1|B_in[12]~222_combout  = (\my_processor|ctrl_readRegB[1]~1_combout  & (((\my_regfile|gen_registers[14].regs|dffe12|q~q ) # (\my_processor|ctrl_readRegB[0]~0_combout )))) # (!\my_processor|ctrl_readRegB[1]~1_combout  & 
// (\my_regfile|gen_registers[12].regs|dffe12|q~q  & ((!\my_processor|ctrl_readRegB[0]~0_combout ))))

	.dataa(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datab(\my_regfile|gen_registers[12].regs|dffe12|q~q ),
	.datac(\my_regfile|gen_registers[14].regs|dffe12|q~q ),
	.datad(\my_processor|ctrl_readRegB[0]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[12]~222_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[12]~222 .lut_mask = 16'hAAE4;
defparam \my_processor|dx1|B_in[12]~222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N6
cycloneive_lcell_comb \my_processor|dx1|B_in[12]~223 (
// Equation(s):
// \my_processor|dx1|B_in[12]~223_combout  = (\my_processor|dx1|B_in[12]~222_combout  & ((\my_regfile|gen_registers[15].regs|dffe12|q~q ) # ((!\my_processor|ctrl_readRegB[0]~0_combout )))) # (!\my_processor|dx1|B_in[12]~222_combout  & 
// (((\my_regfile|gen_registers[13].regs|dffe12|q~q  & \my_processor|ctrl_readRegB[0]~0_combout ))))

	.dataa(\my_regfile|gen_registers[15].regs|dffe12|q~q ),
	.datab(\my_processor|dx1|B_in[12]~222_combout ),
	.datac(\my_regfile|gen_registers[13].regs|dffe12|q~q ),
	.datad(\my_processor|ctrl_readRegB[0]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[12]~223_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[12]~223 .lut_mask = 16'hB8CC;
defparam \my_processor|dx1|B_in[12]~223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N0
cycloneive_lcell_comb \my_processor|dx1|DXB|dffe12|q~0 (
// Equation(s):
// \my_processor|dx1|DXB|dffe12|q~0_combout  = (\my_processor|dx1|DXB|dffe5|q~12_combout  & ((\my_processor|dx1|B_in[12]~223_combout ))) # (!\my_processor|dx1|DXB|dffe5|q~12_combout  & (\my_processor|dx1|B_in[12]~221_combout ))

	.dataa(\my_processor|dx1|B_in[12]~221_combout ),
	.datab(\my_processor|dx1|B_in[12]~223_combout ),
	.datac(gnd),
	.datad(\my_processor|dx1|DXB|dffe5|q~12_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|DXB|dffe12|q~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|DXB|dffe12|q~0 .lut_mask = 16'hCCAA;
defparam \my_processor|dx1|DXB|dffe12|q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N28
cycloneive_lcell_comb \my_processor|dx1|B_in[12]~224 (
// Equation(s):
// \my_processor|dx1|B_in[12]~224_combout  = (\my_processor|ctrl_readRegB[2]~2_combout  & (((\my_regfile|gen_registers[22].regs|dffe12|q~q ) # (\my_processor|ctrl_readRegB[3]~3_combout )))) # (!\my_processor|ctrl_readRegB[2]~2_combout  & 
// (\my_regfile|gen_registers[18].regs|dffe12|q~q  & ((!\my_processor|ctrl_readRegB[3]~3_combout ))))

	.dataa(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datab(\my_regfile|gen_registers[18].regs|dffe12|q~q ),
	.datac(\my_regfile|gen_registers[22].regs|dffe12|q~q ),
	.datad(\my_processor|ctrl_readRegB[3]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[12]~224_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[12]~224 .lut_mask = 16'hAAE4;
defparam \my_processor|dx1|B_in[12]~224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N12
cycloneive_lcell_comb \my_processor|dx1|B_in[12]~225 (
// Equation(s):
// \my_processor|dx1|B_in[12]~225_combout  = (\my_processor|ctrl_readRegB[3]~3_combout  & ((\my_processor|dx1|B_in[12]~224_combout  & (\my_regfile|gen_registers[30].regs|dffe12|q~q )) # (!\my_processor|dx1|B_in[12]~224_combout  & 
// ((\my_regfile|gen_registers[26].regs|dffe12|q~q ))))) # (!\my_processor|ctrl_readRegB[3]~3_combout  & (\my_processor|dx1|B_in[12]~224_combout ))

	.dataa(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datab(\my_processor|dx1|B_in[12]~224_combout ),
	.datac(\my_regfile|gen_registers[30].regs|dffe12|q~q ),
	.datad(\my_regfile|gen_registers[26].regs|dffe12|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[12]~225_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[12]~225 .lut_mask = 16'hE6C4;
defparam \my_processor|dx1|B_in[12]~225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y29_N12
cycloneive_lcell_comb \my_processor|dx1|B_in[12]~228 (
// Equation(s):
// \my_processor|dx1|B_in[12]~228_combout  = (\my_processor|ctrl_readRegB[3]~3_combout  & (((\my_processor|ctrl_readRegB[2]~2_combout )))) # (!\my_processor|ctrl_readRegB[3]~3_combout  & ((\my_processor|ctrl_readRegB[2]~2_combout  & 
// ((\my_regfile|gen_registers[20].regs|dffe12|q~q ))) # (!\my_processor|ctrl_readRegB[2]~2_combout  & (\my_regfile|gen_registers[16].regs|dffe12|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datab(\my_regfile|gen_registers[16].regs|dffe12|q~q ),
	.datac(\my_regfile|gen_registers[20].regs|dffe12|q~q ),
	.datad(\my_processor|ctrl_readRegB[2]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[12]~228_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[12]~228 .lut_mask = 16'hFA44;
defparam \my_processor|dx1|B_in[12]~228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y29_N30
cycloneive_lcell_comb \my_processor|dx1|B_in[12]~229 (
// Equation(s):
// \my_processor|dx1|B_in[12]~229_combout  = (\my_processor|dx1|B_in[12]~228_combout  & (((\my_regfile|gen_registers[28].regs|dffe12|q~q )) # (!\my_processor|ctrl_readRegB[3]~3_combout ))) # (!\my_processor|dx1|B_in[12]~228_combout  & 
// (\my_processor|ctrl_readRegB[3]~3_combout  & (\my_regfile|gen_registers[24].regs|dffe12|q~q )))

	.dataa(\my_processor|dx1|B_in[12]~228_combout ),
	.datab(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datac(\my_regfile|gen_registers[24].regs|dffe12|q~q ),
	.datad(\my_regfile|gen_registers[28].regs|dffe12|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[12]~229_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[12]~229 .lut_mask = 16'hEA62;
defparam \my_processor|dx1|B_in[12]~229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y32_N8
cycloneive_lcell_comb \my_processor|dx1|B_in[12]~226 (
// Equation(s):
// \my_processor|dx1|B_in[12]~226_combout  = (\my_processor|ctrl_readRegB[3]~3_combout  & (((\my_regfile|gen_registers[25].regs|dffe12|q~q ) # (\my_processor|ctrl_readRegB[2]~2_combout )))) # (!\my_processor|ctrl_readRegB[3]~3_combout  & 
// (\my_regfile|gen_registers[17].regs|dffe12|q~q  & ((!\my_processor|ctrl_readRegB[2]~2_combout ))))

	.dataa(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datab(\my_regfile|gen_registers[17].regs|dffe12|q~q ),
	.datac(\my_regfile|gen_registers[25].regs|dffe12|q~q ),
	.datad(\my_processor|ctrl_readRegB[2]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[12]~226_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[12]~226 .lut_mask = 16'hAAE4;
defparam \my_processor|dx1|B_in[12]~226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y32_N0
cycloneive_lcell_comb \my_processor|dx1|B_in[12]~227 (
// Equation(s):
// \my_processor|dx1|B_in[12]~227_combout  = (\my_processor|ctrl_readRegB[2]~2_combout  & ((\my_processor|dx1|B_in[12]~226_combout  & ((\my_regfile|gen_registers[29].regs|dffe12|q~q ))) # (!\my_processor|dx1|B_in[12]~226_combout  & 
// (\my_regfile|gen_registers[21].regs|dffe12|q~q )))) # (!\my_processor|ctrl_readRegB[2]~2_combout  & (\my_processor|dx1|B_in[12]~226_combout ))

	.dataa(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datab(\my_processor|dx1|B_in[12]~226_combout ),
	.datac(\my_regfile|gen_registers[21].regs|dffe12|q~q ),
	.datad(\my_regfile|gen_registers[29].regs|dffe12|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[12]~227_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[12]~227 .lut_mask = 16'hEC64;
defparam \my_processor|dx1|B_in[12]~227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N28
cycloneive_lcell_comb \my_processor|dx1|B_in[12]~230 (
// Equation(s):
// \my_processor|dx1|B_in[12]~230_combout  = (\my_processor|ctrl_readRegB[0]~0_combout  & (((\my_processor|ctrl_readRegB[1]~1_combout ) # (\my_processor|dx1|B_in[12]~227_combout )))) # (!\my_processor|ctrl_readRegB[0]~0_combout  & 
// (\my_processor|dx1|B_in[12]~229_combout  & (!\my_processor|ctrl_readRegB[1]~1_combout )))

	.dataa(\my_processor|dx1|B_in[12]~229_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datac(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datad(\my_processor|dx1|B_in[12]~227_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[12]~230_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[12]~230 .lut_mask = 16'hCEC2;
defparam \my_processor|dx1|B_in[12]~230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N30
cycloneive_lcell_comb \my_processor|dx1|B_in[12]~231 (
// Equation(s):
// \my_processor|dx1|B_in[12]~231_combout  = (\my_processor|ctrl_readRegB[3]~3_combout  & (((\my_regfile|gen_registers[27].regs|dffe12|q~q ) # (\my_processor|ctrl_readRegB[2]~2_combout )))) # (!\my_processor|ctrl_readRegB[3]~3_combout  & 
// (\my_regfile|gen_registers[19].regs|dffe12|q~q  & ((!\my_processor|ctrl_readRegB[2]~2_combout ))))

	.dataa(\my_regfile|gen_registers[19].regs|dffe12|q~q ),
	.datab(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datac(\my_regfile|gen_registers[27].regs|dffe12|q~q ),
	.datad(\my_processor|ctrl_readRegB[2]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[12]~231_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[12]~231 .lut_mask = 16'hCCE2;
defparam \my_processor|dx1|B_in[12]~231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N22
cycloneive_lcell_comb \my_processor|dx1|B_in[12]~232 (
// Equation(s):
// \my_processor|dx1|B_in[12]~232_combout  = (\my_processor|dx1|B_in[12]~231_combout  & (((\my_regfile|gen_registers[31].regs|dffe12|q~q ) # (!\my_processor|ctrl_readRegB[2]~2_combout )))) # (!\my_processor|dx1|B_in[12]~231_combout  & 
// (\my_regfile|gen_registers[23].regs|dffe12|q~q  & ((\my_processor|ctrl_readRegB[2]~2_combout ))))

	.dataa(\my_processor|dx1|B_in[12]~231_combout ),
	.datab(\my_regfile|gen_registers[23].regs|dffe12|q~q ),
	.datac(\my_regfile|gen_registers[31].regs|dffe12|q~q ),
	.datad(\my_processor|ctrl_readRegB[2]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[12]~232_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[12]~232 .lut_mask = 16'hE4AA;
defparam \my_processor|dx1|B_in[12]~232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N14
cycloneive_lcell_comb \my_processor|dx1|B_in[12]~233 (
// Equation(s):
// \my_processor|dx1|B_in[12]~233_combout  = (\my_processor|ctrl_readRegB[1]~1_combout  & ((\my_processor|dx1|B_in[12]~230_combout  & ((\my_processor|dx1|B_in[12]~232_combout ))) # (!\my_processor|dx1|B_in[12]~230_combout  & 
// (\my_processor|dx1|B_in[12]~225_combout )))) # (!\my_processor|ctrl_readRegB[1]~1_combout  & (((\my_processor|dx1|B_in[12]~230_combout ))))

	.dataa(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datab(\my_processor|dx1|B_in[12]~225_combout ),
	.datac(\my_processor|dx1|B_in[12]~230_combout ),
	.datad(\my_processor|dx1|B_in[12]~232_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[12]~233_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[12]~233 .lut_mask = 16'hF858;
defparam \my_processor|dx1|B_in[12]~233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y24_N1
dffeas \my_processor|dx1|DXB|dffe12|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|DXB|dffe12|q~0_combout ),
	.asdata(\my_processor|dx1|B_in[12]~233_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\my_processor|dx1|DXB|dffe5|q~10_combout ),
	.sload(\my_processor|ctrl_readRegB[4]~4_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXB|dffe12|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXB|dffe12|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXB|dffe12|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N18
cycloneive_lcell_comb \my_processor|alu_B[12]~31 (
// Equation(s):
// \my_processor|alu_B[12]~31_combout  = (\my_processor|alu_B[30]~4_combout  & (((\my_processor|alu_B[30]~0_combout ) # (\my_processor|WM_bypass_data[12]~25_combout )))) # (!\my_processor|alu_B[30]~4_combout  & (\my_processor|dx1|DXB|dffe12|q~q  & 
// (!\my_processor|alu_B[30]~0_combout )))

	.dataa(\my_processor|alu_B[30]~4_combout ),
	.datab(\my_processor|dx1|DXB|dffe12|q~q ),
	.datac(\my_processor|alu_B[30]~0_combout ),
	.datad(\my_processor|WM_bypass_data[12]~25_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_B[12]~31_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_B[12]~31 .lut_mask = 16'hAEA4;
defparam \my_processor|alu_B[12]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N28
cycloneive_lcell_comb \my_processor|alu_B[12]~32 (
// Equation(s):
// \my_processor|alu_B[12]~32_combout  = (\my_processor|alu_B[30]~0_combout  & ((\my_processor|alu_B[12]~31_combout  & ((\my_processor|xm1|XMoutput|dffe12|q~q ))) # (!\my_processor|alu_B[12]~31_combout  & (\my_processor|dx1|DXIR|dffe12|q~q )))) # 
// (!\my_processor|alu_B[30]~0_combout  & (((\my_processor|alu_B[12]~31_combout ))))

	.dataa(\my_processor|dx1|DXIR|dffe12|q~q ),
	.datab(\my_processor|xm1|XMoutput|dffe12|q~q ),
	.datac(\my_processor|alu_B[30]~0_combout ),
	.datad(\my_processor|alu_B[12]~31_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_B[12]~32_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_B[12]~32 .lut_mask = 16'hCFA0;
defparam \my_processor|alu_B[12]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y30_N26
cycloneive_lcell_comb \my_processor|aluer|addition|eba_1|xor_sum4 (
// Equation(s):
// \my_processor|aluer|addition|eba_1|xor_sum4~combout  = \my_processor|aluer|addition|eba_1|orc3~0_combout  $ (\my_processor|alu_A[12]~408_combout  $ (\my_processor|alu_B[12]~32_combout ))

	.dataa(gnd),
	.datab(\my_processor|aluer|addition|eba_1|orc3~0_combout ),
	.datac(\my_processor|alu_A[12]~408_combout ),
	.datad(\my_processor|alu_B[12]~32_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|addition|eba_1|xor_sum4~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|addition|eba_1|xor_sum4 .lut_mask = 16'hC33C;
defparam \my_processor|aluer|addition|eba_1|xor_sum4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N12
cycloneive_lcell_comb \my_processor|aluer|subtraction|eba_1|xor_sum4 (
// Equation(s):
// \my_processor|aluer|subtraction|eba_1|xor_sum4~combout  = \my_processor|alu_B[12]~32_combout  $ (\my_processor|aluer|subtraction|eba_1|orc3~combout  $ (\my_processor|alu_A[12]~408_combout ))

	.dataa(gnd),
	.datab(\my_processor|alu_B[12]~32_combout ),
	.datac(\my_processor|aluer|subtraction|eba_1|orc3~combout ),
	.datad(\my_processor|alu_A[12]~408_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|subtraction|eba_1|xor_sum4~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|subtraction|eba_1|xor_sum4 .lut_mask = 16'hC33C;
defparam \my_processor|aluer|subtraction|eba_1|xor_sum4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y30_N16
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[12]~154 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[12]~154_combout  = (\my_processor|alu_op[0]~0_combout  & (((\my_processor|alu_op[1]~1_combout ) # (!\my_processor|aluer|subtraction|eba_1|xor_sum4~combout )))) # 
// (!\my_processor|alu_op[0]~0_combout  & (\my_processor|aluer|addition|eba_1|xor_sum4~combout  & (!\my_processor|alu_op[1]~1_combout )))

	.dataa(\my_processor|aluer|addition|eba_1|xor_sum4~combout ),
	.datab(\my_processor|alu_op[0]~0_combout ),
	.datac(\my_processor|alu_op[1]~1_combout ),
	.datad(\my_processor|aluer|subtraction|eba_1|xor_sum4~combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[12]~154_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[12]~154 .lut_mask = 16'hC2CE;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[12]~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y30_N18
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[12]~155 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[12]~155_combout  = (\my_processor|alu_B[12]~32_combout  & ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[12]~154_combout ) # ((\my_processor|alu_A[12]~408_combout  & 
// \my_processor|alu_op[1]~1_combout )))) # (!\my_processor|alu_B[12]~32_combout  & (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[12]~154_combout  & ((\my_processor|alu_A[12]~408_combout ) # (!\my_processor|alu_op[1]~1_combout ))))

	.dataa(\my_processor|alu_B[12]~32_combout ),
	.datab(\my_processor|alu_A[12]~408_combout ),
	.datac(\my_processor|alu_op[1]~1_combout ),
	.datad(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[12]~154_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[12]~155_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[12]~155 .lut_mask = 16'hEF80;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[12]~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N8
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[11]~21 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[11]~21_combout  = (\my_processor|dx1|DXIR|dffe8|q~q  & (\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[12]~11_combout )) # (!\my_processor|dx1|DXIR|dffe8|q~q  & 
// ((\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[10]~7_combout )))

	.dataa(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[12]~11_combout ),
	.datab(gnd),
	.datac(\my_processor|dx1|DXIR|dffe8|q~q ),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[10]~7_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[11]~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[11]~21 .lut_mask = 16'hAFA0;
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[11]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N0
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[12]~156 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[12]~156_combout  = (\my_processor|dx1|DXIR|dffe7|q~q  & (\my_processor|alu_op[0]~0_combout )) # (!\my_processor|dx1|DXIR|dffe7|q~q  & ((\my_processor|alu_op[0]~0_combout  & 
// (\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[11]~21_combout )) # (!\my_processor|alu_op[0]~0_combout  & ((\my_processor|aluer|shift_logical_left|mux_one_shifted[13]~43_combout )))))

	.dataa(\my_processor|dx1|DXIR|dffe7|q~q ),
	.datab(\my_processor|alu_op[0]~0_combout ),
	.datac(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[11]~21_combout ),
	.datad(\my_processor|aluer|shift_logical_left|mux_one_shifted[13]~43_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[12]~156_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[12]~156 .lut_mask = 16'hD9C8;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[12]~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y28_N4
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_one_shifted[12]~19 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_one_shifted[12]~19_combout  = (\my_processor|aluer|shift_logical_left|mux_one_shifted[11]~17_combout  & ((\my_processor|dx1|DXIR|dffe8|q~q  & ((\my_processor|aluer|shift_logical_left|mux_two_shifted[11]~5_combout 
// ))) # (!\my_processor|dx1|DXIR|dffe8|q~q  & (\my_processor|aluer|shift_logical_left|mux_two_shifted[13]~9_combout ))))

	.dataa(\my_processor|aluer|shift_logical_left|mux_two_shifted[13]~9_combout ),
	.datab(\my_processor|aluer|shift_logical_left|mux_two_shifted[11]~5_combout ),
	.datac(\my_processor|dx1|DXIR|dffe8|q~q ),
	.datad(\my_processor|aluer|shift_logical_left|mux_one_shifted[11]~17_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_one_shifted[12]~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[12]~19 .lut_mask = 16'hCA00;
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[12]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N26
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[12]~157 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[12]~157_combout  = (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[12]~156_combout  & ((\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[12]~65_combout ) # 
// ((!\my_processor|dx1|DXIR|dffe7|q~q )))) # (!\my_processor|aluer|mux_for_alu_out|mux_results|register_out[12]~156_combout  & (((\my_processor|dx1|DXIR|dffe7|q~q  & \my_processor|aluer|shift_logical_left|mux_one_shifted[12]~19_combout ))))

	.dataa(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[12]~65_combout ),
	.datab(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[12]~156_combout ),
	.datac(\my_processor|dx1|DXIR|dffe7|q~q ),
	.datad(\my_processor|aluer|shift_logical_left|mux_one_shifted[12]~19_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[12]~157_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[12]~157 .lut_mask = 16'hBC8C;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[12]~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N14
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[12]~158 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[12]~158_combout  = (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout  & ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[12]~157_combout ) # 
// ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[12]~155_combout  & \my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout )))) # (!\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout  & 
// (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[12]~155_combout  & (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout )))

	.dataa(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout ),
	.datab(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[12]~155_combout ),
	.datac(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout ),
	.datad(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[12]~157_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[12]~158_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[12]~158 .lut_mask = 16'hEAC0;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[12]~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y28_N15
dffeas \my_processor|xm1|XMoutput|dffe12|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[12]~158_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|XMoutput|dffe12|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|XMoutput|dffe12|q .is_wysiwyg = "true";
defparam \my_processor|xm1|XMoutput|dffe12|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N0
cycloneive_lcell_comb \my_processor|alu_A[12]~408 (
// Equation(s):
// \my_processor|alu_A[12]~408_combout  = (\my_processor|A_bypass_MX_sel~3_combout  & (\my_processor|xm1|XMoutput|dffe12|q~q )) # (!\my_processor|A_bypass_MX_sel~3_combout  & ((\my_processor|alu_A[12]~407_combout )))

	.dataa(gnd),
	.datab(\my_processor|xm1|XMoutput|dffe12|q~q ),
	.datac(\my_processor|A_bypass_MX_sel~3_combout ),
	.datad(\my_processor|alu_A[12]~407_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[12]~408_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[12]~408 .lut_mask = 16'hCFC0;
defparam \my_processor|alu_A[12]~408 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N18
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_two_shifted[14]~29 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_two_shifted[14]~29_combout  = (\my_processor|dx1|DXIR|dffe10|q~q  & ((\my_processor|alu_A[4]~576_combout ))) # (!\my_processor|dx1|DXIR|dffe10|q~q  & (\my_processor|alu_A[12]~408_combout ))

	.dataa(\my_processor|alu_A[12]~408_combout ),
	.datab(gnd),
	.datac(\my_processor|alu_A[4]~576_combout ),
	.datad(\my_processor|dx1|DXIR|dffe10|q~q ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_two_shifted[14]~29_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_two_shifted[14]~29 .lut_mask = 16'hF0AA;
defparam \my_processor|aluer|shift_logical_left|mux_two_shifted[14]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N20
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_two_shifted[18]~30 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_two_shifted[18]~30_combout  = (\my_processor|dx1|DXIR|dffe9|q~q  & (!\my_processor|dx1|DXIR|dffe11|q~q  & (\my_processor|aluer|shift_logical_left|mux_two_shifted[14]~29_combout ))) # 
// (!\my_processor|dx1|DXIR|dffe9|q~q  & (((\my_processor|aluer|shift_logical_left|mux_four_shifted[20]~17_combout ))))

	.dataa(\my_processor|dx1|DXIR|dffe11|q~q ),
	.datab(\my_processor|aluer|shift_logical_left|mux_two_shifted[14]~29_combout ),
	.datac(\my_processor|dx1|DXIR|dffe9|q~q ),
	.datad(\my_processor|aluer|shift_logical_left|mux_four_shifted[20]~17_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_two_shifted[18]~30_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_two_shifted[18]~30 .lut_mask = 16'h4F40;
defparam \my_processor|aluer|shift_logical_left|mux_two_shifted[18]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N2
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_one_shifted[19]~36 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_one_shifted[19]~36_combout  = (\my_processor|dx1|DXIR|dffe8|q~q  & (\my_processor|aluer|shift_logical_left|mux_two_shifted[18]~30_combout )) # (!\my_processor|dx1|DXIR|dffe8|q~q  & 
// ((\my_processor|aluer|shift_logical_left|mux_two_shifted[20]~26_combout )))

	.dataa(gnd),
	.datab(\my_processor|aluer|shift_logical_left|mux_two_shifted[18]~30_combout ),
	.datac(\my_processor|dx1|DXIR|dffe8|q~q ),
	.datad(\my_processor|aluer|shift_logical_left|mux_two_shifted[20]~26_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_one_shifted[19]~36_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[19]~36 .lut_mask = 16'hCFC0;
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[19]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N2
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[19]~121 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[19]~121_combout  = (\my_processor|dx1|DXIR|dffe7|q~q  & (((\my_processor|alu_op[0]~0_combout )))) # (!\my_processor|dx1|DXIR|dffe7|q~q  & ((\my_processor|alu_op[0]~0_combout  & 
// (\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[18]~52_combout )) # (!\my_processor|alu_op[0]~0_combout  & ((\my_processor|aluer|shift_logical_left|mux_one_shifted[20]~35_combout )))))

	.dataa(\my_processor|dx1|DXIR|dffe7|q~q ),
	.datab(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[18]~52_combout ),
	.datac(\my_processor|alu_op[0]~0_combout ),
	.datad(\my_processor|aluer|shift_logical_left|mux_one_shifted[20]~35_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[19]~121_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[19]~121 .lut_mask = 16'hE5E0;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[19]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N8
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[19]~122 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[19]~122_combout  = (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[19]~121_combout  & (((\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[19]~50_combout ) # 
// (!\my_processor|dx1|DXIR|dffe7|q~q )))) # (!\my_processor|aluer|mux_for_alu_out|mux_results|register_out[19]~121_combout  & (\my_processor|aluer|shift_logical_left|mux_one_shifted[19]~36_combout  & (\my_processor|dx1|DXIR|dffe7|q~q )))

	.dataa(\my_processor|aluer|shift_logical_left|mux_one_shifted[19]~36_combout ),
	.datab(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[19]~121_combout ),
	.datac(\my_processor|dx1|DXIR|dffe7|q~q ),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[19]~50_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[19]~122_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[19]~122 .lut_mask = 16'hEC2C;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[19]~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N8
cycloneive_lcell_comb \my_processor|alu_A[19]~247 (
// Equation(s):
// \my_processor|alu_A[19]~247_combout  = (\my_processor|FD_IR1|dffe17|q~q  & ((\my_regfile|gen_registers[13].regs|dffe19|q~q ) # ((\my_processor|FD_IR1|dffe18|q~q )))) # (!\my_processor|FD_IR1|dffe17|q~q  & (((\my_regfile|gen_registers[12].regs|dffe19|q~q  
// & !\my_processor|FD_IR1|dffe18|q~q ))))

	.dataa(\my_regfile|gen_registers[13].regs|dffe19|q~q ),
	.datab(\my_processor|FD_IR1|dffe17|q~q ),
	.datac(\my_regfile|gen_registers[12].regs|dffe19|q~q ),
	.datad(\my_processor|FD_IR1|dffe18|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[19]~247_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[19]~247 .lut_mask = 16'hCCB8;
defparam \my_processor|alu_A[19]~247 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N10
cycloneive_lcell_comb \my_processor|alu_A[19]~248 (
// Equation(s):
// \my_processor|alu_A[19]~248_combout  = (\my_processor|FD_IR1|dffe18|q~q  & ((\my_processor|alu_A[19]~247_combout  & (\my_regfile|gen_registers[15].regs|dffe19|q~q )) # (!\my_processor|alu_A[19]~247_combout  & 
// ((\my_regfile|gen_registers[14].regs|dffe19|q~q ))))) # (!\my_processor|FD_IR1|dffe18|q~q  & (\my_processor|alu_A[19]~247_combout ))

	.dataa(\my_processor|FD_IR1|dffe18|q~q ),
	.datab(\my_processor|alu_A[19]~247_combout ),
	.datac(\my_regfile|gen_registers[15].regs|dffe19|q~q ),
	.datad(\my_regfile|gen_registers[14].regs|dffe19|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[19]~248_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[19]~248 .lut_mask = 16'hE6C4;
defparam \my_processor|alu_A[19]~248 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N10
cycloneive_lcell_comb \my_processor|alu_A[19]~241 (
// Equation(s):
// \my_processor|alu_A[19]~241_combout  = (\my_processor|FD_IR1|dffe17|q~q  & ((\my_regfile|gen_registers[5].regs|dffe19|q~q ) # ((\my_processor|FD_IR1|dffe18|q~q )))) # (!\my_processor|FD_IR1|dffe17|q~q  & (((\my_regfile|gen_registers[4].regs|dffe19|q~q  & 
// !\my_processor|FD_IR1|dffe18|q~q ))))

	.dataa(\my_processor|FD_IR1|dffe17|q~q ),
	.datab(\my_regfile|gen_registers[5].regs|dffe19|q~q ),
	.datac(\my_regfile|gen_registers[4].regs|dffe19|q~q ),
	.datad(\my_processor|FD_IR1|dffe18|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[19]~241_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[19]~241 .lut_mask = 16'hAAD8;
defparam \my_processor|alu_A[19]~241 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N12
cycloneive_lcell_comb \my_processor|alu_A[19]~242 (
// Equation(s):
// \my_processor|alu_A[19]~242_combout  = (\my_processor|FD_IR1|dffe18|q~q  & ((\my_processor|alu_A[19]~241_combout  & (\my_regfile|gen_registers[7].regs|dffe19|q~q )) # (!\my_processor|alu_A[19]~241_combout  & ((\my_regfile|gen_registers[6].regs|dffe19|q~q 
// ))))) # (!\my_processor|FD_IR1|dffe18|q~q  & (((\my_processor|alu_A[19]~241_combout ))))

	.dataa(\my_regfile|gen_registers[7].regs|dffe19|q~q ),
	.datab(\my_processor|FD_IR1|dffe18|q~q ),
	.datac(\my_processor|alu_A[19]~241_combout ),
	.datad(\my_regfile|gen_registers[6].regs|dffe19|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[19]~242_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[19]~242 .lut_mask = 16'hBCB0;
defparam \my_processor|alu_A[19]~242 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N20
cycloneive_lcell_comb \my_processor|alu_A[19]~243 (
// Equation(s):
// \my_processor|alu_A[19]~243_combout  = (\my_processor|alu_A[29]~6_combout  & ((\my_processor|alu_A[29]~7_combout ) # ((\my_processor|alu_A[19]~242_combout )))) # (!\my_processor|alu_A[29]~6_combout  & (!\my_processor|alu_A[29]~7_combout  & 
// (\my_regfile|gen_registers[2].regs|dffe19|q~q )))

	.dataa(\my_processor|alu_A[29]~6_combout ),
	.datab(\my_processor|alu_A[29]~7_combout ),
	.datac(\my_regfile|gen_registers[2].regs|dffe19|q~q ),
	.datad(\my_processor|alu_A[19]~242_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[19]~243_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[19]~243 .lut_mask = 16'hBA98;
defparam \my_processor|alu_A[19]~243 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N30
cycloneive_lcell_comb \my_processor|alu_A[19]~244 (
// Equation(s):
// \my_processor|alu_A[19]~244_combout  = (\my_processor|FD_IR1|dffe17|q~q  & (((\my_processor|FD_IR1|dffe18|q~q )))) # (!\my_processor|FD_IR1|dffe17|q~q  & ((\my_processor|FD_IR1|dffe18|q~q  & (\my_regfile|gen_registers[10].regs|dffe19|q~q )) # 
// (!\my_processor|FD_IR1|dffe18|q~q  & ((\my_regfile|gen_registers[8].regs|dffe19|q~q )))))

	.dataa(\my_regfile|gen_registers[10].regs|dffe19|q~q ),
	.datab(\my_processor|FD_IR1|dffe17|q~q ),
	.datac(\my_regfile|gen_registers[8].regs|dffe19|q~q ),
	.datad(\my_processor|FD_IR1|dffe18|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[19]~244_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[19]~244 .lut_mask = 16'hEE30;
defparam \my_processor|alu_A[19]~244 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N12
cycloneive_lcell_comb \my_processor|alu_A[19]~245 (
// Equation(s):
// \my_processor|alu_A[19]~245_combout  = (\my_processor|alu_A[19]~244_combout  & (((\my_regfile|gen_registers[11].regs|dffe19|q~q ) # (!\my_processor|FD_IR1|dffe17|q~q )))) # (!\my_processor|alu_A[19]~244_combout  & 
// (\my_regfile|gen_registers[9].regs|dffe19|q~q  & ((\my_processor|FD_IR1|dffe17|q~q ))))

	.dataa(\my_processor|alu_A[19]~244_combout ),
	.datab(\my_regfile|gen_registers[9].regs|dffe19|q~q ),
	.datac(\my_regfile|gen_registers[11].regs|dffe19|q~q ),
	.datad(\my_processor|FD_IR1|dffe17|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[19]~245_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[19]~245 .lut_mask = 16'hE4AA;
defparam \my_processor|alu_A[19]~245 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N30
cycloneive_lcell_comb \my_processor|alu_A[19]~246 (
// Equation(s):
// \my_processor|alu_A[19]~246_combout  = (\my_processor|alu_A[29]~7_combout  & ((\my_processor|alu_A[19]~243_combout  & ((\my_processor|alu_A[19]~245_combout ))) # (!\my_processor|alu_A[19]~243_combout  & (\my_regfile|gen_registers[3].regs|dffe19|q~q )))) # 
// (!\my_processor|alu_A[29]~7_combout  & (\my_processor|alu_A[19]~243_combout ))

	.dataa(\my_processor|alu_A[29]~7_combout ),
	.datab(\my_processor|alu_A[19]~243_combout ),
	.datac(\my_regfile|gen_registers[3].regs|dffe19|q~q ),
	.datad(\my_processor|alu_A[19]~245_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[19]~246_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[19]~246 .lut_mask = 16'hEC64;
defparam \my_processor|alu_A[19]~246 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N28
cycloneive_lcell_comb \my_processor|alu_A[19]~253 (
// Equation(s):
// \my_processor|alu_A[19]~253_combout  = (\my_processor|FD_IR1|dffe19|q~q  & ((\my_regfile|gen_registers[20].regs|dffe19|q~q ) # ((\my_processor|FD_IR1|dffe20|q~q )))) # (!\my_processor|FD_IR1|dffe19|q~q  & (((\my_regfile|gen_registers[16].regs|dffe19|q~q  
// & !\my_processor|FD_IR1|dffe20|q~q ))))

	.dataa(\my_regfile|gen_registers[20].regs|dffe19|q~q ),
	.datab(\my_processor|FD_IR1|dffe19|q~q ),
	.datac(\my_regfile|gen_registers[16].regs|dffe19|q~q ),
	.datad(\my_processor|FD_IR1|dffe20|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[19]~253_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[19]~253 .lut_mask = 16'hCCB8;
defparam \my_processor|alu_A[19]~253 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N14
cycloneive_lcell_comb \my_processor|alu_A[19]~254 (
// Equation(s):
// \my_processor|alu_A[19]~254_combout  = (\my_processor|FD_IR1|dffe20|q~q  & ((\my_processor|alu_A[19]~253_combout  & ((\my_regfile|gen_registers[28].regs|dffe19|q~q ))) # (!\my_processor|alu_A[19]~253_combout  & 
// (\my_regfile|gen_registers[24].regs|dffe19|q~q )))) # (!\my_processor|FD_IR1|dffe20|q~q  & (((\my_processor|alu_A[19]~253_combout ))))

	.dataa(\my_processor|FD_IR1|dffe20|q~q ),
	.datab(\my_regfile|gen_registers[24].regs|dffe19|q~q ),
	.datac(\my_regfile|gen_registers[28].regs|dffe19|q~q ),
	.datad(\my_processor|alu_A[19]~253_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[19]~254_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[19]~254 .lut_mask = 16'hF588;
defparam \my_processor|alu_A[19]~254 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N18
cycloneive_lcell_comb \my_processor|alu_A[19]~251 (
// Equation(s):
// \my_processor|alu_A[19]~251_combout  = (\my_processor|FD_IR1|dffe20|q~q  & (((\my_processor|FD_IR1|dffe19|q~q )))) # (!\my_processor|FD_IR1|dffe20|q~q  & ((\my_processor|FD_IR1|dffe19|q~q  & (\my_regfile|gen_registers[22].regs|dffe19|q~q )) # 
// (!\my_processor|FD_IR1|dffe19|q~q  & ((\my_regfile|gen_registers[18].regs|dffe19|q~q )))))

	.dataa(\my_regfile|gen_registers[22].regs|dffe19|q~q ),
	.datab(\my_processor|FD_IR1|dffe20|q~q ),
	.datac(\my_regfile|gen_registers[18].regs|dffe19|q~q ),
	.datad(\my_processor|FD_IR1|dffe19|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[19]~251_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[19]~251 .lut_mask = 16'hEE30;
defparam \my_processor|alu_A[19]~251 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N2
cycloneive_lcell_comb \my_processor|alu_A[19]~252 (
// Equation(s):
// \my_processor|alu_A[19]~252_combout  = (\my_processor|FD_IR1|dffe20|q~q  & ((\my_processor|alu_A[19]~251_combout  & ((\my_regfile|gen_registers[30].regs|dffe19|q~q ))) # (!\my_processor|alu_A[19]~251_combout  & 
// (\my_regfile|gen_registers[26].regs|dffe19|q~q )))) # (!\my_processor|FD_IR1|dffe20|q~q  & (((\my_processor|alu_A[19]~251_combout ))))

	.dataa(\my_regfile|gen_registers[26].regs|dffe19|q~q ),
	.datab(\my_regfile|gen_registers[30].regs|dffe19|q~q ),
	.datac(\my_processor|FD_IR1|dffe20|q~q ),
	.datad(\my_processor|alu_A[19]~251_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[19]~252_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[19]~252 .lut_mask = 16'hCFA0;
defparam \my_processor|alu_A[19]~252 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N28
cycloneive_lcell_comb \my_processor|alu_A[19]~255 (
// Equation(s):
// \my_processor|alu_A[19]~255_combout  = (\my_processor|FD_IR1|dffe18|q~q  & (((\my_processor|alu_A[19]~252_combout ) # (\my_processor|FD_IR1|dffe17|q~q )))) # (!\my_processor|FD_IR1|dffe18|q~q  & (\my_processor|alu_A[19]~254_combout  & 
// ((!\my_processor|FD_IR1|dffe17|q~q ))))

	.dataa(\my_processor|alu_A[19]~254_combout ),
	.datab(\my_processor|alu_A[19]~252_combout ),
	.datac(\my_processor|FD_IR1|dffe18|q~q ),
	.datad(\my_processor|FD_IR1|dffe17|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[19]~255_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[19]~255 .lut_mask = 16'hF0CA;
defparam \my_processor|alu_A[19]~255 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y28_N6
cycloneive_lcell_comb \my_processor|alu_A[19]~256 (
// Equation(s):
// \my_processor|alu_A[19]~256_combout  = (\my_processor|FD_IR1|dffe20|q~q  & ((\my_processor|FD_IR1|dffe19|q~q ) # ((\my_regfile|gen_registers[27].regs|dffe19|q~q )))) # (!\my_processor|FD_IR1|dffe20|q~q  & (!\my_processor|FD_IR1|dffe19|q~q  & 
// (\my_regfile|gen_registers[19].regs|dffe19|q~q )))

	.dataa(\my_processor|FD_IR1|dffe20|q~q ),
	.datab(\my_processor|FD_IR1|dffe19|q~q ),
	.datac(\my_regfile|gen_registers[19].regs|dffe19|q~q ),
	.datad(\my_regfile|gen_registers[27].regs|dffe19|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[19]~256_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[19]~256 .lut_mask = 16'hBA98;
defparam \my_processor|alu_A[19]~256 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N14
cycloneive_lcell_comb \my_processor|alu_A[19]~257 (
// Equation(s):
// \my_processor|alu_A[19]~257_combout  = (\my_processor|FD_IR1|dffe19|q~q  & ((\my_processor|alu_A[19]~256_combout  & ((\my_regfile|gen_registers[31].regs|dffe19|q~q ))) # (!\my_processor|alu_A[19]~256_combout  & 
// (\my_regfile|gen_registers[23].regs|dffe19|q~q )))) # (!\my_processor|FD_IR1|dffe19|q~q  & (((\my_processor|alu_A[19]~256_combout ))))

	.dataa(\my_processor|FD_IR1|dffe19|q~q ),
	.datab(\my_regfile|gen_registers[23].regs|dffe19|q~q ),
	.datac(\my_regfile|gen_registers[31].regs|dffe19|q~q ),
	.datad(\my_processor|alu_A[19]~256_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[19]~257_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[19]~257 .lut_mask = 16'hF588;
defparam \my_processor|alu_A[19]~257 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y32_N2
cycloneive_lcell_comb \my_processor|alu_A[19]~249 (
// Equation(s):
// \my_processor|alu_A[19]~249_combout  = (\my_processor|FD_IR1|dffe19|q~q  & (((\my_processor|FD_IR1|dffe20|q~q )))) # (!\my_processor|FD_IR1|dffe19|q~q  & ((\my_processor|FD_IR1|dffe20|q~q  & (\my_regfile|gen_registers[25].regs|dffe19|q~q )) # 
// (!\my_processor|FD_IR1|dffe20|q~q  & ((\my_regfile|gen_registers[17].regs|dffe19|q~q )))))

	.dataa(\my_regfile|gen_registers[25].regs|dffe19|q~q ),
	.datab(\my_processor|FD_IR1|dffe19|q~q ),
	.datac(\my_regfile|gen_registers[17].regs|dffe19|q~q ),
	.datad(\my_processor|FD_IR1|dffe20|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[19]~249_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[19]~249 .lut_mask = 16'hEE30;
defparam \my_processor|alu_A[19]~249 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y32_N28
cycloneive_lcell_comb \my_processor|alu_A[19]~250 (
// Equation(s):
// \my_processor|alu_A[19]~250_combout  = (\my_processor|FD_IR1|dffe19|q~q  & ((\my_processor|alu_A[19]~249_combout  & (\my_regfile|gen_registers[29].regs|dffe19|q~q )) # (!\my_processor|alu_A[19]~249_combout  & 
// ((\my_regfile|gen_registers[21].regs|dffe19|q~q ))))) # (!\my_processor|FD_IR1|dffe19|q~q  & (((\my_processor|alu_A[19]~249_combout ))))

	.dataa(\my_regfile|gen_registers[29].regs|dffe19|q~q ),
	.datab(\my_processor|FD_IR1|dffe19|q~q ),
	.datac(\my_regfile|gen_registers[21].regs|dffe19|q~q ),
	.datad(\my_processor|alu_A[19]~249_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[19]~250_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[19]~250 .lut_mask = 16'hBBC0;
defparam \my_processor|alu_A[19]~250 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N22
cycloneive_lcell_comb \my_processor|alu_A[19]~258 (
// Equation(s):
// \my_processor|alu_A[19]~258_combout  = (\my_processor|FD_IR1|dffe17|q~q  & ((\my_processor|alu_A[19]~255_combout  & (\my_processor|alu_A[19]~257_combout )) # (!\my_processor|alu_A[19]~255_combout  & ((\my_processor|alu_A[19]~250_combout ))))) # 
// (!\my_processor|FD_IR1|dffe17|q~q  & (\my_processor|alu_A[19]~255_combout ))

	.dataa(\my_processor|FD_IR1|dffe17|q~q ),
	.datab(\my_processor|alu_A[19]~255_combout ),
	.datac(\my_processor|alu_A[19]~257_combout ),
	.datad(\my_processor|alu_A[19]~250_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[19]~258_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[19]~258 .lut_mask = 16'hE6C4;
defparam \my_processor|alu_A[19]~258 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N16
cycloneive_lcell_comb \my_processor|alu_A[19]~259 (
// Equation(s):
// \my_processor|alu_A[19]~259_combout  = (\my_processor|alu_A[0]~26_combout  & (((\my_processor|alu_A[29]~27_combout )))) # (!\my_processor|alu_A[0]~26_combout  & ((\my_processor|alu_A[29]~27_combout  & (\my_processor|WM_bypass_data[19]~39_combout )) # 
// (!\my_processor|alu_A[29]~27_combout  & ((\my_processor|alu_A[19]~258_combout )))))

	.dataa(\my_processor|WM_bypass_data[19]~39_combout ),
	.datab(\my_processor|alu_A[0]~26_combout ),
	.datac(\my_processor|alu_A[19]~258_combout ),
	.datad(\my_processor|alu_A[29]~27_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[19]~259_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[19]~259 .lut_mask = 16'hEE30;
defparam \my_processor|alu_A[19]~259 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N26
cycloneive_lcell_comb \my_processor|alu_A[19]~260 (
// Equation(s):
// \my_processor|alu_A[19]~260_combout  = (\my_processor|alu_A[29]~15_combout  & ((\my_processor|alu_A[19]~259_combout  & (\my_processor|alu_A[19]~248_combout )) # (!\my_processor|alu_A[19]~259_combout  & ((\my_processor|alu_A[19]~246_combout ))))) # 
// (!\my_processor|alu_A[29]~15_combout  & (((\my_processor|alu_A[19]~259_combout ))))

	.dataa(\my_processor|alu_A[19]~248_combout ),
	.datab(\my_processor|alu_A[19]~246_combout ),
	.datac(\my_processor|alu_A[29]~15_combout ),
	.datad(\my_processor|alu_A[19]~259_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[19]~260_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[19]~260 .lut_mask = 16'hAFC0;
defparam \my_processor|alu_A[19]~260 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N14
cycloneive_lcell_comb \my_processor|aluer|subtraction|eba_2|xor3~0 (
// Equation(s):
// \my_processor|aluer|subtraction|eba_2|xor3~0_combout  = \my_processor|alu_B[19]~46_combout  $ (((\my_processor|A_bypass_MX_sel~3_combout  & (\my_processor|xm1|XMoutput|dffe19|q~q )) # (!\my_processor|A_bypass_MX_sel~3_combout  & 
// ((\my_processor|alu_A[19]~260_combout )))))

	.dataa(\my_processor|xm1|XMoutput|dffe19|q~q ),
	.datab(\my_processor|A_bypass_MX_sel~3_combout ),
	.datac(\my_processor|alu_A[19]~260_combout ),
	.datad(\my_processor|alu_B[19]~46_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|subtraction|eba_2|xor3~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|subtraction|eba_2|xor3~0 .lut_mask = 16'h47B8;
defparam \my_processor|aluer|subtraction|eba_2|xor3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N30
cycloneive_lcell_comb \my_processor|aluer|subtraction|eba_2|xor_sum3 (
// Equation(s):
// \my_processor|aluer|subtraction|eba_2|xor_sum3~combout  = \my_processor|aluer|subtraction|eba_2|xor3~0_combout  $ (((\my_processor|alu_A[18]~282_combout  & ((\my_processor|aluer|subtraction|eba_2|orc1~combout ) # (!\my_processor|alu_B[18]~44_combout ))) # 
// (!\my_processor|alu_A[18]~282_combout  & (!\my_processor|alu_B[18]~44_combout  & \my_processor|aluer|subtraction|eba_2|orc1~combout ))))

	.dataa(\my_processor|alu_A[18]~282_combout ),
	.datab(\my_processor|alu_B[18]~44_combout ),
	.datac(\my_processor|aluer|subtraction|eba_2|orc1~combout ),
	.datad(\my_processor|aluer|subtraction|eba_2|xor3~0_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|subtraction|eba_2|xor_sum3~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|subtraction|eba_2|xor_sum3 .lut_mask = 16'h4DB2;
defparam \my_processor|aluer|subtraction|eba_2|xor_sum3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N20
cycloneive_lcell_comb \my_processor|aluer|addition|eba_2|xor_sum3 (
// Equation(s):
// \my_processor|aluer|addition|eba_2|xor_sum3~combout  = \my_processor|aluer|subtraction|eba_2|xor3~0_combout  $ (((\my_processor|alu_B[18]~44_combout  & ((\my_processor|aluer|addition|eba_2|orc1~0_combout ) # (\my_processor|alu_A[18]~282_combout ))) # 
// (!\my_processor|alu_B[18]~44_combout  & (\my_processor|aluer|addition|eba_2|orc1~0_combout  & \my_processor|alu_A[18]~282_combout ))))

	.dataa(\my_processor|alu_B[18]~44_combout ),
	.datab(\my_processor|aluer|subtraction|eba_2|xor3~0_combout ),
	.datac(\my_processor|aluer|addition|eba_2|orc1~0_combout ),
	.datad(\my_processor|alu_A[18]~282_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|addition|eba_2|xor_sum3~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|addition|eba_2|xor_sum3 .lut_mask = 16'h366C;
defparam \my_processor|aluer|addition|eba_2|xor_sum3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N26
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[19]~119 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[19]~119_combout  = (\my_processor|alu_op[0]~0_combout  & ((\my_processor|alu_op[1]~1_combout ) # ((!\my_processor|aluer|subtraction|eba_2|xor_sum3~combout )))) # 
// (!\my_processor|alu_op[0]~0_combout  & (!\my_processor|alu_op[1]~1_combout  & ((\my_processor|aluer|addition|eba_2|xor_sum3~combout ))))

	.dataa(\my_processor|alu_op[0]~0_combout ),
	.datab(\my_processor|alu_op[1]~1_combout ),
	.datac(\my_processor|aluer|subtraction|eba_2|xor_sum3~combout ),
	.datad(\my_processor|aluer|addition|eba_2|xor_sum3~combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[19]~119_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[19]~119 .lut_mask = 16'h9B8A;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[19]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N14
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[19]~120 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[19]~120_combout  = (\my_processor|alu_B[19]~46_combout  & ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[19]~119_combout ) # ((\my_processor|alu_A[19]~261_combout  & 
// \my_processor|alu_op[1]~1_combout )))) # (!\my_processor|alu_B[19]~46_combout  & (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[19]~119_combout  & ((\my_processor|alu_A[19]~261_combout ) # (!\my_processor|alu_op[1]~1_combout ))))

	.dataa(\my_processor|alu_B[19]~46_combout ),
	.datab(\my_processor|alu_A[19]~261_combout ),
	.datac(\my_processor|alu_op[1]~1_combout ),
	.datad(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[19]~119_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[19]~120_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[19]~120 .lut_mask = 16'hEF80;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[19]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N22
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[19]~123 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[19]~123_combout  = (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout  & ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[19]~120_combout ) # 
// ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[19]~122_combout  & \my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout )))) # (!\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout  & 
// (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[19]~122_combout  & (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout )))

	.dataa(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout ),
	.datab(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[19]~122_combout ),
	.datac(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout ),
	.datad(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[19]~120_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[19]~123_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[19]~123 .lut_mask = 16'hEAC0;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[19]~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y26_N23
dffeas \my_processor|xm1|XMoutput|dffe19|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[19]~123_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|XMoutput|dffe19|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|XMoutput|dffe19|q .is_wysiwyg = "true";
defparam \my_processor|xm1|XMoutput|dffe19|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N20
cycloneive_lcell_comb \my_processor|alu_A[19]~261 (
// Equation(s):
// \my_processor|alu_A[19]~261_combout  = (\my_processor|A_bypass_MX_sel~3_combout  & (\my_processor|xm1|XMoutput|dffe19|q~q )) # (!\my_processor|A_bypass_MX_sel~3_combout  & ((\my_processor|alu_A[19]~260_combout )))

	.dataa(\my_processor|xm1|XMoutput|dffe19|q~q ),
	.datab(\my_processor|alu_A[19]~260_combout ),
	.datac(gnd),
	.datad(\my_processor|A_bypass_MX_sel~3_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[19]~261_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[19]~261 .lut_mask = 16'hAACC;
defparam \my_processor|alu_A[19]~261 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N4
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[7]~17 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[7]~17_combout  = (\my_processor|dx1|DXIR|dffe10|q~q  & ((\my_processor|dx1|DXIR|dffe11|q~q  & ((\my_processor|alu_A[31]~666_combout ))) # (!\my_processor|dx1|DXIR|dffe11|q~q  & 
// (\my_processor|alu_A[19]~261_combout ))))

	.dataa(\my_processor|alu_A[19]~261_combout ),
	.datab(\my_processor|dx1|DXIR|dffe11|q~q ),
	.datac(\my_processor|dx1|DXIR|dffe10|q~q ),
	.datad(\my_processor|alu_A[31]~666_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[7]~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[7]~17 .lut_mask = 16'hE020;
defparam \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[7]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N16
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_eight_shifted[3]~0 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_eight_shifted[3]~0_combout  = (\my_processor|dx1|DXIR|dffe11|q~q  & (\my_processor|alu_A[27]~93_combout )) # (!\my_processor|dx1|DXIR|dffe11|q~q  & ((\my_processor|alu_A[11]~429_combout )))

	.dataa(gnd),
	.datab(\my_processor|alu_A[27]~93_combout ),
	.datac(\my_processor|dx1|DXIR|dffe11|q~q ),
	.datad(\my_processor|alu_A[11]~429_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_eight_shifted[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_eight_shifted[3]~0 .lut_mask = 16'hCFC0;
defparam \my_processor|aluer|shift_right_arithmetic|mux_eight_shifted[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N6
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[7]~18 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[7]~18_combout  = (\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[7]~17_combout ) # ((!\my_processor|dx1|DXIR|dffe10|q~q  & 
// \my_processor|aluer|shift_right_arithmetic|mux_eight_shifted[3]~0_combout ))

	.dataa(gnd),
	.datab(\my_processor|dx1|DXIR|dffe10|q~q ),
	.datac(\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[7]~17_combout ),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_eight_shifted[3]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[7]~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[7]~18 .lut_mask = 16'hF3F0;
defparam \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[7]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N12
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[4]~9 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[4]~9_combout  = (\my_processor|dx1|DXIR|dffe8|q~q  & ((\my_processor|dx1|DXIR|dffe9|q~q  & (\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[7]~18_combout )) # 
// (!\my_processor|dx1|DXIR|dffe9|q~q  & ((\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[3]~1_combout )))))

	.dataa(\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[7]~18_combout ),
	.datab(\my_processor|dx1|DXIR|dffe9|q~q ),
	.datac(\my_processor|dx1|DXIR|dffe8|q~q ),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[3]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[4]~9 .lut_mask = 16'hB080;
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N22
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[1]~2 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[1]~2_combout  = (!\my_processor|dx1|DXIR|dffe10|q~q  & ((\my_processor|dx1|DXIR|dffe11|q~q  & ((\my_processor|alu_A[21]~219_combout ))) # (!\my_processor|dx1|DXIR|dffe11|q~q  & 
// (\my_processor|alu_A[5]~555_combout ))))

	.dataa(\my_processor|dx1|DXIR|dffe11|q~q ),
	.datab(\my_processor|alu_A[5]~555_combout ),
	.datac(\my_processor|alu_A[21]~219_combout ),
	.datad(\my_processor|dx1|DXIR|dffe10|q~q ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[1]~2 .lut_mask = 16'h00E4;
defparam \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N18
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[1]~4 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[1]~4_combout  = (\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[1]~2_combout ) # ((\my_processor|dx1|DXIR|dffe10|q~q  & 
// \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[1]~3_combout ))

	.dataa(\my_processor|dx1|DXIR|dffe10|q~q ),
	.datab(gnd),
	.datac(\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[1]~2_combout ),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[1]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[1]~4 .lut_mask = 16'hFAF0;
defparam \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N12
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[4]~5 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[4]~5_combout  = (\my_processor|dx1|DXIR|dffe9|q~q  & (\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[5]~14_combout )) # (!\my_processor|dx1|DXIR|dffe9|q~q  & 
// ((\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[1]~4_combout )))

	.dataa(gnd),
	.datab(\my_processor|dx1|DXIR|dffe9|q~q ),
	.datac(\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[5]~14_combout ),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[1]~4_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[4]~5 .lut_mask = 16'hF3C0;
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N28
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[4]~10 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[4]~10_combout  = (\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[4]~9_combout ) # ((!\my_processor|dx1|DXIR|dffe8|q~q  & 
// \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[4]~5_combout ))

	.dataa(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[4]~9_combout ),
	.datab(gnd),
	.datac(\my_processor|dx1|DXIR|dffe8|q~q ),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[4]~5_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[4]~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[4]~10 .lut_mask = 16'hAFAA;
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[4]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N2
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_one_shifted[3]~2 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_one_shifted[3]~2_combout  = (!\my_processor|dx1|DXIR|dffe11|q~q  & (!\my_processor|dx1|DXIR|dffe10|q~q  & !\my_processor|dx1|DXIR|dffe9|q~q ))

	.dataa(\my_processor|dx1|DXIR|dffe11|q~q ),
	.datab(gnd),
	.datac(\my_processor|dx1|DXIR|dffe10|q~q ),
	.datad(\my_processor|dx1|DXIR|dffe9|q~q ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_one_shifted[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[3]~2 .lut_mask = 16'h0005;
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N22
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_one_shifted[4]~4 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_one_shifted[4]~4_combout  = (\my_processor|aluer|shift_logical_left|mux_one_shifted[3]~2_combout  & ((\my_processor|dx1|DXIR|dffe8|q~q  & ((\my_processor|alu_A[1]~639_combout ))) # 
// (!\my_processor|dx1|DXIR|dffe8|q~q  & (\my_processor|alu_A[3]~597_combout ))))

	.dataa(\my_processor|alu_A[3]~597_combout ),
	.datab(\my_processor|dx1|DXIR|dffe8|q~q ),
	.datac(\my_processor|alu_A[1]~639_combout ),
	.datad(\my_processor|aluer|shift_logical_left|mux_one_shifted[3]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_one_shifted[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[4]~4 .lut_mask = 16'hE200;
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N14
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[0]~8 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[0]~8_combout  = (!\my_processor|dx1|DXIR|dffe10|q~q  & ((\my_processor|dx1|DXIR|dffe11|q~q  & (\my_processor|alu_A[20]~240_combout )) # (!\my_processor|dx1|DXIR|dffe11|q~q  & 
// ((\my_processor|alu_A[4]~576_combout )))))

	.dataa(\my_processor|dx1|DXIR|dffe11|q~q ),
	.datab(\my_processor|alu_A[20]~240_combout ),
	.datac(\my_processor|alu_A[4]~576_combout ),
	.datad(\my_processor|dx1|DXIR|dffe10|q~q ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[0]~8 .lut_mask = 16'h00D8;
defparam \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N8
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[0]~10 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[0]~10_combout  = (\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[0]~8_combout ) # ((\my_processor|dx1|DXIR|dffe10|q~q  & 
// \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[0]~9_combout ))

	.dataa(\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[0]~8_combout ),
	.datab(\my_processor|dx1|DXIR|dffe10|q~q ),
	.datac(gnd),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[0]~9_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[0]~10 .lut_mask = 16'hEEAA;
defparam \my_processor|aluer|shift_right_arithmetic|mux_four_shifted[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N4
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[3]~3 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[3]~3_combout  = (\my_processor|dx1|DXIR|dffe9|q~q  & (\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[4]~12_combout )) # (!\my_processor|dx1|DXIR|dffe9|q~q  & 
// ((\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[0]~10_combout )))

	.dataa(\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[4]~12_combout ),
	.datab(\my_processor|dx1|DXIR|dffe9|q~q ),
	.datac(\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[0]~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[3]~3 .lut_mask = 16'hB8B8;
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N20
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[3]~8 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[3]~8_combout  = (\my_processor|dx1|DXIR|dffe8|q~q  & (\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[3]~7_combout )) # (!\my_processor|dx1|DXIR|dffe8|q~q  & 
// ((\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[3]~3_combout )))

	.dataa(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[3]~7_combout ),
	.datab(gnd),
	.datac(\my_processor|dx1|DXIR|dffe8|q~q ),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[3]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[3]~8 .lut_mask = 16'hAFA0;
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N22
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[4]~26 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[4]~26_combout  = (\my_processor|alu_op[0]~0_combout  & (((\my_processor|dx1|DXIR|dffe7|q~q ) # (\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[3]~8_combout )))) # 
// (!\my_processor|alu_op[0]~0_combout  & (\my_processor|aluer|shift_logical_left|mux_one_shifted[5]~7_combout  & (!\my_processor|dx1|DXIR|dffe7|q~q )))

	.dataa(\my_processor|aluer|shift_logical_left|mux_one_shifted[5]~7_combout ),
	.datab(\my_processor|alu_op[0]~0_combout ),
	.datac(\my_processor|dx1|DXIR|dffe7|q~q ),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[3]~8_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[4]~26_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[4]~26 .lut_mask = 16'hCEC2;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[4]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N20
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[4]~27 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[4]~27_combout  = (\my_processor|dx1|DXIR|dffe7|q~q  & ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[4]~26_combout  & 
// (\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[4]~10_combout )) # (!\my_processor|aluer|mux_for_alu_out|mux_results|register_out[4]~26_combout  & ((\my_processor|aluer|shift_logical_left|mux_one_shifted[4]~4_combout ))))) # 
// (!\my_processor|dx1|DXIR|dffe7|q~q  & (((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[4]~26_combout ))))

	.dataa(\my_processor|dx1|DXIR|dffe7|q~q ),
	.datab(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[4]~10_combout ),
	.datac(\my_processor|aluer|shift_logical_left|mux_one_shifted[4]~4_combout ),
	.datad(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[4]~26_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[4]~27_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[4]~27 .lut_mask = 16'hDDA0;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[4]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N18
cycloneive_lcell_comb \my_processor|aluer|subtraction|eba_0|xor_sum4 (
// Equation(s):
// \my_processor|aluer|subtraction|eba_0|xor_sum4~combout  = \my_processor|alu_B[4]~16_combout  $ (\my_processor|alu_A[4]~576_combout  $ (\my_processor|aluer|subtraction|eba_0|orc3~combout ))

	.dataa(gnd),
	.datab(\my_processor|alu_B[4]~16_combout ),
	.datac(\my_processor|alu_A[4]~576_combout ),
	.datad(\my_processor|aluer|subtraction|eba_0|orc3~combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|subtraction|eba_0|xor_sum4~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|subtraction|eba_0|xor_sum4 .lut_mask = 16'hC33C;
defparam \my_processor|aluer|subtraction|eba_0|xor_sum4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N20
cycloneive_lcell_comb \my_processor|aluer|addition|eba_0|xor_sum4 (
// Equation(s):
// \my_processor|aluer|addition|eba_0|xor_sum4~combout  = \my_processor|aluer|addition|eba_0|orc3~0_combout  $ (\my_processor|alu_A[4]~576_combout  $ (\my_processor|alu_B[4]~16_combout ))

	.dataa(\my_processor|aluer|addition|eba_0|orc3~0_combout ),
	.datab(gnd),
	.datac(\my_processor|alu_A[4]~576_combout ),
	.datad(\my_processor|alu_B[4]~16_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|addition|eba_0|xor_sum4~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|addition|eba_0|xor_sum4 .lut_mask = 16'hA55A;
defparam \my_processor|aluer|addition|eba_0|xor_sum4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N30
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[4]~24 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[4]~24_combout  = (\my_processor|alu_op[1]~1_combout  & (((\my_processor|alu_op[0]~0_combout )))) # (!\my_processor|alu_op[1]~1_combout  & ((\my_processor|alu_op[0]~0_combout  & 
// (!\my_processor|aluer|subtraction|eba_0|xor_sum4~combout )) # (!\my_processor|alu_op[0]~0_combout  & ((\my_processor|aluer|addition|eba_0|xor_sum4~combout )))))

	.dataa(\my_processor|alu_op[1]~1_combout ),
	.datab(\my_processor|aluer|subtraction|eba_0|xor_sum4~combout ),
	.datac(\my_processor|aluer|addition|eba_0|xor_sum4~combout ),
	.datad(\my_processor|alu_op[0]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[4]~24_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[4]~24 .lut_mask = 16'hBB50;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[4]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N16
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[4]~25 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[4]~25_combout  = (\my_processor|alu_op[1]~1_combout  & ((\my_processor|alu_A[4]~576_combout  & ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[4]~24_combout ) # 
// (\my_processor|alu_B[4]~16_combout ))) # (!\my_processor|alu_A[4]~576_combout  & (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[4]~24_combout  & \my_processor|alu_B[4]~16_combout )))) # (!\my_processor|alu_op[1]~1_combout  & 
// (((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[4]~24_combout ))))

	.dataa(\my_processor|alu_op[1]~1_combout ),
	.datab(\my_processor|alu_A[4]~576_combout ),
	.datac(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[4]~24_combout ),
	.datad(\my_processor|alu_B[4]~16_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[4]~25_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[4]~25 .lut_mask = 16'hF8D0;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[4]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N22
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[4]~28 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[4]~28_combout  = (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[4]~27_combout  & ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout ) # 
// ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[4]~25_combout  & \my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout )))) # (!\my_processor|aluer|mux_for_alu_out|mux_results|register_out[4]~27_combout  & 
// (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[4]~25_combout  & ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout ))))

	.dataa(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[4]~27_combout ),
	.datab(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[4]~25_combout ),
	.datac(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout ),
	.datad(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[4]~28_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[4]~28 .lut_mask = 16'hECA0;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[4]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y26_N23
dffeas \my_processor|xm1|XMoutput|dffe4|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[4]~28_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|XMoutput|dffe4|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|XMoutput|dffe4|q .is_wysiwyg = "true";
defparam \my_processor|xm1|XMoutput|dffe4|q .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y24_N23
dffeas \my_processor|xm1|b|dffe3|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dx1|DXB|dffe3|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|b|dffe3|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|b|dffe3|q .is_wysiwyg = "true";
defparam \my_processor|xm1|b|dffe3|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N22
cycloneive_lcell_comb \my_processor|data[3]~3 (
// Equation(s):
// \my_processor|data[3]~3_combout  = (\my_processor|WM_bypass~3_combout  & ((\my_processor|WM_bypass_data[3]~7_combout ))) # (!\my_processor|WM_bypass~3_combout  & (\my_processor|xm1|b|dffe3|q~q ))

	.dataa(\my_processor|WM_bypass~3_combout ),
	.datab(gnd),
	.datac(\my_processor|xm1|b|dffe3|q~q ),
	.datad(\my_processor|WM_bypass_data[3]~7_combout ),
	.cin(gnd),
	.combout(\my_processor|data[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[3]~3 .lut_mask = 16'hFA50;
defparam \my_processor|data[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y26_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\my_processor|xm1|XMcontrol|dffe5|q~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[3]~3_combout ,\my_processor|data[2]~2_combout }),
	.portaaddr({\my_processor|xm1|XMoutput|dffe11|q~q ,\my_processor|xm1|XMoutput|dffe10|q~q ,\my_processor|xm1|XMoutput|dffe9|q~q ,\my_processor|xm1|XMoutput|dffe8|q~q ,\my_processor|xm1|XMoutput|dffe7|q~q ,\my_processor|xm1|XMoutput|dffe6|q~q ,
\my_processor|xm1|XMoutput|dffe5|q~q ,\my_processor|xm1|XMoutput|dffe4|q~q ,\my_processor|xm1|XMoutput|dffe3|q~q ,\my_processor|xm1|XMoutput|dffe2|q~q ,\my_processor|xm1|XMoutput|dffe1|q~q ,\my_processor|xm1|XMoutput|dffe0|q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .init_file = "notes.mif";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_7ih1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003;
// synopsys translate_on

// Location: LCCOMB_X31_Y30_N22
cycloneive_lcell_comb \my_processor|mw1|MWmem|dffe3|q~feeder (
// Equation(s):
// \my_processor|mw1|MWmem|dffe3|q~feeder_combout  = \my_dmem|altsyncram_component|auto_generated|q_a [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\my_processor|mw1|MWmem|dffe3|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mw1|MWmem|dffe3|q~feeder .lut_mask = 16'hFF00;
defparam \my_processor|mw1|MWmem|dffe3|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y30_N23
dffeas \my_processor|mw1|MWmem|dffe3|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|mw1|MWmem|dffe3|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MWmem|dffe3|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MWmem|dffe3|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MWmem|dffe3|q .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y30_N29
dffeas \my_processor|mw1|MWout|dffe3|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|xm1|XMoutput|dffe3|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MWout|dffe3|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MWout|dffe3|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MWout|dffe3|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y30_N28
cycloneive_lcell_comb \my_processor|WM_bypass_data[3]~6 (
// Equation(s):
// \my_processor|WM_bypass_data[3]~6_combout  = (!\my_processor|mw1|MWctrl|dffe18|q~q  & ((\my_processor|mw1|MWctrl|dffe16|q~q  & (\my_processor|mw1|MWmem|dffe3|q~q )) # (!\my_processor|mw1|MWctrl|dffe16|q~q  & ((\my_processor|mw1|MWout|dffe3|q~q )))))

	.dataa(\my_processor|mw1|MWmem|dffe3|q~q ),
	.datab(\my_processor|mw1|MWctrl|dffe16|q~q ),
	.datac(\my_processor|mw1|MWout|dffe3|q~q ),
	.datad(\my_processor|mw1|MWctrl|dffe18|q~q ),
	.cin(gnd),
	.combout(\my_processor|WM_bypass_data[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|WM_bypass_data[3]~6 .lut_mask = 16'h00B8;
defparam \my_processor|WM_bypass_data[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y30_N26
cycloneive_lcell_comb \my_processor|WM_bypass_data[3]~7 (
// Equation(s):
// \my_processor|WM_bypass_data[3]~7_combout  = (\my_processor|WM_bypass_data[3]~6_combout ) # ((\my_processor|mw1|MWctrl|dffe18|q~q  & \my_processor|mw1|MW_oldPC|dffe3|q~q ))

	.dataa(\my_processor|mw1|MWctrl|dffe18|q~q ),
	.datab(gnd),
	.datac(\my_processor|mw1|MW_oldPC|dffe3|q~q ),
	.datad(\my_processor|WM_bypass_data[3]~6_combout ),
	.cin(gnd),
	.combout(\my_processor|WM_bypass_data[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|WM_bypass_data[3]~7 .lut_mask = 16'hFFA0;
defparam \my_processor|WM_bypass_data[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y25_N5
dffeas \my_regfile|gen_registers[14].regs|dffe3|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[3]~7_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[14].regs|dffe3|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[14].regs|dffe3|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[14].regs|dffe3|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N12
cycloneive_lcell_comb \my_processor|alu_A[3]~583 (
// Equation(s):
// \my_processor|alu_A[3]~583_combout  = (\my_processor|FD_IR1|dffe17|q~q  & ((\my_regfile|gen_registers[13].regs|dffe3|q~q ) # ((\my_processor|FD_IR1|dffe18|q~q )))) # (!\my_processor|FD_IR1|dffe17|q~q  & (((\my_regfile|gen_registers[12].regs|dffe3|q~q  & 
// !\my_processor|FD_IR1|dffe18|q~q ))))

	.dataa(\my_regfile|gen_registers[13].regs|dffe3|q~q ),
	.datab(\my_processor|FD_IR1|dffe17|q~q ),
	.datac(\my_regfile|gen_registers[12].regs|dffe3|q~q ),
	.datad(\my_processor|FD_IR1|dffe18|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[3]~583_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[3]~583 .lut_mask = 16'hCCB8;
defparam \my_processor|alu_A[3]~583 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N18
cycloneive_lcell_comb \my_processor|alu_A[3]~584 (
// Equation(s):
// \my_processor|alu_A[3]~584_combout  = (\my_processor|FD_IR1|dffe18|q~q  & ((\my_processor|alu_A[3]~583_combout  & ((\my_regfile|gen_registers[15].regs|dffe3|q~q ))) # (!\my_processor|alu_A[3]~583_combout  & (\my_regfile|gen_registers[14].regs|dffe3|q~q 
// )))) # (!\my_processor|FD_IR1|dffe18|q~q  & (((\my_processor|alu_A[3]~583_combout ))))

	.dataa(\my_processor|FD_IR1|dffe18|q~q ),
	.datab(\my_regfile|gen_registers[14].regs|dffe3|q~q ),
	.datac(\my_regfile|gen_registers[15].regs|dffe3|q~q ),
	.datad(\my_processor|alu_A[3]~583_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[3]~584_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[3]~584 .lut_mask = 16'hF588;
defparam \my_processor|alu_A[3]~584 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N30
cycloneive_lcell_comb \my_processor|alu_A[3]~580 (
// Equation(s):
// \my_processor|alu_A[3]~580_combout  = (\my_processor|FD_IR1|dffe17|q~q  & (((\my_processor|FD_IR1|dffe18|q~q )))) # (!\my_processor|FD_IR1|dffe17|q~q  & ((\my_processor|FD_IR1|dffe18|q~q  & ((\my_regfile|gen_registers[10].regs|dffe3|q~q ))) # 
// (!\my_processor|FD_IR1|dffe18|q~q  & (\my_regfile|gen_registers[8].regs|dffe3|q~q ))))

	.dataa(\my_processor|FD_IR1|dffe17|q~q ),
	.datab(\my_regfile|gen_registers[8].regs|dffe3|q~q ),
	.datac(\my_regfile|gen_registers[10].regs|dffe3|q~q ),
	.datad(\my_processor|FD_IR1|dffe18|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[3]~580_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[3]~580 .lut_mask = 16'hFA44;
defparam \my_processor|alu_A[3]~580 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N8
cycloneive_lcell_comb \my_processor|alu_A[3]~581 (
// Equation(s):
// \my_processor|alu_A[3]~581_combout  = (\my_processor|FD_IR1|dffe17|q~q  & ((\my_processor|alu_A[3]~580_combout  & (\my_regfile|gen_registers[11].regs|dffe3|q~q )) # (!\my_processor|alu_A[3]~580_combout  & ((\my_regfile|gen_registers[9].regs|dffe3|q~q 
// ))))) # (!\my_processor|FD_IR1|dffe17|q~q  & (((\my_processor|alu_A[3]~580_combout ))))

	.dataa(\my_regfile|gen_registers[11].regs|dffe3|q~q ),
	.datab(\my_regfile|gen_registers[9].regs|dffe3|q~q ),
	.datac(\my_processor|FD_IR1|dffe17|q~q ),
	.datad(\my_processor|alu_A[3]~580_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[3]~581_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[3]~581 .lut_mask = 16'hAFC0;
defparam \my_processor|alu_A[3]~581 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N2
cycloneive_lcell_comb \my_processor|alu_A[3]~577 (
// Equation(s):
// \my_processor|alu_A[3]~577_combout  = (\my_processor|FD_IR1|dffe17|q~q  & (((\my_regfile|gen_registers[5].regs|dffe3|q~q ) # (\my_processor|FD_IR1|dffe18|q~q )))) # (!\my_processor|FD_IR1|dffe17|q~q  & (\my_regfile|gen_registers[4].regs|dffe3|q~q  & 
// ((!\my_processor|FD_IR1|dffe18|q~q ))))

	.dataa(\my_processor|FD_IR1|dffe17|q~q ),
	.datab(\my_regfile|gen_registers[4].regs|dffe3|q~q ),
	.datac(\my_regfile|gen_registers[5].regs|dffe3|q~q ),
	.datad(\my_processor|FD_IR1|dffe18|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[3]~577_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[3]~577 .lut_mask = 16'hAAE4;
defparam \my_processor|alu_A[3]~577 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N14
cycloneive_lcell_comb \my_processor|alu_A[3]~578 (
// Equation(s):
// \my_processor|alu_A[3]~578_combout  = (\my_processor|FD_IR1|dffe18|q~q  & ((\my_processor|alu_A[3]~577_combout  & ((\my_regfile|gen_registers[7].regs|dffe3|q~q ))) # (!\my_processor|alu_A[3]~577_combout  & (\my_regfile|gen_registers[6].regs|dffe3|q~q )))) 
// # (!\my_processor|FD_IR1|dffe18|q~q  & (((\my_processor|alu_A[3]~577_combout ))))

	.dataa(\my_regfile|gen_registers[6].regs|dffe3|q~q ),
	.datab(\my_regfile|gen_registers[7].regs|dffe3|q~q ),
	.datac(\my_processor|FD_IR1|dffe18|q~q ),
	.datad(\my_processor|alu_A[3]~577_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[3]~578_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[3]~578 .lut_mask = 16'hCFA0;
defparam \my_processor|alu_A[3]~578 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N6
cycloneive_lcell_comb \my_processor|alu_A[3]~579 (
// Equation(s):
// \my_processor|alu_A[3]~579_combout  = (\my_processor|alu_A[29]~7_combout  & (((\my_processor|alu_A[29]~6_combout )))) # (!\my_processor|alu_A[29]~7_combout  & ((\my_processor|alu_A[29]~6_combout  & ((\my_processor|alu_A[3]~578_combout ))) # 
// (!\my_processor|alu_A[29]~6_combout  & (\my_regfile|gen_registers[2].regs|dffe3|q~q ))))

	.dataa(\my_regfile|gen_registers[2].regs|dffe3|q~q ),
	.datab(\my_processor|alu_A[29]~7_combout ),
	.datac(\my_processor|alu_A[3]~578_combout ),
	.datad(\my_processor|alu_A[29]~6_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[3]~579_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[3]~579 .lut_mask = 16'hFC22;
defparam \my_processor|alu_A[3]~579 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N6
cycloneive_lcell_comb \my_processor|alu_A[3]~582 (
// Equation(s):
// \my_processor|alu_A[3]~582_combout  = (\my_processor|alu_A[29]~7_combout  & ((\my_processor|alu_A[3]~579_combout  & ((\my_processor|alu_A[3]~581_combout ))) # (!\my_processor|alu_A[3]~579_combout  & (\my_regfile|gen_registers[3].regs|dffe3|q~q )))) # 
// (!\my_processor|alu_A[29]~7_combout  & (((\my_processor|alu_A[3]~579_combout ))))

	.dataa(\my_processor|alu_A[29]~7_combout ),
	.datab(\my_regfile|gen_registers[3].regs|dffe3|q~q ),
	.datac(\my_processor|alu_A[3]~581_combout ),
	.datad(\my_processor|alu_A[3]~579_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[3]~582_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[3]~582 .lut_mask = 16'hF588;
defparam \my_processor|alu_A[3]~582 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y31_N10
cycloneive_lcell_comb \my_processor|alu_A[3]~585 (
// Equation(s):
// \my_processor|alu_A[3]~585_combout  = (\my_processor|FD_IR1|dffe19|q~q  & (((\my_processor|FD_IR1|dffe20|q~q )))) # (!\my_processor|FD_IR1|dffe19|q~q  & ((\my_processor|FD_IR1|dffe20|q~q  & (\my_regfile|gen_registers[25].regs|dffe3|q~q )) # 
// (!\my_processor|FD_IR1|dffe20|q~q  & ((\my_regfile|gen_registers[17].regs|dffe3|q~q )))))

	.dataa(\my_regfile|gen_registers[25].regs|dffe3|q~q ),
	.datab(\my_regfile|gen_registers[17].regs|dffe3|q~q ),
	.datac(\my_processor|FD_IR1|dffe19|q~q ),
	.datad(\my_processor|FD_IR1|dffe20|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[3]~585_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[3]~585 .lut_mask = 16'hFA0C;
defparam \my_processor|alu_A[3]~585 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y31_N12
cycloneive_lcell_comb \my_processor|alu_A[3]~586 (
// Equation(s):
// \my_processor|alu_A[3]~586_combout  = (\my_processor|FD_IR1|dffe19|q~q  & ((\my_processor|alu_A[3]~585_combout  & ((\my_regfile|gen_registers[29].regs|dffe3|q~q ))) # (!\my_processor|alu_A[3]~585_combout  & (\my_regfile|gen_registers[21].regs|dffe3|q~q 
// )))) # (!\my_processor|FD_IR1|dffe19|q~q  & (((\my_processor|alu_A[3]~585_combout ))))

	.dataa(\my_regfile|gen_registers[21].regs|dffe3|q~q ),
	.datab(\my_processor|FD_IR1|dffe19|q~q ),
	.datac(\my_regfile|gen_registers[29].regs|dffe3|q~q ),
	.datad(\my_processor|alu_A[3]~585_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[3]~586_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[3]~586 .lut_mask = 16'hF388;
defparam \my_processor|alu_A[3]~586 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N18
cycloneive_lcell_comb \my_processor|alu_A[3]~589 (
// Equation(s):
// \my_processor|alu_A[3]~589_combout  = (\my_processor|FD_IR1|dffe20|q~q  & (((\my_processor|FD_IR1|dffe19|q~q )))) # (!\my_processor|FD_IR1|dffe20|q~q  & ((\my_processor|FD_IR1|dffe19|q~q  & (\my_regfile|gen_registers[20].regs|dffe3|q~q )) # 
// (!\my_processor|FD_IR1|dffe19|q~q  & ((\my_regfile|gen_registers[16].regs|dffe3|q~q )))))

	.dataa(\my_processor|FD_IR1|dffe20|q~q ),
	.datab(\my_regfile|gen_registers[20].regs|dffe3|q~q ),
	.datac(\my_regfile|gen_registers[16].regs|dffe3|q~q ),
	.datad(\my_processor|FD_IR1|dffe19|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[3]~589_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[3]~589 .lut_mask = 16'hEE50;
defparam \my_processor|alu_A[3]~589 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N4
cycloneive_lcell_comb \my_processor|alu_A[3]~590 (
// Equation(s):
// \my_processor|alu_A[3]~590_combout  = (\my_processor|FD_IR1|dffe20|q~q  & ((\my_processor|alu_A[3]~589_combout  & ((\my_regfile|gen_registers[28].regs|dffe3|q~q ))) # (!\my_processor|alu_A[3]~589_combout  & (\my_regfile|gen_registers[24].regs|dffe3|q~q 
// )))) # (!\my_processor|FD_IR1|dffe20|q~q  & (((\my_processor|alu_A[3]~589_combout ))))

	.dataa(\my_processor|FD_IR1|dffe20|q~q ),
	.datab(\my_regfile|gen_registers[24].regs|dffe3|q~q ),
	.datac(\my_regfile|gen_registers[28].regs|dffe3|q~q ),
	.datad(\my_processor|alu_A[3]~589_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[3]~590_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[3]~590 .lut_mask = 16'hF588;
defparam \my_processor|alu_A[3]~590 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N18
cycloneive_lcell_comb \my_processor|alu_A[3]~587 (
// Equation(s):
// \my_processor|alu_A[3]~587_combout  = (\my_processor|FD_IR1|dffe19|q~q  & ((\my_regfile|gen_registers[22].regs|dffe3|q~q ) # ((\my_processor|FD_IR1|dffe20|q~q )))) # (!\my_processor|FD_IR1|dffe19|q~q  & (((\my_regfile|gen_registers[18].regs|dffe3|q~q  & 
// !\my_processor|FD_IR1|dffe20|q~q ))))

	.dataa(\my_regfile|gen_registers[22].regs|dffe3|q~q ),
	.datab(\my_regfile|gen_registers[18].regs|dffe3|q~q ),
	.datac(\my_processor|FD_IR1|dffe19|q~q ),
	.datad(\my_processor|FD_IR1|dffe20|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[3]~587_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[3]~587 .lut_mask = 16'hF0AC;
defparam \my_processor|alu_A[3]~587 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N10
cycloneive_lcell_comb \my_processor|alu_A[3]~588 (
// Equation(s):
// \my_processor|alu_A[3]~588_combout  = (\my_processor|FD_IR1|dffe20|q~q  & ((\my_processor|alu_A[3]~587_combout  & ((\my_regfile|gen_registers[30].regs|dffe3|q~q ))) # (!\my_processor|alu_A[3]~587_combout  & (\my_regfile|gen_registers[26].regs|dffe3|q~q 
// )))) # (!\my_processor|FD_IR1|dffe20|q~q  & (((\my_processor|alu_A[3]~587_combout ))))

	.dataa(\my_regfile|gen_registers[26].regs|dffe3|q~q ),
	.datab(\my_processor|FD_IR1|dffe20|q~q ),
	.datac(\my_regfile|gen_registers[30].regs|dffe3|q~q ),
	.datad(\my_processor|alu_A[3]~587_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[3]~588_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[3]~588 .lut_mask = 16'hF388;
defparam \my_processor|alu_A[3]~588 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N22
cycloneive_lcell_comb \my_processor|alu_A[3]~591 (
// Equation(s):
// \my_processor|alu_A[3]~591_combout  = (\my_processor|FD_IR1|dffe17|q~q  & (\my_processor|FD_IR1|dffe18|q~q )) # (!\my_processor|FD_IR1|dffe17|q~q  & ((\my_processor|FD_IR1|dffe18|q~q  & ((\my_processor|alu_A[3]~588_combout ))) # 
// (!\my_processor|FD_IR1|dffe18|q~q  & (\my_processor|alu_A[3]~590_combout ))))

	.dataa(\my_processor|FD_IR1|dffe17|q~q ),
	.datab(\my_processor|FD_IR1|dffe18|q~q ),
	.datac(\my_processor|alu_A[3]~590_combout ),
	.datad(\my_processor|alu_A[3]~588_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[3]~591_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[3]~591 .lut_mask = 16'hDC98;
defparam \my_processor|alu_A[3]~591 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N8
cycloneive_lcell_comb \my_processor|alu_A[3]~592 (
// Equation(s):
// \my_processor|alu_A[3]~592_combout  = (\my_processor|FD_IR1|dffe19|q~q  & (\my_processor|FD_IR1|dffe20|q~q )) # (!\my_processor|FD_IR1|dffe19|q~q  & ((\my_processor|FD_IR1|dffe20|q~q  & ((\my_regfile|gen_registers[27].regs|dffe3|q~q ))) # 
// (!\my_processor|FD_IR1|dffe20|q~q  & (\my_regfile|gen_registers[19].regs|dffe3|q~q ))))

	.dataa(\my_processor|FD_IR1|dffe19|q~q ),
	.datab(\my_processor|FD_IR1|dffe20|q~q ),
	.datac(\my_regfile|gen_registers[19].regs|dffe3|q~q ),
	.datad(\my_regfile|gen_registers[27].regs|dffe3|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[3]~592_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[3]~592 .lut_mask = 16'hDC98;
defparam \my_processor|alu_A[3]~592 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N16
cycloneive_lcell_comb \my_processor|alu_A[3]~593 (
// Equation(s):
// \my_processor|alu_A[3]~593_combout  = (\my_processor|FD_IR1|dffe19|q~q  & ((\my_processor|alu_A[3]~592_combout  & (\my_regfile|gen_registers[31].regs|dffe3|q~q )) # (!\my_processor|alu_A[3]~592_combout  & ((\my_regfile|gen_registers[23].regs|dffe3|q~q 
// ))))) # (!\my_processor|FD_IR1|dffe19|q~q  & (((\my_processor|alu_A[3]~592_combout ))))

	.dataa(\my_regfile|gen_registers[31].regs|dffe3|q~q ),
	.datab(\my_processor|FD_IR1|dffe19|q~q ),
	.datac(\my_regfile|gen_registers[23].regs|dffe3|q~q ),
	.datad(\my_processor|alu_A[3]~592_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[3]~593_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[3]~593 .lut_mask = 16'hBBC0;
defparam \my_processor|alu_A[3]~593 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N24
cycloneive_lcell_comb \my_processor|alu_A[3]~594 (
// Equation(s):
// \my_processor|alu_A[3]~594_combout  = (\my_processor|FD_IR1|dffe17|q~q  & ((\my_processor|alu_A[3]~591_combout  & ((\my_processor|alu_A[3]~593_combout ))) # (!\my_processor|alu_A[3]~591_combout  & (\my_processor|alu_A[3]~586_combout )))) # 
// (!\my_processor|FD_IR1|dffe17|q~q  & (((\my_processor|alu_A[3]~591_combout ))))

	.dataa(\my_processor|alu_A[3]~586_combout ),
	.datab(\my_processor|FD_IR1|dffe17|q~q ),
	.datac(\my_processor|alu_A[3]~591_combout ),
	.datad(\my_processor|alu_A[3]~593_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[3]~594_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[3]~594 .lut_mask = 16'hF838;
defparam \my_processor|alu_A[3]~594 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N10
cycloneive_lcell_comb \my_processor|alu_A[3]~595 (
// Equation(s):
// \my_processor|alu_A[3]~595_combout  = (\my_processor|alu_A[0]~26_combout  & (((\my_processor|alu_A[29]~27_combout )))) # (!\my_processor|alu_A[0]~26_combout  & ((\my_processor|alu_A[29]~27_combout  & (\my_processor|WM_bypass_data[3]~7_combout )) # 
// (!\my_processor|alu_A[29]~27_combout  & ((\my_processor|alu_A[3]~594_combout )))))

	.dataa(\my_processor|WM_bypass_data[3]~7_combout ),
	.datab(\my_processor|alu_A[0]~26_combout ),
	.datac(\my_processor|alu_A[29]~27_combout ),
	.datad(\my_processor|alu_A[3]~594_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[3]~595_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[3]~595 .lut_mask = 16'hE3E0;
defparam \my_processor|alu_A[3]~595 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N28
cycloneive_lcell_comb \my_processor|alu_A[3]~596 (
// Equation(s):
// \my_processor|alu_A[3]~596_combout  = (\my_processor|alu_A[29]~15_combout  & ((\my_processor|alu_A[3]~595_combout  & (\my_processor|alu_A[3]~584_combout )) # (!\my_processor|alu_A[3]~595_combout  & ((\my_processor|alu_A[3]~582_combout ))))) # 
// (!\my_processor|alu_A[29]~15_combout  & (((\my_processor|alu_A[3]~595_combout ))))

	.dataa(\my_processor|alu_A[29]~15_combout ),
	.datab(\my_processor|alu_A[3]~584_combout ),
	.datac(\my_processor|alu_A[3]~582_combout ),
	.datad(\my_processor|alu_A[3]~595_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[3]~596_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[3]~596 .lut_mask = 16'hDDA0;
defparam \my_processor|alu_A[3]~596 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N14
cycloneive_lcell_comb \my_processor|alu_A[3]~597 (
// Equation(s):
// \my_processor|alu_A[3]~597_combout  = (\my_processor|A_bypass_MX_sel~3_combout  & (\my_processor|xm1|XMoutput|dffe3|q~q )) # (!\my_processor|A_bypass_MX_sel~3_combout  & ((\my_processor|alu_A[3]~596_combout )))

	.dataa(\my_processor|xm1|XMoutput|dffe3|q~q ),
	.datab(\my_processor|A_bypass_MX_sel~3_combout ),
	.datac(gnd),
	.datad(\my_processor|alu_A[3]~596_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[3]~597_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[3]~597 .lut_mask = 16'hBB88;
defparam \my_processor|alu_A[3]~597 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N8
cycloneive_lcell_comb \my_processor|aluer|addition|eba_0|xor_sum3 (
// Equation(s):
// \my_processor|aluer|addition|eba_0|xor_sum3~combout  = \my_processor|alu_A[3]~597_combout  $ (\my_processor|alu_B[3]~14_combout  $ (((\my_processor|aluer|and_func|gen1[2].and_func~0_combout ) # (\my_processor|aluer|addition|eba_0|orc2~0_combout ))))

	.dataa(\my_processor|alu_A[3]~597_combout ),
	.datab(\my_processor|aluer|and_func|gen1[2].and_func~0_combout ),
	.datac(\my_processor|aluer|addition|eba_0|orc2~0_combout ),
	.datad(\my_processor|alu_B[3]~14_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|addition|eba_0|xor_sum3~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|addition|eba_0|xor_sum3 .lut_mask = 16'hA956;
defparam \my_processor|aluer|addition|eba_0|xor_sum3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N0
cycloneive_lcell_comb \my_processor|aluer|subtraction|eba_0|xor_sum3 (
// Equation(s):
// \my_processor|aluer|subtraction|eba_0|xor_sum3~combout  = \my_processor|alu_A[3]~597_combout  $ (\my_processor|aluer|subtraction|eba_0|orc2~combout  $ (\my_processor|alu_B[3]~14_combout ))

	.dataa(\my_processor|alu_A[3]~597_combout ),
	.datab(gnd),
	.datac(\my_processor|aluer|subtraction|eba_0|orc2~combout ),
	.datad(\my_processor|alu_B[3]~14_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|subtraction|eba_0|xor_sum3~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|subtraction|eba_0|xor_sum3 .lut_mask = 16'hA55A;
defparam \my_processor|aluer|subtraction|eba_0|xor_sum3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N6
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[3]~19 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[3]~19_combout  = (\my_processor|alu_op[0]~0_combout  & (((\my_processor|alu_op[1]~1_combout ) # (!\my_processor|aluer|subtraction|eba_0|xor_sum3~combout )))) # 
// (!\my_processor|alu_op[0]~0_combout  & (\my_processor|aluer|addition|eba_0|xor_sum3~combout  & (!\my_processor|alu_op[1]~1_combout )))

	.dataa(\my_processor|aluer|addition|eba_0|xor_sum3~combout ),
	.datab(\my_processor|alu_op[0]~0_combout ),
	.datac(\my_processor|alu_op[1]~1_combout ),
	.datad(\my_processor|aluer|subtraction|eba_0|xor_sum3~combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[3]~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[3]~19 .lut_mask = 16'hC2CE;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[3]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N8
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[3]~20 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[3]~20_combout  = (\my_processor|alu_A[3]~597_combout  & ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[3]~19_combout ) # ((\my_processor|alu_B[3]~14_combout  & 
// \my_processor|alu_op[1]~1_combout )))) # (!\my_processor|alu_A[3]~597_combout  & (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[3]~19_combout  & ((\my_processor|alu_B[3]~14_combout ) # (!\my_processor|alu_op[1]~1_combout ))))

	.dataa(\my_processor|alu_A[3]~597_combout ),
	.datab(\my_processor|alu_B[3]~14_combout ),
	.datac(\my_processor|alu_op[1]~1_combout ),
	.datad(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[3]~19_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[3]~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[3]~20 .lut_mask = 16'hEF80;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[3]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N28
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_one_shifted[3]~3 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_one_shifted[3]~3_combout  = (\my_processor|aluer|shift_logical_left|mux_one_shifted[3]~2_combout  & ((\my_processor|dx1|DXIR|dffe8|q~q  & ((\my_processor|alu_A[0]~645_combout ))) # 
// (!\my_processor|dx1|DXIR|dffe8|q~q  & (\my_processor|alu_A[2]~618_combout ))))

	.dataa(\my_processor|alu_A[2]~618_combout ),
	.datab(\my_processor|aluer|shift_logical_left|mux_one_shifted[3]~2_combout ),
	.datac(\my_processor|dx1|DXIR|dffe8|q~q ),
	.datad(\my_processor|alu_A[0]~645_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_one_shifted[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[3]~3 .lut_mask = 16'hC808;
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N16
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[1]~0 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[1]~0_combout  = (\my_processor|aluer|shift_logical_left|mux_two_shifted[30]~0_combout  & (((\my_processor|aluer|shift_logical_left|mux_two_shifted[30]~1_combout )))) # 
// (!\my_processor|aluer|shift_logical_left|mux_two_shifted[30]~0_combout  & ((\my_processor|aluer|shift_logical_left|mux_two_shifted[30]~1_combout  & ((\my_processor|aluer|shift_right_arithmetic|mux_eight_shifted[3]~0_combout ))) # 
// (!\my_processor|aluer|shift_logical_left|mux_two_shifted[30]~1_combout  & (\my_processor|alu_A[3]~597_combout ))))

	.dataa(\my_processor|alu_A[3]~597_combout ),
	.datab(\my_processor|aluer|shift_right_arithmetic|mux_eight_shifted[3]~0_combout ),
	.datac(\my_processor|aluer|shift_logical_left|mux_two_shifted[30]~0_combout ),
	.datad(\my_processor|aluer|shift_logical_left|mux_two_shifted[30]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[1]~0 .lut_mask = 16'hFC0A;
defparam \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N6
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[1]~1 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[1]~1_combout  = (\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[1]~0_combout  & ((\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[3]~1_combout ) # 
// ((!\my_processor|aluer|shift_logical_left|mux_two_shifted[30]~0_combout )))) # (!\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[1]~0_combout  & (((\my_processor|aluer|shift_logical_left|mux_two_shifted[30]~0_combout  & 
// \my_processor|alu_A[19]~261_combout ))))

	.dataa(\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[3]~1_combout ),
	.datab(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[1]~0_combout ),
	.datac(\my_processor|aluer|shift_logical_left|mux_two_shifted[30]~0_combout ),
	.datad(\my_processor|alu_A[19]~261_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[1]~1 .lut_mask = 16'hBC8C;
defparam \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N2
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[2]~6 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[2]~6_combout  = (\my_processor|dx1|DXIR|dffe8|q~q  & (\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[4]~5_combout )) # (!\my_processor|dx1|DXIR|dffe8|q~q  & 
// ((\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[1]~1_combout )))

	.dataa(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[4]~5_combout ),
	.datab(gnd),
	.datac(\my_processor|dx1|DXIR|dffe8|q~q ),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[1]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[2]~6 .lut_mask = 16'hAFA0;
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N18
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[3]~21 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[3]~21_combout  = (\my_processor|alu_op[0]~0_combout  & ((\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[2]~6_combout ) # ((\my_processor|dx1|DXIR|dffe7|q~q )))) # 
// (!\my_processor|alu_op[0]~0_combout  & (((\my_processor|aluer|shift_logical_left|mux_one_shifted[4]~4_combout  & !\my_processor|dx1|DXIR|dffe7|q~q ))))

	.dataa(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[2]~6_combout ),
	.datab(\my_processor|alu_op[0]~0_combout ),
	.datac(\my_processor|aluer|shift_logical_left|mux_one_shifted[4]~4_combout ),
	.datad(\my_processor|dx1|DXIR|dffe7|q~q ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[3]~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[3]~21 .lut_mask = 16'hCCB8;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[3]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N20
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[3]~22 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[3]~22_combout  = (\my_processor|dx1|DXIR|dffe7|q~q  & ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[3]~21_combout  & 
// ((\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[3]~8_combout ))) # (!\my_processor|aluer|mux_for_alu_out|mux_results|register_out[3]~21_combout  & (\my_processor|aluer|shift_logical_left|mux_one_shifted[3]~3_combout )))) # 
// (!\my_processor|dx1|DXIR|dffe7|q~q  & (((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[3]~21_combout ))))

	.dataa(\my_processor|aluer|shift_logical_left|mux_one_shifted[3]~3_combout ),
	.datab(\my_processor|dx1|DXIR|dffe7|q~q ),
	.datac(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[3]~8_combout ),
	.datad(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[3]~21_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[3]~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[3]~22 .lut_mask = 16'hF388;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[3]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N4
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[3]~23 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[3]~23_combout  = (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[3]~20_combout  & ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout ) # 
// ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout  & \my_processor|aluer|mux_for_alu_out|mux_results|register_out[3]~22_combout )))) # (!\my_processor|aluer|mux_for_alu_out|mux_results|register_out[3]~20_combout  & 
// (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout  & ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[3]~22_combout ))))

	.dataa(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[3]~20_combout ),
	.datab(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout ),
	.datac(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout ),
	.datad(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[3]~22_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[3]~23_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[3]~23 .lut_mask = 16'hECA0;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[3]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y27_N5
dffeas \my_processor|xm1|XMoutput|dffe3|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[3]~23_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|XMoutput|dffe3|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|XMoutput|dffe3|q .is_wysiwyg = "true";
defparam \my_processor|xm1|XMoutput|dffe3|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y30_N12
cycloneive_lcell_comb \my_processor|mw1|MWmem|dffe2|q~feeder (
// Equation(s):
// \my_processor|mw1|MWmem|dffe2|q~feeder_combout  = \my_dmem|altsyncram_component|auto_generated|q_a [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\my_processor|mw1|MWmem|dffe2|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mw1|MWmem|dffe2|q~feeder .lut_mask = 16'hFF00;
defparam \my_processor|mw1|MWmem|dffe2|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y30_N13
dffeas \my_processor|mw1|MWmem|dffe2|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|mw1|MWmem|dffe2|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MWmem|dffe2|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MWmem|dffe2|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MWmem|dffe2|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y30_N10
cycloneive_lcell_comb \my_processor|WM_bypass_data[2]~4 (
// Equation(s):
// \my_processor|WM_bypass_data[2]~4_combout  = (!\my_processor|mw1|MWctrl|dffe18|q~q  & ((\my_processor|mw1|MWctrl|dffe16|q~q  & ((\my_processor|mw1|MWmem|dffe2|q~q ))) # (!\my_processor|mw1|MWctrl|dffe16|q~q  & (\my_processor|mw1|MWout|dffe2|q~q ))))

	.dataa(\my_processor|mw1|MWctrl|dffe18|q~q ),
	.datab(\my_processor|mw1|MWctrl|dffe16|q~q ),
	.datac(\my_processor|mw1|MWout|dffe2|q~q ),
	.datad(\my_processor|mw1|MWmem|dffe2|q~q ),
	.cin(gnd),
	.combout(\my_processor|WM_bypass_data[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|WM_bypass_data[2]~4 .lut_mask = 16'h5410;
defparam \my_processor|WM_bypass_data[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y30_N8
cycloneive_lcell_comb \my_processor|WM_bypass_data[2]~5 (
// Equation(s):
// \my_processor|WM_bypass_data[2]~5_combout  = (\my_processor|WM_bypass_data[2]~4_combout ) # ((\my_processor|mw1|MWctrl|dffe18|q~q  & \my_processor|mw1|MW_oldPC|dffe2|q~q ))

	.dataa(\my_processor|mw1|MWctrl|dffe18|q~q ),
	.datab(gnd),
	.datac(\my_processor|mw1|MW_oldPC|dffe2|q~q ),
	.datad(\my_processor|WM_bypass_data[2]~4_combout ),
	.cin(gnd),
	.combout(\my_processor|WM_bypass_data[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|WM_bypass_data[2]~5 .lut_mask = 16'hFFA0;
defparam \my_processor|WM_bypass_data[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y26_N1
dffeas \my_regfile|gen_registers[15].regs|dffe2|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[2]~5_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[15].regs|dffe2|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[15].regs|dffe2|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[15].regs|dffe2|q .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y23_N1
dffeas \my_regfile|gen_registers[13].regs|dffe2|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[2]~5_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[13].regs|dffe2|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[13].regs|dffe2|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[13].regs|dffe2|q .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y26_N29
dffeas \my_regfile|gen_registers[12].regs|dffe2|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[2]~5_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[12].regs|dffe2|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[12].regs|dffe2|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[12].regs|dffe2|q .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y26_N31
dffeas \my_regfile|gen_registers[14].regs|dffe2|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[2]~5_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[14].regs|dffe2|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[14].regs|dffe2|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[14].regs|dffe2|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N2
cycloneive_lcell_comb \my_processor|alu_A[2]~604 (
// Equation(s):
// \my_processor|alu_A[2]~604_combout  = (\my_processor|FD_IR1|dffe17|q~q  & (((\my_processor|FD_IR1|dffe18|q~q )))) # (!\my_processor|FD_IR1|dffe17|q~q  & ((\my_processor|FD_IR1|dffe18|q~q  & ((\my_regfile|gen_registers[14].regs|dffe2|q~q ))) # 
// (!\my_processor|FD_IR1|dffe18|q~q  & (\my_regfile|gen_registers[12].regs|dffe2|q~q ))))

	.dataa(\my_regfile|gen_registers[12].regs|dffe2|q~q ),
	.datab(\my_regfile|gen_registers[14].regs|dffe2|q~q ),
	.datac(\my_processor|FD_IR1|dffe17|q~q ),
	.datad(\my_processor|FD_IR1|dffe18|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[2]~604_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[2]~604 .lut_mask = 16'hFC0A;
defparam \my_processor|alu_A[2]~604 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N6
cycloneive_lcell_comb \my_processor|alu_A[2]~605 (
// Equation(s):
// \my_processor|alu_A[2]~605_combout  = (\my_processor|FD_IR1|dffe17|q~q  & ((\my_processor|alu_A[2]~604_combout  & (\my_regfile|gen_registers[15].regs|dffe2|q~q )) # (!\my_processor|alu_A[2]~604_combout  & ((\my_regfile|gen_registers[13].regs|dffe2|q~q 
// ))))) # (!\my_processor|FD_IR1|dffe17|q~q  & (((\my_processor|alu_A[2]~604_combout ))))

	.dataa(\my_processor|FD_IR1|dffe17|q~q ),
	.datab(\my_regfile|gen_registers[15].regs|dffe2|q~q ),
	.datac(\my_regfile|gen_registers[13].regs|dffe2|q~q ),
	.datad(\my_processor|alu_A[2]~604_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[2]~605_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[2]~605 .lut_mask = 16'hDDA0;
defparam \my_processor|alu_A[2]~605 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y27_N21
dffeas \my_regfile|gen_registers[23].regs|dffe2|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[2]~5_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[23].regs|dffe2|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[23].regs|dffe2|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[23].regs|dffe2|q .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y27_N7
dffeas \my_regfile|gen_registers[31].regs|dffe2|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[2]~5_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[31].regs|dffe2|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[31].regs|dffe2|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[31].regs|dffe2|q .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y27_N11
dffeas \my_regfile|gen_registers[19].regs|dffe2|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[2]~5_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[19].regs|dffe2|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[19].regs|dffe2|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[19].regs|dffe2|q .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y27_N23
dffeas \my_regfile|gen_registers[27].regs|dffe2|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[2]~5_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[27].regs|dffe2|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[27].regs|dffe2|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[27].regs|dffe2|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N16
cycloneive_lcell_comb \my_processor|alu_A[2]~613 (
// Equation(s):
// \my_processor|alu_A[2]~613_combout  = (\my_processor|FD_IR1|dffe20|q~q  & (((\my_regfile|gen_registers[27].regs|dffe2|q~q ) # (\my_processor|FD_IR1|dffe19|q~q )))) # (!\my_processor|FD_IR1|dffe20|q~q  & (\my_regfile|gen_registers[19].regs|dffe2|q~q  & 
// ((!\my_processor|FD_IR1|dffe19|q~q ))))

	.dataa(\my_regfile|gen_registers[19].regs|dffe2|q~q ),
	.datab(\my_regfile|gen_registers[27].regs|dffe2|q~q ),
	.datac(\my_processor|FD_IR1|dffe20|q~q ),
	.datad(\my_processor|FD_IR1|dffe19|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[2]~613_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[2]~613 .lut_mask = 16'hF0CA;
defparam \my_processor|alu_A[2]~613 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N6
cycloneive_lcell_comb \my_processor|alu_A[2]~614 (
// Equation(s):
// \my_processor|alu_A[2]~614_combout  = (\my_processor|FD_IR1|dffe19|q~q  & ((\my_processor|alu_A[2]~613_combout  & ((\my_regfile|gen_registers[31].regs|dffe2|q~q ))) # (!\my_processor|alu_A[2]~613_combout  & (\my_regfile|gen_registers[23].regs|dffe2|q~q 
// )))) # (!\my_processor|FD_IR1|dffe19|q~q  & (((\my_processor|alu_A[2]~613_combout ))))

	.dataa(\my_regfile|gen_registers[23].regs|dffe2|q~q ),
	.datab(\my_processor|FD_IR1|dffe19|q~q ),
	.datac(\my_regfile|gen_registers[31].regs|dffe2|q~q ),
	.datad(\my_processor|alu_A[2]~613_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[2]~614_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[2]~614 .lut_mask = 16'hF388;
defparam \my_processor|alu_A[2]~614 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y31_N15
dffeas \my_regfile|gen_registers[30].regs|dffe2|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[2]~5_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[30].regs|dffe2|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[30].regs|dffe2|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[30].regs|dffe2|q .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y31_N27
dffeas \my_regfile|gen_registers[26].regs|dffe2|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[2]~5_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[26].regs|dffe2|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[26].regs|dffe2|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[26].regs|dffe2|q .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y31_N1
dffeas \my_regfile|gen_registers[22].regs|dffe2|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[2]~5_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[22].regs|dffe2|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[22].regs|dffe2|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[22].regs|dffe2|q .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y31_N1
dffeas \my_regfile|gen_registers[18].regs|dffe2|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[2]~5_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[18].regs|dffe2|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[18].regs|dffe2|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[18].regs|dffe2|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y31_N0
cycloneive_lcell_comb \my_processor|alu_A[2]~606 (
// Equation(s):
// \my_processor|alu_A[2]~606_combout  = (\my_processor|FD_IR1|dffe19|q~q  & ((\my_regfile|gen_registers[22].regs|dffe2|q~q ) # ((\my_processor|FD_IR1|dffe20|q~q )))) # (!\my_processor|FD_IR1|dffe19|q~q  & (((\my_regfile|gen_registers[18].regs|dffe2|q~q  & 
// !\my_processor|FD_IR1|dffe20|q~q ))))

	.dataa(\my_regfile|gen_registers[22].regs|dffe2|q~q ),
	.datab(\my_processor|FD_IR1|dffe19|q~q ),
	.datac(\my_regfile|gen_registers[18].regs|dffe2|q~q ),
	.datad(\my_processor|FD_IR1|dffe20|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[2]~606_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[2]~606 .lut_mask = 16'hCCB8;
defparam \my_processor|alu_A[2]~606 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y31_N26
cycloneive_lcell_comb \my_processor|alu_A[2]~607 (
// Equation(s):
// \my_processor|alu_A[2]~607_combout  = (\my_processor|FD_IR1|dffe20|q~q  & ((\my_processor|alu_A[2]~606_combout  & (\my_regfile|gen_registers[30].regs|dffe2|q~q )) # (!\my_processor|alu_A[2]~606_combout  & ((\my_regfile|gen_registers[26].regs|dffe2|q~q 
// ))))) # (!\my_processor|FD_IR1|dffe20|q~q  & (((\my_processor|alu_A[2]~606_combout ))))

	.dataa(\my_processor|FD_IR1|dffe20|q~q ),
	.datab(\my_regfile|gen_registers[30].regs|dffe2|q~q ),
	.datac(\my_regfile|gen_registers[26].regs|dffe2|q~q ),
	.datad(\my_processor|alu_A[2]~606_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[2]~607_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[2]~607 .lut_mask = 16'hDDA0;
defparam \my_processor|alu_A[2]~607 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y28_N25
dffeas \my_regfile|gen_registers[24].regs|dffe2|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[2]~5_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[24].regs|dffe2|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[24].regs|dffe2|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[24].regs|dffe2|q .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y27_N5
dffeas \my_regfile|gen_registers[28].regs|dffe2|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[2]~5_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[28].regs|dffe2|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[28].regs|dffe2|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[28].regs|dffe2|q .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y27_N19
dffeas \my_regfile|gen_registers[16].regs|dffe2|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[2]~5_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[16].regs|dffe2|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[16].regs|dffe2|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[16].regs|dffe2|q .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y28_N27
dffeas \my_regfile|gen_registers[20].regs|dffe2|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[2]~5_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[20].regs|dffe2|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[20].regs|dffe2|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[20].regs|dffe2|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N18
cycloneive_lcell_comb \my_processor|alu_A[2]~610 (
// Equation(s):
// \my_processor|alu_A[2]~610_combout  = (\my_processor|FD_IR1|dffe19|q~q  & ((\my_processor|FD_IR1|dffe20|q~q ) # ((\my_regfile|gen_registers[20].regs|dffe2|q~q )))) # (!\my_processor|FD_IR1|dffe19|q~q  & (!\my_processor|FD_IR1|dffe20|q~q  & 
// (\my_regfile|gen_registers[16].regs|dffe2|q~q )))

	.dataa(\my_processor|FD_IR1|dffe19|q~q ),
	.datab(\my_processor|FD_IR1|dffe20|q~q ),
	.datac(\my_regfile|gen_registers[16].regs|dffe2|q~q ),
	.datad(\my_regfile|gen_registers[20].regs|dffe2|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[2]~610_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[2]~610 .lut_mask = 16'hBA98;
defparam \my_processor|alu_A[2]~610 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N4
cycloneive_lcell_comb \my_processor|alu_A[2]~611 (
// Equation(s):
// \my_processor|alu_A[2]~611_combout  = (\my_processor|FD_IR1|dffe20|q~q  & ((\my_processor|alu_A[2]~610_combout  & ((\my_regfile|gen_registers[28].regs|dffe2|q~q ))) # (!\my_processor|alu_A[2]~610_combout  & (\my_regfile|gen_registers[24].regs|dffe2|q~q 
// )))) # (!\my_processor|FD_IR1|dffe20|q~q  & (((\my_processor|alu_A[2]~610_combout ))))

	.dataa(\my_processor|FD_IR1|dffe20|q~q ),
	.datab(\my_regfile|gen_registers[24].regs|dffe2|q~q ),
	.datac(\my_regfile|gen_registers[28].regs|dffe2|q~q ),
	.datad(\my_processor|alu_A[2]~610_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[2]~611_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[2]~611 .lut_mask = 16'hF588;
defparam \my_processor|alu_A[2]~611 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y30_N9
dffeas \my_regfile|gen_registers[21].regs|dffe2|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[2]~5_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[21].regs|dffe2|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[21].regs|dffe2|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[21].regs|dffe2|q .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y30_N29
dffeas \my_regfile|gen_registers[29].regs|dffe2|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[2]~5_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[29].regs|dffe2|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[29].regs|dffe2|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[29].regs|dffe2|q .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y30_N27
dffeas \my_regfile|gen_registers[25].regs|dffe2|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[2]~5_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[25].regs|dffe2|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[25].regs|dffe2|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[25].regs|dffe2|q .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y30_N3
dffeas \my_regfile|gen_registers[17].regs|dffe2|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[2]~5_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[17].regs|dffe2|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[17].regs|dffe2|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[17].regs|dffe2|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y30_N2
cycloneive_lcell_comb \my_processor|alu_A[2]~608 (
// Equation(s):
// \my_processor|alu_A[2]~608_combout  = (\my_processor|FD_IR1|dffe19|q~q  & (((\my_processor|FD_IR1|dffe20|q~q )))) # (!\my_processor|FD_IR1|dffe19|q~q  & ((\my_processor|FD_IR1|dffe20|q~q  & (\my_regfile|gen_registers[25].regs|dffe2|q~q )) # 
// (!\my_processor|FD_IR1|dffe20|q~q  & ((\my_regfile|gen_registers[17].regs|dffe2|q~q )))))

	.dataa(\my_processor|FD_IR1|dffe19|q~q ),
	.datab(\my_regfile|gen_registers[25].regs|dffe2|q~q ),
	.datac(\my_regfile|gen_registers[17].regs|dffe2|q~q ),
	.datad(\my_processor|FD_IR1|dffe20|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[2]~608_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[2]~608 .lut_mask = 16'hEE50;
defparam \my_processor|alu_A[2]~608 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y30_N28
cycloneive_lcell_comb \my_processor|alu_A[2]~609 (
// Equation(s):
// \my_processor|alu_A[2]~609_combout  = (\my_processor|FD_IR1|dffe19|q~q  & ((\my_processor|alu_A[2]~608_combout  & ((\my_regfile|gen_registers[29].regs|dffe2|q~q ))) # (!\my_processor|alu_A[2]~608_combout  & (\my_regfile|gen_registers[21].regs|dffe2|q~q 
// )))) # (!\my_processor|FD_IR1|dffe19|q~q  & (((\my_processor|alu_A[2]~608_combout ))))

	.dataa(\my_processor|FD_IR1|dffe19|q~q ),
	.datab(\my_regfile|gen_registers[21].regs|dffe2|q~q ),
	.datac(\my_regfile|gen_registers[29].regs|dffe2|q~q ),
	.datad(\my_processor|alu_A[2]~608_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[2]~609_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[2]~609 .lut_mask = 16'hF588;
defparam \my_processor|alu_A[2]~609 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N6
cycloneive_lcell_comb \my_processor|alu_A[2]~612 (
// Equation(s):
// \my_processor|alu_A[2]~612_combout  = (\my_processor|FD_IR1|dffe17|q~q  & ((\my_processor|FD_IR1|dffe18|q~q ) # ((\my_processor|alu_A[2]~609_combout )))) # (!\my_processor|FD_IR1|dffe17|q~q  & (!\my_processor|FD_IR1|dffe18|q~q  & 
// (\my_processor|alu_A[2]~611_combout )))

	.dataa(\my_processor|FD_IR1|dffe17|q~q ),
	.datab(\my_processor|FD_IR1|dffe18|q~q ),
	.datac(\my_processor|alu_A[2]~611_combout ),
	.datad(\my_processor|alu_A[2]~609_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[2]~612_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[2]~612 .lut_mask = 16'hBA98;
defparam \my_processor|alu_A[2]~612 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N0
cycloneive_lcell_comb \my_processor|alu_A[2]~615 (
// Equation(s):
// \my_processor|alu_A[2]~615_combout  = (\my_processor|FD_IR1|dffe18|q~q  & ((\my_processor|alu_A[2]~612_combout  & (\my_processor|alu_A[2]~614_combout )) # (!\my_processor|alu_A[2]~612_combout  & ((\my_processor|alu_A[2]~607_combout ))))) # 
// (!\my_processor|FD_IR1|dffe18|q~q  & (((\my_processor|alu_A[2]~612_combout ))))

	.dataa(\my_processor|alu_A[2]~614_combout ),
	.datab(\my_processor|FD_IR1|dffe18|q~q ),
	.datac(\my_processor|alu_A[2]~607_combout ),
	.datad(\my_processor|alu_A[2]~612_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[2]~615_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[2]~615 .lut_mask = 16'hBBC0;
defparam \my_processor|alu_A[2]~615 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N30
cycloneive_lcell_comb \my_processor|alu_A[2]~616 (
// Equation(s):
// \my_processor|alu_A[2]~616_combout  = (\my_processor|alu_A[29]~27_combout  & ((\my_processor|alu_A[0]~26_combout ) # ((\my_processor|WM_bypass_data[2]~5_combout )))) # (!\my_processor|alu_A[29]~27_combout  & (!\my_processor|alu_A[0]~26_combout  & 
// ((\my_processor|alu_A[2]~615_combout ))))

	.dataa(\my_processor|alu_A[29]~27_combout ),
	.datab(\my_processor|alu_A[0]~26_combout ),
	.datac(\my_processor|WM_bypass_data[2]~5_combout ),
	.datad(\my_processor|alu_A[2]~615_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[2]~616_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[2]~616 .lut_mask = 16'hB9A8;
defparam \my_processor|alu_A[2]~616 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y22_N13
dffeas \my_regfile|gen_registers[5].regs|dffe2|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[2]~5_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[5].regs|dffe2|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[5].regs|dffe2|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[5].regs|dffe2|q .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y25_N11
dffeas \my_regfile|gen_registers[7].regs|dffe2|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[2]~5_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[7].regs|dffe2|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[7].regs|dffe2|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[7].regs|dffe2|q .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y25_N31
dffeas \my_regfile|gen_registers[4].regs|dffe2|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[2]~5_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[4].regs|dffe2|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[4].regs|dffe2|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[4].regs|dffe2|q .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y23_N11
dffeas \my_regfile|gen_registers[6].regs|dffe2|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[2]~5_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[6].regs|dffe2|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[6].regs|dffe2|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[6].regs|dffe2|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N20
cycloneive_lcell_comb \my_processor|alu_A[2]~598 (
// Equation(s):
// \my_processor|alu_A[2]~598_combout  = (\my_processor|FD_IR1|dffe18|q~q  & (((\my_processor|FD_IR1|dffe17|q~q ) # (\my_regfile|gen_registers[6].regs|dffe2|q~q )))) # (!\my_processor|FD_IR1|dffe18|q~q  & (\my_regfile|gen_registers[4].regs|dffe2|q~q  & 
// (!\my_processor|FD_IR1|dffe17|q~q )))

	.dataa(\my_regfile|gen_registers[4].regs|dffe2|q~q ),
	.datab(\my_processor|FD_IR1|dffe18|q~q ),
	.datac(\my_processor|FD_IR1|dffe17|q~q ),
	.datad(\my_regfile|gen_registers[6].regs|dffe2|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[2]~598_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[2]~598 .lut_mask = 16'hCEC2;
defparam \my_processor|alu_A[2]~598 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N10
cycloneive_lcell_comb \my_processor|alu_A[2]~599 (
// Equation(s):
// \my_processor|alu_A[2]~599_combout  = (\my_processor|FD_IR1|dffe17|q~q  & ((\my_processor|alu_A[2]~598_combout  & ((\my_regfile|gen_registers[7].regs|dffe2|q~q ))) # (!\my_processor|alu_A[2]~598_combout  & (\my_regfile|gen_registers[5].regs|dffe2|q~q )))) 
// # (!\my_processor|FD_IR1|dffe17|q~q  & (((\my_processor|alu_A[2]~598_combout ))))

	.dataa(\my_regfile|gen_registers[5].regs|dffe2|q~q ),
	.datab(\my_processor|FD_IR1|dffe17|q~q ),
	.datac(\my_regfile|gen_registers[7].regs|dffe2|q~q ),
	.datad(\my_processor|alu_A[2]~598_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[2]~599_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[2]~599 .lut_mask = 16'hF388;
defparam \my_processor|alu_A[2]~599 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y23_N13
dffeas \my_regfile|gen_registers[10].regs|dffe2|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[2]~5_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[10].regs|dffe2|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[10].regs|dffe2|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[10].regs|dffe2|q .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y23_N27
dffeas \my_regfile|gen_registers[11].regs|dffe2|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[2]~5_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[11].regs|dffe2|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[11].regs|dffe2|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[11].regs|dffe2|q .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y23_N7
dffeas \my_regfile|gen_registers[9].regs|dffe2|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[2]~5_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[9].regs|dffe2|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[9].regs|dffe2|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[9].regs|dffe2|q .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y23_N21
dffeas \my_regfile|gen_registers[8].regs|dffe2|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[2]~5_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[8].regs|dffe2|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[8].regs|dffe2|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[8].regs|dffe2|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N20
cycloneive_lcell_comb \my_processor|alu_A[2]~601 (
// Equation(s):
// \my_processor|alu_A[2]~601_combout  = (\my_processor|FD_IR1|dffe18|q~q  & (((\my_processor|FD_IR1|dffe17|q~q )))) # (!\my_processor|FD_IR1|dffe18|q~q  & ((\my_processor|FD_IR1|dffe17|q~q  & (\my_regfile|gen_registers[9].regs|dffe2|q~q )) # 
// (!\my_processor|FD_IR1|dffe17|q~q  & ((\my_regfile|gen_registers[8].regs|dffe2|q~q )))))

	.dataa(\my_processor|FD_IR1|dffe18|q~q ),
	.datab(\my_regfile|gen_registers[9].regs|dffe2|q~q ),
	.datac(\my_regfile|gen_registers[8].regs|dffe2|q~q ),
	.datad(\my_processor|FD_IR1|dffe17|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[2]~601_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[2]~601 .lut_mask = 16'hEE50;
defparam \my_processor|alu_A[2]~601 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N26
cycloneive_lcell_comb \my_processor|alu_A[2]~602 (
// Equation(s):
// \my_processor|alu_A[2]~602_combout  = (\my_processor|FD_IR1|dffe18|q~q  & ((\my_processor|alu_A[2]~601_combout  & ((\my_regfile|gen_registers[11].regs|dffe2|q~q ))) # (!\my_processor|alu_A[2]~601_combout  & (\my_regfile|gen_registers[10].regs|dffe2|q~q 
// )))) # (!\my_processor|FD_IR1|dffe18|q~q  & (((\my_processor|alu_A[2]~601_combout ))))

	.dataa(\my_regfile|gen_registers[10].regs|dffe2|q~q ),
	.datab(\my_processor|FD_IR1|dffe18|q~q ),
	.datac(\my_regfile|gen_registers[11].regs|dffe2|q~q ),
	.datad(\my_processor|alu_A[2]~601_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[2]~602_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[2]~602 .lut_mask = 16'hF388;
defparam \my_processor|alu_A[2]~602 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y24_N13
dffeas \my_regfile|gen_registers[2].regs|dffe2|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[2]~5_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[2].regs|dffe2|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[2].regs|dffe2|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[2].regs|dffe2|q .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y24_N19
dffeas \my_regfile|gen_registers[3].regs|dffe2|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[2]~5_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[3].regs|dffe2|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[3].regs|dffe2|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[3].regs|dffe2|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N18
cycloneive_lcell_comb \my_processor|alu_A[2]~600 (
// Equation(s):
// \my_processor|alu_A[2]~600_combout  = (\my_processor|alu_A[29]~6_combout  & (((\my_processor|alu_A[29]~7_combout )))) # (!\my_processor|alu_A[29]~6_combout  & ((\my_processor|alu_A[29]~7_combout  & ((\my_regfile|gen_registers[3].regs|dffe2|q~q ))) # 
// (!\my_processor|alu_A[29]~7_combout  & (\my_regfile|gen_registers[2].regs|dffe2|q~q ))))

	.dataa(\my_regfile|gen_registers[2].regs|dffe2|q~q ),
	.datab(\my_processor|alu_A[29]~6_combout ),
	.datac(\my_regfile|gen_registers[3].regs|dffe2|q~q ),
	.datad(\my_processor|alu_A[29]~7_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[2]~600_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[2]~600 .lut_mask = 16'hFC22;
defparam \my_processor|alu_A[2]~600 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N24
cycloneive_lcell_comb \my_processor|alu_A[2]~603 (
// Equation(s):
// \my_processor|alu_A[2]~603_combout  = (\my_processor|alu_A[29]~6_combout  & ((\my_processor|alu_A[2]~600_combout  & ((\my_processor|alu_A[2]~602_combout ))) # (!\my_processor|alu_A[2]~600_combout  & (\my_processor|alu_A[2]~599_combout )))) # 
// (!\my_processor|alu_A[29]~6_combout  & (((\my_processor|alu_A[2]~600_combout ))))

	.dataa(\my_processor|alu_A[2]~599_combout ),
	.datab(\my_processor|alu_A[29]~6_combout ),
	.datac(\my_processor|alu_A[2]~602_combout ),
	.datad(\my_processor|alu_A[2]~600_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[2]~603_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[2]~603 .lut_mask = 16'hF388;
defparam \my_processor|alu_A[2]~603 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N12
cycloneive_lcell_comb \my_processor|alu_A[2]~617 (
// Equation(s):
// \my_processor|alu_A[2]~617_combout  = (\my_processor|alu_A[29]~15_combout  & ((\my_processor|alu_A[2]~616_combout  & (\my_processor|alu_A[2]~605_combout )) # (!\my_processor|alu_A[2]~616_combout  & ((\my_processor|alu_A[2]~603_combout ))))) # 
// (!\my_processor|alu_A[29]~15_combout  & (((\my_processor|alu_A[2]~616_combout ))))

	.dataa(\my_processor|alu_A[2]~605_combout ),
	.datab(\my_processor|alu_A[29]~15_combout ),
	.datac(\my_processor|alu_A[2]~616_combout ),
	.datad(\my_processor|alu_A[2]~603_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[2]~617_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[2]~617 .lut_mask = 16'hBCB0;
defparam \my_processor|alu_A[2]~617 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N2
cycloneive_lcell_comb \my_processor|alu_A[2]~618 (
// Equation(s):
// \my_processor|alu_A[2]~618_combout  = (\my_processor|A_bypass_MX_sel~3_combout  & (\my_processor|xm1|XMoutput|dffe2|q~q )) # (!\my_processor|A_bypass_MX_sel~3_combout  & ((\my_processor|alu_A[2]~617_combout )))

	.dataa(\my_processor|xm1|XMoutput|dffe2|q~q ),
	.datab(\my_processor|A_bypass_MX_sel~3_combout ),
	.datac(gnd),
	.datad(\my_processor|alu_A[2]~617_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[2]~618_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[2]~618 .lut_mask = 16'hBB88;
defparam \my_processor|alu_A[2]~618 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N14
cycloneive_lcell_comb \my_processor|aluer|subtraction|eba_0|xor_sum2 (
// Equation(s):
// \my_processor|aluer|subtraction|eba_0|xor_sum2~combout  = \my_processor|alu_A[2]~618_combout  $ (\my_processor|alu_B[2]~12_combout  $ (\my_processor|aluer|subtraction|eba_0|orc1~combout ))

	.dataa(\my_processor|alu_A[2]~618_combout ),
	.datab(gnd),
	.datac(\my_processor|alu_B[2]~12_combout ),
	.datad(\my_processor|aluer|subtraction|eba_0|orc1~combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|subtraction|eba_0|xor_sum2~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|subtraction|eba_0|xor_sum2 .lut_mask = 16'hA55A;
defparam \my_processor|aluer|subtraction|eba_0|xor_sum2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N12
cycloneive_lcell_comb \my_processor|aluer|addition|eba_0|xor_sum2 (
// Equation(s):
// \my_processor|aluer|addition|eba_0|xor_sum2~combout  = \my_processor|alu_B[2]~12_combout  $ (\my_processor|aluer|addition|eba_0|orc1~0_combout  $ (\my_processor|alu_A[2]~618_combout ))

	.dataa(\my_processor|alu_B[2]~12_combout ),
	.datab(\my_processor|aluer|addition|eba_0|orc1~0_combout ),
	.datac(gnd),
	.datad(\my_processor|alu_A[2]~618_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|addition|eba_0|xor_sum2~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|addition|eba_0|xor_sum2 .lut_mask = 16'h9966;
defparam \my_processor|aluer|addition|eba_0|xor_sum2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N18
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~14 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~14_combout  = (\my_processor|alu_op[1]~1_combout  & (\my_processor|alu_op[0]~0_combout )) # (!\my_processor|alu_op[1]~1_combout  & ((\my_processor|alu_op[0]~0_combout  & 
// (!\my_processor|aluer|subtraction|eba_0|xor_sum2~combout )) # (!\my_processor|alu_op[0]~0_combout  & ((\my_processor|aluer|addition|eba_0|xor_sum2~combout )))))

	.dataa(\my_processor|alu_op[1]~1_combout ),
	.datab(\my_processor|alu_op[0]~0_combout ),
	.datac(\my_processor|aluer|subtraction|eba_0|xor_sum2~combout ),
	.datad(\my_processor|aluer|addition|eba_0|xor_sum2~combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~14 .lut_mask = 16'h9D8C;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N4
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~15 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~15_combout  = (\my_processor|alu_A[2]~618_combout  & ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~14_combout ) # ((\my_processor|alu_op[1]~1_combout  & 
// \my_processor|alu_B[2]~12_combout )))) # (!\my_processor|alu_A[2]~618_combout  & (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~14_combout  & ((\my_processor|alu_B[2]~12_combout ) # (!\my_processor|alu_op[1]~1_combout ))))

	.dataa(\my_processor|alu_A[2]~618_combout ),
	.datab(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~14_combout ),
	.datac(\my_processor|alu_op[1]~1_combout ),
	.datad(\my_processor|alu_B[2]~12_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~15 .lut_mask = 16'hEC8C;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N0
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[0]~2 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[0]~2_combout  = (\my_processor|aluer|shift_logical_left|mux_two_shifted[30]~0_combout  & (((\my_processor|aluer|shift_logical_left|mux_two_shifted[30]~1_combout )))) # 
// (!\my_processor|aluer|shift_logical_left|mux_two_shifted[30]~0_combout  & ((\my_processor|aluer|shift_logical_left|mux_two_shifted[30]~1_combout  & ((\my_processor|aluer|shift_right_arithmetic|mux_eight_shifted[2]~2_combout ))) # 
// (!\my_processor|aluer|shift_logical_left|mux_two_shifted[30]~1_combout  & (\my_processor|alu_A[2]~618_combout ))))

	.dataa(\my_processor|alu_A[2]~618_combout ),
	.datab(\my_processor|aluer|shift_right_arithmetic|mux_eight_shifted[2]~2_combout ),
	.datac(\my_processor|aluer|shift_logical_left|mux_two_shifted[30]~0_combout ),
	.datad(\my_processor|aluer|shift_logical_left|mux_two_shifted[30]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[0]~2 .lut_mask = 16'hFC0A;
defparam \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N28
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[0]~3 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[0]~3_combout  = (\my_processor|aluer|shift_logical_left|mux_two_shifted[30]~0_combout  & ((\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[0]~2_combout  & 
// (\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[2]~7_combout )) # (!\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[0]~2_combout  & ((\my_processor|alu_A[18]~282_combout ))))) # 
// (!\my_processor|aluer|shift_logical_left|mux_two_shifted[30]~0_combout  & (((\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[0]~2_combout ))))

	.dataa(\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[2]~7_combout ),
	.datab(\my_processor|alu_A[18]~282_combout ),
	.datac(\my_processor|aluer|shift_logical_left|mux_two_shifted[30]~0_combout ),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[0]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[0]~3 .lut_mask = 16'hAFC0;
defparam \my_processor|aluer|shift_right_arithmetic|mux_two_shifted[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N12
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[1]~4 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[1]~4_combout  = (\my_processor|dx1|DXIR|dffe8|q~q  & (\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[3]~3_combout )) # (!\my_processor|dx1|DXIR|dffe8|q~q  & 
// ((\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[0]~3_combout )))

	.dataa(gnd),
	.datab(\my_processor|dx1|DXIR|dffe8|q~q ),
	.datac(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[3]~3_combout ),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[0]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[1]~4 .lut_mask = 16'hF3C0;
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N8
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~16 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~16_combout  = (\my_processor|alu_op[0]~0_combout  & (((\my_processor|dx1|DXIR|dffe7|q~q ) # (\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[1]~4_combout )))) # 
// (!\my_processor|alu_op[0]~0_combout  & (\my_processor|aluer|shift_logical_left|mux_one_shifted[3]~3_combout  & (!\my_processor|dx1|DXIR|dffe7|q~q )))

	.dataa(\my_processor|alu_op[0]~0_combout ),
	.datab(\my_processor|aluer|shift_logical_left|mux_one_shifted[3]~3_combout ),
	.datac(\my_processor|dx1|DXIR|dffe7|q~q ),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[1]~4_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~16 .lut_mask = 16'hAEA4;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N4
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~17 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~17_combout  = (\my_processor|dx1|DXIR|dffe7|q~q  & ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~16_combout  & 
// ((\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[2]~6_combout ))) # (!\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~16_combout  & (\my_processor|aluer|shift_logical_left|mux_one_shifted[2]~1_combout )))) # 
// (!\my_processor|dx1|DXIR|dffe7|q~q  & (((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~16_combout ))))

	.dataa(\my_processor|dx1|DXIR|dffe7|q~q ),
	.datab(\my_processor|aluer|shift_logical_left|mux_one_shifted[2]~1_combout ),
	.datac(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[2]~6_combout ),
	.datad(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~16_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~17 .lut_mask = 16'hF588;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N2
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~18 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~18_combout  = (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~15_combout  & ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout ) # 
// ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~17_combout  & \my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout )))) # (!\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~15_combout  & 
// (((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~17_combout  & \my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout ))))

	.dataa(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~15_combout ),
	.datab(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout ),
	.datac(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~17_combout ),
	.datad(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~18 .lut_mask = 16'hF888;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y27_N3
dffeas \my_processor|xm1|XMoutput|dffe2|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~18_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|XMoutput|dffe2|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|XMoutput|dffe2|q .is_wysiwyg = "true";
defparam \my_processor|xm1|XMoutput|dffe2|q .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y24_N15
dffeas \my_processor|xm1|b|dffe1|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dx1|DXB|dffe1|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|b|dffe1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|b|dffe1|q .is_wysiwyg = "true";
defparam \my_processor|xm1|b|dffe1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N14
cycloneive_lcell_comb \my_processor|data[1]~1 (
// Equation(s):
// \my_processor|data[1]~1_combout  = (\my_processor|WM_bypass~3_combout  & (\my_processor|WM_bypass_data[1]~3_combout )) # (!\my_processor|WM_bypass~3_combout  & ((\my_processor|xm1|b|dffe1|q~q )))

	.dataa(gnd),
	.datab(\my_processor|WM_bypass_data[1]~3_combout ),
	.datac(\my_processor|xm1|b|dffe1|q~q ),
	.datad(\my_processor|WM_bypass~3_combout ),
	.cin(gnd),
	.combout(\my_processor|data[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[1]~1 .lut_mask = 16'hCCF0;
defparam \my_processor|data[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y14_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\my_processor|xm1|XMcontrol|dffe5|q~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[1]~1_combout ,\my_processor|data[0]~0_combout }),
	.portaaddr({\my_processor|xm1|XMoutput|dffe11|q~q ,\my_processor|xm1|XMoutput|dffe10|q~q ,\my_processor|xm1|XMoutput|dffe9|q~q ,\my_processor|xm1|XMoutput|dffe8|q~q ,\my_processor|xm1|XMoutput|dffe7|q~q ,\my_processor|xm1|XMoutput|dffe6|q~q ,
\my_processor|xm1|XMoutput|dffe5|q~q ,\my_processor|xm1|XMoutput|dffe4|q~q ,\my_processor|xm1|XMoutput|dffe3|q~q ,\my_processor|xm1|XMoutput|dffe2|q~q ,\my_processor|xm1|XMoutput|dffe1|q~q ,\my_processor|xm1|XMoutput|dffe0|q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .init_file = "notes.mif";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_7ih1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002;
// synopsys translate_on

// Location: FF_X31_Y30_N3
dffeas \my_processor|mw1|MWmem|dffe1|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_dmem|altsyncram_component|auto_generated|q_a [1]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MWmem|dffe1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MWmem|dffe1|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MWmem|dffe1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y30_N24
cycloneive_lcell_comb \my_processor|WM_bypass_data[1]~2 (
// Equation(s):
// \my_processor|WM_bypass_data[1]~2_combout  = (!\my_processor|mw1|MWctrl|dffe18|q~q  & ((\my_processor|mw1|MWctrl|dffe16|q~q  & ((\my_processor|mw1|MWmem|dffe1|q~q ))) # (!\my_processor|mw1|MWctrl|dffe16|q~q  & (\my_processor|mw1|MWout|dffe1|q~q ))))

	.dataa(\my_processor|mw1|MWctrl|dffe18|q~q ),
	.datab(\my_processor|mw1|MWctrl|dffe16|q~q ),
	.datac(\my_processor|mw1|MWout|dffe1|q~q ),
	.datad(\my_processor|mw1|MWmem|dffe1|q~q ),
	.cin(gnd),
	.combout(\my_processor|WM_bypass_data[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|WM_bypass_data[1]~2 .lut_mask = 16'h5410;
defparam \my_processor|WM_bypass_data[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y30_N30
cycloneive_lcell_comb \my_processor|WM_bypass_data[1]~3 (
// Equation(s):
// \my_processor|WM_bypass_data[1]~3_combout  = (\my_processor|WM_bypass_data[1]~2_combout ) # ((\my_processor|mw1|MWctrl|dffe18|q~q  & \my_processor|mw1|MW_oldPC|dffe1|q~q ))

	.dataa(\my_processor|mw1|MWctrl|dffe18|q~q ),
	.datab(gnd),
	.datac(\my_processor|mw1|MW_oldPC|dffe1|q~q ),
	.datad(\my_processor|WM_bypass_data[1]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|WM_bypass_data[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|WM_bypass_data[1]~3 .lut_mask = 16'hFFA0;
defparam \my_processor|WM_bypass_data[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N12
cycloneive_lcell_comb \my_processor|alu_A[1]~631 (
// Equation(s):
// \my_processor|alu_A[1]~631_combout  = (\my_processor|FD_IR1|dffe19|q~q  & ((\my_regfile|gen_registers[20].regs|dffe1|q~q ) # ((\my_processor|FD_IR1|dffe20|q~q )))) # (!\my_processor|FD_IR1|dffe19|q~q  & (((\my_regfile|gen_registers[16].regs|dffe1|q~q  & 
// !\my_processor|FD_IR1|dffe20|q~q ))))

	.dataa(\my_regfile|gen_registers[20].regs|dffe1|q~q ),
	.datab(\my_processor|FD_IR1|dffe19|q~q ),
	.datac(\my_regfile|gen_registers[16].regs|dffe1|q~q ),
	.datad(\my_processor|FD_IR1|dffe20|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[1]~631_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[1]~631 .lut_mask = 16'hCCB8;
defparam \my_processor|alu_A[1]~631 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N26
cycloneive_lcell_comb \my_processor|alu_A[1]~632 (
// Equation(s):
// \my_processor|alu_A[1]~632_combout  = (\my_processor|FD_IR1|dffe20|q~q  & ((\my_processor|alu_A[1]~631_combout  & ((\my_regfile|gen_registers[28].regs|dffe1|q~q ))) # (!\my_processor|alu_A[1]~631_combout  & (\my_regfile|gen_registers[24].regs|dffe1|q~q 
// )))) # (!\my_processor|FD_IR1|dffe20|q~q  & (((\my_processor|alu_A[1]~631_combout ))))

	.dataa(\my_processor|FD_IR1|dffe20|q~q ),
	.datab(\my_regfile|gen_registers[24].regs|dffe1|q~q ),
	.datac(\my_regfile|gen_registers[28].regs|dffe1|q~q ),
	.datad(\my_processor|alu_A[1]~631_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[1]~632_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[1]~632 .lut_mask = 16'hF588;
defparam \my_processor|alu_A[1]~632 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N20
cycloneive_lcell_comb \my_processor|alu_A[1]~629 (
// Equation(s):
// \my_processor|alu_A[1]~629_combout  = (\my_processor|FD_IR1|dffe20|q~q  & (\my_processor|FD_IR1|dffe19|q~q )) # (!\my_processor|FD_IR1|dffe20|q~q  & ((\my_processor|FD_IR1|dffe19|q~q  & ((\my_regfile|gen_registers[22].regs|dffe1|q~q ))) # 
// (!\my_processor|FD_IR1|dffe19|q~q  & (\my_regfile|gen_registers[18].regs|dffe1|q~q ))))

	.dataa(\my_processor|FD_IR1|dffe20|q~q ),
	.datab(\my_processor|FD_IR1|dffe19|q~q ),
	.datac(\my_regfile|gen_registers[18].regs|dffe1|q~q ),
	.datad(\my_regfile|gen_registers[22].regs|dffe1|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[1]~629_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[1]~629 .lut_mask = 16'hDC98;
defparam \my_processor|alu_A[1]~629 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N18
cycloneive_lcell_comb \my_processor|alu_A[1]~630 (
// Equation(s):
// \my_processor|alu_A[1]~630_combout  = (\my_processor|FD_IR1|dffe20|q~q  & ((\my_processor|alu_A[1]~629_combout  & ((\my_regfile|gen_registers[30].regs|dffe1|q~q ))) # (!\my_processor|alu_A[1]~629_combout  & (\my_regfile|gen_registers[26].regs|dffe1|q~q 
// )))) # (!\my_processor|FD_IR1|dffe20|q~q  & (((\my_processor|alu_A[1]~629_combout ))))

	.dataa(\my_regfile|gen_registers[26].regs|dffe1|q~q ),
	.datab(\my_processor|FD_IR1|dffe20|q~q ),
	.datac(\my_regfile|gen_registers[30].regs|dffe1|q~q ),
	.datad(\my_processor|alu_A[1]~629_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[1]~630_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[1]~630 .lut_mask = 16'hF388;
defparam \my_processor|alu_A[1]~630 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N28
cycloneive_lcell_comb \my_processor|alu_A[1]~633 (
// Equation(s):
// \my_processor|alu_A[1]~633_combout  = (\my_processor|FD_IR1|dffe18|q~q  & ((\my_processor|FD_IR1|dffe17|q~q ) # ((\my_processor|alu_A[1]~630_combout )))) # (!\my_processor|FD_IR1|dffe18|q~q  & (!\my_processor|FD_IR1|dffe17|q~q  & 
// (\my_processor|alu_A[1]~632_combout )))

	.dataa(\my_processor|FD_IR1|dffe18|q~q ),
	.datab(\my_processor|FD_IR1|dffe17|q~q ),
	.datac(\my_processor|alu_A[1]~632_combout ),
	.datad(\my_processor|alu_A[1]~630_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[1]~633_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[1]~633 .lut_mask = 16'hBA98;
defparam \my_processor|alu_A[1]~633 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N6
cycloneive_lcell_comb \my_processor|alu_A[1]~634 (
// Equation(s):
// \my_processor|alu_A[1]~634_combout  = (\my_processor|FD_IR1|dffe20|q~q  & ((\my_regfile|gen_registers[27].regs|dffe1|q~q ) # ((\my_processor|FD_IR1|dffe19|q~q )))) # (!\my_processor|FD_IR1|dffe20|q~q  & (((!\my_processor|FD_IR1|dffe19|q~q  & 
// \my_regfile|gen_registers[19].regs|dffe1|q~q ))))

	.dataa(\my_regfile|gen_registers[27].regs|dffe1|q~q ),
	.datab(\my_processor|FD_IR1|dffe20|q~q ),
	.datac(\my_processor|FD_IR1|dffe19|q~q ),
	.datad(\my_regfile|gen_registers[19].regs|dffe1|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[1]~634_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[1]~634 .lut_mask = 16'hCBC8;
defparam \my_processor|alu_A[1]~634 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N14
cycloneive_lcell_comb \my_processor|alu_A[1]~635 (
// Equation(s):
// \my_processor|alu_A[1]~635_combout  = (\my_processor|FD_IR1|dffe19|q~q  & ((\my_processor|alu_A[1]~634_combout  & ((\my_regfile|gen_registers[31].regs|dffe1|q~q ))) # (!\my_processor|alu_A[1]~634_combout  & (\my_regfile|gen_registers[23].regs|dffe1|q~q 
// )))) # (!\my_processor|FD_IR1|dffe19|q~q  & (((\my_processor|alu_A[1]~634_combout ))))

	.dataa(\my_processor|FD_IR1|dffe19|q~q ),
	.datab(\my_regfile|gen_registers[23].regs|dffe1|q~q ),
	.datac(\my_regfile|gen_registers[31].regs|dffe1|q~q ),
	.datad(\my_processor|alu_A[1]~634_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[1]~635_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[1]~635 .lut_mask = 16'hF588;
defparam \my_processor|alu_A[1]~635 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y31_N18
cycloneive_lcell_comb \my_processor|alu_A[1]~627 (
// Equation(s):
// \my_processor|alu_A[1]~627_combout  = (\my_processor|FD_IR1|dffe19|q~q  & (((\my_processor|FD_IR1|dffe20|q~q )))) # (!\my_processor|FD_IR1|dffe19|q~q  & ((\my_processor|FD_IR1|dffe20|q~q  & (\my_regfile|gen_registers[25].regs|dffe1|q~q )) # 
// (!\my_processor|FD_IR1|dffe20|q~q  & ((\my_regfile|gen_registers[17].regs|dffe1|q~q )))))

	.dataa(\my_regfile|gen_registers[25].regs|dffe1|q~q ),
	.datab(\my_regfile|gen_registers[17].regs|dffe1|q~q ),
	.datac(\my_processor|FD_IR1|dffe19|q~q ),
	.datad(\my_processor|FD_IR1|dffe20|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[1]~627_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[1]~627 .lut_mask = 16'hFA0C;
defparam \my_processor|alu_A[1]~627 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y31_N4
cycloneive_lcell_comb \my_processor|alu_A[1]~628 (
// Equation(s):
// \my_processor|alu_A[1]~628_combout  = (\my_processor|FD_IR1|dffe19|q~q  & ((\my_processor|alu_A[1]~627_combout  & (\my_regfile|gen_registers[29].regs|dffe1|q~q )) # (!\my_processor|alu_A[1]~627_combout  & ((\my_regfile|gen_registers[21].regs|dffe1|q~q 
// ))))) # (!\my_processor|FD_IR1|dffe19|q~q  & (((\my_processor|alu_A[1]~627_combout ))))

	.dataa(\my_processor|FD_IR1|dffe19|q~q ),
	.datab(\my_regfile|gen_registers[29].regs|dffe1|q~q ),
	.datac(\my_regfile|gen_registers[21].regs|dffe1|q~q ),
	.datad(\my_processor|alu_A[1]~627_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[1]~628_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[1]~628 .lut_mask = 16'hDDA0;
defparam \my_processor|alu_A[1]~628 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N22
cycloneive_lcell_comb \my_processor|alu_A[1]~636 (
// Equation(s):
// \my_processor|alu_A[1]~636_combout  = (\my_processor|FD_IR1|dffe17|q~q  & ((\my_processor|alu_A[1]~633_combout  & (\my_processor|alu_A[1]~635_combout )) # (!\my_processor|alu_A[1]~633_combout  & ((\my_processor|alu_A[1]~628_combout ))))) # 
// (!\my_processor|FD_IR1|dffe17|q~q  & (\my_processor|alu_A[1]~633_combout ))

	.dataa(\my_processor|FD_IR1|dffe17|q~q ),
	.datab(\my_processor|alu_A[1]~633_combout ),
	.datac(\my_processor|alu_A[1]~635_combout ),
	.datad(\my_processor|alu_A[1]~628_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[1]~636_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[1]~636 .lut_mask = 16'hE6C4;
defparam \my_processor|alu_A[1]~636 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N20
cycloneive_lcell_comb \my_processor|alu_A[1]~637 (
// Equation(s):
// \my_processor|alu_A[1]~637_combout  = (\my_processor|alu_A[0]~26_combout  & (((\my_processor|alu_A[29]~27_combout )))) # (!\my_processor|alu_A[0]~26_combout  & ((\my_processor|alu_A[29]~27_combout  & (\my_processor|WM_bypass_data[1]~3_combout )) # 
// (!\my_processor|alu_A[29]~27_combout  & ((\my_processor|alu_A[1]~636_combout )))))

	.dataa(\my_processor|alu_A[0]~26_combout ),
	.datab(\my_processor|WM_bypass_data[1]~3_combout ),
	.datac(\my_processor|alu_A[1]~636_combout ),
	.datad(\my_processor|alu_A[29]~27_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[1]~637_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[1]~637 .lut_mask = 16'hEE50;
defparam \my_processor|alu_A[1]~637 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N0
cycloneive_lcell_comb \my_processor|alu_A[1]~624 (
// Equation(s):
// \my_processor|alu_A[1]~624_combout  = (\my_processor|FD_IR1|dffe17|q~q  & (((\my_processor|FD_IR1|dffe18|q~q )))) # (!\my_processor|FD_IR1|dffe17|q~q  & ((\my_processor|FD_IR1|dffe18|q~q  & (\my_regfile|gen_registers[10].regs|dffe1|q~q )) # 
// (!\my_processor|FD_IR1|dffe18|q~q  & ((\my_regfile|gen_registers[8].regs|dffe1|q~q )))))

	.dataa(\my_regfile|gen_registers[10].regs|dffe1|q~q ),
	.datab(\my_processor|FD_IR1|dffe17|q~q ),
	.datac(\my_regfile|gen_registers[8].regs|dffe1|q~q ),
	.datad(\my_processor|FD_IR1|dffe18|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[1]~624_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[1]~624 .lut_mask = 16'hEE30;
defparam \my_processor|alu_A[1]~624 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N14
cycloneive_lcell_comb \my_processor|alu_A[1]~625 (
// Equation(s):
// \my_processor|alu_A[1]~625_combout  = (\my_processor|FD_IR1|dffe17|q~q  & ((\my_processor|alu_A[1]~624_combout  & ((\my_regfile|gen_registers[11].regs|dffe1|q~q ))) # (!\my_processor|alu_A[1]~624_combout  & (\my_regfile|gen_registers[9].regs|dffe1|q~q 
// )))) # (!\my_processor|FD_IR1|dffe17|q~q  & (((\my_processor|alu_A[1]~624_combout ))))

	.dataa(\my_regfile|gen_registers[9].regs|dffe1|q~q ),
	.datab(\my_processor|FD_IR1|dffe17|q~q ),
	.datac(\my_regfile|gen_registers[11].regs|dffe1|q~q ),
	.datad(\my_processor|alu_A[1]~624_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[1]~625_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[1]~625 .lut_mask = 16'hF388;
defparam \my_processor|alu_A[1]~625 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N0
cycloneive_lcell_comb \my_processor|alu_A[1]~621 (
// Equation(s):
// \my_processor|alu_A[1]~621_combout  = (\my_processor|FD_IR1|dffe18|q~q  & (((\my_processor|FD_IR1|dffe17|q~q )))) # (!\my_processor|FD_IR1|dffe18|q~q  & ((\my_processor|FD_IR1|dffe17|q~q  & (\my_regfile|gen_registers[5].regs|dffe1|q~q )) # 
// (!\my_processor|FD_IR1|dffe17|q~q  & ((\my_regfile|gen_registers[4].regs|dffe1|q~q )))))

	.dataa(\my_processor|FD_IR1|dffe18|q~q ),
	.datab(\my_regfile|gen_registers[5].regs|dffe1|q~q ),
	.datac(\my_regfile|gen_registers[4].regs|dffe1|q~q ),
	.datad(\my_processor|FD_IR1|dffe17|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[1]~621_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[1]~621 .lut_mask = 16'hEE50;
defparam \my_processor|alu_A[1]~621 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N26
cycloneive_lcell_comb \my_processor|alu_A[1]~622 (
// Equation(s):
// \my_processor|alu_A[1]~622_combout  = (\my_processor|FD_IR1|dffe18|q~q  & ((\my_processor|alu_A[1]~621_combout  & ((\my_regfile|gen_registers[7].regs|dffe1|q~q ))) # (!\my_processor|alu_A[1]~621_combout  & (\my_regfile|gen_registers[6].regs|dffe1|q~q )))) 
// # (!\my_processor|FD_IR1|dffe18|q~q  & (((\my_processor|alu_A[1]~621_combout ))))

	.dataa(\my_regfile|gen_registers[6].regs|dffe1|q~q ),
	.datab(\my_processor|FD_IR1|dffe18|q~q ),
	.datac(\my_regfile|gen_registers[7].regs|dffe1|q~q ),
	.datad(\my_processor|alu_A[1]~621_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[1]~622_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[1]~622 .lut_mask = 16'hF388;
defparam \my_processor|alu_A[1]~622 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N2
cycloneive_lcell_comb \my_processor|alu_A[1]~623 (
// Equation(s):
// \my_processor|alu_A[1]~623_combout  = (\my_processor|alu_A[29]~7_combout  & (((\my_processor|alu_A[29]~6_combout )))) # (!\my_processor|alu_A[29]~7_combout  & ((\my_processor|alu_A[29]~6_combout  & (\my_processor|alu_A[1]~622_combout )) # 
// (!\my_processor|alu_A[29]~6_combout  & ((\my_regfile|gen_registers[2].regs|dffe1|q~q )))))

	.dataa(\my_processor|alu_A[29]~7_combout ),
	.datab(\my_processor|alu_A[1]~622_combout ),
	.datac(\my_regfile|gen_registers[2].regs|dffe1|q~q ),
	.datad(\my_processor|alu_A[29]~6_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[1]~623_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[1]~623 .lut_mask = 16'hEE50;
defparam \my_processor|alu_A[1]~623 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N16
cycloneive_lcell_comb \my_processor|alu_A[1]~626 (
// Equation(s):
// \my_processor|alu_A[1]~626_combout  = (\my_processor|alu_A[29]~7_combout  & ((\my_processor|alu_A[1]~623_combout  & (\my_processor|alu_A[1]~625_combout )) # (!\my_processor|alu_A[1]~623_combout  & ((\my_regfile|gen_registers[3].regs|dffe1|q~q ))))) # 
// (!\my_processor|alu_A[29]~7_combout  & (((\my_processor|alu_A[1]~623_combout ))))

	.dataa(\my_processor|alu_A[1]~625_combout ),
	.datab(\my_processor|alu_A[29]~7_combout ),
	.datac(\my_regfile|gen_registers[3].regs|dffe1|q~q ),
	.datad(\my_processor|alu_A[1]~623_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[1]~626_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[1]~626 .lut_mask = 16'hBBC0;
defparam \my_processor|alu_A[1]~626 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N14
cycloneive_lcell_comb \my_processor|alu_A[1]~619 (
// Equation(s):
// \my_processor|alu_A[1]~619_combout  = (\my_processor|FD_IR1|dffe17|q~q  & (((\my_processor|FD_IR1|dffe18|q~q ) # (\my_regfile|gen_registers[13].regs|dffe1|q~q )))) # (!\my_processor|FD_IR1|dffe17|q~q  & (\my_regfile|gen_registers[12].regs|dffe1|q~q  & 
// (!\my_processor|FD_IR1|dffe18|q~q )))

	.dataa(\my_processor|FD_IR1|dffe17|q~q ),
	.datab(\my_regfile|gen_registers[12].regs|dffe1|q~q ),
	.datac(\my_processor|FD_IR1|dffe18|q~q ),
	.datad(\my_regfile|gen_registers[13].regs|dffe1|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[1]~619_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[1]~619 .lut_mask = 16'hAEA4;
defparam \my_processor|alu_A[1]~619 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N22
cycloneive_lcell_comb \my_processor|alu_A[1]~620 (
// Equation(s):
// \my_processor|alu_A[1]~620_combout  = (\my_processor|FD_IR1|dffe18|q~q  & ((\my_processor|alu_A[1]~619_combout  & (\my_regfile|gen_registers[15].regs|dffe1|q~q )) # (!\my_processor|alu_A[1]~619_combout  & ((\my_regfile|gen_registers[14].regs|dffe1|q~q 
// ))))) # (!\my_processor|FD_IR1|dffe18|q~q  & (((\my_processor|alu_A[1]~619_combout ))))

	.dataa(\my_processor|FD_IR1|dffe18|q~q ),
	.datab(\my_regfile|gen_registers[15].regs|dffe1|q~q ),
	.datac(\my_processor|alu_A[1]~619_combout ),
	.datad(\my_regfile|gen_registers[14].regs|dffe1|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_A[1]~620_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[1]~620 .lut_mask = 16'hDAD0;
defparam \my_processor|alu_A[1]~620 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N30
cycloneive_lcell_comb \my_processor|alu_A[1]~667 (
// Equation(s):
// \my_processor|alu_A[1]~667_combout  = (\my_processor|alu_A[1]~637_combout  & (((\my_processor|alu_A[1]~620_combout ) # (!\my_processor|alu_A[29]~15_combout )))) # (!\my_processor|alu_A[1]~637_combout  & (\my_processor|alu_A[1]~626_combout  & 
// ((\my_processor|alu_A[29]~15_combout ))))

	.dataa(\my_processor|alu_A[1]~637_combout ),
	.datab(\my_processor|alu_A[1]~626_combout ),
	.datac(\my_processor|alu_A[1]~620_combout ),
	.datad(\my_processor|alu_A[29]~15_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[1]~667_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[1]~667 .lut_mask = 16'hE4AA;
defparam \my_processor|alu_A[1]~667 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N0
cycloneive_lcell_comb \my_processor|aluer|shift_logical_left|mux_one_shifted[2]~1 (
// Equation(s):
// \my_processor|aluer|shift_logical_left|mux_one_shifted[2]~1_combout  = (\my_processor|aluer|mux_for_alu_out|mux_eight_zero|mux_four_one|bracket0[31]~0_combout  & ((\my_processor|A_bypass_MX_sel~3_combout  & (\my_processor|xm1|XMoutput|dffe1|q~q )) # 
// (!\my_processor|A_bypass_MX_sel~3_combout  & ((\my_processor|alu_A[1]~667_combout )))))

	.dataa(\my_processor|A_bypass_MX_sel~3_combout ),
	.datab(\my_processor|xm1|XMoutput|dffe1|q~q ),
	.datac(\my_processor|alu_A[1]~667_combout ),
	.datad(\my_processor|aluer|mux_for_alu_out|mux_eight_zero|mux_four_one|bracket0[31]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_logical_left|mux_one_shifted[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[2]~1 .lut_mask = 16'hD800;
defparam \my_processor|aluer|shift_logical_left|mux_one_shifted[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N18
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~7 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~7_combout  = (\my_processor|dx1|DXIR|dffe7|q~q  & (((\my_processor|alu_op[0]~0_combout )))) # (!\my_processor|dx1|DXIR|dffe7|q~q  & ((\my_processor|alu_op[0]~0_combout  & 
// ((\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[0]~2_combout ))) # (!\my_processor|alu_op[0]~0_combout  & (\my_processor|aluer|shift_logical_left|mux_one_shifted[2]~1_combout ))))

	.dataa(\my_processor|dx1|DXIR|dffe7|q~q ),
	.datab(\my_processor|aluer|shift_logical_left|mux_one_shifted[2]~1_combout ),
	.datac(\my_processor|alu_op[0]~0_combout ),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[0]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~7 .lut_mask = 16'hF4A4;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N26
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~8 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~8_combout  = (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~7_combout  & (((\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[1]~4_combout ) # 
// (!\my_processor|dx1|DXIR|dffe7|q~q )))) # (!\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~7_combout  & (\my_processor|aluer|shift_logical_left|mux_one_shifted[1]~0_combout  & (\my_processor|dx1|DXIR|dffe7|q~q )))

	.dataa(\my_processor|aluer|shift_logical_left|mux_one_shifted[1]~0_combout ),
	.datab(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~7_combout ),
	.datac(\my_processor|dx1|DXIR|dffe7|q~q ),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[1]~4_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~8 .lut_mask = 16'hEC2C;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N22
cycloneive_lcell_comb \my_processor|aluer|subtraction|eba_0|xor_sum1 (
// Equation(s):
// \my_processor|aluer|subtraction|eba_0|xor_sum1~combout  = \my_processor|alu_A[1]~639_combout  $ (\my_processor|alu_B[1]~10_combout  $ (((\my_processor|alu_A[0]~645_combout ) # (!\my_processor|alu_B[0]~8_combout ))))

	.dataa(\my_processor|alu_A[1]~639_combout ),
	.datab(\my_processor|alu_B[0]~8_combout ),
	.datac(\my_processor|alu_B[1]~10_combout ),
	.datad(\my_processor|alu_A[0]~645_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|subtraction|eba_0|xor_sum1~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|subtraction|eba_0|xor_sum1 .lut_mask = 16'hA569;
defparam \my_processor|aluer|subtraction|eba_0|xor_sum1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N30
cycloneive_lcell_comb \my_processor|aluer|addition|eba_0|xor_sum1 (
// Equation(s):
// \my_processor|aluer|addition|eba_0|xor_sum1~combout  = \my_processor|alu_B[1]~10_combout  $ (\my_processor|alu_A[1]~639_combout  $ (((\my_processor|alu_A[0]~645_combout  & \my_processor|alu_B[0]~8_combout ))))

	.dataa(\my_processor|alu_A[0]~645_combout ),
	.datab(\my_processor|alu_B[0]~8_combout ),
	.datac(\my_processor|alu_B[1]~10_combout ),
	.datad(\my_processor|alu_A[1]~639_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|addition|eba_0|xor_sum1~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|addition|eba_0|xor_sum1 .lut_mask = 16'h8778;
defparam \my_processor|aluer|addition|eba_0|xor_sum1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N24
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~9 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~9_combout  = (\my_processor|alu_op[1]~1_combout  & (((\my_processor|alu_op[0]~0_combout )))) # (!\my_processor|alu_op[1]~1_combout  & ((\my_processor|alu_op[0]~0_combout  & 
// (!\my_processor|aluer|subtraction|eba_0|xor_sum1~combout )) # (!\my_processor|alu_op[0]~0_combout  & ((\my_processor|aluer|addition|eba_0|xor_sum1~combout )))))

	.dataa(\my_processor|aluer|subtraction|eba_0|xor_sum1~combout ),
	.datab(\my_processor|alu_op[1]~1_combout ),
	.datac(\my_processor|aluer|addition|eba_0|xor_sum1~combout ),
	.datad(\my_processor|alu_op[0]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~9 .lut_mask = 16'hDD30;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N6
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~10 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~10_combout  = (\my_processor|alu_A[1]~639_combout  & ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~9_combout ) # ((\my_processor|alu_op[1]~1_combout  & 
// \my_processor|alu_B[1]~10_combout )))) # (!\my_processor|alu_A[1]~639_combout  & (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~9_combout  & ((\my_processor|alu_B[1]~10_combout ) # (!\my_processor|alu_op[1]~1_combout ))))

	.dataa(\my_processor|alu_A[1]~639_combout ),
	.datab(\my_processor|alu_op[1]~1_combout ),
	.datac(\my_processor|alu_B[1]~10_combout ),
	.datad(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~9_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~10 .lut_mask = 16'hFB80;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N12
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~13 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~13_combout  = (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout  & ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~8_combout ) # 
// ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout  & \my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~10_combout )))) # (!\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout  & 
// (((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout  & \my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~10_combout ))))

	.dataa(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout ),
	.datab(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~8_combout ),
	.datac(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout ),
	.datad(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~10_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~13 .lut_mask = 16'hF888;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y27_N13
dffeas \my_processor|xm1|XMoutput|dffe1|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~13_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|XMoutput|dffe1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|XMoutput|dffe1|q .is_wysiwyg = "true";
defparam \my_processor|xm1|XMoutput|dffe1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N2
cycloneive_lcell_comb \my_processor|alu_A[1]~638 (
// Equation(s):
// \my_processor|alu_A[1]~638_combout  = (\my_processor|alu_A[29]~15_combout  & ((\my_processor|alu_A[1]~637_combout  & (\my_processor|alu_A[1]~620_combout )) # (!\my_processor|alu_A[1]~637_combout  & ((\my_processor|alu_A[1]~626_combout ))))) # 
// (!\my_processor|alu_A[29]~15_combout  & (((\my_processor|alu_A[1]~637_combout ))))

	.dataa(\my_processor|alu_A[29]~15_combout ),
	.datab(\my_processor|alu_A[1]~620_combout ),
	.datac(\my_processor|alu_A[1]~626_combout ),
	.datad(\my_processor|alu_A[1]~637_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[1]~638_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[1]~638 .lut_mask = 16'hDDA0;
defparam \my_processor|alu_A[1]~638 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N24
cycloneive_lcell_comb \my_processor|alu_A[1]~639 (
// Equation(s):
// \my_processor|alu_A[1]~639_combout  = (\my_processor|A_bypass_MX_sel~3_combout  & (\my_processor|xm1|XMoutput|dffe1|q~q )) # (!\my_processor|A_bypass_MX_sel~3_combout  & ((\my_processor|alu_A[1]~638_combout )))

	.dataa(gnd),
	.datab(\my_processor|xm1|XMoutput|dffe1|q~q ),
	.datac(\my_processor|A_bypass_MX_sel~3_combout ),
	.datad(\my_processor|alu_A[1]~638_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_A[1]~639_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_A[1]~639 .lut_mask = 16'hCFC0;
defparam \my_processor|alu_A[1]~639 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N12
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[0]~0 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[0]~0_combout  = (\my_processor|aluer|shift_logical_left|mux_two_shifted[30]~0_combout  & (((\my_processor|alu_A[17]~303_combout ) # 
// (\my_processor|aluer|shift_logical_left|mux_two_shifted[30]~1_combout )))) # (!\my_processor|aluer|shift_logical_left|mux_two_shifted[30]~0_combout  & (\my_processor|alu_A[1]~639_combout  & 
// ((!\my_processor|aluer|shift_logical_left|mux_two_shifted[30]~1_combout ))))

	.dataa(\my_processor|alu_A[1]~639_combout ),
	.datab(\my_processor|aluer|shift_logical_left|mux_two_shifted[30]~0_combout ),
	.datac(\my_processor|alu_A[17]~303_combout ),
	.datad(\my_processor|aluer|shift_logical_left|mux_two_shifted[30]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[0]~0 .lut_mask = 16'hCCE2;
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N20
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[0]~1 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[0]~1_combout  = (\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[0]~0_combout  & (((\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[1]~4_combout )) # 
// (!\my_processor|aluer|shift_logical_left|mux_two_shifted[30]~1_combout ))) # (!\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[0]~0_combout  & (\my_processor|aluer|shift_logical_left|mux_two_shifted[30]~1_combout  & 
// (\my_processor|aluer|shift_right_arithmetic|mux_eight_shifted[1]~1_combout )))

	.dataa(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[0]~0_combout ),
	.datab(\my_processor|aluer|shift_logical_left|mux_two_shifted[30]~1_combout ),
	.datac(\my_processor|aluer|shift_right_arithmetic|mux_eight_shifted[1]~1_combout ),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[1]~4_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[0]~1 .lut_mask = 16'hEA62;
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N20
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[0]~2 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[0]~2_combout  = (\my_processor|dx1|DXIR|dffe8|q~q  & ((\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[1]~1_combout ))) # (!\my_processor|dx1|DXIR|dffe8|q~q  & 
// (\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[0]~1_combout ))

	.dataa(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[0]~1_combout ),
	.datab(\my_processor|dx1|DXIR|dffe8|q~q ),
	.datac(gnd),
	.datad(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[1]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[0]~2 .lut_mask = 16'hEE22;
defparam \my_processor|aluer|shift_right_arithmetic|mux_one_shifted[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N6
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|two_out[0]~0 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|two_out[0]~0_combout  = (!\my_processor|dx1|DXIR|dffe10|q~q  & ((\my_processor|dx1|DXIR|dffe11|q~q  & (\my_processor|alu_A[16]~324_combout )) # (!\my_processor|dx1|DXIR|dffe11|q~q  & 
// ((\my_processor|alu_A[0]~645_combout )))))

	.dataa(\my_processor|alu_A[16]~324_combout ),
	.datab(\my_processor|dx1|DXIR|dffe11|q~q ),
	.datac(\my_processor|dx1|DXIR|dffe10|q~q ),
	.datad(\my_processor|alu_A[0]~645_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|two_out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|two_out[0]~0 .lut_mask = 16'h0B08;
defparam \my_processor|aluer|shift_right_arithmetic|two_out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N16
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|two_out[0]~1 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|two_out[0]~1_combout  = (\my_processor|dx1|DXIR|dffe10|q~q  & ((\my_processor|dx1|DXIR|dffe11|q~q  & ((\my_processor|alu_A[24]~156_combout ))) # (!\my_processor|dx1|DXIR|dffe11|q~q  & 
// (\my_processor|alu_A[8]~492_combout ))))

	.dataa(\my_processor|alu_A[8]~492_combout ),
	.datab(\my_processor|dx1|DXIR|dffe11|q~q ),
	.datac(\my_processor|alu_A[24]~156_combout ),
	.datad(\my_processor|dx1|DXIR|dffe10|q~q ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|two_out[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|two_out[0]~1 .lut_mask = 16'hE200;
defparam \my_processor|aluer|shift_right_arithmetic|two_out[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N22
cycloneive_lcell_comb \my_processor|aluer|shift_right_arithmetic|two_out[0]~2 (
// Equation(s):
// \my_processor|aluer|shift_right_arithmetic|two_out[0]~2_combout  = (\my_processor|dx1|DXIR|dffe9|q~q  & (((\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[0]~10_combout )))) # (!\my_processor|dx1|DXIR|dffe9|q~q  & 
// ((\my_processor|aluer|shift_right_arithmetic|two_out[0]~0_combout ) # ((\my_processor|aluer|shift_right_arithmetic|two_out[0]~1_combout ))))

	.dataa(\my_processor|aluer|shift_right_arithmetic|two_out[0]~0_combout ),
	.datab(\my_processor|dx1|DXIR|dffe9|q~q ),
	.datac(\my_processor|aluer|shift_right_arithmetic|mux_four_shifted[0]~10_combout ),
	.datad(\my_processor|aluer|shift_right_arithmetic|two_out[0]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|shift_right_arithmetic|two_out[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|shift_right_arithmetic|two_out[0]~2 .lut_mask = 16'hF3E2;
defparam \my_processor|aluer|shift_right_arithmetic|two_out[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N28
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[0]~3 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[0]~3_combout  = (\my_processor|alu_op[0]~0_combout  & ((\my_processor|dx1|DXIR|dffe8|q~q  & (\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[0]~3_combout )) # 
// (!\my_processor|dx1|DXIR|dffe8|q~q  & ((\my_processor|aluer|shift_right_arithmetic|two_out[0]~2_combout )))))

	.dataa(\my_processor|alu_op[0]~0_combout ),
	.datab(\my_processor|aluer|shift_right_arithmetic|mux_two_shifted[0]~3_combout ),
	.datac(\my_processor|dx1|DXIR|dffe8|q~q ),
	.datad(\my_processor|aluer|shift_right_arithmetic|two_out[0]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[0]~3 .lut_mask = 16'h8A80;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N6
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[0]~4 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[0]~4_combout  = (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[0]~3_combout ) # ((!\my_processor|alu_op[0]~0_combout  & 
// (\my_processor|aluer|mux_for_alu_out|mux_eight_zero|mux_four_one|bracket0[31]~0_combout  & \my_processor|alu_A[0]~645_combout )))

	.dataa(\my_processor|alu_op[0]~0_combout ),
	.datab(\my_processor|aluer|mux_for_alu_out|mux_eight_zero|mux_four_one|bracket0[31]~0_combout ),
	.datac(\my_processor|alu_A[0]~645_combout ),
	.datad(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[0]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[0]~4 .lut_mask = 16'hFF40;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N16
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[0]~5 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[0]~5_combout  = (\my_processor|dx1|DXIR|dffe7|q~q  & (\my_processor|alu_op[0]~0_combout  & (\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[0]~2_combout ))) # 
// (!\my_processor|dx1|DXIR|dffe7|q~q  & (((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[0]~4_combout ))))

	.dataa(\my_processor|alu_op[0]~0_combout ),
	.datab(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[0]~2_combout ),
	.datac(\my_processor|dx1|DXIR|dffe7|q~q ),
	.datad(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[0]~4_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[0]~5 .lut_mask = 16'h8F80;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N28
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[0]~2 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[0]~2_combout  = (\my_processor|alu_B[0]~8_combout  & ((\my_processor|alu_op[1]~1_combout  & ((\my_processor|alu_op[0]~0_combout ) # (\my_processor|alu_A[0]~645_combout ))) # 
// (!\my_processor|alu_op[1]~1_combout  & ((!\my_processor|alu_A[0]~645_combout ))))) # (!\my_processor|alu_B[0]~8_combout  & (\my_processor|alu_A[0]~645_combout  & ((\my_processor|alu_op[0]~0_combout ) # (!\my_processor|alu_op[1]~1_combout ))))

	.dataa(\my_processor|alu_op[0]~0_combout ),
	.datab(\my_processor|alu_B[0]~8_combout ),
	.datac(\my_processor|alu_op[1]~1_combout ),
	.datad(\my_processor|alu_A[0]~645_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[0]~2 .lut_mask = 16'hE38C;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N4
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[0]~6 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[0]~6_combout  = (\my_processor|alu_op[2]~2_combout  & (!\my_processor|alu_op[1]~1_combout  & (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[0]~5_combout ))) # 
// (!\my_processor|alu_op[2]~2_combout  & (((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[0]~2_combout ))))

	.dataa(\my_processor|alu_op[2]~2_combout ),
	.datab(\my_processor|alu_op[1]~1_combout ),
	.datac(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[0]~5_combout ),
	.datad(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[0]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[0]~6 .lut_mask = 16'h7520;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N0
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[0]~161 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[0]~161_combout  = (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[0]~6_combout  & (((\my_processor|dx1|DXcontrol|dffe17|q~q ) # (!\my_processor|dx1|DXcontrol|dffe0|q~q )) # 
// (!\my_processor|dx1|DXIR|dffe6|q~q )))

	.dataa(\my_processor|dx1|DXIR|dffe6|q~q ),
	.datab(\my_processor|dx1|DXcontrol|dffe0|q~q ),
	.datac(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[0]~6_combout ),
	.datad(\my_processor|dx1|DXcontrol|dffe17|q~q ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[0]~161_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[0]~161 .lut_mask = 16'hF070;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[0]~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y28_N1
dffeas \my_processor|xm1|XMoutput|dffe0|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[0]~161_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|XMoutput|dffe0|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|XMoutput|dffe0|q .is_wysiwyg = "true";
defparam \my_processor|xm1|XMoutput|dffe0|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N4
cycloneive_lcell_comb \my_processor|dx1|B_in[9]~162 (
// Equation(s):
// \my_processor|dx1|B_in[9]~162_combout  = (\my_processor|ctrl_readRegB[1]~1_combout  & (((\my_processor|ctrl_readRegB[0]~0_combout )))) # (!\my_processor|ctrl_readRegB[1]~1_combout  & ((\my_processor|ctrl_readRegB[0]~0_combout  & 
// ((\my_regfile|gen_registers[5].regs|dffe9|q~q ))) # (!\my_processor|ctrl_readRegB[0]~0_combout  & (\my_regfile|gen_registers[4].regs|dffe9|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datab(\my_regfile|gen_registers[4].regs|dffe9|q~q ),
	.datac(\my_regfile|gen_registers[5].regs|dffe9|q~q ),
	.datad(\my_processor|ctrl_readRegB[0]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[9]~162_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[9]~162 .lut_mask = 16'hFA44;
defparam \my_processor|dx1|B_in[9]~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N22
cycloneive_lcell_comb \my_processor|dx1|B_in[9]~163 (
// Equation(s):
// \my_processor|dx1|B_in[9]~163_combout  = (\my_processor|ctrl_readRegB[1]~1_combout  & ((\my_processor|dx1|B_in[9]~162_combout  & ((\my_regfile|gen_registers[7].regs|dffe9|q~q ))) # (!\my_processor|dx1|B_in[9]~162_combout  & 
// (\my_regfile|gen_registers[6].regs|dffe9|q~q )))) # (!\my_processor|ctrl_readRegB[1]~1_combout  & (\my_processor|dx1|B_in[9]~162_combout ))

	.dataa(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datab(\my_processor|dx1|B_in[9]~162_combout ),
	.datac(\my_regfile|gen_registers[6].regs|dffe9|q~q ),
	.datad(\my_regfile|gen_registers[7].regs|dffe9|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[9]~163_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[9]~163 .lut_mask = 16'hEC64;
defparam \my_processor|dx1|B_in[9]~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N16
cycloneive_lcell_comb \my_processor|dx1|B_in[9]~164 (
// Equation(s):
// \my_processor|dx1|B_in[9]~164_combout  = (\my_processor|dx1|DXB|dffe5|q~9_combout  & (\my_processor|dx1|DXB|dffe5|q~11_combout )) # (!\my_processor|dx1|DXB|dffe5|q~9_combout  & ((\my_processor|dx1|DXB|dffe5|q~11_combout  & 
// (\my_processor|dx1|B_in[9]~163_combout )) # (!\my_processor|dx1|DXB|dffe5|q~11_combout  & ((\my_regfile|gen_registers[2].regs|dffe9|q~q )))))

	.dataa(\my_processor|dx1|DXB|dffe5|q~9_combout ),
	.datab(\my_processor|dx1|DXB|dffe5|q~11_combout ),
	.datac(\my_processor|dx1|B_in[9]~163_combout ),
	.datad(\my_regfile|gen_registers[2].regs|dffe9|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[9]~164_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[9]~164 .lut_mask = 16'hD9C8;
defparam \my_processor|dx1|B_in[9]~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N2
cycloneive_lcell_comb \my_processor|dx1|B_in[9]~165 (
// Equation(s):
// \my_processor|dx1|B_in[9]~165_combout  = (\my_processor|ctrl_readRegB[0]~0_combout  & (\my_processor|ctrl_readRegB[1]~1_combout )) # (!\my_processor|ctrl_readRegB[0]~0_combout  & ((\my_processor|ctrl_readRegB[1]~1_combout  & 
// (\my_regfile|gen_registers[10].regs|dffe9|q~q )) # (!\my_processor|ctrl_readRegB[1]~1_combout  & ((\my_regfile|gen_registers[8].regs|dffe9|q~q )))))

	.dataa(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datac(\my_regfile|gen_registers[10].regs|dffe9|q~q ),
	.datad(\my_regfile|gen_registers[8].regs|dffe9|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[9]~165_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[9]~165 .lut_mask = 16'hD9C8;
defparam \my_processor|dx1|B_in[9]~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N16
cycloneive_lcell_comb \my_processor|dx1|B_in[9]~166 (
// Equation(s):
// \my_processor|dx1|B_in[9]~166_combout  = (\my_processor|ctrl_readRegB[0]~0_combout  & ((\my_processor|dx1|B_in[9]~165_combout  & ((\my_regfile|gen_registers[11].regs|dffe9|q~q ))) # (!\my_processor|dx1|B_in[9]~165_combout  & 
// (\my_regfile|gen_registers[9].regs|dffe9|q~q )))) # (!\my_processor|ctrl_readRegB[0]~0_combout  & (\my_processor|dx1|B_in[9]~165_combout ))

	.dataa(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datab(\my_processor|dx1|B_in[9]~165_combout ),
	.datac(\my_regfile|gen_registers[9].regs|dffe9|q~q ),
	.datad(\my_regfile|gen_registers[11].regs|dffe9|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[9]~166_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[9]~166 .lut_mask = 16'hEC64;
defparam \my_processor|dx1|B_in[9]~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N14
cycloneive_lcell_comb \my_processor|dx1|B_in[9]~167 (
// Equation(s):
// \my_processor|dx1|B_in[9]~167_combout  = (\my_processor|dx1|B_in[9]~164_combout  & (((\my_processor|dx1|B_in[9]~166_combout ) # (!\my_processor|dx1|DXB|dffe5|q~9_combout )))) # (!\my_processor|dx1|B_in[9]~164_combout  & 
// (\my_regfile|gen_registers[3].regs|dffe9|q~q  & ((\my_processor|dx1|DXB|dffe5|q~9_combout ))))

	.dataa(\my_processor|dx1|B_in[9]~164_combout ),
	.datab(\my_regfile|gen_registers[3].regs|dffe9|q~q ),
	.datac(\my_processor|dx1|B_in[9]~166_combout ),
	.datad(\my_processor|dx1|DXB|dffe5|q~9_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[9]~167_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[9]~167 .lut_mask = 16'hE4AA;
defparam \my_processor|dx1|B_in[9]~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N20
cycloneive_lcell_comb \my_processor|dx1|B_in[9]~168 (
// Equation(s):
// \my_processor|dx1|B_in[9]~168_combout  = (\my_processor|ctrl_readRegB[1]~1_combout  & (\my_processor|ctrl_readRegB[0]~0_combout )) # (!\my_processor|ctrl_readRegB[1]~1_combout  & ((\my_processor|ctrl_readRegB[0]~0_combout  & 
// (\my_regfile|gen_registers[13].regs|dffe9|q~q )) # (!\my_processor|ctrl_readRegB[0]~0_combout  & ((\my_regfile|gen_registers[12].regs|dffe9|q~q )))))

	.dataa(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datac(\my_regfile|gen_registers[13].regs|dffe9|q~q ),
	.datad(\my_regfile|gen_registers[12].regs|dffe9|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[9]~168_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[9]~168 .lut_mask = 16'hD9C8;
defparam \my_processor|dx1|B_in[9]~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N14
cycloneive_lcell_comb \my_processor|dx1|B_in[9]~169 (
// Equation(s):
// \my_processor|dx1|B_in[9]~169_combout  = (\my_processor|dx1|B_in[9]~168_combout  & ((\my_regfile|gen_registers[15].regs|dffe9|q~q ) # ((!\my_processor|ctrl_readRegB[1]~1_combout )))) # (!\my_processor|dx1|B_in[9]~168_combout  & 
// (((\my_regfile|gen_registers[14].regs|dffe9|q~q  & \my_processor|ctrl_readRegB[1]~1_combout ))))

	.dataa(\my_regfile|gen_registers[15].regs|dffe9|q~q ),
	.datab(\my_processor|dx1|B_in[9]~168_combout ),
	.datac(\my_regfile|gen_registers[14].regs|dffe9|q~q ),
	.datad(\my_processor|ctrl_readRegB[1]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[9]~169_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[9]~169 .lut_mask = 16'hB8CC;
defparam \my_processor|dx1|B_in[9]~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N16
cycloneive_lcell_comb \my_processor|dx1|DXB|dffe9|q~0 (
// Equation(s):
// \my_processor|dx1|DXB|dffe9|q~0_combout  = (\my_processor|dx1|DXB|dffe5|q~12_combout  & ((\my_processor|dx1|B_in[9]~169_combout ))) # (!\my_processor|dx1|DXB|dffe5|q~12_combout  & (\my_processor|dx1|B_in[9]~167_combout ))

	.dataa(\my_processor|dx1|DXB|dffe5|q~12_combout ),
	.datab(\my_processor|dx1|B_in[9]~167_combout ),
	.datac(gnd),
	.datad(\my_processor|dx1|B_in[9]~169_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|DXB|dffe9|q~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|DXB|dffe9|q~0 .lut_mask = 16'hEE44;
defparam \my_processor|dx1|DXB|dffe9|q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N16
cycloneive_lcell_comb \my_processor|dx1|B_in[9]~177 (
// Equation(s):
// \my_processor|dx1|B_in[9]~177_combout  = (\my_processor|ctrl_readRegB[3]~3_combout  & (((\my_regfile|gen_registers[27].regs|dffe9|q~q ) # (\my_processor|ctrl_readRegB[2]~2_combout )))) # (!\my_processor|ctrl_readRegB[3]~3_combout  & 
// (\my_regfile|gen_registers[19].regs|dffe9|q~q  & ((!\my_processor|ctrl_readRegB[2]~2_combout ))))

	.dataa(\my_regfile|gen_registers[19].regs|dffe9|q~q ),
	.datab(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datac(\my_regfile|gen_registers[27].regs|dffe9|q~q ),
	.datad(\my_processor|ctrl_readRegB[2]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[9]~177_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[9]~177 .lut_mask = 16'hCCE2;
defparam \my_processor|dx1|B_in[9]~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N18
cycloneive_lcell_comb \my_processor|dx1|B_in[9]~178 (
// Equation(s):
// \my_processor|dx1|B_in[9]~178_combout  = (\my_processor|ctrl_readRegB[2]~2_combout  & ((\my_processor|dx1|B_in[9]~177_combout  & ((\my_regfile|gen_registers[31].regs|dffe9|q~q ))) # (!\my_processor|dx1|B_in[9]~177_combout  & 
// (\my_regfile|gen_registers[23].regs|dffe9|q~q )))) # (!\my_processor|ctrl_readRegB[2]~2_combout  & (((\my_processor|dx1|B_in[9]~177_combout ))))

	.dataa(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datab(\my_regfile|gen_registers[23].regs|dffe9|q~q ),
	.datac(\my_regfile|gen_registers[31].regs|dffe9|q~q ),
	.datad(\my_processor|dx1|B_in[9]~177_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[9]~178_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[9]~178 .lut_mask = 16'hF588;
defparam \my_processor|dx1|B_in[9]~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y32_N10
cycloneive_lcell_comb \my_processor|dx1|B_in[9]~170 (
// Equation(s):
// \my_processor|dx1|B_in[9]~170_combout  = (\my_processor|ctrl_readRegB[2]~2_combout  & (((\my_processor|ctrl_readRegB[3]~3_combout )))) # (!\my_processor|ctrl_readRegB[2]~2_combout  & ((\my_processor|ctrl_readRegB[3]~3_combout  & 
// ((\my_regfile|gen_registers[25].regs|dffe9|q~q ))) # (!\my_processor|ctrl_readRegB[3]~3_combout  & (\my_regfile|gen_registers[17].regs|dffe9|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datab(\my_regfile|gen_registers[17].regs|dffe9|q~q ),
	.datac(\my_regfile|gen_registers[25].regs|dffe9|q~q ),
	.datad(\my_processor|ctrl_readRegB[3]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[9]~170_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[9]~170 .lut_mask = 16'hFA44;
defparam \my_processor|dx1|B_in[9]~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y32_N28
cycloneive_lcell_comb \my_processor|dx1|B_in[9]~171 (
// Equation(s):
// \my_processor|dx1|B_in[9]~171_combout  = (\my_processor|ctrl_readRegB[2]~2_combout  & ((\my_processor|dx1|B_in[9]~170_combout  & ((\my_regfile|gen_registers[29].regs|dffe9|q~q ))) # (!\my_processor|dx1|B_in[9]~170_combout  & 
// (\my_regfile|gen_registers[21].regs|dffe9|q~q )))) # (!\my_processor|ctrl_readRegB[2]~2_combout  & (((\my_processor|dx1|B_in[9]~170_combout ))))

	.dataa(\my_regfile|gen_registers[21].regs|dffe9|q~q ),
	.datab(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datac(\my_regfile|gen_registers[29].regs|dffe9|q~q ),
	.datad(\my_processor|dx1|B_in[9]~170_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[9]~171_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[9]~171 .lut_mask = 16'hF388;
defparam \my_processor|dx1|B_in[9]~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N28
cycloneive_lcell_comb \my_processor|dx1|B_in[9]~174 (
// Equation(s):
// \my_processor|dx1|B_in[9]~174_combout  = (\my_processor|ctrl_readRegB[2]~2_combout  & ((\my_processor|ctrl_readRegB[3]~3_combout ) # ((\my_regfile|gen_registers[20].regs|dffe9|q~q )))) # (!\my_processor|ctrl_readRegB[2]~2_combout  & 
// (!\my_processor|ctrl_readRegB[3]~3_combout  & ((\my_regfile|gen_registers[16].regs|dffe9|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datab(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datac(\my_regfile|gen_registers[20].regs|dffe9|q~q ),
	.datad(\my_regfile|gen_registers[16].regs|dffe9|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[9]~174_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[9]~174 .lut_mask = 16'hB9A8;
defparam \my_processor|dx1|B_in[9]~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y29_N28
cycloneive_lcell_comb \my_processor|dx1|B_in[9]~175 (
// Equation(s):
// \my_processor|dx1|B_in[9]~175_combout  = (\my_processor|ctrl_readRegB[3]~3_combout  & ((\my_processor|dx1|B_in[9]~174_combout  & ((\my_regfile|gen_registers[28].regs|dffe9|q~q ))) # (!\my_processor|dx1|B_in[9]~174_combout  & 
// (\my_regfile|gen_registers[24].regs|dffe9|q~q )))) # (!\my_processor|ctrl_readRegB[3]~3_combout  & (\my_processor|dx1|B_in[9]~174_combout ))

	.dataa(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datab(\my_processor|dx1|B_in[9]~174_combout ),
	.datac(\my_regfile|gen_registers[24].regs|dffe9|q~q ),
	.datad(\my_regfile|gen_registers[28].regs|dffe9|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[9]~175_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[9]~175 .lut_mask = 16'hEC64;
defparam \my_processor|dx1|B_in[9]~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y31_N10
cycloneive_lcell_comb \my_processor|dx1|B_in[9]~172 (
// Equation(s):
// \my_processor|dx1|B_in[9]~172_combout  = (\my_processor|ctrl_readRegB[2]~2_combout  & (((\my_regfile|gen_registers[22].regs|dffe9|q~q ) # (\my_processor|ctrl_readRegB[3]~3_combout )))) # (!\my_processor|ctrl_readRegB[2]~2_combout  & 
// (\my_regfile|gen_registers[18].regs|dffe9|q~q  & ((!\my_processor|ctrl_readRegB[3]~3_combout ))))

	.dataa(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datab(\my_regfile|gen_registers[18].regs|dffe9|q~q ),
	.datac(\my_regfile|gen_registers[22].regs|dffe9|q~q ),
	.datad(\my_processor|ctrl_readRegB[3]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[9]~172_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[9]~172 .lut_mask = 16'hAAE4;
defparam \my_processor|dx1|B_in[9]~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y31_N10
cycloneive_lcell_comb \my_processor|dx1|B_in[9]~173 (
// Equation(s):
// \my_processor|dx1|B_in[9]~173_combout  = (\my_processor|ctrl_readRegB[3]~3_combout  & ((\my_processor|dx1|B_in[9]~172_combout  & (\my_regfile|gen_registers[30].regs|dffe9|q~q )) # (!\my_processor|dx1|B_in[9]~172_combout  & 
// ((\my_regfile|gen_registers[26].regs|dffe9|q~q ))))) # (!\my_processor|ctrl_readRegB[3]~3_combout  & (((\my_processor|dx1|B_in[9]~172_combout ))))

	.dataa(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datab(\my_regfile|gen_registers[30].regs|dffe9|q~q ),
	.datac(\my_regfile|gen_registers[26].regs|dffe9|q~q ),
	.datad(\my_processor|dx1|B_in[9]~172_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[9]~173_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[9]~173 .lut_mask = 16'hDDA0;
defparam \my_processor|dx1|B_in[9]~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y31_N22
cycloneive_lcell_comb \my_processor|dx1|B_in[9]~176 (
// Equation(s):
// \my_processor|dx1|B_in[9]~176_combout  = (\my_processor|ctrl_readRegB[0]~0_combout  & (((\my_processor|ctrl_readRegB[1]~1_combout )))) # (!\my_processor|ctrl_readRegB[0]~0_combout  & ((\my_processor|ctrl_readRegB[1]~1_combout  & 
// ((\my_processor|dx1|B_in[9]~173_combout ))) # (!\my_processor|ctrl_readRegB[1]~1_combout  & (\my_processor|dx1|B_in[9]~175_combout ))))

	.dataa(\my_processor|dx1|B_in[9]~175_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datac(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datad(\my_processor|dx1|B_in[9]~173_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[9]~176_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[9]~176 .lut_mask = 16'hF2C2;
defparam \my_processor|dx1|B_in[9]~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y31_N18
cycloneive_lcell_comb \my_processor|dx1|B_in[9]~179 (
// Equation(s):
// \my_processor|dx1|B_in[9]~179_combout  = (\my_processor|ctrl_readRegB[0]~0_combout  & ((\my_processor|dx1|B_in[9]~176_combout  & (\my_processor|dx1|B_in[9]~178_combout )) # (!\my_processor|dx1|B_in[9]~176_combout  & ((\my_processor|dx1|B_in[9]~171_combout 
// ))))) # (!\my_processor|ctrl_readRegB[0]~0_combout  & (((\my_processor|dx1|B_in[9]~176_combout ))))

	.dataa(\my_processor|dx1|B_in[9]~178_combout ),
	.datab(\my_processor|dx1|B_in[9]~171_combout ),
	.datac(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datad(\my_processor|dx1|B_in[9]~176_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[9]~179_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[9]~179 .lut_mask = 16'hAFC0;
defparam \my_processor|dx1|B_in[9]~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y24_N17
dffeas \my_processor|dx1|DXB|dffe9|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|DXB|dffe9|q~0_combout ),
	.asdata(\my_processor|dx1|B_in[9]~179_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\my_processor|dx1|DXB|dffe5|q~10_combout ),
	.sload(\my_processor|ctrl_readRegB[4]~4_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXB|dffe9|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXB|dffe9|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXB|dffe9|q .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y24_N21
dffeas \my_processor|xm1|b|dffe9|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dx1|DXB|dffe9|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|b|dffe9|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|b|dffe9|q .is_wysiwyg = "true";
defparam \my_processor|xm1|b|dffe9|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N20
cycloneive_lcell_comb \my_processor|data[9]~9 (
// Equation(s):
// \my_processor|data[9]~9_combout  = (\my_processor|WM_bypass~3_combout  & ((\my_processor|WM_bypass_data[9]~19_combout ))) # (!\my_processor|WM_bypass~3_combout  & (\my_processor|xm1|b|dffe9|q~q ))

	.dataa(\my_processor|WM_bypass~3_combout ),
	.datab(gnd),
	.datac(\my_processor|xm1|b|dffe9|q~q ),
	.datad(\my_processor|WM_bypass_data[9]~19_combout ),
	.cin(gnd),
	.combout(\my_processor|data[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[9]~9 .lut_mask = 16'hFA50;
defparam \my_processor|data[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y27_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\my_processor|xm1|XMcontrol|dffe5|q~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[9]~9_combout ,\my_processor|data[8]~8_combout }),
	.portaaddr({\my_processor|xm1|XMoutput|dffe11|q~q ,\my_processor|xm1|XMoutput|dffe10|q~q ,\my_processor|xm1|XMoutput|dffe9|q~q ,\my_processor|xm1|XMoutput|dffe8|q~q ,\my_processor|xm1|XMoutput|dffe7|q~q ,\my_processor|xm1|XMoutput|dffe6|q~q ,
\my_processor|xm1|XMoutput|dffe5|q~q ,\my_processor|xm1|XMoutput|dffe4|q~q ,\my_processor|xm1|XMoutput|dffe3|q~q ,\my_processor|xm1|XMoutput|dffe2|q~q ,\my_processor|xm1|XMoutput|dffe1|q~q ,\my_processor|xm1|XMoutput|dffe0|q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .init_file = "notes.mif";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_7ih1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X32_Y31_N6
cycloneive_lcell_comb \my_processor|mw1|MWmem|dffe9|q~feeder (
// Equation(s):
// \my_processor|mw1|MWmem|dffe9|q~feeder_combout  = \my_dmem|altsyncram_component|auto_generated|q_a [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|mw1|MWmem|dffe9|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mw1|MWmem|dffe9|q~feeder .lut_mask = 16'hFF00;
defparam \my_processor|mw1|MWmem|dffe9|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y31_N7
dffeas \my_processor|mw1|MWmem|dffe9|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|mw1|MWmem|dffe9|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MWmem|dffe9|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MWmem|dffe9|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MWmem|dffe9|q .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y31_N19
dffeas \my_processor|mw1|MWout|dffe9|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|xm1|XMoutput|dffe9|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MWout|dffe9|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MWout|dffe9|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MWout|dffe9|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y31_N18
cycloneive_lcell_comb \my_processor|WM_bypass_data[9]~18 (
// Equation(s):
// \my_processor|WM_bypass_data[9]~18_combout  = (!\my_processor|mw1|MWctrl|dffe18|q~q  & ((\my_processor|mw1|MWctrl|dffe16|q~q  & (\my_processor|mw1|MWmem|dffe9|q~q )) # (!\my_processor|mw1|MWctrl|dffe16|q~q  & ((\my_processor|mw1|MWout|dffe9|q~q )))))

	.dataa(\my_processor|mw1|MWmem|dffe9|q~q ),
	.datab(\my_processor|mw1|MWctrl|dffe18|q~q ),
	.datac(\my_processor|mw1|MWout|dffe9|q~q ),
	.datad(\my_processor|mw1|MWctrl|dffe16|q~q ),
	.cin(gnd),
	.combout(\my_processor|WM_bypass_data[9]~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|WM_bypass_data[9]~18 .lut_mask = 16'h2230;
defparam \my_processor|WM_bypass_data[9]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y31_N10
cycloneive_lcell_comb \my_processor|WM_bypass_data[9]~19 (
// Equation(s):
// \my_processor|WM_bypass_data[9]~19_combout  = (\my_processor|WM_bypass_data[9]~18_combout ) # ((\my_processor|mw1|MWctrl|dffe18|q~q  & \my_processor|mw1|MW_oldPC|dffe9|q~q ))

	.dataa(gnd),
	.datab(\my_processor|mw1|MWctrl|dffe18|q~q ),
	.datac(\my_processor|mw1|MW_oldPC|dffe9|q~q ),
	.datad(\my_processor|WM_bypass_data[9]~18_combout ),
	.cin(gnd),
	.combout(\my_processor|WM_bypass_data[9]~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|WM_bypass_data[9]~19 .lut_mask = 16'hFFC0;
defparam \my_processor|WM_bypass_data[9]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y31_N28
cycloneive_lcell_comb \my_processor|alu_B[9]~25 (
// Equation(s):
// \my_processor|alu_B[9]~25_combout  = (\my_processor|alu_B[30]~0_combout  & ((\my_processor|alu_B[30]~4_combout ) # ((\my_processor|dx1|DXIR|dffe9|q~q )))) # (!\my_processor|alu_B[30]~0_combout  & (!\my_processor|alu_B[30]~4_combout  & 
// ((\my_processor|dx1|DXB|dffe9|q~q ))))

	.dataa(\my_processor|alu_B[30]~0_combout ),
	.datab(\my_processor|alu_B[30]~4_combout ),
	.datac(\my_processor|dx1|DXIR|dffe9|q~q ),
	.datad(\my_processor|dx1|DXB|dffe9|q~q ),
	.cin(gnd),
	.combout(\my_processor|alu_B[9]~25_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_B[9]~25 .lut_mask = 16'hB9A8;
defparam \my_processor|alu_B[9]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y31_N4
cycloneive_lcell_comb \my_processor|alu_B[9]~26 (
// Equation(s):
// \my_processor|alu_B[9]~26_combout  = (\my_processor|alu_B[30]~4_combout  & ((\my_processor|alu_B[9]~25_combout  & ((\my_processor|xm1|XMoutput|dffe9|q~q ))) # (!\my_processor|alu_B[9]~25_combout  & (\my_processor|WM_bypass_data[9]~19_combout )))) # 
// (!\my_processor|alu_B[30]~4_combout  & (((\my_processor|alu_B[9]~25_combout ))))

	.dataa(\my_processor|WM_bypass_data[9]~19_combout ),
	.datab(\my_processor|alu_B[30]~4_combout ),
	.datac(\my_processor|xm1|XMoutput|dffe9|q~q ),
	.datad(\my_processor|alu_B[9]~25_combout ),
	.cin(gnd),
	.combout(\my_processor|alu_B[9]~26_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|alu_B[9]~26 .lut_mask = 16'hF388;
defparam \my_processor|alu_B[9]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N0
cycloneive_lcell_comb \my_processor|aluer|subtraction|eba_1|orc1 (
// Equation(s):
// \my_processor|aluer|subtraction|eba_1|orc1~combout  = (\my_processor|alu_B[9]~26_combout  & (\my_processor|alu_A[9]~471_combout  & \my_processor|aluer|subtraction|eba_1|orc0~combout )) # (!\my_processor|alu_B[9]~26_combout  & 
// ((\my_processor|alu_A[9]~471_combout ) # (\my_processor|aluer|subtraction|eba_1|orc0~combout )))

	.dataa(gnd),
	.datab(\my_processor|alu_B[9]~26_combout ),
	.datac(\my_processor|alu_A[9]~471_combout ),
	.datad(\my_processor|aluer|subtraction|eba_1|orc0~combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|subtraction|eba_1|orc1~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|subtraction|eba_1|orc1 .lut_mask = 16'hF330;
defparam \my_processor|aluer|subtraction|eba_1|orc1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N22
cycloneive_lcell_comb \my_processor|aluer|subtraction|eba_1|xor3~0 (
// Equation(s):
// \my_processor|aluer|subtraction|eba_1|xor3~0_combout  = \my_processor|alu_B[11]~30_combout  $ (((\my_processor|A_bypass_MX_sel~3_combout  & (\my_processor|xm1|XMoutput|dffe11|q~q )) # (!\my_processor|A_bypass_MX_sel~3_combout  & 
// ((\my_processor|alu_A[11]~428_combout )))))

	.dataa(\my_processor|alu_B[11]~30_combout ),
	.datab(\my_processor|xm1|XMoutput|dffe11|q~q ),
	.datac(\my_processor|A_bypass_MX_sel~3_combout ),
	.datad(\my_processor|alu_A[11]~428_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|subtraction|eba_1|xor3~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|subtraction|eba_1|xor3~0 .lut_mask = 16'h656A;
defparam \my_processor|aluer|subtraction|eba_1|xor3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N16
cycloneive_lcell_comb \my_processor|aluer|subtraction|eba_1|xor_sum3 (
// Equation(s):
// \my_processor|aluer|subtraction|eba_1|xor_sum3~combout  = \my_processor|aluer|subtraction|eba_1|xor3~0_combout  $ (((\my_processor|aluer|subtraction|eba_1|orc1~combout  & ((\my_processor|alu_A[10]~450_combout ) # (!\my_processor|alu_B[10]~28_combout ))) # 
// (!\my_processor|aluer|subtraction|eba_1|orc1~combout  & (\my_processor|alu_A[10]~450_combout  & !\my_processor|alu_B[10]~28_combout ))))

	.dataa(\my_processor|aluer|subtraction|eba_1|orc1~combout ),
	.datab(\my_processor|alu_A[10]~450_combout ),
	.datac(\my_processor|aluer|subtraction|eba_1|xor3~0_combout ),
	.datad(\my_processor|alu_B[10]~28_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|subtraction|eba_1|xor_sum3~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|subtraction|eba_1|xor_sum3 .lut_mask = 16'h781E;
defparam \my_processor|aluer|subtraction|eba_1|xor_sum3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N18
cycloneive_lcell_comb \my_processor|aluer|addition|eba_1|xor_sum3 (
// Equation(s):
// \my_processor|aluer|addition|eba_1|xor_sum3~combout  = \my_processor|aluer|subtraction|eba_1|xor3~0_combout  $ (((\my_processor|aluer|addition|eba_1|orc1~0_combout  & ((\my_processor|alu_A[10]~450_combout ) # (\my_processor|alu_B[10]~28_combout ))) # 
// (!\my_processor|aluer|addition|eba_1|orc1~0_combout  & (\my_processor|alu_A[10]~450_combout  & \my_processor|alu_B[10]~28_combout ))))

	.dataa(\my_processor|aluer|addition|eba_1|orc1~0_combout ),
	.datab(\my_processor|alu_A[10]~450_combout ),
	.datac(\my_processor|aluer|subtraction|eba_1|xor3~0_combout ),
	.datad(\my_processor|alu_B[10]~28_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|addition|eba_1|xor_sum3~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|addition|eba_1|xor_sum3 .lut_mask = 16'h1E78;
defparam \my_processor|aluer|addition|eba_1|xor_sum3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N12
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[11]~59 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[11]~59_combout  = (\my_processor|alu_op[1]~1_combout  & (((\my_processor|alu_op[0]~0_combout )))) # (!\my_processor|alu_op[1]~1_combout  & ((\my_processor|alu_op[0]~0_combout  & 
// (!\my_processor|aluer|subtraction|eba_1|xor_sum3~combout )) # (!\my_processor|alu_op[0]~0_combout  & ((\my_processor|aluer|addition|eba_1|xor_sum3~combout )))))

	.dataa(\my_processor|alu_op[1]~1_combout ),
	.datab(\my_processor|aluer|subtraction|eba_1|xor_sum3~combout ),
	.datac(\my_processor|alu_op[0]~0_combout ),
	.datad(\my_processor|aluer|addition|eba_1|xor_sum3~combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[11]~59_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[11]~59 .lut_mask = 16'hB5B0;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[11]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N22
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[11]~60 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[11]~60_combout  = (\my_processor|alu_op[1]~1_combout  & ((\my_processor|alu_B[11]~30_combout  & ((\my_processor|alu_A[11]~429_combout ) # 
// (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[11]~59_combout ))) # (!\my_processor|alu_B[11]~30_combout  & (\my_processor|alu_A[11]~429_combout  & \my_processor|aluer|mux_for_alu_out|mux_results|register_out[11]~59_combout )))) # 
// (!\my_processor|alu_op[1]~1_combout  & (((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[11]~59_combout ))))

	.dataa(\my_processor|alu_op[1]~1_combout ),
	.datab(\my_processor|alu_B[11]~30_combout ),
	.datac(\my_processor|alu_A[11]~429_combout ),
	.datad(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[11]~59_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[11]~60_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[11]~60 .lut_mask = 16'hFD80;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[11]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N6
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[11]~61 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[11]~61_combout  = (\my_processor|alu_op[0]~0_combout  & ((\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[10]~20_combout ) # ((\my_processor|dx1|DXIR|dffe7|q~q )))) # 
// (!\my_processor|alu_op[0]~0_combout  & (((!\my_processor|dx1|DXIR|dffe7|q~q  & \my_processor|aluer|shift_logical_left|mux_one_shifted[12]~19_combout ))))

	.dataa(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[10]~20_combout ),
	.datab(\my_processor|alu_op[0]~0_combout ),
	.datac(\my_processor|dx1|DXIR|dffe7|q~q ),
	.datad(\my_processor|aluer|shift_logical_left|mux_one_shifted[12]~19_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[11]~61_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[11]~61 .lut_mask = 16'hCBC8;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[11]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N24
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[11]~62 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[11]~62_combout  = (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[11]~61_combout  & ((\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[11]~21_combout ) # 
// ((!\my_processor|dx1|DXIR|dffe7|q~q )))) # (!\my_processor|aluer|mux_for_alu_out|mux_results|register_out[11]~61_combout  & (((\my_processor|dx1|DXIR|dffe7|q~q  & \my_processor|aluer|shift_logical_left|mux_one_shifted[11]~18_combout ))))

	.dataa(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[11]~61_combout ),
	.datab(\my_processor|aluer|shift_right_arithmetic|mux_one_shifted[11]~21_combout ),
	.datac(\my_processor|dx1|DXIR|dffe7|q~q ),
	.datad(\my_processor|aluer|shift_logical_left|mux_one_shifted[11]~18_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[11]~62_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[11]~62 .lut_mask = 16'hDA8A;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[11]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N4
cycloneive_lcell_comb \my_processor|aluer|mux_for_alu_out|mux_results|register_out[11]~63 (
// Equation(s):
// \my_processor|aluer|mux_for_alu_out|mux_results|register_out[11]~63_combout  = (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout  & ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[11]~62_combout ) # 
// ((\my_processor|aluer|mux_for_alu_out|mux_results|register_out[11]~60_combout  & \my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout )))) # (!\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout  & 
// (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[11]~60_combout  & (\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout )))

	.dataa(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[1]~12_combout ),
	.datab(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[11]~60_combout ),
	.datac(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[2]~11_combout ),
	.datad(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[11]~62_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[11]~63_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[11]~63 .lut_mask = 16'hEAC0;
defparam \my_processor|aluer|mux_for_alu_out|mux_results|register_out[11]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y28_N5
dffeas \my_processor|xm1|XMoutput|dffe11|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|aluer|mux_for_alu_out|mux_results|register_out[11]~63_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|XMoutput|dffe11|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|XMoutput|dffe11|q .is_wysiwyg = "true";
defparam \my_processor|xm1|XMoutput|dffe11|q .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y30_N19
dffeas \my_processor|mw1|MWout|dffe11|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|xm1|XMoutput|dffe11|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MWout|dffe11|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MWout|dffe11|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MWout|dffe11|q .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y30_N7
dffeas \my_processor|mw1|MWmem|dffe11|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_dmem|altsyncram_component|auto_generated|q_a [11]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MWmem|dffe11|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MWmem|dffe11|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MWmem|dffe11|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y30_N18
cycloneive_lcell_comb \my_processor|WM_bypass_data[11]~22 (
// Equation(s):
// \my_processor|WM_bypass_data[11]~22_combout  = (!\my_processor|mw1|MWctrl|dffe18|q~q  & ((\my_processor|mw1|MWctrl|dffe16|q~q  & ((\my_processor|mw1|MWmem|dffe11|q~q ))) # (!\my_processor|mw1|MWctrl|dffe16|q~q  & (\my_processor|mw1|MWout|dffe11|q~q ))))

	.dataa(\my_processor|mw1|MWctrl|dffe18|q~q ),
	.datab(\my_processor|mw1|MWctrl|dffe16|q~q ),
	.datac(\my_processor|mw1|MWout|dffe11|q~q ),
	.datad(\my_processor|mw1|MWmem|dffe11|q~q ),
	.cin(gnd),
	.combout(\my_processor|WM_bypass_data[11]~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|WM_bypass_data[11]~22 .lut_mask = 16'h5410;
defparam \my_processor|WM_bypass_data[11]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y30_N26
cycloneive_lcell_comb \my_processor|WM_bypass_data[11]~23 (
// Equation(s):
// \my_processor|WM_bypass_data[11]~23_combout  = (\my_processor|WM_bypass_data[11]~22_combout ) # ((\my_processor|mw1|MWctrl|dffe18|q~q  & \my_processor|mw1|MW_oldPC|dffe11|q~q ))

	.dataa(\my_processor|mw1|MWctrl|dffe18|q~q ),
	.datab(gnd),
	.datac(\my_processor|mw1|MW_oldPC|dffe11|q~q ),
	.datad(\my_processor|WM_bypass_data[11]~22_combout ),
	.cin(gnd),
	.combout(\my_processor|WM_bypass_data[11]~23_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|WM_bypass_data[11]~23 .lut_mask = 16'hFFA0;
defparam \my_processor|WM_bypass_data[11]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y25_N9
dffeas \my_regfile|gen_registers[13].regs|dffe11|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[11]~23_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[13].regs|dffe11|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[13].regs|dffe11|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[13].regs|dffe11|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N8
cycloneive_lcell_comb \my_processor|dx1|B_in[11]~204 (
// Equation(s):
// \my_processor|dx1|B_in[11]~204_combout  = (\my_processor|ctrl_readRegB[1]~1_combout  & (\my_processor|ctrl_readRegB[0]~0_combout )) # (!\my_processor|ctrl_readRegB[1]~1_combout  & ((\my_processor|ctrl_readRegB[0]~0_combout  & 
// (\my_regfile|gen_registers[13].regs|dffe11|q~q )) # (!\my_processor|ctrl_readRegB[0]~0_combout  & ((\my_regfile|gen_registers[12].regs|dffe11|q~q )))))

	.dataa(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datac(\my_regfile|gen_registers[13].regs|dffe11|q~q ),
	.datad(\my_regfile|gen_registers[12].regs|dffe11|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[11]~204_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[11]~204 .lut_mask = 16'hD9C8;
defparam \my_processor|dx1|B_in[11]~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N30
cycloneive_lcell_comb \my_processor|dx1|B_in[11]~205 (
// Equation(s):
// \my_processor|dx1|B_in[11]~205_combout  = (\my_processor|dx1|B_in[11]~204_combout  & (((\my_regfile|gen_registers[15].regs|dffe11|q~q )) # (!\my_processor|ctrl_readRegB[1]~1_combout ))) # (!\my_processor|dx1|B_in[11]~204_combout  & 
// (\my_processor|ctrl_readRegB[1]~1_combout  & (\my_regfile|gen_registers[14].regs|dffe11|q~q )))

	.dataa(\my_processor|dx1|B_in[11]~204_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datac(\my_regfile|gen_registers[14].regs|dffe11|q~q ),
	.datad(\my_regfile|gen_registers[15].regs|dffe11|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[11]~205_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[11]~205 .lut_mask = 16'hEA62;
defparam \my_processor|dx1|B_in[11]~205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N16
cycloneive_lcell_comb \my_processor|dx1|B_in[11]~198 (
// Equation(s):
// \my_processor|dx1|B_in[11]~198_combout  = (\my_processor|ctrl_readRegB[1]~1_combout  & (\my_processor|ctrl_readRegB[0]~0_combout )) # (!\my_processor|ctrl_readRegB[1]~1_combout  & ((\my_processor|ctrl_readRegB[0]~0_combout  & 
// (\my_regfile|gen_registers[5].regs|dffe11|q~q )) # (!\my_processor|ctrl_readRegB[0]~0_combout  & ((\my_regfile|gen_registers[4].regs|dffe11|q~q )))))

	.dataa(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datac(\my_regfile|gen_registers[5].regs|dffe11|q~q ),
	.datad(\my_regfile|gen_registers[4].regs|dffe11|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[11]~198_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[11]~198 .lut_mask = 16'hD9C8;
defparam \my_processor|dx1|B_in[11]~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N30
cycloneive_lcell_comb \my_processor|dx1|B_in[11]~199 (
// Equation(s):
// \my_processor|dx1|B_in[11]~199_combout  = (\my_processor|ctrl_readRegB[1]~1_combout  & ((\my_processor|dx1|B_in[11]~198_combout  & (\my_regfile|gen_registers[7].regs|dffe11|q~q )) # (!\my_processor|dx1|B_in[11]~198_combout  & 
// ((\my_regfile|gen_registers[6].regs|dffe11|q~q ))))) # (!\my_processor|ctrl_readRegB[1]~1_combout  & (((\my_processor|dx1|B_in[11]~198_combout ))))

	.dataa(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datab(\my_regfile|gen_registers[7].regs|dffe11|q~q ),
	.datac(\my_regfile|gen_registers[6].regs|dffe11|q~q ),
	.datad(\my_processor|dx1|B_in[11]~198_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[11]~199_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[11]~199 .lut_mask = 16'hDDA0;
defparam \my_processor|dx1|B_in[11]~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N6
cycloneive_lcell_comb \my_processor|dx1|B_in[11]~200 (
// Equation(s):
// \my_processor|dx1|B_in[11]~200_combout  = (\my_processor|dx1|DXB|dffe5|q~9_combout  & (((\my_processor|dx1|DXB|dffe5|q~11_combout )))) # (!\my_processor|dx1|DXB|dffe5|q~9_combout  & ((\my_processor|dx1|DXB|dffe5|q~11_combout  & 
// (\my_processor|dx1|B_in[11]~199_combout )) # (!\my_processor|dx1|DXB|dffe5|q~11_combout  & ((\my_regfile|gen_registers[2].regs|dffe11|q~q )))))

	.dataa(\my_processor|dx1|B_in[11]~199_combout ),
	.datab(\my_processor|dx1|DXB|dffe5|q~9_combout ),
	.datac(\my_regfile|gen_registers[2].regs|dffe11|q~q ),
	.datad(\my_processor|dx1|DXB|dffe5|q~11_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[11]~200_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[11]~200 .lut_mask = 16'hEE30;
defparam \my_processor|dx1|B_in[11]~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N10
cycloneive_lcell_comb \my_processor|dx1|B_in[11]~201 (
// Equation(s):
// \my_processor|dx1|B_in[11]~201_combout  = (\my_processor|ctrl_readRegB[1]~1_combout  & (((\my_regfile|gen_registers[10].regs|dffe11|q~q ) # (\my_processor|ctrl_readRegB[0]~0_combout )))) # (!\my_processor|ctrl_readRegB[1]~1_combout  & 
// (\my_regfile|gen_registers[8].regs|dffe11|q~q  & ((!\my_processor|ctrl_readRegB[0]~0_combout ))))

	.dataa(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datab(\my_regfile|gen_registers[8].regs|dffe11|q~q ),
	.datac(\my_regfile|gen_registers[10].regs|dffe11|q~q ),
	.datad(\my_processor|ctrl_readRegB[0]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[11]~201_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[11]~201 .lut_mask = 16'hAAE4;
defparam \my_processor|dx1|B_in[11]~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N8
cycloneive_lcell_comb \my_processor|dx1|B_in[11]~202 (
// Equation(s):
// \my_processor|dx1|B_in[11]~202_combout  = (\my_processor|ctrl_readRegB[0]~0_combout  & ((\my_processor|dx1|B_in[11]~201_combout  & (\my_regfile|gen_registers[11].regs|dffe11|q~q )) # (!\my_processor|dx1|B_in[11]~201_combout  & 
// ((\my_regfile|gen_registers[9].regs|dffe11|q~q ))))) # (!\my_processor|ctrl_readRegB[0]~0_combout  & (((\my_processor|dx1|B_in[11]~201_combout ))))

	.dataa(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datab(\my_regfile|gen_registers[11].regs|dffe11|q~q ),
	.datac(\my_regfile|gen_registers[9].regs|dffe11|q~q ),
	.datad(\my_processor|dx1|B_in[11]~201_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[11]~202_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[11]~202 .lut_mask = 16'hDDA0;
defparam \my_processor|dx1|B_in[11]~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N8
cycloneive_lcell_comb \my_processor|dx1|B_in[11]~203 (
// Equation(s):
// \my_processor|dx1|B_in[11]~203_combout  = (\my_processor|dx1|B_in[11]~200_combout  & ((\my_processor|dx1|B_in[11]~202_combout ) # ((!\my_processor|dx1|DXB|dffe5|q~9_combout )))) # (!\my_processor|dx1|B_in[11]~200_combout  & 
// (((\my_regfile|gen_registers[3].regs|dffe11|q~q  & \my_processor|dx1|DXB|dffe5|q~9_combout ))))

	.dataa(\my_processor|dx1|B_in[11]~200_combout ),
	.datab(\my_processor|dx1|B_in[11]~202_combout ),
	.datac(\my_regfile|gen_registers[3].regs|dffe11|q~q ),
	.datad(\my_processor|dx1|DXB|dffe5|q~9_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[11]~203_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[11]~203 .lut_mask = 16'hD8AA;
defparam \my_processor|dx1|B_in[11]~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N22
cycloneive_lcell_comb \my_processor|dx1|DXB|dffe11|q~0 (
// Equation(s):
// \my_processor|dx1|DXB|dffe11|q~0_combout  = (\my_processor|dx1|DXB|dffe5|q~12_combout  & (\my_processor|dx1|B_in[11]~205_combout )) # (!\my_processor|dx1|DXB|dffe5|q~12_combout  & ((\my_processor|dx1|B_in[11]~203_combout )))

	.dataa(\my_processor|dx1|DXB|dffe5|q~12_combout ),
	.datab(\my_processor|dx1|B_in[11]~205_combout ),
	.datac(gnd),
	.datad(\my_processor|dx1|B_in[11]~203_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|DXB|dffe11|q~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|DXB|dffe11|q~0 .lut_mask = 16'hDD88;
defparam \my_processor|dx1|DXB|dffe11|q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y32_N16
cycloneive_lcell_comb \my_processor|dx1|B_in[11]~206 (
// Equation(s):
// \my_processor|dx1|B_in[11]~206_combout  = (\my_processor|ctrl_readRegB[2]~2_combout  & (\my_processor|ctrl_readRegB[3]~3_combout )) # (!\my_processor|ctrl_readRegB[2]~2_combout  & ((\my_processor|ctrl_readRegB[3]~3_combout  & 
// (\my_regfile|gen_registers[25].regs|dffe11|q~q )) # (!\my_processor|ctrl_readRegB[3]~3_combout  & ((\my_regfile|gen_registers[17].regs|dffe11|q~q )))))

	.dataa(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datab(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datac(\my_regfile|gen_registers[25].regs|dffe11|q~q ),
	.datad(\my_regfile|gen_registers[17].regs|dffe11|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[11]~206_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[11]~206 .lut_mask = 16'hD9C8;
defparam \my_processor|dx1|B_in[11]~206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y32_N30
cycloneive_lcell_comb \my_processor|dx1|B_in[11]~207 (
// Equation(s):
// \my_processor|dx1|B_in[11]~207_combout  = (\my_processor|ctrl_readRegB[2]~2_combout  & ((\my_processor|dx1|B_in[11]~206_combout  & ((\my_regfile|gen_registers[29].regs|dffe11|q~q ))) # (!\my_processor|dx1|B_in[11]~206_combout  & 
// (\my_regfile|gen_registers[21].regs|dffe11|q~q )))) # (!\my_processor|ctrl_readRegB[2]~2_combout  & (((\my_processor|dx1|B_in[11]~206_combout ))))

	.dataa(\my_regfile|gen_registers[21].regs|dffe11|q~q ),
	.datab(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datac(\my_regfile|gen_registers[29].regs|dffe11|q~q ),
	.datad(\my_processor|dx1|B_in[11]~206_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[11]~207_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[11]~207 .lut_mask = 16'hF388;
defparam \my_processor|dx1|B_in[11]~207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N20
cycloneive_lcell_comb \my_processor|dx1|B_in[11]~208 (
// Equation(s):
// \my_processor|dx1|B_in[11]~208_combout  = (\my_processor|ctrl_readRegB[2]~2_combout  & (((\my_regfile|gen_registers[22].regs|dffe11|q~q ) # (\my_processor|ctrl_readRegB[3]~3_combout )))) # (!\my_processor|ctrl_readRegB[2]~2_combout  & 
// (\my_regfile|gen_registers[18].regs|dffe11|q~q  & ((!\my_processor|ctrl_readRegB[3]~3_combout ))))

	.dataa(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datab(\my_regfile|gen_registers[18].regs|dffe11|q~q ),
	.datac(\my_regfile|gen_registers[22].regs|dffe11|q~q ),
	.datad(\my_processor|ctrl_readRegB[3]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[11]~208_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[11]~208 .lut_mask = 16'hAAE4;
defparam \my_processor|dx1|B_in[11]~208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N26
cycloneive_lcell_comb \my_processor|dx1|B_in[11]~209 (
// Equation(s):
// \my_processor|dx1|B_in[11]~209_combout  = (\my_processor|ctrl_readRegB[3]~3_combout  & ((\my_processor|dx1|B_in[11]~208_combout  & (\my_regfile|gen_registers[30].regs|dffe11|q~q )) # (!\my_processor|dx1|B_in[11]~208_combout  & 
// ((\my_regfile|gen_registers[26].regs|dffe11|q~q ))))) # (!\my_processor|ctrl_readRegB[3]~3_combout  & (((\my_processor|dx1|B_in[11]~208_combout ))))

	.dataa(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datab(\my_regfile|gen_registers[30].regs|dffe11|q~q ),
	.datac(\my_regfile|gen_registers[26].regs|dffe11|q~q ),
	.datad(\my_processor|dx1|B_in[11]~208_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[11]~209_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[11]~209 .lut_mask = 16'hDDA0;
defparam \my_processor|dx1|B_in[11]~209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y29_N22
cycloneive_lcell_comb \my_processor|dx1|B_in[11]~210 (
// Equation(s):
// \my_processor|dx1|B_in[11]~210_combout  = (\my_processor|ctrl_readRegB[3]~3_combout  & (\my_processor|ctrl_readRegB[2]~2_combout )) # (!\my_processor|ctrl_readRegB[3]~3_combout  & ((\my_processor|ctrl_readRegB[2]~2_combout  & 
// (\my_regfile|gen_registers[20].regs|dffe11|q~q )) # (!\my_processor|ctrl_readRegB[2]~2_combout  & ((\my_regfile|gen_registers[16].regs|dffe11|q~q )))))

	.dataa(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datab(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datac(\my_regfile|gen_registers[20].regs|dffe11|q~q ),
	.datad(\my_regfile|gen_registers[16].regs|dffe11|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[11]~210_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[11]~210 .lut_mask = 16'hD9C8;
defparam \my_processor|dx1|B_in[11]~210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y29_N26
cycloneive_lcell_comb \my_processor|dx1|B_in[11]~211 (
// Equation(s):
// \my_processor|dx1|B_in[11]~211_combout  = (\my_processor|dx1|B_in[11]~210_combout  & ((\my_regfile|gen_registers[28].regs|dffe11|q~q ) # ((!\my_processor|ctrl_readRegB[3]~3_combout )))) # (!\my_processor|dx1|B_in[11]~210_combout  & 
// (((\my_regfile|gen_registers[24].regs|dffe11|q~q  & \my_processor|ctrl_readRegB[3]~3_combout ))))

	.dataa(\my_processor|dx1|B_in[11]~210_combout ),
	.datab(\my_regfile|gen_registers[28].regs|dffe11|q~q ),
	.datac(\my_regfile|gen_registers[24].regs|dffe11|q~q ),
	.datad(\my_processor|ctrl_readRegB[3]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[11]~211_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[11]~211 .lut_mask = 16'hD8AA;
defparam \my_processor|dx1|B_in[11]~211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N0
cycloneive_lcell_comb \my_processor|dx1|B_in[11]~212 (
// Equation(s):
// \my_processor|dx1|B_in[11]~212_combout  = (\my_processor|ctrl_readRegB[1]~1_combout  & ((\my_processor|dx1|B_in[11]~209_combout ) # ((\my_processor|ctrl_readRegB[0]~0_combout )))) # (!\my_processor|ctrl_readRegB[1]~1_combout  & 
// (((!\my_processor|ctrl_readRegB[0]~0_combout  & \my_processor|dx1|B_in[11]~211_combout ))))

	.dataa(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datab(\my_processor|dx1|B_in[11]~209_combout ),
	.datac(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datad(\my_processor|dx1|B_in[11]~211_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[11]~212_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[11]~212 .lut_mask = 16'hADA8;
defparam \my_processor|dx1|B_in[11]~212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N24
cycloneive_lcell_comb \my_processor|dx1|B_in[11]~213 (
// Equation(s):
// \my_processor|dx1|B_in[11]~213_combout  = (\my_processor|ctrl_readRegB[3]~3_combout  & (((\my_regfile|gen_registers[27].regs|dffe11|q~q ) # (\my_processor|ctrl_readRegB[2]~2_combout )))) # (!\my_processor|ctrl_readRegB[3]~3_combout  & 
// (\my_regfile|gen_registers[19].regs|dffe11|q~q  & ((!\my_processor|ctrl_readRegB[2]~2_combout ))))

	.dataa(\my_regfile|gen_registers[19].regs|dffe11|q~q ),
	.datab(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datac(\my_regfile|gen_registers[27].regs|dffe11|q~q ),
	.datad(\my_processor|ctrl_readRegB[2]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[11]~213_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[11]~213 .lut_mask = 16'hCCE2;
defparam \my_processor|dx1|B_in[11]~213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N30
cycloneive_lcell_comb \my_processor|dx1|B_in[11]~214 (
// Equation(s):
// \my_processor|dx1|B_in[11]~214_combout  = (\my_processor|dx1|B_in[11]~213_combout  & (((\my_regfile|gen_registers[31].regs|dffe11|q~q ) # (!\my_processor|ctrl_readRegB[2]~2_combout )))) # (!\my_processor|dx1|B_in[11]~213_combout  & 
// (\my_regfile|gen_registers[23].regs|dffe11|q~q  & ((\my_processor|ctrl_readRegB[2]~2_combout ))))

	.dataa(\my_regfile|gen_registers[23].regs|dffe11|q~q ),
	.datab(\my_processor|dx1|B_in[11]~213_combout ),
	.datac(\my_regfile|gen_registers[31].regs|dffe11|q~q ),
	.datad(\my_processor|ctrl_readRegB[2]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[11]~214_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[11]~214 .lut_mask = 16'hE2CC;
defparam \my_processor|dx1|B_in[11]~214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N6
cycloneive_lcell_comb \my_processor|dx1|B_in[11]~215 (
// Equation(s):
// \my_processor|dx1|B_in[11]~215_combout  = (\my_processor|dx1|B_in[11]~212_combout  & (((\my_processor|dx1|B_in[11]~214_combout ) # (!\my_processor|ctrl_readRegB[0]~0_combout )))) # (!\my_processor|dx1|B_in[11]~212_combout  & 
// (\my_processor|dx1|B_in[11]~207_combout  & (\my_processor|ctrl_readRegB[0]~0_combout )))

	.dataa(\my_processor|dx1|B_in[11]~207_combout ),
	.datab(\my_processor|dx1|B_in[11]~212_combout ),
	.datac(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datad(\my_processor|dx1|B_in[11]~214_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[11]~215_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[11]~215 .lut_mask = 16'hEC2C;
defparam \my_processor|dx1|B_in[11]~215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y24_N23
dffeas \my_processor|dx1|DXB|dffe11|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|DXB|dffe11|q~0_combout ),
	.asdata(\my_processor|dx1|B_in[11]~215_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\my_processor|dx1|DXB|dffe5|q~10_combout ),
	.sload(\my_processor|ctrl_readRegB[4]~4_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXB|dffe11|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXB|dffe11|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXB|dffe11|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y30_N2
cycloneive_lcell_comb \my_processor|PC_calculated[11]~58 (
// Equation(s):
// \my_processor|PC_calculated[11]~58_combout  = (\my_processor|flush~1_combout  & (((\my_processor|PC|dffe26|q~0_combout )))) # (!\my_processor|flush~1_combout  & ((\my_processor|PC|dffe26|q~0_combout  & ((\my_processor|dx1|DXB|dffe11|q~q ))) # 
// (!\my_processor|PC|dffe26|q~0_combout  & (\my_processor|dx1|DXIR|dffe11|q~q ))))

	.dataa(\my_processor|dx1|DXIR|dffe11|q~q ),
	.datab(\my_processor|dx1|DXB|dffe11|q~q ),
	.datac(\my_processor|flush~1_combout ),
	.datad(\my_processor|PC|dffe26|q~0_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[11]~58_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[11]~58 .lut_mask = 16'hFC0A;
defparam \my_processor|PC_calculated[11]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y30_N28
cycloneive_lcell_comb \my_processor|PC_calculated[11]~59 (
// Equation(s):
// \my_processor|PC_calculated[11]~59_combout  = (\my_processor|flush~1_combout  & ((\my_processor|PC_calculated[11]~58_combout  & (\my_processor|PCadder_branch|eba_1|xor_sum3~combout )) # (!\my_processor|PC_calculated[11]~58_combout  & 
// ((\my_processor|dx1|FDPC|dffe11|q~q ))))) # (!\my_processor|flush~1_combout  & (((\my_processor|PC_calculated[11]~58_combout ))))

	.dataa(\my_processor|PCadder_branch|eba_1|xor_sum3~combout ),
	.datab(\my_processor|dx1|FDPC|dffe11|q~q ),
	.datac(\my_processor|flush~1_combout ),
	.datad(\my_processor|PC_calculated[11]~58_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[11]~59_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[11]~59 .lut_mask = 16'hAFC0;
defparam \my_processor|PC_calculated[11]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y30_N12
cycloneive_lcell_comb \my_processor|PC_calculated[11]~60 (
// Equation(s):
// \my_processor|PC_calculated[11]~60_combout  = (\my_processor|flush~2_combout  & (\my_processor|PCadder|eba_1|andc2~combout  $ ((\my_processor|PC|dffe11|q~q )))) # (!\my_processor|flush~2_combout  & (((\my_processor|PC_calculated[11]~59_combout ))))

	.dataa(\my_processor|PCadder|eba_1|andc2~combout ),
	.datab(\my_processor|flush~2_combout ),
	.datac(\my_processor|PC|dffe11|q~q ),
	.datad(\my_processor|PC_calculated[11]~59_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[11]~60_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[11]~60 .lut_mask = 16'h7B48;
defparam \my_processor|PC_calculated[11]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y30_N13
dffeas \my_processor|PC|dffe11|q (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\my_processor|PC_calculated[11]~60_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|PC|dffe11|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|PC|dffe11|q .is_wysiwyg = "true";
defparam \my_processor|PC|dffe11|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N10
cycloneive_lcell_comb \my_processor|FD_in[10]~30 (
// Equation(s):
// \my_processor|FD_in[10]~30_combout  = (\my_processor|flush~1_combout  & (\my_processor|flush~0_combout  & \my_imem|altsyncram_component|auto_generated|q_a [10]))

	.dataa(gnd),
	.datab(\my_processor|flush~1_combout ),
	.datac(\my_processor|flush~0_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\my_processor|FD_in[10]~30_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|FD_in[10]~30 .lut_mask = 16'hC000;
defparam \my_processor|FD_in[10]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y30_N11
dffeas \my_processor|FD_IR1|dffe10|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|FD_in[10]~30_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|FD_IR1|dffe10|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|FD_IR1|dffe10|q .is_wysiwyg = "true";
defparam \my_processor|FD_IR1|dffe10|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N8
cycloneive_lcell_comb \my_processor|dx1|IR_in[10]~17 (
// Equation(s):
// \my_processor|dx1|IR_in[10]~17_combout  = (\my_processor|flush~1_combout  & (\my_processor|flush~0_combout  & \my_processor|FD_IR1|dffe10|q~q ))

	.dataa(gnd),
	.datab(\my_processor|flush~1_combout ),
	.datac(\my_processor|flush~0_combout ),
	.datad(\my_processor|FD_IR1|dffe10|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|IR_in[10]~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|IR_in[10]~17 .lut_mask = 16'hC000;
defparam \my_processor|dx1|IR_in[10]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y30_N9
dffeas \my_processor|dx1|DXIR|dffe10|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|IR_in[10]~17_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXIR|dffe10|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXIR|dffe10|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXIR|dffe10|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N12
cycloneive_lcell_comb \my_processor|PC_calculated[10]~56 (
// Equation(s):
// \my_processor|PC_calculated[10]~56_combout  = (\my_processor|PC|dffe26|q~0_combout  & (((\my_processor|flush~1_combout )))) # (!\my_processor|PC|dffe26|q~0_combout  & ((\my_processor|flush~1_combout  & ((\my_processor|dx1|FDPC|dffe10|q~q ))) # 
// (!\my_processor|flush~1_combout  & (\my_processor|dx1|DXIR|dffe10|q~q ))))

	.dataa(\my_processor|dx1|DXIR|dffe10|q~q ),
	.datab(\my_processor|dx1|FDPC|dffe10|q~q ),
	.datac(\my_processor|PC|dffe26|q~0_combout ),
	.datad(\my_processor|flush~1_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[10]~56_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[10]~56 .lut_mask = 16'hFC0A;
defparam \my_processor|PC_calculated[10]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y30_N0
cycloneive_lcell_comb \my_processor|PCadder_branch|eba_1|xor_sum2~0 (
// Equation(s):
// \my_processor|PCadder_branch|eba_1|xor_sum2~0_combout  = \my_processor|dx1|FDPC|dffe10|q~q  $ (\my_processor|dx1|DXIR|dffe10|q~q  $ (\my_processor|PCadder_branch|eba_1|orc1~0_combout ))

	.dataa(\my_processor|dx1|FDPC|dffe10|q~q ),
	.datab(gnd),
	.datac(\my_processor|dx1|DXIR|dffe10|q~q ),
	.datad(\my_processor|PCadder_branch|eba_1|orc1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|PCadder_branch|eba_1|xor_sum2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder_branch|eba_1|xor_sum2~0 .lut_mask = 16'hA55A;
defparam \my_processor|PCadder_branch|eba_1|xor_sum2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N6
cycloneive_lcell_comb \my_processor|PC_calculated[10]~57 (
// Equation(s):
// \my_processor|PC_calculated[10]~57_combout  = (\my_processor|PC_calculated[10]~56_combout  & (((\my_processor|PCadder_branch|eba_1|xor_sum2~0_combout ) # (!\my_processor|PC|dffe26|q~0_combout )))) # (!\my_processor|PC_calculated[10]~56_combout  & 
// (\my_processor|dx1|DXB|dffe10|q~q  & (\my_processor|PC|dffe26|q~0_combout )))

	.dataa(\my_processor|PC_calculated[10]~56_combout ),
	.datab(\my_processor|dx1|DXB|dffe10|q~q ),
	.datac(\my_processor|PC|dffe26|q~0_combout ),
	.datad(\my_processor|PCadder_branch|eba_1|xor_sum2~0_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[10]~57_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[10]~57 .lut_mask = 16'hEA4A;
defparam \my_processor|PC_calculated[10]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N4
cycloneive_lcell_comb \my_processor|PC_calculated[10]~121 (
// Equation(s):
// \my_processor|PC_calculated[10]~121_combout  = (\my_processor|flush~0_combout  & ((\my_processor|flush~1_combout  & (\my_processor|PCadder|eba_1|xor_sum2~combout )) # (!\my_processor|flush~1_combout  & ((\my_processor|PC_calculated[10]~57_combout ))))) # 
// (!\my_processor|flush~0_combout  & (((\my_processor|PC_calculated[10]~57_combout ))))

	.dataa(\my_processor|flush~0_combout ),
	.datab(\my_processor|PCadder|eba_1|xor_sum2~combout ),
	.datac(\my_processor|flush~1_combout ),
	.datad(\my_processor|PC_calculated[10]~57_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[10]~121_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[10]~121 .lut_mask = 16'hDF80;
defparam \my_processor|PC_calculated[10]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y29_N5
dffeas \my_processor|PC|dffe10|q (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\my_processor|PC_calculated[10]~121_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|PC|dffe10|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|PC|dffe10|q .is_wysiwyg = "true";
defparam \my_processor|PC|dffe10|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N18
cycloneive_lcell_comb \my_processor|FD_in[8]~28 (
// Equation(s):
// \my_processor|FD_in[8]~28_combout  = (\my_processor|flush~1_combout  & (\my_processor|flush~0_combout  & \my_imem|altsyncram_component|auto_generated|q_a [8]))

	.dataa(gnd),
	.datab(\my_processor|flush~1_combout ),
	.datac(\my_processor|flush~0_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|FD_in[8]~28_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|FD_in[8]~28 .lut_mask = 16'hC000;
defparam \my_processor|FD_in[8]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y30_N19
dffeas \my_processor|FD_IR1|dffe8|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|FD_in[8]~28_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|FD_IR1|dffe8|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|FD_IR1|dffe8|q .is_wysiwyg = "true";
defparam \my_processor|FD_IR1|dffe8|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N12
cycloneive_lcell_comb \my_processor|dx1|IR_in[8]~15 (
// Equation(s):
// \my_processor|dx1|IR_in[8]~15_combout  = (\my_processor|flush~1_combout  & (\my_processor|flush~0_combout  & \my_processor|FD_IR1|dffe8|q~q ))

	.dataa(gnd),
	.datab(\my_processor|flush~1_combout ),
	.datac(\my_processor|flush~0_combout ),
	.datad(\my_processor|FD_IR1|dffe8|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|IR_in[8]~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|IR_in[8]~15 .lut_mask = 16'hC000;
defparam \my_processor|dx1|IR_in[8]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y30_N13
dffeas \my_processor|dx1|DXIR|dffe8|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|IR_in[8]~15_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXIR|dffe8|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXIR|dffe8|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXIR|dffe8|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y32_N18
cycloneive_lcell_comb \my_processor|PCadder_branch|eba_0|orc6~0 (
// Equation(s):
// \my_processor|PCadder_branch|eba_0|orc6~0_combout  = (\my_processor|dx1|DXIR|dffe6|q~q  & \my_processor|dx1|FDPC|dffe6|q~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|dx1|DXIR|dffe6|q~q ),
	.datad(\my_processor|dx1|FDPC|dffe6|q~q ),
	.cin(gnd),
	.combout(\my_processor|PCadder_branch|eba_0|orc6~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder_branch|eba_0|orc6~0 .lut_mask = 16'hF000;
defparam \my_processor|PCadder_branch|eba_0|orc6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y32_N26
cycloneive_lcell_comb \my_processor|PCadder_branch|eba_0|orc7~0 (
// Equation(s):
// \my_processor|PCadder_branch|eba_0|orc7~0_combout  = (\my_processor|dx1|FDPC|dffe7|q~q  & ((\my_processor|PCadder_branch|eba_0|orc6~0_combout ) # ((\my_processor|dx1|DXIR|dffe7|q~q ) # (\my_processor|PCadder_branch|eba_0|orc6~1_combout )))) # 
// (!\my_processor|dx1|FDPC|dffe7|q~q  & (\my_processor|dx1|DXIR|dffe7|q~q  & ((\my_processor|PCadder_branch|eba_0|orc6~0_combout ) # (\my_processor|PCadder_branch|eba_0|orc6~1_combout ))))

	.dataa(\my_processor|dx1|FDPC|dffe7|q~q ),
	.datab(\my_processor|PCadder_branch|eba_0|orc6~0_combout ),
	.datac(\my_processor|dx1|DXIR|dffe7|q~q ),
	.datad(\my_processor|PCadder_branch|eba_0|orc6~1_combout ),
	.cin(gnd),
	.combout(\my_processor|PCadder_branch|eba_0|orc7~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder_branch|eba_0|orc7~0 .lut_mask = 16'hFAE8;
defparam \my_processor|PCadder_branch|eba_0|orc7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y32_N0
cycloneive_lcell_comb \my_processor|PCadder_branch|eba_1|orc0~1 (
// Equation(s):
// \my_processor|PCadder_branch|eba_1|orc0~1_combout  = (\my_processor|PCadder_branch|eba_0|orc7~0_combout  & ((\my_processor|dx1|DXIR|dffe8|q~q ) # (\my_processor|dx1|FDPC|dffe8|q~q )))

	.dataa(\my_processor|dx1|DXIR|dffe8|q~q ),
	.datab(gnd),
	.datac(\my_processor|PCadder_branch|eba_0|orc7~0_combout ),
	.datad(\my_processor|dx1|FDPC|dffe8|q~q ),
	.cin(gnd),
	.combout(\my_processor|PCadder_branch|eba_1|orc0~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder_branch|eba_1|orc0~1 .lut_mask = 16'hF0A0;
defparam \my_processor|PCadder_branch|eba_1|orc0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y32_N4
cycloneive_lcell_comb \my_processor|PCadder_branch|eba_1|xor_sum1 (
// Equation(s):
// \my_processor|PCadder_branch|eba_1|xor_sum1~combout  = \my_processor|dx1|FDPC|dffe9|q~q  $ (\my_processor|dx1|DXIR|dffe9|q~q  $ (((\my_processor|PCadder_branch|eba_1|orc0~1_combout ) # (\my_processor|PCadder_branch|eba_1|orc0~0_combout ))))

	.dataa(\my_processor|dx1|FDPC|dffe9|q~q ),
	.datab(\my_processor|PCadder_branch|eba_1|orc0~1_combout ),
	.datac(\my_processor|dx1|DXIR|dffe9|q~q ),
	.datad(\my_processor|PCadder_branch|eba_1|orc0~0_combout ),
	.cin(gnd),
	.combout(\my_processor|PCadder_branch|eba_1|xor_sum1~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder_branch|eba_1|xor_sum1 .lut_mask = 16'hA596;
defparam \my_processor|PCadder_branch|eba_1|xor_sum1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y32_N20
cycloneive_lcell_comb \my_processor|PC_calculated[9]~54 (
// Equation(s):
// \my_processor|PC_calculated[9]~54_combout  = (\my_processor|flush~1_combout  & (((\my_processor|PC|dffe26|q~0_combout )))) # (!\my_processor|flush~1_combout  & ((\my_processor|PC|dffe26|q~0_combout  & (\my_processor|dx1|DXB|dffe9|q~q )) # 
// (!\my_processor|PC|dffe26|q~0_combout  & ((\my_processor|dx1|DXIR|dffe9|q~q )))))

	.dataa(\my_processor|dx1|DXB|dffe9|q~q ),
	.datab(\my_processor|flush~1_combout ),
	.datac(\my_processor|dx1|DXIR|dffe9|q~q ),
	.datad(\my_processor|PC|dffe26|q~0_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[9]~54_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[9]~54 .lut_mask = 16'hEE30;
defparam \my_processor|PC_calculated[9]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y32_N2
cycloneive_lcell_comb \my_processor|PC_calculated[9]~55 (
// Equation(s):
// \my_processor|PC_calculated[9]~55_combout  = (\my_processor|flush~1_combout  & ((\my_processor|PC_calculated[9]~54_combout  & (\my_processor|PCadder_branch|eba_1|xor_sum1~combout )) # (!\my_processor|PC_calculated[9]~54_combout  & 
// ((\my_processor|dx1|FDPC|dffe9|q~q ))))) # (!\my_processor|flush~1_combout  & (((\my_processor|PC_calculated[9]~54_combout ))))

	.dataa(\my_processor|PCadder_branch|eba_1|xor_sum1~combout ),
	.datab(\my_processor|flush~1_combout ),
	.datac(\my_processor|dx1|FDPC|dffe9|q~q ),
	.datad(\my_processor|PC_calculated[9]~54_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[9]~55_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[9]~55 .lut_mask = 16'hBBC0;
defparam \my_processor|PC_calculated[9]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y32_N6
cycloneive_lcell_comb \my_processor|PC_calculated[9]~120 (
// Equation(s):
// \my_processor|PC_calculated[9]~120_combout  = (\my_processor|flush~0_combout  & ((\my_processor|flush~1_combout  & (\my_processor|PCadder|eba_1|xor_sum1~combout )) # (!\my_processor|flush~1_combout  & ((\my_processor|PC_calculated[9]~55_combout ))))) # 
// (!\my_processor|flush~0_combout  & (((\my_processor|PC_calculated[9]~55_combout ))))

	.dataa(\my_processor|flush~0_combout ),
	.datab(\my_processor|flush~1_combout ),
	.datac(\my_processor|PCadder|eba_1|xor_sum1~combout ),
	.datad(\my_processor|PC_calculated[9]~55_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[9]~120_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[9]~120 .lut_mask = 16'hF780;
defparam \my_processor|PC_calculated[9]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y32_N7
dffeas \my_processor|PC|dffe9|q (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\my_processor|PC_calculated[9]~120_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|PC|dffe9|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|PC|dffe9|q .is_wysiwyg = "true";
defparam \my_processor|PC|dffe9|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N6
cycloneive_lcell_comb \my_processor|FD_in[31]~10 (
// Equation(s):
// \my_processor|FD_in[31]~10_combout  = (\my_processor|flush~1_combout  & (\my_processor|flush~0_combout  & \my_imem|altsyncram_component|auto_generated|q_a [31]))

	.dataa(\my_processor|flush~1_combout ),
	.datab(\my_processor|flush~0_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [31]),
	.cin(gnd),
	.combout(\my_processor|FD_in[31]~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|FD_in[31]~10 .lut_mask = 16'h8800;
defparam \my_processor|FD_in[31]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N7
dffeas \my_processor|FD_IR1|dffe31|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|FD_in[31]~10_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|FD_IR1|dffe31|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|FD_IR1|dffe31|q .is_wysiwyg = "true";
defparam \my_processor|FD_IR1|dffe31|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N0
cycloneive_lcell_comb \my_processor|controls|control[5]~4 (
// Equation(s):
// \my_processor|controls|control[5]~4_combout  = (!\my_processor|FD_IR1|dffe31|q~q  & (!\my_processor|FD_IR1|dffe30|q~q  & (\my_processor|FD_IR1|dffe27|q~q  & \my_processor|FD_IR1|dffe28|q~q )))

	.dataa(\my_processor|FD_IR1|dffe31|q~q ),
	.datab(\my_processor|FD_IR1|dffe30|q~q ),
	.datac(\my_processor|FD_IR1|dffe27|q~q ),
	.datad(\my_processor|FD_IR1|dffe28|q~q ),
	.cin(gnd),
	.combout(\my_processor|controls|control[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|controls|control[5]~4 .lut_mask = 16'h1000;
defparam \my_processor|controls|control[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N18
cycloneive_lcell_comb \my_processor|dx1|control_in[5]~32 (
// Equation(s):
// \my_processor|dx1|control_in[5]~32_combout  = (\my_processor|FD_IR1|dffe29|q~q  & (\my_processor|flush~1_combout  & (\my_processor|controls|control[5]~4_combout  & \my_processor|flush~0_combout )))

	.dataa(\my_processor|FD_IR1|dffe29|q~q ),
	.datab(\my_processor|flush~1_combout ),
	.datac(\my_processor|controls|control[5]~4_combout ),
	.datad(\my_processor|flush~0_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|control_in[5]~32_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|control_in[5]~32 .lut_mask = 16'h8000;
defparam \my_processor|dx1|control_in[5]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y21_N19
dffeas \my_processor|dx1|DXcontrol|dffe5|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|control_in[5]~32_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXcontrol|dffe5|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXcontrol|dffe5|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXcontrol|dffe5|q .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y29_N25
dffeas \my_processor|xm1|XMcontrol|dffe5|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dx1|DXcontrol|dffe5|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|XMcontrol|dffe5|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|XMcontrol|dffe5|q .is_wysiwyg = "true";
defparam \my_processor|xm1|XMcontrol|dffe5|q .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y30_N21
dffeas \my_processor|mw1|MWmem|dffe8|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_dmem|altsyncram_component|auto_generated|q_a [8]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MWmem|dffe8|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MWmem|dffe8|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MWmem|dffe8|q .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y30_N1
dffeas \my_processor|mw1|MWout|dffe8|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|xm1|XMoutput|dffe8|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MWout|dffe8|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MWout|dffe8|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MWout|dffe8|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N0
cycloneive_lcell_comb \my_processor|WM_bypass_data[8]~16 (
// Equation(s):
// \my_processor|WM_bypass_data[8]~16_combout  = (!\my_processor|mw1|MWctrl|dffe18|q~q  & ((\my_processor|mw1|MWctrl|dffe16|q~q  & (\my_processor|mw1|MWmem|dffe8|q~q )) # (!\my_processor|mw1|MWctrl|dffe16|q~q  & ((\my_processor|mw1|MWout|dffe8|q~q )))))

	.dataa(\my_processor|mw1|MWctrl|dffe18|q~q ),
	.datab(\my_processor|mw1|MWmem|dffe8|q~q ),
	.datac(\my_processor|mw1|MWout|dffe8|q~q ),
	.datad(\my_processor|mw1|MWctrl|dffe16|q~q ),
	.cin(gnd),
	.combout(\my_processor|WM_bypass_data[8]~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|WM_bypass_data[8]~16 .lut_mask = 16'h4450;
defparam \my_processor|WM_bypass_data[8]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N14
cycloneive_lcell_comb \my_processor|WM_bypass_data[8]~17 (
// Equation(s):
// \my_processor|WM_bypass_data[8]~17_combout  = (\my_processor|WM_bypass_data[8]~16_combout ) # ((\my_processor|mw1|MWctrl|dffe18|q~q  & \my_processor|mw1|MW_oldPC|dffe8|q~q ))

	.dataa(\my_processor|mw1|MWctrl|dffe18|q~q ),
	.datab(gnd),
	.datac(\my_processor|mw1|MW_oldPC|dffe8|q~q ),
	.datad(\my_processor|WM_bypass_data[8]~16_combout ),
	.cin(gnd),
	.combout(\my_processor|WM_bypass_data[8]~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|WM_bypass_data[8]~17 .lut_mask = 16'hFFA0;
defparam \my_processor|WM_bypass_data[8]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y21_N19
dffeas \my_regfile|gen_registers[11].regs|dffe8|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|WM_bypass_data[8]~17_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|decoder_writeReg|and16~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[11].regs|dffe8|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[11].regs|dffe8|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[11].regs|dffe8|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N8
cycloneive_lcell_comb \my_processor|dx1|B_in[8]~147 (
// Equation(s):
// \my_processor|dx1|B_in[8]~147_combout  = (\my_processor|ctrl_readRegB[0]~0_combout  & (((\my_regfile|gen_registers[9].regs|dffe8|q~q ) # (\my_processor|ctrl_readRegB[1]~1_combout )))) # (!\my_processor|ctrl_readRegB[0]~0_combout  & 
// (\my_regfile|gen_registers[8].regs|dffe8|q~q  & ((!\my_processor|ctrl_readRegB[1]~1_combout ))))

	.dataa(\my_regfile|gen_registers[8].regs|dffe8|q~q ),
	.datab(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datac(\my_regfile|gen_registers[9].regs|dffe8|q~q ),
	.datad(\my_processor|ctrl_readRegB[1]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[8]~147_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[8]~147 .lut_mask = 16'hCCE2;
defparam \my_processor|dx1|B_in[8]~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N14
cycloneive_lcell_comb \my_processor|dx1|B_in[8]~148 (
// Equation(s):
// \my_processor|dx1|B_in[8]~148_combout  = (\my_processor|dx1|B_in[8]~147_combout  & ((\my_regfile|gen_registers[11].regs|dffe8|q~q ) # ((!\my_processor|ctrl_readRegB[1]~1_combout )))) # (!\my_processor|dx1|B_in[8]~147_combout  & 
// (((\my_regfile|gen_registers[10].regs|dffe8|q~q  & \my_processor|ctrl_readRegB[1]~1_combout ))))

	.dataa(\my_regfile|gen_registers[11].regs|dffe8|q~q ),
	.datab(\my_processor|dx1|B_in[8]~147_combout ),
	.datac(\my_regfile|gen_registers[10].regs|dffe8|q~q ),
	.datad(\my_processor|ctrl_readRegB[1]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[8]~148_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[8]~148 .lut_mask = 16'hB8CC;
defparam \my_processor|dx1|B_in[8]~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N10
cycloneive_lcell_comb \my_processor|dx1|B_in[8]~146 (
// Equation(s):
// \my_processor|dx1|B_in[8]~146_combout  = (\my_processor|dx1|DXB|dffe5|q~11_combout  & (((\my_processor|dx1|DXB|dffe5|q~9_combout )))) # (!\my_processor|dx1|DXB|dffe5|q~11_combout  & ((\my_processor|dx1|DXB|dffe5|q~9_combout  & 
// (\my_regfile|gen_registers[3].regs|dffe8|q~q )) # (!\my_processor|dx1|DXB|dffe5|q~9_combout  & ((\my_regfile|gen_registers[2].regs|dffe8|q~q )))))

	.dataa(\my_processor|dx1|DXB|dffe5|q~11_combout ),
	.datab(\my_regfile|gen_registers[3].regs|dffe8|q~q ),
	.datac(\my_regfile|gen_registers[2].regs|dffe8|q~q ),
	.datad(\my_processor|dx1|DXB|dffe5|q~9_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[8]~146_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[8]~146 .lut_mask = 16'hEE50;
defparam \my_processor|dx1|B_in[8]~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N12
cycloneive_lcell_comb \my_processor|dx1|B_in[8]~144 (
// Equation(s):
// \my_processor|dx1|B_in[8]~144_combout  = (\my_processor|ctrl_readRegB[1]~1_combout  & (((\my_regfile|gen_registers[6].regs|dffe8|q~q ) # (\my_processor|ctrl_readRegB[0]~0_combout )))) # (!\my_processor|ctrl_readRegB[1]~1_combout  & 
// (\my_regfile|gen_registers[4].regs|dffe8|q~q  & ((!\my_processor|ctrl_readRegB[0]~0_combout ))))

	.dataa(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datab(\my_regfile|gen_registers[4].regs|dffe8|q~q ),
	.datac(\my_regfile|gen_registers[6].regs|dffe8|q~q ),
	.datad(\my_processor|ctrl_readRegB[0]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[8]~144_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[8]~144 .lut_mask = 16'hAAE4;
defparam \my_processor|dx1|B_in[8]~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N26
cycloneive_lcell_comb \my_processor|dx1|B_in[8]~145 (
// Equation(s):
// \my_processor|dx1|B_in[8]~145_combout  = (\my_processor|ctrl_readRegB[0]~0_combout  & ((\my_processor|dx1|B_in[8]~144_combout  & (\my_regfile|gen_registers[7].regs|dffe8|q~q )) # (!\my_processor|dx1|B_in[8]~144_combout  & 
// ((\my_regfile|gen_registers[5].regs|dffe8|q~q ))))) # (!\my_processor|ctrl_readRegB[0]~0_combout  & (((\my_processor|dx1|B_in[8]~144_combout ))))

	.dataa(\my_regfile|gen_registers[7].regs|dffe8|q~q ),
	.datab(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datac(\my_regfile|gen_registers[5].regs|dffe8|q~q ),
	.datad(\my_processor|dx1|B_in[8]~144_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[8]~145_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[8]~145 .lut_mask = 16'hBBC0;
defparam \my_processor|dx1|B_in[8]~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N10
cycloneive_lcell_comb \my_processor|dx1|B_in[8]~149 (
// Equation(s):
// \my_processor|dx1|B_in[8]~149_combout  = (\my_processor|dx1|B_in[8]~146_combout  & ((\my_processor|dx1|B_in[8]~148_combout ) # ((!\my_processor|dx1|DXB|dffe5|q~11_combout )))) # (!\my_processor|dx1|B_in[8]~146_combout  & 
// (((\my_processor|dx1|DXB|dffe5|q~11_combout  & \my_processor|dx1|B_in[8]~145_combout ))))

	.dataa(\my_processor|dx1|B_in[8]~148_combout ),
	.datab(\my_processor|dx1|B_in[8]~146_combout ),
	.datac(\my_processor|dx1|DXB|dffe5|q~11_combout ),
	.datad(\my_processor|dx1|B_in[8]~145_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[8]~149_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[8]~149 .lut_mask = 16'hBC8C;
defparam \my_processor|dx1|B_in[8]~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N24
cycloneive_lcell_comb \my_processor|dx1|B_in[8]~150 (
// Equation(s):
// \my_processor|dx1|B_in[8]~150_combout  = (\my_processor|ctrl_readRegB[1]~1_combout  & (((\my_regfile|gen_registers[14].regs|dffe8|q~q ) # (\my_processor|ctrl_readRegB[0]~0_combout )))) # (!\my_processor|ctrl_readRegB[1]~1_combout  & 
// (\my_regfile|gen_registers[12].regs|dffe8|q~q  & ((!\my_processor|ctrl_readRegB[0]~0_combout ))))

	.dataa(\my_regfile|gen_registers[12].regs|dffe8|q~q ),
	.datab(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datac(\my_regfile|gen_registers[14].regs|dffe8|q~q ),
	.datad(\my_processor|ctrl_readRegB[0]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[8]~150_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[8]~150 .lut_mask = 16'hCCE2;
defparam \my_processor|dx1|B_in[8]~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N30
cycloneive_lcell_comb \my_processor|dx1|B_in[8]~151 (
// Equation(s):
// \my_processor|dx1|B_in[8]~151_combout  = (\my_processor|ctrl_readRegB[0]~0_combout  & ((\my_processor|dx1|B_in[8]~150_combout  & ((\my_regfile|gen_registers[15].regs|dffe8|q~q ))) # (!\my_processor|dx1|B_in[8]~150_combout  & 
// (\my_regfile|gen_registers[13].regs|dffe8|q~q )))) # (!\my_processor|ctrl_readRegB[0]~0_combout  & (\my_processor|dx1|B_in[8]~150_combout ))

	.dataa(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datab(\my_processor|dx1|B_in[8]~150_combout ),
	.datac(\my_regfile|gen_registers[13].regs|dffe8|q~q ),
	.datad(\my_regfile|gen_registers[15].regs|dffe8|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[8]~151_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[8]~151 .lut_mask = 16'hEC64;
defparam \my_processor|dx1|B_in[8]~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N6
cycloneive_lcell_comb \my_processor|dx1|DXB|dffe8|q~0 (
// Equation(s):
// \my_processor|dx1|DXB|dffe8|q~0_combout  = (\my_processor|dx1|DXB|dffe5|q~12_combout  & ((\my_processor|dx1|B_in[8]~151_combout ))) # (!\my_processor|dx1|DXB|dffe5|q~12_combout  & (\my_processor|dx1|B_in[8]~149_combout ))

	.dataa(\my_processor|dx1|B_in[8]~149_combout ),
	.datab(\my_processor|dx1|DXB|dffe5|q~12_combout ),
	.datac(gnd),
	.datad(\my_processor|dx1|B_in[8]~151_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|DXB|dffe8|q~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|DXB|dffe8|q~0 .lut_mask = 16'hEE22;
defparam \my_processor|dx1|DXB|dffe8|q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y29_N16
cycloneive_lcell_comb \my_processor|dx1|B_in[8]~156 (
// Equation(s):
// \my_processor|dx1|B_in[8]~156_combout  = (\my_processor|ctrl_readRegB[3]~3_combout  & (\my_processor|ctrl_readRegB[2]~2_combout )) # (!\my_processor|ctrl_readRegB[3]~3_combout  & ((\my_processor|ctrl_readRegB[2]~2_combout  & 
// (\my_regfile|gen_registers[20].regs|dffe8|q~q )) # (!\my_processor|ctrl_readRegB[2]~2_combout  & ((\my_regfile|gen_registers[16].regs|dffe8|q~q )))))

	.dataa(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datab(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datac(\my_regfile|gen_registers[20].regs|dffe8|q~q ),
	.datad(\my_regfile|gen_registers[16].regs|dffe8|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[8]~156_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[8]~156 .lut_mask = 16'hD9C8;
defparam \my_processor|dx1|B_in[8]~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y29_N14
cycloneive_lcell_comb \my_processor|dx1|B_in[8]~157 (
// Equation(s):
// \my_processor|dx1|B_in[8]~157_combout  = (\my_processor|ctrl_readRegB[3]~3_combout  & ((\my_processor|dx1|B_in[8]~156_combout  & ((\my_regfile|gen_registers[28].regs|dffe8|q~q ))) # (!\my_processor|dx1|B_in[8]~156_combout  & 
// (\my_regfile|gen_registers[24].regs|dffe8|q~q )))) # (!\my_processor|ctrl_readRegB[3]~3_combout  & (\my_processor|dx1|B_in[8]~156_combout ))

	.dataa(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datab(\my_processor|dx1|B_in[8]~156_combout ),
	.datac(\my_regfile|gen_registers[24].regs|dffe8|q~q ),
	.datad(\my_regfile|gen_registers[28].regs|dffe8|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[8]~157_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[8]~157 .lut_mask = 16'hEC64;
defparam \my_processor|dx1|B_in[8]~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y32_N20
cycloneive_lcell_comb \my_processor|dx1|B_in[8]~154 (
// Equation(s):
// \my_processor|dx1|B_in[8]~154_combout  = (\my_processor|ctrl_readRegB[3]~3_combout  & (((\my_regfile|gen_registers[25].regs|dffe8|q~q ) # (\my_processor|ctrl_readRegB[2]~2_combout )))) # (!\my_processor|ctrl_readRegB[3]~3_combout  & 
// (\my_regfile|gen_registers[17].regs|dffe8|q~q  & ((!\my_processor|ctrl_readRegB[2]~2_combout ))))

	.dataa(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datab(\my_regfile|gen_registers[17].regs|dffe8|q~q ),
	.datac(\my_regfile|gen_registers[25].regs|dffe8|q~q ),
	.datad(\my_processor|ctrl_readRegB[2]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[8]~154_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[8]~154 .lut_mask = 16'hAAE4;
defparam \my_processor|dx1|B_in[8]~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y32_N24
cycloneive_lcell_comb \my_processor|dx1|B_in[8]~155 (
// Equation(s):
// \my_processor|dx1|B_in[8]~155_combout  = (\my_processor|ctrl_readRegB[2]~2_combout  & ((\my_processor|dx1|B_in[8]~154_combout  & (\my_regfile|gen_registers[29].regs|dffe8|q~q )) # (!\my_processor|dx1|B_in[8]~154_combout  & 
// ((\my_regfile|gen_registers[21].regs|dffe8|q~q ))))) # (!\my_processor|ctrl_readRegB[2]~2_combout  & (((\my_processor|dx1|B_in[8]~154_combout ))))

	.dataa(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datab(\my_regfile|gen_registers[29].regs|dffe8|q~q ),
	.datac(\my_regfile|gen_registers[21].regs|dffe8|q~q ),
	.datad(\my_processor|dx1|B_in[8]~154_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[8]~155_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[8]~155 .lut_mask = 16'hDDA0;
defparam \my_processor|dx1|B_in[8]~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y31_N26
cycloneive_lcell_comb \my_processor|dx1|B_in[8]~158 (
// Equation(s):
// \my_processor|dx1|B_in[8]~158_combout  = (\my_processor|ctrl_readRegB[1]~1_combout  & (((\my_processor|ctrl_readRegB[0]~0_combout )))) # (!\my_processor|ctrl_readRegB[1]~1_combout  & ((\my_processor|ctrl_readRegB[0]~0_combout  & 
// ((\my_processor|dx1|B_in[8]~155_combout ))) # (!\my_processor|ctrl_readRegB[0]~0_combout  & (\my_processor|dx1|B_in[8]~157_combout ))))

	.dataa(\my_processor|dx1|B_in[8]~157_combout ),
	.datab(\my_processor|dx1|B_in[8]~155_combout ),
	.datac(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datad(\my_processor|ctrl_readRegB[0]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[8]~158_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[8]~158 .lut_mask = 16'hFC0A;
defparam \my_processor|dx1|B_in[8]~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y31_N6
cycloneive_lcell_comb \my_processor|dx1|B_in[8]~152 (
// Equation(s):
// \my_processor|dx1|B_in[8]~152_combout  = (\my_processor|ctrl_readRegB[3]~3_combout  & (((\my_processor|ctrl_readRegB[2]~2_combout )))) # (!\my_processor|ctrl_readRegB[3]~3_combout  & ((\my_processor|ctrl_readRegB[2]~2_combout  & 
// ((\my_regfile|gen_registers[22].regs|dffe8|q~q ))) # (!\my_processor|ctrl_readRegB[2]~2_combout  & (\my_regfile|gen_registers[18].regs|dffe8|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datab(\my_regfile|gen_registers[18].regs|dffe8|q~q ),
	.datac(\my_regfile|gen_registers[22].regs|dffe8|q~q ),
	.datad(\my_processor|ctrl_readRegB[2]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[8]~152_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[8]~152 .lut_mask = 16'hFA44;
defparam \my_processor|dx1|B_in[8]~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y31_N12
cycloneive_lcell_comb \my_processor|dx1|B_in[8]~153 (
// Equation(s):
// \my_processor|dx1|B_in[8]~153_combout  = (\my_processor|dx1|B_in[8]~152_combout  & (((\my_regfile|gen_registers[30].regs|dffe8|q~q ) # (!\my_processor|ctrl_readRegB[3]~3_combout )))) # (!\my_processor|dx1|B_in[8]~152_combout  & 
// (\my_regfile|gen_registers[26].regs|dffe8|q~q  & ((\my_processor|ctrl_readRegB[3]~3_combout ))))

	.dataa(\my_processor|dx1|B_in[8]~152_combout ),
	.datab(\my_regfile|gen_registers[26].regs|dffe8|q~q ),
	.datac(\my_regfile|gen_registers[30].regs|dffe8|q~q ),
	.datad(\my_processor|ctrl_readRegB[3]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[8]~153_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[8]~153 .lut_mask = 16'hE4AA;
defparam \my_processor|dx1|B_in[8]~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N10
cycloneive_lcell_comb \my_processor|dx1|B_in[8]~159 (
// Equation(s):
// \my_processor|dx1|B_in[8]~159_combout  = (\my_processor|ctrl_readRegB[2]~2_combout  & (\my_processor|ctrl_readRegB[3]~3_combout )) # (!\my_processor|ctrl_readRegB[2]~2_combout  & ((\my_processor|ctrl_readRegB[3]~3_combout  & 
// (\my_regfile|gen_registers[27].regs|dffe8|q~q )) # (!\my_processor|ctrl_readRegB[3]~3_combout  & ((\my_regfile|gen_registers[19].regs|dffe8|q~q )))))

	.dataa(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datab(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datac(\my_regfile|gen_registers[27].regs|dffe8|q~q ),
	.datad(\my_regfile|gen_registers[19].regs|dffe8|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[8]~159_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[8]~159 .lut_mask = 16'hD9C8;
defparam \my_processor|dx1|B_in[8]~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N6
cycloneive_lcell_comb \my_processor|dx1|B_in[8]~160 (
// Equation(s):
// \my_processor|dx1|B_in[8]~160_combout  = (\my_processor|ctrl_readRegB[2]~2_combout  & ((\my_processor|dx1|B_in[8]~159_combout  & ((\my_regfile|gen_registers[31].regs|dffe8|q~q ))) # (!\my_processor|dx1|B_in[8]~159_combout  & 
// (\my_regfile|gen_registers[23].regs|dffe8|q~q )))) # (!\my_processor|ctrl_readRegB[2]~2_combout  & (((\my_processor|dx1|B_in[8]~159_combout ))))

	.dataa(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datab(\my_regfile|gen_registers[23].regs|dffe8|q~q ),
	.datac(\my_regfile|gen_registers[31].regs|dffe8|q~q ),
	.datad(\my_processor|dx1|B_in[8]~159_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[8]~160_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[8]~160 .lut_mask = 16'hF588;
defparam \my_processor|dx1|B_in[8]~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y31_N28
cycloneive_lcell_comb \my_processor|dx1|B_in[8]~161 (
// Equation(s):
// \my_processor|dx1|B_in[8]~161_combout  = (\my_processor|dx1|B_in[8]~158_combout  & (((\my_processor|dx1|B_in[8]~160_combout ) # (!\my_processor|ctrl_readRegB[1]~1_combout )))) # (!\my_processor|dx1|B_in[8]~158_combout  & 
// (\my_processor|dx1|B_in[8]~153_combout  & (\my_processor|ctrl_readRegB[1]~1_combout )))

	.dataa(\my_processor|dx1|B_in[8]~158_combout ),
	.datab(\my_processor|dx1|B_in[8]~153_combout ),
	.datac(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datad(\my_processor|dx1|B_in[8]~160_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[8]~161_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[8]~161 .lut_mask = 16'hEA4A;
defparam \my_processor|dx1|B_in[8]~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y24_N7
dffeas \my_processor|dx1|DXB|dffe8|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|DXB|dffe8|q~0_combout ),
	.asdata(\my_processor|dx1|B_in[8]~161_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\my_processor|dx1|DXB|dffe5|q~10_combout ),
	.sload(\my_processor|ctrl_readRegB[4]~4_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXB|dffe8|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXB|dffe8|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXB|dffe8|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y32_N16
cycloneive_lcell_comb \my_processor|PCadder_branch|eba_1|xor_sum0~0 (
// Equation(s):
// \my_processor|PCadder_branch|eba_1|xor_sum0~0_combout  = \my_processor|PCadder_branch|eba_0|orc7~0_combout  $ (\my_processor|dx1|DXIR|dffe8|q~q  $ (\my_processor|dx1|FDPC|dffe8|q~q ))

	.dataa(\my_processor|PCadder_branch|eba_0|orc7~0_combout ),
	.datab(\my_processor|dx1|DXIR|dffe8|q~q ),
	.datac(gnd),
	.datad(\my_processor|dx1|FDPC|dffe8|q~q ),
	.cin(gnd),
	.combout(\my_processor|PCadder_branch|eba_1|xor_sum0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder_branch|eba_1|xor_sum0~0 .lut_mask = 16'h9966;
defparam \my_processor|PCadder_branch|eba_1|xor_sum0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y32_N10
cycloneive_lcell_comb \my_processor|PC_calculated[8]~51 (
// Equation(s):
// \my_processor|PC_calculated[8]~51_combout  = (\my_processor|flush~1_combout  & (((\my_processor|dx1|FDPC|dffe8|q~q ) # (\my_processor|PC|dffe26|q~0_combout )))) # (!\my_processor|flush~1_combout  & (\my_processor|dx1|DXIR|dffe8|q~q  & 
// ((!\my_processor|PC|dffe26|q~0_combout ))))

	.dataa(\my_processor|dx1|DXIR|dffe8|q~q ),
	.datab(\my_processor|flush~1_combout ),
	.datac(\my_processor|dx1|FDPC|dffe8|q~q ),
	.datad(\my_processor|PC|dffe26|q~0_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[8]~51_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[8]~51 .lut_mask = 16'hCCE2;
defparam \my_processor|PC_calculated[8]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y32_N24
cycloneive_lcell_comb \my_processor|PC_calculated[8]~52 (
// Equation(s):
// \my_processor|PC_calculated[8]~52_combout  = (\my_processor|PC|dffe26|q~0_combout  & ((\my_processor|PC_calculated[8]~51_combout  & ((\my_processor|PCadder_branch|eba_1|xor_sum0~0_combout ))) # (!\my_processor|PC_calculated[8]~51_combout  & 
// (\my_processor|dx1|DXB|dffe8|q~q )))) # (!\my_processor|PC|dffe26|q~0_combout  & (((\my_processor|PC_calculated[8]~51_combout ))))

	.dataa(\my_processor|dx1|DXB|dffe8|q~q ),
	.datab(\my_processor|PCadder_branch|eba_1|xor_sum0~0_combout ),
	.datac(\my_processor|PC|dffe26|q~0_combout ),
	.datad(\my_processor|PC_calculated[8]~51_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[8]~52_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[8]~52 .lut_mask = 16'hCFA0;
defparam \my_processor|PC_calculated[8]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y32_N28
cycloneive_lcell_comb \my_processor|PC_calculated[8]~53 (
// Equation(s):
// \my_processor|PC_calculated[8]~53_combout  = (\my_processor|flush~2_combout  & (\my_processor|PCadder|eba_0|andc7~combout  $ ((\my_processor|PC|dffe8|q~q )))) # (!\my_processor|flush~2_combout  & (((\my_processor|PC_calculated[8]~52_combout ))))

	.dataa(\my_processor|flush~2_combout ),
	.datab(\my_processor|PCadder|eba_0|andc7~combout ),
	.datac(\my_processor|PC|dffe8|q~q ),
	.datad(\my_processor|PC_calculated[8]~52_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[8]~53_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[8]~53 .lut_mask = 16'h7D28;
defparam \my_processor|PC_calculated[8]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y32_N29
dffeas \my_processor|PC|dffe8|q (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\my_processor|PC_calculated[8]~53_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|PC|dffe8|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|PC|dffe8|q .is_wysiwyg = "true";
defparam \my_processor|PC|dffe8|q .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y28_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|PC|dffe11|q~q ,\my_processor|PC|dffe10|q~q ,\my_processor|PC|dffe9|q~q ,\my_processor|PC|dffe8|q~q ,\my_processor|PC|dffe7|q~q ,\my_processor|PC|dffe6|q~q ,\my_processor|PC|dffe5|q~q ,\my_processor|PC|dffe4|q~q ,\my_processor|PC|dffe3|q~q ,
\my_processor|PC|dffe2|q~q ,\my_processor|PC|dffe1|q~q ,\my_processor|PC|dffe0|q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .init_file = "final_one_reg.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_m2a1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002000000000002000000000;
// synopsys translate_on

// Location: LCCOMB_X18_Y26_N28
cycloneive_lcell_comb \my_processor|FD_in[5]~20 (
// Equation(s):
// \my_processor|FD_in[5]~20_combout  = (\my_processor|flush~1_combout  & (\my_processor|flush~0_combout  & \my_imem|altsyncram_component|auto_generated|q_a [5]))

	.dataa(\my_processor|flush~1_combout ),
	.datab(\my_processor|flush~0_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|FD_in[5]~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|FD_in[5]~20 .lut_mask = 16'h8080;
defparam \my_processor|FD_in[5]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y26_N29
dffeas \my_processor|FD_IR1|dffe5|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|FD_in[5]~20_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|FD_IR1|dffe5|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|FD_IR1|dffe5|q .is_wysiwyg = "true";
defparam \my_processor|FD_IR1|dffe5|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y30_N10
cycloneive_lcell_comb \my_processor|dx1|imm_in[5]~2 (
// Equation(s):
// \my_processor|dx1|imm_in[5]~2_combout  = (\my_processor|flush~1_combout  & (\my_processor|FD_IR1|dffe5|q~q  & \my_processor|flush~0_combout ))

	.dataa(\my_processor|flush~1_combout ),
	.datab(gnd),
	.datac(\my_processor|FD_IR1|dffe5|q~q ),
	.datad(\my_processor|flush~0_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|imm_in[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|imm_in[5]~2 .lut_mask = 16'hA000;
defparam \my_processor|dx1|imm_in[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y30_N11
dffeas \my_processor|dx1|DXimm|dffe5|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|imm_in[5]~2_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXimm|dffe5|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXimm|dffe5|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXimm|dffe5|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y33_N24
cycloneive_lcell_comb \my_processor|PCadder_branch|eba_0|orc4~0 (
// Equation(s):
// \my_processor|PCadder_branch|eba_0|orc4~0_combout  = (\my_processor|dx1|FDPC|dffe4|q~q  & \my_processor|dx1|DXIR|dffe4|q~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|dx1|FDPC|dffe4|q~q ),
	.datad(\my_processor|dx1|DXIR|dffe4|q~q ),
	.cin(gnd),
	.combout(\my_processor|PCadder_branch|eba_0|orc4~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder_branch|eba_0|orc4~0 .lut_mask = 16'hF000;
defparam \my_processor|PCadder_branch|eba_0|orc4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y33_N18
cycloneive_lcell_comb \my_processor|PCadder_branch|eba_0|orc5~0 (
// Equation(s):
// \my_processor|PCadder_branch|eba_0|orc5~0_combout  = (\my_processor|dx1|DXimm|dffe5|q~q  & ((\my_processor|PCadder_branch|eba_0|orc4~0_combout ) # ((\my_processor|dx1|FDPC|dffe5|q~q ) # (\my_processor|PCadder_branch|eba_0|orc4~1_combout )))) # 
// (!\my_processor|dx1|DXimm|dffe5|q~q  & (\my_processor|dx1|FDPC|dffe5|q~q  & ((\my_processor|PCadder_branch|eba_0|orc4~0_combout ) # (\my_processor|PCadder_branch|eba_0|orc4~1_combout ))))

	.dataa(\my_processor|dx1|DXimm|dffe5|q~q ),
	.datab(\my_processor|PCadder_branch|eba_0|orc4~0_combout ),
	.datac(\my_processor|dx1|FDPC|dffe5|q~q ),
	.datad(\my_processor|PCadder_branch|eba_0|orc4~1_combout ),
	.cin(gnd),
	.combout(\my_processor|PCadder_branch|eba_0|orc5~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder_branch|eba_0|orc5~0 .lut_mask = 16'hFAE8;
defparam \my_processor|PCadder_branch|eba_0|orc5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y32_N28
cycloneive_lcell_comb \my_processor|PCadder_branch|eba_0|orc6~1 (
// Equation(s):
// \my_processor|PCadder_branch|eba_0|orc6~1_combout  = (\my_processor|PCadder_branch|eba_0|orc5~0_combout  & ((\my_processor|dx1|FDPC|dffe6|q~q ) # (\my_processor|dx1|DXIR|dffe6|q~q )))

	.dataa(\my_processor|dx1|FDPC|dffe6|q~q ),
	.datab(gnd),
	.datac(\my_processor|dx1|DXIR|dffe6|q~q ),
	.datad(\my_processor|PCadder_branch|eba_0|orc5~0_combout ),
	.cin(gnd),
	.combout(\my_processor|PCadder_branch|eba_0|orc6~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder_branch|eba_0|orc6~1 .lut_mask = 16'hFA00;
defparam \my_processor|PCadder_branch|eba_0|orc6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y32_N14
cycloneive_lcell_comb \my_processor|PCadder_branch|eba_0|xor_sum7 (
// Equation(s):
// \my_processor|PCadder_branch|eba_0|xor_sum7~combout  = \my_processor|dx1|FDPC|dffe7|q~q  $ (\my_processor|dx1|DXIR|dffe7|q~q  $ (((\my_processor|PCadder_branch|eba_0|orc6~1_combout ) # (\my_processor|PCadder_branch|eba_0|orc6~0_combout ))))

	.dataa(\my_processor|dx1|FDPC|dffe7|q~q ),
	.datab(\my_processor|PCadder_branch|eba_0|orc6~1_combout ),
	.datac(\my_processor|dx1|DXIR|dffe7|q~q ),
	.datad(\my_processor|PCadder_branch|eba_0|orc6~0_combout ),
	.cin(gnd),
	.combout(\my_processor|PCadder_branch|eba_0|xor_sum7~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder_branch|eba_0|xor_sum7 .lut_mask = 16'hA596;
defparam \my_processor|PCadder_branch|eba_0|xor_sum7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y32_N16
cycloneive_lcell_comb \my_processor|PC_calculated[7]~49 (
// Equation(s):
// \my_processor|PC_calculated[7]~49_combout  = (\my_processor|flush~1_combout  & (((\my_processor|PC|dffe26|q~0_combout )))) # (!\my_processor|flush~1_combout  & ((\my_processor|PC|dffe26|q~0_combout  & (\my_processor|dx1|DXB|dffe7|q~q )) # 
// (!\my_processor|PC|dffe26|q~0_combout  & ((\my_processor|dx1|DXIR|dffe7|q~q )))))

	.dataa(\my_processor|flush~1_combout ),
	.datab(\my_processor|dx1|DXB|dffe7|q~q ),
	.datac(\my_processor|dx1|DXIR|dffe7|q~q ),
	.datad(\my_processor|PC|dffe26|q~0_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[7]~49_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[7]~49 .lut_mask = 16'hEE50;
defparam \my_processor|PC_calculated[7]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y32_N12
cycloneive_lcell_comb \my_processor|PC_calculated[7]~50 (
// Equation(s):
// \my_processor|PC_calculated[7]~50_combout  = (\my_processor|flush~1_combout  & ((\my_processor|PC_calculated[7]~49_combout  & ((\my_processor|PCadder_branch|eba_0|xor_sum7~combout ))) # (!\my_processor|PC_calculated[7]~49_combout  & 
// (\my_processor|dx1|FDPC|dffe7|q~q )))) # (!\my_processor|flush~1_combout  & (((\my_processor|PC_calculated[7]~49_combout ))))

	.dataa(\my_processor|dx1|FDPC|dffe7|q~q ),
	.datab(\my_processor|PCadder_branch|eba_0|xor_sum7~combout ),
	.datac(\my_processor|flush~1_combout ),
	.datad(\my_processor|PC_calculated[7]~49_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[7]~50_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[7]~50 .lut_mask = 16'hCFA0;
defparam \my_processor|PC_calculated[7]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y32_N10
cycloneive_lcell_comb \my_processor|PC_calculated[7]~119 (
// Equation(s):
// \my_processor|PC_calculated[7]~119_combout  = (\my_processor|flush~1_combout  & ((\my_processor|flush~0_combout  & (\my_processor|PCadder|eba_0|xor_sum7~combout )) # (!\my_processor|flush~0_combout  & ((\my_processor|PC_calculated[7]~50_combout ))))) # 
// (!\my_processor|flush~1_combout  & (((\my_processor|PC_calculated[7]~50_combout ))))

	.dataa(\my_processor|flush~1_combout ),
	.datab(\my_processor|PCadder|eba_0|xor_sum7~combout ),
	.datac(\my_processor|flush~0_combout ),
	.datad(\my_processor|PC_calculated[7]~50_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[7]~119_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[7]~119 .lut_mask = 16'hDF80;
defparam \my_processor|PC_calculated[7]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y32_N11
dffeas \my_processor|PC|dffe7|q (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\my_processor|PC_calculated[7]~119_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|PC|dffe7|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|PC|dffe7|q .is_wysiwyg = "true";
defparam \my_processor|PC|dffe7|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y26_N26
cycloneive_lcell_comb \my_processor|FD_in[6]~21 (
// Equation(s):
// \my_processor|FD_in[6]~21_combout  = (\my_processor|flush~1_combout  & (\my_processor|flush~0_combout  & \my_imem|altsyncram_component|auto_generated|q_a [6]))

	.dataa(\my_processor|flush~1_combout ),
	.datab(\my_processor|flush~0_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|FD_in[6]~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|FD_in[6]~21 .lut_mask = 16'h8080;
defparam \my_processor|FD_in[6]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y26_N27
dffeas \my_processor|FD_IR1|dffe6|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|FD_in[6]~21_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|FD_IR1|dffe6|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|FD_IR1|dffe6|q .is_wysiwyg = "true";
defparam \my_processor|FD_IR1|dffe6|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y26_N4
cycloneive_lcell_comb \my_processor|dx1|IR_in[6]~13 (
// Equation(s):
// \my_processor|dx1|IR_in[6]~13_combout  = (\my_processor|FD_IR1|dffe6|q~q  & (\my_processor|flush~0_combout  & \my_processor|flush~1_combout ))

	.dataa(\my_processor|FD_IR1|dffe6|q~q ),
	.datab(\my_processor|flush~0_combout ),
	.datac(\my_processor|flush~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|dx1|IR_in[6]~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|IR_in[6]~13 .lut_mask = 16'h8080;
defparam \my_processor|dx1|IR_in[6]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y28_N12
cycloneive_lcell_comb \my_processor|dx1|DXIR|dffe6|q~feeder (
// Equation(s):
// \my_processor|dx1|DXIR|dffe6|q~feeder_combout  = \my_processor|dx1|IR_in[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|dx1|IR_in[6]~13_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|DXIR|dffe6|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|DXIR|dffe6|q~feeder .lut_mask = 16'hFF00;
defparam \my_processor|dx1|DXIR|dffe6|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y28_N13
dffeas \my_processor|dx1|DXIR|dffe6|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|DXIR|dffe6|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXIR|dffe6|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXIR|dffe6|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXIR|dffe6|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y31_N16
cycloneive_lcell_comb \my_processor|PCadder_branch|eba_0|xor_sum6~0 (
// Equation(s):
// \my_processor|PCadder_branch|eba_0|xor_sum6~0_combout  = \my_processor|dx1|FDPC|dffe6|q~q  $ (\my_processor|dx1|DXIR|dffe6|q~q  $ (\my_processor|PCadder_branch|eba_0|orc5~0_combout ))

	.dataa(\my_processor|dx1|FDPC|dffe6|q~q ),
	.datab(\my_processor|dx1|DXIR|dffe6|q~q ),
	.datac(gnd),
	.datad(\my_processor|PCadder_branch|eba_0|orc5~0_combout ),
	.cin(gnd),
	.combout(\my_processor|PCadder_branch|eba_0|xor_sum6~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder_branch|eba_0|xor_sum6~0 .lut_mask = 16'h9966;
defparam \my_processor|PCadder_branch|eba_0|xor_sum6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N16
cycloneive_lcell_comb \my_processor|PC_calculated[6]~47 (
// Equation(s):
// \my_processor|PC_calculated[6]~47_combout  = (\my_processor|flush~1_combout  & (((\my_processor|PC|dffe26|q~0_combout ) # (\my_processor|dx1|FDPC|dffe6|q~q )))) # (!\my_processor|flush~1_combout  & (\my_processor|dx1|DXIR|dffe6|q~q  & 
// (!\my_processor|PC|dffe26|q~0_combout )))

	.dataa(\my_processor|flush~1_combout ),
	.datab(\my_processor|dx1|DXIR|dffe6|q~q ),
	.datac(\my_processor|PC|dffe26|q~0_combout ),
	.datad(\my_processor|dx1|FDPC|dffe6|q~q ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[6]~47_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[6]~47 .lut_mask = 16'hAEA4;
defparam \my_processor|PC_calculated[6]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N22
cycloneive_lcell_comb \my_processor|PC_calculated[6]~48 (
// Equation(s):
// \my_processor|PC_calculated[6]~48_combout  = (\my_processor|PC_calculated[6]~47_combout  & ((\my_processor|PCadder_branch|eba_0|xor_sum6~0_combout ) # ((!\my_processor|PC|dffe26|q~0_combout )))) # (!\my_processor|PC_calculated[6]~47_combout  & 
// (((\my_processor|PC|dffe26|q~0_combout  & \my_processor|dx1|DXB|dffe6|q~q ))))

	.dataa(\my_processor|PCadder_branch|eba_0|xor_sum6~0_combout ),
	.datab(\my_processor|PC_calculated[6]~47_combout ),
	.datac(\my_processor|PC|dffe26|q~0_combout ),
	.datad(\my_processor|dx1|DXB|dffe6|q~q ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[6]~48_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[6]~48 .lut_mask = 16'hBC8C;
defparam \my_processor|PC_calculated[6]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N2
cycloneive_lcell_comb \my_processor|PC_calculated[6]~118 (
// Equation(s):
// \my_processor|PC_calculated[6]~118_combout  = (\my_processor|flush~1_combout  & ((\my_processor|flush~0_combout  & (\my_processor|PCadder|eba_0|xor_sum6~combout )) # (!\my_processor|flush~0_combout  & ((\my_processor|PC_calculated[6]~48_combout ))))) # 
// (!\my_processor|flush~1_combout  & (((\my_processor|PC_calculated[6]~48_combout ))))

	.dataa(\my_processor|flush~1_combout ),
	.datab(\my_processor|PCadder|eba_0|xor_sum6~combout ),
	.datac(\my_processor|PC_calculated[6]~48_combout ),
	.datad(\my_processor|flush~0_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[6]~118_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[6]~118 .lut_mask = 16'hD8F0;
defparam \my_processor|PC_calculated[6]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y29_N3
dffeas \my_processor|PC|dffe6|q (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\my_processor|PC_calculated[6]~118_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|PC|dffe6|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|PC|dffe6|q .is_wysiwyg = "true";
defparam \my_processor|PC|dffe6|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y30_N30
cycloneive_lcell_comb \my_processor|FD_in[4]~23 (
// Equation(s):
// \my_processor|FD_in[4]~23_combout  = (\my_processor|flush~1_combout  & (\my_processor|flush~0_combout  & \my_imem|altsyncram_component|auto_generated|q_a [4]))

	.dataa(\my_processor|flush~1_combout ),
	.datab(gnd),
	.datac(\my_processor|flush~0_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\my_processor|FD_in[4]~23_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|FD_in[4]~23 .lut_mask = 16'hA000;
defparam \my_processor|FD_in[4]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y30_N31
dffeas \my_processor|FD_IR1|dffe4|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|FD_in[4]~23_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|FD_IR1|dffe4|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|FD_IR1|dffe4|q .is_wysiwyg = "true";
defparam \my_processor|FD_IR1|dffe4|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N4
cycloneive_lcell_comb \my_processor|dx1|IR_in[4]~12 (
// Equation(s):
// \my_processor|dx1|IR_in[4]~12_combout  = (\my_processor|FD_IR1|dffe4|q~q  & (\my_processor|flush~1_combout  & \my_processor|flush~0_combout ))

	.dataa(\my_processor|FD_IR1|dffe4|q~q ),
	.datab(gnd),
	.datac(\my_processor|flush~1_combout ),
	.datad(\my_processor|flush~0_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|IR_in[4]~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|IR_in[4]~12 .lut_mask = 16'hA000;
defparam \my_processor|dx1|IR_in[4]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y26_N5
dffeas \my_processor|dx1|DXIR|dffe4|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|IR_in[4]~12_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXIR|dffe4|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXIR|dffe4|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXIR|dffe4|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y33_N8
cycloneive_lcell_comb \my_processor|PCadder_branch|eba_0|orc2~0 (
// Equation(s):
// \my_processor|PCadder_branch|eba_0|orc2~0_combout  = (\my_processor|dx1|DXIR|dffe2|q~q  & \my_processor|dx1|FDPC|dffe2|q~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|dx1|DXIR|dffe2|q~q ),
	.datad(\my_processor|dx1|FDPC|dffe2|q~q ),
	.cin(gnd),
	.combout(\my_processor|PCadder_branch|eba_0|orc2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder_branch|eba_0|orc2~0 .lut_mask = 16'hF000;
defparam \my_processor|PCadder_branch|eba_0|orc2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y33_N28
cycloneive_lcell_comb \my_processor|PCadder_branch|eba_0|orc3~0 (
// Equation(s):
// \my_processor|PCadder_branch|eba_0|orc3~0_combout  = (\my_processor|dx1|FDPC|dffe3|q~q  & ((\my_processor|dx1|DXIR|dffe3|q~q ) # ((\my_processor|PCadder_branch|eba_0|orc2~0_combout ) # (\my_processor|PCadder_branch|eba_0|orc2~1_combout )))) # 
// (!\my_processor|dx1|FDPC|dffe3|q~q  & (\my_processor|dx1|DXIR|dffe3|q~q  & ((\my_processor|PCadder_branch|eba_0|orc2~0_combout ) # (\my_processor|PCadder_branch|eba_0|orc2~1_combout ))))

	.dataa(\my_processor|dx1|FDPC|dffe3|q~q ),
	.datab(\my_processor|dx1|DXIR|dffe3|q~q ),
	.datac(\my_processor|PCadder_branch|eba_0|orc2~0_combout ),
	.datad(\my_processor|PCadder_branch|eba_0|orc2~1_combout ),
	.cin(gnd),
	.combout(\my_processor|PCadder_branch|eba_0|orc3~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder_branch|eba_0|orc3~0 .lut_mask = 16'hEEE8;
defparam \my_processor|PCadder_branch|eba_0|orc3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y33_N6
cycloneive_lcell_comb \my_processor|PCadder_branch|eba_0|orc4~1 (
// Equation(s):
// \my_processor|PCadder_branch|eba_0|orc4~1_combout  = (\my_processor|PCadder_branch|eba_0|orc3~0_combout  & ((\my_processor|dx1|DXIR|dffe4|q~q ) # (\my_processor|dx1|FDPC|dffe4|q~q )))

	.dataa(\my_processor|dx1|DXIR|dffe4|q~q ),
	.datab(gnd),
	.datac(\my_processor|dx1|FDPC|dffe4|q~q ),
	.datad(\my_processor|PCadder_branch|eba_0|orc3~0_combout ),
	.cin(gnd),
	.combout(\my_processor|PCadder_branch|eba_0|orc4~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder_branch|eba_0|orc4~1 .lut_mask = 16'hFA00;
defparam \my_processor|PCadder_branch|eba_0|orc4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y33_N16
cycloneive_lcell_comb \my_processor|PCadder_branch|eba_0|xor_sum5 (
// Equation(s):
// \my_processor|PCadder_branch|eba_0|xor_sum5~combout  = \my_processor|dx1|FDPC|dffe5|q~q  $ (\my_processor|dx1|DXimm|dffe5|q~q  $ (((\my_processor|PCadder_branch|eba_0|orc4~1_combout ) # (\my_processor|PCadder_branch|eba_0|orc4~0_combout ))))

	.dataa(\my_processor|PCadder_branch|eba_0|orc4~1_combout ),
	.datab(\my_processor|PCadder_branch|eba_0|orc4~0_combout ),
	.datac(\my_processor|dx1|FDPC|dffe5|q~q ),
	.datad(\my_processor|dx1|DXimm|dffe5|q~q ),
	.cin(gnd),
	.combout(\my_processor|PCadder_branch|eba_0|xor_sum5~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder_branch|eba_0|xor_sum5 .lut_mask = 16'hE11E;
defparam \my_processor|PCadder_branch|eba_0|xor_sum5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y32_N20
cycloneive_lcell_comb \my_processor|PC_calculated[5]~44 (
// Equation(s):
// \my_processor|PC_calculated[5]~44_combout  = (\my_processor|flush~1_combout  & (((\my_processor|PC|dffe26|q~0_combout )))) # (!\my_processor|flush~1_combout  & ((\my_processor|PC|dffe26|q~0_combout  & ((\my_processor|dx1|DXB|dffe5|q~q ))) # 
// (!\my_processor|PC|dffe26|q~0_combout  & (\my_processor|dx1|DXimm|dffe5|q~q ))))

	.dataa(\my_processor|flush~1_combout ),
	.datab(\my_processor|dx1|DXimm|dffe5|q~q ),
	.datac(\my_processor|dx1|DXB|dffe5|q~q ),
	.datad(\my_processor|PC|dffe26|q~0_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[5]~44_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[5]~44 .lut_mask = 16'hFA44;
defparam \my_processor|PC_calculated[5]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y32_N2
cycloneive_lcell_comb \my_processor|PC_calculated[5]~45 (
// Equation(s):
// \my_processor|PC_calculated[5]~45_combout  = (\my_processor|flush~1_combout  & ((\my_processor|PC_calculated[5]~44_combout  & ((\my_processor|PCadder_branch|eba_0|xor_sum5~combout ))) # (!\my_processor|PC_calculated[5]~44_combout  & 
// (\my_processor|dx1|FDPC|dffe5|q~q )))) # (!\my_processor|flush~1_combout  & (((\my_processor|PC_calculated[5]~44_combout ))))

	.dataa(\my_processor|flush~1_combout ),
	.datab(\my_processor|dx1|FDPC|dffe5|q~q ),
	.datac(\my_processor|PCadder_branch|eba_0|xor_sum5~combout ),
	.datad(\my_processor|PC_calculated[5]~44_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[5]~45_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[5]~45 .lut_mask = 16'hF588;
defparam \my_processor|PC_calculated[5]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y32_N8
cycloneive_lcell_comb \my_processor|PC_calculated[5]~46 (
// Equation(s):
// \my_processor|PC_calculated[5]~46_combout  = (\my_processor|flush~2_combout  & (\my_processor|PCadder|eba_0|andc4~combout  $ ((\my_processor|PC|dffe5|q~q )))) # (!\my_processor|flush~2_combout  & (((\my_processor|PC_calculated[5]~45_combout ))))

	.dataa(\my_processor|flush~2_combout ),
	.datab(\my_processor|PCadder|eba_0|andc4~combout ),
	.datac(\my_processor|PC|dffe5|q~q ),
	.datad(\my_processor|PC_calculated[5]~45_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[5]~46_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[5]~46 .lut_mask = 16'h7D28;
defparam \my_processor|PC_calculated[5]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y32_N9
dffeas \my_processor|PC|dffe5|q (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\my_processor|PC_calculated[5]~46_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|PC|dffe5|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|PC|dffe5|q .is_wysiwyg = "true";
defparam \my_processor|PC|dffe5|q .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y22_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|PC|dffe11|q~q ,\my_processor|PC|dffe10|q~q ,\my_processor|PC|dffe9|q~q ,\my_processor|PC|dffe8|q~q ,\my_processor|PC|dffe7|q~q ,\my_processor|PC|dffe6|q~q ,\my_processor|PC|dffe5|q~q ,\my_processor|PC|dffe4|q~q ,\my_processor|PC|dffe3|q~q ,
\my_processor|PC|dffe2|q~q ,\my_processor|PC|dffe1|q~q ,\my_processor|PC|dffe0|q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .init_file = "final_one_reg.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_m2a1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000042005008040001084080150;
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N2
cycloneive_lcell_comb \my_processor|FD_in[27]~8 (
// Equation(s):
// \my_processor|FD_in[27]~8_combout  = (\my_processor|flush~1_combout  & (\my_processor|flush~0_combout  & \my_imem|altsyncram_component|auto_generated|q_a [27]))

	.dataa(\my_processor|flush~1_combout ),
	.datab(\my_processor|flush~0_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.cin(gnd),
	.combout(\my_processor|FD_in[27]~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|FD_in[27]~8 .lut_mask = 16'h8800;
defparam \my_processor|FD_in[27]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N3
dffeas \my_processor|FD_IR1|dffe27|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|FD_in[27]~8_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|FD_IR1|dffe27|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|FD_IR1|dffe27|q .is_wysiwyg = "true";
defparam \my_processor|FD_IR1|dffe27|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N26
cycloneive_lcell_comb \my_processor|controls|control[16]~7 (
// Equation(s):
// \my_processor|controls|control[16]~7_combout  = (!\my_processor|FD_IR1|dffe28|q~q  & (!\my_processor|FD_IR1|dffe27|q~q  & (!\my_processor|FD_IR1|dffe29|q~q  & !\my_processor|FD_IR1|dffe31|q~q )))

	.dataa(\my_processor|FD_IR1|dffe28|q~q ),
	.datab(\my_processor|FD_IR1|dffe27|q~q ),
	.datac(\my_processor|FD_IR1|dffe29|q~q ),
	.datad(\my_processor|FD_IR1|dffe31|q~q ),
	.cin(gnd),
	.combout(\my_processor|controls|control[16]~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|controls|control[16]~7 .lut_mask = 16'h0001;
defparam \my_processor|controls|control[16]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N22
cycloneive_lcell_comb \my_processor|dx1|control_in[16]~33 (
// Equation(s):
// \my_processor|dx1|control_in[16]~33_combout  = (\my_processor|flush~1_combout  & (\my_processor|flush~0_combout  & (\my_processor|controls|control[16]~7_combout  & \my_processor|FD_IR1|dffe30|q~q )))

	.dataa(\my_processor|flush~1_combout ),
	.datab(\my_processor|flush~0_combout ),
	.datac(\my_processor|controls|control[16]~7_combout ),
	.datad(\my_processor|FD_IR1|dffe30|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|control_in[16]~33_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|control_in[16]~33 .lut_mask = 16'h8000;
defparam \my_processor|dx1|control_in[16]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N23
dffeas \my_processor|dx1|DXcontrol|dffe16|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|control_in[16]~33_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXcontrol|dffe16|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXcontrol|dffe16|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXcontrol|dffe16|q .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y18_N15
dffeas \my_processor|xm1|XMcontrol|dffe16|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dx1|DXcontrol|dffe16|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|XMcontrol|dffe16|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|XMcontrol|dffe16|q .is_wysiwyg = "true";
defparam \my_processor|xm1|XMcontrol|dffe16|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y30_N16
cycloneive_lcell_comb \my_processor|mw1|MWctrl|dffe16|q~feeder (
// Equation(s):
// \my_processor|mw1|MWctrl|dffe16|q~feeder_combout  = \my_processor|xm1|XMcontrol|dffe16|q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|xm1|XMcontrol|dffe16|q~q ),
	.cin(gnd),
	.combout(\my_processor|mw1|MWctrl|dffe16|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mw1|MWctrl|dffe16|q~feeder .lut_mask = 16'hFF00;
defparam \my_processor|mw1|MWctrl|dffe16|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y30_N17
dffeas \my_processor|mw1|MWctrl|dffe16|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|mw1|MWctrl|dffe16|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MWctrl|dffe16|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MWctrl|dffe16|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MWctrl|dffe16|q .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y30_N1
dffeas \my_processor|mw1|MWout|dffe4|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|xm1|XMoutput|dffe4|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MWout|dffe4|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MWout|dffe4|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MWout|dffe4|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y30_N28
cycloneive_lcell_comb \my_processor|mw1|MWmem|dffe4|q~feeder (
// Equation(s):
// \my_processor|mw1|MWmem|dffe4|q~feeder_combout  = \my_dmem|altsyncram_component|auto_generated|q_a [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\my_processor|mw1|MWmem|dffe4|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mw1|MWmem|dffe4|q~feeder .lut_mask = 16'hFF00;
defparam \my_processor|mw1|MWmem|dffe4|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y30_N29
dffeas \my_processor|mw1|MWmem|dffe4|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|mw1|MWmem|dffe4|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MWmem|dffe4|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MWmem|dffe4|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MWmem|dffe4|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y30_N0
cycloneive_lcell_comb \my_processor|WM_bypass_data[4]~8 (
// Equation(s):
// \my_processor|WM_bypass_data[4]~8_combout  = (!\my_processor|mw1|MWctrl|dffe18|q~q  & ((\my_processor|mw1|MWctrl|dffe16|q~q  & ((\my_processor|mw1|MWmem|dffe4|q~q ))) # (!\my_processor|mw1|MWctrl|dffe16|q~q  & (\my_processor|mw1|MWout|dffe4|q~q ))))

	.dataa(\my_processor|mw1|MWctrl|dffe18|q~q ),
	.datab(\my_processor|mw1|MWctrl|dffe16|q~q ),
	.datac(\my_processor|mw1|MWout|dffe4|q~q ),
	.datad(\my_processor|mw1|MWmem|dffe4|q~q ),
	.cin(gnd),
	.combout(\my_processor|WM_bypass_data[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|WM_bypass_data[4]~8 .lut_mask = 16'h5410;
defparam \my_processor|WM_bypass_data[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y30_N14
cycloneive_lcell_comb \my_processor|WM_bypass_data[4]~9 (
// Equation(s):
// \my_processor|WM_bypass_data[4]~9_combout  = (\my_processor|WM_bypass_data[4]~8_combout ) # ((\my_processor|mw1|MWctrl|dffe18|q~q  & \my_processor|mw1|MW_oldPC|dffe4|q~q ))

	.dataa(\my_processor|mw1|MWctrl|dffe18|q~q ),
	.datab(gnd),
	.datac(\my_processor|mw1|MW_oldPC|dffe4|q~q ),
	.datad(\my_processor|WM_bypass_data[4]~8_combout ),
	.cin(gnd),
	.combout(\my_processor|WM_bypass_data[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|WM_bypass_data[4]~9 .lut_mask = 16'hFFA0;
defparam \my_processor|WM_bypass_data[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N18
cycloneive_lcell_comb \my_regfile|gen_registers[15].regs|dffe4|q~feeder (
// Equation(s):
// \my_regfile|gen_registers[15].regs|dffe4|q~feeder_combout  = \my_processor|WM_bypass_data[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|WM_bypass_data[4]~9_combout ),
	.cin(gnd),
	.combout(\my_regfile|gen_registers[15].regs|dffe4|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|gen_registers[15].regs|dffe4|q~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|gen_registers[15].regs|dffe4|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y25_N19
dffeas \my_regfile|gen_registers[15].regs|dffe4|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|gen_registers[15].regs|dffe4|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|decoder_writeReg|and16~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|gen_registers[15].regs|dffe4|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|gen_registers[15].regs|dffe4|q .is_wysiwyg = "true";
defparam \my_regfile|gen_registers[15].regs|dffe4|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N18
cycloneive_lcell_comb \my_processor|dx1|B_in[4]~78 (
// Equation(s):
// \my_processor|dx1|B_in[4]~78_combout  = (\my_processor|ctrl_readRegB[1]~1_combout  & (((\my_regfile|gen_registers[14].regs|dffe4|q~q ) # (\my_processor|ctrl_readRegB[0]~0_combout )))) # (!\my_processor|ctrl_readRegB[1]~1_combout  & 
// (\my_regfile|gen_registers[12].regs|dffe4|q~q  & ((!\my_processor|ctrl_readRegB[0]~0_combout ))))

	.dataa(\my_regfile|gen_registers[12].regs|dffe4|q~q ),
	.datab(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datac(\my_regfile|gen_registers[14].regs|dffe4|q~q ),
	.datad(\my_processor|ctrl_readRegB[0]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[4]~78_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[4]~78 .lut_mask = 16'hCCE2;
defparam \my_processor|dx1|B_in[4]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N8
cycloneive_lcell_comb \my_processor|dx1|B_in[4]~79 (
// Equation(s):
// \my_processor|dx1|B_in[4]~79_combout  = (\my_processor|ctrl_readRegB[0]~0_combout  & ((\my_processor|dx1|B_in[4]~78_combout  & (\my_regfile|gen_registers[15].regs|dffe4|q~q )) # (!\my_processor|dx1|B_in[4]~78_combout  & 
// ((\my_regfile|gen_registers[13].regs|dffe4|q~q ))))) # (!\my_processor|ctrl_readRegB[0]~0_combout  & (((\my_processor|dx1|B_in[4]~78_combout ))))

	.dataa(\my_regfile|gen_registers[15].regs|dffe4|q~q ),
	.datab(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datac(\my_regfile|gen_registers[13].regs|dffe4|q~q ),
	.datad(\my_processor|dx1|B_in[4]~78_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[4]~79_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[4]~79 .lut_mask = 16'hBBC0;
defparam \my_processor|dx1|B_in[4]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N24
cycloneive_lcell_comb \my_processor|dx1|B_in[4]~74 (
// Equation(s):
// \my_processor|dx1|B_in[4]~74_combout  = (\my_processor|dx1|DXB|dffe5|q~11_combout  & (((\my_processor|dx1|DXB|dffe5|q~9_combout )))) # (!\my_processor|dx1|DXB|dffe5|q~11_combout  & ((\my_processor|dx1|DXB|dffe5|q~9_combout  & 
// (\my_regfile|gen_registers[3].regs|dffe4|q~q )) # (!\my_processor|dx1|DXB|dffe5|q~9_combout  & ((\my_regfile|gen_registers[2].regs|dffe4|q~q )))))

	.dataa(\my_processor|dx1|DXB|dffe5|q~11_combout ),
	.datab(\my_regfile|gen_registers[3].regs|dffe4|q~q ),
	.datac(\my_regfile|gen_registers[2].regs|dffe4|q~q ),
	.datad(\my_processor|dx1|DXB|dffe5|q~9_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[4]~74_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[4]~74 .lut_mask = 16'hEE50;
defparam \my_processor|dx1|B_in[4]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N22
cycloneive_lcell_comb \my_processor|dx1|B_in[4]~75 (
// Equation(s):
// \my_processor|dx1|B_in[4]~75_combout  = (\my_processor|ctrl_readRegB[1]~1_combout  & (((\my_processor|ctrl_readRegB[0]~0_combout )))) # (!\my_processor|ctrl_readRegB[1]~1_combout  & ((\my_processor|ctrl_readRegB[0]~0_combout  & 
// ((\my_regfile|gen_registers[9].regs|dffe4|q~q ))) # (!\my_processor|ctrl_readRegB[0]~0_combout  & (\my_regfile|gen_registers[8].regs|dffe4|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datab(\my_regfile|gen_registers[8].regs|dffe4|q~q ),
	.datac(\my_regfile|gen_registers[9].regs|dffe4|q~q ),
	.datad(\my_processor|ctrl_readRegB[0]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[4]~75_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[4]~75 .lut_mask = 16'hFA44;
defparam \my_processor|dx1|B_in[4]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N10
cycloneive_lcell_comb \my_processor|dx1|B_in[4]~76 (
// Equation(s):
// \my_processor|dx1|B_in[4]~76_combout  = (\my_processor|ctrl_readRegB[1]~1_combout  & ((\my_processor|dx1|B_in[4]~75_combout  & ((\my_regfile|gen_registers[11].regs|dffe4|q~q ))) # (!\my_processor|dx1|B_in[4]~75_combout  & 
// (\my_regfile|gen_registers[10].regs|dffe4|q~q )))) # (!\my_processor|ctrl_readRegB[1]~1_combout  & (\my_processor|dx1|B_in[4]~75_combout ))

	.dataa(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datab(\my_processor|dx1|B_in[4]~75_combout ),
	.datac(\my_regfile|gen_registers[10].regs|dffe4|q~q ),
	.datad(\my_regfile|gen_registers[11].regs|dffe4|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[4]~76_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[4]~76 .lut_mask = 16'hEC64;
defparam \my_processor|dx1|B_in[4]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N22
cycloneive_lcell_comb \my_processor|dx1|B_in[4]~72 (
// Equation(s):
// \my_processor|dx1|B_in[4]~72_combout  = (\my_processor|ctrl_readRegB[0]~0_combout  & (((\my_processor|ctrl_readRegB[1]~1_combout )))) # (!\my_processor|ctrl_readRegB[0]~0_combout  & ((\my_processor|ctrl_readRegB[1]~1_combout  & 
// ((\my_regfile|gen_registers[6].regs|dffe4|q~q ))) # (!\my_processor|ctrl_readRegB[1]~1_combout  & (\my_regfile|gen_registers[4].regs|dffe4|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datab(\my_regfile|gen_registers[4].regs|dffe4|q~q ),
	.datac(\my_regfile|gen_registers[6].regs|dffe4|q~q ),
	.datad(\my_processor|ctrl_readRegB[1]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[4]~72_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[4]~72 .lut_mask = 16'hFA44;
defparam \my_processor|dx1|B_in[4]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N24
cycloneive_lcell_comb \my_processor|dx1|B_in[4]~73 (
// Equation(s):
// \my_processor|dx1|B_in[4]~73_combout  = (\my_processor|dx1|B_in[4]~72_combout  & ((\my_regfile|gen_registers[7].regs|dffe4|q~q ) # ((!\my_processor|ctrl_readRegB[0]~0_combout )))) # (!\my_processor|dx1|B_in[4]~72_combout  & 
// (((\my_regfile|gen_registers[5].regs|dffe4|q~q  & \my_processor|ctrl_readRegB[0]~0_combout ))))

	.dataa(\my_processor|dx1|B_in[4]~72_combout ),
	.datab(\my_regfile|gen_registers[7].regs|dffe4|q~q ),
	.datac(\my_regfile|gen_registers[5].regs|dffe4|q~q ),
	.datad(\my_processor|ctrl_readRegB[0]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[4]~73_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[4]~73 .lut_mask = 16'hD8AA;
defparam \my_processor|dx1|B_in[4]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N4
cycloneive_lcell_comb \my_processor|dx1|B_in[4]~77 (
// Equation(s):
// \my_processor|dx1|B_in[4]~77_combout  = (\my_processor|dx1|DXB|dffe5|q~11_combout  & ((\my_processor|dx1|B_in[4]~74_combout  & (\my_processor|dx1|B_in[4]~76_combout )) # (!\my_processor|dx1|B_in[4]~74_combout  & ((\my_processor|dx1|B_in[4]~73_combout 
// ))))) # (!\my_processor|dx1|DXB|dffe5|q~11_combout  & (\my_processor|dx1|B_in[4]~74_combout ))

	.dataa(\my_processor|dx1|DXB|dffe5|q~11_combout ),
	.datab(\my_processor|dx1|B_in[4]~74_combout ),
	.datac(\my_processor|dx1|B_in[4]~76_combout ),
	.datad(\my_processor|dx1|B_in[4]~73_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[4]~77_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[4]~77 .lut_mask = 16'hE6C4;
defparam \my_processor|dx1|B_in[4]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N12
cycloneive_lcell_comb \my_processor|dx1|DXB|dffe4|q~0 (
// Equation(s):
// \my_processor|dx1|DXB|dffe4|q~0_combout  = (\my_processor|dx1|DXB|dffe5|q~12_combout  & (\my_processor|dx1|B_in[4]~79_combout )) # (!\my_processor|dx1|DXB|dffe5|q~12_combout  & ((\my_processor|dx1|B_in[4]~77_combout )))

	.dataa(\my_processor|dx1|B_in[4]~79_combout ),
	.datab(\my_processor|dx1|DXB|dffe5|q~12_combout ),
	.datac(gnd),
	.datad(\my_processor|dx1|B_in[4]~77_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|DXB|dffe4|q~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|DXB|dffe4|q~0 .lut_mask = 16'hBB88;
defparam \my_processor|dx1|DXB|dffe4|q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y31_N4
cycloneive_lcell_comb \my_processor|dx1|B_in[4]~80 (
// Equation(s):
// \my_processor|dx1|B_in[4]~80_combout  = (\my_processor|ctrl_readRegB[2]~2_combout  & ((\my_processor|ctrl_readRegB[3]~3_combout ) # ((\my_regfile|gen_registers[22].regs|dffe4|q~q )))) # (!\my_processor|ctrl_readRegB[2]~2_combout  & 
// (!\my_processor|ctrl_readRegB[3]~3_combout  & ((\my_regfile|gen_registers[18].regs|dffe4|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datab(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datac(\my_regfile|gen_registers[22].regs|dffe4|q~q ),
	.datad(\my_regfile|gen_registers[18].regs|dffe4|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[4]~80_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[4]~80 .lut_mask = 16'hB9A8;
defparam \my_processor|dx1|B_in[4]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y31_N18
cycloneive_lcell_comb \my_processor|dx1|B_in[4]~81 (
// Equation(s):
// \my_processor|dx1|B_in[4]~81_combout  = (\my_processor|ctrl_readRegB[3]~3_combout  & ((\my_processor|dx1|B_in[4]~80_combout  & (\my_regfile|gen_registers[30].regs|dffe4|q~q )) # (!\my_processor|dx1|B_in[4]~80_combout  & 
// ((\my_regfile|gen_registers[26].regs|dffe4|q~q ))))) # (!\my_processor|ctrl_readRegB[3]~3_combout  & (\my_processor|dx1|B_in[4]~80_combout ))

	.dataa(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datab(\my_processor|dx1|B_in[4]~80_combout ),
	.datac(\my_regfile|gen_registers[30].regs|dffe4|q~q ),
	.datad(\my_regfile|gen_registers[26].regs|dffe4|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[4]~81_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[4]~81 .lut_mask = 16'hE6C4;
defparam \my_processor|dx1|B_in[4]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N22
cycloneive_lcell_comb \my_processor|dx1|B_in[4]~87 (
// Equation(s):
// \my_processor|dx1|B_in[4]~87_combout  = (\my_processor|ctrl_readRegB[2]~2_combout  & (\my_processor|ctrl_readRegB[3]~3_combout )) # (!\my_processor|ctrl_readRegB[2]~2_combout  & ((\my_processor|ctrl_readRegB[3]~3_combout  & 
// (\my_regfile|gen_registers[27].regs|dffe4|q~q )) # (!\my_processor|ctrl_readRegB[3]~3_combout  & ((\my_regfile|gen_registers[19].regs|dffe4|q~q )))))

	.dataa(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datab(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datac(\my_regfile|gen_registers[27].regs|dffe4|q~q ),
	.datad(\my_regfile|gen_registers[19].regs|dffe4|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[4]~87_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[4]~87 .lut_mask = 16'hD9C8;
defparam \my_processor|dx1|B_in[4]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N2
cycloneive_lcell_comb \my_processor|dx1|B_in[4]~88 (
// Equation(s):
// \my_processor|dx1|B_in[4]~88_combout  = (\my_processor|ctrl_readRegB[2]~2_combout  & ((\my_processor|dx1|B_in[4]~87_combout  & (\my_regfile|gen_registers[31].regs|dffe4|q~q )) # (!\my_processor|dx1|B_in[4]~87_combout  & 
// ((\my_regfile|gen_registers[23].regs|dffe4|q~q ))))) # (!\my_processor|ctrl_readRegB[2]~2_combout  & (\my_processor|dx1|B_in[4]~87_combout ))

	.dataa(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datab(\my_processor|dx1|B_in[4]~87_combout ),
	.datac(\my_regfile|gen_registers[31].regs|dffe4|q~q ),
	.datad(\my_regfile|gen_registers[23].regs|dffe4|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[4]~88_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[4]~88 .lut_mask = 16'hE6C4;
defparam \my_processor|dx1|B_in[4]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y28_N22
cycloneive_lcell_comb \my_processor|dx1|B_in[4]~84 (
// Equation(s):
// \my_processor|dx1|B_in[4]~84_combout  = (\my_processor|ctrl_readRegB[3]~3_combout  & (((\my_processor|ctrl_readRegB[2]~2_combout )))) # (!\my_processor|ctrl_readRegB[3]~3_combout  & ((\my_processor|ctrl_readRegB[2]~2_combout  & 
// ((\my_regfile|gen_registers[20].regs|dffe4|q~q ))) # (!\my_processor|ctrl_readRegB[2]~2_combout  & (\my_regfile|gen_registers[16].regs|dffe4|q~q ))))

	.dataa(\my_regfile|gen_registers[16].regs|dffe4|q~q ),
	.datab(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datac(\my_regfile|gen_registers[20].regs|dffe4|q~q ),
	.datad(\my_processor|ctrl_readRegB[2]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[4]~84_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[4]~84 .lut_mask = 16'hFC22;
defparam \my_processor|dx1|B_in[4]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y28_N8
cycloneive_lcell_comb \my_processor|dx1|B_in[4]~85 (
// Equation(s):
// \my_processor|dx1|B_in[4]~85_combout  = (\my_processor|dx1|B_in[4]~84_combout  & ((\my_regfile|gen_registers[28].regs|dffe4|q~q ) # ((!\my_processor|ctrl_readRegB[3]~3_combout )))) # (!\my_processor|dx1|B_in[4]~84_combout  & 
// (((\my_regfile|gen_registers[24].regs|dffe4|q~q  & \my_processor|ctrl_readRegB[3]~3_combout ))))

	.dataa(\my_processor|dx1|B_in[4]~84_combout ),
	.datab(\my_regfile|gen_registers[28].regs|dffe4|q~q ),
	.datac(\my_regfile|gen_registers[24].regs|dffe4|q~q ),
	.datad(\my_processor|ctrl_readRegB[3]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[4]~85_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[4]~85 .lut_mask = 16'hD8AA;
defparam \my_processor|dx1|B_in[4]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y30_N30
cycloneive_lcell_comb \my_processor|dx1|B_in[4]~82 (
// Equation(s):
// \my_processor|dx1|B_in[4]~82_combout  = (\my_processor|ctrl_readRegB[2]~2_combout  & (((\my_processor|ctrl_readRegB[3]~3_combout )))) # (!\my_processor|ctrl_readRegB[2]~2_combout  & ((\my_processor|ctrl_readRegB[3]~3_combout  & 
// ((\my_regfile|gen_registers[25].regs|dffe4|q~q ))) # (!\my_processor|ctrl_readRegB[3]~3_combout  & (\my_regfile|gen_registers[17].regs|dffe4|q~q ))))

	.dataa(\my_regfile|gen_registers[17].regs|dffe4|q~q ),
	.datab(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datac(\my_regfile|gen_registers[25].regs|dffe4|q~q ),
	.datad(\my_processor|ctrl_readRegB[3]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[4]~82_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[4]~82 .lut_mask = 16'hFC22;
defparam \my_processor|dx1|B_in[4]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y29_N14
cycloneive_lcell_comb \my_processor|dx1|B_in[4]~83 (
// Equation(s):
// \my_processor|dx1|B_in[4]~83_combout  = (\my_processor|dx1|B_in[4]~82_combout  & (((\my_regfile|gen_registers[29].regs|dffe4|q~q ) # (!\my_processor|ctrl_readRegB[2]~2_combout )))) # (!\my_processor|dx1|B_in[4]~82_combout  & 
// (\my_regfile|gen_registers[21].regs|dffe4|q~q  & ((\my_processor|ctrl_readRegB[2]~2_combout ))))

	.dataa(\my_processor|dx1|B_in[4]~82_combout ),
	.datab(\my_regfile|gen_registers[21].regs|dffe4|q~q ),
	.datac(\my_regfile|gen_registers[29].regs|dffe4|q~q ),
	.datad(\my_processor|ctrl_readRegB[2]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[4]~83_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[4]~83 .lut_mask = 16'hE4AA;
defparam \my_processor|dx1|B_in[4]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y28_N0
cycloneive_lcell_comb \my_processor|dx1|B_in[4]~86 (
// Equation(s):
// \my_processor|dx1|B_in[4]~86_combout  = (\my_processor|ctrl_readRegB[1]~1_combout  & (\my_processor|ctrl_readRegB[0]~0_combout )) # (!\my_processor|ctrl_readRegB[1]~1_combout  & ((\my_processor|ctrl_readRegB[0]~0_combout  & 
// ((\my_processor|dx1|B_in[4]~83_combout ))) # (!\my_processor|ctrl_readRegB[0]~0_combout  & (\my_processor|dx1|B_in[4]~85_combout ))))

	.dataa(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datac(\my_processor|dx1|B_in[4]~85_combout ),
	.datad(\my_processor|dx1|B_in[4]~83_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[4]~86_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[4]~86 .lut_mask = 16'hDC98;
defparam \my_processor|dx1|B_in[4]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y28_N22
cycloneive_lcell_comb \my_processor|dx1|B_in[4]~89 (
// Equation(s):
// \my_processor|dx1|B_in[4]~89_combout  = (\my_processor|ctrl_readRegB[1]~1_combout  & ((\my_processor|dx1|B_in[4]~86_combout  & ((\my_processor|dx1|B_in[4]~88_combout ))) # (!\my_processor|dx1|B_in[4]~86_combout  & (\my_processor|dx1|B_in[4]~81_combout 
// )))) # (!\my_processor|ctrl_readRegB[1]~1_combout  & (((\my_processor|dx1|B_in[4]~86_combout ))))

	.dataa(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datab(\my_processor|dx1|B_in[4]~81_combout ),
	.datac(\my_processor|dx1|B_in[4]~88_combout ),
	.datad(\my_processor|dx1|B_in[4]~86_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[4]~89_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[4]~89 .lut_mask = 16'hF588;
defparam \my_processor|dx1|B_in[4]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y26_N13
dffeas \my_processor|dx1|DXB|dffe4|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|DXB|dffe4|q~0_combout ),
	.asdata(\my_processor|dx1|B_in[4]~89_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\my_processor|dx1|DXB|dffe5|q~10_combout ),
	.sload(\my_processor|ctrl_readRegB[4]~4_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXB|dffe4|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXB|dffe4|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXB|dffe4|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y33_N10
cycloneive_lcell_comb \my_processor|PCadder_branch|eba_0|xor_sum4~0 (
// Equation(s):
// \my_processor|PCadder_branch|eba_0|xor_sum4~0_combout  = \my_processor|dx1|DXIR|dffe4|q~q  $ (\my_processor|dx1|FDPC|dffe4|q~q  $ (\my_processor|PCadder_branch|eba_0|orc3~0_combout ))

	.dataa(\my_processor|dx1|DXIR|dffe4|q~q ),
	.datab(gnd),
	.datac(\my_processor|dx1|FDPC|dffe4|q~q ),
	.datad(\my_processor|PCadder_branch|eba_0|orc3~0_combout ),
	.cin(gnd),
	.combout(\my_processor|PCadder_branch|eba_0|xor_sum4~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder_branch|eba_0|xor_sum4~0 .lut_mask = 16'hA55A;
defparam \my_processor|PCadder_branch|eba_0|xor_sum4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y33_N8
cycloneive_lcell_comb \my_processor|PC_calculated[4]~41 (
// Equation(s):
// \my_processor|PC_calculated[4]~41_combout  = (\my_processor|flush~1_combout  & (((\my_processor|dx1|FDPC|dffe4|q~q ) # (\my_processor|PC|dffe26|q~0_combout )))) # (!\my_processor|flush~1_combout  & (\my_processor|dx1|DXIR|dffe4|q~q  & 
// ((!\my_processor|PC|dffe26|q~0_combout ))))

	.dataa(\my_processor|dx1|DXIR|dffe4|q~q ),
	.datab(\my_processor|flush~1_combout ),
	.datac(\my_processor|dx1|FDPC|dffe4|q~q ),
	.datad(\my_processor|PC|dffe26|q~0_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[4]~41_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[4]~41 .lut_mask = 16'hCCE2;
defparam \my_processor|PC_calculated[4]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y33_N12
cycloneive_lcell_comb \my_processor|PC_calculated[4]~42 (
// Equation(s):
// \my_processor|PC_calculated[4]~42_combout  = (\my_processor|PC|dffe26|q~0_combout  & ((\my_processor|PC_calculated[4]~41_combout  & ((\my_processor|PCadder_branch|eba_0|xor_sum4~0_combout ))) # (!\my_processor|PC_calculated[4]~41_combout  & 
// (\my_processor|dx1|DXB|dffe4|q~q )))) # (!\my_processor|PC|dffe26|q~0_combout  & (((\my_processor|PC_calculated[4]~41_combout ))))

	.dataa(\my_processor|dx1|DXB|dffe4|q~q ),
	.datab(\my_processor|PCadder_branch|eba_0|xor_sum4~0_combout ),
	.datac(\my_processor|PC|dffe26|q~0_combout ),
	.datad(\my_processor|PC_calculated[4]~41_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[4]~42_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[4]~42 .lut_mask = 16'hCFA0;
defparam \my_processor|PC_calculated[4]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y33_N4
cycloneive_lcell_comb \my_processor|PC_calculated[4]~43 (
// Equation(s):
// \my_processor|PC_calculated[4]~43_combout  = (\my_processor|flush~2_combout  & (\my_processor|PCadder|eba_0|andc3~combout  $ ((\my_processor|PC|dffe4|q~q )))) # (!\my_processor|flush~2_combout  & (((\my_processor|PC_calculated[4]~42_combout ))))

	.dataa(\my_processor|flush~2_combout ),
	.datab(\my_processor|PCadder|eba_0|andc3~combout ),
	.datac(\my_processor|PC|dffe4|q~q ),
	.datad(\my_processor|PC_calculated[4]~42_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[4]~43_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[4]~43 .lut_mask = 16'h7D28;
defparam \my_processor|PC_calculated[4]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y33_N5
dffeas \my_processor|PC|dffe4|q (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\my_processor|PC_calculated[4]~43_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|PC|dffe4|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|PC|dffe4|q .is_wysiwyg = "true";
defparam \my_processor|PC|dffe4|q .power_up = "low";
// synopsys translate_on

// Location: M9K_X37_Y21_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|PC|dffe11|q~q ,\my_processor|PC|dffe10|q~q ,\my_processor|PC|dffe9|q~q ,\my_processor|PC|dffe8|q~q ,\my_processor|PC|dffe7|q~q ,\my_processor|PC|dffe6|q~q ,\my_processor|PC|dffe5|q~q ,\my_processor|PC|dffe4|q~q ,\my_processor|PC|dffe3|q~q ,
\my_processor|PC|dffe2|q~q ,\my_processor|PC|dffe1|q~q ,\my_processor|PC|dffe0|q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .init_file = "final_one_reg.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_m2a1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000830040000040000C8080100;
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N4
cycloneive_lcell_comb \my_processor|FD_in[2]~24 (
// Equation(s):
// \my_processor|FD_in[2]~24_combout  = (\my_processor|flush~1_combout  & (\my_processor|flush~0_combout  & \my_imem|altsyncram_component|auto_generated|q_a [2]))

	.dataa(gnd),
	.datab(\my_processor|flush~1_combout ),
	.datac(\my_processor|flush~0_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\my_processor|FD_in[2]~24_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|FD_in[2]~24 .lut_mask = 16'hC000;
defparam \my_processor|FD_in[2]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y30_N5
dffeas \my_processor|FD_IR1|dffe2|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|FD_in[2]~24_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|FD_IR1|dffe2|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|FD_IR1|dffe2|q .is_wysiwyg = "true";
defparam \my_processor|FD_IR1|dffe2|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y33_N4
cycloneive_lcell_comb \my_processor|dx1|IR_in[2]~10 (
// Equation(s):
// \my_processor|dx1|IR_in[2]~10_combout  = (\my_processor|flush~1_combout  & (\my_processor|FD_IR1|dffe2|q~q  & \my_processor|flush~0_combout ))

	.dataa(\my_processor|flush~1_combout ),
	.datab(gnd),
	.datac(\my_processor|FD_IR1|dffe2|q~q ),
	.datad(\my_processor|flush~0_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|IR_in[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|IR_in[2]~10 .lut_mask = 16'hA000;
defparam \my_processor|dx1|IR_in[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y33_N5
dffeas \my_processor|dx1|DXIR|dffe2|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|IR_in[2]~10_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXIR|dffe2|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXIR|dffe2|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXIR|dffe2|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y33_N10
cycloneive_lcell_comb \my_processor|PCadder_branch|eba_0|orc2~1 (
// Equation(s):
// \my_processor|PCadder_branch|eba_0|orc2~1_combout  = (\my_processor|PCadder_branch|eba_0|orc1~0_combout  & ((\my_processor|dx1|DXIR|dffe2|q~q ) # (\my_processor|dx1|FDPC|dffe2|q~q )))

	.dataa(\my_processor|PCadder_branch|eba_0|orc1~0_combout ),
	.datab(\my_processor|dx1|DXIR|dffe2|q~q ),
	.datac(gnd),
	.datad(\my_processor|dx1|FDPC|dffe2|q~q ),
	.cin(gnd),
	.combout(\my_processor|PCadder_branch|eba_0|orc2~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder_branch|eba_0|orc2~1 .lut_mask = 16'hAA88;
defparam \my_processor|PCadder_branch|eba_0|orc2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y33_N18
cycloneive_lcell_comb \my_processor|PCadder_branch|eba_0|xor_sum3 (
// Equation(s):
// \my_processor|PCadder_branch|eba_0|xor_sum3~combout  = \my_processor|dx1|DXIR|dffe3|q~q  $ (\my_processor|dx1|FDPC|dffe3|q~q  $ (((\my_processor|PCadder_branch|eba_0|orc2~1_combout ) # (\my_processor|PCadder_branch|eba_0|orc2~0_combout ))))

	.dataa(\my_processor|PCadder_branch|eba_0|orc2~1_combout ),
	.datab(\my_processor|PCadder_branch|eba_0|orc2~0_combout ),
	.datac(\my_processor|dx1|DXIR|dffe3|q~q ),
	.datad(\my_processor|dx1|FDPC|dffe3|q~q ),
	.cin(gnd),
	.combout(\my_processor|PCadder_branch|eba_0|xor_sum3~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder_branch|eba_0|xor_sum3 .lut_mask = 16'hE11E;
defparam \my_processor|PCadder_branch|eba_0|xor_sum3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N28
cycloneive_lcell_comb \my_processor|PC_calculated[3]~39 (
// Equation(s):
// \my_processor|PC_calculated[3]~39_combout  = (\my_processor|flush~1_combout  & (((\my_processor|PC|dffe26|q~0_combout )))) # (!\my_processor|flush~1_combout  & ((\my_processor|PC|dffe26|q~0_combout  & (\my_processor|dx1|DXB|dffe3|q~q )) # 
// (!\my_processor|PC|dffe26|q~0_combout  & ((\my_processor|dx1|DXIR|dffe3|q~q )))))

	.dataa(\my_processor|dx1|DXB|dffe3|q~q ),
	.datab(\my_processor|dx1|DXIR|dffe3|q~q ),
	.datac(\my_processor|flush~1_combout ),
	.datad(\my_processor|PC|dffe26|q~0_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[3]~39_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[3]~39 .lut_mask = 16'hFA0C;
defparam \my_processor|PC_calculated[3]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N30
cycloneive_lcell_comb \my_processor|PC_calculated[3]~40 (
// Equation(s):
// \my_processor|PC_calculated[3]~40_combout  = (\my_processor|flush~1_combout  & ((\my_processor|PC_calculated[3]~39_combout  & (\my_processor|PCadder_branch|eba_0|xor_sum3~combout )) # (!\my_processor|PC_calculated[3]~39_combout  & 
// ((\my_processor|dx1|FDPC|dffe3|q~q ))))) # (!\my_processor|flush~1_combout  & (((\my_processor|PC_calculated[3]~39_combout ))))

	.dataa(\my_processor|PCadder_branch|eba_0|xor_sum3~combout ),
	.datab(\my_processor|dx1|FDPC|dffe3|q~q ),
	.datac(\my_processor|flush~1_combout ),
	.datad(\my_processor|PC_calculated[3]~39_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[3]~40_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[3]~40 .lut_mask = 16'hAFC0;
defparam \my_processor|PC_calculated[3]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y29_N24
cycloneive_lcell_comb \my_processor|PC_calculated[3]~117 (
// Equation(s):
// \my_processor|PC_calculated[3]~117_combout  = (\my_processor|flush~1_combout  & ((\my_processor|flush~0_combout  & (\my_processor|PCadder|eba_0|xor_sum3~combout )) # (!\my_processor|flush~0_combout  & ((\my_processor|PC_calculated[3]~40_combout ))))) # 
// (!\my_processor|flush~1_combout  & (((\my_processor|PC_calculated[3]~40_combout ))))

	.dataa(\my_processor|PCadder|eba_0|xor_sum3~combout ),
	.datab(\my_processor|flush~1_combout ),
	.datac(\my_processor|flush~0_combout ),
	.datad(\my_processor|PC_calculated[3]~40_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[3]~117_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[3]~117 .lut_mask = 16'hBF80;
defparam \my_processor|PC_calculated[3]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y29_N25
dffeas \my_processor|PC|dffe3|q (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\my_processor|PC_calculated[3]~117_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|PC|dffe3|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|PC|dffe3|q .is_wysiwyg = "true";
defparam \my_processor|PC|dffe3|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y31_N6
cycloneive_lcell_comb \my_processor|FD_in[25]~16 (
// Equation(s):
// \my_processor|FD_in[25]~16_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [25] & (\my_processor|flush~0_combout  & \my_processor|flush~1_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datab(\my_processor|flush~0_combout ),
	.datac(\my_processor|flush~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|FD_in[25]~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|FD_in[25]~16 .lut_mask = 16'h8080;
defparam \my_processor|FD_in[25]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y31_N7
dffeas \my_processor|FD_IR1|dffe25|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|FD_in[25]~16_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|FD_IR1|dffe25|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|FD_IR1|dffe25|q .is_wysiwyg = "true";
defparam \my_processor|FD_IR1|dffe25|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y31_N22
cycloneive_lcell_comb \my_processor|ctrl_readRegB[3]~3 (
// Equation(s):
// \my_processor|ctrl_readRegB[3]~3_combout  = (\my_processor|controls|control [9] & (\my_processor|FD_IR1|dffe25|q~q )) # (!\my_processor|controls|control [9] & ((\my_processor|FD_IR1|dffe15|q~q )))

	.dataa(\my_processor|FD_IR1|dffe25|q~q ),
	.datab(gnd),
	.datac(\my_processor|controls|control [9]),
	.datad(\my_processor|FD_IR1|dffe15|q~q ),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegB[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegB[3]~3 .lut_mask = 16'hAFA0;
defparam \my_processor|ctrl_readRegB[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y31_N14
cycloneive_lcell_comb \my_processor|dx1|DXB|dffe5|q~12 (
// Equation(s):
// \my_processor|dx1|DXB|dffe5|q~12_combout  = (\my_processor|ctrl_readRegB[3]~3_combout  & ((\my_processor|controls|control [9] & ((\my_processor|FD_IR1|dffe24|q~q ))) # (!\my_processor|controls|control [9] & (\my_processor|FD_IR1|dffe14|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datab(\my_processor|FD_IR1|dffe14|q~q ),
	.datac(\my_processor|controls|control [9]),
	.datad(\my_processor|FD_IR1|dffe24|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|DXB|dffe5|q~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|DXB|dffe5|q~12 .lut_mask = 16'hA808;
defparam \my_processor|dx1|DXB|dffe5|q~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N30
cycloneive_lcell_comb \my_processor|dx1|B_in[2]~42 (
// Equation(s):
// \my_processor|dx1|B_in[2]~42_combout  = (\my_processor|ctrl_readRegB[0]~0_combout  & (\my_processor|ctrl_readRegB[1]~1_combout )) # (!\my_processor|ctrl_readRegB[0]~0_combout  & ((\my_processor|ctrl_readRegB[1]~1_combout  & 
// (\my_regfile|gen_registers[14].regs|dffe2|q~q )) # (!\my_processor|ctrl_readRegB[1]~1_combout  & ((\my_regfile|gen_registers[12].regs|dffe2|q~q )))))

	.dataa(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datac(\my_regfile|gen_registers[14].regs|dffe2|q~q ),
	.datad(\my_regfile|gen_registers[12].regs|dffe2|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[2]~42_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[2]~42 .lut_mask = 16'hD9C8;
defparam \my_processor|dx1|B_in[2]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N0
cycloneive_lcell_comb \my_processor|dx1|B_in[2]~43 (
// Equation(s):
// \my_processor|dx1|B_in[2]~43_combout  = (\my_processor|dx1|B_in[2]~42_combout  & ((\my_regfile|gen_registers[15].regs|dffe2|q~q ) # ((!\my_processor|ctrl_readRegB[0]~0_combout )))) # (!\my_processor|dx1|B_in[2]~42_combout  & 
// (((\my_regfile|gen_registers[13].regs|dffe2|q~q  & \my_processor|ctrl_readRegB[0]~0_combout ))))

	.dataa(\my_processor|dx1|B_in[2]~42_combout ),
	.datab(\my_regfile|gen_registers[15].regs|dffe2|q~q ),
	.datac(\my_regfile|gen_registers[13].regs|dffe2|q~q ),
	.datad(\my_processor|ctrl_readRegB[0]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[2]~43_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[2]~43 .lut_mask = 16'hD8AA;
defparam \my_processor|dx1|B_in[2]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N10
cycloneive_lcell_comb \my_processor|dx1|B_in[2]~36 (
// Equation(s):
// \my_processor|dx1|B_in[2]~36_combout  = (\my_processor|ctrl_readRegB[1]~1_combout  & (((\my_regfile|gen_registers[6].regs|dffe2|q~q ) # (\my_processor|ctrl_readRegB[0]~0_combout )))) # (!\my_processor|ctrl_readRegB[1]~1_combout  & 
// (\my_regfile|gen_registers[4].regs|dffe2|q~q  & ((!\my_processor|ctrl_readRegB[0]~0_combout ))))

	.dataa(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datab(\my_regfile|gen_registers[4].regs|dffe2|q~q ),
	.datac(\my_regfile|gen_registers[6].regs|dffe2|q~q ),
	.datad(\my_processor|ctrl_readRegB[0]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[2]~36_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[2]~36 .lut_mask = 16'hAAE4;
defparam \my_processor|dx1|B_in[2]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N12
cycloneive_lcell_comb \my_processor|dx1|B_in[2]~37 (
// Equation(s):
// \my_processor|dx1|B_in[2]~37_combout  = (\my_processor|ctrl_readRegB[0]~0_combout  & ((\my_processor|dx1|B_in[2]~36_combout  & ((\my_regfile|gen_registers[7].regs|dffe2|q~q ))) # (!\my_processor|dx1|B_in[2]~36_combout  & 
// (\my_regfile|gen_registers[5].regs|dffe2|q~q )))) # (!\my_processor|ctrl_readRegB[0]~0_combout  & (\my_processor|dx1|B_in[2]~36_combout ))

	.dataa(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datab(\my_processor|dx1|B_in[2]~36_combout ),
	.datac(\my_regfile|gen_registers[5].regs|dffe2|q~q ),
	.datad(\my_regfile|gen_registers[7].regs|dffe2|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[2]~37_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[2]~37 .lut_mask = 16'hEC64;
defparam \my_processor|dx1|B_in[2]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N12
cycloneive_lcell_comb \my_processor|dx1|B_in[2]~38 (
// Equation(s):
// \my_processor|dx1|B_in[2]~38_combout  = (\my_processor|dx1|DXB|dffe5|q~11_combout  & (((\my_processor|dx1|DXB|dffe5|q~9_combout )))) # (!\my_processor|dx1|DXB|dffe5|q~11_combout  & ((\my_processor|dx1|DXB|dffe5|q~9_combout  & 
// (\my_regfile|gen_registers[3].regs|dffe2|q~q )) # (!\my_processor|dx1|DXB|dffe5|q~9_combout  & ((\my_regfile|gen_registers[2].regs|dffe2|q~q )))))

	.dataa(\my_processor|dx1|DXB|dffe5|q~11_combout ),
	.datab(\my_regfile|gen_registers[3].regs|dffe2|q~q ),
	.datac(\my_regfile|gen_registers[2].regs|dffe2|q~q ),
	.datad(\my_processor|dx1|DXB|dffe5|q~9_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[2]~38_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[2]~38 .lut_mask = 16'hEE50;
defparam \my_processor|dx1|B_in[2]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N6
cycloneive_lcell_comb \my_processor|dx1|B_in[2]~39 (
// Equation(s):
// \my_processor|dx1|B_in[2]~39_combout  = (\my_processor|ctrl_readRegB[1]~1_combout  & (\my_processor|ctrl_readRegB[0]~0_combout )) # (!\my_processor|ctrl_readRegB[1]~1_combout  & ((\my_processor|ctrl_readRegB[0]~0_combout  & 
// (\my_regfile|gen_registers[9].regs|dffe2|q~q )) # (!\my_processor|ctrl_readRegB[0]~0_combout  & ((\my_regfile|gen_registers[8].regs|dffe2|q~q )))))

	.dataa(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datac(\my_regfile|gen_registers[9].regs|dffe2|q~q ),
	.datad(\my_regfile|gen_registers[8].regs|dffe2|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[2]~39_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[2]~39 .lut_mask = 16'hD9C8;
defparam \my_processor|dx1|B_in[2]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N12
cycloneive_lcell_comb \my_processor|dx1|B_in[2]~40 (
// Equation(s):
// \my_processor|dx1|B_in[2]~40_combout  = (\my_processor|ctrl_readRegB[1]~1_combout  & ((\my_processor|dx1|B_in[2]~39_combout  & (\my_regfile|gen_registers[11].regs|dffe2|q~q )) # (!\my_processor|dx1|B_in[2]~39_combout  & 
// ((\my_regfile|gen_registers[10].regs|dffe2|q~q ))))) # (!\my_processor|ctrl_readRegB[1]~1_combout  & (((\my_processor|dx1|B_in[2]~39_combout ))))

	.dataa(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datab(\my_regfile|gen_registers[11].regs|dffe2|q~q ),
	.datac(\my_regfile|gen_registers[10].regs|dffe2|q~q ),
	.datad(\my_processor|dx1|B_in[2]~39_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[2]~40_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[2]~40 .lut_mask = 16'hDDA0;
defparam \my_processor|dx1|B_in[2]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N24
cycloneive_lcell_comb \my_processor|dx1|B_in[2]~41 (
// Equation(s):
// \my_processor|dx1|B_in[2]~41_combout  = (\my_processor|dx1|B_in[2]~38_combout  & (((\my_processor|dx1|B_in[2]~40_combout ) # (!\my_processor|dx1|DXB|dffe5|q~11_combout )))) # (!\my_processor|dx1|B_in[2]~38_combout  & (\my_processor|dx1|B_in[2]~37_combout  
// & (\my_processor|dx1|DXB|dffe5|q~11_combout )))

	.dataa(\my_processor|dx1|B_in[2]~37_combout ),
	.datab(\my_processor|dx1|B_in[2]~38_combout ),
	.datac(\my_processor|dx1|DXB|dffe5|q~11_combout ),
	.datad(\my_processor|dx1|B_in[2]~40_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[2]~41_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[2]~41 .lut_mask = 16'hEC2C;
defparam \my_processor|dx1|B_in[2]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N12
cycloneive_lcell_comb \my_processor|dx1|DXB|dffe2|q~0 (
// Equation(s):
// \my_processor|dx1|DXB|dffe2|q~0_combout  = (\my_processor|dx1|DXB|dffe5|q~12_combout  & (\my_processor|dx1|B_in[2]~43_combout )) # (!\my_processor|dx1|DXB|dffe5|q~12_combout  & ((\my_processor|dx1|B_in[2]~41_combout )))

	.dataa(\my_processor|dx1|DXB|dffe5|q~12_combout ),
	.datab(\my_processor|dx1|B_in[2]~43_combout ),
	.datac(gnd),
	.datad(\my_processor|dx1|B_in[2]~41_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|DXB|dffe2|q~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|DXB|dffe2|q~0 .lut_mask = 16'hDD88;
defparam \my_processor|dx1|DXB|dffe2|q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y30_N26
cycloneive_lcell_comb \my_processor|dx1|B_in[2]~46 (
// Equation(s):
// \my_processor|dx1|B_in[2]~46_combout  = (\my_processor|ctrl_readRegB[2]~2_combout  & (\my_processor|ctrl_readRegB[3]~3_combout )) # (!\my_processor|ctrl_readRegB[2]~2_combout  & ((\my_processor|ctrl_readRegB[3]~3_combout  & 
// (\my_regfile|gen_registers[25].regs|dffe2|q~q )) # (!\my_processor|ctrl_readRegB[3]~3_combout  & ((\my_regfile|gen_registers[17].regs|dffe2|q~q )))))

	.dataa(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datab(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datac(\my_regfile|gen_registers[25].regs|dffe2|q~q ),
	.datad(\my_regfile|gen_registers[17].regs|dffe2|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[2]~46_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[2]~46 .lut_mask = 16'hD9C8;
defparam \my_processor|dx1|B_in[2]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y30_N8
cycloneive_lcell_comb \my_processor|dx1|B_in[2]~47 (
// Equation(s):
// \my_processor|dx1|B_in[2]~47_combout  = (\my_processor|ctrl_readRegB[2]~2_combout  & ((\my_processor|dx1|B_in[2]~46_combout  & ((\my_regfile|gen_registers[29].regs|dffe2|q~q ))) # (!\my_processor|dx1|B_in[2]~46_combout  & 
// (\my_regfile|gen_registers[21].regs|dffe2|q~q )))) # (!\my_processor|ctrl_readRegB[2]~2_combout  & (\my_processor|dx1|B_in[2]~46_combout ))

	.dataa(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datab(\my_processor|dx1|B_in[2]~46_combout ),
	.datac(\my_regfile|gen_registers[21].regs|dffe2|q~q ),
	.datad(\my_regfile|gen_registers[29].regs|dffe2|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[2]~47_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[2]~47 .lut_mask = 16'hEC64;
defparam \my_processor|dx1|B_in[2]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N26
cycloneive_lcell_comb \my_processor|dx1|B_in[2]~48 (
// Equation(s):
// \my_processor|dx1|B_in[2]~48_combout  = (\my_processor|ctrl_readRegB[2]~2_combout  & ((\my_processor|ctrl_readRegB[3]~3_combout ) # ((\my_regfile|gen_registers[20].regs|dffe2|q~q )))) # (!\my_processor|ctrl_readRegB[2]~2_combout  & 
// (!\my_processor|ctrl_readRegB[3]~3_combout  & ((\my_regfile|gen_registers[16].regs|dffe2|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datab(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datac(\my_regfile|gen_registers[20].regs|dffe2|q~q ),
	.datad(\my_regfile|gen_registers[16].regs|dffe2|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[2]~48_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[2]~48 .lut_mask = 16'hB9A8;
defparam \my_processor|dx1|B_in[2]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N24
cycloneive_lcell_comb \my_processor|dx1|B_in[2]~49 (
// Equation(s):
// \my_processor|dx1|B_in[2]~49_combout  = (\my_processor|dx1|B_in[2]~48_combout  & (((\my_regfile|gen_registers[28].regs|dffe2|q~q )) # (!\my_processor|ctrl_readRegB[3]~3_combout ))) # (!\my_processor|dx1|B_in[2]~48_combout  & 
// (\my_processor|ctrl_readRegB[3]~3_combout  & (\my_regfile|gen_registers[24].regs|dffe2|q~q )))

	.dataa(\my_processor|dx1|B_in[2]~48_combout ),
	.datab(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datac(\my_regfile|gen_registers[24].regs|dffe2|q~q ),
	.datad(\my_regfile|gen_registers[28].regs|dffe2|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[2]~49_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[2]~49 .lut_mask = 16'hEA62;
defparam \my_processor|dx1|B_in[2]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y30_N10
cycloneive_lcell_comb \my_processor|dx1|B_in[2]~50 (
// Equation(s):
// \my_processor|dx1|B_in[2]~50_combout  = (\my_processor|ctrl_readRegB[0]~0_combout  & ((\my_processor|ctrl_readRegB[1]~1_combout ) # ((\my_processor|dx1|B_in[2]~47_combout )))) # (!\my_processor|ctrl_readRegB[0]~0_combout  & 
// (!\my_processor|ctrl_readRegB[1]~1_combout  & ((\my_processor|dx1|B_in[2]~49_combout ))))

	.dataa(\my_processor|ctrl_readRegB[0]~0_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datac(\my_processor|dx1|B_in[2]~47_combout ),
	.datad(\my_processor|dx1|B_in[2]~49_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[2]~50_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[2]~50 .lut_mask = 16'hB9A8;
defparam \my_processor|dx1|B_in[2]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y31_N0
cycloneive_lcell_comb \my_processor|dx1|B_in[2]~44 (
// Equation(s):
// \my_processor|dx1|B_in[2]~44_combout  = (\my_processor|ctrl_readRegB[2]~2_combout  & (((\my_regfile|gen_registers[22].regs|dffe2|q~q ) # (\my_processor|ctrl_readRegB[3]~3_combout )))) # (!\my_processor|ctrl_readRegB[2]~2_combout  & 
// (\my_regfile|gen_registers[18].regs|dffe2|q~q  & ((!\my_processor|ctrl_readRegB[3]~3_combout ))))

	.dataa(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datab(\my_regfile|gen_registers[18].regs|dffe2|q~q ),
	.datac(\my_regfile|gen_registers[22].regs|dffe2|q~q ),
	.datad(\my_processor|ctrl_readRegB[3]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[2]~44_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[2]~44 .lut_mask = 16'hAAE4;
defparam \my_processor|dx1|B_in[2]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y31_N14
cycloneive_lcell_comb \my_processor|dx1|B_in[2]~45 (
// Equation(s):
// \my_processor|dx1|B_in[2]~45_combout  = (\my_processor|dx1|B_in[2]~44_combout  & (((\my_regfile|gen_registers[30].regs|dffe2|q~q ) # (!\my_processor|ctrl_readRegB[3]~3_combout )))) # (!\my_processor|dx1|B_in[2]~44_combout  & 
// (\my_regfile|gen_registers[26].regs|dffe2|q~q  & ((\my_processor|ctrl_readRegB[3]~3_combout ))))

	.dataa(\my_regfile|gen_registers[26].regs|dffe2|q~q ),
	.datab(\my_processor|dx1|B_in[2]~44_combout ),
	.datac(\my_regfile|gen_registers[30].regs|dffe2|q~q ),
	.datad(\my_processor|ctrl_readRegB[3]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[2]~45_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[2]~45 .lut_mask = 16'hE2CC;
defparam \my_processor|dx1|B_in[2]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y27_N22
cycloneive_lcell_comb \my_processor|dx1|B_in[2]~51 (
// Equation(s):
// \my_processor|dx1|B_in[2]~51_combout  = (\my_processor|ctrl_readRegB[3]~3_combout  & ((\my_processor|ctrl_readRegB[2]~2_combout ) # ((\my_regfile|gen_registers[27].regs|dffe2|q~q )))) # (!\my_processor|ctrl_readRegB[3]~3_combout  & 
// (!\my_processor|ctrl_readRegB[2]~2_combout  & ((\my_regfile|gen_registers[19].regs|dffe2|q~q ))))

	.dataa(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datab(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datac(\my_regfile|gen_registers[27].regs|dffe2|q~q ),
	.datad(\my_regfile|gen_registers[19].regs|dffe2|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[2]~51_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[2]~51 .lut_mask = 16'hB9A8;
defparam \my_processor|dx1|B_in[2]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N20
cycloneive_lcell_comb \my_processor|dx1|B_in[2]~52 (
// Equation(s):
// \my_processor|dx1|B_in[2]~52_combout  = (\my_processor|ctrl_readRegB[2]~2_combout  & ((\my_processor|dx1|B_in[2]~51_combout  & ((\my_regfile|gen_registers[31].regs|dffe2|q~q ))) # (!\my_processor|dx1|B_in[2]~51_combout  & 
// (\my_regfile|gen_registers[23].regs|dffe2|q~q )))) # (!\my_processor|ctrl_readRegB[2]~2_combout  & (\my_processor|dx1|B_in[2]~51_combout ))

	.dataa(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datab(\my_processor|dx1|B_in[2]~51_combout ),
	.datac(\my_regfile|gen_registers[23].regs|dffe2|q~q ),
	.datad(\my_regfile|gen_registers[31].regs|dffe2|q~q ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[2]~52_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[2]~52 .lut_mask = 16'hEC64;
defparam \my_processor|dx1|B_in[2]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y30_N2
cycloneive_lcell_comb \my_processor|dx1|B_in[2]~53 (
// Equation(s):
// \my_processor|dx1|B_in[2]~53_combout  = (\my_processor|dx1|B_in[2]~50_combout  & (((\my_processor|dx1|B_in[2]~52_combout )) # (!\my_processor|ctrl_readRegB[1]~1_combout ))) # (!\my_processor|dx1|B_in[2]~50_combout  & 
// (\my_processor|ctrl_readRegB[1]~1_combout  & (\my_processor|dx1|B_in[2]~45_combout )))

	.dataa(\my_processor|dx1|B_in[2]~50_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~1_combout ),
	.datac(\my_processor|dx1|B_in[2]~45_combout ),
	.datad(\my_processor|dx1|B_in[2]~52_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|B_in[2]~53_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|B_in[2]~53 .lut_mask = 16'hEA62;
defparam \my_processor|dx1|B_in[2]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y24_N13
dffeas \my_processor|dx1|DXB|dffe2|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|DXB|dffe2|q~0_combout ),
	.asdata(\my_processor|dx1|B_in[2]~53_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\my_processor|dx1|DXB|dffe5|q~10_combout ),
	.sload(\my_processor|ctrl_readRegB[4]~4_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXB|dffe2|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXB|dffe2|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXB|dffe2|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y33_N0
cycloneive_lcell_comb \my_processor|PCadder_branch|eba_0|xor_sum2~0 (
// Equation(s):
// \my_processor|PCadder_branch|eba_0|xor_sum2~0_combout  = \my_processor|PCadder_branch|eba_0|orc1~0_combout  $ (\my_processor|dx1|DXIR|dffe2|q~q  $ (\my_processor|dx1|FDPC|dffe2|q~q ))

	.dataa(\my_processor|PCadder_branch|eba_0|orc1~0_combout ),
	.datab(\my_processor|dx1|DXIR|dffe2|q~q ),
	.datac(gnd),
	.datad(\my_processor|dx1|FDPC|dffe2|q~q ),
	.cin(gnd),
	.combout(\my_processor|PCadder_branch|eba_0|xor_sum2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder_branch|eba_0|xor_sum2~0 .lut_mask = 16'h9966;
defparam \my_processor|PCadder_branch|eba_0|xor_sum2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N28
cycloneive_lcell_comb \my_processor|PC_calculated[2]~37 (
// Equation(s):
// \my_processor|PC_calculated[2]~37_combout  = (\my_processor|flush~1_combout  & (((\my_processor|PC|dffe26|q~0_combout ) # (\my_processor|dx1|FDPC|dffe2|q~q )))) # (!\my_processor|flush~1_combout  & (\my_processor|dx1|DXIR|dffe2|q~q  & 
// (!\my_processor|PC|dffe26|q~0_combout )))

	.dataa(\my_processor|flush~1_combout ),
	.datab(\my_processor|dx1|DXIR|dffe2|q~q ),
	.datac(\my_processor|PC|dffe26|q~0_combout ),
	.datad(\my_processor|dx1|FDPC|dffe2|q~q ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[2]~37_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[2]~37 .lut_mask = 16'hAEA4;
defparam \my_processor|PC_calculated[2]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N30
cycloneive_lcell_comb \my_processor|PC_calculated[2]~38 (
// Equation(s):
// \my_processor|PC_calculated[2]~38_combout  = (\my_processor|PC|dffe26|q~0_combout  & ((\my_processor|PC_calculated[2]~37_combout  & ((\my_processor|PCadder_branch|eba_0|xor_sum2~0_combout ))) # (!\my_processor|PC_calculated[2]~37_combout  & 
// (\my_processor|dx1|DXB|dffe2|q~q )))) # (!\my_processor|PC|dffe26|q~0_combout  & (((\my_processor|PC_calculated[2]~37_combout ))))

	.dataa(\my_processor|dx1|DXB|dffe2|q~q ),
	.datab(\my_processor|PCadder_branch|eba_0|xor_sum2~0_combout ),
	.datac(\my_processor|PC|dffe26|q~0_combout ),
	.datad(\my_processor|PC_calculated[2]~37_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[2]~38_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[2]~38 .lut_mask = 16'hCFA0;
defparam \my_processor|PC_calculated[2]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N8
cycloneive_lcell_comb \my_processor|PC_calculated[2]~116 (
// Equation(s):
// \my_processor|PC_calculated[2]~116_combout  = (\my_processor|flush~1_combout  & ((\my_processor|flush~0_combout  & (\my_processor|PCadder|eba_0|xor_sum2~combout )) # (!\my_processor|flush~0_combout  & ((\my_processor|PC_calculated[2]~38_combout ))))) # 
// (!\my_processor|flush~1_combout  & (((\my_processor|PC_calculated[2]~38_combout ))))

	.dataa(\my_processor|flush~1_combout ),
	.datab(\my_processor|PCadder|eba_0|xor_sum2~combout ),
	.datac(\my_processor|PC_calculated[2]~38_combout ),
	.datad(\my_processor|flush~0_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[2]~116_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[2]~116 .lut_mask = 16'hD8F0;
defparam \my_processor|PC_calculated[2]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y29_N9
dffeas \my_processor|PC|dffe2|q (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\my_processor|PC_calculated[2]~116_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|PC|dffe2|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|PC|dffe2|q .is_wysiwyg = "true";
defparam \my_processor|PC|dffe2|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N12
cycloneive_lcell_comb \my_processor|FD_in[1]~26 (
// Equation(s):
// \my_processor|FD_in[1]~26_combout  = (\my_processor|flush~0_combout  & (\my_processor|flush~1_combout  & \my_imem|altsyncram_component|auto_generated|q_a [1]))

	.dataa(\my_processor|flush~0_combout ),
	.datab(\my_processor|flush~1_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\my_processor|FD_in[1]~26_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|FD_in[1]~26 .lut_mask = 16'h8800;
defparam \my_processor|FD_in[1]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y32_N13
dffeas \my_processor|FD_IR1|dffe1|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|FD_in[1]~26_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|FD_IR1|dffe1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|FD_IR1|dffe1|q .is_wysiwyg = "true";
defparam \my_processor|FD_IR1|dffe1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y29_N22
cycloneive_lcell_comb \my_processor|dx1|imm_in[1]~1 (
// Equation(s):
// \my_processor|dx1|imm_in[1]~1_combout  = (\my_processor|FD_IR1|dffe1|q~q  & (\my_processor|flush~1_combout  & \my_processor|flush~0_combout ))

	.dataa(\my_processor|FD_IR1|dffe1|q~q ),
	.datab(gnd),
	.datac(\my_processor|flush~1_combout ),
	.datad(\my_processor|flush~0_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|imm_in[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|imm_in[1]~1 .lut_mask = 16'hA000;
defparam \my_processor|dx1|imm_in[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y29_N23
dffeas \my_processor|dx1|DXimm|dffe1|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|imm_in[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXimm|dffe1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXimm|dffe1|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXimm|dffe1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y29_N12
cycloneive_lcell_comb \my_processor|PCadder_branch|eba_0|xor_sum1~0 (
// Equation(s):
// \my_processor|PCadder_branch|eba_0|xor_sum1~0_combout  = \my_processor|dx1|DXimm|dffe1|q~q  $ (\my_processor|dx1|FDPC|dffe1|q~q  $ (((\my_processor|dx1|FDPC|dffe0|q~q  & \my_processor|dx1|DXimm|dffe0|q~q ))))

	.dataa(\my_processor|dx1|DXimm|dffe1|q~q ),
	.datab(\my_processor|dx1|FDPC|dffe1|q~q ),
	.datac(\my_processor|dx1|FDPC|dffe0|q~q ),
	.datad(\my_processor|dx1|DXimm|dffe0|q~q ),
	.cin(gnd),
	.combout(\my_processor|PCadder_branch|eba_0|xor_sum1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PCadder_branch|eba_0|xor_sum1~0 .lut_mask = 16'h9666;
defparam \my_processor|PCadder_branch|eba_0|xor_sum1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y29_N14
cycloneive_lcell_comb \my_processor|PC_calculated[1]~34 (
// Equation(s):
// \my_processor|PC_calculated[1]~34_combout  = (\my_processor|flush~1_combout  & (((\my_processor|PC|dffe26|q~0_combout )))) # (!\my_processor|flush~1_combout  & ((\my_processor|PC|dffe26|q~0_combout  & (\my_processor|dx1|DXB|dffe1|q~q )) # 
// (!\my_processor|PC|dffe26|q~0_combout  & ((\my_processor|dx1|DXimm|dffe1|q~q )))))

	.dataa(\my_processor|flush~1_combout ),
	.datab(\my_processor|dx1|DXB|dffe1|q~q ),
	.datac(\my_processor|dx1|DXimm|dffe1|q~q ),
	.datad(\my_processor|PC|dffe26|q~0_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[1]~34_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[1]~34 .lut_mask = 16'hEE50;
defparam \my_processor|PC_calculated[1]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y29_N6
cycloneive_lcell_comb \my_processor|PC_calculated[1]~35 (
// Equation(s):
// \my_processor|PC_calculated[1]~35_combout  = (\my_processor|PC_calculated[1]~34_combout  & ((\my_processor|PCadder_branch|eba_0|xor_sum1~0_combout ) # ((!\my_processor|flush~1_combout )))) # (!\my_processor|PC_calculated[1]~34_combout  & 
// (((\my_processor|dx1|FDPC|dffe1|q~q  & \my_processor|flush~1_combout ))))

	.dataa(\my_processor|PCadder_branch|eba_0|xor_sum1~0_combout ),
	.datab(\my_processor|dx1|FDPC|dffe1|q~q ),
	.datac(\my_processor|PC_calculated[1]~34_combout ),
	.datad(\my_processor|flush~1_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[1]~35_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[1]~35 .lut_mask = 16'hACF0;
defparam \my_processor|PC_calculated[1]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y29_N2
cycloneive_lcell_comb \my_processor|PC_calculated[1]~36 (
// Equation(s):
// \my_processor|PC_calculated[1]~36_combout  = (\my_processor|flush~2_combout  & (\my_processor|PC|dffe0|q~q  $ ((\my_processor|PC|dffe1|q~q )))) # (!\my_processor|flush~2_combout  & (((\my_processor|PC_calculated[1]~35_combout ))))

	.dataa(\my_processor|PC|dffe0|q~q ),
	.datab(\my_processor|flush~2_combout ),
	.datac(\my_processor|PC|dffe1|q~q ),
	.datad(\my_processor|PC_calculated[1]~35_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[1]~36_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[1]~36 .lut_mask = 16'h7B48;
defparam \my_processor|PC_calculated[1]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y29_N3
dffeas \my_processor|PC|dffe1|q (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\my_processor|PC_calculated[1]~36_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|PC|dffe1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|PC|dffe1|q .is_wysiwyg = "true";
defparam \my_processor|PC|dffe1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N20
cycloneive_lcell_comb \my_processor|FD_in[0]~25 (
// Equation(s):
// \my_processor|FD_in[0]~25_combout  = (\my_processor|flush~1_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [0] & \my_processor|flush~0_combout ))

	.dataa(gnd),
	.datab(\my_processor|flush~1_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [0]),
	.datad(\my_processor|flush~0_combout ),
	.cin(gnd),
	.combout(\my_processor|FD_in[0]~25_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|FD_in[0]~25 .lut_mask = 16'hC000;
defparam \my_processor|FD_in[0]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y21_N21
dffeas \my_processor|FD_IR1|dffe0|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|FD_in[0]~25_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|FD_IR1|dffe0|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|FD_IR1|dffe0|q .is_wysiwyg = "true";
defparam \my_processor|FD_IR1|dffe0|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y29_N0
cycloneive_lcell_comb \my_processor|dx1|imm_in[0]~0 (
// Equation(s):
// \my_processor|dx1|imm_in[0]~0_combout  = (\my_processor|flush~0_combout  & (\my_processor|FD_IR1|dffe0|q~q  & \my_processor|flush~1_combout ))

	.dataa(\my_processor|flush~0_combout ),
	.datab(\my_processor|FD_IR1|dffe0|q~q ),
	.datac(gnd),
	.datad(\my_processor|flush~1_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|imm_in[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|imm_in[0]~0 .lut_mask = 16'h8800;
defparam \my_processor|dx1|imm_in[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y29_N1
dffeas \my_processor|dx1|DXimm|dffe0|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|imm_in[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXimm|dffe0|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXimm|dffe0|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXimm|dffe0|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y29_N4
cycloneive_lcell_comb \my_processor|PC_calculated[0]~32 (
// Equation(s):
// \my_processor|PC_calculated[0]~32_combout  = (\my_processor|flush~1_combout  & ((\my_processor|dx1|FDPC|dffe0|q~q ))) # (!\my_processor|flush~1_combout  & (\my_processor|dx1|DXB|dffe0|q~q ))

	.dataa(\my_processor|dx1|DXB|dffe0|q~q ),
	.datab(gnd),
	.datac(\my_processor|dx1|FDPC|dffe0|q~q ),
	.datad(\my_processor|flush~1_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[0]~32_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[0]~32 .lut_mask = 16'hF0AA;
defparam \my_processor|PC_calculated[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y29_N10
cycloneive_lcell_comb \my_processor|PC_calculated[0]~33 (
// Equation(s):
// \my_processor|PC_calculated[0]~33_combout  = (\my_processor|flush~1_combout  & (\my_processor|PC_calculated[0]~32_combout  $ (((\my_processor|dx1|DXimm|dffe0|q~q  & \my_processor|PC|dffe26|q~0_combout ))))) # (!\my_processor|flush~1_combout  & 
// ((\my_processor|PC|dffe26|q~0_combout  & ((\my_processor|PC_calculated[0]~32_combout ))) # (!\my_processor|PC|dffe26|q~0_combout  & (\my_processor|dx1|DXimm|dffe0|q~q ))))

	.dataa(\my_processor|flush~1_combout ),
	.datab(\my_processor|dx1|DXimm|dffe0|q~q ),
	.datac(\my_processor|PC|dffe26|q~0_combout ),
	.datad(\my_processor|PC_calculated[0]~32_combout ),
	.cin(gnd),
	.combout(\my_processor|PC_calculated[0]~33_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC_calculated[0]~33 .lut_mask = 16'h7E84;
defparam \my_processor|PC_calculated[0]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y29_N20
cycloneive_lcell_comb \my_processor|PC|dffe0|q~feeder (
// Equation(s):
// \my_processor|PC|dffe0|q~feeder_combout  = \my_processor|PC_calculated[0]~33_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|PC_calculated[0]~33_combout ),
	.cin(gnd),
	.combout(\my_processor|PC|dffe0|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC|dffe0|q~feeder .lut_mask = 16'hFF00;
defparam \my_processor|PC|dffe0|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y29_N30
cycloneive_lcell_comb \my_processor|PC|dffe0|q~_wirecell (
// Equation(s):
// \my_processor|PC|dffe0|q~_wirecell_combout  = !\my_processor|PC|dffe0|q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|PC|dffe0|q~q ),
	.cin(gnd),
	.combout(\my_processor|PC|dffe0|q~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|PC|dffe0|q~_wirecell .lut_mask = 16'h00FF;
defparam \my_processor|PC|dffe0|q~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y29_N21
dffeas \my_processor|PC|dffe0|q (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\my_processor|PC|dffe0|q~feeder_combout ),
	.asdata(\my_processor|PC|dffe0|q~_wirecell_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\my_processor|flush~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|PC|dffe0|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|PC|dffe0|q .is_wysiwyg = "true";
defparam \my_processor|PC|dffe0|q .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y20_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|PC|dffe11|q~q ,\my_processor|PC|dffe10|q~q ,\my_processor|PC|dffe9|q~q ,\my_processor|PC|dffe8|q~q ,\my_processor|PC|dffe7|q~q ,\my_processor|PC|dffe6|q~q ,\my_processor|PC|dffe5|q~q ,\my_processor|PC|dffe4|q~q ,\my_processor|PC|dffe3|q~q ,
\my_processor|PC|dffe2|q~q ,\my_processor|PC|dffe1|q~q ,\my_processor|PC|dffe0|q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a29 .init_file = "final_one_reg.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_m2a1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 29;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a29 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a29 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a29 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a29 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a29 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001005200048201004000150;
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N16
cycloneive_lcell_comb \my_processor|FD_in[30]~9 (
// Equation(s):
// \my_processor|FD_in[30]~9_combout  = (\my_processor|flush~1_combout  & (\my_processor|flush~0_combout  & \my_imem|altsyncram_component|auto_generated|q_a [30]))

	.dataa(\my_processor|flush~1_combout ),
	.datab(\my_processor|flush~0_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.cin(gnd),
	.combout(\my_processor|FD_in[30]~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|FD_in[30]~9 .lut_mask = 16'h8800;
defparam \my_processor|FD_in[30]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N17
dffeas \my_processor|FD_IR1|dffe30|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|FD_in[30]~9_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|FD_IR1|dffe30|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|FD_IR1|dffe30|q .is_wysiwyg = "true";
defparam \my_processor|FD_IR1|dffe30|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N8
cycloneive_lcell_comb \my_processor|controls|control[24]~3 (
// Equation(s):
// \my_processor|controls|control[24]~3_combout  = (!\my_processor|FD_IR1|dffe30|q~q  & (\my_processor|FD_IR1|dffe28|q~q  & (!\my_processor|FD_IR1|dffe27|q~q  & !\my_processor|FD_IR1|dffe31|q~q )))

	.dataa(\my_processor|FD_IR1|dffe30|q~q ),
	.datab(\my_processor|FD_IR1|dffe28|q~q ),
	.datac(\my_processor|FD_IR1|dffe27|q~q ),
	.datad(\my_processor|FD_IR1|dffe31|q~q ),
	.cin(gnd),
	.combout(\my_processor|controls|control[24]~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|controls|control[24]~3 .lut_mask = 16'h0004;
defparam \my_processor|controls|control[24]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N20
cycloneive_lcell_comb \my_processor|dx1|control_in[24]~12 (
// Equation(s):
// \my_processor|dx1|control_in[24]~12_combout  = (!\my_processor|FD_IR1|dffe29|q~q  & (\my_processor|controls|control[24]~3_combout  & (\my_processor|flush~1_combout  & \my_processor|flush~0_combout )))

	.dataa(\my_processor|FD_IR1|dffe29|q~q ),
	.datab(\my_processor|controls|control[24]~3_combout ),
	.datac(\my_processor|flush~1_combout ),
	.datad(\my_processor|flush~0_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|control_in[24]~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|control_in[24]~12 .lut_mask = 16'h4000;
defparam \my_processor|dx1|control_in[24]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y20_N21
dffeas \my_processor|dx1|DXcontrol|dffe24|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|control_in[24]~12_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXcontrol|dffe24|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXcontrol|dffe24|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXcontrol|dffe24|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N6
cycloneive_lcell_comb \my_processor|dx1|control_in[25]~13 (
// Equation(s):
// \my_processor|dx1|control_in[25]~13_combout  = (\my_processor|FD_IR1|dffe29|q~q  & (\my_processor|controls|control[24]~3_combout  & (\my_processor|flush~1_combout  & \my_processor|flush~0_combout )))

	.dataa(\my_processor|FD_IR1|dffe29|q~q ),
	.datab(\my_processor|controls|control[24]~3_combout ),
	.datac(\my_processor|flush~1_combout ),
	.datad(\my_processor|flush~0_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|control_in[25]~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|control_in[25]~13 .lut_mask = 16'h8000;
defparam \my_processor|dx1|control_in[25]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y20_N7
dffeas \my_processor|dx1|DXcontrol|dffe25|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|control_in[25]~13_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXcontrol|dffe25|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXcontrol|dffe25|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXcontrol|dffe25|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y29_N8
cycloneive_lcell_comb \my_processor|branch_taken~0 (
// Equation(s):
// \my_processor|branch_taken~0_combout  = (\my_processor|dx1|DXcontrol|dffe25|q~q  & (((\my_processor|alu_A[31]~666_combout  & !\my_processor|alu_B[31]~68_combout )) # (!\my_processor|aluer|subtraction|eba_3|xor_sum7~combout )))

	.dataa(\my_processor|dx1|DXcontrol|dffe25|q~q ),
	.datab(\my_processor|alu_A[31]~666_combout ),
	.datac(\my_processor|alu_B[31]~68_combout ),
	.datad(\my_processor|aluer|subtraction|eba_3|xor_sum7~combout ),
	.cin(gnd),
	.combout(\my_processor|branch_taken~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|branch_taken~0 .lut_mask = 16'h08AA;
defparam \my_processor|branch_taken~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N18
cycloneive_lcell_comb \my_processor|aluer|or_ine~12 (
// Equation(s):
// \my_processor|aluer|or_ine~12_combout  = ((!\my_processor|aluer|subtraction|eba_3|xor_sum0~combout ) # (!\my_processor|aluer|subtraction|eba_2|xor_sum6~combout )) # (!\my_processor|aluer|subtraction|eba_2|xor_sum7~combout )

	.dataa(gnd),
	.datab(\my_processor|aluer|subtraction|eba_2|xor_sum7~combout ),
	.datac(\my_processor|aluer|subtraction|eba_2|xor_sum6~combout ),
	.datad(\my_processor|aluer|subtraction|eba_3|xor_sum0~combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|or_ine~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|or_ine~12 .lut_mask = 16'h3FFF;
defparam \my_processor|aluer|or_ine~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N16
cycloneive_lcell_comb \my_processor|aluer|or_ine~13 (
// Equation(s):
// \my_processor|aluer|or_ine~13_combout  = ((!\my_processor|aluer|subtraction|eba_3|xor_sum3~combout ) # (!\my_processor|aluer|subtraction|eba_3|xor_sum2~combout )) # (!\my_processor|aluer|subtraction|eba_3|xor_sum1~combout )

	.dataa(\my_processor|aluer|subtraction|eba_3|xor_sum1~combout ),
	.datab(gnd),
	.datac(\my_processor|aluer|subtraction|eba_3|xor_sum2~combout ),
	.datad(\my_processor|aluer|subtraction|eba_3|xor_sum3~combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|or_ine~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|or_ine~13 .lut_mask = 16'h5FFF;
defparam \my_processor|aluer|or_ine~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N20
cycloneive_lcell_comb \my_processor|aluer|or_ine~1 (
// Equation(s):
// \my_processor|aluer|or_ine~1_combout  = ((\my_processor|aluer|subtraction|eba_2|xor1~0_combout  $ (!\my_processor|aluer|subtraction|eba_2|orc0~combout )) # (!\my_processor|aluer|subtraction|eba_2|xor_sum2~combout )) # 
// (!\my_processor|aluer|subtraction|eba_2|xor_sum0~combout )

	.dataa(\my_processor|aluer|subtraction|eba_2|xor1~0_combout ),
	.datab(\my_processor|aluer|subtraction|eba_2|orc0~combout ),
	.datac(\my_processor|aluer|subtraction|eba_2|xor_sum0~combout ),
	.datad(\my_processor|aluer|subtraction|eba_2|xor_sum2~combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|or_ine~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|or_ine~1 .lut_mask = 16'h9FFF;
defparam \my_processor|aluer|or_ine~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y30_N30
cycloneive_lcell_comb \my_processor|aluer|or_ine~0 (
// Equation(s):
// \my_processor|aluer|or_ine~0_combout  = ((\my_processor|aluer|subtraction|eba_1|xor7~0_combout  $ (!\my_processor|aluer|subtraction|eba_1|orc6~combout )) # (!\my_processor|aluer|subtraction|eba_1|xor_sum5~combout )) # 
// (!\my_processor|aluer|subtraction|eba_1|xor_sum6~combout )

	.dataa(\my_processor|aluer|subtraction|eba_1|xor_sum6~combout ),
	.datab(\my_processor|aluer|subtraction|eba_1|xor7~0_combout ),
	.datac(\my_processor|aluer|subtraction|eba_1|xor_sum5~combout ),
	.datad(\my_processor|aluer|subtraction|eba_1|orc6~combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|or_ine~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|or_ine~0 .lut_mask = 16'hDF7F;
defparam \my_processor|aluer|or_ine~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N26
cycloneive_lcell_comb \my_processor|aluer|or_ine~5 (
// Equation(s):
// \my_processor|aluer|or_ine~5_combout  = ((\my_processor|aluer|subtraction|eba_0|xor6~0_combout  $ (!\my_processor|aluer|subtraction|eba_0|orc5~combout )) # (!\my_processor|aluer|subtraction|eba_0|xor_sum4~combout )) # 
// (!\my_processor|aluer|subtraction|eba_0|xor_sum5~combout )

	.dataa(\my_processor|aluer|subtraction|eba_0|xor6~0_combout ),
	.datab(\my_processor|aluer|subtraction|eba_0|xor_sum5~combout ),
	.datac(\my_processor|aluer|subtraction|eba_0|orc5~combout ),
	.datad(\my_processor|aluer|subtraction|eba_0|xor_sum4~combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|or_ine~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|or_ine~5 .lut_mask = 16'hB7FF;
defparam \my_processor|aluer|or_ine~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N12
cycloneive_lcell_comb \my_processor|aluer|or_ine~8 (
// Equation(s):
// \my_processor|aluer|or_ine~8_combout  = ((!\my_processor|aluer|subtraction|eba_0|xor_sum3~combout ) # (!\my_processor|aluer|subtraction|eba_0|xor_sum1~combout )) # (!\my_processor|aluer|subtraction|eba_0|xor_sum2~combout )

	.dataa(\my_processor|aluer|subtraction|eba_0|xor_sum2~combout ),
	.datab(gnd),
	.datac(\my_processor|aluer|subtraction|eba_0|xor_sum1~combout ),
	.datad(\my_processor|aluer|subtraction|eba_0|xor_sum3~combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|or_ine~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|or_ine~8 .lut_mask = 16'h5FFF;
defparam \my_processor|aluer|or_ine~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N2
cycloneive_lcell_comb \my_processor|aluer|or_ine~7 (
// Equation(s):
// \my_processor|aluer|or_ine~7_combout  = ((\my_processor|aluer|subtraction|eba_1|orc2~combout  $ (!\my_processor|aluer|subtraction|eba_1|xor3~0_combout )) # (!\my_processor|aluer|subtraction|eba_1|xor_sum4~combout )) # 
// (!\my_processor|aluer|subtraction|eba_1|xor_sum2~combout )

	.dataa(\my_processor|aluer|subtraction|eba_1|xor_sum2~combout ),
	.datab(\my_processor|aluer|subtraction|eba_1|orc2~combout ),
	.datac(\my_processor|aluer|subtraction|eba_1|xor3~0_combout ),
	.datad(\my_processor|aluer|subtraction|eba_1|xor_sum4~combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|or_ine~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|or_ine~7 .lut_mask = 16'hD7FF;
defparam \my_processor|aluer|or_ine~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N28
cycloneive_lcell_comb \my_processor|aluer|or_ine~9 (
// Equation(s):
// \my_processor|aluer|or_ine~9_combout  = (\my_processor|aluer|or_ine~8_combout ) # ((\my_processor|aluer|or_ine~7_combout ) # (\my_processor|alu_B[0]~8_combout  $ (\my_processor|alu_A[0]~645_combout )))

	.dataa(\my_processor|aluer|or_ine~8_combout ),
	.datab(\my_processor|alu_B[0]~8_combout ),
	.datac(\my_processor|aluer|or_ine~7_combout ),
	.datad(\my_processor|alu_A[0]~645_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|or_ine~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|or_ine~9 .lut_mask = 16'hFBFE;
defparam \my_processor|aluer|or_ine~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N22
cycloneive_lcell_comb \my_processor|aluer|or_ine~6 (
// Equation(s):
// \my_processor|aluer|or_ine~6_combout  = ((\my_processor|aluer|subtraction|eba_0|orc7~combout  $ (!\my_processor|aluer|subtraction|eba_1|xor0~0_combout )) # (!\my_processor|aluer|subtraction|eba_1|xor_sum1~combout )) # 
// (!\my_processor|aluer|subtraction|eba_0|xor_sum7~combout )

	.dataa(\my_processor|aluer|subtraction|eba_0|orc7~combout ),
	.datab(\my_processor|aluer|subtraction|eba_0|xor_sum7~combout ),
	.datac(\my_processor|aluer|subtraction|eba_1|xor_sum1~combout ),
	.datad(\my_processor|aluer|subtraction|eba_1|xor0~0_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|or_ine~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|or_ine~6 .lut_mask = 16'hBF7F;
defparam \my_processor|aluer|or_ine~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N18
cycloneive_lcell_comb \my_processor|aluer|or_ine~4 (
// Equation(s):
// \my_processor|aluer|or_ine~4_combout  = ((\my_processor|aluer|subtraction|eba_2|xor3~0_combout  $ (!\my_processor|aluer|subtraction|eba_2|orc2~combout )) # (!\my_processor|aluer|subtraction|eba_2|xor_sum5~combout )) # 
// (!\my_processor|aluer|subtraction|eba_2|xor_sum4~combout )

	.dataa(\my_processor|aluer|subtraction|eba_2|xor3~0_combout ),
	.datab(\my_processor|aluer|subtraction|eba_2|orc2~combout ),
	.datac(\my_processor|aluer|subtraction|eba_2|xor_sum4~combout ),
	.datad(\my_processor|aluer|subtraction|eba_2|xor_sum5~combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|or_ine~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|or_ine~4 .lut_mask = 16'h9FFF;
defparam \my_processor|aluer|or_ine~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N2
cycloneive_lcell_comb \my_processor|aluer|or_ine~10 (
// Equation(s):
// \my_processor|aluer|or_ine~10_combout  = (\my_processor|aluer|or_ine~5_combout ) # ((\my_processor|aluer|or_ine~9_combout ) # ((\my_processor|aluer|or_ine~6_combout ) # (\my_processor|aluer|or_ine~4_combout )))

	.dataa(\my_processor|aluer|or_ine~5_combout ),
	.datab(\my_processor|aluer|or_ine~9_combout ),
	.datac(\my_processor|aluer|or_ine~6_combout ),
	.datad(\my_processor|aluer|or_ine~4_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|or_ine~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|or_ine~10 .lut_mask = 16'hFFFE;
defparam \my_processor|aluer|or_ine~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y29_N20
cycloneive_lcell_comb \my_processor|aluer|or_ine~2 (
// Equation(s):
// \my_processor|aluer|or_ine~2_combout  = (\my_processor|alu_A[30]~30_combout  & (!\my_processor|alu_B[30]~6_combout  & !\my_processor|aluer|addition|eba_3|orc5~0_combout )) # (!\my_processor|alu_A[30]~30_combout  & 
// ((!\my_processor|aluer|addition|eba_3|orc5~0_combout ) # (!\my_processor|alu_B[30]~6_combout )))

	.dataa(\my_processor|alu_A[30]~30_combout ),
	.datab(\my_processor|alu_B[30]~6_combout ),
	.datac(\my_processor|aluer|addition|eba_3|orc5~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|aluer|or_ine~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|or_ine~2 .lut_mask = 16'h1717;
defparam \my_processor|aluer|or_ine~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y29_N6
cycloneive_lcell_comb \my_processor|aluer|or_ine~3 (
// Equation(s):
// \my_processor|aluer|or_ine~3_combout  = (\my_processor|aluer|or_ine~2_combout  & (\my_processor|alu_A[31]~666_combout  & (\my_processor|alu_op[0]~0_combout  $ (\my_processor|alu_B[31]~68_combout )))) # (!\my_processor|aluer|or_ine~2_combout  & 
// (!\my_processor|alu_B[31]~68_combout  & (\my_processor|alu_op[0]~0_combout  $ (!\my_processor|alu_A[31]~666_combout ))))

	.dataa(\my_processor|alu_op[0]~0_combout ),
	.datab(\my_processor|alu_A[31]~666_combout ),
	.datac(\my_processor|alu_B[31]~68_combout ),
	.datad(\my_processor|aluer|or_ine~2_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|or_ine~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|or_ine~3 .lut_mask = 16'h4809;
defparam \my_processor|aluer|or_ine~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y29_N4
cycloneive_lcell_comb \my_processor|aluer|or_ine~11 (
// Equation(s):
// \my_processor|aluer|or_ine~11_combout  = (\my_processor|aluer|or_ine~1_combout ) # ((\my_processor|aluer|or_ine~0_combout ) # ((\my_processor|aluer|or_ine~10_combout ) # (\my_processor|aluer|or_ine~3_combout )))

	.dataa(\my_processor|aluer|or_ine~1_combout ),
	.datab(\my_processor|aluer|or_ine~0_combout ),
	.datac(\my_processor|aluer|or_ine~10_combout ),
	.datad(\my_processor|aluer|or_ine~3_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|or_ine~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|or_ine~11 .lut_mask = 16'hFFFE;
defparam \my_processor|aluer|or_ine~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N10
cycloneive_lcell_comb \my_processor|aluer|or_ine~14 (
// Equation(s):
// \my_processor|aluer|or_ine~14_combout  = ((\my_processor|aluer|subtraction|eba_3|orc4~combout  $ (!\my_processor|aluer|subtraction|eba_3|xor5~0_combout )) # (!\my_processor|aluer|subtraction|eba_3|xor_sum6~combout )) # 
// (!\my_processor|aluer|subtraction|eba_3|xor_sum4~combout )

	.dataa(\my_processor|aluer|subtraction|eba_3|orc4~combout ),
	.datab(\my_processor|aluer|subtraction|eba_3|xor5~0_combout ),
	.datac(\my_processor|aluer|subtraction|eba_3|xor_sum4~combout ),
	.datad(\my_processor|aluer|subtraction|eba_3|xor_sum6~combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|or_ine~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|or_ine~14 .lut_mask = 16'h9FFF;
defparam \my_processor|aluer|or_ine~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y29_N18
cycloneive_lcell_comb \my_processor|aluer|or_ine~15 (
// Equation(s):
// \my_processor|aluer|or_ine~15_combout  = (\my_processor|aluer|or_ine~12_combout ) # ((\my_processor|aluer|or_ine~13_combout ) # ((\my_processor|aluer|or_ine~11_combout ) # (\my_processor|aluer|or_ine~14_combout )))

	.dataa(\my_processor|aluer|or_ine~12_combout ),
	.datab(\my_processor|aluer|or_ine~13_combout ),
	.datac(\my_processor|aluer|or_ine~11_combout ),
	.datad(\my_processor|aluer|or_ine~14_combout ),
	.cin(gnd),
	.combout(\my_processor|aluer|or_ine~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aluer|or_ine~15 .lut_mask = 16'hFFFE;
defparam \my_processor|aluer|or_ine~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y29_N14
cycloneive_lcell_comb \my_processor|flush~0 (
// Equation(s):
// \my_processor|flush~0_combout  = (!\my_processor|branch_taken~0_combout  & (((\my_processor|aluer|subtraction|eba_3|xor_sum7~combout  & !\my_processor|aluer|or_ine~15_combout )) # (!\my_processor|dx1|DXcontrol|dffe24|q~q )))

	.dataa(\my_processor|dx1|DXcontrol|dffe24|q~q ),
	.datab(\my_processor|aluer|subtraction|eba_3|xor_sum7~combout ),
	.datac(\my_processor|branch_taken~0_combout ),
	.datad(\my_processor|aluer|or_ine~15_combout ),
	.cin(gnd),
	.combout(\my_processor|flush~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|flush~0 .lut_mask = 16'h050D;
defparam \my_processor|flush~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N10
cycloneive_lcell_comb \my_processor|FD_in[28]~7 (
// Equation(s):
// \my_processor|FD_in[28]~7_combout  = (\my_processor|flush~1_combout  & (\my_processor|flush~0_combout  & \my_imem|altsyncram_component|auto_generated|q_a [28]))

	.dataa(\my_processor|flush~1_combout ),
	.datab(\my_processor|flush~0_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.cin(gnd),
	.combout(\my_processor|FD_in[28]~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|FD_in[28]~7 .lut_mask = 16'h8800;
defparam \my_processor|FD_in[28]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N11
dffeas \my_processor|FD_IR1|dffe28|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|FD_in[28]~7_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|FD_IR1|dffe28|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|FD_IR1|dffe28|q .is_wysiwyg = "true";
defparam \my_processor|FD_IR1|dffe28|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N24
cycloneive_lcell_comb \my_processor|controls|control[21]~6 (
// Equation(s):
// \my_processor|controls|control[21]~6_combout  = (!\my_processor|FD_IR1|dffe28|q~q  & (\my_processor|FD_IR1|dffe27|q~q  & !\my_processor|FD_IR1|dffe30|q~q ))

	.dataa(\my_processor|FD_IR1|dffe28|q~q ),
	.datab(\my_processor|FD_IR1|dffe27|q~q ),
	.datac(gnd),
	.datad(\my_processor|FD_IR1|dffe30|q~q ),
	.cin(gnd),
	.combout(\my_processor|controls|control[21]~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|controls|control[21]~6 .lut_mask = 16'h0044;
defparam \my_processor|controls|control[21]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N28
cycloneive_lcell_comb \my_processor|controls|control[21]~12 (
// Equation(s):
// \my_processor|controls|control[21]~12_combout  = (\my_processor|controls|control[21]~6_combout  & (!\my_processor|FD_IR1|dffe29|q~q  & !\my_processor|FD_IR1|dffe31|q~q ))

	.dataa(gnd),
	.datab(\my_processor|controls|control[21]~6_combout ),
	.datac(\my_processor|FD_IR1|dffe29|q~q ),
	.datad(\my_processor|FD_IR1|dffe31|q~q ),
	.cin(gnd),
	.combout(\my_processor|controls|control[21]~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|controls|control[21]~12 .lut_mask = 16'h000C;
defparam \my_processor|controls|control[21]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N30
cycloneive_lcell_comb \my_processor|dx1|control_in[21]~15 (
// Equation(s):
// \my_processor|dx1|control_in[21]~15_combout  = (\my_processor|controls|control[21]~12_combout  & (\my_processor|flush~1_combout  & \my_processor|flush~0_combout ))

	.dataa(\my_processor|controls|control[21]~12_combout ),
	.datab(\my_processor|flush~1_combout ),
	.datac(gnd),
	.datad(\my_processor|flush~0_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|control_in[21]~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|control_in[21]~15 .lut_mask = 16'h8800;
defparam \my_processor|dx1|control_in[21]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y21_N31
dffeas \my_processor|dx1|DXcontrol|dffe21|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|control_in[21]~15_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXcontrol|dffe21|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXcontrol|dffe21|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXcontrol|dffe21|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N24
cycloneive_lcell_comb \my_processor|flush~1 (
// Equation(s):
// \my_processor|flush~1_combout  = (!\my_processor|dx1|DXcontrol|dffe21|q~q  & (!\my_processor|dx1|DXcontrol|dffe18|q~q  & (!\my_processor|dx1|DXcontrol|dffe19|q~q  & !\my_processor|bex_taken~combout )))

	.dataa(\my_processor|dx1|DXcontrol|dffe21|q~q ),
	.datab(\my_processor|dx1|DXcontrol|dffe18|q~q ),
	.datac(\my_processor|dx1|DXcontrol|dffe19|q~q ),
	.datad(\my_processor|bex_taken~combout ),
	.cin(gnd),
	.combout(\my_processor|flush~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|flush~1 .lut_mask = 16'h0001;
defparam \my_processor|flush~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N16
cycloneive_lcell_comb \my_processor|FD_in[29]~11 (
// Equation(s):
// \my_processor|FD_in[29]~11_combout  = (\my_processor|flush~1_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [29] & \my_processor|flush~0_combout ))

	.dataa(\my_processor|flush~1_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [29]),
	.datac(gnd),
	.datad(\my_processor|flush~0_combout ),
	.cin(gnd),
	.combout(\my_processor|FD_in[29]~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|FD_in[29]~11 .lut_mask = 16'h8800;
defparam \my_processor|FD_in[29]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y20_N17
dffeas \my_processor|FD_IR1|dffe29|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|FD_in[29]~11_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|FD_IR1|dffe29|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|FD_IR1|dffe29|q .is_wysiwyg = "true";
defparam \my_processor|FD_IR1|dffe29|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N16
cycloneive_lcell_comb \my_processor|dx1|control_in[18]~31 (
// Equation(s):
// \my_processor|dx1|control_in[18]~31_combout  = (!\my_processor|FD_IR1|dffe29|q~q  & (\my_processor|flush~1_combout  & (\my_processor|controls|control[5]~4_combout  & \my_processor|flush~0_combout )))

	.dataa(\my_processor|FD_IR1|dffe29|q~q ),
	.datab(\my_processor|flush~1_combout ),
	.datac(\my_processor|controls|control[5]~4_combout ),
	.datad(\my_processor|flush~0_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|control_in[18]~31_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|control_in[18]~31 .lut_mask = 16'h4000;
defparam \my_processor|dx1|control_in[18]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y21_N17
dffeas \my_processor|dx1|DXcontrol|dffe18|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|control_in[18]~31_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXcontrol|dffe18|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXcontrol|dffe18|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXcontrol|dffe18|q .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y22_N9
dffeas \my_processor|xm1|XMcontrol|dffe18|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dx1|DXcontrol|dffe18|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|XMcontrol|dffe18|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|XMcontrol|dffe18|q .is_wysiwyg = "true";
defparam \my_processor|xm1|XMcontrol|dffe18|q .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y30_N7
dffeas \my_processor|mw1|MWctrl|dffe18|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|xm1|XMcontrol|dffe18|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MWctrl|dffe18|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MWctrl|dffe18|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MWctrl|dffe18|q .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y32_N1
dffeas \my_processor|xm1|xmoldp|dffe0|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dx1|FDPC|dffe0|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|xm1|xmoldp|dffe0|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|xm1|xmoldp|dffe0|q .is_wysiwyg = "true";
defparam \my_processor|xm1|xmoldp|dffe0|q .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y30_N5
dffeas \my_processor|mw1|MW_oldPC|dffe0|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|xm1|xmoldp|dffe0|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MW_oldPC|dffe0|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MW_oldPC|dffe0|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MW_oldPC|dffe0|q .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y30_N19
dffeas \my_processor|mw1|MWout|dffe0|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|xm1|XMoutput|dffe0|q~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MWout|dffe0|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MWout|dffe0|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MWout|dffe0|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y30_N20
cycloneive_lcell_comb \my_processor|mw1|MWmem|dffe0|q~feeder (
// Equation(s):
// \my_processor|mw1|MWmem|dffe0|q~feeder_combout  = \my_dmem|altsyncram_component|auto_generated|q_a [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\my_processor|mw1|MWmem|dffe0|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|mw1|MWmem|dffe0|q~feeder .lut_mask = 16'hFF00;
defparam \my_processor|mw1|MWmem|dffe0|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y30_N21
dffeas \my_processor|mw1|MWmem|dffe0|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|mw1|MWmem|dffe0|q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|mw1|MWmem|dffe0|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|mw1|MWmem|dffe0|q .is_wysiwyg = "true";
defparam \my_processor|mw1|MWmem|dffe0|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y30_N18
cycloneive_lcell_comb \my_processor|WM_bypass_data[0]~0 (
// Equation(s):
// \my_processor|WM_bypass_data[0]~0_combout  = (!\my_processor|mw1|MWctrl|dffe18|q~q  & ((\my_processor|mw1|MWctrl|dffe16|q~q  & ((\my_processor|mw1|MWmem|dffe0|q~q ))) # (!\my_processor|mw1|MWctrl|dffe16|q~q  & (\my_processor|mw1|MWout|dffe0|q~q ))))

	.dataa(\my_processor|mw1|MWctrl|dffe18|q~q ),
	.datab(\my_processor|mw1|MWctrl|dffe16|q~q ),
	.datac(\my_processor|mw1|MWout|dffe0|q~q ),
	.datad(\my_processor|mw1|MWmem|dffe0|q~q ),
	.cin(gnd),
	.combout(\my_processor|WM_bypass_data[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|WM_bypass_data[0]~0 .lut_mask = 16'h5410;
defparam \my_processor|WM_bypass_data[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y30_N4
cycloneive_lcell_comb \my_processor|WM_bypass_data[0]~1 (
// Equation(s):
// \my_processor|WM_bypass_data[0]~1_combout  = (\my_processor|WM_bypass_data[0]~0_combout ) # ((\my_processor|mw1|MWctrl|dffe18|q~q  & \my_processor|mw1|MW_oldPC|dffe0|q~q ))

	.dataa(\my_processor|mw1|MWctrl|dffe18|q~q ),
	.datab(gnd),
	.datac(\my_processor|mw1|MW_oldPC|dffe0|q~q ),
	.datad(\my_processor|WM_bypass_data[0]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|WM_bypass_data[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|WM_bypass_data[0]~1 .lut_mask = 16'hFFA0;
defparam \my_processor|WM_bypass_data[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N28
cycloneive_lcell_comb \my_processor|controls|control[1] (
// Equation(s):
// \my_processor|controls|control [1] = (\my_processor|controls|control[5]~5_combout ) # ((\my_processor|controls|WideNor0~combout ) # ((\my_processor|controls|control[24]~3_combout ) # (!\my_processor|controls|control[2]~8_combout )))

	.dataa(\my_processor|controls|control[5]~5_combout ),
	.datab(\my_processor|controls|WideNor0~combout ),
	.datac(\my_processor|controls|control[24]~3_combout ),
	.datad(\my_processor|controls|control[2]~8_combout ),
	.cin(gnd),
	.combout(\my_processor|controls|control [1]),
	.cout());
// synopsys translate_off
defparam \my_processor|controls|control[1] .lut_mask = 16'hFEFF;
defparam \my_processor|controls|control[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N30
cycloneive_lcell_comb \my_processor|dx1|control_in[1]~16 (
// Equation(s):
// \my_processor|dx1|control_in[1]~16_combout  = (\my_processor|flush~1_combout  & (\my_processor|flush~0_combout  & \my_processor|controls|control [1]))

	.dataa(\my_processor|flush~1_combout ),
	.datab(\my_processor|flush~0_combout ),
	.datac(gnd),
	.datad(\my_processor|controls|control [1]),
	.cin(gnd),
	.combout(\my_processor|dx1|control_in[1]~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|control_in[1]~16 .lut_mask = 16'h8800;
defparam \my_processor|dx1|control_in[1]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N31
dffeas \my_processor|dx1|DXcontrol|dffe1|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|control_in[1]~16_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXcontrol|dffe1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXcontrol|dffe1|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXcontrol|dffe1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N8
cycloneive_lcell_comb \my_processor|controls|control[3]~2 (
// Equation(s):
// \my_processor|controls|control[3]~2_combout  = (\my_processor|FD_IR1|dffe28|q~q  & ((\my_processor|FD_IR1|dffe29|q~q  & (!\my_processor|FD_IR1|dffe27|q~q )) # (!\my_processor|FD_IR1|dffe29|q~q  & ((!\my_processor|FD_IR1|dffe31|q~q ))))) # 
// (!\my_processor|FD_IR1|dffe28|q~q  & (!\my_processor|FD_IR1|dffe31|q~q  & (\my_processor|FD_IR1|dffe27|q~q  $ (\my_processor|FD_IR1|dffe29|q~q ))))

	.dataa(\my_processor|FD_IR1|dffe28|q~q ),
	.datab(\my_processor|FD_IR1|dffe27|q~q ),
	.datac(\my_processor|FD_IR1|dffe29|q~q ),
	.datad(\my_processor|FD_IR1|dffe31|q~q ),
	.cin(gnd),
	.combout(\my_processor|controls|control[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|controls|control[3]~2 .lut_mask = 16'h203E;
defparam \my_processor|controls|control[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N18
cycloneive_lcell_comb \my_processor|controls|control[3]~26 (
// Equation(s):
// \my_processor|controls|control[3]~26_combout  = (\my_processor|controls|control[3]~2_combout  & !\my_processor|FD_IR1|dffe30|q~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|controls|control[3]~2_combout ),
	.datad(\my_processor|FD_IR1|dffe30|q~q ),
	.cin(gnd),
	.combout(\my_processor|controls|control[3]~26_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|controls|control[3]~26 .lut_mask = 16'h00F0;
defparam \my_processor|controls|control[3]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N4
cycloneive_lcell_comb \my_processor|dx1|control_in[3]~17 (
// Equation(s):
// \my_processor|dx1|control_in[3]~17_combout  = (\my_processor|flush~1_combout  & (\my_processor|flush~0_combout  & \my_processor|controls|control[3]~26_combout ))

	.dataa(\my_processor|flush~1_combout ),
	.datab(\my_processor|flush~0_combout ),
	.datac(gnd),
	.datad(\my_processor|controls|control[3]~26_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|control_in[3]~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|control_in[3]~17 .lut_mask = 16'h8800;
defparam \my_processor|dx1|control_in[3]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N5
dffeas \my_processor|dx1|DXcontrol|dffe3|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|control_in[3]~17_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXcontrol|dffe3|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXcontrol|dffe3|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXcontrol|dffe3|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N28
cycloneive_lcell_comb \my_processor|dx1|control_in[9]~19 (
// Equation(s):
// \my_processor|dx1|control_in[9]~19_combout  = (\my_processor|flush~1_combout  & (\my_processor|controls|control [9] & \my_processor|flush~0_combout ))

	.dataa(\my_processor|flush~1_combout ),
	.datab(\my_processor|controls|control [9]),
	.datac(gnd),
	.datad(\my_processor|flush~0_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|control_in[9]~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|control_in[9]~19 .lut_mask = 16'h8800;
defparam \my_processor|dx1|control_in[9]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y20_N29
dffeas \my_processor|dx1|DXcontrol|dffe9|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|control_in[9]~19_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXcontrol|dffe9|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXcontrol|dffe9|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXcontrol|dffe9|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N20
cycloneive_lcell_comb \my_processor|controls|control[19]~10 (
// Equation(s):
// \my_processor|controls|control[19]~10_combout  = (\my_processor|controls|WideNor0~0_combout  & \my_processor|FD_IR1|dffe29|q~q )

	.dataa(\my_processor|controls|WideNor0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|FD_IR1|dffe29|q~q ),
	.cin(gnd),
	.combout(\my_processor|controls|control[19]~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|controls|control[19]~10 .lut_mask = 16'hAA00;
defparam \my_processor|controls|control[19]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N0
cycloneive_lcell_comb \my_processor|dx1|control_in[10]~20 (
// Equation(s):
// \my_processor|dx1|control_in[10]~20_combout  = (\my_processor|flush~1_combout  & (\my_processor|flush~0_combout  & ((\my_processor|controls|control[5]~5_combout ) # (\my_processor|controls|control[19]~10_combout ))))

	.dataa(\my_processor|controls|control[5]~5_combout ),
	.datab(\my_processor|flush~1_combout ),
	.datac(\my_processor|controls|control[19]~10_combout ),
	.datad(\my_processor|flush~0_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|control_in[10]~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|control_in[10]~20 .lut_mask = 16'hC800;
defparam \my_processor|dx1|control_in[10]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y21_N1
dffeas \my_processor|dx1|DXcontrol|dffe10|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|control_in[10]~20_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXcontrol|dffe10|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXcontrol|dffe10|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXcontrol|dffe10|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N24
cycloneive_lcell_comb \my_processor|controls|control[15]~18 (
// Equation(s):
// \my_processor|controls|control[15]~18_combout  = (\my_processor|controls|WideNor0~0_combout  & (!\my_processor|FD_IR1|dffe29|q~q  & (!\my_processor|FD_IR1|dffe5|q~q  & !\my_processor|FD_IR1|dffe6|q~q )))

	.dataa(\my_processor|controls|WideNor0~0_combout ),
	.datab(\my_processor|FD_IR1|dffe29|q~q ),
	.datac(\my_processor|FD_IR1|dffe5|q~q ),
	.datad(\my_processor|FD_IR1|dffe6|q~q ),
	.cin(gnd),
	.combout(\my_processor|controls|control[15]~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|controls|control[15]~18 .lut_mask = 16'h0002;
defparam \my_processor|controls|control[15]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y30_N4
cycloneive_lcell_comb \my_processor|dx1|control_in[11]~21 (
// Equation(s):
// \my_processor|dx1|control_in[11]~21_combout  = (\my_processor|flush~2_combout  & (\my_processor|FD_IR1|dffe3|q~q  & (\my_processor|FD_IR1|dffe4|q~q  & \my_processor|controls|control[15]~18_combout )))

	.dataa(\my_processor|flush~2_combout ),
	.datab(\my_processor|FD_IR1|dffe3|q~q ),
	.datac(\my_processor|FD_IR1|dffe4|q~q ),
	.datad(\my_processor|controls|control[15]~18_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|control_in[11]~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|control_in[11]~21 .lut_mask = 16'h8000;
defparam \my_processor|dx1|control_in[11]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y30_N5
dffeas \my_processor|dx1|DXcontrol|dffe11|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|control_in[11]~21_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXcontrol|dffe11|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXcontrol|dffe11|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXcontrol|dffe11|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y30_N26
cycloneive_lcell_comb \my_processor|controls|control[12] (
// Equation(s):
// \my_processor|controls|control [12] = (!\my_processor|FD_IR1|dffe4|q~q  & (!\my_processor|FD_IR1|dffe3|q~q  & (!\my_processor|FD_IR1|dffe2|q~q  & \my_processor|controls|control[15]~18_combout )))

	.dataa(\my_processor|FD_IR1|dffe4|q~q ),
	.datab(\my_processor|FD_IR1|dffe3|q~q ),
	.datac(\my_processor|FD_IR1|dffe2|q~q ),
	.datad(\my_processor|controls|control[15]~18_combout ),
	.cin(gnd),
	.combout(\my_processor|controls|control [12]),
	.cout());
// synopsys translate_off
defparam \my_processor|controls|control[12] .lut_mask = 16'h0100;
defparam \my_processor|controls|control[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y30_N10
cycloneive_lcell_comb \my_processor|dx1|control_in[12]~22 (
// Equation(s):
// \my_processor|dx1|control_in[12]~22_combout  = (\my_processor|flush~0_combout  & (\my_processor|controls|control [12] & \my_processor|flush~1_combout ))

	.dataa(gnd),
	.datab(\my_processor|flush~0_combout ),
	.datac(\my_processor|controls|control [12]),
	.datad(\my_processor|flush~1_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|control_in[12]~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|control_in[12]~22 .lut_mask = 16'hC000;
defparam \my_processor|dx1|control_in[12]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y30_N11
dffeas \my_processor|dx1|DXcontrol|dffe12|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|control_in[12]~22_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXcontrol|dffe12|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXcontrol|dffe12|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXcontrol|dffe12|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N14
cycloneive_lcell_comb \my_processor|controls|control[13]~9 (
// Equation(s):
// \my_processor|controls|control[13]~9_combout  = (\my_processor|controls|control[21]~6_combout  & (\my_processor|FD_IR1|dffe29|q~q  & !\my_processor|FD_IR1|dffe31|q~q ))

	.dataa(\my_processor|controls|control[21]~6_combout ),
	.datab(gnd),
	.datac(\my_processor|FD_IR1|dffe29|q~q ),
	.datad(\my_processor|FD_IR1|dffe31|q~q ),
	.cin(gnd),
	.combout(\my_processor|controls|control[13]~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|controls|control[13]~9 .lut_mask = 16'h00A0;
defparam \my_processor|controls|control[13]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N22
cycloneive_lcell_comb \my_processor|dx1|control_in[13]~23 (
// Equation(s):
// \my_processor|dx1|control_in[13]~23_combout  = (\my_processor|flush~1_combout  & (\my_processor|controls|control[13]~9_combout  & \my_processor|flush~0_combout ))

	.dataa(gnd),
	.datab(\my_processor|flush~1_combout ),
	.datac(\my_processor|controls|control[13]~9_combout ),
	.datad(\my_processor|flush~0_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|control_in[13]~23_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|control_in[13]~23 .lut_mask = 16'hC000;
defparam \my_processor|dx1|control_in[13]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N23
dffeas \my_processor|dx1|DXcontrol|dffe13|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|control_in[13]~23_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXcontrol|dffe13|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXcontrol|dffe13|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXcontrol|dffe13|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y30_N28
cycloneive_lcell_comb \my_processor|controls|control[14] (
// Equation(s):
// \my_processor|controls|control [14] = (!\my_processor|FD_IR1|dffe4|q~q  & (!\my_processor|FD_IR1|dffe3|q~q  & (\my_processor|FD_IR1|dffe2|q~q  & \my_processor|controls|control[15]~18_combout )))

	.dataa(\my_processor|FD_IR1|dffe4|q~q ),
	.datab(\my_processor|FD_IR1|dffe3|q~q ),
	.datac(\my_processor|FD_IR1|dffe2|q~q ),
	.datad(\my_processor|controls|control[15]~18_combout ),
	.cin(gnd),
	.combout(\my_processor|controls|control [14]),
	.cout());
// synopsys translate_off
defparam \my_processor|controls|control[14] .lut_mask = 16'h1000;
defparam \my_processor|controls|control[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y30_N0
cycloneive_lcell_comb \my_processor|dx1|control_in[14]~24 (
// Equation(s):
// \my_processor|dx1|control_in[14]~24_combout  = (\my_processor|flush~1_combout  & (\my_processor|flush~0_combout  & \my_processor|controls|control [14]))

	.dataa(\my_processor|flush~1_combout ),
	.datab(gnd),
	.datac(\my_processor|flush~0_combout ),
	.datad(\my_processor|controls|control [14]),
	.cin(gnd),
	.combout(\my_processor|dx1|control_in[14]~24_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|control_in[14]~24 .lut_mask = 16'hA000;
defparam \my_processor|dx1|control_in[14]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y30_N1
dffeas \my_processor|dx1|DXcontrol|dffe14|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|control_in[14]~24_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXcontrol|dffe14|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXcontrol|dffe14|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXcontrol|dffe14|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y30_N18
cycloneive_lcell_comb \my_processor|controls|control[15]~20 (
// Equation(s):
// \my_processor|controls|control[15]~20_combout  = (\my_processor|FD_IR1|dffe4|q~q  & (\my_processor|FD_IR1|dffe3|q~q  & (!\my_processor|FD_IR1|dffe2|q~q  & \my_processor|controls|control[15]~18_combout )))

	.dataa(\my_processor|FD_IR1|dffe4|q~q ),
	.datab(\my_processor|FD_IR1|dffe3|q~q ),
	.datac(\my_processor|FD_IR1|dffe2|q~q ),
	.datad(\my_processor|controls|control[15]~18_combout ),
	.cin(gnd),
	.combout(\my_processor|controls|control[15]~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|controls|control[15]~20 .lut_mask = 16'h0800;
defparam \my_processor|controls|control[15]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y30_N22
cycloneive_lcell_comb \my_processor|dx1|control_in[15]~25 (
// Equation(s):
// \my_processor|dx1|control_in[15]~25_combout  = (\my_processor|flush~1_combout  & (\my_processor|flush~0_combout  & \my_processor|controls|control[15]~20_combout ))

	.dataa(\my_processor|flush~1_combout ),
	.datab(gnd),
	.datac(\my_processor|flush~0_combout ),
	.datad(\my_processor|controls|control[15]~20_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|control_in[15]~25_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|control_in[15]~25 .lut_mask = 16'hA000;
defparam \my_processor|dx1|control_in[15]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y30_N23
dffeas \my_processor|dx1|DXcontrol|dffe15|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|control_in[15]~25_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXcontrol|dffe15|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXcontrol|dffe15|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXcontrol|dffe15|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N26
cycloneive_lcell_comb \my_processor|controls|control[20]~21 (
// Equation(s):
// \my_processor|controls|control[20]~21_combout  = \my_processor|FD_IR1|dffe29|q~q  $ (!\my_processor|FD_IR1|dffe31|q~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|FD_IR1|dffe29|q~q ),
	.datad(\my_processor|FD_IR1|dffe31|q~q ),
	.cin(gnd),
	.combout(\my_processor|controls|control[20]~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|controls|control[20]~21 .lut_mask = 16'hF00F;
defparam \my_processor|controls|control[20]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N0
cycloneive_lcell_comb \my_processor|controls|control[20]~22 (
// Equation(s):
// \my_processor|controls|control[20]~22_combout  = (\my_processor|controls|control[8]~16_combout ) # ((\my_processor|controls|control[18]~11_combout ) # ((\my_processor|controls|control[20]~21_combout  & \my_processor|controls|control[21]~6_combout )))

	.dataa(\my_processor|controls|control[20]~21_combout ),
	.datab(\my_processor|controls|control[8]~16_combout ),
	.datac(\my_processor|controls|control[21]~6_combout ),
	.datad(\my_processor|controls|control[18]~11_combout ),
	.cin(gnd),
	.combout(\my_processor|controls|control[20]~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|controls|control[20]~22 .lut_mask = 16'hFFEC;
defparam \my_processor|controls|control[20]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N12
cycloneive_lcell_comb \my_processor|dx1|control_in[20]~26 (
// Equation(s):
// \my_processor|dx1|control_in[20]~26_combout  = (\my_processor|controls|control[20]~22_combout  & (\my_processor|flush~1_combout  & \my_processor|flush~0_combout ))

	.dataa(gnd),
	.datab(\my_processor|controls|control[20]~22_combout ),
	.datac(\my_processor|flush~1_combout ),
	.datad(\my_processor|flush~0_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|control_in[20]~26_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|control_in[20]~26 .lut_mask = 16'hC000;
defparam \my_processor|dx1|control_in[20]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N13
dffeas \my_processor|dx1|DXcontrol|dffe20|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|control_in[20]~26_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXcontrol|dffe20|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXcontrol|dffe20|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXcontrol|dffe20|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y30_N16
cycloneive_lcell_comb \my_processor|dx1|control_in[22]~27 (
// Equation(s):
// \my_processor|dx1|control_in[22]~27_combout  = (\my_processor|flush~1_combout  & (\my_processor|flush~0_combout  & \my_processor|controls|control[22]~14_combout ))

	.dataa(\my_processor|flush~1_combout ),
	.datab(gnd),
	.datac(\my_processor|flush~0_combout ),
	.datad(\my_processor|controls|control[22]~14_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|control_in[22]~27_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|control_in[22]~27 .lut_mask = 16'hA000;
defparam \my_processor|dx1|control_in[22]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y30_N17
dffeas \my_processor|dx1|DXcontrol|dffe22|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|control_in[22]~27_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXcontrol|dffe22|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXcontrol|dffe22|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXcontrol|dffe22|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y30_N24
cycloneive_lcell_comb \my_processor|controls|control[23]~23 (
// Equation(s):
// \my_processor|controls|control[23]~23_combout  = (\my_processor|FD_IR1|dffe4|q~q  & (\my_processor|FD_IR1|dffe3|q~q  & (\my_processor|FD_IR1|dffe2|q~q  & \my_processor|controls|control[15]~18_combout )))

	.dataa(\my_processor|FD_IR1|dffe4|q~q ),
	.datab(\my_processor|FD_IR1|dffe3|q~q ),
	.datac(\my_processor|FD_IR1|dffe2|q~q ),
	.datad(\my_processor|controls|control[15]~18_combout ),
	.cin(gnd),
	.combout(\my_processor|controls|control[23]~23_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|controls|control[23]~23 .lut_mask = 16'h8000;
defparam \my_processor|controls|control[23]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y30_N2
cycloneive_lcell_comb \my_processor|dx1|control_in[23]~28 (
// Equation(s):
// \my_processor|dx1|control_in[23]~28_combout  = (\my_processor|flush~1_combout  & (\my_processor|flush~0_combout  & \my_processor|controls|control[23]~23_combout ))

	.dataa(\my_processor|flush~1_combout ),
	.datab(gnd),
	.datac(\my_processor|flush~0_combout ),
	.datad(\my_processor|controls|control[23]~23_combout ),
	.cin(gnd),
	.combout(\my_processor|dx1|control_in[23]~28_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dx1|control_in[23]~28 .lut_mask = 16'hA000;
defparam \my_processor|dx1|control_in[23]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y30_N3
dffeas \my_processor|dx1|DXcontrol|dffe23|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dx1|control_in[23]~28_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|dx1|DXcontrol|dffe23|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|dx1|DXcontrol|dffe23|q .is_wysiwyg = "true";
defparam \my_processor|dx1|DXcontrol|dffe23|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N16
cycloneive_lcell_comb \my_processor|controls|control[2] (
// Equation(s):
// \my_processor|controls|control [2] = (\my_processor|controls|control[5]~5_combout ) # ((\my_processor|controls|control [16]) # ((\my_processor|controls|control[13]~9_combout ) # (\my_processor|controls|control[24]~3_combout )))

	.dataa(\my_processor|controls|control[5]~5_combout ),
	.datab(\my_processor|controls|control [16]),
	.datac(\my_processor|controls|control[13]~9_combout ),
	.datad(\my_processor|controls|control[24]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|controls|control [2]),
	.cout());
// synopsys translate_off
defparam \my_processor|controls|control[2] .lut_mask = 16'hFFFE;
defparam \my_processor|controls|control[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N10
cycloneive_lcell_comb \my_processor|controls|control[10]~17 (
// Equation(s):
// \my_processor|controls|control[10]~17_combout  = ((!\my_processor|controls|WideNor0~0_combout  & !\my_processor|controls|control[5]~4_combout )) # (!\my_processor|FD_IR1|dffe29|q~q )

	.dataa(\my_processor|controls|WideNor0~0_combout ),
	.datab(gnd),
	.datac(\my_processor|controls|control[5]~4_combout ),
	.datad(\my_processor|FD_IR1|dffe29|q~q ),
	.cin(gnd),
	.combout(\my_processor|controls|control[10]~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|controls|control[10]~17 .lut_mask = 16'h05FF;
defparam \my_processor|controls|control[10]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y30_N20
cycloneive_lcell_comb \my_processor|controls|control[15]~19 (
// Equation(s):
// \my_processor|controls|control[15]~19_combout  = (\my_processor|FD_IR1|dffe4|q~q  & (\my_processor|FD_IR1|dffe3|q~q  & \my_processor|controls|control[15]~18_combout ))

	.dataa(\my_processor|FD_IR1|dffe4|q~q ),
	.datab(gnd),
	.datac(\my_processor|FD_IR1|dffe3|q~q ),
	.datad(\my_processor|controls|control[15]~18_combout ),
	.cin(gnd),
	.combout(\my_processor|controls|control[15]~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|controls|control[15]~19 .lut_mask = 16'hA000;
defparam \my_processor|controls|control[15]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N28
cycloneive_lcell_comb \my_processor|controls|control[24]~24 (
// Equation(s):
// \my_processor|controls|control[24]~24_combout  = (\my_processor|controls|control[24]~3_combout  & !\my_processor|FD_IR1|dffe29|q~q )

	.dataa(gnd),
	.datab(\my_processor|controls|control[24]~3_combout ),
	.datac(gnd),
	.datad(\my_processor|FD_IR1|dffe29|q~q ),
	.cin(gnd),
	.combout(\my_processor|controls|control[24]~24_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|controls|control[24]~24 .lut_mask = 16'h00CC;
defparam \my_processor|controls|control[24]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N2
cycloneive_lcell_comb \my_processor|controls|control[25]~25 (
// Equation(s):
// \my_processor|controls|control[25]~25_combout  = (\my_processor|FD_IR1|dffe29|q~q  & \my_processor|controls|control[24]~3_combout )

	.dataa(\my_processor|FD_IR1|dffe29|q~q ),
	.datab(gnd),
	.datac(\my_processor|controls|control[24]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|controls|control[25]~25_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|controls|control[25]~25 .lut_mask = 16'hA0A0;
defparam \my_processor|controls|control[25]~25 .sum_lutc_input = "datac";
// synopsys translate_on

assign data_writeReg[0] = \data_writeReg[0]~output_o ;

assign data_writeReg[1] = \data_writeReg[1]~output_o ;

assign data_writeReg[2] = \data_writeReg[2]~output_o ;

assign data_writeReg[3] = \data_writeReg[3]~output_o ;

assign data_writeReg[4] = \data_writeReg[4]~output_o ;

assign data_writeReg[5] = \data_writeReg[5]~output_o ;

assign data_writeReg[6] = \data_writeReg[6]~output_o ;

assign data_writeReg[7] = \data_writeReg[7]~output_o ;

assign data_writeReg[8] = \data_writeReg[8]~output_o ;

assign data_writeReg[9] = \data_writeReg[9]~output_o ;

assign data_writeReg[10] = \data_writeReg[10]~output_o ;

assign data_writeReg[11] = \data_writeReg[11]~output_o ;

assign data_writeReg[12] = \data_writeReg[12]~output_o ;

assign data_writeReg[13] = \data_writeReg[13]~output_o ;

assign data_writeReg[14] = \data_writeReg[14]~output_o ;

assign data_writeReg[15] = \data_writeReg[15]~output_o ;

assign data_writeReg[16] = \data_writeReg[16]~output_o ;

assign data_writeReg[17] = \data_writeReg[17]~output_o ;

assign data_writeReg[18] = \data_writeReg[18]~output_o ;

assign data_writeReg[19] = \data_writeReg[19]~output_o ;

assign data_writeReg[20] = \data_writeReg[20]~output_o ;

assign data_writeReg[21] = \data_writeReg[21]~output_o ;

assign data_writeReg[22] = \data_writeReg[22]~output_o ;

assign data_writeReg[23] = \data_writeReg[23]~output_o ;

assign data_writeReg[24] = \data_writeReg[24]~output_o ;

assign data_writeReg[25] = \data_writeReg[25]~output_o ;

assign data_writeReg[26] = \data_writeReg[26]~output_o ;

assign data_writeReg[27] = \data_writeReg[27]~output_o ;

assign data_writeReg[28] = \data_writeReg[28]~output_o ;

assign data_writeReg[29] = \data_writeReg[29]~output_o ;

assign data_writeReg[30] = \data_writeReg[30]~output_o ;

assign data_writeReg[31] = \data_writeReg[31]~output_o ;

assign ctrl_writeEnable = \ctrl_writeEnable~output_o ;

assign ctrl_writeReg[0] = \ctrl_writeReg[0]~output_o ;

assign ctrl_writeReg[1] = \ctrl_writeReg[1]~output_o ;

assign ctrl_writeReg[2] = \ctrl_writeReg[2]~output_o ;

assign ctrl_writeReg[3] = \ctrl_writeReg[3]~output_o ;

assign ctrl_writeReg[4] = \ctrl_writeReg[4]~output_o ;

assign wren = \wren~output_o ;

assign address_dmem[0] = \address_dmem[0]~output_o ;

assign address_dmem[1] = \address_dmem[1]~output_o ;

assign address_dmem[2] = \address_dmem[2]~output_o ;

assign address_dmem[3] = \address_dmem[3]~output_o ;

assign address_dmem[4] = \address_dmem[4]~output_o ;

assign address_dmem[5] = \address_dmem[5]~output_o ;

assign address_dmem[6] = \address_dmem[6]~output_o ;

assign address_dmem[7] = \address_dmem[7]~output_o ;

assign address_dmem[8] = \address_dmem[8]~output_o ;

assign address_dmem[9] = \address_dmem[9]~output_o ;

assign address_dmem[10] = \address_dmem[10]~output_o ;

assign address_dmem[11] = \address_dmem[11]~output_o ;

assign data[0] = \data[0]~output_o ;

assign data[1] = \data[1]~output_o ;

assign data[2] = \data[2]~output_o ;

assign data[3] = \data[3]~output_o ;

assign data[4] = \data[4]~output_o ;

assign data[5] = \data[5]~output_o ;

assign data[6] = \data[6]~output_o ;

assign data[7] = \data[7]~output_o ;

assign data[8] = \data[8]~output_o ;

assign data[9] = \data[9]~output_o ;

assign data[10] = \data[10]~output_o ;

assign data[11] = \data[11]~output_o ;

assign data[12] = \data[12]~output_o ;

assign data[13] = \data[13]~output_o ;

assign data[14] = \data[14]~output_o ;

assign data[15] = \data[15]~output_o ;

assign data[16] = \data[16]~output_o ;

assign data[17] = \data[17]~output_o ;

assign data[18] = \data[18]~output_o ;

assign data[19] = \data[19]~output_o ;

assign data[20] = \data[20]~output_o ;

assign data[21] = \data[21]~output_o ;

assign data[22] = \data[22]~output_o ;

assign data[23] = \data[23]~output_o ;

assign data[24] = \data[24]~output_o ;

assign data[25] = \data[25]~output_o ;

assign data[26] = \data[26]~output_o ;

assign data[27] = \data[27]~output_o ;

assign data[28] = \data[28]~output_o ;

assign data[29] = \data[29]~output_o ;

assign data[30] = \data[30]~output_o ;

assign data[31] = \data[31]~output_o ;

assign ctrl_readRegA[0] = \ctrl_readRegA[0]~output_o ;

assign ctrl_readRegA[1] = \ctrl_readRegA[1]~output_o ;

assign ctrl_readRegA[2] = \ctrl_readRegA[2]~output_o ;

assign ctrl_readRegA[3] = \ctrl_readRegA[3]~output_o ;

assign ctrl_readRegA[4] = \ctrl_readRegA[4]~output_o ;

assign ctrl_readRegB[0] = \ctrl_readRegB[0]~output_o ;

assign ctrl_readRegB[1] = \ctrl_readRegB[1]~output_o ;

assign ctrl_readRegB[2] = \ctrl_readRegB[2]~output_o ;

assign ctrl_readRegB[3] = \ctrl_readRegB[3]~output_o ;

assign ctrl_readRegB[4] = \ctrl_readRegB[4]~output_o ;

assign address_imem[0] = \address_imem[0]~output_o ;

assign address_imem[1] = \address_imem[1]~output_o ;

assign address_imem[2] = \address_imem[2]~output_o ;

assign address_imem[3] = \address_imem[3]~output_o ;

assign address_imem[4] = \address_imem[4]~output_o ;

assign address_imem[5] = \address_imem[5]~output_o ;

assign address_imem[6] = \address_imem[6]~output_o ;

assign address_imem[7] = \address_imem[7]~output_o ;

assign address_imem[8] = \address_imem[8]~output_o ;

assign address_imem[9] = \address_imem[9]~output_o ;

assign address_imem[10] = \address_imem[10]~output_o ;

assign address_imem[11] = \address_imem[11]~output_o ;

assign flush_overall = \flush_overall~output_o ;

assign opcode[0] = \opcode[0]~output_o ;

assign opcode[1] = \opcode[1]~output_o ;

assign opcode[2] = \opcode[2]~output_o ;

assign opcode[3] = \opcode[3]~output_o ;

assign opcode[4] = \opcode[4]~output_o ;

assign control[0] = \control[0]~output_o ;

assign control[1] = \control[1]~output_o ;

assign control[2] = \control[2]~output_o ;

assign control[3] = \control[3]~output_o ;

assign control[4] = \control[4]~output_o ;

assign control[5] = \control[5]~output_o ;

assign control[6] = \control[6]~output_o ;

assign control[7] = \control[7]~output_o ;

assign control[8] = \control[8]~output_o ;

assign control[9] = \control[9]~output_o ;

assign control[10] = \control[10]~output_o ;

assign control[11] = \control[11]~output_o ;

assign control[12] = \control[12]~output_o ;

assign control[13] = \control[13]~output_o ;

assign control[14] = \control[14]~output_o ;

assign control[15] = \control[15]~output_o ;

assign control[16] = \control[16]~output_o ;

assign control[17] = \control[17]~output_o ;

assign control[18] = \control[18]~output_o ;

assign control[19] = \control[19]~output_o ;

assign control[20] = \control[20]~output_o ;

assign control[21] = \control[21]~output_o ;

assign control[22] = \control[22]~output_o ;

assign control[23] = \control[23]~output_o ;

assign control[24] = \control[24]~output_o ;

assign control[25] = \control[25]~output_o ;

assign control[26] = \control[26]~output_o ;

assign control[27] = \control[27]~output_o ;

assign control[28] = \control[28]~output_o ;

assign control[29] = \control[29]~output_o ;

assign control[30] = \control[30]~output_o ;

assign control[31] = \control[31]~output_o ;

assign control_prev[0] = \control_prev[0]~output_o ;

assign control_prev[1] = \control_prev[1]~output_o ;

assign control_prev[2] = \control_prev[2]~output_o ;

assign control_prev[3] = \control_prev[3]~output_o ;

assign control_prev[4] = \control_prev[4]~output_o ;

assign control_prev[5] = \control_prev[5]~output_o ;

assign control_prev[6] = \control_prev[6]~output_o ;

assign control_prev[7] = \control_prev[7]~output_o ;

assign control_prev[8] = \control_prev[8]~output_o ;

assign control_prev[9] = \control_prev[9]~output_o ;

assign control_prev[10] = \control_prev[10]~output_o ;

assign control_prev[11] = \control_prev[11]~output_o ;

assign control_prev[12] = \control_prev[12]~output_o ;

assign control_prev[13] = \control_prev[13]~output_o ;

assign control_prev[14] = \control_prev[14]~output_o ;

assign control_prev[15] = \control_prev[15]~output_o ;

assign control_prev[16] = \control_prev[16]~output_o ;

assign control_prev[17] = \control_prev[17]~output_o ;

assign control_prev[18] = \control_prev[18]~output_o ;

assign control_prev[19] = \control_prev[19]~output_o ;

assign control_prev[20] = \control_prev[20]~output_o ;

assign control_prev[21] = \control_prev[21]~output_o ;

assign control_prev[22] = \control_prev[22]~output_o ;

assign control_prev[23] = \control_prev[23]~output_o ;

assign control_prev[24] = \control_prev[24]~output_o ;

assign control_prev[25] = \control_prev[25]~output_o ;

assign control_prev[26] = \control_prev[26]~output_o ;

assign control_prev[27] = \control_prev[27]~output_o ;

assign control_prev[28] = \control_prev[28]~output_o ;

assign control_prev[29] = \control_prev[29]~output_o ;

assign control_prev[30] = \control_prev[30]~output_o ;

assign control_prev[31] = \control_prev[31]~output_o ;

assign reg3[0] = \reg3[0]~output_o ;

assign reg3[1] = \reg3[1]~output_o ;

assign reg3[2] = \reg3[2]~output_o ;

assign reg3[3] = \reg3[3]~output_o ;

assign reg3[4] = \reg3[4]~output_o ;

assign reg3[5] = \reg3[5]~output_o ;

assign reg3[6] = \reg3[6]~output_o ;

assign reg3[7] = \reg3[7]~output_o ;

assign reg3[8] = \reg3[8]~output_o ;

assign reg3[9] = \reg3[9]~output_o ;

assign reg3[10] = \reg3[10]~output_o ;

assign reg3[11] = \reg3[11]~output_o ;

assign reg3[12] = \reg3[12]~output_o ;

assign reg3[13] = \reg3[13]~output_o ;

assign reg3[14] = \reg3[14]~output_o ;

assign reg3[15] = \reg3[15]~output_o ;

assign reg3[16] = \reg3[16]~output_o ;

assign reg3[17] = \reg3[17]~output_o ;

assign reg3[18] = \reg3[18]~output_o ;

assign reg3[19] = \reg3[19]~output_o ;

assign reg3[20] = \reg3[20]~output_o ;

assign reg3[21] = \reg3[21]~output_o ;

assign reg3[22] = \reg3[22]~output_o ;

assign reg3[23] = \reg3[23]~output_o ;

assign reg3[24] = \reg3[24]~output_o ;

assign reg3[25] = \reg3[25]~output_o ;

assign reg3[26] = \reg3[26]~output_o ;

assign reg3[27] = \reg3[27]~output_o ;

assign reg3[28] = \reg3[28]~output_o ;

assign reg3[29] = \reg3[29]~output_o ;

assign reg3[30] = \reg3[30]~output_o ;

assign reg3[31] = \reg3[31]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
