0.7
2020.2
Oct 13 2023
20:47:58
C:/Users/USER/Desktop/ML_DSA_syn_new/IMP4/MLDSA/MLDSA.sim/sim_1/synth/timing/xsim/MLDSA_AXI_Top_tb_time_synth.v,1747484830,verilog,,C:/Users/USER/Desktop/ML_DSA_syn_new/IMP4/MLDSA/MLDSA.srcs/sim_1/imports/MLDSA/MLDSA_tb.v,,AXI4_Lite_Slave;Address_generate;Address_generate_0;Address_generate_1;Address_generate_2;BU;BU_10;BU_11;BU_5;BU_6;BU_7;BU_8;BU_9;CONTR;CONTR__parameterized0;CONTR__parameterized1;CONTR__parameterized2;CONTR__parameterized3;CONTR__parameterized4;CONTR__parameterized5;Controller;Data_Mem;Data_Path;Decoder;Decomposer;Encoder;F_Permutation;Keccak;Keccak_Ctrl;MLDSA;MLDSA_AXI_Top;Modular_Reduction;Modular_Reduction_12;Modular_Reduction_13;Modular_Reduction_15;Modular_Reduction_19;Modular_Reduction_23;Modular_Reduction_27;Modular_Reduction_3;Modular_Reduction_31;Modular_Reduction_35;Modular_Reduction_39;Modular_Reduction_43;NTT;PWM;Padder;RU;RU__parameterized0;RU__parameterized1;RU__parameterized2;RU__parameterized3;RU__parameterized4;RU__parameterized5;SampleInBall;Sampler;Ture_Dual_Port_RAM_23x1024;Ture_Dual_Port_RAM_23x1024_HD11;Ture_Dual_Port_RAM_23x1024_HD18;Ture_Dual_Port_RAM_23x1024_HD25;Ture_Dual_Port_RAM_23x1024_HD32;Ture_Dual_Port_RAM_23x1024_HD39;Ture_Dual_Port_RAM_23x1024_HD46;Ture_Dual_Port_RAM_23x1024_HD53;Ture_Dual_Port_RAM_23x1024_HD60;Ture_Dual_Port_RAM_23x1024_HD67;Ture_Dual_Port_RAM_23x1024_HD74;Ture_Dual_Port_RAM_23x1024_blk_mem_gen_generic_cstr;Ture_Dual_Port_RAM_23x1024_blk_mem_gen_generic_cstr_HD15;Ture_Dual_Port_RAM_23x1024_blk_mem_gen_generic_cstr_HD22;Ture_Dual_Port_RAM_23x1024_blk_mem_gen_generic_cstr_HD29;Ture_Dual_Port_RAM_23x1024_blk_mem_gen_generic_cstr_HD36;Ture_Dual_Port_RAM_23x1024_blk_mem_gen_generic_cstr_HD43;Ture_Dual_Port_RAM_23x1024_blk_mem_gen_generic_cstr_HD50;Ture_Dual_Port_RAM_23x1024_blk_mem_gen_generic_cstr_HD57;Ture_Dual_Port_RAM_23x1024_blk_mem_gen_generic_cstr_HD64;Ture_Dual_Port_RAM_23x1024_blk_mem_gen_generic_cstr_HD71;Ture_Dual_Port_RAM_23x1024_blk_mem_gen_generic_cstr_HD78;Ture_Dual_Port_RAM_23x1024_blk_mem_gen_prim_width;Ture_Dual_Port_RAM_23x1024_blk_mem_gen_prim_width_HD16;Ture_Dual_Port_RAM_23x1024_blk_mem_gen_prim_width_HD23;Ture_Dual_Port_RAM_23x1024_blk_mem_gen_prim_width_HD30;Ture_Dual_Port_RAM_23x1024_blk_mem_gen_prim_width_HD37;Ture_Dual_Port_RAM_23x1024_blk_mem_gen_prim_width_HD44;Ture_Dual_Port_RAM_23x1024_blk_mem_gen_prim_width_HD51;Ture_Dual_Port_RAM_23x1024_blk_mem_gen_prim_width_HD58;Ture_Dual_Port_RAM_23x1024_blk_mem_gen_prim_width_HD65;Ture_Dual_Port_RAM_23x1024_blk_mem_gen_prim_width_HD72;Ture_Dual_Port_RAM_23x1024_blk_mem_gen_prim_width_HD79;Ture_Dual_Port_RAM_23x1024_blk_mem_gen_prim_wrapper_init;Ture_Dual_Port_RAM_23x1024_blk_mem_gen_prim_wrapper_init_HD17;Ture_Dual_Port_RAM_23x1024_blk_mem_gen_prim_wrapper_init_HD24;Ture_Dual_Port_RAM_23x1024_blk_mem_gen_prim_wrapper_init_HD31;Ture_Dual_Port_RAM_23x1024_blk_mem_gen_prim_wrapper_init_HD38;Ture_Dual_Port_RAM_23x1024_blk_mem_gen_prim_wrapper_init_HD45;Ture_Dual_Port_RAM_23x1024_blk_mem_gen_prim_wrapper_init_HD52;Ture_Dual_Port_RAM_23x1024_blk_mem_gen_prim_wrapper_init_HD59;Ture_Dual_Port_RAM_23x1024_blk_mem_gen_prim_wrapper_init_HD66;Ture_Dual_Port_RAM_23x1024_blk_mem_gen_prim_wrapper_init_HD73;Ture_Dual_Port_RAM_23x1024_blk_mem_gen_prim_wrapper_init_HD80;Ture_Dual_Port_RAM_23x1024_blk_mem_gen_top;Ture_Dual_Port_RAM_23x1024_blk_mem_gen_top_HD14;Ture_Dual_Port_RAM_23x1024_blk_mem_gen_top_HD21;Ture_Dual_Port_RAM_23x1024_blk_mem_gen_top_HD28;Ture_Dual_Port_RAM_23x1024_blk_mem_gen_top_HD35;Ture_Dual_Port_RAM_23x1024_blk_mem_gen_top_HD42;Ture_Dual_Port_RAM_23x1024_blk_mem_gen_top_HD49;Ture_Dual_Port_RAM_23x1024_blk_mem_gen_top_HD56;Ture_Dual_Port_RAM_23x1024_blk_mem_gen_top_HD63;Ture_Dual_Port_RAM_23x1024_blk_mem_gen_top_HD70;Ture_Dual_Port_RAM_23x1024_blk_mem_gen_top_HD77;Ture_Dual_Port_RAM_23x1024_blk_mem_gen_v8_4_7;Ture_Dual_Port_RAM_23x1024_blk_mem_gen_v8_4_7_HD12;Ture_Dual_Port_RAM_23x1024_blk_mem_gen_v8_4_7_HD19;Ture_Dual_Port_RAM_23x1024_blk_mem_gen_v8_4_7_HD26;Ture_Dual_Port_RAM_23x1024_blk_mem_gen_v8_4_7_HD33;Ture_Dual_Port_RAM_23x1024_blk_mem_gen_v8_4_7_HD40;Ture_Dual_Port_RAM_23x1024_blk_mem_gen_v8_4_7_HD47;Ture_Dual_Port_RAM_23x1024_blk_mem_gen_v8_4_7_HD54;Ture_Dual_Port_RAM_23x1024_blk_mem_gen_v8_4_7_HD61;Ture_Dual_Port_RAM_23x1024_blk_mem_gen_v8_4_7_HD68;Ture_Dual_Port_RAM_23x1024_blk_mem_gen_v8_4_7_HD75;Ture_Dual_Port_RAM_23x1024_blk_mem_gen_v8_4_7_synth;Ture_Dual_Port_RAM_23x1024_blk_mem_gen_v8_4_7_synth_HD13;Ture_Dual_Port_RAM_23x1024_blk_mem_gen_v8_4_7_synth_HD20;Ture_Dual_Port_RAM_23x1024_blk_mem_gen_v8_4_7_synth_HD27;Ture_Dual_Port_RAM_23x1024_blk_mem_gen_v8_4_7_synth_HD34;Ture_Dual_Port_RAM_23x1024_blk_mem_gen_v8_4_7_synth_HD41;Ture_Dual_Port_RAM_23x1024_blk_mem_gen_v8_4_7_synth_HD48;Ture_Dual_Port_RAM_23x1024_blk_mem_gen_v8_4_7_synth_HD55;Ture_Dual_Port_RAM_23x1024_blk_mem_gen_v8_4_7_synth_HD62;Ture_Dual_Port_RAM_23x1024_blk_mem_gen_v8_4_7_synth_HD69;Ture_Dual_Port_RAM_23x1024_blk_mem_gen_v8_4_7_synth_HD76;Ture_Dual_Port_RAM_23x4096;Ture_Dual_Port_RAM_23x4096_blk_mem_gen_generic_cstr;Ture_Dual_Port_RAM_23x4096_blk_mem_gen_prim_width;Ture_Dual_Port_RAM_23x4096_blk_mem_gen_prim_width__parameterized0;Ture_Dual_Port_RAM_23x4096_blk_mem_gen_prim_width__parameterized1;Ture_Dual_Port_RAM_23x4096_blk_mem_gen_prim_wrapper_init;Ture_Dual_Port_RAM_23x4096_blk_mem_gen_prim_wrapper_init__parameterized0;Ture_Dual_Port_RAM_23x4096_blk_mem_gen_prim_wrapper_init__parameterized1;Ture_Dual_Port_RAM_23x4096_blk_mem_gen_top;Ture_Dual_Port_RAM_23x4096_blk_mem_gen_v8_4_7;Ture_Dual_Port_RAM_23x4096_blk_mem_gen_v8_4_7_synth;Ture_Dual_Port_RAM_64x16;Ture_Dual_Port_RAM_64x16_HD82;Ture_Dual_Port_RAM_64x16_blk_mem_gen_generic_cstr;Ture_Dual_Port_RAM_64x16_blk_mem_gen_generic_cstr_HD86;Ture_Dual_Port_RAM_64x16_blk_mem_gen_prim_width;Ture_Dual_Port_RAM_64x16_blk_mem_gen_prim_width_HD87;Ture_Dual_Port_RAM_64x16_blk_mem_gen_prim_width__parameterized0;Ture_Dual_Port_RAM_64x16_blk_mem_gen_prim_width__parameterized0_HD89;Ture_Dual_Port_RAM_64x16_blk_mem_gen_prim_wrapper_init;Ture_Dual_Port_RAM_64x16_blk_mem_gen_prim_wrapper_init_HD88;Ture_Dual_Port_RAM_64x16_blk_mem_gen_prim_wrapper_init__parameterized0;Ture_Dual_Port_RAM_64x16_blk_mem_gen_prim_wrapper_init__parameterized0_HD90;Ture_Dual_Port_RAM_64x16_blk_mem_gen_top;Ture_Dual_Port_RAM_64x16_blk_mem_gen_top_HD85;Ture_Dual_Port_RAM_64x16_blk_mem_gen_v8_4_7;Ture_Dual_Port_RAM_64x16_blk_mem_gen_v8_4_7_HD83;Ture_Dual_Port_RAM_64x16_blk_mem_gen_v8_4_7_synth;Ture_Dual_Port_RAM_64x16_blk_mem_gen_v8_4_7_synth_HD84;coeff_decomposer;coeff_decomposer_45;glbl;makehint;mod_add;mod_add_14;mod_add_16;mod_add_20;mod_add_24;mod_add_28;mod_add_32;mod_add_36;mod_add_4;mod_add_40;mod_mul;mod_mul_17;mod_mul_21;mod_mul_25;mod_mul_29;mod_mul_33;mod_mul_37;mod_mul_41;mod_sub;mod_sub_18;mod_sub_22;mod_sub_26;mod_sub_30;mod_sub_34;mod_sub_38;mod_sub_42;round_A;uncenter_coeff;uncenter_coeff_44;usehint,,,,,,,,
C:/Users/USER/Desktop/ML_DSA_syn_new/IMP4/MLDSA/MLDSA.srcs/sim_1/imports/MLDSA/MLDSA_tb.v,1747474722,verilog,,,,MLDSA_AXI_Top_tb,,,,,,,,
