{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1578489614455 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1578489614459 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 08 22:20:14 2020 " "Processing started: Wed Jan 08 22:20:14 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1578489614459 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578489614459 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pass4 -c pass4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off pass4 -c pass4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578489614459 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1578489615146 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1578489615146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "switch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file switch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SWITCH-RTL " "Found design unit 1: SWITCH-RTL" {  } { { "switch.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/switch.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578489624620 ""} { "Info" "ISGN_ENTITY_NAME" "1 SWITCH " "Found entity 1: SWITCH" {  } { { "switch.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/switch.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578489624620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578489624620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pass4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pass4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PASS4-RTL " "Found design unit 1: PASS4-RTL" {  } { { "pass4.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/pass4.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578489624624 ""} { "Info" "ISGN_ENTITY_NAME" "1 PASS4 " "Found entity 1: PASS4" {  } { { "pass4.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/pass4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578489624624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578489624624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leddec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file leddec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LEDDEC-RTL " "Found design unit 1: LEDDEC-RTL" {  } { { "leddec.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/leddec.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578489624626 ""} { "Info" "ISGN_ENTITY_NAME" "1 LEDDEC " "Found entity 1: LEDDEC" {  } { { "leddec.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/leddec.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578489624626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578489624626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdown.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clockdown.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLKDOWN-RTL " "Found design unit 1: CLKDOWN-RTL" {  } { { "clockDown.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/clockDown.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578489624628 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLKDOWN " "Found entity 1: CLKDOWN" {  } { { "clockDown.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/clockDown.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578489624628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578489624628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONTROL-RTL " "Found design unit 1: CONTROL-RTL" {  } { { "control.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/control.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578489624630 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONTROL " "Found entity 1: CONTROL" {  } { { "control.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/control.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578489624630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578489624630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "disp_ctl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file disp_ctl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DISP_CTL-RTL " "Found design unit 1: DISP_CTL-RTL" {  } { { "disp_ctl.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/disp_ctl.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578489624632 ""} { "Info" "ISGN_ENTITY_NAME" "1 DISP_CTL " "Found entity 1: DISP_CTL" {  } { { "disp_ctl.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/disp_ctl.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578489624632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578489624632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "changer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file changer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CHANGER-RTL " "Found design unit 1: CHANGER-RTL" {  } { { "changer.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/changer.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578489624634 ""} { "Info" "ISGN_ENTITY_NAME" "1 CHANGER " "Found entity 1: CHANGER" {  } { { "changer.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/changer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578489624634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578489624634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DATAPATH-RTL " "Found design unit 1: DATAPATH-RTL" {  } { { "datapath.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/datapath.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578489624637 ""} { "Info" "ISGN_ENTITY_NAME" "1 DATAPATH " "Found entity 1: DATAPATH" {  } { { "datapath.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/datapath.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578489624637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578489624637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "validation.vhd 2 1 " "Found 2 design units, including 1 entities, in source file validation.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VALIDATION-RTL " "Found design unit 1: VALIDATION-RTL" {  } { { "validation.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/validation.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578489624639 ""} { "Info" "ISGN_ENTITY_NAME" "1 VALIDATION " "Found entity 1: VALIDATION" {  } { { "validation.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/validation.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578489624639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578489624639 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pass4 " "Elaborating entity \"pass4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1578489624715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLKDOWN CLKDOWN:U1 " "Elaborating entity \"CLKDOWN\" for hierarchy \"CLKDOWN:U1\"" {  } { { "pass4.vhd" "U1" { Text "F:/Documents/PASSCODE_FPGA/pass4.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578489624769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SWITCH SWITCH:U2 " "Elaborating entity \"SWITCH\" for hierarchy \"SWITCH:U2\"" {  } { { "pass4.vhd" "U2" { Text "F:/Documents/PASSCODE_FPGA/pass4.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578489624786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTROL CONTROL:U3 " "Elaborating entity \"CONTROL\" for hierarchy \"CONTROL:U3\"" {  } { { "pass4.vhd" "U3" { Text "F:/Documents/PASSCODE_FPGA/pass4.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578489624796 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "NEXT_STATE control.vhd(39) " "VHDL Process Statement warning at control.vhd(39): inferring latch(es) for signal or variable \"NEXT_STATE\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/control.vhd" 39 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1578489624797 "|pass4|CONTROL:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEXT_STATE.UNLOCK_ST control.vhd(39) " "Inferred latch for \"NEXT_STATE.UNLOCK_ST\" at control.vhd(39)" {  } { { "control.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/control.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578489624798 "|pass4|CONTROL:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEXT_STATE.DEC_ST control.vhd(39) " "Inferred latch for \"NEXT_STATE.DEC_ST\" at control.vhd(39)" {  } { { "control.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/control.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578489624798 "|pass4|CONTROL:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEXT_STATE.INC_ST control.vhd(39) " "Inferred latch for \"NEXT_STATE.INC_ST\" at control.vhd(39)" {  } { { "control.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/control.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578489624798 "|pass4|CONTROL:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEXT_STATE.LEFT_ST control.vhd(39) " "Inferred latch for \"NEXT_STATE.LEFT_ST\" at control.vhd(39)" {  } { { "control.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/control.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578489624798 "|pass4|CONTROL:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEXT_STATE.RIGHT_ST control.vhd(39) " "Inferred latch for \"NEXT_STATE.RIGHT_ST\" at control.vhd(39)" {  } { { "control.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/control.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578489624798 "|pass4|CONTROL:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEXT_STATE.DIGIT_ST control.vhd(39) " "Inferred latch for \"NEXT_STATE.DIGIT_ST\" at control.vhd(39)" {  } { { "control.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/control.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578489624798 "|pass4|CONTROL:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEXT_STATE.VALUE_ST control.vhd(39) " "Inferred latch for \"NEXT_STATE.VALUE_ST\" at control.vhd(39)" {  } { { "control.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/control.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578489624798 "|pass4|CONTROL:U3"}
{ "Info" "IVRFX_VRFX_FSM_HAS_UNCLEAN_RESET" "CURRENT_STATE " "Can't recognize finite state machine \"CURRENT_STATE\" because it has a complex reset state" {  } {  } 0 10018 "Can't recognize finite state machine \"%1!s!\" because it has a complex reset state" 0 0 "Analysis & Synthesis" 0 -1 1578489624799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DATAPATH DATAPATH:U4 " "Elaborating entity \"DATAPATH\" for hierarchy \"DATAPATH:U4\"" {  } { { "pass4.vhd" "U4" { Text "F:/Documents/PASSCODE_FPGA/pass4.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578489624810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CHANGER DATAPATH:U4\|CHANGER:U1 " "Elaborating entity \"CHANGER\" for hierarchy \"DATAPATH:U4\|CHANGER:U1\"" {  } { { "datapath.vhd" "U1" { Text "F:/Documents/PASSCODE_FPGA/datapath.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578489624826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VALIDATION DATAPATH:U4\|VALIDATION:U2 " "Elaborating entity \"VALIDATION\" for hierarchy \"DATAPATH:U4\|VALIDATION:U2\"" {  } { { "datapath.vhd" "U2" { Text "F:/Documents/PASSCODE_FPGA/datapath.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578489624842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DISP_CTL DATAPATH:U4\|DISP_CTL:U3 " "Elaborating entity \"DISP_CTL\" for hierarchy \"DATAPATH:U4\|DISP_CTL:U3\"" {  } { { "datapath.vhd" "U3" { Text "F:/Documents/PASSCODE_FPGA/datapath.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578489624854 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NUM disp_ctl.vhd(39) " "VHDL Process Statement warning at disp_ctl.vhd(39): signal \"NUM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "disp_ctl.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/disp_ctl.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1578489624855 "|pass4|DATAPATH:U4|DISP_CTL:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NUM disp_ctl.vhd(40) " "VHDL Process Statement warning at disp_ctl.vhd(40): signal \"NUM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "disp_ctl.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/disp_ctl.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1578489624855 "|pass4|DATAPATH:U4|DISP_CTL:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NUM disp_ctl.vhd(41) " "VHDL Process Statement warning at disp_ctl.vhd(41): signal \"NUM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "disp_ctl.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/disp_ctl.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1578489624855 "|pass4|DATAPATH:U4|DISP_CTL:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NUM disp_ctl.vhd(42) " "VHDL Process Statement warning at disp_ctl.vhd(42): signal \"NUM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "disp_ctl.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/disp_ctl.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1578489624855 "|pass4|DATAPATH:U4|DISP_CTL:U3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DISP0 disp_ctl.vhd(22) " "VHDL Process Statement warning at disp_ctl.vhd(22): inferring latch(es) for signal or variable \"DISP0\", which holds its previous value in one or more paths through the process" {  } { { "disp_ctl.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/disp_ctl.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1578489624855 "|pass4|DATAPATH:U4|DISP_CTL:U3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DISP1 disp_ctl.vhd(22) " "VHDL Process Statement warning at disp_ctl.vhd(22): inferring latch(es) for signal or variable \"DISP1\", which holds its previous value in one or more paths through the process" {  } { { "disp_ctl.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/disp_ctl.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1578489624855 "|pass4|DATAPATH:U4|DISP_CTL:U3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DISP2 disp_ctl.vhd(22) " "VHDL Process Statement warning at disp_ctl.vhd(22): inferring latch(es) for signal or variable \"DISP2\", which holds its previous value in one or more paths through the process" {  } { { "disp_ctl.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/disp_ctl.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1578489624855 "|pass4|DATAPATH:U4|DISP_CTL:U3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DISP3 disp_ctl.vhd(22) " "VHDL Process Statement warning at disp_ctl.vhd(22): inferring latch(es) for signal or variable \"DISP3\", which holds its previous value in one or more paths through the process" {  } { { "disp_ctl.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/disp_ctl.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1578489624855 "|pass4|DATAPATH:U4|DISP_CTL:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP3\[0\] disp_ctl.vhd(22) " "Inferred latch for \"DISP3\[0\]\" at disp_ctl.vhd(22)" {  } { { "disp_ctl.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/disp_ctl.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578489624856 "|pass4|DATAPATH:U4|DISP_CTL:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP3\[1\] disp_ctl.vhd(22) " "Inferred latch for \"DISP3\[1\]\" at disp_ctl.vhd(22)" {  } { { "disp_ctl.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/disp_ctl.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578489624856 "|pass4|DATAPATH:U4|DISP_CTL:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP3\[2\] disp_ctl.vhd(22) " "Inferred latch for \"DISP3\[2\]\" at disp_ctl.vhd(22)" {  } { { "disp_ctl.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/disp_ctl.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578489624856 "|pass4|DATAPATH:U4|DISP_CTL:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP3\[3\] disp_ctl.vhd(22) " "Inferred latch for \"DISP3\[3\]\" at disp_ctl.vhd(22)" {  } { { "disp_ctl.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/disp_ctl.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578489624856 "|pass4|DATAPATH:U4|DISP_CTL:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP2\[0\] disp_ctl.vhd(22) " "Inferred latch for \"DISP2\[0\]\" at disp_ctl.vhd(22)" {  } { { "disp_ctl.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/disp_ctl.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578489624856 "|pass4|DATAPATH:U4|DISP_CTL:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP2\[1\] disp_ctl.vhd(22) " "Inferred latch for \"DISP2\[1\]\" at disp_ctl.vhd(22)" {  } { { "disp_ctl.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/disp_ctl.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578489624856 "|pass4|DATAPATH:U4|DISP_CTL:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP2\[2\] disp_ctl.vhd(22) " "Inferred latch for \"DISP2\[2\]\" at disp_ctl.vhd(22)" {  } { { "disp_ctl.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/disp_ctl.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578489624856 "|pass4|DATAPATH:U4|DISP_CTL:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP2\[3\] disp_ctl.vhd(22) " "Inferred latch for \"DISP2\[3\]\" at disp_ctl.vhd(22)" {  } { { "disp_ctl.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/disp_ctl.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578489624856 "|pass4|DATAPATH:U4|DISP_CTL:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP1\[0\] disp_ctl.vhd(22) " "Inferred latch for \"DISP1\[0\]\" at disp_ctl.vhd(22)" {  } { { "disp_ctl.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/disp_ctl.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578489624856 "|pass4|DATAPATH:U4|DISP_CTL:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP1\[1\] disp_ctl.vhd(22) " "Inferred latch for \"DISP1\[1\]\" at disp_ctl.vhd(22)" {  } { { "disp_ctl.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/disp_ctl.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578489624856 "|pass4|DATAPATH:U4|DISP_CTL:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP1\[2\] disp_ctl.vhd(22) " "Inferred latch for \"DISP1\[2\]\" at disp_ctl.vhd(22)" {  } { { "disp_ctl.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/disp_ctl.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578489624857 "|pass4|DATAPATH:U4|DISP_CTL:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP1\[3\] disp_ctl.vhd(22) " "Inferred latch for \"DISP1\[3\]\" at disp_ctl.vhd(22)" {  } { { "disp_ctl.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/disp_ctl.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578489624857 "|pass4|DATAPATH:U4|DISP_CTL:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP0\[0\] disp_ctl.vhd(22) " "Inferred latch for \"DISP0\[0\]\" at disp_ctl.vhd(22)" {  } { { "disp_ctl.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/disp_ctl.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578489624857 "|pass4|DATAPATH:U4|DISP_CTL:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP0\[1\] disp_ctl.vhd(22) " "Inferred latch for \"DISP0\[1\]\" at disp_ctl.vhd(22)" {  } { { "disp_ctl.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/disp_ctl.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578489624857 "|pass4|DATAPATH:U4|DISP_CTL:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP0\[2\] disp_ctl.vhd(22) " "Inferred latch for \"DISP0\[2\]\" at disp_ctl.vhd(22)" {  } { { "disp_ctl.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/disp_ctl.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578489624857 "|pass4|DATAPATH:U4|DISP_CTL:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP0\[3\] disp_ctl.vhd(22) " "Inferred latch for \"DISP0\[3\]\" at disp_ctl.vhd(22)" {  } { { "disp_ctl.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/disp_ctl.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578489624857 "|pass4|DATAPATH:U4|DISP_CTL:U3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LEDDEC DATAPATH:U4\|LEDDEC:U4 " "Elaborating entity \"LEDDEC\" for hierarchy \"DATAPATH:U4\|LEDDEC:U4\"" {  } { { "datapath.vhd" "U4" { Text "F:/Documents/PASSCODE_FPGA/datapath.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578489624881 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1578489625467 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "DATAPATH:U4\|DISP_CTL:U3\|DISP0\[1\] DATAPATH:U4\|DISP_CTL:U3\|DISP0\[0\] " "Duplicate LATCH primitive \"DATAPATH:U4\|DISP_CTL:U3\|DISP0\[1\]\" merged with LATCH primitive \"DATAPATH:U4\|DISP_CTL:U3\|DISP0\[0\]\"" {  } { { "disp_ctl.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/disp_ctl.vhd" 22 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1578489625521 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "DATAPATH:U4\|DISP_CTL:U3\|DISP1\[1\] DATAPATH:U4\|DISP_CTL:U3\|DISP1\[0\] " "Duplicate LATCH primitive \"DATAPATH:U4\|DISP_CTL:U3\|DISP1\[1\]\" merged with LATCH primitive \"DATAPATH:U4\|DISP_CTL:U3\|DISP1\[0\]\"" {  } { { "disp_ctl.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/disp_ctl.vhd" 22 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1578489625521 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "DATAPATH:U4\|DISP_CTL:U3\|DISP2\[1\] DATAPATH:U4\|DISP_CTL:U3\|DISP2\[0\] " "Duplicate LATCH primitive \"DATAPATH:U4\|DISP_CTL:U3\|DISP2\[1\]\" merged with LATCH primitive \"DATAPATH:U4\|DISP_CTL:U3\|DISP2\[0\]\"" {  } { { "disp_ctl.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/disp_ctl.vhd" 22 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1578489625521 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "DATAPATH:U4\|DISP_CTL:U3\|DISP3\[0\] DATAPATH:U4\|DISP_CTL:U3\|DISP3\[1\] " "Duplicate LATCH primitive \"DATAPATH:U4\|DISP_CTL:U3\|DISP3\[0\]\" merged with LATCH primitive \"DATAPATH:U4\|DISP_CTL:U3\|DISP3\[1\]\"" {  } { { "disp_ctl.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/disp_ctl.vhd" 22 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1578489625521 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1578489625521 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DATAPATH:U4\|DISP_CTL:U3\|DISP0\[0\] " "Latch DATAPATH:U4\|DISP_CTL:U3\|DISP0\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DATAPATH:U4\|VALIDATION:U2\|UNLOCK_N " "Ports D and ENA on the latch are fed by the same signal DATAPATH:U4\|VALIDATION:U2\|UNLOCK_N" {  } { { "validation.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/validation.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1578489625522 ""}  } { { "disp_ctl.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/disp_ctl.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1578489625522 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DATAPATH:U4\|DISP_CTL:U3\|DISP1\[0\] " "Latch DATAPATH:U4\|DISP_CTL:U3\|DISP1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DATAPATH:U4\|VALIDATION:U2\|UNLOCK_N " "Ports D and ENA on the latch are fed by the same signal DATAPATH:U4\|VALIDATION:U2\|UNLOCK_N" {  } { { "validation.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/validation.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1578489625522 ""}  } { { "disp_ctl.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/disp_ctl.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1578489625522 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DATAPATH:U4\|DISP_CTL:U3\|DISP2\[0\] " "Latch DATAPATH:U4\|DISP_CTL:U3\|DISP2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DATAPATH:U4\|VALIDATION:U2\|UNLOCK_N " "Ports D and ENA on the latch are fed by the same signal DATAPATH:U4\|VALIDATION:U2\|UNLOCK_N" {  } { { "validation.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/validation.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1578489625522 ""}  } { { "disp_ctl.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/disp_ctl.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1578489625522 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DATAPATH:U4\|DISP_CTL:U3\|DISP3\[1\] " "Latch DATAPATH:U4\|DISP_CTL:U3\|DISP3\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DATAPATH:U4\|VALIDATION:U2\|UNLOCK_N " "Ports D and ENA on the latch are fed by the same signal DATAPATH:U4\|VALIDATION:U2\|UNLOCK_N" {  } { { "validation.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/validation.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1578489625522 ""}  } { { "disp_ctl.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/disp_ctl.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1578489625522 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROL:U3\|NEXT_STATE.DEC_ST_139 " "Latch CONTROL:U3\|NEXT_STATE.DEC_ST_139 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CONTROL:U3\|CURRENT_STATE.VALUE_ST " "Ports D and ENA on the latch are fed by the same signal CONTROL:U3\|CURRENT_STATE.VALUE_ST" {  } { { "control.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/control.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1578489625522 ""}  } { { "control.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/control.vhd" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1578489625522 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROL:U3\|NEXT_STATE.VALUE_ST_171 " "Latch CONTROL:U3\|NEXT_STATE.VALUE_ST_171 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CONTROL:U3\|CURRENT_STATE.VALUE_ST " "Ports D and ENA on the latch are fed by the same signal CONTROL:U3\|CURRENT_STATE.VALUE_ST" {  } { { "control.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/control.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1578489625522 ""}  } { { "control.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/control.vhd" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1578489625522 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROL:U3\|NEXT_STATE.DIGIT_ST_163 " "Latch CONTROL:U3\|NEXT_STATE.DIGIT_ST_163 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CONTROL:U3\|CURRENT_STATE.VALUE_ST " "Ports D and ENA on the latch are fed by the same signal CONTROL:U3\|CURRENT_STATE.VALUE_ST" {  } { { "control.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/control.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1578489625522 ""}  } { { "control.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/control.vhd" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1578489625522 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROL:U3\|NEXT_STATE.INC_ST_147 " "Latch CONTROL:U3\|NEXT_STATE.INC_ST_147 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CONTROL:U3\|CURRENT_STATE.VALUE_ST " "Ports D and ENA on the latch are fed by the same signal CONTROL:U3\|CURRENT_STATE.VALUE_ST" {  } { { "control.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/control.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1578489625522 ""}  } { { "control.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/control.vhd" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1578489625522 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CONTROL:U3\|CURRENT_STATE.VALUE_ST CONTROL:U3\|CURRENT_STATE.VALUE_ST~_emulated CONTROL:U3\|CURRENT_STATE.VALUE_ST~1 " "Register \"CONTROL:U3\|CURRENT_STATE.VALUE_ST\" is converted into an equivalent circuit using register \"CONTROL:U3\|CURRENT_STATE.VALUE_ST~_emulated\" and latch \"CONTROL:U3\|CURRENT_STATE.VALUE_ST~1\"" {  } { { "control.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/control.vhd" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1578489625523 "|PASS4|CONTROL:U3|CURRENT_STATE.VALUE_ST"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CONTROL:U3\|CURRENT_STATE.DIGIT_ST CONTROL:U3\|CURRENT_STATE.DIGIT_ST~_emulated CONTROL:U3\|CURRENT_STATE.DIGIT_ST~1 " "Register \"CONTROL:U3\|CURRENT_STATE.DIGIT_ST\" is converted into an equivalent circuit using register \"CONTROL:U3\|CURRENT_STATE.DIGIT_ST~_emulated\" and latch \"CONTROL:U3\|CURRENT_STATE.DIGIT_ST~1\"" {  } { { "control.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/control.vhd" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1578489625523 "|PASS4|CONTROL:U3|CURRENT_STATE.DIGIT_ST"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1578489625523 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED0\[0\] VCC " "Pin \"LED0\[0\]\" is stuck at VCC" {  } { { "pass4.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/pass4.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578489625571 "|PASS4|LED0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED0\[1\] VCC " "Pin \"LED0\[1\]\" is stuck at VCC" {  } { { "pass4.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/pass4.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578489625571 "|PASS4|LED0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED0\[2\] VCC " "Pin \"LED0\[2\]\" is stuck at VCC" {  } { { "pass4.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/pass4.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578489625571 "|PASS4|LED0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED0\[3\] VCC " "Pin \"LED0\[3\]\" is stuck at VCC" {  } { { "pass4.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/pass4.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578489625571 "|PASS4|LED0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED0\[4\] VCC " "Pin \"LED0\[4\]\" is stuck at VCC" {  } { { "pass4.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/pass4.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578489625571 "|PASS4|LED0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED0\[5\] VCC " "Pin \"LED0\[5\]\" is stuck at VCC" {  } { { "pass4.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/pass4.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578489625571 "|PASS4|LED0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED0\[7\] VCC " "Pin \"LED0\[7\]\" is stuck at VCC" {  } { { "pass4.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/pass4.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578489625571 "|PASS4|LED0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED1\[0\] VCC " "Pin \"LED1\[0\]\" is stuck at VCC" {  } { { "pass4.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/pass4.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578489625571 "|PASS4|LED1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED1\[1\] VCC " "Pin \"LED1\[1\]\" is stuck at VCC" {  } { { "pass4.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/pass4.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578489625571 "|PASS4|LED1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED1\[2\] VCC " "Pin \"LED1\[2\]\" is stuck at VCC" {  } { { "pass4.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/pass4.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578489625571 "|PASS4|LED1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED1\[3\] VCC " "Pin \"LED1\[3\]\" is stuck at VCC" {  } { { "pass4.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/pass4.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578489625571 "|PASS4|LED1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED1\[4\] VCC " "Pin \"LED1\[4\]\" is stuck at VCC" {  } { { "pass4.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/pass4.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578489625571 "|PASS4|LED1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED1\[5\] VCC " "Pin \"LED1\[5\]\" is stuck at VCC" {  } { { "pass4.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/pass4.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578489625571 "|PASS4|LED1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED1\[7\] VCC " "Pin \"LED1\[7\]\" is stuck at VCC" {  } { { "pass4.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/pass4.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578489625571 "|PASS4|LED1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED2\[0\] VCC " "Pin \"LED2\[0\]\" is stuck at VCC" {  } { { "pass4.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/pass4.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578489625571 "|PASS4|LED2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED2\[1\] VCC " "Pin \"LED2\[1\]\" is stuck at VCC" {  } { { "pass4.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/pass4.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578489625571 "|PASS4|LED2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED2\[2\] VCC " "Pin \"LED2\[2\]\" is stuck at VCC" {  } { { "pass4.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/pass4.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578489625571 "|PASS4|LED2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED2\[3\] VCC " "Pin \"LED2\[3\]\" is stuck at VCC" {  } { { "pass4.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/pass4.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578489625571 "|PASS4|LED2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED2\[4\] VCC " "Pin \"LED2\[4\]\" is stuck at VCC" {  } { { "pass4.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/pass4.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578489625571 "|PASS4|LED2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED2\[5\] VCC " "Pin \"LED2\[5\]\" is stuck at VCC" {  } { { "pass4.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/pass4.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578489625571 "|PASS4|LED2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED2\[7\] VCC " "Pin \"LED2\[7\]\" is stuck at VCC" {  } { { "pass4.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/pass4.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578489625571 "|PASS4|LED2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED3\[0\] VCC " "Pin \"LED3\[0\]\" is stuck at VCC" {  } { { "pass4.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/pass4.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578489625571 "|PASS4|LED3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED3\[1\] VCC " "Pin \"LED3\[1\]\" is stuck at VCC" {  } { { "pass4.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/pass4.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578489625571 "|PASS4|LED3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED3\[2\] VCC " "Pin \"LED3\[2\]\" is stuck at VCC" {  } { { "pass4.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/pass4.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578489625571 "|PASS4|LED3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED3\[3\] VCC " "Pin \"LED3\[3\]\" is stuck at VCC" {  } { { "pass4.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/pass4.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578489625571 "|PASS4|LED3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED3\[4\] VCC " "Pin \"LED3\[4\]\" is stuck at VCC" {  } { { "pass4.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/pass4.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578489625571 "|PASS4|LED3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED3\[5\] VCC " "Pin \"LED3\[5\]\" is stuck at VCC" {  } { { "pass4.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/pass4.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578489625571 "|PASS4|LED3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED3\[7\] VCC " "Pin \"LED3\[7\]\" is stuck at VCC" {  } { { "pass4.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/pass4.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578489625571 "|PASS4|LED3[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1578489625571 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1578489625652 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1578489626194 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578489626194 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "158 " "Implemented 158 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1578489626378 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1578489626378 ""} { "Info" "ICUT_CUT_TM_LCELLS" "120 " "Implemented 120 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1578489626378 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1578489626378 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 59 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 59 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4873 " "Peak virtual memory: 4873 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1578489626408 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 08 22:20:26 2020 " "Processing ended: Wed Jan 08 22:20:26 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1578489626408 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1578489626408 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1578489626408 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1578489626408 ""}
