
*** Running vivado
    with args -log laserSynchronizer.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source laserSynchronizer.tcl


****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source laserSynchronizer.tcl -notrace
Command: synth_design -top laserSynchronizer -part xczu7ev-ffvc1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 6849
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3149.176 ; gain = 152.762 ; free physical = 49015 ; free virtual = 75745
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'laserSynchronizer' [/home/p12-bosch/cordic/LaserSyncV2/LaserSyncV2.srcs/sources_1/imports/core/laserSynchronizer.v:26]
INFO: [Synth 8-6157] synthesizing module 'cordicManager' [/home/p12-bosch/cordic/LaserSyncV2/LaserSyncV2.srcs/sources_1/imports/core/cordicManager.v:23]
	Parameter POINTS_PER_LINE_P bound to: 360 - type: integer 
	Parameter NUMBER_OF_FRAMES_P bound to: 5 - type: integer 
	Parameter THETAMAX_P bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fixed_div' [/home/p12-bosch/cordic/LaserSyncV2/LaserSyncV2.srcs/sources_1/new/fixed_div.v:23]
	Parameter Q bound to: 20 - type: integer 
	Parameter N bound to: 39 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fixed_div' (1#1) [/home/p12-bosch/cordic/LaserSyncV2/LaserSyncV2.srcs/sources_1/new/fixed_div.v:23]
INFO: [Synth 8-6157] synthesizing module 'fixed_mul' [/home/p12-bosch/cordic/LaserSyncV2/LaserSyncV2.srcs/sources_1/new/fixed_mul.v:23]
	Parameter Q bound to: 13 - type: integer 
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fixed_mul' (2#1) [/home/p12-bosch/cordic/LaserSyncV2/LaserSyncV2.srcs/sources_1/new/fixed_mul.v:23]
INFO: [Synth 8-6157] synthesizing module 'arcTan' [/home/p12-bosch/cordic/LaserSyncV2/LaserSyncV2.srcs/sources_1/imports/new/arcTan.v:23]
WARNING: [Synth 8-6014] Unused sequential element TOPOLARloop[16].xv_reg[17] was removed.  [/home/p12-bosch/cordic/LaserSyncV2/LaserSyncV2.srcs/sources_1/imports/new/arcTan.v:206]
WARNING: [Synth 8-6014] Unused sequential element TOPOLARloop[17].xv_reg[18] was removed.  [/home/p12-bosch/cordic/LaserSyncV2/LaserSyncV2.srcs/sources_1/imports/new/arcTan.v:206]
WARNING: [Synth 8-6014] Unused sequential element TOPOLARloop[17].yv_reg[18] was removed.  [/home/p12-bosch/cordic/LaserSyncV2/LaserSyncV2.srcs/sources_1/imports/new/arcTan.v:207]
INFO: [Synth 8-6155] done synthesizing module 'arcTan' (3#1) [/home/p12-bosch/cordic/LaserSyncV2/LaserSyncV2.srcs/sources_1/imports/new/arcTan.v:23]
INFO: [Synth 8-6157] synthesizing module 'thetaCos' [/home/p12-bosch/cordic/LaserSyncV2/LaserSyncV2.srcs/sources_1/new/thetaCos.v:23]
	Parameter THETAMAX_P bound to: 9 - type: integer 
	Parameter POINTS_PER_LINE_P bound to: 360 - type: integer 
	Parameter NUMBER_OF_FRAMES_P bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fixed_mul__parameterized0' [/home/p12-bosch/cordic/LaserSyncV2/LaserSyncV2.srcs/sources_1/new/fixed_mul.v:23]
	Parameter Q bound to: 32 - type: integer 
	Parameter N bound to: 48 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fixed_mul__parameterized0' (3#1) [/home/p12-bosch/cordic/LaserSyncV2/LaserSyncV2.srcs/sources_1/new/fixed_mul.v:23]
INFO: [Synth 8-6157] synthesizing module 'fixed_div__parameterized0' [/home/p12-bosch/cordic/LaserSyncV2/LaserSyncV2.srcs/sources_1/new/fixed_div.v:23]
	Parameter Q bound to: 32 - type: integer 
	Parameter N bound to: 48 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fixed_div__parameterized0' (3#1) [/home/p12-bosch/cordic/LaserSyncV2/LaserSyncV2.srcs/sources_1/new/fixed_div.v:23]
INFO: [Synth 8-6157] synthesizing module 'fixed_mul__parameterized1' [/home/p12-bosch/cordic/LaserSyncV2/LaserSyncV2.srcs/sources_1/new/fixed_mul.v:23]
	Parameter Q bound to: 32 - type: integer 
	Parameter N bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fixed_mul__parameterized1' (3#1) [/home/p12-bosch/cordic/LaserSyncV2/LaserSyncV2.srcs/sources_1/new/fixed_mul.v:23]
INFO: [Synth 8-6157] synthesizing module 'fixed_sub' [/home/p12-bosch/cordic/LaserSyncV2/LaserSyncV2.srcs/sources_1/imports/core/fixed_sub.v:22]
	Parameter Q bound to: 32 - type: integer 
	Parameter N bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fixed_sub' (4#1) [/home/p12-bosch/cordic/LaserSyncV2/LaserSyncV2.srcs/sources_1/imports/core/fixed_sub.v:22]
INFO: [Synth 8-6157] synthesizing module 'fixed_div__parameterized1' [/home/p12-bosch/cordic/LaserSyncV2/LaserSyncV2.srcs/sources_1/new/fixed_div.v:23]
	Parameter Q bound to: 32 - type: integer 
	Parameter N bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fixed_div__parameterized1' (4#1) [/home/p12-bosch/cordic/LaserSyncV2/LaserSyncV2.srcs/sources_1/new/fixed_div.v:23]
INFO: [Synth 8-6155] done synthesizing module 'thetaCos' (5#1) [/home/p12-bosch/cordic/LaserSyncV2/LaserSyncV2.srcs/sources_1/new/thetaCos.v:23]
INFO: [Synth 8-6157] synthesizing module 'thetaSin' [/home/p12-bosch/cordic/LaserSyncV2/LaserSyncV2.srcs/sources_1/new/thetaSin.v:23]
INFO: [Synth 8-6157] synthesizing module 'fixed_sqrt' [/home/p12-bosch/cordic/LaserSyncV2/LaserSyncV2.srcs/sources_1/imports/core/fixed_sqrt.v:23]
	Parameter Q bound to: 32 - type: integer 
	Parameter N bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fixed_sqrt' (6#1) [/home/p12-bosch/cordic/LaserSyncV2/LaserSyncV2.srcs/sources_1/imports/core/fixed_sqrt.v:23]
INFO: [Synth 8-6155] done synthesizing module 'thetaSin' (7#1) [/home/p12-bosch/cordic/LaserSyncV2/LaserSyncV2.srcs/sources_1/new/thetaSin.v:23]
INFO: [Synth 8-6155] done synthesizing module 'cordicManager' (8#1) [/home/p12-bosch/cordic/LaserSyncV2/LaserSyncV2.srcs/sources_1/imports/core/cordicManager.v:23]
INFO: [Synth 8-6157] synthesizing module 'timingCore' [/home/p12-bosch/cordic/LaserSyncV2/LaserSyncV2.srcs/sources_1/imports/core/timingCore.v:31]
INFO: [Synth 8-6157] synthesizing module 'edgeDetector' [/home/p12-bosch/cordic/LaserSyncV2/LaserSyncV2.srcs/sources_1/imports/core/edgeDetector.v:22]
INFO: [Synth 8-6155] done synthesizing module 'edgeDetector' (9#1) [/home/p12-bosch/cordic/LaserSyncV2/LaserSyncV2.srcs/sources_1/imports/core/edgeDetector.v:22]
INFO: [Synth 8-6157] synthesizing module 'counter' [/home/p12-bosch/cordic/LaserSyncV2/LaserSyncV2.srcs/sources_1/imports/core/counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'counter' (10#1) [/home/p12-bosch/cordic/LaserSyncV2/LaserSyncV2.srcs/sources_1/imports/core/counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'laserDriver' [/home/p12-bosch/cordic/LaserSyncV2/LaserSyncV2.srcs/sources_1/imports/core/laserDriver.v:25]
INFO: [Synth 8-6155] done synthesizing module 'laserDriver' (11#1) [/home/p12-bosch/cordic/LaserSyncV2/LaserSyncV2.srcs/sources_1/imports/core/laserDriver.v:25]
INFO: [Synth 8-6157] synthesizing module 'memoryManager' [/home/p12-bosch/cordic/LaserSyncV2/LaserSyncV2.srcs/sources_1/imports/core/memoryManager.v:32]
INFO: [Synth 8-6157] synthesizing module 'timestampMem' [/home/p12-bosch/cordic/LaserSyncV2/LaserSyncV2.srcs/sources_1/imports/core/timestampMem.v:22]
INFO: [Synth 8-638] synthesizing module 'timestampBRAM' [/home/p12-bosch/cordic/LaserSyncV2/LaserSyncV2.gen/sources_1/ip/timestampBRAM/synth/timestampBRAM.vhd:71]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: timestampBRAM.mif - type: string 
	Parameter C_INIT_FILE bound to: timestampBRAM.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 1 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: NO_CHANGE - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 16 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 16 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 2048 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 2048 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 11 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 16 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 16 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 2048 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 2048 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 11 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 1 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     3.423089 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_5' declared at '/home/p12-bosch/cordic/LaserSyncV2/LaserSyncV2.gen/sources_1/ip/activePixelBRAM/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_5' [/home/p12-bosch/cordic/LaserSyncV2/LaserSyncV2.gen/sources_1/ip/timestampBRAM/synth/timestampBRAM.vhd:239]
INFO: [Synth 8-256] done synthesizing module 'timestampBRAM' (20#1) [/home/p12-bosch/cordic/LaserSyncV2/LaserSyncV2.gen/sources_1/ip/timestampBRAM/synth/timestampBRAM.vhd:71]
INFO: [Synth 8-6155] done synthesizing module 'timestampMem' (21#1) [/home/p12-bosch/cordic/LaserSyncV2/LaserSyncV2.srcs/sources_1/imports/core/timestampMem.v:22]
INFO: [Synth 8-6157] synthesizing module 'activePixelMem' [/home/p12-bosch/cordic/LaserSyncV2/LaserSyncV2.srcs/sources_1/imports/core/activePixelMem.v:22]
INFO: [Synth 8-638] synthesizing module 'activePixelBRAM' [/home/p12-bosch/cordic/LaserSyncV2/LaserSyncV2.gen/sources_1/ip/activePixelBRAM/synth/activePixelBRAM.vhd:71]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: activePixelBRAM.mif - type: string 
	Parameter C_INIT_FILE bound to: activePixelBRAM.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 1 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: NO_CHANGE - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 1 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 1 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 2048 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 2048 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 11 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 1 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 1 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 2048 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 2048 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 11 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 0 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     1.175434 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_5' declared at '/home/p12-bosch/cordic/LaserSyncV2/LaserSyncV2.gen/sources_1/ip/activePixelBRAM/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_5' [/home/p12-bosch/cordic/LaserSyncV2/LaserSyncV2.gen/sources_1/ip/activePixelBRAM/synth/activePixelBRAM.vhd:239]
INFO: [Synth 8-256] done synthesizing module 'activePixelBRAM' (22#1) [/home/p12-bosch/cordic/LaserSyncV2/LaserSyncV2.gen/sources_1/ip/activePixelBRAM/synth/activePixelBRAM.vhd:71]
INFO: [Synth 8-6155] done synthesizing module 'activePixelMem' (23#1) [/home/p12-bosch/cordic/LaserSyncV2/LaserSyncV2.srcs/sources_1/imports/core/activePixelMem.v:22]
INFO: [Synth 8-6155] done synthesizing module 'memoryManager' (24#1) [/home/p12-bosch/cordic/LaserSyncV2/LaserSyncV2.srcs/sources_1/imports/core/memoryManager.v:32]
INFO: [Synth 8-6155] done synthesizing module 'timingCore' (25#1) [/home/p12-bosch/cordic/LaserSyncV2/LaserSyncV2.srcs/sources_1/imports/core/timingCore.v:31]
INFO: [Synth 8-6155] done synthesizing module 'laserSynchronizer' (26#1) [/home/p12-bosch/cordic/LaserSyncV2/LaserSyncV2.srcs/sources_1/imports/core/laserSynchronizer.v:26]
WARNING: [Synth 8-7129] Port CLKB in module blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[0] in module blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR_I in module blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR_I in module blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[10] in module blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[9] in module blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[8] in module blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[7] in module blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[6] in module blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[5] in module blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[4] in module blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[3] in module blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[2] in module blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[1] in module blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[0] in module blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA[8] in module blk_mem_gen_prim_wrapper_init__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA[7] in module blk_mem_gen_prim_wrapper_init__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA[6] in module blk_mem_gen_prim_wrapper_init__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA[5] in module blk_mem_gen_prim_wrapper_init__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA[4] in module blk_mem_gen_prim_wrapper_init__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA[3] in module blk_mem_gen_prim_wrapper_init__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA[2] in module blk_mem_gen_prim_wrapper_init__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA[1] in module blk_mem_gen_prim_wrapper_init__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA[0] in module blk_mem_gen_prim_wrapper_init__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper_init__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper_init__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_prim_wrapper_init__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port REGCEA in module blk_mem_gen_prim_wrapper_init__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_prim_wrapper_init__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WEB[0] in module blk_mem_gen_prim_wrapper_init__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[8] in module blk_mem_gen_prim_wrapper_init__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[7] in module blk_mem_gen_prim_wrapper_init__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[6] in module blk_mem_gen_prim_wrapper_init__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[5] in module blk_mem_gen_prim_wrapper_init__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[4] in module blk_mem_gen_prim_wrapper_init__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[3] in module blk_mem_gen_prim_wrapper_init__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[2] in module blk_mem_gen_prim_wrapper_init__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[1] in module blk_mem_gen_prim_wrapper_init__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[0] in module blk_mem_gen_prim_wrapper_init__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_prim_wrapper_init__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_prim_wrapper_init__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ECCPIPECE in module blk_mem_gen_prim_wrapper_init__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port REGCEA[0] in module blk_mem_gen_generic_cstr__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port REGCEB[0] in module blk_mem_gen_generic_cstr__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_generic_cstr__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_generic_cstr__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RSTA in module blk_mem_input_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENA in module blk_mem_input_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port REGCEA in module blk_mem_input_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RSTB in module blk_mem_input_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENB in module blk_mem_input_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port REGCEB in module blk_mem_input_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WEB[0] in module blk_mem_input_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[0] in module blk_mem_input_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_input_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_input_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AClk in module blk_mem_gen_v8_4_5_synth__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module blk_mem_gen_v8_4_5_synth__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[3] in module blk_mem_gen_v8_4_5_synth__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[2] in module blk_mem_gen_v8_4_5_synth__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[1] in module blk_mem_gen_v8_4_5_synth__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[0] in module blk_mem_gen_v8_4_5_synth__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[31] in module blk_mem_gen_v8_4_5_synth__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[30] in module blk_mem_gen_v8_4_5_synth__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[29] in module blk_mem_gen_v8_4_5_synth__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[28] in module blk_mem_gen_v8_4_5_synth__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[27] in module blk_mem_gen_v8_4_5_synth__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[26] in module blk_mem_gen_v8_4_5_synth__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[25] in module blk_mem_gen_v8_4_5_synth__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[24] in module blk_mem_gen_v8_4_5_synth__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[23] in module blk_mem_gen_v8_4_5_synth__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[22] in module blk_mem_gen_v8_4_5_synth__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[21] in module blk_mem_gen_v8_4_5_synth__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[20] in module blk_mem_gen_v8_4_5_synth__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[19] in module blk_mem_gen_v8_4_5_synth__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[18] in module blk_mem_gen_v8_4_5_synth__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[17] in module blk_mem_gen_v8_4_5_synth__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[16] in module blk_mem_gen_v8_4_5_synth__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[15] in module blk_mem_gen_v8_4_5_synth__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[14] in module blk_mem_gen_v8_4_5_synth__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[13] in module blk_mem_gen_v8_4_5_synth__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[12] in module blk_mem_gen_v8_4_5_synth__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[11] in module blk_mem_gen_v8_4_5_synth__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[10] in module blk_mem_gen_v8_4_5_synth__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[9] in module blk_mem_gen_v8_4_5_synth__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[8] in module blk_mem_gen_v8_4_5_synth__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[7] in module blk_mem_gen_v8_4_5_synth__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[6] in module blk_mem_gen_v8_4_5_synth__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[5] in module blk_mem_gen_v8_4_5_synth__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[4] in module blk_mem_gen_v8_4_5_synth__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[3] in module blk_mem_gen_v8_4_5_synth__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[2] in module blk_mem_gen_v8_4_5_synth__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[1] in module blk_mem_gen_v8_4_5_synth__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[0] in module blk_mem_gen_v8_4_5_synth__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWLEN[7] in module blk_mem_gen_v8_4_5_synth__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWLEN[6] in module blk_mem_gen_v8_4_5_synth__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWLEN[5] in module blk_mem_gen_v8_4_5_synth__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWLEN[4] in module blk_mem_gen_v8_4_5_synth__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWLEN[3] in module blk_mem_gen_v8_4_5_synth__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWLEN[2] in module blk_mem_gen_v8_4_5_synth__parameterized0 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 3581.160 ; gain = 584.746 ; free physical = 49953 ; free virtual = 76685
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 3581.160 ; gain = 584.746 ; free physical = 49956 ; free virtual = 76690
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 3581.160 ; gain = 584.746 ; free physical = 49956 ; free virtual = 76690
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3581.160 ; gain = 0.000 ; free physical = 49945 ; free virtual = 76679
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/p12-bosch/cordic/LaserSyncV2/LaserSyncV2.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/p12-bosch/cordic/LaserSyncV2/LaserSyncV2.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3645.191 ; gain = 0.000 ; free physical = 49851 ; free virtual = 76596
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3645.191 ; gain = 0.000 ; free physical = 49850 ; free virtual = 76596
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 3645.191 ; gain = 648.777 ; free physical = 49920 ; free virtual = 76666
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 3645.191 ; gain = 648.777 ; free physical = 49920 ; free virtual = 76666
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for TC_uut/memoryManager_inst/\activePixelMemGrp[0].activePixelMem_inst /\activePixelMem[0].activePixelBRAM_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TC_uut/memoryManager_inst/\activePixelMemGrp[1].activePixelMem_inst /\activePixelMem[0].activePixelBRAM_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TC_uut/memoryManager_inst/\activePixelMemGrp[2].activePixelMem_inst /\activePixelMem[0].activePixelBRAM_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TC_uut/memoryManager_inst/\activePixelMemGrp[3].activePixelMem_inst /\activePixelMem[0].activePixelBRAM_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TC_uut/memoryManager_inst/\activePixelMemGrp[4].activePixelMem_inst /\activePixelMem[0].activePixelBRAM_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TC_uut/memoryManager_inst/\activePixelMemGrp[0].activePixelMem_inst /\activePixelMem[1].activePixelBRAM_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TC_uut/memoryManager_inst/\activePixelMemGrp[1].activePixelMem_inst /\activePixelMem[1].activePixelBRAM_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TC_uut/memoryManager_inst/\activePixelMemGrp[2].activePixelMem_inst /\activePixelMem[1].activePixelBRAM_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TC_uut/memoryManager_inst/\activePixelMemGrp[3].activePixelMem_inst /\activePixelMem[1].activePixelBRAM_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TC_uut/memoryManager_inst/\activePixelMemGrp[4].activePixelMem_inst /\activePixelMem[1].activePixelBRAM_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TC_uut/memoryManager_inst/\timestampMemGrp[0].timestampMem_inst /\timestampMem[0].timestampBRAM_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TC_uut/memoryManager_inst/\timestampMemGrp[1].timestampMem_inst /\timestampMem[0].timestampBRAM_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TC_uut/memoryManager_inst/\timestampMemGrp[2].timestampMem_inst /\timestampMem[0].timestampBRAM_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TC_uut/memoryManager_inst/\timestampMemGrp[3].timestampMem_inst /\timestampMem[0].timestampBRAM_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TC_uut/memoryManager_inst/\timestampMemGrp[4].timestampMem_inst /\timestampMem[0].timestampBRAM_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TC_uut/memoryManager_inst/\timestampMemGrp[0].timestampMem_inst /\timestampMem[1].timestampBRAM_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TC_uut/memoryManager_inst/\timestampMemGrp[1].timestampMem_inst /\timestampMem[1].timestampBRAM_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TC_uut/memoryManager_inst/\timestampMemGrp[2].timestampMem_inst /\timestampMem[1].timestampBRAM_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TC_uut/memoryManager_inst/\timestampMemGrp[3].timestampMem_inst /\timestampMem[1].timestampBRAM_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TC_uut/memoryManager_inst/\timestampMemGrp[4].timestampMem_inst /\timestampMem[1].timestampBRAM_inst . (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 3645.191 ; gain = 648.777 ; free physical = 49912 ; free virtual = 76658
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 3645.191 ; gain = 648.777 ; free physical = 49909 ; free virtual = 76660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   36 Bit       Adders := 1     
	   3 Input   34 Bit       Adders := 2     
	   2 Input   26 Bit       Adders := 18    
	   3 Input   21 Bit       Adders := 36    
	   2 Input   21 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 2     
	   3 Input   16 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	              126 Bit    Registers := 2     
	               98 Bit    Registers := 2     
	               96 Bit    Registers := 4     
	               79 Bit    Registers := 1     
	               68 Bit    Registers := 2     
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               58 Bit    Registers := 1     
	               48 Bit    Registers := 1     
	               39 Bit    Registers := 1     
	               36 Bit    Registers := 1     
	               34 Bit    Registers := 5     
	               26 Bit    Registers := 19    
	               21 Bit    Registers := 35    
	               19 Bit    Registers := 6     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 39    
+---Multipliers : 
	              47x47  Multipliers := 2     
	              33x33  Multipliers := 2     
	              31x31  Multipliers := 1     
+---Muxes : 
	   2 Input  126 Bit        Muxes := 5     
	   2 Input   98 Bit        Muxes := 5     
	   2 Input   96 Bit        Muxes := 5     
	   2 Input   36 Bit        Muxes := 2     
	   2 Input   34 Bit        Muxes := 6     
	   4 Input   25 Bit        Muxes := 1     
	   2 Input   22 Bit        Muxes := 1     
	   4 Input   21 Bit        Muxes := 2     
	   2 Input   21 Bit        Muxes := 34    
	   2 Input   20 Bit        Muxes := 1     
	   2 Input   19 Bit        Muxes := 2     
	   2 Input   18 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 8     
	   2 Input   15 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 2     
	   2 Input   11 Bit        Muxes := 3     
	   2 Input   10 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 3     
	   9 Input    3 Bit        Muxes := 1     
	   8 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 10    
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 58    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP mul_uut2/result_r0, operation Mode is: A*B.
DSP Report: operator mul_uut2/result_r0 is absorbed into DSP mul_uut2/result_r0.
DSP Report: operator mul_uut2/result_r0 is absorbed into DSP mul_uut2/result_r0.
DSP Report: Generating DSP mul_uut2/result_r0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_uut2/result_r0 is absorbed into DSP mul_uut2/result_r0.
DSP Report: operator mul_uut2/result_r0 is absorbed into DSP mul_uut2/result_r0.
DSP Report: Generating DSP mul_uut2/result_r0, operation Mode is: A*B.
DSP Report: operator mul_uut2/result_r0 is absorbed into DSP mul_uut2/result_r0.
DSP Report: operator mul_uut2/result_r0 is absorbed into DSP mul_uut2/result_r0.
DSP Report: Generating DSP mul_uut2/result_r0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_uut2/result_r0 is absorbed into DSP mul_uut2/result_r0.
DSP Report: operator mul_uut2/result_r0 is absorbed into DSP mul_uut2/result_r0.
DSP Report: Generating DSP mul_uut3/result_r0, operation Mode is: A*B.
DSP Report: operator mul_uut3/result_r0 is absorbed into DSP mul_uut3/result_r0.
DSP Report: operator mul_uut3/result_r0 is absorbed into DSP mul_uut3/result_r0.
DSP Report: Generating DSP mul_uut3/result_r0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_uut3/result_r0 is absorbed into DSP mul_uut3/result_r0.
DSP Report: operator mul_uut3/result_r0 is absorbed into DSP mul_uut3/result_r0.
DSP Report: Generating DSP mul_uut3/result_r0, operation Mode is: A*B.
DSP Report: operator mul_uut3/result_r0 is absorbed into DSP mul_uut3/result_r0.
DSP Report: operator mul_uut3/result_r0 is absorbed into DSP mul_uut3/result_r0.
DSP Report: Generating DSP mul_uut3/result_r0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_uut3/result_r0 is absorbed into DSP mul_uut3/result_r0.
DSP Report: operator mul_uut3/result_r0 is absorbed into DSP mul_uut3/result_r0.
DSP Report: Generating DSP mul_uut3/result_r0, operation Mode is: A*B.
DSP Report: operator mul_uut3/result_r0 is absorbed into DSP mul_uut3/result_r0.
DSP Report: operator mul_uut3/result_r0 is absorbed into DSP mul_uut3/result_r0.
DSP Report: Generating DSP mul_uut3/result_r0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_uut3/result_r0 is absorbed into DSP mul_uut3/result_r0.
DSP Report: operator mul_uut3/result_r0 is absorbed into DSP mul_uut3/result_r0.
DSP Report: Generating DSP mul_uut/result_r0, operation Mode is: A*B.
DSP Report: operator mul_uut/result_r0 is absorbed into DSP mul_uut/result_r0.
DSP Report: operator mul_uut/result_r0 is absorbed into DSP mul_uut/result_r0.
DSP Report: Generating DSP mul_uut/result_r0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_uut/result_r0 is absorbed into DSP mul_uut/result_r0.
DSP Report: operator mul_uut/result_r0 is absorbed into DSP mul_uut/result_r0.
DSP Report: Generating DSP mul_uut/result_r0, operation Mode is: A*B.
DSP Report: operator mul_uut/result_r0 is absorbed into DSP mul_uut/result_r0.
DSP Report: operator mul_uut/result_r0 is absorbed into DSP mul_uut/result_r0.
DSP Report: Generating DSP mul_uut/result_r0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_uut/result_r0 is absorbed into DSP mul_uut/result_r0.
DSP Report: operator mul_uut/result_r0 is absorbed into DSP mul_uut/result_r0.
DSP Report: Generating DSP mul_uut/result_r0, operation Mode is: A*B.
DSP Report: operator mul_uut/result_r0 is absorbed into DSP mul_uut/result_r0.
DSP Report: operator mul_uut/result_r0 is absorbed into DSP mul_uut/result_r0.
DSP Report: Generating DSP mul_uut/result_r0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_uut/result_r0 is absorbed into DSP mul_uut/result_r0.
DSP Report: operator mul_uut/result_r0 is absorbed into DSP mul_uut/result_r0.
WARNING: [Synth 8-3332] Sequential element (mul_uut2/result_r_reg[47]) is unused and will be removed from module thetaCos.
WARNING: [Synth 8-3332] Sequential element (mul_uut2/result_r_reg[46]) is unused and will be removed from module thetaCos.
WARNING: [Synth 8-3332] Sequential element (mul_uut2/result_r_reg[45]) is unused and will be removed from module thetaCos.
WARNING: [Synth 8-3332] Sequential element (mul_uut2/result_r_reg[44]) is unused and will be removed from module thetaCos.
WARNING: [Synth 8-3332] Sequential element (mul_uut2/result_r_reg[43]) is unused and will be removed from module thetaCos.
WARNING: [Synth 8-3332] Sequential element (mul_uut2/result_r_reg[42]) is unused and will be removed from module thetaCos.
WARNING: [Synth 8-3332] Sequential element (mul_uut2/result_r_reg[41]) is unused and will be removed from module thetaCos.
WARNING: [Synth 8-3332] Sequential element (mul_uut2/result_r_reg[40]) is unused and will be removed from module thetaCos.
WARNING: [Synth 8-3332] Sequential element (mul_uut2/result_r_reg[39]) is unused and will be removed from module thetaCos.
WARNING: [Synth 8-3332] Sequential element (mul_uut2/result_r_reg[38]) is unused and will be removed from module thetaCos.
WARNING: [Synth 8-3332] Sequential element (mul_uut2/result_r_reg[37]) is unused and will be removed from module thetaCos.
WARNING: [Synth 8-3332] Sequential element (mul_uut2/result_r_reg[36]) is unused and will be removed from module thetaCos.
WARNING: [Synth 8-3332] Sequential element (mul_uut2/result_r_reg[35]) is unused and will be removed from module thetaCos.
WARNING: [Synth 8-3332] Sequential element (mul_uut2/result_r_reg[34]) is unused and will be removed from module thetaCos.
WARNING: [Synth 8-3332] Sequential element (mul_uut2/result_r_reg[33]) is unused and will be removed from module thetaCos.
WARNING: [Synth 8-3332] Sequential element (mul_uut2/result_r_reg[32]) is unused and will be removed from module thetaCos.
WARNING: [Synth 8-3332] Sequential element (mul_uut2/result_r_reg[31]) is unused and will be removed from module thetaCos.
WARNING: [Synth 8-3332] Sequential element (mul_uut2/result_r_reg[30]) is unused and will be removed from module thetaCos.
WARNING: [Synth 8-3332] Sequential element (mul_uut2/result_r_reg[29]) is unused and will be removed from module thetaCos.
WARNING: [Synth 8-3332] Sequential element (mul_uut2/result_r_reg[28]) is unused and will be removed from module thetaCos.
WARNING: [Synth 8-3332] Sequential element (mul_uut2/result_r_reg[27]) is unused and will be removed from module thetaCos.
WARNING: [Synth 8-3332] Sequential element (mul_uut2/result_r_reg[26]) is unused and will be removed from module thetaCos.
WARNING: [Synth 8-3332] Sequential element (mul_uut2/result_r_reg[25]) is unused and will be removed from module thetaCos.
WARNING: [Synth 8-3332] Sequential element (mul_uut2/result_r_reg[24]) is unused and will be removed from module thetaCos.
WARNING: [Synth 8-3332] Sequential element (mul_uut2/result_r_reg[23]) is unused and will be removed from module thetaCos.
WARNING: [Synth 8-3332] Sequential element (mul_uut2/result_r_reg[22]) is unused and will be removed from module thetaCos.
WARNING: [Synth 8-3332] Sequential element (mul_uut2/result_r_reg[21]) is unused and will be removed from module thetaCos.
WARNING: [Synth 8-3332] Sequential element (mul_uut2/result_r_reg[20]) is unused and will be removed from module thetaCos.
WARNING: [Synth 8-3332] Sequential element (mul_uut2/result_r_reg[19]) is unused and will be removed from module thetaCos.
WARNING: [Synth 8-3332] Sequential element (mul_uut2/result_r_reg[18]) is unused and will be removed from module thetaCos.
WARNING: [Synth 8-3332] Sequential element (mul_uut2/result_r_reg[17]) is unused and will be removed from module thetaCos.
WARNING: [Synth 8-3332] Sequential element (mul_uut2/result_r_reg[47]__0) is unused and will be removed from module thetaCos.
WARNING: [Synth 8-3332] Sequential element (mul_uut2/result_r_reg[46]__0) is unused and will be removed from module thetaCos.
WARNING: [Synth 8-3332] Sequential element (mul_uut2/result_r_reg[45]__0) is unused and will be removed from module thetaCos.
WARNING: [Synth 8-3332] Sequential element (mul_uut2/result_r_reg[44]__0) is unused and will be removed from module thetaCos.
WARNING: [Synth 8-3332] Sequential element (mul_uut2/result_r_reg[43]__0) is unused and will be removed from module thetaCos.
WARNING: [Synth 8-3332] Sequential element (mul_uut2/result_r_reg[42]__0) is unused and will be removed from module thetaCos.
WARNING: [Synth 8-3332] Sequential element (mul_uut2/result_r_reg[41]__0) is unused and will be removed from module thetaCos.
WARNING: [Synth 8-3332] Sequential element (mul_uut2/result_r_reg[40]__0) is unused and will be removed from module thetaCos.
WARNING: [Synth 8-3332] Sequential element (mul_uut2/result_r_reg[39]__0) is unused and will be removed from module thetaCos.
WARNING: [Synth 8-3332] Sequential element (mul_uut2/result_r_reg[38]__0) is unused and will be removed from module thetaCos.
WARNING: [Synth 8-3332] Sequential element (mul_uut2/result_r_reg[37]__0) is unused and will be removed from module thetaCos.
WARNING: [Synth 8-3332] Sequential element (mul_uut2/result_r_reg[36]__0) is unused and will be removed from module thetaCos.
WARNING: [Synth 8-3332] Sequential element (mul_uut2/result_r_reg[35]__0) is unused and will be removed from module thetaCos.
WARNING: [Synth 8-3332] Sequential element (mul_uut2/result_r_reg[34]__0) is unused and will be removed from module thetaCos.
WARNING: [Synth 8-3332] Sequential element (mul_uut2/result_r_reg[33]__0) is unused and will be removed from module thetaCos.
WARNING: [Synth 8-3332] Sequential element (mul_uut2/result_r_reg[32]__0) is unused and will be removed from module thetaCos.
WARNING: [Synth 8-3332] Sequential element (mul_uut2/result_r_reg[31]__0) is unused and will be removed from module thetaCos.
WARNING: [Synth 8-3332] Sequential element (mul_uut2/result_r_reg[47]__1) is unused and will be removed from module thetaCos.
WARNING: [Synth 8-3332] Sequential element (mul_uut2/result_r_reg[46]__1) is unused and will be removed from module thetaCos.
WARNING: [Synth 8-3332] Sequential element (mul_uut2/result_r_reg[45]__1) is unused and will be removed from module thetaCos.
WARNING: [Synth 8-3332] Sequential element (mul_uut2/result_r_reg[44]__1) is unused and will be removed from module thetaCos.
WARNING: [Synth 8-3332] Sequential element (mul_uut2/result_r_reg[43]__1) is unused and will be removed from module thetaCos.
WARNING: [Synth 8-3332] Sequential element (mul_uut2/result_r_reg[42]__1) is unused and will be removed from module thetaCos.
WARNING: [Synth 8-3332] Sequential element (mul_uut2/result_r_reg[41]__1) is unused and will be removed from module thetaCos.
WARNING: [Synth 8-3332] Sequential element (mul_uut2/result_r_reg[40]__1) is unused and will be removed from module thetaCos.
WARNING: [Synth 8-3332] Sequential element (mul_uut2/result_r_reg[39]__1) is unused and will be removed from module thetaCos.
WARNING: [Synth 8-3332] Sequential element (mul_uut2/result_r_reg[38]__1) is unused and will be removed from module thetaCos.
WARNING: [Synth 8-3332] Sequential element (mul_uut2/result_r_reg[37]__1) is unused and will be removed from module thetaCos.
WARNING: [Synth 8-3332] Sequential element (mul_uut2/result_r_reg[36]__1) is unused and will be removed from module thetaCos.
WARNING: [Synth 8-3332] Sequential element (mul_uut2/result_r_reg[35]__1) is unused and will be removed from module thetaCos.
WARNING: [Synth 8-3332] Sequential element (mul_uut2/result_r_reg[34]__1) is unused and will be removed from module thetaCos.
WARNING: [Synth 8-3332] Sequential element (mul_uut2/result_r_reg[33]__1) is unused and will be removed from module thetaCos.
WARNING: [Synth 8-3332] Sequential element (mul_uut2/result_r_reg[32]__1) is unused and will be removed from module thetaCos.
WARNING: [Synth 8-3332] Sequential element (mul_uut2/result_r_reg[31]__1) is unused and will be removed from module thetaCos.
WARNING: [Synth 8-3332] Sequential element (mul_uut2/result_r_reg[30]__1) is unused and will be removed from module thetaCos.
WARNING: [Synth 8-3332] Sequential element (mul_uut2/result_r_reg[29]__1) is unused and will be removed from module thetaCos.
WARNING: [Synth 8-3332] Sequential element (mul_uut2/result_r_reg[28]__1) is unused and will be removed from module thetaCos.
WARNING: [Synth 8-3332] Sequential element (mul_uut2/result_r_reg[27]__1) is unused and will be removed from module thetaCos.
WARNING: [Synth 8-3332] Sequential element (mul_uut2/result_r_reg[26]__1) is unused and will be removed from module thetaCos.
WARNING: [Synth 8-3332] Sequential element (mul_uut2/result_r_reg[25]__1) is unused and will be removed from module thetaCos.
WARNING: [Synth 8-3332] Sequential element (mul_uut2/result_r_reg[24]__1) is unused and will be removed from module thetaCos.
WARNING: [Synth 8-3332] Sequential element (mul_uut2/result_r_reg[23]__1) is unused and will be removed from module thetaCos.
WARNING: [Synth 8-3332] Sequential element (mul_uut2/result_r_reg[22]__1) is unused and will be removed from module thetaCos.
WARNING: [Synth 8-3332] Sequential element (mul_uut2/result_r_reg[21]__1) is unused and will be removed from module thetaCos.
WARNING: [Synth 8-3332] Sequential element (mul_uut2/result_r_reg[20]__1) is unused and will be removed from module thetaCos.
WARNING: [Synth 8-3332] Sequential element (mul_uut2/result_r_reg[19]__1) is unused and will be removed from module thetaCos.
WARNING: [Synth 8-3332] Sequential element (mul_uut2/result_r_reg[18]__1) is unused and will be removed from module thetaCos.
WARNING: [Synth 8-3332] Sequential element (mul_uut2/result_r_reg[17]__1) is unused and will be removed from module thetaCos.
WARNING: [Synth 8-3332] Sequential element (mul_uut2/result_r_reg[15]__1) is unused and will be removed from module thetaCos.
WARNING: [Synth 8-3332] Sequential element (mul_uut2/result_r_reg[14]__1) is unused and will be removed from module thetaCos.
WARNING: [Synth 8-3332] Sequential element (mul_uut2/result_r_reg[13]__1) is unused and will be removed from module thetaCos.
WARNING: [Synth 8-3332] Sequential element (mul_uut2/result_r_reg[12]__1) is unused and will be removed from module thetaCos.
WARNING: [Synth 8-3332] Sequential element (mul_uut2/result_r_reg[11]__1) is unused and will be removed from module thetaCos.
WARNING: [Synth 8-3332] Sequential element (mul_uut2/result_r_reg[10]__1) is unused and will be removed from module thetaCos.
WARNING: [Synth 8-3332] Sequential element (mul_uut2/result_r_reg[9]__1) is unused and will be removed from module thetaCos.
WARNING: [Synth 8-3332] Sequential element (mul_uut2/result_r_reg[8]__1) is unused and will be removed from module thetaCos.
WARNING: [Synth 8-3332] Sequential element (mul_uut2/result_r_reg[7]__1) is unused and will be removed from module thetaCos.
WARNING: [Synth 8-3332] Sequential element (mul_uut2/result_r_reg[6]__1) is unused and will be removed from module thetaCos.
WARNING: [Synth 8-3332] Sequential element (mul_uut2/result_r_reg[5]__1) is unused and will be removed from module thetaCos.
WARNING: [Synth 8-3332] Sequential element (mul_uut2/result_r_reg[4]__1) is unused and will be removed from module thetaCos.
WARNING: [Synth 8-3332] Sequential element (mul_uut2/result_r_reg[3]__1) is unused and will be removed from module thetaCos.
WARNING: [Synth 8-3332] Sequential element (mul_uut2/result_r_reg[2]__1) is unused and will be removed from module thetaCos.
WARNING: [Synth 8-3332] Sequential element (mul_uut2/result_r_reg[1]__1) is unused and will be removed from module thetaCos.
WARNING: [Synth 8-3332] Sequential element (mul_uut2/result_r_reg[0]__1) is unused and will be removed from module thetaCos.
WARNING: [Synth 8-3332] Sequential element (mul_uut3/result_r_reg[47]) is unused and will be removed from module thetaCos.
WARNING: [Synth 8-3332] Sequential element (mul_uut3/result_r_reg[46]) is unused and will be removed from module thetaCos.
WARNING: [Synth 8-3332] Sequential element (mul_uut3/result_r_reg[45]) is unused and will be removed from module thetaCos.
WARNING: [Synth 8-3332] Sequential element (mul_uut3/result_r_reg[44]) is unused and will be removed from module thetaCos.
WARNING: [Synth 8-3332] Sequential element (mul_uut3/result_r_reg[43]) is unused and will be removed from module thetaCos.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 3645.191 ; gain = 648.777 ; free physical = 49884 ; free virtual = 76655
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+--------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name   | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|thetaCos      | A*B            | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|thetaCos      | (PCIN>>17)+A*B | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|thetaCos      | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|thetaCos      | (PCIN>>17)+A*B | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|thetaCos      | A*B            | 18     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|thetaCos      | (PCIN>>17)+A*B | 18     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|thetaCos      | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|thetaCos      | (PCIN>>17)+A*B | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|thetaCos      | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|thetaCos      | (PCIN>>17)+A*B | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|thetaSin      | A*B            | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|thetaSin      | (PCIN>>17)+A*B | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|thetaSin      | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|thetaSin      | (PCIN>>17)+A*B | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cordicManager | A*B            | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cordicManager | (PCIN>>17)+A*B | 17     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+--------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:52 ; elapsed = 00:00:55 . Memory (MB): peak = 3796.145 ; gain = 799.730 ; free physical = 49277 ; free virtual = 76074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 3796.145 ; gain = 799.730 ; free physical = 49272 ; free virtual = 76068
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:54 ; elapsed = 00:00:57 . Memory (MB): peak = 3820.168 ; gain = 823.754 ; free physical = 49266 ; free virtual = 76062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:57 ; elapsed = 00:01:00 . Memory (MB): peak = 3833.043 ; gain = 836.629 ; free physical = 49265 ; free virtual = 76061
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:57 ; elapsed = 00:01:00 . Memory (MB): peak = 3833.043 ; gain = 836.629 ; free physical = 49265 ; free virtual = 76061
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:57 ; elapsed = 00:01:00 . Memory (MB): peak = 3833.043 ; gain = 836.629 ; free physical = 49265 ; free virtual = 76061
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:57 ; elapsed = 00:01:00 . Memory (MB): peak = 3833.043 ; gain = 836.629 ; free physical = 49265 ; free virtual = 76061
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:57 ; elapsed = 00:01:00 . Memory (MB): peak = 3833.043 ; gain = 836.629 ; free physical = 49265 ; free virtual = 76061
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:57 ; elapsed = 00:01:00 . Memory (MB): peak = 3833.043 ; gain = 836.629 ; free physical = 49265 ; free virtual = 76061
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |BUFG            |     1|
|2     |CARRY8          |   269|
|3     |DSP_ALU         |    16|
|4     |DSP_A_B_DATA    |    16|
|5     |DSP_C_DATA      |    16|
|6     |DSP_MULTIPLIER  |    16|
|7     |DSP_M_DATA      |    16|
|8     |DSP_OUTPUT      |    16|
|10    |DSP_PREADD      |    16|
|11    |DSP_PREADD_DATA |    16|
|12    |LUT1            |   155|
|13    |LUT2            |  1347|
|14    |LUT3            |   878|
|15    |LUT4            |   415|
|16    |LUT5            |   225|
|17    |LUT6            |   251|
|18    |MUXF7           |    33|
|19    |RAMB18E2        |    10|
|20    |RAMB36E2        |    10|
|21    |FDCE            |  2431|
|22    |FDPE            |     4|
|23    |IBUF            |    21|
|24    |OBUF            |    29|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:57 ; elapsed = 00:01:00 . Memory (MB): peak = 3833.043 ; gain = 836.629 ; free physical = 49265 ; free virtual = 76061
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 695 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:54 ; elapsed = 00:00:57 . Memory (MB): peak = 3833.043 ; gain = 772.598 ; free physical = 49304 ; free virtual = 76101
Synthesis Optimization Complete : Time (s): cpu = 00:00:57 ; elapsed = 00:01:00 . Memory (MB): peak = 3833.051 ; gain = 836.629 ; free physical = 49304 ; free virtual = 76101
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3833.051 ; gain = 0.000 ; free physical = 49389 ; free virtual = 76188
INFO: [Netlist 29-17] Analyzing 340 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell TC_uut/memoryManager_inst/activePixelMemGrp[0].activePixelMem_inst/activePixelMem[0].activePixelBRAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell TC_uut/memoryManager_inst/activePixelMemGrp[0].activePixelMem_inst/activePixelMem[1].activePixelBRAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell TC_uut/memoryManager_inst/activePixelMemGrp[1].activePixelMem_inst/activePixelMem[0].activePixelBRAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell TC_uut/memoryManager_inst/activePixelMemGrp[1].activePixelMem_inst/activePixelMem[1].activePixelBRAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell TC_uut/memoryManager_inst/activePixelMemGrp[2].activePixelMem_inst/activePixelMem[0].activePixelBRAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell TC_uut/memoryManager_inst/activePixelMemGrp[2].activePixelMem_inst/activePixelMem[1].activePixelBRAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell TC_uut/memoryManager_inst/activePixelMemGrp[3].activePixelMem_inst/activePixelMem[0].activePixelBRAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell TC_uut/memoryManager_inst/activePixelMemGrp[3].activePixelMem_inst/activePixelMem[1].activePixelBRAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell TC_uut/memoryManager_inst/activePixelMemGrp[4].activePixelMem_inst/activePixelMem[0].activePixelBRAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell TC_uut/memoryManager_inst/activePixelMemGrp[4].activePixelMem_inst/activePixelMem[1].activePixelBRAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell TC_uut/memoryManager_inst/timestampMemGrp[0].timestampMem_inst/timestampMem[0].timestampBRAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell TC_uut/memoryManager_inst/timestampMemGrp[0].timestampMem_inst/timestampMem[1].timestampBRAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell TC_uut/memoryManager_inst/timestampMemGrp[1].timestampMem_inst/timestampMem[0].timestampBRAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell TC_uut/memoryManager_inst/timestampMemGrp[1].timestampMem_inst/timestampMem[1].timestampBRAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell TC_uut/memoryManager_inst/timestampMemGrp[2].timestampMem_inst/timestampMem[0].timestampBRAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell TC_uut/memoryManager_inst/timestampMemGrp[2].timestampMem_inst/timestampMem[1].timestampBRAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell TC_uut/memoryManager_inst/timestampMemGrp[3].timestampMem_inst/timestampMem[0].timestampBRAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell TC_uut/memoryManager_inst/timestampMemGrp[3].timestampMem_inst/timestampMem[1].timestampBRAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell TC_uut/memoryManager_inst/timestampMemGrp[4].timestampMem_inst/timestampMem[0].timestampBRAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell TC_uut/memoryManager_inst/timestampMemGrp[4].timestampMem_inst/timestampMem[1].timestampBRAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3903.746 ; gain = 0.000 ; free physical = 49310 ; free virtual = 76109
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 38 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 16 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 21 instances

Synth Design complete, checksum: 9c77ec57
INFO: [Common 17-83] Releasing license: Synthesis
83 Infos, 204 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:07 ; elapsed = 00:01:06 . Memory (MB): peak = 3903.746 ; gain = 1119.336 ; free physical = 49520 ; free virtual = 76319
INFO: [Common 17-1381] The checkpoint '/home/p12-bosch/cordic/LaserSyncV2/LaserSyncV2.runs/synth_1/laserSynchronizer.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file laserSynchronizer_utilization_synth.rpt -pb laserSynchronizer_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Apr 27 09:02:34 2022...
