
test_pwm1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002cc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000058b0  080002cc  080002cc  000012cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000010  08005b7c  08005b7c  00006b7c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08005b8c  08005b8c  00006b8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .fini_array   00000004  08005b90  08005b90  00006b90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .data         00000018  24000000  08005b94  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          000000f8  24000018  08005bac  00007018  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  24000110  08005bac  00007110  2**0
                  ALLOC
  8 .ARM.attributes 0000002e  00000000  00000000  00007018  2**0
                  CONTENTS, READONLY
  9 .debug_info   00010fa1  00000000  00000000  00007046  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_abbrev 00002225  00000000  00000000  00017fe7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_aranges 00000f50  00000000  00000000  0001a210  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_rnglists 00000bdc  00000000  00000000  0001b160  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_macro  0003284f  00000000  00000000  0001bd3c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line   00014128  00000000  00000000  0004e58b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_str    00149d3c  00000000  00000000  000626b3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .comment      00000043  00000000  00000000  001ac3ef  2**0
                  CONTENTS, READONLY
 17 .debug_frame  000040f8  00000000  00000000  001ac434  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line_str 00000067  00000000  00000000  001b052c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002cc <__do_global_dtors_aux>:
 80002cc:	b510      	push	{r4, lr}
 80002ce:	4c05      	ldr	r4, [pc, #20]	@ (80002e4 <__do_global_dtors_aux+0x18>)
 80002d0:	7823      	ldrb	r3, [r4, #0]
 80002d2:	b933      	cbnz	r3, 80002e2 <__do_global_dtors_aux+0x16>
 80002d4:	4b04      	ldr	r3, [pc, #16]	@ (80002e8 <__do_global_dtors_aux+0x1c>)
 80002d6:	b113      	cbz	r3, 80002de <__do_global_dtors_aux+0x12>
 80002d8:	4804      	ldr	r0, [pc, #16]	@ (80002ec <__do_global_dtors_aux+0x20>)
 80002da:	f3af 8000 	nop.w
 80002de:	2301      	movs	r3, #1
 80002e0:	7023      	strb	r3, [r4, #0]
 80002e2:	bd10      	pop	{r4, pc}
 80002e4:	24000018 	.word	0x24000018
 80002e8:	00000000 	.word	0x00000000
 80002ec:	08005b64 	.word	0x08005b64

080002f0 <frame_dummy>:
 80002f0:	b508      	push	{r3, lr}
 80002f2:	4b03      	ldr	r3, [pc, #12]	@ (8000300 <frame_dummy+0x10>)
 80002f4:	b11b      	cbz	r3, 80002fe <frame_dummy+0xe>
 80002f6:	4903      	ldr	r1, [pc, #12]	@ (8000304 <frame_dummy+0x14>)
 80002f8:	4803      	ldr	r0, [pc, #12]	@ (8000308 <frame_dummy+0x18>)
 80002fa:	f3af 8000 	nop.w
 80002fe:	bd08      	pop	{r3, pc}
 8000300:	00000000 	.word	0x00000000
 8000304:	2400001c 	.word	0x2400001c
 8000308:	08005b64 	.word	0x08005b64

0800030c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800030c:	b580      	push	{r7, lr}
 800030e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8000310:	f000 fb2c 	bl	800096c <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000314:	f000 fd82 	bl	8000e1c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000318:	f000 f846 	bl	80003a8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800031c:	f000 f990 	bl	8000640 <MX_GPIO_Init>
  MX_SPI6_Init();
 8000320:	f000 f8a0 	bl	8000464 <MX_SPI6_Init>
  MX_TIM1_Init();
 8000324:	f000 f8ee 	bl	8000504 <MX_TIM1_Init>
  //HAL_SPI_Receive_IT(&hspi6, &spi_rx_byte, 1);
  // Preparamos una primera recepción SPI en modo interrupción (slave)
  //HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);

  // Opcional: asegurarte de que la PWM empieza apagada
  HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_1);
 8000328:	2100      	movs	r1, #0
 800032a:	4818      	ldr	r0, [pc, #96]	@ (800038c <main+0x80>)
 800032c:	f004 fd74 	bl	8004e18 <HAL_TIM_PWM_Stop>
  HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_3);
 8000330:	2108      	movs	r1, #8
 8000332:	4816      	ldr	r0, [pc, #88]	@ (800038c <main+0x80>)
 8000334:	f004 fd70 	bl	8004e18 <HAL_TIM_PWM_Stop>

  // Funciones para cambiar duty y frecuencia
  //PWM_SetDutyPercent(last_duty);
  PWM_SetDuty(TIM_CHANNEL_1, duty_ch1);
 8000338:	4b15      	ldr	r3, [pc, #84]	@ (8000390 <main+0x84>)
 800033a:	781b      	ldrb	r3, [r3, #0]
 800033c:	4619      	mov	r1, r3
 800033e:	2000      	movs	r0, #0
 8000340:	f000 f9d4 	bl	80006ec <PWM_SetDuty>
  PWM_SetDuty(TIM_CHANNEL_3, duty_ch3);
 8000344:	4b13      	ldr	r3, [pc, #76]	@ (8000394 <main+0x88>)
 8000346:	781b      	ldrb	r3, [r3, #0]
 8000348:	4619      	mov	r1, r3
 800034a:	2008      	movs	r0, #8
 800034c:	f000 f9ce 	bl	80006ec <PWM_SetDuty>
  PWM_SetFrequencyHz(last_freq);
 8000350:	4b11      	ldr	r3, [pc, #68]	@ (8000398 <main+0x8c>)
 8000352:	881b      	ldrh	r3, [r3, #0]
 8000354:	4618      	mov	r0, r3
 8000356:	f000 fa29 	bl	80007ac <PWM_SetFrequencyHz>

  // Mensaje inicial que mandaremos en la PRIMER transferencia (basura útil)
  spi_tx_buf[0] = 0x00;
 800035a:	4b10      	ldr	r3, [pc, #64]	@ (800039c <main+0x90>)
 800035c:	2200      	movs	r2, #0
 800035e:	701a      	strb	r2, [r3, #0]
  spi_tx_buf[1] = duty_ch1;
 8000360:	4b0b      	ldr	r3, [pc, #44]	@ (8000390 <main+0x84>)
 8000362:	781a      	ldrb	r2, [r3, #0]
 8000364:	4b0d      	ldr	r3, [pc, #52]	@ (800039c <main+0x90>)
 8000366:	705a      	strb	r2, [r3, #1]
  spi_tx_buf[2] = duty_ch3;
 8000368:	4b0a      	ldr	r3, [pc, #40]	@ (8000394 <main+0x88>)
 800036a:	781a      	ldrb	r2, [r3, #0]
 800036c:	4b0b      	ldr	r3, [pc, #44]	@ (800039c <main+0x90>)
 800036e:	709a      	strb	r2, [r3, #2]

  // Iniciar recepción SPI6 por interrupción (1 byte)
  if (HAL_SPI_TransmitReceive_IT(&hspi6, spi_tx_buf, spi_rx_buf, 3) != HAL_OK)
 8000370:	2303      	movs	r3, #3
 8000372:	4a0b      	ldr	r2, [pc, #44]	@ (80003a0 <main+0x94>)
 8000374:	4909      	ldr	r1, [pc, #36]	@ (800039c <main+0x90>)
 8000376:	480b      	ldr	r0, [pc, #44]	@ (80003a4 <main+0x98>)
 8000378:	f003 feea 	bl	8004150 <HAL_SPI_TransmitReceive_IT>
 800037c:	4603      	mov	r3, r0
 800037e:	2b00      	cmp	r3, #0
 8000380:	d002      	beq.n	8000388 <main+0x7c>
  {
      Error_Handler();
 8000382:	f000 fb1f 	bl	80009c4 <Error_Handler>
  }
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000386:	bf00      	nop
 8000388:	bf00      	nop
 800038a:	e7fd      	b.n	8000388 <main+0x7c>
 800038c:	240000bc 	.word	0x240000bc
 8000390:	24000003 	.word	0x24000003
 8000394:	24000004 	.word	0x24000004
 8000398:	24000006 	.word	0x24000006
 800039c:	24000000 	.word	0x24000000
 80003a0:	24000108 	.word	0x24000108
 80003a4:	24000034 	.word	0x24000034

080003a8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80003a8:	b580      	push	{r7, lr}
 80003aa:	b09c      	sub	sp, #112	@ 0x70
 80003ac:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80003ae:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80003b2:	224c      	movs	r2, #76	@ 0x4c
 80003b4:	2100      	movs	r1, #0
 80003b6:	4618      	mov	r0, r3
 80003b8:	f005 fba8 	bl	8005b0c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80003bc:	1d3b      	adds	r3, r7, #4
 80003be:	2220      	movs	r2, #32
 80003c0:	2100      	movs	r1, #0
 80003c2:	4618      	mov	r0, r3
 80003c4:	f005 fba2 	bl	8005b0c <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 80003c8:	2002      	movs	r0, #2
 80003ca:	f001 fb55 	bl	8001a78 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80003ce:	2300      	movs	r3, #0
 80003d0:	603b      	str	r3, [r7, #0]
 80003d2:	4b23      	ldr	r3, [pc, #140]	@ (8000460 <SystemClock_Config+0xb8>)
 80003d4:	699b      	ldr	r3, [r3, #24]
 80003d6:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80003da:	4a21      	ldr	r2, [pc, #132]	@ (8000460 <SystemClock_Config+0xb8>)
 80003dc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80003e0:	6193      	str	r3, [r2, #24]
 80003e2:	4b1f      	ldr	r3, [pc, #124]	@ (8000460 <SystemClock_Config+0xb8>)
 80003e4:	699b      	ldr	r3, [r3, #24]
 80003e6:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80003ea:	603b      	str	r3, [r7, #0]
 80003ec:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80003ee:	bf00      	nop
 80003f0:	4b1b      	ldr	r3, [pc, #108]	@ (8000460 <SystemClock_Config+0xb8>)
 80003f2:	699b      	ldr	r3, [r3, #24]
 80003f4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80003f8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80003fc:	d1f8      	bne.n	80003f0 <SystemClock_Config+0x48>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80003fe:	2302      	movs	r3, #2
 8000400:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8000402:	2301      	movs	r3, #1
 8000404:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = 64;
 8000406:	2340      	movs	r3, #64	@ 0x40
 8000408:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800040a:	2300      	movs	r3, #0
 800040c:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800040e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000412:	4618      	mov	r0, r3
 8000414:	f001 fb6a 	bl	8001aec <HAL_RCC_OscConfig>
 8000418:	4603      	mov	r3, r0
 800041a:	2b00      	cmp	r3, #0
 800041c:	d001      	beq.n	8000422 <SystemClock_Config+0x7a>
  {
    Error_Handler();
 800041e:	f000 fad1 	bl	80009c4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000422:	233f      	movs	r3, #63	@ 0x3f
 8000424:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000426:	2300      	movs	r3, #0
 8000428:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 800042a:	2300      	movs	r3, #0
 800042c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 800042e:	2300      	movs	r3, #0
 8000430:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 8000432:	2300      	movs	r3, #0
 8000434:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 8000436:	2300      	movs	r3, #0
 8000438:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 800043a:	2300      	movs	r3, #0
 800043c:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 800043e:	2300      	movs	r3, #0
 8000440:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000442:	1d3b      	adds	r3, r7, #4
 8000444:	2101      	movs	r1, #1
 8000446:	4618      	mov	r0, r3
 8000448:	f001 ff2a 	bl	80022a0 <HAL_RCC_ClockConfig>
 800044c:	4603      	mov	r3, r0
 800044e:	2b00      	cmp	r3, #0
 8000450:	d001      	beq.n	8000456 <SystemClock_Config+0xae>
  {
    Error_Handler();
 8000452:	f000 fab7 	bl	80009c4 <Error_Handler>
  }
}
 8000456:	bf00      	nop
 8000458:	3770      	adds	r7, #112	@ 0x70
 800045a:	46bd      	mov	sp, r7
 800045c:	bd80      	pop	{r7, pc}
 800045e:	bf00      	nop
 8000460:	58024800 	.word	0x58024800

08000464 <MX_SPI6_Init>:
  * @brief SPI6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI6_Init(void)
{
 8000464:	b580      	push	{r7, lr}
 8000466:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI6_Init 1 */

  /* USER CODE END SPI6_Init 1 */
  /* SPI6 parameter configuration*/
  hspi6.Instance = SPI6;
 8000468:	4b24      	ldr	r3, [pc, #144]	@ (80004fc <MX_SPI6_Init+0x98>)
 800046a:	4a25      	ldr	r2, [pc, #148]	@ (8000500 <MX_SPI6_Init+0x9c>)
 800046c:	601a      	str	r2, [r3, #0]
  hspi6.Init.Mode = SPI_MODE_SLAVE;
 800046e:	4b23      	ldr	r3, [pc, #140]	@ (80004fc <MX_SPI6_Init+0x98>)
 8000470:	2200      	movs	r2, #0
 8000472:	605a      	str	r2, [r3, #4]
  hspi6.Init.Direction = SPI_DIRECTION_2LINES;
 8000474:	4b21      	ldr	r3, [pc, #132]	@ (80004fc <MX_SPI6_Init+0x98>)
 8000476:	2200      	movs	r2, #0
 8000478:	609a      	str	r2, [r3, #8]
  hspi6.Init.DataSize = SPI_DATASIZE_8BIT;
 800047a:	4b20      	ldr	r3, [pc, #128]	@ (80004fc <MX_SPI6_Init+0x98>)
 800047c:	2207      	movs	r2, #7
 800047e:	60da      	str	r2, [r3, #12]
  hspi6.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000480:	4b1e      	ldr	r3, [pc, #120]	@ (80004fc <MX_SPI6_Init+0x98>)
 8000482:	2200      	movs	r2, #0
 8000484:	611a      	str	r2, [r3, #16]
  hspi6.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000486:	4b1d      	ldr	r3, [pc, #116]	@ (80004fc <MX_SPI6_Init+0x98>)
 8000488:	2200      	movs	r2, #0
 800048a:	615a      	str	r2, [r3, #20]
  hspi6.Init.NSS = SPI_NSS_SOFT;
 800048c:	4b1b      	ldr	r3, [pc, #108]	@ (80004fc <MX_SPI6_Init+0x98>)
 800048e:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8000492:	619a      	str	r2, [r3, #24]
  hspi6.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000494:	4b19      	ldr	r3, [pc, #100]	@ (80004fc <MX_SPI6_Init+0x98>)
 8000496:	2200      	movs	r2, #0
 8000498:	621a      	str	r2, [r3, #32]
  hspi6.Init.TIMode = SPI_TIMODE_DISABLE;
 800049a:	4b18      	ldr	r3, [pc, #96]	@ (80004fc <MX_SPI6_Init+0x98>)
 800049c:	2200      	movs	r2, #0
 800049e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi6.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80004a0:	4b16      	ldr	r3, [pc, #88]	@ (80004fc <MX_SPI6_Init+0x98>)
 80004a2:	2200      	movs	r2, #0
 80004a4:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi6.Init.CRCPolynomial = 0x0;
 80004a6:	4b15      	ldr	r3, [pc, #84]	@ (80004fc <MX_SPI6_Init+0x98>)
 80004a8:	2200      	movs	r2, #0
 80004aa:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi6.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 80004ac:	4b13      	ldr	r3, [pc, #76]	@ (80004fc <MX_SPI6_Init+0x98>)
 80004ae:	2200      	movs	r2, #0
 80004b0:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi6.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 80004b2:	4b12      	ldr	r3, [pc, #72]	@ (80004fc <MX_SPI6_Init+0x98>)
 80004b4:	2200      	movs	r2, #0
 80004b6:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi6.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 80004b8:	4b10      	ldr	r3, [pc, #64]	@ (80004fc <MX_SPI6_Init+0x98>)
 80004ba:	2200      	movs	r2, #0
 80004bc:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi6.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80004be:	4b0f      	ldr	r3, [pc, #60]	@ (80004fc <MX_SPI6_Init+0x98>)
 80004c0:	2200      	movs	r2, #0
 80004c2:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi6.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80004c4:	4b0d      	ldr	r3, [pc, #52]	@ (80004fc <MX_SPI6_Init+0x98>)
 80004c6:	2200      	movs	r2, #0
 80004c8:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi6.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 80004ca:	4b0c      	ldr	r3, [pc, #48]	@ (80004fc <MX_SPI6_Init+0x98>)
 80004cc:	2200      	movs	r2, #0
 80004ce:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi6.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 80004d0:	4b0a      	ldr	r3, [pc, #40]	@ (80004fc <MX_SPI6_Init+0x98>)
 80004d2:	2200      	movs	r2, #0
 80004d4:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi6.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 80004d6:	4b09      	ldr	r3, [pc, #36]	@ (80004fc <MX_SPI6_Init+0x98>)
 80004d8:	2200      	movs	r2, #0
 80004da:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi6.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 80004dc:	4b07      	ldr	r3, [pc, #28]	@ (80004fc <MX_SPI6_Init+0x98>)
 80004de:	2200      	movs	r2, #0
 80004e0:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi6.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 80004e2:	4b06      	ldr	r3, [pc, #24]	@ (80004fc <MX_SPI6_Init+0x98>)
 80004e4:	2200      	movs	r2, #0
 80004e6:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi6) != HAL_OK)
 80004e8:	4804      	ldr	r0, [pc, #16]	@ (80004fc <MX_SPI6_Init+0x98>)
 80004ea:	f003 fd0d 	bl	8003f08 <HAL_SPI_Init>
 80004ee:	4603      	mov	r3, r0
 80004f0:	2b00      	cmp	r3, #0
 80004f2:	d001      	beq.n	80004f8 <MX_SPI6_Init+0x94>
  {
    Error_Handler();
 80004f4:	f000 fa66 	bl	80009c4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI6_Init 2 */

  /* USER CODE END SPI6_Init 2 */

}
 80004f8:	bf00      	nop
 80004fa:	bd80      	pop	{r7, pc}
 80004fc:	24000034 	.word	0x24000034
 8000500:	58001400 	.word	0x58001400

08000504 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000504:	b580      	push	{r7, lr}
 8000506:	b098      	sub	sp, #96	@ 0x60
 8000508:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800050a:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800050e:	2200      	movs	r2, #0
 8000510:	601a      	str	r2, [r3, #0]
 8000512:	605a      	str	r2, [r3, #4]
 8000514:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000516:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800051a:	2200      	movs	r2, #0
 800051c:	601a      	str	r2, [r3, #0]
 800051e:	605a      	str	r2, [r3, #4]
 8000520:	609a      	str	r2, [r3, #8]
 8000522:	60da      	str	r2, [r3, #12]
 8000524:	611a      	str	r2, [r3, #16]
 8000526:	615a      	str	r2, [r3, #20]
 8000528:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800052a:	1d3b      	adds	r3, r7, #4
 800052c:	2234      	movs	r2, #52	@ 0x34
 800052e:	2100      	movs	r1, #0
 8000530:	4618      	mov	r0, r3
 8000532:	f005 faeb 	bl	8005b0c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000536:	4b40      	ldr	r3, [pc, #256]	@ (8000638 <MX_TIM1_Init+0x134>)
 8000538:	4a40      	ldr	r2, [pc, #256]	@ (800063c <MX_TIM1_Init+0x138>)
 800053a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 169;
 800053c:	4b3e      	ldr	r3, [pc, #248]	@ (8000638 <MX_TIM1_Init+0x134>)
 800053e:	22a9      	movs	r2, #169	@ 0xa9
 8000540:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000542:	4b3d      	ldr	r3, [pc, #244]	@ (8000638 <MX_TIM1_Init+0x134>)
 8000544:	2200      	movs	r2, #0
 8000546:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 999;
 8000548:	4b3b      	ldr	r3, [pc, #236]	@ (8000638 <MX_TIM1_Init+0x134>)
 800054a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800054e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000550:	4b39      	ldr	r3, [pc, #228]	@ (8000638 <MX_TIM1_Init+0x134>)
 8000552:	2200      	movs	r2, #0
 8000554:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000556:	4b38      	ldr	r3, [pc, #224]	@ (8000638 <MX_TIM1_Init+0x134>)
 8000558:	2200      	movs	r2, #0
 800055a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800055c:	4b36      	ldr	r3, [pc, #216]	@ (8000638 <MX_TIM1_Init+0x134>)
 800055e:	2200      	movs	r2, #0
 8000560:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000562:	4835      	ldr	r0, [pc, #212]	@ (8000638 <MX_TIM1_Init+0x134>)
 8000564:	f004 fae5 	bl	8004b32 <HAL_TIM_PWM_Init>
 8000568:	4603      	mov	r3, r0
 800056a:	2b00      	cmp	r3, #0
 800056c:	d001      	beq.n	8000572 <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 800056e:	f000 fa29 	bl	80009c4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000572:	2300      	movs	r3, #0
 8000574:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000576:	2300      	movs	r3, #0
 8000578:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800057a:	2300      	movs	r3, #0
 800057c:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800057e:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000582:	4619      	mov	r1, r3
 8000584:	482c      	ldr	r0, [pc, #176]	@ (8000638 <MX_TIM1_Init+0x134>)
 8000586:	f005 f999 	bl	80058bc <HAL_TIMEx_MasterConfigSynchronization>
 800058a:	4603      	mov	r3, r0
 800058c:	2b00      	cmp	r3, #0
 800058e:	d001      	beq.n	8000594 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8000590:	f000 fa18 	bl	80009c4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000594:	2360      	movs	r3, #96	@ 0x60
 8000596:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 8000598:	2300      	movs	r3, #0
 800059a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800059c:	2300      	movs	r3, #0
 800059e:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80005a0:	2300      	movs	r3, #0
 80005a2:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80005a4:	2300      	movs	r3, #0
 80005a6:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80005a8:	2300      	movs	r3, #0
 80005aa:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80005ac:	2300      	movs	r3, #0
 80005ae:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80005b0:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80005b4:	2200      	movs	r2, #0
 80005b6:	4619      	mov	r1, r3
 80005b8:	481f      	ldr	r0, [pc, #124]	@ (8000638 <MX_TIM1_Init+0x134>)
 80005ba:	f004 fcc3 	bl	8004f44 <HAL_TIM_PWM_ConfigChannel>
 80005be:	4603      	mov	r3, r0
 80005c0:	2b00      	cmp	r3, #0
 80005c2:	d001      	beq.n	80005c8 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 80005c4:	f000 f9fe 	bl	80009c4 <Error_Handler>
  }
  sConfigOC.Pulse = 500;
 80005c8:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 80005cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80005ce:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80005d2:	2208      	movs	r2, #8
 80005d4:	4619      	mov	r1, r3
 80005d6:	4818      	ldr	r0, [pc, #96]	@ (8000638 <MX_TIM1_Init+0x134>)
 80005d8:	f004 fcb4 	bl	8004f44 <HAL_TIM_PWM_ConfigChannel>
 80005dc:	4603      	mov	r3, r0
 80005de:	2b00      	cmp	r3, #0
 80005e0:	d001      	beq.n	80005e6 <MX_TIM1_Init+0xe2>
  {
    Error_Handler();
 80005e2:	f000 f9ef 	bl	80009c4 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80005e6:	2300      	movs	r3, #0
 80005e8:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80005ea:	2300      	movs	r3, #0
 80005ec:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80005ee:	2300      	movs	r3, #0
 80005f0:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80005f2:	2300      	movs	r3, #0
 80005f4:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80005f6:	2300      	movs	r3, #0
 80005f8:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80005fa:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80005fe:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8000600:	2300      	movs	r3, #0
 8000602:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8000604:	2300      	movs	r3, #0
 8000606:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8000608:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800060c:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 800060e:	2300      	movs	r3, #0
 8000610:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000612:	2300      	movs	r3, #0
 8000614:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000616:	1d3b      	adds	r3, r7, #4
 8000618:	4619      	mov	r1, r3
 800061a:	4807      	ldr	r0, [pc, #28]	@ (8000638 <MX_TIM1_Init+0x134>)
 800061c:	f005 f9ea 	bl	80059f4 <HAL_TIMEx_ConfigBreakDeadTime>
 8000620:	4603      	mov	r3, r0
 8000622:	2b00      	cmp	r3, #0
 8000624:	d001      	beq.n	800062a <MX_TIM1_Init+0x126>
  {
    Error_Handler();
 8000626:	f000 f9cd 	bl	80009c4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800062a:	4803      	ldr	r0, [pc, #12]	@ (8000638 <MX_TIM1_Init+0x134>)
 800062c:	f000 faa4 	bl	8000b78 <HAL_TIM_MspPostInit>

}
 8000630:	bf00      	nop
 8000632:	3760      	adds	r7, #96	@ 0x60
 8000634:	46bd      	mov	sp, r7
 8000636:	bd80      	pop	{r7, pc}
 8000638:	240000bc 	.word	0x240000bc
 800063c:	40010000 	.word	0x40010000

08000640 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000640:	b580      	push	{r7, lr}
 8000642:	b088      	sub	sp, #32
 8000644:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000646:	f107 030c 	add.w	r3, r7, #12
 800064a:	2200      	movs	r2, #0
 800064c:	601a      	str	r2, [r3, #0]
 800064e:	605a      	str	r2, [r3, #4]
 8000650:	609a      	str	r2, [r3, #8]
 8000652:	60da      	str	r2, [r3, #12]
 8000654:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000656:	4b23      	ldr	r3, [pc, #140]	@ (80006e4 <MX_GPIO_Init+0xa4>)
 8000658:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800065c:	4a21      	ldr	r2, [pc, #132]	@ (80006e4 <MX_GPIO_Init+0xa4>)
 800065e:	f043 0301 	orr.w	r3, r3, #1
 8000662:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000666:	4b1f      	ldr	r3, [pc, #124]	@ (80006e4 <MX_GPIO_Init+0xa4>)
 8000668:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800066c:	f003 0301 	and.w	r3, r3, #1
 8000670:	60bb      	str	r3, [r7, #8]
 8000672:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000674:	4b1b      	ldr	r3, [pc, #108]	@ (80006e4 <MX_GPIO_Init+0xa4>)
 8000676:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800067a:	4a1a      	ldr	r2, [pc, #104]	@ (80006e4 <MX_GPIO_Init+0xa4>)
 800067c:	f043 0304 	orr.w	r3, r3, #4
 8000680:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000684:	4b17      	ldr	r3, [pc, #92]	@ (80006e4 <MX_GPIO_Init+0xa4>)
 8000686:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800068a:	f003 0304 	and.w	r3, r3, #4
 800068e:	607b      	str	r3, [r7, #4]
 8000690:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000692:	4b14      	ldr	r3, [pc, #80]	@ (80006e4 <MX_GPIO_Init+0xa4>)
 8000694:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000698:	4a12      	ldr	r2, [pc, #72]	@ (80006e4 <MX_GPIO_Init+0xa4>)
 800069a:	f043 0302 	orr.w	r3, r3, #2
 800069e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80006a2:	4b10      	ldr	r3, [pc, #64]	@ (80006e4 <MX_GPIO_Init+0xa4>)
 80006a4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80006a8:	f003 0302 	and.w	r3, r3, #2
 80006ac:	603b      	str	r3, [r7, #0]
 80006ae:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin : PC11 */
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 80006b0:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80006b4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80006b6:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80006ba:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80006bc:	2301      	movs	r3, #1
 80006be:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80006c0:	f107 030c 	add.w	r3, r7, #12
 80006c4:	4619      	mov	r1, r3
 80006c6:	4808      	ldr	r0, [pc, #32]	@ (80006e8 <MX_GPIO_Init+0xa8>)
 80006c8:	f001 f808 	bl	80016dc <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80006cc:	2200      	movs	r2, #0
 80006ce:	2100      	movs	r1, #0
 80006d0:	2028      	movs	r0, #40	@ 0x28
 80006d2:	f000 fd10 	bl	80010f6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80006d6:	2028      	movs	r0, #40	@ 0x28
 80006d8:	f000 fd27 	bl	800112a <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80006dc:	bf00      	nop
 80006de:	3720      	adds	r7, #32
 80006e0:	46bd      	mov	sp, r7
 80006e2:	bd80      	pop	{r7, pc}
 80006e4:	58024400 	.word	0x58024400
 80006e8:	58020800 	.word	0x58020800

080006ec <PWM_SetDuty>:

/* USER CODE BEGIN 4 */
void PWM_SetDuty(uint32_t channel, uint8_t duty)
{
 80006ec:	b480      	push	{r7}
 80006ee:	b085      	sub	sp, #20
 80006f0:	af00      	add	r7, sp, #0
 80006f2:	6078      	str	r0, [r7, #4]
 80006f4:	460b      	mov	r3, r1
 80006f6:	70fb      	strb	r3, [r7, #3]
    if (duty > 100) duty = 100;
 80006f8:	78fb      	ldrb	r3, [r7, #3]
 80006fa:	2b64      	cmp	r3, #100	@ 0x64
 80006fc:	d901      	bls.n	8000702 <PWM_SetDuty+0x16>
 80006fe:	2364      	movs	r3, #100	@ 0x64
 8000700:	70fb      	strb	r3, [r7, #3]
    uint32_t period = __HAL_TIM_GET_AUTORELOAD(&htim1);
 8000702:	4b26      	ldr	r3, [pc, #152]	@ (800079c <PWM_SetDuty+0xb0>)
 8000704:	681b      	ldr	r3, [r3, #0]
 8000706:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000708:	60fb      	str	r3, [r7, #12]
    uint32_t pulse  = (uint32_t)duty * (period + 1) / 100;
 800070a:	78fb      	ldrb	r3, [r7, #3]
 800070c:	68fa      	ldr	r2, [r7, #12]
 800070e:	3201      	adds	r2, #1
 8000710:	fb02 f303 	mul.w	r3, r2, r3
 8000714:	4a22      	ldr	r2, [pc, #136]	@ (80007a0 <PWM_SetDuty+0xb4>)
 8000716:	fba2 2303 	umull	r2, r3, r2, r3
 800071a:	095b      	lsrs	r3, r3, #5
 800071c:	60bb      	str	r3, [r7, #8]

    __HAL_TIM_SET_COMPARE(&htim1, channel, pulse);
 800071e:	687b      	ldr	r3, [r7, #4]
 8000720:	2b00      	cmp	r3, #0
 8000722:	d104      	bne.n	800072e <PWM_SetDuty+0x42>
 8000724:	4b1d      	ldr	r3, [pc, #116]	@ (800079c <PWM_SetDuty+0xb0>)
 8000726:	681b      	ldr	r3, [r3, #0]
 8000728:	68ba      	ldr	r2, [r7, #8]
 800072a:	635a      	str	r2, [r3, #52]	@ 0x34
 800072c:	e023      	b.n	8000776 <PWM_SetDuty+0x8a>
 800072e:	687b      	ldr	r3, [r7, #4]
 8000730:	2b04      	cmp	r3, #4
 8000732:	d104      	bne.n	800073e <PWM_SetDuty+0x52>
 8000734:	4b19      	ldr	r3, [pc, #100]	@ (800079c <PWM_SetDuty+0xb0>)
 8000736:	681a      	ldr	r2, [r3, #0]
 8000738:	68bb      	ldr	r3, [r7, #8]
 800073a:	6393      	str	r3, [r2, #56]	@ 0x38
 800073c:	e01b      	b.n	8000776 <PWM_SetDuty+0x8a>
 800073e:	687b      	ldr	r3, [r7, #4]
 8000740:	2b08      	cmp	r3, #8
 8000742:	d104      	bne.n	800074e <PWM_SetDuty+0x62>
 8000744:	4b15      	ldr	r3, [pc, #84]	@ (800079c <PWM_SetDuty+0xb0>)
 8000746:	681a      	ldr	r2, [r3, #0]
 8000748:	68bb      	ldr	r3, [r7, #8]
 800074a:	63d3      	str	r3, [r2, #60]	@ 0x3c
 800074c:	e013      	b.n	8000776 <PWM_SetDuty+0x8a>
 800074e:	687b      	ldr	r3, [r7, #4]
 8000750:	2b0c      	cmp	r3, #12
 8000752:	d104      	bne.n	800075e <PWM_SetDuty+0x72>
 8000754:	4b11      	ldr	r3, [pc, #68]	@ (800079c <PWM_SetDuty+0xb0>)
 8000756:	681a      	ldr	r2, [r3, #0]
 8000758:	68bb      	ldr	r3, [r7, #8]
 800075a:	6413      	str	r3, [r2, #64]	@ 0x40
 800075c:	e00b      	b.n	8000776 <PWM_SetDuty+0x8a>
 800075e:	687b      	ldr	r3, [r7, #4]
 8000760:	2b10      	cmp	r3, #16
 8000762:	d104      	bne.n	800076e <PWM_SetDuty+0x82>
 8000764:	4b0d      	ldr	r3, [pc, #52]	@ (800079c <PWM_SetDuty+0xb0>)
 8000766:	681a      	ldr	r2, [r3, #0]
 8000768:	68bb      	ldr	r3, [r7, #8]
 800076a:	6593      	str	r3, [r2, #88]	@ 0x58
 800076c:	e003      	b.n	8000776 <PWM_SetDuty+0x8a>
 800076e:	4b0b      	ldr	r3, [pc, #44]	@ (800079c <PWM_SetDuty+0xb0>)
 8000770:	681a      	ldr	r2, [r3, #0]
 8000772:	68bb      	ldr	r3, [r7, #8]
 8000774:	65d3      	str	r3, [r2, #92]	@ 0x5c

    if (channel == TIM_CHANNEL_1) duty_ch1 = duty;
 8000776:	687b      	ldr	r3, [r7, #4]
 8000778:	2b00      	cmp	r3, #0
 800077a:	d102      	bne.n	8000782 <PWM_SetDuty+0x96>
 800077c:	4a09      	ldr	r2, [pc, #36]	@ (80007a4 <PWM_SetDuty+0xb8>)
 800077e:	78fb      	ldrb	r3, [r7, #3]
 8000780:	7013      	strb	r3, [r2, #0]
    if (channel == TIM_CHANNEL_3) duty_ch3 = duty;
 8000782:	687b      	ldr	r3, [r7, #4]
 8000784:	2b08      	cmp	r3, #8
 8000786:	d102      	bne.n	800078e <PWM_SetDuty+0xa2>
 8000788:	4a07      	ldr	r2, [pc, #28]	@ (80007a8 <PWM_SetDuty+0xbc>)
 800078a:	78fb      	ldrb	r3, [r7, #3]
 800078c:	7013      	strb	r3, [r2, #0]
}
 800078e:	bf00      	nop
 8000790:	3714      	adds	r7, #20
 8000792:	46bd      	mov	sp, r7
 8000794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000798:	4770      	bx	lr
 800079a:	bf00      	nop
 800079c:	240000bc 	.word	0x240000bc
 80007a0:	51eb851f 	.word	0x51eb851f
 80007a4:	24000003 	.word	0x24000003
 80007a8:	24000004 	.word	0x24000004

080007ac <PWM_SetFrequencyHz>:

void PWM_SetFrequencyHz(uint16_t freq_hz)
{
 80007ac:	b580      	push	{r7, lr}
 80007ae:	b084      	sub	sp, #16
 80007b0:	af00      	add	r7, sp, #0
 80007b2:	4603      	mov	r3, r0
 80007b4:	80fb      	strh	r3, [r7, #6]
    if (freq_hz < 20)    freq_hz = 20;
 80007b6:	88fb      	ldrh	r3, [r7, #6]
 80007b8:	2b13      	cmp	r3, #19
 80007ba:	d801      	bhi.n	80007c0 <PWM_SetFrequencyHz+0x14>
 80007bc:	2314      	movs	r3, #20
 80007be:	80fb      	strh	r3, [r7, #6]
    if (freq_hz > 20000) freq_hz = 20000;
 80007c0:	88fb      	ldrh	r3, [r7, #6]
 80007c2:	f644 6220 	movw	r2, #20000	@ 0x4e20
 80007c6:	4293      	cmp	r3, r2
 80007c8:	d902      	bls.n	80007d0 <PWM_SetFrequencyHz+0x24>
 80007ca:	f644 6320 	movw	r3, #20000	@ 0x4e20
 80007ce:	80fb      	strh	r3, [r7, #6]

    last_freq = freq_hz;
 80007d0:	4a18      	ldr	r2, [pc, #96]	@ (8000834 <PWM_SetFrequencyHz+0x88>)
 80007d2:	88fb      	ldrh	r3, [r7, #6]
 80007d4:	8013      	strh	r3, [r2, #0]

    uint32_t tim_clk = 1000000; // 1 MHz (por prescaler=169)
 80007d6:	4b18      	ldr	r3, [pc, #96]	@ (8000838 <PWM_SetFrequencyHz+0x8c>)
 80007d8:	60fb      	str	r3, [r7, #12]
    uint32_t period  = (tim_clk / freq_hz) - 1;
 80007da:	88fb      	ldrh	r3, [r7, #6]
 80007dc:	68fa      	ldr	r2, [r7, #12]
 80007de:	fbb2 f3f3 	udiv	r3, r2, r3
 80007e2:	3b01      	subs	r3, #1
 80007e4:	60bb      	str	r3, [r7, #8]

    HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_1);
 80007e6:	2100      	movs	r1, #0
 80007e8:	4814      	ldr	r0, [pc, #80]	@ (800083c <PWM_SetFrequencyHz+0x90>)
 80007ea:	f004 fb15 	bl	8004e18 <HAL_TIM_PWM_Stop>
    HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_3);
 80007ee:	2108      	movs	r1, #8
 80007f0:	4812      	ldr	r0, [pc, #72]	@ (800083c <PWM_SetFrequencyHz+0x90>)
 80007f2:	f004 fb11 	bl	8004e18 <HAL_TIM_PWM_Stop>

    __HAL_TIM_SET_AUTORELOAD(&htim1, period);
 80007f6:	4b11      	ldr	r3, [pc, #68]	@ (800083c <PWM_SetFrequencyHz+0x90>)
 80007f8:	681b      	ldr	r3, [r3, #0]
 80007fa:	68ba      	ldr	r2, [r7, #8]
 80007fc:	62da      	str	r2, [r3, #44]	@ 0x2c
 80007fe:	4a0f      	ldr	r2, [pc, #60]	@ (800083c <PWM_SetFrequencyHz+0x90>)
 8000800:	68bb      	ldr	r3, [r7, #8]
 8000802:	60d3      	str	r3, [r2, #12]

    PWM_SetDuty(TIM_CHANNEL_1, duty_ch1);
 8000804:	4b0e      	ldr	r3, [pc, #56]	@ (8000840 <PWM_SetFrequencyHz+0x94>)
 8000806:	781b      	ldrb	r3, [r3, #0]
 8000808:	4619      	mov	r1, r3
 800080a:	2000      	movs	r0, #0
 800080c:	f7ff ff6e 	bl	80006ec <PWM_SetDuty>
    PWM_SetDuty(TIM_CHANNEL_3, duty_ch3);
 8000810:	4b0c      	ldr	r3, [pc, #48]	@ (8000844 <PWM_SetFrequencyHz+0x98>)
 8000812:	781b      	ldrb	r3, [r3, #0]
 8000814:	4619      	mov	r1, r3
 8000816:	2008      	movs	r0, #8
 8000818:	f7ff ff68 	bl	80006ec <PWM_SetDuty>

    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 800081c:	2100      	movs	r1, #0
 800081e:	4807      	ldr	r0, [pc, #28]	@ (800083c <PWM_SetFrequencyHz+0x90>)
 8000820:	f004 f9de 	bl	8004be0 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 8000824:	2108      	movs	r1, #8
 8000826:	4805      	ldr	r0, [pc, #20]	@ (800083c <PWM_SetFrequencyHz+0x90>)
 8000828:	f004 f9da 	bl	8004be0 <HAL_TIM_PWM_Start>
}
 800082c:	bf00      	nop
 800082e:	3710      	adds	r7, #16
 8000830:	46bd      	mov	sp, r7
 8000832:	bd80      	pop	{r7, pc}
 8000834:	24000006 	.word	0x24000006
 8000838:	000f4240 	.word	0x000f4240
 800083c:	240000bc 	.word	0x240000bc
 8000840:	24000003 	.word	0x24000003
 8000844:	24000004 	.word	0x24000004

08000848 <HAL_SPI_TxRxCpltCallback>:




void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8000848:	b580      	push	{r7, lr}
 800084a:	b084      	sub	sp, #16
 800084c:	af00      	add	r7, sp, #0
 800084e:	6078      	str	r0, [r7, #4]
    if (hspi->Instance == SPI6)
 8000850:	687b      	ldr	r3, [r7, #4]
 8000852:	681b      	ldr	r3, [r3, #0]
 8000854:	4a3e      	ldr	r2, [pc, #248]	@ (8000950 <HAL_SPI_TxRxCpltCallback+0x108>)
 8000856:	4293      	cmp	r3, r2
 8000858:	d176      	bne.n	8000948 <HAL_SPI_TxRxCpltCallback+0x100>
    {
        uint8_t  cmd = spi_rx_buf[0];
 800085a:	4b3e      	ldr	r3, [pc, #248]	@ (8000954 <HAL_SPI_TxRxCpltCallback+0x10c>)
 800085c:	781b      	ldrb	r3, [r3, #0]
 800085e:	73fb      	strb	r3, [r7, #15]
        uint8_t  d1  = spi_rx_buf[1];
 8000860:	4b3c      	ldr	r3, [pc, #240]	@ (8000954 <HAL_SPI_TxRxCpltCallback+0x10c>)
 8000862:	785b      	ldrb	r3, [r3, #1]
 8000864:	73bb      	strb	r3, [r7, #14]
        uint8_t  d2  = spi_rx_buf[2];
 8000866:	4b3b      	ldr	r3, [pc, #236]	@ (8000954 <HAL_SPI_TxRxCpltCallback+0x10c>)
 8000868:	789b      	ldrb	r3, [r3, #2]
 800086a:	737b      	strb	r3, [r7, #13]
        uint16_t val = ((uint16_t)d1 << 8) | d2;
 800086c:	7bbb      	ldrb	r3, [r7, #14]
 800086e:	b21b      	sxth	r3, r3
 8000870:	021b      	lsls	r3, r3, #8
 8000872:	b21a      	sxth	r2, r3
 8000874:	7b7b      	ldrb	r3, [r7, #13]
 8000876:	b21b      	sxth	r3, r3
 8000878:	4313      	orrs	r3, r2
 800087a:	b21b      	sxth	r3, r3
 800087c:	817b      	strh	r3, [r7, #10]

        // --- Procesar el comando recibido ---
        switch (cmd)
 800087e:	7bfb      	ldrb	r3, [r7, #15]
 8000880:	3ba0      	subs	r3, #160	@ 0xa0
 8000882:	2b11      	cmp	r3, #17
 8000884:	d849      	bhi.n	800091a <HAL_SPI_TxRxCpltCallback+0xd2>
 8000886:	a201      	add	r2, pc, #4	@ (adr r2, 800088c <HAL_SPI_TxRxCpltCallback+0x44>)
 8000888:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800088c:	080008d5 	.word	0x080008d5
 8000890:	080008e9 	.word	0x080008e9
 8000894:	08000911 	.word	0x08000911
 8000898:	0800091b 	.word	0x0800091b
 800089c:	0800091b 	.word	0x0800091b
 80008a0:	0800091b 	.word	0x0800091b
 80008a4:	0800091b 	.word	0x0800091b
 80008a8:	0800091b 	.word	0x0800091b
 80008ac:	0800091b 	.word	0x0800091b
 80008b0:	0800091b 	.word	0x0800091b
 80008b4:	0800091b 	.word	0x0800091b
 80008b8:	0800091b 	.word	0x0800091b
 80008bc:	0800091b 	.word	0x0800091b
 80008c0:	0800091b 	.word	0x0800091b
 80008c4:	0800091b 	.word	0x0800091b
 80008c8:	0800091b 	.word	0x0800091b
 80008cc:	080008f3 	.word	0x080008f3
 80008d0:	08000907 	.word	0x08000907
        {
            case 0xA0:  // PA10: duty + ON
                PWM_SetDuty(TIM_CHANNEL_3, d1);
 80008d4:	7bbb      	ldrb	r3, [r7, #14]
 80008d6:	4619      	mov	r1, r3
 80008d8:	2008      	movs	r0, #8
 80008da:	f7ff ff07 	bl	80006ec <PWM_SetDuty>
                HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 80008de:	2108      	movs	r1, #8
 80008e0:	481d      	ldr	r0, [pc, #116]	@ (8000958 <HAL_SPI_TxRxCpltCallback+0x110>)
 80008e2:	f004 f97d 	bl	8004be0 <HAL_TIM_PWM_Start>
                break;
 80008e6:	e019      	b.n	800091c <HAL_SPI_TxRxCpltCallback+0xd4>

            case 0xA1:  // PA10 OFF
                HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_3);
 80008e8:	2108      	movs	r1, #8
 80008ea:	481b      	ldr	r0, [pc, #108]	@ (8000958 <HAL_SPI_TxRxCpltCallback+0x110>)
 80008ec:	f004 fa94 	bl	8004e18 <HAL_TIM_PWM_Stop>
                break;
 80008f0:	e014      	b.n	800091c <HAL_SPI_TxRxCpltCallback+0xd4>

            case 0xB0:  // PA8: duty + ON
                PWM_SetDuty(TIM_CHANNEL_1, d1);
 80008f2:	7bbb      	ldrb	r3, [r7, #14]
 80008f4:	4619      	mov	r1, r3
 80008f6:	2000      	movs	r0, #0
 80008f8:	f7ff fef8 	bl	80006ec <PWM_SetDuty>
                HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80008fc:	2100      	movs	r1, #0
 80008fe:	4816      	ldr	r0, [pc, #88]	@ (8000958 <HAL_SPI_TxRxCpltCallback+0x110>)
 8000900:	f004 f96e 	bl	8004be0 <HAL_TIM_PWM_Start>
                break;
 8000904:	e00a      	b.n	800091c <HAL_SPI_TxRxCpltCallback+0xd4>

            case 0xB1:  // PA8 OFF
                HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_1);
 8000906:	2100      	movs	r1, #0
 8000908:	4813      	ldr	r0, [pc, #76]	@ (8000958 <HAL_SPI_TxRxCpltCallback+0x110>)
 800090a:	f004 fa85 	bl	8004e18 <HAL_TIM_PWM_Stop>
                break;
 800090e:	e005      	b.n	800091c <HAL_SPI_TxRxCpltCallback+0xd4>

            case 0xA2:  // Frecuencia
                PWM_SetFrequencyHz(val);
 8000910:	897b      	ldrh	r3, [r7, #10]
 8000912:	4618      	mov	r0, r3
 8000914:	f7ff ff4a 	bl	80007ac <PWM_SetFrequencyHz>
                break;
 8000918:	e000      	b.n	800091c <HAL_SPI_TxRxCpltCallback+0xd4>

            default:
                // comando desconocido
                break;
 800091a:	bf00      	nop
        }

        // --- Preparar la respuesta para la PRÓXIMA transferencia ---
        // Por ejemplo: [último comando válido, duty_ch1, duty_ch3]
        spi_tx_buf[0] = cmd;
 800091c:	4a0f      	ldr	r2, [pc, #60]	@ (800095c <HAL_SPI_TxRxCpltCallback+0x114>)
 800091e:	7bfb      	ldrb	r3, [r7, #15]
 8000920:	7013      	strb	r3, [r2, #0]
        spi_tx_buf[1] = duty_ch1;
 8000922:	4b0f      	ldr	r3, [pc, #60]	@ (8000960 <HAL_SPI_TxRxCpltCallback+0x118>)
 8000924:	781a      	ldrb	r2, [r3, #0]
 8000926:	4b0d      	ldr	r3, [pc, #52]	@ (800095c <HAL_SPI_TxRxCpltCallback+0x114>)
 8000928:	705a      	strb	r2, [r3, #1]
        spi_tx_buf[2] = duty_ch3;
 800092a:	4b0e      	ldr	r3, [pc, #56]	@ (8000964 <HAL_SPI_TxRxCpltCallback+0x11c>)
 800092c:	781a      	ldrb	r2, [r3, #0]
 800092e:	4b0b      	ldr	r3, [pc, #44]	@ (800095c <HAL_SPI_TxRxCpltCallback+0x114>)
 8000930:	709a      	strb	r2, [r3, #2]

        // Relanzar otra transacción full-duplex
        if (HAL_SPI_TransmitReceive_IT(&hspi6, spi_tx_buf, spi_rx_buf, 3) != HAL_OK)
 8000932:	2303      	movs	r3, #3
 8000934:	4a07      	ldr	r2, [pc, #28]	@ (8000954 <HAL_SPI_TxRxCpltCallback+0x10c>)
 8000936:	4909      	ldr	r1, [pc, #36]	@ (800095c <HAL_SPI_TxRxCpltCallback+0x114>)
 8000938:	480b      	ldr	r0, [pc, #44]	@ (8000968 <HAL_SPI_TxRxCpltCallback+0x120>)
 800093a:	f003 fc09 	bl	8004150 <HAL_SPI_TransmitReceive_IT>
 800093e:	4603      	mov	r3, r0
 8000940:	2b00      	cmp	r3, #0
 8000942:	d001      	beq.n	8000948 <HAL_SPI_TxRxCpltCallback+0x100>
        {
            Error_Handler();
 8000944:	f000 f83e 	bl	80009c4 <Error_Handler>
        }
    }
}
 8000948:	bf00      	nop
 800094a:	3710      	adds	r7, #16
 800094c:	46bd      	mov	sp, r7
 800094e:	bd80      	pop	{r7, pc}
 8000950:	58001400 	.word	0x58001400
 8000954:	24000108 	.word	0x24000108
 8000958:	240000bc 	.word	0x240000bc
 800095c:	24000000 	.word	0x24000000
 8000960:	24000003 	.word	0x24000003
 8000964:	24000004 	.word	0x24000004
 8000968:	24000034 	.word	0x24000034

0800096c <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 800096c:	b580      	push	{r7, lr}
 800096e:	b084      	sub	sp, #16
 8000970:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8000972:	463b      	mov	r3, r7
 8000974:	2200      	movs	r2, #0
 8000976:	601a      	str	r2, [r3, #0]
 8000978:	605a      	str	r2, [r3, #4]
 800097a:	609a      	str	r2, [r3, #8]
 800097c:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 800097e:	f000 fbef 	bl	8001160 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8000982:	2301      	movs	r3, #1
 8000984:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8000986:	2300      	movs	r3, #0
 8000988:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 800098a:	2300      	movs	r3, #0
 800098c:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 800098e:	231f      	movs	r3, #31
 8000990:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8000992:	2387      	movs	r3, #135	@ 0x87
 8000994:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8000996:	2300      	movs	r3, #0
 8000998:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 800099a:	2300      	movs	r3, #0
 800099c:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 800099e:	2301      	movs	r3, #1
 80009a0:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 80009a2:	2301      	movs	r3, #1
 80009a4:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 80009a6:	2300      	movs	r3, #0
 80009a8:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 80009aa:	2300      	movs	r3, #0
 80009ac:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 80009ae:	463b      	mov	r3, r7
 80009b0:	4618      	mov	r0, r3
 80009b2:	f000 fc0d 	bl	80011d0 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 80009b6:	2004      	movs	r0, #4
 80009b8:	f000 fbea 	bl	8001190 <HAL_MPU_Enable>

}
 80009bc:	bf00      	nop
 80009be:	3710      	adds	r7, #16
 80009c0:	46bd      	mov	sp, r7
 80009c2:	bd80      	pop	{r7, pc}

080009c4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80009c4:	b480      	push	{r7}
 80009c6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80009c8:	b672      	cpsid	i
}
 80009ca:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80009cc:	bf00      	nop
 80009ce:	e7fd      	b.n	80009cc <Error_Handler+0x8>

080009d0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80009d0:	b480      	push	{r7}
 80009d2:	b083      	sub	sp, #12
 80009d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009d6:	4b0a      	ldr	r3, [pc, #40]	@ (8000a00 <HAL_MspInit+0x30>)
 80009d8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80009dc:	4a08      	ldr	r2, [pc, #32]	@ (8000a00 <HAL_MspInit+0x30>)
 80009de:	f043 0302 	orr.w	r3, r3, #2
 80009e2:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80009e6:	4b06      	ldr	r3, [pc, #24]	@ (8000a00 <HAL_MspInit+0x30>)
 80009e8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80009ec:	f003 0302 	and.w	r3, r3, #2
 80009f0:	607b      	str	r3, [r7, #4]
 80009f2:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80009f4:	bf00      	nop
 80009f6:	370c      	adds	r7, #12
 80009f8:	46bd      	mov	sp, r7
 80009fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009fe:	4770      	bx	lr
 8000a00:	58024400 	.word	0x58024400

08000a04 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000a04:	b580      	push	{r7, lr}
 8000a06:	b0ba      	sub	sp, #232	@ 0xe8
 8000a08:	af00      	add	r7, sp, #0
 8000a0a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a0c:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000a10:	2200      	movs	r2, #0
 8000a12:	601a      	str	r2, [r3, #0]
 8000a14:	605a      	str	r2, [r3, #4]
 8000a16:	609a      	str	r2, [r3, #8]
 8000a18:	60da      	str	r2, [r3, #12]
 8000a1a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000a1c:	f107 0318 	add.w	r3, r7, #24
 8000a20:	22b8      	movs	r2, #184	@ 0xb8
 8000a22:	2100      	movs	r1, #0
 8000a24:	4618      	mov	r0, r3
 8000a26:	f005 f871 	bl	8005b0c <memset>
  if(hspi->Instance==SPI6)
 8000a2a:	687b      	ldr	r3, [r7, #4]
 8000a2c:	681b      	ldr	r3, [r3, #0]
 8000a2e:	4a3d      	ldr	r2, [pc, #244]	@ (8000b24 <HAL_SPI_MspInit+0x120>)
 8000a30:	4293      	cmp	r3, r2
 8000a32:	d172      	bne.n	8000b1a <HAL_SPI_MspInit+0x116>

    /* USER CODE END SPI6_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI6;
 8000a34:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000a38:	f04f 0300 	mov.w	r3, #0
 8000a3c:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Spi6ClockSelection = RCC_SPI6CLKSOURCE_D3PCLK1;
 8000a40:	2300      	movs	r3, #0
 8000a42:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000a46:	f107 0318 	add.w	r3, r7, #24
 8000a4a:	4618      	mov	r0, r3
 8000a4c:	f001 ff58 	bl	8002900 <HAL_RCCEx_PeriphCLKConfig>
 8000a50:	4603      	mov	r3, r0
 8000a52:	2b00      	cmp	r3, #0
 8000a54:	d001      	beq.n	8000a5a <HAL_SPI_MspInit+0x56>
    {
      Error_Handler();
 8000a56:	f7ff ffb5 	bl	80009c4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI6_CLK_ENABLE();
 8000a5a:	4b33      	ldr	r3, [pc, #204]	@ (8000b28 <HAL_SPI_MspInit+0x124>)
 8000a5c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000a60:	4a31      	ldr	r2, [pc, #196]	@ (8000b28 <HAL_SPI_MspInit+0x124>)
 8000a62:	f043 0320 	orr.w	r3, r3, #32
 8000a66:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8000a6a:	4b2f      	ldr	r3, [pc, #188]	@ (8000b28 <HAL_SPI_MspInit+0x124>)
 8000a6c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000a70:	f003 0320 	and.w	r3, r3, #32
 8000a74:	617b      	str	r3, [r7, #20]
 8000a76:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a78:	4b2b      	ldr	r3, [pc, #172]	@ (8000b28 <HAL_SPI_MspInit+0x124>)
 8000a7a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a7e:	4a2a      	ldr	r2, [pc, #168]	@ (8000b28 <HAL_SPI_MspInit+0x124>)
 8000a80:	f043 0304 	orr.w	r3, r3, #4
 8000a84:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000a88:	4b27      	ldr	r3, [pc, #156]	@ (8000b28 <HAL_SPI_MspInit+0x124>)
 8000a8a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a8e:	f003 0304 	and.w	r3, r3, #4
 8000a92:	613b      	str	r3, [r7, #16]
 8000a94:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a96:	4b24      	ldr	r3, [pc, #144]	@ (8000b28 <HAL_SPI_MspInit+0x124>)
 8000a98:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a9c:	4a22      	ldr	r2, [pc, #136]	@ (8000b28 <HAL_SPI_MspInit+0x124>)
 8000a9e:	f043 0302 	orr.w	r3, r3, #2
 8000aa2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000aa6:	4b20      	ldr	r3, [pc, #128]	@ (8000b28 <HAL_SPI_MspInit+0x124>)
 8000aa8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000aac:	f003 0302 	and.w	r3, r3, #2
 8000ab0:	60fb      	str	r3, [r7, #12]
 8000ab2:	68fb      	ldr	r3, [r7, #12]
    /**SPI6 GPIO Configuration
    PC12     ------> SPI6_SCK
    PB4(NJTRST)     ------> SPI6_MISO
    PB5     ------> SPI6_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8000ab4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000ab8:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000abc:	2302      	movs	r3, #2
 8000abe:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ac2:	2300      	movs	r3, #0
 8000ac4:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ac8:	2300      	movs	r3, #0
 8000aca:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI6;
 8000ace:	2305      	movs	r3, #5
 8000ad0:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ad4:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000ad8:	4619      	mov	r1, r3
 8000ada:	4814      	ldr	r0, [pc, #80]	@ (8000b2c <HAL_SPI_MspInit+0x128>)
 8000adc:	f000 fdfe 	bl	80016dc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8000ae0:	2330      	movs	r3, #48	@ 0x30
 8000ae2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ae6:	2302      	movs	r3, #2
 8000ae8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aec:	2300      	movs	r3, #0
 8000aee:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000af2:	2300      	movs	r3, #0
 8000af4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF8_SPI6;
 8000af8:	2308      	movs	r3, #8
 8000afa:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000afe:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000b02:	4619      	mov	r1, r3
 8000b04:	480a      	ldr	r0, [pc, #40]	@ (8000b30 <HAL_SPI_MspInit+0x12c>)
 8000b06:	f000 fde9 	bl	80016dc <HAL_GPIO_Init>

    /* SPI6 interrupt Init */
    HAL_NVIC_SetPriority(SPI6_IRQn, 0, 0);
 8000b0a:	2200      	movs	r2, #0
 8000b0c:	2100      	movs	r1, #0
 8000b0e:	2056      	movs	r0, #86	@ 0x56
 8000b10:	f000 faf1 	bl	80010f6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI6_IRQn);
 8000b14:	2056      	movs	r0, #86	@ 0x56
 8000b16:	f000 fb08 	bl	800112a <HAL_NVIC_EnableIRQ>

    /* USER CODE END SPI6_MspInit 1 */

  }

}
 8000b1a:	bf00      	nop
 8000b1c:	37e8      	adds	r7, #232	@ 0xe8
 8000b1e:	46bd      	mov	sp, r7
 8000b20:	bd80      	pop	{r7, pc}
 8000b22:	bf00      	nop
 8000b24:	58001400 	.word	0x58001400
 8000b28:	58024400 	.word	0x58024400
 8000b2c:	58020800 	.word	0x58020800
 8000b30:	58020400 	.word	0x58020400

08000b34 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8000b34:	b480      	push	{r7}
 8000b36:	b085      	sub	sp, #20
 8000b38:	af00      	add	r7, sp, #0
 8000b3a:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8000b3c:	687b      	ldr	r3, [r7, #4]
 8000b3e:	681b      	ldr	r3, [r3, #0]
 8000b40:	4a0b      	ldr	r2, [pc, #44]	@ (8000b70 <HAL_TIM_PWM_MspInit+0x3c>)
 8000b42:	4293      	cmp	r3, r2
 8000b44:	d10e      	bne.n	8000b64 <HAL_TIM_PWM_MspInit+0x30>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000b46:	4b0b      	ldr	r3, [pc, #44]	@ (8000b74 <HAL_TIM_PWM_MspInit+0x40>)
 8000b48:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8000b4c:	4a09      	ldr	r2, [pc, #36]	@ (8000b74 <HAL_TIM_PWM_MspInit+0x40>)
 8000b4e:	f043 0301 	orr.w	r3, r3, #1
 8000b52:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8000b56:	4b07      	ldr	r3, [pc, #28]	@ (8000b74 <HAL_TIM_PWM_MspInit+0x40>)
 8000b58:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8000b5c:	f003 0301 	and.w	r3, r3, #1
 8000b60:	60fb      	str	r3, [r7, #12]
 8000b62:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 8000b64:	bf00      	nop
 8000b66:	3714      	adds	r7, #20
 8000b68:	46bd      	mov	sp, r7
 8000b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b6e:	4770      	bx	lr
 8000b70:	40010000 	.word	0x40010000
 8000b74:	58024400 	.word	0x58024400

08000b78 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000b78:	b580      	push	{r7, lr}
 8000b7a:	b088      	sub	sp, #32
 8000b7c:	af00      	add	r7, sp, #0
 8000b7e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b80:	f107 030c 	add.w	r3, r7, #12
 8000b84:	2200      	movs	r2, #0
 8000b86:	601a      	str	r2, [r3, #0]
 8000b88:	605a      	str	r2, [r3, #4]
 8000b8a:	609a      	str	r2, [r3, #8]
 8000b8c:	60da      	str	r2, [r3, #12]
 8000b8e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8000b90:	687b      	ldr	r3, [r7, #4]
 8000b92:	681b      	ldr	r3, [r3, #0]
 8000b94:	4a13      	ldr	r2, [pc, #76]	@ (8000be4 <HAL_TIM_MspPostInit+0x6c>)
 8000b96:	4293      	cmp	r3, r2
 8000b98:	d11f      	bne.n	8000bda <HAL_TIM_MspPostInit+0x62>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b9a:	4b13      	ldr	r3, [pc, #76]	@ (8000be8 <HAL_TIM_MspPostInit+0x70>)
 8000b9c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ba0:	4a11      	ldr	r2, [pc, #68]	@ (8000be8 <HAL_TIM_MspPostInit+0x70>)
 8000ba2:	f043 0301 	orr.w	r3, r3, #1
 8000ba6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000baa:	4b0f      	ldr	r3, [pc, #60]	@ (8000be8 <HAL_TIM_MspPostInit+0x70>)
 8000bac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000bb0:	f003 0301 	and.w	r3, r3, #1
 8000bb4:	60bb      	str	r3, [r7, #8]
 8000bb6:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_10;
 8000bb8:	f44f 63a0 	mov.w	r3, #1280	@ 0x500
 8000bbc:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bbe:	2302      	movs	r3, #2
 8000bc0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bc2:	2300      	movs	r3, #0
 8000bc4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bc6:	2300      	movs	r3, #0
 8000bc8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8000bca:	2301      	movs	r3, #1
 8000bcc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bce:	f107 030c 	add.w	r3, r7, #12
 8000bd2:	4619      	mov	r1, r3
 8000bd4:	4805      	ldr	r0, [pc, #20]	@ (8000bec <HAL_TIM_MspPostInit+0x74>)
 8000bd6:	f000 fd81 	bl	80016dc <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM1_MspPostInit 1 */

    /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8000bda:	bf00      	nop
 8000bdc:	3720      	adds	r7, #32
 8000bde:	46bd      	mov	sp, r7
 8000be0:	bd80      	pop	{r7, pc}
 8000be2:	bf00      	nop
 8000be4:	40010000 	.word	0x40010000
 8000be8:	58024400 	.word	0x58024400
 8000bec:	58020000 	.word	0x58020000

08000bf0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000bf0:	b480      	push	{r7}
 8000bf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000bf4:	bf00      	nop
 8000bf6:	e7fd      	b.n	8000bf4 <NMI_Handler+0x4>

08000bf8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000bf8:	b480      	push	{r7}
 8000bfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000bfc:	bf00      	nop
 8000bfe:	e7fd      	b.n	8000bfc <HardFault_Handler+0x4>

08000c00 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000c00:	b480      	push	{r7}
 8000c02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c04:	bf00      	nop
 8000c06:	e7fd      	b.n	8000c04 <MemManage_Handler+0x4>

08000c08 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c08:	b480      	push	{r7}
 8000c0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c0c:	bf00      	nop
 8000c0e:	e7fd      	b.n	8000c0c <BusFault_Handler+0x4>

08000c10 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c10:	b480      	push	{r7}
 8000c12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c14:	bf00      	nop
 8000c16:	e7fd      	b.n	8000c14 <UsageFault_Handler+0x4>

08000c18 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000c18:	b480      	push	{r7}
 8000c1a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000c1c:	bf00      	nop
 8000c1e:	46bd      	mov	sp, r7
 8000c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c24:	4770      	bx	lr

08000c26 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c26:	b480      	push	{r7}
 8000c28:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c2a:	bf00      	nop
 8000c2c:	46bd      	mov	sp, r7
 8000c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c32:	4770      	bx	lr

08000c34 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000c34:	b480      	push	{r7}
 8000c36:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000c38:	bf00      	nop
 8000c3a:	46bd      	mov	sp, r7
 8000c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c40:	4770      	bx	lr

08000c42 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000c42:	b580      	push	{r7, lr}
 8000c44:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000c46:	f000 f95b 	bl	8000f00 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000c4a:	bf00      	nop
 8000c4c:	bd80      	pop	{r7, pc}

08000c4e <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000c4e:	b580      	push	{r7, lr}
 8000c50:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_11);
 8000c52:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8000c56:	f000 fee9 	bl	8001a2c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000c5a:	bf00      	nop
 8000c5c:	bd80      	pop	{r7, pc}
	...

08000c60 <SPI6_IRQHandler>:

/**
  * @brief This function handles SPI6 global interrupt.
  */
void SPI6_IRQHandler(void)
{
 8000c60:	b580      	push	{r7, lr}
 8000c62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI6_IRQn 0 */

  /* USER CODE END SPI6_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi6);
 8000c64:	4802      	ldr	r0, [pc, #8]	@ (8000c70 <SPI6_IRQHandler+0x10>)
 8000c66:	f003 fb85 	bl	8004374 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI6_IRQn 1 */

  /* USER CODE END SPI6_IRQn 1 */
}
 8000c6a:	bf00      	nop
 8000c6c:	bd80      	pop	{r7, pc}
 8000c6e:	bf00      	nop
 8000c70:	24000034 	.word	0x24000034

08000c74 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000c74:	b480      	push	{r7}
 8000c76:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000c78:	4b3e      	ldr	r3, [pc, #248]	@ (8000d74 <SystemInit+0x100>)
 8000c7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000c7e:	4a3d      	ldr	r2, [pc, #244]	@ (8000d74 <SystemInit+0x100>)
 8000c80:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000c84:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000c88:	4b3b      	ldr	r3, [pc, #236]	@ (8000d78 <SystemInit+0x104>)
 8000c8a:	681b      	ldr	r3, [r3, #0]
 8000c8c:	f003 030f 	and.w	r3, r3, #15
 8000c90:	2b06      	cmp	r3, #6
 8000c92:	d807      	bhi.n	8000ca4 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000c94:	4b38      	ldr	r3, [pc, #224]	@ (8000d78 <SystemInit+0x104>)
 8000c96:	681b      	ldr	r3, [r3, #0]
 8000c98:	f023 030f 	bic.w	r3, r3, #15
 8000c9c:	4a36      	ldr	r2, [pc, #216]	@ (8000d78 <SystemInit+0x104>)
 8000c9e:	f043 0307 	orr.w	r3, r3, #7
 8000ca2:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000ca4:	4b35      	ldr	r3, [pc, #212]	@ (8000d7c <SystemInit+0x108>)
 8000ca6:	681b      	ldr	r3, [r3, #0]
 8000ca8:	4a34      	ldr	r2, [pc, #208]	@ (8000d7c <SystemInit+0x108>)
 8000caa:	f043 0301 	orr.w	r3, r3, #1
 8000cae:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000cb0:	4b32      	ldr	r3, [pc, #200]	@ (8000d7c <SystemInit+0x108>)
 8000cb2:	2200      	movs	r2, #0
 8000cb4:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8000cb6:	4b31      	ldr	r3, [pc, #196]	@ (8000d7c <SystemInit+0x108>)
 8000cb8:	681a      	ldr	r2, [r3, #0]
 8000cba:	4930      	ldr	r1, [pc, #192]	@ (8000d7c <SystemInit+0x108>)
 8000cbc:	4b30      	ldr	r3, [pc, #192]	@ (8000d80 <SystemInit+0x10c>)
 8000cbe:	4013      	ands	r3, r2
 8000cc0:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000cc2:	4b2d      	ldr	r3, [pc, #180]	@ (8000d78 <SystemInit+0x104>)
 8000cc4:	681b      	ldr	r3, [r3, #0]
 8000cc6:	f003 0308 	and.w	r3, r3, #8
 8000cca:	2b00      	cmp	r3, #0
 8000ccc:	d007      	beq.n	8000cde <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000cce:	4b2a      	ldr	r3, [pc, #168]	@ (8000d78 <SystemInit+0x104>)
 8000cd0:	681b      	ldr	r3, [r3, #0]
 8000cd2:	f023 030f 	bic.w	r3, r3, #15
 8000cd6:	4a28      	ldr	r2, [pc, #160]	@ (8000d78 <SystemInit+0x104>)
 8000cd8:	f043 0307 	orr.w	r3, r3, #7
 8000cdc:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8000cde:	4b27      	ldr	r3, [pc, #156]	@ (8000d7c <SystemInit+0x108>)
 8000ce0:	2200      	movs	r2, #0
 8000ce2:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000ce4:	4b25      	ldr	r3, [pc, #148]	@ (8000d7c <SystemInit+0x108>)
 8000ce6:	2200      	movs	r2, #0
 8000ce8:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8000cea:	4b24      	ldr	r3, [pc, #144]	@ (8000d7c <SystemInit+0x108>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000cf0:	4b22      	ldr	r3, [pc, #136]	@ (8000d7c <SystemInit+0x108>)
 8000cf2:	4a24      	ldr	r2, [pc, #144]	@ (8000d84 <SystemInit+0x110>)
 8000cf4:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8000cf6:	4b21      	ldr	r3, [pc, #132]	@ (8000d7c <SystemInit+0x108>)
 8000cf8:	4a23      	ldr	r2, [pc, #140]	@ (8000d88 <SystemInit+0x114>)
 8000cfa:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000cfc:	4b1f      	ldr	r3, [pc, #124]	@ (8000d7c <SystemInit+0x108>)
 8000cfe:	4a23      	ldr	r2, [pc, #140]	@ (8000d8c <SystemInit+0x118>)
 8000d00:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8000d02:	4b1e      	ldr	r3, [pc, #120]	@ (8000d7c <SystemInit+0x108>)
 8000d04:	2200      	movs	r2, #0
 8000d06:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000d08:	4b1c      	ldr	r3, [pc, #112]	@ (8000d7c <SystemInit+0x108>)
 8000d0a:	4a20      	ldr	r2, [pc, #128]	@ (8000d8c <SystemInit+0x118>)
 8000d0c:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8000d0e:	4b1b      	ldr	r3, [pc, #108]	@ (8000d7c <SystemInit+0x108>)
 8000d10:	2200      	movs	r2, #0
 8000d12:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000d14:	4b19      	ldr	r3, [pc, #100]	@ (8000d7c <SystemInit+0x108>)
 8000d16:	4a1d      	ldr	r2, [pc, #116]	@ (8000d8c <SystemInit+0x118>)
 8000d18:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8000d1a:	4b18      	ldr	r3, [pc, #96]	@ (8000d7c <SystemInit+0x108>)
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000d20:	4b16      	ldr	r3, [pc, #88]	@ (8000d7c <SystemInit+0x108>)
 8000d22:	681b      	ldr	r3, [r3, #0]
 8000d24:	4a15      	ldr	r2, [pc, #84]	@ (8000d7c <SystemInit+0x108>)
 8000d26:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000d2a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000d2c:	4b13      	ldr	r3, [pc, #76]	@ (8000d7c <SystemInit+0x108>)
 8000d2e:	2200      	movs	r2, #0
 8000d30:	661a      	str	r2, [r3, #96]	@ 0x60
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8000d32:	4b12      	ldr	r3, [pc, #72]	@ (8000d7c <SystemInit+0x108>)
 8000d34:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000d38:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000d3c:	2b00      	cmp	r3, #0
 8000d3e:	d113      	bne.n	8000d68 <SystemInit+0xf4>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000d40:	4b0e      	ldr	r3, [pc, #56]	@ (8000d7c <SystemInit+0x108>)
 8000d42:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000d46:	4a0d      	ldr	r2, [pc, #52]	@ (8000d7c <SystemInit+0x108>)
 8000d48:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000d4c:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8000d50:	4b0f      	ldr	r3, [pc, #60]	@ (8000d90 <SystemInit+0x11c>)
 8000d52:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8000d56:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000d58:	4b08      	ldr	r3, [pc, #32]	@ (8000d7c <SystemInit+0x108>)
 8000d5a:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000d5e:	4a07      	ldr	r2, [pc, #28]	@ (8000d7c <SystemInit+0x108>)
 8000d60:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8000d64:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8000d68:	bf00      	nop
 8000d6a:	46bd      	mov	sp, r7
 8000d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d70:	4770      	bx	lr
 8000d72:	bf00      	nop
 8000d74:	e000ed00 	.word	0xe000ed00
 8000d78:	52002000 	.word	0x52002000
 8000d7c:	58024400 	.word	0x58024400
 8000d80:	eaf6ed7f 	.word	0xeaf6ed7f
 8000d84:	02020200 	.word	0x02020200
 8000d88:	01ff0000 	.word	0x01ff0000
 8000d8c:	01010280 	.word	0x01010280
 8000d90:	52004000 	.word	0x52004000

08000d94 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8000d94:	b480      	push	{r7}
 8000d96:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8000d98:	4b09      	ldr	r3, [pc, #36]	@ (8000dc0 <ExitRun0Mode+0x2c>)
 8000d9a:	68db      	ldr	r3, [r3, #12]
 8000d9c:	4a08      	ldr	r2, [pc, #32]	@ (8000dc0 <ExitRun0Mode+0x2c>)
 8000d9e:	f043 0302 	orr.w	r3, r3, #2
 8000da2:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8000da4:	bf00      	nop
 8000da6:	4b06      	ldr	r3, [pc, #24]	@ (8000dc0 <ExitRun0Mode+0x2c>)
 8000da8:	685b      	ldr	r3, [r3, #4]
 8000daa:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000dae:	2b00      	cmp	r3, #0
 8000db0:	d0f9      	beq.n	8000da6 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8000db2:	bf00      	nop
 8000db4:	bf00      	nop
 8000db6:	46bd      	mov	sp, r7
 8000db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dbc:	4770      	bx	lr
 8000dbe:	bf00      	nop
 8000dc0:	58024800 	.word	0x58024800

08000dc4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8000dc4:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8000e00 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8000dc8:	f7ff ffe4 	bl	8000d94 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000dcc:	f7ff ff52 	bl	8000c74 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000dd0:	480c      	ldr	r0, [pc, #48]	@ (8000e04 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000dd2:	490d      	ldr	r1, [pc, #52]	@ (8000e08 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000dd4:	4a0d      	ldr	r2, [pc, #52]	@ (8000e0c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000dd6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000dd8:	e002      	b.n	8000de0 <LoopCopyDataInit>

08000dda <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000dda:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ddc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000dde:	3304      	adds	r3, #4

08000de0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000de0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000de2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000de4:	d3f9      	bcc.n	8000dda <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000de6:	4a0a      	ldr	r2, [pc, #40]	@ (8000e10 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000de8:	4c0a      	ldr	r4, [pc, #40]	@ (8000e14 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000dea:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000dec:	e001      	b.n	8000df2 <LoopFillZerobss>

08000dee <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000dee:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000df0:	3204      	adds	r2, #4

08000df2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000df2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000df4:	d3fb      	bcc.n	8000dee <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000df6:	f004 fe91 	bl	8005b1c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000dfa:	f7ff fa87 	bl	800030c <main>
  bx  lr
 8000dfe:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000e00:	24050000 	.word	0x24050000
  ldr r0, =_sdata
 8000e04:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8000e08:	24000018 	.word	0x24000018
  ldr r2, =_sidata
 8000e0c:	08005b94 	.word	0x08005b94
  ldr r2, =_sbss
 8000e10:	24000018 	.word	0x24000018
  ldr r4, =_ebss
 8000e14:	24000110 	.word	0x24000110

08000e18 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000e18:	e7fe      	b.n	8000e18 <ADC3_IRQHandler>
	...

08000e1c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e1c:	b580      	push	{r7, lr}
 8000e1e:	b082      	sub	sp, #8
 8000e20:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e22:	2003      	movs	r0, #3
 8000e24:	f000 f95c 	bl	80010e0 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8000e28:	f001 fbf0 	bl	800260c <HAL_RCC_GetSysClockFreq>
 8000e2c:	4602      	mov	r2, r0
 8000e2e:	4b15      	ldr	r3, [pc, #84]	@ (8000e84 <HAL_Init+0x68>)
 8000e30:	699b      	ldr	r3, [r3, #24]
 8000e32:	0a1b      	lsrs	r3, r3, #8
 8000e34:	f003 030f 	and.w	r3, r3, #15
 8000e38:	4913      	ldr	r1, [pc, #76]	@ (8000e88 <HAL_Init+0x6c>)
 8000e3a:	5ccb      	ldrb	r3, [r1, r3]
 8000e3c:	f003 031f 	and.w	r3, r3, #31
 8000e40:	fa22 f303 	lsr.w	r3, r2, r3
 8000e44:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8000e46:	4b0f      	ldr	r3, [pc, #60]	@ (8000e84 <HAL_Init+0x68>)
 8000e48:	699b      	ldr	r3, [r3, #24]
 8000e4a:	f003 030f 	and.w	r3, r3, #15
 8000e4e:	4a0e      	ldr	r2, [pc, #56]	@ (8000e88 <HAL_Init+0x6c>)
 8000e50:	5cd3      	ldrb	r3, [r2, r3]
 8000e52:	f003 031f 	and.w	r3, r3, #31
 8000e56:	687a      	ldr	r2, [r7, #4]
 8000e58:	fa22 f303 	lsr.w	r3, r2, r3
 8000e5c:	4a0b      	ldr	r2, [pc, #44]	@ (8000e8c <HAL_Init+0x70>)
 8000e5e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8000e60:	4a0b      	ldr	r2, [pc, #44]	@ (8000e90 <HAL_Init+0x74>)
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000e66:	200f      	movs	r0, #15
 8000e68:	f000 f814 	bl	8000e94 <HAL_InitTick>
 8000e6c:	4603      	mov	r3, r0
 8000e6e:	2b00      	cmp	r3, #0
 8000e70:	d001      	beq.n	8000e76 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8000e72:	2301      	movs	r3, #1
 8000e74:	e002      	b.n	8000e7c <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8000e76:	f7ff fdab 	bl	80009d0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000e7a:	2300      	movs	r3, #0
}
 8000e7c:	4618      	mov	r0, r3
 8000e7e:	3708      	adds	r7, #8
 8000e80:	46bd      	mov	sp, r7
 8000e82:	bd80      	pop	{r7, pc}
 8000e84:	58024400 	.word	0x58024400
 8000e88:	08005b7c 	.word	0x08005b7c
 8000e8c:	2400000c 	.word	0x2400000c
 8000e90:	24000008 	.word	0x24000008

08000e94 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e94:	b580      	push	{r7, lr}
 8000e96:	b082      	sub	sp, #8
 8000e98:	af00      	add	r7, sp, #0
 8000e9a:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8000e9c:	4b15      	ldr	r3, [pc, #84]	@ (8000ef4 <HAL_InitTick+0x60>)
 8000e9e:	781b      	ldrb	r3, [r3, #0]
 8000ea0:	2b00      	cmp	r3, #0
 8000ea2:	d101      	bne.n	8000ea8 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8000ea4:	2301      	movs	r3, #1
 8000ea6:	e021      	b.n	8000eec <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8000ea8:	4b13      	ldr	r3, [pc, #76]	@ (8000ef8 <HAL_InitTick+0x64>)
 8000eaa:	681a      	ldr	r2, [r3, #0]
 8000eac:	4b11      	ldr	r3, [pc, #68]	@ (8000ef4 <HAL_InitTick+0x60>)
 8000eae:	781b      	ldrb	r3, [r3, #0]
 8000eb0:	4619      	mov	r1, r3
 8000eb2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000eb6:	fbb3 f3f1 	udiv	r3, r3, r1
 8000eba:	fbb2 f3f3 	udiv	r3, r2, r3
 8000ebe:	4618      	mov	r0, r3
 8000ec0:	f000 f941 	bl	8001146 <HAL_SYSTICK_Config>
 8000ec4:	4603      	mov	r3, r0
 8000ec6:	2b00      	cmp	r3, #0
 8000ec8:	d001      	beq.n	8000ece <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8000eca:	2301      	movs	r3, #1
 8000ecc:	e00e      	b.n	8000eec <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	2b0f      	cmp	r3, #15
 8000ed2:	d80a      	bhi.n	8000eea <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000ed4:	2200      	movs	r2, #0
 8000ed6:	6879      	ldr	r1, [r7, #4]
 8000ed8:	f04f 30ff 	mov.w	r0, #4294967295
 8000edc:	f000 f90b 	bl	80010f6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000ee0:	4a06      	ldr	r2, [pc, #24]	@ (8000efc <HAL_InitTick+0x68>)
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000ee6:	2300      	movs	r3, #0
 8000ee8:	e000      	b.n	8000eec <HAL_InitTick+0x58>
    return HAL_ERROR;
 8000eea:	2301      	movs	r3, #1
}
 8000eec:	4618      	mov	r0, r3
 8000eee:	3708      	adds	r7, #8
 8000ef0:	46bd      	mov	sp, r7
 8000ef2:	bd80      	pop	{r7, pc}
 8000ef4:	24000014 	.word	0x24000014
 8000ef8:	24000008 	.word	0x24000008
 8000efc:	24000010 	.word	0x24000010

08000f00 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f00:	b480      	push	{r7}
 8000f02:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000f04:	4b06      	ldr	r3, [pc, #24]	@ (8000f20 <HAL_IncTick+0x20>)
 8000f06:	781b      	ldrb	r3, [r3, #0]
 8000f08:	461a      	mov	r2, r3
 8000f0a:	4b06      	ldr	r3, [pc, #24]	@ (8000f24 <HAL_IncTick+0x24>)
 8000f0c:	681b      	ldr	r3, [r3, #0]
 8000f0e:	4413      	add	r3, r2
 8000f10:	4a04      	ldr	r2, [pc, #16]	@ (8000f24 <HAL_IncTick+0x24>)
 8000f12:	6013      	str	r3, [r2, #0]
}
 8000f14:	bf00      	nop
 8000f16:	46bd      	mov	sp, r7
 8000f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f1c:	4770      	bx	lr
 8000f1e:	bf00      	nop
 8000f20:	24000014 	.word	0x24000014
 8000f24:	2400010c 	.word	0x2400010c

08000f28 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f28:	b480      	push	{r7}
 8000f2a:	af00      	add	r7, sp, #0
  return uwTick;
 8000f2c:	4b03      	ldr	r3, [pc, #12]	@ (8000f3c <HAL_GetTick+0x14>)
 8000f2e:	681b      	ldr	r3, [r3, #0]
}
 8000f30:	4618      	mov	r0, r3
 8000f32:	46bd      	mov	sp, r7
 8000f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f38:	4770      	bx	lr
 8000f3a:	bf00      	nop
 8000f3c:	2400010c 	.word	0x2400010c

08000f40 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f40:	b480      	push	{r7}
 8000f42:	b085      	sub	sp, #20
 8000f44:	af00      	add	r7, sp, #0
 8000f46:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	f003 0307 	and.w	r3, r3, #7
 8000f4e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000f50:	4b0b      	ldr	r3, [pc, #44]	@ (8000f80 <__NVIC_SetPriorityGrouping+0x40>)
 8000f52:	68db      	ldr	r3, [r3, #12]
 8000f54:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000f56:	68ba      	ldr	r2, [r7, #8]
 8000f58:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000f5c:	4013      	ands	r3, r2
 8000f5e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000f60:	68fb      	ldr	r3, [r7, #12]
 8000f62:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000f64:	68bb      	ldr	r3, [r7, #8]
 8000f66:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8000f68:	4b06      	ldr	r3, [pc, #24]	@ (8000f84 <__NVIC_SetPriorityGrouping+0x44>)
 8000f6a:	4313      	orrs	r3, r2
 8000f6c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000f6e:	4a04      	ldr	r2, [pc, #16]	@ (8000f80 <__NVIC_SetPriorityGrouping+0x40>)
 8000f70:	68bb      	ldr	r3, [r7, #8]
 8000f72:	60d3      	str	r3, [r2, #12]
}
 8000f74:	bf00      	nop
 8000f76:	3714      	adds	r7, #20
 8000f78:	46bd      	mov	sp, r7
 8000f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f7e:	4770      	bx	lr
 8000f80:	e000ed00 	.word	0xe000ed00
 8000f84:	05fa0000 	.word	0x05fa0000

08000f88 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000f88:	b480      	push	{r7}
 8000f8a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000f8c:	4b04      	ldr	r3, [pc, #16]	@ (8000fa0 <__NVIC_GetPriorityGrouping+0x18>)
 8000f8e:	68db      	ldr	r3, [r3, #12]
 8000f90:	0a1b      	lsrs	r3, r3, #8
 8000f92:	f003 0307 	and.w	r3, r3, #7
}
 8000f96:	4618      	mov	r0, r3
 8000f98:	46bd      	mov	sp, r7
 8000f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f9e:	4770      	bx	lr
 8000fa0:	e000ed00 	.word	0xe000ed00

08000fa4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000fa4:	b480      	push	{r7}
 8000fa6:	b083      	sub	sp, #12
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	4603      	mov	r3, r0
 8000fac:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8000fae:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000fb2:	2b00      	cmp	r3, #0
 8000fb4:	db0b      	blt.n	8000fce <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000fb6:	88fb      	ldrh	r3, [r7, #6]
 8000fb8:	f003 021f 	and.w	r2, r3, #31
 8000fbc:	4907      	ldr	r1, [pc, #28]	@ (8000fdc <__NVIC_EnableIRQ+0x38>)
 8000fbe:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000fc2:	095b      	lsrs	r3, r3, #5
 8000fc4:	2001      	movs	r0, #1
 8000fc6:	fa00 f202 	lsl.w	r2, r0, r2
 8000fca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000fce:	bf00      	nop
 8000fd0:	370c      	adds	r7, #12
 8000fd2:	46bd      	mov	sp, r7
 8000fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd8:	4770      	bx	lr
 8000fda:	bf00      	nop
 8000fdc:	e000e100 	.word	0xe000e100

08000fe0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000fe0:	b480      	push	{r7}
 8000fe2:	b083      	sub	sp, #12
 8000fe4:	af00      	add	r7, sp, #0
 8000fe6:	4603      	mov	r3, r0
 8000fe8:	6039      	str	r1, [r7, #0]
 8000fea:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8000fec:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000ff0:	2b00      	cmp	r3, #0
 8000ff2:	db0a      	blt.n	800100a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ff4:	683b      	ldr	r3, [r7, #0]
 8000ff6:	b2da      	uxtb	r2, r3
 8000ff8:	490c      	ldr	r1, [pc, #48]	@ (800102c <__NVIC_SetPriority+0x4c>)
 8000ffa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000ffe:	0112      	lsls	r2, r2, #4
 8001000:	b2d2      	uxtb	r2, r2
 8001002:	440b      	add	r3, r1
 8001004:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001008:	e00a      	b.n	8001020 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800100a:	683b      	ldr	r3, [r7, #0]
 800100c:	b2da      	uxtb	r2, r3
 800100e:	4908      	ldr	r1, [pc, #32]	@ (8001030 <__NVIC_SetPriority+0x50>)
 8001010:	88fb      	ldrh	r3, [r7, #6]
 8001012:	f003 030f 	and.w	r3, r3, #15
 8001016:	3b04      	subs	r3, #4
 8001018:	0112      	lsls	r2, r2, #4
 800101a:	b2d2      	uxtb	r2, r2
 800101c:	440b      	add	r3, r1
 800101e:	761a      	strb	r2, [r3, #24]
}
 8001020:	bf00      	nop
 8001022:	370c      	adds	r7, #12
 8001024:	46bd      	mov	sp, r7
 8001026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800102a:	4770      	bx	lr
 800102c:	e000e100 	.word	0xe000e100
 8001030:	e000ed00 	.word	0xe000ed00

08001034 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001034:	b480      	push	{r7}
 8001036:	b089      	sub	sp, #36	@ 0x24
 8001038:	af00      	add	r7, sp, #0
 800103a:	60f8      	str	r0, [r7, #12]
 800103c:	60b9      	str	r1, [r7, #8]
 800103e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001040:	68fb      	ldr	r3, [r7, #12]
 8001042:	f003 0307 	and.w	r3, r3, #7
 8001046:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001048:	69fb      	ldr	r3, [r7, #28]
 800104a:	f1c3 0307 	rsb	r3, r3, #7
 800104e:	2b04      	cmp	r3, #4
 8001050:	bf28      	it	cs
 8001052:	2304      	movcs	r3, #4
 8001054:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001056:	69fb      	ldr	r3, [r7, #28]
 8001058:	3304      	adds	r3, #4
 800105a:	2b06      	cmp	r3, #6
 800105c:	d902      	bls.n	8001064 <NVIC_EncodePriority+0x30>
 800105e:	69fb      	ldr	r3, [r7, #28]
 8001060:	3b03      	subs	r3, #3
 8001062:	e000      	b.n	8001066 <NVIC_EncodePriority+0x32>
 8001064:	2300      	movs	r3, #0
 8001066:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001068:	f04f 32ff 	mov.w	r2, #4294967295
 800106c:	69bb      	ldr	r3, [r7, #24]
 800106e:	fa02 f303 	lsl.w	r3, r2, r3
 8001072:	43da      	mvns	r2, r3
 8001074:	68bb      	ldr	r3, [r7, #8]
 8001076:	401a      	ands	r2, r3
 8001078:	697b      	ldr	r3, [r7, #20]
 800107a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800107c:	f04f 31ff 	mov.w	r1, #4294967295
 8001080:	697b      	ldr	r3, [r7, #20]
 8001082:	fa01 f303 	lsl.w	r3, r1, r3
 8001086:	43d9      	mvns	r1, r3
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800108c:	4313      	orrs	r3, r2
         );
}
 800108e:	4618      	mov	r0, r3
 8001090:	3724      	adds	r7, #36	@ 0x24
 8001092:	46bd      	mov	sp, r7
 8001094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001098:	4770      	bx	lr
	...

0800109c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800109c:	b580      	push	{r7, lr}
 800109e:	b082      	sub	sp, #8
 80010a0:	af00      	add	r7, sp, #0
 80010a2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	3b01      	subs	r3, #1
 80010a8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80010ac:	d301      	bcc.n	80010b2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80010ae:	2301      	movs	r3, #1
 80010b0:	e00f      	b.n	80010d2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80010b2:	4a0a      	ldr	r2, [pc, #40]	@ (80010dc <SysTick_Config+0x40>)
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	3b01      	subs	r3, #1
 80010b8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80010ba:	210f      	movs	r1, #15
 80010bc:	f04f 30ff 	mov.w	r0, #4294967295
 80010c0:	f7ff ff8e 	bl	8000fe0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80010c4:	4b05      	ldr	r3, [pc, #20]	@ (80010dc <SysTick_Config+0x40>)
 80010c6:	2200      	movs	r2, #0
 80010c8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80010ca:	4b04      	ldr	r3, [pc, #16]	@ (80010dc <SysTick_Config+0x40>)
 80010cc:	2207      	movs	r2, #7
 80010ce:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80010d0:	2300      	movs	r3, #0
}
 80010d2:	4618      	mov	r0, r3
 80010d4:	3708      	adds	r7, #8
 80010d6:	46bd      	mov	sp, r7
 80010d8:	bd80      	pop	{r7, pc}
 80010da:	bf00      	nop
 80010dc:	e000e010 	.word	0xe000e010

080010e0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80010e0:	b580      	push	{r7, lr}
 80010e2:	b082      	sub	sp, #8
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80010e8:	6878      	ldr	r0, [r7, #4]
 80010ea:	f7ff ff29 	bl	8000f40 <__NVIC_SetPriorityGrouping>
}
 80010ee:	bf00      	nop
 80010f0:	3708      	adds	r7, #8
 80010f2:	46bd      	mov	sp, r7
 80010f4:	bd80      	pop	{r7, pc}

080010f6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80010f6:	b580      	push	{r7, lr}
 80010f8:	b086      	sub	sp, #24
 80010fa:	af00      	add	r7, sp, #0
 80010fc:	4603      	mov	r3, r0
 80010fe:	60b9      	str	r1, [r7, #8]
 8001100:	607a      	str	r2, [r7, #4]
 8001102:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001104:	f7ff ff40 	bl	8000f88 <__NVIC_GetPriorityGrouping>
 8001108:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800110a:	687a      	ldr	r2, [r7, #4]
 800110c:	68b9      	ldr	r1, [r7, #8]
 800110e:	6978      	ldr	r0, [r7, #20]
 8001110:	f7ff ff90 	bl	8001034 <NVIC_EncodePriority>
 8001114:	4602      	mov	r2, r0
 8001116:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800111a:	4611      	mov	r1, r2
 800111c:	4618      	mov	r0, r3
 800111e:	f7ff ff5f 	bl	8000fe0 <__NVIC_SetPriority>
}
 8001122:	bf00      	nop
 8001124:	3718      	adds	r7, #24
 8001126:	46bd      	mov	sp, r7
 8001128:	bd80      	pop	{r7, pc}

0800112a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800112a:	b580      	push	{r7, lr}
 800112c:	b082      	sub	sp, #8
 800112e:	af00      	add	r7, sp, #0
 8001130:	4603      	mov	r3, r0
 8001132:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001134:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001138:	4618      	mov	r0, r3
 800113a:	f7ff ff33 	bl	8000fa4 <__NVIC_EnableIRQ>
}
 800113e:	bf00      	nop
 8001140:	3708      	adds	r7, #8
 8001142:	46bd      	mov	sp, r7
 8001144:	bd80      	pop	{r7, pc}

08001146 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001146:	b580      	push	{r7, lr}
 8001148:	b082      	sub	sp, #8
 800114a:	af00      	add	r7, sp, #0
 800114c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800114e:	6878      	ldr	r0, [r7, #4]
 8001150:	f7ff ffa4 	bl	800109c <SysTick_Config>
 8001154:	4603      	mov	r3, r0
}
 8001156:	4618      	mov	r0, r3
 8001158:	3708      	adds	r7, #8
 800115a:	46bd      	mov	sp, r7
 800115c:	bd80      	pop	{r7, pc}
	...

08001160 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8001160:	b480      	push	{r7}
 8001162:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8001164:	f3bf 8f5f 	dmb	sy
}
 8001168:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 800116a:	4b07      	ldr	r3, [pc, #28]	@ (8001188 <HAL_MPU_Disable+0x28>)
 800116c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800116e:	4a06      	ldr	r2, [pc, #24]	@ (8001188 <HAL_MPU_Disable+0x28>)
 8001170:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001174:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8001176:	4b05      	ldr	r3, [pc, #20]	@ (800118c <HAL_MPU_Disable+0x2c>)
 8001178:	2200      	movs	r2, #0
 800117a:	605a      	str	r2, [r3, #4]
}
 800117c:	bf00      	nop
 800117e:	46bd      	mov	sp, r7
 8001180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001184:	4770      	bx	lr
 8001186:	bf00      	nop
 8001188:	e000ed00 	.word	0xe000ed00
 800118c:	e000ed90 	.word	0xe000ed90

08001190 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8001190:	b480      	push	{r7}
 8001192:	b083      	sub	sp, #12
 8001194:	af00      	add	r7, sp, #0
 8001196:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8001198:	4a0b      	ldr	r2, [pc, #44]	@ (80011c8 <HAL_MPU_Enable+0x38>)
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	f043 0301 	orr.w	r3, r3, #1
 80011a0:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 80011a2:	4b0a      	ldr	r3, [pc, #40]	@ (80011cc <HAL_MPU_Enable+0x3c>)
 80011a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80011a6:	4a09      	ldr	r2, [pc, #36]	@ (80011cc <HAL_MPU_Enable+0x3c>)
 80011a8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80011ac:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 80011ae:	f3bf 8f4f 	dsb	sy
}
 80011b2:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80011b4:	f3bf 8f6f 	isb	sy
}
 80011b8:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 80011ba:	bf00      	nop
 80011bc:	370c      	adds	r7, #12
 80011be:	46bd      	mov	sp, r7
 80011c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c4:	4770      	bx	lr
 80011c6:	bf00      	nop
 80011c8:	e000ed90 	.word	0xe000ed90
 80011cc:	e000ed00 	.word	0xe000ed00

080011d0 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 80011d0:	b480      	push	{r7}
 80011d2:	b083      	sub	sp, #12
 80011d4:	af00      	add	r7, sp, #0
 80011d6:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	785a      	ldrb	r2, [r3, #1]
 80011dc:	4b1b      	ldr	r3, [pc, #108]	@ (800124c <HAL_MPU_ConfigRegion+0x7c>)
 80011de:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 80011e0:	4b1a      	ldr	r3, [pc, #104]	@ (800124c <HAL_MPU_ConfigRegion+0x7c>)
 80011e2:	691b      	ldr	r3, [r3, #16]
 80011e4:	4a19      	ldr	r2, [pc, #100]	@ (800124c <HAL_MPU_ConfigRegion+0x7c>)
 80011e6:	f023 0301 	bic.w	r3, r3, #1
 80011ea:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 80011ec:	4a17      	ldr	r2, [pc, #92]	@ (800124c <HAL_MPU_ConfigRegion+0x7c>)
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	685b      	ldr	r3, [r3, #4]
 80011f2:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	7b1b      	ldrb	r3, [r3, #12]
 80011f8:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	7adb      	ldrb	r3, [r3, #11]
 80011fe:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001200:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	7a9b      	ldrb	r3, [r3, #10]
 8001206:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8001208:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	7b5b      	ldrb	r3, [r3, #13]
 800120e:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8001210:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	7b9b      	ldrb	r3, [r3, #14]
 8001216:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8001218:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	7bdb      	ldrb	r3, [r3, #15]
 800121e:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8001220:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	7a5b      	ldrb	r3, [r3, #9]
 8001226:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8001228:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	7a1b      	ldrb	r3, [r3, #8]
 800122e:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8001230:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8001232:	687a      	ldr	r2, [r7, #4]
 8001234:	7812      	ldrb	r2, [r2, #0]
 8001236:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001238:	4a04      	ldr	r2, [pc, #16]	@ (800124c <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800123a:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800123c:	6113      	str	r3, [r2, #16]
}
 800123e:	bf00      	nop
 8001240:	370c      	adds	r7, #12
 8001242:	46bd      	mov	sp, r7
 8001244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001248:	4770      	bx	lr
 800124a:	bf00      	nop
 800124c:	e000ed90 	.word	0xe000ed90

08001250 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001250:	b580      	push	{r7, lr}
 8001252:	b084      	sub	sp, #16
 8001254:	af00      	add	r7, sp, #0
 8001256:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	2b00      	cmp	r3, #0
 800125c:	d101      	bne.n	8001262 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 800125e:	2301      	movs	r3, #1
 8001260:	e237      	b.n	80016d2 <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001268:	b2db      	uxtb	r3, r3
 800126a:	2b02      	cmp	r3, #2
 800126c:	d004      	beq.n	8001278 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	2280      	movs	r2, #128	@ 0x80
 8001272:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8001274:	2301      	movs	r3, #1
 8001276:	e22c      	b.n	80016d2 <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	4a5c      	ldr	r2, [pc, #368]	@ (80013f0 <HAL_DMA_Abort_IT+0x1a0>)
 800127e:	4293      	cmp	r3, r2
 8001280:	d04a      	beq.n	8001318 <HAL_DMA_Abort_IT+0xc8>
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	4a5b      	ldr	r2, [pc, #364]	@ (80013f4 <HAL_DMA_Abort_IT+0x1a4>)
 8001288:	4293      	cmp	r3, r2
 800128a:	d045      	beq.n	8001318 <HAL_DMA_Abort_IT+0xc8>
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	4a59      	ldr	r2, [pc, #356]	@ (80013f8 <HAL_DMA_Abort_IT+0x1a8>)
 8001292:	4293      	cmp	r3, r2
 8001294:	d040      	beq.n	8001318 <HAL_DMA_Abort_IT+0xc8>
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	4a58      	ldr	r2, [pc, #352]	@ (80013fc <HAL_DMA_Abort_IT+0x1ac>)
 800129c:	4293      	cmp	r3, r2
 800129e:	d03b      	beq.n	8001318 <HAL_DMA_Abort_IT+0xc8>
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	4a56      	ldr	r2, [pc, #344]	@ (8001400 <HAL_DMA_Abort_IT+0x1b0>)
 80012a6:	4293      	cmp	r3, r2
 80012a8:	d036      	beq.n	8001318 <HAL_DMA_Abort_IT+0xc8>
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	681b      	ldr	r3, [r3, #0]
 80012ae:	4a55      	ldr	r2, [pc, #340]	@ (8001404 <HAL_DMA_Abort_IT+0x1b4>)
 80012b0:	4293      	cmp	r3, r2
 80012b2:	d031      	beq.n	8001318 <HAL_DMA_Abort_IT+0xc8>
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	4a53      	ldr	r2, [pc, #332]	@ (8001408 <HAL_DMA_Abort_IT+0x1b8>)
 80012ba:	4293      	cmp	r3, r2
 80012bc:	d02c      	beq.n	8001318 <HAL_DMA_Abort_IT+0xc8>
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	681b      	ldr	r3, [r3, #0]
 80012c2:	4a52      	ldr	r2, [pc, #328]	@ (800140c <HAL_DMA_Abort_IT+0x1bc>)
 80012c4:	4293      	cmp	r3, r2
 80012c6:	d027      	beq.n	8001318 <HAL_DMA_Abort_IT+0xc8>
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	4a50      	ldr	r2, [pc, #320]	@ (8001410 <HAL_DMA_Abort_IT+0x1c0>)
 80012ce:	4293      	cmp	r3, r2
 80012d0:	d022      	beq.n	8001318 <HAL_DMA_Abort_IT+0xc8>
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	4a4f      	ldr	r2, [pc, #316]	@ (8001414 <HAL_DMA_Abort_IT+0x1c4>)
 80012d8:	4293      	cmp	r3, r2
 80012da:	d01d      	beq.n	8001318 <HAL_DMA_Abort_IT+0xc8>
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	4a4d      	ldr	r2, [pc, #308]	@ (8001418 <HAL_DMA_Abort_IT+0x1c8>)
 80012e2:	4293      	cmp	r3, r2
 80012e4:	d018      	beq.n	8001318 <HAL_DMA_Abort_IT+0xc8>
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	4a4c      	ldr	r2, [pc, #304]	@ (800141c <HAL_DMA_Abort_IT+0x1cc>)
 80012ec:	4293      	cmp	r3, r2
 80012ee:	d013      	beq.n	8001318 <HAL_DMA_Abort_IT+0xc8>
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	4a4a      	ldr	r2, [pc, #296]	@ (8001420 <HAL_DMA_Abort_IT+0x1d0>)
 80012f6:	4293      	cmp	r3, r2
 80012f8:	d00e      	beq.n	8001318 <HAL_DMA_Abort_IT+0xc8>
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	681b      	ldr	r3, [r3, #0]
 80012fe:	4a49      	ldr	r2, [pc, #292]	@ (8001424 <HAL_DMA_Abort_IT+0x1d4>)
 8001300:	4293      	cmp	r3, r2
 8001302:	d009      	beq.n	8001318 <HAL_DMA_Abort_IT+0xc8>
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	4a47      	ldr	r2, [pc, #284]	@ (8001428 <HAL_DMA_Abort_IT+0x1d8>)
 800130a:	4293      	cmp	r3, r2
 800130c:	d004      	beq.n	8001318 <HAL_DMA_Abort_IT+0xc8>
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	4a46      	ldr	r2, [pc, #280]	@ (800142c <HAL_DMA_Abort_IT+0x1dc>)
 8001314:	4293      	cmp	r3, r2
 8001316:	d101      	bne.n	800131c <HAL_DMA_Abort_IT+0xcc>
 8001318:	2301      	movs	r3, #1
 800131a:	e000      	b.n	800131e <HAL_DMA_Abort_IT+0xce>
 800131c:	2300      	movs	r3, #0
 800131e:	2b00      	cmp	r3, #0
 8001320:	f000 8086 	beq.w	8001430 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	2204      	movs	r2, #4
 8001328:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	4a2f      	ldr	r2, [pc, #188]	@ (80013f0 <HAL_DMA_Abort_IT+0x1a0>)
 8001332:	4293      	cmp	r3, r2
 8001334:	d04a      	beq.n	80013cc <HAL_DMA_Abort_IT+0x17c>
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	4a2e      	ldr	r2, [pc, #184]	@ (80013f4 <HAL_DMA_Abort_IT+0x1a4>)
 800133c:	4293      	cmp	r3, r2
 800133e:	d045      	beq.n	80013cc <HAL_DMA_Abort_IT+0x17c>
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	4a2c      	ldr	r2, [pc, #176]	@ (80013f8 <HAL_DMA_Abort_IT+0x1a8>)
 8001346:	4293      	cmp	r3, r2
 8001348:	d040      	beq.n	80013cc <HAL_DMA_Abort_IT+0x17c>
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	4a2b      	ldr	r2, [pc, #172]	@ (80013fc <HAL_DMA_Abort_IT+0x1ac>)
 8001350:	4293      	cmp	r3, r2
 8001352:	d03b      	beq.n	80013cc <HAL_DMA_Abort_IT+0x17c>
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	4a29      	ldr	r2, [pc, #164]	@ (8001400 <HAL_DMA_Abort_IT+0x1b0>)
 800135a:	4293      	cmp	r3, r2
 800135c:	d036      	beq.n	80013cc <HAL_DMA_Abort_IT+0x17c>
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	4a28      	ldr	r2, [pc, #160]	@ (8001404 <HAL_DMA_Abort_IT+0x1b4>)
 8001364:	4293      	cmp	r3, r2
 8001366:	d031      	beq.n	80013cc <HAL_DMA_Abort_IT+0x17c>
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	4a26      	ldr	r2, [pc, #152]	@ (8001408 <HAL_DMA_Abort_IT+0x1b8>)
 800136e:	4293      	cmp	r3, r2
 8001370:	d02c      	beq.n	80013cc <HAL_DMA_Abort_IT+0x17c>
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	4a25      	ldr	r2, [pc, #148]	@ (800140c <HAL_DMA_Abort_IT+0x1bc>)
 8001378:	4293      	cmp	r3, r2
 800137a:	d027      	beq.n	80013cc <HAL_DMA_Abort_IT+0x17c>
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	4a23      	ldr	r2, [pc, #140]	@ (8001410 <HAL_DMA_Abort_IT+0x1c0>)
 8001382:	4293      	cmp	r3, r2
 8001384:	d022      	beq.n	80013cc <HAL_DMA_Abort_IT+0x17c>
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	4a22      	ldr	r2, [pc, #136]	@ (8001414 <HAL_DMA_Abort_IT+0x1c4>)
 800138c:	4293      	cmp	r3, r2
 800138e:	d01d      	beq.n	80013cc <HAL_DMA_Abort_IT+0x17c>
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	4a20      	ldr	r2, [pc, #128]	@ (8001418 <HAL_DMA_Abort_IT+0x1c8>)
 8001396:	4293      	cmp	r3, r2
 8001398:	d018      	beq.n	80013cc <HAL_DMA_Abort_IT+0x17c>
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	4a1f      	ldr	r2, [pc, #124]	@ (800141c <HAL_DMA_Abort_IT+0x1cc>)
 80013a0:	4293      	cmp	r3, r2
 80013a2:	d013      	beq.n	80013cc <HAL_DMA_Abort_IT+0x17c>
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	4a1d      	ldr	r2, [pc, #116]	@ (8001420 <HAL_DMA_Abort_IT+0x1d0>)
 80013aa:	4293      	cmp	r3, r2
 80013ac:	d00e      	beq.n	80013cc <HAL_DMA_Abort_IT+0x17c>
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	4a1c      	ldr	r2, [pc, #112]	@ (8001424 <HAL_DMA_Abort_IT+0x1d4>)
 80013b4:	4293      	cmp	r3, r2
 80013b6:	d009      	beq.n	80013cc <HAL_DMA_Abort_IT+0x17c>
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	4a1a      	ldr	r2, [pc, #104]	@ (8001428 <HAL_DMA_Abort_IT+0x1d8>)
 80013be:	4293      	cmp	r3, r2
 80013c0:	d004      	beq.n	80013cc <HAL_DMA_Abort_IT+0x17c>
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	4a19      	ldr	r2, [pc, #100]	@ (800142c <HAL_DMA_Abort_IT+0x1dc>)
 80013c8:	4293      	cmp	r3, r2
 80013ca:	d108      	bne.n	80013de <HAL_DMA_Abort_IT+0x18e>
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	681a      	ldr	r2, [r3, #0]
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	f022 0201 	bic.w	r2, r2, #1
 80013da:	601a      	str	r2, [r3, #0]
 80013dc:	e178      	b.n	80016d0 <HAL_DMA_Abort_IT+0x480>
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	681a      	ldr	r2, [r3, #0]
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	f022 0201 	bic.w	r2, r2, #1
 80013ec:	601a      	str	r2, [r3, #0]
 80013ee:	e16f      	b.n	80016d0 <HAL_DMA_Abort_IT+0x480>
 80013f0:	40020010 	.word	0x40020010
 80013f4:	40020028 	.word	0x40020028
 80013f8:	40020040 	.word	0x40020040
 80013fc:	40020058 	.word	0x40020058
 8001400:	40020070 	.word	0x40020070
 8001404:	40020088 	.word	0x40020088
 8001408:	400200a0 	.word	0x400200a0
 800140c:	400200b8 	.word	0x400200b8
 8001410:	40020410 	.word	0x40020410
 8001414:	40020428 	.word	0x40020428
 8001418:	40020440 	.word	0x40020440
 800141c:	40020458 	.word	0x40020458
 8001420:	40020470 	.word	0x40020470
 8001424:	40020488 	.word	0x40020488
 8001428:	400204a0 	.word	0x400204a0
 800142c:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	681a      	ldr	r2, [r3, #0]
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	f022 020e 	bic.w	r2, r2, #14
 800143e:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	4a6c      	ldr	r2, [pc, #432]	@ (80015f8 <HAL_DMA_Abort_IT+0x3a8>)
 8001446:	4293      	cmp	r3, r2
 8001448:	d04a      	beq.n	80014e0 <HAL_DMA_Abort_IT+0x290>
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	4a6b      	ldr	r2, [pc, #428]	@ (80015fc <HAL_DMA_Abort_IT+0x3ac>)
 8001450:	4293      	cmp	r3, r2
 8001452:	d045      	beq.n	80014e0 <HAL_DMA_Abort_IT+0x290>
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	4a69      	ldr	r2, [pc, #420]	@ (8001600 <HAL_DMA_Abort_IT+0x3b0>)
 800145a:	4293      	cmp	r3, r2
 800145c:	d040      	beq.n	80014e0 <HAL_DMA_Abort_IT+0x290>
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	4a68      	ldr	r2, [pc, #416]	@ (8001604 <HAL_DMA_Abort_IT+0x3b4>)
 8001464:	4293      	cmp	r3, r2
 8001466:	d03b      	beq.n	80014e0 <HAL_DMA_Abort_IT+0x290>
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	4a66      	ldr	r2, [pc, #408]	@ (8001608 <HAL_DMA_Abort_IT+0x3b8>)
 800146e:	4293      	cmp	r3, r2
 8001470:	d036      	beq.n	80014e0 <HAL_DMA_Abort_IT+0x290>
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	4a65      	ldr	r2, [pc, #404]	@ (800160c <HAL_DMA_Abort_IT+0x3bc>)
 8001478:	4293      	cmp	r3, r2
 800147a:	d031      	beq.n	80014e0 <HAL_DMA_Abort_IT+0x290>
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	4a63      	ldr	r2, [pc, #396]	@ (8001610 <HAL_DMA_Abort_IT+0x3c0>)
 8001482:	4293      	cmp	r3, r2
 8001484:	d02c      	beq.n	80014e0 <HAL_DMA_Abort_IT+0x290>
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	4a62      	ldr	r2, [pc, #392]	@ (8001614 <HAL_DMA_Abort_IT+0x3c4>)
 800148c:	4293      	cmp	r3, r2
 800148e:	d027      	beq.n	80014e0 <HAL_DMA_Abort_IT+0x290>
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	4a60      	ldr	r2, [pc, #384]	@ (8001618 <HAL_DMA_Abort_IT+0x3c8>)
 8001496:	4293      	cmp	r3, r2
 8001498:	d022      	beq.n	80014e0 <HAL_DMA_Abort_IT+0x290>
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	4a5f      	ldr	r2, [pc, #380]	@ (800161c <HAL_DMA_Abort_IT+0x3cc>)
 80014a0:	4293      	cmp	r3, r2
 80014a2:	d01d      	beq.n	80014e0 <HAL_DMA_Abort_IT+0x290>
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	4a5d      	ldr	r2, [pc, #372]	@ (8001620 <HAL_DMA_Abort_IT+0x3d0>)
 80014aa:	4293      	cmp	r3, r2
 80014ac:	d018      	beq.n	80014e0 <HAL_DMA_Abort_IT+0x290>
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	4a5c      	ldr	r2, [pc, #368]	@ (8001624 <HAL_DMA_Abort_IT+0x3d4>)
 80014b4:	4293      	cmp	r3, r2
 80014b6:	d013      	beq.n	80014e0 <HAL_DMA_Abort_IT+0x290>
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	4a5a      	ldr	r2, [pc, #360]	@ (8001628 <HAL_DMA_Abort_IT+0x3d8>)
 80014be:	4293      	cmp	r3, r2
 80014c0:	d00e      	beq.n	80014e0 <HAL_DMA_Abort_IT+0x290>
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	681b      	ldr	r3, [r3, #0]
 80014c6:	4a59      	ldr	r2, [pc, #356]	@ (800162c <HAL_DMA_Abort_IT+0x3dc>)
 80014c8:	4293      	cmp	r3, r2
 80014ca:	d009      	beq.n	80014e0 <HAL_DMA_Abort_IT+0x290>
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	4a57      	ldr	r2, [pc, #348]	@ (8001630 <HAL_DMA_Abort_IT+0x3e0>)
 80014d2:	4293      	cmp	r3, r2
 80014d4:	d004      	beq.n	80014e0 <HAL_DMA_Abort_IT+0x290>
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	4a56      	ldr	r2, [pc, #344]	@ (8001634 <HAL_DMA_Abort_IT+0x3e4>)
 80014dc:	4293      	cmp	r3, r2
 80014de:	d108      	bne.n	80014f2 <HAL_DMA_Abort_IT+0x2a2>
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	681a      	ldr	r2, [r3, #0]
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	f022 0201 	bic.w	r2, r2, #1
 80014ee:	601a      	str	r2, [r3, #0]
 80014f0:	e007      	b.n	8001502 <HAL_DMA_Abort_IT+0x2b2>
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	681a      	ldr	r2, [r3, #0]
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	f022 0201 	bic.w	r2, r2, #1
 8001500:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	4a3c      	ldr	r2, [pc, #240]	@ (80015f8 <HAL_DMA_Abort_IT+0x3a8>)
 8001508:	4293      	cmp	r3, r2
 800150a:	d072      	beq.n	80015f2 <HAL_DMA_Abort_IT+0x3a2>
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	4a3a      	ldr	r2, [pc, #232]	@ (80015fc <HAL_DMA_Abort_IT+0x3ac>)
 8001512:	4293      	cmp	r3, r2
 8001514:	d06d      	beq.n	80015f2 <HAL_DMA_Abort_IT+0x3a2>
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	4a39      	ldr	r2, [pc, #228]	@ (8001600 <HAL_DMA_Abort_IT+0x3b0>)
 800151c:	4293      	cmp	r3, r2
 800151e:	d068      	beq.n	80015f2 <HAL_DMA_Abort_IT+0x3a2>
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	4a37      	ldr	r2, [pc, #220]	@ (8001604 <HAL_DMA_Abort_IT+0x3b4>)
 8001526:	4293      	cmp	r3, r2
 8001528:	d063      	beq.n	80015f2 <HAL_DMA_Abort_IT+0x3a2>
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	4a36      	ldr	r2, [pc, #216]	@ (8001608 <HAL_DMA_Abort_IT+0x3b8>)
 8001530:	4293      	cmp	r3, r2
 8001532:	d05e      	beq.n	80015f2 <HAL_DMA_Abort_IT+0x3a2>
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	4a34      	ldr	r2, [pc, #208]	@ (800160c <HAL_DMA_Abort_IT+0x3bc>)
 800153a:	4293      	cmp	r3, r2
 800153c:	d059      	beq.n	80015f2 <HAL_DMA_Abort_IT+0x3a2>
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	4a33      	ldr	r2, [pc, #204]	@ (8001610 <HAL_DMA_Abort_IT+0x3c0>)
 8001544:	4293      	cmp	r3, r2
 8001546:	d054      	beq.n	80015f2 <HAL_DMA_Abort_IT+0x3a2>
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	4a31      	ldr	r2, [pc, #196]	@ (8001614 <HAL_DMA_Abort_IT+0x3c4>)
 800154e:	4293      	cmp	r3, r2
 8001550:	d04f      	beq.n	80015f2 <HAL_DMA_Abort_IT+0x3a2>
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	4a30      	ldr	r2, [pc, #192]	@ (8001618 <HAL_DMA_Abort_IT+0x3c8>)
 8001558:	4293      	cmp	r3, r2
 800155a:	d04a      	beq.n	80015f2 <HAL_DMA_Abort_IT+0x3a2>
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	4a2e      	ldr	r2, [pc, #184]	@ (800161c <HAL_DMA_Abort_IT+0x3cc>)
 8001562:	4293      	cmp	r3, r2
 8001564:	d045      	beq.n	80015f2 <HAL_DMA_Abort_IT+0x3a2>
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	4a2d      	ldr	r2, [pc, #180]	@ (8001620 <HAL_DMA_Abort_IT+0x3d0>)
 800156c:	4293      	cmp	r3, r2
 800156e:	d040      	beq.n	80015f2 <HAL_DMA_Abort_IT+0x3a2>
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	4a2b      	ldr	r2, [pc, #172]	@ (8001624 <HAL_DMA_Abort_IT+0x3d4>)
 8001576:	4293      	cmp	r3, r2
 8001578:	d03b      	beq.n	80015f2 <HAL_DMA_Abort_IT+0x3a2>
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	4a2a      	ldr	r2, [pc, #168]	@ (8001628 <HAL_DMA_Abort_IT+0x3d8>)
 8001580:	4293      	cmp	r3, r2
 8001582:	d036      	beq.n	80015f2 <HAL_DMA_Abort_IT+0x3a2>
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	4a28      	ldr	r2, [pc, #160]	@ (800162c <HAL_DMA_Abort_IT+0x3dc>)
 800158a:	4293      	cmp	r3, r2
 800158c:	d031      	beq.n	80015f2 <HAL_DMA_Abort_IT+0x3a2>
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	4a27      	ldr	r2, [pc, #156]	@ (8001630 <HAL_DMA_Abort_IT+0x3e0>)
 8001594:	4293      	cmp	r3, r2
 8001596:	d02c      	beq.n	80015f2 <HAL_DMA_Abort_IT+0x3a2>
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	4a25      	ldr	r2, [pc, #148]	@ (8001634 <HAL_DMA_Abort_IT+0x3e4>)
 800159e:	4293      	cmp	r3, r2
 80015a0:	d027      	beq.n	80015f2 <HAL_DMA_Abort_IT+0x3a2>
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	4a24      	ldr	r2, [pc, #144]	@ (8001638 <HAL_DMA_Abort_IT+0x3e8>)
 80015a8:	4293      	cmp	r3, r2
 80015aa:	d022      	beq.n	80015f2 <HAL_DMA_Abort_IT+0x3a2>
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	4a22      	ldr	r2, [pc, #136]	@ (800163c <HAL_DMA_Abort_IT+0x3ec>)
 80015b2:	4293      	cmp	r3, r2
 80015b4:	d01d      	beq.n	80015f2 <HAL_DMA_Abort_IT+0x3a2>
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	4a21      	ldr	r2, [pc, #132]	@ (8001640 <HAL_DMA_Abort_IT+0x3f0>)
 80015bc:	4293      	cmp	r3, r2
 80015be:	d018      	beq.n	80015f2 <HAL_DMA_Abort_IT+0x3a2>
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	4a1f      	ldr	r2, [pc, #124]	@ (8001644 <HAL_DMA_Abort_IT+0x3f4>)
 80015c6:	4293      	cmp	r3, r2
 80015c8:	d013      	beq.n	80015f2 <HAL_DMA_Abort_IT+0x3a2>
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	4a1e      	ldr	r2, [pc, #120]	@ (8001648 <HAL_DMA_Abort_IT+0x3f8>)
 80015d0:	4293      	cmp	r3, r2
 80015d2:	d00e      	beq.n	80015f2 <HAL_DMA_Abort_IT+0x3a2>
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	4a1c      	ldr	r2, [pc, #112]	@ (800164c <HAL_DMA_Abort_IT+0x3fc>)
 80015da:	4293      	cmp	r3, r2
 80015dc:	d009      	beq.n	80015f2 <HAL_DMA_Abort_IT+0x3a2>
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	4a1b      	ldr	r2, [pc, #108]	@ (8001650 <HAL_DMA_Abort_IT+0x400>)
 80015e4:	4293      	cmp	r3, r2
 80015e6:	d004      	beq.n	80015f2 <HAL_DMA_Abort_IT+0x3a2>
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	4a19      	ldr	r2, [pc, #100]	@ (8001654 <HAL_DMA_Abort_IT+0x404>)
 80015ee:	4293      	cmp	r3, r2
 80015f0:	d132      	bne.n	8001658 <HAL_DMA_Abort_IT+0x408>
 80015f2:	2301      	movs	r3, #1
 80015f4:	e031      	b.n	800165a <HAL_DMA_Abort_IT+0x40a>
 80015f6:	bf00      	nop
 80015f8:	40020010 	.word	0x40020010
 80015fc:	40020028 	.word	0x40020028
 8001600:	40020040 	.word	0x40020040
 8001604:	40020058 	.word	0x40020058
 8001608:	40020070 	.word	0x40020070
 800160c:	40020088 	.word	0x40020088
 8001610:	400200a0 	.word	0x400200a0
 8001614:	400200b8 	.word	0x400200b8
 8001618:	40020410 	.word	0x40020410
 800161c:	40020428 	.word	0x40020428
 8001620:	40020440 	.word	0x40020440
 8001624:	40020458 	.word	0x40020458
 8001628:	40020470 	.word	0x40020470
 800162c:	40020488 	.word	0x40020488
 8001630:	400204a0 	.word	0x400204a0
 8001634:	400204b8 	.word	0x400204b8
 8001638:	58025408 	.word	0x58025408
 800163c:	5802541c 	.word	0x5802541c
 8001640:	58025430 	.word	0x58025430
 8001644:	58025444 	.word	0x58025444
 8001648:	58025458 	.word	0x58025458
 800164c:	5802546c 	.word	0x5802546c
 8001650:	58025480 	.word	0x58025480
 8001654:	58025494 	.word	0x58025494
 8001658:	2300      	movs	r3, #0
 800165a:	2b00      	cmp	r3, #0
 800165c:	d028      	beq.n	80016b0 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001662:	681a      	ldr	r2, [r3, #0]
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001668:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800166c:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001672:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001678:	f003 031f 	and.w	r3, r3, #31
 800167c:	2201      	movs	r2, #1
 800167e:	409a      	lsls	r2, r3
 8001680:	68fb      	ldr	r3, [r7, #12]
 8001682:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001688:	687a      	ldr	r2, [r7, #4]
 800168a:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 800168c:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001692:	2b00      	cmp	r3, #0
 8001694:	d00c      	beq.n	80016b0 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800169a:	681a      	ldr	r2, [r3, #0]
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80016a0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80016a4:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80016aa:	687a      	ldr	r2, [r7, #4]
 80016ac:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80016ae:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	2201      	movs	r2, #1
 80016b4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	2200      	movs	r2, #0
 80016bc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	d003      	beq.n	80016d0 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80016cc:	6878      	ldr	r0, [r7, #4]
 80016ce:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 80016d0:	2300      	movs	r3, #0
}
 80016d2:	4618      	mov	r0, r3
 80016d4:	3710      	adds	r7, #16
 80016d6:	46bd      	mov	sp, r7
 80016d8:	bd80      	pop	{r7, pc}
 80016da:	bf00      	nop

080016dc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 80016dc:	b480      	push	{r7}
 80016de:	b089      	sub	sp, #36	@ 0x24
 80016e0:	af00      	add	r7, sp, #0
 80016e2:	6078      	str	r0, [r7, #4]
 80016e4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80016e6:	2300      	movs	r3, #0
 80016e8:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 80016ea:	4b86      	ldr	r3, [pc, #536]	@ (8001904 <HAL_GPIO_Init+0x228>)
 80016ec:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80016ee:	e18c      	b.n	8001a0a <HAL_GPIO_Init+0x32e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80016f0:	683b      	ldr	r3, [r7, #0]
 80016f2:	681a      	ldr	r2, [r3, #0]
 80016f4:	2101      	movs	r1, #1
 80016f6:	69fb      	ldr	r3, [r7, #28]
 80016f8:	fa01 f303 	lsl.w	r3, r1, r3
 80016fc:	4013      	ands	r3, r2
 80016fe:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8001700:	693b      	ldr	r3, [r7, #16]
 8001702:	2b00      	cmp	r3, #0
 8001704:	f000 817e 	beq.w	8001a04 <HAL_GPIO_Init+0x328>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001708:	683b      	ldr	r3, [r7, #0]
 800170a:	685b      	ldr	r3, [r3, #4]
 800170c:	f003 0303 	and.w	r3, r3, #3
 8001710:	2b01      	cmp	r3, #1
 8001712:	d005      	beq.n	8001720 <HAL_GPIO_Init+0x44>
 8001714:	683b      	ldr	r3, [r7, #0]
 8001716:	685b      	ldr	r3, [r3, #4]
 8001718:	f003 0303 	and.w	r3, r3, #3
 800171c:	2b02      	cmp	r3, #2
 800171e:	d130      	bne.n	8001782 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	689b      	ldr	r3, [r3, #8]
 8001724:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001726:	69fb      	ldr	r3, [r7, #28]
 8001728:	005b      	lsls	r3, r3, #1
 800172a:	2203      	movs	r2, #3
 800172c:	fa02 f303 	lsl.w	r3, r2, r3
 8001730:	43db      	mvns	r3, r3
 8001732:	69ba      	ldr	r2, [r7, #24]
 8001734:	4013      	ands	r3, r2
 8001736:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001738:	683b      	ldr	r3, [r7, #0]
 800173a:	68da      	ldr	r2, [r3, #12]
 800173c:	69fb      	ldr	r3, [r7, #28]
 800173e:	005b      	lsls	r3, r3, #1
 8001740:	fa02 f303 	lsl.w	r3, r2, r3
 8001744:	69ba      	ldr	r2, [r7, #24]
 8001746:	4313      	orrs	r3, r2
 8001748:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	69ba      	ldr	r2, [r7, #24]
 800174e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	685b      	ldr	r3, [r3, #4]
 8001754:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001756:	2201      	movs	r2, #1
 8001758:	69fb      	ldr	r3, [r7, #28]
 800175a:	fa02 f303 	lsl.w	r3, r2, r3
 800175e:	43db      	mvns	r3, r3
 8001760:	69ba      	ldr	r2, [r7, #24]
 8001762:	4013      	ands	r3, r2
 8001764:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001766:	683b      	ldr	r3, [r7, #0]
 8001768:	685b      	ldr	r3, [r3, #4]
 800176a:	091b      	lsrs	r3, r3, #4
 800176c:	f003 0201 	and.w	r2, r3, #1
 8001770:	69fb      	ldr	r3, [r7, #28]
 8001772:	fa02 f303 	lsl.w	r3, r2, r3
 8001776:	69ba      	ldr	r2, [r7, #24]
 8001778:	4313      	orrs	r3, r2
 800177a:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	69ba      	ldr	r2, [r7, #24]
 8001780:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001782:	683b      	ldr	r3, [r7, #0]
 8001784:	685b      	ldr	r3, [r3, #4]
 8001786:	f003 0303 	and.w	r3, r3, #3
 800178a:	2b03      	cmp	r3, #3
 800178c:	d017      	beq.n	80017be <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	68db      	ldr	r3, [r3, #12]
 8001792:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001794:	69fb      	ldr	r3, [r7, #28]
 8001796:	005b      	lsls	r3, r3, #1
 8001798:	2203      	movs	r2, #3
 800179a:	fa02 f303 	lsl.w	r3, r2, r3
 800179e:	43db      	mvns	r3, r3
 80017a0:	69ba      	ldr	r2, [r7, #24]
 80017a2:	4013      	ands	r3, r2
 80017a4:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80017a6:	683b      	ldr	r3, [r7, #0]
 80017a8:	689a      	ldr	r2, [r3, #8]
 80017aa:	69fb      	ldr	r3, [r7, #28]
 80017ac:	005b      	lsls	r3, r3, #1
 80017ae:	fa02 f303 	lsl.w	r3, r2, r3
 80017b2:	69ba      	ldr	r2, [r7, #24]
 80017b4:	4313      	orrs	r3, r2
 80017b6:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	69ba      	ldr	r2, [r7, #24]
 80017bc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80017be:	683b      	ldr	r3, [r7, #0]
 80017c0:	685b      	ldr	r3, [r3, #4]
 80017c2:	f003 0303 	and.w	r3, r3, #3
 80017c6:	2b02      	cmp	r3, #2
 80017c8:	d123      	bne.n	8001812 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80017ca:	69fb      	ldr	r3, [r7, #28]
 80017cc:	08da      	lsrs	r2, r3, #3
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	3208      	adds	r2, #8
 80017d2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80017d6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80017d8:	69fb      	ldr	r3, [r7, #28]
 80017da:	f003 0307 	and.w	r3, r3, #7
 80017de:	009b      	lsls	r3, r3, #2
 80017e0:	220f      	movs	r2, #15
 80017e2:	fa02 f303 	lsl.w	r3, r2, r3
 80017e6:	43db      	mvns	r3, r3
 80017e8:	69ba      	ldr	r2, [r7, #24]
 80017ea:	4013      	ands	r3, r2
 80017ec:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80017ee:	683b      	ldr	r3, [r7, #0]
 80017f0:	691a      	ldr	r2, [r3, #16]
 80017f2:	69fb      	ldr	r3, [r7, #28]
 80017f4:	f003 0307 	and.w	r3, r3, #7
 80017f8:	009b      	lsls	r3, r3, #2
 80017fa:	fa02 f303 	lsl.w	r3, r2, r3
 80017fe:	69ba      	ldr	r2, [r7, #24]
 8001800:	4313      	orrs	r3, r2
 8001802:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001804:	69fb      	ldr	r3, [r7, #28]
 8001806:	08da      	lsrs	r2, r3, #3
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	3208      	adds	r2, #8
 800180c:	69b9      	ldr	r1, [r7, #24]
 800180e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001818:	69fb      	ldr	r3, [r7, #28]
 800181a:	005b      	lsls	r3, r3, #1
 800181c:	2203      	movs	r2, #3
 800181e:	fa02 f303 	lsl.w	r3, r2, r3
 8001822:	43db      	mvns	r3, r3
 8001824:	69ba      	ldr	r2, [r7, #24]
 8001826:	4013      	ands	r3, r2
 8001828:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800182a:	683b      	ldr	r3, [r7, #0]
 800182c:	685b      	ldr	r3, [r3, #4]
 800182e:	f003 0203 	and.w	r2, r3, #3
 8001832:	69fb      	ldr	r3, [r7, #28]
 8001834:	005b      	lsls	r3, r3, #1
 8001836:	fa02 f303 	lsl.w	r3, r2, r3
 800183a:	69ba      	ldr	r2, [r7, #24]
 800183c:	4313      	orrs	r3, r2
 800183e:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	69ba      	ldr	r2, [r7, #24]
 8001844:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001846:	683b      	ldr	r3, [r7, #0]
 8001848:	685b      	ldr	r3, [r3, #4]
 800184a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800184e:	2b00      	cmp	r3, #0
 8001850:	f000 80d8 	beq.w	8001a04 <HAL_GPIO_Init+0x328>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001854:	4b2c      	ldr	r3, [pc, #176]	@ (8001908 <HAL_GPIO_Init+0x22c>)
 8001856:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800185a:	4a2b      	ldr	r2, [pc, #172]	@ (8001908 <HAL_GPIO_Init+0x22c>)
 800185c:	f043 0302 	orr.w	r3, r3, #2
 8001860:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8001864:	4b28      	ldr	r3, [pc, #160]	@ (8001908 <HAL_GPIO_Init+0x22c>)
 8001866:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800186a:	f003 0302 	and.w	r3, r3, #2
 800186e:	60fb      	str	r3, [r7, #12]
 8001870:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001872:	4a26      	ldr	r2, [pc, #152]	@ (800190c <HAL_GPIO_Init+0x230>)
 8001874:	69fb      	ldr	r3, [r7, #28]
 8001876:	089b      	lsrs	r3, r3, #2
 8001878:	3302      	adds	r3, #2
 800187a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800187e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001880:	69fb      	ldr	r3, [r7, #28]
 8001882:	f003 0303 	and.w	r3, r3, #3
 8001886:	009b      	lsls	r3, r3, #2
 8001888:	220f      	movs	r2, #15
 800188a:	fa02 f303 	lsl.w	r3, r2, r3
 800188e:	43db      	mvns	r3, r3
 8001890:	69ba      	ldr	r2, [r7, #24]
 8001892:	4013      	ands	r3, r2
 8001894:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	4a1d      	ldr	r2, [pc, #116]	@ (8001910 <HAL_GPIO_Init+0x234>)
 800189a:	4293      	cmp	r3, r2
 800189c:	d04a      	beq.n	8001934 <HAL_GPIO_Init+0x258>
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	4a1c      	ldr	r2, [pc, #112]	@ (8001914 <HAL_GPIO_Init+0x238>)
 80018a2:	4293      	cmp	r3, r2
 80018a4:	d02b      	beq.n	80018fe <HAL_GPIO_Init+0x222>
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	4a1b      	ldr	r2, [pc, #108]	@ (8001918 <HAL_GPIO_Init+0x23c>)
 80018aa:	4293      	cmp	r3, r2
 80018ac:	d025      	beq.n	80018fa <HAL_GPIO_Init+0x21e>
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	4a1a      	ldr	r2, [pc, #104]	@ (800191c <HAL_GPIO_Init+0x240>)
 80018b2:	4293      	cmp	r3, r2
 80018b4:	d01f      	beq.n	80018f6 <HAL_GPIO_Init+0x21a>
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	4a19      	ldr	r2, [pc, #100]	@ (8001920 <HAL_GPIO_Init+0x244>)
 80018ba:	4293      	cmp	r3, r2
 80018bc:	d019      	beq.n	80018f2 <HAL_GPIO_Init+0x216>
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	4a18      	ldr	r2, [pc, #96]	@ (8001924 <HAL_GPIO_Init+0x248>)
 80018c2:	4293      	cmp	r3, r2
 80018c4:	d013      	beq.n	80018ee <HAL_GPIO_Init+0x212>
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	4a17      	ldr	r2, [pc, #92]	@ (8001928 <HAL_GPIO_Init+0x24c>)
 80018ca:	4293      	cmp	r3, r2
 80018cc:	d00d      	beq.n	80018ea <HAL_GPIO_Init+0x20e>
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	4a16      	ldr	r2, [pc, #88]	@ (800192c <HAL_GPIO_Init+0x250>)
 80018d2:	4293      	cmp	r3, r2
 80018d4:	d007      	beq.n	80018e6 <HAL_GPIO_Init+0x20a>
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	4a15      	ldr	r2, [pc, #84]	@ (8001930 <HAL_GPIO_Init+0x254>)
 80018da:	4293      	cmp	r3, r2
 80018dc:	d101      	bne.n	80018e2 <HAL_GPIO_Init+0x206>
 80018de:	2309      	movs	r3, #9
 80018e0:	e029      	b.n	8001936 <HAL_GPIO_Init+0x25a>
 80018e2:	230a      	movs	r3, #10
 80018e4:	e027      	b.n	8001936 <HAL_GPIO_Init+0x25a>
 80018e6:	2307      	movs	r3, #7
 80018e8:	e025      	b.n	8001936 <HAL_GPIO_Init+0x25a>
 80018ea:	2306      	movs	r3, #6
 80018ec:	e023      	b.n	8001936 <HAL_GPIO_Init+0x25a>
 80018ee:	2305      	movs	r3, #5
 80018f0:	e021      	b.n	8001936 <HAL_GPIO_Init+0x25a>
 80018f2:	2304      	movs	r3, #4
 80018f4:	e01f      	b.n	8001936 <HAL_GPIO_Init+0x25a>
 80018f6:	2303      	movs	r3, #3
 80018f8:	e01d      	b.n	8001936 <HAL_GPIO_Init+0x25a>
 80018fa:	2302      	movs	r3, #2
 80018fc:	e01b      	b.n	8001936 <HAL_GPIO_Init+0x25a>
 80018fe:	2301      	movs	r3, #1
 8001900:	e019      	b.n	8001936 <HAL_GPIO_Init+0x25a>
 8001902:	bf00      	nop
 8001904:	58000080 	.word	0x58000080
 8001908:	58024400 	.word	0x58024400
 800190c:	58000400 	.word	0x58000400
 8001910:	58020000 	.word	0x58020000
 8001914:	58020400 	.word	0x58020400
 8001918:	58020800 	.word	0x58020800
 800191c:	58020c00 	.word	0x58020c00
 8001920:	58021000 	.word	0x58021000
 8001924:	58021400 	.word	0x58021400
 8001928:	58021800 	.word	0x58021800
 800192c:	58021c00 	.word	0x58021c00
 8001930:	58022400 	.word	0x58022400
 8001934:	2300      	movs	r3, #0
 8001936:	69fa      	ldr	r2, [r7, #28]
 8001938:	f002 0203 	and.w	r2, r2, #3
 800193c:	0092      	lsls	r2, r2, #2
 800193e:	4093      	lsls	r3, r2
 8001940:	69ba      	ldr	r2, [r7, #24]
 8001942:	4313      	orrs	r3, r2
 8001944:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001946:	4938      	ldr	r1, [pc, #224]	@ (8001a28 <HAL_GPIO_Init+0x34c>)
 8001948:	69fb      	ldr	r3, [r7, #28]
 800194a:	089b      	lsrs	r3, r3, #2
 800194c:	3302      	adds	r3, #2
 800194e:	69ba      	ldr	r2, [r7, #24]
 8001950:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001954:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800195c:	693b      	ldr	r3, [r7, #16]
 800195e:	43db      	mvns	r3, r3
 8001960:	69ba      	ldr	r2, [r7, #24]
 8001962:	4013      	ands	r3, r2
 8001964:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001966:	683b      	ldr	r3, [r7, #0]
 8001968:	685b      	ldr	r3, [r3, #4]
 800196a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800196e:	2b00      	cmp	r3, #0
 8001970:	d003      	beq.n	800197a <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 8001972:	69ba      	ldr	r2, [r7, #24]
 8001974:	693b      	ldr	r3, [r7, #16]
 8001976:	4313      	orrs	r3, r2
 8001978:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800197a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800197e:	69bb      	ldr	r3, [r7, #24]
 8001980:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8001982:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001986:	685b      	ldr	r3, [r3, #4]
 8001988:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800198a:	693b      	ldr	r3, [r7, #16]
 800198c:	43db      	mvns	r3, r3
 800198e:	69ba      	ldr	r2, [r7, #24]
 8001990:	4013      	ands	r3, r2
 8001992:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001994:	683b      	ldr	r3, [r7, #0]
 8001996:	685b      	ldr	r3, [r3, #4]
 8001998:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800199c:	2b00      	cmp	r3, #0
 800199e:	d003      	beq.n	80019a8 <HAL_GPIO_Init+0x2cc>
        {
          temp |= iocurrent;
 80019a0:	69ba      	ldr	r2, [r7, #24]
 80019a2:	693b      	ldr	r3, [r7, #16]
 80019a4:	4313      	orrs	r3, r2
 80019a6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 80019a8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80019ac:	69bb      	ldr	r3, [r7, #24]
 80019ae:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 80019b0:	697b      	ldr	r3, [r7, #20]
 80019b2:	685b      	ldr	r3, [r3, #4]
 80019b4:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80019b6:	693b      	ldr	r3, [r7, #16]
 80019b8:	43db      	mvns	r3, r3
 80019ba:	69ba      	ldr	r2, [r7, #24]
 80019bc:	4013      	ands	r3, r2
 80019be:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80019c0:	683b      	ldr	r3, [r7, #0]
 80019c2:	685b      	ldr	r3, [r3, #4]
 80019c4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80019c8:	2b00      	cmp	r3, #0
 80019ca:	d003      	beq.n	80019d4 <HAL_GPIO_Init+0x2f8>
        {
          temp |= iocurrent;
 80019cc:	69ba      	ldr	r2, [r7, #24]
 80019ce:	693b      	ldr	r3, [r7, #16]
 80019d0:	4313      	orrs	r3, r2
 80019d2:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 80019d4:	697b      	ldr	r3, [r7, #20]
 80019d6:	69ba      	ldr	r2, [r7, #24]
 80019d8:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 80019da:	697b      	ldr	r3, [r7, #20]
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80019e0:	693b      	ldr	r3, [r7, #16]
 80019e2:	43db      	mvns	r3, r3
 80019e4:	69ba      	ldr	r2, [r7, #24]
 80019e6:	4013      	ands	r3, r2
 80019e8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80019ea:	683b      	ldr	r3, [r7, #0]
 80019ec:	685b      	ldr	r3, [r3, #4]
 80019ee:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	d003      	beq.n	80019fe <HAL_GPIO_Init+0x322>
        {
          temp |= iocurrent;
 80019f6:	69ba      	ldr	r2, [r7, #24]
 80019f8:	693b      	ldr	r3, [r7, #16]
 80019fa:	4313      	orrs	r3, r2
 80019fc:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 80019fe:	697b      	ldr	r3, [r7, #20]
 8001a00:	69ba      	ldr	r2, [r7, #24]
 8001a02:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8001a04:	69fb      	ldr	r3, [r7, #28]
 8001a06:	3301      	adds	r3, #1
 8001a08:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8001a0a:	683b      	ldr	r3, [r7, #0]
 8001a0c:	681a      	ldr	r2, [r3, #0]
 8001a0e:	69fb      	ldr	r3, [r7, #28]
 8001a10:	fa22 f303 	lsr.w	r3, r2, r3
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	f47f ae6b 	bne.w	80016f0 <HAL_GPIO_Init+0x14>
  }
}
 8001a1a:	bf00      	nop
 8001a1c:	bf00      	nop
 8001a1e:	3724      	adds	r7, #36	@ 0x24
 8001a20:	46bd      	mov	sp, r7
 8001a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a26:	4770      	bx	lr
 8001a28:	58000400 	.word	0x58000400

08001a2c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	b082      	sub	sp, #8
 8001a30:	af00      	add	r7, sp, #0
 8001a32:	4603      	mov	r3, r0
 8001a34:	80fb      	strh	r3, [r7, #6]
    __HAL_GPIO_EXTID2_CLEAR_IT(GPIO_Pin);
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
  }
#else
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00U)
 8001a36:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001a3a:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8001a3e:	88fb      	ldrh	r3, [r7, #6]
 8001a40:	4013      	ands	r3, r2
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d008      	beq.n	8001a58 <HAL_GPIO_EXTI_IRQHandler+0x2c>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001a46:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001a4a:	88fb      	ldrh	r3, [r7, #6]
 8001a4c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001a50:	88fb      	ldrh	r3, [r7, #6]
 8001a52:	4618      	mov	r0, r3
 8001a54:	f000 f804 	bl	8001a60 <HAL_GPIO_EXTI_Callback>
  }
#endif
}
 8001a58:	bf00      	nop
 8001a5a:	3708      	adds	r7, #8
 8001a5c:	46bd      	mov	sp, r7
 8001a5e:	bd80      	pop	{r7, pc}

08001a60 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001a60:	b480      	push	{r7}
 8001a62:	b083      	sub	sp, #12
 8001a64:	af00      	add	r7, sp, #0
 8001a66:	4603      	mov	r3, r0
 8001a68:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8001a6a:	bf00      	nop
 8001a6c:	370c      	adds	r7, #12
 8001a6e:	46bd      	mov	sp, r7
 8001a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a74:	4770      	bx	lr
	...

08001a78 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8001a78:	b580      	push	{r7, lr}
 8001a7a:	b084      	sub	sp, #16
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8001a80:	4b19      	ldr	r3, [pc, #100]	@ (8001ae8 <HAL_PWREx_ConfigSupply+0x70>)
 8001a82:	68db      	ldr	r3, [r3, #12]
 8001a84:	f003 0304 	and.w	r3, r3, #4
 8001a88:	2b04      	cmp	r3, #4
 8001a8a:	d00a      	beq.n	8001aa2 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8001a8c:	4b16      	ldr	r3, [pc, #88]	@ (8001ae8 <HAL_PWREx_ConfigSupply+0x70>)
 8001a8e:	68db      	ldr	r3, [r3, #12]
 8001a90:	f003 0307 	and.w	r3, r3, #7
 8001a94:	687a      	ldr	r2, [r7, #4]
 8001a96:	429a      	cmp	r2, r3
 8001a98:	d001      	beq.n	8001a9e <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8001a9a:	2301      	movs	r3, #1
 8001a9c:	e01f      	b.n	8001ade <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8001a9e:	2300      	movs	r3, #0
 8001aa0:	e01d      	b.n	8001ade <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8001aa2:	4b11      	ldr	r3, [pc, #68]	@ (8001ae8 <HAL_PWREx_ConfigSupply+0x70>)
 8001aa4:	68db      	ldr	r3, [r3, #12]
 8001aa6:	f023 0207 	bic.w	r2, r3, #7
 8001aaa:	490f      	ldr	r1, [pc, #60]	@ (8001ae8 <HAL_PWREx_ConfigSupply+0x70>)
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	4313      	orrs	r3, r2
 8001ab0:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8001ab2:	f7ff fa39 	bl	8000f28 <HAL_GetTick>
 8001ab6:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8001ab8:	e009      	b.n	8001ace <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8001aba:	f7ff fa35 	bl	8000f28 <HAL_GetTick>
 8001abe:	4602      	mov	r2, r0
 8001ac0:	68fb      	ldr	r3, [r7, #12]
 8001ac2:	1ad3      	subs	r3, r2, r3
 8001ac4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001ac8:	d901      	bls.n	8001ace <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8001aca:	2301      	movs	r3, #1
 8001acc:	e007      	b.n	8001ade <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8001ace:	4b06      	ldr	r3, [pc, #24]	@ (8001ae8 <HAL_PWREx_ConfigSupply+0x70>)
 8001ad0:	685b      	ldr	r3, [r3, #4]
 8001ad2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001ad6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001ada:	d1ee      	bne.n	8001aba <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8001adc:	2300      	movs	r3, #0
}
 8001ade:	4618      	mov	r0, r3
 8001ae0:	3710      	adds	r7, #16
 8001ae2:	46bd      	mov	sp, r7
 8001ae4:	bd80      	pop	{r7, pc}
 8001ae6:	bf00      	nop
 8001ae8:	58024800 	.word	0x58024800

08001aec <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001aec:	b580      	push	{r7, lr}
 8001aee:	b08c      	sub	sp, #48	@ 0x30
 8001af0:	af00      	add	r7, sp, #0
 8001af2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	d101      	bne.n	8001afe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001afa:	2301      	movs	r3, #1
 8001afc:	e3c8      	b.n	8002290 <HAL_RCC_OscConfig+0x7a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	f003 0301 	and.w	r3, r3, #1
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	f000 8087 	beq.w	8001c1a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001b0c:	4b88      	ldr	r3, [pc, #544]	@ (8001d30 <HAL_RCC_OscConfig+0x244>)
 8001b0e:	691b      	ldr	r3, [r3, #16]
 8001b10:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001b14:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8001b16:	4b86      	ldr	r3, [pc, #536]	@ (8001d30 <HAL_RCC_OscConfig+0x244>)
 8001b18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b1a:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8001b1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001b1e:	2b10      	cmp	r3, #16
 8001b20:	d007      	beq.n	8001b32 <HAL_RCC_OscConfig+0x46>
 8001b22:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001b24:	2b18      	cmp	r3, #24
 8001b26:	d110      	bne.n	8001b4a <HAL_RCC_OscConfig+0x5e>
 8001b28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001b2a:	f003 0303 	and.w	r3, r3, #3
 8001b2e:	2b02      	cmp	r3, #2
 8001b30:	d10b      	bne.n	8001b4a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b32:	4b7f      	ldr	r3, [pc, #508]	@ (8001d30 <HAL_RCC_OscConfig+0x244>)
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	d06c      	beq.n	8001c18 <HAL_RCC_OscConfig+0x12c>
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	685b      	ldr	r3, [r3, #4]
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d168      	bne.n	8001c18 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001b46:	2301      	movs	r3, #1
 8001b48:	e3a2      	b.n	8002290 <HAL_RCC_OscConfig+0x7a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	685b      	ldr	r3, [r3, #4]
 8001b4e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001b52:	d106      	bne.n	8001b62 <HAL_RCC_OscConfig+0x76>
 8001b54:	4b76      	ldr	r3, [pc, #472]	@ (8001d30 <HAL_RCC_OscConfig+0x244>)
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	4a75      	ldr	r2, [pc, #468]	@ (8001d30 <HAL_RCC_OscConfig+0x244>)
 8001b5a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001b5e:	6013      	str	r3, [r2, #0]
 8001b60:	e02e      	b.n	8001bc0 <HAL_RCC_OscConfig+0xd4>
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	685b      	ldr	r3, [r3, #4]
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d10c      	bne.n	8001b84 <HAL_RCC_OscConfig+0x98>
 8001b6a:	4b71      	ldr	r3, [pc, #452]	@ (8001d30 <HAL_RCC_OscConfig+0x244>)
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	4a70      	ldr	r2, [pc, #448]	@ (8001d30 <HAL_RCC_OscConfig+0x244>)
 8001b70:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001b74:	6013      	str	r3, [r2, #0]
 8001b76:	4b6e      	ldr	r3, [pc, #440]	@ (8001d30 <HAL_RCC_OscConfig+0x244>)
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	4a6d      	ldr	r2, [pc, #436]	@ (8001d30 <HAL_RCC_OscConfig+0x244>)
 8001b7c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001b80:	6013      	str	r3, [r2, #0]
 8001b82:	e01d      	b.n	8001bc0 <HAL_RCC_OscConfig+0xd4>
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	685b      	ldr	r3, [r3, #4]
 8001b88:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001b8c:	d10c      	bne.n	8001ba8 <HAL_RCC_OscConfig+0xbc>
 8001b8e:	4b68      	ldr	r3, [pc, #416]	@ (8001d30 <HAL_RCC_OscConfig+0x244>)
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	4a67      	ldr	r2, [pc, #412]	@ (8001d30 <HAL_RCC_OscConfig+0x244>)
 8001b94:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001b98:	6013      	str	r3, [r2, #0]
 8001b9a:	4b65      	ldr	r3, [pc, #404]	@ (8001d30 <HAL_RCC_OscConfig+0x244>)
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	4a64      	ldr	r2, [pc, #400]	@ (8001d30 <HAL_RCC_OscConfig+0x244>)
 8001ba0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001ba4:	6013      	str	r3, [r2, #0]
 8001ba6:	e00b      	b.n	8001bc0 <HAL_RCC_OscConfig+0xd4>
 8001ba8:	4b61      	ldr	r3, [pc, #388]	@ (8001d30 <HAL_RCC_OscConfig+0x244>)
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	4a60      	ldr	r2, [pc, #384]	@ (8001d30 <HAL_RCC_OscConfig+0x244>)
 8001bae:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001bb2:	6013      	str	r3, [r2, #0]
 8001bb4:	4b5e      	ldr	r3, [pc, #376]	@ (8001d30 <HAL_RCC_OscConfig+0x244>)
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	4a5d      	ldr	r2, [pc, #372]	@ (8001d30 <HAL_RCC_OscConfig+0x244>)
 8001bba:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001bbe:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	685b      	ldr	r3, [r3, #4]
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d013      	beq.n	8001bf0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001bc8:	f7ff f9ae 	bl	8000f28 <HAL_GetTick>
 8001bcc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001bce:	e008      	b.n	8001be2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001bd0:	f7ff f9aa 	bl	8000f28 <HAL_GetTick>
 8001bd4:	4602      	mov	r2, r0
 8001bd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bd8:	1ad3      	subs	r3, r2, r3
 8001bda:	2b64      	cmp	r3, #100	@ 0x64
 8001bdc:	d901      	bls.n	8001be2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001bde:	2303      	movs	r3, #3
 8001be0:	e356      	b.n	8002290 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001be2:	4b53      	ldr	r3, [pc, #332]	@ (8001d30 <HAL_RCC_OscConfig+0x244>)
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	d0f0      	beq.n	8001bd0 <HAL_RCC_OscConfig+0xe4>
 8001bee:	e014      	b.n	8001c1a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001bf0:	f7ff f99a 	bl	8000f28 <HAL_GetTick>
 8001bf4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001bf6:	e008      	b.n	8001c0a <HAL_RCC_OscConfig+0x11e>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001bf8:	f7ff f996 	bl	8000f28 <HAL_GetTick>
 8001bfc:	4602      	mov	r2, r0
 8001bfe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c00:	1ad3      	subs	r3, r2, r3
 8001c02:	2b64      	cmp	r3, #100	@ 0x64
 8001c04:	d901      	bls.n	8001c0a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001c06:	2303      	movs	r3, #3
 8001c08:	e342      	b.n	8002290 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001c0a:	4b49      	ldr	r3, [pc, #292]	@ (8001d30 <HAL_RCC_OscConfig+0x244>)
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d1f0      	bne.n	8001bf8 <HAL_RCC_OscConfig+0x10c>
 8001c16:	e000      	b.n	8001c1a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c18:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	f003 0302 	and.w	r3, r3, #2
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	f000 808c 	beq.w	8001d40 <HAL_RCC_OscConfig+0x254>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001c28:	4b41      	ldr	r3, [pc, #260]	@ (8001d30 <HAL_RCC_OscConfig+0x244>)
 8001c2a:	691b      	ldr	r3, [r3, #16]
 8001c2c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001c30:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8001c32:	4b3f      	ldr	r3, [pc, #252]	@ (8001d30 <HAL_RCC_OscConfig+0x244>)
 8001c34:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c36:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8001c38:	6a3b      	ldr	r3, [r7, #32]
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d007      	beq.n	8001c4e <HAL_RCC_OscConfig+0x162>
 8001c3e:	6a3b      	ldr	r3, [r7, #32]
 8001c40:	2b18      	cmp	r3, #24
 8001c42:	d137      	bne.n	8001cb4 <HAL_RCC_OscConfig+0x1c8>
 8001c44:	69fb      	ldr	r3, [r7, #28]
 8001c46:	f003 0303 	and.w	r3, r3, #3
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d132      	bne.n	8001cb4 <HAL_RCC_OscConfig+0x1c8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001c4e:	4b38      	ldr	r3, [pc, #224]	@ (8001d30 <HAL_RCC_OscConfig+0x244>)
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	f003 0304 	and.w	r3, r3, #4
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d005      	beq.n	8001c66 <HAL_RCC_OscConfig+0x17a>
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	68db      	ldr	r3, [r3, #12]
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d101      	bne.n	8001c66 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8001c62:	2301      	movs	r3, #1
 8001c64:	e314      	b.n	8002290 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8001c66:	4b32      	ldr	r3, [pc, #200]	@ (8001d30 <HAL_RCC_OscConfig+0x244>)
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	f023 0219 	bic.w	r2, r3, #25
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	68db      	ldr	r3, [r3, #12]
 8001c72:	492f      	ldr	r1, [pc, #188]	@ (8001d30 <HAL_RCC_OscConfig+0x244>)
 8001c74:	4313      	orrs	r3, r2
 8001c76:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c78:	f7ff f956 	bl	8000f28 <HAL_GetTick>
 8001c7c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001c7e:	e008      	b.n	8001c92 <HAL_RCC_OscConfig+0x1a6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001c80:	f7ff f952 	bl	8000f28 <HAL_GetTick>
 8001c84:	4602      	mov	r2, r0
 8001c86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c88:	1ad3      	subs	r3, r2, r3
 8001c8a:	2b02      	cmp	r3, #2
 8001c8c:	d901      	bls.n	8001c92 <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 8001c8e:	2303      	movs	r3, #3
 8001c90:	e2fe      	b.n	8002290 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001c92:	4b27      	ldr	r3, [pc, #156]	@ (8001d30 <HAL_RCC_OscConfig+0x244>)
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	f003 0304 	and.w	r3, r3, #4
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d0f0      	beq.n	8001c80 <HAL_RCC_OscConfig+0x194>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c9e:	4b24      	ldr	r3, [pc, #144]	@ (8001d30 <HAL_RCC_OscConfig+0x244>)
 8001ca0:	685b      	ldr	r3, [r3, #4]
 8001ca2:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	691b      	ldr	r3, [r3, #16]
 8001caa:	061b      	lsls	r3, r3, #24
 8001cac:	4920      	ldr	r1, [pc, #128]	@ (8001d30 <HAL_RCC_OscConfig+0x244>)
 8001cae:	4313      	orrs	r3, r2
 8001cb0:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001cb2:	e045      	b.n	8001d40 <HAL_RCC_OscConfig+0x254>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	68db      	ldr	r3, [r3, #12]
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	d026      	beq.n	8001d0a <HAL_RCC_OscConfig+0x21e>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8001cbc:	4b1c      	ldr	r3, [pc, #112]	@ (8001d30 <HAL_RCC_OscConfig+0x244>)
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	f023 0219 	bic.w	r2, r3, #25
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	68db      	ldr	r3, [r3, #12]
 8001cc8:	4919      	ldr	r1, [pc, #100]	@ (8001d30 <HAL_RCC_OscConfig+0x244>)
 8001cca:	4313      	orrs	r3, r2
 8001ccc:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001cce:	f7ff f92b 	bl	8000f28 <HAL_GetTick>
 8001cd2:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001cd4:	e008      	b.n	8001ce8 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001cd6:	f7ff f927 	bl	8000f28 <HAL_GetTick>
 8001cda:	4602      	mov	r2, r0
 8001cdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001cde:	1ad3      	subs	r3, r2, r3
 8001ce0:	2b02      	cmp	r3, #2
 8001ce2:	d901      	bls.n	8001ce8 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8001ce4:	2303      	movs	r3, #3
 8001ce6:	e2d3      	b.n	8002290 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001ce8:	4b11      	ldr	r3, [pc, #68]	@ (8001d30 <HAL_RCC_OscConfig+0x244>)
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	f003 0304 	and.w	r3, r3, #4
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d0f0      	beq.n	8001cd6 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001cf4:	4b0e      	ldr	r3, [pc, #56]	@ (8001d30 <HAL_RCC_OscConfig+0x244>)
 8001cf6:	685b      	ldr	r3, [r3, #4]
 8001cf8:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	691b      	ldr	r3, [r3, #16]
 8001d00:	061b      	lsls	r3, r3, #24
 8001d02:	490b      	ldr	r1, [pc, #44]	@ (8001d30 <HAL_RCC_OscConfig+0x244>)
 8001d04:	4313      	orrs	r3, r2
 8001d06:	604b      	str	r3, [r1, #4]
 8001d08:	e01a      	b.n	8001d40 <HAL_RCC_OscConfig+0x254>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001d0a:	4b09      	ldr	r3, [pc, #36]	@ (8001d30 <HAL_RCC_OscConfig+0x244>)
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	4a08      	ldr	r2, [pc, #32]	@ (8001d30 <HAL_RCC_OscConfig+0x244>)
 8001d10:	f023 0301 	bic.w	r3, r3, #1
 8001d14:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d16:	f7ff f907 	bl	8000f28 <HAL_GetTick>
 8001d1a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001d1c:	e00a      	b.n	8001d34 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001d1e:	f7ff f903 	bl	8000f28 <HAL_GetTick>
 8001d22:	4602      	mov	r2, r0
 8001d24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d26:	1ad3      	subs	r3, r2, r3
 8001d28:	2b02      	cmp	r3, #2
 8001d2a:	d903      	bls.n	8001d34 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8001d2c:	2303      	movs	r3, #3
 8001d2e:	e2af      	b.n	8002290 <HAL_RCC_OscConfig+0x7a4>
 8001d30:	58024400 	.word	0x58024400
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001d34:	4b96      	ldr	r3, [pc, #600]	@ (8001f90 <HAL_RCC_OscConfig+0x4a4>)
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	f003 0304 	and.w	r3, r3, #4
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d1ee      	bne.n	8001d1e <HAL_RCC_OscConfig+0x232>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	f003 0310 	and.w	r3, r3, #16
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d06a      	beq.n	8001e22 <HAL_RCC_OscConfig+0x336>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001d4c:	4b90      	ldr	r3, [pc, #576]	@ (8001f90 <HAL_RCC_OscConfig+0x4a4>)
 8001d4e:	691b      	ldr	r3, [r3, #16]
 8001d50:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001d54:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8001d56:	4b8e      	ldr	r3, [pc, #568]	@ (8001f90 <HAL_RCC_OscConfig+0x4a4>)
 8001d58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d5a:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8001d5c:	69bb      	ldr	r3, [r7, #24]
 8001d5e:	2b08      	cmp	r3, #8
 8001d60:	d007      	beq.n	8001d72 <HAL_RCC_OscConfig+0x286>
 8001d62:	69bb      	ldr	r3, [r7, #24]
 8001d64:	2b18      	cmp	r3, #24
 8001d66:	d11b      	bne.n	8001da0 <HAL_RCC_OscConfig+0x2b4>
 8001d68:	697b      	ldr	r3, [r7, #20]
 8001d6a:	f003 0303 	and.w	r3, r3, #3
 8001d6e:	2b01      	cmp	r3, #1
 8001d70:	d116      	bne.n	8001da0 <HAL_RCC_OscConfig+0x2b4>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001d72:	4b87      	ldr	r3, [pc, #540]	@ (8001f90 <HAL_RCC_OscConfig+0x4a4>)
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d005      	beq.n	8001d8a <HAL_RCC_OscConfig+0x29e>
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	69db      	ldr	r3, [r3, #28]
 8001d82:	2b80      	cmp	r3, #128	@ 0x80
 8001d84:	d001      	beq.n	8001d8a <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 8001d86:	2301      	movs	r3, #1
 8001d88:	e282      	b.n	8002290 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001d8a:	4b81      	ldr	r3, [pc, #516]	@ (8001f90 <HAL_RCC_OscConfig+0x4a4>)
 8001d8c:	68db      	ldr	r3, [r3, #12]
 8001d8e:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	6a1b      	ldr	r3, [r3, #32]
 8001d96:	061b      	lsls	r3, r3, #24
 8001d98:	497d      	ldr	r1, [pc, #500]	@ (8001f90 <HAL_RCC_OscConfig+0x4a4>)
 8001d9a:	4313      	orrs	r3, r2
 8001d9c:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001d9e:	e040      	b.n	8001e22 <HAL_RCC_OscConfig+0x336>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	69db      	ldr	r3, [r3, #28]
 8001da4:	2b00      	cmp	r3, #0
 8001da6:	d023      	beq.n	8001df0 <HAL_RCC_OscConfig+0x304>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8001da8:	4b79      	ldr	r3, [pc, #484]	@ (8001f90 <HAL_RCC_OscConfig+0x4a4>)
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	4a78      	ldr	r2, [pc, #480]	@ (8001f90 <HAL_RCC_OscConfig+0x4a4>)
 8001dae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001db2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001db4:	f7ff f8b8 	bl	8000f28 <HAL_GetTick>
 8001db8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8001dba:	e008      	b.n	8001dce <HAL_RCC_OscConfig+0x2e2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8001dbc:	f7ff f8b4 	bl	8000f28 <HAL_GetTick>
 8001dc0:	4602      	mov	r2, r0
 8001dc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001dc4:	1ad3      	subs	r3, r2, r3
 8001dc6:	2b02      	cmp	r3, #2
 8001dc8:	d901      	bls.n	8001dce <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8001dca:	2303      	movs	r3, #3
 8001dcc:	e260      	b.n	8002290 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8001dce:	4b70      	ldr	r3, [pc, #448]	@ (8001f90 <HAL_RCC_OscConfig+0x4a4>)
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d0f0      	beq.n	8001dbc <HAL_RCC_OscConfig+0x2d0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001dda:	4b6d      	ldr	r3, [pc, #436]	@ (8001f90 <HAL_RCC_OscConfig+0x4a4>)
 8001ddc:	68db      	ldr	r3, [r3, #12]
 8001dde:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	6a1b      	ldr	r3, [r3, #32]
 8001de6:	061b      	lsls	r3, r3, #24
 8001de8:	4969      	ldr	r1, [pc, #420]	@ (8001f90 <HAL_RCC_OscConfig+0x4a4>)
 8001dea:	4313      	orrs	r3, r2
 8001dec:	60cb      	str	r3, [r1, #12]
 8001dee:	e018      	b.n	8001e22 <HAL_RCC_OscConfig+0x336>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8001df0:	4b67      	ldr	r3, [pc, #412]	@ (8001f90 <HAL_RCC_OscConfig+0x4a4>)
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	4a66      	ldr	r2, [pc, #408]	@ (8001f90 <HAL_RCC_OscConfig+0x4a4>)
 8001df6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001dfa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001dfc:	f7ff f894 	bl	8000f28 <HAL_GetTick>
 8001e00:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8001e02:	e008      	b.n	8001e16 <HAL_RCC_OscConfig+0x32a>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8001e04:	f7ff f890 	bl	8000f28 <HAL_GetTick>
 8001e08:	4602      	mov	r2, r0
 8001e0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e0c:	1ad3      	subs	r3, r2, r3
 8001e0e:	2b02      	cmp	r3, #2
 8001e10:	d901      	bls.n	8001e16 <HAL_RCC_OscConfig+0x32a>
          {
            return HAL_TIMEOUT;
 8001e12:	2303      	movs	r3, #3
 8001e14:	e23c      	b.n	8002290 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8001e16:	4b5e      	ldr	r3, [pc, #376]	@ (8001f90 <HAL_RCC_OscConfig+0x4a4>)
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d1f0      	bne.n	8001e04 <HAL_RCC_OscConfig+0x318>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	f003 0308 	and.w	r3, r3, #8
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d036      	beq.n	8001e9c <HAL_RCC_OscConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	695b      	ldr	r3, [r3, #20]
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d019      	beq.n	8001e6a <HAL_RCC_OscConfig+0x37e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001e36:	4b56      	ldr	r3, [pc, #344]	@ (8001f90 <HAL_RCC_OscConfig+0x4a4>)
 8001e38:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001e3a:	4a55      	ldr	r2, [pc, #340]	@ (8001f90 <HAL_RCC_OscConfig+0x4a4>)
 8001e3c:	f043 0301 	orr.w	r3, r3, #1
 8001e40:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e42:	f7ff f871 	bl	8000f28 <HAL_GetTick>
 8001e46:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001e48:	e008      	b.n	8001e5c <HAL_RCC_OscConfig+0x370>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001e4a:	f7ff f86d 	bl	8000f28 <HAL_GetTick>
 8001e4e:	4602      	mov	r2, r0
 8001e50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e52:	1ad3      	subs	r3, r2, r3
 8001e54:	2b02      	cmp	r3, #2
 8001e56:	d901      	bls.n	8001e5c <HAL_RCC_OscConfig+0x370>
        {
          return HAL_TIMEOUT;
 8001e58:	2303      	movs	r3, #3
 8001e5a:	e219      	b.n	8002290 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001e5c:	4b4c      	ldr	r3, [pc, #304]	@ (8001f90 <HAL_RCC_OscConfig+0x4a4>)
 8001e5e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001e60:	f003 0302 	and.w	r3, r3, #2
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d0f0      	beq.n	8001e4a <HAL_RCC_OscConfig+0x35e>
 8001e68:	e018      	b.n	8001e9c <HAL_RCC_OscConfig+0x3b0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001e6a:	4b49      	ldr	r3, [pc, #292]	@ (8001f90 <HAL_RCC_OscConfig+0x4a4>)
 8001e6c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001e6e:	4a48      	ldr	r2, [pc, #288]	@ (8001f90 <HAL_RCC_OscConfig+0x4a4>)
 8001e70:	f023 0301 	bic.w	r3, r3, #1
 8001e74:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e76:	f7ff f857 	bl	8000f28 <HAL_GetTick>
 8001e7a:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001e7c:	e008      	b.n	8001e90 <HAL_RCC_OscConfig+0x3a4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001e7e:	f7ff f853 	bl	8000f28 <HAL_GetTick>
 8001e82:	4602      	mov	r2, r0
 8001e84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e86:	1ad3      	subs	r3, r2, r3
 8001e88:	2b02      	cmp	r3, #2
 8001e8a:	d901      	bls.n	8001e90 <HAL_RCC_OscConfig+0x3a4>
        {
          return HAL_TIMEOUT;
 8001e8c:	2303      	movs	r3, #3
 8001e8e:	e1ff      	b.n	8002290 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001e90:	4b3f      	ldr	r3, [pc, #252]	@ (8001f90 <HAL_RCC_OscConfig+0x4a4>)
 8001e92:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001e94:	f003 0302 	and.w	r3, r3, #2
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d1f0      	bne.n	8001e7e <HAL_RCC_OscConfig+0x392>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	f003 0320 	and.w	r3, r3, #32
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d036      	beq.n	8001f16 <HAL_RCC_OscConfig+0x42a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	699b      	ldr	r3, [r3, #24]
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d019      	beq.n	8001ee4 <HAL_RCC_OscConfig+0x3f8>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001eb0:	4b37      	ldr	r3, [pc, #220]	@ (8001f90 <HAL_RCC_OscConfig+0x4a4>)
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	4a36      	ldr	r2, [pc, #216]	@ (8001f90 <HAL_RCC_OscConfig+0x4a4>)
 8001eb6:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001eba:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8001ebc:	f7ff f834 	bl	8000f28 <HAL_GetTick>
 8001ec0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001ec2:	e008      	b.n	8001ed6 <HAL_RCC_OscConfig+0x3ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001ec4:	f7ff f830 	bl	8000f28 <HAL_GetTick>
 8001ec8:	4602      	mov	r2, r0
 8001eca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ecc:	1ad3      	subs	r3, r2, r3
 8001ece:	2b02      	cmp	r3, #2
 8001ed0:	d901      	bls.n	8001ed6 <HAL_RCC_OscConfig+0x3ea>
        {
          return HAL_TIMEOUT;
 8001ed2:	2303      	movs	r3, #3
 8001ed4:	e1dc      	b.n	8002290 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001ed6:	4b2e      	ldr	r3, [pc, #184]	@ (8001f90 <HAL_RCC_OscConfig+0x4a4>)
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	d0f0      	beq.n	8001ec4 <HAL_RCC_OscConfig+0x3d8>
 8001ee2:	e018      	b.n	8001f16 <HAL_RCC_OscConfig+0x42a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8001ee4:	4b2a      	ldr	r3, [pc, #168]	@ (8001f90 <HAL_RCC_OscConfig+0x4a4>)
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	4a29      	ldr	r2, [pc, #164]	@ (8001f90 <HAL_RCC_OscConfig+0x4a4>)
 8001eea:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001eee:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8001ef0:	f7ff f81a 	bl	8000f28 <HAL_GetTick>
 8001ef4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001ef6:	e008      	b.n	8001f0a <HAL_RCC_OscConfig+0x41e>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001ef8:	f7ff f816 	bl	8000f28 <HAL_GetTick>
 8001efc:	4602      	mov	r2, r0
 8001efe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f00:	1ad3      	subs	r3, r2, r3
 8001f02:	2b02      	cmp	r3, #2
 8001f04:	d901      	bls.n	8001f0a <HAL_RCC_OscConfig+0x41e>
        {
          return HAL_TIMEOUT;
 8001f06:	2303      	movs	r3, #3
 8001f08:	e1c2      	b.n	8002290 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001f0a:	4b21      	ldr	r3, [pc, #132]	@ (8001f90 <HAL_RCC_OscConfig+0x4a4>)
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d1f0      	bne.n	8001ef8 <HAL_RCC_OscConfig+0x40c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	f003 0304 	and.w	r3, r3, #4
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	f000 8086 	beq.w	8002030 <HAL_RCC_OscConfig+0x544>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8001f24:	4b1b      	ldr	r3, [pc, #108]	@ (8001f94 <HAL_RCC_OscConfig+0x4a8>)
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	4a1a      	ldr	r2, [pc, #104]	@ (8001f94 <HAL_RCC_OscConfig+0x4a8>)
 8001f2a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001f2e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8001f30:	f7fe fffa 	bl	8000f28 <HAL_GetTick>
 8001f34:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001f36:	e008      	b.n	8001f4a <HAL_RCC_OscConfig+0x45e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001f38:	f7fe fff6 	bl	8000f28 <HAL_GetTick>
 8001f3c:	4602      	mov	r2, r0
 8001f3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f40:	1ad3      	subs	r3, r2, r3
 8001f42:	2b64      	cmp	r3, #100	@ 0x64
 8001f44:	d901      	bls.n	8001f4a <HAL_RCC_OscConfig+0x45e>
      {
        return HAL_TIMEOUT;
 8001f46:	2303      	movs	r3, #3
 8001f48:	e1a2      	b.n	8002290 <HAL_RCC_OscConfig+0x7a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001f4a:	4b12      	ldr	r3, [pc, #72]	@ (8001f94 <HAL_RCC_OscConfig+0x4a8>)
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d0f0      	beq.n	8001f38 <HAL_RCC_OscConfig+0x44c>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	689b      	ldr	r3, [r3, #8]
 8001f5a:	2b01      	cmp	r3, #1
 8001f5c:	d106      	bne.n	8001f6c <HAL_RCC_OscConfig+0x480>
 8001f5e:	4b0c      	ldr	r3, [pc, #48]	@ (8001f90 <HAL_RCC_OscConfig+0x4a4>)
 8001f60:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001f62:	4a0b      	ldr	r2, [pc, #44]	@ (8001f90 <HAL_RCC_OscConfig+0x4a4>)
 8001f64:	f043 0301 	orr.w	r3, r3, #1
 8001f68:	6713      	str	r3, [r2, #112]	@ 0x70
 8001f6a:	e032      	b.n	8001fd2 <HAL_RCC_OscConfig+0x4e6>
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	689b      	ldr	r3, [r3, #8]
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d111      	bne.n	8001f98 <HAL_RCC_OscConfig+0x4ac>
 8001f74:	4b06      	ldr	r3, [pc, #24]	@ (8001f90 <HAL_RCC_OscConfig+0x4a4>)
 8001f76:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001f78:	4a05      	ldr	r2, [pc, #20]	@ (8001f90 <HAL_RCC_OscConfig+0x4a4>)
 8001f7a:	f023 0301 	bic.w	r3, r3, #1
 8001f7e:	6713      	str	r3, [r2, #112]	@ 0x70
 8001f80:	4b03      	ldr	r3, [pc, #12]	@ (8001f90 <HAL_RCC_OscConfig+0x4a4>)
 8001f82:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001f84:	4a02      	ldr	r2, [pc, #8]	@ (8001f90 <HAL_RCC_OscConfig+0x4a4>)
 8001f86:	f023 0304 	bic.w	r3, r3, #4
 8001f8a:	6713      	str	r3, [r2, #112]	@ 0x70
 8001f8c:	e021      	b.n	8001fd2 <HAL_RCC_OscConfig+0x4e6>
 8001f8e:	bf00      	nop
 8001f90:	58024400 	.word	0x58024400
 8001f94:	58024800 	.word	0x58024800
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	689b      	ldr	r3, [r3, #8]
 8001f9c:	2b05      	cmp	r3, #5
 8001f9e:	d10c      	bne.n	8001fba <HAL_RCC_OscConfig+0x4ce>
 8001fa0:	4b83      	ldr	r3, [pc, #524]	@ (80021b0 <HAL_RCC_OscConfig+0x6c4>)
 8001fa2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001fa4:	4a82      	ldr	r2, [pc, #520]	@ (80021b0 <HAL_RCC_OscConfig+0x6c4>)
 8001fa6:	f043 0304 	orr.w	r3, r3, #4
 8001faa:	6713      	str	r3, [r2, #112]	@ 0x70
 8001fac:	4b80      	ldr	r3, [pc, #512]	@ (80021b0 <HAL_RCC_OscConfig+0x6c4>)
 8001fae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001fb0:	4a7f      	ldr	r2, [pc, #508]	@ (80021b0 <HAL_RCC_OscConfig+0x6c4>)
 8001fb2:	f043 0301 	orr.w	r3, r3, #1
 8001fb6:	6713      	str	r3, [r2, #112]	@ 0x70
 8001fb8:	e00b      	b.n	8001fd2 <HAL_RCC_OscConfig+0x4e6>
 8001fba:	4b7d      	ldr	r3, [pc, #500]	@ (80021b0 <HAL_RCC_OscConfig+0x6c4>)
 8001fbc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001fbe:	4a7c      	ldr	r2, [pc, #496]	@ (80021b0 <HAL_RCC_OscConfig+0x6c4>)
 8001fc0:	f023 0301 	bic.w	r3, r3, #1
 8001fc4:	6713      	str	r3, [r2, #112]	@ 0x70
 8001fc6:	4b7a      	ldr	r3, [pc, #488]	@ (80021b0 <HAL_RCC_OscConfig+0x6c4>)
 8001fc8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001fca:	4a79      	ldr	r2, [pc, #484]	@ (80021b0 <HAL_RCC_OscConfig+0x6c4>)
 8001fcc:	f023 0304 	bic.w	r3, r3, #4
 8001fd0:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	689b      	ldr	r3, [r3, #8]
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d015      	beq.n	8002006 <HAL_RCC_OscConfig+0x51a>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001fda:	f7fe ffa5 	bl	8000f28 <HAL_GetTick>
 8001fde:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001fe0:	e00a      	b.n	8001ff8 <HAL_RCC_OscConfig+0x50c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001fe2:	f7fe ffa1 	bl	8000f28 <HAL_GetTick>
 8001fe6:	4602      	mov	r2, r0
 8001fe8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fea:	1ad3      	subs	r3, r2, r3
 8001fec:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001ff0:	4293      	cmp	r3, r2
 8001ff2:	d901      	bls.n	8001ff8 <HAL_RCC_OscConfig+0x50c>
        {
          return HAL_TIMEOUT;
 8001ff4:	2303      	movs	r3, #3
 8001ff6:	e14b      	b.n	8002290 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001ff8:	4b6d      	ldr	r3, [pc, #436]	@ (80021b0 <HAL_RCC_OscConfig+0x6c4>)
 8001ffa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001ffc:	f003 0302 	and.w	r3, r3, #2
 8002000:	2b00      	cmp	r3, #0
 8002002:	d0ee      	beq.n	8001fe2 <HAL_RCC_OscConfig+0x4f6>
 8002004:	e014      	b.n	8002030 <HAL_RCC_OscConfig+0x544>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002006:	f7fe ff8f 	bl	8000f28 <HAL_GetTick>
 800200a:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800200c:	e00a      	b.n	8002024 <HAL_RCC_OscConfig+0x538>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800200e:	f7fe ff8b 	bl	8000f28 <HAL_GetTick>
 8002012:	4602      	mov	r2, r0
 8002014:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002016:	1ad3      	subs	r3, r2, r3
 8002018:	f241 3288 	movw	r2, #5000	@ 0x1388
 800201c:	4293      	cmp	r3, r2
 800201e:	d901      	bls.n	8002024 <HAL_RCC_OscConfig+0x538>
        {
          return HAL_TIMEOUT;
 8002020:	2303      	movs	r3, #3
 8002022:	e135      	b.n	8002290 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002024:	4b62      	ldr	r3, [pc, #392]	@ (80021b0 <HAL_RCC_OscConfig+0x6c4>)
 8002026:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002028:	f003 0302 	and.w	r3, r3, #2
 800202c:	2b00      	cmp	r3, #0
 800202e:	d1ee      	bne.n	800200e <HAL_RCC_OscConfig+0x522>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002034:	2b00      	cmp	r3, #0
 8002036:	f000 812a 	beq.w	800228e <HAL_RCC_OscConfig+0x7a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800203a:	4b5d      	ldr	r3, [pc, #372]	@ (80021b0 <HAL_RCC_OscConfig+0x6c4>)
 800203c:	691b      	ldr	r3, [r3, #16]
 800203e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002042:	2b18      	cmp	r3, #24
 8002044:	f000 80ba 	beq.w	80021bc <HAL_RCC_OscConfig+0x6d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800204c:	2b02      	cmp	r3, #2
 800204e:	f040 8095 	bne.w	800217c <HAL_RCC_OscConfig+0x690>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002052:	4b57      	ldr	r3, [pc, #348]	@ (80021b0 <HAL_RCC_OscConfig+0x6c4>)
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	4a56      	ldr	r2, [pc, #344]	@ (80021b0 <HAL_RCC_OscConfig+0x6c4>)
 8002058:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800205c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800205e:	f7fe ff63 	bl	8000f28 <HAL_GetTick>
 8002062:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002064:	e008      	b.n	8002078 <HAL_RCC_OscConfig+0x58c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002066:	f7fe ff5f 	bl	8000f28 <HAL_GetTick>
 800206a:	4602      	mov	r2, r0
 800206c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800206e:	1ad3      	subs	r3, r2, r3
 8002070:	2b02      	cmp	r3, #2
 8002072:	d901      	bls.n	8002078 <HAL_RCC_OscConfig+0x58c>
          {
            return HAL_TIMEOUT;
 8002074:	2303      	movs	r3, #3
 8002076:	e10b      	b.n	8002290 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002078:	4b4d      	ldr	r3, [pc, #308]	@ (80021b0 <HAL_RCC_OscConfig+0x6c4>)
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002080:	2b00      	cmp	r3, #0
 8002082:	d1f0      	bne.n	8002066 <HAL_RCC_OscConfig+0x57a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002084:	4b4a      	ldr	r3, [pc, #296]	@ (80021b0 <HAL_RCC_OscConfig+0x6c4>)
 8002086:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002088:	4b4a      	ldr	r3, [pc, #296]	@ (80021b4 <HAL_RCC_OscConfig+0x6c8>)
 800208a:	4013      	ands	r3, r2
 800208c:	687a      	ldr	r2, [r7, #4]
 800208e:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8002090:	687a      	ldr	r2, [r7, #4]
 8002092:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8002094:	0112      	lsls	r2, r2, #4
 8002096:	430a      	orrs	r2, r1
 8002098:	4945      	ldr	r1, [pc, #276]	@ (80021b0 <HAL_RCC_OscConfig+0x6c4>)
 800209a:	4313      	orrs	r3, r2
 800209c:	628b      	str	r3, [r1, #40]	@ 0x28
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020a2:	3b01      	subs	r3, #1
 80020a4:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80020ac:	3b01      	subs	r3, #1
 80020ae:	025b      	lsls	r3, r3, #9
 80020b0:	b29b      	uxth	r3, r3
 80020b2:	431a      	orrs	r2, r3
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80020b8:	3b01      	subs	r3, #1
 80020ba:	041b      	lsls	r3, r3, #16
 80020bc:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80020c0:	431a      	orrs	r2, r3
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80020c6:	3b01      	subs	r3, #1
 80020c8:	061b      	lsls	r3, r3, #24
 80020ca:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80020ce:	4938      	ldr	r1, [pc, #224]	@ (80021b0 <HAL_RCC_OscConfig+0x6c4>)
 80020d0:	4313      	orrs	r3, r2
 80020d2:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 80020d4:	4b36      	ldr	r3, [pc, #216]	@ (80021b0 <HAL_RCC_OscConfig+0x6c4>)
 80020d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80020d8:	4a35      	ldr	r2, [pc, #212]	@ (80021b0 <HAL_RCC_OscConfig+0x6c4>)
 80020da:	f023 0301 	bic.w	r3, r3, #1
 80020de:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80020e0:	4b33      	ldr	r3, [pc, #204]	@ (80021b0 <HAL_RCC_OscConfig+0x6c4>)
 80020e2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80020e4:	4b34      	ldr	r3, [pc, #208]	@ (80021b8 <HAL_RCC_OscConfig+0x6cc>)
 80020e6:	4013      	ands	r3, r2
 80020e8:	687a      	ldr	r2, [r7, #4]
 80020ea:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80020ec:	00d2      	lsls	r2, r2, #3
 80020ee:	4930      	ldr	r1, [pc, #192]	@ (80021b0 <HAL_RCC_OscConfig+0x6c4>)
 80020f0:	4313      	orrs	r3, r2
 80020f2:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 80020f4:	4b2e      	ldr	r3, [pc, #184]	@ (80021b0 <HAL_RCC_OscConfig+0x6c4>)
 80020f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80020f8:	f023 020c 	bic.w	r2, r3, #12
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002100:	492b      	ldr	r1, [pc, #172]	@ (80021b0 <HAL_RCC_OscConfig+0x6c4>)
 8002102:	4313      	orrs	r3, r2
 8002104:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8002106:	4b2a      	ldr	r3, [pc, #168]	@ (80021b0 <HAL_RCC_OscConfig+0x6c4>)
 8002108:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800210a:	f023 0202 	bic.w	r2, r3, #2
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002112:	4927      	ldr	r1, [pc, #156]	@ (80021b0 <HAL_RCC_OscConfig+0x6c4>)
 8002114:	4313      	orrs	r3, r2
 8002116:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8002118:	4b25      	ldr	r3, [pc, #148]	@ (80021b0 <HAL_RCC_OscConfig+0x6c4>)
 800211a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800211c:	4a24      	ldr	r2, [pc, #144]	@ (80021b0 <HAL_RCC_OscConfig+0x6c4>)
 800211e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002122:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002124:	4b22      	ldr	r3, [pc, #136]	@ (80021b0 <HAL_RCC_OscConfig+0x6c4>)
 8002126:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002128:	4a21      	ldr	r2, [pc, #132]	@ (80021b0 <HAL_RCC_OscConfig+0x6c4>)
 800212a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800212e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8002130:	4b1f      	ldr	r3, [pc, #124]	@ (80021b0 <HAL_RCC_OscConfig+0x6c4>)
 8002132:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002134:	4a1e      	ldr	r2, [pc, #120]	@ (80021b0 <HAL_RCC_OscConfig+0x6c4>)
 8002136:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800213a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 800213c:	4b1c      	ldr	r3, [pc, #112]	@ (80021b0 <HAL_RCC_OscConfig+0x6c4>)
 800213e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002140:	4a1b      	ldr	r2, [pc, #108]	@ (80021b0 <HAL_RCC_OscConfig+0x6c4>)
 8002142:	f043 0301 	orr.w	r3, r3, #1
 8002146:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002148:	4b19      	ldr	r3, [pc, #100]	@ (80021b0 <HAL_RCC_OscConfig+0x6c4>)
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	4a18      	ldr	r2, [pc, #96]	@ (80021b0 <HAL_RCC_OscConfig+0x6c4>)
 800214e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002152:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002154:	f7fe fee8 	bl	8000f28 <HAL_GetTick>
 8002158:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800215a:	e008      	b.n	800216e <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800215c:	f7fe fee4 	bl	8000f28 <HAL_GetTick>
 8002160:	4602      	mov	r2, r0
 8002162:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002164:	1ad3      	subs	r3, r2, r3
 8002166:	2b02      	cmp	r3, #2
 8002168:	d901      	bls.n	800216e <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 800216a:	2303      	movs	r3, #3
 800216c:	e090      	b.n	8002290 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800216e:	4b10      	ldr	r3, [pc, #64]	@ (80021b0 <HAL_RCC_OscConfig+0x6c4>)
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002176:	2b00      	cmp	r3, #0
 8002178:	d0f0      	beq.n	800215c <HAL_RCC_OscConfig+0x670>
 800217a:	e088      	b.n	800228e <HAL_RCC_OscConfig+0x7a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800217c:	4b0c      	ldr	r3, [pc, #48]	@ (80021b0 <HAL_RCC_OscConfig+0x6c4>)
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	4a0b      	ldr	r2, [pc, #44]	@ (80021b0 <HAL_RCC_OscConfig+0x6c4>)
 8002182:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002186:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002188:	f7fe fece 	bl	8000f28 <HAL_GetTick>
 800218c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800218e:	e008      	b.n	80021a2 <HAL_RCC_OscConfig+0x6b6>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002190:	f7fe feca 	bl	8000f28 <HAL_GetTick>
 8002194:	4602      	mov	r2, r0
 8002196:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002198:	1ad3      	subs	r3, r2, r3
 800219a:	2b02      	cmp	r3, #2
 800219c:	d901      	bls.n	80021a2 <HAL_RCC_OscConfig+0x6b6>
          {
            return HAL_TIMEOUT;
 800219e:	2303      	movs	r3, #3
 80021a0:	e076      	b.n	8002290 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80021a2:	4b03      	ldr	r3, [pc, #12]	@ (80021b0 <HAL_RCC_OscConfig+0x6c4>)
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d1f0      	bne.n	8002190 <HAL_RCC_OscConfig+0x6a4>
 80021ae:	e06e      	b.n	800228e <HAL_RCC_OscConfig+0x7a2>
 80021b0:	58024400 	.word	0x58024400
 80021b4:	fffffc0c 	.word	0xfffffc0c
 80021b8:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 80021bc:	4b36      	ldr	r3, [pc, #216]	@ (8002298 <HAL_RCC_OscConfig+0x7ac>)
 80021be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021c0:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 80021c2:	4b35      	ldr	r3, [pc, #212]	@ (8002298 <HAL_RCC_OscConfig+0x7ac>)
 80021c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021c6:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021cc:	2b01      	cmp	r3, #1
 80021ce:	d031      	beq.n	8002234 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80021d0:	693b      	ldr	r3, [r7, #16]
 80021d2:	f003 0203 	and.w	r2, r3, #3
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80021da:	429a      	cmp	r2, r3
 80021dc:	d12a      	bne.n	8002234 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80021de:	693b      	ldr	r3, [r7, #16]
 80021e0:	091b      	lsrs	r3, r3, #4
 80021e2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80021ea:	429a      	cmp	r2, r3
 80021ec:	d122      	bne.n	8002234 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80021ee:	68fb      	ldr	r3, [r7, #12]
 80021f0:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021f8:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80021fa:	429a      	cmp	r2, r3
 80021fc:	d11a      	bne.n	8002234 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80021fe:	68fb      	ldr	r3, [r7, #12]
 8002200:	0a5b      	lsrs	r3, r3, #9
 8002202:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800220a:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800220c:	429a      	cmp	r2, r3
 800220e:	d111      	bne.n	8002234 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002210:	68fb      	ldr	r3, [r7, #12]
 8002212:	0c1b      	lsrs	r3, r3, #16
 8002214:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800221c:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800221e:	429a      	cmp	r2, r3
 8002220:	d108      	bne.n	8002234 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8002222:	68fb      	ldr	r3, [r7, #12]
 8002224:	0e1b      	lsrs	r3, r3, #24
 8002226:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800222e:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002230:	429a      	cmp	r2, r3
 8002232:	d001      	beq.n	8002238 <HAL_RCC_OscConfig+0x74c>
      {
        return HAL_ERROR;
 8002234:	2301      	movs	r3, #1
 8002236:	e02b      	b.n	8002290 <HAL_RCC_OscConfig+0x7a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8002238:	4b17      	ldr	r3, [pc, #92]	@ (8002298 <HAL_RCC_OscConfig+0x7ac>)
 800223a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800223c:	08db      	lsrs	r3, r3, #3
 800223e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002242:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002248:	693a      	ldr	r2, [r7, #16]
 800224a:	429a      	cmp	r2, r3
 800224c:	d01f      	beq.n	800228e <HAL_RCC_OscConfig+0x7a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 800224e:	4b12      	ldr	r3, [pc, #72]	@ (8002298 <HAL_RCC_OscConfig+0x7ac>)
 8002250:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002252:	4a11      	ldr	r2, [pc, #68]	@ (8002298 <HAL_RCC_OscConfig+0x7ac>)
 8002254:	f023 0301 	bic.w	r3, r3, #1
 8002258:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800225a:	f7fe fe65 	bl	8000f28 <HAL_GetTick>
 800225e:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8002260:	bf00      	nop
 8002262:	f7fe fe61 	bl	8000f28 <HAL_GetTick>
 8002266:	4602      	mov	r2, r0
 8002268:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800226a:	4293      	cmp	r3, r2
 800226c:	d0f9      	beq.n	8002262 <HAL_RCC_OscConfig+0x776>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800226e:	4b0a      	ldr	r3, [pc, #40]	@ (8002298 <HAL_RCC_OscConfig+0x7ac>)
 8002270:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002272:	4b0a      	ldr	r3, [pc, #40]	@ (800229c <HAL_RCC_OscConfig+0x7b0>)
 8002274:	4013      	ands	r3, r2
 8002276:	687a      	ldr	r2, [r7, #4]
 8002278:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800227a:	00d2      	lsls	r2, r2, #3
 800227c:	4906      	ldr	r1, [pc, #24]	@ (8002298 <HAL_RCC_OscConfig+0x7ac>)
 800227e:	4313      	orrs	r3, r2
 8002280:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8002282:	4b05      	ldr	r3, [pc, #20]	@ (8002298 <HAL_RCC_OscConfig+0x7ac>)
 8002284:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002286:	4a04      	ldr	r2, [pc, #16]	@ (8002298 <HAL_RCC_OscConfig+0x7ac>)
 8002288:	f043 0301 	orr.w	r3, r3, #1
 800228c:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 800228e:	2300      	movs	r3, #0
}
 8002290:	4618      	mov	r0, r3
 8002292:	3730      	adds	r7, #48	@ 0x30
 8002294:	46bd      	mov	sp, r7
 8002296:	bd80      	pop	{r7, pc}
 8002298:	58024400 	.word	0x58024400
 800229c:	ffff0007 	.word	0xffff0007

080022a0 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80022a0:	b580      	push	{r7, lr}
 80022a2:	b086      	sub	sp, #24
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	6078      	str	r0, [r7, #4]
 80022a8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d101      	bne.n	80022b4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80022b0:	2301      	movs	r3, #1
 80022b2:	e19c      	b.n	80025ee <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80022b4:	4b8a      	ldr	r3, [pc, #552]	@ (80024e0 <HAL_RCC_ClockConfig+0x240>)
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	f003 030f 	and.w	r3, r3, #15
 80022bc:	683a      	ldr	r2, [r7, #0]
 80022be:	429a      	cmp	r2, r3
 80022c0:	d910      	bls.n	80022e4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80022c2:	4b87      	ldr	r3, [pc, #540]	@ (80024e0 <HAL_RCC_ClockConfig+0x240>)
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	f023 020f 	bic.w	r2, r3, #15
 80022ca:	4985      	ldr	r1, [pc, #532]	@ (80024e0 <HAL_RCC_ClockConfig+0x240>)
 80022cc:	683b      	ldr	r3, [r7, #0]
 80022ce:	4313      	orrs	r3, r2
 80022d0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80022d2:	4b83      	ldr	r3, [pc, #524]	@ (80024e0 <HAL_RCC_ClockConfig+0x240>)
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	f003 030f 	and.w	r3, r3, #15
 80022da:	683a      	ldr	r2, [r7, #0]
 80022dc:	429a      	cmp	r2, r3
 80022de:	d001      	beq.n	80022e4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80022e0:	2301      	movs	r3, #1
 80022e2:	e184      	b.n	80025ee <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	f003 0304 	and.w	r3, r3, #4
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d010      	beq.n	8002312 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	691a      	ldr	r2, [r3, #16]
 80022f4:	4b7b      	ldr	r3, [pc, #492]	@ (80024e4 <HAL_RCC_ClockConfig+0x244>)
 80022f6:	699b      	ldr	r3, [r3, #24]
 80022f8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80022fc:	429a      	cmp	r2, r3
 80022fe:	d908      	bls.n	8002312 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002300:	4b78      	ldr	r3, [pc, #480]	@ (80024e4 <HAL_RCC_ClockConfig+0x244>)
 8002302:	699b      	ldr	r3, [r3, #24]
 8002304:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	691b      	ldr	r3, [r3, #16]
 800230c:	4975      	ldr	r1, [pc, #468]	@ (80024e4 <HAL_RCC_ClockConfig+0x244>)
 800230e:	4313      	orrs	r3, r2
 8002310:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	f003 0308 	and.w	r3, r3, #8
 800231a:	2b00      	cmp	r3, #0
 800231c:	d010      	beq.n	8002340 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	695a      	ldr	r2, [r3, #20]
 8002322:	4b70      	ldr	r3, [pc, #448]	@ (80024e4 <HAL_RCC_ClockConfig+0x244>)
 8002324:	69db      	ldr	r3, [r3, #28]
 8002326:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800232a:	429a      	cmp	r2, r3
 800232c:	d908      	bls.n	8002340 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800232e:	4b6d      	ldr	r3, [pc, #436]	@ (80024e4 <HAL_RCC_ClockConfig+0x244>)
 8002330:	69db      	ldr	r3, [r3, #28]
 8002332:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	695b      	ldr	r3, [r3, #20]
 800233a:	496a      	ldr	r1, [pc, #424]	@ (80024e4 <HAL_RCC_ClockConfig+0x244>)
 800233c:	4313      	orrs	r3, r2
 800233e:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	f003 0310 	and.w	r3, r3, #16
 8002348:	2b00      	cmp	r3, #0
 800234a:	d010      	beq.n	800236e <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	699a      	ldr	r2, [r3, #24]
 8002350:	4b64      	ldr	r3, [pc, #400]	@ (80024e4 <HAL_RCC_ClockConfig+0x244>)
 8002352:	69db      	ldr	r3, [r3, #28]
 8002354:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002358:	429a      	cmp	r2, r3
 800235a:	d908      	bls.n	800236e <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800235c:	4b61      	ldr	r3, [pc, #388]	@ (80024e4 <HAL_RCC_ClockConfig+0x244>)
 800235e:	69db      	ldr	r3, [r3, #28]
 8002360:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	699b      	ldr	r3, [r3, #24]
 8002368:	495e      	ldr	r1, [pc, #376]	@ (80024e4 <HAL_RCC_ClockConfig+0x244>)
 800236a:	4313      	orrs	r3, r2
 800236c:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	f003 0320 	and.w	r3, r3, #32
 8002376:	2b00      	cmp	r3, #0
 8002378:	d010      	beq.n	800239c <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	69da      	ldr	r2, [r3, #28]
 800237e:	4b59      	ldr	r3, [pc, #356]	@ (80024e4 <HAL_RCC_ClockConfig+0x244>)
 8002380:	6a1b      	ldr	r3, [r3, #32]
 8002382:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002386:	429a      	cmp	r2, r3
 8002388:	d908      	bls.n	800239c <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800238a:	4b56      	ldr	r3, [pc, #344]	@ (80024e4 <HAL_RCC_ClockConfig+0x244>)
 800238c:	6a1b      	ldr	r3, [r3, #32]
 800238e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	69db      	ldr	r3, [r3, #28]
 8002396:	4953      	ldr	r1, [pc, #332]	@ (80024e4 <HAL_RCC_ClockConfig+0x244>)
 8002398:	4313      	orrs	r3, r2
 800239a:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	f003 0302 	and.w	r3, r3, #2
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d010      	beq.n	80023ca <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	68da      	ldr	r2, [r3, #12]
 80023ac:	4b4d      	ldr	r3, [pc, #308]	@ (80024e4 <HAL_RCC_ClockConfig+0x244>)
 80023ae:	699b      	ldr	r3, [r3, #24]
 80023b0:	f003 030f 	and.w	r3, r3, #15
 80023b4:	429a      	cmp	r2, r3
 80023b6:	d908      	bls.n	80023ca <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80023b8:	4b4a      	ldr	r3, [pc, #296]	@ (80024e4 <HAL_RCC_ClockConfig+0x244>)
 80023ba:	699b      	ldr	r3, [r3, #24]
 80023bc:	f023 020f 	bic.w	r2, r3, #15
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	68db      	ldr	r3, [r3, #12]
 80023c4:	4947      	ldr	r1, [pc, #284]	@ (80024e4 <HAL_RCC_ClockConfig+0x244>)
 80023c6:	4313      	orrs	r3, r2
 80023c8:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	f003 0301 	and.w	r3, r3, #1
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d055      	beq.n	8002482 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 80023d6:	4b43      	ldr	r3, [pc, #268]	@ (80024e4 <HAL_RCC_ClockConfig+0x244>)
 80023d8:	699b      	ldr	r3, [r3, #24]
 80023da:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	689b      	ldr	r3, [r3, #8]
 80023e2:	4940      	ldr	r1, [pc, #256]	@ (80024e4 <HAL_RCC_ClockConfig+0x244>)
 80023e4:	4313      	orrs	r3, r2
 80023e6:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	685b      	ldr	r3, [r3, #4]
 80023ec:	2b02      	cmp	r3, #2
 80023ee:	d107      	bne.n	8002400 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80023f0:	4b3c      	ldr	r3, [pc, #240]	@ (80024e4 <HAL_RCC_ClockConfig+0x244>)
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d121      	bne.n	8002440 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80023fc:	2301      	movs	r3, #1
 80023fe:	e0f6      	b.n	80025ee <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	685b      	ldr	r3, [r3, #4]
 8002404:	2b03      	cmp	r3, #3
 8002406:	d107      	bne.n	8002418 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002408:	4b36      	ldr	r3, [pc, #216]	@ (80024e4 <HAL_RCC_ClockConfig+0x244>)
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002410:	2b00      	cmp	r3, #0
 8002412:	d115      	bne.n	8002440 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002414:	2301      	movs	r3, #1
 8002416:	e0ea      	b.n	80025ee <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	685b      	ldr	r3, [r3, #4]
 800241c:	2b01      	cmp	r3, #1
 800241e:	d107      	bne.n	8002430 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002420:	4b30      	ldr	r3, [pc, #192]	@ (80024e4 <HAL_RCC_ClockConfig+0x244>)
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002428:	2b00      	cmp	r3, #0
 800242a:	d109      	bne.n	8002440 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800242c:	2301      	movs	r3, #1
 800242e:	e0de      	b.n	80025ee <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002430:	4b2c      	ldr	r3, [pc, #176]	@ (80024e4 <HAL_RCC_ClockConfig+0x244>)
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	f003 0304 	and.w	r3, r3, #4
 8002438:	2b00      	cmp	r3, #0
 800243a:	d101      	bne.n	8002440 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800243c:	2301      	movs	r3, #1
 800243e:	e0d6      	b.n	80025ee <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002440:	4b28      	ldr	r3, [pc, #160]	@ (80024e4 <HAL_RCC_ClockConfig+0x244>)
 8002442:	691b      	ldr	r3, [r3, #16]
 8002444:	f023 0207 	bic.w	r2, r3, #7
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	685b      	ldr	r3, [r3, #4]
 800244c:	4925      	ldr	r1, [pc, #148]	@ (80024e4 <HAL_RCC_ClockConfig+0x244>)
 800244e:	4313      	orrs	r3, r2
 8002450:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002452:	f7fe fd69 	bl	8000f28 <HAL_GetTick>
 8002456:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002458:	e00a      	b.n	8002470 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800245a:	f7fe fd65 	bl	8000f28 <HAL_GetTick>
 800245e:	4602      	mov	r2, r0
 8002460:	697b      	ldr	r3, [r7, #20]
 8002462:	1ad3      	subs	r3, r2, r3
 8002464:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002468:	4293      	cmp	r3, r2
 800246a:	d901      	bls.n	8002470 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 800246c:	2303      	movs	r3, #3
 800246e:	e0be      	b.n	80025ee <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002470:	4b1c      	ldr	r3, [pc, #112]	@ (80024e4 <HAL_RCC_ClockConfig+0x244>)
 8002472:	691b      	ldr	r3, [r3, #16]
 8002474:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	685b      	ldr	r3, [r3, #4]
 800247c:	00db      	lsls	r3, r3, #3
 800247e:	429a      	cmp	r2, r3
 8002480:	d1eb      	bne.n	800245a <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	f003 0302 	and.w	r3, r3, #2
 800248a:	2b00      	cmp	r3, #0
 800248c:	d010      	beq.n	80024b0 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	68da      	ldr	r2, [r3, #12]
 8002492:	4b14      	ldr	r3, [pc, #80]	@ (80024e4 <HAL_RCC_ClockConfig+0x244>)
 8002494:	699b      	ldr	r3, [r3, #24]
 8002496:	f003 030f 	and.w	r3, r3, #15
 800249a:	429a      	cmp	r2, r3
 800249c:	d208      	bcs.n	80024b0 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800249e:	4b11      	ldr	r3, [pc, #68]	@ (80024e4 <HAL_RCC_ClockConfig+0x244>)
 80024a0:	699b      	ldr	r3, [r3, #24]
 80024a2:	f023 020f 	bic.w	r2, r3, #15
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	68db      	ldr	r3, [r3, #12]
 80024aa:	490e      	ldr	r1, [pc, #56]	@ (80024e4 <HAL_RCC_ClockConfig+0x244>)
 80024ac:	4313      	orrs	r3, r2
 80024ae:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80024b0:	4b0b      	ldr	r3, [pc, #44]	@ (80024e0 <HAL_RCC_ClockConfig+0x240>)
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	f003 030f 	and.w	r3, r3, #15
 80024b8:	683a      	ldr	r2, [r7, #0]
 80024ba:	429a      	cmp	r2, r3
 80024bc:	d214      	bcs.n	80024e8 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80024be:	4b08      	ldr	r3, [pc, #32]	@ (80024e0 <HAL_RCC_ClockConfig+0x240>)
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	f023 020f 	bic.w	r2, r3, #15
 80024c6:	4906      	ldr	r1, [pc, #24]	@ (80024e0 <HAL_RCC_ClockConfig+0x240>)
 80024c8:	683b      	ldr	r3, [r7, #0]
 80024ca:	4313      	orrs	r3, r2
 80024cc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80024ce:	4b04      	ldr	r3, [pc, #16]	@ (80024e0 <HAL_RCC_ClockConfig+0x240>)
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	f003 030f 	and.w	r3, r3, #15
 80024d6:	683a      	ldr	r2, [r7, #0]
 80024d8:	429a      	cmp	r2, r3
 80024da:	d005      	beq.n	80024e8 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 80024dc:	2301      	movs	r3, #1
 80024de:	e086      	b.n	80025ee <HAL_RCC_ClockConfig+0x34e>
 80024e0:	52002000 	.word	0x52002000
 80024e4:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	f003 0304 	and.w	r3, r3, #4
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d010      	beq.n	8002516 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	691a      	ldr	r2, [r3, #16]
 80024f8:	4b3f      	ldr	r3, [pc, #252]	@ (80025f8 <HAL_RCC_ClockConfig+0x358>)
 80024fa:	699b      	ldr	r3, [r3, #24]
 80024fc:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002500:	429a      	cmp	r2, r3
 8002502:	d208      	bcs.n	8002516 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002504:	4b3c      	ldr	r3, [pc, #240]	@ (80025f8 <HAL_RCC_ClockConfig+0x358>)
 8002506:	699b      	ldr	r3, [r3, #24]
 8002508:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	691b      	ldr	r3, [r3, #16]
 8002510:	4939      	ldr	r1, [pc, #228]	@ (80025f8 <HAL_RCC_ClockConfig+0x358>)
 8002512:	4313      	orrs	r3, r2
 8002514:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	f003 0308 	and.w	r3, r3, #8
 800251e:	2b00      	cmp	r3, #0
 8002520:	d010      	beq.n	8002544 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	695a      	ldr	r2, [r3, #20]
 8002526:	4b34      	ldr	r3, [pc, #208]	@ (80025f8 <HAL_RCC_ClockConfig+0x358>)
 8002528:	69db      	ldr	r3, [r3, #28]
 800252a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800252e:	429a      	cmp	r2, r3
 8002530:	d208      	bcs.n	8002544 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8002532:	4b31      	ldr	r3, [pc, #196]	@ (80025f8 <HAL_RCC_ClockConfig+0x358>)
 8002534:	69db      	ldr	r3, [r3, #28]
 8002536:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	695b      	ldr	r3, [r3, #20]
 800253e:	492e      	ldr	r1, [pc, #184]	@ (80025f8 <HAL_RCC_ClockConfig+0x358>)
 8002540:	4313      	orrs	r3, r2
 8002542:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	f003 0310 	and.w	r3, r3, #16
 800254c:	2b00      	cmp	r3, #0
 800254e:	d010      	beq.n	8002572 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	699a      	ldr	r2, [r3, #24]
 8002554:	4b28      	ldr	r3, [pc, #160]	@ (80025f8 <HAL_RCC_ClockConfig+0x358>)
 8002556:	69db      	ldr	r3, [r3, #28]
 8002558:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800255c:	429a      	cmp	r2, r3
 800255e:	d208      	bcs.n	8002572 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8002560:	4b25      	ldr	r3, [pc, #148]	@ (80025f8 <HAL_RCC_ClockConfig+0x358>)
 8002562:	69db      	ldr	r3, [r3, #28]
 8002564:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	699b      	ldr	r3, [r3, #24]
 800256c:	4922      	ldr	r1, [pc, #136]	@ (80025f8 <HAL_RCC_ClockConfig+0x358>)
 800256e:	4313      	orrs	r3, r2
 8002570:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	f003 0320 	and.w	r3, r3, #32
 800257a:	2b00      	cmp	r3, #0
 800257c:	d010      	beq.n	80025a0 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	69da      	ldr	r2, [r3, #28]
 8002582:	4b1d      	ldr	r3, [pc, #116]	@ (80025f8 <HAL_RCC_ClockConfig+0x358>)
 8002584:	6a1b      	ldr	r3, [r3, #32]
 8002586:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800258a:	429a      	cmp	r2, r3
 800258c:	d208      	bcs.n	80025a0 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800258e:	4b1a      	ldr	r3, [pc, #104]	@ (80025f8 <HAL_RCC_ClockConfig+0x358>)
 8002590:	6a1b      	ldr	r3, [r3, #32]
 8002592:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	69db      	ldr	r3, [r3, #28]
 800259a:	4917      	ldr	r1, [pc, #92]	@ (80025f8 <HAL_RCC_ClockConfig+0x358>)
 800259c:	4313      	orrs	r3, r2
 800259e:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80025a0:	f000 f834 	bl	800260c <HAL_RCC_GetSysClockFreq>
 80025a4:	4602      	mov	r2, r0
 80025a6:	4b14      	ldr	r3, [pc, #80]	@ (80025f8 <HAL_RCC_ClockConfig+0x358>)
 80025a8:	699b      	ldr	r3, [r3, #24]
 80025aa:	0a1b      	lsrs	r3, r3, #8
 80025ac:	f003 030f 	and.w	r3, r3, #15
 80025b0:	4912      	ldr	r1, [pc, #72]	@ (80025fc <HAL_RCC_ClockConfig+0x35c>)
 80025b2:	5ccb      	ldrb	r3, [r1, r3]
 80025b4:	f003 031f 	and.w	r3, r3, #31
 80025b8:	fa22 f303 	lsr.w	r3, r2, r3
 80025bc:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80025be:	4b0e      	ldr	r3, [pc, #56]	@ (80025f8 <HAL_RCC_ClockConfig+0x358>)
 80025c0:	699b      	ldr	r3, [r3, #24]
 80025c2:	f003 030f 	and.w	r3, r3, #15
 80025c6:	4a0d      	ldr	r2, [pc, #52]	@ (80025fc <HAL_RCC_ClockConfig+0x35c>)
 80025c8:	5cd3      	ldrb	r3, [r2, r3]
 80025ca:	f003 031f 	and.w	r3, r3, #31
 80025ce:	693a      	ldr	r2, [r7, #16]
 80025d0:	fa22 f303 	lsr.w	r3, r2, r3
 80025d4:	4a0a      	ldr	r2, [pc, #40]	@ (8002600 <HAL_RCC_ClockConfig+0x360>)
 80025d6:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80025d8:	4a0a      	ldr	r2, [pc, #40]	@ (8002604 <HAL_RCC_ClockConfig+0x364>)
 80025da:	693b      	ldr	r3, [r7, #16]
 80025dc:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 80025de:	4b0a      	ldr	r3, [pc, #40]	@ (8002608 <HAL_RCC_ClockConfig+0x368>)
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	4618      	mov	r0, r3
 80025e4:	f7fe fc56 	bl	8000e94 <HAL_InitTick>
 80025e8:	4603      	mov	r3, r0
 80025ea:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 80025ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80025ee:	4618      	mov	r0, r3
 80025f0:	3718      	adds	r7, #24
 80025f2:	46bd      	mov	sp, r7
 80025f4:	bd80      	pop	{r7, pc}
 80025f6:	bf00      	nop
 80025f8:	58024400 	.word	0x58024400
 80025fc:	08005b7c 	.word	0x08005b7c
 8002600:	2400000c 	.word	0x2400000c
 8002604:	24000008 	.word	0x24000008
 8002608:	24000010 	.word	0x24000010

0800260c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800260c:	b480      	push	{r7}
 800260e:	b089      	sub	sp, #36	@ 0x24
 8002610:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002612:	4bb3      	ldr	r3, [pc, #716]	@ (80028e0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002614:	691b      	ldr	r3, [r3, #16]
 8002616:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800261a:	2b18      	cmp	r3, #24
 800261c:	f200 8155 	bhi.w	80028ca <HAL_RCC_GetSysClockFreq+0x2be>
 8002620:	a201      	add	r2, pc, #4	@ (adr r2, 8002628 <HAL_RCC_GetSysClockFreq+0x1c>)
 8002622:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002626:	bf00      	nop
 8002628:	0800268d 	.word	0x0800268d
 800262c:	080028cb 	.word	0x080028cb
 8002630:	080028cb 	.word	0x080028cb
 8002634:	080028cb 	.word	0x080028cb
 8002638:	080028cb 	.word	0x080028cb
 800263c:	080028cb 	.word	0x080028cb
 8002640:	080028cb 	.word	0x080028cb
 8002644:	080028cb 	.word	0x080028cb
 8002648:	080026b3 	.word	0x080026b3
 800264c:	080028cb 	.word	0x080028cb
 8002650:	080028cb 	.word	0x080028cb
 8002654:	080028cb 	.word	0x080028cb
 8002658:	080028cb 	.word	0x080028cb
 800265c:	080028cb 	.word	0x080028cb
 8002660:	080028cb 	.word	0x080028cb
 8002664:	080028cb 	.word	0x080028cb
 8002668:	080026b9 	.word	0x080026b9
 800266c:	080028cb 	.word	0x080028cb
 8002670:	080028cb 	.word	0x080028cb
 8002674:	080028cb 	.word	0x080028cb
 8002678:	080028cb 	.word	0x080028cb
 800267c:	080028cb 	.word	0x080028cb
 8002680:	080028cb 	.word	0x080028cb
 8002684:	080028cb 	.word	0x080028cb
 8002688:	080026bf 	.word	0x080026bf
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800268c:	4b94      	ldr	r3, [pc, #592]	@ (80028e0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	f003 0320 	and.w	r3, r3, #32
 8002694:	2b00      	cmp	r3, #0
 8002696:	d009      	beq.n	80026ac <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8002698:	4b91      	ldr	r3, [pc, #580]	@ (80028e0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	08db      	lsrs	r3, r3, #3
 800269e:	f003 0303 	and.w	r3, r3, #3
 80026a2:	4a90      	ldr	r2, [pc, #576]	@ (80028e4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80026a4:	fa22 f303 	lsr.w	r3, r2, r3
 80026a8:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 80026aa:	e111      	b.n	80028d0 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 80026ac:	4b8d      	ldr	r3, [pc, #564]	@ (80028e4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80026ae:	61bb      	str	r3, [r7, #24]
      break;
 80026b0:	e10e      	b.n	80028d0 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 80026b2:	4b8d      	ldr	r3, [pc, #564]	@ (80028e8 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80026b4:	61bb      	str	r3, [r7, #24]
      break;
 80026b6:	e10b      	b.n	80028d0 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 80026b8:	4b8c      	ldr	r3, [pc, #560]	@ (80028ec <HAL_RCC_GetSysClockFreq+0x2e0>)
 80026ba:	61bb      	str	r3, [r7, #24]
      break;
 80026bc:	e108      	b.n	80028d0 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80026be:	4b88      	ldr	r3, [pc, #544]	@ (80028e0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80026c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026c2:	f003 0303 	and.w	r3, r3, #3
 80026c6:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 80026c8:	4b85      	ldr	r3, [pc, #532]	@ (80028e0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80026ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026cc:	091b      	lsrs	r3, r3, #4
 80026ce:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80026d2:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 80026d4:	4b82      	ldr	r3, [pc, #520]	@ (80028e0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80026d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80026d8:	f003 0301 	and.w	r3, r3, #1
 80026dc:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 80026de:	4b80      	ldr	r3, [pc, #512]	@ (80028e0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80026e0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80026e2:	08db      	lsrs	r3, r3, #3
 80026e4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80026e8:	68fa      	ldr	r2, [r7, #12]
 80026ea:	fb02 f303 	mul.w	r3, r2, r3
 80026ee:	ee07 3a90 	vmov	s15, r3
 80026f2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80026f6:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 80026fa:	693b      	ldr	r3, [r7, #16]
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	f000 80e1 	beq.w	80028c4 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8002702:	697b      	ldr	r3, [r7, #20]
 8002704:	2b02      	cmp	r3, #2
 8002706:	f000 8083 	beq.w	8002810 <HAL_RCC_GetSysClockFreq+0x204>
 800270a:	697b      	ldr	r3, [r7, #20]
 800270c:	2b02      	cmp	r3, #2
 800270e:	f200 80a1 	bhi.w	8002854 <HAL_RCC_GetSysClockFreq+0x248>
 8002712:	697b      	ldr	r3, [r7, #20]
 8002714:	2b00      	cmp	r3, #0
 8002716:	d003      	beq.n	8002720 <HAL_RCC_GetSysClockFreq+0x114>
 8002718:	697b      	ldr	r3, [r7, #20]
 800271a:	2b01      	cmp	r3, #1
 800271c:	d056      	beq.n	80027cc <HAL_RCC_GetSysClockFreq+0x1c0>
 800271e:	e099      	b.n	8002854 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002720:	4b6f      	ldr	r3, [pc, #444]	@ (80028e0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	f003 0320 	and.w	r3, r3, #32
 8002728:	2b00      	cmp	r3, #0
 800272a:	d02d      	beq.n	8002788 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800272c:	4b6c      	ldr	r3, [pc, #432]	@ (80028e0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	08db      	lsrs	r3, r3, #3
 8002732:	f003 0303 	and.w	r3, r3, #3
 8002736:	4a6b      	ldr	r2, [pc, #428]	@ (80028e4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002738:	fa22 f303 	lsr.w	r3, r2, r3
 800273c:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	ee07 3a90 	vmov	s15, r3
 8002744:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002748:	693b      	ldr	r3, [r7, #16]
 800274a:	ee07 3a90 	vmov	s15, r3
 800274e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002752:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002756:	4b62      	ldr	r3, [pc, #392]	@ (80028e0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002758:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800275a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800275e:	ee07 3a90 	vmov	s15, r3
 8002762:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002766:	ed97 6a02 	vldr	s12, [r7, #8]
 800276a:	eddf 5a61 	vldr	s11, [pc, #388]	@ 80028f0 <HAL_RCC_GetSysClockFreq+0x2e4>
 800276e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002772:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002776:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800277a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800277e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002782:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8002786:	e087      	b.n	8002898 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002788:	693b      	ldr	r3, [r7, #16]
 800278a:	ee07 3a90 	vmov	s15, r3
 800278e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002792:	eddf 6a58 	vldr	s13, [pc, #352]	@ 80028f4 <HAL_RCC_GetSysClockFreq+0x2e8>
 8002796:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800279a:	4b51      	ldr	r3, [pc, #324]	@ (80028e0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800279c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800279e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80027a2:	ee07 3a90 	vmov	s15, r3
 80027a6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80027aa:	ed97 6a02 	vldr	s12, [r7, #8]
 80027ae:	eddf 5a50 	vldr	s11, [pc, #320]	@ 80028f0 <HAL_RCC_GetSysClockFreq+0x2e4>
 80027b2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80027b6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80027ba:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80027be:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80027c2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80027c6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80027ca:	e065      	b.n	8002898 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80027cc:	693b      	ldr	r3, [r7, #16]
 80027ce:	ee07 3a90 	vmov	s15, r3
 80027d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80027d6:	eddf 6a48 	vldr	s13, [pc, #288]	@ 80028f8 <HAL_RCC_GetSysClockFreq+0x2ec>
 80027da:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80027de:	4b40      	ldr	r3, [pc, #256]	@ (80028e0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80027e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027e2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80027e6:	ee07 3a90 	vmov	s15, r3
 80027ea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80027ee:	ed97 6a02 	vldr	s12, [r7, #8]
 80027f2:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 80028f0 <HAL_RCC_GetSysClockFreq+0x2e4>
 80027f6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80027fa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80027fe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002802:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002806:	ee67 7a27 	vmul.f32	s15, s14, s15
 800280a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800280e:	e043      	b.n	8002898 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002810:	693b      	ldr	r3, [r7, #16]
 8002812:	ee07 3a90 	vmov	s15, r3
 8002816:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800281a:	eddf 6a38 	vldr	s13, [pc, #224]	@ 80028fc <HAL_RCC_GetSysClockFreq+0x2f0>
 800281e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002822:	4b2f      	ldr	r3, [pc, #188]	@ (80028e0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002824:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002826:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800282a:	ee07 3a90 	vmov	s15, r3
 800282e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002832:	ed97 6a02 	vldr	s12, [r7, #8]
 8002836:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 80028f0 <HAL_RCC_GetSysClockFreq+0x2e4>
 800283a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800283e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002842:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002846:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800284a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800284e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8002852:	e021      	b.n	8002898 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002854:	693b      	ldr	r3, [r7, #16]
 8002856:	ee07 3a90 	vmov	s15, r3
 800285a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800285e:	eddf 6a26 	vldr	s13, [pc, #152]	@ 80028f8 <HAL_RCC_GetSysClockFreq+0x2ec>
 8002862:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002866:	4b1e      	ldr	r3, [pc, #120]	@ (80028e0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002868:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800286a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800286e:	ee07 3a90 	vmov	s15, r3
 8002872:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002876:	ed97 6a02 	vldr	s12, [r7, #8]
 800287a:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 80028f0 <HAL_RCC_GetSysClockFreq+0x2e4>
 800287e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002882:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002886:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800288a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800288e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002892:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8002896:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8002898:	4b11      	ldr	r3, [pc, #68]	@ (80028e0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800289a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800289c:	0a5b      	lsrs	r3, r3, #9
 800289e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80028a2:	3301      	adds	r3, #1
 80028a4:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 80028a6:	683b      	ldr	r3, [r7, #0]
 80028a8:	ee07 3a90 	vmov	s15, r3
 80028ac:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80028b0:	edd7 6a07 	vldr	s13, [r7, #28]
 80028b4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80028b8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80028bc:	ee17 3a90 	vmov	r3, s15
 80028c0:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 80028c2:	e005      	b.n	80028d0 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 80028c4:	2300      	movs	r3, #0
 80028c6:	61bb      	str	r3, [r7, #24]
      break;
 80028c8:	e002      	b.n	80028d0 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 80028ca:	4b07      	ldr	r3, [pc, #28]	@ (80028e8 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80028cc:	61bb      	str	r3, [r7, #24]
      break;
 80028ce:	bf00      	nop
  }

  return sysclockfreq;
 80028d0:	69bb      	ldr	r3, [r7, #24]
}
 80028d2:	4618      	mov	r0, r3
 80028d4:	3724      	adds	r7, #36	@ 0x24
 80028d6:	46bd      	mov	sp, r7
 80028d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028dc:	4770      	bx	lr
 80028de:	bf00      	nop
 80028e0:	58024400 	.word	0x58024400
 80028e4:	03d09000 	.word	0x03d09000
 80028e8:	003d0900 	.word	0x003d0900
 80028ec:	017d7840 	.word	0x017d7840
 80028f0:	46000000 	.word	0x46000000
 80028f4:	4c742400 	.word	0x4c742400
 80028f8:	4a742400 	.word	0x4a742400
 80028fc:	4bbebc20 	.word	0x4bbebc20

08002900 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002900:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002904:	b0c6      	sub	sp, #280	@ 0x118
 8002906:	af00      	add	r7, sp, #0
 8002908:	f8c7 0104 	str.w	r0, [r7, #260]	@ 0x104
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800290c:	2300      	movs	r3, #0
 800290e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002912:	2300      	movs	r3, #0
 8002914:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002918:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800291c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002920:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8002924:	2500      	movs	r5, #0
 8002926:	ea54 0305 	orrs.w	r3, r4, r5
 800292a:	d049      	beq.n	80029c0 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 800292c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002930:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002932:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8002936:	d02f      	beq.n	8002998 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8002938:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800293c:	d828      	bhi.n	8002990 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800293e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002942:	d01a      	beq.n	800297a <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8002944:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002948:	d822      	bhi.n	8002990 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800294a:	2b00      	cmp	r3, #0
 800294c:	d003      	beq.n	8002956 <HAL_RCCEx_PeriphCLKConfig+0x56>
 800294e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002952:	d007      	beq.n	8002964 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8002954:	e01c      	b.n	8002990 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002956:	4bab      	ldr	r3, [pc, #684]	@ (8002c04 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002958:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800295a:	4aaa      	ldr	r2, [pc, #680]	@ (8002c04 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800295c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002960:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8002962:	e01a      	b.n	800299a <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8002964:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002968:	3308      	adds	r3, #8
 800296a:	2102      	movs	r1, #2
 800296c:	4618      	mov	r0, r3
 800296e:	f001 f967 	bl	8003c40 <RCCEx_PLL2_Config>
 8002972:	4603      	mov	r3, r0
 8002974:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8002978:	e00f      	b.n	800299a <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800297a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800297e:	3328      	adds	r3, #40	@ 0x28
 8002980:	2102      	movs	r1, #2
 8002982:	4618      	mov	r0, r3
 8002984:	f001 fa0e 	bl	8003da4 <RCCEx_PLL3_Config>
 8002988:	4603      	mov	r3, r0
 800298a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800298e:	e004      	b.n	800299a <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002990:	2301      	movs	r3, #1
 8002992:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8002996:	e000      	b.n	800299a <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8002998:	bf00      	nop
    }

    if (ret == HAL_OK)
 800299a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d10a      	bne.n	80029b8 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 80029a2:	4b98      	ldr	r3, [pc, #608]	@ (8002c04 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80029a4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80029a6:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80029aa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80029ae:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80029b0:	4a94      	ldr	r2, [pc, #592]	@ (8002c04 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80029b2:	430b      	orrs	r3, r1
 80029b4:	6513      	str	r3, [r2, #80]	@ 0x50
 80029b6:	e003      	b.n	80029c0 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80029b8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80029bc:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80029c0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80029c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80029c8:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 80029cc:	f04f 0900 	mov.w	r9, #0
 80029d0:	ea58 0309 	orrs.w	r3, r8, r9
 80029d4:	d047      	beq.n	8002a66 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 80029d6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80029da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80029dc:	2b04      	cmp	r3, #4
 80029de:	d82a      	bhi.n	8002a36 <HAL_RCCEx_PeriphCLKConfig+0x136>
 80029e0:	a201      	add	r2, pc, #4	@ (adr r2, 80029e8 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 80029e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80029e6:	bf00      	nop
 80029e8:	080029fd 	.word	0x080029fd
 80029ec:	08002a0b 	.word	0x08002a0b
 80029f0:	08002a21 	.word	0x08002a21
 80029f4:	08002a3f 	.word	0x08002a3f
 80029f8:	08002a3f 	.word	0x08002a3f
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80029fc:	4b81      	ldr	r3, [pc, #516]	@ (8002c04 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80029fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a00:	4a80      	ldr	r2, [pc, #512]	@ (8002c04 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002a02:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002a06:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002a08:	e01a      	b.n	8002a40 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8002a0a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002a0e:	3308      	adds	r3, #8
 8002a10:	2100      	movs	r1, #0
 8002a12:	4618      	mov	r0, r3
 8002a14:	f001 f914 	bl	8003c40 <RCCEx_PLL2_Config>
 8002a18:	4603      	mov	r3, r0
 8002a1a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002a1e:	e00f      	b.n	8002a40 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8002a20:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002a24:	3328      	adds	r3, #40	@ 0x28
 8002a26:	2100      	movs	r1, #0
 8002a28:	4618      	mov	r0, r3
 8002a2a:	f001 f9bb 	bl	8003da4 <RCCEx_PLL3_Config>
 8002a2e:	4603      	mov	r3, r0
 8002a30:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002a34:	e004      	b.n	8002a40 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002a36:	2301      	movs	r3, #1
 8002a38:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8002a3c:	e000      	b.n	8002a40 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8002a3e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002a40:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d10a      	bne.n	8002a5e <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002a48:	4b6e      	ldr	r3, [pc, #440]	@ (8002c04 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002a4a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002a4c:	f023 0107 	bic.w	r1, r3, #7
 8002a50:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002a54:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a56:	4a6b      	ldr	r2, [pc, #428]	@ (8002c04 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002a58:	430b      	orrs	r3, r1
 8002a5a:	6513      	str	r3, [r2, #80]	@ 0x50
 8002a5c:	e003      	b.n	8002a66 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002a5e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8002a62:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8002a66:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002a6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a6e:	f402 6a80 	and.w	sl, r2, #1024	@ 0x400
 8002a72:	f04f 0b00 	mov.w	fp, #0
 8002a76:	ea5a 030b 	orrs.w	r3, sl, fp
 8002a7a:	d05b      	beq.n	8002b34 <HAL_RCCEx_PeriphCLKConfig+0x234>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8002a7c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002a80:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8002a84:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8002a88:	d03b      	beq.n	8002b02 <HAL_RCCEx_PeriphCLKConfig+0x202>
 8002a8a:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8002a8e:	d834      	bhi.n	8002afa <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8002a90:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002a94:	d037      	beq.n	8002b06 <HAL_RCCEx_PeriphCLKConfig+0x206>
 8002a96:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002a9a:	d82e      	bhi.n	8002afa <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8002a9c:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8002aa0:	d033      	beq.n	8002b0a <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8002aa2:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8002aa6:	d828      	bhi.n	8002afa <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8002aa8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002aac:	d01a      	beq.n	8002ae4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 8002aae:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002ab2:	d822      	bhi.n	8002afa <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d003      	beq.n	8002ac0 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
 8002ab8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002abc:	d007      	beq.n	8002ace <HAL_RCCEx_PeriphCLKConfig+0x1ce>
 8002abe:	e01c      	b.n	8002afa <HAL_RCCEx_PeriphCLKConfig+0x1fa>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002ac0:	4b50      	ldr	r3, [pc, #320]	@ (8002c04 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002ac2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ac4:	4a4f      	ldr	r2, [pc, #316]	@ (8002c04 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002ac6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002aca:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002acc:	e01e      	b.n	8002b0c <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8002ace:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002ad2:	3308      	adds	r3, #8
 8002ad4:	2100      	movs	r1, #0
 8002ad6:	4618      	mov	r0, r3
 8002ad8:	f001 f8b2 	bl	8003c40 <RCCEx_PLL2_Config>
 8002adc:	4603      	mov	r3, r0
 8002ade:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8002ae2:	e013      	b.n	8002b0c <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8002ae4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002ae8:	3328      	adds	r3, #40	@ 0x28
 8002aea:	2100      	movs	r1, #0
 8002aec:	4618      	mov	r0, r3
 8002aee:	f001 f959 	bl	8003da4 <RCCEx_PLL3_Config>
 8002af2:	4603      	mov	r3, r0
 8002af4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002af8:	e008      	b.n	8002b0c <HAL_RCCEx_PeriphCLKConfig+0x20c>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8002afa:	2301      	movs	r3, #1
 8002afc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8002b00:	e004      	b.n	8002b0c <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 8002b02:	bf00      	nop
 8002b04:	e002      	b.n	8002b0c <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 8002b06:	bf00      	nop
 8002b08:	e000      	b.n	8002b0c <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 8002b0a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002b0c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d10b      	bne.n	8002b2c <HAL_RCCEx_PeriphCLKConfig+0x22c>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8002b14:	4b3b      	ldr	r3, [pc, #236]	@ (8002c04 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002b16:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b18:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8002b1c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002b20:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8002b24:	4a37      	ldr	r2, [pc, #220]	@ (8002c04 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002b26:	430b      	orrs	r3, r1
 8002b28:	6593      	str	r3, [r2, #88]	@ 0x58
 8002b2a:	e003      	b.n	8002b34 <HAL_RCCEx_PeriphCLKConfig+0x234>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002b2c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8002b30:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8002b34:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002b38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b3c:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8002b40:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8002b44:	2300      	movs	r3, #0
 8002b46:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8002b4a:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8002b4e:	460b      	mov	r3, r1
 8002b50:	4313      	orrs	r3, r2
 8002b52:	d05d      	beq.n	8002c10 <HAL_RCCEx_PeriphCLKConfig+0x310>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8002b54:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002b58:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8002b5c:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8002b60:	d03b      	beq.n	8002bda <HAL_RCCEx_PeriphCLKConfig+0x2da>
 8002b62:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8002b66:	d834      	bhi.n	8002bd2 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8002b68:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002b6c:	d037      	beq.n	8002bde <HAL_RCCEx_PeriphCLKConfig+0x2de>
 8002b6e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002b72:	d82e      	bhi.n	8002bd2 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8002b74:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002b78:	d033      	beq.n	8002be2 <HAL_RCCEx_PeriphCLKConfig+0x2e2>
 8002b7a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002b7e:	d828      	bhi.n	8002bd2 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8002b80:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002b84:	d01a      	beq.n	8002bbc <HAL_RCCEx_PeriphCLKConfig+0x2bc>
 8002b86:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002b8a:	d822      	bhi.n	8002bd2 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d003      	beq.n	8002b98 <HAL_RCCEx_PeriphCLKConfig+0x298>
 8002b90:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002b94:	d007      	beq.n	8002ba6 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 8002b96:	e01c      	b.n	8002bd2 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002b98:	4b1a      	ldr	r3, [pc, #104]	@ (8002c04 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002b9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b9c:	4a19      	ldr	r2, [pc, #100]	@ (8002c04 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002b9e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002ba2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002ba4:	e01e      	b.n	8002be4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8002ba6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002baa:	3308      	adds	r3, #8
 8002bac:	2100      	movs	r1, #0
 8002bae:	4618      	mov	r0, r3
 8002bb0:	f001 f846 	bl	8003c40 <RCCEx_PLL2_Config>
 8002bb4:	4603      	mov	r3, r0
 8002bb6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8002bba:	e013      	b.n	8002be4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8002bbc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002bc0:	3328      	adds	r3, #40	@ 0x28
 8002bc2:	2100      	movs	r1, #0
 8002bc4:	4618      	mov	r0, r3
 8002bc6:	f001 f8ed 	bl	8003da4 <RCCEx_PLL3_Config>
 8002bca:	4603      	mov	r3, r0
 8002bcc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002bd0:	e008      	b.n	8002be4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8002bd2:	2301      	movs	r3, #1
 8002bd4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8002bd8:	e004      	b.n	8002be4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 8002bda:	bf00      	nop
 8002bdc:	e002      	b.n	8002be4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 8002bde:	bf00      	nop
 8002be0:	e000      	b.n	8002be4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 8002be2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002be4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d10d      	bne.n	8002c08 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8002bec:	4b05      	ldr	r3, [pc, #20]	@ (8002c04 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002bee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002bf0:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8002bf4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002bf8:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8002bfc:	4a01      	ldr	r2, [pc, #4]	@ (8002c04 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002bfe:	430b      	orrs	r3, r1
 8002c00:	6593      	str	r3, [r2, #88]	@ 0x58
 8002c02:	e005      	b.n	8002c10 <HAL_RCCEx_PeriphCLKConfig+0x310>
 8002c04:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002c08:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8002c0c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8002c10:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002c14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c18:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8002c1c:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8002c20:	2300      	movs	r3, #0
 8002c22:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8002c26:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8002c2a:	460b      	mov	r3, r1
 8002c2c:	4313      	orrs	r3, r2
 8002c2e:	d03a      	beq.n	8002ca6 <HAL_RCCEx_PeriphCLKConfig+0x3a6>
  {
    switch (PeriphClkInit->OspiClockSelection)
 8002c30:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002c34:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c36:	2b30      	cmp	r3, #48	@ 0x30
 8002c38:	d01f      	beq.n	8002c7a <HAL_RCCEx_PeriphCLKConfig+0x37a>
 8002c3a:	2b30      	cmp	r3, #48	@ 0x30
 8002c3c:	d819      	bhi.n	8002c72 <HAL_RCCEx_PeriphCLKConfig+0x372>
 8002c3e:	2b20      	cmp	r3, #32
 8002c40:	d00c      	beq.n	8002c5c <HAL_RCCEx_PeriphCLKConfig+0x35c>
 8002c42:	2b20      	cmp	r3, #32
 8002c44:	d815      	bhi.n	8002c72 <HAL_RCCEx_PeriphCLKConfig+0x372>
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d019      	beq.n	8002c7e <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8002c4a:	2b10      	cmp	r3, #16
 8002c4c:	d111      	bne.n	8002c72 <HAL_RCCEx_PeriphCLKConfig+0x372>
    {
      case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
        /* Enable OSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002c4e:	4baa      	ldr	r3, [pc, #680]	@ (8002ef8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8002c50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c52:	4aa9      	ldr	r2, [pc, #676]	@ (8002ef8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8002c54:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002c58:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* OSPI clock source configuration done later after clock selection check */
        break;
 8002c5a:	e011      	b.n	8002c80 <HAL_RCCEx_PeriphCLKConfig+0x380>

      case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8002c5c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002c60:	3308      	adds	r3, #8
 8002c62:	2102      	movs	r1, #2
 8002c64:	4618      	mov	r0, r3
 8002c66:	f000 ffeb 	bl	8003c40 <RCCEx_PLL2_Config>
 8002c6a:	4603      	mov	r3, r0
 8002c6c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* OSPI clock source configuration done later after clock selection check */
        break;
 8002c70:	e006      	b.n	8002c80 <HAL_RCCEx_PeriphCLKConfig+0x380>
      case RCC_OSPICLKSOURCE_HCLK:
        /* HCLK clock selected as OSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8002c72:	2301      	movs	r3, #1
 8002c74:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8002c78:	e002      	b.n	8002c80 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 8002c7a:	bf00      	nop
 8002c7c:	e000      	b.n	8002c80 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 8002c7e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002c80:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d10a      	bne.n	8002c9e <HAL_RCCEx_PeriphCLKConfig+0x39e>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8002c88:	4b9b      	ldr	r3, [pc, #620]	@ (8002ef8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8002c8a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c8c:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8002c90:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002c94:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c96:	4a98      	ldr	r2, [pc, #608]	@ (8002ef8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8002c98:	430b      	orrs	r3, r1
 8002c9a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002c9c:	e003      	b.n	8002ca6 <HAL_RCCEx_PeriphCLKConfig+0x3a6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002c9e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8002ca2:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8002ca6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002caa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002cae:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8002cb2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8002cb6:	2300      	movs	r3, #0
 8002cb8:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8002cbc:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8002cc0:	460b      	mov	r3, r1
 8002cc2:	4313      	orrs	r3, r2
 8002cc4:	d051      	beq.n	8002d6a <HAL_RCCEx_PeriphCLKConfig+0x46a>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8002cc6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002cca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ccc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002cd0:	d035      	beq.n	8002d3e <HAL_RCCEx_PeriphCLKConfig+0x43e>
 8002cd2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002cd6:	d82e      	bhi.n	8002d36 <HAL_RCCEx_PeriphCLKConfig+0x436>
 8002cd8:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8002cdc:	d031      	beq.n	8002d42 <HAL_RCCEx_PeriphCLKConfig+0x442>
 8002cde:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8002ce2:	d828      	bhi.n	8002d36 <HAL_RCCEx_PeriphCLKConfig+0x436>
 8002ce4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002ce8:	d01a      	beq.n	8002d20 <HAL_RCCEx_PeriphCLKConfig+0x420>
 8002cea:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002cee:	d822      	bhi.n	8002d36 <HAL_RCCEx_PeriphCLKConfig+0x436>
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d003      	beq.n	8002cfc <HAL_RCCEx_PeriphCLKConfig+0x3fc>
 8002cf4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002cf8:	d007      	beq.n	8002d0a <HAL_RCCEx_PeriphCLKConfig+0x40a>
 8002cfa:	e01c      	b.n	8002d36 <HAL_RCCEx_PeriphCLKConfig+0x436>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002cfc:	4b7e      	ldr	r3, [pc, #504]	@ (8002ef8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8002cfe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d00:	4a7d      	ldr	r2, [pc, #500]	@ (8002ef8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8002d02:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002d06:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8002d08:	e01c      	b.n	8002d44 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8002d0a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002d0e:	3308      	adds	r3, #8
 8002d10:	2100      	movs	r1, #0
 8002d12:	4618      	mov	r0, r3
 8002d14:	f000 ff94 	bl	8003c40 <RCCEx_PLL2_Config>
 8002d18:	4603      	mov	r3, r0
 8002d1a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8002d1e:	e011      	b.n	8002d44 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8002d20:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002d24:	3328      	adds	r3, #40	@ 0x28
 8002d26:	2100      	movs	r1, #0
 8002d28:	4618      	mov	r0, r3
 8002d2a:	f001 f83b 	bl	8003da4 <RCCEx_PLL3_Config>
 8002d2e:	4603      	mov	r3, r0
 8002d30:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8002d34:	e006      	b.n	8002d44 <HAL_RCCEx_PeriphCLKConfig+0x444>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002d36:	2301      	movs	r3, #1
 8002d38:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8002d3c:	e002      	b.n	8002d44 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 8002d3e:	bf00      	nop
 8002d40:	e000      	b.n	8002d44 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 8002d42:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002d44:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d10a      	bne.n	8002d62 <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8002d4c:	4b6a      	ldr	r3, [pc, #424]	@ (8002ef8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8002d4e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002d50:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8002d54:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002d58:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d5a:	4a67      	ldr	r2, [pc, #412]	@ (8002ef8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8002d5c:	430b      	orrs	r3, r1
 8002d5e:	6513      	str	r3, [r2, #80]	@ 0x50
 8002d60:	e003      	b.n	8002d6a <HAL_RCCEx_PeriphCLKConfig+0x46a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002d62:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8002d66:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8002d6a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002d6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d72:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8002d76:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8002d7a:	2300      	movs	r3, #0
 8002d7c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8002d80:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8002d84:	460b      	mov	r3, r1
 8002d86:	4313      	orrs	r3, r2
 8002d88:	d053      	beq.n	8002e32 <HAL_RCCEx_PeriphCLKConfig+0x532>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8002d8a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002d8e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002d90:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002d94:	d033      	beq.n	8002dfe <HAL_RCCEx_PeriphCLKConfig+0x4fe>
 8002d96:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002d9a:	d82c      	bhi.n	8002df6 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8002d9c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8002da0:	d02f      	beq.n	8002e02 <HAL_RCCEx_PeriphCLKConfig+0x502>
 8002da2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8002da6:	d826      	bhi.n	8002df6 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8002da8:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8002dac:	d02b      	beq.n	8002e06 <HAL_RCCEx_PeriphCLKConfig+0x506>
 8002dae:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8002db2:	d820      	bhi.n	8002df6 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8002db4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002db8:	d012      	beq.n	8002de0 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
 8002dba:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002dbe:	d81a      	bhi.n	8002df6 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d022      	beq.n	8002e0a <HAL_RCCEx_PeriphCLKConfig+0x50a>
 8002dc4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002dc8:	d115      	bne.n	8002df6 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8002dca:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002dce:	3308      	adds	r3, #8
 8002dd0:	2101      	movs	r1, #1
 8002dd2:	4618      	mov	r0, r3
 8002dd4:	f000 ff34 	bl	8003c40 <RCCEx_PLL2_Config>
 8002dd8:	4603      	mov	r3, r0
 8002dda:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8002dde:	e015      	b.n	8002e0c <HAL_RCCEx_PeriphCLKConfig+0x50c>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8002de0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002de4:	3328      	adds	r3, #40	@ 0x28
 8002de6:	2101      	movs	r1, #1
 8002de8:	4618      	mov	r0, r3
 8002dea:	f000 ffdb 	bl	8003da4 <RCCEx_PLL3_Config>
 8002dee:	4603      	mov	r3, r0
 8002df0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8002df4:	e00a      	b.n	8002e0c <HAL_RCCEx_PeriphCLKConfig+0x50c>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002df6:	2301      	movs	r3, #1
 8002df8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8002dfc:	e006      	b.n	8002e0c <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8002dfe:	bf00      	nop
 8002e00:	e004      	b.n	8002e0c <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8002e02:	bf00      	nop
 8002e04:	e002      	b.n	8002e0c <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8002e06:	bf00      	nop
 8002e08:	e000      	b.n	8002e0c <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8002e0a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002e0c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d10a      	bne.n	8002e2a <HAL_RCCEx_PeriphCLKConfig+0x52a>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8002e14:	4b38      	ldr	r3, [pc, #224]	@ (8002ef8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8002e16:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002e18:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8002e1c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002e20:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002e22:	4a35      	ldr	r2, [pc, #212]	@ (8002ef8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8002e24:	430b      	orrs	r3, r1
 8002e26:	6513      	str	r3, [r2, #80]	@ 0x50
 8002e28:	e003      	b.n	8002e32 <HAL_RCCEx_PeriphCLKConfig+0x532>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002e2a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8002e2e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8002e32:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002e36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e3a:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8002e3e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8002e42:	2300      	movs	r3, #0
 8002e44:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8002e48:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8002e4c:	460b      	mov	r3, r1
 8002e4e:	4313      	orrs	r3, r2
 8002e50:	d058      	beq.n	8002f04 <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8002e52:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002e56:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8002e5a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002e5e:	d033      	beq.n	8002ec8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>
 8002e60:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002e64:	d82c      	bhi.n	8002ec0 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8002e66:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002e6a:	d02f      	beq.n	8002ecc <HAL_RCCEx_PeriphCLKConfig+0x5cc>
 8002e6c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002e70:	d826      	bhi.n	8002ec0 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8002e72:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8002e76:	d02b      	beq.n	8002ed0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>
 8002e78:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8002e7c:	d820      	bhi.n	8002ec0 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8002e7e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002e82:	d012      	beq.n	8002eaa <HAL_RCCEx_PeriphCLKConfig+0x5aa>
 8002e84:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002e88:	d81a      	bhi.n	8002ec0 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d022      	beq.n	8002ed4 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8002e8e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002e92:	d115      	bne.n	8002ec0 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8002e94:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002e98:	3308      	adds	r3, #8
 8002e9a:	2101      	movs	r1, #1
 8002e9c:	4618      	mov	r0, r3
 8002e9e:	f000 fecf 	bl	8003c40 <RCCEx_PLL2_Config>
 8002ea2:	4603      	mov	r3, r0
 8002ea4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8002ea8:	e015      	b.n	8002ed6 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8002eaa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002eae:	3328      	adds	r3, #40	@ 0x28
 8002eb0:	2101      	movs	r1, #1
 8002eb2:	4618      	mov	r0, r3
 8002eb4:	f000 ff76 	bl	8003da4 <RCCEx_PLL3_Config>
 8002eb8:	4603      	mov	r3, r0
 8002eba:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8002ebe:	e00a      	b.n	8002ed6 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8002ec0:	2301      	movs	r3, #1
 8002ec2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8002ec6:	e006      	b.n	8002ed6 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8002ec8:	bf00      	nop
 8002eca:	e004      	b.n	8002ed6 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8002ecc:	bf00      	nop
 8002ece:	e002      	b.n	8002ed6 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8002ed0:	bf00      	nop
 8002ed2:	e000      	b.n	8002ed6 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8002ed4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002ed6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d10e      	bne.n	8002efc <HAL_RCCEx_PeriphCLKConfig+0x5fc>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8002ede:	4b06      	ldr	r3, [pc, #24]	@ (8002ef8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8002ee0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ee2:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8002ee6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002eea:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8002eee:	4a02      	ldr	r2, [pc, #8]	@ (8002ef8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8002ef0:	430b      	orrs	r3, r1
 8002ef2:	6593      	str	r3, [r2, #88]	@ 0x58
 8002ef4:	e006      	b.n	8002f04 <HAL_RCCEx_PeriphCLKConfig+0x604>
 8002ef6:	bf00      	nop
 8002ef8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002efc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8002f00:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8002f04:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002f08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f0c:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8002f10:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002f14:	2300      	movs	r3, #0
 8002f16:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8002f1a:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8002f1e:	460b      	mov	r3, r1
 8002f20:	4313      	orrs	r3, r2
 8002f22:	d037      	beq.n	8002f94 <HAL_RCCEx_PeriphCLKConfig+0x694>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8002f24:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002f28:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002f2a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002f2e:	d00e      	beq.n	8002f4e <HAL_RCCEx_PeriphCLKConfig+0x64e>
 8002f30:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002f34:	d816      	bhi.n	8002f64 <HAL_RCCEx_PeriphCLKConfig+0x664>
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d018      	beq.n	8002f6c <HAL_RCCEx_PeriphCLKConfig+0x66c>
 8002f3a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002f3e:	d111      	bne.n	8002f64 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002f40:	4bc4      	ldr	r3, [pc, #784]	@ (8003254 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8002f42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f44:	4ac3      	ldr	r2, [pc, #780]	@ (8003254 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8002f46:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002f4a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8002f4c:	e00f      	b.n	8002f6e <HAL_RCCEx_PeriphCLKConfig+0x66e>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8002f4e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002f52:	3308      	adds	r3, #8
 8002f54:	2101      	movs	r1, #1
 8002f56:	4618      	mov	r0, r3
 8002f58:	f000 fe72 	bl	8003c40 <RCCEx_PLL2_Config>
 8002f5c:	4603      	mov	r3, r0
 8002f5e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8002f62:	e004      	b.n	8002f6e <HAL_RCCEx_PeriphCLKConfig+0x66e>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002f64:	2301      	movs	r3, #1
 8002f66:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8002f6a:	e000      	b.n	8002f6e <HAL_RCCEx_PeriphCLKConfig+0x66e>
        break;
 8002f6c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002f6e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d10a      	bne.n	8002f8c <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8002f76:	4bb7      	ldr	r3, [pc, #732]	@ (8003254 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8002f78:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002f7a:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8002f7e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002f82:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002f84:	4ab3      	ldr	r2, [pc, #716]	@ (8003254 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8002f86:	430b      	orrs	r3, r1
 8002f88:	6513      	str	r3, [r2, #80]	@ 0x50
 8002f8a:	e003      	b.n	8002f94 <HAL_RCCEx_PeriphCLKConfig+0x694>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002f8c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8002f90:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8002f94:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002f98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f9c:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8002fa0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8002fa4:	2300      	movs	r3, #0
 8002fa6:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8002faa:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8002fae:	460b      	mov	r3, r1
 8002fb0:	4313      	orrs	r3, r2
 8002fb2:	d039      	beq.n	8003028 <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8002fb4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002fb8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002fba:	2b03      	cmp	r3, #3
 8002fbc:	d81c      	bhi.n	8002ff8 <HAL_RCCEx_PeriphCLKConfig+0x6f8>
 8002fbe:	a201      	add	r2, pc, #4	@ (adr r2, 8002fc4 <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 8002fc0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002fc4:	08003001 	.word	0x08003001
 8002fc8:	08002fd5 	.word	0x08002fd5
 8002fcc:	08002fe3 	.word	0x08002fe3
 8002fd0:	08003001 	.word	0x08003001
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002fd4:	4b9f      	ldr	r3, [pc, #636]	@ (8003254 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8002fd6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002fd8:	4a9e      	ldr	r2, [pc, #632]	@ (8003254 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8002fda:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002fde:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8002fe0:	e00f      	b.n	8003002 <HAL_RCCEx_PeriphCLKConfig+0x702>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8002fe2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002fe6:	3308      	adds	r3, #8
 8002fe8:	2102      	movs	r1, #2
 8002fea:	4618      	mov	r0, r3
 8002fec:	f000 fe28 	bl	8003c40 <RCCEx_PLL2_Config>
 8002ff0:	4603      	mov	r3, r0
 8002ff2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FMC clock source configuration done later after clock selection check */
        break;
 8002ff6:	e004      	b.n	8003002 <HAL_RCCEx_PeriphCLKConfig+0x702>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8002ff8:	2301      	movs	r3, #1
 8002ffa:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8002ffe:	e000      	b.n	8003002 <HAL_RCCEx_PeriphCLKConfig+0x702>
        break;
 8003000:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003002:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003006:	2b00      	cmp	r3, #0
 8003008:	d10a      	bne.n	8003020 <HAL_RCCEx_PeriphCLKConfig+0x720>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800300a:	4b92      	ldr	r3, [pc, #584]	@ (8003254 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800300c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800300e:	f023 0103 	bic.w	r1, r3, #3
 8003012:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003016:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003018:	4a8e      	ldr	r2, [pc, #568]	@ (8003254 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800301a:	430b      	orrs	r3, r1
 800301c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800301e:	e003      	b.n	8003028 <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003020:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003024:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003028:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800302c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003030:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8003034:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003038:	2300      	movs	r3, #0
 800303a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800303e:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003042:	460b      	mov	r3, r1
 8003044:	4313      	orrs	r3, r2
 8003046:	f000 8099 	beq.w	800317c <HAL_RCCEx_PeriphCLKConfig+0x87c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800304a:	4b83      	ldr	r3, [pc, #524]	@ (8003258 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	4a82      	ldr	r2, [pc, #520]	@ (8003258 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8003050:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003054:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003056:	f7fd ff67 	bl	8000f28 <HAL_GetTick>
 800305a:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800305e:	e00b      	b.n	8003078 <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003060:	f7fd ff62 	bl	8000f28 <HAL_GetTick>
 8003064:	4602      	mov	r2, r0
 8003066:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 800306a:	1ad3      	subs	r3, r2, r3
 800306c:	2b64      	cmp	r3, #100	@ 0x64
 800306e:	d903      	bls.n	8003078 <HAL_RCCEx_PeriphCLKConfig+0x778>
      {
        ret = HAL_TIMEOUT;
 8003070:	2303      	movs	r3, #3
 8003072:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8003076:	e005      	b.n	8003084 <HAL_RCCEx_PeriphCLKConfig+0x784>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003078:	4b77      	ldr	r3, [pc, #476]	@ (8003258 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003080:	2b00      	cmp	r3, #0
 8003082:	d0ed      	beq.n	8003060 <HAL_RCCEx_PeriphCLKConfig+0x760>
      }
    }

    if (ret == HAL_OK)
 8003084:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003088:	2b00      	cmp	r3, #0
 800308a:	d173      	bne.n	8003174 <HAL_RCCEx_PeriphCLKConfig+0x874>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800308c:	4b71      	ldr	r3, [pc, #452]	@ (8003254 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800308e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003090:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003094:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8003098:	4053      	eors	r3, r2
 800309a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d015      	beq.n	80030ce <HAL_RCCEx_PeriphCLKConfig+0x7ce>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80030a2:	4b6c      	ldr	r3, [pc, #432]	@ (8003254 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80030a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80030a6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80030aa:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80030ae:	4b69      	ldr	r3, [pc, #420]	@ (8003254 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80030b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80030b2:	4a68      	ldr	r2, [pc, #416]	@ (8003254 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80030b4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80030b8:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 80030ba:	4b66      	ldr	r3, [pc, #408]	@ (8003254 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80030bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80030be:	4a65      	ldr	r2, [pc, #404]	@ (8003254 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80030c0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80030c4:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 80030c6:	4a63      	ldr	r2, [pc, #396]	@ (8003254 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80030c8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80030cc:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 80030ce:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80030d2:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80030d6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80030da:	d118      	bne.n	800310e <HAL_RCCEx_PeriphCLKConfig+0x80e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030dc:	f7fd ff24 	bl	8000f28 <HAL_GetTick>
 80030e0:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80030e4:	e00d      	b.n	8003102 <HAL_RCCEx_PeriphCLKConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80030e6:	f7fd ff1f 	bl	8000f28 <HAL_GetTick>
 80030ea:	4602      	mov	r2, r0
 80030ec:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 80030f0:	1ad2      	subs	r2, r2, r3
 80030f2:	f241 3388 	movw	r3, #5000	@ 0x1388
 80030f6:	429a      	cmp	r2, r3
 80030f8:	d903      	bls.n	8003102 <HAL_RCCEx_PeriphCLKConfig+0x802>
          {
            ret = HAL_TIMEOUT;
 80030fa:	2303      	movs	r3, #3
 80030fc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
            break;
 8003100:	e005      	b.n	800310e <HAL_RCCEx_PeriphCLKConfig+0x80e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003102:	4b54      	ldr	r3, [pc, #336]	@ (8003254 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003104:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003106:	f003 0302 	and.w	r3, r3, #2
 800310a:	2b00      	cmp	r3, #0
 800310c:	d0eb      	beq.n	80030e6 <HAL_RCCEx_PeriphCLKConfig+0x7e6>
          }
        }
      }

      if (ret == HAL_OK)
 800310e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003112:	2b00      	cmp	r3, #0
 8003114:	d129      	bne.n	800316a <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003116:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800311a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800311e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003122:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003126:	d10e      	bne.n	8003146 <HAL_RCCEx_PeriphCLKConfig+0x846>
 8003128:	4b4a      	ldr	r3, [pc, #296]	@ (8003254 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800312a:	691b      	ldr	r3, [r3, #16]
 800312c:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8003130:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003134:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8003138:	091a      	lsrs	r2, r3, #4
 800313a:	4b48      	ldr	r3, [pc, #288]	@ (800325c <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 800313c:	4013      	ands	r3, r2
 800313e:	4a45      	ldr	r2, [pc, #276]	@ (8003254 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003140:	430b      	orrs	r3, r1
 8003142:	6113      	str	r3, [r2, #16]
 8003144:	e005      	b.n	8003152 <HAL_RCCEx_PeriphCLKConfig+0x852>
 8003146:	4b43      	ldr	r3, [pc, #268]	@ (8003254 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003148:	691b      	ldr	r3, [r3, #16]
 800314a:	4a42      	ldr	r2, [pc, #264]	@ (8003254 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800314c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8003150:	6113      	str	r3, [r2, #16]
 8003152:	4b40      	ldr	r3, [pc, #256]	@ (8003254 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003154:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8003156:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800315a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800315e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003162:	4a3c      	ldr	r2, [pc, #240]	@ (8003254 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003164:	430b      	orrs	r3, r1
 8003166:	6713      	str	r3, [r2, #112]	@ 0x70
 8003168:	e008      	b.n	800317c <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800316a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800316e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
 8003172:	e003      	b.n	800317c <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003174:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003178:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800317c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003180:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003184:	f002 0301 	and.w	r3, r2, #1
 8003188:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800318c:	2300      	movs	r3, #0
 800318e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8003192:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8003196:	460b      	mov	r3, r1
 8003198:	4313      	orrs	r3, r2
 800319a:	f000 808f 	beq.w	80032bc <HAL_RCCEx_PeriphCLKConfig+0x9bc>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 800319e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80031a2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80031a4:	2b28      	cmp	r3, #40	@ 0x28
 80031a6:	d871      	bhi.n	800328c <HAL_RCCEx_PeriphCLKConfig+0x98c>
 80031a8:	a201      	add	r2, pc, #4	@ (adr r2, 80031b0 <HAL_RCCEx_PeriphCLKConfig+0x8b0>)
 80031aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031ae:	bf00      	nop
 80031b0:	08003295 	.word	0x08003295
 80031b4:	0800328d 	.word	0x0800328d
 80031b8:	0800328d 	.word	0x0800328d
 80031bc:	0800328d 	.word	0x0800328d
 80031c0:	0800328d 	.word	0x0800328d
 80031c4:	0800328d 	.word	0x0800328d
 80031c8:	0800328d 	.word	0x0800328d
 80031cc:	0800328d 	.word	0x0800328d
 80031d0:	08003261 	.word	0x08003261
 80031d4:	0800328d 	.word	0x0800328d
 80031d8:	0800328d 	.word	0x0800328d
 80031dc:	0800328d 	.word	0x0800328d
 80031e0:	0800328d 	.word	0x0800328d
 80031e4:	0800328d 	.word	0x0800328d
 80031e8:	0800328d 	.word	0x0800328d
 80031ec:	0800328d 	.word	0x0800328d
 80031f0:	08003277 	.word	0x08003277
 80031f4:	0800328d 	.word	0x0800328d
 80031f8:	0800328d 	.word	0x0800328d
 80031fc:	0800328d 	.word	0x0800328d
 8003200:	0800328d 	.word	0x0800328d
 8003204:	0800328d 	.word	0x0800328d
 8003208:	0800328d 	.word	0x0800328d
 800320c:	0800328d 	.word	0x0800328d
 8003210:	08003295 	.word	0x08003295
 8003214:	0800328d 	.word	0x0800328d
 8003218:	0800328d 	.word	0x0800328d
 800321c:	0800328d 	.word	0x0800328d
 8003220:	0800328d 	.word	0x0800328d
 8003224:	0800328d 	.word	0x0800328d
 8003228:	0800328d 	.word	0x0800328d
 800322c:	0800328d 	.word	0x0800328d
 8003230:	08003295 	.word	0x08003295
 8003234:	0800328d 	.word	0x0800328d
 8003238:	0800328d 	.word	0x0800328d
 800323c:	0800328d 	.word	0x0800328d
 8003240:	0800328d 	.word	0x0800328d
 8003244:	0800328d 	.word	0x0800328d
 8003248:	0800328d 	.word	0x0800328d
 800324c:	0800328d 	.word	0x0800328d
 8003250:	08003295 	.word	0x08003295
 8003254:	58024400 	.word	0x58024400
 8003258:	58024800 	.word	0x58024800
 800325c:	00ffffcf 	.word	0x00ffffcf
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003260:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003264:	3308      	adds	r3, #8
 8003266:	2101      	movs	r1, #1
 8003268:	4618      	mov	r0, r3
 800326a:	f000 fce9 	bl	8003c40 <RCCEx_PLL2_Config>
 800326e:	4603      	mov	r3, r0
 8003270:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8003274:	e00f      	b.n	8003296 <HAL_RCCEx_PeriphCLKConfig+0x996>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003276:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800327a:	3328      	adds	r3, #40	@ 0x28
 800327c:	2101      	movs	r1, #1
 800327e:	4618      	mov	r0, r3
 8003280:	f000 fd90 	bl	8003da4 <RCCEx_PLL3_Config>
 8003284:	4603      	mov	r3, r0
 8003286:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800328a:	e004      	b.n	8003296 <HAL_RCCEx_PeriphCLKConfig+0x996>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800328c:	2301      	movs	r3, #1
 800328e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8003292:	e000      	b.n	8003296 <HAL_RCCEx_PeriphCLKConfig+0x996>
        break;
 8003294:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003296:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800329a:	2b00      	cmp	r3, #0
 800329c:	d10a      	bne.n	80032b4 <HAL_RCCEx_PeriphCLKConfig+0x9b4>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800329e:	4bbf      	ldr	r3, [pc, #764]	@ (800359c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80032a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80032a2:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 80032a6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80032aa:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80032ac:	4abb      	ldr	r2, [pc, #748]	@ (800359c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80032ae:	430b      	orrs	r3, r1
 80032b0:	6553      	str	r3, [r2, #84]	@ 0x54
 80032b2:	e003      	b.n	80032bc <HAL_RCCEx_PeriphCLKConfig+0x9bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80032b4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80032b8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 80032bc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80032c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80032c4:	f002 0302 	and.w	r3, r2, #2
 80032c8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80032cc:	2300      	movs	r3, #0
 80032ce:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80032d2:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 80032d6:	460b      	mov	r3, r1
 80032d8:	4313      	orrs	r3, r2
 80032da:	d041      	beq.n	8003360 <HAL_RCCEx_PeriphCLKConfig+0xa60>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 80032dc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80032e0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80032e2:	2b05      	cmp	r3, #5
 80032e4:	d824      	bhi.n	8003330 <HAL_RCCEx_PeriphCLKConfig+0xa30>
 80032e6:	a201      	add	r2, pc, #4	@ (adr r2, 80032ec <HAL_RCCEx_PeriphCLKConfig+0x9ec>)
 80032e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80032ec:	08003339 	.word	0x08003339
 80032f0:	08003305 	.word	0x08003305
 80032f4:	0800331b 	.word	0x0800331b
 80032f8:	08003339 	.word	0x08003339
 80032fc:	08003339 	.word	0x08003339
 8003300:	08003339 	.word	0x08003339
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003304:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003308:	3308      	adds	r3, #8
 800330a:	2101      	movs	r1, #1
 800330c:	4618      	mov	r0, r3
 800330e:	f000 fc97 	bl	8003c40 <RCCEx_PLL2_Config>
 8003312:	4603      	mov	r3, r0
 8003314:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8003318:	e00f      	b.n	800333a <HAL_RCCEx_PeriphCLKConfig+0xa3a>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800331a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800331e:	3328      	adds	r3, #40	@ 0x28
 8003320:	2101      	movs	r1, #1
 8003322:	4618      	mov	r0, r3
 8003324:	f000 fd3e 	bl	8003da4 <RCCEx_PLL3_Config>
 8003328:	4603      	mov	r3, r0
 800332a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800332e:	e004      	b.n	800333a <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003330:	2301      	movs	r3, #1
 8003332:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8003336:	e000      	b.n	800333a <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        break;
 8003338:	bf00      	nop
    }

    if (ret == HAL_OK)
 800333a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800333e:	2b00      	cmp	r3, #0
 8003340:	d10a      	bne.n	8003358 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8003342:	4b96      	ldr	r3, [pc, #600]	@ (800359c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8003344:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003346:	f023 0107 	bic.w	r1, r3, #7
 800334a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800334e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003350:	4a92      	ldr	r2, [pc, #584]	@ (800359c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8003352:	430b      	orrs	r3, r1
 8003354:	6553      	str	r3, [r2, #84]	@ 0x54
 8003356:	e003      	b.n	8003360 <HAL_RCCEx_PeriphCLKConfig+0xa60>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003358:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800335c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003360:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003364:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003368:	f002 0304 	and.w	r3, r2, #4
 800336c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003370:	2300      	movs	r3, #0
 8003372:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8003376:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800337a:	460b      	mov	r3, r1
 800337c:	4313      	orrs	r3, r2
 800337e:	d044      	beq.n	800340a <HAL_RCCEx_PeriphCLKConfig+0xb0a>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8003380:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003384:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003388:	2b05      	cmp	r3, #5
 800338a:	d825      	bhi.n	80033d8 <HAL_RCCEx_PeriphCLKConfig+0xad8>
 800338c:	a201      	add	r2, pc, #4	@ (adr r2, 8003394 <HAL_RCCEx_PeriphCLKConfig+0xa94>)
 800338e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003392:	bf00      	nop
 8003394:	080033e1 	.word	0x080033e1
 8003398:	080033ad 	.word	0x080033ad
 800339c:	080033c3 	.word	0x080033c3
 80033a0:	080033e1 	.word	0x080033e1
 80033a4:	080033e1 	.word	0x080033e1
 80033a8:	080033e1 	.word	0x080033e1
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80033ac:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80033b0:	3308      	adds	r3, #8
 80033b2:	2101      	movs	r1, #1
 80033b4:	4618      	mov	r0, r3
 80033b6:	f000 fc43 	bl	8003c40 <RCCEx_PLL2_Config>
 80033ba:	4603      	mov	r3, r0
 80033bc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80033c0:	e00f      	b.n	80033e2 <HAL_RCCEx_PeriphCLKConfig+0xae2>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80033c2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80033c6:	3328      	adds	r3, #40	@ 0x28
 80033c8:	2101      	movs	r1, #1
 80033ca:	4618      	mov	r0, r3
 80033cc:	f000 fcea 	bl	8003da4 <RCCEx_PLL3_Config>
 80033d0:	4603      	mov	r3, r0
 80033d2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80033d6:	e004      	b.n	80033e2 <HAL_RCCEx_PeriphCLKConfig+0xae2>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80033d8:	2301      	movs	r3, #1
 80033da:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80033de:	e000      	b.n	80033e2 <HAL_RCCEx_PeriphCLKConfig+0xae2>
        break;
 80033e0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80033e2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d10b      	bne.n	8003402 <HAL_RCCEx_PeriphCLKConfig+0xb02>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80033ea:	4b6c      	ldr	r3, [pc, #432]	@ (800359c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80033ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80033ee:	f023 0107 	bic.w	r1, r3, #7
 80033f2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80033f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80033fa:	4a68      	ldr	r2, [pc, #416]	@ (800359c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80033fc:	430b      	orrs	r3, r1
 80033fe:	6593      	str	r3, [r2, #88]	@ 0x58
 8003400:	e003      	b.n	800340a <HAL_RCCEx_PeriphCLKConfig+0xb0a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003402:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003406:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800340a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800340e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003412:	f002 0320 	and.w	r3, r2, #32
 8003416:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800341a:	2300      	movs	r3, #0
 800341c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8003420:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8003424:	460b      	mov	r3, r1
 8003426:	4313      	orrs	r3, r2
 8003428:	d055      	beq.n	80034d6 <HAL_RCCEx_PeriphCLKConfig+0xbd6>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800342a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800342e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003432:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003436:	d033      	beq.n	80034a0 <HAL_RCCEx_PeriphCLKConfig+0xba0>
 8003438:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800343c:	d82c      	bhi.n	8003498 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800343e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003442:	d02f      	beq.n	80034a4 <HAL_RCCEx_PeriphCLKConfig+0xba4>
 8003444:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003448:	d826      	bhi.n	8003498 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800344a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800344e:	d02b      	beq.n	80034a8 <HAL_RCCEx_PeriphCLKConfig+0xba8>
 8003450:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003454:	d820      	bhi.n	8003498 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8003456:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800345a:	d012      	beq.n	8003482 <HAL_RCCEx_PeriphCLKConfig+0xb82>
 800345c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003460:	d81a      	bhi.n	8003498 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8003462:	2b00      	cmp	r3, #0
 8003464:	d022      	beq.n	80034ac <HAL_RCCEx_PeriphCLKConfig+0xbac>
 8003466:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800346a:	d115      	bne.n	8003498 <HAL_RCCEx_PeriphCLKConfig+0xb98>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800346c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003470:	3308      	adds	r3, #8
 8003472:	2100      	movs	r1, #0
 8003474:	4618      	mov	r0, r3
 8003476:	f000 fbe3 	bl	8003c40 <RCCEx_PLL2_Config>
 800347a:	4603      	mov	r3, r0
 800347c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8003480:	e015      	b.n	80034ae <HAL_RCCEx_PeriphCLKConfig+0xbae>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003482:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003486:	3328      	adds	r3, #40	@ 0x28
 8003488:	2102      	movs	r1, #2
 800348a:	4618      	mov	r0, r3
 800348c:	f000 fc8a 	bl	8003da4 <RCCEx_PLL3_Config>
 8003490:	4603      	mov	r3, r0
 8003492:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8003496:	e00a      	b.n	80034ae <HAL_RCCEx_PeriphCLKConfig+0xbae>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003498:	2301      	movs	r3, #1
 800349a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800349e:	e006      	b.n	80034ae <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 80034a0:	bf00      	nop
 80034a2:	e004      	b.n	80034ae <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 80034a4:	bf00      	nop
 80034a6:	e002      	b.n	80034ae <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 80034a8:	bf00      	nop
 80034aa:	e000      	b.n	80034ae <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 80034ac:	bf00      	nop
    }

    if (ret == HAL_OK)
 80034ae:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d10b      	bne.n	80034ce <HAL_RCCEx_PeriphCLKConfig+0xbce>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80034b6:	4b39      	ldr	r3, [pc, #228]	@ (800359c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80034b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80034ba:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80034be:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80034c2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80034c6:	4a35      	ldr	r2, [pc, #212]	@ (800359c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80034c8:	430b      	orrs	r3, r1
 80034ca:	6553      	str	r3, [r2, #84]	@ 0x54
 80034cc:	e003      	b.n	80034d6 <HAL_RCCEx_PeriphCLKConfig+0xbd6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80034ce:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80034d2:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80034d6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80034da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034de:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 80034e2:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80034e6:	2300      	movs	r3, #0
 80034e8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80034ec:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 80034f0:	460b      	mov	r3, r1
 80034f2:	4313      	orrs	r3, r2
 80034f4:	d058      	beq.n	80035a8 <HAL_RCCEx_PeriphCLKConfig+0xca8>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 80034f6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80034fa:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80034fe:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8003502:	d033      	beq.n	800356c <HAL_RCCEx_PeriphCLKConfig+0xc6c>
 8003504:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8003508:	d82c      	bhi.n	8003564 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800350a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800350e:	d02f      	beq.n	8003570 <HAL_RCCEx_PeriphCLKConfig+0xc70>
 8003510:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003514:	d826      	bhi.n	8003564 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8003516:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800351a:	d02b      	beq.n	8003574 <HAL_RCCEx_PeriphCLKConfig+0xc74>
 800351c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003520:	d820      	bhi.n	8003564 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8003522:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003526:	d012      	beq.n	800354e <HAL_RCCEx_PeriphCLKConfig+0xc4e>
 8003528:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800352c:	d81a      	bhi.n	8003564 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800352e:	2b00      	cmp	r3, #0
 8003530:	d022      	beq.n	8003578 <HAL_RCCEx_PeriphCLKConfig+0xc78>
 8003532:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003536:	d115      	bne.n	8003564 <HAL_RCCEx_PeriphCLKConfig+0xc64>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003538:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800353c:	3308      	adds	r3, #8
 800353e:	2100      	movs	r1, #0
 8003540:	4618      	mov	r0, r3
 8003542:	f000 fb7d 	bl	8003c40 <RCCEx_PLL2_Config>
 8003546:	4603      	mov	r3, r0
 8003548:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800354c:	e015      	b.n	800357a <HAL_RCCEx_PeriphCLKConfig+0xc7a>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800354e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003552:	3328      	adds	r3, #40	@ 0x28
 8003554:	2102      	movs	r1, #2
 8003556:	4618      	mov	r0, r3
 8003558:	f000 fc24 	bl	8003da4 <RCCEx_PLL3_Config>
 800355c:	4603      	mov	r3, r0
 800355e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8003562:	e00a      	b.n	800357a <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003564:	2301      	movs	r3, #1
 8003566:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800356a:	e006      	b.n	800357a <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 800356c:	bf00      	nop
 800356e:	e004      	b.n	800357a <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8003570:	bf00      	nop
 8003572:	e002      	b.n	800357a <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8003574:	bf00      	nop
 8003576:	e000      	b.n	800357a <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8003578:	bf00      	nop
    }

    if (ret == HAL_OK)
 800357a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800357e:	2b00      	cmp	r3, #0
 8003580:	d10e      	bne.n	80035a0 <HAL_RCCEx_PeriphCLKConfig+0xca0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003582:	4b06      	ldr	r3, [pc, #24]	@ (800359c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8003584:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003586:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 800358a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800358e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003592:	4a02      	ldr	r2, [pc, #8]	@ (800359c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8003594:	430b      	orrs	r3, r1
 8003596:	6593      	str	r3, [r2, #88]	@ 0x58
 8003598:	e006      	b.n	80035a8 <HAL_RCCEx_PeriphCLKConfig+0xca8>
 800359a:	bf00      	nop
 800359c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80035a0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80035a4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 80035a8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80035ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035b0:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 80035b4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80035b8:	2300      	movs	r3, #0
 80035ba:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80035be:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 80035c2:	460b      	mov	r3, r1
 80035c4:	4313      	orrs	r3, r2
 80035c6:	d055      	beq.n	8003674 <HAL_RCCEx_PeriphCLKConfig+0xd74>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 80035c8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80035cc:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80035d0:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80035d4:	d033      	beq.n	800363e <HAL_RCCEx_PeriphCLKConfig+0xd3e>
 80035d6:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80035da:	d82c      	bhi.n	8003636 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 80035dc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80035e0:	d02f      	beq.n	8003642 <HAL_RCCEx_PeriphCLKConfig+0xd42>
 80035e2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80035e6:	d826      	bhi.n	8003636 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 80035e8:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80035ec:	d02b      	beq.n	8003646 <HAL_RCCEx_PeriphCLKConfig+0xd46>
 80035ee:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80035f2:	d820      	bhi.n	8003636 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 80035f4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80035f8:	d012      	beq.n	8003620 <HAL_RCCEx_PeriphCLKConfig+0xd20>
 80035fa:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80035fe:	d81a      	bhi.n	8003636 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8003600:	2b00      	cmp	r3, #0
 8003602:	d022      	beq.n	800364a <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 8003604:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003608:	d115      	bne.n	8003636 <HAL_RCCEx_PeriphCLKConfig+0xd36>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800360a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800360e:	3308      	adds	r3, #8
 8003610:	2100      	movs	r1, #0
 8003612:	4618      	mov	r0, r3
 8003614:	f000 fb14 	bl	8003c40 <RCCEx_PLL2_Config>
 8003618:	4603      	mov	r3, r0
 800361a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800361e:	e015      	b.n	800364c <HAL_RCCEx_PeriphCLKConfig+0xd4c>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003620:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003624:	3328      	adds	r3, #40	@ 0x28
 8003626:	2102      	movs	r1, #2
 8003628:	4618      	mov	r0, r3
 800362a:	f000 fbbb 	bl	8003da4 <RCCEx_PLL3_Config>
 800362e:	4603      	mov	r3, r0
 8003630:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8003634:	e00a      	b.n	800364c <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003636:	2301      	movs	r3, #1
 8003638:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800363c:	e006      	b.n	800364c <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800363e:	bf00      	nop
 8003640:	e004      	b.n	800364c <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8003642:	bf00      	nop
 8003644:	e002      	b.n	800364c <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8003646:	bf00      	nop
 8003648:	e000      	b.n	800364c <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800364a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800364c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003650:	2b00      	cmp	r3, #0
 8003652:	d10b      	bne.n	800366c <HAL_RCCEx_PeriphCLKConfig+0xd6c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8003654:	4ba0      	ldr	r3, [pc, #640]	@ (80038d8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8003656:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003658:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 800365c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003660:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003664:	4a9c      	ldr	r2, [pc, #624]	@ (80038d8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8003666:	430b      	orrs	r3, r1
 8003668:	6593      	str	r3, [r2, #88]	@ 0x58
 800366a:	e003      	b.n	8003674 <HAL_RCCEx_PeriphCLKConfig+0xd74>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800366c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003670:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ I2C1/2/3/5* Configuration ------------------------*/
#if defined(I2C5)
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1235) == RCC_PERIPHCLK_I2C1235)
 8003674:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003678:	e9d3 2300 	ldrd	r2, r3, [r3]
 800367c:	f002 0308 	and.w	r3, r2, #8
 8003680:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003684:	2300      	movs	r3, #0
 8003686:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800368a:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 800368e:	460b      	mov	r3, r1
 8003690:	4313      	orrs	r3, r2
 8003692:	d01e      	beq.n	80036d2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1235CLKSOURCE(PeriphClkInit->I2c1235ClockSelection));

    if ((PeriphClkInit->I2c1235ClockSelection) == RCC_I2C1235CLKSOURCE_PLL3)
 8003694:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003698:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800369c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80036a0:	d10c      	bne.n	80036bc <HAL_RCCEx_PeriphCLKConfig+0xdbc>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80036a2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80036a6:	3328      	adds	r3, #40	@ 0x28
 80036a8:	2102      	movs	r1, #2
 80036aa:	4618      	mov	r0, r3
 80036ac:	f000 fb7a 	bl	8003da4 <RCCEx_PLL3_Config>
 80036b0:	4603      	mov	r3, r0
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d002      	beq.n	80036bc <HAL_RCCEx_PeriphCLKConfig+0xdbc>
      {
        status = HAL_ERROR;
 80036b6:	2301      	movs	r3, #1
 80036b8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);
 80036bc:	4b86      	ldr	r3, [pc, #536]	@ (80038d8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80036be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80036c0:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80036c4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80036c8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80036cc:	4a82      	ldr	r2, [pc, #520]	@ (80038d8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80036ce:	430b      	orrs	r3, r1
 80036d0:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80036d2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80036d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036da:	f002 0310 	and.w	r3, r2, #16
 80036de:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80036e2:	2300      	movs	r3, #0
 80036e4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80036e8:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 80036ec:	460b      	mov	r3, r1
 80036ee:	4313      	orrs	r3, r2
 80036f0:	d01e      	beq.n	8003730 <HAL_RCCEx_PeriphCLKConfig+0xe30>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 80036f2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80036f6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80036fa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80036fe:	d10c      	bne.n	800371a <HAL_RCCEx_PeriphCLKConfig+0xe1a>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8003700:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003704:	3328      	adds	r3, #40	@ 0x28
 8003706:	2102      	movs	r1, #2
 8003708:	4618      	mov	r0, r3
 800370a:	f000 fb4b 	bl	8003da4 <RCCEx_PLL3_Config>
 800370e:	4603      	mov	r3, r0
 8003710:	2b00      	cmp	r3, #0
 8003712:	d002      	beq.n	800371a <HAL_RCCEx_PeriphCLKConfig+0xe1a>
      {
        status = HAL_ERROR;
 8003714:	2301      	movs	r3, #1
 8003716:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800371a:	4b6f      	ldr	r3, [pc, #444]	@ (80038d8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800371c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800371e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8003722:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003726:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800372a:	4a6b      	ldr	r2, [pc, #428]	@ (80038d8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800372c:	430b      	orrs	r3, r1
 800372e:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003730:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003734:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003738:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 800373c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800373e:	2300      	movs	r3, #0
 8003740:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8003742:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8003746:	460b      	mov	r3, r1
 8003748:	4313      	orrs	r3, r2
 800374a:	d03e      	beq.n	80037ca <HAL_RCCEx_PeriphCLKConfig+0xeca>
  {
    switch (PeriphClkInit->AdcClockSelection)
 800374c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003750:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8003754:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003758:	d022      	beq.n	80037a0 <HAL_RCCEx_PeriphCLKConfig+0xea0>
 800375a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800375e:	d81b      	bhi.n	8003798 <HAL_RCCEx_PeriphCLKConfig+0xe98>
 8003760:	2b00      	cmp	r3, #0
 8003762:	d003      	beq.n	800376c <HAL_RCCEx_PeriphCLKConfig+0xe6c>
 8003764:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003768:	d00b      	beq.n	8003782 <HAL_RCCEx_PeriphCLKConfig+0xe82>
 800376a:	e015      	b.n	8003798 <HAL_RCCEx_PeriphCLKConfig+0xe98>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800376c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003770:	3308      	adds	r3, #8
 8003772:	2100      	movs	r1, #0
 8003774:	4618      	mov	r0, r3
 8003776:	f000 fa63 	bl	8003c40 <RCCEx_PLL2_Config>
 800377a:	4603      	mov	r3, r0
 800377c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 8003780:	e00f      	b.n	80037a2 <HAL_RCCEx_PeriphCLKConfig+0xea2>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003782:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003786:	3328      	adds	r3, #40	@ 0x28
 8003788:	2102      	movs	r1, #2
 800378a:	4618      	mov	r0, r3
 800378c:	f000 fb0a 	bl	8003da4 <RCCEx_PLL3_Config>
 8003790:	4603      	mov	r3, r0
 8003792:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 8003796:	e004      	b.n	80037a2 <HAL_RCCEx_PeriphCLKConfig+0xea2>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003798:	2301      	movs	r3, #1
 800379a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800379e:	e000      	b.n	80037a2 <HAL_RCCEx_PeriphCLKConfig+0xea2>
        break;
 80037a0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80037a2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d10b      	bne.n	80037c2 <HAL_RCCEx_PeriphCLKConfig+0xec2>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80037aa:	4b4b      	ldr	r3, [pc, #300]	@ (80038d8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80037ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80037ae:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 80037b2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80037b6:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80037ba:	4a47      	ldr	r2, [pc, #284]	@ (80038d8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80037bc:	430b      	orrs	r3, r1
 80037be:	6593      	str	r3, [r2, #88]	@ 0x58
 80037c0:	e003      	b.n	80037ca <HAL_RCCEx_PeriphCLKConfig+0xeca>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80037c2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80037c6:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80037ca:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80037ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037d2:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 80037d6:	673b      	str	r3, [r7, #112]	@ 0x70
 80037d8:	2300      	movs	r3, #0
 80037da:	677b      	str	r3, [r7, #116]	@ 0x74
 80037dc:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 80037e0:	460b      	mov	r3, r1
 80037e2:	4313      	orrs	r3, r2
 80037e4:	d03b      	beq.n	800385e <HAL_RCCEx_PeriphCLKConfig+0xf5e>
  {

    switch (PeriphClkInit->UsbClockSelection)
 80037e6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80037ea:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80037ee:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80037f2:	d01f      	beq.n	8003834 <HAL_RCCEx_PeriphCLKConfig+0xf34>
 80037f4:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80037f8:	d818      	bhi.n	800382c <HAL_RCCEx_PeriphCLKConfig+0xf2c>
 80037fa:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80037fe:	d003      	beq.n	8003808 <HAL_RCCEx_PeriphCLKConfig+0xf08>
 8003800:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003804:	d007      	beq.n	8003816 <HAL_RCCEx_PeriphCLKConfig+0xf16>
 8003806:	e011      	b.n	800382c <HAL_RCCEx_PeriphCLKConfig+0xf2c>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003808:	4b33      	ldr	r3, [pc, #204]	@ (80038d8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800380a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800380c:	4a32      	ldr	r2, [pc, #200]	@ (80038d8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800380e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003812:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8003814:	e00f      	b.n	8003836 <HAL_RCCEx_PeriphCLKConfig+0xf36>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003816:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800381a:	3328      	adds	r3, #40	@ 0x28
 800381c:	2101      	movs	r1, #1
 800381e:	4618      	mov	r0, r3
 8003820:	f000 fac0 	bl	8003da4 <RCCEx_PLL3_Config>
 8003824:	4603      	mov	r3, r0
 8003826:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* USB clock source configuration done later after clock selection check */
        break;
 800382a:	e004      	b.n	8003836 <HAL_RCCEx_PeriphCLKConfig+0xf36>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800382c:	2301      	movs	r3, #1
 800382e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8003832:	e000      	b.n	8003836 <HAL_RCCEx_PeriphCLKConfig+0xf36>
        break;
 8003834:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003836:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800383a:	2b00      	cmp	r3, #0
 800383c:	d10b      	bne.n	8003856 <HAL_RCCEx_PeriphCLKConfig+0xf56>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800383e:	4b26      	ldr	r3, [pc, #152]	@ (80038d8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8003840:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003842:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8003846:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800384a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800384e:	4a22      	ldr	r2, [pc, #136]	@ (80038d8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8003850:	430b      	orrs	r3, r1
 8003852:	6553      	str	r3, [r2, #84]	@ 0x54
 8003854:	e003      	b.n	800385e <HAL_RCCEx_PeriphCLKConfig+0xf5e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003856:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800385a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800385e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003862:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003866:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 800386a:	66bb      	str	r3, [r7, #104]	@ 0x68
 800386c:	2300      	movs	r3, #0
 800386e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003870:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8003874:	460b      	mov	r3, r1
 8003876:	4313      	orrs	r3, r2
 8003878:	d034      	beq.n	80038e4 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800387a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800387e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003880:	2b00      	cmp	r3, #0
 8003882:	d003      	beq.n	800388c <HAL_RCCEx_PeriphCLKConfig+0xf8c>
 8003884:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003888:	d007      	beq.n	800389a <HAL_RCCEx_PeriphCLKConfig+0xf9a>
 800388a:	e011      	b.n	80038b0 <HAL_RCCEx_PeriphCLKConfig+0xfb0>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800388c:	4b12      	ldr	r3, [pc, #72]	@ (80038d8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800388e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003890:	4a11      	ldr	r2, [pc, #68]	@ (80038d8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8003892:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003896:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8003898:	e00e      	b.n	80038b8 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800389a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800389e:	3308      	adds	r3, #8
 80038a0:	2102      	movs	r1, #2
 80038a2:	4618      	mov	r0, r3
 80038a4:	f000 f9cc 	bl	8003c40 <RCCEx_PLL2_Config>
 80038a8:	4603      	mov	r3, r0
 80038aa:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80038ae:	e003      	b.n	80038b8 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      default:
        ret = HAL_ERROR;
 80038b0:	2301      	movs	r3, #1
 80038b2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80038b6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80038b8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d10d      	bne.n	80038dc <HAL_RCCEx_PeriphCLKConfig+0xfdc>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 80038c0:	4b05      	ldr	r3, [pc, #20]	@ (80038d8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80038c2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80038c4:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80038c8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80038cc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80038ce:	4a02      	ldr	r2, [pc, #8]	@ (80038d8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80038d0:	430b      	orrs	r3, r1
 80038d2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80038d4:	e006      	b.n	80038e4 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
 80038d6:	bf00      	nop
 80038d8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80038dc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80038e0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80038e4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80038e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038ec:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 80038f0:	663b      	str	r3, [r7, #96]	@ 0x60
 80038f2:	2300      	movs	r3, #0
 80038f4:	667b      	str	r3, [r7, #100]	@ 0x64
 80038f6:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 80038fa:	460b      	mov	r3, r1
 80038fc:	4313      	orrs	r3, r2
 80038fe:	d00c      	beq.n	800391a <HAL_RCCEx_PeriphCLKConfig+0x101a>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8003900:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003904:	3328      	adds	r3, #40	@ 0x28
 8003906:	2102      	movs	r1, #2
 8003908:	4618      	mov	r0, r3
 800390a:	f000 fa4b 	bl	8003da4 <RCCEx_PLL3_Config>
 800390e:	4603      	mov	r3, r0
 8003910:	2b00      	cmp	r3, #0
 8003912:	d002      	beq.n	800391a <HAL_RCCEx_PeriphCLKConfig+0x101a>
    {
      status = HAL_ERROR;
 8003914:	2301      	movs	r3, #1
 8003916:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800391a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800391e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003922:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8003926:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003928:	2300      	movs	r3, #0
 800392a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800392c:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8003930:	460b      	mov	r3, r1
 8003932:	4313      	orrs	r3, r2
 8003934:	d036      	beq.n	80039a4 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
  {

    switch (PeriphClkInit->RngClockSelection)
 8003936:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800393a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800393c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003940:	d018      	beq.n	8003974 <HAL_RCCEx_PeriphCLKConfig+0x1074>
 8003942:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003946:	d811      	bhi.n	800396c <HAL_RCCEx_PeriphCLKConfig+0x106c>
 8003948:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800394c:	d014      	beq.n	8003978 <HAL_RCCEx_PeriphCLKConfig+0x1078>
 800394e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003952:	d80b      	bhi.n	800396c <HAL_RCCEx_PeriphCLKConfig+0x106c>
 8003954:	2b00      	cmp	r3, #0
 8003956:	d011      	beq.n	800397c <HAL_RCCEx_PeriphCLKConfig+0x107c>
 8003958:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800395c:	d106      	bne.n	800396c <HAL_RCCEx_PeriphCLKConfig+0x106c>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800395e:	4bb7      	ldr	r3, [pc, #732]	@ (8003c3c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8003960:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003962:	4ab6      	ldr	r2, [pc, #728]	@ (8003c3c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8003964:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003968:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 800396a:	e008      	b.n	800397e <HAL_RCCEx_PeriphCLKConfig+0x107e>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800396c:	2301      	movs	r3, #1
 800396e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8003972:	e004      	b.n	800397e <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8003974:	bf00      	nop
 8003976:	e002      	b.n	800397e <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8003978:	bf00      	nop
 800397a:	e000      	b.n	800397e <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 800397c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800397e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003982:	2b00      	cmp	r3, #0
 8003984:	d10a      	bne.n	800399c <HAL_RCCEx_PeriphCLKConfig+0x109c>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003986:	4bad      	ldr	r3, [pc, #692]	@ (8003c3c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8003988:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800398a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800398e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003992:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003994:	4aa9      	ldr	r2, [pc, #676]	@ (8003c3c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8003996:	430b      	orrs	r3, r1
 8003998:	6553      	str	r3, [r2, #84]	@ 0x54
 800399a:	e003      	b.n	80039a4 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800399c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80039a0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80039a4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80039a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039ac:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 80039b0:	653b      	str	r3, [r7, #80]	@ 0x50
 80039b2:	2300      	movs	r3, #0
 80039b4:	657b      	str	r3, [r7, #84]	@ 0x54
 80039b6:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 80039ba:	460b      	mov	r3, r1
 80039bc:	4313      	orrs	r3, r2
 80039be:	d009      	beq.n	80039d4 <HAL_RCCEx_PeriphCLKConfig+0x10d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80039c0:	4b9e      	ldr	r3, [pc, #632]	@ (8003c3c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80039c2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80039c4:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80039c8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80039cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80039ce:	4a9b      	ldr	r2, [pc, #620]	@ (8003c3c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80039d0:	430b      	orrs	r3, r1
 80039d2:	6513      	str	r3, [r2, #80]	@ 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80039d4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80039d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039dc:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 80039e0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80039e2:	2300      	movs	r3, #0
 80039e4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80039e6:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 80039ea:	460b      	mov	r3, r1
 80039ec:	4313      	orrs	r3, r2
 80039ee:	d009      	beq.n	8003a04 <HAL_RCCEx_PeriphCLKConfig+0x1104>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80039f0:	4b92      	ldr	r3, [pc, #584]	@ (8003c3c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80039f2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80039f4:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 80039f8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80039fc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80039fe:	4a8f      	ldr	r2, [pc, #572]	@ (8003c3c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8003a00:	430b      	orrs	r3, r1
 8003a02:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8003a04:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003a08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a0c:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8003a10:	643b      	str	r3, [r7, #64]	@ 0x40
 8003a12:	2300      	movs	r3, #0
 8003a14:	647b      	str	r3, [r7, #68]	@ 0x44
 8003a16:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8003a1a:	460b      	mov	r3, r1
 8003a1c:	4313      	orrs	r3, r2
 8003a1e:	d00e      	beq.n	8003a3e <HAL_RCCEx_PeriphCLKConfig+0x113e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003a20:	4b86      	ldr	r3, [pc, #536]	@ (8003c3c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8003a22:	691b      	ldr	r3, [r3, #16]
 8003a24:	4a85      	ldr	r2, [pc, #532]	@ (8003c3c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8003a26:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8003a2a:	6113      	str	r3, [r2, #16]
 8003a2c:	4b83      	ldr	r3, [pc, #524]	@ (8003c3c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8003a2e:	6919      	ldr	r1, [r3, #16]
 8003a30:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003a34:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003a38:	4a80      	ldr	r2, [pc, #512]	@ (8003c3c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8003a3a:	430b      	orrs	r3, r1
 8003a3c:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8003a3e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003a42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a46:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8003a4a:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003a4c:	2300      	movs	r3, #0
 8003a4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003a50:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8003a54:	460b      	mov	r3, r1
 8003a56:	4313      	orrs	r3, r2
 8003a58:	d009      	beq.n	8003a6e <HAL_RCCEx_PeriphCLKConfig+0x116e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8003a5a:	4b78      	ldr	r3, [pc, #480]	@ (8003c3c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8003a5c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a5e:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8003a62:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003a66:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a68:	4a74      	ldr	r2, [pc, #464]	@ (8003c3c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8003a6a:	430b      	orrs	r3, r1
 8003a6c:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8003a6e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003a72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a76:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8003a7a:	633b      	str	r3, [r7, #48]	@ 0x30
 8003a7c:	2300      	movs	r3, #0
 8003a7e:	637b      	str	r3, [r7, #52]	@ 0x34
 8003a80:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8003a84:	460b      	mov	r3, r1
 8003a86:	4313      	orrs	r3, r2
 8003a88:	d00a      	beq.n	8003aa0 <HAL_RCCEx_PeriphCLKConfig+0x11a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8003a8a:	4b6c      	ldr	r3, [pc, #432]	@ (8003c3c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8003a8c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a8e:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8003a92:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003a96:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a9a:	4a68      	ldr	r2, [pc, #416]	@ (8003c3c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8003a9c:	430b      	orrs	r3, r1
 8003a9e:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8003aa0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003aa4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003aa8:	2100      	movs	r1, #0
 8003aaa:	62b9      	str	r1, [r7, #40]	@ 0x28
 8003aac:	f003 0301 	and.w	r3, r3, #1
 8003ab0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003ab2:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8003ab6:	460b      	mov	r3, r1
 8003ab8:	4313      	orrs	r3, r2
 8003aba:	d011      	beq.n	8003ae0 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003abc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003ac0:	3308      	adds	r3, #8
 8003ac2:	2100      	movs	r1, #0
 8003ac4:	4618      	mov	r0, r3
 8003ac6:	f000 f8bb 	bl	8003c40 <RCCEx_PLL2_Config>
 8003aca:	4603      	mov	r3, r0
 8003acc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8003ad0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d003      	beq.n	8003ae0 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ad8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003adc:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8003ae0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003ae4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ae8:	2100      	movs	r1, #0
 8003aea:	6239      	str	r1, [r7, #32]
 8003aec:	f003 0302 	and.w	r3, r3, #2
 8003af0:	627b      	str	r3, [r7, #36]	@ 0x24
 8003af2:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8003af6:	460b      	mov	r3, r1
 8003af8:	4313      	orrs	r3, r2
 8003afa:	d011      	beq.n	8003b20 <HAL_RCCEx_PeriphCLKConfig+0x1220>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003afc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003b00:	3308      	adds	r3, #8
 8003b02:	2101      	movs	r1, #1
 8003b04:	4618      	mov	r0, r3
 8003b06:	f000 f89b 	bl	8003c40 <RCCEx_PLL2_Config>
 8003b0a:	4603      	mov	r3, r0
 8003b0c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8003b10:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d003      	beq.n	8003b20 <HAL_RCCEx_PeriphCLKConfig+0x1220>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003b18:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003b1c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8003b20:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003b24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b28:	2100      	movs	r1, #0
 8003b2a:	61b9      	str	r1, [r7, #24]
 8003b2c:	f003 0304 	and.w	r3, r3, #4
 8003b30:	61fb      	str	r3, [r7, #28]
 8003b32:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8003b36:	460b      	mov	r3, r1
 8003b38:	4313      	orrs	r3, r2
 8003b3a:	d011      	beq.n	8003b60 <HAL_RCCEx_PeriphCLKConfig+0x1260>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003b3c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003b40:	3308      	adds	r3, #8
 8003b42:	2102      	movs	r1, #2
 8003b44:	4618      	mov	r0, r3
 8003b46:	f000 f87b 	bl	8003c40 <RCCEx_PLL2_Config>
 8003b4a:	4603      	mov	r3, r0
 8003b4c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8003b50:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d003      	beq.n	8003b60 <HAL_RCCEx_PeriphCLKConfig+0x1260>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003b58:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003b5c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8003b60:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003b64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b68:	2100      	movs	r1, #0
 8003b6a:	6139      	str	r1, [r7, #16]
 8003b6c:	f003 0308 	and.w	r3, r3, #8
 8003b70:	617b      	str	r3, [r7, #20]
 8003b72:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8003b76:	460b      	mov	r3, r1
 8003b78:	4313      	orrs	r3, r2
 8003b7a:	d011      	beq.n	8003ba0 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003b7c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003b80:	3328      	adds	r3, #40	@ 0x28
 8003b82:	2100      	movs	r1, #0
 8003b84:	4618      	mov	r0, r3
 8003b86:	f000 f90d 	bl	8003da4 <RCCEx_PLL3_Config>
 8003b8a:	4603      	mov	r3, r0
 8003b8c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  
    if (ret == HAL_OK)
 8003b90:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d003      	beq.n	8003ba0 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003b98:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003b9c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8003ba0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003ba4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ba8:	2100      	movs	r1, #0
 8003baa:	60b9      	str	r1, [r7, #8]
 8003bac:	f003 0310 	and.w	r3, r3, #16
 8003bb0:	60fb      	str	r3, [r7, #12]
 8003bb2:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8003bb6:	460b      	mov	r3, r1
 8003bb8:	4313      	orrs	r3, r2
 8003bba:	d011      	beq.n	8003be0 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003bbc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003bc0:	3328      	adds	r3, #40	@ 0x28
 8003bc2:	2101      	movs	r1, #1
 8003bc4:	4618      	mov	r0, r3
 8003bc6:	f000 f8ed 	bl	8003da4 <RCCEx_PLL3_Config>
 8003bca:	4603      	mov	r3, r0
 8003bcc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8003bd0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	d003      	beq.n	8003be0 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003bd8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003bdc:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8003be0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003be4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003be8:	2100      	movs	r1, #0
 8003bea:	6039      	str	r1, [r7, #0]
 8003bec:	f003 0320 	and.w	r3, r3, #32
 8003bf0:	607b      	str	r3, [r7, #4]
 8003bf2:	e9d7 1200 	ldrd	r1, r2, [r7]
 8003bf6:	460b      	mov	r3, r1
 8003bf8:	4313      	orrs	r3, r2
 8003bfa:	d011      	beq.n	8003c20 <HAL_RCCEx_PeriphCLKConfig+0x1320>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003bfc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003c00:	3328      	adds	r3, #40	@ 0x28
 8003c02:	2102      	movs	r1, #2
 8003c04:	4618      	mov	r0, r3
 8003c06:	f000 f8cd 	bl	8003da4 <RCCEx_PLL3_Config>
 8003c0a:	4603      	mov	r3, r0
 8003c0c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8003c10:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d003      	beq.n	8003c20 <HAL_RCCEx_PeriphCLKConfig+0x1320>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003c18:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003c1c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }

  if (status == HAL_OK)
 8003c20:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d101      	bne.n	8003c2c <HAL_RCCEx_PeriphCLKConfig+0x132c>
  {
    return HAL_OK;
 8003c28:	2300      	movs	r3, #0
 8003c2a:	e000      	b.n	8003c2e <HAL_RCCEx_PeriphCLKConfig+0x132e>
  }
  return HAL_ERROR;
 8003c2c:	2301      	movs	r3, #1
}
 8003c2e:	4618      	mov	r0, r3
 8003c30:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 8003c34:	46bd      	mov	sp, r7
 8003c36:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003c3a:	bf00      	nop
 8003c3c:	58024400 	.word	0x58024400

08003c40 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8003c40:	b580      	push	{r7, lr}
 8003c42:	b084      	sub	sp, #16
 8003c44:	af00      	add	r7, sp, #0
 8003c46:	6078      	str	r0, [r7, #4]
 8003c48:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003c4a:	2300      	movs	r3, #0
 8003c4c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8003c4e:	4b53      	ldr	r3, [pc, #332]	@ (8003d9c <RCCEx_PLL2_Config+0x15c>)
 8003c50:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c52:	f003 0303 	and.w	r3, r3, #3
 8003c56:	2b03      	cmp	r3, #3
 8003c58:	d101      	bne.n	8003c5e <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8003c5a:	2301      	movs	r3, #1
 8003c5c:	e099      	b.n	8003d92 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8003c5e:	4b4f      	ldr	r3, [pc, #316]	@ (8003d9c <RCCEx_PLL2_Config+0x15c>)
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	4a4e      	ldr	r2, [pc, #312]	@ (8003d9c <RCCEx_PLL2_Config+0x15c>)
 8003c64:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003c68:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003c6a:	f7fd f95d 	bl	8000f28 <HAL_GetTick>
 8003c6e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8003c70:	e008      	b.n	8003c84 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8003c72:	f7fd f959 	bl	8000f28 <HAL_GetTick>
 8003c76:	4602      	mov	r2, r0
 8003c78:	68bb      	ldr	r3, [r7, #8]
 8003c7a:	1ad3      	subs	r3, r2, r3
 8003c7c:	2b02      	cmp	r3, #2
 8003c7e:	d901      	bls.n	8003c84 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8003c80:	2303      	movs	r3, #3
 8003c82:	e086      	b.n	8003d92 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8003c84:	4b45      	ldr	r3, [pc, #276]	@ (8003d9c <RCCEx_PLL2_Config+0x15c>)
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d1f0      	bne.n	8003c72 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8003c90:	4b42      	ldr	r3, [pc, #264]	@ (8003d9c <RCCEx_PLL2_Config+0x15c>)
 8003c92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c94:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	031b      	lsls	r3, r3, #12
 8003c9e:	493f      	ldr	r1, [pc, #252]	@ (8003d9c <RCCEx_PLL2_Config+0x15c>)
 8003ca0:	4313      	orrs	r3, r2
 8003ca2:	628b      	str	r3, [r1, #40]	@ 0x28
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	685b      	ldr	r3, [r3, #4]
 8003ca8:	3b01      	subs	r3, #1
 8003caa:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	689b      	ldr	r3, [r3, #8]
 8003cb2:	3b01      	subs	r3, #1
 8003cb4:	025b      	lsls	r3, r3, #9
 8003cb6:	b29b      	uxth	r3, r3
 8003cb8:	431a      	orrs	r2, r3
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	68db      	ldr	r3, [r3, #12]
 8003cbe:	3b01      	subs	r3, #1
 8003cc0:	041b      	lsls	r3, r3, #16
 8003cc2:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8003cc6:	431a      	orrs	r2, r3
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	691b      	ldr	r3, [r3, #16]
 8003ccc:	3b01      	subs	r3, #1
 8003cce:	061b      	lsls	r3, r3, #24
 8003cd0:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8003cd4:	4931      	ldr	r1, [pc, #196]	@ (8003d9c <RCCEx_PLL2_Config+0x15c>)
 8003cd6:	4313      	orrs	r3, r2
 8003cd8:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8003cda:	4b30      	ldr	r3, [pc, #192]	@ (8003d9c <RCCEx_PLL2_Config+0x15c>)
 8003cdc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003cde:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	695b      	ldr	r3, [r3, #20]
 8003ce6:	492d      	ldr	r1, [pc, #180]	@ (8003d9c <RCCEx_PLL2_Config+0x15c>)
 8003ce8:	4313      	orrs	r3, r2
 8003cea:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8003cec:	4b2b      	ldr	r3, [pc, #172]	@ (8003d9c <RCCEx_PLL2_Config+0x15c>)
 8003cee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003cf0:	f023 0220 	bic.w	r2, r3, #32
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	699b      	ldr	r3, [r3, #24]
 8003cf8:	4928      	ldr	r1, [pc, #160]	@ (8003d9c <RCCEx_PLL2_Config+0x15c>)
 8003cfa:	4313      	orrs	r3, r2
 8003cfc:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8003cfe:	4b27      	ldr	r3, [pc, #156]	@ (8003d9c <RCCEx_PLL2_Config+0x15c>)
 8003d00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d02:	4a26      	ldr	r2, [pc, #152]	@ (8003d9c <RCCEx_PLL2_Config+0x15c>)
 8003d04:	f023 0310 	bic.w	r3, r3, #16
 8003d08:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8003d0a:	4b24      	ldr	r3, [pc, #144]	@ (8003d9c <RCCEx_PLL2_Config+0x15c>)
 8003d0c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003d0e:	4b24      	ldr	r3, [pc, #144]	@ (8003da0 <RCCEx_PLL2_Config+0x160>)
 8003d10:	4013      	ands	r3, r2
 8003d12:	687a      	ldr	r2, [r7, #4]
 8003d14:	69d2      	ldr	r2, [r2, #28]
 8003d16:	00d2      	lsls	r2, r2, #3
 8003d18:	4920      	ldr	r1, [pc, #128]	@ (8003d9c <RCCEx_PLL2_Config+0x15c>)
 8003d1a:	4313      	orrs	r3, r2
 8003d1c:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8003d1e:	4b1f      	ldr	r3, [pc, #124]	@ (8003d9c <RCCEx_PLL2_Config+0x15c>)
 8003d20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d22:	4a1e      	ldr	r2, [pc, #120]	@ (8003d9c <RCCEx_PLL2_Config+0x15c>)
 8003d24:	f043 0310 	orr.w	r3, r3, #16
 8003d28:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8003d2a:	683b      	ldr	r3, [r7, #0]
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d106      	bne.n	8003d3e <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8003d30:	4b1a      	ldr	r3, [pc, #104]	@ (8003d9c <RCCEx_PLL2_Config+0x15c>)
 8003d32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d34:	4a19      	ldr	r2, [pc, #100]	@ (8003d9c <RCCEx_PLL2_Config+0x15c>)
 8003d36:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8003d3a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8003d3c:	e00f      	b.n	8003d5e <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8003d3e:	683b      	ldr	r3, [r7, #0]
 8003d40:	2b01      	cmp	r3, #1
 8003d42:	d106      	bne.n	8003d52 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8003d44:	4b15      	ldr	r3, [pc, #84]	@ (8003d9c <RCCEx_PLL2_Config+0x15c>)
 8003d46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d48:	4a14      	ldr	r2, [pc, #80]	@ (8003d9c <RCCEx_PLL2_Config+0x15c>)
 8003d4a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003d4e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8003d50:	e005      	b.n	8003d5e <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8003d52:	4b12      	ldr	r3, [pc, #72]	@ (8003d9c <RCCEx_PLL2_Config+0x15c>)
 8003d54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d56:	4a11      	ldr	r2, [pc, #68]	@ (8003d9c <RCCEx_PLL2_Config+0x15c>)
 8003d58:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8003d5c:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8003d5e:	4b0f      	ldr	r3, [pc, #60]	@ (8003d9c <RCCEx_PLL2_Config+0x15c>)
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	4a0e      	ldr	r2, [pc, #56]	@ (8003d9c <RCCEx_PLL2_Config+0x15c>)
 8003d64:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003d68:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003d6a:	f7fd f8dd 	bl	8000f28 <HAL_GetTick>
 8003d6e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8003d70:	e008      	b.n	8003d84 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8003d72:	f7fd f8d9 	bl	8000f28 <HAL_GetTick>
 8003d76:	4602      	mov	r2, r0
 8003d78:	68bb      	ldr	r3, [r7, #8]
 8003d7a:	1ad3      	subs	r3, r2, r3
 8003d7c:	2b02      	cmp	r3, #2
 8003d7e:	d901      	bls.n	8003d84 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8003d80:	2303      	movs	r3, #3
 8003d82:	e006      	b.n	8003d92 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8003d84:	4b05      	ldr	r3, [pc, #20]	@ (8003d9c <RCCEx_PLL2_Config+0x15c>)
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d0f0      	beq.n	8003d72 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8003d90:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d92:	4618      	mov	r0, r3
 8003d94:	3710      	adds	r7, #16
 8003d96:	46bd      	mov	sp, r7
 8003d98:	bd80      	pop	{r7, pc}
 8003d9a:	bf00      	nop
 8003d9c:	58024400 	.word	0x58024400
 8003da0:	ffff0007 	.word	0xffff0007

08003da4 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8003da4:	b580      	push	{r7, lr}
 8003da6:	b084      	sub	sp, #16
 8003da8:	af00      	add	r7, sp, #0
 8003daa:	6078      	str	r0, [r7, #4]
 8003dac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003dae:	2300      	movs	r3, #0
 8003db0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8003db2:	4b53      	ldr	r3, [pc, #332]	@ (8003f00 <RCCEx_PLL3_Config+0x15c>)
 8003db4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003db6:	f003 0303 	and.w	r3, r3, #3
 8003dba:	2b03      	cmp	r3, #3
 8003dbc:	d101      	bne.n	8003dc2 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8003dbe:	2301      	movs	r3, #1
 8003dc0:	e099      	b.n	8003ef6 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8003dc2:	4b4f      	ldr	r3, [pc, #316]	@ (8003f00 <RCCEx_PLL3_Config+0x15c>)
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	4a4e      	ldr	r2, [pc, #312]	@ (8003f00 <RCCEx_PLL3_Config+0x15c>)
 8003dc8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003dcc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003dce:	f7fd f8ab 	bl	8000f28 <HAL_GetTick>
 8003dd2:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8003dd4:	e008      	b.n	8003de8 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8003dd6:	f7fd f8a7 	bl	8000f28 <HAL_GetTick>
 8003dda:	4602      	mov	r2, r0
 8003ddc:	68bb      	ldr	r3, [r7, #8]
 8003dde:	1ad3      	subs	r3, r2, r3
 8003de0:	2b02      	cmp	r3, #2
 8003de2:	d901      	bls.n	8003de8 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8003de4:	2303      	movs	r3, #3
 8003de6:	e086      	b.n	8003ef6 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8003de8:	4b45      	ldr	r3, [pc, #276]	@ (8003f00 <RCCEx_PLL3_Config+0x15c>)
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d1f0      	bne.n	8003dd6 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8003df4:	4b42      	ldr	r3, [pc, #264]	@ (8003f00 <RCCEx_PLL3_Config+0x15c>)
 8003df6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003df8:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	051b      	lsls	r3, r3, #20
 8003e02:	493f      	ldr	r1, [pc, #252]	@ (8003f00 <RCCEx_PLL3_Config+0x15c>)
 8003e04:	4313      	orrs	r3, r2
 8003e06:	628b      	str	r3, [r1, #40]	@ 0x28
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	685b      	ldr	r3, [r3, #4]
 8003e0c:	3b01      	subs	r3, #1
 8003e0e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	689b      	ldr	r3, [r3, #8]
 8003e16:	3b01      	subs	r3, #1
 8003e18:	025b      	lsls	r3, r3, #9
 8003e1a:	b29b      	uxth	r3, r3
 8003e1c:	431a      	orrs	r2, r3
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	68db      	ldr	r3, [r3, #12]
 8003e22:	3b01      	subs	r3, #1
 8003e24:	041b      	lsls	r3, r3, #16
 8003e26:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8003e2a:	431a      	orrs	r2, r3
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	691b      	ldr	r3, [r3, #16]
 8003e30:	3b01      	subs	r3, #1
 8003e32:	061b      	lsls	r3, r3, #24
 8003e34:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8003e38:	4931      	ldr	r1, [pc, #196]	@ (8003f00 <RCCEx_PLL3_Config+0x15c>)
 8003e3a:	4313      	orrs	r3, r2
 8003e3c:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8003e3e:	4b30      	ldr	r3, [pc, #192]	@ (8003f00 <RCCEx_PLL3_Config+0x15c>)
 8003e40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e42:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	695b      	ldr	r3, [r3, #20]
 8003e4a:	492d      	ldr	r1, [pc, #180]	@ (8003f00 <RCCEx_PLL3_Config+0x15c>)
 8003e4c:	4313      	orrs	r3, r2
 8003e4e:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8003e50:	4b2b      	ldr	r3, [pc, #172]	@ (8003f00 <RCCEx_PLL3_Config+0x15c>)
 8003e52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e54:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	699b      	ldr	r3, [r3, #24]
 8003e5c:	4928      	ldr	r1, [pc, #160]	@ (8003f00 <RCCEx_PLL3_Config+0x15c>)
 8003e5e:	4313      	orrs	r3, r2
 8003e60:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8003e62:	4b27      	ldr	r3, [pc, #156]	@ (8003f00 <RCCEx_PLL3_Config+0x15c>)
 8003e64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e66:	4a26      	ldr	r2, [pc, #152]	@ (8003f00 <RCCEx_PLL3_Config+0x15c>)
 8003e68:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003e6c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8003e6e:	4b24      	ldr	r3, [pc, #144]	@ (8003f00 <RCCEx_PLL3_Config+0x15c>)
 8003e70:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003e72:	4b24      	ldr	r3, [pc, #144]	@ (8003f04 <RCCEx_PLL3_Config+0x160>)
 8003e74:	4013      	ands	r3, r2
 8003e76:	687a      	ldr	r2, [r7, #4]
 8003e78:	69d2      	ldr	r2, [r2, #28]
 8003e7a:	00d2      	lsls	r2, r2, #3
 8003e7c:	4920      	ldr	r1, [pc, #128]	@ (8003f00 <RCCEx_PLL3_Config+0x15c>)
 8003e7e:	4313      	orrs	r3, r2
 8003e80:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8003e82:	4b1f      	ldr	r3, [pc, #124]	@ (8003f00 <RCCEx_PLL3_Config+0x15c>)
 8003e84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e86:	4a1e      	ldr	r2, [pc, #120]	@ (8003f00 <RCCEx_PLL3_Config+0x15c>)
 8003e88:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003e8c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8003e8e:	683b      	ldr	r3, [r7, #0]
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d106      	bne.n	8003ea2 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8003e94:	4b1a      	ldr	r3, [pc, #104]	@ (8003f00 <RCCEx_PLL3_Config+0x15c>)
 8003e96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e98:	4a19      	ldr	r2, [pc, #100]	@ (8003f00 <RCCEx_PLL3_Config+0x15c>)
 8003e9a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003e9e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8003ea0:	e00f      	b.n	8003ec2 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8003ea2:	683b      	ldr	r3, [r7, #0]
 8003ea4:	2b01      	cmp	r3, #1
 8003ea6:	d106      	bne.n	8003eb6 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8003ea8:	4b15      	ldr	r3, [pc, #84]	@ (8003f00 <RCCEx_PLL3_Config+0x15c>)
 8003eaa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003eac:	4a14      	ldr	r2, [pc, #80]	@ (8003f00 <RCCEx_PLL3_Config+0x15c>)
 8003eae:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003eb2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8003eb4:	e005      	b.n	8003ec2 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8003eb6:	4b12      	ldr	r3, [pc, #72]	@ (8003f00 <RCCEx_PLL3_Config+0x15c>)
 8003eb8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003eba:	4a11      	ldr	r2, [pc, #68]	@ (8003f00 <RCCEx_PLL3_Config+0x15c>)
 8003ebc:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003ec0:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8003ec2:	4b0f      	ldr	r3, [pc, #60]	@ (8003f00 <RCCEx_PLL3_Config+0x15c>)
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	4a0e      	ldr	r2, [pc, #56]	@ (8003f00 <RCCEx_PLL3_Config+0x15c>)
 8003ec8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003ecc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003ece:	f7fd f82b 	bl	8000f28 <HAL_GetTick>
 8003ed2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8003ed4:	e008      	b.n	8003ee8 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8003ed6:	f7fd f827 	bl	8000f28 <HAL_GetTick>
 8003eda:	4602      	mov	r2, r0
 8003edc:	68bb      	ldr	r3, [r7, #8]
 8003ede:	1ad3      	subs	r3, r2, r3
 8003ee0:	2b02      	cmp	r3, #2
 8003ee2:	d901      	bls.n	8003ee8 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8003ee4:	2303      	movs	r3, #3
 8003ee6:	e006      	b.n	8003ef6 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8003ee8:	4b05      	ldr	r3, [pc, #20]	@ (8003f00 <RCCEx_PLL3_Config+0x15c>)
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d0f0      	beq.n	8003ed6 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8003ef4:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ef6:	4618      	mov	r0, r3
 8003ef8:	3710      	adds	r7, #16
 8003efa:	46bd      	mov	sp, r7
 8003efc:	bd80      	pop	{r7, pc}
 8003efe:	bf00      	nop
 8003f00:	58024400 	.word	0x58024400
 8003f04:	ffff0007 	.word	0xffff0007

08003f08 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003f08:	b580      	push	{r7, lr}
 8003f0a:	b084      	sub	sp, #16
 8003f0c:	af00      	add	r7, sp, #0
 8003f0e:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d101      	bne.n	8003f1a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003f16:	2301      	movs	r3, #1
 8003f18:	e10f      	b.n	800413a <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	2200      	movs	r2, #0
 8003f1e:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	4a87      	ldr	r2, [pc, #540]	@ (8004144 <HAL_SPI_Init+0x23c>)
 8003f26:	4293      	cmp	r3, r2
 8003f28:	d00f      	beq.n	8003f4a <HAL_SPI_Init+0x42>
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	4a86      	ldr	r2, [pc, #536]	@ (8004148 <HAL_SPI_Init+0x240>)
 8003f30:	4293      	cmp	r3, r2
 8003f32:	d00a      	beq.n	8003f4a <HAL_SPI_Init+0x42>
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	4a84      	ldr	r2, [pc, #528]	@ (800414c <HAL_SPI_Init+0x244>)
 8003f3a:	4293      	cmp	r3, r2
 8003f3c:	d005      	beq.n	8003f4a <HAL_SPI_Init+0x42>
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	68db      	ldr	r3, [r3, #12]
 8003f42:	2b0f      	cmp	r3, #15
 8003f44:	d901      	bls.n	8003f4a <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 8003f46:	2301      	movs	r3, #1
 8003f48:	e0f7      	b.n	800413a <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 8003f4a:	6878      	ldr	r0, [r7, #4]
 8003f4c:	f000 fdd6 	bl	8004afc <SPI_GetPacketSize>
 8003f50:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	4a7b      	ldr	r2, [pc, #492]	@ (8004144 <HAL_SPI_Init+0x23c>)
 8003f58:	4293      	cmp	r3, r2
 8003f5a:	d00c      	beq.n	8003f76 <HAL_SPI_Init+0x6e>
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	4a79      	ldr	r2, [pc, #484]	@ (8004148 <HAL_SPI_Init+0x240>)
 8003f62:	4293      	cmp	r3, r2
 8003f64:	d007      	beq.n	8003f76 <HAL_SPI_Init+0x6e>
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	4a78      	ldr	r2, [pc, #480]	@ (800414c <HAL_SPI_Init+0x244>)
 8003f6c:	4293      	cmp	r3, r2
 8003f6e:	d002      	beq.n	8003f76 <HAL_SPI_Init+0x6e>
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	2b08      	cmp	r3, #8
 8003f74:	d811      	bhi.n	8003f9a <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8003f7a:	4a72      	ldr	r2, [pc, #456]	@ (8004144 <HAL_SPI_Init+0x23c>)
 8003f7c:	4293      	cmp	r3, r2
 8003f7e:	d009      	beq.n	8003f94 <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	4a70      	ldr	r2, [pc, #448]	@ (8004148 <HAL_SPI_Init+0x240>)
 8003f86:	4293      	cmp	r3, r2
 8003f88:	d004      	beq.n	8003f94 <HAL_SPI_Init+0x8c>
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	4a6f      	ldr	r2, [pc, #444]	@ (800414c <HAL_SPI_Init+0x244>)
 8003f90:	4293      	cmp	r3, r2
 8003f92:	d104      	bne.n	8003f9e <HAL_SPI_Init+0x96>
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	2b10      	cmp	r3, #16
 8003f98:	d901      	bls.n	8003f9e <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 8003f9a:	2301      	movs	r3, #1
 8003f9c:	e0cd      	b.n	800413a <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8003fa4:	b2db      	uxtb	r3, r3
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d106      	bne.n	8003fb8 <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	2200      	movs	r2, #0
 8003fae:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003fb2:	6878      	ldr	r0, [r7, #4]
 8003fb4:	f7fc fd26 	bl	8000a04 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	2202      	movs	r2, #2
 8003fbc:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	681a      	ldr	r2, [r3, #0]
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	f022 0201 	bic.w	r2, r2, #1
 8003fce:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	689b      	ldr	r3, [r3, #8]
 8003fd6:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 8003fda:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	699b      	ldr	r3, [r3, #24]
 8003fe0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003fe4:	d119      	bne.n	800401a <HAL_SPI_Init+0x112>
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	685b      	ldr	r3, [r3, #4]
 8003fea:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003fee:	d103      	bne.n	8003ff8 <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	d008      	beq.n	800400a <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	d10c      	bne.n	800401a <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8004004:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004008:	d107      	bne.n	800401a <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	681a      	ldr	r2, [r3, #0]
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004018:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	685b      	ldr	r3, [r3, #4]
 800401e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004022:	2b00      	cmp	r3, #0
 8004024:	d00f      	beq.n	8004046 <HAL_SPI_Init+0x13e>
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	68db      	ldr	r3, [r3, #12]
 800402a:	2b06      	cmp	r3, #6
 800402c:	d90b      	bls.n	8004046 <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	430a      	orrs	r2, r1
 8004042:	601a      	str	r2, [r3, #0]
 8004044:	e007      	b.n	8004056 <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	681a      	ldr	r2, [r3, #0]
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004054:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	69da      	ldr	r2, [r3, #28]
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800405e:	431a      	orrs	r2, r3
 8004060:	68bb      	ldr	r3, [r7, #8]
 8004062:	431a      	orrs	r2, r3
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004068:	ea42 0103 	orr.w	r1, r2, r3
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	68da      	ldr	r2, [r3, #12]
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	430a      	orrs	r2, r1
 8004076:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004080:	431a      	orrs	r2, r3
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004086:	431a      	orrs	r2, r3
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	699b      	ldr	r3, [r3, #24]
 800408c:	431a      	orrs	r2, r3
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	691b      	ldr	r3, [r3, #16]
 8004092:	431a      	orrs	r2, r3
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	695b      	ldr	r3, [r3, #20]
 8004098:	431a      	orrs	r2, r3
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	6a1b      	ldr	r3, [r3, #32]
 800409e:	431a      	orrs	r2, r3
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	685b      	ldr	r3, [r3, #4]
 80040a4:	431a      	orrs	r2, r3
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80040aa:	431a      	orrs	r2, r3
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	689b      	ldr	r3, [r3, #8]
 80040b0:	431a      	orrs	r2, r3
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80040b6:	ea42 0103 	orr.w	r1, r2, r3
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	430a      	orrs	r2, r1
 80040c4:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	685b      	ldr	r3, [r3, #4]
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d113      	bne.n	80040f6 <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	689b      	ldr	r3, [r3, #8]
 80040d4:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80040e0:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	689b      	ldr	r3, [r3, #8]
 80040e8:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80040f4:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	f022 0201 	bic.w	r2, r2, #1
 8004104:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	685b      	ldr	r3, [r3, #4]
 800410a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800410e:	2b00      	cmp	r3, #0
 8004110:	d00a      	beq.n	8004128 <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	68db      	ldr	r3, [r3, #12]
 8004118:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	430a      	orrs	r2, r1
 8004126:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	2200      	movs	r2, #0
 800412c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	2201      	movs	r2, #1
 8004134:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  return HAL_OK;
 8004138:	2300      	movs	r3, #0
}
 800413a:	4618      	mov	r0, r3
 800413c:	3710      	adds	r7, #16
 800413e:	46bd      	mov	sp, r7
 8004140:	bd80      	pop	{r7, pc}
 8004142:	bf00      	nop
 8004144:	40013000 	.word	0x40013000
 8004148:	40003800 	.word	0x40003800
 800414c:	40003c00 	.word	0x40003c00

08004150 <HAL_SPI_TransmitReceive_IT>:
  * @param  Size   : amount of data to be sent and received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_IT(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                             uint16_t Size)
{
 8004150:	b480      	push	{r7}
 8004152:	b087      	sub	sp, #28
 8004154:	af00      	add	r7, sp, #0
 8004156:	60f8      	str	r0, [r7, #12]
 8004158:	60b9      	str	r1, [r7, #8]
 800415a:	607a      	str	r2, [r7, #4]
 800415c:	807b      	strh	r3, [r7, #2]
  uint32_t tmp_TxXferCount;
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	3320      	adds	r3, #32
 8004164:	613b      	str	r3, [r7, #16]
#endif /* __GNUC__ */

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  if (hspi->State != HAL_SPI_STATE_READY)
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800416c:	b2db      	uxtb	r3, r3
 800416e:	2b01      	cmp	r3, #1
 8004170:	d001      	beq.n	8004176 <HAL_SPI_TransmitReceive_IT+0x26>
  {
    return HAL_BUSY;
 8004172:	2302      	movs	r3, #2
 8004174:	e0e9      	b.n	800434a <HAL_SPI_TransmitReceive_IT+0x1fa>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0UL))
 8004176:	68bb      	ldr	r3, [r7, #8]
 8004178:	2b00      	cmp	r3, #0
 800417a:	d005      	beq.n	8004188 <HAL_SPI_TransmitReceive_IT+0x38>
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	2b00      	cmp	r3, #0
 8004180:	d002      	beq.n	8004188 <HAL_SPI_TransmitReceive_IT+0x38>
 8004182:	887b      	ldrh	r3, [r7, #2]
 8004184:	2b00      	cmp	r3, #0
 8004186:	d101      	bne.n	800418c <HAL_SPI_TransmitReceive_IT+0x3c>
  {
    return HAL_ERROR;
 8004188:	2301      	movs	r3, #1
 800418a:	e0de      	b.n	800434a <HAL_SPI_TransmitReceive_IT+0x1fa>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8004192:	2b01      	cmp	r3, #1
 8004194:	d101      	bne.n	800419a <HAL_SPI_TransmitReceive_IT+0x4a>
 8004196:	2302      	movs	r3, #2
 8004198:	e0d7      	b.n	800434a <HAL_SPI_TransmitReceive_IT+0x1fa>
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	2201      	movs	r2, #1
 800419e:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX_RX;
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	2205      	movs	r2, #5
 80041a6:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	2200      	movs	r2, #0
 80041ae:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	68ba      	ldr	r2, [r7, #8]
 80041b6:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferSize  = Size;
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	887a      	ldrh	r2, [r7, #2]
 80041bc:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = Size;
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	887a      	ldrh	r2, [r7, #2]
 80041c4:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	687a      	ldr	r2, [r7, #4]
 80041cc:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferSize  = Size;
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	887a      	ldrh	r2, [r7, #2]
 80041d2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = Size;
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	887a      	ldrh	r2, [r7, #2]
 80041da:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  tmp_TxXferCount   = hspi->TxXferCount;
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80041e4:	b29b      	uxth	r3, r3
 80041e6:	617b      	str	r3, [r7, #20]
  hspi->Reload.pTxBuffPtr  = NULL;
  hspi->Reload.TxXferSize  = NULL;
#endif /* USE_SPI_RELOAD_TRANSFER */

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	68db      	ldr	r3, [r3, #12]
 80041ec:	2b0f      	cmp	r3, #15
 80041ee:	d906      	bls.n	80041fe <HAL_SPI_TransmitReceive_IT+0xae>
  {
    hspi->TxISR     = SPI_TxISR_32BIT;
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	4a59      	ldr	r2, [pc, #356]	@ (8004358 <HAL_SPI_TransmitReceive_IT+0x208>)
 80041f4:	675a      	str	r2, [r3, #116]	@ 0x74
    hspi->RxISR     = SPI_RxISR_32BIT;
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	4a58      	ldr	r2, [pc, #352]	@ (800435c <HAL_SPI_TransmitReceive_IT+0x20c>)
 80041fa:	671a      	str	r2, [r3, #112]	@ 0x70
 80041fc:	e010      	b.n	8004220 <HAL_SPI_TransmitReceive_IT+0xd0>
  }
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	68db      	ldr	r3, [r3, #12]
 8004202:	2b07      	cmp	r3, #7
 8004204:	d906      	bls.n	8004214 <HAL_SPI_TransmitReceive_IT+0xc4>
  {
    hspi->RxISR     = SPI_RxISR_16BIT;
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	4a55      	ldr	r2, [pc, #340]	@ (8004360 <HAL_SPI_TransmitReceive_IT+0x210>)
 800420a:	671a      	str	r2, [r3, #112]	@ 0x70
    hspi->TxISR     = SPI_TxISR_16BIT;
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	4a55      	ldr	r2, [pc, #340]	@ (8004364 <HAL_SPI_TransmitReceive_IT+0x214>)
 8004210:	675a      	str	r2, [r3, #116]	@ 0x74
 8004212:	e005      	b.n	8004220 <HAL_SPI_TransmitReceive_IT+0xd0>
  }
  else
  {
    hspi->RxISR     = SPI_RxISR_8BIT;
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	4a54      	ldr	r2, [pc, #336]	@ (8004368 <HAL_SPI_TransmitReceive_IT+0x218>)
 8004218:	671a      	str	r2, [r3, #112]	@ 0x70
    hspi->TxISR     = SPI_TxISR_8BIT;
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	4a53      	ldr	r2, [pc, #332]	@ (800436c <HAL_SPI_TransmitReceive_IT+0x21c>)
 800421e:	675a      	str	r2, [r3, #116]	@ 0x74
  }

  /* Set Full-Duplex mode */
  SPI_2LINES(hspi);
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	68da      	ldr	r2, [r3, #12]
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	f422 22c0 	bic.w	r2, r2, #393216	@ 0x60000
 800422e:	60da      	str	r2, [r3, #12]

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	685a      	ldr	r2, [r3, #4]
 8004236:	4b4e      	ldr	r3, [pc, #312]	@ (8004370 <HAL_SPI_TransmitReceive_IT+0x220>)
 8004238:	4013      	ands	r3, r2
 800423a:	8879      	ldrh	r1, [r7, #2]
 800423c:	68fa      	ldr	r2, [r7, #12]
 800423e:	6812      	ldr	r2, [r2, #0]
 8004240:	430b      	orrs	r3, r1
 8004242:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	681a      	ldr	r2, [r3, #0]
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	f042 0201 	orr.w	r2, r2, #1
 8004252:	601a      	str	r2, [r3, #0]

  /* Fill in the TxFIFO */
  while ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (tmp_TxXferCount != 0UL))
 8004254:	e054      	b.n	8004300 <HAL_SPI_TransmitReceive_IT+0x1b0>
  {
    /* Transmit data in 32 Bit mode */
    if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	68db      	ldr	r3, [r3, #12]
 800425a:	2b0f      	cmp	r3, #15
 800425c:	d919      	bls.n	8004292 <HAL_SPI_TransmitReceive_IT+0x142>
    {
      *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	6812      	ldr	r2, [r2, #0]
 8004268:	621a      	str	r2, [r3, #32]
      hspi->pTxBuffPtr += sizeof(uint32_t);
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800426e:	1d1a      	adds	r2, r3, #4
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	65da      	str	r2, [r3, #92]	@ 0x5c
      hspi->TxXferCount--;
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800427a:	b29b      	uxth	r3, r3
 800427c:	3b01      	subs	r3, #1
 800427e:	b29a      	uxth	r2, r3
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
      tmp_TxXferCount = hspi->TxXferCount;
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800428c:	b29b      	uxth	r3, r3
 800428e:	617b      	str	r3, [r7, #20]
 8004290:	e036      	b.n	8004300 <HAL_SPI_TransmitReceive_IT+0x1b0>
    }
    /* Transmit data in 16 Bit mode */
    else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	68db      	ldr	r3, [r3, #12]
 8004296:	2b07      	cmp	r3, #7
 8004298:	d918      	bls.n	80042cc <HAL_SPI_TransmitReceive_IT+0x17c>
    {
#if defined (__GNUC__)
      *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800429e:	881a      	ldrh	r2, [r3, #0]
 80042a0:	693b      	ldr	r3, [r7, #16]
 80042a2:	801a      	strh	r2, [r3, #0]
#else
      *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80042a8:	1c9a      	adds	r2, r3, #2
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	65da      	str	r2, [r3, #92]	@ 0x5c
      hspi->TxXferCount--;
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80042b4:	b29b      	uxth	r3, r3
 80042b6:	3b01      	subs	r3, #1
 80042b8:	b29a      	uxth	r2, r3
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
      tmp_TxXferCount = hspi->TxXferCount;
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80042c6:	b29b      	uxth	r3, r3
 80042c8:	617b      	str	r3, [r7, #20]
 80042ca:	e019      	b.n	8004300 <HAL_SPI_TransmitReceive_IT+0x1b0>
    }
    /* Transmit data in 8 Bit mode */
    else
    {
      *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	3320      	adds	r3, #32
 80042d6:	7812      	ldrb	r2, [r2, #0]
 80042d8:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80042de:	1c5a      	adds	r2, r3, #1
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	65da      	str	r2, [r3, #92]	@ 0x5c
      hspi->TxXferCount--;
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80042ea:	b29b      	uxth	r3, r3
 80042ec:	3b01      	subs	r3, #1
 80042ee:	b29a      	uxth	r2, r3
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
      tmp_TxXferCount = hspi->TxXferCount;
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80042fc:	b29b      	uxth	r3, r3
 80042fe:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (tmp_TxXferCount != 0UL))
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	695b      	ldr	r3, [r3, #20]
 8004306:	f003 0302 	and.w	r3, r3, #2
 800430a:	2b02      	cmp	r3, #2
 800430c:	d102      	bne.n	8004314 <HAL_SPI_TransmitReceive_IT+0x1c4>
 800430e:	697b      	ldr	r3, [r7, #20]
 8004310:	2b00      	cmp	r3, #0
 8004312:	d1a0      	bne.n	8004256 <HAL_SPI_TransmitReceive_IT+0x106>
    }
  }

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	2200      	movs	r2, #0
 8004318:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Enable EOT, DXP, UDR, OVR, FRE, MODF and TSERF interrupts */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR |
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	6919      	ldr	r1, [r3, #16]
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	681a      	ldr	r2, [r3, #0]
 8004326:	f240 736c 	movw	r3, #1900	@ 0x76c
 800432a:	430b      	orrs	r3, r1
 800432c:	6113      	str	r3, [r2, #16]
                             SPI_IT_FRE | SPI_IT_MODF | SPI_IT_TSERF));

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	685b      	ldr	r3, [r3, #4]
 8004332:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004336:	d107      	bne.n	8004348 <HAL_SPI_TransmitReceive_IT+0x1f8>
  {
    /* Start Master transfer */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	681a      	ldr	r2, [r3, #0]
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004346:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8004348:	2300      	movs	r3, #0
}
 800434a:	4618      	mov	r0, r3
 800434c:	371c      	adds	r7, #28
 800434e:	46bd      	mov	sp, r7
 8004350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004354:	4770      	bx	lr
 8004356:	bf00      	nop
 8004358:	08004963 	.word	0x08004963
 800435c:	08004853 	.word	0x08004853
 8004360:	080047f3 	.word	0x080047f3
 8004364:	08004905 	.word	0x08004905
 8004368:	08004795 	.word	0x08004795
 800436c:	080048ab 	.word	0x080048ab
 8004370:	ffff0000 	.word	0xffff0000

08004374 <HAL_SPI_IRQHandler>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8004374:	b580      	push	{r7, lr}
 8004376:	b08a      	sub	sp, #40	@ 0x28
 8004378:	af00      	add	r7, sp, #0
 800437a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->IER;
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	691b      	ldr	r3, [r3, #16]
 8004382:	623b      	str	r3, [r7, #32]
  uint32_t itflag   = hspi->Instance->SR;
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	695b      	ldr	r3, [r3, #20]
 800438a:	61fb      	str	r3, [r7, #28]
  uint32_t trigger  = itsource & itflag;
 800438c:	6a3a      	ldr	r2, [r7, #32]
 800438e:	69fb      	ldr	r3, [r7, #28]
 8004390:	4013      	ands	r3, r2
 8004392:	61bb      	str	r3, [r7, #24]
  uint32_t cfg1     = hspi->Instance->CFG1;
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	689b      	ldr	r3, [r3, #8]
 800439a:	617b      	str	r3, [r7, #20]
  uint32_t handled  = 0UL;
 800439c:	2300      	movs	r3, #0
 800439e:	627b      	str	r3, [r7, #36]	@ 0x24

  HAL_SPI_StateTypeDef State = hspi->State;
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80043a6:	74fb      	strb	r3, [r7, #19]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	3330      	adds	r3, #48	@ 0x30
 80043ae:	60fb      	str	r3, [r7, #12]
#endif /* __GNUC__ */

  /* SPI in SUSPEND mode  ----------------------------------------------------*/
  if (HAL_IS_BIT_SET(itflag, SPI_FLAG_SUSP) && HAL_IS_BIT_SET(itsource, SPI_FLAG_EOT))
 80043b0:	69fb      	ldr	r3, [r7, #28]
 80043b2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d010      	beq.n	80043dc <HAL_SPI_IRQHandler+0x68>
 80043ba:	6a3b      	ldr	r3, [r7, #32]
 80043bc:	f003 0308 	and.w	r3, r3, #8
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	d00b      	beq.n	80043dc <HAL_SPI_IRQHandler+0x68>
  {
    /* Clear the Suspend flag */
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	699a      	ldr	r2, [r3, #24]
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80043d2:	619a      	str	r2, [r3, #24]

    /* Suspend on going, Call the Suspend callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
    hspi->SuspendCallback(hspi);
#else
    HAL_SPI_SuspendCallback(hspi);
 80043d4:	6878      	ldr	r0, [r7, #4]
 80043d6:	f000 f9b9 	bl	800474c <HAL_SPI_SuspendCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    return;
 80043da:	e192      	b.n	8004702 <HAL_SPI_IRQHandler+0x38e>
  }

  /* SPI in mode Transmitter and Receiver ------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 80043dc:	69bb      	ldr	r3, [r7, #24]
 80043de:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d113      	bne.n	800440e <HAL_SPI_IRQHandler+0x9a>
 80043e6:	69bb      	ldr	r3, [r7, #24]
 80043e8:	f003 0320 	and.w	r3, r3, #32
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d10e      	bne.n	800440e <HAL_SPI_IRQHandler+0x9a>
      HAL_IS_BIT_SET(trigger, SPI_FLAG_DXP))
 80043f0:	69bb      	ldr	r3, [r7, #24]
 80043f2:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d009      	beq.n	800440e <HAL_SPI_IRQHandler+0x9a>
  {
    hspi->TxISR(hspi);
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80043fe:	6878      	ldr	r0, [r7, #4]
 8004400:	4798      	blx	r3
    hspi->RxISR(hspi);
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004406:	6878      	ldr	r0, [r7, #4]
 8004408:	4798      	blx	r3
    handled = 1UL;
 800440a:	2301      	movs	r3, #1
 800440c:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* SPI in mode Receiver ----------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 800440e:	69bb      	ldr	r3, [r7, #24]
 8004410:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004414:	2b00      	cmp	r3, #0
 8004416:	d10f      	bne.n	8004438 <HAL_SPI_IRQHandler+0xc4>
 8004418:	69bb      	ldr	r3, [r7, #24]
 800441a:	f003 0301 	and.w	r3, r3, #1
 800441e:	2b00      	cmp	r3, #0
 8004420:	d00a      	beq.n	8004438 <HAL_SPI_IRQHandler+0xc4>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 8004422:	69bb      	ldr	r3, [r7, #24]
 8004424:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 8004428:	2b00      	cmp	r3, #0
 800442a:	d105      	bne.n	8004438 <HAL_SPI_IRQHandler+0xc4>
  {
    hspi->RxISR(hspi);
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004430:	6878      	ldr	r0, [r7, #4]
 8004432:	4798      	blx	r3
    handled = 1UL;
 8004434:	2301      	movs	r3, #1
 8004436:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 8004438:	69bb      	ldr	r3, [r7, #24]
 800443a:	f003 0320 	and.w	r3, r3, #32
 800443e:	2b00      	cmp	r3, #0
 8004440:	d10f      	bne.n	8004462 <HAL_SPI_IRQHandler+0xee>
 8004442:	69bb      	ldr	r3, [r7, #24]
 8004444:	f003 0302 	and.w	r3, r3, #2
 8004448:	2b00      	cmp	r3, #0
 800444a:	d00a      	beq.n	8004462 <HAL_SPI_IRQHandler+0xee>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 800444c:	69bb      	ldr	r3, [r7, #24]
 800444e:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 8004452:	2b00      	cmp	r3, #0
 8004454:	d105      	bne.n	8004462 <HAL_SPI_IRQHandler+0xee>
  {
    hspi->TxISR(hspi);
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800445a:	6878      	ldr	r0, [r7, #4]
 800445c:	4798      	blx	r3
    handled = 1UL;
 800445e:	2301      	movs	r3, #1
 8004460:	627b      	str	r3, [r7, #36]	@ 0x24
  {
    __HAL_SPI_CLEAR_TSERFFLAG(hspi);
  }
#endif /* USE_SPI_RELOAD_TRANSFER */

  if (handled != 0UL)
 8004462:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004464:	2b00      	cmp	r3, #0
 8004466:	f040 8147 	bne.w	80046f8 <HAL_SPI_IRQHandler+0x384>
  {
    return;
  }

  /* SPI End Of Transfer: DMA or IT based transfer */
  if (HAL_IS_BIT_SET(trigger, SPI_FLAG_EOT))
 800446a:	69bb      	ldr	r3, [r7, #24]
 800446c:	f003 0308 	and.w	r3, r3, #8
 8004470:	2b00      	cmp	r3, #0
 8004472:	f000 808b 	beq.w	800458c <HAL_SPI_IRQHandler+0x218>
  {
    /* Clear EOT/TXTF/SUSP flag */
    __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	699a      	ldr	r2, [r3, #24]
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	f042 0208 	orr.w	r2, r2, #8
 8004484:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	699a      	ldr	r2, [r3, #24]
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	f042 0210 	orr.w	r2, r2, #16
 8004494:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	699a      	ldr	r2, [r3, #24]
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80044a4:	619a      	str	r2, [r3, #24]

    /* Disable EOT interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_EOT);
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	691a      	ldr	r2, [r3, #16]
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	f022 0208 	bic.w	r2, r2, #8
 80044b4:	611a      	str	r2, [r3, #16]

    /* For the IT based receive extra polling maybe required for last packet */
    if (HAL_IS_BIT_CLR(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	689b      	ldr	r3, [r3, #8]
 80044bc:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	d13d      	bne.n	8004540 <HAL_SPI_IRQHandler+0x1cc>
    {
      /* Pooling remaining data */
      while (hspi->RxXferCount != 0UL)
 80044c4:	e036      	b.n	8004534 <HAL_SPI_IRQHandler+0x1c0>
      {
        /* Receive data in 32 Bit mode */
        if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	68db      	ldr	r3, [r3, #12]
 80044ca:	2b0f      	cmp	r3, #15
 80044cc:	d90b      	bls.n	80044e6 <HAL_SPI_IRQHandler+0x172>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	681a      	ldr	r2, [r3, #0]
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80044d6:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80044d8:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80044de:	1d1a      	adds	r2, r3, #4
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	665a      	str	r2, [r3, #100]	@ 0x64
 80044e4:	e01d      	b.n	8004522 <HAL_SPI_IRQHandler+0x1ae>
        }
        /* Receive data in 16 Bit mode */
        else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	68db      	ldr	r3, [r3, #12]
 80044ea:	2b07      	cmp	r3, #7
 80044ec:	d90b      	bls.n	8004506 <HAL_SPI_IRQHandler+0x192>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80044f2:	68fa      	ldr	r2, [r7, #12]
 80044f4:	8812      	ldrh	r2, [r2, #0]
 80044f6:	b292      	uxth	r2, r2
 80044f8:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80044fe:	1c9a      	adds	r2, r3, #2
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	665a      	str	r2, [r3, #100]	@ 0x64
 8004504:	e00d      	b.n	8004522 <HAL_SPI_IRQHandler+0x1ae>
        }
        /* Receive data in 8 Bit mode */
        else
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004512:	7812      	ldrb	r2, [r2, #0]
 8004514:	b2d2      	uxtb	r2, r2
 8004516:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800451c:	1c5a      	adds	r2, r3, #1
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	665a      	str	r2, [r3, #100]	@ 0x64
        }

        hspi->RxXferCount--;
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8004528:	b29b      	uxth	r3, r3
 800452a:	3b01      	subs	r3, #1
 800452c:	b29a      	uxth	r2, r3
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
      while (hspi->RxXferCount != 0UL)
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800453a:	b29b      	uxth	r3, r3
 800453c:	2b00      	cmp	r3, #0
 800453e:	d1c2      	bne.n	80044c6 <HAL_SPI_IRQHandler+0x152>
      }
    }

    /* Call SPI Standard close procedure */
    SPI_CloseTransfer(hspi);
 8004540:	6878      	ldr	r0, [r7, #4]
 8004542:	f000 fa3b 	bl	80049bc <SPI_CloseTransfer>

    hspi->State = HAL_SPI_STATE_READY;
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	2201      	movs	r2, #1
 800454a:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004554:	2b00      	cmp	r3, #0
 8004556:	d003      	beq.n	8004560 <HAL_SPI_IRQHandler+0x1ec>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8004558:	6878      	ldr	r0, [r7, #4]
 800455a:	f000 f8ed 	bl	8004738 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800455e:	e0d0      	b.n	8004702 <HAL_SPI_IRQHandler+0x38e>
    {
      hspi->TxCpltCallback(hspi);
    }
#else
    /* Call appropriate user callback */
    if (State == HAL_SPI_STATE_BUSY_TX_RX)
 8004560:	7cfb      	ldrb	r3, [r7, #19]
 8004562:	2b05      	cmp	r3, #5
 8004564:	d103      	bne.n	800456e <HAL_SPI_IRQHandler+0x1fa>
    {
      HAL_SPI_TxRxCpltCallback(hspi);
 8004566:	6878      	ldr	r0, [r7, #4]
 8004568:	f7fc f96e 	bl	8000848 <HAL_SPI_TxRxCpltCallback>
    else
    {
      /* End of the appropriate call */
    }

    return;
 800456c:	e0c6      	b.n	80046fc <HAL_SPI_IRQHandler+0x388>
    else if (State == HAL_SPI_STATE_BUSY_RX)
 800456e:	7cfb      	ldrb	r3, [r7, #19]
 8004570:	2b04      	cmp	r3, #4
 8004572:	d103      	bne.n	800457c <HAL_SPI_IRQHandler+0x208>
      HAL_SPI_RxCpltCallback(hspi);
 8004574:	6878      	ldr	r0, [r7, #4]
 8004576:	f000 f8d5 	bl	8004724 <HAL_SPI_RxCpltCallback>
    return;
 800457a:	e0bf      	b.n	80046fc <HAL_SPI_IRQHandler+0x388>
    else if (State == HAL_SPI_STATE_BUSY_TX)
 800457c:	7cfb      	ldrb	r3, [r7, #19]
 800457e:	2b03      	cmp	r3, #3
 8004580:	f040 80bc 	bne.w	80046fc <HAL_SPI_IRQHandler+0x388>
      HAL_SPI_TxCpltCallback(hspi);
 8004584:	6878      	ldr	r0, [r7, #4]
 8004586:	f000 f8c3 	bl	8004710 <HAL_SPI_TxCpltCallback>
    return;
 800458a:	e0b7      	b.n	80046fc <HAL_SPI_IRQHandler+0x388>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if ((trigger & (SPI_FLAG_MODF | SPI_FLAG_OVR | SPI_FLAG_FRE | SPI_FLAG_UDR)) != 0UL)
 800458c:	69bb      	ldr	r3, [r7, #24]
 800458e:	f403 7358 	and.w	r3, r3, #864	@ 0x360
 8004592:	2b00      	cmp	r3, #0
 8004594:	f000 80b5 	beq.w	8004702 <HAL_SPI_IRQHandler+0x38e>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if ((trigger & SPI_FLAG_OVR) != 0UL)
 8004598:	69bb      	ldr	r3, [r7, #24]
 800459a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d00f      	beq.n	80045c2 <HAL_SPI_IRQHandler+0x24e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80045a8:	f043 0204 	orr.w	r2, r3, #4
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	699a      	ldr	r2, [r3, #24]
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80045c0:	619a      	str	r2, [r3, #24]
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if ((trigger & SPI_FLAG_MODF) != 0UL)
 80045c2:	69bb      	ldr	r3, [r7, #24]
 80045c4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d00f      	beq.n	80045ec <HAL_SPI_IRQHandler+0x278>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80045d2:	f043 0201 	orr.w	r2, r3, #1
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	699a      	ldr	r2, [r3, #24]
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80045ea:	619a      	str	r2, [r3, #24]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_FRE) != 0UL)
 80045ec:	69bb      	ldr	r3, [r7, #24]
 80045ee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d00f      	beq.n	8004616 <HAL_SPI_IRQHandler+0x2a2>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80045fc:	f043 0208 	orr.w	r2, r3, #8
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	699a      	ldr	r2, [r3, #24]
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004614:	619a      	str	r2, [r3, #24]
    }

    /* SPI Underrun error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_UDR) != 0UL)
 8004616:	69bb      	ldr	r3, [r7, #24]
 8004618:	f003 0320 	and.w	r3, r3, #32
 800461c:	2b00      	cmp	r3, #0
 800461e:	d00f      	beq.n	8004640 <HAL_SPI_IRQHandler+0x2cc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004626:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	699a      	ldr	r2, [r3, #24]
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	f042 0220 	orr.w	r2, r2, #32
 800463e:	619a      	str	r2, [r3, #24]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004646:	2b00      	cmp	r3, #0
 8004648:	d05a      	beq.n	8004700 <HAL_SPI_IRQHandler+0x38c>
    {
      /* Disable SPI peripheral */
      __HAL_SPI_DISABLE(hspi);
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	681a      	ldr	r2, [r3, #0]
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	f022 0201 	bic.w	r2, r2, #1
 8004658:	601a      	str	r2, [r3, #0]

      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_RXP | SPI_IT_TXP | SPI_IT_MODF |
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	6919      	ldr	r1, [r3, #16]
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681a      	ldr	r2, [r3, #0]
 8004664:	4b28      	ldr	r3, [pc, #160]	@ (8004708 <HAL_SPI_IRQHandler+0x394>)
 8004666:	400b      	ands	r3, r1
 8004668:	6113      	str	r3, [r2, #16]
                                  SPI_IT_OVR | SPI_IT_FRE | SPI_IT_UDR));

      /* Disable the SPI DMA requests if enabled */
      if (HAL_IS_BIT_SET(cfg1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 800466a:	697b      	ldr	r3, [r7, #20]
 800466c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8004670:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8004674:	d138      	bne.n	80046e8 <HAL_SPI_IRQHandler+0x374>
      {
        /* Disable the SPI DMA requests */
        CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	689a      	ldr	r2, [r3, #8]
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 8004684:	609a      	str	r2, [r3, #8]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800468a:	2b00      	cmp	r3, #0
 800468c:	d013      	beq.n	80046b6 <HAL_SPI_IRQHandler+0x342>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004692:	4a1e      	ldr	r2, [pc, #120]	@ (800470c <HAL_SPI_IRQHandler+0x398>)
 8004694:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800469a:	4618      	mov	r0, r3
 800469c:	f7fc fdd8 	bl	8001250 <HAL_DMA_Abort_IT>
 80046a0:	4603      	mov	r3, r0
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d007      	beq.n	80046b6 <HAL_SPI_IRQHandler+0x342>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80046ac:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d020      	beq.n	8004700 <HAL_SPI_IRQHandler+0x38c>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80046c2:	4a12      	ldr	r2, [pc, #72]	@ (800470c <HAL_SPI_IRQHandler+0x398>)
 80046c4:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80046ca:	4618      	mov	r0, r3
 80046cc:	f7fc fdc0 	bl	8001250 <HAL_DMA_Abort_IT>
 80046d0:	4603      	mov	r3, r0
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d014      	beq.n	8004700 <HAL_SPI_IRQHandler+0x38c>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80046dc:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#else
        HAL_SPI_ErrorCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 80046e6:	e00b      	b.n	8004700 <HAL_SPI_IRQHandler+0x38c>
        hspi->State = HAL_SPI_STATE_READY;
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	2201      	movs	r2, #1
 80046ec:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
        HAL_SPI_ErrorCallback(hspi);
 80046f0:	6878      	ldr	r0, [r7, #4]
 80046f2:	f000 f821 	bl	8004738 <HAL_SPI_ErrorCallback>
    return;
 80046f6:	e003      	b.n	8004700 <HAL_SPI_IRQHandler+0x38c>
    return;
 80046f8:	bf00      	nop
 80046fa:	e002      	b.n	8004702 <HAL_SPI_IRQHandler+0x38e>
    return;
 80046fc:	bf00      	nop
 80046fe:	e000      	b.n	8004702 <HAL_SPI_IRQHandler+0x38e>
    return;
 8004700:	bf00      	nop
  }
}
 8004702:	3728      	adds	r7, #40	@ 0x28
 8004704:	46bd      	mov	sp, r7
 8004706:	bd80      	pop	{r7, pc}
 8004708:	fffffc94 	.word	0xfffffc94
 800470c:	08004761 	.word	0x08004761

08004710 <HAL_SPI_TxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8004710:	b480      	push	{r7}
 8004712:	b083      	sub	sp, #12
 8004714:	af00      	add	r7, sp, #0
 8004716:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 8004718:	bf00      	nop
 800471a:	370c      	adds	r7, #12
 800471c:	46bd      	mov	sp, r7
 800471e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004722:	4770      	bx	lr

08004724 <HAL_SPI_RxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8004724:	b480      	push	{r7}
 8004726:	b083      	sub	sp, #12
 8004728:	af00      	add	r7, sp, #0
 800472a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 800472c:	bf00      	nop
 800472e:	370c      	adds	r7, #12
 8004730:	46bd      	mov	sp, r7
 8004732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004736:	4770      	bx	lr

08004738 <HAL_SPI_ErrorCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8004738:	b480      	push	{r7}
 800473a:	b083      	sub	sp, #12
 800473c:	af00      	add	r7, sp, #0
 800473e:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8004740:	bf00      	nop
 8004742:	370c      	adds	r7, #12
 8004744:	46bd      	mov	sp, r7
 8004746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800474a:	4770      	bx	lr

0800474c <HAL_SPI_SuspendCallback>:
  * @brief  SPI Suspend callback.
  * @param  hspi SPI handle.
  * @retval None
  */
__weak void HAL_SPI_SuspendCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 800474c:	b480      	push	{r7}
 800474e:	b083      	sub	sp, #12
 8004750:	af00      	add	r7, sp, #0
 8004752:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_SuspendCallback can be implemented in the user file.
   */
}
 8004754:	bf00      	nop
 8004756:	370c      	adds	r7, #12
 8004758:	46bd      	mov	sp, r7
 800475a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800475e:	4770      	bx	lr

08004760 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004760:	b580      	push	{r7, lr}
 8004762:	b084      	sub	sp, #16
 8004764:	af00      	add	r7, sp, #0
 8004766:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800476c:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = (uint16_t) 0UL;
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	2200      	movs	r2, #0
 8004772:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->TxXferCount = (uint16_t) 0UL;
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	2200      	movs	r2, #0
 800477a:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /* Restore hspi->State to Ready */
  hspi->State = HAL_SPI_STATE_READY;
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	2201      	movs	r2, #1
 8004782:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8004786:	68f8      	ldr	r0, [r7, #12]
 8004788:	f7ff ffd6 	bl	8004738 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800478c:	bf00      	nop
 800478e:	3710      	adds	r7, #16
 8004790:	46bd      	mov	sp, r7
 8004792:	bd80      	pop	{r7, pc}

08004794 <SPI_RxISR_8BIT>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_8BIT(SPI_HandleTypeDef *hspi)
{
 8004794:	b480      	push	{r7}
 8004796:	b083      	sub	sp, #12
 8004798:	af00      	add	r7, sp, #0
 800479a:	6078      	str	r0, [r7, #4]
  /* Receive data in 8 Bit mode */
  *((uint8_t *)hspi->pRxBuffPtr) = (*(__IO uint8_t *)&hspi->Instance->RXDR);
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80047a8:	7812      	ldrb	r2, [r2, #0]
 80047aa:	b2d2      	uxtb	r2, r2
 80047ac:	701a      	strb	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint8_t);
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80047b2:	1c5a      	adds	r2, r3, #1
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferCount--;
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80047be:	b29b      	uxth	r3, r3
 80047c0:	3b01      	subs	r3, #1
 80047c2:	b29a      	uxth	r2, r3
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /* Disable IT if no more data excepted */
  if (hspi->RxXferCount == 0UL)
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80047d0:	b29b      	uxth	r3, r3
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d107      	bne.n	80047e6 <SPI_RxISR_8BIT+0x52>
      /* Disable RXP interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXP);
    }
#else
    /* Disable RXP interrupts */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXP);
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	691a      	ldr	r2, [r3, #16]
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	f022 0201 	bic.w	r2, r2, #1
 80047e4:	611a      	str	r2, [r3, #16]
#endif /* USE_SPI_RELOAD_TRANSFER */
  }
}
 80047e6:	bf00      	nop
 80047e8:	370c      	adds	r7, #12
 80047ea:	46bd      	mov	sp, r7
 80047ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047f0:	4770      	bx	lr

080047f2 <SPI_RxISR_16BIT>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_16BIT(SPI_HandleTypeDef *hspi)
{
 80047f2:	b480      	push	{r7}
 80047f4:	b085      	sub	sp, #20
 80047f6:	af00      	add	r7, sp, #0
 80047f8:	6078      	str	r0, [r7, #4]
  /* Receive data in 16 Bit mode */
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	3330      	adds	r3, #48	@ 0x30
 8004800:	60fb      	str	r3, [r7, #12]

  *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004806:	68fa      	ldr	r2, [r7, #12]
 8004808:	8812      	ldrh	r2, [r2, #0]
 800480a:	b292      	uxth	r2, r2
 800480c:	801a      	strh	r2, [r3, #0]
#else
  *((uint16_t *)hspi->pRxBuffPtr) = (*(__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
  hspi->pRxBuffPtr += sizeof(uint16_t);
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004812:	1c9a      	adds	r2, r3, #2
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferCount--;
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800481e:	b29b      	uxth	r3, r3
 8004820:	3b01      	subs	r3, #1
 8004822:	b29a      	uxth	r2, r3
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /* Disable IT if no more data excepted */
  if (hspi->RxXferCount == 0UL)
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8004830:	b29b      	uxth	r3, r3
 8004832:	2b00      	cmp	r3, #0
 8004834:	d107      	bne.n	8004846 <SPI_RxISR_16BIT+0x54>
      /* Disable RXP interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXP);
    }
#else
    /* Disable RXP interrupts */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXP);
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	691a      	ldr	r2, [r3, #16]
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	f022 0201 	bic.w	r2, r2, #1
 8004844:	611a      	str	r2, [r3, #16]
#endif /* USE_SPI_RELOAD_TRANSFER */
  }
}
 8004846:	bf00      	nop
 8004848:	3714      	adds	r7, #20
 800484a:	46bd      	mov	sp, r7
 800484c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004850:	4770      	bx	lr

08004852 <SPI_RxISR_32BIT>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_32BIT(SPI_HandleTypeDef *hspi)
{
 8004852:	b480      	push	{r7}
 8004854:	b083      	sub	sp, #12
 8004856:	af00      	add	r7, sp, #0
 8004858:	6078      	str	r0, [r7, #4]
  /* Receive data in 32 Bit mode */
  *((uint32_t *)hspi->pRxBuffPtr) = (*(__IO uint32_t *)&hspi->Instance->RXDR);
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	681a      	ldr	r2, [r3, #0]
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004862:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8004864:	601a      	str	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint32_t);
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800486a:	1d1a      	adds	r2, r3, #4
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferCount--;
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8004876:	b29b      	uxth	r3, r3
 8004878:	3b01      	subs	r3, #1
 800487a:	b29a      	uxth	r2, r3
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /* Disable IT if no more data excepted */
  if (hspi->RxXferCount == 0UL)
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8004888:	b29b      	uxth	r3, r3
 800488a:	2b00      	cmp	r3, #0
 800488c:	d107      	bne.n	800489e <SPI_RxISR_32BIT+0x4c>
      /* Disable RXP interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXP);
    }
#else
    /* Disable RXP interrupts */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXP);
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	691a      	ldr	r2, [r3, #16]
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	f022 0201 	bic.w	r2, r2, #1
 800489c:	611a      	str	r2, [r3, #16]
#endif /* USE_SPI_RELOAD_TRANSFER */
  }
}
 800489e:	bf00      	nop
 80048a0:	370c      	adds	r7, #12
 80048a2:	46bd      	mov	sp, r7
 80048a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048a8:	4770      	bx	lr

080048aa <SPI_TxISR_8BIT>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_8BIT(SPI_HandleTypeDef *hspi)
{
 80048aa:	b480      	push	{r7}
 80048ac:	b083      	sub	sp, #12
 80048ae:	af00      	add	r7, sp, #0
 80048b0:	6078      	str	r0, [r7, #4]
  /* Transmit data in 8 Bit mode */
  *(__IO uint8_t *)&hspi->Instance->TXDR = *((const uint8_t *)hspi->pTxBuffPtr);
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	3320      	adds	r3, #32
 80048bc:	7812      	ldrb	r2, [r2, #0]
 80048be:	701a      	strb	r2, [r3, #0]
  hspi->pTxBuffPtr += sizeof(uint8_t);
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80048c4:	1c5a      	adds	r2, r3, #1
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferCount--;
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80048d0:	b29b      	uxth	r3, r3
 80048d2:	3b01      	subs	r3, #1
 80048d4:	b29a      	uxth	r2, r3
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /* Disable IT if no more data excepted */
  if (hspi->TxXferCount == 0UL)
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80048e2:	b29b      	uxth	r3, r3
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d107      	bne.n	80048f8 <SPI_TxISR_8BIT+0x4e>
      /* Disable TXP interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXP);
    }
#else
    /* Disable TXP interrupts */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXP);
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	691a      	ldr	r2, [r3, #16]
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	f022 0202 	bic.w	r2, r2, #2
 80048f6:	611a      	str	r2, [r3, #16]
#endif /* USE_SPI_RELOAD_TRANSFER */
  }
}
 80048f8:	bf00      	nop
 80048fa:	370c      	adds	r7, #12
 80048fc:	46bd      	mov	sp, r7
 80048fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004902:	4770      	bx	lr

08004904 <SPI_TxISR_16BIT>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_16BIT(SPI_HandleTypeDef *hspi)
{
 8004904:	b480      	push	{r7}
 8004906:	b085      	sub	sp, #20
 8004908:	af00      	add	r7, sp, #0
 800490a:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	3320      	adds	r3, #32
 8004912:	60fb      	str	r3, [r7, #12]

  *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004918:	881a      	ldrh	r2, [r3, #0]
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	801a      	strh	r2, [r3, #0]
#else
  *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
  hspi->pTxBuffPtr += sizeof(uint16_t);
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004922:	1c9a      	adds	r2, r3, #2
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferCount--;
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800492e:	b29b      	uxth	r3, r3
 8004930:	3b01      	subs	r3, #1
 8004932:	b29a      	uxth	r2, r3
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /* Disable IT if no more data excepted */
  if (hspi->TxXferCount == 0UL)
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8004940:	b29b      	uxth	r3, r3
 8004942:	2b00      	cmp	r3, #0
 8004944:	d107      	bne.n	8004956 <SPI_TxISR_16BIT+0x52>
      /* Disable TXP interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXP);
    }
#else
    /* Disable TXP interrupts */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXP);
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	691a      	ldr	r2, [r3, #16]
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	f022 0202 	bic.w	r2, r2, #2
 8004954:	611a      	str	r2, [r3, #16]
#endif /* USE_SPI_RELOAD_TRANSFER */
  }
}
 8004956:	bf00      	nop
 8004958:	3714      	adds	r7, #20
 800495a:	46bd      	mov	sp, r7
 800495c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004960:	4770      	bx	lr

08004962 <SPI_TxISR_32BIT>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_32BIT(SPI_HandleTypeDef *hspi)
{
 8004962:	b480      	push	{r7}
 8004964:	b083      	sub	sp, #12
 8004966:	af00      	add	r7, sp, #0
 8004968:	6078      	str	r0, [r7, #4]
  /* Transmit data in 32 Bit mode */
  *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	6812      	ldr	r2, [r2, #0]
 8004974:	621a      	str	r2, [r3, #32]
  hspi->pTxBuffPtr += sizeof(uint32_t);
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800497a:	1d1a      	adds	r2, r3, #4
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferCount--;
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8004986:	b29b      	uxth	r3, r3
 8004988:	3b01      	subs	r3, #1
 800498a:	b29a      	uxth	r2, r3
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /* Disable IT if no more data excepted */
  if (hspi->TxXferCount == 0UL)
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8004998:	b29b      	uxth	r3, r3
 800499a:	2b00      	cmp	r3, #0
 800499c:	d107      	bne.n	80049ae <SPI_TxISR_32BIT+0x4c>
      /* Disable TXP interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXP);
    }
#else
    /* Disable TXP interrupts */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXP);
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	691a      	ldr	r2, [r3, #16]
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	f022 0202 	bic.w	r2, r2, #2
 80049ac:	611a      	str	r2, [r3, #16]
#endif /* USE_SPI_RELOAD_TRANSFER */
  }
}
 80049ae:	bf00      	nop
 80049b0:	370c      	adds	r7, #12
 80049b2:	46bd      	mov	sp, r7
 80049b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049b8:	4770      	bx	lr
	...

080049bc <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 80049bc:	b480      	push	{r7}
 80049be:	b085      	sub	sp, #20
 80049c0:	af00      	add	r7, sp, #0
 80049c2:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	695b      	ldr	r3, [r3, #20]
 80049ca:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	699a      	ldr	r2, [r3, #24]
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	f042 0208 	orr.w	r2, r2, #8
 80049da:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	699a      	ldr	r2, [r3, #24]
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	f042 0210 	orr.w	r2, r2, #16
 80049ea:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	681a      	ldr	r2, [r3, #0]
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	f022 0201 	bic.w	r2, r2, #1
 80049fa:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	6919      	ldr	r1, [r3, #16]
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	681a      	ldr	r2, [r3, #0]
 8004a06:	4b3c      	ldr	r3, [pc, #240]	@ (8004af8 <SPI_CloseTransfer+0x13c>)
 8004a08:	400b      	ands	r3, r1
 8004a0a:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	689a      	ldr	r2, [r3, #8]
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 8004a1a:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8004a22:	b2db      	uxtb	r3, r3
 8004a24:	2b04      	cmp	r3, #4
 8004a26:	d014      	beq.n	8004a52 <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	f003 0320 	and.w	r3, r3, #32
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d00f      	beq.n	8004a52 <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004a38:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	699a      	ldr	r2, [r3, #24]
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	f042 0220 	orr.w	r2, r2, #32
 8004a50:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8004a58:	b2db      	uxtb	r3, r3
 8004a5a:	2b03      	cmp	r3, #3
 8004a5c:	d014      	beq.n	8004a88 <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	d00f      	beq.n	8004a88 <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004a6e:	f043 0204 	orr.w	r2, r3, #4
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	699a      	ldr	r2, [r3, #24]
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004a86:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d00f      	beq.n	8004ab2 <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004a98:	f043 0201 	orr.w	r2, r3, #1
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	699a      	ldr	r2, [r3, #24]
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004ab0:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d00f      	beq.n	8004adc <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004ac2:	f043 0208 	orr.w	r2, r3, #8
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	699a      	ldr	r2, [r3, #24]
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004ada:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	2200      	movs	r2, #0
 8004ae0:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	2200      	movs	r2, #0
 8004ae8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
}
 8004aec:	bf00      	nop
 8004aee:	3714      	adds	r7, #20
 8004af0:	46bd      	mov	sp, r7
 8004af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004af6:	4770      	bx	lr
 8004af8:	fffffc90 	.word	0xfffffc90

08004afc <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 8004afc:	b480      	push	{r7}
 8004afe:	b085      	sub	sp, #20
 8004b00:	af00      	add	r7, sp, #0
 8004b02:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004b08:	095b      	lsrs	r3, r3, #5
 8004b0a:	3301      	adds	r3, #1
 8004b0c:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	68db      	ldr	r3, [r3, #12]
 8004b12:	3301      	adds	r3, #1
 8004b14:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 8004b16:	68bb      	ldr	r3, [r7, #8]
 8004b18:	3307      	adds	r3, #7
 8004b1a:	08db      	lsrs	r3, r3, #3
 8004b1c:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 8004b1e:	68bb      	ldr	r3, [r7, #8]
 8004b20:	68fa      	ldr	r2, [r7, #12]
 8004b22:	fb02 f303 	mul.w	r3, r2, r3
}
 8004b26:	4618      	mov	r0, r3
 8004b28:	3714      	adds	r7, #20
 8004b2a:	46bd      	mov	sp, r7
 8004b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b30:	4770      	bx	lr

08004b32 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004b32:	b580      	push	{r7, lr}
 8004b34:	b082      	sub	sp, #8
 8004b36:	af00      	add	r7, sp, #0
 8004b38:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	d101      	bne.n	8004b44 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004b40:	2301      	movs	r3, #1
 8004b42:	e049      	b.n	8004bd8 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004b4a:	b2db      	uxtb	r3, r3
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	d106      	bne.n	8004b5e <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	2200      	movs	r2, #0
 8004b54:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004b58:	6878      	ldr	r0, [r7, #4]
 8004b5a:	f7fb ffeb 	bl	8000b34 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	2202      	movs	r2, #2
 8004b62:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	681a      	ldr	r2, [r3, #0]
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	3304      	adds	r3, #4
 8004b6e:	4619      	mov	r1, r3
 8004b70:	4610      	mov	r0, r2
 8004b72:	f000 fafb 	bl	800516c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	2201      	movs	r2, #1
 8004b7a:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	2201      	movs	r2, #1
 8004b82:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	2201      	movs	r2, #1
 8004b8a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	2201      	movs	r2, #1
 8004b92:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	2201      	movs	r2, #1
 8004b9a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	2201      	movs	r2, #1
 8004ba2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	2201      	movs	r2, #1
 8004baa:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	2201      	movs	r2, #1
 8004bb2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	2201      	movs	r2, #1
 8004bba:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	2201      	movs	r2, #1
 8004bc2:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	2201      	movs	r2, #1
 8004bca:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	2201      	movs	r2, #1
 8004bd2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004bd6:	2300      	movs	r3, #0
}
 8004bd8:	4618      	mov	r0, r3
 8004bda:	3708      	adds	r7, #8
 8004bdc:	46bd      	mov	sp, r7
 8004bde:	bd80      	pop	{r7, pc}

08004be0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004be0:	b580      	push	{r7, lr}
 8004be2:	b084      	sub	sp, #16
 8004be4:	af00      	add	r7, sp, #0
 8004be6:	6078      	str	r0, [r7, #4]
 8004be8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004bea:	683b      	ldr	r3, [r7, #0]
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d109      	bne.n	8004c04 <HAL_TIM_PWM_Start+0x24>
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004bf6:	b2db      	uxtb	r3, r3
 8004bf8:	2b01      	cmp	r3, #1
 8004bfa:	bf14      	ite	ne
 8004bfc:	2301      	movne	r3, #1
 8004bfe:	2300      	moveq	r3, #0
 8004c00:	b2db      	uxtb	r3, r3
 8004c02:	e03c      	b.n	8004c7e <HAL_TIM_PWM_Start+0x9e>
 8004c04:	683b      	ldr	r3, [r7, #0]
 8004c06:	2b04      	cmp	r3, #4
 8004c08:	d109      	bne.n	8004c1e <HAL_TIM_PWM_Start+0x3e>
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004c10:	b2db      	uxtb	r3, r3
 8004c12:	2b01      	cmp	r3, #1
 8004c14:	bf14      	ite	ne
 8004c16:	2301      	movne	r3, #1
 8004c18:	2300      	moveq	r3, #0
 8004c1a:	b2db      	uxtb	r3, r3
 8004c1c:	e02f      	b.n	8004c7e <HAL_TIM_PWM_Start+0x9e>
 8004c1e:	683b      	ldr	r3, [r7, #0]
 8004c20:	2b08      	cmp	r3, #8
 8004c22:	d109      	bne.n	8004c38 <HAL_TIM_PWM_Start+0x58>
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004c2a:	b2db      	uxtb	r3, r3
 8004c2c:	2b01      	cmp	r3, #1
 8004c2e:	bf14      	ite	ne
 8004c30:	2301      	movne	r3, #1
 8004c32:	2300      	moveq	r3, #0
 8004c34:	b2db      	uxtb	r3, r3
 8004c36:	e022      	b.n	8004c7e <HAL_TIM_PWM_Start+0x9e>
 8004c38:	683b      	ldr	r3, [r7, #0]
 8004c3a:	2b0c      	cmp	r3, #12
 8004c3c:	d109      	bne.n	8004c52 <HAL_TIM_PWM_Start+0x72>
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004c44:	b2db      	uxtb	r3, r3
 8004c46:	2b01      	cmp	r3, #1
 8004c48:	bf14      	ite	ne
 8004c4a:	2301      	movne	r3, #1
 8004c4c:	2300      	moveq	r3, #0
 8004c4e:	b2db      	uxtb	r3, r3
 8004c50:	e015      	b.n	8004c7e <HAL_TIM_PWM_Start+0x9e>
 8004c52:	683b      	ldr	r3, [r7, #0]
 8004c54:	2b10      	cmp	r3, #16
 8004c56:	d109      	bne.n	8004c6c <HAL_TIM_PWM_Start+0x8c>
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004c5e:	b2db      	uxtb	r3, r3
 8004c60:	2b01      	cmp	r3, #1
 8004c62:	bf14      	ite	ne
 8004c64:	2301      	movne	r3, #1
 8004c66:	2300      	moveq	r3, #0
 8004c68:	b2db      	uxtb	r3, r3
 8004c6a:	e008      	b.n	8004c7e <HAL_TIM_PWM_Start+0x9e>
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8004c72:	b2db      	uxtb	r3, r3
 8004c74:	2b01      	cmp	r3, #1
 8004c76:	bf14      	ite	ne
 8004c78:	2301      	movne	r3, #1
 8004c7a:	2300      	moveq	r3, #0
 8004c7c:	b2db      	uxtb	r3, r3
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d001      	beq.n	8004c86 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8004c82:	2301      	movs	r3, #1
 8004c84:	e0ab      	b.n	8004dde <HAL_TIM_PWM_Start+0x1fe>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004c86:	683b      	ldr	r3, [r7, #0]
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	d104      	bne.n	8004c96 <HAL_TIM_PWM_Start+0xb6>
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	2202      	movs	r2, #2
 8004c90:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004c94:	e023      	b.n	8004cde <HAL_TIM_PWM_Start+0xfe>
 8004c96:	683b      	ldr	r3, [r7, #0]
 8004c98:	2b04      	cmp	r3, #4
 8004c9a:	d104      	bne.n	8004ca6 <HAL_TIM_PWM_Start+0xc6>
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	2202      	movs	r2, #2
 8004ca0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004ca4:	e01b      	b.n	8004cde <HAL_TIM_PWM_Start+0xfe>
 8004ca6:	683b      	ldr	r3, [r7, #0]
 8004ca8:	2b08      	cmp	r3, #8
 8004caa:	d104      	bne.n	8004cb6 <HAL_TIM_PWM_Start+0xd6>
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	2202      	movs	r2, #2
 8004cb0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004cb4:	e013      	b.n	8004cde <HAL_TIM_PWM_Start+0xfe>
 8004cb6:	683b      	ldr	r3, [r7, #0]
 8004cb8:	2b0c      	cmp	r3, #12
 8004cba:	d104      	bne.n	8004cc6 <HAL_TIM_PWM_Start+0xe6>
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	2202      	movs	r2, #2
 8004cc0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004cc4:	e00b      	b.n	8004cde <HAL_TIM_PWM_Start+0xfe>
 8004cc6:	683b      	ldr	r3, [r7, #0]
 8004cc8:	2b10      	cmp	r3, #16
 8004cca:	d104      	bne.n	8004cd6 <HAL_TIM_PWM_Start+0xf6>
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	2202      	movs	r2, #2
 8004cd0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004cd4:	e003      	b.n	8004cde <HAL_TIM_PWM_Start+0xfe>
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	2202      	movs	r2, #2
 8004cda:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	2201      	movs	r2, #1
 8004ce4:	6839      	ldr	r1, [r7, #0]
 8004ce6:	4618      	mov	r0, r3
 8004ce8:	f000 fdc2 	bl	8005870 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	4a3d      	ldr	r2, [pc, #244]	@ (8004de8 <HAL_TIM_PWM_Start+0x208>)
 8004cf2:	4293      	cmp	r3, r2
 8004cf4:	d013      	beq.n	8004d1e <HAL_TIM_PWM_Start+0x13e>
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	4a3c      	ldr	r2, [pc, #240]	@ (8004dec <HAL_TIM_PWM_Start+0x20c>)
 8004cfc:	4293      	cmp	r3, r2
 8004cfe:	d00e      	beq.n	8004d1e <HAL_TIM_PWM_Start+0x13e>
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	4a3a      	ldr	r2, [pc, #232]	@ (8004df0 <HAL_TIM_PWM_Start+0x210>)
 8004d06:	4293      	cmp	r3, r2
 8004d08:	d009      	beq.n	8004d1e <HAL_TIM_PWM_Start+0x13e>
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	4a39      	ldr	r2, [pc, #228]	@ (8004df4 <HAL_TIM_PWM_Start+0x214>)
 8004d10:	4293      	cmp	r3, r2
 8004d12:	d004      	beq.n	8004d1e <HAL_TIM_PWM_Start+0x13e>
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	4a37      	ldr	r2, [pc, #220]	@ (8004df8 <HAL_TIM_PWM_Start+0x218>)
 8004d1a:	4293      	cmp	r3, r2
 8004d1c:	d101      	bne.n	8004d22 <HAL_TIM_PWM_Start+0x142>
 8004d1e:	2301      	movs	r3, #1
 8004d20:	e000      	b.n	8004d24 <HAL_TIM_PWM_Start+0x144>
 8004d22:	2300      	movs	r3, #0
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	d007      	beq.n	8004d38 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004d36:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	4a2a      	ldr	r2, [pc, #168]	@ (8004de8 <HAL_TIM_PWM_Start+0x208>)
 8004d3e:	4293      	cmp	r3, r2
 8004d40:	d02c      	beq.n	8004d9c <HAL_TIM_PWM_Start+0x1bc>
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004d4a:	d027      	beq.n	8004d9c <HAL_TIM_PWM_Start+0x1bc>
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	4a2a      	ldr	r2, [pc, #168]	@ (8004dfc <HAL_TIM_PWM_Start+0x21c>)
 8004d52:	4293      	cmp	r3, r2
 8004d54:	d022      	beq.n	8004d9c <HAL_TIM_PWM_Start+0x1bc>
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	4a29      	ldr	r2, [pc, #164]	@ (8004e00 <HAL_TIM_PWM_Start+0x220>)
 8004d5c:	4293      	cmp	r3, r2
 8004d5e:	d01d      	beq.n	8004d9c <HAL_TIM_PWM_Start+0x1bc>
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	4a27      	ldr	r2, [pc, #156]	@ (8004e04 <HAL_TIM_PWM_Start+0x224>)
 8004d66:	4293      	cmp	r3, r2
 8004d68:	d018      	beq.n	8004d9c <HAL_TIM_PWM_Start+0x1bc>
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	4a1f      	ldr	r2, [pc, #124]	@ (8004dec <HAL_TIM_PWM_Start+0x20c>)
 8004d70:	4293      	cmp	r3, r2
 8004d72:	d013      	beq.n	8004d9c <HAL_TIM_PWM_Start+0x1bc>
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	4a23      	ldr	r2, [pc, #140]	@ (8004e08 <HAL_TIM_PWM_Start+0x228>)
 8004d7a:	4293      	cmp	r3, r2
 8004d7c:	d00e      	beq.n	8004d9c <HAL_TIM_PWM_Start+0x1bc>
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	4a1b      	ldr	r2, [pc, #108]	@ (8004df0 <HAL_TIM_PWM_Start+0x210>)
 8004d84:	4293      	cmp	r3, r2
 8004d86:	d009      	beq.n	8004d9c <HAL_TIM_PWM_Start+0x1bc>
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	4a1f      	ldr	r2, [pc, #124]	@ (8004e0c <HAL_TIM_PWM_Start+0x22c>)
 8004d8e:	4293      	cmp	r3, r2
 8004d90:	d004      	beq.n	8004d9c <HAL_TIM_PWM_Start+0x1bc>
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	4a1e      	ldr	r2, [pc, #120]	@ (8004e10 <HAL_TIM_PWM_Start+0x230>)
 8004d98:	4293      	cmp	r3, r2
 8004d9a:	d115      	bne.n	8004dc8 <HAL_TIM_PWM_Start+0x1e8>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	689a      	ldr	r2, [r3, #8]
 8004da2:	4b1c      	ldr	r3, [pc, #112]	@ (8004e14 <HAL_TIM_PWM_Start+0x234>)
 8004da4:	4013      	ands	r3, r2
 8004da6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	2b06      	cmp	r3, #6
 8004dac:	d015      	beq.n	8004dda <HAL_TIM_PWM_Start+0x1fa>
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004db4:	d011      	beq.n	8004dda <HAL_TIM_PWM_Start+0x1fa>
    {
      __HAL_TIM_ENABLE(htim);
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	681a      	ldr	r2, [r3, #0]
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	f042 0201 	orr.w	r2, r2, #1
 8004dc4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004dc6:	e008      	b.n	8004dda <HAL_TIM_PWM_Start+0x1fa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	681a      	ldr	r2, [r3, #0]
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	f042 0201 	orr.w	r2, r2, #1
 8004dd6:	601a      	str	r2, [r3, #0]
 8004dd8:	e000      	b.n	8004ddc <HAL_TIM_PWM_Start+0x1fc>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004dda:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004ddc:	2300      	movs	r3, #0
}
 8004dde:	4618      	mov	r0, r3
 8004de0:	3710      	adds	r7, #16
 8004de2:	46bd      	mov	sp, r7
 8004de4:	bd80      	pop	{r7, pc}
 8004de6:	bf00      	nop
 8004de8:	40010000 	.word	0x40010000
 8004dec:	40010400 	.word	0x40010400
 8004df0:	40014000 	.word	0x40014000
 8004df4:	40014400 	.word	0x40014400
 8004df8:	40014800 	.word	0x40014800
 8004dfc:	40000400 	.word	0x40000400
 8004e00:	40000800 	.word	0x40000800
 8004e04:	40000c00 	.word	0x40000c00
 8004e08:	40001800 	.word	0x40001800
 8004e0c:	4000e000 	.word	0x4000e000
 8004e10:	4000e400 	.word	0x4000e400
 8004e14:	00010007 	.word	0x00010007

08004e18 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004e18:	b580      	push	{r7, lr}
 8004e1a:	b082      	sub	sp, #8
 8004e1c:	af00      	add	r7, sp, #0
 8004e1e:	6078      	str	r0, [r7, #4]
 8004e20:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	2200      	movs	r2, #0
 8004e28:	6839      	ldr	r1, [r7, #0]
 8004e2a:	4618      	mov	r0, r3
 8004e2c:	f000 fd20 	bl	8005870 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	4a3e      	ldr	r2, [pc, #248]	@ (8004f30 <HAL_TIM_PWM_Stop+0x118>)
 8004e36:	4293      	cmp	r3, r2
 8004e38:	d013      	beq.n	8004e62 <HAL_TIM_PWM_Stop+0x4a>
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	4a3d      	ldr	r2, [pc, #244]	@ (8004f34 <HAL_TIM_PWM_Stop+0x11c>)
 8004e40:	4293      	cmp	r3, r2
 8004e42:	d00e      	beq.n	8004e62 <HAL_TIM_PWM_Stop+0x4a>
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	4a3b      	ldr	r2, [pc, #236]	@ (8004f38 <HAL_TIM_PWM_Stop+0x120>)
 8004e4a:	4293      	cmp	r3, r2
 8004e4c:	d009      	beq.n	8004e62 <HAL_TIM_PWM_Stop+0x4a>
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	4a3a      	ldr	r2, [pc, #232]	@ (8004f3c <HAL_TIM_PWM_Stop+0x124>)
 8004e54:	4293      	cmp	r3, r2
 8004e56:	d004      	beq.n	8004e62 <HAL_TIM_PWM_Stop+0x4a>
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	4a38      	ldr	r2, [pc, #224]	@ (8004f40 <HAL_TIM_PWM_Stop+0x128>)
 8004e5e:	4293      	cmp	r3, r2
 8004e60:	d101      	bne.n	8004e66 <HAL_TIM_PWM_Stop+0x4e>
 8004e62:	2301      	movs	r3, #1
 8004e64:	e000      	b.n	8004e68 <HAL_TIM_PWM_Stop+0x50>
 8004e66:	2300      	movs	r3, #0
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	d017      	beq.n	8004e9c <HAL_TIM_PWM_Stop+0x84>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	6a1a      	ldr	r2, [r3, #32]
 8004e72:	f241 1311 	movw	r3, #4369	@ 0x1111
 8004e76:	4013      	ands	r3, r2
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d10f      	bne.n	8004e9c <HAL_TIM_PWM_Stop+0x84>
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	6a1a      	ldr	r2, [r3, #32]
 8004e82:	f240 4344 	movw	r3, #1092	@ 0x444
 8004e86:	4013      	ands	r3, r2
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d107      	bne.n	8004e9c <HAL_TIM_PWM_Stop+0x84>
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004e9a:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	6a1a      	ldr	r2, [r3, #32]
 8004ea2:	f241 1311 	movw	r3, #4369	@ 0x1111
 8004ea6:	4013      	ands	r3, r2
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	d10f      	bne.n	8004ecc <HAL_TIM_PWM_Stop+0xb4>
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	6a1a      	ldr	r2, [r3, #32]
 8004eb2:	f240 4344 	movw	r3, #1092	@ 0x444
 8004eb6:	4013      	ands	r3, r2
 8004eb8:	2b00      	cmp	r3, #0
 8004eba:	d107      	bne.n	8004ecc <HAL_TIM_PWM_Stop+0xb4>
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	681a      	ldr	r2, [r3, #0]
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	f022 0201 	bic.w	r2, r2, #1
 8004eca:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8004ecc:	683b      	ldr	r3, [r7, #0]
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d104      	bne.n	8004edc <HAL_TIM_PWM_Stop+0xc4>
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	2201      	movs	r2, #1
 8004ed6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004eda:	e023      	b.n	8004f24 <HAL_TIM_PWM_Stop+0x10c>
 8004edc:	683b      	ldr	r3, [r7, #0]
 8004ede:	2b04      	cmp	r3, #4
 8004ee0:	d104      	bne.n	8004eec <HAL_TIM_PWM_Stop+0xd4>
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	2201      	movs	r2, #1
 8004ee6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004eea:	e01b      	b.n	8004f24 <HAL_TIM_PWM_Stop+0x10c>
 8004eec:	683b      	ldr	r3, [r7, #0]
 8004eee:	2b08      	cmp	r3, #8
 8004ef0:	d104      	bne.n	8004efc <HAL_TIM_PWM_Stop+0xe4>
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	2201      	movs	r2, #1
 8004ef6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004efa:	e013      	b.n	8004f24 <HAL_TIM_PWM_Stop+0x10c>
 8004efc:	683b      	ldr	r3, [r7, #0]
 8004efe:	2b0c      	cmp	r3, #12
 8004f00:	d104      	bne.n	8004f0c <HAL_TIM_PWM_Stop+0xf4>
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	2201      	movs	r2, #1
 8004f06:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004f0a:	e00b      	b.n	8004f24 <HAL_TIM_PWM_Stop+0x10c>
 8004f0c:	683b      	ldr	r3, [r7, #0]
 8004f0e:	2b10      	cmp	r3, #16
 8004f10:	d104      	bne.n	8004f1c <HAL_TIM_PWM_Stop+0x104>
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	2201      	movs	r2, #1
 8004f16:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004f1a:	e003      	b.n	8004f24 <HAL_TIM_PWM_Stop+0x10c>
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	2201      	movs	r2, #1
 8004f20:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Return function status */
  return HAL_OK;
 8004f24:	2300      	movs	r3, #0
}
 8004f26:	4618      	mov	r0, r3
 8004f28:	3708      	adds	r7, #8
 8004f2a:	46bd      	mov	sp, r7
 8004f2c:	bd80      	pop	{r7, pc}
 8004f2e:	bf00      	nop
 8004f30:	40010000 	.word	0x40010000
 8004f34:	40010400 	.word	0x40010400
 8004f38:	40014000 	.word	0x40014000
 8004f3c:	40014400 	.word	0x40014400
 8004f40:	40014800 	.word	0x40014800

08004f44 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004f44:	b580      	push	{r7, lr}
 8004f46:	b086      	sub	sp, #24
 8004f48:	af00      	add	r7, sp, #0
 8004f4a:	60f8      	str	r0, [r7, #12]
 8004f4c:	60b9      	str	r1, [r7, #8]
 8004f4e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004f50:	2300      	movs	r3, #0
 8004f52:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004f5a:	2b01      	cmp	r3, #1
 8004f5c:	d101      	bne.n	8004f62 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004f5e:	2302      	movs	r3, #2
 8004f60:	e0ff      	b.n	8005162 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	2201      	movs	r2, #1
 8004f66:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	2b14      	cmp	r3, #20
 8004f6e:	f200 80f0 	bhi.w	8005152 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8004f72:	a201      	add	r2, pc, #4	@ (adr r2, 8004f78 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004f74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f78:	08004fcd 	.word	0x08004fcd
 8004f7c:	08005153 	.word	0x08005153
 8004f80:	08005153 	.word	0x08005153
 8004f84:	08005153 	.word	0x08005153
 8004f88:	0800500d 	.word	0x0800500d
 8004f8c:	08005153 	.word	0x08005153
 8004f90:	08005153 	.word	0x08005153
 8004f94:	08005153 	.word	0x08005153
 8004f98:	0800504f 	.word	0x0800504f
 8004f9c:	08005153 	.word	0x08005153
 8004fa0:	08005153 	.word	0x08005153
 8004fa4:	08005153 	.word	0x08005153
 8004fa8:	0800508f 	.word	0x0800508f
 8004fac:	08005153 	.word	0x08005153
 8004fb0:	08005153 	.word	0x08005153
 8004fb4:	08005153 	.word	0x08005153
 8004fb8:	080050d1 	.word	0x080050d1
 8004fbc:	08005153 	.word	0x08005153
 8004fc0:	08005153 	.word	0x08005153
 8004fc4:	08005153 	.word	0x08005153
 8004fc8:	08005111 	.word	0x08005111
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	68b9      	ldr	r1, [r7, #8]
 8004fd2:	4618      	mov	r0, r3
 8004fd4:	f000 f976 	bl	80052c4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	699a      	ldr	r2, [r3, #24]
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	f042 0208 	orr.w	r2, r2, #8
 8004fe6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	699a      	ldr	r2, [r3, #24]
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	f022 0204 	bic.w	r2, r2, #4
 8004ff6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	6999      	ldr	r1, [r3, #24]
 8004ffe:	68bb      	ldr	r3, [r7, #8]
 8005000:	691a      	ldr	r2, [r3, #16]
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	430a      	orrs	r2, r1
 8005008:	619a      	str	r2, [r3, #24]
      break;
 800500a:	e0a5      	b.n	8005158 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	68b9      	ldr	r1, [r7, #8]
 8005012:	4618      	mov	r0, r3
 8005014:	f000 f9e6 	bl	80053e4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	699a      	ldr	r2, [r3, #24]
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005026:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	699a      	ldr	r2, [r3, #24]
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005036:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	6999      	ldr	r1, [r3, #24]
 800503e:	68bb      	ldr	r3, [r7, #8]
 8005040:	691b      	ldr	r3, [r3, #16]
 8005042:	021a      	lsls	r2, r3, #8
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	430a      	orrs	r2, r1
 800504a:	619a      	str	r2, [r3, #24]
      break;
 800504c:	e084      	b.n	8005158 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	68b9      	ldr	r1, [r7, #8]
 8005054:	4618      	mov	r0, r3
 8005056:	f000 fa4f 	bl	80054f8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	69da      	ldr	r2, [r3, #28]
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	f042 0208 	orr.w	r2, r2, #8
 8005068:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	69da      	ldr	r2, [r3, #28]
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	f022 0204 	bic.w	r2, r2, #4
 8005078:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	69d9      	ldr	r1, [r3, #28]
 8005080:	68bb      	ldr	r3, [r7, #8]
 8005082:	691a      	ldr	r2, [r3, #16]
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	430a      	orrs	r2, r1
 800508a:	61da      	str	r2, [r3, #28]
      break;
 800508c:	e064      	b.n	8005158 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	68b9      	ldr	r1, [r7, #8]
 8005094:	4618      	mov	r0, r3
 8005096:	f000 fab7 	bl	8005608 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	69da      	ldr	r2, [r3, #28]
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80050a8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	69da      	ldr	r2, [r3, #28]
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80050b8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	69d9      	ldr	r1, [r3, #28]
 80050c0:	68bb      	ldr	r3, [r7, #8]
 80050c2:	691b      	ldr	r3, [r3, #16]
 80050c4:	021a      	lsls	r2, r3, #8
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	430a      	orrs	r2, r1
 80050cc:	61da      	str	r2, [r3, #28]
      break;
 80050ce:	e043      	b.n	8005158 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	68b9      	ldr	r1, [r7, #8]
 80050d6:	4618      	mov	r0, r3
 80050d8:	f000 fb00 	bl	80056dc <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	f042 0208 	orr.w	r2, r2, #8
 80050ea:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	f022 0204 	bic.w	r2, r2, #4
 80050fa:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8005102:	68bb      	ldr	r3, [r7, #8]
 8005104:	691a      	ldr	r2, [r3, #16]
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	430a      	orrs	r2, r1
 800510c:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800510e:	e023      	b.n	8005158 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	68b9      	ldr	r1, [r7, #8]
 8005116:	4618      	mov	r0, r3
 8005118:	f000 fb44 	bl	80057a4 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800512a:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800513a:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8005142:	68bb      	ldr	r3, [r7, #8]
 8005144:	691b      	ldr	r3, [r3, #16]
 8005146:	021a      	lsls	r2, r3, #8
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	430a      	orrs	r2, r1
 800514e:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8005150:	e002      	b.n	8005158 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8005152:	2301      	movs	r3, #1
 8005154:	75fb      	strb	r3, [r7, #23]
      break;
 8005156:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	2200      	movs	r2, #0
 800515c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005160:	7dfb      	ldrb	r3, [r7, #23]
}
 8005162:	4618      	mov	r0, r3
 8005164:	3718      	adds	r7, #24
 8005166:	46bd      	mov	sp, r7
 8005168:	bd80      	pop	{r7, pc}
 800516a:	bf00      	nop

0800516c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800516c:	b480      	push	{r7}
 800516e:	b085      	sub	sp, #20
 8005170:	af00      	add	r7, sp, #0
 8005172:	6078      	str	r0, [r7, #4]
 8005174:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	4a47      	ldr	r2, [pc, #284]	@ (800529c <TIM_Base_SetConfig+0x130>)
 8005180:	4293      	cmp	r3, r2
 8005182:	d013      	beq.n	80051ac <TIM_Base_SetConfig+0x40>
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800518a:	d00f      	beq.n	80051ac <TIM_Base_SetConfig+0x40>
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	4a44      	ldr	r2, [pc, #272]	@ (80052a0 <TIM_Base_SetConfig+0x134>)
 8005190:	4293      	cmp	r3, r2
 8005192:	d00b      	beq.n	80051ac <TIM_Base_SetConfig+0x40>
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	4a43      	ldr	r2, [pc, #268]	@ (80052a4 <TIM_Base_SetConfig+0x138>)
 8005198:	4293      	cmp	r3, r2
 800519a:	d007      	beq.n	80051ac <TIM_Base_SetConfig+0x40>
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	4a42      	ldr	r2, [pc, #264]	@ (80052a8 <TIM_Base_SetConfig+0x13c>)
 80051a0:	4293      	cmp	r3, r2
 80051a2:	d003      	beq.n	80051ac <TIM_Base_SetConfig+0x40>
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	4a41      	ldr	r2, [pc, #260]	@ (80052ac <TIM_Base_SetConfig+0x140>)
 80051a8:	4293      	cmp	r3, r2
 80051aa:	d108      	bne.n	80051be <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80051b2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80051b4:	683b      	ldr	r3, [r7, #0]
 80051b6:	685b      	ldr	r3, [r3, #4]
 80051b8:	68fa      	ldr	r2, [r7, #12]
 80051ba:	4313      	orrs	r3, r2
 80051bc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	4a36      	ldr	r2, [pc, #216]	@ (800529c <TIM_Base_SetConfig+0x130>)
 80051c2:	4293      	cmp	r3, r2
 80051c4:	d027      	beq.n	8005216 <TIM_Base_SetConfig+0xaa>
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80051cc:	d023      	beq.n	8005216 <TIM_Base_SetConfig+0xaa>
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	4a33      	ldr	r2, [pc, #204]	@ (80052a0 <TIM_Base_SetConfig+0x134>)
 80051d2:	4293      	cmp	r3, r2
 80051d4:	d01f      	beq.n	8005216 <TIM_Base_SetConfig+0xaa>
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	4a32      	ldr	r2, [pc, #200]	@ (80052a4 <TIM_Base_SetConfig+0x138>)
 80051da:	4293      	cmp	r3, r2
 80051dc:	d01b      	beq.n	8005216 <TIM_Base_SetConfig+0xaa>
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	4a31      	ldr	r2, [pc, #196]	@ (80052a8 <TIM_Base_SetConfig+0x13c>)
 80051e2:	4293      	cmp	r3, r2
 80051e4:	d017      	beq.n	8005216 <TIM_Base_SetConfig+0xaa>
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	4a30      	ldr	r2, [pc, #192]	@ (80052ac <TIM_Base_SetConfig+0x140>)
 80051ea:	4293      	cmp	r3, r2
 80051ec:	d013      	beq.n	8005216 <TIM_Base_SetConfig+0xaa>
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	4a2f      	ldr	r2, [pc, #188]	@ (80052b0 <TIM_Base_SetConfig+0x144>)
 80051f2:	4293      	cmp	r3, r2
 80051f4:	d00f      	beq.n	8005216 <TIM_Base_SetConfig+0xaa>
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	4a2e      	ldr	r2, [pc, #184]	@ (80052b4 <TIM_Base_SetConfig+0x148>)
 80051fa:	4293      	cmp	r3, r2
 80051fc:	d00b      	beq.n	8005216 <TIM_Base_SetConfig+0xaa>
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	4a2d      	ldr	r2, [pc, #180]	@ (80052b8 <TIM_Base_SetConfig+0x14c>)
 8005202:	4293      	cmp	r3, r2
 8005204:	d007      	beq.n	8005216 <TIM_Base_SetConfig+0xaa>
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	4a2c      	ldr	r2, [pc, #176]	@ (80052bc <TIM_Base_SetConfig+0x150>)
 800520a:	4293      	cmp	r3, r2
 800520c:	d003      	beq.n	8005216 <TIM_Base_SetConfig+0xaa>
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	4a2b      	ldr	r2, [pc, #172]	@ (80052c0 <TIM_Base_SetConfig+0x154>)
 8005212:	4293      	cmp	r3, r2
 8005214:	d108      	bne.n	8005228 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800521c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800521e:	683b      	ldr	r3, [r7, #0]
 8005220:	68db      	ldr	r3, [r3, #12]
 8005222:	68fa      	ldr	r2, [r7, #12]
 8005224:	4313      	orrs	r3, r2
 8005226:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800522e:	683b      	ldr	r3, [r7, #0]
 8005230:	695b      	ldr	r3, [r3, #20]
 8005232:	4313      	orrs	r3, r2
 8005234:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005236:	683b      	ldr	r3, [r7, #0]
 8005238:	689a      	ldr	r2, [r3, #8]
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800523e:	683b      	ldr	r3, [r7, #0]
 8005240:	681a      	ldr	r2, [r3, #0]
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	4a14      	ldr	r2, [pc, #80]	@ (800529c <TIM_Base_SetConfig+0x130>)
 800524a:	4293      	cmp	r3, r2
 800524c:	d00f      	beq.n	800526e <TIM_Base_SetConfig+0x102>
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	4a16      	ldr	r2, [pc, #88]	@ (80052ac <TIM_Base_SetConfig+0x140>)
 8005252:	4293      	cmp	r3, r2
 8005254:	d00b      	beq.n	800526e <TIM_Base_SetConfig+0x102>
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	4a15      	ldr	r2, [pc, #84]	@ (80052b0 <TIM_Base_SetConfig+0x144>)
 800525a:	4293      	cmp	r3, r2
 800525c:	d007      	beq.n	800526e <TIM_Base_SetConfig+0x102>
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	4a14      	ldr	r2, [pc, #80]	@ (80052b4 <TIM_Base_SetConfig+0x148>)
 8005262:	4293      	cmp	r3, r2
 8005264:	d003      	beq.n	800526e <TIM_Base_SetConfig+0x102>
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	4a13      	ldr	r2, [pc, #76]	@ (80052b8 <TIM_Base_SetConfig+0x14c>)
 800526a:	4293      	cmp	r3, r2
 800526c:	d103      	bne.n	8005276 <TIM_Base_SetConfig+0x10a>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800526e:	683b      	ldr	r3, [r7, #0]
 8005270:	691a      	ldr	r2, [r3, #16]
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	f043 0204 	orr.w	r2, r3, #4
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	2201      	movs	r2, #1
 8005286:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	68fa      	ldr	r2, [r7, #12]
 800528c:	601a      	str	r2, [r3, #0]
}
 800528e:	bf00      	nop
 8005290:	3714      	adds	r7, #20
 8005292:	46bd      	mov	sp, r7
 8005294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005298:	4770      	bx	lr
 800529a:	bf00      	nop
 800529c:	40010000 	.word	0x40010000
 80052a0:	40000400 	.word	0x40000400
 80052a4:	40000800 	.word	0x40000800
 80052a8:	40000c00 	.word	0x40000c00
 80052ac:	40010400 	.word	0x40010400
 80052b0:	40014000 	.word	0x40014000
 80052b4:	40014400 	.word	0x40014400
 80052b8:	40014800 	.word	0x40014800
 80052bc:	4000e000 	.word	0x4000e000
 80052c0:	4000e400 	.word	0x4000e400

080052c4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80052c4:	b480      	push	{r7}
 80052c6:	b087      	sub	sp, #28
 80052c8:	af00      	add	r7, sp, #0
 80052ca:	6078      	str	r0, [r7, #4]
 80052cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	6a1b      	ldr	r3, [r3, #32]
 80052d2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	6a1b      	ldr	r3, [r3, #32]
 80052d8:	f023 0201 	bic.w	r2, r3, #1
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	685b      	ldr	r3, [r3, #4]
 80052e4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	699b      	ldr	r3, [r3, #24]
 80052ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80052ec:	68fa      	ldr	r2, [r7, #12]
 80052ee:	4b37      	ldr	r3, [pc, #220]	@ (80053cc <TIM_OC1_SetConfig+0x108>)
 80052f0:	4013      	ands	r3, r2
 80052f2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	f023 0303 	bic.w	r3, r3, #3
 80052fa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80052fc:	683b      	ldr	r3, [r7, #0]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	68fa      	ldr	r2, [r7, #12]
 8005302:	4313      	orrs	r3, r2
 8005304:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005306:	697b      	ldr	r3, [r7, #20]
 8005308:	f023 0302 	bic.w	r3, r3, #2
 800530c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800530e:	683b      	ldr	r3, [r7, #0]
 8005310:	689b      	ldr	r3, [r3, #8]
 8005312:	697a      	ldr	r2, [r7, #20]
 8005314:	4313      	orrs	r3, r2
 8005316:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	4a2d      	ldr	r2, [pc, #180]	@ (80053d0 <TIM_OC1_SetConfig+0x10c>)
 800531c:	4293      	cmp	r3, r2
 800531e:	d00f      	beq.n	8005340 <TIM_OC1_SetConfig+0x7c>
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	4a2c      	ldr	r2, [pc, #176]	@ (80053d4 <TIM_OC1_SetConfig+0x110>)
 8005324:	4293      	cmp	r3, r2
 8005326:	d00b      	beq.n	8005340 <TIM_OC1_SetConfig+0x7c>
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	4a2b      	ldr	r2, [pc, #172]	@ (80053d8 <TIM_OC1_SetConfig+0x114>)
 800532c:	4293      	cmp	r3, r2
 800532e:	d007      	beq.n	8005340 <TIM_OC1_SetConfig+0x7c>
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	4a2a      	ldr	r2, [pc, #168]	@ (80053dc <TIM_OC1_SetConfig+0x118>)
 8005334:	4293      	cmp	r3, r2
 8005336:	d003      	beq.n	8005340 <TIM_OC1_SetConfig+0x7c>
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	4a29      	ldr	r2, [pc, #164]	@ (80053e0 <TIM_OC1_SetConfig+0x11c>)
 800533c:	4293      	cmp	r3, r2
 800533e:	d10c      	bne.n	800535a <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005340:	697b      	ldr	r3, [r7, #20]
 8005342:	f023 0308 	bic.w	r3, r3, #8
 8005346:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005348:	683b      	ldr	r3, [r7, #0]
 800534a:	68db      	ldr	r3, [r3, #12]
 800534c:	697a      	ldr	r2, [r7, #20]
 800534e:	4313      	orrs	r3, r2
 8005350:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005352:	697b      	ldr	r3, [r7, #20]
 8005354:	f023 0304 	bic.w	r3, r3, #4
 8005358:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	4a1c      	ldr	r2, [pc, #112]	@ (80053d0 <TIM_OC1_SetConfig+0x10c>)
 800535e:	4293      	cmp	r3, r2
 8005360:	d00f      	beq.n	8005382 <TIM_OC1_SetConfig+0xbe>
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	4a1b      	ldr	r2, [pc, #108]	@ (80053d4 <TIM_OC1_SetConfig+0x110>)
 8005366:	4293      	cmp	r3, r2
 8005368:	d00b      	beq.n	8005382 <TIM_OC1_SetConfig+0xbe>
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	4a1a      	ldr	r2, [pc, #104]	@ (80053d8 <TIM_OC1_SetConfig+0x114>)
 800536e:	4293      	cmp	r3, r2
 8005370:	d007      	beq.n	8005382 <TIM_OC1_SetConfig+0xbe>
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	4a19      	ldr	r2, [pc, #100]	@ (80053dc <TIM_OC1_SetConfig+0x118>)
 8005376:	4293      	cmp	r3, r2
 8005378:	d003      	beq.n	8005382 <TIM_OC1_SetConfig+0xbe>
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	4a18      	ldr	r2, [pc, #96]	@ (80053e0 <TIM_OC1_SetConfig+0x11c>)
 800537e:	4293      	cmp	r3, r2
 8005380:	d111      	bne.n	80053a6 <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005382:	693b      	ldr	r3, [r7, #16]
 8005384:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005388:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800538a:	693b      	ldr	r3, [r7, #16]
 800538c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005390:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005392:	683b      	ldr	r3, [r7, #0]
 8005394:	695b      	ldr	r3, [r3, #20]
 8005396:	693a      	ldr	r2, [r7, #16]
 8005398:	4313      	orrs	r3, r2
 800539a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800539c:	683b      	ldr	r3, [r7, #0]
 800539e:	699b      	ldr	r3, [r3, #24]
 80053a0:	693a      	ldr	r2, [r7, #16]
 80053a2:	4313      	orrs	r3, r2
 80053a4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	693a      	ldr	r2, [r7, #16]
 80053aa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	68fa      	ldr	r2, [r7, #12]
 80053b0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80053b2:	683b      	ldr	r3, [r7, #0]
 80053b4:	685a      	ldr	r2, [r3, #4]
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	697a      	ldr	r2, [r7, #20]
 80053be:	621a      	str	r2, [r3, #32]
}
 80053c0:	bf00      	nop
 80053c2:	371c      	adds	r7, #28
 80053c4:	46bd      	mov	sp, r7
 80053c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ca:	4770      	bx	lr
 80053cc:	fffeff8f 	.word	0xfffeff8f
 80053d0:	40010000 	.word	0x40010000
 80053d4:	40010400 	.word	0x40010400
 80053d8:	40014000 	.word	0x40014000
 80053dc:	40014400 	.word	0x40014400
 80053e0:	40014800 	.word	0x40014800

080053e4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80053e4:	b480      	push	{r7}
 80053e6:	b087      	sub	sp, #28
 80053e8:	af00      	add	r7, sp, #0
 80053ea:	6078      	str	r0, [r7, #4]
 80053ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	6a1b      	ldr	r3, [r3, #32]
 80053f2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	6a1b      	ldr	r3, [r3, #32]
 80053f8:	f023 0210 	bic.w	r2, r3, #16
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	685b      	ldr	r3, [r3, #4]
 8005404:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	699b      	ldr	r3, [r3, #24]
 800540a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800540c:	68fa      	ldr	r2, [r7, #12]
 800540e:	4b34      	ldr	r3, [pc, #208]	@ (80054e0 <TIM_OC2_SetConfig+0xfc>)
 8005410:	4013      	ands	r3, r2
 8005412:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800541a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800541c:	683b      	ldr	r3, [r7, #0]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	021b      	lsls	r3, r3, #8
 8005422:	68fa      	ldr	r2, [r7, #12]
 8005424:	4313      	orrs	r3, r2
 8005426:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005428:	697b      	ldr	r3, [r7, #20]
 800542a:	f023 0320 	bic.w	r3, r3, #32
 800542e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005430:	683b      	ldr	r3, [r7, #0]
 8005432:	689b      	ldr	r3, [r3, #8]
 8005434:	011b      	lsls	r3, r3, #4
 8005436:	697a      	ldr	r2, [r7, #20]
 8005438:	4313      	orrs	r3, r2
 800543a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	4a29      	ldr	r2, [pc, #164]	@ (80054e4 <TIM_OC2_SetConfig+0x100>)
 8005440:	4293      	cmp	r3, r2
 8005442:	d003      	beq.n	800544c <TIM_OC2_SetConfig+0x68>
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	4a28      	ldr	r2, [pc, #160]	@ (80054e8 <TIM_OC2_SetConfig+0x104>)
 8005448:	4293      	cmp	r3, r2
 800544a:	d10d      	bne.n	8005468 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800544c:	697b      	ldr	r3, [r7, #20]
 800544e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005452:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005454:	683b      	ldr	r3, [r7, #0]
 8005456:	68db      	ldr	r3, [r3, #12]
 8005458:	011b      	lsls	r3, r3, #4
 800545a:	697a      	ldr	r2, [r7, #20]
 800545c:	4313      	orrs	r3, r2
 800545e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005460:	697b      	ldr	r3, [r7, #20]
 8005462:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005466:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	4a1e      	ldr	r2, [pc, #120]	@ (80054e4 <TIM_OC2_SetConfig+0x100>)
 800546c:	4293      	cmp	r3, r2
 800546e:	d00f      	beq.n	8005490 <TIM_OC2_SetConfig+0xac>
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	4a1d      	ldr	r2, [pc, #116]	@ (80054e8 <TIM_OC2_SetConfig+0x104>)
 8005474:	4293      	cmp	r3, r2
 8005476:	d00b      	beq.n	8005490 <TIM_OC2_SetConfig+0xac>
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	4a1c      	ldr	r2, [pc, #112]	@ (80054ec <TIM_OC2_SetConfig+0x108>)
 800547c:	4293      	cmp	r3, r2
 800547e:	d007      	beq.n	8005490 <TIM_OC2_SetConfig+0xac>
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	4a1b      	ldr	r2, [pc, #108]	@ (80054f0 <TIM_OC2_SetConfig+0x10c>)
 8005484:	4293      	cmp	r3, r2
 8005486:	d003      	beq.n	8005490 <TIM_OC2_SetConfig+0xac>
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	4a1a      	ldr	r2, [pc, #104]	@ (80054f4 <TIM_OC2_SetConfig+0x110>)
 800548c:	4293      	cmp	r3, r2
 800548e:	d113      	bne.n	80054b8 <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005490:	693b      	ldr	r3, [r7, #16]
 8005492:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005496:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005498:	693b      	ldr	r3, [r7, #16]
 800549a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800549e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80054a0:	683b      	ldr	r3, [r7, #0]
 80054a2:	695b      	ldr	r3, [r3, #20]
 80054a4:	009b      	lsls	r3, r3, #2
 80054a6:	693a      	ldr	r2, [r7, #16]
 80054a8:	4313      	orrs	r3, r2
 80054aa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80054ac:	683b      	ldr	r3, [r7, #0]
 80054ae:	699b      	ldr	r3, [r3, #24]
 80054b0:	009b      	lsls	r3, r3, #2
 80054b2:	693a      	ldr	r2, [r7, #16]
 80054b4:	4313      	orrs	r3, r2
 80054b6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	693a      	ldr	r2, [r7, #16]
 80054bc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	68fa      	ldr	r2, [r7, #12]
 80054c2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80054c4:	683b      	ldr	r3, [r7, #0]
 80054c6:	685a      	ldr	r2, [r3, #4]
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	697a      	ldr	r2, [r7, #20]
 80054d0:	621a      	str	r2, [r3, #32]
}
 80054d2:	bf00      	nop
 80054d4:	371c      	adds	r7, #28
 80054d6:	46bd      	mov	sp, r7
 80054d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054dc:	4770      	bx	lr
 80054de:	bf00      	nop
 80054e0:	feff8fff 	.word	0xfeff8fff
 80054e4:	40010000 	.word	0x40010000
 80054e8:	40010400 	.word	0x40010400
 80054ec:	40014000 	.word	0x40014000
 80054f0:	40014400 	.word	0x40014400
 80054f4:	40014800 	.word	0x40014800

080054f8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80054f8:	b480      	push	{r7}
 80054fa:	b087      	sub	sp, #28
 80054fc:	af00      	add	r7, sp, #0
 80054fe:	6078      	str	r0, [r7, #4]
 8005500:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	6a1b      	ldr	r3, [r3, #32]
 8005506:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	6a1b      	ldr	r3, [r3, #32]
 800550c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	685b      	ldr	r3, [r3, #4]
 8005518:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	69db      	ldr	r3, [r3, #28]
 800551e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005520:	68fa      	ldr	r2, [r7, #12]
 8005522:	4b33      	ldr	r3, [pc, #204]	@ (80055f0 <TIM_OC3_SetConfig+0xf8>)
 8005524:	4013      	ands	r3, r2
 8005526:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	f023 0303 	bic.w	r3, r3, #3
 800552e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005530:	683b      	ldr	r3, [r7, #0]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	68fa      	ldr	r2, [r7, #12]
 8005536:	4313      	orrs	r3, r2
 8005538:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800553a:	697b      	ldr	r3, [r7, #20]
 800553c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005540:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005542:	683b      	ldr	r3, [r7, #0]
 8005544:	689b      	ldr	r3, [r3, #8]
 8005546:	021b      	lsls	r3, r3, #8
 8005548:	697a      	ldr	r2, [r7, #20]
 800554a:	4313      	orrs	r3, r2
 800554c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	4a28      	ldr	r2, [pc, #160]	@ (80055f4 <TIM_OC3_SetConfig+0xfc>)
 8005552:	4293      	cmp	r3, r2
 8005554:	d003      	beq.n	800555e <TIM_OC3_SetConfig+0x66>
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	4a27      	ldr	r2, [pc, #156]	@ (80055f8 <TIM_OC3_SetConfig+0x100>)
 800555a:	4293      	cmp	r3, r2
 800555c:	d10d      	bne.n	800557a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800555e:	697b      	ldr	r3, [r7, #20]
 8005560:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005564:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005566:	683b      	ldr	r3, [r7, #0]
 8005568:	68db      	ldr	r3, [r3, #12]
 800556a:	021b      	lsls	r3, r3, #8
 800556c:	697a      	ldr	r2, [r7, #20]
 800556e:	4313      	orrs	r3, r2
 8005570:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005572:	697b      	ldr	r3, [r7, #20]
 8005574:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005578:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	4a1d      	ldr	r2, [pc, #116]	@ (80055f4 <TIM_OC3_SetConfig+0xfc>)
 800557e:	4293      	cmp	r3, r2
 8005580:	d00f      	beq.n	80055a2 <TIM_OC3_SetConfig+0xaa>
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	4a1c      	ldr	r2, [pc, #112]	@ (80055f8 <TIM_OC3_SetConfig+0x100>)
 8005586:	4293      	cmp	r3, r2
 8005588:	d00b      	beq.n	80055a2 <TIM_OC3_SetConfig+0xaa>
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	4a1b      	ldr	r2, [pc, #108]	@ (80055fc <TIM_OC3_SetConfig+0x104>)
 800558e:	4293      	cmp	r3, r2
 8005590:	d007      	beq.n	80055a2 <TIM_OC3_SetConfig+0xaa>
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	4a1a      	ldr	r2, [pc, #104]	@ (8005600 <TIM_OC3_SetConfig+0x108>)
 8005596:	4293      	cmp	r3, r2
 8005598:	d003      	beq.n	80055a2 <TIM_OC3_SetConfig+0xaa>
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	4a19      	ldr	r2, [pc, #100]	@ (8005604 <TIM_OC3_SetConfig+0x10c>)
 800559e:	4293      	cmp	r3, r2
 80055a0:	d113      	bne.n	80055ca <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80055a2:	693b      	ldr	r3, [r7, #16]
 80055a4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80055a8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80055aa:	693b      	ldr	r3, [r7, #16]
 80055ac:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80055b0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80055b2:	683b      	ldr	r3, [r7, #0]
 80055b4:	695b      	ldr	r3, [r3, #20]
 80055b6:	011b      	lsls	r3, r3, #4
 80055b8:	693a      	ldr	r2, [r7, #16]
 80055ba:	4313      	orrs	r3, r2
 80055bc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80055be:	683b      	ldr	r3, [r7, #0]
 80055c0:	699b      	ldr	r3, [r3, #24]
 80055c2:	011b      	lsls	r3, r3, #4
 80055c4:	693a      	ldr	r2, [r7, #16]
 80055c6:	4313      	orrs	r3, r2
 80055c8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	693a      	ldr	r2, [r7, #16]
 80055ce:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	68fa      	ldr	r2, [r7, #12]
 80055d4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80055d6:	683b      	ldr	r3, [r7, #0]
 80055d8:	685a      	ldr	r2, [r3, #4]
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	697a      	ldr	r2, [r7, #20]
 80055e2:	621a      	str	r2, [r3, #32]
}
 80055e4:	bf00      	nop
 80055e6:	371c      	adds	r7, #28
 80055e8:	46bd      	mov	sp, r7
 80055ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055ee:	4770      	bx	lr
 80055f0:	fffeff8f 	.word	0xfffeff8f
 80055f4:	40010000 	.word	0x40010000
 80055f8:	40010400 	.word	0x40010400
 80055fc:	40014000 	.word	0x40014000
 8005600:	40014400 	.word	0x40014400
 8005604:	40014800 	.word	0x40014800

08005608 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005608:	b480      	push	{r7}
 800560a:	b087      	sub	sp, #28
 800560c:	af00      	add	r7, sp, #0
 800560e:	6078      	str	r0, [r7, #4]
 8005610:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	6a1b      	ldr	r3, [r3, #32]
 8005616:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	6a1b      	ldr	r3, [r3, #32]
 800561c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	685b      	ldr	r3, [r3, #4]
 8005628:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	69db      	ldr	r3, [r3, #28]
 800562e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005630:	68fa      	ldr	r2, [r7, #12]
 8005632:	4b24      	ldr	r3, [pc, #144]	@ (80056c4 <TIM_OC4_SetConfig+0xbc>)
 8005634:	4013      	ands	r3, r2
 8005636:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800563e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005640:	683b      	ldr	r3, [r7, #0]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	021b      	lsls	r3, r3, #8
 8005646:	68fa      	ldr	r2, [r7, #12]
 8005648:	4313      	orrs	r3, r2
 800564a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800564c:	693b      	ldr	r3, [r7, #16]
 800564e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005652:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005654:	683b      	ldr	r3, [r7, #0]
 8005656:	689b      	ldr	r3, [r3, #8]
 8005658:	031b      	lsls	r3, r3, #12
 800565a:	693a      	ldr	r2, [r7, #16]
 800565c:	4313      	orrs	r3, r2
 800565e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	4a19      	ldr	r2, [pc, #100]	@ (80056c8 <TIM_OC4_SetConfig+0xc0>)
 8005664:	4293      	cmp	r3, r2
 8005666:	d00f      	beq.n	8005688 <TIM_OC4_SetConfig+0x80>
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	4a18      	ldr	r2, [pc, #96]	@ (80056cc <TIM_OC4_SetConfig+0xc4>)
 800566c:	4293      	cmp	r3, r2
 800566e:	d00b      	beq.n	8005688 <TIM_OC4_SetConfig+0x80>
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	4a17      	ldr	r2, [pc, #92]	@ (80056d0 <TIM_OC4_SetConfig+0xc8>)
 8005674:	4293      	cmp	r3, r2
 8005676:	d007      	beq.n	8005688 <TIM_OC4_SetConfig+0x80>
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	4a16      	ldr	r2, [pc, #88]	@ (80056d4 <TIM_OC4_SetConfig+0xcc>)
 800567c:	4293      	cmp	r3, r2
 800567e:	d003      	beq.n	8005688 <TIM_OC4_SetConfig+0x80>
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	4a15      	ldr	r2, [pc, #84]	@ (80056d8 <TIM_OC4_SetConfig+0xd0>)
 8005684:	4293      	cmp	r3, r2
 8005686:	d109      	bne.n	800569c <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005688:	697b      	ldr	r3, [r7, #20]
 800568a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800568e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005690:	683b      	ldr	r3, [r7, #0]
 8005692:	695b      	ldr	r3, [r3, #20]
 8005694:	019b      	lsls	r3, r3, #6
 8005696:	697a      	ldr	r2, [r7, #20]
 8005698:	4313      	orrs	r3, r2
 800569a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	697a      	ldr	r2, [r7, #20]
 80056a0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	68fa      	ldr	r2, [r7, #12]
 80056a6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80056a8:	683b      	ldr	r3, [r7, #0]
 80056aa:	685a      	ldr	r2, [r3, #4]
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	693a      	ldr	r2, [r7, #16]
 80056b4:	621a      	str	r2, [r3, #32]
}
 80056b6:	bf00      	nop
 80056b8:	371c      	adds	r7, #28
 80056ba:	46bd      	mov	sp, r7
 80056bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056c0:	4770      	bx	lr
 80056c2:	bf00      	nop
 80056c4:	feff8fff 	.word	0xfeff8fff
 80056c8:	40010000 	.word	0x40010000
 80056cc:	40010400 	.word	0x40010400
 80056d0:	40014000 	.word	0x40014000
 80056d4:	40014400 	.word	0x40014400
 80056d8:	40014800 	.word	0x40014800

080056dc <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80056dc:	b480      	push	{r7}
 80056de:	b087      	sub	sp, #28
 80056e0:	af00      	add	r7, sp, #0
 80056e2:	6078      	str	r0, [r7, #4]
 80056e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	6a1b      	ldr	r3, [r3, #32]
 80056ea:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	6a1b      	ldr	r3, [r3, #32]
 80056f0:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	685b      	ldr	r3, [r3, #4]
 80056fc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005702:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8005704:	68fa      	ldr	r2, [r7, #12]
 8005706:	4b21      	ldr	r3, [pc, #132]	@ (800578c <TIM_OC5_SetConfig+0xb0>)
 8005708:	4013      	ands	r3, r2
 800570a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800570c:	683b      	ldr	r3, [r7, #0]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	68fa      	ldr	r2, [r7, #12]
 8005712:	4313      	orrs	r3, r2
 8005714:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8005716:	693b      	ldr	r3, [r7, #16]
 8005718:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800571c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800571e:	683b      	ldr	r3, [r7, #0]
 8005720:	689b      	ldr	r3, [r3, #8]
 8005722:	041b      	lsls	r3, r3, #16
 8005724:	693a      	ldr	r2, [r7, #16]
 8005726:	4313      	orrs	r3, r2
 8005728:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	4a18      	ldr	r2, [pc, #96]	@ (8005790 <TIM_OC5_SetConfig+0xb4>)
 800572e:	4293      	cmp	r3, r2
 8005730:	d00f      	beq.n	8005752 <TIM_OC5_SetConfig+0x76>
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	4a17      	ldr	r2, [pc, #92]	@ (8005794 <TIM_OC5_SetConfig+0xb8>)
 8005736:	4293      	cmp	r3, r2
 8005738:	d00b      	beq.n	8005752 <TIM_OC5_SetConfig+0x76>
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	4a16      	ldr	r2, [pc, #88]	@ (8005798 <TIM_OC5_SetConfig+0xbc>)
 800573e:	4293      	cmp	r3, r2
 8005740:	d007      	beq.n	8005752 <TIM_OC5_SetConfig+0x76>
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	4a15      	ldr	r2, [pc, #84]	@ (800579c <TIM_OC5_SetConfig+0xc0>)
 8005746:	4293      	cmp	r3, r2
 8005748:	d003      	beq.n	8005752 <TIM_OC5_SetConfig+0x76>
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	4a14      	ldr	r2, [pc, #80]	@ (80057a0 <TIM_OC5_SetConfig+0xc4>)
 800574e:	4293      	cmp	r3, r2
 8005750:	d109      	bne.n	8005766 <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8005752:	697b      	ldr	r3, [r7, #20]
 8005754:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005758:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800575a:	683b      	ldr	r3, [r7, #0]
 800575c:	695b      	ldr	r3, [r3, #20]
 800575e:	021b      	lsls	r3, r3, #8
 8005760:	697a      	ldr	r2, [r7, #20]
 8005762:	4313      	orrs	r3, r2
 8005764:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	697a      	ldr	r2, [r7, #20]
 800576a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	68fa      	ldr	r2, [r7, #12]
 8005770:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8005772:	683b      	ldr	r3, [r7, #0]
 8005774:	685a      	ldr	r2, [r3, #4]
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	693a      	ldr	r2, [r7, #16]
 800577e:	621a      	str	r2, [r3, #32]
}
 8005780:	bf00      	nop
 8005782:	371c      	adds	r7, #28
 8005784:	46bd      	mov	sp, r7
 8005786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800578a:	4770      	bx	lr
 800578c:	fffeff8f 	.word	0xfffeff8f
 8005790:	40010000 	.word	0x40010000
 8005794:	40010400 	.word	0x40010400
 8005798:	40014000 	.word	0x40014000
 800579c:	40014400 	.word	0x40014400
 80057a0:	40014800 	.word	0x40014800

080057a4 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80057a4:	b480      	push	{r7}
 80057a6:	b087      	sub	sp, #28
 80057a8:	af00      	add	r7, sp, #0
 80057aa:	6078      	str	r0, [r7, #4]
 80057ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	6a1b      	ldr	r3, [r3, #32]
 80057b2:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	6a1b      	ldr	r3, [r3, #32]
 80057b8:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	685b      	ldr	r3, [r3, #4]
 80057c4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80057ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80057cc:	68fa      	ldr	r2, [r7, #12]
 80057ce:	4b22      	ldr	r3, [pc, #136]	@ (8005858 <TIM_OC6_SetConfig+0xb4>)
 80057d0:	4013      	ands	r3, r2
 80057d2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80057d4:	683b      	ldr	r3, [r7, #0]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	021b      	lsls	r3, r3, #8
 80057da:	68fa      	ldr	r2, [r7, #12]
 80057dc:	4313      	orrs	r3, r2
 80057de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80057e0:	693b      	ldr	r3, [r7, #16]
 80057e2:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80057e6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80057e8:	683b      	ldr	r3, [r7, #0]
 80057ea:	689b      	ldr	r3, [r3, #8]
 80057ec:	051b      	lsls	r3, r3, #20
 80057ee:	693a      	ldr	r2, [r7, #16]
 80057f0:	4313      	orrs	r3, r2
 80057f2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	4a19      	ldr	r2, [pc, #100]	@ (800585c <TIM_OC6_SetConfig+0xb8>)
 80057f8:	4293      	cmp	r3, r2
 80057fa:	d00f      	beq.n	800581c <TIM_OC6_SetConfig+0x78>
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	4a18      	ldr	r2, [pc, #96]	@ (8005860 <TIM_OC6_SetConfig+0xbc>)
 8005800:	4293      	cmp	r3, r2
 8005802:	d00b      	beq.n	800581c <TIM_OC6_SetConfig+0x78>
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	4a17      	ldr	r2, [pc, #92]	@ (8005864 <TIM_OC6_SetConfig+0xc0>)
 8005808:	4293      	cmp	r3, r2
 800580a:	d007      	beq.n	800581c <TIM_OC6_SetConfig+0x78>
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	4a16      	ldr	r2, [pc, #88]	@ (8005868 <TIM_OC6_SetConfig+0xc4>)
 8005810:	4293      	cmp	r3, r2
 8005812:	d003      	beq.n	800581c <TIM_OC6_SetConfig+0x78>
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	4a15      	ldr	r2, [pc, #84]	@ (800586c <TIM_OC6_SetConfig+0xc8>)
 8005818:	4293      	cmp	r3, r2
 800581a:	d109      	bne.n	8005830 <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800581c:	697b      	ldr	r3, [r7, #20]
 800581e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005822:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8005824:	683b      	ldr	r3, [r7, #0]
 8005826:	695b      	ldr	r3, [r3, #20]
 8005828:	029b      	lsls	r3, r3, #10
 800582a:	697a      	ldr	r2, [r7, #20]
 800582c:	4313      	orrs	r3, r2
 800582e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	697a      	ldr	r2, [r7, #20]
 8005834:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	68fa      	ldr	r2, [r7, #12]
 800583a:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800583c:	683b      	ldr	r3, [r7, #0]
 800583e:	685a      	ldr	r2, [r3, #4]
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	693a      	ldr	r2, [r7, #16]
 8005848:	621a      	str	r2, [r3, #32]
}
 800584a:	bf00      	nop
 800584c:	371c      	adds	r7, #28
 800584e:	46bd      	mov	sp, r7
 8005850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005854:	4770      	bx	lr
 8005856:	bf00      	nop
 8005858:	feff8fff 	.word	0xfeff8fff
 800585c:	40010000 	.word	0x40010000
 8005860:	40010400 	.word	0x40010400
 8005864:	40014000 	.word	0x40014000
 8005868:	40014400 	.word	0x40014400
 800586c:	40014800 	.word	0x40014800

08005870 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005870:	b480      	push	{r7}
 8005872:	b087      	sub	sp, #28
 8005874:	af00      	add	r7, sp, #0
 8005876:	60f8      	str	r0, [r7, #12]
 8005878:	60b9      	str	r1, [r7, #8]
 800587a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800587c:	68bb      	ldr	r3, [r7, #8]
 800587e:	f003 031f 	and.w	r3, r3, #31
 8005882:	2201      	movs	r2, #1
 8005884:	fa02 f303 	lsl.w	r3, r2, r3
 8005888:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	6a1a      	ldr	r2, [r3, #32]
 800588e:	697b      	ldr	r3, [r7, #20]
 8005890:	43db      	mvns	r3, r3
 8005892:	401a      	ands	r2, r3
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	6a1a      	ldr	r2, [r3, #32]
 800589c:	68bb      	ldr	r3, [r7, #8]
 800589e:	f003 031f 	and.w	r3, r3, #31
 80058a2:	6879      	ldr	r1, [r7, #4]
 80058a4:	fa01 f303 	lsl.w	r3, r1, r3
 80058a8:	431a      	orrs	r2, r3
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	621a      	str	r2, [r3, #32]
}
 80058ae:	bf00      	nop
 80058b0:	371c      	adds	r7, #28
 80058b2:	46bd      	mov	sp, r7
 80058b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058b8:	4770      	bx	lr
	...

080058bc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80058bc:	b480      	push	{r7}
 80058be:	b085      	sub	sp, #20
 80058c0:	af00      	add	r7, sp, #0
 80058c2:	6078      	str	r0, [r7, #4]
 80058c4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80058cc:	2b01      	cmp	r3, #1
 80058ce:	d101      	bne.n	80058d4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80058d0:	2302      	movs	r3, #2
 80058d2:	e077      	b.n	80059c4 <HAL_TIMEx_MasterConfigSynchronization+0x108>
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	2201      	movs	r2, #1
 80058d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	2202      	movs	r2, #2
 80058e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	685b      	ldr	r3, [r3, #4]
 80058ea:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	689b      	ldr	r3, [r3, #8]
 80058f2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	4a35      	ldr	r2, [pc, #212]	@ (80059d0 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80058fa:	4293      	cmp	r3, r2
 80058fc:	d004      	beq.n	8005908 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	4a34      	ldr	r2, [pc, #208]	@ (80059d4 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8005904:	4293      	cmp	r3, r2
 8005906:	d108      	bne.n	800591a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800590e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005910:	683b      	ldr	r3, [r7, #0]
 8005912:	685b      	ldr	r3, [r3, #4]
 8005914:	68fa      	ldr	r2, [r7, #12]
 8005916:	4313      	orrs	r3, r2
 8005918:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005920:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005922:	683b      	ldr	r3, [r7, #0]
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	68fa      	ldr	r2, [r7, #12]
 8005928:	4313      	orrs	r3, r2
 800592a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	68fa      	ldr	r2, [r7, #12]
 8005932:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	4a25      	ldr	r2, [pc, #148]	@ (80059d0 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800593a:	4293      	cmp	r3, r2
 800593c:	d02c      	beq.n	8005998 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005946:	d027      	beq.n	8005998 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	4a22      	ldr	r2, [pc, #136]	@ (80059d8 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 800594e:	4293      	cmp	r3, r2
 8005950:	d022      	beq.n	8005998 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	4a21      	ldr	r2, [pc, #132]	@ (80059dc <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 8005958:	4293      	cmp	r3, r2
 800595a:	d01d      	beq.n	8005998 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	4a1f      	ldr	r2, [pc, #124]	@ (80059e0 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8005962:	4293      	cmp	r3, r2
 8005964:	d018      	beq.n	8005998 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	4a1a      	ldr	r2, [pc, #104]	@ (80059d4 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800596c:	4293      	cmp	r3, r2
 800596e:	d013      	beq.n	8005998 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	4a1b      	ldr	r2, [pc, #108]	@ (80059e4 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8005976:	4293      	cmp	r3, r2
 8005978:	d00e      	beq.n	8005998 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	4a1a      	ldr	r2, [pc, #104]	@ (80059e8 <HAL_TIMEx_MasterConfigSynchronization+0x12c>)
 8005980:	4293      	cmp	r3, r2
 8005982:	d009      	beq.n	8005998 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	4a18      	ldr	r2, [pc, #96]	@ (80059ec <HAL_TIMEx_MasterConfigSynchronization+0x130>)
 800598a:	4293      	cmp	r3, r2
 800598c:	d004      	beq.n	8005998 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	4a17      	ldr	r2, [pc, #92]	@ (80059f0 <HAL_TIMEx_MasterConfigSynchronization+0x134>)
 8005994:	4293      	cmp	r3, r2
 8005996:	d10c      	bne.n	80059b2 <HAL_TIMEx_MasterConfigSynchronization+0xf6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005998:	68bb      	ldr	r3, [r7, #8]
 800599a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800599e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80059a0:	683b      	ldr	r3, [r7, #0]
 80059a2:	689b      	ldr	r3, [r3, #8]
 80059a4:	68ba      	ldr	r2, [r7, #8]
 80059a6:	4313      	orrs	r3, r2
 80059a8:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	68ba      	ldr	r2, [r7, #8]
 80059b0:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	2201      	movs	r2, #1
 80059b6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	2200      	movs	r2, #0
 80059be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80059c2:	2300      	movs	r3, #0
}
 80059c4:	4618      	mov	r0, r3
 80059c6:	3714      	adds	r7, #20
 80059c8:	46bd      	mov	sp, r7
 80059ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ce:	4770      	bx	lr
 80059d0:	40010000 	.word	0x40010000
 80059d4:	40010400 	.word	0x40010400
 80059d8:	40000400 	.word	0x40000400
 80059dc:	40000800 	.word	0x40000800
 80059e0:	40000c00 	.word	0x40000c00
 80059e4:	40001800 	.word	0x40001800
 80059e8:	40014000 	.word	0x40014000
 80059ec:	4000e000 	.word	0x4000e000
 80059f0:	4000e400 	.word	0x4000e400

080059f4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80059f4:	b480      	push	{r7}
 80059f6:	b085      	sub	sp, #20
 80059f8:	af00      	add	r7, sp, #0
 80059fa:	6078      	str	r0, [r7, #4]
 80059fc:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80059fe:	2300      	movs	r3, #0
 8005a00:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));
#endif /* TIM_BDTR_BKBID */

  /* Check input state */
  __HAL_LOCK(htim);
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005a08:	2b01      	cmp	r3, #1
 8005a0a:	d101      	bne.n	8005a10 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8005a0c:	2302      	movs	r3, #2
 8005a0e:	e073      	b.n	8005af8 <HAL_TIMEx_ConfigBreakDeadTime+0x104>
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	2201      	movs	r2, #1
 8005a14:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8005a1e:	683b      	ldr	r3, [r7, #0]
 8005a20:	68db      	ldr	r3, [r3, #12]
 8005a22:	4313      	orrs	r3, r2
 8005a24:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005a2c:	683b      	ldr	r3, [r7, #0]
 8005a2e:	689b      	ldr	r3, [r3, #8]
 8005a30:	4313      	orrs	r3, r2
 8005a32:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8005a3a:	683b      	ldr	r3, [r7, #0]
 8005a3c:	685b      	ldr	r3, [r3, #4]
 8005a3e:	4313      	orrs	r3, r2
 8005a40:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8005a48:	683b      	ldr	r3, [r7, #0]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	4313      	orrs	r3, r2
 8005a4e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005a56:	683b      	ldr	r3, [r7, #0]
 8005a58:	691b      	ldr	r3, [r3, #16]
 8005a5a:	4313      	orrs	r3, r2
 8005a5c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8005a64:	683b      	ldr	r3, [r7, #0]
 8005a66:	695b      	ldr	r3, [r3, #20]
 8005a68:	4313      	orrs	r3, r2
 8005a6a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8005a72:	683b      	ldr	r3, [r7, #0]
 8005a74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a76:	4313      	orrs	r3, r2
 8005a78:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8005a80:	683b      	ldr	r3, [r7, #0]
 8005a82:	699b      	ldr	r3, [r3, #24]
 8005a84:	041b      	lsls	r3, r3, #16
 8005a86:	4313      	orrs	r3, r2
 8005a88:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8005a90:	683b      	ldr	r3, [r7, #0]
 8005a92:	69db      	ldr	r3, [r3, #28]
 8005a94:	4313      	orrs	r3, r2
 8005a96:	60fb      	str	r3, [r7, #12]
#endif /* TIM_BDTR_BKBID */

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	4a19      	ldr	r2, [pc, #100]	@ (8005b04 <HAL_TIMEx_ConfigBreakDeadTime+0x110>)
 8005a9e:	4293      	cmp	r3, r2
 8005aa0:	d004      	beq.n	8005aac <HAL_TIMEx_ConfigBreakDeadTime+0xb8>
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	4a18      	ldr	r2, [pc, #96]	@ (8005b08 <HAL_TIMEx_ConfigBreakDeadTime+0x114>)
 8005aa8:	4293      	cmp	r3, r2
 8005aaa:	d11c      	bne.n	8005ae6 <HAL_TIMEx_ConfigBreakDeadTime+0xf2>
#if defined(TIM_BDTR_BKBID)
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));
#endif /* TIM_BDTR_BKBID */

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8005ab2:	683b      	ldr	r3, [r7, #0]
 8005ab4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ab6:	051b      	lsls	r3, r3, #20
 8005ab8:	4313      	orrs	r3, r2
 8005aba:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8005ac2:	683b      	ldr	r3, [r7, #0]
 8005ac4:	6a1b      	ldr	r3, [r3, #32]
 8005ac6:	4313      	orrs	r3, r2
 8005ac8:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8005ad0:	683b      	ldr	r3, [r7, #0]
 8005ad2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ad4:	4313      	orrs	r3, r2
 8005ad6:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8005ade:	683b      	ldr	r3, [r7, #0]
 8005ae0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ae2:	4313      	orrs	r3, r2
 8005ae4:	60fb      	str	r3, [r7, #12]
#endif /* TIM_BDTR_BKBID */
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	68fa      	ldr	r2, [r7, #12]
 8005aec:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	2200      	movs	r2, #0
 8005af2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005af6:	2300      	movs	r3, #0
}
 8005af8:	4618      	mov	r0, r3
 8005afa:	3714      	adds	r7, #20
 8005afc:	46bd      	mov	sp, r7
 8005afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b02:	4770      	bx	lr
 8005b04:	40010000 	.word	0x40010000
 8005b08:	40010400 	.word	0x40010400

08005b0c <memset>:
 8005b0c:	4402      	add	r2, r0
 8005b0e:	4603      	mov	r3, r0
 8005b10:	4293      	cmp	r3, r2
 8005b12:	d100      	bne.n	8005b16 <memset+0xa>
 8005b14:	4770      	bx	lr
 8005b16:	f803 1b01 	strb.w	r1, [r3], #1
 8005b1a:	e7f9      	b.n	8005b10 <memset+0x4>

08005b1c <__libc_init_array>:
 8005b1c:	b570      	push	{r4, r5, r6, lr}
 8005b1e:	4d0d      	ldr	r5, [pc, #52]	@ (8005b54 <__libc_init_array+0x38>)
 8005b20:	4c0d      	ldr	r4, [pc, #52]	@ (8005b58 <__libc_init_array+0x3c>)
 8005b22:	1b64      	subs	r4, r4, r5
 8005b24:	10a4      	asrs	r4, r4, #2
 8005b26:	2600      	movs	r6, #0
 8005b28:	42a6      	cmp	r6, r4
 8005b2a:	d109      	bne.n	8005b40 <__libc_init_array+0x24>
 8005b2c:	4d0b      	ldr	r5, [pc, #44]	@ (8005b5c <__libc_init_array+0x40>)
 8005b2e:	4c0c      	ldr	r4, [pc, #48]	@ (8005b60 <__libc_init_array+0x44>)
 8005b30:	f000 f818 	bl	8005b64 <_init>
 8005b34:	1b64      	subs	r4, r4, r5
 8005b36:	10a4      	asrs	r4, r4, #2
 8005b38:	2600      	movs	r6, #0
 8005b3a:	42a6      	cmp	r6, r4
 8005b3c:	d105      	bne.n	8005b4a <__libc_init_array+0x2e>
 8005b3e:	bd70      	pop	{r4, r5, r6, pc}
 8005b40:	f855 3b04 	ldr.w	r3, [r5], #4
 8005b44:	4798      	blx	r3
 8005b46:	3601      	adds	r6, #1
 8005b48:	e7ee      	b.n	8005b28 <__libc_init_array+0xc>
 8005b4a:	f855 3b04 	ldr.w	r3, [r5], #4
 8005b4e:	4798      	blx	r3
 8005b50:	3601      	adds	r6, #1
 8005b52:	e7f2      	b.n	8005b3a <__libc_init_array+0x1e>
 8005b54:	08005b8c 	.word	0x08005b8c
 8005b58:	08005b8c 	.word	0x08005b8c
 8005b5c:	08005b8c 	.word	0x08005b8c
 8005b60:	08005b90 	.word	0x08005b90

08005b64 <_init>:
 8005b64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b66:	bf00      	nop
 8005b68:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005b6a:	bc08      	pop	{r3}
 8005b6c:	469e      	mov	lr, r3
 8005b6e:	4770      	bx	lr

08005b70 <_fini>:
 8005b70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b72:	bf00      	nop
 8005b74:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005b76:	bc08      	pop	{r3}
 8005b78:	469e      	mov	lr, r3
 8005b7a:	4770      	bx	lr
