================================================================
== Design Size Report
================================================================

* Total Instructions per Compilation Phase
+---------------+-----------------------------+--------------+----------------------------------------------------------------------------------------+
| Phase         | Step                        | Instructions | Description                                                                            |
+---------------+-----------------------------+--------------+----------------------------------------------------------------------------------------+
| Compile/Link  |                             |   336        | After all functions are compiled and linked into a single design                       |
|               |                             |              |                                                                                        |
| Unroll/Inline |                             |              | After user unroll and inline pragmas are applied                                       |
|               | (1) unroll                  | 1,329        | user unroll pragmas are applied                                                        |
|               | (2) simplification          | 1,312        | simplification of applied user unroll pragmas                                          |
|               | (3) inline                  |   764        | user inline pragmas are applied                                                        |
|               | (4) simplification          |   252        | simplification of applied user inline pragmas                                          |
|               |                             |              |                                                                                        |
| Array/Struct  |                             |              | After user array partition and struct aggregate/disaggregate pragmas are applied       |
|               | (1) array partition         |   216        | user array partition pragmas are applied                                               |
|               | (2) simplification          |   216        | simplification of applied user array partition & struct aggregate/disaggregate pragmas |
|               | (3) aggregate/disaggregate  |   220        | user struct aggregate/disaggregate pragmas are applied                                 |
|               | (4) array reshape           |   514        | apply array reshape pragmas                                                            |
|               | (5) access patterns         |   554        | array access pattern optmizations                                                      |
|               |                             |              |                                                                                        |
| Performance   |                             |              | After transformations are applied to meet performance pragma targets                   |
|               | (1) loop simplification     |   557        | loop and instruction simplification                                                    |
|               | (2) parallelization         |   551        | loops are unrolled or pipelined to meet performance targets                            |
|               | (3) array partition         |   549        | arrays are partitioned to meet performance targets                                     |
|               | (4) simplification          |   549        | simplification of design after performance transformations                             |
|               |                             |              |                                                                                        |
| HW Transforms |                             |              | After hardware transfomations                                                          |
|               | (1) lowering                |   521        | initial conversion to HW specific instructions                                         |
|               | (2) optimizations           |   613        | high level synthesis optimizations                                                     |
+---------------+-----------------------------+--------------+----------------------------------------------------------------------------------------+

* Instructions per Function for each Compilation Phase
+--------------------+------------------+--------------+---------------+--------------+-------------+---------------+
| Function           | Location         | Compile/Link | Unroll/Inline | Array/Struct | Performance | HW Transforms |
+--------------------+------------------+--------------+---------------+--------------+-------------+---------------+
| + streamhls        | streamhls.cpp:54 | 336          | 252           | 554          | 549         | 613           |
|  + fetch_from_hbm  | streamhls.cpp:15 |  81          |  77           | 158          | 158         | 154           |
|     float16        | streamhls.cpp:10 |  32          |               |              |             |               |
|  + process_kernel  | streamhls.cpp:27 | 138          |  70           | 206          | 204         | 263           |
|     float16        | streamhls.cpp:10 |  32          |               |              |             |               |
|    write_to_output | streamhls.cpp:43 |  83          |  77           | 174          | 171         | 173           |
+--------------------+------------------+--------------+---------------+--------------+-------------+---------------+

* Design Size Message Settings
+---------------------------------------------+--------+------------------------------------------------------------------+
| Message Setting                             | Value  | Description                                                      |
+---------------------------------------------+--------+------------------------------------------------------------------+
| config_compile -design_size_maximum_warning | 100000 | Show a warning when total design instructions exceeds this value |
+---------------------------------------------+--------+------------------------------------------------------------------+


