INFO: [VRFC 10-2263] Analyzing Verilog file "/home/omar/Documents/projects/riscv-cpu/src/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/omar/Documents/projects/riscv-cpu/src/combined_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module combined_memory
ERROR: [VRFC 10-2989] 'i' is not declared [/home/omar/Documents/projects/riscv-cpu/src/combined_memory.v:26]
ERROR: [VRFC 10-2989] 'i' is not declared [/home/omar/Documents/projects/riscv-cpu/src/combined_memory.v:27]
ERROR: [VRFC 10-8530] module 'combined_memory' is ignored due to previous errors [/home/omar/Documents/projects/riscv-cpu/src/combined_memory.v:1]
