

================================================================
== Vivado HLS Report for 'conv_1'
================================================================
* Date:           Sat Oct 21 14:30:03 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        conv_1
* Solution:       W_Row_pipeline
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  40.00|    36.022|        5.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  1168134|  1168134|  1168134|  1168134|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                    |      Latency      | Iteration|  Initiation Interval  |  Trip |          |
        |              Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Row_Loop_Filter1_Loop_W_Row_Loop  |  1168132|  1168132|        23|         18|          1|  64896|    yes   |
        +------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      -|       0|    659|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      5|     371|    944|    -|
|Memory           |        4|      -|       0|      0|    -|
|Multiplexer      |        -|      -|       -|    465|    -|
|Register         |        -|      -|     702|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        4|      6|    1073|   2068|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        1|      2|       1|      3|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |conv_1_fadd_32ns_eOg_U1  |conv_1_fadd_32ns_eOg  |        0|      2|  177|  385|    0|
    |conv_1_fcmp_32ns_g8j_U3  |conv_1_fcmp_32ns_g8j  |        0|      0|   66|  239|    0|
    |conv_1_fmul_32ns_fYi_U2  |conv_1_fmul_32ns_fYi  |        0|      3|  128|  320|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|      5|  371|  944|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |conv_1_mac_muladdhbi_U4  |conv_1_mac_muladdhbi  | i0 * i1 + i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    +----------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |        Memory        |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |conv_1_bias_U         |conv_1_conv_1_bias    |        1|  0|   0|    0|    32|   32|     1|         1024|
    |conv_1_weights_0_0_U  |conv_1_conv_1_weibkb  |        1|  0|   0|    0|    96|   32|     1|         3072|
    |conv_1_weights_1_0_U  |conv_1_conv_1_weicud  |        1|  0|   0|    0|    96|   32|     1|         3072|
    |conv_1_weights_2_0_U  |conv_1_conv_1_weidEe  |        1|  0|   0|    0|    96|   32|     1|         3072|
    +----------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                 |                      |        4|  0|   0|    0|   320|  128|     4|        10240|
    +----------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln11_fu_805_p2       |     +    |      0|  0|  12|          12|           1|
    |add_ln14_fu_791_p2       |     +    |      0|  0|  15|           8|           1|
    |add_ln26_10_fu_735_p2    |     +    |      0|  0|  12|          12|          12|
    |add_ln26_11_fu_841_p2    |     +    |      0|  0|  17|           1|          13|
    |add_ln26_12_fu_851_p2    |     +    |      0|  0|  17|           2|          13|
    |add_ln26_13_fu_763_p2    |     +    |      0|  0|  12|          12|          12|
    |add_ln26_14_fu_865_p2    |     +    |      0|  0|  17|           1|          13|
    |add_ln26_15_fu_875_p2    |     +    |      0|  0|  17|           2|          13|
    |add_ln26_2_fu_406_p2     |     +    |      0|  0|  15|           5|           2|
    |add_ln26_3_fu_498_p2     |     +    |      0|  0|  15|           1|           5|
    |add_ln26_4_fu_530_p2     |     +    |      0|  0|  15|           2|           5|
    |add_ln26_5_fu_548_p2     |     +    |      0|  0|  15|           2|           5|
    |add_ln26_6_fu_638_p2     |     +    |      0|  0|  15|           8|           8|
    |add_ln26_7_fu_691_p2     |     +    |      0|  0|  12|          12|          12|
    |add_ln26_8_fu_724_p2     |     +    |      0|  0|  17|           1|          13|
    |add_ln26_9_fu_819_p2     |     +    |      0|  0|  17|           2|          13|
    |add_ln26_fu_651_p2       |     +    |      0|  0|  15|           5|           5|
    |add_ln35_1_fu_914_p2     |     +    |      0|  0|  23|          16|          16|
    |add_ln8_fu_418_p2        |     +    |      0|  0|  23|          16|           1|
    |c_fu_400_p2              |     +    |      0|  0|  15|           5|           1|
    |f_fu_584_p2              |     +    |      0|  0|  15|           1|           6|
    |r_fu_424_p2              |     +    |      0|  0|  15|           1|           5|
    |wr_fu_885_p2             |     +    |      0|  0|  10|           1|           2|
    |sub_ln26_1_fu_713_p2     |     -    |      0|  0|  17|          13|          13|
    |sub_ln26_2_fu_757_p2     |     -    |      0|  0|  17|          13|          13|
    |sub_ln26_3_fu_785_p2     |     -    |      0|  0|  17|          13|          13|
    |sub_ln26_fu_681_p2       |     -    |      0|  0|  13|          11|          11|
    |and_ln34_fu_966_p2       |    and   |      0|  0|   2|           1|           1|
    |and_ln35_1_fu_492_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln35_2_fu_578_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln35_fu_480_p2       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln11_fu_430_p2      |   icmp   |      0|  0|  13|          12|          12|
    |icmp_ln14_fu_486_p2      |   icmp   |      0|  0|  11|           8|           7|
    |icmp_ln18_1_fu_925_p2    |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln18_fu_474_p2      |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln34_1_fu_954_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln34_fu_948_p2      |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln8_fu_412_p2       |   icmp   |      0|  0|  13|          16|          11|
    |or_ln26_1_fu_596_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln26_fu_590_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln34_fu_960_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln35_1_fu_572_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln35_fu_504_p2        |    or    |      0|  0|   2|           1|           1|
    |conv_out_d0              |  select  |      0|  0|  32|           1|          32|
    |select_ln11_fu_811_p3    |  select  |      0|  0|  12|           1|           1|
    |select_ln14_fu_797_p3    |  select  |      0|  0|   8|           1|           1|
    |select_ln26_1_fu_833_p3  |  select  |      0|  0|  32|           1|           1|
    |select_ln26_2_fu_610_p3  |  select  |      0|  0|   6|           1|           6|
    |select_ln26_fu_602_p3    |  select  |      0|  0|   2|           1|           1|
    |select_ln35_1_fu_444_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln35_2_fu_452_p3  |  select  |      0|  0|   5|           1|           1|
    |select_ln35_3_fu_460_p3  |  select  |      0|  0|   5|           1|           2|
    |select_ln35_4_fu_510_p3  |  select  |      0|  0|   6|           1|           1|
    |select_ln35_5_fu_518_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln35_6_fu_536_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln35_7_fu_554_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln35_fu_436_p3    |  select  |      0|  0|   5|           1|           1|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln35_1_fu_566_p2     |    xor   |      0|  0|   2|           1|           2|
    |xor_ln35_fu_468_p2       |    xor   |      0|  0|   2|           1|           2|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 659|         275|         346|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+-----+-----------+-----+-----------+
    |                    Name                   | LUT | Input Size| Bits| Total Bits|
    +-------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  101|         21|    1|         21|
    |ap_enable_reg_pp0_iter1                    |    9|          2|    1|          2|
    |ap_phi_mux_c_0_phi_fu_296_p4               |    9|          2|    5|         10|
    |ap_phi_mux_f_0_phi_fu_318_p4               |    9|          2|    6|         12|
    |ap_phi_mux_indvar_flatten14_phi_fu_285_p4  |    9|          2|   12|         24|
    |ap_phi_mux_indvar_flatten47_phi_fu_263_p4  |    9|          2|   16|         32|
    |ap_phi_mux_indvar_flatten_phi_fu_307_p4    |    9|          2|    8|         16|
    |ap_phi_mux_r_0_phi_fu_274_p4               |    9|          2|    5|         10|
    |ap_phi_mux_w_sum_0_phi_fu_340_p4           |    9|          2|   32|         64|
    |ap_phi_mux_wr_0_phi_fu_329_p4              |    9|          2|    2|          4|
    |c_0_reg_292                                |    9|          2|    5|         10|
    |conv_input_address0                        |   33|          6|   12|         72|
    |conv_input_address1                        |   27|          5|   12|         60|
    |f_0_reg_314                                |    9|          2|    6|         12|
    |grp_fu_348_p0                              |   21|          4|   32|        128|
    |grp_fu_348_p1                              |   41|          8|   32|        256|
    |grp_fu_352_p0                              |   44|          9|   32|        288|
    |grp_fu_352_p1                              |   27|          5|   32|        160|
    |indvar_flatten14_reg_281                   |    9|          2|   12|         24|
    |indvar_flatten47_reg_259                   |    9|          2|   16|         32|
    |indvar_flatten_reg_303                     |    9|          2|    8|         16|
    |r_0_reg_270                                |    9|          2|    5|         10|
    |reg_372                                    |    9|          2|   32|         64|
    |reg_383                                    |    9|          2|   32|         64|
    |w_sum_0_reg_336                            |    9|          2|   32|         64|
    |wr_0_reg_325                               |    9|          2|    2|          4|
    +-------------------------------------------+-----+-----------+-----+-----------+
    |Total                                      |  465|         96|  390|       1459|
    +-------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |add_ln8_reg_994                 |  16|   0|   16|          0|
    |ap_CS_fsm                       |  20|   0|   20|          0|
    |ap_enable_reg_pp0_iter0         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1         |   1|   0|    1|          0|
    |c_0_reg_292                     |   5|   0|    5|          0|
    |conv_1_bias_load_reg_1188       |  32|   0|   32|          0|
    |conv_1_weights_1_0_l_reg_1097   |  32|   0|   32|          0|
    |conv_1_weights_2_0_l_reg_1102   |  32|   0|   32|          0|
    |conv_input_load_5_reg_1132      |  32|   0|   32|          0|
    |conv_input_load_7_reg_1142      |  32|   0|   32|          0|
    |conv_out_addr_reg_1168          |  15|   0|   15|          0|
    |f_0_reg_314                     |   6|   0|    6|          0|
    |icmp_ln18_1_reg_1173            |   1|   0|    1|          0|
    |icmp_ln8_reg_990                |   1|   0|    1|          0|
    |icmp_ln8_reg_990_pp0_iter1_reg  |   1|   0|    1|          0|
    |indvar_flatten14_reg_281        |  12|   0|   12|          0|
    |indvar_flatten47_reg_259        |  16|   0|   16|          0|
    |indvar_flatten_reg_303          |   8|   0|    8|          0|
    |or_ln26_1_reg_1011              |   1|   0|    1|          0|
    |r_0_reg_270                     |   5|   0|    5|          0|
    |reg_366                         |  32|   0|   32|          0|
    |reg_372                         |  32|   0|   32|          0|
    |reg_378                         |  32|   0|   32|          0|
    |reg_383                         |  32|   0|   32|          0|
    |reg_390                         |  32|   0|   32|          0|
    |reg_395                         |  32|   0|   32|          0|
    |select_ln11_reg_1077            |  12|   0|   12|          0|
    |select_ln14_reg_1072            |   8|   0|    8|          0|
    |select_ln26_2_reg_1021          |   6|   0|    6|          0|
    |select_ln26_reg_1016            |   2|   0|    2|          0|
    |select_ln35_1_reg_999           |   5|   0|    5|          0|
    |select_ln35_5_reg_1005          |   5|   0|    5|          0|
    |sub_ln26_1_reg_1043             |  13|   0|   13|          0|
    |sub_ln26_2_reg_1058             |  13|   0|   13|          0|
    |sub_ln26_3_reg_1065             |  13|   0|   13|          0|
    |tmp_1_1_1_reg_1147              |  32|   0|   32|          0|
    |tmp_1_2_2_reg_1157              |  32|   0|   32|          0|
    |tmp_1_2_reg_1152                |  32|   0|   32|          0|
    |w_sum_0_reg_336                 |  32|   0|   32|          0|
    |w_sum_3_2_2_reg_1182            |  32|   0|   32|          0|
    |wr_0_reg_325                    |   2|   0|    2|          0|
    |wr_reg_1162                     |   2|   0|    2|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 702|   0|  702|          0|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_start             |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_done              | out |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_idle              | out |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_ready             | out |    1| ap_ctrl_hs |    conv_1    | return value |
|conv_input_address0  | out |   12|  ap_memory |  conv_input  |     array    |
|conv_input_ce0       | out |    1|  ap_memory |  conv_input  |     array    |
|conv_input_q0        |  in |   32|  ap_memory |  conv_input  |     array    |
|conv_input_address1  | out |   12|  ap_memory |  conv_input  |     array    |
|conv_input_ce1       | out |    1|  ap_memory |  conv_input  |     array    |
|conv_input_q1        |  in |   32|  ap_memory |  conv_input  |     array    |
|conv_out_address0    | out |   15|  ap_memory |   conv_out   |     array    |
|conv_out_ce0         | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_we0         | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_d0          | out |   32|  ap_memory |   conv_out   |     array    |
+---------------------+-----+-----+------------+--------------+--------------+

