---
layout: default
title: 3.1 AITL-Hã‚¢ãƒ¼ã‚­ãƒ†ã‚¯ãƒãƒ£ã¨å±¤åˆ†é›¢è¨­è¨ˆ
---

---

# ğŸ§  3.1 AITL-Hã‚¢ãƒ¼ã‚­ãƒ†ã‚¯ãƒãƒ£ã¨å±¤åˆ†é›¢è¨­è¨ˆ  
**3.1 AITL-H Architecture and Layered Design**

---

## ğŸ§  AITL-Hã¨ã¯ä½•ã‹ï¼Ÿ  
**What is AITL-H?**

**AITL-Hï¼ˆAll-in-Theory Logic - Hybridï¼‰** ã¯ã€åˆ¶å¾¡ã‚·ã‚¹ãƒ†ãƒ ã‚’ä»¥ä¸‹ã® **ä¸‰å±¤æ§‹é€ ** ã§æ‰ãˆã‚‹è¨­è¨ˆãƒ‘ãƒ©ãƒ€ã‚¤ãƒ ã§ã™ã€‚  
**AITL-H** is a control system design paradigm structured into the following **three-layer architecture**:

| å±¤ï½œLayer | å½¹å‰²ï½œFunction | ä¾‹ï½œExample |
|-----------|-------------------|--------------------|
| **LLMï¼ˆçŸ¥æ€§ï¼‰**<br>Intelligence | æ„å›³ãƒ»æ¨è«–ãƒ»åˆ¤æ–­<br>Intent, inference, decision-making | å¯¾è©±ã€è¨ˆç”»ã€æœ€é©åŒ–<br>Dialogue, planning, optimization |
| **PIDï¼ˆç†æ€§ï¼‰**<br>Reasoning | å®‰å®šåŒ–ãƒ»ç‰©ç†èª¿æ•´<br>Stabilization, physical control | ãƒ¢ãƒ¼ã‚¿ãƒ¼åˆ¶å¾¡ã€å§¿å‹¢åˆ¶å¾¡<br>Motor and attitude control |
| **FSMï¼ˆæœ¬èƒ½ï¼‰**<br>Instinct | è¡Œå‹•ã‚¹ã‚¤ãƒƒãƒ<br>Reactive state transitions | ç§»å‹•é–‹å§‹ã€æ—‹å›ã€åœæ­¢<br>Start, turn, stop |

â¡ ã“ã®ã‚ˆã†ã«å„å±¤ã®è²¬å‹™ã‚’ **æ©Ÿèƒ½åˆ†é›¢ï¼ˆSeparation of Concernsï¼‰** ã™ã‚‹ã“ã¨ã§ã€è¨­è¨ˆã®æ˜ç¢ºåŒ–ã¨å†åˆ©ç”¨æ€§ã‚’å‘ä¸Šã•ã›ã¾ã™ã€‚  
â¡ This separation improves **design clarity** and **module reusability**.

---

## ğŸ§± ä¸‰å±¤æ§‹é€ ã®æ¥ç¶šã‚¤ãƒ¡ãƒ¼ã‚¸ï¼ˆãƒ–ãƒ­ãƒƒã‚¯å›³ï¼‰  
**Block Diagram: Three-Layer Integration**

> âš ï¸ ã“ã®ãƒšãƒ¼ã‚¸ã§ã¯Mermaidãƒ•ãƒ­ãƒ¼ãƒãƒ£ãƒ¼ãƒˆã¯è¡¨ç¤ºã•ã‚Œã¾ã›ã‚“  
> ğŸ‘‰ **ä»¥ä¸‹ã®ãƒªãƒ³ã‚¯ã‹ã‚‰GitHubã§è¦–è¦šåŒ–è¡¨ç¤ºã‚’ã”ç¢ºèªãã ã•ã„ï¼š**  
> [ğŸ“ GitHubã§Mermaidãƒ•ãƒ­ãƒ¼ãƒãƒ£ãƒ¼ãƒˆã‚’è¦‹ã‚‹](https://github.com/Samizo-AITL/Edusemi-v4x/blob/main/f_chapter3_socsystem/docs/3_1_aitl_architecture.md)

```mermaid
graph TB
    LLM["ğŸ§  LLMå±¤\nçŸ¥çš„åˆ¶å¾¡å±¤\n(GPT, RISC-V)"]
    PID["ğŸ“ PIDå±¤\nç‰©ç†å®‰å®šå±¤\n(åˆ¶å¾¡å™¨, Stabilizer)"]
    FSM["ğŸ” FSMå±¤\nè¡Œå‹•é¸æŠå±¤\n(ã‚¹ãƒ†ãƒ¼ãƒˆãƒã‚·ãƒ³)"]
    
```

- **FSM**ï¼šã‚»ãƒ³ã‚µä¿¡å·ã«åŸºã¥ã„ã¦çŠ¶æ…‹é·ç§»ãƒ»è¡Œå‹•åˆ‡æ›¿ã‚’è¡Œã†  
  *FSM switches behavior based on sensor input.*
- **PID**ï¼šFSMã‚„LLMã‹ã‚‰ä¸ãˆã‚‰ã‚Œã‚‹ `ref` ã‚’ã‚‚ã¨ã«é€£ç¶šåˆ¶å¾¡  
  *PID continuously controls based on reference from FSM/LLM.*
- **LLM**ï¼šçŠ¶æ³åˆ¤æ–­ã«å¿œã˜ã¦åˆ¶å¾¡ã‚’ã‚ªãƒ¼ãƒãƒ¼ãƒ©ã‚¤ãƒ‰  
  *LLM intervenes and overrides based on high-level context.*

---

## ğŸ¯ ãªãœåˆ†é›¢ã™ã‚‹ã®ã‹ï¼Ÿ  
**Why Separate the Layers?**

| âš ï¸ é …ç›®ï½œAspect | âŒ åˆ†é›¢ã—ãªã„å ´åˆï½œWithout Separation | âœ… åˆ†é›¢ã—ãŸå ´åˆï¼ˆAITL-Hï¼‰ï½œWith AITL-H Separation |
|-------------|-----------------------------|--------------------------------------------|
| **å®Ÿè£…å†åˆ©ç”¨æ€§**<br>Reusability | çŠ¶æ…‹ãƒ»åˆ¶å¾¡ãŒæ··åœ¨<br>State logic and control are entangled | FSM / PID / LLM ã‚’å€‹åˆ¥å†åˆ©ç”¨å¯èƒ½<br>Each layer can be reused independently |
| **ä¿å®ˆæ€§**<br>Maintainability | ä¿®æ­£ãŒå…¨ä½“ã¸æ³¢åŠ<br>Changes affect entire system | å±¤ã”ã¨ã®ç‹¬ç«‹æ€§ãŒé«˜ã„<br>High independence among layers |
| **AIã¨ã®çµ±åˆ**<br>AI Integration | çµ±åˆå›°é›£<br>Difficult to insert AI | LLMå±¤ã‚’LLM/GPTã§ç½®æ›å¯èƒ½<br>Easy to replace LLM layer with AI |

> ğŸ’¡ ç‰¹ã«**SoCè¨­è¨ˆ**ã§ã¯ã€**ãƒãƒ¼ãƒ‰åˆ¶å¾¡ï¼ˆFSM/PIDï¼‰ã¨ã‚½ãƒ•ãƒˆåˆ¶å¾¡ï¼ˆLLMï¼‰**ã®åˆ†é›¢ãŒæ¥µã‚ã¦é‡è¦ã§ã™ã€‚  
> *Separation of hardware (FSM/PID) and software (LLM) control is critical for SoC design.*

---

## ğŸ”— SoCè¨­è¨ˆã«ãŠã‘ã‚‹ä¸‰å±¤ãƒãƒƒãƒ”ãƒ³ã‚°  
**Layer Mapping in SoC Implementation**

| å±¤ï½œLayer | å®Ÿè£…å¯¾è±¡ï½œImplementation Target | ç¨®åˆ¥ï½œType |
|--------|---------------------------|------------------|
| **FSM** | Verilog RTL | ãƒãƒ¼ãƒ‰ / Hardware |
| **PID** | RTL ã¾ãŸã¯ ã‚¢ãƒŠãƒ­ã‚°åˆ¶å¾¡å›è·¯<br>RTL or Analog | ãƒãƒ¼ãƒ‰ / Hardware |
| **LLM** | RISC-Vä¸Šã®C/LLMã‚½ãƒ•ãƒˆã‚¦ã‚§ã‚¢<br>LLM Software on RISC-V | ã‚½ãƒ•ãƒˆ / Software |

---

## ğŸ’¡ è¨­è¨ˆä¸Šã®ãƒã‚¤ãƒ³ãƒˆ  
**Key Design Considerations**

- **FSM/PIDã¯ãƒªã‚¢ãƒ«ã‚¿ã‚¤ãƒ å‹•ä½œãŒè¦æ±‚ã•ã‚Œã‚‹**  
  *FSM and PID require real-time execution.*
- **LLMã¯éãƒªã‚¢ãƒ«ã‚¿ã‚¤ãƒ ã§çŸ¥çš„åˆ¤æ–­ã‚’æ‹…ã†**  
  *LLM operates asynchronously with intelligent decision-making.*
- **æ˜ç¤ºçš„ãªã‚¤ãƒ³ã‚¿ãƒ•ã‚§ãƒ¼ã‚¹ã‚’è¨­è¨ˆã™ã‚‹ã“ã¨ãŒé‡è¦**  
  *Define explicit interfaces such as:*  
  - `ref`ï¼šç›®æ¨™å€¤ / reference value  
  - `u_out`ï¼šåˆ¶å¾¡å‡ºåŠ› / control output  
  - `action_out`ï¼šå‹•ä½œæŒ‡ä»¤ / behavioral command

---

## ğŸ“ æ¬¡ç¯€ã¨ã®æ¥ç¶š  
**Connection to the Next Section**

æ¬¡ã®ã€Œ**3.2 FSMè¨­è¨ˆã¨RTLãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ«æ§‹æˆ**ã€ã§ã¯ã€  
ã“ã®ä¸‰å±¤æ§‹é€ ã®**æœ€ä¸‹å±¤ã§ã‚ã‚‹FSM**ã«ã¤ã„ã¦ã€**çŠ¶æ…‹è¨­è¨ˆã¨RTLå®Ÿè£…**ã®æ‰‹æ³•ã‚’è©³è¿°ã—ã¾ã™ã€‚  
*In the next section (3.2), we focus on FSM design and RTL implementation as the foundational behavior layer.*

---

## ğŸ”™ æˆ»ã‚‹ï½œBack to Chapter Top

ğŸ  [ç‰¹åˆ¥ç·¨ ç¬¬3ç«  ãƒˆãƒƒãƒ—ã«æˆ»ã‚‹ï½œBack to Special Chapter 3 README](../README.md)
