$date
	Sun Jan 25 19:15:52 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module riscv_simple_debug_tb $end
$var wire 32 ! dmem_addr [31:0] $end
$var wire 1 " dmem_valid $end
$var wire 32 # dmem_wdata [31:0] $end
$var wire 1 $ dmem_we $end
$var wire 4 % dmem_wstrb [3:0] $end
$var wire 32 & imem_addr [31:0] $end
$var wire 1 ' imem_valid $end
$var reg 1 ( clk $end
$var integer 32 ) cycle_count [31:0] $end
$var reg 32 * dmem_rdata [31:0] $end
$var reg 1 + dmem_ready $end
$var integer 32 , i [31:0] $end
$var reg 32 - imem_rdata [31:0] $end
$var reg 1 . imem_ready $end
$var reg 1 / rst $end
$scope module dut $end
$var wire 4 0 alu_control_ex [3:0] $end
$var wire 4 1 alu_control_id [3:0] $end
$var wire 32 2 alu_in1 [31:0] $end
$var wire 32 3 alu_in1_forwarded [31:0] $end
$var wire 32 4 alu_in2 [31:0] $end
$var wire 32 5 alu_in2_imm [31:0] $end
$var wire 32 6 alu_in2_pre_mux [31:0] $end
$var wire 32 7 alu_result_ex [31:0] $end
$var wire 32 8 alu_result_mem [31:0] $end
$var wire 32 9 alu_result_wb [31:0] $end
$var wire 1 : alusrc_ex $end
$var wire 1 ; alusrc_id $end
$var wire 1 < branch_ex $end
$var wire 1 = branch_id $end
$var wire 1 > branch_taken_ex $end
$var wire 32 ? branch_target [31:0] $end
$var wire 2 @ byte_size_ex [1:0] $end
$var wire 2 A byte_size_id [1:0] $end
$var wire 2 B byte_size_mem [1:0] $end
$var wire 1 C clk $end
$var wire 32 D dmem_addr [31:0] $end
$var wire 32 E dmem_rdata [31:0] $end
$var wire 1 F dmem_ready $end
$var wire 1 " dmem_valid $end
$var wire 32 G dmem_wdata [31:0] $end
$var wire 1 $ dmem_we $end
$var wire 4 H dmem_wstrb [3:0] $end
$var wire 1 I flush_id_ex $end
$var wire 1 J flush_if_id $end
$var wire 2 K forward_a [1:0] $end
$var wire 2 L forward_b [1:0] $end
$var wire 3 M funct3_ex [2:0] $end
$var wire 3 N funct3_id [2:0] $end
$var wire 3 O funct3_mem [2:0] $end
$var wire 7 P funct7_ex [6:0] $end
$var wire 7 Q funct7_id [6:0] $end
$var wire 32 R imem_addr [31:0] $end
$var wire 32 S imem_rdata [31:0] $end
$var wire 1 T imem_ready $end
$var wire 1 ' imem_valid $end
$var wire 32 U imm_ex [31:0] $end
$var wire 32 V imm_id [31:0] $end
$var wire 32 W instr_id [31:0] $end
$var wire 32 X instr_if [31:0] $end
$var wire 32 Y jal_target [31:0] $end
$var wire 32 Z jalr_target [31:0] $end
$var wire 1 [ jump_ex $end
$var wire 1 \ jump_id $end
$var wire 1 ] jump_mem $end
$var wire 1 ^ jump_wb $end
$var wire 1 _ less_than_ex $end
$var wire 1 ` less_than_u_ex $end
$var wire 32 a mem_data_wb [31:0] $end
$var wire 32 b mem_read_data_extended [31:0] $end
$var wire 1 c memread_ex $end
$var wire 1 d memread_id $end
$var wire 1 e memread_mem $end
$var wire 1 f memtoreg_ex $end
$var wire 1 g memtoreg_id $end
$var wire 1 h memtoreg_mem $end
$var wire 1 i memtoreg_wb $end
$var wire 1 j memwrite_ex $end
$var wire 1 k memwrite_id $end
$var wire 1 l memwrite_mem $end
$var wire 7 m opcode_ex [6:0] $end
$var wire 7 n opcode_id [6:0] $end
$var wire 32 o pc_ex [31:0] $end
$var wire 32 p pc_id [31:0] $end
$var wire 32 q pc_if [31:0] $end
$var wire 32 r pc_plus_4_ex [31:0] $end
$var wire 32 s pc_plus_4_mem [31:0] $end
$var wire 32 t pc_plus_4_wb [31:0] $end
$var wire 1 u pc_src_ex $end
$var wire 5 v rd_ex [4:0] $end
$var wire 5 w rd_id [4:0] $end
$var wire 5 x rd_mem [4:0] $end
$var wire 5 y rd_wb [4:0] $end
$var wire 32 z read_data1_ex [31:0] $end
$var wire 32 { read_data1_id [31:0] $end
$var wire 32 | read_data2_ex [31:0] $end
$var wire 32 } read_data2_id [31:0] $end
$var wire 1 ~ regwrite_ex $end
$var wire 1 !" regwrite_id $end
$var wire 1 "" regwrite_mem $end
$var wire 1 #" regwrite_wb $end
$var wire 5 $" rs1_ex [4:0] $end
$var wire 5 %" rs1_id [4:0] $end
$var wire 5 &" rs2_ex [4:0] $end
$var wire 5 '" rs2_id [4:0] $end
$var wire 1 (" rst $end
$var wire 1 )" stall $end
$var wire 32 *" target_pc_ex [31:0] $end
$var wire 32 +" wb_data_before_jump [31:0] $end
$var wire 32 ," write_back_data_wb [31:0] $end
$var wire 32 -" write_data_mem [31:0] $end
$var wire 1 ." zero_flag_ex $end
$var reg 4 /" alu_control_id_ex [3:0] $end
$var reg 32 0" alu_result_ex_mem [31:0] $end
$var reg 32 1" alu_result_mem_wb [31:0] $end
$var reg 1 2" alusrc_id_ex $end
$var reg 1 3" branch_id_ex $end
$var reg 2 4" byte_size_ex_mem [1:0] $end
$var reg 2 5" byte_size_id_ex [1:0] $end
$var reg 4 6" dmem_wstrb_reg [3:0] $end
$var reg 3 7" funct3_ex_mem [2:0] $end
$var reg 3 8" funct3_id_ex [2:0] $end
$var reg 7 9" funct7_id_ex [6:0] $end
$var reg 32 :" imm_id_ex [31:0] $end
$var reg 1 ;" jump_ex_mem $end
$var reg 1 <" jump_id_ex $end
$var reg 1 =" jump_mem_snapshot $end
$var reg 1 >" jump_mem_wb $end
$var reg 32 ?" mem_data_mem_wb [31:0] $end
$var reg 32 @" mem_read_extended [31:0] $end
$var reg 1 A" mem_req_pending $end
$var reg 1 B" memread_ex_mem $end
$var reg 1 C" memread_id_ex $end
$var reg 1 D" memtoreg_ex_mem $end
$var reg 1 E" memtoreg_id_ex $end
$var reg 1 F" memtoreg_mem_snapshot $end
$var reg 1 G" memtoreg_mem_wb $end
$var reg 1 H" memwrite_ex_mem $end
$var reg 1 I" memwrite_id_ex $end
$var reg 7 J" opcode_id_ex [6:0] $end
$var reg 32 K" pc_id_ex [31:0] $end
$var reg 32 L" pc_plus_4_ex_mem [31:0] $end
$var reg 32 M" pc_plus_4_mem_wb [31:0] $end
$var reg 5 N" rd_ex_mem [4:0] $end
$var reg 5 O" rd_id_ex [4:0] $end
$var reg 5 P" rd_mem_snapshot [4:0] $end
$var reg 5 Q" rd_mem_wb [4:0] $end
$var reg 32 R" read_data1_id_ex [31:0] $end
$var reg 32 S" read_data2_id_ex [31:0] $end
$var reg 1 T" regwrite_ex_mem $end
$var reg 1 U" regwrite_id_ex $end
$var reg 1 V" regwrite_mem_snapshot $end
$var reg 1 W" regwrite_mem_wb $end
$var reg 5 X" rs1_id_ex [4:0] $end
$var reg 5 Y" rs2_id_ex [4:0] $end
$var reg 1 Z" wb_done $end
$var reg 32 [" write_data_ex_mem [31:0] $end
$scope module instruction_fetch $end
$var wire 1 C clock $end
$var wire 32 \" imem_rdata [31:0] $end
$var wire 1 T imem_ready $end
$var wire 32 ]" next_pc [31:0] $end
$var wire 1 u pc_src $end
$var wire 1 (" reset $end
$var wire 1 )" stall $end
$var wire 32 ^" target_pc [31:0] $end
$var reg 32 _" Instruction_Code [31:0] $end
$var reg 32 `" PC [31:0] $end
$var reg 32 a" PC_out [31:0] $end
$var reg 32 b" imem_addr [31:0] $end
$var reg 1 c" imem_valid $end
$upscope $end
$scope module if_id_reg $end
$var wire 1 C clock $end
$var wire 1 J flush $end
$var wire 32 d" instr_in [31:0] $end
$var wire 32 e" pc_in [31:0] $end
$var wire 1 (" reset $end
$var wire 1 )" stall $end
$var reg 32 f" instr_out [31:0] $end
$var reg 32 g" pc_out [31:0] $end
$upscope $end
$scope module control_unit $end
$var wire 3 h" funct3 [2:0] $end
$var wire 7 i" funct7 [6:0] $end
$var wire 7 j" opcode [6:0] $end
$var reg 4 k" alu_control [3:0] $end
$var reg 2 l" aluop [1:0] $end
$var reg 1 m" alusrc $end
$var reg 1 n" branch $end
$var reg 2 o" byte_size [1:0] $end
$var reg 1 p" jump $end
$var reg 1 q" memread $end
$var reg 1 r" memtoreg $end
$var reg 1 s" memwrite $end
$var reg 1 t" regwrite $end
$upscope $end
$scope module register_file $end
$var wire 1 C clock $end
$var wire 32 u" read_data1 [31:0] $end
$var wire 32 v" read_data2 [31:0] $end
$var wire 5 w" read_reg_num1 [4:0] $end
$var wire 5 x" read_reg_num2 [4:0] $end
$var wire 1 #" regwrite $end
$var wire 1 (" reset $end
$var wire 32 y" write_data [31:0] $end
$var wire 5 z" write_reg [4:0] $end
$var integer 32 {" i [31:0] $end
$upscope $end
$scope module immediate_generator $end
$var wire 32 |" instr [31:0] $end
$var wire 7 }" opcode [6:0] $end
$var reg 32 ~" imm [31:0] $end
$upscope $end
$scope module fwd_unit $end
$var wire 5 !# rd_mem [4:0] $end
$var wire 5 "# rd_wb [4:0] $end
$var wire 1 "" regwrite_mem $end
$var wire 1 #" regwrite_wb $end
$var wire 5 ## rs1_ex [4:0] $end
$var wire 5 $# rs2_ex [4:0] $end
$var reg 2 %# forward_a [1:0] $end
$var reg 2 &# forward_b [1:0] $end
$upscope $end
$scope module arithmetic_logic_unit $end
$var wire 4 '# alu_control [3:0] $end
$var wire 32 (# in1 [31:0] $end
$var wire 32 )# in1_signed [31:0] $end
$var wire 32 *# in2 [31:0] $end
$var wire 32 +# in2_signed [31:0] $end
$var wire 1 _ less_than $end
$var wire 1 ` less_than_u $end
$var wire 64 ,# mul_result_signed [63:0] $end
$var wire 64 -# mul_result_unsigned [63:0] $end
$var wire 1 ." zero_flag $end
$var reg 32 .# alu_result [31:0] $end
$upscope $end
$scope module branch_unit $end
$var wire 1 < branch $end
$var wire 3 /# funct3 [2:0] $end
$var wire 1 _ less_than $end
$var wire 1 ` less_than_u $end
$var wire 1 ." zero_flag $end
$var reg 1 0# taken $end
$upscope $end
$scope module hazard_unit $end
$var wire 1 u branch_taken $end
$var wire 1 F dmem_ready $end
$var wire 1 1# dmem_stall $end
$var wire 1 " dmem_valid $end
$var wire 1 I flush_id_ex $end
$var wire 1 J flush_if_id $end
$var wire 1 T imem_ready $end
$var wire 1 2# imem_stall $end
$var wire 1 3# load_use_hazard $end
$var wire 1 c memread_id_ex $end
$var wire 5 4# rd_id_ex [4:0] $end
$var wire 5 5# rs1_id [4:0] $end
$var wire 5 6# rs2_id [4:0] $end
$var wire 1 )" stall $end
$upscope $end
$upscope $end
$scope task display_reg $end
$var reg 5 7# r [4:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx 7#
b0 6#
b0 5#
b0 4#
03#
02#
01#
00#
b0 /#
b0 .#
b0 -#
b0 ,#
b0 +#
b0 *#
b0 )#
b0 (#
b0 '#
b0 &#
b0 %#
b0 $#
b0 ##
b0 "#
b0 !#
b0 ~"
b10011 }"
b10011 |"
b100000 {"
b0 z"
b0 y"
b0 x"
b0 w"
b0 v"
b0 u"
1t"
0s"
0r"
0q"
0p"
b10 o"
0n"
1m"
b10 l"
b0 k"
b10011 j"
b0 i"
b0 h"
b0 g"
b10011 f"
b0 e"
b10011 d"
1c"
b0 b"
b0 a"
b0 `"
b10011 _"
b0 ^"
b100 ]"
b10100000000000010010011 \"
b0 ["
0Z"
b0 Y"
b0 X"
0W"
0V"
0U"
0T"
b0 S"
b0 R"
b0 Q"
b0 P"
b0 O"
b0 N"
b0 M"
b0 L"
b0 K"
b0 J"
0I"
0H"
0G"
0F"
0E"
0D"
0C"
0B"
0A"
bx @"
b0 ?"
0>"
0="
0<"
0;"
b0 :"
b0 9"
b0 8"
b0 7"
b1 6"
b0 5"
b0 4"
03"
02"
b0 1"
b0 0"
b0 /"
1."
b0 -"
b0 ,"
b0 +"
b0 *"
0)"
1("
b0 '"
b0 &"
b0 %"
b0 $"
0#"
0""
1!"
0~
b0 }
b0 |
b0 {
b0 z
b0 y
b0 x
b0 w
b0 v
0u
b0 t
b0 s
b100 r
b0 q
b0 p
b0 o
b10011 n
b0 m
0l
0k
0j
0i
0h
0g
0f
0e
0d
0c
bx b
b0 a
0`
0_
0^
0]
0\
0[
b0 Z
b0 Y
b10011 X
b10011 W
b0 V
b0 U
1T
b10100000000000010010011 S
b0 R
b0 Q
b0 P
b0 O
b0 N
b0 M
b0 L
b0 K
0J
0I
b1 H
b0 G
1F
bx E
b0 D
0C
b0 B
b10 A
b0 @
b0 ?
0>
0=
0<
1;
0:
b0 9
b0 8
b0 7
b0 6
b0 5
b0 4
b0 3
b0 2
b0 1
b0 0
1/
1.
b10100000000000010010011 -
b100000000 ,
1+
bx *
b0 )
0(
1'
b0 &
b1 %
0$
b0 #
0"
b0 !
$end
#5000
b100000 {"
1(
1C
#10000
0(
0C
#15000
b100000 {"
1(
1C
#20000
0(
0C
0/
0("
#25000
b101000000000000100010011 -
b101000000000000100010011 S
b101000000000000100010011 \"
b100 b"
b100 &
b100 R
b100 a"
b100 q
b100 e"
b1000 ]"
bx ?"
bx a
b100 L"
b100 s
b10011 J"
b10011 m
b10 5"
b10 @
12"
1:
1U"
1~
b10100000000000010010011 _"
b10100000000000010010011 X
b10100000000000010010011 d"
b100 `"
b1 )
1(
1C
#30000
0(
0C
#35000
b1000001110000110110011 -
b1000001110000110110011 S
b1000001110000110110011 \"
b1000 a"
b1000 q
b1000 e"
b1000 b"
b1000 &
b1000 R
b1100 ]"
b101 '"
b101 x"
b101 6#
b1 w
b101 ~"
b101 V
b1111 6"
b1111 %
b1111 H
b1000 `"
b101000000000000100010011 _"
b101000000000000100010011 X
b101000000000000100010011 d"
b100 g"
b100 p
b10100000000000010010011 f"
b10100000000000010010011 W
b10100000000000010010011 |"
b10 4"
b10 B
1T"
1""
b100 M"
b100 t
b10 )
1(
1C
#40000
0(
0C
#45000
b1001 *"
b1001 ^"
b101 .#
0."
b101 7
b1000001100001000110011 -
b1000001100001000110011 S
b1000001100001000110011 \"
b100 Z
1_
1`
b101 4
b101 *#
b101 +#
b1010 '"
b1010 x"
b1010 6#
b10 w
b1010 ~"
b1010 V
b1100 b"
b1100 &
b1100 R
b1100 a"
b1100 q
b1100 e"
b10000 ]"
1W"
1#"
b1 O"
b1 v
b1 4#
b101 Y"
b101 &"
b101 $#
b100 K"
b1000 r
b100 o
b101 :"
b1001 ?
b1001 Y
b101 U
b101 5
b1000 g"
b1000 p
b101000000000000100010011 f"
b101000000000000100010011 W
b101000000000000100010011 |"
b1000001110000110110011 _"
b1000001110000110110011 X
b1000001110000110110011 d"
b1100 `"
b11 )
1(
1C
#50000
0(
0C
#55000
b1000001010001010110011 -
b1000001010001010110011 S
b1000001010001010110011 \"
b11 k"
b11 1
b10 l"
0m"
0;
1t"
1!"
b10010 *"
b10010 ^"
b1010 .#
b1010 7
b10000 a"
b10000 q
b10000 e"
b10000 b"
b10000 &
b10000 R
b10100 ]"
b110011 }"
b10 '"
b10 x"
b10 6#
b1 %"
b1 w"
b1 5#
b110 N
b110 h"
b11 w
b110011 n
b110011 j"
b0 ~"
b0 V
b1010 Z
b1010 4
b1010 *#
b1010 +#
b10000 `"
b1000001100001000110011 _"
b1000001100001000110011 X
b1000001100001000110011 d"
b1100 g"
b1100 p
b1000001110000110110011 f"
b1000001110000110110011 W
b1000001110000110110011 |"
b10 O"
b10 v
b10 4#
b1010 Y"
b1010 &"
b1010 $#
b1000 K"
b1100 r
b1000 o
b1010 :"
b10010 ?
b10010 Y
b1010 U
b1010 5
b1 N"
b1 x
b1 !#
b1000 L"
b1000 s
b101 0"
b101 8
b101 !
b101 D
b100 )
1(
1C
#60000
0(
0C
#65000
b110010 ,#
b110010 -#
b101 2
b101 (#
b101 )#
b101 {
b101 u"
b101 3
b101 ,"
b101 y"
b1010 6
b1100 *"
b1100 ^"
b100 k"
b100 1
b10 l"
1t"
1!"
b1000001011001100110011 -
b1000001011001100110011 S
b1000001011001100110011 \"
b101 +"
b1111 .#
0."
b1111 7
b10 &#
b10 L
b1 %#
b1 K
b100 Z
1_
1`
b1010 4
b1010 *#
b1010 +#
b100 N
b100 h"
b100 w
b10100 b"
b10100 &
b10100 R
b10100 a"
b10100 q
b10100 e"
b11000 ]"
b1 Q"
b1 y
b1 z"
b1 "#
b1000 M"
b1000 t
b101 1"
b101 9
b10 N"
b10 x
b10 !#
b1100 L"
b1100 s
b1010 0"
b1010 8
b1010 !
b1010 D
b110011 J"
b110011 m
b11 /"
b11 0
b11 '#
b110 8"
b110 M
b110 /#
b11 O"
b11 v
b11 4#
b10 Y"
b10 &"
b10 $#
b1 X"
b1 $"
b1 ##
b1100 K"
b10000 r
b1100 o
b0 :"
b1100 ?
b1100 Y
b0 U
b0 5
02"
0:
b10000 g"
b10000 p
b1000001100001000110011 f"
b1000001100001000110011 W
b1000001100001000110011 |"
b1000001010001010110011 _"
b1000001010001010110011 X
b1000001010001010110011 d"
b10100 `"
b101 )
1(
1C
#70000
0(
0C
#75000
b1010 }
b1010 v"
b1111 .#
b1111 7
b10011 -
b10011 S
b10011 \"
b1000 k"
b1000 1
b10 l"
1t"
1!"
b10000 *"
b10000 ^"
b110010 ,#
b110010 -#
1_
1`
b1010 4
b1010 *#
b1010 +#
b1010 ,"
b1010 y"
b11000 a"
b11000 q
b11000 e"
b11000 b"
b11000 &
b11000 R
b11100 ]"
b10 N
b10 h"
b101 w
b1010 6
b1 &#
b1 L
b0 %#
b0 K
b1010 +"
b11000 `"
b1000001011001100110011 _"
b1000001011001100110011 X
b1000001011001100110011 d"
b10100 g"
b10100 p
b1000001010001010110011 f"
b1000001010001010110011 W
b1000001010001010110011 |"
b100 /"
b100 0
b100 '#
b100 8"
b100 M
b100 /#
b100 O"
b100 v
b100 4#
b10000 K"
b10100 r
b10000 ?
b10000 Y
b10000 o
b101 R"
b101 z
b110 7"
b110 O
b11 N"
b11 x
b11 !#
b10000 L"
b10000 s
b1010 ["
b1010 -"
b1010 #
b1010 G
b1111 0"
b1111 8
b1111 !
b1111 D
b10 Q"
b10 y
b10 z"
b10 "#
b1100 M"
b1100 t
b1010 1"
b1010 9
b110 )
1(
1C
#80000
0(
0C
#85000
b1111 ,"
b1111 y"
b10100 *"
b10100 ^"
b1001 k"
b1001 1
b10 l"
1t"
1!"
b1101111 -
b1101111 S
b1101111 \"
b1111 +"
b0xxxxxxxx @"
b0xxxxxxxx b
b0 &#
b0 L
b1 .#
b1 7
b11 N
b11 h"
b110 w
b11100 b"
b11100 &
b11100 R
b11100 a"
b11100 q
b11100 e"
b100000 ]"
b11 Q"
b11 y
b11 z"
b11 "#
b10000 M"
b10000 t
b1111 1"
b1111 9
b100 7"
b100 O
b100 N"
b100 x
b100 !#
b10100 L"
b10100 s
b1000 /"
b1000 0
b1000 '#
b10 8"
b10 M
b10 /#
b101 O"
b101 v
b101 4#
b10100 K"
b11000 r
b10100 ?
b10100 Y
b10100 o
b1010 S"
b1010 |
b11000 g"
b11000 p
b1000001011001100110011 f"
b1000001011001100110011 W
b1000001011001100110011 |"
b10011 _"
b10011 X
b10011 d"
b11100 `"
b111 )
1(
1C
#90000
0(
0C
#95000
b10011 -
b10011 S
b10011 \"
b0 }
b0 v"
b0 {
b0 u"
1m"
1;
b0 k"
b0 1
b10 l"
1t"
1!"
b11000 *"
b11000 ^"
b100000 a"
b100000 q
b100000 e"
b100000 b"
b100000 &
b100000 R
b100100 ]"
b10011 }"
b0 '"
b0 x"
b0 6#
b0 %"
b0 w"
b0 5#
b0 N
b0 h"
b0 w
b10011 n
b10011 j"
bx @"
bx b
b100000 `"
b1101111 _"
b1101111 X
b1101111 d"
b11100 g"
b11100 p
b10011 f"
b10011 W
b10011 |"
b1001 /"
b1001 0
b1001 '#
b11 8"
b11 M
b11 /#
b110 O"
b110 v
b110 4#
b11000 K"
b11100 r
b11000 ?
b11000 Y
b11000 o
b10 7"
b10 O
b101 N"
b101 x
b101 !#
b11000 L"
b11000 s
b1 0"
b1 8
b1 !
b1 D
b100 Q"
b100 y
b100 z"
b100 "#
b10100 M"
b10100 t
b0xxxxxxxx ?"
b0xxxxxxxx a
b1000 )
1(
1C
#100000
0(
0C
#105000
b0 Z
1."
b0 2
b0 (#
b0 )#
b1 ,"
b1 y"
b11100 *"
b11100 ^"
b0 6
b0 3
1p"
1\
b0 l"
0m"
0;
1t"
1!"
b1 +"
b0 .#
b0 7
b0 ,#
b0 -#
0_
0`
b0 4
b0 *#
b0 +#
b1101111 }"
b1101111 n
b1101111 j"
b100100 b"
b100100 &
b100100 R
b100100 a"
b100100 q
b100100 e"
b101000 ]"
b101 Q"
b101 y
b101 z"
b101 "#
b11000 M"
b11000 t
bx ?"
bx a
b1 1"
b1 9
b11 7"
b11 O
b110 N"
b110 x
b110 !#
b11100 L"
b11100 s
b10011 J"
b10011 m
b0 /"
b0 0
b0 '#
b0 8"
b0 M
b0 /#
b0 O"
b0 v
b0 4#
b0 Y"
b0 &"
b0 $#
b0 X"
b0 $"
b0 ##
b11100 K"
b100000 r
b11100 ?
b11100 Y
b11100 o
b0 S"
b0 |
b0 R"
b0 z
12"
1:
b100000 g"
b100000 p
b1101111 f"
b1101111 W
b1101111 |"
b10011 _"
b10011 X
b10011 d"
b100100 `"
b1001 )
1(
1C
#110000
0(
0C
#115000
b10 l"
1m"
1;
0p"
0\
1t"
1!"
b100000 *"
b100000 ^"
1I
b101000 a"
b101000 q
b101000 e"
b101000 b"
b101000 &
b101000 R
b100000 ]"
b10011 }"
b10011 n
b10011 j"
1u
1J
b101000 `"
b100100 g"
b100100 p
b10011 f"
b10011 W
b10011 |"
b1101111 J"
b1101111 m
b100000 K"
b100100 r
b100000 ?
b100000 Y
b100000 o
1<"
1[
02"
0:
b0 7"
b0 O
b0 N"
b0 x
b0 !#
b100000 L"
b100000 s
b0 ["
b0 -"
b0 #
b0 G
b0 0"
b0 8
b0 !
b0 D
b110 Q"
b110 y
b110 z"
b110 "#
b11100 M"
b11100 t
b1010 )
1(
1C
#120000
0(
0C
#125000
b0 ,"
b0 y"
b0 *"
b0 ^"
b100100 ]"
0I
b0 +"
0u
0J
b100000 b"
b100000 &
b100000 R
b100000 a"
b100000 q
b100000 e"
b0 Q"
b0 y
b0 z"
b0 "#
b100000 M"
b100000 t
b0 1"
b0 9
1;"
1]
b100100 L"
b100100 s
b0 J"
b0 m
b0 5"
b0 @
b0 K"
b100 r
b0 ?
b0 Y
b0 o
0<"
0[
0U"
0~
b0 g"
b0 p
b100000 `"
b1011 )
1(
1C
#130000
0(
0C
#135000
b100100 a"
b100100 q
b100100 e"
b100100 b"
b100100 &
b100100 R
b101000 ]"
b1 6"
b1 %
b1 H
b100100 ,"
b100100 y"
b100100 `"
b100000 g"
b100000 p
b10011 J"
b10011 m
b10 5"
b10 @
12"
1:
1U"
1~
b0 4"
b0 B
0;"
0]
0T"
0""
b100 L"
b100 s
1>"
1^
b100100 M"
b100100 t
b1100 )
1(
1C
#140000
0(
0C
#145000
b100000 *"
b100000 ^"
b0 ,"
b0 y"
b1111 6"
b1111 %
b1111 H
b101000 b"
b101000 &
b101000 R
b101000 a"
b101000 q
b101000 e"
b101100 ]"
0>"
0^
0W"
0#"
b100 M"
b100 t
b10 4"
b10 B
1T"
1""
b100000 K"
b100100 r
b100000 ?
b100000 Y
b100000 o
b100100 g"
b100100 p
b101000 `"
b1101 )
1(
1C
#150000
0(
0C
#155000
b100100 *"
b100100 ^"
b101100 a"
b101100 q
b101100 e"
b101100 b"
b101100 &
b101100 R
b110000 ]"
b101100 `"
b101000 g"
b101000 p
b100100 K"
b101000 r
b100100 ?
b100100 Y
b100100 o
b100100 L"
b100100 s
1W"
1#"
b1110 )
1(
1C
#160000
0(
0C
#165000
b101000 *"
b101000 ^"
b110000 b"
b110000 &
b110000 R
b110000 a"
b110000 q
b110000 e"
b110100 ]"
b100100 M"
b100100 t
b101000 L"
b101000 s
b101000 K"
b101100 r
b101000 ?
b101000 Y
b101000 o
b101100 g"
b101100 p
b110000 `"
b1111 )
1(
1C
#170000
0(
0C
#175000
b101100 *"
b101100 ^"
b110100 a"
b110100 q
b110100 e"
b110100 b"
b110100 &
b110100 R
b111000 ]"
b110100 `"
b110000 g"
b110000 p
b101100 K"
b110000 r
b101100 ?
b101100 Y
b101100 o
b101100 L"
b101100 s
b101000 M"
b101000 t
b10000 )
1(
1C
#180000
0(
0C
#185000
b110000 *"
b110000 ^"
b111000 b"
b111000 &
b111000 R
b111000 a"
b111000 q
b111000 e"
b111100 ]"
b101100 M"
b101100 t
b110000 L"
b110000 s
b110000 K"
b110100 r
b110000 ?
b110000 Y
b110000 o
b110100 g"
b110100 p
b111000 `"
b10001 )
1(
1C
#190000
0(
0C
#195000
b110100 *"
b110100 ^"
b111100 a"
b111100 q
b111100 e"
b111100 b"
b111100 &
b111100 R
b1000000 ]"
b111100 `"
b111000 g"
b111000 p
b110100 K"
b111000 r
b110100 ?
b110100 Y
b110100 o
b110100 L"
b110100 s
b110000 M"
b110000 t
b10010 )
1(
1C
#200000
0(
0C
#205000
b111000 *"
b111000 ^"
b1000000 b"
b1000000 &
b1000000 R
b1000000 a"
b1000000 q
b1000000 e"
b1000100 ]"
b110100 M"
b110100 t
b111000 L"
b111000 s
b111000 K"
b111100 r
b111000 ?
b111000 Y
b111000 o
b111100 g"
b111100 p
b1000000 `"
b10011 )
1(
1C
#210000
0(
0C
#215000
b111100 *"
b111100 ^"
b1000100 a"
b1000100 q
b1000100 e"
b1000100 b"
b1000100 &
b1000100 R
b1001000 ]"
b1000100 `"
b1000000 g"
b1000000 p
b111100 K"
b1000000 r
b111100 ?
b111100 Y
b111100 o
b111100 L"
b111100 s
b111000 M"
b111000 t
b10100 )
1(
1C
#220000
0(
0C
#225000
b1000000 *"
b1000000 ^"
b1001000 b"
b1001000 &
b1001000 R
b1001000 a"
b1001000 q
b1001000 e"
b1001100 ]"
b111100 M"
b111100 t
b1000000 L"
b1000000 s
b1000000 K"
b1000100 r
b1000000 ?
b1000000 Y
b1000000 o
b1000100 g"
b1000100 p
b1001000 `"
b10101 )
1(
1C
#230000
0(
0C
#235000
b1000100 *"
b1000100 ^"
b1001100 a"
b1001100 q
b1001100 e"
b1001100 b"
b1001100 &
b1001100 R
b1010000 ]"
b1001100 `"
b1001000 g"
b1001000 p
b1000100 K"
b1001000 r
b1000100 ?
b1000100 Y
b1000100 o
b1000100 L"
b1000100 s
b1000000 M"
b1000000 t
b10110 )
1(
1C
#240000
0(
0C
#245000
b1001000 *"
b1001000 ^"
b1010000 b"
b1010000 &
b1010000 R
b1010000 a"
b1010000 q
b1010000 e"
b1010100 ]"
b1000100 M"
b1000100 t
b1001000 L"
b1001000 s
b1001000 K"
b1001100 r
b1001000 ?
b1001000 Y
b1001000 o
b1001100 g"
b1001100 p
b1010000 `"
b10111 )
1(
1C
#250000
0(
0C
#255000
b1001100 *"
b1001100 ^"
b1010100 a"
b1010100 q
b1010100 e"
b1010100 b"
b1010100 &
b1010100 R
b1011000 ]"
b1010100 `"
b1010000 g"
b1010000 p
b1001100 K"
b1010000 r
b1001100 ?
b1001100 Y
b1001100 o
b1001100 L"
b1001100 s
b1001000 M"
b1001000 t
b11000 )
1(
1C
#260000
0(
0C
#265000
b1010000 *"
b1010000 ^"
b1011000 b"
b1011000 &
b1011000 R
b1011000 a"
b1011000 q
b1011000 e"
b1011100 ]"
b1001100 M"
b1001100 t
b1010000 L"
b1010000 s
b1010000 K"
b1010100 r
b1010000 ?
b1010000 Y
b1010000 o
b1010100 g"
b1010100 p
b1011000 `"
b11001 )
1(
1C
#270000
0(
0C
#275000
b1010100 *"
b1010100 ^"
b1011100 a"
b1011100 q
b1011100 e"
b1011100 b"
b1011100 &
b1011100 R
b1100000 ]"
b1011100 `"
b1011000 g"
b1011000 p
b1010100 K"
b1011000 r
b1010100 ?
b1010100 Y
b1010100 o
b1010100 L"
b1010100 s
b1010000 M"
b1010000 t
b11010 )
1(
1C
#280000
0(
0C
#285000
b1011000 *"
b1011000 ^"
b1100000 b"
b1100000 &
b1100000 R
b1100000 a"
b1100000 q
b1100000 e"
b1100100 ]"
b1010100 M"
b1010100 t
b1011000 L"
b1011000 s
b1011000 K"
b1011100 r
b1011000 ?
b1011000 Y
b1011000 o
b1011100 g"
b1011100 p
b1100000 `"
b11011 )
1(
1C
#290000
0(
0C
#295000
b1011100 *"
b1011100 ^"
b1100100 a"
b1100100 q
b1100100 e"
b1100100 b"
b1100100 &
b1100100 R
b1101000 ]"
b1100100 `"
b1100000 g"
b1100000 p
b1011100 K"
b1100000 r
b1011100 ?
b1011100 Y
b1011100 o
b1011100 L"
b1011100 s
b1011000 M"
b1011000 t
b11100 )
1(
1C
#300000
0(
0C
#305000
b1100000 *"
b1100000 ^"
b1101000 b"
b1101000 &
b1101000 R
b1101000 a"
b1101000 q
b1101000 e"
b1101100 ]"
b1011100 M"
b1011100 t
b1100000 L"
b1100000 s
b1100000 K"
b1100100 r
b1100000 ?
b1100000 Y
b1100000 o
b1100100 g"
b1100100 p
b1101000 `"
b11101 )
1(
1C
#310000
0(
0C
#315000
b1100100 *"
b1100100 ^"
b1101100 a"
b1101100 q
b1101100 e"
b1101100 b"
b1101100 &
b1101100 R
b1110000 ]"
b1101100 `"
b1101000 g"
b1101000 p
b1100100 K"
b1101000 r
b1100100 ?
b1100100 Y
b1100100 o
b1100100 L"
b1100100 s
b1100000 M"
b1100000 t
b11110 )
1(
1C
#320000
0(
0C
b110 7#
#325000
b1101000 *"
b1101000 ^"
b1110000 b"
b1110000 &
b1110000 R
b1110000 a"
b1110000 q
b1110000 e"
b1110100 ]"
b1100100 M"
b1100100 t
b1101000 L"
b1101000 s
b1101000 K"
b1101100 r
b1101000 ?
b1101000 Y
b1101000 o
b1101100 g"
b1101100 p
b1110000 `"
b11111 )
1(
1C
#330000
0(
0C
#335000
b1101100 *"
b1101100 ^"
b1110100 a"
b1110100 q
b1110100 e"
b1110100 b"
b1110100 &
b1110100 R
b1111000 ]"
b1110100 `"
b1110000 g"
b1110000 p
b1101100 K"
b1110000 r
b1101100 ?
b1101100 Y
b1101100 o
b1101100 L"
b1101100 s
b1101000 M"
b1101000 t
b100000 )
1(
1C
#340000
0(
0C
#345000
b1110000 *"
b1110000 ^"
b1111000 b"
b1111000 &
b1111000 R
b1111000 a"
b1111000 q
b1111000 e"
b1111100 ]"
b1101100 M"
b1101100 t
b1110000 L"
b1110000 s
b1110000 K"
b1110100 r
b1110000 ?
b1110000 Y
b1110000 o
b1110100 g"
b1110100 p
b1111000 `"
b100001 )
1(
1C
#350000
0(
0C
#355000
b1110100 *"
b1110100 ^"
b1111100 a"
b1111100 q
b1111100 e"
b1111100 b"
b1111100 &
b1111100 R
b10000000 ]"
b1111100 `"
b1111000 g"
b1111000 p
b1110100 K"
b1111000 r
b1110100 ?
b1110100 Y
b1110100 o
b1110100 L"
b1110100 s
b1110000 M"
b1110000 t
b100010 )
1(
1C
#360000
0(
0C
#365000
b1111000 *"
b1111000 ^"
b10000000 b"
b10000000 &
b10000000 R
b10000000 a"
b10000000 q
b10000000 e"
b10000100 ]"
b1110100 M"
b1110100 t
b1111000 L"
b1111000 s
b1111000 K"
b1111100 r
b1111000 ?
b1111000 Y
b1111000 o
b1111100 g"
b1111100 p
b10000000 `"
b100011 )
1(
1C
#370000
0(
0C
#375000
b1111100 *"
b1111100 ^"
b10000100 a"
b10000100 q
b10000100 e"
b10000100 b"
b10000100 &
b10000100 R
b10001000 ]"
b10000100 `"
b10000000 g"
b10000000 p
b1111100 K"
b10000000 r
b1111100 ?
b1111100 Y
b1111100 o
b1111100 L"
b1111100 s
b1111000 M"
b1111000 t
b100100 )
1(
1C
#380000
0(
0C
#385000
b10000000 *"
b10000000 ^"
b10001000 b"
b10001000 &
b10001000 R
b10001000 a"
b10001000 q
b10001000 e"
b10001100 ]"
b1111100 M"
b1111100 t
b10000000 L"
b10000000 s
b10000000 K"
b10000100 r
b10000000 ?
b10000000 Y
b10000000 o
b10000100 g"
b10000100 p
b10001000 `"
b100101 )
1(
1C
#390000
0(
0C
#395000
b10000100 *"
b10000100 ^"
b10001100 a"
b10001100 q
b10001100 e"
b10001100 b"
b10001100 &
b10001100 R
b10010000 ]"
b10001100 `"
b10001000 g"
b10001000 p
b10000100 K"
b10001000 r
b10000100 ?
b10000100 Y
b10000100 o
b10000100 L"
b10000100 s
b10000000 M"
b10000000 t
b100110 )
1(
1C
#400000
0(
0C
#405000
b10001000 *"
b10001000 ^"
b10010000 b"
b10010000 &
b10010000 R
b10010000 a"
b10010000 q
b10010000 e"
b10010100 ]"
b10000100 M"
b10000100 t
b10001000 L"
b10001000 s
b10001000 K"
b10001100 r
b10001000 ?
b10001000 Y
b10001000 o
b10001100 g"
b10001100 p
b10010000 `"
b100111 )
1(
1C
#410000
0(
0C
#415000
b10001100 *"
b10001100 ^"
b10010100 a"
b10010100 q
b10010100 e"
b10010100 b"
b10010100 &
b10010100 R
b10011000 ]"
b10010100 `"
b10010000 g"
b10010000 p
b10001100 K"
b10010000 r
b10001100 ?
b10001100 Y
b10001100 o
b10001100 L"
b10001100 s
b10001000 M"
b10001000 t
b101000 )
1(
1C
#420000
0(
0C
