{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1402232845606 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1402232845607 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 08 21:07:16 2014 " "Processing started: Sun Jun 08 21:07:16 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1402232845607 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1402232845607 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PipelineCPU -c PipelineCPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off PipelineCPU -c PipelineCPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1402232845607 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1402232848469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxs.v 3 3 " "Found 3 design units, including 3 entities, in source file muxs.v" { { "Info" "ISGN_ENTITY_NAME" "1 Y_Mux " "Found entity 1: Y_Mux" {  } { { "Muxs.v" "" { Text "D:/Documents/GitRepository/colab06/Muxs.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1402232848589 ""} { "Info" "ISGN_ENTITY_NAME" "2 Mux_4Way " "Found entity 2: Mux_4Way" {  } { { "Muxs.v" "" { Text "D:/Documents/GitRepository/colab06/Muxs.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1402232848589 ""} { "Info" "ISGN_ENTITY_NAME" "3 Mux_8Way " "Found entity 3: Mux_8Way" {  } { { "Muxs.v" "" { Text "D:/Documents/GitRepository/colab06/Muxs.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1402232848589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1402232848589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "Controller.v" "" { Text "D:/Documents/GitRepository/colab06/Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1402232848595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1402232848595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barrel_shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file barrel_shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Barrel_Shifter " "Found entity 1: Barrel_Shifter" {  } { { "Barrel_Shifter.v" "" { Text "D:/Documents/GitRepository/colab06/Barrel_Shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1402232848601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1402232848601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 5 5 " "Found 5 design units, including 5 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Op_Decoder " "Found entity 1: Op_Decoder" {  } { { "ALU.v" "" { Text "D:/Documents/GitRepository/colab06/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1402232848609 ""} { "Info" "ISGN_ENTITY_NAME" "2 Adder " "Found entity 2: Adder" {  } { { "ALU.v" "" { Text "D:/Documents/GitRepository/colab06/ALU.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1402232848609 ""} { "Info" "ISGN_ENTITY_NAME" "3 ALU_Mux " "Found entity 3: ALU_Mux" {  } { { "ALU.v" "" { Text "D:/Documents/GitRepository/colab06/ALU.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1402232848609 ""} { "Info" "ISGN_ENTITY_NAME" "4 Leading_Counter " "Found entity 4: Leading_Counter" {  } { { "ALU.v" "" { Text "D:/Documents/GitRepository/colab06/ALU.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1402232848609 ""} { "Info" "ISGN_ENTITY_NAME" "5 ALU " "Found entity 5: ALU" {  } { { "ALU.v" "" { Text "D:/Documents/GitRepository/colab06/ALU.v" 127 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1402232848609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1402232848609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "Register.v" "" { Text "D:/Documents/GitRepository/colab06/Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1402232848616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1402232848616 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PC pc PipelineCPU.v(7) " "Verilog HDL Declaration information at PipelineCPU.v(7): object \"PC\" differs only in case from object \"pc\" in the same scope" {  } { { "PipelineCPU.v" "" { Text "D:/Documents/GitRepository/colab06/PipelineCPU.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1402232848622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipelinecpu.v 1 1 " "Found 1 design units, including 1 entities, in source file pipelinecpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 PipelineCPU " "Found entity 1: PipelineCPU" {  } { { "PipelineCPU.v" "" { Text "D:/Documents/GitRepository/colab06/PipelineCPU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1402232848623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1402232848623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_count.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_count.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC_count " "Found entity 1: PC_count" {  } { { "PC_count.v" "" { Text "D:/Documents/GitRepository/colab06/PC_count.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1402232848628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1402232848628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instmem.v 1 1 " "Found 1 design units, including 1 entities, in source file instmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstMem " "Found entity 1: InstMem" {  } { { "InstMem.v" "" { Text "D:/Documents/GitRepository/colab06/InstMem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1402232848634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1402232848634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_id.v 1 1 " "Found 1 design units, including 1 entities, in source file if_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_ID " "Found entity 1: IF_ID" {  } { { "IF_ID.v" "" { Text "D:/Documents/GitRepository/colab06/IF_ID.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1402232848640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1402232848640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extender.v 1 1 " "Found 1 design units, including 1 entities, in source file extender.v" { { "Info" "ISGN_ENTITY_NAME" "1 Extender " "Found entity 1: Extender" {  } { { "Extender.v" "" { Text "D:/Documents/GitRepository/colab06/Extender.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1402232848646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1402232848646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_ex.v 1 1 " "Found 1 design units, including 1 entities, in source file id_ex.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_Ex " "Found entity 1: ID_Ex" {  } { { "ID_Ex.v" "" { Text "D:/Documents/GitRepository/colab06/ID_Ex.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1402232848651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1402232848651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file ex_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 Ex_Mem " "Found entity 1: Ex_Mem" {  } { { "Ex_Mem.v" "" { Text "D:/Documents/GitRepository/colab06/Ex_Mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1402232848657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1402232848657 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "keep PipelineCPU.v(16) " "Verilog HDL Implicit Net warning at PipelineCPU.v(16): created implicit net for \"keep\"" {  } { { "PipelineCPU.v" "" { Text "D:/Documents/GitRepository/colab06/PipelineCPU.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1402232848657 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Ex_top_ID PipelineCPU.v(48) " "Verilog HDL Implicit Net warning at PipelineCPU.v(48): created implicit net for \"Ex_top_ID\"" {  } { { "PipelineCPU.v" "" { Text "D:/Documents/GitRepository/colab06/PipelineCPU.v" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1402232848657 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Rd_Rs_out_ID PipelineCPU.v(49) " "Verilog HDL Implicit Net warning at PipelineCPU.v(49): created implicit net for \"Rd_Rs_out_ID\"" {  } { { "PipelineCPU.v" "" { Text "D:/Documents/GitRepository/colab06/PipelineCPU.v" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1402232848657 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Regdt0_ID PipelineCPU.v(63) " "Verilog HDL Implicit Net warning at PipelineCPU.v(63): created implicit net for \"Regdt0_ID\"" {  } { { "PipelineCPU.v" "" { Text "D:/Documents/GitRepository/colab06/PipelineCPU.v" 63 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1402232848658 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Regdt0_Ex PipelineCPU.v(68) " "Verilog HDL Implicit Net warning at PipelineCPU.v(68): created implicit net for \"Regdt0_Ex\"" {  } { { "PipelineCPU.v" "" { Text "D:/Documents/GitRepository/colab06/PipelineCPU.v" 68 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1402232848658 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "MemWr Controller.v(25) " "Verilog HDL error at Controller.v(25): object \"MemWr\" is not declared" {  } { { "Controller.v" "" { Text "D:/Documents/GitRepository/colab06/Controller.v" 25 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1 1402232848659 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "MemtoReg Controller.v(26) " "Verilog HDL error at Controller.v(26): object \"MemtoReg\" is not declared" {  } { { "Controller.v" "" { Text "D:/Documents/GitRepository/colab06/Controller.v" 26 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1 1402232848659 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "MemWr Controller.v(37) " "Verilog HDL error at Controller.v(37): object \"MemWr\" is not declared" {  } { { "Controller.v" "" { Text "D:/Documents/GitRepository/colab06/Controller.v" 37 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1 1402232848659 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "MemtoReg Controller.v(38) " "Verilog HDL error at Controller.v(38): object \"MemtoReg\" is not declared" {  } { { "Controller.v" "" { Text "D:/Documents/GitRepository/colab06/Controller.v" 38 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1 1402232848660 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "MemWr Controller.v(49) " "Verilog HDL error at Controller.v(49): object \"MemWr\" is not declared" {  } { { "Controller.v" "" { Text "D:/Documents/GitRepository/colab06/Controller.v" 49 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1 1402232848660 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "MemtoReg Controller.v(50) " "Verilog HDL error at Controller.v(50): object \"MemtoReg\" is not declared" {  } { { "Controller.v" "" { Text "D:/Documents/GitRepository/colab06/Controller.v" 50 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1 1402232848660 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "MemWr Controller.v(62) " "Verilog HDL error at Controller.v(62): object \"MemWr\" is not declared" {  } { { "Controller.v" "" { Text "D:/Documents/GitRepository/colab06/Controller.v" 62 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1 1402232848661 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "MemtoReg Controller.v(63) " "Verilog HDL error at Controller.v(63): object \"MemtoReg\" is not declared" {  } { { "Controller.v" "" { Text "D:/Documents/GitRepository/colab06/Controller.v" 63 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1 1402232848661 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "MemWr Controller.v(75) " "Verilog HDL error at Controller.v(75): object \"MemWr\" is not declared" {  } { { "Controller.v" "" { Text "D:/Documents/GitRepository/colab06/Controller.v" 75 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1 1402232848661 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "MemtoReg Controller.v(76) " "Verilog HDL error at Controller.v(76): object \"MemtoReg\" is not declared" {  } { { "Controller.v" "" { Text "D:/Documents/GitRepository/colab06/Controller.v" 76 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1 1402232848662 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "MemWr Controller.v(87) " "Verilog HDL error at Controller.v(87): object \"MemWr\" is not declared" {  } { { "Controller.v" "" { Text "D:/Documents/GitRepository/colab06/Controller.v" 87 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1 1402232848662 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "MemtoReg Controller.v(88) " "Verilog HDL error at Controller.v(88): object \"MemtoReg\" is not declared" {  } { { "Controller.v" "" { Text "D:/Documents/GitRepository/colab06/Controller.v" 88 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1 1402232848662 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "MemWr Controller.v(100) " "Verilog HDL error at Controller.v(100): object \"MemWr\" is not declared" {  } { { "Controller.v" "" { Text "D:/Documents/GitRepository/colab06/Controller.v" 100 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1 1402232848662 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "MemtoReg Controller.v(101) " "Verilog HDL error at Controller.v(101): object \"MemtoReg\" is not declared" {  } { { "Controller.v" "" { Text "D:/Documents/GitRepository/colab06/Controller.v" 101 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1 1402232848663 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "MemWr Controller.v(107) " "Verilog HDL error at Controller.v(107): object \"MemWr\" is not declared" {  } { { "Controller.v" "" { Text "D:/Documents/GitRepository/colab06/Controller.v" 107 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1 1402232848663 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "MemtoReg Controller.v(108) " "Verilog HDL error at Controller.v(108): object \"MemtoReg\" is not declared" {  } { { "Controller.v" "" { Text "D:/Documents/GitRepository/colab06/Controller.v" 108 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1 1402232848663 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "MemWr Controller.v(119) " "Verilog HDL error at Controller.v(119): object \"MemWr\" is not declared" {  } { { "Controller.v" "" { Text "D:/Documents/GitRepository/colab06/Controller.v" 119 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1 1402232848663 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "MemtoReg Controller.v(120) " "Verilog HDL error at Controller.v(120): object \"MemtoReg\" is not declared" {  } { { "Controller.v" "" { Text "D:/Documents/GitRepository/colab06/Controller.v" 120 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1 1402232848664 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "MemWr Controller.v(131) " "Verilog HDL error at Controller.v(131): object \"MemWr\" is not declared" {  } { { "Controller.v" "" { Text "D:/Documents/GitRepository/colab06/Controller.v" 131 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1 1402232848665 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Documents/GitRepository/colab06/PipelineCPU.map.smsg " "Generated suppressed messages file D:/Documents/GitRepository/colab06/PipelineCPU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1402232848728 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 19 s 5 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 19 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "330 " "Peak virtual memory: 330 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1402232848863 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Jun 08 21:07:28 2014 " "Processing ended: Sun Jun 08 21:07:28 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1402232848863 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1402232848863 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1402232848863 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1402232848863 ""}
