#! /home/ee475/local/encap/iverilog-v11/bin/vvp
:ivl_version "11.0 (stable)" "(v11_0-113-g631fa170)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/home/ee475/local/encap/iverilog-v11/lib/ivl/system.vpi";
:vpi_module "/home/ee475/local/encap/iverilog-v11/lib/ivl/vhdl_sys.vpi";
:vpi_module "/home/ee475/local/encap/iverilog-v11/lib/ivl/vhdl_textio.vpi";
:vpi_module "/home/ee475/local/encap/iverilog-v11/lib/ivl/v2005_math.vpi";
:vpi_module "/home/ee475/local/encap/iverilog-v11/lib/ivl/va_math.vpi";
S_0x279ea90 .scope module, "imuldiv_DivReqMsgFromBits" "imuldiv_DivReqMsgFromBits" 2 69;
 .timescale 0 0;
    .port_info 0 /INPUT 65 "bits";
    .port_info 1 /OUTPUT 1 "func";
    .port_info 2 /OUTPUT 32 "a";
    .port_info 3 /OUTPUT 32 "b";
v0x279bbb0_0 .net "a", 31 0, L_0x27d5ef0;  1 drivers
v0x2775060_0 .net "b", 31 0, L_0x27d5f90;  1 drivers
o0x146f4f420078 .functor BUFZ 65, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x2779870_0 .net "bits", 64 0, o0x146f4f420078;  0 drivers
v0x2791ba0_0 .net "func", 0 0, L_0x27d5e50;  1 drivers
L_0x27d5e50 .part o0x146f4f420078, 64, 1;
L_0x27d5ef0 .part o0x146f4f420078, 32, 32;
L_0x27d5f90 .part o0x146f4f420078, 0, 32;
S_0x2764c40 .scope module, "imuldiv_DivReqMsgToBits" "imuldiv_DivReqMsgToBits" 2 46;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "func";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
    .port_info 3 /OUTPUT 65 "bits";
o0x146f4f4202b8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x27d6030 .functor BUFZ 1, o0x146f4f4202b8, C4<0>, C4<0>, C4<0>;
o0x146f4f420228 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
L_0x27d60a0 .functor BUFZ 32, o0x146f4f420228, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
o0x146f4f420258 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
L_0x27d6250 .functor BUFZ 32, o0x146f4f420258, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x26a3ff0_0 .net *"_ivl_12", 31 0, L_0x27d6250;  1 drivers
v0x279bc50_0 .net *"_ivl_3", 0 0, L_0x27d6030;  1 drivers
v0x27bebe0_0 .net *"_ivl_7", 31 0, L_0x27d60a0;  1 drivers
v0x27beca0_0 .net "a", 31 0, o0x146f4f420228;  0 drivers
v0x27bed80_0 .net "b", 31 0, o0x146f4f420258;  0 drivers
v0x27bee60_0 .net "bits", 64 0, L_0x27d6110;  1 drivers
v0x27bef40_0 .net "func", 0 0, o0x146f4f4202b8;  0 drivers
L_0x27d6110 .concat8 [ 32 32 1 0], L_0x27d6250, L_0x27d60a0, L_0x27d6030;
S_0x277e280 .scope module, "imuldiv_DivReqMsgToStr" "imuldiv_DivReqMsgToStr" 2 93;
 .timescale 0 0;
    .port_info 0 /INPUT 65 "msg";
P_0x26edd30 .param/l "fn_signed" 1 2 107, C4<1>;
P_0x26edd70 .param/l "fn_unsigned" 1 2 106, C4<0>;
v0x27bf110_0 .net "a", 31 0, L_0x27d63b0;  1 drivers
v0x27bf210_0 .net "b", 31 0, L_0x27d64a0;  1 drivers
v0x27bf2f0_0 .var "full_str", 159 0;
v0x27bf3b0_0 .net "func", 0 0, L_0x27d6310;  1 drivers
o0x146f4f420468 .functor BUFZ 65, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x27bf490_0 .net "msg", 64 0, o0x146f4f420468;  0 drivers
v0x27bf570_0 .var "tiny_str", 15 0;
E_0x2708440 .event edge, v0x27bf490_0, v0x27bf570_0, v0x27bf3b0_0;
E_0x27b2e10/0 .event edge, v0x27bf490_0, v0x27bf2f0_0, v0x27bf3b0_0, v0x27bf110_0;
E_0x27b2e10/1 .event edge, v0x27bf210_0;
E_0x27b2e10 .event/or E_0x27b2e10/0, E_0x27b2e10/1;
L_0x27d6310 .part o0x146f4f420468, 64, 1;
L_0x27d63b0 .part o0x146f4f420468, 32, 32;
L_0x27d64a0 .part o0x146f4f420468, 0, 32;
S_0x277f920 .scope module, "imuldiv_MulDivReqMsgFromBits" "imuldiv_MulDivReqMsgFromBits" 3 75;
 .timescale 0 0;
    .port_info 0 /INPUT 67 "bits";
    .port_info 1 /OUTPUT 3 "func";
    .port_info 2 /OUTPUT 32 "a";
    .port_info 3 /OUTPUT 32 "b";
v0x27bf690_0 .net "a", 31 0, L_0x27d6640;  1 drivers
v0x27bf770_0 .net "b", 31 0, L_0x27d6760;  1 drivers
o0x146f4f420558 .functor BUFZ 67, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x27bf850_0 .net "bits", 66 0, o0x146f4f420558;  0 drivers
v0x27bf910_0 .net "func", 2 0, L_0x27d6540;  1 drivers
L_0x27d6540 .part o0x146f4f420558, 64, 3;
L_0x27d6640 .part o0x146f4f420558, 32, 32;
L_0x27d6760 .part o0x146f4f420558, 0, 32;
S_0x277fd00 .scope module, "imuldiv_MulDivReqMsgToBits" "imuldiv_MulDivReqMsgToBits" 3 52;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "func";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
    .port_info 3 /OUTPUT 67 "bits";
o0x146f4f420798 .functor BUFZ 3, C4<zzz>; HiZ drive
L_0x27d6800 .functor BUFZ 3, o0x146f4f420798, C4<000>, C4<000>, C4<000>;
o0x146f4f420708 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
L_0x27d68d0 .functor BUFZ 32, o0x146f4f420708, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
o0x146f4f420738 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
L_0x27d6b70 .functor BUFZ 32, o0x146f4f420738, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x27bfa70_0 .net *"_ivl_12", 31 0, L_0x27d6b70;  1 drivers
v0x27bfb70_0 .net *"_ivl_3", 2 0, L_0x27d6800;  1 drivers
v0x27bfc50_0 .net *"_ivl_7", 31 0, L_0x27d68d0;  1 drivers
v0x27bfd10_0 .net "a", 31 0, o0x146f4f420708;  0 drivers
v0x27bfdf0_0 .net "b", 31 0, o0x146f4f420738;  0 drivers
v0x27bff20_0 .net "bits", 66 0, L_0x27d69a0;  1 drivers
v0x27c0000_0 .net "func", 2 0, o0x146f4f420798;  0 drivers
L_0x27d69a0 .concat8 [ 32 32 3 0], L_0x27d6b70, L_0x27d68d0, L_0x27d6800;
S_0x2777d60 .scope module, "imuldiv_MulDivReqMsgToStr" "imuldiv_MulDivReqMsgToStr" 3 99;
 .timescale 0 0;
    .port_info 0 /INPUT 67 "msg";
P_0x279e1e0 .param/l "div" 1 3 113, C4<001>;
P_0x279e220 .param/l "divu" 1 3 114, C4<010>;
P_0x279e260 .param/l "mul" 1 3 112, C4<000>;
P_0x279e2a0 .param/l "rem" 1 3 115, C4<011>;
P_0x279e2e0 .param/l "remu" 1 3 116, C4<100>;
v0x27c01d0_0 .net "a", 31 0, L_0x27d6cd0;  1 drivers
v0x27c02d0_0 .net "b", 31 0, L_0x27d6df0;  1 drivers
v0x27c03b0_0 .var "full_str", 159 0;
v0x27c0470_0 .net "func", 2 0, L_0x27d6c30;  1 drivers
o0x146f4f420948 .functor BUFZ 67, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x27c0550_0 .net "msg", 66 0, o0x146f4f420948;  0 drivers
v0x27c0680_0 .var "tiny_str", 15 0;
E_0x27b3000 .event edge, v0x27c0550_0, v0x27c0680_0, v0x27c0470_0;
E_0x27b3040/0 .event edge, v0x27c0550_0, v0x27c03b0_0, v0x27c0470_0, v0x27c01d0_0;
E_0x27b3040/1 .event edge, v0x27c02d0_0;
E_0x27b3040 .event/or E_0x27b3040/0, E_0x27b3040/1;
L_0x27d6c30 .part o0x146f4f420948, 64, 3;
L_0x27d6cd0 .part o0x146f4f420948, 32, 32;
L_0x27d6df0 .part o0x146f4f420948, 0, 32;
S_0x2778110 .scope module, "sim" "sim" 4 12;
 .timescale 0 0;
L_0x27d6e90 .functor AND 1, v0x27d5db0_0, L_0x27d79e0, C4<1>, C4<1>;
L_0x146f4f3d7018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x27d6fd0 .functor AND 1, L_0x27d7bb0, L_0x146f4f3d7018, C4<1>, C4<1>;
v0x27d52f0_0 .var "busy", 0 0;
v0x27d53d0_0 .var "clk", 0 0;
v0x27d5490_0 .var "cycle_count", 31 0;
v0x27d5530_0 .net "muldivreq_go", 0 0, L_0x27d6e90;  1 drivers
v0x27d55f0_0 .net "muldivresp_go", 0 0, L_0x27d6fd0;  1 drivers
v0x27d5700_0 .var "op_type", 1023 0;
v0x27d57e0_0 .var "reset", 0 0;
v0x27d5880_0 .net "sink_msg", 63 0, L_0x27e7d60;  1 drivers
v0x27d5940_0 .net "sink_rdy", 0 0, L_0x146f4f3d7018;  1 drivers
v0x27d5a70_0 .net "sink_val", 0 0, L_0x27d7bb0;  1 drivers
v0x27d5b10_0 .var "src_msg_a", 31 0;
v0x27d5bb0_0 .var "src_msg_b", 31 0;
v0x27d5c50_0 .var "src_msg_fn", 2 0;
v0x27d5d10_0 .net "src_rdy", 0 0, L_0x27d79e0;  1 drivers
v0x27d5db0_0 .var "src_val", 0 0;
S_0x2774680 .scope module, "imuldiv" "imuldiv_IntMulDivIterative" 4 45, 5 12 0, S_0x2778110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 3 "muldivreq_msg_fn";
    .port_info 3 /INPUT 32 "muldivreq_msg_a";
    .port_info 4 /INPUT 32 "muldivreq_msg_b";
    .port_info 5 /INPUT 1 "muldivreq_val";
    .port_info 6 /OUTPUT 1 "muldivreq_rdy";
    .port_info 7 /OUTPUT 64 "muldivresp_msg_result";
    .port_info 8 /OUTPUT 1 "muldivresp_val";
    .port_info 9 /INPUT 1 "muldivresp_rdy";
L_0x27d71d0 .functor AND 1, L_0x27d7090, v0x27d5db0_0, C4<1>, C4<1>;
L_0x27d7290 .functor AND 1, L_0x27d71d0, L_0x27f1290, C4<1>, C4<1>;
L_0x27d7440 .functor AND 1, L_0x27d7350, v0x27d5db0_0, C4<1>, C4<1>;
L_0x27d7590 .functor AND 1, L_0x27d7440, L_0x27ebe40, C4<1>, C4<1>;
L_0x27d78d0 .functor OR 1, L_0x27d7630, L_0x27d77b0, C4<0>, C4<0>;
L_0x27d79e0 .functor AND 1, L_0x27ebe40, L_0x27f1290, C4<1>, C4<1>;
L_0x27d7bb0 .functor OR 1, L_0x27ebee0, L_0x27f1330, C4<0>, C4<0>;
L_0x146f4f3d7060 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x27d36f0_0 .net/2u *"_ivl_0", 2 0, L_0x146f4f3d7060;  1 drivers
v0x27d37f0_0 .net *"_ivl_10", 0 0, L_0x27d7350;  1 drivers
v0x27d38b0_0 .net *"_ivl_13", 0 0, L_0x27d7440;  1 drivers
L_0x146f4f3d70f0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x27d3950_0 .net/2u *"_ivl_16", 2 0, L_0x146f4f3d70f0;  1 drivers
v0x27d3a30_0 .net *"_ivl_18", 0 0, L_0x27d7630;  1 drivers
v0x27d3af0_0 .net *"_ivl_2", 0 0, L_0x27d7090;  1 drivers
L_0x146f4f3d7138 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x27d3bb0_0 .net/2u *"_ivl_20", 2 0, L_0x146f4f3d7138;  1 drivers
v0x27d3c90_0 .net *"_ivl_22", 0 0, L_0x27d77b0;  1 drivers
L_0x146f4f3d7180 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x27d3d50_0 .net *"_ivl_30", 63 0, L_0x146f4f3d7180;  1 drivers
v0x27d3e30_0 .net *"_ivl_32", 63 0, L_0x27e7c30;  1 drivers
v0x27d3f10_0 .net *"_ivl_5", 0 0, L_0x27d71d0;  1 drivers
L_0x146f4f3d70a8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x27d3fd0_0 .net/2u *"_ivl_8", 2 0, L_0x146f4f3d70a8;  1 drivers
v0x27d40b0_0 .net "clk", 0 0, v0x27d53d0_0;  1 drivers
v0x27d4150_0 .net "divreq_msg_fn", 0 0, L_0x27d78d0;  1 drivers
v0x27d41f0_0 .net "divreq_rdy", 0 0, L_0x27f1290;  1 drivers
v0x27d42e0_0 .net "divreq_val", 0 0, L_0x27d7590;  1 drivers
v0x27d43d0_0 .net "divresp_msg_result", 63 0, L_0x27f1110;  1 drivers
v0x27d45f0_0 .net "divresp_val", 0 0, L_0x27f1330;  1 drivers
v0x27d46e0_0 .net "muldivreq_msg_a", 31 0, v0x27d5b10_0;  1 drivers
v0x27d47a0_0 .net "muldivreq_msg_b", 31 0, v0x27d5bb0_0;  1 drivers
v0x27d48f0_0 .net "muldivreq_msg_fn", 2 0, v0x27d5c50_0;  1 drivers
v0x27d49d0_0 .net "muldivreq_rdy", 0 0, L_0x27d79e0;  alias, 1 drivers
v0x27d4a90_0 .net "muldivreq_val", 0 0, v0x27d5db0_0;  1 drivers
v0x27d4b50_0 .net "muldivresp_msg_result", 63 0, L_0x27e7d60;  alias, 1 drivers
v0x27d4c30_0 .net "muldivresp_rdy", 0 0, L_0x146f4f3d7018;  alias, 1 drivers
v0x27d4d60_0 .net "muldivresp_val", 0 0, L_0x27d7bb0;  alias, 1 drivers
v0x27d4e20_0 .net "mulreq_rdy", 0 0, L_0x27ebe40;  1 drivers
v0x27d4ec0_0 .net "mulreq_val", 0 0, L_0x27d7290;  1 drivers
v0x27d4f60_0 .net "mulresp_msg_result", 63 0, L_0x27eb8d0;  1 drivers
v0x27d5020_0 .net "mulresp_val", 0 0, L_0x27ebee0;  1 drivers
v0x27d5110_0 .net "reset", 0 0, v0x27d57e0_0;  1 drivers
L_0x27d7090 .cmp/eq 3, v0x27d5c50_0, L_0x146f4f3d7060;
L_0x27d7350 .cmp/ne 3, v0x27d5c50_0, L_0x146f4f3d70a8;
L_0x27d7630 .cmp/eq 3, v0x27d5c50_0, L_0x146f4f3d70f0;
L_0x27d77b0 .cmp/eq 3, v0x27d5c50_0, L_0x146f4f3d7138;
L_0x27e7c30 .functor MUXZ 64, L_0x146f4f3d7180, L_0x27f1110, L_0x27f1330, C4<>;
L_0x27e7d60 .functor MUXZ 64, L_0x27e7c30, L_0x27eb8d0, L_0x27ebee0, C4<>;
S_0x2763ab0 .scope module, "idiv" "imuldiv_IntDivIterative" 5 77, 6 10 0, S_0x2774680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "divreq_msg_fn";
    .port_info 3 /INPUT 32 "divreq_msg_a";
    .port_info 4 /INPUT 32 "divreq_msg_b";
    .port_info 5 /INPUT 1 "divreq_val";
    .port_info 6 /OUTPUT 1 "divreq_rdy";
    .port_info 7 /OUTPUT 64 "divresp_msg_result";
    .port_info 8 /OUTPUT 1 "divresp_val";
    .port_info 9 /INPUT 1 "divresp_rdy";
v0x27c32a0_0 .net "a_en", 0 0, L_0x27f14c0;  1 drivers
v0x27c9390_0 .net "a_mux_sel", 0 0, L_0x27f18a0;  1 drivers
v0x27c94a0_0 .net "b_en", 0 0, L_0x27f15f0;  1 drivers
v0x27c9590_0 .net "clk", 0 0, v0x27d53d0_0;  alias, 1 drivers
v0x27c9680_0 .net "cntr_mux_sel", 0 0, L_0x27f1770;  1 drivers
v0x27c97c0_0 .net "counter", 4 0, L_0x27ecc90;  1 drivers
v0x27c98b0_0 .net "diff_msb", 0 0, L_0x27ef950;  1 drivers
v0x27c99a0_0 .net "div_sign", 0 0, v0x27c81c0_0;  1 drivers
v0x27c9a90_0 .net "divreq_msg_a", 31 0, v0x27d5b10_0;  alias, 1 drivers
v0x27c9b30_0 .net "divreq_msg_b", 31 0, v0x27d5bb0_0;  alias, 1 drivers
v0x27c9bd0_0 .net "divreq_msg_fn", 0 0, L_0x27d78d0;  alias, 1 drivers
v0x27c9c70_0 .net "divreq_rdy", 0 0, L_0x27f1290;  alias, 1 drivers
v0x27c9d10_0 .net "divreq_val", 0 0, L_0x27d7590;  alias, 1 drivers
v0x27c9db0_0 .net "divresp_msg_result", 63 0, L_0x27f1110;  alias, 1 drivers
v0x27c9e50_0 .net "divresp_rdy", 0 0, L_0x146f4f3d7018;  alias, 1 drivers
v0x27c9ef0_0 .net "divresp_val", 0 0, L_0x27f1330;  alias, 1 drivers
v0x27c9f90_0 .net "is_op_signed", 0 0, L_0x27f0b60;  1 drivers
v0x27ca030_0 .net "rem_sign", 0 0, v0x27c8740_0;  1 drivers
v0x27ca120_0 .net "res_div_sign_mux_sel", 0 0, L_0x27f1e80;  1 drivers
v0x27ca210_0 .net "res_rem_sign_mux_sel", 0 0, L_0x27f2070;  1 drivers
v0x27ca300_0 .net "reset", 0 0, v0x27d57e0_0;  alias, 1 drivers
v0x27ca3f0_0 .net "sign_en", 0 0, L_0x27f1420;  1 drivers
v0x27ca4e0_0 .net "sub_mux_sel", 0 0, L_0x27f1990;  1 drivers
S_0x27c0860 .scope module, "ctrl" "imuldiv_IntDivIterativeCtrl" 6 63, 6 252 0, S_0x2763ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "divreq_msg_fn";
    .port_info 3 /INPUT 1 "divreq_val";
    .port_info 4 /OUTPUT 1 "divreq_rdy";
    .port_info 5 /OUTPUT 1 "divresp_val";
    .port_info 6 /INPUT 1 "divresp_rdy";
    .port_info 7 /INPUT 5 "counter";
    .port_info 8 /INPUT 1 "div_sign";
    .port_info 9 /INPUT 1 "rem_sign";
    .port_info 10 /INPUT 1 "diff_msb";
    .port_info 11 /OUTPUT 1 "sign_en";
    .port_info 12 /OUTPUT 1 "a_en";
    .port_info 13 /OUTPUT 1 "b_en";
    .port_info 14 /OUTPUT 1 "cntr_mux_sel";
    .port_info 15 /OUTPUT 1 "is_op_signed";
    .port_info 16 /OUTPUT 1 "a_mux_sel";
    .port_info 17 /OUTPUT 1 "sub_mux_sel";
    .port_info 18 /OUTPUT 1 "res_div_sign_mux_sel";
    .port_info 19 /OUTPUT 1 "res_rem_sign_mux_sel";
P_0x27a1160 .param/l "STATE_CALC" 1 6 296, C4<01>;
P_0x27a11a0 .param/l "STATE_IDLE" 1 6 295, C4<00>;
P_0x27a11e0 .param/l "STATE_SIGN" 1 6 297, C4<10>;
P_0x27a1220 .param/l "cs_size" 1 6 364, +C4<00000000000000000000000000001000>;
P_0x27a1260 .param/l "n" 1 6 353, C4<0>;
P_0x27a12a0 .param/l "op_load" 1 6 357, C4<0>;
P_0x27a12e0 .param/l "op_next" 1 6 358, C4<1>;
P_0x27a1320 .param/l "op_x" 1 6 356, C4<x>;
P_0x27a1360 .param/l "y" 1 6 354, C4<1>;
L_0x146f4f3d81d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x27f0b60 .functor XNOR 1, L_0x27d78d0, L_0x146f4f3d81d0, C4<0>, C4<0>;
L_0x27f1990 .functor BUFZ 1, L_0x27ef950, C4<0>, C4<0>, C4<0>;
L_0x146f4f3d8218 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x27f1e10 .functor XNOR 1, v0x27c2200_0, L_0x146f4f3d8218, C4<0>, C4<0>;
L_0x27f1e80 .functor AND 1, L_0x27f1e10, v0x27c81c0_0, C4<1>, C4<1>;
L_0x146f4f3d8260 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x27f1fb0 .functor XNOR 1, v0x27c2200_0, L_0x146f4f3d8260, C4<0>, C4<0>;
L_0x27f2070 .functor AND 1, L_0x27f1fb0, v0x27c8740_0, C4<1>, C4<1>;
L_0x27f2200 .functor AND 1, L_0x27d7590, L_0x27f1290, C4<1>, C4<1>;
L_0x27f2300 .functor AND 1, L_0x27f1330, L_0x146f4f3d7018, C4<1>, C4<1>;
v0x27c0f80_0 .net/2u *"_ivl_14", 0 0, L_0x146f4f3d81d0;  1 drivers
v0x27c1080_0 .net/2u *"_ivl_22", 0 0, L_0x146f4f3d8218;  1 drivers
v0x27c1160_0 .net *"_ivl_24", 0 0, L_0x27f1e10;  1 drivers
v0x27c1230_0 .net/2u *"_ivl_28", 0 0, L_0x146f4f3d8260;  1 drivers
v0x27c1310_0 .net *"_ivl_30", 0 0, L_0x27f1fb0;  1 drivers
L_0x146f4f3d82a8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x27c1420_0 .net/2u *"_ivl_38", 4 0, L_0x146f4f3d82a8;  1 drivers
v0x27c1500_0 .net "a_en", 0 0, L_0x27f14c0;  alias, 1 drivers
v0x27c15c0_0 .net "a_mux_sel", 0 0, L_0x27f18a0;  alias, 1 drivers
v0x27c1680_0 .net "b_en", 0 0, L_0x27f15f0;  alias, 1 drivers
v0x27c1740_0 .net "clk", 0 0, v0x27d53d0_0;  alias, 1 drivers
v0x27c1800_0 .net "cntr_mux_sel", 0 0, L_0x27f1770;  alias, 1 drivers
v0x27c18c0_0 .net "counter", 4 0, L_0x27ecc90;  alias, 1 drivers
v0x27c19a0_0 .var "cs", 7 0;
v0x27c1a80_0 .net "diff_msb", 0 0, L_0x27ef950;  alias, 1 drivers
v0x27c1b40_0 .net "div_sign", 0 0, v0x27c81c0_0;  alias, 1 drivers
v0x27c1c00_0 .net "divreq_go", 0 0, L_0x27f2200;  1 drivers
v0x27c1cc0_0 .net "divreq_msg_fn", 0 0, L_0x27d78d0;  alias, 1 drivers
v0x27c1d80_0 .net "divreq_rdy", 0 0, L_0x27f1290;  alias, 1 drivers
v0x27c1e40_0 .net "divreq_val", 0 0, L_0x27d7590;  alias, 1 drivers
v0x27c1f00_0 .net "divresp_go", 0 0, L_0x27f2300;  1 drivers
v0x27c1fc0_0 .net "divresp_rdy", 0 0, L_0x146f4f3d7018;  alias, 1 drivers
v0x27c2080_0 .net "divresp_val", 0 0, L_0x27f1330;  alias, 1 drivers
v0x27c2140_0 .net "fn_en", 0 0, L_0x27f1690;  1 drivers
v0x27c2200_0 .var "fn_reg", 0 0;
v0x27c22c0_0 .net "is_calc_done", 0 0, L_0x27f23c0;  1 drivers
v0x27c2380_0 .net "is_op_signed", 0 0, L_0x27f0b60;  alias, 1 drivers
v0x27c2440_0 .net "rem_sign", 0 0, v0x27c8740_0;  alias, 1 drivers
v0x27c2500_0 .net "res_div_sign_mux_sel", 0 0, L_0x27f1e80;  alias, 1 drivers
v0x27c25c0_0 .net "res_rem_sign_mux_sel", 0 0, L_0x27f2070;  alias, 1 drivers
v0x27c2680_0 .net "reset", 0 0, v0x27d57e0_0;  alias, 1 drivers
v0x27c2740_0 .net "sign_en", 0 0, L_0x27f1420;  alias, 1 drivers
v0x27c2800_0 .var "state_next", 1 0;
v0x27c28e0_0 .var "state_reg", 1 0;
v0x27c29c0_0 .net "sub_mux_sel", 0 0, L_0x27f1990;  alias, 1 drivers
E_0x27c0e50 .event edge, v0x27c28e0_0;
E_0x27c0eb0 .event edge, v0x27c28e0_0, v0x27c1c00_0, v0x27c22c0_0, v0x27c1f00_0;
E_0x27c0f20 .event posedge, v0x27c1740_0;
L_0x27f1290 .part v0x27c19a0_0, 7, 1;
L_0x27f1330 .part v0x27c19a0_0, 6, 1;
L_0x27f1420 .part v0x27c19a0_0, 5, 1;
L_0x27f14c0 .part v0x27c19a0_0, 4, 1;
L_0x27f15f0 .part v0x27c19a0_0, 3, 1;
L_0x27f1690 .part v0x27c19a0_0, 2, 1;
L_0x27f1770 .part v0x27c19a0_0, 1, 1;
L_0x27f18a0 .part v0x27c19a0_0, 0, 1;
L_0x27f23c0 .cmp/eq 5, L_0x27ecc90, L_0x146f4f3d82a8;
S_0x27c2d00 .scope module, "dpath" "imuldiv_IntDivIterativeDpath" 6 41, 6 93 0, S_0x2763ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "divreq_msg_a";
    .port_info 3 /INPUT 32 "divreq_msg_b";
    .port_info 4 /OUTPUT 64 "divresp_msg_result";
    .port_info 5 /OUTPUT 5 "counter";
    .port_info 6 /OUTPUT 1 "div_sign";
    .port_info 7 /OUTPUT 1 "rem_sign";
    .port_info 8 /OUTPUT 1 "diff_msb";
    .port_info 9 /INPUT 1 "sign_en";
    .port_info 10 /INPUT 1 "a_en";
    .port_info 11 /INPUT 1 "b_en";
    .port_info 12 /INPUT 1 "cntr_mux_sel";
    .port_info 13 /INPUT 1 "is_op_signed";
    .port_info 14 /INPUT 1 "a_mux_sel";
    .port_info 15 /INPUT 1 "sub_mux_sel";
    .port_info 16 /INPUT 1 "res_div_sign_mux_sel";
    .port_info 17 /INPUT 1 "res_rem_sign_mux_sel";
P_0x27a0f10 .param/l "op_load" 1 6 129, C4<0>;
P_0x27a0f50 .param/l "op_next" 1 6 130, C4<1>;
P_0x27a0f90 .param/l "op_x" 1 6 128, C4<x>;
P_0x27a0fd0 .param/l "sign_s" 1 6 138, C4<1>;
P_0x27a1010 .param/l "sign_u" 1 6 137, C4<0>;
P_0x27a1050 .param/l "sign_x" 1 6 136, C4<x>;
P_0x27a1090 .param/l "sub_next" 1 6 133, C4<0>;
P_0x27a10d0 .param/l "sub_old" 1 6 134, C4<1>;
P_0x27a1110 .param/l "sub_x" 1 6 132, C4<x>;
L_0x146f4f3d79f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x27ec950 .functor XNOR 1, L_0x27f1770, L_0x146f4f3d79f0, C4<0>, C4<0>;
L_0x146f4f3d7a80 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x27ec9c0 .functor XNOR 1, L_0x27f1770, L_0x146f4f3d7a80, C4<0>, C4<0>;
L_0x27ecc90 .functor BUFZ 5, v0x27c7ea0_0, C4<00000>, C4<00000>, C4<00000>;
L_0x27ed340 .functor XOR 1, L_0x27ed1c0, L_0x27ed2a0, C4<0>, C4<0>;
L_0x27ed730 .functor AND 1, L_0x27ed690, L_0x27f0b60, C4<1>, C4<1>;
L_0x27ed7f0 .functor NOT 32, v0x27d5b10_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x27ed950 .functor AND 1, L_0x27edbb0, L_0x27f0b60, C4<1>, C4<1>;
L_0x27edda0 .functor NOT 32, v0x27d5bb0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x146f4f3d7c30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x27edc50 .functor XNOR 1, L_0x27f18a0, L_0x146f4f3d7c30, C4<0>, C4<0>;
L_0x146f4f3d7cc0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x27edf10 .functor XNOR 1, L_0x27f18a0, L_0x146f4f3d7cc0, C4<0>, C4<0>;
L_0x146f4f3d7e70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x27eefc0 .functor XNOR 1, L_0x27f1990, L_0x146f4f3d7e70, C4<0>, C4<0>;
L_0x146f4f3d7f00 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x27ef430 .functor XNOR 1, L_0x27f1990, L_0x146f4f3d7f00, C4<0>, C4<0>;
L_0x146f4f3d7f90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x27ee390 .functor XNOR 1, L_0x27f1e80, L_0x146f4f3d7f90, C4<0>, C4<0>;
L_0x146f4f3d7fd8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x27efc20 .functor XNOR 1, L_0x27f1e80, L_0x146f4f3d7fd8, C4<0>, C4<0>;
L_0x27eff50 .functor NOT 32, L_0x27efdb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x146f4f3d80b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x27f00b0 .functor XNOR 1, L_0x27f2070, L_0x146f4f3d80b0, C4<0>, C4<0>;
L_0x146f4f3d80f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x27f08a0 .functor XNOR 1, L_0x27f2070, L_0x146f4f3d80f8, C4<0>, C4<0>;
L_0x27f0a40 .functor NOT 32, L_0x27f09a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x27c3340_0 .net/2u *"_ivl_0", 0 0, L_0x146f4f3d79f0;  1 drivers
v0x27c3420_0 .net *"_ivl_10", 5 0, L_0x27ecaf0;  1 drivers
v0x27c3500_0 .net/2u *"_ivl_102", 0 0, L_0x146f4f3d7e70;  1 drivers
v0x27c35c0_0 .net *"_ivl_104", 0 0, L_0x27eefc0;  1 drivers
v0x27c3680_0 .net *"_ivl_107", 63 0, L_0x27ef100;  1 drivers
L_0x146f4f3d7eb8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x27c37b0_0 .net/2u *"_ivl_108", 0 0, L_0x146f4f3d7eb8;  1 drivers
v0x27c3890_0 .net *"_ivl_110", 64 0, L_0x27ef2c0;  1 drivers
v0x27c3970_0 .net/2u *"_ivl_112", 0 0, L_0x146f4f3d7f00;  1 drivers
v0x27c3a50_0 .net *"_ivl_114", 0 0, L_0x27ef430;  1 drivers
L_0x146f4f3d7f48 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x27c3b10_0 .net *"_ivl_116", 64 0, L_0x146f4f3d7f48;  1 drivers
v0x27c3bf0_0 .net *"_ivl_118", 64 0, L_0x27ef520;  1 drivers
v0x27c3cd0_0 .net/2u *"_ivl_124", 0 0, L_0x146f4f3d7f90;  1 drivers
v0x27c3db0_0 .net *"_ivl_126", 0 0, L_0x27ee390;  1 drivers
v0x27c3e70_0 .net *"_ivl_129", 31 0, L_0x27efb30;  1 drivers
L_0x146f4f3d7ac8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x27c3f50_0 .net *"_ivl_13", 0 0, L_0x146f4f3d7ac8;  1 drivers
v0x27c4030_0 .net/2u *"_ivl_130", 0 0, L_0x146f4f3d7fd8;  1 drivers
v0x27c4110_0 .net *"_ivl_132", 0 0, L_0x27efc20;  1 drivers
v0x27c41d0_0 .net *"_ivl_135", 31 0, L_0x27efdb0;  1 drivers
v0x27c42b0_0 .net *"_ivl_136", 31 0, L_0x27eff50;  1 drivers
L_0x146f4f3d8020 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x27c4390_0 .net/2u *"_ivl_138", 31 0, L_0x146f4f3d8020;  1 drivers
L_0x146f4f3d7b10 .functor BUFT 1, C4<000001>, C4<0>, C4<0>, C4<0>;
v0x27c4470_0 .net/2u *"_ivl_14", 5 0, L_0x146f4f3d7b10;  1 drivers
v0x27c4550_0 .net *"_ivl_140", 31 0, L_0x27f0010;  1 drivers
L_0x146f4f3d8068 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x27c4630_0 .net *"_ivl_142", 31 0, L_0x146f4f3d8068;  1 drivers
v0x27c4710_0 .net *"_ivl_144", 31 0, L_0x27f01c0;  1 drivers
v0x27c47f0_0 .net/2u *"_ivl_148", 0 0, L_0x146f4f3d80b0;  1 drivers
v0x27c48d0_0 .net *"_ivl_150", 0 0, L_0x27f00b0;  1 drivers
v0x27c4990_0 .net *"_ivl_153", 31 0, L_0x27f06e0;  1 drivers
v0x27c4a70_0 .net/2u *"_ivl_154", 0 0, L_0x146f4f3d80f8;  1 drivers
v0x27c4b50_0 .net *"_ivl_156", 0 0, L_0x27f08a0;  1 drivers
v0x27c4c10_0 .net *"_ivl_159", 31 0, L_0x27f09a0;  1 drivers
v0x27c4cf0_0 .net *"_ivl_16", 5 0, L_0x27ecbf0;  1 drivers
v0x27c4dd0_0 .net *"_ivl_160", 31 0, L_0x27f0a40;  1 drivers
L_0x146f4f3d8140 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x27c4eb0_0 .net/2u *"_ivl_162", 31 0, L_0x146f4f3d8140;  1 drivers
v0x27c51a0_0 .net *"_ivl_164", 31 0, L_0x27f0640;  1 drivers
L_0x146f4f3d8188 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x27c5280_0 .net *"_ivl_166", 31 0, L_0x146f4f3d8188;  1 drivers
v0x27c5360_0 .net *"_ivl_168", 31 0, L_0x27f0780;  1 drivers
L_0x146f4f3d7b58 .functor BUFT 1, C4<0xxxxx>, C4<0>, C4<0>, C4<0>;
v0x27c5440_0 .net *"_ivl_18", 5 0, L_0x146f4f3d7b58;  1 drivers
v0x27c5520_0 .net *"_ivl_2", 0 0, L_0x27ec950;  1 drivers
v0x27c55e0_0 .net *"_ivl_20", 5 0, L_0x27ecd30;  1 drivers
v0x27c56c0_0 .net *"_ivl_22", 5 0, L_0x27ecec0;  1 drivers
v0x27c57a0_0 .net *"_ivl_29", 0 0, L_0x27ed1c0;  1 drivers
v0x27c5880_0 .net *"_ivl_31", 0 0, L_0x27ed2a0;  1 drivers
L_0x146f4f3d7a38 .functor BUFT 1, C4<011111>, C4<0>, C4<0>, C4<0>;
v0x27c5960_0 .net/2u *"_ivl_4", 5 0, L_0x146f4f3d7a38;  1 drivers
v0x27c5a40_0 .net *"_ivl_41", 0 0, L_0x27ed690;  1 drivers
v0x27c5b20_0 .net *"_ivl_43", 0 0, L_0x27ed730;  1 drivers
v0x27c5be0_0 .net *"_ivl_44", 31 0, L_0x27ed7f0;  1 drivers
L_0x146f4f3d7ba0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x27c5cc0_0 .net/2u *"_ivl_46", 31 0, L_0x146f4f3d7ba0;  1 drivers
v0x27c5da0_0 .net *"_ivl_48", 31 0, L_0x27ed8b0;  1 drivers
v0x27c5e80_0 .net *"_ivl_53", 0 0, L_0x27edbb0;  1 drivers
v0x27c5f60_0 .net *"_ivl_55", 0 0, L_0x27ed950;  1 drivers
v0x27c6020_0 .net *"_ivl_56", 31 0, L_0x27edda0;  1 drivers
L_0x146f4f3d7be8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x27c6100_0 .net/2u *"_ivl_58", 31 0, L_0x146f4f3d7be8;  1 drivers
v0x27c61e0_0 .net/2u *"_ivl_6", 0 0, L_0x146f4f3d7a80;  1 drivers
v0x27c62c0_0 .net *"_ivl_60", 31 0, L_0x27ede70;  1 drivers
v0x27c63a0_0 .net/2u *"_ivl_64", 0 0, L_0x146f4f3d7c30;  1 drivers
v0x27c6480_0 .net *"_ivl_66", 0 0, L_0x27edc50;  1 drivers
L_0x146f4f3d7c78 .functor BUFT 1, C4<00000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x27c6540_0 .net/2u *"_ivl_68", 64 0, L_0x146f4f3d7c78;  1 drivers
v0x27c6620_0 .net *"_ivl_70", 96 0, L_0x27ee1c0;  1 drivers
v0x27c6700_0 .net/2u *"_ivl_72", 0 0, L_0x146f4f3d7cc0;  1 drivers
v0x27c67e0_0 .net *"_ivl_74", 0 0, L_0x27edf10;  1 drivers
v0x27c68a0_0 .net *"_ivl_76", 96 0, L_0x27ee400;  1 drivers
L_0x146f4f3d7d08 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x27c6980_0 .net *"_ivl_79", 31 0, L_0x146f4f3d7d08;  1 drivers
v0x27c6a60_0 .net *"_ivl_8", 0 0, L_0x27ec9c0;  1 drivers
L_0x146f4f3d7d50 .functor BUFT 1, C4<00000000000000000000000000000000xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x27c6b20_0 .net *"_ivl_80", 96 0, L_0x146f4f3d7d50;  1 drivers
v0x27c6c00_0 .net *"_ivl_82", 96 0, L_0x27ee650;  1 drivers
v0x27c70f0_0 .net *"_ivl_84", 96 0, L_0x27ee7c0;  1 drivers
L_0x146f4f3d7d98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x27c71d0_0 .net/2u *"_ivl_88", 0 0, L_0x146f4f3d7d98;  1 drivers
L_0x146f4f3d7de0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x27c72b0_0 .net/2u *"_ivl_90", 31 0, L_0x146f4f3d7de0;  1 drivers
v0x27c7390_0 .net *"_ivl_96", 63 0, L_0x27ee860;  1 drivers
L_0x146f4f3d7e28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x27c7470_0 .net *"_ivl_98", 0 0, L_0x146f4f3d7e28;  1 drivers
v0x27c7550_0 .net "a_en", 0 0, L_0x27f14c0;  alias, 1 drivers
v0x27c75f0_0 .net "a_mux_out", 64 0, L_0x27ee9f0;  1 drivers
v0x27c76b0_0 .net "a_mux_sel", 0 0, L_0x27f18a0;  alias, 1 drivers
v0x27c7780_0 .var "a_reg", 64 0;
v0x27c7840_0 .net "a_shift_out", 64 0, L_0x27eed20;  1 drivers
v0x27c7920_0 .net "b_en", 0 0, L_0x27f15f0;  alias, 1 drivers
v0x27c79f0_0 .net "b_in", 64 0, L_0x27eeae0;  1 drivers
v0x27c7ab0_0 .var "b_reg", 64 0;
v0x27c7b90_0 .net "clk", 0 0, v0x27d53d0_0;  alias, 1 drivers
v0x27c7c60_0 .net "cntr_mux_sel", 0 0, L_0x27f1770;  alias, 1 drivers
v0x27c7d30_0 .net "counter", 4 0, L_0x27ecc90;  alias, 1 drivers
v0x27c7e00_0 .net "counter_mux_out", 4 0, L_0x27ed080;  1 drivers
v0x27c7ea0_0 .var "counter_reg", 4 0;
v0x27c7f80_0 .net "diff_msb", 0 0, L_0x27ef950;  alias, 1 drivers
v0x27c8050_0 .net "div_sign", 0 0, v0x27c81c0_0;  alias, 1 drivers
v0x27c8120_0 .net "div_sign_next", 0 0, L_0x27ed340;  1 drivers
v0x27c81c0_0 .var "div_sign_reg", 0 0;
v0x27c8260_0 .net "divreq_msg_a", 31 0, v0x27d5b10_0;  alias, 1 drivers
v0x27c8340_0 .net "divreq_msg_b", 31 0, v0x27d5bb0_0;  alias, 1 drivers
v0x27c8420_0 .net "divresp_msg_result", 63 0, L_0x27f1110;  alias, 1 drivers
v0x27c8500_0 .net "is_op_signed", 0 0, L_0x27f0b60;  alias, 1 drivers
v0x27c85d0_0 .net "rem_sign", 0 0, v0x27c8740_0;  alias, 1 drivers
v0x27c86a0_0 .net "rem_sign_next", 0 0, L_0x27ed480;  1 drivers
v0x27c8740_0 .var "rem_sign_reg", 0 0;
v0x27c87e0_0 .net "res_div_sign_mux_sel", 0 0, L_0x27f1e80;  alias, 1 drivers
v0x27c88b0_0 .net "res_rem_sign_mux_sel", 0 0, L_0x27f2070;  alias, 1 drivers
v0x27c8980_0 .net "reset", 0 0, v0x27d57e0_0;  alias, 1 drivers
v0x27c8a50_0 .net "sign_en", 0 0, L_0x27f1420;  alias, 1 drivers
v0x27c8b20_0 .net "signed_res_div_mux_out", 31 0, L_0x27f0460;  1 drivers
v0x27c8bc0_0 .net "signed_res_rem_mux_out", 31 0, L_0x27f0e40;  1 drivers
v0x27c8c60_0 .net "sub_mux_out", 64 0, L_0x27ef770;  1 drivers
v0x27c8d40_0 .net "sub_mux_sel", 0 0, L_0x27f1990;  alias, 1 drivers
v0x27c8e10_0 .net "sub_out", 64 0, L_0x27eef20;  1 drivers
v0x27c8ed0_0 .net "unsigned_a", 31 0, L_0x27edac0;  1 drivers
v0x27c8fb0_0 .net "unsigned_b", 31 0, L_0x27edfb0;  1 drivers
L_0x27ecaf0 .concat [ 5 1 0 0], v0x27c7ea0_0, L_0x146f4f3d7ac8;
L_0x27ecbf0 .arith/sub 6, L_0x27ecaf0, L_0x146f4f3d7b10;
L_0x27ecd30 .functor MUXZ 6, L_0x146f4f3d7b58, L_0x27ecbf0, L_0x27ec9c0, C4<>;
L_0x27ecec0 .functor MUXZ 6, L_0x27ecd30, L_0x146f4f3d7a38, L_0x27ec950, C4<>;
L_0x27ed080 .part L_0x27ecec0, 0, 5;
L_0x27ed1c0 .part v0x27d5b10_0, 31, 1;
L_0x27ed2a0 .part v0x27d5bb0_0, 31, 1;
L_0x27ed480 .part v0x27d5b10_0, 31, 1;
L_0x27ed690 .part v0x27d5b10_0, 31, 1;
L_0x27ed8b0 .arith/sum 32, L_0x27ed7f0, L_0x146f4f3d7ba0;
L_0x27edac0 .functor MUXZ 32, v0x27d5b10_0, L_0x27ed8b0, L_0x27ed730, C4<>;
L_0x27edbb0 .part v0x27d5bb0_0, 31, 1;
L_0x27ede70 .arith/sum 32, L_0x27edda0, L_0x146f4f3d7be8;
L_0x27edfb0 .functor MUXZ 32, v0x27d5bb0_0, L_0x27ede70, L_0x27ed950, C4<>;
L_0x27ee1c0 .concat [ 32 65 0 0], L_0x27edac0, L_0x146f4f3d7c78;
L_0x27ee400 .concat [ 65 32 0 0], L_0x27ef770, L_0x146f4f3d7d08;
L_0x27ee650 .functor MUXZ 97, L_0x146f4f3d7d50, L_0x27ee400, L_0x27edf10, C4<>;
L_0x27ee7c0 .functor MUXZ 97, L_0x27ee650, L_0x27ee1c0, L_0x27edc50, C4<>;
L_0x27ee9f0 .part L_0x27ee7c0, 0, 65;
L_0x27eeae0 .concat [ 32 32 1 0], L_0x146f4f3d7de0, L_0x27edfb0, L_0x146f4f3d7d98;
L_0x27ee860 .part v0x27c7780_0, 0, 64;
L_0x27eed20 .concat [ 1 64 0 0], L_0x146f4f3d7e28, L_0x27ee860;
L_0x27eef20 .arith/sub 65, L_0x27eed20, v0x27c7ab0_0;
L_0x27ef100 .part L_0x27eef20, 1, 64;
L_0x27ef2c0 .concat [ 1 64 0 0], L_0x146f4f3d7eb8, L_0x27ef100;
L_0x27ef520 .functor MUXZ 65, L_0x146f4f3d7f48, L_0x27eed20, L_0x27ef430, C4<>;
L_0x27ef770 .functor MUXZ 65, L_0x27ef520, L_0x27ef2c0, L_0x27eefc0, C4<>;
L_0x27ef950 .part L_0x27eef20, 64, 1;
L_0x27efb30 .part v0x27c7780_0, 0, 32;
L_0x27efdb0 .part v0x27c7780_0, 0, 32;
L_0x27f0010 .arith/sum 32, L_0x27eff50, L_0x146f4f3d8020;
L_0x27f01c0 .functor MUXZ 32, L_0x146f4f3d8068, L_0x27f0010, L_0x27efc20, C4<>;
L_0x27f0460 .functor MUXZ 32, L_0x27f01c0, L_0x27efb30, L_0x27ee390, C4<>;
L_0x27f06e0 .part v0x27c7780_0, 32, 32;
L_0x27f09a0 .part v0x27c7780_0, 32, 32;
L_0x27f0640 .arith/sum 32, L_0x27f0a40, L_0x146f4f3d8140;
L_0x27f0780 .functor MUXZ 32, L_0x146f4f3d8188, L_0x27f0640, L_0x27f08a0, C4<>;
L_0x27f0e40 .functor MUXZ 32, L_0x27f0780, L_0x27f06e0, L_0x27f00b0, C4<>;
L_0x27f1110 .concat [ 32 32 0 0], L_0x27f0460, L_0x27f0e40;
S_0x27ca6b0 .scope module, "imul" "imuldiv_IntMulIterative" 5 64, 7 8 0, S_0x2774680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "mulreq_msg_a";
    .port_info 3 /INPUT 32 "mulreq_msg_b";
    .port_info 4 /INPUT 1 "mulreq_val";
    .port_info 5 /OUTPUT 1 "mulreq_rdy";
    .port_info 6 /OUTPUT 64 "mulresp_msg_result";
    .port_info 7 /OUTPUT 1 "mulresp_val";
    .port_info 8 /INPUT 1 "mulresp_rdy";
v0x27d25e0_0 .net "a_mux_sel", 0 0, L_0x27ec220;  1 drivers
v0x27d26a0_0 .net "add_mux_sel", 0 0, L_0x27ec490;  1 drivers
v0x27d27b0_0 .net "b_lsb", 0 0, L_0x27ea1d0;  1 drivers
v0x27d28a0_0 .net "b_mux_sel", 0 0, L_0x27ec300;  1 drivers
v0x27d2990_0 .net "clk", 0 0, v0x27d53d0_0;  alias, 1 drivers
v0x27d2a80_0 .net "cntr_mux_sel", 0 0, L_0x27ec180;  1 drivers
v0x27d2b70_0 .net "counter", 4 0, L_0x27e8260;  1 drivers
v0x27d2c60_0 .net "mulreq_msg_a", 31 0, v0x27d5b10_0;  alias, 1 drivers
v0x27d2d00_0 .net "mulreq_msg_b", 31 0, v0x27d5bb0_0;  alias, 1 drivers
v0x27d2dc0_0 .net "mulreq_rdy", 0 0, L_0x27ebe40;  alias, 1 drivers
v0x27d2e60_0 .net "mulreq_val", 0 0, L_0x27d7290;  alias, 1 drivers
v0x27d2f00_0 .net "mulresp_msg_result", 63 0, L_0x27eb8d0;  alias, 1 drivers
v0x27d2fa0_0 .net "mulresp_rdy", 0 0, L_0x146f4f3d7018;  alias, 1 drivers
v0x27d3040_0 .net "mulresp_val", 0 0, L_0x27ebee0;  alias, 1 drivers
v0x27d30e0_0 .net "reset", 0 0, v0x27d57e0_0;  alias, 1 drivers
v0x27d3180_0 .net "result_en", 0 0, L_0x27ec020;  1 drivers
v0x27d3220_0 .net "result_mux_sel", 0 0, L_0x27ec3a0;  1 drivers
v0x27d3310_0 .net "sign", 0 0, v0x27d2030_0;  1 drivers
v0x27d3400_0 .net "sign_en", 0 0, L_0x27ebf80;  1 drivers
v0x27d34f0_0 .net "sign_mux_sel", 0 0, L_0x27ec500;  1 drivers
S_0x27ca900 .scope module, "ctrl" "imuldiv_IntMulIterativeCtrl" 7 55, 7 239 0, S_0x27ca6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "mulreq_val";
    .port_info 3 /OUTPUT 1 "mulreq_rdy";
    .port_info 4 /OUTPUT 1 "mulresp_val";
    .port_info 5 /INPUT 1 "mulresp_rdy";
    .port_info 6 /INPUT 5 "counter";
    .port_info 7 /INPUT 1 "sign";
    .port_info 8 /INPUT 1 "b_lsb";
    .port_info 9 /OUTPUT 1 "sign_en";
    .port_info 10 /OUTPUT 1 "result_en";
    .port_info 11 /OUTPUT 1 "cntr_mux_sel";
    .port_info 12 /OUTPUT 1 "a_mux_sel";
    .port_info 13 /OUTPUT 1 "b_mux_sel";
    .port_info 14 /OUTPUT 1 "result_mux_sel";
    .port_info 15 /OUTPUT 1 "add_mux_sel";
    .port_info 16 /OUTPUT 1 "sign_mux_sel";
P_0x27caae0 .param/l "STATE_CALC" 1 7 277, C4<01>;
P_0x27cab20 .param/l "STATE_IDLE" 1 7 276, C4<00>;
P_0x27cab60 .param/l "STATE_SIGN" 1 7 278, C4<10>;
P_0x27caba0 .param/l "cs_size" 1 7 341, +C4<00000000000000000000000000001000>;
P_0x27cabe0 .param/l "n" 1 7 330, C4<0>;
P_0x27cac20 .param/l "op_load" 1 7 334, C4<0>;
P_0x27cac60 .param/l "op_next" 1 7 335, C4<1>;
P_0x27caca0 .param/l "op_x" 1 7 333, C4<x>;
P_0x27cace0 .param/l "y" 1 7 331, C4<1>;
L_0x27ec490 .functor BUFZ 1, L_0x27ea1d0, C4<0>, C4<0>, C4<0>;
L_0x27ec500 .functor BUFZ 1, v0x27d2030_0, C4<0>, C4<0>, C4<0>;
L_0x27ec600 .functor AND 1, L_0x27d7290, L_0x27ebe40, C4<1>, C4<1>;
L_0x27ec700 .functor AND 1, L_0x27ebee0, L_0x146f4f3d7018, C4<1>, C4<1>;
L_0x146f4f3d79a8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x27cb1f0_0 .net/2u *"_ivl_24", 4 0, L_0x146f4f3d79a8;  1 drivers
v0x27cb2f0_0 .net "a_mux_sel", 0 0, L_0x27ec220;  alias, 1 drivers
v0x27cb3b0_0 .net "add_mux_sel", 0 0, L_0x27ec490;  alias, 1 drivers
v0x27cb450_0 .net "b_lsb", 0 0, L_0x27ea1d0;  alias, 1 drivers
v0x27cb510_0 .net "b_mux_sel", 0 0, L_0x27ec300;  alias, 1 drivers
v0x27cb620_0 .net "clk", 0 0, v0x27d53d0_0;  alias, 1 drivers
v0x27cb6c0_0 .net "cntr_mux_sel", 0 0, L_0x27ec180;  alias, 1 drivers
v0x27cb780_0 .net "counter", 4 0, L_0x27e8260;  alias, 1 drivers
v0x27cb860_0 .var "cs", 7 0;
v0x27cb940_0 .net "is_calc_done", 0 0, L_0x27ec8b0;  1 drivers
v0x27cba00_0 .net "mulreq_go", 0 0, L_0x27ec600;  1 drivers
v0x27cbac0_0 .net "mulreq_rdy", 0 0, L_0x27ebe40;  alias, 1 drivers
v0x27cbb80_0 .net "mulreq_val", 0 0, L_0x27d7290;  alias, 1 drivers
v0x27cbc40_0 .net "mulresp_go", 0 0, L_0x27ec700;  1 drivers
v0x27cbd00_0 .net "mulresp_rdy", 0 0, L_0x146f4f3d7018;  alias, 1 drivers
v0x27cbda0_0 .net "mulresp_val", 0 0, L_0x27ebee0;  alias, 1 drivers
v0x27cbe60_0 .net "reset", 0 0, v0x27d57e0_0;  alias, 1 drivers
v0x27cbf00_0 .net "result_en", 0 0, L_0x27ec020;  alias, 1 drivers
v0x27cbfc0_0 .net "result_mux_sel", 0 0, L_0x27ec3a0;  alias, 1 drivers
v0x27cc080_0 .net "sign", 0 0, v0x27d2030_0;  alias, 1 drivers
v0x27cc140_0 .net "sign_en", 0 0, L_0x27ebf80;  alias, 1 drivers
v0x27cc200_0 .net "sign_mux_sel", 0 0, L_0x27ec500;  alias, 1 drivers
v0x27cc2c0_0 .var "state_next", 1 0;
v0x27cc3a0_0 .var "state_reg", 1 0;
E_0x27cb120 .event edge, v0x27cc3a0_0;
E_0x27cb180 .event edge, v0x27cc3a0_0, v0x27cba00_0, v0x27cb940_0, v0x27cbc40_0;
L_0x27ebe40 .part v0x27cb860_0, 7, 1;
L_0x27ebee0 .part v0x27cb860_0, 6, 1;
L_0x27ebf80 .part v0x27cb860_0, 5, 1;
L_0x27ec020 .part v0x27cb860_0, 4, 1;
L_0x27ec180 .part v0x27cb860_0, 3, 1;
L_0x27ec220 .part v0x27cb860_0, 2, 1;
L_0x27ec300 .part v0x27cb860_0, 1, 1;
L_0x27ec3a0 .part v0x27cb860_0, 0, 1;
L_0x27ec8b0 .cmp/eq 5, L_0x27e8260, L_0x146f4f3d79a8;
S_0x27cc6a0 .scope module, "dpath" "imuldiv_IntMulIterativeDpath" 7 35, 7 82 0, S_0x27ca6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "mulreq_msg_a";
    .port_info 3 /INPUT 32 "mulreq_msg_b";
    .port_info 4 /OUTPUT 64 "mulresp_msg_result";
    .port_info 5 /OUTPUT 5 "counter";
    .port_info 6 /OUTPUT 1 "sign";
    .port_info 7 /OUTPUT 1 "b_lsb";
    .port_info 8 /INPUT 1 "sign_en";
    .port_info 9 /INPUT 1 "result_en";
    .port_info 10 /INPUT 1 "cntr_mux_sel";
    .port_info 11 /INPUT 1 "a_mux_sel";
    .port_info 12 /INPUT 1 "b_mux_sel";
    .port_info 13 /INPUT 1 "result_mux_sel";
    .port_info 14 /INPUT 1 "add_mux_sel";
    .port_info 15 /INPUT 1 "sign_mux_sel";
P_0x27cc8a0 .param/l "add_next" 1 7 121, C4<1>;
P_0x27cc8e0 .param/l "add_old" 1 7 120, C4<0>;
P_0x27cc920 .param/l "add_x" 1 7 119, C4<x>;
P_0x27cc960 .param/l "op_load" 1 7 116, C4<0>;
P_0x27cc9a0 .param/l "op_next" 1 7 117, C4<1>;
P_0x27cc9e0 .param/l "op_x" 1 7 115, C4<x>;
P_0x27cca20 .param/l "sign_s" 1 7 125, C4<1>;
P_0x27cca60 .param/l "sign_u" 1 7 124, C4<0>;
P_0x27ccaa0 .param/l "sign_x" 1 7 123, C4<x>;
L_0x146f4f3d71c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x27e7ed0 .functor XNOR 1, L_0x27ec180, L_0x146f4f3d71c8, C4<0>, C4<0>;
L_0x146f4f3d7258 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x27e8020 .functor XNOR 1, L_0x27ec180, L_0x146f4f3d7258, C4<0>, C4<0>;
L_0x27e8260 .functor BUFZ 5, v0x27d1620_0, C4<00000>, C4<00000>, C4<00000>;
L_0x27e89b0 .functor XOR 1, L_0x27e8830, L_0x27e8910, C4<0>, C4<0>;
L_0x27e8c50 .functor NOT 32, v0x27d5b10_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x27e8eb0 .functor NOT 32, v0x27d5bb0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x146f4f3d7408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x27e9360 .functor XNOR 1, L_0x27ec220, L_0x146f4f3d7408, C4<0>, C4<0>;
L_0x146f4f3d7498 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x27e9470 .functor XNOR 1, L_0x27ec220, L_0x146f4f3d7498, C4<0>, C4<0>;
L_0x146f4f3d7528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x27e9cf0 .functor XNOR 1, L_0x27ec300, L_0x146f4f3d7528, C4<0>, C4<0>;
L_0x146f4f3d7570 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x27e9e10 .functor XNOR 1, L_0x27ec300, L_0x146f4f3d7570, C4<0>, C4<0>;
L_0x146f4f3d7690 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x27ea8c0 .functor XNOR 1, L_0x27ec490, L_0x146f4f3d7690, C4<0>, C4<0>;
L_0x146f4f3d76d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x27eab10 .functor XNOR 1, L_0x27ec490, L_0x146f4f3d76d8, C4<0>, C4<0>;
L_0x146f4f3d7768 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x27eaf80 .functor XNOR 1, L_0x27ec3a0, L_0x146f4f3d7768, C4<0>, C4<0>;
L_0x146f4f3d77f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x27eaaa0 .functor XNOR 1, L_0x27ec3a0, L_0x146f4f3d77f8, C4<0>, C4<0>;
L_0x146f4f3d7888 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x27eb4d0 .functor XNOR 1, L_0x27ec500, L_0x146f4f3d7888, C4<0>, C4<0>;
L_0x146f4f3d78d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x27eb620 .functor XNOR 1, L_0x27ec500, L_0x146f4f3d78d0, C4<0>, C4<0>;
L_0x27eb720 .functor NOT 64, v0x27d1c90_0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
L_0x27eb8d0 .functor BUFZ 64, L_0x27ebc70, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
v0x27cd070_0 .net/2u *"_ivl_0", 0 0, L_0x146f4f3d71c8;  1 drivers
v0x27cd150_0 .net *"_ivl_10", 5 0, L_0x27e8120;  1 drivers
L_0x146f4f3d7648 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x27cd230_0 .net *"_ivl_100", 0 0, L_0x146f4f3d7648;  1 drivers
v0x27cd2f0_0 .net/2u *"_ivl_104", 0 0, L_0x146f4f3d7690;  1 drivers
v0x27cd3d0_0 .net *"_ivl_106", 0 0, L_0x27ea8c0;  1 drivers
v0x27cd4e0_0 .net/2u *"_ivl_108", 0 0, L_0x146f4f3d76d8;  1 drivers
v0x27cd5c0_0 .net *"_ivl_110", 0 0, L_0x27eab10;  1 drivers
L_0x146f4f3d7720 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x27cd680_0 .net *"_ivl_112", 63 0, L_0x146f4f3d7720;  1 drivers
v0x27cd760_0 .net *"_ivl_114", 63 0, L_0x27eab80;  1 drivers
v0x27cd840_0 .net/2u *"_ivl_118", 0 0, L_0x146f4f3d7768;  1 drivers
v0x27cd920_0 .net *"_ivl_120", 0 0, L_0x27eaf80;  1 drivers
L_0x146f4f3d77b0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x27cd9e0_0 .net/2u *"_ivl_122", 63 0, L_0x146f4f3d77b0;  1 drivers
v0x27cdac0_0 .net/2u *"_ivl_124", 0 0, L_0x146f4f3d77f8;  1 drivers
v0x27cdba0_0 .net *"_ivl_126", 0 0, L_0x27eaaa0;  1 drivers
L_0x146f4f3d7840 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x27cdc60_0 .net *"_ivl_128", 63 0, L_0x146f4f3d7840;  1 drivers
L_0x146f4f3d72a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x27cdd40_0 .net *"_ivl_13", 0 0, L_0x146f4f3d72a0;  1 drivers
v0x27cde20_0 .net *"_ivl_130", 63 0, L_0x27eb0c0;  1 drivers
v0x27ce010_0 .net/2u *"_ivl_134", 0 0, L_0x146f4f3d7888;  1 drivers
v0x27ce0f0_0 .net *"_ivl_136", 0 0, L_0x27eb4d0;  1 drivers
v0x27ce1b0_0 .net/2u *"_ivl_138", 0 0, L_0x146f4f3d78d0;  1 drivers
L_0x146f4f3d72e8 .functor BUFT 1, C4<000001>, C4<0>, C4<0>, C4<0>;
v0x27ce290_0 .net/2u *"_ivl_14", 5 0, L_0x146f4f3d72e8;  1 drivers
v0x27ce370_0 .net *"_ivl_140", 0 0, L_0x27eb620;  1 drivers
v0x27ce430_0 .net *"_ivl_142", 63 0, L_0x27eb720;  1 drivers
L_0x146f4f3d7918 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x27ce510_0 .net/2u *"_ivl_144", 63 0, L_0x146f4f3d7918;  1 drivers
v0x27ce5f0_0 .net *"_ivl_146", 63 0, L_0x27eb830;  1 drivers
L_0x146f4f3d7960 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x27ce6d0_0 .net *"_ivl_148", 63 0, L_0x146f4f3d7960;  1 drivers
v0x27ce7b0_0 .net *"_ivl_150", 63 0, L_0x27eb9e0;  1 drivers
v0x27ce890_0 .net *"_ivl_16", 5 0, L_0x27e81c0;  1 drivers
L_0x146f4f3d7330 .functor BUFT 1, C4<0xxxxx>, C4<0>, C4<0>, C4<0>;
v0x27ce970_0 .net *"_ivl_18", 5 0, L_0x146f4f3d7330;  1 drivers
v0x27cea50_0 .net *"_ivl_2", 0 0, L_0x27e7ed0;  1 drivers
v0x27ceb10_0 .net *"_ivl_20", 5 0, L_0x27e83a0;  1 drivers
v0x27cebf0_0 .net *"_ivl_22", 5 0, L_0x27e8530;  1 drivers
v0x27cecd0_0 .net *"_ivl_29", 0 0, L_0x27e8830;  1 drivers
v0x27cedb0_0 .net *"_ivl_31", 0 0, L_0x27e8910;  1 drivers
v0x27cee90_0 .net *"_ivl_37", 0 0, L_0x27e8b60;  1 drivers
v0x27cef70_0 .net *"_ivl_38", 31 0, L_0x27e8c50;  1 drivers
L_0x146f4f3d7210 .functor BUFT 1, C4<011111>, C4<0>, C4<0>, C4<0>;
v0x27cf050_0 .net/2u *"_ivl_4", 5 0, L_0x146f4f3d7210;  1 drivers
L_0x146f4f3d7378 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x27cf130_0 .net/2u *"_ivl_40", 31 0, L_0x146f4f3d7378;  1 drivers
v0x27cf210_0 .net *"_ivl_42", 31 0, L_0x27e8e10;  1 drivers
v0x27cf2f0_0 .net *"_ivl_47", 0 0, L_0x27e9110;  1 drivers
v0x27cf3d0_0 .net *"_ivl_48", 31 0, L_0x27e8eb0;  1 drivers
L_0x146f4f3d73c0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x27cf4b0_0 .net/2u *"_ivl_50", 31 0, L_0x146f4f3d73c0;  1 drivers
v0x27cf590_0 .net *"_ivl_52", 31 0, L_0x27e92c0;  1 drivers
v0x27cf670_0 .net/2u *"_ivl_56", 0 0, L_0x146f4f3d7408;  1 drivers
v0x27cf750_0 .net *"_ivl_58", 0 0, L_0x27e9360;  1 drivers
v0x27cf810_0 .net/2u *"_ivl_6", 0 0, L_0x146f4f3d7258;  1 drivers
L_0x146f4f3d7450 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x27cf8f0_0 .net/2u *"_ivl_60", 31 0, L_0x146f4f3d7450;  1 drivers
v0x27cf9d0_0 .net *"_ivl_62", 63 0, L_0x27e96c0;  1 drivers
v0x27cfab0_0 .net/2u *"_ivl_64", 0 0, L_0x146f4f3d7498;  1 drivers
v0x27cfb90_0 .net *"_ivl_66", 0 0, L_0x27e9470;  1 drivers
L_0x146f4f3d74e0 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x27cfc50_0 .net *"_ivl_68", 63 0, L_0x146f4f3d74e0;  1 drivers
v0x27cfd30_0 .net *"_ivl_70", 63 0, L_0x27e9990;  1 drivers
v0x27cfe10_0 .net/2u *"_ivl_74", 0 0, L_0x146f4f3d7528;  1 drivers
v0x27cfef0_0 .net *"_ivl_76", 0 0, L_0x27e9cf0;  1 drivers
v0x27cffb0_0 .net/2u *"_ivl_78", 0 0, L_0x146f4f3d7570;  1 drivers
v0x27d0090_0 .net *"_ivl_8", 0 0, L_0x27e8020;  1 drivers
v0x27d0150_0 .net *"_ivl_80", 0 0, L_0x27e9e10;  1 drivers
L_0x146f4f3d75b8 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x27d0210_0 .net *"_ivl_82", 31 0, L_0x146f4f3d75b8;  1 drivers
v0x27d02f0_0 .net *"_ivl_84", 31 0, L_0x27e9e80;  1 drivers
v0x27d03d0_0 .net *"_ivl_92", 62 0, L_0x27ea270;  1 drivers
L_0x146f4f3d7600 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x27d04b0_0 .net *"_ivl_94", 0 0, L_0x146f4f3d7600;  1 drivers
v0x27d0590_0 .net *"_ivl_98", 30 0, L_0x27ea4e0;  1 drivers
v0x27d0670_0 .net "a_mux_out", 63 0, L_0x27e9ad0;  1 drivers
v0x27d0750_0 .net "a_mux_sel", 0 0, L_0x27ec220;  alias, 1 drivers
v0x27d07f0_0 .var "a_reg", 63 0;
v0x27d0cc0_0 .net "a_shift_out", 63 0, L_0x27ea040;  1 drivers
v0x27d0da0_0 .net "add_mux_out", 63 0, L_0x27ead10;  1 drivers
v0x27d0e80_0 .net "add_mux_sel", 0 0, L_0x27ec490;  alias, 1 drivers
v0x27d0f20_0 .net "add_out", 63 0, L_0x27ea820;  1 drivers
v0x27d0fe0_0 .net "b_lsb", 0 0, L_0x27ea1d0;  alias, 1 drivers
v0x27d1080_0 .net "b_mux_out", 31 0, L_0x27e9fa0;  1 drivers
v0x27d1140_0 .net "b_mux_sel", 0 0, L_0x27ec300;  alias, 1 drivers
v0x27d11e0_0 .var "b_reg", 31 0;
v0x27d12a0_0 .net "b_shift_out", 31 0, L_0x27ea690;  1 drivers
v0x27d1380_0 .net "clk", 0 0, v0x27d53d0_0;  alias, 1 drivers
v0x27d1420_0 .net "cntr_mux_sel", 0 0, L_0x27ec180;  alias, 1 drivers
v0x27d14c0_0 .net "counter", 4 0, L_0x27e8260;  alias, 1 drivers
v0x27d1560_0 .net "counter_mux_out", 4 0, L_0x27e86f0;  1 drivers
v0x27d1620_0 .var "counter_reg", 4 0;
v0x27d1700_0 .net "mulreq_msg_a", 31 0, v0x27d5b10_0;  alias, 1 drivers
v0x27d17c0_0 .net "mulreq_msg_b", 31 0, v0x27d5bb0_0;  alias, 1 drivers
v0x27d1880_0 .net "mulresp_msg_result", 63 0, L_0x27eb8d0;  alias, 1 drivers
v0x27d1960_0 .net "reset", 0 0, v0x27d57e0_0;  alias, 1 drivers
v0x27d1a90_0 .net "result_en", 0 0, L_0x27ec020;  alias, 1 drivers
v0x27d1b30_0 .net "result_mux_out", 63 0, L_0x27eb250;  1 drivers
v0x27d1bf0_0 .net "result_mux_sel", 0 0, L_0x27ec3a0;  alias, 1 drivers
v0x27d1c90_0 .var "result_reg", 63 0;
v0x27d1d50_0 .net "sign", 0 0, v0x27d2030_0;  alias, 1 drivers
v0x27d1df0_0 .net "sign_en", 0 0, L_0x27ebf80;  alias, 1 drivers
v0x27d1ec0_0 .net "sign_mux_sel", 0 0, L_0x27ec500;  alias, 1 drivers
v0x27d1f90_0 .net "sign_next", 0 0, L_0x27e89b0;  1 drivers
v0x27d2030_0 .var "sign_reg", 0 0;
v0x27d20d0_0 .net "signed_result_mux_out", 63 0, L_0x27ebc70;  1 drivers
v0x27d2190_0 .net "unsigned_a", 31 0, L_0x27e8fc0;  1 drivers
v0x27d2270_0 .net "unsigned_b", 31 0, L_0x27e94e0;  1 drivers
L_0x27e8120 .concat [ 5 1 0 0], v0x27d1620_0, L_0x146f4f3d72a0;
L_0x27e81c0 .arith/sub 6, L_0x27e8120, L_0x146f4f3d72e8;
L_0x27e83a0 .functor MUXZ 6, L_0x146f4f3d7330, L_0x27e81c0, L_0x27e8020, C4<>;
L_0x27e8530 .functor MUXZ 6, L_0x27e83a0, L_0x146f4f3d7210, L_0x27e7ed0, C4<>;
L_0x27e86f0 .part L_0x27e8530, 0, 5;
L_0x27e8830 .part v0x27d5b10_0, 31, 1;
L_0x27e8910 .part v0x27d5bb0_0, 31, 1;
L_0x27e8b60 .part v0x27d5b10_0, 31, 1;
L_0x27e8e10 .arith/sum 32, L_0x27e8c50, L_0x146f4f3d7378;
L_0x27e8fc0 .functor MUXZ 32, v0x27d5b10_0, L_0x27e8e10, L_0x27e8b60, C4<>;
L_0x27e9110 .part v0x27d5bb0_0, 31, 1;
L_0x27e92c0 .arith/sum 32, L_0x27e8eb0, L_0x146f4f3d73c0;
L_0x27e94e0 .functor MUXZ 32, v0x27d5bb0_0, L_0x27e92c0, L_0x27e9110, C4<>;
L_0x27e96c0 .concat [ 32 32 0 0], L_0x27e8fc0, L_0x146f4f3d7450;
L_0x27e9990 .functor MUXZ 64, L_0x146f4f3d74e0, L_0x27ea040, L_0x27e9470, C4<>;
L_0x27e9ad0 .functor MUXZ 64, L_0x27e9990, L_0x27e96c0, L_0x27e9360, C4<>;
L_0x27e9e80 .functor MUXZ 32, L_0x146f4f3d75b8, L_0x27ea690, L_0x27e9e10, C4<>;
L_0x27e9fa0 .functor MUXZ 32, L_0x27e9e80, L_0x27e94e0, L_0x27e9cf0, C4<>;
L_0x27ea1d0 .part v0x27d11e0_0, 0, 1;
L_0x27ea270 .part v0x27d07f0_0, 0, 63;
L_0x27ea040 .concat [ 1 63 0 0], L_0x146f4f3d7600, L_0x27ea270;
L_0x27ea4e0 .part v0x27d11e0_0, 1, 31;
L_0x27ea690 .concat [ 31 1 0 0], L_0x27ea4e0, L_0x146f4f3d7648;
L_0x27ea820 .arith/sum 64, v0x27d1c90_0, v0x27d07f0_0;
L_0x27eab80 .functor MUXZ 64, L_0x146f4f3d7720, L_0x27ea820, L_0x27eab10, C4<>;
L_0x27ead10 .functor MUXZ 64, L_0x27eab80, v0x27d1c90_0, L_0x27ea8c0, C4<>;
L_0x27eb0c0 .functor MUXZ 64, L_0x146f4f3d7840, L_0x27ead10, L_0x27eaaa0, C4<>;
L_0x27eb250 .functor MUXZ 64, L_0x27eb0c0, L_0x146f4f3d77b0, L_0x27eaf80, C4<>;
L_0x27eb830 .arith/sum 64, L_0x27eb720, L_0x146f4f3d7918;
L_0x27eb9e0 .functor MUXZ 64, L_0x146f4f3d7960, L_0x27eb830, L_0x27eb620, C4<>;
L_0x27ebc70 .functor MUXZ 64, L_0x27eb9e0, v0x27d1c90_0, L_0x27eb4d0, C4<>;
    .scope S_0x277e280;
T_0 ;
    %wait E_0x27b2e10;
    %load/vec4 v0x27bf490_0;
    %pushi/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 1, 1, 1;
    %cmp/e;
    %jmp/0xz  T_0.0, 6;
    %vpi_call 2 115 "$sformat", v0x27bf2f0_0, "x            " {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x27bf3b0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %vpi_call 2 120 "$sformat", v0x27bf2f0_0, "undefined func" {0 0 0};
    %jmp T_0.5;
T_0.2 ;
    %vpi_call 2 118 "$sformat", v0x27bf2f0_0, "div   %d, %d", v0x27bf110_0, v0x27bf210_0 {0 0 0};
    %jmp T_0.5;
T_0.3 ;
    %vpi_call 2 119 "$sformat", v0x27bf2f0_0, "divu  %d, %d", v0x27bf110_0, v0x27bf210_0 {0 0 0};
    %jmp T_0.5;
T_0.5 ;
    %pop/vec4 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x277e280;
T_1 ;
    %wait E_0x2708440;
    %load/vec4 v0x27bf490_0;
    %pushi/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 1, 1, 1;
    %cmp/e;
    %jmp/0xz  T_1.0, 6;
    %vpi_call 2 132 "$sformat", v0x27bf570_0, "x " {0 0 0};
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x27bf3b0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %vpi_call 2 137 "$sformat", v0x27bf570_0, "??" {0 0 0};
    %jmp T_1.5;
T_1.2 ;
    %vpi_call 2 135 "$sformat", v0x27bf570_0, "/ " {0 0 0};
    %jmp T_1.5;
T_1.3 ;
    %vpi_call 2 136 "$sformat", v0x27bf570_0, "/u" {0 0 0};
    %jmp T_1.5;
T_1.5 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x2777d60;
T_2 ;
    %wait E_0x27b3040;
    %load/vec4 v0x27c0550_0;
    %pushi/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 7, 7, 3;
    %cmp/e;
    %jmp/0xz  T_2.0, 6;
    %vpi_call 3 124 "$sformat", v0x27c03b0_0, "x            " {0 0 0};
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x27c0470_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %vpi_call 3 132 "$sformat", v0x27c03b0_0, "undefined func" {0 0 0};
    %jmp T_2.8;
T_2.2 ;
    %vpi_call 3 127 "$sformat", v0x27c03b0_0, "mul  %d, %d", v0x27c01d0_0, v0x27c02d0_0 {0 0 0};
    %jmp T_2.8;
T_2.3 ;
    %vpi_call 3 128 "$sformat", v0x27c03b0_0, "div  %d, %d", v0x27c01d0_0, v0x27c02d0_0 {0 0 0};
    %jmp T_2.8;
T_2.4 ;
    %vpi_call 3 129 "$sformat", v0x27c03b0_0, "divu %d, %d", v0x27c01d0_0, v0x27c02d0_0 {0 0 0};
    %jmp T_2.8;
T_2.5 ;
    %vpi_call 3 130 "$sformat", v0x27c03b0_0, "rem  %d, %d", v0x27c01d0_0, v0x27c02d0_0 {0 0 0};
    %jmp T_2.8;
T_2.6 ;
    %vpi_call 3 131 "$sformat", v0x27c03b0_0, "remu %d, %d", v0x27c01d0_0, v0x27c02d0_0 {0 0 0};
    %jmp T_2.8;
T_2.8 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x2777d60;
T_3 ;
    %wait E_0x27b3000;
    %load/vec4 v0x27c0550_0;
    %pushi/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 7, 7, 3;
    %cmp/e;
    %jmp/0xz  T_3.0, 6;
    %vpi_call 3 144 "$sformat", v0x27c0680_0, "x " {0 0 0};
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x27c0470_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %vpi_call 3 152 "$sformat", v0x27c0680_0, "??" {0 0 0};
    %jmp T_3.8;
T_3.2 ;
    %vpi_call 3 147 "$sformat", v0x27c0680_0, "* " {0 0 0};
    %jmp T_3.8;
T_3.3 ;
    %vpi_call 3 148 "$sformat", v0x27c0680_0, "/ " {0 0 0};
    %jmp T_3.8;
T_3.4 ;
    %vpi_call 3 149 "$sformat", v0x27c0680_0, "/u" {0 0 0};
    %jmp T_3.8;
T_3.5 ;
    %vpi_call 3 150 "$sformat", v0x27c0680_0, "%% " {0 0 0};
    %jmp T_3.8;
T_3.6 ;
    %vpi_call 3 151 "$sformat", v0x27c0680_0, "%%u" {0 0 0};
    %jmp T_3.8;
T_3.8 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x27cc6a0;
T_4 ;
    %wait E_0x27c0f20;
    %load/vec4 v0x27d1df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x27d1f90_0;
    %assign/vec4 v0x27d2030_0, 0;
T_4.0 ;
    %load/vec4 v0x27d1a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x27d1b30_0;
    %assign/vec4 v0x27d1c90_0, 0;
T_4.2 ;
    %load/vec4 v0x27d1560_0;
    %assign/vec4 v0x27d1620_0, 0;
    %load/vec4 v0x27d0670_0;
    %assign/vec4 v0x27d07f0_0, 0;
    %load/vec4 v0x27d1080_0;
    %assign/vec4 v0x27d11e0_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0x27ca900;
T_5 ;
    %wait E_0x27c0f20;
    %load/vec4 v0x27cbe60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x27cc3a0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x27cc2c0_0;
    %assign/vec4 v0x27cc3a0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x27ca900;
T_6 ;
    %wait E_0x27cb180;
    %load/vec4 v0x27cc3a0_0;
    %store/vec4 v0x27cc2c0_0, 0, 2;
    %load/vec4 v0x27cc3a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %jmp T_6.3;
T_6.0 ;
    %load/vec4 v0x27cba00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x27cc2c0_0, 0, 2;
T_6.4 ;
    %jmp T_6.3;
T_6.1 ;
    %load/vec4 v0x27cb940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.6, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x27cc2c0_0, 0, 2;
T_6.6 ;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x27cbc40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.8, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x27cc2c0_0, 0, 2;
T_6.8 ;
    %jmp T_6.3;
T_6.3 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x27ca900;
T_7 ;
    %wait E_0x27cb120;
    %load/vec4 v0x27cc3a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %jmp T_7.3;
T_7.0 ;
    %pushi/vec4 176, 0, 8;
    %store/vec4 v0x27cb860_0, 0, 8;
    %jmp T_7.3;
T_7.1 ;
    %pushi/vec4 31, 0, 8;
    %store/vec4 v0x27cb860_0, 0, 8;
    %jmp T_7.3;
T_7.2 ;
    %pushi/vec4 79, 15, 8;
    %store/vec4 v0x27cb860_0, 0, 8;
    %jmp T_7.3;
T_7.3 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x27c2d00;
T_8 ;
    %wait E_0x27c0f20;
    %load/vec4 v0x27c8a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x27c8120_0;
    %assign/vec4 v0x27c81c0_0, 0;
    %load/vec4 v0x27c86a0_0;
    %assign/vec4 v0x27c8740_0, 0;
T_8.0 ;
    %load/vec4 v0x27c7550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x27c75f0_0;
    %assign/vec4 v0x27c7780_0, 0;
T_8.2 ;
    %load/vec4 v0x27c7920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x27c79f0_0;
    %assign/vec4 v0x27c7ab0_0, 0;
T_8.4 ;
    %load/vec4 v0x27c7e00_0;
    %assign/vec4 v0x27c7ea0_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_0x27c0860;
T_9 ;
    %wait E_0x27c0f20;
    %load/vec4 v0x27c2680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x27c28e0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x27c2140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x27c1cc0_0;
    %assign/vec4 v0x27c2200_0, 0;
T_9.2 ;
    %load/vec4 v0x27c2800_0;
    %assign/vec4 v0x27c28e0_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x27c0860;
T_10 ;
    %wait E_0x27c0eb0;
    %load/vec4 v0x27c28e0_0;
    %store/vec4 v0x27c2800_0, 0, 2;
    %load/vec4 v0x27c28e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %jmp T_10.3;
T_10.0 ;
    %load/vec4 v0x27c1c00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x27c2800_0, 0, 2;
T_10.4 ;
    %jmp T_10.3;
T_10.1 ;
    %load/vec4 v0x27c22c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x27c2800_0, 0, 2;
T_10.6 ;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x27c1f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.8, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x27c2800_0, 0, 2;
T_10.8 ;
    %jmp T_10.3;
T_10.3 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x27c0860;
T_11 ;
    %wait E_0x27c0e50;
    %load/vec4 v0x27c28e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %jmp T_11.3;
T_11.0 ;
    %pushi/vec4 188, 0, 8;
    %store/vec4 v0x27c19a0_0, 0, 8;
    %jmp T_11.3;
T_11.1 ;
    %pushi/vec4 19, 0, 8;
    %store/vec4 v0x27c19a0_0, 0, 8;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 67, 3, 8;
    %store/vec4 v0x27c19a0_0, 0, 8;
    %jmp T_11.3;
T_11.3 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x2778110;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27d53d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27d5db0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27d57e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27d52f0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27d5490_0, 0, 32;
    %end;
    .thread T_12;
    .scope S_0x2778110;
T_13 ;
    %vpi_call 4 16 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call 4 17 "$dumpvars" {0 0 0};
    %end;
    .thread T_13;
    .scope S_0x2778110;
T_14 ;
    %delay 5, 0;
    %load/vec4 v0x27d53d0_0;
    %inv;
    %store/vec4 v0x27d53d0_0, 0, 1;
    %jmp T_14;
    .thread T_14;
    .scope S_0x2778110;
T_15 ;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27d57e0_0, 0, 1;
    %vpi_func 4 69 "$value$plusargs" 32, "op=%s", v0x27d5700_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %vpi_call 4 70 "$display", "No operation specified! {mul,div,divu,rem,remu}" {0 0 0};
    %vpi_call 4 70 "$finish" {0 0 0};
T_15.0 ;
    %load/vec4 v0x27d5700_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 7173484, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 6580598, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1684633205, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 7497069, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1919249781, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %vpi_call 4 82 "$display", "Illegal operation! {mul,div,divu,rem,remu}" {0 0 0};
    %vpi_call 4 83 "$finish" {0 0 0};
    %jmp T_15.8;
T_15.2 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x27d5c50_0, 0, 3;
    %jmp T_15.8;
T_15.3 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x27d5c50_0, 0, 3;
    %jmp T_15.8;
T_15.4 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x27d5c50_0, 0, 3;
    %jmp T_15.8;
T_15.5 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x27d5c50_0, 0, 3;
    %jmp T_15.8;
T_15.6 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x27d5c50_0, 0, 3;
    %jmp T_15.8;
T_15.8 ;
    %pop/vec4 1;
    %vpi_func 4 88 "$value$plusargs" 32, "a=%d", v0x27d5b10_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.9, 8;
    %vpi_call 4 89 "$display", "No operand A specified!" {0 0 0};
    %vpi_call 4 89 "$finish" {0 0 0};
T_15.9 ;
    %vpi_func 4 92 "$value$plusargs" 32, "b=%d", v0x27d5bb0_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.11, 8;
    %vpi_call 4 93 "$display", "No operand B specified!" {0 0 0};
    %vpi_call 4 93 "$finish" {0 0 0};
T_15.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27d5db0_0, 0, 1;
    %end;
    .thread T_15;
    .scope S_0x2778110;
T_16 ;
    %wait E_0x27c0f20;
    %load/vec4 v0x27d5530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27d52f0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x27d55f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x27d5c50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_16.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_16.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_16.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_16.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_16.8, 6;
    %jmp T_16.9;
T_16.4 ;
    %vpi_call 4 120 "$display", "%h * %h = %h", v0x27d5b10_0, v0x27d5bb0_0, v0x27d5880_0 {0 0 0};
    %jmp T_16.9;
T_16.5 ;
    %vpi_call 4 121 "$display", "%h / %h = %h", v0x27d5b10_0, v0x27d5bb0_0, &PV<v0x27d5880_0, 0, 32> {0 0 0};
    %jmp T_16.9;
T_16.6 ;
    %vpi_call 4 122 "$display", "%h /u %h = %h", v0x27d5b10_0, v0x27d5bb0_0, &PV<v0x27d5880_0, 0, 32> {0 0 0};
    %jmp T_16.9;
T_16.7 ;
    %vpi_call 4 123 "$display", "%h %% %h = %h", v0x27d5b10_0, v0x27d5bb0_0, &PV<v0x27d5880_0, 32, 32> {0 0 0};
    %jmp T_16.9;
T_16.8 ;
    %vpi_call 4 124 "$display", "%h %%u %h = %h", v0x27d5b10_0, v0x27d5bb0_0, &PV<v0x27d5880_0, 32, 32> {0 0 0};
    %jmp T_16.9;
T_16.9 ;
    %pop/vec4 1;
    %vpi_call 4 127 "$display", "Cycle Count = %d", v0x27d5490_0 {0 0 0};
    %vpi_call 4 129 "$finish" {0 0 0};
T_16.2 ;
T_16.1 ;
    %load/vec4 v0x27d5db0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27d5db0_0, 0;
T_16.10 ;
    %load/vec4 v0x27d5530_0;
    %flag_set/vec4 8;
    %jmp/1 T_16.14, 8;
    %load/vec4 v0x27d52f0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_16.14;
    %jmp/0xz  T_16.12, 8;
    %load/vec4 v0x27d5490_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x27d5490_0, 0;
T_16.12 ;
    %jmp T_16;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "../imuldiv/imuldiv-DivReqMsg.v";
    "../imuldiv/imuldiv-MulDivReqMsg.v";
    "../imuldiv/imuldiv-iterative-sim.v";
    "../imuldiv/imuldiv-IntMulDivIterative.v";
    "../imuldiv/imuldiv-IntDivIterative.v";
    "../imuldiv/imuldiv-IntMulIterative.v";
