==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2016.4
Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.

==============================================================

@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [HLS-10] Setting target device to 'xc7a100tcsg324-1'
@I [HLS-10] Analyzing design file 'matrixmul.cpp' ... 
@I [HLS-10] Validating synthesis directives ...
@W [HLS-40] Directive 'PIPELINE' cannot be applied: Function 'matmul' does not exist in any synthesis source file.
@W [HLS-40] Directive 'INTERFACE' cannot be applied: Function 'matmul' does not exist in any synthesis source file.
@I [HLS-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 326.352 ; gain = 12.586 ; free physical = 10765 ; free virtual = 15378
@I [HLS-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 326.352 ; gain = 12.586 ; free physical = 10765 ; free virtual = 15378
@I [HLS-10] Starting code transformations ...
@I [HLS-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 326.352 ; gain = 12.586 ; free physical = 10763 ; free virtual = 15377
@I [HLS-10] Checking synthesizability ...
@I [HLS-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 326.352 ; gain = 12.586 ; free physical = 10763 ; free virtual = 15377
@I [XFORM-502] Unrolling all sub-loops inside loop 'col' (matrixmul.cpp:63) in function 'matrixmul' for pipelining.
@I [XFORM-501] Unrolling loop 'Cache_Row' (matrixmul.cpp:71) in function 'matrixmul' completely.
@I [XFORM-501] Unrolling loop 'Cache_Col' (matrixmul.cpp:76) in function 'matrixmul' completely.
@I [XFORM-501] Unrolling loop 'Product' (matrixmul.cpp:81) in function 'matrixmul' completely.
@I [XFORM-102] Partitioning array 'a_row' (matrixmul.cpp:56) automatically.
@I [XFORM-102] Partitioning array 'b_copy' (matrixmul.cpp:57) in dimension 1 automatically.
@I [XFORM-102] Automatically partitioning small array 'b_copy.0' (matrixmul.cpp:57) completely based on array size.
@I [XFORM-102] Automatically partitioning small array 'b_copy.1' (matrixmul.cpp:57) completely based on array size.
@I [XFORM-102] Automatically partitioning small array 'b_copy.2' (matrixmul.cpp:57) completely based on array size.
@I [XFORM-102] Automatically partitioning small array 'b_copy.3' (matrixmul.cpp:57) completely based on array size.
@I [XFORM-101] Partitioning array 'a' (matrixmul.cpp:48) in dimension 1 with a block factor 2.
@I [XFORM-101] Partitioning array 'b_copy.0' (matrixmul.cpp:57) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'b_copy.1' (matrixmul.cpp:57) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'b_copy.2' (matrixmul.cpp:57) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'b_copy.3' (matrixmul.cpp:57) in dimension 1 completely.
@I [XFORM-401] Performing if-conversion on hyperblock from (matrixmul.cpp:63:35) to (matrixmul.cpp:63:29) in function 'matrixmul'... converting 25 basic blocks.
@I [XFORM-11] Balancing expressions in function 'matrixmul' (matrixmul.cpp:48)...3 expression(s) balanced.
@I [HLS-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 454.348 ; gain = 140.582 ; free physical = 10744 ; free virtual = 15357
@I [XFORM-541] Flattening a loop nest 'Loop-1' (matrixmul.cpp:62:15) in function 'matrixmul'.
@I [HLS-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 454.348 ; gain = 140.582 ; free physical = 10751 ; free virtual = 15365
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'matrixmul' ...
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Implementing module 'matrixmul' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'L_col'.
@W [SCHED-68] Unable to enforce a carried dependence constraint (II = 1, distance = 4, offset = 1)
   between 'store' operation (matrixmul.cpp:85) of variable 'tmp_12_3', matrixmul.cpp:82 on array 'a_1' and 'load' operation ('b_copy[2][3]', matrixmul.cpp:77) on array 'a_1'.
@W [SCHED-69] Unable to schedule 'load' operation ('b_copy[0][3]', matrixmul.cpp:77) on array 'a_0' due to limited memory ports.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 6, Depth: 15.
@I [SCHED-11] Finished scheduling.
@I [HLS-111]  Elapsed time: 4.13 seconds; current allocated memory: 58.325 MB.
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111]  Elapsed time: 0.06 seconds; current allocated memory: 59.218 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'matrixmul' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'matrixmul/a_0' to 'bram'.
@I [RTGEN-500] Setting interface mode on port 'matrixmul/a_1' to 'bram'.
@I [RTGEN-500] Setting interface mode on function 'matrixmul' to 'ap_ctrl_hs'.
@I [SYN-210] Renamed object name 'matrixmul_mux_42_32_1' to 'matrixmul_mux_42_bkb' due to the length limit 20
@I [SYN-210] Renamed object name 'matrixmul_mul_32s_32s_32_6' to 'matrixmul_mul_32scud' due to the length limit 20
@I [SYN-210] Renamed object name 'matrixmul_urem_4ns_4ns_4_8' to 'matrixmul_urem_4ndEe' due to the length limit 20
@W [RTGEN-101] Setting dangling out port 'matrixmul/a_0_WEN_A' to 0.
@W [RTGEN-101] Setting dangling out port 'matrixmul/a_0_Din_A' to 0.
@I [RTGEN-100] Generating core module 'matrixmul_mul_32scud': 4 instance(s).
@I [RTGEN-100] Generating core module 'matrixmul_mux_42_bkb': 4 instance(s).
@I [RTGEN-100] Generating core module 'matrixmul_urem_4ndEe': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'matrixmul'.
@I [HLS-111]  Elapsed time: 0.17 seconds; current allocated memory: 60.560 MB.
@I [RTMG-282] Generating pipelined core: 'matrixmul_mul_32scud_MulnS_0'
@I [RTMG-282] Generating pipelined core: 'matrixmul_urem_4ndEe_div'
@I [HLS-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 454.348 ; gain = 140.582 ; free physical = 10740 ; free virtual = 15356
@I [SYSC-301] Generating SystemC RTL for matrixmul.
@I [VHDL-304] Generating VHDL RTL for matrixmul.
@I [VLOG-307] Generating Verilog RTL for matrixmul.
@I [HLS-112] Total elapsed time: 5.08 seconds; peak allocated memory: 60.560 MB.
