
AVRASM ver. 2.1.30  D:\university\7term\micro_graderi\project\spi\slave\Debug\List\slave.asm Mon Jan 21 07:12:20 2019

D:\university\7term\micro_graderi\project\spi\slave\Debug\List\slave.asm(1088): warning: Register r5 already defined by the .DEF directive
D:\university\7term\micro_graderi\project\spi\slave\Debug\List\slave.asm(1089): warning: Register r4 already defined by the .DEF directive
D:\university\7term\micro_graderi\project\spi\slave\Debug\List\slave.asm(1090): warning: Register r7 already defined by the .DEF directive
                 
                 
                 ;CodeVisionAVR C Compiler V3.12 Advanced
                 ;(C) Copyright 1998-2014 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 
                 ;Build configuration    : Debug
                 ;Chip type              : ATmega32
                 ;Program type           : Application
                 ;Clock frequency        : 8.000000 MHz
                 ;Memory model           : Small
                 ;Optimize for           : Size
                 ;(s)printf features     : int, width
                 ;(s)scanf features      : int, width
                 ;External RAM size      : 0
                 ;Data Stack size        : 512 byte(s)
                 ;Heap size              : 0 byte(s)
                 ;Promote 'char' to 'int': Yes
                 ;'char' is unsigned     : Yes
                 ;8 bit enums            : Yes
                 ;Global 'const' stored in FLASH: Yes
                 ;Enhanced function parameter passing: Yes
                 ;Enhanced core instructions: On
                 ;Automatic register allocation for global variables: On
                 ;Smart register allocation: On
                 
                 	#define _MODEL_SMALL_
                 
                 	#pragma AVRPART ADMIN PART_NAME ATmega32
                 	#pragma AVRPART MEMORY PROG_FLASH 32768
                 	#pragma AVRPART MEMORY EEPROM 1024
                 	#pragma AVRPART MEMORY INT_SRAM SIZE 2048
                 	#pragma AVRPART MEMORY INT_SRAM START_ADDR 0x60
                 
                 	#define CALL_SUPPORTED 1
                 
                 	.LISTMAC
                 	.EQU UDRE=0x5
                 	.EQU RXC=0x7
                 	.EQU USR=0xB
                 	.EQU UDR=0xC
                 	.EQU SPSR=0xE
                 	.EQU SPDR=0xF
                 	.EQU EERE=0x0
                 	.EQU EEWE=0x1
                 	.EQU EEMWE=0x2
                 	.EQU EECR=0x1C
                 	.EQU EEDR=0x1D
                 	.EQU EEARL=0x1E
                 	.EQU EEARH=0x1F
                 	.EQU WDTCR=0x21
                 	.EQU MCUCR=0x35
                 	.EQU GICR=0x3B
                 	.EQU SPL=0x3D
                 	.EQU SPH=0x3E
                 	.EQU SREG=0x3F
                 
                 	.DEF R0X0=R0
                 	.DEF R0X1=R1
                 	.DEF R0X2=R2
                 	.DEF R0X3=R3
                 	.DEF R0X4=R4
                 	.DEF R0X5=R5
                 	.DEF R0X6=R6
                 	.DEF R0X7=R7
                 	.DEF R0X8=R8
                 	.DEF R0X9=R9
                 	.DEF R0XA=R10
                 	.DEF R0XB=R11
                 	.DEF R0XC=R12
                 	.DEF R0XD=R13
                 	.DEF R0XE=R14
                 	.DEF R0XF=R15
                 	.DEF R0X10=R16
                 	.DEF R0X11=R17
                 	.DEF R0X12=R18
                 	.DEF R0X13=R19
                 	.DEF R0X14=R20
                 	.DEF R0X15=R21
                 	.DEF R0X16=R22
                 	.DEF R0X17=R23
                 	.DEF R0X18=R24
                 	.DEF R0X19=R25
                 	.DEF R0X1A=R26
                 	.DEF R0X1B=R27
                 	.DEF R0X1C=R28
                 	.DEF R0X1D=R29
                 	.DEF R0X1E=R30
                 	.DEF R0X1F=R31
                 
                 	.EQU __SRAM_START=0x0060
                 	.EQU __SRAM_END=0x085F
                 	.EQU __DSTACK_SIZE=0x0200
                 	.EQU __HEAP_SIZE=0x0000
                 	.EQU __CLEAR_SRAM_SIZE=__SRAM_END-__SRAM_START+1
                 
                 	.MACRO __CPD1N
                 	CPI  R30,LOW(@0)
                 	LDI  R26,HIGH(@0)
                 	CPC  R31,R26
                 	LDI  R26,BYTE3(@0)
                 	CPC  R22,R26
                 	LDI  R26,BYTE4(@0)
                 	CPC  R23,R26
                 	.ENDM
                 
                 	.MACRO __CPD2N
                 	CPI  R26,LOW(@0)
                 	LDI  R30,HIGH(@0)
                 	CPC  R27,R30
                 	LDI  R30,BYTE3(@0)
                 	CPC  R24,R30
                 	LDI  R30,BYTE4(@0)
                 	CPC  R25,R30
                 	.ENDM
                 
                 	.MACRO __CPWRR
                 	CP   R@0,R@2
                 	CPC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __CPWRN
                 	CPI  R@0,LOW(@2)
                 	LDI  R30,HIGH(@2)
                 	CPC  R@1,R30
                 	.ENDM
                 
                 	.MACRO __ADDB1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDB2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	SBCI R31,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	SBCI R27,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	SBCI R22,BYTE3(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1N
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	SBCI R22,BYTE3(-@0)
                 	SBCI R23,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __ADDD2N
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	SBCI R24,BYTE3(-@0)
                 	SBCI R25,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __SUBD1N
                 	SUBI R30,LOW(@0)
                 	SBCI R31,HIGH(@0)
                 	SBCI R22,BYTE3(@0)
                 	SBCI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __SUBD2N
                 	SUBI R26,LOW(@0)
                 	SBCI R27,HIGH(@0)
                 	SBCI R24,BYTE3(@0)
                 	SBCI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDBMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ANDWMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ANDI R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ANDD1N
                 	ANDI R30,LOW(@0)
                 	ANDI R31,HIGH(@0)
                 	ANDI R22,BYTE3(@0)
                 	ANDI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDD2N
                 	ANDI R26,LOW(@0)
                 	ANDI R27,HIGH(@0)
                 	ANDI R24,BYTE3(@0)
                 	ANDI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORBMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ORWMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ORI  R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ORD1N
                 	ORI  R30,LOW(@0)
                 	ORI  R31,HIGH(@0)
                 	ORI  R22,BYTE3(@0)
                 	ORI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORD2N
                 	ORI  R26,LOW(@0)
                 	ORI  R27,HIGH(@0)
                 	ORI  R24,BYTE3(@0)
                 	ORI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __DELAY_USB
                 	LDI  R24,LOW(@0)
                 __DELAY_USB_LOOP:
                 	DEC  R24
                 	BRNE __DELAY_USB_LOOP
                 	.ENDM
                 
                 	.MACRO __DELAY_USW
                 	LDI  R24,LOW(@0)
                 	LDI  R25,HIGH(@0)
                 __DELAY_USW_LOOP:
                 	SBIW R24,1
                 	BRNE __DELAY_USW_LOOP
                 	.ENDM
                 
                 	.MACRO __GETD1S
                 	LDD  R30,Y+@0
                 	LDD  R31,Y+@0+1
                 	LDD  R22,Y+@0+2
                 	LDD  R23,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __GETD2S
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	LDD  R24,Y+@0+2
                 	LDD  R25,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __PUTD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R31
                 	STD  Y+@0+2,R22
                 	STD  Y+@0+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTD2S
                 	STD  Y+@0,R26
                 	STD  Y+@0+1,R27
                 	STD  Y+@0+2,R24
                 	STD  Y+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __PUTDZ2
                 	STD  Z+@0,R26
                 	STD  Z+@0+1,R27
                 	STD  Z+@0+2,R24
                 	STD  Z+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __CLRD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R30
                 	STD  Y+@0+2,R30
                 	STD  Y+@0+3,R30
                 	.ENDM
                 
                 	.MACRO __POINTB1MN
                 	LDI  R30,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW1MN
                 	LDI  R30,LOW(@0+(@1))
                 	LDI  R31,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1M
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __POINTW1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	LDI  R22,BYTE3(2*@0+(@1))
                 	LDI  R23,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTB2MN
                 	LDI  R26,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2MN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	LDI  R24,BYTE3(2*@0+(@1))
                 	LDI  R25,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTBRM
                 	LDI  R@0,LOW(@1)
                 	.ENDM
                 
                 	.MACRO __POINTWRM
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __POINTBRMN
                 	LDI  R@0,LOW(@1+(@2))
                 	.ENDM
                 
                 	.MACRO __POINTWRMN
                 	LDI  R@0,LOW(@2+(@3))
                 	LDI  R@1,HIGH(@2+(@3))
                 	.ENDM
                 
                 	.MACRO __POINTWRFN
                 	LDI  R@0,LOW(@2*2+(@3))
                 	LDI  R@1,HIGH(@2*2+(@3))
                 	.ENDM
                 
                 	.MACRO __GETD1N
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETD2N
                 	LDI  R26,LOW(@0)
                 	LDI  R27,HIGH(@0)
                 	LDI  R24,BYTE3(@0)
                 	LDI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETB1MN
                 	LDS  R30,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETB1HMN
                 	LDS  R31,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	LDS  R22,@0+(@1)+2
                 	LDS  R23,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __GETBRMN
                 	LDS  R@0,@1+(@2)
                 	.ENDM
                 
                 	.MACRO __GETWRMN
                 	LDS  R@0,@2+(@3)
                 	LDS  R@1,@2+(@3)+1
                 	.ENDM
                 
                 	.MACRO __GETWRZ
                 	LDD  R@0,Z+@2
                 	LDD  R@1,Z+@2+1
                 	.ENDM
                 
                 	.MACRO __GETD2Z
                 	LDD  R26,Z+@0
                 	LDD  R27,Z+@0+1
                 	LDD  R24,Z+@0+2
                 	LDD  R25,Z+@0+3
                 	.ENDM
                 
                 	.MACRO __GETB2MN
                 	LDS  R26,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	LDS  R24,@0+(@1)+2
                 	LDS  R25,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __PUTB1MN
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __PUTW1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	STS  @0+(@1)+2,R22
                 	STS  @0+(@1)+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTB1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRB
                 	.ENDM
                 
                 	.MACRO __PUTW1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRW
                 	.ENDM
                 
                 	.MACRO __PUTD1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRD
                 	.ENDM
                 
                 	.MACRO __PUTBR0MN
                 	STS  @0+(@1),R0
                 	.ENDM
                 
                 	.MACRO __PUTBMRN
                 	STS  @0+(@1),R@2
                 	.ENDM
                 
                 	.MACRO __PUTWMRN
                 	STS  @0+(@1),R@2
                 	STS  @0+(@1)+1,R@3
                 	.ENDM
                 
                 	.MACRO __PUTBZR
                 	STD  Z+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWZR
                 	STD  Z+@2,R@0
                 	STD  Z+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __GETW1R
                 	MOV  R30,R@0
                 	MOV  R31,R@1
                 	.ENDM
                 
                 	.MACRO __GETW2R
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	.ENDM
                 
                 	.MACRO __GETWRN
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __PUTW1R
                 	MOV  R@0,R30
                 	MOV  R@1,R31
                 	.ENDM
                 
                 	.MACRO __PUTW2R
                 	MOV  R@0,R26
                 	MOV  R@1,R27
                 	.ENDM
                 
                 	.MACRO __ADDWRN
                 	SUBI R@0,LOW(-@2)
                 	SBCI R@1,HIGH(-@2)
                 	.ENDM
                 
                 	.MACRO __ADDWRR
                 	ADD  R@0,R@2
                 	ADC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __SUBWRN
                 	SUBI R@0,LOW(@2)
                 	SBCI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __SUBWRR
                 	SUB  R@0,R@2
                 	SBC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ANDWRN
                 	ANDI R@0,LOW(@2)
                 	ANDI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ANDWRR
                 	AND  R@0,R@2
                 	AND  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ORWRN
                 	ORI  R@0,LOW(@2)
                 	ORI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ORWRR
                 	OR   R@0,R@2
                 	OR   R@1,R@3
                 	.ENDM
                 
                 	.MACRO __EORWRR
                 	EOR  R@0,R@2
                 	EOR  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __GETWRS
                 	LDD  R@0,Y+@2
                 	LDD  R@1,Y+@2+1
                 	.ENDM
                 
                 	.MACRO __PUTBSR
                 	STD  Y+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSR
                 	STD  Y+@2,R@0
                 	STD  Y+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __MOVEWRR
                 	MOV  R@0,R@2
                 	MOV  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __INWR
                 	IN   R@0,@2
                 	IN   R@1,@2+1
                 	.ENDM
                 
                 	.MACRO __OUTWR
                 	OUT  @2+1,R@1
                 	OUT  @2,R@0
                 	.ENDM
                 
                 	.MACRO __CALL1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	CALL __GETW1PF
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EN
                 	PUSH R26
                 	PUSH R27
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMRDW
                 	POP  R27
                 	POP  R26
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EX
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	CALL __EEPROMRDD
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __GETW1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __NBST
                 	BST  R@0,@1
                 	IN   R30,SREG
                 	LDI  R31,0x40
                 	EOR  R30,R31
                 	OUT  SREG,R30
                 	.ENDM
                 
                 
                 	.MACRO __PUTB1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	CALL __PUTDP1
                 	.ENDM
                 
                 
                 	.MACRO __GETB1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R30,Z
                 	.ENDM
                 
                 	.MACRO __GETB1HSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	.ENDM
                 
                 	.MACRO __GETW1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z+
                 	LD   R23,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __GETB2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R26,X
                 	.ENDM
                 
                 	.MACRO __GETW2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	.ENDM
                 
                 	.MACRO __GETD2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R1,X+
                 	LD   R24,X+
                 	LD   R25,X
                 	MOVW R26,R0
                 	.ENDM
                 
                 	.MACRO __GETBRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	LD   R@0,Z
                 	.ENDM
                 
                 	.MACRO __GETWRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	LD   R@0,Z+
                 	LD   R@1,Z
                 	.ENDM
                 
                 	.MACRO __GETBRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	LD   R@0,X
                 	.ENDM
                 
                 	.MACRO __GETWRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	LD   R@0,X+
                 	LD   R@1,X
                 	.ENDM
                 
                 	.MACRO __LSLW8SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	CLR  R30
                 	.ENDM
                 
                 	.MACRO __PUTB1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __CLRW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __CLRD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTB2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z,R26
                 	.ENDM
                 
                 	.MACRO __PUTW2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z,R27
                 	.ENDM
                 
                 	.MACRO __PUTD2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z+,R27
                 	ST   Z+,R24
                 	ST   Z,R25
                 	.ENDM
                 
                 	.MACRO __PUTBSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	ST   Z,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	ST   Z+,R@0
                 	ST   Z,R@1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __MULBRR
                 	MULS R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRRU
                 	MUL  R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRR0
                 	MULS R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBRRU0
                 	MUL  R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBNWRU
                 	LDI  R26,@2
                 	MUL  R26,R@0
                 	MOVW R30,R0
                 	MUL  R26,R@1
                 	ADD  R31,R0
                 	.ENDM
                 
                 ;NAME DEFINITIONS FOR GLOBAL VARIABLES ALLOCATED TO REGISTERS
                 	.DEF __lcd_x=R5
                 	.DEF __lcd_y=R4
                 	.DEF __lcd_maxx=R7
                 
                 	.CSEG
                 	.ORG 0x00
                 
                 ;START OF CODE MARKER
                 __START_OF_CODE:
                 
                 ;INTERRUPT VECTORS
000000 940c 003d 	JMP  __RESET
000002 940c 0000 	JMP  0x00
000004 940c 0000 	JMP  0x00
000006 940c 0000 	JMP  0x00
000008 940c 0000 	JMP  0x00
00000a 940c 0000 	JMP  0x00
00000c 940c 0000 	JMP  0x00
00000e 940c 0000 	JMP  0x00
000010 940c 0000 	JMP  0x00
000012 940c 0000 	JMP  0x00
000014 940c 0000 	JMP  0x00
000016 940c 0000 	JMP  0x00
000018 940c 0000 	JMP  0x00
00001a 940c 0000 	JMP  0x00
00001c 940c 0000 	JMP  0x00
00001e 940c 0000 	JMP  0x00
000020 940c 0000 	JMP  0x00
000022 940c 0000 	JMP  0x00
000024 940c 0000 	JMP  0x00
000026 940c 0000 	JMP  0x00
000028 940c 0000 	JMP  0x00
                 
                 _tbl10_G102:
00002a 2710
00002b 03e8
00002c 0064
00002d 000a      	.DB  0x10,0x27,0xE8,0x3,0x64,0x0,0xA,0x0
00002e 0001      	.DB  0x1,0x0
                 _tbl16_G102:
00002f 1000
000030 0100
000031 0010
000032 0001      	.DB  0x0,0x10,0x0,0x1,0x10,0x0,0x1,0x0
                 
                 _0x0:
000033 6c73
000034 7661
000035 3d65
000036 6425      	.DB  0x73,0x6C,0x61,0x76,0x65,0x3D,0x25,0x64
D:\university\7term\micro_graderi\project\spi\slave\Debug\List\slave.asm(1129): warning: .cseg .db misalignment - padding zero byte
000037 0000      	.DB  0x0
                 _0x2000003:
000038 c080      	.DB  0x80,0xC0
                 
                 __GLOBAL_INI_TBL:
000039 0002      	.DW  0x02
00003a 0260      	.DW  __base_y_G100
00003b 0070      	.DW  _0x2000003*2
                 
                 _0xFFFFFFFF:
00003c 0000      	.DW  0
                 
                 #define __GLOBAL_INI_TBL_PRESENT 1
                 
                 __RESET:
00003d 94f8      	CLI
00003e 27ee      	CLR  R30
00003f bbec      	OUT  EECR,R30
                 
                 ;INTERRUPT VECTORS ARE PLACED
                 ;AT THE START OF FLASH
000040 e0f1      	LDI  R31,1
000041 bffb      	OUT  GICR,R31
000042 bfeb      	OUT  GICR,R30
000043 bfe5      	OUT  MCUCR,R30
                 
                 ;CLEAR R2-R14
000044 e08d      	LDI  R24,(14-2)+1
000045 e0a2      	LDI  R26,2
000046 27bb      	CLR  R27
                 __CLEAR_REG:
000047 93ed      	ST   X+,R30
000048 958a      	DEC  R24
000049 f7e9      	BRNE __CLEAR_REG
                 
                 ;CLEAR SRAM
00004a e080      	LDI  R24,LOW(__CLEAR_SRAM_SIZE)
00004b e098      	LDI  R25,HIGH(__CLEAR_SRAM_SIZE)
00004c e6a0      	LDI  R26,__SRAM_START
                 __CLEAR_SRAM:
00004d 93ed      	ST   X+,R30
00004e 9701      	SBIW R24,1
00004f f7e9      	BRNE __CLEAR_SRAM
                 
                 ;GLOBAL VARIABLES INITIALIZATION
000050 e7e2      	LDI  R30,LOW(__GLOBAL_INI_TBL*2)
000051 e0f0      	LDI  R31,HIGH(__GLOBAL_INI_TBL*2)
                 __GLOBAL_INI_NEXT:
000052 9185      	LPM  R24,Z+
000053 9195      	LPM  R25,Z+
000054 9700      	SBIW R24,0
000055 f061      	BREQ __GLOBAL_INI_END
000056 91a5      	LPM  R26,Z+
000057 91b5      	LPM  R27,Z+
000058 9005      	LPM  R0,Z+
000059 9015      	LPM  R1,Z+
00005a 01bf      	MOVW R22,R30
00005b 01f0      	MOVW R30,R0
                 __GLOBAL_INI_LOOP:
00005c 9005      	LPM  R0,Z+
00005d 920d      	ST   X+,R0
00005e 9701      	SBIW R24,1
00005f f7e1      	BRNE __GLOBAL_INI_LOOP
000060 01fb      	MOVW R30,R22
000061 cff0      	RJMP __GLOBAL_INI_NEXT
                 __GLOBAL_INI_END:
                 
                 ;HARDWARE STACK POINTER INITIALIZATION
000062 e5ef      	LDI  R30,LOW(__SRAM_END-__HEAP_SIZE)
000063 bfed      	OUT  SPL,R30
000064 e0e8      	LDI  R30,HIGH(__SRAM_END-__HEAP_SIZE)
000065 bfee      	OUT  SPH,R30
                 
                 ;DATA STACK POINTER INITIALIZATION
000066 e6c0      	LDI  R28,LOW(__SRAM_START+__DSTACK_SIZE)
000067 e0d2      	LDI  R29,HIGH(__SRAM_START+__DSTACK_SIZE)
                 
000068 940c 0078 	JMP  _main
                 
                 	.ESEG
                 	.ORG 0
                 
                 	.DSEG
                 	.ORG 0x260
                 
                 	.CSEG
                 ;/*******************************************************
                 ;This program was created by the
                 ;CodeWizardAVR V3.12 Advanced
                 ;Automatic Program Generator
                 ;© Copyright 1998-2014 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 ;
                 ;Project :
                 ;Version :
                 ;Date    : 1/20/2019
                 ;Author  :
                 ;Company :
                 ;Comments:
                 ;
                 ;
                 ;Chip type               : ATmega32
                 ;Program type            : Application
                 ;AVR Core Clock frequency: 8.000000 MHz
                 ;Memory model            : Small
                 ;External RAM size       : 0
                 ;Data Stack size         : 512
                 ;*******************************************************/
                 ;
                 ;#include <mega32.h>
                 	#ifndef __SLEEP_DEFINED__
                 	#define __SLEEP_DEFINED__
                 	.EQU __se_bit=0x80
                 	.EQU __sm_mask=0x70
                 	.EQU __sm_powerdown=0x20
                 	.EQU __sm_powersave=0x30
                 	.EQU __sm_standby=0x60
                 	.EQU __sm_ext_standby=0x70
                 	.EQU __sm_adc_noise_red=0x10
                 	.SET power_ctrl_reg=mcucr
                 	#endif
                 ;
                 ;// Alphanumeric LCD functions
                 ;#include <alcd.h>
                 ;
                 ;// Declare your global variables here
                 ;#include <delay.h>
                 ;// SPI functions
                 ;#include <spi.h>
                 ;#include <stdio.h>
                 ; unsigned char spi_tranceiver (unsigned char data)
                 ; 0000 0023 {
                 
                 	.CSEG
                 _spi_tranceiver:
                 ; .FSTART _spi_tranceiver
                 ; 0000 0024     SPDR = data;                                  //Load data into buffer
00006a 93aa      	ST   -Y,R26
                 ;	data -> Y+0
00006b 81e8      	LD   R30,Y
00006c b9ef      	OUT  0xF,R30
                 ; 0000 0025     while(!(SPSR & (1<<SPIF) )){
                 _0x3:
00006d 9977      	SBIC 0xE,7
00006e c007      	RJMP _0x5
                 ; 0000 0026         PORTD.1=1;
00006f 9a91      	SBI  0x12,1
                 ; 0000 0027         delay_ms(100);
000070 e6a4      	LDI  R26,LOW(100)
000071 e0b0      	LDI  R27,0
000072 940e 0359 	CALL _delay_ms
                 ; 0000 0028         PORTD.1=0;
000074 9891      	CBI  0x12,1
                 ; 0000 0029     }                  //Wait until transmission complete
000075 cff7      	RJMP _0x3
                 _0x5:
                 ; 0000 002A     return(SPDR);                                 //Return received data
000076 b1ef      	IN   R30,0xF
000077 c0e4      	RJMP _0x20A0002
                 ; 0000 002B }
                 ; .FEND
                 ;void main(void)
                 ; 0000 002D {
                 _main:
                 ; .FSTART _main
                 ; 0000 002E unsigned char data_r,data_t;
                 ; 0000 002F char lcd_show[16];
                 ; 0000 0030 // Declare your local variables here
                 ; 0000 0031 
                 ; 0000 0032 // Input/Output Ports initialization
                 ; 0000 0033 // Port A initialization
                 ; 0000 0034 // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 0035 DDRA=(0<<DDA7) | (0<<DDA6) | (0<<DDA5) | (0<<DDA4) | (0<<DDA3) | (0<<DDA2) | (0<<DDA1) | (0<<DDA0);
000078 9760      	SBIW R28,16
                 ;	data_r -> R17
                 ;	data_t -> R16
                 ;	lcd_show -> Y+0
000079 e0e0      	LDI  R30,LOW(0)
00007a bbea      	OUT  0x1A,R30
                 ; 0000 0036 // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 0037 PORTA=(0<<PORTA7) | (0<<PORTA6) | (0<<PORTA5) | (0<<PORTA4) | (0<<PORTA3) | (0<<PORTA2) | (0<<PORTA1) | (0<<PORTA0);
00007b bbeb      	OUT  0x1B,R30
                 ; 0000 0038 
                 ; 0000 0039 // Port B initialization
                 ; 0000 003A // Function: Bit7=In Bit6=Out Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 003B DDRB=(0<<DDB7) | (1<<DDB6) | (0<<DDB5) | (0<<DDB4) | (0<<DDB3) | (0<<DDB2) | (0<<DDB1) | (0<<DDB0);
00007c e4e0      	LDI  R30,LOW(64)
00007d bbe7      	OUT  0x17,R30
                 ; 0000 003C // State: Bit7=T Bit6=0 Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 003D PORTB=(0<<PORTB7) | (0<<PORTB6) | (0<<PORTB5) | (0<<PORTB4) | (0<<PORTB3) | (0<<PORTB2) | (0<<PORTB1) | (0<<PORTB0);
00007e e0e0      	LDI  R30,LOW(0)
00007f bbe8      	OUT  0x18,R30
                 ; 0000 003E 
                 ; 0000 003F // Port C initialization
                 ; 0000 0040 // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 0041 DDRC=(0<<DDC7) | (0<<DDC6) | (0<<DDC5) | (0<<DDC4) | (0<<DDC3) | (0<<DDC2) | (0<<DDC1) | (0<<DDC0);
000080 bbe4      	OUT  0x14,R30
                 ; 0000 0042 // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 0043 PORTC=(0<<PORTC7) | (0<<PORTC6) | (0<<PORTC5) | (0<<PORTC4) | (0<<PORTC3) | (0<<PORTC2) | (0<<PORTC1) | (0<<PORTC0);
000081 bbe5      	OUT  0x15,R30
                 ; 0000 0044 
                 ; 0000 0045 // Port D initialization
                 ; 0000 0046 // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 0047 DDRD=(0<<DDD7) | (0<<DDD6) | (0<<DDD5) | (0<<DDD4) | (0<<DDD3) | (0<<DDD2) | (0<<DDD1) | (0<<DDD0);
000082 bbe1      	OUT  0x11,R30
                 ; 0000 0048 // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 0049 PORTD=(0<<PORTD7) | (0<<PORTD6) | (0<<PORTD5) | (0<<PORTD4) | (0<<PORTD3) | (0<<PORTD2) | (0<<PORTD1) | (0<<PORTD0);
000083 bbe2      	OUT  0x12,R30
                 ; 0000 004A 
                 ; 0000 004B // Timer/Counter 0 initialization
                 ; 0000 004C // Clock source: System Clock
                 ; 0000 004D // Clock value: Timer 0 Stopped
                 ; 0000 004E // Mode: Normal top=0xFF
                 ; 0000 004F // OC0 output: Disconnected
                 ; 0000 0050 TCCR0=(0<<WGM00) | (0<<COM01) | (0<<COM00) | (0<<WGM01) | (0<<CS02) | (0<<CS01) | (0<<CS00);
000084 bfe3      	OUT  0x33,R30
                 ; 0000 0051 TCNT0=0x00;
000085 bfe2      	OUT  0x32,R30
                 ; 0000 0052 OCR0=0x00;
000086 bfec      	OUT  0x3C,R30
                 ; 0000 0053 
                 ; 0000 0054 // Timer/Counter 1 initialization
                 ; 0000 0055 // Clock source: System Clock
                 ; 0000 0056 // Clock value: Timer1 Stopped
                 ; 0000 0057 // Mode: Normal top=0xFFFF
                 ; 0000 0058 // OC1A output: Disconnected
                 ; 0000 0059 // OC1B output: Disconnected
                 ; 0000 005A // Noise Canceler: Off
                 ; 0000 005B // Input Capture on Falling Edge
                 ; 0000 005C // Timer1 Overflow Interrupt: Off
                 ; 0000 005D // Input Capture Interrupt: Off
                 ; 0000 005E // Compare A Match Interrupt: Off
                 ; 0000 005F // Compare B Match Interrupt: Off
                 ; 0000 0060 TCCR1A=(0<<COM1A1) | (0<<COM1A0) | (0<<COM1B1) | (0<<COM1B0) | (0<<WGM11) | (0<<WGM10);
000087 bdef      	OUT  0x2F,R30
                 ; 0000 0061 TCCR1B=(0<<ICNC1) | (0<<ICES1) | (0<<WGM13) | (0<<WGM12) | (0<<CS12) | (0<<CS11) | (0<<CS10);
000088 bdee      	OUT  0x2E,R30
                 ; 0000 0062 TCNT1H=0x00;
000089 bded      	OUT  0x2D,R30
                 ; 0000 0063 TCNT1L=0x00;
00008a bdec      	OUT  0x2C,R30
                 ; 0000 0064 ICR1H=0x00;
00008b bde7      	OUT  0x27,R30
                 ; 0000 0065 ICR1L=0x00;
00008c bde6      	OUT  0x26,R30
                 ; 0000 0066 OCR1AH=0x00;
00008d bdeb      	OUT  0x2B,R30
                 ; 0000 0067 OCR1AL=0x00;
00008e bdea      	OUT  0x2A,R30
                 ; 0000 0068 OCR1BH=0x00;
00008f bde9      	OUT  0x29,R30
                 ; 0000 0069 OCR1BL=0x00;
000090 bde8      	OUT  0x28,R30
                 ; 0000 006A 
                 ; 0000 006B // Timer/Counter 2 initialization
                 ; 0000 006C // Clock source: System Clock
                 ; 0000 006D // Clock value: Timer2 Stopped
                 ; 0000 006E // Mode: Normal top=0xFF
                 ; 0000 006F // OC2 output: Disconnected
                 ; 0000 0070 ASSR=0<<AS2;
000091 bde2      	OUT  0x22,R30
                 ; 0000 0071 TCCR2=(0<<PWM2) | (0<<COM21) | (0<<COM20) | (0<<CTC2) | (0<<CS22) | (0<<CS21) | (0<<CS20);
000092 bde5      	OUT  0x25,R30
                 ; 0000 0072 TCNT2=0x00;
000093 bde4      	OUT  0x24,R30
                 ; 0000 0073 OCR2=0x00;
000094 bde3      	OUT  0x23,R30
                 ; 0000 0074 
                 ; 0000 0075 // Timer(s)/Counter(s) Interrupt(s) initialization
                 ; 0000 0076 TIMSK=(0<<OCIE2) | (0<<TOIE2) | (0<<TICIE1) | (0<<OCIE1A) | (0<<OCIE1B) | (0<<TOIE1) | (0<<OCIE0) | (0<<TOIE0);
000095 bfe9      	OUT  0x39,R30
                 ; 0000 0077 
                 ; 0000 0078 // External Interrupt(s) initialization
                 ; 0000 0079 // INT0: Off
                 ; 0000 007A // INT1: Off
                 ; 0000 007B // INT2: Off
                 ; 0000 007C MCUCR=(0<<ISC11) | (0<<ISC10) | (0<<ISC01) | (0<<ISC00);
000096 bfe5      	OUT  0x35,R30
                 ; 0000 007D MCUCSR=(0<<ISC2);
000097 bfe4      	OUT  0x34,R30
                 ; 0000 007E 
                 ; 0000 007F // USART initialization
                 ; 0000 0080 // USART disabled
                 ; 0000 0081 UCSRB=(0<<RXCIE) | (0<<TXCIE) | (0<<UDRIE) | (0<<RXEN) | (0<<TXEN) | (0<<UCSZ2) | (0<<RXB8) | (0<<TXB8);
000098 b9ea      	OUT  0xA,R30
                 ; 0000 0082 
                 ; 0000 0083 // Analog Comparator initialization
                 ; 0000 0084 // Analog Comparator: Off
                 ; 0000 0085 // The Analog Comparator's positive input is
                 ; 0000 0086 // connected to the AIN0 pin
                 ; 0000 0087 // The Analog Comparator's negative input is
                 ; 0000 0088 // connected to the AIN1 pin
                 ; 0000 0089 ACSR=(1<<ACD) | (0<<ACBG) | (0<<ACO) | (0<<ACI) | (0<<ACIE) | (0<<ACIC) | (0<<ACIS1) | (0<<ACIS0);
000099 e8e0      	LDI  R30,LOW(128)
00009a b9e8      	OUT  0x8,R30
                 ; 0000 008A SFIOR=(0<<ACME);
00009b e0e0      	LDI  R30,LOW(0)
00009c bfe0      	OUT  0x30,R30
                 ; 0000 008B 
                 ; 0000 008C // ADC initialization
                 ; 0000 008D // ADC disabled
                 ; 0000 008E ADCSRA=(0<<ADEN) | (0<<ADSC) | (0<<ADATE) | (0<<ADIF) | (0<<ADIE) | (0<<ADPS2) | (0<<ADPS1) | (0<<ADPS0);
00009d b9e6      	OUT  0x6,R30
                 ; 0000 008F 
                 ; 0000 0090 // SPI initialization
                 ; 0000 0091 // SPI Type: Slave
                 ; 0000 0092 // SPI Clock Rate: 2000.000 kHz
                 ; 0000 0093 // SPI Clock Phase: Cycle Start
                 ; 0000 0094 // SPI Clock Polarity: Low
                 ; 0000 0095 // SPI Data Order: MSB First
                 ; 0000 0096 SPCR=(0<<SPIE) | (1<<SPE) | (0<<DORD) | (0<<MSTR) | (0<<CPOL) | (0<<CPHA) | (0<<SPR1) | (0<<SPR0);
00009e e4e0      	LDI  R30,LOW(64)
00009f b9ed      	OUT  0xD,R30
                 ; 0000 0097 SPSR=(0<<SPI2X);
0000a0 e0e0      	LDI  R30,LOW(0)
0000a1 b9ee      	OUT  0xE,R30
                 ; 0000 0098 
                 ; 0000 0099 // TWI initialization
                 ; 0000 009A // TWI disabled
                 ; 0000 009B TWCR=(0<<TWEA) | (0<<TWSTA) | (0<<TWSTO) | (0<<TWEN) | (0<<TWIE);
0000a2 bfe6      	OUT  0x36,R30
                 ; 0000 009C 
                 ; 0000 009D // Alphanumeric LCD initialization
                 ; 0000 009E // Connections are specified in the
                 ; 0000 009F // Project|Configure|C Compiler|Libraries|Alphanumeric LCD menu:
                 ; 0000 00A0 // RS - PORTA Bit 0
                 ; 0000 00A1 // RD - PORTA Bit 1
                 ; 0000 00A2 // EN - PORTA Bit 2
                 ; 0000 00A3 // D4 - PORTA Bit 4
                 ; 0000 00A4 // D5 - PORTA Bit 5
                 ; 0000 00A5 // D6 - PORTA Bit 6
                 ; 0000 00A6 // D7 - PORTA Bit 7
                 ; 0000 00A7 // Characters/line: 16
                 ; 0000 00A8 lcd_init(16);
0000a3 e1a0      	LDI  R26,LOW(16)
0000a4 d08b      	RCALL _lcd_init
                 ; 0000 00A9 DDRD.0=1;
0000a5 9a88      	SBI  0x11,0
                 ; 0000 00AA DDRD.1=1;
0000a6 9a89      	SBI  0x11,1
                 ; 0000 00AB data_r=0;
0000a7 e010      	LDI  R17,LOW(0)
                 ; 0000 00AC data_t=22;
0000a8 e106      	LDI  R16,LOW(22)
                 ; 0000 00AD while (1)
                 _0xE:
                 ; 0000 00AE       {
                 ; 0000 00AF       delay_ms(200);
0000a9 eca8      	LDI  R26,LOW(200)
0000aa e0b0      	LDI  R27,0
0000ab 940e 0359 	CALL _delay_ms
                 ; 0000 00B0       data_r=0;
0000ad e010      	LDI  R17,LOW(0)
                 ; 0000 00B1       data_r = spi_tranceiver(data_t);
0000ae 2fa0      	MOV  R26,R16
0000af dfba      	RCALL _spi_tranceiver
0000b0 2f1e      	MOV  R17,R30
                 ; 0000 00B2       PORTD.0=1;
0000b1 9a90      	SBI  0x12,0
                 ; 0000 00B3       sprintf(lcd_show,"slave=%d",data_r);
0000b2 01fe      	MOVW R30,R28
0000b3 93fa      	ST   -Y,R31
0000b4 93ea      	ST   -Y,R30
                +
0000b5 e6e6     +LDI R30 , LOW ( 2 * _0x0 + ( 0 ) )
0000b6 e0f0     +LDI R31 , HIGH ( 2 * _0x0 + ( 0 ) )
                 	__POINTW1FN _0x0,0
0000b7 93fa      	ST   -Y,R31
0000b8 93ea      	ST   -Y,R30
0000b9 2fe1      	MOV  R30,R17
0000ba 27ff      	CLR  R31
0000bb 2766      	CLR  R22
0000bc 2777      	CLR  R23
0000bd 940e 0373 	CALL __PUTPARD1
0000bf e084      	LDI  R24,4
0000c0 940e 02d2 	CALL _sprintf
0000c2 9628      	ADIW R28,8
                 ; 0000 00B4       lcd_clear();
0000c3 d03a      	RCALL _lcd_clear
                 ; 0000 00B5       lcd_puts(lcd_show);
0000c4 01de      	MOVW R26,R28
0000c5 d059      	RCALL _lcd_puts
                 ; 0000 00B6       delay_ms(100);
0000c6 e6a4      	LDI  R26,LOW(100)
0000c7 e0b0      	LDI  R27,0
0000c8 940e 0359 	CALL _delay_ms
                 ; 0000 00B7       PORTD.0=0;
0000ca 9890      	CBI  0x12,0
                 ; 0000 00B8       delay_ms(200);
0000cb eca8      	LDI  R26,LOW(200)
0000cc e0b0      	LDI  R27,0
0000cd 940e 0359 	CALL _delay_ms
                 ; 0000 00B9       // Place your code here
                 ; 0000 00BA 
                 ; 0000 00BB       }
0000cf cfd9      	RJMP _0xE
                 ; 0000 00BC }
                 _0x15:
0000d0 cfff      	RJMP _0x15
                 ; .FEND
                 	#ifndef __SLEEP_DEFINED__
                 	#endif
                 
                 	.DSEG
                 
                 	.CSEG
                 __lcd_write_nibble_G100:
                 ; .FSTART __lcd_write_nibble_G100
0000d1 93aa      	ST   -Y,R26
0000d2 b3eb      	IN   R30,0x1B
0000d3 70ef      	ANDI R30,LOW(0xF)
0000d4 2fae      	MOV  R26,R30
0000d5 81e8      	LD   R30,Y
0000d6 7fe0      	ANDI R30,LOW(0xF0)
0000d7 2bea      	OR   R30,R26
0000d8 bbeb      	OUT  0x1B,R30
                +
0000d9 e08d     +LDI R24 , LOW ( 13 )
                +__DELAY_USB_LOOP :
0000da 958a     +DEC R24
0000db f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 13
0000dc 9ada      	SBI  0x1B,2
                +
0000dd e08d     +LDI R24 , LOW ( 13 )
                +__DELAY_USB_LOOP :
0000de 958a     +DEC R24
0000df f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 13
0000e0 98da      	CBI  0x1B,2
                +
0000e1 e08d     +LDI R24 , LOW ( 13 )
                +__DELAY_USB_LOOP :
0000e2 958a     +DEC R24
0000e3 f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 13
0000e4 c077      	RJMP _0x20A0002
                 ; .FEND
                 __lcd_write_data:
                 ; .FSTART __lcd_write_data
0000e5 93aa      	ST   -Y,R26
0000e6 81a8      	LD   R26,Y
0000e7 dfe9      	RCALL __lcd_write_nibble_G100
0000e8 81e8          ld    r30,y
0000e9 95e2          swap  r30
0000ea 83e8          st    y,r30
0000eb 81a8      	LD   R26,Y
0000ec dfe4      	RCALL __lcd_write_nibble_G100
                +
0000ed e885     +LDI R24 , LOW ( 133 )
                +__DELAY_USB_LOOP :
0000ee 958a     +DEC R24
0000ef f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 133
0000f0 c06b      	RJMP _0x20A0002
                 ; .FEND
                 _lcd_gotoxy:
                 ; .FSTART _lcd_gotoxy
0000f1 93aa      	ST   -Y,R26
0000f2 81e8      	LD   R30,Y
0000f3 e0f0      	LDI  R31,0
0000f4 5ae0      	SUBI R30,LOW(-__base_y_G100)
0000f5 4ffd      	SBCI R31,HIGH(-__base_y_G100)
0000f6 81e0      	LD   R30,Z
0000f7 81a9      	LDD  R26,Y+1
0000f8 0fae      	ADD  R26,R30
0000f9 dfeb      	RCALL __lcd_write_data
0000fa 8059      	LDD  R5,Y+1
0000fb 8048      	LDD  R4,Y+0
0000fc 9622      	ADIW R28,2
0000fd 9508      	RET
                 ; .FEND
                 _lcd_clear:
                 ; .FSTART _lcd_clear
0000fe e0a2      	LDI  R26,LOW(2)
0000ff 940e 031f 	CALL SUBOPT_0x0
000101 e0ac      	LDI  R26,LOW(12)
000102 dfe2      	RCALL __lcd_write_data
000103 e0a1      	LDI  R26,LOW(1)
000104 940e 031f 	CALL SUBOPT_0x0
000106 e0e0      	LDI  R30,LOW(0)
000107 2e4e      	MOV  R4,R30
000108 2e5e      	MOV  R5,R30
000109 9508      	RET
                 ; .FEND
                 _lcd_putchar:
                 ; .FSTART _lcd_putchar
00010a 93aa      	ST   -Y,R26
00010b 81a8      	LD   R26,Y
00010c 30aa      	CPI  R26,LOW(0xA)
00010d f011      	BREQ _0x2000005
00010e 1457      	CP   R5,R7
00010f f048      	BRLO _0x2000004
                 _0x2000005:
000110 e0e0      	LDI  R30,LOW(0)
000111 93ea      	ST   -Y,R30
000112 9443      	INC  R4
000113 2da4      	MOV  R26,R4
000114 dfdc      	RCALL _lcd_gotoxy
000115 81a8      	LD   R26,Y
000116 30aa      	CPI  R26,LOW(0xA)
000117 f409      	BRNE _0x2000007
000118 c043      	RJMP _0x20A0002
                 _0x2000007:
                 _0x2000004:
000119 9453      	INC  R5
00011a 9ad8      	SBI  0x1B,0
00011b 81a8      	LD   R26,Y
00011c dfc8      	RCALL __lcd_write_data
00011d 98d8      	CBI  0x1B,0
00011e c03d      	RJMP _0x20A0002
                 ; .FEND
                 _lcd_puts:
                 ; .FSTART _lcd_puts
00011f 93ba      	ST   -Y,R27
000120 93aa      	ST   -Y,R26
000121 931a      	ST   -Y,R17
                 _0x2000008:
000122 81a9      	LDD  R26,Y+1
000123 81ba      	LDD  R27,Y+1+1
000124 91ed      	LD   R30,X+
000125 83a9      	STD  Y+1,R26
000126 83ba      	STD  Y+1+1,R27
000127 2f1e      	MOV  R17,R30
000128 30e0      	CPI  R30,0
000129 f019      	BREQ _0x200000A
00012a 2fa1      	MOV  R26,R17
00012b dfde      	RCALL _lcd_putchar
00012c cff5      	RJMP _0x2000008
                 _0x200000A:
00012d 8118      	LDD  R17,Y+0
00012e 9623      	ADIW R28,3
00012f 9508      	RET
                 ; .FEND
                 _lcd_init:
                 ; .FSTART _lcd_init
000130 93aa      	ST   -Y,R26
000131 b3ea      	IN   R30,0x1A
000132 6fe0      	ORI  R30,LOW(0xF0)
000133 bbea      	OUT  0x1A,R30
000134 9ad2      	SBI  0x1A,2
000135 9ad0      	SBI  0x1A,0
000136 9ad1      	SBI  0x1A,1
000137 98da      	CBI  0x1B,2
000138 98d8      	CBI  0x1B,0
000139 98d9      	CBI  0x1B,1
00013a 8078      	LDD  R7,Y+0
00013b 81e8      	LD   R30,Y
00013c 58e0      	SUBI R30,-LOW(128)
                +
00013d 93e0 0262+STS __base_y_G100 + ( 2 ) , R30
                 	__PUTB1MN __base_y_G100,2
00013f 81e8      	LD   R30,Y
000140 54e0      	SUBI R30,-LOW(192)
                +
000141 93e0 0263+STS __base_y_G100 + ( 3 ) , R30
                 	__PUTB1MN __base_y_G100,3
000143 e1a4      	LDI  R26,LOW(20)
000144 e0b0      	LDI  R27,0
000145 940e 0359 	CALL _delay_ms
000147 940e 0325 	CALL SUBOPT_0x1
000149 940e 0325 	CALL SUBOPT_0x1
00014b 940e 0325 	CALL SUBOPT_0x1
00014d e2a0      	LDI  R26,LOW(32)
00014e df82      	RCALL __lcd_write_nibble_G100
                +
00014f ec88     +LDI R24 , LOW ( 200 )
000150 e090     +LDI R25 , HIGH ( 200 )
                +__DELAY_USW_LOOP :
000151 9701     +SBIW R24 , 1
000152 f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 200
000153 e2a8      	LDI  R26,LOW(40)
000154 df90      	RCALL __lcd_write_data
000155 e0a4      	LDI  R26,LOW(4)
000156 df8e      	RCALL __lcd_write_data
000157 e8a5      	LDI  R26,LOW(133)
000158 df8c      	RCALL __lcd_write_data
000159 e0a6      	LDI  R26,LOW(6)
00015a df8a      	RCALL __lcd_write_data
00015b dfa2      	RCALL _lcd_clear
                 _0x20A0002:
00015c 9621      	ADIW R28,1
00015d 9508      	RET
                 ; .FEND
                 	#ifndef __SLEEP_DEFINED__
                 	#endif
                 
                 	.CSEG
                 	#ifndef __SLEEP_DEFINED__
                 	#endif
                 
                 	.CSEG
                 _put_buff_G102:
                 ; .FSTART _put_buff_G102
00015e 93ba      	ST   -Y,R27
00015f 93aa      	ST   -Y,R26
000160 931a      	ST   -Y,R17
000161 930a      	ST   -Y,R16
000162 81aa      	LDD  R26,Y+2
000163 81bb      	LDD  R27,Y+2+1
000164 9612      	ADIW R26,2
000165 940e 036b 	CALL __GETW1P
000167 9730      	SBIW R30,0
000168 f159      	BREQ _0x2040010
000169 81aa      	LDD  R26,Y+2
00016a 81bb      	LDD  R27,Y+2+1
00016b 9614      	ADIW R26,4
00016c 940e 036b 	CALL __GETW1P
00016e 018f      	MOVW R16,R30
00016f 9730      	SBIW R30,0
000170 f061      	BREQ _0x2040012
                +
000171 3002     +CPI R16 , LOW ( 2 )
000172 e0e0     +LDI R30 , HIGH ( 2 )
000173 071e     +CPC R17 , R30
                 	__CPWRN 16,17,2
000174 f098      	BRLO _0x2040013
000175 01f8      	MOVW R30,R16
000176 9731      	SBIW R30,1
000177 018f      	MOVW R16,R30
                +
000178 81aa     +LDD R26 , Y + 2
000179 81bb     +LDD R27 , Y + 2 + 1
00017a 9614     +ADIW R26 , 4
00017b 93ed     +ST X + , R30
00017c 93fc     +ST X , R31
                 	__PUTW1SNS 2,4
                 _0x2040012:
00017d 81aa      	LDD  R26,Y+2
00017e 81bb      	LDD  R27,Y+2+1
00017f 9612      	ADIW R26,2
000180 91ed      	LD   R30,X+
000181 91fd      	LD   R31,X+
000182 9631      	ADIW R30,1
000183 93fe      	ST   -X,R31
000184 93ee      	ST   -X,R30
000185 9731      	SBIW R30,1
000186 81ac      	LDD  R26,Y+4
000187 83a0      	STD  Z+0,R26
                 _0x2040013:
000188 81aa      	LDD  R26,Y+2
000189 81bb      	LDD  R27,Y+2+1
00018a 940e 036b 	CALL __GETW1P
00018c 23ff      	TST  R31
00018d f02a      	BRMI _0x2040014
00018e 91ed      	LD   R30,X+
00018f 91fd      	LD   R31,X+
000190 9631      	ADIW R30,1
000191 93fe      	ST   -X,R31
000192 93ee      	ST   -X,R30
                 _0x2040014:
000193 c006      	RJMP _0x2040015
                 _0x2040010:
000194 81aa      	LDD  R26,Y+2
000195 81bb      	LDD  R27,Y+2+1
000196 efef      	LDI  R30,LOW(65535)
000197 efff      	LDI  R31,HIGH(65535)
000198 93ed      	ST   X+,R30
000199 93fc      	ST   X,R31
                 _0x2040015:
00019a 8119      	LDD  R17,Y+1
00019b 8108      	LDD  R16,Y+0
00019c 9625      	ADIW R28,5
00019d 9508      	RET
                 ; .FEND
                 __print_G102:
                 ; .FSTART __print_G102
00019e 93ba      	ST   -Y,R27
00019f 93aa      	ST   -Y,R26
0001a0 9726      	SBIW R28,6
0001a1 940e 0378 	CALL __SAVELOCR6
0001a3 e010      	LDI  R17,0
0001a4 85ac      	LDD  R26,Y+12
0001a5 85bd      	LDD  R27,Y+12+1
0001a6 e0e0      	LDI  R30,LOW(0)
0001a7 e0f0      	LDI  R31,HIGH(0)
0001a8 93ed      	ST   X+,R30
0001a9 93fc      	ST   X,R31
                 _0x2040016:
0001aa 89ea      	LDD  R30,Y+18
0001ab 89fb      	LDD  R31,Y+18+1
0001ac 9631      	ADIW R30,1
0001ad 8bea      	STD  Y+18,R30
0001ae 8bfb      	STD  Y+18+1,R31
0001af 9731      	SBIW R30,1
0001b0 91e4      	LPM  R30,Z
0001b1 2f2e      	MOV  R18,R30
0001b2 30e0      	CPI  R30,0
0001b3 f409      	BRNE PC+2
0001b4 c115      	RJMP _0x2040018
0001b5 2fe1      	MOV  R30,R17
0001b6 30e0      	CPI  R30,0
0001b7 f439      	BRNE _0x204001C
0001b8 3225      	CPI  R18,37
0001b9 f411      	BRNE _0x204001D
0001ba e011      	LDI  R17,LOW(1)
0001bb c002      	RJMP _0x204001E
                 _0x204001D:
0001bc 940e 032d 	CALL SUBOPT_0x2
                 _0x204001E:
0001be c10a      	RJMP _0x204001B
                 _0x204001C:
0001bf 30e1      	CPI  R30,LOW(0x1)
0001c0 f4a9      	BRNE _0x204001F
0001c1 3225      	CPI  R18,37
0001c2 f419      	BRNE _0x2040020
0001c3 940e 032d 	CALL SUBOPT_0x2
0001c5 c102      	RJMP _0x20400CC
                 _0x2040020:
0001c6 e012      	LDI  R17,LOW(2)
0001c7 e040      	LDI  R20,LOW(0)
0001c8 e000      	LDI  R16,LOW(0)
0001c9 322d      	CPI  R18,45
0001ca f411      	BRNE _0x2040021
0001cb e001      	LDI  R16,LOW(1)
0001cc c0fc      	RJMP _0x204001B
                 _0x2040021:
0001cd 322b      	CPI  R18,43
0001ce f411      	BRNE _0x2040022
0001cf e24b      	LDI  R20,LOW(43)
0001d0 c0f8      	RJMP _0x204001B
                 _0x2040022:
0001d1 3220      	CPI  R18,32
0001d2 f411      	BRNE _0x2040023
0001d3 e240      	LDI  R20,LOW(32)
0001d4 c0f4      	RJMP _0x204001B
                 _0x2040023:
0001d5 c002      	RJMP _0x2040024
                 _0x204001F:
0001d6 30e2      	CPI  R30,LOW(0x2)
0001d7 f439      	BRNE _0x2040025
                 _0x2040024:
0001d8 e050      	LDI  R21,LOW(0)
0001d9 e013      	LDI  R17,LOW(3)
0001da 3320      	CPI  R18,48
0001db f411      	BRNE _0x2040026
0001dc 6800      	ORI  R16,LOW(128)
0001dd c0eb      	RJMP _0x204001B
                 _0x2040026:
0001de c003      	RJMP _0x2040027
                 _0x2040025:
0001df 30e3      	CPI  R30,LOW(0x3)
0001e0 f009      	BREQ PC+2
0001e1 c0e7      	RJMP _0x204001B
                 _0x2040027:
0001e2 3320      	CPI  R18,48
0001e3 f010      	BRLO _0x204002A
0001e4 332a      	CPI  R18,58
0001e5 f008      	BRLO _0x204002B
                 _0x204002A:
0001e6 c007      	RJMP _0x2040029
                 _0x204002B:
0001e7 e0aa      	LDI  R26,LOW(10)
0001e8 9f5a      	MUL  R21,R26
0001e9 2d50      	MOV  R21,R0
0001ea 2fe2      	MOV  R30,R18
0001eb 53e0      	SUBI R30,LOW(48)
0001ec 0f5e      	ADD  R21,R30
0001ed c0db      	RJMP _0x204001B
                 _0x2040029:
0001ee 2fe2      	MOV  R30,R18
0001ef 36e3      	CPI  R30,LOW(0x63)
0001f0 f449      	BRNE _0x204002F
0001f1 940e 0334 	CALL SUBOPT_0x3
0001f3 89e8      	LDD  R30,Y+16
0001f4 89f9      	LDD  R31,Y+16+1
0001f5 81a4      	LDD  R26,Z+4
0001f6 93aa      	ST   -Y,R26
0001f7 940e 033a 	CALL SUBOPT_0x4
0001f9 c0ce      	RJMP _0x2040030
                 _0x204002F:
0001fa 37e3      	CPI  R30,LOW(0x73)
0001fb f441      	BRNE _0x2040032
0001fc 940e 0334 	CALL SUBOPT_0x3
0001fe 940e 0340 	CALL SUBOPT_0x5
000200 940e 0306 	CALL _strlen
000202 2f1e      	MOV  R17,R30
000203 c00a      	RJMP _0x2040033
                 _0x2040032:
000204 37e0      	CPI  R30,LOW(0x70)
000205 f461      	BRNE _0x2040035
000206 940e 0334 	CALL SUBOPT_0x3
000208 940e 0340 	CALL SUBOPT_0x5
00020a 940e 0312 	CALL _strlenf
00020c 2f1e      	MOV  R17,R30
00020d 6008      	ORI  R16,LOW(8)
                 _0x2040033:
00020e 6002      	ORI  R16,LOW(2)
00020f 770f      	ANDI R16,LOW(127)
000210 e030      	LDI  R19,LOW(0)
000211 c034      	RJMP _0x2040036
                 _0x2040035:
000212 36e4      	CPI  R30,LOW(0x64)
000213 f011      	BREQ _0x2040039
000214 36e9      	CPI  R30,LOW(0x69)
000215 f411      	BRNE _0x204003A
                 _0x2040039:
000216 6004      	ORI  R16,LOW(4)
000217 c002      	RJMP _0x204003B
                 _0x204003A:
000218 37e5      	CPI  R30,LOW(0x75)
000219 f431      	BRNE _0x204003C
                 _0x204003B:
00021a e5e4      	LDI  R30,LOW(_tbl10_G102*2)
00021b e0f0      	LDI  R31,HIGH(_tbl10_G102*2)
00021c 83ee      	STD  Y+6,R30
00021d 83ff      	STD  Y+6+1,R31
00021e e015      	LDI  R17,LOW(5)
00021f c00c      	RJMP _0x204003D
                 _0x204003C:
000220 35e8      	CPI  R30,LOW(0x58)
000221 f411      	BRNE _0x204003F
000222 6008      	ORI  R16,LOW(8)
000223 c003      	RJMP _0x2040040
                 _0x204003F:
000224 37e8      	CPI  R30,LOW(0x78)
000225 f009      	BREQ PC+2
000226 c0a1      	RJMP _0x2040071
                 _0x2040040:
000227 e5ee      	LDI  R30,LOW(_tbl16_G102*2)
000228 e0f0      	LDI  R31,HIGH(_tbl16_G102*2)
000229 83ee      	STD  Y+6,R30
00022a 83ff      	STD  Y+6+1,R31
00022b e014      	LDI  R17,LOW(4)
                 _0x204003D:
00022c ff02      	SBRS R16,2
00022d c014      	RJMP _0x2040042
00022e 940e 0334 	CALL SUBOPT_0x3
000230 940e 034a 	CALL SUBOPT_0x6
000232 85ab      	LDD  R26,Y+11
000233 23aa      	TST  R26
000234 f43a      	BRPL _0x2040043
000235 85ea      	LDD  R30,Y+10
000236 85fb      	LDD  R31,Y+10+1
000237 940e 0367 	CALL __ANEGW1
000239 87ea      	STD  Y+10,R30
00023a 87fb      	STD  Y+10+1,R31
00023b e24d      	LDI  R20,LOW(45)
                 _0x2040043:
00023c 3040      	CPI  R20,0
00023d f011      	BREQ _0x2040044
00023e 5f1f      	SUBI R17,-LOW(1)
00023f c001      	RJMP _0x2040045
                 _0x2040044:
000240 7f0b      	ANDI R16,LOW(251)
                 _0x2040045:
000241 c004      	RJMP _0x2040046
                 _0x2040042:
000242 940e 0334 	CALL SUBOPT_0x3
000244 940e 034a 	CALL SUBOPT_0x6
                 _0x2040046:
                 _0x2040036:
000246 fd00      	SBRC R16,0
000247 c011      	RJMP _0x2040047
                 _0x2040048:
000248 1715      	CP   R17,R21
000249 f478      	BRSH _0x204004A
00024a ff07      	SBRS R16,7
00024b c008      	RJMP _0x204004B
00024c ff02      	SBRS R16,2
00024d c004      	RJMP _0x204004C
00024e 7f0b      	ANDI R16,LOW(251)
00024f 2f24      	MOV  R18,R20
000250 5011      	SUBI R17,LOW(1)
000251 c001      	RJMP _0x204004D
                 _0x204004C:
000252 e320      	LDI  R18,LOW(48)
                 _0x204004D:
000253 c001      	RJMP _0x204004E
                 _0x204004B:
000254 e220      	LDI  R18,LOW(32)
                 _0x204004E:
000255 940e 032d 	CALL SUBOPT_0x2
000257 5051      	SUBI R21,LOW(1)
000258 cfef      	RJMP _0x2040048
                 _0x204004A:
                 _0x2040047:
000259 2f31      	MOV  R19,R17
00025a ff01      	SBRS R16,1
00025b c017      	RJMP _0x204004F
                 _0x2040050:
00025c 3030      	CPI  R19,0
00025d f0a1      	BREQ _0x2040052
00025e ff03      	SBRS R16,3
00025f c006      	RJMP _0x2040053
000260 81ee      	LDD  R30,Y+6
000261 81ff      	LDD  R31,Y+6+1
000262 9125      	LPM  R18,Z+
000263 83ee      	STD  Y+6,R30
000264 83ff      	STD  Y+6+1,R31
000265 c005      	RJMP _0x2040054
                 _0x2040053:
000266 81ae      	LDD  R26,Y+6
000267 81bf      	LDD  R27,Y+6+1
000268 912d      	LD   R18,X+
000269 83ae      	STD  Y+6,R26
00026a 83bf      	STD  Y+6+1,R27
                 _0x2040054:
00026b 940e 032d 	CALL SUBOPT_0x2
00026d 3050      	CPI  R21,0
00026e f009      	BREQ _0x2040055
00026f 5051      	SUBI R21,LOW(1)
                 _0x2040055:
000270 5031      	SUBI R19,LOW(1)
000271 cfea      	RJMP _0x2040050
                 _0x2040052:
000272 c04b      	RJMP _0x2040056
                 _0x204004F:
                 _0x2040058:
000273 e320      	LDI  R18,LOW(48)
000274 81ee      	LDD  R30,Y+6
000275 81ff      	LDD  R31,Y+6+1
000276 940e 036f 	CALL __GETW1PF
000278 87e8      	STD  Y+8,R30
000279 87f9      	STD  Y+8+1,R31
00027a 81ee      	LDD  R30,Y+6
00027b 81ff      	LDD  R31,Y+6+1
00027c 9632      	ADIW R30,2
00027d 83ee      	STD  Y+6,R30
00027e 83ff      	STD  Y+6+1,R31
                 _0x204005A:
00027f 85e8      	LDD  R30,Y+8
000280 85f9      	LDD  R31,Y+8+1
000281 85aa      	LDD  R26,Y+10
000282 85bb      	LDD  R27,Y+10+1
000283 17ae      	CP   R26,R30
000284 07bf      	CPC  R27,R31
000285 f050      	BRLO _0x204005C
000286 5f2f      	SUBI R18,-LOW(1)
000287 85a8      	LDD  R26,Y+8
000288 85b9      	LDD  R27,Y+8+1
000289 85ea      	LDD  R30,Y+10
00028a 85fb      	LDD  R31,Y+10+1
00028b 1bea      	SUB  R30,R26
00028c 0bfb      	SBC  R31,R27
00028d 87ea      	STD  Y+10,R30
00028e 87fb      	STD  Y+10+1,R31
00028f cfef      	RJMP _0x204005A
                 _0x204005C:
000290 332a      	CPI  R18,58
000291 f028      	BRLO _0x204005D
000292 ff03      	SBRS R16,3
000293 c002      	RJMP _0x204005E
000294 5f29      	SUBI R18,-LOW(7)
000295 c001      	RJMP _0x204005F
                 _0x204005E:
000296 5d29      	SUBI R18,-LOW(39)
                 _0x204005F:
                 _0x204005D:
000297 fd04      	SBRC R16,4
000298 c01a      	RJMP _0x2040061
000299 3321      	CPI  R18,49
00029a f420      	BRSH _0x2040063
00029b 85a8      	LDD  R26,Y+8
00029c 85b9      	LDD  R27,Y+8+1
00029d 9711      	SBIW R26,1
00029e f409      	BRNE _0x2040062
                 _0x2040063:
00029f c009      	RJMP _0x20400CD
                 _0x2040062:
0002a0 1753      	CP   R21,R19
0002a1 f010      	BRLO _0x2040067
0002a2 ff00      	SBRS R16,0
0002a3 c001      	RJMP _0x2040068
                 _0x2040067:
0002a4 c013      	RJMP _0x2040066
                 _0x2040068:
0002a5 e220      	LDI  R18,LOW(32)
0002a6 ff07      	SBRS R16,7
0002a7 c00b      	RJMP _0x2040069
0002a8 e320      	LDI  R18,LOW(48)
                 _0x20400CD:
0002a9 6100      	ORI  R16,LOW(16)
0002aa ff02      	SBRS R16,2
0002ab c007      	RJMP _0x204006A
0002ac 7f0b      	ANDI R16,LOW(251)
0002ad 934a      	ST   -Y,R20
0002ae 940e 033a 	CALL SUBOPT_0x4
0002b0 3050      	CPI  R21,0
0002b1 f009      	BREQ _0x204006B
0002b2 5051      	SUBI R21,LOW(1)
                 _0x204006B:
                 _0x204006A:
                 _0x2040069:
                 _0x2040061:
0002b3 940e 032d 	CALL SUBOPT_0x2
0002b5 3050      	CPI  R21,0
0002b6 f009      	BREQ _0x204006C
0002b7 5051      	SUBI R21,LOW(1)
                 _0x204006C:
                 _0x2040066:
0002b8 5031      	SUBI R19,LOW(1)
0002b9 85a8      	LDD  R26,Y+8
0002ba 85b9      	LDD  R27,Y+8+1
0002bb 9712      	SBIW R26,2
0002bc f008      	BRLO _0x2040059
0002bd cfb5      	RJMP _0x2040058
                 _0x2040059:
                 _0x2040056:
0002be ff00      	SBRS R16,0
0002bf c008      	RJMP _0x204006D
                 _0x204006E:
0002c0 3050      	CPI  R21,0
0002c1 f031      	BREQ _0x2040070
0002c2 5051      	SUBI R21,LOW(1)
0002c3 e2e0      	LDI  R30,LOW(32)
0002c4 93ea      	ST   -Y,R30
0002c5 940e 033a 	CALL SUBOPT_0x4
0002c7 cff8      	RJMP _0x204006E
                 _0x2040070:
                 _0x204006D:
                 _0x2040071:
                 _0x2040030:
                 _0x20400CC:
0002c8 e010      	LDI  R17,LOW(0)
                 _0x204001B:
0002c9 cee0      	RJMP _0x2040016
                 _0x2040018:
0002ca 85ac      	LDD  R26,Y+12
0002cb 85bd      	LDD  R27,Y+12+1
0002cc 940e 036b 	CALL __GETW1P
0002ce 940e 037f 	CALL __LOADLOCR6
0002d0 9664      	ADIW R28,20
0002d1 9508      	RET
                 ; .FEND
                 _sprintf:
                 ; .FSTART _sprintf
0002d2 92ff      	PUSH R15
0002d3 2ef8      	MOV  R15,R24
0002d4 9726      	SBIW R28,6
0002d5 940e 037a 	CALL __SAVELOCR4
0002d7 940e 0352 	CALL SUBOPT_0x7
0002d9 9730      	SBIW R30,0
0002da f419      	BRNE _0x2040072
0002db efef      	LDI  R30,LOW(65535)
0002dc efff      	LDI  R31,HIGH(65535)
0002dd c023      	RJMP _0x20A0001
                 _0x2040072:
0002de 01de      	MOVW R26,R28
0002df 9616      	ADIW R26,6
0002e0 940e 0363 	CALL __ADDW2R15
0002e2 018d      	MOVW R16,R26
0002e3 940e 0352 	CALL SUBOPT_0x7
0002e5 83ee      	STD  Y+6,R30
0002e6 83ff      	STD  Y+6+1,R31
0002e7 e0e0      	LDI  R30,LOW(0)
0002e8 87e8      	STD  Y+8,R30
0002e9 87e9      	STD  Y+8+1,R30
0002ea 01de      	MOVW R26,R28
0002eb 961a      	ADIW R26,10
0002ec 940e 0363 	CALL __ADDW2R15
0002ee 940e 036b 	CALL __GETW1P
0002f0 93fa      	ST   -Y,R31
0002f1 93ea      	ST   -Y,R30
0002f2 931a      	ST   -Y,R17
0002f3 930a      	ST   -Y,R16
0002f4 e5ee      	LDI  R30,LOW(_put_buff_G102)
0002f5 e0f1      	LDI  R31,HIGH(_put_buff_G102)
0002f6 93fa      	ST   -Y,R31
0002f7 93ea      	ST   -Y,R30
0002f8 01de      	MOVW R26,R28
0002f9 961a      	ADIW R26,10
0002fa dea3      	RCALL __print_G102
0002fb 019f      	MOVW R18,R30
0002fc 81ae      	LDD  R26,Y+6
0002fd 81bf      	LDD  R27,Y+6+1
0002fe e0e0      	LDI  R30,LOW(0)
0002ff 93ec      	ST   X,R30
000300 01f9      	MOVW R30,R18
                 _0x20A0001:
000301 940e 0381 	CALL __LOADLOCR4
000303 962a      	ADIW R28,10
000304 90ff      	POP  R15
000305 9508      	RET
                 ; .FEND
                 
                 	.CSEG
                 
                 	.CSEG
                 _strlen:
                 ; .FSTART _strlen
000306 93ba      	ST   -Y,R27
000307 93aa      	ST   -Y,R26
000308 91a9          ld   r26,y+
000309 91b9          ld   r27,y+
00030a 27ee          clr  r30
00030b 27ff          clr  r31
                 strlen0:
00030c 916d          ld   r22,x+
00030d 2366          tst  r22
00030e f011          breq strlen1
00030f 9631          adiw r30,1
000310 cffb          rjmp strlen0
                 strlen1:
000311 9508          ret
                 ; .FEND
                 _strlenf:
                 ; .FSTART _strlenf
000312 93ba      	ST   -Y,R27
000313 93aa      	ST   -Y,R26
000314 27aa          clr  r26
000315 27bb          clr  r27
000316 91e9          ld   r30,y+
000317 91f9          ld   r31,y+
                 strlenf0:
000318 9005      	lpm  r0,z+
000319 2000          tst  r0
00031a f011          breq strlenf1
00031b 9611          adiw r26,1
00031c cffb          rjmp strlenf0
                 strlenf1:
00031d 01fd          movw r30,r26
00031e 9508          ret
                 ; .FEND
                 
                 	.DSEG
                 __base_y_G100:
000260           	.BYTE 0x4
                 
                 	.CSEG
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x0:
00031f 940e 00e5 	CALL __lcd_write_data
000321 e0a3      	LDI  R26,LOW(3)
000322 e0b0      	LDI  R27,0
000323 940c 0359 	JMP  _delay_ms
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:7 WORDS
                 SUBOPT_0x1:
000325 e3a0      	LDI  R26,LOW(48)
000326 940e 00d1 	CALL __lcd_write_nibble_G100
                +
000328 ec88     +LDI R24 , LOW ( 200 )
000329 e090     +LDI R25 , HIGH ( 200 )
                +__DELAY_USW_LOOP :
00032a 9701     +SBIW R24 , 1
00032b f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 200
00032c 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 5 TIMES, CODE SIZE REDUCTION:13 WORDS
                 SUBOPT_0x2:
00032d 932a      	ST   -Y,R18
00032e 85ad      	LDD  R26,Y+13
00032f 85be      	LDD  R27,Y+13+1
000330 85ef      	LDD  R30,Y+15
000331 89f8      	LDD  R31,Y+15+1
000332 9509      	ICALL
000333 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 5 TIMES, CODE SIZE REDUCTION:9 WORDS
                 SUBOPT_0x3:
000334 89e8      	LDD  R30,Y+16
000335 89f9      	LDD  R31,Y+16+1
000336 9734      	SBIW R30,4
000337 8be8      	STD  Y+16,R30
000338 8bf9      	STD  Y+16+1,R31
000339 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:3 WORDS
                 SUBOPT_0x4:
00033a 85ad      	LDD  R26,Y+13
00033b 85be      	LDD  R27,Y+13+1
00033c 85ef      	LDD  R30,Y+15
00033d 89f8      	LDD  R31,Y+15+1
00033e 9509      	ICALL
00033f 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:4 WORDS
                 SUBOPT_0x5:
000340 89a8      	LDD  R26,Y+16
000341 89b9      	LDD  R27,Y+16+1
000342 9614      	ADIW R26,4
000343 940e 036b 	CALL __GETW1P
000345 83ee      	STD  Y+6,R30
000346 83ff      	STD  Y+6+1,R31
000347 81ae      	LDD  R26,Y+6
000348 81bf      	LDD  R27,Y+6+1
000349 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:2 WORDS
                 SUBOPT_0x6:
00034a 89a8      	LDD  R26,Y+16
00034b 89b9      	LDD  R27,Y+16+1
00034c 9614      	ADIW R26,4
00034d 940e 036b 	CALL __GETW1P
00034f 87ea      	STD  Y+10,R30
000350 87fb      	STD  Y+10+1,R31
000351 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x7:
000352 01de      	MOVW R26,R28
000353 961c      	ADIW R26,12
000354 940e 0363 	CALL __ADDW2R15
000356 940e 036b 	CALL __GETW1P
000358 9508      	RET
                 
                 
                 	.CSEG
                 _delay_ms:
000359 9610      	adiw r26,0
00035a f039      	breq __delay_ms1
                 __delay_ms0:
                +
00035b ed80     +LDI R24 , LOW ( 0x7D0 )
00035c e097     +LDI R25 , HIGH ( 0x7D0 )
                +__DELAY_USW_LOOP :
00035d 9701     +SBIW R24 , 1
00035e f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 0x7D0
00035f 95a8      	wdr
000360 9711      	sbiw r26,1
000361 f7c9      	brne __delay_ms0
                 __delay_ms1:
000362 9508      	ret
                 
                 __ADDW2R15:
000363 2400      	CLR  R0
000364 0daf      	ADD  R26,R15
000365 1db0      	ADC  R27,R0
000366 9508      	RET
                 
                 __ANEGW1:
000367 95f1      	NEG  R31
000368 95e1      	NEG  R30
000369 40f0      	SBCI R31,0
00036a 9508      	RET
                 
                 __GETW1P:
00036b 91ed      	LD   R30,X+
00036c 91fc      	LD   R31,X
00036d 9711      	SBIW R26,1
00036e 9508      	RET
                 
                 __GETW1PF:
00036f 9005      	LPM  R0,Z+
000370 91f4      	LPM  R31,Z
000371 2de0      	MOV  R30,R0
000372 9508      	RET
                 
                 __PUTPARD1:
000373 937a      	ST   -Y,R23
000374 936a      	ST   -Y,R22
000375 93fa      	ST   -Y,R31
000376 93ea      	ST   -Y,R30
000377 9508      	RET
                 
                 __SAVELOCR6:
000378 935a      	ST   -Y,R21
                 __SAVELOCR5:
000379 934a      	ST   -Y,R20
                 __SAVELOCR4:
00037a 933a      	ST   -Y,R19
                 __SAVELOCR3:
00037b 932a      	ST   -Y,R18
                 __SAVELOCR2:
00037c 931a      	ST   -Y,R17
00037d 930a      	ST   -Y,R16
00037e 9508      	RET
                 
                 __LOADLOCR6:
00037f 815d      	LDD  R21,Y+5
                 __LOADLOCR5:
000380 814c      	LDD  R20,Y+4
                 __LOADLOCR4:
000381 813b      	LDD  R19,Y+3
                 __LOADLOCR3:
000382 812a      	LDD  R18,Y+2
                 __LOADLOCR2:
000383 8119      	LDD  R17,Y+1
000384 8108      	LD   R16,Y
000385 9508      	RET
                 
                 ;END OF CODE MARKER
                 __END_OF_CODE:


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

ATmega32 register use summary:
r0 :  11 r1 :   1 r2 :   0 r3 :   0 r4 :   4 r5 :   4 r6 :   0 r7 :   2 
r8 :   0 r9 :   0 r10:   0 r11:   0 r12:   0 r13:   0 r14:   0 r15:   4 
r16:  36 r17:  28 r18:  29 r19:   8 r20:   9 r21:  17 r22:   6 r23:   2 
r24:  23 r25:   5 r26: 102 r27:  40 r28:  17 r29:   1 r30: 191 r31:  57 
x  :  23 y  : 167 z  :  15 
Registers used: 25 out of 35 (71.4%)

ATmega32 instruction use summary:
.lds  :   0 .lds.l:   0 .sts  :   0 .sts.l:   0 adc   :   1 add   :   3 
adiw  :  24 and   :   0 andi  :   6 asr   :   0 bclr  :   0 bld   :   0 
brbc  :   0 brbs  :   0 brcc  :   0 brcs  :   0 break :   0 breq  :  17 
brge  :   0 brhc  :   0 brhs  :   0 brid  :   0 brie  :   0 brlo  :   8 
brlt  :   0 brmi  :   1 brne  :  30 brpl  :   1 brsh  :   2 brtc  :   0 
brts  :   0 brvc  :   0 brvs  :   0 bset  :   0 bst   :   0 call  :  52 
cbi   :   7 cbr   :   0 clc   :   0 clh   :   0 cli   :   1 cln   :   0 
clr   :  10 cls   :   0 clt   :   0 clv   :   0 clz   :   0 com   :   0 
cp    :   4 cpc   :   2 cpi   :  33 cpse  :   0 dec   :   5 des   :   0 
eor   :   0 fmul  :   0 fmuls :   0 fmulsu:   0 icall :   2 ijmp  :   0 
in    :   3 inc   :   2 jmp   :  23 ld    :  26 ldd   :  77 ldi   :  97 
lds   :   0 lpm   :  14 lsl   :   0 lsr   :   0 mov   :  20 movw  :  16 
mul   :   1 muls  :   0 mulsu :   0 neg   :   2 nop   :   0 or    :   1 
ori   :   7 out   :  44 pop   :   1 push  :   1 rcall :  18 ret   :  24 
reti  :   0 rjmp  :  62 rol   :   0 ror   :   0 sbc   :   1 sbci  :   2 
sbi   :   9 sbic  :   1 sbis  :   0 sbiw  :  20 sbr   :   0 sbrc  :   2 
sbrs  :  10 sec   :   0 seh   :   0 sei   :   0 sen   :   0 ser   :   0 
ses   :   0 set   :   0 sev   :   0 sez   :   0 sleep :   0 spm   :   0 
st    :  59 std   :  31 sts   :   2 sub   :   1 subi  :  16 swap  :   1 
tst   :   4 wdr   :   1 
Instructions used: 53 out of 116 (45.7%)

ATmega32 memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x00070c   1766     38   1804   32768   5.5%
[.dseg] 0x000060 0x000264      0      4      4    2048   0.2%
[.eseg] 0x000000 0x000000      0      0      0    1024   0.0%

Assembly complete, 0 errors, 4 warnings
