\doxysection{Class Hierarchy}
This inheritance list is sorted roughly, but not completely, alphabetically\+:\begin{DoxyCompactList}
\item \contentsline{section}{\+\_\+\+\_\+\+DMA\+\_\+\+Handle\+Type\+Def}{\pageref{struct_____d_m_a___handle_type_def}}{}
\item \contentsline{section}{\+\_\+\+\_\+\+I2\+C\+\_\+\+Handle\+Type\+Def}{\pageref{struct_____i2_c___handle_type_def}}{}
\item \contentsline{section}{\+\_\+\+\_\+iar\+\_\+u32}{\pageref{struct____iar__u32}}{}
\item \contentsline{section}{\+\_\+\+\_\+\+UART\+\_\+\+Handle\+Type\+Def}{\pageref{struct_____u_a_r_t___handle_type_def}}{}
\item \contentsline{section}{A\+\_\+\+BLOCK\+\_\+\+LINK}{\pageref{struct_a___b_l_o_c_k___l_i_n_k}}{}
\item \contentsline{section}{ADC\+\_\+\+Common\+\_\+\+Type\+Def}{\pageref{struct_a_d_c___common___type_def}}{}
\item \contentsline{section}{ADC\+\_\+\+Type\+Def}{\pageref{struct_a_d_c___type_def}}{}
\item \contentsline{section}{APSR\+\_\+\+Type}{\pageref{union_a_p_s_r___type}}{}
\item \contentsline{section}{ARM\+\_\+\+MPU\+\_\+\+Region\+\_\+t}{\pageref{struct_a_r_m___m_p_u___region__t}}{}
\item \contentsline{section}{Calibrated\+Data}{\pageref{struct_calibrated_data}}{}
\item \contentsline{section}{CAN\+\_\+\+FIFOMail\+Box\+\_\+\+Type\+Def}{\pageref{struct_c_a_n___f_i_f_o_mail_box___type_def}}{}
\item \contentsline{section}{CAN\+\_\+\+Filter\+Register\+\_\+\+Type\+Def}{\pageref{struct_c_a_n___filter_register___type_def}}{}
\item \contentsline{section}{CAN\+\_\+\+Tx\+Mail\+Box\+\_\+\+Type\+Def}{\pageref{struct_c_a_n___tx_mail_box___type_def}}{}
\item \contentsline{section}{CAN\+\_\+\+Type\+Def}{\pageref{struct_c_a_n___type_def}}{}
\item \contentsline{section}{COMP\+\_\+\+Common\+\_\+\+Type\+Def}{\pageref{struct_c_o_m_p___common___type_def}}{}
\item \contentsline{section}{COMP\+\_\+\+Type\+Def}{\pageref{struct_c_o_m_p___type_def}}{}
\item \contentsline{section}{CONTROL\+\_\+\+Type}{\pageref{union_c_o_n_t_r_o_l___type}}{}
\item \contentsline{section}{cor\+Co\+Routine\+Control\+Block}{\pageref{structcor_co_routine_control_block}}{}
\item \contentsline{section}{Core\+Debug\+\_\+\+Type}{\pageref{struct_core_debug___type}}{}
\item \contentsline{section}{CRC\+\_\+\+Type\+Def}{\pageref{struct_c_r_c___type_def}}{}
\item \contentsline{section}{CRS\+\_\+\+Type\+Def}{\pageref{struct_c_r_s___type_def}}{}
\item \contentsline{section}{DAC\+\_\+\+Type\+Def}{\pageref{struct_d_a_c___type_def}}{}
\item \contentsline{section}{DBGMCU\+\_\+\+Type\+Def}{\pageref{struct_d_b_g_m_c_u___type_def}}{}
\item \contentsline{section}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}{\pageref{struct_d_m_a___channel___type_def}}{}
\item \contentsline{section}{DMA\+\_\+\+Init\+Type\+Def}{\pageref{struct_d_m_a___init_type_def}}{}
\item \contentsline{section}{DMA\+\_\+\+Request\+\_\+\+Type\+Def}{\pageref{struct_d_m_a___request___type_def}}{}
\item \contentsline{section}{DMA\+\_\+\+Type\+Def}{\pageref{struct_d_m_a___type_def}}{}
\item \contentsline{section}{double\+\_\+components}{\pageref{structdouble__components}}{}
\item \contentsline{section}{double\+\_\+with\+\_\+bit\+\_\+access}{\pageref{uniondouble__with__bit__access}}{}
\item \contentsline{section}{DWT\+\_\+\+Type}{\pageref{struct_d_w_t___type}}{}
\item \contentsline{section}{Event\+Group\+Def\+\_\+t}{\pageref{struct_event_group_def__t}}{}
\item \contentsline{section}{EXTI\+\_\+\+Config\+Type\+Def}{\pageref{struct_e_x_t_i___config_type_def}}{}
\item \contentsline{section}{EXTI\+\_\+\+Handle\+Type\+Def}{\pageref{struct_e_x_t_i___handle_type_def}}{}
\item \contentsline{section}{EXTI\+\_\+\+Type\+Def}{\pageref{struct_e_x_t_i___type_def}}{}
\item \contentsline{section}{FIREWALL\+\_\+\+Type\+Def}{\pageref{struct_f_i_r_e_w_a_l_l___type_def}}{}
\item \contentsline{section}{FLASH\+\_\+\+Erase\+Init\+Type\+Def}{\pageref{struct_f_l_a_s_h___erase_init_type_def}}{}
\item \contentsline{section}{FLASH\+\_\+\+OBProgram\+Init\+Type\+Def}{\pageref{struct_f_l_a_s_h___o_b_program_init_type_def}}{}
\item \contentsline{section}{FLASH\+\_\+\+Process\+Type\+Def}{\pageref{struct_f_l_a_s_h___process_type_def}}{}
\item \contentsline{section}{FLASH\+\_\+\+Type\+Def}{\pageref{struct_f_l_a_s_h___type_def}}{}
\item \contentsline{section}{FPU\+\_\+\+Type}{\pageref{struct_f_p_u___type}}{}
\item \contentsline{section}{GPIO\+\_\+\+Init\+Type\+Def}{\pageref{struct_g_p_i_o___init_type_def}}{}
\item \contentsline{section}{GPIO\+\_\+\+Type\+Def}{\pageref{struct_g_p_i_o___type_def}}{}
\item \contentsline{section}{Heap\+Region}{\pageref{struct_heap_region}}{}
\item \contentsline{section}{I2\+C\+\_\+\+Init\+Type\+Def}{\pageref{struct_i2_c___init_type_def}}{}
\item \contentsline{section}{I2\+C\+\_\+\+Type\+Def}{\pageref{struct_i2_c___type_def}}{}
\item \contentsline{section}{IPSR\+\_\+\+Type}{\pageref{union_i_p_s_r___type}}{}
\item \contentsline{section}{ITM\+\_\+\+Type}{\pageref{struct_i_t_m___type}}{}
\item \contentsline{section}{IWDG\+\_\+\+Type\+Def}{\pageref{struct_i_w_d_g___type_def}}{}
\item \contentsline{section}{LL\+\_\+\+UTILS\+\_\+\+Clk\+Init\+Type\+Def}{\pageref{struct_l_l___u_t_i_l_s___clk_init_type_def}}{}
\item \contentsline{section}{LL\+\_\+\+UTILS\+\_\+\+PLLInit\+Type\+Def}{\pageref{struct_l_l___u_t_i_l_s___p_l_l_init_type_def}}{}
\item \contentsline{section}{LPTIM\+\_\+\+Type\+Def}{\pageref{struct_l_p_t_i_m___type_def}}{}
\item \contentsline{section}{Mem\+Pool\+Block\+\_\+t}{\pageref{struct_mem_pool_block__t}}{}
\item \contentsline{section}{Mem\+Pool\+Def\+\_\+t}{\pageref{struct_mem_pool_def__t}}{}
\item \contentsline{section}{NVIC\+\_\+\+Type}{\pageref{struct_n_v_i_c___type}}{}
\item \contentsline{section}{Offset\+Values}{\pageref{struct_offset_values}}{}
\item \contentsline{section}{OPAMP\+\_\+\+Common\+\_\+\+Type\+Def}{\pageref{struct_o_p_a_m_p___common___type_def}}{}
\item \contentsline{section}{OPAMP\+\_\+\+Type\+Def}{\pageref{struct_o_p_a_m_p___type_def}}{}
\item \contentsline{section}{os\+\_\+mail\+Q\+\_\+def}{\pageref{structos__mail_q__def}}{}
\item \contentsline{section}{os\+\_\+message\+Q\+\_\+def}{\pageref{structos__message_q__def}}{}
\item \contentsline{section}{os\+\_\+pool\+\_\+def}{\pageref{structos__pool__def}}{}
\item \contentsline{section}{os\+\_\+thread\+\_\+def}{\pageref{structos__thread__def}}{}
\item \contentsline{section}{os\+\_\+timer\+\_\+def}{\pageref{structos__timer__def}}{}
\item \contentsline{section}{os\+Event}{\pageref{structos_event}}{}
\item \contentsline{section}{os\+Event\+Flags\+Attr\+\_\+t}{\pageref{structos_event_flags_attr__t}}{}
\item \contentsline{section}{os\+Memory\+Pool\+Attr\+\_\+t}{\pageref{structos_memory_pool_attr__t}}{}
\item \contentsline{section}{os\+Message\+Queue\+Attr\+\_\+t}{\pageref{structos_message_queue_attr__t}}{}
\item \contentsline{section}{os\+Mutex\+Attr\+\_\+t}{\pageref{structos_mutex_attr__t}}{}
\item \contentsline{section}{os\+Semaphore\+Attr\+\_\+t}{\pageref{structos_semaphore_attr__t}}{}
\item \contentsline{section}{os\+Thread\+Attr\+\_\+t}{\pageref{structos_thread_attr__t}}{}
\item \contentsline{section}{os\+Timer\+Attr\+\_\+t}{\pageref{structos_timer_attr__t}}{}
\item \contentsline{section}{os\+Version\+\_\+t}{\pageref{structos_version__t}}{}
\item \contentsline{section}{output\+\_\+gadget\+\_\+t}{\pageref{structoutput__gadget__t}}{}
\item Page\+Model\begin{DoxyCompactList}
\item \contentsline{section}{Error\+Model}{\pageref{classlevelserver_1_1_pages_1_1_error_model}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Processed\+Data}{\pageref{struct_processed_data}}{}
\item \contentsline{section}{PWR\+\_\+\+PVDType\+Def}{\pageref{struct_p_w_r___p_v_d_type_def}}{}
\item \contentsline{section}{PWR\+\_\+\+PVMType\+Def}{\pageref{struct_p_w_r___p_v_m_type_def}}{}
\item \contentsline{section}{PWR\+\_\+\+Type\+Def}{\pageref{struct_p_w_r___type_def}}{}
\item \contentsline{section}{QUADSPI\+\_\+\+Type\+Def}{\pageref{struct_q_u_a_d_s_p_i___type_def}}{}
\item \contentsline{section}{Queue\+Definition}{\pageref{struct_queue_definition}}{}
\item \contentsline{section}{Queue\+Pointers}{\pageref{struct_queue_pointers}}{}
\item \contentsline{section}{Raw\+Data}{\pageref{struct_raw_data}}{}
\item \contentsline{section}{RCC\+\_\+\+Clk\+Init\+Type\+Def}{\pageref{struct_r_c_c___clk_init_type_def}}{}
\item \contentsline{section}{RCC\+\_\+\+Osc\+Init\+Type\+Def}{\pageref{struct_r_c_c___osc_init_type_def}}{}
\item \contentsline{section}{RCC\+\_\+\+Periph\+CLKInit\+Type\+Def}{\pageref{struct_r_c_c___periph_c_l_k_init_type_def}}{}
\item \contentsline{section}{RCC\+\_\+\+PLLInit\+Type\+Def}{\pageref{struct_r_c_c___p_l_l_init_type_def}}{}
\item \contentsline{section}{RCC\+\_\+\+Type\+Def}{\pageref{struct_r_c_c___type_def}}{}
\item \contentsline{section}{Report\+Data}{\pageref{struct_report_data}}{}
\item \contentsline{section}{RNG\+\_\+\+Type\+Def}{\pageref{struct_r_n_g___type_def}}{}
\item \contentsline{section}{RTC\+\_\+\+Type\+Def}{\pageref{struct_r_t_c___type_def}}{}
\item \contentsline{section}{SAI\+\_\+\+Block\+\_\+\+Type\+Def}{\pageref{struct_s_a_i___block___type_def}}{}
\item \contentsline{section}{SAI\+\_\+\+Type\+Def}{\pageref{struct_s_a_i___type_def}}{}
\item \contentsline{section}{scaling\+\_\+factor}{\pageref{structscaling__factor}}{}
\item \contentsline{section}{SCB\+\_\+\+Type}{\pageref{struct_s_c_b___type}}{}
\item \contentsline{section}{SCn\+SCB\+\_\+\+Type}{\pageref{struct_s_cn_s_c_b___type}}{}
\item \contentsline{section}{Semaphore\+Data}{\pageref{struct_semaphore_data}}{}
\item \contentsline{section}{SPI\+\_\+\+Type\+Def}{\pageref{struct_s_p_i___type_def}}{}
\item \contentsline{section}{Stream\+Buffer\+Def\+\_\+t}{\pageref{struct_stream_buffer_def__t}}{}
\item \contentsline{section}{SWPMI\+\_\+\+Type\+Def}{\pageref{struct_s_w_p_m_i___type_def}}{}
\item \contentsline{section}{SYSCFG\+\_\+\+Type\+Def}{\pageref{struct_s_y_s_c_f_g___type_def}}{}
\item \contentsline{section}{Sys\+Tick\+\_\+\+Type}{\pageref{struct_sys_tick___type}}{}
\item \contentsline{section}{TIM\+\_\+\+Base\+\_\+\+Init\+Type\+Def}{\pageref{struct_t_i_m___base___init_type_def}}{}
\item \contentsline{section}{TIM\+\_\+\+Break\+Dead\+Time\+Config\+Type\+Def}{\pageref{struct_t_i_m___break_dead_time_config_type_def}}{}
\item \contentsline{section}{TIM\+\_\+\+Clear\+Input\+Config\+Type\+Def}{\pageref{struct_t_i_m___clear_input_config_type_def}}{}
\item \contentsline{section}{TIM\+\_\+\+Clock\+Config\+Type\+Def}{\pageref{struct_t_i_m___clock_config_type_def}}{}
\item \contentsline{section}{TIM\+\_\+\+Encoder\+\_\+\+Init\+Type\+Def}{\pageref{struct_t_i_m___encoder___init_type_def}}{}
\item \contentsline{section}{TIM\+\_\+\+Hall\+Sensor\+\_\+\+Init\+Type\+Def}{\pageref{struct_t_i_m___hall_sensor___init_type_def}}{}
\item \contentsline{section}{TIM\+\_\+\+Handle\+Type\+Def}{\pageref{struct_t_i_m___handle_type_def}}{}
\item \contentsline{section}{TIM\+\_\+\+IC\+\_\+\+Init\+Type\+Def}{\pageref{struct_t_i_m___i_c___init_type_def}}{}
\item \contentsline{section}{TIM\+\_\+\+Master\+Config\+Type\+Def}{\pageref{struct_t_i_m___master_config_type_def}}{}
\item \contentsline{section}{TIM\+\_\+\+OC\+\_\+\+Init\+Type\+Def}{\pageref{struct_t_i_m___o_c___init_type_def}}{}
\item \contentsline{section}{TIM\+\_\+\+One\+Pulse\+\_\+\+Init\+Type\+Def}{\pageref{struct_t_i_m___one_pulse___init_type_def}}{}
\item \contentsline{section}{TIM\+\_\+\+Slave\+Config\+Type\+Def}{\pageref{struct_t_i_m___slave_config_type_def}}{}
\item \contentsline{section}{TIM\+\_\+\+Type\+Def}{\pageref{struct_t_i_m___type_def}}{}
\item \contentsline{section}{Timer\+Callback\+\_\+t}{\pageref{struct_timer_callback__t}}{}
\item \contentsline{section}{TIMEx\+\_\+\+Break\+Input\+Config\+Type\+Def}{\pageref{struct_t_i_m_ex___break_input_config_type_def}}{}
\item \contentsline{section}{TPI\+\_\+\+Type}{\pageref{struct_t_p_i___type}}{}
\item \contentsline{section}{TSC\+\_\+\+Type\+Def}{\pageref{struct_t_s_c___type_def}}{}
\item \contentsline{section}{tsk\+Task\+Control\+Block}{\pageref{structtsk_task_control_block}}{}
\item \contentsline{section}{UART\+\_\+\+Adv\+Feature\+Init\+Type\+Def}{\pageref{struct_u_a_r_t___adv_feature_init_type_def}}{}
\item \contentsline{section}{UART\+\_\+\+Init\+Type\+Def}{\pageref{struct_u_a_r_t___init_type_def}}{}
\item \contentsline{section}{UART\+\_\+\+Wake\+Up\+Type\+Def}{\pageref{struct_u_a_r_t___wake_up_type_def}}{}
\item \contentsline{section}{USART\+\_\+\+Type\+Def}{\pageref{struct_u_s_a_r_t___type_def}}{}
\item \contentsline{section}{USB\+\_\+\+Type\+Def}{\pageref{struct_u_s_b___type_def}}{}
\item \contentsline{section}{Weather\+Forecast}{\pageref{classlevelserver_1_1_data_1_1_weather_forecast}}{}
\item \contentsline{section}{Weather\+Forecast\+Service}{\pageref{classlevelserver_1_1_data_1_1_weather_forecast_service}}{}
\item \contentsline{section}{WWDG\+\_\+\+Type\+Def}{\pageref{struct_w_w_d_g___type_def}}{}
\item \contentsline{section}{x\+Heap\+Stats}{\pageref{structx_heap_stats}}{}
\item \contentsline{section}{x\+LIST}{\pageref{structx_l_i_s_t}}{}
\item \contentsline{section}{x\+LIST\+\_\+\+ITEM}{\pageref{structx_l_i_s_t___i_t_e_m}}{}
\item \contentsline{section}{x\+MEMORY\+\_\+\+REGION}{\pageref{structx_m_e_m_o_r_y___r_e_g_i_o_n}}{}
\item \contentsline{section}{x\+MINI\+\_\+\+LIST\+\_\+\+ITEM}{\pageref{structx_m_i_n_i___l_i_s_t___i_t_e_m}}{}
\item \contentsline{section}{x\+PSR\+\_\+\+Type}{\pageref{unionx_p_s_r___type}}{}
\item \contentsline{section}{x\+STATIC\+\_\+\+EVENT\+\_\+\+GROUP}{\pageref{structx_s_t_a_t_i_c___e_v_e_n_t___g_r_o_u_p}}{}
\item \contentsline{section}{x\+STATIC\+\_\+\+LIST}{\pageref{structx_s_t_a_t_i_c___l_i_s_t}}{}
\item \contentsline{section}{x\+STATIC\+\_\+\+LIST\+\_\+\+ITEM}{\pageref{structx_s_t_a_t_i_c___l_i_s_t___i_t_e_m}}{}
\item \contentsline{section}{x\+STATIC\+\_\+\+MINI\+\_\+\+LIST\+\_\+\+ITEM}{\pageref{structx_s_t_a_t_i_c___m_i_n_i___l_i_s_t___i_t_e_m}}{}
\item \contentsline{section}{x\+STATIC\+\_\+\+QUEUE}{\pageref{structx_s_t_a_t_i_c___q_u_e_u_e}}{}
\item \contentsline{section}{x\+STATIC\+\_\+\+STREAM\+\_\+\+BUFFER}{\pageref{structx_s_t_a_t_i_c___s_t_r_e_a_m___b_u_f_f_e_r}}{}
\item \contentsline{section}{x\+STATIC\+\_\+\+TCB}{\pageref{structx_s_t_a_t_i_c___t_c_b}}{}
\item \contentsline{section}{x\+STATIC\+\_\+\+TIMER}{\pageref{structx_s_t_a_t_i_c___t_i_m_e_r}}{}
\item \contentsline{section}{x\+TASK\+\_\+\+PARAMETERS}{\pageref{structx_t_a_s_k___p_a_r_a_m_e_t_e_r_s}}{}
\item \contentsline{section}{x\+TASK\+\_\+\+STATUS}{\pageref{structx_t_a_s_k___s_t_a_t_u_s}}{}
\item \contentsline{section}{x\+TIME\+\_\+\+OUT}{\pageref{structx_t_i_m_e___o_u_t}}{}
\end{DoxyCompactList}
