// Seed: 3974378150
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  id_7(
      id_4, 1
  );
  assign id_7 = 1;
  if (id_4) wire id_8;
  else assign id_2 = id_3 * id_4;
  wire id_9;
endmodule
module module_1 (
    input supply1 id_0,
    input wand id_1,
    input tri id_2,
    input tri1 id_3,
    input tri id_4,
    input wire id_5,
    output supply1 id_6,
    output supply0 id_7,
    inout tri0 id_8,
    output uwire id_9,
    input wor id_10,
    input tri1 id_11,
    output tri id_12,
    input uwire id_13,
    input supply0 id_14,
    input wire id_15,
    input wor id_16,
    input supply1 id_17,
    input supply1 id_18
);
  always begin
    id_6 = 1;
  end
  wire id_20;
  module_0(
      id_20, id_20, id_20, id_20, id_20, id_20
  );
endmodule
