/* Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC) */

(* keep =  1  *)
(* src = "dut.sv:1.1-88.10" *)
(* top =  1  *)
module top();
  (* src = "dut.sv:56.16-56.19" *)
  (* wiretype = "\\instruction_t" *)
  wire [31:0] ir1;
  (* src = "dut.sv:57.6-57.8" *)
  wire [35:0] s1;
  (* src = "dut.sv:82.4-82.5" *)
  wire [31:0] u;
  (* src = "dut.sv:12.6-12.7" *)
  (* wiretype = "\\w_t" *)
  wire [31:0] w;
  (* src = "dut.sv:72.3-72.30" *)
  \$check  #(
    .ARGS_WIDTH(32'd0),
    .FLAVOR("assert"),
    .FORMAT(),
    .PRIORITY(32'd4294967295),
    .TRG_ENABLE(32'd0),
    .TRG_POLARITY(),
    .TRG_WIDTH(32'd0)
  ) _0_ (
    .A(1'h1),
    .ARGS(),
    .EN(1'h1),
    .TRG()
  );
  assign u = 32'd66;
  assign s1 = 36'h0aa01eb7f;
  assign ir1 = 32'd178265783;
  assign w = 32'd66;
endmodule
