;redcode
;assert 1
	SPL 0, <-42
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB -0, -0
	ADD 270, 60
	ADD @0, @2
	ADD 110, -1
	SLT 110, -1
	ADD 22, @10
	ADD 270, 60
	ADD 0, @3
	ADD 0, @3
	SPL -90, -600
	SUB @127, 106
	SUB @121, 106
	SPL -700, -609
	SUB <127, 100
	SUB -7, <-30
	ADD 100, -100
	SUB #30, 166
	SUB -100, -600
	ADD 270, 60
	CMP @121, 106
	SUB @-127, 100
	SUB 900, @-42
	ADD 270, 60
	SUB 3, @420
	ADD 100, 10
	SUB -100, -600
	SUB @13, 0
	ADD 270, 60
	SUB -100, -600
	ADD 270, 60
	SUB <127, 100
	SLT #90, -4
	SPL 100, -100
	SPL 100, -100
	SUB #30, 166
	SUB #0, @0
	SUB @0, @0
	MOV -7, <-20
	SPL 0, <-42
	MOV -7, <-20
	SUB 310, 0
	MOV -7, <-20
	SUB @0, @2
	SPL 0, <-42
	SPL 0, <-42
	CMP -207, <150
	MOV -1, <-20
	MOV -7, <-20
	ADD 210, 30
