==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: source ./hls/solution4/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dft dft 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 16 -dim 1 dft real_sample 
INFO: [HLS 200-1510] Running: set_directive_bind_storage -type ram_2p -impl bram dft real_sample 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Analyzing design file 'dft.cpp' ... 
WARNING: [HLS 214-107] Since the loop counter is not declared in loop header and/or initialized to '0', the compiler may not successfully process the dataflow loop (dft.cpp:12:17)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (dft.cpp:14:9)
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file dft.cpp
WARNING: [HLS 207-5292] unused parameter 'imag_sample' (dft.cpp:5:78)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.75 seconds. CPU system time: 0.29 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (/home/yhp/Documents/Class/111-1_HLS/LabB/dft_256_precomputed/hls/solution4/directives.tcl:8:9)
INFO: [HLS 214-188] Unrolling loop 'real_part' (dft.cpp:15:12) in function 'dft' partially with a factor of 16 (dft.cpp:6:0)
INFO: [HLS 214-188] Unrolling loop 'imag_part' (dft.cpp:25:13) in function 'dft' partially with a factor of 16 (dft.cpp:6:0)
INFO: [HLS 214-248] Applying array_partition to 'real_sample': Cyclic partitioning with factor 16 on dimension 1. (dft.cpp:6:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.36 seconds. CPU system time: 0.34 seconds. Elapsed time: 2.47 seconds; current allocated memory: 462.891 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 462.891 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 463.977 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 464.020 MB.
INFO: [XFORM 203-721] Changing loop 'real_part' (dft.cpp:8)  to a process function for dataflow in function 'dft'.
INFO: [XFORM 203-721] Changing loop 'imag_part' (dft.cpp:8)  to a process function for dataflow in function 'dft'.
INFO: [XFORM 203-721] Extract dataflow region from loop top_loop (dft.cpp:8)  of function 'dft'.
INFO: [HLS 200-988] Store statement on variable  'sum_r' in a dataflow region ( 'dataflow_in_loop_top_loop' (dft.cpp:8:14)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'sum_i' in a dataflow region ( 'dataflow_in_loop_top_loop' (dft.cpp:8:14)) will infer a separate dataflow process. Consider placing this store inside a function.
ERROR: [HLS 200-976] Argument 'sum_r' failed dataflow checking: Cannot read as well as write over function parameter. Check if the variable used as a channel can be declared inside the dataflow region.
INFO: [HLS 200-992] Argument 'sum_r' has read operations in process function 'real_part_proc' (dft.cpp:8:12).
ERROR: [HLS 200-971] Array 'sum_r' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Argument 'sum_r' has read operations in process function 'real_part_proc' (dft.cpp:8:12).
INFO: [HLS 200-992] Argument 'sum_r' has write operations in process function 'Block_entry_proc_proc' (dft.cpp:8:14) (around dft.cpp:19).
INFO: [HLS 200-778] Automatically marking array 'real_sample_0' as shared between two reader processes.
INFO: [HLS 200-755] Binding port 0 of memory 'real_sample_0' to function 'real_part_proc' (dft.cpp:8:12) 
INFO: [HLS 200-755] Binding port 1 of memory 'real_sample_0' to function 'imag_part_proc' (dft.cpp:8:13) 
INFO: [HLS 200-778] Automatically marking array 'real_sample_1' as shared between two reader processes.
INFO: [HLS 200-755] Binding port 0 of memory 'real_sample_1' to function 'real_part_proc' (dft.cpp:8:12) 
INFO: [HLS 200-755] Binding port 1 of memory 'real_sample_1' to function 'imag_part_proc' (dft.cpp:8:13) 
INFO: [HLS 200-778] Automatically marking array 'real_sample_2' as shared between two reader processes.
INFO: [HLS 200-755] Binding port 0 of memory 'real_sample_2' to function 'real_part_proc' (dft.cpp:8:12) 
INFO: [HLS 200-755] Binding port 1 of memory 'real_sample_2' to function 'imag_part_proc' (dft.cpp:8:13) 
INFO: [HLS 200-778] Automatically marking array 'real_sample_3' as shared between two reader processes.
INFO: [HLS 200-755] Binding port 0 of memory 'real_sample_3' to function 'real_part_proc' (dft.cpp:8:12) 
INFO: [HLS 200-755] Binding port 1 of memory 'real_sample_3' to function 'imag_part_proc' (dft.cpp:8:13) 
INFO: [HLS 200-778] Automatically marking array 'real_sample_4' as shared between two reader processes.
INFO: [HLS 200-755] Binding port 0 of memory 'real_sample_4' to function 'real_part_proc' (dft.cpp:8:12) 
INFO: [HLS 200-755] Binding port 1 of memory 'real_sample_4' to function 'imag_part_proc' (dft.cpp:8:13) 
INFO: [HLS 200-778] Automatically marking array 'real_sample_5' as shared between two reader processes.
INFO: [HLS 200-755] Binding port 0 of memory 'real_sample_5' to function 'real_part_proc' (dft.cpp:8:12) 
INFO: [HLS 200-755] Binding port 1 of memory 'real_sample_5' to function 'imag_part_proc' (dft.cpp:8:13) 
INFO: [HLS 200-778] Automatically marking array 'real_sample_6' as shared between two reader processes.
INFO: [HLS 200-755] Binding port 0 of memory 'real_sample_6' to function 'real_part_proc' (dft.cpp:8:12) 
INFO: [HLS 200-755] Binding port 1 of memory 'real_sample_6' to function 'imag_part_proc' (dft.cpp:8:13) 
INFO: [HLS 200-778] Automatically marking array 'real_sample_7' as shared between two reader processes.
INFO: [HLS 200-755] Binding port 0 of memory 'real_sample_7' to function 'real_part_proc' (dft.cpp:8:12) 
INFO: [HLS 200-755] Binding port 1 of memory 'real_sample_7' to function 'imag_part_proc' (dft.cpp:8:13) 
INFO: [HLS 200-778] Automatically marking array 'real_sample_8' as shared between two reader processes.
INFO: [HLS 200-755] Binding port 0 of memory 'real_sample_8' to function 'real_part_proc' (dft.cpp:8:12) 
INFO: [HLS 200-755] Binding port 1 of memory 'real_sample_8' to function 'imag_part_proc' (dft.cpp:8:13) 
INFO: [HLS 200-778] Automatically marking array 'real_sample_9' as shared between two reader processes.
INFO: [HLS 200-755] Binding port 0 of memory 'real_sample_9' to function 'real_part_proc' (dft.cpp:8:12) 
INFO: [HLS 200-755] Binding port 1 of memory 'real_sample_9' to function 'imag_part_proc' (dft.cpp:8:13) 
INFO: [HLS 200-778] Automatically marking array 'real_sample_10' as shared between two reader processes.
INFO: [HLS 200-755] Binding port 0 of memory 'real_sample_10' to function 'real_part_proc' (dft.cpp:8:12) 
INFO: [HLS 200-755] Binding port 1 of memory 'real_sample_10' to function 'imag_part_proc' (dft.cpp:8:13) 
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: source ./hls/solution4/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dft dft 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 16 -dim 1 dft real_sample 
INFO: [HLS 200-1510] Running: set_directive_bind_storage -type ram_2p -impl bram dft real_sample 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Analyzing design file 'dft.cpp' ... 
WARNING: [HLS 214-107] Since the loop counter is not declared in loop header and/or initialized to '0', the compiler may not successfully process the dataflow loop (dft.cpp:12:17)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (dft.cpp:14:9)
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file dft.cpp
WARNING: [HLS 207-5292] unused parameter 'imag_sample' (dft.cpp:5:78)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.74 seconds. CPU system time: 0.29 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (/home/yhp/Documents/Class/111-1_HLS/LabB/dft_256_precomputed/hls/solution4/directives.tcl:8:9)
INFO: [HLS 214-188] Unrolling loop 'real_part' (dft.cpp:15:12) in function 'dft' partially with a factor of 16 (dft.cpp:6:0)
INFO: [HLS 214-188] Unrolling loop 'imag_part' (dft.cpp:25:13) in function 'dft' partially with a factor of 16 (dft.cpp:6:0)
INFO: [HLS 214-248] Applying array_partition to 'real_sample': Cyclic partitioning with factor 16 on dimension 1. (dft.cpp:6:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.34 seconds. CPU system time: 0.33 seconds. Elapsed time: 2.46 seconds; current allocated memory: 462.891 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 462.891 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 463.984 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 463.984 MB.
INFO: [XFORM 203-721] Changing loop 'real_part' (dft.cpp:8)  to a process function for dataflow in function 'dft'.
INFO: [XFORM 203-721] Changing loop 'imag_part' (dft.cpp:8)  to a process function for dataflow in function 'dft'.
INFO: [XFORM 203-721] Extract dataflow region from loop top_loop (dft.cpp:8)  of function 'dft'.
INFO: [HLS 200-988] Store statement on variable  'sum_r' in a dataflow region ( 'dataflow_in_loop_top_loop' (dft.cpp:8:14)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'sum_i' in a dataflow region ( 'dataflow_in_loop_top_loop' (dft.cpp:8:14)) will infer a separate dataflow process. Consider placing this store inside a function.
ERROR: [HLS 200-976] Argument 'sum_r' failed dataflow checking: Cannot read as well as write over function parameter. Check if the variable used as a channel can be declared inside the dataflow region.
INFO: [HLS 200-992] Argument 'sum_r' has read operations in process function 'real_part_proc' (dft.cpp:8:12).
ERROR: [HLS 200-971] Array 'sum_r' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Argument 'sum_r' has read operations in process function 'real_part_proc' (dft.cpp:8:12).
INFO: [HLS 200-992] Argument 'sum_r' has write operations in process function 'Block_entry_proc_proc' (dft.cpp:8:14) (around dft.cpp:19).
INFO: [HLS 200-778] Automatically marking array 'real_sample_0' as shared between two reader processes.
INFO: [HLS 200-755] Binding port 0 of memory 'real_sample_0' to function 'real_part_proc' (dft.cpp:8:12) 
INFO: [HLS 200-755] Binding port 1 of memory 'real_sample_0' to function 'imag_part_proc' (dft.cpp:8:13) 
INFO: [HLS 200-778] Automatically marking array 'real_sample_1' as shared between two reader processes.
INFO: [HLS 200-755] Binding port 0 of memory 'real_sample_1' to function 'real_part_proc' (dft.cpp:8:12) 
INFO: [HLS 200-755] Binding port 1 of memory 'real_sample_1' to function 'imag_part_proc' (dft.cpp:8:13) 
INFO: [HLS 200-778] Automatically marking array 'real_sample_2' as shared between two reader processes.
INFO: [HLS 200-755] Binding port 0 of memory 'real_sample_2' to function 'real_part_proc' (dft.cpp:8:12) 
INFO: [HLS 200-755] Binding port 1 of memory 'real_sample_2' to function 'imag_part_proc' (dft.cpp:8:13) 
INFO: [HLS 200-778] Automatically marking array 'real_sample_3' as shared between two reader processes.
INFO: [HLS 200-755] Binding port 0 of memory 'real_sample_3' to function 'real_part_proc' (dft.cpp:8:12) 
INFO: [HLS 200-755] Binding port 1 of memory 'real_sample_3' to function 'imag_part_proc' (dft.cpp:8:13) 
INFO: [HLS 200-778] Automatically marking array 'real_sample_4' as shared between two reader processes.
INFO: [HLS 200-755] Binding port 0 of memory 'real_sample_4' to function 'real_part_proc' (dft.cpp:8:12) 
INFO: [HLS 200-755] Binding port 1 of memory 'real_sample_4' to function 'imag_part_proc' (dft.cpp:8:13) 
INFO: [HLS 200-778] Automatically marking array 'real_sample_5' as shared between two reader processes.
INFO: [HLS 200-755] Binding port 0 of memory 'real_sample_5' to function 'real_part_proc' (dft.cpp:8:12) 
INFO: [HLS 200-755] Binding port 1 of memory 'real_sample_5' to function 'imag_part_proc' (dft.cpp:8:13) 
INFO: [HLS 200-778] Automatically marking array 'real_sample_6' as shared between two reader processes.
INFO: [HLS 200-755] Binding port 0 of memory 'real_sample_6' to function 'real_part_proc' (dft.cpp:8:12) 
INFO: [HLS 200-755] Binding port 1 of memory 'real_sample_6' to function 'imag_part_proc' (dft.cpp:8:13) 
INFO: [HLS 200-778] Automatically marking array 'real_sample_7' as shared between two reader processes.
INFO: [HLS 200-755] Binding port 0 of memory 'real_sample_7' to function 'real_part_proc' (dft.cpp:8:12) 
INFO: [HLS 200-755] Binding port 1 of memory 'real_sample_7' to function 'imag_part_proc' (dft.cpp:8:13) 
INFO: [HLS 200-778] Automatically marking array 'real_sample_8' as shared between two reader processes.
INFO: [HLS 200-755] Binding port 0 of memory 'real_sample_8' to function 'real_part_proc' (dft.cpp:8:12) 
INFO: [HLS 200-755] Binding port 1 of memory 'real_sample_8' to function 'imag_part_proc' (dft.cpp:8:13) 
INFO: [HLS 200-778] Automatically marking array 'real_sample_9' as shared between two reader processes.
INFO: [HLS 200-755] Binding port 0 of memory 'real_sample_9' to function 'real_part_proc' (dft.cpp:8:12) 
INFO: [HLS 200-755] Binding port 1 of memory 'real_sample_9' to function 'imag_part_proc' (dft.cpp:8:13) 
INFO: [HLS 200-778] Automatically marking array 'real_sample_10' as shared between two reader processes.
INFO: [HLS 200-755] Binding port 0 of memory 'real_sample_10' to function 'real_part_proc' (dft.cpp:8:12) 
INFO: [HLS 200-755] Binding port 1 of memory 'real_sample_10' to function 'imag_part_proc' (dft.cpp:8:13) 
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: source ./hls/solution4/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dft dft 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 16 -dim 1 dft real_sample 
INFO: [HLS 200-1510] Running: set_directive_bind_storage -type ram_2p -impl bram dft real_sample 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Analyzing design file 'dft.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'imag_sample' (dft.cpp:5:78)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.71 seconds. CPU system time: 0.28 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (/home/yhp/Documents/Class/111-1_HLS/LabB/dft_256_precomputed/hls/solution4/directives.tcl:8:9)
INFO: [HLS 214-188] Unrolling loop 'real_part' (dft.cpp:15:13) in function 'dft' partially with a factor of 16 (dft.cpp:6:0)
INFO: [HLS 214-188] Unrolling loop 'imag_part' (dft.cpp:25:13) in function 'dft' partially with a factor of 16 (dft.cpp:6:0)
INFO: [HLS 214-248] Applying array_partition to 'real_sample': Cyclic partitioning with factor 16 on dimension 1. (dft.cpp:6:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.44 seconds. CPU system time: 0.36 seconds. Elapsed time: 2.55 seconds; current allocated memory: 462.797 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 462.797 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 463.863 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 463.895 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 487.238 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'top_loop' (dft.cpp:8:9) in function 'dft' more than one sub loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.449 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dft' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_real_part' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'real_part'.
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_real_part' (loop 'real_part'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'fadd' operation ('add_14', dft.cpp:21) and 'select' operation ('select_ln18', dft.cpp:18).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_real_part' (loop 'real_part'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'fadd' operation ('add_14', dft.cpp:21) and 'select' operation ('select_ln18', dft.cpp:18).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_real_part' (loop 'real_part'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'fadd' operation ('add_14', dft.cpp:21) and 'select' operation ('select_ln18', dft.cpp:18).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_real_part' (loop 'real_part'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'fadd' operation ('add_14', dft.cpp:21) and 'select' operation ('select_ln18', dft.cpp:18).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_real_part' (loop 'real_part'): Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 1) between 'fadd' operation ('add_14', dft.cpp:21) and 'select' operation ('select_ln18', dft.cpp:18).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_real_part' (loop 'real_part'): Unable to enforce a carried dependence constraint (II = 74, distance = 1, offset = 1) between 'fadd' operation ('add_14', dft.cpp:21) and 'select' operation ('select_ln18', dft.cpp:18).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_real_part' (loop 'real_part'): Unable to enforce a carried dependence constraint (II = 78, distance = 1, offset = 1) between 'fadd' operation ('add_14', dft.cpp:21) and 'select' operation ('select_ln18', dft.cpp:18).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_real_part' (loop 'real_part'): Unable to enforce a carried dependence constraint (II = 80, distance = 1, offset = 1) between 'fadd' operation ('add_14', dft.cpp:21) and 'select' operation ('select_ln18', dft.cpp:18).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 81, Depth = 88, loop 'real_part'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.23 seconds; current allocated memory: 500.258 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 500.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_imag_part' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'imag_part'.
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_imag_part' (loop 'imag_part'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'fadd' operation ('add29_14', dft.cpp:31) and 'select' operation ('select_ln28', dft.cpp:28).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_imag_part' (loop 'imag_part'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'fadd' operation ('add29_14', dft.cpp:31) and 'select' operation ('select_ln28', dft.cpp:28).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_imag_part' (loop 'imag_part'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'fadd' operation ('add29_14', dft.cpp:31) and 'select' operation ('select_ln28', dft.cpp:28).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_imag_part' (loop 'imag_part'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'fadd' operation ('add29_14', dft.cpp:31) and 'select' operation ('select_ln28', dft.cpp:28).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_imag_part' (loop 'imag_part'): Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 1) between 'fadd' operation ('add29_14', dft.cpp:31) and 'select' operation ('select_ln28', dft.cpp:28).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_imag_part' (loop 'imag_part'): Unable to enforce a carried dependence constraint (II = 74, distance = 1, offset = 1) between 'fadd' operation ('add29_14', dft.cpp:31) and 'select' operation ('select_ln28', dft.cpp:28).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_imag_part' (loop 'imag_part'): Unable to enforce a carried dependence constraint (II = 78, distance = 1, offset = 1) between 'fadd' operation ('add29_14', dft.cpp:31) and 'select' operation ('select_ln28', dft.cpp:28).
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_imag_part' (loop 'imag_part'): Unable to enforce a carried dependence constraint (II = 80, distance = 1, offset = 1) between 'fadd' operation ('add29_14', dft.cpp:31) and 'select' operation ('select_ln28', dft.cpp:28).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 81, Depth = 88, loop 'imag_part'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 502.277 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.28 seconds; current allocated memory: 502.277 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 503.027 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 503.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_real_part' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_real_part' pipeline 'real_part' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_8s_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_real_part'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 505.324 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_imag_part' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_imag_part' pipeline 'imag_part' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_8s_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_imag_part'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 511.031 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_sample' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/sum_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/sum_i' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dft' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_address0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_we0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_d0' to 0.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'dft/imag_sample_address1' to 0.
WARNING: [RTGEN 206-101]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: source ./hls/solution4/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dft dft 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 16 -dim 1 dft real_sample 
INFO: [HLS 200-1510] Running: set_directive_bind_storage -type ram_2p -impl bram dft real_sample 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Analyzing design file 'dft.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (dft.cpp:8:9)
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file dft.cpp
WARNING: [HLS 207-5292] unused parameter 'imag_sample' (dft.cpp:5:78)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.73 seconds. CPU system time: 0.27 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (/home/yhp/Documents/Class/111-1_HLS/LabB/dft_256_precomputed/hls/solution4/directives.tcl:8:9)
INFO: [HLS 214-188] Unrolling loop 'real_part' (dft.cpp:16:13) in function 'dft' partially with a factor of 16 (dft.cpp:6:0)
INFO: [HLS 214-188] Unrolling loop 'imag_part' (dft.cpp:26:13) in function 'dft' partially with a factor of 16 (dft.cpp:6:0)
INFO: [HLS 214-248] Applying array_partition to 'real_sample': Cyclic partitioning with factor 16 on dimension 1. (dft.cpp:6:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.35 seconds. CPU system time: 0.34 seconds. Elapsed time: 2.42 seconds; current allocated memory: 462.875 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 462.875 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 463.980 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 463.980 MB.
INFO: [XFORM 203-721] Changing loop 'Loop_top_loop_proc' (dft.cpp:9) to a process function for dataflow in function 'dft'.
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'dft' (dft.cpp:5:1)  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
INFO: [XFORM 203-712] Applying dataflow to function 'dft' (dft.cpp:5:1), detected/extracted 1 process function(s): 
	 'Loop_top_loop_proc'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 487.766 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'top_loop' (dft.cpp:9:6) in function 'Loop_top_loop_proc' more than one sub loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 507.324 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dft' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_top_loop_proc_Pipeline_real_part' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'real_part'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_top_loop_proc_Pipeline_real_part' (loop 'real_part'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'fadd' operation ('add_15_i_i', dft.cpp:22) and 'select' operation ('select_ln19', dft.cpp:19).
WARNING: [HLS 200-880] The II Violation in module 'Loop_top_loop_proc_Pipeline_real_part' (loop 'real_part'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'fadd' operation ('add_15_i_i', dft.cpp:22) and 'select' operation ('select_ln19', dft.cpp:19).
WARNING: [HLS 200-880] The II Violation in module 'Loop_top_loop_proc_Pipeline_real_part' (loop 'real_part'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'fadd' operation ('add_15_i_i', dft.cpp:22) and 'select' operation ('select_ln19', dft.cpp:19).
WARNING: [HLS 200-880] The II Violation in module 'Loop_top_loop_proc_Pipeline_real_part' (loop 'real_part'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'fadd' operation ('add_15_i_i', dft.cpp:22) and 'select' operation ('select_ln19', dft.cpp:19).
WARNING: [HLS 200-880] The II Violation in module 'Loop_top_loop_proc_Pipeline_real_part' (loop 'real_part'): Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 1) between 'fadd' operation ('add_15_i_i', dft.cpp:22) and 'select' operation ('select_ln19', dft.cpp:19).
WARNING: [HLS 200-880] The II Violation in module 'Loop_top_loop_proc_Pipeline_real_part' (loop 'real_part'): Unable to enforce a carried dependence constraint (II = 74, distance = 1, offset = 1) between 'fadd' operation ('add_15_i_i', dft.cpp:22) and 'select' operation ('select_ln19', dft.cpp:19).
WARNING: [HLS 200-880] The II Violation in module 'Loop_top_loop_proc_Pipeline_real_part' (loop 'real_part'): Unable to enforce a carried dependence constraint (II = 78, distance = 1, offset = 1) between 'fadd' operation ('add_15_i_i', dft.cpp:22) and 'select' operation ('select_ln19', dft.cpp:19).
WARNING: [HLS 200-880] The II Violation in module 'Loop_top_loop_proc_Pipeline_real_part' (loop 'real_part'): Unable to enforce a carried dependence constraint (II = 80, distance = 1, offset = 1) between 'fadd' operation ('add_15_i_i', dft.cpp:22) and 'select' operation ('select_ln19', dft.cpp:19).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 81, Depth = 88, loop 'real_part'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 510.250 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 510.250 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_top_loop_proc_Pipeline_imag_part' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'imag_part'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_top_loop_proc_Pipeline_imag_part' (loop 'imag_part'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'fadd' operation ('add29_15_i_i', dft.cpp:32) and 'select' operation ('select_ln29', dft.cpp:29).
WARNING: [HLS 200-880] The II Violation in module 'Loop_top_loop_proc_Pipeline_imag_part' (loop 'imag_part'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'fadd' operation ('add29_15_i_i', dft.cpp:32) and 'select' operation ('select_ln29', dft.cpp:29).
WARNING: [HLS 200-880] The II Violation in module 'Loop_top_loop_proc_Pipeline_imag_part' (loop 'imag_part'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'fadd' operation ('add29_15_i_i', dft.cpp:32) and 'select' operation ('select_ln29', dft.cpp:29).
WARNING: [HLS 200-880] The II Violation in module 'Loop_top_loop_proc_Pipeline_imag_part' (loop 'imag_part'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'fadd' operation ('add29_15_i_i', dft.cpp:32) and 'select' operation ('select_ln29', dft.cpp:29).
WARNING: [HLS 200-880] The II Violation in module 'Loop_top_loop_proc_Pipeline_imag_part' (loop 'imag_part'): Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 1) between 'fadd' operation ('add29_15_i_i', dft.cpp:32) and 'select' operation ('select_ln29', dft.cpp:29).
WARNING: [HLS 200-880] The II Violation in module 'Loop_top_loop_proc_Pipeline_imag_part' (loop 'imag_part'): Unable to enforce a carried dependence constraint (II = 74, distance = 1, offset = 1) between 'fadd' operation ('add29_15_i_i', dft.cpp:32) and 'select' operation ('select_ln29', dft.cpp:29).
WARNING: [HLS 200-880] The II Violation in module 'Loop_top_loop_proc_Pipeline_imag_part' (loop 'imag_part'): Unable to enforce a carried dependence constraint (II = 78, distance = 1, offset = 1) between 'fadd' operation ('add29_15_i_i', dft.cpp:32) and 'select' operation ('select_ln29', dft.cpp:29).
WARNING: [HLS 200-880] The II Violation in module 'Loop_top_loop_proc_Pipeline_imag_part' (loop 'imag_part'): Unable to enforce a carried dependence constraint (II = 80, distance = 1, offset = 1) between 'fadd' operation ('add29_15_i_i', dft.cpp:32) and 'select' operation ('select_ln29', dft.cpp:29).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 81, Depth = 88, loop 'imag_part'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 512.285 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 512.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_top_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 512.945 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 512.945 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 512.945 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 512.945 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_top_loop_proc_Pipeline_real_part' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Loop_top_loop_proc_Pipeline_real_part' pipeline 'real_part' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_8s_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_top_loop_proc_Pipeline_real_part'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 515.707 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_top_loop_proc_Pipeline_imag_part' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Loop_top_loop_proc_Pipeline_imag_part' pipeline 'imag_part' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_8s_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_top_loop_proc_Pipeline_imag_part'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 521.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_top_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_top_loop_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 525.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample_8' to 'ap_memory'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: source ./hls/solution4/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dft dft 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 16 -dim 1 dft real_sample 
INFO: [HLS 200-1510] Running: set_directive_bind_storage -type ram_2p -impl bram dft real_sample 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Analyzing design file 'dft.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (dft.cpp:8:9)
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file dft.cpp
WARNING: [HLS 207-5292] unused parameter 'imag_sample' (dft.cpp:5:78)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.82 seconds. CPU system time: 0.31 seconds. Elapsed time: 0.56 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (/home/yhp/Documents/Class/111-1_HLS/LabB/dft_256_precomputed/hls/solution4/directives.tcl:8:9)
INFO: [HLS 214-188] Unrolling loop 'real_part' (dft.cpp:16:13) in function 'dft' partially with a factor of 16 (dft.cpp:6:0)
INFO: [HLS 214-188] Unrolling loop 'imag_part' (dft.cpp:26:13) in function 'dft' partially with a factor of 16 (dft.cpp:6:0)
INFO: [HLS 214-248] Applying array_partition to 'real_sample': Cyclic partitioning with factor 16 on dimension 1. (dft.cpp:6:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.3 seconds. CPU system time: 0.31 seconds. Elapsed time: 2.46 seconds; current allocated memory: 462.875 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 462.875 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 463.980 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 464.023 MB.
INFO: [XFORM 203-721] Changing loop 'Loop_top_loop_proc' (dft.cpp:9) to a process function for dataflow in function 'dft'.
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'dft' (dft.cpp:5:1)  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
INFO: [XFORM 203-712] Applying dataflow to function 'dft' (dft.cpp:5:1), detected/extracted 1 process function(s): 
	 'Loop_top_loop_proc'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 487.770 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'top_loop' (dft.cpp:9:6) in function 'Loop_top_loop_proc' more than one sub loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 507.324 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dft' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_top_loop_proc_Pipeline_real_part' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'real_part'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_top_loop_proc_Pipeline_real_part' (loop 'real_part'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('empty_write_ln16', dft.cpp:16) of variable 'add_15_i_i', dft.cpp:22 on local variable 'empty' and 'load' operation ('p_load4', dft.cpp:19) on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_top_loop_proc_Pipeline_real_part' (loop 'real_part'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('empty_write_ln16', dft.cpp:16) of variable 'add_15_i_i', dft.cpp:22 on local variable 'empty' and 'load' operation ('p_load4', dft.cpp:19) on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_top_loop_proc_Pipeline_real_part' (loop 'real_part'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('empty_write_ln16', dft.cpp:16) of variable 'add_15_i_i', dft.cpp:22 on local variable 'empty' and 'load' operation ('p_load4', dft.cpp:19) on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_top_loop_proc_Pipeline_real_part' (loop 'real_part'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('empty_write_ln16', dft.cpp:16) of variable 'add_15_i_i', dft.cpp:22 on local variable 'empty' and 'load' operation ('p_load4', dft.cpp:19) on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_top_loop_proc_Pipeline_real_part' (loop 'real_part'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 0) between 'store' operation ('empty_write_ln16', dft.cpp:16) of variable 'add_15_i_i', dft.cpp:22 on local variable 'empty' and 'load' operation ('p_load4', dft.cpp:19) on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_top_loop_proc_Pipeline_real_part' (loop 'real_part'): Unable to enforce a carried dependence constraint (II = 51, distance = 1, offset = 0) between 'store' operation ('empty_write_ln16', dft.cpp:16) of variable 'add_15_i_i', dft.cpp:22 on local variable 'empty' and 'load' operation ('p_load4', dft.cpp:19) on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_top_loop_proc_Pipeline_real_part' (loop 'real_part'): Unable to enforce a carried dependence constraint (II = 59, distance = 1, offset = 0) between 'store' operation ('empty_write_ln16', dft.cpp:16) of variable 'add_15_i_i', dft.cpp:22 on local variable 'empty' and 'load' operation ('p_load4', dft.cpp:19) on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_top_loop_proc_Pipeline_real_part' (loop 'real_part'): Unable to enforce a carried dependence constraint (II = 63, distance = 1, offset = 0) between 'store' operation ('empty_write_ln16', dft.cpp:16) of variable 'add_15_i_i', dft.cpp:22 on local variable 'empty' and 'load' operation ('p_load4', dft.cpp:19) on local variable 'empty'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 64, Depth = 69, loop 'real_part'
WARNING: [HLS 200-871] Estimated clock period (14.512ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'Loop_top_loop_proc_Pipeline_real_part' consists of the following:	'fadd' operation ('add_i_i', dft.cpp:22) [66]  (7.26 ns)
	'fadd' operation ('add_1_i_i', dft.cpp:22) [75]  (7.26 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 510.059 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 510.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_top_loop_proc_Pipeline_imag_part' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'imag_part'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_top_loop_proc_Pipeline_imag_part' (loop 'imag_part'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('empty_write_ln26', dft.cpp:26) of variable 'add29_15_i_i', dft.cpp:32 on local variable 'empty' and 'load' operation ('p_load4', dft.cpp:29) on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_top_loop_proc_Pipeline_imag_part' (loop 'imag_part'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('empty_write_ln26', dft.cpp:26) of variable 'add29_15_i_i', dft.cpp:32 on local variable 'empty' and 'load' operation ('p_load4', dft.cpp:29) on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_top_loop_proc_Pipeline_imag_part' (loop 'imag_part'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('empty_write_ln26', dft.cpp:26) of variable 'add29_15_i_i', dft.cpp:32 on local variable 'empty' and 'load' operation ('p_load4', dft.cpp:29) on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_top_loop_proc_Pipeline_imag_part' (loop 'imag_part'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('empty_write_ln26', dft.cpp:26) of variable 'add29_15_i_i', dft.cpp:32 on local variable 'empty' and 'load' operation ('p_load4', dft.cpp:29) on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_top_loop_proc_Pipeline_imag_part' (loop 'imag_part'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 0) between 'store' operation ('empty_write_ln26', dft.cpp:26) of variable 'add29_15_i_i', dft.cpp:32 on local variable 'empty' and 'load' operation ('p_load4', dft.cpp:29) on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_top_loop_proc_Pipeline_imag_part' (loop 'imag_part'): Unable to enforce a carried dependence constraint (II = 51, distance = 1, offset = 0) between 'store' operation ('empty_write_ln26', dft.cpp:26) of variable 'add29_15_i_i', dft.cpp:32 on local variable 'empty' and 'load' operation ('p_load4', dft.cpp:29) on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_top_loop_proc_Pipeline_imag_part' (loop 'imag_part'): Unable to enforce a carried dependence constraint (II = 59, distance = 1, offset = 0) between 'store' operation ('empty_write_ln26', dft.cpp:26) of variable 'add29_15_i_i', dft.cpp:32 on local variable 'empty' and 'load' operation ('p_load4', dft.cpp:29) on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_top_loop_proc_Pipeline_imag_part' (loop 'imag_part'): Unable to enforce a carried dependence constraint (II = 63, distance = 1, offset = 0) between 'store' operation ('empty_write_ln26', dft.cpp:26) of variable 'add29_15_i_i', dft.cpp:32 on local variable 'empty' and 'load' operation ('p_load4', dft.cpp:29) on local variable 'empty'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 64, Depth = 69, loop 'imag_part'
WARNING: [HLS 200-871] Estimated clock period (14.512ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'Loop_top_loop_proc_Pipeline_imag_part' consists of the following:	'fadd' operation ('add29_i_i', dft.cpp:32) [66]  (7.26 ns)
	'fadd' operation ('add29_1_i_i', dft.cpp:32) [75]  (7.26 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.59 seconds. CPU system time: 0 seconds. Elapsed time: 0.6 seconds; current allocated memory: 512.066 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 512.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_top_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (7.424ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'Loop_top_loop_proc' consists of the following:	'call' operation ('_ln20', dft.cpp:20) to 'Loop_top_loop_proc_Pipeline_real_part' [57]  (7.42 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 512.848 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 512.848 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 512.848 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 512.848 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_top_loop_proc_Pipeline_real_part' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Loop_top_loop_proc_Pipeline_real_part' pipeline 'real_part' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_8s_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_top_loop_proc_Pipeline_real_part'.
INFO==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: source ./hls/solution4/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dft dft 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 16 -dim 1 dft real_sample 
INFO: [HLS 200-1510] Running: set_directive_bind_storage -type ram_2p -impl bram dft real_sample 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Analyzing design file 'dft.cpp' ... 
WARNING: [HLS 214-107] Since the loop counter is not declared in loop header and/or initialized to '0', the compiler may not successfully process the dataflow loop (dft.cpp:13:17)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (dft.cpp:15:9)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (dft.cpp:8:9)
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file dft.cpp
WARNING: [HLS 207-5292] unused parameter 'imag_sample' (dft.cpp:5:78)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.74 seconds. CPU system time: 0.27 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (/home/yhp/Documents/Class/111-1_HLS/LabB/dft_256_precomputed/hls/solution4/directives.tcl:8:9)
INFO: [HLS 214-188] Unrolling loop 'real_part' (dft.cpp:16:12) in function 'dft' partially with a factor of 16 (dft.cpp:6:0)
INFO: [HLS 214-188] Unrolling loop 'imag_part' (dft.cpp:26:13) in function 'dft' partially with a factor of 16 (dft.cpp:6:0)
INFO: [HLS 214-248] Applying array_partition to 'real_sample': Cyclic partitioning with factor 16 on dimension 1. (dft.cpp:6:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.35 seconds. CPU system time: 0.34 seconds. Elapsed time: 2.46 seconds; current allocated memory: 462.859 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 462.859 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 463.965 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 464.004 MB.
INFO: [XFORM 203-721] Changing loop 'real_part' (dft.cpp:9)  to a process function for dataflow in function 'dft'.
INFO: [XFORM 203-721] Changing loop 'imag_part' (dft.cpp:9)  to a process function for dataflow in function 'dft'.
INFO: [XFORM 203-721] Extract dataflow region from loop top_loop (dft.cpp:9)  of function 'dft'.
INFO: [XFORM 203-721] Changing loop 'top_loop' (dft.cpp:9)  to a process function for dataflow in function 'dft'.
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'dft' (dft.cpp:5:1)  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
INFO: [HLS 200-988] Store statement on variable  'sum_r' in a dataflow region ( 'dataflow_in_loop_top_loop' (dft.cpp:9:14)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'sum_i' in a dataflow region ( 'dataflow_in_loop_top_loop' (dft.cpp:9:14)) will infer a separate dataflow process. Consider placing this store inside a function.
ERROR: [HLS 200-976] Argument 'sum_r' failed dataflow checking: Cannot read as well as write over function parameter. Check if the variable used as a channel can be declared inside the dataflow region.
INFO: [HLS 200-992] Argument 'sum_r' has read operations in process function 'real_part_proc' (dft.cpp:9:12).
ERROR: [HLS 200-971] Array 'sum_r' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Argument 'sum_r' has read operations in process function 'real_part_proc' (dft.cpp:9:12).
INFO: [HLS 200-992] Argument 'sum_r' has write operations in process function 'Block_entry_proc_proc' (dft.cpp:9:14) (around dft.cpp:20).
INFO: [HLS 200-778] Automatically marking array 'real_sample_0' as shared between two reader processes.
INFO: [HLS 200-755] Binding port 0 of memory 'real_sample_0' to function 'real_part_proc' (dft.cpp:9:12) 
INFO: [HLS 200-755] Binding port 1 of memory 'real_sample_0' to function 'imag_part_proc' (dft.cpp:9:13) 
INFO: [HLS 200-778] Automatically marking array 'real_sample_1' as shared between two reader processes.
INFO: [HLS 200-755] Binding port 0 of memory 'real_sample_1' to function 'real_part_proc' (dft.cpp:9:12) 
INFO: [HLS 200-755] Binding port 1 of memory 'real_sample_1' to function 'imag_part_proc' (dft.cpp:9:13) 
INFO: [HLS 200-778] Automatically marking array 'real_sample_2' as shared between two reader processes.
INFO: [HLS 200-755] Binding port 0 of memory 'real_sample_2' to function 'real_part_proc' (dft.cpp:9:12) 
INFO: [HLS 200-755] Binding port 1 of memory 'real_sample_2' to function 'imag_part_proc' (dft.cpp:9:13) 
INFO: [HLS 200-778] Automatically marking array 'real_sample_3' as shared between two reader processes.
INFO: [HLS 200-755] Binding port 0 of memory 'real_sample_3' to function 'real_part_proc' (dft.cpp:9:12) 
INFO: [HLS 200-755] Binding port 1 of memory 'real_sample_3' to function 'imag_part_proc' (dft.cpp:9:13) 
INFO: [HLS 200-778] Automatically marking array 'real_sample_4' as shared between two reader processes.
INFO: [HLS 200-755] Binding port 0 of memory 'real_sample_4' to function 'real_part_proc' (dft.cpp:9:12) 
INFO: [HLS 200-755] Binding port 1 of memory 'real_sample_4' to function 'imag_part_proc' (dft.cpp:9:13) 
INFO: [HLS 200-778] Automatically marking array 'real_sample_5' as shared between two reader processes.
INFO: [HLS 200-755] Binding port 0 of memory 'real_sample_5' to function 'real_part_proc' (dft.cpp:9:12) 
INFO: [HLS 200-755] Binding port 1 of memory 'real_sample_5' to function 'imag_part_proc' (dft.cpp:9:13) 
INFO: [HLS 200-778] Automatically marking array 'real_sample_6' as shared between two reader processes.
INFO: [HLS 200-755] Binding port 0 of memory 'real_sample_6' to function 'real_part_proc' (dft.cpp:9:12) 
INFO: [HLS 200-755] Binding port 1 of memory 'real_sample_6' to function 'imag_part_proc' (dft.cpp:9:13) 
INFO: [HLS 200-778] Automatically marking array 'real_sample_7' as shared between two reader processes.
INFO: [HLS 200-755] Binding port 0 of memory 'real_sample_7' to function 'real_part_proc' (dft.cpp:9:12) 
INFO: [HLS 200-755] Binding port 1 of memory 'real_sample_7' to function 'imag_part_proc' (dft.cpp:9:13) 
INFO: [HLS 200-778] Automatically marking array 'real_sample_8' as shared between two reader processes.
INFO: [HLS 200-755] Binding port 0 of memory 'real_sample_8' to function 'real_part_proc' (dft.cpp:9:12) 
INFO: [HLS 200-755] Binding port 1 of memory 'real_sample_8' to function 'imag_part_proc' (dft.cpp:9:13) 
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: source ./hls/solution4/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dft dft 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 16 -dim 1 dft real_sample 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Analyzing design file 'dft.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'imag_sample' (dft.cpp:5:78)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.75 seconds. CPU system time: 0.31 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-188] Unrolling loop 'real_part' (dft.cpp:16:13) in function 'dft' partially with a factor of 16 (dft.cpp:6:0)
INFO: [HLS 214-188] Unrolling loop 'imag_part' (dft.cpp:31:13) in function 'dft' partially with a factor of 16 (dft.cpp:6:0)
INFO: [HLS 214-248] Applying array_partition to 'real_sample': Cyclic partitioning with factor 16 on dimension 1. (dft.cpp:6:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.33 seconds. CPU system time: 0.32 seconds. Elapsed time: 2.45 seconds; current allocated memory: 462.715 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 462.715 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 463.805 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 463.840 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 487.406 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'top_loop' (dft.cpp:9:9) in function 'dft' more than one sub loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 497.609 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dft' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_real_part' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'real_part'.
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_real_part' (loop 'real_part'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('tmp_r_1_out_write_ln16', dft.cpp:16) of variable 'tmp_r', dft.cpp:23 on local variable 'tmp_r_1_out' and 'load' operation ('tmp_r_1_out_load', dft.cpp:19) on local variable 'tmp_r_1_out'.
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_real_part' (loop 'real_part'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('tmp_r_1_out_write_ln16', dft.cpp:16) of variable 'tmp_r', dft.cpp:23 on local variable 'tmp_r_1_out' and 'load' operation ('tmp_r_1_out_load', dft.cpp:19) on local variable 'tmp_r_1_out'.
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_real_part' (loop 'real_part'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('tmp_r_1_out_write_ln16', dft.cpp:16) of variable 'tmp_r', dft.cpp:23 on local variable 'tmp_r_1_out' and 'load' operation ('tmp_r_1_out_load', dft.cpp:19) on local variable 'tmp_r_1_out'.
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_real_part' (loop 'real_part'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('tmp_r_1_out_write_ln16', dft.cpp:16) of variable 'tmp_r', dft.cpp:23 on local variable 'tmp_r_1_out' and 'load' operation ('tmp_r_1_out_load', dft.cpp:19) on local variable 'tmp_r_1_out'.
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_real_part' (loop 'real_part'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 0) between 'store' operation ('tmp_r_1_out_write_ln16', dft.cpp:16) of variable 'tmp_r', dft.cpp:23 on local variable 'tmp_r_1_out' and 'load' operation ('tmp_r_1_out_load', dft.cpp:19) on local variable 'tmp_r_1_out'.
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_real_part' (loop 'real_part'): Unable to enforce a carried dependence constraint (II = 51, distance = 1, offset = 0) between 'store' operation ('tmp_r_1_out_write_ln16', dft.cpp:16) of variable 'tmp_r', dft.cpp:23 on local variable 'tmp_r_1_out' and 'load' operation ('tmp_r_1_out_load', dft.cpp:19) on local variable 'tmp_r_1_out'.
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_real_part' (loop 'real_part'): Unable to enforce a carried dependence constraint (II = 59, distance = 1, offset = 0) between 'store' operation ('tmp_r_1_out_write_ln16', dft.cpp:16) of variable 'tmp_r', dft.cpp:23 on local variable 'tmp_r_1_out' and 'load' operation ('tmp_r_1_out_load', dft.cpp:19) on local variable 'tmp_r_1_out'.
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_real_part' (loop 'real_part'): Unable to enforce a carried dependence constraint (II = 63, distance = 1, offset = 0) between 'store' operation ('tmp_r_1_out_write_ln16', dft.cpp:16) of variable 'tmp_r', dft.cpp:23 on local variable 'tmp_r_1_out' and 'load' operation ('tmp_r_1_out_load', dft.cpp:19) on local variable 'tmp_r_1_out'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 64, Depth = 69, loop 'real_part'
WARNING: [HLS 200-871] Estimated clock period (14.512ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'dft_Pipeline_real_part' consists of the following:	'fadd' operation ('tmp_r', dft.cpp:23) [68]  (7.26 ns)
	'fadd' operation ('tmp_r', dft.cpp:23) [77]  (7.26 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 500.258 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 500.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft_Pipeline_imag_part' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'imag_part'.
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_imag_part' (loop 'imag_part'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('tmp_i_1_out_write_ln31', dft.cpp:31) of variable 'tmp_i', dft.cpp:38 on local variable 'tmp_i_1_out' and 'load' operation ('tmp_i_1_out_load', dft.cpp:34) on local variable 'tmp_i_1_out'.
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_imag_part' (loop 'imag_part'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('tmp_i_1_out_write_ln31', dft.cpp:31) of variable 'tmp_i', dft.cpp:38 on local variable 'tmp_i_1_out' and 'load' operation ('tmp_i_1_out_load', dft.cpp:34) on local variable 'tmp_i_1_out'.
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_imag_part' (loop 'imag_part'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('tmp_i_1_out_write_ln31', dft.cpp:31) of variable 'tmp_i', dft.cpp:38 on local variable 'tmp_i_1_out' and 'load' operation ('tmp_i_1_out_load', dft.cpp:34) on local variable 'tmp_i_1_out'.
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_imag_part' (loop 'imag_part'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('tmp_i_1_out_write_ln31', dft.cpp:31) of variable 'tmp_i', dft.cpp:38 on local variable 'tmp_i_1_out' and 'load' operation ('tmp_i_1_out_load', dft.cpp:34) on local variable 'tmp_i_1_out'.
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_imag_part' (loop 'imag_part'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 0) between 'store' operation ('tmp_i_1_out_write_ln31', dft.cpp:31) of variable 'tmp_i', dft.cpp:38 on local variable 'tmp_i_1_out' and 'load' operation ('tmp_i_1_out_load', dft.cpp:34) on local variable 'tmp_i_1_out'.
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_imag_part' (loop 'imag_part'): Unable to enforce a carried dependence constraint (II = 51, distance = 1, offset = 0) between 'store' operation ('tmp_i_1_out_write_ln31', dft.cpp:31) of variable 'tmp_i', dft.cpp:38 on local variable 'tmp_i_1_out' and 'load' operation ('tmp_i_1_out_load', dft.cpp:34) on local variable 'tmp_i_1_out'.
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_imag_part' (loop 'imag_part'): Unable to enforce a carried dependence constraint (II = 59, distance = 1, offset = 0) between 'store' operation ('tmp_i_1_out_write_ln31', dft.cpp:31) of variable 'tmp_i', dft.cpp:38 on local variable 'tmp_i_1_out' and 'load' operation ('tmp_i_1_out_load', dft.cpp:34) on local variable 'tmp_i_1_out'.
WARNING: [HLS 200-880] The II Violation in module 'dft_Pipeline_imag_part' (loop 'imag_part'): Unable to enforce a carried dependence constraint (II = 63, distance = 1, offset = 0) between 'store' operation ('tmp_i_1_out_write_ln31', dft.cpp:31) of variable 'tmp_i', dft.cpp:38 on local variable 'tmp_i_1_out' and 'load' operation ('tmp_i_1_out_load', dft.cpp:34) on local variable 'tmp_i_1_out'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 64, Depth = 69, loop 'imag_part'
WARNING: [HLS 200-871] Estimated clock period (14.512ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'dft_Pipeline_imag_part' consists of the following:	'fadd' operation ('tmp_i', dft.cpp:38) [68]  (7.26 ns)
	'fadd' operation ('tmp_i', dft.cpp:38) [77]  (7.26 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.57 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 502.266 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 502.266 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (7.424ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'dft' consists of the following:	'call' operation ('_ln11', dft.cpp:11) to 'dft_Pipeline_real_part' [75]  (7.42 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 503.070 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 503.070 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_real_part' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_real_part' pipeline 'real_part' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_8s_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_real_part'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 505.043 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft_Pipeline_imag_part' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dft_Pipeline_imag_part' pipeline 'imag_part' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_8s_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft_Pipeline_imag_part'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 510.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample_11' to 'ap_memory'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: source ./hls/solution4/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dft dft 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 16 -dim 1 dft real_sample 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Analyzing design file 'dft.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (dft.cpp:8:9)
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file dft.cpp
WARNING: [HLS 207-5292] unused parameter 'imag_sample' (dft.cpp:5:78)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.72 seconds. CPU system time: 0.3 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-188] Unrolling loop 'real_part' (dft.cpp:16:13) in function 'dft' partially with a factor of 16 (dft.cpp:6:0)
INFO: [HLS 214-188] Unrolling loop 'imag_part' (dft.cpp:31:13) in function 'dft' partially with a factor of 16 (dft.cpp:6:0)
INFO: [HLS 214-248] Applying array_partition to 'real_sample': Cyclic partitioning with factor 16 on dimension 1. (dft.cpp:6:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.35 seconds. CPU system time: 0.33 seconds. Elapsed time: 2.44 seconds; current allocated memory: 462.797 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 462.797 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 463.977 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 463.992 MB.
INFO: [XFORM 203-721] Changing loop 'Loop_top_loop_proc' (dft.cpp:9) to a process function for dataflow in function 'dft'.
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'dft' (dft.cpp:5:1)  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
INFO: [XFORM 203-712] Applying dataflow to function 'dft' (dft.cpp:5:1), detected/extracted 1 process function(s): 
	 'Loop_top_loop_proc'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 487.676 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'top_loop' (dft.cpp:9:6) in function 'Loop_top_loop_proc' more than one sub loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 507.496 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dft' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_top_loop_proc_Pipeline_real_part' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'real_part'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_top_loop_proc_Pipeline_real_part' (loop 'real_part'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('tmp_r_1_out_write_ln16', dft.cpp:16) of variable 'tmp_r', dft.cpp:23 on local variable 'tmp_r_1_out' and 'load' operation ('tmp_r_1_out_load', dft.cpp:19) on local variable 'tmp_r_1_out'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_top_loop_proc_Pipeline_real_part' (loop 'real_part'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('tmp_r_1_out_write_ln16', dft.cpp:16) of variable 'tmp_r', dft.cpp:23 on local variable 'tmp_r_1_out' and 'load' operation ('tmp_r_1_out_load', dft.cpp:19) on local variable 'tmp_r_1_out'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_top_loop_proc_Pipeline_real_part' (loop 'real_part'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('tmp_r_1_out_write_ln16', dft.cpp:16) of variable 'tmp_r', dft.cpp:23 on local variable 'tmp_r_1_out' and 'load' operation ('tmp_r_1_out_load', dft.cpp:19) on local variable 'tmp_r_1_out'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_top_loop_proc_Pipeline_real_part' (loop 'real_part'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('tmp_r_1_out_write_ln16', dft.cpp:16) of variable 'tmp_r', dft.cpp:23 on local variable 'tmp_r_1_out' and 'load' operation ('tmp_r_1_out_load', dft.cpp:19) on local variable 'tmp_r_1_out'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_top_loop_proc_Pipeline_real_part' (loop 'real_part'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 0) between 'store' operation ('tmp_r_1_out_write_ln16', dft.cpp:16) of variable 'tmp_r', dft.cpp:23 on local variable 'tmp_r_1_out' and 'load' operation ('tmp_r_1_out_load', dft.cpp:19) on local variable 'tmp_r_1_out'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_top_loop_proc_Pipeline_real_part' (loop 'real_part'): Unable to enforce a carried dependence constraint (II = 51, distance = 1, offset = 0) between 'store' operation ('tmp_r_1_out_write_ln16', dft.cpp:16) of variable 'tmp_r', dft.cpp:23 on local variable 'tmp_r_1_out' and 'load' operation ('tmp_r_1_out_load', dft.cpp:19) on local variable 'tmp_r_1_out'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_top_loop_proc_Pipeline_real_part' (loop 'real_part'): Unable to enforce a carried dependence constraint (II = 59, distance = 1, offset = 0) between 'store' operation ('tmp_r_1_out_write_ln16', dft.cpp:16) of variable 'tmp_r', dft.cpp:23 on local variable 'tmp_r_1_out' and 'load' operation ('tmp_r_1_out_load', dft.cpp:19) on local variable 'tmp_r_1_out'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_top_loop_proc_Pipeline_real_part' (loop 'real_part'): Unable to enforce a carried dependence constraint (II = 63, distance = 1, offset = 0) between 'store' operation ('tmp_r_1_out_write_ln16', dft.cpp:16) of variable 'tmp_r', dft.cpp:23 on local variable 'tmp_r_1_out' and 'load' operation ('tmp_r_1_out_load', dft.cpp:19) on local variable 'tmp_r_1_out'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 64, Depth = 69, loop 'real_part'
WARNING: [HLS 200-871] Estimated clock period (14.512ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'Loop_top_loop_proc_Pipeline_real_part' consists of the following:	'fadd' operation ('tmp_r', dft.cpp:23) [68]  (7.26 ns)
	'fadd' operation ('tmp_r', dft.cpp:23) [77]  (7.26 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 510.266 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 510.266 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_top_loop_proc_Pipeline_imag_part' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'imag_part'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_top_loop_proc_Pipeline_imag_part' (loop 'imag_part'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('tmp_i_1_out_write_ln31', dft.cpp:31) of variable 'tmp_i', dft.cpp:38 on local variable 'tmp_i_1_out' and 'load' operation ('tmp_i_1_out_load', dft.cpp:34) on local variable 'tmp_i_1_out'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_top_loop_proc_Pipeline_imag_part' (loop 'imag_part'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('tmp_i_1_out_write_ln31', dft.cpp:31) of variable 'tmp_i', dft.cpp:38 on local variable 'tmp_i_1_out' and 'load' operation ('tmp_i_1_out_load', dft.cpp:34) on local variable 'tmp_i_1_out'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_top_loop_proc_Pipeline_imag_part' (loop 'imag_part'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('tmp_i_1_out_write_ln31', dft.cpp:31) of variable 'tmp_i', dft.cpp:38 on local variable 'tmp_i_1_out' and 'load' operation ('tmp_i_1_out_load', dft.cpp:34) on local variable 'tmp_i_1_out'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_top_loop_proc_Pipeline_imag_part' (loop 'imag_part'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('tmp_i_1_out_write_ln31', dft.cpp:31) of variable 'tmp_i', dft.cpp:38 on local variable 'tmp_i_1_out' and 'load' operation ('tmp_i_1_out_load', dft.cpp:34) on local variable 'tmp_i_1_out'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_top_loop_proc_Pipeline_imag_part' (loop 'imag_part'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 0) between 'store' operation ('tmp_i_1_out_write_ln31', dft.cpp:31) of variable 'tmp_i', dft.cpp:38 on local variable 'tmp_i_1_out' and 'load' operation ('tmp_i_1_out_load', dft.cpp:34) on local variable 'tmp_i_1_out'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_top_loop_proc_Pipeline_imag_part' (loop 'imag_part'): Unable to enforce a carried dependence constraint (II = 51, distance = 1, offset = 0) between 'store' operation ('tmp_i_1_out_write_ln31', dft.cpp:31) of variable 'tmp_i', dft.cpp:38 on local variable 'tmp_i_1_out' and 'load' operation ('tmp_i_1_out_load', dft.cpp:34) on local variable 'tmp_i_1_out'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_top_loop_proc_Pipeline_imag_part' (loop 'imag_part'): Unable to enforce a carried dependence constraint (II = 59, distance = 1, offset = 0) between 'store' operation ('tmp_i_1_out_write_ln31', dft.cpp:31) of variable 'tmp_i', dft.cpp:38 on local variable 'tmp_i_1_out' and 'load' operation ('tmp_i_1_out_load', dft.cpp:34) on local variable 'tmp_i_1_out'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_top_loop_proc_Pipeline_imag_part' (loop 'imag_part'): Unable to enforce a carried dependence constraint (II = 63, distance = 1, offset = 0) between 'store' operation ('tmp_i_1_out_write_ln31', dft.cpp:31) of variable 'tmp_i', dft.cpp:38 on local variable 'tmp_i_1_out' and 'load' operation ('tmp_i_1_out_load', dft.cpp:34) on local variable 'tmp_i_1_out'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 64, Depth = 69, loop 'imag_part'
WARNING: [HLS 200-871] Estimated clock period (14.512ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'Loop_top_loop_proc_Pipeline_imag_part' consists of the following:	'fadd' operation ('tmp_i', dft.cpp:38) [68]  (7.26 ns)
	'fadd' operation ('tmp_i', dft.cpp:38) [77]  (7.26 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.59 seconds. CPU system time: 0 seconds. Elapsed time: 0.59 seconds; current allocated memory: 512.305 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 512.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_top_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (7.424ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'Loop_top_loop_proc' consists of the following:	'call' operation ('_ln11', dft.cpp:11) to 'Loop_top_loop_proc_Pipeline_real_part' [53]  (7.42 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 513.020 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 513.020 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 513.020 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 513.020 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_top_loop_proc_Pipeline_real_part' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Loop_top_loop_proc_Pipeline_real_part' pipeline 'real_part' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_8s_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_top_loop_proc_Pipeline_real_part'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 515.352 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: source ./hls/solution4/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dft dft 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 16 -dim 1 dft real_sample 
INFO: [HLS 200-1510] Running: set_directive_interface -mode ap_fifo dft real_sample 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Analyzing design file 'dft.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (dft.cpp:8:9)
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file dft.cpp
WARNING: [HLS 207-5292] unused parameter 'imag_sample' (dft.cpp:5:78)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.74 seconds. CPU system time: 0.31 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-188] Unrolling loop 'real_part' (dft.cpp:16:13) in function 'dft' partially with a factor of 16 (dft.cpp:6:0)
INFO: [HLS 214-188] Unrolling loop 'imag_part' (dft.cpp:31:13) in function 'dft' partially with a factor of 16 (dft.cpp:6:0)
INFO: [HLS 214-248] Applying array_partition to 'real_sample': Cyclic partitioning with factor 16 on dimension 1. (dft.cpp:6:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'real_sample_0' (dft.cpp:6:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'real_sample_1' (dft.cpp:6:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'real_sample_2' (dft.cpp:6:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'real_sample_3' (dft.cpp:6:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'real_sample_4' (dft.cpp:6:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'real_sample_5' (dft.cpp:6:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'real_sample_6' (dft.cpp:6:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'real_sample_7' (dft.cpp:6:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'real_sample_8' (dft.cpp:6:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'real_sample_9' (dft.cpp:6:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'real_sample_10' (dft.cpp:6:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'real_sample_11' (dft.cpp:6:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'real_sample_12' (dft.cpp:6:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'real_sample_13' (dft.cpp:6:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'real_sample_14' (dft.cpp:6:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'real_sample_15' (dft.cpp:6:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.35 seconds. CPU system time: 0.33 seconds. Elapsed time: 2.47 seconds; current allocated memory: 462.977 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 462.977 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 464.023 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 464.051 MB.
INFO: [XFORM 203-721] Changing loop 'Loop_top_loop_proc' (dft.cpp:9) to a process function for dataflow in function 'dft'.
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'dft' (dft.cpp:5:1)  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
INFO: [XFORM 203-712] Applying dataflow to function 'dft' (dft.cpp:5:1), detected/extracted 1 process function(s): 
	 'Loop_top_loop_proc1'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 487.809 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'top_loop' (dft.cpp:9:6) in function 'Loop_top_loop_proc1' more than one sub loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 507.598 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dft' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_top_loop_proc1_Pipeline_real_part' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'real_part'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_top_loop_proc1_Pipeline_real_part' (loop 'real_part'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('tmp_r_1_out_write_ln16', dft.cpp:16) of variable 'tmp_r', dft.cpp:23 on local variable 'tmp_r_1_out' and 'load' operation ('tmp_r_1_out_load', dft.cpp:19) on local variable 'tmp_r_1_out'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_top_loop_proc1_Pipeline_real_part' (loop 'real_part'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('tmp_r_1_out_write_ln16', dft.cpp:16) of variable 'tmp_r', dft.cpp:23 on local variable 'tmp_r_1_out' and 'load' operation ('tmp_r_1_out_load', dft.cpp:19) on local variable 'tmp_r_1_out'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_top_loop_proc1_Pipeline_real_part' (loop 'real_part'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('tmp_r_1_out_write_ln16', dft.cpp:16) of variable 'tmp_r', dft.cpp:23 on local variable 'tmp_r_1_out' and 'load' operation ('tmp_r_1_out_load', dft.cpp:19) on local variable 'tmp_r_1_out'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_top_loop_proc1_Pipeline_real_part' (loop 'real_part'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('tmp_r_1_out_write_ln16', dft.cpp:16) of variable 'tmp_r', dft.cpp:23 on local variable 'tmp_r_1_out' and 'load' operation ('tmp_r_1_out_load', dft.cpp:19) on local variable 'tmp_r_1_out'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_top_loop_proc1_Pipeline_real_part' (loop 'real_part'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 0) between 'store' operation ('tmp_r_1_out_write_ln16', dft.cpp:16) of variable 'tmp_r', dft.cpp:23 on local variable 'tmp_r_1_out' and 'load' operation ('tmp_r_1_out_load', dft.cpp:19) on local variable 'tmp_r_1_out'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_top_loop_proc1_Pipeline_real_part' (loop 'real_part'): Unable to enforce a carried dependence constraint (II = 51, distance = 1, offset = 0) between 'store' operation ('tmp_r_1_out_write_ln16', dft.cpp:16) of variable 'tmp_r', dft.cpp:23 on local variable 'tmp_r_1_out' and 'load' operation ('tmp_r_1_out_load', dft.cpp:19) on local variable 'tmp_r_1_out'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_top_loop_proc1_Pipeline_real_part' (loop 'real_part'): Unable to enforce a carried dependence constraint (II = 59, distance = 1, offset = 0) between 'store' operation ('tmp_r_1_out_write_ln16', dft.cpp:16) of variable 'tmp_r', dft.cpp:23 on local variable 'tmp_r_1_out' and 'load' operation ('tmp_r_1_out_load', dft.cpp:19) on local variable 'tmp_r_1_out'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_top_loop_proc1_Pipeline_real_part' (loop 'real_part'): Unable to enforce a carried dependence constraint (II = 63, distance = 1, offset = 0) between 'store' operation ('tmp_r_1_out_write_ln16', dft.cpp:16) of variable 'tmp_r', dft.cpp:23 on local variable 'tmp_r_1_out' and 'load' operation ('tmp_r_1_out_load', dft.cpp:19) on local variable 'tmp_r_1_out'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 64, Depth = 69, loop 'real_part'
WARNING: [HLS 200-871] Estimated clock period (14.512ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'Loop_top_loop_proc1_Pipeline_real_part' consists of the following:	'fadd' operation ('tmp_r', dft.cpp:23) [65]  (7.26 ns)
	'fadd' operation ('tmp_r', dft.cpp:23) [73]  (7.26 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 510.270 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 510.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_top_loop_proc1_Pipeline_imag_part' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'imag_part'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_top_loop_proc1_Pipeline_imag_part' (loop 'imag_part'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('tmp_i_1_out_write_ln31', dft.cpp:31) of variable 'tmp_i', dft.cpp:38 on local variable 'tmp_i_1_out' and 'load' operation ('tmp_i_1_out_load', dft.cpp:34) on local variable 'tmp_i_1_out'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_top_loop_proc1_Pipeline_imag_part' (loop 'imag_part'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('tmp_i_1_out_write_ln31', dft.cpp:31) of variable 'tmp_i', dft.cpp:38 on local variable 'tmp_i_1_out' and 'load' operation ('tmp_i_1_out_load', dft.cpp:34) on local variable 'tmp_i_1_out'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_top_loop_proc1_Pipeline_imag_part' (loop 'imag_part'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('tmp_i_1_out_write_ln31', dft.cpp:31) of variable 'tmp_i', dft.cpp:38 on local variable 'tmp_i_1_out' and 'load' operation ('tmp_i_1_out_load', dft.cpp:34) on local variable 'tmp_i_1_out'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_top_loop_proc1_Pipeline_imag_part' (loop 'imag_part'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('tmp_i_1_out_write_ln31', dft.cpp:31) of variable 'tmp_i', dft.cpp:38 on local variable 'tmp_i_1_out' and 'load' operation ('tmp_i_1_out_load', dft.cpp:34) on local variable 'tmp_i_1_out'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_top_loop_proc1_Pipeline_imag_part' (loop 'imag_part'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 0) between 'store' operation ('tmp_i_1_out_write_ln31', dft.cpp:31) of variable 'tmp_i', dft.cpp:38 on local variable 'tmp_i_1_out' and 'load' operation ('tmp_i_1_out_load', dft.cpp:34) on local variable 'tmp_i_1_out'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_top_loop_proc1_Pipeline_imag_part' (loop 'imag_part'): Unable to enforce a carried dependence constraint (II = 51, distance = 1, offset = 0) between 'store' operation ('tmp_i_1_out_write_ln31', dft.cpp:31) of variable 'tmp_i', dft.cpp:38 on local variable 'tmp_i_1_out' and 'load' operation ('tmp_i_1_out_load', dft.cpp:34) on local variable 'tmp_i_1_out'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_top_loop_proc1_Pipeline_imag_part' (loop 'imag_part'): Unable to enforce a carried dependence constraint (II = 59, distance = 1, offset = 0) between 'store' operation ('tmp_i_1_out_write_ln31', dft.cpp:31) of variable 'tmp_i', dft.cpp:38 on local variable 'tmp_i_1_out' and 'load' operation ('tmp_i_1_out_load', dft.cpp:34) on local variable 'tmp_i_1_out'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_top_loop_proc1_Pipeline_imag_part' (loop 'imag_part'): Unable to enforce a carried dependence constraint (II = 63, distance = 1, offset = 0) between 'store' operation ('tmp_i_1_out_write_ln31', dft.cpp:31) of variable 'tmp_i', dft.cpp:38 on local variable 'tmp_i_1_out' and 'load' operation ('tmp_i_1_out_load', dft.cpp:34) on local variable 'tmp_i_1_out'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 64, Depth = 69, loop 'imag_part'
WARNING: [HLS 200-871] Estimated clock period (14.512ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'Loop_top_loop_proc1_Pipeline_imag_part' consists of the following:	'fadd' operation ('tmp_i', dft.cpp:38) [65]  (7.26 ns)
	'fadd' operation ('tmp_i', dft.cpp:38) [73]  (7.26 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.57 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 512.098 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 512.098 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_top_loop_proc1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (7.424ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'Loop_top_loop_proc1' consists of the following:	'call' operation ('_ln11', dft.cpp:11) to 'Loop_top_loop_proc1_Pipeline_real_part' [54]  (7.42 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 512.746 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 512.746 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 512.746 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 512.746 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_top_loop_proc1_Pipeline_real_part' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Loop_top_loop_proc1_Pipeline_real_part' pipeline 'real_part' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_8s_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_top_loop_proc1_Pipeline_real_part'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 515.809 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_top_loop_proc1_Pipeline_imag_part' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Loop_top_loop_proc1_Pipeline_imag_part' pipeline 'imag_part' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_8s_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_top_loop_proc1_Pipeline_imag_part'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 521.547 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_top_loop_proc1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_top_loop_proc1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 525.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample_3' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample_4' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample_5' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample_6' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample_7' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample_8' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample_9' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample_10' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample_11' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample_12' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample_13' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample_14' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/real_sample_15' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/imag_sample' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/sum_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dft/sum_i' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dft' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'dft/imag_sample_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dft'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 526.516 MB.
INFO: [RTMG 210-279] Implementing memory 'dft_Loop_top_loop_proc1_Pipeline_real_part_cos_coefficients_table_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dft_Loop_top_loop_proc1_Pipeline_imag_part_sin_coefficients_table_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 531.348 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 538.652 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for dft.
INFO: [VLOG 209-307] Generating Verilog RTL for dft.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 68.91 MHz
INFO: [HLS 200-111]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: source ./hls/solution4/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dft dft 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 16 -dim 1 dft real_sample 
INFO: [HLS 200-1510] Running: set_directive_stream dft real_sample 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Analyzing design file 'dft.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (dft.cpp:8:9)
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file dft.cpp
WARNING: [HLS 207-5292] unused parameter 'imag_sample' (dft.cpp:5:78)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.74 seconds. CPU system time: 0.28 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-191] The stream pragma on function argument, in 'call' is unsupported (/home/yhp/Documents/Class/111-1_HLS/LabB/dft_256_precomputed/hls/solution4/directives.tcl:8:9)
INFO: [HLS 214-188] Unrolling loop 'real_part' (dft.cpp:16:13) in function 'dft' partially with a factor of 16 (dft.cpp:6:0)
INFO: [HLS 214-188] Unrolling loop 'imag_part' (dft.cpp:31:13) in function 'dft' partially with a factor of 16 (dft.cpp:6:0)
INFO: [HLS 214-248] Applying array_partition to 'real_sample': Cyclic partitioning with factor 16 on dimension 1. (dft.cpp:6:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.36 seconds. CPU system time: 0.34 seconds. Elapsed time: 2.49 seconds; current allocated memory: 462.875 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 462.875 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 464.027 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 464.043 MB.
INFO: [XFORM 203-721] Changing loop 'Loop_top_loop_proc' (dft.cpp:9) to a process function for dataflow in function 'dft'.
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'dft' (dft.cpp:5:1)  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
INFO: [XFORM 203-712] Applying dataflow to function 'dft' (dft.cpp:5:1), detected/extracted 1 process function(s): 
	 'Loop_top_loop_proc'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 487.730 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'top_loop' (dft.cpp:9:6) in function 'Loop_top_loop_proc' more than one sub loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 507.531 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dft' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_top_loop_proc_Pipeline_real_part' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'real_part'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_top_loop_proc_Pipeline_real_part' (loop 'real_part'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('tmp_r_1_out_write_ln16', dft.cpp:16) of variable 'tmp_r', dft.cpp:23 on local variable 'tmp_r_1_out' and 'load' operation ('tmp_r_1_out_load', dft.cpp:19) on local variable 'tmp_r_1_out'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_top_loop_proc_Pipeline_real_part' (loop 'real_part'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('tmp_r_1_out_write_ln16', dft.cpp:16) of variable 'tmp_r', dft.cpp:23 on local variable 'tmp_r_1_out' and 'load' operation ('tmp_r_1_out_load', dft.cpp:19) on local variable 'tmp_r_1_out'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_top_loop_proc_Pipeline_real_part' (loop 'real_part'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('tmp_r_1_out_write_ln16', dft.cpp:16) of variable 'tmp_r', dft.cpp:23 on local variable 'tmp_r_1_out' and 'load' operation ('tmp_r_1_out_load', dft.cpp:19) on local variable 'tmp_r_1_out'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_top_loop_proc_Pipeline_real_part' (loop 'real_part'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('tmp_r_1_out_write_ln16', dft.cpp:16) of variable 'tmp_r', dft.cpp:23 on local variable 'tmp_r_1_out' and 'load' operation ('tmp_r_1_out_load', dft.cpp:19) on local variable 'tmp_r_1_out'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_top_loop_proc_Pipeline_real_part' (loop 'real_part'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 0) between 'store' operation ('tmp_r_1_out_write_ln16', dft.cpp:16) of variable 'tmp_r', dft.cpp:23 on local variable 'tmp_r_1_out' and 'load' operation ('tmp_r_1_out_load', dft.cpp:19) on local variable 'tmp_r_1_out'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_top_loop_proc_Pipeline_real_part' (loop 'real_part'): Unable to enforce a carried dependence constraint (II = 51, distance = 1, offset = 0) between 'store' operation ('tmp_r_1_out_write_ln16', dft.cpp:16) of variable 'tmp_r', dft.cpp:23 on local variable 'tmp_r_1_out' and 'load' operation ('tmp_r_1_out_load', dft.cpp:19) on local variable 'tmp_r_1_out'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_top_loop_proc_Pipeline_real_part' (loop 'real_part'): Unable to enforce a carried dependence constraint (II = 59, distance = 1, offset = 0) between 'store' operation ('tmp_r_1_out_write_ln16', dft.cpp:16) of variable 'tmp_r', dft.cpp:23 on local variable 'tmp_r_1_out' and 'load' operation ('tmp_r_1_out_load', dft.cpp:19) on local variable 'tmp_r_1_out'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_top_loop_proc_Pipeline_real_part' (loop 'real_part'): Unable to enforce a carried dependence constraint (II = 63, distance = 1, offset = 0) between 'store' operation ('tmp_r_1_out_write_ln16', dft.cpp:16) of variable 'tmp_r', dft.cpp:23 on local variable 'tmp_r_1_out' and 'load' operation ('tmp_r_1_out_load', dft.cpp:19) on local variable 'tmp_r_1_out'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 64, Depth = 69, loop 'real_part'
WARNING: [HLS 200-871] Estimated clock period (14.512ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'Loop_top_loop_proc_Pipeline_real_part' consists of the following:	'fadd' operation ('tmp_r', dft.cpp:23) [68]  (7.26 ns)
	'fadd' operation ('tmp_r', dft.cpp:23) [77]  (7.26 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 510.285 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 510.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_top_loop_proc_Pipeline_imag_part' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'imag_part'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_top_loop_proc_Pipeline_imag_part' (loop 'imag_part'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('tmp_i_1_out_write_ln31', dft.cpp:31) of variable 'tmp_i', dft.cpp:38 on local variable 'tmp_i_1_out' and 'load' operation ('tmp_i_1_out_load', dft.cpp:34) on local variable 'tmp_i_1_out'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_top_loop_proc_Pipeline_imag_part' (loop 'imag_part'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('tmp_i_1_out_write_ln31', dft.cpp:31) of variable 'tmp_i', dft.cpp:38 on local variable 'tmp_i_1_out' and 'load' operation ('tmp_i_1_out_load', dft.cpp:34) on local variable 'tmp_i_1_out'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_top_loop_proc_Pipeline_imag_part' (loop 'imag_part'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('tmp_i_1_out_write_ln31', dft.cpp:31) of variable 'tmp_i', dft.cpp:38 on local variable 'tmp_i_1_out' and 'load' operation ('tmp_i_1_out_load', dft.cpp:34) on local variable 'tmp_i_1_out'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_top_loop_proc_Pipeline_imag_part' (loop 'imag_part'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('tmp_i_1_out_write_ln31', dft.cpp:31) of variable 'tmp_i', dft.cpp:38 on local variable 'tmp_i_1_out' and 'load' operation ('tmp_i_1_out_load', dft.cpp:34) on local variable 'tmp_i_1_out'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_top_loop_proc_Pipeline_imag_part' (loop 'imag_part'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 0) between 'store' operation ('tmp_i_1_out_write_ln31', dft.cpp:31) of variable 'tmp_i', dft.cpp:38 on local variable 'tmp_i_1_out' and 'load' operation ('tmp_i_1_out_load', dft.cpp:34) on local variable 'tmp_i_1_out'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_top_loop_proc_Pipeline_imag_part' (loop 'imag_part'): Unable to enforce a carried dependence constraint (II = 51, distance = 1, offset = 0) between 'store' operation ('tmp_i_1_out_write_ln31', dft.cpp:31) of variable 'tmp_i', dft.cpp:38 on local variable 'tmp_i_1_out' and 'load' operation ('tmp_i_1_out_load', dft.cpp:34) on local variable 'tmp_i_1_out'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_top_loop_proc_Pipeline_imag_part' (loop 'imag_part'): Unable to enforce a carried dependence constraint (II = 59, distance = 1, offset = 0) between 'store' operation ('tmp_i_1_out_write_ln31', dft.cpp:31) of variable 'tmp_i', dft.cpp:38 on local variable 'tmp_i_1_out' and 'load' operation ('tmp_i_1_out_load', dft.cpp:34) on local variable 'tmp_i_1_out'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_top_loop_proc_Pipeline_imag_part' (loop 'imag_part'): Unable to enforce a carried dependence constraint (II = 63, distance = 1, offset = 0) between 'store' operation ('tmp_i_1_out_write_ln31', dft.cpp:31) of variable 'tmp_i', dft.cpp:38 on local variable 'tmp_i_1_out' and 'load' operation ('tmp_i_1_out_load', dft.cpp:34) on local variable 'tmp_i_1_out'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 64, Depth = 69, loop 'imag_part'
WARNING: [HLS 200-871] Estimated clock period (14.512ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'Loop_top_loop_proc_Pipeline_imag_part' consists of the following:	'fadd' operation ('tmp_i', dft.cpp:38) [68]  (7.26 ns)
	'fadd' operation ('tmp_i', dft.cpp:38) [77]  (7.26 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.58 seconds. CPU system time: 0 seconds. Elapsed time: 0.58 seconds; current allocated memory: 512.422 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 512.422 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_top_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (7.424ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'Loop_top_loop_proc' consists of the following:	'call' operation ('_ln11', dft.cpp:11) to 'Loop_top_loop_proc_Pipeline_real_part' [53]  (7.42 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 513.043 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 513.043 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 513.043 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 513.043 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_top_loop_proc_Pipeline_real_part' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Loop_top_loop_proc_Pipeline_real_part' pipeline 'real_part' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_8s_8_1_1': 1 instance(s).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: source ./hls/solution4/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dft dft 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 16 -dim 1 dft real_sample 
INFO: [HLS 200-1510] Running: set_directive_stream -depth 256 -type fifo dft real_sample 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Analyzing design file 'dft.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (dft.cpp:8:9)
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file dft.cpp
WARNING: [HLS 207-5292] unused parameter 'imag_sample' (dft.cpp:5:78)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.76 seconds. CPU system time: 0.27 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-191] The stream pragma on function argument, in 'call' is unsupported (/home/yhp/Documents/Class/111-1_HLS/LabB/dft_256_precomputed/hls/solution4/directives.tcl:8:9)
INFO: [HLS 214-188] Unrolling loop 'real_part' (dft.cpp:16:13) in function 'dft' partially with a factor of 16 (dft.cpp:6:0)
INFO: [HLS 214-188] Unrolling loop 'imag_part' (dft.cpp:31:13) in function 'dft' partially with a factor of 16 (dft.cpp:6:0)
INFO: [HLS 214-248] Applying array_partition to 'real_sample': Cyclic partitioning with factor 16 on dimension 1. (dft.cpp:6:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.37 seconds. CPU system time: 0.32 seconds. Elapsed time: 2.48 seconds; current allocated memory: 462.875 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 462.875 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 464.043 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 464.059 MB.
INFO: [XFORM 203-721] Changing loop 'Loop_top_loop_proc' (dft.cpp:9) to a process function for dataflow in function 'dft'.
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'dft' (dft.cpp:5:1)  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
INFO: [XFORM 203-712] Applying dataflow to function 'dft' (dft.cpp:5:1), detected/extracted 1 process function(s): 
	 'Loop_top_loop_proc'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 487.715 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'top_loop' (dft.cpp:9:6) in function 'Loop_top_loop_proc' more than one sub loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 507.516 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dft' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_top_loop_proc_Pipeline_real_part' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'real_part'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_top_loop_proc_Pipeline_real_part' (loop 'real_part'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('tmp_r_1_out_write_ln16', dft.cpp:16) of variable 'tmp_r', dft.cpp:23 on local variable 'tmp_r_1_out' and 'load' operation ('tmp_r_1_out_load', dft.cpp:19) on local variable 'tmp_r_1_out'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_top_loop_proc_Pipeline_real_part' (loop 'real_part'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('tmp_r_1_out_write_ln16', dft.cpp:16) of variable 'tmp_r', dft.cpp:23 on local variable 'tmp_r_1_out' and 'load' operation ('tmp_r_1_out_load', dft.cpp:19) on local variable 'tmp_r_1_out'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_top_loop_proc_Pipeline_real_part' (loop 'real_part'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('tmp_r_1_out_write_ln16', dft.cpp:16) of variable 'tmp_r', dft.cpp:23 on local variable 'tmp_r_1_out' and 'load' operation ('tmp_r_1_out_load', dft.cpp:19) on local variable 'tmp_r_1_out'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_top_loop_proc_Pipeline_real_part' (loop 'real_part'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('tmp_r_1_out_write_ln16', dft.cpp:16) of variable 'tmp_r', dft.cpp:23 on local variable 'tmp_r_1_out' and 'load' operation ('tmp_r_1_out_load', dft.cpp:19) on local variable 'tmp_r_1_out'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_top_loop_proc_Pipeline_real_part' (loop 'real_part'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 0) between 'store' operation ('tmp_r_1_out_write_ln16', dft.cpp:16) of variable 'tmp_r', dft.cpp:23 on local variable 'tmp_r_1_out' and 'load' operation ('tmp_r_1_out_load', dft.cpp:19) on local variable 'tmp_r_1_out'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_top_loop_proc_Pipeline_real_part' (loop 'real_part'): Unable to enforce a carried dependence constraint (II = 51, distance = 1, offset = 0) between 'store' operation ('tmp_r_1_out_write_ln16', dft.cpp:16) of variable 'tmp_r', dft.cpp:23 on local variable 'tmp_r_1_out' and 'load' operation ('tmp_r_1_out_load', dft.cpp:19) on local variable 'tmp_r_1_out'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_top_loop_proc_Pipeline_real_part' (loop 'real_part'): Unable to enforce a carried dependence constraint (II = 59, distance = 1, offset = 0) between 'store' operation ('tmp_r_1_out_write_ln16', dft.cpp:16) of variable 'tmp_r', dft.cpp:23 on local variable 'tmp_r_1_out' and 'load' operation ('tmp_r_1_out_load', dft.cpp:19) on local variable 'tmp_r_1_out'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_top_loop_proc_Pipeline_real_part' (loop 'real_part'): Unable to enforce a carried dependence constraint (II = 63, distance = 1, offset = 0) between 'store' operation ('tmp_r_1_out_write_ln16', dft.cpp:16) of variable 'tmp_r', dft.cpp:23 on local variable 'tmp_r_1_out' and 'load' operation ('tmp_r_1_out_load', dft.cpp:19) on local variable 'tmp_r_1_out'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 64, Depth = 69, loop 'real_part'
WARNING: [HLS 200-871] Estimated clock period (14.512ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'Loop_top_loop_proc_Pipeline_real_part' consists of the following:	'fadd' operation ('tmp_r', dft.cpp:23) [68]  (7.26 ns)
	'fadd' operation ('tmp_r', dft.cpp:23) [77]  (7.26 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 510.285 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 510.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_top_loop_proc_Pipeline_imag_part' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'imag_part'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_top_loop_proc_Pipeline_imag_part' (loop 'imag_part'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('tmp_i_1_out_write_ln31', dft.cpp:31) of variable 'tmp_i', dft.cpp:38 on local variable 'tmp_i_1_out' and 'load' operation ('tmp_i_1_out_load', dft.cpp:34) on local variable 'tmp_i_1_out'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_top_loop_proc_Pipeline_imag_part' (loop 'imag_part'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('tmp_i_1_out_write_ln31', dft.cpp:31) of variable 'tmp_i', dft.cpp:38 on local variable 'tmp_i_1_out' and 'load' operation ('tmp_i_1_out_load', dft.cpp:34) on local variable 'tmp_i_1_out'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_top_loop_proc_Pipeline_imag_part' (loop 'imag_part'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('tmp_i_1_out_write_ln31', dft.cpp:31) of variable 'tmp_i', dft.cpp:38 on local variable 'tmp_i_1_out' and 'load' operation ('tmp_i_1_out_load', dft.cpp:34) on local variable 'tmp_i_1_out'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_top_loop_proc_Pipeline_imag_part' (loop 'imag_part'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('tmp_i_1_out_write_ln31', dft.cpp:31) of variable 'tmp_i', dft.cpp:38 on local variable 'tmp_i_1_out' and 'load' operation ('tmp_i_1_out_load', dft.cpp:34) on local variable 'tmp_i_1_out'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_top_loop_proc_Pipeline_imag_part' (loop 'imag_part'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 0) between 'store' operation ('tmp_i_1_out_write_ln31', dft.cpp:31) of variable 'tmp_i', dft.cpp:38 on local variable 'tmp_i_1_out' and 'load' operation ('tmp_i_1_out_load', dft.cpp:34) on local variable 'tmp_i_1_out'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_top_loop_proc_Pipeline_imag_part' (loop 'imag_part'): Unable to enforce a carried dependence constraint (II = 51, distance = 1, offset = 0) between 'store' operation ('tmp_i_1_out_write_ln31', dft.cpp:31) of variable 'tmp_i', dft.cpp:38 on local variable 'tmp_i_1_out' and 'load' operation ('tmp_i_1_out_load', dft.cpp:34) on local variable 'tmp_i_1_out'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_top_loop_proc_Pipeline_imag_part' (loop 'imag_part'): Unable to enforce a carried dependence constraint (II = 59, distance = 1, offset = 0) between 'store' operation ('tmp_i_1_out_write_ln31', dft.cpp:31) of variable 'tmp_i', dft.cpp:38 on local variable 'tmp_i_1_out' and 'load' operation ('tmp_i_1_out_load', dft.cpp:34) on local variable 'tmp_i_1_out'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_top_loop_proc_Pipeline_imag_part' (loop 'imag_part'): Unable to enforce a carried dependence constraint (II = 63, distance = 1, offset = 0) between 'store' operation ('tmp_i_1_out_write_ln31', dft.cpp:31) of variable 'tmp_i', dft.cpp:38 on local variable 'tmp_i_1_out' and 'load' operation ('tmp_i_1_out_load', dft.cpp:34) on local variable 'tmp_i_1_out'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 64, Depth = 69, loop 'imag_part'
WARNING: [HLS 200-871] Estimated clock period (14.512ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'Loop_top_loop_proc_Pipeline_imag_part' consists of the following:	'fadd' operation ('tmp_i', dft.cpp:38) [68]  (7.26 ns)
	'fadd' operation ('tmp_i', dft.cpp:38) [77]  (7.26 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.57 seconds. CPU system time: 0 seconds. Elapsed time: 0.58 seconds; current allocated memory: 512.348 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 512.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_top_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (7.424ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'Loop_top_loop_proc' consists of the following:	'call' operation ('_ln11', dft.cpp:11) to 'Loop_top_loop_proc_Pipeline_real_part' [53]  (7.42 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 513.027 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 513.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 513.027 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 513.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_top_loop_proc_Pipeline_real_part' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Loop_top_loop_proc_Pipeline_real_part' pipeline 'real_part' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] ==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: source ./hls/solution4/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dft dft 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 16 -dim 1 dft real_sample 
INFO: [HLS 200-1510] Running: set_directive_interface -mode ap_none dft real_sample 
INFO: [HLS 200-1510] Running: set_directive_stream -depth 256 -type fifo dft real_sample 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Analyzing design file 'dft.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (dft.cpp:8:9)
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file dft.cpp
WARNING: [HLS 207-5555] Unsupported interface port data type in '#pragma HLS interface ap_none' (/home/yhp/Documents/Class/111-1_HLS/LabB/dft_256_precomputed/hls/solution4/directives.tcl:8:45)
WARNING: [HLS 207-5292] unused parameter 'imag_sample' (dft.cpp:5:78)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.73 seconds. CPU system time: 0.28 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-191] The stream pragma on function argument, in 'call' is unsupported (/home/yhp/Documents/Class/111-1_HLS/LabB/dft_256_precomputed/hls/solution4/directives.tcl:9:9)
INFO: [HLS 214-188] Unrolling loop 'real_part' (dft.cpp:16:13) in function 'dft' partially with a factor of 16 (dft.cpp:6:0)
INFO: [HLS 214-188] Unrolling loop 'imag_part' (dft.cpp:31:13) in function 'dft' partially with a factor of 16 (dft.cpp:6:0)
INFO: [HLS 214-248] Applying array_partition to 'real_sample': Cyclic partitioning with factor 16 on dimension 1. (dft.cpp:6:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.4 seconds. CPU system time: 0.33 seconds. Elapsed time: 2.5 seconds; current allocated memory: 462.938 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 462.938 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 464.090 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 464.105 MB.
INFO: [XFORM 203-721] Changing loop 'Loop_top_loop_proc' (dft.cpp:9) to a process function for dataflow in function 'dft'.
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'dft' (dft.cpp:5:1)  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
INFO: [XFORM 203-712] Applying dataflow to function 'dft' (dft.cpp:5:1), detected/extracted 1 process function(s): 
	 'Loop_top_loop_proc'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 487.789 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'top_loop' (dft.cpp:9:6) in function 'Loop_top_loop_proc' more than one sub loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 507.617 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dft' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_top_loop_proc_Pipeline_real_part' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'real_part'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_top_loop_proc_Pipeline_real_part' (loop 'real_part'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('tmp_r_1_out_write_ln16', dft.cpp:16) of variable 'tmp_r', dft.cpp:23 on local variable 'tmp_r_1_out' and 'load' operation ('tmp_r_1_out_load', dft.cpp:19) on local variable 'tmp_r_1_out'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_top_loop_proc_Pipeline_real_part' (loop 'real_part'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('tmp_r_1_out_write_ln16', dft.cpp:16) of variable 'tmp_r', dft.cpp:23 on local variable 'tmp_r_1_out' and 'load' operation ('tmp_r_1_out_load', dft.cpp:19) on local variable 'tmp_r_1_out'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_top_loop_proc_Pipeline_real_part' (loop 'real_part'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('tmp_r_1_out_write_ln16', dft.cpp:16) of variable 'tmp_r', dft.cpp:23 on local variable 'tmp_r_1_out' and 'load' operation ('tmp_r_1_out_load', dft.cpp:19) on local variable 'tmp_r_1_out'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_top_loop_proc_Pipeline_real_part' (loop 'real_part'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('tmp_r_1_out_write_ln16', dft.cpp:16) of variable 'tmp_r', dft.cpp:23 on local variable 'tmp_r_1_out' and 'load' operation ('tmp_r_1_out_load', dft.cpp:19) on local variable 'tmp_r_1_out'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_top_loop_proc_Pipeline_real_part' (loop 'real_part'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 0) between 'store' operation ('tmp_r_1_out_write_ln16', dft.cpp:16) of variable 'tmp_r', dft.cpp:23 on local variable 'tmp_r_1_out' and 'load' operation ('tmp_r_1_out_load', dft.cpp:19) on local variable 'tmp_r_1_out'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_top_loop_proc_Pipeline_real_part' (loop 'real_part'): Unable to enforce a carried dependence constraint (II = 51, distance = 1, offset = 0) between 'store' operation ('tmp_r_1_out_write_ln16', dft.cpp:16) of variable 'tmp_r', dft.cpp:23 on local variable 'tmp_r_1_out' and 'load' operation ('tmp_r_1_out_load', dft.cpp:19) on local variable 'tmp_r_1_out'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_top_loop_proc_Pipeline_real_part' (loop 'real_part'): Unable to enforce a carried dependence constraint (II = 59, distance = 1, offset = 0) between 'store' operation ('tmp_r_1_out_write_ln16', dft.cpp:16) of variable 'tmp_r', dft.cpp:23 on local variable 'tmp_r_1_out' and 'load' operation ('tmp_r_1_out_load', dft.cpp:19) on local variable 'tmp_r_1_out'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_top_loop_proc_Pipeline_real_part' (loop 'real_part'): Unable to enforce a carried dependence constraint (II = 63, distance = 1, offset = 0) between 'store' operation ('tmp_r_1_out_write_ln16', dft.cpp:16) of variable 'tmp_r', dft.cpp:23 on local variable 'tmp_r_1_out' and 'load' operation ('tmp_r_1_out_load', dft.cpp:19) on local variable 'tmp_r_1_out'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 64, Depth = 69, loop 'real_part'
WARNING: [HLS 200-871] Estimated clock period (14.512ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'Loop_top_loop_proc_Pipeline_real_part' consists of the following:	'fadd' operation ('tmp_r', dft.cpp:23) [68]  (7.26 ns)
	'fadd' operation ('tmp_r', dft.cpp:23) [77]  (7.26 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 510.395 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 510.395 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_top_loop_proc_Pipeline_imag_part' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'imag_part'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_top_loop_proc_Pipeline_imag_part' (loop 'imag_part'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('tmp_i_1_out_write_ln31', dft.cpp:31) of variable 'tmp_i', dft.cpp:38 on local variable 'tmp_i_1_out' and 'load' operation ('tmp_i_1_out_load', dft.cpp:34) on local variable 'tmp_i_1_out'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_top_loop_proc_Pipeline_imag_part' (loop 'imag_part'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('tmp_i_1_out_write_ln31', dft.cpp:31) of variable 'tmp_i', dft.cpp:38 on local variable 'tmp_i_1_out' and 'load' operation ('tmp_i_1_out_load', dft.cpp:34) on local variable 'tmp_i_1_out'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_top_loop_proc_Pipeline_imag_part' (loop 'imag_part'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('tmp_i_1_out_write_ln31', dft.cpp:31) of variable 'tmp_i', dft.cpp:38 on local variable 'tmp_i_1_out' and 'load' operation ('tmp_i_1_out_load', dft.cpp:34) on local variable 'tmp_i_1_out'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_top_loop_proc_Pipeline_imag_part' (loop 'imag_part'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('tmp_i_1_out_write_ln31', dft.cpp:31) of variable 'tmp_i', dft.cpp:38 on local variable 'tmp_i_1_out' and 'load' operation ('tmp_i_1_out_load', dft.cpp:34) on local variable 'tmp_i_1_out'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_top_loop_proc_Pipeline_imag_part' (loop 'imag_part'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 0) between 'store' operation ('tmp_i_1_out_write_ln31', dft.cpp:31) of variable 'tmp_i', dft.cpp:38 on local variable 'tmp_i_1_out' and 'load' operation ('tmp_i_1_out_load', dft.cpp:34) on local variable 'tmp_i_1_out'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_top_loop_proc_Pipeline_imag_part' (loop 'imag_part'): Unable to enforce a carried dependence constraint (II = 51, distance = 1, offset = 0) between 'store' operation ('tmp_i_1_out_write_ln31', dft.cpp:31) of variable 'tmp_i', dft.cpp:38 on local variable 'tmp_i_1_out' and 'load' operation ('tmp_i_1_out_load', dft.cpp:34) on local variable 'tmp_i_1_out'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_top_loop_proc_Pipeline_imag_part' (loop 'imag_part'): Unable to enforce a carried dependence constraint (II = 59, distance = 1, offset = 0) between 'store' operation ('tmp_i_1_out_write_ln31', dft.cpp:31) of variable 'tmp_i', dft.cpp:38 on local variable 'tmp_i_1_out' and 'load' operation ('tmp_i_1_out_load', dft.cpp:34) on local variable 'tmp_i_1_out'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_top_loop_proc_Pipeline_imag_part' (loop 'imag_part'): Unable to enforce a carried dependence constraint (II = 63, distance = 1, offset = 0) between 'store' operation ('tmp_i_1_out_write_ln31', dft.cpp:31) of variable 'tmp_i', dft.cpp:38 on local variable 'tmp_i_1_out' and 'load' operation ('tmp_i_1_out_load', dft.cpp:34) on local variable 'tmp_i_1_out'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 64, Depth = 69, loop 'imag_part'
WARNING: [HLS 200-871] Estimated clock period (14.512ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'Loop_top_loop_proc_Pipeline_imag_part' consists of the following:	'fadd' operation ('tmp_i', dft.cpp:38) [68]  (7.26 ns)
	'fadd' operation ('tmp_i', dft.cpp:38) [77]  (7.26 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.59 seconds. CPU system time: 0 seconds. Elapsed time: 0.59 seconds; current allocated memory: 512.402 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 512.402 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_top_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (7.424ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'Loop_top_loop_proc' consists of the following:	'call' operation ('_ln11', dft.cpp:11) to 'Loop_top_loop_proc_Pipeline_real_part' [53]  (7.42 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 513.102 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 513.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 513.102 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 513.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_top_loop_proc_Pipeline_real_part' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: source ./hls/solution4/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dft dft 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 16 -dim 1 dft real_sample 
INFO: [HLS 200-1510] Running: set_directive_interface -mode ap_none dft real_sample 
INFO: [HLS 200-1510] Running: set_directive_stream -depth 256 -type fifo dft real_sample 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Analyzing design file 'dft.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (dft.cpp:8:9)
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file dft.cpp
WARNING: [HLS 207-5555] Unsupported interface port data type in '#pragma HLS interface ap_none' (/home/yhp/Documents/Class/111-1_HLS/LabB/dft_256_precomputed/hls/solution4/directives.tcl:8:45)
WARNING: [HLS 207-5292] unused parameter 'imag_sample' (dft.cpp:5:78)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.76 seconds. CPU system time: 0.24 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-191] The stream pragma on function argument, in 'call' is unsupported (/home/yhp/Documents/Class/111-1_HLS/LabB/dft_256_precomputed/hls/solution4/directives.tcl:9:9)
INFO: [HLS 214-188] Unrolling loop 'real_part' (dft.cpp:16:13) in function 'dft' partially with a factor of 16 (dft.cpp:6:0)
INFO: [HLS 214-248] Applying array_partition to 'real_sample': Cyclic partitioning with factor 16 on dimension 1. (dft.cpp:6:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.3 seconds. CPU system time: 0.36 seconds. Elapsed time: 2.41 seconds; current allocated memory: 462.891 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 462.891 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 463.883 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 463.883 MB.
INFO: [XFORM 203-721] Changing loop 'Loop_top_loop_proc' (dft.cpp:9) to a process function for dataflow in function 'dft'.
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'dft' (dft.cpp:5:1)  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
INFO: [XFORM 203-712] Applying dataflow to function 'dft' (dft.cpp:5:1), detected/extracted 1 process function(s): 
	 'Loop_top_loop_proc'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 487.285 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'top_loop' (dft.cpp:9:6) in function 'Loop_top_loop_proc'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 487.285 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dft' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_top_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'top_loop_real_part'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_top_loop_proc' (loop 'top_loop_real_part'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('tmp_r_write_ln16', dft.cpp:16) of variable 'tmp_r', dft.cpp:24 on local variable 'tmp_r' and 'load' operation ('tmp_r_load', dft.cpp:19) on local variable 'tmp_r'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_top_loop_proc' (loop 'top_loop_real_part'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('tmp_r_write_ln16', dft.cpp:16) of variable 'tmp_r', dft.cpp:24 on local variable 'tmp_r' and 'load' operation ('tmp_r_load', dft.cpp:19) on local variable 'tmp_r'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_top_loop_proc' (loop 'top_loop_real_part'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('tmp_r_write_ln16', dft.cpp:16) of variable 'tmp_r', dft.cpp:24 on local variable 'tmp_r' and 'load' operation ('tmp_r_load', dft.cpp:19) on local variable 'tmp_r'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_top_loop_proc' (loop 'top_loop_real_part'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('tmp_r_write_ln16', dft.cpp:16) of variable 'tmp_r', dft.cpp:24 on local variable 'tmp_r' and 'load' operation ('tmp_r_load', dft.cpp:19) on local variable 'tmp_r'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_top_loop_proc' (loop 'top_loop_real_part'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 0) between 'store' operation ('tmp_r_write_ln16', dft.cpp:16) of variable 'tmp_r', dft.cpp:24 on local variable 'tmp_r' and 'load' operation ('tmp_r_load', dft.cpp:19) on local variable 'tmp_r'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_top_loop_proc' (loop 'top_loop_real_part'): Unable to enforce a carried dependence constraint (II = 51, distance = 1, offset = 0) between 'store' operation ('tmp_r_write_ln16', dft.cpp:16) of variable 'tmp_r', dft.cpp:24 on local variable 'tmp_r' and 'load' operation ('tmp_r_load', dft.cpp:19) on local variable 'tmp_r'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_top_loop_proc' (loop 'top_loop_real_part'): Unable to enforce a carried dependence constraint (II = 59, distance = 1, offset = 0) between 'store' operation ('tmp_r_write_ln16', dft.cpp:16) of variable 'tmp_r', dft.cpp:24 on local variable 'tmp_r' and 'load' operation ('tmp_r_load', dft.cpp:19) on local variable 'tmp_r'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_top_loop_proc' (loop 'top_loop_real_part'): Unable to enforce a carried dependence constraint (II = 63, distance = 1, offset = 0) between 'store' operation ('tmp_r_write_ln16', dft.cpp:16) of variable 'tmp_r', dft.cpp:24 on local variable 'tmp_r' and 'load' operation ('tmp_r_load', dft.cpp:19) on local variable 'tmp_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 64, Depth = 70, loop 'top_loop_real_part'
WARNING: [HLS 200-871] Estimated clock period (14.512ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'Loop_top_loop_proc' consists of the following:	'fadd' operation ('tmp_r', dft.cpp:24) [82]  (7.26 ns)
	'fadd' operation ('tmp_r', dft.cpp:24) [95]  (7.26 ns)

INFO: [SCHED 204-11]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: source ./hls/solution4/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dft dft 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 16 -dim 1 dft real_sample 
INFO: [HLS 200-1510] Running: set_directive_interface -mode ap_none dft real_sample 
INFO: [HLS 200-1510] Running: set_directive_stream -depth 256 -type fifo dft real_sample 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Analyzing design file 'dft.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (dft.cpp:8:9)
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file dft.cpp
WARNING: [HLS 207-5555] Unsupported interface port data type in '#pragma HLS interface ap_none' (/home/yhp/Documents/Class/111-1_HLS/LabB/dft_256_precomputed/hls/solution4/directives.tcl:8:45)
WARNING: [HLS 207-5292] unused parameter 'imag_sample' (dft.cpp:5:78)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.7 seconds. CPU system time: 0.3 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-191] The stream pragma on function argument, in 'call' is unsupported (/home/yhp/Documents/Class/111-1_HLS/LabB/dft_256_precomputed/hls/solution4/directives.tcl:9:9)
INFO: [HLS 214-188] Unrolling loop 'real_part' (dft.cpp:16:13) in function 'dft' partially with a factor of 16 (dft.cpp:6:0)
INFO: [HLS 214-248] Applying array_partition to 'real_sample': Cyclic partitioning with factor 16 on dimension 1. (dft.cpp:6:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.37 seconds. CPU system time: 0.35 seconds. Elapsed time: 2.47 seconds; current allocated memory: 462.906 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 462.906 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 463.898 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 463.898 MB.
INFO: [XFORM 203-721] Changing loop 'Loop_top_loop_proc' (dft.cpp:9) to a process function for dataflow in function 'dft'.
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'dft' (dft.cpp:5:1)  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
INFO: [XFORM 203-712] Applying dataflow to function 'dft' (dft.cpp:5:1), detected/extracted 1 process function(s): 
	 'Loop_top_loop_proc'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 487.305 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'top_loop' (dft.cpp:9:6) in function 'Loop_top_loop_proc'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 487.309 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dft' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_top_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'top_loop_real_part'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_top_loop_proc' (loop 'top_loop_real_part'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('tmp_r_write_ln16', dft.cpp:16) of variable 'tmp_r', dft.cpp:25 on local variable 'tmp_r' and 'load' operation ('tmp_r_load', dft.cpp:20) on local variable 'tmp_r'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_top_loop_proc' (loop 'top_loop_real_part'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('tmp_r_write_ln16', dft.cpp:16) of variable 'tmp_r', dft.cpp:25 on local variable 'tmp_r' and 'load' operation ('tmp_r_load', dft.cpp:20) on local variable 'tmp_r'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_top_loop_proc' (loop 'top_loop_real_part'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('tmp_r_write_ln16', dft.cpp:16) of variable 'tmp_r', dft.cpp:25 on local variable 'tmp_r' and 'load' operation ('tmp_r_load', dft.cpp:20) on local variable 'tmp_r'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_top_loop_proc' (loop 'top_loop_real_part'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('tmp_r_write_ln16', dft.cpp:16) of variable 'tmp_r', dft.cpp:25 on local variable 'tmp_r' and 'load' operation ('tmp_r_load', dft.cpp:20) on local variable 'tmp_r'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_top_loop_proc' (loop 'top_loop_real_part'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 0) between 'store' operation ('tmp_r_write_ln16', dft.cpp:16) of variable 'tmp_r', dft.cpp:25 on local variable 'tmp_r' and 'load' operation ('tmp_r_load', dft.cpp:20) on local variable 'tmp_r'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_top_loop_proc' (loop 'top_loop_real_part'): Unable to enforce a carried dependence constraint (II = 51, distance = 1, offset = 0) between 'store' operation ('tmp_r_write_ln16', dft.cpp:16) of variable 'tmp_r', dft.cpp:25 on local variable 'tmp_r' and 'load' operation ('tmp_r_load', dft.cpp:20) on local variable 'tmp_r'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_top_loop_proc' (loop 'top_loop_real_part'): Unable to enforce a carried dependence constraint (II = 59, distance = 1, offset = 0) between 'store' operation ('tmp_r_write_ln16', dft.cpp:16) of variable 'tmp_r', dft.cpp:25 on local variable 'tmp_r' and 'load' operation ('tmp_r_load', dft.cpp:20) on local variable 'tmp_r'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_top_loop_proc' (loop 'top_loop_real_part'): Unable to enforce a carried dependence constraint (II = 63, distance = 1, offset = 0) between 'store' operation ('tmp_r_write_ln16', dft.cpp:16) of variable 'tmp_r', dft.cpp:25 on local variable 'tmp_r' and 'load' operation ('tmp_r_load', dft.cpp:20) on local variable 'tmp_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 64, Depth = 70, loop 'top_loop_real_part'
WARNING: [HLS 200-871] Estimated clock period (14.512ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'Loop_top_loop_proc' consists of the following:	'fadd' operation ('tmp_r', dft.cpp:25) [84]  (7.26 ns)
	'fadd' operation ('tmp_r', dft.cpp:25) [97]  (7.26 ns)

INFO: [SCHED 204-11]