

================================================================
== Vivado HLS Report for 'gauss_blur'
================================================================
* Date:           Tue Nov 30 11:47:08 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        course_prj
* Solution:       sol6
* Product family: artix7
* Target device:  xa7a12t-csg325-1Q


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +------+---------+----------+------------+
    | Clock|  Target | Estimated| Uncertainty|
    +------+---------+----------+------------+
    |clk   | 6.00 ns | 5.476 ns |   0.10 ns  |
    +------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+----------+-----------+-----------+---------+----------+---------+
    |  Latency (cycles)  |   Latency (absolute)  |      Interval      | Pipeline|
    |   min   |    max   |    min    |    max    |   min   |    max   |   Type  |
    +---------+----------+-----------+-----------+---------+----------+---------+
    |  2159564|  12950799| 12.957 ms | 77.705 ms |  2159564|  12950799|   none  |
    +---------+----------+-----------+-----------+---------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+----------+--------------+-----------+-----------+------+----------+
        |                 |  Latency (cycles)  |   Iteration  |  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |    max   |    Latency   |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+----------+--------------+-----------+-----------+------+----------+
        |- Loop 1         |       33|        33|            11|          -|          -|     3|    no    |
        | + Loop 1.1      |        9|         9|             3|          -|          -|     3|    no    |
        |- L2             |  2159529|  12950764| 3369 ~ 20204 |          -|          -|   641|    no    |
        | + L1            |     3367|     20202|    7 ~ 42    |          -|          -|   481|    no    |
        |  ++ L1.1        |        3|         3|             1|          -|          -|     3|    no    |
        |  ++ row_loop    |       33|        33|            11|          -|          -|     3|    no    |
        |   +++ col_loop  |        9|         9|             3|          -|          -|     3|    no    |
        +-----------------+---------+----------+--------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 6 
3 --> 4 2 
4 --> 5 
5 --> 3 
6 --> 7 
7 --> 8 6 
8 --> 8 9 10 
9 --> 10 
10 --> 15 11 
11 --> 15 12 
12 --> 13 11 
13 --> 14 
14 --> 12 
15 --> 7 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%kernel_2_2 = alloca i8"   --->   Operation 16 'alloca' 'kernel_2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%kernel_2_2_1 = alloca i8"   --->   Operation 17 'alloca' 'kernel_2_2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%kernel_2_2_2 = alloca i8"   --->   Operation 18 'alloca' 'kernel_2_2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%kernel_2_2_3 = alloca i8"   --->   Operation 19 'alloca' 'kernel_2_2_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%kernel_2_2_4 = alloca i8"   --->   Operation 20 'alloca' 'kernel_2_2_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%kernel_2_2_5 = alloca i8"   --->   Operation 21 'alloca' 'kernel_2_2_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%kernel_2_2_6 = alloca i8"   --->   Operation 22 'alloca' 'kernel_2_2_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%kernel_2_2_7 = alloca i8"   --->   Operation 23 'alloca' 'kernel_2_2_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%kernel_2_2_8 = alloca i8"   --->   Operation 24 'alloca' 'kernel_2_2_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %inImage) nounwind, !map !13"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([9 x i8]* %gauss_kernel) nounwind, !map !20"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %outImage) nounwind, !map !26"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @gauss_blur_str) nounwind"   --->   Operation 28 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (3.25ns)   --->   "%part_buffer_0 = alloca [480 x i8], align 16" [./source/course_prj.c:44]   --->   Operation 29 'alloca' 'part_buffer_0' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 480> <RAM>
ST_1 : Operation 30 [1/1] (3.25ns)   --->   "%part_buffer_1 = alloca [480 x i8], align 16" [./source/course_prj.c:44]   --->   Operation 30 'alloca' 'part_buffer_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 480> <RAM>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %inImage, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3)" [./source/course_prj.c:33]   --->   Operation 31 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %outImage, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3)" [./source/course_prj.c:33]   --->   Operation 32 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.66ns)   --->   "br label %.loopexit" [./source/course_prj.c:38]   --->   Operation 33 'br' <Predicate = true> <Delay = 1.66>

State 2 <SV = 1> <Delay = 1.77>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%i_0 = phi i2 [ 0, %0 ], [ %i, %.loopexit.loopexit ]"   --->   Operation 34 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.93ns)   --->   "%icmp_ln38 = icmp eq i2 %i_0, -1" [./source/course_prj.c:38]   --->   Operation 35 'icmp' 'icmp_ln38' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 36 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (1.58ns)   --->   "%i = add i2 %i_0, 1" [./source/course_prj.c:38]   --->   Operation 37 'add' 'i' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "br i1 %icmp_ln38, label %.preheader.preheader, label %.preheader5.preheader" [./source/course_prj.c:38]   --->   Operation 38 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i2 %i_0 to i5" [./source/course_prj.c:40]   --->   Operation 39 'zext' 'zext_ln40' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_4 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i_0, i2 0)" [./source/course_prj.c:40]   --->   Operation 40 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln40_1 = zext i4 %tmp_4 to i5" [./source/course_prj.c:40]   --->   Operation 41 'zext' 'zext_ln40_1' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (1.77ns)   --->   "%sub_ln40 = sub i5 %zext_ln40_1, %zext_ln40" [./source/course_prj.c:40]   --->   Operation 42 'sub' 'sub_ln40' <Predicate = (!icmp_ln38)> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (1.66ns)   --->   "br label %.preheader5" [./source/course_prj.c:39]   --->   Operation 43 'br' <Predicate = (!icmp_ln38)> <Delay = 1.66>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%window_2_0 = alloca i8"   --->   Operation 44 'alloca' 'window_2_0' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%window_2_1 = alloca i8"   --->   Operation 45 'alloca' 'window_2_1' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%window_0_2_1 = alloca i8"   --->   Operation 46 'alloca' 'window_0_2_1' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%window_2_0_1 = alloca i8"   --->   Operation 47 'alloca' 'window_2_0_1' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%window_2_1_1 = alloca i8"   --->   Operation 48 'alloca' 'window_2_1_1' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%window_1_2_1 = alloca i8"   --->   Operation 49 'alloca' 'window_1_2_1' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%window_2_0_2 = alloca i8"   --->   Operation 50 'alloca' 'window_2_0_2' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%window_2_1_2 = alloca i8"   --->   Operation 51 'alloca' 'window_2_1_2' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%window_2_2_1 = alloca i8"   --->   Operation 52 'alloca' 'window_2_2_1' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (1.66ns)   --->   "br label %.preheader" [./source/course_prj.c:46]   --->   Operation 53 'br' <Predicate = (icmp_ln38)> <Delay = 1.66>

State 3 <SV = 2> <Delay = 4.01>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%j_0 = phi i2 [ 0, %.preheader5.preheader ], [ %j, %.preheader5.backedge ]"   --->   Operation 54 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.93ns)   --->   "%icmp_ln39 = icmp eq i2 %j_0, -1" [./source/course_prj.c:39]   --->   Operation 55 'icmp' 'icmp_ln39' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 56 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (1.58ns)   --->   "%j = add i2 %j_0, 1" [./source/course_prj.c:39]   --->   Operation 57 'add' 'j' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "br i1 %icmp_ln39, label %.loopexit.loopexit, label %1" [./source/course_prj.c:39]   --->   Operation 58 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln40_2 = zext i2 %j_0 to i5" [./source/course_prj.c:40]   --->   Operation 59 'zext' 'zext_ln40_2' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (1.86ns)   --->   "%add_ln40 = add i5 %sub_ln40, %zext_ln40_2" [./source/course_prj.c:40]   --->   Operation 60 'add' 'add_ln40' <Predicate = (!icmp_ln39)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%sext_ln40 = sext i5 %add_ln40 to i64" [./source/course_prj.c:40]   --->   Operation 61 'sext' 'sext_ln40' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%gauss_kernel_addr = getelementptr [9 x i8]* %gauss_kernel, i64 0, i64 %sext_ln40" [./source/course_prj.c:40]   --->   Operation 62 'getelementptr' 'gauss_kernel_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 63 [2/2] (2.15ns)   --->   "%kernel_2_0 = load i8* %gauss_kernel_addr, align 1" [./source/course_prj.c:40]   --->   Operation 63 'load' 'kernel_2_0' <Predicate = (!icmp_ln39)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 480> <RAM>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 64 'br' <Predicate = (icmp_ln39)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.15>
ST_4 : Operation 65 [1/2] (2.15ns)   --->   "%kernel_2_0 = load i8* %gauss_kernel_addr, align 1" [./source/course_prj.c:40]   --->   Operation 65 'load' 'kernel_2_0' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 480> <RAM>
ST_4 : Operation 66 [1/1] (1.18ns)   --->   "switch i2 %i_0, label %branch8 [
    i2 0, label %branch6
    i2 1, label %branch7
  ]" [./source/course_prj.c:40]   --->   Operation 66 'switch' <Predicate = true> <Delay = 1.18>
ST_4 : Operation 67 [1/1] (1.18ns)   --->   "switch i2 %j_0, label %branch14 [
    i2 0, label %branch7..preheader5.backedge_crit_edge
    i2 1, label %branch13
  ]" [./source/course_prj.c:40]   --->   Operation 67 'switch' <Predicate = (i_0 == 1)> <Delay = 1.18>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "store i8 %kernel_2_0, i8* %kernel_2_2_4" [./source/course_prj.c:40]   --->   Operation 68 'store' <Predicate = (i_0 == 1 & j_0 == 1)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "br label %.preheader5.backedge" [./source/course_prj.c:40]   --->   Operation 69 'br' <Predicate = (i_0 == 1 & j_0 == 1)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "store i8 %kernel_2_0, i8* %kernel_2_2_3" [./source/course_prj.c:40]   --->   Operation 70 'store' <Predicate = (i_0 == 1 & j_0 == 0)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "br label %.preheader5.backedge" [./source/course_prj.c:40]   --->   Operation 71 'br' <Predicate = (i_0 == 1 & j_0 == 0)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "store i8 %kernel_2_0, i8* %kernel_2_2_5" [./source/course_prj.c:40]   --->   Operation 72 'store' <Predicate = (i_0 == 1 & j_0 != 0 & j_0 != 1)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "br label %.preheader5.backedge" [./source/course_prj.c:40]   --->   Operation 73 'br' <Predicate = (i_0 == 1 & j_0 != 0 & j_0 != 1)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (1.18ns)   --->   "switch i2 %j_0, label %branch11 [
    i2 0, label %branch6..preheader5.backedge_crit_edge
    i2 1, label %branch10
  ]" [./source/course_prj.c:40]   --->   Operation 74 'switch' <Predicate = (i_0 == 0)> <Delay = 1.18>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "store i8 %kernel_2_0, i8* %kernel_2_2_1" [./source/course_prj.c:40]   --->   Operation 75 'store' <Predicate = (i_0 == 0 & j_0 == 1)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "br label %.preheader5.backedge" [./source/course_prj.c:40]   --->   Operation 76 'br' <Predicate = (i_0 == 0 & j_0 == 1)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "store i8 %kernel_2_0, i8* %kernel_2_2" [./source/course_prj.c:40]   --->   Operation 77 'store' <Predicate = (i_0 == 0 & j_0 == 0)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "br label %.preheader5.backedge" [./source/course_prj.c:40]   --->   Operation 78 'br' <Predicate = (i_0 == 0 & j_0 == 0)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "store i8 %kernel_2_0, i8* %kernel_2_2_2" [./source/course_prj.c:40]   --->   Operation 79 'store' <Predicate = (i_0 == 0 & j_0 != 0 & j_0 != 1)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "br label %.preheader5.backedge" [./source/course_prj.c:40]   --->   Operation 80 'br' <Predicate = (i_0 == 0 & j_0 != 0 & j_0 != 1)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (1.18ns)   --->   "switch i2 %j_0, label %branch17 [
    i2 0, label %branch8..preheader5.backedge_crit_edge
    i2 1, label %branch16
  ]" [./source/course_prj.c:40]   --->   Operation 81 'switch' <Predicate = (i_0 != 0 & i_0 != 1)> <Delay = 1.18>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "store i8 %kernel_2_0, i8* %kernel_2_2_7" [./source/course_prj.c:40]   --->   Operation 82 'store' <Predicate = (i_0 != 0 & i_0 != 1 & j_0 == 1)> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "br label %.preheader5.backedge" [./source/course_prj.c:40]   --->   Operation 83 'br' <Predicate = (i_0 != 0 & i_0 != 1 & j_0 == 1)> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "store i8 %kernel_2_0, i8* %kernel_2_2_6" [./source/course_prj.c:40]   --->   Operation 84 'store' <Predicate = (i_0 != 0 & i_0 != 1 & j_0 == 0)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "br label %.preheader5.backedge" [./source/course_prj.c:40]   --->   Operation 85 'br' <Predicate = (i_0 != 0 & i_0 != 1 & j_0 == 0)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "store i8 %kernel_2_0, i8* %kernel_2_2_8" [./source/course_prj.c:40]   --->   Operation 86 'store' <Predicate = (i_0 != 0 & i_0 != 1 & j_0 != 0 & j_0 != 1)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "br label %.preheader5.backedge" [./source/course_prj.c:40]   --->   Operation 87 'br' <Predicate = (i_0 != 0 & i_0 != 1 & j_0 != 0 & j_0 != 1)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "br label %.preheader5"   --->   Operation 88 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 2> <Delay = 3.93>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%row_0 = phi i10 [ %row, %L2_end ], [ 0, %.preheader.preheader ]"   --->   Operation 89 'phi' 'row_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i10 %row_0 to i11" [./source/course_prj.c:46]   --->   Operation 90 'zext' 'zext_ln46' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (1.70ns)   --->   "%icmp_ln46 = icmp eq i10 %row_0, -383" [./source/course_prj.c:46]   --->   Operation 91 'icmp' 'icmp_ln46' <Predicate = true> <Delay = 1.70> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 641, i64 641, i64 641) nounwind"   --->   Operation 92 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (2.12ns)   --->   "%row = add i10 %row_0, 1" [./source/course_prj.c:46]   --->   Operation 93 'add' 'row' <Predicate = true> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "br i1 %icmp_ln46, label %11, label %L2_begin" [./source/course_prj.c:46]   --->   Operation 94 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str5) nounwind" [./source/course_prj.c:46]   --->   Operation 95 'specloopname' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str5) nounwind" [./source/course_prj.c:46]   --->   Operation 96 'specregionbegin' 'tmp' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (1.70ns)   --->   "%icmp_ln50 = icmp ult i10 %row_0, -384" [./source/course_prj.c:50]   --->   Operation 97 'icmp' 'icmp_ln50' <Predicate = (!icmp_ln46)> <Delay = 1.70> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 98 [1/1] (1.70ns)   --->   "%icmp_ln68 = icmp ne i10 %row_0, 0" [./source/course_prj.c:68]   --->   Operation 98 'icmp' 'icmp_ln68' <Predicate = (!icmp_ln46)> <Delay = 1.70> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 99 [1/1] (2.12ns)   --->   "%outrow = add i11 %zext_ln46, -1" [./source/course_prj.c:69]   --->   Operation 99 'add' 'outrow' <Predicate = (!icmp_ln46)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 100 [1/1] (1.81ns)   --->   "%icmp_ln73 = icmp eq i11 %outrow, 0" [./source/course_prj.c:73]   --->   Operation 100 'icmp' 'icmp_ln73' <Predicate = (!icmp_ln46)> <Delay = 1.81> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 101 [1/1] (1.81ns)   --->   "%icmp_ln73_1 = icmp eq i11 %outrow, 639" [./source/course_prj.c:73]   --->   Operation 101 'icmp' 'icmp_ln73_1' <Predicate = (!icmp_ln46)> <Delay = 1.81> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 102 [1/1] (1.66ns)   --->   "br label %2" [./source/course_prj.c:47]   --->   Operation 102 'br' <Predicate = (!icmp_ln46)> <Delay = 1.66>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "ret void" [./source/course_prj.c:83]   --->   Operation 103 'ret' <Predicate = (icmp_ln46)> <Delay = 0.00>

State 7 <SV = 3> <Delay = 4.61>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "%col_0 = phi i9 [ 0, %L2_begin ], [ %col, %L1_end ]"   --->   Operation 104 'phi' 'col_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 105 [1/1] (1.58ns)   --->   "%icmp_ln47 = icmp eq i9 %col_0, -31" [./source/course_prj.c:47]   --->   Operation 105 'icmp' 'icmp_ln47' <Predicate = true> <Delay = 1.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 481, i64 481, i64 481) nounwind"   --->   Operation 106 'speclooptripcount' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 107 [1/1] (2.11ns)   --->   "%col = add i9 %col_0, 1" [./source/course_prj.c:47]   --->   Operation 107 'add' 'col' <Predicate = true> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "br i1 %icmp_ln47, label %L2_end, label %L1_begin" [./source/course_prj.c:47]   --->   Operation 108 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str6) nounwind" [./source/course_prj.c:47]   --->   Operation 109 'specloopname' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str6) nounwind" [./source/course_prj.c:47]   --->   Operation 110 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_7 : Operation 111 [1/1] (1.58ns)   --->   "%icmp_ln50_1 = icmp ult i9 %col_0, -32" [./source/course_prj.c:50]   --->   Operation 111 'icmp' 'icmp_ln50_1' <Predicate = (!icmp_ln47)> <Delay = 1.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 112 [1/1] (0.97ns)   --->   "%and_ln50 = and i1 %icmp_ln50, %icmp_ln50_1" [./source/course_prj.c:50]   --->   Operation 112 'and' 'and_ln50' <Predicate = (!icmp_ln47)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 113 [1/1] (1.66ns)   --->   "br i1 %and_ln50, label %3, label %._crit_edge" [./source/course_prj.c:50]   --->   Operation 113 'br' <Predicate = (!icmp_ln47)> <Delay = 1.66>
ST_7 : Operation 114 [1/1] (2.95ns)   --->   "%pixel = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %inImage) nounwind" [./source/course_prj.c:51]   --->   Operation 114 'read' 'pixel' <Predicate = (!icmp_ln47 & and_ln50)> <Delay = 2.95> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_7 : Operation 115 [1/1] (1.66ns)   --->   "br label %._crit_edge" [./source/course_prj.c:52]   --->   Operation 115 'br' <Predicate = (!icmp_ln47 & and_ln50)> <Delay = 1.66>
ST_7 : Operation 116 [1/1] (0.00ns)   --->   "%window_2_2 = phi i8 [ %pixel, %3 ], [ 0, %L1_begin ]"   --->   Operation 116 'phi' 'window_2_2' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_7 : Operation 117 [1/1] (1.66ns)   --->   "br label %branch0" [./source/course_prj.c:55]   --->   Operation 117 'br' <Predicate = (!icmp_ln47)> <Delay = 1.66>
ST_7 : Operation 118 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str5, i32 %tmp) nounwind" [./source/course_prj.c:81]   --->   Operation 118 'specregionend' 'empty_14' <Predicate = (icmp_ln47)> <Delay = 0.00>
ST_7 : Operation 119 [1/1] (0.00ns)   --->   "br label %.preheader" [./source/course_prj.c:46]   --->   Operation 119 'br' <Predicate = (icmp_ln47)> <Delay = 0.00>

State 8 <SV = 4> <Delay = 3.25>
ST_8 : Operation 120 [1/1] (0.00ns)   --->   "%i1_0 = phi i2 [ 0, %._crit_edge ], [ %i_1, %branch0.backedge ]"   --->   Operation 120 'phi' 'i1_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 121 [1/1] (0.93ns)   --->   "%icmp_ln55 = icmp eq i2 %i1_0, -1" [./source/course_prj.c:55]   --->   Operation 121 'icmp' 'icmp_ln55' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 122 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 122 'speclooptripcount' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 123 [1/1] (1.58ns)   --->   "%i_1 = add i2 %i1_0, 1" [./source/course_prj.c:55]   --->   Operation 123 'add' 'i_1' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 124 [1/1] (0.00ns)   --->   "br i1 %icmp_ln55, label %5, label %4" [./source/course_prj.c:55]   --->   Operation 124 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 125 [1/1] (0.00ns)   --->   "%window_2_1_load = load i8* %window_2_1" [./source/course_prj.c:56]   --->   Operation 125 'load' 'window_2_1_load' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_8 : Operation 126 [1/1] (0.00ns)   --->   "%window_0_2_1_load = load i8* %window_0_2_1" [./source/course_prj.c:57]   --->   Operation 126 'load' 'window_0_2_1_load' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_8 : Operation 127 [1/1] (0.00ns)   --->   "%window_2_1_1_load = load i8* %window_2_1_1" [./source/course_prj.c:56]   --->   Operation 127 'load' 'window_2_1_1_load' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_8 : Operation 128 [1/1] (0.00ns)   --->   "%window_1_2_1_load = load i8* %window_1_2_1" [./source/course_prj.c:57]   --->   Operation 128 'load' 'window_1_2_1_load' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_8 : Operation 129 [1/1] (0.00ns)   --->   "%window_2_1_2_load = load i8* %window_2_1_2" [./source/course_prj.c:56]   --->   Operation 129 'load' 'window_2_1_2_load' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_8 : Operation 130 [1/1] (0.00ns)   --->   "%window_2_2_1_load = load i8* %window_2_2_1" [./source/course_prj.c:57]   --->   Operation 130 'load' 'window_2_2_1_load' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_8 : Operation 131 [1/1] (1.78ns)   --->   "%window_0_0 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %window_2_1_load, i8 %window_2_1_1_load, i8 %window_2_1_2_load, i2 %i1_0) nounwind" [./source/course_prj.c:56]   --->   Operation 131 'mux' 'window_0_0' <Predicate = (!icmp_ln55)> <Delay = 1.78> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.24> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 132 [1/1] (1.78ns)   --->   "%window_0_1 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %window_0_2_1_load, i8 %window_1_2_1_load, i8 %window_2_2_1_load, i2 %i1_0) nounwind" [./source/course_prj.c:57]   --->   Operation 132 'mux' 'window_0_1' <Predicate = (!icmp_ln55)> <Delay = 1.78> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.24> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 133 [1/1] (1.18ns)   --->   "switch i2 %i1_0, label %branch2 [
    i2 0, label %.branch0.backedge_crit_edge
    i2 1, label %branch1
  ]" [./source/course_prj.c:56]   --->   Operation 133 'switch' <Predicate = (!icmp_ln55)> <Delay = 1.18>
ST_8 : Operation 134 [1/1] (0.00ns)   --->   "store i8 %window_0_1, i8* %window_2_1_1" [./source/course_prj.c:57]   --->   Operation 134 'store' <Predicate = (!icmp_ln55 & i1_0 == 1)> <Delay = 0.00>
ST_8 : Operation 135 [1/1] (0.00ns)   --->   "store i8 %window_0_0, i8* %window_2_0_1" [./source/course_prj.c:56]   --->   Operation 135 'store' <Predicate = (!icmp_ln55 & i1_0 == 1)> <Delay = 0.00>
ST_8 : Operation 136 [1/1] (0.00ns)   --->   "br label %branch0.backedge"   --->   Operation 136 'br' <Predicate = (!icmp_ln55 & i1_0 == 1)> <Delay = 0.00>
ST_8 : Operation 137 [1/1] (0.00ns)   --->   "store i8 %window_0_1, i8* %window_2_1" [./source/course_prj.c:56]   --->   Operation 137 'store' <Predicate = (!icmp_ln55 & i1_0 == 0)> <Delay = 0.00>
ST_8 : Operation 138 [1/1] (0.00ns)   --->   "store i8 %window_0_0, i8* %window_2_0" [./source/course_prj.c:56]   --->   Operation 138 'store' <Predicate = (!icmp_ln55 & i1_0 == 0)> <Delay = 0.00>
ST_8 : Operation 139 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [./source/course_prj.c:56]   --->   Operation 139 'br' <Predicate = (!icmp_ln55 & i1_0 == 0)> <Delay = 0.00>
ST_8 : Operation 140 [1/1] (0.00ns)   --->   "store i8 %window_0_1, i8* %window_2_1_2" [./source/course_prj.c:57]   --->   Operation 140 'store' <Predicate = (!icmp_ln55 & i1_0 != 0 & i1_0 != 1)> <Delay = 0.00>
ST_8 : Operation 141 [1/1] (0.00ns)   --->   "store i8 %window_0_0, i8* %window_2_0_2" [./source/course_prj.c:56]   --->   Operation 141 'store' <Predicate = (!icmp_ln55 & i1_0 != 0 & i1_0 != 1)> <Delay = 0.00>
ST_8 : Operation 142 [1/1] (0.00ns)   --->   "br label %branch0.backedge"   --->   Operation 142 'br' <Predicate = (!icmp_ln55 & i1_0 != 0 & i1_0 != 1)> <Delay = 0.00>
ST_8 : Operation 143 [1/1] (0.00ns)   --->   "br label %branch0"   --->   Operation 143 'br' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_8 : Operation 144 [1/1] (0.00ns)   --->   "br i1 %icmp_ln50_1, label %6, label %._crit_edge6" [./source/course_prj.c:61]   --->   Operation 144 'br' <Predicate = (icmp_ln55)> <Delay = 0.00>
ST_8 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln62 = zext i9 %col_0 to i64" [./source/course_prj.c:62]   --->   Operation 145 'zext' 'zext_ln62' <Predicate = (icmp_ln55 & icmp_ln50_1)> <Delay = 0.00>
ST_8 : Operation 146 [1/1] (0.00ns)   --->   "%part_buffer_0_addr = getelementptr [480 x i8]* %part_buffer_0, i64 0, i64 %zext_ln62" [./source/course_prj.c:62]   --->   Operation 146 'getelementptr' 'part_buffer_0_addr' <Predicate = (icmp_ln55 & icmp_ln50_1)> <Delay = 0.00>
ST_8 : Operation 147 [1/1] (0.00ns)   --->   "%part_buffer_1_addr = getelementptr [480 x i8]* %part_buffer_1, i64 0, i64 %zext_ln62" [./source/course_prj.c:63]   --->   Operation 147 'getelementptr' 'part_buffer_1_addr' <Predicate = (icmp_ln55 & icmp_ln50_1)> <Delay = 0.00>
ST_8 : Operation 148 [2/2] (3.25ns)   --->   "%window_1_2 = load i8* %part_buffer_1_addr, align 1" [./source/course_prj.c:63]   --->   Operation 148 'load' 'window_1_2' <Predicate = (icmp_ln55 & icmp_ln50_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 480> <RAM>
ST_8 : Operation 149 [1/1] (3.25ns)   --->   "store i8 %window_2_2, i8* %part_buffer_1_addr, align 1" [./source/course_prj.c:64]   --->   Operation 149 'store' <Predicate = (icmp_ln55 & icmp_ln50_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 480> <RAM>
ST_8 : Operation 150 [1/1] (0.00ns)   --->   "store i8 %window_2_2, i8* %window_2_2_1" [./source/course_prj.c:65]   --->   Operation 150 'store' <Predicate = (icmp_ln55 & icmp_ln50_1)> <Delay = 0.00>

State 9 <SV = 5> <Delay = 3.25>
ST_9 : Operation 151 [2/2] (3.25ns)   --->   "%window_0_2 = load i8* %part_buffer_0_addr, align 1" [./source/course_prj.c:62]   --->   Operation 151 'load' 'window_0_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 480> <RAM>
ST_9 : Operation 152 [1/2] (3.25ns)   --->   "%window_1_2 = load i8* %part_buffer_1_addr, align 1" [./source/course_prj.c:63]   --->   Operation 152 'load' 'window_1_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 480> <RAM>
ST_9 : Operation 153 [1/1] (0.00ns)   --->   "store i8 %window_1_2, i8* %window_1_2_1" [./source/course_prj.c:65]   --->   Operation 153 'store' <Predicate = true> <Delay = 0.00>

State 10 <SV = 6> <Delay = 4.68>
ST_10 : Operation 154 [1/2] (3.25ns)   --->   "%window_0_2 = load i8* %part_buffer_0_addr, align 1" [./source/course_prj.c:62]   --->   Operation 154 'load' 'window_0_2' <Predicate = (icmp_ln50_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 480> <RAM>
ST_10 : Operation 155 [1/1] (3.25ns)   --->   "store i8 %window_1_2, i8* %part_buffer_0_addr, align 1" [./source/course_prj.c:63]   --->   Operation 155 'store' <Predicate = (icmp_ln50_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 480> <RAM>
ST_10 : Operation 156 [1/1] (0.00ns)   --->   "store i8 %window_0_2, i8* %window_0_2_1" [./source/course_prj.c:65]   --->   Operation 156 'store' <Predicate = (icmp_ln50_1)> <Delay = 0.00>
ST_10 : Operation 157 [1/1] (0.00ns)   --->   "br label %._crit_edge6" [./source/course_prj.c:65]   --->   Operation 157 'br' <Predicate = (icmp_ln50_1)> <Delay = 0.00>
ST_10 : Operation 158 [1/1] (1.58ns)   --->   "%icmp_ln68_1 = icmp ne i9 %col_0, 0" [./source/course_prj.c:68]   --->   Operation 158 'icmp' 'icmp_ln68_1' <Predicate = true> <Delay = 1.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 159 [1/1] (0.97ns)   --->   "%and_ln68 = and i1 %icmp_ln68, %icmp_ln68_1" [./source/course_prj.c:68]   --->   Operation 159 'and' 'and_ln68' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 160 [1/1] (0.00ns)   --->   "br i1 %and_ln68, label %7, label %L1_end" [./source/course_prj.c:68]   --->   Operation 160 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 161 [1/1] (2.11ns)   --->   "%outcol = add i9 %col_0, -1" [./source/course_prj.c:70]   --->   Operation 161 'add' 'outcol' <Predicate = (and_ln68)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 162 [1/1] (1.58ns)   --->   "%icmp_ln73_2 = icmp eq i9 %outcol, 0" [./source/course_prj.c:73]   --->   Operation 162 'icmp' 'icmp_ln73_2' <Predicate = (and_ln68)> <Delay = 1.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 163 [1/1] (1.58ns)   --->   "%icmp_ln73_3 = icmp eq i9 %outcol, -33" [./source/course_prj.c:73]   --->   Operation 163 'icmp' 'icmp_ln73_3' <Predicate = (and_ln68)> <Delay = 1.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_2)   --->   "%or_ln73 = or i1 %icmp_ln73, %icmp_ln73_2" [./source/course_prj.c:73]   --->   Operation 164 'or' 'or_ln73' <Predicate = (and_ln68)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_2)   --->   "%or_ln73_1 = or i1 %icmp_ln73_1, %icmp_ln73_3" [./source/course_prj.c:73]   --->   Operation 165 'or' 'or_ln73_1' <Predicate = (and_ln68)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 166 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln73_2 = or i1 %or_ln73_1, %or_ln73" [./source/course_prj.c:73]   --->   Operation 166 'or' 'or_ln73_2' <Predicate = (and_ln68)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 167 [1/1] (0.00ns)   --->   "br i1 %or_ln73_2, label %8, label %.preheader86.preheader" [./source/course_prj.c:73]   --->   Operation 167 'br' <Predicate = (and_ln68)> <Delay = 0.00>
ST_10 : Operation 168 [1/1] (1.66ns)   --->   "br label %.preheader86" [./source/course_prj.c:14->./source/course_prj.c:76]   --->   Operation 168 'br' <Predicate = (and_ln68 & !or_ln73_2)> <Delay = 1.66>
ST_10 : Operation 169 [1/1] (2.95ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %outImage, i8 0) nounwind" [./source/course_prj.c:74]   --->   Operation 169 'write' <Predicate = (and_ln68 & or_ln73_2)> <Delay = 2.95> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_10 : Operation 170 [1/1] (0.00ns)   --->   "br label %L1_end" [./source/course_prj.c:75]   --->   Operation 170 'br' <Predicate = (and_ln68 & or_ln73_2)> <Delay = 0.00>

State 11 <SV = 7> <Delay = 4.81>
ST_11 : Operation 171 [1/1] (0.00ns)   --->   "%result_0_i = phi i32 [ %result_1_i, %row_loop_end ], [ 0, %.preheader86.preheader ]" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 171 'phi' 'result_0_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 172 [1/1] (0.00ns)   --->   "%i_0_i = phi i2 [ %i_2, %row_loop_end ], [ 0, %.preheader86.preheader ]"   --->   Operation 172 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 173 [1/1] (0.93ns)   --->   "%icmp_ln14 = icmp eq i2 %i_0_i, -1" [./source/course_prj.c:14->./source/course_prj.c:76]   --->   Operation 173 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 174 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 174 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 175 [1/1] (1.58ns)   --->   "%i_2 = add i2 %i_0_i, 1" [./source/course_prj.c:14->./source/course_prj.c:76]   --->   Operation 175 'add' 'i_2' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 176 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14, label %filter.exit, label %row_loop_begin" [./source/course_prj.c:14->./source/course_prj.c:76]   --->   Operation 176 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 177 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str) nounwind" [./source/course_prj.c:14->./source/course_prj.c:76]   --->   Operation 177 'specloopname' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_11 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str) nounwind" [./source/course_prj.c:14->./source/course_prj.c:76]   --->   Operation 178 'specregionbegin' 'tmp_i' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_11 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln16 = zext i2 %i_0_i to i4" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 179 'zext' 'zext_ln16' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_11 : Operation 180 [1/1] (0.00ns)   --->   "%shl_ln = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i_0_i, i2 0)" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 180 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_11 : Operation 181 [1/1] (1.77ns)   --->   "%sub_ln16 = sub i4 %shl_ln, %zext_ln16" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 181 'sub' 'sub_ln16' <Predicate = (!icmp_ln14)> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 182 [1/1] (1.66ns)   --->   "br label %9" [./source/course_prj.c:15->./source/course_prj.c:76]   --->   Operation 182 'br' <Predicate = (!icmp_ln14)> <Delay = 1.66>
ST_11 : Operation 183 [1/1] (2.70ns)   --->   "%sub_ln21 = sub i32 0, %result_0_i" [./source/course_prj.c:21->./source/course_prj.c:76]   --->   Operation 183 'sub' 'sub_ln21' <Predicate = (icmp_ln14)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 184 [1/1] (0.00ns)   --->   "%trunc_ln21_1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %sub_ln21, i32 4, i32 11)" [./source/course_prj.c:21->./source/course_prj.c:76]   --->   Operation 184 'partselect' 'trunc_ln21_1' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_11 : Operation 185 [1/1] (2.11ns)   --->   "%sub_ln21_1 = sub i8 0, %trunc_ln21_1" [./source/course_prj.c:21->./source/course_prj.c:76]   --->   Operation 185 'sub' 'sub_ln21_1' <Predicate = (icmp_ln14)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 8> <Delay = 5.47>
ST_12 : Operation 186 [1/1] (0.00ns)   --->   "%result_1_i = phi i32 [ %result_0_i, %row_loop_begin ], [ %result, %10 ]"   --->   Operation 186 'phi' 'result_1_i' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 187 [1/1] (0.00ns)   --->   "%j_0_i = phi i2 [ 0, %row_loop_begin ], [ %j_1, %10 ]"   --->   Operation 187 'phi' 'j_0_i' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 188 [1/1] (0.93ns)   --->   "%icmp_ln15 = icmp eq i2 %j_0_i, -1" [./source/course_prj.c:15->./source/course_prj.c:76]   --->   Operation 188 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 189 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 189 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 190 [1/1] (1.58ns)   --->   "%j_1 = add i2 %j_0_i, 1" [./source/course_prj.c:15->./source/course_prj.c:76]   --->   Operation 190 'add' 'j_1' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 191 [1/1] (0.00ns)   --->   "br i1 %icmp_ln15, label %row_loop_end, label %10" [./source/course_prj.c:15->./source/course_prj.c:76]   --->   Operation 191 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 192 [1/1] (0.00ns)   --->   "%window_2_0_load = load i8* %window_2_0" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 192 'load' 'window_2_0_load' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_12 : Operation 193 [1/1] (0.00ns)   --->   "%window_2_1_load_1 = load i8* %window_2_1" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 193 'load' 'window_2_1_load_1' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_12 : Operation 194 [1/1] (0.00ns)   --->   "%window_0_2_1_load_1 = load i8* %window_0_2_1" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 194 'load' 'window_0_2_1_load_1' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_12 : Operation 195 [1/1] (0.00ns)   --->   "%window_2_0_1_load = load i8* %window_2_0_1" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 195 'load' 'window_2_0_1_load' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_12 : Operation 196 [1/1] (0.00ns)   --->   "%window_2_1_1_load_1 = load i8* %window_2_1_1" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 196 'load' 'window_2_1_1_load_1' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_12 : Operation 197 [1/1] (0.00ns)   --->   "%window_1_2_1_load_1 = load i8* %window_1_2_1" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 197 'load' 'window_1_2_1_load_1' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_12 : Operation 198 [1/1] (0.00ns)   --->   "%window_2_0_2_load = load i8* %window_2_0_2" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 198 'load' 'window_2_0_2_load' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_12 : Operation 199 [1/1] (0.00ns)   --->   "%window_2_1_2_load_1 = load i8* %window_2_1_2" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 199 'load' 'window_2_1_2_load_1' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_12 : Operation 200 [1/1] (0.00ns)   --->   "%window_2_2_1_load_1 = load i8* %window_2_2_1" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 200 'load' 'window_2_2_1_load_1' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_12 : Operation 201 [1/1] (0.00ns)   --->   "%kernel_2_2_load = load i8* %kernel_2_2" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 201 'load' 'kernel_2_2_load' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_12 : Operation 202 [1/1] (0.00ns)   --->   "%kernel_2_2_1_load = load i8* %kernel_2_2_1" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 202 'load' 'kernel_2_2_1_load' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_12 : Operation 203 [1/1] (0.00ns)   --->   "%kernel_2_2_2_load = load i8* %kernel_2_2_2" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 203 'load' 'kernel_2_2_2_load' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_12 : Operation 204 [1/1] (0.00ns)   --->   "%kernel_2_2_3_load = load i8* %kernel_2_2_3" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 204 'load' 'kernel_2_2_3_load' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_12 : Operation 205 [1/1] (0.00ns)   --->   "%kernel_2_2_4_load = load i8* %kernel_2_2_4" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 205 'load' 'kernel_2_2_4_load' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_12 : Operation 206 [1/1] (0.00ns)   --->   "%kernel_2_2_5_load = load i8* %kernel_2_2_5" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 206 'load' 'kernel_2_2_5_load' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_12 : Operation 207 [1/1] (0.00ns)   --->   "%kernel_2_2_6_load = load i8* %kernel_2_2_6" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 207 'load' 'kernel_2_2_6_load' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_12 : Operation 208 [1/1] (0.00ns)   --->   "%kernel_2_2_7_load = load i8* %kernel_2_2_7" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 208 'load' 'kernel_2_2_7_load' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_12 : Operation 209 [1/1] (0.00ns)   --->   "%kernel_2_2_8_load = load i8* %kernel_2_2_8" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 209 'load' 'kernel_2_2_8_load' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_12 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln16_1 = zext i2 %j_0_i to i4" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 210 'zext' 'zext_ln16_1' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_12 : Operation 211 [1/1] (1.77ns)   --->   "%add_ln16 = add i4 %sub_ln16, %zext_ln16_1" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 211 'add' 'add_ln16' <Predicate = (!icmp_ln15)> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 212 [1/1] (2.24ns)   --->   "%tmp_2 = call i8 @_ssdm_op_Mux.ap_auto.9i8.i4(i8 %window_2_0_load, i8 %window_2_1_load_1, i8 %window_0_2_1_load_1, i8 %window_2_0_1_load, i8 %window_2_1_1_load_1, i8 %window_1_2_1_load_1, i8 %window_2_0_2_load, i8 %window_2_1_2_load_1, i8 %window_2_2_1_load_1, i4 %add_ln16) nounwind" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 212 'mux' 'tmp_2' <Predicate = (!icmp_ln15)> <Delay = 2.24> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.24> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 213 [1/1] (0.00ns)   --->   "%zext_ln16_2 = zext i8 %tmp_2 to i16" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 213 'zext' 'zext_ln16_2' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_12 : Operation 214 [1/1] (2.24ns)   --->   "%tmp_3 = call i8 @_ssdm_op_Mux.ap_auto.9i8.i4(i8 %kernel_2_2_load, i8 %kernel_2_2_1_load, i8 %kernel_2_2_2_load, i8 %kernel_2_2_3_load, i8 %kernel_2_2_4_load, i8 %kernel_2_2_5_load, i8 %kernel_2_2_6_load, i8 %kernel_2_2_7_load, i8 %kernel_2_2_8_load, i4 %add_ln16) nounwind" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 214 'mux' 'tmp_3' <Predicate = (!icmp_ln15)> <Delay = 2.24> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.24> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 215 [1/1] (0.00ns)   --->   "%zext_ln16_3 = zext i8 %tmp_3 to i16" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 215 'zext' 'zext_ln16_3' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_12 : Operation 216 [3/3] (1.45ns) (grouped into DSP with root node result)   --->   "%mul_ln16 = mul i16 %zext_ln16_3, %zext_ln16_2" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 216 'mul' 'mul_ln16' <Predicate = (!icmp_ln15)> <Delay = 1.45> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 217 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str, i32 %tmp_i) nounwind" [./source/course_prj.c:18->./source/course_prj.c:76]   --->   Operation 217 'specregionend' 'empty_12' <Predicate = (icmp_ln15)> <Delay = 0.00>
ST_12 : Operation 218 [1/1] (0.00ns)   --->   "br label %.preheader86" [./source/course_prj.c:14->./source/course_prj.c:76]   --->   Operation 218 'br' <Predicate = (icmp_ln15)> <Delay = 0.00>

State 13 <SV = 9> <Delay = 1.45>
ST_13 : Operation 219 [2/3] (1.45ns) (grouped into DSP with root node result)   --->   "%mul_ln16 = mul i16 %zext_ln16_3, %zext_ln16_2" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 219 'mul' 'mul_ln16' <Predicate = true> <Delay = 1.45> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 14 <SV = 10> <Delay = 3.82>
ST_14 : Operation 220 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str1) nounwind" [./source/course_prj.c:15->./source/course_prj.c:76]   --->   Operation 220 'specloopname' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 221 [1/3] (0.00ns) (grouped into DSP with root node result)   --->   "%mul_ln16 = mul i16 %zext_ln16_3, %zext_ln16_2" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 221 'mul' 'mul_ln16' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 222 [1/1] (0.00ns) (grouped into DSP with root node result)   --->   "%zext_ln16_4 = zext i16 %mul_ln16 to i32" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 222 'zext' 'zext_ln16_4' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 223 [1/1] (3.82ns) (root node of the DSP)   --->   "%result = add nsw i32 %zext_ln16_4, %result_1_i" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 223 'add' 'result' <Predicate = true> <Delay = 3.82> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 224 [1/1] (0.00ns)   --->   "br label %9" [./source/course_prj.c:15->./source/course_prj.c:76]   --->   Operation 224 'br' <Predicate = true> <Delay = 0.00>

State 15 <SV = 8> <Delay = 3.99>
ST_15 : Operation 225 [1/1] (0.00ns)   --->   "%tmp_5 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %result_0_i, i32 31)" [./source/course_prj.c:21->./source/course_prj.c:76]   --->   Operation 225 'bitselect' 'tmp_5' <Predicate = (and_ln68 & !or_ln73_2)> <Delay = 0.00>
ST_15 : Operation 226 [1/1] (0.00ns)   --->   "%trunc_ln21_2 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %result_0_i, i32 4, i32 11)" [./source/course_prj.c:21->./source/course_prj.c:76]   --->   Operation 226 'partselect' 'trunc_ln21_2' <Predicate = (and_ln68 & !or_ln73_2)> <Delay = 0.00>
ST_15 : Operation 227 [1/1] (1.04ns)   --->   "%select_ln21 = select i1 %tmp_5, i8 %sub_ln21_1, i8 %trunc_ln21_2" [./source/course_prj.c:21->./source/course_prj.c:76]   --->   Operation 227 'select' 'select_ln21' <Predicate = (and_ln68 & !or_ln73_2)> <Delay = 1.04> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 228 [1/1] (2.95ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %outImage, i8 %select_ln21) nounwind" [./source/course_prj.c:76]   --->   Operation 228 'write' <Predicate = (and_ln68 & !or_ln73_2)> <Delay = 2.95> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_15 : Operation 229 [1/1] (0.00ns)   --->   "br label %L1_end"   --->   Operation 229 'br' <Predicate = (and_ln68 & !or_ln73_2)> <Delay = 0.00>
ST_15 : Operation 230 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str6, i32 %tmp_1) nounwind" [./source/course_prj.c:80]   --->   Operation 230 'specregionend' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 231 [1/1] (0.00ns)   --->   "br label %2" [./source/course_prj.c:47]   --->   Operation 231 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inImage]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ gauss_kernel]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ outImage]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
kernel_2_2          (alloca           ) [ 0011111111111111]
kernel_2_2_1        (alloca           ) [ 0011111111111111]
kernel_2_2_2        (alloca           ) [ 0011111111111111]
kernel_2_2_3        (alloca           ) [ 0011111111111111]
kernel_2_2_4        (alloca           ) [ 0011111111111111]
kernel_2_2_5        (alloca           ) [ 0011111111111111]
kernel_2_2_6        (alloca           ) [ 0011111111111111]
kernel_2_2_7        (alloca           ) [ 0011111111111111]
kernel_2_2_8        (alloca           ) [ 0011111111111111]
specbitsmap_ln0     (specbitsmap      ) [ 0000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000000000000]
spectopmodule_ln0   (spectopmodule    ) [ 0000000000000000]
part_buffer_0       (alloca           ) [ 0011111111111111]
part_buffer_1       (alloca           ) [ 0011111111111111]
specinterface_ln33  (specinterface    ) [ 0000000000000000]
specinterface_ln33  (specinterface    ) [ 0000000000000000]
br_ln38             (br               ) [ 0111110000000000]
i_0                 (phi              ) [ 0010100000000000]
icmp_ln38           (icmp             ) [ 0011110000000000]
empty               (speclooptripcount) [ 0000000000000000]
i                   (add              ) [ 0111110000000000]
br_ln38             (br               ) [ 0000000000000000]
zext_ln40           (zext             ) [ 0000000000000000]
tmp_4               (bitconcatenate   ) [ 0000000000000000]
zext_ln40_1         (zext             ) [ 0000000000000000]
sub_ln40            (sub              ) [ 0001110000000000]
br_ln39             (br               ) [ 0011110000000000]
window_2_0          (alloca           ) [ 0000001111111111]
window_2_1          (alloca           ) [ 0000001111111111]
window_0_2_1        (alloca           ) [ 0000001111111111]
window_2_0_1        (alloca           ) [ 0000001111111111]
window_2_1_1        (alloca           ) [ 0000001111111111]
window_1_2_1        (alloca           ) [ 0000001111111111]
window_2_0_2        (alloca           ) [ 0000001111111111]
window_2_1_2        (alloca           ) [ 0000001111111111]
window_2_2_1        (alloca           ) [ 0000001111111111]
br_ln46             (br               ) [ 0011111111111111]
j_0                 (phi              ) [ 0001100000000000]
icmp_ln39           (icmp             ) [ 0011110000000000]
empty_6             (speclooptripcount) [ 0000000000000000]
j                   (add              ) [ 0011110000000000]
br_ln39             (br               ) [ 0000000000000000]
zext_ln40_2         (zext             ) [ 0000000000000000]
add_ln40            (add              ) [ 0000000000000000]
sext_ln40           (sext             ) [ 0000000000000000]
gauss_kernel_addr   (getelementptr    ) [ 0000100000000000]
br_ln0              (br               ) [ 0111110000000000]
kernel_2_0          (load             ) [ 0000000000000000]
switch_ln40         (switch           ) [ 0000000000000000]
switch_ln40         (switch           ) [ 0000000000000000]
store_ln40          (store            ) [ 0000000000000000]
br_ln40             (br               ) [ 0000000000000000]
store_ln40          (store            ) [ 0000000000000000]
br_ln40             (br               ) [ 0000000000000000]
store_ln40          (store            ) [ 0000000000000000]
br_ln40             (br               ) [ 0000000000000000]
switch_ln40         (switch           ) [ 0000000000000000]
store_ln40          (store            ) [ 0000000000000000]
br_ln40             (br               ) [ 0000000000000000]
store_ln40          (store            ) [ 0000000000000000]
br_ln40             (br               ) [ 0000000000000000]
store_ln40          (store            ) [ 0000000000000000]
br_ln40             (br               ) [ 0000000000000000]
switch_ln40         (switch           ) [ 0000000000000000]
store_ln40          (store            ) [ 0000000000000000]
br_ln40             (br               ) [ 0000000000000000]
store_ln40          (store            ) [ 0000000000000000]
br_ln40             (br               ) [ 0000000000000000]
store_ln40          (store            ) [ 0000000000000000]
br_ln40             (br               ) [ 0000000000000000]
br_ln0              (br               ) [ 0011110000000000]
row_0               (phi              ) [ 0000001000000000]
zext_ln46           (zext             ) [ 0000000000000000]
icmp_ln46           (icmp             ) [ 0000001111111111]
empty_7             (speclooptripcount) [ 0000000000000000]
row                 (add              ) [ 0010001111111111]
br_ln46             (br               ) [ 0000000000000000]
specloopname_ln46   (specloopname     ) [ 0000000000000000]
tmp                 (specregionbegin  ) [ 0000000111111111]
icmp_ln50           (icmp             ) [ 0000000111111111]
icmp_ln68           (icmp             ) [ 0000000111111111]
outrow              (add              ) [ 0000000000000000]
icmp_ln73           (icmp             ) [ 0000000111111111]
icmp_ln73_1         (icmp             ) [ 0000000111111111]
br_ln47             (br               ) [ 0000001111111111]
ret_ln83            (ret              ) [ 0000000000000000]
col_0               (phi              ) [ 0000000111100000]
icmp_ln47           (icmp             ) [ 0000001111111111]
empty_8             (speclooptripcount) [ 0000000000000000]
col                 (add              ) [ 0000001111111111]
br_ln47             (br               ) [ 0000000000000000]
specloopname_ln47   (specloopname     ) [ 0000000000000000]
tmp_1               (specregionbegin  ) [ 0000000011111111]
icmp_ln50_1         (icmp             ) [ 0000000011100000]
and_ln50            (and              ) [ 0000001111111111]
br_ln50             (br               ) [ 0000000000000000]
pixel               (read             ) [ 0000000000000000]
br_ln52             (br               ) [ 0000000000000000]
window_2_2          (phi              ) [ 0000000010000000]
br_ln55             (br               ) [ 0000001111111111]
empty_14            (specregionend    ) [ 0000000000000000]
br_ln46             (br               ) [ 0010001111111111]
i1_0                (phi              ) [ 0000001111111111]
icmp_ln55           (icmp             ) [ 0000001111111111]
empty_9             (speclooptripcount) [ 0000000000000000]
i_1                 (add              ) [ 0000001111111111]
br_ln55             (br               ) [ 0000000000000000]
window_2_1_load     (load             ) [ 0000000000000000]
window_0_2_1_load   (load             ) [ 0000000000000000]
window_2_1_1_load   (load             ) [ 0000000000000000]
window_1_2_1_load   (load             ) [ 0000000000000000]
window_2_1_2_load   (load             ) [ 0000000000000000]
window_2_2_1_load   (load             ) [ 0000000000000000]
window_0_0          (mux              ) [ 0000000000000000]
window_0_1          (mux              ) [ 0000000000000000]
switch_ln56         (switch           ) [ 0000000000000000]
store_ln57          (store            ) [ 0000000000000000]
store_ln56          (store            ) [ 0000000000000000]
br_ln0              (br               ) [ 0000000000000000]
store_ln56          (store            ) [ 0000000000000000]
store_ln56          (store            ) [ 0000000000000000]
br_ln56             (br               ) [ 0000000000000000]
store_ln57          (store            ) [ 0000000000000000]
store_ln56          (store            ) [ 0000000000000000]
br_ln0              (br               ) [ 0000000000000000]
br_ln0              (br               ) [ 0000001111111111]
br_ln61             (br               ) [ 0000000000000000]
zext_ln62           (zext             ) [ 0000000000000000]
part_buffer_0_addr  (getelementptr    ) [ 0000000001100000]
part_buffer_1_addr  (getelementptr    ) [ 0000000001000000]
store_ln64          (store            ) [ 0000000000000000]
store_ln65          (store            ) [ 0000000000000000]
window_1_2          (load             ) [ 0000001110111111]
store_ln65          (store            ) [ 0000000000000000]
window_0_2          (load             ) [ 0000000000000000]
store_ln63          (store            ) [ 0000000000000000]
store_ln65          (store            ) [ 0000000000000000]
br_ln65             (br               ) [ 0000000000000000]
icmp_ln68_1         (icmp             ) [ 0000000000000000]
and_ln68            (and              ) [ 0000001111111111]
br_ln68             (br               ) [ 0000000000000000]
outcol              (add              ) [ 0000000000000000]
icmp_ln73_2         (icmp             ) [ 0000000000000000]
icmp_ln73_3         (icmp             ) [ 0000000000000000]
or_ln73             (or               ) [ 0000000000000000]
or_ln73_1           (or               ) [ 0000000000000000]
or_ln73_2           (or               ) [ 0000001111111111]
br_ln73             (br               ) [ 0000000000000000]
br_ln14             (br               ) [ 0000001111111111]
write_ln74          (write            ) [ 0000000000000000]
br_ln75             (br               ) [ 0000000000000000]
result_0_i          (phi              ) [ 0000000000011111]
i_0_i               (phi              ) [ 0000000000010000]
icmp_ln14           (icmp             ) [ 0000001111111111]
empty_10            (speclooptripcount) [ 0000000000000000]
i_2                 (add              ) [ 0000001111111111]
br_ln14             (br               ) [ 0000000000000000]
specloopname_ln14   (specloopname     ) [ 0000000000000000]
tmp_i               (specregionbegin  ) [ 0000000000001110]
zext_ln16           (zext             ) [ 0000000000000000]
shl_ln              (bitconcatenate   ) [ 0000000000000000]
sub_ln16            (sub              ) [ 0000000000001110]
br_ln15             (br               ) [ 0000001111111111]
sub_ln21            (sub              ) [ 0000000000000000]
trunc_ln21_1        (partselect       ) [ 0000000000000000]
sub_ln21_1          (sub              ) [ 0000001111100001]
result_1_i          (phi              ) [ 0000001111111111]
j_0_i               (phi              ) [ 0000000000001000]
icmp_ln15           (icmp             ) [ 0000001111111111]
empty_11            (speclooptripcount) [ 0000000000000000]
j_1                 (add              ) [ 0000001111111111]
br_ln15             (br               ) [ 0000000000000000]
window_2_0_load     (load             ) [ 0000000000000000]
window_2_1_load_1   (load             ) [ 0000000000000000]
window_0_2_1_load_1 (load             ) [ 0000000000000000]
window_2_0_1_load   (load             ) [ 0000000000000000]
window_2_1_1_load_1 (load             ) [ 0000000000000000]
window_1_2_1_load_1 (load             ) [ 0000000000000000]
window_2_0_2_load   (load             ) [ 0000000000000000]
window_2_1_2_load_1 (load             ) [ 0000000000000000]
window_2_2_1_load_1 (load             ) [ 0000000000000000]
kernel_2_2_load     (load             ) [ 0000000000000000]
kernel_2_2_1_load   (load             ) [ 0000000000000000]
kernel_2_2_2_load   (load             ) [ 0000000000000000]
kernel_2_2_3_load   (load             ) [ 0000000000000000]
kernel_2_2_4_load   (load             ) [ 0000000000000000]
kernel_2_2_5_load   (load             ) [ 0000000000000000]
kernel_2_2_6_load   (load             ) [ 0000000000000000]
kernel_2_2_7_load   (load             ) [ 0000000000000000]
kernel_2_2_8_load   (load             ) [ 0000000000000000]
zext_ln16_1         (zext             ) [ 0000000000000000]
add_ln16            (add              ) [ 0000000000000000]
tmp_2               (mux              ) [ 0000000000000000]
zext_ln16_2         (zext             ) [ 0000000000000110]
tmp_3               (mux              ) [ 0000000000000000]
zext_ln16_3         (zext             ) [ 0000000000000110]
empty_12            (specregionend    ) [ 0000000000000000]
br_ln14             (br               ) [ 0000001111111111]
specloopname_ln15   (specloopname     ) [ 0000000000000000]
mul_ln16            (mul              ) [ 0000000000000000]
zext_ln16_4         (zext             ) [ 0000000000000000]
result              (add              ) [ 0000001111111111]
br_ln15             (br               ) [ 0000001111111111]
tmp_5               (bitselect        ) [ 0000000000000000]
trunc_ln21_2        (partselect       ) [ 0000000000000000]
select_ln21         (select           ) [ 0000000000000000]
write_ln76          (write            ) [ 0000000000000000]
br_ln0              (br               ) [ 0000000000000000]
empty_13            (specregionend    ) [ 0000000000000000]
br_ln47             (br               ) [ 0000001111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inImage">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inImage"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gauss_kernel">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gauss_kernel"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="outImage">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outImage"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="gauss_blur_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i8.i2"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.9i8.i4"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1004" name="kernel_2_2_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_2_2/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="kernel_2_2_1_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_2_2_1/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="kernel_2_2_2_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_2_2_2/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="kernel_2_2_3_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_2_2_3/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="kernel_2_2_4_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_2_2_4/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="kernel_2_2_5_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_2_2_5/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="kernel_2_2_6_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_2_2_6/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="kernel_2_2_7_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_2_2_7/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="kernel_2_2_8_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_2_2_8/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="part_buffer_0_alloca_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="part_buffer_0/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="part_buffer_1_alloca_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="part_buffer_1/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="window_2_0_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_2_0/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="window_2_1_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_2_1/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="window_0_2_1_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_0_2_1/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="window_2_0_1_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_2_0_1/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="window_2_1_1_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_2_1_1/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="window_1_2_1_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_1_2_1/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="window_2_0_2_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_2_0_2/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="window_2_1_2_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_2_1_2/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="window_2_2_1_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_2_2_1/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="pixel_read_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="8" slack="0"/>
<pin id="184" dir="0" index="1" bw="8" slack="0"/>
<pin id="185" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="pixel/7 "/>
</bind>
</comp>

<comp id="188" class="1004" name="grp_write_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="0" slack="0"/>
<pin id="190" dir="0" index="1" bw="8" slack="0"/>
<pin id="191" dir="0" index="2" bw="8" slack="0"/>
<pin id="192" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln74/10 write_ln76/15 "/>
</bind>
</comp>

<comp id="196" class="1004" name="gauss_kernel_addr_gep_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="8" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="0" index="2" bw="5" slack="0"/>
<pin id="200" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gauss_kernel_addr/3 "/>
</bind>
</comp>

<comp id="203" class="1004" name="grp_access_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="4" slack="0"/>
<pin id="205" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="206" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="207" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_2_0/3 "/>
</bind>
</comp>

<comp id="209" class="1004" name="part_buffer_0_addr_gep_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="0" index="2" bw="9" slack="0"/>
<pin id="213" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="part_buffer_0_addr/8 "/>
</bind>
</comp>

<comp id="215" class="1004" name="part_buffer_1_addr_gep_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="0" index="2" bw="9" slack="0"/>
<pin id="219" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="part_buffer_1_addr/8 "/>
</bind>
</comp>

<comp id="221" class="1004" name="grp_access_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="9" slack="0"/>
<pin id="223" dir="0" index="1" bw="8" slack="1"/>
<pin id="224" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="225" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="window_1_2/8 store_ln64/8 "/>
</bind>
</comp>

<comp id="227" class="1004" name="grp_access_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="9" slack="1"/>
<pin id="229" dir="0" index="1" bw="8" slack="1"/>
<pin id="230" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="231" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="window_0_2/9 store_ln63/10 "/>
</bind>
</comp>

<comp id="232" class="1005" name="i_0_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="2" slack="1"/>
<pin id="234" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="236" class="1004" name="i_0_phi_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="1"/>
<pin id="238" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="239" dir="0" index="2" bw="2" slack="0"/>
<pin id="240" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="241" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="244" class="1005" name="j_0_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="2" slack="1"/>
<pin id="246" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="248" class="1004" name="j_0_phi_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="1"/>
<pin id="250" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="251" dir="0" index="2" bw="2" slack="0"/>
<pin id="252" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="253" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/3 "/>
</bind>
</comp>

<comp id="256" class="1005" name="row_0_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="10" slack="1"/>
<pin id="258" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="row_0 (phireg) "/>
</bind>
</comp>

<comp id="260" class="1004" name="row_0_phi_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="10" slack="0"/>
<pin id="262" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="263" dir="0" index="2" bw="1" slack="1"/>
<pin id="264" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="265" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="row_0/6 "/>
</bind>
</comp>

<comp id="267" class="1005" name="col_0_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="9" slack="1"/>
<pin id="269" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="col_0 (phireg) "/>
</bind>
</comp>

<comp id="271" class="1004" name="col_0_phi_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="1" slack="1"/>
<pin id="273" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="274" dir="0" index="2" bw="9" slack="0"/>
<pin id="275" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="276" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="col_0/7 "/>
</bind>
</comp>

<comp id="279" class="1005" name="window_2_2_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="8" slack="1"/>
<pin id="281" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="window_2_2 (phireg) "/>
</bind>
</comp>

<comp id="283" class="1004" name="window_2_2_phi_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="8" slack="0"/>
<pin id="285" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="286" dir="0" index="2" bw="1" slack="0"/>
<pin id="287" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="288" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="window_2_2/7 "/>
</bind>
</comp>

<comp id="292" class="1005" name="i1_0_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="2" slack="1"/>
<pin id="294" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i1_0 (phireg) "/>
</bind>
</comp>

<comp id="296" class="1004" name="i1_0_phi_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="1"/>
<pin id="298" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="299" dir="0" index="2" bw="2" slack="0"/>
<pin id="300" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="301" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1_0/8 "/>
</bind>
</comp>

<comp id="303" class="1005" name="result_0_i_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="32" slack="1"/>
<pin id="305" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="result_0_i (phireg) "/>
</bind>
</comp>

<comp id="307" class="1004" name="result_0_i_phi_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="32" slack="1"/>
<pin id="309" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="310" dir="0" index="2" bw="1" slack="1"/>
<pin id="311" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="312" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="result_0_i/11 "/>
</bind>
</comp>

<comp id="315" class="1005" name="i_0_i_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="2" slack="1"/>
<pin id="317" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i (phireg) "/>
</bind>
</comp>

<comp id="319" class="1004" name="i_0_i_phi_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="2" slack="0"/>
<pin id="321" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="322" dir="0" index="2" bw="1" slack="1"/>
<pin id="323" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="324" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i/11 "/>
</bind>
</comp>

<comp id="326" class="1005" name="result_1_i_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="1"/>
<pin id="328" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="result_1_i (phireg) "/>
</bind>
</comp>

<comp id="330" class="1004" name="result_1_i_phi_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="32" slack="1"/>
<pin id="332" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="333" dir="0" index="2" bw="32" slack="1"/>
<pin id="334" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="335" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="result_1_i/12 "/>
</bind>
</comp>

<comp id="338" class="1005" name="j_0_i_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="2" slack="1"/>
<pin id="340" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j_0_i (phireg) "/>
</bind>
</comp>

<comp id="342" class="1004" name="j_0_i_phi_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="1"/>
<pin id="344" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="345" dir="0" index="2" bw="2" slack="0"/>
<pin id="346" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="347" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0_i/12 "/>
</bind>
</comp>

<comp id="349" class="1004" name="grp_load_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="8" slack="3"/>
<pin id="351" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_2_1_load/8 window_2_1_load_1/12 "/>
</bind>
</comp>

<comp id="352" class="1004" name="grp_load_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="8" slack="3"/>
<pin id="354" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_0_2_1_load/8 window_0_2_1_load_1/12 "/>
</bind>
</comp>

<comp id="355" class="1004" name="grp_load_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="8" slack="3"/>
<pin id="357" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_2_1_1_load/8 window_2_1_1_load_1/12 "/>
</bind>
</comp>

<comp id="358" class="1004" name="grp_load_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="8" slack="3"/>
<pin id="360" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_1_2_1_load/8 window_1_2_1_load_1/12 "/>
</bind>
</comp>

<comp id="361" class="1004" name="grp_load_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="8" slack="3"/>
<pin id="363" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_2_1_2_load/8 window_2_1_2_load_1/12 "/>
</bind>
</comp>

<comp id="364" class="1004" name="grp_load_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="8" slack="3"/>
<pin id="366" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_2_2_1_load/8 window_2_2_1_load_1/12 "/>
</bind>
</comp>

<comp id="367" class="1004" name="icmp_ln38_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="2" slack="0"/>
<pin id="369" dir="0" index="1" bw="1" slack="0"/>
<pin id="370" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln38/2 "/>
</bind>
</comp>

<comp id="373" class="1004" name="i_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="2" slack="0"/>
<pin id="375" dir="0" index="1" bw="1" slack="0"/>
<pin id="376" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="379" class="1004" name="zext_ln40_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="2" slack="0"/>
<pin id="381" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40/2 "/>
</bind>
</comp>

<comp id="383" class="1004" name="tmp_4_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="4" slack="0"/>
<pin id="385" dir="0" index="1" bw="2" slack="0"/>
<pin id="386" dir="0" index="2" bw="1" slack="0"/>
<pin id="387" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="391" class="1004" name="zext_ln40_1_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="4" slack="0"/>
<pin id="393" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_1/2 "/>
</bind>
</comp>

<comp id="395" class="1004" name="sub_ln40_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="4" slack="0"/>
<pin id="397" dir="0" index="1" bw="2" slack="0"/>
<pin id="398" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln40/2 "/>
</bind>
</comp>

<comp id="401" class="1004" name="icmp_ln39_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="2" slack="0"/>
<pin id="403" dir="0" index="1" bw="1" slack="0"/>
<pin id="404" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln39/3 "/>
</bind>
</comp>

<comp id="407" class="1004" name="j_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="2" slack="0"/>
<pin id="409" dir="0" index="1" bw="1" slack="0"/>
<pin id="410" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="413" class="1004" name="zext_ln40_2_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="2" slack="0"/>
<pin id="415" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_2/3 "/>
</bind>
</comp>

<comp id="417" class="1004" name="add_ln40_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="5" slack="1"/>
<pin id="419" dir="0" index="1" bw="2" slack="0"/>
<pin id="420" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40/3 "/>
</bind>
</comp>

<comp id="422" class="1004" name="sext_ln40_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="5" slack="0"/>
<pin id="424" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln40/3 "/>
</bind>
</comp>

<comp id="427" class="1004" name="store_ln40_store_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="8" slack="0"/>
<pin id="429" dir="0" index="1" bw="8" slack="3"/>
<pin id="430" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/4 "/>
</bind>
</comp>

<comp id="432" class="1004" name="store_ln40_store_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="8" slack="0"/>
<pin id="434" dir="0" index="1" bw="8" slack="3"/>
<pin id="435" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/4 "/>
</bind>
</comp>

<comp id="437" class="1004" name="store_ln40_store_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="8" slack="0"/>
<pin id="439" dir="0" index="1" bw="8" slack="3"/>
<pin id="440" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/4 "/>
</bind>
</comp>

<comp id="442" class="1004" name="store_ln40_store_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="8" slack="0"/>
<pin id="444" dir="0" index="1" bw="8" slack="3"/>
<pin id="445" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/4 "/>
</bind>
</comp>

<comp id="447" class="1004" name="store_ln40_store_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="8" slack="0"/>
<pin id="449" dir="0" index="1" bw="8" slack="3"/>
<pin id="450" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/4 "/>
</bind>
</comp>

<comp id="452" class="1004" name="store_ln40_store_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="8" slack="0"/>
<pin id="454" dir="0" index="1" bw="8" slack="3"/>
<pin id="455" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/4 "/>
</bind>
</comp>

<comp id="457" class="1004" name="store_ln40_store_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="8" slack="0"/>
<pin id="459" dir="0" index="1" bw="8" slack="3"/>
<pin id="460" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/4 "/>
</bind>
</comp>

<comp id="462" class="1004" name="store_ln40_store_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="8" slack="0"/>
<pin id="464" dir="0" index="1" bw="8" slack="3"/>
<pin id="465" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/4 "/>
</bind>
</comp>

<comp id="467" class="1004" name="store_ln40_store_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="8" slack="0"/>
<pin id="469" dir="0" index="1" bw="8" slack="3"/>
<pin id="470" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/4 "/>
</bind>
</comp>

<comp id="472" class="1004" name="zext_ln46_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="10" slack="0"/>
<pin id="474" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46/6 "/>
</bind>
</comp>

<comp id="476" class="1004" name="icmp_ln46_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="10" slack="0"/>
<pin id="478" dir="0" index="1" bw="10" slack="0"/>
<pin id="479" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln46/6 "/>
</bind>
</comp>

<comp id="482" class="1004" name="row_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="10" slack="0"/>
<pin id="484" dir="0" index="1" bw="1" slack="0"/>
<pin id="485" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="row/6 "/>
</bind>
</comp>

<comp id="488" class="1004" name="icmp_ln50_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="10" slack="0"/>
<pin id="490" dir="0" index="1" bw="10" slack="0"/>
<pin id="491" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln50/6 "/>
</bind>
</comp>

<comp id="494" class="1004" name="icmp_ln68_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="10" slack="0"/>
<pin id="496" dir="0" index="1" bw="1" slack="0"/>
<pin id="497" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln68/6 "/>
</bind>
</comp>

<comp id="500" class="1004" name="outrow_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="10" slack="0"/>
<pin id="502" dir="0" index="1" bw="1" slack="0"/>
<pin id="503" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="outrow/6 "/>
</bind>
</comp>

<comp id="506" class="1004" name="icmp_ln73_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="11" slack="0"/>
<pin id="508" dir="0" index="1" bw="1" slack="0"/>
<pin id="509" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln73/6 "/>
</bind>
</comp>

<comp id="512" class="1004" name="icmp_ln73_1_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="11" slack="0"/>
<pin id="514" dir="0" index="1" bw="11" slack="0"/>
<pin id="515" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln73_1/6 "/>
</bind>
</comp>

<comp id="518" class="1004" name="icmp_ln47_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="9" slack="0"/>
<pin id="520" dir="0" index="1" bw="6" slack="0"/>
<pin id="521" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln47/7 "/>
</bind>
</comp>

<comp id="524" class="1004" name="col_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="9" slack="0"/>
<pin id="526" dir="0" index="1" bw="1" slack="0"/>
<pin id="527" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col/7 "/>
</bind>
</comp>

<comp id="530" class="1004" name="icmp_ln50_1_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="9" slack="0"/>
<pin id="532" dir="0" index="1" bw="9" slack="0"/>
<pin id="533" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln50_1/7 "/>
</bind>
</comp>

<comp id="536" class="1004" name="and_ln50_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="1" slack="1"/>
<pin id="538" dir="0" index="1" bw="1" slack="0"/>
<pin id="539" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln50/7 "/>
</bind>
</comp>

<comp id="541" class="1004" name="icmp_ln55_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="2" slack="0"/>
<pin id="543" dir="0" index="1" bw="1" slack="0"/>
<pin id="544" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln55/8 "/>
</bind>
</comp>

<comp id="547" class="1004" name="i_1_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="2" slack="0"/>
<pin id="549" dir="0" index="1" bw="1" slack="0"/>
<pin id="550" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/8 "/>
</bind>
</comp>

<comp id="553" class="1004" name="window_0_0_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="8" slack="0"/>
<pin id="555" dir="0" index="1" bw="8" slack="0"/>
<pin id="556" dir="0" index="2" bw="8" slack="0"/>
<pin id="557" dir="0" index="3" bw="8" slack="0"/>
<pin id="558" dir="0" index="4" bw="2" slack="0"/>
<pin id="559" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="window_0_0/8 "/>
</bind>
</comp>

<comp id="565" class="1004" name="window_0_1_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="8" slack="0"/>
<pin id="567" dir="0" index="1" bw="8" slack="0"/>
<pin id="568" dir="0" index="2" bw="8" slack="0"/>
<pin id="569" dir="0" index="3" bw="8" slack="0"/>
<pin id="570" dir="0" index="4" bw="2" slack="0"/>
<pin id="571" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="window_0_1/8 "/>
</bind>
</comp>

<comp id="577" class="1004" name="store_ln57_store_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="8" slack="0"/>
<pin id="579" dir="0" index="1" bw="8" slack="3"/>
<pin id="580" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln57/8 "/>
</bind>
</comp>

<comp id="582" class="1004" name="store_ln56_store_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="8" slack="0"/>
<pin id="584" dir="0" index="1" bw="8" slack="3"/>
<pin id="585" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/8 "/>
</bind>
</comp>

<comp id="587" class="1004" name="store_ln56_store_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="8" slack="0"/>
<pin id="589" dir="0" index="1" bw="8" slack="3"/>
<pin id="590" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/8 "/>
</bind>
</comp>

<comp id="592" class="1004" name="store_ln56_store_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="8" slack="0"/>
<pin id="594" dir="0" index="1" bw="8" slack="3"/>
<pin id="595" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/8 "/>
</bind>
</comp>

<comp id="597" class="1004" name="store_ln57_store_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="8" slack="0"/>
<pin id="599" dir="0" index="1" bw="8" slack="3"/>
<pin id="600" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln57/8 "/>
</bind>
</comp>

<comp id="602" class="1004" name="store_ln56_store_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="8" slack="0"/>
<pin id="604" dir="0" index="1" bw="8" slack="3"/>
<pin id="605" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/8 "/>
</bind>
</comp>

<comp id="607" class="1004" name="zext_ln62_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="9" slack="1"/>
<pin id="609" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln62/8 "/>
</bind>
</comp>

<comp id="613" class="1004" name="store_ln65_store_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="8" slack="1"/>
<pin id="615" dir="0" index="1" bw="8" slack="3"/>
<pin id="616" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/8 "/>
</bind>
</comp>

<comp id="618" class="1004" name="store_ln65_store_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="8" slack="0"/>
<pin id="620" dir="0" index="1" bw="8" slack="4"/>
<pin id="621" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/9 "/>
</bind>
</comp>

<comp id="623" class="1004" name="store_ln65_store_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="8" slack="0"/>
<pin id="625" dir="0" index="1" bw="8" slack="5"/>
<pin id="626" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/10 "/>
</bind>
</comp>

<comp id="628" class="1004" name="icmp_ln68_1_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="9" slack="3"/>
<pin id="630" dir="0" index="1" bw="1" slack="0"/>
<pin id="631" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln68_1/10 "/>
</bind>
</comp>

<comp id="634" class="1004" name="and_ln68_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="1" slack="4"/>
<pin id="636" dir="0" index="1" bw="1" slack="0"/>
<pin id="637" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln68/10 "/>
</bind>
</comp>

<comp id="639" class="1004" name="outcol_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="9" slack="3"/>
<pin id="641" dir="0" index="1" bw="1" slack="0"/>
<pin id="642" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="outcol/10 "/>
</bind>
</comp>

<comp id="645" class="1004" name="icmp_ln73_2_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="9" slack="0"/>
<pin id="647" dir="0" index="1" bw="1" slack="0"/>
<pin id="648" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln73_2/10 "/>
</bind>
</comp>

<comp id="651" class="1004" name="icmp_ln73_3_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="9" slack="0"/>
<pin id="653" dir="0" index="1" bw="7" slack="0"/>
<pin id="654" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln73_3/10 "/>
</bind>
</comp>

<comp id="657" class="1004" name="or_ln73_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="1" slack="4"/>
<pin id="659" dir="0" index="1" bw="1" slack="0"/>
<pin id="660" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln73/10 "/>
</bind>
</comp>

<comp id="662" class="1004" name="or_ln73_1_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="1" slack="4"/>
<pin id="664" dir="0" index="1" bw="1" slack="0"/>
<pin id="665" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln73_1/10 "/>
</bind>
</comp>

<comp id="667" class="1004" name="or_ln73_2_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="1" slack="0"/>
<pin id="669" dir="0" index="1" bw="1" slack="0"/>
<pin id="670" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln73_2/10 "/>
</bind>
</comp>

<comp id="673" class="1004" name="icmp_ln14_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="2" slack="0"/>
<pin id="675" dir="0" index="1" bw="1" slack="0"/>
<pin id="676" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14/11 "/>
</bind>
</comp>

<comp id="679" class="1004" name="i_2_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="2" slack="0"/>
<pin id="681" dir="0" index="1" bw="1" slack="0"/>
<pin id="682" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/11 "/>
</bind>
</comp>

<comp id="685" class="1004" name="zext_ln16_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="2" slack="0"/>
<pin id="687" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16/11 "/>
</bind>
</comp>

<comp id="689" class="1004" name="shl_ln_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="4" slack="0"/>
<pin id="691" dir="0" index="1" bw="2" slack="0"/>
<pin id="692" dir="0" index="2" bw="1" slack="0"/>
<pin id="693" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/11 "/>
</bind>
</comp>

<comp id="697" class="1004" name="sub_ln16_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="4" slack="0"/>
<pin id="699" dir="0" index="1" bw="2" slack="0"/>
<pin id="700" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln16/11 "/>
</bind>
</comp>

<comp id="703" class="1004" name="sub_ln21_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="1" slack="0"/>
<pin id="705" dir="0" index="1" bw="32" slack="0"/>
<pin id="706" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln21/11 "/>
</bind>
</comp>

<comp id="709" class="1004" name="trunc_ln21_1_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="8" slack="0"/>
<pin id="711" dir="0" index="1" bw="32" slack="0"/>
<pin id="712" dir="0" index="2" bw="4" slack="0"/>
<pin id="713" dir="0" index="3" bw="5" slack="0"/>
<pin id="714" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln21_1/11 "/>
</bind>
</comp>

<comp id="719" class="1004" name="sub_ln21_1_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="1" slack="0"/>
<pin id="721" dir="0" index="1" bw="8" slack="0"/>
<pin id="722" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln21_1/11 "/>
</bind>
</comp>

<comp id="725" class="1004" name="icmp_ln15_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="2" slack="0"/>
<pin id="727" dir="0" index="1" bw="1" slack="0"/>
<pin id="728" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln15/12 "/>
</bind>
</comp>

<comp id="731" class="1004" name="j_1_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="2" slack="0"/>
<pin id="733" dir="0" index="1" bw="1" slack="0"/>
<pin id="734" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/12 "/>
</bind>
</comp>

<comp id="737" class="1004" name="window_2_0_load_load_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="8" slack="7"/>
<pin id="739" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_2_0_load/12 "/>
</bind>
</comp>

<comp id="740" class="1004" name="window_2_0_1_load_load_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="8" slack="7"/>
<pin id="742" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_2_0_1_load/12 "/>
</bind>
</comp>

<comp id="743" class="1004" name="window_2_0_2_load_load_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="8" slack="7"/>
<pin id="745" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_2_0_2_load/12 "/>
</bind>
</comp>

<comp id="746" class="1004" name="kernel_2_2_load_load_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="8" slack="8"/>
<pin id="748" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_2_2_load/12 "/>
</bind>
</comp>

<comp id="749" class="1004" name="kernel_2_2_1_load_load_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="8" slack="8"/>
<pin id="751" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_2_2_1_load/12 "/>
</bind>
</comp>

<comp id="752" class="1004" name="kernel_2_2_2_load_load_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="8" slack="8"/>
<pin id="754" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_2_2_2_load/12 "/>
</bind>
</comp>

<comp id="755" class="1004" name="kernel_2_2_3_load_load_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="8" slack="8"/>
<pin id="757" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_2_2_3_load/12 "/>
</bind>
</comp>

<comp id="758" class="1004" name="kernel_2_2_4_load_load_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="8" slack="8"/>
<pin id="760" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_2_2_4_load/12 "/>
</bind>
</comp>

<comp id="761" class="1004" name="kernel_2_2_5_load_load_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="8" slack="8"/>
<pin id="763" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_2_2_5_load/12 "/>
</bind>
</comp>

<comp id="764" class="1004" name="kernel_2_2_6_load_load_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="8" slack="8"/>
<pin id="766" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_2_2_6_load/12 "/>
</bind>
</comp>

<comp id="767" class="1004" name="kernel_2_2_7_load_load_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="8" slack="8"/>
<pin id="769" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_2_2_7_load/12 "/>
</bind>
</comp>

<comp id="770" class="1004" name="kernel_2_2_8_load_load_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="8" slack="8"/>
<pin id="772" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_2_2_8_load/12 "/>
</bind>
</comp>

<comp id="773" class="1004" name="zext_ln16_1_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="2" slack="0"/>
<pin id="775" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_1/12 "/>
</bind>
</comp>

<comp id="777" class="1004" name="add_ln16_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="4" slack="1"/>
<pin id="779" dir="0" index="1" bw="2" slack="0"/>
<pin id="780" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16/12 "/>
</bind>
</comp>

<comp id="782" class="1004" name="tmp_2_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="8" slack="0"/>
<pin id="784" dir="0" index="1" bw="8" slack="0"/>
<pin id="785" dir="0" index="2" bw="8" slack="0"/>
<pin id="786" dir="0" index="3" bw="8" slack="0"/>
<pin id="787" dir="0" index="4" bw="8" slack="0"/>
<pin id="788" dir="0" index="5" bw="8" slack="0"/>
<pin id="789" dir="0" index="6" bw="8" slack="0"/>
<pin id="790" dir="0" index="7" bw="8" slack="0"/>
<pin id="791" dir="0" index="8" bw="8" slack="0"/>
<pin id="792" dir="0" index="9" bw="8" slack="0"/>
<pin id="793" dir="0" index="10" bw="4" slack="0"/>
<pin id="794" dir="1" index="11" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_2/12 "/>
</bind>
</comp>

<comp id="806" class="1004" name="zext_ln16_2_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="8" slack="0"/>
<pin id="808" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_2/12 "/>
</bind>
</comp>

<comp id="810" class="1004" name="tmp_3_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="8" slack="0"/>
<pin id="812" dir="0" index="1" bw="8" slack="0"/>
<pin id="813" dir="0" index="2" bw="8" slack="0"/>
<pin id="814" dir="0" index="3" bw="8" slack="0"/>
<pin id="815" dir="0" index="4" bw="8" slack="0"/>
<pin id="816" dir="0" index="5" bw="8" slack="0"/>
<pin id="817" dir="0" index="6" bw="8" slack="0"/>
<pin id="818" dir="0" index="7" bw="8" slack="0"/>
<pin id="819" dir="0" index="8" bw="8" slack="0"/>
<pin id="820" dir="0" index="9" bw="8" slack="0"/>
<pin id="821" dir="0" index="10" bw="4" slack="0"/>
<pin id="822" dir="1" index="11" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_3/12 "/>
</bind>
</comp>

<comp id="834" class="1004" name="zext_ln16_3_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="8" slack="0"/>
<pin id="836" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_3/12 "/>
</bind>
</comp>

<comp id="838" class="1004" name="tmp_5_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="1" slack="0"/>
<pin id="840" dir="0" index="1" bw="32" slack="1"/>
<pin id="841" dir="0" index="2" bw="6" slack="0"/>
<pin id="842" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/15 "/>
</bind>
</comp>

<comp id="846" class="1004" name="trunc_ln21_2_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="8" slack="0"/>
<pin id="848" dir="0" index="1" bw="32" slack="1"/>
<pin id="849" dir="0" index="2" bw="4" slack="0"/>
<pin id="850" dir="0" index="3" bw="5" slack="0"/>
<pin id="851" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln21_2/15 "/>
</bind>
</comp>

<comp id="856" class="1004" name="select_ln21_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="1" slack="0"/>
<pin id="858" dir="0" index="1" bw="8" slack="1"/>
<pin id="859" dir="0" index="2" bw="8" slack="0"/>
<pin id="860" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln21/15 "/>
</bind>
</comp>

<comp id="864" class="1007" name="grp_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="8" slack="0"/>
<pin id="866" dir="0" index="1" bw="8" slack="0"/>
<pin id="867" dir="0" index="2" bw="32" slack="2"/>
<pin id="868" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln16/12 zext_ln16_4/14 result/14 "/>
</bind>
</comp>

<comp id="872" class="1005" name="kernel_2_2_reg_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="8" slack="3"/>
<pin id="874" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="kernel_2_2 "/>
</bind>
</comp>

<comp id="878" class="1005" name="kernel_2_2_1_reg_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="8" slack="3"/>
<pin id="880" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="kernel_2_2_1 "/>
</bind>
</comp>

<comp id="884" class="1005" name="kernel_2_2_2_reg_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="8" slack="3"/>
<pin id="886" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="kernel_2_2_2 "/>
</bind>
</comp>

<comp id="890" class="1005" name="kernel_2_2_3_reg_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="8" slack="3"/>
<pin id="892" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="kernel_2_2_3 "/>
</bind>
</comp>

<comp id="896" class="1005" name="kernel_2_2_4_reg_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="8" slack="3"/>
<pin id="898" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="kernel_2_2_4 "/>
</bind>
</comp>

<comp id="902" class="1005" name="kernel_2_2_5_reg_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="8" slack="3"/>
<pin id="904" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="kernel_2_2_5 "/>
</bind>
</comp>

<comp id="908" class="1005" name="kernel_2_2_6_reg_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="8" slack="3"/>
<pin id="910" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="kernel_2_2_6 "/>
</bind>
</comp>

<comp id="914" class="1005" name="kernel_2_2_7_reg_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="8" slack="3"/>
<pin id="916" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="kernel_2_2_7 "/>
</bind>
</comp>

<comp id="920" class="1005" name="kernel_2_2_8_reg_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="8" slack="3"/>
<pin id="922" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="kernel_2_2_8 "/>
</bind>
</comp>

<comp id="929" class="1005" name="i_reg_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="2" slack="0"/>
<pin id="931" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="934" class="1005" name="sub_ln40_reg_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="5" slack="1"/>
<pin id="936" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln40 "/>
</bind>
</comp>

<comp id="939" class="1005" name="window_2_0_reg_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="8" slack="3"/>
<pin id="941" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="window_2_0 "/>
</bind>
</comp>

<comp id="945" class="1005" name="window_2_1_reg_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="8" slack="3"/>
<pin id="947" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="window_2_1 "/>
</bind>
</comp>

<comp id="951" class="1005" name="window_0_2_1_reg_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="8" slack="3"/>
<pin id="953" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="window_0_2_1 "/>
</bind>
</comp>

<comp id="957" class="1005" name="window_2_0_1_reg_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="8" slack="3"/>
<pin id="959" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="window_2_0_1 "/>
</bind>
</comp>

<comp id="963" class="1005" name="window_2_1_1_reg_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="8" slack="3"/>
<pin id="965" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="window_2_1_1 "/>
</bind>
</comp>

<comp id="969" class="1005" name="window_1_2_1_reg_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="8" slack="3"/>
<pin id="971" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="window_1_2_1 "/>
</bind>
</comp>

<comp id="975" class="1005" name="window_2_0_2_reg_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="8" slack="3"/>
<pin id="977" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="window_2_0_2 "/>
</bind>
</comp>

<comp id="981" class="1005" name="window_2_1_2_reg_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="8" slack="3"/>
<pin id="983" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="window_2_1_2 "/>
</bind>
</comp>

<comp id="987" class="1005" name="window_2_2_1_reg_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="8" slack="3"/>
<pin id="989" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="window_2_2_1 "/>
</bind>
</comp>

<comp id="996" class="1005" name="j_reg_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="2" slack="0"/>
<pin id="998" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="1001" class="1005" name="gauss_kernel_addr_reg_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="4" slack="1"/>
<pin id="1003" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="gauss_kernel_addr "/>
</bind>
</comp>

<comp id="1009" class="1005" name="row_reg_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="10" slack="0"/>
<pin id="1011" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="row "/>
</bind>
</comp>

<comp id="1014" class="1005" name="icmp_ln50_reg_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="1" slack="1"/>
<pin id="1016" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln50 "/>
</bind>
</comp>

<comp id="1019" class="1005" name="icmp_ln68_reg_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="1" slack="4"/>
<pin id="1021" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="icmp_ln68 "/>
</bind>
</comp>

<comp id="1024" class="1005" name="icmp_ln73_reg_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="1" slack="4"/>
<pin id="1026" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="icmp_ln73 "/>
</bind>
</comp>

<comp id="1029" class="1005" name="icmp_ln73_1_reg_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="1" slack="4"/>
<pin id="1031" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="icmp_ln73_1 "/>
</bind>
</comp>

<comp id="1037" class="1005" name="col_reg_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="9" slack="0"/>
<pin id="1039" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="col "/>
</bind>
</comp>

<comp id="1042" class="1005" name="icmp_ln50_1_reg_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="1" slack="1"/>
<pin id="1044" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln50_1 "/>
</bind>
</comp>

<comp id="1052" class="1005" name="i_1_reg_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="2" slack="0"/>
<pin id="1054" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="1057" class="1005" name="part_buffer_0_addr_reg_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="9" slack="1"/>
<pin id="1059" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="part_buffer_0_addr "/>
</bind>
</comp>

<comp id="1062" class="1005" name="part_buffer_1_addr_reg_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="9" slack="1"/>
<pin id="1064" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="part_buffer_1_addr "/>
</bind>
</comp>

<comp id="1067" class="1005" name="window_1_2_reg_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="8" slack="1"/>
<pin id="1069" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="window_1_2 "/>
</bind>
</comp>

<comp id="1072" class="1005" name="and_ln68_reg_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="1" slack="2"/>
<pin id="1074" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln68 "/>
</bind>
</comp>

<comp id="1076" class="1005" name="or_ln73_2_reg_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="1" slack="2"/>
<pin id="1078" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln73_2 "/>
</bind>
</comp>

<comp id="1083" class="1005" name="i_2_reg_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="2" slack="0"/>
<pin id="1085" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="1088" class="1005" name="sub_ln16_reg_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="4" slack="1"/>
<pin id="1090" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln16 "/>
</bind>
</comp>

<comp id="1093" class="1005" name="sub_ln21_1_reg_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="8" slack="1"/>
<pin id="1095" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln21_1 "/>
</bind>
</comp>

<comp id="1101" class="1005" name="j_1_reg_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="2" slack="0"/>
<pin id="1103" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="1106" class="1005" name="zext_ln16_2_reg_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="16" slack="1"/>
<pin id="1108" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln16_2 "/>
</bind>
</comp>

<comp id="1111" class="1005" name="zext_ln16_3_reg_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="16" slack="1"/>
<pin id="1113" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln16_3 "/>
</bind>
</comp>

<comp id="1116" class="1005" name="result_reg_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="32" slack="1"/>
<pin id="1118" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="result "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="105"><net_src comp="6" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="6" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="6" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="6" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="6" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="6" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="6" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="6" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="6" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="14" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="14" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="6" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="6" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="6" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="6" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="6" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="6" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="6" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="6" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="6" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="186"><net_src comp="72" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="0" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="193"><net_src comp="84" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="4" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="195"><net_src comp="74" pin="0"/><net_sink comp="188" pin=2"/></net>

<net id="201"><net_src comp="2" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="36" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="208"><net_src comp="196" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="214"><net_src comp="36" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="220"><net_src comp="36" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="226"><net_src comp="215" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="235"><net_src comp="24" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="242"><net_src comp="232" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="236" pin="4"/><net_sink comp="232" pin=0"/></net>

<net id="247"><net_src comp="24" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="254"><net_src comp="244" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="255"><net_src comp="248" pin="4"/><net_sink comp="244" pin=0"/></net>

<net id="259"><net_src comp="38" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="266"><net_src comp="256" pin="1"/><net_sink comp="260" pin=2"/></net>

<net id="270"><net_src comp="60" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="277"><net_src comp="267" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="278"><net_src comp="271" pin="4"/><net_sink comp="267" pin=0"/></net>

<net id="282"><net_src comp="279" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="289"><net_src comp="182" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="290"><net_src comp="74" pin="0"/><net_sink comp="283" pin=2"/></net>

<net id="291"><net_src comp="283" pin="4"/><net_sink comp="279" pin=0"/></net>

<net id="295"><net_src comp="24" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="302"><net_src comp="292" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="306"><net_src comp="20" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="313"><net_src comp="303" pin="1"/><net_sink comp="307" pin=2"/></net>

<net id="314"><net_src comp="307" pin="4"/><net_sink comp="303" pin=0"/></net>

<net id="318"><net_src comp="24" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="325"><net_src comp="315" pin="1"/><net_sink comp="319" pin=2"/></net>

<net id="329"><net_src comp="326" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="336"><net_src comp="303" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="337"><net_src comp="330" pin="4"/><net_sink comp="326" pin=0"/></net>

<net id="341"><net_src comp="24" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="348"><net_src comp="338" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="371"><net_src comp="236" pin="4"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="26" pin="0"/><net_sink comp="367" pin=1"/></net>

<net id="377"><net_src comp="236" pin="4"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="32" pin="0"/><net_sink comp="373" pin=1"/></net>

<net id="382"><net_src comp="236" pin="4"/><net_sink comp="379" pin=0"/></net>

<net id="388"><net_src comp="34" pin="0"/><net_sink comp="383" pin=0"/></net>

<net id="389"><net_src comp="236" pin="4"/><net_sink comp="383" pin=1"/></net>

<net id="390"><net_src comp="24" pin="0"/><net_sink comp="383" pin=2"/></net>

<net id="394"><net_src comp="383" pin="3"/><net_sink comp="391" pin=0"/></net>

<net id="399"><net_src comp="391" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="400"><net_src comp="379" pin="1"/><net_sink comp="395" pin=1"/></net>

<net id="405"><net_src comp="248" pin="4"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="26" pin="0"/><net_sink comp="401" pin=1"/></net>

<net id="411"><net_src comp="248" pin="4"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="32" pin="0"/><net_sink comp="407" pin=1"/></net>

<net id="416"><net_src comp="248" pin="4"/><net_sink comp="413" pin=0"/></net>

<net id="421"><net_src comp="413" pin="1"/><net_sink comp="417" pin=1"/></net>

<net id="425"><net_src comp="417" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="426"><net_src comp="422" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="431"><net_src comp="203" pin="3"/><net_sink comp="427" pin=0"/></net>

<net id="436"><net_src comp="203" pin="3"/><net_sink comp="432" pin=0"/></net>

<net id="441"><net_src comp="203" pin="3"/><net_sink comp="437" pin=0"/></net>

<net id="446"><net_src comp="203" pin="3"/><net_sink comp="442" pin=0"/></net>

<net id="451"><net_src comp="203" pin="3"/><net_sink comp="447" pin=0"/></net>

<net id="456"><net_src comp="203" pin="3"/><net_sink comp="452" pin=0"/></net>

<net id="461"><net_src comp="203" pin="3"/><net_sink comp="457" pin=0"/></net>

<net id="466"><net_src comp="203" pin="3"/><net_sink comp="462" pin=0"/></net>

<net id="471"><net_src comp="203" pin="3"/><net_sink comp="467" pin=0"/></net>

<net id="475"><net_src comp="260" pin="4"/><net_sink comp="472" pin=0"/></net>

<net id="480"><net_src comp="260" pin="4"/><net_sink comp="476" pin=0"/></net>

<net id="481"><net_src comp="40" pin="0"/><net_sink comp="476" pin=1"/></net>

<net id="486"><net_src comp="260" pin="4"/><net_sink comp="482" pin=0"/></net>

<net id="487"><net_src comp="44" pin="0"/><net_sink comp="482" pin=1"/></net>

<net id="492"><net_src comp="260" pin="4"/><net_sink comp="488" pin=0"/></net>

<net id="493"><net_src comp="52" pin="0"/><net_sink comp="488" pin=1"/></net>

<net id="498"><net_src comp="260" pin="4"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="38" pin="0"/><net_sink comp="494" pin=1"/></net>

<net id="504"><net_src comp="472" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="505"><net_src comp="54" pin="0"/><net_sink comp="500" pin=1"/></net>

<net id="510"><net_src comp="500" pin="2"/><net_sink comp="506" pin=0"/></net>

<net id="511"><net_src comp="56" pin="0"/><net_sink comp="506" pin=1"/></net>

<net id="516"><net_src comp="500" pin="2"/><net_sink comp="512" pin=0"/></net>

<net id="517"><net_src comp="58" pin="0"/><net_sink comp="512" pin=1"/></net>

<net id="522"><net_src comp="271" pin="4"/><net_sink comp="518" pin=0"/></net>

<net id="523"><net_src comp="62" pin="0"/><net_sink comp="518" pin=1"/></net>

<net id="528"><net_src comp="271" pin="4"/><net_sink comp="524" pin=0"/></net>

<net id="529"><net_src comp="66" pin="0"/><net_sink comp="524" pin=1"/></net>

<net id="534"><net_src comp="271" pin="4"/><net_sink comp="530" pin=0"/></net>

<net id="535"><net_src comp="70" pin="0"/><net_sink comp="530" pin=1"/></net>

<net id="540"><net_src comp="530" pin="2"/><net_sink comp="536" pin=1"/></net>

<net id="545"><net_src comp="296" pin="4"/><net_sink comp="541" pin=0"/></net>

<net id="546"><net_src comp="26" pin="0"/><net_sink comp="541" pin=1"/></net>

<net id="551"><net_src comp="296" pin="4"/><net_sink comp="547" pin=0"/></net>

<net id="552"><net_src comp="32" pin="0"/><net_sink comp="547" pin=1"/></net>

<net id="560"><net_src comp="78" pin="0"/><net_sink comp="553" pin=0"/></net>

<net id="561"><net_src comp="349" pin="1"/><net_sink comp="553" pin=1"/></net>

<net id="562"><net_src comp="355" pin="1"/><net_sink comp="553" pin=2"/></net>

<net id="563"><net_src comp="361" pin="1"/><net_sink comp="553" pin=3"/></net>

<net id="564"><net_src comp="296" pin="4"/><net_sink comp="553" pin=4"/></net>

<net id="572"><net_src comp="78" pin="0"/><net_sink comp="565" pin=0"/></net>

<net id="573"><net_src comp="352" pin="1"/><net_sink comp="565" pin=1"/></net>

<net id="574"><net_src comp="358" pin="1"/><net_sink comp="565" pin=2"/></net>

<net id="575"><net_src comp="364" pin="1"/><net_sink comp="565" pin=3"/></net>

<net id="576"><net_src comp="296" pin="4"/><net_sink comp="565" pin=4"/></net>

<net id="581"><net_src comp="565" pin="5"/><net_sink comp="577" pin=0"/></net>

<net id="586"><net_src comp="553" pin="5"/><net_sink comp="582" pin=0"/></net>

<net id="591"><net_src comp="565" pin="5"/><net_sink comp="587" pin=0"/></net>

<net id="596"><net_src comp="553" pin="5"/><net_sink comp="592" pin=0"/></net>

<net id="601"><net_src comp="565" pin="5"/><net_sink comp="597" pin=0"/></net>

<net id="606"><net_src comp="553" pin="5"/><net_sink comp="602" pin=0"/></net>

<net id="610"><net_src comp="267" pin="1"/><net_sink comp="607" pin=0"/></net>

<net id="611"><net_src comp="607" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="612"><net_src comp="607" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="617"><net_src comp="279" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="622"><net_src comp="221" pin="3"/><net_sink comp="618" pin=0"/></net>

<net id="627"><net_src comp="227" pin="3"/><net_sink comp="623" pin=0"/></net>

<net id="632"><net_src comp="267" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="633"><net_src comp="60" pin="0"/><net_sink comp="628" pin=1"/></net>

<net id="638"><net_src comp="628" pin="2"/><net_sink comp="634" pin=1"/></net>

<net id="643"><net_src comp="267" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="644"><net_src comp="80" pin="0"/><net_sink comp="639" pin=1"/></net>

<net id="649"><net_src comp="639" pin="2"/><net_sink comp="645" pin=0"/></net>

<net id="650"><net_src comp="60" pin="0"/><net_sink comp="645" pin=1"/></net>

<net id="655"><net_src comp="639" pin="2"/><net_sink comp="651" pin=0"/></net>

<net id="656"><net_src comp="82" pin="0"/><net_sink comp="651" pin=1"/></net>

<net id="661"><net_src comp="645" pin="2"/><net_sink comp="657" pin=1"/></net>

<net id="666"><net_src comp="651" pin="2"/><net_sink comp="662" pin=1"/></net>

<net id="671"><net_src comp="662" pin="2"/><net_sink comp="667" pin=0"/></net>

<net id="672"><net_src comp="657" pin="2"/><net_sink comp="667" pin=1"/></net>

<net id="677"><net_src comp="319" pin="4"/><net_sink comp="673" pin=0"/></net>

<net id="678"><net_src comp="26" pin="0"/><net_sink comp="673" pin=1"/></net>

<net id="683"><net_src comp="319" pin="4"/><net_sink comp="679" pin=0"/></net>

<net id="684"><net_src comp="32" pin="0"/><net_sink comp="679" pin=1"/></net>

<net id="688"><net_src comp="319" pin="4"/><net_sink comp="685" pin=0"/></net>

<net id="694"><net_src comp="34" pin="0"/><net_sink comp="689" pin=0"/></net>

<net id="695"><net_src comp="319" pin="4"/><net_sink comp="689" pin=1"/></net>

<net id="696"><net_src comp="24" pin="0"/><net_sink comp="689" pin=2"/></net>

<net id="701"><net_src comp="689" pin="3"/><net_sink comp="697" pin=0"/></net>

<net id="702"><net_src comp="685" pin="1"/><net_sink comp="697" pin=1"/></net>

<net id="707"><net_src comp="20" pin="0"/><net_sink comp="703" pin=0"/></net>

<net id="708"><net_src comp="307" pin="4"/><net_sink comp="703" pin=1"/></net>

<net id="715"><net_src comp="88" pin="0"/><net_sink comp="709" pin=0"/></net>

<net id="716"><net_src comp="703" pin="2"/><net_sink comp="709" pin=1"/></net>

<net id="717"><net_src comp="90" pin="0"/><net_sink comp="709" pin=2"/></net>

<net id="718"><net_src comp="92" pin="0"/><net_sink comp="709" pin=3"/></net>

<net id="723"><net_src comp="74" pin="0"/><net_sink comp="719" pin=0"/></net>

<net id="724"><net_src comp="709" pin="4"/><net_sink comp="719" pin=1"/></net>

<net id="729"><net_src comp="342" pin="4"/><net_sink comp="725" pin=0"/></net>

<net id="730"><net_src comp="26" pin="0"/><net_sink comp="725" pin=1"/></net>

<net id="735"><net_src comp="342" pin="4"/><net_sink comp="731" pin=0"/></net>

<net id="736"><net_src comp="32" pin="0"/><net_sink comp="731" pin=1"/></net>

<net id="776"><net_src comp="342" pin="4"/><net_sink comp="773" pin=0"/></net>

<net id="781"><net_src comp="773" pin="1"/><net_sink comp="777" pin=1"/></net>

<net id="795"><net_src comp="94" pin="0"/><net_sink comp="782" pin=0"/></net>

<net id="796"><net_src comp="737" pin="1"/><net_sink comp="782" pin=1"/></net>

<net id="797"><net_src comp="349" pin="1"/><net_sink comp="782" pin=2"/></net>

<net id="798"><net_src comp="352" pin="1"/><net_sink comp="782" pin=3"/></net>

<net id="799"><net_src comp="740" pin="1"/><net_sink comp="782" pin=4"/></net>

<net id="800"><net_src comp="355" pin="1"/><net_sink comp="782" pin=5"/></net>

<net id="801"><net_src comp="358" pin="1"/><net_sink comp="782" pin=6"/></net>

<net id="802"><net_src comp="743" pin="1"/><net_sink comp="782" pin=7"/></net>

<net id="803"><net_src comp="361" pin="1"/><net_sink comp="782" pin=8"/></net>

<net id="804"><net_src comp="364" pin="1"/><net_sink comp="782" pin=9"/></net>

<net id="805"><net_src comp="777" pin="2"/><net_sink comp="782" pin=10"/></net>

<net id="809"><net_src comp="782" pin="11"/><net_sink comp="806" pin=0"/></net>

<net id="823"><net_src comp="94" pin="0"/><net_sink comp="810" pin=0"/></net>

<net id="824"><net_src comp="746" pin="1"/><net_sink comp="810" pin=1"/></net>

<net id="825"><net_src comp="749" pin="1"/><net_sink comp="810" pin=2"/></net>

<net id="826"><net_src comp="752" pin="1"/><net_sink comp="810" pin=3"/></net>

<net id="827"><net_src comp="755" pin="1"/><net_sink comp="810" pin=4"/></net>

<net id="828"><net_src comp="758" pin="1"/><net_sink comp="810" pin=5"/></net>

<net id="829"><net_src comp="761" pin="1"/><net_sink comp="810" pin=6"/></net>

<net id="830"><net_src comp="764" pin="1"/><net_sink comp="810" pin=7"/></net>

<net id="831"><net_src comp="767" pin="1"/><net_sink comp="810" pin=8"/></net>

<net id="832"><net_src comp="770" pin="1"/><net_sink comp="810" pin=9"/></net>

<net id="833"><net_src comp="777" pin="2"/><net_sink comp="810" pin=10"/></net>

<net id="837"><net_src comp="810" pin="11"/><net_sink comp="834" pin=0"/></net>

<net id="843"><net_src comp="98" pin="0"/><net_sink comp="838" pin=0"/></net>

<net id="844"><net_src comp="303" pin="1"/><net_sink comp="838" pin=1"/></net>

<net id="845"><net_src comp="100" pin="0"/><net_sink comp="838" pin=2"/></net>

<net id="852"><net_src comp="88" pin="0"/><net_sink comp="846" pin=0"/></net>

<net id="853"><net_src comp="303" pin="1"/><net_sink comp="846" pin=1"/></net>

<net id="854"><net_src comp="90" pin="0"/><net_sink comp="846" pin=2"/></net>

<net id="855"><net_src comp="92" pin="0"/><net_sink comp="846" pin=3"/></net>

<net id="861"><net_src comp="838" pin="3"/><net_sink comp="856" pin=0"/></net>

<net id="862"><net_src comp="846" pin="4"/><net_sink comp="856" pin=2"/></net>

<net id="863"><net_src comp="856" pin="3"/><net_sink comp="188" pin=2"/></net>

<net id="869"><net_src comp="834" pin="1"/><net_sink comp="864" pin=0"/></net>

<net id="870"><net_src comp="806" pin="1"/><net_sink comp="864" pin=1"/></net>

<net id="871"><net_src comp="326" pin="1"/><net_sink comp="864" pin=2"/></net>

<net id="875"><net_src comp="102" pin="1"/><net_sink comp="872" pin=0"/></net>

<net id="876"><net_src comp="872" pin="1"/><net_sink comp="447" pin=1"/></net>

<net id="877"><net_src comp="872" pin="1"/><net_sink comp="746" pin=0"/></net>

<net id="881"><net_src comp="106" pin="1"/><net_sink comp="878" pin=0"/></net>

<net id="882"><net_src comp="878" pin="1"/><net_sink comp="442" pin=1"/></net>

<net id="883"><net_src comp="878" pin="1"/><net_sink comp="749" pin=0"/></net>

<net id="887"><net_src comp="110" pin="1"/><net_sink comp="884" pin=0"/></net>

<net id="888"><net_src comp="884" pin="1"/><net_sink comp="452" pin=1"/></net>

<net id="889"><net_src comp="884" pin="1"/><net_sink comp="752" pin=0"/></net>

<net id="893"><net_src comp="114" pin="1"/><net_sink comp="890" pin=0"/></net>

<net id="894"><net_src comp="890" pin="1"/><net_sink comp="432" pin=1"/></net>

<net id="895"><net_src comp="890" pin="1"/><net_sink comp="755" pin=0"/></net>

<net id="899"><net_src comp="118" pin="1"/><net_sink comp="896" pin=0"/></net>

<net id="900"><net_src comp="896" pin="1"/><net_sink comp="427" pin=1"/></net>

<net id="901"><net_src comp="896" pin="1"/><net_sink comp="758" pin=0"/></net>

<net id="905"><net_src comp="122" pin="1"/><net_sink comp="902" pin=0"/></net>

<net id="906"><net_src comp="902" pin="1"/><net_sink comp="437" pin=1"/></net>

<net id="907"><net_src comp="902" pin="1"/><net_sink comp="761" pin=0"/></net>

<net id="911"><net_src comp="126" pin="1"/><net_sink comp="908" pin=0"/></net>

<net id="912"><net_src comp="908" pin="1"/><net_sink comp="462" pin=1"/></net>

<net id="913"><net_src comp="908" pin="1"/><net_sink comp="764" pin=0"/></net>

<net id="917"><net_src comp="130" pin="1"/><net_sink comp="914" pin=0"/></net>

<net id="918"><net_src comp="914" pin="1"/><net_sink comp="457" pin=1"/></net>

<net id="919"><net_src comp="914" pin="1"/><net_sink comp="767" pin=0"/></net>

<net id="923"><net_src comp="134" pin="1"/><net_sink comp="920" pin=0"/></net>

<net id="924"><net_src comp="920" pin="1"/><net_sink comp="467" pin=1"/></net>

<net id="925"><net_src comp="920" pin="1"/><net_sink comp="770" pin=0"/></net>

<net id="932"><net_src comp="373" pin="2"/><net_sink comp="929" pin=0"/></net>

<net id="933"><net_src comp="929" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="937"><net_src comp="395" pin="2"/><net_sink comp="934" pin=0"/></net>

<net id="938"><net_src comp="934" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="942"><net_src comp="146" pin="1"/><net_sink comp="939" pin=0"/></net>

<net id="943"><net_src comp="939" pin="1"/><net_sink comp="592" pin=1"/></net>

<net id="944"><net_src comp="939" pin="1"/><net_sink comp="737" pin=0"/></net>

<net id="948"><net_src comp="150" pin="1"/><net_sink comp="945" pin=0"/></net>

<net id="949"><net_src comp="945" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="950"><net_src comp="945" pin="1"/><net_sink comp="587" pin=1"/></net>

<net id="954"><net_src comp="154" pin="1"/><net_sink comp="951" pin=0"/></net>

<net id="955"><net_src comp="951" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="956"><net_src comp="951" pin="1"/><net_sink comp="623" pin=1"/></net>

<net id="960"><net_src comp="158" pin="1"/><net_sink comp="957" pin=0"/></net>

<net id="961"><net_src comp="957" pin="1"/><net_sink comp="582" pin=1"/></net>

<net id="962"><net_src comp="957" pin="1"/><net_sink comp="740" pin=0"/></net>

<net id="966"><net_src comp="162" pin="1"/><net_sink comp="963" pin=0"/></net>

<net id="967"><net_src comp="963" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="968"><net_src comp="963" pin="1"/><net_sink comp="577" pin=1"/></net>

<net id="972"><net_src comp="166" pin="1"/><net_sink comp="969" pin=0"/></net>

<net id="973"><net_src comp="969" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="974"><net_src comp="969" pin="1"/><net_sink comp="618" pin=1"/></net>

<net id="978"><net_src comp="170" pin="1"/><net_sink comp="975" pin=0"/></net>

<net id="979"><net_src comp="975" pin="1"/><net_sink comp="602" pin=1"/></net>

<net id="980"><net_src comp="975" pin="1"/><net_sink comp="743" pin=0"/></net>

<net id="984"><net_src comp="174" pin="1"/><net_sink comp="981" pin=0"/></net>

<net id="985"><net_src comp="981" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="986"><net_src comp="981" pin="1"/><net_sink comp="597" pin=1"/></net>

<net id="990"><net_src comp="178" pin="1"/><net_sink comp="987" pin=0"/></net>

<net id="991"><net_src comp="987" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="992"><net_src comp="987" pin="1"/><net_sink comp="613" pin=1"/></net>

<net id="999"><net_src comp="407" pin="2"/><net_sink comp="996" pin=0"/></net>

<net id="1000"><net_src comp="996" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="1004"><net_src comp="196" pin="3"/><net_sink comp="1001" pin=0"/></net>

<net id="1005"><net_src comp="1001" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="1012"><net_src comp="482" pin="2"/><net_sink comp="1009" pin=0"/></net>

<net id="1013"><net_src comp="1009" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="1017"><net_src comp="488" pin="2"/><net_sink comp="1014" pin=0"/></net>

<net id="1018"><net_src comp="1014" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="1022"><net_src comp="494" pin="2"/><net_sink comp="1019" pin=0"/></net>

<net id="1023"><net_src comp="1019" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="1027"><net_src comp="506" pin="2"/><net_sink comp="1024" pin=0"/></net>

<net id="1028"><net_src comp="1024" pin="1"/><net_sink comp="657" pin=0"/></net>

<net id="1032"><net_src comp="512" pin="2"/><net_sink comp="1029" pin=0"/></net>

<net id="1033"><net_src comp="1029" pin="1"/><net_sink comp="662" pin=0"/></net>

<net id="1040"><net_src comp="524" pin="2"/><net_sink comp="1037" pin=0"/></net>

<net id="1041"><net_src comp="1037" pin="1"/><net_sink comp="271" pin=2"/></net>

<net id="1045"><net_src comp="530" pin="2"/><net_sink comp="1042" pin=0"/></net>

<net id="1055"><net_src comp="547" pin="2"/><net_sink comp="1052" pin=0"/></net>

<net id="1056"><net_src comp="1052" pin="1"/><net_sink comp="296" pin=2"/></net>

<net id="1060"><net_src comp="209" pin="3"/><net_sink comp="1057" pin=0"/></net>

<net id="1061"><net_src comp="1057" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="1065"><net_src comp="215" pin="3"/><net_sink comp="1062" pin=0"/></net>

<net id="1066"><net_src comp="1062" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="1070"><net_src comp="221" pin="3"/><net_sink comp="1067" pin=0"/></net>

<net id="1071"><net_src comp="1067" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="1075"><net_src comp="634" pin="2"/><net_sink comp="1072" pin=0"/></net>

<net id="1079"><net_src comp="667" pin="2"/><net_sink comp="1076" pin=0"/></net>

<net id="1086"><net_src comp="679" pin="2"/><net_sink comp="1083" pin=0"/></net>

<net id="1087"><net_src comp="1083" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="1091"><net_src comp="697" pin="2"/><net_sink comp="1088" pin=0"/></net>

<net id="1092"><net_src comp="1088" pin="1"/><net_sink comp="777" pin=0"/></net>

<net id="1096"><net_src comp="719" pin="2"/><net_sink comp="1093" pin=0"/></net>

<net id="1097"><net_src comp="1093" pin="1"/><net_sink comp="856" pin=1"/></net>

<net id="1104"><net_src comp="731" pin="2"/><net_sink comp="1101" pin=0"/></net>

<net id="1105"><net_src comp="1101" pin="1"/><net_sink comp="342" pin=2"/></net>

<net id="1109"><net_src comp="806" pin="1"/><net_sink comp="1106" pin=0"/></net>

<net id="1110"><net_src comp="1106" pin="1"/><net_sink comp="864" pin=1"/></net>

<net id="1114"><net_src comp="834" pin="1"/><net_sink comp="1111" pin=0"/></net>

<net id="1115"><net_src comp="1111" pin="1"/><net_sink comp="864" pin=0"/></net>

<net id="1119"><net_src comp="864" pin="3"/><net_sink comp="1116" pin=0"/></net>

<net id="1120"><net_src comp="1116" pin="1"/><net_sink comp="330" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outImage | {10 15 }
 - Input state : 
	Port: gauss_blur : inImage | {7 }
	Port: gauss_blur : gauss_kernel | {3 4 }
  - Chain level:
	State 1
	State 2
		icmp_ln38 : 1
		i : 1
		br_ln38 : 2
		zext_ln40 : 1
		tmp_4 : 1
		zext_ln40_1 : 2
		sub_ln40 : 3
	State 3
		icmp_ln39 : 1
		j : 1
		br_ln39 : 2
		zext_ln40_2 : 1
		add_ln40 : 2
		sext_ln40 : 3
		gauss_kernel_addr : 4
		kernel_2_0 : 5
	State 4
		store_ln40 : 1
		store_ln40 : 1
		store_ln40 : 1
		store_ln40 : 1
		store_ln40 : 1
		store_ln40 : 1
		store_ln40 : 1
		store_ln40 : 1
		store_ln40 : 1
	State 5
	State 6
		zext_ln46 : 1
		icmp_ln46 : 1
		row : 1
		br_ln46 : 2
		icmp_ln50 : 1
		icmp_ln68 : 1
		outrow : 2
		icmp_ln73 : 3
		icmp_ln73_1 : 3
	State 7
		icmp_ln47 : 1
		col : 1
		br_ln47 : 2
		icmp_ln50_1 : 1
		and_ln50 : 2
		br_ln50 : 2
		window_2_2 : 3
	State 8
		icmp_ln55 : 1
		i_1 : 1
		br_ln55 : 2
		window_0_0 : 1
		window_0_1 : 1
		switch_ln56 : 1
		store_ln57 : 2
		store_ln56 : 2
		store_ln56 : 2
		store_ln56 : 2
		store_ln57 : 2
		store_ln56 : 2
		part_buffer_0_addr : 1
		part_buffer_1_addr : 1
		window_1_2 : 2
		store_ln64 : 2
	State 9
		store_ln65 : 1
	State 10
		store_ln65 : 1
		and_ln68 : 1
		br_ln68 : 1
		icmp_ln73_2 : 1
		icmp_ln73_3 : 1
		or_ln73 : 2
		or_ln73_1 : 2
		or_ln73_2 : 2
		br_ln73 : 2
	State 11
		icmp_ln14 : 1
		i_2 : 1
		br_ln14 : 2
		zext_ln16 : 1
		shl_ln : 1
		sub_ln16 : 2
		sub_ln21 : 1
		trunc_ln21_1 : 2
		sub_ln21_1 : 3
	State 12
		icmp_ln15 : 1
		j_1 : 1
		br_ln15 : 2
		zext_ln16_1 : 1
		add_ln16 : 2
		tmp_2 : 3
		zext_ln16_2 : 4
		tmp_3 : 3
		zext_ln16_3 : 4
		mul_ln16 : 5
	State 13
	State 14
		zext_ln16_4 : 1
		result : 2
	State 15
		select_ln21 : 1
		write_ln76 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|          |  window_0_0_fu_553  |    0    |    0    |    44   |
|    mux   |  window_0_1_fu_565  |    0    |    0    |    44   |
|          |     tmp_2_fu_782    |    0    |    0    |    44   |
|          |     tmp_3_fu_810    |    0    |    0    |    44   |
|----------|---------------------|---------|---------|---------|
|          |   icmp_ln38_fu_367  |    0    |    0    |    8    |
|          |   icmp_ln39_fu_401  |    0    |    0    |    8    |
|          |   icmp_ln46_fu_476  |    0    |    0    |    13   |
|          |   icmp_ln50_fu_488  |    0    |    0    |    13   |
|          |   icmp_ln68_fu_494  |    0    |    0    |    13   |
|          |   icmp_ln73_fu_506  |    0    |    0    |    13   |
|          |  icmp_ln73_1_fu_512 |    0    |    0    |    13   |
|   icmp   |   icmp_ln47_fu_518  |    0    |    0    |    13   |
|          |  icmp_ln50_1_fu_530 |    0    |    0    |    13   |
|          |   icmp_ln55_fu_541  |    0    |    0    |    8    |
|          |  icmp_ln68_1_fu_628 |    0    |    0    |    13   |
|          |  icmp_ln73_2_fu_645 |    0    |    0    |    13   |
|          |  icmp_ln73_3_fu_651 |    0    |    0    |    13   |
|          |   icmp_ln14_fu_673  |    0    |    0    |    8    |
|          |   icmp_ln15_fu_725  |    0    |    0    |    8    |
|----------|---------------------|---------|---------|---------|
|          |       i_fu_373      |    0    |    0    |    10   |
|          |       j_fu_407      |    0    |    0    |    10   |
|          |   add_ln40_fu_417   |    0    |    0    |    15   |
|          |      row_fu_482     |    0    |    0    |    17   |
|          |    outrow_fu_500    |    0    |    0    |    17   |
|    add   |      col_fu_524     |    0    |    0    |    16   |
|          |      i_1_fu_547     |    0    |    0    |    10   |
|          |    outcol_fu_639    |    0    |    0    |    16   |
|          |      i_2_fu_679     |    0    |    0    |    10   |
|          |      j_1_fu_731     |    0    |    0    |    10   |
|          |   add_ln16_fu_777   |    0    |    0    |    13   |
|----------|---------------------|---------|---------|---------|
|          |   sub_ln40_fu_395   |    0    |    0    |    13   |
|    sub   |   sub_ln16_fu_697   |    0    |    0    |    13   |
|          |   sub_ln21_fu_703   |    0    |    0    |    39   |
|          |  sub_ln21_1_fu_719  |    0    |    0    |    15   |
|----------|---------------------|---------|---------|---------|
|  select  |  select_ln21_fu_856 |    0    |    0    |    8    |
|----------|---------------------|---------|---------|---------|
|          |    or_ln73_fu_657   |    0    |    0    |    2    |
|    or    |   or_ln73_1_fu_662  |    0    |    0    |    2    |
|          |   or_ln73_2_fu_667  |    0    |    0    |    2    |
|----------|---------------------|---------|---------|---------|
|    and   |   and_ln50_fu_536   |    0    |    0    |    2    |
|          |   and_ln68_fu_634   |    0    |    0    |    2    |
|----------|---------------------|---------|---------|---------|
|  muladd  |      grp_fu_864     |    1    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   read   |  pixel_read_fu_182  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   write  |   grp_write_fu_188  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |   zext_ln40_fu_379  |    0    |    0    |    0    |
|          |  zext_ln40_1_fu_391 |    0    |    0    |    0    |
|          |  zext_ln40_2_fu_413 |    0    |    0    |    0    |
|          |   zext_ln46_fu_472  |    0    |    0    |    0    |
|   zext   |   zext_ln62_fu_607  |    0    |    0    |    0    |
|          |   zext_ln16_fu_685  |    0    |    0    |    0    |
|          |  zext_ln16_1_fu_773 |    0    |    0    |    0    |
|          |  zext_ln16_2_fu_806 |    0    |    0    |    0    |
|          |  zext_ln16_3_fu_834 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|bitconcatenate|     tmp_4_fu_383    |    0    |    0    |    0    |
|          |    shl_ln_fu_689    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   sext   |   sext_ln40_fu_422  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|partselect| trunc_ln21_1_fu_709 |    0    |    0    |    0    |
|          | trunc_ln21_2_fu_846 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
| bitselect|     tmp_5_fu_838    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    1    |    0    |   588   |
|----------|---------------------|---------|---------|---------|

Memories:
+-------------+--------+--------+--------+--------+
|             |  BRAM  |   FF   |   LUT  |  URAM  |
+-------------+--------+--------+--------+--------+
|part_buffer_0|    1   |    0   |    0   |    0   |
|part_buffer_1|    1   |    0   |    0   |    0   |
+-------------+--------+--------+--------+--------+
|    Total    |    2   |    0   |    0   |    0   |
+-------------+--------+--------+--------+--------+

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|     and_ln68_reg_1072     |    1   |
|       col_0_reg_267       |    9   |
|        col_reg_1037       |    9   |
| gauss_kernel_addr_reg_1001|    4   |
|        i1_0_reg_292       |    2   |
|       i_0_i_reg_315       |    2   |
|        i_0_reg_232        |    2   |
|        i_1_reg_1052       |    2   |
|        i_2_reg_1083       |    2   |
|         i_reg_929         |    2   |
|    icmp_ln50_1_reg_1042   |    1   |
|     icmp_ln50_reg_1014    |    1   |
|     icmp_ln68_reg_1019    |    1   |
|    icmp_ln73_1_reg_1029   |    1   |
|     icmp_ln73_reg_1024    |    1   |
|       j_0_i_reg_338       |    2   |
|        j_0_reg_244        |    2   |
|        j_1_reg_1101       |    2   |
|         j_reg_996         |    2   |
|    kernel_2_2_1_reg_878   |    8   |
|    kernel_2_2_2_reg_884   |    8   |
|    kernel_2_2_3_reg_890   |    8   |
|    kernel_2_2_4_reg_896   |    8   |
|    kernel_2_2_5_reg_902   |    8   |
|    kernel_2_2_6_reg_908   |    8   |
|    kernel_2_2_7_reg_914   |    8   |
|    kernel_2_2_8_reg_920   |    8   |
|     kernel_2_2_reg_872    |    8   |
|     or_ln73_2_reg_1076    |    1   |
|part_buffer_0_addr_reg_1057|    9   |
|part_buffer_1_addr_reg_1062|    9   |
|     result_0_i_reg_303    |   32   |
|     result_1_i_reg_326    |   32   |
|      result_reg_1116      |   32   |
|       row_0_reg_256       |   10   |
|        row_reg_1009       |   10   |
|     sub_ln16_reg_1088     |    4   |
|    sub_ln21_1_reg_1093    |    8   |
|      sub_ln40_reg_934     |    5   |
|    window_0_2_1_reg_951   |    8   |
|    window_1_2_1_reg_969   |    8   |
|    window_1_2_reg_1067    |    8   |
|    window_2_0_1_reg_957   |    8   |
|    window_2_0_2_reg_975   |    8   |
|     window_2_0_reg_939    |    8   |
|    window_2_1_1_reg_963   |    8   |
|    window_2_1_2_reg_981   |    8   |
|     window_2_1_reg_945    |    8   |
|    window_2_2_1_reg_987   |    8   |
|     window_2_2_reg_279    |    8   |
|    zext_ln16_2_reg_1106   |   16   |
|    zext_ln16_3_reg_1111   |   16   |
+---------------------------+--------+
|           Total           |   392  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_188  |  p2  |   2  |   8  |   16   ||    9    |
|  grp_access_fu_203 |  p0  |   2  |   4  |    8   ||    9    |
|  grp_access_fu_221 |  p0  |   2  |   9  |   18   ||    9    |
|     i_0_reg_232    |  p0  |   2  |   2  |    4   ||    9    |
|     j_0_reg_244    |  p0  |   2  |   2  |    4   ||    9    |
|    col_0_reg_267   |  p0  |   2  |   9  |   18   ||    9    |
| result_0_i_reg_303 |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_864     |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_864     |  p1  |   2  |   8  |   16   ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   164  ||  14.976 ||    81   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    1   |    -   |    0   |   588  |    -   |
|   Memory  |    2   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |   14   |    -   |   81   |    -   |
|  Register |    -   |    -   |    -   |   392  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    2   |    1   |   14   |   392  |   669  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
