<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <header>
    <!-- ISE source project file created by Project Navigator.             -->
    <!--                                                                   -->
    <!-- This file contains project source information including a list of -->
    <!-- project source files, project and process properties.  This file, -->
    <!-- along with the project source files, is sufficient to open and    -->
    <!-- implement in ISE Project Navigator.                               -->
    <!--                                                                   -->
    <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->
  </header>

  <version xil_pn:ise_version="14.7" xil_pn:schema_version="2"/>

  <files>
    <file xil_pn:name="../clkdiv.vhd" xil_pn:type="FILE_VHDL"/>
    <file xil_pn:name="../counter.vhd" xil_pn:type="FILE_VHDL"/>
    <file xil_pn:name="../delay_reg.vhd" xil_pn:type="FILE_VHDL"/>
    <file xil_pn:name="../full_sim.vhd" xil_pn:type="FILE_VHDL"/>
    <file xil_pn:name="../fully_connected.vhd" xil_pn:type="FILE_VHDL"/>
    <file xil_pn:name="../input_sim.vhdl" xil_pn:type="FILE_VHDL"/>
    <file xil_pn:name="../inputManager.vhd" xil_pn:type="FILE_VHDL"/>
    <file xil_pn:name="../IOState.vhd" xil_pn:type="FILE_VHDL"/>
    <file xil_pn:name="../pool_sim.vhd" xil_pn:type="FILE_VHDL"/>
    <file xil_pn:name="../pooling_row.vhd" xil_pn:type="FILE_VHDL"/>
    <file xil_pn:name="../pooling_unit.vhd" xil_pn:type="FILE_VHDL"/>
    <file xil_pn:name="../reg.vhd" xil_pn:type="FILE_VHDL"/>
    <file xil_pn:name="../signed_reg.vhd" xil_pn:type="FILE_VHDL"/>
    <file xil_pn:name="../systolic_array.vhd" xil_pn:type="FILE_VHDL"/>
    <file xil_pn:name="../systolic_cell.vhd" xil_pn:type="FILE_VHDL"/>
    <file xil_pn:name="../systolic_row.vhd" xil_pn:type="FILE_VHDL"/>
    <file xil_pn:name="../systolic_topfile.vhd" xil_pn:type="FILE_VHDL"/>
    <file xil_pn:name="../types.vhd" xil_pn:type="FILE_VHDL"/>
    <file xil_pn:name="../vga_640x480.vhd" xil_pn:type="FILE_VHDL"/>
    <file xil_pn:name="../vga_bsprite2a.vhd" xil_pn:type="FILE_VHDL"/>
    <file xil_pn:name="../x7segb8.vhd" xil_pn:type="FILE_VHDL"/>
  </files>

  <properties>
    <property xil_pn:name="Device" xil_pn:value="xc6slx150l" xil_pn:valueState="non-default"/>
    <property xil_pn:name="Device Family" xil_pn:value="Spartan6 Lower Power" xil_pn:valueState="non-default"/>
    <property xil_pn:name="Enable Internal Done Pipe" xil_pn:value="true" xil_pn:valueState="non-default"/>
    <property xil_pn:name="Implementation Top File" xil_pn:value="../full_sim.vhd" xil_pn:valueState="non-default"/>
    <property xil_pn:name="Output File Name" xil_pn:value="full_sim" xil_pn:valueState="non-default"/>
    <property xil_pn:name="Package" xil_pn:value="fgg900" xil_pn:valueState="non-default"/>
    <property xil_pn:name="Post Map Simulation Model Name" xil_pn:value="full_sim_map.v" xil_pn:valueState="non-default"/>
    <property xil_pn:name="Post Place &amp; Route Simulation Model Name" xil_pn:value="full_sim_timesim.v" xil_pn:valueState="non-default"/>
    <property xil_pn:name="Post Synthesis Simulation Model Name" xil_pn:value="full_sim_synthesis.v" xil_pn:valueState="non-default"/>
    <property xil_pn:name="Post Translate Simulation Model Name" xil_pn:value="full_sim_translate.v" xil_pn:valueState="non-default"/>
    <property xil_pn:name="Preferred Language" xil_pn:value="Verilog" xil_pn:valueState="default"/>
    <property xil_pn:name="Property Specification in Project File" xil_pn:value="Store all values" xil_pn:valueState="default"/>
    <property xil_pn:name="Selected Module Instance Name" xil_pn:value="/full_sim" xil_pn:valueState="non-default"/>
    <property xil_pn:name="Selected Simulation Root Source Node Behavioral" xil_pn:value="work.full_sim" xil_pn:valueState="non-default"/>
    <property xil_pn:name="Simulator" xil_pn:value="ISim (VHDL/Verilog)" xil_pn:valueState="default"/>
    <property xil_pn:name="Speed Grade" xil_pn:value="-1L" xil_pn:valueState="default"/>
    <property xil_pn:name="Synthesis Tool" xil_pn:value="XST (VHDL/Verilog)" xil_pn:valueState="default"/>
    <property xil_pn:name="Top-Level Source Type" xil_pn:value="HDL" xil_pn:valueState="default"/>
    <property xil_pn:name="Working Directory" xil_pn:value="." xil_pn:valueState="non-default"/>
    <!--                                                                                  -->
    <!-- The following properties are for internal use only. These should not be modified.-->
    <!--                                                                                  -->
    <property xil_pn:name="PROP_BehavioralSimTop" xil_pn:value="Architecture|full_sim|behavior" xil_pn:valueState="non-default"/>
    <property xil_pn:name="PROP_DesignName" xil_pn:value="maincode" xil_pn:valueState="non-default"/>
    <property xil_pn:name="PROP_DevFamilyPMName" xil_pn:value="spartan6l" xil_pn:valueState="default"/>
    <property xil_pn:name="PROP_intProjectCreationTimestamp" xil_pn:value="2021-12-20T17:03:37" xil_pn:valueState="non-default"/>
    <property xil_pn:name="PROP_intWbtProjectID" xil_pn:value="47477222E3F546C9BB090FF31BA64A80" xil_pn:valueState="non-default"/>
    <property xil_pn:name="PROP_intWorkingDirLocWRTProjDir" xil_pn:value="Same" xil_pn:valueState="non-default"/>
    <property xil_pn:name="PROP_intWorkingDirUsed" xil_pn:value="No" xil_pn:valueState="non-default"/>
  </properties>

  <bindings/>

  <libraries/>

  <autoManagedFiles>
    <!-- The following files are identified by `include statements in verilog -->
    <!-- source files and are automatically managed by Project Navigator.     -->
    <!--                                                                      -->
    <!-- Do not hand-edit this section, as it will be overwritten when the    -->
    <!-- project is analyzed based on files automatically identified as       -->
    <!-- include files.                                                       -->
  </autoManagedFiles>

</project>
