#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Aug 23 19:12:18 2018
# Process ID: 4152
# Current directory: C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab03/Lab3-1/vivado_prj/vivado_prj.runs/synth_1
# Command line: vivado.exe -log processor_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source processor_wrapper.tcl
# Log file: C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab03/Lab3-1/vivado_prj/vivado_prj.runs/synth_1/processor_wrapper.vds
# Journal file: C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab03/Lab3-1/vivado_prj/vivado_prj.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source processor_wrapper.tcl -notrace
