instruction add {
        type r;
        coding 0x0;
        behavior{
                regs[rd]=regs[rs]+regs[rt];
        }
}

instruction addi {
        type i;
        coding 0x1;
        behavior{
                regs[rt]=im+regs[rs];
        }
}

instruction bne {
        type i;
        coding 0x2;
        behavior{
                if (regs[rs] != regs[rt], im, next);
        }
}
