 library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;
use ieee.numeric_std.all;

entity Control is
	port(
		ctrl : in std_logic_vector(1 downto 0);
		
		
end Control;

architecture controlar of Control is