ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_GPIO_Init,"ax",%progbits
  18              		.align	1
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	MX_GPIO_Init:
  26              	.LFB893:
  27              		.file 1 "Src/main.c"
   1:Src/main.c    **** /* USER CODE BEGIN Header */
   2:Src/main.c    **** /**
   3:Src/main.c    ****   ******************************************************************************
   4:Src/main.c    ****   * @file           : main.c
   5:Src/main.c    ****   * @brief          : Main program body
   6:Src/main.c    ****   ******************************************************************************
   7:Src/main.c    ****   * @attention
   8:Src/main.c    ****   *
   9:Src/main.c    ****   * <h2><center>&copy; Copyright (c) 2019 STMicroelectronics.
  10:Src/main.c    ****   * All rights reserved.</center></h2>
  11:Src/main.c    ****   *
  12:Src/main.c    ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Src/main.c    ****   * the "License"; You may not use this file except in compliance with the
  14:Src/main.c    ****   * License. You may obtain a copy of the License at:
  15:Src/main.c    ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Src/main.c    ****   *
  17:Src/main.c    ****   ******************************************************************************
  18:Src/main.c    ****   */
  19:Src/main.c    **** /* USER CODE END Header */
  20:Src/main.c    **** 
  21:Src/main.c    **** /* Includes ------------------------------------------------------------------*/
  22:Src/main.c    **** #include "main.h"
  23:Src/main.c    **** #include "QX20.h"
  24:Src/main.c    **** 
  25:Src/main.c    **** /* Private function prototypes -----------------------------------------------*/
  26:Src/main.c    **** void SystemClock_Config(void);
  27:Src/main.c    **** static void MX_GPIO_Init(void);
  28:Src/main.c    **** static void MX_TIM3_Init(void);
  29:Src/main.c    **** static void MX_USART1_UART_Init(void);
  30:Src/main.c    **** 
  31:Src/main.c    **** int tick = 1;
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 2


  32:Src/main.c    **** 
  33:Src/main.c    **** rudDegState rudder;
  34:Src/main.c    **** elvDegState elevator;
  35:Src/main.c    **** 
  36:Src/main.c    **** void tickPlus(){
  37:Src/main.c    ****   tick++;
  38:Src/main.c    **** }
  39:Src/main.c    **** 
  40:Src/main.c    **** int main(void)
  41:Src/main.c    **** {
  42:Src/main.c    ****   LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
  43:Src/main.c    ****   LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
  44:Src/main.c    **** 
  45:Src/main.c    ****   NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
  46:Src/main.c    ****   SystemClock_Config();
  47:Src/main.c    ****   MX_GPIO_Init();
  48:Src/main.c    ****   MX_TIM3_Init();
  49:Src/main.c    ****   MX_USART1_UART_Init();
  50:Src/main.c    **** 
  51:Src/main.c    ****   rudder.N = RUD_N;
  52:Src/main.c    ****   elevator.N = ELV_N;
  53:Src/main.c    ****   while (1) {
  54:Src/main.c    ****     if(tick%500 == 0){
  55:Src/main.c    ****       
  56:Src/main.c    ****       if (!(GPIOA->IDR & 0x0001)) {//0000 0001 up
  57:Src/main.c    ****         elevator.N += 500;
  58:Src/main.c    ****       }
  59:Src/main.c    ****       if (!(GPIOA->IDR & 0x0002)) {//0000 0010 down
  60:Src/main.c    ****         elevator.N -= 500;
  61:Src/main.c    ****       }
  62:Src/main.c    ****       if (!(GPIOA->IDR & 0x0004)) {//0000 0100 left
  63:Src/main.c    ****         elevator.N -= 50;
  64:Src/main.c    ****       }
  65:Src/main.c    ****       if (!(GPIOA->IDR & 0x0008)) {//0000 1000 right
  66:Src/main.c    ****         elevator.N += 50;
  67:Src/main.c    ****       }
  68:Src/main.c    ****       TIM3->CCR2 = elevator.N;
  69:Src/main.c    ****       TIM3->CCR3 = rudder.N;
  70:Src/main.c    ****       
  71:Src/main.c    ****       LL_USART_TransmitData9(USART1, (char)((elevator.N/10000)+'0'));
  72:Src/main.c    ****       while (!LL_USART_IsActiveFlag_TXE(USART1));
  73:Src/main.c    ****       LL_USART_TransmitData9(USART1, (char)((elevator.N%10000/1000)+'0'));
  74:Src/main.c    ****       while (!LL_USART_IsActiveFlag_TXE(USART1));
  75:Src/main.c    ****       LL_USART_TransmitData9(USART1, (char)((elevator.N%1000/100)+'0'));
  76:Src/main.c    ****       while (!LL_USART_IsActiveFlag_TXE(USART1));
  77:Src/main.c    ****       LL_USART_TransmitData9(USART1, (char)((elevator.N%100/10)+'0'));
  78:Src/main.c    ****       while (!LL_USART_IsActiveFlag_TXE(USART1));
  79:Src/main.c    ****       LL_USART_TransmitData9(USART1, (char)((elevator.N%10)+'0'));
  80:Src/main.c    ****       while (!LL_USART_IsActiveFlag_TXE(USART1));
  81:Src/main.c    ****       LL_USART_TransmitData9(USART1, '\n');
  82:Src/main.c    ****       while (!LL_USART_IsActiveFlag_TXE(USART1));
  83:Src/main.c    **** 	  }
  84:Src/main.c    ****   }
  85:Src/main.c    ****   /* USER CODE END 3 */
  86:Src/main.c    **** }
  87:Src/main.c    **** 
  88:Src/main.c    **** /**
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 3


  89:Src/main.c    ****   * @brief System Clock Configuration
  90:Src/main.c    ****   * @retval None
  91:Src/main.c    ****   */
  92:Src/main.c    **** void SystemClock_Config(void)
  93:Src/main.c    **** {
  94:Src/main.c    ****   LL_FLASH_SetLatency(LL_FLASH_LATENCY_1);
  95:Src/main.c    **** 
  96:Src/main.c    ****   if(LL_FLASH_GetLatency() != LL_FLASH_LATENCY_1)
  97:Src/main.c    ****   {
  98:Src/main.c    ****   Error_Handler();  
  99:Src/main.c    ****   }
 100:Src/main.c    ****   LL_RCC_HSI_Enable();
 101:Src/main.c    **** 
 102:Src/main.c    ****    /* Wait till HSI is ready */
 103:Src/main.c    ****   while(LL_RCC_HSI_IsReady() != 1)
 104:Src/main.c    ****   {
 105:Src/main.c    ****     
 106:Src/main.c    ****   }
 107:Src/main.c    ****   LL_RCC_HSI_SetCalibTrimming(16);
 108:Src/main.c    ****   LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSI_DIV_2, LL_RCC_PLL_MUL_9);
 109:Src/main.c    ****   LL_RCC_PLL_Enable();
 110:Src/main.c    **** 
 111:Src/main.c    ****    /* Wait till PLL is ready */
 112:Src/main.c    ****   while(LL_RCC_PLL_IsReady() != 1)
 113:Src/main.c    ****   {
 114:Src/main.c    ****     
 115:Src/main.c    ****   }
 116:Src/main.c    ****   LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 117:Src/main.c    ****   LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1);
 118:Src/main.c    ****   LL_RCC_SetAPB2Prescaler(LL_RCC_APB1_DIV_1);
 119:Src/main.c    ****   LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
 120:Src/main.c    **** 
 121:Src/main.c    ****    /* Wait till System clock is ready */
 122:Src/main.c    ****   while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 123:Src/main.c    ****   {
 124:Src/main.c    ****   
 125:Src/main.c    ****   }
 126:Src/main.c    ****   LL_Init1msTick(36000000);
 127:Src/main.c    ****   LL_SYSTICK_SetClkSource(LL_SYSTICK_CLKSOURCE_HCLK);
 128:Src/main.c    ****   LL_SetSystemCoreClock(36000000);
 129:Src/main.c    ****   LL_RCC_SetUSARTClockSource(LL_RCC_USART1_CLKSOURCE_PCLK1);
 130:Src/main.c    ****   LL_SYSTICK_EnableIT();
 131:Src/main.c    **** }
 132:Src/main.c    **** 
 133:Src/main.c    **** /**
 134:Src/main.c    ****   * @brief TIM3 Initialization Function
 135:Src/main.c    ****   * @param None
 136:Src/main.c    ****   * @retval None
 137:Src/main.c    ****   */
 138:Src/main.c    **** static void MX_TIM3_Init(void)
 139:Src/main.c    **** {
 140:Src/main.c    **** 
 141:Src/main.c    ****   /* USER CODE BEGIN TIM3_Init 0 */
 142:Src/main.c    **** 
 143:Src/main.c    ****   /* USER CODE END TIM3_Init 0 */
 144:Src/main.c    **** 
 145:Src/main.c    ****   LL_TIM_InitTypeDef TIM_InitStruct = {0};
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 4


 146:Src/main.c    ****   LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 147:Src/main.c    **** 
 148:Src/main.c    ****   LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 149:Src/main.c    **** 
 150:Src/main.c    ****   /* Peripheral clock enable */
 151:Src/main.c    ****   LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM3);
 152:Src/main.c    **** 
 153:Src/main.c    ****   /* USER CODE BEGIN TIM3_Init 1 */
 154:Src/main.c    **** 
 155:Src/main.c    ****   /* USER CODE END TIM3_Init 1 */
 156:Src/main.c    ****   TIM_InitStruct.Prescaler = 1;
 157:Src/main.c    ****   TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 158:Src/main.c    ****   TIM_InitStruct.Autoreload = 54000;
 159:Src/main.c    ****   TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 160:Src/main.c    ****   LL_TIM_Init(TIM3, &TIM_InitStruct);
 161:Src/main.c    ****   LL_TIM_EnableARRPreload(TIM3);
 162:Src/main.c    ****   LL_TIM_SetClockSource(TIM3, LL_TIM_CLOCKSOURCE_INTERNAL);
 163:Src/main.c    ****   LL_TIM_OC_EnablePreload(TIM3, LL_TIM_CHANNEL_CH2);
 164:Src/main.c    ****   TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 165:Src/main.c    ****   TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_ENABLE;
 166:Src/main.c    ****   TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 167:Src/main.c    ****   TIM_OC_InitStruct.CompareValue = 1500;
 168:Src/main.c    ****   TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 169:Src/main.c    ****   LL_TIM_OC_Init(TIM3, LL_TIM_CHANNEL_CH2, &TIM_OC_InitStruct);
 170:Src/main.c    ****   LL_TIM_OC_DisableFast(TIM3, LL_TIM_CHANNEL_CH2);
 171:Src/main.c    ****   LL_TIM_OC_EnablePreload(TIM3, LL_TIM_CHANNEL_CH3);
 172:Src/main.c    ****   TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_ENABLE;
 173:Src/main.c    ****   TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 174:Src/main.c    ****   LL_TIM_OC_Init(TIM3, LL_TIM_CHANNEL_CH3, &TIM_OC_InitStruct);
 175:Src/main.c    ****   LL_TIM_OC_DisableFast(TIM3, LL_TIM_CHANNEL_CH3);
 176:Src/main.c    ****   LL_TIM_SetTriggerOutput(TIM3, LL_TIM_TRGO_RESET);
 177:Src/main.c    ****   LL_TIM_DisableMasterSlaveMode(TIM3);
 178:Src/main.c    ****   /* USER CODE BEGIN TIM3_Init 2 */
 179:Src/main.c    ****   LL_TIM_EnableCounter(TIM3);
 180:Src/main.c    ****   LL_TIM_EnableAllOutputs(TIM3);
 181:Src/main.c    ****   /* USER CODE END TIM3_Init 2 */
 182:Src/main.c    ****   LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 183:Src/main.c    ****   LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 184:Src/main.c    ****   /**TIM3 GPIO Configuration  
 185:Src/main.c    ****   PA7   ------> TIM3_CH2
 186:Src/main.c    ****   PB0   ------> TIM3_CH3 
 187:Src/main.c    ****   */
 188:Src/main.c    ****   GPIO_InitStruct.Pin = LL_GPIO_PIN_7;
 189:Src/main.c    ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 190:Src/main.c    ****   GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 191:Src/main.c    ****   GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 192:Src/main.c    ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 193:Src/main.c    ****   GPIO_InitStruct.Alternate = LL_GPIO_AF_2;
 194:Src/main.c    ****   LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 195:Src/main.c    **** 
 196:Src/main.c    ****   GPIO_InitStruct.Pin = LL_GPIO_PIN_0;
 197:Src/main.c    ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 198:Src/main.c    ****   GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 199:Src/main.c    ****   GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 200:Src/main.c    ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 201:Src/main.c    ****   GPIO_InitStruct.Alternate = LL_GPIO_AF_2;
 202:Src/main.c    ****   LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 5


 203:Src/main.c    **** 
 204:Src/main.c    **** }
 205:Src/main.c    **** 
 206:Src/main.c    **** /**
 207:Src/main.c    ****   * @brief USART1 Initialization Function
 208:Src/main.c    ****   * @param None
 209:Src/main.c    ****   * @retval None
 210:Src/main.c    ****   */
 211:Src/main.c    **** static void MX_USART1_UART_Init(void)
 212:Src/main.c    **** {
 213:Src/main.c    **** 
 214:Src/main.c    ****   /* USER CODE BEGIN USART1_Init 0 */
 215:Src/main.c    **** 
 216:Src/main.c    ****   /* USER CODE END USART1_Init 0 */
 217:Src/main.c    **** 
 218:Src/main.c    ****   LL_USART_InitTypeDef USART_InitStruct = {0};
 219:Src/main.c    **** 
 220:Src/main.c    ****   LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 221:Src/main.c    **** 
 222:Src/main.c    ****   /* Peripheral clock enable */
 223:Src/main.c    ****   LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_USART1);
 224:Src/main.c    ****   
 225:Src/main.c    ****   LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 226:Src/main.c    ****   /**USART1 GPIO Configuration  
 227:Src/main.c    ****   PA9   ------> USART1_TX
 228:Src/main.c    ****   PA10   ------> USART1_RX 
 229:Src/main.c    ****   */
 230:Src/main.c    ****   GPIO_InitStruct.Pin = LL_GPIO_PIN_9|LL_GPIO_PIN_10;
 231:Src/main.c    ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 232:Src/main.c    ****   GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 233:Src/main.c    ****   GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 234:Src/main.c    ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 235:Src/main.c    ****   GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 236:Src/main.c    ****   LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 237:Src/main.c    **** 
 238:Src/main.c    ****   /* USER CODE BEGIN USART1_Init 1 */
 239:Src/main.c    **** 
 240:Src/main.c    ****   /* USER CODE END USART1_Init 1 */
 241:Src/main.c    ****   USART_InitStruct.BaudRate = 9600;
 242:Src/main.c    ****   USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 243:Src/main.c    ****   USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 244:Src/main.c    ****   USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 245:Src/main.c    ****   USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 246:Src/main.c    ****   USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 247:Src/main.c    ****   USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 248:Src/main.c    ****   LL_USART_Init(USART1, &USART_InitStruct);
 249:Src/main.c    ****   LL_USART_DisableIT_CTS(USART1);
 250:Src/main.c    ****   LL_USART_ConfigAsyncMode(USART1);
 251:Src/main.c    ****   LL_USART_Enable(USART1);
 252:Src/main.c    ****   /* USER CODE BEGIN USART1_Init 2 */
 253:Src/main.c    **** 
 254:Src/main.c    ****   /* USER CODE END USART1_Init 2 */
 255:Src/main.c    **** 
 256:Src/main.c    **** }
 257:Src/main.c    **** 
 258:Src/main.c    **** /**
 259:Src/main.c    ****   * @brief GPIO Initialization Function
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 6


 260:Src/main.c    ****   * @param None
 261:Src/main.c    ****   * @retval None
 262:Src/main.c    ****   */
 263:Src/main.c    **** static void MX_GPIO_Init(void)
 264:Src/main.c    **** {
  28              		.loc 1 264 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 32
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 00B5     		push	{lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 4
  35              		.cfi_offset 14, -4
  36 0002 89B0     		sub	sp, sp, #36
  37              	.LCFI1:
  38              		.cfi_def_cfa_offset 40
 265:Src/main.c    ****   LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
  39              		.loc 1 265 3 view .LVU1
  40              		.loc 1 265 23 is_stmt 0 view .LVU2
  41 0004 0023     		movs	r3, #0
  42 0006 0293     		str	r3, [sp, #8]
  43 0008 0393     		str	r3, [sp, #12]
  44 000a 0493     		str	r3, [sp, #16]
  45 000c 0593     		str	r3, [sp, #20]
  46 000e 0693     		str	r3, [sp, #24]
  47 0010 0793     		str	r3, [sp, #28]
 266:Src/main.c    **** 
 267:Src/main.c    ****   /* GPIO Ports Clock Enable */
 268:Src/main.c    ****   LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
  48              		.loc 1 268 3 is_stmt 1 view .LVU3
  49              	.LVL0:
  50              	.LBB104:
  51              	.LBI104:
  52              		.file 2 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h"
   1:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** /**
   2:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   ******************************************************************************
   3:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @file    stm32f3xx_ll_bus.h
   4:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @author  MCD Application Team
   5:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @brief   Header file of BUS LL module.
   6:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** 
   7:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   @verbatim                
   8:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****                       ##### RCC Limitations #####
   9:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   ==============================================================================
  10:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****     [..]  
  11:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****       A delay between an RCC peripheral clock enable and the effective peripheral 
  12:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****       enabling should be taken into account in order to manage the peripheral read/write 
  13:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****       from/to registers.
  14:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****       (+) This delay depends on the peripheral mapping.
  15:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****         (++) AHB & APB peripherals, 1 dummy read is necessary
  16:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** 
  17:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****     [..]  
  18:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****       Workarounds:
  19:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****       (#) For AHB & APB peripherals, a dummy read to the peripheral register has been
  20:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****           inserted in each LL_{BUS}_GRP{x}_EnableClock() function.
  21:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** 
  22:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   @endverbatim
  23:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   ******************************************************************************
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 7


  24:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @attention
  25:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *
  26:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * <h2><center>&copy; COPYRIGHT(c) 2016 STMicroelectronics</center></h2>
  27:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *
  28:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * Redistribution and use in source and binary forms, with or without modification,
  29:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * are permitted provided that the following conditions are met:
  30:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *   1. Redistributions of source code must retain the above copyright notice,
  31:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *      this list of conditions and the following disclaimer.
  32:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
  33:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *      this list of conditions and the following disclaimer in the documentation
  34:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *      and/or other materials provided with the distribution.
  35:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
  36:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *      may be used to endorse or promote products derived from this software
  37:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *      without specific prior written permission.
  38:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *
  39:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  40:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  41:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  42:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  43:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  44:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  45:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  46:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  47:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  48:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  49:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *
  50:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   ******************************************************************************
  51:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   */
  52:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** 
  53:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  54:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #ifndef __STM32F3xx_LL_BUS_H
  55:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define __STM32F3xx_LL_BUS_H
  56:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** 
  57:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #ifdef __cplusplus
  58:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** extern "C" {
  59:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #endif
  60:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** 
  61:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** /* Includes ------------------------------------------------------------------*/
  62:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #include "stm32f3xx.h"
  63:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** 
  64:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** /** @addtogroup STM32F3xx_LL_Driver
  65:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @{
  66:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   */
  67:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** 
  68:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #if defined(RCC)
  69:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** 
  70:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** /** @defgroup BUS_LL BUS
  71:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @{
  72:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   */
  73:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** 
  74:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** /* Private types -------------------------------------------------------------*/
  75:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** /* Private variables ---------------------------------------------------------*/
  76:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** 
  77:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** /* Private constants ---------------------------------------------------------*/
  78:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** 
  79:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** /* Private macros ------------------------------------------------------------*/
  80:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** 
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 8


  81:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** /* Exported types ------------------------------------------------------------*/
  82:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** /* Exported constants --------------------------------------------------------*/
  83:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** /** @defgroup BUS_LL_Exported_Constants BUS Exported Constants
  84:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @{
  85:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   */
  86:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** 
  87:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** /** @defgroup BUS_LL_EC_AHB1_GRP1_PERIPH  AHB1 GRP1 PERIPH
  88:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @{
  89:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   */
  90:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_ALL            (uint32_t)0xFFFFFFFFU
  91:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_DMA1           RCC_AHBENR_DMA1EN
  92:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #if defined(DMA2)
  93:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_DMA2           RCC_AHBENR_DMA2EN
  94:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #endif /*DMA2*/
  95:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_SRAM           RCC_AHBENR_SRAMEN
  96:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_FLASH          RCC_AHBENR_FLITFEN
  97:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #if defined(FMC_Bank1)
  98:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_FMC            RCC_AHBENR_FMCEN
  99:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #endif /*FMC_Bank1*/
 100:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_CRC            RCC_AHBENR_CRCEN
 101:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #if defined(GPIOH)
 102:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_GPIOH          RCC_AHBENR_GPIOHEN
 103:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #endif /*GPIOH*/
 104:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_GPIOA          RCC_AHBENR_GPIOAEN
 105:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_GPIOB          RCC_AHBENR_GPIOBEN
 106:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_GPIOC          RCC_AHBENR_GPIOCEN
 107:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_GPIOD          RCC_AHBENR_GPIODEN
 108:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #if defined(GPIOE)
 109:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_GPIOE          RCC_AHBENR_GPIOEEN
 110:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #endif /*GPIOE*/
 111:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_GPIOF          RCC_AHBENR_GPIOFEN
 112:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #if defined(GPIOG)
 113:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_GPIOG          RCC_AHBENR_GPIOGEN
 114:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #endif /*GPIOH*/
 115:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_TSC            RCC_AHBENR_TSCEN
 116:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #if defined(RCC_AHBENR_ADC1EN)
 117:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_ADC1           RCC_AHBENR_ADC1EN
 118:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #endif /*RCC_AHBENR_ADC1EN*/
 119:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #if defined(ADC1_2_COMMON)
 120:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_ADC12          RCC_AHBENR_ADC12EN
 121:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #endif /*ADC1_2_COMMON*/
 122:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #if defined(ADC3_4_COMMON)
 123:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_ADC34          RCC_AHBENR_ADC34EN
 124:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #endif /*ADC3_4_COMMON*/
 125:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** /**
 126:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @}
 127:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   */
 128:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** 
 129:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** /** @defgroup BUS_LL_EC_APB1_GRP1_PERIPH  APB1 GRP1 PERIPH
 130:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @{
 131:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   */
 132:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_ALL            (uint32_t)0xFFFFFFFFU
 133:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM2           RCC_APB1ENR_TIM2EN
 134:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #if defined(TIM3)
 135:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM3           RCC_APB1ENR_TIM3EN
 136:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #endif /*TIM3*/
 137:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #if defined(TIM4)
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 9


 138:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM4           RCC_APB1ENR_TIM4EN
 139:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #endif /*TIM4*/
 140:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #if defined(TIM5)
 141:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM5           RCC_APB1ENR_TIM5EN
 142:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #endif /*TIM5*/
 143:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM6           RCC_APB1ENR_TIM6EN
 144:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #if defined(TIM7)
 145:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM7           RCC_APB1ENR_TIM7EN
 146:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #endif /*TIM7*/
 147:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #if defined(TIM12)
 148:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM12          RCC_APB1ENR_TIM12EN
 149:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #endif /*TIM12*/
 150:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #if defined(TIM13)
 151:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM13          RCC_APB1ENR_TIM13EN
 152:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #endif /*TIM13*/
 153:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #if defined(TIM14)
 154:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM14          RCC_APB1ENR_TIM14EN
 155:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #endif /*TIM14*/
 156:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #if defined(TIM18)
 157:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM18          RCC_APB1ENR_TIM18EN
 158:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #endif /*TIM18*/
 159:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_WWDG           RCC_APB1ENR_WWDGEN
 160:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #if defined(SPI2)
 161:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_SPI2           RCC_APB1ENR_SPI2EN
 162:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #endif /*SPI2*/
 163:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #if defined(SPI3)
 164:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_SPI3           RCC_APB1ENR_SPI3EN
 165:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #endif /*SPI3*/
 166:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_USART2         RCC_APB1ENR_USART2EN
 167:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_USART3         RCC_APB1ENR_USART3EN
 168:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #if defined(UART4)
 169:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_UART4          RCC_APB1ENR_UART4EN
 170:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #endif /*UART4*/
 171:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #if defined(UART5)
 172:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_UART5          RCC_APB1ENR_UART5EN
 173:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #endif /*UART5*/
 174:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_I2C1           RCC_APB1ENR_I2C1EN
 175:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #if defined(I2C2)
 176:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_I2C2           RCC_APB1ENR_I2C2EN
 177:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #endif /*I2C2*/
 178:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #if defined(USB)
 179:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_USB            RCC_APB1ENR_USBEN
 180:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #endif /*USB*/
 181:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #if defined(CAN)
 182:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_CAN            RCC_APB1ENR_CANEN
 183:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #endif /*CAN*/
 184:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #if defined(DAC2)
 185:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_DAC2           RCC_APB1ENR_DAC2EN
 186:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #endif /*DAC2*/
 187:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_PWR            RCC_APB1ENR_PWREN
 188:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_DAC1           RCC_APB1ENR_DAC1EN
 189:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #if defined(CEC)
 190:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_CEC            RCC_APB1ENR_CECEN
 191:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #endif /*CEC*/
 192:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #if defined(I2C3)
 193:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_I2C3           RCC_APB1ENR_I2C3EN
 194:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #endif /*I2C3*/
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 10


 195:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** /**
 196:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @}
 197:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   */
 198:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** 
 199:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** /** @defgroup BUS_LL_EC_APB2_GRP1_PERIPH  APB2 GRP1 PERIPH
 200:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @{
 201:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   */
 202:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_ALL            (uint32_t)0xFFFFFFFFU
 203:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_SYSCFG         RCC_APB2ENR_SYSCFGEN
 204:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #if defined(RCC_APB2ENR_ADC1EN)
 205:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_ADC1           RCC_APB2ENR_ADC1EN
 206:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #endif /*RCC_APB2ENR_ADC1EN*/
 207:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #if defined(TIM1)
 208:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM1           RCC_APB2ENR_TIM1EN
 209:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #endif /*TIM1*/
 210:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #if defined(SPI1)
 211:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_SPI1           RCC_APB2ENR_SPI1EN
 212:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #endif /*SPI1*/
 213:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #if defined(TIM8)
 214:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM8           RCC_APB2ENR_TIM8EN
 215:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #endif /*TIM8*/
 216:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_USART1         RCC_APB2ENR_USART1EN
 217:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #if defined(SPI4)
 218:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_SPI4           RCC_APB2ENR_SPI4EN
 219:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #endif /*SPI4*/
 220:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM15          RCC_APB2ENR_TIM15EN
 221:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM16          RCC_APB2ENR_TIM16EN
 222:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM17          RCC_APB2ENR_TIM17EN
 223:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #if defined(TIM19)
 224:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM19          RCC_APB2ENR_TIM19EN
 225:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #endif /*TIM19*/
 226:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #if defined(TIM20)
 227:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM20          RCC_APB2ENR_TIM20EN
 228:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #endif /*TIM20*/
 229:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #if defined(HRTIM1)
 230:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_HRTIM1         RCC_APB2ENR_HRTIM1EN
 231:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #endif /*HRTIM1*/
 232:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #if defined(SDADC1)
 233:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_SDADC1         RCC_APB2ENR_SDADC1EN
 234:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #endif /*SDADC1*/
 235:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #if defined(SDADC2)
 236:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_SDADC2         RCC_APB2ENR_SDADC2EN
 237:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #endif /*SDADC2*/
 238:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #if defined(SDADC3)
 239:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_SDADC3         RCC_APB2ENR_SDADC3EN
 240:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** #endif /*SDADC3*/
 241:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** /**
 242:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @}
 243:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   */
 244:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** 
 245:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** /**
 246:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @}
 247:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   */
 248:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** 
 249:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** /* Exported macro ------------------------------------------------------------*/
 250:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** 
 251:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** /* Exported functions --------------------------------------------------------*/
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 11


 252:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** /** @defgroup BUS_LL_Exported_Functions BUS Exported Functions
 253:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @{
 254:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   */
 255:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** 
 256:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** /** @defgroup BUS_LL_EF_AHB1 AHB1
 257:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @{
 258:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   */
 259:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** 
 260:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** /**
 261:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @brief  Enable AHB1 peripherals clock.
 262:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @rmtoll AHBENR       DMA1EN        LL_AHB1_GRP1_EnableClock\n
 263:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       DMA2EN        LL_AHB1_GRP1_EnableClock\n
 264:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       SRAMEN        LL_AHB1_GRP1_EnableClock\n
 265:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       FLITFEN       LL_AHB1_GRP1_EnableClock\n
 266:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       FMCEN         LL_AHB1_GRP1_EnableClock\n
 267:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       CRCEN         LL_AHB1_GRP1_EnableClock\n
 268:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       GPIOHEN       LL_AHB1_GRP1_EnableClock\n
 269:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       GPIOAEN       LL_AHB1_GRP1_EnableClock\n
 270:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       GPIOBEN       LL_AHB1_GRP1_EnableClock\n
 271:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       GPIOCEN       LL_AHB1_GRP1_EnableClock\n
 272:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       GPIODEN       LL_AHB1_GRP1_EnableClock\n
 273:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       GPIOEEN       LL_AHB1_GRP1_EnableClock\n
 274:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       GPIOFEN       LL_AHB1_GRP1_EnableClock\n
 275:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       GPIOGEN       LL_AHB1_GRP1_EnableClock\n
 276:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       TSCEN         LL_AHB1_GRP1_EnableClock\n
 277:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       ADC1EN        LL_AHB1_GRP1_EnableClock\n
 278:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       ADC12EN       LL_AHB1_GRP1_EnableClock\n
 279:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       ADC34EN       LL_AHB1_GRP1_EnableClock
 280:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 281:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 282:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2 (*)
 283:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_SRAM
 284:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FLASH
 285:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FMC (*)
 286:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 287:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOH (*)
 288:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOA
 289:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOB
 290:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOC
 291:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOD
 292:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOE (*)
 293:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOF
 294:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOG (*)
 295:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_TSC
 296:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ADC1 (*)
 297:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ADC12 (*)
 298:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ADC34 (*)
 299:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *
 300:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         (*) value not defined in all devices.
 301:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @retval None
 302:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** */
 303:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
  53              		.loc 2 303 22 view .LVU4
  54              	.LBB105:
 304:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** {
 305:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   __IO uint32_t tmpreg;
  55              		.loc 2 305 3 view .LVU5
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 12


 306:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   SET_BIT(RCC->AHBENR, Periphs);
  56              		.loc 2 306 3 view .LVU6
  57 0012 03F18043 		add	r3, r3, #1073741824
  58 0016 03F50433 		add	r3, r3, #135168
  59 001a 5A69     		ldr	r2, [r3, #20]
  60 001c 42F40032 		orr	r2, r2, #131072
  61 0020 5A61     		str	r2, [r3, #20]
 307:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 308:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->AHBENR, Periphs);
  62              		.loc 2 308 3 view .LVU7
  63              		.loc 2 308 12 is_stmt 0 view .LVU8
  64 0022 5A69     		ldr	r2, [r3, #20]
  65 0024 02F40032 		and	r2, r2, #131072
  66              		.loc 2 308 10 view .LVU9
  67 0028 0192     		str	r2, [sp, #4]
 309:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   (void)tmpreg;
  68              		.loc 2 309 3 is_stmt 1 view .LVU10
  69 002a 019A     		ldr	r2, [sp, #4]
  70              	.LVL1:
  71              		.loc 2 309 3 is_stmt 0 view .LVU11
  72              	.LBE105:
  73              	.LBE104:
 269:Src/main.c    ****   LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
  74              		.loc 1 269 3 is_stmt 1 view .LVU12
  75              	.LBB106:
  76              	.LBI106:
 303:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** {
  77              		.loc 2 303 22 view .LVU13
  78              	.LBB107:
 305:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   SET_BIT(RCC->AHBENR, Periphs);
  79              		.loc 2 305 3 view .LVU14
 306:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
  80              		.loc 2 306 3 view .LVU15
  81 002c 5A69     		ldr	r2, [r3, #20]
  82 002e 42F48022 		orr	r2, r2, #262144
  83 0032 5A61     		str	r2, [r3, #20]
 308:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   (void)tmpreg;
  84              		.loc 2 308 3 view .LVU16
 308:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   (void)tmpreg;
  85              		.loc 2 308 12 is_stmt 0 view .LVU17
  86 0034 5B69     		ldr	r3, [r3, #20]
  87 0036 03F48023 		and	r3, r3, #262144
 308:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   (void)tmpreg;
  88              		.loc 2 308 10 view .LVU18
  89 003a 0093     		str	r3, [sp]
  90              		.loc 2 309 3 is_stmt 1 view .LVU19
  91 003c 009B     		ldr	r3, [sp]
  92              	.LVL2:
  93              		.loc 2 309 3 is_stmt 0 view .LVU20
  94              	.LBE107:
  95              	.LBE106:
 270:Src/main.c    **** 
 271:Src/main.c    ****   /**/
 272:Src/main.c    ****   GPIO_InitStruct.Pin = LL_GPIO_PIN_0|LL_GPIO_PIN_1|LL_GPIO_PIN_2|LL_GPIO_PIN_3;
  96              		.loc 1 272 3 is_stmt 1 view .LVU21
  97              		.loc 1 272 23 is_stmt 0 view .LVU22
  98 003e 0F23     		movs	r3, #15
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 13


  99 0040 0293     		str	r3, [sp, #8]
 273:Src/main.c    ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 100              		.loc 1 273 3 is_stmt 1 view .LVU23
 274:Src/main.c    ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 101              		.loc 1 274 3 view .LVU24
 102              		.loc 1 274 24 is_stmt 0 view .LVU25
 103 0042 0123     		movs	r3, #1
 104 0044 0693     		str	r3, [sp, #24]
 275:Src/main.c    ****   LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 105              		.loc 1 275 3 is_stmt 1 view .LVU26
 106 0046 02A9     		add	r1, sp, #8
 107 0048 4FF09040 		mov	r0, #1207959552
 108 004c FFF7FEFF 		bl	LL_GPIO_Init
 109              	.LVL3:
 276:Src/main.c    **** 
 277:Src/main.c    **** }
 110              		.loc 1 277 1 is_stmt 0 view .LVU27
 111 0050 09B0     		add	sp, sp, #36
 112              	.LCFI2:
 113              		.cfi_def_cfa_offset 4
 114              		@ sp needed
 115 0052 5DF804FB 		ldr	pc, [sp], #4
 116              		.cfi_endproc
 117              	.LFE893:
 119              		.section	.text.MX_TIM3_Init,"ax",%progbits
 120              		.align	1
 121              		.syntax unified
 122              		.thumb
 123              		.thumb_func
 124              		.fpu fpv4-sp-d16
 126              	MX_TIM3_Init:
 127              	.LFB891:
 139:Src/main.c    **** 
 128              		.loc 1 139 1 is_stmt 1 view -0
 129              		.cfi_startproc
 130              		@ args = 0, pretend = 0, frame = 88
 131              		@ frame_needed = 0, uses_anonymous_args = 0
 132 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 133              	.LCFI3:
 134              		.cfi_def_cfa_offset 24
 135              		.cfi_offset 4, -24
 136              		.cfi_offset 5, -20
 137              		.cfi_offset 6, -16
 138              		.cfi_offset 7, -12
 139              		.cfi_offset 8, -8
 140              		.cfi_offset 14, -4
 141 0004 96B0     		sub	sp, sp, #88
 142              	.LCFI4:
 143              		.cfi_def_cfa_offset 112
 145:Src/main.c    ****   LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 144              		.loc 1 145 3 view .LVU29
 145:Src/main.c    ****   LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 145              		.loc 1 145 22 is_stmt 0 view .LVU30
 146 0006 0024     		movs	r4, #0
 147 0008 CDF84640 		str	r4, [sp, #70]	@ unaligned
 148 000c CDF84A40 		str	r4, [sp, #74]	@ unaligned
 149 0010 CDF84E40 		str	r4, [sp, #78]	@ unaligned
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 14


 150 0014 CDF85240 		str	r4, [sp, #82]	@ unaligned
 151 0018 ADF85640 		strh	r4, [sp, #86]	@ movhi
 146:Src/main.c    **** 
 152              		.loc 1 146 3 is_stmt 1 view .LVU31
 146:Src/main.c    **** 
 153              		.loc 1 146 25 is_stmt 0 view .LVU32
 154 001c 2022     		movs	r2, #32
 155 001e 2146     		mov	r1, r4
 156 0020 09A8     		add	r0, sp, #36
 157 0022 FFF7FEFF 		bl	memset
 158              	.LVL4:
 148:Src/main.c    **** 
 159              		.loc 1 148 3 is_stmt 1 view .LVU33
 148:Src/main.c    **** 
 160              		.loc 1 148 23 is_stmt 0 view .LVU34
 161 0026 0394     		str	r4, [sp, #12]
 162 0028 0494     		str	r4, [sp, #16]
 163 002a 0594     		str	r4, [sp, #20]
 164 002c 0694     		str	r4, [sp, #24]
 165 002e 0794     		str	r4, [sp, #28]
 166 0030 0894     		str	r4, [sp, #32]
 151:Src/main.c    **** 
 167              		.loc 1 151 3 is_stmt 1 view .LVU35
 168              	.LVL5:
 169              	.LBB108:
 170              	.LBI108:
 310:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** }
 311:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** 
 312:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** /**
 313:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @brief  Check if AHB1 peripheral clock is enabled or not
 314:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @rmtoll AHBENR       DMA1EN        LL_AHB1_GRP1_IsEnabledClock\n
 315:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       DMA2EN        LL_AHB1_GRP1_IsEnabledClock\n
 316:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       SRAMEN        LL_AHB1_GRP1_IsEnabledClock\n
 317:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       FLITFEN       LL_AHB1_GRP1_IsEnabledClock\n
 318:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       FMCEN         LL_AHB1_GRP1_IsEnabledClock\n
 319:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       CRCEN         LL_AHB1_GRP1_IsEnabledClock\n
 320:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       GPIOHEN       LL_AHB1_GRP1_IsEnabledClock\n
 321:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       GPIOAEN       LL_AHB1_GRP1_IsEnabledClock\n
 322:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       GPIOBEN       LL_AHB1_GRP1_IsEnabledClock\n
 323:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       GPIOCEN       LL_AHB1_GRP1_IsEnabledClock\n
 324:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       GPIODEN       LL_AHB1_GRP1_IsEnabledClock\n
 325:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       GPIOEEN       LL_AHB1_GRP1_IsEnabledClock\n
 326:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       GPIOFEN       LL_AHB1_GRP1_IsEnabledClock\n
 327:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       GPIOGEN       LL_AHB1_GRP1_IsEnabledClock\n
 328:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       TSCEN         LL_AHB1_GRP1_IsEnabledClock\n
 329:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       ADC1EN        LL_AHB1_GRP1_IsEnabledClock\n
 330:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       ADC12EN       LL_AHB1_GRP1_IsEnabledClock\n
 331:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       ADC34EN       LL_AHB1_GRP1_IsEnabledClock
 332:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 333:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 334:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2 (*)
 335:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_SRAM
 336:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FLASH
 337:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FMC (*)
 338:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 339:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOH (*)
 340:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOA
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 15


 341:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOB
 342:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOC
 343:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOD
 344:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOE (*)
 345:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOF
 346:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOG (*)
 347:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_TSC
 348:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ADC1 (*)
 349:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ADC12 (*)
 350:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ADC34 (*)
 351:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *
 352:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         (*) value not defined in all devices.
 353:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @retval State of Periphs (1 or 0).
 354:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** */
 355:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** __STATIC_INLINE uint32_t LL_AHB1_GRP1_IsEnabledClock(uint32_t Periphs)
 356:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** {
 357:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   return (READ_BIT(RCC->AHBENR, Periphs) == Periphs);
 358:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** }
 359:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** 
 360:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** /**
 361:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @brief  Disable AHB1 peripherals clock.
 362:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @rmtoll AHBENR       DMA1EN        LL_AHB1_GRP1_DisableClock\n
 363:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       DMA2EN        LL_AHB1_GRP1_DisableClock\n
 364:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       SRAMEN        LL_AHB1_GRP1_DisableClock\n
 365:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       FLITFEN       LL_AHB1_GRP1_DisableClock\n
 366:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       FMCEN         LL_AHB1_GRP1_DisableClock\n
 367:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       CRCEN         LL_AHB1_GRP1_DisableClock\n
 368:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       GPIOHEN       LL_AHB1_GRP1_DisableClock\n
 369:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       GPIOAEN       LL_AHB1_GRP1_DisableClock\n
 370:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       GPIOBEN       LL_AHB1_GRP1_DisableClock\n
 371:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       GPIOCEN       LL_AHB1_GRP1_DisableClock\n
 372:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       GPIODEN       LL_AHB1_GRP1_DisableClock\n
 373:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       GPIOEEN       LL_AHB1_GRP1_DisableClock\n
 374:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       GPIOFEN       LL_AHB1_GRP1_DisableClock\n
 375:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       GPIOGEN       LL_AHB1_GRP1_DisableClock\n
 376:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       TSCEN         LL_AHB1_GRP1_DisableClock\n
 377:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       ADC1EN        LL_AHB1_GRP1_DisableClock\n
 378:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       ADC12EN       LL_AHB1_GRP1_DisableClock\n
 379:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBENR       ADC34EN       LL_AHB1_GRP1_DisableClock
 380:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 381:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 382:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2 (*)
 383:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_SRAM
 384:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FLASH
 385:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FMC (*)
 386:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 387:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOH (*)
 388:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOA
 389:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOB
 390:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOC
 391:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOD
 392:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOE (*)
 393:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOF
 394:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOG (*)
 395:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_TSC
 396:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ADC1 (*)
 397:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ADC12 (*)
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 16


 398:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ADC34 (*)
 399:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *
 400:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         (*) value not defined in all devices.
 401:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @retval None
 402:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** */
 403:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_DisableClock(uint32_t Periphs)
 404:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** {
 405:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   CLEAR_BIT(RCC->AHBENR, Periphs);
 406:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** }
 407:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** 
 408:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** /**
 409:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @brief  Force AHB1 peripherals reset.
 410:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @rmtoll AHBRSTR      FMCRST        LL_AHB1_GRP1_ForceReset\n
 411:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBRSTR      GPIOHRST      LL_AHB1_GRP1_ForceReset\n
 412:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBRSTR      GPIOARST      LL_AHB1_GRP1_ForceReset\n
 413:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBRSTR      GPIOBRST      LL_AHB1_GRP1_ForceReset\n
 414:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBRSTR      GPIOCRST      LL_AHB1_GRP1_ForceReset\n
 415:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBRSTR      GPIODRST      LL_AHB1_GRP1_ForceReset\n
 416:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBRSTR      GPIOERST      LL_AHB1_GRP1_ForceReset\n
 417:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBRSTR      GPIOFRST      LL_AHB1_GRP1_ForceReset\n
 418:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBRSTR      GPIOGRST      LL_AHB1_GRP1_ForceReset\n
 419:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBRSTR      TSCRST        LL_AHB1_GRP1_ForceReset\n
 420:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBRSTR      ADC1RST       LL_AHB1_GRP1_ForceReset\n
 421:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBRSTR      ADC12RST      LL_AHB1_GRP1_ForceReset\n
 422:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBRSTR      ADC34RST      LL_AHB1_GRP1_ForceReset
 423:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 424:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ALL
 425:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FMC (*)
 426:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOH (*)
 427:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOA
 428:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOB
 429:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOC
 430:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOD
 431:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOE (*)
 432:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOF
 433:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOG (*)
 434:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_TSC
 435:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ADC1 (*)
 436:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ADC12 (*)
 437:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ADC34 (*)
 438:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *
 439:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         (*) value not defined in all devices.
 440:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @retval None
 441:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** */
 442:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_ForceReset(uint32_t Periphs)
 443:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** {
 444:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   SET_BIT(RCC->AHBRSTR, Periphs);
 445:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** }
 446:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** 
 447:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** /**
 448:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @brief  Release AHB1 peripherals reset.
 449:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @rmtoll AHBRSTR      FMCRST        LL_AHB1_GRP1_ReleaseReset\n
 450:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBRSTR      GPIOHRST      LL_AHB1_GRP1_ReleaseReset\n
 451:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBRSTR      GPIOARST      LL_AHB1_GRP1_ReleaseReset\n
 452:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBRSTR      GPIOBRST      LL_AHB1_GRP1_ReleaseReset\n
 453:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBRSTR      GPIOCRST      LL_AHB1_GRP1_ReleaseReset\n
 454:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBRSTR      GPIODRST      LL_AHB1_GRP1_ReleaseReset\n
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 17


 455:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBRSTR      GPIOERST      LL_AHB1_GRP1_ReleaseReset\n
 456:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBRSTR      GPIOFRST      LL_AHB1_GRP1_ReleaseReset\n
 457:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBRSTR      GPIOGRST      LL_AHB1_GRP1_ReleaseReset\n
 458:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBRSTR      TSCRST        LL_AHB1_GRP1_ReleaseReset\n
 459:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBRSTR      ADC1RST       LL_AHB1_GRP1_ReleaseReset\n
 460:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBRSTR      ADC12RST      LL_AHB1_GRP1_ReleaseReset\n
 461:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         AHBRSTR      ADC34RST      LL_AHB1_GRP1_ReleaseReset
 462:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 463:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ALL
 464:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FMC (*)
 465:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOH (*)
 466:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOA
 467:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOB
 468:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOC
 469:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOD
 470:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOE (*)
 471:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOF
 472:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOG (*)
 473:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_TSC
 474:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ADC1 (*)
 475:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ADC12 (*)
 476:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ADC34 (*)
 477:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *
 478:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         (*) value not defined in all devices.
 479:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @retval None
 480:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** */
 481:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_ReleaseReset(uint32_t Periphs)
 482:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** {
 483:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   CLEAR_BIT(RCC->AHBRSTR, Periphs);
 484:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** }
 485:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** 
 486:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** /**
 487:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @}
 488:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   */
 489:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** 
 490:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** /** @defgroup BUS_LL_EF_APB1 APB1
 491:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @{
 492:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   */
 493:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** 
 494:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** /**
 495:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @brief  Enable APB1 peripherals clock.
 496:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @rmtoll APB1ENR      TIM2EN        LL_APB1_GRP1_EnableClock\n
 497:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      TIM3EN        LL_APB1_GRP1_EnableClock\n
 498:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      TIM4EN        LL_APB1_GRP1_EnableClock\n
 499:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      TIM5EN        LL_APB1_GRP1_EnableClock\n
 500:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      TIM6EN        LL_APB1_GRP1_EnableClock\n
 501:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      TIM7EN        LL_APB1_GRP1_EnableClock\n
 502:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      TIM12EN       LL_APB1_GRP1_EnableClock\n
 503:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      TIM13EN       LL_APB1_GRP1_EnableClock\n
 504:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      TIM14EN       LL_APB1_GRP1_EnableClock\n
 505:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      TIM18EN       LL_APB1_GRP1_EnableClock\n
 506:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      WWDGEN        LL_APB1_GRP1_EnableClock\n
 507:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      SPI2EN        LL_APB1_GRP1_EnableClock\n
 508:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      SPI3EN        LL_APB1_GRP1_EnableClock\n
 509:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      USART2EN      LL_APB1_GRP1_EnableClock\n
 510:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      USART3EN      LL_APB1_GRP1_EnableClock\n
 511:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      UART4EN       LL_APB1_GRP1_EnableClock\n
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 18


 512:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      UART5EN       LL_APB1_GRP1_EnableClock\n
 513:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      I2C1EN        LL_APB1_GRP1_EnableClock\n
 514:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      I2C2EN        LL_APB1_GRP1_EnableClock\n
 515:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      USBEN         LL_APB1_GRP1_EnableClock\n
 516:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      CANEN         LL_APB1_GRP1_EnableClock\n
 517:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      DAC2EN        LL_APB1_GRP1_EnableClock\n
 518:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      PWREN         LL_APB1_GRP1_EnableClock\n
 519:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      DAC1EN        LL_APB1_GRP1_EnableClock\n
 520:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      CECEN         LL_APB1_GRP1_EnableClock\n
 521:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      I2C3EN        LL_APB1_GRP1_EnableClock
 522:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 523:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2
 524:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM3 (*)
 525:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM4 (*)
 526:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM5 (*)
 527:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM6
 528:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM7 (*)
 529:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM12 (*)
 530:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM13 (*)
 531:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM14 (*)
 532:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM18 (*)
 533:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
 534:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2 (*)
 535:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI3 (*)
 536:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
 537:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART3
 538:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART4 (*)
 539:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART5 (*)
 540:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
 541:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2 (*)
 542:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USB (*)
 543:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CAN (*)
 544:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_DAC2 (*)
 545:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_PWR
 546:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_DAC1
 547:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CEC (*)
 548:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C3 (*)
 549:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *
 550:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         (*) value not defined in all devices.
 551:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @retval None
 552:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** */
 553:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
 171              		.loc 2 553 22 view .LVU36
 172              	.LBB109:
 554:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** {
 555:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   __IO uint32_t tmpreg;
 173              		.loc 2 555 3 view .LVU37
 556:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   SET_BIT(RCC->APB1ENR, Periphs);
 174              		.loc 2 556 3 view .LVU38
 175 0032 424E     		ldr	r6, .L5
 176 0034 F369     		ldr	r3, [r6, #28]
 177 0036 43F00203 		orr	r3, r3, #2
 178 003a F361     		str	r3, [r6, #28]
 557:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 558:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 179              		.loc 2 558 3 view .LVU39
 180              		.loc 2 558 12 is_stmt 0 view .LVU40
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 19


 181 003c F369     		ldr	r3, [r6, #28]
 182 003e 03F00203 		and	r3, r3, #2
 183              		.loc 2 558 10 view .LVU41
 184 0042 0293     		str	r3, [sp, #8]
 559:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   (void)tmpreg;
 185              		.loc 2 559 3 is_stmt 1 view .LVU42
 186 0044 029B     		ldr	r3, [sp, #8]
 187              	.LVL6:
 188              		.loc 2 559 3 is_stmt 0 view .LVU43
 189              	.LBE109:
 190              	.LBE108:
 156:Src/main.c    ****   TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 191              		.loc 1 156 3 is_stmt 1 view .LVU44
 156:Src/main.c    ****   TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 192              		.loc 1 156 28 is_stmt 0 view .LVU45
 193 0046 0127     		movs	r7, #1
 194 0048 ADF84470 		strh	r7, [sp, #68]	@ movhi
 157:Src/main.c    ****   TIM_InitStruct.Autoreload = 54000;
 195              		.loc 1 157 3 is_stmt 1 view .LVU46
 158:Src/main.c    ****   TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 196              		.loc 1 158 3 view .LVU47
 158:Src/main.c    ****   TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 197              		.loc 1 158 29 is_stmt 0 view .LVU48
 198 004c 4DF2F023 		movw	r3, #54000
 199 0050 1393     		str	r3, [sp, #76]
 159:Src/main.c    ****   LL_TIM_Init(TIM3, &TIM_InitStruct);
 200              		.loc 1 159 3 is_stmt 1 view .LVU49
 160:Src/main.c    ****   LL_TIM_EnableARRPreload(TIM3);
 201              		.loc 1 160 3 view .LVU50
 202 0052 3B4D     		ldr	r5, .L5+4
 203 0054 11A9     		add	r1, sp, #68
 204 0056 2846     		mov	r0, r5
 205 0058 FFF7FEFF 		bl	LL_TIM_Init
 206              	.LVL7:
 161:Src/main.c    ****   LL_TIM_SetClockSource(TIM3, LL_TIM_CLOCKSOURCE_INTERNAL);
 207              		.loc 1 161 3 view .LVU51
 208              	.LBB110:
 209              	.LBI110:
 210              		.file 3 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h"
   1:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
   2:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   ******************************************************************************
   3:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @file    stm32f3xx_ll_tim.h
   4:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @author  MCD Application Team
   5:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief   Header file of TIM LL module.
   6:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   ******************************************************************************
   7:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @attention
   8:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *
   9:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * <h2><center>&copy; COPYRIGHT(c) 2016 STMicroelectronics</center></h2>
  10:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *
  11:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * Redistribution and use in source and binary forms, with or without modification,
  12:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * are permitted provided that the following conditions are met:
  13:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *   1. Redistributions of source code must retain the above copyright notice,
  14:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *      this list of conditions and the following disclaimer.
  15:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
  16:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *      this list of conditions and the following disclaimer in the documentation
  17:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *      and/or other materials provided with the distribution.
  18:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 20


  19:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *      may be used to endorse or promote products derived from this software
  20:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *      without specific prior written permission.
  21:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *
  22:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  23:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  24:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  25:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  26:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  27:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  28:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  29:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  30:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  31:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  32:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *
  33:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   ******************************************************************************
  34:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
  35:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
  36:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  37:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #ifndef __STM32F3xx_LL_TIM_H
  38:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define __STM32F3xx_LL_TIM_H
  39:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
  40:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #ifdef __cplusplus
  41:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** extern "C" {
  42:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #endif
  43:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
  44:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /* Includes ------------------------------------------------------------------*/
  45:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #include "stm32f3xx.h"
  46:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
  47:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /** @addtogroup STM32F3xx_LL_Driver
  48:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @{
  49:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
  50:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
  51:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #if defined (TIM1) || defined (TIM2) || defined (TIM3) || defined (TIM4) || defined (TIM5) || defin
  52:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
  53:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /** @defgroup TIM_LL TIM
  54:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @{
  55:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
  56:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
  57:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /* Private types -------------------------------------------------------------*/
  58:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /* Private variables ---------------------------------------------------------*/
  59:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /** @defgroup TIM_LL_Private_Variables TIM Private Variables
  60:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @{
  61:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
  62:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** static const uint8_t OFFSET_TAB_CCMRx[] =
  63:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
  64:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   0x00U,   /* 0: TIMx_CH1  */
  65:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   0x00U,   /* 1: TIMx_CH1N */
  66:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   0x00U,   /* 2: TIMx_CH2  */
  67:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   0x00U,   /* 3: TIMx_CH2N */
  68:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   0x04U,   /* 4: TIMx_CH3  */
  69:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   0x04U,   /* 5: TIMx_CH3N */
  70:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   0x04U,   /* 6: TIMx_CH4  */
  71:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   0x3CU,   /* 7: TIMx_CH5  */
  72:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   0x3CU    /* 8: TIMx_CH6  */
  73:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** };
  74:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
  75:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** static const uint8_t SHIFT_TAB_OCxx[] =
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 21


  76:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
  77:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   0U,            /* 0: OC1M, OC1FE, OC1PE */
  78:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   0U,            /* 1: - NA */
  79:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   8U,            /* 2: OC2M, OC2FE, OC2PE */
  80:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   0U,            /* 3: - NA */
  81:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   0U,            /* 4: OC3M, OC3FE, OC3PE */
  82:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   0U,            /* 5: - NA */
  83:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   8U,            /* 6: OC4M, OC4FE, OC4PE */
  84:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   0U,            /* 7: OC5M, OC5FE, OC5PE */
  85:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   8U             /* 8: OC6M, OC6FE, OC6PE */
  86:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** };
  87:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
  88:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** static const uint8_t SHIFT_TAB_ICxx[] =
  89:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
  90:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   0U,            /* 0: CC1S, IC1PSC, IC1F */
  91:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   0U,            /* 1: - NA */
  92:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   8U,            /* 2: CC2S, IC2PSC, IC2F */
  93:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   0U,            /* 3: - NA */
  94:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   0U,            /* 4: CC3S, IC3PSC, IC3F */
  95:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   0U,            /* 5: - NA */
  96:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   8U,            /* 6: CC4S, IC4PSC, IC4F */
  97:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   0U,            /* 7: - NA */
  98:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   0U             /* 8: - NA */
  99:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** };
 100:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 101:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** static const uint8_t SHIFT_TAB_CCxP[] =
 102:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
 103:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   0U,            /* 0: CC1P */
 104:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   2U,            /* 1: CC1NP */
 105:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   4U,            /* 2: CC2P */
 106:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   6U,            /* 3: CC2NP */
 107:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   8U,            /* 4: CC3P */
 108:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   10U,           /* 5: CC3NP */
 109:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   12U,           /* 6: CC4P */
 110:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   16U,           /* 7: CC5P */
 111:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   20U            /* 8: CC6P */
 112:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** };
 113:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 114:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** static const uint8_t SHIFT_TAB_OISx[] =
 115:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
 116:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   0U,            /* 0: OIS1 */
 117:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   1U,            /* 1: OIS1N */
 118:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   2U,            /* 2: OIS2 */
 119:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   3U,            /* 3: OIS2N */
 120:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   4U,            /* 4: OIS3 */
 121:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   5U,            /* 5: OIS3N */
 122:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   6U,            /* 6: OIS4 */
 123:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   8U,            /* 7: OIS5 */
 124:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   10U            /* 8: OIS6 */
 125:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** };
 126:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
 127:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @}
 128:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 129:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 130:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 131:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /* Private constants ---------------------------------------------------------*/
 132:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /** @defgroup TIM_LL_Private_Constants TIM Private Constants
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 22


 133:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @{
 134:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 135:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 136:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 137:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define TIMx_OR_RMP_SHIFT 16U
 138:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define TIMx_OR_RMP_MASK  0x0000FFFFU
 139:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #if defined(TIM1)
 140:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define TIM1_OR_RMP_MASK   (TIM1_OR_ETR_RMP << TIMx_OR_RMP_SHIFT)
 141:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #endif /* TIM1 */
 142:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #if defined (TIM8)
 143:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define TIM8_OR_RMP_MASK   (TIM8_OR_ETR_RMP << TIMx_OR_RMP_SHIFT)
 144:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #endif /* TIM8 */
 145:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #if defined(TIM14)
 146:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define TIM14_OR_RMP_MASK  (TIM14_OR_TI1_RMP << TIMx_OR_RMP_SHIFT)
 147:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #endif /* TIM14 */
 148:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #if defined(TIM16)
 149:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define TIM16_OR_RMP_MASK  (TIM16_OR_TI1_RMP << TIMx_OR_RMP_SHIFT)
 150:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #endif /* TIM16 */
 151:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #if defined(TIM20)
 152:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define TIM20_OR_RMP_MASK  (TIM20_OR_ETR_RMP << TIMx_OR_RMP_SHIFT)
 153:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #endif /* TIM20 */
 154:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 155:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /* Mask used to set the TDG[x:0] of the DTG bits of the TIMx_BDTR register */
 156:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define DT_DELAY_1 ((uint8_t)0x7FU)
 157:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define DT_DELAY_2 ((uint8_t)0x3FU)
 158:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define DT_DELAY_3 ((uint8_t)0x1FU)
 159:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define DT_DELAY_4 ((uint8_t)0x1FU)
 160:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 161:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /* Mask used to set the DTG[7:5] bits of the DTG bits of the TIMx_BDTR register */
 162:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define DT_RANGE_1 ((uint8_t)0x00U)
 163:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define DT_RANGE_2 ((uint8_t)0x80U)
 164:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define DT_RANGE_3 ((uint8_t)0xC0U)
 165:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define DT_RANGE_4 ((uint8_t)0xE0U)
 166:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 167:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 168:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
 169:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @}
 170:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 171:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 172:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /* Private macros ------------------------------------------------------------*/
 173:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /** @defgroup TIM_LL_Private_Macros TIM Private Macros
 174:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @{
 175:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 176:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /** @brief  Convert channel id into channel index.
 177:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  __CHANNEL__ This parameter can be one of the following values:
 178:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
 179:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1N
 180:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
 181:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2N
 182:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
 183:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3N
 184:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
 185:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH5
 186:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH6
 187:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note   CH5 and CH6 channels are not available for all F3 devices
 188:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval none
 189:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 23


 190:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #if defined(TIM_CCR5_CCR5)
 191:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define TIM_GET_CHANNEL_INDEX( __CHANNEL__) \
 192:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** (((__CHANNEL__) == LL_TIM_CHANNEL_CH1) ? 0U :\
 193:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** ((__CHANNEL__) == LL_TIM_CHANNEL_CH1N) ? 1U :\
 194:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** ((__CHANNEL__) == LL_TIM_CHANNEL_CH2) ? 2U :\
 195:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** ((__CHANNEL__) == LL_TIM_CHANNEL_CH2N) ? 3U :\
 196:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** ((__CHANNEL__) == LL_TIM_CHANNEL_CH3) ? 4U :\
 197:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** ((__CHANNEL__) == LL_TIM_CHANNEL_CH3N) ? 5U :\
 198:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** ((__CHANNEL__) == LL_TIM_CHANNEL_CH4) ? 6U :\
 199:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** ((__CHANNEL__) == LL_TIM_CHANNEL_CH5) ? 7U : 8U)
 200:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #else
 201:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define TIM_GET_CHANNEL_INDEX( __CHANNEL__) \
 202:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** (((__CHANNEL__) == LL_TIM_CHANNEL_CH1) ? 0U :\
 203:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** ((__CHANNEL__) == LL_TIM_CHANNEL_CH1N) ? 1U :\
 204:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** ((__CHANNEL__) == LL_TIM_CHANNEL_CH2) ? 2U :\
 205:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** ((__CHANNEL__) == LL_TIM_CHANNEL_CH2N) ? 3U :\
 206:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** ((__CHANNEL__) == LL_TIM_CHANNEL_CH3) ? 4U :\
 207:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** ((__CHANNEL__) == LL_TIM_CHANNEL_CH3N) ? 5U : 6U)
 208:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #endif
 209:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 210:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /** @brief  Calculate the deadtime sampling period(in ps).
 211:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  __TIMCLK__ timer input clock frequency (in Hz).
 212:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  __CKD__ This parameter can be one of the following values:
 213:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CLOCKDIVISION_DIV1
 214:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CLOCKDIVISION_DIV2
 215:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CLOCKDIVISION_DIV4
 216:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval none
 217:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 218:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define TIM_CALC_DTS(__TIMCLK__, __CKD__)                                                        \
 219:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****     (((__CKD__) == LL_TIM_CLOCKDIVISION_DIV1) ? ((uint64_t)1000000000000U/(__TIMCLK__))         : \
 220:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****      ((__CKD__) == LL_TIM_CLOCKDIVISION_DIV2) ? ((uint64_t)1000000000000U/((__TIMCLK__) >> 1U)) : \
 221:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****      ((uint64_t)1000000000000U/((__TIMCLK__) >> 2U)))
 222:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
 223:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @}
 224:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 225:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 226:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 227:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /* Exported types ------------------------------------------------------------*/
 228:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #if defined(USE_FULL_LL_DRIVER)
 229:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /** @defgroup TIM_LL_ES_INIT TIM Exported Init structure
 230:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @{
 231:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 232:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 233:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
 234:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  TIM Time Base configuration structure definition.
 235:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 236:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** typedef struct
 237:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
 238:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   uint16_t Prescaler;         /*!< Specifies the prescaler value used to divide the TIM clock.
 239:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                    This parameter can be a number between Min_Data=0x0000 and Max_D
 240:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 241:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                    This feature can be modified afterwards using unitary function @
 242:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 243:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   uint32_t CounterMode;       /*!< Specifies the counter mode.
 244:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                    This parameter can be a value of @ref TIM_LL_EC_COUNTERMODE.
 245:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 246:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                    This feature can be modified afterwards using unitary function @
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 24


 247:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 248:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   uint32_t Autoreload;        /*!< Specifies the auto reload value to be loaded into the active
 249:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                    Auto-Reload Register at the next update event.
 250:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                    This parameter must be a number between Min_Data=0x0000 and Max_
 251:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                    Some timer instances may support 32 bits counters. In that case 
 252:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 253:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                    This feature can be modified afterwards using unitary function @
 254:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 255:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   uint32_t ClockDivision;     /*!< Specifies the clock division.
 256:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                    This parameter can be a value of @ref TIM_LL_EC_CLOCKDIVISION.
 257:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 258:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                    This feature can be modified afterwards using unitary function @
 259:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 260:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   uint8_t RepetitionCounter;  /*!< Specifies the repetition counter value. Each time the RCR downco
 261:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                    reaches zero, an update event is generated and counting restarts
 262:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                    from the RCR value (N).
 263:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                    This means in PWM mode that (N+1) corresponds to:
 264:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                       - the number of PWM periods in edge-aligned mode
 265:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                       - the number of half PWM period in center-aligned mode
 266:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                    This parameter must be a number between 0x00 and 0xFF.
 267:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 268:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                    This feature can be modified afterwards using unitary function @
 269:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** } LL_TIM_InitTypeDef;
 270:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 271:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
 272:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  TIM Output Compare configuration structure definition.
 273:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 274:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** typedef struct
 275:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
 276:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   uint32_t OCMode;        /*!< Specifies the output mode.
 277:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                This parameter can be a value of @ref TIM_LL_EC_OCMODE.
 278:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 279:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                This feature can be modified afterwards using unitary function @ref 
 280:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 281:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   uint32_t OCState;       /*!< Specifies the TIM Output Compare state.
 282:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                This parameter can be a value of @ref TIM_LL_EC_OCSTATE.
 283:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 284:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                This feature can be modified afterwards using unitary functions @ref
 285:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 286:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   uint32_t OCNState;      /*!< Specifies the TIM complementary Output Compare state.
 287:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                This parameter can be a value of @ref TIM_LL_EC_OCSTATE.
 288:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 289:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                This feature can be modified afterwards using unitary functions @ref
 290:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 291:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   uint32_t CompareValue;  /*!< Specifies the Compare value to be loaded into the Capture Compare Re
 292:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                This parameter can be a number between Min_Data=0x0000 and Max_Data=
 293:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 294:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                This feature can be modified afterwards using unitary function LL_TI
 295:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 296:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   uint32_t OCPolarity;    /*!< Specifies the output polarity.
 297:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                This parameter can be a value of @ref TIM_LL_EC_OCPOLARITY.
 298:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 299:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                This feature can be modified afterwards using unitary function @ref 
 300:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 301:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   uint32_t OCNPolarity;   /*!< Specifies the complementary output polarity.
 302:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                This parameter can be a value of @ref TIM_LL_EC_OCPOLARITY.
 303:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 25


 304:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                This feature can be modified afterwards using unitary function @ref 
 305:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 306:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 307:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   uint32_t OCIdleState;   /*!< Specifies the TIM Output Compare pin state during Idle state.
 308:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                This parameter can be a value of @ref TIM_LL_EC_OCIDLESTATE.
 309:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 310:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                This feature can be modified afterwards using unitary function @ref 
 311:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 312:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   uint32_t OCNIdleState;  /*!< Specifies the TIM Output Compare pin state during Idle state.
 313:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                This parameter can be a value of @ref TIM_LL_EC_OCIDLESTATE.
 314:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 315:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                This feature can be modified afterwards using unitary function @ref 
 316:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** } LL_TIM_OC_InitTypeDef;
 317:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 318:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
 319:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  TIM Input Capture configuration structure definition.
 320:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 321:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 322:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** typedef struct
 323:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
 324:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 325:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   uint32_t ICPolarity;    /*!< Specifies the active edge of the input signal.
 326:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                This parameter can be a value of @ref TIM_LL_EC_IC_POLARITY.
 327:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 328:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                This feature can be modified afterwards using unitary function @ref 
 329:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 330:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   uint32_t ICActiveInput; /*!< Specifies the input.
 331:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                This parameter can be a value of @ref TIM_LL_EC_ACTIVEINPUT.
 332:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 333:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                This feature can be modified afterwards using unitary function @ref 
 334:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 335:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   uint32_t ICPrescaler;   /*!< Specifies the Input Capture Prescaler.
 336:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                This parameter can be a value of @ref TIM_LL_EC_ICPSC.
 337:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 338:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                This feature can be modified afterwards using unitary function @ref 
 339:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 340:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   uint32_t ICFilter;      /*!< Specifies the input capture filter.
 341:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                This parameter can be a value of @ref TIM_LL_EC_IC_FILTER.
 342:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 343:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                This feature can be modified afterwards using unitary function @ref 
 344:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** } LL_TIM_IC_InitTypeDef;
 345:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 346:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 347:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
 348:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  TIM Encoder interface configuration structure definition.
 349:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 350:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** typedef struct
 351:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
 352:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   uint32_t EncoderMode;     /*!< Specifies the encoder resolution (x2 or x4).
 353:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                  This parameter can be a value of @ref TIM_LL_EC_ENCODERMODE.
 354:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 355:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                  This feature can be modified afterwards using unitary function @re
 356:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 357:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   uint32_t IC1Polarity;     /*!< Specifies the active edge of TI1 input.
 358:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                  This parameter can be a value of @ref TIM_LL_EC_IC_POLARITY.
 359:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 360:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                  This feature can be modified afterwards using unitary function @re
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 26


 361:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 362:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   uint32_t IC1ActiveInput;  /*!< Specifies the TI1 input source
 363:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                  This parameter can be a value of @ref TIM_LL_EC_ACTIVEINPUT.
 364:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 365:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                  This feature can be modified afterwards using unitary function @re
 366:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 367:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   uint32_t IC1Prescaler;    /*!< Specifies the TI1 input prescaler value.
 368:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                  This parameter can be a value of @ref TIM_LL_EC_ICPSC.
 369:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 370:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                  This feature can be modified afterwards using unitary function @re
 371:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 372:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   uint32_t IC1Filter;       /*!< Specifies the TI1 input filter.
 373:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                  This parameter can be a value of @ref TIM_LL_EC_IC_FILTER.
 374:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 375:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                  This feature can be modified afterwards using unitary function @re
 376:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 377:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   uint32_t IC2Polarity;      /*!< Specifies the active edge of TI2 input.
 378:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                  This parameter can be a value of @ref TIM_LL_EC_IC_POLARITY.
 379:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 380:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                  This feature can be modified afterwards using unitary function @re
 381:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 382:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   uint32_t IC2ActiveInput;  /*!< Specifies the TI2 input source
 383:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                  This parameter can be a value of @ref TIM_LL_EC_ACTIVEINPUT.
 384:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 385:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                  This feature can be modified afterwards using unitary function @re
 386:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 387:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   uint32_t IC2Prescaler;    /*!< Specifies the TI2 input prescaler value.
 388:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                  This parameter can be a value of @ref TIM_LL_EC_ICPSC.
 389:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 390:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                  This feature can be modified afterwards using unitary function @re
 391:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 392:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   uint32_t IC2Filter;       /*!< Specifies the TI2 input filter.
 393:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                  This parameter can be a value of @ref TIM_LL_EC_IC_FILTER.
 394:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 395:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                  This feature can be modified afterwards using unitary function @re
 396:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 397:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** } LL_TIM_ENCODER_InitTypeDef;
 398:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 399:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
 400:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  TIM Hall sensor interface configuration structure definition.
 401:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 402:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** typedef struct
 403:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
 404:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 405:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   uint32_t IC1Polarity;        /*!< Specifies the active edge of TI1 input.
 406:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                     This parameter can be a value of @ref TIM_LL_EC_IC_POLARITY.
 407:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 408:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                     This feature can be modified afterwards using unitary function 
 409:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 410:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   uint32_t IC1Prescaler;       /*!< Specifies the TI1 input prescaler value.
 411:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                     Prescaler must be set to get a maximum counter period longer th
 412:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                     time interval between 2 consecutive changes on the Hall inputs.
 413:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                     This parameter can be a value of @ref TIM_LL_EC_ICPSC.
 414:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 415:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                     This feature can be modified afterwards using unitary function 
 416:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 417:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   uint32_t IC1Filter;          /*!< Specifies the TI1 input filter.
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 27


 418:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                     This parameter can be a value of @ref TIM_LL_EC_IC_FILTER.
 419:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 420:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                     This feature can be modified afterwards using unitary function 
 421:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 422:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   uint32_t CommutationDelay;   /*!< Specifies the compare value to be loaded into the Capture Compa
 423:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                     A positive pulse (TRGO event) is generated with a programmable 
 424:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                     a change occurs on the Hall inputs.
 425:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                     This parameter can be a number between Min_Data = 0x0000 and Ma
 426:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 427:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                     This feature can be modified afterwards using unitary function 
 428:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** } LL_TIM_HALLSENSOR_InitTypeDef;
 429:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 430:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
 431:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  BDTR (Break and Dead Time) structure definition
 432:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 433:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** typedef struct
 434:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
 435:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   uint32_t OSSRState;            /*!< Specifies the Off-State selection used in Run mode.
 436:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                       This parameter can be a value of @ref TIM_LL_EC_OSSR
 437:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 438:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                       This feature can be modified afterwards using unitary functio
 439:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 440:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                       @note This bit-field cannot be modified as long as LOCK level
 441:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 442:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   uint32_t OSSIState;            /*!< Specifies the Off-State used in Idle state.
 443:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                       This parameter can be a value of @ref TIM_LL_EC_OSSI
 444:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 445:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                       This feature can be modified afterwards using unitary functio
 446:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 447:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                       @note This bit-field cannot be modified as long as LOCK level
 448:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 449:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   uint32_t LockLevel;            /*!< Specifies the LOCK level parameters.
 450:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                       This parameter can be a value of @ref TIM_LL_EC_LOCKLEVEL
 451:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 452:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                       @note The LOCK bits can be written only once after the reset.
 453:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                             has been written, their content is frozen until the nex
 454:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 455:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   uint8_t DeadTime;              /*!< Specifies the delay time between the switching-off and the
 456:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                       switching-on of the outputs.
 457:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                       This parameter can be a number between Min_Data = 0x00 and Ma
 458:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 459:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                       This feature can be modified afterwards using unitary functio
 460:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 461:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                       @note This bit-field can not be modified as long as LOCK leve
 462:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 463:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   uint16_t BreakState;           /*!< Specifies whether the TIM Break input is enabled or not.
 464:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                       This parameter can be a value of @ref TIM_LL_EC_BREAK_ENABLE
 465:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 466:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                       This feature can be modified afterwards using unitary functio
 467:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 468:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                       @note This bit-field can not be modified as long as LOCK leve
 469:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 470:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   uint32_t BreakPolarity;        /*!< Specifies the TIM Break Input pin polarity.
 471:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                       This parameter can be a value of @ref TIM_LL_EC_BREAK_POLARIT
 472:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 473:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                       This feature can be modified afterwards using unitary functio
 474:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 28


 475:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                       @note This bit-field can not be modified as long as LOCK leve
 476:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 477:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #if defined(TIM_BDTR_BKF)
 478:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   uint32_t BreakFilter;          /*!< Specifies the TIM Break Filter.
 479:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                       This parameter can be a value of @ref TIM_LL_EC_BREAK_FILTER
 480:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 481:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                       This feature can be modified afterwards using unitary functio
 482:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 483:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                       @note This bit-field can not be modified as long as LOCK leve
 484:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 485:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #endif /* TIM_BDTR_BKF */
 486:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #if defined(TIM_BDTR_BK2E)
 487:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   uint32_t Break2State;          /*!< Specifies whether the TIM Break2 input is enabled or not.
 488:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                       This parameter can be a value of @ref TIM_LL_EC_BREAK2_ENABLE
 489:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 490:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                       This feature can be modified afterwards using unitary functio
 491:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 492:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                       @note This bit-field can not be modified as long as LOCK leve
 493:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 494:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   uint32_t Break2Polarity;        /*!< Specifies the TIM Break2 Input pin polarity.
 495:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                       This parameter can be a value of @ref TIM_LL_EC_BREAK2_POLARI
 496:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 497:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                       This feature can be modified afterwards using unitary functio
 498:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 499:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                       @note This bit-field can not be modified as long as LOCK leve
 500:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 501:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   uint32_t Break2Filter;          /*!< Specifies the TIM Break2 Filter.
 502:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                       This parameter can be a value of @ref TIM_LL_EC_BREAK2_FILTER
 503:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 504:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                       This feature can be modified afterwards using unitary functio
 505:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 506:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                       @note This bit-field can not be modified as long as LOCK leve
 507:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 508:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #endif /* TIM_BDTR_BK2E */
 509:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   uint32_t AutomaticOutput;      /*!< Specifies whether the TIM Automatic Output feature is enabled
 510:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                       This parameter can be a value of @ref TIM_LL_EC_AUTOMATICOUTP
 511:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 512:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                       This feature can be modified afterwards using unitary functio
 513:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 514:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                       @note This bit-field can not be modified as long as LOCK leve
 515:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** } LL_TIM_BDTR_InitTypeDef;
 516:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 517:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
 518:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @}
 519:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 520:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #endif /* USE_FULL_LL_DRIVER */
 521:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 522:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /* Exported constants --------------------------------------------------------*/
 523:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /** @defgroup TIM_LL_Exported_Constants TIM Exported Constants
 524:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @{
 525:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 526:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 527:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /** @defgroup TIM_LL_EC_GET_FLAG Get Flags Defines
 528:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief    Flags defines which can be used with LL_TIM_ReadReg function.
 529:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @{
 530:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 531:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_SR_UIF                          TIM_SR_UIF           /*!< Update interrupt flag */
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 29


 532:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_SR_CC1IF                        TIM_SR_CC1IF         /*!< Capture/compare 1 interrup
 533:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_SR_CC2IF                        TIM_SR_CC2IF         /*!< Capture/compare 2 interrup
 534:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_SR_CC3IF                        TIM_SR_CC3IF         /*!< Capture/compare 3 interrup
 535:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_SR_CC4IF                        TIM_SR_CC4IF         /*!< Capture/compare 4 interrup
 536:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #if defined(TIM_CCMR1_OC1M_3)
 537:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_SR_CC5IF                        TIM_SR_CC5IF         /*!< Capture/compare 5 interrup
 538:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_SR_CC6IF                        TIM_SR_CC6IF         /*!< Capture/compare 6 interrup
 539:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #endif /* TIM_CCMR1_OC1M_3 */
 540:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_SR_COMIF                        TIM_SR_COMIF         /*!< COM interrupt flag */
 541:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_SR_TIF                          TIM_SR_TIF           /*!< Trigger interrupt flag */
 542:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_SR_BIF                          TIM_SR_BIF           /*!< Break interrupt flag */
 543:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_SR_B2IF                         TIM_SR_B2IF          /*!< Second break interrupt fla
 544:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_SR_CC1OF                        TIM_SR_CC1OF         /*!< Capture/Compare 1 overcapt
 545:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_SR_CC2OF                        TIM_SR_CC2OF         /*!< Capture/Compare 2 overcapt
 546:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_SR_CC3OF                        TIM_SR_CC3OF         /*!< Capture/Compare 3 overcapt
 547:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_SR_CC4OF                        TIM_SR_CC4OF         /*!< Capture/Compare 4 overcapt
 548:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
 549:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @}
 550:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 551:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 552:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #if defined(USE_FULL_LL_DRIVER)
 553:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /** @defgroup TIM_LL_EC_BREAK_ENABLE Break Enable
 554:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @{
 555:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 556:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_BREAK_DISABLE            0x00000000U             /*!< Break function disabled */
 557:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_BREAK_ENABLE             TIM_BDTR_BKE            /*!< Break function enabled */
 558:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
 559:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @}
 560:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 561:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #if defined(TIM_BDTR_BK2E)
 562:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 563:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /** @defgroup TIM_LL_EC_BREAK2_ENABLE Break2 Enable
 564:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @{
 565:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 566:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_BREAK2_DISABLE            0x00000000U              /*!< Break2 function disabled */
 567:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_BREAK2_ENABLE             TIM_BDTR_BK2E            /*!< Break2 function enabled */
 568:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
 569:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @}
 570:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 571:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #endif /* TIM_BDTR_BK2E */
 572:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 573:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /** @defgroup TIM_LL_EC_AUTOMATICOUTPUT_ENABLE Automatic output enable
 574:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @{
 575:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 576:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_AUTOMATICOUTPUT_DISABLE         0x00000000U             /*!< MOE can be set only by 
 577:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_AUTOMATICOUTPUT_ENABLE          TIM_BDTR_AOE            /*!< MOE can be set by softw
 578:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
 579:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @}
 580:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 581:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #endif /* USE_FULL_LL_DRIVER */
 582:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 583:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /** @defgroup TIM_LL_EC_IT IT Defines
 584:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief    IT defines which can be used with LL_TIM_ReadReg and  LL_TIM_WriteReg functions.
 585:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @{
 586:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 587:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_DIER_UIE                        TIM_DIER_UIE         /*!< Update interrupt enable */
 588:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_DIER_CC1IE                      TIM_DIER_CC1IE       /*!< Capture/compare 1 interrup
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 30


 589:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_DIER_CC2IE                      TIM_DIER_CC2IE       /*!< Capture/compare 2 interrup
 590:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_DIER_CC3IE                      TIM_DIER_CC3IE       /*!< Capture/compare 3 interrup
 591:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_DIER_CC4IE                      TIM_DIER_CC4IE       /*!< Capture/compare 4 interrup
 592:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_DIER_COMIE                      TIM_DIER_COMIE       /*!< COM interrupt enable */
 593:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_DIER_TIE                        TIM_DIER_TIE         /*!< Trigger interrupt enable *
 594:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_DIER_BIE                        TIM_DIER_BIE         /*!< Break interrupt enable */
 595:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
 596:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @}
 597:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 598:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 599:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /** @defgroup TIM_LL_EC_UPDATESOURCE Update Source
 600:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @{
 601:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 602:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_UPDATESOURCE_REGULAR            0x00000000U          /*!< Counter overflow/underflow
 603:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_UPDATESOURCE_COUNTER            TIM_CR1_URS          /*!< Only counter overflow/unde
 604:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
 605:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @}
 606:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 607:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 608:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /** @defgroup TIM_LL_EC_ONEPULSEMODE One Pulse Mode
 609:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @{
 610:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 611:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_ONEPULSEMODE_SINGLE             TIM_CR1_OPM          /*!< Counter is not stopped at 
 612:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_ONEPULSEMODE_REPETITIVE         0x00000000U          /*!< Counter stops counting at 
 613:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
 614:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @}
 615:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 616:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 617:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /** @defgroup TIM_LL_EC_COUNTERMODE Counter Mode
 618:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @{
 619:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 620:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_COUNTERMODE_UP                  0x00000000U          /*!<Counter used as upcounter *
 621:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_COUNTERMODE_DOWN                TIM_CR1_DIR          /*!< Counter used as downcounte
 622:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_COUNTERMODE_CENTER_UP           TIM_CR1_CMS_0        /*!< The counter counts up and 
 623:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_COUNTERMODE_CENTER_DOWN         TIM_CR1_CMS_1        /*!<The counter counts up and d
 624:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_COUNTERMODE_CENTER_UP_DOWN      TIM_CR1_CMS          /*!< The counter counts up and 
 625:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
 626:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @}
 627:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 628:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 629:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /** @defgroup TIM_LL_EC_CLOCKDIVISION Clock Division
 630:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @{
 631:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 632:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_CLOCKDIVISION_DIV1              0x00000000U          /*!< tDTS=tCK_INT */
 633:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_CLOCKDIVISION_DIV2              TIM_CR1_CKD_0        /*!< tDTS=2*tCK_INT */
 634:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_CLOCKDIVISION_DIV4              TIM_CR1_CKD_1        /*!< tDTS=4*tCK_INT */
 635:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
 636:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @}
 637:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 638:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 639:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /** @defgroup TIM_LL_EC_COUNTERDIRECTION Counter Direction
 640:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @{
 641:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 642:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_COUNTERDIRECTION_UP             0x00000000U          /*!< Timer counter counts up */
 643:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_COUNTERDIRECTION_DOWN           TIM_CR1_DIR          /*!< Timer counter counts down 
 644:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
 645:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @}
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 31


 646:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 647:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 648:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /** @defgroup TIM_LL_EC_CCUPDATESOURCE Capture Compare  Update Source
 649:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @{
 650:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 651:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_CCUPDATESOURCE_COMG_ONLY        0x00000000U          /*!< Capture/compare control bi
 652:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_CCUPDATESOURCE_COMG_AND_TRGI    TIM_CR2_CCUS         /*!< Capture/compare control bi
 653:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
 654:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @}
 655:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 656:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 657:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /** @defgroup TIM_LL_EC_CCDMAREQUEST Capture Compare DMA Request
 658:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @{
 659:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 660:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_CCDMAREQUEST_CC                 0x00000000U          /*!< CCx DMA request sent when 
 661:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_CCDMAREQUEST_UPDATE             TIM_CR2_CCDS         /*!< CCx DMA requests sent when
 662:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
 663:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @}
 664:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 665:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 666:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /** @defgroup TIM_LL_EC_LOCKLEVEL Lock Level
 667:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @{
 668:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 669:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_LOCKLEVEL_OFF                   0x00000000U          /*!< LOCK OFF - No bit is write
 670:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_LOCKLEVEL_1                     TIM_BDTR_LOCK_0      /*!< LOCK Level 1 */
 671:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_LOCKLEVEL_2                     TIM_BDTR_LOCK_1      /*!< LOCK Level 2 */
 672:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_LOCKLEVEL_3                     TIM_BDTR_LOCK        /*!< LOCK Level 3 */
 673:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
 674:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @}
 675:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 676:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 677:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /** @defgroup TIM_LL_EC_CHANNEL Channel
 678:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @{
 679:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 680:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #if defined(TIM_CCMR1_OC1M_3)
 681:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_CHANNEL_CH1                     TIM_CCER_CC1E     /*!< Timer input/output channel 1 
 682:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_CHANNEL_CH1N                    TIM_CCER_CC1NE    /*!< Timer complementary output ch
 683:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_CHANNEL_CH2                     TIM_CCER_CC2E     /*!< Timer input/output channel 2 
 684:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_CHANNEL_CH2N                    TIM_CCER_CC2NE    /*!< Timer complementary output ch
 685:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_CHANNEL_CH3                     TIM_CCER_CC3E     /*!< Timer input/output channel 3 
 686:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_CHANNEL_CH3N                    TIM_CCER_CC3NE    /*!< Timer complementary output ch
 687:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_CHANNEL_CH4                     TIM_CCER_CC4E     /*!< Timer input/output channel 4 
 688:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_CHANNEL_CH5                     TIM_CCER_CC5E     /*!< Timer output channel 5 */
 689:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_CHANNEL_CH6                     TIM_CCER_CC6E     /*!< Timer output channel 6 */
 690:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #else
 691:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_CHANNEL_CH1                     TIM_CCER_CC1E     /*!< Timer input/output channel 1 
 692:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_CHANNEL_CH1N                    TIM_CCER_CC1NE    /*!< Timer complementary output ch
 693:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_CHANNEL_CH2                     TIM_CCER_CC2E     /*!< Timer input/output channel 2 
 694:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_CHANNEL_CH2N                    TIM_CCER_CC2NE    /*!< Timer complementary output ch
 695:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_CHANNEL_CH3                     TIM_CCER_CC3E     /*!< Timer input/output channel 3 
 696:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_CHANNEL_CH3N                    TIM_CCER_CC3NE    /*!< Timer complementary output ch
 697:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_CHANNEL_CH4                     TIM_CCER_CC4E     /*!< Timer input/output channel 4 
 698:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #endif
 699:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
 700:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @}
 701:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 702:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 32


 703:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #if defined(USE_FULL_LL_DRIVER)
 704:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /** @defgroup TIM_LL_EC_OCSTATE Output Configuration State
 705:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @{
 706:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 707:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_OCSTATE_DISABLE                 0x00000000U             /*!< OCx is not active */
 708:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_OCSTATE_ENABLE                  TIM_CCER_CC1E           /*!< OCx signal is output on
 709:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
 710:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @}
 711:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 712:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #endif /* USE_FULL_LL_DRIVER */
 713:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 714:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /** @defgroup TIM_LL_EC_OCMODE Output Configuration Mode
 715:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @{
 716:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 717:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_OCMODE_FROZEN                   0x00000000U                                         
 718:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_OCMODE_ACTIVE                   TIM_CCMR1_OC1M_0                                    
 719:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_OCMODE_INACTIVE                 TIM_CCMR1_OC1M_1                                    
 720:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_OCMODE_TOGGLE                   (TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1M_0)               
 721:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_OCMODE_FORCED_INACTIVE          TIM_CCMR1_OC1M_2                                    
 722:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_OCMODE_FORCED_ACTIVE            (TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1M_0)               
 723:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_OCMODE_PWM1                     (TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1M_1)               
 724:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_OCMODE_PWM2                     (TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1
 725:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #if defined(TIM_CCMR1_OC1M_3)
 726:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_OCMODE_RETRIG_OPM1              TIM_CCMR1_OC1M_3                                    
 727:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_OCMODE_RETRIG_OPM2              (TIM_CCMR1_OC1M_3 | TIM_CCMR1_OC1M_0)               
 728:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #endif
 729:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #if defined(TIM_CCMR1_OC1M_3)
 730:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_OCMODE_COMBINED_PWM1            (TIM_CCMR1_OC1M_3 | TIM_CCMR1_OC1M_2)               
 731:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_OCMODE_COMBINED_PWM2            (TIM_CCMR1_OC1M_3 | TIM_CCMR1_OC1M_0 | TIM_CCMR1_OC1
 732:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #endif
 733:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #if defined(TIM_CCMR1_OC1M_3)
 734:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_OCMODE_ASSYMETRIC_PWM1          (TIM_CCMR1_OC1M_3 | TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1
 735:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_OCMODE_ASSYMETRIC_PWM2          (TIM_CCMR1_OC1M_3 | TIM_CCMR1_OC1M)                 
 736:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #endif
 737:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
 738:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @}
 739:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 740:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 741:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /** @defgroup TIM_LL_EC_OCPOLARITY Output Configuration Polarity
 742:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @{
 743:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 744:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_OCPOLARITY_HIGH                 0x00000000U                 /*!< OCxactive high*/
 745:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_OCPOLARITY_LOW                  TIM_CCER_CC1P               /*!< OCxactive low*/
 746:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
 747:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @}
 748:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 749:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 750:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /** @defgroup TIM_LL_EC_OCIDLESTATE Output Configuration Idle State
 751:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @{
 752:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 753:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_OCIDLESTATE_LOW                 0x00000000U             /*!<OCx=0 (after a dead-time
 754:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_OCIDLESTATE_HIGH                TIM_CR2_OIS1            /*!<OCx=1 (after a dead-time
 755:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
 756:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @}
 757:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 758:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 759:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #if defined(TIM_CCR5_CCR5)
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 33


 760:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /** @defgroup TIM_LL_EC_GROUPCH5 GROUPCH5
 761:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @{
 762:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 763:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_GROUPCH5_NONE                   0x00000000U           /*!< No effect of OC5REF on OC
 764:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_GROUPCH5_OC1REFC                TIM_CCR5_GC5C1        /*!< OC1REFC is the logical AN
 765:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_GROUPCH5_OC2REFC                TIM_CCR5_GC5C2        /*!< OC2REFC is the logical AN
 766:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_GROUPCH5_OC3REFC                TIM_CCR5_GC5C3        /*!< OC3REFC is the logical AN
 767:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
 768:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @}
 769:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 770:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #endif /* TIM_CCR5_CCR5 */
 771:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 772:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /** @defgroup TIM_LL_EC_ACTIVEINPUT Active Input Selection
 773:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @{
 774:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 775:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_ACTIVEINPUT_DIRECTTI            (TIM_CCMR1_CC1S_0 << 16U) /*!< ICx is mapped on TIx 
 776:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_ACTIVEINPUT_INDIRECTTI          (TIM_CCMR1_CC1S_1 << 16U) /*!< ICx is mapped on TIy 
 777:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_ACTIVEINPUT_TRC                 (TIM_CCMR1_CC1S << 16U)   /*!< ICx is mapped on TRC 
 778:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
 779:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @}
 780:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 781:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 782:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /** @defgroup TIM_LL_EC_ICPSC Input Configuration Prescaler
 783:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @{
 784:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 785:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_ICPSC_DIV1                      0x00000000U                              /*!< No pre
 786:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_ICPSC_DIV2                      (TIM_CCMR1_IC1PSC_0 << 16U)    /*!< Capture is done 
 787:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_ICPSC_DIV4                      (TIM_CCMR1_IC1PSC_1 << 16U)    /*!< Capture is done 
 788:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_ICPSC_DIV8                      (TIM_CCMR1_IC1PSC << 16U)      /*!< Capture is done 
 789:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
 790:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @}
 791:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 792:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 793:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /** @defgroup TIM_LL_EC_IC_FILTER Input Configuration Filter
 794:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @{
 795:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 796:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV1                 0x00000000U                                         
 797:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV1_N2              (TIM_CCMR1_IC1F_0 << 16U)                           
 798:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV1_N4              (TIM_CCMR1_IC1F_1 << 16U)                           
 799:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV1_N8              ((TIM_CCMR1_IC1F_1 | TIM_CCMR1_IC1F_0) << 16U)      
 800:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV2_N6              (TIM_CCMR1_IC1F_2 << 16U)                           
 801:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV2_N8              ((TIM_CCMR1_IC1F_2 | TIM_CCMR1_IC1F_0) << 16U)      
 802:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV4_N6              ((TIM_CCMR1_IC1F_2 | TIM_CCMR1_IC1F_1) << 16U)      
 803:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV4_N8              ((TIM_CCMR1_IC1F_2 | TIM_CCMR1_IC1F_1 | TIM_CCMR1_IC
 804:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV8_N6              (TIM_CCMR1_IC1F_3 << 16U)                           
 805:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV8_N8              ((TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC1F_0) << 16U)      
 806:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV16_N5             ((TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC1F_1) << 16U)      
 807:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV16_N6             ((TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC1F_1 | TIM_CCMR1_IC
 808:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV16_N8             ((TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC1F_2) << 16U)      
 809:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV32_N5             ((TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC1F_2 | TIM_CCMR1_IC
 810:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV32_N6             ((TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC1F_2 | TIM_CCMR1_IC
 811:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV32_N8             (TIM_CCMR1_IC1F << 16U)                             
 812:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
 813:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @}
 814:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 815:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 816:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /** @defgroup TIM_LL_EC_IC_POLARITY Input Configuration Polarity
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 34


 817:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @{
 818:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 819:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_IC_POLARITY_RISING              0x00000000U                      /*!< The circuit is
 820:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_IC_POLARITY_FALLING             TIM_CCER_CC1P                    /*!< The circuit is
 821:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_IC_POLARITY_BOTHEDGE            (TIM_CCER_CC1P | TIM_CCER_CC1NP) /*!< The circuit is
 822:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
 823:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @}
 824:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 825:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 826:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /** @defgroup TIM_LL_EC_CLOCKSOURCE Clock Source
 827:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @{
 828:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 829:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_CLOCKSOURCE_INTERNAL            0x00000000U                                         
 830:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_CLOCKSOURCE_EXT_MODE1           (TIM_SMCR_SMS_2 | TIM_SMCR_SMS_1 | TIM_SMCR_SMS_0)  
 831:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_CLOCKSOURCE_EXT_MODE2           TIM_SMCR_ECE                                        
 832:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
 833:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @}
 834:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 835:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 836:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /** @defgroup TIM_LL_EC_ENCODERMODE Encoder Mode
 837:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @{
 838:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 839:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_ENCODERMODE_X2_TI1              TIM_SMCR_SMS_0                    /*!< Encoder mode 
 840:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_ENCODERMODE_X2_TI2              TIM_SMCR_SMS_1                    /*!< Encoder mode 
 841:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_ENCODERMODE_X4_TI12             (TIM_SMCR_SMS_1 | TIM_SMCR_SMS_0) /*!< Encoder mode 
 842:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
 843:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @}
 844:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 845:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 846:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TRGO Trigger Output
 847:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @{
 848:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 849:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_TRGO_RESET                      0x00000000U                                     /*!<
 850:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_TRGO_ENABLE                     TIM_CR2_MMS_0                                   /*!<
 851:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_TRGO_UPDATE                     TIM_CR2_MMS_1                                   /*!<
 852:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_TRGO_CC1IF                      (TIM_CR2_MMS_1 | TIM_CR2_MMS_0)                 /*!<
 853:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_TRGO_OC1REF                     TIM_CR2_MMS_2                                   /*!<
 854:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_TRGO_OC2REF                     (TIM_CR2_MMS_2 | TIM_CR2_MMS_0)                 /*!<
 855:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_TRGO_OC3REF                     (TIM_CR2_MMS_2 | TIM_CR2_MMS_1)                 /*!<
 856:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_TRGO_OC4REF                     (TIM_CR2_MMS_2 | TIM_CR2_MMS_1 | TIM_CR2_MMS_0) /*!<
 857:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
 858:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @}
 859:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 860:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 861:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #if   defined(TIM_CR2_MMS2)
 862:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TRGO2 Trigger Output 2
 863:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @{
 864:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 865:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_TRGO2_RESET                     0x00000000U                                         
 866:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_TRGO2_ENABLE                    TIM_CR2_MMS2_0                                      
 867:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_TRGO2_UPDATE                    TIM_CR2_MMS2_1                                      
 868:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_TRGO2_CC1F                      (TIM_CR2_MMS2_1 | TIM_CR2_MMS2_0)                   
 869:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_TRGO2_OC1                       TIM_CR2_MMS2_2                                      
 870:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_TRGO2_OC2                       (TIM_CR2_MMS2_2 | TIM_CR2_MMS2_0)                   
 871:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_TRGO2_OC3                       (TIM_CR2_MMS2_2 | TIM_CR2_MMS2_1)                   
 872:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_TRGO2_OC4                       (TIM_CR2_MMS2_2 | TIM_CR2_MMS2_1 | TIM_CR2_MMS2_0)  
 873:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_TRGO2_OC5                       TIM_CR2_MMS2_3                                      
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 35


 874:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_TRGO2_OC6                       (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_0)                   
 875:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_TRGO2_OC4_RISINGFALLING         (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_1)                   
 876:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_TRGO2_OC6_RISINGFALLING         (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_1 | TIM_CR2_MMS2_0)  
 877:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_TRGO2_OC4_RISING_OC6_RISING     (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_2)                   
 878:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_TRGO2_OC4_RISING_OC6_FALLING    (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_2 | TIM_CR2_MMS2_0)  
 879:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_TRGO2_OC5_RISING_OC6_RISING     (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_2 |TIM_CR2_MMS2_1)   
 880:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_TRGO2_OC5_RISING_OC6_FALLING    (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_2 | TIM_CR2_MMS2_1 | 
 881:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
 882:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @}
 883:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 884:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #endif /* TIM_CR2_MMS2 */
 885:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 886:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /** @defgroup TIM_LL_EC_SLAVEMODE Slave Mode
 887:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @{
 888:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 889:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_SLAVEMODE_DISABLED              0x00000000U                         /*!< Slave mode 
 890:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_SLAVEMODE_RESET                 TIM_SMCR_SMS_2                      /*!< Reset Mode 
 891:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_SLAVEMODE_GATED                 (TIM_SMCR_SMS_2 | TIM_SMCR_SMS_0)   /*!< Gated Mode 
 892:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_SLAVEMODE_TRIGGER               (TIM_SMCR_SMS_2 | TIM_SMCR_SMS_1)   /*!< Trigger Mod
 893:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #if  defined (TIM_SMCR_SMS_3)
 894:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_SLAVEMODE_COMBINED_RESETTRIGGER TIM_SMCR_SMS_3                      /*!< Combined re
 895:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #endif /* TIM_SMCR_SMS_3 */
 896:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
 897:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @}
 898:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 899:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 900:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TS Trigger Selection
 901:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @{
 902:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 903:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_TS_ITR0                         0x00000000U                                      /*!
 904:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_TS_ITR1                         TIM_SMCR_TS_0                                    /*!
 905:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_TS_ITR2                         TIM_SMCR_TS_1                                    /*!
 906:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_TS_ITR3                         (TIM_SMCR_TS_0 | TIM_SMCR_TS_1)                  /*!
 907:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_TS_TI1F_ED                      TIM_SMCR_TS_2                                    /*!
 908:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_TS_TI1FP1                       (TIM_SMCR_TS_2 | TIM_SMCR_TS_0)                  /*!
 909:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_TS_TI2FP2                       (TIM_SMCR_TS_2 | TIM_SMCR_TS_1)                  /*!
 910:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_TS_ETRF                         (TIM_SMCR_TS_2 | TIM_SMCR_TS_1 | TIM_SMCR_TS_0)  /*!
 911:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
 912:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @}
 913:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 914:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 915:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /** @defgroup TIM_LL_EC_ETR_POLARITY External Trigger Polarity
 916:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @{
 917:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 918:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_ETR_POLARITY_NONINVERTED        0x00000000U             /*!< ETR is non-inverted, ac
 919:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_ETR_POLARITY_INVERTED           TIM_SMCR_ETP            /*!< ETR is inverted, active
 920:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
 921:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @}
 922:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 923:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 924:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /** @defgroup TIM_LL_EC_ETR_PRESCALER External Trigger Prescaler
 925:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @{
 926:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 927:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_ETR_PRESCALER_DIV1              0x00000000U             /*!< ETR prescaler OFF */
 928:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_ETR_PRESCALER_DIV2              TIM_SMCR_ETPS_0         /*!< ETR frequency is divide
 929:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_ETR_PRESCALER_DIV4              TIM_SMCR_ETPS_1         /*!< ETR frequency is divide
 930:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_ETR_PRESCALER_DIV8              TIM_SMCR_ETPS           /*!< ETR frequency is divide
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 36


 931:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
 932:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @}
 933:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 934:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 935:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /** @defgroup TIM_LL_EC_ETR_FILTER External Trigger Filter
 936:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @{
 937:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 938:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV1                0x00000000U                                         
 939:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV1_N2             TIM_SMCR_ETF_0                                      
 940:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV1_N4             TIM_SMCR_ETF_1                                      
 941:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV1_N8             (TIM_SMCR_ETF_1 | TIM_SMCR_ETF_0)                   
 942:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV2_N6             TIM_SMCR_ETF_2                                      
 943:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV2_N8             (TIM_SMCR_ETF_2 | TIM_SMCR_ETF_0)                   
 944:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV4_N6             (TIM_SMCR_ETF_2 | TIM_SMCR_ETF_1)                   
 945:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV4_N8             (TIM_SMCR_ETF_2 | TIM_SMCR_ETF_1 | TIM_SMCR_ETF_0)  
 946:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV8_N6             TIM_SMCR_ETF_3                                      
 947:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV8_N8             (TIM_SMCR_ETF_3 | TIM_SMCR_ETF_0)                   
 948:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV16_N5            (TIM_SMCR_ETF_3 | TIM_SMCR_ETF_1)                   
 949:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV16_N6            (TIM_SMCR_ETF_3 | TIM_SMCR_ETF_1 | TIM_SMCR_ETF_0)  
 950:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV16_N8            (TIM_SMCR_ETF_3 | TIM_SMCR_ETF_2)                   
 951:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV32_N5            (TIM_SMCR_ETF_3 | TIM_SMCR_ETF_2 | TIM_SMCR_ETF_0)  
 952:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV32_N6            (TIM_SMCR_ETF_3 | TIM_SMCR_ETF_2 | TIM_SMCR_ETF_1)  
 953:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV32_N8            TIM_SMCR_ETF                                        
 954:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
 955:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @}
 956:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 957:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 958:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 959:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /** @defgroup TIM_LL_EC_BREAK_POLARITY break polarity
 960:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @{
 961:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 962:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_BREAK_POLARITY_LOW              0x00000000U               /*!< Break input BRK is ac
 963:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_BREAK_POLARITY_HIGH             TIM_BDTR_BKP              /*!< Break input BRK is ac
 964:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
 965:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @}
 966:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 967:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 968:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #if defined(TIM_BDTR_BKF)
 969:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /** @defgroup TIM_LL_EC_BREAK_FILTER break filter
 970:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @{
 971:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 972:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_BREAK_FILTER_FDIV1              0x00000000U   /*!< No filter, BRK acts asynchronousl
 973:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_BREAK_FILTER_FDIV1_N2           0x00010000U   /*!< fSAMPLING=fCK_INT, N=2 */
 974:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_BREAK_FILTER_FDIV1_N4           0x00020000U   /*!< fSAMPLING=fCK_INT, N=4 */
 975:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_BREAK_FILTER_FDIV1_N8           0x00030000U   /*!< fSAMPLING=fCK_INT, N=8 */
 976:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_BREAK_FILTER_FDIV2_N6           0x00040000U   /*!< fSAMPLING=fDTS/2, N=6 */
 977:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_BREAK_FILTER_FDIV2_N8           0x00050000U   /*!< fSAMPLING=fDTS/2, N=8 */
 978:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_BREAK_FILTER_FDIV4_N6           0x00060000U   /*!< fSAMPLING=fDTS/4, N=6 */
 979:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_BREAK_FILTER_FDIV4_N8           0x00070000U   /*!< fSAMPLING=fDTS/4, N=8 */
 980:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_BREAK_FILTER_FDIV8_N6           0x00080000U   /*!< fSAMPLING=fDTS/8, N=6 */
 981:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_BREAK_FILTER_FDIV8_N8           0x00090000U   /*!< fSAMPLING=fDTS/8, N=8 */
 982:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_BREAK_FILTER_FDIV16_N5          0x000A0000U   /*!< fSAMPLING=fDTS/16, N=5 */
 983:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_BREAK_FILTER_FDIV16_N6          0x000B0000U   /*!< fSAMPLING=fDTS/16, N=6 */
 984:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_BREAK_FILTER_FDIV16_N8          0x000C0000U   /*!< fSAMPLING=fDTS/16, N=8 */
 985:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_BREAK_FILTER_FDIV32_N5          0x000D0000U   /*!< fSAMPLING=fDTS/32, N=5 */
 986:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_BREAK_FILTER_FDIV32_N6          0x000E0000U   /*!< fSAMPLING=fDTS/32, N=6 */
 987:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_BREAK_FILTER_FDIV32_N8          0x000F0000U   /*!< fSAMPLING=fDTS/32, N=8 */
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 37


 988:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
 989:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @}
 990:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 991:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #endif /* TIM_BDTR_BKF */
 992:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 993:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #if defined(TIM_BDTR_BK2P)
 994:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /** @defgroup TIM_LL_EC_BREAK2_POLARITY BREAK2 POLARITY
 995:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @{
 996:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
 997:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_BREAK2_POLARITY_LOW             0x00000000U             /*!< Break input BRK2 is act
 998:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_BREAK2_POLARITY_HIGH            TIM_BDTR_BK2P           /*!< Break input BRK2 is act
 999:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
1000:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @}
1001:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1002:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #endif /* TIM_BDTR_BK2P */
1003:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
1004:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #if defined(TIM_BDTR_BK2F)
1005:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /** @defgroup TIM_LL_EC_BREAK2_FILTER BREAK2 FILTER
1006:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @{
1007:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1008:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_BREAK2_FILTER_FDIV1             0x00000000U   /*!< No filter, BRK acts asynchronousl
1009:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_BREAK2_FILTER_FDIV1_N2          0x00100000U   /*!< fSAMPLING=fCK_INT, N=2 */
1010:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_BREAK2_FILTER_FDIV1_N4          0x00200000U   /*!< fSAMPLING=fCK_INT, N=4 */
1011:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_BREAK2_FILTER_FDIV1_N8          0x00300000U   /*!< fSAMPLING=fCK_INT, N=8 */
1012:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_BREAK2_FILTER_FDIV2_N6          0x00400000U   /*!< fSAMPLING=fDTS/2, N=6 */
1013:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_BREAK2_FILTER_FDIV2_N8          0x00500000U   /*!< fSAMPLING=fDTS/2, N=8 */
1014:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_BREAK2_FILTER_FDIV4_N6          0x00600000U   /*!< fSAMPLING=fDTS/4, N=6 */
1015:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_BREAK2_FILTER_FDIV4_N8          0x00700000U   /*!< fSAMPLING=fDTS/4, N=8 */
1016:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_BREAK2_FILTER_FDIV8_N6          0x00800000U   /*!< fSAMPLING=fDTS/8, N=6 */
1017:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_BREAK2_FILTER_FDIV8_N8          0x00900000U   /*!< fSAMPLING=fDTS/8, N=8 */
1018:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_BREAK2_FILTER_FDIV16_N5         0x00A00000U   /*!< fSAMPLING=fDTS/16, N=5 */
1019:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_BREAK2_FILTER_FDIV16_N6         0x00B00000U   /*!< fSAMPLING=fDTS/16, N=6 */
1020:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_BREAK2_FILTER_FDIV16_N8         0x00C00000U   /*!< fSAMPLING=fDTS/16, N=8 */
1021:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_BREAK2_FILTER_FDIV32_N5         0x00D00000U   /*!< fSAMPLING=fDTS/32, N=5 */
1022:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_BREAK2_FILTER_FDIV32_N6         0x00E00000U   /*!< fSAMPLING=fDTS/32, N=6 */
1023:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_BREAK2_FILTER_FDIV32_N8         0x00F00000U   /*!< fSAMPLING=fDTS/32, N=8 */
1024:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
1025:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @}
1026:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1027:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #endif /* TIM_BDTR_BK2F */
1028:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
1029:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /** @defgroup TIM_LL_EC_OSSI OSSI
1030:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @{
1031:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1032:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_OSSI_DISABLE                    0x00000000U             /*!< When inactive, OCx/OCxN
1033:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_OSSI_ENABLE                     TIM_BDTR_OSSI           /*!< When inactive, OxC/OCxN
1034:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
1035:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @}
1036:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1037:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
1038:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /** @defgroup TIM_LL_EC_OSSR OSSR
1039:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @{
1040:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1041:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_OSSR_DISABLE                    0x00000000U             /*!< When inactive, OCx/OCxN
1042:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_OSSR_ENABLE                     TIM_BDTR_OSSR           /*!< When inactive, OC/OCN o
1043:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
1044:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @}
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 38


1045:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1046:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
1047:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
1048:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /** @defgroup TIM_LL_EC_DMABURST_BASEADDR DMA Burst Base Address
1049:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @{
1050:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1051:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_CR1           0x00000000U                                         
1052:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_CR2           TIM_DCR_DBA_0                                       
1053:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_SMCR          TIM_DCR_DBA_1                                       
1054:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_DIER          (TIM_DCR_DBA_1 |  TIM_DCR_DBA_0)                    
1055:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_SR            TIM_DCR_DBA_2                                       
1056:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_EGR           (TIM_DCR_DBA_2 | TIM_DCR_DBA_0)                     
1057:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_CCMR1         (TIM_DCR_DBA_2 | TIM_DCR_DBA_1)                     
1058:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_CCMR2         (TIM_DCR_DBA_2 | TIM_DCR_DBA_1 | TIM_DCR_DBA_0)     
1059:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_CCER          TIM_DCR_DBA_3                                       
1060:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_CNT           (TIM_DCR_DBA_3 | TIM_DCR_DBA_0)                     
1061:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_PSC           (TIM_DCR_DBA_3 | TIM_DCR_DBA_1)                     
1062:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_ARR           (TIM_DCR_DBA_3 | TIM_DCR_DBA_1 | TIM_DCR_DBA_0)     
1063:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_RCR           (TIM_DCR_DBA_3 | TIM_DCR_DBA_2)                     
1064:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_CCR1          (TIM_DCR_DBA_3 | TIM_DCR_DBA_2 | TIM_DCR_DBA_0)     
1065:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_CCR2          (TIM_DCR_DBA_3 | TIM_DCR_DBA_2 | TIM_DCR_DBA_1)     
1066:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_CCR3          (TIM_DCR_DBA_3 | TIM_DCR_DBA_2 | TIM_DCR_DBA_1 | TIM
1067:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_CCR4          TIM_DCR_DBA_4                                       
1068:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_BDTR          (TIM_DCR_DBA_4 | TIM_DCR_DBA_0)                     
1069:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_CCMR3         (TIM_DCR_DBA_4 | TIM_DCR_DBA_1)                     
1070:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #if defined(TIM_CCR6_CCR6)
1071:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_CCR5          (TIM_DCR_DBA_4 | TIM_DCR_DBA_1 | TIM_DCR_DBA_0)     
1072:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_CCR6          (TIM_DCR_DBA_4 | TIM_DCR_DBA_2)                     
1073:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #endif /* TIM_CCR6_CCR6 */
1074:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_OR            (TIM_DCR_DBA_4 | TIM_DCR_DBA_2 | TIM_DCR_DBA_0)     
1075:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
1076:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @}
1077:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1078:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
1079:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /** @defgroup TIM_LL_EC_DMABURST_LENGTH DMA Burst Length
1080:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @{
1081:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1082:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_1TRANSFER       0x00000000U                                         
1083:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_2TRANSFERS      TIM_DCR_DBL_0                                       
1084:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_3TRANSFERS      TIM_DCR_DBL_1                                       
1085:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_4TRANSFERS      (TIM_DCR_DBL_1 |  TIM_DCR_DBL_0)                    
1086:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_5TRANSFERS      TIM_DCR_DBL_2                                       
1087:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_6TRANSFERS      (TIM_DCR_DBL_2 | TIM_DCR_DBL_0)                     
1088:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_7TRANSFERS      (TIM_DCR_DBL_2 | TIM_DCR_DBL_1)                     
1089:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_8TRANSFERS      (TIM_DCR_DBL_2 | TIM_DCR_DBL_1 | TIM_DCR_DBL_0)     
1090:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_9TRANSFERS      TIM_DCR_DBL_3                                       
1091:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_10TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_0)                     
1092:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_11TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_1)                     
1093:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_12TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_1 | TIM_DCR_DBL_0)     
1094:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_13TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_2)                     
1095:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_14TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_2 | TIM_DCR_DBL_0)     
1096:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_15TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_2 | TIM_DCR_DBL_1)     
1097:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_16TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_2 | TIM_DCR_DBL_1 | TIM
1098:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_17TRANSFERS     TIM_DCR_DBL_4                                       
1099:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_18TRANSFERS     (TIM_DCR_DBL_4 |  TIM_DCR_DBL_0)                    
1100:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
1101:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @}
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 39


1102:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1103:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
1104:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #if defined(TIM1)
1105:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TIM1_ETR_ADC1_RMP  TIM1 External Trigger ADC1 Remap
1106:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @{
1107:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1108:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_TIM1_ETR_ADC1_RMP_NC   TIM1_OR_RMP_MASK                                            /
1109:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_TIM1_ETR_ADC1_RMP_AWD1 (TIM1_OR_ETR_RMP_0 | TIM1_OR_RMP_MASK)                      /
1110:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_TIM1_ETR_ADC1_RMP_AWD2 (TIM1_OR_ETR_RMP_1 | TIM1_OR_RMP_MASK)                      /
1111:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_TIM1_ETR_ADC1_RMP_AWD3 (TIM1_OR_ETR_RMP_0 | TIM1_OR_ETR_RMP_1| TIM1_OR_RMP_MASK)   /
1112:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
1113:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @}
1114:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1115:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #if defined(ADC4)
1116:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TIM1_ETR_ADC4_RMP  TIM1 External Trigger ADC4 Remap
1117:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @{
1118:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1119:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_TIM1_ETR_ADC4_RMP_NC   TIM1_OR_RMP_MASK                                             
1120:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_TIM1_ETR_ADC4_RMP_AWD1 (TIM1_OR_ETR_RMP_2 | TIM1_OR_RMP_MASK)                       
1121:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_TIM1_ETR_ADC4_RMP_AWD2 (TIM1_OR_ETR_RMP_3 | TIM1_OR_RMP_MASK)                       
1122:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_TIM1_ETR_ADC4_RMP_AWD3 (TIM1_OR_ETR_RMP_3 | TIM1_OR_ETR_RMP_2 | TIM1_OR_RMP_MASK)   
1123:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
1124:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @}
1125:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1126:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #else
1127:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TIM1_ETR_ADC2_RMP  TIM1 External Trigger ADC3 Remap
1128:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @{
1129:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1130:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_TIM1_ETR_ADC2_RMP_NC   TIM1_OR_RMP_MASK                                             
1131:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_TIM1_ETR_ADC2_RMP_AWD1 (TIM1_OR_ETR_RMP_2 | TIM1_OR_RMP_MASK)                       
1132:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_TIM1_ETR_ADC2_RMP_AWD2 (TIM1_OR_ETR_RMP_3 | TIM1_OR_RMP_MASK)                       
1133:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_TIM1_ETR_ADC2_RMP_AWD3 (TIM1_OR_ETR_RMP_3 | TIM1_OR_ETR_RMP_2 | TIM1_OR_RMP_MASK)   
1134:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
1135:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @}
1136:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1137:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #endif /* ADC4 */
1138:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #endif /* TIM1 */
1139:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #if defined(TIM8)
1140:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TIM8_ETR_ADC2_RMP  TIM8 External Trigger ADC2 Remap
1141:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @{
1142:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1143:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_TIM8_ETR_ADC2_RMP_NC   TIM8_OR_RMP_MASK                                             
1144:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_TIM8_ETR_ADC2_RMP_AWD1 (TIM8_OR_ETR_RMP_0 | TIM8_OR_RMP_MASK)                       
1145:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_TIM8_ETR_ADC2_RMP_AWD2 (TIM8_OR_ETR_RMP_1 | TIM8_OR_RMP_MASK)                       
1146:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_TIM8_ETR_ADC2_RMP_AWD3 (TIM8_OR_ETR_RMP_0 | TIM8_OR_ETR_RMP_1 | TIM8_OR_RMP_MASK)   
1147:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
1148:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @}
1149:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1150:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
1151:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TIM8_ETR_ADC3_RMP  TIM8 External Trigger ADC3 Remap
1152:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @{
1153:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1154:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_TIM8_ETR_ADC3_RMP_NC   TIM8_OR_RMP_MASK                                             
1155:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_TIM8_ETR_ADC3_RMP_AWD1 (TIM8_OR_ETR_RMP_2 | TIM8_OR_RMP_MASK)                       
1156:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_TIM8_ETR_ADC3_RMP_AWD2 (TIM8_OR_ETR_RMP_3 | TIM8_OR_RMP_MASK)                       
1157:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_TIM8_ETR_ADC3_RMP_AWD3 (TIM8_OR_ETR_RMP_2 | TIM8_OR_ETR_RMP_3 | TIM8_OR_RMP_MASK)   
1158:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 40


1159:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @}
1160:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1161:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #endif /* TIM8 */
1162:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #if defined(TIM16)
1163:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TIM16_TI1_RMP  TIM16 External Input Ch1 Remap
1164:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @{
1165:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1166:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_TIM16_TI1_RMP_GPIO    0x00000000U                                                   
1167:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_TIM16_TI1_RMP_RTC     (TIM16_OR_TI1_RMP_0 | TIM16_OR_RMP_MASK)                      
1168:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_TIM16_TI1_RMP_HSE_32  (TIM16_OR_TI1_RMP_1 | TIM16_OR_RMP_MASK)                      
1169:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_TIM16_TI1_RMP_MCO     (TIM16_OR_TI1_RMP_1 | TIM16_OR_TI1_RMP_0 | TIM16_OR_RMP_MASK) 
1170:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
1171:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @}
1172:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1173:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #endif /* TIM16 */
1174:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #if defined(TIM20)
1175:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TIM20_ETR_ADC3_RMP  TIM20 External Trigger ADC3 Remap
1176:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @{
1177:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1178:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_TIM20_ETR_ADC3_RMP_NC   TIM20_OR_RMP_MASK                                           
1179:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_TIM20_ETR_ADC3_RMP_AWD1 (TIM20_OR_ETR_RMP_0 | TIM20_OR_RMP_MASK)                    
1180:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_TIM20_ETR_ADC3_RMP_AWD2 (TIM20_OR_ETR_RMP_1 | TIM20_OR_RMP_MASK)                    
1181:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_TIM20_ETR_ADC3_RMP_AWD3 (TIM20_OR_ETR_RMP_0 | TIM20_OR_ETR_RMP_1 | TIM20_OR_RMP_MASK
1182:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
1183:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @}
1184:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1185:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
1186:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TIM20_ETR_ADC4_RMP  TIM20 External Trigger ADC4 Remap
1187:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @{
1188:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1189:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_TIM20_ETR_ADC4_RMP_NC   TIM20_OR_RMP_MASK                                           
1190:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_TIM20_ETR_ADC4_RMP_AWD1 (TIM20_OR_ETR_RMP_2 | TIM20_OR_RMP_MASK)                    
1191:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_TIM20_ETR_ADC4_RMP_AWD2 (TIM20_OR_ETR_RMP_3 | TIM20_OR_RMP_MASK)                    
1192:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_TIM20_ETR_ADC4_RMP_AWD3 (TIM20_OR_ETR_RMP_2 | TIM20_OR_ETR_RMP_3 | TIM20_OR_RMP_MASK
1193:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
1194:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @}
1195:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1196:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #endif /* TIM20 */
1197:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #if defined(TIM14)
1198:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TIM14_TI1_RMP  TIM14 Timer Input1 Remap
1199:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @{
1200:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1201:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_TIM14_TI1_RMP_GPIO    TIM14_OR_RMP_MASK                                             
1202:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_TIM14_TI1_RMP_RTC_CLK (TIM14_OR_TI1_RMP_0 | TIM14_OR_RMP_MASK)                      
1203:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_TIM14_TI1_RMP_HSE     (TIM14_OR_TI1_RMP_1 | TIM14_OR_RMP_MASK)                      
1204:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_TIM14_TI1_RMP_MCO     (TIM14_OR_TI1_RMP_0 | TIM14_OR_TI1_RMP_1 | TIM14_OR_RMP_MASK) 
1205:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
1206:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @}
1207:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1208:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #endif /* TIM14 */
1209:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
1210:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #if defined(TIM_SMCR_OCCS)
1211:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /** @defgroup TIM_LL_EC_OCREF_CLR_INT OCREF clear input selection
1212:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @{
1213:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1214:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_OCREF_CLR_INT_OCREF_CLR     0x00000000U         /*!< OCREF_CLR_INT is connected to t
1215:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_OCREF_CLR_INT_ETR           TIM_SMCR_OCCS       /*!< OCREF_CLR_INT is connected to E
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 41


1216:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
1217:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @}
1218:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1219:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #endif /* TIM_SMCR_OCCS*/
1220:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
1221:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
1222:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @}
1223:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1224:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
1225:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /* Exported macro ------------------------------------------------------------*/
1226:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /** @defgroup TIM_LL_Exported_Macros TIM Exported Macros
1227:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @{
1228:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1229:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
1230:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /** @defgroup TIM_LL_EM_WRITE_READ Common Write and read registers Macros
1231:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @{
1232:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1233:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
1234:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Write a value in TIM register.
1235:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  __INSTANCE__ TIM Instance
1236:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  __REG__ Register to be written
1237:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  __VALUE__ Value to be written in the register
1238:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval None
1239:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1240:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__->__REG__, (__VALUE
1241:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
1242:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
1243:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Read a value in TIM register.
1244:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  __INSTANCE__ TIM Instance
1245:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  __REG__ Register to be read
1246:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval Register value
1247:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1248:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define LL_TIM_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__)
1249:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
1250:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @}
1251:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1252:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
1253:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /** @defgroup TIM_LL_EM_Exported_Macros Exported_Macros
1254:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @{
1255:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1256:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
1257:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  HELPER macro retrieving the UIFCPY flag from the counter value.
1258:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note ex: @ref __LL_TIM_GETFLAG_UIFCPY (@ref LL_TIM_GetCounter ());
1259:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note  Relevant only if UIF flag remapping has been enabled  (UIF status bit is copied
1260:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *        to TIMx_CNT register bit 31)
1261:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  __CNT__ Counter value
1262:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval UIF status bit
1263:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1264:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define __LL_TIM_GETFLAG_UIFCPY(__CNT__)  \
1265:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****    (READ_BIT((__CNT__), TIM_CNT_UIFCPY) >> TIM_CNT_UIFCPY_Pos)
1266:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
1267:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
1268:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  HELPER macro calculating DTG[0:7] in the TIMx_BDTR register to achieve the requested de
1269:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note ex: @ref __LL_TIM_CALC_DEADTIME (80000000, @ref LL_TIM_GetClockDivision (), 120);
1270:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  __TIMCLK__ timer input clock frequency (in Hz)
1271:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  __CKD__ This parameter can be one of the following values:
1272:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CLOCKDIVISION_DIV1
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 42


1273:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CLOCKDIVISION_DIV2
1274:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CLOCKDIVISION_DIV4
1275:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  __DT__ deadtime duration (in ns)
1276:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval DTG[0:7]
1277:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1278:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define __LL_TIM_CALC_DEADTIME(__TIMCLK__, __CKD__, __DT__)  \
1279:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****     ( (((uint64_t)((__DT__)*1000U)) < ((DT_DELAY_1+1U) * TIM_CALC_DTS((__TIMCLK__), (__CKD__))))   
1280:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****       (((uint64_t)((__DT__)*1000U)) < (64U + (DT_DELAY_2+1U)) * 2U * TIM_CALC_DTS((__TIMCLK__), (__
1281:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****       (((uint64_t)((__DT__)*1000U)) < (32U + (DT_DELAY_3+1U)) * 8U * TIM_CALC_DTS((__TIMCLK__), (__
1282:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****       (((uint64_t)((__DT__)*1000U)) < (32U + (DT_DELAY_4+1U)) * 16U * TIM_CALC_DTS((__TIMCLK__), (_
1283:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****        0U)
1284:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
1285:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
1286:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  HELPER macro calculating the prescaler value to achieve the required counter clock freq
1287:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note ex: @ref __LL_TIM_CALC_PSC (80000000, 1000000);
1288:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  __TIMCLK__ timer input clock frequency (in Hz)
1289:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  __CNTCLK__ counter clock frequency (in Hz)
1290:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval Prescaler value  (between Min_Data=0 and Max_Data=65535)
1291:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1292:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define __LL_TIM_CALC_PSC(__TIMCLK__, __CNTCLK__)   \
1293:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****    ((__TIMCLK__) >= (__CNTCLK__)) ? (uint32_t)((__TIMCLK__)/(__CNTCLK__) - 1U) : 0U
1294:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
1295:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
1296:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  HELPER macro calculating the auto-reload value to achieve the required output signal fr
1297:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note ex: @ref __LL_TIM_CALC_ARR (1000000, @ref LL_TIM_GetPrescaler (), 10000);
1298:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  __TIMCLK__ timer input clock frequency (in Hz)
1299:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  __PSC__ prescaler
1300:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  __FREQ__ output signal frequency (in Hz)
1301:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval  Auto-reload value  (between Min_Data=0 and Max_Data=65535)
1302:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1303:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define __LL_TIM_CALC_ARR(__TIMCLK__, __PSC__, __FREQ__) \
1304:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****      (((__TIMCLK__)/((__PSC__) + 1U)) >= (__FREQ__)) ? ((__TIMCLK__)/((__FREQ__) * ((__PSC__) + 1U)
1305:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
1306:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
1307:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  HELPER macro calculating the compare value required to achieve the required timer outpu
1308:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note ex: @ref __LL_TIM_CALC_DELAY (1000000, @ref LL_TIM_GetPrescaler (), 10);
1309:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  __TIMCLK__ timer input clock frequency (in Hz)
1310:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  __PSC__ prescaler
1311:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  __DELAY__ timer output compare active/inactive delay (in us)
1312:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval Compare value  (between Min_Data=0 and Max_Data=65535)
1313:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1314:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define __LL_TIM_CALC_DELAY(__TIMCLK__, __PSC__, __DELAY__)  \
1315:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** ((uint32_t)(((uint64_t)(__TIMCLK__) * (uint64_t)(__DELAY__)) \
1316:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****           / ((uint64_t)1000000U * (uint64_t)((__PSC__) + 1U))))
1317:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
1318:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
1319:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  HELPER macro calculating the auto-reload value to achieve the required pulse duration (
1320:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note ex: @ref __LL_TIM_CALC_PULSE (1000000, @ref LL_TIM_GetPrescaler (), 10, 20);
1321:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  __TIMCLK__ timer input clock frequency (in Hz)
1322:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  __PSC__ prescaler
1323:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  __DELAY__ timer output compare active/inactive delay (in us)
1324:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  __PULSE__ pulse duration (in us)
1325:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval Auto-reload value  (between Min_Data=0 and Max_Data=65535)
1326:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1327:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define __LL_TIM_CALC_PULSE(__TIMCLK__, __PSC__, __DELAY__, __PULSE__)  \
1328:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****  ((uint32_t)(__LL_TIM_CALC_DELAY((__TIMCLK__), (__PSC__), (__PULSE__)) \
1329:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****            + __LL_TIM_CALC_DELAY((__TIMCLK__), (__PSC__), (__DELAY__))))
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 43


1330:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
1331:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
1332:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  HELPER macro retrieving the ratio of the input capture prescaler
1333:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note ex: @ref __LL_TIM_GET_ICPSC_RATIO (@ref LL_TIM_IC_GetPrescaler ());
1334:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  __ICPSC__ This parameter can be one of the following values:
1335:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_ICPSC_DIV1
1336:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_ICPSC_DIV2
1337:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_ICPSC_DIV4
1338:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_ICPSC_DIV8
1339:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval Input capture prescaler ratio (1, 2, 4 or 8)
1340:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1341:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #define __LL_TIM_GET_ICPSC_RATIO(__ICPSC__)  \
1342:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****    ((uint32_t)(0x01U << (((__ICPSC__) >> 16U) >> TIM_CCMR1_IC1PSC_Pos)))
1343:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
1344:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
1345:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
1346:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @}
1347:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1348:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
1349:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
1350:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
1351:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @}
1352:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1353:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
1354:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /* Exported functions --------------------------------------------------------*/
1355:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /** @defgroup TIM_LL_Exported_Functions TIM Exported Functions
1356:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @{
1357:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1358:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
1359:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /** @defgroup TIM_LL_EF_Time_Base Time Base configuration
1360:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @{
1361:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1362:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
1363:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Enable timer counter.
1364:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CR1          CEN           LL_TIM_EnableCounter
1365:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
1366:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval None
1367:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1368:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_EnableCounter(TIM_TypeDef *TIMx)
1369:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
1370:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   SET_BIT(TIMx->CR1, TIM_CR1_CEN);
1371:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
1372:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
1373:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
1374:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Disable timer counter.
1375:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CR1          CEN           LL_TIM_DisableCounter
1376:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
1377:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval None
1378:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1379:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_DisableCounter(TIM_TypeDef *TIMx)
1380:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
1381:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   CLEAR_BIT(TIMx->CR1, TIM_CR1_CEN);
1382:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
1383:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
1384:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
1385:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Indicates whether the timer counter is enabled.
1386:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CR1          CEN           LL_TIM_IsEnabledCounter
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 44


1387:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
1388:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval State of bit (1 or 0).
1389:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1390:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsEnabledCounter(TIM_TypeDef *TIMx)
1391:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
1392:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   return (READ_BIT(TIMx->CR1, TIM_CR1_CEN) == (TIM_CR1_CEN));
1393:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
1394:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
1395:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
1396:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Enable update event generation.
1397:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CR1          UDIS          LL_TIM_EnableUpdateEvent
1398:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
1399:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval None
1400:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1401:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_EnableUpdateEvent(TIM_TypeDef *TIMx)
1402:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
1403:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   CLEAR_BIT(TIMx->CR1, TIM_CR1_UDIS);
1404:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
1405:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
1406:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
1407:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Disable update event generation.
1408:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CR1          UDIS          LL_TIM_DisableUpdateEvent
1409:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
1410:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval None
1411:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1412:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_DisableUpdateEvent(TIM_TypeDef *TIMx)
1413:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
1414:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   SET_BIT(TIMx->CR1, TIM_CR1_UDIS);
1415:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
1416:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
1417:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
1418:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Indicates whether update event generation is enabled.
1419:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CR1          UDIS          LL_TIM_IsEnabledUpdateEvent
1420:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
1421:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval Inverted state of bit (0 or 1).
1422:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1423:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsEnabledUpdateEvent(TIM_TypeDef *TIMx)
1424:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
1425:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   return (READ_BIT(TIMx->CR1, TIM_CR1_UDIS) == RESET);
1426:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
1427:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
1428:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
1429:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Set update event source
1430:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note Update event source set to LL_TIM_UPDATESOURCE_REGULAR: any of the following events
1431:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       generate an update interrupt or DMA request if enabled:
1432:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *        - Counter overflow/underflow
1433:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *        - Setting the UG bit
1434:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *        - Update generation through the slave mode controller
1435:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note Update event source set to LL_TIM_UPDATESOURCE_COUNTER: only counter
1436:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       overflow/underflow generates an update interrupt or DMA request if enabled.
1437:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CR1          URS           LL_TIM_SetUpdateSource
1438:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
1439:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  UpdateSource This parameter can be one of the following values:
1440:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_UPDATESOURCE_REGULAR
1441:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_UPDATESOURCE_COUNTER
1442:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval None
1443:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 45


1444:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetUpdateSource(TIM_TypeDef *TIMx, uint32_t UpdateSource)
1445:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
1446:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   MODIFY_REG(TIMx->CR1, TIM_CR1_URS, UpdateSource);
1447:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
1448:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
1449:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
1450:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Get actual event update source
1451:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CR1          URS           LL_TIM_GetUpdateSource
1452:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
1453:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval Returned value can be one of the following values:
1454:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_UPDATESOURCE_REGULAR
1455:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_UPDATESOURCE_COUNTER
1456:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1457:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_GetUpdateSource(TIM_TypeDef *TIMx)
1458:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
1459:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   return (uint32_t)(READ_BIT(TIMx->CR1, TIM_CR1_URS));
1460:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
1461:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
1462:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
1463:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Set one pulse mode (one shot v.s. repetitive).
1464:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CR1          OPM           LL_TIM_SetOnePulseMode
1465:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
1466:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  OnePulseMode This parameter can be one of the following values:
1467:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_ONEPULSEMODE_SINGLE
1468:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_ONEPULSEMODE_REPETITIVE
1469:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval None
1470:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1471:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetOnePulseMode(TIM_TypeDef *TIMx, uint32_t OnePulseMode)
1472:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
1473:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   MODIFY_REG(TIMx->CR1, TIM_CR1_OPM, OnePulseMode);
1474:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
1475:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
1476:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
1477:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Get actual one pulse mode.
1478:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CR1          OPM           LL_TIM_GetOnePulseMode
1479:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
1480:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval Returned value can be one of the following values:
1481:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_ONEPULSEMODE_SINGLE
1482:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_ONEPULSEMODE_REPETITIVE
1483:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1484:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_GetOnePulseMode(TIM_TypeDef *TIMx)
1485:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
1486:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   return (uint32_t)(READ_BIT(TIMx->CR1, TIM_CR1_OPM));
1487:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
1488:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
1489:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
1490:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Set the timer counter counting mode.
1491:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note   Macro @ref IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx) can be used to
1492:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         check whether or not the counter mode selection feature is supported
1493:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         by a timer instance.
1494:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note   Switching from Center Aligned counter mode to Edge counter mode (or reverse)
1495:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         requires a timer reset to avoid unexpected direction 
1496:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         due to DIR bit readonly in center aligned mode.
1497:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CR1          DIR           LL_TIM_SetCounterMode\n
1498:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CR1          CMS           LL_TIM_SetCounterMode
1499:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
1500:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  CounterMode This parameter can be one of the following values:
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 46


1501:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_COUNTERMODE_UP
1502:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_COUNTERMODE_DOWN
1503:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_COUNTERMODE_CENTER_UP
1504:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_COUNTERMODE_CENTER_DOWN
1505:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_COUNTERMODE_CENTER_UP_DOWN
1506:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval None
1507:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1508:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetCounterMode(TIM_TypeDef *TIMx, uint32_t CounterMode)
1509:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
1510:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   MODIFY_REG(TIMx->CR1, TIM_CR1_DIR | TIM_CR1_CMS, CounterMode);
1511:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
1512:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
1513:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
1514:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Get actual counter mode.
1515:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note Macro @ref IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx) can be used to
1516:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       check whether or not the counter mode selection feature is supported
1517:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       by a timer instance.
1518:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CR1          DIR           LL_TIM_GetCounterMode\n
1519:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CR1          CMS           LL_TIM_GetCounterMode
1520:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
1521:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval Returned value can be one of the following values:
1522:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_COUNTERMODE_UP
1523:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_COUNTERMODE_DOWN
1524:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_COUNTERMODE_CENTER_UP
1525:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_COUNTERMODE_CENTER_DOWN
1526:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_COUNTERMODE_CENTER_UP_DOWN
1527:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1528:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_GetCounterMode(TIM_TypeDef *TIMx)
1529:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
1530:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   return (uint32_t)(READ_BIT(TIMx->CR1, TIM_CR1_DIR | TIM_CR1_CMS));
1531:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
1532:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
1533:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
1534:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Enable auto-reload (ARR) preload.
1535:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CR1          ARPE          LL_TIM_EnableARRPreload
1536:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
1537:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval None
1538:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1539:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_EnableARRPreload(TIM_TypeDef *TIMx)
 211              		.loc 3 1539 22 view .LVU52
 212              	.LBB111:
1540:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
1541:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   SET_BIT(TIMx->CR1, TIM_CR1_ARPE);
 213              		.loc 3 1541 3 view .LVU53
 214 005c 2B68     		ldr	r3, [r5]
 215 005e 43F08003 		orr	r3, r3, #128
 216 0062 2B60     		str	r3, [r5]
 217              	.LVL8:
 218              		.loc 3 1541 3 is_stmt 0 view .LVU54
 219              	.LBE111:
 220              	.LBE110:
 162:Src/main.c    ****   LL_TIM_OC_EnablePreload(TIM3, LL_TIM_CHANNEL_CH2);
 221              		.loc 1 162 3 is_stmt 1 view .LVU55
 222              	.LBB112:
 223              	.LBI112:
1542:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
1543:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 47


1544:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
1545:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Disable auto-reload (ARR) preload.
1546:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CR1          ARPE          LL_TIM_DisableARRPreload
1547:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
1548:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval None
1549:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1550:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_DisableARRPreload(TIM_TypeDef *TIMx)
1551:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
1552:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
1553:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
1554:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
1555:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
1556:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Indicates whether auto-reload (ARR) preload is enabled.
1557:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CR1          ARPE          LL_TIM_IsEnabledARRPreload
1558:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
1559:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval State of bit (1 or 0).
1560:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1561:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsEnabledARRPreload(TIM_TypeDef *TIMx)
1562:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
1563:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   return (READ_BIT(TIMx->CR1, TIM_CR1_ARPE) == (TIM_CR1_ARPE));
1564:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
1565:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
1566:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
1567:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Set the division ratio between the timer clock  and the sampling clock used by the dead
1568:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note Macro @ref IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx) can be used to check
1569:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       whether or not the clock division feature is supported by the timer
1570:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       instance.
1571:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CR1          CKD           LL_TIM_SetClockDivision
1572:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
1573:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  ClockDivision This parameter can be one of the following values:
1574:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CLOCKDIVISION_DIV1
1575:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CLOCKDIVISION_DIV2
1576:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CLOCKDIVISION_DIV4
1577:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval None
1578:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1579:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetClockDivision(TIM_TypeDef *TIMx, uint32_t ClockDivision)
1580:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
1581:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   MODIFY_REG(TIMx->CR1, TIM_CR1_CKD, ClockDivision);
1582:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
1583:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
1584:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
1585:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Get the actual division ratio between the timer clock  and the sampling clock used by t
1586:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note Macro @ref IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx) can be used to check
1587:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       whether or not the clock division feature is supported by the timer
1588:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       instance.
1589:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CR1          CKD           LL_TIM_GetClockDivision
1590:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
1591:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval Returned value can be one of the following values:
1592:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CLOCKDIVISION_DIV1
1593:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CLOCKDIVISION_DIV2
1594:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CLOCKDIVISION_DIV4
1595:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1596:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_GetClockDivision(TIM_TypeDef *TIMx)
1597:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
1598:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   return (uint32_t)(READ_BIT(TIMx->CR1, TIM_CR1_CKD));
1599:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
1600:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 48


1601:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
1602:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Set the counter value.
1603:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note Macro @ref IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
1604:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       whether or not a timer instance supports a 32 bits counter.
1605:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CNT          CNT           LL_TIM_SetCounter
1606:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
1607:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  Counter Counter value (between Min_Data=0 and Max_Data=0xFFFF or 0xFFFFFFFF)
1608:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval None
1609:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1610:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetCounter(TIM_TypeDef *TIMx, uint32_t Counter)
1611:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
1612:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   WRITE_REG(TIMx->CNT, Counter);
1613:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
1614:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
1615:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
1616:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Get the counter value.
1617:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note Macro @ref IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
1618:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       whether or not a timer instance supports a 32 bits counter.
1619:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CNT          CNT           LL_TIM_GetCounter
1620:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
1621:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval Counter value (between Min_Data=0 and Max_Data=0xFFFF or 0xFFFFFFFF)
1622:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1623:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_GetCounter(TIM_TypeDef *TIMx)
1624:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
1625:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   return (uint32_t)(READ_REG(TIMx->CNT));
1626:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
1627:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
1628:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
1629:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Get the current direction of the counter
1630:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CR1          DIR           LL_TIM_GetDirection
1631:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
1632:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval Returned value can be one of the following values:
1633:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_COUNTERDIRECTION_UP
1634:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_COUNTERDIRECTION_DOWN
1635:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1636:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_GetDirection(TIM_TypeDef *TIMx)
1637:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
1638:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   return (uint32_t)(READ_BIT(TIMx->CR1, TIM_CR1_DIR));
1639:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
1640:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
1641:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
1642:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Set the prescaler value.
1643:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note The counter clock frequency CK_CNT is equal to fCK_PSC / (PSC[15:0] + 1).
1644:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note The prescaler can be changed on the fly as this control register is buffered. The new
1645:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       prescaler ratio is taken into account at the next update event.
1646:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note Helper macro @ref __LL_TIM_CALC_PSC can be used to calculate the Prescaler parameter
1647:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll PSC          PSC           LL_TIM_SetPrescaler
1648:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
1649:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  Prescaler between Min_Data=0 and Max_Data=65535
1650:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval None
1651:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1652:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetPrescaler(TIM_TypeDef *TIMx, uint32_t Prescaler)
1653:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
1654:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   WRITE_REG(TIMx->PSC, Prescaler);
1655:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
1656:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
1657:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 49


1658:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Get the prescaler value.
1659:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll PSC          PSC           LL_TIM_GetPrescaler
1660:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
1661:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval  Prescaler value between Min_Data=0 and Max_Data=65535
1662:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1663:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_GetPrescaler(TIM_TypeDef *TIMx)
1664:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
1665:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   return (uint32_t)(READ_REG(TIMx->PSC));
1666:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
1667:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
1668:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
1669:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Set the auto-reload value.
1670:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note The counter is blocked while the auto-reload value is null.
1671:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note Macro @ref IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
1672:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       whether or not a timer instance supports a 32 bits counter.
1673:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note Helper macro @ref __LL_TIM_CALC_ARR can be used to calculate the AutoReload parameter
1674:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll ARR          ARR           LL_TIM_SetAutoReload
1675:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
1676:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  AutoReload between Min_Data=0 and Max_Data=65535
1677:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval None
1678:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1679:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetAutoReload(TIM_TypeDef *TIMx, uint32_t AutoReload)
1680:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
1681:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   WRITE_REG(TIMx->ARR, AutoReload);
1682:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
1683:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
1684:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
1685:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Get the auto-reload value.
1686:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll ARR          ARR           LL_TIM_GetAutoReload
1687:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note Macro @ref IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
1688:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       whether or not a timer instance supports a 32 bits counter.
1689:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
1690:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval Auto-reload value
1691:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1692:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_GetAutoReload(TIM_TypeDef *TIMx)
1693:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
1694:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   return (uint32_t)(READ_REG(TIMx->ARR));
1695:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
1696:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
1697:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
1698:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Set the repetition counter value.
1699:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note For advanced timer instances RepetitionCounter can be up to 65535 except for STM32F373xC 
1700:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note Macro @ref IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx) can be used to check
1701:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       whether or not a timer instance supports a repetition counter.
1702:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll RCR          REP           LL_TIM_SetRepetitionCounter
1703:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
1704:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  RepetitionCounter between Min_Data=0 and Max_Data=255
1705:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval None
1706:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1707:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetRepetitionCounter(TIM_TypeDef *TIMx, uint32_t RepetitionCounter)
1708:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
1709:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   WRITE_REG(TIMx->RCR, RepetitionCounter);
1710:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
1711:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
1712:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
1713:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Get the repetition counter value.
1714:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note Macro @ref IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx) can be used to check
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 50


1715:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       whether or not a timer instance supports a repetition counter.
1716:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll RCR          REP           LL_TIM_GetRepetitionCounter
1717:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
1718:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval Repetition counter value
1719:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1720:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_GetRepetitionCounter(TIM_TypeDef *TIMx)
1721:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
1722:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   return (uint32_t)(READ_REG(TIMx->RCR));
1723:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
1724:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
1725:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #if defined(TIM_CR1_UIFREMAP)
1726:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
1727:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Force a continuous copy of the update interrupt flag (UIF) into the timer counter regis
1728:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note This allows both the counter value and a potential roll-over condition signalled by the U
1729:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CR1          UIFREMAP      LL_TIM_EnableUIFRemap
1730:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
1731:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval None
1732:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1733:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_EnableUIFRemap(TIM_TypeDef *TIMx)
1734:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
1735:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   SET_BIT(TIMx->CR1, TIM_CR1_UIFREMAP);
1736:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
1737:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
1738:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
1739:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Disable update interrupt flag (UIF) remapping.
1740:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CR1          UIFREMAP      LL_TIM_DisableUIFRemap
1741:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
1742:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval None
1743:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1744:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_DisableUIFRemap(TIM_TypeDef *TIMx)
1745:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
1746:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   CLEAR_BIT(TIMx->CR1, TIM_CR1_UIFREMAP);
1747:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
1748:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
1749:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #endif /* TIM_CR1_UIFREMAP */
1750:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
1751:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @}
1752:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1753:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
1754:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /** @defgroup TIM_LL_EF_Capture_Compare Capture Compare configuration
1755:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @{
1756:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1757:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
1758:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Enable  the capture/compare control bits (CCxE, CCxNE and OCxM) preload.
1759:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note CCxE, CCxNE and OCxM bits are preloaded, after having been written,
1760:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       they are updated only when a commutation event (COM) occurs.
1761:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note Only on channels that have a complementary output.
1762:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note Macro @ref IS_TIM_COMMUTATION_EVENT_INSTANCE(TIMx) can be used to check
1763:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       whether or not a timer instance is able to generate a commutation event.
1764:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CR2          CCPC          LL_TIM_CC_EnablePreload
1765:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
1766:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval None
1767:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1768:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_CC_EnablePreload(TIM_TypeDef *TIMx)
1769:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
1770:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   SET_BIT(TIMx->CR2, TIM_CR2_CCPC);
1771:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 51


1772:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
1773:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
1774:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Disable  the capture/compare control bits (CCxE, CCxNE and OCxM) preload.
1775:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note Macro @ref IS_TIM_COMMUTATION_EVENT_INSTANCE(TIMx) can be used to check
1776:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       whether or not a timer instance is able to generate a commutation event.
1777:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CR2          CCPC          LL_TIM_CC_DisablePreload
1778:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
1779:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval None
1780:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1781:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_CC_DisablePreload(TIM_TypeDef *TIMx)
1782:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
1783:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   CLEAR_BIT(TIMx->CR2, TIM_CR2_CCPC);
1784:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
1785:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
1786:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
1787:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Set the updated source of the capture/compare control bits (CCxE, CCxNE and OCxM).
1788:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note Macro @ref IS_TIM_COMMUTATION_EVENT_INSTANCE(TIMx) can be used to check
1789:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       whether or not a timer instance is able to generate a commutation event.
1790:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CR2          CCUS          LL_TIM_CC_SetUpdate
1791:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
1792:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  CCUpdateSource This parameter can be one of the following values:
1793:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CCUPDATESOURCE_COMG_ONLY
1794:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CCUPDATESOURCE_COMG_AND_TRGI
1795:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval None
1796:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1797:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_CC_SetUpdate(TIM_TypeDef *TIMx, uint32_t CCUpdateSource)
1798:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
1799:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   MODIFY_REG(TIMx->CR2, TIM_CR2_CCUS, CCUpdateSource);
1800:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
1801:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
1802:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
1803:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Set the trigger of the capture/compare DMA request.
1804:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CR2          CCDS          LL_TIM_CC_SetDMAReqTrigger
1805:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
1806:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  DMAReqTrigger This parameter can be one of the following values:
1807:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CCDMAREQUEST_CC
1808:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CCDMAREQUEST_UPDATE
1809:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval None
1810:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1811:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_CC_SetDMAReqTrigger(TIM_TypeDef *TIMx, uint32_t DMAReqTrigger)
1812:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
1813:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   MODIFY_REG(TIMx->CR2, TIM_CR2_CCDS, DMAReqTrigger);
1814:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
1815:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
1816:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
1817:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Get actual trigger of the capture/compare DMA request.
1818:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CR2          CCDS          LL_TIM_CC_GetDMAReqTrigger
1819:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
1820:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval Returned value can be one of the following values:
1821:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CCDMAREQUEST_CC
1822:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CCDMAREQUEST_UPDATE
1823:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1824:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_CC_GetDMAReqTrigger(TIM_TypeDef *TIMx)
1825:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
1826:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   return (uint32_t)(READ_BIT(TIMx->CR2, TIM_CR2_CCDS));
1827:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
1828:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 52


1829:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
1830:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Set the lock level to freeze the
1831:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         configuration of several capture/compare parameters.
1832:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note Macro @ref IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not
1833:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       the lock mechanism is supported by a timer instance.
1834:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll BDTR         LOCK          LL_TIM_CC_SetLockLevel
1835:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
1836:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  LockLevel This parameter can be one of the following values:
1837:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_LOCKLEVEL_OFF
1838:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_LOCKLEVEL_1
1839:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_LOCKLEVEL_2
1840:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_LOCKLEVEL_3
1841:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval None
1842:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1843:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_CC_SetLockLevel(TIM_TypeDef *TIMx, uint32_t LockLevel)
1844:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
1845:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   MODIFY_REG(TIMx->BDTR, TIM_BDTR_LOCK, LockLevel);
1846:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
1847:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
1848:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
1849:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Enable capture/compare channels.
1850:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CCER         CC1E          LL_TIM_CC_EnableChannel\n
1851:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCER         CC1NE         LL_TIM_CC_EnableChannel\n
1852:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCER         CC2E          LL_TIM_CC_EnableChannel\n
1853:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCER         CC2NE         LL_TIM_CC_EnableChannel\n
1854:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCER         CC3E          LL_TIM_CC_EnableChannel\n
1855:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCER         CC3NE         LL_TIM_CC_EnableChannel\n
1856:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCER         CC4E          LL_TIM_CC_EnableChannel\n
1857:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCER         CC5E          LL_TIM_CC_EnableChannel\n
1858:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCER         CC6E          LL_TIM_CC_EnableChannel
1859:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
1860:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  Channels This parameter can be a combination of the following values:
1861:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
1862:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1N
1863:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
1864:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2N
1865:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
1866:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3N
1867:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
1868:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH5
1869:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH6
1870:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note   CH5 and CH6 channels are not available for all F3 devices
1871:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval None
1872:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1873:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_CC_EnableChannel(TIM_TypeDef *TIMx, uint32_t Channels)
1874:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
1875:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   SET_BIT(TIMx->CCER, Channels);
1876:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
1877:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
1878:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
1879:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Disable capture/compare channels.
1880:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CCER         CC1E          LL_TIM_CC_DisableChannel\n
1881:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCER         CC1NE         LL_TIM_CC_DisableChannel\n
1882:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCER         CC2E          LL_TIM_CC_DisableChannel\n
1883:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCER         CC2NE         LL_TIM_CC_DisableChannel\n
1884:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCER         CC3E          LL_TIM_CC_DisableChannel\n
1885:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCER         CC3NE         LL_TIM_CC_DisableChannel\n
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 53


1886:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCER         CC4E          LL_TIM_CC_DisableChannel\n
1887:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCER         CC5E          LL_TIM_CC_DisableChannel\n
1888:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCER         CC6E          LL_TIM_CC_DisableChannel
1889:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
1890:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  Channels This parameter can be a combination of the following values:
1891:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
1892:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1N
1893:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
1894:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2N
1895:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
1896:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3N
1897:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
1898:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH5
1899:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH6
1900:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note   CH5 and CH6 channels are not available for all F3 devices
1901:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval None
1902:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1903:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_CC_DisableChannel(TIM_TypeDef *TIMx, uint32_t Channels)
1904:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
1905:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   CLEAR_BIT(TIMx->CCER, Channels);
1906:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
1907:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
1908:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
1909:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Indicate whether channel(s) is(are) enabled.
1910:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CCER         CC1E          LL_TIM_CC_IsEnabledChannel\n
1911:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCER         CC1NE         LL_TIM_CC_IsEnabledChannel\n
1912:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCER         CC2E          LL_TIM_CC_IsEnabledChannel\n
1913:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCER         CC2NE         LL_TIM_CC_IsEnabledChannel\n
1914:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCER         CC3E          LL_TIM_CC_IsEnabledChannel\n
1915:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCER         CC3NE         LL_TIM_CC_IsEnabledChannel\n
1916:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCER         CC4E          LL_TIM_CC_IsEnabledChannel\n
1917:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCER         CC5E          LL_TIM_CC_IsEnabledChannel\n
1918:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCER         CC6E          LL_TIM_CC_IsEnabledChannel
1919:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
1920:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  Channels This parameter can be a combination of the following values:
1921:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
1922:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1N
1923:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
1924:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2N
1925:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
1926:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3N
1927:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
1928:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH5
1929:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH6
1930:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note   CH5 and CH6 channels are not available for all F3 devices
1931:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval State of bit (1 or 0).
1932:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1933:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_CC_IsEnabledChannel(TIM_TypeDef *TIMx, uint32_t Channels)
1934:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
1935:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   return (READ_BIT(TIMx->CCER, Channels) == (Channels));
1936:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
1937:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
1938:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
1939:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @}
1940:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1941:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
1942:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /** @defgroup TIM_LL_EF_Output_Channel Output channel configuration
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 54


1943:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @{
1944:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1945:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
1946:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Configure an output channel.
1947:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CCMR1        CC1S          LL_TIM_OC_ConfigOutput\n
1948:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR1        CC2S          LL_TIM_OC_ConfigOutput\n
1949:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR2        CC3S          LL_TIM_OC_ConfigOutput\n
1950:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR2        CC4S          LL_TIM_OC_ConfigOutput\n
1951:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @if STM32F334x8
1952:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR3        CC5S          LL_TIM_OC_ConfigOutput\n
1953:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR3        CC6S          LL_TIM_OC_ConfigOutput\n
1954:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @elseif STM32F303xC
1955:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR3        CC5S          LL_TIM_OC_ConfigOutput\n
1956:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR3        CC6S          LL_TIM_OC_ConfigOutput\n
1957:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @elseif STM32F302x8
1958:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR3        CC5S          LL_TIM_OC_ConfigOutput\n
1959:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR3        CC6S          LL_TIM_OC_ConfigOutput\n
1960:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @endif
1961:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCER         CC1P          LL_TIM_OC_ConfigOutput\n
1962:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCER         CC2P          LL_TIM_OC_ConfigOutput\n
1963:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCER         CC3P          LL_TIM_OC_ConfigOutput\n
1964:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCER         CC4P          LL_TIM_OC_ConfigOutput\n
1965:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCER         CC5P          LL_TIM_OC_ConfigOutput\n
1966:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCER         CC6P          LL_TIM_OC_ConfigOutput\n
1967:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CR2          OIS1          LL_TIM_OC_ConfigOutput\n
1968:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CR2          OIS2          LL_TIM_OC_ConfigOutput\n
1969:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CR2          OIS3          LL_TIM_OC_ConfigOutput\n
1970:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CR2          OIS4          LL_TIM_OC_ConfigOutput\n
1971:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CR2          OIS5          LL_TIM_OC_ConfigOutput\n
1972:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CR2          OIS6          LL_TIM_OC_ConfigOutput
1973:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
1974:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
1975:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
1976:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
1977:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
1978:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
1979:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH5
1980:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH6
1981:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  Configuration This parameter must be a combination of all the following values:
1982:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCPOLARITY_HIGH or @ref LL_TIM_OCPOLARITY_LOW
1983:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCIDLESTATE_LOW or @ref LL_TIM_OCIDLESTATE_HIGH
1984:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note   CH3 CH4 CH5 and CH6 channels are not available for all F3 devices
1985:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval None
1986:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
1987:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_ConfigOutput(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t Configura
1988:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
1989:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
1990:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB
1991:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   CLEAR_BIT(*pReg, (TIM_CCMR1_CC1S << SHIFT_TAB_OCxx[iChannel]));
1992:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   MODIFY_REG(TIMx->CCER, (TIM_CCER_CC1P << SHIFT_TAB_CCxP[iChannel]),
1993:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****              (Configuration & TIM_CCER_CC1P) << SHIFT_TAB_CCxP[iChannel]);
1994:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   MODIFY_REG(TIMx->CR2, (TIM_CR2_OIS1 << SHIFT_TAB_OISx[iChannel]),
1995:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****              (Configuration & TIM_CR2_OIS1) << SHIFT_TAB_OISx[iChannel]);
1996:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
1997:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
1998:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
1999:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Define the behavior of the output reference signal OCxREF from which
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 55


2000:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         OCx and OCxN (when relevant) are derived.
2001:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CCMR1        OC1M          LL_TIM_OC_SetMode\n
2002:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR1        OC2M          LL_TIM_OC_SetMode\n
2003:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR2        OC3M          LL_TIM_OC_SetMode\n
2004:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR2        OC4M          LL_TIM_OC_SetMode\n
2005:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @if STM32F334x8
2006:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR3        OC5M          LL_TIM_OC_SetMode\n
2007:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR3        OC6M          LL_TIM_OC_SetMode
2008:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @elseif STM32F303xC
2009:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR3        OC5M          LL_TIM_OC_SetMode\n
2010:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR3        OC6M          LL_TIM_OC_SetMode
2011:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @elseif STM32F302x8
2012:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR3        OC5M          LL_TIM_OC_SetMode\n
2013:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR3        OC6M          LL_TIM_OC_SetMode
2014:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @endif
2015:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
2016:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
2017:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
2018:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
2019:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
2020:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
2021:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH5
2022:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH6
2023:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  Mode This parameter can be one of the following values:
2024:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_FROZEN
2025:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_ACTIVE
2026:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_INACTIVE
2027:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_TOGGLE
2028:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_FORCED_INACTIVE
2029:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_FORCED_ACTIVE
2030:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_PWM1
2031:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_PWM2
2032:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_RETRIG_OPM1
2033:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_RETRIG_OPM2
2034:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_COMBINED_PWM1
2035:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_COMBINED_PWM2
2036:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_ASSYMETRIC_PWM1
2037:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_ASSYMETRIC_PWM2
2038:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note  The following OC modes are not available on all F3 devices :
2039:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *        -  LL_TIM_OCMODE_RETRIG_OPM1
2040:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *        -  LL_TIM_OCMODE_RETRIG_OPM2
2041:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *        -  LL_TIM_OCMODE_COMBINED_PWM1
2042:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *        -  LL_TIM_OCMODE_COMBINED_PWM2
2043:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *        -  LL_TIM_OCMODE_ASSYMETRIC_PWM1
2044:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *        -  LL_TIM_OCMODE_ASSYMETRIC_PWM2
2045:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note  CH5 and CH6 channels are not available for all F3 devices
2046:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval None
2047:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
2048:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_SetMode(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t Mode)
2049:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
2050:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
2051:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB
2052:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]),  Mode << SHIF
2053:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
2054:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
2055:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
2056:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Get the output compare mode of an output channel.
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 56


2057:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CCMR1        OC1M          LL_TIM_OC_GetMode\n
2058:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR1        OC2M          LL_TIM_OC_GetMode\n
2059:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR2        OC3M          LL_TIM_OC_GetMode\n
2060:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR2        OC4M          LL_TIM_OC_GetMode\n
2061:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @if STM32F334x8
2062:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR3        OC5M          LL_TIM_OC_GetMode\n
2063:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR3        OC6M          LL_TIM_OC_GetMode
2064:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @elseif STM32F303xC
2065:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR3        OC5M          LL_TIM_OC_GetMode\n
2066:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR3        OC6M          LL_TIM_OC_GetMode
2067:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @elseif STM32F302x8
2068:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR3        OC5M          LL_TIM_OC_GetMode\n
2069:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR3        OC6M          LL_TIM_OC_GetMode
2070:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @endif
2071:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
2072:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
2073:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
2074:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
2075:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
2076:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
2077:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH5
2078:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH6
2079:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note  The following OC modes are not available on all F3 devices :
2080:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *        -  LL_TIM_OCMODE_RETRIG_OPM1
2081:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *        -  LL_TIM_OCMODE_RETRIG_OPM2
2082:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *        -  LL_TIM_OCMODE_COMBINED_PWM1
2083:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *        -  LL_TIM_OCMODE_COMBINED_PWM2
2084:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *        -  LL_TIM_OCMODE_ASSYMETRIC_PWM1
2085:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *        -  LL_TIM_OCMODE_ASSYMETRIC_PWM2
2086:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note  CH5 and CH6 channels are not available for all F3 devices
2087:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval Returned value can be one of the following values:
2088:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_FROZEN
2089:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_ACTIVE
2090:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_INACTIVE
2091:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_TOGGLE
2092:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_FORCED_INACTIVE
2093:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_FORCED_ACTIVE
2094:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_PWM1
2095:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_PWM2
2096:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_RETRIG_OPM1
2097:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_RETRIG_OPM2
2098:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_COMBINED_PWM1
2099:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_COMBINED_PWM2
2100:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_ASSYMETRIC_PWM1
2101:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_ASSYMETRIC_PWM2
2102:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
2103:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_OC_GetMode(TIM_TypeDef *TIMx, uint32_t Channel)
2104:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
2105:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
2106:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB
2107:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   return (READ_BIT(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel])) >> SHIF
2108:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
2109:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
2110:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
2111:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Set the polarity of an output channel.
2112:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CCER         CC1P          LL_TIM_OC_SetPolarity\n
2113:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCER         CC1NP         LL_TIM_OC_SetPolarity\n
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 57


2114:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCER         CC2P          LL_TIM_OC_SetPolarity\n
2115:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCER         CC2NP         LL_TIM_OC_SetPolarity\n
2116:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCER         CC3P          LL_TIM_OC_SetPolarity\n
2117:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCER         CC3NP         LL_TIM_OC_SetPolarity\n
2118:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCER         CC4P          LL_TIM_OC_SetPolarity\n
2119:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCER         CC5P          LL_TIM_OC_SetPolarity\n
2120:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCER         CC6P          LL_TIM_OC_SetPolarity
2121:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
2122:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
2123:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
2124:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1N
2125:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
2126:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2N
2127:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
2128:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3N
2129:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
2130:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH5
2131:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH6
2132:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  Polarity This parameter can be one of the following values:
2133:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCPOLARITY_HIGH
2134:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCPOLARITY_LOW
2135:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note   CH5 and CH6 channels are not available for all F3 devices
2136:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval None
2137:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
2138:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_SetPolarity(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t Polarity)
2139:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
2140:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
2141:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   MODIFY_REG(TIMx->CCER, (TIM_CCER_CC1P << SHIFT_TAB_CCxP[iChannel]),  Polarity << SHIFT_TAB_CCxP[i
2142:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
2143:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
2144:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
2145:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Get the polarity of an output channel.
2146:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CCER         CC1P          LL_TIM_OC_GetPolarity\n
2147:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCER         CC1NP         LL_TIM_OC_GetPolarity\n
2148:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCER         CC2P          LL_TIM_OC_GetPolarity\n
2149:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCER         CC2NP         LL_TIM_OC_GetPolarity\n
2150:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCER         CC3P          LL_TIM_OC_GetPolarity\n
2151:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCER         CC3NP         LL_TIM_OC_GetPolarity\n
2152:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCER         CC4P          LL_TIM_OC_GetPolarity\n
2153:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCER         CC5P          LL_TIM_OC_GetPolarity\n
2154:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCER         CC6P          LL_TIM_OC_GetPolarity
2155:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
2156:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
2157:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
2158:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1N
2159:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
2160:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2N
2161:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
2162:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3N
2163:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
2164:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH5
2165:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH6
2166:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note   CH5 and CH6 channels are not available for all F3 devices
2167:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval Returned value can be one of the following values:
2168:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCPOLARITY_HIGH
2169:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCPOLARITY_LOW
2170:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 58


2171:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_OC_GetPolarity(TIM_TypeDef *TIMx, uint32_t Channel)
2172:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
2173:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
2174:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   return (READ_BIT(TIMx->CCER, (TIM_CCER_CC1P << SHIFT_TAB_CCxP[iChannel])) >> SHIFT_TAB_CCxP[iChan
2175:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
2176:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
2177:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
2178:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Set the IDLE state of an output channel
2179:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note This function is significant only for the timer instances
2180:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       supporting the break feature. Macro @ref IS_TIM_BREAK_INSTANCE(TIMx)
2181:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       can be used to check whether or not a timer instance provides
2182:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       a break input.
2183:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CR2         OIS1          LL_TIM_OC_SetIdleState\n
2184:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CR2         OIS2N         LL_TIM_OC_SetIdleState\n
2185:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CR2         OIS2          LL_TIM_OC_SetIdleState\n
2186:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CR2         OIS2N         LL_TIM_OC_SetIdleState\n
2187:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CR2         OIS3          LL_TIM_OC_SetIdleState\n
2188:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CR2         OIS3N         LL_TIM_OC_SetIdleState\n
2189:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CR2         OIS4          LL_TIM_OC_SetIdleState\n
2190:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CR2         OIS5          LL_TIM_OC_SetIdleState\n
2191:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CR2         OIS6          LL_TIM_OC_SetIdleState
2192:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
2193:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
2194:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
2195:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1N
2196:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
2197:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2N
2198:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
2199:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3N
2200:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
2201:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH5
2202:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH6
2203:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  IdleState This parameter can be one of the following values:
2204:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCIDLESTATE_LOW
2205:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCIDLESTATE_HIGH
2206:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note   CH5 and CH6 channels are not available for all F3 devices
2207:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval None
2208:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
2209:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_SetIdleState(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t IdleState
2210:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
2211:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
2212:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   MODIFY_REG(TIMx->CR2, (TIM_CR2_OIS1 << SHIFT_TAB_OISx[iChannel]),  IdleState << SHIFT_TAB_OISx[iC
2213:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
2214:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
2215:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
2216:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Get the IDLE state of an output channel
2217:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CR2         OIS1          LL_TIM_OC_GetIdleState\n
2218:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CR2         OIS2N         LL_TIM_OC_GetIdleState\n
2219:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CR2         OIS2          LL_TIM_OC_GetIdleState\n
2220:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CR2         OIS2N         LL_TIM_OC_GetIdleState\n
2221:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CR2         OIS3          LL_TIM_OC_GetIdleState\n
2222:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CR2         OIS3N         LL_TIM_OC_GetIdleState\n
2223:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CR2         OIS4          LL_TIM_OC_GetIdleState\n
2224:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CR2         OIS5          LL_TIM_OC_GetIdleState\n
2225:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CR2         OIS6          LL_TIM_OC_GetIdleState
2226:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
2227:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 59


2228:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
2229:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1N
2230:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
2231:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2N
2232:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
2233:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3N
2234:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
2235:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH5
2236:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH6
2237:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note   CH5 and CH6 channels are not available for all F3 devices
2238:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval Returned value can be one of the following values:
2239:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCIDLESTATE_LOW
2240:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCIDLESTATE_HIGH
2241:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
2242:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_OC_GetIdleState(TIM_TypeDef *TIMx, uint32_t Channel)
2243:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
2244:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
2245:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   return (READ_BIT(TIMx->CR2, (TIM_CR2_OIS1 << SHIFT_TAB_OISx[iChannel])) >> SHIFT_TAB_OISx[iChanne
2246:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
2247:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
2248:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
2249:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Enable fast mode for the output channel.
2250:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note Acts only if the channel is configured in PWM1 or PWM2 mode.
2251:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CCMR1        OC1FE          LL_TIM_OC_EnableFast\n
2252:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR1        OC2FE          LL_TIM_OC_EnableFast\n
2253:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR2        OC3FE          LL_TIM_OC_EnableFast\n
2254:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR2        OC4FE          LL_TIM_OC_EnableFast\n
2255:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @if STM32F334x8
2256:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR3        OC5FE          LL_TIM_OC_EnableFast\n
2257:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR3        OC6FE          LL_TIM_OC_EnableFast
2258:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @elseif STM32F303xC
2259:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR3        OC5FE          LL_TIM_OC_EnableFast\n
2260:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR3        OC6FE          LL_TIM_OC_EnableFast
2261:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @elseif STM32F302x8
2262:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR3        OC5FE          LL_TIM_OC_EnableFast\n
2263:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR3        OC6FE          LL_TIM_OC_EnableFast
2264:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @endif
2265:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
2266:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
2267:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
2268:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
2269:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
2270:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
2271:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH5
2272:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH6
2273:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note   OC5FE and OC6FE are not available for all F3 devices
2274:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note   CH5 and CH6 channels are not available for all F3 devices
2275:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval None
2276:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
2277:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_EnableFast(TIM_TypeDef *TIMx, uint32_t Channel)
2278:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
2279:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
2280:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB
2281:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   SET_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
2282:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
2283:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
2284:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 60


2285:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
2286:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Disable fast mode for the output channel.
2287:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CCMR1        OC1FE          LL_TIM_OC_DisableFast\n
2288:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR1        OC2FE          LL_TIM_OC_DisableFast\n
2289:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR2        OC3FE          LL_TIM_OC_DisableFast\n
2290:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR2        OC4FE          LL_TIM_OC_DisableFast\n
2291:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @if STM32F334x8
2292:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR3        OC5FE          LL_TIM_OC_DisableFast\n
2293:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR3        OC6FE          LL_TIM_OC_DisableFast
2294:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @elseif STM32F303xC
2295:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR3        OC5FE          LL_TIM_OC_DisableFast\n
2296:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR3        OC6FE          LL_TIM_OC_DisableFast
2297:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @elseif STM32F302x8
2298:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR3        OC5FE          LL_TIM_OC_DisableFast\n
2299:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR3        OC6FE          LL_TIM_OC_DisableFast
2300:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @endif
2301:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
2302:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
2303:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
2304:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
2305:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
2306:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
2307:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH5
2308:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH6
2309:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note   OC5FE and OC6FE are not available for all F3 devices
2310:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note   CH5 and CH6 channels are not available for all F3 devices
2311:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval None
2312:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
2313:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_DisableFast(TIM_TypeDef *TIMx, uint32_t Channel)
2314:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
2315:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
2316:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB
2317:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   CLEAR_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
2318:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
2319:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
2320:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
2321:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
2322:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Indicates whether fast mode is enabled for the output channel.
2323:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CCMR1        OC1FE          LL_TIM_OC_IsEnabledFast\n
2324:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR1        OC2FE          LL_TIM_OC_IsEnabledFast\n
2325:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR2        OC3FE          LL_TIM_OC_IsEnabledFast\n
2326:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR2        OC4FE          LL_TIM_OC_IsEnabledFast\n
2327:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @if STM32F334x8
2328:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR3        OC5FE          LL_TIM_OC_IsEnabledFast\n
2329:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR3        OC6FE          LL_TIM_OC_IsEnabledFast
2330:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @elseif STM32F303xC
2331:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR3        OC5FE          LL_TIM_OC_IsEnabledFast\n
2332:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR3        OC6FE          LL_TIM_OC_IsEnabledFast
2333:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @elseif STM32F302x8
2334:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR3        OC5FE          LL_TIM_OC_DisableFast\n
2335:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR3        OC6FE          LL_TIM_OC_DisableFast
2336:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @endif
2337:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
2338:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
2339:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
2340:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
2341:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 61


2342:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
2343:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH5
2344:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH6
2345:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note   OC5FE and OC6FE are not available for all F3 devices
2346:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note   CH5 and CH6 channels are not available for all F3 devices
2347:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval State of bit (1 or 0).
2348:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
2349:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_OC_IsEnabledFast(TIM_TypeDef *TIMx, uint32_t Channel)
2350:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
2351:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
2352:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB
2353:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   register uint32_t bitfield = TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel];
2354:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   return (READ_BIT(*pReg, bitfield) == bitfield);
2355:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
2356:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
2357:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
2358:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Enable compare register (TIMx_CCRx) preload for the output channel.
2359:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CCMR1        OC1PE          LL_TIM_OC_EnablePreload\n
2360:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR1        OC2PE          LL_TIM_OC_EnablePreload\n
2361:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR2        OC3PE          LL_TIM_OC_EnablePreload\n
2362:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR2        OC4PE          LL_TIM_OC_EnablePreload\n
2363:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @if STM32F334x8
2364:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR3        OC5PE          LL_TIM_OC_EnablePreload\n
2365:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR3        OC6PE          LL_TIM_OC_EnablePreload
2366:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @elseif STM32F303xC
2367:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR3        OC5PE          LL_TIM_OC_EnablePreload\n
2368:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR3        OC6PE          LL_TIM_OC_EnablePreload
2369:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @elseif STM32F302x8
2370:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR3        OC5PE          LL_TIM_OC_EnablePreload\n
2371:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR3        OC6PE          LL_TIM_OC_EnablePreload
2372:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @endif
2373:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
2374:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
2375:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
2376:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
2377:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
2378:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
2379:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH5
2380:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH6
2381:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note   OC5PE and OC6PE are not available for all F3 devices
2382:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note   CH5 and CH6 channels are not available for all F3 devices
2383:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval None
2384:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
2385:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_EnablePreload(TIM_TypeDef *TIMx, uint32_t Channel)
2386:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
2387:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
2388:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB
2389:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
2390:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
2391:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
2392:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
2393:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Disable compare register (TIMx_CCRx) preload for the output channel.
2394:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CCMR1        OC1PE          LL_TIM_OC_DisablePreload\n
2395:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR1        OC2PE          LL_TIM_OC_DisablePreload\n
2396:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR2        OC3PE          LL_TIM_OC_DisablePreload\n
2397:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR2        OC4PE          LL_TIM_OC_DisablePreload\n
2398:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @if STM32F334x8
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 62


2399:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR3        OC5PE          LL_TIM_OC_DisablePreload\n
2400:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR3        OC6PE          LL_TIM_OC_DisablePreload
2401:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @elseif STM32F303xC
2402:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR3        OC5PE          LL_TIM_OC_DisablePreload\n
2403:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR3        OC6PE          LL_TIM_OC_DisablePreload
2404:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @elseif STM32F302x8
2405:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR3        OC5PE          LL_TIM_OC_DisablePreload\n
2406:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR3        OC6PE          LL_TIM_OC_DisablePreload
2407:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @endif
2408:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
2409:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
2410:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
2411:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
2412:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
2413:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
2414:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH5
2415:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH6
2416:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note   OC5PE and OC6PE are not available for all F3 devices
2417:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note   CH5 and CH6 channels are not available for all F3 devices
2418:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval None
2419:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
2420:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_DisablePreload(TIM_TypeDef *TIMx, uint32_t Channel)
2421:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
2422:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
2423:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB
2424:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   CLEAR_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
2425:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
2426:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
2427:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
2428:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Indicates whether compare register (TIMx_CCRx) preload is enabled for the output channe
2429:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CCMR1        OC1PE          LL_TIM_OC_IsEnabledPreload\n
2430:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR1        OC2PE          LL_TIM_OC_IsEnabledPreload\n
2431:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR2        OC3PE          LL_TIM_OC_IsEnabledPreload\n
2432:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR2        OC4PE          LL_TIM_OC_IsEnabledPreload\n
2433:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @if   STM32F334x8
2434:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR3        OC5PE          LL_TIM_OC_IsEnabledPreload\n
2435:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR3        OC6PE          LL_TIM_OC_IsEnabledPreload
2436:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @elseif STM32F303xC
2437:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR3        OC5PE          LL_TIM_OC_IsEnabledPreload\n
2438:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR3        OC6PE          LL_TIM_OC_IsEnabledPreload
2439:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @elseif STM32F302x8
2440:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR3        OC5PE          LL_TIM_OC_IsEnabledPreload\n
2441:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR3        OC6PE          LL_TIM_OC_IsEnabledPreload
2442:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @endif
2443:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
2444:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
2445:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
2446:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
2447:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
2448:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
2449:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH5
2450:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH6
2451:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note   OC5PE and OC6PE are not available for all F3 devices
2452:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note   CH5 and CH6 channels are not available for all F3 devices
2453:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval State of bit (1 or 0).
2454:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
2455:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_OC_IsEnabledPreload(TIM_TypeDef *TIMx, uint32_t Channel)
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 63


2456:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
2457:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
2458:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB
2459:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   register uint32_t bitfield = TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel];
2460:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   return (READ_BIT(*pReg, bitfield) == bitfield);
2461:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
2462:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
2463:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
2464:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Enable clearing the output channel on an external event.
2465:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note This function can only be used in Output compare and PWM modes. It does not work in Force
2466:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note Macro @ref IS_TIM_OCXREF_CLEAR_INSTANCE(TIMx) can be used to check whether
2467:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       or not a timer instance can clear the OCxREF signal on an external event.
2468:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CCMR1        OC1CE          LL_TIM_OC_EnableClear\n
2469:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR1        OC2CE          LL_TIM_OC_EnableClear\n
2470:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR2        OC3CE          LL_TIM_OC_EnableClear\n
2471:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR2        OC4CE          LL_TIM_OC_EnableClear\n
2472:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @if STM32F334x8
2473:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR3        OC5CE          LL_TIM_OC_EnableClear\n
2474:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR3        OC6CE          LL_TIM_OC_EnableClear
2475:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @elseif STM32F303xC
2476:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR3        OC5CE          LL_TIM_OC_EnableClear\n
2477:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR3        OC6CE          LL_TIM_OC_EnableClear
2478:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @elseif STM32F302x8
2479:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR3        OC5CE          LL_TIM_OC_EnableClear\n
2480:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR3        OC6CE          LL_TIM_OC_EnableClear
2481:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @endif
2482:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
2483:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
2484:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
2485:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
2486:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
2487:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
2488:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH5
2489:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH6
2490:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note   OC5CE and OC6CE are not available for all F3 devices
2491:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note   CH5 and CH6 channels are not available for all F3 devices
2492:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval None
2493:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
2494:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_EnableClear(TIM_TypeDef *TIMx, uint32_t Channel)
2495:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
2496:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
2497:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB
2498:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   SET_BIT(*pReg, (TIM_CCMR1_OC1CE << SHIFT_TAB_OCxx[iChannel]));
2499:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
2500:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
2501:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
2502:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Disable clearing the output channel on an external event.
2503:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note Macro @ref IS_TIM_OCXREF_CLEAR_INSTANCE(TIMx) can be used to check whether
2504:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       or not a timer instance can clear the OCxREF signal on an external event.
2505:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CCMR1        OC1CE          LL_TIM_OC_DisableClear\n
2506:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR1        OC2CE          LL_TIM_OC_DisableClear\n
2507:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR2        OC3CE          LL_TIM_OC_DisableClear\n
2508:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR2        OC4CE          LL_TIM_OC_DisableClear\n
2509:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @if STM32F334x8
2510:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR3        OC5CE          LL_TIM_OC_DisableClear\n
2511:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR3        OC6CE          LL_TIM_OC_DisableClear
2512:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @elseif STM32F303xC
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 64


2513:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR3        OC5CE          LL_TIM_OC_DisableClear\n
2514:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR3        OC6CE          LL_TIM_OC_DisableClear
2515:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @elseif STM32F302x8
2516:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR3        OC5CE          LL_TIM_OC_DisableClear\n
2517:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR3        OC6CE          LL_TIM_OC_DisableClear
2518:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @endif
2519:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
2520:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
2521:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
2522:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
2523:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
2524:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
2525:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH5
2526:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH6
2527:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note   OC5CE and OC6CE are not available for all F3 devices
2528:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note   CH5 and CH6 channels are not available for all F3 devices
2529:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval None
2530:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
2531:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_DisableClear(TIM_TypeDef *TIMx, uint32_t Channel)
2532:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
2533:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
2534:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB
2535:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   CLEAR_BIT(*pReg, (TIM_CCMR1_OC1CE << SHIFT_TAB_OCxx[iChannel]));
2536:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
2537:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
2538:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
2539:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Indicates clearing the output channel on an external event is enabled for the output ch
2540:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note This function enables clearing the output channel on an external event.
2541:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note This function can only be used in Output compare and PWM modes. It does not work in Force
2542:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note Macro @ref IS_TIM_OCXREF_CLEAR_INSTANCE(TIMx) can be used to check whether
2543:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       or not a timer instance can clear the OCxREF signal on an external event.
2544:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CCMR1        OC1CE          LL_TIM_OC_IsEnabledClear\n
2545:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR1        OC2CE          LL_TIM_OC_IsEnabledClear\n
2546:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR2        OC3CE          LL_TIM_OC_IsEnabledClear\n
2547:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR2        OC4CE          LL_TIM_OC_IsEnabledClear\n
2548:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @if STM32F334x8
2549:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR3        OC5CE          LL_TIM_OC_IsEnabledClear\n
2550:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR3        OC6CE          LL_TIM_OC_IsEnabledClear
2551:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @elseif STM32F303xC
2552:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR3        OC5CE          LL_TIM_OC_IsEnabledClear\n
2553:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR3        OC6CE          LL_TIM_OC_IsEnabledClear
2554:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @elseif STM32F302x8
2555:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR3        OC5CE          LL_TIM_OC_IsEnabledClear\n
2556:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR3        OC6CE          LL_TIM_OC_IsEnabledClear
2557:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @endif
2558:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
2559:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
2560:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
2561:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
2562:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
2563:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
2564:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH5
2565:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH6
2566:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note   OC5CE and OC6CE are not available for all F3 devices
2567:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note   CH5 and CH6 channels are not available for all F3 devices
2568:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval State of bit (1 or 0).
2569:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 65


2570:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_OC_IsEnabledClear(TIM_TypeDef *TIMx, uint32_t Channel)
2571:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
2572:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
2573:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB
2574:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   register uint32_t bitfield = TIM_CCMR1_OC1CE << SHIFT_TAB_OCxx[iChannel];
2575:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   return (READ_BIT(*pReg, bitfield) == bitfield);
2576:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
2577:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
2578:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
2579:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Set the dead-time delay (delay inserted between the rising edge of the OCxREF signal an
2580:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note Macro @ref IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not
2581:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       dead-time insertion feature is supported by a timer instance.
2582:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note Helper macro @ref __LL_TIM_CALC_DEADTIME can be used to calculate the DeadTime parameter
2583:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll BDTR         DTG           LL_TIM_OC_SetDeadTime
2584:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
2585:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  DeadTime between Min_Data=0 and Max_Data=255
2586:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval None
2587:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
2588:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_SetDeadTime(TIM_TypeDef *TIMx, uint32_t DeadTime)
2589:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
2590:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   MODIFY_REG(TIMx->BDTR, TIM_BDTR_DTG, DeadTime);
2591:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
2592:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
2593:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
2594:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Set compare value for output channel 1 (TIMx_CCR1).
2595:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note In 32-bit timer implementations compare value can be between 0x00000000 and 0xFFFFFFFF.
2596:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note Macro @ref IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
2597:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       whether or not a timer instance supports a 32 bits counter.
2598:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note Macro @ref IS_TIM_CC1_INSTANCE(TIMx) can be used to check whether or not
2599:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       output channel 1 is supported by a timer instance.
2600:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CCR1         CCR1          LL_TIM_OC_SetCompareCH1
2601:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
2602:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  CompareValue between Min_Data=0 and Max_Data=65535
2603:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval None
2604:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
2605:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_SetCompareCH1(TIM_TypeDef *TIMx, uint32_t CompareValue)
2606:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
2607:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   WRITE_REG(TIMx->CCR1, CompareValue);
2608:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
2609:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
2610:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
2611:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Set compare value for output channel 2 (TIMx_CCR2).
2612:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note In 32-bit timer implementations compare value can be between 0x00000000 and 0xFFFFFFFF.
2613:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note Macro @ref IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
2614:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       whether or not a timer instance supports a 32 bits counter.
2615:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note Macro @ref IS_TIM_CC2_INSTANCE(TIMx) can be used to check whether or not
2616:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       output channel 2 is supported by a timer instance.
2617:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CCR2         CCR2          LL_TIM_OC_SetCompareCH2
2618:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
2619:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  CompareValue between Min_Data=0 and Max_Data=65535
2620:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval None
2621:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
2622:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_SetCompareCH2(TIM_TypeDef *TIMx, uint32_t CompareValue)
2623:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
2624:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   WRITE_REG(TIMx->CCR2, CompareValue);
2625:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
2626:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 66


2627:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
2628:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Set compare value for output channel 3 (TIMx_CCR3).
2629:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note In 32-bit timer implementations compare value can be between 0x00000000 and 0xFFFFFFFF.
2630:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note Macro @ref IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
2631:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       whether or not a timer instance supports a 32 bits counter.
2632:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note Macro @ref IS_TIM_CC3_INSTANCE(TIMx) can be used to check whether or not
2633:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       output channel is supported by a timer instance.
2634:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CCR3         CCR3          LL_TIM_OC_SetCompareCH3
2635:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
2636:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  CompareValue between Min_Data=0 and Max_Data=65535
2637:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval None
2638:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
2639:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_SetCompareCH3(TIM_TypeDef *TIMx, uint32_t CompareValue)
2640:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
2641:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   WRITE_REG(TIMx->CCR3, CompareValue);
2642:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
2643:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
2644:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
2645:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Set compare value for output channel 4 (TIMx_CCR4).
2646:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note In 32-bit timer implementations compare value can be between 0x00000000 and 0xFFFFFFFF.
2647:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note Macro @ref IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
2648:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       whether or not a timer instance supports a 32 bits counter.
2649:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note Macro @ref IS_TIM_CC4_INSTANCE(TIMx) can be used to check whether or not
2650:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       output channel 4 is supported by a timer instance.
2651:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CCR4         CCR4          LL_TIM_OC_SetCompareCH4
2652:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
2653:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  CompareValue between Min_Data=0 and Max_Data=65535
2654:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval None
2655:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
2656:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_SetCompareCH4(TIM_TypeDef *TIMx, uint32_t CompareValue)
2657:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
2658:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   WRITE_REG(TIMx->CCR4, CompareValue);
2659:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
2660:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
2661:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #if defined(TIM_CCR5_CCR5)
2662:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
2663:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Set compare value for output channel 5 (TIMx_CCR5).
2664:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note Macro @ref IS_TIM_CC5_INSTANCE(TIMx) can be used to check whether or not
2665:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       output channel 5 is supported by a timer instance.
2666:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @if STM32F334x8
2667:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CCR5         CCR5          LL_TIM_OC_SetCompareCH5
2668:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @elseif STM32F303xC
2669:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CCR5         CCR5          LL_TIM_OC_SetCompareCH5
2670:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @elseif STM32F302x8
2671:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CCR5         CCR5          LL_TIM_OC_SetCompareCH5
2672:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @endif
2673:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
2674:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  CompareValue between Min_Data=0 and Max_Data=65535
2675:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note   CH5 channel is not available for all F3 devices
2676:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval None
2677:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
2678:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_SetCompareCH5(TIM_TypeDef *TIMx, uint32_t CompareValue)
2679:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
2680:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   WRITE_REG(TIMx->CCR5, CompareValue);
2681:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
2682:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
2683:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #endif /* TIM_CCR5_CCR5 */
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 67


2684:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #if defined(TIM_CCR6_CCR6)
2685:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
2686:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Set compare value for output channel 6 (TIMx_CCR6).
2687:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note Macro @ref IS_TIM_CC6_INSTANCE(TIMx) can be used to check whether or not
2688:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       output channel 6 is supported by a timer instance.
2689:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @if STM32F344x8
2690:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CCR6         CCR6          LL_TIM_OC_SetCompareCH6
2691:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @elseif STM32F303xC
2692:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCR6         CCR6          LL_TIM_OC_SetCompareCH6
2693:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @elseif STM32F302x8
2694:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCR6         CCR6          LL_TIM_OC_SetCompareCH6
2695:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @endif
2696:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
2697:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  CompareValue between Min_Data=0 and Max_Data=65535
2698:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note   CH6 channel is not available for all F3 devices
2699:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval None
2700:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
2701:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_SetCompareCH6(TIM_TypeDef *TIMx, uint32_t CompareValue)
2702:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
2703:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   WRITE_REG(TIMx->CCR6, CompareValue);
2704:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
2705:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
2706:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #endif /* TIM_CCR6_CCR6 */
2707:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
2708:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Get compare value (TIMx_CCR1) set for  output channel 1.
2709:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note In 32-bit timer implementations returned compare value can be between 0x00000000 and 0xFF
2710:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note Macro @ref IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
2711:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       whether or not a timer instance supports a 32 bits counter.
2712:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note Macro @ref IS_TIM_CC1_INSTANCE(TIMx) can be used to check whether or not
2713:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       output channel 1 is supported by a timer instance.
2714:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CCR1         CCR1          LL_TIM_OC_GetCompareCH1
2715:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
2716:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval CompareValue (between Min_Data=0 and Max_Data=65535)
2717:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
2718:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_OC_GetCompareCH1(TIM_TypeDef *TIMx)
2719:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
2720:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   return (uint32_t)(READ_REG(TIMx->CCR1));
2721:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
2722:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
2723:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
2724:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Get compare value (TIMx_CCR2) set for  output channel 2.
2725:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note In 32-bit timer implementations returned compare value can be between 0x00000000 and 0xFF
2726:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note Macro @ref IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
2727:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       whether or not a timer instance supports a 32 bits counter.
2728:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note Macro @ref IS_TIM_CC2_INSTANCE(TIMx) can be used to check whether or not
2729:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       output channel 2 is supported by a timer instance.
2730:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CCR2         CCR2          LL_TIM_OC_GetCompareCH2
2731:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
2732:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval CompareValue (between Min_Data=0 and Max_Data=65535)
2733:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
2734:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_OC_GetCompareCH2(TIM_TypeDef *TIMx)
2735:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
2736:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   return (uint32_t)(READ_REG(TIMx->CCR2));
2737:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
2738:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
2739:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
2740:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Get compare value (TIMx_CCR3) set for  output channel 3.
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 68


2741:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note In 32-bit timer implementations returned compare value can be between 0x00000000 and 0xFF
2742:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note Macro @ref IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
2743:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       whether or not a timer instance supports a 32 bits counter.
2744:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note Macro @ref IS_TIM_CC3_INSTANCE(TIMx) can be used to check whether or not
2745:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       output channel 3 is supported by a timer instance.
2746:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CCR3         CCR3          LL_TIM_OC_GetCompareCH3
2747:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
2748:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval CompareValue (between Min_Data=0 and Max_Data=65535)
2749:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
2750:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_OC_GetCompareCH3(TIM_TypeDef *TIMx)
2751:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
2752:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   return (uint32_t)(READ_REG(TIMx->CCR3));
2753:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
2754:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
2755:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
2756:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Get compare value (TIMx_CCR4) set for  output channel 4.
2757:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note In 32-bit timer implementations returned compare value can be between 0x00000000 and 0xFF
2758:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note Macro @ref IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
2759:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       whether or not a timer instance supports a 32 bits counter.
2760:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note Macro @ref IS_TIM_CC4_INSTANCE(TIMx) can be used to check whether or not
2761:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       output channel 4 is supported by a timer instance.
2762:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CCR4         CCR4          LL_TIM_OC_GetCompareCH4
2763:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
2764:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval CompareValue (between Min_Data=0 and Max_Data=65535)
2765:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
2766:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_OC_GetCompareCH4(TIM_TypeDef *TIMx)
2767:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
2768:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   return (uint32_t)(READ_REG(TIMx->CCR4));
2769:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
2770:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
2771:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #if defined(TIM_CCR5_CCR5)
2772:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
2773:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Get compare value (TIMx_CCR5) set for  output channel 5.
2774:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note Macro @ref IS_TIM_CC5_INSTANCE(TIMx) can be used to check whether or not
2775:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       output channel 5 is supported by a timer instance.
2776:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @if STM32F334x8
2777:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CCR5         CCR5          LL_TIM_OC_GetCompareCH5
2778:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @elseif STM32F303xC
2779:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCR5         CCR5          LL_TIM_OC_GetCompareCH5
2780:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @elseif STM32F302x8
2781:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCR5         CCR5          LL_TIM_OC_GetCompareCH5
2782:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @endif
2783:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
2784:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note   CH5 channel is not available for all F3 devices
2785:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval CompareValue (between Min_Data=0 and Max_Data=65535)
2786:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
2787:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_OC_GetCompareCH5(TIM_TypeDef *TIMx)
2788:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
2789:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   return (uint32_t)(READ_REG(TIMx->CCR5));
2790:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
2791:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
2792:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #endif /* TIM_CCR5_CCR5 */
2793:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #if defined(TIM_CCR6_CCR6)
2794:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
2795:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Get compare value (TIMx_CCR6) set for  output channel 6.
2796:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note Macro @ref IS_TIM_CC6_INSTANCE(TIMx) can be used to check whether or not
2797:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       output channel 6 is supported by a timer instance.
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 69


2798:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @if STM32F334x8
2799:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CCR6         CCR6          LL_TIM_OC_GetCompareCH6
2800:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @elseif STM32F303xC
2801:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCR6         CCR6          LL_TIM_OC_GetCompareCH6
2802:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @elseif STM32F302x8
2803:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCR6         CCR6          LL_TIM_OC_GetCompareCH6
2804:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @endif
2805:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
2806:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note   CH6 channel is not available for all F3 devices
2807:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval CompareValue (between Min_Data=0 and Max_Data=65535)
2808:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
2809:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_OC_GetCompareCH6(TIM_TypeDef *TIMx)
2810:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
2811:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   return (uint32_t)(READ_REG(TIMx->CCR6));
2812:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
2813:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
2814:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #endif /* TIM_CCR6_CCR6 */
2815:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #if defined(TIM_CCR5_CCR5)
2816:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
2817:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Select on which reference signal the OC5REF is combined to.
2818:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note Macro @ref IS_TIM_COMBINED3PHASEPWM_INSTANCE(TIMx) can be used to check
2819:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       whether or not a timer instance supports the combined 3-phase PWM mode.
2820:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @if STM32F334x8
2821:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CCR5         GC5C3          LL_TIM_SetCH5CombinedChannels\n
2822:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCR5         GC5C2          LL_TIM_SetCH5CombinedChannels\n
2823:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCR5         GC5C1          LL_TIM_SetCH5CombinedChannels
2824:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @elseif STM32F303xC
2825:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCR5         GC5C3          LL_TIM_SetCH5CombinedChannels\n
2826:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCR5         GC5C2          LL_TIM_SetCH5CombinedChannels\n
2827:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCR5         GC5C1          LL_TIM_SetCH5CombinedChannels
2828:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @elseif STM32F302x8
2829:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCR5         GC5C3          LL_TIM_SetCH5CombinedChannels\n
2830:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCR5         GC5C2          LL_TIM_SetCH5CombinedChannels\n
2831:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCR5         GC5C1          LL_TIM_SetCH5CombinedChannels
2832:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @endif
2833:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
2834:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  GroupCH5 This parameter can be one of the following values:
2835:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_GROUPCH5_NONE
2836:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_GROUPCH5_OC1REFC
2837:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_GROUPCH5_OC2REFC
2838:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_GROUPCH5_OC3REFC
2839:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note   CH5 channel is not available for all F3 devices
2840:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval None
2841:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
2842:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetCH5CombinedChannels(TIM_TypeDef *TIMx, uint32_t GroupCH5)
2843:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
2844:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   MODIFY_REG(TIMx->CCR5, TIM_CCR5_CCR5, GroupCH5);
2845:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
2846:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
2847:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #endif /* TIM_CCR5_CCR5 */
2848:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
2849:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @}
2850:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
2851:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
2852:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /** @defgroup TIM_LL_EF_Input_Channel Input channel configuration
2853:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @{
2854:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 70


2855:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
2856:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Configure input channel.
2857:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CCMR1        CC1S          LL_TIM_IC_Config\n
2858:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR1        IC1PSC        LL_TIM_IC_Config\n
2859:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR1        IC1F          LL_TIM_IC_Config\n
2860:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR1        CC2S          LL_TIM_IC_Config\n
2861:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR1        IC2PSC        LL_TIM_IC_Config\n
2862:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR1        IC2F          LL_TIM_IC_Config\n
2863:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR2        CC3S          LL_TIM_IC_Config\n
2864:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR2        IC3PSC        LL_TIM_IC_Config\n
2865:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR2        IC3F          LL_TIM_IC_Config\n
2866:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR2        CC4S          LL_TIM_IC_Config\n
2867:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR2        IC4PSC        LL_TIM_IC_Config\n
2868:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR2        IC4F          LL_TIM_IC_Config\n
2869:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCER         CC1P          LL_TIM_IC_Config\n
2870:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCER         CC1NP         LL_TIM_IC_Config\n
2871:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCER         CC2P          LL_TIM_IC_Config\n
2872:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCER         CC2NP         LL_TIM_IC_Config\n
2873:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCER         CC3P          LL_TIM_IC_Config\n
2874:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCER         CC3NP         LL_TIM_IC_Config\n
2875:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCER         CC4P          LL_TIM_IC_Config\n
2876:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCER         CC4NP         LL_TIM_IC_Config
2877:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
2878:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
2879:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
2880:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
2881:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
2882:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
2883:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  Configuration This parameter must be a combination of all the following values:
2884:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_ACTIVEINPUT_DIRECTTI or @ref LL_TIM_ACTIVEINPUT_INDIRECTTI or @ref LL_
2885:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_ICPSC_DIV1 or ... or @ref LL_TIM_ICPSC_DIV8
2886:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV1 or ... or @ref LL_TIM_IC_FILTER_FDIV32_N8
2887:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_POLARITY_RISING or @ref LL_TIM_IC_POLARITY_FALLING or @ref LL_TIM_I
2888:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval None
2889:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
2890:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_IC_Config(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t Configuration)
2891:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
2892:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
2893:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB
2894:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   MODIFY_REG(*pReg, ((TIM_CCMR1_IC1F | TIM_CCMR1_IC1PSC | TIM_CCMR1_CC1S) << SHIFT_TAB_ICxx[iChanne
2895:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****              ((Configuration >> 16U) & (TIM_CCMR1_IC1F | TIM_CCMR1_IC1PSC | TIM_CCMR1_CC1S))  << SH
2896:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   MODIFY_REG(TIMx->CCER, ((TIM_CCER_CC1NP | TIM_CCER_CC1P) << SHIFT_TAB_CCxP[iChannel]),
2897:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****              (Configuration & (TIM_CCER_CC1NP | TIM_CCER_CC1P)) << SHIFT_TAB_CCxP[iChannel]);
2898:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
2899:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
2900:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
2901:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Set the active input.
2902:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CCMR1        CC1S          LL_TIM_IC_SetActiveInput\n
2903:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR1        CC2S          LL_TIM_IC_SetActiveInput\n
2904:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR2        CC3S          LL_TIM_IC_SetActiveInput\n
2905:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR2        CC4S          LL_TIM_IC_SetActiveInput
2906:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
2907:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
2908:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
2909:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
2910:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
2911:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 71


2912:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  ICActiveInput This parameter can be one of the following values:
2913:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_ACTIVEINPUT_DIRECTTI
2914:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_ACTIVEINPUT_INDIRECTTI
2915:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_ACTIVEINPUT_TRC
2916:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval None
2917:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
2918:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_IC_SetActiveInput(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICActiv
2919:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
2920:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
2921:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB
2922:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   MODIFY_REG(*pReg, ((TIM_CCMR1_CC1S) << SHIFT_TAB_ICxx[iChannel]), (ICActiveInput >> 16U) << SHIFT
2923:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
2924:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
2925:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
2926:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Get the current active input.
2927:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CCMR1        CC1S          LL_TIM_IC_GetActiveInput\n
2928:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR1        CC2S          LL_TIM_IC_GetActiveInput\n
2929:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR2        CC3S          LL_TIM_IC_GetActiveInput\n
2930:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR2        CC4S          LL_TIM_IC_GetActiveInput
2931:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
2932:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
2933:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
2934:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
2935:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
2936:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
2937:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval Returned value can be one of the following values:
2938:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_ACTIVEINPUT_DIRECTTI
2939:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_ACTIVEINPUT_INDIRECTTI
2940:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_ACTIVEINPUT_TRC
2941:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
2942:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IC_GetActiveInput(TIM_TypeDef *TIMx, uint32_t Channel)
2943:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
2944:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
2945:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB
2946:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   return ((READ_BIT(*pReg, ((TIM_CCMR1_CC1S) << SHIFT_TAB_ICxx[iChannel])) >> SHIFT_TAB_ICxx[iChann
2947:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
2948:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
2949:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
2950:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Set the prescaler of input channel.
2951:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CCMR1        IC1PSC        LL_TIM_IC_SetPrescaler\n
2952:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR1        IC2PSC        LL_TIM_IC_SetPrescaler\n
2953:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR2        IC3PSC        LL_TIM_IC_SetPrescaler\n
2954:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR2        IC4PSC        LL_TIM_IC_SetPrescaler
2955:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
2956:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
2957:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
2958:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
2959:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
2960:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
2961:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  ICPrescaler This parameter can be one of the following values:
2962:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_ICPSC_DIV1
2963:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_ICPSC_DIV2
2964:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_ICPSC_DIV4
2965:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_ICPSC_DIV8
2966:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval None
2967:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
2968:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_IC_SetPrescaler(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICPrescal
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 72


2969:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
2970:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
2971:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB
2972:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   MODIFY_REG(*pReg, ((TIM_CCMR1_IC1PSC) << SHIFT_TAB_ICxx[iChannel]), (ICPrescaler >> 16U) << SHIFT
2973:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
2974:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
2975:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
2976:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Get the current prescaler value acting on an  input channel.
2977:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CCMR1        IC1PSC        LL_TIM_IC_GetPrescaler\n
2978:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR1        IC2PSC        LL_TIM_IC_GetPrescaler\n
2979:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR2        IC3PSC        LL_TIM_IC_GetPrescaler\n
2980:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR2        IC4PSC        LL_TIM_IC_GetPrescaler
2981:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
2982:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
2983:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
2984:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
2985:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
2986:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
2987:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval Returned value can be one of the following values:
2988:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_ICPSC_DIV1
2989:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_ICPSC_DIV2
2990:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_ICPSC_DIV4
2991:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_ICPSC_DIV8
2992:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
2993:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IC_GetPrescaler(TIM_TypeDef *TIMx, uint32_t Channel)
2994:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
2995:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
2996:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB
2997:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   return ((READ_BIT(*pReg, ((TIM_CCMR1_IC1PSC) << SHIFT_TAB_ICxx[iChannel])) >> SHIFT_TAB_ICxx[iCha
2998:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
2999:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
3000:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
3001:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Set the input filter duration.
3002:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CCMR1        IC1F          LL_TIM_IC_SetFilter\n
3003:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR1        IC2F          LL_TIM_IC_SetFilter\n
3004:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR2        IC3F          LL_TIM_IC_SetFilter\n
3005:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR2        IC4F          LL_TIM_IC_SetFilter
3006:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
3007:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
3008:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
3009:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
3010:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
3011:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
3012:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  ICFilter This parameter can be one of the following values:
3013:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV1
3014:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV1_N2
3015:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV1_N4
3016:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV1_N8
3017:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV2_N6
3018:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV2_N8
3019:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV4_N6
3020:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV4_N8
3021:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV8_N6
3022:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV8_N8
3023:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV16_N5
3024:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV16_N6
3025:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV16_N8
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 73


3026:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV32_N5
3027:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV32_N6
3028:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV32_N8
3029:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval None
3030:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
3031:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_IC_SetFilter(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICFilter)
3032:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
3033:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
3034:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB
3035:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   MODIFY_REG(*pReg, ((TIM_CCMR1_IC1F) << SHIFT_TAB_ICxx[iChannel]), (ICFilter >> 16U) << SHIFT_TAB_
3036:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
3037:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
3038:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
3039:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Get the input filter duration.
3040:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CCMR1        IC1F          LL_TIM_IC_GetFilter\n
3041:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR1        IC2F          LL_TIM_IC_GetFilter\n
3042:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR2        IC3F          LL_TIM_IC_GetFilter\n
3043:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCMR2        IC4F          LL_TIM_IC_GetFilter
3044:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
3045:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
3046:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
3047:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
3048:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
3049:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
3050:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval Returned value can be one of the following values:
3051:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV1
3052:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV1_N2
3053:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV1_N4
3054:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV1_N8
3055:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV2_N6
3056:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV2_N8
3057:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV4_N6
3058:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV4_N8
3059:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV8_N6
3060:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV8_N8
3061:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV16_N5
3062:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV16_N6
3063:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV16_N8
3064:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV32_N5
3065:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV32_N6
3066:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV32_N8
3067:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
3068:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IC_GetFilter(TIM_TypeDef *TIMx, uint32_t Channel)
3069:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
3070:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
3071:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB
3072:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   return ((READ_BIT(*pReg, ((TIM_CCMR1_IC1F) << SHIFT_TAB_ICxx[iChannel])) >> SHIFT_TAB_ICxx[iChann
3073:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
3074:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
3075:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
3076:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Set the input channel polarity.
3077:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CCER         CC1P          LL_TIM_IC_SetPolarity\n
3078:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCER         CC1NP         LL_TIM_IC_SetPolarity\n
3079:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCER         CC2P          LL_TIM_IC_SetPolarity\n
3080:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCER         CC2NP         LL_TIM_IC_SetPolarity\n
3081:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCER         CC3P          LL_TIM_IC_SetPolarity\n
3082:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCER         CC3NP         LL_TIM_IC_SetPolarity\n
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 74


3083:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCER         CC4P          LL_TIM_IC_SetPolarity\n
3084:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCER         CC4NP         LL_TIM_IC_SetPolarity
3085:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
3086:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
3087:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
3088:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
3089:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
3090:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
3091:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  ICPolarity This parameter can be one of the following values:
3092:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_POLARITY_RISING
3093:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_POLARITY_FALLING
3094:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_POLARITY_BOTHEDGE
3095:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval None
3096:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
3097:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_IC_SetPolarity(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICPolarity
3098:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
3099:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
3100:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   MODIFY_REG(TIMx->CCER, ((TIM_CCER_CC1NP | TIM_CCER_CC1P) << SHIFT_TAB_CCxP[iChannel]),
3101:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****              ICPolarity << SHIFT_TAB_CCxP[iChannel]);
3102:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
3103:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
3104:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
3105:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Get the current input channel polarity.
3106:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CCER         CC1P          LL_TIM_IC_GetPolarity\n
3107:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCER         CC1NP         LL_TIM_IC_GetPolarity\n
3108:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCER         CC2P          LL_TIM_IC_GetPolarity\n
3109:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCER         CC2NP         LL_TIM_IC_GetPolarity\n
3110:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCER         CC3P          LL_TIM_IC_GetPolarity\n
3111:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCER         CC3NP         LL_TIM_IC_GetPolarity\n
3112:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCER         CC4P          LL_TIM_IC_GetPolarity\n
3113:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         CCER         CC4NP         LL_TIM_IC_GetPolarity
3114:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
3115:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
3116:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
3117:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
3118:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
3119:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
3120:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval Returned value can be one of the following values:
3121:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_POLARITY_RISING
3122:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_POLARITY_FALLING
3123:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_POLARITY_BOTHEDGE
3124:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
3125:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IC_GetPolarity(TIM_TypeDef *TIMx, uint32_t Channel)
3126:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
3127:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
3128:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   return (READ_BIT(TIMx->CCER, ((TIM_CCER_CC1NP | TIM_CCER_CC1P) << SHIFT_TAB_CCxP[iChannel])) >>
3129:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****           SHIFT_TAB_CCxP[iChannel]);
3130:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
3131:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
3132:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
3133:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Connect the TIMx_CH1, CH2 and CH3 pins  to the TI1 input (XOR combination).
3134:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note Macro @ref IS_TIM_XOR_INSTANCE(TIMx) can be used to check whether or not
3135:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       a timer instance provides an XOR input.
3136:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CR2          TI1S          LL_TIM_IC_EnableXORCombination
3137:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
3138:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval None
3139:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 75


3140:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_IC_EnableXORCombination(TIM_TypeDef *TIMx)
3141:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
3142:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   SET_BIT(TIMx->CR2, TIM_CR2_TI1S);
3143:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
3144:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
3145:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
3146:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Disconnect the TIMx_CH1, CH2 and CH3 pins  from the TI1 input.
3147:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note Macro @ref IS_TIM_XOR_INSTANCE(TIMx) can be used to check whether or not
3148:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       a timer instance provides an XOR input.
3149:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CR2          TI1S          LL_TIM_IC_DisableXORCombination
3150:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
3151:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval None
3152:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
3153:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_IC_DisableXORCombination(TIM_TypeDef *TIMx)
3154:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
3155:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   CLEAR_BIT(TIMx->CR2, TIM_CR2_TI1S);
3156:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
3157:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
3158:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
3159:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Indicates whether the TIMx_CH1, CH2 and CH3 pins are connectected to the TI1 input.
3160:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note Macro @ref IS_TIM_XOR_INSTANCE(TIMx) can be used to check whether or not
3161:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * a timer instance provides an XOR input.
3162:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CR2          TI1S          LL_TIM_IC_IsEnabledXORCombination
3163:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
3164:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval State of bit (1 or 0).
3165:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
3166:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IC_IsEnabledXORCombination(TIM_TypeDef *TIMx)
3167:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
3168:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   return (READ_BIT(TIMx->CR2, TIM_CR2_TI1S) == (TIM_CR2_TI1S));
3169:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
3170:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
3171:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
3172:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Get captured value for input channel 1.
3173:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note In 32-bit timer implementations returned captured value can be between 0x00000000 and 0xF
3174:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note Macro @ref IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
3175:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       whether or not a timer instance supports a 32 bits counter.
3176:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note Macro @ref IS_TIM_CC1_INSTANCE(TIMx) can be used to check whether or not
3177:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       input channel 1 is supported by a timer instance.
3178:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CCR1         CCR1          LL_TIM_IC_GetCaptureCH1
3179:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
3180:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval CapturedValue (between Min_Data=0 and Max_Data=65535)
3181:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
3182:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IC_GetCaptureCH1(TIM_TypeDef *TIMx)
3183:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
3184:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   return (uint32_t)(READ_REG(TIMx->CCR1));
3185:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
3186:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
3187:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
3188:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Get captured value for input channel 2.
3189:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note In 32-bit timer implementations returned captured value can be between 0x00000000 and 0xF
3190:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note Macro @ref IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
3191:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       whether or not a timer instance supports a 32 bits counter.
3192:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note Macro @ref IS_TIM_CC2_INSTANCE(TIMx) can be used to check whether or not
3193:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       input channel 2 is supported by a timer instance.
3194:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CCR2         CCR2          LL_TIM_IC_GetCaptureCH2
3195:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
3196:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval CapturedValue (between Min_Data=0 and Max_Data=65535)
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 76


3197:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
3198:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IC_GetCaptureCH2(TIM_TypeDef *TIMx)
3199:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
3200:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   return (uint32_t)(READ_REG(TIMx->CCR2));
3201:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
3202:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
3203:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
3204:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Get captured value for input channel 3.
3205:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note In 32-bit timer implementations returned captured value can be between 0x00000000 and 0xF
3206:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note Macro @ref IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
3207:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       whether or not a timer instance supports a 32 bits counter.
3208:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note Macro @ref IS_TIM_CC3_INSTANCE(TIMx) can be used to check whether or not
3209:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       input channel 3 is supported by a timer instance.
3210:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CCR3         CCR3          LL_TIM_IC_GetCaptureCH3
3211:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
3212:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval CapturedValue (between Min_Data=0 and Max_Data=65535)
3213:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
3214:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IC_GetCaptureCH3(TIM_TypeDef *TIMx)
3215:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
3216:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   return (uint32_t)(READ_REG(TIMx->CCR3));
3217:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
3218:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
3219:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
3220:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Get captured value for input channel 4.
3221:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note In 32-bit timer implementations returned captured value can be between 0x00000000 and 0xF
3222:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note Macro @ref IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
3223:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       whether or not a timer instance supports a 32 bits counter.
3224:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note Macro @ref IS_TIM_CC4_INSTANCE(TIMx) can be used to check whether or not
3225:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       input channel 4 is supported by a timer instance.
3226:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CCR4         CCR4          LL_TIM_IC_GetCaptureCH4
3227:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
3228:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval CapturedValue (between Min_Data=0 and Max_Data=65535)
3229:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
3230:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IC_GetCaptureCH4(TIM_TypeDef *TIMx)
3231:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
3232:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   return (uint32_t)(READ_REG(TIMx->CCR4));
3233:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
3234:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
3235:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
3236:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @}
3237:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
3238:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
3239:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /** @defgroup TIM_LL_EF_Clock_Selection Counter clock selection
3240:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @{
3241:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
3242:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
3243:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Enable external clock mode 2.
3244:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note When external clock mode 2 is enabled the counter is clocked by any active edge on the ET
3245:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note Macro @ref IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(TIMx) can be used to check
3246:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       whether or not a timer instance supports external clock mode2.
3247:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll SMCR         ECE           LL_TIM_EnableExternalClock
3248:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
3249:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval None
3250:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
3251:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_EnableExternalClock(TIM_TypeDef *TIMx)
3252:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
3253:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   SET_BIT(TIMx->SMCR, TIM_SMCR_ECE);
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 77


3254:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
3255:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
3256:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
3257:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Disable external clock mode 2.
3258:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note Macro @ref IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(TIMx) can be used to check
3259:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       whether or not a timer instance supports external clock mode2.
3260:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll SMCR         ECE           LL_TIM_DisableExternalClock
3261:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
3262:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval None
3263:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
3264:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_DisableExternalClock(TIM_TypeDef *TIMx)
3265:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
3266:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   CLEAR_BIT(TIMx->SMCR, TIM_SMCR_ECE);
3267:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
3268:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
3269:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
3270:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Indicate whether external clock mode 2 is enabled.
3271:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note Macro @ref IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(TIMx) can be used to check
3272:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       whether or not a timer instance supports external clock mode2.
3273:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll SMCR         ECE           LL_TIM_IsEnabledExternalClock
3274:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
3275:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval State of bit (1 or 0).
3276:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
3277:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsEnabledExternalClock(TIM_TypeDef *TIMx)
3278:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
3279:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   return (READ_BIT(TIMx->SMCR, TIM_SMCR_ECE) == (TIM_SMCR_ECE));
3280:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
3281:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
3282:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
3283:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Set the clock source of the counter clock.
3284:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note when selected clock source is external clock mode 1, the timer input
3285:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       the external clock is applied is selected by calling the @ref LL_TIM_SetTriggerInput()
3286:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       function. This timer input must be configured by calling
3287:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       the @ref LL_TIM_IC_Config() function.
3288:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note Macro @ref IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(TIMx) can be used to check
3289:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       whether or not a timer instance supports external clock mode1.
3290:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note Macro @ref IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(TIMx) can be used to check
3291:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       whether or not a timer instance supports external clock mode2.
3292:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll SMCR         SMS           LL_TIM_SetClockSource\n
3293:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         SMCR         ECE           LL_TIM_SetClockSource
3294:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
3295:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  ClockSource This parameter can be one of the following values:
3296:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CLOCKSOURCE_INTERNAL
3297:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE1
3298:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE2
3299:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval None
3300:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
3301:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetClockSource(TIM_TypeDef *TIMx, uint32_t ClockSource)
 224              		.loc 3 3301 22 view .LVU56
 225              	.LBB113:
3302:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
3303:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 226              		.loc 3 3303 3 view .LVU57
 227 0064 AB68     		ldr	r3, [r5, #8]
 228 0066 23F4A033 		bic	r3, r3, #81920
 229 006a 23F00703 		bic	r3, r3, #7
 230 006e AB60     		str	r3, [r5, #8]
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 78


 231              	.LVL9:
 232              		.loc 3 3303 3 is_stmt 0 view .LVU58
 233              	.LBE113:
 234              	.LBE112:
 163:Src/main.c    ****   TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 235              		.loc 1 163 3 is_stmt 1 view .LVU59
 236              	.LBB114:
 237              	.LBI114:
2385:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
 238              		.loc 3 2385 22 view .LVU60
 239              	.LBB115:
2387:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB
 240              		.loc 3 2387 3 view .LVU61
2388:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 241              		.loc 3 2388 3 view .LVU62
2388:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 242              		.loc 3 2388 74 is_stmt 0 view .LVU63
 243 0070 DFF8D480 		ldr	r8, .L5+12
 244              	.LVL10:
2389:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
 245              		.loc 3 2389 3 is_stmt 1 view .LVU64
 246 0074 AB69     		ldr	r3, [r5, #24]
 247 0076 43F40063 		orr	r3, r3, #2048
 248 007a AB61     		str	r3, [r5, #24]
 249              	.LVL11:
2389:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
 250              		.loc 3 2389 3 is_stmt 0 view .LVU65
 251              	.LBE115:
 252              	.LBE114:
 164:Src/main.c    ****   TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_ENABLE;
 253              		.loc 1 164 3 is_stmt 1 view .LVU66
 164:Src/main.c    ****   TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_ENABLE;
 254              		.loc 1 164 28 is_stmt 0 view .LVU67
 255 007c 6023     		movs	r3, #96
 256 007e 0993     		str	r3, [sp, #36]
 165:Src/main.c    ****   TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 257              		.loc 1 165 3 is_stmt 1 view .LVU68
 165:Src/main.c    ****   TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 258              		.loc 1 165 29 is_stmt 0 view .LVU69
 259 0080 0A97     		str	r7, [sp, #40]
 166:Src/main.c    ****   TIM_OC_InitStruct.CompareValue = 1500;
 260              		.loc 1 166 3 is_stmt 1 view .LVU70
 166:Src/main.c    ****   TIM_OC_InitStruct.CompareValue = 1500;
 261              		.loc 1 166 30 is_stmt 0 view .LVU71
 262 0082 0B94     		str	r4, [sp, #44]
 167:Src/main.c    ****   TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 263              		.loc 1 167 3 is_stmt 1 view .LVU72
 167:Src/main.c    ****   TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 264              		.loc 1 167 34 is_stmt 0 view .LVU73
 265 0084 40F2DC53 		movw	r3, #1500
 266 0088 0C93     		str	r3, [sp, #48]
 168:Src/main.c    ****   LL_TIM_OC_Init(TIM3, LL_TIM_CHANNEL_CH2, &TIM_OC_InitStruct);
 267              		.loc 1 168 3 is_stmt 1 view .LVU74
 168:Src/main.c    ****   LL_TIM_OC_Init(TIM3, LL_TIM_CHANNEL_CH2, &TIM_OC_InitStruct);
 268              		.loc 1 168 32 is_stmt 0 view .LVU75
 269 008a 0D94     		str	r4, [sp, #52]
 169:Src/main.c    ****   LL_TIM_OC_DisableFast(TIM3, LL_TIM_CHANNEL_CH2);
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 79


 270              		.loc 1 169 3 is_stmt 1 view .LVU76
 271 008c 09AA     		add	r2, sp, #36
 272 008e 1021     		movs	r1, #16
 273 0090 2846     		mov	r0, r5
 274 0092 FFF7FEFF 		bl	LL_TIM_OC_Init
 275              	.LVL12:
 170:Src/main.c    ****   LL_TIM_OC_EnablePreload(TIM3, LL_TIM_CHANNEL_CH3);
 276              		.loc 1 170 3 view .LVU77
 277              	.LBB116:
 278              	.LBI116:
2313:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
 279              		.loc 3 2313 22 view .LVU78
 280              	.LBB117:
2315:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB
 281              		.loc 3 2315 3 view .LVU79
2316:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   CLEAR_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
 282              		.loc 3 2316 3 view .LVU80
2317:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 283              		.loc 3 2317 3 view .LVU81
 284 0096 AB69     		ldr	r3, [r5, #24]
 285 0098 23F48063 		bic	r3, r3, #1024
 286 009c AB61     		str	r3, [r5, #24]
 287              	.LVL13:
2317:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 288              		.loc 3 2317 3 is_stmt 0 view .LVU82
 289              	.LBE117:
 290              	.LBE116:
 171:Src/main.c    ****   TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_ENABLE;
 291              		.loc 1 171 3 is_stmt 1 view .LVU83
 292              	.LBB118:
 293              	.LBI118:
2385:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
 294              		.loc 3 2385 22 view .LVU84
 295              	.LBB119:
2387:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB
 296              		.loc 3 2387 3 view .LVU85
2388:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 297              		.loc 3 2388 3 view .LVU86
2389:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
 298              		.loc 3 2389 3 view .LVU87
 299 009e D8F80430 		ldr	r3, [r8, #4]
 300 00a2 43F00803 		orr	r3, r3, #8
 301 00a6 C8F80430 		str	r3, [r8, #4]
 302              	.LVL14:
2389:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
 303              		.loc 3 2389 3 is_stmt 0 view .LVU88
 304              	.LBE119:
 305              	.LBE118:
 172:Src/main.c    ****   TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 306              		.loc 1 172 3 is_stmt 1 view .LVU89
 172:Src/main.c    ****   TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 307              		.loc 1 172 29 is_stmt 0 view .LVU90
 308 00aa 0A97     		str	r7, [sp, #40]
 173:Src/main.c    ****   LL_TIM_OC_Init(TIM3, LL_TIM_CHANNEL_CH3, &TIM_OC_InitStruct);
 309              		.loc 1 173 3 is_stmt 1 view .LVU91
 173:Src/main.c    ****   LL_TIM_OC_Init(TIM3, LL_TIM_CHANNEL_CH3, &TIM_OC_InitStruct);
 310              		.loc 1 173 30 is_stmt 0 view .LVU92
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 80


 311 00ac 0B94     		str	r4, [sp, #44]
 174:Src/main.c    ****   LL_TIM_OC_DisableFast(TIM3, LL_TIM_CHANNEL_CH3);
 312              		.loc 1 174 3 is_stmt 1 view .LVU93
 313 00ae 09AA     		add	r2, sp, #36
 314 00b0 4FF48071 		mov	r1, #256
 315 00b4 2846     		mov	r0, r5
 316 00b6 FFF7FEFF 		bl	LL_TIM_OC_Init
 317              	.LVL15:
 175:Src/main.c    ****   LL_TIM_SetTriggerOutput(TIM3, LL_TIM_TRGO_RESET);
 318              		.loc 1 175 3 view .LVU94
 319              	.LBB120:
 320              	.LBI120:
2313:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
 321              		.loc 3 2313 22 view .LVU95
 322              	.LBB121:
2315:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB
 323              		.loc 3 2315 3 view .LVU96
2316:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   CLEAR_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
 324              		.loc 3 2316 3 view .LVU97
2317:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 325              		.loc 3 2317 3 view .LVU98
 326 00ba D8F80430 		ldr	r3, [r8, #4]
 327 00be 23F00403 		bic	r3, r3, #4
 328 00c2 C8F80430 		str	r3, [r8, #4]
 329              	.LVL16:
2317:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
 330              		.loc 3 2317 3 is_stmt 0 view .LVU99
 331              	.LBE121:
 332              	.LBE120:
 176:Src/main.c    ****   LL_TIM_DisableMasterSlaveMode(TIM3);
 333              		.loc 1 176 3 is_stmt 1 view .LVU100
 334              	.LBB122:
 335              	.LBI122:
3304:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
3305:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
3306:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
3307:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Set the encoder interface mode.
3308:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note Macro @ref IS_TIM_ENCODER_INTERFACE_INSTANCE(TIMx) can be used to check
3309:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       whether or not a timer instance supports the encoder mode.
3310:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll SMCR         SMS           LL_TIM_SetEncoderMode
3311:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
3312:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  EncoderMode This parameter can be one of the following values:
3313:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_ENCODERMODE_X2_TI1
3314:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_ENCODERMODE_X2_TI2
3315:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_ENCODERMODE_X4_TI12
3316:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval None
3317:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
3318:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetEncoderMode(TIM_TypeDef *TIMx, uint32_t EncoderMode)
3319:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
3320:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS, EncoderMode);
3321:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
3322:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
3323:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
3324:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @}
3325:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
3326:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
3327:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /** @defgroup TIM_LL_EF_Timer_Synchronization Timer synchronisation configuration
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 81


3328:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @{
3329:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
3330:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
3331:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Set the trigger output (TRGO) used for timer synchronization .
3332:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note Macro @ref IS_TIM_MASTER_INSTANCE(TIMx) can be used to check
3333:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       whether or not a timer instance can operate as a master timer.
3334:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CR2          MMS           LL_TIM_SetTriggerOutput
3335:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
3336:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TimerSynchronization This parameter can be one of the following values:
3337:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO_RESET
3338:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO_ENABLE
3339:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO_UPDATE
3340:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO_CC1IF
3341:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO_OC1REF
3342:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO_OC2REF
3343:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO_OC3REF
3344:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO_OC4REF
3345:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval None
3346:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
3347:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetTriggerOutput(TIM_TypeDef *TIMx, uint32_t TimerSynchronization)
 336              		.loc 3 3347 22 view .LVU101
 337              	.LBB123:
3348:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
3349:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 338              		.loc 3 3349 3 view .LVU102
 339 00c6 6B68     		ldr	r3, [r5, #4]
 340 00c8 23F07003 		bic	r3, r3, #112
 341 00cc 6B60     		str	r3, [r5, #4]
 342              	.LVL17:
 343              		.loc 3 3349 3 is_stmt 0 view .LVU103
 344              	.LBE123:
 345              	.LBE122:
 177:Src/main.c    ****   /* USER CODE BEGIN TIM3_Init 2 */
 346              		.loc 1 177 3 is_stmt 1 view .LVU104
 347              	.LBB124:
 348              	.LBI124:
3350:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
3351:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
3352:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #if   defined(TIM_CR2_MMS2)
3353:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
3354:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Set the trigger output 2 (TRGO2) used for ADC synchronization .
3355:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note Macro @ref IS_TIM_TRGO2_INSTANCE(TIMx) can be used to check
3356:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       whether or not a timer instance can be used for ADC synchronization.
3357:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll CR2          MMS2          LL_TIM_SetTriggerOutput2
3358:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer Instance
3359:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  ADCSynchronization This parameter can be one of the following values:
3360:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO2_RESET
3361:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO2_ENABLE
3362:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO2_UPDATE
3363:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO2_CC1F
3364:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO2_OC1
3365:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO2_OC2
3366:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO2_OC3
3367:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO2_OC4
3368:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO2_OC5
3369:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO2_OC6
3370:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO2_OC4_RISINGFALLING
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 82


3371:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO2_OC6_RISINGFALLING
3372:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO2_OC4_RISING_OC6_RISING
3373:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO2_OC4_RISING_OC6_FALLING
3374:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO2_OC5_RISING_OC6_RISING
3375:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO2_OC5_RISING_OC6_FALLING
3376:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note   OC5 and OC6 are not available for all F3 devices
3377:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval None
3378:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
3379:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetTriggerOutput2(TIM_TypeDef *TIMx, uint32_t ADCSynchronization)
3380:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
3381:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   MODIFY_REG(TIMx->CR2, TIM_CR2_MMS2, ADCSynchronization);
3382:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
3383:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
3384:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #endif /* TIM_CR2_MMS2 */
3385:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
3386:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Set the synchronization mode of a slave timer.
3387:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note Macro @ref IS_TIM_SLAVE_INSTANCE(TIMx) can be used to check whether or not
3388:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       a timer instance can operate as a slave timer.
3389:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll SMCR         SMS           LL_TIM_SetSlaveMode
3390:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
3391:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  SlaveMode This parameter can be one of the following values:
3392:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_SLAVEMODE_DISABLED
3393:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_SLAVEMODE_RESET
3394:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_SLAVEMODE_GATED
3395:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_SLAVEMODE_TRIGGER
3396:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_SLAVEMODE_COMBINED_RESETTRIGGER
3397:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval None
3398:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
3399:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetSlaveMode(TIM_TypeDef *TIMx, uint32_t SlaveMode)
3400:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
3401:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS, SlaveMode);
3402:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
3403:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
3404:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
3405:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Set the selects the trigger input to be used to synchronize the counter.
3406:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note Macro @ref IS_TIM_SLAVE_INSTANCE(TIMx) can be used to check whether or not
3407:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       a timer instance can operate as a slave timer.
3408:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll SMCR         TS            LL_TIM_SetTriggerInput
3409:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
3410:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TriggerInput This parameter can be one of the following values:
3411:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_TS_ITR0
3412:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_TS_ITR1
3413:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_TS_ITR2
3414:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_TS_ITR3
3415:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_TS_TI1F_ED
3416:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_TS_TI1FP1
3417:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_TS_TI2FP2
3418:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_TS_ETRF
3419:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval None
3420:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
3421:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetTriggerInput(TIM_TypeDef *TIMx, uint32_t TriggerInput)
3422:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
3423:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   MODIFY_REG(TIMx->SMCR, TIM_SMCR_TS, TriggerInput);
3424:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
3425:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
3426:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
3427:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Enable the Master/Slave mode.
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 83


3428:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note Macro @ref IS_TIM_SLAVE_INSTANCE(TIMx) can be used to check whether or not
3429:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       a timer instance can operate as a slave timer.
3430:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll SMCR         MSM           LL_TIM_EnableMasterSlaveMode
3431:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
3432:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval None
3433:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
3434:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_EnableMasterSlaveMode(TIM_TypeDef *TIMx)
3435:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
3436:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   SET_BIT(TIMx->SMCR, TIM_SMCR_MSM);
3437:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
3438:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
3439:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
3440:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Disable the Master/Slave mode.
3441:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note Macro @ref IS_TIM_SLAVE_INSTANCE(TIMx) can be used to check whether or not
3442:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       a timer instance can operate as a slave timer.
3443:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll SMCR         MSM           LL_TIM_DisableMasterSlaveMode
3444:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
3445:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval None
3446:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
3447:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_DisableMasterSlaveMode(TIM_TypeDef *TIMx)
 349              		.loc 3 3447 22 view .LVU105
 350              	.LBB125:
3448:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
3449:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 351              		.loc 3 3449 3 view .LVU106
 352 00ce AB68     		ldr	r3, [r5, #8]
 353 00d0 23F08003 		bic	r3, r3, #128
 354 00d4 AB60     		str	r3, [r5, #8]
 355              	.LVL18:
 356              		.loc 3 3449 3 is_stmt 0 view .LVU107
 357              	.LBE125:
 358              	.LBE124:
 179:Src/main.c    ****   LL_TIM_EnableAllOutputs(TIM3);
 359              		.loc 1 179 3 is_stmt 1 view .LVU108
 360              	.LBB126:
 361              	.LBI126:
1368:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
 362              		.loc 3 1368 22 view .LVU109
 363              	.LBB127:
1370:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
 364              		.loc 3 1370 3 view .LVU110
 365 00d6 2B68     		ldr	r3, [r5]
 366 00d8 3B43     		orrs	r3, r3, r7
 367 00da 2B60     		str	r3, [r5]
 368              	.LVL19:
1370:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
 369              		.loc 3 1370 3 is_stmt 0 view .LVU111
 370              	.LBE127:
 371              	.LBE126:
 180:Src/main.c    ****   /* USER CODE END TIM3_Init 2 */
 372              		.loc 1 180 3 is_stmt 1 view .LVU112
 373              	.LBB128:
 374              	.LBI128:
3450:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
3451:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
3452:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
3453:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief Indicates whether the Master/Slave mode is enabled.
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 84


3454:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note Macro @ref IS_TIM_SLAVE_INSTANCE(TIMx) can be used to check whether or not
3455:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * a timer instance can operate as a slave timer.
3456:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll SMCR         MSM           LL_TIM_IsEnabledMasterSlaveMode
3457:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
3458:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval State of bit (1 or 0).
3459:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
3460:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsEnabledMasterSlaveMode(TIM_TypeDef *TIMx)
3461:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
3462:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   return (READ_BIT(TIMx->SMCR, TIM_SMCR_MSM) == (TIM_SMCR_MSM));
3463:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
3464:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
3465:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
3466:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Configure the external trigger (ETR) input.
3467:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note Macro @ref IS_TIM_ETR_INSTANCE(TIMx) can be used to check whether or not
3468:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       a timer instance provides an external trigger input.
3469:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll SMCR         ETP           LL_TIM_ConfigETR\n
3470:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         SMCR         ETPS          LL_TIM_ConfigETR\n
3471:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         SMCR         ETF           LL_TIM_ConfigETR
3472:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
3473:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  ETRPolarity This parameter can be one of the following values:
3474:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_POLARITY_NONINVERTED
3475:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_POLARITY_INVERTED
3476:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  ETRPrescaler This parameter can be one of the following values:
3477:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_PRESCALER_DIV1
3478:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_PRESCALER_DIV2
3479:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_PRESCALER_DIV4
3480:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_PRESCALER_DIV8
3481:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  ETRFilter This parameter can be one of the following values:
3482:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_FILTER_FDIV1
3483:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_FILTER_FDIV1_N2
3484:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_FILTER_FDIV1_N4
3485:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_FILTER_FDIV1_N8
3486:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_FILTER_FDIV2_N6
3487:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_FILTER_FDIV2_N8
3488:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_FILTER_FDIV4_N6
3489:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_FILTER_FDIV4_N8
3490:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_FILTER_FDIV8_N6
3491:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_FILTER_FDIV8_N8
3492:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_FILTER_FDIV16_N5
3493:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_FILTER_FDIV16_N6
3494:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_FILTER_FDIV16_N8
3495:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_FILTER_FDIV32_N5
3496:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_FILTER_FDIV32_N6
3497:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_FILTER_FDIV32_N8
3498:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval None
3499:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
3500:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_ConfigETR(TIM_TypeDef *TIMx, uint32_t ETRPolarity, uint32_t ETRPrescale
3501:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****                                       uint32_t ETRFilter)
3502:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
3503:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   MODIFY_REG(TIMx->SMCR, TIM_SMCR_ETP | TIM_SMCR_ETPS | TIM_SMCR_ETF, ETRPolarity | ETRPrescaler | 
3504:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
3505:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
3506:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
3507:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @}
3508:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
3509:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
3510:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /** @defgroup TIM_LL_EF_Break_Function Break function configuration
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 85


3511:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @{
3512:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
3513:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
3514:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Enable the break function.
3515:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note Macro @ref IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not
3516:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       a timer instance provides a break input.
3517:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll BDTR         BKE           LL_TIM_EnableBRK
3518:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
3519:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval None
3520:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
3521:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_EnableBRK(TIM_TypeDef *TIMx)
3522:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
3523:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   __IO uint32_t tmpreg; 
3524:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
3525:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   SET_BIT(TIMx->BDTR, TIM_BDTR_BKE);
3526:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
3527:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   /* Note: Any write operation to this bit takes a delay of 1 APB clock cycle to become effective. 
3528:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   tmpreg = READ_REG(TIMx->BDTR);
3529:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   (void)(tmpreg);
3530:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
3531:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
3532:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
3533:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Disable the break function.
3534:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll BDTR         BKE           LL_TIM_DisableBRK
3535:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
3536:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note Macro @ref IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not
3537:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       a timer instance provides a break input.
3538:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval None
3539:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
3540:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_DisableBRK(TIM_TypeDef *TIMx)
3541:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
3542:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   __IO uint32_t tmpreg;
3543:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
3544:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   CLEAR_BIT(TIMx->BDTR, TIM_BDTR_BKE);
3545:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
3546:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   /* Note: Any write operation to this bit takes a delay of 1 APB clock cycle to become effective. 
3547:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   tmpreg = READ_REG(TIMx->BDTR);
3548:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   (void)(tmpreg);
3549:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
3550:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
3551:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #if defined(TIM_BDTR_BKF)
3552:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
3553:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Configure the break input.
3554:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note Macro @ref IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not
3555:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       a timer instance provides a break input.
3556:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll BDTR         BKP           LL_TIM_ConfigBRK\n
3557:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         BDTR         BKF           LL_TIM_ConfigBRK
3558:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
3559:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  BreakPolarity This parameter can be one of the following values:
3560:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK_POLARITY_LOW
3561:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK_POLARITY_HIGH
3562:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  BreakFilter This parameter can be one of the following values:
3563:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK_FILTER_FDIV1
3564:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK_FILTER_FDIV1_N2
3565:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK_FILTER_FDIV1_N4
3566:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK_FILTER_FDIV1_N8
3567:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK_FILTER_FDIV2_N6
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 86


3568:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK_FILTER_FDIV2_N8
3569:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK_FILTER_FDIV4_N6
3570:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK_FILTER_FDIV4_N8
3571:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK_FILTER_FDIV8_N6
3572:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK_FILTER_FDIV8_N8
3573:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK_FILTER_FDIV16_N5
3574:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK_FILTER_FDIV16_N6
3575:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK_FILTER_FDIV16_N8
3576:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK_FILTER_FDIV32_N5
3577:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK_FILTER_FDIV32_N6
3578:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK_FILTER_FDIV32_N8
3579:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval None
3580:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
3581:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_ConfigBRK(TIM_TypeDef *TIMx, uint32_t BreakPolarity, uint32_t BreakFilt
3582:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
3583:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   MODIFY_REG(TIMx->BDTR, TIM_BDTR_BKP | TIM_BDTR_BKF, BreakPolarity | BreakFilter);
3584:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
3585:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
3586:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #else
3587:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
3588:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Configure the break input.
3589:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note Macro @ref IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not
3590:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       a timer instance provides a break input.
3591:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll BDTR         BKP           LL_TIM_ConfigBRK
3592:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
3593:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  BreakPolarity This parameter can be one of the following values:
3594:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK_POLARITY_LOW
3595:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK_POLARITY_HIGH
3596:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval None
3597:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
3598:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_ConfigBRK(TIM_TypeDef *TIMx, uint32_t BreakPolarity)
3599:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
3600:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   __IO uint32_t tmpreg;
3601:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
3602:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   MODIFY_REG(TIMx->BDTR, TIM_BDTR_BKP, BreakPolarity);
3603:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
3604:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   /* Note: Any write operation to this bit takes a delay of 1 APB clock cycle to become effective. 
3605:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   tmpreg = READ_REG(TIMx->BDTR);
3606:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   (void)(tmpreg);
3607:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
3608:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
3609:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #endif /* TIM_BDTR_BKF */
3610:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #if defined(TIM_BDTR_BK2E)
3611:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
3612:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Enable the break 2 function.
3613:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note Macro @ref IS_TIM_BKIN2_INSTANCE(TIMx) can be used to check whether or not
3614:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       a timer instance provides a second break input.
3615:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll BDTR         BK2E          LL_TIM_EnableBRK2
3616:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
3617:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval None
3618:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
3619:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_EnableBRK2(TIM_TypeDef *TIMx)
3620:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
3621:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   SET_BIT(TIMx->BDTR, TIM_BDTR_BK2E);
3622:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
3623:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
3624:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 87


3625:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Disable the break  2 function.
3626:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note Macro @ref IS_TIM_BKIN2_INSTANCE(TIMx) can be used to check whether or not
3627:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       a timer instance provides a second break input.
3628:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll BDTR         BK2E          LL_TIM_DisableBRK2
3629:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
3630:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval None
3631:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
3632:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_DisableBRK2(TIM_TypeDef *TIMx)
3633:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
3634:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   CLEAR_BIT(TIMx->BDTR, TIM_BDTR_BK2E);
3635:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
3636:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
3637:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
3638:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Configure the break 2 input.
3639:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note Macro @ref IS_TIM_BKIN2_INSTANCE(TIMx) can be used to check whether or not
3640:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       a timer instance provides a second break input.
3641:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll BDTR         BK2P          LL_TIM_ConfigBRK2\n
3642:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         BDTR         BK2F          LL_TIM_ConfigBRK2
3643:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
3644:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  Break2Polarity This parameter can be one of the following values:
3645:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK2_POLARITY_LOW
3646:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK2_POLARITY_HIGH
3647:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  Break2Filter This parameter can be one of the following values:
3648:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK2_FILTER_FDIV1
3649:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK2_FILTER_FDIV1_N2
3650:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK2_FILTER_FDIV1_N4
3651:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK2_FILTER_FDIV1_N8
3652:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK2_FILTER_FDIV2_N6
3653:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK2_FILTER_FDIV2_N8
3654:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK2_FILTER_FDIV4_N6
3655:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK2_FILTER_FDIV4_N8
3656:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK2_FILTER_FDIV8_N6
3657:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK2_FILTER_FDIV8_N8
3658:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK2_FILTER_FDIV16_N5
3659:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK2_FILTER_FDIV16_N6
3660:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK2_FILTER_FDIV16_N8
3661:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK2_FILTER_FDIV32_N5
3662:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK2_FILTER_FDIV32_N6
3663:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK2_FILTER_FDIV32_N8
3664:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval None
3665:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
3666:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_ConfigBRK2(TIM_TypeDef *TIMx, uint32_t Break2Polarity, uint32_t Break2F
3667:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
3668:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   MODIFY_REG(TIMx->BDTR, TIM_BDTR_BK2P | TIM_BDTR_BK2F, Break2Polarity | Break2Filter);
3669:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
3670:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
3671:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** #endif /* TIM_BDTR_BK2E */
3672:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
3673:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Select the outputs off state (enabled v.s. disabled) in Idle and Run modes.
3674:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note Macro @ref IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not
3675:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       a timer instance provides a break input.
3676:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll BDTR         OSSI          LL_TIM_SetOffStates\n
3677:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         BDTR         OSSR          LL_TIM_SetOffStates
3678:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
3679:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  OffStateIdle This parameter can be one of the following values:
3680:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_OSSI_DISABLE
3681:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_OSSI_ENABLE
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 88


3682:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  OffStateRun This parameter can be one of the following values:
3683:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_OSSR_DISABLE
3684:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *         @arg @ref LL_TIM_OSSR_ENABLE
3685:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval None
3686:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
3687:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetOffStates(TIM_TypeDef *TIMx, uint32_t OffStateIdle, uint32_t OffStat
3688:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
3689:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   MODIFY_REG(TIMx->BDTR, TIM_BDTR_OSSI | TIM_BDTR_OSSR, OffStateIdle | OffStateRun);
3690:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
3691:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
3692:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
3693:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Enable automatic output (MOE can be set by software or automatically when a break input
3694:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note Macro @ref IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not
3695:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       a timer instance provides a break input.
3696:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll BDTR         AOE           LL_TIM_EnableAutomaticOutput
3697:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
3698:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval None
3699:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
3700:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_EnableAutomaticOutput(TIM_TypeDef *TIMx)
3701:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
3702:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   SET_BIT(TIMx->BDTR, TIM_BDTR_AOE);
3703:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
3704:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
3705:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
3706:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Disable automatic output (MOE can be set only by software).
3707:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note Macro @ref IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not
3708:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       a timer instance provides a break input.
3709:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll BDTR         AOE           LL_TIM_DisableAutomaticOutput
3710:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
3711:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval None
3712:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
3713:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_DisableAutomaticOutput(TIM_TypeDef *TIMx)
3714:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
3715:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   CLEAR_BIT(TIMx->BDTR, TIM_BDTR_AOE);
3716:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
3717:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
3718:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
3719:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Indicate whether automatic output is enabled.
3720:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note Macro @ref IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not
3721:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       a timer instance provides a break input.
3722:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll BDTR         AOE           LL_TIM_IsEnabledAutomaticOutput
3723:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
3724:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval State of bit (1 or 0).
3725:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
3726:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsEnabledAutomaticOutput(TIM_TypeDef *TIMx)
3727:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
3728:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   return (READ_BIT(TIMx->BDTR, TIM_BDTR_AOE) == (TIM_BDTR_AOE));
3729:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** }
3730:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** 
3731:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** /**
3732:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @brief  Enable the outputs (set the MOE bit in TIMx_BDTR register).
3733:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note The MOE bit in TIMx_BDTR register allows to enable /disable the outputs by
3734:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       software and is reset in case of break or break2 event
3735:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @note Macro @ref IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not
3736:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   *       a timer instance provides a break input.
3737:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @rmtoll BDTR         MOE           LL_TIM_EnableAllOutputs
3738:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @param  TIMx Timer instance
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 89


3739:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   * @retval None
3740:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   */
3741:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_EnableAllOutputs(TIM_TypeDef *TIMx)
 375              		.loc 3 3741 22 view .LVU113
 376              	.LBB129:
3742:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h **** {
3743:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_tim.h ****   SET_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 377              		.loc 3 3743 3 view .LVU114
 378 00dc 6B6C     		ldr	r3, [r5, #68]
 379 00de 43F40043 		orr	r3, r3, #32768
 380 00e2 6B64     		str	r3, [r5, #68]
 381              	.LVL20:
 382              		.loc 3 3743 3 is_stmt 0 view .LVU115
 383              	.LBE129:
 384              	.LBE128:
 182:Src/main.c    ****   LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 385              		.loc 1 182 3 is_stmt 1 view .LVU116
 386              	.LBB130:
 387              	.LBI130:
 303:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** {
 388              		.loc 2 303 22 view .LVU117
 389              	.LBB131:
 305:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   SET_BIT(RCC->AHBENR, Periphs);
 390              		.loc 2 305 3 view .LVU118
 306:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 391              		.loc 2 306 3 view .LVU119
 392 00e4 7369     		ldr	r3, [r6, #20]
 393 00e6 43F40033 		orr	r3, r3, #131072
 394 00ea 7361     		str	r3, [r6, #20]
 308:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   (void)tmpreg;
 395              		.loc 2 308 3 view .LVU120
 308:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   (void)tmpreg;
 396              		.loc 2 308 12 is_stmt 0 view .LVU121
 397 00ec 7369     		ldr	r3, [r6, #20]
 398 00ee 03F40033 		and	r3, r3, #131072
 308:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   (void)tmpreg;
 399              		.loc 2 308 10 view .LVU122
 400 00f2 0193     		str	r3, [sp, #4]
 309:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** }
 401              		.loc 2 309 3 is_stmt 1 view .LVU123
 402 00f4 019B     		ldr	r3, [sp, #4]
 403              	.LVL21:
 309:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** }
 404              		.loc 2 309 3 is_stmt 0 view .LVU124
 405              	.LBE131:
 406              	.LBE130:
 183:Src/main.c    ****   /**TIM3 GPIO Configuration  
 407              		.loc 1 183 3 is_stmt 1 view .LVU125
 408              	.LBB132:
 409              	.LBI132:
 303:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** {
 410              		.loc 2 303 22 view .LVU126
 411              	.LBB133:
 305:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   SET_BIT(RCC->AHBENR, Periphs);
 412              		.loc 2 305 3 view .LVU127
 306:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 413              		.loc 2 306 3 view .LVU128
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 90


 414 00f6 7369     		ldr	r3, [r6, #20]
 415 00f8 43F48023 		orr	r3, r3, #262144
 416 00fc 7361     		str	r3, [r6, #20]
 308:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   (void)tmpreg;
 417              		.loc 2 308 3 view .LVU129
 308:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   (void)tmpreg;
 418              		.loc 2 308 12 is_stmt 0 view .LVU130
 419 00fe 7369     		ldr	r3, [r6, #20]
 420 0100 03F48023 		and	r3, r3, #262144
 308:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   (void)tmpreg;
 421              		.loc 2 308 10 view .LVU131
 422 0104 0093     		str	r3, [sp]
 309:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** }
 423              		.loc 2 309 3 is_stmt 1 view .LVU132
 424 0106 009B     		ldr	r3, [sp]
 425              	.LVL22:
 309:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** }
 426              		.loc 2 309 3 is_stmt 0 view .LVU133
 427              	.LBE133:
 428              	.LBE132:
 188:Src/main.c    ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 429              		.loc 1 188 3 is_stmt 1 view .LVU134
 188:Src/main.c    ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 430              		.loc 1 188 23 is_stmt 0 view .LVU135
 431 0108 8023     		movs	r3, #128
 432 010a 0393     		str	r3, [sp, #12]
 189:Src/main.c    ****   GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 433              		.loc 1 189 3 is_stmt 1 view .LVU136
 189:Src/main.c    ****   GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 434              		.loc 1 189 24 is_stmt 0 view .LVU137
 435 010c 0225     		movs	r5, #2
 436 010e 0495     		str	r5, [sp, #16]
 190:Src/main.c    ****   GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 437              		.loc 1 190 3 is_stmt 1 view .LVU138
 190:Src/main.c    ****   GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 438              		.loc 1 190 25 is_stmt 0 view .LVU139
 439 0110 0594     		str	r4, [sp, #20]
 191:Src/main.c    ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 440              		.loc 1 191 3 is_stmt 1 view .LVU140
 191:Src/main.c    ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 441              		.loc 1 191 30 is_stmt 0 view .LVU141
 442 0112 0694     		str	r4, [sp, #24]
 192:Src/main.c    ****   GPIO_InitStruct.Alternate = LL_GPIO_AF_2;
 443              		.loc 1 192 3 is_stmt 1 view .LVU142
 192:Src/main.c    ****   GPIO_InitStruct.Alternate = LL_GPIO_AF_2;
 444              		.loc 1 192 24 is_stmt 0 view .LVU143
 445 0114 0794     		str	r4, [sp, #28]
 193:Src/main.c    ****   LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 446              		.loc 1 193 3 is_stmt 1 view .LVU144
 193:Src/main.c    ****   LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 447              		.loc 1 193 29 is_stmt 0 view .LVU145
 448 0116 0895     		str	r5, [sp, #32]
 194:Src/main.c    **** 
 449              		.loc 1 194 3 is_stmt 1 view .LVU146
 450 0118 03A9     		add	r1, sp, #12
 451 011a 4FF09040 		mov	r0, #1207959552
 452 011e FFF7FEFF 		bl	LL_GPIO_Init
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 91


 453              	.LVL23:
 196:Src/main.c    ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 454              		.loc 1 196 3 view .LVU147
 196:Src/main.c    ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 455              		.loc 1 196 23 is_stmt 0 view .LVU148
 456 0122 0397     		str	r7, [sp, #12]
 197:Src/main.c    ****   GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 457              		.loc 1 197 3 is_stmt 1 view .LVU149
 197:Src/main.c    ****   GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 458              		.loc 1 197 24 is_stmt 0 view .LVU150
 459 0124 0495     		str	r5, [sp, #16]
 198:Src/main.c    ****   GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 460              		.loc 1 198 3 is_stmt 1 view .LVU151
 198:Src/main.c    ****   GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 461              		.loc 1 198 25 is_stmt 0 view .LVU152
 462 0126 0594     		str	r4, [sp, #20]
 199:Src/main.c    ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 463              		.loc 1 199 3 is_stmt 1 view .LVU153
 199:Src/main.c    ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 464              		.loc 1 199 30 is_stmt 0 view .LVU154
 465 0128 0694     		str	r4, [sp, #24]
 200:Src/main.c    ****   GPIO_InitStruct.Alternate = LL_GPIO_AF_2;
 466              		.loc 1 200 3 is_stmt 1 view .LVU155
 200:Src/main.c    ****   GPIO_InitStruct.Alternate = LL_GPIO_AF_2;
 467              		.loc 1 200 24 is_stmt 0 view .LVU156
 468 012a 0794     		str	r4, [sp, #28]
 201:Src/main.c    ****   LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 469              		.loc 1 201 3 is_stmt 1 view .LVU157
 201:Src/main.c    ****   LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 470              		.loc 1 201 29 is_stmt 0 view .LVU158
 471 012c 0895     		str	r5, [sp, #32]
 202:Src/main.c    **** 
 472              		.loc 1 202 3 is_stmt 1 view .LVU159
 473 012e 03A9     		add	r1, sp, #12
 474 0130 0448     		ldr	r0, .L5+8
 475 0132 FFF7FEFF 		bl	LL_GPIO_Init
 476              	.LVL24:
 204:Src/main.c    **** 
 477              		.loc 1 204 1 is_stmt 0 view .LVU160
 478 0136 16B0     		add	sp, sp, #88
 479              	.LCFI5:
 480              		.cfi_def_cfa_offset 24
 481              		@ sp needed
 482 0138 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 483              	.L6:
 484              		.align	2
 485              	.L5:
 486 013c 00100240 		.word	1073876992
 487 0140 00040040 		.word	1073742848
 488 0144 00040048 		.word	1207960576
 489 0148 18040040 		.word	1073742872
 490              		.cfi_endproc
 491              	.LFE891:
 493              		.section	.text.MX_USART1_UART_Init,"ax",%progbits
 494              		.align	1
 495              		.syntax unified
 496              		.thumb
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 92


 497              		.thumb_func
 498              		.fpu fpv4-sp-d16
 500              	MX_USART1_UART_Init:
 501              	.LFB892:
 212:Src/main.c    **** 
 502              		.loc 1 212 1 is_stmt 1 view -0
 503              		.cfi_startproc
 504              		@ args = 0, pretend = 0, frame = 64
 505              		@ frame_needed = 0, uses_anonymous_args = 0
 506 0000 10B5     		push	{r4, lr}
 507              	.LCFI6:
 508              		.cfi_def_cfa_offset 8
 509              		.cfi_offset 4, -8
 510              		.cfi_offset 14, -4
 511 0002 90B0     		sub	sp, sp, #64
 512              	.LCFI7:
 513              		.cfi_def_cfa_offset 72
 218:Src/main.c    **** 
 514              		.loc 1 218 3 view .LVU162
 218:Src/main.c    **** 
 515              		.loc 1 218 24 is_stmt 0 view .LVU163
 516 0004 0024     		movs	r4, #0
 517 0006 0994     		str	r4, [sp, #36]
 518 0008 0A94     		str	r4, [sp, #40]
 519 000a 0B94     		str	r4, [sp, #44]
 520 000c 0C94     		str	r4, [sp, #48]
 521 000e 0D94     		str	r4, [sp, #52]
 522 0010 0E94     		str	r4, [sp, #56]
 523 0012 0F94     		str	r4, [sp, #60]
 220:Src/main.c    **** 
 524              		.loc 1 220 3 is_stmt 1 view .LVU164
 220:Src/main.c    **** 
 525              		.loc 1 220 23 is_stmt 0 view .LVU165
 526 0014 0394     		str	r4, [sp, #12]
 527 0016 0494     		str	r4, [sp, #16]
 528 0018 0594     		str	r4, [sp, #20]
 529 001a 0694     		str	r4, [sp, #24]
 530 001c 0794     		str	r4, [sp, #28]
 531 001e 0894     		str	r4, [sp, #32]
 223:Src/main.c    ****   
 532              		.loc 1 223 3 is_stmt 1 view .LVU166
 533              	.LVL25:
 534              	.LBB134:
 535              	.LBI134:
 560:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** }
 561:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** 
 562:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** /**
 563:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @brief  Check if APB1 peripheral clock is enabled or not
 564:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @rmtoll APB1ENR      TIM2EN        LL_APB1_GRP1_IsEnabledClock\n
 565:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      TIM3EN        LL_APB1_GRP1_IsEnabledClock\n
 566:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      TIM4EN        LL_APB1_GRP1_IsEnabledClock\n
 567:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      TIM5EN        LL_APB1_GRP1_IsEnabledClock\n
 568:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      TIM6EN        LL_APB1_GRP1_IsEnabledClock\n
 569:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      TIM7EN        LL_APB1_GRP1_IsEnabledClock\n
 570:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      TIM12EN       LL_APB1_GRP1_IsEnabledClock\n
 571:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      TIM13EN       LL_APB1_GRP1_IsEnabledClock\n
 572:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      TIM14EN       LL_APB1_GRP1_IsEnabledClock\n
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 93


 573:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      TIM18EN       LL_APB1_GRP1_IsEnabledClock\n
 574:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      WWDGEN        LL_APB1_GRP1_IsEnabledClock\n
 575:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      SPI2EN        LL_APB1_GRP1_IsEnabledClock\n
 576:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      SPI3EN        LL_APB1_GRP1_IsEnabledClock\n
 577:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      USART2EN      LL_APB1_GRP1_IsEnabledClock\n
 578:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      USART3EN      LL_APB1_GRP1_IsEnabledClock\n
 579:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      UART4EN       LL_APB1_GRP1_IsEnabledClock\n
 580:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      UART5EN       LL_APB1_GRP1_IsEnabledClock\n
 581:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      I2C1EN        LL_APB1_GRP1_IsEnabledClock\n
 582:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      I2C2EN        LL_APB1_GRP1_IsEnabledClock\n
 583:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      USBEN         LL_APB1_GRP1_IsEnabledClock\n
 584:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      CANEN         LL_APB1_GRP1_IsEnabledClock\n
 585:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      DAC2EN        LL_APB1_GRP1_IsEnabledClock\n
 586:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      PWREN         LL_APB1_GRP1_IsEnabledClock\n
 587:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      DAC1EN        LL_APB1_GRP1_IsEnabledClock\n
 588:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      CECEN         LL_APB1_GRP1_IsEnabledClock\n
 589:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      I2C3EN        LL_APB1_GRP1_IsEnabledClock
 590:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 591:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2
 592:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM3 (*)
 593:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM4 (*)
 594:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM5 (*)
 595:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM6
 596:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM7 (*)
 597:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM12 (*)
 598:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM13 (*)
 599:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM14 (*)
 600:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM18 (*)
 601:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
 602:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2 (*)
 603:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI3 (*)
 604:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
 605:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART3
 606:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART4 (*)
 607:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART5 (*)
 608:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
 609:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2 (*)
 610:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USB (*)
 611:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CAN (*)
 612:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_DAC2 (*)
 613:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_PWR
 614:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_DAC1
 615:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CEC (*)
 616:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C3 (*)
 617:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *
 618:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         (*) value not defined in all devices.
 619:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @retval State of Periphs (1 or 0).
 620:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** */
 621:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** __STATIC_INLINE uint32_t LL_APB1_GRP1_IsEnabledClock(uint32_t Periphs)
 622:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** {
 623:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   return (READ_BIT(RCC->APB1ENR, Periphs) == Periphs);
 624:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** }
 625:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** 
 626:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** /**
 627:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @brief  Disable APB1 peripherals clock.
 628:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @rmtoll APB1ENR      TIM2EN        LL_APB1_GRP1_DisableClock\n
 629:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      TIM3EN        LL_APB1_GRP1_DisableClock\n
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 94


 630:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      TIM4EN        LL_APB1_GRP1_DisableClock\n
 631:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      TIM5EN        LL_APB1_GRP1_DisableClock\n
 632:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      TIM6EN        LL_APB1_GRP1_DisableClock\n
 633:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      TIM7EN        LL_APB1_GRP1_DisableClock\n
 634:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      TIM12EN       LL_APB1_GRP1_DisableClock\n
 635:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      TIM13EN       LL_APB1_GRP1_DisableClock\n
 636:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      TIM14EN       LL_APB1_GRP1_DisableClock\n
 637:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      TIM18EN       LL_APB1_GRP1_DisableClock\n
 638:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      WWDGEN        LL_APB1_GRP1_DisableClock\n
 639:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      SPI2EN        LL_APB1_GRP1_DisableClock\n
 640:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      SPI3EN        LL_APB1_GRP1_DisableClock\n
 641:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      USART2EN      LL_APB1_GRP1_DisableClock\n
 642:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      USART3EN      LL_APB1_GRP1_DisableClock\n
 643:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      UART4EN       LL_APB1_GRP1_DisableClock\n
 644:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      UART5EN       LL_APB1_GRP1_DisableClock\n
 645:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      I2C1EN        LL_APB1_GRP1_DisableClock\n
 646:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      I2C2EN        LL_APB1_GRP1_DisableClock\n
 647:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      USBEN         LL_APB1_GRP1_DisableClock\n
 648:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      CANEN         LL_APB1_GRP1_DisableClock\n
 649:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      DAC2EN        LL_APB1_GRP1_DisableClock\n
 650:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      PWREN         LL_APB1_GRP1_DisableClock\n
 651:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      DAC1EN        LL_APB1_GRP1_DisableClock\n
 652:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      CECEN         LL_APB1_GRP1_DisableClock\n
 653:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1ENR      I2C3EN        LL_APB1_GRP1_DisableClock
 654:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 655:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2
 656:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM3 (*)
 657:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM4 (*)
 658:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM5 (*)
 659:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM6
 660:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM7 (*)
 661:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM12 (*)
 662:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM13 (*)
 663:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM14 (*)
 664:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM18 (*)
 665:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
 666:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2 (*)
 667:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI3 (*)
 668:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
 669:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART3
 670:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART4 (*)
 671:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART5 (*)
 672:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
 673:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2 (*)
 674:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USB (*)
 675:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CAN (*)
 676:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_DAC2 (*)
 677:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_PWR
 678:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_DAC1
 679:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CEC (*)
 680:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C3 (*)
 681:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *
 682:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         (*) value not defined in all devices.
 683:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @retval None
 684:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** */
 685:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP1_DisableClock(uint32_t Periphs)
 686:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** {
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 95


 687:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   CLEAR_BIT(RCC->APB1ENR, Periphs);
 688:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** }
 689:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** 
 690:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** /**
 691:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @brief  Force APB1 peripherals reset.
 692:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @rmtoll APB1RSTR     TIM2RST       LL_APB1_GRP1_ForceReset\n
 693:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     TIM3RST       LL_APB1_GRP1_ForceReset\n
 694:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     TIM4RST       LL_APB1_GRP1_ForceReset\n
 695:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     TIM5RST       LL_APB1_GRP1_ForceReset\n
 696:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     TIM6RST       LL_APB1_GRP1_ForceReset\n
 697:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     TIM7RST       LL_APB1_GRP1_ForceReset\n
 698:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     TIM12RST      LL_APB1_GRP1_ForceReset\n
 699:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     TIM13RST      LL_APB1_GRP1_ForceReset\n
 700:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     TIM14RST      LL_APB1_GRP1_ForceReset\n
 701:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     TIM18RST      LL_APB1_GRP1_ForceReset\n
 702:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     WWDGRST       LL_APB1_GRP1_ForceReset\n
 703:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     SPI2RST       LL_APB1_GRP1_ForceReset\n
 704:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     SPI3RST       LL_APB1_GRP1_ForceReset\n
 705:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     USART2RST     LL_APB1_GRP1_ForceReset\n
 706:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     USART3RST     LL_APB1_GRP1_ForceReset\n
 707:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     UART4RST      LL_APB1_GRP1_ForceReset\n
 708:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     UART5RST      LL_APB1_GRP1_ForceReset\n
 709:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     I2C1RST       LL_APB1_GRP1_ForceReset\n
 710:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     I2C2RST       LL_APB1_GRP1_ForceReset\n
 711:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     USBRST        LL_APB1_GRP1_ForceReset\n
 712:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     CANRST        LL_APB1_GRP1_ForceReset\n
 713:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     DAC2RST       LL_APB1_GRP1_ForceReset\n
 714:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     PWRRST        LL_APB1_GRP1_ForceReset\n
 715:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     DAC1RST       LL_APB1_GRP1_ForceReset\n
 716:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     CECRST        LL_APB1_GRP1_ForceReset\n
 717:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     I2C3RST       LL_APB1_GRP1_ForceReset
 718:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 719:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_ALL
 720:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2
 721:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM3 (*)
 722:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM4 (*)
 723:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM5 (*)
 724:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM6
 725:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM7 (*)
 726:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM12 (*)
 727:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM13 (*)
 728:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM14 (*)
 729:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM18 (*)
 730:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
 731:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2 (*)
 732:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI3 (*)
 733:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
 734:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART3
 735:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART4 (*)
 736:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART5 (*)
 737:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
 738:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2 (*)
 739:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USB (*)
 740:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CAN (*)
 741:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_DAC2 (*)
 742:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_PWR
 743:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_DAC1
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 96


 744:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CEC (*)
 745:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C3 (*)
 746:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *
 747:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         (*) value not defined in all devices.
 748:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @retval None
 749:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** */
 750:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP1_ForceReset(uint32_t Periphs)
 751:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** {
 752:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   SET_BIT(RCC->APB1RSTR, Periphs);
 753:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** }
 754:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** 
 755:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** /**
 756:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @brief  Release APB1 peripherals reset.
 757:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @rmtoll APB1RSTR     TIM2RST       LL_APB1_GRP1_ReleaseReset\n
 758:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     TIM3RST       LL_APB1_GRP1_ReleaseReset\n
 759:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     TIM4RST       LL_APB1_GRP1_ReleaseReset\n
 760:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     TIM5RST       LL_APB1_GRP1_ReleaseReset\n
 761:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     TIM6RST       LL_APB1_GRP1_ReleaseReset\n
 762:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     TIM7RST       LL_APB1_GRP1_ReleaseReset\n
 763:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     TIM12RST      LL_APB1_GRP1_ReleaseReset\n
 764:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     TIM13RST      LL_APB1_GRP1_ReleaseReset\n
 765:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     TIM14RST      LL_APB1_GRP1_ReleaseReset\n
 766:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     TIM18RST      LL_APB1_GRP1_ReleaseReset\n
 767:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     WWDGRST       LL_APB1_GRP1_ReleaseReset\n
 768:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     SPI2RST       LL_APB1_GRP1_ReleaseReset\n
 769:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     SPI3RST       LL_APB1_GRP1_ReleaseReset\n
 770:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     USART2RST     LL_APB1_GRP1_ReleaseReset\n
 771:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     USART3RST     LL_APB1_GRP1_ReleaseReset\n
 772:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     UART4RST      LL_APB1_GRP1_ReleaseReset\n
 773:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     UART5RST      LL_APB1_GRP1_ReleaseReset\n
 774:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     I2C1RST       LL_APB1_GRP1_ReleaseReset\n
 775:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     I2C2RST       LL_APB1_GRP1_ReleaseReset\n
 776:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     USBRST        LL_APB1_GRP1_ReleaseReset\n
 777:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     CANRST        LL_APB1_GRP1_ReleaseReset\n
 778:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     DAC2RST       LL_APB1_GRP1_ReleaseReset\n
 779:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     PWRRST        LL_APB1_GRP1_ReleaseReset\n
 780:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     DAC1RST       LL_APB1_GRP1_ReleaseReset\n
 781:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     CECRST        LL_APB1_GRP1_ReleaseReset\n
 782:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB1RSTR     I2C3RST       LL_APB1_GRP1_ReleaseReset
 783:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 784:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_ALL
 785:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2
 786:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM3 (*)
 787:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM4 (*)
 788:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM5 (*)
 789:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM6
 790:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM7 (*)
 791:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM12 (*)
 792:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM13 (*)
 793:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM14 (*)
 794:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM18 (*)
 795:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
 796:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2 (*)
 797:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI3 (*)
 798:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
 799:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART3
 800:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART4 (*)
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 97


 801:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART5 (*)
 802:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
 803:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2 (*)
 804:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USB (*)
 805:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CAN (*)
 806:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_DAC2 (*)
 807:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_PWR
 808:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_DAC1
 809:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CEC (*)
 810:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C3 (*)
 811:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *
 812:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         (*) value not defined in all devices.
 813:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @retval None
 814:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** */
 815:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP1_ReleaseReset(uint32_t Periphs)
 816:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** {
 817:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   CLEAR_BIT(RCC->APB1RSTR, Periphs);
 818:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** }
 819:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** 
 820:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** /**
 821:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @}
 822:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   */
 823:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** 
 824:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** /** @defgroup BUS_LL_EF_APB2 APB2
 825:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @{
 826:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   */
 827:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** 
 828:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** /**
 829:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @brief  Enable APB2 peripherals clock.
 830:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @rmtoll APB2ENR      SYSCFGEN      LL_APB2_GRP1_EnableClock\n
 831:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB2ENR      ADC1EN        LL_APB2_GRP1_EnableClock\n
 832:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB2ENR      TIM1EN        LL_APB2_GRP1_EnableClock\n
 833:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB2ENR      SPI1EN        LL_APB2_GRP1_EnableClock\n
 834:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB2ENR      TIM8EN        LL_APB2_GRP1_EnableClock\n
 835:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB2ENR      USART1EN      LL_APB2_GRP1_EnableClock\n
 836:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB2ENR      SPI4EN        LL_APB2_GRP1_EnableClock\n
 837:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB2ENR      TIM15EN       LL_APB2_GRP1_EnableClock\n
 838:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB2ENR      TIM16EN       LL_APB2_GRP1_EnableClock\n
 839:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB2ENR      TIM17EN       LL_APB2_GRP1_EnableClock\n
 840:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB2ENR      TIM19EN       LL_APB2_GRP1_EnableClock\n
 841:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB2ENR      TIM20EN       LL_APB2_GRP1_EnableClock\n
 842:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB2ENR      HRTIM1EN      LL_APB2_GRP1_EnableClock\n
 843:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB2ENR      SDADC1EN      LL_APB2_GRP1_EnableClock\n
 844:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB2ENR      SDADC2EN      LL_APB2_GRP1_EnableClock\n
 845:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         APB2ENR      SDADC3EN      LL_APB2_GRP1_EnableClock
 846:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 847:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SYSCFG
 848:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_ADC1 (*)
 849:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM1 (*)
 850:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SPI1 (*)
 851:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM8 (*)
 852:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_USART1
 853:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SPI4 (*)
 854:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM15
 855:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM16
 856:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM17
 857:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM19 (*)
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 98


 858:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM20 (*)
 859:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_HRTIM1 (*)
 860:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SDADC1 (*)
 861:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SDADC2 (*)
 862:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SDADC3 (*)
 863:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *
 864:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   *         (*) value not defined in all devices.
 865:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   * @retval None
 866:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** */
 867:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** __STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
 536              		.loc 2 867 22 view .LVU167
 537              	.LBB135:
 868:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** {
 869:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   __IO uint32_t tmpreg;
 538              		.loc 2 869 3 view .LVU168
 870:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   SET_BIT(RCC->APB2ENR, Periphs);
 539              		.loc 2 870 3 view .LVU169
 540 0020 204B     		ldr	r3, .L9
 541 0022 9A69     		ldr	r2, [r3, #24]
 542 0024 42F48042 		orr	r2, r2, #16384
 543 0028 9A61     		str	r2, [r3, #24]
 871:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 872:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 544              		.loc 2 872 3 view .LVU170
 545              		.loc 2 872 12 is_stmt 0 view .LVU171
 546 002a 9A69     		ldr	r2, [r3, #24]
 547 002c 02F48042 		and	r2, r2, #16384
 548              		.loc 2 872 10 view .LVU172
 549 0030 0292     		str	r2, [sp, #8]
 873:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   (void)tmpreg;
 550              		.loc 2 873 3 is_stmt 1 view .LVU173
 551 0032 029A     		ldr	r2, [sp, #8]
 552              	.LVL26:
 553              		.loc 2 873 3 is_stmt 0 view .LVU174
 554              	.LBE135:
 555              	.LBE134:
 225:Src/main.c    ****   /**USART1 GPIO Configuration  
 556              		.loc 1 225 3 is_stmt 1 view .LVU175
 557              	.LBB136:
 558              	.LBI136:
 303:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** {
 559              		.loc 2 303 22 view .LVU176
 560              	.LBB137:
 305:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   SET_BIT(RCC->AHBENR, Periphs);
 561              		.loc 2 305 3 view .LVU177
 306:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 562              		.loc 2 306 3 view .LVU178
 563 0034 5A69     		ldr	r2, [r3, #20]
 564 0036 42F40032 		orr	r2, r2, #131072
 565 003a 5A61     		str	r2, [r3, #20]
 308:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   (void)tmpreg;
 566              		.loc 2 308 3 view .LVU179
 308:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   (void)tmpreg;
 567              		.loc 2 308 12 is_stmt 0 view .LVU180
 568 003c 5B69     		ldr	r3, [r3, #20]
 569 003e 03F40033 		and	r3, r3, #131072
 308:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   (void)tmpreg;
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 99


 570              		.loc 2 308 10 view .LVU181
 571 0042 0193     		str	r3, [sp, #4]
 309:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** }
 572              		.loc 2 309 3 is_stmt 1 view .LVU182
 573 0044 019B     		ldr	r3, [sp, #4]
 574              	.LVL27:
 309:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** }
 575              		.loc 2 309 3 is_stmt 0 view .LVU183
 576              	.LBE137:
 577              	.LBE136:
 230:Src/main.c    ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 578              		.loc 1 230 3 is_stmt 1 view .LVU184
 230:Src/main.c    ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 579              		.loc 1 230 23 is_stmt 0 view .LVU185
 580 0046 4FF4C063 		mov	r3, #1536
 581 004a 0393     		str	r3, [sp, #12]
 231:Src/main.c    ****   GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 582              		.loc 1 231 3 is_stmt 1 view .LVU186
 231:Src/main.c    ****   GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 583              		.loc 1 231 24 is_stmt 0 view .LVU187
 584 004c 0223     		movs	r3, #2
 585 004e 0493     		str	r3, [sp, #16]
 232:Src/main.c    ****   GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 586              		.loc 1 232 3 is_stmt 1 view .LVU188
 232:Src/main.c    ****   GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 587              		.loc 1 232 25 is_stmt 0 view .LVU189
 588 0050 0323     		movs	r3, #3
 589 0052 0593     		str	r3, [sp, #20]
 233:Src/main.c    ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 590              		.loc 1 233 3 is_stmt 1 view .LVU190
 234:Src/main.c    ****   GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 591              		.loc 1 234 3 view .LVU191
 235:Src/main.c    ****   LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 592              		.loc 1 235 3 view .LVU192
 235:Src/main.c    ****   LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 593              		.loc 1 235 29 is_stmt 0 view .LVU193
 594 0054 0723     		movs	r3, #7
 595 0056 0893     		str	r3, [sp, #32]
 236:Src/main.c    **** 
 596              		.loc 1 236 3 is_stmt 1 view .LVU194
 597 0058 03A9     		add	r1, sp, #12
 598 005a 4FF09040 		mov	r0, #1207959552
 599 005e FFF7FEFF 		bl	LL_GPIO_Init
 600              	.LVL28:
 241:Src/main.c    ****   USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 601              		.loc 1 241 3 view .LVU195
 241:Src/main.c    ****   USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 602              		.loc 1 241 29 is_stmt 0 view .LVU196
 603 0062 4FF41653 		mov	r3, #9600
 604 0066 0993     		str	r3, [sp, #36]
 242:Src/main.c    ****   USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 605              		.loc 1 242 3 is_stmt 1 view .LVU197
 242:Src/main.c    ****   USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 606              		.loc 1 242 30 is_stmt 0 view .LVU198
 607 0068 0A94     		str	r4, [sp, #40]
 243:Src/main.c    ****   USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 608              		.loc 1 243 3 is_stmt 1 view .LVU199
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 100


 243:Src/main.c    ****   USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 609              		.loc 1 243 29 is_stmt 0 view .LVU200
 610 006a 0B94     		str	r4, [sp, #44]
 244:Src/main.c    ****   USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 611              		.loc 1 244 3 is_stmt 1 view .LVU201
 244:Src/main.c    ****   USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 612              		.loc 1 244 27 is_stmt 0 view .LVU202
 613 006c 0C94     		str	r4, [sp, #48]
 245:Src/main.c    ****   USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 614              		.loc 1 245 3 is_stmt 1 view .LVU203
 245:Src/main.c    ****   USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 615              		.loc 1 245 38 is_stmt 0 view .LVU204
 616 006e 0C23     		movs	r3, #12
 617 0070 0D93     		str	r3, [sp, #52]
 246:Src/main.c    ****   USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 618              		.loc 1 246 3 is_stmt 1 view .LVU205
 246:Src/main.c    ****   USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 619              		.loc 1 246 40 is_stmt 0 view .LVU206
 620 0072 0E94     		str	r4, [sp, #56]
 247:Src/main.c    ****   LL_USART_Init(USART1, &USART_InitStruct);
 621              		.loc 1 247 3 is_stmt 1 view .LVU207
 247:Src/main.c    ****   LL_USART_Init(USART1, &USART_InitStruct);
 622              		.loc 1 247 33 is_stmt 0 view .LVU208
 623 0074 0F94     		str	r4, [sp, #60]
 248:Src/main.c    ****   LL_USART_DisableIT_CTS(USART1);
 624              		.loc 1 248 3 is_stmt 1 view .LVU209
 625 0076 0C4C     		ldr	r4, .L9+4
 626 0078 09A9     		add	r1, sp, #36
 627 007a 2046     		mov	r0, r4
 628 007c FFF7FEFF 		bl	LL_USART_Init
 629              	.LVL29:
 249:Src/main.c    ****   LL_USART_ConfigAsyncMode(USART1);
 630              		.loc 1 249 3 view .LVU210
 631              	.LBB138:
 632              	.LBI138:
 633              		.file 4 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h"
   1:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
   2:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   ******************************************************************************
   3:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @file    stm32f3xx_ll_usart.h
   4:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @author  MCD Application Team
   5:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief   Header file of USART LL module.
   6:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   ******************************************************************************
   7:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @attention
   8:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *
   9:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * <h2><center>&copy; COPYRIGHT(c) 2016 STMicroelectronics</center></h2>
  10:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *
  11:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * Redistribution and use in source and binary forms, with or without modification,
  12:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * are permitted provided that the following conditions are met:
  13:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *   1. Redistributions of source code must retain the above copyright notice,
  14:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *      this list of conditions and the following disclaimer.
  15:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
  16:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *      this list of conditions and the following disclaimer in the documentation
  17:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *      and/or other materials provided with the distribution.
  18:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
  19:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *      may be used to endorse or promote products derived from this software
  20:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *      without specific prior written permission.
  21:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 101


  22:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  23:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  24:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  25:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  26:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  27:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  28:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  29:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  30:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  31:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  32:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *
  33:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   ******************************************************************************
  34:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
  35:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
  36:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  37:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #ifndef __STM32F3xx_LL_USART_H
  38:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define __STM32F3xx_LL_USART_H
  39:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
  40:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #ifdef __cplusplus
  41:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** extern "C" {
  42:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #endif
  43:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
  44:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /* Includes ------------------------------------------------------------------*/
  45:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #include "stm32f3xx.h"
  46:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
  47:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @addtogroup STM32F3xx_LL_Driver
  48:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
  49:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
  50:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
  51:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #if defined (USART1) || defined (USART2) || defined (USART3) || defined (UART4) || defined (UART5)
  52:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
  53:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL USART
  54:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
  55:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
  56:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
  57:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /* Private types -------------------------------------------------------------*/
  58:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /* Private variables ---------------------------------------------------------*/
  59:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
  60:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /* Private constants ---------------------------------------------------------*/
  61:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_Private_Constants USART Private Constants
  62:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
  63:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
  64:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
  65:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
  66:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
  67:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
  68:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /* Private macros ------------------------------------------------------------*/
  69:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #if defined(USE_FULL_LL_DRIVER)
  70:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_Private_Macros USART Private Macros
  71:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
  72:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
  73:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
  74:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
  75:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
  76:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #endif /*USE_FULL_LL_DRIVER*/
  77:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
  78:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /* Exported types ------------------------------------------------------------*/
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 102


  79:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #if defined(USE_FULL_LL_DRIVER)
  80:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_ES_INIT USART Exported Init structures
  81:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
  82:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
  83:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
  84:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
  85:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief LL USART Init Structure definition
  86:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
  87:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** typedef struct
  88:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
  89:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   uint32_t BaudRate;                  /*!< This field defines expected Usart communication baud rat
  90:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
  91:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****                                            This feature can be modified afterwards using unitary fu
  92:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
  93:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   uint32_t DataWidth;                 /*!< Specifies the number of data bits transmitted or receive
  94:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****                                            This parameter can be a value of @ref USART_LL_EC_DATAWI
  95:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
  96:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****                                            This feature can be modified afterwards using unitary fu
  97:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
  98:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   uint32_t StopBits;                  /*!< Specifies the number of stop bits transmitted.
  99:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****                                            This parameter can be a value of @ref USART_LL_EC_STOPBI
 100:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 101:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****                                            This feature can be modified afterwards using unitary fu
 102:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 103:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   uint32_t Parity;                    /*!< Specifies the parity mode.
 104:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****                                            This parameter can be a value of @ref USART_LL_EC_PARITY
 105:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 106:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****                                            This feature can be modified afterwards using unitary fu
 107:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 108:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   uint32_t TransferDirection;         /*!< Specifies whether the Receive and/or Transmit mode is en
 109:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****                                            This parameter can be a value of @ref USART_LL_EC_DIRECT
 110:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 111:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****                                            This feature can be modified afterwards using unitary fu
 112:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 113:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   uint32_t HardwareFlowControl;       /*!< Specifies whether the hardware flow control mode is enab
 114:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****                                            This parameter can be a value of @ref USART_LL_EC_HWCONT
 115:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 116:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****                                            This feature can be modified afterwards using unitary fu
 117:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 118:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   uint32_t OverSampling;              /*!< Specifies whether USART oversampling mode is 16 or 8.
 119:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****                                            This parameter can be a value of @ref USART_LL_EC_OVERSA
 120:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 121:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****                                            This feature can be modified afterwards using unitary fu
 122:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 123:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** } LL_USART_InitTypeDef;
 124:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 125:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 126:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief LL USART Clock Init Structure definition
 127:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 128:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** typedef struct
 129:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
 130:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   uint32_t ClockOutput;               /*!< Specifies whether the USART clock is enabled or disabled
 131:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****                                            This parameter can be a value of @ref USART_LL_EC_CLOCK.
 132:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 133:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****                                            USART HW configuration can be modified afterwards using 
 134:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****                                            @ref LL_USART_EnableSCLKOutput() or @ref LL_USART_Disabl
 135:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****                                            For more details, refer to description of this function.
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 103


 136:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 137:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   uint32_t ClockPolarity;             /*!< Specifies the steady state of the serial clock.
 138:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****                                            This parameter can be a value of @ref USART_LL_EC_POLARI
 139:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 140:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****                                            USART HW configuration can be modified afterwards using 
 141:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****                                            For more details, refer to description of this function.
 142:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 143:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   uint32_t ClockPhase;                /*!< Specifies the clock transition on which the bit capture 
 144:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****                                            This parameter can be a value of @ref USART_LL_EC_PHASE.
 145:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 146:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****                                            USART HW configuration can be modified afterwards using 
 147:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****                                            For more details, refer to description of this function.
 148:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 149:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   uint32_t LastBitClockPulse;         /*!< Specifies whether the clock pulse corresponding to the l
 150:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****                                            data bit (MSB) has to be output on the SCLK pin in synch
 151:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****                                            This parameter can be a value of @ref USART_LL_EC_LASTCL
 152:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 153:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****                                            USART HW configuration can be modified afterwards using 
 154:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****                                            For more details, refer to description of this function.
 155:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 156:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** } LL_USART_ClockInitTypeDef;
 157:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 158:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 159:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
 160:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 161:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #endif /* USE_FULL_LL_DRIVER */
 162:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 163:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /* Exported constants --------------------------------------------------------*/
 164:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_Exported_Constants USART Exported Constants
 165:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
 166:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 167:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 168:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_EC_CLEAR_FLAG Clear Flags Defines
 169:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief    Flags defines which can be used with LL_USART_WriteReg function
 170:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
 171:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 172:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_ICR_PECF                       USART_ICR_PECF                /*!< Parity error fla
 173:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_ICR_FECF                       USART_ICR_FECF                /*!< Framing error fl
 174:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_ICR_NCF                        USART_ICR_NCF                 /*!< Noise detected f
 175:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_ICR_ORECF                      USART_ICR_ORECF               /*!< Overrun error fl
 176:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_ICR_IDLECF                     USART_ICR_IDLECF              /*!< Idle line detect
 177:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_ICR_TCCF                       USART_ICR_TCCF                /*!< Transmission com
 178:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_ICR_LBDCF                      USART_ICR_LBDCF               /*!< LIN break detect
 179:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_ICR_CTSCF                      USART_ICR_CTSCF               /*!< CTS flag */
 180:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_ICR_RTOCF                      USART_ICR_RTOCF               /*!< Receiver timeout
 181:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_ICR_EOBCF                      USART_ICR_EOBCF               /*!< End of block fla
 182:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_ICR_CMCF                       USART_ICR_CMCF                /*!< Character match 
 183:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_ICR_WUCF                       USART_ICR_WUCF                /*!< Wakeup from Stop
 184:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 185:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
 186:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 187:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 188:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_EC_GET_FLAG Get Flags Defines
 189:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief    Flags defines which can be used with LL_USART_ReadReg function
 190:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
 191:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 192:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_ISR_PE                         USART_ISR_PE                  /*!< Parity error fla
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 104


 193:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_ISR_FE                         USART_ISR_FE                  /*!< Framing error fl
 194:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_ISR_NE                         USART_ISR_NE                  /*!< Noise detected f
 195:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_ISR_ORE                        USART_ISR_ORE                 /*!< Overrun error fl
 196:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_ISR_IDLE                       USART_ISR_IDLE                /*!< Idle line detect
 197:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_ISR_RXNE                       USART_ISR_RXNE                /*!< Read data regist
 198:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_ISR_TC                         USART_ISR_TC                  /*!< Transmission com
 199:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_ISR_TXE                        USART_ISR_TXE                 /*!< Transmit data re
 200:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_ISR_LBDF                       USART_ISR_LBDF                /*!< LIN break detect
 201:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_ISR_CTSIF                      USART_ISR_CTSIF               /*!< CTS interrupt fl
 202:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_ISR_CTS                        USART_ISR_CTS                 /*!< CTS flag */
 203:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_ISR_RTOF                       USART_ISR_RTOF                /*!< Receiver timeout
 204:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_ISR_EOBF                       USART_ISR_EOBF                /*!< End of block fla
 205:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_ISR_ABRE                       USART_ISR_ABRE                /*!< Auto baud rate e
 206:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_ISR_ABRF                       USART_ISR_ABRF                /*!< Auto baud rate f
 207:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_ISR_BUSY                       USART_ISR_BUSY                /*!< Busy flag */
 208:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_ISR_CMF                        USART_ISR_CMF                 /*!< Character match 
 209:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_ISR_SBKF                       USART_ISR_SBKF                /*!< Send break flag 
 210:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_ISR_RWU                        USART_ISR_RWU                 /*!< Receiver wakeup 
 211:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_ISR_WUF                        USART_ISR_WUF                 /*!< Wakeup from Stop
 212:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_ISR_TEACK                      USART_ISR_TEACK               /*!< Transmit enable 
 213:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_ISR_REACK                      USART_ISR_REACK               /*!< Receive enable a
 214:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 215:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
 216:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 217:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 218:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_EC_IT IT Defines
 219:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief    IT defines which can be used with LL_USART_ReadReg and  LL_USART_WriteReg functions
 220:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
 221:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 222:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_CR1_IDLEIE                     USART_CR1_IDLEIE              /*!< IDLE interrupt e
 223:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_CR1_RXNEIE                     USART_CR1_RXNEIE              /*!< Read data regist
 224:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_CR1_TCIE                       USART_CR1_TCIE                /*!< Transmission com
 225:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_CR1_TXEIE                      USART_CR1_TXEIE               /*!< Transmit data re
 226:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_CR1_PEIE                       USART_CR1_PEIE                /*!< Parity error */
 227:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_CR1_CMIE                       USART_CR1_CMIE                /*!< Character match 
 228:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_CR1_RTOIE                      USART_CR1_RTOIE               /*!< Receiver timeout
 229:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_CR1_EOBIE                      USART_CR1_EOBIE               /*!< End of Block int
 230:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_CR2_LBDIE                      USART_CR2_LBDIE               /*!< LIN break detect
 231:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_CR3_EIE                        USART_CR3_EIE                 /*!< Error interrupt 
 232:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_CR3_CTSIE                      USART_CR3_CTSIE               /*!< CTS interrupt en
 233:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_CR3_WUFIE                      USART_CR3_WUFIE               /*!< Wakeup from Stop
 234:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 235:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
 236:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 237:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 238:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_EC_DIRECTION Communication Direction
 239:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
 240:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 241:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_DIRECTION_NONE                 0x00000000U                        /*!< Transmitter
 242:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_DIRECTION_RX                   USART_CR1_RE                       /*!< Transmitter
 243:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_DIRECTION_TX                   USART_CR1_TE                       /*!< Transmitter
 244:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_DIRECTION_TX_RX                (USART_CR1_TE |USART_CR1_RE)       /*!< Transmitter
 245:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 246:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
 247:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 248:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 249:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_EC_PARITY Parity Control
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 105


 250:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
 251:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 252:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_PARITY_NONE                    0x00000000U                          /*!< Parity co
 253:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_PARITY_EVEN                    USART_CR1_PCE                        /*!< Parity co
 254:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_PARITY_ODD                     (USART_CR1_PCE | USART_CR1_PS)       /*!< Parity co
 255:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 256:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
 257:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 258:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 259:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_EC_WAKEUP Wakeup
 260:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
 261:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 262:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_WAKEUP_IDLELINE                0x00000000U           /*!<  USART wake up from Mute
 263:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_WAKEUP_ADDRESSMARK             USART_CR1_WAKE        /*!<  USART wake up from Mute
 264:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 265:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
 266:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 267:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 268:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_EC_DATAWIDTH Datawidth
 269:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
 270:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 271:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #if defined(USART_7BITS_SUPPORT)
 272:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_DATAWIDTH_7B                   USART_CR1_M1            /*!< 7 bits word length : S
 273:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_DATAWIDTH_8B                   0x00000000U             /*!< 8 bits word length : S
 274:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_DATAWIDTH_9B                   USART_CR1_M0            /*!< 9 bits word length : S
 275:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #else
 276:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_DATAWIDTH_8B                   0x00000000U             /*!< 8 bits word length : S
 277:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_DATAWIDTH_9B                   USART_CR1_M             /*!< 9 bits word length : S
 278:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #endif
 279:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 280:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
 281:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 282:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 283:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_EC_OVERSAMPLING Oversampling
 284:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
 285:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 286:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_OVERSAMPLING_16                0x00000000U            /*!< Oversampling by 16 */
 287:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_OVERSAMPLING_8                 USART_CR1_OVER8        /*!< Oversampling by 8 */
 288:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 289:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
 290:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 291:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 292:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #if defined(USE_FULL_LL_DRIVER)
 293:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_EC_CLOCK Clock Signal
 294:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
 295:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 296:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 297:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_CLOCK_DISABLE                  0x00000000U            /*!< Clock signal not provid
 298:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_CLOCK_ENABLE                   USART_CR2_CLKEN        /*!< Clock signal provided *
 299:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 300:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
 301:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 302:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #endif /*USE_FULL_LL_DRIVER*/
 303:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 304:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_EC_LASTCLKPULSE Last Clock Pulse
 305:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
 306:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 106


 307:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_LASTCLKPULSE_NO_OUTPUT         0x00000000U           /*!< The clock pulse of the l
 308:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_LASTCLKPULSE_OUTPUT            USART_CR2_LBCL        /*!< The clock pulse of the l
 309:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 310:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
 311:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 312:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 313:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_EC_PHASE Clock Phase
 314:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
 315:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 316:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_PHASE_1EDGE                    0x00000000U           /*!< The first clock transiti
 317:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_PHASE_2EDGE                    USART_CR2_CPHA        /*!< The second clock transit
 318:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 319:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
 320:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 321:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 322:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_EC_POLARITY Clock Polarity
 323:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
 324:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 325:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_POLARITY_LOW                   0x00000000U           /*!< Steady low value on SCLK
 326:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_POLARITY_HIGH                  USART_CR2_CPOL        /*!< Steady high value on SCL
 327:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 328:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
 329:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 330:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 331:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_EC_STOPBITS Stop Bits
 332:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
 333:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 334:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_STOPBITS_0_5                   USART_CR2_STOP_0                           /*!< 0.5
 335:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_STOPBITS_1                     0x00000000U                                /*!< 1 s
 336:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_STOPBITS_1_5                   (USART_CR2_STOP_0 | USART_CR2_STOP_1)      /*!< 1.5
 337:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_STOPBITS_2                     USART_CR2_STOP_1                           /*!< 2 s
 338:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 339:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
 340:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 341:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 342:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_EC_TXRX TX RX Pins Swap
 343:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
 344:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 345:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_TXRX_STANDARD                  0x00000000U           /*!< TX/RX pins are used as d
 346:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_TXRX_SWAPPED                   (USART_CR2_SWAP)      /*!< TX and RX pins functions
 347:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 348:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
 349:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 350:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 351:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_EC_RXPIN_LEVEL RX Pin Active Level Inversion
 352:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
 353:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 354:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_RXPIN_LEVEL_STANDARD           0x00000000U           /*!< RX pin signal works usin
 355:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_RXPIN_LEVEL_INVERTED           (USART_CR2_RXINV)     /*!< RX pin signal values are
 356:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 357:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
 358:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 359:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 360:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_EC_TXPIN_LEVEL TX Pin Active Level Inversion
 361:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
 362:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 363:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_TXPIN_LEVEL_STANDARD           0x00000000U           /*!< TX pin signal works usin
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 107


 364:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_TXPIN_LEVEL_INVERTED           (USART_CR2_TXINV)     /*!< TX pin signal values are
 365:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 366:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
 367:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 368:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 369:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_EC_BINARY_LOGIC Binary Data Inversion
 370:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
 371:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 372:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_BINARY_LOGIC_POSITIVE          0x00000000U           /*!< Logical data from the da
 373:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_BINARY_LOGIC_NEGATIVE          USART_CR2_DATAINV     /*!< Logical data from the da
 374:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 375:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
 376:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 377:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 378:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_EC_BITORDER Bit Order
 379:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
 380:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 381:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_BITORDER_LSBFIRST              0x00000000U           /*!< data is transmitted/rece
 382:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_BITORDER_MSBFIRST              USART_CR2_MSBFIRST    /*!< data is transmitted/rece
 383:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 384:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
 385:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 386:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 387:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_EC_AUTOBAUD_DETECT_ON Autobaud Detection
 388:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
 389:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 390:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_AUTOBAUD_DETECT_ON_STARTBIT    0x00000000U                                 /*!< Me
 391:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_AUTOBAUD_DETECT_ON_FALLINGEDGE USART_CR2_ABRMODE_0                         /*!< Fa
 392:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_AUTOBAUD_DETECT_ON_7F_FRAME    USART_CR2_ABRMODE_1                         /*!< 0x
 393:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_AUTOBAUD_DETECT_ON_55_FRAME    (USART_CR2_ABRMODE_1 | USART_CR2_ABRMODE_0) /*!< 0x
 394:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 395:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
 396:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 397:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 398:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_EC_ADDRESS_DETECT Address Length Detection
 399:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
 400:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 401:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_ADDRESS_DETECT_4B              0x00000000U           /*!< 4-bit address detection 
 402:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_ADDRESS_DETECT_7B              USART_CR2_ADDM7       /*!< 7-bit address detection 
 403:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 404:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
 405:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 406:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 407:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_EC_HWCONTROL Hardware Control
 408:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
 409:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 410:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_HWCONTROL_NONE                 0x00000000U                          /*!< CTS and R
 411:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_HWCONTROL_RTS                  USART_CR3_RTSE                       /*!< RTS outpu
 412:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_HWCONTROL_CTS                  USART_CR3_CTSE                       /*!< CTS mode 
 413:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_HWCONTROL_RTS_CTS              (USART_CR3_RTSE | USART_CR3_CTSE)    /*!< CTS and R
 414:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 415:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
 416:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 417:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 418:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_EC_WAKEUP_ON Wakeup Activation
 419:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
 420:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 108


 421:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_WAKEUP_ON_ADDRESS              0x00000000U                             /*!< Wake u
 422:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_WAKEUP_ON_STARTBIT             USART_CR3_WUS_1                         /*!< Wake u
 423:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_WAKEUP_ON_RXNE                 (USART_CR3_WUS_0 | USART_CR3_WUS_1)     /*!< Wake u
 424:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 425:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
 426:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 427:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 428:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_EC_IRDA_POWER IrDA Power
 429:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
 430:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 431:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_IRDA_POWER_NORMAL              0x00000000U           /*!< IrDA normal power mode *
 432:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_IRDA_POWER_LOW                 USART_CR3_IRLP        /*!< IrDA low power mode */
 433:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 434:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
 435:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 436:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 437:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_EC_LINBREAK_DETECT LIN Break Detection Length
 438:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
 439:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 440:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_LINBREAK_DETECT_10B            0x00000000U           /*!< 10-bit break detection m
 441:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_LINBREAK_DETECT_11B            USART_CR2_LBDL        /*!< 11-bit break detection m
 442:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 443:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
 444:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 445:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 446:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_EC_DE_POLARITY Driver Enable Polarity
 447:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
 448:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 449:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_DE_POLARITY_HIGH               0x00000000U           /*!< DE signal is active high
 450:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_DE_POLARITY_LOW                USART_CR3_DEP         /*!< DE signal is active low 
 451:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 452:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
 453:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 454:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 455:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_EC_DMA_REG_DATA DMA Register Data
 456:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
 457:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 458:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_DMA_REG_DATA_TRANSMIT          0x00000000U          /*!< Get address of data regis
 459:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_DMA_REG_DATA_RECEIVE           0x00000001U          /*!< Get address of data regis
 460:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 461:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
 462:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 463:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 464:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 465:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
 466:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 467:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 468:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /* Exported macro ------------------------------------------------------------*/
 469:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_Exported_Macros USART Exported Macros
 470:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
 471:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 472:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 473:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_EM_WRITE_READ Common Write and read registers Macros
 474:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
 475:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 476:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 477:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 109


 478:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Write a value in USART register
 479:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  __INSTANCE__ USART Instance
 480:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  __REG__ Register to be written
 481:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  __VALUE__ Value to be written in the register
 482:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
 483:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 484:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__->__REG__, (__VAL
 485:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 486:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 487:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Read a value in USART register
 488:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  __INSTANCE__ USART Instance
 489:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  __REG__ Register to be read
 490:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval Register value
 491:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 492:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define LL_USART_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__)
 493:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 494:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
 495:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 496:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 497:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_EM_Exported_Macros_Helper Exported_Macros_Helper
 498:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
 499:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 500:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 501:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 502:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Compute USARTDIV value according to Peripheral Clock and
 503:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         expected Baud Rate in 8 bits sampling mode (32 bits value of USARTDIV is returned)
 504:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  __PERIPHCLK__ Peripheral Clock frequency used for USART instance
 505:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  __BAUDRATE__ Baud rate value to achieve
 506:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval USARTDIV value to be used for BRR register filling in OverSampling_8 case
 507:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 508:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define __LL_USART_DIV_SAMPLING8(__PERIPHCLK__, __BAUDRATE__) ((((__PERIPHCLK__)*2) + ((__BAUDRATE_
 509:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 510:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 511:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Compute USARTDIV value according to Peripheral Clock and
 512:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         expected Baud Rate in 16 bits sampling mode (32 bits value of USARTDIV is returned)
 513:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  __PERIPHCLK__ Peripheral Clock frequency used for USART instance
 514:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  __BAUDRATE__ Baud rate value to achieve
 515:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval USARTDIV value to be used for BRR register filling in OverSampling_16 case
 516:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 517:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** #define __LL_USART_DIV_SAMPLING16(__PERIPHCLK__, __BAUDRATE__) (((__PERIPHCLK__) + ((__BAUDRATE__)/
 518:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 519:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 520:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
 521:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 522:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 523:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 524:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
 525:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 526:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 527:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /* Exported functions --------------------------------------------------------*/
 528:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 529:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_Exported_Functions USART Exported Functions
 530:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
 531:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 532:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 533:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_EF_Configuration Configuration functions
 534:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 110


 535:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 536:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 537:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 538:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  USART Enable
 539:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          UE            LL_USART_Enable
 540:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
 541:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
 542:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 543:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_Enable(USART_TypeDef *USARTx)
 544:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
 545:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   SET_BIT(USARTx->CR1, USART_CR1_UE);
 546:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 547:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 548:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 549:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  USART Disable (all USART prescalers and outputs are disabled)
 550:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   When USART is disabled, USART prescalers and outputs are stopped immediately,
 551:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         and current operations are discarded. The configuration of the USART is kept, but all t
 552:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         flags, in the USARTx_ISR are set to their default values.
 553:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          UE            LL_USART_Disable
 554:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
 555:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
 556:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 557:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_Disable(USART_TypeDef *USARTx)
 558:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
 559:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR1, USART_CR1_UE);
 560:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 561:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 562:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 563:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Indicate if USART is enabled
 564:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          UE            LL_USART_IsEnabled
 565:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
 566:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
 567:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 568:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsEnabled(USART_TypeDef *USARTx)
 569:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
 570:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE));
 571:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 572:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 573:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 574:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  USART enabled in STOP Mode.
 575:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   When this function is enabled, USART is able to wake up the MCU from Stop mode, provide
 576:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         USART clock selection is HSI or LSE in RCC.
 577:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_UART_WAKEUP_FROMSTOP_INSTANCE(USARTx) can be used to check whether or not
 578:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Wake-up from Stop mode feature is supported by the USARTx instance.
 579:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          UESM          LL_USART_EnableInStopMode
 580:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
 581:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
 582:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 583:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_EnableInStopMode(USART_TypeDef *USARTx)
 584:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
 585:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   SET_BIT(USARTx->CR1, USART_CR1_UESM);
 586:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 587:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 588:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 589:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  USART disabled in STOP Mode.
 590:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   When this function is disabled, USART is not able to wake up the MCU from Stop mode
 591:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_UART_WAKEUP_FROMSTOP_INSTANCE(USARTx) can be used to check whether or not
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 111


 592:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Wake-up from Stop mode feature is supported by the USARTx instance.
 593:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          UESM          LL_USART_DisableInStopMode
 594:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
 595:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
 596:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 597:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_DisableInStopMode(USART_TypeDef *USARTx)
 598:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
 599:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR1, USART_CR1_UESM);
 600:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 601:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 602:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 603:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Indicate if USART is enabled in STOP Mode (able to wake up MCU from Stop mode or not)
 604:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_UART_WAKEUP_FROMSTOP_INSTANCE(USARTx) can be used to check whether or not
 605:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Wake-up from Stop mode feature is supported by the USARTx instance.
 606:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          UESM          LL_USART_IsEnabledInStopMode
 607:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
 608:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
 609:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 610:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsEnabledInStopMode(USART_TypeDef *USARTx)
 611:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
 612:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (READ_BIT(USARTx->CR1, USART_CR1_UESM) == (USART_CR1_UESM));
 613:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 614:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 615:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 616:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Receiver Enable (Receiver is enabled and begins searching for a start bit)
 617:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          RE            LL_USART_EnableDirectionRx
 618:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
 619:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
 620:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 621:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_EnableDirectionRx(USART_TypeDef *USARTx)
 622:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
 623:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   SET_BIT(USARTx->CR1, USART_CR1_RE);
 624:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 625:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 626:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 627:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Receiver Disable
 628:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          RE            LL_USART_DisableDirectionRx
 629:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
 630:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
 631:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 632:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_DisableDirectionRx(USART_TypeDef *USARTx)
 633:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
 634:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR1, USART_CR1_RE);
 635:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 636:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 637:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 638:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Transmitter Enable
 639:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          TE            LL_USART_EnableDirectionTx
 640:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
 641:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
 642:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 643:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_EnableDirectionTx(USART_TypeDef *USARTx)
 644:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
 645:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   SET_BIT(USARTx->CR1, USART_CR1_TE);
 646:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 647:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 648:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 112


 649:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Transmitter Disable
 650:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          TE            LL_USART_DisableDirectionTx
 651:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
 652:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
 653:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 654:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_DisableDirectionTx(USART_TypeDef *USARTx)
 655:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
 656:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR1, USART_CR1_TE);
 657:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 658:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 659:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 660:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Configure simultaneously enabled/disabled states
 661:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         of Transmitter and Receiver
 662:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          RE            LL_USART_SetTransferDirection\n
 663:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR1          TE            LL_USART_SetTransferDirection
 664:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
 665:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  TransferDirection This parameter can be one of the following values:
 666:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_DIRECTION_NONE
 667:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_DIRECTION_RX
 668:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_DIRECTION_TX
 669:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_DIRECTION_TX_RX
 670:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
 671:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 672:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_SetTransferDirection(USART_TypeDef *USARTx, uint32_t TransferDirectio
 673:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
 674:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   MODIFY_REG(USARTx->CR1, USART_CR1_RE | USART_CR1_TE, TransferDirection);
 675:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 676:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 677:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 678:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Return enabled/disabled states of Transmitter and Receiver
 679:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          RE            LL_USART_GetTransferDirection\n
 680:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR1          TE            LL_USART_GetTransferDirection
 681:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
 682:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval Returned value can be one of the following values:
 683:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_DIRECTION_NONE
 684:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_DIRECTION_RX
 685:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_DIRECTION_TX
 686:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_DIRECTION_TX_RX
 687:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 688:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_GetTransferDirection(USART_TypeDef *USARTx)
 689:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
 690:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (uint32_t)(READ_BIT(USARTx->CR1, USART_CR1_RE | USART_CR1_TE));
 691:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 692:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 693:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 694:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Configure Parity (enabled/disabled and parity mode if enabled).
 695:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   This function selects if hardware parity control (generation and detection) is enabled 
 696:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         When the parity control is enabled (Odd or Even), computed parity bit is inserted at th
 697:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         (9th or 8th bit depending on data width) and parity is checked on the received data.
 698:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          PS            LL_USART_SetParity\n
 699:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR1          PCE           LL_USART_SetParity
 700:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
 701:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  Parity This parameter can be one of the following values:
 702:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_PARITY_NONE
 703:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_PARITY_EVEN
 704:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_PARITY_ODD
 705:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 113


 706:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 707:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_SetParity(USART_TypeDef *USARTx, uint32_t Parity)
 708:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
 709:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   MODIFY_REG(USARTx->CR1, USART_CR1_PS | USART_CR1_PCE, Parity);
 710:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 711:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 712:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 713:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Return Parity configuration (enabled/disabled and parity mode if enabled)
 714:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          PS            LL_USART_GetParity\n
 715:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR1          PCE           LL_USART_GetParity
 716:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
 717:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval Returned value can be one of the following values:
 718:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_PARITY_NONE
 719:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_PARITY_EVEN
 720:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_PARITY_ODD
 721:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 722:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_GetParity(USART_TypeDef *USARTx)
 723:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
 724:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (uint32_t)(READ_BIT(USARTx->CR1, USART_CR1_PS | USART_CR1_PCE));
 725:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 726:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 727:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 728:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Set Receiver Wake Up method from Mute mode.
 729:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          WAKE          LL_USART_SetWakeUpMethod
 730:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
 731:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  Method This parameter can be one of the following values:
 732:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_WAKEUP_IDLELINE
 733:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_WAKEUP_ADDRESSMARK
 734:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
 735:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 736:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_SetWakeUpMethod(USART_TypeDef *USARTx, uint32_t Method)
 737:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
 738:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   MODIFY_REG(USARTx->CR1, USART_CR1_WAKE, Method);
 739:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 740:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 741:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 742:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Return Receiver Wake Up method from Mute mode
 743:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          WAKE          LL_USART_GetWakeUpMethod
 744:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
 745:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval Returned value can be one of the following values:
 746:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_WAKEUP_IDLELINE
 747:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_WAKEUP_ADDRESSMARK
 748:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 749:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_GetWakeUpMethod(USART_TypeDef *USARTx)
 750:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
 751:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (uint32_t)(READ_BIT(USARTx->CR1, USART_CR1_WAKE));
 752:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 753:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 754:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 755:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Set Word length (i.e. nb of data bits, excluding start and stop bits)
 756:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          M0            LL_USART_SetDataWidth\n
 757:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR1          M1            LL_USART_SetDataWidth
 758:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
 759:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  DataWidth This parameter can be one of the following values:
 760:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_DATAWIDTH_7B (*)
 761:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_DATAWIDTH_8B
 762:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_DATAWIDTH_9B
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 114


 763:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *
 764:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         (*) Values not available on all devices
 765:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
 766:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 767:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_SetDataWidth(USART_TypeDef *USARTx, uint32_t DataWidth)
 768:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
 769:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   MODIFY_REG(USARTx->CR1, USART_CR1_M, DataWidth);
 770:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 771:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 772:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 773:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Return Word length (i.e. nb of data bits, excluding start and stop bits)
 774:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          M0            LL_USART_GetDataWidth\n
 775:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR1          M1            LL_USART_GetDataWidth
 776:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
 777:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval Returned value can be one of the following values:
 778:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_DATAWIDTH_7B (*)
 779:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_DATAWIDTH_8B
 780:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_DATAWIDTH_9B
 781:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *
 782:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         (*) Values not available on all devices
 783:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 784:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_GetDataWidth(USART_TypeDef *USARTx)
 785:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
 786:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (uint32_t)(READ_BIT(USARTx->CR1, USART_CR1_M));
 787:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 788:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 789:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 790:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Allow switch between Mute Mode and Active mode
 791:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          MME           LL_USART_EnableMuteMode
 792:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
 793:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
 794:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 795:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_EnableMuteMode(USART_TypeDef *USARTx)
 796:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
 797:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   SET_BIT(USARTx->CR1, USART_CR1_MME);
 798:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 799:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 800:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 801:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Prevent Mute Mode use. Set Receiver in active mode permanently.
 802:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          MME           LL_USART_DisableMuteMode
 803:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
 804:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
 805:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 806:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_DisableMuteMode(USART_TypeDef *USARTx)
 807:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
 808:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR1, USART_CR1_MME);
 809:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 810:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 811:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 812:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Indicate if switch between Mute Mode and Active mode is allowed
 813:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          MME           LL_USART_IsEnabledMuteMode
 814:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
 815:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
 816:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 817:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsEnabledMuteMode(USART_TypeDef *USARTx)
 818:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
 819:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (READ_BIT(USARTx->CR1, USART_CR1_MME) == (USART_CR1_MME));
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 115


 820:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 821:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 822:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 823:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Set Oversampling to 8-bit or 16-bit mode
 824:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          OVER8         LL_USART_SetOverSampling
 825:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
 826:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  OverSampling This parameter can be one of the following values:
 827:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_OVERSAMPLING_16
 828:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_OVERSAMPLING_8
 829:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
 830:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 831:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_SetOverSampling(USART_TypeDef *USARTx, uint32_t OverSampling)
 832:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
 833:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   MODIFY_REG(USARTx->CR1, USART_CR1_OVER8, OverSampling);
 834:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 835:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 836:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 837:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Return Oversampling mode
 838:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          OVER8         LL_USART_GetOverSampling
 839:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
 840:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval Returned value can be one of the following values:
 841:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_OVERSAMPLING_16
 842:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_OVERSAMPLING_8
 843:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 844:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_GetOverSampling(USART_TypeDef *USARTx)
 845:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
 846:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (uint32_t)(READ_BIT(USARTx->CR1, USART_CR1_OVER8));
 847:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 848:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 849:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 850:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Configure if Clock pulse of the last data bit is output to the SCLK pin or not
 851:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_USART_INSTANCE(USARTx) can be used to check whether or not
 852:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Synchronous mode is supported by the USARTx instance.
 853:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          LBCL          LL_USART_SetLastClkPulseOutput
 854:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
 855:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  LastBitClockPulse This parameter can be one of the following values:
 856:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_LASTCLKPULSE_NO_OUTPUT
 857:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_LASTCLKPULSE_OUTPUT
 858:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
 859:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 860:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_SetLastClkPulseOutput(USART_TypeDef *USARTx, uint32_t LastBitClockPul
 861:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
 862:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   MODIFY_REG(USARTx->CR2, USART_CR2_LBCL, LastBitClockPulse);
 863:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 864:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 865:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 866:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Retrieve Clock pulse of the last data bit output configuration
 867:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         (Last bit Clock pulse output to the SCLK pin or not)
 868:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_USART_INSTANCE(USARTx) can be used to check whether or not
 869:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Synchronous mode is supported by the USARTx instance.
 870:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          LBCL          LL_USART_GetLastClkPulseOutput
 871:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
 872:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval Returned value can be one of the following values:
 873:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_LASTCLKPULSE_NO_OUTPUT
 874:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_LASTCLKPULSE_OUTPUT
 875:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 876:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_GetLastClkPulseOutput(USART_TypeDef *USARTx)
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 116


 877:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
 878:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (uint32_t)(READ_BIT(USARTx->CR2, USART_CR2_LBCL));
 879:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 880:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 881:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 882:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Select the phase of the clock output on the SCLK pin in synchronous mode
 883:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_USART_INSTANCE(USARTx) can be used to check whether or not
 884:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Synchronous mode is supported by the USARTx instance.
 885:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          CPHA          LL_USART_SetClockPhase
 886:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
 887:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  ClockPhase This parameter can be one of the following values:
 888:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_PHASE_1EDGE
 889:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_PHASE_2EDGE
 890:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
 891:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 892:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_SetClockPhase(USART_TypeDef *USARTx, uint32_t ClockPhase)
 893:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
 894:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   MODIFY_REG(USARTx->CR2, USART_CR2_CPHA, ClockPhase);
 895:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 896:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 897:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 898:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Return phase of the clock output on the SCLK pin in synchronous mode
 899:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_USART_INSTANCE(USARTx) can be used to check whether or not
 900:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Synchronous mode is supported by the USARTx instance.
 901:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          CPHA          LL_USART_GetClockPhase
 902:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
 903:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval Returned value can be one of the following values:
 904:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_PHASE_1EDGE
 905:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_PHASE_2EDGE
 906:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 907:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_GetClockPhase(USART_TypeDef *USARTx)
 908:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
 909:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (uint32_t)(READ_BIT(USARTx->CR2, USART_CR2_CPHA));
 910:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 911:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 912:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 913:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Select the polarity of the clock output on the SCLK pin in synchronous mode
 914:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_USART_INSTANCE(USARTx) can be used to check whether or not
 915:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Synchronous mode is supported by the USARTx instance.
 916:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          CPOL          LL_USART_SetClockPolarity
 917:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
 918:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  ClockPolarity This parameter can be one of the following values:
 919:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_POLARITY_LOW
 920:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_POLARITY_HIGH
 921:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
 922:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 923:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_SetClockPolarity(USART_TypeDef *USARTx, uint32_t ClockPolarity)
 924:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
 925:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   MODIFY_REG(USARTx->CR2, USART_CR2_CPOL, ClockPolarity);
 926:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 927:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 928:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 929:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Return polarity of the clock output on the SCLK pin in synchronous mode
 930:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_USART_INSTANCE(USARTx) can be used to check whether or not
 931:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Synchronous mode is supported by the USARTx instance.
 932:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          CPOL          LL_USART_GetClockPolarity
 933:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 117


 934:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval Returned value can be one of the following values:
 935:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_POLARITY_LOW
 936:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_POLARITY_HIGH
 937:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 938:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_GetClockPolarity(USART_TypeDef *USARTx)
 939:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
 940:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (uint32_t)(READ_BIT(USARTx->CR2, USART_CR2_CPOL));
 941:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 942:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 943:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 944:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Configure Clock signal format (Phase Polarity and choice about output of last bit clock
 945:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_USART_INSTANCE(USARTx) can be used to check whether or not
 946:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Synchronous mode is supported by the USARTx instance.
 947:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Call of this function is equivalent to following function call sequence :
 948:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Clock Phase configuration using @ref LL_USART_SetClockPhase() function
 949:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Clock Polarity configuration using @ref LL_USART_SetClockPolarity() function
 950:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Output of Last bit Clock pulse configuration using @ref LL_USART_SetLastClkPulseOutpu
 951:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          CPHA          LL_USART_ConfigClock\n
 952:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR2          CPOL          LL_USART_ConfigClock\n
 953:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR2          LBCL          LL_USART_ConfigClock
 954:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
 955:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  Phase This parameter can be one of the following values:
 956:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_PHASE_1EDGE
 957:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_PHASE_2EDGE
 958:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  Polarity This parameter can be one of the following values:
 959:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_POLARITY_LOW
 960:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_POLARITY_HIGH
 961:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  LBCPOutput This parameter can be one of the following values:
 962:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_LASTCLKPULSE_NO_OUTPUT
 963:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_LASTCLKPULSE_OUTPUT
 964:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
 965:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 966:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_ConfigClock(USART_TypeDef *USARTx, uint32_t Phase, uint32_t Polarity,
 967:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
 968:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   MODIFY_REG(USARTx->CR2, USART_CR2_CPHA | USART_CR2_CPOL | USART_CR2_LBCL, Phase | Polarity | LBCP
 969:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 970:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 971:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 972:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Enable Clock output on SCLK pin
 973:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_USART_INSTANCE(USARTx) can be used to check whether or not
 974:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Synchronous mode is supported by the USARTx instance.
 975:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          CLKEN         LL_USART_EnableSCLKOutput
 976:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
 977:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
 978:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 979:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_EnableSCLKOutput(USART_TypeDef *USARTx)
 980:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
 981:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   SET_BIT(USARTx->CR2, USART_CR2_CLKEN);
 982:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 983:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 984:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 985:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Disable Clock output on SCLK pin
 986:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_USART_INSTANCE(USARTx) can be used to check whether or not
 987:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Synchronous mode is supported by the USARTx instance.
 988:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          CLKEN         LL_USART_DisableSCLKOutput
 989:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
 990:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 118


 991:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
 992:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_DisableSCLKOutput(USART_TypeDef *USARTx)
 993:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
 994:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR2, USART_CR2_CLKEN);
 995:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 996:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
 997:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
 998:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Indicate if Clock output on SCLK pin is enabled
 999:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_USART_INSTANCE(USARTx) can be used to check whether or not
1000:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Synchronous mode is supported by the USARTx instance.
1001:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          CLKEN         LL_USART_IsEnabledSCLKOutput
1002:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1003:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
1004:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1005:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsEnabledSCLKOutput(USART_TypeDef *USARTx)
1006:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1007:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (READ_BIT(USARTx->CR2, USART_CR2_CLKEN) == (USART_CR2_CLKEN));
1008:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1009:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1010:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1011:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Set the length of the stop bits
1012:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          STOP          LL_USART_SetStopBitsLength
1013:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1014:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  StopBits This parameter can be one of the following values:
1015:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_STOPBITS_0_5
1016:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_STOPBITS_1
1017:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_STOPBITS_1_5
1018:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_STOPBITS_2
1019:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
1020:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1021:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_SetStopBitsLength(USART_TypeDef *USARTx, uint32_t StopBits)
1022:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1023:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
1024:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1025:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1026:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1027:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Retrieve the length of the stop bits
1028:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          STOP          LL_USART_GetStopBitsLength
1029:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1030:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval Returned value can be one of the following values:
1031:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_STOPBITS_0_5
1032:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_STOPBITS_1
1033:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_STOPBITS_1_5
1034:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_STOPBITS_2
1035:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1036:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_GetStopBitsLength(USART_TypeDef *USARTx)
1037:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1038:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (uint32_t)(READ_BIT(USARTx->CR2, USART_CR2_STOP));
1039:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1040:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1041:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1042:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Configure Character frame format (Datawidth, Parity control, Stop Bits)
1043:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Call of this function is equivalent to following function call sequence :
1044:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Data Width configuration using @ref LL_USART_SetDataWidth() function
1045:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Parity Control and mode configuration using @ref LL_USART_SetParity() function
1046:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Stop bits configuration using @ref LL_USART_SetStopBitsLength() function
1047:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          PS            LL_USART_ConfigCharacter\n
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 119


1048:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR1          PCE           LL_USART_ConfigCharacter\n
1049:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR1          M0            LL_USART_ConfigCharacter\n
1050:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR1          M1            LL_USART_ConfigCharacter\n
1051:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR2          STOP          LL_USART_ConfigCharacter
1052:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1053:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  DataWidth This parameter can be one of the following values:
1054:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_DATAWIDTH_7B (*)
1055:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_DATAWIDTH_8B
1056:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_DATAWIDTH_9B
1057:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  Parity This parameter can be one of the following values:
1058:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_PARITY_NONE
1059:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_PARITY_EVEN
1060:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_PARITY_ODD
1061:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  StopBits This parameter can be one of the following values:
1062:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_STOPBITS_0_5
1063:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_STOPBITS_1
1064:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_STOPBITS_1_5
1065:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_STOPBITS_2
1066:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *
1067:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         (*) Values not available on all devices
1068:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
1069:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1070:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_ConfigCharacter(USART_TypeDef *USARTx, uint32_t DataWidth, uint32_t P
1071:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****                                               uint32_t StopBits)
1072:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1073:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   MODIFY_REG(USARTx->CR1, USART_CR1_PS | USART_CR1_PCE | USART_CR1_M, Parity | DataWidth);
1074:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
1075:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1076:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1077:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1078:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Configure TX/RX pins swapping setting.
1079:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          SWAP          LL_USART_SetTXRXSwap
1080:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1081:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  SwapConfig This parameter can be one of the following values:
1082:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_TXRX_STANDARD
1083:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_TXRX_SWAPPED
1084:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
1085:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1086:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_SetTXRXSwap(USART_TypeDef *USARTx, uint32_t SwapConfig)
1087:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1088:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   MODIFY_REG(USARTx->CR2, USART_CR2_SWAP, SwapConfig);
1089:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1090:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1091:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1092:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Retrieve TX/RX pins swapping configuration.
1093:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          SWAP          LL_USART_GetTXRXSwap
1094:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1095:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval Returned value can be one of the following values:
1096:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_TXRX_STANDARD
1097:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_TXRX_SWAPPED
1098:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1099:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_GetTXRXSwap(USART_TypeDef *USARTx)
1100:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1101:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (uint32_t)(READ_BIT(USARTx->CR2, USART_CR2_SWAP));
1102:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1103:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1104:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 120


1105:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Configure RX pin active level logic
1106:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          RXINV         LL_USART_SetRXPinLevel
1107:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1108:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  PinInvMethod This parameter can be one of the following values:
1109:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_RXPIN_LEVEL_STANDARD
1110:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_RXPIN_LEVEL_INVERTED
1111:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
1112:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1113:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_SetRXPinLevel(USART_TypeDef *USARTx, uint32_t PinInvMethod)
1114:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1115:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   MODIFY_REG(USARTx->CR2, USART_CR2_RXINV, PinInvMethod);
1116:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1117:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1118:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1119:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Retrieve RX pin active level logic configuration
1120:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          RXINV         LL_USART_GetRXPinLevel
1121:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1122:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval Returned value can be one of the following values:
1123:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_RXPIN_LEVEL_STANDARD
1124:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_RXPIN_LEVEL_INVERTED
1125:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1126:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_GetRXPinLevel(USART_TypeDef *USARTx)
1127:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1128:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (uint32_t)(READ_BIT(USARTx->CR2, USART_CR2_RXINV));
1129:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1130:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1131:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1132:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Configure TX pin active level logic
1133:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          TXINV         LL_USART_SetTXPinLevel
1134:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1135:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  PinInvMethod This parameter can be one of the following values:
1136:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_TXPIN_LEVEL_STANDARD
1137:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_TXPIN_LEVEL_INVERTED
1138:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
1139:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1140:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_SetTXPinLevel(USART_TypeDef *USARTx, uint32_t PinInvMethod)
1141:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1142:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   MODIFY_REG(USARTx->CR2, USART_CR2_TXINV, PinInvMethod);
1143:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1144:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1145:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1146:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Retrieve TX pin active level logic configuration
1147:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          TXINV         LL_USART_GetTXPinLevel
1148:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1149:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval Returned value can be one of the following values:
1150:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_TXPIN_LEVEL_STANDARD
1151:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_TXPIN_LEVEL_INVERTED
1152:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1153:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_GetTXPinLevel(USART_TypeDef *USARTx)
1154:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1155:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (uint32_t)(READ_BIT(USARTx->CR2, USART_CR2_TXINV));
1156:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1157:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1158:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1159:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Configure Binary data logic.
1160:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Allow to define how Logical data from the data register are send/received :
1161:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         either in positive/direct logic (1=H, 0=L) or in negative/inverse logic (1=L, 0=H)
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 121


1162:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          DATAINV       LL_USART_SetBinaryDataLogic
1163:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1164:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  DataLogic This parameter can be one of the following values:
1165:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_BINARY_LOGIC_POSITIVE
1166:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_BINARY_LOGIC_NEGATIVE
1167:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
1168:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1169:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_SetBinaryDataLogic(USART_TypeDef *USARTx, uint32_t DataLogic)
1170:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1171:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   MODIFY_REG(USARTx->CR2, USART_CR2_DATAINV, DataLogic);
1172:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1173:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1174:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1175:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Retrieve Binary data configuration
1176:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          DATAINV       LL_USART_GetBinaryDataLogic
1177:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1178:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval Returned value can be one of the following values:
1179:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_BINARY_LOGIC_POSITIVE
1180:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_BINARY_LOGIC_NEGATIVE
1181:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1182:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_GetBinaryDataLogic(USART_TypeDef *USARTx)
1183:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1184:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (uint32_t)(READ_BIT(USARTx->CR2, USART_CR2_DATAINV));
1185:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1186:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1187:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1188:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Configure transfer bit order (either Less or Most Significant Bit First)
1189:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   MSB First means data is transmitted/received with the MSB first, following the start bi
1190:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         LSB First means data is transmitted/received with data bit 0 first, following the start
1191:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          MSBFIRST      LL_USART_SetTransferBitOrder
1192:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1193:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  BitOrder This parameter can be one of the following values:
1194:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_BITORDER_LSBFIRST
1195:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_BITORDER_MSBFIRST
1196:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
1197:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1198:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_SetTransferBitOrder(USART_TypeDef *USARTx, uint32_t BitOrder)
1199:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1200:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   MODIFY_REG(USARTx->CR2, USART_CR2_MSBFIRST, BitOrder);
1201:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1202:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1203:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1204:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Return transfer bit order (either Less or Most Significant Bit First)
1205:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   MSB First means data is transmitted/received with the MSB first, following the start bi
1206:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         LSB First means data is transmitted/received with data bit 0 first, following the start
1207:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          MSBFIRST      LL_USART_GetTransferBitOrder
1208:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1209:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval Returned value can be one of the following values:
1210:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_BITORDER_LSBFIRST
1211:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_BITORDER_MSBFIRST
1212:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1213:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_GetTransferBitOrder(USART_TypeDef *USARTx)
1214:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1215:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (uint32_t)(READ_BIT(USARTx->CR2, USART_CR2_MSBFIRST));
1216:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1217:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1218:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 122


1219:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Enable Auto Baud-Rate Detection
1220:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(USARTx) can be used to check whethe
1221:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Auto Baud Rate detection feature is supported by the USARTx instance.
1222:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          ABREN         LL_USART_EnableAutoBaudRate
1223:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1224:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
1225:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1226:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_EnableAutoBaudRate(USART_TypeDef *USARTx)
1227:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1228:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   SET_BIT(USARTx->CR2, USART_CR2_ABREN);
1229:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1230:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1231:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1232:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Disable Auto Baud-Rate Detection
1233:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(USARTx) can be used to check whethe
1234:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Auto Baud Rate detection feature is supported by the USARTx instance.
1235:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          ABREN         LL_USART_DisableAutoBaudRate
1236:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1237:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
1238:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1239:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_DisableAutoBaudRate(USART_TypeDef *USARTx)
1240:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1241:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR2, USART_CR2_ABREN);
1242:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1243:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1244:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1245:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Indicate if Auto Baud-Rate Detection mechanism is enabled
1246:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(USARTx) can be used to check whethe
1247:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Auto Baud Rate detection feature is supported by the USARTx instance.
1248:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          ABREN         LL_USART_IsEnabledAutoBaud
1249:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1250:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
1251:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1252:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsEnabledAutoBaud(USART_TypeDef *USARTx)
1253:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1254:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (READ_BIT(USARTx->CR2, USART_CR2_ABREN) == (USART_CR2_ABREN));
1255:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1256:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1257:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1258:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Set Auto Baud-Rate mode bits
1259:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(USARTx) can be used to check whethe
1260:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Auto Baud Rate detection feature is supported by the USARTx instance.
1261:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          ABRMODE       LL_USART_SetAutoBaudRateMode
1262:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1263:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  AutoBaudRateMode This parameter can be one of the following values:
1264:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_AUTOBAUD_DETECT_ON_STARTBIT
1265:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_AUTOBAUD_DETECT_ON_FALLINGEDGE
1266:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_AUTOBAUD_DETECT_ON_7F_FRAME
1267:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_AUTOBAUD_DETECT_ON_55_FRAME
1268:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
1269:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1270:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_SetAutoBaudRateMode(USART_TypeDef *USARTx, uint32_t AutoBaudRateMode)
1271:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1272:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   MODIFY_REG(USARTx->CR2, USART_CR2_ABRMODE, AutoBaudRateMode);
1273:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1274:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1275:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 123


1276:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Return Auto Baud-Rate mode
1277:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(USARTx) can be used to check whethe
1278:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Auto Baud Rate detection feature is supported by the USARTx instance.
1279:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          ABRMODE       LL_USART_GetAutoBaudRateMode
1280:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1281:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval Returned value can be one of the following values:
1282:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_AUTOBAUD_DETECT_ON_STARTBIT
1283:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_AUTOBAUD_DETECT_ON_FALLINGEDGE
1284:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_AUTOBAUD_DETECT_ON_7F_FRAME
1285:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_AUTOBAUD_DETECT_ON_55_FRAME
1286:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1287:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_GetAutoBaudRateMode(USART_TypeDef *USARTx)
1288:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1289:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (uint32_t)(READ_BIT(USARTx->CR2, USART_CR2_ABRMODE));
1290:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1291:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1292:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1293:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Enable Receiver Timeout
1294:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          RTOEN         LL_USART_EnableRxTimeout
1295:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1296:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
1297:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1298:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_EnableRxTimeout(USART_TypeDef *USARTx)
1299:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1300:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   SET_BIT(USARTx->CR2, USART_CR2_RTOEN);
1301:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1302:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1303:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1304:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Disable Receiver Timeout
1305:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          RTOEN         LL_USART_DisableRxTimeout
1306:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1307:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
1308:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1309:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_DisableRxTimeout(USART_TypeDef *USARTx)
1310:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1311:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR2, USART_CR2_RTOEN);
1312:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1313:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1314:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1315:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Indicate if Receiver Timeout feature is enabled
1316:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          RTOEN         LL_USART_IsEnabledRxTimeout
1317:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1318:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
1319:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1320:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsEnabledRxTimeout(USART_TypeDef *USARTx)
1321:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1322:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (READ_BIT(USARTx->CR2, USART_CR2_RTOEN) == (USART_CR2_RTOEN));
1323:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1324:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1325:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1326:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Set Address of the USART node.
1327:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   This is used in multiprocessor communication during Mute mode or Stop mode,
1328:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         for wake up with address mark detection.
1329:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   4bits address node is used when 4-bit Address Detection is selected in ADDM7.
1330:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         (b7-b4 should be set to 0)
1331:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         8bits address node is used when 7-bit Address Detection is selected in ADDM7.
1332:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         (This is used in multiprocessor communication during Mute mode or Stop mode,
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 124


1333:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         for wake up with 7-bit address mark detection.
1334:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         The MSB of the character sent by the transmitter should be equal to 1.
1335:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         It may also be used for character detection during normal reception,
1336:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Mute mode inactive (for example, end of block detection in ModBus protocol).
1337:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         In this case, the whole received character (8-bit) is compared to the ADD[7:0]
1338:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         value and CMF flag is set on match)
1339:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          ADD           LL_USART_ConfigNodeAddress\n
1340:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR2          ADDM7         LL_USART_ConfigNodeAddress
1341:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1342:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  AddressLen This parameter can be one of the following values:
1343:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_ADDRESS_DETECT_4B
1344:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_ADDRESS_DETECT_7B
1345:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  NodeAddress 4 or 7 bit Address of the USART node.
1346:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
1347:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1348:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_ConfigNodeAddress(USART_TypeDef *USARTx, uint32_t AddressLen, uint32_
1349:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1350:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   MODIFY_REG(USARTx->CR2, USART_CR2_ADD | USART_CR2_ADDM7,
1351:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****              (uint32_t)(AddressLen | (NodeAddress << USART_CR2_ADD_Pos)));
1352:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1353:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1354:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1355:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Return 8 bit Address of the USART node as set in ADD field of CR2.
1356:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   If 4-bit Address Detection is selected in ADDM7,
1357:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         only 4bits (b3-b0) of returned value are relevant (b31-b4 are not relevant)
1358:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         If 7-bit Address Detection is selected in ADDM7,
1359:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         only 8bits (b7-b0) of returned value are relevant (b31-b8 are not relevant)
1360:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          ADD           LL_USART_GetNodeAddress
1361:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1362:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval Address of the USART node (Value between Min_Data=0 and Max_Data=255)
1363:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1364:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_GetNodeAddress(USART_TypeDef *USARTx)
1365:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1366:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (uint32_t)(READ_BIT(USARTx->CR2, USART_CR2_ADD) >> USART_CR2_ADD_Pos);
1367:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1368:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1369:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1370:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Return Length of Node Address used in Address Detection mode (7-bit or 4-bit)
1371:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          ADDM7         LL_USART_GetNodeAddressLen
1372:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1373:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval Returned value can be one of the following values:
1374:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_ADDRESS_DETECT_4B
1375:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_ADDRESS_DETECT_7B
1376:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1377:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_GetNodeAddressLen(USART_TypeDef *USARTx)
1378:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1379:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (uint32_t)(READ_BIT(USARTx->CR2, USART_CR2_ADDM7));
1380:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1381:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1382:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1383:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Enable RTS HW Flow Control
1384:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_UART_HWFLOW_INSTANCE(USARTx) can be used to check whether or not
1385:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Hardware Flow control feature is supported by the USARTx instance.
1386:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          RTSE          LL_USART_EnableRTSHWFlowCtrl
1387:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1388:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
1389:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 125


1390:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_EnableRTSHWFlowCtrl(USART_TypeDef *USARTx)
1391:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1392:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   SET_BIT(USARTx->CR3, USART_CR3_RTSE);
1393:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1394:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1395:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1396:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Disable RTS HW Flow Control
1397:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_UART_HWFLOW_INSTANCE(USARTx) can be used to check whether or not
1398:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Hardware Flow control feature is supported by the USARTx instance.
1399:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          RTSE          LL_USART_DisableRTSHWFlowCtrl
1400:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1401:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
1402:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1403:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_DisableRTSHWFlowCtrl(USART_TypeDef *USARTx)
1404:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1405:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR3, USART_CR3_RTSE);
1406:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1407:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1408:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1409:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Enable CTS HW Flow Control
1410:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_UART_HWFLOW_INSTANCE(USARTx) can be used to check whether or not
1411:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Hardware Flow control feature is supported by the USARTx instance.
1412:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          CTSE          LL_USART_EnableCTSHWFlowCtrl
1413:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1414:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
1415:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1416:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_EnableCTSHWFlowCtrl(USART_TypeDef *USARTx)
1417:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1418:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   SET_BIT(USARTx->CR3, USART_CR3_CTSE);
1419:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1420:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1421:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1422:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Disable CTS HW Flow Control
1423:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_UART_HWFLOW_INSTANCE(USARTx) can be used to check whether or not
1424:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Hardware Flow control feature is supported by the USARTx instance.
1425:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          CTSE          LL_USART_DisableCTSHWFlowCtrl
1426:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1427:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
1428:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1429:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_DisableCTSHWFlowCtrl(USART_TypeDef *USARTx)
1430:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1431:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR3, USART_CR3_CTSE);
1432:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1433:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1434:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1435:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Configure HW Flow Control mode (both CTS and RTS)
1436:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_UART_HWFLOW_INSTANCE(USARTx) can be used to check whether or not
1437:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Hardware Flow control feature is supported by the USARTx instance.
1438:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          RTSE          LL_USART_SetHWFlowCtrl\n
1439:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR3          CTSE          LL_USART_SetHWFlowCtrl
1440:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1441:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  HardwareFlowControl This parameter can be one of the following values:
1442:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_HWCONTROL_NONE
1443:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_HWCONTROL_RTS
1444:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_HWCONTROL_CTS
1445:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_HWCONTROL_RTS_CTS
1446:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 126


1447:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1448:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_SetHWFlowCtrl(USART_TypeDef *USARTx, uint32_t HardwareFlowControl)
1449:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1450:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
1451:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1452:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1453:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1454:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Return HW Flow Control configuration (both CTS and RTS)
1455:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_UART_HWFLOW_INSTANCE(USARTx) can be used to check whether or not
1456:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Hardware Flow control feature is supported by the USARTx instance.
1457:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          RTSE          LL_USART_GetHWFlowCtrl\n
1458:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR3          CTSE          LL_USART_GetHWFlowCtrl
1459:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1460:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval Returned value can be one of the following values:
1461:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_HWCONTROL_NONE
1462:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_HWCONTROL_RTS
1463:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_HWCONTROL_CTS
1464:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_HWCONTROL_RTS_CTS
1465:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1466:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_GetHWFlowCtrl(USART_TypeDef *USARTx)
1467:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1468:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (uint32_t)(READ_BIT(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE));
1469:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1470:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1471:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1472:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Enable One bit sampling method
1473:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          ONEBIT        LL_USART_EnableOneBitSamp
1474:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1475:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
1476:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1477:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_EnableOneBitSamp(USART_TypeDef *USARTx)
1478:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1479:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   SET_BIT(USARTx->CR3, USART_CR3_ONEBIT);
1480:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1481:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1482:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1483:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Disable One bit sampling method
1484:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          ONEBIT        LL_USART_DisableOneBitSamp
1485:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1486:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
1487:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1488:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_DisableOneBitSamp(USART_TypeDef *USARTx)
1489:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1490:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR3, USART_CR3_ONEBIT);
1491:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1492:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1493:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1494:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Indicate if One bit sampling method is enabled
1495:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          ONEBIT        LL_USART_IsEnabledOneBitSamp
1496:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1497:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
1498:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1499:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsEnabledOneBitSamp(USART_TypeDef *USARTx)
1500:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1501:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (READ_BIT(USARTx->CR3, USART_CR3_ONEBIT) == (USART_CR3_ONEBIT));
1502:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1503:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 127


1504:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1505:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Enable Overrun detection
1506:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          OVRDIS        LL_USART_EnableOverrunDetect
1507:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1508:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
1509:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1510:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_EnableOverrunDetect(USART_TypeDef *USARTx)
1511:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1512:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR3, USART_CR3_OVRDIS);
1513:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1514:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1515:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1516:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Disable Overrun detection
1517:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          OVRDIS        LL_USART_DisableOverrunDetect
1518:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1519:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
1520:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1521:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_DisableOverrunDetect(USART_TypeDef *USARTx)
1522:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1523:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   SET_BIT(USARTx->CR3, USART_CR3_OVRDIS);
1524:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1525:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1526:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1527:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Indicate if Overrun detection is enabled
1528:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          OVRDIS        LL_USART_IsEnabledOverrunDetect
1529:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1530:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
1531:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1532:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsEnabledOverrunDetect(USART_TypeDef *USARTx)
1533:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1534:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (READ_BIT(USARTx->CR3, USART_CR3_OVRDIS) != USART_CR3_OVRDIS);
1535:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1536:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1537:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1538:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Select event type for Wake UP Interrupt Flag (WUS[1:0] bits)
1539:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_UART_WAKEUP_FROMSTOP_INSTANCE(USARTx) can be used to check whether or not
1540:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Wake-up from Stop mode feature is supported by the USARTx instance.
1541:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          WUS           LL_USART_SetWKUPType
1542:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1543:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  Type This parameter can be one of the following values:
1544:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_WAKEUP_ON_ADDRESS
1545:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_WAKEUP_ON_STARTBIT
1546:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_WAKEUP_ON_RXNE
1547:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
1548:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1549:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_SetWKUPType(USART_TypeDef *USARTx, uint32_t Type)
1550:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1551:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   MODIFY_REG(USARTx->CR3, USART_CR3_WUS, Type);
1552:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1553:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1554:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1555:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Return event type for Wake UP Interrupt Flag (WUS[1:0] bits)
1556:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_UART_WAKEUP_FROMSTOP_INSTANCE(USARTx) can be used to check whether or not
1557:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Wake-up from Stop mode feature is supported by the USARTx instance.
1558:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          WUS           LL_USART_GetWKUPType
1559:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1560:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval Returned value can be one of the following values:
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 128


1561:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_WAKEUP_ON_ADDRESS
1562:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_WAKEUP_ON_STARTBIT
1563:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_WAKEUP_ON_RXNE
1564:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1565:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_GetWKUPType(USART_TypeDef *USARTx)
1566:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1567:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (uint32_t)(READ_BIT(USARTx->CR3, USART_CR3_WUS));
1568:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1569:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1570:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1571:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Configure USART BRR register for achieving expected Baud Rate value.
1572:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Compute and set USARTDIV value in BRR Register (full BRR content)
1573:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         according to used Peripheral Clock, Oversampling mode, and expected Baud Rate values
1574:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Peripheral clock and Baud rate values provided as function parameters should be valid
1575:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         (Baud rate value != 0)
1576:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   In case of oversampling by 16 and 8, BRR content must be greater than or equal to 16d.
1577:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll BRR          BRR           LL_USART_SetBaudRate
1578:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1579:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  PeriphClk Peripheral Clock
1580:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  OverSampling This parameter can be one of the following values:
1581:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_OVERSAMPLING_16
1582:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_OVERSAMPLING_8
1583:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  BaudRate Baud Rate
1584:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
1585:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1586:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_SetBaudRate(USART_TypeDef *USARTx, uint32_t PeriphClk, uint32_t OverS
1587:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****                                           uint32_t BaudRate)
1588:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1589:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   register uint32_t usartdiv = 0x0U;
1590:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   register uint32_t brrtemp = 0x0U;
1591:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1592:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   if (OverSampling == LL_USART_OVERSAMPLING_8)
1593:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   {
1594:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****     usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
1595:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****     brrtemp = usartdiv & 0xFFF0U;
1596:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****     brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
1597:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****     USARTx->BRR = brrtemp;
1598:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   }
1599:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   else
1600:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   {
1601:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****     USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
1602:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   }
1603:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1604:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1605:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1606:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Return current Baud Rate value, according to USARTDIV present in BRR register
1607:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         (full BRR content), and to used Peripheral Clock and Oversampling mode values
1608:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   In case of non-initialized or invalid value stored in BRR register, value 0 will be ret
1609:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   In case of oversampling by 16 and 8, BRR content must be greater than or equal to 16d.
1610:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll BRR          BRR           LL_USART_GetBaudRate
1611:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1612:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  PeriphClk Peripheral Clock
1613:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  OverSampling This parameter can be one of the following values:
1614:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_OVERSAMPLING_16
1615:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_OVERSAMPLING_8
1616:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval Baud Rate
1617:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 129


1618:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_GetBaudRate(USART_TypeDef *USARTx, uint32_t PeriphClk, uint32_t O
1619:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1620:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   register uint32_t usartdiv = 0x0U;
1621:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   register uint32_t brrresult = 0x0U;
1622:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1623:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   usartdiv = USARTx->BRR;
1624:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1625:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   if (OverSampling == LL_USART_OVERSAMPLING_8)
1626:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   {
1627:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****     if ((usartdiv & 0xFFF7U) != 0U)
1628:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****     {
1629:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****       usartdiv = (uint16_t)((usartdiv & 0xFFF0U) | ((usartdiv & 0x0007U) << 1U)) ;
1630:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****       brrresult = (PeriphClk * 2U) / usartdiv;
1631:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****     }
1632:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   }
1633:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   else
1634:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   {
1635:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****     if ((usartdiv & 0xFFFFU) != 0U)
1636:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****     {
1637:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****       brrresult = PeriphClk / usartdiv;
1638:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****     }
1639:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   }
1640:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (brrresult);
1641:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1642:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1643:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1644:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Set Receiver Time Out Value (expressed in nb of bits duration)
1645:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll RTOR         RTO           LL_USART_SetRxTimeout
1646:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1647:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  Timeout Value between Min_Data=0x00 and Max_Data=0x00FFFFFF
1648:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
1649:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1650:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_SetRxTimeout(USART_TypeDef *USARTx, uint32_t Timeout)
1651:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1652:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   MODIFY_REG(USARTx->RTOR, USART_RTOR_RTO, Timeout);
1653:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1654:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1655:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1656:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Get Receiver Time Out Value (expressed in nb of bits duration)
1657:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll RTOR         RTO           LL_USART_GetRxTimeout
1658:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1659:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval Value between Min_Data=0x00 and Max_Data=0x00FFFFFF
1660:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1661:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_GetRxTimeout(USART_TypeDef *USARTx)
1662:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1663:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (uint32_t)(READ_BIT(USARTx->RTOR, USART_RTOR_RTO));
1664:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1665:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1666:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1667:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Set Block Length value in reception
1668:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll RTOR         BLEN          LL_USART_SetBlockLength
1669:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1670:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  BlockLength Value between Min_Data=0x00 and Max_Data=0xFF
1671:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
1672:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1673:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_SetBlockLength(USART_TypeDef *USARTx, uint32_t BlockLength)
1674:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 130


1675:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   MODIFY_REG(USARTx->RTOR, USART_RTOR_BLEN, BlockLength << USART_RTOR_BLEN_Pos);
1676:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1677:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1678:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1679:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Get Block Length value in reception
1680:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll RTOR         BLEN          LL_USART_GetBlockLength
1681:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1682:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval Value between Min_Data=0x00 and Max_Data=0xFF
1683:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1684:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_GetBlockLength(USART_TypeDef *USARTx)
1685:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1686:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (uint32_t)(READ_BIT(USARTx->RTOR, USART_RTOR_BLEN) >> USART_RTOR_BLEN_Pos);
1687:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1688:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1689:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1690:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
1691:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1692:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1693:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_EF_Configuration_IRDA Configuration functions related to Irda feature
1694:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
1695:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1696:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1697:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1698:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Enable IrDA mode
1699:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_IRDA_INSTANCE(USARTx) can be used to check whether or not
1700:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         IrDA feature is supported by the USARTx instance.
1701:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          IREN          LL_USART_EnableIrda
1702:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1703:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
1704:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1705:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_EnableIrda(USART_TypeDef *USARTx)
1706:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1707:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   SET_BIT(USARTx->CR3, USART_CR3_IREN);
1708:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1709:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1710:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1711:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Disable IrDA mode
1712:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_IRDA_INSTANCE(USARTx) can be used to check whether or not
1713:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         IrDA feature is supported by the USARTx instance.
1714:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          IREN          LL_USART_DisableIrda
1715:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1716:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
1717:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1718:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_DisableIrda(USART_TypeDef *USARTx)
1719:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1720:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR3, USART_CR3_IREN);
1721:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1722:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1723:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1724:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Indicate if IrDA mode is enabled
1725:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_IRDA_INSTANCE(USARTx) can be used to check whether or not
1726:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         IrDA feature is supported by the USARTx instance.
1727:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          IREN          LL_USART_IsEnabledIrda
1728:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1729:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
1730:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1731:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsEnabledIrda(USART_TypeDef *USARTx)
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 131


1732:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1733:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (READ_BIT(USARTx->CR3, USART_CR3_IREN) == (USART_CR3_IREN));
1734:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1735:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1736:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1737:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Configure IrDA Power Mode (Normal or Low Power)
1738:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_IRDA_INSTANCE(USARTx) can be used to check whether or not
1739:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         IrDA feature is supported by the USARTx instance.
1740:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          IRLP          LL_USART_SetIrdaPowerMode
1741:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1742:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  PowerMode This parameter can be one of the following values:
1743:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_IRDA_POWER_NORMAL
1744:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_IRDA_POWER_LOW
1745:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
1746:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1747:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_SetIrdaPowerMode(USART_TypeDef *USARTx, uint32_t PowerMode)
1748:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1749:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   MODIFY_REG(USARTx->CR3, USART_CR3_IRLP, PowerMode);
1750:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1751:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1752:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1753:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Retrieve IrDA Power Mode configuration (Normal or Low Power)
1754:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_IRDA_INSTANCE(USARTx) can be used to check whether or not
1755:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         IrDA feature is supported by the USARTx instance.
1756:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          IRLP          LL_USART_GetIrdaPowerMode
1757:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1758:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval Returned value can be one of the following values:
1759:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_IRDA_POWER_NORMAL
1760:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_PHASE_2EDGE
1761:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1762:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_GetIrdaPowerMode(USART_TypeDef *USARTx)
1763:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1764:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (uint32_t)(READ_BIT(USARTx->CR3, USART_CR3_IRLP));
1765:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1766:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1767:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1768:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Set Irda prescaler value, used for dividing the USART clock source
1769:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         to achieve the Irda Low Power frequency (8 bits value)
1770:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_IRDA_INSTANCE(USARTx) can be used to check whether or not
1771:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         IrDA feature is supported by the USARTx instance.
1772:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll GTPR         PSC           LL_USART_SetIrdaPrescaler
1773:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1774:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  PrescalerValue Value between Min_Data=0x00 and Max_Data=0xFF
1775:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
1776:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1777:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_SetIrdaPrescaler(USART_TypeDef *USARTx, uint32_t PrescalerValue)
1778:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1779:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   MODIFY_REG(USARTx->GTPR, USART_GTPR_PSC, PrescalerValue);
1780:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1781:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1782:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1783:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Return Irda prescaler value, used for dividing the USART clock source
1784:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         to achieve the Irda Low Power frequency (8 bits value)
1785:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_IRDA_INSTANCE(USARTx) can be used to check whether or not
1786:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         IrDA feature is supported by the USARTx instance.
1787:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll GTPR         PSC           LL_USART_GetIrdaPrescaler
1788:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 132


1789:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval Irda prescaler value (Value between Min_Data=0x00 and Max_Data=0xFF)
1790:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1791:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_GetIrdaPrescaler(USART_TypeDef *USARTx)
1792:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1793:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (uint32_t)(READ_BIT(USARTx->GTPR, USART_GTPR_PSC));
1794:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1795:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1796:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1797:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
1798:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1799:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1800:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_EF_Configuration_Smartcard Configuration functions related to Smartcard feat
1801:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
1802:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1803:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1804:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1805:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Enable Smartcard NACK transmission
1806:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_SMARTCARD_INSTANCE(USARTx) can be used to check whether or not
1807:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Smartcard feature is supported by the USARTx instance.
1808:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          NACK          LL_USART_EnableSmartcardNACK
1809:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1810:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
1811:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1812:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_EnableSmartcardNACK(USART_TypeDef *USARTx)
1813:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1814:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   SET_BIT(USARTx->CR3, USART_CR3_NACK);
1815:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1816:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1817:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1818:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Disable Smartcard NACK transmission
1819:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_SMARTCARD_INSTANCE(USARTx) can be used to check whether or not
1820:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Smartcard feature is supported by the USARTx instance.
1821:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          NACK          LL_USART_DisableSmartcardNACK
1822:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1823:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
1824:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1825:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_DisableSmartcardNACK(USART_TypeDef *USARTx)
1826:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1827:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR3, USART_CR3_NACK);
1828:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1829:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1830:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1831:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Indicate if Smartcard NACK transmission is enabled
1832:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_SMARTCARD_INSTANCE(USARTx) can be used to check whether or not
1833:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Smartcard feature is supported by the USARTx instance.
1834:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          NACK          LL_USART_IsEnabledSmartcardNACK
1835:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1836:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
1837:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1838:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsEnabledSmartcardNACK(USART_TypeDef *USARTx)
1839:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1840:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (READ_BIT(USARTx->CR3, USART_CR3_NACK) == (USART_CR3_NACK));
1841:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1842:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1843:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1844:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Enable Smartcard mode
1845:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_SMARTCARD_INSTANCE(USARTx) can be used to check whether or not
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 133


1846:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Smartcard feature is supported by the USARTx instance.
1847:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          SCEN          LL_USART_EnableSmartcard
1848:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1849:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
1850:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1851:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_EnableSmartcard(USART_TypeDef *USARTx)
1852:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1853:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   SET_BIT(USARTx->CR3, USART_CR3_SCEN);
1854:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1855:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1856:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1857:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Disable Smartcard mode
1858:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_SMARTCARD_INSTANCE(USARTx) can be used to check whether or not
1859:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Smartcard feature is supported by the USARTx instance.
1860:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          SCEN          LL_USART_DisableSmartcard
1861:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1862:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
1863:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1864:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_DisableSmartcard(USART_TypeDef *USARTx)
1865:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1866:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR3, USART_CR3_SCEN);
1867:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1868:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1869:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1870:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Indicate if Smartcard mode is enabled
1871:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_SMARTCARD_INSTANCE(USARTx) can be used to check whether or not
1872:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Smartcard feature is supported by the USARTx instance.
1873:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          SCEN          LL_USART_IsEnabledSmartcard
1874:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1875:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
1876:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1877:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsEnabledSmartcard(USART_TypeDef *USARTx)
1878:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1879:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (READ_BIT(USARTx->CR3, USART_CR3_SCEN) == (USART_CR3_SCEN));
1880:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1881:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1882:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1883:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Set Smartcard Auto-Retry Count value (SCARCNT[2:0] bits)
1884:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_SMARTCARD_INSTANCE(USARTx) can be used to check whether or not
1885:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Smartcard feature is supported by the USARTx instance.
1886:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   This bit-field specifies the number of retries in transmit and receive, in Smartcard mo
1887:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         In transmission mode, it specifies the number of automatic retransmission retries, befo
1888:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         generating a transmission error (FE bit set).
1889:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         In reception mode, it specifies the number or erroneous reception trials, before genera
1890:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         reception error (RXNE and PE bits set)
1891:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          SCARCNT       LL_USART_SetSmartcardAutoRetryCount
1892:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1893:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  AutoRetryCount Value between Min_Data=0 and Max_Data=7
1894:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
1895:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1896:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_SetSmartcardAutoRetryCount(USART_TypeDef *USARTx, uint32_t AutoRetryC
1897:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1898:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   MODIFY_REG(USARTx->CR3, USART_CR3_SCARCNT, AutoRetryCount << USART_CR3_SCARCNT_Pos);
1899:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1900:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1901:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1902:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Return Smartcard Auto-Retry Count value (SCARCNT[2:0] bits)
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 134


1903:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_SMARTCARD_INSTANCE(USARTx) can be used to check whether or not
1904:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Smartcard feature is supported by the USARTx instance.
1905:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          SCARCNT       LL_USART_GetSmartcardAutoRetryCount
1906:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1907:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval Smartcard Auto-Retry Count value (Value between Min_Data=0 and Max_Data=7)
1908:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1909:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_GetSmartcardAutoRetryCount(USART_TypeDef *USARTx)
1910:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1911:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (uint32_t)(READ_BIT(USARTx->CR3, USART_CR3_SCARCNT) >> USART_CR3_SCARCNT_Pos);
1912:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1913:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1914:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1915:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Set Smartcard prescaler value, used for dividing the USART clock
1916:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         source to provide the SMARTCARD Clock (5 bits value)
1917:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_SMARTCARD_INSTANCE(USARTx) can be used to check whether or not
1918:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Smartcard feature is supported by the USARTx instance.
1919:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll GTPR         PSC           LL_USART_SetSmartcardPrescaler
1920:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1921:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  PrescalerValue Value between Min_Data=0 and Max_Data=31
1922:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
1923:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1924:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_SetSmartcardPrescaler(USART_TypeDef *USARTx, uint32_t PrescalerValue)
1925:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1926:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   MODIFY_REG(USARTx->GTPR, USART_GTPR_PSC, PrescalerValue);
1927:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1928:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1929:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1930:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Return Smartcard prescaler value, used for dividing the USART clock
1931:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         source to provide the SMARTCARD Clock (5 bits value)
1932:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_SMARTCARD_INSTANCE(USARTx) can be used to check whether or not
1933:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Smartcard feature is supported by the USARTx instance.
1934:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll GTPR         PSC           LL_USART_GetSmartcardPrescaler
1935:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1936:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval Smartcard prescaler value (Value between Min_Data=0 and Max_Data=31)
1937:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1938:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_GetSmartcardPrescaler(USART_TypeDef *USARTx)
1939:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1940:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (uint32_t)(READ_BIT(USARTx->GTPR, USART_GTPR_PSC));
1941:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1942:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1943:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1944:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Set Smartcard Guard time value, expressed in nb of baud clocks periods
1945:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         (GT[7:0] bits : Guard time value)
1946:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_SMARTCARD_INSTANCE(USARTx) can be used to check whether or not
1947:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Smartcard feature is supported by the USARTx instance.
1948:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll GTPR         GT            LL_USART_SetSmartcardGuardTime
1949:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1950:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  GuardTime Value between Min_Data=0x00 and Max_Data=0xFF
1951:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
1952:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1953:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_SetSmartcardGuardTime(USART_TypeDef *USARTx, uint32_t GuardTime)
1954:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1955:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   MODIFY_REG(USARTx->GTPR, USART_GTPR_GT, GuardTime << USART_GTPR_GT_Pos);
1956:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1957:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1958:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1959:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Return Smartcard Guard time value, expressed in nb of baud clocks periods
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 135


1960:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         (GT[7:0] bits : Guard time value)
1961:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_SMARTCARD_INSTANCE(USARTx) can be used to check whether or not
1962:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Smartcard feature is supported by the USARTx instance.
1963:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll GTPR         GT            LL_USART_GetSmartcardGuardTime
1964:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1965:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval Smartcard Guard time value (Value between Min_Data=0x00 and Max_Data=0xFF)
1966:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1967:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_GetSmartcardGuardTime(USART_TypeDef *USARTx)
1968:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1969:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (uint32_t)(READ_BIT(USARTx->GTPR, USART_GTPR_GT) >> USART_GTPR_GT_Pos);
1970:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1971:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1972:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1973:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
1974:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1975:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1976:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_EF_Configuration_HalfDuplex Configuration functions related to Half Duplex f
1977:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
1978:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1979:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1980:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1981:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Enable Single Wire Half-Duplex mode
1982:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_UART_HALFDUPLEX_INSTANCE(USARTx) can be used to check whether or not
1983:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Half-Duplex mode is supported by the USARTx instance.
1984:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          HDSEL         LL_USART_EnableHalfDuplex
1985:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1986:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
1987:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
1988:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_EnableHalfDuplex(USART_TypeDef *USARTx)
1989:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
1990:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   SET_BIT(USARTx->CR3, USART_CR3_HDSEL);
1991:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
1992:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
1993:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
1994:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Disable Single Wire Half-Duplex mode
1995:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_UART_HALFDUPLEX_INSTANCE(USARTx) can be used to check whether or not
1996:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Half-Duplex mode is supported by the USARTx instance.
1997:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          HDSEL         LL_USART_DisableHalfDuplex
1998:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
1999:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
2000:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2001:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_DisableHalfDuplex(USART_TypeDef *USARTx)
2002:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2003:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR3, USART_CR3_HDSEL);
2004:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2005:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2006:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2007:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Indicate if Single Wire Half-Duplex mode is enabled
2008:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_UART_HALFDUPLEX_INSTANCE(USARTx) can be used to check whether or not
2009:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Half-Duplex mode is supported by the USARTx instance.
2010:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          HDSEL         LL_USART_IsEnabledHalfDuplex
2011:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2012:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
2013:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2014:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsEnabledHalfDuplex(USART_TypeDef *USARTx)
2015:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2016:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (READ_BIT(USARTx->CR3, USART_CR3_HDSEL) == (USART_CR3_HDSEL));
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 136


2017:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2018:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2019:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2020:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
2021:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2022:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2023:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_EF_Configuration_LIN Configuration functions related to LIN feature
2024:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
2025:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2026:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2027:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2028:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Set LIN Break Detection Length
2029:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_UART_LIN_INSTANCE(USARTx) can be used to check whether or not
2030:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         LIN feature is supported by the USARTx instance.
2031:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          LBDL          LL_USART_SetLINBrkDetectionLen
2032:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2033:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  LINBDLength This parameter can be one of the following values:
2034:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_LINBREAK_DETECT_10B
2035:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_LINBREAK_DETECT_11B
2036:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
2037:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2038:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_SetLINBrkDetectionLen(USART_TypeDef *USARTx, uint32_t LINBDLength)
2039:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2040:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   MODIFY_REG(USARTx->CR2, USART_CR2_LBDL, LINBDLength);
2041:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2042:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2043:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2044:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Return LIN Break Detection Length
2045:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_UART_LIN_INSTANCE(USARTx) can be used to check whether or not
2046:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         LIN feature is supported by the USARTx instance.
2047:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          LBDL          LL_USART_GetLINBrkDetectionLen
2048:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2049:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval Returned value can be one of the following values:
2050:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_LINBREAK_DETECT_10B
2051:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_LINBREAK_DETECT_11B
2052:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2053:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_GetLINBrkDetectionLen(USART_TypeDef *USARTx)
2054:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2055:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (uint32_t)(READ_BIT(USARTx->CR2, USART_CR2_LBDL));
2056:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2057:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2058:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2059:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Enable LIN mode
2060:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_UART_LIN_INSTANCE(USARTx) can be used to check whether or not
2061:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         LIN feature is supported by the USARTx instance.
2062:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          LINEN         LL_USART_EnableLIN
2063:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2064:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
2065:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2066:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_EnableLIN(USART_TypeDef *USARTx)
2067:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2068:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   SET_BIT(USARTx->CR2, USART_CR2_LINEN);
2069:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2070:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2071:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2072:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Disable LIN mode
2073:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_UART_LIN_INSTANCE(USARTx) can be used to check whether or not
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 137


2074:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         LIN feature is supported by the USARTx instance.
2075:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          LINEN         LL_USART_DisableLIN
2076:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2077:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
2078:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2079:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_DisableLIN(USART_TypeDef *USARTx)
2080:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2081:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR2, USART_CR2_LINEN);
2082:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2083:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2084:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2085:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Indicate if LIN mode is enabled
2086:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_UART_LIN_INSTANCE(USARTx) can be used to check whether or not
2087:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         LIN feature is supported by the USARTx instance.
2088:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          LINEN         LL_USART_IsEnabledLIN
2089:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2090:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
2091:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2092:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsEnabledLIN(USART_TypeDef *USARTx)
2093:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2094:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (READ_BIT(USARTx->CR2, USART_CR2_LINEN) == (USART_CR2_LINEN));
2095:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2096:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2097:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2098:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
2099:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2100:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2101:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_EF_Configuration_DE Configuration functions related to Driver Enable feature
2102:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
2103:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2104:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2105:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2106:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Set DEDT (Driver Enable De-Assertion Time), Time value expressed on 5 bits ([4:0] bits)
2107:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_UART_DRIVER_ENABLE_INSTANCE(USARTx) can be used to check whether or not
2108:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Driver Enable feature is supported by the USARTx instance.
2109:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          DEDT          LL_USART_SetDEDeassertionTime
2110:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2111:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  Time Value between Min_Data=0 and Max_Data=31
2112:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
2113:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2114:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_SetDEDeassertionTime(USART_TypeDef *USARTx, uint32_t Time)
2115:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2116:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   MODIFY_REG(USARTx->CR1, USART_CR1_DEDT, Time << USART_CR1_DEDT_Pos);
2117:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2118:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2119:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2120:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Return DEDT (Driver Enable De-Assertion Time)
2121:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_UART_DRIVER_ENABLE_INSTANCE(USARTx) can be used to check whether or not
2122:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Driver Enable feature is supported by the USARTx instance.
2123:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          DEDT          LL_USART_GetDEDeassertionTime
2124:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2125:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval Time value expressed on 5 bits ([4:0] bits) : Value between Min_Data=0 and Max_Data=31
2126:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2127:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_GetDEDeassertionTime(USART_TypeDef *USARTx)
2128:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2129:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (uint32_t)(READ_BIT(USARTx->CR1, USART_CR1_DEDT) >> USART_CR1_DEDT_Pos);
2130:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 138


2131:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2132:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2133:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Set DEAT (Driver Enable Assertion Time), Time value expressed on 5 bits ([4:0] bits).
2134:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_UART_DRIVER_ENABLE_INSTANCE(USARTx) can be used to check whether or not
2135:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Driver Enable feature is supported by the USARTx instance.
2136:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          DEAT          LL_USART_SetDEAssertionTime
2137:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2138:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  Time Value between Min_Data=0 and Max_Data=31
2139:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
2140:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2141:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_SetDEAssertionTime(USART_TypeDef *USARTx, uint32_t Time)
2142:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2143:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   MODIFY_REG(USARTx->CR1, USART_CR1_DEAT, Time << USART_CR1_DEAT_Pos);
2144:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2145:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2146:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2147:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Return DEAT (Driver Enable Assertion Time)
2148:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_UART_DRIVER_ENABLE_INSTANCE(USARTx) can be used to check whether or not
2149:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Driver Enable feature is supported by the USARTx instance.
2150:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          DEAT          LL_USART_GetDEAssertionTime
2151:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2152:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval Time value expressed on 5 bits ([4:0] bits) : Value between Min_Data=0 and Max_Data=31
2153:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2154:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_GetDEAssertionTime(USART_TypeDef *USARTx)
2155:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2156:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (uint32_t)(READ_BIT(USARTx->CR1, USART_CR1_DEAT) >> USART_CR1_DEAT_Pos);
2157:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2158:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2159:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2160:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Enable Driver Enable (DE) Mode
2161:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_UART_DRIVER_ENABLE_INSTANCE(USARTx) can be used to check whether or not
2162:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Driver Enable feature is supported by the USARTx instance.
2163:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          DEM           LL_USART_EnableDEMode
2164:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2165:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
2166:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2167:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_EnableDEMode(USART_TypeDef *USARTx)
2168:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2169:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   SET_BIT(USARTx->CR3, USART_CR3_DEM);
2170:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2171:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2172:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2173:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Disable Driver Enable (DE) Mode
2174:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_UART_DRIVER_ENABLE_INSTANCE(USARTx) can be used to check whether or not
2175:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Driver Enable feature is supported by the USARTx instance.
2176:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          DEM           LL_USART_DisableDEMode
2177:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2178:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
2179:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2180:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_DisableDEMode(USART_TypeDef *USARTx)
2181:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2182:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR3, USART_CR3_DEM);
2183:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2184:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2185:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2186:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Indicate if Driver Enable (DE) Mode is enabled
2187:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_UART_DRIVER_ENABLE_INSTANCE(USARTx) can be used to check whether or not
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 139


2188:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Driver Enable feature is supported by the USARTx instance.
2189:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          DEM           LL_USART_IsEnabledDEMode
2190:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2191:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
2192:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2193:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsEnabledDEMode(USART_TypeDef *USARTx)
2194:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2195:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (READ_BIT(USARTx->CR3, USART_CR3_DEM) == (USART_CR3_DEM));
2196:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2197:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2198:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2199:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Select Driver Enable Polarity
2200:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_UART_DRIVER_ENABLE_INSTANCE(USARTx) can be used to check whether or not
2201:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Driver Enable feature is supported by the USARTx instance.
2202:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          DEP           LL_USART_SetDESignalPolarity
2203:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2204:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  Polarity This parameter can be one of the following values:
2205:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_DE_POLARITY_HIGH
2206:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_DE_POLARITY_LOW
2207:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
2208:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2209:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_SetDESignalPolarity(USART_TypeDef *USARTx, uint32_t Polarity)
2210:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2211:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   MODIFY_REG(USARTx->CR3, USART_CR3_DEP, Polarity);
2212:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2213:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2214:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2215:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Return Driver Enable Polarity
2216:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_UART_DRIVER_ENABLE_INSTANCE(USARTx) can be used to check whether or not
2217:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Driver Enable feature is supported by the USARTx instance.
2218:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          DEP           LL_USART_GetDESignalPolarity
2219:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2220:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval Returned value can be one of the following values:
2221:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_DE_POLARITY_HIGH
2222:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_DE_POLARITY_LOW
2223:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2224:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_GetDESignalPolarity(USART_TypeDef *USARTx)
2225:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2226:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (uint32_t)(READ_BIT(USARTx->CR3, USART_CR3_DEP));
2227:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2228:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2229:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2230:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
2231:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2232:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2233:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_EF_AdvancedConfiguration Advanced Configurations services
2234:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
2235:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2236:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2237:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2238:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Perform basic configuration of USART for enabling use in Asynchronous Mode (UART)
2239:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   In UART mode, the following bits must be kept cleared:
2240:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *           - LINEN bit in the USART_CR2 register,
2241:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *           - CLKEN bit in the USART_CR2 register,
2242:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *           - SCEN bit in the USART_CR3 register,
2243:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *           - IREN bit in the USART_CR3 register,
2244:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *           - HDSEL bit in the USART_CR3 register.
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 140


2245:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Call of this function is equivalent to following function call sequence :
2246:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Clear LINEN in CR2 using @ref LL_USART_DisableLIN() function
2247:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Clear CLKEN in CR2 using @ref LL_USART_DisableSCLKOutput() function
2248:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Clear SCEN in CR3 using @ref LL_USART_DisableSmartcard() function
2249:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Clear IREN in CR3 using @ref LL_USART_DisableIrda() function
2250:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Clear HDSEL in CR3 using @ref LL_USART_DisableHalfDuplex() function
2251:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Other remaining configurations items related to Asynchronous Mode
2252:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         (as Baud Rate, Word length, Parity, ...) should be set using
2253:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         dedicated functions
2254:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          LINEN         LL_USART_ConfigAsyncMode\n
2255:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR2          CLKEN         LL_USART_ConfigAsyncMode\n
2256:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR3          SCEN          LL_USART_ConfigAsyncMode\n
2257:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR3          IREN          LL_USART_ConfigAsyncMode\n
2258:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR3          HDSEL         LL_USART_ConfigAsyncMode
2259:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2260:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
2261:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2262:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_ConfigAsyncMode(USART_TypeDef *USARTx)
2263:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2264:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   /* In Asynchronous mode, the following bits must be kept cleared:
2265:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   - LINEN, CLKEN bits in the USART_CR2 register,
2266:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   - SCEN, IREN and HDSEL bits in the USART_CR3 register.*/
2267:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
2268:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
2269:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2270:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2271:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2272:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Perform basic configuration of USART for enabling use in Synchronous Mode
2273:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   In Synchronous mode, the following bits must be kept cleared:
2274:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *           - LINEN bit in the USART_CR2 register,
2275:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *           - SCEN bit in the USART_CR3 register,
2276:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *           - IREN bit in the USART_CR3 register,
2277:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *           - HDSEL bit in the USART_CR3 register.
2278:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         This function also sets the USART in Synchronous mode.
2279:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_USART_INSTANCE(USARTx) can be used to check whether or not
2280:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Synchronous mode is supported by the USARTx instance.
2281:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Call of this function is equivalent to following function call sequence :
2282:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Clear LINEN in CR2 using @ref LL_USART_DisableLIN() function
2283:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Clear IREN in CR3 using @ref LL_USART_DisableIrda() function
2284:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Clear SCEN in CR3 using @ref LL_USART_DisableSmartcard() function
2285:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Clear HDSEL in CR3 using @ref LL_USART_DisableHalfDuplex() function
2286:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Set CLKEN in CR2 using @ref LL_USART_EnableSCLKOutput() function
2287:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Other remaining configurations items related to Synchronous Mode
2288:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         (as Baud Rate, Word length, Parity, Clock Polarity, ...) should be set using
2289:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         dedicated functions
2290:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          LINEN         LL_USART_ConfigSyncMode\n
2291:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR2          CLKEN         LL_USART_ConfigSyncMode\n
2292:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR3          SCEN          LL_USART_ConfigSyncMode\n
2293:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR3          IREN          LL_USART_ConfigSyncMode\n
2294:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR3          HDSEL         LL_USART_ConfigSyncMode
2295:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2296:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
2297:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2298:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_ConfigSyncMode(USART_TypeDef *USARTx)
2299:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2300:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   /* In Synchronous mode, the following bits must be kept cleared:
2301:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   - LINEN bit in the USART_CR2 register,
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 141


2302:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   - SCEN, IREN and HDSEL bits in the USART_CR3 register.*/
2303:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN));
2304:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
2305:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   /* set the UART/USART in Synchronous mode */
2306:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   SET_BIT(USARTx->CR2, USART_CR2_CLKEN);
2307:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2308:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2309:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2310:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Perform basic configuration of USART for enabling use in LIN Mode
2311:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   In LIN mode, the following bits must be kept cleared:
2312:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *           - STOP and CLKEN bits in the USART_CR2 register,
2313:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *           - SCEN bit in the USART_CR3 register,
2314:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *           - IREN bit in the USART_CR3 register,
2315:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *           - HDSEL bit in the USART_CR3 register.
2316:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         This function also set the UART/USART in LIN mode.
2317:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_UART_LIN_INSTANCE(USARTx) can be used to check whether or not
2318:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         LIN feature is supported by the USARTx instance.
2319:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Call of this function is equivalent to following function call sequence :
2320:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Clear CLKEN in CR2 using @ref LL_USART_DisableSCLKOutput() function
2321:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Clear STOP in CR2 using @ref LL_USART_SetStopBitsLength() function
2322:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Clear SCEN in CR3 using @ref LL_USART_DisableSmartcard() function
2323:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Clear IREN in CR3 using @ref LL_USART_DisableIrda() function
2324:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Clear HDSEL in CR3 using @ref LL_USART_DisableHalfDuplex() function
2325:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Set LINEN in CR2 using @ref LL_USART_EnableLIN() function
2326:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Other remaining configurations items related to LIN Mode
2327:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         (as Baud Rate, Word length, LIN Break Detection Length, ...) should be set using
2328:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         dedicated functions
2329:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          CLKEN         LL_USART_ConfigLINMode\n
2330:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR2          STOP          LL_USART_ConfigLINMode\n
2331:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR2          LINEN         LL_USART_ConfigLINMode\n
2332:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR3          IREN          LL_USART_ConfigLINMode\n
2333:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR3          SCEN          LL_USART_ConfigLINMode\n
2334:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR3          HDSEL         LL_USART_ConfigLINMode
2335:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2336:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
2337:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2338:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_ConfigLINMode(USART_TypeDef *USARTx)
2339:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2340:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   /* In LIN mode, the following bits must be kept cleared:
2341:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   - STOP and CLKEN bits in the USART_CR2 register,
2342:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   - IREN, SCEN and HDSEL bits in the USART_CR3 register.*/
2343:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR2, (USART_CR2_CLKEN | USART_CR2_STOP));
2344:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR3, (USART_CR3_IREN | USART_CR3_SCEN | USART_CR3_HDSEL));
2345:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   /* Set the UART/USART in LIN mode */
2346:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   SET_BIT(USARTx->CR2, USART_CR2_LINEN);
2347:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2348:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2349:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2350:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Perform basic configuration of USART for enabling use in Half Duplex Mode
2351:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   In Half Duplex mode, the following bits must be kept cleared:
2352:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *           - LINEN bit in the USART_CR2 register,
2353:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *           - CLKEN bit in the USART_CR2 register,
2354:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *           - SCEN bit in the USART_CR3 register,
2355:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *           - IREN bit in the USART_CR3 register,
2356:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         This function also sets the UART/USART in Half Duplex mode.
2357:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_UART_HALFDUPLEX_INSTANCE(USARTx) can be used to check whether or not
2358:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Half-Duplex mode is supported by the USARTx instance.
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 142


2359:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Call of this function is equivalent to following function call sequence :
2360:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Clear LINEN in CR2 using @ref LL_USART_DisableLIN() function
2361:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Clear CLKEN in CR2 using @ref LL_USART_DisableSCLKOutput() function
2362:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Clear SCEN in CR3 using @ref LL_USART_DisableSmartcard() function
2363:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Clear IREN in CR3 using @ref LL_USART_DisableIrda() function
2364:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Set HDSEL in CR3 using @ref LL_USART_EnableHalfDuplex() function
2365:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Other remaining configurations items related to Half Duplex Mode
2366:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         (as Baud Rate, Word length, Parity, ...) should be set using
2367:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         dedicated functions
2368:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          LINEN         LL_USART_ConfigHalfDuplexMode\n
2369:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR2          CLKEN         LL_USART_ConfigHalfDuplexMode\n
2370:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR3          HDSEL         LL_USART_ConfigHalfDuplexMode\n
2371:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR3          SCEN          LL_USART_ConfigHalfDuplexMode\n
2372:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR3          IREN          LL_USART_ConfigHalfDuplexMode
2373:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2374:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
2375:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2376:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_ConfigHalfDuplexMode(USART_TypeDef *USARTx)
2377:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2378:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   /* In Half Duplex mode, the following bits must be kept cleared:
2379:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   - LINEN and CLKEN bits in the USART_CR2 register,
2380:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   - SCEN and IREN bits in the USART_CR3 register.*/
2381:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
2382:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN));
2383:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   /* set the UART/USART in Half Duplex mode */
2384:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   SET_BIT(USARTx->CR3, USART_CR3_HDSEL);
2385:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2386:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2387:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2388:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Perform basic configuration of USART for enabling use in Smartcard Mode
2389:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   In Smartcard mode, the following bits must be kept cleared:
2390:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *           - LINEN bit in the USART_CR2 register,
2391:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *           - IREN bit in the USART_CR3 register,
2392:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *           - HDSEL bit in the USART_CR3 register.
2393:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         This function also configures Stop bits to 1.5 bits and
2394:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         sets the USART in Smartcard mode (SCEN bit).
2395:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Clock Output is also enabled (CLKEN).
2396:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_SMARTCARD_INSTANCE(USARTx) can be used to check whether or not
2397:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Smartcard feature is supported by the USARTx instance.
2398:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Call of this function is equivalent to following function call sequence :
2399:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Clear LINEN in CR2 using @ref LL_USART_DisableLIN() function
2400:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Clear IREN in CR3 using @ref LL_USART_DisableIrda() function
2401:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Clear HDSEL in CR3 using @ref LL_USART_DisableHalfDuplex() function
2402:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Configure STOP in CR2 using @ref LL_USART_SetStopBitsLength() function
2403:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Set CLKEN in CR2 using @ref LL_USART_EnableSCLKOutput() function
2404:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Set SCEN in CR3 using @ref LL_USART_EnableSmartcard() function
2405:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Other remaining configurations items related to Smartcard Mode
2406:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         (as Baud Rate, Word length, Parity, ...) should be set using
2407:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         dedicated functions
2408:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          LINEN         LL_USART_ConfigSmartcardMode\n
2409:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR2          STOP          LL_USART_ConfigSmartcardMode\n
2410:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR2          CLKEN         LL_USART_ConfigSmartcardMode\n
2411:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR3          HDSEL         LL_USART_ConfigSmartcardMode\n
2412:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR3          SCEN          LL_USART_ConfigSmartcardMode
2413:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2414:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
2415:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 143


2416:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_ConfigSmartcardMode(USART_TypeDef *USARTx)
2417:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2418:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   /* In Smartcard mode, the following bits must be kept cleared:
2419:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   - LINEN bit in the USART_CR2 register,
2420:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   - IREN and HDSEL bits in the USART_CR3 register.*/
2421:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN));
2422:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR3, (USART_CR3_IREN | USART_CR3_HDSEL));
2423:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   /* Configure Stop bits to 1.5 bits */
2424:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   /* Synchronous mode is activated by default */
2425:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   SET_BIT(USARTx->CR2, (USART_CR2_STOP_0 | USART_CR2_STOP_1 | USART_CR2_CLKEN));
2426:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   /* set the UART/USART in Smartcard mode */
2427:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   SET_BIT(USARTx->CR3, USART_CR3_SCEN);
2428:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2429:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2430:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2431:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Perform basic configuration of USART for enabling use in Irda Mode
2432:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   In IRDA mode, the following bits must be kept cleared:
2433:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *           - LINEN bit in the USART_CR2 register,
2434:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *           - STOP and CLKEN bits in the USART_CR2 register,
2435:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *           - SCEN bit in the USART_CR3 register,
2436:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *           - HDSEL bit in the USART_CR3 register.
2437:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         This function also sets the UART/USART in IRDA mode (IREN bit).
2438:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_IRDA_INSTANCE(USARTx) can be used to check whether or not
2439:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         IrDA feature is supported by the USARTx instance.
2440:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Call of this function is equivalent to following function call sequence :
2441:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Clear LINEN in CR2 using @ref LL_USART_DisableLIN() function
2442:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Clear CLKEN in CR2 using @ref LL_USART_DisableSCLKOutput() function
2443:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Clear SCEN in CR3 using @ref LL_USART_DisableSmartcard() function
2444:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Clear HDSEL in CR3 using @ref LL_USART_DisableHalfDuplex() function
2445:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Configure STOP in CR2 using @ref LL_USART_SetStopBitsLength() function
2446:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Set IREN in CR3 using @ref LL_USART_EnableIrda() function
2447:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Other remaining configurations items related to Irda Mode
2448:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         (as Baud Rate, Word length, Power mode, ...) should be set using
2449:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         dedicated functions
2450:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          LINEN         LL_USART_ConfigIrdaMode\n
2451:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR2          CLKEN         LL_USART_ConfigIrdaMode\n
2452:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR2          STOP          LL_USART_ConfigIrdaMode\n
2453:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR3          SCEN          LL_USART_ConfigIrdaMode\n
2454:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR3          HDSEL         LL_USART_ConfigIrdaMode\n
2455:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR3          IREN          LL_USART_ConfigIrdaMode
2456:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2457:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
2458:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2459:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_ConfigIrdaMode(USART_TypeDef *USARTx)
2460:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2461:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   /* In IRDA mode, the following bits must be kept cleared:
2462:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   - LINEN, STOP and CLKEN bits in the USART_CR2 register,
2463:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   - SCEN and HDSEL bits in the USART_CR3 register.*/
2464:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN | USART_CR2_STOP));
2465:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL));
2466:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   /* set the UART/USART in IRDA mode */
2467:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   SET_BIT(USARTx->CR3, USART_CR3_IREN);
2468:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2469:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2470:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2471:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Perform basic configuration of USART for enabling use in Multi processor Mode
2472:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         (several USARTs connected in a network, one of the USARTs can be the master,
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 144


2473:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         its TX output connected to the RX inputs of the other slaves USARTs).
2474:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   In MultiProcessor mode, the following bits must be kept cleared:
2475:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *           - LINEN bit in the USART_CR2 register,
2476:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *           - CLKEN bit in the USART_CR2 register,
2477:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *           - SCEN bit in the USART_CR3 register,
2478:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *           - IREN bit in the USART_CR3 register,
2479:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *           - HDSEL bit in the USART_CR3 register.
2480:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Call of this function is equivalent to following function call sequence :
2481:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Clear LINEN in CR2 using @ref LL_USART_DisableLIN() function
2482:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Clear CLKEN in CR2 using @ref LL_USART_DisableSCLKOutput() function
2483:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Clear SCEN in CR3 using @ref LL_USART_DisableSmartcard() function
2484:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Clear IREN in CR3 using @ref LL_USART_DisableIrda() function
2485:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         - Clear HDSEL in CR3 using @ref LL_USART_DisableHalfDuplex() function
2486:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Other remaining configurations items related to Multi processor Mode
2487:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         (as Baud Rate, Wake Up Method, Node address, ...) should be set using
2488:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         dedicated functions
2489:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          LINEN         LL_USART_ConfigMultiProcessMode\n
2490:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR2          CLKEN         LL_USART_ConfigMultiProcessMode\n
2491:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR3          SCEN          LL_USART_ConfigMultiProcessMode\n
2492:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR3          HDSEL         LL_USART_ConfigMultiProcessMode\n
2493:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         CR3          IREN          LL_USART_ConfigMultiProcessMode
2494:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2495:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
2496:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2497:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_ConfigMultiProcessMode(USART_TypeDef *USARTx)
2498:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2499:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   /* In Multi Processor mode, the following bits must be kept cleared:
2500:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   - LINEN and CLKEN bits in the USART_CR2 register,
2501:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   - IREN, SCEN and HDSEL bits in the USART_CR3 register.*/
2502:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
2503:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
2504:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2505:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2506:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2507:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
2508:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2509:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2510:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_EF_FLAG_Management FLAG_Management
2511:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
2512:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2513:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2514:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2515:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Check if the USART Parity Error Flag is set or not
2516:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll ISR          PE            LL_USART_IsActiveFlag_PE
2517:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2518:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
2519:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2520:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsActiveFlag_PE(USART_TypeDef *USARTx)
2521:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2522:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (READ_BIT(USARTx->ISR, USART_ISR_PE) == (USART_ISR_PE));
2523:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2524:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2525:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2526:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Check if the USART Framing Error Flag is set or not
2527:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll ISR          FE            LL_USART_IsActiveFlag_FE
2528:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2529:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 145


2530:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2531:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsActiveFlag_FE(USART_TypeDef *USARTx)
2532:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2533:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (READ_BIT(USARTx->ISR, USART_ISR_FE) == (USART_ISR_FE));
2534:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2535:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2536:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2537:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Check if the USART Noise error detected Flag is set or not
2538:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll ISR          NF            LL_USART_IsActiveFlag_NE
2539:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2540:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
2541:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2542:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsActiveFlag_NE(USART_TypeDef *USARTx)
2543:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2544:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (READ_BIT(USARTx->ISR, USART_ISR_NE) == (USART_ISR_NE));
2545:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2546:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2547:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2548:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Check if the USART OverRun Error Flag is set or not
2549:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll ISR          ORE           LL_USART_IsActiveFlag_ORE
2550:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2551:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
2552:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2553:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsActiveFlag_ORE(USART_TypeDef *USARTx)
2554:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2555:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (READ_BIT(USARTx->ISR, USART_ISR_ORE) == (USART_ISR_ORE));
2556:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2557:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2558:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2559:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Check if the USART IDLE line detected Flag is set or not
2560:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll ISR          IDLE          LL_USART_IsActiveFlag_IDLE
2561:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2562:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
2563:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2564:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsActiveFlag_IDLE(USART_TypeDef *USARTx)
2565:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2566:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (READ_BIT(USARTx->ISR, USART_ISR_IDLE) == (USART_ISR_IDLE));
2567:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2568:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2569:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2570:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Check if the USART Read Data Register Not Empty Flag is set or not
2571:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll ISR          RXNE          LL_USART_IsActiveFlag_RXNE
2572:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2573:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
2574:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2575:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsActiveFlag_RXNE(USART_TypeDef *USARTx)
2576:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2577:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (READ_BIT(USARTx->ISR, USART_ISR_RXNE) == (USART_ISR_RXNE));
2578:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2579:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2580:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2581:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Check if the USART Transmission Complete Flag is set or not
2582:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll ISR          TC            LL_USART_IsActiveFlag_TC
2583:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2584:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
2585:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2586:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TC(USART_TypeDef *USARTx)
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 146


2587:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2588:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (READ_BIT(USARTx->ISR, USART_ISR_TC) == (USART_ISR_TC));
2589:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2590:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2591:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2592:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Check if the USART Transmit Data Register Empty Flag is set or not
2593:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll ISR          TXE           LL_USART_IsActiveFlag_TXE
2594:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2595:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
2596:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2597:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TXE(USART_TypeDef *USARTx)
2598:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2599:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (READ_BIT(USARTx->ISR, USART_ISR_TXE) == (USART_ISR_TXE));
2600:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2601:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2602:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2603:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Check if the USART LIN Break Detection Flag is set or not
2604:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_UART_LIN_INSTANCE(USARTx) can be used to check whether or not
2605:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         LIN feature is supported by the USARTx instance.
2606:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll ISR          LBDF          LL_USART_IsActiveFlag_LBD
2607:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2608:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
2609:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2610:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsActiveFlag_LBD(USART_TypeDef *USARTx)
2611:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2612:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (READ_BIT(USARTx->ISR, USART_ISR_LBDF) == (USART_ISR_LBDF));
2613:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2614:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2615:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2616:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Check if the USART CTS interrupt Flag is set or not
2617:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_UART_HWFLOW_INSTANCE(USARTx) can be used to check whether or not
2618:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Hardware Flow control feature is supported by the USARTx instance.
2619:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll ISR          CTSIF         LL_USART_IsActiveFlag_nCTS
2620:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2621:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
2622:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2623:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsActiveFlag_nCTS(USART_TypeDef *USARTx)
2624:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2625:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (READ_BIT(USARTx->ISR, USART_ISR_CTSIF) == (USART_ISR_CTSIF));
2626:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2627:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2628:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2629:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Check if the USART CTS Flag is set or not
2630:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_UART_HWFLOW_INSTANCE(USARTx) can be used to check whether or not
2631:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Hardware Flow control feature is supported by the USARTx instance.
2632:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll ISR          CTS           LL_USART_IsActiveFlag_CTS
2633:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2634:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
2635:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2636:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsActiveFlag_CTS(USART_TypeDef *USARTx)
2637:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2638:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (READ_BIT(USARTx->ISR, USART_ISR_CTS) == (USART_ISR_CTS));
2639:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2640:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2641:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2642:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Check if the USART Receiver Time Out Flag is set or not
2643:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll ISR          RTOF          LL_USART_IsActiveFlag_RTO
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 147


2644:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2645:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
2646:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2647:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsActiveFlag_RTO(USART_TypeDef *USARTx)
2648:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2649:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (READ_BIT(USARTx->ISR, USART_ISR_RTOF) == (USART_ISR_RTOF));
2650:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2651:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2652:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2653:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Check if the USART End Of Block Flag is set or not
2654:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_SMARTCARD_INSTANCE(USARTx) can be used to check whether or not
2655:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Smartcard feature is supported by the USARTx instance.
2656:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll ISR          EOBF          LL_USART_IsActiveFlag_EOB
2657:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2658:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
2659:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2660:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsActiveFlag_EOB(USART_TypeDef *USARTx)
2661:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2662:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (READ_BIT(USARTx->ISR, USART_ISR_EOBF) == (USART_ISR_EOBF));
2663:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2664:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2665:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2666:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Check if the USART Auto-Baud Rate Error Flag is set or not
2667:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(USARTx) can be used to check whethe
2668:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Auto Baud Rate detection feature is supported by the USARTx instance.
2669:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll ISR          ABRE          LL_USART_IsActiveFlag_ABRE
2670:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2671:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
2672:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2673:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsActiveFlag_ABRE(USART_TypeDef *USARTx)
2674:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2675:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (READ_BIT(USARTx->ISR, USART_ISR_ABRE) == (USART_ISR_ABRE));
2676:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2677:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2678:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2679:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Check if the USART Auto-Baud Rate Flag is set or not
2680:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(USARTx) can be used to check whethe
2681:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Auto Baud Rate detection feature is supported by the USARTx instance.
2682:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll ISR          ABRF          LL_USART_IsActiveFlag_ABR
2683:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2684:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
2685:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2686:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsActiveFlag_ABR(USART_TypeDef *USARTx)
2687:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2688:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (READ_BIT(USARTx->ISR, USART_ISR_ABRF) == (USART_ISR_ABRF));
2689:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2690:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2691:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2692:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Check if the USART Busy Flag is set or not
2693:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll ISR          BUSY          LL_USART_IsActiveFlag_BUSY
2694:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2695:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
2696:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2697:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsActiveFlag_BUSY(USART_TypeDef *USARTx)
2698:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2699:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (READ_BIT(USARTx->ISR, USART_ISR_BUSY) == (USART_ISR_BUSY));
2700:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 148


2701:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2702:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2703:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Check if the USART Character Match Flag is set or not
2704:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll ISR          CMF           LL_USART_IsActiveFlag_CM
2705:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2706:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
2707:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2708:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsActiveFlag_CM(USART_TypeDef *USARTx)
2709:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2710:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (READ_BIT(USARTx->ISR, USART_ISR_CMF) == (USART_ISR_CMF));
2711:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2712:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2713:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2714:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Check if the USART Send Break Flag is set or not
2715:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll ISR          SBKF          LL_USART_IsActiveFlag_SBK
2716:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2717:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
2718:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2719:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsActiveFlag_SBK(USART_TypeDef *USARTx)
2720:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2721:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (READ_BIT(USARTx->ISR, USART_ISR_SBKF) == (USART_ISR_SBKF));
2722:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2723:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2724:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2725:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Check if the USART Receive Wake Up from mute mode Flag is set or not
2726:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll ISR          RWU           LL_USART_IsActiveFlag_RWU
2727:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2728:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
2729:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2730:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsActiveFlag_RWU(USART_TypeDef *USARTx)
2731:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2732:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (READ_BIT(USARTx->ISR, USART_ISR_RWU) == (USART_ISR_RWU));
2733:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2734:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2735:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2736:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Check if the USART Wake Up from stop mode Flag is set or not
2737:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_UART_WAKEUP_FROMSTOP_INSTANCE(USARTx) can be used to check whether or not
2738:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Wake-up from Stop mode feature is supported by the USARTx instance.
2739:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll ISR          WUF           LL_USART_IsActiveFlag_WKUP
2740:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2741:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
2742:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2743:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsActiveFlag_WKUP(USART_TypeDef *USARTx)
2744:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2745:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (READ_BIT(USARTx->ISR, USART_ISR_WUF) == (USART_ISR_WUF));
2746:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2747:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2748:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2749:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Check if the USART Transmit Enable Acknowledge Flag is set or not
2750:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll ISR          TEACK         LL_USART_IsActiveFlag_TEACK
2751:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2752:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
2753:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2754:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TEACK(USART_TypeDef *USARTx)
2755:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2756:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (READ_BIT(USARTx->ISR, USART_ISR_TEACK) == (USART_ISR_TEACK));
2757:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 149


2758:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2759:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2760:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Check if the USART Receive Enable Acknowledge Flag is set or not
2761:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll ISR          REACK         LL_USART_IsActiveFlag_REACK
2762:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2763:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
2764:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2765:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsActiveFlag_REACK(USART_TypeDef *USARTx)
2766:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2767:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (READ_BIT(USARTx->ISR, USART_ISR_REACK) == (USART_ISR_REACK));
2768:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2769:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2770:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2771:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2772:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Clear Parity Error Flag
2773:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll ICR          PECF          LL_USART_ClearFlag_PE
2774:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2775:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
2776:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2777:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_ClearFlag_PE(USART_TypeDef *USARTx)
2778:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2779:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   WRITE_REG(USARTx->ICR, USART_ICR_PECF);
2780:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2781:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2782:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2783:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Clear Framing Error Flag
2784:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll ICR          FECF          LL_USART_ClearFlag_FE
2785:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2786:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
2787:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2788:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_ClearFlag_FE(USART_TypeDef *USARTx)
2789:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2790:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   WRITE_REG(USARTx->ICR, USART_ICR_FECF);
2791:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2792:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2793:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2794:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Clear Noise detected Flag
2795:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll ICR          NCF           LL_USART_ClearFlag_NE
2796:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2797:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
2798:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2799:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_ClearFlag_NE(USART_TypeDef *USARTx)
2800:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2801:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   WRITE_REG(USARTx->ICR, USART_ICR_NCF);
2802:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2803:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2804:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2805:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Clear OverRun Error Flag
2806:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll ICR          ORECF         LL_USART_ClearFlag_ORE
2807:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2808:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
2809:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2810:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_ClearFlag_ORE(USART_TypeDef *USARTx)
2811:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2812:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   WRITE_REG(USARTx->ICR, USART_ICR_ORECF);
2813:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2814:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 150


2815:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2816:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Clear IDLE line detected Flag
2817:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll ICR          IDLECF        LL_USART_ClearFlag_IDLE
2818:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2819:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
2820:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2821:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_ClearFlag_IDLE(USART_TypeDef *USARTx)
2822:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2823:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   WRITE_REG(USARTx->ICR, USART_ICR_IDLECF);
2824:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2825:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2826:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2827:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Clear Transmission Complete Flag
2828:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll ICR          TCCF          LL_USART_ClearFlag_TC
2829:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2830:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
2831:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2832:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_ClearFlag_TC(USART_TypeDef *USARTx)
2833:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2834:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   WRITE_REG(USARTx->ICR, USART_ICR_TCCF);
2835:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2836:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2837:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2838:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2839:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Clear LIN Break Detection Flag
2840:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_UART_LIN_INSTANCE(USARTx) can be used to check whether or not
2841:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         LIN feature is supported by the USARTx instance.
2842:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll ICR          LBDCF         LL_USART_ClearFlag_LBD
2843:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2844:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
2845:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2846:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_ClearFlag_LBD(USART_TypeDef *USARTx)
2847:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2848:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   WRITE_REG(USARTx->ICR, USART_ICR_LBDCF);
2849:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2850:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2851:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2852:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Clear CTS Interrupt Flag
2853:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_UART_HWFLOW_INSTANCE(USARTx) can be used to check whether or not
2854:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Hardware Flow control feature is supported by the USARTx instance.
2855:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll ICR          CTSCF         LL_USART_ClearFlag_nCTS
2856:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2857:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
2858:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2859:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_ClearFlag_nCTS(USART_TypeDef *USARTx)
2860:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2861:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   WRITE_REG(USARTx->ICR, USART_ICR_CTSCF);
2862:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2863:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2864:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2865:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Clear Receiver Time Out Flag
2866:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll ICR          RTOCF         LL_USART_ClearFlag_RTO
2867:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2868:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
2869:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2870:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_ClearFlag_RTO(USART_TypeDef *USARTx)
2871:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 151


2872:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   WRITE_REG(USARTx->ICR, USART_ICR_RTOCF);
2873:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2874:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2875:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2876:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Clear End Of Block Flag
2877:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_SMARTCARD_INSTANCE(USARTx) can be used to check whether or not
2878:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Smartcard feature is supported by the USARTx instance.
2879:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll ICR          EOBCF         LL_USART_ClearFlag_EOB
2880:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2881:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
2882:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2883:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_ClearFlag_EOB(USART_TypeDef *USARTx)
2884:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2885:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   WRITE_REG(USARTx->ICR, USART_ICR_EOBCF);
2886:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2887:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2888:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2889:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Clear Character Match Flag
2890:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll ICR          CMCF          LL_USART_ClearFlag_CM
2891:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2892:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
2893:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2894:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_ClearFlag_CM(USART_TypeDef *USARTx)
2895:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2896:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   WRITE_REG(USARTx->ICR, USART_ICR_CMCF);
2897:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2898:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2899:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2900:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Clear Wake Up from stop mode Flag
2901:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_UART_WAKEUP_FROMSTOP_INSTANCE(USARTx) can be used to check whether or not
2902:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Wake-up from Stop mode feature is supported by the USARTx instance.
2903:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll ICR          WUCF          LL_USART_ClearFlag_WKUP
2904:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2905:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
2906:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2907:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_ClearFlag_WKUP(USART_TypeDef *USARTx)
2908:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2909:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   WRITE_REG(USARTx->ICR, USART_ICR_WUCF);
2910:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2911:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2912:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2913:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
2914:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2915:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2916:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_EF_IT_Management IT_Management
2917:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
2918:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2919:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2920:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2921:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Enable IDLE Interrupt
2922:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          IDLEIE        LL_USART_EnableIT_IDLE
2923:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2924:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
2925:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2926:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_EnableIT_IDLE(USART_TypeDef *USARTx)
2927:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2928:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   SET_BIT(USARTx->CR1, USART_CR1_IDLEIE);
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 152


2929:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2930:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2931:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2932:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Enable RX Not Empty Interrupt
2933:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          RXNEIE        LL_USART_EnableIT_RXNE
2934:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2935:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
2936:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2937:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_EnableIT_RXNE(USART_TypeDef *USARTx)
2938:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2939:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   SET_BIT(USARTx->CR1, USART_CR1_RXNEIE);
2940:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2941:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2942:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2943:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Enable Transmission Complete Interrupt
2944:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          TCIE          LL_USART_EnableIT_TC
2945:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2946:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
2947:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2948:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_EnableIT_TC(USART_TypeDef *USARTx)
2949:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2950:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   SET_BIT(USARTx->CR1, USART_CR1_TCIE);
2951:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2952:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2953:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2954:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Enable TX Empty Interrupt
2955:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          TXEIE         LL_USART_EnableIT_TXE
2956:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2957:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
2958:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2959:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_EnableIT_TXE(USART_TypeDef *USARTx)
2960:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2961:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   SET_BIT(USARTx->CR1, USART_CR1_TXEIE);
2962:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2963:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2964:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2965:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Enable Parity Error Interrupt
2966:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          PEIE          LL_USART_EnableIT_PE
2967:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2968:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
2969:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2970:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_EnableIT_PE(USART_TypeDef *USARTx)
2971:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2972:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   SET_BIT(USARTx->CR1, USART_CR1_PEIE);
2973:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2974:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2975:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2976:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Enable Character Match Interrupt
2977:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          CMIE          LL_USART_EnableIT_CM
2978:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2979:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
2980:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2981:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_EnableIT_CM(USART_TypeDef *USARTx)
2982:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2983:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   SET_BIT(USARTx->CR1, USART_CR1_CMIE);
2984:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2985:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 153


2986:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2987:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Enable Receiver Timeout Interrupt
2988:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          RTOIE         LL_USART_EnableIT_RTO
2989:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
2990:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
2991:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
2992:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_EnableIT_RTO(USART_TypeDef *USARTx)
2993:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
2994:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   SET_BIT(USARTx->CR1, USART_CR1_RTOIE);
2995:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
2996:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
2997:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
2998:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Enable End Of Block Interrupt
2999:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_SMARTCARD_INSTANCE(USARTx) can be used to check whether or not
3000:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Smartcard feature is supported by the USARTx instance.
3001:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          EOBIE         LL_USART_EnableIT_EOB
3002:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
3003:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
3004:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
3005:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_EnableIT_EOB(USART_TypeDef *USARTx)
3006:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
3007:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   SET_BIT(USARTx->CR1, USART_CR1_EOBIE);
3008:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
3009:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
3010:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
3011:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Enable LIN Break Detection Interrupt
3012:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_UART_LIN_INSTANCE(USARTx) can be used to check whether or not
3013:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         LIN feature is supported by the USARTx instance.
3014:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          LBDIE         LL_USART_EnableIT_LBD
3015:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
3016:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
3017:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
3018:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_EnableIT_LBD(USART_TypeDef *USARTx)
3019:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
3020:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   SET_BIT(USARTx->CR2, USART_CR2_LBDIE);
3021:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
3022:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
3023:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
3024:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Enable Error Interrupt
3025:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   When set, Error Interrupt Enable Bit is enabling interrupt generation in case of a fram
3026:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         error, overrun error or noise flag (FE=1 or ORE=1 or NF=1 in the USARTx_ISR register).
3027:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *           0: Interrupt is inhibited
3028:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *           1: An interrupt is generated when FE=1 or ORE=1 or NF=1 in the USARTx_ISR register.
3029:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          EIE           LL_USART_EnableIT_ERROR
3030:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
3031:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
3032:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
3033:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_EnableIT_ERROR(USART_TypeDef *USARTx)
3034:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
3035:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   SET_BIT(USARTx->CR3, USART_CR3_EIE);
3036:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
3037:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
3038:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
3039:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Enable CTS Interrupt
3040:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_UART_HWFLOW_INSTANCE(USARTx) can be used to check whether or not
3041:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Hardware Flow control feature is supported by the USARTx instance.
3042:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          CTSIE         LL_USART_EnableIT_CTS
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 154


3043:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
3044:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
3045:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
3046:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_EnableIT_CTS(USART_TypeDef *USARTx)
3047:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
3048:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   SET_BIT(USARTx->CR3, USART_CR3_CTSIE);
3049:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
3050:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
3051:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
3052:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Enable Wake Up from Stop Mode Interrupt
3053:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_UART_WAKEUP_FROMSTOP_INSTANCE(USARTx) can be used to check whether or not
3054:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Wake-up from Stop mode feature is supported by the USARTx instance.
3055:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          WUFIE         LL_USART_EnableIT_WKUP
3056:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
3057:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
3058:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
3059:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_EnableIT_WKUP(USART_TypeDef *USARTx)
3060:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
3061:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   SET_BIT(USARTx->CR3, USART_CR3_WUFIE);
3062:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
3063:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
3064:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
3065:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
3066:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Disable IDLE Interrupt
3067:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          IDLEIE        LL_USART_DisableIT_IDLE
3068:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
3069:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
3070:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
3071:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_DisableIT_IDLE(USART_TypeDef *USARTx)
3072:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
3073:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR1, USART_CR1_IDLEIE);
3074:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
3075:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
3076:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
3077:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Disable RX Not Empty Interrupt
3078:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          RXNEIE        LL_USART_DisableIT_RXNE
3079:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
3080:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
3081:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
3082:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_DisableIT_RXNE(USART_TypeDef *USARTx)
3083:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
3084:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR1, USART_CR1_RXNEIE);
3085:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
3086:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
3087:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
3088:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Disable Transmission Complete Interrupt
3089:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          TCIE          LL_USART_DisableIT_TC
3090:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
3091:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
3092:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
3093:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_DisableIT_TC(USART_TypeDef *USARTx)
3094:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
3095:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR1, USART_CR1_TCIE);
3096:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
3097:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
3098:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
3099:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Disable TX Empty Interrupt
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 155


3100:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          TXEIE         LL_USART_DisableIT_TXE
3101:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
3102:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
3103:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
3104:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_DisableIT_TXE(USART_TypeDef *USARTx)
3105:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
3106:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR1, USART_CR1_TXEIE);
3107:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
3108:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
3109:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
3110:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Disable Parity Error Interrupt
3111:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          PEIE          LL_USART_DisableIT_PE
3112:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
3113:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
3114:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
3115:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_DisableIT_PE(USART_TypeDef *USARTx)
3116:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
3117:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR1, USART_CR1_PEIE);
3118:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
3119:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
3120:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
3121:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Disable Character Match Interrupt
3122:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          CMIE          LL_USART_DisableIT_CM
3123:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
3124:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
3125:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
3126:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_DisableIT_CM(USART_TypeDef *USARTx)
3127:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
3128:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR1, USART_CR1_CMIE);
3129:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
3130:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
3131:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
3132:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Disable Receiver Timeout Interrupt
3133:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          RTOIE         LL_USART_DisableIT_RTO
3134:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
3135:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
3136:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
3137:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_DisableIT_RTO(USART_TypeDef *USARTx)
3138:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
3139:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR1, USART_CR1_RTOIE);
3140:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
3141:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
3142:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
3143:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Disable End Of Block Interrupt
3144:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_SMARTCARD_INSTANCE(USARTx) can be used to check whether or not
3145:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Smartcard feature is supported by the USARTx instance.
3146:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          EOBIE         LL_USART_DisableIT_EOB
3147:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
3148:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
3149:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
3150:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_DisableIT_EOB(USART_TypeDef *USARTx)
3151:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
3152:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR1, USART_CR1_EOBIE);
3153:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
3154:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
3155:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
3156:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Disable LIN Break Detection Interrupt
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 156


3157:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_UART_LIN_INSTANCE(USARTx) can be used to check whether or not
3158:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         LIN feature is supported by the USARTx instance.
3159:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          LBDIE         LL_USART_DisableIT_LBD
3160:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
3161:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
3162:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
3163:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_DisableIT_LBD(USART_TypeDef *USARTx)
3164:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
3165:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR2, USART_CR2_LBDIE);
3166:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
3167:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
3168:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
3169:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Disable Error Interrupt
3170:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   When set, Error Interrupt Enable Bit is enabling interrupt generation in case of a fram
3171:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         error, overrun error or noise flag (FE=1 or ORE=1 or NF=1 in the USARTx_ISR register).
3172:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *           0: Interrupt is inhibited
3173:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *           1: An interrupt is generated when FE=1 or ORE=1 or NF=1 in the USARTx_ISR register.
3174:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          EIE           LL_USART_DisableIT_ERROR
3175:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
3176:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
3177:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
3178:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_DisableIT_ERROR(USART_TypeDef *USARTx)
3179:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
3180:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR3, USART_CR3_EIE);
3181:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
3182:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
3183:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
3184:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Disable CTS Interrupt
3185:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_UART_HWFLOW_INSTANCE(USARTx) can be used to check whether or not
3186:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Hardware Flow control feature is supported by the USARTx instance.
3187:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          CTSIE         LL_USART_DisableIT_CTS
3188:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
3189:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
3190:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
3191:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_DisableIT_CTS(USART_TypeDef *USARTx)
 634              		.loc 4 3191 22 view .LVU211
 635              	.LBB139:
3192:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
3193:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR3, USART_CR3_CTSIE);
 636              		.loc 4 3193 3 view .LVU212
 637 0080 A368     		ldr	r3, [r4, #8]
 638 0082 23F48063 		bic	r3, r3, #1024
 639 0086 A360     		str	r3, [r4, #8]
 640              	.LVL30:
 641              		.loc 4 3193 3 is_stmt 0 view .LVU213
 642              	.LBE139:
 643              	.LBE138:
 250:Src/main.c    ****   LL_USART_Enable(USART1);
 644              		.loc 1 250 3 is_stmt 1 view .LVU214
 645              	.LBB140:
 646              	.LBI140:
2262:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
 647              		.loc 4 2262 22 view .LVU215
 648              	.LBB141:
2267:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 649              		.loc 4 2267 3 view .LVU216
 650 0088 6368     		ldr	r3, [r4, #4]
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 157


 651 008a 23F49043 		bic	r3, r3, #18432
 652 008e 6360     		str	r3, [r4, #4]
2268:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 653              		.loc 4 2268 3 view .LVU217
 654 0090 A368     		ldr	r3, [r4, #8]
 655 0092 23F02A03 		bic	r3, r3, #42
 656 0096 A360     		str	r3, [r4, #8]
 657              	.LVL31:
2268:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 658              		.loc 4 2268 3 is_stmt 0 view .LVU218
 659              	.LBE141:
 660              	.LBE140:
 251:Src/main.c    ****   /* USER CODE BEGIN USART1_Init 2 */
 661              		.loc 1 251 3 is_stmt 1 view .LVU219
 662              	.LBB142:
 663              	.LBI142:
 543:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
 664              		.loc 4 543 22 view .LVU220
 665              	.LBB143:
 545:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 666              		.loc 4 545 3 view .LVU221
 667 0098 2368     		ldr	r3, [r4]
 668 009a 43F00103 		orr	r3, r3, #1
 669 009e 2360     		str	r3, [r4]
 670              	.LVL32:
 545:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 671              		.loc 4 545 3 is_stmt 0 view .LVU222
 672              	.LBE143:
 673              	.LBE142:
 256:Src/main.c    **** 
 674              		.loc 1 256 1 view .LVU223
 675 00a0 10B0     		add	sp, sp, #64
 676              	.LCFI8:
 677              		.cfi_def_cfa_offset 8
 678              		@ sp needed
 679 00a2 10BD     		pop	{r4, pc}
 680              	.L10:
 681              		.align	2
 682              	.L9:
 683 00a4 00100240 		.word	1073876992
 684 00a8 00380140 		.word	1073821696
 685              		.cfi_endproc
 686              	.LFE892:
 688              		.section	.text.tickPlus,"ax",%progbits
 689              		.align	1
 690              		.global	tickPlus
 691              		.syntax unified
 692              		.thumb
 693              		.thumb_func
 694              		.fpu fpv4-sp-d16
 696              	tickPlus:
 697              	.LFB888:
  36:Src/main.c    ****   tick++;
 698              		.loc 1 36 16 is_stmt 1 view -0
 699              		.cfi_startproc
 700              		@ args = 0, pretend = 0, frame = 0
 701              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 158


 702              		@ link register save eliminated.
  37:Src/main.c    **** }
 703              		.loc 1 37 3 view .LVU225
  37:Src/main.c    **** }
 704              		.loc 1 37 7 is_stmt 0 view .LVU226
 705 0000 024A     		ldr	r2, .L12
 706 0002 1368     		ldr	r3, [r2]
 707 0004 0133     		adds	r3, r3, #1
 708 0006 1360     		str	r3, [r2]
  38:Src/main.c    **** 
 709              		.loc 1 38 1 view .LVU227
 710 0008 7047     		bx	lr
 711              	.L13:
 712 000a 00BF     		.align	2
 713              	.L12:
 714 000c 00000000 		.word	.LANCHOR0
 715              		.cfi_endproc
 716              	.LFE888:
 718              		.section	.text.SystemClock_Config,"ax",%progbits
 719              		.align	1
 720              		.global	SystemClock_Config
 721              		.syntax unified
 722              		.thumb
 723              		.thumb_func
 724              		.fpu fpv4-sp-d16
 726              	SystemClock_Config:
 727              	.LFB890:
  93:Src/main.c    ****   LL_FLASH_SetLatency(LL_FLASH_LATENCY_1);
 728              		.loc 1 93 1 is_stmt 1 view -0
 729              		.cfi_startproc
 730              		@ args = 0, pretend = 0, frame = 0
 731              		@ frame_needed = 0, uses_anonymous_args = 0
 732 0000 38B5     		push	{r3, r4, r5, lr}
 733              	.LCFI9:
 734              		.cfi_def_cfa_offset 16
 735              		.cfi_offset 3, -16
 736              		.cfi_offset 4, -12
 737              		.cfi_offset 5, -8
 738              		.cfi_offset 14, -4
  94:Src/main.c    **** 
 739              		.loc 1 94 3 view .LVU229
 740              	.LVL33:
 741              	.LBB144:
 742              	.LBI144:
 743              		.file 5 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h"
   1:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
   2:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   ******************************************************************************
   3:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @file    stm32f3xx_ll_system.h
   4:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @author  MCD Application Team
   5:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief   Header file of SYSTEM LL module.
   6:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   @verbatim
   7:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   ==============================================================================
   8:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****                      ##### How to use this driver #####
   9:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   ==============================================================================
  10:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****     [..]
  11:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****     The LL SYSTEM driver contains a set of generic APIs that can be
  12:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****     used by user:
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 159


  13:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****       (+) Some of the FLASH features need to be handled in the SYSTEM file.
  14:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****       (+) Access to DBGCMU registers
  15:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****       (+) Access to SYSCFG registers
  16:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
  17:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   @endverbatim
  18:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   ******************************************************************************
  19:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @attention
  20:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *
  21:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * <h2><center>&copy; COPYRIGHT(c) 2016 STMicroelectronics</center></h2>
  22:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *
  23:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * Redistribution and use in source and binary forms, with or without modification,
  24:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * are permitted provided that the following conditions are met:
  25:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *   1. Redistributions of source code must retain the above copyright notice,
  26:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *      this list of conditions and the following disclaimer.
  27:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
  28:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *      this list of conditions and the following disclaimer in the documentation
  29:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *      and/or other materials provided with the distribution.
  30:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
  31:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *      may be used to endorse or promote products derived from this software
  32:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *      without specific prior written permission.
  33:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *
  34:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  35:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  36:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  37:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  38:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  39:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  40:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  41:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  42:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  43:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  44:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *
  45:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   ******************************************************************************
  46:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
  47:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
  48:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  49:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #ifndef __STM32F3xx_LL_SYSTEM_H
  50:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define __STM32F3xx_LL_SYSTEM_H
  51:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
  52:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #ifdef __cplusplus
  53:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** extern "C" {
  54:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif
  55:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
  56:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /* Includes ------------------------------------------------------------------*/
  57:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #include "stm32f3xx.h"
  58:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
  59:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /** @addtogroup STM32F3xx_LL_Driver
  60:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @{
  61:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
  62:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
  63:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined (FLASH) || defined (SYSCFG) || defined (DBGMCU)
  64:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
  65:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /** @defgroup SYSTEM_LL SYSTEM
  66:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @{
  67:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
  68:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
  69:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /* Private types -------------------------------------------------------------*/
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 160


  70:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /* Private variables ---------------------------------------------------------*/
  71:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
  72:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /* Private constants ---------------------------------------------------------*/
  73:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /** @defgroup SYSTEM_LL_Private_Constants SYSTEM Private Constants
  74:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @{
  75:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
  76:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
  77:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /* Offset used to access to SYSCFG_CFGR1 and SYSCFG_CFGR3 registers */
  78:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define SYSCFG_OFFSET_CFGR1    0x00000000U
  79:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define SYSCFG_OFFSET_CFGR3    0x00000050U
  80:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
  81:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /* Mask used for TIM breaks functions */
  82:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(SYSCFG_CFGR2_PVD_LOCK) && defined(SYSCFG_CFGR2_SRAM_PARITY_LOCK)
  83:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define SYSCFG_MASK_TIM_BREAK (SYSCFG_CFGR2_LOCKUP_LOCK | SYSCFG_CFGR2_SRAM_PARITY_LOCK | SYSCFG_CF
  84:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #elif defined(SYSCFG_CFGR2_PVD_LOCK) && !defined(SYSCFG_CFGR2_SRAM_PARITY_LOCK)
  85:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define SYSCFG_MASK_TIM_BREAK (SYSCFG_CFGR2_LOCKUP_LOCK | SYSCFG_CFGR2_PVD_LOCK)
  86:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #elif !defined(SYSCFG_CFGR2_PVD_LOCK) && defined(SYSCFG_CFGR2_SRAM_PARITY_LOCK)
  87:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define SYSCFG_MASK_TIM_BREAK (SYSCFG_CFGR2_LOCKUP_LOCK | SYSCFG_CFGR2_SRAM_PARITY_LOCK)
  88:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #else
  89:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define SYSCFG_MASK_TIM_BREAK (SYSCFG_CFGR2_LOCKUP_LOCK)
  90:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /* SYSCFG_CFGR2_PVD_LOCK && SYSCFG_CFGR2_SRAM_PARITY_LOCK */
  91:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
  92:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
  93:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @}
  94:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
  95:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
  96:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /* Private macros ------------------------------------------------------------*/
  97:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
  98:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /* Exported types ------------------------------------------------------------*/
  99:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /* Exported constants --------------------------------------------------------*/
 100:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /** @defgroup SYSTEM_LL_Exported_Constants SYSTEM Exported Constants
 101:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @{
 102:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 103:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 104:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_REMAP SYSCFG REMAP
 105:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @{
 106:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 107:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_REMAP_FLASH              (uint32_t)0x00000000                                /* M
 108:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_REMAP_SYSTEMFLASH        SYSCFG_CFGR1_MEM_MODE_0                             /* S
 109:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_REMAP_SRAM               (SYSCFG_CFGR1_MEM_MODE_1 | SYSCFG_CFGR1_MEM_MODE_0) /* E
 110:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(FMC_BANK1)
 111:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_REMAP_FMC                SYSCFG_CFGR1_MEM_MODE_2                             /*<!
 112:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /* FMC_BANK1 */
 113:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 114:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @}
 115:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 116:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 117:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(SYSCFG_CFGR3_SPI1_RX_DMA_RMP)
 118:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_SPI1_DMA_RMP_RX SYSCFG SPI1 RX/TX DMA1 request REMAP
 119:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @{
 120:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 121:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_SPI1RX_RMP_DMA1_CH2    (SYSCFG_CFGR3_SPI1_RX_DMA_RMP << 16U | (uint32_t)0x0000000
 122:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_SPI1RX_RMP_DMA1_CH4    (SYSCFG_CFGR3_SPI1_RX_DMA_RMP << 16U | SYSCFG_CFGR3_SPI1_R
 123:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_SPI1RX_RMP_DMA1_CH6    (SYSCFG_CFGR3_SPI1_RX_DMA_RMP << 16U | SYSCFG_CFGR3_SPI1_R
 124:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_SPI1TX_RMP_DMA1_CH3    (SYSCFG_CFGR3_SPI1_TX_DMA_RMP << 16U | (uint32_t)0x0000000
 125:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_SPI1TX_RMP_DMA1_CH5    (SYSCFG_CFGR3_SPI1_TX_DMA_RMP << 16U | SYSCFG_CFGR3_SPI1_T
 126:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_SPI1TX_RMP_DMA1_CH7    (SYSCFG_CFGR3_SPI1_TX_DMA_RMP << 16U | SYSCFG_CFGR3_SPI1_T
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 161


 127:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 128:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @}
 129:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 130:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /* SYSCFG_CFGR3_SPI1_RX_DMA_RMP */
 131:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 132:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(SYSCFG_CFGR3_I2C1_RX_DMA_RMP)
 133:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_I2C1_DMA_RMP_RX SYSCFG I2C1 RX/TX DMA1 request REMAP
 134:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @{
 135:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 136:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_I2C1RX_RMP_DMA1_CH7    (SYSCFG_CFGR3_I2C1_RX_DMA_RMP << 16U | (uint32_t)0x0000000
 137:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_I2C1RX_RMP_DMA1_CH3    (SYSCFG_CFGR3_I2C1_RX_DMA_RMP << 16U | SYSCFG_CFGR3_I2C1_R
 138:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_I2C1RX_RMP_DMA1_CH5    (SYSCFG_CFGR3_I2C1_RX_DMA_RMP << 16U | SYSCFG_CFGR3_I2C1_R
 139:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_I2C1TX_RMP_DMA1_CH6    (SYSCFG_CFGR3_I2C1_TX_DMA_RMP << 16U | (uint32_t)0x0000000
 140:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_I2C1TX_RMP_DMA1_CH2    (SYSCFG_CFGR3_I2C1_TX_DMA_RMP << 16U | SYSCFG_CFGR3_I2C1_T
 141:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_I2C1TX_RMP_DMA1_CH4    (SYSCFG_CFGR3_I2C1_TX_DMA_RMP << 16U | SYSCFG_CFGR3_I2C1_T
 142:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 143:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @}
 144:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 145:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 146:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /* SYSCFG_CFGR3_I2C1_RX_DMA_RMP */
 147:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 148:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(SYSCFG_CFGR1_ADC24_DMA_RMP) || defined(SYSCFG_CFGR3_ADC2_DMA_RMP)
 149:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_ADC24_DMA_REMAP SYSCFG ADC DMA request REMAP
 150:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @{
 151:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 152:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined (SYSCFG_CFGR1_ADC24_DMA_RMP) 
 153:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_ADC24_RMP_DMA2_CH12    (SYSCFG_OFFSET_CFGR1 << 24U | SYSCFG_CFGR1_ADC24_DMA_RMP <
 154:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_ADC24_RMP_DMA2_CH34    (SYSCFG_OFFSET_CFGR1 << 24U | SYSCFG_CFGR1_ADC24_DMA_RMP <
 155:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /*SYSCFG_CFGR1_ADC24_DMA_RMP*/
 156:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined (SYSCFG_CFGR3_ADC2_DMA_RMP) 
 157:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_ADC2_RMP_DMA1_CH2      (SYSCFG_OFFSET_CFGR3 << 24U | SYSCFG_CFGR3_ADC2_DMA_RMP_0 
 158:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_ADC2_RMP_DMA1_CH4      (SYSCFG_OFFSET_CFGR3 << 24U | SYSCFG_CFGR3_ADC2_DMA_RMP_0 
 159:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_ADC2_RMP_DMA2          (SYSCFG_OFFSET_CFGR3 << 24U | SYSCFG_CFGR3_ADC2_DMA_RMP_1 
 160:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_ADC2_RMP_DMA1          (SYSCFG_OFFSET_CFGR3 << 24U | SYSCFG_CFGR3_ADC2_DMA_RMP_1 
 161:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /*SYSCFG_CFGR3_ADC2_DMA_RMP*/
 162:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 163:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @}
 164:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 165:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 166:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /* SYSCFG_CFGR1_ADC24_DMA_RMP || SYSCFG_CFGR3_ADC2_DMA_RMP */
 167:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 168:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_DAC1_DMA2_REMAP SYSCFG DAC1/2 DMA1/2 request REMAP
 169:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @{
 170:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 171:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_DAC1_CH1_RMP_DMA2_CH3     ((SYSCFG_CFGR1_TIM6DAC1Ch1_DMA_RMP << 8U) | (uint32_t)0
 172:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_DAC1_CH1_RMP_DMA1_CH3     ((SYSCFG_CFGR1_TIM6DAC1Ch1_DMA_RMP << 8U) | SYSCFG_CFGR
 173:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(SYSCFG_CFGR1_TIM7DAC1Ch2_DMA_RMP)
 174:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_DAC1_OUT2_RMP_DMA2_CH4    ((SYSCFG_CFGR1_TIM7DAC1Ch2_DMA_RMP << 8U) | (uint32_t)0
 175:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_DAC1_OUT2_RMP_DMA1_CH4    ((SYSCFG_CFGR1_TIM7DAC1Ch2_DMA_RMP << 8U) | SYSCFG_CFGR
 176:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /*SYSCFG_CFGR1_TIM7DAC1Ch2_DMA_RMP*/
 177:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(SYSCFG_CFGR1_TIM18DAC2Ch1_DMA_RMP)
 178:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_DAC2_OUT1_RMP_DMA2_CH5    ((SYSCFG_CFGR1_TIM18DAC2Ch1_DMA_RMP << 8U) | (uint32_t)
 179:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_DAC2_OUT1_RMP_DMA1_CH5    ((SYSCFG_CFGR1_TIM18DAC2Ch1_DMA_RMP << 8U) | SYSCFG_CFG
 180:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /*SYSCFG_CFGR1_TIM18DAC2Ch1_DMA_RMP*/
 181:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(SYSCFG_CFGR1_DAC2Ch1_DMA_RMP)
 182:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_DAC2_CH1_RMP_NO           ((SYSCFG_CFGR1_DAC2Ch1_DMA_RMP << 8U) | (uint32_t)0x000
 183:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_DAC2_CH1_RMP_DMA1_CH5     ((SYSCFG_CFGR1_DAC2Ch1_DMA_RMP << 8U) | SYSCFG_CFGR1_DA
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 162


 184:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /*SYSCFG_CFGR1_DAC2Ch1_DMA_RMP*/
 185:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 186:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @}
 187:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 188:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 189:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_TIM16_DMA1_REMAP SYSCFG TIM DMA request REMAP
 190:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @{
 191:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 192:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_TIM16_RMP_DMA1_CH3        ((SYSCFG_CFGR1_TIM16_DMA_RMP << 8U) | (uint32_t)0x00000
 193:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_TIM16_RMP_DMA1_CH6        ((SYSCFG_CFGR1_TIM16_DMA_RMP << 8U) | SYSCFG_CFGR1_TIM1
 194:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_TIM17_RMP_DMA1_CH1        ((SYSCFG_CFGR1_TIM17_DMA_RMP << 8U) | (uint32_t)0x00000
 195:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_TIM17_RMP_DMA1_CH7        ((SYSCFG_CFGR1_TIM17_DMA_RMP << 8U) | SYSCFG_CFGR1_TIM1
 196:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_TIM6_RMP_DMA2_CH3         ((SYSCFG_CFGR1_TIM6DAC1Ch1_DMA_RMP << 8U) | (uint32_t)0
 197:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_TIM6_RMP_DMA1_CH3         ((SYSCFG_CFGR1_TIM6DAC1Ch1_DMA_RMP << 8U) | SYSCFG_CFGR
 198:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(SYSCFG_CFGR1_TIM7DAC1Ch2_DMA_RMP)
 199:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_TIM7_RMP_DMA2_CH4         ((SYSCFG_CFGR1_TIM7DAC1Ch2_DMA_RMP << 8U) | (uint32_t)0
 200:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_TIM7_RMP_DMA1_CH4         ((SYSCFG_CFGR1_TIM7DAC1Ch2_DMA_RMP << 8U) | SYSCFG_CFGR
 201:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /*SYSCFG_CFGR1_TIM7DAC1Ch2_DMA_RMP*/
 202:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(SYSCFG_CFGR1_TIM18DAC2Ch1_DMA_RMP)
 203:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_TIM18_RMP_DMA2_CH5        ((SYSCFG_CFGR1_TIM18DAC2Ch1_DMA_RMP << 8U) | (uint32_t)
 204:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_TIM18_RMP_DMA1_CH5        ((SYSCFG_CFGR1_TIM18DAC2Ch1_DMA_RMP << 8U) | SYSCFG_CFG
 205:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /*SYSCFG_CFGR1_TIM18DAC2Ch1_DMA_RMP*/
 206:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 207:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @}
 208:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 209:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 210:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(SYSCFG_CFGR1_TIM1_ITR3_RMP) || defined(SYSCFG_CFGR1_ENCODER_MODE)
 211:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_TIM1_ITR3_RMP_TIM4 SYSCFG TIM REMAP
 212:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @{
 213:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 214:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(SYSCFG_CFGR1_TIM1_ITR3_RMP)
 215:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_TIM1_ITR3_RMP_TIM4_TRGO      ((SYSCFG_CFGR1_TIM1_ITR3_RMP << 8U) | (uint32_t)0x00
 216:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_TIM1_ITR3_RMP_TIM17_OC       ((SYSCFG_CFGR1_TIM1_ITR3_RMP << 8U) | SYSCFG_CFGR1_T
 217:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /* SYSCFG_CFGR1_TIM1_ITR3_RMP */
 218:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(SYSCFG_CFGR1_ENCODER_MODE)
 219:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_TIM15_ENCODEMODE_NOREDIRECTION ((SYSCFG_CFGR1_ENCODER_MODE << 8U) | (uint32_t)0x0
 220:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_TIM15_ENCODEMODE_TIM2          ((SYSCFG_CFGR1_ENCODER_MODE_0 << 8U) | SYSCFG_CFGR
 221:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(SYSCFG_CFGR1_ENCODER_MODE_TIM3)
 222:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_TIM15_ENCODEMODE_TIM3          ((SYSCFG_CFGR1_ENCODER_MODE_TIM3 << 8U) | SYSCFG_C
 223:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /* SYSCFG_CFGR1_ENCODER_MODE_TIM3 */
 224:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(SYSCFG_CFGR1_ENCODER_MODE_TIM4)
 225:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_TIM15_ENCODEMODE_TIM4          ((SYSCFG_CFGR1_ENCODER_MODE_TIM4 << 8U) | SYSCFG_C
 226:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /* SYSCFG_CFGR1_ENCODER_MODE_TIM4 */
 227:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /* SYSCFG_CFGR1_ENCODER_MODE */
 228:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 229:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @}
 230:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 231:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 232:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /* SYSCFG_CFGR1_TIM1_ITR3_RMP || SYSCFG_CFGR1_ENCODER_MODE */
 233:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 234:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(SYSCFG_CFGR4_ADC12_EXT2_RMP)
 235:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_ADC12_EXT2_RMP_TIM1 SYSCFG ADC Trigger REMAP
 236:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @{
 237:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 238:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_ADC12_EXT2_RMP_TIM1_CC3      ((SYSCFG_CFGR4_ADC12_EXT2_RMP << 16U) | (uint32_t)0x
 239:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_ADC12_EXT2_RMP_TIM20_TRGO    ((SYSCFG_CFGR4_ADC12_EXT2_RMP << 16U) | SYSCFG_CFGR4
 240:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_ADC12_EXT3_RMP_TIM2_CC2      ((SYSCFG_CFGR4_ADC12_EXT3_RMP << 16U) | (uint32_t)0x
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 163


 241:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_ADC12_EXT3_RMP_TIM20_TRGO2   ((SYSCFG_CFGR4_ADC12_EXT3_RMP << 16U) | SYSCFG_CFGR4
 242:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_ADC12_EXT5_RMP_TIM4_CC4      ((SYSCFG_CFGR4_ADC12_EXT5_RMP << 16U) | (uint32_t)0x
 243:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_ADC12_EXT5_RMP_TIM20_CC1     ((SYSCFG_CFGR4_ADC12_EXT5_RMP << 16U) | SYSCFG_CFGR4
 244:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_ADC12_EXT13_RMP_TIM6_TRGO    ((SYSCFG_CFGR4_ADC12_EXT13_RMP << 16U) | (uint32_t)0
 245:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_ADC12_EXT13_RMP_TIM20_CC2    ((SYSCFG_CFGR4_ADC12_EXT13_RMP << 16U) | SYSCFG_CFGR
 246:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_ADC12_EXT15_RMP_TIM3_CC4     ((SYSCFG_CFGR4_ADC12_EXT15_RMP << 16U) | (uint32_t)0
 247:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_ADC12_EXT15_RMP_TIM20_CC3    ((SYSCFG_CFGR4_ADC12_EXT15_RMP << 16U) | SYSCFG_CFGR
 248:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_ADC12_JEXT3_RMP_TIM2_CC1     ((SYSCFG_CFGR4_ADC12_JEXT3_RMP << 16U) | (uint32_t)0
 249:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_ADC12_JEXT3_RMP_TIM20_TRGO   ((SYSCFG_CFGR4_ADC12_JEXT3_RMP << 16U) | SYSCFG_CFGR
 250:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_ADC12_JEXT6_RMP_EXTI_LINE_15 ((SYSCFG_CFGR4_ADC12_JEXT6_RMP << 16U) | (uint32_t)0
 251:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_ADC12_JEXT6_RMP_TIM20_TRGO2  ((SYSCFG_CFGR4_ADC12_JEXT6_RMP << 16U) | SYSCFG_CFGR
 252:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_ADC12_JEXT13_RMP_TIM3_CC1    ((SYSCFG_CFGR4_ADC12_JEXT13_RMP << 16U) | (uint32_t)
 253:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_ADC12_JEXT13_RMP_TIM20_CC4   ((SYSCFG_CFGR4_ADC12_JEXT13_RMP << 16U) | SYSCFG_CFG
 254:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_ADC34_EXT5_RMP_EXTI_LINE_2   ((SYSCFG_CFGR4_ADC34_EXT5_RMP << 16U) | (uint32_t)0x
 255:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_ADC34_EXT5_RMP_TIM20_TRGO    ((SYSCFG_CFGR4_ADC34_EXT5_RMP << 16U) | SYSCFG_CFGR4
 256:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_ADC34_EXT6_RMP_TIM4_CC1      ((SYSCFG_CFGR4_ADC34_EXT6_RMP << 16U) | (uint32_t)0x
 257:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_ADC34_EXT6_RMP_TIM20_TRGO2   ((SYSCFG_CFGR4_ADC34_EXT6_RMP << 16U) | SYSCFG_CFGR4
 258:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_ADC34_EXT15_RMP_TIM2_CC1     ((SYSCFG_CFGR4_ADC34_EXT15_RMP << 16U) | (uint32_t)0
 259:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_ADC34_EXT15_RMP_TIM20_CC1    ((SYSCFG_CFGR4_ADC34_EXT15_RMP << 16U) | SYSCFG_CFGR
 260:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_ADC34_JEXT5_RMP_TIM4_CC3     ((SYSCFG_CFGR4_ADC34_JEXT5_RMP << 16U) | (uint32_t)0
 261:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_ADC34_JEXT5_RMP_TIM20_TRGO   ((SYSCFG_CFGR4_ADC34_JEXT5_RMP << 16U) | SYSCFG_CFGR
 262:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_ADC34_JEXT11_RMP_TIM1_CC3    ((SYSCFG_CFGR4_ADC34_JEXT11_RMP << 16U) | (uint32_t)
 263:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_ADC34_JEXT11_RMP_TIM20_TRGO2 ((SYSCFG_CFGR4_ADC34_JEXT11_RMP << 16U) | SYSCFG_CFG
 264:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_ADC34_JEXT14_RMP_TIM7_TRGO   ((SYSCFG_CFGR4_ADC34_JEXT14_RMP << 16U) | (uint32_t)
 265:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_ADC34_JEXT14_RMP_TIM20_CC2   ((SYSCFG_CFGR4_ADC34_JEXT14_RMP << 16U) | SYSCFG_CFG
 266:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 267:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @}
 268:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 269:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 270:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /* SYSCFG_CFGR4_ADC12_EXT2_RMP */
 271:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 272:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(SYSCFG_CFGR1_DAC1_TRIG1_RMP) || defined(SYSCFG_CFGR3_TRIGGER_RMP)
 273:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_DAC1_TRIG1_REMAP SYSCFG DAC1 Trigger REMAP
 274:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @{
 275:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 276:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(SYSCFG_CFGR1_DAC1_TRIG1_RMP)
 277:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_DAC1_TRIG1_RMP_TIM8_TRGO         (SYSCFG_OFFSET_CFGR1 << 24U | SYSCFG_CFGR1_DAC1_
 278:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_DAC1_TRIG1_RMP_TIM3_TRGO         (SYSCFG_OFFSET_CFGR1 << 24U | SYSCFG_CFGR1_DAC1_
 279:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /* SYSCFG_CFGR1_DAC1_TRIG1_RMP */
 280:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(SYSCFG_CFGR3_DAC1_TRG3_RMP)
 281:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_DAC1_TRIG3_RMP_TIM15_TRGO        (SYSCFG_OFFSET_CFGR3 << 24U | SYSCFG_CFGR3_DAC1_
 282:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_DAC1_TRIG3_RMP_HRTIM1_DAC1_TRIG1 (SYSCFG_OFFSET_CFGR3 << 24U | SYSCFG_CFGR3_DAC1_
 283:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /* SYSCFG_CFGR3_DAC1_TRG3_RMP */
 284:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(SYSCFG_CFGR3_DAC1_TRG5_RMP)
 285:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_DAC1_TRIG5_RMP_NO                (SYSCFG_OFFSET_CFGR3 << 24U | SYSCFG_CFGR3_DAC1_
 286:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_DAC1_TRIG5_RMP_HRTIM1_DAC1_TRIG2 (SYSCFG_OFFSET_CFGR3 << 24U | SYSCFG_CFGR3_DAC1_
 287:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /* SYSCFG_CFGR3_DAC1_TRG5_RMP */
 288:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 289:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @}
 290:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 291:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 292:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /* SYSCFG_CFGR1_DAC1_TRIG1_RMP || SYSCFG_CFGR3_TRIGGER_RMP */
 293:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 294:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_I2C_FASTMODEPLUS SYSCFG I2C FASTMODEPLUS
 295:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @{
 296:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 297:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_I2C_FASTMODEPLUS_PB6     SYSCFG_CFGR1_I2C_PB6_FMP  /*!< I2C PB6 Fast mode plus */
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 164


 298:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_I2C_FASTMODEPLUS_PB7     SYSCFG_CFGR1_I2C_PB7_FMP  /*!< I2C PB7 Fast mode plus */
 299:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_I2C_FASTMODEPLUS_PB8     SYSCFG_CFGR1_I2C_PB8_FMP  /*!< I2C PB8 Fast mode plus */
 300:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_I2C_FASTMODEPLUS_PB9     SYSCFG_CFGR1_I2C_PB9_FMP  /*!< I2C PB9 Fast mode plus */
 301:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_I2C_FASTMODEPLUS_I2C1    SYSCFG_CFGR1_I2C1_FMP     /*!< I2C1 Fast mode plus    */
 302:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(SYSCFG_CFGR1_I2C2_FMP)
 303:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_I2C_FASTMODEPLUS_I2C2    SYSCFG_CFGR1_I2C2_FMP     /*!< I2C2 Fast mode plus    */
 304:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /*SYSCFG_CFGR1_I2C2_FMP*/
 305:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(SYSCFG_CFGR1_I2C3_FMP)
 306:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_I2C_FASTMODEPLUS_I2C3    SYSCFG_CFGR1_I2C3_FMP     /*!< I2C3 Fast mode plus    */
 307:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /*SYSCFG_CFGR1_I2C3_FMP*/
 308:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 309:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @}
 310:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 311:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 312:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_EXTI_PORT SYSCFG EXTI PORT
 313:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @{
 314:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 315:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTA               (uint32_t)0U /*!< EXTI PORT A  */
 316:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTB               (uint32_t)1U /*!< EXTI PORT B  */
 317:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTC               (uint32_t)2U /*!< EXTI PORT C  */
 318:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTD               (uint32_t)3U /*!< EXTI PORT D  */
 319:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(GPIOE)
 320:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTE               (uint32_t)4U /*!< EXTI PORT E  */
 321:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /* GPIOE */
 322:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTF               (uint32_t)5U /*!< EXTI PORT F  */
 323:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(GPIOG)
 324:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTG               (uint32_t)6U /*!< EXTI PORT G  */
 325:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /* GPIOG */
 326:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(GPIOH)
 327:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTH               (uint32_t)7U /*!< EXTI PORT H  */
 328:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /* GPIOH */
 329:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 330:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @}
 331:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 332:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 333:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_EXTI_LINE SYSCFG EXTI LINE
 334:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @{
 335:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 336:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE0               (uint32_t)(0x000FU << 16U | 0U)  /* EXTI_POSITION_0  | E
 337:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE1               (uint32_t)(0x00F0U << 16U | 0U)  /* EXTI_POSITION_4  | E
 338:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE2               (uint32_t)(0x0F00U << 16U | 0U)  /* EXTI_POSITION_8  | E
 339:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE3               (uint32_t)(0xF000U << 16U | 0U)  /* EXTI_POSITION_12 | E
 340:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE4               (uint32_t)(0x000FU << 16U | 1U)  /* EXTI_POSITION_0  | E
 341:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE5               (uint32_t)(0x00F0U << 16U | 1U)  /* EXTI_POSITION_4  | E
 342:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE6               (uint32_t)(0x0F00U << 16U | 1U)  /* EXTI_POSITION_8  | E
 343:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE7               (uint32_t)(0xF000U << 16U | 1U)  /* EXTI_POSITION_12 | E
 344:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE8               (uint32_t)(0x000FU << 16U | 2U)  /* EXTI_POSITION_0  | E
 345:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE9               (uint32_t)(0x00F0U << 16U | 2U)  /* EXTI_POSITION_4  | E
 346:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE10              (uint32_t)(0x0F00U << 16U | 2U)  /* EXTI_POSITION_8  | E
 347:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE11              (uint32_t)(0xF000U << 16U | 2U)  /* EXTI_POSITION_12 | E
 348:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE12              (uint32_t)(0x000FU << 16U | 3U)  /* EXTI_POSITION_0  | E
 349:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE13              (uint32_t)(0x00F0U << 16U | 3U)  /* EXTI_POSITION_4  | E
 350:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE14              (uint32_t)(0x0F00U << 16U | 3U)  /* EXTI_POSITION_8  | E
 351:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE15              (uint32_t)(0xF000U << 16U | 3U)  /* EXTI_POSITION_12 | E
 352:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 353:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @}
 354:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 165


 355:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 356:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_TIMBREAK SYSCFG TIMER BREAK
 357:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @{
 358:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 359:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(SYSCFG_CFGR2_PVD_LOCK)
 360:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_TIMBREAK_PVD             SYSCFG_CFGR2_PVD_LOCK           /*!< Enables and locks t
 361:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /*SYSCFG_CFGR2_PVD_LOCK*/
 362:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(SYSCFG_CFGR2_SRAM_PARITY_LOCK)
 363:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_TIMBREAK_SRAM_PARITY     SYSCFG_CFGR2_SRAM_PARITY_LOCK   /*!< Enables and locks t
 364:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /* SYSCFG_CFGR2_SRAM_PARITY_LOCK */
 365:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_TIMBREAK_LOCKUP          SYSCFG_CFGR2_LOCKUP_LOCK        /*!< Enables and locks t
 366:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 367:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @}
 368:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 369:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 370:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(SYSCFG_RCR_PAGE0)
 371:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_CCMSRAMWRP SYSCFG CCM SRAM WRP
 372:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @{
 373:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 374:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE0         SYSCFG_RCR_PAGE0  /*!< ICODE SRAM Write protection page 
 375:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE1         SYSCFG_RCR_PAGE1  /*!< ICODE SRAM Write protection page 
 376:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE2         SYSCFG_RCR_PAGE2  /*!< ICODE SRAM Write protection page 
 377:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE3         SYSCFG_RCR_PAGE3  /*!< ICODE SRAM Write protection page 
 378:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(SYSCFG_RCR_PAGE4)
 379:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE4         SYSCFG_RCR_PAGE4  /*!< ICODE SRAM Write protection page 
 380:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE5         SYSCFG_RCR_PAGE5  /*!< ICODE SRAM Write protection page 
 381:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE6         SYSCFG_RCR_PAGE6  /*!< ICODE SRAM Write protection page 
 382:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE7         SYSCFG_RCR_PAGE7  /*!< ICODE SRAM Write protection page 
 383:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif
 384:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(SYSCFG_RCR_PAGE8)
 385:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE8         SYSCFG_RCR_PAGE8  /*!< ICODE SRAM Write protection page 
 386:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE9         SYSCFG_RCR_PAGE9  /*!< ICODE SRAM Write protection page 
 387:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE10        SYSCFG_RCR_PAGE10 /*!< ICODE SRAM Write protection page 
 388:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE11        SYSCFG_RCR_PAGE11 /*!< ICODE SRAM Write protection page 
 389:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE12        SYSCFG_RCR_PAGE12 /*!< ICODE SRAM Write protection page 
 390:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE13        SYSCFG_RCR_PAGE13 /*!< ICODE SRAM Write protection page 
 391:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE14        SYSCFG_RCR_PAGE14 /*!< ICODE SRAM Write protection page 
 392:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE15        SYSCFG_RCR_PAGE15 /*!< ICODE SRAM Write protection page 
 393:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif
 394:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 395:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @}
 396:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 397:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 398:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /* SYSCFG_RCR_PAGE0 */
 399:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 400:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_TRACE DBGMCU TRACE Pin Assignment
 401:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @{
 402:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 403:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_DBGMCU_TRACE_NONE               0x00000000U                                     /*!< TRA
 404:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_DBGMCU_TRACE_ASYNCH             DBGMCU_CR_TRACE_IOEN                            /*!< TRA
 405:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_DBGMCU_TRACE_SYNCH_SIZE1        (DBGMCU_CR_TRACE_IOEN | DBGMCU_CR_TRACE_MODE_0) /*!< TRA
 406:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_DBGMCU_TRACE_SYNCH_SIZE2        (DBGMCU_CR_TRACE_IOEN | DBGMCU_CR_TRACE_MODE_1) /*!< TRA
 407:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_DBGMCU_TRACE_SYNCH_SIZE4        (DBGMCU_CR_TRACE_IOEN | DBGMCU_CR_TRACE_MODE)   /*!< TRA
 408:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 409:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @}
 410:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 411:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 166


 412:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_APB1_GRP1_STOP_IP DBGMCU APB1 GRP1 STOP IP
 413:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @{
 414:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 415:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_TIM2_STOP      DBGMCU_APB1_FZ_DBG_TIM2_STOP          /*!< TIM2 counter 
 416:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(DBGMCU_APB1_FZ_DBG_TIM3_STOP)
 417:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_TIM3_STOP      DBGMCU_APB1_FZ_DBG_TIM3_STOP          /*!< TIM3 counter 
 418:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /*DBGMCU_APB1_FZ_DBG_TIM3_STOP*/
 419:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(DBGMCU_APB1_FZ_DBG_TIM4_STOP)
 420:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_TIM4_STOP      DBGMCU_APB1_FZ_DBG_TIM4_STOP          /*!< TIM4 counter 
 421:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /*DBGMCU_APB1_FZ_DBG_TIM4_STOP*/
 422:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(DBGMCU_APB1_FZ_DBG_TIM5_STOP)
 423:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_TIM5_STOP      DBGMCU_APB1_FZ_DBG_TIM5_STOP          /*!< TIM5 counter 
 424:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /*DBGMCU_APB1_FZ_DBG_TIM5_STOP*/
 425:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_TIM6_STOP      DBGMCU_APB1_FZ_DBG_TIM6_STOP          /*!< TIM6 counter 
 426:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(DBGMCU_APB1_FZ_DBG_TIM7_STOP)
 427:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_TIM7_STOP      DBGMCU_APB1_FZ_DBG_TIM7_STOP          /*!< TIM7 counter 
 428:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /*DBGMCU_APB1_FZ_DBG_TIM7_STOP*/
 429:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(DBGMCU_APB1_FZ_DBG_TIM12_STOP)
 430:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_TIM12_STOP     DBGMCU_APB1_FZ_DBG_TIM12_STOP         /*!< TIM12 counter
 431:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /*DBGMCU_APB1_FZ_DBG_TIM12_STOP*/
 432:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(DBGMCU_APB1_FZ_DBG_TIM13_STOP)
 433:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_TIM13_STOP     DBGMCU_APB1_FZ_DBG_TIM13_STOP         /*!< TIM13 counter
 434:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /*DBGMCU_APB1_FZ_DBG_TIM13_STOP*/
 435:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(DBGMCU_APB1_FZ_DBG_TIM14_STOP)
 436:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_TIM14_STOP     DBGMCU_APB1_FZ_DBG_TIM14_STOP         /*!< TIM14 counter
 437:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /*DBGMCU_APB1_FZ_DBG_TIM14_STOP*/
 438:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(DBGMCU_APB1_FZ_DBG_TIM18_STOP)
 439:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_TIM18_STOP     DBGMCU_APB1_FZ_DBG_TIM18_STOP         /*!< TIM18 counter
 440:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /*DBGMCU_APB1_FZ_DBG_TIM18_STOP*/
 441:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_RTC_STOP       DBGMCU_APB1_FZ_DBG_RTC_STOP           /*!< RTC counter s
 442:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_WWDG_STOP      DBGMCU_APB1_FZ_DBG_WWDG_STOP          /*!< Debug Window 
 443:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_IWDG_STOP      DBGMCU_APB1_FZ_DBG_IWDG_STOP          /*!< Debug Indepen
 444:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_I2C1_STOP      DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT /*!< I2C1 SMBUS ti
 445:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT)
 446:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_I2C2_STOP      DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT /*!< I2C2 SMBUS ti
 447:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /*DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT*/
 448:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT)
 449:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_I2C3_STOP      DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT /*!< I2C3 SMBUS ti
 450:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /*DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT*/
 451:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(DBGMCU_APB1_FZ_DBG_CAN_STOP)
 452:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_CAN_STOP       DBGMCU_APB1_FZ_DBG_CAN_STOP            /*!< CAN debug st
 453:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /*DBGMCU_APB1_FZ_DBG_CAN_STOP*/
 454:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 455:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @}
 456:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 457:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 458:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_APB2_GRP1_STOP_IP DBGMCU APB2 GRP1 STOP IP
 459:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @{
 460:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 461:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(DBGMCU_APB2_FZ_DBG_TIM1_STOP)
 462:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_DBGMCU_APB2_GRP1_TIM1_STOP      DBGMCU_APB2_FZ_DBG_TIM1_STOP   /*!< TIM1 counter stopped
 463:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /*DBGMCU_APB2_FZ_DBG_TIM1_STOP*/
 464:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(DBGMCU_APB2_FZ_DBG_TIM8_STOP)
 465:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_DBGMCU_APB2_GRP1_TIM8_STOP      DBGMCU_APB2_FZ_DBG_TIM8_STOP   /*!< TIM8 counter stopped
 466:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /*DBGMCU_APB2_FZ_DBG_TIM8_STOP*/
 467:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_DBGMCU_APB2_GRP1_TIM15_STOP     DBGMCU_APB2_FZ_DBG_TIM15_STOP  /*!< TIM15 counter stoppe
 468:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_DBGMCU_APB2_GRP1_TIM16_STOP     DBGMCU_APB2_FZ_DBG_TIM16_STOP  /*!< TIM16 counter stoppe
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 167


 469:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_DBGMCU_APB2_GRP1_TIM17_STOP     DBGMCU_APB2_FZ_DBG_TIM17_STOP  /*!< TIM17 counter stoppe
 470:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(DBGMCU_APB2_FZ_DBG_TIM19_STOP)
 471:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_DBGMCU_APB2_GRP1_TIM19_STOP     DBGMCU_APB2_FZ_DBG_TIM19_STOP  /*!< TIM19 counter stoppe
 472:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /*DBGMCU_APB2_FZ_DBG_TIM19_STOP*/
 473:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(DBGMCU_APB2_FZ_DBG_TIM20_STOP)
 474:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_DBGMCU_APB2_GRP1_TIM20_STOP     DBGMCU_APB2_FZ_DBG_TIM20_STOP  /*!< TIM20 counter stoppe
 475:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /*DBGMCU_APB2_FZ_DBG_TIM20_STOP*/
 476:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(DBGMCU_APB2_FZ_DBG_HRTIM1_STOP)
 477:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_DBGMCU_APB2_GRP1_HRTIM1_STOP    DBGMCU_APB2_FZ_DBG_HRTIM1_STOP /*!< HRTIM1 counter stopp
 478:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /*DBGMCU_APB2_FZ_DBG_HRTIM1_STOP*/
 479:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 480:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @}
 481:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 482:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 483:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_LATENCY FLASH LATENCY
 484:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @{
 485:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 486:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_FLASH_LATENCY_0                 0x00000000U             /*!< FLASH Zero Latency cycle */
 487:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_FLASH_LATENCY_1                 FLASH_ACR_LATENCY_0     /*!< FLASH One Latency cycle */
 488:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #define LL_FLASH_LATENCY_2                 FLASH_ACR_LATENCY_1     /*!< FLASH Two Latency cycles */
 489:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 490:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @}
 491:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 492:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 493:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 494:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @}
 495:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 496:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 497:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /* Exported macro ------------------------------------------------------------*/
 498:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 499:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /* Exported functions --------------------------------------------------------*/
 500:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /** @defgroup SYSTEM_LL_Exported_Functions SYSTEM Exported Functions
 501:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @{
 502:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 503:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 504:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /** @defgroup SYSTEM_LL_EF_SYSCFG SYSCFG
 505:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @{
 506:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 507:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 508:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 509:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Set memory mapping at address 0x00000000
 510:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 MEM_MODE      LL_SYSCFG_SetRemapMemory
 511:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @param  Memory This parameter can be one of the following values:
 512:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_FLASH
 513:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_SYSTEMFLASH
 514:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_SRAM
 515:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_FMC (*)
 516:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *
 517:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         (*) value not defined in all devices.
 518:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
 519:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 520:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_SetRemapMemory(uint32_t Memory)
 521:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
 522:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   MODIFY_REG(SYSCFG->CFGR1, SYSCFG_CFGR1_MEM_MODE, Memory);
 523:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
 524:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 525:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 168


 526:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Get memory mapping at address 0x00000000
 527:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 MEM_MODE      LL_SYSCFG_GetRemapMemory
 528:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval Returned value can be one of the following values:
 529:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_FLASH
 530:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_SYSTEMFLASH
 531:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_SRAM
 532:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_FMC (*)
 533:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *
 534:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         (*) value not defined in all devices.
 535:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 536:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_GetRemapMemory(void)
 537:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
 538:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   return (uint32_t)(READ_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_MEM_MODE));
 539:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
 540:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 541:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(SYSCFG_CFGR3_SPI1_RX_DMA_RMP)
 542:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 543:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Set DMA request remapping bits for SPI
 544:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR3 SPI1_RX_DMA_RMP  LL_SYSCFG_SetRemapDMA_SPI\n
 545:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR3 SPI1_TX_DMA_RMP  LL_SYSCFG_SetRemapDMA_SPI
 546:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @param  Remap This parameter can be one of the following values:
 547:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SPI1RX_RMP_DMA1_CH2
 548:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SPI1RX_RMP_DMA1_CH4
 549:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SPI1RX_RMP_DMA1_CH6
 550:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SPI1TX_RMP_DMA1_CH3
 551:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SPI1TX_RMP_DMA1_CH5
 552:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SPI1TX_RMP_DMA1_CH7
 553:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
 554:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 555:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_SetRemapDMA_SPI(uint32_t Remap)
 556:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
 557:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   MODIFY_REG(SYSCFG->CFGR3, (Remap >> 16U), (Remap & 0x0000FFFF));
 558:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
 559:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /* SYSCFG_CFGR3_SPI1_RX_DMA_RMP */
 560:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 561:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(SYSCFG_CFGR3_I2C1_RX_DMA_RMP)
 562:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 563:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Set DMA request remapping bits for I2C
 564:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR3 I2C1_RX_DMA_RMP  LL_SYSCFG_SetRemapDMA_I2C\n
 565:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR3 I2C1_TX_DMA_RMP  LL_SYSCFG_SetRemapDMA_I2C
 566:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @param  Remap This parameter can be one of the following values:
 567:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C1RX_RMP_DMA1_CH7
 568:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C1RX_RMP_DMA1_CH3
 569:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C1RX_RMP_DMA1_CH5
 570:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C1TX_RMP_DMA1_CH6
 571:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C1TX_RMP_DMA1_CH2
 572:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C1TX_RMP_DMA1_CH4
 573:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
 574:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 575:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_SetRemapDMA_I2C(uint32_t Remap)
 576:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
 577:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   MODIFY_REG(SYSCFG->CFGR3, (Remap >> 16U), (Remap & 0x0000FFFF));
 578:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
 579:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /* SYSCFG_CFGR3_I2C1_RX_DMA_RMP */
 580:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 581:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(SYSCFG_CFGR1_ADC24_DMA_RMP) || defined(SYSCFG_CFGR3_ADC2_DMA_RMP)
 582:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 169


 583:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Set DMA request remapping bits for ADC
 584:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 ADC24_DMA_RMP  LL_SYSCFG_SetRemapDMA_ADC\n
 585:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR3 ADC2_DMA_RMP   LL_SYSCFG_SetRemapDMA_ADC
 586:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @param  Remap This parameter can be one of the following values:
 587:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_ADC24_RMP_DMA2_CH12 (*)
 588:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_ADC24_RMP_DMA2_CH34 (*)
 589:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_ADC2_RMP_DMA1_CH2 (*)
 590:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_ADC2_RMP_DMA1_CH4 (*)
 591:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_ADC2_RMP_DMA2 (*)
 592:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_ADC2_RMP_DMA1 (*)
 593:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *
 594:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         (*) value not defined in all devices.
 595:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
 596:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 597:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_SetRemapDMA_ADC(uint32_t Remap)
 598:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
 599:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   __IO uint32_t *reg = (__IO uint32_t *)(uint32_t)(SYSCFG_BASE + (Remap >> 24U)); 
 600:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   MODIFY_REG(*reg, (Remap & 0x00FF0000U) >> 8U, (Remap & 0x0000FFFFU));
 601:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
 602:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /* SYSCFG_CFGR1_ADC24_DMA_RMP || SYSCFG_CFGR3_ADC2_DMA_RMP */
 603:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 604:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 605:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Set DMA request remapping bits for DAC
 606:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 TIM6DAC1Ch1_DMA_RMP  LL_SYSCFG_SetRemapDMA_DAC\n
 607:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR1 DAC2Ch1_DMA_RMP      LL_SYSCFG_SetRemapDMA_DAC
 608:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @param  Remap This parameter can be one of the following values:
 609:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DAC1_CH1_RMP_DMA2_CH3
 610:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DAC1_CH1_RMP_DMA1_CH3
 611:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DAC1_OUT2_RMP_DMA2_CH4 (*)
 612:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DAC1_OUT2_RMP_DMA1_CH4 (*)
 613:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DAC2_OUT1_RMP_DMA2_CH5 (*)
 614:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DAC2_OUT1_RMP_DMA1_CH5 (*)
 615:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DAC2_CH1_RMP_NO (*)
 616:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DAC2_CH1_RMP_DMA1_CH5 (*)
 617:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *
 618:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         (*) value not defined in all devices.
 619:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
 620:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 621:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_SetRemapDMA_DAC(uint32_t Remap)
 622:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
 623:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   MODIFY_REG(SYSCFG->CFGR1, (Remap & 0x00FF0000U) >> 8U, (Remap & 0x0000FF00U));
 624:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
 625:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 626:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 627:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Set DMA request remapping bits for TIM
 628:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 TIM16_DMA_RMP        LL_SYSCFG_SetRemapDMA_TIM\n
 629:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR1 TIM17_DMA_RMP        LL_SYSCFG_SetRemapDMA_TIM\n
 630:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR1 TIM6DAC1Ch1_DMA_RMP  LL_SYSCFG_SetRemapDMA_TIM\n
 631:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR1 TIM7DAC1Ch2_DMA_RMP  LL_SYSCFG_SetRemapDMA_TIM\n
 632:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR1 TIM18DAC2Ch1_DMA_RMP LL_SYSCFG_SetRemapDMA_TIM
 633:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @param  Remap This parameter can be a combination of the following values:
 634:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIM16_RMP_DMA1_CH3 or @ref LL_SYSCFG_TIM16_RMP_DMA1_CH6
 635:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIM17_RMP_DMA1_CH1 or @ref LL_SYSCFG_TIM17_RMP_DMA1_CH7
 636:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIM6_RMP_DMA2_CH3 or @ref LL_SYSCFG_TIM6_RMP_DMA1_CH3
 637:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIM7_RMP_DMA2_CH4 or @ref LL_SYSCFG_TIM7_RMP_DMA1_CH4 (*)
 638:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIM18_RMP_DMA2_CH5 or @ref LL_SYSCFG_TIM18_RMP_DMA1_CH5 (*)
 639:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 170


 640:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         (*) value not defined in all devices.
 641:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
 642:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 643:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_SetRemapDMA_TIM(uint32_t Remap)
 644:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
 645:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   MODIFY_REG(SYSCFG->CFGR1, (Remap & 0x00FF0000U) >> 8U, (Remap & 0x0000FF00U));
 646:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
 647:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 648:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(SYSCFG_CFGR1_TIM1_ITR3_RMP) || defined(SYSCFG_CFGR1_ENCODER_MODE)
 649:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 650:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Set Timer input remap
 651:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 TIM1_ITR3_RMP  LL_SYSCFG_SetRemapInput_TIM\n
 652:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR1 ENCODER_MODE   LL_SYSCFG_SetRemapInput_TIM
 653:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @param  Remap This parameter can be one of the following values:
 654:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIM1_ITR3_RMP_TIM4_TRGO (*)
 655:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIM1_ITR3_RMP_TIM17_OC (*)
 656:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIM15_ENCODEMODE_NOREDIRECTION (*)
 657:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIM15_ENCODEMODE_TIM2 (*)
 658:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIM15_ENCODEMODE_TIM3 (*)
 659:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIM15_ENCODEMODE_TIM4 (*)
 660:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *
 661:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         (*) value not defined in all devices.
 662:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
 663:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 664:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_SetRemapInput_TIM(uint32_t Remap)
 665:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
 666:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****    MODIFY_REG(SYSCFG->CFGR1, (Remap & 0xFF00FF00U) >> 8U, (Remap & 0x00FF00FFU));
 667:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
 668:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /* SYSCFG_CFGR1_TIM1_ITR3_RMP || SYSCFG_CFGR1_ENCODER_MODE */
 669:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 670:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(SYSCFG_CFGR4_ADC12_EXT2_RMP)
 671:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 672:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Set ADC Trigger remap
 673:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR4 ADC12_EXT2_RMP    LL_SYSCFG_SetRemapTrigger_ADC\n
 674:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR4 ADC12_EXT3_RMP    LL_SYSCFG_SetRemapTrigger_ADC\n
 675:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR4 ADC12_EXT5_RMP    LL_SYSCFG_SetRemapTrigger_ADC\n
 676:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR4 ADC12_EXT13_RMP   LL_SYSCFG_SetRemapTrigger_ADC\n
 677:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR4 ADC12_EXT15_RMP   LL_SYSCFG_SetRemapTrigger_ADC\n
 678:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR4 ADC12_JEXT3_RMP   LL_SYSCFG_SetRemapTrigger_ADC\n
 679:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR4 ADC12_JEXT6_RMP   LL_SYSCFG_SetRemapTrigger_ADC\n
 680:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR4 ADC12_JEXT13_RMP  LL_SYSCFG_SetRemapTrigger_ADC\n
 681:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR4 ADC34_EXT5_RMP    LL_SYSCFG_SetRemapTrigger_ADC\n
 682:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR4 ADC34_EXT6_RMP    LL_SYSCFG_SetRemapTrigger_ADC\n
 683:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR4 ADC34_EXT15_RMP   LL_SYSCFG_SetRemapTrigger_ADC\n
 684:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR4 ADC34_JEXT5_RMP   LL_SYSCFG_SetRemapTrigger_ADC\n
 685:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR4 ADC34_JEXT11_RMP  LL_SYSCFG_SetRemapTrigger_ADC\n
 686:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR4 ADC34_JEXT14_RMP  LL_SYSCFG_SetRemapTrigger_ADC
 687:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @param  Remap This parameter can be one of the following values:
 688:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_ADC12_EXT2_RMP_TIM1_CC3
 689:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_ADC12_EXT2_RMP_TIM20_TRGO
 690:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_ADC12_EXT3_RMP_TIM2_CC2
 691:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_ADC12_EXT3_RMP_TIM20_TRGO2
 692:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_ADC12_EXT5_RMP_TIM4_CC4
 693:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_ADC12_EXT5_RMP_TIM20_CC1
 694:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_ADC12_EXT13_RMP_TIM6_TRGO
 695:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_ADC12_EXT13_RMP_TIM20_CC2
 696:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_ADC12_EXT15_RMP_TIM3_CC4
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 171


 697:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_ADC12_EXT15_RMP_TIM20_CC3
 698:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_ADC12_JEXT3_RMP_TIM2_CC1
 699:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_ADC12_JEXT3_RMP_TIM20_TRGO
 700:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_ADC12_JEXT6_RMP_EXTI_LINE_15
 701:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_ADC12_JEXT6_RMP_TIM20_TRGO2
 702:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_ADC12_JEXT13_RMP_TIM3_CC1
 703:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_ADC12_JEXT13_RMP_TIM20_CC4
 704:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_ADC34_EXT5_RMP_EXTI_LINE_2
 705:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_ADC34_EXT5_RMP_TIM20_TRGO
 706:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_ADC34_EXT6_RMP_TIM4_CC1
 707:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_ADC34_EXT6_RMP_TIM20_TRGO2
 708:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_ADC34_EXT15_RMP_TIM2_CC1
 709:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_ADC34_EXT15_RMP_TIM20_CC1
 710:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_ADC34_JEXT5_RMP_TIM4_CC3
 711:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_ADC34_JEXT5_RMP_TIM20_TRGO
 712:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_ADC34_JEXT11_RMP_TIM1_CC3
 713:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_ADC34_JEXT11_RMP_TIM20_TRGO2
 714:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_ADC34_JEXT14_RMP_TIM7_TRGO
 715:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_ADC34_JEXT14_RMP_TIM20_CC2
 716:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
 717:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 718:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_SetRemapTrigger_ADC(uint32_t Remap)
 719:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
 720:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   MODIFY_REG(SYSCFG->CFGR4, (Remap & 0xFFFF0000U) >> 16U, (Remap & 0x0000FFFFU));
 721:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
 722:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /* SYSCFG_CFGR4_ADC12_EXT2_RMP */
 723:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 724:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(SYSCFG_CFGR1_DAC1_TRIG1_RMP) || defined(SYSCFG_CFGR3_TRIGGER_RMP)
 725:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 726:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Set DAC Trigger remap
 727:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 DAC1_TRIG1_RMP  LL_SYSCFG_SetRemapTrigger_DAC\n
 728:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR3 DAC1_TRG3_RMP   LL_SYSCFG_SetRemapTrigger_DAC\n
 729:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR3 DAC1_TRG5_RMP   LL_SYSCFG_SetRemapTrigger_DAC
 730:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @param  Remap This parameter can be one of the following values:
 731:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DAC1_TRIG1_RMP_TIM8_TRGO (*)
 732:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DAC1_TRIG1_RMP_TIM3_TRGO (*)
 733:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DAC1_TRIG3_RMP_TIM15_TRGO (*)
 734:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DAC1_TRIG3_RMP_HRTIM1_DAC1_TRIG1 (*)
 735:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DAC1_TRIG5_RMP_NO (*)
 736:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DAC1_TRIG5_RMP_HRTIM1_DAC1_TRIG2 (*)
 737:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         (*) value not defined in all devices.
 738:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
 739:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 740:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_SetRemapTrigger_DAC(uint32_t Remap)
 741:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
 742:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   __IO uint32_t *reg = (__IO uint32_t *)(uint32_t)(SYSCFG_BASE + (Remap >> 24U)); 
 743:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   MODIFY_REG(*reg, (Remap & 0x00F00F00U) >> 4U, (Remap & 0x000F00F0U));
 744:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
 745:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /* SYSCFG_CFGR1_DAC1_TRIG1_RMP || SYSCFG_CFGR3_TRIGGER_RMP */
 746:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 747:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(SYSCFG_CFGR1_USB_IT_RMP)
 748:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 749:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Enable USB interrupt remap
 750:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @note  Remap the USB interrupts (USB_HP, USB_LP and USB_WKUP) on interrupt lines 74, 75 and 76
 751:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * respectively
 752:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 USB_IT_RMP    LL_SYSCFG_EnableRemapIT_USB
 753:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 172


 754:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 755:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableRemapIT_USB(void)
 756:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
 757:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   SET_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_USB_IT_RMP);
 758:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
 759:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 760:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 761:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Disable USB interrupt remap
 762:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 USB_IT_RMP    LL_SYSCFG_DisableRemapIT_USB
 763:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
 764:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 765:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableRemapIT_USB(void)
 766:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
 767:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_USB_IT_RMP);
 768:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
 769:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /* SYSCFG_CFGR1_USB_IT_RMP */
 770:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 771:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(SYSCFG_CFGR1_VBAT)
 772:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 773:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Enable VBAT monitoring (to enable the power switch to deliver VBAT voltage on ADC chann
 774:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 VBAT          LL_SYSCFG_EnableVBATMonitoring
 775:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
 776:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 777:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableVBATMonitoring(void)
 778:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
 779:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   SET_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_VBAT);
 780:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
 781:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 782:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 783:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Disable VBAT monitoring
 784:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 VBAT          LL_SYSCFG_DisableVBATMonitoring
 785:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
 786:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 787:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableVBATMonitoring(void)
 788:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
 789:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_VBAT);
 790:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
 791:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /* SYSCFG_CFGR1_VBAT */
 792:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 793:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 794:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Enable the I2C fast mode plus driving capability.
 795:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 I2C_PB6_FMP   LL_SYSCFG_EnableFastModePlus\n
 796:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR1 I2C_PB7_FMP   LL_SYSCFG_EnableFastModePlus\n
 797:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR1 I2C_PB8_FMP   LL_SYSCFG_EnableFastModePlus\n
 798:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR1 I2C_PB9_FMP   LL_SYSCFG_EnableFastModePlus\n
 799:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR1 I2C1_FMP      LL_SYSCFG_EnableFastModePlus\n
 800:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR1 I2C2_FMP      LL_SYSCFG_EnableFastModePlus\n
 801:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR1 I2C3_FMP      LL_SYSCFG_EnableFastModePlus
 802:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @param  ConfigFastModePlus This parameter can be a combination of the following values:
 803:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB6
 804:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB7
 805:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB8
 806:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB9
 807:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C1
 808:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C2 (*)
 809:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C3 (*)
 810:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 173


 811:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         (*) value not defined in all devices.
 812:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
 813:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 814:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableFastModePlus(uint32_t ConfigFastModePlus)
 815:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
 816:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   SET_BIT(SYSCFG->CFGR1, ConfigFastModePlus);
 817:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
 818:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 819:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 820:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Disable the I2C fast mode plus driving capability.
 821:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 I2C_PB6_FMP   LL_SYSCFG_DisableFastModePlus\n
 822:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR1 I2C_PB7_FMP   LL_SYSCFG_DisableFastModePlus\n
 823:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR1 I2C_PB8_FMP   LL_SYSCFG_DisableFastModePlus\n
 824:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR1 I2C_PB9_FMP   LL_SYSCFG_DisableFastModePlus\n
 825:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR1 I2C1_FMP      LL_SYSCFG_DisableFastModePlus\n
 826:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR1 I2C2_FMP      LL_SYSCFG_DisableFastModePlus\n
 827:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR1 I2C3_FMP      LL_SYSCFG_DisableFastModePlus
 828:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @param  ConfigFastModePlus This parameter can be a combination of the following values:
 829:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB6
 830:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB7
 831:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB8
 832:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB9
 833:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C1
 834:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C2 (*)
 835:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C3 (*)
 836:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *
 837:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         (*) value not defined in all devices.
 838:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
 839:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 840:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableFastModePlus(uint32_t ConfigFastModePlus)
 841:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
 842:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   CLEAR_BIT(SYSCFG->CFGR1, ConfigFastModePlus);
 843:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
 844:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 845:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 846:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Enable Floating Point Unit Invalid operation Interrupt
 847:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_0      LL_SYSCFG_EnableIT_FPU_IOC
 848:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
 849:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 850:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableIT_FPU_IOC(void)
 851:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
 852:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   SET_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_0);
 853:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
 854:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 855:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 856:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Enable Floating Point Unit Divide-by-zero Interrupt
 857:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_1      LL_SYSCFG_EnableIT_FPU_DZC
 858:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
 859:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 860:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableIT_FPU_DZC(void)
 861:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
 862:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   SET_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_1);
 863:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
 864:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 865:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 866:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Enable Floating Point Unit Underflow Interrupt
 867:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_2      LL_SYSCFG_EnableIT_FPU_UFC
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 174


 868:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
 869:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 870:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableIT_FPU_UFC(void)
 871:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
 872:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   SET_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_2);
 873:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
 874:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 875:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 876:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Enable Floating Point Unit Overflow Interrupt
 877:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_3      LL_SYSCFG_EnableIT_FPU_OFC
 878:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
 879:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 880:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableIT_FPU_OFC(void)
 881:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
 882:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   SET_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_3);
 883:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
 884:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 885:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 886:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Enable Floating Point Unit Input denormal Interrupt
 887:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_4      LL_SYSCFG_EnableIT_FPU_IDC
 888:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
 889:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 890:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableIT_FPU_IDC(void)
 891:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
 892:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   SET_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_4);
 893:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
 894:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 895:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 896:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Enable Floating Point Unit Inexact Interrupt
 897:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_5      LL_SYSCFG_EnableIT_FPU_IXC
 898:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
 899:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 900:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableIT_FPU_IXC(void)
 901:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
 902:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   SET_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_5);
 903:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
 904:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 905:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 906:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Disable Floating Point Unit Invalid operation Interrupt
 907:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_0      LL_SYSCFG_DisableIT_FPU_IOC
 908:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
 909:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 910:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableIT_FPU_IOC(void)
 911:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
 912:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_0);
 913:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
 914:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 915:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 916:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Disable Floating Point Unit Divide-by-zero Interrupt
 917:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_1      LL_SYSCFG_DisableIT_FPU_DZC
 918:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
 919:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 920:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableIT_FPU_DZC(void)
 921:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
 922:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_1);
 923:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
 924:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 175


 925:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 926:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Disable Floating Point Unit Underflow Interrupt
 927:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_2      LL_SYSCFG_DisableIT_FPU_UFC
 928:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
 929:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 930:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableIT_FPU_UFC(void)
 931:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
 932:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_2);
 933:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
 934:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 935:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 936:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Disable Floating Point Unit Overflow Interrupt
 937:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_3      LL_SYSCFG_DisableIT_FPU_OFC
 938:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
 939:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 940:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableIT_FPU_OFC(void)
 941:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
 942:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_3);
 943:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
 944:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 945:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 946:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Disable Floating Point Unit Input denormal Interrupt
 947:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_4      LL_SYSCFG_DisableIT_FPU_IDC
 948:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
 949:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 950:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableIT_FPU_IDC(void)
 951:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
 952:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_4);
 953:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
 954:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 955:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 956:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Disable Floating Point Unit Inexact Interrupt
 957:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_5      LL_SYSCFG_DisableIT_FPU_IXC
 958:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
 959:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 960:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableIT_FPU_IXC(void)
 961:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
 962:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_5);
 963:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
 964:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 965:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 966:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Check if Floating Point Unit Invalid operation Interrupt source is enabled or disabled.
 967:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_0      LL_SYSCFG_IsEnabledIT_FPU_IOC
 968:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval State of bit (1 or 0).
 969:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 970:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsEnabledIT_FPU_IOC(void)
 971:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
 972:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   return (READ_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_0) == (SYSCFG_CFGR1_FPU_IE_0));
 973:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
 974:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 975:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 976:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Check if Floating Point Unit Divide-by-zero Interrupt source is enabled or disabled.
 977:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_1      LL_SYSCFG_IsEnabledIT_FPU_DZC
 978:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval State of bit (1 or 0).
 979:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 980:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsEnabledIT_FPU_DZC(void)
 981:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 176


 982:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   return (READ_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_1) == (SYSCFG_CFGR1_FPU_IE_1));
 983:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
 984:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 985:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 986:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Check if Floating Point Unit Underflow Interrupt source is enabled or disabled.
 987:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_2      LL_SYSCFG_IsEnabledIT_FPU_UFC
 988:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval State of bit (1 or 0).
 989:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
 990:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsEnabledIT_FPU_UFC(void)
 991:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
 992:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   return (READ_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_2) == (SYSCFG_CFGR1_FPU_IE_2));
 993:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
 994:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
 995:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
 996:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Check if Floating Point Unit Overflow Interrupt source is enabled or disabled.
 997:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_3      LL_SYSCFG_IsEnabledIT_FPU_OFC
 998:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval State of bit (1 or 0).
 999:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
1000:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsEnabledIT_FPU_OFC(void)
1001:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
1002:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   return (READ_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_3) == (SYSCFG_CFGR1_FPU_IE_3));
1003:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
1004:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
1005:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
1006:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Check if Floating Point Unit Input denormal Interrupt source is enabled or disabled.
1007:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_4      LL_SYSCFG_IsEnabledIT_FPU_IDC
1008:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval State of bit (1 or 0).
1009:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
1010:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsEnabledIT_FPU_IDC(void)
1011:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
1012:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   return (READ_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_4) == (SYSCFG_CFGR1_FPU_IE_4));
1013:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
1014:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
1015:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
1016:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Check if Floating Point Unit Inexact Interrupt source is enabled or disabled.
1017:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_5      LL_SYSCFG_IsEnabledIT_FPU_IXC
1018:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval State of bit (1 or 0).
1019:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
1020:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsEnabledIT_FPU_IXC(void)
1021:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
1022:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   return (READ_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_5) == (SYSCFG_CFGR1_FPU_IE_5));
1023:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
1024:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
1025:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
1026:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Configure source input for the EXTI external interrupt.
1027:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_EXTICR1 EXTI0         LL_SYSCFG_SetEXTISource\n
1028:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI1         LL_SYSCFG_SetEXTISource\n
1029:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI2         LL_SYSCFG_SetEXTISource\n
1030:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI3         LL_SYSCFG_SetEXTISource\n
1031:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI4         LL_SYSCFG_SetEXTISource\n
1032:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI5         LL_SYSCFG_SetEXTISource\n
1033:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI6         LL_SYSCFG_SetEXTISource\n
1034:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI7         LL_SYSCFG_SetEXTISource\n
1035:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI8         LL_SYSCFG_SetEXTISource\n
1036:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI9         LL_SYSCFG_SetEXTISource\n
1037:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI10        LL_SYSCFG_SetEXTISource\n
1038:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI11        LL_SYSCFG_SetEXTISource\n
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 177


1039:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI12        LL_SYSCFG_SetEXTISource\n
1040:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI13        LL_SYSCFG_SetEXTISource\n
1041:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI14        LL_SYSCFG_SetEXTISource\n
1042:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI15        LL_SYSCFG_SetEXTISource\n
1043:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI0         LL_SYSCFG_SetEXTISource\n
1044:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI1         LL_SYSCFG_SetEXTISource\n
1045:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI2         LL_SYSCFG_SetEXTISource\n
1046:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI3         LL_SYSCFG_SetEXTISource\n
1047:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI4         LL_SYSCFG_SetEXTISource\n
1048:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI5         LL_SYSCFG_SetEXTISource\n
1049:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI6         LL_SYSCFG_SetEXTISource\n
1050:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI7         LL_SYSCFG_SetEXTISource\n
1051:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI8         LL_SYSCFG_SetEXTISource\n
1052:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI9         LL_SYSCFG_SetEXTISource\n
1053:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI10        LL_SYSCFG_SetEXTISource\n
1054:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI11        LL_SYSCFG_SetEXTISource\n
1055:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI12        LL_SYSCFG_SetEXTISource\n
1056:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI13        LL_SYSCFG_SetEXTISource\n
1057:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI14        LL_SYSCFG_SetEXTISource\n
1058:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI15        LL_SYSCFG_SetEXTISource\n
1059:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI0         LL_SYSCFG_SetEXTISource\n
1060:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI1         LL_SYSCFG_SetEXTISource\n
1061:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI2         LL_SYSCFG_SetEXTISource\n
1062:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI3         LL_SYSCFG_SetEXTISource\n
1063:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI4         LL_SYSCFG_SetEXTISource\n
1064:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI5         LL_SYSCFG_SetEXTISource\n
1065:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI6         LL_SYSCFG_SetEXTISource\n
1066:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI7         LL_SYSCFG_SetEXTISource\n
1067:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI8         LL_SYSCFG_SetEXTISource\n
1068:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI9         LL_SYSCFG_SetEXTISource\n
1069:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI10        LL_SYSCFG_SetEXTISource\n
1070:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI11        LL_SYSCFG_SetEXTISource\n
1071:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI12        LL_SYSCFG_SetEXTISource\n
1072:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI13        LL_SYSCFG_SetEXTISource\n
1073:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI14        LL_SYSCFG_SetEXTISource\n
1074:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI15        LL_SYSCFG_SetEXTISource\n
1075:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI0         LL_SYSCFG_SetEXTISource\n
1076:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI1         LL_SYSCFG_SetEXTISource\n
1077:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI2         LL_SYSCFG_SetEXTISource\n
1078:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI3         LL_SYSCFG_SetEXTISource\n
1079:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI4         LL_SYSCFG_SetEXTISource\n
1080:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI5         LL_SYSCFG_SetEXTISource\n
1081:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI6         LL_SYSCFG_SetEXTISource\n
1082:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI7         LL_SYSCFG_SetEXTISource\n
1083:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI8         LL_SYSCFG_SetEXTISource\n
1084:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI9         LL_SYSCFG_SetEXTISource\n
1085:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI10        LL_SYSCFG_SetEXTISource\n
1086:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI11        LL_SYSCFG_SetEXTISource\n
1087:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI12        LL_SYSCFG_SetEXTISource\n
1088:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI13        LL_SYSCFG_SetEXTISource\n
1089:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI14        LL_SYSCFG_SetEXTISource\n
1090:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI15        LL_SYSCFG_SetEXTISource
1091:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @param  Port This parameter can be one of the following values:
1092:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTA
1093:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTB
1094:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTC
1095:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTD
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 178


1096:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTE (*)
1097:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTF
1098:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTG (*)
1099:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTH (*)
1100:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *
1101:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         (*) value not defined in all devices.
1102:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @param  Line This parameter can be one of the following values:
1103:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE0
1104:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE1
1105:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE2
1106:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE3
1107:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE4
1108:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE5
1109:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE6
1110:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE7
1111:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE8
1112:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE9
1113:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE10
1114:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE11
1115:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE12
1116:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE13
1117:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE14
1118:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE15
1119:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
1120:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
1121:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_SetEXTISource(uint32_t Port, uint32_t Line)
1122:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
1123:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   MODIFY_REG(SYSCFG->EXTICR[Line & 0xFF], (Line >> 16U), Port << POSITION_VAL((Line >> 16U)));
1124:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
1125:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
1126:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
1127:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Get the configured defined for specific EXTI Line
1128:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_EXTICR1 EXTI0         LL_SYSCFG_GetEXTISource\n
1129:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI1         LL_SYSCFG_GetEXTISource\n
1130:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI2         LL_SYSCFG_GetEXTISource\n
1131:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI3         LL_SYSCFG_GetEXTISource\n
1132:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI4         LL_SYSCFG_GetEXTISource\n
1133:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI5         LL_SYSCFG_GetEXTISource\n
1134:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI6         LL_SYSCFG_GetEXTISource\n
1135:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI7         LL_SYSCFG_GetEXTISource\n
1136:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI8         LL_SYSCFG_GetEXTISource\n
1137:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI9         LL_SYSCFG_GetEXTISource\n
1138:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI10        LL_SYSCFG_GetEXTISource\n
1139:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI11        LL_SYSCFG_GetEXTISource\n
1140:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI12        LL_SYSCFG_GetEXTISource\n
1141:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI13        LL_SYSCFG_GetEXTISource\n
1142:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI14        LL_SYSCFG_GetEXTISource\n
1143:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR1 EXTI15        LL_SYSCFG_GetEXTISource\n
1144:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI0         LL_SYSCFG_GetEXTISource\n
1145:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI1         LL_SYSCFG_GetEXTISource\n
1146:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI2         LL_SYSCFG_GetEXTISource\n
1147:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI3         LL_SYSCFG_GetEXTISource\n
1148:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI4         LL_SYSCFG_GetEXTISource\n
1149:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI5         LL_SYSCFG_GetEXTISource\n
1150:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI6         LL_SYSCFG_GetEXTISource\n
1151:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI7         LL_SYSCFG_GetEXTISource\n
1152:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI8         LL_SYSCFG_GetEXTISource\n
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 179


1153:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI9         LL_SYSCFG_GetEXTISource\n
1154:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI10        LL_SYSCFG_GetEXTISource\n
1155:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI11        LL_SYSCFG_GetEXTISource\n
1156:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI12        LL_SYSCFG_GetEXTISource\n
1157:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI13        LL_SYSCFG_GetEXTISource\n
1158:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI14        LL_SYSCFG_GetEXTISource\n
1159:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTI15        LL_SYSCFG_GetEXTISource\n
1160:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI0         LL_SYSCFG_GetEXTISource\n
1161:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI1         LL_SYSCFG_GetEXTISource\n
1162:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI2         LL_SYSCFG_GetEXTISource\n
1163:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI3         LL_SYSCFG_GetEXTISource\n
1164:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI4         LL_SYSCFG_GetEXTISource\n
1165:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI5         LL_SYSCFG_GetEXTISource\n
1166:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI6         LL_SYSCFG_GetEXTISource\n
1167:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI7         LL_SYSCFG_GetEXTISource\n
1168:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI8         LL_SYSCFG_GetEXTISource\n
1169:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI9         LL_SYSCFG_GetEXTISource\n
1170:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI10        LL_SYSCFG_GetEXTISource\n
1171:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI11        LL_SYSCFG_GetEXTISource\n
1172:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI12        LL_SYSCFG_GetEXTISource\n
1173:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI13        LL_SYSCFG_GetEXTISource\n
1174:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI14        LL_SYSCFG_GetEXTISource\n
1175:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTI15        LL_SYSCFG_GetEXTISource\n
1176:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI0         LL_SYSCFG_GetEXTISource\n
1177:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI1         LL_SYSCFG_GetEXTISource\n
1178:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI2         LL_SYSCFG_GetEXTISource\n
1179:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI3         LL_SYSCFG_GetEXTISource\n
1180:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI4         LL_SYSCFG_GetEXTISource\n
1181:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI5         LL_SYSCFG_GetEXTISource\n
1182:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI6         LL_SYSCFG_GetEXTISource\n
1183:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI7         LL_SYSCFG_GetEXTISource\n
1184:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI8         LL_SYSCFG_GetEXTISource\n
1185:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI9         LL_SYSCFG_GetEXTISource\n
1186:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI10        LL_SYSCFG_GetEXTISource\n
1187:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI11        LL_SYSCFG_GetEXTISource\n
1188:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI12        LL_SYSCFG_GetEXTISource\n
1189:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI13        LL_SYSCFG_GetEXTISource\n
1190:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI14        LL_SYSCFG_GetEXTISource\n
1191:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTI15        LL_SYSCFG_GetEXTISource
1192:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @param  Line This parameter can be one of the following values:
1193:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE0
1194:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE1
1195:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE2
1196:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE3
1197:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE4
1198:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE5
1199:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE6
1200:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE7
1201:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE8
1202:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE9
1203:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE10
1204:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE11
1205:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE12
1206:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE13
1207:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE14
1208:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE15
1209:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval Returned value can be one of the following values:
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 180


1210:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTA
1211:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTB
1212:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTC
1213:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTD
1214:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTE (*)
1215:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTF
1216:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTG (*)
1217:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTH (*)
1218:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *
1219:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         (*) value not defined in all devices.
1220:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
1221:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_GetEXTISource(uint32_t Line)
1222:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
1223:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   return (uint32_t)(READ_BIT(SYSCFG->EXTICR[Line & 0xFF], (Line >> 16U)) >> POSITION_VAL(Line >> 16
1224:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
1225:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
1226:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
1227:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Set connections to TIMx Break inputs
1228:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR2 LOCKUP_LOCK       LL_SYSCFG_SetTIMBreakInputs\n
1229:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR2 SRAM_PARITY_LOCK  LL_SYSCFG_SetTIMBreakInputs\n
1230:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR2 PVD_LOCK          LL_SYSCFG_SetTIMBreakInputs
1231:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @param  Break This parameter can be a combination of the following values:
1232:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIMBREAK_PVD (*)
1233:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIMBREAK_SRAM_PARITY (*)
1234:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIMBREAK_LOCKUP
1235:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *
1236:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         (*) value not defined in all devices.
1237:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
1238:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
1239:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_SetTIMBreakInputs(uint32_t Break)
1240:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
1241:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   MODIFY_REG(SYSCFG->CFGR2, SYSCFG_MASK_TIM_BREAK, Break);
1242:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
1243:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
1244:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
1245:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Get connections to TIMx Break inputs
1246:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR2 LOCKUP_LOCK       LL_SYSCFG_GetTIMBreakInputs\n
1247:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR2 SRAM_PARITY_LOCK  LL_SYSCFG_GetTIMBreakInputs\n
1248:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_CFGR2 PVD_LOCK          LL_SYSCFG_GetTIMBreakInputs
1249:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval Returned value can be can be a combination of the following values:
1250:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIMBREAK_PVD (*)
1251:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIMBREAK_SRAM_PARITY (*)
1252:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIMBREAK_LOCKUP
1253:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *
1254:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         (*) value not defined in all devices.
1255:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
1256:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_GetTIMBreakInputs(void)
1257:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
1258:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   return (uint32_t)(READ_BIT(SYSCFG->CFGR2, SYSCFG_MASK_TIM_BREAK));
1259:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
1260:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
1261:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(SYSCFG_CFGR2_BYP_ADDR_PAR)
1262:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
1263:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Disable RAM Parity Check Disable
1264:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR2 BYP_ADDR_PAR  LL_SYSCFG_DisableSRAMParityCheck
1265:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
1266:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 181


1267:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableSRAMParityCheck(void)
1268:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
1269:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   SET_BIT(SYSCFG->CFGR2, SYSCFG_CFGR2_BYP_ADDR_PAR);
1270:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
1271:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /* SYSCFG_CFGR2_BYP_ADDR_PAR */
1272:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
1273:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(SYSCFG_CFGR2_SRAM_PE)
1274:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
1275:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Check if SRAM parity error detected
1276:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR2 SRAM_PE       LL_SYSCFG_IsActiveFlag_SP
1277:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval State of bit (1 or 0).
1278:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
1279:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_SP(void)
1280:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
1281:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   return (READ_BIT(SYSCFG->CFGR2, SYSCFG_CFGR2_SRAM_PE) == (SYSCFG_CFGR2_SRAM_PE));
1282:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
1283:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
1284:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
1285:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Clear SRAM parity error flag
1286:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR2 SRAM_PE       LL_SYSCFG_ClearFlag_SP
1287:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
1288:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
1289:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_ClearFlag_SP(void)
1290:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
1291:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   SET_BIT(SYSCFG->CFGR2, SYSCFG_CFGR2_SRAM_PE);
1292:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
1293:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /* SYSCFG_CFGR2_SRAM_PE */
1294:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
1295:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #if defined(SYSCFG_RCR_PAGE0)
1296:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
1297:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Enable CCM SRAM page write protection
1298:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @note   Write protection is cleared only by a system reset
1299:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll SYSCFG_RCR   PAGE0         LL_SYSCFG_EnableCCM_SRAMPageWRP\n
1300:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_RCR   PAGE1         LL_SYSCFG_EnableCCM_SRAMPageWRP\n
1301:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_RCR   PAGE2         LL_SYSCFG_EnableCCM_SRAMPageWRP\n
1302:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_RCR   PAGE3         LL_SYSCFG_EnableCCM_SRAMPageWRP\n
1303:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_RCR   PAGE4         LL_SYSCFG_EnableCCM_SRAMPageWRP\n
1304:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_RCR   PAGE5         LL_SYSCFG_EnableCCM_SRAMPageWRP\n
1305:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_RCR   PAGE6         LL_SYSCFG_EnableCCM_SRAMPageWRP\n
1306:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_RCR   PAGE7         LL_SYSCFG_EnableCCM_SRAMPageWRP\n
1307:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_RCR   PAGE8         LL_SYSCFG_EnableCCM_SRAMPageWRP\n
1308:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_RCR   PAGE9         LL_SYSCFG_EnableCCM_SRAMPageWRP\n
1309:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_RCR   PAGE10        LL_SYSCFG_EnableCCM_SRAMPageWRP\n
1310:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_RCR   PAGE11        LL_SYSCFG_EnableCCM_SRAMPageWRP\n
1311:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_RCR   PAGE12        LL_SYSCFG_EnableCCM_SRAMPageWRP\n
1312:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_RCR   PAGE13        LL_SYSCFG_EnableCCM_SRAMPageWRP\n
1313:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_RCR   PAGE14        LL_SYSCFG_EnableCCM_SRAMPageWRP\n
1314:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         SYSCFG_RCR   PAGE15        LL_SYSCFG_EnableCCM_SRAMPageWRP
1315:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @param  PageWRP This parameter can be a combination of the following values:
1316:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE0
1317:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE1
1318:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE2
1319:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE3
1320:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE4 (*)
1321:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE5 (*)
1322:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE6 (*)
1323:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE7 (*)
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 182


1324:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE8 (*)
1325:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE9 (*)
1326:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE10 (*)
1327:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE11 (*)
1328:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE12 (*)
1329:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE13 (*)
1330:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE14 (*)
1331:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE15 (*)
1332:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *
1333:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         (*) value not defined in all devices.
1334:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
1335:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
1336:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableCCM_SRAMPageWRP(uint32_t PageWRP)
1337:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
1338:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   SET_BIT(SYSCFG->RCR, PageWRP);
1339:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
1340:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** #endif /* SYSCFG_RCR_PAGE0 */
1341:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
1342:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
1343:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @}
1344:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
1345:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
1346:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /** @defgroup SYSTEM_LL_EF_DBGMCU DBGMCU
1347:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @{
1348:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
1349:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
1350:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
1351:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Return the device identifier
1352:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @note For STM32F303xC, STM32F358xx and STM32F302xC devices, the device ID is 0x422
1353:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @note For STM32F373xx and STM32F378xx devices, the device ID is 0x432
1354:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @note For STM32F303x8, STM32F334xx and STM32F328xx devices, the device ID is 0x438.
1355:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @note For STM32F302x8, STM32F301x8 and STM32F318xx devices, the device ID is 0x439
1356:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @note For STM32F303xE, STM32F398xx and STM32F302xE devices, the device ID is 0x446
1357:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll DBGMCU_IDCODE DEV_ID        LL_DBGMCU_GetDeviceID
1358:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval Values between Min_Data=0x00 and Max_Data=0xFFF
1359:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
1360:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE uint32_t LL_DBGMCU_GetDeviceID(void)
1361:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
1362:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   return (uint32_t)(READ_BIT(DBGMCU->IDCODE, DBGMCU_IDCODE_DEV_ID));
1363:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
1364:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
1365:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
1366:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Return the device revision identifier
1367:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @note This field indicates the revision of the device.
1368:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll DBGMCU_IDCODE REV_ID        LL_DBGMCU_GetRevisionID
1369:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF
1370:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
1371:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE uint32_t LL_DBGMCU_GetRevisionID(void)
1372:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
1373:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   return (uint32_t)(READ_BIT(DBGMCU->IDCODE, DBGMCU_IDCODE_REV_ID) >> DBGMCU_IDCODE_REV_ID_Pos);
1374:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
1375:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
1376:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
1377:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Enable the Debug Module during SLEEP mode
1378:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll DBGMCU_CR    DBG_SLEEP     LL_DBGMCU_EnableDBGSleepMode
1379:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
1380:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 183


1381:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_EnableDBGSleepMode(void)
1382:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
1383:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
1384:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
1385:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
1386:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
1387:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Disable the Debug Module during SLEEP mode
1388:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll DBGMCU_CR    DBG_SLEEP     LL_DBGMCU_DisableDBGSleepMode
1389:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
1390:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
1391:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_DisableDBGSleepMode(void)
1392:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
1393:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
1394:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
1395:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
1396:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
1397:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Enable the Debug Module during STOP mode
1398:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll DBGMCU_CR    DBG_STOP      LL_DBGMCU_EnableDBGStopMode
1399:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
1400:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
1401:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_EnableDBGStopMode(void)
1402:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
1403:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
1404:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
1405:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
1406:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
1407:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Disable the Debug Module during STOP mode
1408:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll DBGMCU_CR    DBG_STOP      LL_DBGMCU_DisableDBGStopMode
1409:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
1410:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
1411:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_DisableDBGStopMode(void)
1412:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
1413:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
1414:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
1415:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
1416:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
1417:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Enable the Debug Module during STANDBY mode
1418:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll DBGMCU_CR    DBG_STANDBY   LL_DBGMCU_EnableDBGStandbyMode
1419:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
1420:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
1421:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_EnableDBGStandbyMode(void)
1422:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
1423:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
1424:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
1425:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
1426:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
1427:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Disable the Debug Module during STANDBY mode
1428:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll DBGMCU_CR    DBG_STANDBY   LL_DBGMCU_DisableDBGStandbyMode
1429:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
1430:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
1431:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_DisableDBGStandbyMode(void)
1432:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
1433:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
1434:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
1435:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
1436:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
1437:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Set Trace pin assignment control
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 184


1438:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll DBGMCU_CR    TRACE_IOEN    LL_DBGMCU_SetTracePinAssignment\n
1439:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         DBGMCU_CR    TRACE_MODE    LL_DBGMCU_SetTracePinAssignment
1440:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @param  PinAssignment This parameter can be one of the following values:
1441:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_TRACE_NONE
1442:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_TRACE_ASYNCH
1443:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_TRACE_SYNCH_SIZE1
1444:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_TRACE_SYNCH_SIZE2
1445:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_TRACE_SYNCH_SIZE4
1446:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
1447:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
1448:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_SetTracePinAssignment(uint32_t PinAssignment)
1449:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
1450:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   MODIFY_REG(DBGMCU->CR, DBGMCU_CR_TRACE_IOEN | DBGMCU_CR_TRACE_MODE, PinAssignment);
1451:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
1452:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
1453:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
1454:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Get Trace pin assignment control
1455:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll DBGMCU_CR    TRACE_IOEN    LL_DBGMCU_GetTracePinAssignment\n
1456:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         DBGMCU_CR    TRACE_MODE    LL_DBGMCU_GetTracePinAssignment
1457:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval Returned value can be one of the following values:
1458:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_TRACE_NONE
1459:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_TRACE_ASYNCH
1460:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_TRACE_SYNCH_SIZE1
1461:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_TRACE_SYNCH_SIZE2
1462:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_TRACE_SYNCH_SIZE4
1463:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
1464:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE uint32_t LL_DBGMCU_GetTracePinAssignment(void)
1465:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
1466:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   return (uint32_t)(READ_BIT(DBGMCU->CR, DBGMCU_CR_TRACE_IOEN | DBGMCU_CR_TRACE_MODE));
1467:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
1468:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
1469:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
1470:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Freeze APB1 peripherals (group1 peripherals)
1471:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll APB1_FZ      DBG_TIM2_STOP           LL_DBGMCU_APB1_GRP1_FreezePeriph\n
1472:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB1_FZ      DBG_TIM3_STOP           LL_DBGMCU_APB1_GRP1_FreezePeriph\n
1473:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB1_FZ      DBG_TIM4_STOP           LL_DBGMCU_APB1_GRP1_FreezePeriph\n
1474:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB1_FZ      DBG_TIM5_STOP           LL_DBGMCU_APB1_GRP1_FreezePeriph\n
1475:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB1_FZ      DBG_TIM6_STOP           LL_DBGMCU_APB1_GRP1_FreezePeriph\n
1476:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB1_FZ      DBG_TIM7_STOP           LL_DBGMCU_APB1_GRP1_FreezePeriph\n
1477:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB1_FZ      DBG_TIM12_STOP          LL_DBGMCU_APB1_GRP1_FreezePeriph\n
1478:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB1_FZ      DBG_TIM13_STOP          LL_DBGMCU_APB1_GRP1_FreezePeriph\n
1479:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB1_FZ      DBG_TIM14_STOP          LL_DBGMCU_APB1_GRP1_FreezePeriph\n
1480:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB1_FZ      DBG_TIM18_STOP          LL_DBGMCU_APB1_GRP1_FreezePeriph\n
1481:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB1_FZ      DBG_RTC_STOP            LL_DBGMCU_APB1_GRP1_FreezePeriph\n
1482:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB1_FZ      DBG_WWDG_STOP           LL_DBGMCU_APB1_GRP1_FreezePeriph\n
1483:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB1_FZ      DBG_IWDG_STOP           LL_DBGMCU_APB1_GRP1_FreezePeriph\n
1484:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB1_FZ      DBG_I2C1_SMBUS_TIMEOUT  LL_DBGMCU_APB1_GRP1_FreezePeriph\n
1485:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB1_FZ      DBG_I2C2_SMBUS_TIMEOUT  LL_DBGMCU_APB1_GRP1_FreezePeriph\n
1486:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB1_FZ      DBG_I2C3_SMBUS_TIMEOUT  LL_DBGMCU_APB1_GRP1_FreezePeriph\n
1487:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB1_FZ      DBG_CAN_STOP  LL_DBGMCU_APB1_GRP1_FreezePeriph
1488:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @param  Periphs This parameter can be a combination of the following values:
1489:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM2_STOP
1490:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM3_STOP (*)
1491:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM4_STOP (*)
1492:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM5_STOP (*)
1493:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM6_STOP
1494:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM7_STOP (*)
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 185


1495:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM12_STOP (*)
1496:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM13_STOP (*)
1497:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM14_STOP (*)
1498:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM18_STOP (*)
1499:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_RTC_STOP
1500:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_WWDG_STOP
1501:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_IWDG_STOP
1502:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_I2C1_STOP
1503:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_I2C2_STOP (*)
1504:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_I2C3_STOP (*)
1505:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_CAN_STOP (*)
1506:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *
1507:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         (*) value not defined in all devices.
1508:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
1509:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
1510:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_APB1_GRP1_FreezePeriph(uint32_t Periphs)
1511:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
1512:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   SET_BIT(DBGMCU->APB1FZ, Periphs);
1513:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
1514:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
1515:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
1516:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Unfreeze APB1 peripherals (group1 peripherals)
1517:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll APB1_FZ      DBG_TIM2_STOP           LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
1518:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB1_FZ      DBG_TIM3_STOP           LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
1519:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB1_FZ      DBG_TIM4_STOP           LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
1520:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB1_FZ      DBG_TIM5_STOP           LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
1521:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB1_FZ      DBG_TIM6_STOP           LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
1522:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB1_FZ      DBG_TIM7_STOP           LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
1523:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB1_FZ      DBG_TIM12_STOP          LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
1524:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB1_FZ      DBG_TIM13_STOP          LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
1525:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB1_FZ      DBG_TIM14_STOP          LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
1526:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB1_FZ      DBG_TIM18_STOP          LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
1527:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB1_FZ      DBG_RTC_STOP            LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
1528:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB1_FZ      DBG_WWDG_STOP           LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
1529:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB1_FZ      DBG_IWDG_STOP           LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
1530:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB1_FZ      DBG_I2C1_SMBUS_TIMEOUT  LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
1531:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB1_FZ      DBG_I2C2_SMBUS_TIMEOUT  LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
1532:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB1_FZ      DBG_I2C3_SMBUS_TIMEOUT  LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
1533:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB1_FZ      DBG_CAN_STOP  LL_DBGMCU_APB1_GRP1_UnFreezePeriph
1534:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @param  Periphs This parameter can be a combination of the following values:
1535:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM2_STOP
1536:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM3_STOP (*)
1537:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM4_STOP (*)
1538:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM5_STOP (*)
1539:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM6_STOP
1540:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM7_STOP (*)
1541:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM12_STOP (*)
1542:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM13_STOP (*)
1543:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM14_STOP (*)
1544:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM18_STOP (*)
1545:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_RTC_STOP
1546:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_WWDG_STOP
1547:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_IWDG_STOP
1548:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_I2C1_STOP
1549:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_I2C2_STOP (*)
1550:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_I2C3_STOP (*)
1551:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_CAN_STOP (*)
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 186


1552:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *
1553:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         (*) value not defined in all devices.
1554:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
1555:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
1556:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_APB1_GRP1_UnFreezePeriph(uint32_t Periphs)
1557:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
1558:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   CLEAR_BIT(DBGMCU->APB1FZ, Periphs);
1559:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
1560:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
1561:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
1562:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Freeze APB2 peripherals
1563:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll APB2_FZ      DBG_TIM1_STOP    LL_DBGMCU_APB2_GRP1_FreezePeriph\n
1564:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB2_FZ      DBG_TIM8_STOP    LL_DBGMCU_APB2_GRP1_FreezePeriph\n
1565:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB2_FZ      DBG_TIM15_STOP   LL_DBGMCU_APB2_GRP1_FreezePeriph\n
1566:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB2_FZ      DBG_TIM16_STOP   LL_DBGMCU_APB2_GRP1_FreezePeriph\n
1567:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB2_FZ      DBG_TIM17_STOP   LL_DBGMCU_APB2_GRP1_FreezePeriph\n
1568:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB2_FZ      DBG_TIM19_STOP   LL_DBGMCU_APB2_GRP1_FreezePeriph\n
1569:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB2_FZ      DBG_TIM20_STOP   LL_DBGMCU_APB2_GRP1_FreezePeriph\n
1570:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB2_FZ      DBG_HRTIM1_STOP  LL_DBGMCU_APB2_GRP1_FreezePeriph
1571:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @param  Periphs This parameter can be a combination of the following values:
1572:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM1_STOP (*)
1573:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM8_STOP (*)
1574:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM15_STOP
1575:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM16_STOP
1576:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM17_STOP
1577:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM19_STOP (*)
1578:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM20_STOP (*)
1579:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_HRTIM1_STOP (*)
1580:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *
1581:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         (*) value not defined in all devices.
1582:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
1583:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
1584:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_APB2_GRP1_FreezePeriph(uint32_t Periphs)
1585:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
1586:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   SET_BIT(DBGMCU->APB2FZ, Periphs);
1587:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
1588:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
1589:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
1590:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Unfreeze APB2 peripherals
1591:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll APB2_FZ      DBG_TIM1_STOP    LL_DBGMCU_APB2_GRP1_UnFreezePeriph\n
1592:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB2_FZ      DBG_TIM8_STOP    LL_DBGMCU_APB2_GRP1_UnFreezePeriph\n
1593:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB2_FZ      DBG_TIM15_STOP   LL_DBGMCU_APB2_GRP1_UnFreezePeriph\n
1594:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB2_FZ      DBG_TIM16_STOP   LL_DBGMCU_APB2_GRP1_UnFreezePeriph\n
1595:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB2_FZ      DBG_TIM17_STOP   LL_DBGMCU_APB2_GRP1_UnFreezePeriph\n
1596:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB2_FZ      DBG_TIM19_STOP   LL_DBGMCU_APB2_GRP1_UnFreezePeriph\n
1597:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB2_FZ      DBG_TIM20_STOP   LL_DBGMCU_APB2_GRP1_UnFreezePeriph\n
1598:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         APB2_FZ      DBG_HRTIM1_STOP  LL_DBGMCU_APB2_GRP1_UnFreezePeriph
1599:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @param  Periphs This parameter can be a combination of the following values:
1600:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM1_STOP (*)
1601:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM8_STOP (*)
1602:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM15_STOP
1603:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM16_STOP
1604:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM17_STOP
1605:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM19_STOP (*)
1606:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM20_STOP (*)
1607:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_HRTIM1_STOP (*)
1608:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 187


1609:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         (*) value not defined in all devices.
1610:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
1611:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
1612:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_APB2_GRP1_UnFreezePeriph(uint32_t Periphs)
1613:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
1614:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   CLEAR_BIT(DBGMCU->APB2FZ, Periphs);
1615:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
1616:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
1617:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
1618:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @}
1619:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
1620:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
1621:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /** @defgroup SYSTEM_LL_EF_FLASH FLASH
1622:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @{
1623:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
1624:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
1625:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
1626:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Set FLASH Latency
1627:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll FLASH_ACR    LATENCY       LL_FLASH_SetLatency
1628:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @param  Latency This parameter can be one of the following values:
1629:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_0
1630:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_1
1631:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_2
1632:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval None
1633:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
1634:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
 744              		.loc 5 1634 22 view .LVU230
 745              	.LBB145:
1635:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
1636:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 746              		.loc 5 1636 3 view .LVU231
 747 0002 2E4A     		ldr	r2, .L19
 748 0004 1368     		ldr	r3, [r2]
 749 0006 23F00703 		bic	r3, r3, #7
 750 000a 43F00103 		orr	r3, r3, #1
 751 000e 1360     		str	r3, [r2]
 752              	.LVL34:
 753              		.loc 5 1636 3 is_stmt 0 view .LVU232
 754              	.LBE145:
 755              	.LBE144:
  96:Src/main.c    ****   {
 756              		.loc 1 96 3 is_stmt 1 view .LVU233
 757              	.LBB146:
 758              	.LBI146:
1637:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** }
1638:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** 
1639:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** /**
1640:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @brief  Get FLASH Latency
1641:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @rmtoll FLASH_ACR    LATENCY       LL_FLASH_GetLatency
1642:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   * @retval Returned value can be one of the following values:
1643:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_0
1644:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_1
1645:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_2
1646:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   */
1647:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** __STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
 759              		.loc 5 1647 26 view .LVU234
 760              	.LBB147:
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 188


1648:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h **** {
1649:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_system.h ****   return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 761              		.loc 5 1649 3 view .LVU235
 762              		.loc 5 1649 21 is_stmt 0 view .LVU236
 763 0010 1368     		ldr	r3, [r2]
 764              	.LBE147:
 765              	.LBE146:
 100:Src/main.c    **** 
 766              		.loc 1 100 3 is_stmt 1 view .LVU237
 767              	.LBB148:
 768              	.LBI148:
 769              		.file 6 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h"
   1:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
   2:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   ******************************************************************************
   3:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @file    stm32f3xx_ll_rcc.h
   4:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @author  MCD Application Team
   5:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief   Header file of RCC LL module.
   6:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   ******************************************************************************
   7:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @attention
   8:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *
   9:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * <h2><center>&copy; COPYRIGHT(c) 2016 STMicroelectronics</center></h2>
  10:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *
  11:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * Redistribution and use in source and binary forms, with or without modification,
  12:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * are permitted provided that the following conditions are met:
  13:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *   1. Redistributions of source code must retain the above copyright notice,
  14:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *      this list of conditions and the following disclaimer.
  15:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
  16:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *      this list of conditions and the following disclaimer in the documentation
  17:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *      and/or other materials provided with the distribution.
  18:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
  19:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *      may be used to endorse or promote products derived from this software
  20:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *      without specific prior written permission.
  21:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *
  22:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  23:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  24:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  25:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  26:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  27:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  28:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  29:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  30:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  31:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  32:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *
  33:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   ******************************************************************************
  34:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
  35:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
  36:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  37:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #ifndef __STM32F3xx_LL_RCC_H
  38:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define __STM32F3xx_LL_RCC_H
  39:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
  40:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #ifdef __cplusplus
  41:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** extern "C" {
  42:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif
  43:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
  44:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /* Includes ------------------------------------------------------------------*/
  45:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #include "stm32f3xx.h"
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 189


  46:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
  47:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @addtogroup STM32F3xx_LL_Driver
  48:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
  49:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
  50:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
  51:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC)
  52:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
  53:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL RCC
  54:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
  55:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
  56:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
  57:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /* Private types -------------------------------------------------------------*/
  58:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /* Private variables ---------------------------------------------------------*/
  59:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /* Private constants ---------------------------------------------------------*/
  60:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_Private_Constants RCC Private Constants
  61:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
  62:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
  63:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /* Defines used for the bit position in the register and perform offsets*/
  64:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define RCC_POSITION_HPRE       (uint32_t)POSITION_VAL(RCC_CFGR_HPRE)     /*!< field position in re
  65:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define RCC_POSITION_PPRE1      (uint32_t)POSITION_VAL(RCC_CFGR_PPRE1)    /*!< field position in re
  66:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define RCC_POSITION_PPRE2      (uint32_t)POSITION_VAL(RCC_CFGR_PPRE2)    /*!< field position in re
  67:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define RCC_POSITION_HSICAL     (uint32_t)POSITION_VAL(RCC_CR_HSICAL)     /*!< field position in re
  68:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define RCC_POSITION_HSITRIM    (uint32_t)POSITION_VAL(RCC_CR_HSITRIM)    /*!< field position in re
  69:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define RCC_POSITION_PLLMUL     (uint32_t)POSITION_VAL(RCC_CFGR_PLLMUL)   /*!< field position in re
  70:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define RCC_POSITION_USART1SW   (uint32_t)0U                              /*!< field position in re
  71:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define RCC_POSITION_USART2SW   (uint32_t)16U                             /*!< field position in re
  72:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define RCC_POSITION_USART3SW   (uint32_t)18U                             /*!< field position in re
  73:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define RCC_POSITION_TIM1SW     (uint32_t)8U                              /*!< field position in re
  74:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define RCC_POSITION_TIM8SW     (uint32_t)9U                              /*!< field position in re
  75:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define RCC_POSITION_TIM15SW    (uint32_t)10U                             /*!< field position in re
  76:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define RCC_POSITION_TIM16SW    (uint32_t)11U                             /*!< field position in re
  77:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define RCC_POSITION_TIM17SW    (uint32_t)13U                             /*!< field position in re
  78:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define RCC_POSITION_TIM20SW    (uint32_t)15U                             /*!< field position in re
  79:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define RCC_POSITION_TIM2SW     (uint32_t)24U                             /*!< field position in re
  80:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define RCC_POSITION_TIM34SW    (uint32_t)25U                             /*!< field position in re
  81:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
  82:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
  83:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
  84:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
  85:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
  86:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /* Private macros ------------------------------------------------------------*/
  87:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(USE_FULL_LL_DRIVER)
  88:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_Private_Macros RCC Private Macros
  89:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
  90:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
  91:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
  92:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
  93:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
  94:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /*USE_FULL_LL_DRIVER*/
  95:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /* Exported types ------------------------------------------------------------*/
  96:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(USE_FULL_LL_DRIVER)
  97:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_Exported_Types RCC Exported Types
  98:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
  99:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 100:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 101:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup LL_ES_CLOCK_FREQ Clocks Frequency Structure
 102:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 190


 103:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 104:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 105:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 106:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  RCC Clocks Frequency Structure
 107:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 108:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** typedef struct
 109:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
 110:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   uint32_t SYSCLK_Frequency;        /*!< SYSCLK clock frequency */
 111:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   uint32_t HCLK_Frequency;          /*!< HCLK clock frequency */
 112:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   uint32_t PCLK1_Frequency;         /*!< PCLK1 clock frequency */
 113:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   uint32_t PCLK2_Frequency;         /*!< PCLK2 clock frequency */
 114:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** } LL_RCC_ClocksTypeDef;
 115:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 116:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 117:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 118:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 119:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 120:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 121:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 122:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 123:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* USE_FULL_LL_DRIVER */
 124:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 125:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /* Exported constants --------------------------------------------------------*/
 126:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_Exported_Constants RCC Exported Constants
 127:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 128:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 129:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 130:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_OSC_VALUES Oscillator Values adaptation
 131:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief    Defines used to adapt values of different oscillators
 132:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @note     These values could be modified in the user environment according to
 133:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *           HW set-up.
 134:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 135:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 136:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if !defined  (HSE_VALUE)
 137:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define HSE_VALUE    8000000U  /*!< Value of the HSE oscillator in Hz */
 138:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* HSE_VALUE */
 139:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 140:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if !defined  (HSI_VALUE)
 141:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define HSI_VALUE    8000000U  /*!< Value of the HSI oscillator in Hz */
 142:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* HSI_VALUE */
 143:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 144:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if !defined  (LSE_VALUE)
 145:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LSE_VALUE    32768U    /*!< Value of the LSE oscillator in Hz */
 146:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* LSE_VALUE */
 147:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 148:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if !defined  (LSI_VALUE)
 149:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LSI_VALUE    40000U    /*!< Value of the LSI oscillator in Hz */
 150:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* LSI_VALUE */
 151:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 152:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 153:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 154:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 155:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_CLEAR_FLAG Clear Flags Defines
 156:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief    Flags defines which can be used with LL_RCC_WriteReg function
 157:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 158:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 159:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_CIR_LSIRDYC                RCC_CIR_LSIRDYC     /*!< LSI Ready Interrupt Clear */
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 191


 160:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_CIR_LSERDYC                RCC_CIR_LSERDYC     /*!< LSE Ready Interrupt Clear */
 161:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_CIR_HSIRDYC                RCC_CIR_HSIRDYC     /*!< HSI Ready Interrupt Clear */
 162:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_CIR_HSERDYC                RCC_CIR_HSERDYC     /*!< HSE Ready Interrupt Clear */
 163:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_CIR_PLLRDYC                RCC_CIR_PLLRDYC     /*!< PLL Ready Interrupt Clear */
 164:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_CIR_CSSC                   RCC_CIR_CSSC        /*!< Clock Security System Interrupt 
 165:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 166:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 167:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 168:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 169:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_GET_FLAG Get Flags Defines
 170:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief    Flags defines which can be used with LL_RCC_ReadReg function
 171:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 172:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 173:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_CIR_LSIRDYF                RCC_CIR_LSIRDYF     /*!< LSI Ready Interrupt flag */
 174:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_CIR_LSERDYF                RCC_CIR_LSERDYF     /*!< LSE Ready Interrupt flag */
 175:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_CIR_HSIRDYF                RCC_CIR_HSIRDYF     /*!< HSI Ready Interrupt flag */
 176:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_CIR_HSERDYF                RCC_CIR_HSERDYF     /*!< HSE Ready Interrupt flag */
 177:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_CFGR_MCOF                  RCC_CFGR_MCOF     /*!< MCO flag */
 178:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_CIR_PLLRDYF                RCC_CIR_PLLRDYF     /*!< PLL Ready Interrupt flag */
 179:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_CIR_CSSF                   RCC_CIR_CSSF       /*!< Clock Security System Interrupt f
 180:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_CSR_OBLRSTF                RCC_CSR_OBLRSTF         /*!< OBL reset flag */
 181:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_CSR_PINRSTF                RCC_CSR_PINRSTF         /*!< PIN reset flag */
 182:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_CSR_PORRSTF                RCC_CSR_PORRSTF         /*!< POR/PDR reset flag */
 183:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_CSR_SFTRSTF                RCC_CSR_SFTRSTF         /*!< Software Reset flag */
 184:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_CSR_IWDGRSTF               RCC_CSR_IWDGRSTF        /*!< Independent Watchdog reset f
 185:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_CSR_WWDGRSTF               RCC_CSR_WWDGRSTF        /*!< Window watchdog reset flag *
 186:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_CSR_LPWRRSTF               RCC_CSR_LPWRRSTF        /*!< Low-Power reset flag */
 187:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CSR_V18PWRRSTF)
 188:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_CSR_V18PWRRSTF             RCC_CSR_V18PWRRSTF      /*!< Reset flag of the 1.8 V doma
 189:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* RCC_CSR_V18PWRRSTF */
 190:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 191:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 192:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 193:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 194:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_IT IT Defines
 195:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief    IT defines which can be used with LL_RCC_ReadReg and  LL_RCC_WriteReg functions
 196:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 197:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 198:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_CIR_LSIRDYIE               RCC_CIR_LSIRDYIE      /*!< LSI Ready Interrupt Enable */
 199:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_CIR_LSERDYIE               RCC_CIR_LSERDYIE      /*!< LSE Ready Interrupt Enable */
 200:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_CIR_HSIRDYIE               RCC_CIR_HSIRDYIE      /*!< HSI Ready Interrupt Enable */
 201:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_CIR_HSERDYIE               RCC_CIR_HSERDYIE      /*!< HSE Ready Interrupt Enable */
 202:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_CIR_PLLRDYIE               RCC_CIR_PLLRDYIE      /*!< PLL Ready Interrupt Enable */
 203:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 204:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 205:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 206:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 207:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_LSEDRIVE  LSE oscillator drive capability
 208:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 209:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 210:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_LSEDRIVE_LOW                ((uint32_t)0x00000000U) /*!< Xtal mode lower driving cap
 211:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_LSEDRIVE_MEDIUMLOW          RCC_BDCR_LSEDRV_1 /*!< Xtal mode medium low driving capa
 212:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_LSEDRIVE_MEDIUMHIGH         RCC_BDCR_LSEDRV_0 /*!< Xtal mode medium high driving cap
 213:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_LSEDRIVE_HIGH               RCC_BDCR_LSEDRV   /*!< Xtal mode higher driving capabili
 214:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 215:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 216:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 192


 217:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 218:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SYS_CLKSOURCE  System clock switch
 219:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 220:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 221:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_HSI           RCC_CFGR_SW_HSI    /*!< HSI selection as system clock */
 222:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_HSE           RCC_CFGR_SW_HSE    /*!< HSE selection as system clock */
 223:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_PLL           RCC_CFGR_SW_PLL    /*!< PLL selection as system clock */
 224:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 225:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 226:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 227:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 228:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SYS_CLKSOURCE_STATUS  System clock switch status
 229:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 230:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 231:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_STATUS_HSI    RCC_CFGR_SWS_HSI   /*!< HSI used as system clock */
 232:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_STATUS_HSE    RCC_CFGR_SWS_HSE   /*!< HSE used as system clock */
 233:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_STATUS_PLL    RCC_CFGR_SWS_PLL   /*!< PLL used as system clock */
 234:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 235:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 236:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 237:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 238:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SYSCLK_DIV  AHB prescaler
 239:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 240:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 241:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_1                RCC_CFGR_HPRE_DIV1   /*!< SYSCLK not divided */
 242:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_2                RCC_CFGR_HPRE_DIV2   /*!< SYSCLK divided by 2 */
 243:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_4                RCC_CFGR_HPRE_DIV4   /*!< SYSCLK divided by 4 */
 244:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_8                RCC_CFGR_HPRE_DIV8   /*!< SYSCLK divided by 8 */
 245:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_16               RCC_CFGR_HPRE_DIV16  /*!< SYSCLK divided by 16 */
 246:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_64               RCC_CFGR_HPRE_DIV64  /*!< SYSCLK divided by 64 */
 247:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_128              RCC_CFGR_HPRE_DIV128 /*!< SYSCLK divided by 128 */
 248:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_256              RCC_CFGR_HPRE_DIV256 /*!< SYSCLK divided by 256 */
 249:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_512              RCC_CFGR_HPRE_DIV512 /*!< SYSCLK divided by 512 */
 250:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 251:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 252:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 253:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 254:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_APB1_DIV  APB low-speed prescaler (APB1)
 255:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 256:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 257:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_APB1_DIV_1                  RCC_CFGR_PPRE1_DIV1  /*!< HCLK not divided */
 258:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_APB1_DIV_2                  RCC_CFGR_PPRE1_DIV2  /*!< HCLK divided by 2 */
 259:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_APB1_DIV_4                  RCC_CFGR_PPRE1_DIV4  /*!< HCLK divided by 4 */
 260:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_APB1_DIV_8                  RCC_CFGR_PPRE1_DIV8  /*!< HCLK divided by 8 */
 261:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_APB1_DIV_16                 RCC_CFGR_PPRE1_DIV16 /*!< HCLK divided by 16 */
 262:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 263:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 264:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 265:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 266:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_APB2_DIV  APB high-speed prescaler (APB2)
 267:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 268:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 269:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_APB2_DIV_1                  RCC_CFGR_PPRE2_DIV1  /*!< HCLK not divided */
 270:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_APB2_DIV_2                  RCC_CFGR_PPRE2_DIV2  /*!< HCLK divided by 2 */
 271:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_APB2_DIV_4                  RCC_CFGR_PPRE2_DIV4  /*!< HCLK divided by 4 */
 272:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_APB2_DIV_8                  RCC_CFGR_PPRE2_DIV8  /*!< HCLK divided by 8 */
 273:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_APB2_DIV_16                 RCC_CFGR_PPRE2_DIV16 /*!< HCLK divided by 16 */
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 193


 274:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 275:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 276:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 277:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 278:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_MCO1SOURCE  MCO1 SOURCE selection
 279:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 280:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 281:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_NOCLOCK          RCC_CFGR_MCOSEL_NOCLOCK      /*!< MCO output disabled, n
 282:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_SYSCLK           RCC_CFGR_MCOSEL_SYSCLK       /*!< SYSCLK selection as MC
 283:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_HSI              RCC_CFGR_MCOSEL_HSI          /*!< HSI selection as MCO s
 284:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_HSE              RCC_CFGR_MCOSEL_HSE          /*!< HSE selection as MCO s
 285:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_LSI              RCC_CFGR_MCOSEL_LSI          /*!< LSI selection as MCO s
 286:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_LSE              RCC_CFGR_MCOSEL_LSE          /*!< LSE selection as MCO s
 287:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_PLLCLK_DIV_2     RCC_CFGR_MCOSEL_PLL_DIV2     /*!< PLL clock divided by 2
 288:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR_PLLNODIV)
 289:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_PLLCLK           (RCC_CFGR_MCOSEL_PLL_DIV2 | RCC_CFGR_PLLNODIV) /*!< PLL 
 290:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* RCC_CFGR_PLLNODIV */
 291:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 292:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 293:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 294:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 295:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_MCO1_DIV  MCO1 prescaler
 296:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 297:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 298:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_1                  ((uint32_t)0x00000000U)/*!< MCO Clock divided by 1 */
 299:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR_MCOPRE)
 300:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_2                  RCC_CFGR_MCOPRE_DIV2   /*!< MCO Clock divided by 2 */
 301:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_4                  RCC_CFGR_MCOPRE_DIV4   /*!< MCO Clock divided by 4 */
 302:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_8                  RCC_CFGR_MCOPRE_DIV8   /*!< MCO Clock divided by 8 */
 303:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_16                 RCC_CFGR_MCOPRE_DIV16  /*!< MCO Clock divided by 16 */
 304:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_32                 RCC_CFGR_MCOPRE_DIV32  /*!< MCO Clock divided by 32 */
 305:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_64                 RCC_CFGR_MCOPRE_DIV64  /*!< MCO Clock divided by 64 */
 306:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_128                RCC_CFGR_MCOPRE_DIV128 /*!< MCO Clock divided by 128 */
 307:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* RCC_CFGR_MCOPRE */
 308:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 309:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 310:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 311:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 312:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(USE_FULL_LL_DRIVER)
 313:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PERIPH_FREQUENCY Peripheral clock frequency
 314:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 315:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 316:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PERIPH_FREQUENCY_NO         0x00000000U      /*!< No clock enabled for the periphera
 317:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PERIPH_FREQUENCY_NA         0xFFFFFFFFU      /*!< Frequency cannot be provided as ex
 318:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 319:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 320:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 321:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* USE_FULL_LL_DRIVER */
 322:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 323:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_USART1_CLKSOURCE Peripheral USART clock source selection
 324:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 325:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 326:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR3_USART1SW_PCLK1)
 327:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_USART1_CLKSOURCE_PCLK1    (uint32_t)((RCC_POSITION_USART1SW << 24U) | RCC_CFGR3_USAR
 328:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #else
 329:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_USART1_CLKSOURCE_PCLK2    (uint32_t)((RCC_POSITION_USART1SW << 24U) | RCC_CFGR3_USAR
 330:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /*RCC_CFGR3_USART1SW_PCLK1*/
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 194


 331:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_USART1_CLKSOURCE_SYSCLK   (uint32_t)((RCC_POSITION_USART1SW << 24U) | RCC_CFGR3_USAR
 332:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_USART1_CLKSOURCE_LSE      (uint32_t)((RCC_POSITION_USART1SW << 24U) | RCC_CFGR3_USAR
 333:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_USART1_CLKSOURCE_HSI      (uint32_t)((RCC_POSITION_USART1SW << 24U) | RCC_CFGR3_USAR
 334:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR3_USART2SW)
 335:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_USART2_CLKSOURCE_PCLK1    (uint32_t)((RCC_POSITION_USART2SW << 24U) | RCC_CFGR3_USAR
 336:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_USART2_CLKSOURCE_SYSCLK   (uint32_t)((RCC_POSITION_USART2SW << 24U) | RCC_CFGR3_USAR
 337:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_USART2_CLKSOURCE_LSE      (uint32_t)((RCC_POSITION_USART2SW << 24U) | RCC_CFGR3_USAR
 338:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_USART2_CLKSOURCE_HSI      (uint32_t)((RCC_POSITION_USART2SW << 24U) | RCC_CFGR3_USAR
 339:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* RCC_CFGR3_USART2SW */
 340:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR3_USART3SW)
 341:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_USART3_CLKSOURCE_PCLK1    (uint32_t)((RCC_POSITION_USART3SW << 24U) | RCC_CFGR3_USAR
 342:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_USART3_CLKSOURCE_SYSCLK   (uint32_t)((RCC_POSITION_USART3SW << 24U) | RCC_CFGR3_USAR
 343:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_USART3_CLKSOURCE_LSE      (uint32_t)((RCC_POSITION_USART3SW << 24U) | RCC_CFGR3_USAR
 344:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_USART3_CLKSOURCE_HSI      (uint32_t)((RCC_POSITION_USART3SW << 24U) | RCC_CFGR3_USAR
 345:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* RCC_CFGR3_USART3SW */
 346:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 347:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 348:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 349:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 350:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR3_UART4SW) || defined(RCC_CFGR3_UART5SW)
 351:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_UART4_CLKSOURCE Peripheral UART clock source selection
 352:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 353:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 354:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_UART4_CLKSOURCE_PCLK1     (uint32_t)((RCC_CFGR3_UART4SW >> 8U) | RCC_CFGR3_UART4SW_P
 355:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_UART4_CLKSOURCE_SYSCLK    (uint32_t)((RCC_CFGR3_UART4SW >> 8U) | RCC_CFGR3_UART4SW_S
 356:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_UART4_CLKSOURCE_LSE       (uint32_t)((RCC_CFGR3_UART4SW >> 8U) | RCC_CFGR3_UART4SW_L
 357:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_UART4_CLKSOURCE_HSI       (uint32_t)((RCC_CFGR3_UART4SW >> 8U) | RCC_CFGR3_UART4SW_H
 358:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_UART5_CLKSOURCE_PCLK1     (uint32_t)((RCC_CFGR3_UART5SW >> 8U) | RCC_CFGR3_UART5SW_P
 359:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_UART5_CLKSOURCE_SYSCLK    (uint32_t)((RCC_CFGR3_UART5SW >> 8U) | RCC_CFGR3_UART5SW_S
 360:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_UART5_CLKSOURCE_LSE       (uint32_t)((RCC_CFGR3_UART5SW >> 8U) | RCC_CFGR3_UART5SW_L
 361:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_UART5_CLKSOURCE_HSI       (uint32_t)((RCC_CFGR3_UART5SW >> 8U) | RCC_CFGR3_UART5SW_H
 362:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 363:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 364:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 365:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 366:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* RCC_CFGR3_UART4SW || RCC_CFGR3_UART5SW */
 367:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 368:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_I2C1_CLKSOURCE Peripheral I2C clock source selection
 369:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 370:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 371:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_I2C1_CLKSOURCE_HSI        (uint32_t)((RCC_CFGR3_I2C1SW << 24U) | RCC_CFGR3_I2C1SW_HS
 372:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_I2C1_CLKSOURCE_SYSCLK     (uint32_t)((RCC_CFGR3_I2C1SW << 24U) | RCC_CFGR3_I2C1SW_SY
 373:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR3_I2C2SW)
 374:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_I2C2_CLKSOURCE_HSI        (uint32_t)((RCC_CFGR3_I2C2SW << 24U) | RCC_CFGR3_I2C2SW_HS
 375:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_I2C2_CLKSOURCE_SYSCLK     (uint32_t)((RCC_CFGR3_I2C2SW << 24U) | RCC_CFGR3_I2C2SW_SY
 376:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /*RCC_CFGR3_I2C2SW*/
 377:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR3_I2C3SW)
 378:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_I2C3_CLKSOURCE_HSI        (uint32_t)((RCC_CFGR3_I2C3SW << 24U) | RCC_CFGR3_I2C3SW_HS
 379:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_I2C3_CLKSOURCE_SYSCLK     (uint32_t)((RCC_CFGR3_I2C3SW << 24U) | RCC_CFGR3_I2C3SW_SY
 380:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /*RCC_CFGR3_I2C3SW*/
 381:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 382:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 383:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 384:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 385:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR_I2SSRC)
 386:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_I2S_CLKSOURCE Peripheral I2S clock source selection
 387:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 195


 388:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 389:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_I2S_CLKSOURCE_SYSCLK      RCC_CFGR_I2SSRC_SYSCLK /*!< System clock selected as I2S c
 390:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_I2S_CLKSOURCE_PIN         RCC_CFGR_I2SSRC_EXT    /*!< External clock selected as I2S
 391:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 392:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 393:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 394:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 395:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* RCC_CFGR_I2SSRC */
 396:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 397:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR3_TIMSW)
 398:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_TIM1_CLKSOURCE Peripheral TIM clock source selection
 399:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 400:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 401:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_TIM1_CLKSOURCE_PCLK2      (uint32_t)(((RCC_POSITION_TIM1SW - RCC_POSITION_TIM1SW) <<
 402:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_TIM1_CLKSOURCE_PLL        (uint32_t)(((RCC_POSITION_TIM1SW - RCC_POSITION_TIM1SW) <<
 403:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR3_TIM8SW)
 404:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_TIM8_CLKSOURCE_PCLK2      (uint32_t)(((RCC_POSITION_TIM8SW - RCC_POSITION_TIM1SW) <<
 405:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_TIM8_CLKSOURCE_PLL        (uint32_t)(((RCC_POSITION_TIM8SW - RCC_POSITION_TIM1SW) <<
 406:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /*RCC_CFGR3_TIM8SW*/
 407:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR3_TIM15SW)
 408:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_TIM15_CLKSOURCE_PCLK2     (uint32_t)(((RCC_POSITION_TIM15SW - RCC_POSITION_TIM1SW) <
 409:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_TIM15_CLKSOURCE_PLL       (uint32_t)(((RCC_POSITION_TIM15SW - RCC_POSITION_TIM1SW) <
 410:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /*RCC_CFGR3_TIM15SW*/
 411:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR3_TIM16SW)
 412:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_TIM16_CLKSOURCE_PCLK2     (uint32_t)(((RCC_POSITION_TIM16SW - RCC_POSITION_TIM1SW) <
 413:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_TIM16_CLKSOURCE_PLL       (uint32_t)(((RCC_POSITION_TIM16SW - RCC_POSITION_TIM1SW) <
 414:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /*RCC_CFGR3_TIM16SW*/
 415:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR3_TIM17SW)
 416:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_TIM17_CLKSOURCE_PCLK2     (uint32_t)(((RCC_POSITION_TIM17SW - RCC_POSITION_TIM1SW) <
 417:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_TIM17_CLKSOURCE_PLL       (uint32_t)(((RCC_POSITION_TIM17SW - RCC_POSITION_TIM1SW) <
 418:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /*RCC_CFGR3_TIM17SW*/
 419:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR3_TIM20SW)
 420:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_TIM20_CLKSOURCE_PCLK2     (uint32_t)(((RCC_POSITION_TIM20SW - RCC_POSITION_TIM1SW) <
 421:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_TIM20_CLKSOURCE_PLL       (uint32_t)(((RCC_POSITION_TIM20SW - RCC_POSITION_TIM1SW) <
 422:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /*RCC_CFGR3_TIM20SW*/
 423:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR3_TIM2SW)
 424:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_TIM2_CLKSOURCE_PCLK1      (uint32_t)(((RCC_POSITION_TIM2SW - RCC_POSITION_TIM1SW) <<
 425:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_TIM2_CLKSOURCE_PLL        (uint32_t)(((RCC_POSITION_TIM2SW - RCC_POSITION_TIM1SW) <<
 426:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /*RCC_CFGR3_TIM2SW*/
 427:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR3_TIM34SW)
 428:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_TIM34_CLKSOURCE_PCLK1     (uint32_t)(((RCC_POSITION_TIM34SW - RCC_POSITION_TIM1SW) <
 429:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_TIM34_CLKSOURCE_PLL       (uint32_t)(((RCC_POSITION_TIM34SW - RCC_POSITION_TIM1SW) <
 430:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /*RCC_CFGR3_TIM34SW*/
 431:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 432:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 433:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 434:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 435:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* RCC_CFGR3_TIMSW */
 436:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 437:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(HRTIM1)
 438:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_HRTIM1_CLKSOURCE Peripheral HRTIM1 clock source selection
 439:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 440:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 441:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_HRTIM1_CLKSOURCE_PCLK2    RCC_CFGR3_HRTIM1SW_PCLK2 /*!< PCLK2 used as  HRTIM1 clock 
 442:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_HRTIM1_CLKSOURCE_PLL      RCC_CFGR3_HRTIM1SW_PLL   /*!< PLL clock used as  HRTIM1 cl
 443:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 444:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 196


 445:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 446:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 447:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* HRTIM1 */
 448:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 449:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(CEC)
 450:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_CEC_CLKSOURCE Peripheral CEC clock source selection
 451:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 452:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 453:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_CEC_CLKSOURCE_HSI_DIV244  RCC_CFGR3_CECSW_HSI_DIV244 /*!< HSI clock divided by 244 s
 454:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_CEC_CLKSOURCE_LSE         RCC_CFGR3_CECSW_LSE        /*!< LSE clock selected as HDMI
 455:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 456:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 457:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 458:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 459:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* CEC */
 460:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 461:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(USB)
 462:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_USB_CLKSOURCE Peripheral USB clock source selection
 463:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 464:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 465:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_USB_CLKSOURCE_PLL         RCC_CFGR_USBPRE_DIV1    /*!< USB prescaler is PLL clock di
 466:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_USB_CLKSOURCE_PLL_DIV_1_5 RCC_CFGR_USBPRE_DIV1_5  /*!< USB prescaler is PLL clock di
 467:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 468:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 469:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 470:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 471:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* USB */
 472:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 473:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR_ADCPRE)
 474:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_ADC_CLKSOURCE Peripheral ADC clock source selection
 475:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 476:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 477:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC_CLKSRC_PCLK2_DIV_2    RCC_CFGR_ADCPRE_DIV2      /*!< ADC prescaler PCLK divided 
 478:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC_CLKSRC_PCLK2_DIV_4    RCC_CFGR_ADCPRE_DIV4      /*!< ADC prescaler PCLK divided 
 479:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC_CLKSRC_PCLK2_DIV_6    RCC_CFGR_ADCPRE_DIV6      /*!< ADC prescaler PCLK divided 
 480:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC_CLKSRC_PCLK2_DIV_8    RCC_CFGR_ADCPRE_DIV8      /*!< ADC prescaler PCLK divided 
 481:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 482:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 483:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 484:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 485:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #elif defined(RCC_CFGR2_ADC1PRES)
 486:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_ADC1_CLKSOURCE Peripheral ADC clock source selection
 487:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 488:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 489:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC1_CLKSRC_HCLK          RCC_CFGR2_ADC1PRES_NO     /*!< ADC1 clock disabled, ADC1 c
 490:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC1_CLKSRC_PLL_DIV_1     RCC_CFGR2_ADC1PRES_DIV1   /*!< ADC1 PLL clock divided by 1
 491:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC1_CLKSRC_PLL_DIV_2     RCC_CFGR2_ADC1PRES_DIV2   /*!< ADC1 PLL clock divided by 2
 492:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC1_CLKSRC_PLL_DIV_4     RCC_CFGR2_ADC1PRES_DIV4   /*!< ADC1 PLL clock divided by 4
 493:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC1_CLKSRC_PLL_DIV_6     RCC_CFGR2_ADC1PRES_DIV6   /*!< ADC1 PLL clock divided by 6
 494:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC1_CLKSRC_PLL_DIV_8     RCC_CFGR2_ADC1PRES_DIV8   /*!< ADC1 PLL clock divided by 8
 495:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC1_CLKSRC_PLL_DIV_10    RCC_CFGR2_ADC1PRES_DIV10  /*!< ADC1 PLL clock divided by 1
 496:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC1_CLKSRC_PLL_DIV_12    RCC_CFGR2_ADC1PRES_DIV12  /*!< ADC1 PLL clock divided by 1
 497:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC1_CLKSRC_PLL_DIV_16    RCC_CFGR2_ADC1PRES_DIV16  /*!< ADC1 PLL clock divided by 1
 498:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC1_CLKSRC_PLL_DIV_32    RCC_CFGR2_ADC1PRES_DIV32  /*!< ADC1 PLL clock divided by 3
 499:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC1_CLKSRC_PLL_DIV_64    RCC_CFGR2_ADC1PRES_DIV64  /*!< ADC1 PLL clock divided by 6
 500:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC1_CLKSRC_PLL_DIV_128   RCC_CFGR2_ADC1PRES_DIV128 /*!< ADC1 PLL clock divided by 1
 501:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC1_CLKSRC_PLL_DIV_256   RCC_CFGR2_ADC1PRES_DIV256 /*!< ADC1 PLL clock divided by 2
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 197


 502:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 503:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 504:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 505:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 506:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #elif defined(RCC_CFGR2_ADCPRE12) || defined(RCC_CFGR2_ADCPRE34)
 507:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR2_ADCPRE12) && defined(RCC_CFGR2_ADCPRE34)
 508:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_ADC12_CLKSOURCE Peripheral ADC12 clock source selection
 509:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 510:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 511:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC12_CLKSRC_HCLK         (uint32_t)((RCC_CFGR2_ADCPRE12 << 16U) | RCC_CFGR2_ADCPRE1
 512:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC12_CLKSRC_PLL_DIV_1    (uint32_t)((RCC_CFGR2_ADCPRE12 << 16U) | RCC_CFGR2_ADCPRE1
 513:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC12_CLKSRC_PLL_DIV_2    (uint32_t)((RCC_CFGR2_ADCPRE12 << 16U) | RCC_CFGR2_ADCPRE1
 514:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC12_CLKSRC_PLL_DIV_4    (uint32_t)((RCC_CFGR2_ADCPRE12 << 16U) | RCC_CFGR2_ADCPRE1
 515:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC12_CLKSRC_PLL_DIV_6    (uint32_t)((RCC_CFGR2_ADCPRE12 << 16U) | RCC_CFGR2_ADCPRE1
 516:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC12_CLKSRC_PLL_DIV_8    (uint32_t)((RCC_CFGR2_ADCPRE12 << 16U) | RCC_CFGR2_ADCPRE1
 517:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC12_CLKSRC_PLL_DIV_10   (uint32_t)((RCC_CFGR2_ADCPRE12 << 16U) | RCC_CFGR2_ADCPRE1
 518:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC12_CLKSRC_PLL_DIV_12   (uint32_t)((RCC_CFGR2_ADCPRE12 << 16U) | RCC_CFGR2_ADCPRE1
 519:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC12_CLKSRC_PLL_DIV_16   (uint32_t)((RCC_CFGR2_ADCPRE12 << 16U) | RCC_CFGR2_ADCPRE1
 520:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC12_CLKSRC_PLL_DIV_32   (uint32_t)((RCC_CFGR2_ADCPRE12 << 16U) | RCC_CFGR2_ADCPRE1
 521:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC12_CLKSRC_PLL_DIV_64   (uint32_t)((RCC_CFGR2_ADCPRE12 << 16U) | RCC_CFGR2_ADCPRE1
 522:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC12_CLKSRC_PLL_DIV_128  (uint32_t)((RCC_CFGR2_ADCPRE12 << 16U) | RCC_CFGR2_ADCPRE1
 523:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC12_CLKSRC_PLL_DIV_256  (uint32_t)((RCC_CFGR2_ADCPRE12 << 16U) | RCC_CFGR2_ADCPRE1
 524:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 525:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 526:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 527:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 528:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_ADC34_CLKSOURCE Peripheral ADC34 clock source selection
 529:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 530:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 531:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC34_CLKSRC_HCLK         (uint32_t)((RCC_CFGR2_ADCPRE34 << 16U) | RCC_CFGR2_ADCPRE3
 532:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC34_CLKSRC_PLL_DIV_1    (uint32_t)((RCC_CFGR2_ADCPRE34 << 16U) | RCC_CFGR2_ADCPRE3
 533:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC34_CLKSRC_PLL_DIV_2    (uint32_t)((RCC_CFGR2_ADCPRE34 << 16U) | RCC_CFGR2_ADCPRE3
 534:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC34_CLKSRC_PLL_DIV_4    (uint32_t)((RCC_CFGR2_ADCPRE34 << 16U) | RCC_CFGR2_ADCPRE3
 535:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC34_CLKSRC_PLL_DIV_6    (uint32_t)((RCC_CFGR2_ADCPRE34 << 16U) | RCC_CFGR2_ADCPRE3
 536:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC34_CLKSRC_PLL_DIV_8    (uint32_t)((RCC_CFGR2_ADCPRE34 << 16U) | RCC_CFGR2_ADCPRE3
 537:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC34_CLKSRC_PLL_DIV_10   (uint32_t)((RCC_CFGR2_ADCPRE34 << 16U) | RCC_CFGR2_ADCPRE3
 538:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC34_CLKSRC_PLL_DIV_12   (uint32_t)((RCC_CFGR2_ADCPRE34 << 16U) | RCC_CFGR2_ADCPRE3
 539:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC34_CLKSRC_PLL_DIV_16   (uint32_t)((RCC_CFGR2_ADCPRE34 << 16U) | RCC_CFGR2_ADCPRE3
 540:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC34_CLKSRC_PLL_DIV_32   (uint32_t)((RCC_CFGR2_ADCPRE34 << 16U) | RCC_CFGR2_ADCPRE3
 541:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC34_CLKSRC_PLL_DIV_64   (uint32_t)((RCC_CFGR2_ADCPRE34 << 16U) | RCC_CFGR2_ADCPRE3
 542:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC34_CLKSRC_PLL_DIV_128  (uint32_t)((RCC_CFGR2_ADCPRE34 << 16U) | RCC_CFGR2_ADCPRE3
 543:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC34_CLKSRC_PLL_DIV_256  (uint32_t)((RCC_CFGR2_ADCPRE34 << 16U) | RCC_CFGR2_ADCPRE3
 544:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 545:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 546:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 547:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 548:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #else
 549:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_ADC12_CLKSOURCE Peripheral ADC clock source selection
 550:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 551:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 552:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC12_CLKSRC_HCLK         RCC_CFGR2_ADCPRE12_NO     /*!< ADC12 clock disabled, ADC12
 553:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC12_CLKSRC_PLL_DIV_1    RCC_CFGR2_ADCPRE12_DIV1   /*!< ADC12 PLL clock divided by 
 554:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC12_CLKSRC_PLL_DIV_2    RCC_CFGR2_ADCPRE12_DIV2   /*!< ADC12 PLL clock divided by 
 555:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC12_CLKSRC_PLL_DIV_4    RCC_CFGR2_ADCPRE12_DIV4   /*!< ADC12 PLL clock divided by 
 556:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC12_CLKSRC_PLL_DIV_6    RCC_CFGR2_ADCPRE12_DIV6   /*!< ADC12 PLL clock divided by 
 557:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC12_CLKSRC_PLL_DIV_8    RCC_CFGR2_ADCPRE12_DIV8   /*!< ADC12 PLL clock divided by 
 558:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC12_CLKSRC_PLL_DIV_10   RCC_CFGR2_ADCPRE12_DIV10  /*!< ADC12 PLL clock divided by 
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 198


 559:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC12_CLKSRC_PLL_DIV_12   RCC_CFGR2_ADCPRE12_DIV12  /*!< ADC12 PLL clock divided by 
 560:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC12_CLKSRC_PLL_DIV_16   RCC_CFGR2_ADCPRE12_DIV16  /*!< ADC12 PLL clock divided by 
 561:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC12_CLKSRC_PLL_DIV_32   RCC_CFGR2_ADCPRE12_DIV32  /*!< ADC12 PLL clock divided by 
 562:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC12_CLKSRC_PLL_DIV_64   RCC_CFGR2_ADCPRE12_DIV64  /*!< ADC12 PLL clock divided by 
 563:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC12_CLKSRC_PLL_DIV_128  RCC_CFGR2_ADCPRE12_DIV128 /*!< ADC12 PLL clock divided by 
 564:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC12_CLKSRC_PLL_DIV_256  RCC_CFGR2_ADCPRE12_DIV256 /*!< ADC12 PLL clock divided by 
 565:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 566:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 567:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 568:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 569:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* RCC_CFGR2_ADCPRE12 && RCC_CFGR2_ADCPRE34 */
 570:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 571:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* RCC_CFGR_ADCPRE */
 572:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 573:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR_SDPRE)
 574:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SDADC_CLKSOURCE_SYSCLK Peripheral SDADC clock source selection
 575:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 576:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 577:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_SDADC_CLKSRC_SYS_DIV_1    RCC_CFGR_SDPRE_DIV1   /*!< SDADC CLK not divided */
 578:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_SDADC_CLKSRC_SYS_DIV_2    RCC_CFGR_SDPRE_DIV2   /*!< SDADC CLK divided by 2 */
 579:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_SDADC_CLKSRC_SYS_DIV_4    RCC_CFGR_SDPRE_DIV4   /*!< SDADC CLK divided by 4 */
 580:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_SDADC_CLKSRC_SYS_DIV_6    RCC_CFGR_SDPRE_DIV6   /*!< SDADC CLK divided by 6 */
 581:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_SDADC_CLKSRC_SYS_DIV_8    RCC_CFGR_SDPRE_DIV8   /*!< SDADC CLK divided by 8 */
 582:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_SDADC_CLKSRC_SYS_DIV_10   RCC_CFGR_SDPRE_DIV10  /*!< SDADC CLK divided by 10 */
 583:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_SDADC_CLKSRC_SYS_DIV_12   RCC_CFGR_SDPRE_DIV12  /*!< SDADC CLK divided by 12 */
 584:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_SDADC_CLKSRC_SYS_DIV_14   RCC_CFGR_SDPRE_DIV14  /*!< SDADC CLK divided by 14 */
 585:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_SDADC_CLKSRC_SYS_DIV_16   RCC_CFGR_SDPRE_DIV16  /*!< SDADC CLK divided by 16 */
 586:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_SDADC_CLKSRC_SYS_DIV_20   RCC_CFGR_SDPRE_DIV20  /*!< SDADC CLK divided by 20 */
 587:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_SDADC_CLKSRC_SYS_DIV_24   RCC_CFGR_SDPRE_DIV24  /*!< SDADC CLK divided by 24 */
 588:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_SDADC_CLKSRC_SYS_DIV_28   RCC_CFGR_SDPRE_DIV28  /*!< SDADC CLK divided by 28 */
 589:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_SDADC_CLKSRC_SYS_DIV_32   RCC_CFGR_SDPRE_DIV32  /*!< SDADC CLK divided by 32 */
 590:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_SDADC_CLKSRC_SYS_DIV_36   RCC_CFGR_SDPRE_DIV36  /*!< SDADC CLK divided by 36 */
 591:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_SDADC_CLKSRC_SYS_DIV_40   RCC_CFGR_SDPRE_DIV40  /*!< SDADC CLK divided by 40 */
 592:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_SDADC_CLKSRC_SYS_DIV_44   RCC_CFGR_SDPRE_DIV44  /*!< SDADC CLK divided by 44 */
 593:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_SDADC_CLKSRC_SYS_DIV_48   RCC_CFGR_SDPRE_DIV48  /*!< SDADC CLK divided by 48 */
 594:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 595:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 596:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 597:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 598:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* RCC_CFGR_SDPRE */
 599:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 600:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_USART Peripheral USART get clock source
 601:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 602:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 603:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_USART1_CLKSOURCE          RCC_POSITION_USART1SW /*!< USART1 Clock source selection *
 604:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR3_USART2SW)
 605:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_USART2_CLKSOURCE          RCC_POSITION_USART2SW /*!< USART2 Clock source selection *
 606:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* RCC_CFGR3_USART2SW */
 607:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR3_USART3SW)
 608:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_USART3_CLKSOURCE          RCC_POSITION_USART3SW /*!< USART3 Clock source selection *
 609:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* RCC_CFGR3_USART3SW */
 610:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 611:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 612:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 613:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 614:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR3_UART4SW) || defined(RCC_CFGR3_UART5SW)
 615:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_UART Peripheral UART get clock source
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 199


 616:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 617:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 618:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_UART4_CLKSOURCE           RCC_CFGR3_UART4SW /*!< UART4 Clock source selection */
 619:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_UART5_CLKSOURCE           RCC_CFGR3_UART5SW /*!< UART5 Clock source selection */
 620:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 621:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 622:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 623:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 624:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* RCC_CFGR3_UART4SW || RCC_CFGR3_UART5SW */
 625:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 626:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_I2C Peripheral I2C get clock source
 627:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 628:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 629:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_I2C1_CLKSOURCE            RCC_CFGR3_I2C1SW /*!< I2C1 Clock source selection */
 630:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR3_I2C2SW)
 631:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_I2C2_CLKSOURCE            RCC_CFGR3_I2C2SW /*!< I2C2 Clock source selection */
 632:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /*RCC_CFGR3_I2C2SW*/
 633:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR3_I2C3SW)
 634:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_I2C3_CLKSOURCE            RCC_CFGR3_I2C3SW /*!< I2C3 Clock source selection */
 635:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /*RCC_CFGR3_I2C3SW*/
 636:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 637:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 638:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 639:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 640:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR_I2SSRC)
 641:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_I2S Peripheral I2S get clock source
 642:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 643:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 644:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_I2S_CLKSOURCE             RCC_CFGR_I2SSRC       /*!< I2S Clock source selection */
 645:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 646:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 647:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 648:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 649:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* RCC_CFGR_I2SSRC */
 650:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 651:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR3_TIMSW)
 652:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_TIM TIMx Peripheral TIM get clock source
 653:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 654:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 655:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_TIM1_CLKSOURCE            (RCC_POSITION_TIM1SW - RCC_POSITION_TIM1SW)  /*!< TIM1 Clo
 656:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR3_TIM2SW)
 657:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_TIM2_CLKSOURCE            (RCC_POSITION_TIM2SW - RCC_POSITION_TIM1SW)  /*!< TIM2 Clo
 658:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /*RCC_CFGR3_TIM2SW*/
 659:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR3_TIM8SW)
 660:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_TIM8_CLKSOURCE            (RCC_POSITION_TIM8SW - RCC_POSITION_TIM1SW)  /*!< TIM8 Clo
 661:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /*RCC_CFGR3_TIM8SW*/
 662:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR3_TIM15SW)
 663:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_TIM15_CLKSOURCE           (RCC_POSITION_TIM15SW - RCC_POSITION_TIM1SW) /*!< TIM15 Cl
 664:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /*RCC_CFGR3_TIM15SW*/
 665:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR3_TIM16SW)
 666:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_TIM16_CLKSOURCE           (RCC_POSITION_TIM16SW - RCC_POSITION_TIM1SW) /*!< TIM16 Cl
 667:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /*RCC_CFGR3_TIM16SW*/
 668:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR3_TIM17SW)
 669:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_TIM17_CLKSOURCE           (RCC_POSITION_TIM17SW - RCC_POSITION_TIM1SW) /*!< TIM17 Cl
 670:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /*RCC_CFGR3_TIM17SW*/
 671:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR3_TIM20SW)
 672:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_TIM20_CLKSOURCE           (RCC_POSITION_TIM20SW - RCC_POSITION_TIM1SW) /*!< TIM20 Cl
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 200


 673:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /*RCC_CFGR3_TIM20SW*/
 674:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR3_TIM34SW)
 675:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_TIM34_CLKSOURCE           (RCC_POSITION_TIM34SW - RCC_POSITION_TIM1SW) /*!< TIM3/4 C
 676:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /*RCC_CFGR3_TIM34SW*/
 677:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 678:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 679:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 680:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 681:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* RCC_CFGR3_TIMSW */
 682:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 683:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(HRTIM1)
 684:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_HRTIM1 Peripheral HRTIM1 get clock source
 685:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 686:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 687:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_HRTIM1_CLKSOURCE          RCC_CFGR3_HRTIM1SW /*!< HRTIM1 Clock source selection */
 688:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 689:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 690:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 691:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 692:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* HRTIM1 */
 693:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 694:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(CEC)
 695:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_CEC Peripheral CEC get clock source
 696:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 697:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 698:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_CEC_CLKSOURCE             RCC_CFGR3_CECSW /*!< CEC Clock source selection */
 699:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 700:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 701:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 702:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 703:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* CEC */
 704:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 705:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(USB)
 706:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_USB Peripheral USB get clock source
 707:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 708:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 709:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_USB_CLKSOURCE             RCC_CFGR_USBPRE /*!< USB Clock source selection */
 710:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 711:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 712:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 713:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 714:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* USB */
 715:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 716:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR_ADCPRE)
 717:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_ADC Peripheral ADC get clock source
 718:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 719:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 720:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC_CLKSOURCE             RCC_CFGR_ADCPRE /*!< ADC Clock source selection */
 721:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 722:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 723:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 724:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 725:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* RCC_CFGR_ADCPRE */
 726:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 727:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR2_ADC1PRES) || defined(RCC_CFGR2_ADCPRE12) || defined(RCC_CFGR2_ADCPRE34)
 728:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_ADCXX Peripheral ADC get clock source
 729:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 201


 730:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 731:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR2_ADC1PRES)
 732:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC1_CLKSOURCE            RCC_CFGR2_ADC1PRES /*!< ADC1 Clock source selection */
 733:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #else
 734:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC12_CLKSOURCE           RCC_CFGR2_ADCPRE12 /*!< ADC12 Clock source selection */
 735:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR2_ADCPRE34)
 736:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ADC34_CLKSOURCE           RCC_CFGR2_ADCPRE34 /*!< ADC34 Clock source selection */
 737:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /*RCC_CFGR2_ADCPRE34*/
 738:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /*RCC_CFGR2_ADC1PRES*/
 739:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 740:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 741:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 742:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 743:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* RCC_CFGR2_ADC1PRES || RCC_CFGR2_ADCPRE12 || RCC_CFGR2_ADCPRE34 */
 744:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 745:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR_SDPRE)
 746:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SDADC Peripheral SDADC get clock source
 747:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 748:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 749:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_SDADC_CLKSOURCE           RCC_CFGR_SDPRE  /*!< SDADC Clock source selection */
 750:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 751:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 752:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 753:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 754:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* RCC_CFGR_SDPRE */
 755:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 756:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 757:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_RTC_CLKSOURCE  RTC clock source selection
 758:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 759:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 760:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_RTC_CLKSOURCE_NONE          0x00000000U                   /*!< No clock used as RTC 
 761:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_RTC_CLKSOURCE_LSE           RCC_BDCR_RTCSEL_0       /*!< LSE oscillator clock used a
 762:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_RTC_CLKSOURCE_LSI           RCC_BDCR_RTCSEL_1       /*!< LSI oscillator clock used a
 763:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_RTC_CLKSOURCE_HSE_DIV32     RCC_BDCR_RTCSEL         /*!< HSE oscillator clock divide
 764:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 765:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 766:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 767:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 768:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLL_MUL PLL Multiplicator factor
 769:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 770:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 771:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_2                   RCC_CFGR_PLLMUL2  /*!< PLL input clock*2 */
 772:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_3                   RCC_CFGR_PLLMUL3  /*!< PLL input clock*3 */
 773:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_4                   RCC_CFGR_PLLMUL4  /*!< PLL input clock*4 */
 774:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_5                   RCC_CFGR_PLLMUL5  /*!< PLL input clock*5 */
 775:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_6                   RCC_CFGR_PLLMUL6  /*!< PLL input clock*6 */
 776:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_7                   RCC_CFGR_PLLMUL7  /*!< PLL input clock*7 */
 777:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_8                   RCC_CFGR_PLLMUL8  /*!< PLL input clock*8 */
 778:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_9                   RCC_CFGR_PLLMUL9  /*!< PLL input clock*9 */
 779:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_10                  RCC_CFGR_PLLMUL10  /*!< PLL input clock*10 */
 780:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_11                  RCC_CFGR_PLLMUL11  /*!< PLL input clock*11 */
 781:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_12                  RCC_CFGR_PLLMUL12  /*!< PLL input clock*12 */
 782:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_13                  RCC_CFGR_PLLMUL13  /*!< PLL input clock*13 */
 783:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_14                  RCC_CFGR_PLLMUL14  /*!< PLL input clock*14 */
 784:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_15                  RCC_CFGR_PLLMUL15  /*!< PLL input clock*15 */
 785:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PLL_MUL_16                  RCC_CFGR_PLLMUL16  /*!< PLL input clock*16 */
 786:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 202


 787:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 788:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 789:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 790:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLLSOURCE PLL SOURCE
 791:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 792:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 793:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE               RCC_CFGR_PLLSRC_HSE_PREDIV                    /*!< HSE/P
 794:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_PLLSRC_PREDIV1_SUPPORT)
 795:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSI               RCC_CFGR_PLLSRC_HSI_PREDIV                    /*!< HSI/P
 796:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #else
 797:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSI_DIV_2         RCC_CFGR_PLLSRC_HSI_DIV2                      /*!< HSI c
 798:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE_DIV_1         (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV1)    
 799:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE_DIV_2         (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV2)    
 800:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE_DIV_3         (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV3)    
 801:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE_DIV_4         (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV4)    
 802:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE_DIV_5         (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV5)    
 803:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE_DIV_6         (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV6)    
 804:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE_DIV_7         (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV7)    
 805:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE_DIV_8         (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV8)    
 806:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE_DIV_9         (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV9)    
 807:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE_DIV_10        (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV10)   
 808:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE_DIV_11        (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV11)   
 809:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE_DIV_12        (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV12)   
 810:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE_DIV_13        (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV13)   
 811:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE_DIV_14        (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV14)   
 812:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE_DIV_15        (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV15)   
 813:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE_DIV_16        (RCC_CFGR_PLLSRC_HSE_PREDIV | RCC_CFGR2_PREDIV_DIV16)   
 814:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* RCC_PLLSRC_PREDIV1_SUPPORT */
 815:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 816:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 817:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 818:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 819:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PREDIV_DIV PREDIV Division factor
 820:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 821:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 822:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PREDIV_DIV_1                RCC_CFGR2_PREDIV_DIV1   /*!< PREDIV input clock not divi
 823:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PREDIV_DIV_2                RCC_CFGR2_PREDIV_DIV2   /*!< PREDIV input clock divided 
 824:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PREDIV_DIV_3                RCC_CFGR2_PREDIV_DIV3   /*!< PREDIV input clock divided 
 825:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PREDIV_DIV_4                RCC_CFGR2_PREDIV_DIV4   /*!< PREDIV input clock divided 
 826:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PREDIV_DIV_5                RCC_CFGR2_PREDIV_DIV5   /*!< PREDIV input clock divided 
 827:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PREDIV_DIV_6                RCC_CFGR2_PREDIV_DIV6   /*!< PREDIV input clock divided 
 828:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PREDIV_DIV_7                RCC_CFGR2_PREDIV_DIV7   /*!< PREDIV input clock divided 
 829:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PREDIV_DIV_8                RCC_CFGR2_PREDIV_DIV8   /*!< PREDIV input clock divided 
 830:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PREDIV_DIV_9                RCC_CFGR2_PREDIV_DIV9   /*!< PREDIV input clock divided 
 831:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PREDIV_DIV_10               RCC_CFGR2_PREDIV_DIV10  /*!< PREDIV input clock divided 
 832:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PREDIV_DIV_11               RCC_CFGR2_PREDIV_DIV11  /*!< PREDIV input clock divided 
 833:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PREDIV_DIV_12               RCC_CFGR2_PREDIV_DIV12  /*!< PREDIV input clock divided 
 834:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PREDIV_DIV_13               RCC_CFGR2_PREDIV_DIV13  /*!< PREDIV input clock divided 
 835:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PREDIV_DIV_14               RCC_CFGR2_PREDIV_DIV14  /*!< PREDIV input clock divided 
 836:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PREDIV_DIV_15               RCC_CFGR2_PREDIV_DIV15  /*!< PREDIV input clock divided 
 837:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_PREDIV_DIV_16               RCC_CFGR2_PREDIV_DIV16  /*!< PREDIV input clock divided 
 838:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 839:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 840:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 841:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 842:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 843:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 203


 844:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 845:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 846:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /* Exported macro ------------------------------------------------------------*/
 847:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_Exported_Macros RCC Exported Macros
 848:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 849:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 850:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 851:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EM_WRITE_READ Common Write and read registers Macros
 852:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 853:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 854:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 855:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 856:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Write a value in RCC register
 857:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  __REG__ Register to be written
 858:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  __VALUE__ Value to be written in the register
 859:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
 860:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 861:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_WriteReg(__REG__, __VALUE__) WRITE_REG(RCC->__REG__, (__VALUE__))
 862:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 863:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 864:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Read a value in RCC register
 865:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  __REG__ Register to be read
 866:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval Register value
 867:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 868:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define LL_RCC_ReadReg(__REG__) READ_REG(RCC->__REG__)
 869:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 870:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 871:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 872:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 873:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EM_CALC_FREQ Calculate frequencies
 874:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
 875:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 876:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 877:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_PLLSRC_PREDIV1_SUPPORT)
 878:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 879:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Helper macro to calculate the PLLCLK frequency
 880:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @note ex: @ref __LL_RCC_CALC_PLLCLK_FREQ (HSE_VALUE, @ref LL_RCC_PLL_GetMultiplicator()
 881:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *             , @ref LL_RCC_PLL_GetPrediv());
 882:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  __INPUTFREQ__ PLL Input frequency (based on HSE/HSI)
 883:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  __PLLMUL__ This parameter can be one of the following values:
 884:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_2
 885:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_3
 886:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_4
 887:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_5
 888:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_6
 889:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_7
 890:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_8
 891:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_9
 892:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_10
 893:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_11
 894:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_12
 895:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_13
 896:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_14
 897:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_15
 898:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_16
 899:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  __PLLPREDIV__ This parameter can be one of the following values:
 900:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PREDIV_DIV_1
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 204


 901:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PREDIV_DIV_2
 902:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PREDIV_DIV_3
 903:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PREDIV_DIV_4
 904:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PREDIV_DIV_5
 905:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PREDIV_DIV_6
 906:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PREDIV_DIV_7
 907:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PREDIV_DIV_8
 908:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PREDIV_DIV_9
 909:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PREDIV_DIV_10
 910:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PREDIV_DIV_11
 911:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PREDIV_DIV_12
 912:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PREDIV_DIV_13
 913:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PREDIV_DIV_14
 914:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PREDIV_DIV_15
 915:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PREDIV_DIV_16
 916:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval PLL clock frequency (in Hz)
 917:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 918:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define __LL_RCC_CALC_PLLCLK_FREQ(__INPUTFREQ__, __PLLMUL__, __PLLPREDIV__) \
 919:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****           (((__INPUTFREQ__) / ((((__PLLPREDIV__) & RCC_CFGR2_PREDIV) + 1U))) * ((((__PLLMUL__) & RC
 920:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 921:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #else
 922:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 923:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Helper macro to calculate the PLLCLK frequency
 924:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @note ex: @ref __LL_RCC_CALC_PLLCLK_FREQ (HSE_VALUE / (@ref LL_RCC_PLL_GetPrediv () + 1), @ref 
 925:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  __INPUTFREQ__ PLL Input frequency (based on HSE div Prediv / HSI div 2)
 926:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  __PLLMUL__ This parameter can be one of the following values:
 927:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_2
 928:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_3
 929:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_4
 930:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_5
 931:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_6
 932:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_7
 933:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_8
 934:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_9
 935:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_10
 936:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_11
 937:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_12
 938:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_13
 939:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_14
 940:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_15
 941:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_16
 942:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval PLL clock frequency (in Hz)
 943:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 944:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define __LL_RCC_CALC_PLLCLK_FREQ(__INPUTFREQ__, __PLLMUL__) \
 945:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****           ((__INPUTFREQ__) * ((((__PLLMUL__) & RCC_CFGR_PLLMUL) >> RCC_POSITION_PLLMUL) + 2U))
 946:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* RCC_PLLSRC_PREDIV1_SUPPORT */
 947:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 948:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Helper macro to calculate the HCLK frequency
 949:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @note: __AHBPRESCALER__ be retrieved by @ref LL_RCC_GetAHBPrescaler
 950:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *        ex: __LL_RCC_CALC_HCLK_FREQ(LL_RCC_GetAHBPrescaler())
 951:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  __SYSCLKFREQ__ SYSCLK frequency (based on HSE/HSI/PLLCLK)
 952:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  __AHBPRESCALER__ This parameter can be one of the following values:
 953:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_1
 954:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_2
 955:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_4
 956:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_8
 957:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_16
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 205


 958:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_64
 959:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_128
 960:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_256
 961:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_512
 962:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval HCLK clock frequency (in Hz)
 963:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 964:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define __LL_RCC_CALC_HCLK_FREQ(__SYSCLKFREQ__, __AHBPRESCALER__) ((__SYSCLKFREQ__) >> AHBPrescTabl
 965:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 966:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 967:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Helper macro to calculate the PCLK1 frequency (ABP1)
 968:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @note: __APB1PRESCALER__ be retrieved by @ref LL_RCC_GetAPB1Prescaler
 969:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *        ex: __LL_RCC_CALC_PCLK1_FREQ(LL_RCC_GetAPB1Prescaler())
 970:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  __HCLKFREQ__ HCLK frequency
 971:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  __APB1PRESCALER__: This parameter can be one of the following values:
 972:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_1
 973:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_2
 974:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_4
 975:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_8
 976:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_16
 977:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval PCLK1 clock frequency (in Hz)
 978:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 979:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define __LL_RCC_CALC_PCLK1_FREQ(__HCLKFREQ__, __APB1PRESCALER__) ((__HCLKFREQ__) >> APBPrescTable[
 980:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 981:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 982:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Helper macro to calculate the PCLK2 frequency (ABP2)
 983:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @note: __APB2PRESCALER__ be retrieved by @ref LL_RCC_GetAPB2Prescaler
 984:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *        ex: __LL_RCC_CALC_PCLK2_FREQ(LL_RCC_GetAPB2Prescaler())
 985:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  __HCLKFREQ__ HCLK frequency
 986:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  __APB2PRESCALER__: This parameter can be one of the following values:
 987:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_1
 988:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_2
 989:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_4
 990:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_8
 991:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_16
 992:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval PCLK2 clock frequency (in Hz)
 993:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 994:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #define __LL_RCC_CALC_PCLK2_FREQ(__HCLKFREQ__, __APB2PRESCALER__) ((__HCLKFREQ__) >> APBPrescTable[
 995:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
 996:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
 997:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
 998:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
 999:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1000:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1001:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
1002:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1003:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1004:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /* Exported functions --------------------------------------------------------*/
1005:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_Exported_Functions RCC Exported Functions
1006:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
1007:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1008:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1009:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_HSE HSE
1010:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
1011:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1012:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1013:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1014:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Enable the Clock Security System.
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 206


1015:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CR           CSSON         LL_RCC_HSE_EnableCSS
1016:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
1017:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1018:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_EnableCSS(void)
1019:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1020:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_CSSON);
1021:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1022:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1023:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1024:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Disable the Clock Security System.
1025:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @note Cannot be disabled in HSE is ready (only by hardware)
1026:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CR           CSSON         LL_RCC_HSE_DisableCSS
1027:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
1028:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1029:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_DisableCSS(void)
1030:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1031:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_CSSON);
1032:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1033:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1034:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1035:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Enable HSE external oscillator (HSE Bypass)
1036:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CR           HSEBYP        LL_RCC_HSE_EnableBypass
1037:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
1038:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1039:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_EnableBypass(void)
1040:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1041:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_HSEBYP);
1042:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1043:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1044:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1045:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Disable HSE external oscillator (HSE Bypass)
1046:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CR           HSEBYP        LL_RCC_HSE_DisableBypass
1047:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
1048:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1049:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_DisableBypass(void)
1050:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1051:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP);
1052:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1053:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1054:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1055:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Enable HSE crystal oscillator (HSE ON)
1056:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CR           HSEON         LL_RCC_HSE_Enable
1057:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
1058:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1059:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_Enable(void)
1060:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1061:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_HSEON);
1062:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1063:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1064:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1065:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Disable HSE crystal oscillator (HSE ON)
1066:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CR           HSEON         LL_RCC_HSE_Disable
1067:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
1068:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1069:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_Disable(void)
1070:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1071:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 207


1072:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1073:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1074:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1075:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Check if HSE oscillator Ready
1076:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CR           HSERDY        LL_RCC_HSE_IsReady
1077:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
1078:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1079:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSE_IsReady(void)
1080:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1081:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   return (READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY));
1082:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1083:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1084:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1085:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
1086:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1087:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1088:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_HSI HSI
1089:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
1090:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1091:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1092:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1093:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Enable HSI oscillator
1094:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CR           HSION         LL_RCC_HSI_Enable
1095:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
1096:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1097:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_Enable(void)
 770              		.loc 6 1097 22 view .LVU238
 771              	.LBB149:
1098:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1099:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_HSION);
 772              		.loc 6 1099 3 view .LVU239
 773 0012 A2F58052 		sub	r2, r2, #4096
 774 0016 1368     		ldr	r3, [r2]
 775 0018 43F00103 		orr	r3, r3, #1
 776 001c 1360     		str	r3, [r2]
 777              	.L15:
 778              	.LBE149:
 779              	.LBE148:
 106:Src/main.c    ****   LL_RCC_HSI_SetCalibTrimming(16);
 780              		.loc 1 106 3 discriminator 1 view .LVU240
 781              	.LBB150:
 782              	.LBI150:
1100:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1101:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1102:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1103:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Disable HSI oscillator
1104:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CR           HSION         LL_RCC_HSI_Disable
1105:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
1106:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1107:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_Disable(void)
1108:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1109:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_HSION);
1110:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1111:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1112:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1113:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Check if HSI clock is ready
1114:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 208


1115:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
1116:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1117:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
 783              		.loc 6 1117 26 discriminator 1 view .LVU241
 784              	.LBB151:
1118:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1119:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   return (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY));
 785              		.loc 6 1119 3 discriminator 1 view .LVU242
 786              		.loc 6 1119 11 is_stmt 0 discriminator 1 view .LVU243
 787 001e 284B     		ldr	r3, .L19+4
 788 0020 1B68     		ldr	r3, [r3]
 789              	.LBE151:
 790              	.LBE150:
 103:Src/main.c    ****   {
 791              		.loc 1 103 8 discriminator 1 view .LVU244
 792 0022 13F0020F 		tst	r3, #2
 793 0026 FAD0     		beq	.L15
 107:Src/main.c    ****   LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSI_DIV_2, LL_RCC_PLL_MUL_9);
 794              		.loc 1 107 3 is_stmt 1 view .LVU245
 795              	.LVL35:
 796              	.LBB152:
 797              	.LBI152:
1120:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1121:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1122:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1123:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Get HSI Calibration value
1124:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @note When HSITRIM is written, HSICAL is updated with the sum of
1125:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *       HSITRIM and the factory trim value
1126:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CR        HSICAL        LL_RCC_HSI_GetCalibration
1127:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval Between Min_Data = 0x00 and Max_Data = 0xFF
1128:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1129:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSI_GetCalibration(void)
1130:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1131:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CR, RCC_CR_HSICAL) >> RCC_CR_HSICAL_Pos);
1132:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1133:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1134:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1135:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Set HSI Calibration trimming
1136:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @note user-programmable trimming value that is added to the HSICAL
1137:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @note Default value is 16, which, when added to the HSICAL value,
1138:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *       should trim the HSI to 16 MHz +/- 1 %
1139:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CR        HSITRIM       LL_RCC_HSI_SetCalibTrimming
1140:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  Value between Min_Data = 0x00 and Max_Data = 0x1F
1141:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
1142:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1143:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
 798              		.loc 6 1143 22 view .LVU246
 799              	.LBB153:
1144:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1145:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   MODIFY_REG(RCC->CR, RCC_CR_HSITRIM, Value << RCC_CR_HSITRIM_Pos);
 800              		.loc 6 1145 3 view .LVU247
 801 0028 254B     		ldr	r3, .L19+4
 802 002a 1A68     		ldr	r2, [r3]
 803 002c 22F0F802 		bic	r2, r2, #248
 804 0030 42F08002 		orr	r2, r2, #128
 805 0034 1A60     		str	r2, [r3]
 806              	.LVL36:
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 209


 807              		.loc 6 1145 3 is_stmt 0 view .LVU248
 808              	.LBE153:
 809              	.LBE152:
 108:Src/main.c    ****   LL_RCC_PLL_Enable();
 810              		.loc 1 108 3 is_stmt 1 view .LVU249
 811              	.LBB154:
 812              	.LBI154:
1146:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1147:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1148:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1149:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Get HSI Calibration trimming
1150:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CR        HSITRIM       LL_RCC_HSI_GetCalibTrimming
1151:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval Between Min_Data = 0x00 and Max_Data = 0x1F
1152:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1153:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSI_GetCalibTrimming(void)
1154:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1155:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CR, RCC_CR_HSITRIM) >> RCC_CR_HSITRIM_Pos);
1156:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1157:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1158:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1159:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
1160:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1161:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1162:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_LSE LSE
1163:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
1164:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1165:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1166:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1167:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Enable  Low Speed External (LSE) crystal.
1168:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll BDCR         LSEON         LL_RCC_LSE_Enable
1169:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
1170:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1171:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_Enable(void)
1172:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1173:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
1174:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1175:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1176:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1177:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Disable  Low Speed External (LSE) crystal.
1178:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll BDCR         LSEON         LL_RCC_LSE_Disable
1179:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
1180:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1181:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_Disable(void)
1182:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1183:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
1184:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1185:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1186:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1187:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Enable external clock source (LSE bypass).
1188:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll BDCR         LSEBYP        LL_RCC_LSE_EnableBypass
1189:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
1190:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1191:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_EnableBypass(void)
1192:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1193:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
1194:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1195:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 210


1196:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1197:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Disable external clock source (LSE bypass).
1198:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll BDCR         LSEBYP        LL_RCC_LSE_DisableBypass
1199:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
1200:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1201:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_DisableBypass(void)
1202:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1203:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
1204:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1205:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1206:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1207:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Set LSE oscillator drive capability
1208:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @note The oscillator is in Xtal mode when it is not in bypass mode.
1209:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll BDCR         LSEDRV        LL_RCC_LSE_SetDriveCapability
1210:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  LSEDrive This parameter can be one of the following values:
1211:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_LOW
1212:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMLOW
1213:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMHIGH
1214:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_HIGH
1215:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
1216:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1217:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_SetDriveCapability(uint32_t LSEDrive)
1218:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1219:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
1220:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1221:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1222:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1223:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Get LSE oscillator drive capability
1224:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll BDCR         LSEDRV        LL_RCC_LSE_GetDriveCapability
1225:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1226:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_LOW
1227:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMLOW
1228:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMHIGH
1229:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_HIGH
1230:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1231:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_LSE_GetDriveCapability(void)
1232:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1233:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_LSEDRV));
1234:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1235:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1236:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1237:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Check if LSE oscillator Ready
1238:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll BDCR         LSERDY        LL_RCC_LSE_IsReady
1239:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
1240:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1241:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
1242:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1243:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   return (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY));
1244:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1245:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1246:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1247:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
1248:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1249:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1250:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_LSI LSI
1251:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
1252:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 211


1253:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1254:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1255:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Enable LSI Oscillator
1256:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CSR          LSION         LL_RCC_LSI_Enable
1257:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
1258:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1259:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSI_Enable(void)
1260:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1261:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   SET_BIT(RCC->CSR, RCC_CSR_LSION);
1262:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1263:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1264:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1265:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Disable LSI Oscillator
1266:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CSR          LSION         LL_RCC_LSI_Disable
1267:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
1268:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1269:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSI_Disable(void)
1270:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1271:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
1272:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1273:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1274:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1275:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Check if LSI is Ready
1276:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CSR          LSIRDY        LL_RCC_LSI_IsReady
1277:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
1278:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1279:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_LSI_IsReady(void)
1280:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1281:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   return (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == (RCC_CSR_LSIRDY));
1282:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1283:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1284:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1285:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
1286:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1287:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1288:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_System System
1289:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
1290:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1291:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1292:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1293:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Configure the system clock source
1294:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CFGR         SW            LL_RCC_SetSysClkSource
1295:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
1296:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSI
1297:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
1298:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
1299:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
1300:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1301:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
1302:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1303:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
1304:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1305:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1306:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1307:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Get the system clock source
1308:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CFGR         SWS           LL_RCC_GetSysClkSource
1309:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 212


1310:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
1311:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
1312:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
1313:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1314:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
1315:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1316:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
1317:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1318:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1319:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1320:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Set AHB prescaler
1321:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CFGR         HPRE          LL_RCC_SetAHBPrescaler
1322:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  Prescaler This parameter can be one of the following values:
1323:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_1
1324:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_2
1325:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_4
1326:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_8
1327:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_16
1328:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_64
1329:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_128
1330:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_256
1331:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_512
1332:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
1333:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1334:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
1335:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1336:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
1337:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1338:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1339:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1340:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Set APB1 prescaler
1341:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CFGR         PPRE1         LL_RCC_SetAPB1Prescaler
1342:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  Prescaler This parameter can be one of the following values:
1343:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_1
1344:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_2
1345:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_4
1346:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_8
1347:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_16
1348:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
1349:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1350:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
1351:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1352:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
1353:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1354:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1355:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1356:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Set APB2 prescaler
1357:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CFGR         PPRE2         LL_RCC_SetAPB2Prescaler
1358:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  Prescaler This parameter can be one of the following values:
1359:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_1
1360:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_2
1361:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_4
1362:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_8
1363:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_16
1364:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
1365:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1366:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 213


1367:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1368:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
1369:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1370:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1371:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1372:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Get AHB prescaler
1373:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CFGR         HPRE          LL_RCC_GetAHBPrescaler
1374:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1375:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_1
1376:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_2
1377:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_4
1378:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_8
1379:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_16
1380:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_64
1381:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_128
1382:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_256
1383:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_512
1384:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1385:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
1386:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1387:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
1388:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1389:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1390:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1391:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Get APB1 prescaler
1392:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CFGR         PPRE1         LL_RCC_GetAPB1Prescaler
1393:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1394:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_1
1395:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_2
1396:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_4
1397:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_8
1398:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_16
1399:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1400:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
1401:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1402:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
1403:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1404:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1405:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1406:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Get APB2 prescaler
1407:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CFGR         PPRE2         LL_RCC_GetAPB2Prescaler
1408:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1409:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_1
1410:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_2
1411:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_4
1412:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_8
1413:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_16
1414:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1415:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
1416:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1417:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
1418:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1419:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1420:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1421:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
1422:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1423:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 214


1424:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_MCO MCO
1425:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
1426:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1427:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1428:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1429:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Configure MCOx
1430:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CFGR         MCO           LL_RCC_ConfigMCO\n
1431:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         CFGR         MCOPRE        LL_RCC_ConfigMCO\n
1432:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         CFGR         PLLNODIV      LL_RCC_ConfigMCO
1433:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  MCOxSource This parameter can be one of the following values:
1434:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_NOCLOCK
1435:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_SYSCLK
1436:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_HSI
1437:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_HSE
1438:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_LSI
1439:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_LSE
1440:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_PLLCLK (*)
1441:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_PLLCLK_DIV_2
1442:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *
1443:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         (*) value not defined in all devices
1444:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  MCOxPrescaler This parameter can be one of the following values:
1445:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1_DIV_1
1446:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1_DIV_2 (*)
1447:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1_DIV_4 (*)
1448:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1_DIV_8 (*)
1449:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1_DIV_16 (*)
1450:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1_DIV_32 (*)
1451:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1_DIV_64 (*)
1452:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1_DIV_128 (*)
1453:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *
1454:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         (*) value not defined in all devices
1455:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
1456:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1457:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_ConfigMCO(uint32_t MCOxSource, uint32_t MCOxPrescaler)
1458:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1459:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR_MCOPRE)
1460:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR_PLLNODIV)
1461:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_MCOSEL | RCC_CFGR_MCOPRE | RCC_CFGR_PLLNODIV, MCOxSource | MCOxPre
1462:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #else
1463:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_MCOSEL | RCC_CFGR_MCOPRE, MCOxSource | MCOxPrescaler);
1464:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* RCC_CFGR_PLLNODIV */
1465:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #else
1466:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_MCOSEL, MCOxSource);
1467:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* RCC_CFGR_MCOPRE */
1468:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1469:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1470:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1471:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
1472:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1473:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1474:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_Peripheral_Clock_Source Peripheral Clock Source
1475:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
1476:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1477:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1478:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1479:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Configure USARTx clock source
1480:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CFGR3        USART1SW      LL_RCC_SetUSARTClockSource\n
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 215


1481:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         CFGR3        USART2SW      LL_RCC_SetUSARTClockSource\n
1482:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         CFGR3        USART3SW      LL_RCC_SetUSARTClockSource
1483:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  USARTxSource This parameter can be one of the following values:
1484:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE_PCLK1 (*)
1485:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE_PCLK2 (*)
1486:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE_SYSCLK
1487:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE_LSE
1488:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE_HSI
1489:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART2_CLKSOURCE_PCLK1 (*)
1490:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART2_CLKSOURCE_SYSCLK (*)
1491:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART2_CLKSOURCE_LSE (*)
1492:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART2_CLKSOURCE_HSI (*)
1493:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART3_CLKSOURCE_PCLK1 (*)
1494:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART3_CLKSOURCE_SYSCLK (*)
1495:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART3_CLKSOURCE_LSE (*)
1496:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART3_CLKSOURCE_HSI (*)
1497:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *
1498:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         (*) value not defined in all devices.
1499:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
1500:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1501:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetUSARTClockSource(uint32_t USARTxSource)
1502:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1503:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR3, (RCC_CFGR3_USART1SW << ((USARTxSource  & 0xFF000000U) >> 24U)), (USARTxSou
1504:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1505:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1506:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR3_UART4SW) || defined(RCC_CFGR3_UART5SW)
1507:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1508:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Configure UARTx clock source
1509:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CFGR3        UART4SW       LL_RCC_SetUARTClockSource\n
1510:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         CFGR3        UART5SW       LL_RCC_SetUARTClockSource
1511:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  UARTxSource This parameter can be one of the following values:
1512:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART4_CLKSOURCE_PCLK1
1513:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART4_CLKSOURCE_SYSCLK
1514:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART4_CLKSOURCE_LSE
1515:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART4_CLKSOURCE_HSI
1516:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART5_CLKSOURCE_PCLK1
1517:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART5_CLKSOURCE_SYSCLK
1518:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART5_CLKSOURCE_LSE
1519:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART5_CLKSOURCE_HSI
1520:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
1521:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1522:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetUARTClockSource(uint32_t UARTxSource)
1523:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1524:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR3, ((UARTxSource  & 0x0000FFFFU) << 8U), (UARTxSource & (RCC_CFGR3_UART4SW | 
1525:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1526:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* RCC_CFGR3_UART4SW || RCC_CFGR3_UART5SW */
1527:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1528:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1529:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Configure I2Cx clock source
1530:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CFGR3        I2C1SW        LL_RCC_SetI2CClockSource\n
1531:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         CFGR3        I2C2SW        LL_RCC_SetI2CClockSource\n
1532:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         CFGR3        I2C3SW        LL_RCC_SetI2CClockSource
1533:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  I2CxSource This parameter can be one of the following values:
1534:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C1_CLKSOURCE_HSI
1535:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C1_CLKSOURCE_SYSCLK
1536:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C2_CLKSOURCE_HSI (*)
1537:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C2_CLKSOURCE_SYSCLK (*)
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 216


1538:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C3_CLKSOURCE_HSI (*)
1539:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C3_CLKSOURCE_SYSCLK (*)
1540:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *
1541:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         (*) value not defined in all devices.
1542:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
1543:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1544:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetI2CClockSource(uint32_t I2CxSource)
1545:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1546:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR3, ((I2CxSource  & 0xFF000000U) >> 24U), (I2CxSource & 0x00FFFFFFU));
1547:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1548:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1549:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR_I2SSRC)
1550:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1551:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Configure I2Sx clock source
1552:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CFGR         I2SSRC        LL_RCC_SetI2SClockSource
1553:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  I2SxSource This parameter can be one of the following values:
1554:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2S_CLKSOURCE_SYSCLK
1555:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2S_CLKSOURCE_PIN
1556:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
1557:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1558:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetI2SClockSource(uint32_t I2SxSource)
1559:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1560:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_I2SSRC, I2SxSource);
1561:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1562:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* RCC_CFGR_I2SSRC */
1563:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1564:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR3_TIMSW)
1565:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1566:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Configure TIMx clock source
1567:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CFGR3        TIM1SW        LL_RCC_SetTIMClockSource\n
1568:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         CFGR3        TIM8SW        LL_RCC_SetTIMClockSource\n
1569:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         CFGR3        TIM15SW       LL_RCC_SetTIMClockSource\n
1570:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         CFGR3        TIM16SW       LL_RCC_SetTIMClockSource\n
1571:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         CFGR3        TIM17SW       LL_RCC_SetTIMClockSource\n
1572:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         CFGR3        TIM20SW       LL_RCC_SetTIMClockSource\n
1573:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         CFGR3        TIM2SW        LL_RCC_SetTIMClockSource\n
1574:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         CFGR3        TIM34SW       LL_RCC_SetTIMClockSource
1575:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  TIMxSource This parameter can be one of the following values:
1576:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM1_CLKSOURCE_PCLK2
1577:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM1_CLKSOURCE_PLL
1578:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM8_CLKSOURCE_PCLK2 (*)
1579:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM8_CLKSOURCE_PLL (*)
1580:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM15_CLKSOURCE_PCLK2 (*)
1581:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM15_CLKSOURCE_PLL (*)
1582:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM16_CLKSOURCE_PCLK2 (*)
1583:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM16_CLKSOURCE_PLL (*)
1584:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM17_CLKSOURCE_PCLK2 (*)
1585:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM17_CLKSOURCE_PLL (*)
1586:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM20_CLKSOURCE_PCLK2 (*)
1587:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM20_CLKSOURCE_PLL (*)
1588:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM2_CLKSOURCE_PCLK1 (*)
1589:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM2_CLKSOURCE_PLL (*)
1590:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM34_CLKSOURCE_PCLK1 (*)
1591:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM34_CLKSOURCE_PLL (*)
1592:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *
1593:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         (*) value not defined in all devices.
1594:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 217


1595:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1596:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetTIMClockSource(uint32_t TIMxSource)
1597:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1598:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR3, (RCC_CFGR3_TIM1SW << (TIMxSource >> 27U)), (TIMxSource & 0x03FFFFFFU));
1599:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1600:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* RCC_CFGR3_TIMSW */
1601:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1602:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(HRTIM1)
1603:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1604:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Configure HRTIMx clock source
1605:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CFGR3        HRTIMSW       LL_RCC_SetHRTIMClockSource
1606:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  HRTIMxSource This parameter can be one of the following values:
1607:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HRTIM1_CLKSOURCE_PCLK2
1608:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HRTIM1_CLKSOURCE_PLL
1609:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
1610:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1611:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetHRTIMClockSource(uint32_t HRTIMxSource)
1612:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1613:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR3, RCC_CFGR3_HRTIMSW, HRTIMxSource);
1614:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1615:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* HRTIM1 */
1616:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1617:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(CEC)
1618:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1619:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Configure CEC clock source
1620:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CFGR3        CECSW         LL_RCC_SetCECClockSource
1621:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  CECxSource This parameter can be one of the following values:
1622:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_CEC_CLKSOURCE_HSI_DIV244
1623:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_CEC_CLKSOURCE_LSE
1624:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
1625:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1626:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetCECClockSource(uint32_t CECxSource)
1627:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1628:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR3, RCC_CFGR3_CECSW, CECxSource);
1629:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1630:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* CEC */
1631:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1632:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(USB)
1633:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1634:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Configure USB clock source
1635:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CFGR         USBPRE        LL_RCC_SetUSBClockSource
1636:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  USBxSource This parameter can be one of the following values:
1637:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USB_CLKSOURCE_PLL
1638:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USB_CLKSOURCE_PLL_DIV_1_5
1639:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
1640:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1641:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetUSBClockSource(uint32_t USBxSource)
1642:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1643:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_USBPRE, USBxSource);
1644:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1645:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* USB */
1646:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1647:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR_ADCPRE)
1648:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1649:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Configure ADC clock source
1650:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CFGR         ADCPRE        LL_RCC_SetADCClockSource
1651:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  ADCxSource This parameter can be one of the following values:
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 218


1652:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC_CLKSRC_PCLK2_DIV_2
1653:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC_CLKSRC_PCLK2_DIV_4
1654:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC_CLKSRC_PCLK2_DIV_6
1655:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC_CLKSRC_PCLK2_DIV_8
1656:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
1657:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1658:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetADCClockSource(uint32_t ADCxSource)
1659:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1660:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_ADCPRE, ADCxSource);
1661:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1662:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1663:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #elif defined(RCC_CFGR2_ADC1PRES)
1664:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1665:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Configure ADC clock source
1666:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CFGR2        ADC1PRES      LL_RCC_SetADCClockSource
1667:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  ADCxSource This parameter can be one of the following values:
1668:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC1_CLKSRC_HCLK
1669:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC1_CLKSRC_PLL_DIV_1
1670:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC1_CLKSRC_PLL_DIV_2
1671:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC1_CLKSRC_PLL_DIV_4
1672:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC1_CLKSRC_PLL_DIV_6
1673:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC1_CLKSRC_PLL_DIV_8
1674:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC1_CLKSRC_PLL_DIV_10
1675:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC1_CLKSRC_PLL_DIV_12
1676:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC1_CLKSRC_PLL_DIV_16
1677:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC1_CLKSRC_PLL_DIV_32
1678:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC1_CLKSRC_PLL_DIV_64
1679:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC1_CLKSRC_PLL_DIV_128
1680:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC1_CLKSRC_PLL_DIV_256
1681:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
1682:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1683:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetADCClockSource(uint32_t ADCxSource)
1684:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1685:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR2, RCC_CFGR2_ADC1PRES, ADCxSource);
1686:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1687:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1688:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #elif defined(RCC_CFGR2_ADCPRE12) || defined(RCC_CFGR2_ADCPRE34)
1689:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1690:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Configure ADC clock source
1691:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CFGR2        ADCPRE12      LL_RCC_SetADCClockSource\n
1692:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         CFGR2        ADCPRE34      LL_RCC_SetADCClockSource
1693:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  ADCxSource This parameter can be one of the following values:
1694:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC12_CLKSRC_HCLK
1695:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC12_CLKSRC_PLL_DIV_1
1696:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC12_CLKSRC_PLL_DIV_2
1697:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC12_CLKSRC_PLL_DIV_4
1698:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC12_CLKSRC_PLL_DIV_6
1699:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC12_CLKSRC_PLL_DIV_8
1700:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC12_CLKSRC_PLL_DIV_10
1701:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC12_CLKSRC_PLL_DIV_12
1702:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC12_CLKSRC_PLL_DIV_16
1703:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC12_CLKSRC_PLL_DIV_32
1704:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC12_CLKSRC_PLL_DIV_64
1705:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC12_CLKSRC_PLL_DIV_128
1706:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC12_CLKSRC_PLL_DIV_256
1707:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC34_CLKSRC_HCLK (*)
1708:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC34_CLKSRC_PLL_DIV_1 (*)
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 219


1709:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC34_CLKSRC_PLL_DIV_2 (*)
1710:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC34_CLKSRC_PLL_DIV_4 (*)
1711:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC34_CLKSRC_PLL_DIV_6 (*)
1712:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC34_CLKSRC_PLL_DIV_8 (*)
1713:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC34_CLKSRC_PLL_DIV_10 (*)
1714:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC34_CLKSRC_PLL_DIV_12 (*)
1715:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC34_CLKSRC_PLL_DIV_16 (*)
1716:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC34_CLKSRC_PLL_DIV_32 (*)
1717:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC34_CLKSRC_PLL_DIV_64 (*)
1718:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC34_CLKSRC_PLL_DIV_128 (*)
1719:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC34_CLKSRC_PLL_DIV_256 (*)
1720:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *
1721:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         (*) value not defined in all devices.
1722:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
1723:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1724:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetADCClockSource(uint32_t ADCxSource)
1725:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1726:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR2_ADCPRE34)
1727:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR2, (ADCxSource >> 16U), (ADCxSource & 0x0000FFFFU));
1728:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #else
1729:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR2, RCC_CFGR2_ADCPRE12, ADCxSource);
1730:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* RCC_CFGR2_ADCPRE34 */
1731:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1732:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* RCC_CFGR_ADCPRE */
1733:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1734:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR_SDPRE)
1735:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1736:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Configure SDADCx clock source
1737:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CFGR         SDPRE      LL_RCC_SetSDADCClockSource
1738:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  SDADCxSource This parameter can be one of the following values:
1739:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDADC_CLKSRC_SYS_DIV_1
1740:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDADC_CLKSRC_SYS_DIV_2
1741:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDADC_CLKSRC_SYS_DIV_4
1742:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDADC_CLKSRC_SYS_DIV_6
1743:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDADC_CLKSRC_SYS_DIV_8
1744:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDADC_CLKSRC_SYS_DIV_10
1745:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDADC_CLKSRC_SYS_DIV_12
1746:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDADC_CLKSRC_SYS_DIV_14
1747:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDADC_CLKSRC_SYS_DIV_16
1748:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDADC_CLKSRC_SYS_DIV_20
1749:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDADC_CLKSRC_SYS_DIV_24
1750:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDADC_CLKSRC_SYS_DIV_28
1751:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDADC_CLKSRC_SYS_DIV_32
1752:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDADC_CLKSRC_SYS_DIV_36
1753:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDADC_CLKSRC_SYS_DIV_40
1754:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDADC_CLKSRC_SYS_DIV_44
1755:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDADC_CLKSRC_SYS_DIV_48
1756:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
1757:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1758:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetSDADCClockSource(uint32_t SDADCxSource)
1759:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1760:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_SDPRE, SDADCxSource);
1761:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1762:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* RCC_CFGR_SDPRE */
1763:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1764:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1765:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Get USARTx clock source
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 220


1766:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CFGR3        USART1SW      LL_RCC_GetUSARTClockSource\n
1767:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         CFGR3        USART2SW      LL_RCC_GetUSARTClockSource\n
1768:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         CFGR3        USART3SW      LL_RCC_GetUSARTClockSource
1769:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  USARTx This parameter can be one of the following values:
1770:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE
1771:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART2_CLKSOURCE (*)
1772:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART3_CLKSOURCE (*)
1773:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *
1774:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         (*) value not defined in all devices.
1775:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1776:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE_PCLK1 (*)
1777:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE_PCLK2 (*)
1778:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE_SYSCLK
1779:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE_LSE
1780:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE_HSI
1781:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART2_CLKSOURCE_PCLK1 (*)
1782:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART2_CLKSOURCE_SYSCLK (*)
1783:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART2_CLKSOURCE_LSE (*)
1784:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART2_CLKSOURCE_HSI (*)
1785:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART3_CLKSOURCE_PCLK1 (*)
1786:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART3_CLKSOURCE_SYSCLK (*)
1787:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART3_CLKSOURCE_LSE (*)
1788:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART3_CLKSOURCE_HSI (*)
1789:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *
1790:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         (*) value not defined in all devices.
1791:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1792:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetUSARTClockSource(uint32_t USARTx)
1793:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1794:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR3, (RCC_CFGR3_USART1SW << USARTx)) | (USARTx << 24U));
1795:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1796:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1797:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR3_UART4SW) || defined(RCC_CFGR3_UART5SW)
1798:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1799:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Get UARTx clock source
1800:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CFGR3        UART4SW       LL_RCC_GetUARTClockSource\n
1801:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         CFGR3        UART5SW       LL_RCC_GetUARTClockSource
1802:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  UARTx This parameter can be one of the following values:
1803:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART4_CLKSOURCE
1804:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART5_CLKSOURCE
1805:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1806:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART4_CLKSOURCE_PCLK1
1807:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART4_CLKSOURCE_SYSCLK
1808:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART4_CLKSOURCE_LSE
1809:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART4_CLKSOURCE_HSI
1810:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART5_CLKSOURCE_PCLK1
1811:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART5_CLKSOURCE_SYSCLK
1812:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART5_CLKSOURCE_LSE
1813:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART5_CLKSOURCE_HSI
1814:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1815:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetUARTClockSource(uint32_t UARTx)
1816:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1817:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR3, UARTx) | (UARTx >> 8U));
1818:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1819:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* RCC_CFGR3_UART4SW || RCC_CFGR3_UART5SW */
1820:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1821:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1822:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Get I2Cx clock source
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 221


1823:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CFGR3        I2C1SW        LL_RCC_GetI2CClockSource\n
1824:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         CFGR3        I2C2SW        LL_RCC_GetI2CClockSource\n
1825:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         CFGR3        I2C3SW        LL_RCC_GetI2CClockSource
1826:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  I2Cx This parameter can be one of the following values:
1827:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C1_CLKSOURCE
1828:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C2_CLKSOURCE (*)
1829:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C3_CLKSOURCE (*)
1830:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *
1831:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         (*) value not defined in all devices.
1832:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1833:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C1_CLKSOURCE_HSI
1834:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C1_CLKSOURCE_SYSCLK
1835:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C2_CLKSOURCE_HSI (*)
1836:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C2_CLKSOURCE_SYSCLK (*)
1837:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C3_CLKSOURCE_HSI (*)
1838:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C3_CLKSOURCE_SYSCLK (*)
1839:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *
1840:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         (*) value not defined in all devices.
1841:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1842:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetI2CClockSource(uint32_t I2Cx)
1843:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1844:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR3, I2Cx) | (I2Cx << 24U));
1845:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1846:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1847:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR_I2SSRC)
1848:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1849:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Get I2Sx clock source
1850:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CFGR         I2SSRC        LL_RCC_GetI2SClockSource
1851:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  I2Sx This parameter can be one of the following values:
1852:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2S_CLKSOURCE
1853:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1854:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2S_CLKSOURCE_SYSCLK
1855:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2S_CLKSOURCE_PIN
1856:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1857:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetI2SClockSource(uint32_t I2Sx)
1858:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1859:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR, I2Sx));
1860:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1861:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* RCC_CFGR_I2SSRC */
1862:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1863:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR3_TIMSW)
1864:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1865:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Get TIMx clock source
1866:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CFGR3        TIM1SW        LL_RCC_GetTIMClockSource\n
1867:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         CFGR3        TIM8SW        LL_RCC_GetTIMClockSource\n
1868:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         CFGR3        TIM15SW       LL_RCC_GetTIMClockSource\n
1869:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         CFGR3        TIM16SW       LL_RCC_GetTIMClockSource\n
1870:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         CFGR3        TIM17SW       LL_RCC_GetTIMClockSource\n
1871:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         CFGR3        TIM20SW       LL_RCC_GetTIMClockSource\n
1872:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         CFGR3        TIM2SW        LL_RCC_GetTIMClockSource\n
1873:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         CFGR3        TIM34SW       LL_RCC_GetTIMClockSource
1874:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  TIMx This parameter can be one of the following values:
1875:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM1_CLKSOURCE
1876:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM2_CLKSOURCE (*)
1877:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM8_CLKSOURCE (*)
1878:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM15_CLKSOURCE (*)
1879:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM16_CLKSOURCE (*)
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 222


1880:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM17_CLKSOURCE (*)
1881:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM20_CLKSOURCE (*)
1882:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM34_CLKSOURCE (*)
1883:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *
1884:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         (*) value not defined in all devices.
1885:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1886:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM1_CLKSOURCE_PCLK2
1887:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM1_CLKSOURCE_PLL
1888:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM8_CLKSOURCE_PCLK2 (*)
1889:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM8_CLKSOURCE_PLL (*)
1890:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM15_CLKSOURCE_PCLK2 (*)
1891:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM15_CLKSOURCE_PLL (*)
1892:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM16_CLKSOURCE_PCLK2 (*)
1893:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM16_CLKSOURCE_PLL (*)
1894:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM17_CLKSOURCE_PCLK2 (*)
1895:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM17_CLKSOURCE_PLL (*)
1896:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM20_CLKSOURCE_PCLK2 (*)
1897:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM20_CLKSOURCE_PLL (*)
1898:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM2_CLKSOURCE_PCLK1 (*)
1899:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM2_CLKSOURCE_PLL (*)
1900:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM34_CLKSOURCE_PCLK1 (*)
1901:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM34_CLKSOURCE_PLL (*)
1902:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *
1903:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         (*) value not defined in all devices.
1904:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1905:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetTIMClockSource(uint32_t TIMx)
1906:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1907:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR3, (RCC_CFGR3_TIM1SW << TIMx)) | (TIMx << 27U));
1908:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1909:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* RCC_CFGR3_TIMSW */
1910:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1911:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(HRTIM1)
1912:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1913:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Get HRTIMx clock source
1914:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CFGR3        HRTIMSW       LL_RCC_GetHRTIMClockSource
1915:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  HRTIMx This parameter can be one of the following values:
1916:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HRTIM1_CLKSOURCE
1917:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1918:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HRTIM1_CLKSOURCE_PCLK2
1919:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_HRTIM1_CLKSOURCE_PLL
1920:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1921:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetHRTIMClockSource(uint32_t HRTIMx)
1922:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1923:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR3, HRTIMx));
1924:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1925:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* HRTIM1 */
1926:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1927:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(CEC)
1928:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1929:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Get CEC clock source
1930:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CFGR3        CECSW         LL_RCC_GetCECClockSource
1931:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  CECx This parameter can be one of the following values:
1932:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_CEC_CLKSOURCE
1933:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1934:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_CEC_CLKSOURCE_HSI_DIV244
1935:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_CEC_CLKSOURCE_LSE
1936:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 223


1937:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetCECClockSource(uint32_t CECx)
1938:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1939:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR3, CECx));
1940:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1941:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* CEC */
1942:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1943:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(USB)
1944:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1945:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Get USBx clock source
1946:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CFGR         USBPRE        LL_RCC_GetUSBClockSource
1947:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  USBx This parameter can be one of the following values:
1948:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USB_CLKSOURCE
1949:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1950:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USB_CLKSOURCE_PLL
1951:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USB_CLKSOURCE_PLL_DIV_1_5
1952:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1953:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetUSBClockSource(uint32_t USBx)
1954:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1955:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR, USBx));
1956:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1957:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* USB */
1958:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1959:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR_ADCPRE)
1960:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1961:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Get ADCx clock source
1962:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CFGR         ADCPRE        LL_RCC_GetADCClockSource
1963:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  ADCx This parameter can be one of the following values:
1964:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC_CLKSOURCE
1965:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1966:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC_CLKSRC_PCLK2_DIV_2
1967:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC_CLKSRC_PCLK2_DIV_4
1968:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC_CLKSRC_PCLK2_DIV_6
1969:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC_CLKSRC_PCLK2_DIV_8
1970:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1971:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetADCClockSource(uint32_t ADCx)
1972:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1973:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR, ADCx));
1974:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
1975:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
1976:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #elif defined(RCC_CFGR2_ADC1PRES)
1977:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
1978:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Get ADCx clock source
1979:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CFGR2        ADC1PRES      LL_RCC_GetADCClockSource
1980:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  ADCx This parameter can be one of the following values:
1981:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC1_CLKSOURCE
1982:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1983:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC1_CLKSRC_HCLK
1984:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC1_CLKSRC_PLL_DIV_1
1985:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC1_CLKSRC_PLL_DIV_2
1986:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC1_CLKSRC_PLL_DIV_4
1987:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC1_CLKSRC_PLL_DIV_6
1988:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC1_CLKSRC_PLL_DIV_8
1989:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC1_CLKSRC_PLL_DIV_10
1990:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC1_CLKSRC_PLL_DIV_12
1991:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC1_CLKSRC_PLL_DIV_16
1992:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC1_CLKSRC_PLL_DIV_32
1993:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC1_CLKSRC_PLL_DIV_64
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 224


1994:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC1_CLKSRC_PLL_DIV_128
1995:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC1_CLKSRC_PLL_DIV_256
1996:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
1997:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetADCClockSource(uint32_t ADCx)
1998:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
1999:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR2, ADCx));
2000:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
2001:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
2002:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #elif defined(RCC_CFGR2_ADCPRE12) || defined(RCC_CFGR2_ADCPRE34)
2003:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
2004:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Get ADCx clock source
2005:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CFGR2        ADCPRE12      LL_RCC_GetADCClockSource\n
2006:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         CFGR2        ADCPRE34      LL_RCC_GetADCClockSource
2007:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  ADCx This parameter can be one of the following values:
2008:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC12_CLKSOURCE
2009:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC34_CLKSOURCE (*)
2010:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *
2011:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         (*) value not defined in all devices.
2012:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
2013:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC12_CLKSRC_HCLK
2014:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC12_CLKSRC_PLL_DIV_1
2015:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC12_CLKSRC_PLL_DIV_2
2016:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC12_CLKSRC_PLL_DIV_4
2017:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC12_CLKSRC_PLL_DIV_6
2018:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC12_CLKSRC_PLL_DIV_8
2019:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC12_CLKSRC_PLL_DIV_10
2020:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC12_CLKSRC_PLL_DIV_12
2021:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC12_CLKSRC_PLL_DIV_16
2022:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC12_CLKSRC_PLL_DIV_32
2023:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC12_CLKSRC_PLL_DIV_64
2024:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC12_CLKSRC_PLL_DIV_128
2025:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC12_CLKSRC_PLL_DIV_256
2026:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC34_CLKSRC_HCLK (*)
2027:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC34_CLKSRC_PLL_DIV_1 (*)
2028:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC34_CLKSRC_PLL_DIV_2 (*)
2029:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC34_CLKSRC_PLL_DIV_4 (*)
2030:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC34_CLKSRC_PLL_DIV_6 (*)
2031:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC34_CLKSRC_PLL_DIV_8 (*)
2032:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC34_CLKSRC_PLL_DIV_10 (*)
2033:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC34_CLKSRC_PLL_DIV_12 (*)
2034:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC34_CLKSRC_PLL_DIV_16 (*)
2035:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC34_CLKSRC_PLL_DIV_32 (*)
2036:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC34_CLKSRC_PLL_DIV_64 (*)
2037:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC34_CLKSRC_PLL_DIV_128 (*)
2038:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC34_CLKSRC_PLL_DIV_256 (*)
2039:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *
2040:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         (*) value not defined in all devices.
2041:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
2042:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetADCClockSource(uint32_t ADCx)
2043:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
2044:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR2_ADCPRE34)
2045:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR2, ADCx) | (ADCx << 16U));
2046:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #else
2047:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR2, ADCx));
2048:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /*RCC_CFGR2_ADCPRE34*/
2049:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
2050:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* RCC_CFGR_ADCPRE */
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 225


2051:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
2052:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_CFGR_SDPRE)
2053:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
2054:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Get SDADCx clock source
2055:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CFGR         SDPRE      LL_RCC_GetSDADCClockSource
2056:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  SDADCx This parameter can be one of the following values:
2057:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDADC_CLKSOURCE
2058:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
2059:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDADC_CLKSRC_SYS_DIV_1
2060:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDADC_CLKSRC_SYS_DIV_2
2061:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDADC_CLKSRC_SYS_DIV_4
2062:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDADC_CLKSRC_SYS_DIV_6
2063:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDADC_CLKSRC_SYS_DIV_8
2064:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDADC_CLKSRC_SYS_DIV_10
2065:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDADC_CLKSRC_SYS_DIV_12
2066:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDADC_CLKSRC_SYS_DIV_14
2067:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDADC_CLKSRC_SYS_DIV_16
2068:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDADC_CLKSRC_SYS_DIV_20
2069:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDADC_CLKSRC_SYS_DIV_24
2070:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDADC_CLKSRC_SYS_DIV_28
2071:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDADC_CLKSRC_SYS_DIV_32
2072:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDADC_CLKSRC_SYS_DIV_36
2073:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDADC_CLKSRC_SYS_DIV_40
2074:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDADC_CLKSRC_SYS_DIV_44
2075:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDADC_CLKSRC_SYS_DIV_48
2076:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
2077:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetSDADCClockSource(uint32_t SDADCx)
2078:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
2079:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR, SDADCx));
2080:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
2081:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #endif /* RCC_CFGR_SDPRE */
2082:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
2083:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
2084:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
2085:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
2086:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
2087:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_RTC RTC
2088:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
2089:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
2090:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
2091:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
2092:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Set RTC Clock Source
2093:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @note Once the RTC clock source has been selected, it cannot be changed any more unless
2094:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *       the Backup domain is reset. The BDRST bit can be used to reset them.
2095:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll BDCR         RTCSEL        LL_RCC_SetRTCClockSource
2096:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
2097:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_NONE
2098:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_LSE
2099:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_LSI
2100:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_HSE_DIV32
2101:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
2102:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
2103:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetRTCClockSource(uint32_t Source)
2104:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
2105:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
2106:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
2107:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 226


2108:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
2109:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Get RTC Clock Source
2110:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll BDCR         RTCSEL        LL_RCC_GetRTCClockSource
2111:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
2112:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_NONE
2113:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_LSE
2114:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_LSI
2115:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_HSE_DIV32
2116:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
2117:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetRTCClockSource(void)
2118:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
2119:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
2120:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
2121:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
2122:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
2123:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Enable RTC
2124:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll BDCR         RTCEN         LL_RCC_EnableRTC
2125:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
2126:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
2127:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_EnableRTC(void)
2128:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
2129:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
2130:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
2131:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
2132:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
2133:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Disable RTC
2134:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll BDCR         RTCEN         LL_RCC_DisableRTC
2135:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
2136:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
2137:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_DisableRTC(void)
2138:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
2139:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   CLEAR_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
2140:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
2141:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
2142:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
2143:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Check if RTC has been enabled or not
2144:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll BDCR         RTCEN         LL_RCC_IsEnabledRTC
2145:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
2146:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
2147:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_IsEnabledRTC(void)
2148:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
2149:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   return (READ_BIT(RCC->BDCR, RCC_BDCR_RTCEN) == (RCC_BDCR_RTCEN));
2150:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
2151:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
2152:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
2153:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Force the Backup domain reset
2154:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll BDCR         BDRST         LL_RCC_ForceBackupDomainReset
2155:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
2156:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
2157:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_ForceBackupDomainReset(void)
2158:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
2159:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
2160:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
2161:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
2162:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
2163:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Release the Backup domain reset
2164:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll BDCR         BDRST         LL_RCC_ReleaseBackupDomainReset
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 227


2165:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
2166:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
2167:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_ReleaseBackupDomainReset(void)
2168:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
2169:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
2170:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
2171:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
2172:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
2173:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @}
2174:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
2175:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
2176:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_PLL PLL
2177:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @{
2178:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
2179:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
2180:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
2181:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Enable PLL
2182:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
2183:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
2184:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
2185:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_Enable(void)
2186:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
2187:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_PLLON);
2188:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
2189:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
2190:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
2191:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Disable PLL
2192:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @note Cannot be disabled if the PLL clock is used as the system clock
2193:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
2194:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
2195:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
2196:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_Disable(void)
2197:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
2198:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
2199:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
2200:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
2201:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
2202:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Check if PLL Ready
2203:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
2204:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
2205:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
2206:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
2207:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
2208:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   return (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY));
2209:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
2210:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
2211:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #if defined(RCC_PLLSRC_PREDIV1_SUPPORT)
2212:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
2213:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Configure PLL used for SYSCLK Domain
2214:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CFGR         PLLSRC        LL_RCC_PLL_ConfigDomain_SYS\n
2215:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         CFGR         PLLMUL        LL_RCC_PLL_ConfigDomain_SYS\n
2216:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         CFGR2        PREDIV        LL_RCC_PLL_ConfigDomain_SYS
2217:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
2218:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSI
2219:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE
2220:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  PLLMul This parameter can be one of the following values:
2221:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_2
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 228


2222:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_3
2223:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_4
2224:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_5
2225:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_6
2226:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_7
2227:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_8
2228:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_9
2229:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_10
2230:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_11
2231:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_12
2232:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_13
2233:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_14
2234:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_15
2235:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_16
2236:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  PLLDiv This parameter can be one of the following values:
2237:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PREDIV_DIV_1
2238:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PREDIV_DIV_2
2239:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PREDIV_DIV_3
2240:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PREDIV_DIV_4
2241:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PREDIV_DIV_5
2242:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PREDIV_DIV_6
2243:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PREDIV_DIV_7
2244:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PREDIV_DIV_8
2245:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PREDIV_DIV_9
2246:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PREDIV_DIV_10
2247:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PREDIV_DIV_11
2248:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PREDIV_DIV_12
2249:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PREDIV_DIV_13
2250:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PREDIV_DIV_14
2251:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PREDIV_DIV_15
2252:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PREDIV_DIV_16
2253:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
2254:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
2255:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLMul, uint32_t PLLDiv)
2256:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
2257:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_PLLSRC | RCC_CFGR_PLLMUL, Source | PLLMul);
2258:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PREDIV, PLLDiv);
2259:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
2260:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
2261:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** #else
2262:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** 
2263:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** /**
2264:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @brief  Configure PLL used for SYSCLK Domain
2265:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @rmtoll CFGR         PLLSRC        LL_RCC_PLL_ConfigDomain_SYS\n
2266:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         CFGR         PLLMUL        LL_RCC_PLL_ConfigDomain_SYS\n
2267:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         CFGR2        PREDIV        LL_RCC_PLL_ConfigDomain_SYS
2268:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
2269:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSI_DIV_2
2270:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE_DIV_1
2271:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE_DIV_2
2272:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE_DIV_3
2273:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE_DIV_4
2274:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE_DIV_5
2275:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE_DIV_6
2276:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE_DIV_7
2277:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE_DIV_8
2278:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE_DIV_9
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 229


2279:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE_DIV_10
2280:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE_DIV_11
2281:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE_DIV_12
2282:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE_DIV_13
2283:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE_DIV_14
2284:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE_DIV_15
2285:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE_DIV_16
2286:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @param  PLLMul This parameter can be one of the following values:
2287:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_2
2288:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_3
2289:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_4
2290:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_5
2291:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_6
2292:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_7
2293:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_8
2294:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_9
2295:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_10
2296:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_11
2297:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_12
2298:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_13
2299:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_14
2300:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_15
2301:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLL_MUL_16
2302:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   * @retval None
2303:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   */
2304:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLMul)
 813              		.loc 6 2304 22 view .LVU250
 814              	.LBB155:
2305:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
2306:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_PLLSRC | RCC_CFGR_PLLMUL, (Source & RCC_CFGR_PLLSRC) | PLLMul);
 815              		.loc 6 2306 3 view .LVU251
 816 0036 5A68     		ldr	r2, [r3, #4]
 817 0038 22F47412 		bic	r2, r2, #3997696
 818 003c 42F4E012 		orr	r2, r2, #1835008
 819 0040 5A60     		str	r2, [r3, #4]
2307:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PREDIV, (Source & RCC_CFGR2_PREDIV));
 820              		.loc 6 2307 3 view .LVU252
 821 0042 DA6A     		ldr	r2, [r3, #44]
 822 0044 22F00F02 		bic	r2, r2, #15
 823 0048 DA62     		str	r2, [r3, #44]
 824              	.LVL37:
 825              		.loc 6 2307 3 is_stmt 0 view .LVU253
 826              	.LBE155:
 827              	.LBE154:
 109:Src/main.c    **** 
 828              		.loc 1 109 3 is_stmt 1 view .LVU254
 829              	.LBB156:
 830              	.LBI156:
2185:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
 831              		.loc 6 2185 22 view .LVU255
 832              	.LBB157:
2187:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
 833              		.loc 6 2187 3 view .LVU256
 834 004a 1A68     		ldr	r2, [r3]
 835 004c 42F08072 		orr	r2, r2, #16777216
 836 0050 1A60     		str	r2, [r3]
 837              	.L16:
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 230


 838              	.LBE157:
 839              	.LBE156:
 115:Src/main.c    ****   LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 840              		.loc 1 115 3 discriminator 1 view .LVU257
 841              	.LBB158:
 842              	.LBI158:
2206:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
 843              		.loc 6 2206 26 discriminator 1 view .LVU258
 844              	.LBB159:
2208:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
 845              		.loc 6 2208 3 discriminator 1 view .LVU259
2208:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
 846              		.loc 6 2208 11 is_stmt 0 discriminator 1 view .LVU260
 847 0052 1B4B     		ldr	r3, .L19+4
 848 0054 1B68     		ldr	r3, [r3]
 849              	.LBE159:
 850              	.LBE158:
 112:Src/main.c    ****   {
 851              		.loc 1 112 8 discriminator 1 view .LVU261
 852 0056 13F0007F 		tst	r3, #33554432
 853 005a FAD0     		beq	.L16
 116:Src/main.c    ****   LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1);
 854              		.loc 1 116 3 is_stmt 1 view .LVU262
 855              	.LVL38:
 856              	.LBB160:
 857              	.LBI160:
1334:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
 858              		.loc 6 1334 22 view .LVU263
 859              	.LBB161:
1336:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
 860              		.loc 6 1336 3 view .LVU264
 861 005c 184B     		ldr	r3, .L19+4
 862 005e 5A68     		ldr	r2, [r3, #4]
 863 0060 22F0F002 		bic	r2, r2, #240
 864 0064 5A60     		str	r2, [r3, #4]
 865              	.LVL39:
1336:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
 866              		.loc 6 1336 3 is_stmt 0 view .LVU265
 867              	.LBE161:
 868              	.LBE160:
 117:Src/main.c    ****   LL_RCC_SetAPB2Prescaler(LL_RCC_APB1_DIV_1);
 869              		.loc 1 117 3 is_stmt 1 view .LVU266
 870              	.LBB162:
 871              	.LBI162:
1350:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
 872              		.loc 6 1350 22 view .LVU267
 873              	.LBB163:
1352:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
 874              		.loc 6 1352 3 view .LVU268
 875 0066 5A68     		ldr	r2, [r3, #4]
 876 0068 22F4E062 		bic	r2, r2, #1792
 877 006c 5A60     		str	r2, [r3, #4]
 878              	.LVL40:
1352:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
 879              		.loc 6 1352 3 is_stmt 0 view .LVU269
 880              	.LBE163:
 881              	.LBE162:
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 231


 118:Src/main.c    ****   LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
 882              		.loc 1 118 3 is_stmt 1 view .LVU270
 883              	.LBB164:
 884              	.LBI164:
1366:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
 885              		.loc 6 1366 22 view .LVU271
 886              	.LBB165:
1368:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
 887              		.loc 6 1368 3 view .LVU272
 888 006e 5A68     		ldr	r2, [r3, #4]
 889 0070 22F46052 		bic	r2, r2, #14336
 890 0074 5A60     		str	r2, [r3, #4]
 891              	.LVL41:
1368:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
 892              		.loc 6 1368 3 is_stmt 0 view .LVU273
 893              	.LBE165:
 894              	.LBE164:
 119:Src/main.c    **** 
 895              		.loc 1 119 3 is_stmt 1 view .LVU274
 896              	.LBB166:
 897              	.LBI166:
1301:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
 898              		.loc 6 1301 22 view .LVU275
 899              	.LBB167:
1303:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
 900              		.loc 6 1303 3 view .LVU276
 901 0076 5A68     		ldr	r2, [r3, #4]
 902 0078 22F00302 		bic	r2, r2, #3
 903 007c 42F00202 		orr	r2, r2, #2
 904 0080 5A60     		str	r2, [r3, #4]
 905              	.L17:
 906              	.LBE167:
 907              	.LBE166:
 125:Src/main.c    ****   LL_Init1msTick(36000000);
 908              		.loc 1 125 3 discriminator 1 view .LVU277
 909              	.LBB168:
 910              	.LBI168:
1314:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
 911              		.loc 6 1314 26 discriminator 1 view .LVU278
 912              	.LBB169:
1316:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
 913              		.loc 6 1316 3 discriminator 1 view .LVU279
1316:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
 914              		.loc 6 1316 21 is_stmt 0 discriminator 1 view .LVU280
 915 0082 0F4B     		ldr	r3, .L19+4
 916 0084 5B68     		ldr	r3, [r3, #4]
1316:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
 917              		.loc 6 1316 10 discriminator 1 view .LVU281
 918 0086 03F00C03 		and	r3, r3, #12
 919              	.LBE169:
 920              	.LBE168:
 122:Src/main.c    ****   {
 921              		.loc 1 122 8 discriminator 1 view .LVU282
 922 008a 082B     		cmp	r3, #8
 923 008c F9D1     		bne	.L17
 126:Src/main.c    ****   LL_SYSTICK_SetClkSource(LL_SYSTICK_CLKSOURCE_HCLK);
 924              		.loc 1 126 3 is_stmt 1 view .LVU283
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 232


 925 008e 0D4D     		ldr	r5, .L19+8
 926 0090 2846     		mov	r0, r5
 927 0092 FFF7FEFF 		bl	LL_Init1msTick
 928              	.LVL42:
 127:Src/main.c    ****   LL_SetSystemCoreClock(36000000);
 929              		.loc 1 127 3 view .LVU284
 930              	.LBB170:
 931              	.LBI170:
 932              		.file 7 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h"
   1:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h **** /**
   2:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h ****   ******************************************************************************
   3:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h ****   * @file    stm32f3xx_ll_cortex.h
   4:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h ****   * @author  MCD Application Team
   5:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h ****   * @brief   Header file of CORTEX LL module.
   6:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h ****   @verbatim
   7:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h ****   ==============================================================================
   8:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h ****                      ##### How to use this driver #####
   9:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h ****   ==============================================================================
  10:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h ****     [..]
  11:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h ****     The LL CORTEX driver contains a set of generic APIs that can be
  12:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h ****     used by user:
  13:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h ****       (+) SYSTICK configuration used by @ref LL_mDelay and @ref LL_Init1msTick
  14:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h ****           functions
  15:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h ****       (+) Low power mode configuration (SCB register of Cortex-MCU)
  16:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h ****       (+) MPU API to configure and enable regions
  17:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h ****           (MPU services provided only on some devices)
  18:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h ****       (+) API to access to MCU info (CPUID register)
  19:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h ****       (+) API to enable fault handler (SHCSR accesses)
  20:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h **** 
  21:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h ****   @endverbatim
  22:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h ****   ******************************************************************************
  23:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h ****   * @attention
  24:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h ****   *
  25:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h ****   * <h2><center>&copy; COPYRIGHT(c) 2016 STMicroelectronics</center></h2>
  26:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h ****   *
  27:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h ****   * Redistribution and use in source and binary forms, with or without modification,
  28:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h ****   * are permitted provided that the following conditions are met:
  29:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h ****   *   1. Redistributions of source code must retain the above copyright notice,
  30:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h ****   *      this list of conditions and the following disclaimer.
  31:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
  32:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h ****   *      this list of conditions and the following disclaimer in the documentation
  33:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h ****   *      and/or other materials provided with the distribution.
  34:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
  35:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h ****   *      may be used to endorse or promote products derived from this software
  36:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h ****   *      without specific prior written permission.
  37:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h ****   *
  38:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  39:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  40:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  41:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  42:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  43:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  44:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  45:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  46:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  47:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  48:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h ****   *
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 233


  49:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h ****   ******************************************************************************
  50:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h ****   */
  51:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h **** 
  52:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  53:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h **** #ifndef __STM32F3xx_LL_CORTEX_H
  54:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h **** #define __STM32F3xx_LL_CORTEX_H
  55:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h **** 
  56:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h **** #ifdef __cplusplus
  57:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h **** extern "C" {
  58:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h **** #endif
  59:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h **** 
  60:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h **** /* Includes ------------------------------------------------------------------*/
  61:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h **** #include "stm32f3xx.h"
  62:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h **** 
  63:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h **** /** @addtogroup STM32F3xx_LL_Driver
  64:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h ****   * @{
  65:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h ****   */
  66:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h **** 
  67:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h **** /** @defgroup CORTEX_LL CORTEX
  68:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h ****   * @{
  69:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h ****   */
  70:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h **** 
  71:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h **** /* Private types -------------------------------------------------------------*/
  72:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h **** /* Private variables ---------------------------------------------------------*/
  73:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h **** 
  74:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h **** /* Private constants ---------------------------------------------------------*/
  75:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h **** 
  76:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h **** /* Private macros ------------------------------------------------------------*/
  77:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h **** 
  78:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h **** /* Exported types ------------------------------------------------------------*/
  79:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h **** /* Exported constants --------------------------------------------------------*/
  80:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h **** /** @defgroup CORTEX_LL_Exported_Constants CORTEX Exported Constants
  81:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h ****   * @{
  82:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h ****   */
  83:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h **** 
  84:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h **** /** @defgroup CORTEX_LL_EC_CLKSOURCE_HCLK SYSTICK Clock Source
  85:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h ****   * @{
  86:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h ****   */
  87:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h **** #define LL_SYSTICK_CLKSOURCE_HCLK_DIV8     0x00000000U                 /*!< AHB clock divided by 8 
  88:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h **** #define LL_SYSTICK_CLKSOURCE_HCLK          SysTick_CTRL_CLKSOURCE_Msk  /*!< AHB clock selected as S
  89:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h **** /**
  90:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h ****   * @}
  91:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h ****   */
  92:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h **** 
  93:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h **** /** @defgroup CORTEX_LL_EC_FAULT Handler Fault type
  94:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h ****   * @{
  95:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h ****   */
  96:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h **** #define LL_HANDLER_FAULT_USG               SCB_SHCSR_USGFAULTENA_Msk              /*!< Usage fault 
  97:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h **** #define LL_HANDLER_FAULT_BUS               SCB_SHCSR_BUSFAULTENA_Msk              /*!< Bus fault */
  98:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h **** #define LL_HANDLER_FAULT_MEM               SCB_SHCSR_MEMFAULTENA_Msk              /*!< Memory manag
  99:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h **** /**
 100:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h ****   * @}
 101:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h ****   */
 102:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h **** 
 103:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h **** #if __MPU_PRESENT
 104:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h **** 
 105:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h **** /** @defgroup CORTEX_LL_EC_CTRL_HFNMI_PRIVDEF MPU Control
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 234


 106:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h ****   * @{
 107:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h ****   */
 108:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h **** #define LL_MPU_CTRL_HFNMI_PRIVDEF_NONE     0x00000000U                                       /*!< D
 109:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h **** #define LL_MPU_CTRL_HARDFAULT_NMI          MPU_CTRL_HFNMIENA_Msk                             /*!< E
 110:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h **** #define LL_MPU_CTRL_PRIVILEGED_DEFAULT     MPU_CTRL_PRIVDEFENA_Msk                           /*!< E
 111:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h **** #define LL_MPU_CTRL_HFNMI_PRIVDEF          (MPU_CTRL_HFNMIENA_Msk | MPU_CTRL_PRIVDEFENA_Msk) /*!< E
 112:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h **** /**
 113:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h ****   * @}
 114:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h ****   */
 115:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h **** 
 116:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h **** /** @defgroup CORTEX_LL_EC_REGION MPU Region Number
 117:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h ****   * @{
 118:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h ****   */
 119:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h **** #define LL_MPU_REGION_NUMBER0              0x00U /*!< REGION Number 0 */
 120:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h **** #define LL_MPU_REGION_NUMBER1              0x01U /*!< REGION Number 1 */
 121:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h **** #define LL_MPU_REGION_NUMBER2              0x02U /*!< REGION Number 2 */
 122:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h **** #define LL_MPU_REGION_NUMBER3              0x03U /*!< REGION Number 3 */
 123:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h **** #define LL_MPU_REGION_NUMBER4              0x04U /*!< REGION Number 4 */
 124:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h **** #define LL_MPU_REGION_NUMBER5              0x05U /*!< REGION Number 5 */
 125:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h **** #define LL_MPU_REGION_NUMBER6              0x06U /*!< REGION Number 6 */
 126:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h **** #define LL_MPU_REGION_NUMBER7              0x07U /*!< REGION Number 7 */
 127:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h **** /**
 128:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h ****   * @}
 129:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h ****   */
 130:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h **** 
 131:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h **** /** @defgroup CORTEX_LL_EC_REGION_SIZE MPU Region Size
 132:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h ****   * @{
 133:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h ****   */
 134:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_32B             (0x04U << MPU_RASR_SIZE_Pos) /*!< 32B Size of the MPU pr
 135:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_64B             (0x05U << MPU_RASR_SIZE_Pos) /*!< 64B Size of the MPU pr
 136:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_128B            (0x06U << MPU_RASR_SIZE_Pos) /*!< 128B Size of the MPU p
 137:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_256B            (0x07U << MPU_RASR_SIZE_Pos) /*!< 256B Size of the MPU p
 138:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_512B            (0x08U << MPU_RASR_SIZE_Pos) /*!< 512B Size of the MPU p
 139:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_1KB             (0x09U << MPU_RASR_SIZE_Pos) /*!< 1KB Size of the MPU pr
 140:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_2KB             (0x0AU << MPU_RASR_SIZE_Pos) /*!< 2KB Size of the MPU pr
 141:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_4KB             (0x0BU << MPU_RASR_SIZE_Pos) /*!< 4KB Size of the MPU pr
 142:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_8KB             (0x0CU << MPU_RASR_SIZE_Pos) /*!< 8KB Size of the MPU pr
 143:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_16KB            (0x0DU << MPU_RASR_SIZE_Pos) /*!< 16KB Size of the MPU p
 144:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_32KB            (0x0EU << MPU_RASR_SIZE_Pos) /*!< 32KB Size of the MPU p
 145:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_64KB            (0x0FU << MPU_RASR_SIZE_Pos) /*!< 64KB Size of the MPU p
 146:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_128KB           (0x10U << MPU_RASR_SIZE_Pos) /*!< 128KB Size of the MPU 
 147:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_256KB           (0x11U << MPU_RASR_SIZE_Pos) /*!< 256KB Size of the MPU 
 148:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_512KB           (0x12U << MPU_RASR_SIZE_Pos) /*!< 512KB Size of the MPU 
 149:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_1MB             (0x13U << MPU_RASR_SIZE_Pos) /*!< 1MB Size of the MPU pr
 150:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_2MB             (0x14U << MPU_RASR_SIZE_Pos) /*!< 2MB Size of the MPU pr
 151:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_4MB             (0x15U << MPU_RASR_SIZE_Pos) /*!< 4MB Size of the MPU pr
 152:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_8MB             (0x16U << MPU_RASR_SIZE_Pos) /*!< 8MB Size of the MPU pr
 153:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_16MB            (0x17U << MPU_RASR_SIZE_Pos) /*!< 16MB Size of the MPU p
 154:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_32MB            (0x18U << MPU_RASR_SIZE_Pos) /*!< 32MB Size of the MPU p
 155:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_64MB            (0x19U << MPU_RASR_SIZE_Pos) /*!< 64MB Size of the MPU p
 156:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_128MB           (0x1AU << MPU_RASR_SIZE_Pos) /*!< 128MB Size of the MPU 
 157:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_256MB           (0x1BU << MPU_RASR_SIZE_Pos) /*!< 256MB Size of the MPU 
 158:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_512MB           (0x1CU << MPU_RASR_SIZE_Pos) /*!< 512MB Size of the MPU 
 159:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_1GB             (0x1DU << MPU_RASR_SIZE_Pos) /*!< 1GB Size of the MPU pr
 160:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_2GB             (0x1EU << MPU_RASR_SIZE_Pos) /*!< 2GB Size of the MPU pr
 161:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_4GB             (0x1FU << MPU_RASR_SIZE_Pos) /*!< 4GB Size of the MPU pr
 162:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h **** /**
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 235


 163:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h ****   * @}
 164:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h ****   */
 165:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h **** 
 166:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h **** /** @defgroup CORTEX_LL_EC_REGION_PRIVILEDGES MPU Region Privileges
 167:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h ****   * @{
 168:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h ****   */
 169:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h **** #define LL_MPU_REGION_NO_ACCESS            (0x00U << MPU_RASR_AP_Pos) /*!< No access*/
 170:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h **** #define LL_MPU_REGION_PRIV_RW              (0x01U << MPU_RASR_AP_Pos) /*!< RW privileged (privilege
 171:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h **** #define LL_MPU_REGION_PRIV_RW_URO          (0x02U << MPU_RASR_AP_Pos) /*!< RW privileged - RO user 
 172:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h **** #define LL_MPU_REGION_FULL_ACCESS          (0x03U << MPU_RASR_AP_Pos) /*!< RW privileged & user (Fu
 173:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h **** #define LL_MPU_REGION_PRIV_RO              (0x05U << MPU_RASR_AP_Pos) /*!< RO privileged (privilege
 174:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h **** #define LL_MPU_REGION_PRIV_RO_URO          (0x06U << MPU_RASR_AP_Pos) /*!< RO privileged & user (re
 175:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h **** /**
 176:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h ****   * @}
 177:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h ****   */
 178:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h **** 
 179:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h **** /** @defgroup CORTEX_LL_EC_TEX MPU TEX Level
 180:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h ****   * @{
 181:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h ****   */
 182:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h **** #define LL_MPU_TEX_LEVEL0                  (0x00U << MPU_RASR_TEX_Pos) /*!< b000 for TEX bits */
 183:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h **** #define LL_MPU_TEX_LEVEL1                  (0x01U << MPU_RASR_TEX_Pos) /*!< b001 for TEX bits */
 184:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h **** #define LL_MPU_TEX_LEVEL2                  (0x02U << MPU_RASR_TEX_Pos) /*!< b010 for TEX bits */
 185:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h **** #define LL_MPU_TEX_LEVEL4                  (0x04U << MPU_RASR_TEX_Pos) /*!< b100 for TEX bits */
 186:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h **** /**
 187:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h ****   * @}
 188:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h ****   */
 189:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h **** 
 190:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h **** /** @defgroup CORTEX_LL_EC_INSTRUCTION_ACCESS MPU Instruction Access
 191:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h ****   * @{
 192:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h ****   */
 193:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h **** #define LL_MPU_INSTRUCTION_ACCESS_ENABLE   0x00U            /*!< Instruction fetches enabled */
 194:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h **** #define LL_MPU_INSTRUCTION_ACCESS_DISABLE  MPU_RASR_XN_Msk  /*!< Instruction fetches disabled*/
 195:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h **** /**
 196:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h ****   * @}
 197:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h ****   */
 198:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h **** 
 199:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h **** /** @defgroup CORTEX_LL_EC_SHAREABLE_ACCESS MPU Shareable Access
 200:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h ****   * @{
 201:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h ****   */
 202:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h **** #define LL_MPU_ACCESS_SHAREABLE            MPU_RASR_S_Msk   /*!< Shareable memory attribute */
 203:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h **** #define LL_MPU_ACCESS_NOT_SHAREABLE        0x00U            /*!< Not Shareable memory attribute */
 204:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h **** /**
 205:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h ****   * @}
 206:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h ****   */
 207:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h **** 
 208:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h **** /** @defgroup CORTEX_LL_EC_CACHEABLE_ACCESS MPU Cacheable Access
 209:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h ****   * @{
 210:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h ****   */
 211:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h **** #define LL_MPU_ACCESS_CACHEABLE            MPU_RASR_C_Msk   /*!< Cacheable memory attribute */
 212:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h **** #define LL_MPU_ACCESS_NOT_CACHEABLE        0x00U            /*!< Not Cacheable memory attribute */
 213:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h **** /**
 214:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h ****   * @}
 215:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h ****   */
 216:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h **** 
 217:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h **** /** @defgroup CORTEX_LL_EC_BUFFERABLE_ACCESS MPU Bufferable Access
 218:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h ****   * @{
 219:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h ****   */
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 236


 220:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h **** #define LL_MPU_ACCESS_BUFFERABLE           MPU_RASR_B_Msk   /*!< Bufferable memory attribute */
 221:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h **** #define LL_MPU_ACCESS_NOT_BUFFERABLE       0x00U            /*!< Not Bufferable memory attribute */
 222:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h **** /**
 223:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h ****   * @}
 224:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h ****   */
 225:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h **** #endif /* __MPU_PRESENT */
 226:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h **** /**
 227:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h ****   * @}
 228:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h ****   */
 229:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h **** 
 230:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h **** /* Exported macro ------------------------------------------------------------*/
 231:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h **** 
 232:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h **** /* Exported functions --------------------------------------------------------*/
 233:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h **** /** @defgroup CORTEX_LL_Exported_Functions CORTEX Exported Functions
 234:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h ****   * @{
 235:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h ****   */
 236:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h **** 
 237:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h **** /** @defgroup CORTEX_LL_EF_SYSTICK SYSTICK
 238:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h ****   * @{
 239:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h ****   */
 240:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h **** 
 241:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h **** /**
 242:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h ****   * @brief  This function checks if the Systick counter flag is active or not.
 243:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h ****   * @note   It can be used in timeout function on application side.
 244:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h ****   * @rmtoll STK_CTRL     COUNTFLAG     LL_SYSTICK_IsActiveCounterFlag
 245:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h ****   * @retval State of bit (1 or 0).
 246:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h ****   */
 247:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h **** __STATIC_INLINE uint32_t LL_SYSTICK_IsActiveCounterFlag(void)
 248:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h **** {
 249:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h ****   return ((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) == (SysTick_CTRL_COUNTFLAG_Msk));
 250:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h **** }
 251:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h **** 
 252:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h **** /**
 253:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h ****   * @brief  Configures the SysTick clock source
 254:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h ****   * @rmtoll STK_CTRL     CLKSOURCE     LL_SYSTICK_SetClkSource
 255:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h ****   * @param  Source This parameter can be one of the following values:
 256:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h ****   *         @arg @ref LL_SYSTICK_CLKSOURCE_HCLK_DIV8
 257:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h ****   *         @arg @ref LL_SYSTICK_CLKSOURCE_HCLK
 258:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h ****   * @retval None
 259:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h ****   */
 260:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h **** __STATIC_INLINE void LL_SYSTICK_SetClkSource(uint32_t Source)
 933              		.loc 7 260 22 view .LVU285
 934              	.LBB171:
 261:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h **** {
 262:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h ****   if (Source == LL_SYSTICK_CLKSOURCE_HCLK)
 935              		.loc 7 262 3 view .LVU286
 263:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h ****   {
 264:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h ****     SET_BIT(SysTick->CTRL, LL_SYSTICK_CLKSOURCE_HCLK);
 936              		.loc 7 264 5 view .LVU287
 937 0096 0C4C     		ldr	r4, .L19+12
 938 0098 2368     		ldr	r3, [r4]
 939 009a 43F00403 		orr	r3, r3, #4
 940 009e 2360     		str	r3, [r4]
 941              	.LVL43:
 942              		.loc 7 264 5 is_stmt 0 view .LVU288
 943              	.LBE171:
 944              	.LBE170:
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 237


 128:Src/main.c    ****   LL_RCC_SetUSARTClockSource(LL_RCC_USART1_CLKSOURCE_PCLK1);
 945              		.loc 1 128 3 is_stmt 1 view .LVU289
 946 00a0 2846     		mov	r0, r5
 947 00a2 FFF7FEFF 		bl	LL_SetSystemCoreClock
 948              	.LVL44:
 129:Src/main.c    ****   LL_SYSTICK_EnableIT();
 949              		.loc 1 129 3 view .LVU290
 950              	.LBB172:
 951              	.LBI172:
1501:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** {
 952              		.loc 6 1501 22 view .LVU291
 953              	.LBB173:
1503:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
 954              		.loc 6 1503 3 view .LVU292
 955 00a6 064A     		ldr	r2, .L19+4
 956 00a8 136B     		ldr	r3, [r2, #48]
 957 00aa 23F00303 		bic	r3, r3, #3
 958 00ae 1363     		str	r3, [r2, #48]
 959              	.LVL45:
1503:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_rcc.h **** }
 960              		.loc 6 1503 3 is_stmt 0 view .LVU293
 961              	.LBE173:
 962              	.LBE172:
 130:Src/main.c    **** }
 963              		.loc 1 130 3 is_stmt 1 view .LVU294
 964              	.LBB174:
 965              	.LBI174:
 265:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h ****   }
 266:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h ****   else
 267:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h ****   {
 268:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h ****     CLEAR_BIT(SysTick->CTRL, LL_SYSTICK_CLKSOURCE_HCLK);
 269:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h ****   }
 270:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h **** }
 271:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h **** 
 272:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h **** /**
 273:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h ****   * @brief  Get the SysTick clock source
 274:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h ****   * @rmtoll STK_CTRL     CLKSOURCE     LL_SYSTICK_GetClkSource
 275:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h ****   * @retval Returned value can be one of the following values:
 276:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h ****   *         @arg @ref LL_SYSTICK_CLKSOURCE_HCLK_DIV8
 277:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h ****   *         @arg @ref LL_SYSTICK_CLKSOURCE_HCLK
 278:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h ****   */
 279:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h **** __STATIC_INLINE uint32_t LL_SYSTICK_GetClkSource(void)
 280:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h **** {
 281:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h ****   return READ_BIT(SysTick->CTRL, LL_SYSTICK_CLKSOURCE_HCLK);
 282:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h **** }
 283:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h **** 
 284:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h **** /**
 285:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h ****   * @brief  Enable SysTick exception request
 286:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h ****   * @rmtoll STK_CTRL     TICKINT       LL_SYSTICK_EnableIT
 287:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h ****   * @retval None
 288:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h ****   */
 289:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h **** __STATIC_INLINE void LL_SYSTICK_EnableIT(void)
 966              		.loc 7 289 22 view .LVU295
 967              	.LBB175:
 290:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h **** {
 291:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_cortex.h ****   SET_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 968              		.loc 7 291 3 view .LVU296
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 238


 969 00b0 2368     		ldr	r3, [r4]
 970 00b2 43F00203 		orr	r3, r3, #2
 971 00b6 2360     		str	r3, [r4]
 972              	.LBE175:
 973              	.LBE174:
 131:Src/main.c    **** 
 974              		.loc 1 131 1 is_stmt 0 view .LVU297
 975 00b8 38BD     		pop	{r3, r4, r5, pc}
 976              	.L20:
 977 00ba 00BF     		.align	2
 978              	.L19:
 979 00bc 00200240 		.word	1073881088
 980 00c0 00100240 		.word	1073876992
 981 00c4 00512502 		.word	36000000
 982 00c8 10E000E0 		.word	-536813552
 983              		.cfi_endproc
 984              	.LFE890:
 986              		.section	.text.main,"ax",%progbits
 987              		.align	1
 988              		.global	main
 989              		.syntax unified
 990              		.thumb
 991              		.thumb_func
 992              		.fpu fpv4-sp-d16
 994              	main:
 995              	.LFB889:
  41:Src/main.c    ****   LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
 996              		.loc 1 41 1 is_stmt 1 view -0
 997              		.cfi_startproc
 998              		@ Volatile: function does not return.
 999              		@ args = 0, pretend = 0, frame = 8
 1000              		@ frame_needed = 0, uses_anonymous_args = 0
 1001 0000 00B5     		push	{lr}
 1002              	.LCFI10:
 1003              		.cfi_def_cfa_offset 4
 1004              		.cfi_offset 14, -4
 1005 0002 83B0     		sub	sp, sp, #12
 1006              	.LCFI11:
 1007              		.cfi_def_cfa_offset 16
  42:Src/main.c    ****   LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
 1008              		.loc 1 42 3 view .LVU299
 1009              	.LVL46:
 1010              	.LBB176:
 1011              	.LBI176:
 867:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** {
 1012              		.loc 2 867 22 view .LVU300
 1013              	.LBB177:
 869:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   SET_BIT(RCC->APB2ENR, Periphs);
 1014              		.loc 2 869 3 view .LVU301
 870:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 1015              		.loc 2 870 3 view .LVU302
 1016 0004 704B     		ldr	r3, .L35
 1017 0006 9A69     		ldr	r2, [r3, #24]
 1018 0008 42F00102 		orr	r2, r2, #1
 1019 000c 9A61     		str	r2, [r3, #24]
 872:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   (void)tmpreg;
 1020              		.loc 2 872 3 view .LVU303
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 239


 872:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   (void)tmpreg;
 1021              		.loc 2 872 12 is_stmt 0 view .LVU304
 1022 000e 9A69     		ldr	r2, [r3, #24]
 1023 0010 02F00102 		and	r2, r2, #1
 872:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   (void)tmpreg;
 1024              		.loc 2 872 10 view .LVU305
 1025 0014 0192     		str	r2, [sp, #4]
 1026              		.loc 2 873 3 is_stmt 1 view .LVU306
 1027 0016 019A     		ldr	r2, [sp, #4]
 1028              	.LVL47:
 1029              		.loc 2 873 3 is_stmt 0 view .LVU307
 1030              	.LBE177:
 1031              	.LBE176:
  43:Src/main.c    **** 
 1032              		.loc 1 43 3 is_stmt 1 view .LVU308
 1033              	.LBB178:
 1034              	.LBI178:
 553:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** {
 1035              		.loc 2 553 22 view .LVU309
 1036              	.LBB179:
 555:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   SET_BIT(RCC->APB1ENR, Periphs);
 1037              		.loc 2 555 3 view .LVU310
 556:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 1038              		.loc 2 556 3 view .LVU311
 1039 0018 DA69     		ldr	r2, [r3, #28]
 1040 001a 42F08052 		orr	r2, r2, #268435456
 1041 001e DA61     		str	r2, [r3, #28]
 558:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   (void)tmpreg;
 1042              		.loc 2 558 3 view .LVU312
 558:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   (void)tmpreg;
 1043              		.loc 2 558 12 is_stmt 0 view .LVU313
 1044 0020 DB69     		ldr	r3, [r3, #28]
 1045 0022 03F08053 		and	r3, r3, #268435456
 558:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h ****   (void)tmpreg;
 1046              		.loc 2 558 10 view .LVU314
 1047 0026 0093     		str	r3, [sp]
 559:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** }
 1048              		.loc 2 559 3 is_stmt 1 view .LVU315
 1049 0028 009B     		ldr	r3, [sp]
 1050              	.LVL48:
 559:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_bus.h **** }
 1051              		.loc 2 559 3 is_stmt 0 view .LVU316
 1052              	.LBE179:
 1053              	.LBE178:
  45:Src/main.c    ****   SystemClock_Config();
 1054              		.loc 1 45 3 is_stmt 1 view .LVU317
 1055              	.LBB180:
 1056              	.LBI180:
 1057              		.file 8 "Drivers/CMSIS/Include/core_cm4.h"
   1:Drivers/CMSIS/Include/core_cm4.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/core_cm4.h ****  * @file     core_cm4.h
   3:Drivers/CMSIS/Include/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:Drivers/CMSIS/Include/core_cm4.h ****  * @version  V4.30
   5:Drivers/CMSIS/Include/core_cm4.h ****  * @date     20. October 2015
   6:Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/core_cm4.h **** /* Copyright (c) 2009 - 2015 ARM LIMITED
   8:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 240


   9:Drivers/CMSIS/Include/core_cm4.h ****    All rights reserved.
  10:Drivers/CMSIS/Include/core_cm4.h ****    Redistribution and use in source and binary forms, with or without
  11:Drivers/CMSIS/Include/core_cm4.h ****    modification, are permitted provided that the following conditions are met:
  12:Drivers/CMSIS/Include/core_cm4.h ****    - Redistributions of source code must retain the above copyright
  13:Drivers/CMSIS/Include/core_cm4.h ****      notice, this list of conditions and the following disclaimer.
  14:Drivers/CMSIS/Include/core_cm4.h ****    - Redistributions in binary form must reproduce the above copyright
  15:Drivers/CMSIS/Include/core_cm4.h ****      notice, this list of conditions and the following disclaimer in the
  16:Drivers/CMSIS/Include/core_cm4.h ****      documentation and/or other materials provided with the distribution.
  17:Drivers/CMSIS/Include/core_cm4.h ****    - Neither the name of ARM nor the names of its contributors may be used
  18:Drivers/CMSIS/Include/core_cm4.h ****      to endorse or promote products derived from this software without
  19:Drivers/CMSIS/Include/core_cm4.h ****      specific prior written permission.
  20:Drivers/CMSIS/Include/core_cm4.h ****    *
  21:Drivers/CMSIS/Include/core_cm4.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  22:Drivers/CMSIS/Include/core_cm4.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  23:Drivers/CMSIS/Include/core_cm4.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  24:Drivers/CMSIS/Include/core_cm4.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  25:Drivers/CMSIS/Include/core_cm4.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  26:Drivers/CMSIS/Include/core_cm4.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  27:Drivers/CMSIS/Include/core_cm4.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  28:Drivers/CMSIS/Include/core_cm4.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  29:Drivers/CMSIS/Include/core_cm4.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  30:Drivers/CMSIS/Include/core_cm4.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  31:Drivers/CMSIS/Include/core_cm4.h ****    POSSIBILITY OF SUCH DAMAGE.
  32:Drivers/CMSIS/Include/core_cm4.h ****    ---------------------------------------------------------------------------*/
  33:Drivers/CMSIS/Include/core_cm4.h **** 
  34:Drivers/CMSIS/Include/core_cm4.h **** 
  35:Drivers/CMSIS/Include/core_cm4.h **** #if   defined ( __ICCARM__ )
  36:Drivers/CMSIS/Include/core_cm4.h ****  #pragma system_include         /* treat file as system include file for MISRA check */
  37:Drivers/CMSIS/Include/core_cm4.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  38:Drivers/CMSIS/Include/core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  39:Drivers/CMSIS/Include/core_cm4.h **** #endif
  40:Drivers/CMSIS/Include/core_cm4.h **** 
  41:Drivers/CMSIS/Include/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  42:Drivers/CMSIS/Include/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  43:Drivers/CMSIS/Include/core_cm4.h **** 
  44:Drivers/CMSIS/Include/core_cm4.h **** #include <stdint.h>
  45:Drivers/CMSIS/Include/core_cm4.h **** 
  46:Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
  47:Drivers/CMSIS/Include/core_cm4.h ****  extern "C" {
  48:Drivers/CMSIS/Include/core_cm4.h **** #endif
  49:Drivers/CMSIS/Include/core_cm4.h **** 
  50:Drivers/CMSIS/Include/core_cm4.h **** /**
  51:Drivers/CMSIS/Include/core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  52:Drivers/CMSIS/Include/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  53:Drivers/CMSIS/Include/core_cm4.h **** 
  54:Drivers/CMSIS/Include/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  55:Drivers/CMSIS/Include/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  56:Drivers/CMSIS/Include/core_cm4.h **** 
  57:Drivers/CMSIS/Include/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  58:Drivers/CMSIS/Include/core_cm4.h ****      Unions are used for effective representation of core registers.
  59:Drivers/CMSIS/Include/core_cm4.h **** 
  60:Drivers/CMSIS/Include/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  61:Drivers/CMSIS/Include/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  62:Drivers/CMSIS/Include/core_cm4.h ****  */
  63:Drivers/CMSIS/Include/core_cm4.h **** 
  64:Drivers/CMSIS/Include/core_cm4.h **** 
  65:Drivers/CMSIS/Include/core_cm4.h **** /*******************************************************************************
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 241


  66:Drivers/CMSIS/Include/core_cm4.h ****  *                 CMSIS definitions
  67:Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
  68:Drivers/CMSIS/Include/core_cm4.h **** /**
  69:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup Cortex_M4
  70:Drivers/CMSIS/Include/core_cm4.h ****   @{
  71:Drivers/CMSIS/Include/core_cm4.h ****  */
  72:Drivers/CMSIS/Include/core_cm4.h **** 
  73:Drivers/CMSIS/Include/core_cm4.h **** /*  CMSIS CM4 definitions */
  74:Drivers/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (0x04U)                                      /*!< [31:16] CMSIS H
  75:Drivers/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (0x1EU)                                      /*!< [15:0]  CMSIS H
  76:Drivers/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  77:Drivers/CMSIS/Include/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )        /*!< CMSIS HAL versi
  78:Drivers/CMSIS/Include/core_cm4.h **** 
  79:Drivers/CMSIS/Include/core_cm4.h **** #define __CORTEX_M                (0x04U)                                      /*!< Cortex-M Core *
  80:Drivers/CMSIS/Include/core_cm4.h **** 
  81:Drivers/CMSIS/Include/core_cm4.h **** 
  82:Drivers/CMSIS/Include/core_cm4.h **** #if   defined ( __CC_ARM )
  83:Drivers/CMSIS/Include/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  84:Drivers/CMSIS/Include/core_cm4.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  85:Drivers/CMSIS/Include/core_cm4.h ****   #define __STATIC_INLINE  static __inline
  86:Drivers/CMSIS/Include/core_cm4.h **** 
  87:Drivers/CMSIS/Include/core_cm4.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  88:Drivers/CMSIS/Include/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  89:Drivers/CMSIS/Include/core_cm4.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  90:Drivers/CMSIS/Include/core_cm4.h ****   #define __STATIC_INLINE  static __inline
  91:Drivers/CMSIS/Include/core_cm4.h **** 
  92:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __GNUC__ )
  93:Drivers/CMSIS/Include/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for GNU Comp
  94:Drivers/CMSIS/Include/core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for GNU C
  95:Drivers/CMSIS/Include/core_cm4.h ****   #define __STATIC_INLINE  static inline
  96:Drivers/CMSIS/Include/core_cm4.h **** 
  97:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __ICCARM__ )
  98:Drivers/CMSIS/Include/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for IAR Comp
  99:Drivers/CMSIS/Include/core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for IAR C
 100:Drivers/CMSIS/Include/core_cm4.h ****   #define __STATIC_INLINE  static inline
 101:Drivers/CMSIS/Include/core_cm4.h **** 
 102:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __TMS470__ )
 103:Drivers/CMSIS/Include/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for TI CCS C
 104:Drivers/CMSIS/Include/core_cm4.h ****   #define __STATIC_INLINE  static inline
 105:Drivers/CMSIS/Include/core_cm4.h **** 
 106:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __TASKING__ )
 107:Drivers/CMSIS/Include/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for TASKING 
 108:Drivers/CMSIS/Include/core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for TASKI
 109:Drivers/CMSIS/Include/core_cm4.h ****   #define __STATIC_INLINE  static inline
 110:Drivers/CMSIS/Include/core_cm4.h **** 
 111:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __CSMC__ )
 112:Drivers/CMSIS/Include/core_cm4.h ****   #define __packed
 113:Drivers/CMSIS/Include/core_cm4.h ****   #define __ASM            _asm                                      /*!< asm keyword for COSMIC Co
 114:Drivers/CMSIS/Include/core_cm4.h ****   #define __INLINE         inline                                    /*!< inline keyword for COSMIC
 115:Drivers/CMSIS/Include/core_cm4.h ****   #define __STATIC_INLINE  static inline
 116:Drivers/CMSIS/Include/core_cm4.h **** 
 117:Drivers/CMSIS/Include/core_cm4.h **** #else
 118:Drivers/CMSIS/Include/core_cm4.h ****   #error Unknown compiler
 119:Drivers/CMSIS/Include/core_cm4.h **** #endif
 120:Drivers/CMSIS/Include/core_cm4.h **** 
 121:Drivers/CMSIS/Include/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
 122:Drivers/CMSIS/Include/core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 242


 123:Drivers/CMSIS/Include/core_cm4.h **** */
 124:Drivers/CMSIS/Include/core_cm4.h **** #if defined ( __CC_ARM )
 125:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __TARGET_FPU_VFP
 126:Drivers/CMSIS/Include/core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 127:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 128:Drivers/CMSIS/Include/core_cm4.h ****     #else
 129:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 131:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 132:Drivers/CMSIS/Include/core_cm4.h ****   #else
 133:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 134:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 135:Drivers/CMSIS/Include/core_cm4.h **** 
 136:Drivers/CMSIS/Include/core_cm4.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
 137:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __ARM_PCS_VFP
 138:Drivers/CMSIS/Include/core_cm4.h ****     #if (__FPU_PRESENT == 1)
 139:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 140:Drivers/CMSIS/Include/core_cm4.h ****     #else
 141:Drivers/CMSIS/Include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 142:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 143:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 144:Drivers/CMSIS/Include/core_cm4.h ****   #else
 145:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 146:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 147:Drivers/CMSIS/Include/core_cm4.h **** 
 148:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __GNUC__ )
 149:Drivers/CMSIS/Include/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 150:Drivers/CMSIS/Include/core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 151:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 152:Drivers/CMSIS/Include/core_cm4.h ****     #else
 153:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 155:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 156:Drivers/CMSIS/Include/core_cm4.h ****   #else
 157:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 158:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 159:Drivers/CMSIS/Include/core_cm4.h **** 
 160:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __ICCARM__ )
 161:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __ARMVFP__
 162:Drivers/CMSIS/Include/core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 163:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 164:Drivers/CMSIS/Include/core_cm4.h ****     #else
 165:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 166:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 167:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 168:Drivers/CMSIS/Include/core_cm4.h ****   #else
 169:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 170:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 171:Drivers/CMSIS/Include/core_cm4.h **** 
 172:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __TMS470__ )
 173:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 174:Drivers/CMSIS/Include/core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 175:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 176:Drivers/CMSIS/Include/core_cm4.h ****     #else
 177:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 178:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 179:Drivers/CMSIS/Include/core_cm4.h ****     #endif
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 243


 180:Drivers/CMSIS/Include/core_cm4.h ****   #else
 181:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 182:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 183:Drivers/CMSIS/Include/core_cm4.h **** 
 184:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __TASKING__ )
 185:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __FPU_VFP__
 186:Drivers/CMSIS/Include/core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 187:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 188:Drivers/CMSIS/Include/core_cm4.h ****     #else
 189:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 190:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 191:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 192:Drivers/CMSIS/Include/core_cm4.h ****   #else
 193:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 194:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 195:Drivers/CMSIS/Include/core_cm4.h **** 
 196:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __CSMC__ )
 197:Drivers/CMSIS/Include/core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 198:Drivers/CMSIS/Include/core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 199:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 200:Drivers/CMSIS/Include/core_cm4.h ****     #else
 201:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 202:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 203:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 204:Drivers/CMSIS/Include/core_cm4.h ****   #else
 205:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 206:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 207:Drivers/CMSIS/Include/core_cm4.h **** 
 208:Drivers/CMSIS/Include/core_cm4.h **** #endif
 209:Drivers/CMSIS/Include/core_cm4.h **** 
 210:Drivers/CMSIS/Include/core_cm4.h **** #include "core_cmInstr.h"                /* Core Instruction Access */
 211:Drivers/CMSIS/Include/core_cm4.h **** #include "core_cmFunc.h"                 /* Core Function Access */
 212:Drivers/CMSIS/Include/core_cm4.h **** #include "core_cmSimd.h"                 /* Compiler specific SIMD Intrinsics */
 213:Drivers/CMSIS/Include/core_cm4.h **** 
 214:Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 215:Drivers/CMSIS/Include/core_cm4.h **** }
 216:Drivers/CMSIS/Include/core_cm4.h **** #endif
 217:Drivers/CMSIS/Include/core_cm4.h **** 
 218:Drivers/CMSIS/Include/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 219:Drivers/CMSIS/Include/core_cm4.h **** 
 220:Drivers/CMSIS/Include/core_cm4.h **** #ifndef __CMSIS_GENERIC
 221:Drivers/CMSIS/Include/core_cm4.h **** 
 222:Drivers/CMSIS/Include/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 223:Drivers/CMSIS/Include/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 224:Drivers/CMSIS/Include/core_cm4.h **** 
 225:Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 226:Drivers/CMSIS/Include/core_cm4.h ****  extern "C" {
 227:Drivers/CMSIS/Include/core_cm4.h **** #endif
 228:Drivers/CMSIS/Include/core_cm4.h **** 
 229:Drivers/CMSIS/Include/core_cm4.h **** /* check device defines and use defaults */
 230:Drivers/CMSIS/Include/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 231:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __CM4_REV
 232:Drivers/CMSIS/Include/core_cm4.h ****     #define __CM4_REV               0x0000U
 233:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 234:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 235:Drivers/CMSIS/Include/core_cm4.h **** 
 236:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __FPU_PRESENT
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 244


 237:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_PRESENT             0U
 238:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 239:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 240:Drivers/CMSIS/Include/core_cm4.h **** 
 241:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __MPU_PRESENT
 242:Drivers/CMSIS/Include/core_cm4.h ****     #define __MPU_PRESENT             0U
 243:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 244:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 245:Drivers/CMSIS/Include/core_cm4.h **** 
 246:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 247:Drivers/CMSIS/Include/core_cm4.h ****     #define __NVIC_PRIO_BITS          4U
 248:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 249:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 250:Drivers/CMSIS/Include/core_cm4.h **** 
 251:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 252:Drivers/CMSIS/Include/core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 253:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 254:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 255:Drivers/CMSIS/Include/core_cm4.h **** #endif
 256:Drivers/CMSIS/Include/core_cm4.h **** 
 257:Drivers/CMSIS/Include/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 258:Drivers/CMSIS/Include/core_cm4.h **** /**
 259:Drivers/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 260:Drivers/CMSIS/Include/core_cm4.h **** 
 261:Drivers/CMSIS/Include/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 262:Drivers/CMSIS/Include/core_cm4.h ****     \li to specify the access to peripheral variables.
 263:Drivers/CMSIS/Include/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 264:Drivers/CMSIS/Include/core_cm4.h **** */
 265:Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 266:Drivers/CMSIS/Include/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 267:Drivers/CMSIS/Include/core_cm4.h **** #else
 268:Drivers/CMSIS/Include/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 269:Drivers/CMSIS/Include/core_cm4.h **** #endif
 270:Drivers/CMSIS/Include/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 271:Drivers/CMSIS/Include/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 272:Drivers/CMSIS/Include/core_cm4.h **** 
 273:Drivers/CMSIS/Include/core_cm4.h **** /* following defines should be used for structure members */
 274:Drivers/CMSIS/Include/core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 275:Drivers/CMSIS/Include/core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 276:Drivers/CMSIS/Include/core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 277:Drivers/CMSIS/Include/core_cm4.h **** 
 278:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group Cortex_M4 */
 279:Drivers/CMSIS/Include/core_cm4.h **** 
 280:Drivers/CMSIS/Include/core_cm4.h **** 
 281:Drivers/CMSIS/Include/core_cm4.h **** 
 282:Drivers/CMSIS/Include/core_cm4.h **** /*******************************************************************************
 283:Drivers/CMSIS/Include/core_cm4.h ****  *                 Register Abstraction
 284:Drivers/CMSIS/Include/core_cm4.h ****   Core Register contain:
 285:Drivers/CMSIS/Include/core_cm4.h ****   - Core Register
 286:Drivers/CMSIS/Include/core_cm4.h ****   - Core NVIC Register
 287:Drivers/CMSIS/Include/core_cm4.h ****   - Core SCB Register
 288:Drivers/CMSIS/Include/core_cm4.h ****   - Core SysTick Register
 289:Drivers/CMSIS/Include/core_cm4.h ****   - Core Debug Register
 290:Drivers/CMSIS/Include/core_cm4.h ****   - Core MPU Register
 291:Drivers/CMSIS/Include/core_cm4.h ****   - Core FPU Register
 292:Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
 293:Drivers/CMSIS/Include/core_cm4.h **** /**
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 245


 294:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 295:Drivers/CMSIS/Include/core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 296:Drivers/CMSIS/Include/core_cm4.h **** */
 297:Drivers/CMSIS/Include/core_cm4.h **** 
 298:Drivers/CMSIS/Include/core_cm4.h **** /**
 299:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
 300:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 301:Drivers/CMSIS/Include/core_cm4.h ****   \brief      Core Register type definitions.
 302:Drivers/CMSIS/Include/core_cm4.h ****   @{
 303:Drivers/CMSIS/Include/core_cm4.h ****  */
 304:Drivers/CMSIS/Include/core_cm4.h **** 
 305:Drivers/CMSIS/Include/core_cm4.h **** /**
 306:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 307:Drivers/CMSIS/Include/core_cm4.h ****  */
 308:Drivers/CMSIS/Include/core_cm4.h **** typedef union
 309:Drivers/CMSIS/Include/core_cm4.h **** {
 310:Drivers/CMSIS/Include/core_cm4.h ****   struct
 311:Drivers/CMSIS/Include/core_cm4.h ****   {
 312:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 313:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 314:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 315:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 316:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 317:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 318:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 319:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 320:Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 321:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 322:Drivers/CMSIS/Include/core_cm4.h **** } APSR_Type;
 323:Drivers/CMSIS/Include/core_cm4.h **** 
 324:Drivers/CMSIS/Include/core_cm4.h **** /* APSR Register Definitions */
 325:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 326:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 327:Drivers/CMSIS/Include/core_cm4.h **** 
 328:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 329:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 330:Drivers/CMSIS/Include/core_cm4.h **** 
 331:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 332:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 333:Drivers/CMSIS/Include/core_cm4.h **** 
 334:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 335:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 336:Drivers/CMSIS/Include/core_cm4.h **** 
 337:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 338:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 339:Drivers/CMSIS/Include/core_cm4.h **** 
 340:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 341:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 342:Drivers/CMSIS/Include/core_cm4.h **** 
 343:Drivers/CMSIS/Include/core_cm4.h **** 
 344:Drivers/CMSIS/Include/core_cm4.h **** /**
 345:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 346:Drivers/CMSIS/Include/core_cm4.h ****  */
 347:Drivers/CMSIS/Include/core_cm4.h **** typedef union
 348:Drivers/CMSIS/Include/core_cm4.h **** {
 349:Drivers/CMSIS/Include/core_cm4.h ****   struct
 350:Drivers/CMSIS/Include/core_cm4.h ****   {
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 246


 351:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 352:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 353:Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 354:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 355:Drivers/CMSIS/Include/core_cm4.h **** } IPSR_Type;
 356:Drivers/CMSIS/Include/core_cm4.h **** 
 357:Drivers/CMSIS/Include/core_cm4.h **** /* IPSR Register Definitions */
 358:Drivers/CMSIS/Include/core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 359:Drivers/CMSIS/Include/core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 360:Drivers/CMSIS/Include/core_cm4.h **** 
 361:Drivers/CMSIS/Include/core_cm4.h **** 
 362:Drivers/CMSIS/Include/core_cm4.h **** /**
 363:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 364:Drivers/CMSIS/Include/core_cm4.h ****  */
 365:Drivers/CMSIS/Include/core_cm4.h **** typedef union
 366:Drivers/CMSIS/Include/core_cm4.h **** {
 367:Drivers/CMSIS/Include/core_cm4.h ****   struct
 368:Drivers/CMSIS/Include/core_cm4.h ****   {
 369:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 370:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:7;               /*!< bit:  9..15  Reserved */
 371:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 372:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 373:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0) */
 374:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t IT:2;                       /*!< bit: 25..26  saved IT state   (read 0) */
 375:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 376:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 377:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 378:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 379:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 380:Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 381:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 382:Drivers/CMSIS/Include/core_cm4.h **** } xPSR_Type;
 383:Drivers/CMSIS/Include/core_cm4.h **** 
 384:Drivers/CMSIS/Include/core_cm4.h **** /* xPSR Register Definitions */
 385:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 386:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 387:Drivers/CMSIS/Include/core_cm4.h **** 
 388:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 389:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 390:Drivers/CMSIS/Include/core_cm4.h **** 
 391:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 392:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 393:Drivers/CMSIS/Include/core_cm4.h **** 
 394:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 395:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 396:Drivers/CMSIS/Include/core_cm4.h **** 
 397:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 398:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 399:Drivers/CMSIS/Include/core_cm4.h **** 
 400:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_IT_Pos                        25U                                            /*!< xPSR
 401:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_IT_Msk                        (3UL << xPSR_IT_Pos)                           /*!< xPSR
 402:Drivers/CMSIS/Include/core_cm4.h **** 
 403:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 404:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 405:Drivers/CMSIS/Include/core_cm4.h **** 
 406:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 407:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 247


 408:Drivers/CMSIS/Include/core_cm4.h **** 
 409:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 410:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 411:Drivers/CMSIS/Include/core_cm4.h **** 
 412:Drivers/CMSIS/Include/core_cm4.h **** 
 413:Drivers/CMSIS/Include/core_cm4.h **** /**
 414:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 415:Drivers/CMSIS/Include/core_cm4.h ****  */
 416:Drivers/CMSIS/Include/core_cm4.h **** typedef union
 417:Drivers/CMSIS/Include/core_cm4.h **** {
 418:Drivers/CMSIS/Include/core_cm4.h ****   struct
 419:Drivers/CMSIS/Include/core_cm4.h ****   {
 420:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 421:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 422:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 423:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 424:Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 425:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 426:Drivers/CMSIS/Include/core_cm4.h **** } CONTROL_Type;
 427:Drivers/CMSIS/Include/core_cm4.h **** 
 428:Drivers/CMSIS/Include/core_cm4.h **** /* CONTROL Register Definitions */
 429:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 430:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 431:Drivers/CMSIS/Include/core_cm4.h **** 
 432:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 433:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 434:Drivers/CMSIS/Include/core_cm4.h **** 
 435:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 436:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 437:Drivers/CMSIS/Include/core_cm4.h **** 
 438:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_CORE */
 439:Drivers/CMSIS/Include/core_cm4.h **** 
 440:Drivers/CMSIS/Include/core_cm4.h **** 
 441:Drivers/CMSIS/Include/core_cm4.h **** /**
 442:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
 443:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 444:Drivers/CMSIS/Include/core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 445:Drivers/CMSIS/Include/core_cm4.h ****   @{
 446:Drivers/CMSIS/Include/core_cm4.h ****  */
 447:Drivers/CMSIS/Include/core_cm4.h **** 
 448:Drivers/CMSIS/Include/core_cm4.h **** /**
 449:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 450:Drivers/CMSIS/Include/core_cm4.h ****  */
 451:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 452:Drivers/CMSIS/Include/core_cm4.h **** {
 453:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 454:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[24U];
 455:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 456:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RSERVED1[24U];
 457:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 458:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[24U];
 459:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 460:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[24U];
 461:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 462:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[56U];
 463:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 464:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[644U];
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 248


 465:Drivers/CMSIS/Include/core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 466:Drivers/CMSIS/Include/core_cm4.h **** }  NVIC_Type;
 467:Drivers/CMSIS/Include/core_cm4.h **** 
 468:Drivers/CMSIS/Include/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 469:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 470:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 471:Drivers/CMSIS/Include/core_cm4.h **** 
 472:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 473:Drivers/CMSIS/Include/core_cm4.h **** 
 474:Drivers/CMSIS/Include/core_cm4.h **** 
 475:Drivers/CMSIS/Include/core_cm4.h **** /**
 476:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 477:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 478:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 479:Drivers/CMSIS/Include/core_cm4.h ****   @{
 480:Drivers/CMSIS/Include/core_cm4.h ****  */
 481:Drivers/CMSIS/Include/core_cm4.h **** 
 482:Drivers/CMSIS/Include/core_cm4.h **** /**
 483:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 484:Drivers/CMSIS/Include/core_cm4.h ****  */
 485:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 486:Drivers/CMSIS/Include/core_cm4.h **** {
 487:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 488:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 489:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 490:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 491:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 492:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 493:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 494:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 495:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 496:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 497:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 498:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 499:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 500:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 501:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 502:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 503:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 504:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 505:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 506:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[5U];
 507:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 508:Drivers/CMSIS/Include/core_cm4.h **** } SCB_Type;
 509:Drivers/CMSIS/Include/core_cm4.h **** 
 510:Drivers/CMSIS/Include/core_cm4.h **** /* SCB CPUID Register Definitions */
 511:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 512:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 513:Drivers/CMSIS/Include/core_cm4.h **** 
 514:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 515:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 516:Drivers/CMSIS/Include/core_cm4.h **** 
 517:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 518:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 519:Drivers/CMSIS/Include/core_cm4.h **** 
 520:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 521:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 249


 522:Drivers/CMSIS/Include/core_cm4.h **** 
 523:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 524:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 525:Drivers/CMSIS/Include/core_cm4.h **** 
 526:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 527:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 528:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 529:Drivers/CMSIS/Include/core_cm4.h **** 
 530:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 531:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 532:Drivers/CMSIS/Include/core_cm4.h **** 
 533:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 534:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 535:Drivers/CMSIS/Include/core_cm4.h **** 
 536:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 537:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 538:Drivers/CMSIS/Include/core_cm4.h **** 
 539:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 540:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 541:Drivers/CMSIS/Include/core_cm4.h **** 
 542:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 543:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 544:Drivers/CMSIS/Include/core_cm4.h **** 
 545:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 546:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 547:Drivers/CMSIS/Include/core_cm4.h **** 
 548:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 549:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 550:Drivers/CMSIS/Include/core_cm4.h **** 
 551:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 552:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 553:Drivers/CMSIS/Include/core_cm4.h **** 
 554:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 555:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 556:Drivers/CMSIS/Include/core_cm4.h **** 
 557:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 558:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 559:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 560:Drivers/CMSIS/Include/core_cm4.h **** 
 561:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 562:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 563:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 564:Drivers/CMSIS/Include/core_cm4.h **** 
 565:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 566:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 567:Drivers/CMSIS/Include/core_cm4.h **** 
 568:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 569:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 570:Drivers/CMSIS/Include/core_cm4.h **** 
 571:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 572:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 573:Drivers/CMSIS/Include/core_cm4.h **** 
 574:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 575:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 576:Drivers/CMSIS/Include/core_cm4.h **** 
 577:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 578:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 250


 579:Drivers/CMSIS/Include/core_cm4.h **** 
 580:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 581:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 582:Drivers/CMSIS/Include/core_cm4.h **** 
 583:Drivers/CMSIS/Include/core_cm4.h **** /* SCB System Control Register Definitions */
 584:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 585:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 586:Drivers/CMSIS/Include/core_cm4.h **** 
 587:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 588:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 589:Drivers/CMSIS/Include/core_cm4.h **** 
 590:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 591:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 592:Drivers/CMSIS/Include/core_cm4.h **** 
 593:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 594:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 595:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 596:Drivers/CMSIS/Include/core_cm4.h **** 
 597:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 598:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 599:Drivers/CMSIS/Include/core_cm4.h **** 
 600:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 601:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 602:Drivers/CMSIS/Include/core_cm4.h **** 
 603:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 604:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 605:Drivers/CMSIS/Include/core_cm4.h **** 
 606:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 607:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 608:Drivers/CMSIS/Include/core_cm4.h **** 
 609:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 610:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 611:Drivers/CMSIS/Include/core_cm4.h **** 
 612:Drivers/CMSIS/Include/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 613:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 614:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 615:Drivers/CMSIS/Include/core_cm4.h **** 
 616:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 617:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 618:Drivers/CMSIS/Include/core_cm4.h **** 
 619:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 620:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 621:Drivers/CMSIS/Include/core_cm4.h **** 
 622:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 623:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 624:Drivers/CMSIS/Include/core_cm4.h **** 
 625:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 626:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 627:Drivers/CMSIS/Include/core_cm4.h **** 
 628:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 629:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 630:Drivers/CMSIS/Include/core_cm4.h **** 
 631:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 632:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 633:Drivers/CMSIS/Include/core_cm4.h **** 
 634:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 635:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 251


 636:Drivers/CMSIS/Include/core_cm4.h **** 
 637:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 638:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 639:Drivers/CMSIS/Include/core_cm4.h **** 
 640:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 641:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 642:Drivers/CMSIS/Include/core_cm4.h **** 
 643:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 644:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 645:Drivers/CMSIS/Include/core_cm4.h **** 
 646:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 647:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 648:Drivers/CMSIS/Include/core_cm4.h **** 
 649:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 650:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 651:Drivers/CMSIS/Include/core_cm4.h **** 
 652:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 653:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 654:Drivers/CMSIS/Include/core_cm4.h **** 
 655:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 656:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 657:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 658:Drivers/CMSIS/Include/core_cm4.h **** 
 659:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 660:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 661:Drivers/CMSIS/Include/core_cm4.h **** 
 662:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 663:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 664:Drivers/CMSIS/Include/core_cm4.h **** 
 665:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 666:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 667:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 668:Drivers/CMSIS/Include/core_cm4.h **** 
 669:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 670:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 671:Drivers/CMSIS/Include/core_cm4.h **** 
 672:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 673:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 674:Drivers/CMSIS/Include/core_cm4.h **** 
 675:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 676:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 677:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 678:Drivers/CMSIS/Include/core_cm4.h **** 
 679:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 680:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 681:Drivers/CMSIS/Include/core_cm4.h **** 
 682:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 683:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 684:Drivers/CMSIS/Include/core_cm4.h **** 
 685:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 686:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 687:Drivers/CMSIS/Include/core_cm4.h **** 
 688:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 689:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 690:Drivers/CMSIS/Include/core_cm4.h **** 
 691:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SCB */
 692:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 252


 693:Drivers/CMSIS/Include/core_cm4.h **** 
 694:Drivers/CMSIS/Include/core_cm4.h **** /**
 695:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 696:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 697:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 698:Drivers/CMSIS/Include/core_cm4.h ****   @{
 699:Drivers/CMSIS/Include/core_cm4.h ****  */
 700:Drivers/CMSIS/Include/core_cm4.h **** 
 701:Drivers/CMSIS/Include/core_cm4.h **** /**
 702:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 703:Drivers/CMSIS/Include/core_cm4.h ****  */
 704:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 705:Drivers/CMSIS/Include/core_cm4.h **** {
 706:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 707:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 708:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 709:Drivers/CMSIS/Include/core_cm4.h **** } SCnSCB_Type;
 710:Drivers/CMSIS/Include/core_cm4.h **** 
 711:Drivers/CMSIS/Include/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 712:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 713:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 714:Drivers/CMSIS/Include/core_cm4.h **** 
 715:Drivers/CMSIS/Include/core_cm4.h **** /* Auxiliary Control Register Definitions */
 716:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 717:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 718:Drivers/CMSIS/Include/core_cm4.h **** 
 719:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 720:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 721:Drivers/CMSIS/Include/core_cm4.h **** 
 722:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 723:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 724:Drivers/CMSIS/Include/core_cm4.h **** 
 725:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 726:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 727:Drivers/CMSIS/Include/core_cm4.h **** 
 728:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 729:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 730:Drivers/CMSIS/Include/core_cm4.h **** 
 731:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 732:Drivers/CMSIS/Include/core_cm4.h **** 
 733:Drivers/CMSIS/Include/core_cm4.h **** 
 734:Drivers/CMSIS/Include/core_cm4.h **** /**
 735:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 736:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 737:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 738:Drivers/CMSIS/Include/core_cm4.h ****   @{
 739:Drivers/CMSIS/Include/core_cm4.h ****  */
 740:Drivers/CMSIS/Include/core_cm4.h **** 
 741:Drivers/CMSIS/Include/core_cm4.h **** /**
 742:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 743:Drivers/CMSIS/Include/core_cm4.h ****  */
 744:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 745:Drivers/CMSIS/Include/core_cm4.h **** {
 746:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 747:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 748:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 749:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 253


 750:Drivers/CMSIS/Include/core_cm4.h **** } SysTick_Type;
 751:Drivers/CMSIS/Include/core_cm4.h **** 
 752:Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 753:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 754:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 755:Drivers/CMSIS/Include/core_cm4.h **** 
 756:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 757:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 758:Drivers/CMSIS/Include/core_cm4.h **** 
 759:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 760:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 761:Drivers/CMSIS/Include/core_cm4.h **** 
 762:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 763:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 764:Drivers/CMSIS/Include/core_cm4.h **** 
 765:Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Reload Register Definitions */
 766:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 767:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 768:Drivers/CMSIS/Include/core_cm4.h **** 
 769:Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Current Register Definitions */
 770:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 771:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 772:Drivers/CMSIS/Include/core_cm4.h **** 
 773:Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Calibration Register Definitions */
 774:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 775:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 776:Drivers/CMSIS/Include/core_cm4.h **** 
 777:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 778:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 779:Drivers/CMSIS/Include/core_cm4.h **** 
 780:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 781:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 782:Drivers/CMSIS/Include/core_cm4.h **** 
 783:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 784:Drivers/CMSIS/Include/core_cm4.h **** 
 785:Drivers/CMSIS/Include/core_cm4.h **** 
 786:Drivers/CMSIS/Include/core_cm4.h **** /**
 787:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 788:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 789:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 790:Drivers/CMSIS/Include/core_cm4.h ****   @{
 791:Drivers/CMSIS/Include/core_cm4.h ****  */
 792:Drivers/CMSIS/Include/core_cm4.h **** 
 793:Drivers/CMSIS/Include/core_cm4.h **** /**
 794:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 795:Drivers/CMSIS/Include/core_cm4.h ****  */
 796:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 797:Drivers/CMSIS/Include/core_cm4.h **** {
 798:Drivers/CMSIS/Include/core_cm4.h ****   __OM  union
 799:Drivers/CMSIS/Include/core_cm4.h ****   {
 800:Drivers/CMSIS/Include/core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 801:Drivers/CMSIS/Include/core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 802:Drivers/CMSIS/Include/core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 803:Drivers/CMSIS/Include/core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 804:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[864U];
 805:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 806:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[15U];
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 254


 807:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 808:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[15U];
 809:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 810:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[29U];
 811:Drivers/CMSIS/Include/core_cm4.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 812:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 813:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 814:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[43U];
 815:Drivers/CMSIS/Include/core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 816:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 817:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[6U];
 818:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 819:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 820:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 821:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 822:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 823:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 824:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 825:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 826:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 827:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 828:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 829:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 830:Drivers/CMSIS/Include/core_cm4.h **** } ITM_Type;
 831:Drivers/CMSIS/Include/core_cm4.h **** 
 832:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 833:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 834:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFUL /*<< ITM_TPR_PRIVMASK_Pos*/)            /*!< ITM 
 835:Drivers/CMSIS/Include/core_cm4.h **** 
 836:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Trace Control Register Definitions */
 837:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 838:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 839:Drivers/CMSIS/Include/core_cm4.h **** 
 840:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 841:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 842:Drivers/CMSIS/Include/core_cm4.h **** 
 843:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 844:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 845:Drivers/CMSIS/Include/core_cm4.h **** 
 846:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 847:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 848:Drivers/CMSIS/Include/core_cm4.h **** 
 849:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 850:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 851:Drivers/CMSIS/Include/core_cm4.h **** 
 852:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 853:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 854:Drivers/CMSIS/Include/core_cm4.h **** 
 855:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 856:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 857:Drivers/CMSIS/Include/core_cm4.h **** 
 858:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 859:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 860:Drivers/CMSIS/Include/core_cm4.h **** 
 861:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 862:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 863:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 255


 864:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Integration Write Register Definitions */
 865:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 866:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 867:Drivers/CMSIS/Include/core_cm4.h **** 
 868:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Integration Read Register Definitions */
 869:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 870:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 871:Drivers/CMSIS/Include/core_cm4.h **** 
 872:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 873:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 874:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 875:Drivers/CMSIS/Include/core_cm4.h **** 
 876:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Lock Status Register Definitions */
 877:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 878:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 879:Drivers/CMSIS/Include/core_cm4.h **** 
 880:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 881:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 882:Drivers/CMSIS/Include/core_cm4.h **** 
 883:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 884:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 885:Drivers/CMSIS/Include/core_cm4.h **** 
 886:Drivers/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 887:Drivers/CMSIS/Include/core_cm4.h **** 
 888:Drivers/CMSIS/Include/core_cm4.h **** 
 889:Drivers/CMSIS/Include/core_cm4.h **** /**
 890:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 891:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 892:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 893:Drivers/CMSIS/Include/core_cm4.h ****   @{
 894:Drivers/CMSIS/Include/core_cm4.h ****  */
 895:Drivers/CMSIS/Include/core_cm4.h **** 
 896:Drivers/CMSIS/Include/core_cm4.h **** /**
 897:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 898:Drivers/CMSIS/Include/core_cm4.h ****  */
 899:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 900:Drivers/CMSIS/Include/core_cm4.h **** {
 901:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 902:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 903:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 904:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 905:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 906:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 907:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 908:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 909:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 910:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 911:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 912:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 913:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 914:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 915:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 916:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[1U];
 917:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 918:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 919:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 920:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[1U];
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 256


 921:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 922:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 923:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 924:Drivers/CMSIS/Include/core_cm4.h **** } DWT_Type;
 925:Drivers/CMSIS/Include/core_cm4.h **** 
 926:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Control Register Definitions */
 927:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 928:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 929:Drivers/CMSIS/Include/core_cm4.h **** 
 930:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 931:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 932:Drivers/CMSIS/Include/core_cm4.h **** 
 933:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 934:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 935:Drivers/CMSIS/Include/core_cm4.h **** 
 936:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 937:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 938:Drivers/CMSIS/Include/core_cm4.h **** 
 939:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 940:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 941:Drivers/CMSIS/Include/core_cm4.h **** 
 942:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 943:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 944:Drivers/CMSIS/Include/core_cm4.h **** 
 945:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 946:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 947:Drivers/CMSIS/Include/core_cm4.h **** 
 948:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 949:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 950:Drivers/CMSIS/Include/core_cm4.h **** 
 951:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 952:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 953:Drivers/CMSIS/Include/core_cm4.h **** 
 954:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 955:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 956:Drivers/CMSIS/Include/core_cm4.h **** 
 957:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 958:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 959:Drivers/CMSIS/Include/core_cm4.h **** 
 960:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 961:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 962:Drivers/CMSIS/Include/core_cm4.h **** 
 963:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 964:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 965:Drivers/CMSIS/Include/core_cm4.h **** 
 966:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 967:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 968:Drivers/CMSIS/Include/core_cm4.h **** 
 969:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 970:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 971:Drivers/CMSIS/Include/core_cm4.h **** 
 972:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 973:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 974:Drivers/CMSIS/Include/core_cm4.h **** 
 975:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 976:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 977:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 257


 978:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 979:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 980:Drivers/CMSIS/Include/core_cm4.h **** 
 981:Drivers/CMSIS/Include/core_cm4.h **** /* DWT CPI Count Register Definitions */
 982:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 983:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 984:Drivers/CMSIS/Include/core_cm4.h **** 
 985:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
 986:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
 987:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
 988:Drivers/CMSIS/Include/core_cm4.h **** 
 989:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Sleep Count Register Definitions */
 990:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
 991:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
 992:Drivers/CMSIS/Include/core_cm4.h **** 
 993:Drivers/CMSIS/Include/core_cm4.h **** /* DWT LSU Count Register Definitions */
 994:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
 995:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
 996:Drivers/CMSIS/Include/core_cm4.h **** 
 997:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
 998:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
 999:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1000:Drivers/CMSIS/Include/core_cm4.h **** 
1001:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1002:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1003:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1004:Drivers/CMSIS/Include/core_cm4.h **** 
1005:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Comparator Function Register Definitions */
1006:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1007:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1008:Drivers/CMSIS/Include/core_cm4.h **** 
1009:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1010:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1011:Drivers/CMSIS/Include/core_cm4.h **** 
1012:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1013:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1014:Drivers/CMSIS/Include/core_cm4.h **** 
1015:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1016:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1017:Drivers/CMSIS/Include/core_cm4.h **** 
1018:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1019:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1020:Drivers/CMSIS/Include/core_cm4.h **** 
1021:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1022:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1023:Drivers/CMSIS/Include/core_cm4.h **** 
1024:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1025:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1026:Drivers/CMSIS/Include/core_cm4.h **** 
1027:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1028:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1029:Drivers/CMSIS/Include/core_cm4.h **** 
1030:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1031:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1032:Drivers/CMSIS/Include/core_cm4.h **** 
1033:Drivers/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1034:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 258


1035:Drivers/CMSIS/Include/core_cm4.h **** 
1036:Drivers/CMSIS/Include/core_cm4.h **** /**
1037:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1038:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1039:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1040:Drivers/CMSIS/Include/core_cm4.h ****   @{
1041:Drivers/CMSIS/Include/core_cm4.h ****  */
1042:Drivers/CMSIS/Include/core_cm4.h **** 
1043:Drivers/CMSIS/Include/core_cm4.h **** /**
1044:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1045:Drivers/CMSIS/Include/core_cm4.h ****  */
1046:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1047:Drivers/CMSIS/Include/core_cm4.h **** {
1048:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1049:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1050:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[2U];
1051:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1052:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[55U];
1053:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1054:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[131U];
1055:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1056:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1057:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1058:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[759U];
1059:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER */
1060:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1061:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1062:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[1U];
1063:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1064:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1065:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1066:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[39U];
1067:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1068:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1069:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED7[8U];
1070:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1071:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1072:Drivers/CMSIS/Include/core_cm4.h **** } TPI_Type;
1073:Drivers/CMSIS/Include/core_cm4.h **** 
1074:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1075:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1076:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1077:Drivers/CMSIS/Include/core_cm4.h **** 
1078:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1079:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1080:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1081:Drivers/CMSIS/Include/core_cm4.h **** 
1082:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1083:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1084:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1085:Drivers/CMSIS/Include/core_cm4.h **** 
1086:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1087:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1088:Drivers/CMSIS/Include/core_cm4.h **** 
1089:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1090:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1091:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 259


1092:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1093:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1094:Drivers/CMSIS/Include/core_cm4.h **** 
1095:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1096:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1097:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1098:Drivers/CMSIS/Include/core_cm4.h **** 
1099:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1100:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1101:Drivers/CMSIS/Include/core_cm4.h **** 
1102:Drivers/CMSIS/Include/core_cm4.h **** /* TPI TRIGGER Register Definitions */
1103:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1104:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1105:Drivers/CMSIS/Include/core_cm4.h **** 
1106:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1107:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1108:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1109:Drivers/CMSIS/Include/core_cm4.h **** 
1110:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1111:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1112:Drivers/CMSIS/Include/core_cm4.h **** 
1113:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1114:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1115:Drivers/CMSIS/Include/core_cm4.h **** 
1116:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1117:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1118:Drivers/CMSIS/Include/core_cm4.h **** 
1119:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1120:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1121:Drivers/CMSIS/Include/core_cm4.h **** 
1122:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1123:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1124:Drivers/CMSIS/Include/core_cm4.h **** 
1125:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1126:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1127:Drivers/CMSIS/Include/core_cm4.h **** 
1128:Drivers/CMSIS/Include/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1129:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0U                                         /*!< TPI ITA
1130:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/)    /*!< TPI ITA
1131:Drivers/CMSIS/Include/core_cm4.h **** 
1132:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1133:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1134:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1135:Drivers/CMSIS/Include/core_cm4.h **** 
1136:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1137:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1138:Drivers/CMSIS/Include/core_cm4.h **** 
1139:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1140:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1141:Drivers/CMSIS/Include/core_cm4.h **** 
1142:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1143:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1144:Drivers/CMSIS/Include/core_cm4.h **** 
1145:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1146:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1147:Drivers/CMSIS/Include/core_cm4.h **** 
1148:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 260


1149:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1150:Drivers/CMSIS/Include/core_cm4.h **** 
1151:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1152:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1153:Drivers/CMSIS/Include/core_cm4.h **** 
1154:Drivers/CMSIS/Include/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1155:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0U                                         /*!< TPI ITA
1156:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/)    /*!< TPI ITA
1157:Drivers/CMSIS/Include/core_cm4.h **** 
1158:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1159:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1160:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1161:Drivers/CMSIS/Include/core_cm4.h **** 
1162:Drivers/CMSIS/Include/core_cm4.h **** /* TPI DEVID Register Definitions */
1163:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1164:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1165:Drivers/CMSIS/Include/core_cm4.h **** 
1166:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1167:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1168:Drivers/CMSIS/Include/core_cm4.h **** 
1169:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1170:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1171:Drivers/CMSIS/Include/core_cm4.h **** 
1172:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1173:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1174:Drivers/CMSIS/Include/core_cm4.h **** 
1175:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1176:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1177:Drivers/CMSIS/Include/core_cm4.h **** 
1178:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1179:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1180:Drivers/CMSIS/Include/core_cm4.h **** 
1181:Drivers/CMSIS/Include/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1182:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           4U                                         /*!< TPI DEV
1183:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1184:Drivers/CMSIS/Include/core_cm4.h **** 
1185:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             0U                                         /*!< TPI DEV
1186:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1187:Drivers/CMSIS/Include/core_cm4.h **** 
1188:Drivers/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1189:Drivers/CMSIS/Include/core_cm4.h **** 
1190:Drivers/CMSIS/Include/core_cm4.h **** 
1191:Drivers/CMSIS/Include/core_cm4.h **** #if (__MPU_PRESENT == 1U)
1192:Drivers/CMSIS/Include/core_cm4.h **** /**
1193:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1194:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1195:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1196:Drivers/CMSIS/Include/core_cm4.h ****   @{
1197:Drivers/CMSIS/Include/core_cm4.h ****  */
1198:Drivers/CMSIS/Include/core_cm4.h **** 
1199:Drivers/CMSIS/Include/core_cm4.h **** /**
1200:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1201:Drivers/CMSIS/Include/core_cm4.h ****  */
1202:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1203:Drivers/CMSIS/Include/core_cm4.h **** {
1204:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1205:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 261


1206:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1207:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1208:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1209:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1210:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1211:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1212:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1213:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1214:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1215:Drivers/CMSIS/Include/core_cm4.h **** } MPU_Type;
1216:Drivers/CMSIS/Include/core_cm4.h **** 
1217:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Type Register Definitions */
1218:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1219:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1220:Drivers/CMSIS/Include/core_cm4.h **** 
1221:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1222:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1223:Drivers/CMSIS/Include/core_cm4.h **** 
1224:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1225:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1226:Drivers/CMSIS/Include/core_cm4.h **** 
1227:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Control Register Definitions */
1228:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1229:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1230:Drivers/CMSIS/Include/core_cm4.h **** 
1231:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1232:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1233:Drivers/CMSIS/Include/core_cm4.h **** 
1234:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1235:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1236:Drivers/CMSIS/Include/core_cm4.h **** 
1237:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Region Number Register Definitions */
1238:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1239:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1240:Drivers/CMSIS/Include/core_cm4.h **** 
1241:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Region Base Address Register Definitions */
1242:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1243:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1244:Drivers/CMSIS/Include/core_cm4.h **** 
1245:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1246:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1247:Drivers/CMSIS/Include/core_cm4.h **** 
1248:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1249:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1250:Drivers/CMSIS/Include/core_cm4.h **** 
1251:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1252:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1253:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1254:Drivers/CMSIS/Include/core_cm4.h **** 
1255:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1256:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1257:Drivers/CMSIS/Include/core_cm4.h **** 
1258:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1259:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1260:Drivers/CMSIS/Include/core_cm4.h **** 
1261:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1262:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 262


1263:Drivers/CMSIS/Include/core_cm4.h **** 
1264:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1265:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1266:Drivers/CMSIS/Include/core_cm4.h **** 
1267:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1268:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1269:Drivers/CMSIS/Include/core_cm4.h **** 
1270:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1271:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1272:Drivers/CMSIS/Include/core_cm4.h **** 
1273:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1274:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1275:Drivers/CMSIS/Include/core_cm4.h **** 
1276:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1277:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1278:Drivers/CMSIS/Include/core_cm4.h **** 
1279:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1280:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1281:Drivers/CMSIS/Include/core_cm4.h **** 
1282:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_MPU */
1283:Drivers/CMSIS/Include/core_cm4.h **** #endif
1284:Drivers/CMSIS/Include/core_cm4.h **** 
1285:Drivers/CMSIS/Include/core_cm4.h **** 
1286:Drivers/CMSIS/Include/core_cm4.h **** #if (__FPU_PRESENT == 1U)
1287:Drivers/CMSIS/Include/core_cm4.h **** /**
1288:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1289:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1290:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1291:Drivers/CMSIS/Include/core_cm4.h ****   @{
1292:Drivers/CMSIS/Include/core_cm4.h ****  */
1293:Drivers/CMSIS/Include/core_cm4.h **** 
1294:Drivers/CMSIS/Include/core_cm4.h **** /**
1295:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1296:Drivers/CMSIS/Include/core_cm4.h ****  */
1297:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1298:Drivers/CMSIS/Include/core_cm4.h **** {
1299:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
1300:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1301:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1302:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1303:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1304:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1305:Drivers/CMSIS/Include/core_cm4.h **** } FPU_Type;
1306:Drivers/CMSIS/Include/core_cm4.h **** 
1307:Drivers/CMSIS/Include/core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1308:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1309:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1310:Drivers/CMSIS/Include/core_cm4.h **** 
1311:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1312:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1313:Drivers/CMSIS/Include/core_cm4.h **** 
1314:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1315:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1316:Drivers/CMSIS/Include/core_cm4.h **** 
1317:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1318:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1319:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 263


1320:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1321:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1322:Drivers/CMSIS/Include/core_cm4.h **** 
1323:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1324:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1325:Drivers/CMSIS/Include/core_cm4.h **** 
1326:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1327:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1328:Drivers/CMSIS/Include/core_cm4.h **** 
1329:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1330:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1331:Drivers/CMSIS/Include/core_cm4.h **** 
1332:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1333:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1334:Drivers/CMSIS/Include/core_cm4.h **** 
1335:Drivers/CMSIS/Include/core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1336:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1337:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1338:Drivers/CMSIS/Include/core_cm4.h **** 
1339:Drivers/CMSIS/Include/core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1340:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1341:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1342:Drivers/CMSIS/Include/core_cm4.h **** 
1343:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1344:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1345:Drivers/CMSIS/Include/core_cm4.h **** 
1346:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1347:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1348:Drivers/CMSIS/Include/core_cm4.h **** 
1349:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1350:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1351:Drivers/CMSIS/Include/core_cm4.h **** 
1352:Drivers/CMSIS/Include/core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1353:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1354:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1355:Drivers/CMSIS/Include/core_cm4.h **** 
1356:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1357:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1358:Drivers/CMSIS/Include/core_cm4.h **** 
1359:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1360:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1361:Drivers/CMSIS/Include/core_cm4.h **** 
1362:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1363:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1364:Drivers/CMSIS/Include/core_cm4.h **** 
1365:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1366:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1367:Drivers/CMSIS/Include/core_cm4.h **** 
1368:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1369:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1370:Drivers/CMSIS/Include/core_cm4.h **** 
1371:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1372:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1373:Drivers/CMSIS/Include/core_cm4.h **** 
1374:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1375:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1376:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 264


1377:Drivers/CMSIS/Include/core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1378:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1379:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1380:Drivers/CMSIS/Include/core_cm4.h **** 
1381:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1382:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1383:Drivers/CMSIS/Include/core_cm4.h **** 
1384:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1385:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1386:Drivers/CMSIS/Include/core_cm4.h **** 
1387:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1388:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1389:Drivers/CMSIS/Include/core_cm4.h **** 
1390:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_FPU */
1391:Drivers/CMSIS/Include/core_cm4.h **** #endif
1392:Drivers/CMSIS/Include/core_cm4.h **** 
1393:Drivers/CMSIS/Include/core_cm4.h **** 
1394:Drivers/CMSIS/Include/core_cm4.h **** /**
1395:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1396:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1397:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1398:Drivers/CMSIS/Include/core_cm4.h ****   @{
1399:Drivers/CMSIS/Include/core_cm4.h ****  */
1400:Drivers/CMSIS/Include/core_cm4.h **** 
1401:Drivers/CMSIS/Include/core_cm4.h **** /**
1402:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1403:Drivers/CMSIS/Include/core_cm4.h ****  */
1404:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1405:Drivers/CMSIS/Include/core_cm4.h **** {
1406:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1407:Drivers/CMSIS/Include/core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1408:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1409:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1410:Drivers/CMSIS/Include/core_cm4.h **** } CoreDebug_Type;
1411:Drivers/CMSIS/Include/core_cm4.h **** 
1412:Drivers/CMSIS/Include/core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1413:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1414:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1415:Drivers/CMSIS/Include/core_cm4.h **** 
1416:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1417:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1418:Drivers/CMSIS/Include/core_cm4.h **** 
1419:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1420:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1421:Drivers/CMSIS/Include/core_cm4.h **** 
1422:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1423:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1424:Drivers/CMSIS/Include/core_cm4.h **** 
1425:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1426:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1427:Drivers/CMSIS/Include/core_cm4.h **** 
1428:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1429:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1430:Drivers/CMSIS/Include/core_cm4.h **** 
1431:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1432:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1433:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 265


1434:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1435:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1436:Drivers/CMSIS/Include/core_cm4.h **** 
1437:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1438:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1439:Drivers/CMSIS/Include/core_cm4.h **** 
1440:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1441:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1442:Drivers/CMSIS/Include/core_cm4.h **** 
1443:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1444:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1445:Drivers/CMSIS/Include/core_cm4.h **** 
1446:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1447:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1448:Drivers/CMSIS/Include/core_cm4.h **** 
1449:Drivers/CMSIS/Include/core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1450:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1451:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1452:Drivers/CMSIS/Include/core_cm4.h **** 
1453:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1454:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1455:Drivers/CMSIS/Include/core_cm4.h **** 
1456:Drivers/CMSIS/Include/core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1457:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1458:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1459:Drivers/CMSIS/Include/core_cm4.h **** 
1460:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1461:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1462:Drivers/CMSIS/Include/core_cm4.h **** 
1463:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1464:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1465:Drivers/CMSIS/Include/core_cm4.h **** 
1466:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1467:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1468:Drivers/CMSIS/Include/core_cm4.h **** 
1469:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1470:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1471:Drivers/CMSIS/Include/core_cm4.h **** 
1472:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1473:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1474:Drivers/CMSIS/Include/core_cm4.h **** 
1475:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1476:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1477:Drivers/CMSIS/Include/core_cm4.h **** 
1478:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1479:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1480:Drivers/CMSIS/Include/core_cm4.h **** 
1481:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1482:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1483:Drivers/CMSIS/Include/core_cm4.h **** 
1484:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1485:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1486:Drivers/CMSIS/Include/core_cm4.h **** 
1487:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1488:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1489:Drivers/CMSIS/Include/core_cm4.h **** 
1490:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 266


1491:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1492:Drivers/CMSIS/Include/core_cm4.h **** 
1493:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1494:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1495:Drivers/CMSIS/Include/core_cm4.h **** 
1496:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1497:Drivers/CMSIS/Include/core_cm4.h **** 
1498:Drivers/CMSIS/Include/core_cm4.h **** 
1499:Drivers/CMSIS/Include/core_cm4.h **** /**
1500:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1501:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1502:Drivers/CMSIS/Include/core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1503:Drivers/CMSIS/Include/core_cm4.h ****   @{
1504:Drivers/CMSIS/Include/core_cm4.h ****  */
1505:Drivers/CMSIS/Include/core_cm4.h **** 
1506:Drivers/CMSIS/Include/core_cm4.h **** /**
1507:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1508:Drivers/CMSIS/Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1509:Drivers/CMSIS/Include/core_cm4.h ****   \param[in] value  Value of the bit field.
1510:Drivers/CMSIS/Include/core_cm4.h ****   \return           Masked and shifted value.
1511:Drivers/CMSIS/Include/core_cm4.h **** */
1512:Drivers/CMSIS/Include/core_cm4.h **** #define _VAL2FLD(field, value)    ((value << field ## _Pos) & field ## _Msk)
1513:Drivers/CMSIS/Include/core_cm4.h **** 
1514:Drivers/CMSIS/Include/core_cm4.h **** /**
1515:Drivers/CMSIS/Include/core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1516:Drivers/CMSIS/Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1517:Drivers/CMSIS/Include/core_cm4.h ****   \param[in] value  Value of register.
1518:Drivers/CMSIS/Include/core_cm4.h ****   \return           Masked and shifted bit field value.
1519:Drivers/CMSIS/Include/core_cm4.h **** */
1520:Drivers/CMSIS/Include/core_cm4.h **** #define _FLD2VAL(field, value)    ((value & field ## _Msk) >> field ## _Pos)
1521:Drivers/CMSIS/Include/core_cm4.h **** 
1522:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1523:Drivers/CMSIS/Include/core_cm4.h **** 
1524:Drivers/CMSIS/Include/core_cm4.h **** 
1525:Drivers/CMSIS/Include/core_cm4.h **** /**
1526:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1527:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1528:Drivers/CMSIS/Include/core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1529:Drivers/CMSIS/Include/core_cm4.h ****   @{
1530:Drivers/CMSIS/Include/core_cm4.h ****  */
1531:Drivers/CMSIS/Include/core_cm4.h **** 
1532:Drivers/CMSIS/Include/core_cm4.h **** /* Memory mapping of Cortex-M4 Hardware */
1533:Drivers/CMSIS/Include/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1534:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1535:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1536:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1537:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1538:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1539:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1540:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1541:Drivers/CMSIS/Include/core_cm4.h **** 
1542:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1543:Drivers/CMSIS/Include/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1544:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1545:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1546:Drivers/CMSIS/Include/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1547:Drivers/CMSIS/Include/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 267


1548:Drivers/CMSIS/Include/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1549:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1550:Drivers/CMSIS/Include/core_cm4.h **** 
1551:Drivers/CMSIS/Include/core_cm4.h **** #if (__MPU_PRESENT == 1U)
1552:Drivers/CMSIS/Include/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1553:Drivers/CMSIS/Include/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1554:Drivers/CMSIS/Include/core_cm4.h **** #endif
1555:Drivers/CMSIS/Include/core_cm4.h **** 
1556:Drivers/CMSIS/Include/core_cm4.h **** #if (__FPU_PRESENT == 1U)
1557:Drivers/CMSIS/Include/core_cm4.h ****   #define FPU_BASE          (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1558:Drivers/CMSIS/Include/core_cm4.h ****   #define FPU               ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1559:Drivers/CMSIS/Include/core_cm4.h **** #endif
1560:Drivers/CMSIS/Include/core_cm4.h **** 
1561:Drivers/CMSIS/Include/core_cm4.h **** /*@} */
1562:Drivers/CMSIS/Include/core_cm4.h **** 
1563:Drivers/CMSIS/Include/core_cm4.h **** 
1564:Drivers/CMSIS/Include/core_cm4.h **** 
1565:Drivers/CMSIS/Include/core_cm4.h **** /*******************************************************************************
1566:Drivers/CMSIS/Include/core_cm4.h ****  *                Hardware Abstraction Layer
1567:Drivers/CMSIS/Include/core_cm4.h ****   Core Function Interface contains:
1568:Drivers/CMSIS/Include/core_cm4.h ****   - Core NVIC Functions
1569:Drivers/CMSIS/Include/core_cm4.h ****   - Core SysTick Functions
1570:Drivers/CMSIS/Include/core_cm4.h ****   - Core Debug Functions
1571:Drivers/CMSIS/Include/core_cm4.h ****   - Core Register Access Functions
1572:Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
1573:Drivers/CMSIS/Include/core_cm4.h **** /**
1574:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1575:Drivers/CMSIS/Include/core_cm4.h **** */
1576:Drivers/CMSIS/Include/core_cm4.h **** 
1577:Drivers/CMSIS/Include/core_cm4.h **** 
1578:Drivers/CMSIS/Include/core_cm4.h **** 
1579:Drivers/CMSIS/Include/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1580:Drivers/CMSIS/Include/core_cm4.h **** /**
1581:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1582:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1583:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1584:Drivers/CMSIS/Include/core_cm4.h ****   @{
1585:Drivers/CMSIS/Include/core_cm4.h ****  */
1586:Drivers/CMSIS/Include/core_cm4.h **** 
1587:Drivers/CMSIS/Include/core_cm4.h **** /**
1588:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Set Priority Grouping
1589:Drivers/CMSIS/Include/core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1590:Drivers/CMSIS/Include/core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1591:Drivers/CMSIS/Include/core_cm4.h ****            Only values from 0..7 are used.
1592:Drivers/CMSIS/Include/core_cm4.h ****            In case of a conflict between priority grouping and available
1593:Drivers/CMSIS/Include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1594:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1595:Drivers/CMSIS/Include/core_cm4.h ****  */
1596:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
 1058              		.loc 8 1596 22 view .LVU318
 1059              	.LBB181:
1597:Drivers/CMSIS/Include/core_cm4.h **** {
1598:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t reg_value;
 1060              		.loc 8 1598 3 view .LVU319
1599:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
 1061              		.loc 8 1599 3 view .LVU320
1600:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 268


1601:Drivers/CMSIS/Include/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
 1062              		.loc 8 1601 3 view .LVU321
 1063              		.loc 8 1601 14 is_stmt 0 view .LVU322
 1064 002a 6849     		ldr	r1, .L35+4
 1065 002c CA68     		ldr	r2, [r1, #12]
 1066              	.LVL49:
1602:Drivers/CMSIS/Include/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
 1067              		.loc 8 1602 3 is_stmt 1 view .LVU323
 1068              		.loc 8 1602 13 is_stmt 0 view .LVU324
 1069 002e 22F4E062 		bic	r2, r2, #1792
 1070              	.LVL50:
 1071              		.loc 8 1602 13 view .LVU325
 1072 0032 1204     		lsls	r2, r2, #16
 1073 0034 120C     		lsrs	r2, r2, #16
 1074              	.LVL51:
1603:Drivers/CMSIS/Include/core_cm4.h ****   reg_value  =  (reg_value                                   |
 1075              		.loc 8 1603 3 is_stmt 1 view .LVU326
 1076              		.loc 8 1603 14 is_stmt 0 view .LVU327
 1077 0036 664B     		ldr	r3, .L35+8
 1078 0038 1343     		orrs	r3, r3, r2
 1079              	.LVL52:
1604:Drivers/CMSIS/Include/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1605:Drivers/CMSIS/Include/core_cm4.h ****                 (PriorityGroupTmp << 8U)                      );              /* Insert write key a
1606:Drivers/CMSIS/Include/core_cm4.h ****   SCB->AIRCR =  reg_value;
 1080              		.loc 8 1606 3 is_stmt 1 view .LVU328
 1081              		.loc 8 1606 14 is_stmt 0 view .LVU329
 1082 003a CB60     		str	r3, [r1, #12]
 1083              	.LVL53:
 1084              		.loc 8 1606 14 view .LVU330
 1085              	.LBE181:
 1086              	.LBE180:
  46:Src/main.c    ****   MX_GPIO_Init();
 1087              		.loc 1 46 3 is_stmt 1 view .LVU331
 1088 003c FFF7FEFF 		bl	SystemClock_Config
 1089              	.LVL54:
  47:Src/main.c    ****   MX_TIM3_Init();
 1090              		.loc 1 47 3 view .LVU332
 1091 0040 FFF7FEFF 		bl	MX_GPIO_Init
 1092              	.LVL55:
  48:Src/main.c    ****   MX_USART1_UART_Init();
 1093              		.loc 1 48 3 view .LVU333
 1094 0044 FFF7FEFF 		bl	MX_TIM3_Init
 1095              	.LVL56:
  49:Src/main.c    **** 
 1096              		.loc 1 49 3 view .LVU334
 1097 0048 FFF7FEFF 		bl	MX_USART1_UART_Init
 1098              	.LVL57:
  51:Src/main.c    ****   elevator.N = ELV_N;
 1099              		.loc 1 51 3 view .LVU335
  51:Src/main.c    ****   elevator.N = ELV_N;
 1100              		.loc 1 51 12 is_stmt 0 view .LVU336
 1101 004c 614B     		ldr	r3, .L35+12
 1102 004e 46F67812 		movw	r2, #27000
 1103 0052 5A60     		str	r2, [r3, #4]
  52:Src/main.c    ****   while (1) {
 1104              		.loc 1 52 3 is_stmt 1 view .LVU337
  52:Src/main.c    ****   while (1) {
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 269


 1105              		.loc 1 52 14 is_stmt 0 view .LVU338
 1106 0054 604B     		ldr	r3, .L35+16
 1107 0056 46F29052 		movw	r2, #26000
 1108 005a 5A60     		str	r2, [r3, #4]
 1109 005c 7AE0     		b	.L22
 1110              	.L26:
  68:Src/main.c    ****       TIM3->CCR3 = rudder.N;
 1111              		.loc 1 68 7 is_stmt 1 view .LVU339
  68:Src/main.c    ****       TIM3->CCR3 = rudder.N;
 1112              		.loc 1 68 28 is_stmt 0 view .LVU340
 1113 005e 5E4B     		ldr	r3, .L35+16
 1114 0060 5A68     		ldr	r2, [r3, #4]
  68:Src/main.c    ****       TIM3->CCR3 = rudder.N;
 1115              		.loc 1 68 18 view .LVU341
 1116 0062 5E4B     		ldr	r3, .L35+20
 1117 0064 9A63     		str	r2, [r3, #56]
  69:Src/main.c    ****       
 1118              		.loc 1 69 7 is_stmt 1 view .LVU342
  69:Src/main.c    ****       
 1119              		.loc 1 69 18 is_stmt 0 view .LVU343
 1120 0066 46F67811 		movw	r1, #27000
 1121 006a D963     		str	r1, [r3, #60]
  71:Src/main.c    ****       while (!LL_USART_IsActiveFlag_TXE(USART1));
 1122              		.loc 1 71 7 is_stmt 1 view .LVU344
  71:Src/main.c    ****       while (!LL_USART_IsActiveFlag_TXE(USART1));
 1123              		.loc 1 71 56 is_stmt 0 view .LVU345
 1124 006c 5C49     		ldr	r1, .L35+24
 1125 006e 81FB0231 		smull	r3, r1, r1, r2
 1126 0072 D317     		asrs	r3, r2, #31
 1127 0074 C3EB2133 		rsb	r3, r3, r1, asr #12
  71:Src/main.c    ****       while (!LL_USART_IsActiveFlag_TXE(USART1));
 1128              		.loc 1 71 38 view .LVU346
 1129 0078 3033     		adds	r3, r3, #48
 1130              	.LVL58:
 1131              	.LBB182:
 1132              	.LBI182:
3194:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
3195:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
3196:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
3197:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Disable Wake Up from Stop Mode Interrupt
3198:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_UART_WAKEUP_FROMSTOP_INSTANCE(USARTx) can be used to check whether or not
3199:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Wake-up from Stop mode feature is supported by the USARTx instance.
3200:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          WUFIE         LL_USART_DisableIT_WKUP
3201:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
3202:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
3203:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
3204:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_DisableIT_WKUP(USART_TypeDef *USARTx)
3205:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
3206:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR3, USART_CR3_WUFIE);
3207:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
3208:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
3209:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
3210:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
3211:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Check if the USART IDLE Interrupt  source is enabled or disabled.
3212:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          IDLEIE        LL_USART_IsEnabledIT_IDLE
3213:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
3214:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 270


3215:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
3216:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsEnabledIT_IDLE(USART_TypeDef *USARTx)
3217:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
3218:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (READ_BIT(USARTx->CR1, USART_CR1_IDLEIE) == (USART_CR1_IDLEIE));
3219:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
3220:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
3221:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
3222:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Check if the USART RX Not Empty Interrupt is enabled or disabled.
3223:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          RXNEIE        LL_USART_IsEnabledIT_RXNE
3224:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
3225:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
3226:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
3227:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsEnabledIT_RXNE(USART_TypeDef *USARTx)
3228:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
3229:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (READ_BIT(USARTx->CR1, USART_CR1_RXNEIE) == (USART_CR1_RXNEIE));
3230:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
3231:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
3232:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
3233:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Check if the USART Transmission Complete Interrupt is enabled or disabled.
3234:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          TCIE          LL_USART_IsEnabledIT_TC
3235:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
3236:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
3237:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
3238:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsEnabledIT_TC(USART_TypeDef *USARTx)
3239:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
3240:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (READ_BIT(USARTx->CR1, USART_CR1_TCIE) == (USART_CR1_TCIE));
3241:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
3242:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
3243:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
3244:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Check if the USART TX Empty Interrupt is enabled or disabled.
3245:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          TXEIE         LL_USART_IsEnabledIT_TXE
3246:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
3247:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
3248:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
3249:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsEnabledIT_TXE(USART_TypeDef *USARTx)
3250:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
3251:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (READ_BIT(USARTx->CR1, USART_CR1_TXEIE) == (USART_CR1_TXEIE));
3252:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
3253:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
3254:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
3255:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Check if the USART Parity Error Interrupt is enabled or disabled.
3256:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          PEIE          LL_USART_IsEnabledIT_PE
3257:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
3258:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
3259:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
3260:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsEnabledIT_PE(USART_TypeDef *USARTx)
3261:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
3262:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (READ_BIT(USARTx->CR1, USART_CR1_PEIE) == (USART_CR1_PEIE));
3263:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
3264:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
3265:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
3266:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Check if the USART Character Match Interrupt is enabled or disabled.
3267:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          CMIE          LL_USART_IsEnabledIT_CM
3268:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
3269:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
3270:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
3271:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsEnabledIT_CM(USART_TypeDef *USARTx)
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 271


3272:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
3273:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (READ_BIT(USARTx->CR1, USART_CR1_CMIE) == (USART_CR1_CMIE));
3274:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
3275:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
3276:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
3277:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Check if the USART Receiver Timeout Interrupt is enabled or disabled.
3278:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          RTOIE         LL_USART_IsEnabledIT_RTO
3279:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
3280:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
3281:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
3282:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsEnabledIT_RTO(USART_TypeDef *USARTx)
3283:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
3284:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (READ_BIT(USARTx->CR1, USART_CR1_RTOIE) == (USART_CR1_RTOIE));
3285:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
3286:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
3287:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
3288:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Check if the USART End Of Block Interrupt is enabled or disabled.
3289:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_SMARTCARD_INSTANCE(USARTx) can be used to check whether or not
3290:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Smartcard feature is supported by the USARTx instance.
3291:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR1          EOBIE         LL_USART_IsEnabledIT_EOB
3292:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
3293:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
3294:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
3295:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsEnabledIT_EOB(USART_TypeDef *USARTx)
3296:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
3297:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (READ_BIT(USARTx->CR1, USART_CR1_EOBIE) == (USART_CR1_EOBIE));
3298:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
3299:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
3300:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
3301:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Check if the USART LIN Break Detection Interrupt is enabled or disabled.
3302:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_UART_LIN_INSTANCE(USARTx) can be used to check whether or not
3303:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         LIN feature is supported by the USARTx instance.
3304:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR2          LBDIE         LL_USART_IsEnabledIT_LBD
3305:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
3306:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
3307:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
3308:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsEnabledIT_LBD(USART_TypeDef *USARTx)
3309:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
3310:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (READ_BIT(USARTx->CR2, USART_CR2_LBDIE) == (USART_CR2_LBDIE));
3311:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
3312:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
3313:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
3314:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Check if the USART Error Interrupt is enabled or disabled.
3315:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          EIE           LL_USART_IsEnabledIT_ERROR
3316:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
3317:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
3318:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
3319:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsEnabledIT_ERROR(USART_TypeDef *USARTx)
3320:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
3321:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (READ_BIT(USARTx->CR3, USART_CR3_EIE) == (USART_CR3_EIE));
3322:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
3323:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
3324:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
3325:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Check if the USART CTS Interrupt is enabled or disabled.
3326:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_UART_HWFLOW_INSTANCE(USARTx) can be used to check whether or not
3327:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Hardware Flow control feature is supported by the USARTx instance.
3328:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          CTSIE         LL_USART_IsEnabledIT_CTS
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 272


3329:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
3330:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
3331:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
3332:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsEnabledIT_CTS(USART_TypeDef *USARTx)
3333:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
3334:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (READ_BIT(USARTx->CR3, USART_CR3_CTSIE) == (USART_CR3_CTSIE));
3335:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
3336:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
3337:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
3338:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Check if the USART Wake Up from Stop Mode Interrupt is enabled or disabled.
3339:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @note   Macro @ref IS_UART_WAKEUP_FROMSTOP_INSTANCE(USARTx) can be used to check whether or not
3340:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         Wake-up from Stop mode feature is supported by the USARTx instance.
3341:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          WUFIE         LL_USART_IsEnabledIT_WKUP
3342:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
3343:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
3344:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
3345:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsEnabledIT_WKUP(USART_TypeDef *USARTx)
3346:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
3347:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (READ_BIT(USARTx->CR3, USART_CR3_WUFIE) == (USART_CR3_WUFIE));
3348:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
3349:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
3350:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
3351:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
3352:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
3353:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
3354:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
3355:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_EF_DMA_Management DMA_Management
3356:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
3357:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
3358:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
3359:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
3360:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Enable DMA Mode for reception
3361:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          DMAR          LL_USART_EnableDMAReq_RX
3362:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
3363:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
3364:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
3365:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_EnableDMAReq_RX(USART_TypeDef *USARTx)
3366:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
3367:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   SET_BIT(USARTx->CR3, USART_CR3_DMAR);
3368:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
3369:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
3370:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
3371:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Disable DMA Mode for reception
3372:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          DMAR          LL_USART_DisableDMAReq_RX
3373:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
3374:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
3375:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
3376:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_DisableDMAReq_RX(USART_TypeDef *USARTx)
3377:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
3378:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR3, USART_CR3_DMAR);
3379:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
3380:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
3381:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
3382:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Check if DMA Mode is enabled for reception
3383:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          DMAR          LL_USART_IsEnabledDMAReq_RX
3384:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
3385:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 273


3386:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
3387:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsEnabledDMAReq_RX(USART_TypeDef *USARTx)
3388:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
3389:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (READ_BIT(USARTx->CR3, USART_CR3_DMAR) == (USART_CR3_DMAR));
3390:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
3391:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
3392:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
3393:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Enable DMA Mode for transmission
3394:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          DMAT          LL_USART_EnableDMAReq_TX
3395:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
3396:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
3397:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
3398:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_EnableDMAReq_TX(USART_TypeDef *USARTx)
3399:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
3400:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   SET_BIT(USARTx->CR3, USART_CR3_DMAT);
3401:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
3402:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
3403:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
3404:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Disable DMA Mode for transmission
3405:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          DMAT          LL_USART_DisableDMAReq_TX
3406:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
3407:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
3408:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
3409:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_DisableDMAReq_TX(USART_TypeDef *USARTx)
3410:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
3411:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR3, USART_CR3_DMAT);
3412:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
3413:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
3414:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
3415:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Check if DMA Mode is enabled for transmission
3416:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          DMAT          LL_USART_IsEnabledDMAReq_TX
3417:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
3418:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
3419:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
3420:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsEnabledDMAReq_TX(USART_TypeDef *USARTx)
3421:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
3422:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (READ_BIT(USARTx->CR3, USART_CR3_DMAT) == (USART_CR3_DMAT));
3423:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
3424:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
3425:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
3426:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Enable DMA Disabling on Reception Error
3427:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          DDRE          LL_USART_EnableDMADeactOnRxErr
3428:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
3429:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
3430:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
3431:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_EnableDMADeactOnRxErr(USART_TypeDef *USARTx)
3432:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
3433:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   SET_BIT(USARTx->CR3, USART_CR3_DDRE);
3434:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
3435:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
3436:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
3437:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Disable DMA Disabling on Reception Error
3438:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          DDRE          LL_USART_DisableDMADeactOnRxErr
3439:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
3440:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
3441:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
3442:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_DisableDMADeactOnRxErr(USART_TypeDef *USARTx)
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 274


3443:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
3444:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   CLEAR_BIT(USARTx->CR3, USART_CR3_DDRE);
3445:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
3446:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
3447:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
3448:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Indicate if DMA Disabling on Reception Error is disabled
3449:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll CR3          DDRE          LL_USART_IsEnabledDMADeactOnRxErr
3450:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
3451:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval State of bit (1 or 0).
3452:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
3453:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_IsEnabledDMADeactOnRxErr(USART_TypeDef *USARTx)
3454:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
3455:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (READ_BIT(USARTx->CR3, USART_CR3_DDRE) == (USART_CR3_DDRE));
3456:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
3457:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
3458:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
3459:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Get the data register address used for DMA transfer
3460:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll RDR          RDR           LL_USART_DMA_GetRegAddr\n
3461:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll TDR          TDR           LL_USART_DMA_GetRegAddr
3462:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
3463:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  Direction This parameter can be one of the following values:
3464:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_DMA_REG_DATA_TRANSMIT
3465:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   *         @arg @ref LL_USART_DMA_REG_DATA_RECEIVE
3466:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval Address of data register
3467:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
3468:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint32_t LL_USART_DMA_GetRegAddr(USART_TypeDef *USARTx, uint32_t Direction)
3469:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
3470:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   register uint32_t data_reg_addr = 0U;
3471:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
3472:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   if (Direction == LL_USART_DMA_REG_DATA_TRANSMIT)
3473:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   {
3474:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****     /* return address of TDR register */
3475:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****     data_reg_addr = (uint32_t) &(USARTx->TDR);
3476:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   }
3477:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   else
3478:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   {
3479:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****     /* return address of RDR register */
3480:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****     data_reg_addr = (uint32_t) &(USARTx->RDR);
3481:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   }
3482:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
3483:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return data_reg_addr;
3484:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
3485:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
3486:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
3487:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @}
3488:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
3489:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
3490:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /** @defgroup USART_LL_EF_Data_Management Data_Management
3491:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @{
3492:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
3493:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
3494:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
3495:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Read Receiver Data register (Receive Data value, 8 bits)
3496:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll RDR          RDR           LL_USART_ReceiveData8
3497:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
3498:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval Value between Min_Data=0x00 and Max_Data=0xFF
3499:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 275


3500:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint8_t LL_USART_ReceiveData8(USART_TypeDef *USARTx)
3501:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
3502:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (uint8_t)(READ_BIT(USARTx->RDR, USART_RDR_RDR));
3503:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
3504:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
3505:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
3506:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Read Receiver Data register (Receive Data value, 9 bits)
3507:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll RDR          RDR           LL_USART_ReceiveData9
3508:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
3509:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval Value between Min_Data=0x00 and Max_Data=0x1FF
3510:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
3511:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE uint16_t LL_USART_ReceiveData9(USART_TypeDef *USARTx)
3512:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
3513:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   return (uint16_t)(READ_BIT(USARTx->RDR, USART_RDR_RDR));
3514:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
3515:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
3516:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
3517:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Write in Transmitter Data Register (Transmit Data value, 8 bits)
3518:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll TDR          TDR           LL_USART_TransmitData8
3519:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
3520:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  Value between Min_Data=0x00 and Max_Data=0xFF
3521:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
3522:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
3523:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
3524:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
3525:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   USARTx->TDR = Value;
3526:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
3527:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** 
3528:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** /**
3529:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @brief  Write in Transmitter Data Register (Transmit Data value, 9 bits)
3530:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @rmtoll TDR          TDR           LL_USART_TransmitData9
3531:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  USARTx USART Instance
3532:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @param  Value between Min_Data=0x00 and Max_Data=0x1FF
3533:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   * @retval None
3534:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   */
3535:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** __STATIC_INLINE void LL_USART_TransmitData9(USART_TypeDef *USARTx, uint16_t Value)
 1133              		.loc 4 3535 22 is_stmt 1 view .LVU347
 1134              	.LBB183:
3536:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
3537:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h ****   USARTx->TDR = Value & 0x1FFU;
 1135              		.loc 4 3537 3 view .LVU348
 1136              		.loc 4 3537 23 is_stmt 0 view .LVU349
 1137 007a DBB2     		uxtb	r3, r3
 1138              		.loc 4 3537 15 view .LVU350
 1139 007c 5949     		ldr	r1, .L35+28
 1140 007e 0B85     		strh	r3, [r1, #40]	@ movhi
 1141              	.LVL59:
 1142              	.L27:
 1143              		.loc 4 3537 15 view .LVU351
 1144              	.LBE183:
 1145              	.LBE182:
  72:Src/main.c    ****       LL_USART_TransmitData9(USART1, (char)((elevator.N%10000/1000)+'0'));
 1146              		.loc 1 72 49 is_stmt 1 discriminator 1 view .LVU352
 1147              	.LBB184:
 1148              	.LBI184:
2597:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
 1149              		.loc 4 2597 26 discriminator 1 view .LVU353
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 276


 1150              	.LBB185:
2599:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 1151              		.loc 4 2599 3 discriminator 1 view .LVU354
2599:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 1152              		.loc 4 2599 11 is_stmt 0 discriminator 1 view .LVU355
 1153 0080 584B     		ldr	r3, .L35+28
 1154 0082 DB69     		ldr	r3, [r3, #28]
 1155              	.LVL60:
2599:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 1156              		.loc 4 2599 11 discriminator 1 view .LVU356
 1157              	.LBE185:
 1158              	.LBE184:
  72:Src/main.c    ****       LL_USART_TransmitData9(USART1, (char)((elevator.N%10000/1000)+'0'));
 1159              		.loc 1 72 13 discriminator 1 view .LVU357
 1160 0084 13F0800F 		tst	r3, #128
 1161 0088 FAD0     		beq	.L27
  73:Src/main.c    ****       while (!LL_USART_IsActiveFlag_TXE(USART1));
 1162              		.loc 1 73 7 is_stmt 1 view .LVU358
  73:Src/main.c    ****       while (!LL_USART_IsActiveFlag_TXE(USART1));
 1163              		.loc 1 73 56 is_stmt 0 view .LVU359
 1164 008a 5549     		ldr	r1, .L35+24
 1165              	.LVL61:
  73:Src/main.c    ****       while (!LL_USART_IsActiveFlag_TXE(USART1));
 1166              		.loc 1 73 56 view .LVU360
 1167 008c 81FB0231 		smull	r3, r1, r1, r2
 1168              	.LVL62:
  73:Src/main.c    ****       while (!LL_USART_IsActiveFlag_TXE(USART1));
 1169              		.loc 1 73 56 view .LVU361
 1170 0090 D317     		asrs	r3, r2, #31
 1171 0092 C3EB2133 		rsb	r3, r3, r1, asr #12
 1172 0096 42F21071 		movw	r1, #10000
 1173 009a 01FB1323 		mls	r3, r1, r3, r2
  73:Src/main.c    ****       while (!LL_USART_IsActiveFlag_TXE(USART1));
 1174              		.loc 1 73 62 view .LVU362
 1175 009e 5249     		ldr	r1, .L35+32
 1176 00a0 81FB0301 		smull	r0, r1, r1, r3
 1177 00a4 DB17     		asrs	r3, r3, #31
 1178 00a6 C3EBA113 		rsb	r3, r3, r1, asr #6
  73:Src/main.c    ****       while (!LL_USART_IsActiveFlag_TXE(USART1));
 1179              		.loc 1 73 38 view .LVU363
 1180 00aa 3033     		adds	r3, r3, #48
 1181              	.LVL63:
 1182              	.LBB186:
 1183              	.LBI186:
3535:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
 1184              		.loc 4 3535 22 is_stmt 1 view .LVU364
 1185              	.LBB187:
 1186              		.loc 4 3537 3 view .LVU365
 1187              		.loc 4 3537 23 is_stmt 0 view .LVU366
 1188 00ac DBB2     		uxtb	r3, r3
 1189              		.loc 4 3537 15 view .LVU367
 1190 00ae 4D49     		ldr	r1, .L35+28
 1191 00b0 0B85     		strh	r3, [r1, #40]	@ movhi
 1192              	.LVL64:
 1193              	.L28:
 1194              		.loc 4 3537 15 view .LVU368
 1195              	.LBE187:
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 277


 1196              	.LBE186:
  74:Src/main.c    ****       LL_USART_TransmitData9(USART1, (char)((elevator.N%1000/100)+'0'));
 1197              		.loc 1 74 49 is_stmt 1 discriminator 1 view .LVU369
 1198              	.LBB188:
 1199              	.LBI188:
2597:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
 1200              		.loc 4 2597 26 discriminator 1 view .LVU370
 1201              	.LBB189:
2599:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 1202              		.loc 4 2599 3 discriminator 1 view .LVU371
2599:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 1203              		.loc 4 2599 11 is_stmt 0 discriminator 1 view .LVU372
 1204 00b2 4C4B     		ldr	r3, .L35+28
 1205 00b4 DB69     		ldr	r3, [r3, #28]
 1206              	.LVL65:
2599:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 1207              		.loc 4 2599 11 discriminator 1 view .LVU373
 1208              	.LBE189:
 1209              	.LBE188:
  74:Src/main.c    ****       LL_USART_TransmitData9(USART1, (char)((elevator.N%1000/100)+'0'));
 1210              		.loc 1 74 13 discriminator 1 view .LVU374
 1211 00b6 13F0800F 		tst	r3, #128
 1212 00ba FAD0     		beq	.L28
  75:Src/main.c    ****       while (!LL_USART_IsActiveFlag_TXE(USART1));
 1213              		.loc 1 75 7 is_stmt 1 view .LVU375
  75:Src/main.c    ****       while (!LL_USART_IsActiveFlag_TXE(USART1));
 1214              		.loc 1 75 56 is_stmt 0 view .LVU376
 1215 00bc 4A49     		ldr	r1, .L35+32
 1216              	.LVL66:
  75:Src/main.c    ****       while (!LL_USART_IsActiveFlag_TXE(USART1));
 1217              		.loc 1 75 56 view .LVU377
 1218 00be 81FB0231 		smull	r3, r1, r1, r2
 1219              	.LVL67:
  75:Src/main.c    ****       while (!LL_USART_IsActiveFlag_TXE(USART1));
 1220              		.loc 1 75 56 view .LVU378
 1221 00c2 D317     		asrs	r3, r2, #31
 1222 00c4 C3EBA113 		rsb	r3, r3, r1, asr #6
 1223 00c8 4FF47A71 		mov	r1, #1000
 1224 00cc 01FB1323 		mls	r3, r1, r3, r2
  75:Src/main.c    ****       while (!LL_USART_IsActiveFlag_TXE(USART1));
 1225              		.loc 1 75 61 view .LVU379
 1226 00d0 4649     		ldr	r1, .L35+36
 1227 00d2 81FB0301 		smull	r0, r1, r1, r3
 1228 00d6 DB17     		asrs	r3, r3, #31
 1229 00d8 C3EB6113 		rsb	r3, r3, r1, asr #5
  75:Src/main.c    ****       while (!LL_USART_IsActiveFlag_TXE(USART1));
 1230              		.loc 1 75 38 view .LVU380
 1231 00dc 3033     		adds	r3, r3, #48
 1232              	.LVL68:
 1233              	.LBB190:
 1234              	.LBI190:
3535:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
 1235              		.loc 4 3535 22 is_stmt 1 view .LVU381
 1236              	.LBB191:
 1237              		.loc 4 3537 3 view .LVU382
 1238              		.loc 4 3537 23 is_stmt 0 view .LVU383
 1239 00de DBB2     		uxtb	r3, r3
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 278


 1240              		.loc 4 3537 15 view .LVU384
 1241 00e0 4049     		ldr	r1, .L35+28
 1242 00e2 0B85     		strh	r3, [r1, #40]	@ movhi
 1243              	.LVL69:
 1244              	.L29:
 1245              		.loc 4 3537 15 view .LVU385
 1246              	.LBE191:
 1247              	.LBE190:
  76:Src/main.c    ****       LL_USART_TransmitData9(USART1, (char)((elevator.N%100/10)+'0'));
 1248              		.loc 1 76 49 is_stmt 1 discriminator 1 view .LVU386
 1249              	.LBB192:
 1250              	.LBI192:
2597:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
 1251              		.loc 4 2597 26 discriminator 1 view .LVU387
 1252              	.LBB193:
2599:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 1253              		.loc 4 2599 3 discriminator 1 view .LVU388
2599:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 1254              		.loc 4 2599 11 is_stmt 0 discriminator 1 view .LVU389
 1255 00e4 3F4B     		ldr	r3, .L35+28
 1256 00e6 DB69     		ldr	r3, [r3, #28]
 1257              	.LVL70:
2599:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 1258              		.loc 4 2599 11 discriminator 1 view .LVU390
 1259              	.LBE193:
 1260              	.LBE192:
  76:Src/main.c    ****       LL_USART_TransmitData9(USART1, (char)((elevator.N%100/10)+'0'));
 1261              		.loc 1 76 13 discriminator 1 view .LVU391
 1262 00e8 13F0800F 		tst	r3, #128
 1263 00ec FAD0     		beq	.L29
  77:Src/main.c    ****       while (!LL_USART_IsActiveFlag_TXE(USART1));
 1264              		.loc 1 77 7 is_stmt 1 view .LVU392
  77:Src/main.c    ****       while (!LL_USART_IsActiveFlag_TXE(USART1));
 1265              		.loc 1 77 56 is_stmt 0 view .LVU393
 1266 00ee 3F49     		ldr	r1, .L35+36
 1267              	.LVL71:
  77:Src/main.c    ****       while (!LL_USART_IsActiveFlag_TXE(USART1));
 1268              		.loc 1 77 56 view .LVU394
 1269 00f0 81FB0231 		smull	r3, r1, r1, r2
 1270              	.LVL72:
  77:Src/main.c    ****       while (!LL_USART_IsActiveFlag_TXE(USART1));
 1271              		.loc 1 77 56 view .LVU395
 1272 00f4 D317     		asrs	r3, r2, #31
 1273 00f6 C3EB6113 		rsb	r3, r3, r1, asr #5
 1274 00fa 6421     		movs	r1, #100
 1275 00fc 01FB1323 		mls	r3, r1, r3, r2
  77:Src/main.c    ****       while (!LL_USART_IsActiveFlag_TXE(USART1));
 1276              		.loc 1 77 60 view .LVU396
 1277 0100 3B49     		ldr	r1, .L35+40
 1278 0102 81FB0301 		smull	r0, r1, r1, r3
 1279 0106 DB17     		asrs	r3, r3, #31
 1280 0108 C3EBA103 		rsb	r3, r3, r1, asr #2
  77:Src/main.c    ****       while (!LL_USART_IsActiveFlag_TXE(USART1));
 1281              		.loc 1 77 38 view .LVU397
 1282 010c 3033     		adds	r3, r3, #48
 1283              	.LVL73:
 1284              	.LBB194:
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 279


 1285              	.LBI194:
3535:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
 1286              		.loc 4 3535 22 is_stmt 1 view .LVU398
 1287              	.LBB195:
 1288              		.loc 4 3537 3 view .LVU399
 1289              		.loc 4 3537 23 is_stmt 0 view .LVU400
 1290 010e DBB2     		uxtb	r3, r3
 1291              		.loc 4 3537 15 view .LVU401
 1292 0110 3449     		ldr	r1, .L35+28
 1293 0112 0B85     		strh	r3, [r1, #40]	@ movhi
 1294              	.LVL74:
 1295              	.L30:
 1296              		.loc 4 3537 15 view .LVU402
 1297              	.LBE195:
 1298              	.LBE194:
  78:Src/main.c    ****       LL_USART_TransmitData9(USART1, (char)((elevator.N%10)+'0'));
 1299              		.loc 1 78 49 is_stmt 1 discriminator 1 view .LVU403
 1300              	.LBB196:
 1301              	.LBI196:
2597:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
 1302              		.loc 4 2597 26 discriminator 1 view .LVU404
 1303              	.LBB197:
2599:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 1304              		.loc 4 2599 3 discriminator 1 view .LVU405
2599:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 1305              		.loc 4 2599 11 is_stmt 0 discriminator 1 view .LVU406
 1306 0114 334B     		ldr	r3, .L35+28
 1307 0116 DB69     		ldr	r3, [r3, #28]
 1308              	.LVL75:
2599:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 1309              		.loc 4 2599 11 discriminator 1 view .LVU407
 1310              	.LBE197:
 1311              	.LBE196:
  78:Src/main.c    ****       LL_USART_TransmitData9(USART1, (char)((elevator.N%10)+'0'));
 1312              		.loc 1 78 13 discriminator 1 view .LVU408
 1313 0118 13F0800F 		tst	r3, #128
 1314 011c FAD0     		beq	.L30
  79:Src/main.c    ****       while (!LL_USART_IsActiveFlag_TXE(USART1));
 1315              		.loc 1 79 7 is_stmt 1 view .LVU409
  79:Src/main.c    ****       while (!LL_USART_IsActiveFlag_TXE(USART1));
 1316              		.loc 1 79 56 is_stmt 0 view .LVU410
 1317 011e 3449     		ldr	r1, .L35+40
 1318              	.LVL76:
  79:Src/main.c    ****       while (!LL_USART_IsActiveFlag_TXE(USART1));
 1319              		.loc 1 79 56 view .LVU411
 1320 0120 81FB0231 		smull	r3, r1, r1, r2
 1321              	.LVL77:
  79:Src/main.c    ****       while (!LL_USART_IsActiveFlag_TXE(USART1));
 1322              		.loc 1 79 56 view .LVU412
 1323 0124 D317     		asrs	r3, r2, #31
 1324 0126 C3EBA103 		rsb	r3, r3, r1, asr #2
 1325 012a 03EB8303 		add	r3, r3, r3, lsl #2
 1326 012e 5900     		lsls	r1, r3, #1
 1327 0130 531A     		subs	r3, r2, r1
  79:Src/main.c    ****       while (!LL_USART_IsActiveFlag_TXE(USART1));
 1328              		.loc 1 79 38 view .LVU413
 1329 0132 3033     		adds	r3, r3, #48
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 280


 1330              	.LVL78:
 1331              	.LBB198:
 1332              	.LBI198:
3535:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
 1333              		.loc 4 3535 22 is_stmt 1 view .LVU414
 1334              	.LBB199:
 1335              		.loc 4 3537 3 view .LVU415
 1336              		.loc 4 3537 23 is_stmt 0 view .LVU416
 1337 0134 DBB2     		uxtb	r3, r3
 1338              		.loc 4 3537 15 view .LVU417
 1339 0136 2B4A     		ldr	r2, .L35+28
 1340              	.LVL79:
 1341              		.loc 4 3537 15 view .LVU418
 1342 0138 1385     		strh	r3, [r2, #40]	@ movhi
 1343              	.LVL80:
 1344              	.L31:
 1345              		.loc 4 3537 15 view .LVU419
 1346              	.LBE199:
 1347              	.LBE198:
  80:Src/main.c    ****       LL_USART_TransmitData9(USART1, '\n');
 1348              		.loc 1 80 49 is_stmt 1 discriminator 1 view .LVU420
 1349              	.LBB200:
 1350              	.LBI200:
2597:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
 1351              		.loc 4 2597 26 discriminator 1 view .LVU421
 1352              	.LBB201:
2599:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 1353              		.loc 4 2599 3 discriminator 1 view .LVU422
2599:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 1354              		.loc 4 2599 11 is_stmt 0 discriminator 1 view .LVU423
 1355 013a 2A4B     		ldr	r3, .L35+28
 1356 013c DB69     		ldr	r3, [r3, #28]
 1357              	.LVL81:
2599:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 1358              		.loc 4 2599 11 discriminator 1 view .LVU424
 1359              	.LBE201:
 1360              	.LBE200:
  80:Src/main.c    ****       LL_USART_TransmitData9(USART1, '\n');
 1361              		.loc 1 80 13 discriminator 1 view .LVU425
 1362 013e 13F0800F 		tst	r3, #128
 1363 0142 FAD0     		beq	.L31
  81:Src/main.c    ****       while (!LL_USART_IsActiveFlag_TXE(USART1));
 1364              		.loc 1 81 7 is_stmt 1 view .LVU426
 1365              	.LVL82:
 1366              	.LBB202:
 1367              	.LBI202:
3535:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
 1368              		.loc 4 3535 22 view .LVU427
 1369              	.LBB203:
 1370              		.loc 4 3537 3 view .LVU428
 1371              		.loc 4 3537 15 is_stmt 0 view .LVU429
 1372 0144 274B     		ldr	r3, .L35+28
 1373 0146 0A22     		movs	r2, #10
 1374 0148 1A85     		strh	r2, [r3, #40]	@ movhi
 1375              	.L32:
 1376              	.LBE203:
 1377              	.LBE202:
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 281


  82:Src/main.c    **** 	  }
 1378              		.loc 1 82 49 is_stmt 1 discriminator 1 view .LVU430
 1379              	.LVL83:
 1380              	.LBB204:
 1381              	.LBI204:
2597:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** {
 1382              		.loc 4 2597 26 discriminator 1 view .LVU431
 1383              	.LBB205:
2599:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 1384              		.loc 4 2599 3 discriminator 1 view .LVU432
2599:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 1385              		.loc 4 2599 11 is_stmt 0 discriminator 1 view .LVU433
 1386 014a 264B     		ldr	r3, .L35+28
 1387 014c DB69     		ldr	r3, [r3, #28]
 1388              	.LVL84:
2599:Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usart.h **** }
 1389              		.loc 4 2599 11 discriminator 1 view .LVU434
 1390              	.LBE205:
 1391              	.LBE204:
  82:Src/main.c    **** 	  }
 1392              		.loc 1 82 13 discriminator 1 view .LVU435
 1393 014e 13F0800F 		tst	r3, #128
 1394 0152 FAD0     		beq	.L32
 1395              	.LVL85:
 1396              	.L22:
  53:Src/main.c    ****     if(tick%500 == 0){
 1397              		.loc 1 53 3 is_stmt 1 view .LVU436
  54:Src/main.c    ****       
 1398              		.loc 1 54 5 view .LVU437
  54:Src/main.c    ****       
 1399              		.loc 1 54 12 is_stmt 0 view .LVU438
 1400 0154 274B     		ldr	r3, .L35+44
 1401 0156 1A68     		ldr	r2, [r3]
 1402 0158 2349     		ldr	r1, .L35+32
 1403 015a 81FB0231 		smull	r3, r1, r1, r2
 1404 015e D317     		asrs	r3, r2, #31
 1405 0160 C3EB6113 		rsb	r3, r3, r1, asr #5
 1406 0164 4FF4FA71 		mov	r1, #500
 1407 0168 01FB1323 		mls	r3, r1, r3, r2
  54:Src/main.c    ****       
 1408              		.loc 1 54 7 view .LVU439
 1409 016c 002B     		cmp	r3, #0
 1410 016e F1D1     		bne	.L22
  56:Src/main.c    ****         elevator.N += 500;
 1411              		.loc 1 56 7 is_stmt 1 view .LVU440
  56:Src/main.c    ****         elevator.N += 500;
 1412              		.loc 1 56 18 is_stmt 0 view .LVU441
 1413 0170 4FF09043 		mov	r3, #1207959552
 1414 0174 1B69     		ldr	r3, [r3, #16]
  56:Src/main.c    ****         elevator.N += 500;
 1415              		.loc 1 56 10 view .LVU442
 1416 0176 13F0010F 		tst	r3, #1
 1417 017a 03D1     		bne	.L23
  57:Src/main.c    ****       }
 1418              		.loc 1 57 9 is_stmt 1 view .LVU443
  57:Src/main.c    ****       }
 1419              		.loc 1 57 20 is_stmt 0 view .LVU444
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 282


 1420 017c 164A     		ldr	r2, .L35+16
 1421 017e 5368     		ldr	r3, [r2, #4]
 1422 0180 0B44     		add	r3, r3, r1
 1423 0182 5360     		str	r3, [r2, #4]
 1424              	.L23:
  59:Src/main.c    ****         elevator.N -= 500;
 1425              		.loc 1 59 7 is_stmt 1 view .LVU445
  59:Src/main.c    ****         elevator.N -= 500;
 1426              		.loc 1 59 18 is_stmt 0 view .LVU446
 1427 0184 4FF09043 		mov	r3, #1207959552
 1428 0188 1B69     		ldr	r3, [r3, #16]
  59:Src/main.c    ****         elevator.N -= 500;
 1429              		.loc 1 59 10 view .LVU447
 1430 018a 13F0020F 		tst	r3, #2
 1431 018e 04D1     		bne	.L24
  60:Src/main.c    ****       }
 1432              		.loc 1 60 9 is_stmt 1 view .LVU448
  60:Src/main.c    ****       }
 1433              		.loc 1 60 20 is_stmt 0 view .LVU449
 1434 0190 114A     		ldr	r2, .L35+16
 1435 0192 5368     		ldr	r3, [r2, #4]
 1436 0194 A3F5FA73 		sub	r3, r3, #500
 1437 0198 5360     		str	r3, [r2, #4]
 1438              	.L24:
  62:Src/main.c    ****         elevator.N -= 50;
 1439              		.loc 1 62 7 is_stmt 1 view .LVU450
  62:Src/main.c    ****         elevator.N -= 50;
 1440              		.loc 1 62 18 is_stmt 0 view .LVU451
 1441 019a 4FF09043 		mov	r3, #1207959552
 1442 019e 1B69     		ldr	r3, [r3, #16]
  62:Src/main.c    ****         elevator.N -= 50;
 1443              		.loc 1 62 10 view .LVU452
 1444 01a0 13F0040F 		tst	r3, #4
 1445 01a4 03D1     		bne	.L25
  63:Src/main.c    ****       }
 1446              		.loc 1 63 9 is_stmt 1 view .LVU453
  63:Src/main.c    ****       }
 1447              		.loc 1 63 20 is_stmt 0 view .LVU454
 1448 01a6 0C4A     		ldr	r2, .L35+16
 1449 01a8 5368     		ldr	r3, [r2, #4]
 1450 01aa 323B     		subs	r3, r3, #50
 1451 01ac 5360     		str	r3, [r2, #4]
 1452              	.L25:
  65:Src/main.c    ****         elevator.N += 50;
 1453              		.loc 1 65 7 is_stmt 1 view .LVU455
  65:Src/main.c    ****         elevator.N += 50;
 1454              		.loc 1 65 18 is_stmt 0 view .LVU456
 1455 01ae 4FF09043 		mov	r3, #1207959552
 1456 01b2 1B69     		ldr	r3, [r3, #16]
  65:Src/main.c    ****         elevator.N += 50;
 1457              		.loc 1 65 10 view .LVU457
 1458 01b4 13F0080F 		tst	r3, #8
 1459 01b8 7FF451AF 		bne	.L26
  66:Src/main.c    ****       }
 1460              		.loc 1 66 9 is_stmt 1 view .LVU458
  66:Src/main.c    ****       }
 1461              		.loc 1 66 20 is_stmt 0 view .LVU459
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 283


 1462 01bc 064A     		ldr	r2, .L35+16
 1463 01be 5368     		ldr	r3, [r2, #4]
 1464 01c0 3233     		adds	r3, r3, #50
 1465 01c2 5360     		str	r3, [r2, #4]
 1466 01c4 4BE7     		b	.L26
 1467              	.L36:
 1468 01c6 00BF     		.align	2
 1469              	.L35:
 1470 01c8 00100240 		.word	1073876992
 1471 01cc 00ED00E0 		.word	-536810240
 1472 01d0 0003FA05 		.word	100270848
 1473 01d4 00000000 		.word	rudder
 1474 01d8 00000000 		.word	elevator
 1475 01dc 00040040 		.word	1073742848
 1476 01e0 AD8BDB68 		.word	1759218605
 1477 01e4 00380140 		.word	1073821696
 1478 01e8 D34D6210 		.word	274877907
 1479 01ec 1F85EB51 		.word	1374389535
 1480 01f0 67666666 		.word	1717986919
 1481 01f4 00000000 		.word	.LANCHOR0
 1482              		.cfi_endproc
 1483              	.LFE889:
 1485              		.section	.text.Error_Handler,"ax",%progbits
 1486              		.align	1
 1487              		.global	Error_Handler
 1488              		.syntax unified
 1489              		.thumb
 1490              		.thumb_func
 1491              		.fpu fpv4-sp-d16
 1493              	Error_Handler:
 1494              	.LFB894:
 278:Src/main.c    **** 
 279:Src/main.c    **** /* USER CODE BEGIN 4 */
 280:Src/main.c    **** 
 281:Src/main.c    **** /* USER CODE END 4 */
 282:Src/main.c    **** 
 283:Src/main.c    **** /**
 284:Src/main.c    ****   * @brief  This function is executed in case of error occurrence.
 285:Src/main.c    ****   * @retval None
 286:Src/main.c    ****   */
 287:Src/main.c    **** void Error_Handler(void)
 288:Src/main.c    **** {
 1495              		.loc 1 288 1 is_stmt 1 view -0
 1496              		.cfi_startproc
 1497              		@ args = 0, pretend = 0, frame = 0
 1498              		@ frame_needed = 0, uses_anonymous_args = 0
 1499              		@ link register save eliminated.
 289:Src/main.c    ****   /* USER CODE BEGIN Error_Handler_Debug */
 290:Src/main.c    ****   /* User can add his own implementation to report the HAL error return state */
 291:Src/main.c    **** 
 292:Src/main.c    ****   /* USER CODE END Error_Handler_Debug */
 293:Src/main.c    **** }
 1500              		.loc 1 293 1 view .LVU461
 1501 0000 7047     		bx	lr
 1502              		.cfi_endproc
 1503              	.LFE894:
 1505              		.global	tick
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 284


 1506              		.comm	elevator,12,4
 1507              		.comm	rudder,12,4
 1508              		.section	.data.tick,"aw"
 1509              		.align	2
 1510              		.set	.LANCHOR0,. + 0
 1513              	tick:
 1514 0000 01000000 		.word	1
 1515              		.text
 1516              	.Letext0:
 1517              		.file 9 "c:\\dev\\arm\\gcc\\arm-none-eabi\\include\\machine\\_default_types.h"
 1518              		.file 10 "c:\\dev\\arm\\gcc\\arm-none-eabi\\include\\sys\\_stdint.h"
 1519              		.file 11 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/system_stm32f3xx.h"
 1520              		.file 12 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f303x8.h"
 1521              		.file 13 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h"
 1522              		.file 14 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_gpio.h"
 1523              		.file 15 "Inc/QX20.h"
 1524              		.file 16 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_utils.h"
 1525              		.file 17 "<built-in>"
ARM GAS  C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s 			page 285


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s:18     .text.MX_GPIO_Init:0000000000000000 $t
C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s:25     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s:120    .text.MX_TIM3_Init:0000000000000000 $t
C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s:126    .text.MX_TIM3_Init:0000000000000000 MX_TIM3_Init
C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s:486    .text.MX_TIM3_Init:000000000000013c $d
C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s:494    .text.MX_USART1_UART_Init:0000000000000000 $t
C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s:500    .text.MX_USART1_UART_Init:0000000000000000 MX_USART1_UART_Init
C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s:683    .text.MX_USART1_UART_Init:00000000000000a4 $d
C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s:689    .text.tickPlus:0000000000000000 $t
C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s:696    .text.tickPlus:0000000000000000 tickPlus
C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s:714    .text.tickPlus:000000000000000c $d
C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s:719    .text.SystemClock_Config:0000000000000000 $t
C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s:726    .text.SystemClock_Config:0000000000000000 SystemClock_Config
C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s:979    .text.SystemClock_Config:00000000000000bc $d
C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s:987    .text.main:0000000000000000 $t
C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s:994    .text.main:0000000000000000 main
C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s:1470   .text.main:00000000000001c8 $d
                            *COM*:000000000000000c rudder
                            *COM*:000000000000000c elevator
C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s:1486   .text.Error_Handler:0000000000000000 $t
C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s:1493   .text.Error_Handler:0000000000000000 Error_Handler
C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s:1513   .data.tick:0000000000000000 tick
C:\Users\gyoku\AppData\Local\Temp\cccg4whf.s:1509   .data.tick:0000000000000000 $d

UNDEFINED SYMBOLS
LL_GPIO_Init
memset
LL_TIM_Init
LL_TIM_OC_Init
LL_USART_Init
LL_Init1msTick
LL_SetSystemCoreClock
