# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do MipsDatapath_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/QuartusProj/MipsProj {C:/QuartusProj/MipsProj/SL2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:18:21 on Nov 30,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/QuartusProj/MipsProj" C:/QuartusProj/MipsProj/SL2.sv 
# -- Compiling module SL2
# 
# Top level modules:
# 	SL2
# End time: 02:18:22 on Nov 30,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/QuartusProj/MipsProj {C:/QuartusProj/MipsProj/programCounter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:18:22 on Nov 30,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/QuartusProj/MipsProj" C:/QuartusProj/MipsProj/programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 02:18:22 on Nov 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/QuartusProj/MipsProj {C:/QuartusProj/MipsProj/ControlUnit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:18:22 on Nov 30,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/QuartusProj/MipsProj" C:/QuartusProj/MipsProj/ControlUnit.sv 
# -- Compiling module ControlUnit
# 
# Top level modules:
# 	ControlUnit
# End time: 02:18:22 on Nov 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/QuartusProj/MipsProj {C:/QuartusProj/MipsProj/top.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:18:22 on Nov 30,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/QuartusProj/MipsProj" C:/QuartusProj/MipsProj/top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 02:18:22 on Nov 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/QuartusProj/MipsProj {C:/QuartusProj/MipsProj/SignExtend.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:18:22 on Nov 30,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/QuartusProj/MipsProj" C:/QuartusProj/MipsProj/SignExtend.sv 
# -- Compiling module SignExtend
# 
# Top level modules:
# 	SignExtend
# End time: 02:18:22 on Nov 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/QuartusProj/MipsProj {C:/QuartusProj/MipsProj/register_file.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:18:22 on Nov 30,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/QuartusProj/MipsProj" C:/QuartusProj/MipsProj/register_file.sv 
# -- Compiling module register_file
# ** Error (suppressible): (vlog-7061) C:/QuartusProj/MipsProj/register_file.sv(32): Variable 'register' driven in an always_ff block, may not be driven by any other process. See C:/QuartusProj/MipsProj/register_file.sv(16).
# ** Error (suppressible): (vlog-7061) C:/QuartusProj/MipsProj/register_file.sv(36): Variable 'register' driven in an always_ff block, may not be driven by any other process. See C:/QuartusProj/MipsProj/register_file.sv(16).
# End time: 02:18:22 on Nov 30,2024, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./MipsDatapath_run_msim_rtl_verilog.do line 13
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv -work work +incdir+C:/QuartusProj/MipsProj {C:/QuartusProj/MipsProj/register_file.sv}"
