xst -intstyle ise -ifn "C:/Users/akama/OneDrive/Dokumenter/DesignLab/FPGA_exercises_MM2/circuit/LX9/FPGA_MM2.xst" -ofn "C:/Users/akama/OneDrive/Dokumenter/DesignLab/FPGA_exercises_MM2/circuit/LX9/FPGA_MM2.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../../../../../../../DesignLab-1.0.8/libraries/Benchy -sd ../../../../../../../../DesignLab-1.0.8/libraries/BitCoin_Miner -sd ../../../../../../../../DesignLab-1.0.8/libraries/Building_Blocks -sd ../../../../../../../../DesignLab-1.0.8/libraries/Clocks -sd ../../../../../../../../DesignLab-1.0.8/libraries/Gameduino -sd ../../../../../../../../DesignLab-1.0.8/libraries/HQVGA -sd ../../../../../../../../DesignLab-1.0.8/libraries/Papilio_Hardware -sd ../../../../../../../../DesignLab-1.0.8/libraries/RGB_Matrix -sd ../../../../../../../../DesignLab-1.0.8/libraries/Robot_Control_Library -sd ../../../../../../../../DesignLab-1.0.8/libraries/VGA_ZPUino -sd ../../../../../../../../DesignLab-1.0.8/libraries/VGA_ZXSpectrum -sd ../../../../../../../../DesignLab-1.0.8/libraries/ZPUino_2 -sd ../../../../../../../../DesignLab-1.0.8/libraries/ZPUino_Wishbone_Peripherals -aul -nt timestamp -uc C:/DesignLab-1.0.8/examples/00.Papilio_Schematic_Library/Libraries/ZPUino_1/PSL_Papilio_Pro_LX9/papilio_pro.ucf -p xc6slx9-tqg144-2 FPGA_MM2.ngc FPGA_MM2.ngd  
map -intstyle ise -p xc6slx9-tqg144-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o FPGA_MM2_map.ncd FPGA_MM2.ngd FPGA_MM2.pcf 
par -w -intstyle ise -ol high -mt off FPGA_MM2_map.ncd FPGA_MM2.ncd FPGA_MM2.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml FPGA_MM2.twx FPGA_MM2.ncd -o FPGA_MM2.twr FPGA_MM2.pcf 
bitgen -intstyle ise -f FPGA_MM2.ut FPGA_MM2.ncd 
xst -intstyle ise -ifn "C:/Users/akama/OneDrive/Dokumenter/DesignLab/FPGA_exercises_MM2/circuit/LX9/FPGA_MM2.xst" -ofn "C:/Users/akama/OneDrive/Dokumenter/DesignLab/FPGA_exercises_MM2/circuit/LX9/FPGA_MM2.syr" 
xst -intstyle ise -ifn "C:/Users/akama/OneDrive/Dokumenter/DesignLab/FPGA_exercises_MM2/circuit/LX9/FPGA_MM2.xst" -ofn "C:/Users/akama/OneDrive/Dokumenter/DesignLab/FPGA_exercises_MM2/circuit/LX9/FPGA_MM2.syr" 
xst -intstyle ise -ifn "C:/Users/akama/OneDrive/Dokumenter/DesignLab/FPGA_exercises_MM2/circuit/LX9/FPGA_MM2.xst" -ofn "C:/Users/akama/OneDrive/Dokumenter/DesignLab/FPGA_exercises_MM2/circuit/LX9/FPGA_MM2.syr" 
xst -intstyle ise -ifn "C:/Users/akama/OneDrive/Dokumenter/DesignLab/FPGA_exercises_MM2/circuit/LX9/FPGA_MM2.xst" -ofn "C:/Users/akama/OneDrive/Dokumenter/DesignLab/FPGA_exercises_MM2/circuit/LX9/FPGA_MM2.syr" 
xst -intstyle ise -ifn "C:/Users/akama/OneDrive/Dokumenter/DesignLab/FPGA_exercises_MM2/circuit/LX9/FPGA_MM2.xst" -ofn "C:/Users/akama/OneDrive/Dokumenter/DesignLab/FPGA_exercises_MM2/circuit/LX9/FPGA_MM2.syr" 
xst -intstyle ise -ifn "C:/Users/akama/OneDrive/Dokumenter/DesignLab/FPGA_exercises_MM2/circuit/LX9/FPGA_MM2.xst" -ofn "C:/Users/akama/OneDrive/Dokumenter/DesignLab/FPGA_exercises_MM2/circuit/LX9/FPGA_MM2.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../../../../../../../DesignLab-1.0.8/libraries/Benchy -sd ../../../../../../../../DesignLab-1.0.8/libraries/BitCoin_Miner -sd ../../../../../../../../DesignLab-1.0.8/libraries/Building_Blocks -sd ../../../../../../../../DesignLab-1.0.8/libraries/Clocks -sd ../../../../../../../../DesignLab-1.0.8/libraries/Gameduino -sd ../../../../../../../../DesignLab-1.0.8/libraries/HQVGA -sd ../../../../../../../../DesignLab-1.0.8/libraries/Papilio_Hardware -sd ../../../../../../../../DesignLab-1.0.8/libraries/RGB_Matrix -sd ../../../../../../../../DesignLab-1.0.8/libraries/Robot_Control_Library -sd ../../../../../../../../DesignLab-1.0.8/libraries/VGA_ZPUino -sd ../../../../../../../../DesignLab-1.0.8/libraries/VGA_ZXSpectrum -sd ../../../../../../../../DesignLab-1.0.8/libraries/ZPUino_2 -sd ../../../../../../../../DesignLab-1.0.8/libraries/ZPUino_Wishbone_Peripherals -aul -nt timestamp -uc C:/DesignLab-1.0.8/examples/00.Papilio_Schematic_Library/Libraries/ZPUino_1/PSL_Papilio_Pro_LX9/papilio_pro.ucf -p xc6slx9-tqg144-2 FPGA_MM2.ngc FPGA_MM2.ngd  
map -intstyle ise -p xc6slx9-tqg144-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o FPGA_MM2_map.ncd FPGA_MM2.ngd FPGA_MM2.pcf 
par -w -intstyle ise -ol high -mt off FPGA_MM2_map.ncd FPGA_MM2.ncd FPGA_MM2.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml FPGA_MM2.twx FPGA_MM2.ncd -o FPGA_MM2.twr FPGA_MM2.pcf 
bitgen -intstyle ise -f FPGA_MM2.ut FPGA_MM2.ncd 
xst -intstyle ise -ifn "C:/Users/akama/OneDrive/Dokumenter/DesignLab/FPGA_exercises_MM2/circuit/LX9/FPGA_MM2.xst" -ofn "C:/Users/akama/OneDrive/Dokumenter/DesignLab/FPGA_exercises_MM2/circuit/LX9/FPGA_MM2.syr" 
xst -intstyle ise -ifn "C:/Users/akama/OneDrive/Dokumenter/DesignLab/FPGA_exercises_MM2/circuit/LX9/FPGA_MM2.xst" -ofn "C:/Users/akama/OneDrive/Dokumenter/DesignLab/FPGA_exercises_MM2/circuit/LX9/FPGA_MM2.syr" 
xst -intstyle ise -ifn "C:/Users/akama/OneDrive/Dokumenter/DesignLab/FPGA_exercises_MM2/circuit/LX9/FPGA_MM2.xst" -ofn "C:/Users/akama/OneDrive/Dokumenter/DesignLab/FPGA_exercises_MM2/circuit/LX9/FPGA_MM2.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../../../../../../../DesignLab-1.0.8/libraries/Benchy -sd ../../../../../../../../DesignLab-1.0.8/libraries/BitCoin_Miner -sd ../../../../../../../../DesignLab-1.0.8/libraries/Building_Blocks -sd ../../../../../../../../DesignLab-1.0.8/libraries/Clocks -sd ../../../../../../../../DesignLab-1.0.8/libraries/Gameduino -sd ../../../../../../../../DesignLab-1.0.8/libraries/HQVGA -sd ../../../../../../../../DesignLab-1.0.8/libraries/Papilio_Hardware -sd ../../../../../../../../DesignLab-1.0.8/libraries/RGB_Matrix -sd ../../../../../../../../DesignLab-1.0.8/libraries/Robot_Control_Library -sd ../../../../../../../../DesignLab-1.0.8/libraries/VGA_ZPUino -sd ../../../../../../../../DesignLab-1.0.8/libraries/VGA_ZXSpectrum -sd ../../../../../../../../DesignLab-1.0.8/libraries/ZPUino_2 -sd ../../../../../../../../DesignLab-1.0.8/libraries/ZPUino_Wishbone_Peripherals -aul -nt timestamp -uc C:/DesignLab-1.0.8/examples/00.Papilio_Schematic_Library/Libraries/ZPUino_1/PSL_Papilio_Pro_LX9/papilio_pro.ucf -p xc6slx9-tqg144-2 FPGA_MM2.ngc FPGA_MM2.ngd  
map -intstyle ise -p xc6slx9-tqg144-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o FPGA_MM2_map.ncd FPGA_MM2.ngd FPGA_MM2.pcf 
par -w -intstyle ise -ol high -mt off FPGA_MM2_map.ncd FPGA_MM2.ncd FPGA_MM2.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml FPGA_MM2.twx FPGA_MM2.ncd -o FPGA_MM2.twr FPGA_MM2.pcf 
xst -intstyle ise -ifn "C:/Users/mozzr/Documents/GitHub/EIT4-414/Digital_Design/MM3/FPGA_exercises_MM3/circuit/LX9/FPGA_MM2.xst" -ofn "C:/Users/mozzr/Documents/GitHub/EIT4-414/Digital_Design/MM3/FPGA_exercises_MM3/circuit/LX9/FPGA_MM2.syr" 
ngdbuild -intstyle ise -dd _ngo -sd "../../../../../../../../../../Program Files (x86)/DesignLab-1.0.8/libraries/BitCoin_Miner" -sd "../../../../../../../../../../Program Files (x86)/DesignLab-1.0.8/libraries/Building_Blocks" -sd "../../../../../../../../../../Program Files (x86)/DesignLab-1.0.8/libraries/Clocks" -sd "../../../../../../../../../../Program Files (x86)/DesignLab-1.0.8/libraries/Gameduino" -sd "../../../../../../../../../../Program Files (x86)/DesignLab-1.0.8/libraries/HQVGA" -sd "../../../../../../../../../../Program Files (x86)/DesignLab-1.0.8/libraries/Papilio_Hardware" -sd "../../../../../../../../../../Program Files (x86)/DesignLab-1.0.8/libraries/Robot_Control_Library" -sd "../../../../../../../../../../Program Files (x86)/DesignLab-1.0.8/libraries/VGA_ZPUino" -sd "../../../../../../../../../../Program Files (x86)/DesignLab-1.0.8/libraries/VGA_ZXSpectrum" -sd "../../../../../../../../../../Program Files (x86)/DesignLab-1.0.8/libraries/ZPUino_2" -sd "../../../../../../../../../../Program Files (x86)/DesignLab-1.0.8/libraries/ZPUino_Wishbone_Peripherals" -sd ../../../../../../../../../../DesignLab-1.0.8/libraries/Benchy -sd ../../../../../../../../../../DesignLab-1.0.8/libraries/BitCoin_Miner -sd ../../../../../../../../../../DesignLab-1.0.8/libraries/Building_Blocks -sd ../../../../../../../../../../DesignLab-1.0.8/libraries/Clocks -sd ../../../../../../../../../../DesignLab-1.0.8/libraries/Gameduino -sd ../../../../../../../../../../DesignLab-1.0.8/libraries/HQVGA -sd ../../../../../../../../../../DesignLab-1.0.8/libraries/Papilio_Hardware -sd ../../../../../../../../../../DesignLab-1.0.8/libraries/RGB_Matrix -sd ../../../../../../../../../../DesignLab-1.0.8/libraries/Robot_Control_Library -sd ../../../../../../../../../../DesignLab-1.0.8/libraries/VGA_ZPUino -sd ../../../../../../../../../../DesignLab-1.0.8/libraries/VGA_ZXSpectrum -sd ../../../../../../../../../../DesignLab-1.0.8/libraries/ZPUino_2 -sd ../../../../../../../../../../DesignLab-1.0.8/libraries/ZPUino_Wishbone_Peripherals -aul -nt timestamp -uc "C:/Program Files (x86)/DesignLab-1.0.8/examples/00.Papilio_Schematic_Library/Libraries/ZPUino_1/PSL_Papilio_Pro_LX9/papilio_pro.ucf" -p xc6slx9-tqg144-2 FPGA_MM2.ngc FPGA_MM2.ngd  
map -intstyle ise -p xc6slx9-tqg144-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o FPGA_MM2_map.ncd FPGA_MM2.ngd FPGA_MM2.pcf 
par -w -intstyle ise -ol high -mt off FPGA_MM2_map.ncd FPGA_MM2.ncd FPGA_MM2.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml FPGA_MM2.twx FPGA_MM2.ncd -o FPGA_MM2.twr FPGA_MM2.pcf 
bitgen -intstyle ise -f FPGA_MM2.ut FPGA_MM2.ncd 
xst -intstyle ise -ifn "C:/Users/mozzr/Documents/GitHub/EIT4-414/Digital_Design/MM3/FPGA_exercises_MM3/circuit/LX9/FPGA_MM2.xst" -ofn "C:/Users/mozzr/Documents/GitHub/EIT4-414/Digital_Design/MM3/FPGA_exercises_MM3/circuit/LX9/FPGA_MM2.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../../../../../../../../../Program/DesignLab-1.0.8/libraries/BitCoin_Miner -sd ../../../../../../../../../../Program/DesignLab-1.0.8/libraries/Building_Blocks -sd ../../../../../../../../../../Program/DesignLab-1.0.8/libraries/Clocks -sd ../../../../../../../../../../Program/DesignLab-1.0.8/libraries/Gameduino -sd ../../../../../../../../../../Program/DesignLab-1.0.8/libraries/HQVGA -sd ../../../../../../../../../../Program/DesignLab-1.0.8/libraries/Papilio_Hardware -sd ../../../../../../../../../../Program/DesignLab-1.0.8/libraries/Robot_Control_Library -sd ../../../../../../../../../../Program/DesignLab-1.0.8/libraries/VGA_ZPUino -sd ../../../../../../../../../../Program/DesignLab-1.0.8/libraries/VGA_ZXSpectrum -sd ../../../../../../../../../../Program/DesignLab-1.0.8/libraries/ZPUino_2 -sd ../../../../../../../../../../Program/DesignLab-1.0.8/libraries/ZPUino_Wishbone_Peripherals -sd "../../../../../../../../../../Program Files (x86)/DesignLab-1.0.8/libraries/BitCoin_Miner" -sd "../../../../../../../../../../Program Files (x86)/DesignLab-1.0.8/libraries/Building_Blocks" -sd "../../../../../../../../../../Program Files (x86)/DesignLab-1.0.8/libraries/Clocks" -sd "../../../../../../../../../../Program Files (x86)/DesignLab-1.0.8/libraries/Gameduino" -sd "../../../../../../../../../../Program Files (x86)/DesignLab-1.0.8/libraries/HQVGA" -sd "../../../../../../../../../../Program Files (x86)/DesignLab-1.0.8/libraries/Papilio_Hardware" -sd "../../../../../../../../../../Program Files (x86)/DesignLab-1.0.8/libraries/Robot_Control_Library" -sd "../../../../../../../../../../Program Files (x86)/DesignLab-1.0.8/libraries/VGA_ZPUino" -sd "../../../../../../../../../../Program Files (x86)/DesignLab-1.0.8/libraries/VGA_ZXSpectrum" -sd "../../../../../../../../../../Program Files (x86)/DesignLab-1.0.8/libraries/ZPUino_2" -sd "../../../../../../../../../../Program Files (x86)/DesignLab-1.0.8/libraries/ZPUino_Wishbone_Peripherals" -sd ../../../../../../../../../../DesignLab-1.0.8/libraries/Benchy -sd ../../../../../../../../../../DesignLab-1.0.8/libraries/BitCoin_Miner -sd ../../../../../../../../../../DesignLab-1.0.8/libraries/Building_Blocks -sd ../../../../../../../../../../DesignLab-1.0.8/libraries/Clocks -sd ../../../../../../../../../../DesignLab-1.0.8/libraries/Gameduino -sd ../../../../../../../../../../DesignLab-1.0.8/libraries/HQVGA -sd ../../../../../../../../../../DesignLab-1.0.8/libraries/Papilio_Hardware -sd ../../../../../../../../../../DesignLab-1.0.8/libraries/RGB_Matrix -sd ../../../../../../../../../../DesignLab-1.0.8/libraries/Robot_Control_Library -sd ../../../../../../../../../../DesignLab-1.0.8/libraries/VGA_ZPUino -sd ../../../../../../../../../../DesignLab-1.0.8/libraries/VGA_ZXSpectrum -sd ../../../../../../../../../../DesignLab-1.0.8/libraries/ZPUino_2 -sd ../../../../../../../../../../DesignLab-1.0.8/libraries/ZPUino_Wishbone_Peripherals -aul -nt timestamp -uc C:/Program/DesignLab-1.0.8/examples/00.Papilio_Schematic_Library/Libraries/ZPUino_1/PSL_Papilio_Pro_LX9/papilio_pro.ucf -p xc6slx9-tqg144-2 FPGA_MM2.ngc FPGA_MM2.ngd  
map -intstyle ise -p xc6slx9-tqg144-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o FPGA_MM2_map.ncd FPGA_MM2.ngd FPGA_MM2.pcf 
par -w -intstyle ise -ol high -mt off FPGA_MM2_map.ncd FPGA_MM2.ncd FPGA_MM2.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml FPGA_MM2.twx FPGA_MM2.ncd -o FPGA_MM2.twr FPGA_MM2.pcf 
bitgen -intstyle ise -f FPGA_MM2.ut FPGA_MM2.ncd 
