<html>
<head>
<meta charset="UTF-8">
<title>Vl-taskdecl</title>
<link rel="stylesheet" type="text/css" href="../style.css"/>
</head>
<body>

<h3><a href="../index.html?topic=VL____VL-TASKDECL">Click for Vl-taskdecl in the Full Manual</a></h3>

<p>Representation of a single Verilog task.</p><p>This is a product type introduced by <a href="FTY____DEFPROD.html">defprod</a>.</p> 
<h5>Fields</h5> 
<dl>
<dt>name  <a href="COMMON-LISP____STRINGP.html">stringp</a>
</dt> 
<dd>The name of this task.</dd> 
 
<dt>body  <a href="VL____VL-STMT.html">vl-stmt</a>
</dt> 
<dd>The statement that gives the actions for this task, i.e., the 
                entire <span class="v">begin/end</span> statement in the below task.</dd> 
 
<dt>loc  <a href="VL____VL-LOCATION.html">vl-location</a>
</dt> 
<dd>Where this task was found in the source code.</dd> 
 
<dt>portdecls  <a href="VL____VL-PORTDECLLIST.html">vl-portdecllist</a>
</dt> 
<dd>The input, output, and inout ports for the task.</dd> 
 
<dt>vardecls  <a href="VL____VL-VARDECLLIST.html">vl-vardecllist</a>
</dt> 
<dd>Local variable declarations, including ones for the ports and 
                 return value (see below); these are marked with 
                 <span class="v">VL_HIDDEN_DECL_FOR_TASKPORT</span>.</dd> 
 
<dt>paramdecls  <a href="VL____VL-PARAMDECLLIST.html">vl-paramdecllist</a>
</dt> 
<dd>Local parameter declarations</dd> 
 
<dt>typedefs  <a href="VL____VL-TYPEDEFLIST.html">vl-typedeflist</a>
</dt> 
<dd>Local type declarations.</dd> 
 
<dt>imports  <a href="VL____VL-IMPORTLIST.html">vl-importlist</a>
</dt> 
<dd>Local package imports</dd> 
 
<dt>atts  <a href="VL____VL-ATTS.html">vl-atts</a>
</dt> 
<dd>Any attributes associated with this task declaration.</dd> 
 
<dt>lifetime  <a href="VL____VL-LIFETIME-P.html">vl-lifetime-p</a>
</dt> 
<dd>Indicates whether an explicit <span class="v">automatic</span> or <span class="v">static</span> 
                lifetime was provided.  Each invocation of an automatic task 
                has its own copy of its variables.  For instance, the task 
                below had probably better be automatic if it there are going to 
                be concurrent instances of it running, since otherwise 
                <span class="v">temp</span> could be corrupted by the other task.</dd> 
 
<dt>loaditems  <a href="VL____VL-PORTDECL-OR-BLOCKITEM-LIST.html">vl-portdecl-or-blockitem-list</a>
</dt> 
<dd>Owned by <a href="VL____SHADOWCHECK.html">shadowcheck</a>; do not use elsewhere. 
                 Declarations within the task, in parse order, before sorting 
                 out into imports, vardecls, paramdecls, and typedefs.</dd> 
 
</dl><p>Tasks are described in Section 10.2 of the Verilog-2005 standard. 
An example of a task is:</p> 
 
<pre class="code">task automatic dostuff;
  input [3:0] count;
  output inc;
  output onehot;
  output more;
  reg [2:0] temp;
  begin
    temp = count[0] + count[1] + count[2] + count[3];
    onehot = temp == 1;
    if (!onehot) $display("onehot is %b", onehot);
    #10;
    inc = count + 1;
    more = count &gt; prev_count;
  end
endtask</pre> 
 
<p>Tasks are somewhat like <a href="VL____VL-FUNDECL-P.html">functions</a>, 
but they can have fewer restrictions, e.g., they can have multiple outputs, can 
include delays, etc.</p>
</body>
</html>
