

================================================================
== Vivado HLS Report for 'bgsub_process'
================================================================
* Date:           Sat Jan 13 16:53:15 2018

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        backsub_gmm_new_180110
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.41|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+--------+-------+--------+---------+
    |     Latency    |    Interval    | Pipeline|
    |  min  |   max  |  min  |   max  |   Type  |
    +-------+--------+-------+--------+---------+
    |  17286|  112006|  17286|  112006|   none  |
    +-------+--------+-------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-------+--------+--------------+-----------+-----------+-------+----------+
        |                 |     Latency    |   Iteration  |  Initiation Interval  |  Trip |          |
        |    Loop Name    |  min  |   max  |    Latency   |  achieved |   target  | Count | Pipelined|
        +-----------------+-------+--------+--------------+-----------+-----------+-------+----------+
        |- Loop 1         |  17284|  112004| 8642 ~ 56002 |          -|          -|      2|    no    |
        | + Loop 1.1      |  24960|   56000|   78 ~ 175   |          -|          -|    320|    no    |
        |  ++ Loop 1.1.1  |     19|      56|            19|          -|          -| 1 ~ 2 |    no    |
        |  ++ Loop 1.1.2  |      0|       8|             5|          -|          -| 0 ~ 1 |    no    |
        |  ++ Loop 1.1.3  |      7|      14|             7|          -|          -| 1 ~ 2 |    no    |
        |  ++ Loop 1.1.4  |     24|      24|            12|          -|          -|      2|    no    |
        | + Loop 1.2      |   8640|   25920|    27 ~ 81   |          -|          -|    320|    no    |
        |  ++ Loop 1.2.1  |     15|      44|            15|          -|          -| 1 ~ 2 |    no    |
        |  ++ Loop 1.2.2  |      8|      23|             8|          -|          -| 1 ~ 2 |    no    |
        +-----------------+-------+--------+--------------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 157
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / (!exitcond1)
4 --> 
	5  / (!tmp_5 & !exitcond)
	37  / (tmp_5 & !exitcond2)
	3  / (!tmp_5 & exitcond) | (tmp_5 & exitcond2)
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / (!tmp_9)
	14  / (tmp_9)
13 --> 
	14  / true
14 --> 
	15  / (!tmp_9 & !tmp_40)
	27  / (tmp_9) | (tmp_40)
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	12  / (!tmp_68)
	27  / (tmp_68)
27 --> 
	28  / (!tmp_74)
	35  / (tmp_74)
28 --> 
	29  / (!tmp_76)
	35  / (tmp_76)
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	28  / (!tmp_74 & !tmp_76 & !tmp_87)
	36  / (tmp_74) | (tmp_76) | (tmp_87)
36 --> 
	4  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / (!tmp_7)
	110  / (tmp_7)
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / (!tmp_29)
	110  / (tmp_29)
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	44  / (!tmp_57)
	63  / (tmp_57)
63 --> 
	64  / true
64 --> 
	65  / true
65 --> 
	66  / true
66 --> 
	67  / true
67 --> 
	68  / true
68 --> 
	69  / true
69 --> 
	70  / true
70 --> 
	71  / true
71 --> 
	72  / true
72 --> 
	73  / true
73 --> 
	74  / true
74 --> 
	75  / true
75 --> 
	76  / true
76 --> 
	77  / true
77 --> 
	78  / true
78 --> 
	79  / true
79 --> 
	80  / true
80 --> 
	81  / true
81 --> 
	82  / true
82 --> 
	83  / true
83 --> 
	84  / true
84 --> 
	85  / true
85 --> 
	86  / true
86 --> 
	87  / true
87 --> 
	88  / true
88 --> 
	89  / true
89 --> 
	90  / true
90 --> 
	91  / true
91 --> 
	92  / true
92 --> 
	93  / true
93 --> 
	94  / true
94 --> 
	95  / true
95 --> 
	96  / true
96 --> 
	97  / true
97 --> 
	98  / true
98 --> 
	99  / true
99 --> 
	100  / true
100 --> 
	101  / true
101 --> 
	102  / true
102 --> 
	103  / true
103 --> 
	104  / true
104 --> 
	105  / true
105 --> 
	106  / true
106 --> 
	107  / true
107 --> 
	108  / (tmp_26)
	110  / (!tmp_26)
108 --> 
	109  / true
109 --> 
	110  / true
110 --> 
	111  / (!tmp_7 & !tmp_29 & tmp_26 & !tmp_92)
	112  / (tmp_7 & !tmp_94) | (tmp_29 & !tmp_94) | (!tmp_26 & !tmp_94) | (tmp_92 & !tmp_94)
	119  / (tmp_7 & tmp_94) | (tmp_29 & tmp_94) | (!tmp_26 & tmp_94) | (tmp_92 & tmp_94)
111 --> 
	107  / true
112 --> 
	113  / (!exitcond4)
	130  / (exitcond4)
113 --> 
	114  / true
114 --> 
	115  / true
115 --> 
	116  / true
116 --> 
	117  / true
117 --> 
	118  / true
118 --> 
	112  / true
119 --> 
	120  / true
120 --> 
	121  / true
121 --> 
	122  / true
122 --> 
	123  / true
123 --> 
	124  / true
124 --> 
	125  / true
125 --> 
	126  / true
126 --> 
	127  / true
127 --> 
	128  / true
128 --> 
	129  / true
129 --> 
	130  / true
130 --> 
	131  / (tmp_94) | (exitcond4)
131 --> 
	132  / true
132 --> 
	133  / true
133 --> 
	134  / true
134 --> 
	135  / true
135 --> 
	136  / true
136 --> 
	137  / true
137 --> 
	138  / true
138 --> 
	139  / true
139 --> 
	140  / true
140 --> 
	141  / true
141 --> 
	142  / true
142 --> 
	143  / true
143 --> 
	144  / true
144 --> 
	145  / true
145 --> 
	146  / true
146 --> 
	147  / (!exitcond3)
	4  / (exitcond3)
147 --> 
	148  / true
148 --> 
	149  / true
149 --> 
	150  / true
150 --> 
	151  / true
151 --> 
	152  / true
152 --> 
	153  / true
153 --> 
	154  / true
154 --> 
	155  / true
155 --> 
	156  / true
156 --> 
	157  / true
157 --> 
	146  / true
* FSM state operations: 

 <State 1>: 1.04ns
ST_1: learningRate_read [1/1] 1.04ns
:0  %learningRate_read = call float @_ssdm_op_Read.ap_auto.float(float %learningRate)


 <State 2>: 8.16ns
ST_2: learningRate_to_int [1/1] 0.00ns
:1  %learningRate_to_int = bitcast float %learningRate_read to i32

ST_2: tmp [1/1] 0.00ns
:2  %tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %learningRate_to_int, i32 23, i32 30)

ST_2: tmp_2 [1/1] 0.00ns
:3  %tmp_2 = trunc i32 %learningRate_to_int to i23

ST_2: notlhs [1/1] 2.00ns
:4  %notlhs = icmp ne i8 %tmp, -1

ST_2: notrhs [1/1] 2.39ns
:5  %notrhs = icmp eq i23 %tmp_2, 0

ST_2: tmp_3 [1/1] 1.37ns
:6  %tmp_3 = or i1 %notrhs, %notlhs

ST_2: tmp_4 [1/1] 6.79ns
:7  %tmp_4 = fcmp ogt float %learningRate_read, 0.000000e+00

ST_2: tmp_5 [1/1] 1.37ns
:8  %tmp_5 = and i1 %tmp_3, %tmp_4

ST_2: stg_167 [1/1] 1.57ns
:9  br label %1


 <State 3>: 1.57ns
ST_3: mptr_0_rec [1/1] 0.00ns
:0  %mptr_0_rec = phi i13 [ 0, %0 ], [ %mptr_3_rec, %.loopexit42 ]

ST_3: y [1/1] 0.00ns
:1  %y = phi i2 [ 0, %0 ], [ %y_1, %.loopexit42 ]

ST_3: exitcond1 [1/1] 1.36ns
:2  %exitcond1 = icmp eq i2 %y, -2

ST_3: stg_171 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

ST_3: y_1 [1/1] 0.80ns
:4  %y_1 = add i2 %y, 1

ST_3: stg_173 [1/1] 0.00ns
:5  br i1 %exitcond1, label %22, label %2

ST_3: tmp_6 [1/1] 0.00ns
:0  %tmp_6 = trunc i2 %y to i1

ST_3: tmp_1 [1/1] 0.00ns
:1  %tmp_1 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i1.i1.i6(i1 %tmp_6, i1 false, i1 %tmp_6, i6 0)

ST_3: tmp_2_cast [1/1] 0.00ns
:2  %tmp_2_cast = zext i9 %tmp_1 to i10

ST_3: stg_177 [1/1] 1.57ns
:3  br i1 %tmp_5, label %.preheader46, label %.preheader41

ST_3: stg_178 [1/1] 0.00ns
:0  ret void


 <State 4>: 4.55ns
ST_4: mptr_2_rec [1/1] 0.00ns
.preheader41:0  %mptr_2_rec = phi i12 [ %p_rec, %.loopexit ], [ 0, %2 ]

ST_4: x_1 [1/1] 0.00ns
.preheader41:1  %x_1 = phi i9 [ %x_2, %.loopexit ], [ 0, %2 ]

ST_4: exitcond [1/1] 2.03ns
.preheader41:2  %exitcond = icmp eq i9 %x_1, -192

ST_4: stg_182 [1/1] 0.00ns
.preheader41:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 320, i64 320, i64 320)

ST_4: x_2 [1/1] 1.84ns
.preheader41:4  %x_2 = add i9 %x_1, 1

ST_4: stg_184 [1/1] 0.00ns
.preheader41:5  br i1 %exitcond, label %.loopexit42, label %16

ST_4: tmp_4_cast [1/1] 0.00ns
:0  %tmp_4_cast = zext i9 %x_1 to i10

ST_4: sum2 [1/1] 1.84ns
:1  %sum2 = add i10 %tmp_2_cast, %tmp_4_cast

ST_4: sum2_cast [1/1] 0.00ns
:2  %sum2_cast = zext i10 %sum2 to i64

ST_4: frame_in_addr_1 [1/1] 0.00ns
:3  %frame_in_addr_1 = getelementptr [640 x i8]* %frame_in, i64 0, i64 %sum2_cast

ST_4: frame_in_load_1 [2/2] 2.71ns
:4  %frame_in_load_1 = load i8* %frame_in_addr_1, align 1

ST_4: mptr_1_rec [1/1] 0.00ns
.preheader46:0  %mptr_1_rec = phi i12 [ %p_rec1, %15 ], [ 0, %2 ]

ST_4: x [1/1] 0.00ns
.preheader46:1  %x = phi i9 [ %x_3, %15 ], [ 0, %2 ]

ST_4: exitcond2 [1/1] 2.03ns
.preheader46:2  %exitcond2 = icmp eq i9 %x, -192

ST_4: stg_193 [1/1] 0.00ns
.preheader46:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 320, i64 320, i64 320)

ST_4: x_3 [1/1] 1.84ns
.preheader46:4  %x_3 = add i9 %x, 1

ST_4: stg_195 [1/1] 0.00ns
.preheader46:5  br i1 %exitcond2, label %.loopexit42, label %3

ST_4: tmp_3_cast [1/1] 0.00ns
:0  %tmp_3_cast = zext i9 %x to i10

ST_4: sum [1/1] 1.84ns
:1  %sum = add i10 %tmp_2_cast, %tmp_3_cast

ST_4: sum_cast [1/1] 0.00ns
:2  %sum_cast = zext i10 %sum to i64

ST_4: frame_in_addr [1/1] 0.00ns
:3  %frame_in_addr = getelementptr [640 x i8]* %frame_in, i64 0, i64 %sum_cast

ST_4: frame_in_load [2/2] 2.71ns
:4  %frame_in_load = load i8* %frame_in_addr, align 1

ST_4: mptr_3_rec [1/1] 1.96ns
.loopexit42:0  %mptr_3_rec = add i13 %mptr_0_rec, 2560

ST_4: stg_202 [1/1] 0.00ns
.loopexit42:1  br label %1


 <State 5>: 2.71ns
ST_5: frame_in_load_1 [1/2] 2.71ns
:4  %frame_in_load_1 = load i8* %frame_in_addr_1, align 1


 <State 6>: 6.41ns
ST_6: pix_s [1/1] 0.00ns
:5  %pix_s = zext i8 %frame_in_load_1 to i32

ST_6: pix_1 [6/6] 6.41ns
:6  %pix_1 = sitofp i32 %pix_s to float


 <State 7>: 6.41ns
ST_7: pix_1 [5/6] 6.41ns
:6  %pix_1 = sitofp i32 %pix_s to float


 <State 8>: 6.41ns
ST_8: pix_1 [4/6] 6.41ns
:6  %pix_1 = sitofp i32 %pix_s to float


 <State 9>: 6.41ns
ST_9: pix_1 [3/6] 6.41ns
:6  %pix_1 = sitofp i32 %pix_s to float


 <State 10>: 6.41ns
ST_10: pix_1 [2/6] 6.41ns
:6  %pix_1 = sitofp i32 %pix_s to float


 <State 11>: 6.41ns
ST_11: pix_1 [1/6] 6.41ns
:6  %pix_1 = sitofp i32 %pix_s to float

ST_11: mptr_2_rec_cast [1/1] 0.00ns
:7  %mptr_2_rec_cast = zext i12 %mptr_2_rec to i13

ST_11: mptr_2_sum [1/1] 1.96ns
:8  %mptr_2_sum = add i13 %mptr_0_rec, %mptr_2_rec_cast

ST_11: stg_213 [1/1] 1.57ns
:9  br label %17


 <State 12>: 2.71ns
ST_12: kHit_4 [1/1] 0.00ns
:0  %kHit_4 = phi i2 [ 0, %16 ], [ %k_4, %19 ]

ST_12: kHit_4_cast [1/1] 0.00ns
:1  %kHit_4_cast = zext i2 %kHit_4 to i3

ST_12: tmp_9 [1/1] 0.00ns
:2  %tmp_9 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %kHit_4, i32 1)

ST_12: stg_217 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 2, i64 1)

ST_12: k_4 [1/1] 0.80ns
:4  %k_4 = add i2 %kHit_4, 1

ST_12: stg_219 [1/1] 0.00ns
:5  br i1 %tmp_9, label %.loopexit7.loopexit, label %18

ST_12: tmp_30 [1/1] 0.00ns
:0  %tmp_30 = trunc i2 %kHit_4 to i1

ST_12: tmp_s [1/1] 0.00ns
:1  %tmp_s = call i3 @_ssdm_op_BitConcatenate.i3.i1.i2(i1 %tmp_30, i2 0)

ST_12: tmp_31 [1/1] 0.00ns
:2  %tmp_31 = or i3 %tmp_s, 1

ST_12: tmp_32 [1/1] 0.00ns
:3  %tmp_32 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %mptr_2_sum, i32 3, i32 12)

ST_12: sum3 [1/1] 0.00ns
:4  %sum3 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_32, i3 %tmp_31)

ST_12: sum3_cast [1/1] 0.00ns
:5  %sum3_cast = zext i13 %sum3 to i64

ST_12: bgmodel_addr_1 [1/1] 0.00ns
:6  %bgmodel_addr_1 = getelementptr [5120 x float]* %bgmodel, i64 0, i64 %sum3_cast

ST_12: bgmodel_load [2/2] 2.71ns
:7  %bgmodel_load = load float* %bgmodel_addr_1, align 4


 <State 13>: 2.71ns
ST_13: bgmodel_load [1/2] 2.71ns
:7  %bgmodel_load = load float* %bgmodel_addr_1, align 4


 <State 14>: 8.16ns
ST_14: bgmodel_load_to_int [1/1] 0.00ns
:8  %bgmodel_load_to_int = bitcast float %bgmodel_load to i32

ST_14: tmp_34 [1/1] 0.00ns
:9  %tmp_34 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bgmodel_load_to_int, i32 23, i32 30)

ST_14: tmp_36 [1/1] 0.00ns
:10  %tmp_36 = trunc i32 %bgmodel_load_to_int to i23

ST_14: notlhs2 [1/1] 2.00ns
:11  %notlhs2 = icmp ne i8 %tmp_34, -1

ST_14: notrhs2 [1/1] 2.39ns
:12  %notrhs2 = icmp eq i23 %tmp_36, 0

ST_14: tmp_37 [1/1] 1.37ns
:13  %tmp_37 = or i1 %notrhs2, %notlhs2

ST_14: tmp_39 [1/1] 6.79ns
:14  %tmp_39 = fcmp olt float %bgmodel_load, 0x3E80000000000000

ST_14: tmp_40 [1/1] 1.37ns
:15  %tmp_40 = and i1 %tmp_37, %tmp_39

ST_14: stg_237 [1/1] 0.00ns
:16  br i1 %tmp_40, label %.loopexit7.loopexit, label %19

ST_14: tmp_58 [1/1] 0.00ns
:0  %tmp_58 = or i3 %tmp_s, 2

ST_14: sum6 [1/1] 0.00ns
:1  %sum6 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_32, i3 %tmp_58)

ST_14: sum6_cast [1/1] 0.00ns
:2  %sum6_cast = zext i13 %sum6 to i64

ST_14: bgmodel_addr_4 [1/1] 0.00ns
:3  %bgmodel_addr_4 = getelementptr [5120 x float]* %bgmodel, i64 0, i64 %sum6_cast

ST_14: mu_1 [2/2] 2.71ns
:4  %mu_1 = load float* %bgmodel_addr_4, align 4

ST_14: stg_243 [1/1] 1.57ns
.loopexit7.loopexit:0  br label %.loopexit7


 <State 15>: 2.71ns
ST_15: mu_1 [1/2] 2.71ns
:4  %mu_1 = load float* %bgmodel_addr_4, align 4


 <State 16>: 7.26ns
ST_16: diff_1 [5/5] 7.26ns
:10  %diff_1 = fsub float %pix_1, %mu_1


 <State 17>: 7.26ns
ST_17: diff_1 [4/5] 7.26ns
:10  %diff_1 = fsub float %pix_1, %mu_1


 <State 18>: 7.26ns
ST_18: diff_1 [3/5] 7.26ns
:10  %diff_1 = fsub float %pix_1, %mu_1


 <State 19>: 7.26ns
ST_19: diff_1 [2/5] 7.26ns
:10  %diff_1 = fsub float %pix_1, %mu_1


 <State 20>: 7.26ns
ST_20: tmp_59 [1/1] 0.00ns
:5  %tmp_59 = or i3 %tmp_s, 3

ST_20: sum7 [1/1] 0.00ns
:6  %sum7 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_32, i3 %tmp_59)

ST_20: sum7_cast [1/1] 0.00ns
:7  %sum7_cast = zext i13 %sum7 to i64

ST_20: bgmodel_addr_5 [1/1] 0.00ns
:8  %bgmodel_addr_5 = getelementptr [5120 x float]* %bgmodel, i64 0, i64 %sum7_cast

ST_20: var_1 [2/2] 2.71ns
:9  %var_1 = load float* %bgmodel_addr_5, align 4

ST_20: diff_1 [1/5] 7.26ns
:10  %diff_1 = fsub float %pix_1, %mu_1


 <State 21>: 8.41ns
ST_21: var_1 [1/2] 2.71ns
:9  %var_1 = load float* %bgmodel_addr_5, align 4

ST_21: d2_1 [4/4] 5.70ns
:11  %d2_1 = fmul float %diff_1, %diff_1

ST_21: tmp_15 [4/4] 5.70ns
:12  %tmp_15 = fmul float %var_1, 6.250000e+00


 <State 22>: 5.70ns
ST_22: d2_1 [3/4] 5.70ns
:11  %d2_1 = fmul float %diff_1, %diff_1

ST_22: tmp_15 [3/4] 5.70ns
:12  %tmp_15 = fmul float %var_1, 6.250000e+00


 <State 23>: 5.70ns
ST_23: d2_1 [2/4] 5.70ns
:11  %d2_1 = fmul float %diff_1, %diff_1

ST_23: tmp_15 [2/4] 5.70ns
:12  %tmp_15 = fmul float %var_1, 6.250000e+00


 <State 24>: 5.70ns
ST_24: d2_1 [1/4] 5.70ns
:11  %d2_1 = fmul float %diff_1, %diff_1

ST_24: tmp_15 [1/4] 5.70ns
:12  %tmp_15 = fmul float %var_1, 6.250000e+00


 <State 25>: 8.16ns
ST_25: d2_1_to_int [1/1] 0.00ns
:13  %d2_1_to_int = bitcast float %d2_1 to i32

ST_25: tmp_60 [1/1] 0.00ns
:14  %tmp_60 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %d2_1_to_int, i32 23, i32 30)

ST_25: tmp_61 [1/1] 0.00ns
:15  %tmp_61 = trunc i32 %d2_1_to_int to i23

ST_25: tmp_15_to_int [1/1] 0.00ns
:16  %tmp_15_to_int = bitcast float %tmp_15 to i32

ST_25: tmp_62 [1/1] 0.00ns
:17  %tmp_62 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_15_to_int, i32 23, i32 30)

ST_25: tmp_63 [1/1] 0.00ns
:18  %tmp_63 = trunc i32 %tmp_15_to_int to i23

ST_25: notlhs5 [1/1] 2.00ns
:19  %notlhs5 = icmp ne i8 %tmp_60, -1

ST_25: notrhs5 [1/1] 2.39ns
:20  %notrhs5 = icmp eq i23 %tmp_61, 0

ST_25: tmp_64 [1/1] 1.37ns
:21  %tmp_64 = or i1 %notrhs5, %notlhs5

ST_25: notlhs6 [1/1] 2.00ns
:22  %notlhs6 = icmp ne i8 %tmp_62, -1

ST_25: notrhs6 [1/1] 2.39ns
:23  %notrhs6 = icmp eq i23 %tmp_63, 0

ST_25: tmp_65 [1/1] 1.37ns
:24  %tmp_65 = or i1 %notrhs6, %notlhs6

ST_25: tmp_66 [1/1] 1.37ns
:25  %tmp_66 = and i1 %tmp_64, %tmp_65

ST_25: tmp_67 [1/1] 6.79ns
:26  %tmp_67 = fcmp olt float %d2_1, %tmp_15

ST_25: tmp_68 [1/1] 1.37ns
:27  %tmp_68 = and i1 %tmp_66, %tmp_67


 <State 26>: 1.57ns
ST_26: stg_279 [1/1] 1.57ns
:28  br i1 %tmp_68, label %.loopexit7, label %17


 <State 27>: 1.57ns
ST_27: kHit2 [1/1] 0.00ns
.loopexit7:0  %kHit2 = phi i3 [ -1, %.loopexit7.loopexit ], [ %kHit_4_cast, %19 ]

ST_27: tmp_74 [1/1] 0.00ns
.loopexit7:1  %tmp_74 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %kHit2, i32 2)

ST_27: stg_282 [1/1] 1.57ns
.loopexit7:2  br i1 %tmp_74, label %.loopexit, label %.preheader


 <State 28>: 2.71ns
ST_28: k_5 [1/1] 0.00ns
.preheader:0  %k_5 = phi i2 [ %k_11, %20 ], [ 0, %.loopexit7 ]

ST_28: wsum8 [1/1] 0.00ns
.preheader:1  %wsum8 = phi float [ %wsum_8, %20 ], [ 0.000000e+00, %.loopexit7 ]

ST_28: tmp_76 [1/1] 0.00ns
.preheader:2  %tmp_76 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %k_5, i32 1)

ST_28: stg_286 [1/1] 0.00ns
.preheader:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 2, i64 1)

ST_28: k_11 [1/1] 0.80ns
.preheader:4  %k_11 = add i2 %k_5, 1

ST_28: stg_288 [1/1] 1.57ns
.preheader:5  br i1 %tmp_76, label %.loopexit, label %20

ST_28: tmp_95 [1/1] 0.00ns
:0  %tmp_95 = trunc i2 %k_5 to i1

ST_28: tmp_38 [1/1] 0.00ns
:1  %tmp_38 = call i3 @_ssdm_op_BitConcatenate.i3.i1.i2(i1 %tmp_95, i2 0)

ST_28: tmp_81 [1/1] 0.00ns
:2  %tmp_81 = or i3 %tmp_38, 1

ST_28: tmp_82 [1/1] 0.00ns
:3  %tmp_82 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %mptr_2_sum, i32 3, i32 12)

ST_28: sum9 [1/1] 0.00ns
:4  %sum9 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_82, i3 %tmp_81)

ST_28: sum9_cast [1/1] 0.00ns
:5  %sum9_cast = zext i13 %sum9 to i64

ST_28: bgmodel_addr_7 [1/1] 0.00ns
:6  %bgmodel_addr_7 = getelementptr [5120 x float]* %bgmodel, i64 0, i64 %sum9_cast

ST_28: bgmodel_load_6 [2/2] 2.71ns
:7  %bgmodel_load_6 = load float* %bgmodel_addr_7, align 4


 <State 29>: 2.71ns
ST_29: bgmodel_load_6 [1/2] 2.71ns
:7  %bgmodel_load_6 = load float* %bgmodel_addr_7, align 4


 <State 30>: 7.26ns
ST_30: wsum_8 [5/5] 7.26ns
:8  %wsum_8 = fadd float %wsum8, %bgmodel_load_6


 <State 31>: 7.26ns
ST_31: wsum_8 [4/5] 7.26ns
:8  %wsum_8 = fadd float %wsum8, %bgmodel_load_6


 <State 32>: 7.26ns
ST_32: wsum_8 [3/5] 7.26ns
:8  %wsum_8 = fadd float %wsum8, %bgmodel_load_6


 <State 33>: 7.26ns
ST_33: wsum_8 [2/5] 7.26ns
:8  %wsum_8 = fadd float %wsum8, %bgmodel_load_6


 <State 34>: 7.26ns
ST_34: wsum_8 [1/5] 7.26ns
:8  %wsum_8 = fadd float %wsum8, %bgmodel_load_6


 <State 35>: 8.16ns
ST_35: wsum_8_to_int [1/1] 0.00ns
:9  %wsum_8_to_int = bitcast float %wsum_8 to i32

ST_35: tmp_83 [1/1] 0.00ns
:10  %tmp_83 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %wsum_8_to_int, i32 23, i32 30)

ST_35: tmp_96 [1/1] 0.00ns
:11  %tmp_96 = trunc i32 %wsum_8_to_int to i23

ST_35: notlhs8 [1/1] 2.00ns
:12  %notlhs8 = icmp ne i8 %tmp_83, -1

ST_35: notrhs9 [1/1] 2.39ns
:13  %notrhs9 = icmp eq i23 %tmp_96, 0

ST_35: tmp_85 [1/1] 1.37ns
:14  %tmp_85 = or i1 %notrhs9, %notlhs8

ST_35: tmp_86 [1/1] 6.79ns
:15  %tmp_86 = fcmp ogt float %wsum_8, 0x3FE6666660000000

ST_35: tmp_87 [1/1] 1.37ns
:16  %tmp_87 = and i1 %tmp_85, %tmp_86

ST_35: stg_311 [1/1] 0.00ns
:17  br i1 %tmp_87, label %21, label %.preheader

ST_35: kForeground_cast [1/1] 0.00ns
:0  %kForeground_cast = zext i2 %k_11 to i3

ST_35: stg_313 [1/1] 1.57ns
:1  br label %.loopexit

ST_35: p_rec [1/1] 1.84ns
.loopexit:7  %p_rec = add i12 %mptr_2_rec, 8


 <State 36>: 6.75ns
ST_36: kForeground3_1 [1/1] 0.00ns
.loopexit:0  %kForeground3_1 = phi i3 [ %kForeground_cast, %21 ], [ -1, %.loopexit7 ], [ -1, %.preheader ]

ST_36: tmp_109 [1/1] 0.00ns
.loopexit:1  %tmp_109 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %kHit2, i32 2)

ST_36: slt1 [1/1] 1.62ns
.loopexit:2  %slt1 = icmp slt i3 %kHit2, %kForeground3_1

ST_36: rev1 [1/1] 1.37ns
.loopexit:3  %rev1 = xor i1 %slt1, true

ST_36: tmp_43 [1/1] 1.37ns
.loopexit:4  %tmp_43 = or i1 %tmp_109, %rev1

ST_36: frame_out_addr [1/1] 0.00ns
.loopexit:5  %frame_out_addr = getelementptr [640 x i1]* %frame_out, i64 0, i64 %sum2_cast

ST_36: stg_321 [1/1] 2.39ns
.loopexit:6  store i1 %tmp_43, i1* %frame_out_addr, align 1

ST_36: stg_322 [1/1] 0.00ns
.loopexit:8  br label %.preheader41


 <State 37>: 2.71ns
ST_37: frame_in_load [1/2] 2.71ns
:4  %frame_in_load = load i8* %frame_in_addr, align 1


 <State 38>: 6.41ns
ST_38: pix1 [1/1] 0.00ns
:5  %pix1 = zext i8 %frame_in_load to i32

ST_38: pix [6/6] 6.41ns
:6  %pix = sitofp i32 %pix1 to float


 <State 39>: 6.41ns
ST_39: pix [5/6] 6.41ns
:6  %pix = sitofp i32 %pix1 to float


 <State 40>: 6.41ns
ST_40: pix [4/6] 6.41ns
:6  %pix = sitofp i32 %pix1 to float


 <State 41>: 6.41ns
ST_41: pix [3/6] 6.41ns
:6  %pix = sitofp i32 %pix1 to float


 <State 42>: 6.41ns
ST_42: pix [2/6] 6.41ns
:6  %pix = sitofp i32 %pix1 to float


 <State 43>: 6.41ns
ST_43: pix [1/6] 6.41ns
:6  %pix = sitofp i32 %pix1 to float

ST_43: mptr_1_rec_cast [1/1] 0.00ns
:7  %mptr_1_rec_cast = zext i12 %mptr_1_rec to i13

ST_43: mptr_1_sum [1/1] 1.96ns
:8  %mptr_1_sum = add i13 %mptr_0_rec, %mptr_1_rec_cast

ST_43: mptr_1_sum_cast [1/1] 0.00ns
:9  %mptr_1_sum_cast = zext i13 %mptr_1_sum to i14

ST_43: stg_334 [1/1] 1.57ns
:10  br label %4


 <State 44>: 2.71ns
ST_44: k [1/1] 0.00ns
:0  %k = phi i2 [ 0, %3 ], [ %k_2, %6 ]

ST_44: wsum [1/1] 0.00ns
:1  %wsum = phi float [ 0.000000e+00, %3 ], [ %wsum_5, %6 ]

ST_44: tmp_7 [1/1] 0.00ns
:2  %tmp_7 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %k, i32 1)

ST_44: stg_338 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 2, i64 1)

ST_44: k_2 [1/1] 0.80ns
:4  %k_2 = add i2 %k, 1

ST_44: stg_340 [1/1] 1.57ns
:5  br i1 %tmp_7, label %.loopexit11, label %5

ST_44: tmp_14 [1/1] 0.00ns
:0  %tmp_14 = trunc i2 %k to i1

ST_44: tmp_8 [1/1] 0.00ns
:1  %tmp_8 = call i3 @_ssdm_op_BitConcatenate.i3.i1.i2(i1 %tmp_14, i2 0)

ST_44: tmp_10 [1/1] 0.00ns
:2  %tmp_10 = or i3 %tmp_8, 1

ST_44: tmp_12 [1/1] 0.00ns
:3  %tmp_12 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %mptr_1_sum, i32 3, i32 12)

ST_44: sum1 [1/1] 0.00ns
:4  %sum1 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_12, i3 %tmp_10)

ST_44: sum1_cast [1/1] 0.00ns
:5  %sum1_cast = zext i13 %sum1 to i64

ST_44: bgmodel_addr [1/1] 0.00ns
:6  %bgmodel_addr = getelementptr [5120 x float]* %bgmodel, i64 0, i64 %sum1_cast

ST_44: w [2/2] 2.71ns
:7  %w = load float* %bgmodel_addr, align 4


 <State 45>: 2.71ns
ST_45: w [1/2] 2.71ns
:7  %w = load float* %bgmodel_addr, align 4


 <State 46>: 7.26ns
ST_46: wsum_5 [5/5] 7.26ns
:8  %wsum_5 = fadd float %wsum, %w


 <State 47>: 7.26ns
ST_47: wsum_5 [4/5] 7.26ns
:8  %wsum_5 = fadd float %wsum, %w


 <State 48>: 7.26ns
ST_48: wsum_5 [3/5] 7.26ns
:8  %wsum_5 = fadd float %wsum, %w


 <State 49>: 7.26ns
ST_49: wsum_5 [2/5] 7.26ns
:8  %wsum_5 = fadd float %wsum, %w


 <State 50>: 7.26ns
ST_50: wsum_5 [1/5] 7.26ns
:8  %wsum_5 = fadd float %wsum, %w

ST_50: tmp_24 [1/1] 6.79ns
:15  %tmp_24 = fcmp olt float %w, 0x3E80000000000000


 <State 51>: 6.70ns
ST_51: w_to_int [1/1] 0.00ns
:9  %w_to_int = bitcast float %w to i32

ST_51: tmp_13 [1/1] 0.00ns
:10  %tmp_13 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %w_to_int, i32 23, i32 30)

ST_51: tmp_27 [1/1] 0.00ns
:11  %tmp_27 = trunc i32 %w_to_int to i23

ST_51: notlhs1 [1/1] 2.00ns
:12  %notlhs1 = icmp ne i8 %tmp_13, -1

ST_51: notrhs1 [1/1] 2.39ns
:13  %notrhs1 = icmp eq i23 %tmp_27, 0

ST_51: tmp_16 [1/1] 1.37ns
:14  %tmp_16 = or i1 %notrhs1, %notlhs1

ST_51: tmp_29 [1/1] 1.37ns
:16  %tmp_29 = and i1 %tmp_16, %tmp_24

ST_51: stg_363 [1/1] 1.57ns
:17  br i1 %tmp_29, label %.loopexit11, label %6

ST_51: tmp_41 [1/1] 0.00ns
:0  %tmp_41 = or i3 %tmp_8, 2

ST_51: sum4 [1/1] 0.00ns
:1  %sum4 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_12, i3 %tmp_41)

ST_51: sum4_cast [1/1] 0.00ns
:2  %sum4_cast = zext i13 %sum4 to i64

ST_51: bgmodel_addr_2 [1/1] 0.00ns
:3  %bgmodel_addr_2 = getelementptr [5120 x float]* %bgmodel, i64 0, i64 %sum4_cast

ST_51: mu [2/2] 2.71ns
:4  %mu = load float* %bgmodel_addr_2, align 4


 <State 52>: 2.71ns
ST_52: mu [1/2] 2.71ns
:4  %mu = load float* %bgmodel_addr_2, align 4


 <State 53>: 7.26ns
ST_53: diff [5/5] 7.26ns
:10  %diff = fsub float %pix, %mu


 <State 54>: 7.26ns
ST_54: diff [4/5] 7.26ns
:10  %diff = fsub float %pix, %mu


 <State 55>: 7.26ns
ST_55: diff [3/5] 7.26ns
:10  %diff = fsub float %pix, %mu


 <State 56>: 7.26ns
ST_56: diff [2/5] 7.26ns
:10  %diff = fsub float %pix, %mu


 <State 57>: 7.26ns
ST_57: tmp_42 [1/1] 0.00ns
:5  %tmp_42 = or i3 %tmp_8, 3

ST_57: sum5 [1/1] 0.00ns
:6  %sum5 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_12, i3 %tmp_42)

ST_57: sum5_cast [1/1] 0.00ns
:7  %sum5_cast = zext i13 %sum5 to i64

ST_57: bgmodel_addr_3 [1/1] 0.00ns
:8  %bgmodel_addr_3 = getelementptr [5120 x float]* %bgmodel, i64 0, i64 %sum5_cast

ST_57: var [2/2] 2.71ns
:9  %var = load float* %bgmodel_addr_3, align 4

ST_57: diff [1/5] 7.26ns
:10  %diff = fsub float %pix, %mu


 <State 58>: 8.41ns
ST_58: var [1/2] 2.71ns
:9  %var = load float* %bgmodel_addr_3, align 4

ST_58: d2 [4/4] 5.70ns
:11  %d2 = fmul float %diff, %diff

ST_58: tmp_11 [4/4] 5.70ns
:12  %tmp_11 = fmul float %var, 6.250000e+00


 <State 59>: 5.70ns
ST_59: d2 [3/4] 5.70ns
:11  %d2 = fmul float %diff, %diff

ST_59: tmp_11 [3/4] 5.70ns
:12  %tmp_11 = fmul float %var, 6.250000e+00


 <State 60>: 5.70ns
ST_60: d2 [2/4] 5.70ns
:11  %d2 = fmul float %diff, %diff

ST_60: tmp_11 [2/4] 5.70ns
:12  %tmp_11 = fmul float %var, 6.250000e+00


 <State 61>: 5.70ns
ST_61: d2 [1/4] 5.70ns
:11  %d2 = fmul float %diff, %diff

ST_61: tmp_11 [1/4] 5.70ns
:12  %tmp_11 = fmul float %var, 6.250000e+00


 <State 62>: 8.16ns
ST_62: d2_to_int [1/1] 0.00ns
:13  %d2_to_int = bitcast float %d2 to i32

ST_62: tmp_45 [1/1] 0.00ns
:14  %tmp_45 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %d2_to_int, i32 23, i32 30)

ST_62: tmp_47 [1/1] 0.00ns
:15  %tmp_47 = trunc i32 %d2_to_int to i23

ST_62: tmp_11_to_int [1/1] 0.00ns
:16  %tmp_11_to_int = bitcast float %tmp_11 to i32

ST_62: tmp_49 [1/1] 0.00ns
:17  %tmp_49 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_11_to_int, i32 23, i32 30)

ST_62: tmp_52 [1/1] 0.00ns
:18  %tmp_52 = trunc i32 %tmp_11_to_int to i23

ST_62: notlhs3 [1/1] 2.00ns
:19  %notlhs3 = icmp ne i8 %tmp_45, -1

ST_62: notrhs3 [1/1] 2.39ns
:20  %notrhs3 = icmp eq i23 %tmp_47, 0

ST_62: tmp_53 [1/1] 1.37ns
:21  %tmp_53 = or i1 %notrhs3, %notlhs3

ST_62: notlhs4 [1/1] 2.00ns
:22  %notlhs4 = icmp ne i8 %tmp_49, -1

ST_62: notrhs4 [1/1] 2.39ns
:23  %notrhs4 = icmp eq i23 %tmp_52, 0

ST_62: tmp_54 [1/1] 1.37ns
:24  %tmp_54 = or i1 %notrhs4, %notlhs4

ST_62: tmp_55 [1/1] 1.37ns
:25  %tmp_55 = and i1 %tmp_53, %tmp_54

ST_62: tmp_56 [1/1] 6.79ns
:26  %tmp_56 = fcmp olt float %d2, %tmp_11

ST_62: tmp_57 [1/1] 1.37ns
:27  %tmp_57 = and i1 %tmp_55, %tmp_56

ST_62: stg_404 [1/1] 0.00ns
:28  br i1 %tmp_57, label %7, label %4

ST_62: tmp_17 [5/5] 7.26ns
:1  %tmp_17 = fsub float 1.000000e+00, %w

ST_62: tmp_19 [4/4] 5.70ns
:5  %tmp_19 = fmul float %diff, %learningRate_read

ST_62: tmp_21 [5/5] 7.26ns
:8  %tmp_21 = fsub float %d2, %var


 <State 63>: 7.26ns
ST_63: tmp_17 [4/5] 7.26ns
:1  %tmp_17 = fsub float 1.000000e+00, %w

ST_63: tmp_19 [3/4] 5.70ns
:5  %tmp_19 = fmul float %diff, %learningRate_read

ST_63: tmp_21 [4/5] 7.26ns
:8  %tmp_21 = fsub float %d2, %var


 <State 64>: 7.26ns
ST_64: tmp_17 [3/5] 7.26ns
:1  %tmp_17 = fsub float 1.000000e+00, %w

ST_64: tmp_19 [2/4] 5.70ns
:5  %tmp_19 = fmul float %diff, %learningRate_read

ST_64: tmp_21 [3/5] 7.26ns
:8  %tmp_21 = fsub float %d2, %var


 <State 65>: 7.26ns
ST_65: tmp_17 [2/5] 7.26ns
:1  %tmp_17 = fsub float 1.000000e+00, %w

ST_65: tmp_19 [1/4] 5.70ns
:5  %tmp_19 = fmul float %diff, %learningRate_read

ST_65: tmp_21 [2/5] 7.26ns
:8  %tmp_21 = fsub float %d2, %var


 <State 66>: 7.26ns
ST_66: tmp_17 [1/5] 7.26ns
:1  %tmp_17 = fsub float 1.000000e+00, %w

ST_66: tmp_20 [5/5] 7.26ns
:6  %tmp_20 = fadd float %mu, %tmp_19

ST_66: tmp_21 [1/5] 7.26ns
:8  %tmp_21 = fsub float %d2, %var


 <State 67>: 7.26ns
ST_67: dw [4/4] 5.70ns
:2  %dw = fmul float %tmp_17, %learningRate_read

ST_67: tmp_20 [4/5] 7.26ns
:6  %tmp_20 = fadd float %mu, %tmp_19

ST_67: tmp_22 [4/4] 5.70ns
:9  %tmp_22 = fmul float %tmp_21, %learningRate_read


 <State 68>: 7.26ns
ST_68: dw [3/4] 5.70ns
:2  %dw = fmul float %tmp_17, %learningRate_read

ST_68: tmp_20 [3/5] 7.26ns
:6  %tmp_20 = fadd float %mu, %tmp_19

ST_68: tmp_22 [3/4] 5.70ns
:9  %tmp_22 = fmul float %tmp_21, %learningRate_read


 <State 69>: 7.26ns
ST_69: dw [2/4] 5.70ns
:2  %dw = fmul float %tmp_17, %learningRate_read

ST_69: tmp_20 [2/5] 7.26ns
:6  %tmp_20 = fadd float %mu, %tmp_19

ST_69: tmp_22 [2/4] 5.70ns
:9  %tmp_22 = fmul float %tmp_21, %learningRate_read


 <State 70>: 7.26ns
ST_70: dw [1/4] 5.70ns
:2  %dw = fmul float %tmp_17, %learningRate_read

ST_70: tmp_20 [1/5] 7.26ns
:6  %tmp_20 = fadd float %mu, %tmp_19

ST_70: tmp_22 [1/4] 5.70ns
:9  %tmp_22 = fmul float %tmp_21, %learningRate_read


 <State 71>: 7.26ns
ST_71: tmp_18 [5/5] 7.26ns
:3  %tmp_18 = fadd float %w, %dw

ST_71: tmp_23 [5/5] 7.26ns
:10  %tmp_23 = fadd float %var, %tmp_22


 <State 72>: 7.26ns
ST_72: tmp_18 [4/5] 7.26ns
:3  %tmp_18 = fadd float %w, %dw

ST_72: tmp_23 [4/5] 7.26ns
:10  %tmp_23 = fadd float %var, %tmp_22


 <State 73>: 7.26ns
ST_73: tmp_18 [3/5] 7.26ns
:3  %tmp_18 = fadd float %w, %dw

ST_73: tmp_23 [3/5] 7.26ns
:10  %tmp_23 = fadd float %var, %tmp_22


 <State 74>: 7.26ns
ST_74: tmp_18 [2/5] 7.26ns
:3  %tmp_18 = fadd float %w, %dw

ST_74: tmp_23 [2/5] 7.26ns
:10  %tmp_23 = fadd float %var, %tmp_22


 <State 75>: 7.26ns
ST_75: tmp_18 [1/5] 7.26ns
:3  %tmp_18 = fadd float %w, %dw

ST_75: tmp_23 [1/5] 7.26ns
:10  %tmp_23 = fadd float %var, %tmp_22


 <State 76>: 6.79ns
ST_76: stg_442 [1/1] 2.71ns
:4  store float %tmp_18, float* %bgmodel_addr, align 4

ST_76: tmp_72 [1/1] 6.79ns
:17  %tmp_72 = fcmp olt float %tmp_23, 2.250000e+02


 <State 77>: 6.50ns
ST_77: stg_444 [1/1] 2.71ns
:7  store float %tmp_20, float* %bgmodel_addr_2, align 4

ST_77: tmp_23_to_int [1/1] 0.00ns
:11  %tmp_23_to_int = bitcast float %tmp_23 to i32

ST_77: tmp_69 [1/1] 0.00ns
:12  %tmp_69 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_23_to_int, i32 23, i32 30)

ST_77: tmp_70 [1/1] 0.00ns
:13  %tmp_70 = trunc i32 %tmp_23_to_int to i23

ST_77: notlhs7 [1/1] 2.00ns
:14  %notlhs7 = icmp ne i8 %tmp_69, -1

ST_77: notrhs7 [1/1] 2.39ns
:15  %notrhs7 = icmp eq i23 %tmp_70, 0

ST_77: tmp_71 [1/1] 1.37ns
:16  %tmp_71 = or i1 %notrhs7, %notlhs7

ST_77: tmp_73 [1/1] 1.37ns
:18  %tmp_73 = and i1 %tmp_71, %tmp_72

ST_77: var_2 [1/1] 1.37ns
:19  %var_2 = select i1 %tmp_73, float 2.250000e+02, float %tmp_23


 <State 78>: 8.13ns
ST_78: stg_453 [1/1] 2.71ns
:20  store float %var_2, float* %bgmodel_addr_3, align 4

ST_78: tmp_i [12/12] 8.13ns
:21  %tmp_i = call float @llvm.sqrt.f32(float %var_2) nounwind


 <State 79>: 8.13ns
ST_79: tmp_i [11/12] 8.13ns
:21  %tmp_i = call float @llvm.sqrt.f32(float %var_2) nounwind


 <State 80>: 8.13ns
ST_80: tmp_i [10/12] 8.13ns
:21  %tmp_i = call float @llvm.sqrt.f32(float %var_2) nounwind


 <State 81>: 8.13ns
ST_81: tmp_i [9/12] 8.13ns
:21  %tmp_i = call float @llvm.sqrt.f32(float %var_2) nounwind


 <State 82>: 8.13ns
ST_82: tmp_i [8/12] 8.13ns
:21  %tmp_i = call float @llvm.sqrt.f32(float %var_2) nounwind


 <State 83>: 8.13ns
ST_83: tmp_i [7/12] 8.13ns
:21  %tmp_i = call float @llvm.sqrt.f32(float %var_2) nounwind


 <State 84>: 8.13ns
ST_84: tmp_i [6/12] 8.13ns
:21  %tmp_i = call float @llvm.sqrt.f32(float %var_2) nounwind


 <State 85>: 8.13ns
ST_85: tmp_i [5/12] 8.13ns
:21  %tmp_i = call float @llvm.sqrt.f32(float %var_2) nounwind


 <State 86>: 8.13ns
ST_86: tmp_i [4/12] 8.13ns
:21  %tmp_i = call float @llvm.sqrt.f32(float %var_2) nounwind


 <State 87>: 8.13ns
ST_87: tmp_i [3/12] 8.13ns
:21  %tmp_i = call float @llvm.sqrt.f32(float %var_2) nounwind


 <State 88>: 8.13ns
ST_88: tmp_i [2/12] 8.13ns
:21  %tmp_i = call float @llvm.sqrt.f32(float %var_2) nounwind


 <State 89>: 8.13ns
ST_89: tmp_i [1/12] 8.13ns
:21  %tmp_i = call float @llvm.sqrt.f32(float %var_2) nounwind


 <State 90>: 6.08ns
ST_90: tmp_25 [16/16] 6.08ns
:22  %tmp_25 = fdiv float %w, %tmp_i


 <State 91>: 6.08ns
ST_91: tmp_25 [15/16] 6.08ns
:22  %tmp_25 = fdiv float %w, %tmp_i


 <State 92>: 6.08ns
ST_92: tmp_25 [14/16] 6.08ns
:22  %tmp_25 = fdiv float %w, %tmp_i


 <State 93>: 6.08ns
ST_93: tmp_25 [13/16] 6.08ns
:22  %tmp_25 = fdiv float %w, %tmp_i


 <State 94>: 6.08ns
ST_94: tmp_25 [12/16] 6.08ns
:22  %tmp_25 = fdiv float %w, %tmp_i


 <State 95>: 6.08ns
ST_95: tmp_25 [11/16] 6.08ns
:22  %tmp_25 = fdiv float %w, %tmp_i


 <State 96>: 6.08ns
ST_96: tmp_25 [10/16] 6.08ns
:22  %tmp_25 = fdiv float %w, %tmp_i


 <State 97>: 6.08ns
ST_97: tmp_25 [9/16] 6.08ns
:22  %tmp_25 = fdiv float %w, %tmp_i


 <State 98>: 6.08ns
ST_98: tmp_25 [8/16] 6.08ns
:22  %tmp_25 = fdiv float %w, %tmp_i


 <State 99>: 6.08ns
ST_99: tmp_25 [7/16] 6.08ns
:22  %tmp_25 = fdiv float %w, %tmp_i


 <State 100>: 6.08ns
ST_100: tmp_25 [6/16] 6.08ns
:22  %tmp_25 = fdiv float %w, %tmp_i


 <State 101>: 6.08ns
ST_101: tmp_25 [5/16] 6.08ns
:22  %tmp_25 = fdiv float %w, %tmp_i


 <State 102>: 7.26ns
ST_102: wsum_6 [5/5] 7.26ns
:0  %wsum_6 = fsub float %wsum_5, %w

ST_102: tmp_25 [4/16] 6.08ns
:22  %tmp_25 = fdiv float %w, %tmp_i


 <State 103>: 7.26ns
ST_103: wsum_6 [4/5] 7.26ns
:0  %wsum_6 = fsub float %wsum_5, %w

ST_103: tmp_25 [3/16] 6.08ns
:22  %tmp_25 = fdiv float %w, %tmp_i


 <State 104>: 7.26ns
ST_104: wsum_6 [3/5] 7.26ns
:0  %wsum_6 = fsub float %wsum_5, %w

ST_104: tmp_25 [2/16] 6.08ns
:22  %tmp_25 = fdiv float %w, %tmp_i


 <State 105>: 7.26ns
ST_105: wsum_6 [2/5] 7.26ns
:0  %wsum_6 = fsub float %wsum_5, %w

ST_105: tmp_25 [1/16] 6.08ns
:22  %tmp_25 = fdiv float %w, %tmp_i


 <State 106>: 7.26ns
ST_106: wsum_6 [1/5] 7.26ns
:0  %wsum_6 = fsub float %wsum_5, %w

ST_106: sum8 [1/1] 0.00ns
:23  %sum8 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i1.i2(i10 %tmp_12, i1 %tmp_14, i2 0)

ST_106: sum8_cast [1/1] 0.00ns
:24  %sum8_cast = zext i13 %sum8 to i64

ST_106: bgmodel_addr_6 [1/1] 0.00ns
:25  %bgmodel_addr_6 = getelementptr [5120 x float]* %bgmodel, i64 0, i64 %sum8_cast

ST_106: stg_490 [1/1] 2.71ns
:26  store float %tmp_25, float* %bgmodel_addr_6, align 4

ST_106: sum11 [1/1] 0.00ns
:27  %sum11 = or i13 %mptr_1_sum, 1

ST_106: sum11_cast [1/1] 0.00ns
:28  %sum11_cast = zext i13 %sum11 to i64

ST_106: bgmodel_addr_9 [1/1] 0.00ns
:29  %bgmodel_addr_9 = getelementptr [5120 x float]* %bgmodel, i64 0, i64 %sum11_cast

ST_106: stg_494 [1/1] 1.57ns
:30  br label %8


 <State 107>: 3.51ns
ST_107: kHit [1/1] 0.00ns
:0  %kHit = phi i2 [ %k, %7 ], [ %k1, %10 ]

ST_107: k1 [1/1] 0.80ns
:1  %k1 = add i2 -1, %kHit

ST_107: tmp_75 [1/1] 0.00ns
:2  %tmp_75 = trunc i2 %k1 to i1

ST_107: tmp_26 [1/1] 1.36ns
:3  %tmp_26 = icmp eq i2 %kHit, 1

ST_107: stg_499 [1/1] 1.57ns
:4  br i1 %tmp_26, label %9, label %.loopexit11

ST_107: tmp_77 [1/1] 0.00ns
:2  %tmp_77 = call i12 @_ssdm_op_PartSelect.i12.i13.i32.i32(i13 %mptr_1_sum, i32 1, i32 12)

ST_107: sum10 [1/1] 0.00ns
:3  %sum10 = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %tmp_77, i1 %tmp_75)

ST_107: sum10_cast [1/1] 0.00ns
:4  %sum10_cast = zext i13 %sum10 to i64

ST_107: bgmodel_addr_8 [1/1] 0.00ns
:5  %bgmodel_addr_8 = getelementptr [5120 x float]* %bgmodel, i64 0, i64 %sum10_cast

ST_107: p_tmp [2/2] 2.71ns
:6  %p_tmp = load float* %bgmodel_addr_8, align 4

ST_107: bgmodel_load_12 [2/2] 2.71ns
:7  %bgmodel_load_12 = load float* %bgmodel_addr_9, align 4


 <State 108>: 2.71ns
ST_108: p_tmp [1/2] 2.71ns
:6  %p_tmp = load float* %bgmodel_addr_8, align 4

ST_108: bgmodel_load_12 [1/2] 2.71ns
:7  %bgmodel_load_12 = load float* %bgmodel_addr_9, align 4


 <State 109>: 8.16ns
ST_109: p_a_read_assign_to_int [1/1] 0.00ns
:8  %p_a_read_assign_to_int = bitcast float %p_tmp to i32

ST_109: tmp_78 [1/1] 0.00ns
:9  %tmp_78 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_a_read_assign_to_int, i32 23, i32 30)

ST_109: tmp_79 [1/1] 0.00ns
:10  %tmp_79 = trunc i32 %p_a_read_assign_to_int to i23

ST_109: p_b_read_assign_to_int [1/1] 0.00ns
:11  %p_b_read_assign_to_int = bitcast float %bgmodel_load_12 to i32

ST_109: tmp_80 [1/1] 0.00ns
:12  %tmp_80 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_b_read_assign_to_int, i32 23, i32 30)

ST_109: tmp_84 [1/1] 0.00ns
:13  %tmp_84 = trunc i32 %p_b_read_assign_to_int to i23

ST_109: notlhs9 [1/1] 2.00ns
:14  %notlhs9 = icmp ne i8 %tmp_78, -1

ST_109: notrhs8 [1/1] 2.39ns
:15  %notrhs8 = icmp eq i23 %tmp_79, 0

ST_109: tmp_88 [1/1] 1.37ns
:16  %tmp_88 = or i1 %notrhs8, %notlhs9

ST_109: notlhs10 [1/1] 2.00ns
:17  %notlhs10 = icmp ne i8 %tmp_80, -1

ST_109: notrhs10 [1/1] 2.39ns
:18  %notrhs10 = icmp eq i23 %tmp_84, 0

ST_109: tmp_89 [1/1] 1.37ns
:19  %tmp_89 = or i1 %notrhs10, %notlhs10

ST_109: tmp_90 [1/1] 1.37ns
:20  %tmp_90 = and i1 %tmp_88, %tmp_89

ST_109: tmp_91 [1/1] 6.79ns
:21  %tmp_91 = fcmp oge float %p_tmp, %bgmodel_load_12

ST_109: tmp_92 [1/1] 1.37ns
:22  %tmp_92 = and i1 %tmp_90, %tmp_91


 <State 110>: 4.08ns
ST_110: tmp_28 [1/1] 0.00ns
:0  %tmp_28 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1804)

ST_110: stg_524 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 1, i32 1, [1 x i8]* @p_str1805) nounwind

ST_110: stg_525 [1/1] 1.57ns
:23  br i1 %tmp_92, label %.loopexit11, label %10

ST_110: stg_526 [1/1] 2.71ns
:0  store float %bgmodel_load_12, float* %bgmodel_addr_8, align 4

ST_110: wsum_1 [1/1] 0.00ns
.loopexit11:0  %wsum_1 = phi float [ %wsum_6, %8 ], [ %wsum_6, %9 ], [ %wsum_5, %5 ], [ %wsum, %4 ]

ST_110: kHit1 [1/1] 0.00ns
.loopexit11:1  %kHit1 = phi i2 [ 1, %9 ], [ %kHit, %8 ], [ -1, %4 ], [ -1, %5 ]

ST_110: k_cast4 [1/1] 0.00ns
.loopexit11:2  %k_cast4 = zext i2 %k to i32

ST_110: tmp_93 [1/1] 0.00ns
.loopexit11:3  %tmp_93 = trunc i2 %k to i1

ST_110: tmp_94 [1/1] 0.00ns
.loopexit11:4  %tmp_94 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %kHit1, i32 1)

ST_110: stg_532 [1/1] 1.57ns
.loopexit11:5  br i1 %tmp_94, label %11, label %.preheader43

ST_110: tmp_97 [1/1] 0.00ns
:0  %tmp_97 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %k, i32 1)

ST_110: k_10 [1/1] 1.37ns
:1  %k_10 = or i1 %tmp_97, %tmp_93

ST_110: tmp_33 [1/1] 0.00ns
:3  %tmp_33 = call i3 @_ssdm_op_BitConcatenate.i3.i1.i2(i1 %k_10, i2 0)

ST_110: tmp_98 [1/1] 0.00ns
:4  %tmp_98 = or i3 %tmp_33, 1

ST_110: tmp_99 [1/1] 0.00ns
:5  %tmp_99 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %mptr_1_sum, i32 3, i32 12)

ST_110: sum12 [1/1] 0.00ns
:6  %sum12 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_99, i3 %tmp_98)

ST_110: sum12_cast [1/1] 0.00ns
:7  %sum12_cast = zext i13 %sum12 to i64

ST_110: bgmodel_addr_10 [1/1] 0.00ns
:8  %bgmodel_addr_10 = getelementptr [5120 x float]* %bgmodel, i64 0, i64 %sum12_cast

ST_110: bgmodel_load_7 [2/2] 2.71ns
:9  %bgmodel_load_7 = load float* %bgmodel_addr_10, align 4


 <State 111>: 2.71ns
ST_111: stg_542 [1/1] 2.71ns
:1  store float %p_tmp, float* %bgmodel_addr_9, align 4

ST_111: empty [1/1] 0.00ns
:2  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1804, i32 %tmp_28)

ST_111: stg_544 [1/1] 0.00ns
:3  br label %8


 <State 112>: 4.67ns
ST_112: k_1 [1/1] 0.00ns
.preheader43:0  %k_1 = phi i32 [ %k_8, %12 ], [ %k_cast4, %.loopexit11 ]

ST_112: wsum_2 [1/1] 0.00ns
.preheader43:1  %wsum_2 = phi float [ %wsum_9, %12 ], [ %wsum_1, %.loopexit11 ]

ST_112: exitcond4 [1/1] 2.52ns
.preheader43:2  %exitcond4 = icmp eq i32 %k_1, 2

ST_112: stg_548 [1/1] 1.57ns
.preheader43:3  br i1 %exitcond4, label %.loopexit44, label %12

ST_112: tmp_105 [1/1] 0.00ns
:2  %tmp_105 = trunc i32 %k_1 to i12

ST_112: tmp_46 [1/1] 0.00ns
:3  %tmp_46 = call i14 @_ssdm_op_BitConcatenate.i14.i12.i2(i12 %tmp_105, i2 0)

ST_112: tmp_64_cast [1/1] 0.00ns
:4  %tmp_64_cast = or i14 %tmp_46, 1

ST_112: sum16 [1/1] 1.96ns
:5  %sum16 = add i14 %mptr_1_sum_cast, %tmp_64_cast

ST_112: sum16_cast [1/1] 0.00ns
:6  %sum16_cast = zext i14 %sum16 to i64

ST_112: bgmodel_addr_14 [1/1] 0.00ns
:7  %bgmodel_addr_14 = getelementptr [5120 x float]* %bgmodel, i64 0, i64 %sum16_cast

ST_112: bgmodel_load_9 [2/2] 2.71ns
:8  %bgmodel_load_9 = load float* %bgmodel_addr_14, align 4

ST_112: k_8 [1/1] 2.44ns
:11  %k_8 = add nsw i32 1, %k_1


 <State 113>: 2.71ns
ST_113: bgmodel_load_9 [1/2] 2.71ns
:8  %bgmodel_load_9 = load float* %bgmodel_addr_14, align 4


 <State 114>: 7.26ns
ST_114: wsum_9 [5/5] 7.26ns
:9  %wsum_9 = fadd float %wsum_2, %bgmodel_load_9


 <State 115>: 7.26ns
ST_115: wsum_9 [4/5] 7.26ns
:9  %wsum_9 = fadd float %wsum_2, %bgmodel_load_9


 <State 116>: 7.26ns
ST_116: wsum_9 [3/5] 7.26ns
:9  %wsum_9 = fadd float %wsum_2, %bgmodel_load_9


 <State 117>: 7.26ns
ST_117: wsum_9 [2/5] 7.26ns
:9  %wsum_9 = fadd float %wsum_2, %bgmodel_load_9


 <State 118>: 7.26ns
ST_118: tmp_44 [1/1] 0.00ns
:0  %tmp_44 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1806)

ST_118: stg_563 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 2, i32 2, [1 x i8]* @p_str1805) nounwind

ST_118: wsum_9 [1/5] 7.26ns
:9  %wsum_9 = fadd float %wsum_2, %bgmodel_load_9

ST_118: empty_7 [1/1] 0.00ns
:10  %empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1806, i32 %tmp_44)

ST_118: stg_566 [1/1] 0.00ns
:12  br label %.preheader43


 <State 119>: 2.71ns
ST_119: bgmodel_load_7 [1/2] 2.71ns
:9  %bgmodel_load_7 = load float* %bgmodel_addr_10, align 4

ST_119: stg_568 [1/1] 2.71ns
:12  store float 0x3FA99999A0000000, float* %bgmodel_addr_10, align 4


 <State 120>: 7.26ns
ST_120: tmp_35 [5/5] 7.26ns
:10  %tmp_35 = fsub float 0x3FA99999A0000000, %bgmodel_load_7

ST_120: tmp_100 [1/1] 0.00ns
:13  %tmp_100 = or i3 %tmp_33, 2

ST_120: sum13 [1/1] 0.00ns
:14  %sum13 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_99, i3 %tmp_100)

ST_120: sum13_cast [1/1] 0.00ns
:15  %sum13_cast = zext i13 %sum13 to i64

ST_120: bgmodel_addr_11 [1/1] 0.00ns
:16  %bgmodel_addr_11 = getelementptr [5120 x float]* %bgmodel, i64 0, i64 %sum13_cast

ST_120: stg_574 [1/1] 2.71ns
:17  store float %pix, float* %bgmodel_addr_11, align 4


 <State 121>: 7.26ns
ST_121: tmp_35 [4/5] 7.26ns
:10  %tmp_35 = fsub float 0x3FA99999A0000000, %bgmodel_load_7

ST_121: tmp_101 [1/1] 0.00ns
:18  %tmp_101 = or i3 %tmp_33, 3

ST_121: sum14 [1/1] 0.00ns
:19  %sum14 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_99, i3 %tmp_101)

ST_121: sum14_cast [1/1] 0.00ns
:20  %sum14_cast = zext i13 %sum14 to i64

ST_121: bgmodel_addr_12 [1/1] 0.00ns
:21  %bgmodel_addr_12 = getelementptr [5120 x float]* %bgmodel, i64 0, i64 %sum14_cast

ST_121: stg_580 [1/1] 2.71ns
:22  store float 9.000000e+02, float* %bgmodel_addr_12, align 4


 <State 122>: 7.26ns
ST_122: tmp_35 [3/5] 7.26ns
:10  %tmp_35 = fsub float 0x3FA99999A0000000, %bgmodel_load_7

ST_122: sum15 [1/1] 0.00ns
:23  %sum15 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i1.i2(i10 %tmp_99, i1 %k_10, i2 0)

ST_122: sum15_cast [1/1] 0.00ns
:24  %sum15_cast = zext i13 %sum15 to i64

ST_122: bgmodel_addr_13 [1/1] 0.00ns
:25  %bgmodel_addr_13 = getelementptr [5120 x float]* %bgmodel, i64 0, i64 %sum15_cast

ST_122: stg_585 [1/1] 2.71ns
:26  store float 0x3F5B4E81C0000000, float* %bgmodel_addr_13, align 4


 <State 123>: 7.26ns
ST_123: tmp_35 [2/5] 7.26ns
:10  %tmp_35 = fsub float 0x3FA99999A0000000, %bgmodel_load_7


 <State 124>: 7.26ns
ST_124: tmp_35 [1/5] 7.26ns
:10  %tmp_35 = fsub float 0x3FA99999A0000000, %bgmodel_load_7


 <State 125>: 7.26ns
ST_125: wsum_7 [5/5] 7.26ns
:11  %wsum_7 = fadd float %wsum_1, %tmp_35


 <State 126>: 7.26ns
ST_126: wsum_7 [4/5] 7.26ns
:11  %wsum_7 = fadd float %wsum_1, %tmp_35


 <State 127>: 7.26ns
ST_127: wsum_7 [3/5] 7.26ns
:11  %wsum_7 = fadd float %wsum_1, %tmp_35


 <State 128>: 7.26ns
ST_128: wsum_7 [2/5] 7.26ns
:11  %wsum_7 = fadd float %wsum_1, %tmp_35


 <State 129>: 7.26ns
ST_129: wsum_7 [1/5] 7.26ns
:11  %wsum_7 = fadd float %wsum_1, %tmp_35


 <State 130>: 7.65ns
ST_130: k_10_cast1 [1/1] 0.00ns
:2  %k_10_cast1 = zext i1 %k_10 to i2

ST_130: stg_594 [1/1] 1.57ns
:27  br label %.loopexit44

ST_130: wsum_3 [1/1] 0.00ns
.loopexit44:0  %wsum_3 = phi float [ %wsum_7, %11 ], [ %wsum_2, %.preheader43 ]

ST_130: wscale [16/16] 6.08ns
.loopexit44:3  %wscale = fdiv float 1.000000e+00, %wsum_3


 <State 131>: 6.08ns
ST_131: kHit_1 [1/1] 0.00ns
.loopexit44:1  %kHit_1 = phi i2 [ %k_10_cast1, %11 ], [ %kHit1, %.preheader43 ]

ST_131: wscale [15/16] 6.08ns
.loopexit44:3  %wscale = fdiv float 1.000000e+00, %wsum_3


 <State 132>: 6.08ns
ST_132: wscale [14/16] 6.08ns
.loopexit44:3  %wscale = fdiv float 1.000000e+00, %wsum_3


 <State 133>: 6.08ns
ST_133: wscale [13/16] 6.08ns
.loopexit44:3  %wscale = fdiv float 1.000000e+00, %wsum_3


 <State 134>: 6.08ns
ST_134: wscale [12/16] 6.08ns
.loopexit44:3  %wscale = fdiv float 1.000000e+00, %wsum_3


 <State 135>: 6.08ns
ST_135: wscale [11/16] 6.08ns
.loopexit44:3  %wscale = fdiv float 1.000000e+00, %wsum_3


 <State 136>: 6.08ns
ST_136: wscale [10/16] 6.08ns
.loopexit44:3  %wscale = fdiv float 1.000000e+00, %wsum_3


 <State 137>: 6.08ns
ST_137: wscale [9/16] 6.08ns
.loopexit44:3  %wscale = fdiv float 1.000000e+00, %wsum_3


 <State 138>: 6.08ns
ST_138: wscale [8/16] 6.08ns
.loopexit44:3  %wscale = fdiv float 1.000000e+00, %wsum_3


 <State 139>: 6.08ns
ST_139: wscale [7/16] 6.08ns
.loopexit44:3  %wscale = fdiv float 1.000000e+00, %wsum_3


 <State 140>: 6.08ns
ST_140: wscale [6/16] 6.08ns
.loopexit44:3  %wscale = fdiv float 1.000000e+00, %wsum_3


 <State 141>: 6.08ns
ST_141: wscale [5/16] 6.08ns
.loopexit44:3  %wscale = fdiv float 1.000000e+00, %wsum_3


 <State 142>: 6.08ns
ST_142: wscale [4/16] 6.08ns
.loopexit44:3  %wscale = fdiv float 1.000000e+00, %wsum_3


 <State 143>: 6.08ns
ST_143: wscale [3/16] 6.08ns
.loopexit44:3  %wscale = fdiv float 1.000000e+00, %wsum_3


 <State 144>: 6.08ns
ST_144: wscale [2/16] 6.08ns
.loopexit44:3  %wscale = fdiv float 1.000000e+00, %wsum_3


 <State 145>: 6.08ns
ST_145: kHit_1_cast [1/1] 0.00ns
.loopexit44:2  %kHit_1_cast = sext i2 %kHit_1 to i32

ST_145: wscale [1/16] 6.08ns
.loopexit44:3  %wscale = fdiv float 1.000000e+00, %wsum_3

ST_145: stg_614 [1/1] 1.57ns
.loopexit44:4  br label %13


 <State 146>: 6.28ns
ST_146: k_9 [1/1] 0.00ns
:0  %k_9 = phi i2 [ 0, %.loopexit44 ], [ %kForeground_1, %14 ]

ST_146: wsum_4 [1/1] 0.00ns
:1  %wsum_4 = phi float [ 0.000000e+00, %.loopexit44 ], [ %wsum_10, %14 ]

ST_146: kForeground1 [1/1] 0.00ns
:2  %kForeground1 = phi i32 [ -1, %.loopexit44 ], [ %p_kForeground, %14 ]

ST_146: exitcond3 [1/1] 1.36ns
:3  %exitcond3 = icmp eq i2 %k_9, -2

ST_146: stg_619 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

ST_146: kForeground_1 [1/1] 0.80ns
:5  %kForeground_1 = add i2 %k_9, 1

ST_146: stg_621 [1/1] 0.00ns
:6  br i1 %exitcond3, label %15, label %14

ST_146: tmp_110 [1/1] 0.00ns
:0  %tmp_110 = trunc i2 %k_9 to i1

ST_146: tmp_48 [1/1] 0.00ns
:1  %tmp_48 = call i3 @_ssdm_op_BitConcatenate.i3.i1.i2(i1 %tmp_110, i2 0)

ST_146: tmp_102 [1/1] 0.00ns
:2  %tmp_102 = or i3 %tmp_48, 1

ST_146: tmp_103 [1/1] 0.00ns
:3  %tmp_103 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %mptr_1_sum, i32 3, i32 12)

ST_146: sum17 [1/1] 0.00ns
:4  %sum17 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_103, i3 %tmp_102)

ST_146: sum17_cast [1/1] 0.00ns
:5  %sum17_cast = zext i13 %sum17 to i64

ST_146: bgmodel_addr_15 [1/1] 0.00ns
:6  %bgmodel_addr_15 = getelementptr [5120 x float]* %bgmodel, i64 0, i64 %sum17_cast

ST_146: bgmodel_load_10 [2/2] 2.71ns
:7  %bgmodel_load_10 = load float* %bgmodel_addr_15, align 4

ST_146: slt [1/1] 2.52ns
:0  %slt = icmp slt i32 %kHit_1_cast, %kForeground1

ST_146: rev [1/1] 1.37ns
:1  %rev = xor i1 %slt, true

ST_146: frame_out_addr_1 [1/1] 0.00ns
:2  %frame_out_addr_1 = getelementptr [640 x i1]* %frame_out, i64 0, i64 %sum_cast

ST_146: stg_633 [1/1] 2.39ns
:3  store i1 %rev, i1* %frame_out_addr_1, align 1

ST_146: p_rec1 [1/1] 1.84ns
:4  %p_rec1 = add i12 %mptr_1_rec, 8

ST_146: stg_635 [1/1] 0.00ns
:5  br label %.preheader46


 <State 147>: 8.41ns
ST_147: bgmodel_load_10 [1/2] 2.71ns
:7  %bgmodel_load_10 = load float* %bgmodel_addr_15, align 4

ST_147: tmp_50 [4/4] 5.70ns
:8  %tmp_50 = fmul float %bgmodel_load_10, %wscale


 <State 148>: 5.70ns
ST_148: tmp_50 [3/4] 5.70ns
:8  %tmp_50 = fmul float %bgmodel_load_10, %wscale


 <State 149>: 5.70ns
ST_149: tmp_50 [2/4] 5.70ns
:8  %tmp_50 = fmul float %bgmodel_load_10, %wscale


 <State 150>: 8.41ns
ST_150: tmp_50 [1/4] 5.70ns
:8  %tmp_50 = fmul float %bgmodel_load_10, %wscale

ST_150: stg_641 [1/1] 2.71ns
:9  store float %tmp_50, float* %bgmodel_addr_15, align 4


 <State 151>: 7.26ns
ST_151: wsum_10 [5/5] 7.26ns
:10  %wsum_10 = fadd float %wsum_4, %tmp_50

ST_151: sum18 [1/1] 0.00ns
:11  %sum18 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i1.i2(i10 %tmp_103, i1 %tmp_110, i2 0)

ST_151: sum18_cast [1/1] 0.00ns
:12  %sum18_cast = zext i13 %sum18 to i64

ST_151: bgmodel_addr_16 [1/1] 0.00ns
:13  %bgmodel_addr_16 = getelementptr [5120 x float]* %bgmodel, i64 0, i64 %sum18_cast

ST_151: bgmodel_load_11 [2/2] 2.71ns
:14  %bgmodel_load_11 = load float* %bgmodel_addr_16, align 4


 <State 152>: 8.41ns
ST_152: wsum_10 [4/5] 7.26ns
:10  %wsum_10 = fadd float %wsum_4, %tmp_50

ST_152: bgmodel_load_11 [1/2] 2.71ns
:14  %bgmodel_load_11 = load float* %bgmodel_addr_16, align 4

ST_152: tmp_51 [4/4] 5.70ns
:15  %tmp_51 = fmul float %bgmodel_load_11, %wscale


 <State 153>: 7.26ns
ST_153: wsum_10 [3/5] 7.26ns
:10  %wsum_10 = fadd float %wsum_4, %tmp_50

ST_153: tmp_51 [3/4] 5.70ns
:15  %tmp_51 = fmul float %bgmodel_load_11, %wscale


 <State 154>: 7.26ns
ST_154: wsum_10 [2/5] 7.26ns
:10  %wsum_10 = fadd float %wsum_4, %tmp_50

ST_154: tmp_51 [2/4] 5.70ns
:15  %tmp_51 = fmul float %bgmodel_load_11, %wscale


 <State 155>: 8.41ns
ST_155: wsum_10 [1/5] 7.26ns
:10  %wsum_10 = fadd float %wsum_4, %tmp_50

ST_155: tmp_51 [1/4] 5.70ns
:15  %tmp_51 = fmul float %bgmodel_load_11, %wscale

ST_155: stg_656 [1/1] 2.71ns
:16  store float %tmp_51, float* %bgmodel_addr_16, align 4


 <State 156>: 8.16ns
ST_156: wsum_10_to_int [1/1] 0.00ns
:17  %wsum_10_to_int = bitcast float %wsum_10 to i32

ST_156: tmp_104 [1/1] 0.00ns
:18  %tmp_104 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %wsum_10_to_int, i32 23, i32 30)

ST_156: tmp_111 [1/1] 0.00ns
:19  %tmp_111 = trunc i32 %wsum_10_to_int to i23

ST_156: notlhs11 [1/1] 2.00ns
:20  %notlhs11 = icmp ne i8 %tmp_104, -1

ST_156: notrhs11 [1/1] 2.39ns
:21  %notrhs11 = icmp eq i23 %tmp_111, 0

ST_156: tmp_106 [1/1] 1.37ns
:22  %tmp_106 = or i1 %notrhs11, %notlhs11

ST_156: tmp_107 [1/1] 6.79ns
:23  %tmp_107 = fcmp ogt float %wsum_10, 0x3FE6666660000000

ST_156: tmp_108 [1/1] 1.37ns
:24  %tmp_108 = and i1 %tmp_106, %tmp_107


 <State 157>: 2.74ns
ST_157: tmp_112 [1/1] 0.00ns
:25  %tmp_112 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %kForeground1, i32 31)

ST_157: or_cond [1/1] 1.37ns
:26  %or_cond = and i1 %tmp_108, %tmp_112

ST_157: kForeground_1_cast [1/1] 0.00ns
:27  %kForeground_1_cast = zext i2 %kForeground_1 to i32

ST_157: p_kForeground [1/1] 1.37ns
:28  %p_kForeground = select i1 %or_cond, i32 %kForeground_1_cast, i32 %kForeground1

ST_157: stg_669 [1/1] 0.00ns
:29  br label %13



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
