INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Sillycon/Code/RTL/Shift register/bi directoinal shift register/BI_shift_design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BI_shift_design
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Sillycon/Code/RTL/D_flip_flop/Design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_ff
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Sillycon/Code/RTL/Shift register/bi directoinal shift register/bi_dire_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bi_dire_tb
