C:/Users/lenovo/Documents/GitHub/digital-design-with-verilog/basic_gates/tb_baisc_gates.v {1 {vlog -work work -stats=none C:/Users/lenovo/Documents/GitHub/digital-design-with-verilog/basic_gates/tb_baisc_gates.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module tb_basic_gates

Top level modules:
	tb_basic_gates

} {} {}}
