EESchema-LIBRARY Version 2.4
#encoding utf-8
#
# AE01.17.01.000_ZXCT1030
#
DEF AE01.17.01.000_ZXCT1030 U 0 40 Y Y 1 F N
F0 "U" -350 -350 50 H V L BNN
F1 "AE01.17.01.000_ZXCT1030" -350 -450 50 H V L BNN
F2 "Housings_SOIC:SOIC-8_3.9x4.9mm_Pitch1.27mm" -350 -550 50 H I L BNN
F3 "DS" -350 -650 50 H I L BNN
F4 "ZXCT1030N8TA" -350 -750 50 H I L BNN "PN"
F5 "ID" -350 -850 50 H I L BNN "ID"
F6 "Current Monitor Regulator High-Side  8-SOP" -350 -950 50 H I L BNN "DESC"
F7 "NOTE" -350 -1050 50 H I L BNN "NOTE"
DRAW
S -350 250 350 -250 0 1 0 f
X VCC 1 -650 50 300 R 50 50 1 1 P
X VS- 2 650 150 300 L 50 50 1 1 P
X VS+ 3 -650 150 300 R 50 50 1 1 P
X GND 4 650 -150 300 L 50 50 1 1 P
X COMPIN 5 -650 -150 300 R 50 50 1 1 P
X REF 6 650 -50 300 L 50 50 1 1 P
X OUT 7 -650 -50 300 R 50 50 1 1 P
X COMPOUT 8 650 50 300 L 50 50 1 1 P
ENDDRAW
ENDDEF
#
# Device_C
#
DEF Device_C C 0 10 N Y 1 F N
F0 "C" 25 100 50 H V L CNN
F1 "Device_C" 25 -100 50 H V L CNN
F2 "" 38 -150 50 H I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
 C_*
$ENDFPLIST
DRAW
P 2 0 1 20 -80 -30 80 -30 N
P 2 0 1 20 -80 30 80 30 N
X ~ 1 0 150 110 D 50 50 1 1 P
X ~ 2 0 -150 110 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# Device_R
#
DEF Device_R R 0 0 N Y 1 F N
F0 "R" 80 0 50 V V C CNN
F1 "Device_R" 0 0 50 V V C CNN
F2 "" -70 0 50 V I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
 R_*
$ENDFPLIST
DRAW
S -40 -100 40 100 0 1 10 N
X ~ 1 0 150 50 D 50 50 1 1 P
X ~ 2 0 -150 50 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# Simulation_SPICE_IDC
#
DEF Simulation_SPICE_IDC I 0 1 N Y 1 F N
F0 "I" 100 100 50 H V L CNN
F1 "Simulation_SPICE_IDC" 100 0 50 H V L CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
F4 "Y" 0 0 50 H I L CNN "Spice_Netlist_Enabled"
F5 "I" 0 0 50 H I L CNN "Spice_Primitive"
F6 "dc(1)" 100 -100 50 H V L CNN "Spice_Model"
DRAW
C 0 0 100 0 1 10 f
P 2 0 0 0 -50 10 50 10 N
P 2 0 0 0 -30 -10 -50 -10 N
P 2 0 0 0 10 -10 -10 -10 N
P 2 0 0 0 50 -10 30 -10 N
P 2 0 1 0 0 50 0 90 N
P 3 0 1 0 -10 70 0 50 10 70 N
X ~ 1 0 200 100 D 50 50 1 1 P
X ~ 2 0 -200 100 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# Simulation_SPICE_VDC
#
DEF Simulation_SPICE_VDC V 0 1 N Y 1 F N
F0 "V" 100 100 50 H V L CNN
F1 "Simulation_SPICE_VDC" 100 0 50 H V L CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
F4 "Y" 0 0 50 H I L CNN "Spice_Netlist_Enabled"
F5 "V" 0 0 50 H I L CNN "Spice_Primitive"
F6 "dc(1)" 100 -100 50 H V L CNN "Spice_Model"
DRAW
C 0 0 100 0 1 10 f
T 0 0 75 50 0 0 0 + Normal 0 C C
P 2 0 0 0 -50 10 50 10 N
P 2 0 0 0 -30 -10 -50 -10 N
P 2 0 0 0 10 -10 -10 -10 N
P 2 0 0 0 50 -10 30 -10 N
X ~ 1 0 200 100 D 50 50 1 1 P
X ~ 2 0 -200 100 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# power_+5V
#
DEF power_+5V #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "power_+5V" 0 140 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
P 2 0 1 0 -30 50 0 100 N
P 2 0 1 0 0 0 0 100 N
P 2 0 1 0 0 100 30 50 N
X +5V 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# power_PWR_FLAG
#
DEF power_PWR_FLAG #FLG 0 0 N N 1 F P
F0 "#FLG" 0 75 50 H I C CNN
F1 "power_PWR_FLAG" 0 150 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
P 6 0 1 0 0 0 0 50 -40 75 0 100 40 75 0 50 N
X pwr 1 0 0 0 U 50 50 0 0 w
ENDDRAW
ENDDEF
#
# pspice_0
#
DEF pspice_0 #GND 0 0 Y Y 1 F P
F0 "#GND" 0 -100 50 H I C CNN
F1 "pspice_0" 0 -70 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
P 4 0 1 0 -50 0 0 -50 50 0 -50 0 N
X 0 1 0 0 0 R 40 40 1 1 W N
ENDDRAW
ENDDEF
#
#End Library
