

================================================================
== Vitis HLS Report for 'snn_inference'
================================================================
* Date:           Sun Aug 31 14:46:20 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        snn_inference
* Solution:       hls (Vivado IP Flow Target)
* Product family: aartix7
* Target device:  xa7a12t-cpg238-2I


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.763 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2687|     2687|  26.870 us|  26.870 us|  2688|  2688|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------+----------------------------------------+---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
        |                                                   |                                        |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                    |
        |                      Instance                     |                 Module                 |   min   |   max   |    min    |    max    | min | max |                      Type                      |
        +---------------------------------------------------+----------------------------------------+---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
        |grp_snn_inference_Pipeline_1_fu_443                |snn_inference_Pipeline_1                |       34|       34|   0.340 us|   0.340 us|   33|   33|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_snn_inference_Pipeline_2_fu_449                |snn_inference_Pipeline_2                |        9|        9|  90.000 ns|  90.000 ns|    8|    8|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_snn_inference_Pipeline_VITIS_LOOP_15_2_fu_455  |snn_inference_Pipeline_VITIS_LOOP_15_2  |      147|      147|   1.470 us|   1.470 us|   66|   66|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_snn_inference_Pipeline_VITIS_LOOP_39_6_fu_536  |snn_inference_Pipeline_VITIS_LOOP_39_6  |       12|       12|   0.120 us|   0.120 us|    8|    8|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_snn_inference_Pipeline_VITIS_LOOP_30_4_fu_543  |snn_inference_Pipeline_VITIS_LOOP_30_4  |      178|      178|   1.780 us|   1.780 us|    8|    8|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +---------------------------------------------------+----------------------------------------+---------+---------+-----------+-----------+-----+-----+------------------------------------------------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_11_1  |     2632|     2632|       329|          -|          -|     8|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+-------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF  |  LUT  | URAM|
+-----------------+---------+-----+-------+-------+-----+
|DSP              |        -|    -|      -|      -|    -|
|Expression       |        -|    -|      0|     28|    -|
|FIFO             |        -|    -|      -|      -|    -|
|Instance         |       15|  162|  18076|  12881|    -|
|Memory           |        2|    -|     64|      4|    0|
|Multiplexer      |        -|    -|      0|    907|    -|
|Register         |        -|    -|    854|      -|    -|
+-----------------+---------+-----+-------+-------+-----+
|Total            |       17|  162|  18994|  13820|    0|
+-----------------+---------+-----+-------+-------+-----+
|Available        |       40|   40|  16000|   8000|    0|
+-----------------+---------+-----+-------+-------+-----+
|Utilization (%)  |       42|  405|    118|    172|    0|
+-----------------+---------+-----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------+----------------------------------------+---------+-----+-------+------+-----+
    |                      Instance                     |                 Module                 | BRAM_18K| DSP |   FF  |  LUT | URAM|
    +---------------------------------------------------+----------------------------------------+---------+-----+-------+------+-----+
    |fadd_32ns_32ns_32_5_full_dsp_1_U217                |fadd_32ns_32ns_32_5_full_dsp_1          |        0|    2|    205|   203|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U218                |fadd_32ns_32ns_32_5_full_dsp_1          |        0|    2|    205|   203|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U219                |fadd_32ns_32ns_32_5_full_dsp_1          |        0|    2|    205|   203|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U220                |fadd_32ns_32ns_32_5_full_dsp_1          |        0|    2|    205|   203|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U221                |fadd_32ns_32ns_32_5_full_dsp_1          |        0|    2|    205|   203|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U222                |fadd_32ns_32ns_32_5_full_dsp_1          |        0|    2|    205|   203|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U223                |fadd_32ns_32ns_32_5_full_dsp_1          |        0|    2|    205|   203|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U224                |fadd_32ns_32ns_32_5_full_dsp_1          |        0|    2|    205|   203|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U225                 |fmul_32ns_32ns_32_4_max_dsp_1           |        0|    3|    143|   134|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U226                 |fmul_32ns_32ns_32_4_max_dsp_1           |        0|    3|    143|   134|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U227                 |fmul_32ns_32ns_32_4_max_dsp_1           |        0|    3|    143|   134|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U228                 |fmul_32ns_32ns_32_4_max_dsp_1           |        0|    3|    143|   134|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U229                 |fmul_32ns_32ns_32_4_max_dsp_1           |        0|    3|    143|   134|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U230                 |fmul_32ns_32ns_32_4_max_dsp_1           |        0|    3|    143|   134|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U231                 |fmul_32ns_32ns_32_4_max_dsp_1           |        0|    3|    143|   134|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U232                 |fmul_32ns_32ns_32_4_max_dsp_1           |        0|    3|    143|   134|    0|
    |grp_snn_inference_Pipeline_1_fu_443                |snn_inference_Pipeline_1                |        0|    0|      8|    55|    0|
    |grp_snn_inference_Pipeline_2_fu_449                |snn_inference_Pipeline_2                |        0|    0|      5|    49|    0|
    |grp_snn_inference_Pipeline_VITIS_LOOP_15_2_fu_455  |snn_inference_Pipeline_VITIS_LOOP_15_2  |       15|    0|   2901|  1410|    0|
    |grp_snn_inference_Pipeline_VITIS_LOOP_30_4_fu_543  |snn_inference_Pipeline_VITIS_LOOP_30_4  |        0|  122|  12299|  8579|    0|
    |grp_snn_inference_Pipeline_VITIS_LOOP_39_6_fu_536  |snn_inference_Pipeline_VITIS_LOOP_39_6  |        0|    0|     79|    92|    0|
    +---------------------------------------------------+----------------------------------------+---------+-----+-------+------+-----+
    |Total                                              |                                        |       15|  162|  18076| 12881|    0|
    +---------------------------------------------------+----------------------------------------+---------+-----+-------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------+-------------------------+---------+----+----+-----+------+-----+------+-------------+
    |    Memory   |          Module         | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+-------------------------+---------+----+----+-----+------+-----+------+-------------+
    |mem1_U       |mem1_RAM_AUTO_1R1W       |        2|   0|   0|    0|    32|   32|     1|         1024|
    |out_accum_U  |out_accum_RAM_AUTO_1R1W  |        0|  64|   4|    0|     7|   32|     1|          224|
    +-------------+-------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total        |                         |        2|  64|   4|    0|    39|   64|     2|         1248|
    +-------------+-------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |t_2_fu_704_p2                    |         +|   0|  0|  13|           4|           1|
    |icmp_ln11_fu_698_p2              |      icmp|   0|  0|  13|           4|           5|
    |ap_block_state2_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|  28|           9|           7|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_NS_fsm            |  57|         14|    1|         14|
    |grp_fu_1341_ce       |  13|          3|    1|          3|
    |grp_fu_1341_p0       |  13|          3|   32|         96|
    |grp_fu_1341_p1       |  13|          3|   32|         96|
    |grp_fu_1345_ce       |  13|          3|    1|          3|
    |grp_fu_1345_p0       |  13|          3|   32|         96|
    |grp_fu_1345_p1       |  13|          3|   32|         96|
    |grp_fu_1349_ce       |  13|          3|    1|          3|
    |grp_fu_1349_p0       |  13|          3|   32|         96|
    |grp_fu_1349_p1       |  13|          3|   32|         96|
    |grp_fu_1353_ce       |  13|          3|    1|          3|
    |grp_fu_1353_p0       |  13|          3|   32|         96|
    |grp_fu_1353_p1       |  13|          3|   32|         96|
    |grp_fu_1357_ce       |  13|          3|    1|          3|
    |grp_fu_1357_p0       |  13|          3|   32|         96|
    |grp_fu_1357_p1       |  13|          3|   32|         96|
    |grp_fu_1361_ce       |  13|          3|    1|          3|
    |grp_fu_1361_p0       |  13|          3|   32|         96|
    |grp_fu_1361_p1       |  13|          3|   32|         96|
    |grp_fu_1365_ce       |  13|          3|    1|          3|
    |grp_fu_1365_p0       |  13|          3|   32|         96|
    |grp_fu_1365_p1       |  13|          3|   32|         96|
    |grp_fu_1369_ce       |  13|          3|    1|          3|
    |grp_fu_1369_p0       |  13|          3|   32|         96|
    |grp_fu_1369_p1       |  13|          3|   32|         96|
    |grp_fu_1373_ce       |  17|          4|    1|          4|
    |grp_fu_1373_p0       |  17|          4|   32|        128|
    |grp_fu_1373_p1       |  17|          4|   32|        128|
    |grp_fu_1377_ce       |  13|          3|    1|          3|
    |grp_fu_1377_p0       |  13|          3|   32|         96|
    |grp_fu_1377_p1       |  13|          3|   32|         96|
    |grp_fu_1381_ce       |  13|          3|    1|          3|
    |grp_fu_1381_p0       |  13|          3|   32|         96|
    |grp_fu_1381_p1       |  13|          3|   32|         96|
    |grp_fu_1385_ce       |  13|          3|    1|          3|
    |grp_fu_1385_p0       |  13|          3|   32|         96|
    |grp_fu_1385_p1       |  13|          3|   32|         96|
    |grp_fu_1389_ce       |  13|          3|    1|          3|
    |grp_fu_1389_p0       |  13|          3|   32|         96|
    |grp_fu_1389_p1       |  13|          3|   32|         96|
    |grp_fu_1393_ce       |  13|          3|    1|          3|
    |grp_fu_1393_p0       |  13|          3|   32|         96|
    |grp_fu_1393_p1       |  13|          3|   32|         96|
    |grp_fu_1397_ce       |  13|          3|    1|          3|
    |grp_fu_1397_p0       |  13|          3|   32|         96|
    |grp_fu_1397_p1       |  13|          3|   32|         96|
    |grp_fu_1401_ce       |  13|          3|    1|          3|
    |grp_fu_1401_p0       |  13|          3|   32|         96|
    |grp_fu_1401_p1       |  13|          3|   32|         96|
    |in_r_address0_local  |  33|          8|    4|         32|
    |in_r_address1_local  |  33|          8|    4|         32|
    |mem1_address0        |  13|          3|    5|         15|
    |mem1_ce0             |  13|          3|    1|          3|
    |mem1_ce1             |   9|          2|    1|          2|
    |mem1_d0              |  13|          3|   32|         96|
    |mem1_we0             |  13|          3|    1|          3|
    |mem1_we1             |   9|          2|    1|          2|
    |out_accum_address0   |  17|          4|    3|         12|
    |out_accum_ce0        |  17|          4|    1|          4|
    |out_accum_ce1        |   9|          2|    1|          2|
    |out_accum_d0         |  13|          3|   32|         96|
    |out_accum_we0        |  13|          3|    1|          3|
    |t_fu_168             |   9|          2|    4|          8|
    +---------------------+----+-----------+-----+-----------+
    |Total                | 907|        211| 1132|       3509|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------+----+----+-----+-----------+
    |                              Name                              | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                       |  13|   0|   13|          0|
    |empty_58_reg_1177                                               |  32|   0|   32|          0|
    |empty_59_reg_1182                                               |  32|   0|   32|          0|
    |empty_60_reg_1187                                               |  32|   0|   32|          0|
    |empty_61_reg_1192                                               |  32|   0|   32|          0|
    |empty_62_reg_1197                                               |  32|   0|   32|          0|
    |empty_63_reg_1202                                               |  32|   0|   32|          0|
    |empty_64_reg_1207                                               |  32|   0|   32|          0|
    |empty_65_reg_1212                                               |  32|   0|   32|          0|
    |empty_66_reg_1217                                               |  32|   0|   32|          0|
    |empty_67_reg_1222                                               |  32|   0|   32|          0|
    |empty_68_reg_1227                                               |  32|   0|   32|          0|
    |empty_69_reg_1232                                               |  32|   0|   32|          0|
    |empty_70_reg_1237                                               |  32|   0|   32|          0|
    |empty_reg_1172                                                  |  32|   0|   32|          0|
    |grp_snn_inference_Pipeline_1_fu_443_ap_start_reg                |   1|   0|    1|          0|
    |grp_snn_inference_Pipeline_2_fu_449_ap_start_reg                |   1|   0|    1|          0|
    |grp_snn_inference_Pipeline_VITIS_LOOP_15_2_fu_455_ap_start_reg  |   1|   0|    1|          0|
    |grp_snn_inference_Pipeline_VITIS_LOOP_30_4_fu_543_ap_start_reg  |   1|   0|    1|          0|
    |grp_snn_inference_Pipeline_VITIS_LOOP_39_6_fu_536_ap_start_reg  |   1|   0|    1|          0|
    |in_r_load_10_reg_1152                                           |  32|   0|   32|          0|
    |in_r_load_11_reg_1157                                           |  32|   0|   32|          0|
    |in_r_load_1_reg_1057                                            |  32|   0|   32|          0|
    |in_r_load_2_reg_1072                                            |  32|   0|   32|          0|
    |in_r_load_3_reg_1077                                            |  32|   0|   32|          0|
    |in_r_load_4_reg_1092                                            |  32|   0|   32|          0|
    |in_r_load_5_reg_1097                                            |  32|   0|   32|          0|
    |in_r_load_6_reg_1112                                            |  32|   0|   32|          0|
    |in_r_load_7_reg_1117                                            |  32|   0|   32|          0|
    |in_r_load_8_reg_1132                                            |  32|   0|   32|          0|
    |in_r_load_9_reg_1137                                            |  32|   0|   32|          0|
    |in_r_load_reg_1052                                              |  32|   0|   32|          0|
    |t_fu_168                                                        |   4|   0|    4|          0|
    +----------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                           | 854|   0|  854|          0|
    +----------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+---------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-------------------+-----+-----+------------+---------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  snn_inference|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  snn_inference|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  snn_inference|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  snn_inference|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  snn_inference|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  snn_inference|  return value|
|in_r_address0      |  out|    4|   ap_memory|           in_r|         array|
|in_r_ce0           |  out|    1|   ap_memory|           in_r|         array|
|in_r_q0            |   in|   32|   ap_memory|           in_r|         array|
|in_r_address1      |  out|    4|   ap_memory|           in_r|         array|
|in_r_ce1           |  out|    1|   ap_memory|           in_r|         array|
|in_r_q1            |   in|   32|   ap_memory|           in_r|         array|
|out_norm_address0  |  out|    3|   ap_memory|       out_norm|         array|
|out_norm_ce0       |  out|    1|   ap_memory|       out_norm|         array|
|out_norm_we0       |  out|    1|   ap_memory|       out_norm|         array|
|out_norm_d0        |  out|   32|   ap_memory|       out_norm|         array|
+-------------------+-----+-----+------------+---------------+--------------+

