;redcode
;assert 1
	SPL 0, #402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMZ 0, <2
	SPL @300, 90
	ADD @730, 8
	MOV -1, <-20
	CMP 2, 10
	SUB #0, -19
	SUB #0, -19
	SPL @300, 81
	JMN 0, <402
	JMN -0, -19
	MOV 10, 9
	DJN -100, 1
	SUB @121, 106
	ADD 30, 8
	CMP #0, -40
	SPL @72, #209
	SUB #72, @209
	MOV -1, <-20
	CMP @121, 106
	DJN 12, <10
	CMP @121, 106
	SUB #0, -19
	SUB #0, -19
	MOV 10, 9
	JMN 0, <402
	SLT -100, 1
	SPL 0, -901
	JMZ 0, #2
	JMZ 0, #502
	JMP 20, <12
	SUB #2, 0
	SUB #127, 103
	SPL 0, #402
	SUB @-127, 100
	ADD 30, 8
	SUB 0, 402
	ADD 30, 7
	SPL 0, #402
	ADD 30, 7
	JMZ 127, 103
	SPL 0, #402
	SPL 0, #402
	SPL @300, 90
	JMN @72, #209
	MOV -1, <-20
