Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date         : Tue Apr 19 15:38:10 2016
| Host         : ubuntu running 64-bit Ubuntu 14.04.1 LTS
| Command      : report_control_sets -verbose -file exam_wrapper_control_sets_placed.rpt
| Design       : exam_wrapper
| Device       : xc7a100t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |     4 |
| Minimum Number of register sites lost to control set restrictions |    14 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              50 |           14 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              34 |           19 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               6 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------------------+------------------------------+------------------+------------------+----------------+
|              Clock Signal              |         Enable Signal        | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------------------------------+------------------------------+------------------+------------------+----------------+
| ~clk_IBUF_BUFG                         | exam_i/ROM_Reader1_0/U0/E[0] | btnR_IBUF        |                2 |              6 |
| ~exam_i/clock_divider_0/U0/divided_clk |                              |                  |                2 |              6 |
| ~clk_IBUF_BUFG                         |                              | btnR_IBUF        |               19 |             34 |
|  clk_IBUF_BUFG                         |                              |                  |               12 |             44 |
+----------------------------------------+------------------------------+------------------+------------------+----------------+


