{"result": {"query": ":facetid:toc:\"db/conf/codesisss/codesisss2022.bht\"", "status": {"@code": "200", "text": "OK"}, "time": {"@unit": "msecs", "text": "185.78"}, "completions": {"@total": "1", "@computed": "1", "@sent": "1", "c": {"@sc": "12", "@dc": "12", "@oc": "12", "@id": "40429602", "text": ":facetid:toc:db/conf/codesisss/codesisss2022.bht"}}, "hits": {"@total": "12", "@computed": "12", "@sent": "12", "@first": "0", "hit": [{"@score": "1", "@id": "445122", "info": {"authors": {"author": [{"@pid": "94/10663", "text": "Hussam Amrouch"}, {"@pid": "139/8964", "text": "Mohsen Imani"}, {"@pid": "117/5478", "text": "Xun Jiao"}, {"@pid": "a/YiannisAloimonos", "text": "Yiannis Aloimonos"}, {"@pid": "f/CorneliaFermuller", "text": "Cornelia Ferm\u00fcller"}, {"@pid": "321/3498", "text": "Dehao Yuan"}, {"@pid": "246/3236", "text": "Dongning Ma"}, {"@pid": "314/7941", "text": "Hamza Errahmouni Barkam"}, {"@pid": "193/3348", "text": "Paul R. Genssler"}, {"@pid": "143/5677", "text": "Peter Sutor Jr."}]}, "title": "Brain-Inspired Hyperdimensional Computing for Ultra-Efficient Edge AI.", "venue": "CODES+ISSS", "pages": "25-34", "year": "2022", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/codesisss/AmrouchIJAFYMBG22", "doi": "10.1109/CODES-ISSS55005.2022.00017", "ee": "https://doi.org/10.1109/CODES-ISSS55005.2022.00017", "url": "https://dblp.org/rec/conf/codesisss/AmrouchIJAFYMBG22"}, "url": "URL#445122"}, {"@score": "1", "@id": "445123", "info": {"authors": {"author": [{"@pid": "234/3397", "text": "Tianyou Bao"}, {"@pid": "92/6884", "text": "Jos\u00e9 Luis Ima\u00f1a"}, {"@pid": "295/0078", "text": "Pengzhou He"}, {"@pid": "64/8798", "text": "Jiafeng Xie"}]}, "title": "Work-in-Progress: High-Performance Systolic Hardware Accelerator for RBLWE-based Post-Quantum Cryptography.", "venue": "CODES+ISSS", "pages": "5-6", "year": "2022", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/codesisss/BaoIHX22", "doi": "10.1109/CODES-ISSS55005.2022.00009", "ee": "https://doi.org/10.1109/CODES-ISSS55005.2022.00009", "url": "https://dblp.org/rec/conf/codesisss/BaoIHX22"}, "url": "URL#445123"}, {"@score": "1", "@id": "445124", "info": {"authors": {"author": [{"@pid": "80/1300", "text": "Roderick Bloem"}, {"@pid": "322/5741", "text": "Alberto Larrauri"}, {"@pid": "334/1777", "text": "Roland Lengfeldner"}, {"@pid": "60/1792", "text": "Cristinel Mateis"}, {"@pid": "60/1425", "text": "Dejan Nickovic"}, {"@pid": "334/1445", "text": "Bj\u00f6rn Ziegler"}]}, "title": "Industry Paper: Surrogate Models for Testing Analog Designs under Limited Budget - a Bandgap Case Study.", "venue": "CODES+ISSS", "pages": "21-24", "year": "2022", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/codesisss/BloemLLMNZ22", "doi": "10.1109/CODES-ISSS55005.2022.00016", "ee": "https://doi.org/10.1109/CODES-ISSS55005.2022.00016", "url": "https://dblp.org/rec/conf/codesisss/BloemLLMNZ22"}, "url": "URL#445124"}, {"@score": "1", "@id": "445125", "info": {"authors": {"author": [{"@pid": "334/0848", "text": "Negin Firouzian"}, {"@pid": "163/0019", "text": "Seyyed Hasan Mozafari"}, {"@pid": "60/4425", "text": "James J. Clark"}, {"@pid": "15/860", "text": "Warren J. Gross"}, {"@pid": "16/5069", "text": "Brett H. Meyer"}]}, "title": "Work-in-Progress: Utilizing latency and accuracy predictors for efficient hardware-aware NAS.", "venue": "CODES+ISSS", "pages": "15-16", "year": "2022", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/codesisss/FirouzianMCGM22", "doi": "10.1109/CODES-ISSS55005.2022.00014", "ee": "https://doi.org/10.1109/CODES-ISSS55005.2022.00014", "url": "https://dblp.org/rec/conf/codesisss/FirouzianMCGM22"}, "url": "URL#445125"}, {"@score": "1", "@id": "445126", "info": {"authors": {"author": [{"@pid": "292/0980", "text": "Yingxue Gao"}, {"@pid": "01/805", "text": "Lei Gong"}, {"@pid": "w/ChaoWang3", "text": "Chao Wang 0003"}, {"@pid": "53/2969", "text": "Xuehai Zhou"}]}, "title": "Work-in-Progress: HeteroRW: A Generalized and Efficient Framework for Random Walks in Graph Analysis.", "venue": "CODES+ISSS", "pages": "9-10", "year": "2022", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/codesisss/GaoGWZ22", "doi": "10.1109/CODES-ISSS55005.2022.00011", "ee": "https://doi.org/10.1109/CODES-ISSS55005.2022.00011", "url": "https://dblp.org/rec/conf/codesisss/GaoGWZ22"}, "url": "URL#445126"}, {"@score": "1", "@id": "445127", "info": {"authors": {"author": [{"@pid": "25/3444", "text": "Nan Hu"}, {"@pid": "w/ChaoWang3", "text": "Chao Wang 0003"}, {"@pid": "53/2969", "text": "Xuehai Zhou"}, {"@pid": "46/2311-3", "text": "Xi Li 0003"}]}, "title": "Work-in-Progress: Scheduler for Collaborated FPGA-GPU-CPU Based on Intermediate Language.", "venue": "CODES+ISSS", "pages": "3-4", "year": "2022", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/codesisss/HuWZL22", "doi": "10.1109/CODES-ISSS55005.2022.00008", "ee": "https://doi.org/10.1109/CODES-ISSS55005.2022.00008", "url": "https://dblp.org/rec/conf/codesisss/HuWZL22"}, "url": "URL#445127"}, {"@score": "1", "@id": "445128", "info": {"authors": {"author": [{"@pid": "17/8346", "text": "Yueting Li"}, {"@pid": "334/1536", "text": "Bingluo Zhao"}, {"@pid": "20/8606", "text": "Xinyi Xu"}, {"@pid": "155/3184", "text": "Yundong Zhang"}, {"@pid": "125/8189", "text": "Jun Wang"}, {"@pid": "48/5196", "text": "Weisheng Zhao"}]}, "title": "Work-in-Progress: Toward Energy-efficient Near STT-MRAM Processing Architecture for Neural Networks.", "venue": "CODES+ISSS", "pages": "13-14", "year": "2022", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/codesisss/LiZXZWZ22", "doi": "10.1109/CODES-ISSS55005.2022.00013", "ee": "https://doi.org/10.1109/CODES-ISSS55005.2022.00013", "url": "https://dblp.org/rec/conf/codesisss/LiZXZWZ22"}, "url": "URL#445128"}, {"@score": "1", "@id": "445129", "info": {"authors": {"author": [{"@pid": "197/4742", "text": "Xiangzhong Luo"}, {"@pid": "15/1777-2", "text": "Di Liu 0002"}, {"@pid": "146/4832", "text": "Hao Kong"}, {"@pid": "241/4348", "text": "Shuo Huai"}, {"@pid": "12/417-16", "text": "Hui Chen 0016"}, {"@pid": "24/914", "text": "Weichen Liu"}]}, "title": "Work-in-Progress: What to Expect of Early Training Statistics? An Investigation on Hardware-Aware Neural Architecture Search.", "venue": "CODES+ISSS", "pages": "1-2", "year": "2022", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/codesisss/LuoLKHCL22", "doi": "10.1109/CODES-ISSS55005.2022.00007", "ee": "https://doi.org/10.1109/CODES-ISSS55005.2022.00007", "url": "https://dblp.org/rec/conf/codesisss/LuoLKHCL22"}, "url": "URL#445129"}, {"@score": "1", "@id": "445130", "info": {"authors": {"author": [{"@pid": "334/1874", "text": "Yunji Qin"}, {"@pid": "01/805", "text": "Lei Gong"}, {"@pid": "214/1507", "text": "Zhendong Zheng"}, {"@pid": "w/ChaoWang3", "text": "Chao Wang 0003"}]}, "title": "Work-in-Progress: BloCirNN: An Efficient Software/hardware Codesign Approach for Neural Network Accelerators with Block-Circulant Matrix.", "venue": "CODES+ISSS", "pages": "7-8", "year": "2022", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/codesisss/QinGZW22", "doi": "10.1109/CODES-ISSS55005.2022.00010", "ee": "https://doi.org/10.1109/CODES-ISSS55005.2022.00010", "url": "https://dblp.org/rec/conf/codesisss/QinGZW22"}, "url": "URL#445130"}, {"@score": "1", "@id": "445131", "info": {"authors": {"author": [{"@pid": "87/8608", "text": "Binyi Wu"}, {"@pid": "137/1479", "text": "Wolfgang Furtner"}, {"@pid": "195/4539", "text": "Bernd Waschneck"}, {"@pid": "44/6754", "text": "Christian Mayr 0001"}]}, "title": "Industry-track: Towards Agile Design of Neural Processing Unit.", "venue": "CODES+ISSS", "pages": "17-20", "year": "2022", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/codesisss/WuFWM22", "doi": "10.1109/CODES-ISSS55005.2022.00015", "ee": "https://doi.org/10.1109/CODES-ISSS55005.2022.00015", "url": "https://dblp.org/rec/conf/codesisss/WuFWM22"}, "url": "URL#445131"}, {"@score": "1", "@id": "445132", "info": {"authors": {"author": [{"@pid": "297/9504", "text": "Jianan Yuan"}, {"@pid": "92/309", "text": "Huan Liu"}, {"@pid": "241/1185", "text": "Shangyu Wu"}, {"@pid": "139/1255", "text": "Yiquan Lin"}, {"@pid": "66/4971", "text": "Tiantian Wang"}, {"@pid": "148/8695", "text": "Chenlin Ma"}, {"@pid": "51/5793", "text": "Rui Mao 0001"}, {"@pid": "67/6649-3", "text": "Yi Wang 0003"}]}, "title": "Work-in-Progress: Lark: A Learned Secondary Index Toward LSM-tree for Resource-Constrained Embedded Storage Systems.", "venue": "CODES+ISSS", "pages": "11-12", "year": "2022", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/codesisss/YuanLWLWMMW22", "doi": "10.1109/CODES-ISSS55005.2022.00012", "ee": "https://doi.org/10.1109/CODES-ISSS55005.2022.00012", "url": "https://dblp.org/rec/conf/codesisss/YuanLWLWMMW22"}, "url": "URL#445132"}, {"@score": "1", "@id": "582057", "info": {"title": "International Conference on Hardware/Software Codesign and System Synthesis, CODES+ISSS 2022, Shanghai, China, October 7-14, 2022", "venue": "CODES+ISSS", "publisher": "IEEE", "year": "2022", "type": "Editorship", "key": "conf/codesisss/2022", "doi": "10.1109/CODESISSS55005.2022", "ee": "https://doi.org/10.1109/CODESISSS55005.2022", "url": "https://dblp.org/rec/conf/codesisss/2022"}, "url": "URL#582057"}]}}}