#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Jul 28 12:31:11 2024
# Process ID: 13864
# Current directory: D:/220110630/proj_single_cycle
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13744 D:\220110630\proj_single_cycle\proj_single_cycle.xpr
# Log file: D:/220110630/proj_single_cycle/vivado.log
# Journal file: D:/220110630/proj_single_cycle\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/220110630/proj_single_cycle/proj_single_cycle.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/220110630/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/DIGIT_DINSEL.v'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
update_files -from_files D:/220110630/proj_single_cycle/hex1.coe -to_files D:/220110630/proj_single_cycle/hex.coe -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'D:/220110630/proj_single_cycle/hex.coe' with file 'D:/220110630/proj_single_cycle/hex1.coe'.
set_property -dict [list CONFIG.coefficient_file {D:/220110630/proj_single_cycle/hex1.coe}] [get_ips IROM]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/220110630/proj_single_cycle/hex1.coe' provided. It will be converted relative to IP Instance files '../../../../hex1.coe'
generate_target all [get_files  D:/220110630/proj_single_cycle/proj_single_cycle.srcs/sources_1/ip/IROM/IROM.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'IROM'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'IROM'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'IROM'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'IROM'...
catch { config_ip_cache -export [get_ips -all IROM] }
export_ip_user_files -of_objects [get_files D:/220110630/proj_single_cycle/proj_single_cycle.srcs/sources_1/ip/IROM/IROM.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/220110630/proj_single_cycle/proj_single_cycle.srcs/sources_1/ip/IROM/IROM.xci]
launch_runs -jobs 8 IROM_synth_1
[Sun Jul 28 12:52:20 2024] Launched IROM_synth_1...
Run output will be captured here: D:/220110630/proj_single_cycle/proj_single_cycle.runs/IROM_synth_1/runme.log
export_simulation -of_objects [get_files D:/220110630/proj_single_cycle/proj_single_cycle.srcs/sources_1/ip/IROM/IROM.xci] -directory D:/220110630/proj_single_cycle/proj_single_cycle.ip_user_files/sim_scripts -ip_user_files_dir D:/220110630/proj_single_cycle/proj_single_cycle.ip_user_files -ipstatic_source_dir D:/220110630/proj_single_cycle/proj_single_cycle.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/220110630/proj_single_cycle/proj_single_cycle.cache/compile_simlib/modelsim} {questa=D:/220110630/proj_single_cycle/proj_single_cycle.cache/compile_simlib/questa} {riviera=D:/220110630/proj_single_cycle/proj_single_cycle.cache/compile_simlib/riviera} {activehdl=D:/220110630/proj_single_cycle/proj_single_cycle.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sun Jul 28 12:59:41 2024] Launched synth_1...
Run output will be captured here: D:/220110630/proj_single_cycle/proj_single_cycle.runs/synth_1/runme.log
[Sun Jul 28 12:59:41 2024] Launched impl_1...
Run output will be captured here: D:/220110630/proj_single_cycle/proj_single_cycle.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sun Jul 28 12:59:50 2024] Launched synth_1...
Run output will be captured here: D:/220110630/proj_single_cycle/proj_single_cycle.runs/synth_1/runme.log
[Sun Jul 28 12:59:50 2024] Launched impl_1...
Run output will be captured here: D:/220110630/proj_single_cycle/proj_single_cycle.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {D:/220110630/proj_single_cycle/proj_single_cycle.runs/impl_1/miniRV_SoC.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/220110630/proj_single_cycle/proj_single_cycle.runs/impl_1/miniRV_SoC.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 16
WARNING: [Vivado 12-872] Run step 'Design Initialization' is out-of-date.
[Sun Jul 28 13:09:47 2024] Launched impl_1...
Run output will be captured here: D:/220110630/proj_single_cycle/proj_single_cycle.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/220110630/proj_single_cycle/proj_single_cycle.runs/impl_1/miniRV_SoC.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sun Jul 28 13:15:34 2024] Launched synth_1...
Run output will be captured here: D:/220110630/proj_single_cycle/proj_single_cycle.runs/synth_1/runme.log
[Sun Jul 28 13:15:34 2024] Launched impl_1...
Run output will be captured here: D:/220110630/proj_single_cycle/proj_single_cycle.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sun Jul 28 13:18:24 2024] Launched synth_1...
Run output will be captured here: D:/220110630/proj_single_cycle/proj_single_cycle.runs/synth_1/runme.log
[Sun Jul 28 13:18:25 2024] Launched impl_1...
Run output will be captured here: D:/220110630/proj_single_cycle/proj_single_cycle.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/220110630/proj_single_cycle/proj_single_cycle.runs/impl_1/miniRV_SoC.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sun Jul 28 13:22:47 2024] Launched synth_1...
Run output will be captured here: D:/220110630/proj_single_cycle/proj_single_cycle.runs/synth_1/runme.log
[Sun Jul 28 13:22:47 2024] Launched impl_1...
Run output will be captured here: D:/220110630/proj_single_cycle/proj_single_cycle.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/220110630/proj_single_cycle/proj_single_cycle.runs/impl_1/miniRV_SoC.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jul 28 13:26:35 2024...
