<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>MipsInstrInfo.h source code [llvm/llvm/lib/Target/Mips/MipsInstrInfo.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::MipsInstrInfo "/>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/Mips/MipsInstrInfo.h'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>Mips</a>/<a href='MipsInstrInfo.h.html'>MipsInstrInfo.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- MipsInstrInfo.h - Mips Instruction Information -----------*- C++ -*-===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file contains the Mips implementation of the TargetInstrInfo class.</i></td></tr>
<tr><th id="10">10</th><td><i>//</i></td></tr>
<tr><th id="11">11</th><td><i>// FIXME: We need to override TargetInstrInfo::getInlineAsmLength method in</i></td></tr>
<tr><th id="12">12</th><td><i>// order for MipsLongBranch pass to work correctly when the code has inline</i></td></tr>
<tr><th id="13">13</th><td><i>// assembly.  The returned value doesn't have to be the asm instruction's exact</i></td></tr>
<tr><th id="14">14</th><td><i>// size in bytes; MipsLongBranch only expects it to be the correct upper bound.</i></td></tr>
<tr><th id="15">15</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="16">16</th><td></td></tr>
<tr><th id="17">17</th><td><u>#<span data-ppcond="17">ifndef</span> <span class="macro" data-ref="_M/LLVM_LIB_TARGET_MIPS_MIPSINSTRINFO_H">LLVM_LIB_TARGET_MIPS_MIPSINSTRINFO_H</span></u></td></tr>
<tr><th id="18">18</th><td><u>#define <dfn class="macro" id="_M/LLVM_LIB_TARGET_MIPS_MIPSINSTRINFO_H" data-ref="_M/LLVM_LIB_TARGET_MIPS_MIPSINSTRINFO_H">LLVM_LIB_TARGET_MIPS_MIPSINSTRINFO_H</dfn></u></td></tr>
<tr><th id="19">19</th><td></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="MCTargetDesc/MipsMCTargetDesc.h.html">"MCTargetDesc/MipsMCTargetDesc.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="Mips.h.html">"Mips.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="MipsRegisterInfo.h.html">"MipsRegisterInfo.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../include/llvm/ADT/ArrayRef.h.html">"llvm/ADT/ArrayRef.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html">"llvm/CodeGen/MachineBasicBlock.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html">"llvm/CodeGen/MachineInstrBuilder.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineMemOperand.h.html">"llvm/CodeGen/MachineMemOperand.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html">"llvm/CodeGen/TargetInstrInfo.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../../../../include/c++/7/cstdint.html">&lt;cstdint&gt;</a></u></td></tr>
<tr><th id="29">29</th><td></td></tr>
<tr><th id="30">30</th><td><u>#define <dfn class="macro" id="_M/GET_INSTRINFO_HEADER" data-ref="_M/GET_INSTRINFO_HEADER">GET_INSTRINFO_HEADER</dfn></u></td></tr>
<tr><th id="31">31</th><td><u>#include <span class='error' title="&apos;MipsGenInstrInfo.inc&apos; file not found">"MipsGenInstrInfo.inc"</span></u></td></tr>
<tr><th id="32">32</th><td></td></tr>
<tr><th id="33">33</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="34">34</th><td></td></tr>
<tr><th id="35">35</th><td><b>class</b> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" id="llvm::MachineInstr">MachineInstr</a>;</td></tr>
<tr><th id="36">36</th><td><b>class</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" id="llvm::MachineOperand">MachineOperand</a>;</td></tr>
<tr><th id="37">37</th><td><b>class</b> <a class="type" href="MipsSubtarget.h.html#llvm::MipsSubtarget" title='llvm::MipsSubtarget' data-ref="llvm::MipsSubtarget" id="llvm::MipsSubtarget">MipsSubtarget</a>;</td></tr>
<tr><th id="38">38</th><td><b>class</b> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" id="llvm::TargetRegisterClass">TargetRegisterClass</a>;</td></tr>
<tr><th id="39">39</th><td><b>class</b> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" id="llvm::TargetRegisterInfo">TargetRegisterInfo</a>;</td></tr>
<tr><th id="40">40</th><td></td></tr>
<tr><th id="41">41</th><td><b>class</b> <dfn class="type def" id="llvm::MipsInstrInfo" title='llvm::MipsInstrInfo' data-ref="llvm::MipsInstrInfo">MipsInstrInfo</dfn> : <b>public</b> MipsGenInstrInfo {</td></tr>
<tr><th id="42">42</th><td>  <b>virtual</b> <em>void</em> <dfn class="virtual decl" id="_ZN4llvm13MipsInstrInfo6anchorEv" title='llvm::MipsInstrInfo::anchor' data-ref="_ZN4llvm13MipsInstrInfo6anchorEv">anchor</dfn>();</td></tr>
<tr><th id="43">43</th><td></td></tr>
<tr><th id="44">44</th><td><b>protected</b>:</td></tr>
<tr><th id="45">45</th><td>  <em>const</em> <a class="type" href="MipsSubtarget.h.html#llvm::MipsSubtarget" title='llvm::MipsSubtarget' data-ref="llvm::MipsSubtarget">MipsSubtarget</a> &amp;<dfn class="decl" id="llvm::MipsInstrInfo::Subtarget" title='llvm::MipsInstrInfo::Subtarget' data-ref="llvm::MipsInstrInfo::Subtarget">Subtarget</dfn>;</td></tr>
<tr><th id="46">46</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::MipsInstrInfo::UncondBrOpc" title='llvm::MipsInstrInfo::UncondBrOpc' data-ref="llvm::MipsInstrInfo::UncondBrOpc">UncondBrOpc</dfn>;</td></tr>
<tr><th id="47">47</th><td></td></tr>
<tr><th id="48">48</th><td><b>public</b>:</td></tr>
<tr><th id="49">49</th><td>  <b>enum</b> <dfn class="type def" id="llvm::MipsInstrInfo::BranchType" title='llvm::MipsInstrInfo::BranchType' data-ref="llvm::MipsInstrInfo::BranchType">BranchType</dfn> {</td></tr>
<tr><th id="50">50</th><td>    <dfn class="enum" id="llvm::MipsInstrInfo::BranchType::BT_None" title='llvm::MipsInstrInfo::BranchType::BT_None' data-ref="llvm::MipsInstrInfo::BranchType::BT_None">BT_None</dfn>,       <i>// Couldn't analyze branch.</i></td></tr>
<tr><th id="51">51</th><td>    <dfn class="enum" id="llvm::MipsInstrInfo::BranchType::BT_NoBranch" title='llvm::MipsInstrInfo::BranchType::BT_NoBranch' data-ref="llvm::MipsInstrInfo::BranchType::BT_NoBranch">BT_NoBranch</dfn>,   <i>// No branches found.</i></td></tr>
<tr><th id="52">52</th><td>    <dfn class="enum" id="llvm::MipsInstrInfo::BranchType::BT_Uncond" title='llvm::MipsInstrInfo::BranchType::BT_Uncond' data-ref="llvm::MipsInstrInfo::BranchType::BT_Uncond">BT_Uncond</dfn>,     <i>// One unconditional branch.</i></td></tr>
<tr><th id="53">53</th><td>    <dfn class="enum" id="llvm::MipsInstrInfo::BranchType::BT_Cond" title='llvm::MipsInstrInfo::BranchType::BT_Cond' data-ref="llvm::MipsInstrInfo::BranchType::BT_Cond">BT_Cond</dfn>,       <i>// One conditional branch.</i></td></tr>
<tr><th id="54">54</th><td>    <dfn class="enum" id="llvm::MipsInstrInfo::BranchType::BT_CondUncond" title='llvm::MipsInstrInfo::BranchType::BT_CondUncond' data-ref="llvm::MipsInstrInfo::BranchType::BT_CondUncond">BT_CondUncond</dfn>, <i>// A conditional branch followed by an unconditional branch.</i></td></tr>
<tr><th id="55">55</th><td>    <dfn class="enum" id="llvm::MipsInstrInfo::BranchType::BT_Indirect" title='llvm::MipsInstrInfo::BranchType::BT_Indirect' data-ref="llvm::MipsInstrInfo::BranchType::BT_Indirect">BT_Indirect</dfn>    <i>// One indirct branch.</i></td></tr>
<tr><th id="56">56</th><td>  };</td></tr>
<tr><th id="57">57</th><td></td></tr>
<tr><th id="58">58</th><td>  <b>explicit</b> <dfn class="decl" id="_ZN4llvm13MipsInstrInfoC1ERKNS_13MipsSubtargetEj" title='llvm::MipsInstrInfo::MipsInstrInfo' data-ref="_ZN4llvm13MipsInstrInfoC1ERKNS_13MipsSubtargetEj">MipsInstrInfo</dfn>(<em>const</em> <a class="type" href="MipsSubtarget.h.html#llvm::MipsSubtarget" title='llvm::MipsSubtarget' data-ref="llvm::MipsSubtarget">MipsSubtarget</a> &amp;<dfn class="local col5 decl" id="25STI" title='STI' data-type='const llvm::MipsSubtarget &amp;' data-ref="25STI">STI</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="26UncondBrOpc" title='UncondBrOpc' data-type='unsigned int' data-ref="26UncondBrOpc">UncondBrOpc</dfn>);</td></tr>
<tr><th id="59">59</th><td></td></tr>
<tr><th id="60">60</th><td>  <em>static</em> <em>const</em> <a class="type" href="#llvm::MipsInstrInfo" title='llvm::MipsInstrInfo' data-ref="llvm::MipsInstrInfo">MipsInstrInfo</a> *<dfn class="decl" id="_ZN4llvm13MipsInstrInfo6createERNS_13MipsSubtargetE" title='llvm::MipsInstrInfo::create' data-ref="_ZN4llvm13MipsInstrInfo6createERNS_13MipsSubtargetE">create</dfn>(<a class="type" href="MipsSubtarget.h.html#llvm::MipsSubtarget" title='llvm::MipsSubtarget' data-ref="llvm::MipsSubtarget">MipsSubtarget</a> &amp;<dfn class="local col7 decl" id="27STI" title='STI' data-type='llvm::MipsSubtarget &amp;' data-ref="27STI">STI</dfn>);</td></tr>
<tr><th id="61">61</th><td></td></tr>
<tr><th id="62">62</th><td>  <i class="doc">/// Branch Analysis</i></td></tr>
<tr><th id="63">63</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm13MipsInstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEb" title='llvm::MipsInstrInfo::analyzeBranch' data-ref="_ZNK4llvm13MipsInstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEb">analyzeBranch</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="28MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="28MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *&amp;<dfn class="local col9 decl" id="29TBB" title='TBB' data-type='llvm::MachineBasicBlock *&amp;' data-ref="29TBB">TBB</dfn>,</td></tr>
<tr><th id="64">64</th><td>                     <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *&amp;<dfn class="local col0 decl" id="30FBB" title='FBB' data-type='llvm::MachineBasicBlock *&amp;' data-ref="30FBB">FBB</dfn>,</td></tr>
<tr><th id="65">65</th><td>                     <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; &amp;<dfn class="local col1 decl" id="31Cond" title='Cond' data-type='SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;' data-ref="31Cond">Cond</dfn>,</td></tr>
<tr><th id="66">66</th><td>                     <em>bool</em> <dfn class="local col2 decl" id="32AllowModify" title='AllowModify' data-type='bool' data-ref="32AllowModify">AllowModify</dfn>) <em>const</em> override;</td></tr>
<tr><th id="67">67</th><td></td></tr>
<tr><th id="68">68</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm13MipsInstrInfo12removeBranchERNS_17MachineBasicBlockEPi" title='llvm::MipsInstrInfo::removeBranch' data-ref="_ZNK4llvm13MipsInstrInfo12removeBranchERNS_17MachineBasicBlockEPi">removeBranch</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="33MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="33MBB">MBB</dfn>,</td></tr>
<tr><th id="69">69</th><td>                        <em>int</em> *<dfn class="local col4 decl" id="34BytesRemoved" title='BytesRemoved' data-type='int *' data-ref="34BytesRemoved">BytesRemoved</dfn> = <b>nullptr</b>) <em>const</em> override;</td></tr>
<tr><th id="70">70</th><td></td></tr>
<tr><th id="71">71</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm13MipsInstrInfo12insertBranchERNS_17MachineBasicBlockEPS1_S3_NS_8ArrayRefINS_14MachineOperandEEERKNS_8DebugLocEPi" title='llvm::MipsInstrInfo::insertBranch' data-ref="_ZNK4llvm13MipsInstrInfo12insertBranchERNS_17MachineBasicBlockEPS1_S3_NS_8ArrayRefINS_14MachineOperandEEERKNS_8DebugLocEPi">insertBranch</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="35MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="35MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col6 decl" id="36TBB" title='TBB' data-type='llvm::MachineBasicBlock *' data-ref="36TBB">TBB</dfn>,</td></tr>
<tr><th id="72">72</th><td>                        <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col7 decl" id="37FBB" title='FBB' data-type='llvm::MachineBasicBlock *' data-ref="37FBB">FBB</dfn>, <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; <dfn class="local col8 decl" id="38Cond" title='Cond' data-type='ArrayRef&lt;llvm::MachineOperand&gt;' data-ref="38Cond">Cond</dfn>,</td></tr>
<tr><th id="73">73</th><td>                        <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col9 decl" id="39DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="39DL">DL</dfn>,</td></tr>
<tr><th id="74">74</th><td>                        <em>int</em> *<dfn class="local col0 decl" id="40BytesAdded" title='BytesAdded' data-type='int *' data-ref="40BytesAdded">BytesAdded</dfn> = <b>nullptr</b>) <em>const</em> override;</td></tr>
<tr><th id="75">75</th><td></td></tr>
<tr><th id="76">76</th><td>  <em>bool</em></td></tr>
<tr><th id="77">77</th><td>  <dfn class="decl" id="_ZNK4llvm13MipsInstrInfo22reverseBranchConditionERNS_15SmallVectorImplINS_14MachineOperandEEE" title='llvm::MipsInstrInfo::reverseBranchCondition' data-ref="_ZNK4llvm13MipsInstrInfo22reverseBranchConditionERNS_15SmallVectorImplINS_14MachineOperandEEE">reverseBranchCondition</dfn>(<a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; &amp;<dfn class="local col1 decl" id="41Cond" title='Cond' data-type='SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;' data-ref="41Cond">Cond</dfn>) <em>const</em> override;</td></tr>
<tr><th id="78">78</th><td></td></tr>
<tr><th id="79">79</th><td>  <a class="type" href="#llvm::MipsInstrInfo::BranchType" title='llvm::MipsInstrInfo::BranchType' data-ref="llvm::MipsInstrInfo::BranchType">BranchType</a> <dfn class="decl" id="_ZNK4llvm13MipsInstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEbRNS5_IPNS_12MachineInstrEEE" title='llvm::MipsInstrInfo::analyzeBranch' data-ref="_ZNK4llvm13MipsInstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEbRNS5_IPNS_12MachineInstrEEE">analyzeBranch</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="42MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="42MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *&amp;<dfn class="local col3 decl" id="43TBB" title='TBB' data-type='llvm::MachineBasicBlock *&amp;' data-ref="43TBB">TBB</dfn>,</td></tr>
<tr><th id="80">80</th><td>                           <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *&amp;<dfn class="local col4 decl" id="44FBB" title='FBB' data-type='llvm::MachineBasicBlock *&amp;' data-ref="44FBB">FBB</dfn>,</td></tr>
<tr><th id="81">81</th><td>                           <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; &amp;<dfn class="local col5 decl" id="45Cond" title='Cond' data-type='SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;' data-ref="45Cond">Cond</dfn>,</td></tr>
<tr><th id="82">82</th><td>                           <em>bool</em> <dfn class="local col6 decl" id="46AllowModify" title='AllowModify' data-type='bool' data-ref="46AllowModify">AllowModify</dfn>,</td></tr>
<tr><th id="83">83</th><td>                           <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&gt; &amp;<dfn class="local col7 decl" id="47BranchInstrs" title='BranchInstrs' data-type='SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp;' data-ref="47BranchInstrs">BranchInstrs</dfn>) <em>const</em>;</td></tr>
<tr><th id="84">84</th><td></td></tr>
<tr><th id="85">85</th><td>  <i class="doc">/// Determine the opcode of a non-delay slot form for a branch if one exists.</i></td></tr>
<tr><th id="86">86</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm13MipsInstrInfo24getEquivalentCompactFormENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MipsInstrInfo::getEquivalentCompactForm' data-ref="_ZNK4llvm13MipsInstrInfo24getEquivalentCompactFormENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">getEquivalentCompactForm</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col8 decl" id="48I" title='I' data-type='const MachineBasicBlock::iterator' data-ref="48I">I</dfn>) <em>const</em>;</td></tr>
<tr><th id="87">87</th><td></td></tr>
<tr><th id="88">88</th><td>  <i class="doc">/// Determine if the branch target is in range.</i></td></tr>
<tr><th id="89">89</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm13MipsInstrInfo21isBranchOffsetInRangeEjl" title='llvm::MipsInstrInfo::isBranchOffsetInRange' data-ref="_ZNK4llvm13MipsInstrInfo21isBranchOffsetInRangeEjl">isBranchOffsetInRange</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="49BranchOpc" title='BranchOpc' data-type='unsigned int' data-ref="49BranchOpc">BranchOpc</dfn>,</td></tr>
<tr><th id="90">90</th><td>                             <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col0 decl" id="50BrOffset" title='BrOffset' data-type='int64_t' data-ref="50BrOffset">BrOffset</dfn>) <em>const</em> override;</td></tr>
<tr><th id="91">91</th><td></td></tr>
<tr><th id="92">92</th><td>  <i class="doc">/// Predicate to determine if an instruction can go in a forbidden slot.</i></td></tr>
<tr><th id="93">93</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm13MipsInstrInfo19SafeInForbiddenSlotERKNS_12MachineInstrE" title='llvm::MipsInstrInfo::SafeInForbiddenSlot' data-ref="_ZNK4llvm13MipsInstrInfo19SafeInForbiddenSlotERKNS_12MachineInstrE">SafeInForbiddenSlot</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="51MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="51MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="94">94</th><td></td></tr>
<tr><th id="95">95</th><td>  <i class="doc">/// Predicate to determine if an instruction has a forbidden slot.</i></td></tr>
<tr><th id="96">96</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm13MipsInstrInfo16HasForbiddenSlotERKNS_12MachineInstrE" title='llvm::MipsInstrInfo::HasForbiddenSlot' data-ref="_ZNK4llvm13MipsInstrInfo16HasForbiddenSlotERKNS_12MachineInstrE">HasForbiddenSlot</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="52MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="52MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="97">97</th><td></td></tr>
<tr><th id="98">98</th><td>  <i class="doc">/// Insert nop instruction when hazard condition is found</i></td></tr>
<tr><th id="99">99</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm13MipsInstrInfo10insertNoopERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MipsInstrInfo::insertNoop' data-ref="_ZNK4llvm13MipsInstrInfo10insertNoopERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">insertNoop</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="53MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="53MBB">MBB</dfn>,</td></tr>
<tr><th id="100">100</th><td>                  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col4 decl" id="54MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="54MI">MI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="101">101</th><td></td></tr>
<tr><th id="102">102</th><td>  <i class="doc">/// getRegisterInfo - TargetInstrInfo is a superset of MRegister info.  As</i></td></tr>
<tr><th id="103">103</th><td><i class="doc">  /// such, whenever a client has an instance of instruction info, it should</i></td></tr>
<tr><th id="104">104</th><td><i class="doc">  /// always be able to get register info as well (through this method).</i></td></tr>
<tr><th id="105">105</th><td>  <b>virtual</b> <em>const</em> <a class="type" href="MipsRegisterInfo.h.html#llvm::MipsRegisterInfo" title='llvm::MipsRegisterInfo' data-ref="llvm::MipsRegisterInfo">MipsRegisterInfo</a> &amp;<dfn class="virtual decl" id="_ZNK4llvm13MipsInstrInfo15getRegisterInfoEv" title='llvm::MipsInstrInfo::getRegisterInfo' data-ref="_ZNK4llvm13MipsInstrInfo15getRegisterInfoEv">getRegisterInfo</dfn>() <em>const</em> = <var>0</var>;</td></tr>
<tr><th id="106">106</th><td></td></tr>
<tr><th id="107">107</th><td>  <b>virtual</b> <em>unsigned</em> <dfn class="virtual decl" id="_ZNK4llvm13MipsInstrInfo20getOppositeBranchOpcEj" title='llvm::MipsInstrInfo::getOppositeBranchOpc' data-ref="_ZNK4llvm13MipsInstrInfo20getOppositeBranchOpcEj">getOppositeBranchOpc</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="55Opc" title='Opc' data-type='unsigned int' data-ref="55Opc">Opc</dfn>) <em>const</em> = <var>0</var>;</td></tr>
<tr><th id="108">108</th><td></td></tr>
<tr><th id="109">109</th><td>  <i class="doc">/// Return the number of bytes of code the specified instruction may be.</i></td></tr>
<tr><th id="110">110</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm13MipsInstrInfo18getInstSizeInBytesERKNS_12MachineInstrE" title='llvm::MipsInstrInfo::getInstSizeInBytes' data-ref="_ZNK4llvm13MipsInstrInfo18getInstSizeInBytesERKNS_12MachineInstrE">getInstSizeInBytes</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="56MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="56MI">MI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="111">111</th><td></td></tr>
<tr><th id="112">112</th><td>  <em>void</em> <dfn class="decl def" id="_ZNK4llvm13MipsInstrInfo19storeRegToStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjbiPKNS_19TargetRegister4142907" title='llvm::MipsInstrInfo::storeRegToStackSlot' data-ref="_ZNK4llvm13MipsInstrInfo19storeRegToStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjbiPKNS_19TargetRegister4142907">storeRegToStackSlot</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="57MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="57MBB">MBB</dfn>,</td></tr>
<tr><th id="113">113</th><td>                           <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col8 decl" id="58MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="58MBBI">MBBI</dfn>,</td></tr>
<tr><th id="114">114</th><td>                           <em>unsigned</em> <dfn class="local col9 decl" id="59SrcReg" title='SrcReg' data-type='unsigned int' data-ref="59SrcReg">SrcReg</dfn>, <em>bool</em> <dfn class="local col0 decl" id="60isKill" title='isKill' data-type='bool' data-ref="60isKill">isKill</dfn>, <em>int</em> <dfn class="local col1 decl" id="61FrameIndex" title='FrameIndex' data-type='int' data-ref="61FrameIndex">FrameIndex</dfn>,</td></tr>
<tr><th id="115">115</th><td>                           <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col2 decl" id="62RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="62RC">RC</dfn>,</td></tr>
<tr><th id="116">116</th><td>                           <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col3 decl" id="63TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="63TRI">TRI</dfn>) <em>const</em> override {</td></tr>
<tr><th id="117">117</th><td>    <a class="virtual member" href="#_ZNK4llvm13MipsInstrInfo15storeRegToStackERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjbiPKNS_19TargetRegisterClas3497424" title='llvm::MipsInstrInfo::storeRegToStack' data-ref="_ZNK4llvm13MipsInstrInfo15storeRegToStackERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjbiPKNS_19TargetRegisterClas3497424">storeRegToStack</a>(<span class='refarg'><a class="local col7 ref" href="#57MBB" title='MBB' data-ref="57MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#58MBBI" title='MBBI' data-ref="58MBBI">MBBI</a>, <a class="local col9 ref" href="#59SrcReg" title='SrcReg' data-ref="59SrcReg">SrcReg</a>, <a class="local col0 ref" href="#60isKill" title='isKill' data-ref="60isKill">isKill</a>, <a class="local col1 ref" href="#61FrameIndex" title='FrameIndex' data-ref="61FrameIndex">FrameIndex</a>, <a class="local col2 ref" href="#62RC" title='RC' data-ref="62RC">RC</a>, <a class="local col3 ref" href="#63TRI" title='TRI' data-ref="63TRI">TRI</a>, <var>0</var>);</td></tr>
<tr><th id="118">118</th><td>  }</td></tr>
<tr><th id="119">119</th><td></td></tr>
<tr><th id="120">120</th><td>  <em>void</em> <dfn class="decl def" id="_ZNK4llvm13MipsInstrInfo20loadRegFromStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjiPKNS_19TargetRegister19229" title='llvm::MipsInstrInfo::loadRegFromStackSlot' data-ref="_ZNK4llvm13MipsInstrInfo20loadRegFromStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjiPKNS_19TargetRegister19229">loadRegFromStackSlot</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="64MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="64MBB">MBB</dfn>,</td></tr>
<tr><th id="121">121</th><td>                            <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col5 decl" id="65MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="65MBBI">MBBI</dfn>,</td></tr>
<tr><th id="122">122</th><td>                            <em>unsigned</em> <dfn class="local col6 decl" id="66DestReg" title='DestReg' data-type='unsigned int' data-ref="66DestReg">DestReg</dfn>, <em>int</em> <dfn class="local col7 decl" id="67FrameIndex" title='FrameIndex' data-type='int' data-ref="67FrameIndex">FrameIndex</dfn>,</td></tr>
<tr><th id="123">123</th><td>                            <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col8 decl" id="68RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="68RC">RC</dfn>,</td></tr>
<tr><th id="124">124</th><td>                            <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col9 decl" id="69TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="69TRI">TRI</dfn>) <em>const</em> override {</td></tr>
<tr><th id="125">125</th><td>    <a class="virtual member" href="#_ZNK4llvm13MipsInstrInfo16loadRegFromStackERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjiPKNS_19TargetRegisterClas191273" title='llvm::MipsInstrInfo::loadRegFromStack' data-ref="_ZNK4llvm13MipsInstrInfo16loadRegFromStackERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjiPKNS_19TargetRegisterClas191273">loadRegFromStack</a>(<span class='refarg'><a class="local col4 ref" href="#64MBB" title='MBB' data-ref="64MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#65MBBI" title='MBBI' data-ref="65MBBI">MBBI</a>, <a class="local col6 ref" href="#66DestReg" title='DestReg' data-ref="66DestReg">DestReg</a>, <a class="local col7 ref" href="#67FrameIndex" title='FrameIndex' data-ref="67FrameIndex">FrameIndex</a>, <a class="local col8 ref" href="#68RC" title='RC' data-ref="68RC">RC</a>, <a class="local col9 ref" href="#69TRI" title='TRI' data-ref="69TRI">TRI</a>, <var>0</var>);</td></tr>
<tr><th id="126">126</th><td>  }</td></tr>
<tr><th id="127">127</th><td></td></tr>
<tr><th id="128">128</th><td>  <b>virtual</b> <em>void</em> <dfn class="virtual decl" id="_ZNK4llvm13MipsInstrInfo15storeRegToStackERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjbiPKNS_19TargetRegisterClas3497424" title='llvm::MipsInstrInfo::storeRegToStack' data-ref="_ZNK4llvm13MipsInstrInfo15storeRegToStackERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjbiPKNS_19TargetRegisterClas3497424">storeRegToStack</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col0 decl" id="70MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="70MBB">MBB</dfn>,</td></tr>
<tr><th id="129">129</th><td>                               <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col1 decl" id="71MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="71MI">MI</dfn>,</td></tr>
<tr><th id="130">130</th><td>                               <em>unsigned</em> <dfn class="local col2 decl" id="72SrcReg" title='SrcReg' data-type='unsigned int' data-ref="72SrcReg">SrcReg</dfn>, <em>bool</em> <dfn class="local col3 decl" id="73isKill" title='isKill' data-type='bool' data-ref="73isKill">isKill</dfn>, <em>int</em> <dfn class="local col4 decl" id="74FrameIndex" title='FrameIndex' data-type='int' data-ref="74FrameIndex">FrameIndex</dfn>,</td></tr>
<tr><th id="131">131</th><td>                               <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col5 decl" id="75RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="75RC">RC</dfn>,</td></tr>
<tr><th id="132">132</th><td>                               <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col6 decl" id="76TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="76TRI">TRI</dfn>,</td></tr>
<tr><th id="133">133</th><td>                               <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col7 decl" id="77Offset" title='Offset' data-type='int64_t' data-ref="77Offset">Offset</dfn>) <em>const</em> = <var>0</var>;</td></tr>
<tr><th id="134">134</th><td></td></tr>
<tr><th id="135">135</th><td>  <b>virtual</b> <em>void</em> <dfn class="virtual decl" id="_ZNK4llvm13MipsInstrInfo16loadRegFromStackERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjiPKNS_19TargetRegisterClas191273" title='llvm::MipsInstrInfo::loadRegFromStack' data-ref="_ZNK4llvm13MipsInstrInfo16loadRegFromStackERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjiPKNS_19TargetRegisterClas191273">loadRegFromStack</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="78MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="78MBB">MBB</dfn>,</td></tr>
<tr><th id="136">136</th><td>                                <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col9 decl" id="79MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="79MI">MI</dfn>,</td></tr>
<tr><th id="137">137</th><td>                                <em>unsigned</em> <dfn class="local col0 decl" id="80DestReg" title='DestReg' data-type='unsigned int' data-ref="80DestReg">DestReg</dfn>, <em>int</em> <dfn class="local col1 decl" id="81FrameIndex" title='FrameIndex' data-type='int' data-ref="81FrameIndex">FrameIndex</dfn>,</td></tr>
<tr><th id="138">138</th><td>                                <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col2 decl" id="82RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="82RC">RC</dfn>,</td></tr>
<tr><th id="139">139</th><td>                                <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col3 decl" id="83TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="83TRI">TRI</dfn>,</td></tr>
<tr><th id="140">140</th><td>                                <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col4 decl" id="84Offset" title='Offset' data-type='int64_t' data-ref="84Offset">Offset</dfn>) <em>const</em> = <var>0</var>;</td></tr>
<tr><th id="141">141</th><td></td></tr>
<tr><th id="142">142</th><td>  <b>virtual</b> <em>void</em> <dfn class="virtual decl" id="_ZNK4llvm13MipsInstrInfo14adjustStackPtrEjlRNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MipsInstrInfo::adjustStackPtr' data-ref="_ZNK4llvm13MipsInstrInfo14adjustStackPtrEjlRNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">adjustStackPtr</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="85SP" title='SP' data-type='unsigned int' data-ref="85SP">SP</dfn>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col6 decl" id="86Amount" title='Amount' data-type='int64_t' data-ref="86Amount">Amount</dfn>,</td></tr>
<tr><th id="143">143</th><td>                              <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="87MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="87MBB">MBB</dfn>,</td></tr>
<tr><th id="144">144</th><td>                              <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col8 decl" id="88I" title='I' data-type='MachineBasicBlock::iterator' data-ref="88I">I</dfn>) <em>const</em> = <var>0</var>;</td></tr>
<tr><th id="145">145</th><td></td></tr>
<tr><th id="146">146</th><td>  <i class="doc">/// Create an instruction which has the same operands and memory operands</i></td></tr>
<tr><th id="147">147</th><td><i class="doc">  /// as MI but has a new opcode.</i></td></tr>
<tr><th id="148">148</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl" id="_ZNK4llvm13MipsInstrInfo18genInstrWithNewOpcEjNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MipsInstrInfo::genInstrWithNewOpc' data-ref="_ZNK4llvm13MipsInstrInfo18genInstrWithNewOpcEjNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">genInstrWithNewOpc</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="89NewOpc" title='NewOpc' data-type='unsigned int' data-ref="89NewOpc">NewOpc</dfn>,</td></tr>
<tr><th id="149">149</th><td>                                         <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col0 decl" id="90I" title='I' data-type='MachineBasicBlock::iterator' data-ref="90I">I</dfn>) <em>const</em>;</td></tr>
<tr><th id="150">150</th><td></td></tr>
<tr><th id="151">151</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm13MipsInstrInfo21findCommutedOpIndicesERNS_12MachineInstrERjS3_" title='llvm::MipsInstrInfo::findCommutedOpIndices' data-ref="_ZNK4llvm13MipsInstrInfo21findCommutedOpIndicesERNS_12MachineInstrERjS3_">findCommutedOpIndices</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="91MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="91MI">MI</dfn>, <em>unsigned</em> &amp;<dfn class="local col2 decl" id="92SrcOpIdx1" title='SrcOpIdx1' data-type='unsigned int &amp;' data-ref="92SrcOpIdx1">SrcOpIdx1</dfn>,</td></tr>
<tr><th id="152">152</th><td>                             <em>unsigned</em> &amp;<dfn class="local col3 decl" id="93SrcOpIdx2" title='SrcOpIdx2' data-type='unsigned int &amp;' data-ref="93SrcOpIdx2">SrcOpIdx2</dfn>) <em>const</em> override;</td></tr>
<tr><th id="153">153</th><td></td></tr>
<tr><th id="154">154</th><td>  <i class="doc">/// Perform target specific instruction verification.</i></td></tr>
<tr><th id="155">155</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm13MipsInstrInfo17verifyInstructionERKNS_12MachineInstrERNS_9StringRefE" title='llvm::MipsInstrInfo::verifyInstruction' data-ref="_ZNK4llvm13MipsInstrInfo17verifyInstructionERKNS_12MachineInstrERNS_9StringRefE">verifyInstruction</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="94MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="94MI">MI</dfn>,</td></tr>
<tr><th id="156">156</th><td>                         <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> &amp;<dfn class="local col5 decl" id="95ErrInfo" title='ErrInfo' data-type='llvm::StringRef &amp;' data-ref="95ErrInfo">ErrInfo</dfn>) <em>const</em> override;</td></tr>
<tr><th id="157">157</th><td></td></tr>
<tr><th id="158">158</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt;</td></tr>
<tr><th id="159">159</th><td>  <dfn class="decl" id="_ZNK4llvm13MipsInstrInfo35decomposeMachineOperandsTargetFlagsEj" title='llvm::MipsInstrInfo::decomposeMachineOperandsTargetFlags' data-ref="_ZNK4llvm13MipsInstrInfo35decomposeMachineOperandsTargetFlagsEj">decomposeMachineOperandsTargetFlags</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="96TF" title='TF' data-type='unsigned int' data-ref="96TF">TF</dfn>) <em>const</em> override;</td></tr>
<tr><th id="160">160</th><td></td></tr>
<tr><th id="161">161</th><td>  <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <em>const</em> <em>char</em> *&gt;&gt;</td></tr>
<tr><th id="162">162</th><td>  <dfn class="decl" id="_ZNK4llvm13MipsInstrInfo46getSerializableDirectMachineOperandTargetFlagsEv" title='llvm::MipsInstrInfo::getSerializableDirectMachineOperandTargetFlags' data-ref="_ZNK4llvm13MipsInstrInfo46getSerializableDirectMachineOperandTargetFlagsEv">getSerializableDirectMachineOperandTargetFlags</dfn>() <em>const</em> override;</td></tr>
<tr><th id="163">163</th><td></td></tr>
<tr><th id="164">164</th><td><b>protected</b>:</td></tr>
<tr><th id="165">165</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm13MipsInstrInfo9isZeroImmERKNS_14MachineOperandE" title='llvm::MipsInstrInfo::isZeroImm' data-ref="_ZNK4llvm13MipsInstrInfo9isZeroImmERKNS_14MachineOperandE">isZeroImm</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="97op" title='op' data-type='const llvm::MachineOperand &amp;' data-ref="97op">op</dfn>) <em>const</em>;</td></tr>
<tr><th id="166">166</th><td></td></tr>
<tr><th id="167">167</th><td><b>public</b>:</td></tr>
<tr><th id="168">168</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> *<dfn class="decl" id="_ZNK4llvm13MipsInstrInfo13GetMemOperandERNS_17MachineBasicBlockEiNS_17MachineMemOperand5FlagsE" title='llvm::MipsInstrInfo::GetMemOperand' data-ref="_ZNK4llvm13MipsInstrInfo13GetMemOperandERNS_17MachineBasicBlockEiNS_17MachineMemOperand5FlagsE">GetMemOperand</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="98MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="98MBB">MBB</dfn>, <em>int</em> <dfn class="local col9 decl" id="99FI" title='FI' data-type='int' data-ref="99FI">FI</dfn>,</td></tr>
<tr><th id="169">169</th><td>                                   <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a>::<a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::Flags" title='llvm::MachineMemOperand::Flags' data-ref="llvm::MachineMemOperand::Flags">Flags</a> <dfn class="local col0 decl" id="100Flags" title='Flags' data-type='MachineMemOperand::Flags' data-ref="100Flags">Flags</dfn>) <em>const</em>;</td></tr>
<tr><th id="170">170</th><td></td></tr>
<tr><th id="171">171</th><td><b>private</b>:</td></tr>
<tr><th id="172">172</th><td>  <b>virtual</b> <em>unsigned</em> <dfn class="virtual decl" id="_ZNK4llvm13MipsInstrInfo18getAnalyzableBrOpcEj" title='llvm::MipsInstrInfo::getAnalyzableBrOpc' data-ref="_ZNK4llvm13MipsInstrInfo18getAnalyzableBrOpcEj">getAnalyzableBrOpc</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="101Opc" title='Opc' data-type='unsigned int' data-ref="101Opc">Opc</dfn>) <em>const</em> = <var>0</var>;</td></tr>
<tr><th id="173">173</th><td></td></tr>
<tr><th id="174">174</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm13MipsInstrInfo13AnalyzeCondBrEPKNS_12MachineInstrEjRPNS_17MachineBasicBlockERNS_15SmallVectorImplINS_14MachineOperandEEE" title='llvm::MipsInstrInfo::AnalyzeCondBr' data-ref="_ZNK4llvm13MipsInstrInfo13AnalyzeCondBrEPKNS_12MachineInstrEjRPNS_17MachineBasicBlockERNS_15SmallVectorImplINS_14MachineOperandEEE">AnalyzeCondBr</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="102Inst" title='Inst' data-type='const llvm::MachineInstr *' data-ref="102Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="103Opc" title='Opc' data-type='unsigned int' data-ref="103Opc">Opc</dfn>,</td></tr>
<tr><th id="175">175</th><td>                     <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *&amp;<dfn class="local col4 decl" id="104BB" title='BB' data-type='llvm::MachineBasicBlock *&amp;' data-ref="104BB">BB</dfn>,</td></tr>
<tr><th id="176">176</th><td>                     <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; &amp;<dfn class="local col5 decl" id="105Cond" title='Cond' data-type='SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;' data-ref="105Cond">Cond</dfn>) <em>const</em>;</td></tr>
<tr><th id="177">177</th><td></td></tr>
<tr><th id="178">178</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm13MipsInstrInfo11BuildCondBrERNS_17MachineBasicBlockEPS1_RKNS_8DebugLocENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MipsInstrInfo::BuildCondBr' data-ref="_ZNK4llvm13MipsInstrInfo11BuildCondBrERNS_17MachineBasicBlockEPS1_RKNS_8DebugLocENS_8ArrayRefINS_14MachineOperandEEE">BuildCondBr</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="106MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="106MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col7 decl" id="107TBB" title='TBB' data-type='llvm::MachineBasicBlock *' data-ref="107TBB">TBB</dfn>,</td></tr>
<tr><th id="179">179</th><td>                   <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col8 decl" id="108DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="108DL">DL</dfn>, <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; <dfn class="local col9 decl" id="109Cond" title='Cond' data-type='ArrayRef&lt;llvm::MachineOperand&gt;' data-ref="109Cond">Cond</dfn>) <em>const</em>;</td></tr>
<tr><th id="180">180</th><td>};</td></tr>
<tr><th id="181">181</th><td></td></tr>
<tr><th id="182">182</th><td><i class="doc">/// Create MipsInstrInfo objects.</i></td></tr>
<tr><th id="183">183</th><td><em>const</em> <a class="type" href="#llvm::MipsInstrInfo" title='llvm::MipsInstrInfo' data-ref="llvm::MipsInstrInfo">MipsInstrInfo</a> *<dfn class="decl" id="_ZN4llvm21createMips16InstrInfoERKNS_13MipsSubtargetE" title='llvm::createMips16InstrInfo' data-ref="_ZN4llvm21createMips16InstrInfoERKNS_13MipsSubtargetE">createMips16InstrInfo</dfn>(<em>const</em> <a class="type" href="MipsSubtarget.h.html#llvm::MipsSubtarget" title='llvm::MipsSubtarget' data-ref="llvm::MipsSubtarget">MipsSubtarget</a> &amp;<dfn class="local col0 decl" id="110STI" title='STI' data-type='const llvm::MipsSubtarget &amp;' data-ref="110STI">STI</dfn>);</td></tr>
<tr><th id="184">184</th><td><em>const</em> <a class="type" href="#llvm::MipsInstrInfo" title='llvm::MipsInstrInfo' data-ref="llvm::MipsInstrInfo">MipsInstrInfo</a> *<dfn class="decl" id="_ZN4llvm21createMipsSEInstrInfoERKNS_13MipsSubtargetE" title='llvm::createMipsSEInstrInfo' data-ref="_ZN4llvm21createMipsSEInstrInfoERKNS_13MipsSubtargetE">createMipsSEInstrInfo</dfn>(<em>const</em> <a class="type" href="MipsSubtarget.h.html#llvm::MipsSubtarget" title='llvm::MipsSubtarget' data-ref="llvm::MipsSubtarget">MipsSubtarget</a> &amp;<dfn class="local col1 decl" id="111STI" title='STI' data-type='const llvm::MipsSubtarget &amp;' data-ref="111STI">STI</dfn>);</td></tr>
<tr><th id="185">185</th><td></td></tr>
<tr><th id="186">186</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="187">187</th><td></td></tr>
<tr><th id="188">188</th><td><u>#<span data-ppcond="17">endif</span> // LLVM_LIB_TARGET_MIPS_MIPSINSTRINFO_H</u></td></tr>
<tr><th id="189">189</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='Cheri128FailHard.cpp.html'>llvm/llvm/lib/Target/Mips/Cheri128FailHard.cpp</a><br/>Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
