// Seed: 3066286222
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  assign module_1._id_9 = 0;
  input wire id_2;
  input wire id_1;
  wand id_8 = 1 - 1;
endmodule
module module_1 #(
    parameter id_9 = 32'd19
) (
    input wire id_0,
    output uwire id_1,
    output tri id_2,
    output tri id_3,
    input tri0 id_4,
    input tri1 id_5
    , id_22,
    output supply1 id_6,
    input supply1 id_7,
    output supply0 id_8,
    input supply0 _id_9,
    input wor id_10,
    input wire id_11,
    input supply1 id_12,
    input wor id_13,
    input uwire id_14,
    output tri0 id_15,
    input tri0 id_16,
    input tri0 id_17,
    input supply1 id_18,
    input supply0 id_19,
    output supply1 id_20
);
  if (1'd0) begin : LABEL_0
    assign id_2 = -1;
    wire [id_9 : 1] id_23, id_24;
  end
  nand primCall (
      id_3, id_16, id_11, id_12, id_22, id_7, id_10, id_0, id_18, id_17, id_4, id_13, id_19
  );
  module_0 modCall_1 (
      id_22,
      id_22,
      id_22,
      id_22,
      id_22,
      id_22,
      id_22
  );
endmodule
