/*************************************************************************
 * Copyright (c) 2025, NVIDIA CORPORATION. All rights reserved.
 * Modification Copyright (c) Advanced Micro Devices, Inc., or its affiliates.
 *
 * See LICENSE.txt for license information
 ************************************************************************/

#include "sym_kernels.h"
#include "comm.h"
#include "device.h"
#include "nccl_device/core_tmp.h"
#include "transport.h"
#include "tuning.h"
#include <cmath>
#include <cfloat>
#include <cstring>

constexpr uint32_t kernelMask_STMC =
  1 << ncclSymkKernelId_AllGather_LLMC | 1 << ncclSymkKernelId_AllGather_STMC |
  1 << ncclSymkKernelId_AllGather_TmaSTMC | 1 << ncclSymkKernelId_AllReduce_AGxLLMC_R |
  1 << ncclSymkKernelId_AllReduce_RSxLDMC_AGxSTMC | 1 << ncclSymkKernelId_ReduceScatter_LDMC |
  1 << ncclSymkKernelId_AllGather_RailRing_LsaSTMC;

constexpr uint32_t kernelMask_LDMC = 1 << ncclSymkKernelId_AllReduce_RSxLDMC_AGxSTMC |
                                     1 << ncclSymkKernelId_ReduceScatter_LDMC |
                                     1 << ncclSymkKernelId_ReduceScatter_RailA2A_LsaLDMC;

constexpr uint32_t kernelMask_LL = 1 << ncclSymkKernelId_AllReduce_AGxLL_R | 1 << ncclSymkKernelId_AllReduce_AGxLLMC_R |
                                   1 << ncclSymkKernelId_AllGather_LL | 1 << ncclSymkKernelId_AllGather_LLMC |
                                   1 << ncclSymkKernelId_ReduceScatter_LL;

constexpr uint32_t kernelMask_AG = 1 << ncclSymkKernelId_AllGather_LL | 1 << ncclSymkKernelId_AllGather_LLMC |
                                   1 << ncclSymkKernelId_AllGather_ST | 1 << ncclSymkKernelId_AllGather_STMC |
                                   1 << ncclSymkKernelId_AllGather_TmaST | 1 << ncclSymkKernelId_AllGather_TmaSTMC |
                                   1 << ncclSymkKernelId_AllGather_RailRing_LsaSTMC;

constexpr uint32_t kernelMask_AR = 1 << ncclSymkKernelId_AllReduce_AGxLLMC_R | 1 << ncclSymkKernelId_AllReduce_AGxLL_R |
                                   1 << ncclSymkKernelId_AllReduce_RSxLDMC_AGxSTMC |
                                   1 << ncclSymkKernelId_AllReduce_RSxLD_AGxST |
                                   1 << ncclSymkKernelId_AllReduce_RSxTmaLD_AGxTmaST;

constexpr uint32_t kernelMask_RS = 1 << ncclSymkKernelId_ReduceScatter_LD | 1 << ncclSymkKernelId_ReduceScatter_LDMC |
                                   1 << ncclSymkKernelId_ReduceScatter_TmaLD | 1 << ncclSymkKernelId_ReduceScatter_LL |
                                   1 << ncclSymkKernelId_ReduceScatter_RailA2A_LsaLD |
                                   1 << ncclSymkKernelId_ReduceScatter_RailA2A_LsaLDMC;

constexpr uint32_t kernelMask_LSA =
  1 << ncclSymkKernelId_AllReduce_AGxLL_R | 1 << ncclSymkKernelId_AllReduce_AGxLLMC_R |
  1 << ncclSymkKernelId_AllReduce_RSxLD_AGxST | 1 << ncclSymkKernelId_AllReduce_RSxLDMC_AGxSTMC |
  1 << ncclSymkKernelId_AllReduce_RSxTmaLD_AGxTmaST | 1 << ncclSymkKernelId_AllGather_LL |
  1 << ncclSymkKernelId_AllGather_LLMC | 1 << ncclSymkKernelId_AllGather_ST | 1 << ncclSymkKernelId_AllGather_STMC |
  1 << ncclSymkKernelId_AllGather_TmaST | 1 << ncclSymkKernelId_AllGather_TmaSTMC |
  1 << ncclSymkKernelId_ReduceScatter_LL | 1 << ncclSymkKernelId_ReduceScatter_LD |
  1 << ncclSymkKernelId_ReduceScatter_LDMC | 1 << ncclSymkKernelId_ReduceScatter_TmaLD;

constexpr uint32_t kernelMask_Gin = 1 << ncclSymkKernelId_ReduceScatter_RailA2A_LsaLD |
                                    1 << ncclSymkKernelId_ReduceScatter_RailA2A_LsaLDMC |
                                    1 << ncclSymkKernelId_AllGather_RailRing_LsaSTMC;

constexpr uint32_t kernelMask_Tma = 1 << ncclSymkKernelId_AllGather_TmaST | 1 << ncclSymkKernelId_AllGather_TmaSTMC |
                                    1 << ncclSymkKernelId_AllReduce_RSxTmaLD_AGxTmaST |
                                    1 << ncclSymkKernelId_ReduceScatter_TmaLD;

constexpr uint32_t kernelMask_DynamicSmem = (kernelMask_Gin & kernelMask_RS) | kernelMask_Tma;

int ncclSymkLLKernelMask() {
  return kernelMask_LL;
}
int ncclSymkDynamicSmemKernelMask() {
  return kernelMask_DynamicSmem;
}
int ncclSymkTmaKernelMask() {
  return kernelMask_Tma;
}

int ncclSymkGinKernelMask() {
  return kernelMask_Gin;
}

int ncclSymkAGKernelMask() {
  return kernelMask_AG;
}

int ncclSymkARKernelMask() {
  return kernelMask_AR;
}

int ncclSymkRSKernelMask() {
  return kernelMask_RS;
}

// Host picker: true when nBytes is large enough for this kernel's TMA deep loop at nBlocks.
bool ncclSymkTmaDeepEligible(struct ncclComm* comm, ncclSymkKernelId k, size_t nBytes, int nBlocks) {
  int bytePerChunk = 0;
  int chunkMod = 0; // imodFast32 divisor on deep-loop chunk count (see src/device/symmetric/*.cuh)
  switch (k) {
  case ncclSymkKernelId_AllReduce_RSxTmaLD_AGxTmaST:
  case ncclSymkKernelId_ReduceScatter_TmaLD:
    bytePerChunk = ncclSymkDeepBytePerChunk;
    chunkMod = comm->nRanks * nBlocks;
    break;
  case ncclSymkKernelId_AllGather_TmaST:
    // Picker bar uses the 16 B-aligned deep tier; the 256 B TMA tier may still be skipped.
    bytePerChunk = ncclSymkBytePerChunk;
    chunkMod = nBlocks;
    break;
  case ncclSymkKernelId_AllGather_TmaSTMC:
    bytePerChunk = ncclSymkMultimemDeepBytePerChunk;
    chunkMod = 1;
    break;
  default:
    WARN("Unexpected kernel id %d in ncclSymkTmaDeepEligible", (int)k);
    return false;
  }
  if (bytePerChunk == 0 || chunkMod == 0) return false;
  return nBytes >= (size_t)bytePerChunk * (size_t)chunkMod;
}

static uint32_t kernelMask_coll(ncclFunc_t coll) {
  switch (coll) {
  case ncclFuncAllGather:
    return kernelMask_AG;
  case ncclFuncAllReduce:
    return kernelMask_AR;
  case ncclFuncReduceScatter:
    return kernelMask_RS;
  default:
    return 0;
  }
}

NCCL_PARAM(SymGinKernelsEnable, "SYM_GIN_KERNELS_ENABLE", 1)
NCCL_PARAM(SymRsGinChunkSize, "SYM_RS_GIN_CHUNK_SIZE", -1)
// [RCCL] TMA is an NVIDIA-only hardware feature; keep the symmetric TMA kernels off by default.
NCCL_PARAM(SymTmaEnable, "SYM_TMA_ENABLE", 0)

bool ncclSymkTmaAvailable(struct ncclComm* comm) {
  return comm->minCompCap >= 100 && ncclParamSymTmaEnable();
}

static constexpr size_t ncclSymkRsGinDefaultChunkBytes = 128 << 10;
static constexpr size_t ncclSymkRsGinMinChunkBytes = 128;
static constexpr size_t ncclSymkRsGinMaxChunkBytes = size_t(1) << 30;

size_t ncclSymkRsGinChunkBytes() {
  int64_t param = ncclParamSymRsGinChunkSize();
  size_t chunkBytes = param > 0 ? (size_t)param : ncclSymkRsGinDefaultChunkBytes;
  chunkBytes = std::max(ncclSymkRsGinMinChunkBytes, std::min(chunkBytes, ncclSymkRsGinMaxChunkBytes));
  return pow2Down(chunkBytes);
}

static uint32_t ncclSymkRsGinAccumBytesPerBlock() {
  return (uint32_t)alignUp(2 * ncclSymkRsGinChunkBytes(), 128);
}

static void getRequirements_gin(struct ncclComm* comm, int* out_nBlocks, size_t* out_bufSize) {
  *out_nBlocks = 0;
  *out_bufSize = 0;
  for (int ldmc = 0; ldmc <= 1; ldmc++) {
    double lsaBw = ncclTuningGetLsaBw(comm);
    double ginBw = ncclTuningGetGinBw(comm);
    double ginLat = ncclTuningGetGinLat(comm);
    double smLat = ncclTuningGetSmLatReduceScatterRailA2A(comm, ldmc);
    double smMul, lsaMul, ginMul;
    ncclTuningGetBusMulReduceScatterRailA2A(comm, ldmc, &smMul, &lsaMul, &ginMul);
    // GIN could be throttled by LSA work
    double ginBwRenorm = std::min(lsaBw / lsaMul, ginBw / ginMul) * ginMul;
    size_t bufSize = ginBwRenorm * (ginLat + smLat);
    int nBlocks = ncclTuningCalcSatBlocksReduceScatterRailA2A(comm, ldmc);
    if (comm->rank == 0) {
      double minLsaGinEffBw = std::min(lsaBw / lsaMul, ginBw / ginMul);
      INFO(NCCL_TUNING, "ReduceScatter_RailA2A_Lsa%s : satblocks=%d bufsize=%d effbw=%g", ldmc ? "LDMC" : "LD", nBlocks,
           (int)bufSize, minLsaGinEffBw * smMul);
    }
    *out_nBlocks = std::max(*out_nBlocks, nBlocks);
    *out_bufSize = std::max(*out_bufSize, bufSize);
  }
}

extern int64_t ncclParamSymCTAs();

#if defined(__HIP_PLATFORM_AMD__) || defined(__HIPCC__)
// The block width tuning is fitted to gfx950 and must not reach other architectures.
bool ncclSymkIsGfx950(struct ncclComm* comm) {
  return comm->archName != nullptr && strncmp(comm->archName, "gfx950", 6) == 0;
}
#endif

ncclResult_t ncclSymkInitOnce(struct ncclComm* comm) {
  // ncclTeamLsa() below calls this internally but drops the error code so we do it here.
  NCCLCHECK(ncclDevrInitOnce(comm));

  struct ncclSymkState* symk = &comm->symkState;
  if (!symk->initialized) {
    symk->initialized = true;
    struct ncclDevCommRequirements reqs = NCCL_DEV_COMM_REQUIREMENTS_INITIALIZER;
    // Disable LSA multicast for cross-clique since NVLS isn't available across cliques
    symk->hasLsaMultimem = comm->nvlsSupport && ncclTeamLsa(comm).nRanks > 2 && !comm->p2pCrossClique;
    reqs.lsaMultimem = symk->hasLsaMultimem;
    reqs.lsaBarrierCount = ncclSymkMaxBlocks;
    reqs.ginStrongSignalsRequired = false;
    reqs.ginVaSignalsRequired = false;

    // Sized for the widest LL launch any collective will use, since one shared buffer is allocated
    // here before the first collective is known. Doubling the width costs 4 MiB on an 8-rank comm;
    // AllGather keeps the narrow pitch and simply leaves the upper slots untouched.
    int llThreads = ncclSymkMaxThreads;
#if defined(__HIP_PLATFORM_AMD__) || defined(__HIPCC__)
    if (ncclSymkIsGfx950(comm)) llThreads = ncclSymkGfx950LLThreads;
#endif

    struct ncclDevResourceRequirements lla2aReq;
    ncclLLA2ACreateRequirement(ncclSymkMaxBlocks,
                               ncclLLA2ACalcSlots(ncclTeamLsa(comm).nRanks * llThreads, ncclSymkLLMaxEltSize),
                               &symk->kcomm.lsaLLA2A, &lla2aReq);
    lla2aReq.next = reqs.resourceRequirementsList;
    reqs.resourceRequirementsList = &lla2aReq;

    struct ncclDevResourceRequirements ginInboxRailReq = {};
    struct ncclDevResourceRequirements ginOutboxReq = {};
    struct ncclDevResourceRequirements rsGinAccumReq = {};
    struct ncclDevResourceRequirements railSignalReq = {};
    if (ncclParamSymGinKernelsEnable() && ncclTeamLsa(comm).nRanks < comm->nRanks) {
      int maxBlocks;
      size_t bufSize;
      getRequirements_gin(comm, &maxBlocks, &bufSize);

      maxBlocks = std::max(maxBlocks, comm->config.minCTAs);
      maxBlocks = std::min(maxBlocks, comm->config.maxCTAs);
      if (ncclParamSymCTAs() >= 1) maxBlocks = ncclParamSymCTAs();
      maxBlocks = std::min(maxBlocks, ncclSymkMaxBlocks);
      symk->maxGinInboxBlocks = maxBlocks;
      symk->kcomm.rsGinAccumBytesPerBlock = ncclSymkRsGinAccumBytesPerBlock();

      rsGinAccumReq.bufferSize = (size_t)maxBlocks * symk->kcomm.rsGinAccumBytesPerBlock;
      rsGinAccumReq.bufferAlign = 128;
      rsGinAccumReq.outBufferHandle = &symk->kcomm.rsGinAccumBuf;
      rsGinAccumReq.next = reqs.resourceRequirementsList;
      reqs.resourceRequirementsList = &rsGinAccumReq;

      ncclGinInboxA2ACreateRequirement(ncclTeamRail(comm), maxBlocks, log2Up(bufSize), &symk->kcomm.ginInboxRail,
                                       &ginInboxRailReq);
      ginInboxRailReq.next = reqs.resourceRequirementsList;
      reqs.resourceRequirementsList = &ginInboxRailReq;

      ncclGinOutboxCreateRequirement(maxBlocks, log2Up(bufSize), &symk->kcomm.ginOutbox, &ginOutboxReq);
      ginOutboxReq.next = reqs.resourceRequirementsList;
      reqs.resourceRequirementsList = &ginOutboxReq;

      uint32_t railSignalCount = ncclTeamRail(comm).nRanks * ncclSymkMaxBlocks;

      railSignalReq.bufferSize = 0;
      railSignalReq.bufferAlign = 0;
      railSignalReq.outBufferHandle = nullptr;
      railSignalReq.ginSignalCount = railSignalCount;
      railSignalReq.outGinSignalStart = &symk->kcomm.ginSyncHandle.railSignals;
      railSignalReq.next = reqs.resourceRequirementsList;
      reqs.resourceRequirementsList = &railSignalReq;
      reqs.barrierCount = ncclSymkMaxBlocks;
      reqs.ginConnectionType = NCCL_GIN_CONNECTION_RAIL;
      reqs.ginStrongSignalsRequired = true;
      reqs.ginVaSignalsRequired = true;
    }

    NCCLCHECK(ncclDevrCommCreateInternal(comm, &reqs, &symk->kcomm.devComm, /*isInternal=*/true,
                                         /*deviceCodeVersion=*/NCCL_VERSION_CODE));

    // Dedicated sym profiler buffers, kept separate from the regular kernels' so the
    // sym workCounter never interleaves with device channels[].workCounter.
    symk->kcomm.workStarted = comm->profiler.symWorkStarted;
    symk->kcomm.workCompleted = comm->profiler.symWorkCompleted;
    symk->kcomm.workPhases = comm->profiler.symWorkPhases;
  }
  return ncclSuccess;
}

ncclResult_t ncclSymkFinalize(struct ncclComm* comm) {
  struct ncclSymkState* symk = &comm->symkState;
  if (symk->initialized) {
    NCCLCHECK(ncclDevCommDestroy(comm, &symk->kcomm.devComm));
  }
  return ncclSuccess;
}

static bool ncclSymkImplemented(ncclFunc_t coll, int /*ncclDevRedOp_t*/ red, ncclDataType_t ty) {
  bool isFloat;
  switch (ty) {
  case ncclFloat64:
  case ncclFloat32:
  case ncclFloat16:
  case ncclBfloat16:
  case ncclFloat8e4m3:
  case ncclFloat8e5m2:
    isFloat = true;
    break;
  default:
    isFloat = false;
    break;
  }

  switch (coll) {
  case ncclFuncAllGather:
    return true;
  case ncclFuncAllReduce:
    // Symmetric AllReduce implements sum only; avg uses the legacy kernels.
    if (red == ncclDevSum) {
      return isFloat && ty != ncclFloat64;
    }
    return false;
  case ncclFuncReduceScatter:
    // Symmetric ReduceScatter implements sum and avg (ncclDevSumPostDiv).
    if (red == ncclDevSum || red == ncclDevSumPostDiv) {
      return isFloat && ty != ncclFloat64;
    }
    return false;
  default:
    return false;
  }
}

uint32_t ncclSymkMask(struct ncclComm* comm, ncclFunc_t coll, int /*ncclDevRedOp_t*/ red, ncclDataType_t ty,
                      size_t nElts, bool symAligned16B) {
  uint32_t kmask = kernelMask_coll(coll);

  bool hasSTMC = comm->symkState.hasLsaMultimem;
  bool hasLDMC = false;
  if (comm->symkState.hasLsaMultimem) {
    switch (ty) {
    case ncclInt32:
    case ncclUint32:
    case ncclInt64:
    case ncclUint64:
    case ncclFloat16:
    case ncclBfloat16:
      hasLDMC = red == ncclDevSum || red == ncclDevMinMax || red == ncclDevSumPostDiv;
      break;
    case ncclFloat8e4m3:
    case ncclFloat8e5m2:
      hasLDMC = red == ncclDevSum || red == ncclDevMinMax || red == ncclDevSumPostDiv;
      hasLDMC &= comm->compCap >= 100;
      break;
    case ncclFloat:
    case ncclDouble:
      hasLDMC = red == ncclDevSum || red == ncclDevSumPostDiv;
      break;
    default:
      break;
    }
  }
  if (!hasSTMC) kmask &= ~kernelMask_STMC;
  if (!hasLDMC) kmask &= ~kernelMask_LDMC;

  size_t nBytes = alignUp(nElts * ncclTypeSize(ty), NCCL_SYM_KERNEL_CELL_SIZE);
  size_t nBusBytes = (coll == ncclFuncAllReduce ? 1 : comm->nRanks) * nBytes;
  // LL kernels use 32-bit ints to track element counts and indices.
  if (nBusBytes >= (size_t(2) << 30)) kmask &= ~kernelMask_LL;
  // Any kernel might use 32-bit int to track unrolled loop chunks (which are going
  // to be at least 32 bytes per chunk)
  if (nBusBytes >= 32 * (size_t(2) << 30)) kmask = 0;

  if (!ncclSymkTmaAvailable(comm)) kmask &= ~kernelMask_Tma;
  if (!symAligned16B) kmask &= ~kernelMask_Tma;

  bool hasGin = ncclParamSymGinKernelsEnable() != 0;
  if (!hasGin) kmask &= ~kernelMask_Gin;
  bool needGin = ncclTeamLsa(comm).nRanks < comm->nRanks;
  kmask &= needGin ? kernelMask_Gin : ~kernelMask_Gin;
  return kmask;
}

bool ncclSymkAvailable(struct ncclComm* comm, ncclFunc_t coll, int /*ncclDevRedOp_t*/ red, ncclDataType_t ty,
                       size_t nElts) {
  if (!comm->isAllDirectNvlink) return false;
  if (!ncclSymkImplemented(coll, red, ty)) return false;

  return (ncclSymkMask(comm, coll, red, ty, nElts) != 0);
}

#if defined(__HIP_PLATFORM_AMD__) || defined(__HIPCC__)
// Thresholds bounding the block width of the gfx950 LD reduce kernels, measured on 8 ranks.
// ReduceScatter's are bus bytes since its count is per-rank output; AllReduce's are message bytes.
static constexpr size_t ncclSymkRsWideBlockMinBusBytes = 1 << 20;
static constexpr size_t ncclSymkRsNarrowBlockBusBytes = 16 << 20;
static constexpr size_t ncclSymkArTailSaturatedBytes = 512 << 10;
static constexpr size_t ncclSymkArDeepTierBytes = 2 << 20;
static constexpr size_t ncclSymkArOccupancyBoundBytes = 1 << 30;
// Below this message size AllReduce's LL packs fit few enough epochs that a wider block only adds
// threads to the epoch barrier without removing an epoch.
static constexpr size_t ncclSymkArLLWideBytes = 64 << 10;
// Block widths those thresholds select between. 1024 is the widest workgroup gfx950 will launch.
static constexpr int ncclSymkGfx950NarrowThreads = 256;
static constexpr int ncclSymkGfx950WideThreads = 512;
static constexpr int ncclSymkGfx950WidestThreads = 1024;

int ncclSymkGfx950BlockThreads(ncclFunc_t coll, bool isLL, int nRanks, size_t nBytes) {
  // Only the reduce kernels are tuned, so AllGather keeps the upstream width throughout.
  if (coll != ncclFuncReduceScatter && coll != ncclFuncAllReduce) return ncclSymkMaxThreads;

  if (isLL) {
    // AllReduce narrows below the threshold, where a wider block only adds threads to the epoch
    // barrier. ReduceScatter always stays at the full width.
    bool narrowLL = coll == ncclFuncAllReduce && nBytes < ncclSymkArLLWideBytes;
    return narrowLL ? ncclSymkGfx950NarrowThreads : ncclSymkGfx950LLThreads;
  }

  if (coll == ncclFuncReduceScatter) {
    // Small sizes are latency bound on per-peer loads and want every thread. Large ones are
    // bandwidth bound, where a narrower block keeps iterations per globally strided warp high.
    size_t busBytes = size_t(nRanks) * nBytes;
    if (busBytes >= ncclSymkRsNarrowBlockBusBytes) return ncclSymkGfx950NarrowThreads;
    if (busBytes >= ncclSymkRsWideBlockMinBusBytes) return ncclSymkGfx950WidestThreads;
    return ncclSymkGfx950WideThreads;
  }

  // AllReduce folds rank into its thread index, so across the deep tiers a wider block halves
  // iterations per warp rather than covering more GPU. Outside them the wider block wins.
  bool narrowBlock = nBytes < ncclSymkArTailSaturatedBytes ||
                     (ncclSymkArDeepTierBytes <= nBytes && nBytes < ncclSymkArOccupancyBoundBytes);
  return narrowBlock ? ncclSymkGfx950NarrowThreads : ncclSymkGfx950WideThreads;
}
#endif

const char* ncclSymkKernelIdToString(int kernelId) {
  if (kernelId < 0 || kernelId >= ncclSymkKernelId_Count) {
    return "Unknown";
  }
  return ncclSymKernelStr[kernelId];
}

int ncclSymkMaxChunkElts(struct ncclComm* comm, ncclSymkKernelId kernelId, int /*ncclDevRedOp_t*/ red,
                         ncclDataType_t ty) {
  bool isReduce = 1 & ((kernelMask_AR | kernelMask_RS) >> (int)kernelId);
  int eltSize = ncclTypeSize(ty);
  int accMult = !isReduce ? 1 : eltSize < 4 ? 2 : 1;
  int kernelIndex = ncclSymkGetKernelIndex(kernelId, red, ty);
  return kernelIndex < 0 ? 0 : ncclSymkKernelMaxDynamicSmem[kernelIndex] / (eltSize * accMult);
}

/* this function fills in the devWork except nextWorkOffset */
ncclResult_t ncclSymkMakeDevWork(struct ncclComm* comm, struct ncclTaskColl* task, struct ncclSymkDevWork* outDevWork) {
  outDevWork->rootRank = task->root;
  outDevWork->redOpArg = task->opDev.scalarArg;
  outDevWork->nElts = task->count;
  outDevWork->inputWin = task->sendWin ? task->sendWin->vidmem : nullptr;
  outDevWork->inputOff =
    task->sendWin ? (uint8_t*)task->sendbuff - (uint8_t*)task->sendWin->userPtr : (size_t)task->sendbuff;
  outDevWork->outputWin = task->recvWin ? task->recvWin->vidmem : nullptr;
  outDevWork->outputOff =
    task->recvWin ? (uint8_t*)task->recvbuff - (uint8_t*)task->recvWin->userPtr : (size_t)task->recvbuff;
  outDevWork->sChannelId = 0xffff;
  outDevWork->nChannels = 0;
  return ncclSuccess;
}

ncclResult_t ncclGetSymRegType(struct ncclDevrWindow* sendWin, struct ncclDevrWindow* recvWin,
                               ncclSymRegType_t* winRegType) {
  bool isSendSymmReg = false;
  bool isRecvSymmReg = false;
  if (sendWin && (sendWin->winFlags & NCCL_WIN_COLL_SYMMETRIC)) isSendSymmReg = true;
  if (recvWin && (recvWin->winFlags & NCCL_WIN_COLL_SYMMETRIC)) isRecvSymmReg = true;
  // determine the registration type
  if (!isSendSymmReg && !isRecvSymmReg) {
    *winRegType = ncclSymSendNonregRecvNonreg;
  } else if (isSendSymmReg && !isRecvSymmReg) {
    *winRegType = ncclSymSendRegRecvNonreg;
  } else if (!isSendSymmReg && isRecvSymmReg) {
    *winRegType = ncclSymSendNonregRecvReg;
  } else if (isSendSymmReg && isRecvSymmReg) {
    *winRegType = ncclSymSendRegRecvReg;
  }
  return ncclSuccess;
}

bool rcclSymkKernelIdIsLL(int kernelId) {
  if (kernelId < 0 || kernelId >= (int)ncclSymkKernelId_Count) return false;
  return (kernelMask_LL >> kernelId) & 1;
}

#ifndef GENERATE_SYM_KERNELS
// [RCCL] When symmetric kernels aren't generated by generate.py we still
// need the symbols referenced by symmetric_sched.cc, enqueue.cc and the
// GIN requirement path so the link succeeds. These stubs make every
// kernel path return "no kernel available" -- the scheduler then falls
// back to the regular non-symmetric kernels.
void* ncclSymkGetKernelPtr(ncclSymkKernelId kernelId, int /*ncclDevRedOp_t*/ red, ncclDataType_t ty) {
  return nullptr;
}

extern int const ncclSymkKernelCount = 0;
void* ncclSymkKernelList[ncclSymkKernelId_Count] = {nullptr};
void* ncclSymkKernelListProfile[ncclSymkKernelId_Count] = {nullptr};
int ncclSymkKernelRequirements[ncclSymkKernelId_Count] = {0};
int ncclSymkKernelMaxDynamicSmem[ncclSymkKernelId_Count] = {0};

int ncclSymkGetKernelIndex(ncclSymkKernelId /*id*/, int /*red*/, ncclDataType_t /*ty*/) {
  return 0;
}
#endif
