{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1557395200851 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1557395200851 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 09 11:46:40 2019 " "Processing started: Thu May 09 11:46:40 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1557395200851 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1557395200851 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off i2s -c i2s " "Command: quartus_map --read_settings_files=on --write_settings_files=off i2s -c i2s" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1557395200851 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1557395201304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2s.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i2s.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2s-rtl " "Found design unit 1: i2s-rtl" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557395201976 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2s " "Found entity 1: i2s" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557395201976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557395201976 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "i2s " "Elaborating entity \"i2s\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1557395202007 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "reset i2s.vhd(23) " "VHDL Signal Declaration warning at i2s.vhd(23): used explicit default value for signal \"reset\" because signal was never assigned a value" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 23 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1557395202007 "|i2s"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "sr_out i2s.vhd(34) " "Using initial value X (don't care) for net \"sr_out\" at i2s.vhd(34)" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 34 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557395202007 "|i2s"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "dac_data i2s.vhd(14) " "Using initial value X (don't care) for net \"dac_data\" at i2s.vhd(14)" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 14 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557395202007 "|i2s"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "new_sample i2s.vhd(27) " "Using initial value X (don't care) for net \"new_sample\" at i2s.vhd(27)" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 27 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557395202007 "|i2s"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sample_out\[0\] GND " "Pin \"sample_out\[0\]\" is stuck at GND" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557395202930 "|i2s|sample_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sample_out\[1\] GND " "Pin \"sample_out\[1\]\" is stuck at GND" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557395202930 "|i2s|sample_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sample_out\[2\] GND " "Pin \"sample_out\[2\]\" is stuck at GND" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557395202930 "|i2s|sample_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sample_out\[3\] GND " "Pin \"sample_out\[3\]\" is stuck at GND" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557395202930 "|i2s|sample_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sample_out\[4\] GND " "Pin \"sample_out\[4\]\" is stuck at GND" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557395202930 "|i2s|sample_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sample_out\[5\] GND " "Pin \"sample_out\[5\]\" is stuck at GND" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557395202930 "|i2s|sample_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sample_out\[6\] GND " "Pin \"sample_out\[6\]\" is stuck at GND" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557395202930 "|i2s|sample_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sample_out\[7\] GND " "Pin \"sample_out\[7\]\" is stuck at GND" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557395202930 "|i2s|sample_out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sample_out\[8\] GND " "Pin \"sample_out\[8\]\" is stuck at GND" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557395202930 "|i2s|sample_out[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sample_out\[9\] GND " "Pin \"sample_out\[9\]\" is stuck at GND" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557395202930 "|i2s|sample_out[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sample_out\[10\] GND " "Pin \"sample_out\[10\]\" is stuck at GND" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557395202930 "|i2s|sample_out[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sample_out\[11\] GND " "Pin \"sample_out\[11\]\" is stuck at GND" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557395202930 "|i2s|sample_out[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sample_out\[12\] GND " "Pin \"sample_out\[12\]\" is stuck at GND" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557395202930 "|i2s|sample_out[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sample_out\[13\] GND " "Pin \"sample_out\[13\]\" is stuck at GND" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557395202930 "|i2s|sample_out[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sample_out\[14\] GND " "Pin \"sample_out\[14\]\" is stuck at GND" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557395202930 "|i2s|sample_out[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sample_out\[15\] GND " "Pin \"sample_out\[15\]\" is stuck at GND" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557395202930 "|i2s|sample_out[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sample_out\[16\] GND " "Pin \"sample_out\[16\]\" is stuck at GND" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557395202930 "|i2s|sample_out[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sample_out\[17\] GND " "Pin \"sample_out\[17\]\" is stuck at GND" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557395202930 "|i2s|sample_out[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sample_out\[18\] GND " "Pin \"sample_out\[18\]\" is stuck at GND" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557395202930 "|i2s|sample_out[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sample_out\[19\] GND " "Pin \"sample_out\[19\]\" is stuck at GND" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557395202930 "|i2s|sample_out[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sample_out\[20\] GND " "Pin \"sample_out\[20\]\" is stuck at GND" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557395202930 "|i2s|sample_out[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sample_out\[21\] GND " "Pin \"sample_out\[21\]\" is stuck at GND" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557395202930 "|i2s|sample_out[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sample_out\[22\] GND " "Pin \"sample_out\[22\]\" is stuck at GND" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557395202930 "|i2s|sample_out[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sample_out\[23\] GND " "Pin \"sample_out\[23\]\" is stuck at GND" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557395202930 "|i2s|sample_out[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sample_out\[24\] GND " "Pin \"sample_out\[24\]\" is stuck at GND" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557395202930 "|i2s|sample_out[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sample_out\[25\] GND " "Pin \"sample_out\[25\]\" is stuck at GND" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557395202930 "|i2s|sample_out[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sample_out\[26\] GND " "Pin \"sample_out\[26\]\" is stuck at GND" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557395202930 "|i2s|sample_out[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sample_out\[27\] GND " "Pin \"sample_out\[27\]\" is stuck at GND" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557395202930 "|i2s|sample_out[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sample_out\[28\] GND " "Pin \"sample_out\[28\]\" is stuck at GND" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557395202930 "|i2s|sample_out[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sample_out\[29\] GND " "Pin \"sample_out\[29\]\" is stuck at GND" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557395202930 "|i2s|sample_out[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sample_out\[30\] GND " "Pin \"sample_out\[30\]\" is stuck at GND" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557395202930 "|i2s|sample_out[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sample_out\[31\] GND " "Pin \"sample_out\[31\]\" is stuck at GND" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557395202930 "|i2s|sample_out[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sample_out\[32\] GND " "Pin \"sample_out\[32\]\" is stuck at GND" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557395202930 "|i2s|sample_out[32]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sample_out\[33\] GND " "Pin \"sample_out\[33\]\" is stuck at GND" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557395202930 "|i2s|sample_out[33]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sample_out\[34\] GND " "Pin \"sample_out\[34\]\" is stuck at GND" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557395202930 "|i2s|sample_out[34]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sample_out\[35\] GND " "Pin \"sample_out\[35\]\" is stuck at GND" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557395202930 "|i2s|sample_out[35]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sample_out\[36\] GND " "Pin \"sample_out\[36\]\" is stuck at GND" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557395202930 "|i2s|sample_out[36]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sample_out\[37\] GND " "Pin \"sample_out\[37\]\" is stuck at GND" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557395202930 "|i2s|sample_out[37]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sample_out\[38\] GND " "Pin \"sample_out\[38\]\" is stuck at GND" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557395202930 "|i2s|sample_out[38]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sample_out\[39\] GND " "Pin \"sample_out\[39\]\" is stuck at GND" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557395202930 "|i2s|sample_out[39]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sample_out\[40\] GND " "Pin \"sample_out\[40\]\" is stuck at GND" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557395202930 "|i2s|sample_out[40]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sample_out\[41\] GND " "Pin \"sample_out\[41\]\" is stuck at GND" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557395202930 "|i2s|sample_out[41]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sample_out\[42\] GND " "Pin \"sample_out\[42\]\" is stuck at GND" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557395202930 "|i2s|sample_out[42]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sample_out\[43\] GND " "Pin \"sample_out\[43\]\" is stuck at GND" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557395202930 "|i2s|sample_out[43]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sample_out\[44\] GND " "Pin \"sample_out\[44\]\" is stuck at GND" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557395202930 "|i2s|sample_out[44]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sample_out\[45\] GND " "Pin \"sample_out\[45\]\" is stuck at GND" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557395202930 "|i2s|sample_out[45]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sample_out\[46\] GND " "Pin \"sample_out\[46\]\" is stuck at GND" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557395202930 "|i2s|sample_out[46]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sample_out\[47\] GND " "Pin \"sample_out\[47\]\" is stuck at GND" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557395202930 "|i2s|sample_out[47]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dac_data GND " "Pin \"dac_data\" is stuck at GND" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557395202930 "|i2s|dac_data"} { "Warning" "WMLS_MLS_STUCK_PIN" "valid GND " "Pin \"valid\" is stuck at GND" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557395202930 "|i2s|valid"} { "Warning" "WMLS_MLS_STUCK_PIN" "ready GND " "Pin \"ready\" is stuck at GND" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557395202930 "|i2s|ready"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_out\[0\] GND " "Pin \"led_out\[0\]\" is stuck at GND" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557395202930 "|i2s|led_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_out\[1\] GND " "Pin \"led_out\[1\]\" is stuck at GND" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557395202930 "|i2s|led_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_out\[2\] GND " "Pin \"led_out\[2\]\" is stuck at GND" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557395202930 "|i2s|led_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_out\[3\] GND " "Pin \"led_out\[3\]\" is stuck at GND" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557395202930 "|i2s|led_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_out\[4\] GND " "Pin \"led_out\[4\]\" is stuck at GND" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557395202930 "|i2s|led_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_out\[5\] GND " "Pin \"led_out\[5\]\" is stuck at GND" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557395202930 "|i2s|led_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_out\[6\] GND " "Pin \"led_out\[6\]\" is stuck at GND" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557395202930 "|i2s|led_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_out\[7\] GND " "Pin \"led_out\[7\]\" is stuck at GND" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557395202930 "|i2s|led_out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_out\[8\] GND " "Pin \"led_out\[8\]\" is stuck at GND" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557395202930 "|i2s|led_out[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_out\[9\] GND " "Pin \"led_out\[9\]\" is stuck at GND" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557395202930 "|i2s|led_out[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_out\[10\] GND " "Pin \"led_out\[10\]\" is stuck at GND" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557395202930 "|i2s|led_out[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_out\[11\] GND " "Pin \"led_out\[11\]\" is stuck at GND" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557395202930 "|i2s|led_out[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_out\[12\] GND " "Pin \"led_out\[12\]\" is stuck at GND" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557395202930 "|i2s|led_out[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_out\[13\] GND " "Pin \"led_out\[13\]\" is stuck at GND" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557395202930 "|i2s|led_out[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_out\[14\] GND " "Pin \"led_out\[14\]\" is stuck at GND" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557395202930 "|i2s|led_out[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_out\[15\] GND " "Pin \"led_out\[15\]\" is stuck at GND" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557395202930 "|i2s|led_out[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_out\[16\] GND " "Pin \"led_out\[16\]\" is stuck at GND" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557395202930 "|i2s|led_out[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_out\[17\] GND " "Pin \"led_out\[17\]\" is stuck at GND" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557395202930 "|i2s|led_out[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_out\[18\] GND " "Pin \"led_out\[18\]\" is stuck at GND" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557395202930 "|i2s|led_out[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_out\[19\] GND " "Pin \"led_out\[19\]\" is stuck at GND" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557395202930 "|i2s|led_out[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_out\[20\] GND " "Pin \"led_out\[20\]\" is stuck at GND" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557395202930 "|i2s|led_out[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_out\[21\] GND " "Pin \"led_out\[21\]\" is stuck at GND" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557395202930 "|i2s|led_out[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_out\[22\] GND " "Pin \"led_out\[22\]\" is stuck at GND" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557395202930 "|i2s|led_out[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_out\[23\] GND " "Pin \"led_out\[23\]\" is stuck at GND" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557395202930 "|i2s|led_out[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_out\[24\] GND " "Pin \"led_out\[24\]\" is stuck at GND" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557395202930 "|i2s|led_out[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_out\[25\] GND " "Pin \"led_out\[25\]\" is stuck at GND" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557395202930 "|i2s|led_out[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_out\[26\] GND " "Pin \"led_out\[26\]\" is stuck at GND" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557395202930 "|i2s|led_out[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_out\[27\] GND " "Pin \"led_out\[27\]\" is stuck at GND" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557395202930 "|i2s|led_out[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_out\[28\] GND " "Pin \"led_out\[28\]\" is stuck at GND" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557395202930 "|i2s|led_out[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_out\[29\] GND " "Pin \"led_out\[29\]\" is stuck at GND" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557395202930 "|i2s|led_out[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_out\[30\] GND " "Pin \"led_out\[30\]\" is stuck at GND" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557395202930 "|i2s|led_out[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_out\[31\] GND " "Pin \"led_out\[31\]\" is stuck at GND" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557395202930 "|i2s|led_out[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_out\[32\] GND " "Pin \"led_out\[32\]\" is stuck at GND" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557395202930 "|i2s|led_out[32]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_out\[33\] GND " "Pin \"led_out\[33\]\" is stuck at GND" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557395202930 "|i2s|led_out[33]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_out\[34\] GND " "Pin \"led_out\[34\]\" is stuck at GND" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557395202930 "|i2s|led_out[34]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_out\[35\] GND " "Pin \"led_out\[35\]\" is stuck at GND" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557395202930 "|i2s|led_out[35]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_out\[36\] GND " "Pin \"led_out\[36\]\" is stuck at GND" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557395202930 "|i2s|led_out[36]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_out\[37\] GND " "Pin \"led_out\[37\]\" is stuck at GND" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557395202930 "|i2s|led_out[37]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_out\[38\] GND " "Pin \"led_out\[38\]\" is stuck at GND" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557395202930 "|i2s|led_out[38]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_out\[39\] GND " "Pin \"led_out\[39\]\" is stuck at GND" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557395202930 "|i2s|led_out[39]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_out\[40\] GND " "Pin \"led_out\[40\]\" is stuck at GND" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557395202930 "|i2s|led_out[40]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_out\[41\] GND " "Pin \"led_out\[41\]\" is stuck at GND" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557395202930 "|i2s|led_out[41]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_out\[42\] GND " "Pin \"led_out\[42\]\" is stuck at GND" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557395202930 "|i2s|led_out[42]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_out\[43\] GND " "Pin \"led_out\[43\]\" is stuck at GND" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557395202930 "|i2s|led_out[43]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_out\[44\] GND " "Pin \"led_out\[44\]\" is stuck at GND" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557395202930 "|i2s|led_out[44]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_out\[45\] GND " "Pin \"led_out\[45\]\" is stuck at GND" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557395202930 "|i2s|led_out[45]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_out\[46\] GND " "Pin \"led_out\[46\]\" is stuck at GND" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557395202930 "|i2s|led_out[46]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_out\[47\] GND " "Pin \"led_out\[47\]\" is stuck at GND" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557395202930 "|i2s|led_out[47]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1557395202930 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1557395203433 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557395203433 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "52 " "Design contains 52 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557395203550 "|i2s|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bclk " "No output dependent on input pin \"bclk\"" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557395203550 "|i2s|bclk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "lrclk " "No output dependent on input pin \"lrclk\"" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557395203550 "|i2s|lrclk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sample_in\[0\] " "No output dependent on input pin \"sample_in\[0\]\"" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557395203550 "|i2s|sample_in[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sample_in\[1\] " "No output dependent on input pin \"sample_in\[1\]\"" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557395203550 "|i2s|sample_in[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sample_in\[2\] " "No output dependent on input pin \"sample_in\[2\]\"" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557395203550 "|i2s|sample_in[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sample_in\[3\] " "No output dependent on input pin \"sample_in\[3\]\"" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557395203550 "|i2s|sample_in[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sample_in\[4\] " "No output dependent on input pin \"sample_in\[4\]\"" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557395203550 "|i2s|sample_in[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sample_in\[5\] " "No output dependent on input pin \"sample_in\[5\]\"" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557395203550 "|i2s|sample_in[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sample_in\[6\] " "No output dependent on input pin \"sample_in\[6\]\"" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557395203550 "|i2s|sample_in[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sample_in\[7\] " "No output dependent on input pin \"sample_in\[7\]\"" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557395203550 "|i2s|sample_in[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sample_in\[8\] " "No output dependent on input pin \"sample_in\[8\]\"" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557395203550 "|i2s|sample_in[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sample_in\[9\] " "No output dependent on input pin \"sample_in\[9\]\"" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557395203550 "|i2s|sample_in[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sample_in\[10\] " "No output dependent on input pin \"sample_in\[10\]\"" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557395203550 "|i2s|sample_in[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sample_in\[11\] " "No output dependent on input pin \"sample_in\[11\]\"" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557395203550 "|i2s|sample_in[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sample_in\[12\] " "No output dependent on input pin \"sample_in\[12\]\"" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557395203550 "|i2s|sample_in[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sample_in\[13\] " "No output dependent on input pin \"sample_in\[13\]\"" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557395203550 "|i2s|sample_in[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sample_in\[14\] " "No output dependent on input pin \"sample_in\[14\]\"" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557395203550 "|i2s|sample_in[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sample_in\[15\] " "No output dependent on input pin \"sample_in\[15\]\"" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557395203550 "|i2s|sample_in[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sample_in\[16\] " "No output dependent on input pin \"sample_in\[16\]\"" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557395203550 "|i2s|sample_in[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sample_in\[17\] " "No output dependent on input pin \"sample_in\[17\]\"" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557395203550 "|i2s|sample_in[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sample_in\[18\] " "No output dependent on input pin \"sample_in\[18\]\"" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557395203550 "|i2s|sample_in[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sample_in\[19\] " "No output dependent on input pin \"sample_in\[19\]\"" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557395203550 "|i2s|sample_in[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sample_in\[20\] " "No output dependent on input pin \"sample_in\[20\]\"" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557395203550 "|i2s|sample_in[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sample_in\[21\] " "No output dependent on input pin \"sample_in\[21\]\"" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557395203550 "|i2s|sample_in[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sample_in\[22\] " "No output dependent on input pin \"sample_in\[22\]\"" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557395203550 "|i2s|sample_in[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sample_in\[23\] " "No output dependent on input pin \"sample_in\[23\]\"" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557395203550 "|i2s|sample_in[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sample_in\[24\] " "No output dependent on input pin \"sample_in\[24\]\"" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557395203550 "|i2s|sample_in[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sample_in\[25\] " "No output dependent on input pin \"sample_in\[25\]\"" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557395203550 "|i2s|sample_in[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sample_in\[26\] " "No output dependent on input pin \"sample_in\[26\]\"" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557395203550 "|i2s|sample_in[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sample_in\[27\] " "No output dependent on input pin \"sample_in\[27\]\"" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557395203550 "|i2s|sample_in[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sample_in\[28\] " "No output dependent on input pin \"sample_in\[28\]\"" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557395203550 "|i2s|sample_in[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sample_in\[29\] " "No output dependent on input pin \"sample_in\[29\]\"" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557395203550 "|i2s|sample_in[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sample_in\[30\] " "No output dependent on input pin \"sample_in\[30\]\"" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557395203550 "|i2s|sample_in[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sample_in\[31\] " "No output dependent on input pin \"sample_in\[31\]\"" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557395203550 "|i2s|sample_in[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sample_in\[32\] " "No output dependent on input pin \"sample_in\[32\]\"" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557395203550 "|i2s|sample_in[32]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sample_in\[33\] " "No output dependent on input pin \"sample_in\[33\]\"" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557395203550 "|i2s|sample_in[33]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sample_in\[34\] " "No output dependent on input pin \"sample_in\[34\]\"" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557395203550 "|i2s|sample_in[34]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sample_in\[35\] " "No output dependent on input pin \"sample_in\[35\]\"" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557395203550 "|i2s|sample_in[35]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sample_in\[36\] " "No output dependent on input pin \"sample_in\[36\]\"" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557395203550 "|i2s|sample_in[36]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sample_in\[37\] " "No output dependent on input pin \"sample_in\[37\]\"" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557395203550 "|i2s|sample_in[37]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sample_in\[38\] " "No output dependent on input pin \"sample_in\[38\]\"" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557395203550 "|i2s|sample_in[38]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sample_in\[39\] " "No output dependent on input pin \"sample_in\[39\]\"" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557395203550 "|i2s|sample_in[39]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sample_in\[40\] " "No output dependent on input pin \"sample_in\[40\]\"" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557395203550 "|i2s|sample_in[40]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sample_in\[41\] " "No output dependent on input pin \"sample_in\[41\]\"" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557395203550 "|i2s|sample_in[41]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sample_in\[42\] " "No output dependent on input pin \"sample_in\[42\]\"" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557395203550 "|i2s|sample_in[42]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sample_in\[43\] " "No output dependent on input pin \"sample_in\[43\]\"" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557395203550 "|i2s|sample_in[43]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sample_in\[44\] " "No output dependent on input pin \"sample_in\[44\]\"" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557395203550 "|i2s|sample_in[44]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sample_in\[45\] " "No output dependent on input pin \"sample_in\[45\]\"" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557395203550 "|i2s|sample_in[45]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sample_in\[46\] " "No output dependent on input pin \"sample_in\[46\]\"" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557395203550 "|i2s|sample_in[46]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sample_in\[47\] " "No output dependent on input pin \"sample_in\[47\]\"" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557395203550 "|i2s|sample_in[47]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adc_data " "No output dependent on input pin \"adc_data\"" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557395203550 "|i2s|adc_data"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1557395203550 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "151 " "Implemented 151 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "52 " "Implemented 52 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1557395203585 ""} { "Info" "ICUT_CUT_TM_OPINS" "99 " "Implemented 99 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1557395203585 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1557395203585 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 158 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 158 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "530 " "Peak virtual memory: 530 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1557395203648 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 09 11:46:43 2019 " "Processing ended: Thu May 09 11:46:43 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1557395203648 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1557395203648 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1557395203648 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1557395203648 ""}
