\doxysection{File List}
Here is a list of all documented files with brief descriptions\+:\begin{DoxyCompactList}
\item\contentsline{section}{Lib/\+Common/\+Inc/{\bfseries Common.\+h} }{\pageref{_common_8h}}{}
\item\contentsline{section}{Src/\textbf{ main.\+c} \\*\+: Main Entry }{\pageref{main_8c}}{}
\item\contentsline{section}{Src/\+B\+S\+P/\textbf{ B\+S\+P.\+c} \\*\+: Board Support Package }{\pageref{_b_s_p_8c}}{}
\item\contentsline{section}{Src/\+B\+S\+P/\textbf{ B\+S\+P.\+h} \\*\+: Board Support Package }{\pageref{_b_s_p_8h}}{}
\item\contentsline{section}{Src/\+B\+S\+P/\textbf{ Clock.\+c} \\*\+: Configure clock }{\pageref{_clock_8c}}{}
\item\contentsline{section}{Src/\+B\+S\+P/\textbf{ Clock.\+h} \\*\+: Configure clock }{\pageref{_clock_8h}}{}
\item\contentsline{section}{Src/\+B\+S\+P/\textbf{ Hal.\+c} \\*\+: All ports and peripherals configuration }{\pageref{_hal_8c}}{}
\item\contentsline{section}{Src/\+B\+S\+P/\textbf{ Hal.\+h} \\*\+: All ports and peripherals configuration }{\pageref{_hal_8h}}{}
\item\contentsline{section}{Src/\+B\+S\+P/\+M\+C\+U/\+S\+T\+M32\+F1xx/\+C\+M\+S\+I\+S/\+Device/\+Include/\textbf{ stm32f10x.\+h} \\*C\+M\+S\+IS Cortex-\/\+M3 Device Peripheral Access Layer Header File. This file contains all the peripheral register\textquotesingle{}s definitions, bits definitions and memory mapping for S\+T\+M32\+F10x Connectivity line, High density, High density value line, Medium density, Medium density Value line, Low density, Low density Value line and X\+L-\/density devices }{\pageref{stm32f10x_8h}}{}
\item\contentsline{section}{Src/\+B\+S\+P/\+M\+C\+U/\+S\+T\+M32\+F1xx/\+C\+M\+S\+I\+S/\+Device/\+Include/{\bfseries stm32f10x\+\_\+cl.\+h} }{\pageref{stm32f10x__cl_8h}}{}
\item\contentsline{section}{Src/\+B\+S\+P/\+M\+C\+U/\+S\+T\+M32\+F1xx/\+C\+M\+S\+I\+S/\+Device/\+Include/{\bfseries stm32f1xx.\+h} }{\pageref{stm32f1xx_8h}}{}
\item\contentsline{section}{Src/\+B\+S\+P/\+M\+C\+U/\+S\+T\+M32\+F1xx/\+C\+M\+S\+I\+S/\+Device/\+Include/\textbf{ system\+\_\+stm32f10x.\+h} \\*C\+M\+S\+IS Cortex-\/\+M3 Device Peripheral Access Layer System Header File }{\pageref{system__stm32f10x_8h}}{}
\item\contentsline{section}{Src/\+B\+S\+P/\+M\+C\+U/\+S\+T\+M32\+F1xx/\+C\+M\+S\+I\+S/\+Device/\+Include/{\bfseries system\+\_\+stm32f10x\+\_\+cl.\+h} }{\pageref{system__stm32f10x__cl_8h}}{}
\item\contentsline{section}{Src/\+B\+S\+P/\+M\+C\+U/\+S\+T\+M32\+F1xx/\+C\+M\+S\+I\+S/\+Device/\+Source/\textbf{ system\+\_\+stm32f10x.\+c} \\*C\+M\+S\+IS Cortex-\/\+M3 Device Peripheral Access Layer System Source File }{\pageref{system__stm32f10x_8c}}{}
\end{DoxyCompactList}
