[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  13000       tick       3994214       1421669       1382259       3994214 
      2  13000       tick       7071795       2655146       2637448       7071795 
      3  13000       tick       6978172       2625029       2606725       6978172 
      4  13000       tick       7088488       2662021       2643628       7088488 
      5  13000       tick       7051273       2644192       2623906       7051273 
      6  13000       tick       7060788       2644603       2624219       7060788 
      7  13000       tick       7028000       2639511       2616867       7028000 
      8  13000       tick       7050899       2644832       2625723       7050899 
      9  13000       tick       7065107       2646931       2627654       7065107 
     10  13000       tick       7047273       2644802       2622649       7047273 
     11  13000       tick       7014427       2634232       2612458       7014427 
     12  13000       tick       7050999       2644249       2627811       7050999 
     13  13000       tick       7044642       2642320       2622463       7044642 
     14  13000       tick       7046061       2642964       2625207       7046061 
     15  13000       tick       7023177       2637632       2611155       7023177 
     16  13000       tick       7027280       2639146       2618247       7027280 
     17  13000       tick       7035927       2641197       2618305       7035927 
     18  13000       tick       7032288       2640175       2618405       7032288 
     19  13000       tick       7048790       2643547       2621587       7048790 
     20  13000       tick       6821357       2562521       2538213       6821357 
     21  13000       exit             0             0             0             0 
