<stg><name>demosaicing<3, 13, 17, 1080, 1920, 1, false>_Pipeline_Col_Loop</name>


<trans_list>

<trans id="277" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="278" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="285" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="279" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="280" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="281" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="282" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="11" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %col = alloca i32 1

]]></Node>
<StgValue><ssdm name="col"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="12" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %bram_read_count = alloca i32 1

]]></Node>
<StgValue><ssdm name="bram_read_count"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %imgblock_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="imgblock_V"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %imgblock_V_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="imgblock_V_1"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %imgblock_V_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="imgblock_V_2"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:5 %imgblock_V_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="imgblock_V_3"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:6 %imgblock_V_4 = alloca i32 1

]]></Node>
<StgValue><ssdm name="imgblock_V_4"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:7 %imgblock_V_5 = alloca i32 1

]]></Node>
<StgValue><ssdm name="imgblock_V_5"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:8 %ret = alloca i32 1

]]></Node>
<StgValue><ssdm name="ret"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:9 %imgblock_V_6 = alloca i32 1

]]></Node>
<StgValue><ssdm name="imgblock_V_6"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:10 %imgblock_V_7 = alloca i32 1

]]></Node>
<StgValue><ssdm name="imgblock_V_7"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:11 %imgblock_V_8 = alloca i32 1

]]></Node>
<StgValue><ssdm name="imgblock_V_8"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:12 %imgblock_V_9 = alloca i32 1

]]></Node>
<StgValue><ssdm name="imgblock_V_9"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:13 %imgblock_V_10 = alloca i32 1

]]></Node>
<StgValue><ssdm name="imgblock_V_10"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:14 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i10 %linebuffer_V, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:15 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i10 %linebuffer_V_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:16 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i10 %linebuffer_V_2, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:17 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i10 %linebuffer_V_3, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:18 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %gain_out_data240, void @empty_36, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="30" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:19 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i30 %demosaic_out_data241, void @empty_36, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:20 %cmp162_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp162

]]></Node>
<StgValue><ssdm name="cmp162_read"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:21 %sub219_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %sub219

]]></Node>
<StgValue><ssdm name="sub219_read"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:22 %lineStore_1_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %lineStore_1_cast

]]></Node>
<StgValue><ssdm name="lineStore_1_cast_read"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:23 %line3_V_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %line3_V

]]></Node>
<StgValue><ssdm name="line3_V_read"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:24 %line2_V_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %line2_V

]]></Node>
<StgValue><ssdm name="line2_V_read"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:25 %line1_V_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %line1_V

]]></Node>
<StgValue><ssdm name="line1_V_read"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:26 %line0_V_1_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %line0_V_1

]]></Node>
<StgValue><ssdm name="line0_V_1_read"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:27 %trunc_ln_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %trunc_ln

]]></Node>
<StgValue><ssdm name="trunc_ln_read"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:28 %p_read113 = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %p_read1

]]></Node>
<StgValue><ssdm name="p_read113"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:29 %p_Val2_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_Val2_s

]]></Node>
<StgValue><ssdm name="p_Val2_read"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:30 %p_Val2_19_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_Val2_19

]]></Node>
<StgValue><ssdm name="p_Val2_19_read"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:31 %p_Val2_20_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_Val2_20

]]></Node>
<StgValue><ssdm name="p_Val2_20_read"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:32 %p_Val2_22_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_Val2_22

]]></Node>
<StgValue><ssdm name="p_Val2_22_read"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:33 %imgblock_V_7_1_reload_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %imgblock_V_7_1_reload

]]></Node>
<StgValue><ssdm name="imgblock_V_7_1_reload_read"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:34 %p_Val2_16_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_Val2_16

]]></Node>
<StgValue><ssdm name="p_Val2_16_read"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:35 %imgblock_V_11_1_reload_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %imgblock_V_11_1_reload

]]></Node>
<StgValue><ssdm name="imgblock_V_11_1_reload_read"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:36 %imgblock_V_12_1_reload_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %imgblock_V_12_1_reload

]]></Node>
<StgValue><ssdm name="imgblock_V_12_1_reload_read"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:37 %p_Val2_17_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_Val2_17

]]></Node>
<StgValue><ssdm name="p_Val2_17_read"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:38 %p_Val2_21_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_Val2_21

]]></Node>
<StgValue><ssdm name="p_Val2_21_read"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:39 %imgblock_V_17_1_reload_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %imgblock_V_17_1_reload

]]></Node>
<StgValue><ssdm name="imgblock_V_17_1_reload_read"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:40 %p_Val2_18_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_Val2_18

]]></Node>
<StgValue><ssdm name="p_Val2_18_read"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:41 %store_ln0 = store i10 %p_Val2_18_read, i10 %imgblock_V_10

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:42 %store_ln0 = store i10 %p_Val2_21_read, i10 %imgblock_V_9

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:43 %store_ln0 = store i10 %p_Val2_17_read, i10 %imgblock_V_8

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:44 %store_ln0 = store i10 %imgblock_V_12_1_reload_read, i10 %imgblock_V_7

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:45 %store_ln0 = store i10 %p_Val2_16_read, i10 %imgblock_V_6

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:46 %store_ln0 = store i10 %p_Val2_19_read, i10 %ret

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:47 %store_ln0 = store i10 %imgblock_V_17_1_reload_read, i10 %imgblock_V_5

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:48 %store_ln0 = store i10 %imgblock_V_11_1_reload_read, i10 %imgblock_V_4

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:49 %store_ln0 = store i10 %imgblock_V_7_1_reload_read, i10 %imgblock_V_3

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:50 %store_ln0 = store i10 %p_Val2_22_read, i10 %imgblock_V_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:51 %store_ln0 = store i10 %p_Val2_20_read, i10 %imgblock_V_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:52 %store_ln0 = store i10 %p_Val2_read, i10 %imgblock_V

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:53 %store_ln0 = store i12 2, i12 %bram_read_count

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:54 %store_ln0 = store i11 0, i11 %col

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:55 %br_ln0 = br void %for.body159

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
for.body159:0 %col_1 = load i11 %col

]]></Node>
<StgValue><ssdm name="col_1"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="12" op_0_bw="11">
<![CDATA[
for.body159:8 %zext_ln344_1 = zext i11 %col_1

]]></Node>
<StgValue><ssdm name="zext_ln344_1"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body159:9 %icmp_ln344 = icmp_eq  i11 %col_1, i11 %p_read113

]]></Node>
<StgValue><ssdm name="icmp_ln344"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body159:10 %add_ln344 = add i11 %col_1, i11 1

]]></Node>
<StgValue><ssdm name="add_ln344"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body159:11 %br_ln344 = br i1 %icmp_ln344, void %for.body159.split, void %for.inc431.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln344"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body159.split:0 %specpipeline_ln346 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_18

]]></Node>
<StgValue><ssdm name="specpipeline_ln346"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body159.split:1 %speclooptripcount_ln348 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1920, i64 1920, i64 1920

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln348"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body159.split:2 %specloopname_ln289 = specloopname void @_ssdm_op_SpecLoopName, void @empty_31

]]></Node>
<StgValue><ssdm name="specloopname_ln289"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body159.split:3 %br_ln352 = br i1 %cmp162_read, void %for.inc208.4, void %if.then163

]]></Node>
<StgValue><ssdm name="br_ln352"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc208.4:1 %icmp_ln373 = icmp_slt  i12 %zext_ln344_1, i12 %sub219_read

]]></Node>
<StgValue><ssdm name="icmp_ln373"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc208.4:6 %br_ln373 = br i1 %icmp_ln373, void %for.inc364, void %for.inc302

]]></Node>
<StgValue><ssdm name="br_ln373"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
<literal name="icmp_ln373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
for.inc364:0 %switch_ln414 = switch i2 %lineStore_1_cast_read, void %V1.i108353.case.3, i2 0, void %V1.i108353.case.0, i2 1, void %V1.i108353.case.1, i2 2, void %V1.i108353.case.2

]]></Node>
<StgValue><ssdm name="switch_ln414"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
<literal name="icmp_ln373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0">
<![CDATA[
V1.i108353.exit:0 %br_ln0 = br void %for.inc424

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
<literal name="icmp_ln373" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
for.inc302:0 %bram_read_count_load_1 = load i12 %bram_read_count

]]></Node>
<StgValue><ssdm name="bram_read_count_load_1"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
<literal name="icmp_ln373" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="12">
<![CDATA[
for.inc302:1 %zext_ln344_2 = zext i12 %bram_read_count_load_1

]]></Node>
<StgValue><ssdm name="zext_ln344_2"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
<literal name="icmp_ln373" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="11" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc302:2 %linebuffer_V_addr_1 = getelementptr i10 %linebuffer_V, i64 0, i64 %zext_ln344_2

]]></Node>
<StgValue><ssdm name="linebuffer_V_addr_1"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
<literal name="icmp_ln373" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="11" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc302:3 %linebuffer_V_1_addr_1 = getelementptr i10 %linebuffer_V_1, i64 0, i64 %zext_ln344_2

]]></Node>
<StgValue><ssdm name="linebuffer_V_1_addr_1"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
<literal name="icmp_ln373" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="11" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc302:4 %linebuffer_V_2_addr_1 = getelementptr i10 %linebuffer_V_2, i64 0, i64 %zext_ln344_2

]]></Node>
<StgValue><ssdm name="linebuffer_V_2_addr_1"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
<literal name="icmp_ln373" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="11" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc302:5 %linebuffer_V_3_addr_1 = getelementptr i10 %linebuffer_V_3, i64 0, i64 %zext_ln344_2

]]></Node>
<StgValue><ssdm name="linebuffer_V_3_addr_1"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
<literal name="icmp_ln373" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="10" op_0_bw="11">
<![CDATA[
for.inc302:6 %linebuffer_V_load = load i11 %linebuffer_V_addr_1

]]></Node>
<StgValue><ssdm name="linebuffer_V_load"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
<literal name="icmp_ln373" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="10" op_0_bw="11">
<![CDATA[
for.inc302:7 %linebuffer_V_1_load = load i11 %linebuffer_V_1_addr_1

]]></Node>
<StgValue><ssdm name="linebuffer_V_1_load"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
<literal name="icmp_ln373" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="10" op_0_bw="11">
<![CDATA[
for.inc302:8 %linebuffer_V_2_load = load i11 %linebuffer_V_2_addr_1

]]></Node>
<StgValue><ssdm name="linebuffer_V_2_load"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
<literal name="icmp_ln373" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="10" op_0_bw="11">
<![CDATA[
for.inc302:9 %linebuffer_V_3_load = load i11 %linebuffer_V_3_addr_1

]]></Node>
<StgValue><ssdm name="linebuffer_V_3_load"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
<literal name="icmp_ln373" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
for.inc302:14 %switch_ln389 = switch i2 %lineStore_1_cast_read, void %V1.i108353.case.357, i2 0, void %V1.i108353.case.054, i2 1, void %V1.i108353.case.155, i2 2, void %V1.i108353.case.256

]]></Node>
<StgValue><ssdm name="switch_ln389"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
for.inc424:4 %bram_read_count_load = load i12 %bram_read_count

]]></Node>
<StgValue><ssdm name="bram_read_count_load"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc424:5 %add_ln406 = add i12 %bram_read_count_load, i12 1

]]></Node>
<StgValue><ssdm name="add_ln406"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="11">
<![CDATA[
for.inc424:6 %trunc_ln135 = trunc i11 %col_1

]]></Node>
<StgValue><ssdm name="trunc_ln135"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc424:14 %br_ln124 = br i1 %trunc_ln_read, void %if.then.i, void %if.else15.i

]]></Node>
<StgValue><ssdm name="br_ln124"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
<literal name="trunc_ln_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then.i:0 %br_ln125 = br i1 %trunc_ln135, void %if.then3.i, void %if.else.i

]]></Node>
<StgValue><ssdm name="br_ln125"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
<literal name="trunc_ln_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else15.i:0 %br_ln135 = br i1 %trunc_ln135, void %if.then18.i, void %if.else27.i

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
_ZN2xf2cv12Core_ProcessILi3ELi13ELi1ELi17ELi5EEEvPAT3__N8DataTypeIXT0_EXT1_EE5unameERiS7_S7_iii.exit:31 %store_ln344 = store i12 %add_ln406, i12 %bram_read_count

]]></Node>
<StgValue><ssdm name="store_ln344"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ZN2xf2cv12Core_ProcessILi3ELi13ELi1ELi17ELi5EEEvPAT3__N8DataTypeIXT0_EXT1_EE5unameERiS7_S7_iii.exit:32 %store_ln344 = store i11 %add_ln344, i11 %col

]]></Node>
<StgValue><ssdm name="store_ln344"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="99" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
<literal name="cmp162_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.then163:0 %tmp_V = read i10 @_ssdm_op_Read.ap_fifo.volatile.i10P0A, i10 %gain_out_data240

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
<literal name="cmp162_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0">
<![CDATA[
if.then163:1 %br_ln354 = br void %for.inc208.4

]]></Node>
<StgValue><ssdm name="br_ln354"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
<literal name="icmp_ln373" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="10" op_0_bw="11">
<![CDATA[
for.inc302:6 %linebuffer_V_load = load i11 %linebuffer_V_addr_1

]]></Node>
<StgValue><ssdm name="linebuffer_V_load"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
<literal name="icmp_ln373" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="10" op_0_bw="11">
<![CDATA[
for.inc302:7 %linebuffer_V_1_load = load i11 %linebuffer_V_1_addr_1

]]></Node>
<StgValue><ssdm name="linebuffer_V_1_load"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
<literal name="icmp_ln373" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="10" op_0_bw="11">
<![CDATA[
for.inc302:8 %linebuffer_V_2_load = load i11 %linebuffer_V_2_addr_1

]]></Node>
<StgValue><ssdm name="linebuffer_V_2_load"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
<literal name="icmp_ln373" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="10" op_0_bw="11">
<![CDATA[
for.inc302:9 %linebuffer_V_3_load = load i11 %linebuffer_V_3_addr_1

]]></Node>
<StgValue><ssdm name="linebuffer_V_3_load"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
<literal name="icmp_ln373" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="10" op_0_bw="10" op_1_bw="10" op_2_bw="10" op_3_bw="10" op_4_bw="10" op_5_bw="2">
<![CDATA[
for.inc302:10 %packed_read1_V = mux i10 @_ssdm_op_Mux.ap_auto.4i10.i2, i10 %linebuffer_V_load, i10 %linebuffer_V_1_load, i10 %linebuffer_V_2_load, i10 %linebuffer_V_3_load, i2 %line0_V_1_read

]]></Node>
<StgValue><ssdm name="packed_read1_V"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
<literal name="icmp_ln373" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="10" op_0_bw="10" op_1_bw="10" op_2_bw="10" op_3_bw="10" op_4_bw="10" op_5_bw="2">
<![CDATA[
for.inc302:11 %packed_read2_V = mux i10 @_ssdm_op_Mux.ap_auto.4i10.i2, i10 %linebuffer_V_load, i10 %linebuffer_V_1_load, i10 %linebuffer_V_2_load, i10 %linebuffer_V_3_load, i2 %line1_V_read

]]></Node>
<StgValue><ssdm name="packed_read2_V"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
<literal name="icmp_ln373" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="10" op_0_bw="10" op_1_bw="10" op_2_bw="10" op_3_bw="10" op_4_bw="10" op_5_bw="2">
<![CDATA[
for.inc302:12 %packed_read3_V = mux i10 @_ssdm_op_Mux.ap_auto.4i10.i2, i10 %linebuffer_V_load, i10 %linebuffer_V_1_load, i10 %linebuffer_V_2_load, i10 %linebuffer_V_3_load, i2 %line2_V_read

]]></Node>
<StgValue><ssdm name="packed_read3_V"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
<literal name="icmp_ln373" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="10" op_0_bw="10" op_1_bw="10" op_2_bw="10" op_3_bw="10" op_4_bw="10" op_5_bw="2">
<![CDATA[
for.inc302:13 %packed_read4_V = mux i10 @_ssdm_op_Mux.ap_auto.4i10.i2, i10 %linebuffer_V_load, i10 %linebuffer_V_1_load, i10 %linebuffer_V_2_load, i10 %linebuffer_V_3_load, i2 %line3_V_read

]]></Node>
<StgValue><ssdm name="packed_read4_V"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
<literal name="icmp_ln373" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0">
<![CDATA[
V1.i108353.exit53:0 %br_ln391 = br void %for.inc424

]]></Node>
<StgValue><ssdm name="br_ln391"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.body159:1 %ret_load = load i10 %ret

]]></Node>
<StgValue><ssdm name="ret_load"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.body159:2 %imgblock_V_11 = load i10 %imgblock_V_6

]]></Node>
<StgValue><ssdm name="imgblock_V_11"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.body159:3 %imgblock_V_12 = load i10 %imgblock_V_7

]]></Node>
<StgValue><ssdm name="imgblock_V_12"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.body159:4 %r_3 = load i10 %imgblock_V_8

]]></Node>
<StgValue><ssdm name="r_3"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.body159:5 %imgblock_V_14 = load i10 %imgblock_V_9

]]></Node>
<StgValue><ssdm name="imgblock_V_14"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.body159:6 %imgblock_V_15 = load i10 %imgblock_V_10

]]></Node>
<StgValue><ssdm name="imgblock_V_15"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="11">
<![CDATA[
for.body159:7 %zext_ln344 = zext i11 %col_1

]]></Node>
<StgValue><ssdm name="zext_ln344"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.inc208.4:0 %p_Val2_27 = phi i10 %tmp_V, void %if.then163, i10 0, void %for.body159.split

]]></Node>
<StgValue><ssdm name="p_Val2_27"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="11" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc208.4:2 %linebuffer_V_addr = getelementptr i10 %linebuffer_V, i64 0, i64 %zext_ln344

]]></Node>
<StgValue><ssdm name="linebuffer_V_addr"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="11" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc208.4:3 %linebuffer_V_1_addr = getelementptr i10 %linebuffer_V_1, i64 0, i64 %zext_ln344

]]></Node>
<StgValue><ssdm name="linebuffer_V_1_addr"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="11" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc208.4:4 %linebuffer_V_2_addr = getelementptr i10 %linebuffer_V_2, i64 0, i64 %zext_ln344

]]></Node>
<StgValue><ssdm name="linebuffer_V_2_addr"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="11" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc208.4:5 %linebuffer_V_3_addr = getelementptr i10 %linebuffer_V_3, i64 0, i64 %zext_ln344

]]></Node>
<StgValue><ssdm name="linebuffer_V_3_addr"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
<literal name="icmp_ln373" val="0"/>
<literal name="lineStore_1_cast_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="10" op_1_bw="11">
<![CDATA[
V1.i108353.case.2:0 %store_ln414 = store i10 %p_Val2_27, i11 %linebuffer_V_2_addr

]]></Node>
<StgValue><ssdm name="store_ln414"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
<literal name="icmp_ln373" val="0"/>
<literal name="lineStore_1_cast_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0">
<![CDATA[
V1.i108353.case.2:1 %br_ln414 = br void %V1.i108353.exit

]]></Node>
<StgValue><ssdm name="br_ln414"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
<literal name="icmp_ln373" val="0"/>
<literal name="lineStore_1_cast_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="10" op_1_bw="11">
<![CDATA[
V1.i108353.case.1:0 %store_ln414 = store i10 %p_Val2_27, i11 %linebuffer_V_1_addr

]]></Node>
<StgValue><ssdm name="store_ln414"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
<literal name="icmp_ln373" val="0"/>
<literal name="lineStore_1_cast_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0">
<![CDATA[
V1.i108353.case.1:1 %br_ln414 = br void %V1.i108353.exit

]]></Node>
<StgValue><ssdm name="br_ln414"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
<literal name="icmp_ln373" val="0"/>
<literal name="lineStore_1_cast_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="10" op_1_bw="11">
<![CDATA[
V1.i108353.case.0:0 %store_ln414 = store i10 %p_Val2_27, i11 %linebuffer_V_addr

]]></Node>
<StgValue><ssdm name="store_ln414"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
<literal name="icmp_ln373" val="0"/>
<literal name="lineStore_1_cast_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0">
<![CDATA[
V1.i108353.case.0:1 %br_ln414 = br void %V1.i108353.exit

]]></Node>
<StgValue><ssdm name="br_ln414"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
<literal name="icmp_ln373" val="0"/>
<literal name="lineStore_1_cast_read" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="10" op_1_bw="11">
<![CDATA[
V1.i108353.case.3:0 %store_ln414 = store i10 %p_Val2_27, i11 %linebuffer_V_3_addr

]]></Node>
<StgValue><ssdm name="store_ln414"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
<literal name="icmp_ln373" val="0"/>
<literal name="lineStore_1_cast_read" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0">
<![CDATA[
V1.i108353.case.3:1 %br_ln414 = br void %V1.i108353.exit

]]></Node>
<StgValue><ssdm name="br_ln414"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
<literal name="icmp_ln373" val="1"/>
<literal name="lineStore_1_cast_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="10" op_1_bw="11">
<![CDATA[
V1.i108353.case.256:0 %store_ln389 = store i10 %p_Val2_27, i11 %linebuffer_V_2_addr

]]></Node>
<StgValue><ssdm name="store_ln389"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
<literal name="icmp_ln373" val="1"/>
<literal name="lineStore_1_cast_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0">
<![CDATA[
V1.i108353.case.256:1 %br_ln389 = br void %V1.i108353.exit53

]]></Node>
<StgValue><ssdm name="br_ln389"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
<literal name="icmp_ln373" val="1"/>
<literal name="lineStore_1_cast_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="10" op_1_bw="11">
<![CDATA[
V1.i108353.case.155:0 %store_ln389 = store i10 %p_Val2_27, i11 %linebuffer_V_1_addr

]]></Node>
<StgValue><ssdm name="store_ln389"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
<literal name="icmp_ln373" val="1"/>
<literal name="lineStore_1_cast_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0">
<![CDATA[
V1.i108353.case.155:1 %br_ln389 = br void %V1.i108353.exit53

]]></Node>
<StgValue><ssdm name="br_ln389"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
<literal name="icmp_ln373" val="1"/>
<literal name="lineStore_1_cast_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="10" op_1_bw="11">
<![CDATA[
V1.i108353.case.054:0 %store_ln389 = store i10 %p_Val2_27, i11 %linebuffer_V_addr

]]></Node>
<StgValue><ssdm name="store_ln389"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
<literal name="icmp_ln373" val="1"/>
<literal name="lineStore_1_cast_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0">
<![CDATA[
V1.i108353.case.054:1 %br_ln389 = br void %V1.i108353.exit53

]]></Node>
<StgValue><ssdm name="br_ln389"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
<literal name="icmp_ln373" val="1"/>
<literal name="lineStore_1_cast_read" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="10" op_1_bw="11">
<![CDATA[
V1.i108353.case.357:0 %store_ln389 = store i10 %p_Val2_27, i11 %linebuffer_V_3_addr

]]></Node>
<StgValue><ssdm name="store_ln389"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
<literal name="icmp_ln373" val="1"/>
<literal name="lineStore_1_cast_read" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0">
<![CDATA[
V1.i108353.case.357:1 %br_ln389 = br void %V1.i108353.exit53

]]></Node>
<StgValue><ssdm name="br_ln389"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.inc424:0 %imgblock_V_14_1 = phi i10 %packed_read3_V, void %V1.i108353.exit53, i10 0, void %V1.i108353.exit

]]></Node>
<StgValue><ssdm name="imgblock_V_14_1"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.inc424:1 %empty = phi i10 %packed_read4_V, void %V1.i108353.exit53, i10 0, void %V1.i108353.exit

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.inc424:2 %empty_104 = phi i10 %packed_read2_V, void %V1.i108353.exit53, i10 0, void %V1.i108353.exit

]]></Node>
<StgValue><ssdm name="empty_104"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.inc424:3 %empty_105 = phi i10 %packed_read1_V, void %V1.i108353.exit53, i10 0, void %V1.i108353.exit

]]></Node>
<StgValue><ssdm name="empty_105"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.inc424:8 %imgblock_V_load = load i10 %imgblock_V

]]></Node>
<StgValue><ssdm name="imgblock_V_load"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.inc424:9 %imgblock_V_1_load = load i10 %imgblock_V_1

]]></Node>
<StgValue><ssdm name="imgblock_V_1_load"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.inc424:10 %imgblock_V_2_load = load i10 %imgblock_V_2

]]></Node>
<StgValue><ssdm name="imgblock_V_2_load"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.inc424:11 %imgblock_V_3_load_1 = load i10 %imgblock_V_3

]]></Node>
<StgValue><ssdm name="imgblock_V_3_load_1"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.inc424:12 %imgblock_V_4_load = load i10 %imgblock_V_4

]]></Node>
<StgValue><ssdm name="imgblock_V_4_load"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.inc424:13 %imgblock_V_5_load_1 = load i10 %imgblock_V_5

]]></Node>
<StgValue><ssdm name="imgblock_V_5_load_1"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
<literal name="trunc_ln_read" val="0"/>
<literal name="trunc_ln135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="10" op_3_bw="10" op_4_bw="10" op_5_bw="10" op_6_bw="10" op_7_bw="10" op_8_bw="10" op_9_bw="10">
<![CDATA[
if.then3.i:0 %b = call i13 @rb_kernel<ap_uint<10>, 5>, i10 %imgblock_V_load, i10 %imgblock_V_3_load_1, i10 %imgblock_V_1_load, i10 %imgblock_V_4_load, i10 %r_3, i10 %imgblock_V_14_1, i10 %imgblock_V_5_load_1, i10 %imgblock_V_2_load, i10 %p_Val2_27

]]></Node>
<StgValue><ssdm name="b"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
<literal name="trunc_ln_read" val="0"/>
<literal name="trunc_ln135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="10" op_3_bw="10" op_4_bw="10" op_5_bw="10" op_6_bw="10" op_7_bw="10" op_8_bw="10" op_9_bw="10">
<![CDATA[
if.then3.i:1 %g = call i13 @g_kernel<ap_uint<10>, 5>, i10 %imgblock_V_load, i10 %imgblock_V_11, i10 %imgblock_V_4_load, i10 %imgblock_V_12, i10 %r_3, i10 %imgblock_V_14, i10 %imgblock_V_14_1, i10 %imgblock_V_15, i10 %p_Val2_27

]]></Node>
<StgValue><ssdm name="g"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
<literal name="trunc_ln_read" val="0"/>
<literal name="trunc_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="10" op_3_bw="10" op_4_bw="10" op_5_bw="10" op_6_bw="10" op_7_bw="10" op_8_bw="10" op_9_bw="10" op_10_bw="10" op_11_bw="10">
<![CDATA[
if.else.i:0 %b_1 = call i13 @rgb_bgr_kernel<ap_uint<10>, 5>, i10 %imgblock_V_load, i10 %imgblock_V_3_load_1, i10 %imgblock_V_11, i10 %imgblock_V_1_load, i10 %imgblock_V_4_load, i10 %r_3, i10 %imgblock_V_14_1, i10 %imgblock_V_5_load_1, i10 %imgblock_V_15, i10 %imgblock_V_2_load, i10 %p_Val2_27

]]></Node>
<StgValue><ssdm name="b_1"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
<literal name="trunc_ln_read" val="0"/>
<literal name="trunc_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="10" op_3_bw="10" op_4_bw="10" op_5_bw="10" op_6_bw="10" op_7_bw="10" op_8_bw="10" op_9_bw="10" op_10_bw="10" op_11_bw="10">
<![CDATA[
if.else.i:1 %r = call i13 @rgr_bgb_kernel<ap_uint<10>, 5>, i10 %imgblock_V_load, i10 %imgblock_V_3_load_1, i10 %imgblock_V_1_load, i10 %imgblock_V_4_load, i10 %imgblock_V_12, i10 %r_3, i10 %imgblock_V_14, i10 %imgblock_V_14_1, i10 %imgblock_V_5_load_1, i10 %imgblock_V_2_load, i10 %p_Val2_27

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
<literal name="trunc_ln_read" val="1"/>
<literal name="trunc_ln135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="10" op_3_bw="10" op_4_bw="10" op_5_bw="10" op_6_bw="10" op_7_bw="10" op_8_bw="10" op_9_bw="10" op_10_bw="10" op_11_bw="10">
<![CDATA[
if.then18.i:0 %b_2 = call i13 @rgr_bgb_kernel<ap_uint<10>, 5>, i10 %imgblock_V_load, i10 %imgblock_V_3_load_1, i10 %imgblock_V_1_load, i10 %imgblock_V_4_load, i10 %imgblock_V_12, i10 %r_3, i10 %imgblock_V_14, i10 %imgblock_V_14_1, i10 %imgblock_V_5_load_1, i10 %imgblock_V_2_load, i10 %p_Val2_27

]]></Node>
<StgValue><ssdm name="b_2"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
<literal name="trunc_ln_read" val="1"/>
<literal name="trunc_ln135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="10" op_3_bw="10" op_4_bw="10" op_5_bw="10" op_6_bw="10" op_7_bw="10" op_8_bw="10" op_9_bw="10" op_10_bw="10" op_11_bw="10">
<![CDATA[
if.then18.i:1 %r_1 = call i13 @rgb_bgr_kernel<ap_uint<10>, 5>, i10 %imgblock_V_load, i10 %imgblock_V_3_load_1, i10 %imgblock_V_11, i10 %imgblock_V_1_load, i10 %imgblock_V_4_load, i10 %r_3, i10 %imgblock_V_14_1, i10 %imgblock_V_5_load_1, i10 %imgblock_V_15, i10 %imgblock_V_2_load, i10 %p_Val2_27

]]></Node>
<StgValue><ssdm name="r_1"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
<literal name="trunc_ln_read" val="1"/>
<literal name="trunc_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="10" op_3_bw="10" op_4_bw="10" op_5_bw="10" op_6_bw="10" op_7_bw="10" op_8_bw="10" op_9_bw="10">
<![CDATA[
if.else27.i:0 %g_1 = call i13 @g_kernel<ap_uint<10>, 5>, i10 %imgblock_V_load, i10 %imgblock_V_11, i10 %imgblock_V_4_load, i10 %imgblock_V_12, i10 %r_3, i10 %imgblock_V_14, i10 %imgblock_V_14_1, i10 %imgblock_V_15, i10 %p_Val2_27

]]></Node>
<StgValue><ssdm name="g_1"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
<literal name="trunc_ln_read" val="1"/>
<literal name="trunc_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="10" op_3_bw="10" op_4_bw="10" op_5_bw="10" op_6_bw="10" op_7_bw="10" op_8_bw="10" op_9_bw="10">
<![CDATA[
if.else27.i:1 %r_2 = call i13 @rb_kernel<ap_uint<10>, 5>, i10 %imgblock_V_load, i10 %imgblock_V_3_load_1, i10 %imgblock_V_1_load, i10 %imgblock_V_4_load, i10 %r_3, i10 %imgblock_V_14_1, i10 %imgblock_V_5_load_1, i10 %imgblock_V_2_load, i10 %p_Val2_27

]]></Node>
<StgValue><ssdm name="r_2"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
_ZN2xf2cv12Core_ProcessILi3ELi13ELi1ELi17ELi5EEEvPAT3__N8DataTypeIXT0_EXT1_EE5unameERiS7_S7_iii.exit:3 %imgblock_V_1_load_1 = load i10 %imgblock_V_1

]]></Node>
<StgValue><ssdm name="imgblock_V_1_load_1"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
_ZN2xf2cv12Core_ProcessILi3ELi13ELi1ELi17ELi5EEEvPAT3__N8DataTypeIXT0_EXT1_EE5unameERiS7_S7_iii.exit:4 %imgblock_V_2_load_1 = load i10 %imgblock_V_2

]]></Node>
<StgValue><ssdm name="imgblock_V_2_load_1"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ZN2xf2cv12Core_ProcessILi3ELi13ELi1ELi17ELi5EEEvPAT3__N8DataTypeIXT0_EXT1_EE5unameERiS7_S7_iii.exit:19 %store_ln344 = store i10 %imgblock_V_2_load_1, i10 %imgblock_V_10

]]></Node>
<StgValue><ssdm name="store_ln344"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ZN2xf2cv12Core_ProcessILi3ELi13ELi1ELi17ELi5EEEvPAT3__N8DataTypeIXT0_EXT1_EE5unameERiS7_S7_iii.exit:20 %store_ln344 = store i10 %imgblock_V_14_1, i10 %imgblock_V_9

]]></Node>
<StgValue><ssdm name="store_ln344"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ZN2xf2cv12Core_ProcessILi3ELi13ELi1ELi17ELi5EEEvPAT3__N8DataTypeIXT0_EXT1_EE5unameERiS7_S7_iii.exit:21 %store_ln344 = store i10 %imgblock_V_14, i10 %imgblock_V_8

]]></Node>
<StgValue><ssdm name="store_ln344"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ZN2xf2cv12Core_ProcessILi3ELi13ELi1ELi17ELi5EEEvPAT3__N8DataTypeIXT0_EXT1_EE5unameERiS7_S7_iii.exit:22 %store_ln344 = store i10 %r_3, i10 %imgblock_V_7

]]></Node>
<StgValue><ssdm name="store_ln344"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ZN2xf2cv12Core_ProcessILi3ELi13ELi1ELi17ELi5EEEvPAT3__N8DataTypeIXT0_EXT1_EE5unameERiS7_S7_iii.exit:23 %store_ln344 = store i10 %imgblock_V_1_load_1, i10 %imgblock_V_6

]]></Node>
<StgValue><ssdm name="store_ln344"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ZN2xf2cv12Core_ProcessILi3ELi13ELi1ELi17ELi5EEEvPAT3__N8DataTypeIXT0_EXT1_EE5unameERiS7_S7_iii.exit:24 %store_ln344 = store i10 %empty_105, i10 %ret

]]></Node>
<StgValue><ssdm name="store_ln344"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ZN2xf2cv12Core_ProcessILi3ELi13ELi1ELi17ELi5EEEvPAT3__N8DataTypeIXT0_EXT1_EE5unameERiS7_S7_iii.exit:25 %store_ln344 = store i10 %imgblock_V_15, i10 %imgblock_V_5

]]></Node>
<StgValue><ssdm name="store_ln344"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ZN2xf2cv12Core_ProcessILi3ELi13ELi1ELi17ELi5EEEvPAT3__N8DataTypeIXT0_EXT1_EE5unameERiS7_S7_iii.exit:26 %store_ln344 = store i10 %imgblock_V_12, i10 %imgblock_V_4

]]></Node>
<StgValue><ssdm name="store_ln344"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ZN2xf2cv12Core_ProcessILi3ELi13ELi1ELi17ELi5EEEvPAT3__N8DataTypeIXT0_EXT1_EE5unameERiS7_S7_iii.exit:27 %store_ln344 = store i10 %imgblock_V_11, i10 %imgblock_V_3

]]></Node>
<StgValue><ssdm name="store_ln344"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
_ZN2xf2cv12Core_ProcessILi3ELi13ELi1ELi17ELi5EEEvPAT3__N8DataTypeIXT0_EXT1_EE5unameERiS7_S7_iii.exit:28 %store_ln344 = store i10 %empty, i10 %imgblock_V_2

]]></Node>
<StgValue><ssdm name="store_ln344"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
_ZN2xf2cv12Core_ProcessILi3ELi13ELi1ELi17ELi5EEEvPAT3__N8DataTypeIXT0_EXT1_EE5unameERiS7_S7_iii.exit:29 %store_ln344 = store i10 %empty_104, i10 %imgblock_V_1

]]></Node>
<StgValue><ssdm name="store_ln344"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ZN2xf2cv12Core_ProcessILi3ELi13ELi1ELi17ELi5EEEvPAT3__N8DataTypeIXT0_EXT1_EE5unameERiS7_S7_iii.exit:30 %store_ln344 = store i10 %ret_load, i10 %imgblock_V

]]></Node>
<StgValue><ssdm name="store_ln344"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="170" st_id="4" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
<literal name="trunc_ln_read" val="0"/>
<literal name="trunc_ln135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="10" op_3_bw="10" op_4_bw="10" op_5_bw="10" op_6_bw="10" op_7_bw="10" op_8_bw="10" op_9_bw="10">
<![CDATA[
if.then3.i:0 %b = call i13 @rb_kernel<ap_uint<10>, 5>, i10 %imgblock_V_load, i10 %imgblock_V_3_load_1, i10 %imgblock_V_1_load, i10 %imgblock_V_4_load, i10 %r_3, i10 %imgblock_V_14_1, i10 %imgblock_V_5_load_1, i10 %imgblock_V_2_load, i10 %p_Val2_27

]]></Node>
<StgValue><ssdm name="b"/></StgValue>
</operation>

<operation id="171" st_id="4" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
<literal name="trunc_ln_read" val="0"/>
<literal name="trunc_ln135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="10" op_3_bw="10" op_4_bw="10" op_5_bw="10" op_6_bw="10" op_7_bw="10" op_8_bw="10" op_9_bw="10">
<![CDATA[
if.then3.i:1 %g = call i13 @g_kernel<ap_uint<10>, 5>, i10 %imgblock_V_load, i10 %imgblock_V_11, i10 %imgblock_V_4_load, i10 %imgblock_V_12, i10 %r_3, i10 %imgblock_V_14, i10 %imgblock_V_14_1, i10 %imgblock_V_15, i10 %p_Val2_27

]]></Node>
<StgValue><ssdm name="g"/></StgValue>
</operation>

<operation id="172" st_id="4" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
<literal name="trunc_ln_read" val="0"/>
<literal name="trunc_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="10" op_3_bw="10" op_4_bw="10" op_5_bw="10" op_6_bw="10" op_7_bw="10" op_8_bw="10" op_9_bw="10" op_10_bw="10" op_11_bw="10">
<![CDATA[
if.else.i:0 %b_1 = call i13 @rgb_bgr_kernel<ap_uint<10>, 5>, i10 %imgblock_V_load, i10 %imgblock_V_3_load_1, i10 %imgblock_V_11, i10 %imgblock_V_1_load, i10 %imgblock_V_4_load, i10 %r_3, i10 %imgblock_V_14_1, i10 %imgblock_V_5_load_1, i10 %imgblock_V_15, i10 %imgblock_V_2_load, i10 %p_Val2_27

]]></Node>
<StgValue><ssdm name="b_1"/></StgValue>
</operation>

<operation id="173" st_id="4" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
<literal name="trunc_ln_read" val="0"/>
<literal name="trunc_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="10" op_3_bw="10" op_4_bw="10" op_5_bw="10" op_6_bw="10" op_7_bw="10" op_8_bw="10" op_9_bw="10" op_10_bw="10" op_11_bw="10">
<![CDATA[
if.else.i:1 %r = call i13 @rgr_bgb_kernel<ap_uint<10>, 5>, i10 %imgblock_V_load, i10 %imgblock_V_3_load_1, i10 %imgblock_V_1_load, i10 %imgblock_V_4_load, i10 %imgblock_V_12, i10 %r_3, i10 %imgblock_V_14, i10 %imgblock_V_14_1, i10 %imgblock_V_5_load_1, i10 %imgblock_V_2_load, i10 %p_Val2_27

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="174" st_id="4" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
<literal name="trunc_ln_read" val="1"/>
<literal name="trunc_ln135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="10" op_3_bw="10" op_4_bw="10" op_5_bw="10" op_6_bw="10" op_7_bw="10" op_8_bw="10" op_9_bw="10" op_10_bw="10" op_11_bw="10">
<![CDATA[
if.then18.i:0 %b_2 = call i13 @rgr_bgb_kernel<ap_uint<10>, 5>, i10 %imgblock_V_load, i10 %imgblock_V_3_load_1, i10 %imgblock_V_1_load, i10 %imgblock_V_4_load, i10 %imgblock_V_12, i10 %r_3, i10 %imgblock_V_14, i10 %imgblock_V_14_1, i10 %imgblock_V_5_load_1, i10 %imgblock_V_2_load, i10 %p_Val2_27

]]></Node>
<StgValue><ssdm name="b_2"/></StgValue>
</operation>

<operation id="175" st_id="4" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
<literal name="trunc_ln_read" val="1"/>
<literal name="trunc_ln135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="10" op_3_bw="10" op_4_bw="10" op_5_bw="10" op_6_bw="10" op_7_bw="10" op_8_bw="10" op_9_bw="10" op_10_bw="10" op_11_bw="10">
<![CDATA[
if.then18.i:1 %r_1 = call i13 @rgb_bgr_kernel<ap_uint<10>, 5>, i10 %imgblock_V_load, i10 %imgblock_V_3_load_1, i10 %imgblock_V_11, i10 %imgblock_V_1_load, i10 %imgblock_V_4_load, i10 %r_3, i10 %imgblock_V_14_1, i10 %imgblock_V_5_load_1, i10 %imgblock_V_15, i10 %imgblock_V_2_load, i10 %p_Val2_27

]]></Node>
<StgValue><ssdm name="r_1"/></StgValue>
</operation>

<operation id="176" st_id="4" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
<literal name="trunc_ln_read" val="1"/>
<literal name="trunc_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="10" op_3_bw="10" op_4_bw="10" op_5_bw="10" op_6_bw="10" op_7_bw="10" op_8_bw="10" op_9_bw="10">
<![CDATA[
if.else27.i:0 %g_1 = call i13 @g_kernel<ap_uint<10>, 5>, i10 %imgblock_V_load, i10 %imgblock_V_11, i10 %imgblock_V_4_load, i10 %imgblock_V_12, i10 %r_3, i10 %imgblock_V_14, i10 %imgblock_V_14_1, i10 %imgblock_V_15, i10 %p_Val2_27

]]></Node>
<StgValue><ssdm name="g_1"/></StgValue>
</operation>

<operation id="177" st_id="4" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
<literal name="trunc_ln_read" val="1"/>
<literal name="trunc_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="10" op_3_bw="10" op_4_bw="10" op_5_bw="10" op_6_bw="10" op_7_bw="10" op_8_bw="10" op_9_bw="10">
<![CDATA[
if.else27.i:1 %r_2 = call i13 @rb_kernel<ap_uint<10>, 5>, i10 %imgblock_V_load, i10 %imgblock_V_3_load_1, i10 %imgblock_V_1_load, i10 %imgblock_V_4_load, i10 %r_3, i10 %imgblock_V_14_1, i10 %imgblock_V_5_load_1, i10 %imgblock_V_2_load, i10 %p_Val2_27

]]></Node>
<StgValue><ssdm name="r_2"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="178" st_id="5" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
<literal name="trunc_ln_read" val="0"/>
<literal name="trunc_ln135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="10" op_3_bw="10" op_4_bw="10" op_5_bw="10" op_6_bw="10" op_7_bw="10" op_8_bw="10" op_9_bw="10">
<![CDATA[
if.then3.i:0 %b = call i13 @rb_kernel<ap_uint<10>, 5>, i10 %imgblock_V_load, i10 %imgblock_V_3_load_1, i10 %imgblock_V_1_load, i10 %imgblock_V_4_load, i10 %r_3, i10 %imgblock_V_14_1, i10 %imgblock_V_5_load_1, i10 %imgblock_V_2_load, i10 %p_Val2_27

]]></Node>
<StgValue><ssdm name="b"/></StgValue>
</operation>

<operation id="179" st_id="5" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
<literal name="trunc_ln_read" val="0"/>
<literal name="trunc_ln135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="10" op_3_bw="10" op_4_bw="10" op_5_bw="10" op_6_bw="10" op_7_bw="10" op_8_bw="10" op_9_bw="10">
<![CDATA[
if.then3.i:1 %g = call i13 @g_kernel<ap_uint<10>, 5>, i10 %imgblock_V_load, i10 %imgblock_V_11, i10 %imgblock_V_4_load, i10 %imgblock_V_12, i10 %r_3, i10 %imgblock_V_14, i10 %imgblock_V_14_1, i10 %imgblock_V_15, i10 %p_Val2_27

]]></Node>
<StgValue><ssdm name="g"/></StgValue>
</operation>

<operation id="180" st_id="5" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
<literal name="trunc_ln_read" val="0"/>
<literal name="trunc_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="10" op_3_bw="10" op_4_bw="10" op_5_bw="10" op_6_bw="10" op_7_bw="10" op_8_bw="10" op_9_bw="10" op_10_bw="10" op_11_bw="10">
<![CDATA[
if.else.i:0 %b_1 = call i13 @rgb_bgr_kernel<ap_uint<10>, 5>, i10 %imgblock_V_load, i10 %imgblock_V_3_load_1, i10 %imgblock_V_11, i10 %imgblock_V_1_load, i10 %imgblock_V_4_load, i10 %r_3, i10 %imgblock_V_14_1, i10 %imgblock_V_5_load_1, i10 %imgblock_V_15, i10 %imgblock_V_2_load, i10 %p_Val2_27

]]></Node>
<StgValue><ssdm name="b_1"/></StgValue>
</operation>

<operation id="181" st_id="5" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
<literal name="trunc_ln_read" val="0"/>
<literal name="trunc_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="10" op_3_bw="10" op_4_bw="10" op_5_bw="10" op_6_bw="10" op_7_bw="10" op_8_bw="10" op_9_bw="10" op_10_bw="10" op_11_bw="10">
<![CDATA[
if.else.i:1 %r = call i13 @rgr_bgb_kernel<ap_uint<10>, 5>, i10 %imgblock_V_load, i10 %imgblock_V_3_load_1, i10 %imgblock_V_1_load, i10 %imgblock_V_4_load, i10 %imgblock_V_12, i10 %r_3, i10 %imgblock_V_14, i10 %imgblock_V_14_1, i10 %imgblock_V_5_load_1, i10 %imgblock_V_2_load, i10 %p_Val2_27

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="182" st_id="5" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
<literal name="trunc_ln_read" val="1"/>
<literal name="trunc_ln135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="10" op_3_bw="10" op_4_bw="10" op_5_bw="10" op_6_bw="10" op_7_bw="10" op_8_bw="10" op_9_bw="10" op_10_bw="10" op_11_bw="10">
<![CDATA[
if.then18.i:0 %b_2 = call i13 @rgr_bgb_kernel<ap_uint<10>, 5>, i10 %imgblock_V_load, i10 %imgblock_V_3_load_1, i10 %imgblock_V_1_load, i10 %imgblock_V_4_load, i10 %imgblock_V_12, i10 %r_3, i10 %imgblock_V_14, i10 %imgblock_V_14_1, i10 %imgblock_V_5_load_1, i10 %imgblock_V_2_load, i10 %p_Val2_27

]]></Node>
<StgValue><ssdm name="b_2"/></StgValue>
</operation>

<operation id="183" st_id="5" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
<literal name="trunc_ln_read" val="1"/>
<literal name="trunc_ln135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="10" op_3_bw="10" op_4_bw="10" op_5_bw="10" op_6_bw="10" op_7_bw="10" op_8_bw="10" op_9_bw="10" op_10_bw="10" op_11_bw="10">
<![CDATA[
if.then18.i:1 %r_1 = call i13 @rgb_bgr_kernel<ap_uint<10>, 5>, i10 %imgblock_V_load, i10 %imgblock_V_3_load_1, i10 %imgblock_V_11, i10 %imgblock_V_1_load, i10 %imgblock_V_4_load, i10 %r_3, i10 %imgblock_V_14_1, i10 %imgblock_V_5_load_1, i10 %imgblock_V_15, i10 %imgblock_V_2_load, i10 %p_Val2_27

]]></Node>
<StgValue><ssdm name="r_1"/></StgValue>
</operation>

<operation id="184" st_id="5" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
<literal name="trunc_ln_read" val="1"/>
<literal name="trunc_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="10" op_3_bw="10" op_4_bw="10" op_5_bw="10" op_6_bw="10" op_7_bw="10" op_8_bw="10" op_9_bw="10">
<![CDATA[
if.else27.i:0 %g_1 = call i13 @g_kernel<ap_uint<10>, 5>, i10 %imgblock_V_load, i10 %imgblock_V_11, i10 %imgblock_V_4_load, i10 %imgblock_V_12, i10 %r_3, i10 %imgblock_V_14, i10 %imgblock_V_14_1, i10 %imgblock_V_15, i10 %p_Val2_27

]]></Node>
<StgValue><ssdm name="g_1"/></StgValue>
</operation>

<operation id="185" st_id="5" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
<literal name="trunc_ln_read" val="1"/>
<literal name="trunc_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="10" op_3_bw="10" op_4_bw="10" op_5_bw="10" op_6_bw="10" op_7_bw="10" op_8_bw="10" op_9_bw="10">
<![CDATA[
if.else27.i:1 %r_2 = call i13 @rb_kernel<ap_uint<10>, 5>, i10 %imgblock_V_load, i10 %imgblock_V_3_load_1, i10 %imgblock_V_1_load, i10 %imgblock_V_4_load, i10 %r_3, i10 %imgblock_V_14_1, i10 %imgblock_V_5_load_1, i10 %imgblock_V_2_load, i10 %p_Val2_27

]]></Node>
<StgValue><ssdm name="r_2"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="186" st_id="6" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
<literal name="trunc_ln_read" val="0"/>
<literal name="trunc_ln135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="10" op_3_bw="10" op_4_bw="10" op_5_bw="10" op_6_bw="10" op_7_bw="10" op_8_bw="10" op_9_bw="10">
<![CDATA[
if.then3.i:0 %b = call i13 @rb_kernel<ap_uint<10>, 5>, i10 %imgblock_V_load, i10 %imgblock_V_3_load_1, i10 %imgblock_V_1_load, i10 %imgblock_V_4_load, i10 %r_3, i10 %imgblock_V_14_1, i10 %imgblock_V_5_load_1, i10 %imgblock_V_2_load, i10 %p_Val2_27

]]></Node>
<StgValue><ssdm name="b"/></StgValue>
</operation>

<operation id="187" st_id="6" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
<literal name="trunc_ln_read" val="0"/>
<literal name="trunc_ln135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="10" op_3_bw="10" op_4_bw="10" op_5_bw="10" op_6_bw="10" op_7_bw="10" op_8_bw="10" op_9_bw="10">
<![CDATA[
if.then3.i:1 %g = call i13 @g_kernel<ap_uint<10>, 5>, i10 %imgblock_V_load, i10 %imgblock_V_11, i10 %imgblock_V_4_load, i10 %imgblock_V_12, i10 %r_3, i10 %imgblock_V_14, i10 %imgblock_V_14_1, i10 %imgblock_V_15, i10 %p_Val2_27

]]></Node>
<StgValue><ssdm name="g"/></StgValue>
</operation>

<operation id="188" st_id="6" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
<literal name="trunc_ln_read" val="0"/>
<literal name="trunc_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="10" op_3_bw="10" op_4_bw="10" op_5_bw="10" op_6_bw="10" op_7_bw="10" op_8_bw="10" op_9_bw="10" op_10_bw="10" op_11_bw="10">
<![CDATA[
if.else.i:0 %b_1 = call i13 @rgb_bgr_kernel<ap_uint<10>, 5>, i10 %imgblock_V_load, i10 %imgblock_V_3_load_1, i10 %imgblock_V_11, i10 %imgblock_V_1_load, i10 %imgblock_V_4_load, i10 %r_3, i10 %imgblock_V_14_1, i10 %imgblock_V_5_load_1, i10 %imgblock_V_15, i10 %imgblock_V_2_load, i10 %p_Val2_27

]]></Node>
<StgValue><ssdm name="b_1"/></StgValue>
</operation>

<operation id="189" st_id="6" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
<literal name="trunc_ln_read" val="0"/>
<literal name="trunc_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="10" op_3_bw="10" op_4_bw="10" op_5_bw="10" op_6_bw="10" op_7_bw="10" op_8_bw="10" op_9_bw="10" op_10_bw="10" op_11_bw="10">
<![CDATA[
if.else.i:1 %r = call i13 @rgr_bgb_kernel<ap_uint<10>, 5>, i10 %imgblock_V_load, i10 %imgblock_V_3_load_1, i10 %imgblock_V_1_load, i10 %imgblock_V_4_load, i10 %imgblock_V_12, i10 %r_3, i10 %imgblock_V_14, i10 %imgblock_V_14_1, i10 %imgblock_V_5_load_1, i10 %imgblock_V_2_load, i10 %p_Val2_27

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="190" st_id="6" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
<literal name="trunc_ln_read" val="1"/>
<literal name="trunc_ln135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="10" op_3_bw="10" op_4_bw="10" op_5_bw="10" op_6_bw="10" op_7_bw="10" op_8_bw="10" op_9_bw="10" op_10_bw="10" op_11_bw="10">
<![CDATA[
if.then18.i:0 %b_2 = call i13 @rgr_bgb_kernel<ap_uint<10>, 5>, i10 %imgblock_V_load, i10 %imgblock_V_3_load_1, i10 %imgblock_V_1_load, i10 %imgblock_V_4_load, i10 %imgblock_V_12, i10 %r_3, i10 %imgblock_V_14, i10 %imgblock_V_14_1, i10 %imgblock_V_5_load_1, i10 %imgblock_V_2_load, i10 %p_Val2_27

]]></Node>
<StgValue><ssdm name="b_2"/></StgValue>
</operation>

<operation id="191" st_id="6" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
<literal name="trunc_ln_read" val="1"/>
<literal name="trunc_ln135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="10" op_3_bw="10" op_4_bw="10" op_5_bw="10" op_6_bw="10" op_7_bw="10" op_8_bw="10" op_9_bw="10" op_10_bw="10" op_11_bw="10">
<![CDATA[
if.then18.i:1 %r_1 = call i13 @rgb_bgr_kernel<ap_uint<10>, 5>, i10 %imgblock_V_load, i10 %imgblock_V_3_load_1, i10 %imgblock_V_11, i10 %imgblock_V_1_load, i10 %imgblock_V_4_load, i10 %r_3, i10 %imgblock_V_14_1, i10 %imgblock_V_5_load_1, i10 %imgblock_V_15, i10 %imgblock_V_2_load, i10 %p_Val2_27

]]></Node>
<StgValue><ssdm name="r_1"/></StgValue>
</operation>

<operation id="192" st_id="6" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
<literal name="trunc_ln_read" val="1"/>
<literal name="trunc_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="10" op_3_bw="10" op_4_bw="10" op_5_bw="10" op_6_bw="10" op_7_bw="10" op_8_bw="10" op_9_bw="10">
<![CDATA[
if.else27.i:0 %g_1 = call i13 @g_kernel<ap_uint<10>, 5>, i10 %imgblock_V_load, i10 %imgblock_V_11, i10 %imgblock_V_4_load, i10 %imgblock_V_12, i10 %r_3, i10 %imgblock_V_14, i10 %imgblock_V_14_1, i10 %imgblock_V_15, i10 %p_Val2_27

]]></Node>
<StgValue><ssdm name="g_1"/></StgValue>
</operation>

<operation id="193" st_id="6" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
<literal name="trunc_ln_read" val="1"/>
<literal name="trunc_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="10" op_3_bw="10" op_4_bw="10" op_5_bw="10" op_6_bw="10" op_7_bw="10" op_8_bw="10" op_9_bw="10">
<![CDATA[
if.else27.i:1 %r_2 = call i13 @rb_kernel<ap_uint<10>, 5>, i10 %imgblock_V_load, i10 %imgblock_V_3_load_1, i10 %imgblock_V_1_load, i10 %imgblock_V_4_load, i10 %r_3, i10 %imgblock_V_14_1, i10 %imgblock_V_5_load_1, i10 %imgblock_V_2_load, i10 %p_Val2_27

]]></Node>
<StgValue><ssdm name="r_2"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="194" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="13" op_0_bw="10">
<![CDATA[
for.inc424:7 %zext_ln124 = zext i10 %r_3

]]></Node>
<StgValue><ssdm name="zext_ln124"/></StgValue>
</operation>

<operation id="195" st_id="7" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
<literal name="trunc_ln_read" val="0"/>
<literal name="trunc_ln135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="10" op_3_bw="10" op_4_bw="10" op_5_bw="10" op_6_bw="10" op_7_bw="10" op_8_bw="10" op_9_bw="10">
<![CDATA[
if.then3.i:0 %b = call i13 @rb_kernel<ap_uint<10>, 5>, i10 %imgblock_V_load, i10 %imgblock_V_3_load_1, i10 %imgblock_V_1_load, i10 %imgblock_V_4_load, i10 %r_3, i10 %imgblock_V_14_1, i10 %imgblock_V_5_load_1, i10 %imgblock_V_2_load, i10 %p_Val2_27

]]></Node>
<StgValue><ssdm name="b"/></StgValue>
</operation>

<operation id="196" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
<literal name="trunc_ln_read" val="0"/>
<literal name="trunc_ln135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0">
<![CDATA[
if.then3.i:2 %br_ln129 = br void %_ZN2xf2cv12Core_ProcessILi3ELi13ELi1ELi17ELi5EEEvPAT3__N8DataTypeIXT0_EXT1_EE5unameERiS7_S7_iii.exit

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="197" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
<literal name="trunc_ln_read" val="0"/>
<literal name="trunc_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="0">
<![CDATA[
if.else.i:2 %br_ln0 = br void %_ZN2xf2cv12Core_ProcessILi3ELi13ELi1ELi17ELi5EEEvPAT3__N8DataTypeIXT0_EXT1_EE5unameERiS7_S7_iii.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="198" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
<literal name="trunc_ln_read" val="1"/>
<literal name="trunc_ln135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="0">
<![CDATA[
if.then18.i:2 %br_ln139 = br void %_ZN2xf2cv12Core_ProcessILi3ELi13ELi1ELi17ELi5EEEvPAT3__N8DataTypeIXT0_EXT1_EE5unameERiS7_S7_iii.exit

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="199" st_id="7" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
<literal name="trunc_ln_read" val="1"/>
<literal name="trunc_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="10" op_3_bw="10" op_4_bw="10" op_5_bw="10" op_6_bw="10" op_7_bw="10" op_8_bw="10" op_9_bw="10">
<![CDATA[
if.else27.i:1 %r_2 = call i13 @rb_kernel<ap_uint<10>, 5>, i10 %imgblock_V_load, i10 %imgblock_V_3_load_1, i10 %imgblock_V_1_load, i10 %imgblock_V_4_load, i10 %r_3, i10 %imgblock_V_14_1, i10 %imgblock_V_5_load_1, i10 %imgblock_V_2_load, i10 %p_Val2_27

]]></Node>
<StgValue><ssdm name="r_2"/></StgValue>
</operation>

<operation id="200" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
<literal name="trunc_ln_read" val="1"/>
<literal name="trunc_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0">
<![CDATA[
if.else27.i:2 %br_ln0 = br void %_ZN2xf2cv12Core_ProcessILi3ELi13ELi1ELi17ELi5EEEvPAT3__N8DataTypeIXT0_EXT1_EE5unameERiS7_S7_iii.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="219" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.inc431.loopexit.exitStub:0 %imgblock_V_3_load = load i10 %imgblock_V_3

]]></Node>
<StgValue><ssdm name="imgblock_V_3_load"/></StgValue>
</operation>

<operation id="220" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.inc431.loopexit.exitStub:1 %imgblock_V_4_load_1 = load i10 %imgblock_V_4

]]></Node>
<StgValue><ssdm name="imgblock_V_4_load_1"/></StgValue>
</operation>

<operation id="221" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.inc431.loopexit.exitStub:2 %imgblock_V_5_load = load i10 %imgblock_V_5

]]></Node>
<StgValue><ssdm name="imgblock_V_5_load"/></StgValue>
</operation>

<operation id="222" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="10">
<![CDATA[
for.inc431.loopexit.exitStub:3 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i10P0A, i10 %imgblock_V_12_out, i10 %imgblock_V_5_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="223" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="10">
<![CDATA[
for.inc431.loopexit.exitStub:4 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i10P0A, i10 %imgblock_V_9_out, i10 %imgblock_V_12

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="224" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="10">
<![CDATA[
for.inc431.loopexit.exitStub:5 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i10P0A, i10 %imgblock_V_8_out, i10 %imgblock_V_4_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="225" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="10">
<![CDATA[
for.inc431.loopexit.exitStub:6 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i10P0A, i10 %imgblock_V_5_out, i10 %imgblock_V_3_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="226" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="0">
<![CDATA[
for.inc431.loopexit.exitStub:7 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="201" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0" op_4_bw="13" op_5_bw="0" op_6_bw="13" op_7_bw="0">
<![CDATA[
_ZN2xf2cv12Core_ProcessILi3ELi13ELi1ELi17ELi5EEEvPAT3__N8DataTypeIXT0_EXT1_EE5unameERiS7_S7_iii.exit:0 %b_5 = phi i13 %b, void %if.then3.i, i13 %b_1, void %if.else.i, i13 %b_2, void %if.then18.i, i13 %zext_ln124, void %if.else27.i

]]></Node>
<StgValue><ssdm name="b_5"/></StgValue>
</operation>

<operation id="202" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0" op_4_bw="13" op_5_bw="0" op_6_bw="13" op_7_bw="0">
<![CDATA[
_ZN2xf2cv12Core_ProcessILi3ELi13ELi1ELi17ELi5EEEvPAT3__N8DataTypeIXT0_EXT1_EE5unameERiS7_S7_iii.exit:1 %g_4 = phi i13 %g, void %if.then3.i, i13 %zext_ln124, void %if.else.i, i13 %zext_ln124, void %if.then18.i, i13 %g_1, void %if.else27.i

]]></Node>
<StgValue><ssdm name="g_4"/></StgValue>
</operation>

<operation id="203" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0" op_4_bw="13" op_5_bw="0" op_6_bw="13" op_7_bw="0">
<![CDATA[
_ZN2xf2cv12Core_ProcessILi3ELi13ELi1ELi17ELi5EEEvPAT3__N8DataTypeIXT0_EXT1_EE5unameERiS7_S7_iii.exit:2 %r_5 = phi i13 %zext_ln124, void %if.then3.i, i13 %r, void %if.else.i, i13 %r_1, void %if.then18.i, i13 %r_2, void %if.else27.i

]]></Node>
<StgValue><ssdm name="r_5"/></StgValue>
</operation>

<operation id="204" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="3" op_0_bw="3" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN2xf2cv12Core_ProcessILi3ELi13ELi1ELi17ELi5EEEvPAT3__N8DataTypeIXT0_EXT1_EE5unameERiS7_S7_iii.exit:5 %tmp = partselect i3 @_ssdm_op_PartSelect.i3.i13.i32.i32, i13 %b_5, i32 10, i32 12

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="205" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN2xf2cv12Core_ProcessILi3ELi13ELi1ELi17ELi5EEEvPAT3__N8DataTypeIXT0_EXT1_EE5unameERiS7_S7_iii.exit:6 %icmp_ln40 = icmp_ne  i3 %tmp, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln40"/></StgValue>
</operation>

<operation id="206" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="10" op_0_bw="13">
<![CDATA[
_ZN2xf2cv12Core_ProcessILi3ELi13ELi1ELi17ELi5EEEvPAT3__N8DataTypeIXT0_EXT1_EE5unameERiS7_S7_iii.exit:7 %trunc_ln260 = trunc i13 %b_5

]]></Node>
<StgValue><ssdm name="trunc_ln260"/></StgValue>
</operation>

<operation id="207" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
_ZN2xf2cv12Core_ProcessILi3ELi13ELi1ELi17ELi5EEEvPAT3__N8DataTypeIXT0_EXT1_EE5unameERiS7_S7_iii.exit:8 %select_ln40 = select i1 %icmp_ln40, i10 1023, i10 %trunc_ln260

]]></Node>
<StgValue><ssdm name="select_ln40"/></StgValue>
</operation>

<operation id="208" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="3" op_0_bw="3" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN2xf2cv12Core_ProcessILi3ELi13ELi1ELi17ELi5EEEvPAT3__N8DataTypeIXT0_EXT1_EE5unameERiS7_S7_iii.exit:9 %tmp_47 = partselect i3 @_ssdm_op_PartSelect.i3.i13.i32.i32, i13 %g_4, i32 10, i32 12

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="209" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN2xf2cv12Core_ProcessILi3ELi13ELi1ELi17ELi5EEEvPAT3__N8DataTypeIXT0_EXT1_EE5unameERiS7_S7_iii.exit:10 %icmp_ln40_1 = icmp_ne  i3 %tmp_47, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln40_1"/></StgValue>
</operation>

<operation id="210" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="10" op_0_bw="13">
<![CDATA[
_ZN2xf2cv12Core_ProcessILi3ELi13ELi1ELi17ELi5EEEvPAT3__N8DataTypeIXT0_EXT1_EE5unameERiS7_S7_iii.exit:11 %trunc_ln260_3 = trunc i13 %g_4

]]></Node>
<StgValue><ssdm name="trunc_ln260_3"/></StgValue>
</operation>

<operation id="211" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
_ZN2xf2cv12Core_ProcessILi3ELi13ELi1ELi17ELi5EEEvPAT3__N8DataTypeIXT0_EXT1_EE5unameERiS7_S7_iii.exit:12 %select_ln40_1 = select i1 %icmp_ln40_1, i10 1023, i10 %trunc_ln260_3

]]></Node>
<StgValue><ssdm name="select_ln40_1"/></StgValue>
</operation>

<operation id="212" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="3" op_0_bw="3" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN2xf2cv12Core_ProcessILi3ELi13ELi1ELi17ELi5EEEvPAT3__N8DataTypeIXT0_EXT1_EE5unameERiS7_S7_iii.exit:13 %tmp_48 = partselect i3 @_ssdm_op_PartSelect.i3.i13.i32.i32, i13 %r_5, i32 10, i32 12

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="213" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN2xf2cv12Core_ProcessILi3ELi13ELi1ELi17ELi5EEEvPAT3__N8DataTypeIXT0_EXT1_EE5unameERiS7_S7_iii.exit:14 %icmp_ln40_2 = icmp_ne  i3 %tmp_48, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln40_2"/></StgValue>
</operation>

<operation id="214" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="10" op_0_bw="13">
<![CDATA[
_ZN2xf2cv12Core_ProcessILi3ELi13ELi1ELi17ELi5EEEvPAT3__N8DataTypeIXT0_EXT1_EE5unameERiS7_S7_iii.exit:15 %trunc_ln260_4 = trunc i13 %r_5

]]></Node>
<StgValue><ssdm name="trunc_ln260_4"/></StgValue>
</operation>

<operation id="215" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
_ZN2xf2cv12Core_ProcessILi3ELi13ELi1ELi17ELi5EEEvPAT3__N8DataTypeIXT0_EXT1_EE5unameERiS7_S7_iii.exit:16 %select_ln40_2 = select i1 %icmp_ln40_2, i10 1023, i10 %trunc_ln260_4

]]></Node>
<StgValue><ssdm name="select_ln40_2"/></StgValue>
</operation>

<operation id="216" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="30" op_0_bw="30" op_1_bw="10" op_2_bw="10" op_3_bw="10">
<![CDATA[
_ZN2xf2cv12Core_ProcessILi3ELi13ELi1ELi17ELi5EEEvPAT3__N8DataTypeIXT0_EXT1_EE5unameERiS7_S7_iii.exit:17 %p_Result_s = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i10.i10.i10, i10 %select_ln40_2, i10 %select_ln40_1, i10 %select_ln40

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="217" st_id="8" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="0" op_1_bw="30" op_2_bw="30">
<![CDATA[
_ZN2xf2cv12Core_ProcessILi3ELi13ELi1ELi17ELi5EEEvPAT3__N8DataTypeIXT0_EXT1_EE5unameERiS7_S7_iii.exit:18 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i30P0A, i30 %demosaic_out_data241, i30 %p_Result_s

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="218" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="0">
<![CDATA[
_ZN2xf2cv12Core_ProcessILi3ELi13ELi1ELi17ELi5EEEvPAT3__N8DataTypeIXT0_EXT1_EE5unameERiS7_S7_iii.exit:33 %br_ln344 = br void %for.body159

]]></Node>
<StgValue><ssdm name="br_ln344"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
