#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Dec  9 03:09:23 2024
# Process ID: 32712
# Current directory: F:/01_SoC/myOLEDrgb_SW
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent25336 F:\01_SoC\myOLEDrgb_SW\myOLEDrgb_SW.xpr
# Log file: F:/01_SoC/myOLEDrgb_SW/vivado.log
# Journal file: F:/01_SoC/myOLEDrgb_SW\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.xpr
WARNING: [Board 49-91] Board repository path 'C:/Users/foodbug/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store' does not exist, it will not be used to search board files.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/Users/foodbug/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/01_SoC/ip_repo/OLEDrgb_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'f:/01_SoC/ip_repo/OLEDrgb_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/01_SoC/ip_repo/OLEDrgb_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
open_bd_design {F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding component instance block -- xilinx.com:user:OLEDrgb:1.0 - OLEDrgb_0
Successfully read diagram <design_1> from BD file <F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.srcs/sources_1/bd/design_1/design_1.bd>
launch_sdk -workspace F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk -hwspec F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk -hwspec F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
ipx::edit_ip_in_project -upgrade true -name OLEDrgb_v1_0_project -directory F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.tmp/OLEDrgb_v1_0_project f:/01_SoC/ip_repo/OLEDrgb_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/01_SoC/ip_repo/OLEDrgb_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'f:/01_SoC/ip_repo/OLEDrgb_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/01_SoC/ip_repo/OLEDrgb_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/OLEDrgb_1.0/hdl/OLEDrgb_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/OLEDrgb_1.0/hdl/spi_master.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/OLEDrgb_1.0/hdl/OLEDrgb_v1_0.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/OLEDrgb_1.0/hdl/tb_spi.v:]
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'f:/01_SoC/ip_repo/OLEDrgb_1.0/component.xml' ignored by IP packager.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'f:/01_SoC/ip_repo/OLEDrgb_1.0/component.xml' ignored by IP packager.
INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXI': References existing memory map 'S00_AXI'.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 27 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path f:/01_SoC/ip_repo/OLEDrgb_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'f:/01_SoC/ip_repo/OLEDrgb_1.0'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:OLEDrgb:1.0 [get_ips  design_1_OLEDrgb_0_1] -log ip_upgrade.log
Upgrading 'F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.srcs/sources_1/bd/design_1/design_1.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.runs/design_1_OLEDrgb_0_1_synth_1

INFO: [IP_Flow 19-3422] Upgraded design_1_OLEDrgb_0_1 (OLEDrgb_v1.0 1.0) from revision 26 to revision 27
Wrote  : <F:\01_SoC\myOLEDrgb_SW\myOLEDrgb_SW.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'F:/01_SoC/myOLEDrgb_SW/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_OLEDrgb_0_1] -no_script -sync -force -quiet
generate_target all [get_files  F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : <F:\01_SoC\myOLEDrgb_SW\myOLEDrgb_SW.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block OLEDrgb_0 .
WARNING: [IP_Flow 19-3452] Invalid long/float value '5e+07' specified for parameter 'FREQ_HZ(CLK)' for design_1_auto_pc_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.srcs/sources_1/bd/design_1/synth/design_1.hwdef
catch { config_ip_cache -export [get_ips -all design_1_OLEDrgb_0_1] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 2d0b21200dc3d950; cache size = 15.676 MB.
export_ip_user_files -of_objects [get_files F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 12 design_1_OLEDrgb_0_1_synth_1
[Mon Dec  9 03:41:12 2024] Launched design_1_OLEDrgb_0_1_synth_1...
Run output will be captured here: F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.runs/design_1_OLEDrgb_0_1_synth_1/runme.log
export_simulation -of_objects [get_files F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.srcs/sources_1/bd/design_1/design_1.bd] -directory F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.ip_user_files/sim_scripts -ip_user_files_dir F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.ip_user_files -ipstatic_source_dir F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.cache/compile_simlib/modelsim} {questa=F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.cache/compile_simlib/questa} {riviera=F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.cache/compile_simlib/riviera} {activehdl=F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Mon Dec  9 03:49:34 2024] Launched synth_1...
Run output will be captured here: F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.runs/synth_1/runme.log
[Mon Dec  9 03:49:34 2024] Launched impl_1...
Run output will be captured here: F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351B7AC1BA
set_property PROGRAM.FILE {F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
file copy -force F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.runs/impl_1/design_1_wrapper.sysdef F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper.hdf

close_hw
launch_sdk -workspace F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk -hwspec F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk -hwspec F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
file copy -force F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.runs/impl_1/design_1_wrapper.sysdef F:/01_SoC/myOLEDrgb_SW/myOLEDrgb_SW.sdk/design_1_wrapper.hdf

exit
INFO: [Common 17-206] Exiting Vivado at Mon Dec  9 04:24:33 2024...
