/*******************************************************************************
Copyright (c) 2022 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.

Portions of Raptor Design Suite are utilized under the following third-party copyright notices:

(c) Copyright 1999 - 2022 Verific Design Automation Inc. All rights reserved.

Parallax Static Timing Analyzer Copyright (c) 2021, Parallax Software, Inc. All rights reserved.
*********************************************************************************/

Version    : 0.5.46
Git Hash   : 3c17360
Built      : Apr  9 2023
Built type : Engineering
Log Time   : Mon Apr 10 09:50:24 2023 GMT

[ 14:50:24 ] Synthesize has started
[ 14:50:24 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_09_2023_09_15_01/bin/yosys -s dsp_mul_signed_reg_active_low_async_reset.ys -l dsp_mul_signed_reg_active_low_async_reset_synth.log
[ 14:50:29 ] Duration: 4454 ms. Max utilization: 112 MB
