
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.784069                       # Number of seconds simulated
sim_ticks                                784068783500                       # Number of ticks simulated
final_tick                               784068783500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 479400                       # Simulator instruction rate (inst/s)
host_op_rate                                   536303                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1343877716                       # Simulator tick rate (ticks/s)
host_mem_usage                                 672104                       # Number of bytes of host memory used
host_seconds                                   583.44                       # Real time elapsed on the host
sim_insts                                   279699871                       # Number of instructions simulated
sim_ops                                     312899515                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 784068783500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst      100696864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       16753824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          117450688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst    100696864                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     100696864                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2778976                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2778976                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst         3146777                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          523557                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3670334                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        86843                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              86843                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         128428610                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          21367799                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             149796409                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    128428610                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        128428610                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3544301                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              3544301                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3544301                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        128428610                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         21367799                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            153340710                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       110.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples   3146777.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    465507.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.042886047250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            5                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            5                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             7508429                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                 82                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3670334                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      86843                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3670334                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    86843                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              231186176                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3715200                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    5376                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               117450688                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2778976                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  58050                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 86733                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            277152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            125776                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            146465                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            748236                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            620356                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            288384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             38036                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             46347                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             67515                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            176133                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           454242                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           256318                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            66811                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           277298                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            21426                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1789                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                50                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                12                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                16                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  784068686500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5               3670334                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                86843                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3612284                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       840184                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    275.166468                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   177.582258                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   272.716425                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       282794     33.66%     33.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       228794     27.23%     60.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       102142     12.16%     73.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        74273      8.84%     81.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        42563      5.07%     86.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        27161      3.23%     90.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        22313      2.66%     92.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        19402      2.31%     95.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        40742      4.85%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       840184                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            5                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean          15646                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    668.334772                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  34287.708388                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095            4     80.00%     80.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::73728-77823            1     20.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             5                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            5                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.800000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.771851                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.095445                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                3     60.00%     60.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                2     40.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             5                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst    100696864                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     14896224                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks         2688                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 128428609.988143980503                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 18998618.888389911503                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3428.270652481601                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst      3146777                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       523557                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        86843                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst 101161914500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  18889183500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 387511766000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     32147.79                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     36078.56                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4462210.73                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                  52320773000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            120051098000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                18061420000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     14484.13                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33234.13                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       294.85                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.01                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    149.80                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      3.54                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.30                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.30                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.30                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  2772107                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      71                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.74                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                64.55                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     208685.59                       # Average gap between requests
system.mem_ctrls.pageHitRate                    76.74                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               4021590720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               2137507185                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             16355969280                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                 433260                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         61136396880.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          42629341260                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           1334088960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    273433397550                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     29915077920                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       2335073460                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           433299237765                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            552.629115                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         687113040250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    572531500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   25861420000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   9569889250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  77897234000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   70521650250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 599646058500                       # Time in different power states
system.mem_ctrls_1.actEnergy               1977365880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               1050991095                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              9435738480                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                   5220                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         60059547600.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          29390270460                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           1848864000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy    247610397990                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     57593193120                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       8232955620                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           417234490305                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            532.140163                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         714722627250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE   2064465000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   25405900000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  21735723500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN 149982782250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   41875744250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 543004168500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 784068783500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 784068783500                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 784068783500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 784068783500                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 784068783500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                 19743                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    784068783500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       1568137567                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   279699871                       # Number of instructions committed
system.cpu.committedOps                     312899515                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             284795361                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                     16                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                    12537425                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     33436786                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    284795361                       # number of integer instructions
system.cpu.num_fp_insts                            16                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads           432483337                       # number of times the integer registers were read
system.cpu.num_int_register_writes          213923048                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                   16                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads           1014796208                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           203188305                       # number of times the CC registers were written
system.cpu.num_mem_refs                      46810726                       # number of memory refs
system.cpu.num_load_insts                    24374975                       # Number of load instructions
system.cpu.num_store_insts                   22435751                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 1568137567                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          45257087                       # Number of branches fetched
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                 265949965     83.94%     83.94% # Class of executed instruction
system.cpu.op_class::IntMult                  3932501      1.24%     85.18% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     85.18% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     85.18% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     85.18% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     85.18% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     85.18% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     85.18% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     85.18% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     85.18% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     85.18% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     85.18% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     85.18% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     85.18% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     85.18% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     85.18% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     85.18% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     85.18% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     85.18% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     85.18% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     85.18% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     85.18% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     85.18% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     85.18% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     85.18% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     85.18% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     85.18% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc             146358      0.05%     85.23% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     85.23% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     85.23% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     85.23% # Class of executed instruction
system.cpu.op_class::MemRead                 24374975      7.69%     92.92% # Class of executed instruction
system.cpu.op_class::MemWrite                22435735      7.08%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                 16      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  316839550                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 784068783500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            30.999918                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            43514048                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2821626                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             15.421621                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            181500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    30.999918                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.968747                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.968747                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         176877818                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        176877818                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 784068783500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data     19643503                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        19643503                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data     20817977                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       20817977                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::.cpu.data       115471                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       115471                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data       115471                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       115471                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::.cpu.data     40461480                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         40461480                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     40461480                       # number of overall hits
system.cpu.dcache.overall_hits::total        40461480                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data      2133231                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2133231                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data       688395                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       688395                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data      2821626                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2821626                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      2821626                       # number of overall misses
system.cpu.dcache.overall_misses::total       2821626                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  63056532000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  63056532000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  13077159000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  13077159000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data  76133691000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  76133691000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  76133691000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  76133691000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     21776734                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21776734                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data     21506372                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     21506372                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data       115471                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       115471                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.cpu.data       115471                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       115471                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data     43283106                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     43283106                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     43283106                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     43283106                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.097959                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.097959                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.032009                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.032009                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.065190                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.065190                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.065190                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.065190                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 29559.167291                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 29559.167291                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 18996.592073                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 18996.592073                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 26982.204941                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 26982.204941                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 26982.204941                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 26982.204941                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1104241                       # number of writebacks
system.cpu.dcache.writebacks::total           1104241                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      2133231                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2133231                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       688395                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       688395                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data      2821626                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2821626                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      2821626                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2821626                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  60923301000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  60923301000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  12388764000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  12388764000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  73312065000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  73312065000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  73312065000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  73312065000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.097959                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.097959                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.032009                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.032009                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.065190                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.065190                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.065190                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.065190                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 28559.167291                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 28559.167291                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 17996.592073                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 17996.592073                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 25982.204941                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 25982.204941                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 25982.204941                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 25982.204941                       # average overall mshr miss latency
system.cpu.dcache.replacements                2821595                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 784068783500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            63.999262                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           280599523                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs          13231258                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             21.207320                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    63.999262                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999988                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999988                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         293830781                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        293830781                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 784068783500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst    267368265                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       267368265                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst    267368265                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        267368265                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    267368265                       # number of overall hits
system.cpu.icache.overall_hits::total       267368265                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst     13231258                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total      13231258                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst     13231258                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total       13231258                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst     13231258                       # number of overall misses
system.cpu.icache.overall_misses::total      13231258                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst 400234270000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 400234270000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst 400234270000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 400234270000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst 400234270000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 400234270000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    280599523                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    280599523                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst    280599523                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    280599523                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    280599523                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    280599523                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.047154                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.047154                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.047154                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.047154                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.047154                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.047154                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 30249.147133                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 30249.147133                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 30249.147133                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 30249.147133                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 30249.147133                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 30249.147133                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks     13231194                       # number of writebacks
system.cpu.icache.writebacks::total          13231194                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst     13231258                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total     13231258                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst     13231258                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total     13231258                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst     13231258                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total     13231258                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst 387003012000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 387003012000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst 387003012000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 387003012000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst 387003012000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 387003012000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.047154                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.047154                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.047154                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.047154                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.047154                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.047154                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 29249.147133                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 29249.147133                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 29249.147133                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 29249.147133                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 29249.147133                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 29249.147133                       # average overall mshr miss latency
system.cpu.icache.replacements               13231194                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 784068783500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   511.983427                       # Cycle average of tags in use
system.l2.tags.total_refs                    31974727                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   3683405                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.680752                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      17.718970                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       388.665490                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       105.598967                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.034607                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.759112                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.206248                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999968                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           512                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           87                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           78                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          344                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 515292893                       # Number of tag accesses
system.l2.tags.data_accesses                515292893                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 784068783500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks      1104241                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1104241                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks     13141992                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         13141992                       # number of WritebackClean hits
system.l2.ReadExReq_hits::.cpu.data            601951                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                601951                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst       10084481                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           10084481                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data       1696118                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1696118                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst             10084481                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data              2298069                       # number of demand (read+write) hits
system.l2.demand_hits::total                 12382550                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst            10084481                       # number of overall hits
system.l2.overall_hits::.cpu.data             2298069                       # number of overall hits
system.l2.overall_hits::total                12382550                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data           86444                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               86444                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst      3146777                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          3146777                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data       437113                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          437113                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst            3146777                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             523557                       # number of demand (read+write) misses
system.l2.demand_misses::total                3670334                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst           3146777                       # number of overall misses
system.l2.overall_misses::.cpu.data            523557                       # number of overall misses
system.l2.overall_misses::total               3670334                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data   5035686000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    5035686000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst 261144077500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 261144077500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data  39909150500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  39909150500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst 261144077500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  44944836500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     306088914000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst 261144077500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  44944836500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    306088914000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks      1104241                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1104241                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks     13141992                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     13141992                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data        688395                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            688395                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst     13231258                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       13231258                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data      2133231                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2133231                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst         13231258                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          2821626                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             16052884                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst        13231258                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         2821626                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            16052884                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.125573                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.125573                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.237829                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.237829                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.204907                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.204907                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.237829                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.185552                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.228640                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.237829                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.185552                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.228640                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 58253.736523                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 58253.736523                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 82987.792748                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82987.792748                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 91301.678285                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 91301.678285                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 82987.792748                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 85845.163946                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83395.384180                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 82987.792748                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 85845.163946                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83395.384180                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               86843                       # number of writebacks
system.l2.writebacks::total                     86843                       # number of writebacks
system.l2.CleanEvict_mshr_misses::.writebacks          866                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           866                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu.data        86444                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          86444                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst      3146777                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      3146777                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data       437113                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       437113                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst       3146777                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        523557                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3670334                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst      3146777                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       523557                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3670334                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   4171246000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   4171246000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst 229676307500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 229676307500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  35538020500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  35538020500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst 229676307500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  39709266500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 269385574000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst 229676307500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  39709266500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 269385574000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.125573                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.125573                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.237829                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.237829                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.204907                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.204907                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.237829                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.185552                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.228640                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.237829                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.185552                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.228640                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 48253.736523                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 48253.736523                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 72987.792748                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72987.792748                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 81301.678285                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81301.678285                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 72987.792748                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 75845.163946                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73395.384180                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 72987.792748                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 75845.163946                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73395.384180                       # average overall mshr miss latency
system.l2.replacements                        3682893                       # number of replacements
system.membus.snoop_filter.tot_requests       7340138                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests      3669822                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 784068783500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            3583890                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        86843                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3582961                       # Transaction distribution
system.membus.trans_dist::ReadExReq             86444                       # Transaction distribution
system.membus.trans_dist::ReadExResp            86444                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3583890                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     11010472                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               11010472                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    120229664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               120229664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3670334                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3670334    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             3670334                       # Request fanout histogram
system.membus.reqLayer0.occupancy          7638231000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy        12153069000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.6                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     32105673                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     16052789                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests       130080                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          13955                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        13955                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 784068783500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          15364489                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1191084                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     13231194                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5313404                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           688395                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          688395                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      13231258                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2133231                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side     39693710                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      8464847                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              48158557                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    846798464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    125627744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              972426208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         3682893                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2778976                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         19735777                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.007298                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.085117                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               19591742     99.27%     99.27% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 144035      0.73%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           19735777                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        23220554000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       13231258000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2821626000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
