---
layout: default
title: 5.3 DRCãƒ»LVSãƒã‚§ãƒƒã‚¯ã¨ã‚¨ãƒ©ãƒ¼è§£æ
---

---

# ğŸ§ª 5.3 DRCãƒ»LVSãƒã‚§ãƒƒã‚¯ã¨ã‚¨ãƒ©ãƒ¼è§£æ  
**5.3 DRC & LVS Check and Error Analysis**

---

æœ¬ç¯€ã§ã¯ã€OpenLaneã«ã‚ˆã‚‹ç‰©ç†è¨­è¨ˆã®æœ€çµ‚æ®µéšã§å®Ÿæ–½ã•ã‚Œã‚‹  
**DRCï¼ˆDesign Rule Checkï¼‰ãŠã‚ˆã³ LVSï¼ˆLayout vs Schematicï¼‰ãƒã‚§ãƒƒã‚¯ã®èª­ã¿è§£ãã¨è§£ææ–¹æ³•** ã‚’è§£èª¬ã—ã¾ã™ã€‚

These checks are critical for verifying **manufacturability and logical consistency** of the layout.

---

## ğŸ“ DRCï¼šãƒ‡ã‚¶ã‚¤ãƒ³ãƒ«ãƒ¼ãƒ«ãƒã‚§ãƒƒã‚¯  
**DRC: Design Rule Check**

### â–¶ ğŸ¯ ç›®çš„ï½œPurpose

| æ—¥æœ¬èª | English |
|--------|---------|
| åŠå°ä½“è£½é€ ã®ç‰©ç†ãƒ«ãƒ¼ãƒ«ã«é•åã—ã¦ã„ãªã„ã‹æ¤œå‡º | Detect physical violations of fabrication rules |
| æœ€å°å¹…ã€ã‚¹ãƒšãƒ¼ã‚¹ã€VIAæ§‹é€ ãªã©ã‚’ãƒã‚§ãƒƒã‚¯ | Check width, spacing, via enclosure, etc. |

---

### â–¶ ğŸ“ å‡ºåŠ›ãƒ•ã‚¡ã‚¤ãƒ«ï½œOutput File

```sh
runs/<design>/reports/signoff/drc.rpt
```

---

### â–¶ âœ… ç¢ºèªé …ç›®ï½œCommon Checks

| é …ç›® | å†…å®¹ï¼ˆæ—¥æœ¬èªï¼‰ | å†…å®¹ï¼ˆEnglishï¼‰ |
|------|----------------|-----------------|
| Spacing Rule | é…ç·šé–“éš”ãŒç‹­ã™ããªã„ã‹ | Minimum metal spacing |
| Width Rule   | é…ç·šå¹…ãŒå°ã•ã™ããªã„ã‹ | Minimum metal width |
| Enclosure    | VIAãŒä¸‹å±¤é‡‘å±ã‚’ã¯ã¿å‡ºã—ã¦ã„ãªã„ã‹ | Via enclosure violation |

---

## ğŸ”„ LVSï¼šãƒ¬ã‚¤ã‚¢ã‚¦ãƒˆ vs å›è·¯å›³ã®ä¸€è‡´ãƒã‚§ãƒƒã‚¯  
**LVS: Layout vs. Schematic Check**

### â–¶ ğŸ¯ ç›®çš„ï½œPurpose

| æ—¥æœ¬èª | English |
|--------|---------|
| å›è·¯å›³ï¼ˆRTL/Netlistï¼‰ã¨GDSãƒ¬ã‚¤ã‚¢ã‚¦ãƒˆã®è«–ç†çš„ä¸€è‡´æ€§ã‚’ç¢ºèª | Ensure logical equivalence between netlist and layout |
| ã‚·ãƒ§ãƒ¼ãƒˆãƒ»ã‚ªãƒ¼ãƒ—ãƒ³ã€ãƒ”ãƒ³ä¸æ•´åˆã‚’æ¤œå‡º | Detect shorts, opens, and pin mismatches |

---

### â–¶ ğŸ“ å‡ºåŠ›ãƒ•ã‚¡ã‚¤ãƒ«ï½œOutput File

```sh
runs/<design>/reports/signoff/lvs.rpt
```

---

### â–¶ âŒ ä»£è¡¨çš„ã‚¨ãƒ©ãƒ¼ä¾‹ï½œTypical Errors

| ã‚¨ãƒ©ãƒ¼ã‚¿ã‚¤ãƒ— | å†…å®¹ï¼ˆæ—¥æœ¬èªï¼‰ | å†…å®¹ï¼ˆEnglishï¼‰ | å¯¾å¿œæ–¹æ³• |
|--------------|----------------|------------------|----------|
| Missing Net  | æ¥ç¶šã•ã‚Œã¦ã„ãªã„ãƒãƒƒãƒˆãŒã‚ã‚‹ | Net missing from layout | RTLã¾ãŸã¯GDSã‚’å†ç¢ºèª |
| Extra Net    | ä½™åˆ†ãªãƒãƒƒãƒˆãŒå­˜åœ¨ | Unnecessary net in layout | ä¸è¦ãªåˆæˆãƒ»é…ç·šã®å‰Šé™¤ |
| Pin Mismatch | ãƒ”ãƒ³å®šç¾©ã®ä¸ä¸€è‡´ | Pin direction/name mismatch | RTL/SDCæ•´åˆæ€§ã‚’ç¢ºèª |

---

## ğŸ§ª å®Ÿä¾‹ï¼šFSMã®DRC/LVSãƒã‚§ãƒƒã‚¯çµæœ  
**Example: FSM DRC & LVS Report**

### âœ” åˆæ ¼ã®å ´åˆï¼ˆPassï¼‰

```log
** DRC Errors Found = 0  
** LVS Result = MATCH
```

è¨­è¨ˆã¯ç‰©ç†çš„ã«ã‚‚è«–ç†çš„ã«ã‚‚æ­£ã—ãã€è£½é€ å¯èƒ½ãªçŠ¶æ…‹ã§ã™ã€‚

---

### âœ– ã‚¨ãƒ©ãƒ¼ãŒã‚ã‚‹å ´åˆï¼ˆFailï¼‰

```log
** DRC Errors Found = 8  
- Spacing violation at M1 ...
```

ğŸ›  **å¯¾å¿œæ–¹æ³•**ï¼š`final.def` ã‚„ `final.gds` ã‚’KLayoutã§é–‹ãã€è©²å½“ç®‡æ‰€ã‚’å¯è¦–çš„ã«ç¢ºèªãƒ»ä¿®æ­£ã—ã¾ã™ã€‚

---

## ğŸ“˜ æ•™æçš„æ„ç¾©ï½œEducational Insight

| ãƒã‚¤ãƒ³ãƒˆï¼ˆæ—¥æœ¬èªï¼‰ | Insightï¼ˆEnglishï¼‰ |
|--------------------|--------------------|
| DRCã¨LVSã¯è¨­è¨ˆå®Œæˆåº¦ã®æœ€çµ‚ãƒã‚§ãƒƒã‚¯ | DRC & LVS are final gates to design completion |
| å˜ãªã‚‹åˆå¦ã§ãªãã€**åŸå› ã®ç†è§£ã¨å¯¾å‡¦åŠ›**ã‚’é›ãˆã‚‹ã“ã¨ãŒé‡è¦ | Beyond pass/fail, it's about **interpreting and fixing errors** |

---

## ğŸ”— æ¬¡ç¯€ã¸ã®æ¥ç¶šï½œNext Section

æ¬¡ç¯€ [5.4: ãƒ–ãƒ­ãƒƒã‚¯æ¯”è¼ƒã¨è€ƒå¯Ÿ](5.4_comparison_summary.md) ã§ã¯ã€FSMãƒ»MUXãƒ»Adderã®å„PoCãƒ–ãƒ­ãƒƒã‚¯ã®è©•ä¾¡ã‚’æ¯”è¼ƒã—ã€æ§‹é€ ã¨å®Ÿè£…ã®é•ã„ã‚’æ•´ç†ã—ã¾ã™ã€‚

---
