Analysis & Synthesis report for Quad
Tue Aug 30 13:20:52 2016
Quartus II 32-bit Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |Quad|uart:inst11|uart_tx:uart_tx_unit|state_reg
 12. State Machine - |Quad|SENSORS:inst1|I2C_CORE:I2C|CORE_I2C:U2|state_I2C
 13. State Machine - |Quad|SENSORS:inst1|I2C_CORE:I2C|CORE_I2C:U2|state
 14. State Machine - |Quad|SENSORS:inst1|I2C_CORE:I2C|ControllerI2C:U1|i2c_st
 15. Registers Protected by Synthesis
 16. Registers Removed During Synthesis
 17. Removed Registers Triggering Further Register Optimizations
 18. General Register Statistics
 19. Inverted Register Statistics
 20. Registers Added for RAM Pass-Through Logic
 21. Registers Packed Into Inferred Megafunctions
 22. Multiplexer Restructuring Statistics (Restructuring Performed)
 23. Source assignments for NiosII:inst|NiosII_clock_0:the_NiosII_clock_0
 24. Source assignments for NiosII:inst|NiosII_clock_0:the_NiosII_clock_0|altera_std_synchronizer:the_altera_std_synchronizer
 25. Source assignments for NiosII:inst|NiosII_clock_0:the_NiosII_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1
 26. Source assignments for NiosII:inst|NiosII_clock_0:the_NiosII_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2
 27. Source assignments for NiosII:inst|NiosII_clock_0:the_NiosII_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3
 28. Source assignments for NiosII:inst|NiosII_clock_0:the_NiosII_clock_0|NiosII_clock_0_bit_pipe:endofpacket_bit_pipe
 29. Source assignments for NiosII:inst|NiosII_clock_1:the_NiosII_clock_1
 30. Source assignments for NiosII:inst|NiosII_clock_1:the_NiosII_clock_1|altera_std_synchronizer:the_altera_std_synchronizer
 31. Source assignments for NiosII:inst|NiosII_clock_1:the_NiosII_clock_1|altera_std_synchronizer:the_altera_std_synchronizer1
 32. Source assignments for NiosII:inst|NiosII_clock_1:the_NiosII_clock_1|altera_std_synchronizer:the_altera_std_synchronizer2
 33. Source assignments for NiosII:inst|NiosII_clock_1:the_NiosII_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3
 34. Source assignments for NiosII:inst|NiosII_clock_1:the_NiosII_clock_1|NiosII_clock_1_bit_pipe:endofpacket_bit_pipe
 35. Source assignments for NiosII:inst|NiosII_clock_2:the_NiosII_clock_2
 36. Source assignments for NiosII:inst|NiosII_clock_2:the_NiosII_clock_2|altera_std_synchronizer:the_altera_std_synchronizer
 37. Source assignments for NiosII:inst|NiosII_clock_2:the_NiosII_clock_2|altera_std_synchronizer:the_altera_std_synchronizer1
 38. Source assignments for NiosII:inst|NiosII_clock_2:the_NiosII_clock_2|altera_std_synchronizer:the_altera_std_synchronizer2
 39. Source assignments for NiosII:inst|NiosII_clock_2:the_NiosII_clock_2|altera_std_synchronizer:the_altera_std_synchronizer3
 40. Source assignments for NiosII:inst|NiosII_clock_2:the_NiosII_clock_2|NiosII_clock_2_bit_pipe:endofpacket_bit_pipe
 41. Source assignments for NiosII:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated
 42. Source assignments for NiosII:inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_o5g1:auto_generated
 43. Source assignments for NiosII:inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram|altsyncram_bpf1:auto_generated
 44. Source assignments for NiosII:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_b7f1:auto_generated
 45. Source assignments for NiosII:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_c7f1:auto_generated
 46. Source assignments for NiosII:inst|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_bhf1:auto_generated
 47. Source assignments for NiosII:inst|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data|altsyncram:the_altsyncram|altsyncram_2jf1:auto_generated
 48. Source assignments for NiosII:inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated
 49. Source assignments for NiosII:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|dffpipe_93c:pre_result
 50. Source assignments for NiosII:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|dffpipe_93c:pre_result
 51. Source assignments for NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated
 52. Source assignments for NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated
 53. Source assignments for NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer
 54. Source assignments for NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 55. Source assignments for NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2
 56. Source assignments for NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 57. Source assignments for NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated
 58. Source assignments for NiosII:inst|epcs_flash_controller:the_epcs_flash_controller|altsyncram:the_boot_copier_rom|altsyncram_c551:auto_generated
 59. Source assignments for NiosII:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1
 60. Source assignments for NiosII:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1
 61. Source assignments for NiosII:inst|pll:the_pll
 62. Source assignments for NiosII:inst|pll:the_pll|pll_stdsync_sv6:stdsync2|pll_dffpipe_l2c:dffpipe3
 63. Source assignments for NiosII:inst|sdram:the_sdram
 64. Source assignments for NiosII:inst|uart_gps:the_uart_gps
 65. Source assignments for NiosII:inst|uart_gps:the_uart_gps|uart_gps_rx:the_uart_gps_rx|altera_std_synchronizer:the_altera_std_synchronizer
 66. Source assignments for NiosII:inst|uart_xbee:the_uart_xbee
 67. Source assignments for NiosII:inst|uart_xbee:the_uart_xbee|uart_xbee_rx:the_uart_xbee_rx|altera_std_synchronizer:the_altera_std_synchronizer
 68. Source assignments for NiosII:inst|NiosII_reset_sys_clk_domain_synch_module:NiosII_reset_sys_clk_domain_synch
 69. Source assignments for NiosII:inst|NiosII_reset_clk_50_domain_synch_module:NiosII_reset_clk_50_domain_synch
 70. Source assignments for NiosII:inst|NiosII_reset_sdram_clk_domain_synch_module:NiosII_reset_sdram_clk_domain_synch
 71. Source assignments for SENSORS:inst1|I2C_CORE:I2C|ControllerI2C:U1|altsyncram:RAM_rtl_0|altsyncram_psd1:auto_generated
 72. Source assignments for SENSORS:inst1|I2C_CORE:I2C|ControllerI2C:U1|altsyncram:RAM_rtl_1|altsyncram_psd1:auto_generated
 73. Source assignments for NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4
 74. Parameter Settings for User Entity Instance: NiosII:inst|NiosII_clock_0:the_NiosII_clock_0|altera_std_synchronizer:the_altera_std_synchronizer
 75. Parameter Settings for User Entity Instance: NiosII:inst|NiosII_clock_0:the_NiosII_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1
 76. Parameter Settings for User Entity Instance: NiosII:inst|NiosII_clock_0:the_NiosII_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2
 77. Parameter Settings for User Entity Instance: NiosII:inst|NiosII_clock_0:the_NiosII_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3
 78. Parameter Settings for User Entity Instance: NiosII:inst|NiosII_clock_1:the_NiosII_clock_1|altera_std_synchronizer:the_altera_std_synchronizer
 79. Parameter Settings for User Entity Instance: NiosII:inst|NiosII_clock_1:the_NiosII_clock_1|altera_std_synchronizer:the_altera_std_synchronizer1
 80. Parameter Settings for User Entity Instance: NiosII:inst|NiosII_clock_1:the_NiosII_clock_1|altera_std_synchronizer:the_altera_std_synchronizer2
 81. Parameter Settings for User Entity Instance: NiosII:inst|NiosII_clock_1:the_NiosII_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3
 82. Parameter Settings for User Entity Instance: NiosII:inst|NiosII_clock_2:the_NiosII_clock_2|altera_std_synchronizer:the_altera_std_synchronizer
 83. Parameter Settings for User Entity Instance: NiosII:inst|NiosII_clock_2:the_NiosII_clock_2|altera_std_synchronizer:the_altera_std_synchronizer1
 84. Parameter Settings for User Entity Instance: NiosII:inst|NiosII_clock_2:the_NiosII_clock_2|altera_std_synchronizer:the_altera_std_synchronizer2
 85. Parameter Settings for User Entity Instance: NiosII:inst|NiosII_clock_2:the_NiosII_clock_2|altera_std_synchronizer:the_altera_std_synchronizer3
 86. Parameter Settings for User Entity Instance: NiosII:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data
 87. Parameter Settings for User Entity Instance: NiosII:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram
 88. Parameter Settings for User Entity Instance: NiosII:inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag
 89. Parameter Settings for User Entity Instance: NiosII:inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram
 90. Parameter Settings for User Entity Instance: NiosII:inst|cpu:the_cpu|cpu_bht_module:cpu_bht
 91. Parameter Settings for User Entity Instance: NiosII:inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram
 92. Parameter Settings for User Entity Instance: NiosII:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a
 93. Parameter Settings for User Entity Instance: NiosII:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram
 94. Parameter Settings for User Entity Instance: NiosII:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b
 95. Parameter Settings for User Entity Instance: NiosII:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram
 96. Parameter Settings for User Entity Instance: NiosII:inst|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag
 97. Parameter Settings for User Entity Instance: NiosII:inst|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram
 98. Parameter Settings for User Entity Instance: NiosII:inst|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data
 99. Parameter Settings for User Entity Instance: NiosII:inst|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data|altsyncram:the_altsyncram
100. Parameter Settings for User Entity Instance: NiosII:inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim
101. Parameter Settings for User Entity Instance: NiosII:inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram
102. Parameter Settings for User Entity Instance: NiosII:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1
103. Parameter Settings for User Entity Instance: NiosII:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2
104. Parameter Settings for User Entity Instance: NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component
105. Parameter Settings for User Entity Instance: NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram
106. Parameter Settings for User Entity Instance: NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component
107. Parameter Settings for User Entity Instance: NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram
108. Parameter Settings for User Entity Instance: NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer
109. Parameter Settings for User Entity Instance: NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
110. Parameter Settings for User Entity Instance: NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2
111. Parameter Settings for User Entity Instance: NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
112. Parameter Settings for User Entity Instance: NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy
113. Parameter Settings for User Entity Instance: NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst
114. Parameter Settings for User Entity Instance: NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_add_sub:exp_add_adder
115. Parameter Settings for User Entity Instance: NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_add_sub:exp_adj_adder
116. Parameter Settings for User Entity Instance: NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_add_sub:exp_bias_subtr
117. Parameter Settings for User Entity Instance: NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_add_sub:man_round_adder
118. Parameter Settings for User Entity Instance: NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult
119. Parameter Settings for User Entity Instance: NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub1
120. Parameter Settings for User Entity Instance: NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub2
121. Parameter Settings for User Entity Instance: NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub3
122. Parameter Settings for User Entity Instance: NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub4
123. Parameter Settings for User Entity Instance: NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub5
124. Parameter Settings for User Entity Instance: NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub6
125. Parameter Settings for User Entity Instance: NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_lower
126. Parameter Settings for User Entity Instance: NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_upper0
127. Parameter Settings for User Entity Instance: NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_upper1
128. Parameter Settings for User Entity Instance: NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_lower
129. Parameter Settings for User Entity Instance: NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_upper0
130. Parameter Settings for User Entity Instance: NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_upper1
131. Parameter Settings for User Entity Instance: NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_res_rounding_add_sub_lower
132. Parameter Settings for User Entity Instance: NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_res_rounding_add_sub_upper1
133. Parameter Settings for User Entity Instance: NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_compare:trailing_zeros_limit_comparator
134. Parameter Settings for User Entity Instance: NiosII:inst|epcs_flash_controller:the_epcs_flash_controller
135. Parameter Settings for User Entity Instance: NiosII:inst|epcs_flash_controller:the_epcs_flash_controller|altsyncram:the_boot_copier_rom
136. Parameter Settings for User Entity Instance: NiosII:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo
137. Parameter Settings for User Entity Instance: NiosII:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo
138. Parameter Settings for User Entity Instance: NiosII:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic
139. Parameter Settings for User Entity Instance: NiosII:inst|uart_gps:the_uart_gps|uart_gps_rx:the_uart_gps_rx|altera_std_synchronizer:the_altera_std_synchronizer
140. Parameter Settings for User Entity Instance: NiosII:inst|uart_xbee:the_uart_xbee|uart_xbee_rx:the_uart_xbee_rx|altera_std_synchronizer:the_altera_std_synchronizer
141. Parameter Settings for User Entity Instance: DecoderPwm:inst6
142. Parameter Settings for User Entity Instance: DecoderPwm:inst7
143. Parameter Settings for User Entity Instance: DecoderPwm:inst8
144. Parameter Settings for User Entity Instance: DecoderPwm:inst9
145. Parameter Settings for User Entity Instance: SENSORS:inst1|GPIO_Adapter:GPIO_AceleX
146. Parameter Settings for User Entity Instance: SENSORS:inst1|GPIO_Adapter:GPIO_AceleY
147. Parameter Settings for User Entity Instance: SENSORS:inst1|GPIO_Adapter:GPIO_AceleZ
148. Parameter Settings for User Entity Instance: SENSORS:inst1|GPIO_Adapter:GPIO_TempGyro
149. Parameter Settings for User Entity Instance: SENSORS:inst1|GPIO_Adapter:GPIO_GyrosX
150. Parameter Settings for User Entity Instance: SENSORS:inst1|GPIO_Adapter:GPIO_GyrosY
151. Parameter Settings for User Entity Instance: SENSORS:inst1|GPIO_Adapter:GPIO_GyrosZ
152. Parameter Settings for User Entity Instance: SENSORS:inst1|GPIO_Adapter:GPIO_MagneX
153. Parameter Settings for User Entity Instance: SENSORS:inst1|GPIO_Adapter:GPIO_MagneY
154. Parameter Settings for User Entity Instance: SENSORS:inst1|GPIO_Adapter:GPIO_MagneZ
155. Parameter Settings for User Entity Instance: SENSORS:inst1|I2C_CORE:I2C
156. Parameter Settings for User Entity Instance: SENSORS:inst1|I2C_CORE:I2C|ControllerI2C:U1
157. Parameter Settings for User Entity Instance: SENSORS:inst1|I2C_CORE:I2C|CORE_I2C:U2
158. Parameter Settings for User Entity Instance: uart:inst11
159. Parameter Settings for User Entity Instance: uart:inst11|mod_m_counter:baud_gen_unit
160. Parameter Settings for User Entity Instance: uart:inst11|fifo:fifo_tx_unit
161. Parameter Settings for User Entity Instance: uart:inst11|uart_tx:uart_tx_unit
162. Parameter Settings for Inferred Entity Instance: sld_hub:auto_hub
163. Parameter Settings for Inferred Entity Instance: SENSORS:inst1|I2C_CORE:I2C|ControllerI2C:U1|altsyncram:RAM_rtl_0
164. Parameter Settings for Inferred Entity Instance: SENSORS:inst1|I2C_CORE:I2C|ControllerI2C:U1|altsyncram:RAM_rtl_1
165. Parameter Settings for Inferred Entity Instance: NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0
166. Parameter Settings for Inferred Entity Instance: NiosII:inst|cpu:the_cpu|lpm_add_sub:Add17
167. altsyncram Parameter Settings by Entity Instance
168. altmult_add Parameter Settings by Entity Instance
169. lpm_mult Parameter Settings by Entity Instance
170. scfifo Parameter Settings by Entity Instance
171. altshift_taps Parameter Settings by Entity Instance
172. Port Connectivity Checks: "uart:inst11|fifo:fifo_tx_unit"
173. Port Connectivity Checks: "uart:inst11|mod_m_counter:baud_gen_unit"
174. Port Connectivity Checks: "SENSORS:inst1|I2C_CORE:I2C|CORE_I2C:U2"
175. Port Connectivity Checks: "SENSORS:inst1|I2C_CORE:I2C"
176. Port Connectivity Checks: "SENSORS:inst1|GPIO_Adapter:GPIO_MagneZ"
177. Port Connectivity Checks: "SENSORS:inst1|GPIO_Adapter:GPIO_MagneY"
178. Port Connectivity Checks: "SENSORS:inst1|GPIO_Adapter:GPIO_MagneX"
179. Port Connectivity Checks: "SENSORS:inst1|GPIO_Adapter:GPIO_GyrosZ"
180. Port Connectivity Checks: "SENSORS:inst1|GPIO_Adapter:GPIO_GyrosY"
181. Port Connectivity Checks: "SENSORS:inst1|GPIO_Adapter:GPIO_GyrosX"
182. Port Connectivity Checks: "SENSORS:inst1|GPIO_Adapter:GPIO_TempGyro"
183. Port Connectivity Checks: "SENSORS:inst1|GPIO_Adapter:GPIO_AceleZ"
184. Port Connectivity Checks: "SENSORS:inst1|GPIO_Adapter:GPIO_AceleY"
185. Port Connectivity Checks: "SENSORS:inst1|GPIO_Adapter:GPIO_AceleX"
186. Port Connectivity Checks: "SENSORS:inst1|AddrSpace:Addr_Space"
187. Port Connectivity Checks: "SENSORS:inst1|SBAController:MasterController"
188. Port Connectivity Checks: "NiosII:inst|NiosII_reset_sdram_clk_domain_synch_module:NiosII_reset_sdram_clk_domain_synch"
189. Port Connectivity Checks: "NiosII:inst|NiosII_reset_clk_50_domain_synch_module:NiosII_reset_clk_50_domain_synch"
190. Port Connectivity Checks: "NiosII:inst|NiosII_reset_sys_clk_domain_synch_module:NiosII_reset_sys_clk_domain_synch"
191. Port Connectivity Checks: "NiosII:inst|uart_xbee:the_uart_xbee|uart_xbee_regs:the_uart_xbee_regs"
192. Port Connectivity Checks: "NiosII:inst|uart_xbee:the_uart_xbee|uart_xbee_rx:the_uart_xbee_rx"
193. Port Connectivity Checks: "NiosII:inst|uart_xbee:the_uart_xbee|uart_xbee_tx:the_uart_xbee_tx"
194. Port Connectivity Checks: "NiosII:inst|uart_xbee_s1_arbitrator:the_uart_xbee_s1"
195. Port Connectivity Checks: "NiosII:inst|uart_gps:the_uart_gps|uart_gps_regs:the_uart_gps_regs"
196. Port Connectivity Checks: "NiosII:inst|uart_gps:the_uart_gps|uart_gps_rx:the_uart_gps_rx"
197. Port Connectivity Checks: "NiosII:inst|uart_gps:the_uart_gps|uart_gps_tx:the_uart_gps_tx"
198. Port Connectivity Checks: "NiosII:inst|uart_gps_s1_arbitrator:the_uart_gps_s1"
199. Port Connectivity Checks: "NiosII:inst|sysid:the_sysid"
200. Port Connectivity Checks: "NiosII:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module"
201. Port Connectivity Checks: "NiosII:inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_NiosII_clock_1_out_to_sdram_s1_module:rdv_fifo_for_NiosII_clock_1_out_to_sdram_s1"
202. Port Connectivity Checks: "NiosII:inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_NiosII_clock_0_out_to_sdram_s1_module:rdv_fifo_for_NiosII_clock_0_out_to_sdram_s1"
203. Port Connectivity Checks: "NiosII:inst|pll:the_pll|pll_altpll_8ra2:sd1"
204. Port Connectivity Checks: "NiosII:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic"
205. Port Connectivity Checks: "NiosII:inst|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave"
206. Port Connectivity Checks: "NiosII:inst|epcs_flash_controller_epcs_control_port_arbitrator:the_epcs_flash_controller_epcs_control_port"
207. Port Connectivity Checks: "NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt"
208. Port Connectivity Checks: "NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt"
209. Port Connectivity Checks: "NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altbarrel_shift_44e:rbarrel_shift"
210. Port Connectivity Checks: "NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altbarrel_shift_fjg:lbarrel_shift"
211. Port Connectivity Checks: "NiosII:inst|cpu:the_cpu"
212. Port Connectivity Checks: "NiosII:inst|NiosII_clock_2:the_NiosII_clock_2"
213. Port Connectivity Checks: "NiosII:inst|NiosII_clock_2_in_arbitrator:the_NiosII_clock_2_in"
214. Port Connectivity Checks: "NiosII:inst|NiosII_clock_1:the_NiosII_clock_1"
215. Port Connectivity Checks: "NiosII:inst|NiosII_clock_1_in_arbitrator:the_NiosII_clock_1_in"
216. Port Connectivity Checks: "NiosII:inst|NiosII_clock_0:the_NiosII_clock_0"
217. Port Connectivity Checks: "NiosII:inst|NiosII_clock_0_in_arbitrator:the_NiosII_clock_0_in"
218. Elapsed Time Per Partition
219. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                       ;
+------------------------------------+-----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Aug 30 13:20:50 2016         ;
; Quartus II 32-bit Version          ; 11.1 Build 216 11/23/2011 SP 1 SJ Web Edition ;
; Revision Name                      ; Quad                                          ;
; Top-level Entity Name              ; Quad                                          ;
; Family                             ; Cyclone IV E                                  ;
; Total logic elements               ; 9,996                                         ;
;     Total combinational functions  ; 7,349                                         ;
;     Dedicated logic registers      ; 5,701                                         ;
; Total registers                    ; 5701                                          ;
; Total pins                         ; 63                                            ;
; Total virtual pins                 ; 0                                             ;
; Total memory bits                  ; 135,187                                       ;
; Embedded Multiplier 9-bit elements ; 11                                            ;
; Total PLLs                         ; 1                                             ;
+------------------------------------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                                      ; Quad               ; Quad               ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 3                  ; 3                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 3           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-3 processors         ; < 0.1%      ;
;     4 processors           ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                      ;
+----------------------------------------------------------------------------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------------------------------------------+
; File Name with User-Entered Path                                                                   ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                                ;
+----------------------------------------------------------------------------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------------------------------------------+
; hdl/uart_tx.vhd                                                                                    ; yes             ; User VHDL File                         ; D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/hdl/uart_tx.vhd                                      ;
; hdl/uart.vhd                                                                                       ; yes             ; User VHDL File                         ; D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/hdl/uart.vhd                                         ;
; hdl/mod_m.vhd                                                                                      ; yes             ; User VHDL File                         ; D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/hdl/mod_m.vhd                                        ;
; hdl/fifo.vhd                                                                                       ; yes             ; User VHDL File                         ; D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/hdl/fifo.vhd                                         ;
; hdl/PWM.vhd                                                                                        ; yes             ; User VHDL File                         ; D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/hdl/PWM.vhd                                          ;
; hdl/DecoderPwm.vhd                                                                                 ; yes             ; User VHDL File                         ; D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/hdl/DecoderPwm.vhd                                   ;
; hdl/lib/SysCon_v0.1.vhd                                                                            ; yes             ; User VHDL File                         ; D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/hdl/lib/SysCon_v0.1.vhd                              ;
; hdl/lib/SBApkg_v4.9.vhd                                                                            ; yes             ; User VHDL File                         ; D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/hdl/lib/SBApkg_v4.9.vhd                              ;
; hdl/lib/I2C_SENDBYTE.vhd                                                                           ; yes             ; User VHDL File                         ; D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/hdl/lib/I2C_SENDBYTE.vhd                             ;
; hdl/lib/I2C_BRIDGE.vhd                                                                             ; yes             ; User VHDL File                         ; D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/hdl/lib/I2C_BRIDGE.vhd                               ;
; hdl/lib/I2C_ADAPTER.vhd                                                                            ; yes             ; User VHDL File                         ; D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/hdl/lib/I2C_ADAPTER.vhd                              ;
; hdl/lib/GPIO_Adapter_v2.2.vhd                                                                      ; yes             ; User VHDL File                         ; D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/hdl/lib/GPIO_Adapter_v2.2.vhd                        ;
; hdl/lib/DataIntf_v1.0.vhd                                                                          ; yes             ; User VHDL File                         ; D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/hdl/lib/DataIntf_v1.0.vhd                            ;
; hdl/SENSORS.vhd                                                                                    ; yes             ; User VHDL File                         ; D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/hdl/SENSORS.vhd                                      ;
; hdl/SBAController_v1.47.vhd                                                                        ; yes             ; User VHDL File                         ; D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/hdl/SBAController_v1.47.vhd                          ;
; hdl/SBAcfg_v1.3.vhd                                                                                ; yes             ; User VHDL File                         ; D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/hdl/SBAcfg_v1.3.vhd                                  ;
; hdl/AddrSpace_v3.2.vhd                                                                             ; yes             ; User VHDL File                         ; D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/hdl/AddrSpace_v3.2.vhd                               ;
; Quad.bdf                                                                                           ; yes             ; User Block Diagram/Schematic File      ; D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/Quad.bdf                                             ;
; c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_wrapper.v ; yes             ; User Verilog HDL File                  ; c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_wrapper.v          ;
; c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v    ; yes             ; User Verilog HDL File                  ; c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v             ;
; cpu_altera_nios_custom_instr_floating_point_inst.vhd                                               ; yes             ; User VHDL File                         ; D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu_altera_nios_custom_instr_floating_point_inst.vhd ;
; pll.vhd                                                                                            ; yes             ; User VHDL File                         ; D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/pll.vhd                                              ;
; niosii.vhd                                                                                         ; yes             ; Auto-Found VHDL File                   ; D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd                                           ;
; niosii_clock_0.vhd                                                                                 ; yes             ; Auto-Found VHDL File                   ; D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii_clock_0.vhd                                   ;
; altera_std_synchronizer.v                                                                          ; yes             ; Megafunction                           ; c:/altera/11.1sp1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                 ;
; niosii_clock_1.vhd                                                                                 ; yes             ; Auto-Found VHDL File                   ; D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii_clock_1.vhd                                   ;
; niosii_clock_2.vhd                                                                                 ; yes             ; Auto-Found VHDL File                   ; D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii_clock_2.vhd                                   ;
; pwm_1.vhd                                                                                          ; yes             ; Auto-Found VHDL File                   ; D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/pwm_1.vhd                                            ;
; pwm_2.vhd                                                                                          ; yes             ; Auto-Found VHDL File                   ; D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/pwm_2.vhd                                            ;
; pwm_3.vhd                                                                                          ; yes             ; Auto-Found VHDL File                   ; D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/pwm_3.vhd                                            ;
; pwm_4.vhd                                                                                          ; yes             ; Auto-Found VHDL File                   ; D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/pwm_4.vhd                                            ;
; cpu.vhd                                                                                            ; yes             ; Encrypted Auto-Found VHDL File         ; D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu.vhd                                              ;
; cpu_test_bench.vhd                                                                                 ; yes             ; Auto-Found VHDL File                   ; D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu_test_bench.vhd                                   ;
; altsyncram.tdf                                                                                     ; yes             ; Megafunction                           ; c:/altera/11.1sp1/quartus/libraries/megafunctions/altsyncram.tdf                                            ;
; stratix_ram_block.inc                                                                              ; yes             ; Megafunction                           ; c:/altera/11.1sp1/quartus/libraries/megafunctions/stratix_ram_block.inc                                     ;
; lpm_mux.inc                                                                                        ; yes             ; Megafunction                           ; c:/altera/11.1sp1/quartus/libraries/megafunctions/lpm_mux.inc                                               ;
; lpm_decode.inc                                                                                     ; yes             ; Megafunction                           ; c:/altera/11.1sp1/quartus/libraries/megafunctions/lpm_decode.inc                                            ;
; aglobal111.inc                                                                                     ; yes             ; Megafunction                           ; c:/altera/11.1sp1/quartus/libraries/megafunctions/aglobal111.inc                                            ;
; a_rdenreg.inc                                                                                      ; yes             ; Megafunction                           ; c:/altera/11.1sp1/quartus/libraries/megafunctions/a_rdenreg.inc                                             ;
; altrom.inc                                                                                         ; yes             ; Megafunction                           ; c:/altera/11.1sp1/quartus/libraries/megafunctions/altrom.inc                                                ;
; altram.inc                                                                                         ; yes             ; Megafunction                           ; c:/altera/11.1sp1/quartus/libraries/megafunctions/altram.inc                                                ;
; altdpram.inc                                                                                       ; yes             ; Megafunction                           ; c:/altera/11.1sp1/quartus/libraries/megafunctions/altdpram.inc                                              ;
; db/altsyncram_sjd1.tdf                                                                             ; yes             ; Auto-Generated Megafunction            ; D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/db/altsyncram_sjd1.tdf                               ;
; db/altsyncram_o5g1.tdf                                                                             ; yes             ; Auto-Generated Megafunction            ; D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/db/altsyncram_o5g1.tdf                               ;
; cpu_ic_tag_ram.mif                                                                                 ; yes             ; Auto-Found Memory Initialization File  ; D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu_ic_tag_ram.mif                                   ;
; db/altsyncram_bpf1.tdf                                                                             ; yes             ; Auto-Generated Megafunction            ; D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/db/altsyncram_bpf1.tdf                               ;
; cpu_bht_ram.mif                                                                                    ; yes             ; Auto-Found Memory Initialization File  ; D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu_bht_ram.mif                                      ;
; db/altsyncram_b7f1.tdf                                                                             ; yes             ; Auto-Generated Megafunction            ; D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/db/altsyncram_b7f1.tdf                               ;
; cpu_rf_ram_a.mif                                                                                   ; yes             ; Auto-Found Memory Initialization File  ; D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu_rf_ram_a.mif                                     ;
; db/altsyncram_c7f1.tdf                                                                             ; yes             ; Auto-Generated Megafunction            ; D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/db/altsyncram_c7f1.tdf                               ;
; cpu_rf_ram_b.mif                                                                                   ; yes             ; Auto-Found Memory Initialization File  ; D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu_rf_ram_b.mif                                     ;
; db/altsyncram_bhf1.tdf                                                                             ; yes             ; Auto-Generated Megafunction            ; D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/db/altsyncram_bhf1.tdf                               ;
; cpu_dc_tag_ram.mif                                                                                 ; yes             ; Auto-Found Memory Initialization File  ; D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu_dc_tag_ram.mif                                   ;
; db/altsyncram_2jf1.tdf                                                                             ; yes             ; Auto-Generated Megafunction            ; D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/db/altsyncram_2jf1.tdf                               ;
; db/altsyncram_r3d1.tdf                                                                             ; yes             ; Auto-Generated Megafunction            ; D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/db/altsyncram_r3d1.tdf                               ;
; cpu_mult_cell.vhd                                                                                  ; yes             ; Auto-Found VHDL File                   ; D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu_mult_cell.vhd                                    ;
; altmult_add.tdf                                                                                    ; yes             ; Megafunction                           ; c:/altera/11.1sp1/quartus/libraries/megafunctions/altmult_add.tdf                                           ;
; stratix_mac_mult.inc                                                                               ; yes             ; Megafunction                           ; c:/altera/11.1sp1/quartus/libraries/megafunctions/stratix_mac_mult.inc                                      ;
; stratix_mac_out.inc                                                                                ; yes             ; Megafunction                           ; c:/altera/11.1sp1/quartus/libraries/megafunctions/stratix_mac_out.inc                                       ;
; db/mult_add_mgr2.tdf                                                                               ; yes             ; Auto-Generated Megafunction            ; D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/db/mult_add_mgr2.tdf                                 ;
; db/ded_mult_ks81.tdf                                                                               ; yes             ; Auto-Generated Megafunction            ; D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/db/ded_mult_ks81.tdf                                 ;
; db/dffpipe_93c.tdf                                                                                 ; yes             ; Auto-Generated Megafunction            ; D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/db/dffpipe_93c.tdf                                   ;
; db/mult_add_ogr2.tdf                                                                               ; yes             ; Auto-Generated Megafunction            ; D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/db/mult_add_ogr2.tdf                                 ;
; db/altsyncram_f572.tdf                                                                             ; yes             ; Auto-Generated Megafunction            ; D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/db/altsyncram_f572.tdf                               ;
; cpu_ociram_default_contents.mif                                                                    ; yes             ; Auto-Found Memory Initialization File  ; D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu_ociram_default_contents.mif                      ;
; cpu_oci_test_bench.vhd                                                                             ; yes             ; Auto-Found VHDL File                   ; D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu_oci_test_bench.vhd                               ;
; db/altsyncram_0a02.tdf                                                                             ; yes             ; Auto-Generated Megafunction            ; D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/db/altsyncram_0a02.tdf                               ;
; cpu_jtag_debug_module_wrapper.vhd                                                                  ; yes             ; Auto-Found VHDL File                   ; D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu_jtag_debug_module_wrapper.vhd                    ;
; cpu_jtag_debug_module_tck.vhd                                                                      ; yes             ; Auto-Found VHDL File                   ; D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu_jtag_debug_module_tck.vhd                        ;
; cpu_jtag_debug_module_sysclk.vhd                                                                   ; yes             ; Auto-Found VHDL File                   ; D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu_jtag_debug_module_sysclk.vhd                     ;
; sld_virtual_jtag_basic.v                                                                           ; yes             ; Megafunction                           ; c:/altera/11.1sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                  ;
; lpm_add_sub.tdf                                                                                    ; yes             ; Megafunction                           ; c:/altera/11.1sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf                                           ;
; addcore.inc                                                                                        ; yes             ; Megafunction                           ; c:/altera/11.1sp1/quartus/libraries/megafunctions/addcore.inc                                               ;
; look_add.inc                                                                                       ; yes             ; Megafunction                           ; c:/altera/11.1sp1/quartus/libraries/megafunctions/look_add.inc                                              ;
; bypassff.inc                                                                                       ; yes             ; Megafunction                           ; c:/altera/11.1sp1/quartus/libraries/megafunctions/bypassff.inc                                              ;
; altshift.inc                                                                                       ; yes             ; Megafunction                           ; c:/altera/11.1sp1/quartus/libraries/megafunctions/altshift.inc                                              ;
; alt_stratix_add_sub.inc                                                                            ; yes             ; Megafunction                           ; c:/altera/11.1sp1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                   ;
; db/add_sub_1od.tdf                                                                                 ; yes             ; Auto-Generated Megafunction            ; D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/db/add_sub_1od.tdf                                   ;
; db/add_sub_d8c.tdf                                                                                 ; yes             ; Auto-Generated Megafunction            ; D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/db/add_sub_d8c.tdf                                   ;
; db/add_sub_0lg.tdf                                                                                 ; yes             ; Auto-Generated Megafunction            ; D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/db/add_sub_0lg.tdf                                   ;
; db/add_sub_ptb.tdf                                                                                 ; yes             ; Auto-Generated Megafunction            ; D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/db/add_sub_ptb.tdf                                   ;
; lpm_mult.tdf                                                                                       ; yes             ; Megafunction                           ; c:/altera/11.1sp1/quartus/libraries/megafunctions/lpm_mult.tdf                                              ;
; lpm_add_sub.inc                                                                                    ; yes             ; Megafunction                           ; c:/altera/11.1sp1/quartus/libraries/megafunctions/lpm_add_sub.inc                                           ;
; multcore.inc                                                                                       ; yes             ; Megafunction                           ; c:/altera/11.1sp1/quartus/libraries/megafunctions/multcore.inc                                              ;
; db/mult_njt.tdf                                                                                    ; yes             ; Auto-Generated Megafunction            ; D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/db/mult_njt.tdf                                      ;
; db/add_sub_hth.tdf                                                                                 ; yes             ; Auto-Generated Megafunction            ; D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/db/add_sub_hth.tdf                                   ;
; db/add_sub_70f.tdf                                                                                 ; yes             ; Auto-Generated Megafunction            ; D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/db/add_sub_70f.tdf                                   ;
; db/add_sub_9ve.tdf                                                                                 ; yes             ; Auto-Generated Megafunction            ; D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/db/add_sub_9ve.tdf                                   ;
; db/add_sub_gsh.tdf                                                                                 ; yes             ; Auto-Generated Megafunction            ; D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/db/add_sub_gsh.tdf                                   ;
; db/add_sub_glh.tdf                                                                                 ; yes             ; Auto-Generated Megafunction            ; D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/db/add_sub_glh.tdf                                   ;
; db/add_sub_l6h.tdf                                                                                 ; yes             ; Auto-Generated Megafunction            ; D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/db/add_sub_l6h.tdf                                   ;
; db/add_sub_fff.tdf                                                                                 ; yes             ; Auto-Generated Megafunction            ; D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/db/add_sub_fff.tdf                                   ;
; db/add_sub_onf.tdf                                                                                 ; yes             ; Auto-Generated Megafunction            ; D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/db/add_sub_onf.tdf                                   ;
; lpm_compare.tdf                                                                                    ; yes             ; Megafunction                           ; c:/altera/11.1sp1/quartus/libraries/megafunctions/lpm_compare.tdf                                           ;
; comptree.inc                                                                                       ; yes             ; Megafunction                           ; c:/altera/11.1sp1/quartus/libraries/megafunctions/comptree.inc                                              ;
; db/cmpr_seg.tdf                                                                                    ; yes             ; Auto-Generated Megafunction            ; D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/db/cmpr_seg.tdf                                      ;
; data_tx.vhd                                                                                        ; yes             ; Auto-Found VHDL File                   ; D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/data_tx.vhd                                          ;
; duty_1.vhd                                                                                         ; yes             ; Auto-Found VHDL File                   ; D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/duty_1.vhd                                           ;
; duty_2.vhd                                                                                         ; yes             ; Auto-Found VHDL File                   ; D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/duty_2.vhd                                           ;
; duty_3.vhd                                                                                         ; yes             ; Auto-Found VHDL File                   ; D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/duty_3.vhd                                           ;
; duty_4.vhd                                                                                         ; yes             ; Auto-Found VHDL File                   ; D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/duty_4.vhd                                           ;
; entrada_ac_eje_x.vhd                                                                               ; yes             ; Auto-Found VHDL File                   ; D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/entrada_ac_eje_x.vhd                                 ;
; entrada_ac_eje_y.vhd                                                                               ; yes             ; Auto-Found VHDL File                   ; D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/entrada_ac_eje_y.vhd                                 ;
; entrada_ac_eje_z.vhd                                                                               ; yes             ; Auto-Found VHDL File                   ; D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/entrada_ac_eje_z.vhd                                 ;
; entrada_gy_eje_x.vhd                                                                               ; yes             ; Auto-Found VHDL File                   ; D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/entrada_gy_eje_x.vhd                                 ;
; entrada_gy_eje_y.vhd                                                                               ; yes             ; Auto-Found VHDL File                   ; D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/entrada_gy_eje_y.vhd                                 ;
; entrada_gy_eje_z.vhd                                                                               ; yes             ; Auto-Found VHDL File                   ; D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/entrada_gy_eje_z.vhd                                 ;
; entrada_ma_eje_x.vhd                                                                               ; yes             ; Auto-Found VHDL File                   ; D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/entrada_ma_eje_x.vhd                                 ;
; entrada_ma_eje_y.vhd                                                                               ; yes             ; Auto-Found VHDL File                   ; D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/entrada_ma_eje_y.vhd                                 ;
; entrada_ma_eje_z.vhd                                                                               ; yes             ; Auto-Found VHDL File                   ; D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/entrada_ma_eje_z.vhd                                 ;
; entrada_temp.vhd                                                                                   ; yes             ; Auto-Found VHDL File                   ; D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/entrada_temp.vhd                                     ;
; epcs_flash_controller.vhd                                                                          ; yes             ; Auto-Found VHDL File                   ; D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/epcs_flash_controller.vhd                            ;
; db/altsyncram_c551.tdf                                                                             ; yes             ; Auto-Generated Megafunction            ; D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/db/altsyncram_c551.tdf                               ;
; epcs_flash_controller_boot_rom_synth.hex                                                           ; yes             ; Auto-Found Memory Initialization File  ; D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/epcs_flash_controller_boot_rom_synth.hex             ;
; jtag_uart.vhd                                                                                      ; yes             ; Auto-Found VHDL File                   ; D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/jtag_uart.vhd                                        ;
; scfifo.tdf                                                                                         ; yes             ; Megafunction                           ; c:/altera/11.1sp1/quartus/libraries/megafunctions/scfifo.tdf                                                ;
; a_regfifo.inc                                                                                      ; yes             ; Megafunction                           ; c:/altera/11.1sp1/quartus/libraries/megafunctions/a_regfifo.inc                                             ;
; a_dpfifo.inc                                                                                       ; yes             ; Megafunction                           ; c:/altera/11.1sp1/quartus/libraries/megafunctions/a_dpfifo.inc                                              ;
; a_i2fifo.inc                                                                                       ; yes             ; Megafunction                           ; c:/altera/11.1sp1/quartus/libraries/megafunctions/a_i2fifo.inc                                              ;
; a_fffifo.inc                                                                                       ; yes             ; Megafunction                           ; c:/altera/11.1sp1/quartus/libraries/megafunctions/a_fffifo.inc                                              ;
; a_f2fifo.inc                                                                                       ; yes             ; Megafunction                           ; c:/altera/11.1sp1/quartus/libraries/megafunctions/a_f2fifo.inc                                              ;
; db/scfifo_jr21.tdf                                                                                 ; yes             ; Auto-Generated Megafunction            ; D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/db/scfifo_jr21.tdf                                   ;
; db/a_dpfifo_q131.tdf                                                                               ; yes             ; Auto-Generated Megafunction            ; D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/db/a_dpfifo_q131.tdf                                 ;
; db/a_fefifo_7cf.tdf                                                                                ; yes             ; Auto-Generated Megafunction            ; D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/db/a_fefifo_7cf.tdf                                  ;
; db/cntr_do7.tdf                                                                                    ; yes             ; Auto-Generated Megafunction            ; D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/db/cntr_do7.tdf                                      ;
; db/dpram_nl21.tdf                                                                                  ; yes             ; Auto-Generated Megafunction            ; D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/db/dpram_nl21.tdf                                    ;
; db/altsyncram_r1m1.tdf                                                                             ; yes             ; Auto-Generated Megafunction            ; D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/db/altsyncram_r1m1.tdf                               ;
; db/cntr_1ob.tdf                                                                                    ; yes             ; Auto-Generated Megafunction            ; D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/db/cntr_1ob.tdf                                      ;
; alt_jtag_atlantic.v                                                                                ; yes             ; Encrypted Megafunction                 ; c:/altera/11.1sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                       ;
; out_test.vhd                                                                                       ; yes             ; Auto-Found VHDL File                   ; D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/out_test.vhd                                         ;
; sample_time.vhd                                                                                    ; yes             ; Auto-Found VHDL File                   ; D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/sample_time.vhd                                      ;
; sdram.vhd                                                                                          ; yes             ; Auto-Found VHDL File                   ; D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/sdram.vhd                                            ;
; sysid.vhd                                                                                          ; yes             ; Auto-Found VHDL File                   ; D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/sysid.vhd                                            ;
; timer_onof.vhd                                                                                     ; yes             ; Auto-Found VHDL File                   ; D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/timer_onof.vhd                                       ;
; uart_gps.vhd                                                                                       ; yes             ; Auto-Found VHDL File                   ; D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/uart_gps.vhd                                         ;
; uart_xbee.vhd                                                                                      ; yes             ; Auto-Found VHDL File                   ; D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/uart_xbee.vhd                                        ;
; sld_hub.vhd                                                                                        ; yes             ; Encrypted Megafunction                 ; c:/altera/11.1sp1/quartus/libraries/megafunctions/sld_hub.vhd                                               ;
; sld_rom_sr.vhd                                                                                     ; yes             ; Encrypted Megafunction                 ; c:/altera/11.1sp1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                            ;
; db/altsyncram_psd1.tdf                                                                             ; yes             ; Auto-Generated Megafunction            ; D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/db/altsyncram_psd1.tdf                               ;
; altshift_taps.tdf                                                                                  ; yes             ; Megafunction                           ; c:/altera/11.1sp1/quartus/libraries/megafunctions/altshift_taps.tdf                                         ;
; lpm_counter.inc                                                                                    ; yes             ; Megafunction                           ; c:/altera/11.1sp1/quartus/libraries/megafunctions/lpm_counter.inc                                           ;
; lpm_compare.inc                                                                                    ; yes             ; Megafunction                           ; c:/altera/11.1sp1/quartus/libraries/megafunctions/lpm_compare.inc                                           ;
; lpm_constant.inc                                                                                   ; yes             ; Megafunction                           ; c:/altera/11.1sp1/quartus/libraries/megafunctions/lpm_constant.inc                                          ;
; db/shift_taps_16n.tdf                                                                              ; yes             ; Auto-Generated Megafunction            ; D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/db/shift_taps_16n.tdf                                ;
; db/altsyncram_d961.tdf                                                                             ; yes             ; Auto-Generated Megafunction            ; D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/db/altsyncram_d961.tdf                               ;
; db/add_sub_24e.tdf                                                                                 ; yes             ; Auto-Generated Megafunction            ; D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/db/add_sub_24e.tdf                                   ;
; db/cntr_6pf.tdf                                                                                    ; yes             ; Auto-Generated Megafunction            ; D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/db/cntr_6pf.tdf                                      ;
; db/cmpr_ogc.tdf                                                                                    ; yes             ; Auto-Generated Megafunction            ; D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/db/cmpr_ogc.tdf                                      ;
; db/cntr_p8h.tdf                                                                                    ; yes             ; Auto-Generated Megafunction            ; D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/db/cntr_p8h.tdf                                      ;
; db/add_sub_qvi.tdf                                                                                 ; yes             ; Auto-Generated Megafunction            ; D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/db/add_sub_qvi.tdf                                   ;
; D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/clocks.v                                    ; yes             ; User Verilog HDL File                  ; D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/clocks.v                                             ;
; c:/altera/11.1sp1/quartus/libraries/megafunctions/altpll.tdf                                       ; yes             ; Megafunction                           ; c:/altera/11.1sp1/quartus/libraries/megafunctions/altpll.tdf                                                ;
; c:/altera/11.1sp1/quartus/libraries/megafunctions/stratix_pll.inc                                  ; yes             ; Megafunction                           ; c:/altera/11.1sp1/quartus/libraries/megafunctions/stratix_pll.inc                                           ;
; c:/altera/11.1sp1/quartus/libraries/megafunctions/stratixii_pll.inc                                ; yes             ; Megafunction                           ; c:/altera/11.1sp1/quartus/libraries/megafunctions/stratixii_pll.inc                                         ;
; c:/altera/11.1sp1/quartus/libraries/megafunctions/cycloneii_pll.inc                                ; yes             ; Megafunction                           ; c:/altera/11.1sp1/quartus/libraries/megafunctions/cycloneii_pll.inc                                         ;
; D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/db/altpll_6rb2.tdf                          ; yes             ; Auto-Generated Megafunction            ; D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/db/altpll_6rb2.tdf                                   ;
; D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/db/altsyncram_cjd1.tdf                      ; yes             ; Auto-Generated Megafunction            ; D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/db/altsyncram_cjd1.tdf                               ;
; D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/db/altsyncram_k5g1.tdf                      ; yes             ; Auto-Generated Megafunction            ; D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/db/altsyncram_k5g1.tdf                               ;
; D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/db/altsyncram_lrf1.tdf                      ; yes             ; Auto-Generated Megafunction            ; D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/db/altsyncram_lrf1.tdf                               ;
; D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/db/altsyncram_mrf1.tdf                      ; yes             ; Auto-Generated Megafunction            ; D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/db/altsyncram_mrf1.tdf                               ;
; D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/epcs_flash_controller_0.vhd                 ; yes             ; Auto-Found VHDL File                   ; D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/epcs_flash_controller_0.vhd                          ;
; D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/db/altsyncram_r951.tdf                      ; yes             ; Auto-Generated Megafunction            ; D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/db/altsyncram_r951.tdf                               ;
; D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/epcs_flash_controller_0_boot_rom_synth.hex  ; yes             ; Auto-Found Memory Initialization File  ; D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/epcs_flash_controller_0_boot_rom_synth.hex           ;
; D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/timer.vhd                                   ; yes             ; Auto-Found VHDL File                   ; D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/timer.vhd                                            ;
; D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/uart.vhd                                    ; yes             ; Auto-Found VHDL File                   ; D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/uart.vhd                                             ;
+----------------------------------------------------------------------------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                ;
+---------------------------------------------+--------------------------------------------------------------+
; Resource                                    ; Usage                                                        ;
+---------------------------------------------+--------------------------------------------------------------+
; Estimated Total logic elements              ; 9,996                                                        ;
;                                             ;                                                              ;
; Total combinational functions               ; 7349                                                         ;
; Logic element usage by number of LUT inputs ;                                                              ;
;     -- 4 input functions                    ; 3944                                                         ;
;     -- 3 input functions                    ; 2361                                                         ;
;     -- <=2 input functions                  ; 1044                                                         ;
;                                             ;                                                              ;
; Logic elements by mode                      ;                                                              ;
;     -- normal mode                          ; 6572                                                         ;
;     -- arithmetic mode                      ; 777                                                          ;
;                                             ;                                                              ;
; Total registers                             ; 5701                                                         ;
;     -- Dedicated logic registers            ; 5701                                                         ;
;     -- I/O registers                        ; 0                                                            ;
;                                             ;                                                              ;
; I/O pins                                    ; 63                                                           ;
; Total memory bits                           ; 135187                                                       ;
; Embedded Multiplier 9-bit elements          ; 11                                                           ;
; Total PLLs                                  ; 1                                                            ;
;     -- PLLs                                 ; 1                                                            ;
;                                             ;                                                              ;
; Maximum fan-out node                        ; NiosII:inst|pll:the_pll|pll_altpll_8ra2:sd1|wire_pll7_clk[0] ;
; Maximum fan-out                             ; 5910                                                         ;
; Total fan-out                               ; 52303                                                        ;
; Average fan-out                             ; 3.85                                                         ;
+---------------------------------------------+--------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                    ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Library Name ;
+---------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |Quad                                                                                                         ; 7349 (2)          ; 5701 (0)     ; 135187      ; 11           ; 1       ; 5         ; 63   ; 0            ; |Quad                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;              ;
;    |DecoderPwm:inst6|                                                                                         ; 23 (23)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|DecoderPwm:inst6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;              ;
;    |DecoderPwm:inst7|                                                                                         ; 13 (13)           ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|DecoderPwm:inst7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;              ;
;    |DecoderPwm:inst8|                                                                                         ; 13 (13)           ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|DecoderPwm:inst8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;              ;
;    |DecoderPwm:inst9|                                                                                         ; 13 (13)           ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|DecoderPwm:inst9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;              ;
;    |NiosII:inst|                                                                                              ; 5956 (1)          ; 4375 (0)     ; 131091      ; 11           ; 1       ; 5         ; 0    ; 0            ; |Quad|NiosII:inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;              ;
;       |NiosII_clock_0:the_NiosII_clock_0|                                                                     ; 35 (17)           ; 133 (116)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|NiosII_clock_0:the_NiosII_clock_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;              ;
;          |NiosII_clock_0_edge_to_pulse:read_done_edge_to_pulse|                                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|NiosII_clock_0:the_NiosII_clock_0|NiosII_clock_0_edge_to_pulse:read_done_edge_to_pulse                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;              ;
;          |NiosII_clock_0_edge_to_pulse:read_request_edge_to_pulse|                                            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|NiosII_clock_0:the_NiosII_clock_0|NiosII_clock_0_edge_to_pulse:read_request_edge_to_pulse                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;              ;
;          |NiosII_clock_0_edge_to_pulse:write_request_edge_to_pulse|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|NiosII_clock_0:the_NiosII_clock_0|NiosII_clock_0_edge_to_pulse:write_request_edge_to_pulse                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;              ;
;          |NiosII_clock_0_master_FSM:master_FSM|                                                               ; 15 (15)           ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|NiosII_clock_0:the_NiosII_clock_0|NiosII_clock_0_master_FSM:master_FSM                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;              ;
;          |NiosII_clock_0_slave_FSM:slave_FSM|                                                                 ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|NiosII_clock_0:the_NiosII_clock_0|NiosII_clock_0_slave_FSM:slave_FSM                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer2|                                               ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|NiosII_clock_0:the_NiosII_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer3|                                               ; 1 (1)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|NiosII_clock_0:the_NiosII_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer|                                                ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|NiosII_clock_0:the_NiosII_clock_0|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;              ;
;       |NiosII_clock_0_in_arbitrator:the_NiosII_clock_0_in|                                                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|NiosII_clock_0_in_arbitrator:the_NiosII_clock_0_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;              ;
;       |NiosII_clock_0_out_arbitrator:the_NiosII_clock_0_out|                                                  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|NiosII_clock_0_out_arbitrator:the_NiosII_clock_0_out                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;              ;
;       |NiosII_clock_1:the_NiosII_clock_1|                                                                     ; 33 (1)            ; 140 (116)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|NiosII_clock_1:the_NiosII_clock_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;              ;
;          |NiosII_clock_1_edge_to_pulse:read_done_edge_to_pulse|                                               ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|NiosII_clock_1:the_NiosII_clock_1|NiosII_clock_1_edge_to_pulse:read_done_edge_to_pulse                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;              ;
;          |NiosII_clock_1_edge_to_pulse:read_request_edge_to_pulse|                                            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|NiosII_clock_1:the_NiosII_clock_1|NiosII_clock_1_edge_to_pulse:read_request_edge_to_pulse                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;              ;
;          |NiosII_clock_1_edge_to_pulse:write_done_edge_to_pulse|                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|NiosII_clock_1:the_NiosII_clock_1|NiosII_clock_1_edge_to_pulse:write_done_edge_to_pulse                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;              ;
;          |NiosII_clock_1_edge_to_pulse:write_request_edge_to_pulse|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|NiosII_clock_1:the_NiosII_clock_1|NiosII_clock_1_edge_to_pulse:write_request_edge_to_pulse                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;              ;
;          |NiosII_clock_1_master_FSM:master_FSM|                                                               ; 16 (16)           ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|NiosII_clock_1:the_NiosII_clock_1|NiosII_clock_1_master_FSM:master_FSM                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;              ;
;          |NiosII_clock_1_slave_FSM:slave_FSM|                                                                 ; 15 (15)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|NiosII_clock_1:the_NiosII_clock_1|NiosII_clock_1_slave_FSM:slave_FSM                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer1|                                               ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|NiosII_clock_1:the_NiosII_clock_1|altera_std_synchronizer:the_altera_std_synchronizer1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer2|                                               ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|NiosII_clock_1:the_NiosII_clock_1|altera_std_synchronizer:the_altera_std_synchronizer2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer3|                                               ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|NiosII_clock_1:the_NiosII_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer|                                                ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|NiosII_clock_1:the_NiosII_clock_1|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;              ;
;       |NiosII_clock_1_in_arbitrator:the_NiosII_clock_1_in|                                                    ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|NiosII_clock_1_in_arbitrator:the_NiosII_clock_1_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;              ;
;       |NiosII_clock_1_out_arbitrator:the_NiosII_clock_1_out|                                                  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|NiosII_clock_1_out_arbitrator:the_NiosII_clock_1_out                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;              ;
;       |NiosII_clock_2:the_NiosII_clock_2|                                                                     ; 25 (0)            ; 34 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|NiosII_clock_2:the_NiosII_clock_2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;              ;
;          |NiosII_clock_2_edge_to_pulse:read_done_edge_to_pulse|                                               ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|NiosII_clock_2:the_NiosII_clock_2|NiosII_clock_2_edge_to_pulse:read_done_edge_to_pulse                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;              ;
;          |NiosII_clock_2_edge_to_pulse:read_request_edge_to_pulse|                                            ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|NiosII_clock_2:the_NiosII_clock_2|NiosII_clock_2_edge_to_pulse:read_request_edge_to_pulse                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;              ;
;          |NiosII_clock_2_edge_to_pulse:write_done_edge_to_pulse|                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|NiosII_clock_2:the_NiosII_clock_2|NiosII_clock_2_edge_to_pulse:write_done_edge_to_pulse                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;              ;
;          |NiosII_clock_2_edge_to_pulse:write_request_edge_to_pulse|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|NiosII_clock_2:the_NiosII_clock_2|NiosII_clock_2_edge_to_pulse:write_request_edge_to_pulse                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;              ;
;          |NiosII_clock_2_master_FSM:master_FSM|                                                               ; 6 (6)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|NiosII_clock_2:the_NiosII_clock_2|NiosII_clock_2_master_FSM:master_FSM                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;              ;
;          |NiosII_clock_2_slave_FSM:slave_FSM|                                                                 ; 17 (17)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|NiosII_clock_2:the_NiosII_clock_2|NiosII_clock_2_slave_FSM:slave_FSM                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer1|                                               ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|NiosII_clock_2:the_NiosII_clock_2|altera_std_synchronizer:the_altera_std_synchronizer1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer2|                                               ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|NiosII_clock_2:the_NiosII_clock_2|altera_std_synchronizer:the_altera_std_synchronizer2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer3|                                               ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|NiosII_clock_2:the_NiosII_clock_2|altera_std_synchronizer:the_altera_std_synchronizer3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer|                                                ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|NiosII_clock_2:the_NiosII_clock_2|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;              ;
;       |NiosII_clock_2_in_arbitrator:the_NiosII_clock_2_in|                                                    ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|NiosII_clock_2_in_arbitrator:the_NiosII_clock_2_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;              ;
;       |NiosII_reset_clk_50_domain_synch_module:NiosII_reset_clk_50_domain_synch|                              ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|NiosII_reset_clk_50_domain_synch_module:NiosII_reset_clk_50_domain_synch                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;              ;
;       |NiosII_reset_sdram_clk_domain_synch_module:NiosII_reset_sdram_clk_domain_synch|                        ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|NiosII_reset_sdram_clk_domain_synch_module:NiosII_reset_sdram_clk_domain_synch                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;              ;
;       |NiosII_reset_sys_clk_domain_synch_module:NiosII_reset_sys_clk_domain_synch|                            ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|NiosII_reset_sys_clk_domain_synch_module:NiosII_reset_sys_clk_domain_synch                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;              ;
;       |PWM_1:the_PWM_1|                                                                                       ; 10 (10)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|PWM_1:the_PWM_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;              ;
;       |PWM_1_s1_arbitrator:the_PWM_1_s1|                                                                      ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|PWM_1_s1_arbitrator:the_PWM_1_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;              ;
;       |PWM_2:the_PWM_2|                                                                                       ; 4 (4)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|PWM_2:the_PWM_2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;              ;
;       |PWM_2_s1_arbitrator:the_PWM_2_s1|                                                                      ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|PWM_2_s1_arbitrator:the_PWM_2_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;              ;
;       |PWM_3:the_PWM_3|                                                                                       ; 3 (3)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|PWM_3:the_PWM_3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;              ;
;       |PWM_3_s1_arbitrator:the_PWM_3_s1|                                                                      ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|PWM_3_s1_arbitrator:the_PWM_3_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;              ;
;       |PWM_4:the_PWM_4|                                                                                       ; 2 (2)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|PWM_4:the_PWM_4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;              ;
;       |PWM_4_s1_arbitrator:the_PWM_4_s1|                                                                      ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|PWM_4_s1_arbitrator:the_PWM_4_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;              ;
;       |cpu:the_cpu|                                                                                           ; 2766 (1860)       ; 2147 (1595)  ; 121728      ; 4            ; 0       ; 2         ; 0    ; 0            ; |Quad|NiosII:inst|cpu:the_cpu                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;              ;
;          |cpu_bht_module:cpu_bht|                                                                             ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|cpu:the_cpu|cpu_bht_module:cpu_bht                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;              ;
;             |altsyncram:the_altsyncram|                                                                       ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;              ;
;                |altsyncram_bpf1:auto_generated|                                                               ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram|altsyncram_bpf1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;              ;
;          |cpu_dc_data_module:cpu_dc_data|                                                                     ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;              ;
;             |altsyncram:the_altsyncram|                                                                       ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;              ;
;                |altsyncram_2jf1:auto_generated|                                                               ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data|altsyncram:the_altsyncram|altsyncram_2jf1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;              ;
;          |cpu_dc_tag_module:cpu_dc_tag|                                                                       ; 0 (0)             ; 0 (0)        ; 2176        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;              ;
;             |altsyncram:the_altsyncram|                                                                       ; 0 (0)             ; 0 (0)        ; 2176        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;              ;
;                |altsyncram_bhf1:auto_generated|                                                               ; 0 (0)             ; 0 (0)        ; 2176        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_bhf1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;              ;
;          |cpu_dc_victim_module:cpu_dc_victim|                                                                 ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;              ;
;             |altsyncram:the_altsyncram|                                                                       ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;              ;
;                |altsyncram_r3d1:auto_generated|                                                               ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;              ;
;          |cpu_ic_data_module:cpu_ic_data|                                                                     ; 1 (0)             ; 1 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;              ;
;             |altsyncram:the_altsyncram|                                                                       ; 1 (0)             ; 1 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;              ;
;                |altsyncram_sjd1:auto_generated|                                                               ; 1 (1)             ; 1 (1)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;              ;
;          |cpu_ic_tag_module:cpu_ic_tag|                                                                       ; 0 (0)             ; 0 (0)        ; 5632        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;              ;
;             |altsyncram:the_altsyncram|                                                                       ; 0 (0)             ; 0 (0)        ; 5632        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;              ;
;                |altsyncram_o5g1:auto_generated|                                                               ; 0 (0)             ; 0 (0)        ; 5632        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_o5g1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;              ;
;          |cpu_mult_cell:the_cpu_mult_cell|                                                                    ; 0 (0)             ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Quad|NiosII:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;              ;
;             |altmult_add:the_altmult_add_part_1|                                                              ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Quad|NiosII:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;              ;
;                |mult_add_mgr2:auto_generated|                                                                 ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Quad|NiosII:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;              ;
;                   |ded_mult_ks81:ded_mult1|                                                                   ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Quad|NiosII:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;              ;
;             |altmult_add:the_altmult_add_part_2|                                                              ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Quad|NiosII:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;              ;
;                |mult_add_ogr2:auto_generated|                                                                 ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Quad|NiosII:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;              ;
;                   |ded_mult_ks81:ded_mult1|                                                                   ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Quad|NiosII:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;              ;
;          |cpu_nios2_oci:the_cpu_nios2_oci|                                                                    ; 828 (31)          ; 551 (0)      ; 12800       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;              ;
;             |cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|                                 ; 125 (0)           ; 96 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;              ;
;                |cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|                                ; 11 (11)           ; 49 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk                                                                                                                                                                                                                                                                                                                                                                                                                                      ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                                      ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2                                                                                                                                                                                                                                                                                                                                                                                 ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                                      ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3                                                                                                                                                                                                                                                                                                                                                                                 ;              ;
;                |cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|                                      ; 110 (110)         ; 47 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck                                                                                                                                                                                                                                                                                                                                                                                                                                            ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                      ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1                                                                                                                                                                                                                                                                                                                                                                                       ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                       ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                                                                                                                                                                                                                                                        ;              ;
;                |sld_virtual_jtag_basic:cpu_jtag_debug_module_phy|                                             ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;              ;
;             |cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|                                                   ; 13 (13)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;              ;
;             |cpu_nios2_oci_break:the_cpu_nios2_oci_break|                                                     ; 84 (84)           ; 245 (245)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;              ;
;             |cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|                                                       ; 219 (53)          ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;              ;
;                |cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired|                              ; 76 (76)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;              ;
;                |cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single|                              ; 45 (45)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;              ;
;                |cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single|                              ; 45 (45)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;              ;
;             |cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|                                                     ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;              ;
;             |cpu_nios2_oci_im:the_cpu_nios2_oci_im|                                                           ; 21 (21)           ; 15 (15)      ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;              ;
;                |cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|               ; 0 (0)             ; 0 (0)        ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component                                                                                                                                                                                                                                                                                                                                                                                                                                               ;              ;
;                   |altsyncram:the_altsyncram|                                                                 ; 0 (0)             ; 0 (0)        ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                                                                     ;              ;
;                      |altsyncram_0a02:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated                                                                                                                                                                                                                                                                                                                                                                                      ;              ;
;             |cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|                                                   ; 222 (222)         ; 119 (119)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;              ;
;             |cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|                                                       ; 45 (45)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;              ;
;             |cpu_nios2_ocimem:the_cpu_nios2_ocimem|                                                           ; 60 (60)           ; 44 (44)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;              ;
;                |cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|                   ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;              ;
;                   |altsyncram:the_altsyncram|                                                                 ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                                                                         ;              ;
;                      |altsyncram_f572:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated                                                                                                                                                                                                                                                                                                                                                                                          ;              ;
;          |cpu_register_bank_a_module:cpu_register_bank_a|                                                     ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;              ;
;             |altsyncram:the_altsyncram|                                                                       ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;              ;
;                |altsyncram_b7f1:auto_generated|                                                               ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_b7f1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;              ;
;          |cpu_register_bank_b_module:cpu_register_bank_b|                                                     ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;              ;
;             |altsyncram:the_altsyncram|                                                                       ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;              ;
;                |altsyncram_c7f1:auto_generated|                                                               ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_c7f1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;              ;
;          |cpu_test_bench:the_cpu_test_bench|                                                                  ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;              ;
;          |lpm_add_sub:Add17|                                                                                  ; 66 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|cpu:the_cpu|lpm_add_sub:Add17                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;              ;
;             |add_sub_qvi:auto_generated|                                                                      ; 66 (66)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|cpu:the_cpu|lpm_add_sub:Add17|add_sub_qvi:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;              ;
;       |cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst| ; 1033 (0)          ; 818 (0)      ; 147         ; 7            ; 1       ; 3         ; 0    ; 0            ; |Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;              ;
;          |fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|                                    ; 1033 (0)          ; 818 (0)      ; 147         ; 7            ; 1       ; 3         ; 0    ; 0            ; |Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst                                                                                                                                                                                                                                                                                                                                                                                                                                          ;              ;
;             |fpoint_qsys:fpoint_instance|                                                                     ; 1033 (4)          ; 818 (68)     ; 147         ; 7            ; 1       ; 3         ; 0    ; 0            ; |Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance                                                                                                                                                                                                                                                                                                                                                                                                              ;              ;
;                |fpoint_qsys_addsub_single:the_fp_addsub|                                                      ; 798 (310)         ; 431 (291)    ; 147         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub                                                                                                                                                                                                                                                                                                                                                                      ;              ;
;                   |altshift_taps:sign_dffe31_rtl_0|                                                           ; 10 (0)            ; 6 (0)        ; 147         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0                                                                                                                                                                                                                                                                                                                                      ;              ;
;                      |shift_taps_16n:auto_generated|                                                          ; 10 (2)            ; 6 (3)        ; 147         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_16n:auto_generated                                                                                                                                                                                                                                                                                                        ;              ;
;                         |altsyncram_d961:altsyncram4|                                                         ; 0 (0)             ; 0 (0)        ; 147         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4                                                                                                                                                                                                                                                                            ;              ;
;                         |cntr_6pf:cntr1|                                                                      ; 5 (5)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_16n:auto_generated|cntr_6pf:cntr1                                                                                                                                                                                                                                                                                         ;              ;
;                         |cntr_p8h:cntr5|                                                                      ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_16n:auto_generated|cntr_p8h:cntr5                                                                                                                                                                                                                                                                                         ;              ;
;                   |fpoint_qsys_addsub_single_altbarrel_shift_44e:rbarrel_shift|                               ; 103 (103)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altbarrel_shift_44e:rbarrel_shift                                                                                                                                                                                                                                                                                                          ;              ;
;                   |fpoint_qsys_addsub_single_altbarrel_shift_fjg:lbarrel_shift|                               ; 111 (111)         ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altbarrel_shift_fjg:lbarrel_shift                                                                                                                                                                                                                                                                                                          ;              ;
;                   |fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|                      ; 26 (21)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt                                                                                                                                                                                                                                                                                                 ;              ;
;                      |fpoint_qsys_addsub_single_altpriority_encoder_a2b:altpriority_encoder8|                 ; 4 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_qsys_addsub_single_altpriority_encoder_a2b:altpriority_encoder8                                                                                                                                                                                                                          ;              ;
;                         |fpoint_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder19|             ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_qsys_addsub_single_altpriority_encoder_a2b:altpriority_encoder8|fpoint_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder19                                                                                                                                                  ;              ;
;                            |fpoint_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder12|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_qsys_addsub_single_altpriority_encoder_a2b:altpriority_encoder8|fpoint_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder19|fpoint_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder12                                                                          ;              ;
;                         |fpoint_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder20|             ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_qsys_addsub_single_altpriority_encoder_a2b:altpriority_encoder8|fpoint_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder20                                                                                                                                                  ;              ;
;                            |fpoint_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder12|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_qsys_addsub_single_altpriority_encoder_a2b:altpriority_encoder8|fpoint_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder20|fpoint_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder12                                                                          ;              ;
;                      |fpoint_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7|                 ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7                                                                                                                                                                                                                          ;              ;
;                         |fpoint_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder10|             ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7|fpoint_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder10                                                                                                                                                  ;              ;
;                            |fpoint_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder12|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7|fpoint_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder10|fpoint_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder12                                                                          ;              ;
;                   |fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|                      ; 26 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt                                                                                                                                                                                                                                                                                                 ;              ;
;                      |fpoint_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21|                ; 12 (7)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21                                                                                                                                                                                                                         ;              ;
;                         |fpoint_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder23|             ; 3 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21|fpoint_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder23                                                                                                                                                 ;              ;
;                            |fpoint_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder25|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21|fpoint_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder23|fpoint_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder25                                                                         ;              ;
;                         |fpoint_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder24|             ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21|fpoint_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder24                                                                                                                                                 ;              ;
;                            |fpoint_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder25|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21|fpoint_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder24|fpoint_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder25                                                                         ;              ;
;                            |fpoint_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder26|          ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21|fpoint_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder24|fpoint_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder26                                                                         ;              ;
;                               |fpoint_qsys_addsub_single_altpriority_encoder_64b:altpriority_encoder27|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21|fpoint_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder24|fpoint_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder26|fpoint_qsys_addsub_single_altpriority_encoder_64b:altpriority_encoder27 ;              ;
;                   |lpm_add_sub:add_sub1|                                                                      ; 9 (0)             ; 9 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub1                                                                                                                                                                                                                                                                                                                                                 ;              ;
;                      |add_sub_hth:auto_generated|                                                             ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub1|add_sub_hth:auto_generated                                                                                                                                                                                                                                                                                                                      ;              ;
;                   |lpm_add_sub:add_sub2|                                                                      ; 8 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub2                                                                                                                                                                                                                                                                                                                                                 ;              ;
;                      |add_sub_hth:auto_generated|                                                             ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub2|add_sub_hth:auto_generated                                                                                                                                                                                                                                                                                                                      ;              ;
;                   |lpm_add_sub:add_sub3|                                                                      ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub3                                                                                                                                                                                                                                                                                                                                                 ;              ;
;                      |add_sub_70f:auto_generated|                                                             ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub3|add_sub_70f:auto_generated                                                                                                                                                                                                                                                                                                                      ;              ;
;                   |lpm_add_sub:add_sub4|                                                                      ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub4                                                                                                                                                                                                                                                                                                                                                 ;              ;
;                      |add_sub_9ve:auto_generated|                                                             ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub4|add_sub_9ve:auto_generated                                                                                                                                                                                                                                                                                                                      ;              ;
;                   |lpm_add_sub:add_sub5|                                                                      ; 9 (0)             ; 9 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub5                                                                                                                                                                                                                                                                                                                                                 ;              ;
;                      |add_sub_gsh:auto_generated|                                                             ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub5|add_sub_gsh:auto_generated                                                                                                                                                                                                                                                                                                                      ;              ;
;                   |lpm_add_sub:add_sub6|                                                                      ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub6                                                                                                                                                                                                                                                                                                                                                 ;              ;
;                      |add_sub_9ve:auto_generated|                                                             ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub6|add_sub_9ve:auto_generated                                                                                                                                                                                                                                                                                                                      ;              ;
;                   |lpm_add_sub:man_2comp_res_lower|                                                           ; 30 (0)            ; 15 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_lower                                                                                                                                                                                                                                                                                                                                      ;              ;
;                      |add_sub_glh:auto_generated|                                                             ; 30 (30)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_lower|add_sub_glh:auto_generated                                                                                                                                                                                                                                                                                                           ;              ;
;                   |lpm_add_sub:man_2comp_res_upper0|                                                          ; 25 (0)            ; 13 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_upper0                                                                                                                                                                                                                                                                                                                                     ;              ;
;                      |add_sub_l6h:auto_generated|                                                             ; 25 (25)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_upper0|add_sub_l6h:auto_generated                                                                                                                                                                                                                                                                                                          ;              ;
;                   |lpm_add_sub:man_2comp_res_upper1|                                                          ; 13 (0)            ; 13 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_upper1                                                                                                                                                                                                                                                                                                                                     ;              ;
;                      |add_sub_l6h:auto_generated|                                                             ; 13 (13)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_upper1|add_sub_l6h:auto_generated                                                                                                                                                                                                                                                                                                          ;              ;
;                   |lpm_add_sub:man_add_sub_lower|                                                             ; 30 (0)            ; 15 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_lower                                                                                                                                                                                                                                                                                                                                        ;              ;
;                      |add_sub_glh:auto_generated|                                                             ; 30 (30)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_lower|add_sub_glh:auto_generated                                                                                                                                                                                                                                                                                                             ;              ;
;                   |lpm_add_sub:man_add_sub_upper0|                                                            ; 26 (0)            ; 14 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_upper0                                                                                                                                                                                                                                                                                                                                       ;              ;
;                      |add_sub_l6h:auto_generated|                                                             ; 26 (26)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_upper0|add_sub_l6h:auto_generated                                                                                                                                                                                                                                                                                                            ;              ;
;                   |lpm_add_sub:man_add_sub_upper1|                                                            ; 14 (0)            ; 14 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_upper1                                                                                                                                                                                                                                                                                                                                       ;              ;
;                      |add_sub_l6h:auto_generated|                                                             ; 14 (14)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_upper1|add_sub_l6h:auto_generated                                                                                                                                                                                                                                                                                                            ;              ;
;                   |lpm_add_sub:man_res_rounding_add_sub_lower|                                                ; 14 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_res_rounding_add_sub_lower                                                                                                                                                                                                                                                                                                                           ;              ;
;                      |add_sub_fff:auto_generated|                                                             ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_res_rounding_add_sub_lower|add_sub_fff:auto_generated                                                                                                                                                                                                                                                                                                ;              ;
;                   |lpm_add_sub:man_res_rounding_add_sub_upper1|                                               ; 11 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_res_rounding_add_sub_upper1                                                                                                                                                                                                                                                                                                                          ;              ;
;                      |add_sub_onf:auto_generated|                                                             ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_res_rounding_add_sub_upper1|add_sub_onf:auto_generated                                                                                                                                                                                                                                                                                               ;              ;
;                   |lpm_compare:trailing_zeros_limit_comparator|                                               ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_compare:trailing_zeros_limit_comparator                                                                                                                                                                                                                                                                                                                          ;              ;
;                      |cmpr_seg:auto_generated|                                                                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_compare:trailing_zeros_limit_comparator|cmpr_seg:auto_generated                                                                                                                                                                                                                                                                                                  ;              ;
;                |fpoint_qsys_mult_single:the_fp_mult|                                                          ; 231 (167)         ; 319 (195)    ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult                                                                                                                                                                                                                                                                                                                                                                          ;              ;
;                   |lpm_add_sub:exp_add_adder|                                                                 ; 9 (0)             ; 9 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_add_sub:exp_add_adder                                                                                                                                                                                                                                                                                                                                                ;              ;
;                      |add_sub_1od:auto_generated|                                                             ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_add_sub:exp_add_adder|add_sub_1od:auto_generated                                                                                                                                                                                                                                                                                                                     ;              ;
;                   |lpm_mult:man_product2_mult|                                                                ; 55 (0)            ; 115 (0)      ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult                                                                                                                                                                                                                                                                                                                                               ;              ;
;                      |mult_njt:auto_generated|                                                                ; 55 (55)           ; 115 (115)    ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated                                                                                                                                                                                                                                                                                                                       ;              ;
;       |cpu_data_master_arbitrator:the_cpu_data_master|                                                        ; 498 (498)         ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|cpu_data_master_arbitrator:the_cpu_data_master                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;              ;
;       |cpu_instruction_master_arbitrator:the_cpu_instruction_master|                                          ; 87 (87)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;              ;
;       |cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|                                            ; 31 (31)           ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;              ;
;       |data_tx:the_data_tx|                                                                                   ; 6 (6)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|data_tx:the_data_tx                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;              ;
;       |data_tx_s1_arbitrator:the_data_tx_s1|                                                                  ; 4 (4)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|data_tx_s1_arbitrator:the_data_tx_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;              ;
;       |duty_1:the_duty_1|                                                                                     ; 12 (12)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|duty_1:the_duty_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;              ;
;       |duty_1_s1_arbitrator:the_duty_1_s1|                                                                    ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|duty_1_s1_arbitrator:the_duty_1_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;              ;
;       |duty_2:the_duty_2|                                                                                     ; 12 (12)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|duty_2:the_duty_2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;              ;
;       |duty_2_s1_arbitrator:the_duty_2_s1|                                                                    ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|duty_2_s1_arbitrator:the_duty_2_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;              ;
;       |duty_3:the_duty_3|                                                                                     ; 12 (12)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|duty_3:the_duty_3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;              ;
;       |duty_3_s1_arbitrator:the_duty_3_s1|                                                                    ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|duty_3_s1_arbitrator:the_duty_3_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;              ;
;       |duty_4:the_duty_4|                                                                                     ; 12 (12)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|duty_4:the_duty_4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;              ;
;       |duty_4_s1_arbitrator:the_duty_4_s1|                                                                    ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|duty_4_s1_arbitrator:the_duty_4_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;              ;
;       |entrada_ac_eje_X:the_entrada_ac_eje_X|                                                                 ; 16 (16)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|entrada_ac_eje_X:the_entrada_ac_eje_X                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;              ;
;       |entrada_ac_eje_X_s1_arbitrator:the_entrada_ac_eje_X_s1|                                                ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|entrada_ac_eje_X_s1_arbitrator:the_entrada_ac_eje_X_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;              ;
;       |entrada_ac_eje_Y:the_entrada_ac_eje_Y|                                                                 ; 16 (16)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|entrada_ac_eje_Y:the_entrada_ac_eje_Y                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;              ;
;       |entrada_ac_eje_Y_s1_arbitrator:the_entrada_ac_eje_Y_s1|                                                ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|entrada_ac_eje_Y_s1_arbitrator:the_entrada_ac_eje_Y_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;              ;
;       |entrada_ac_eje_Z:the_entrada_ac_eje_Z|                                                                 ; 16 (16)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|entrada_ac_eje_Z:the_entrada_ac_eje_Z                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;              ;
;       |entrada_ac_eje_Z_s1_arbitrator:the_entrada_ac_eje_Z_s1|                                                ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|entrada_ac_eje_Z_s1_arbitrator:the_entrada_ac_eje_Z_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;              ;
;       |entrada_gy_eje_X:the_entrada_gy_eje_X|                                                                 ; 16 (16)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|entrada_gy_eje_X:the_entrada_gy_eje_X                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;              ;
;       |entrada_gy_eje_X_s1_arbitrator:the_entrada_gy_eje_X_s1|                                                ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|entrada_gy_eje_X_s1_arbitrator:the_entrada_gy_eje_X_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;              ;
;       |entrada_gy_eje_Y:the_entrada_gy_eje_Y|                                                                 ; 16 (16)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|entrada_gy_eje_Y:the_entrada_gy_eje_Y                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;              ;
;       |entrada_gy_eje_Y_s1_arbitrator:the_entrada_gy_eje_Y_s1|                                                ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|entrada_gy_eje_Y_s1_arbitrator:the_entrada_gy_eje_Y_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;              ;
;       |entrada_gy_eje_Z:the_entrada_gy_eje_Z|                                                                 ; 16 (16)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|entrada_gy_eje_Z:the_entrada_gy_eje_Z                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;              ;
;       |entrada_gy_eje_Z_s1_arbitrator:the_entrada_gy_eje_Z_s1|                                                ; 5 (5)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|entrada_gy_eje_Z_s1_arbitrator:the_entrada_gy_eje_Z_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;              ;
;       |entrada_ma_eje_X:the_entrada_ma_eje_X|                                                                 ; 16 (16)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|entrada_ma_eje_X:the_entrada_ma_eje_X                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;              ;
;       |entrada_ma_eje_X_s1_arbitrator:the_entrada_ma_eje_X_s1|                                                ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|entrada_ma_eje_X_s1_arbitrator:the_entrada_ma_eje_X_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;              ;
;       |entrada_ma_eje_Y:the_entrada_ma_eje_Y|                                                                 ; 16 (16)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|entrada_ma_eje_Y:the_entrada_ma_eje_Y                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;              ;
;       |entrada_ma_eje_Y_s1_arbitrator:the_entrada_ma_eje_Y_s1|                                                ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|entrada_ma_eje_Y_s1_arbitrator:the_entrada_ma_eje_Y_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;              ;
;       |entrada_ma_eje_Z:the_entrada_ma_eje_Z|                                                                 ; 16 (16)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|entrada_ma_eje_Z:the_entrada_ma_eje_Z                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;              ;
;       |entrada_ma_eje_Z_s1_arbitrator:the_entrada_ma_eje_Z_s1|                                                ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|entrada_ma_eje_Z_s1_arbitrator:the_entrada_ma_eje_Z_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;              ;
;       |entrada_temp:the_entrada_temp|                                                                         ; 16 (16)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|entrada_temp:the_entrada_temp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;              ;
;       |entrada_temp_s1_arbitrator:the_entrada_temp_s1|                                                        ; 7 (7)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|entrada_temp_s1_arbitrator:the_entrada_temp_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;              ;
;       |epcs_flash_controller:the_epcs_flash_controller|                                                       ; 119 (9)           ; 116 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|epcs_flash_controller:the_epcs_flash_controller                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;              ;
;          |altsyncram:the_boot_copier_rom|                                                                     ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|epcs_flash_controller:the_epcs_flash_controller|altsyncram:the_boot_copier_rom                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;              ;
;             |altsyncram_c551:auto_generated|                                                                  ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|epcs_flash_controller:the_epcs_flash_controller|altsyncram:the_boot_copier_rom|altsyncram_c551:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;              ;
;          |epcs_flash_controller_sub:the_epcs_flash_controller_sub|                                            ; 110 (110)         ; 116 (116)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|epcs_flash_controller:the_epcs_flash_controller|epcs_flash_controller_sub:the_epcs_flash_controller_sub                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;              ;
;       |epcs_flash_controller_epcs_control_port_arbitrator:the_epcs_flash_controller_epcs_control_port|        ; 21 (21)           ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|epcs_flash_controller_epcs_control_port_arbitrator:the_epcs_flash_controller_epcs_control_port                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;              ;
;       |jtag_uart:the_jtag_uart|                                                                               ; 145 (41)          ; 112 (13)     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|jtag_uart:the_jtag_uart                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;              ;
;          |alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|                                                      ; 53 (53)           ; 59 (59)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;              ;
;          |jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|                                                          ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;              ;
;             |scfifo:rfifo|                                                                                    ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;              ;
;                |scfifo_jr21:auto_generated|                                                                   ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;              ;
;                   |a_dpfifo_q131:dpfifo|                                                                      ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;              ;
;                      |a_fefifo_7cf:fifo_state|                                                                ; 14 (8)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;              ;
;                         |cntr_do7:count_usedw|                                                                ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                                                                                                                                                                                                                                                                                                                    ;              ;
;                      |cntr_1ob:rd_ptr_count|                                                                  ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;              ;
;                      |cntr_1ob:wr_ptr|                                                                        ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;              ;
;                      |dpram_nl21:FIFOram|                                                                     ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;              ;
;                         |altsyncram_r1m1:altsyncram1|                                                         ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1                                                                                                                                                                                                                                                                                                                                                                                                                                  ;              ;
;          |jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|                                                          ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;              ;
;             |scfifo:wfifo|                                                                                    ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;              ;
;                |scfifo_jr21:auto_generated|                                                                   ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;              ;
;                   |a_dpfifo_q131:dpfifo|                                                                      ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;              ;
;                      |a_fefifo_7cf:fifo_state|                                                                ; 13 (7)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;              ;
;                         |cntr_do7:count_usedw|                                                                ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                                                                                                                                                                                                                                                                                                                    ;              ;
;                      |cntr_1ob:rd_ptr_count|                                                                  ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;              ;
;                      |cntr_1ob:wr_ptr|                                                                        ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;              ;
;                      |dpram_nl21:FIFOram|                                                                     ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;              ;
;                         |altsyncram_r1m1:altsyncram1|                                                         ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1                                                                                                                                                                                                                                                                                                                                                                                                                                  ;              ;
;       |out_test:the_out_test|                                                                                 ; 8 (8)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|out_test:the_out_test                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;              ;
;       |out_test_s1_arbitrator:the_out_test_s1|                                                                ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|out_test_s1_arbitrator:the_out_test_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;              ;
;       |pll:the_pll|                                                                                           ; 6 (5)             ; 6 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|pll:the_pll                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;              ;
;          |pll_altpll_8ra2:sd1|                                                                                ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|pll:the_pll|pll_altpll_8ra2:sd1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;              ;
;          |pll_stdsync_sv6:stdsync2|                                                                           ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|pll:the_pll|pll_stdsync_sv6:stdsync2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;              ;
;             |pll_dffpipe_l2c:dffpipe3|                                                                        ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|pll:the_pll|pll_stdsync_sv6:stdsync2|pll_dffpipe_l2c:dffpipe3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;              ;
;       |sample_time:the_sample_time|                                                                           ; 36 (36)           ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|sample_time:the_sample_time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;              ;
;       |sample_time_s1_arbitrator:the_sample_time_s1|                                                          ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|sample_time_s1_arbitrator:the_sample_time_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;              ;
;       |sdram:the_sdram|                                                                                       ; 416 (364)         ; 243 (153)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|sdram:the_sdram                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;              ;
;          |sdram_input_efifo_module:the_sdram_input_efifo_module|                                              ; 52 (52)           ; 90 (90)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;              ;
;       |sdram_s1_arbitrator:the_sdram_s1|                                                                      ; 104 (54)          ; 34 (3)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|sdram_s1_arbitrator:the_sdram_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;              ;
;          |rdv_fifo_for_NiosII_clock_0_out_to_sdram_s1_module:rdv_fifo_for_NiosII_clock_0_out_to_sdram_s1|     ; 33 (33)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_NiosII_clock_0_out_to_sdram_s1_module:rdv_fifo_for_NiosII_clock_0_out_to_sdram_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;              ;
;          |rdv_fifo_for_NiosII_clock_1_out_to_sdram_s1_module:rdv_fifo_for_NiosII_clock_1_out_to_sdram_s1|     ; 17 (17)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_NiosII_clock_1_out_to_sdram_s1_module:rdv_fifo_for_NiosII_clock_1_out_to_sdram_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;              ;
;       |sysid_control_slave_arbitrator:the_sysid_control_slave|                                                ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|sysid_control_slave_arbitrator:the_sysid_control_slave                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;              ;
;       |timer_ONOF:the_timer_ONOF|                                                                             ; 40 (40)           ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|timer_ONOF:the_timer_ONOF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;              ;
;       |timer_ONOF_s1_arbitrator:the_timer_ONOF_s1|                                                            ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|timer_ONOF_s1_arbitrator:the_timer_ONOF_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;              ;
;       |uart_gps:the_uart_gps|                                                                                 ; 119 (0)           ; 94 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|uart_gps:the_uart_gps                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;              ;
;          |uart_gps_regs:the_uart_gps_regs|                                                                    ; 34 (34)           ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|uart_gps:the_uart_gps|uart_gps_regs:the_uart_gps_regs                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;              ;
;          |uart_gps_rx:the_uart_gps_rx|                                                                        ; 45 (45)           ; 38 (36)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|uart_gps:the_uart_gps|uart_gps_rx:the_uart_gps_rx                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;              ;
;             |altera_std_synchronizer:the_altera_std_synchronizer|                                             ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|uart_gps:the_uart_gps|uart_gps_rx:the_uart_gps_rx|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;              ;
;          |uart_gps_tx:the_uart_gps_tx|                                                                        ; 40 (40)           ; 27 (27)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|uart_gps:the_uart_gps|uart_gps_tx:the_uart_gps_tx                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;              ;
;       |uart_gps_s1_arbitrator:the_uart_gps_s1|                                                                ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|uart_gps_s1_arbitrator:the_uart_gps_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;              ;
;       |uart_xbee:the_uart_xbee|                                                                               ; 122 (0)           ; 92 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|uart_xbee:the_uart_xbee                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;              ;
;          |uart_xbee_regs:the_uart_xbee_regs|                                                                  ; 41 (41)           ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|uart_xbee:the_uart_xbee|uart_xbee_regs:the_uart_xbee_regs                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;              ;
;          |uart_xbee_rx:the_uart_xbee_rx|                                                                      ; 46 (46)           ; 38 (36)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|uart_xbee:the_uart_xbee|uart_xbee_rx:the_uart_xbee_rx                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;              ;
;             |altera_std_synchronizer:the_altera_std_synchronizer|                                             ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|uart_xbee:the_uart_xbee|uart_xbee_rx:the_uart_xbee_rx|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;              ;
;          |uart_xbee_tx:the_uart_xbee_tx|                                                                      ; 35 (35)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|uart_xbee:the_uart_xbee|uart_xbee_tx:the_uart_xbee_tx                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;              ;
;       |uart_xbee_s1_arbitrator:the_uart_xbee_s1|                                                              ; 5 (5)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|NiosII:inst|uart_xbee_s1_arbitrator:the_uart_xbee_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;              ;
;    |PWM:inst2|                                                                                                ; 34 (34)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|PWM:inst2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;              ;
;    |PWM:inst3|                                                                                                ; 15 (15)           ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|PWM:inst3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;              ;
;    |PWM:inst4|                                                                                                ; 15 (15)           ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|PWM:inst4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;              ;
;    |PWM:inst5|                                                                                                ; 15 (15)           ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|PWM:inst5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;              ;
;    |SENSORS:inst1|                                                                                            ; 643 (8)           ; 562 (0)      ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|SENSORS:inst1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;              ;
;       |AddrSpace:Addr_Space|                                                                                  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|SENSORS:inst1|AddrSpace:Addr_Space                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;              ;
;       |GPIO_Adapter:GPIO_AceleX|                                                                              ; 1 (1)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|SENSORS:inst1|GPIO_Adapter:GPIO_AceleX                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;              ;
;       |GPIO_Adapter:GPIO_AceleY|                                                                              ; 2 (2)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|SENSORS:inst1|GPIO_Adapter:GPIO_AceleY                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;              ;
;       |GPIO_Adapter:GPIO_AceleZ|                                                                              ; 1 (1)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|SENSORS:inst1|GPIO_Adapter:GPIO_AceleZ                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;              ;
;       |GPIO_Adapter:GPIO_GyrosX|                                                                              ; 1 (1)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|SENSORS:inst1|GPIO_Adapter:GPIO_GyrosX                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;              ;
;       |GPIO_Adapter:GPIO_GyrosY|                                                                              ; 1 (1)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|SENSORS:inst1|GPIO_Adapter:GPIO_GyrosY                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;              ;
;       |GPIO_Adapter:GPIO_GyrosZ|                                                                              ; 1 (1)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|SENSORS:inst1|GPIO_Adapter:GPIO_GyrosZ                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;              ;
;       |GPIO_Adapter:GPIO_MagneX|                                                                              ; 1 (1)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|SENSORS:inst1|GPIO_Adapter:GPIO_MagneX                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;              ;
;       |GPIO_Adapter:GPIO_MagneY|                                                                              ; 1 (1)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|SENSORS:inst1|GPIO_Adapter:GPIO_MagneY                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;              ;
;       |GPIO_Adapter:GPIO_MagneZ|                                                                              ; 2 (2)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|SENSORS:inst1|GPIO_Adapter:GPIO_MagneZ                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;              ;
;       |GPIO_Adapter:GPIO_TempGyro|                                                                            ; 19 (19)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|SENSORS:inst1|GPIO_Adapter:GPIO_TempGyro                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;              ;
;       |I2C_CORE:I2C|                                                                                          ; 261 (0)           ; 179 (0)      ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|SENSORS:inst1|I2C_CORE:I2C                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;              ;
;          |CORE_I2C:U2|                                                                                        ; 175 (175)         ; 74 (74)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|SENSORS:inst1|I2C_CORE:I2C|CORE_I2C:U2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;              ;
;          |ControllerI2C:U1|                                                                                   ; 86 (86)           ; 105 (105)    ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|SENSORS:inst1|I2C_CORE:I2C|ControllerI2C:U1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;              ;
;             |altsyncram:RAM_rtl_0|                                                                            ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|SENSORS:inst1|I2C_CORE:I2C|ControllerI2C:U1|altsyncram:RAM_rtl_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;              ;
;                |altsyncram_psd1:auto_generated|                                                               ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|SENSORS:inst1|I2C_CORE:I2C|ControllerI2C:U1|altsyncram:RAM_rtl_0|altsyncram_psd1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;              ;
;             |altsyncram:RAM_rtl_1|                                                                            ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|SENSORS:inst1|I2C_CORE:I2C|ControllerI2C:U1|altsyncram:RAM_rtl_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;              ;
;                |altsyncram_psd1:auto_generated|                                                               ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|SENSORS:inst1|I2C_CORE:I2C|ControllerI2C:U1|altsyncram:RAM_rtl_1|altsyncram_psd1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;              ;
;       |SBAController:MasterController|                                                                        ; 343 (343)         ; 221 (221)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|SENSORS:inst1|SBAController:MasterController                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;              ;
;       |SysCon:Sys|                                                                                            ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|SENSORS:inst1|SysCon:Sys                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;              ;
;    |sld_hub:auto_hub|                                                                                         ; 122 (81)          ; 76 (48)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;              ;
;       |sld_rom_sr:hub_info_reg|                                                                               ; 24 (24)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|sld_hub:auto_hub|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;              ;
;       |sld_shadow_jsm:shadow_jsm|                                                                             ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;              ;
;    |uart:inst11|                                                                                              ; 485 (1)           ; 556 (2)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|uart:inst11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;              ;
;       |fifo:fifo_tx_unit|                                                                                     ; 142 (142)         ; 526 (526)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|uart:inst11|fifo:fifo_tx_unit                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;              ;
;       |mod_m_counter:baud_gen_unit|                                                                           ; 14 (14)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|uart:inst11|mod_m_counter:baud_gen_unit                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;              ;
;       |uart_tx:uart_tx_unit|                                                                                  ; 328 (328)         ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Quad|uart:inst11|uart_tx:uart_tx_unit                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;              ;
+---------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                       ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------------------------------------------+
; NiosII:inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram|altsyncram_bpf1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                         ; AUTO ; Simple Dual Port ; 256          ; 2            ; 256          ; 2            ; 512   ; cpu_bht_ram.mif                          ;
; NiosII:inst|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data|altsyncram:the_altsyncram|altsyncram_2jf1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                 ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768 ; None                                     ;
; NiosII:inst|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_bhf1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 128          ; 17           ; 128          ; 17           ; 2176  ; cpu_dc_tag_ram.mif                       ;
; NiosII:inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                             ; AUTO ; Simple Dual Port ; 8            ; 32           ; 8            ; 32           ; 256   ; None                                     ;
; NiosII:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                 ; AUTO ; Simple Dual Port ; 2048         ; 32           ; 2048         ; 32           ; 65536 ; None                                     ;
; NiosII:inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_o5g1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 256          ; 22           ; 256          ; 22           ; 5632  ; cpu_ic_tag_ram.mif                       ;
; NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ALTSYNCRAM                                                                                                           ; AUTO ; True Dual Port   ; 128          ; 36           ; 128          ; 36           ; 4608  ; None                                     ;
; NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ALTSYNCRAM                                                                                                               ; AUTO ; True Dual Port   ; 256          ; 32           ; 256          ; 32           ; 8192  ; cpu_ociram_default_contents.mif          ;
; NiosII:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_b7f1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                 ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; cpu_rf_ram_a.mif                         ;
; NiosII:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_c7f1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                 ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; cpu_rf_ram_b.mif                         ;
; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 3            ; 49           ; 3            ; 49           ; 147   ; None                                     ;
; NiosII:inst|epcs_flash_controller:the_epcs_flash_controller|altsyncram:the_boot_copier_rom|altsyncram_c551:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                       ; AUTO ; ROM              ; 256          ; 32           ; --           ; --           ; 8192  ; epcs_flash_controller_boot_rom_synth.hex ;
; NiosII:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ALTSYNCRAM                                                                                                                                                       ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512   ; None                                     ;
; NiosII:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ALTSYNCRAM                                                                                                                                                       ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512   ; None                                     ;
; SENSORS:inst1|I2C_CORE:I2C|ControllerI2C:U1|altsyncram:RAM_rtl_0|altsyncram_psd1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                 ; AUTO ; Simple Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048  ; None                                     ;
; SENSORS:inst1|I2C_CORE:I2C|ControllerI2C:U1|altsyncram:RAM_rtl_1|altsyncram_psd1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                 ; AUTO ; Simple Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048  ; None                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 1           ;
; Simple Multipliers (18-bit)           ; 5           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 11          ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 6           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                              ;
+--------+-------------------------------+---------+--------------+--------------+-------------------------------+-------------------------------------------------------------------+
; Vendor ; IP Core Name                  ; Version ; Release Date ; License Type ; Entity Instance               ; IP Include File                                                   ;
+--------+-------------------------------+---------+--------------+--------------+-------------------------------+-------------------------------------------------------------------+
; Altera ; sopc                          ; 11.1sp1 ; N/A          ; N/A          ; |Quad|NiosII:inst             ; D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/niosii.vhd ;
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2004     ; Licensed     ; |Quad|NiosII:inst|cpu:the_cpu ; D:/Proyectos/Proyectos_FPGA/AlteraProjects/Quad_100Mhz/cpu.vhd    ;
+--------+-------------------------------+---------+--------------+--------------+-------------------------------+-------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------+
; State Machine - |Quad|uart:inst11|uart_tx:uart_tx_unit|state_reg                     ;
+-----------------+----------------+----------------+-----------------+----------------+
; Name            ; state_reg.stop ; state_reg.data ; state_reg.start ; state_reg.idle ;
+-----------------+----------------+----------------+-----------------+----------------+
; state_reg.idle  ; 0              ; 0              ; 0               ; 0              ;
; state_reg.start ; 0              ; 0              ; 1               ; 1              ;
; state_reg.data  ; 0              ; 1              ; 0               ; 1              ;
; state_reg.stop  ; 1              ; 0              ; 0               ; 1              ;
+-----------------+----------------+----------------+-----------------+----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Quad|SENSORS:inst1|I2C_CORE:I2C|CORE_I2C:U2|state_I2C                                                                   ;
+--------------------+------------------+-------------------+--------------------+------------------+-------------------+------------------+
; Name               ; state_I2C.ReadSt ; state_I2C.WriteSt ; state_I2C.RStartSt ; state_I2C.StopSt ; state_I2C.StartSt ; state_I2C.IdleSt ;
+--------------------+------------------+-------------------+--------------------+------------------+-------------------+------------------+
; state_I2C.IdleSt   ; 0                ; 0                 ; 0                  ; 0                ; 0                 ; 0                ;
; state_I2C.StartSt  ; 0                ; 0                 ; 0                  ; 0                ; 1                 ; 1                ;
; state_I2C.StopSt   ; 0                ; 0                 ; 0                  ; 1                ; 0                 ; 1                ;
; state_I2C.RStartSt ; 0                ; 0                 ; 1                  ; 0                ; 0                 ; 1                ;
; state_I2C.WriteSt  ; 0                ; 1                 ; 0                  ; 0                ; 0                 ; 1                ;
; state_I2C.ReadSt   ; 1                ; 0                 ; 0                  ; 0                ; 0                 ; 1                ;
+--------------------+------------------+-------------------+--------------------+------------------+-------------------+------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Quad|SENSORS:inst1|I2C_CORE:I2C|CORE_I2C:U2|state                                                                    ;
+---------------+--------------+---------------+--------------+-------------+--------------+---------------+--------------+-------------+
; Name          ; state.REndSt ; state.RWaitSt ; state.RAckSt ; state.ReadB ; state.WEndSt ; state.WWaitSt ; state.WriteB ; state.IniSt ;
+---------------+--------------+---------------+--------------+-------------+--------------+---------------+--------------+-------------+
; state.IniSt   ; 0            ; 0             ; 0            ; 0           ; 0            ; 0             ; 0            ; 0           ;
; state.WriteB  ; 0            ; 0             ; 0            ; 0           ; 0            ; 0             ; 1            ; 1           ;
; state.WWaitSt ; 0            ; 0             ; 0            ; 0           ; 0            ; 1             ; 0            ; 1           ;
; state.WEndSt  ; 0            ; 0             ; 0            ; 0           ; 1            ; 0             ; 0            ; 1           ;
; state.ReadB   ; 0            ; 0             ; 0            ; 1           ; 0            ; 0             ; 0            ; 1           ;
; state.RAckSt  ; 0            ; 0             ; 1            ; 0           ; 0            ; 0             ; 0            ; 1           ;
; state.RWaitSt ; 0            ; 1             ; 0            ; 0           ; 0            ; 0             ; 0            ; 1           ;
; state.REndSt  ; 1            ; 0             ; 0            ; 0           ; 0            ; 0             ; 0            ; 1           ;
+---------------+--------------+---------------+--------------+-------------+--------------+---------------+--------------+-------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------+
; State Machine - |Quad|SENSORS:inst1|I2C_CORE:I2C|ControllerI2C:U1|i2c_st                                              ;
+------------------+------------------+-----------------+---------------+----------------+---------------+--------------+
; Name             ; i2c_st.StReadReg ; i2c_st.StRead_w ; i2c_st.StRead ; i2c_st.StWrite ; i2c_st.StAddr ; i2c_st.Minit ;
+------------------+------------------+-----------------+---------------+----------------+---------------+--------------+
; i2c_st.Minit     ; 0                ; 0               ; 0             ; 0              ; 0             ; 0            ;
; i2c_st.StAddr    ; 0                ; 0               ; 0             ; 0              ; 1             ; 1            ;
; i2c_st.StWrite   ; 0                ; 0               ; 0             ; 1              ; 0             ; 1            ;
; i2c_st.StRead    ; 0                ; 0               ; 1             ; 0              ; 0             ; 1            ;
; i2c_st.StRead_w  ; 0                ; 1               ; 0             ; 0              ; 0             ; 1            ;
; i2c_st.StReadReg ; 1                ; 0               ; 0             ; 0              ; 0             ; 1            ;
+------------------+------------------+-----------------+---------------+----------------+---------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                      ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; NiosII:inst|NiosII_reset_sdram_clk_domain_synch_module:NiosII_reset_sdram_clk_domain_synch|data_out                                                                                                                                                ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_reset_sys_clk_domain_synch_module:NiosII_reset_sys_clk_domain_synch|data_out                                                                                                                                                    ; yes                                                              ; yes                                        ;
; NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]        ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_1:the_NiosII_clock_1|master_address[10]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_0:the_NiosII_clock_0|master_address[10]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_1:the_NiosII_clock_1|master_address[24]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_0:the_NiosII_clock_0|master_address[24]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_1:the_NiosII_clock_1|master_address[11]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_0:the_NiosII_clock_0|master_address[11]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_1:the_NiosII_clock_1|master_address[12]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_0:the_NiosII_clock_0|master_address[12]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_1:the_NiosII_clock_1|master_address[13]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_0:the_NiosII_clock_0|master_address[13]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_1:the_NiosII_clock_1|master_address[14]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_0:the_NiosII_clock_0|master_address[14]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_1:the_NiosII_clock_1|master_address[15]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_0:the_NiosII_clock_0|master_address[15]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_1:the_NiosII_clock_1|master_address[16]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_0:the_NiosII_clock_0|master_address[16]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_1:the_NiosII_clock_1|master_address[17]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_0:the_NiosII_clock_0|master_address[17]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_1:the_NiosII_clock_1|master_address[18]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_0:the_NiosII_clock_0|master_address[18]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_1:the_NiosII_clock_1|master_address[19]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_0:the_NiosII_clock_0|master_address[19]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_1:the_NiosII_clock_1|master_address[20]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_0:the_NiosII_clock_0|master_address[20]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_1:the_NiosII_clock_1|master_address[21]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_0:the_NiosII_clock_0|master_address[21]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_1:the_NiosII_clock_1|master_address[22]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_0:the_NiosII_clock_0|master_address[22]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_1:the_NiosII_clock_1|master_address[23]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_0:the_NiosII_clock_0|master_address[23]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_reset_sdram_clk_domain_synch_module:NiosII_reset_sdram_clk_domain_synch|data_in_d1                                                                                                                                              ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_2:the_NiosII_clock_2|master_writedata[0]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_2:the_NiosII_clock_2|master_address[3]                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_2:the_NiosII_clock_2|master_address[2]                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_reset_clk_50_domain_synch_module:NiosII_reset_clk_50_domain_synch|data_out                                                                                                                                                      ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_reset_sys_clk_domain_synch_module:NiosII_reset_sys_clk_domain_synch|data_in_d1                                                                                                                                                  ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_0:the_NiosII_clock_0|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                                          ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_1:the_NiosII_clock_1|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                                                                                                                                         ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_1:the_NiosII_clock_1|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                                          ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_2:the_NiosII_clock_2|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                                                                                                                                         ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_2:the_NiosII_clock_2|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                                          ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_1:the_NiosII_clock_1|master_address[9]                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_0:the_NiosII_clock_0|master_address[9]                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_1:the_NiosII_clock_1|master_address[8]                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_0:the_NiosII_clock_0|master_address[8]                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_1:the_NiosII_clock_1|master_address[7]                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_0:the_NiosII_clock_0|master_address[7]                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_1:the_NiosII_clock_1|master_address[6]                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_0:the_NiosII_clock_0|master_address[6]                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_1:the_NiosII_clock_1|master_address[5]                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_0:the_NiosII_clock_0|master_address[5]                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_1:the_NiosII_clock_1|master_address[4]                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_0:the_NiosII_clock_0|master_address[4]                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_1:the_NiosII_clock_1|master_address[3]                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_0:the_NiosII_clock_0|master_address[3]                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_1:the_NiosII_clock_1|master_address[2]                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_0:the_NiosII_clock_0|master_address[2]                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_1:the_NiosII_clock_1|master_address[1]                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_0:the_NiosII_clock_0|master_address[1]                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_1:the_NiosII_clock_1|master_byteenable[1]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_0:the_NiosII_clock_0|master_byteenable[1]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_1:the_NiosII_clock_1|master_byteenable[0]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_0:the_NiosII_clock_0|master_byteenable[0]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1         ; yes                                                              ; yes                                        ;
; NiosII:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                        ; yes                                                              ; yes                                        ;
; NiosII:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rvalid                                                                                                                                                           ; yes                                                              ; yes                                        ;
; NiosII:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                  ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_0:the_NiosII_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                                                                                                         ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_0:the_NiosII_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                                                                                                         ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_1:the_NiosII_clock_1|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                                                                                                         ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_1:the_NiosII_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                                                                                                         ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_1:the_NiosII_clock_1|slave_address_d1[10]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_0:the_NiosII_clock_0|slave_address_d1[10]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_1:the_NiosII_clock_1|slave_address_d1[24]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_0:the_NiosII_clock_0|slave_address_d1[24]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_1:the_NiosII_clock_1|slave_address_d1[11]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_0:the_NiosII_clock_0|slave_address_d1[11]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_1:the_NiosII_clock_1|slave_address_d1[12]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_0:the_NiosII_clock_0|slave_address_d1[12]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_1:the_NiosII_clock_1|slave_address_d1[13]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_0:the_NiosII_clock_0|slave_address_d1[13]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_1:the_NiosII_clock_1|slave_address_d1[14]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_0:the_NiosII_clock_0|slave_address_d1[14]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_1:the_NiosII_clock_1|slave_address_d1[15]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_0:the_NiosII_clock_0|slave_address_d1[15]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_1:the_NiosII_clock_1|slave_address_d1[16]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_0:the_NiosII_clock_0|slave_address_d1[16]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_1:the_NiosII_clock_1|slave_address_d1[17]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_0:the_NiosII_clock_0|slave_address_d1[17]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_1:the_NiosII_clock_1|slave_address_d1[18]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_0:the_NiosII_clock_0|slave_address_d1[18]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_1:the_NiosII_clock_1|slave_address_d1[19]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_0:the_NiosII_clock_0|slave_address_d1[19]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_1:the_NiosII_clock_1|slave_address_d1[20]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_0:the_NiosII_clock_0|slave_address_d1[20]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_1:the_NiosII_clock_1|slave_address_d1[21]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_0:the_NiosII_clock_0|slave_address_d1[21]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_1:the_NiosII_clock_1|slave_address_d1[22]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_0:the_NiosII_clock_0|slave_address_d1[22]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_1:the_NiosII_clock_1|slave_address_d1[23]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_0:the_NiosII_clock_0|slave_address_d1[23]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_2:the_NiosII_clock_2|slave_writedata_d1[0]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_2:the_NiosII_clock_2|slave_address_d1[3]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_2:the_NiosII_clock_2|slave_address_d1[2]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_2:the_NiosII_clock_2|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                                                                                                         ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_2:the_NiosII_clock_2|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                                                                                                         ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_reset_clk_50_domain_synch_module:NiosII_reset_clk_50_domain_synch|data_in_d1                                                                                                                                                    ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_0:the_NiosII_clock_0|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                           ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_1:the_NiosII_clock_1|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1                                                                                                                                          ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_1:the_NiosII_clock_1|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                           ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_2:the_NiosII_clock_2|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1                                                                                                                                          ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_2:the_NiosII_clock_2|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                           ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_1:the_NiosII_clock_1|slave_address_d1[9]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_0:the_NiosII_clock_0|slave_address_d1[9]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_1:the_NiosII_clock_1|slave_address_d1[8]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_0:the_NiosII_clock_0|slave_address_d1[8]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_1:the_NiosII_clock_1|slave_address_d1[7]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_0:the_NiosII_clock_0|slave_address_d1[7]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_1:the_NiosII_clock_1|slave_address_d1[6]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_0:the_NiosII_clock_0|slave_address_d1[6]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_1:the_NiosII_clock_1|slave_address_d1[5]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_0:the_NiosII_clock_0|slave_address_d1[5]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_1:the_NiosII_clock_1|slave_address_d1[4]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_0:the_NiosII_clock_0|slave_address_d1[4]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_1:the_NiosII_clock_1|slave_address_d1[3]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_0:the_NiosII_clock_0|slave_address_d1[3]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_1:the_NiosII_clock_1|slave_address_d1[2]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_0:the_NiosII_clock_0|slave_address_d1[2]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_1:the_NiosII_clock_1|slave_address_d1[1]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_0:the_NiosII_clock_0|slave_address_d1[1]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_1:the_NiosII_clock_1|slave_byteenable_d1[1]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_0:the_NiosII_clock_0|slave_byteenable_d1[1]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_1:the_NiosII_clock_1|slave_byteenable_d1[0]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_0:the_NiosII_clock_0|slave_byteenable_d1[0]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; NiosII:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                    ; yes                                                              ; yes                                        ;
; NiosII:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_0:the_NiosII_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                                                                                                                          ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_0:the_NiosII_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1                                                                                                                                          ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_1:the_NiosII_clock_1|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                                                                                                                          ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_1:the_NiosII_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1                                                                                                                                          ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_2:the_NiosII_clock_2|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                                                                                                                          ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_2:the_NiosII_clock_2|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1                                                                                                                                          ; yes                                                              ; yes                                        ;
; NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; yes                                                              ; yes                                        ;
; NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; NiosII:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; NiosII:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                         ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_1:the_NiosII_clock_1|master_writedata[15]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_0:the_NiosII_clock_0|master_writedata[15]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_1:the_NiosII_clock_1|master_writedata[14]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_0:the_NiosII_clock_0|master_writedata[14]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_1:the_NiosII_clock_1|master_writedata[13]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_0:the_NiosII_clock_0|master_writedata[13]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_1:the_NiosII_clock_1|master_writedata[12]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_0:the_NiosII_clock_0|master_writedata[12]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_1:the_NiosII_clock_1|master_writedata[11]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_0:the_NiosII_clock_0|master_writedata[11]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_1:the_NiosII_clock_1|master_writedata[10]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_0:the_NiosII_clock_0|master_writedata[10]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_1:the_NiosII_clock_1|master_writedata[9]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_0:the_NiosII_clock_0|master_writedata[9]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_1:the_NiosII_clock_1|master_writedata[8]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_0:the_NiosII_clock_0|master_writedata[8]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_1:the_NiosII_clock_1|master_writedata[7]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_0:the_NiosII_clock_0|master_writedata[7]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_1:the_NiosII_clock_1|master_writedata[6]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_0:the_NiosII_clock_0|master_writedata[6]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_1:the_NiosII_clock_1|master_writedata[5]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_0:the_NiosII_clock_0|master_writedata[5]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_1:the_NiosII_clock_1|master_writedata[4]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_0:the_NiosII_clock_0|master_writedata[4]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_1:the_NiosII_clock_1|master_writedata[3]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_0:the_NiosII_clock_0|master_writedata[3]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_1:the_NiosII_clock_1|master_writedata[2]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_0:the_NiosII_clock_0|master_writedata[2]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_1:the_NiosII_clock_1|master_writedata[1]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_0:the_NiosII_clock_0|master_writedata[1]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_1:the_NiosII_clock_1|master_writedata[0]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_0:the_NiosII_clock_0|master_writedata[0]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; yes                                                              ; yes                                        ;
; NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; NiosII:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; NiosII:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|read                                                                                                                                                             ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_1:the_NiosII_clock_1|slave_writedata_d1[15]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_0:the_NiosII_clock_0|slave_writedata_d1[15]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_1:the_NiosII_clock_1|slave_writedata_d1[14]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_0:the_NiosII_clock_0|slave_writedata_d1[14]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_1:the_NiosII_clock_1|slave_writedata_d1[13]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_0:the_NiosII_clock_0|slave_writedata_d1[13]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_1:the_NiosII_clock_1|slave_writedata_d1[12]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_0:the_NiosII_clock_0|slave_writedata_d1[12]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_1:the_NiosII_clock_1|slave_writedata_d1[11]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_0:the_NiosII_clock_0|slave_writedata_d1[11]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_1:the_NiosII_clock_1|slave_writedata_d1[10]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_0:the_NiosII_clock_0|slave_writedata_d1[10]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_1:the_NiosII_clock_1|slave_writedata_d1[9]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_0:the_NiosII_clock_0|slave_writedata_d1[9]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_1:the_NiosII_clock_1|slave_writedata_d1[8]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_0:the_NiosII_clock_0|slave_writedata_d1[8]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_1:the_NiosII_clock_1|slave_writedata_d1[7]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_0:the_NiosII_clock_0|slave_writedata_d1[7]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_1:the_NiosII_clock_1|slave_writedata_d1[6]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_0:the_NiosII_clock_0|slave_writedata_d1[6]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_1:the_NiosII_clock_1|slave_writedata_d1[5]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_0:the_NiosII_clock_0|slave_writedata_d1[5]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_1:the_NiosII_clock_1|slave_writedata_d1[4]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_0:the_NiosII_clock_0|slave_writedata_d1[4]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_1:the_NiosII_clock_1|slave_writedata_d1[3]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_0:the_NiosII_clock_0|slave_writedata_d1[3]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_1:the_NiosII_clock_1|slave_writedata_d1[2]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_0:the_NiosII_clock_0|slave_writedata_d1[2]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_1:the_NiosII_clock_1|slave_writedata_d1[1]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_0:the_NiosII_clock_0|slave_writedata_d1[1]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_1:the_NiosII_clock_1|slave_writedata_d1[0]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_0:the_NiosII_clock_0|slave_writedata_d1[0]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; NiosII:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; NiosII:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; NiosII:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; NiosII:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; NiosII:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; NiosII:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; NiosII:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; NiosII:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; NiosII:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                      ; yes                                                              ; yes                                        ;
; NiosII:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; NiosII:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write                                                                                                                                                            ; yes                                                              ; yes                                        ;
; NiosII:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; NiosII:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                          ; yes                                                              ; yes                                        ;
; NiosII:inst|uart_gps:the_uart_gps|uart_gps_rx:the_uart_gps_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                          ; yes                                                              ; yes                                        ;
; NiosII:inst|uart_xbee:the_uart_xbee|uart_xbee_rx:the_uart_xbee_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                      ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_2:the_NiosII_clock_2|master_writedata[1]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; NiosII:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; NiosII:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; NiosII:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; NiosII:inst|uart_gps:the_uart_gps|uart_gps_rx:the_uart_gps_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                           ; yes                                                              ; yes                                        ;
; NiosII:inst|uart_xbee:the_uart_xbee|uart_xbee_rx:the_uart_xbee_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                       ; yes                                                              ; yes                                        ;
; NiosII:inst|NiosII_clock_2:the_NiosII_clock_2|slave_writedata_d1[1]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                    ; Reason for Removal                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SENSORS:inst1|I2C_CORE:I2C|CORE_I2C:U2|load[3]                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                 ;
; SENSORS:inst1|SBAController:MasterController|\Main:stb                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                            ;
; NiosII:inst|uart_xbee:the_uart_xbee|uart_xbee_regs:the_uart_xbee_regs|readdata[10..15]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                 ;
; NiosII:inst|uart_gps:the_uart_gps|uart_gps_regs:the_uart_gps_regs|readdata[10..15]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                 ;
; NiosII:inst|timer_ONOF:the_timer_ONOF|readdata[2..15]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                 ;
; NiosII:inst|sdram:the_sdram|i_addr[4,5]                                                                                                                                                                                                                          ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                 ;
; NiosII:inst|sample_time:the_sample_time|readdata[2..15]                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                 ;
; NiosII:inst|entrada_temp:the_entrada_temp|readdata[16..20,22..31]                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                 ;
; NiosII:inst|entrada_ma_eje_Z:the_entrada_ma_eje_Z|readdata[16..20,22..31]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                 ;
; NiosII:inst|entrada_ma_eje_Y:the_entrada_ma_eje_Y|readdata[16..20,22..31]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                 ;
; NiosII:inst|entrada_ma_eje_X:the_entrada_ma_eje_X|readdata[16..20,22..31]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                 ;
; NiosII:inst|entrada_gy_eje_Z:the_entrada_gy_eje_Z|readdata[16..20,22..31]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                 ;
; NiosII:inst|entrada_gy_eje_Y:the_entrada_gy_eje_Y|readdata[16..20,22..31]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                 ;
; NiosII:inst|entrada_gy_eje_X:the_entrada_gy_eje_X|readdata[16..20,22..31]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                 ;
; NiosII:inst|entrada_ac_eje_Z:the_entrada_ac_eje_Z|readdata[16..20,22..31]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                 ;
; NiosII:inst|entrada_ac_eje_Y:the_entrada_ac_eje_Y|readdata[16..20,22..31]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                 ;
; NiosII:inst|entrada_ac_eje_X:the_entrada_ac_eje_X|readdata[16..20,22..31]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                 ;
; NiosII:inst|duty_4:the_duty_4|readdata[12..16,18..31]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                 ;
; NiosII:inst|duty_3:the_duty_3|readdata[12..16,18..31]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                 ;
; NiosII:inst|duty_2:the_duty_2|readdata[12..16,18..31]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                 ;
; NiosII:inst|duty_1:the_duty_1|readdata[12..16,18..31]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                 ;
; NiosII:inst|cpu:the_cpu|E_control_reg_rddata[6..31]                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                 ;
; NiosII:inst|cpu:the_cpu|M_control_reg_rddata[6..31]                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                 ;
; NiosII:inst|cpu:the_cpu|E_pcb[0,1]                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                 ;
; NiosII:inst|cpu:the_cpu|M_pcb[0,1]                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                 ;
; NiosII:inst|cpu:the_cpu|A_pcb[0,1]                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                 ;
; NiosII:inst|cpu:the_cpu|E_ctrl_br_always_pred_taken                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                 ;
; NiosII:inst|cpu:the_cpu|M_ctrl_br_always_pred_taken                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                 ;
; NiosII:inst|NiosII_clock_2:the_NiosII_clock_2|slave_readdata_p1[2..31]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                 ;
; NiosII:inst|NiosII_clock_2:the_NiosII_clock_2|slave_readdata[2..31]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                 ;
; SENSORS:inst1|I2C_CORE:I2C|ControllerI2C:U1|CountReg[8]                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                 ;
; NiosII:inst|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_slavearbiterlockenable                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                 ;
; NiosII:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|internal_cpu_instruction_master_latency_counter                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                 ;
; NiosII:inst|cpu_data_master_arbitrator:the_cpu_data_master|internal_cpu_data_master_latency_counter                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                 ;
; NiosII:inst|sdram_s1_arbitrator:the_sdram_s1|d1_reasons_to_wait                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                            ;
; NiosII:inst|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_arb_share_counter                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                            ;
; NiosII:inst|sdram_s1_arbitrator:the_sdram_s1|last_cycle_NiosII_clock_1_out_granted_slave_sdram_s1                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                            ;
; NiosII:inst|sdram_s1_arbitrator:the_sdram_s1|last_cycle_NiosII_clock_0_out_granted_slave_sdram_s1                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                            ;
; NiosII:inst|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_saved_chosen_master_vector[1]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                            ;
; NiosII:inst|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_reg_firsttransfer                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                            ;
; NiosII:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                           ; Merged with NiosII:inst|cpu:the_cpu|clr_break_line                                                                                                                                                                                                                     ;
; NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[10]                                                                                                                                  ; Merged with NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[11]                                                                                                                            ;
; NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[11]                                                                                                                                  ; Merged with NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[12]                                                                                                                            ;
; NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[12]                                                                                                                                  ; Merged with NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[13]                                                                                                                            ;
; NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[13]                                                                                                                                  ; Merged with NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[14]                                                                                                                            ;
; NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[14]                                                                                                                                  ; Merged with NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[15]                                                                                                                            ;
; NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[15]                                                                                                                                  ; Merged with NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[16]                                                                                                                            ;
; NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[16]                                                                                                                                  ; Merged with NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[17]                                                                                                                            ;
; NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[17]                                                                                                                                  ; Merged with NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[18]                                                                                                                            ;
; NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[18]                                                                                                                                  ; Merged with NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[19]                                                                                                                            ;
; NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[19]                                                                                                                                  ; Merged with NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[20]                                                                                                                            ;
; NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[20]                                                                                                                                  ; Merged with NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[21]                                                                                                                            ;
; NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[21]                                                                                                                                  ; Merged with NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[22]                                                                                                                            ;
; NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[22]                                                                                                                                  ; Merged with NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[23]                                                                                                                            ;
; NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[23]                                                                                                                                  ; Merged with NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[24]                                                                                                                            ;
; NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[24]                                                                                                                                  ; Merged with NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[25]                                                                                                                            ;
; NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[25]                                                                                                                                  ; Merged with NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[26]                                                                                                                            ;
; NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[26]                                                                                                                                  ; Merged with NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[27]                                                                                                                            ;
; NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[27]                                                                                                                                  ; Merged with NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[28]                                                                                                                            ;
; NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[28]                                                                                                                                  ; Merged with NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[29]                                                                                                                            ;
; NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[29]                                                                                                                                  ; Merged with NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[30]                                                                                                                            ;
; NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[30]                                                                                                                                  ; Merged with NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[31]                                                                                                                            ;
; NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[31]                                                                                                                                  ; Merged with NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[6]                                                                                                                             ;
; NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[6]                                                                                                                                   ; Merged with NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[7]                                                                                                                             ;
; NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[7]                                                                                                                                   ; Merged with NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[8]                                                                                                                             ;
; NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[8]                                                                                                                                   ; Merged with NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[9]                                                                                                                             ;
; NiosII:inst|duty_3:the_duty_3|readdata[17]                                                                                                                                                                                                                       ; Merged with NiosII:inst|duty_4:the_duty_4|readdata[17]                                                                                                                                                                                                                 ;
; NiosII:inst|duty_4:the_duty_4|readdata[17]                                                                                                                                                                                                                       ; Merged with NiosII:inst|entrada_ac_eje_X:the_entrada_ac_eje_X|readdata[21]                                                                                                                                                                                             ;
; NiosII:inst|entrada_ac_eje_X:the_entrada_ac_eje_X|readdata[21]                                                                                                                                                                                                   ; Merged with NiosII:inst|entrada_ac_eje_Y:the_entrada_ac_eje_Y|readdata[21]                                                                                                                                                                                             ;
; NiosII:inst|entrada_ac_eje_Y:the_entrada_ac_eje_Y|readdata[21]                                                                                                                                                                                                   ; Merged with NiosII:inst|entrada_ac_eje_Z:the_entrada_ac_eje_Z|readdata[21]                                                                                                                                                                                             ;
; NiosII:inst|entrada_ac_eje_Z:the_entrada_ac_eje_Z|readdata[21]                                                                                                                                                                                                   ; Merged with NiosII:inst|duty_1:the_duty_1|readdata[17]                                                                                                                                                                                                                 ;
; NiosII:inst|duty_1:the_duty_1|readdata[17]                                                                                                                                                                                                                       ; Merged with NiosII:inst|entrada_gy_eje_Y:the_entrada_gy_eje_Y|readdata[21]                                                                                                                                                                                             ;
; NiosII:inst|entrada_gy_eje_Y:the_entrada_gy_eje_Y|readdata[21]                                                                                                                                                                                                   ; Merged with NiosII:inst|entrada_gy_eje_Z:the_entrada_gy_eje_Z|readdata[21]                                                                                                                                                                                             ;
; NiosII:inst|entrada_gy_eje_Z:the_entrada_gy_eje_Z|readdata[21]                                                                                                                                                                                                   ; Merged with NiosII:inst|entrada_ma_eje_X:the_entrada_ma_eje_X|readdata[21]                                                                                                                                                                                             ;
; NiosII:inst|entrada_ma_eje_X:the_entrada_ma_eje_X|readdata[21]                                                                                                                                                                                                   ; Merged with NiosII:inst|entrada_ma_eje_Y:the_entrada_ma_eje_Y|readdata[21]                                                                                                                                                                                             ;
; NiosII:inst|entrada_ma_eje_Y:the_entrada_ma_eje_Y|readdata[21]                                                                                                                                                                                                   ; Merged with NiosII:inst|entrada_ma_eje_Z:the_entrada_ma_eje_Z|readdata[21]                                                                                                                                                                                             ;
; NiosII:inst|entrada_ma_eje_Z:the_entrada_ma_eje_Z|readdata[21]                                                                                                                                                                                                   ; Merged with NiosII:inst|entrada_gy_eje_X:the_entrada_gy_eje_X|readdata[21]                                                                                                                                                                                             ;
; NiosII:inst|entrada_gy_eje_X:the_entrada_gy_eje_X|readdata[21]                                                                                                                                                                                                   ; Merged with NiosII:inst|sample_time:the_sample_time|counter_is_running                                                                                                                                                                                                 ;
; NiosII:inst|sample_time:the_sample_time|counter_is_running                                                                                                                                                                                                       ; Merged with NiosII:inst|timer_ONOF:the_timer_ONOF|counter_is_running                                                                                                                                                                                                   ;
; NiosII:inst|timer_ONOF:the_timer_ONOF|counter_is_running                                                                                                                                                                                                         ; Merged with NiosII:inst|duty_2:the_duty_2|readdata[17]                                                                                                                                                                                                                 ;
; NiosII:inst|duty_2:the_duty_2|readdata[17]                                                                                                                                                                                                                       ; Merged with NiosII:inst|entrada_temp:the_entrada_temp|readdata[21]                                                                                                                                                                                                     ;
; SENSORS:inst1|SBAController:MasterController|\Main:we                                                                                                                                                                                                            ; Merged with SENSORS:inst1|SBAController:MasterController|WE_O                                                                                                                                                                                                          ;
; SENSORS:inst1|SBAController:MasterController|\Main:dato[15]                                                                                                                                                                                                      ; Merged with SENSORS:inst1|SBAController:MasterController|DAT_O[15]                                                                                                                                                                                                     ;
; SENSORS:inst1|SBAController:MasterController|\Main:dato[14]                                                                                                                                                                                                      ; Merged with SENSORS:inst1|SBAController:MasterController|DAT_O[14]                                                                                                                                                                                                     ;
; SENSORS:inst1|SBAController:MasterController|\Main:dato[13]                                                                                                                                                                                                      ; Merged with SENSORS:inst1|SBAController:MasterController|DAT_O[13]                                                                                                                                                                                                     ;
; SENSORS:inst1|SBAController:MasterController|\Main:dato[12]                                                                                                                                                                                                      ; Merged with SENSORS:inst1|SBAController:MasterController|DAT_O[12]                                                                                                                                                                                                     ;
; SENSORS:inst1|SBAController:MasterController|\Main:dato[11]                                                                                                                                                                                                      ; Merged with SENSORS:inst1|SBAController:MasterController|DAT_O[11]                                                                                                                                                                                                     ;
; SENSORS:inst1|SBAController:MasterController|\Main:dato[10]                                                                                                                                                                                                      ; Merged with SENSORS:inst1|SBAController:MasterController|DAT_O[10]                                                                                                                                                                                                     ;
; SENSORS:inst1|SBAController:MasterController|\Main:dato[9]                                                                                                                                                                                                       ; Merged with SENSORS:inst1|SBAController:MasterController|DAT_O[9]                                                                                                                                                                                                      ;
; SENSORS:inst1|SBAController:MasterController|\Main:dato[8]                                                                                                                                                                                                       ; Merged with SENSORS:inst1|SBAController:MasterController|DAT_O[8]                                                                                                                                                                                                      ;
; SENSORS:inst1|SBAController:MasterController|\Main:dato[7]                                                                                                                                                                                                       ; Merged with SENSORS:inst1|SBAController:MasterController|DAT_O[7]                                                                                                                                                                                                      ;
; SENSORS:inst1|SBAController:MasterController|\Main:dato[6]                                                                                                                                                                                                       ; Merged with SENSORS:inst1|SBAController:MasterController|DAT_O[6]                                                                                                                                                                                                      ;
; SENSORS:inst1|SBAController:MasterController|\Main:dato[5]                                                                                                                                                                                                       ; Merged with SENSORS:inst1|SBAController:MasterController|DAT_O[5]                                                                                                                                                                                                      ;
; SENSORS:inst1|SBAController:MasterController|\Main:dato[4]                                                                                                                                                                                                       ; Merged with SENSORS:inst1|SBAController:MasterController|DAT_O[4]                                                                                                                                                                                                      ;
; SENSORS:inst1|SBAController:MasterController|\Main:dato[3]                                                                                                                                                                                                       ; Merged with SENSORS:inst1|SBAController:MasterController|DAT_O[3]                                                                                                                                                                                                      ;
; SENSORS:inst1|SBAController:MasterController|\Main:dato[2]                                                                                                                                                                                                       ; Merged with SENSORS:inst1|SBAController:MasterController|DAT_O[2]                                                                                                                                                                                                      ;
; SENSORS:inst1|SBAController:MasterController|\Main:dato[1]                                                                                                                                                                                                       ; Merged with SENSORS:inst1|SBAController:MasterController|DAT_O[1]                                                                                                                                                                                                      ;
; SENSORS:inst1|SBAController:MasterController|\Main:dato[0]                                                                                                                                                                                                       ; Merged with SENSORS:inst1|SBAController:MasterController|DAT_O[0]                                                                                                                                                                                                      ;
; NiosII:inst|uart_xbee:the_uart_xbee|uart_xbee_rx:the_uart_xbee_rx|delayed_unxsync_rxdxx2                                                                                                                                                                         ; Merged with NiosII:inst|uart_xbee:the_uart_xbee|uart_xbee_rx:the_uart_xbee_rx|delayed_unxsync_rxdxx1                                                                                                                                                                   ;
; NiosII:inst|uart_xbee_s1_arbitrator:the_uart_xbee_s1|d1_uart_xbee_s1_end_xfer                                                                                                                                                                                    ; Merged with NiosII:inst|uart_xbee_s1_arbitrator:the_uart_xbee_s1|d1_reasons_to_wait                                                                                                                                                                                    ;
; NiosII:inst|uart_gps:the_uart_gps|uart_gps_rx:the_uart_gps_rx|delayed_unxsync_rxdxx2                                                                                                                                                                             ; Merged with NiosII:inst|uart_gps:the_uart_gps|uart_gps_rx:the_uart_gps_rx|delayed_unxsync_rxdxx1                                                                                                                                                                       ;
; NiosII:inst|uart_gps_s1_arbitrator:the_uart_gps_s1|d1_uart_gps_s1_end_xfer                                                                                                                                                                                       ; Merged with NiosII:inst|uart_gps_s1_arbitrator:the_uart_gps_s1|d1_reasons_to_wait                                                                                                                                                                                      ;
; NiosII:inst|timer_ONOF_s1_arbitrator:the_timer_ONOF_s1|d1_timer_ONOF_s1_end_xfer                                                                                                                                                                                 ; Merged with NiosII:inst|timer_ONOF_s1_arbitrator:the_timer_ONOF_s1|d1_reasons_to_wait                                                                                                                                                                                  ;
; NiosII:inst|sysid_control_slave_arbitrator:the_sysid_control_slave|d1_sysid_control_slave_end_xfer                                                                                                                                                               ; Merged with NiosII:inst|sysid_control_slave_arbitrator:the_sysid_control_slave|d1_reasons_to_wait                                                                                                                                                                      ;
; NiosII:inst|sdram:the_sdram|i_addr[0..3,6..11]                                                                                                                                                                                                                   ; Merged with NiosII:inst|sdram:the_sdram|i_addr[12]                                                                                                                                                                                                                     ;
; NiosII:inst|sample_time_s1_arbitrator:the_sample_time_s1|d1_sample_time_s1_end_xfer                                                                                                                                                                              ; Merged with NiosII:inst|sample_time_s1_arbitrator:the_sample_time_s1|d1_reasons_to_wait                                                                                                                                                                                ;
; NiosII:inst|out_test_s1_arbitrator:the_out_test_s1|d1_out_test_s1_end_xfer                                                                                                                                                                                       ; Merged with NiosII:inst|out_test_s1_arbitrator:the_out_test_s1|d1_reasons_to_wait                                                                                                                                                                                      ;
; NiosII:inst|epcs_flash_controller_epcs_control_port_arbitrator:the_epcs_flash_controller_epcs_control_port|d1_epcs_flash_controller_epcs_control_port_end_xfer                                                                                                   ; Merged with NiosII:inst|epcs_flash_controller_epcs_control_port_arbitrator:the_epcs_flash_controller_epcs_control_port|d1_reasons_to_wait                                                                                                                              ;
; NiosII:inst|entrada_temp_s1_arbitrator:the_entrada_temp_s1|d1_entrada_temp_s1_end_xfer                                                                                                                                                                           ; Merged with NiosII:inst|entrada_temp_s1_arbitrator:the_entrada_temp_s1|d1_reasons_to_wait                                                                                                                                                                              ;
; NiosII:inst|entrada_ma_eje_Z_s1_arbitrator:the_entrada_ma_eje_Z_s1|d1_entrada_ma_eje_Z_s1_end_xfer                                                                                                                                                               ; Merged with NiosII:inst|entrada_ma_eje_Z_s1_arbitrator:the_entrada_ma_eje_Z_s1|d1_reasons_to_wait                                                                                                                                                                      ;
; NiosII:inst|entrada_ma_eje_Y_s1_arbitrator:the_entrada_ma_eje_Y_s1|d1_entrada_ma_eje_Y_s1_end_xfer                                                                                                                                                               ; Merged with NiosII:inst|entrada_ma_eje_Y_s1_arbitrator:the_entrada_ma_eje_Y_s1|d1_reasons_to_wait                                                                                                                                                                      ;
; NiosII:inst|entrada_ma_eje_X_s1_arbitrator:the_entrada_ma_eje_X_s1|d1_entrada_ma_eje_X_s1_end_xfer                                                                                                                                                               ; Merged with NiosII:inst|entrada_ma_eje_X_s1_arbitrator:the_entrada_ma_eje_X_s1|d1_reasons_to_wait                                                                                                                                                                      ;
; NiosII:inst|entrada_gy_eje_Z_s1_arbitrator:the_entrada_gy_eje_Z_s1|d1_entrada_gy_eje_Z_s1_end_xfer                                                                                                                                                               ; Merged with NiosII:inst|entrada_gy_eje_Z_s1_arbitrator:the_entrada_gy_eje_Z_s1|d1_reasons_to_wait                                                                                                                                                                      ;
; NiosII:inst|entrada_gy_eje_Y_s1_arbitrator:the_entrada_gy_eje_Y_s1|d1_entrada_gy_eje_Y_s1_end_xfer                                                                                                                                                               ; Merged with NiosII:inst|entrada_gy_eje_Y_s1_arbitrator:the_entrada_gy_eje_Y_s1|d1_reasons_to_wait                                                                                                                                                                      ;
; NiosII:inst|entrada_gy_eje_X_s1_arbitrator:the_entrada_gy_eje_X_s1|d1_entrada_gy_eje_X_s1_end_xfer                                                                                                                                                               ; Merged with NiosII:inst|entrada_gy_eje_X_s1_arbitrator:the_entrada_gy_eje_X_s1|d1_reasons_to_wait                                                                                                                                                                      ;
; NiosII:inst|entrada_ac_eje_Z_s1_arbitrator:the_entrada_ac_eje_Z_s1|d1_entrada_ac_eje_Z_s1_end_xfer                                                                                                                                                               ; Merged with NiosII:inst|entrada_ac_eje_Z_s1_arbitrator:the_entrada_ac_eje_Z_s1|d1_reasons_to_wait                                                                                                                                                                      ;
; NiosII:inst|entrada_ac_eje_Y_s1_arbitrator:the_entrada_ac_eje_Y_s1|d1_entrada_ac_eje_Y_s1_end_xfer                                                                                                                                                               ; Merged with NiosII:inst|entrada_ac_eje_Y_s1_arbitrator:the_entrada_ac_eje_Y_s1|d1_reasons_to_wait                                                                                                                                                                      ;
; NiosII:inst|entrada_ac_eje_X_s1_arbitrator:the_entrada_ac_eje_X_s1|d1_entrada_ac_eje_X_s1_end_xfer                                                                                                                                                               ; Merged with NiosII:inst|entrada_ac_eje_X_s1_arbitrator:the_entrada_ac_eje_X_s1|d1_reasons_to_wait                                                                                                                                                                      ;
; NiosII:inst|duty_4_s1_arbitrator:the_duty_4_s1|d1_duty_4_s1_end_xfer                                                                                                                                                                                             ; Merged with NiosII:inst|duty_4_s1_arbitrator:the_duty_4_s1|d1_reasons_to_wait                                                                                                                                                                                          ;
; NiosII:inst|duty_3_s1_arbitrator:the_duty_3_s1|d1_duty_3_s1_end_xfer                                                                                                                                                                                             ; Merged with NiosII:inst|duty_3_s1_arbitrator:the_duty_3_s1|d1_reasons_to_wait                                                                                                                                                                                          ;
; NiosII:inst|duty_2_s1_arbitrator:the_duty_2_s1|d1_duty_2_s1_end_xfer                                                                                                                                                                                             ; Merged with NiosII:inst|duty_2_s1_arbitrator:the_duty_2_s1|d1_reasons_to_wait                                                                                                                                                                                          ;
; NiosII:inst|duty_1_s1_arbitrator:the_duty_1_s1|d1_duty_1_s1_end_xfer                                                                                                                                                                                             ; Merged with NiosII:inst|duty_1_s1_arbitrator:the_duty_1_s1|d1_reasons_to_wait                                                                                                                                                                                          ;
; NiosII:inst|data_tx_s1_arbitrator:the_data_tx_s1|d1_data_tx_s1_end_xfer                                                                                                                                                                                          ; Merged with NiosII:inst|data_tx_s1_arbitrator:the_data_tx_s1|d1_reasons_to_wait                                                                                                                                                                                        ;
; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|man_round_p[0] ; Merged with NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lsb_dffe ;
; NiosII:inst|cpu:the_cpu|E_pc[24]                                                                                                                                                                                                                                 ; Merged with NiosII:inst|cpu:the_cpu|E_pcb[26]                                                                                                                                                                                                                          ;
; NiosII:inst|cpu:the_cpu|E_pc[23]                                                                                                                                                                                                                                 ; Merged with NiosII:inst|cpu:the_cpu|E_pcb[25]                                                                                                                                                                                                                          ;
; NiosII:inst|cpu:the_cpu|E_pc[22]                                                                                                                                                                                                                                 ; Merged with NiosII:inst|cpu:the_cpu|E_pcb[24]                                                                                                                                                                                                                          ;
; NiosII:inst|cpu:the_cpu|E_pc[21]                                                                                                                                                                                                                                 ; Merged with NiosII:inst|cpu:the_cpu|E_pcb[23]                                                                                                                                                                                                                          ;
; NiosII:inst|cpu:the_cpu|E_pc[20]                                                                                                                                                                                                                                 ; Merged with NiosII:inst|cpu:the_cpu|E_pcb[22]                                                                                                                                                                                                                          ;
; NiosII:inst|cpu:the_cpu|E_pc[19]                                                                                                                                                                                                                                 ; Merged with NiosII:inst|cpu:the_cpu|E_pcb[21]                                                                                                                                                                                                                          ;
; NiosII:inst|cpu:the_cpu|E_pc[18]                                                                                                                                                                                                                                 ; Merged with NiosII:inst|cpu:the_cpu|E_pcb[20]                                                                                                                                                                                                                          ;
; NiosII:inst|cpu:the_cpu|E_pc[17]                                                                                                                                                                                                                                 ; Merged with NiosII:inst|cpu:the_cpu|E_pcb[19]                                                                                                                                                                                                                          ;
; NiosII:inst|cpu:the_cpu|E_pc[16]                                                                                                                                                                                                                                 ; Merged with NiosII:inst|cpu:the_cpu|E_pcb[18]                                                                                                                                                                                                                          ;
; NiosII:inst|cpu:the_cpu|E_pc[15]                                                                                                                                                                                                                                 ; Merged with NiosII:inst|cpu:the_cpu|E_pcb[17]                                                                                                                                                                                                                          ;
; NiosII:inst|cpu:the_cpu|E_pc[14]                                                                                                                                                                                                                                 ; Merged with NiosII:inst|cpu:the_cpu|E_pcb[16]                                                                                                                                                                                                                          ;
; NiosII:inst|cpu:the_cpu|E_pc[13]                                                                                                                                                                                                                                 ; Merged with NiosII:inst|cpu:the_cpu|E_pcb[15]                                                                                                                                                                                                                          ;
; NiosII:inst|cpu:the_cpu|E_pc[12]                                                                                                                                                                                                                                 ; Merged with NiosII:inst|cpu:the_cpu|E_pcb[14]                                                                                                                                                                                                                          ;
; NiosII:inst|cpu:the_cpu|E_pc[11]                                                                                                                                                                                                                                 ; Merged with NiosII:inst|cpu:the_cpu|E_pcb[13]                                                                                                                                                                                                                          ;
; NiosII:inst|cpu:the_cpu|E_pc[10]                                                                                                                                                                                                                                 ; Merged with NiosII:inst|cpu:the_cpu|E_pcb[12]                                                                                                                                                                                                                          ;
; NiosII:inst|cpu:the_cpu|E_pc[9]                                                                                                                                                                                                                                  ; Merged with NiosII:inst|cpu:the_cpu|E_pcb[11]                                                                                                                                                                                                                          ;
; NiosII:inst|cpu:the_cpu|E_pc[8]                                                                                                                                                                                                                                  ; Merged with NiosII:inst|cpu:the_cpu|E_pcb[10]                                                                                                                                                                                                                          ;
; NiosII:inst|cpu:the_cpu|E_pc[7]                                                                                                                                                                                                                                  ; Merged with NiosII:inst|cpu:the_cpu|E_pcb[9]                                                                                                                                                                                                                           ;
; NiosII:inst|cpu:the_cpu|E_pc[6]                                                                                                                                                                                                                                  ; Merged with NiosII:inst|cpu:the_cpu|E_pcb[8]                                                                                                                                                                                                                           ;
; NiosII:inst|cpu:the_cpu|E_pc[5]                                                                                                                                                                                                                                  ; Merged with NiosII:inst|cpu:the_cpu|E_pcb[7]                                                                                                                                                                                                                           ;
; NiosII:inst|cpu:the_cpu|E_pc[4]                                                                                                                                                                                                                                  ; Merged with NiosII:inst|cpu:the_cpu|E_pcb[6]                                                                                                                                                                                                                           ;
; NiosII:inst|cpu:the_cpu|E_pc[3]                                                                                                                                                                                                                                  ; Merged with NiosII:inst|cpu:the_cpu|E_pcb[5]                                                                                                                                                                                                                           ;
; NiosII:inst|cpu:the_cpu|E_pc[2]                                                                                                                                                                                                                                  ; Merged with NiosII:inst|cpu:the_cpu|E_pcb[4]                                                                                                                                                                                                                           ;
; NiosII:inst|cpu:the_cpu|E_pc[1]                                                                                                                                                                                                                                  ; Merged with NiosII:inst|cpu:the_cpu|E_pcb[3]                                                                                                                                                                                                                           ;
; NiosII:inst|cpu:the_cpu|E_pc[0]                                                                                                                                                                                                                                  ; Merged with NiosII:inst|cpu:the_cpu|E_pcb[2]                                                                                                                                                                                                                           ;
; NiosII:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|d1_cpu_jtag_debug_module_end_xfer                                                                                                                                                         ; Merged with NiosII:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|d1_reasons_to_wait                                                                                                                                                                  ;
; NiosII:inst|PWM_4_s1_arbitrator:the_PWM_4_s1|d1_PWM_4_s1_end_xfer                                                                                                                                                                                                ; Merged with NiosII:inst|PWM_4_s1_arbitrator:the_PWM_4_s1|d1_reasons_to_wait                                                                                                                                                                                            ;
; NiosII:inst|PWM_3_s1_arbitrator:the_PWM_3_s1|d1_PWM_3_s1_end_xfer                                                                                                                                                                                                ; Merged with NiosII:inst|PWM_3_s1_arbitrator:the_PWM_3_s1|d1_reasons_to_wait                                                                                                                                                                                            ;
; NiosII:inst|PWM_2_s1_arbitrator:the_PWM_2_s1|d1_PWM_2_s1_end_xfer                                                                                                                                                                                                ; Merged with NiosII:inst|PWM_2_s1_arbitrator:the_PWM_2_s1|d1_reasons_to_wait                                                                                                                                                                                            ;
; NiosII:inst|PWM_1_s1_arbitrator:the_PWM_1_s1|d1_PWM_1_s1_end_xfer                                                                                                                                                                                                ; Merged with NiosII:inst|PWM_1_s1_arbitrator:the_PWM_1_s1|d1_reasons_to_wait                                                                                                                                                                                            ;
; PWM:inst3|step[0]                                                                                                                                                                                                                                                ; Merged with PWM:inst2|step[0]                                                                                                                                                                                                                                          ;
; PWM:inst4|step[0]                                                                                                                                                                                                                                                ; Merged with PWM:inst2|step[0]                                                                                                                                                                                                                                          ;
; PWM:inst5|step[0]                                                                                                                                                                                                                                                ; Merged with PWM:inst2|step[0]                                                                                                                                                                                                                                          ;
; PWM:inst3|step[1]                                                                                                                                                                                                                                                ; Merged with PWM:inst2|step[1]                                                                                                                                                                                                                                          ;
; PWM:inst4|step[1]                                                                                                                                                                                                                                                ; Merged with PWM:inst2|step[1]                                                                                                                                                                                                                                          ;
; PWM:inst5|step[1]                                                                                                                                                                                                                                                ; Merged with PWM:inst2|step[1]                                                                                                                                                                                                                                          ;
; PWM:inst3|step[2]                                                                                                                                                                                                                                                ; Merged with PWM:inst2|step[2]                                                                                                                                                                                                                                          ;
; PWM:inst4|step[2]                                                                                                                                                                                                                                                ; Merged with PWM:inst2|step[2]                                                                                                                                                                                                                                          ;
; PWM:inst5|step[2]                                                                                                                                                                                                                                                ; Merged with PWM:inst2|step[2]                                                                                                                                                                                                                                          ;
; PWM:inst3|step[3]                                                                                                                                                                                                                                                ; Merged with PWM:inst2|step[3]                                                                                                                                                                                                                                          ;
; PWM:inst4|step[3]                                                                                                                                                                                                                                                ; Merged with PWM:inst2|step[3]                                                                                                                                                                                                                                          ;
; PWM:inst5|step[3]                                                                                                                                                                                                                                                ; Merged with PWM:inst2|step[3]                                                                                                                                                                                                                                          ;
; PWM:inst3|step[4]                                                                                                                                                                                                                                                ; Merged with PWM:inst2|step[4]                                                                                                                                                                                                                                          ;
; PWM:inst4|step[4]                                                                                                                                                                                                                                                ; Merged with PWM:inst2|step[4]                                                                                                                                                                                                                                          ;
; PWM:inst5|step[4]                                                                                                                                                                                                                                                ; Merged with PWM:inst2|step[4]                                                                                                                                                                                                                                          ;
; PWM:inst3|step[5]                                                                                                                                                                                                                                                ; Merged with PWM:inst2|step[5]                                                                                                                                                                                                                                          ;
; PWM:inst4|step[5]                                                                                                                                                                                                                                                ; Merged with PWM:inst2|step[5]                                                                                                                                                                                                                                          ;
; PWM:inst5|step[5]                                                                                                                                                                                                                                                ; Merged with PWM:inst2|step[5]                                                                                                                                                                                                                                          ;
; PWM:inst3|step[6]                                                                                                                                                                                                                                                ; Merged with PWM:inst2|step[6]                                                                                                                                                                                                                                          ;
; PWM:inst4|step[6]                                                                                                                                                                                                                                                ; Merged with PWM:inst2|step[6]                                                                                                                                                                                                                                          ;
; PWM:inst5|step[6]                                                                                                                                                                                                                                                ; Merged with PWM:inst2|step[6]                                                                                                                                                                                                                                          ;
; PWM:inst3|step[7]                                                                                                                                                                                                                                                ; Merged with PWM:inst2|step[7]                                                                                                                                                                                                                                          ;
; PWM:inst4|step[7]                                                                                                                                                                                                                                                ; Merged with PWM:inst2|step[7]                                                                                                                                                                                                                                          ;
; PWM:inst5|step[7]                                                                                                                                                                                                                                                ; Merged with PWM:inst2|step[7]                                                                                                                                                                                                                                          ;
; PWM:inst3|step[8]                                                                                                                                                                                                                                                ; Merged with PWM:inst2|step[8]                                                                                                                                                                                                                                          ;
; PWM:inst4|step[8]                                                                                                                                                                                                                                                ; Merged with PWM:inst2|step[8]                                                                                                                                                                                                                                          ;
; PWM:inst5|step[8]                                                                                                                                                                                                                                                ; Merged with PWM:inst2|step[8]                                                                                                                                                                                                                                          ;
; PWM:inst3|step[9]                                                                                                                                                                                                                                                ; Merged with PWM:inst2|step[9]                                                                                                                                                                                                                                          ;
; PWM:inst4|step[9]                                                                                                                                                                                                                                                ; Merged with PWM:inst2|step[9]                                                                                                                                                                                                                                          ;
; PWM:inst5|step[9]                                                                                                                                                                                                                                                ; Merged with PWM:inst2|step[9]                                                                                                                                                                                                                                          ;
; PWM:inst3|step[10]                                                                                                                                                                                                                                               ; Merged with PWM:inst2|step[10]                                                                                                                                                                                                                                         ;
; PWM:inst4|step[10]                                                                                                                                                                                                                                               ; Merged with PWM:inst2|step[10]                                                                                                                                                                                                                                         ;
; PWM:inst5|step[10]                                                                                                                                                                                                                                               ; Merged with PWM:inst2|step[10]                                                                                                                                                                                                                                         ;
; PWM:inst3|step[11]                                                                                                                                                                                                                                               ; Merged with PWM:inst2|step[11]                                                                                                                                                                                                                                         ;
; PWM:inst4|step[11]                                                                                                                                                                                                                                               ; Merged with PWM:inst2|step[11]                                                                                                                                                                                                                                         ;
; PWM:inst5|step[11]                                                                                                                                                                                                                                               ; Merged with PWM:inst2|step[11]                                                                                                                                                                                                                                         ;
; PWM:inst3|step[12]                                                                                                                                                                                                                                               ; Merged with PWM:inst2|step[12]                                                                                                                                                                                                                                         ;
; PWM:inst4|step[12]                                                                                                                                                                                                                                               ; Merged with PWM:inst2|step[12]                                                                                                                                                                                                                                         ;
; PWM:inst5|step[12]                                                                                                                                                                                                                                               ; Merged with PWM:inst2|step[12]                                                                                                                                                                                                                                         ;
; PWM:inst3|step[13]                                                                                                                                                                                                                                               ; Merged with PWM:inst2|step[13]                                                                                                                                                                                                                                         ;
; PWM:inst4|step[13]                                                                                                                                                                                                                                               ; Merged with PWM:inst2|step[13]                                                                                                                                                                                                                                         ;
; PWM:inst5|step[13]                                                                                                                                                                                                                                               ; Merged with PWM:inst2|step[13]                                                                                                                                                                                                                                         ;
; PWM:inst3|count[0]                                                                                                                                                                                                                                               ; Merged with PWM:inst2|count[0]                                                                                                                                                                                                                                         ;
; PWM:inst4|count[0]                                                                                                                                                                                                                                               ; Merged with PWM:inst2|count[0]                                                                                                                                                                                                                                         ;
; PWM:inst5|count[0]                                                                                                                                                                                                                                               ; Merged with PWM:inst2|count[0]                                                                                                                                                                                                                                         ;
; PWM:inst3|count[1]                                                                                                                                                                                                                                               ; Merged with PWM:inst2|count[1]                                                                                                                                                                                                                                         ;
; PWM:inst4|count[1]                                                                                                                                                                                                                                               ; Merged with PWM:inst2|count[1]                                                                                                                                                                                                                                         ;
; PWM:inst5|count[1]                                                                                                                                                                                                                                               ; Merged with PWM:inst2|count[1]                                                                                                                                                                                                                                         ;
; PWM:inst3|count[2]                                                                                                                                                                                                                                               ; Merged with PWM:inst2|count[2]                                                                                                                                                                                                                                         ;
; PWM:inst4|count[2]                                                                                                                                                                                                                                               ; Merged with PWM:inst2|count[2]                                                                                                                                                                                                                                         ;
; PWM:inst5|count[2]                                                                                                                                                                                                                                               ; Merged with PWM:inst2|count[2]                                                                                                                                                                                                                                         ;
; PWM:inst3|count[3]                                                                                                                                                                                                                                               ; Merged with PWM:inst2|count[3]                                                                                                                                                                                                                                         ;
; PWM:inst4|count[3]                                                                                                                                                                                                                                               ; Merged with PWM:inst2|count[3]                                                                                                                                                                                                                                         ;
; PWM:inst5|count[3]                                                                                                                                                                                                                                               ; Merged with PWM:inst2|count[3]                                                                                                                                                                                                                                         ;
; SENSORS:inst1|SBAController:MasterController|adr[6..9]                                                                                                                                                                                                           ; Merged with SENSORS:inst1|SBAController:MasterController|adr[5]                                                                                                                                                                                                        ;
; DecoderPwm:inst7|tick                                                                                                                                                                                                                                            ; Merged with DecoderPwm:inst6|tick                                                                                                                                                                                                                                      ;
; DecoderPwm:inst8|tick                                                                                                                                                                                                                                            ; Merged with DecoderPwm:inst6|tick                                                                                                                                                                                                                                      ;
; DecoderPwm:inst9|tick                                                                                                                                                                                                                                            ; Merged with DecoderPwm:inst6|tick                                                                                                                                                                                                                                      ;
; DecoderPwm:inst7|count[5]                                                                                                                                                                                                                                        ; Merged with DecoderPwm:inst6|count[5]                                                                                                                                                                                                                                  ;
; DecoderPwm:inst8|count[5]                                                                                                                                                                                                                                        ; Merged with DecoderPwm:inst6|count[5]                                                                                                                                                                                                                                  ;
; DecoderPwm:inst9|count[5]                                                                                                                                                                                                                                        ; Merged with DecoderPwm:inst6|count[5]                                                                                                                                                                                                                                  ;
; DecoderPwm:inst7|count[4]                                                                                                                                                                                                                                        ; Merged with DecoderPwm:inst6|count[4]                                                                                                                                                                                                                                  ;
; DecoderPwm:inst8|count[4]                                                                                                                                                                                                                                        ; Merged with DecoderPwm:inst6|count[4]                                                                                                                                                                                                                                  ;
; DecoderPwm:inst9|count[4]                                                                                                                                                                                                                                        ; Merged with DecoderPwm:inst6|count[4]                                                                                                                                                                                                                                  ;
; DecoderPwm:inst7|count[3]                                                                                                                                                                                                                                        ; Merged with DecoderPwm:inst6|count[3]                                                                                                                                                                                                                                  ;
; DecoderPwm:inst8|count[3]                                                                                                                                                                                                                                        ; Merged with DecoderPwm:inst6|count[3]                                                                                                                                                                                                                                  ;
; DecoderPwm:inst9|count[3]                                                                                                                                                                                                                                        ; Merged with DecoderPwm:inst6|count[3]                                                                                                                                                                                                                                  ;
; DecoderPwm:inst7|count[2]                                                                                                                                                                                                                                        ; Merged with DecoderPwm:inst6|count[2]                                                                                                                                                                                                                                  ;
; DecoderPwm:inst8|count[2]                                                                                                                                                                                                                                        ; Merged with DecoderPwm:inst6|count[2]                                                                                                                                                                                                                                  ;
; DecoderPwm:inst9|count[2]                                                                                                                                                                                                                                        ; Merged with DecoderPwm:inst6|count[2]                                                                                                                                                                                                                                  ;
; DecoderPwm:inst7|count[1]                                                                                                                                                                                                                                        ; Merged with DecoderPwm:inst6|count[1]                                                                                                                                                                                                                                  ;
; DecoderPwm:inst8|count[1]                                                                                                                                                                                                                                        ; Merged with DecoderPwm:inst6|count[1]                                                                                                                                                                                                                                  ;
; DecoderPwm:inst9|count[1]                                                                                                                                                                                                                                        ; Merged with DecoderPwm:inst6|count[1]                                                                                                                                                                                                                                  ;
; DecoderPwm:inst7|count[0]                                                                                                                                                                                                                                        ; Merged with DecoderPwm:inst6|count[0]                                                                                                                                                                                                                                  ;
; DecoderPwm:inst8|count[0]                                                                                                                                                                                                                                        ; Merged with DecoderPwm:inst6|count[0]                                                                                                                                                                                                                                  ;
; DecoderPwm:inst9|count[0]                                                                                                                                                                                                                                        ; Merged with DecoderPwm:inst6|count[0]                                                                                                                                                                                                                                  ;
; NiosII:inst|timer_ONOF:the_timer_ONOF|readdata[1]                                                                                                                                                                                                                ; Merged with NiosII:inst|sample_time:the_sample_time|readdata[1]                                                                                                                                                                                                        ;
; NiosII:inst|sdram:the_sdram|i_next[2]                                                                                                                                                                                                                            ; Merged with NiosII:inst|sdram:the_sdram|i_next[0]                                                                                                                                                                                                                      ;
; NiosII:inst|sdram:the_sdram|m_next[2,5,6,8]                                                                                                                                                                                                                      ; Merged with NiosII:inst|sdram:the_sdram|m_next[1]                                                                                                                                                                                                                      ;
; NiosII:inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_NiosII_clock_1_out_to_sdram_s1_module:rdv_fifo_for_NiosII_clock_1_out_to_sdram_s1|full_6                                                                                                               ; Merged with NiosII:inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_NiosII_clock_0_out_to_sdram_s1_module:rdv_fifo_for_NiosII_clock_0_out_to_sdram_s1|full_6                                                                                                         ;
; NiosII:inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_NiosII_clock_1_out_to_sdram_s1_module:rdv_fifo_for_NiosII_clock_1_out_to_sdram_s1|full_5                                                                                                               ; Merged with NiosII:inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_NiosII_clock_0_out_to_sdram_s1_module:rdv_fifo_for_NiosII_clock_0_out_to_sdram_s1|full_5                                                                                                         ;
; NiosII:inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_NiosII_clock_1_out_to_sdram_s1_module:rdv_fifo_for_NiosII_clock_1_out_to_sdram_s1|full_4                                                                                                               ; Merged with NiosII:inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_NiosII_clock_0_out_to_sdram_s1_module:rdv_fifo_for_NiosII_clock_0_out_to_sdram_s1|full_4                                                                                                         ;
; NiosII:inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_NiosII_clock_1_out_to_sdram_s1_module:rdv_fifo_for_NiosII_clock_1_out_to_sdram_s1|full_3                                                                                                               ; Merged with NiosII:inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_NiosII_clock_0_out_to_sdram_s1_module:rdv_fifo_for_NiosII_clock_0_out_to_sdram_s1|full_3                                                                                                         ;
; NiosII:inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_NiosII_clock_1_out_to_sdram_s1_module:rdv_fifo_for_NiosII_clock_1_out_to_sdram_s1|full_2                                                                                                               ; Merged with NiosII:inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_NiosII_clock_0_out_to_sdram_s1_module:rdv_fifo_for_NiosII_clock_0_out_to_sdram_s1|full_2                                                                                                         ;
; NiosII:inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_NiosII_clock_1_out_to_sdram_s1_module:rdv_fifo_for_NiosII_clock_1_out_to_sdram_s1|full_1                                                                                                               ; Merged with NiosII:inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_NiosII_clock_0_out_to_sdram_s1_module:rdv_fifo_for_NiosII_clock_0_out_to_sdram_s1|full_1                                                                                                         ;
; NiosII:inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_NiosII_clock_1_out_to_sdram_s1_module:rdv_fifo_for_NiosII_clock_1_out_to_sdram_s1|full_0                                                                                                               ; Merged with NiosII:inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_NiosII_clock_0_out_to_sdram_s1_module:rdv_fifo_for_NiosII_clock_0_out_to_sdram_s1|full_0                                                                                                         ;
; NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|pending_frametype[2]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                 ;
; NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|pending_exctype                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                 ;
; NiosII:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|internal_cpu_instruction_master_dbs_address[0]                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                 ;
; NiosII:inst|cpu_data_master_arbitrator:the_cpu_data_master|internal_cpu_data_master_dbs_address[0]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                 ;
; NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[34]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                 ;
; NiosII:inst|NiosII_clock_0:the_NiosII_clock_0|NiosII_clock_0_slave_FSM:slave_FSM|internal_slave_write_request                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                 ;
; NiosII:inst|NiosII_clock_0:the_NiosII_clock_0|NiosII_clock_0_slave_FSM:slave_FSM|slave_state[2]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                 ;
; NiosII:inst|NiosII_clock_2:the_NiosII_clock_2|NiosII_clock_2_master_FSM:master_FSM|master_state[1]                                                                                                                                                               ; Merged with NiosII:inst|NiosII_clock_2:the_NiosII_clock_2|NiosII_clock_2_master_FSM:master_FSM|internal_master_read1                                                                                                                                                   ;
; NiosII:inst|NiosII_clock_2:the_NiosII_clock_2|NiosII_clock_2_master_FSM:master_FSM|master_state[2]                                                                                                                                                               ; Merged with NiosII:inst|NiosII_clock_2:the_NiosII_clock_2|NiosII_clock_2_master_FSM:master_FSM|internal_master_write1                                                                                                                                                  ;
; NiosII:inst|NiosII_clock_0:the_NiosII_clock_0|NiosII_clock_0_slave_FSM:slave_FSM|slave_state[0]                                                                                                                                                                  ; Merged with NiosII:inst|NiosII_clock_0:the_NiosII_clock_0|NiosII_clock_0_slave_FSM:slave_FSM|slave_state[1]                                                                                                                                                            ;
; SENSORS:inst1|SBAController:MasterController|adr[5]                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                 ;
; SENSORS:inst1|I2C_CORE:I2C|CORE_I2C:U2|Tramainit[0..12]                                                                                                                                                                                                          ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                 ;
; NiosII:inst|epcs_flash_controller_epcs_control_port_arbitrator:the_epcs_flash_controller_epcs_control_port|epcs_flash_controller_epcs_control_port_arb_share_counter[1]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                 ;
; NiosII:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_arb_share_counter[1]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                 ;
; NiosII:inst|epcs_flash_controller_epcs_control_port_arbitrator:the_epcs_flash_controller_epcs_control_port|epcs_flash_controller_epcs_control_port_slavearbiterlockenable                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                 ;
; NiosII:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_slavearbiterlockenable                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                 ;
; NiosII:inst|epcs_flash_controller_epcs_control_port_arbitrator:the_epcs_flash_controller_epcs_control_port|last_cycle_cpu_instruction_master_granted_slave_epcs_flash_controller_epcs_control_port                                                               ; Lost fanout                                                                                                                                                                                                                                                            ;
; NiosII:inst|epcs_flash_controller_epcs_control_port_arbitrator:the_epcs_flash_controller_epcs_control_port|last_cycle_cpu_data_master_granted_slave_epcs_flash_controller_epcs_control_port                                                                      ; Lost fanout                                                                                                                                                                                                                                                            ;
; NiosII:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|last_cycle_cpu_instruction_master_granted_slave_cpu_jtag_debug_module                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                            ;
; NiosII:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|last_cycle_cpu_data_master_granted_slave_cpu_jtag_debug_module                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                            ;
; NiosII:inst|epcs_flash_controller_epcs_control_port_arbitrator:the_epcs_flash_controller_epcs_control_port|epcs_flash_controller_epcs_control_port_arb_share_counter[0]                                                                                          ; Lost fanout                                                                                                                                                                                                                                                            ;
; NiosII:inst|epcs_flash_controller_epcs_control_port_arbitrator:the_epcs_flash_controller_epcs_control_port|epcs_flash_controller_epcs_control_port_reg_firsttransfer                                                                                             ; Lost fanout                                                                                                                                                                                                                                                            ;
; NiosII:inst|epcs_flash_controller_epcs_control_port_arbitrator:the_epcs_flash_controller_epcs_control_port|epcs_flash_controller_epcs_control_port_saved_chosen_master_vector[1]                                                                                 ; Lost fanout                                                                                                                                                                                                                                                            ;
; NiosII:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_arb_share_counter[0]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                            ;
; NiosII:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_reg_firsttransfer                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                            ;
; NiosII:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_saved_chosen_master_vector[1]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                            ;
; SENSORS:inst1|I2C_CORE:I2C|CORE_I2C:U2|state.WWaitSt                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                            ;
; SENSORS:inst1|I2C_CORE:I2C|CORE_I2C:U2|state.WEndSt                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                            ;
; SENSORS:inst1|I2C_CORE:I2C|CORE_I2C:U2|state.RAckSt                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                            ;
; SENSORS:inst1|I2C_CORE:I2C|CORE_I2C:U2|state.RWaitSt                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                            ;
; SENSORS:inst1|I2C_CORE:I2C|CORE_I2C:U2|state.REndSt                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                            ;
; DecoderPwm:inst6|count[0]                                                                                                                                                                                                                                        ; Merged with uart:inst11|mod_m_counter:baud_gen_unit|r_reg[0]                                                                                                                                                                                                           ;
; SENSORS:inst1|I2C_CORE:I2C|CORE_I2C:U2|state_I2C.RStartSt                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                 ;
; NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[7..16]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                            ;
; NiosII:inst|entrada_temp:the_entrada_temp|readdata[21]                                                                                                                                                                                                           ; Merged with NiosII:inst|cpu:the_cpu|clr_break_line                                                                                                                                                                                                                     ;
; NiosII:inst|epcs_flash_controller_epcs_control_port_arbitrator:the_epcs_flash_controller_epcs_control_port|epcs_flash_controller_epcs_control_port_saved_chosen_master_vector[0]                                                                                 ; Lost fanout                                                                                                                                                                                                                                                            ;
; Total Number of Removed Registers = 672                                                                                                                                                                                                                          ;                                                                                                                                                                                                                                                                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                             ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SENSORS:inst1|I2C_CORE:I2C|CORE_I2C:U2|Tramainit[1]                                                                                                                       ; Stuck at VCC              ; SENSORS:inst1|I2C_CORE:I2C|CORE_I2C:U2|Tramainit[2],                                                                                                                              ;
;                                                                                                                                                                           ; due to stuck port data_in ; SENSORS:inst1|I2C_CORE:I2C|CORE_I2C:U2|Tramainit[3],                                                                                                                              ;
;                                                                                                                                                                           ;                           ; SENSORS:inst1|I2C_CORE:I2C|CORE_I2C:U2|Tramainit[4],                                                                                                                              ;
;                                                                                                                                                                           ;                           ; SENSORS:inst1|I2C_CORE:I2C|CORE_I2C:U2|Tramainit[5],                                                                                                                              ;
;                                                                                                                                                                           ;                           ; SENSORS:inst1|I2C_CORE:I2C|CORE_I2C:U2|Tramainit[6],                                                                                                                              ;
;                                                                                                                                                                           ;                           ; SENSORS:inst1|I2C_CORE:I2C|CORE_I2C:U2|Tramainit[7],                                                                                                                              ;
;                                                                                                                                                                           ;                           ; SENSORS:inst1|I2C_CORE:I2C|CORE_I2C:U2|Tramainit[8],                                                                                                                              ;
;                                                                                                                                                                           ;                           ; SENSORS:inst1|I2C_CORE:I2C|CORE_I2C:U2|Tramainit[9],                                                                                                                              ;
;                                                                                                                                                                           ;                           ; SENSORS:inst1|I2C_CORE:I2C|CORE_I2C:U2|Tramainit[10],                                                                                                                             ;
;                                                                                                                                                                           ;                           ; SENSORS:inst1|I2C_CORE:I2C|CORE_I2C:U2|Tramainit[11],                                                                                                                             ;
;                                                                                                                                                                           ;                           ; SENSORS:inst1|I2C_CORE:I2C|CORE_I2C:U2|Tramainit[12]                                                                                                                              ;
; NiosII:inst|cpu:the_cpu|E_pcb[1]                                                                                                                                          ; Stuck at GND              ; NiosII:inst|cpu:the_cpu|M_pcb[1], NiosII:inst|cpu:the_cpu|A_pcb[1]                                                                                                                ;
;                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                   ;
; NiosII:inst|cpu:the_cpu|E_pcb[0]                                                                                                                                          ; Stuck at GND              ; NiosII:inst|cpu:the_cpu|M_pcb[0], NiosII:inst|cpu:the_cpu|A_pcb[0]                                                                                                                ;
;                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                   ;
; NiosII:inst|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_slavearbiterlockenable                                                                                              ; Stuck at GND              ; NiosII:inst|sdram_s1_arbitrator:the_sdram_s1|last_cycle_NiosII_clock_0_out_granted_slave_sdram_s1,                                                                                ;
;                                                                                                                                                                           ; due to stuck port data_in ; NiosII:inst|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_saved_chosen_master_vector[1]                                                                                               ;
; NiosII:inst|epcs_flash_controller_epcs_control_port_arbitrator:the_epcs_flash_controller_epcs_control_port|epcs_flash_controller_epcs_control_port_slavearbiterlockenable ; Stuck at GND              ; NiosII:inst|epcs_flash_controller_epcs_control_port_arbitrator:the_epcs_flash_controller_epcs_control_port|epcs_flash_controller_epcs_control_port_saved_chosen_master_vector[1], ;
;                                                                                                                                                                           ; due to stuck port data_in ; NiosII:inst|epcs_flash_controller_epcs_control_port_arbitrator:the_epcs_flash_controller_epcs_control_port|epcs_flash_controller_epcs_control_port_saved_chosen_master_vector[0]  ;
; NiosII:inst|cpu:the_cpu|E_control_reg_rddata[28]                                                                                                                          ; Stuck at GND              ; NiosII:inst|cpu:the_cpu|M_control_reg_rddata[28]                                                                                                                                  ;
;                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                   ;
; NiosII:inst|cpu:the_cpu|E_control_reg_rddata[27]                                                                                                                          ; Stuck at GND              ; NiosII:inst|cpu:the_cpu|M_control_reg_rddata[27]                                                                                                                                  ;
;                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                   ;
; NiosII:inst|cpu:the_cpu|E_control_reg_rddata[26]                                                                                                                          ; Stuck at GND              ; NiosII:inst|cpu:the_cpu|M_control_reg_rddata[26]                                                                                                                                  ;
;                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                   ;
; NiosII:inst|cpu:the_cpu|E_control_reg_rddata[25]                                                                                                                          ; Stuck at GND              ; NiosII:inst|cpu:the_cpu|M_control_reg_rddata[25]                                                                                                                                  ;
;                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                   ;
; NiosII:inst|cpu:the_cpu|E_control_reg_rddata[24]                                                                                                                          ; Stuck at GND              ; NiosII:inst|cpu:the_cpu|M_control_reg_rddata[24]                                                                                                                                  ;
;                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                   ;
; NiosII:inst|cpu:the_cpu|E_control_reg_rddata[23]                                                                                                                          ; Stuck at GND              ; NiosII:inst|cpu:the_cpu|M_control_reg_rddata[23]                                                                                                                                  ;
;                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                   ;
; NiosII:inst|cpu:the_cpu|E_control_reg_rddata[22]                                                                                                                          ; Stuck at GND              ; NiosII:inst|cpu:the_cpu|M_control_reg_rddata[22]                                                                                                                                  ;
;                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                   ;
; NiosII:inst|cpu:the_cpu|E_control_reg_rddata[21]                                                                                                                          ; Stuck at GND              ; NiosII:inst|cpu:the_cpu|M_control_reg_rddata[21]                                                                                                                                  ;
;                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                   ;
; NiosII:inst|cpu:the_cpu|E_control_reg_rddata[20]                                                                                                                          ; Stuck at GND              ; NiosII:inst|cpu:the_cpu|M_control_reg_rddata[20]                                                                                                                                  ;
;                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                   ;
; NiosII:inst|cpu:the_cpu|E_control_reg_rddata[19]                                                                                                                          ; Stuck at GND              ; NiosII:inst|cpu:the_cpu|M_control_reg_rddata[19]                                                                                                                                  ;
;                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                   ;
; NiosII:inst|cpu:the_cpu|E_control_reg_rddata[18]                                                                                                                          ; Stuck at GND              ; NiosII:inst|cpu:the_cpu|M_control_reg_rddata[18]                                                                                                                                  ;
;                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                   ;
; NiosII:inst|cpu:the_cpu|E_control_reg_rddata[17]                                                                                                                          ; Stuck at GND              ; NiosII:inst|cpu:the_cpu|M_control_reg_rddata[17]                                                                                                                                  ;
;                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                   ;
; NiosII:inst|cpu:the_cpu|E_control_reg_rddata[16]                                                                                                                          ; Stuck at GND              ; NiosII:inst|cpu:the_cpu|M_control_reg_rddata[16]                                                                                                                                  ;
;                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                   ;
; NiosII:inst|cpu:the_cpu|E_control_reg_rddata[15]                                                                                                                          ; Stuck at GND              ; NiosII:inst|cpu:the_cpu|M_control_reg_rddata[15]                                                                                                                                  ;
;                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                   ;
; NiosII:inst|cpu:the_cpu|E_control_reg_rddata[14]                                                                                                                          ; Stuck at GND              ; NiosII:inst|cpu:the_cpu|M_control_reg_rddata[14]                                                                                                                                  ;
;                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                   ;
; NiosII:inst|cpu:the_cpu|E_control_reg_rddata[13]                                                                                                                          ; Stuck at GND              ; NiosII:inst|cpu:the_cpu|M_control_reg_rddata[13]                                                                                                                                  ;
;                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                   ;
; NiosII:inst|cpu:the_cpu|E_control_reg_rddata[12]                                                                                                                          ; Stuck at GND              ; NiosII:inst|cpu:the_cpu|M_control_reg_rddata[12]                                                                                                                                  ;
;                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                   ;
; NiosII:inst|cpu:the_cpu|E_control_reg_rddata[11]                                                                                                                          ; Stuck at GND              ; NiosII:inst|cpu:the_cpu|M_control_reg_rddata[11]                                                                                                                                  ;
;                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                   ;
; NiosII:inst|cpu:the_cpu|E_control_reg_rddata[10]                                                                                                                          ; Stuck at GND              ; NiosII:inst|cpu:the_cpu|M_control_reg_rddata[10]                                                                                                                                  ;
;                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                   ;
; NiosII:inst|cpu:the_cpu|E_control_reg_rddata[9]                                                                                                                           ; Stuck at GND              ; NiosII:inst|cpu:the_cpu|M_control_reg_rddata[9]                                                                                                                                   ;
;                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                   ;
; NiosII:inst|cpu:the_cpu|E_control_reg_rddata[8]                                                                                                                           ; Stuck at GND              ; NiosII:inst|cpu:the_cpu|M_control_reg_rddata[8]                                                                                                                                   ;
;                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                   ;
; NiosII:inst|cpu:the_cpu|E_control_reg_rddata[7]                                                                                                                           ; Stuck at GND              ; NiosII:inst|cpu:the_cpu|M_control_reg_rddata[7]                                                                                                                                   ;
;                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                   ;
; NiosII:inst|cpu:the_cpu|E_control_reg_rddata[6]                                                                                                                           ; Stuck at GND              ; NiosII:inst|cpu:the_cpu|M_control_reg_rddata[6]                                                                                                                                   ;
;                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                   ;
; NiosII:inst|cpu:the_cpu|E_ctrl_br_always_pred_taken                                                                                                                       ; Stuck at GND              ; NiosII:inst|cpu:the_cpu|M_ctrl_br_always_pred_taken                                                                                                                               ;
;                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                   ;
; NiosII:inst|NiosII_clock_2:the_NiosII_clock_2|slave_readdata_p1[31]                                                                                                       ; Stuck at GND              ; NiosII:inst|NiosII_clock_2:the_NiosII_clock_2|slave_readdata[31]                                                                                                                  ;
;                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                   ;
; NiosII:inst|NiosII_clock_2:the_NiosII_clock_2|slave_readdata_p1[30]                                                                                                       ; Stuck at GND              ; NiosII:inst|NiosII_clock_2:the_NiosII_clock_2|slave_readdata[30]                                                                                                                  ;
;                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                   ;
; NiosII:inst|NiosII_clock_2:the_NiosII_clock_2|slave_readdata_p1[29]                                                                                                       ; Stuck at GND              ; NiosII:inst|NiosII_clock_2:the_NiosII_clock_2|slave_readdata[29]                                                                                                                  ;
;                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                   ;
; NiosII:inst|NiosII_clock_2:the_NiosII_clock_2|slave_readdata_p1[28]                                                                                                       ; Stuck at GND              ; NiosII:inst|NiosII_clock_2:the_NiosII_clock_2|slave_readdata[28]                                                                                                                  ;
;                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                   ;
; NiosII:inst|NiosII_clock_2:the_NiosII_clock_2|slave_readdata_p1[27]                                                                                                       ; Stuck at GND              ; NiosII:inst|NiosII_clock_2:the_NiosII_clock_2|slave_readdata[27]                                                                                                                  ;
;                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                   ;
; NiosII:inst|NiosII_clock_2:the_NiosII_clock_2|slave_readdata_p1[26]                                                                                                       ; Stuck at GND              ; NiosII:inst|NiosII_clock_2:the_NiosII_clock_2|slave_readdata[26]                                                                                                                  ;
;                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                   ;
; NiosII:inst|NiosII_clock_2:the_NiosII_clock_2|slave_readdata_p1[25]                                                                                                       ; Stuck at GND              ; NiosII:inst|NiosII_clock_2:the_NiosII_clock_2|slave_readdata[25]                                                                                                                  ;
;                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                   ;
; NiosII:inst|NiosII_clock_2:the_NiosII_clock_2|slave_readdata_p1[24]                                                                                                       ; Stuck at GND              ; NiosII:inst|NiosII_clock_2:the_NiosII_clock_2|slave_readdata[24]                                                                                                                  ;
;                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                   ;
; NiosII:inst|NiosII_clock_2:the_NiosII_clock_2|slave_readdata_p1[23]                                                                                                       ; Stuck at GND              ; NiosII:inst|NiosII_clock_2:the_NiosII_clock_2|slave_readdata[23]                                                                                                                  ;
;                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                   ;
; NiosII:inst|NiosII_clock_2:the_NiosII_clock_2|slave_readdata_p1[22]                                                                                                       ; Stuck at GND              ; NiosII:inst|NiosII_clock_2:the_NiosII_clock_2|slave_readdata[22]                                                                                                                  ;
;                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                   ;
; NiosII:inst|NiosII_clock_2:the_NiosII_clock_2|slave_readdata_p1[21]                                                                                                       ; Stuck at GND              ; NiosII:inst|NiosII_clock_2:the_NiosII_clock_2|slave_readdata[21]                                                                                                                  ;
;                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                   ;
; NiosII:inst|NiosII_clock_2:the_NiosII_clock_2|slave_readdata_p1[20]                                                                                                       ; Stuck at GND              ; NiosII:inst|NiosII_clock_2:the_NiosII_clock_2|slave_readdata[20]                                                                                                                  ;
;                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                   ;
; NiosII:inst|NiosII_clock_2:the_NiosII_clock_2|slave_readdata_p1[19]                                                                                                       ; Stuck at GND              ; NiosII:inst|NiosII_clock_2:the_NiosII_clock_2|slave_readdata[19]                                                                                                                  ;
;                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                   ;
; NiosII:inst|NiosII_clock_2:the_NiosII_clock_2|slave_readdata_p1[18]                                                                                                       ; Stuck at GND              ; NiosII:inst|NiosII_clock_2:the_NiosII_clock_2|slave_readdata[18]                                                                                                                  ;
;                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                   ;
; NiosII:inst|NiosII_clock_2:the_NiosII_clock_2|slave_readdata_p1[17]                                                                                                       ; Stuck at GND              ; NiosII:inst|NiosII_clock_2:the_NiosII_clock_2|slave_readdata[17]                                                                                                                  ;
;                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                   ;
; NiosII:inst|NiosII_clock_2:the_NiosII_clock_2|slave_readdata_p1[16]                                                                                                       ; Stuck at GND              ; NiosII:inst|NiosII_clock_2:the_NiosII_clock_2|slave_readdata[16]                                                                                                                  ;
;                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                   ;
; NiosII:inst|NiosII_clock_2:the_NiosII_clock_2|slave_readdata_p1[15]                                                                                                       ; Stuck at GND              ; NiosII:inst|NiosII_clock_2:the_NiosII_clock_2|slave_readdata[15]                                                                                                                  ;
;                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                   ;
; NiosII:inst|NiosII_clock_2:the_NiosII_clock_2|slave_readdata_p1[14]                                                                                                       ; Stuck at GND              ; NiosII:inst|NiosII_clock_2:the_NiosII_clock_2|slave_readdata[14]                                                                                                                  ;
;                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                   ;
; NiosII:inst|NiosII_clock_2:the_NiosII_clock_2|slave_readdata_p1[13]                                                                                                       ; Stuck at GND              ; NiosII:inst|NiosII_clock_2:the_NiosII_clock_2|slave_readdata[13]                                                                                                                  ;
;                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                   ;
; NiosII:inst|NiosII_clock_2:the_NiosII_clock_2|slave_readdata_p1[12]                                                                                                       ; Stuck at GND              ; NiosII:inst|NiosII_clock_2:the_NiosII_clock_2|slave_readdata[12]                                                                                                                  ;
;                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                   ;
; NiosII:inst|NiosII_clock_2:the_NiosII_clock_2|slave_readdata_p1[11]                                                                                                       ; Stuck at GND              ; NiosII:inst|NiosII_clock_2:the_NiosII_clock_2|slave_readdata[11]                                                                                                                  ;
;                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                   ;
; NiosII:inst|NiosII_clock_2:the_NiosII_clock_2|slave_readdata_p1[10]                                                                                                       ; Stuck at GND              ; NiosII:inst|NiosII_clock_2:the_NiosII_clock_2|slave_readdata[10]                                                                                                                  ;
;                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                   ;
; NiosII:inst|NiosII_clock_2:the_NiosII_clock_2|slave_readdata_p1[9]                                                                                                        ; Stuck at GND              ; NiosII:inst|NiosII_clock_2:the_NiosII_clock_2|slave_readdata[9]                                                                                                                   ;
;                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                   ;
; NiosII:inst|NiosII_clock_2:the_NiosII_clock_2|slave_readdata_p1[8]                                                                                                        ; Stuck at GND              ; NiosII:inst|NiosII_clock_2:the_NiosII_clock_2|slave_readdata[8]                                                                                                                   ;
;                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                   ;
; NiosII:inst|NiosII_clock_2:the_NiosII_clock_2|slave_readdata_p1[7]                                                                                                        ; Stuck at GND              ; NiosII:inst|NiosII_clock_2:the_NiosII_clock_2|slave_readdata[7]                                                                                                                   ;
;                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                   ;
; NiosII:inst|NiosII_clock_2:the_NiosII_clock_2|slave_readdata_p1[6]                                                                                                        ; Stuck at GND              ; NiosII:inst|NiosII_clock_2:the_NiosII_clock_2|slave_readdata[6]                                                                                                                   ;
;                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                   ;
; NiosII:inst|NiosII_clock_2:the_NiosII_clock_2|slave_readdata_p1[5]                                                                                                        ; Stuck at GND              ; NiosII:inst|NiosII_clock_2:the_NiosII_clock_2|slave_readdata[5]                                                                                                                   ;
;                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                   ;
; NiosII:inst|NiosII_clock_2:the_NiosII_clock_2|slave_readdata_p1[4]                                                                                                        ; Stuck at GND              ; NiosII:inst|NiosII_clock_2:the_NiosII_clock_2|slave_readdata[4]                                                                                                                   ;
;                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                   ;
; NiosII:inst|NiosII_clock_2:the_NiosII_clock_2|slave_readdata_p1[3]                                                                                                        ; Stuck at GND              ; NiosII:inst|NiosII_clock_2:the_NiosII_clock_2|slave_readdata[3]                                                                                                                   ;
;                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                   ;
; NiosII:inst|NiosII_clock_2:the_NiosII_clock_2|slave_readdata_p1[2]                                                                                                        ; Stuck at GND              ; NiosII:inst|NiosII_clock_2:the_NiosII_clock_2|slave_readdata[2]                                                                                                                   ;
;                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                   ;
; NiosII:inst|cpu:the_cpu|E_control_reg_rddata[31]                                                                                                                          ; Stuck at GND              ; NiosII:inst|cpu:the_cpu|M_control_reg_rddata[31]                                                                                                                                  ;
;                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                   ;
; NiosII:inst|cpu:the_cpu|E_control_reg_rddata[30]                                                                                                                          ; Stuck at GND              ; NiosII:inst|cpu:the_cpu|M_control_reg_rddata[30]                                                                                                                                  ;
;                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                   ;
; NiosII:inst|epcs_flash_controller_epcs_control_port_arbitrator:the_epcs_flash_controller_epcs_control_port|epcs_flash_controller_epcs_control_port_arb_share_counter[1]   ; Stuck at GND              ; NiosII:inst|epcs_flash_controller_epcs_control_port_arbitrator:the_epcs_flash_controller_epcs_control_port|epcs_flash_controller_epcs_control_port_reg_firsttransfer              ;
;                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                   ;
; NiosII:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_arb_share_counter[1]                                                         ; Stuck at GND              ; NiosII:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_reg_firsttransfer                                                                    ;
;                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                   ;
; NiosII:inst|cpu:the_cpu|E_control_reg_rddata[29]                                                                                                                          ; Stuck at GND              ; NiosII:inst|cpu:the_cpu|M_control_reg_rddata[29]                                                                                                                                  ;
;                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                   ;
; NiosII:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_slavearbiterlockenable                                                       ; Stuck at GND              ; NiosII:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_saved_chosen_master_vector[1]                                                        ;
;                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 5701  ;
; Number of registers using Synchronous Clear  ; 173   ;
; Number of registers using Synchronous Load   ; 393   ;
; Number of registers using Asynchronous Clear ; 4428  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 4210  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                         ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; NiosII:inst|sample_time:the_sample_time|internal_counter[17]                                                                                                                                                                                                                                                              ; 2       ;
; NiosII:inst|sample_time:the_sample_time|internal_counter[19]                                                                                                                                                                                                                                                              ; 2       ;
; NiosII:inst|sample_time:the_sample_time|internal_counter[0]                                                                                                                                                                                                                                                               ; 2       ;
; NiosII:inst|sample_time:the_sample_time|internal_counter[1]                                                                                                                                                                                                                                                               ; 2       ;
; NiosII:inst|sample_time:the_sample_time|internal_counter[2]                                                                                                                                                                                                                                                               ; 2       ;
; NiosII:inst|sample_time:the_sample_time|internal_counter[3]                                                                                                                                                                                                                                                               ; 2       ;
; NiosII:inst|sample_time:the_sample_time|internal_counter[4]                                                                                                                                                                                                                                                               ; 2       ;
; NiosII:inst|sample_time:the_sample_time|internal_counter[6]                                                                                                                                                                                                                                                               ; 2       ;
; NiosII:inst|sample_time:the_sample_time|internal_counter[9]                                                                                                                                                                                                                                                               ; 2       ;
; NiosII:inst|sample_time:the_sample_time|internal_counter[10]                                                                                                                                                                                                                                                              ; 2       ;
; NiosII:inst|sample_time:the_sample_time|internal_counter[11]                                                                                                                                                                                                                                                              ; 2       ;
; NiosII:inst|sample_time:the_sample_time|internal_counter[13]                                                                                                                                                                                                                                                              ; 2       ;
; NiosII:inst|sample_time:the_sample_time|internal_counter[15]                                                                                                                                                                                                                                                              ; 2       ;
; NiosII:inst|timer_ONOF:the_timer_ONOF|internal_counter[0]                                                                                                                                                                                                                                                                 ; 2       ;
; NiosII:inst|timer_ONOF:the_timer_ONOF|internal_counter[1]                                                                                                                                                                                                                                                                 ; 2       ;
; NiosII:inst|timer_ONOF:the_timer_ONOF|internal_counter[2]                                                                                                                                                                                                                                                                 ; 2       ;
; NiosII:inst|timer_ONOF:the_timer_ONOF|internal_counter[3]                                                                                                                                                                                                                                                                 ; 2       ;
; NiosII:inst|timer_ONOF:the_timer_ONOF|internal_counter[4]                                                                                                                                                                                                                                                                 ; 2       ;
; NiosII:inst|timer_ONOF:the_timer_ONOF|internal_counter[5]                                                                                                                                                                                                                                                                 ; 2       ;
; NiosII:inst|timer_ONOF:the_timer_ONOF|internal_counter[6]                                                                                                                                                                                                                                                                 ; 2       ;
; NiosII:inst|timer_ONOF:the_timer_ONOF|internal_counter[9]                                                                                                                                                                                                                                                                 ; 2       ;
; NiosII:inst|timer_ONOF:the_timer_ONOF|internal_counter[10]                                                                                                                                                                                                                                                                ; 2       ;
; NiosII:inst|timer_ONOF:the_timer_ONOF|internal_counter[12]                                                                                                                                                                                                                                                                ; 2       ;
; NiosII:inst|timer_ONOF:the_timer_ONOF|internal_counter[15]                                                                                                                                                                                                                                                                ; 2       ;
; NiosII:inst|timer_ONOF:the_timer_ONOF|internal_counter[19]                                                                                                                                                                                                                                                                ; 2       ;
; NiosII:inst|timer_ONOF:the_timer_ONOF|internal_counter[20]                                                                                                                                                                                                                                                                ; 2       ;
; NiosII:inst|timer_ONOF:the_timer_ONOF|internal_counter[23]                                                                                                                                                                                                                                                                ; 2       ;
; NiosII:inst|sdram:the_sdram|m_cmd[1]                                                                                                                                                                                                                                                                                      ; 2       ;
; NiosII:inst|sdram:the_sdram|m_cmd[3]                                                                                                                                                                                                                                                                                      ; 1       ;
; NiosII:inst|sdram:the_sdram|m_cmd[2]                                                                                                                                                                                                                                                                                      ; 2       ;
; NiosII:inst|sdram:the_sdram|m_cmd[0]                                                                                                                                                                                                                                                                                      ; 2       ;
; NiosII:inst|epcs_flash_controller:the_epcs_flash_controller|epcs_flash_controller_sub:the_epcs_flash_controller_sub|epcs_slave_select_reg[0]                                                                                                                                                                              ; 2       ;
; NiosII:inst|epcs_flash_controller:the_epcs_flash_controller|epcs_flash_controller_sub:the_epcs_flash_controller_sub|stateZero                                                                                                                                                                                             ; 1       ;
; NiosII:inst|uart_gps:the_uart_gps|uart_gps_tx:the_uart_gps_tx|txd                                                                                                                                                                                                                                                         ; 1       ;
; uart:inst11|uart_tx:uart_tx_unit|tx_reg                                                                                                                                                                                                                                                                                   ; 1       ;
; NiosII:inst|sdram:the_sdram|m_state[0]                                                                                                                                                                                                                                                                                    ; 57      ;
; NiosII:inst|sdram:the_sdram|i_cmd[1]                                                                                                                                                                                                                                                                                      ; 1       ;
; NiosII:inst|sdram:the_sdram|m_next[0]                                                                                                                                                                                                                                                                                     ; 7       ;
; NiosII:inst|sdram:the_sdram|i_cmd[3]                                                                                                                                                                                                                                                                                      ; 1       ;
; NiosII:inst|sdram:the_sdram|i_cmd[2]                                                                                                                                                                                                                                                                                      ; 1       ;
; NiosII:inst|sdram:the_sdram|i_cmd[0]                                                                                                                                                                                                                                                                                      ; 1       ;
; NiosII:inst|epcs_flash_controller:the_epcs_flash_controller|epcs_flash_controller_sub:the_epcs_flash_controller_sub|epcs_slave_select_holding_reg[0]                                                                                                                                                                      ; 1       ;
; NiosII:inst|epcs_flash_controller_epcs_control_port_arbitrator:the_epcs_flash_controller_epcs_control_port|epcs_flash_controller_epcs_control_port_arb_addend[0]                                                                                                                                                          ; 5       ;
; NiosII:inst|uart_gps:the_uart_gps|uart_gps_tx:the_uart_gps_tx|pre_txd                                                                                                                                                                                                                                                     ; 2       ;
; NiosII:inst|sdram:the_sdram|i_addr[12]                                                                                                                                                                                                                                                                                    ; 8       ;
; NiosII:inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_NiosII_clock_1_out_to_sdram_s1_module:rdv_fifo_for_NiosII_clock_1_out_to_sdram_s1|fifo_contains_ones_n                                                                                                                                                          ; 3       ;
; NiosII:inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_NiosII_clock_0_out_to_sdram_s1_module:rdv_fifo_for_NiosII_clock_0_out_to_sdram_s1|fifo_contains_ones_n                                                                                                                                                          ; 3       ;
; NiosII:inst|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_arb_addend[0]                                                                                                                                                                                                                                                       ; 5       ;
; NiosII:inst|sdram:the_sdram|refresh_counter[13]                                                                                                                                                                                                                                                                           ; 2       ;
; NiosII:inst|sdram:the_sdram|refresh_counter[10]                                                                                                                                                                                                                                                                           ; 2       ;
; NiosII:inst|sdram:the_sdram|refresh_counter[9]                                                                                                                                                                                                                                                                            ; 2       ;
; NiosII:inst|sdram:the_sdram|refresh_counter[8]                                                                                                                                                                                                                                                                            ; 2       ;
; NiosII:inst|sdram:the_sdram|refresh_counter[4]                                                                                                                                                                                                                                                                            ; 2       ;
; NiosII:inst|NiosII_clock_2:the_NiosII_clock_2|NiosII_clock_2_slave_FSM:slave_FSM|slave_state[0]                                                                                                                                                                                                                           ; 8       ;
; NiosII:inst|jtag_uart:the_jtag_uart|internal_av_waitrequest                                                                                                                                                                                                                                                               ; 5       ;
; NiosII:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_arb_addend[0]                                                                                                                                                                                                                ; 5       ;
; NiosII:inst|NiosII_clock_1:the_NiosII_clock_1|NiosII_clock_1_slave_FSM:slave_FSM|slave_state[0]                                                                                                                                                                                                                           ; 6       ;
; NiosII:inst|cpu:the_cpu|M_pipe_flush                                                                                                                                                                                                                                                                                      ; 57      ;
; uart:inst11|fifo:fifo_tx_unit|empty_reg                                                                                                                                                                                                                                                                                   ; 9       ;
; NiosII:inst|cpu:the_cpu|hbreak_enabled                                                                                                                                                                                                                                                                                    ; 14      ;
; NiosII:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                ; 11      ;
; SENSORS:inst1|I2C_CORE:I2C|CORE_I2C:U2|SCLi                                                                                                                                                                                                                                                                               ; 2       ;
; SENSORS:inst1|I2C_CORE:I2C|CORE_I2C:U2|SDAi                                                                                                                                                                                                                                                                               ; 2       ;
; NiosII:inst|NiosII_clock_0:the_NiosII_clock_0|NiosII_clock_0_master_FSM:master_FSM|master_state[0]                                                                                                                                                                                                                        ; 7       ;
; NiosII:inst|NiosII_clock_1:the_NiosII_clock_1|NiosII_clock_1_master_FSM:master_FSM|master_state[0]                                                                                                                                                                                                                        ; 7       ;
; NiosII:inst|NiosII_clock_2:the_NiosII_clock_2|NiosII_clock_2_master_FSM:master_FSM|master_state[0]                                                                                                                                                                                                                        ; 4       ;
; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|counter_out[3]                                                                                              ; 2       ;
; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|counter_out[1]                                                                                              ; 3       ;
; NiosII:inst|jtag_uart:the_jtag_uart|t_dav                                                                                                                                                                                                                                                                                 ; 3       ;
; SENSORS:inst1|I2C_CORE:I2C|CORE_I2C:U2|nSCK[1]                                                                                                                                                                                                                                                                            ; 6       ;
; SENSORS:inst1|I2C_CORE:I2C|CORE_I2C:U2|nSCK[0]                                                                                                                                                                                                                                                                            ; 6       ;
; SENSORS:inst1|SysCon:Sys|RST_O                                                                                                                                                                                                                                                                                            ; 218     ;
; SENSORS:inst1|I2C_CORE:I2C|CORE_I2C:U2|Tramainit[35]                                                                                                                                                                                                                                                                      ; 1       ;
; NiosII:inst|cpu:the_cpu|ic_tag_clr_valid_bits                                                                                                                                                                                                                                                                             ; 1       ;
; NiosII:inst|cpu:the_cpu|ic_tag_wraddress[6]                                                                                                                                                                                                                                                                               ; 1       ;
; NiosII:inst|cpu:the_cpu|ic_tag_wraddress[7]                                                                                                                                                                                                                                                                               ; 1       ;
; NiosII:inst|cpu:the_cpu|M_pipe_flush_waddr[9]                                                                                                                                                                                                                                                                             ; 1       ;
; NiosII:inst|cpu:the_cpu|M_pipe_flush_waddr[10]                                                                                                                                                                                                                                                                            ; 1       ;
; NiosII:inst|cpu:the_cpu|M_pipe_flush_waddr[24]                                                                                                                                                                                                                                                                            ; 1       ;
; NiosII:inst|uart_gps:the_uart_gps|uart_gps_tx:the_uart_gps_tx|internal_tx_ready                                                                                                                                                                                                                                           ; 6       ;
; NiosII:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rst2                                                                                                                                                                                                                                    ; 3       ;
; SENSORS:inst1|SysCon:Sys|RSTi                                                                                                                                                                                                                                                                                             ; 1       ;
; SENSORS:inst1|I2C_CORE:I2C|CORE_I2C:U2|Tramainit[34]                                                                                                                                                                                                                                                                      ; 1       ;
; NiosII:inst|cpu:the_cpu|A_wr_dst_reg_from_M                                                                                                                                                                                                                                                                               ; 66      ;
; NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[0]                                                                                                                                                                                            ; 2       ;
; NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[1]                                                                                                                                                                                            ; 2       ;
; NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[2]                                                                                                                                                                                            ; 2       ;
; NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[3]                                                                                                                                                                                            ; 2       ;
; NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[4]                                                                                                                                                                                            ; 2       ;
; NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[5]                                                                                                                                                                                            ; 2       ;
; NiosII:inst|cpu:the_cpu|clr_break_line                                                                                                                                                                                                                                                                                    ; 14      ;
; SENSORS:inst1|I2C_CORE:I2C|CORE_I2C:U2|Tramainit[33]                                                                                                                                                                                                                                                                      ; 1       ;
; NiosII:inst|uart_gps:the_uart_gps|uart_gps_tx:the_uart_gps_tx|tx_shift_empty                                                                                                                                                                                                                                              ; 2       ;
; NiosII:inst|uart_xbee:the_uart_xbee|uart_xbee_tx:the_uart_xbee_tx|tx_shift_empty                                                                                                                                                                                                                                          ; 2       ;
; NiosII:inst|uart_xbee:the_uart_xbee|uart_xbee_tx:the_uart_xbee_tx|internal_tx_ready                                                                                                                                                                                                                                       ; 6       ;
; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_16n:auto_generated|dffe6 ; 49      ;
; SENSORS:inst1|I2C_CORE:I2C|CORE_I2C:U2|Tramainit[32]                                                                                                                                                                                                                                                                      ; 1       ;
; NiosII:inst|pll:the_pll|pfdena_reg                                                                                                                                                                                                                                                                                        ; 2       ;
; SENSORS:inst1|I2C_CORE:I2C|CORE_I2C:U2|Tramainit[31]                                                                                                                                                                                                                                                                      ; 1       ;
; SENSORS:inst1|I2C_CORE:I2C|CORE_I2C:U2|Tramainit[30]                                                                                                                                                                                                                                                                      ; 1       ;
; Total number of inverted registers = 118*                                                                                                                                                                                                                                                                                 ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+--------------------------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                                               ;
+------------------------------------------------------------------+-------------------------------------------------------+
; Register Name                                                    ; RAM Name                                              ;
+------------------------------------------------------------------+-------------------------------------------------------+
; SENSORS:inst1|I2C_CORE:I2C|ControllerI2C:U1|RAM_rtl_0_bypass[0]  ; SENSORS:inst1|I2C_CORE:I2C|ControllerI2C:U1|RAM_rtl_0 ;
; SENSORS:inst1|I2C_CORE:I2C|ControllerI2C:U1|RAM_rtl_0_bypass[1]  ; SENSORS:inst1|I2C_CORE:I2C|ControllerI2C:U1|RAM_rtl_0 ;
; SENSORS:inst1|I2C_CORE:I2C|ControllerI2C:U1|RAM_rtl_0_bypass[2]  ; SENSORS:inst1|I2C_CORE:I2C|ControllerI2C:U1|RAM_rtl_0 ;
; SENSORS:inst1|I2C_CORE:I2C|ControllerI2C:U1|RAM_rtl_0_bypass[3]  ; SENSORS:inst1|I2C_CORE:I2C|ControllerI2C:U1|RAM_rtl_0 ;
; SENSORS:inst1|I2C_CORE:I2C|ControllerI2C:U1|RAM_rtl_0_bypass[4]  ; SENSORS:inst1|I2C_CORE:I2C|ControllerI2C:U1|RAM_rtl_0 ;
; SENSORS:inst1|I2C_CORE:I2C|ControllerI2C:U1|RAM_rtl_0_bypass[5]  ; SENSORS:inst1|I2C_CORE:I2C|ControllerI2C:U1|RAM_rtl_0 ;
; SENSORS:inst1|I2C_CORE:I2C|ControllerI2C:U1|RAM_rtl_0_bypass[6]  ; SENSORS:inst1|I2C_CORE:I2C|ControllerI2C:U1|RAM_rtl_0 ;
; SENSORS:inst1|I2C_CORE:I2C|ControllerI2C:U1|RAM_rtl_0_bypass[7]  ; SENSORS:inst1|I2C_CORE:I2C|ControllerI2C:U1|RAM_rtl_0 ;
; SENSORS:inst1|I2C_CORE:I2C|ControllerI2C:U1|RAM_rtl_0_bypass[8]  ; SENSORS:inst1|I2C_CORE:I2C|ControllerI2C:U1|RAM_rtl_0 ;
; SENSORS:inst1|I2C_CORE:I2C|ControllerI2C:U1|RAM_rtl_0_bypass[9]  ; SENSORS:inst1|I2C_CORE:I2C|ControllerI2C:U1|RAM_rtl_0 ;
; SENSORS:inst1|I2C_CORE:I2C|ControllerI2C:U1|RAM_rtl_0_bypass[10] ; SENSORS:inst1|I2C_CORE:I2C|ControllerI2C:U1|RAM_rtl_0 ;
; SENSORS:inst1|I2C_CORE:I2C|ControllerI2C:U1|RAM_rtl_0_bypass[11] ; SENSORS:inst1|I2C_CORE:I2C|ControllerI2C:U1|RAM_rtl_0 ;
; SENSORS:inst1|I2C_CORE:I2C|ControllerI2C:U1|RAM_rtl_0_bypass[12] ; SENSORS:inst1|I2C_CORE:I2C|ControllerI2C:U1|RAM_rtl_0 ;
; SENSORS:inst1|I2C_CORE:I2C|ControllerI2C:U1|RAM_rtl_0_bypass[13] ; SENSORS:inst1|I2C_CORE:I2C|ControllerI2C:U1|RAM_rtl_0 ;
; SENSORS:inst1|I2C_CORE:I2C|ControllerI2C:U1|RAM_rtl_0_bypass[14] ; SENSORS:inst1|I2C_CORE:I2C|ControllerI2C:U1|RAM_rtl_0 ;
; SENSORS:inst1|I2C_CORE:I2C|ControllerI2C:U1|RAM_rtl_0_bypass[15] ; SENSORS:inst1|I2C_CORE:I2C|ControllerI2C:U1|RAM_rtl_0 ;
; SENSORS:inst1|I2C_CORE:I2C|ControllerI2C:U1|RAM_rtl_0_bypass[16] ; SENSORS:inst1|I2C_CORE:I2C|ControllerI2C:U1|RAM_rtl_0 ;
; SENSORS:inst1|I2C_CORE:I2C|ControllerI2C:U1|RAM_rtl_0_bypass[17] ; SENSORS:inst1|I2C_CORE:I2C|ControllerI2C:U1|RAM_rtl_0 ;
; SENSORS:inst1|I2C_CORE:I2C|ControllerI2C:U1|RAM_rtl_0_bypass[18] ; SENSORS:inst1|I2C_CORE:I2C|ControllerI2C:U1|RAM_rtl_0 ;
; SENSORS:inst1|I2C_CORE:I2C|ControllerI2C:U1|RAM_rtl_0_bypass[19] ; SENSORS:inst1|I2C_CORE:I2C|ControllerI2C:U1|RAM_rtl_0 ;
; SENSORS:inst1|I2C_CORE:I2C|ControllerI2C:U1|RAM_rtl_0_bypass[20] ; SENSORS:inst1|I2C_CORE:I2C|ControllerI2C:U1|RAM_rtl_0 ;
; SENSORS:inst1|I2C_CORE:I2C|ControllerI2C:U1|RAM_rtl_0_bypass[21] ; SENSORS:inst1|I2C_CORE:I2C|ControllerI2C:U1|RAM_rtl_0 ;
; SENSORS:inst1|I2C_CORE:I2C|ControllerI2C:U1|RAM_rtl_0_bypass[22] ; SENSORS:inst1|I2C_CORE:I2C|ControllerI2C:U1|RAM_rtl_0 ;
; SENSORS:inst1|I2C_CORE:I2C|ControllerI2C:U1|RAM_rtl_0_bypass[23] ; SENSORS:inst1|I2C_CORE:I2C|ControllerI2C:U1|RAM_rtl_0 ;
; SENSORS:inst1|I2C_CORE:I2C|ControllerI2C:U1|RAM_rtl_0_bypass[24] ; SENSORS:inst1|I2C_CORE:I2C|ControllerI2C:U1|RAM_rtl_0 ;
; SENSORS:inst1|I2C_CORE:I2C|ControllerI2C:U1|RAM_rtl_1_bypass[0]  ; SENSORS:inst1|I2C_CORE:I2C|ControllerI2C:U1|RAM_rtl_1 ;
; SENSORS:inst1|I2C_CORE:I2C|ControllerI2C:U1|RAM_rtl_1_bypass[1]  ; SENSORS:inst1|I2C_CORE:I2C|ControllerI2C:U1|RAM_rtl_1 ;
; SENSORS:inst1|I2C_CORE:I2C|ControllerI2C:U1|RAM_rtl_1_bypass[2]  ; SENSORS:inst1|I2C_CORE:I2C|ControllerI2C:U1|RAM_rtl_1 ;
; SENSORS:inst1|I2C_CORE:I2C|ControllerI2C:U1|RAM_rtl_1_bypass[3]  ; SENSORS:inst1|I2C_CORE:I2C|ControllerI2C:U1|RAM_rtl_1 ;
; SENSORS:inst1|I2C_CORE:I2C|ControllerI2C:U1|RAM_rtl_1_bypass[4]  ; SENSORS:inst1|I2C_CORE:I2C|ControllerI2C:U1|RAM_rtl_1 ;
; SENSORS:inst1|I2C_CORE:I2C|ControllerI2C:U1|RAM_rtl_1_bypass[5]  ; SENSORS:inst1|I2C_CORE:I2C|ControllerI2C:U1|RAM_rtl_1 ;
; SENSORS:inst1|I2C_CORE:I2C|ControllerI2C:U1|RAM_rtl_1_bypass[6]  ; SENSORS:inst1|I2C_CORE:I2C|ControllerI2C:U1|RAM_rtl_1 ;
; SENSORS:inst1|I2C_CORE:I2C|ControllerI2C:U1|RAM_rtl_1_bypass[7]  ; SENSORS:inst1|I2C_CORE:I2C|ControllerI2C:U1|RAM_rtl_1 ;
; SENSORS:inst1|I2C_CORE:I2C|ControllerI2C:U1|RAM_rtl_1_bypass[8]  ; SENSORS:inst1|I2C_CORE:I2C|ControllerI2C:U1|RAM_rtl_1 ;
; SENSORS:inst1|I2C_CORE:I2C|ControllerI2C:U1|RAM_rtl_1_bypass[9]  ; SENSORS:inst1|I2C_CORE:I2C|ControllerI2C:U1|RAM_rtl_1 ;
; SENSORS:inst1|I2C_CORE:I2C|ControllerI2C:U1|RAM_rtl_1_bypass[10] ; SENSORS:inst1|I2C_CORE:I2C|ControllerI2C:U1|RAM_rtl_1 ;
; SENSORS:inst1|I2C_CORE:I2C|ControllerI2C:U1|RAM_rtl_1_bypass[11] ; SENSORS:inst1|I2C_CORE:I2C|ControllerI2C:U1|RAM_rtl_1 ;
; SENSORS:inst1|I2C_CORE:I2C|ControllerI2C:U1|RAM_rtl_1_bypass[12] ; SENSORS:inst1|I2C_CORE:I2C|ControllerI2C:U1|RAM_rtl_1 ;
; SENSORS:inst1|I2C_CORE:I2C|ControllerI2C:U1|RAM_rtl_1_bypass[13] ; SENSORS:inst1|I2C_CORE:I2C|ControllerI2C:U1|RAM_rtl_1 ;
; SENSORS:inst1|I2C_CORE:I2C|ControllerI2C:U1|RAM_rtl_1_bypass[14] ; SENSORS:inst1|I2C_CORE:I2C|ControllerI2C:U1|RAM_rtl_1 ;
; SENSORS:inst1|I2C_CORE:I2C|ControllerI2C:U1|RAM_rtl_1_bypass[15] ; SENSORS:inst1|I2C_CORE:I2C|ControllerI2C:U1|RAM_rtl_1 ;
; SENSORS:inst1|I2C_CORE:I2C|ControllerI2C:U1|RAM_rtl_1_bypass[16] ; SENSORS:inst1|I2C_CORE:I2C|ControllerI2C:U1|RAM_rtl_1 ;
; SENSORS:inst1|I2C_CORE:I2C|ControllerI2C:U1|RAM_rtl_1_bypass[17] ; SENSORS:inst1|I2C_CORE:I2C|ControllerI2C:U1|RAM_rtl_1 ;
; SENSORS:inst1|I2C_CORE:I2C|ControllerI2C:U1|RAM_rtl_1_bypass[18] ; SENSORS:inst1|I2C_CORE:I2C|ControllerI2C:U1|RAM_rtl_1 ;
; SENSORS:inst1|I2C_CORE:I2C|ControllerI2C:U1|RAM_rtl_1_bypass[19] ; SENSORS:inst1|I2C_CORE:I2C|ControllerI2C:U1|RAM_rtl_1 ;
; SENSORS:inst1|I2C_CORE:I2C|ControllerI2C:U1|RAM_rtl_1_bypass[20] ; SENSORS:inst1|I2C_CORE:I2C|ControllerI2C:U1|RAM_rtl_1 ;
; SENSORS:inst1|I2C_CORE:I2C|ControllerI2C:U1|RAM_rtl_1_bypass[21] ; SENSORS:inst1|I2C_CORE:I2C|ControllerI2C:U1|RAM_rtl_1 ;
; SENSORS:inst1|I2C_CORE:I2C|ControllerI2C:U1|RAM_rtl_1_bypass[22] ; SENSORS:inst1|I2C_CORE:I2C|ControllerI2C:U1|RAM_rtl_1 ;
; SENSORS:inst1|I2C_CORE:I2C|ControllerI2C:U1|RAM_rtl_1_bypass[23] ; SENSORS:inst1|I2C_CORE:I2C|ControllerI2C:U1|RAM_rtl_1 ;
; SENSORS:inst1|I2C_CORE:I2C|ControllerI2C:U1|RAM_rtl_1_bypass[24] ; SENSORS:inst1|I2C_CORE:I2C|ControllerI2C:U1|RAM_rtl_1 ;
+------------------------------------------------------------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+
; Register Name                                                                                                                                                                                                                                                                                               ; Megafunction                                                                                                                                                                                                                                                            ; Type       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+
; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_res_dffe4                                        ; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_res_dffe3                                        ; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31                                           ; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_res_is_not_zero_dffe4                             ; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_res_is_not_zero_dffe3                             ; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_res_is_not_zero_dffe31                            ; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|round_bit_dffe3                                       ; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|round_bit_dffe31                                      ; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|round_bit_dffe21                                      ; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sticky_bit_dffe3                                      ; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sticky_bit_dffe31                                     ; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sticky_bit_dffe21                                     ; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|delay_man_product_msb2                                    ; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|delay_man_product_msb                                     ; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|delay_man_product_msb_p0                                  ; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|exp_adj_p1[1..9]                                          ; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|delay_exp3_bias[1..9]                                     ; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|delay_exp2_bias[1..9]                                     ; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|exp_res_dffe21[0..7]                                  ; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|exp_res_dffe2[0..7]                                   ; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|data_exp_dffe1[0..7]                                  ; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|dffe10 ; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|dffe9  ; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|dffe11 ; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|dffe13 ; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|dffe12 ; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|dffe14 ; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|dffe16 ; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|dffe15 ; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|dffe17 ; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|dffe19 ; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|dffe18 ; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|dffe20 ; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|dffe22 ; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|dffe21 ; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|dffe23 ; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|dffe25 ; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|dffe24 ; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|dffe26 ; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|dffe28 ; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|dffe27 ; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|dffe29 ; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|dffe31 ; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|dffe30 ; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|dffe32 ; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|dffe34 ; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|dffe33 ; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|dffe35 ; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|dffe37 ; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|dffe36 ; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|dffe38 ; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|dffe40 ; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|dffe39 ; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|dffe41 ; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|dffe43 ; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|dffe42 ; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|dffe44 ; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|dffe46 ; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|dffe45 ; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|dffe47 ; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|dffe49 ; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|dffe48 ; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|dffe50 ; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|dffe52 ; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|dffe51 ; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|dffe53 ; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|dffe55 ; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|dffe54 ; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|dffe56 ; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|dffe58 ; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|dffe57 ; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|dffe59 ; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|dffe61 ; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|dffe60 ; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|dffe62 ; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|exp_bias_p2[0..8]                                         ; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|exp_bias_p1[0..8]                                         ; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|exp_add_p1[0..8]                                          ; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0 ; SHIFT_TAPS ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered                                                                                                                                                                                                                                                                                                                               ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; |Quad|NiosII:inst|cpu:the_cpu|internal_d_byteenable[3]                                                                                                                                                                                                                                                                                   ;                            ;
; 3:1                ; 22 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; |Quad|NiosII:inst|cpu:the_cpu|d_address_line_field[3]                                                                                                                                                                                                                                                                                    ;                            ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; |Quad|NiosII:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                     ;                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; |Quad|SENSORS:inst1|I2C_CORE:I2C|CORE_I2C:U2|Y[1]                                                                                                                                                                                                                                                                                        ;                            ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; |Quad|NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|internal_trc_im_addr[6]                                                                                                                                                                                                              ;                            ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; |Quad|SENSORS:inst1|SBAController:MasterController|ret[3]                                                                                                                                                                                                                                                                                ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |Quad|NiosII:inst|cpu:the_cpu|M_mem_byte_en[0]                                                                                                                                                                                                                                                                                           ;                            ;
; 3:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; |Quad|NiosII:inst|cpu:the_cpu|D_iw[23]                                                                                                                                                                                                                                                                                                   ;                            ;
; 3:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; |Quad|NiosII:inst|cpu:the_cpu|A_inst_result[8]                                                                                                                                                                                                                                                                                           ;                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; |Quad|NiosII:inst|cpu:the_cpu|A_inst_result[3]                                                                                                                                                                                                                                                                                           ;                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; |Quad|SENSORS:inst1|GPIO_Adapter:GPIO_AceleX|P_O[10]                                                                                                                                                                                                                                                                                     ;                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; |Quad|SENSORS:inst1|GPIO_Adapter:GPIO_AceleY|P_O[6]                                                                                                                                                                                                                                                                                      ;                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; |Quad|SENSORS:inst1|GPIO_Adapter:GPIO_AceleZ|P_O[13]                                                                                                                                                                                                                                                                                     ;                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; |Quad|SENSORS:inst1|GPIO_Adapter:GPIO_GyrosX|P_O[13]                                                                                                                                                                                                                                                                                     ;                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; |Quad|SENSORS:inst1|GPIO_Adapter:GPIO_GyrosY|P_O[6]                                                                                                                                                                                                                                                                                      ;                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; |Quad|SENSORS:inst1|GPIO_Adapter:GPIO_GyrosZ|P_O[11]                                                                                                                                                                                                                                                                                     ;                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; |Quad|SENSORS:inst1|GPIO_Adapter:GPIO_MagneX|P_O[12]                                                                                                                                                                                                                                                                                     ;                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; |Quad|SENSORS:inst1|GPIO_Adapter:GPIO_MagneY|P_O[5]                                                                                                                                                                                                                                                                                      ;                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; |Quad|SENSORS:inst1|GPIO_Adapter:GPIO_MagneZ|P_O[15]                                                                                                                                                                                                                                                                                     ;                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; |Quad|SENSORS:inst1|GPIO_Adapter:GPIO_TempGyro|P_O[6]                                                                                                                                                                                                                                                                                    ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altbarrel_shift_fjg:lbarrel_shift|sbit_piper1d[17] ;                            ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; |Quad|NiosII:inst|uart_gps:the_uart_gps|uart_gps_rx:the_uart_gps_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]                                                                                                                                                                                                               ;                            ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; |Quad|NiosII:inst|uart_xbee:the_uart_xbee|uart_xbee_rx:the_uart_xbee_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]                                                                                                                                                                                                           ;                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |Quad|NiosII:inst|cpu:the_cpu|ic_fill_ap_cnt[2]                                                                                                                                                                                                                                                                                          ;                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; |Quad|NiosII:inst|cpu:the_cpu|ic_fill_ap_offset[1]                                                                                                                                                                                                                                                                                       ;                            ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; |Quad|SENSORS:inst1|I2C_CORE:I2C|CORE_I2C:U2|NB[0]                                                                                                                                                                                                                                                                                       ;                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; |Quad|NiosII:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entries[1]                                                                                                                                                                                                                                       ;                            ;
; 8:1                ; 5 bits    ; 25 LEs        ; 10 LEs               ; 15 LEs                 ; |Quad|NiosII:inst|epcs_flash_controller:the_epcs_flash_controller|epcs_flash_controller_sub:the_epcs_flash_controller_sub|data_to_cpu[12]                                                                                                                                                                                                ;                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; |Quad|NiosII:inst|epcs_flash_controller:the_epcs_flash_controller|epcs_flash_controller_sub:the_epcs_flash_controller_sub|data_to_cpu[9]                                                                                                                                                                                                 ;                            ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; |Quad|NiosII:inst|epcs_flash_controller:the_epcs_flash_controller|epcs_flash_controller_sub:the_epcs_flash_controller_sub|data_to_cpu[1]                                                                                                                                                                                                 ;                            ;
; 8:1                ; 4 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; |Quad|NiosII:inst|epcs_flash_controller:the_epcs_flash_controller|epcs_flash_controller_sub:the_epcs_flash_controller_sub|data_to_cpu[6]                                                                                                                                                                                                 ;                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; |Quad|NiosII:inst|epcs_flash_controller:the_epcs_flash_controller|epcs_flash_controller_sub:the_epcs_flash_controller_sub|shift_reg[1]                                                                                                                                                                                                   ;                            ;
; 8:1                ; 3 bits    ; 15 LEs        ; 3 LEs                ; 12 LEs                 ; |Quad|NiosII:inst|sdram:the_sdram|i_refs[2]                                                                                                                                                                                                                                                                                              ;                            ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; |Quad|NiosII:inst|cpu:the_cpu|internal_d_writedata[27]                                                                                                                                                                                                                                                                                   ;                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; |Quad|NiosII:inst|cpu:the_cpu|A_dc_wr_data_cnt[2]                                                                                                                                                                                                                                                                                        ;                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; |Quad|NiosII:inst|cpu:the_cpu|A_dc_rd_data_cnt[2]                                                                                                                                                                                                                                                                                        ;                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; |Quad|NiosII:inst|cpu:the_cpu|A_dc_rd_addr_cnt[3]                                                                                                                                                                                                                                                                                        ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |Quad|NiosII:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                      ;                            ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; |Quad|NiosII:inst|cpu:the_cpu|ic_tag_wraddress[2]                                                                                                                                                                                                                                                                                        ;                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; |Quad|NiosII:inst|uart_gps:the_uart_gps|uart_gps_tx:the_uart_gps_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7]                                                                                                                                                                                                       ;                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; |Quad|NiosII:inst|cpu:the_cpu|A_slow_inst_result[17]                                                                                                                                                                                                                                                                                     ;                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; |Quad|NiosII:inst|cpu:the_cpu|A_slow_inst_result[13]                                                                                                                                                                                                                                                                                     ;                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; |Quad|NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|internal_MonDReg[13]                                                                                                                                                                                                                 ;                            ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; |Quad|NiosII:inst|cpu:the_cpu|E_src2[25]                                                                                                                                                                                                                                                                                                 ;                            ;
; 8:1                ; 5 bits    ; 25 LEs        ; 10 LEs               ; 15 LEs                 ; |Quad|NiosII:inst|cpu:the_cpu|E_control_reg_rddata[2]                                                                                                                                                                                                                                                                                    ;                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; |Quad|NiosII:inst|uart_xbee:the_uart_xbee|uart_xbee_tx:the_uart_xbee_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1]                                                                                                                                                                                                   ;                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; |Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altbarrel_shift_fjg:lbarrel_shift|sbit_piper1d[18] ;                            ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; |Quad|SENSORS:inst1|SBAController:MasterController|step[1]                                                                                                                                                                                                                                                                               ;                            ;
; 5:1                ; 6 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; |Quad|uart:inst11|fifo:fifo_tx_unit|r_ptr_reg[1]                                                                                                                                                                                                                                                                                         ;                            ;
; 5:1                ; 6 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; |Quad|uart:inst11|fifo:fifo_tx_unit|w_ptr_reg[4]                                                                                                                                                                                                                                                                                         ;                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; |Quad|NiosII:inst|cpu:the_cpu|M_st_data[29]                                                                                                                                                                                                                                                                                              ;                            ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; |Quad|NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|internal_MonDReg[9]                                                                                                                                                                                                                  ;                            ;
; 4:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; |Quad|SENSORS:inst1|SBAController:MasterController|\Main:Dlytmp[13]                                                                                                                                                                                                                                                                      ;                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; |Quad|NiosII:inst|out_test:the_out_test|data_out[3]                                                                                                                                                                                                                                                                                      ;                            ;
; 6:1                ; 6 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; |Quad|NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|internal_sr[9]                                                                                                                                     ;                            ;
; 6:1                ; 18 bits   ; 72 LEs        ; 36 LEs               ; 36 LEs                 ; |Quad|NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|internal_sr[25]                                                                                                                                    ;                            ;
; 6:1                ; 7 bits    ; 28 LEs        ; 21 LEs               ; 7 LEs                  ; |Quad|NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|internal_sr[8]                                                                                                                                     ;                            ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; |Quad|NiosII:inst|cpu:the_cpu|d_address_offset_field[0]                                                                                                                                                                                                                                                                                  ;                            ;
; 5:1                ; 31 bits   ; 93 LEs        ; 31 LEs               ; 62 LEs                 ; |Quad|NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|pending_excaddr[24]                                                                                                                                                                                                          ;                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; |Quad|NiosII:inst|cpu:the_cpu|A_slow_inst_result[0]                                                                                                                                                                                                                                                                                      ;                            ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; |Quad|NiosII:inst|cpu:the_cpu|E_src1[20]                                                                                                                                                                                                                                                                                                 ;                            ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; |Quad|NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonAReg[10]                                                                                                                                                                                                                          ;                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; |Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altbarrel_shift_fjg:lbarrel_shift|sbit_piper1d[23] ;                            ;
; 9:1                ; 3 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; |Quad|NiosII:inst|sdram:the_sdram|i_count[0]                                                                                                                                                                                                                                                                                             ;                            ;
; 10:1               ; 3 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; |Quad|NiosII:inst|sdram:the_sdram|i_state[2]                                                                                                                                                                                                                                                                                             ;                            ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; |Quad|NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|break_readreg[31]                                                                                                                                                                                                              ;                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; |Quad|NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[35]                                                                                                                                                                                                                      ;                            ;
; 6:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; |Quad|NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|internal_MonDReg[26]                                                                                                                                                                                                                 ;                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; |Quad|NiosII:inst|cpu:the_cpu|M_mem_byte_en[3]                                                                                                                                                                                                                                                                                           ;                            ;
; 6:1                ; 14 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; |Quad|NiosII:inst|cpu:the_cpu|F_pc[12]                                                                                                                                                                                                                                                                                                   ;                            ;
; 6:1                ; 22 bits   ; 88 LEs        ; 88 LEs               ; 0 LEs                  ; |Quad|NiosII:inst|cpu:the_cpu|M_pipe_flush_waddr[7]                                                                                                                                                                                                                                                                                      ;                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; |Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altbarrel_shift_fjg:lbarrel_shift|sbit_piper1d[25] ;                            ;
; 7:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; |Quad|uart:inst11|uart_tx:uart_tx_unit|n_reg[2]                                                                                                                                                                                                                                                                                          ;                            ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; |Quad|NiosII:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                      ;                            ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; |Quad|NiosII:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                      ;                            ;
; 8:1                ; 5 bits    ; 25 LEs        ; 10 LEs               ; 15 LEs                 ; |Quad|NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[29]                                                                                                                                                                                                                      ;                            ;
; 8:1                ; 25 bits   ; 125 LEs       ; 75 LEs               ; 50 LEs                 ; |Quad|NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[6]                                                                                                                                                                                                                       ;                            ;
; 8:1                ; 4 bits    ; 20 LEs        ; 4 LEs                ; 16 LEs                 ; |Quad|NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|internal_dct_count[2]                                                                                                                                                                                                        ;                            ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; |Quad|NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|internal_MonDReg[0]                                                                                                                                                                                                                  ;                            ;
; 129:1              ; 16 bits   ; 1376 LEs      ; 416 LEs              ; 960 LEs                ; |Quad|SENSORS:inst1|SBAController:MasterController|DAT_O[6]                                                                                                                                                                                                                                                                              ;                            ;
; 8:1                ; 4 bits    ; 20 LEs        ; 4 LEs                ; 16 LEs                 ; |Quad|NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|sync_timer[5]                                                                                                                                                                                                                ;                            ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; |Quad|NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|sync_timer[4]                                                                                                                                                                                                                ;                            ;
; 9:1                ; 26 bits   ; 156 LEs       ; 52 LEs               ; 104 LEs                ; |Quad|NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|break_readreg[11]                                                                                                                                                                                                              ;                            ;
; 6:1                ; 30 bits   ; 120 LEs       ; 30 LEs               ; 90 LEs                 ; |Quad|NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|internal_dct_buffer[11]                                                                                                                                                                                                      ;                            ;
; 8:1                ; 4 bits    ; 20 LEs        ; 4 LEs                ; 16 LEs                 ; |Quad|uart:inst11|uart_tx:uart_tx_unit|s_reg[2]                                                                                                                                                                                                                                                                                          ;                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 2 LEs                ; 8 LEs                  ; |Quad|SENSORS:inst1|I2C_CORE:I2C|ControllerI2C:U1|RxSta                                                                                                                                                                                                                                                                                  ;                            ;
; 130:1              ; 6 bits    ; 516 LEs       ; 144 LEs              ; 372 LEs                ; |Quad|SENSORS:inst1|SBAController:MasterController|adr[5]                                                                                                                                                                                                                                                                                ;                            ;
; 258:1              ; 4 bits    ; 688 LEs       ; 4 LEs                ; 684 LEs                ; |Quad|NiosII:inst|sdram:the_sdram|m_bank[0]                                                                                                                                                                                                                                                                                              ;                            ;
; 69:1               ; 7 bits    ; 322 LEs       ; 301 LEs              ; 21 LEs                 ; |Quad|uart:inst11|uart_tx:uart_tx_unit|b_reg[0]                                                                                                                                                                                                                                                                                          ;                            ;
; 260:1              ; 4 bits    ; 692 LEs       ; 8 LEs                ; 684 LEs                ; |Quad|NiosII:inst|sdram:the_sdram|m_addr[12]                                                                                                                                                                                                                                                                                             ;                            ;
; 261:1              ; 2 bits    ; 348 LEs       ; 4 LEs                ; 344 LEs                ; |Quad|NiosII:inst|sdram:the_sdram|m_addr[4]                                                                                                                                                                                                                                                                                              ;                            ;
; 261:1              ; 7 bits    ; 1218 LEs      ; 21 LEs               ; 1197 LEs               ; |Quad|NiosII:inst|sdram:the_sdram|m_addr[8]                                                                                                                                                                                                                                                                                              ;                            ;
; 517:1              ; 2 bits    ; 688 LEs       ; 26 LEs               ; 662 LEs                ; |Quad|NiosII:inst|sdram:the_sdram|m_state[8]                                                                                                                                                                                                                                                                                             ;                            ;
; 519:1              ; 9 bits    ; 3114 LEs      ; 0 LEs                ; 3114 LEs               ; |Quad|NiosII:inst|sdram:the_sdram|active_addr[2]                                                                                                                                                                                                                                                                                         ;                            ;
; 518:1              ; 2 bits    ; 690 LEs       ; 54 LEs               ; 636 LEs                ; |Quad|NiosII:inst|sdram:the_sdram|m_state[2]                                                                                                                                                                                                                                                                                             ;                            ;
; 520:1              ; 2 bits    ; 692 LEs       ; 8 LEs                ; 684 LEs                ; |Quad|NiosII:inst|sdram:the_sdram|m_count[1]                                                                                                                                                                                                                                                                                             ;                            ;
; 266:1              ; 34 bits   ; 6018 LEs      ; 0 LEs                ; 6018 LEs               ; |Quad|NiosII:inst|sdram:the_sdram|active_addr[19]                                                                                                                                                                                                                                                                                        ;                            ;
; 521:1              ; 2 bits    ; 694 LEs       ; 12 LEs               ; 682 LEs                ; |Quad|NiosII:inst|sdram:the_sdram|m_state[4]                                                                                                                                                                                                                                                                                             ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; |Quad|SENSORS:inst1|I2C_CORE:I2C|CORE_I2C:U2|nSCK[1]                                                                                                                                                                                                                                                                                     ;                            ;
; 8:1                ; 4 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; |Quad|NiosII:inst|sdram:the_sdram|i_cmd[3]                                                                                                                                                                                                                                                                                               ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |Quad|NiosII:inst|cpu:the_cpu|ic_tag_wraddress[6]                                                                                                                                                                                                                                                                                        ;                            ;
; 4:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; |Quad|SENSORS:inst1|I2C_CORE:I2C|CORE_I2C:U2|Tramainit[1]                                                                                                                                                                                                                                                                                ;                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; |Quad|SENSORS:inst1|I2C_CORE:I2C|CORE_I2C:U2|Tramainit[25]                                                                                                                                                                                                                                                                               ;                            ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; |Quad|SENSORS:inst1|I2C_CORE:I2C|CORE_I2C:U2|Tramainit[19]                                                                                                                                                                                                                                                                               ;                            ;
; 6:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; |Quad|NiosII:inst|cpu:the_cpu|M_pipe_flush_waddr[9]                                                                                                                                                                                                                                                                                      ;                            ;
; 6:1                ; 7 bits    ; 28 LEs        ; 21 LEs               ; 7 LEs                  ; |Quad|SENSORS:inst1|I2C_CORE:I2C|CORE_I2C:U2|Tramainit[29]                                                                                                                                                                                                                                                                               ;                            ;
; 259:1              ; 16 bits   ; 2752 LEs      ; 32 LEs               ; 2720 LEs               ; |Quad|NiosII:inst|sdram:the_sdram|m_data[1]                                                                                                                                                                                                                                                                                              ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; |Quad|NiosII:inst|epcs_flash_controller_epcs_control_port_arbitrator:the_epcs_flash_controller_epcs_control_port|epcs_flash_controller_epcs_control_port_arb_share_counter_next_value[1]                                                                                                                                                 ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; |Quad|NiosII:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_arb_share_counter_next_value[1]                                                                                                                                                                                                       ;                            ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; |Quad|NiosII:inst|cpu:the_cpu|E_logic_result[18]                                                                                                                                                                                                                                                                                         ;                            ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; |Quad|NiosII:inst|cpu:the_cpu|F_iw[13]                                                                                                                                                                                                                                                                                                   ;                            ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; |Quad|NiosII:inst|cpu:the_cpu|dc_data_rd_port_addr[4]                                                                                                                                                                                                                                                                                    ;                            ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; |Quad|NiosII:inst|cpu:the_cpu|dc_data_wr_port_addr[9]                                                                                                                                                                                                                                                                                    ;                            ;
; 3:1                ; 35 bits   ; 70 LEs        ; 70 LEs               ; 0 LEs                  ; |Quad|NiosII:inst|cpu:the_cpu|dc_data_wr_port_data[15]                                                                                                                                                                                                                                                                                   ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altbarrel_shift_44e:rbarrel_shift|result[9]        ;                            ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; |Quad|SENSORS:inst1|I2C_CORE:I2C|CORE_I2C:U2|Selector31                                                                                                                                                                                                                                                                                  ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |Quad|NiosII:inst|sdram:the_sdram|module_input1[17]                                                                                                                                                                                                                                                                                      ;                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |Quad|NiosII:inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_NiosII_clock_0_out_to_sdram_s1_module:rdv_fifo_for_NiosII_clock_0_out_to_sdram_s1|A_WE_StdLogicVector                                                                                                                                                                    ;                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |Quad|NiosII:inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_NiosII_clock_1_out_to_sdram_s1_module:rdv_fifo_for_NiosII_clock_1_out_to_sdram_s1|A_WE_StdLogicVector                                                                                                                                                                    ;                            ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; |Quad|NiosII:inst|cpu:the_cpu|D_dst_regnum[3]                                                                                                                                                                                                                                                                                            ;                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; |Quad|NiosII:inst|cpu:the_cpu|dc_data_wr_port_byte_en[1]                                                                                                                                                                                                                                                                                 ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |Quad|NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|readdata[5]                                                                                                                                                                                                                                                                ;                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; |Quad|NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|readdata[3]                                                                                                                                                                                                                                                                ;                            ;
; 4:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; |Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_add_sub_res_mag_w2[25]                                                   ;                            ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; |Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altbarrel_shift_44e:rbarrel_shift|result[4]        ;                            ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; |Quad|NiosII:inst|cpu:the_cpu|A_wr_data_unfiltered[23]                                                                                                                                                                                                                                                                                   ;                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; |Quad|NiosII:inst|cpu:the_cpu|A_wr_data_unfiltered[8]                                                                                                                                                                                                                                                                                    ;                            ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; |Quad|NiosII:inst|cpu:the_cpu|D_src2_reg[18]                                                                                                                                                                                                                                                                                             ;                            ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; |Quad|NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altbarrel_shift_44e:rbarrel_shift|result[2]        ;                            ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; |Quad|NiosII:inst|cpu:the_cpu|A_wr_data_unfiltered[5]                                                                                                                                                                                                                                                                                    ;                            ;
; 6:1                ; 11 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; |Quad|NiosII:inst|cpu:the_cpu|A_WE_StdLogicVector                                                                                                                                                                                                                                                                                        ;                            ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; |Quad|SENSORS:inst1|I2C_CORE:I2C|CORE_I2C:U2|Selector22                                                                                                                                                                                                                                                                                  ;                            ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |Quad|SENSORS:inst1|I2C_CORE:I2C|CORE_I2C:U2|Selector21                                                                                                                                                                                                                                                                                  ;                            ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; |Quad|SENSORS:inst1|I2C_CORE:I2C|ControllerI2C:U1|Selector1                                                                                                                                                                                                                                                                              ;                            ;
; 130:1              ; 7 bits    ; 602 LEs       ; 105 LEs              ; 497 LEs                ; |Quad|SENSORS:inst1|SBAController:MasterController|Mux3                                                                                                                                                                                                                                                                                  ;                            ;
; 9:1                ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; |Quad|uart:inst11|uart_tx:uart_tx_unit|Selector4                                                                                                                                                                                                                                                                                         ;                            ;
; 12:1               ; 2 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; |Quad|uart:inst11|uart_tx:uart_tx_unit|Selector1                                                                                                                                                                                                                                                                                         ;                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+


+----------------------------------------------------------------------+
; Source assignments for NiosII:inst|NiosII_clock_0:the_NiosII_clock_0 ;
+-------------------+-------+------+-----------------------------------+
; Assignment        ; Value ; From ; To                                ;
+-------------------+-------+------+-----------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; master_address[24]                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[23]                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[22]                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[21]                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[20]                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[19]                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[18]                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[17]                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[16]                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[15]                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[14]                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[13]                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[12]                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[11]                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[10]                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[9]                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[8]                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[7]                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[6]                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[5]                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[4]                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[3]                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[2]                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[1]                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[0]                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[1]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[0]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[23]          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[22]          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[21]          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[20]          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[19]          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[18]          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[17]          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[16]          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[15]          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[14]          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[13]          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[12]          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[11]          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[10]          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[9]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[8]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[7]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[6]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[5]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[4]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[3]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[2]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[1]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[0]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[15]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[14]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[13]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[12]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[11]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[10]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[9]               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[8]               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[7]               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[6]               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[5]               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[4]               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[3]               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[2]               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[1]               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[0]               ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[15]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[14]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[13]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[12]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[11]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[10]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[9]             ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[8]             ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[7]             ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[6]             ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[5]             ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[4]             ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[3]             ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[2]             ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[1]             ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[0]             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[15]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[14]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[13]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[12]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[11]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[10]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[9]~reg0          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[8]~reg0          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[7]~reg0          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[6]~reg0          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[5]~reg0          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[4]~reg0          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[3]~reg0          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[2]~reg0          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[1]~reg0          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[0]~reg0          ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[24]              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[23]              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[22]              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[21]              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[20]              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[19]              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[18]              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[17]              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[16]              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[15]              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[14]              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[13]              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[12]              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[11]              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[10]              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[9]               ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[8]               ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[7]               ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[6]               ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[5]               ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[4]               ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[3]               ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[2]               ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[1]               ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[0]               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[24]~reg0           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[23]~reg0           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[22]~reg0           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[21]~reg0           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[20]~reg0           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[19]~reg0           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[18]~reg0           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[17]~reg0           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[16]~reg0           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[15]~reg0           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[14]~reg0           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[13]~reg0           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[12]~reg0           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[11]~reg0           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[10]~reg0           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[9]~reg0            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[8]~reg0            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[7]~reg0            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[6]~reg0            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[5]~reg0            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[4]~reg0            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[3]~reg0            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[2]~reg0            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[1]~reg0            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[0]~reg0            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[23]        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[22]        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[21]        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[20]        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[19]        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[18]        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[17]        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[16]        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[15]        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[14]        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[13]        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[12]        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[11]        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[10]        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[9]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[8]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[7]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[6]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[5]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[4]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[3]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[2]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[1]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[0]         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[23]~reg0     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[22]~reg0     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[21]~reg0     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[20]~reg0     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[19]~reg0     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[18]~reg0     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[17]~reg0     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[16]~reg0     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[15]~reg0     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[14]~reg0     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[13]~reg0     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[12]~reg0     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[11]~reg0     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[10]~reg0     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[9]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[8]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[7]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[6]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[5]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[4]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[3]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[2]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[1]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[0]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[1]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[0]            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[1]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[0]~reg0         ;
+-------------------+-------+------+-----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NiosII:inst|NiosII_clock_0:the_NiosII_clock_0|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                         ;
+-----------------------------+------------------------+------+------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                     ;
+-----------------------------+------------------------+------+------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NiosII:inst|NiosII_clock_0:the_NiosII_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                          ;
+-----------------------------+------------------------+------+-------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NiosII:inst|NiosII_clock_0:the_NiosII_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                          ;
+-----------------------------+------------------------+------+-------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NiosII:inst|NiosII_clock_0:the_NiosII_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                          ;
+-----------------------------+------------------------+------+-------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for NiosII:inst|NiosII_clock_0:the_NiosII_clock_0|NiosII_clock_0_bit_pipe:endofpacket_bit_pipe ;
+-------------------+-------+------+--------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                             ;
+-------------------+-------+------+--------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                  ;
+-------------------+-------+------+--------------------------------------------------------------------------------+


+----------------------------------------------------------------------+
; Source assignments for NiosII:inst|NiosII_clock_1:the_NiosII_clock_1 ;
+-------------------+-------+------+-----------------------------------+
; Assignment        ; Value ; From ; To                                ;
+-------------------+-------+------+-----------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; master_address[24]                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[23]                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[22]                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[21]                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[20]                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[19]                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[18]                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[17]                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[16]                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[15]                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[14]                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[13]                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[12]                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[11]                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[10]                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[9]                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[8]                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[7]                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[6]                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[5]                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[4]                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[3]                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[2]                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[1]                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[0]                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[1]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[0]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[23]          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[22]          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[21]          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[20]          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[19]          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[18]          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[17]          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[16]          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[15]          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[14]          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[13]          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[12]          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[11]          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[10]          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[9]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[8]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[7]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[6]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[5]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[4]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[3]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[2]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[1]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[0]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[15]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[14]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[13]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[12]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[11]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[10]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[9]               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[8]               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[7]               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[6]               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[5]               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[4]               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[3]               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[2]               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[1]               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[0]               ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[15]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[14]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[13]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[12]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[11]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[10]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[9]             ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[8]             ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[7]             ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[6]             ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[5]             ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[4]             ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[3]             ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[2]             ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[1]             ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[0]             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[15]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[14]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[13]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[12]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[11]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[10]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[9]~reg0          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[8]~reg0          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[7]~reg0          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[6]~reg0          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[5]~reg0          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[4]~reg0          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[3]~reg0          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[2]~reg0          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[1]~reg0          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[0]~reg0          ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[24]              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[23]              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[22]              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[21]              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[20]              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[19]              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[18]              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[17]              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[16]              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[15]              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[14]              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[13]              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[12]              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[11]              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[10]              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[9]               ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[8]               ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[7]               ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[6]               ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[5]               ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[4]               ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[3]               ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[2]               ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[1]               ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[0]               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[24]~reg0           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[23]~reg0           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[22]~reg0           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[21]~reg0           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[20]~reg0           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[19]~reg0           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[18]~reg0           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[17]~reg0           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[16]~reg0           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[15]~reg0           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[14]~reg0           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[13]~reg0           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[12]~reg0           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[11]~reg0           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[10]~reg0           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[9]~reg0            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[8]~reg0            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[7]~reg0            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[6]~reg0            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[5]~reg0            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[4]~reg0            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[3]~reg0            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[2]~reg0            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[1]~reg0            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[0]~reg0            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[23]        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[22]        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[21]        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[20]        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[19]        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[18]        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[17]        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[16]        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[15]        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[14]        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[13]        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[12]        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[11]        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[10]        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[9]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[8]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[7]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[6]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[5]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[4]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[3]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[2]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[1]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[0]         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[23]~reg0     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[22]~reg0     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[21]~reg0     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[20]~reg0     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[19]~reg0     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[18]~reg0     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[17]~reg0     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[16]~reg0     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[15]~reg0     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[14]~reg0     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[13]~reg0     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[12]~reg0     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[11]~reg0     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[10]~reg0     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[9]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[8]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[7]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[6]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[5]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[4]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[3]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[2]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[1]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[0]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[1]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[0]            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[1]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[0]~reg0         ;
+-------------------+-------+------+-----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NiosII:inst|NiosII_clock_1:the_NiosII_clock_1|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                         ;
+-----------------------------+------------------------+------+------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                     ;
+-----------------------------+------------------------+------+------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NiosII:inst|NiosII_clock_1:the_NiosII_clock_1|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                          ;
+-----------------------------+------------------------+------+-------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NiosII:inst|NiosII_clock_1:the_NiosII_clock_1|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                          ;
+-----------------------------+------------------------+------+-------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NiosII:inst|NiosII_clock_1:the_NiosII_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                          ;
+-----------------------------+------------------------+------+-------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for NiosII:inst|NiosII_clock_1:the_NiosII_clock_1|NiosII_clock_1_bit_pipe:endofpacket_bit_pipe ;
+-------------------+-------+------+--------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                             ;
+-------------------+-------+------+--------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                  ;
+-------------------+-------+------+--------------------------------------------------------------------------------+


+----------------------------------------------------------------------+
; Source assignments for NiosII:inst|NiosII_clock_2:the_NiosII_clock_2 ;
+-------------------+-------+------+-----------------------------------+
; Assignment        ; Value ; From ; To                                ;
+-------------------+-------+------+-----------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; master_address[3]                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[2]                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[1]                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[0]                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[3]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[2]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[1]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[0]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[1]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[0]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[31]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[30]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[29]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[28]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[27]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[26]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[25]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[24]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[23]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[22]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[21]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[20]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[19]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[18]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[17]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[16]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[15]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[14]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[13]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[12]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[11]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[10]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[9]               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[8]               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[7]               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[6]               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[5]               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[4]               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[3]               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[2]               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[1]               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[0]               ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[31]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[30]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[29]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[28]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[27]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[26]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[25]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[24]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[23]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[22]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[21]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[20]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[19]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[18]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[17]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[16]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[15]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[14]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[13]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[12]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[11]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[10]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[9]             ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[8]             ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[7]             ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[6]             ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[5]             ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[4]             ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[3]             ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[2]             ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[1]             ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[0]             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[31]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[30]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[29]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[28]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[27]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[26]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[25]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[24]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[23]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[22]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[21]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[20]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[19]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[18]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[17]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[16]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[15]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[14]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[13]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[12]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[11]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[10]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[9]~reg0          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[8]~reg0          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[7]~reg0          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[6]~reg0          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[5]~reg0          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[4]~reg0          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[3]~reg0          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[2]~reg0          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[1]~reg0          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[0]~reg0          ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[3]               ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[2]               ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[1]               ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[0]               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[3]~reg0            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[2]~reg0            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[1]~reg0            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[0]~reg0            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[1]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[0]         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[1]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[0]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[3]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[2]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[1]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[0]            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[3]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[2]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[1]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[0]~reg0         ;
+-------------------+-------+------+-----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NiosII:inst|NiosII_clock_2:the_NiosII_clock_2|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                         ;
+-----------------------------+------------------------+------+------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                     ;
+-----------------------------+------------------------+------+------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NiosII:inst|NiosII_clock_2:the_NiosII_clock_2|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                          ;
+-----------------------------+------------------------+------+-------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NiosII:inst|NiosII_clock_2:the_NiosII_clock_2|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                          ;
+-----------------------------+------------------------+------+-------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NiosII:inst|NiosII_clock_2:the_NiosII_clock_2|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                          ;
+-----------------------------+------------------------+------+-------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for NiosII:inst|NiosII_clock_2:the_NiosII_clock_2|NiosII_clock_2_bit_pipe:endofpacket_bit_pipe ;
+-------------------+-------+------+--------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                             ;
+-------------------+-------+------+--------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                  ;
+-------------------+-------+------+--------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NiosII:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NiosII:inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_o5g1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NiosII:inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram|altsyncram_bpf1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NiosII:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_b7f1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NiosII:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_c7f1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NiosII:inst|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_bhf1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NiosII:inst|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data|altsyncram:the_altsyncram|altsyncram_2jf1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NiosII:inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NiosII:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|dffpipe_93c:pre_result ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NiosII:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|dffpipe_93c:pre_result ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                           ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                        ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                              ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                              ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                                                                                                                          ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; LOW   ; -    ; dffe10                                                                                                                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe100                                                                                                                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe101                                                                                                                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe102                                                                                                                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe103                                                                                                                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe104                                                                                                                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe105                                                                                                                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe106                                                                                                                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe107                                                                                                                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe108                                                                                                                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe109                                                                                                                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe11                                                                                                                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe110                                                                                                                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe111                                                                                                                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe112                                                                                                                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe113                                                                                                                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe114                                                                                                                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe115                                                                                                                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe116                                                                                                                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe117                                                                                                                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe118                                                                                                                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe119                                                                                                                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe12                                                                                                                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe120                                                                                                                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe121                                                                                                                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe122                                                                                                                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe123                                                                                                                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe124                                                                                                                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe125                                                                                                                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe126                                                                                                                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe127                                                                                                                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe128                                                                                                                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe129                                                                                                                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe13                                                                                                                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe130                                                                                                                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe131                                                                                                                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe132                                                                                                                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe133                                                                                                                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe134                                                                                                                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe135                                                                                                                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe136                                                                                                                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe137                                                                                                                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe138                                                                                                                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe139                                                                                                                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe14                                                                                                                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe140                                                                                                                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe141                                                                                                                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe142                                                                                                                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe143                                                                                                                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe144                                                                                                                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe145                                                                                                                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe146                                                                                                                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe147                                                                                                                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe148                                                                                                                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe149                                                                                                                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe15                                                                                                                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe150                                                                                                                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe151                                                                                                                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe152                                                                                                                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe153                                                                                                                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe154                                                                                                                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe155                                                                                                                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe156                                                                                                                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe157                                                                                                                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe158                                                                                                                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe159                                                                                                                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe16                                                                                                                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe160                                                                                                                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe161                                                                                                                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe162                                                                                                                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe163                                                                                                                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe164                                                                                                                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe165                                                                                                                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe166                                                                                                                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe167                                                                                                                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe168                                                                                                                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe169                                                                                                                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe17                                                                                                                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe170                                                                                                                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe171                                                                                                                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe172                                                                                                                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe173                                                                                                                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe174                                                                                                                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe175                                                                                                                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe176                                                                                                                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe177                                                                                                                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe178                                                                                                                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe179                                                                                                                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe18                                                                                                                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe19                                                                                                                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe20                                                                                                                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe21                                                                                                                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe22                                                                                                                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe23                                                                                                                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe24                                                                                                                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe25                                                                                                                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe26                                                                                                                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe27                                                                                                                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe28                                                                                                                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe29                                                                                                                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe30                                                                                                                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe31                                                                                                                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe32                                                                                                                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe33                                                                                                                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe34                                                                                                                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe35                                                                                                                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe36                                                                                                                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe37                                                                                                                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe38                                                                                                                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe39                                                                                                                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe40                                                                                                                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe41                                                                                                                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe42                                                                                                                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe43                                                                                                                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe44                                                                                                                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe45                                                                                                                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe46                                                                                                                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe47                                                                                                                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe48                                                                                                                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe49                                                                                                                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe50                                                                                                                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe51                                                                                                                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe52                                                                                                                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe53                                                                                                                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe54                                                                                                                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe55                                                                                                                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe56                                                                                                                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe57                                                                                                                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe58                                                                                                                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe59                                                                                                                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe60                                                                                                                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe61                                                                                                                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe62                                                                                                                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe63                                                                                                                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe64                                                                                                                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe65                                                                                                                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe66                                                                                                                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe67                                                                                                                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe68                                                                                                                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe69                                                                                                                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe70                                                                                                                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe71                                                                                                                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe72                                                                                                                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe73                                                                                                                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe74                                                                                                                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe75                                                                                                                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe76                                                                                                                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe77                                                                                                                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe78                                                                                                                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe79                                                                                                                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe80                                                                                                                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe81                                                                                                                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe82                                                                                                                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe83                                                                                                                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe84                                                                                                                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe85                                                                                                                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe86                                                                                                                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe87                                                                                                                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe88                                                                                                                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe89                                                                                                                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe9                                                                                                                                                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe90                                                                                                                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe91                                                                                                                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe92                                                                                                                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe93                                                                                                                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe94                                                                                                                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe95                                                                                                                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe96                                                                                                                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe97                                                                                                                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe98                                                                                                                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe99                                                                                                                                                                                                                                                                                      ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NiosII:inst|epcs_flash_controller:the_epcs_flash_controller|altsyncram:the_boot_copier_rom|altsyncram_c551:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NiosII:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NiosII:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------+
; Source assignments for NiosII:inst|pll:the_pll ;
+----------------+-------+------+----------------+
; Assignment     ; Value ; From ; To             ;
+----------------+-------+------+----------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; pfdena_reg     ;
+----------------+-------+------+----------------+


+--------------------------------------------------------------------------------------------------+
; Source assignments for NiosII:inst|pll:the_pll|pll_stdsync_sv6:stdsync2|pll_dffpipe_l2c:dffpipe3 ;
+---------------------------------+-------+------+-------------------------------------------------+
; Assignment                      ; Value ; From ; To                                              ;
+---------------------------------+-------+------+-------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                               ;
+---------------------------------+-------+------+-------------------------------------------------+


+--------------------------------------------------------+
; Source assignments for NiosII:inst|sdram:the_sdram     ;
+----------------------+-------+------+------------------+
; Assignment           ; Value ; From ; To               ;
+----------------------+-------+------+------------------+
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[15]      ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[14]      ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[13]      ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[12]      ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[11]      ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[10]      ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[9]       ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[8]       ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[7]       ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[6]       ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[5]       ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[4]       ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[3]       ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[2]       ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[1]       ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[0]       ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_cmd[3]         ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_cmd[2]         ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_cmd[1]         ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_cmd[0]         ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_bank[1]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_bank[0]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_addr[12]       ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_addr[11]       ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_addr[10]       ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_addr[9]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_addr[8]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_addr[7]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_addr[6]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_addr[5]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_addr[4]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_addr[3]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_addr[2]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_addr[1]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_addr[0]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[15]       ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[14]       ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[13]       ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[12]       ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[11]       ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[10]       ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[9]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[8]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[7]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[6]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[5]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[4]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[3]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[2]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[1]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[0]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_dqm[1]         ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_dqm[0]         ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[15]~reg0 ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[14]~reg0 ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[13]~reg0 ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[12]~reg0 ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[11]~reg0 ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[10]~reg0 ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[9]~reg0  ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[8]~reg0  ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[7]~reg0  ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[6]~reg0  ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[5]~reg0  ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[4]~reg0  ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[3]~reg0  ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[2]~reg0  ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[1]~reg0  ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[0]~reg0  ;
+----------------------+-------+------+------------------+


+----------------------------------------------------------+
; Source assignments for NiosII:inst|uart_gps:the_uart_gps ;
+-----------------------------+-------+------+-------------+
; Assignment                  ; Value ; From ; To          ;
+-----------------------------+-------+------+-------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF   ; -    ; -           ;
+-----------------------------+-------+------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NiosII:inst|uart_gps:the_uart_gps|uart_gps_rx:the_uart_gps_rx|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------+


+------------------------------------------------------------+
; Source assignments for NiosII:inst|uart_xbee:the_uart_xbee ;
+-----------------------------+-------+------+---------------+
; Assignment                  ; Value ; From ; To            ;
+-----------------------------+-------+------+---------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF   ; -    ; -             ;
+-----------------------------+-------+------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NiosII:inst|uart_xbee:the_uart_xbee|uart_xbee_rx:the_uart_xbee_rx|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                             ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                         ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for NiosII:inst|NiosII_reset_sys_clk_domain_synch_module:NiosII_reset_sys_clk_domain_synch ;
+-------------------+-------+------+----------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                         ;
+-------------------+-------+------+----------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                              ;
+-------------------+-------+------+----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for NiosII:inst|NiosII_reset_clk_50_domain_synch_module:NiosII_reset_clk_50_domain_synch ;
+-------------------+-------+------+--------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                       ;
+-------------------+-------+------+--------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                               ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                            ;
+-------------------+-------+------+--------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for NiosII:inst|NiosII_reset_sdram_clk_domain_synch_module:NiosII_reset_sdram_clk_domain_synch ;
+-------------------+-------+------+--------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                             ;
+-------------------+-------+------+--------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                  ;
+-------------------+-------+------+--------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SENSORS:inst1|I2C_CORE:I2C|ControllerI2C:U1|altsyncram:RAM_rtl_0|altsyncram_psd1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SENSORS:inst1|I2C_CORE:I2C|ControllerI2C:U1|altsyncram:RAM_rtl_1|altsyncram_psd1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosII:inst|NiosII_clock_0:the_NiosII_clock_0|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosII:inst|NiosII_clock_0:the_NiosII_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosII:inst|NiosII_clock_0:the_NiosII_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosII:inst|NiosII_clock_0:the_NiosII_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosII:inst|NiosII_clock_1:the_NiosII_clock_1|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosII:inst|NiosII_clock_1:the_NiosII_clock_1|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosII:inst|NiosII_clock_1:the_NiosII_clock_1|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosII:inst|NiosII_clock_1:the_NiosII_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosII:inst|NiosII_clock_2:the_NiosII_clock_2|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosII:inst|NiosII_clock_2:the_NiosII_clock_2|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosII:inst|NiosII_clock_2:the_NiosII_clock_2|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosII:inst|NiosII_clock_2:the_NiosII_clock_2|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosII:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; lpm_file       ;       ; String                                                                     ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosII:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                              ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                           ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                    ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                                                    ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                    ;
; WIDTHAD_B                          ; 11                   ; Signed Integer                                                    ;
; NUMWORDS_B                         ; 2048                 ; Signed Integer                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                           ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                           ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                           ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                           ;
; CBXI_PARAMETER                     ; altsyncram_sjd1      ; Untyped                                                           ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosII:inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag ;
+----------------+--------------------+-------------------------------------------------------------+
; Parameter Name ; Value              ; Type                                                        ;
+----------------+--------------------+-------------------------------------------------------------+
; lpm_file       ; cpu_ic_tag_ram.mif ; String                                                      ;
+----------------+--------------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosII:inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                            ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                         ;
; WIDTH_A                            ; 22                   ; Signed Integer                                                  ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                  ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; WIDTH_B                            ; 22                   ; Signed Integer                                                  ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                  ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                         ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                         ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                         ;
; INIT_FILE                          ; cpu_ic_tag_ram.mif   ; Untyped                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                         ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                         ;
; CBXI_PARAMETER                     ; altsyncram_o5g1      ; Untyped                                                         ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosII:inst|cpu:the_cpu|cpu_bht_module:cpu_bht ;
+----------------+-----------------+----------------------------------------------------------+
; Parameter Name ; Value           ; Type                                                     ;
+----------------+-----------------+----------------------------------------------------------+
; lpm_file       ; cpu_bht_ram.mif ; String                                                   ;
+----------------+-----------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosII:inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-----------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                      ;
+------------------------------------+----------------------+-----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                   ;
; WIDTH_A                            ; 2                    ; Signed Integer                                            ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                            ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                   ;
; WIDTH_B                            ; 2                    ; Signed Integer                                            ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                            ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                   ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                   ;
; INIT_FILE                          ; cpu_bht_ram.mif      ; Untyped                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                   ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                   ;
; CBXI_PARAMETER                     ; altsyncram_bpf1      ; Untyped                                                   ;
+------------------------------------+----------------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosII:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a ;
+----------------+------------------+---------------------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                                            ;
+----------------+------------------+---------------------------------------------------------------------------------+
; lpm_file       ; cpu_rf_ram_a.mif ; String                                                                          ;
+----------------+------------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosII:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                              ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                           ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                    ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                    ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                           ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                    ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                    ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                           ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                           ;
; INIT_FILE                          ; cpu_rf_ram_a.mif     ; Untyped                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                           ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_b7f1      ; Untyped                                                                           ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosII:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b ;
+----------------+------------------+---------------------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                                            ;
+----------------+------------------+---------------------------------------------------------------------------------+
; lpm_file       ; cpu_rf_ram_b.mif ; String                                                                          ;
+----------------+------------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosII:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                              ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                           ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                    ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                    ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                           ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                    ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                    ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                           ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                           ;
; INIT_FILE                          ; cpu_rf_ram_b.mif     ; Untyped                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                           ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_c7f1      ; Untyped                                                                           ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosII:inst|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag ;
+----------------+--------------------+-------------------------------------------------------------+
; Parameter Name ; Value              ; Type                                                        ;
+----------------+--------------------+-------------------------------------------------------------+
; lpm_file       ; cpu_dc_tag_ram.mif ; String                                                      ;
+----------------+--------------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosII:inst|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                            ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                         ;
; WIDTH_A                            ; 17                   ; Signed Integer                                                  ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                  ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; WIDTH_B                            ; 17                   ; Signed Integer                                                  ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                  ;
; NUMWORDS_B                         ; 128                  ; Signed Integer                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                         ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                         ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                         ;
; INIT_FILE                          ; cpu_dc_tag_ram.mif   ; Untyped                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                         ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                         ;
; CBXI_PARAMETER                     ; altsyncram_bhf1      ; Untyped                                                         ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosII:inst|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; lpm_file       ;       ; String                                                                     ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosII:inst|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                              ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                           ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                    ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                    ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                    ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                                    ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                           ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                           ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                           ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                           ;
; CBXI_PARAMETER                     ; altsyncram_2jf1      ; Untyped                                                           ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosII:inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; lpm_file       ;       ; String                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosII:inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                  ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                               ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                        ;
; WIDTHAD_A                          ; 3                    ; Signed Integer                                                        ;
; NUMWORDS_A                         ; 8                    ; Signed Integer                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                        ;
; WIDTHAD_B                          ; 3                    ; Signed Integer                                                        ;
; NUMWORDS_B                         ; 8                    ; Signed Integer                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                               ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                               ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                               ;
; CBXI_PARAMETER                     ; altsyncram_r3d1      ; Untyped                                                               ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosII:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1 ;
+---------------------------------------+-------------------+-----------------------------------------------------------------------------+
; Parameter Name                        ; Value             ; Type                                                                        ;
+---------------------------------------+-------------------+-----------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                     ; ON                ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS                  ; OFF               ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS                   ; ON                ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS                ; OFF               ; IGNORE_CASCADE                                                              ;
; ACCUM_DIRECTION                       ; ADD               ; Untyped                                                                     ;
; ACCUM_SLOAD_ACLR                      ; ACLR3             ; Untyped                                                                     ;
; ACCUM_SLOAD_PIPELINE_ACLR             ; ACLR3             ; Untyped                                                                     ;
; ACCUM_SLOAD_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                                                     ;
; ACCUM_SLOAD_REGISTER                  ; CLOCK0            ; Untyped                                                                     ;
; ACCUMULATOR                           ; NO                ; Untyped                                                                     ;
; ADDER1_ROUNDING                       ; NO                ; Untyped                                                                     ;
; ADDER3_ROUNDING                       ; NO                ; Untyped                                                                     ;
; ADDNSUB1_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                     ;
; ADDNSUB1_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                     ;
; ADDNSUB1_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                     ;
; ADDNSUB1_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                     ;
; ADDNSUB3_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                     ;
; ADDNSUB3_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                     ;
; ADDNSUB3_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                     ;
; ADDNSUB3_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                     ;
; ADDNSUB_MULTIPLIER_ACLR1              ; ACLR3             ; Untyped                                                                     ;
; ADDNSUB_MULTIPLIER_ACLR3              ; ACLR3             ; Untyped                                                                     ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR1     ; ACLR0             ; Untyped                                                                     ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR3     ; ACLR3             ; Untyped                                                                     ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 ; CLOCK0            ; Untyped                                                                     ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 ; CLOCK0            ; Untyped                                                                     ;
; ADDNSUB_MULTIPLIER_REGISTER1          ; UNREGISTERED      ; Untyped                                                                     ;
; ADDNSUB_MULTIPLIER_REGISTER3          ; CLOCK0            ; Untyped                                                                     ;
; CHAINOUT_ACLR                         ; ACLR3             ; Untyped                                                                     ;
; CHAINOUT_ADDER                        ; NO                ; Untyped                                                                     ;
; CHAINOUT_REGISTER                     ; CLOCK0            ; Untyped                                                                     ;
; CHAINOUT_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                     ;
; CHAINOUT_ROUND_OUTPUT_ACLR            ; ACLR3             ; Untyped                                                                     ;
; CHAINOUT_ROUND_OUTPUT_REGISTER        ; CLOCK0            ; Untyped                                                                     ;
; CHAINOUT_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                     ;
; CHAINOUT_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                     ;
; CHAINOUT_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                     ;
; CHAINOUT_ROUNDING                     ; NO                ; Untyped                                                                     ;
; CHAINOUT_SATURATE_ACLR                ; ACLR3             ; Untyped                                                                     ;
; CHAINOUT_SATURATE_OUTPUT_ACLR         ; ACLR3             ; Untyped                                                                     ;
; CHAINOUT_SATURATE_OUTPUT_REGISTER     ; CLOCK0            ; Untyped                                                                     ;
; CHAINOUT_SATURATE_PIPELINE_ACLR       ; ACLR3             ; Untyped                                                                     ;
; CHAINOUT_SATURATE_PIPELINE_REGISTER   ; CLOCK0            ; Untyped                                                                     ;
; CHAINOUT_SATURATE_REGISTER            ; CLOCK0            ; Untyped                                                                     ;
; CHAINOUT_SATURATION                   ; NO                ; Untyped                                                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY        ; YES               ; Untyped                                                                     ;
; DSP_BLOCK_BALANCING                   ; AUTO              ; Untyped                                                                     ;
; EXTRA_LATENCY                         ; 0                 ; Untyped                                                                     ;
; INPUT_ACLR_A0                         ; ACLR3             ; Untyped                                                                     ;
; INPUT_ACLR_A1                         ; ACLR3             ; Untyped                                                                     ;
; INPUT_ACLR_A2                         ; ACLR3             ; Untyped                                                                     ;
; INPUT_ACLR_A3                         ; ACLR3             ; Untyped                                                                     ;
; INPUT_ACLR_B0                         ; ACLR3             ; Untyped                                                                     ;
; INPUT_ACLR_B1                         ; ACLR3             ; Untyped                                                                     ;
; INPUT_ACLR_B2                         ; ACLR3             ; Untyped                                                                     ;
; INPUT_ACLR_B3                         ; ACLR3             ; Untyped                                                                     ;
; INPUT_REGISTER_A0                     ; UNREGISTERED      ; Untyped                                                                     ;
; INPUT_REGISTER_A1                     ; CLOCK0            ; Untyped                                                                     ;
; INPUT_REGISTER_A2                     ; CLOCK0            ; Untyped                                                                     ;
; INPUT_REGISTER_A3                     ; CLOCK0            ; Untyped                                                                     ;
; INPUT_REGISTER_B0                     ; UNREGISTERED      ; Untyped                                                                     ;
; INPUT_REGISTER_B1                     ; CLOCK0            ; Untyped                                                                     ;
; INPUT_REGISTER_B2                     ; CLOCK0            ; Untyped                                                                     ;
; INPUT_REGISTER_B3                     ; CLOCK0            ; Untyped                                                                     ;
; INPUT_SOURCE_A0                       ; DATAA             ; Untyped                                                                     ;
; INPUT_SOURCE_A1                       ; DATAA             ; Untyped                                                                     ;
; INPUT_SOURCE_A2                       ; DATAA             ; Untyped                                                                     ;
; INPUT_SOURCE_A3                       ; DATAA             ; Untyped                                                                     ;
; INPUT_SOURCE_B0                       ; DATAB             ; Untyped                                                                     ;
; INPUT_SOURCE_B1                       ; DATAB             ; Untyped                                                                     ;
; INPUT_SOURCE_B2                       ; DATAB             ; Untyped                                                                     ;
; INPUT_SOURCE_B3                       ; DATAB             ; Untyped                                                                     ;
; MULT01_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                     ;
; MULT01_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                     ;
; MULT01_SATURATION_ACLR                ; ACLR2             ; Untyped                                                                     ;
; MULT01_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                                                     ;
; MULT23_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                     ;
; MULT23_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                     ;
; MULT23_SATURATION_ACLR                ; ACLR3             ; Untyped                                                                     ;
; MULT23_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                                                     ;
; MULTIPLIER01_ROUNDING                 ; NO                ; Untyped                                                                     ;
; MULTIPLIER01_SATURATION               ; NO                ; Untyped                                                                     ;
; MULTIPLIER1_DIRECTION                 ; ADD               ; Untyped                                                                     ;
; MULTIPLIER23_ROUNDING                 ; NO                ; Untyped                                                                     ;
; MULTIPLIER23_SATURATION               ; NO                ; Untyped                                                                     ;
; MULTIPLIER3_DIRECTION                 ; ADD               ; Untyped                                                                     ;
; MULTIPLIER_ACLR0                      ; ACLR0             ; Untyped                                                                     ;
; MULTIPLIER_ACLR1                      ; ACLR3             ; Untyped                                                                     ;
; MULTIPLIER_ACLR2                      ; ACLR3             ; Untyped                                                                     ;
; MULTIPLIER_ACLR3                      ; ACLR3             ; Untyped                                                                     ;
; MULTIPLIER_REGISTER0                  ; CLOCK0            ; Untyped                                                                     ;
; MULTIPLIER_REGISTER1                  ; CLOCK0            ; Untyped                                                                     ;
; MULTIPLIER_REGISTER2                  ; CLOCK0            ; Untyped                                                                     ;
; MULTIPLIER_REGISTER3                  ; CLOCK0            ; Untyped                                                                     ;
; NUMBER_OF_MULTIPLIERS                 ; 1                 ; Signed Integer                                                              ;
; OUTPUT_ACLR                           ; ACLR3             ; Untyped                                                                     ;
; OUTPUT_REGISTER                       ; UNREGISTERED      ; Untyped                                                                     ;
; OUTPUT_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                     ;
; OUTPUT_ROUND_PIPELINE_ACLR            ; ACLR3             ; Untyped                                                                     ;
; OUTPUT_ROUND_PIPELINE_REGISTER        ; CLOCK0            ; Untyped                                                                     ;
; OUTPUT_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                     ;
; OUTPUT_ROUND_TYPE                     ; NEAREST_INTEGER   ; Untyped                                                                     ;
; OUTPUT_ROUNDING                       ; NO                ; Untyped                                                                     ;
; OUTPUT_SATURATE_ACLR                  ; ACLR3             ; Untyped                                                                     ;
; OUTPUT_SATURATE_PIPELINE_ACLR         ; ACLR3             ; Untyped                                                                     ;
; OUTPUT_SATURATE_PIPELINE_REGISTER     ; CLOCK0            ; Untyped                                                                     ;
; OUTPUT_SATURATE_REGISTER              ; CLOCK0            ; Untyped                                                                     ;
; OUTPUT_SATURATE_TYPE                  ; ASYMMETRIC        ; Untyped                                                                     ;
; OUTPUT_SATURATION                     ; NO                ; Untyped                                                                     ;
; port_addnsub1                         ; PORT_UNUSED       ; Untyped                                                                     ;
; port_addnsub3                         ; PORT_CONNECTIVITY ; Untyped                                                                     ;
; PORT_CHAINOUT_SAT_IS_OVERFLOW         ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_MULT0_IS_SATURATED               ; UNUSED            ; Untyped                                                                     ;
; PORT_MULT1_IS_SATURATED               ; UNUSED            ; Untyped                                                                     ;
; PORT_MULT2_IS_SATURATED               ; UNUSED            ; Untyped                                                                     ;
; PORT_MULT3_IS_SATURATED               ; UNUSED            ; Untyped                                                                     ;
; PORT_OUTPUT_IS_OVERFLOW               ; PORT_UNUSED       ; Untyped                                                                     ;
; port_signa                            ; PORT_UNUSED       ; Untyped                                                                     ;
; port_signb                            ; PORT_UNUSED       ; Untyped                                                                     ;
; REPRESENTATION_A                      ; UNSIGNED          ; Untyped                                                                     ;
; REPRESENTATION_B                      ; UNSIGNED          ; Untyped                                                                     ;
; ROTATE_ACLR                           ; ACLR3             ; Untyped                                                                     ;
; ROTATE_OUTPUT_ACLR                    ; ACLR3             ; Untyped                                                                     ;
; ROTATE_OUTPUT_REGISTER                ; CLOCK0            ; Untyped                                                                     ;
; ROTATE_PIPELINE_ACLR                  ; ACLR3             ; Untyped                                                                     ;
; ROTATE_PIPELINE_REGISTER              ; CLOCK0            ; Untyped                                                                     ;
; ROTATE_REGISTER                       ; CLOCK0            ; Untyped                                                                     ;
; WIDTH_MSB                             ; 17                ; Untyped                                                                     ;
; WIDTH_SATURATE_SIGN                   ; 1                 ; Untyped                                                                     ;
; SCANOUTA_ACLR                         ; ACLR3             ; Untyped                                                                     ;
; SCANOUTA_REGISTER                     ; UNREGISTERED      ; Untyped                                                                     ;
; SHIFT_MODE                            ; NO                ; Untyped                                                                     ;
; SHIFT_RIGHT_ACLR                      ; ACLR3             ; Untyped                                                                     ;
; SHIFT_RIGHT_OUTPUT_ACLR               ; ACLR3             ; Untyped                                                                     ;
; SHIFT_RIGHT_OUTPUT_REGISTER           ; CLOCK0            ; Untyped                                                                     ;
; SHIFT_RIGHT_PIPELINE_ACLR             ; ACLR3             ; Untyped                                                                     ;
; SHIFT_RIGHT_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                                                     ;
; SHIFT_RIGHT_REGISTER                  ; CLOCK0            ; Untyped                                                                     ;
; SIGNED_ACLR_A                         ; ACLR3             ; Untyped                                                                     ;
; SIGNED_ACLR_B                         ; ACLR3             ; Untyped                                                                     ;
; SIGNED_PIPELINE_ACLR_A                ; ACLR0             ; Untyped                                                                     ;
; SIGNED_PIPELINE_ACLR_B                ; ACLR0             ; Untyped                                                                     ;
; SIGNED_PIPELINE_REGISTER_A            ; CLOCK0            ; Untyped                                                                     ;
; SIGNED_PIPELINE_REGISTER_B            ; CLOCK0            ; Untyped                                                                     ;
; SIGNED_REGISTER_A                     ; UNREGISTERED      ; Untyped                                                                     ;
; SIGNED_REGISTER_B                     ; UNREGISTERED      ; Untyped                                                                     ;
; WIDTH_A                               ; 16                ; Signed Integer                                                              ;
; WIDTH_B                               ; 16                ; Signed Integer                                                              ;
; WIDTH_CHAININ                         ; 1                 ; Untyped                                                                     ;
; WIDTH_RESULT                          ; 32                ; Signed Integer                                                              ;
; ZERO_CHAINOUT_OUTPUT_ACLR             ; ACLR3             ; Untyped                                                                     ;
; ZERO_CHAINOUT_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                                                     ;
; ZERO_LOOPBACK_ACLR                    ; ACLR3             ; Untyped                                                                     ;
; ZERO_LOOPBACK_OUTPUT_ACLR             ; ACLR3             ; Untyped                                                                     ;
; ZERO_LOOPBACK_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                                                     ;
; ZERO_LOOPBACK_PIPELINE_ACLR           ; ACLR3             ; Untyped                                                                     ;
; ZERO_LOOPBACK_PIPELINE_REGISTER       ; CLOCK0            ; Untyped                                                                     ;
; ZERO_LOOPBACK_REGISTER                ; CLOCK0            ; Untyped                                                                     ;
; CBXI_PARAMETER                        ; mult_add_mgr2     ; Untyped                                                                     ;
; DEVICE_FAMILY                         ; Cyclone IV E      ; Untyped                                                                     ;
; WIDTH_C                               ; 22                ; Untyped                                                                     ;
; LOADCONST_VALUE                       ; 64                ; Untyped                                                                     ;
; PREADDER_MODE                         ; SIMPLE            ; Untyped                                                                     ;
; PREADDER_DIRECTION_0                  ; ADD               ; Untyped                                                                     ;
; PREADDER_DIRECTION_1                  ; ADD               ; Untyped                                                                     ;
; PREADDER_DIRECTION_2                  ; ADD               ; Untyped                                                                     ;
; PREADDER_DIRECTION_3                  ; ADD               ; Untyped                                                                     ;
; INPUT_REGISTER_C0                     ; CLOCK0            ; Untyped                                                                     ;
; INPUT_ACLR_C0                         ; ACLR0             ; Untyped                                                                     ;
; COEFSEL0_REGISTER                     ; CLOCK0            ; Untyped                                                                     ;
; COEFSEL1_REGISTER                     ; CLOCK0            ; Untyped                                                                     ;
; COEFSEL2_REGISTER                     ; CLOCK0            ; Untyped                                                                     ;
; COEFSEL3_REGISTER                     ; CLOCK0            ; Untyped                                                                     ;
; COEFSEL0_ACLR                         ; ACLR0             ; Untyped                                                                     ;
; COEFSEL1_ACLR                         ; ACLR0             ; Untyped                                                                     ;
; COEFSEL2_ACLR                         ; ACLR0             ; Untyped                                                                     ;
; COEFSEL3_ACLR                         ; ACLR0             ; Untyped                                                                     ;
; SYSTOLIC_DELAY1                       ; CLOCK0            ; Untyped                                                                     ;
; SYSTOLIC_DELAY3                       ; CLOCK0            ; Untyped                                                                     ;
; SYSTOLIC_ACLR1                        ; ACLR0             ; Untyped                                                                     ;
; SYSTOLIC_ACLR3                        ; ACLR0             ; Untyped                                                                     ;
; COEF0_0                               ; 0                 ; Untyped                                                                     ;
; COEF0_1                               ; 0                 ; Untyped                                                                     ;
; COEF0_2                               ; 0                 ; Untyped                                                                     ;
; COEF0_3                               ; 0                 ; Untyped                                                                     ;
; COEF0_4                               ; 0                 ; Untyped                                                                     ;
; COEF0_5                               ; 0                 ; Untyped                                                                     ;
; COEF0_6                               ; 0                 ; Untyped                                                                     ;
; COEF0_7                               ; 0                 ; Untyped                                                                     ;
; COEF1_0                               ; 0                 ; Untyped                                                                     ;
; COEF1_1                               ; 0                 ; Untyped                                                                     ;
; COEF1_2                               ; 0                 ; Untyped                                                                     ;
; COEF1_3                               ; 0                 ; Untyped                                                                     ;
; COEF1_4                               ; 0                 ; Untyped                                                                     ;
; COEF1_5                               ; 0                 ; Untyped                                                                     ;
; COEF1_6                               ; 0                 ; Untyped                                                                     ;
; COEF1_7                               ; 0                 ; Untyped                                                                     ;
; COEF2_0                               ; 0                 ; Untyped                                                                     ;
; COEF2_1                               ; 0                 ; Untyped                                                                     ;
; COEF2_2                               ; 0                 ; Untyped                                                                     ;
; COEF2_3                               ; 0                 ; Untyped                                                                     ;
; COEF2_4                               ; 0                 ; Untyped                                                                     ;
; COEF2_5                               ; 0                 ; Untyped                                                                     ;
; COEF2_6                               ; 0                 ; Untyped                                                                     ;
; COEF2_7                               ; 0                 ; Untyped                                                                     ;
; COEF3_0                               ; 0                 ; Untyped                                                                     ;
; COEF3_1                               ; 0                 ; Untyped                                                                     ;
; COEF3_2                               ; 0                 ; Untyped                                                                     ;
; COEF3_3                               ; 0                 ; Untyped                                                                     ;
; COEF3_4                               ; 0                 ; Untyped                                                                     ;
; COEF3_5                               ; 0                 ; Untyped                                                                     ;
; COEF3_6                               ; 0                 ; Untyped                                                                     ;
; COEF3_7                               ; 0                 ; Untyped                                                                     ;
; WIDTH_COEF                            ; 18                ; Untyped                                                                     ;
+---------------------------------------+-------------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosII:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2 ;
+---------------------------------------+-------------------+-----------------------------------------------------------------------------+
; Parameter Name                        ; Value             ; Type                                                                        ;
+---------------------------------------+-------------------+-----------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                     ; ON                ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS                  ; OFF               ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS                   ; ON                ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS                ; OFF               ; IGNORE_CASCADE                                                              ;
; ACCUM_DIRECTION                       ; ADD               ; Untyped                                                                     ;
; ACCUM_SLOAD_ACLR                      ; ACLR3             ; Untyped                                                                     ;
; ACCUM_SLOAD_PIPELINE_ACLR             ; ACLR3             ; Untyped                                                                     ;
; ACCUM_SLOAD_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                                                     ;
; ACCUM_SLOAD_REGISTER                  ; CLOCK0            ; Untyped                                                                     ;
; ACCUMULATOR                           ; NO                ; Untyped                                                                     ;
; ADDER1_ROUNDING                       ; NO                ; Untyped                                                                     ;
; ADDER3_ROUNDING                       ; NO                ; Untyped                                                                     ;
; ADDNSUB1_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                     ;
; ADDNSUB1_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                     ;
; ADDNSUB1_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                     ;
; ADDNSUB1_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                     ;
; ADDNSUB3_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                     ;
; ADDNSUB3_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                     ;
; ADDNSUB3_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                     ;
; ADDNSUB3_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                     ;
; ADDNSUB_MULTIPLIER_ACLR1              ; ACLR3             ; Untyped                                                                     ;
; ADDNSUB_MULTIPLIER_ACLR3              ; ACLR3             ; Untyped                                                                     ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR1     ; ACLR0             ; Untyped                                                                     ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR3     ; ACLR3             ; Untyped                                                                     ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 ; CLOCK0            ; Untyped                                                                     ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 ; CLOCK0            ; Untyped                                                                     ;
; ADDNSUB_MULTIPLIER_REGISTER1          ; UNREGISTERED      ; Untyped                                                                     ;
; ADDNSUB_MULTIPLIER_REGISTER3          ; CLOCK0            ; Untyped                                                                     ;
; CHAINOUT_ACLR                         ; ACLR3             ; Untyped                                                                     ;
; CHAINOUT_ADDER                        ; NO                ; Untyped                                                                     ;
; CHAINOUT_REGISTER                     ; CLOCK0            ; Untyped                                                                     ;
; CHAINOUT_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                     ;
; CHAINOUT_ROUND_OUTPUT_ACLR            ; ACLR3             ; Untyped                                                                     ;
; CHAINOUT_ROUND_OUTPUT_REGISTER        ; CLOCK0            ; Untyped                                                                     ;
; CHAINOUT_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                     ;
; CHAINOUT_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                     ;
; CHAINOUT_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                     ;
; CHAINOUT_ROUNDING                     ; NO                ; Untyped                                                                     ;
; CHAINOUT_SATURATE_ACLR                ; ACLR3             ; Untyped                                                                     ;
; CHAINOUT_SATURATE_OUTPUT_ACLR         ; ACLR3             ; Untyped                                                                     ;
; CHAINOUT_SATURATE_OUTPUT_REGISTER     ; CLOCK0            ; Untyped                                                                     ;
; CHAINOUT_SATURATE_PIPELINE_ACLR       ; ACLR3             ; Untyped                                                                     ;
; CHAINOUT_SATURATE_PIPELINE_REGISTER   ; CLOCK0            ; Untyped                                                                     ;
; CHAINOUT_SATURATE_REGISTER            ; CLOCK0            ; Untyped                                                                     ;
; CHAINOUT_SATURATION                   ; NO                ; Untyped                                                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY        ; YES               ; Untyped                                                                     ;
; DSP_BLOCK_BALANCING                   ; AUTO              ; Untyped                                                                     ;
; EXTRA_LATENCY                         ; 0                 ; Untyped                                                                     ;
; INPUT_ACLR_A0                         ; ACLR3             ; Untyped                                                                     ;
; INPUT_ACLR_A1                         ; ACLR3             ; Untyped                                                                     ;
; INPUT_ACLR_A2                         ; ACLR3             ; Untyped                                                                     ;
; INPUT_ACLR_A3                         ; ACLR3             ; Untyped                                                                     ;
; INPUT_ACLR_B0                         ; ACLR3             ; Untyped                                                                     ;
; INPUT_ACLR_B1                         ; ACLR3             ; Untyped                                                                     ;
; INPUT_ACLR_B2                         ; ACLR3             ; Untyped                                                                     ;
; INPUT_ACLR_B3                         ; ACLR3             ; Untyped                                                                     ;
; INPUT_REGISTER_A0                     ; UNREGISTERED      ; Untyped                                                                     ;
; INPUT_REGISTER_A1                     ; CLOCK0            ; Untyped                                                                     ;
; INPUT_REGISTER_A2                     ; CLOCK0            ; Untyped                                                                     ;
; INPUT_REGISTER_A3                     ; CLOCK0            ; Untyped                                                                     ;
; INPUT_REGISTER_B0                     ; UNREGISTERED      ; Untyped                                                                     ;
; INPUT_REGISTER_B1                     ; CLOCK0            ; Untyped                                                                     ;
; INPUT_REGISTER_B2                     ; CLOCK0            ; Untyped                                                                     ;
; INPUT_REGISTER_B3                     ; CLOCK0            ; Untyped                                                                     ;
; INPUT_SOURCE_A0                       ; DATAA             ; Untyped                                                                     ;
; INPUT_SOURCE_A1                       ; DATAA             ; Untyped                                                                     ;
; INPUT_SOURCE_A2                       ; DATAA             ; Untyped                                                                     ;
; INPUT_SOURCE_A3                       ; DATAA             ; Untyped                                                                     ;
; INPUT_SOURCE_B0                       ; DATAB             ; Untyped                                                                     ;
; INPUT_SOURCE_B1                       ; DATAB             ; Untyped                                                                     ;
; INPUT_SOURCE_B2                       ; DATAB             ; Untyped                                                                     ;
; INPUT_SOURCE_B3                       ; DATAB             ; Untyped                                                                     ;
; MULT01_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                     ;
; MULT01_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                     ;
; MULT01_SATURATION_ACLR                ; ACLR2             ; Untyped                                                                     ;
; MULT01_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                                                     ;
; MULT23_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                     ;
; MULT23_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                     ;
; MULT23_SATURATION_ACLR                ; ACLR3             ; Untyped                                                                     ;
; MULT23_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                                                     ;
; MULTIPLIER01_ROUNDING                 ; NO                ; Untyped                                                                     ;
; MULTIPLIER01_SATURATION               ; NO                ; Untyped                                                                     ;
; MULTIPLIER1_DIRECTION                 ; ADD               ; Untyped                                                                     ;
; MULTIPLIER23_ROUNDING                 ; NO                ; Untyped                                                                     ;
; MULTIPLIER23_SATURATION               ; NO                ; Untyped                                                                     ;
; MULTIPLIER3_DIRECTION                 ; ADD               ; Untyped                                                                     ;
; MULTIPLIER_ACLR0                      ; ACLR0             ; Untyped                                                                     ;
; MULTIPLIER_ACLR1                      ; ACLR3             ; Untyped                                                                     ;
; MULTIPLIER_ACLR2                      ; ACLR3             ; Untyped                                                                     ;
; MULTIPLIER_ACLR3                      ; ACLR3             ; Untyped                                                                     ;
; MULTIPLIER_REGISTER0                  ; CLOCK0            ; Untyped                                                                     ;
; MULTIPLIER_REGISTER1                  ; CLOCK0            ; Untyped                                                                     ;
; MULTIPLIER_REGISTER2                  ; CLOCK0            ; Untyped                                                                     ;
; MULTIPLIER_REGISTER3                  ; CLOCK0            ; Untyped                                                                     ;
; NUMBER_OF_MULTIPLIERS                 ; 1                 ; Signed Integer                                                              ;
; OUTPUT_ACLR                           ; ACLR3             ; Untyped                                                                     ;
; OUTPUT_REGISTER                       ; UNREGISTERED      ; Untyped                                                                     ;
; OUTPUT_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                     ;
; OUTPUT_ROUND_PIPELINE_ACLR            ; ACLR3             ; Untyped                                                                     ;
; OUTPUT_ROUND_PIPELINE_REGISTER        ; CLOCK0            ; Untyped                                                                     ;
; OUTPUT_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                     ;
; OUTPUT_ROUND_TYPE                     ; NEAREST_INTEGER   ; Untyped                                                                     ;
; OUTPUT_ROUNDING                       ; NO                ; Untyped                                                                     ;
; OUTPUT_SATURATE_ACLR                  ; ACLR3             ; Untyped                                                                     ;
; OUTPUT_SATURATE_PIPELINE_ACLR         ; ACLR3             ; Untyped                                                                     ;
; OUTPUT_SATURATE_PIPELINE_REGISTER     ; CLOCK0            ; Untyped                                                                     ;
; OUTPUT_SATURATE_REGISTER              ; CLOCK0            ; Untyped                                                                     ;
; OUTPUT_SATURATE_TYPE                  ; ASYMMETRIC        ; Untyped                                                                     ;
; OUTPUT_SATURATION                     ; NO                ; Untyped                                                                     ;
; port_addnsub1                         ; PORT_UNUSED       ; Untyped                                                                     ;
; port_addnsub3                         ; PORT_CONNECTIVITY ; Untyped                                                                     ;
; PORT_CHAINOUT_SAT_IS_OVERFLOW         ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_MULT0_IS_SATURATED               ; UNUSED            ; Untyped                                                                     ;
; PORT_MULT1_IS_SATURATED               ; UNUSED            ; Untyped                                                                     ;
; PORT_MULT2_IS_SATURATED               ; UNUSED            ; Untyped                                                                     ;
; PORT_MULT3_IS_SATURATED               ; UNUSED            ; Untyped                                                                     ;
; PORT_OUTPUT_IS_OVERFLOW               ; PORT_UNUSED       ; Untyped                                                                     ;
; port_signa                            ; PORT_UNUSED       ; Untyped                                                                     ;
; port_signb                            ; PORT_UNUSED       ; Untyped                                                                     ;
; REPRESENTATION_A                      ; UNSIGNED          ; Untyped                                                                     ;
; REPRESENTATION_B                      ; UNSIGNED          ; Untyped                                                                     ;
; ROTATE_ACLR                           ; ACLR3             ; Untyped                                                                     ;
; ROTATE_OUTPUT_ACLR                    ; ACLR3             ; Untyped                                                                     ;
; ROTATE_OUTPUT_REGISTER                ; CLOCK0            ; Untyped                                                                     ;
; ROTATE_PIPELINE_ACLR                  ; ACLR3             ; Untyped                                                                     ;
; ROTATE_PIPELINE_REGISTER              ; CLOCK0            ; Untyped                                                                     ;
; ROTATE_REGISTER                       ; CLOCK0            ; Untyped                                                                     ;
; WIDTH_MSB                             ; 17                ; Untyped                                                                     ;
; WIDTH_SATURATE_SIGN                   ; 1                 ; Untyped                                                                     ;
; SCANOUTA_ACLR                         ; ACLR3             ; Untyped                                                                     ;
; SCANOUTA_REGISTER                     ; UNREGISTERED      ; Untyped                                                                     ;
; SHIFT_MODE                            ; NO                ; Untyped                                                                     ;
; SHIFT_RIGHT_ACLR                      ; ACLR3             ; Untyped                                                                     ;
; SHIFT_RIGHT_OUTPUT_ACLR               ; ACLR3             ; Untyped                                                                     ;
; SHIFT_RIGHT_OUTPUT_REGISTER           ; CLOCK0            ; Untyped                                                                     ;
; SHIFT_RIGHT_PIPELINE_ACLR             ; ACLR3             ; Untyped                                                                     ;
; SHIFT_RIGHT_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                                                     ;
; SHIFT_RIGHT_REGISTER                  ; CLOCK0            ; Untyped                                                                     ;
; SIGNED_ACLR_A                         ; ACLR3             ; Untyped                                                                     ;
; SIGNED_ACLR_B                         ; ACLR3             ; Untyped                                                                     ;
; SIGNED_PIPELINE_ACLR_A                ; ACLR0             ; Untyped                                                                     ;
; SIGNED_PIPELINE_ACLR_B                ; ACLR0             ; Untyped                                                                     ;
; SIGNED_PIPELINE_REGISTER_A            ; CLOCK0            ; Untyped                                                                     ;
; SIGNED_PIPELINE_REGISTER_B            ; CLOCK0            ; Untyped                                                                     ;
; SIGNED_REGISTER_A                     ; UNREGISTERED      ; Untyped                                                                     ;
; SIGNED_REGISTER_B                     ; UNREGISTERED      ; Untyped                                                                     ;
; WIDTH_A                               ; 16                ; Signed Integer                                                              ;
; WIDTH_B                               ; 16                ; Signed Integer                                                              ;
; WIDTH_CHAININ                         ; 1                 ; Untyped                                                                     ;
; WIDTH_RESULT                          ; 16                ; Signed Integer                                                              ;
; ZERO_CHAINOUT_OUTPUT_ACLR             ; ACLR3             ; Untyped                                                                     ;
; ZERO_CHAINOUT_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                                                     ;
; ZERO_LOOPBACK_ACLR                    ; ACLR3             ; Untyped                                                                     ;
; ZERO_LOOPBACK_OUTPUT_ACLR             ; ACLR3             ; Untyped                                                                     ;
; ZERO_LOOPBACK_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                                                     ;
; ZERO_LOOPBACK_PIPELINE_ACLR           ; ACLR3             ; Untyped                                                                     ;
; ZERO_LOOPBACK_PIPELINE_REGISTER       ; CLOCK0            ; Untyped                                                                     ;
; ZERO_LOOPBACK_REGISTER                ; CLOCK0            ; Untyped                                                                     ;
; CBXI_PARAMETER                        ; mult_add_ogr2     ; Untyped                                                                     ;
; DEVICE_FAMILY                         ; Cyclone IV E      ; Untyped                                                                     ;
; WIDTH_C                               ; 22                ; Untyped                                                                     ;
; LOADCONST_VALUE                       ; 64                ; Untyped                                                                     ;
; PREADDER_MODE                         ; SIMPLE            ; Untyped                                                                     ;
; PREADDER_DIRECTION_0                  ; ADD               ; Untyped                                                                     ;
; PREADDER_DIRECTION_1                  ; ADD               ; Untyped                                                                     ;
; PREADDER_DIRECTION_2                  ; ADD               ; Untyped                                                                     ;
; PREADDER_DIRECTION_3                  ; ADD               ; Untyped                                                                     ;
; INPUT_REGISTER_C0                     ; CLOCK0            ; Untyped                                                                     ;
; INPUT_ACLR_C0                         ; ACLR0             ; Untyped                                                                     ;
; COEFSEL0_REGISTER                     ; CLOCK0            ; Untyped                                                                     ;
; COEFSEL1_REGISTER                     ; CLOCK0            ; Untyped                                                                     ;
; COEFSEL2_REGISTER                     ; CLOCK0            ; Untyped                                                                     ;
; COEFSEL3_REGISTER                     ; CLOCK0            ; Untyped                                                                     ;
; COEFSEL0_ACLR                         ; ACLR0             ; Untyped                                                                     ;
; COEFSEL1_ACLR                         ; ACLR0             ; Untyped                                                                     ;
; COEFSEL2_ACLR                         ; ACLR0             ; Untyped                                                                     ;
; COEFSEL3_ACLR                         ; ACLR0             ; Untyped                                                                     ;
; SYSTOLIC_DELAY1                       ; CLOCK0            ; Untyped                                                                     ;
; SYSTOLIC_DELAY3                       ; CLOCK0            ; Untyped                                                                     ;
; SYSTOLIC_ACLR1                        ; ACLR0             ; Untyped                                                                     ;
; SYSTOLIC_ACLR3                        ; ACLR0             ; Untyped                                                                     ;
; COEF0_0                               ; 0                 ; Untyped                                                                     ;
; COEF0_1                               ; 0                 ; Untyped                                                                     ;
; COEF0_2                               ; 0                 ; Untyped                                                                     ;
; COEF0_3                               ; 0                 ; Untyped                                                                     ;
; COEF0_4                               ; 0                 ; Untyped                                                                     ;
; COEF0_5                               ; 0                 ; Untyped                                                                     ;
; COEF0_6                               ; 0                 ; Untyped                                                                     ;
; COEF0_7                               ; 0                 ; Untyped                                                                     ;
; COEF1_0                               ; 0                 ; Untyped                                                                     ;
; COEF1_1                               ; 0                 ; Untyped                                                                     ;
; COEF1_2                               ; 0                 ; Untyped                                                                     ;
; COEF1_3                               ; 0                 ; Untyped                                                                     ;
; COEF1_4                               ; 0                 ; Untyped                                                                     ;
; COEF1_5                               ; 0                 ; Untyped                                                                     ;
; COEF1_6                               ; 0                 ; Untyped                                                                     ;
; COEF1_7                               ; 0                 ; Untyped                                                                     ;
; COEF2_0                               ; 0                 ; Untyped                                                                     ;
; COEF2_1                               ; 0                 ; Untyped                                                                     ;
; COEF2_2                               ; 0                 ; Untyped                                                                     ;
; COEF2_3                               ; 0                 ; Untyped                                                                     ;
; COEF2_4                               ; 0                 ; Untyped                                                                     ;
; COEF2_5                               ; 0                 ; Untyped                                                                     ;
; COEF2_6                               ; 0                 ; Untyped                                                                     ;
; COEF2_7                               ; 0                 ; Untyped                                                                     ;
; COEF3_0                               ; 0                 ; Untyped                                                                     ;
; COEF3_1                               ; 0                 ; Untyped                                                                     ;
; COEF3_2                               ; 0                 ; Untyped                                                                     ;
; COEF3_3                               ; 0                 ; Untyped                                                                     ;
; COEF3_4                               ; 0                 ; Untyped                                                                     ;
; COEF3_5                               ; 0                 ; Untyped                                                                     ;
; COEF3_6                               ; 0                 ; Untyped                                                                     ;
; COEF3_7                               ; 0                 ; Untyped                                                                     ;
; WIDTH_COEF                            ; 18                ; Untyped                                                                     ;
+---------------------------------------+-------------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component ;
+----------------+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                           ; Type                                                                                                                                                               ;
+----------------+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; cpu_ociram_default_contents.mif ; String                                                                                                                                                             ;
+----------------+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram ;
+------------------------------------+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                           ; Type                                                                                                                                                                     ;
+------------------------------------+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                               ; Untyped                                                                                                                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                              ; AUTO_CARRY                                                                                                                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                             ; IGNORE_CARRY                                                                                                                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                              ; AUTO_CASCADE                                                                                                                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                             ; IGNORE_CASCADE                                                                                                                                                           ;
; WIDTH_BYTEENA                      ; 1                               ; Untyped                                                                                                                                                                  ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT                 ; Untyped                                                                                                                                                                  ;
; WIDTH_A                            ; 32                              ; Signed Integer                                                                                                                                                           ;
; WIDTHAD_A                          ; 8                               ; Signed Integer                                                                                                                                                           ;
; NUMWORDS_A                         ; 256                             ; Signed Integer                                                                                                                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED                    ; Untyped                                                                                                                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                            ; Untyped                                                                                                                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                            ; Untyped                                                                                                                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                            ; Untyped                                                                                                                                                                  ;
; INDATA_ACLR_A                      ; NONE                            ; Untyped                                                                                                                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                            ; Untyped                                                                                                                                                                  ;
; WIDTH_B                            ; 32                              ; Signed Integer                                                                                                                                                           ;
; WIDTHAD_B                          ; 8                               ; Signed Integer                                                                                                                                                           ;
; NUMWORDS_B                         ; 256                             ; Signed Integer                                                                                                                                                           ;
; INDATA_REG_B                       ; CLOCK1                          ; Untyped                                                                                                                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                          ; Untyped                                                                                                                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1                          ; Untyped                                                                                                                                                                  ;
; ADDRESS_REG_B                      ; CLOCK1                          ; Untyped                                                                                                                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED                    ; Untyped                                                                                                                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1                          ; Untyped                                                                                                                                                                  ;
; INDATA_ACLR_B                      ; NONE                            ; Untyped                                                                                                                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                            ; Untyped                                                                                                                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                            ; Untyped                                                                                                                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                            ; Untyped                                                                                                                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                            ; Untyped                                                                                                                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                            ; Untyped                                                                                                                                                                  ;
; WIDTH_BYTEENA_A                    ; 4                               ; Signed Integer                                                                                                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                               ; Untyped                                                                                                                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                            ; Untyped                                                                                                                                                                  ;
; BYTE_SIZE                          ; 8                               ; Untyped                                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                        ; Untyped                                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ            ; Untyped                                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ            ; Untyped                                                                                                                                                                  ;
; INIT_FILE                          ; cpu_ociram_default_contents.mif ; Untyped                                                                                                                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                          ; Untyped                                                                                                                                                                  ;
; MAXIMUM_DEPTH                      ; 0                               ; Untyped                                                                                                                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                          ; Untyped                                                                                                                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                          ; Untyped                                                                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                          ; Untyped                                                                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                          ; Untyped                                                                                                                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                 ; Untyped                                                                                                                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                 ; Untyped                                                                                                                                                                  ;
; ENABLE_ECC                         ; FALSE                           ; Untyped                                                                                                                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                               ; Untyped                                                                                                                                                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E                    ; Untyped                                                                                                                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_f572                 ; Untyped                                                                                                                                                                  ;
+------------------------------------+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ;       ; String                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                    ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                 ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                                                                                                                 ;
; WIDTH_A                            ; 36                   ; Signed Integer                                                                                                                                                                          ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                                                                                                                                          ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                                                                                                                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                 ;
; WIDTH_B                            ; 36                   ; Signed Integer                                                                                                                                                                          ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                                                                                                                                          ;
; NUMWORDS_B                         ; 128                  ; Signed Integer                                                                                                                                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                 ;
; INIT_FILE                          ;                      ; Untyped                                                                                                                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_0a02      ; Untyped                                                                                                                                                                                 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy ;
+-------------------------+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                               ;
+-------------------------+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                     ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                     ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                     ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                     ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                             ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                     ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                     ;
; sld_sim_action          ;                        ; String                                                                                                                                                             ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                     ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                             ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                             ;
+-------------------------+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; useDivider     ; 0     ; Signed Integer                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_add_sub:exp_add_adder ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                                             ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 9            ; Signed Integer                                                                                                                                                                                                                                                                   ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                                                                                                                                                                                          ;
; LPM_DIRECTION          ; DEFAULT      ; Untyped                                                                                                                                                                                                                                                                          ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                                                                                                                                                                          ;
; LPM_PIPELINE           ; 1            ; Signed Integer                                                                                                                                                                                                                                                                   ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                                                                                                                                                                                          ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                                                                                                                                                                                          ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                                                                                                                                                                                          ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                                                                                                                                                                                          ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                                                                                                                                                                          ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                                                                                                                                                                               ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                                                                                                                                                                          ;
; USE_WYS                ; OFF          ; Untyped                                                                                                                                                                                                                                                                          ;
; STYLE                  ; FAST         ; Untyped                                                                                                                                                                                                                                                                          ;
; CBXI_PARAMETER         ; add_sub_1od  ; Untyped                                                                                                                                                                                                                                                                          ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                                   ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_add_sub:exp_adj_adder ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                                             ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 10           ; Signed Integer                                                                                                                                                                                                                                                                   ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                                                                                                                                                                                          ;
; LPM_DIRECTION          ; DEFAULT      ; Untyped                                                                                                                                                                                                                                                                          ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                                                                                                                                                                          ;
; LPM_PIPELINE           ; 0            ; Signed Integer                                                                                                                                                                                                                                                                   ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                                                                                                                                                                                          ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                                                                                                                                                                                          ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                                                                                                                                                                                          ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                                                                                                                                                                                          ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                                                                                                                                                                          ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                                                                                                                                                                               ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                                                                                                                                                                          ;
; USE_WYS                ; OFF          ; Untyped                                                                                                                                                                                                                                                                          ;
; STYLE                  ; FAST         ; Untyped                                                                                                                                                                                                                                                                          ;
; CBXI_PARAMETER         ; add_sub_d8c  ; Untyped                                                                                                                                                                                                                                                                          ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                                   ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_add_sub:exp_bias_subtr ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                                              ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 10           ; Signed Integer                                                                                                                                                                                                                                                                    ;
; LPM_REPRESENTATION     ; UNSIGNED     ; Untyped                                                                                                                                                                                                                                                                           ;
; LPM_DIRECTION          ; SUB          ; Untyped                                                                                                                                                                                                                                                                           ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                                                                                                                                                                           ;
; LPM_PIPELINE           ; 0            ; Signed Integer                                                                                                                                                                                                                                                                    ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                                                                                                                                                                                           ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                                                                                                                                                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                                                                                                                                                                                           ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                                                                                                                                                                                           ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                                                                                                                                                                           ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                                                                                                                                                                                ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                                                                                                                                                                           ;
; USE_WYS                ; OFF          ; Untyped                                                                                                                                                                                                                                                                           ;
; STYLE                  ; FAST         ; Untyped                                                                                                                                                                                                                                                                           ;
; CBXI_PARAMETER         ; add_sub_0lg  ; Untyped                                                                                                                                                                                                                                                                           ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                                    ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_add_sub:man_round_adder ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                                               ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 25           ; Signed Integer                                                                                                                                                                                                                                                                     ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                                                                                                                                                                                            ;
; LPM_DIRECTION          ; DEFAULT      ; Untyped                                                                                                                                                                                                                                                                            ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                                                                                                                                                                            ;
; LPM_PIPELINE           ; 0            ; Signed Integer                                                                                                                                                                                                                                                                     ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                                                                                                                                                                                            ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                                                                                                                                                                                            ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                                                                                                                                                                                            ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                                                                                                                                                                                            ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                                                                                                                                                                            ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                                                                                                                                                                                 ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                                                                                                                                                                            ;
; USE_WYS                ; OFF          ; Untyped                                                                                                                                                                                                                                                                            ;
; STYLE                  ; FAST         ; Untyped                                                                                                                                                                                                                                                                            ;
; CBXI_PARAMETER         ; add_sub_ptb  ; Untyped                                                                                                                                                                                                                                                                            ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                                     ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                                                                                                                                                                      ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                              ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                            ;
; LPM_WIDTHA                                     ; 24           ; Signed Integer                                                                                                                                                                                                                                            ;
; LPM_WIDTHB                                     ; 24           ; Signed Integer                                                                                                                                                                                                                                            ;
; LPM_WIDTHP                                     ; 48           ; Signed Integer                                                                                                                                                                                                                                            ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                                                                                                                                                                                                   ;
; LPM_WIDTHS                                     ; 1            ; Signed Integer                                                                                                                                                                                                                                            ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                                                                                                                                                                                                                                   ;
; LPM_PIPELINE                                   ; 5            ; Signed Integer                                                                                                                                                                                                                                            ;
; LATENCY                                        ; 0            ; Untyped                                                                                                                                                                                                                                                   ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                                                                                                                                                   ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                                                                                                                                                   ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                                                                                                                                                                   ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                                                                                                                                                                   ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                                                                                                                                                                   ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                                                                                                                                                                   ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                                                                                                                                                                       ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES          ; Untyped                                                                                                                                                                                                                                                   ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                                                                                                                                                                   ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                                                                                                                                                                   ;
; CBXI_PARAMETER                                 ; mult_njt     ; Untyped                                                                                                                                                                                                                                                   ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                                                                                                                                                   ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                                                                                                                                                   ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                                                                                                                                                                   ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub1 ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                                            ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 9            ; Signed Integer                                                                                                                                                                                                                                                                  ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                                                                                                                                                                                         ;
; LPM_DIRECTION          ; SUB          ; Untyped                                                                                                                                                                                                                                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                                                                                                                                                                         ;
; LPM_PIPELINE           ; 1            ; Signed Integer                                                                                                                                                                                                                                                                  ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                                                                                                                                                                                         ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                                                                                                                                                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                                                                                                                                                                                         ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                                                                                                                                                                                         ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                                                                                                                                                                         ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                                                                                                                                                                              ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                                                                                                                                                                         ;
; USE_WYS                ; OFF          ; Untyped                                                                                                                                                                                                                                                                         ;
; STYLE                  ; FAST         ; Untyped                                                                                                                                                                                                                                                                         ;
; CBXI_PARAMETER         ; add_sub_hth  ; Untyped                                                                                                                                                                                                                                                                         ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                                    ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                                  ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub2 ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                                            ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 9            ; Signed Integer                                                                                                                                                                                                                                                                  ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                                                                                                                                                                                         ;
; LPM_DIRECTION          ; SUB          ; Untyped                                                                                                                                                                                                                                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                                                                                                                                                                         ;
; LPM_PIPELINE           ; 1            ; Signed Integer                                                                                                                                                                                                                                                                  ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                                                                                                                                                                                         ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                                                                                                                                                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                                                                                                                                                                                         ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                                                                                                                                                                                         ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                                                                                                                                                                         ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                                                                                                                                                                              ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                                                                                                                                                                         ;
; USE_WYS                ; OFF          ; Untyped                                                                                                                                                                                                                                                                         ;
; STYLE                  ; FAST         ; Untyped                                                                                                                                                                                                                                                                         ;
; CBXI_PARAMETER         ; add_sub_hth  ; Untyped                                                                                                                                                                                                                                                                         ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                                    ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                                  ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub3 ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                                            ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 6            ; Signed Integer                                                                                                                                                                                                                                                                  ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                                                                                                                                                                                         ;
; LPM_DIRECTION          ; SUB          ; Untyped                                                                                                                                                                                                                                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                                                                                                                                                                         ;
; LPM_PIPELINE           ; 0            ; Untyped                                                                                                                                                                                                                                                                         ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                                                                                                                                                                                         ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                                                                                                                                                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                                                                                                                                                                                         ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                                                                                                                                                                                         ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                                                                                                                                                                         ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                                                                                                                                                                              ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                                                                                                                                                                         ;
; USE_WYS                ; OFF          ; Untyped                                                                                                                                                                                                                                                                         ;
; STYLE                  ; FAST         ; Untyped                                                                                                                                                                                                                                                                         ;
; CBXI_PARAMETER         ; add_sub_70f  ; Untyped                                                                                                                                                                                                                                                                         ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                                    ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                                  ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub4 ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                                            ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 9            ; Signed Integer                                                                                                                                                                                                                                                                  ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                                                                                                                                                                                         ;
; LPM_DIRECTION          ; ADD          ; Untyped                                                                                                                                                                                                                                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                                                                                                                                                                         ;
; LPM_PIPELINE           ; 0            ; Untyped                                                                                                                                                                                                                                                                         ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                                                                                                                                                                                         ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                                                                                                                                                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                                                                                                                                                                                         ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                                                                                                                                                                                         ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                                                                                                                                                                         ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                                                                                                                                                                              ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                                                                                                                                                                         ;
; USE_WYS                ; OFF          ; Untyped                                                                                                                                                                                                                                                                         ;
; STYLE                  ; FAST         ; Untyped                                                                                                                                                                                                                                                                         ;
; CBXI_PARAMETER         ; add_sub_9ve  ; Untyped                                                                                                                                                                                                                                                                         ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                                    ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                                  ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub5 ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                                            ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 9            ; Signed Integer                                                                                                                                                                                                                                                                  ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                                                                                                                                                                                         ;
; LPM_DIRECTION          ; ADD          ; Untyped                                                                                                                                                                                                                                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                                                                                                                                                                         ;
; LPM_PIPELINE           ; 1            ; Signed Integer                                                                                                                                                                                                                                                                  ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                                                                                                                                                                                         ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                                                                                                                                                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                                                                                                                                                                                         ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                                                                                                                                                                                         ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                                                                                                                                                                         ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                                                                                                                                                                              ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                                                                                                                                                                         ;
; USE_WYS                ; OFF          ; Untyped                                                                                                                                                                                                                                                                         ;
; STYLE                  ; FAST         ; Untyped                                                                                                                                                                                                                                                                         ;
; CBXI_PARAMETER         ; add_sub_gsh  ; Untyped                                                                                                                                                                                                                                                                         ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                                    ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                                  ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub6 ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                                            ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 9            ; Signed Integer                                                                                                                                                                                                                                                                  ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                                                                                                                                                                                         ;
; LPM_DIRECTION          ; ADD          ; Untyped                                                                                                                                                                                                                                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                                                                                                                                                                         ;
; LPM_PIPELINE           ; 0            ; Untyped                                                                                                                                                                                                                                                                         ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                                                                                                                                                                                         ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                                                                                                                                                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                                                                                                                                                                                         ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                                                                                                                                                                                         ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                                                                                                                                                                         ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                                                                                                                                                                              ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                                                                                                                                                                         ;
; USE_WYS                ; OFF          ; Untyped                                                                                                                                                                                                                                                                         ;
; STYLE                  ; FAST         ; Untyped                                                                                                                                                                                                                                                                         ;
; CBXI_PARAMETER         ; add_sub_9ve  ; Untyped                                                                                                                                                                                                                                                                         ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                                    ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                                  ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_lower ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                                                       ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 14           ; Signed Integer                                                                                                                                                                                                                                                                             ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                                                                                                                                                                                                    ;
; LPM_DIRECTION          ; DEFAULT      ; Untyped                                                                                                                                                                                                                                                                                    ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                                                                                                                                                                                    ;
; LPM_PIPELINE           ; 1            ; Signed Integer                                                                                                                                                                                                                                                                             ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                                                                                                                                                                                                    ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                                                                                                                                                                                                    ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                                                                                                                                                                                                    ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                                                                                                                                                                                                    ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                                                                                                                                                                                    ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                                                                                                                                                                                         ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                                                                                                                                                                                    ;
; USE_WYS                ; OFF          ; Untyped                                                                                                                                                                                                                                                                                    ;
; STYLE                  ; FAST         ; Untyped                                                                                                                                                                                                                                                                                    ;
; CBXI_PARAMETER         ; add_sub_glh  ; Untyped                                                                                                                                                                                                                                                                                    ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                                               ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                                             ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_upper0 ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                                                        ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 14           ; Signed Integer                                                                                                                                                                                                                                                                              ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                                                                                                                                                                                                     ;
; LPM_DIRECTION          ; DEFAULT      ; Untyped                                                                                                                                                                                                                                                                                     ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                                                                                                                                                                                     ;
; LPM_PIPELINE           ; 1            ; Signed Integer                                                                                                                                                                                                                                                                              ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                                                                                                                                                                                                     ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                                                                                                                                                                                                     ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                                                                                                                                                                                                     ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                                                                                                                                                                                                     ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                                                                                                                                                                                     ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                                                                                                                                                                                          ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                                                                                                                                                                                     ;
; USE_WYS                ; OFF          ; Untyped                                                                                                                                                                                                                                                                                     ;
; STYLE                  ; FAST         ; Untyped                                                                                                                                                                                                                                                                                     ;
; CBXI_PARAMETER         ; add_sub_l6h  ; Untyped                                                                                                                                                                                                                                                                                     ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                                                ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                                              ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_upper1 ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                                                        ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 14           ; Signed Integer                                                                                                                                                                                                                                                                              ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                                                                                                                                                                                                     ;
; LPM_DIRECTION          ; DEFAULT      ; Untyped                                                                                                                                                                                                                                                                                     ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                                                                                                                                                                                     ;
; LPM_PIPELINE           ; 1            ; Signed Integer                                                                                                                                                                                                                                                                              ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                                                                                                                                                                                                     ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                                                                                                                                                                                                     ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                                                                                                                                                                                                     ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                                                                                                                                                                                                     ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                                                                                                                                                                                     ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                                                                                                                                                                                          ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                                                                                                                                                                                     ;
; USE_WYS                ; OFF          ; Untyped                                                                                                                                                                                                                                                                                     ;
; STYLE                  ; FAST         ; Untyped                                                                                                                                                                                                                                                                                     ;
; CBXI_PARAMETER         ; add_sub_l6h  ; Untyped                                                                                                                                                                                                                                                                                     ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                                                ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                                              ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_lower ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                                                     ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 14           ; Signed Integer                                                                                                                                                                                                                                                                           ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                                                                                                                                                                                                  ;
; LPM_DIRECTION          ; DEFAULT      ; Untyped                                                                                                                                                                                                                                                                                  ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                                                                                                                                                                                  ;
; LPM_PIPELINE           ; 1            ; Signed Integer                                                                                                                                                                                                                                                                           ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                                                                                                                                                                                                  ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                                                                                                                                                                                                  ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                                                                                                                                                                                                  ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                                                                                                                                                                                                  ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                                                                                                                                                                                  ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                                                                                                                                                                                       ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                                                                                                                                                                                  ;
; USE_WYS                ; OFF          ; Untyped                                                                                                                                                                                                                                                                                  ;
; STYLE                  ; FAST         ; Untyped                                                                                                                                                                                                                                                                                  ;
; CBXI_PARAMETER         ; add_sub_glh  ; Untyped                                                                                                                                                                                                                                                                                  ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                                             ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                                           ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_upper0 ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                                                      ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 14           ; Signed Integer                                                                                                                                                                                                                                                                            ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                                                                                                                                                                                                   ;
; LPM_DIRECTION          ; DEFAULT      ; Untyped                                                                                                                                                                                                                                                                                   ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                                                                                                                                                                                   ;
; LPM_PIPELINE           ; 1            ; Signed Integer                                                                                                                                                                                                                                                                            ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                                                                                                                                                                                                   ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                                                                                                                                                                                                   ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                                                                                                                                                                                                   ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                                                                                                                                                                                                   ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                                                                                                                                                                                   ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                                                                                                                                                                                        ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                                                                                                                                                                                   ;
; USE_WYS                ; OFF          ; Untyped                                                                                                                                                                                                                                                                                   ;
; STYLE                  ; FAST         ; Untyped                                                                                                                                                                                                                                                                                   ;
; CBXI_PARAMETER         ; add_sub_l6h  ; Untyped                                                                                                                                                                                                                                                                                   ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                                              ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                                            ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_upper1 ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                                                      ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 14           ; Signed Integer                                                                                                                                                                                                                                                                            ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                                                                                                                                                                                                   ;
; LPM_DIRECTION          ; DEFAULT      ; Untyped                                                                                                                                                                                                                                                                                   ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                                                                                                                                                                                   ;
; LPM_PIPELINE           ; 1            ; Signed Integer                                                                                                                                                                                                                                                                            ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                                                                                                                                                                                                   ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                                                                                                                                                                                                   ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                                                                                                                                                                                                   ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                                                                                                                                                                                                   ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                                                                                                                                                                                   ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                                                                                                                                                                                        ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                                                                                                                                                                                   ;
; USE_WYS                ; OFF          ; Untyped                                                                                                                                                                                                                                                                                   ;
; STYLE                  ; FAST         ; Untyped                                                                                                                                                                                                                                                                                   ;
; CBXI_PARAMETER         ; add_sub_l6h  ; Untyped                                                                                                                                                                                                                                                                                   ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                                              ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                                            ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_res_rounding_add_sub_lower ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                                                                  ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 13           ; Signed Integer                                                                                                                                                                                                                                                                                        ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                                                                                                                                                                                                               ;
; LPM_DIRECTION          ; ADD          ; Untyped                                                                                                                                                                                                                                                                                               ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                                                                                                                                                                                               ;
; LPM_PIPELINE           ; 0            ; Untyped                                                                                                                                                                                                                                                                                               ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                                                                                                                                                                                                               ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                                                                                                                                                                                                               ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                                                                                                                                                                                                               ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                                                                                                                                                                                                               ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                                                                                                                                                                                               ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                                                                                                                                                                                                    ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                                                                                                                                                                                               ;
; USE_WYS                ; OFF          ; Untyped                                                                                                                                                                                                                                                                                               ;
; STYLE                  ; FAST         ; Untyped                                                                                                                                                                                                                                                                                               ;
; CBXI_PARAMETER         ; add_sub_fff  ; Untyped                                                                                                                                                                                                                                                                                               ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                        ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_res_rounding_add_sub_upper1 ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                                                                   ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 13           ; Signed Integer                                                                                                                                                                                                                                                                                         ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                                                                                                                                                                                                                ;
; LPM_DIRECTION          ; ADD          ; Untyped                                                                                                                                                                                                                                                                                                ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                                                                                                                                                                                                ;
; LPM_PIPELINE           ; 0            ; Untyped                                                                                                                                                                                                                                                                                                ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                                                                                                                                                                                                                ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                                                                                                                                                                                                                ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                                                                                                                                                                                                                ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                                                                                                                                                                                                                ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                                                                                                                                                                                                ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                                                                                                                                                                                                     ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                                                                                                                                                                                                ;
; USE_WYS                ; OFF          ; Untyped                                                                                                                                                                                                                                                                                                ;
; STYLE                  ; FAST         ; Untyped                                                                                                                                                                                                                                                                                                ;
; CBXI_PARAMETER         ; add_sub_onf  ; Untyped                                                                                                                                                                                                                                                                                                ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                         ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_compare:trailing_zeros_limit_comparator ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                                                                   ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_width              ; 6            ; Signed Integer                                                                                                                                                                                                                                                                                         ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                                                                                                                                                                                                                ;
; LPM_PIPELINE           ; 0            ; Untyped                                                                                                                                                                                                                                                                                                ;
; CHAIN_SIZE             ; 8            ; Untyped                                                                                                                                                                                                                                                                                                ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                                                                                                                                                                                                ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                                                                                                                                                                                                ;
; CASCADE_CHAIN          ; MANUAL       ; Untyped                                                                                                                                                                                                                                                                                                ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                                                                                                                                                                                                     ;
; CASCADE_CHAIN_LENGTH   ; 2            ; CASCADE_CHAIN_LENGTH                                                                                                                                                                                                                                                                                   ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                                                                                                                                                                                                ;
; CBXI_PARAMETER         ; cmpr_seg     ; Untyped                                                                                                                                                                                                                                                                                                ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                         ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosII:inst|epcs_flash_controller:the_epcs_flash_controller ;
+----------------+------------------------------------+----------------------------------------------------+
; Parameter Name ; Value                              ; Type                                               ;
+----------------+------------------------------------+----------------------------------------------------+
; INIT_FILE      ; epcs_flash_controller_boot_rom.hex ; String                                             ;
+----------------+------------------------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosII:inst|epcs_flash_controller:the_epcs_flash_controller|altsyncram:the_boot_copier_rom ;
+------------------------------------+------------------------------------------+---------------------------------------------------------+
; Parameter Name                     ; Value                                    ; Type                                                    ;
+------------------------------------+------------------------------------------+---------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                        ; Untyped                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                       ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                      ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                ; ON                                       ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                      ; IGNORE_CASCADE                                          ;
; WIDTH_BYTEENA                      ; 1                                        ; Untyped                                                 ;
; OPERATION_MODE                     ; ROM                                      ; Untyped                                                 ;
; WIDTH_A                            ; 32                                       ; Signed Integer                                          ;
; WIDTHAD_A                          ; 8                                        ; Signed Integer                                          ;
; NUMWORDS_A                         ; 256                                      ; Signed Integer                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED                             ; Untyped                                                 ;
; ADDRESS_ACLR_A                     ; NONE                                     ; Untyped                                                 ;
; OUTDATA_ACLR_A                     ; NONE                                     ; Untyped                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                     ; Untyped                                                 ;
; INDATA_ACLR_A                      ; NONE                                     ; Untyped                                                 ;
; BYTEENA_ACLR_A                     ; NONE                                     ; Untyped                                                 ;
; WIDTH_B                            ; 1                                        ; Untyped                                                 ;
; WIDTHAD_B                          ; 1                                        ; Untyped                                                 ;
; NUMWORDS_B                         ; 1                                        ; Untyped                                                 ;
; INDATA_REG_B                       ; CLOCK1                                   ; Untyped                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                   ; Untyped                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                   ; Untyped                                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                   ; Untyped                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                             ; Untyped                                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                   ; Untyped                                                 ;
; INDATA_ACLR_B                      ; NONE                                     ; Untyped                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                     ; Untyped                                                 ;
; ADDRESS_ACLR_B                     ; NONE                                     ; Untyped                                                 ;
; OUTDATA_ACLR_B                     ; NONE                                     ; Untyped                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                     ; Untyped                                                 ;
; BYTEENA_ACLR_B                     ; NONE                                     ; Untyped                                                 ;
; WIDTH_BYTEENA_A                    ; 1                                        ; Untyped                                                 ;
; WIDTH_BYTEENA_B                    ; 1                                        ; Untyped                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                                     ; Untyped                                                 ;
; BYTE_SIZE                          ; 8                                        ; Signed Integer                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                     ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                     ; Untyped                                                 ;
; INIT_FILE                          ; epcs_flash_controller_boot_rom_synth.hex ; Untyped                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                   ; Untyped                                                 ;
; MAXIMUM_DEPTH                      ; 0                                        ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                   ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                   ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                   ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                   ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                          ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                          ; Untyped                                                 ;
; ENABLE_ECC                         ; FALSE                                    ; Untyped                                                 ;
; WIDTH_ECCSTATUS                    ; 3                                        ; Untyped                                                 ;
; DEVICE_FAMILY                      ; Cyclone IV E                             ; Untyped                                                 ;
; CBXI_PARAMETER                     ; altsyncram_c551                          ; Untyped                                                 ;
+------------------------------------+------------------------------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosII:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                           ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                     ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                   ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                   ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                 ;
; lpm_width               ; 8            ; Signed Integer                                                                                 ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                 ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                 ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                        ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                        ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                        ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                        ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                        ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                        ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                        ;
; USE_EAB                 ; ON           ; Untyped                                                                                        ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                        ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                        ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                        ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                        ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosII:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                           ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                     ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                   ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                   ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                 ;
; lpm_width               ; 8            ; Signed Integer                                                                                 ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                 ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                 ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                        ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                        ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                        ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                        ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                        ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                        ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                        ;
; USE_EAB                 ; ON           ; Untyped                                                                                        ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                        ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                        ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                        ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                        ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosII:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic ;
+-------------------------+----------------------------------+-------------------------------------------------------------------+
; Parameter Name          ; Value                            ; Type                                                              ;
+-------------------------+----------------------------------+-------------------------------------------------------------------+
; INSTANCE_ID             ; 0                                ; Signed Integer                                                    ;
; SLD_NODE_INFO           ; 00001100000000000110111000000000 ; Unsigned Binary                                                   ;
; SLD_AUTO_INSTANCE_INDEX ; YES                              ; String                                                            ;
; LOG2_TXFIFO_DEPTH       ; 6                                ; Signed Integer                                                    ;
; LOG2_RXFIFO_DEPTH       ; 6                                ; Signed Integer                                                    ;
; RESERVED                ; 0                                ; Signed Integer                                                    ;
; DATA_WIDTH              ; 8                                ; Signed Integer                                                    ;
; NODE_IR_WIDTH           ; 1                                ; Signed Integer                                                    ;
; SCAN_LENGTH             ; 11                               ; Signed Integer                                                    ;
+-------------------------+----------------------------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosII:inst|uart_gps:the_uart_gps|uart_gps_rx:the_uart_gps_rx|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosII:inst|uart_xbee:the_uart_xbee|uart_xbee_rx:the_uart_xbee_rx|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DecoderPwm:inst6 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; width          ; 12    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DecoderPwm:inst7 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; width          ; 12    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DecoderPwm:inst8 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; width          ; 12    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DecoderPwm:inst9 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; width          ; 12    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SENSORS:inst1|GPIO_Adapter:GPIO_AceleX ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; size           ; 16    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SENSORS:inst1|GPIO_Adapter:GPIO_AceleY ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; size           ; 16    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SENSORS:inst1|GPIO_Adapter:GPIO_AceleZ ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; size           ; 16    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SENSORS:inst1|GPIO_Adapter:GPIO_TempGyro ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; size           ; 16    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SENSORS:inst1|GPIO_Adapter:GPIO_GyrosX ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; size           ; 16    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SENSORS:inst1|GPIO_Adapter:GPIO_GyrosY ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; size           ; 16    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SENSORS:inst1|GPIO_Adapter:GPIO_GyrosZ ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; size           ; 16    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SENSORS:inst1|GPIO_Adapter:GPIO_MagneX ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; size           ; 16    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SENSORS:inst1|GPIO_Adapter:GPIO_MagneY ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; size           ; 16    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SENSORS:inst1|GPIO_Adapter:GPIO_MagneZ ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; size           ; 16    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SENSORS:inst1|I2C_CORE:I2C ;
+----------------+----------+---------------------------------------------+
; Parameter Name ; Value    ; Type                                        ;
+----------------+----------+---------------------------------------------+
; clk_frec       ; 50000000 ; Signed Integer                              ;
; i2c_address    ; 7        ; Signed Integer                              ;
; i2c_clk        ; 400000   ; Signed Integer                              ;
+----------------+----------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SENSORS:inst1|I2C_CORE:I2C|ControllerI2C:U1 ;
+----------------+----------+--------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                         ;
+----------------+----------+--------------------------------------------------------------+
; clk_frec       ; 50000000 ; Signed Integer                                               ;
; i2c_address    ; 7        ; Signed Integer                                               ;
+----------------+----------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SENSORS:inst1|I2C_CORE:I2C|CORE_I2C:U2 ;
+----------------+----------+---------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                    ;
+----------------+----------+---------------------------------------------------------+
; clk_frec       ; 50000000 ; Signed Integer                                          ;
; i2c_address    ; 7        ; Signed Integer                                          ;
; i2c_clk        ; 400000   ; Signed Integer                                          ;
+----------------+----------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart:inst11 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; dbit           ; 8     ; Signed Integer                  ;
; sb_tick        ; 16    ; Signed Integer                  ;
; dvsr           ; 54    ; Signed Integer                  ;
; dvsr_bit       ; 8     ; Signed Integer                  ;
; fifo_w         ; 6     ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart:inst11|mod_m_counter:baud_gen_unit ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                              ;
; m              ; 54    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart:inst11|fifo:fifo_tx_unit ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; b              ; 8     ; Signed Integer                                    ;
; w              ; 6     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart:inst11|uart_tx:uart_tx_unit ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; dbit           ; 8     ; Signed Integer                                       ;
; sb_tick        ; 16    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_hub:auto_hub                                             ;
+--------------------------+------------------------------------------------------------------+-----------------+
; Parameter Name           ; Value                                                            ; Type            ;
+--------------------------+------------------------------------------------------------------+-----------------+
; sld_hub_ip_version       ; 1                                                                ; Untyped         ;
; sld_hub_ip_minor_version ; 4                                                                ; Untyped         ;
; sld_common_ip_version    ; 0                                                                ; Untyped         ;
; device_family            ; Cyclone IV E                                                     ; Untyped         ;
; n_nodes                  ; 2                                                                ; Untyped         ;
; n_sel_bits               ; 2                                                                ; Untyped         ;
; n_node_ir_bits           ; 5                                                                ; Untyped         ;
; node_info                ; 0000110000000000011011100000000000011001000100000100011000000000 ; Unsigned Binary ;
; compilation_mode         ; 1                                                                ; Untyped         ;
; BROADCAST_FEATURE        ; 1                                                                ; Signed Integer  ;
; FORCE_IR_CAPTURE_FEATURE ; 1                                                                ; Signed Integer  ;
+--------------------------+------------------------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: SENSORS:inst1|I2C_CORE:I2C|ControllerI2C:U1|altsyncram:RAM_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                  ;
+------------------------------------+----------------------+-------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                               ;
; WIDTH_A                            ; 8                    ; Untyped                                               ;
; WIDTHAD_A                          ; 8                    ; Untyped                                               ;
; NUMWORDS_A                         ; 256                  ; Untyped                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WIDTH_B                            ; 8                    ; Untyped                                               ;
; WIDTHAD_B                          ; 8                    ; Untyped                                               ;
; NUMWORDS_B                         ; 256                  ; Untyped                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                               ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                               ;
; CBXI_PARAMETER                     ; altsyncram_psd1      ; Untyped                                               ;
+------------------------------------+----------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: SENSORS:inst1|I2C_CORE:I2C|ControllerI2C:U1|altsyncram:RAM_rtl_1 ;
+------------------------------------+----------------------+-------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                  ;
+------------------------------------+----------------------+-------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                               ;
; WIDTH_A                            ; 8                    ; Untyped                                               ;
; WIDTHAD_A                          ; 8                    ; Untyped                                               ;
; NUMWORDS_A                         ; 256                  ; Untyped                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WIDTH_B                            ; 8                    ; Untyped                                               ;
; WIDTHAD_B                          ; 8                    ; Untyped                                               ;
; NUMWORDS_B                         ; 256                  ; Untyped                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                               ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                               ;
; CBXI_PARAMETER                     ; altsyncram_psd1      ; Untyped                                               ;
+------------------------------------+----------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0 ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                                                                                                                                                                                                 ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                                                                                                                                                                                              ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                                                                                                                                                                                                              ;
; TAP_DISTANCE   ; 3              ; Untyped                                                                                                                                                                                                                                                                                              ;
; WIDTH          ; 49             ; Untyped                                                                                                                                                                                                                                                                                              ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                                                                                                                                                                                              ;
; CBXI_PARAMETER ; shift_taps_16n ; Untyped                                                                                                                                                                                                                                                                                              ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: NiosII:inst|cpu:the_cpu|lpm_add_sub:Add17 ;
+------------------------+--------------+----------------------------------------------------+
; Parameter Name         ; Value        ; Type                                               ;
+------------------------+--------------+----------------------------------------------------+
; LPM_WIDTH              ; 33           ; Untyped                                            ;
; LPM_REPRESENTATION     ; UNSIGNED     ; Untyped                                            ;
; LPM_DIRECTION          ; DEFAULT      ; Untyped                                            ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                            ;
; LPM_PIPELINE           ; 0            ; Untyped                                            ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                            ;
; REGISTERED_AT_END      ; 0            ; Untyped                                            ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                            ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                            ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                            ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                 ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                            ;
; USE_WYS                ; OFF          ; Untyped                                            ;
; STYLE                  ; FAST         ; Untyped                                            ;
; CBXI_PARAMETER         ; add_sub_qvi  ; Untyped                                            ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                     ;
+------------------------+--------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                   ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                  ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 13                                                                                                                                                                                                     ;
; Entity Instance                           ; NiosII:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram                                                                                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                              ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 2048                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 2048                                                                                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                              ;
; Entity Instance                           ; NiosII:inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                         ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                              ;
;     -- WIDTH_A                            ; 22                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 22                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 256                                                                                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                               ;
; Entity Instance                           ; NiosII:inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram                                                                                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                              ;
;     -- WIDTH_A                            ; 2                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 2                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 256                                                                                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                               ;
; Entity Instance                           ; NiosII:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                              ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                               ;
; Entity Instance                           ; NiosII:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                              ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                               ;
; Entity Instance                           ; NiosII:inst|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram                                                                                                                         ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                              ;
;     -- WIDTH_A                            ; 17                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 128                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 17                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 128                                                                                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                               ;
; Entity Instance                           ; NiosII:inst|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data|altsyncram:the_altsyncram                                                                                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                              ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                              ;
; Entity Instance                           ; NiosII:inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram                                                                                                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                              ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 8                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 8                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                               ;
; Entity Instance                           ; NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram     ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                                                        ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 256                                                                                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                               ;
; Entity Instance                           ; NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                                                        ;
;     -- WIDTH_A                            ; 36                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 128                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 36                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 128                                                                                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                               ;
; Entity Instance                           ; NiosII:inst|epcs_flash_controller:the_epcs_flash_controller|altsyncram:the_boot_copier_rom                                                                                                             ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                              ;
; Entity Instance                           ; SENSORS:inst1|I2C_CORE:I2C|ControllerI2C:U1|altsyncram:RAM_rtl_0                                                                                                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                              ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 256                                                                                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                              ;
; Entity Instance                           ; SENSORS:inst1|I2C_CORE:I2C|ControllerI2C:U1|altsyncram:RAM_rtl_1                                                                                                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                              ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 256                                                                                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                              ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; altmult_add Parameter Settings by Entity Instance                                                                                  ;
+---------------------------------------+--------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                      ;
+---------------------------------------+--------------------------------------------------------------------------------------------+
; Number of entity instances            ; 2                                                                                          ;
; Entity Instance                       ; NiosII:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                        ;
;     -- NUMBER_OF_MULTIPLIERS          ; 1                                                                                          ;
;     -- port_signa                     ; PORT_UNUSED                                                                                ;
;     -- port_signb                     ; PORT_UNUSED                                                                                ;
;     -- REPRESENTATION_A               ; UNSIGNED                                                                                   ;
;     -- REPRESENTATION_B               ; UNSIGNED                                                                                   ;
;     -- WIDTH_A                        ; 16                                                                                         ;
;     -- WIDTH_B                        ; 16                                                                                         ;
;     -- WIDTH_RESULT                   ; 32                                                                                         ;
; Entity Instance                       ; NiosII:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                        ;
;     -- NUMBER_OF_MULTIPLIERS          ; 1                                                                                          ;
;     -- port_signa                     ; PORT_UNUSED                                                                                ;
;     -- port_signb                     ; PORT_UNUSED                                                                                ;
;     -- REPRESENTATION_A               ; UNSIGNED                                                                                   ;
;     -- REPRESENTATION_B               ; UNSIGNED                                                                                   ;
;     -- WIDTH_A                        ; 16                                                                                         ;
;     -- WIDTH_B                        ; 16                                                                                         ;
;     -- WIDTH_RESULT                   ; 16                                                                                         ;
+---------------------------------------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                       ;
+---------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                                                                                                                                                                                                        ;
+---------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances            ; 1                                                                                                                                                                                                                                                                            ;
; Entity Instance                       ; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult ;
;     -- LPM_WIDTHA                     ; 24                                                                                                                                                                                                                                                                           ;
;     -- LPM_WIDTHB                     ; 24                                                                                                                                                                                                                                                                           ;
;     -- LPM_WIDTHP                     ; 48                                                                                                                                                                                                                                                                           ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                                                                                                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                                                                                                           ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                                                                                                           ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                                                                                                          ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                                                                                                                                                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                                                           ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                                                           ;
+---------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                            ;
+----------------------------+--------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                      ;
+----------------------------+--------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                          ;
; Entity Instance            ; NiosII:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                               ;
;     -- lpm_width           ; 8                                                                                          ;
;     -- LPM_NUMWORDS        ; 64                                                                                         ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                        ;
;     -- USE_EAB             ; ON                                                                                         ;
; Entity Instance            ; NiosII:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                               ;
;     -- lpm_width           ; 8                                                                                          ;
;     -- LPM_NUMWORDS        ; 64                                                                                         ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                        ;
;     -- USE_EAB             ; ON                                                                                         ;
+----------------------------+--------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                                                                                                                                                 ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                                                                                                                                                                                                                                     ;
; Entity Instance            ; NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0 ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                                                                                                                                                                                     ;
;     -- TAP_DISTANCE        ; 3                                                                                                                                                                                                                                                                                     ;
;     -- WIDTH               ; 49                                                                                                                                                                                                                                                                                    ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart:inst11|fifo:fifo_tx_unit"                                                      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; full ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart:inst11|mod_m_counter:baud_gen_unit"                                            ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SENSORS:inst1|I2C_CORE:I2C|CORE_I2C:U2"                                                    ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; i2c_error_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SENSORS:inst1|I2C_CORE:I2C"                                                          ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; ack_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "SENSORS:inst1|GPIO_Adapter:GPIO_MagneZ" ;
+------+-------+----------+------------------------------------------+
; Port ; Type  ; Severity ; Details                                  ;
+------+-------+----------+------------------------------------------+
; p_i  ; Input ; Info     ; Stuck at GND                             ;
+------+-------+----------+------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "SENSORS:inst1|GPIO_Adapter:GPIO_MagneY" ;
+------+-------+----------+------------------------------------------+
; Port ; Type  ; Severity ; Details                                  ;
+------+-------+----------+------------------------------------------+
; p_i  ; Input ; Info     ; Stuck at GND                             ;
+------+-------+----------+------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "SENSORS:inst1|GPIO_Adapter:GPIO_MagneX" ;
+------+-------+----------+------------------------------------------+
; Port ; Type  ; Severity ; Details                                  ;
+------+-------+----------+------------------------------------------+
; p_i  ; Input ; Info     ; Stuck at GND                             ;
+------+-------+----------+------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "SENSORS:inst1|GPIO_Adapter:GPIO_GyrosZ" ;
+------+-------+----------+------------------------------------------+
; Port ; Type  ; Severity ; Details                                  ;
+------+-------+----------+------------------------------------------+
; p_i  ; Input ; Info     ; Stuck at GND                             ;
+------+-------+----------+------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "SENSORS:inst1|GPIO_Adapter:GPIO_GyrosY" ;
+------+-------+----------+------------------------------------------+
; Port ; Type  ; Severity ; Details                                  ;
+------+-------+----------+------------------------------------------+
; p_i  ; Input ; Info     ; Stuck at GND                             ;
+------+-------+----------+------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "SENSORS:inst1|GPIO_Adapter:GPIO_GyrosX" ;
+------+-------+----------+------------------------------------------+
; Port ; Type  ; Severity ; Details                                  ;
+------+-------+----------+------------------------------------------+
; p_i  ; Input ; Info     ; Stuck at GND                             ;
+------+-------+----------+------------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "SENSORS:inst1|GPIO_Adapter:GPIO_TempGyro" ;
+------+-------+----------+--------------------------------------------+
; Port ; Type  ; Severity ; Details                                    ;
+------+-------+----------+--------------------------------------------+
; p_i  ; Input ; Info     ; Stuck at GND                               ;
+------+-------+----------+--------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "SENSORS:inst1|GPIO_Adapter:GPIO_AceleZ" ;
+------+-------+----------+------------------------------------------+
; Port ; Type  ; Severity ; Details                                  ;
+------+-------+----------+------------------------------------------+
; p_i  ; Input ; Info     ; Stuck at GND                             ;
+------+-------+----------+------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "SENSORS:inst1|GPIO_Adapter:GPIO_AceleY" ;
+------+-------+----------+------------------------------------------+
; Port ; Type  ; Severity ; Details                                  ;
+------+-------+----------+------------------------------------------+
; p_i  ; Input ; Info     ; Stuck at GND                             ;
+------+-------+----------+------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "SENSORS:inst1|GPIO_Adapter:GPIO_AceleX" ;
+------+-------+----------+------------------------------------------+
; Port ; Type  ; Severity ; Details                                  ;
+------+-------+----------+------------------------------------------+
; p_i  ; Input ; Info     ; Stuck at GND                             ;
+------+-------+----------+------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SENSORS:inst1|AddrSpace:Addr_Space"                                                          ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; stb_o[14..12] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; stb_o[0]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "SENSORS:inst1|SBAController:MasterController" ;
+-------+-------+----------+-----------------------------------------------+
; Port  ; Type  ; Severity ; Details                                       ;
+-------+-------+----------+-----------------------------------------------+
; ack_i ; Input ; Info     ; Stuck at VCC                                  ;
+-------+-------+----------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NiosII:inst|NiosII_reset_sdram_clk_domain_synch_module:NiosII_reset_sdram_clk_domain_synch" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                   ;
+---------+-------+----------+-------------------------------------------------------------------------------------------+
; data_in ; Input ; Info     ; Stuck at VCC                                                                              ;
+---------+-------+----------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NiosII:inst|NiosII_reset_clk_50_domain_synch_module:NiosII_reset_clk_50_domain_synch" ;
+---------+-------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                             ;
+---------+-------+----------+-------------------------------------------------------------------------------------+
; data_in ; Input ; Info     ; Stuck at VCC                                                                        ;
+---------+-------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NiosII:inst|NiosII_reset_sys_clk_domain_synch_module:NiosII_reset_sys_clk_domain_synch" ;
+---------+-------+----------+---------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                               ;
+---------+-------+----------+---------------------------------------------------------------------------------------+
; data_in ; Input ; Info     ; Stuck at VCC                                                                          ;
+---------+-------+----------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NiosII:inst|uart_xbee:the_uart_xbee|uart_xbee_regs:the_uart_xbee_regs" ;
+--------+-------+----------+-----------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                               ;
+--------+-------+----------+-----------------------------------------------------------------------+
; clk_en ; Input ; Info     ; Stuck at VCC                                                          ;
+--------+-------+----------+-----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NiosII:inst|uart_xbee:the_uart_xbee|uart_xbee_rx:the_uart_xbee_rx" ;
+--------+-------+----------+-------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                           ;
+--------+-------+----------+-------------------------------------------------------------------+
; clk_en ; Input ; Info     ; Stuck at VCC                                                      ;
+--------+-------+----------+-------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NiosII:inst|uart_xbee:the_uart_xbee|uart_xbee_tx:the_uart_xbee_tx" ;
+--------+-------+----------+-------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                           ;
+--------+-------+----------+-------------------------------------------------------------------+
; clk_en ; Input ; Info     ; Stuck at VCC                                                      ;
+--------+-------+----------+-------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NiosII:inst|uart_xbee_s1_arbitrator:the_uart_xbee_s1"                                                             ;
+------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                               ; Type   ; Severity ; Details                                                                             ;
+------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; uart_xbee_s1_dataavailable_from_sa ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; uart_xbee_s1_readyfordata_from_sa  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NiosII:inst|uart_gps:the_uart_gps|uart_gps_regs:the_uart_gps_regs" ;
+--------+-------+----------+-------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                           ;
+--------+-------+----------+-------------------------------------------------------------------+
; clk_en ; Input ; Info     ; Stuck at VCC                                                      ;
+--------+-------+----------+-------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NiosII:inst|uart_gps:the_uart_gps|uart_gps_rx:the_uart_gps_rx" ;
+--------+-------+----------+---------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                       ;
+--------+-------+----------+---------------------------------------------------------------+
; clk_en ; Input ; Info     ; Stuck at VCC                                                  ;
+--------+-------+----------+---------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NiosII:inst|uart_gps:the_uart_gps|uart_gps_tx:the_uart_gps_tx" ;
+--------+-------+----------+---------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                       ;
+--------+-------+----------+---------------------------------------------------------------+
; clk_en ; Input ; Info     ; Stuck at VCC                                                  ;
+--------+-------+----------+---------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NiosII:inst|uart_gps_s1_arbitrator:the_uart_gps_s1"                                                              ;
+-----------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                              ; Type   ; Severity ; Details                                                                             ;
+-----------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; uart_gps_s1_dataavailable_from_sa ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; uart_gps_s1_readyfordata_from_sa  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "NiosII:inst|sysid:the_sysid" ;
+-------+-------+----------+------------------------------+
; Port  ; Type  ; Severity ; Details                      ;
+-------+-------+----------+------------------------------+
; clock ; Input ; Info     ; Stuck at GND                 ;
+-------+-------+----------+------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NiosII:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module"          ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NiosII:inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_NiosII_clock_1_out_to_sdram_s1_module:rdv_fifo_for_NiosII_clock_1_out_to_sdram_s1" ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; clear_fifo ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; sync_reset ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; empty      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                    ;
; full       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                    ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NiosII:inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_NiosII_clock_0_out_to_sdram_s1_module:rdv_fifo_for_NiosII_clock_0_out_to_sdram_s1" ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; clear_fifo ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; sync_reset ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; empty      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                    ;
; full       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                    ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NiosII:inst|pll:the_pll|pll_altpll_8ra2:sd1"                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; clk[4..2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; inclk[1]  ; Input  ; Info     ; Stuck at GND                                                                        ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NiosII:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic"                                                                     ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tck            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rti            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; shift          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; update         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; irq            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NiosII:inst|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave"                                              ;
+---------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                              ; Type   ; Severity ; Details                                                                             ;
+---------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; jtag_uart_avalon_jtag_slave_dataavailable_from_sa ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; jtag_uart_avalon_jtag_slave_readyfordata_from_sa  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NiosII:inst|epcs_flash_controller_epcs_control_port_arbitrator:the_epcs_flash_controller_epcs_control_port"                                  ;
+---------------------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                                          ; Type   ; Severity ; Details                                                                             ;
+---------------------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; epcs_flash_controller_epcs_control_port_dataavailable_from_sa ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; epcs_flash_controller_epcs_control_port_endofpacket_from_sa   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; epcs_flash_controller_epcs_control_port_readyfordata_from_sa  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt" ;
+--------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                              ;
+--------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data[31..23] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                         ;
+--------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt" ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data[5..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                           ;
; data[6]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                           ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altbarrel_shift_44e:rbarrel_shift" ;
+------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                       ;
+------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data[1..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                  ;
+------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altbarrel_shift_fjg:lbarrel_shift" ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                    ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; result[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NiosII:inst|cpu:the_cpu"                                                                           ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                             ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; a_ci_multi_a        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; a_ci_multi_b        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; a_ci_multi_c        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; a_ci_multi_clock    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; a_ci_multi_estatus  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; a_ci_multi_ipending ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; a_ci_multi_readra   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; a_ci_multi_readrb   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; a_ci_multi_reset    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; a_ci_multi_status   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; a_ci_multi_writerc  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NiosII:inst|NiosII_clock_2:the_NiosII_clock_2"                                                      ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; master_endofpacket   ; Input  ; Info     ; Stuck at GND                                                                        ;
; master_nativeaddress ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NiosII:inst|NiosII_clock_2_in_arbitrator:the_NiosII_clock_2_in"                                                      ;
+---------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                  ; Type   ; Severity ; Details                                                                             ;
+---------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; niosii_clock_2_in_endofpacket_from_sa ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NiosII:inst|NiosII_clock_1:the_NiosII_clock_1"                                                      ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; master_endofpacket   ; Input  ; Info     ; Stuck at GND                                                                        ;
; master_nativeaddress ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NiosII:inst|NiosII_clock_1_in_arbitrator:the_NiosII_clock_1_in"                                                      ;
+---------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                  ; Type   ; Severity ; Details                                                                             ;
+---------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; niosii_clock_1_in_endofpacket_from_sa ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NiosII:inst|NiosII_clock_0:the_NiosII_clock_0"                                                      ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; master_endofpacket   ; Input  ; Info     ; Stuck at GND                                                                        ;
; slave_writedata      ; Input  ; Info     ; Stuck at GND                                                                        ;
; master_nativeaddress ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NiosII:inst|NiosII_clock_0_in_arbitrator:the_NiosII_clock_0_in"                                                      ;
+---------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                  ; Type   ; Severity ; Details                                                                             ;
+---------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; niosii_clock_0_in_endofpacket_from_sa ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:02:38     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Aug 30 13:17:01 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Quad -c Quad
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file hdl/uart_tx.vhd
    Info (12022): Found design unit 1: uart_tx-arch
    Info (12023): Found entity 1: uart_tx
Info (12021): Found 2 design units, including 1 entities, in source file hdl/uart.vhd
    Info (12022): Found design unit 1: uart-str_arch
    Info (12023): Found entity 1: uart
Info (12021): Found 2 design units, including 1 entities, in source file hdl/mod_m.vhd
    Info (12022): Found design unit 1: mod_m_counter-arch
    Info (12023): Found entity 1: mod_m_counter
Info (12021): Found 2 design units, including 1 entities, in source file hdl/fifo.vhd
    Info (12022): Found design unit 1: fifo-arch
    Info (12023): Found entity 1: fifo
Info (12021): Found 2 design units, including 1 entities, in source file hdl/pwm.vhd
    Info (12022): Found design unit 1: PWM-behavioral
    Info (12023): Found entity 1: PWM
Info (12021): Found 2 design units, including 1 entities, in source file hdl/decoderpwm.vhd
    Info (12022): Found design unit 1: DecoderPwm-Behavioral
    Info (12023): Found entity 1: DecoderPwm
Info (12021): Found 2 design units, including 1 entities, in source file hdl/lib/syscon_v0.1.vhd
    Info (12022): Found design unit 1: SysCon-SysCon_arch
    Info (12023): Found entity 1: SysCon
Info (12021): Found 2 design units, including 0 entities, in source file hdl/lib/sbapkg_v4.9.vhd
    Info (12022): Found design unit 1: SBA_package
    Info (12022): Found design unit 2: SBA_package-body
Info (12021): Found 2 design units, including 1 entities, in source file hdl/lib/i2c_sendbyte.vhd
    Info (12022): Found design unit 1: CORE_I2C-arch_CORE_I2C
    Info (12023): Found entity 1: CORE_I2C
Info (12021): Found 2 design units, including 1 entities, in source file hdl/lib/i2c_bridge.vhd
    Info (12022): Found design unit 1: ControllerI2C-rtl
    Info (12023): Found entity 1: ControllerI2C
Info (12021): Found 2 design units, including 1 entities, in source file hdl/lib/i2c_adapter.vhd
    Info (12022): Found design unit 1: I2C_CORE-core_rtl
    Info (12023): Found entity 1: I2C_CORE
Info (12021): Found 2 design units, including 1 entities, in source file hdl/lib/gpio_adapter_v2.2.vhd
    Info (12022): Found design unit 1: GPIO_Adapter-Arch
    Info (12023): Found entity 1: GPIO_Adapter
Info (12021): Found 2 design units, including 1 entities, in source file hdl/lib/dataintf_v1.0.vhd
    Info (12022): Found design unit 1: DataIntf-DataIntf_Arch
    Info (12023): Found entity 1: DataIntf
Info (12021): Found 2 design units, including 1 entities, in source file hdl/sensors.vhd
    Info (12022): Found design unit 1: SENSORS-Test
    Info (12023): Found entity 1: SENSORS
Info (12021): Found 2 design units, including 1 entities, in source file hdl/sbacontroller_v1.47.vhd
    Info (12022): Found design unit 1: SBAController-SBAController_Arch
    Info (12023): Found entity 1: SBAController
Info (12021): Found 1 design units, including 0 entities, in source file hdl/sbacfg_v1.3.vhd
    Info (12022): Found design unit 1: SBA_config
Info (12021): Found 2 design units, including 1 entities, in source file hdl/addrspace_v3.2.vhd
    Info (12022): Found design unit 1: AddrSpace-AddrSpace_Arch
    Info (12023): Found entity 1: AddrSpace
Info (12021): Found 1 design units, including 1 entities, in source file quad.bdf
    Info (12023): Found entity 1: Quad
Info (12021): Found 1 design units, including 1 entities, in source file c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_wrapper.v
    Info (12023): Found entity 1: fpoint_wrapper
Info (12021): Found 23 design units, including 23 entities, in source file c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v
    Info (12023): Found entity 1: fpoint_qsys_mult_single
    Info (12023): Found entity 2: fpoint_qsys_addsub_single_altbarrel_shift_fjg
    Info (12023): Found entity 3: fpoint_qsys_addsub_single_altbarrel_shift_44e
    Info (12023): Found entity 4: fpoint_qsys_addsub_single_altpriority_encoder_i0b
    Info (12023): Found entity 5: fpoint_qsys_addsub_single_altpriority_encoder_l0b
    Info (12023): Found entity 6: fpoint_qsys_addsub_single_altpriority_encoder_q0b
    Info (12023): Found entity 7: fpoint_qsys_addsub_single_altpriority_encoder_iha
    Info (12023): Found entity 8: fpoint_qsys_addsub_single_altpriority_encoder_lha
    Info (12023): Found entity 9: fpoint_qsys_addsub_single_altpriority_encoder_qha
    Info (12023): Found entity 10: fpoint_qsys_addsub_single_altpriority_encoder_aja
    Info (12023): Found entity 11: fpoint_qsys_addsub_single_altpriority_encoder_a2b
    Info (12023): Found entity 12: fpoint_qsys_addsub_single_altpriority_encoder_9u8
    Info (12023): Found entity 13: fpoint_qsys_addsub_single_altpriority_encoder_64b
    Info (12023): Found entity 14: fpoint_qsys_addsub_single_altpriority_encoder_94b
    Info (12023): Found entity 15: fpoint_qsys_addsub_single_altpriority_encoder_e4b
    Info (12023): Found entity 16: fpoint_qsys_addsub_single_altpriority_encoder_u5b
    Info (12023): Found entity 17: fpoint_qsys_addsub_single_altpriority_encoder_6la
    Info (12023): Found entity 18: fpoint_qsys_addsub_single_altpriority_encoder_9la
    Info (12023): Found entity 19: fpoint_qsys_addsub_single_altpriority_encoder_ela
    Info (12023): Found entity 20: fpoint_qsys_addsub_single_altpriority_encoder_uma
    Info (12023): Found entity 21: fpoint_qsys_addsub_single_altpriority_encoder_tma
    Info (12023): Found entity 22: fpoint_qsys_addsub_single
    Info (12023): Found entity 23: fpoint_qsys
Info (12021): Found 36 design units, including 36 entities, in source file c:/altera/11.1sp1/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v
    Info (12023): Found entity 1: fpoint_hw_qsys_mult_single
    Info (12023): Found entity 2: fpoint_hw_qsys_addsub_single_altbarrel_shift_fjg
    Info (12023): Found entity 3: fpoint_hw_qsys_addsub_single_altbarrel_shift_44e
    Info (12023): Found entity 4: fpoint_hw_qsys_addsub_single_altpriority_encoder_i0b
    Info (12023): Found entity 5: fpoint_hw_qsys_addsub_single_altpriority_encoder_l0b
    Info (12023): Found entity 6: fpoint_hw_qsys_addsub_single_altpriority_encoder_q0b
    Info (12023): Found entity 7: fpoint_hw_qsys_addsub_single_altpriority_encoder_iha
    Info (12023): Found entity 8: fpoint_hw_qsys_addsub_single_altpriority_encoder_lha
    Info (12023): Found entity 9: fpoint_hw_qsys_addsub_single_altpriority_encoder_qha
    Info (12023): Found entity 10: fpoint_hw_qsys_addsub_single_altpriority_encoder_aja
    Info (12023): Found entity 11: fpoint_hw_qsys_addsub_single_altpriority_encoder_a2b
    Info (12023): Found entity 12: fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8
    Info (12023): Found entity 13: fpoint_hw_qsys_addsub_single_altpriority_encoder_64b
    Info (12023): Found entity 14: fpoint_hw_qsys_addsub_single_altpriority_encoder_94b
    Info (12023): Found entity 15: fpoint_hw_qsys_addsub_single_altpriority_encoder_e4b
    Info (12023): Found entity 16: fpoint_hw_qsys_addsub_single_altpriority_encoder_u5b
    Info (12023): Found entity 17: fpoint_hw_qsys_addsub_single_altpriority_encoder_6la
    Info (12023): Found entity 18: fpoint_hw_qsys_addsub_single_altpriority_encoder_9la
    Info (12023): Found entity 19: fpoint_hw_qsys_addsub_single_altpriority_encoder_ela
    Info (12023): Found entity 20: fpoint_hw_qsys_addsub_single_altpriority_encoder_uma
    Info (12023): Found entity 21: fpoint_hw_qsys_addsub_single_altpriority_encoder_tma
    Info (12023): Found entity 22: fpoint_hw_qsys_addsub_single
    Info (12023): Found entity 23: fpoint_hw_qsys_div_single_altfp_div_csa_vhf
    Info (12023): Found entity 24: fpoint_hw_qsys_div_single_altfp_div_csa_mke
    Info (12023): Found entity 25: fpoint_hw_qsys_div_single_altfp_div_csa_2jh
    Info (12023): Found entity 26: fpoint_hw_qsys_div_single_altfp_div_csa_rle
    Info (12023): Found entity 27: fpoint_hw_qsys_div_single_altfp_div_csa_pke
    Info (12023): Found entity 28: fpoint_hw_qsys_div_single_altfp_div_csa_qle
    Info (12023): Found entity 29: fpoint_hw_qsys_div_single_qds_block_mab
    Info (12023): Found entity 30: fpoint_hw_qsys_div_single_srt_block_int_02n
    Info (12023): Found entity 31: fpoint_hw_qsys_div_single_qds_block_ls9
    Info (12023): Found entity 32: fpoint_hw_qsys_div_single_srt_block_int_84n
    Info (12023): Found entity 33: fpoint_hw_qsys_div_single_srt_block_int_fum
    Info (12023): Found entity 34: fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh
    Info (12023): Found entity 35: fpoint_hw_qsys_div_single
    Info (12023): Found entity 36: fpoint_hw_qsys
Info (12021): Found 2 design units, including 1 entities, in source file cpu_altera_nios_custom_instr_floating_point_inst.vhd
    Info (12022): Found design unit 1: cpu_altera_nios_custom_instr_floating_point_inst-rtl
    Info (12023): Found entity 1: cpu_altera_nios_custom_instr_floating_point_inst
Info (12021): Found 8 design units, including 4 entities, in source file pll.vhd
    Info (12022): Found design unit 1: pll_dffpipe_l2c-RTL
    Info (12022): Found design unit 2: pll_stdsync_sv6-RTL
    Info (12022): Found design unit 3: pll_altpll_8ra2-RTL
    Info (12022): Found design unit 4: pll-RTL
    Info (12023): Found entity 1: pll_dffpipe_l2c
    Info (12023): Found entity 2: pll_stdsync_sv6
    Info (12023): Found entity 3: pll_altpll_8ra2
    Info (12023): Found entity 4: pll
Info (12021): Found 2 design units, including 1 entities, in source file hdl/tacometro.vhd
    Info (12022): Found design unit 1: Tacometro-Behavioral
    Info (12023): Found entity 1: Tacometro
Info (12127): Elaborating entity "Quad" for the top level hierarchy
Warning (12125): Using design file niosii.vhd, which is not specified as a design file for the current project, but contains definitions for 92 design units and 46 entities in project
    Info (12022): Found design unit 1: NiosII_clock_0_in_arbitrator-europa
    Info (12022): Found design unit 2: NiosII_clock_0_out_arbitrator-europa
    Info (12022): Found design unit 3: NiosII_clock_1_in_arbitrator-europa
    Info (12022): Found design unit 4: NiosII_clock_1_out_arbitrator-europa
    Info (12022): Found design unit 5: NiosII_clock_2_in_arbitrator-europa
    Info (12022): Found design unit 6: NiosII_clock_2_out_arbitrator-europa
    Info (12022): Found design unit 7: PWM_1_s1_arbitrator-europa
    Info (12022): Found design unit 8: PWM_2_s1_arbitrator-europa
    Info (12022): Found design unit 9: PWM_3_s1_arbitrator-europa
    Info (12022): Found design unit 10: PWM_4_s1_arbitrator-europa
    Info (12022): Found design unit 11: cpu_jtag_debug_module_arbitrator-europa
    Info (12022): Found design unit 12: cpu_custom_instruction_master_arbitrator-europa
    Info (12022): Found design unit 13: cpu_data_master_arbitrator-europa
    Info (12022): Found design unit 14: cpu_instruction_master_arbitrator-europa
    Info (12022): Found design unit 15: cpu_altera_nios_custom_instr_floating_point_inst_s1_arbitrator-europa
    Info (12022): Found design unit 16: data_tx_s1_arbitrator-europa
    Info (12022): Found design unit 17: duty_1_s1_arbitrator-europa
    Info (12022): Found design unit 18: duty_2_s1_arbitrator-europa
    Info (12022): Found design unit 19: duty_3_s1_arbitrator-europa
    Info (12022): Found design unit 20: duty_4_s1_arbitrator-europa
    Info (12022): Found design unit 21: entrada_ac_eje_X_s1_arbitrator-europa
    Info (12022): Found design unit 22: entrada_ac_eje_Y_s1_arbitrator-europa
    Info (12022): Found design unit 23: entrada_ac_eje_Z_s1_arbitrator-europa
    Info (12022): Found design unit 24: entrada_gy_eje_X_s1_arbitrator-europa
    Info (12022): Found design unit 25: entrada_gy_eje_Y_s1_arbitrator-europa
    Info (12022): Found design unit 26: entrada_gy_eje_Z_s1_arbitrator-europa
    Info (12022): Found design unit 27: entrada_ma_eje_X_s1_arbitrator-europa
    Info (12022): Found design unit 28: entrada_ma_eje_Y_s1_arbitrator-europa
    Info (12022): Found design unit 29: entrada_ma_eje_Z_s1_arbitrator-europa
    Info (12022): Found design unit 30: entrada_temp_s1_arbitrator-europa
    Info (12022): Found design unit 31: epcs_flash_controller_epcs_control_port_arbitrator-europa
    Info (12022): Found design unit 32: jtag_uart_avalon_jtag_slave_arbitrator-europa
    Info (12022): Found design unit 33: out_test_s1_arbitrator-europa
    Info (12022): Found design unit 34: pll_pll_slave_arbitrator-europa
    Info (12022): Found design unit 35: sample_time_s1_arbitrator-europa
    Info (12022): Found design unit 36: rdv_fifo_for_NiosII_clock_0_out_to_sdram_s1_module-europa
    Info (12022): Found design unit 37: rdv_fifo_for_NiosII_clock_1_out_to_sdram_s1_module-europa
    Info (12022): Found design unit 38: sdram_s1_arbitrator-europa
    Info (12022): Found design unit 39: sysid_control_slave_arbitrator-europa
    Info (12022): Found design unit 40: timer_ONOF_s1_arbitrator-europa
    Info (12022): Found design unit 41: uart_gps_s1_arbitrator-europa
    Info (12022): Found design unit 42: uart_xbee_s1_arbitrator-europa
    Info (12022): Found design unit 43: NiosII_reset_sys_clk_domain_synch_module-europa
    Info (12022): Found design unit 44: NiosII_reset_clk_50_domain_synch_module-europa
    Info (12022): Found design unit 45: NiosII_reset_sdram_clk_domain_synch_module-europa
    Info (12022): Found design unit 46: NiosII-europa
    Info (12023): Found entity 1: NiosII_clock_0_in_arbitrator
    Info (12023): Found entity 2: NiosII_clock_0_out_arbitrator
    Info (12023): Found entity 3: NiosII_clock_1_in_arbitrator
    Info (12023): Found entity 4: NiosII_clock_1_out_arbitrator
    Info (12023): Found entity 5: NiosII_clock_2_in_arbitrator
    Info (12023): Found entity 6: NiosII_clock_2_out_arbitrator
    Info (12023): Found entity 7: PWM_1_s1_arbitrator
    Info (12023): Found entity 8: PWM_2_s1_arbitrator
    Info (12023): Found entity 9: PWM_3_s1_arbitrator
    Info (12023): Found entity 10: PWM_4_s1_arbitrator
    Info (12023): Found entity 11: cpu_jtag_debug_module_arbitrator
    Info (12023): Found entity 12: cpu_custom_instruction_master_arbitrator
    Info (12023): Found entity 13: cpu_data_master_arbitrator
    Info (12023): Found entity 14: cpu_instruction_master_arbitrator
    Info (12023): Found entity 15: cpu_altera_nios_custom_instr_floating_point_inst_s1_arbitrator
    Info (12023): Found entity 16: data_tx_s1_arbitrator
    Info (12023): Found entity 17: duty_1_s1_arbitrator
    Info (12023): Found entity 18: duty_2_s1_arbitrator
    Info (12023): Found entity 19: duty_3_s1_arbitrator
    Info (12023): Found entity 20: duty_4_s1_arbitrator
    Info (12023): Found entity 21: entrada_ac_eje_X_s1_arbitrator
    Info (12023): Found entity 22: entrada_ac_eje_Y_s1_arbitrator
    Info (12023): Found entity 23: entrada_ac_eje_Z_s1_arbitrator
    Info (12023): Found entity 24: entrada_gy_eje_X_s1_arbitrator
    Info (12023): Found entity 25: entrada_gy_eje_Y_s1_arbitrator
    Info (12023): Found entity 26: entrada_gy_eje_Z_s1_arbitrator
    Info (12023): Found entity 27: entrada_ma_eje_X_s1_arbitrator
    Info (12023): Found entity 28: entrada_ma_eje_Y_s1_arbitrator
    Info (12023): Found entity 29: entrada_ma_eje_Z_s1_arbitrator
    Info (12023): Found entity 30: entrada_temp_s1_arbitrator
    Info (12023): Found entity 31: epcs_flash_controller_epcs_control_port_arbitrator
    Info (12023): Found entity 32: jtag_uart_avalon_jtag_slave_arbitrator
    Info (12023): Found entity 33: out_test_s1_arbitrator
    Info (12023): Found entity 34: pll_pll_slave_arbitrator
    Info (12023): Found entity 35: sample_time_s1_arbitrator
    Info (12023): Found entity 36: rdv_fifo_for_NiosII_clock_0_out_to_sdram_s1_module
    Info (12023): Found entity 37: rdv_fifo_for_NiosII_clock_1_out_to_sdram_s1_module
    Info (12023): Found entity 38: sdram_s1_arbitrator
    Info (12023): Found entity 39: sysid_control_slave_arbitrator
    Info (12023): Found entity 40: timer_ONOF_s1_arbitrator
    Info (12023): Found entity 41: uart_gps_s1_arbitrator
    Info (12023): Found entity 42: uart_xbee_s1_arbitrator
    Info (12023): Found entity 43: NiosII_reset_sys_clk_domain_synch_module
    Info (12023): Found entity 44: NiosII_reset_clk_50_domain_synch_module
    Info (12023): Found entity 45: NiosII_reset_sdram_clk_domain_synch_module
    Info (12023): Found entity 46: NiosII
Info (12128): Elaborating entity "NiosII" for hierarchy "NiosII:inst"
Info (12128): Elaborating entity "NiosII_clock_0_in_arbitrator" for hierarchy "NiosII:inst|NiosII_clock_0_in_arbitrator:the_NiosII_clock_0_in"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12128): Elaborating entity "NiosII_clock_0_out_arbitrator" for hierarchy "NiosII:inst|NiosII_clock_0_out_arbitrator:the_NiosII_clock_0_out"
Warning (12125): Using design file niosii_clock_0.vhd, which is not specified as a design file for the current project, but contains definitions for 10 design units and 5 entities in project
    Info (12022): Found design unit 1: NiosII_clock_0_edge_to_pulse-europa
    Info (12022): Found design unit 2: NiosII_clock_0_slave_FSM-europa
    Info (12022): Found design unit 3: NiosII_clock_0_master_FSM-europa
    Info (12022): Found design unit 4: NiosII_clock_0_bit_pipe-europa
    Info (12022): Found design unit 5: NiosII_clock_0-europa
    Info (12023): Found entity 1: NiosII_clock_0_edge_to_pulse
    Info (12023): Found entity 2: NiosII_clock_0_slave_FSM
    Info (12023): Found entity 3: NiosII_clock_0_master_FSM
    Info (12023): Found entity 4: NiosII_clock_0_bit_pipe
    Info (12023): Found entity 5: NiosII_clock_0
Info (12128): Elaborating entity "NiosII_clock_0" for hierarchy "NiosII:inst|NiosII_clock_0:the_NiosII_clock_0"
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "NiosII:inst|NiosII_clock_0:the_NiosII_clock_0|altera_std_synchronizer:the_altera_std_synchronizer"
Info (12130): Elaborated megafunction instantiation "NiosII:inst|NiosII_clock_0:the_NiosII_clock_0|altera_std_synchronizer:the_altera_std_synchronizer"
Info (12133): Instantiated megafunction "NiosII:inst|NiosII_clock_0:the_NiosII_clock_0|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter:
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "NiosII_clock_0_edge_to_pulse" for hierarchy "NiosII:inst|NiosII_clock_0:the_NiosII_clock_0|NiosII_clock_0_edge_to_pulse:read_done_edge_to_pulse"
Info (12128): Elaborating entity "NiosII_clock_0_slave_FSM" for hierarchy "NiosII:inst|NiosII_clock_0:the_NiosII_clock_0|NiosII_clock_0_slave_FSM:slave_FSM"
Info (12128): Elaborating entity "NiosII_clock_0_master_FSM" for hierarchy "NiosII:inst|NiosII_clock_0:the_NiosII_clock_0|NiosII_clock_0_master_FSM:master_FSM"
Info (12128): Elaborating entity "NiosII_clock_0_bit_pipe" for hierarchy "NiosII:inst|NiosII_clock_0:the_NiosII_clock_0|NiosII_clock_0_bit_pipe:endofpacket_bit_pipe"
Info (12128): Elaborating entity "NiosII_clock_1_in_arbitrator" for hierarchy "NiosII:inst|NiosII_clock_1_in_arbitrator:the_NiosII_clock_1_in"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12128): Elaborating entity "NiosII_clock_1_out_arbitrator" for hierarchy "NiosII:inst|NiosII_clock_1_out_arbitrator:the_NiosII_clock_1_out"
Warning (12125): Using design file niosii_clock_1.vhd, which is not specified as a design file for the current project, but contains definitions for 10 design units and 5 entities in project
    Info (12022): Found design unit 1: NiosII_clock_1_edge_to_pulse-europa
    Info (12022): Found design unit 2: NiosII_clock_1_slave_FSM-europa
    Info (12022): Found design unit 3: NiosII_clock_1_master_FSM-europa
    Info (12022): Found design unit 4: NiosII_clock_1_bit_pipe-europa
    Info (12022): Found design unit 5: NiosII_clock_1-europa
    Info (12023): Found entity 1: NiosII_clock_1_edge_to_pulse
    Info (12023): Found entity 2: NiosII_clock_1_slave_FSM
    Info (12023): Found entity 3: NiosII_clock_1_master_FSM
    Info (12023): Found entity 4: NiosII_clock_1_bit_pipe
    Info (12023): Found entity 5: NiosII_clock_1
Info (12128): Elaborating entity "NiosII_clock_1" for hierarchy "NiosII:inst|NiosII_clock_1:the_NiosII_clock_1"
Info (12128): Elaborating entity "NiosII_clock_1_edge_to_pulse" for hierarchy "NiosII:inst|NiosII_clock_1:the_NiosII_clock_1|NiosII_clock_1_edge_to_pulse:read_done_edge_to_pulse"
Info (12128): Elaborating entity "NiosII_clock_1_slave_FSM" for hierarchy "NiosII:inst|NiosII_clock_1:the_NiosII_clock_1|NiosII_clock_1_slave_FSM:slave_FSM"
Info (12128): Elaborating entity "NiosII_clock_1_master_FSM" for hierarchy "NiosII:inst|NiosII_clock_1:the_NiosII_clock_1|NiosII_clock_1_master_FSM:master_FSM"
Info (12128): Elaborating entity "NiosII_clock_1_bit_pipe" for hierarchy "NiosII:inst|NiosII_clock_1:the_NiosII_clock_1|NiosII_clock_1_bit_pipe:endofpacket_bit_pipe"
Info (12128): Elaborating entity "NiosII_clock_2_in_arbitrator" for hierarchy "NiosII:inst|NiosII_clock_2_in_arbitrator:the_NiosII_clock_2_in"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12128): Elaborating entity "NiosII_clock_2_out_arbitrator" for hierarchy "NiosII:inst|NiosII_clock_2_out_arbitrator:the_NiosII_clock_2_out"
Warning (12125): Using design file niosii_clock_2.vhd, which is not specified as a design file for the current project, but contains definitions for 10 design units and 5 entities in project
    Info (12022): Found design unit 1: NiosII_clock_2_edge_to_pulse-europa
    Info (12022): Found design unit 2: NiosII_clock_2_slave_FSM-europa
    Info (12022): Found design unit 3: NiosII_clock_2_master_FSM-europa
    Info (12022): Found design unit 4: NiosII_clock_2_bit_pipe-europa
    Info (12022): Found design unit 5: NiosII_clock_2-europa
    Info (12023): Found entity 1: NiosII_clock_2_edge_to_pulse
    Info (12023): Found entity 2: NiosII_clock_2_slave_FSM
    Info (12023): Found entity 3: NiosII_clock_2_master_FSM
    Info (12023): Found entity 4: NiosII_clock_2_bit_pipe
    Info (12023): Found entity 5: NiosII_clock_2
Info (12128): Elaborating entity "NiosII_clock_2" for hierarchy "NiosII:inst|NiosII_clock_2:the_NiosII_clock_2"
Info (12128): Elaborating entity "NiosII_clock_2_edge_to_pulse" for hierarchy "NiosII:inst|NiosII_clock_2:the_NiosII_clock_2|NiosII_clock_2_edge_to_pulse:read_done_edge_to_pulse"
Info (12128): Elaborating entity "NiosII_clock_2_slave_FSM" for hierarchy "NiosII:inst|NiosII_clock_2:the_NiosII_clock_2|NiosII_clock_2_slave_FSM:slave_FSM"
Info (12128): Elaborating entity "NiosII_clock_2_master_FSM" for hierarchy "NiosII:inst|NiosII_clock_2:the_NiosII_clock_2|NiosII_clock_2_master_FSM:master_FSM"
Info (12128): Elaborating entity "NiosII_clock_2_bit_pipe" for hierarchy "NiosII:inst|NiosII_clock_2:the_NiosII_clock_2|NiosII_clock_2_bit_pipe:endofpacket_bit_pipe"
Info (12128): Elaborating entity "PWM_1_s1_arbitrator" for hierarchy "NiosII:inst|PWM_1_s1_arbitrator:the_PWM_1_s1"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Warning (12125): Using design file pwm_1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: PWM_1-europa
    Info (12023): Found entity 1: PWM_1
Info (12128): Elaborating entity "PWM_1" for hierarchy "NiosII:inst|PWM_1:the_PWM_1"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12128): Elaborating entity "PWM_2_s1_arbitrator" for hierarchy "NiosII:inst|PWM_2_s1_arbitrator:the_PWM_2_s1"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Warning (12125): Using design file pwm_2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: PWM_2-europa
    Info (12023): Found entity 1: PWM_2
Info (12128): Elaborating entity "PWM_2" for hierarchy "NiosII:inst|PWM_2:the_PWM_2"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12128): Elaborating entity "PWM_3_s1_arbitrator" for hierarchy "NiosII:inst|PWM_3_s1_arbitrator:the_PWM_3_s1"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Warning (12125): Using design file pwm_3.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: PWM_3-europa
    Info (12023): Found entity 1: PWM_3
Info (12128): Elaborating entity "PWM_3" for hierarchy "NiosII:inst|PWM_3:the_PWM_3"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12128): Elaborating entity "PWM_4_s1_arbitrator" for hierarchy "NiosII:inst|PWM_4_s1_arbitrator:the_PWM_4_s1"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Warning (12125): Using design file pwm_4.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: PWM_4-europa
    Info (12023): Found entity 1: PWM_4
Info (12128): Elaborating entity "PWM_4" for hierarchy "NiosII:inst|PWM_4:the_PWM_4"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12128): Elaborating entity "cpu_jtag_debug_module_arbitrator" for hierarchy "NiosII:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12128): Elaborating entity "cpu_custom_instruction_master_arbitrator" for hierarchy "NiosII:inst|cpu_custom_instruction_master_arbitrator:the_cpu_custom_instruction_master"
Info (12128): Elaborating entity "cpu_data_master_arbitrator" for hierarchy "NiosII:inst|cpu_data_master_arbitrator:the_cpu_data_master"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12128): Elaborating entity "cpu_instruction_master_arbitrator" for hierarchy "NiosII:inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12021): Found 60 design units, including 30 entities, in source file cpu.vhd
    Info (12022): Found design unit 1: cpu_ic_data_module-europa
    Info (12022): Found design unit 2: cpu_ic_tag_module-europa
    Info (12022): Found design unit 3: cpu_bht_module-europa
    Info (12022): Found design unit 4: cpu_register_bank_a_module-europa
    Info (12022): Found design unit 5: cpu_register_bank_b_module-europa
    Info (12022): Found design unit 6: cpu_dc_tag_module-europa
    Info (12022): Found design unit 7: cpu_dc_data_module-europa
    Info (12022): Found design unit 8: cpu_dc_victim_module-europa
    Info (12022): Found design unit 9: cpu_nios2_oci_debug-europa
    Info (12022): Found design unit 10: cpu_ociram_lpm_dram_bdp_component_module-europa
    Info (12022): Found design unit 11: cpu_nios2_ocimem-europa
    Info (12022): Found design unit 12: cpu_nios2_avalon_reg-europa
    Info (12022): Found design unit 13: cpu_nios2_oci_break-europa
    Info (12022): Found design unit 14: cpu_nios2_oci_xbrk-europa
    Info (12022): Found design unit 15: cpu_nios2_oci_match_single-europa
    Info (12022): Found design unit 16: cpu_nios2_oci_match_paired-europa
    Info (12022): Found design unit 17: cpu_nios2_oci_dbrk-europa
    Info (12022): Found design unit 18: cpu_nios2_oci_itrace-europa
    Info (12022): Found design unit 19: cpu_nios2_oci_td_mode-europa
    Info (12022): Found design unit 20: cpu_nios2_oci_dtrace-europa
    Info (12022): Found design unit 21: cpu_nios2_oci_compute_tm_count-europa
    Info (12022): Found design unit 22: cpu_nios2_oci_fifowp_inc-europa
    Info (12022): Found design unit 23: cpu_nios2_oci_fifocount_inc-europa
    Info (12022): Found design unit 24: cpu_nios2_oci_fifo-europa
    Info (12022): Found design unit 25: cpu_nios2_oci_pib-europa
    Info (12022): Found design unit 26: cpu_traceram_lpm_dram_bdp_component_module-europa
    Info (12022): Found design unit 27: cpu_nios2_oci_im-europa
    Info (12022): Found design unit 28: cpu_nios2_performance_monitors-europa
    Info (12022): Found design unit 29: cpu_nios2_oci-europa
    Info (12022): Found design unit 30: cpu-europa
    Info (12023): Found entity 1: cpu_ic_data_module
    Info (12023): Found entity 2: cpu_ic_tag_module
    Info (12023): Found entity 3: cpu_bht_module
    Info (12023): Found entity 4: cpu_register_bank_a_module
    Info (12023): Found entity 5: cpu_register_bank_b_module
    Info (12023): Found entity 6: cpu_dc_tag_module
    Info (12023): Found entity 7: cpu_dc_data_module
    Info (12023): Found entity 8: cpu_dc_victim_module
    Info (12023): Found entity 9: cpu_nios2_oci_debug
    Info (12023): Found entity 10: cpu_ociram_lpm_dram_bdp_component_module
    Info (12023): Found entity 11: cpu_nios2_ocimem
    Info (12023): Found entity 12: cpu_nios2_avalon_reg
    Info (12023): Found entity 13: cpu_nios2_oci_break
    Info (12023): Found entity 14: cpu_nios2_oci_xbrk
    Info (12023): Found entity 15: cpu_nios2_oci_match_single
    Info (12023): Found entity 16: cpu_nios2_oci_match_paired
    Info (12023): Found entity 17: cpu_nios2_oci_dbrk
    Info (12023): Found entity 18: cpu_nios2_oci_itrace
    Info (12023): Found entity 19: cpu_nios2_oci_td_mode
    Info (12023): Found entity 20: cpu_nios2_oci_dtrace
    Info (12023): Found entity 21: cpu_nios2_oci_compute_tm_count
    Info (12023): Found entity 22: cpu_nios2_oci_fifowp_inc
    Info (12023): Found entity 23: cpu_nios2_oci_fifocount_inc
    Info (12023): Found entity 24: cpu_nios2_oci_fifo
    Info (12023): Found entity 25: cpu_nios2_oci_pib
    Info (12023): Found entity 26: cpu_traceram_lpm_dram_bdp_component_module
    Info (12023): Found entity 27: cpu_nios2_oci_im
    Info (12023): Found entity 28: cpu_nios2_performance_monitors
    Info (12023): Found entity 29: cpu_nios2_oci
    Info (12023): Found entity 30: cpu
Info (12128): Elaborating entity "cpu" for hierarchy "NiosII:inst|cpu:the_cpu"
Warning (12125): Using design file cpu_test_bench.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: cpu_test_bench-europa
    Info (12023): Found entity 1: cpu_test_bench
Info (12128): Elaborating entity "cpu_test_bench" for hierarchy "NiosII:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench"
Info (12128): Elaborating entity "cpu_ic_data_module" for hierarchy "NiosII:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data"
Info (12128): Elaborating entity "altsyncram" for hierarchy "NiosII:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "NiosII:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "NiosII:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "2048"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "11"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_sjd1.tdf
    Info (12023): Found entity 1: altsyncram_sjd1
Info (12128): Elaborating entity "altsyncram_sjd1" for hierarchy "NiosII:inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated"
Info (12128): Elaborating entity "cpu_ic_tag_module" for hierarchy "NiosII:inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag"
Info (12128): Elaborating entity "altsyncram" for hierarchy "NiosII:inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "NiosII:inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "NiosII:inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "cpu_ic_tag_ram.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "22"
    Info (12134): Parameter "width_b" = "22"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_o5g1.tdf
    Info (12023): Found entity 1: altsyncram_o5g1
Info (12128): Elaborating entity "altsyncram_o5g1" for hierarchy "NiosII:inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_o5g1:auto_generated"
Info (12128): Elaborating entity "cpu_bht_module" for hierarchy "NiosII:inst|cpu:the_cpu|cpu_bht_module:cpu_bht"
Info (12128): Elaborating entity "altsyncram" for hierarchy "NiosII:inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "NiosII:inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "NiosII:inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "cpu_bht_ram.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "2"
    Info (12134): Parameter "width_b" = "2"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bpf1.tdf
    Info (12023): Found entity 1: altsyncram_bpf1
Info (12128): Elaborating entity "altsyncram_bpf1" for hierarchy "NiosII:inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram|altsyncram_bpf1:auto_generated"
Info (12128): Elaborating entity "cpu_register_bank_a_module" for hierarchy "NiosII:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a"
Info (12128): Elaborating entity "altsyncram" for hierarchy "NiosII:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "NiosII:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "NiosII:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "cpu_rf_ram_a.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_b7f1.tdf
    Info (12023): Found entity 1: altsyncram_b7f1
Info (12128): Elaborating entity "altsyncram_b7f1" for hierarchy "NiosII:inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_b7f1:auto_generated"
Info (12128): Elaborating entity "cpu_register_bank_b_module" for hierarchy "NiosII:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b"
Info (12128): Elaborating entity "altsyncram" for hierarchy "NiosII:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "NiosII:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "NiosII:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "cpu_rf_ram_b.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_c7f1.tdf
    Info (12023): Found entity 1: altsyncram_c7f1
Info (12128): Elaborating entity "altsyncram_c7f1" for hierarchy "NiosII:inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_c7f1:auto_generated"
Info (12128): Elaborating entity "cpu_dc_tag_module" for hierarchy "NiosII:inst|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag"
Info (12128): Elaborating entity "altsyncram" for hierarchy "NiosII:inst|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "NiosII:inst|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "NiosII:inst|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "cpu_dc_tag_ram.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "numwords_b" = "128"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "17"
    Info (12134): Parameter "width_b" = "17"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "widthad_b" = "7"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bhf1.tdf
    Info (12023): Found entity 1: altsyncram_bhf1
Info (12128): Elaborating entity "altsyncram_bhf1" for hierarchy "NiosII:inst|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_bhf1:auto_generated"
Info (12128): Elaborating entity "cpu_dc_data_module" for hierarchy "NiosII:inst|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data"
Info (12128): Elaborating entity "altsyncram" for hierarchy "NiosII:inst|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "NiosII:inst|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "NiosII:inst|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "1024"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "10"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2jf1.tdf
    Info (12023): Found entity 1: altsyncram_2jf1
Info (12128): Elaborating entity "altsyncram_2jf1" for hierarchy "NiosII:inst|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data|altsyncram:the_altsyncram|altsyncram_2jf1:auto_generated"
Info (12128): Elaborating entity "cpu_dc_victim_module" for hierarchy "NiosII:inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim"
Info (12128): Elaborating entity "altsyncram" for hierarchy "NiosII:inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "NiosII:inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "NiosII:inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "8"
    Info (12134): Parameter "numwords_b" = "8"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "3"
    Info (12134): Parameter "widthad_b" = "3"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r3d1.tdf
    Info (12023): Found entity 1: altsyncram_r3d1
Info (12128): Elaborating entity "altsyncram_r3d1" for hierarchy "NiosII:inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated"
Warning (12125): Using design file cpu_mult_cell.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: cpu_mult_cell-europa
    Info (12023): Found entity 1: cpu_mult_cell
Info (12128): Elaborating entity "cpu_mult_cell" for hierarchy "NiosII:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12128): Elaborating entity "altmult_add" for hierarchy "NiosII:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1"
Info (12130): Elaborated megafunction instantiation "NiosII:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1"
Info (12133): Instantiated megafunction "NiosII:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1" with the following parameter:
    Info (12134): Parameter "addnsub_multiplier_pipeline_aclr1" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_register1" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "YES"
    Info (12134): Parameter "input_register_a0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b0" = "UNREGISTERED"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "intended_device_family" = "CYCLONEIVE"
    Info (12134): Parameter "lpm_type" = "altmult_add"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "multiplier_aclr0" = "ACLR0"
    Info (12134): Parameter "multiplier_register0" = "CLOCK0"
    Info (12134): Parameter "number_of_multipliers" = "1"
    Info (12134): Parameter "output_register" = "UNREGISTERED"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_signa" = "PORT_UNUSED"
    Info (12134): Parameter "port_signb" = "PORT_UNUSED"
    Info (12134): Parameter "representation_a" = "UNSIGNED"
    Info (12134): Parameter "representation_b" = "UNSIGNED"
    Info (12134): Parameter "signed_pipeline_aclr_a" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_aclr_b" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_register_a" = "CLOCK0"
    Info (12134): Parameter "signed_pipeline_register_b" = "CLOCK0"
    Info (12134): Parameter "signed_register_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_register_b" = "UNREGISTERED"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_result" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_add_mgr2.tdf
    Info (12023): Found entity 1: mult_add_mgr2
Info (12128): Elaborating entity "mult_add_mgr2" for hierarchy "NiosII:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/ded_mult_ks81.tdf
    Info (12023): Found entity 1: ded_mult_ks81
Info (12128): Elaborating entity "ded_mult_ks81" for hierarchy "NiosII:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_93c.tdf
    Info (12023): Found entity 1: dffpipe_93c
Info (12128): Elaborating entity "dffpipe_93c" for hierarchy "NiosII:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|dffpipe_93c:pre_result"
Info (12128): Elaborating entity "altmult_add" for hierarchy "NiosII:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2"
Info (12130): Elaborated megafunction instantiation "NiosII:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2"
Info (12133): Instantiated megafunction "NiosII:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2" with the following parameter:
    Info (12134): Parameter "addnsub_multiplier_pipeline_aclr1" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_register1" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "YES"
    Info (12134): Parameter "input_register_a0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b0" = "UNREGISTERED"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "intended_device_family" = "CYCLONEIVE"
    Info (12134): Parameter "lpm_type" = "altmult_add"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "multiplier_aclr0" = "ACLR0"
    Info (12134): Parameter "multiplier_register0" = "CLOCK0"
    Info (12134): Parameter "number_of_multipliers" = "1"
    Info (12134): Parameter "output_register" = "UNREGISTERED"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_signa" = "PORT_UNUSED"
    Info (12134): Parameter "port_signb" = "PORT_UNUSED"
    Info (12134): Parameter "representation_a" = "UNSIGNED"
    Info (12134): Parameter "representation_b" = "UNSIGNED"
    Info (12134): Parameter "signed_pipeline_aclr_a" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_aclr_b" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_register_a" = "CLOCK0"
    Info (12134): Parameter "signed_pipeline_register_b" = "CLOCK0"
    Info (12134): Parameter "signed_register_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_register_b" = "UNREGISTERED"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_result" = "16"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_add_ogr2.tdf
    Info (12023): Found entity 1: mult_add_ogr2
Info (12128): Elaborating entity "mult_add_ogr2" for hierarchy "NiosII:inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated"
Info (12128): Elaborating entity "cpu_nios2_oci" for hierarchy "NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci"
Info (12128): Elaborating entity "cpu_nios2_oci_debug" for hierarchy "NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug"
Info (12128): Elaborating entity "cpu_nios2_ocimem" for hierarchy "NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem"
Info (12128): Elaborating entity "cpu_ociram_lpm_dram_bdp_component_module" for hierarchy "NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component"
Info (12128): Elaborating entity "altsyncram" for hierarchy "NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "indata_aclr_a" = "NONE"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "init_file" = "cpu_ociram_default_contents.mif"
    Info (12134): Parameter "intended_device_family" = "CYCLONEIVE"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
    Info (12134): Parameter "wrcontrol_aclr_a" = "NONE"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_f572.tdf
    Info (12023): Found entity 1: altsyncram_f572
Info (12128): Elaborating entity "altsyncram_f572" for hierarchy "NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated"
Info (12128): Elaborating entity "cpu_nios2_avalon_reg" for hierarchy "NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg"
Info (12128): Elaborating entity "cpu_nios2_oci_break" for hierarchy "NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break"
Info (12128): Elaborating entity "cpu_nios2_oci_xbrk" for hierarchy "NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk"
Info (12128): Elaborating entity "cpu_nios2_oci_dbrk" for hierarchy "NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk"
Info (12128): Elaborating entity "cpu_nios2_oci_match_single" for hierarchy "NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single"
Info (12128): Elaborating entity "cpu_nios2_oci_match_paired" for hierarchy "NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired"
Info (12128): Elaborating entity "cpu_nios2_oci_itrace" for hierarchy "NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace"
Info (12128): Elaborating entity "cpu_nios2_oci_dtrace" for hierarchy "NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace"
Info (12128): Elaborating entity "cpu_nios2_oci_td_mode" for hierarchy "NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace|cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode"
Info (12128): Elaborating entity "cpu_nios2_oci_fifo" for hierarchy "NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo"
Info (12128): Elaborating entity "cpu_nios2_oci_compute_tm_count" for hierarchy "NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_nios2_oci_compute_tm_count:cpu_nios2_oci_compute_tm_count_tm_count"
Info (12128): Elaborating entity "cpu_nios2_oci_fifowp_inc" for hierarchy "NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_nios2_oci_fifowp_inc:cpu_nios2_oci_fifowp_inc_fifowp"
Info (12128): Elaborating entity "cpu_nios2_oci_fifocount_inc" for hierarchy "NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_nios2_oci_fifocount_inc:cpu_nios2_oci_fifocount_inc_fifocount"
Warning (12125): Using design file cpu_oci_test_bench.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: cpu_oci_test_bench-europa
    Info (12023): Found entity 1: cpu_oci_test_bench
Info (12128): Elaborating entity "cpu_oci_test_bench" for hierarchy "NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_oci_test_bench:the_cpu_oci_test_bench"
Info (12128): Elaborating entity "cpu_nios2_oci_pib" for hierarchy "NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_pib:the_cpu_nios2_oci_pib"
Info (12128): Elaborating entity "cpu_nios2_oci_im" for hierarchy "NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im"
Info (12128): Elaborating entity "cpu_traceram_lpm_dram_bdp_component_module" for hierarchy "NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component"
Info (12128): Elaborating entity "altsyncram" for hierarchy "NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "indata_aclr_a" = "NONE"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "init_file" = ""
    Info (12134): Parameter "intended_device_family" = "CYCLONEIVE"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "numwords_b" = "128"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "36"
    Info (12134): Parameter "width_b" = "36"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "widthad_b" = "7"
    Info (12134): Parameter "wrcontrol_aclr_a" = "NONE"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0a02.tdf
    Info (12023): Found entity 1: altsyncram_0a02
Info (12128): Elaborating entity "altsyncram_0a02" for hierarchy "NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated"
Warning (12125): Using design file cpu_jtag_debug_module_wrapper.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: cpu_jtag_debug_module_wrapper-europa
    Info (12023): Found entity 1: cpu_jtag_debug_module_wrapper
Info (12128): Elaborating entity "cpu_jtag_debug_module_wrapper" for hierarchy "NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper"
Warning (10296): VHDL warning at cpu_jtag_debug_module_wrapper.vhd(313): ignored assignment of value to null range
Warning (12125): Using design file cpu_jtag_debug_module_tck.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: cpu_jtag_debug_module_tck-europa
    Info (12023): Found entity 1: cpu_jtag_debug_module_tck
Info (12128): Elaborating entity "cpu_jtag_debug_module_tck" for hierarchy "NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck"
Warning (12125): Using design file cpu_jtag_debug_module_sysclk.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: cpu_jtag_debug_module_sysclk-europa
    Info (12023): Found entity 1: cpu_jtag_debug_module_sysclk
Info (12128): Elaborating entity "cpu_jtag_debug_module_sysclk" for hierarchy "NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk"
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy"
Info (12130): Elaborated megafunction instantiation "NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy"
Info (12133): Instantiated megafunction "NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy" with the following parameter:
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst"
Info (12131): Elaborated megafunction instantiation "NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy"
Info (12128): Elaborating entity "cpu_altera_nios_custom_instr_floating_point_inst_s1_arbitrator" for hierarchy "NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst_s1_arbitrator:the_cpu_altera_nios_custom_instr_floating_point_inst_s1"
Info (12128): Elaborating entity "cpu_altera_nios_custom_instr_floating_point_inst" for hierarchy "NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst"
Info (12128): Elaborating entity "fpoint_wrapper" for hierarchy "NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst"
Info (12128): Elaborating entity "fpoint_qsys" for hierarchy "NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance"
Info (12128): Elaborating entity "fpoint_qsys_mult_single" for hierarchy "NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_add_sub:exp_add_adder"
Info (12130): Elaborated megafunction instantiation "NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_add_sub:exp_add_adder"
Info (12133): Instantiated megafunction "NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_add_sub:exp_add_adder" with the following parameter:
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_width" = "9"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_1od.tdf
    Info (12023): Found entity 1: add_sub_1od
Info (12128): Elaborating entity "add_sub_1od" for hierarchy "NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_add_sub:exp_add_adder|add_sub_1od:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_add_sub:exp_adj_adder"
Info (12130): Elaborated megafunction instantiation "NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_add_sub:exp_adj_adder"
Info (12133): Instantiated megafunction "NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_add_sub:exp_adj_adder" with the following parameter:
    Info (12134): Parameter "lpm_pipeline" = "0"
    Info (12134): Parameter "lpm_width" = "10"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_d8c.tdf
    Info (12023): Found entity 1: add_sub_d8c
Info (12128): Elaborating entity "add_sub_d8c" for hierarchy "NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_add_sub:exp_adj_adder|add_sub_d8c:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_add_sub:exp_bias_subtr"
Info (12130): Elaborated megafunction instantiation "NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_add_sub:exp_bias_subtr"
Info (12133): Instantiated megafunction "NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_add_sub:exp_bias_subtr" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "SUB"
    Info (12134): Parameter "lpm_pipeline" = "0"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_width" = "10"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_0lg.tdf
    Info (12023): Found entity 1: add_sub_0lg
Info (12128): Elaborating entity "add_sub_0lg" for hierarchy "NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_add_sub:exp_bias_subtr|add_sub_0lg:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_add_sub:man_round_adder"
Info (12130): Elaborated megafunction instantiation "NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_add_sub:man_round_adder"
Info (12133): Instantiated megafunction "NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_add_sub:man_round_adder" with the following parameter:
    Info (12134): Parameter "lpm_pipeline" = "0"
    Info (12134): Parameter "lpm_width" = "25"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_ptb.tdf
    Info (12023): Found entity 1: add_sub_ptb
Info (12128): Elaborating entity "add_sub_ptb" for hierarchy "NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_add_sub:man_round_adder|add_sub_ptb:auto_generated"
Info (12128): Elaborating entity "lpm_mult" for hierarchy "NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult"
Info (12130): Elaborated megafunction instantiation "NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult"
Info (12133): Instantiated megafunction "NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult" with the following parameter:
    Info (12134): Parameter "lpm_pipeline" = "5"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_widtha" = "24"
    Info (12134): Parameter "lpm_widthb" = "24"
    Info (12134): Parameter "lpm_widthp" = "48"
    Info (12134): Parameter "lpm_widths" = "1"
    Info (12134): Parameter "lpm_type" = "lpm_mult"
    Info (12134): Parameter "lpm_hint" = "DEDICATED_MULTIPLIER_CIRCUITRY=YES"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_njt.tdf
    Info (12023): Found entity 1: mult_njt
Info (12128): Elaborating entity "mult_njt" for hierarchy "NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated"
Info (12128): Elaborating entity "fpoint_qsys_addsub_single" for hierarchy "NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub"
Info (12128): Elaborating entity "fpoint_qsys_addsub_single_altbarrel_shift_fjg" for hierarchy "NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altbarrel_shift_fjg:lbarrel_shift"
Info (12128): Elaborating entity "fpoint_qsys_addsub_single_altbarrel_shift_44e" for hierarchy "NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altbarrel_shift_44e:rbarrel_shift"
Info (12128): Elaborating entity "fpoint_qsys_addsub_single_altpriority_encoder_9u8" for hierarchy "NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt"
Info (12128): Elaborating entity "fpoint_qsys_addsub_single_altpriority_encoder_aja" for hierarchy "NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7"
Info (12128): Elaborating entity "fpoint_qsys_addsub_single_altpriority_encoder_q0b" for hierarchy "NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7|fpoint_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder10"
Info (12128): Elaborating entity "fpoint_qsys_addsub_single_altpriority_encoder_l0b" for hierarchy "NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7|fpoint_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder10|fpoint_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder11"
Info (12128): Elaborating entity "fpoint_qsys_addsub_single_altpriority_encoder_i0b" for hierarchy "NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7|fpoint_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder10|fpoint_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder11|fpoint_qsys_addsub_single_altpriority_encoder_i0b:altpriority_encoder13"
Info (12128): Elaborating entity "fpoint_qsys_addsub_single_altpriority_encoder_qha" for hierarchy "NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7|fpoint_qsys_addsub_single_altpriority_encoder_qha:altpriority_encoder9"
Info (12128): Elaborating entity "fpoint_qsys_addsub_single_altpriority_encoder_lha" for hierarchy "NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7|fpoint_qsys_addsub_single_altpriority_encoder_qha:altpriority_encoder9|fpoint_qsys_addsub_single_altpriority_encoder_lha:altpriority_encoder15"
Info (12128): Elaborating entity "fpoint_qsys_addsub_single_altpriority_encoder_iha" for hierarchy "NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7|fpoint_qsys_addsub_single_altpriority_encoder_qha:altpriority_encoder9|fpoint_qsys_addsub_single_altpriority_encoder_lha:altpriority_encoder15|fpoint_qsys_addsub_single_altpriority_encoder_iha:altpriority_encoder17"
Info (12128): Elaborating entity "fpoint_qsys_addsub_single_altpriority_encoder_a2b" for hierarchy "NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_qsys_addsub_single_altpriority_encoder_a2b:altpriority_encoder8"
Info (12128): Elaborating entity "fpoint_qsys_addsub_single_altpriority_encoder_tma" for hierarchy "NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt"
Info (12128): Elaborating entity "fpoint_qsys_addsub_single_altpriority_encoder_u5b" for hierarchy "NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21"
Info (12128): Elaborating entity "fpoint_qsys_addsub_single_altpriority_encoder_e4b" for hierarchy "NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21|fpoint_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder23"
Info (12128): Elaborating entity "fpoint_qsys_addsub_single_altpriority_encoder_94b" for hierarchy "NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21|fpoint_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder23|fpoint_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder25"
Info (12128): Elaborating entity "fpoint_qsys_addsub_single_altpriority_encoder_64b" for hierarchy "NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21|fpoint_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder23|fpoint_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder25|fpoint_qsys_addsub_single_altpriority_encoder_64b:altpriority_encoder27"
Info (12128): Elaborating entity "fpoint_qsys_addsub_single_altpriority_encoder_uma" for hierarchy "NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22"
Info (12128): Elaborating entity "fpoint_qsys_addsub_single_altpriority_encoder_ela" for hierarchy "NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22|fpoint_qsys_addsub_single_altpriority_encoder_ela:altpriority_encoder30"
Info (12128): Elaborating entity "fpoint_qsys_addsub_single_altpriority_encoder_9la" for hierarchy "NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22|fpoint_qsys_addsub_single_altpriority_encoder_ela:altpriority_encoder30|fpoint_qsys_addsub_single_altpriority_encoder_9la:altpriority_encoder32"
Info (12128): Elaborating entity "fpoint_qsys_addsub_single_altpriority_encoder_6la" for hierarchy "NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22|fpoint_qsys_addsub_single_altpriority_encoder_ela:altpriority_encoder30|fpoint_qsys_addsub_single_altpriority_encoder_9la:altpriority_encoder32|fpoint_qsys_addsub_single_altpriority_encoder_6la:altpriority_encoder34"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub1"
Info (12130): Elaborated megafunction instantiation "NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub1"
Info (12133): Instantiated megafunction "NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub1" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "SUB"
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_width" = "9"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_hth.tdf
    Info (12023): Found entity 1: add_sub_hth
Info (12128): Elaborating entity "add_sub_hth" for hierarchy "NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub1|add_sub_hth:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub3"
Info (12130): Elaborated megafunction instantiation "NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub3"
Info (12133): Instantiated megafunction "NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub3" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "SUB"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_width" = "6"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_70f.tdf
    Info (12023): Found entity 1: add_sub_70f
Info (12128): Elaborating entity "add_sub_70f" for hierarchy "NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub3|add_sub_70f:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub4"
Info (12130): Elaborated megafunction instantiation "NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub4"
Info (12133): Instantiated megafunction "NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub4" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_width" = "9"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_9ve.tdf
    Info (12023): Found entity 1: add_sub_9ve
Info (12128): Elaborating entity "add_sub_9ve" for hierarchy "NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub4|add_sub_9ve:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub5"
Info (12130): Elaborated megafunction instantiation "NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub5"
Info (12133): Instantiated megafunction "NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub5" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_width" = "9"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_gsh.tdf
    Info (12023): Found entity 1: add_sub_gsh
Info (12128): Elaborating entity "add_sub_gsh" for hierarchy "NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub5|add_sub_gsh:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_lower"
Info (12130): Elaborated megafunction instantiation "NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_lower"
Info (12133): Instantiated megafunction "NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_lower" with the following parameter:
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_width" = "14"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_glh.tdf
    Info (12023): Found entity 1: add_sub_glh
Info (12128): Elaborating entity "add_sub_glh" for hierarchy "NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_lower|add_sub_glh:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_upper0"
Info (12130): Elaborated megafunction instantiation "NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_upper0"
Info (12133): Instantiated megafunction "NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_upper0" with the following parameter:
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_width" = "14"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_l6h.tdf
    Info (12023): Found entity 1: add_sub_l6h
Info (12128): Elaborating entity "add_sub_l6h" for hierarchy "NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_upper0|add_sub_l6h:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_upper1"
Info (12130): Elaborated megafunction instantiation "NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_upper1"
Info (12133): Instantiated megafunction "NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_upper1" with the following parameter:
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_width" = "14"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_res_rounding_add_sub_lower"
Info (12130): Elaborated megafunction instantiation "NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_res_rounding_add_sub_lower"
Info (12133): Instantiated megafunction "NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_res_rounding_add_sub_lower" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_width" = "13"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_fff.tdf
    Info (12023): Found entity 1: add_sub_fff
Info (12128): Elaborating entity "add_sub_fff" for hierarchy "NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_res_rounding_add_sub_lower|add_sub_fff:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_res_rounding_add_sub_upper1"
Info (12130): Elaborated megafunction instantiation "NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_res_rounding_add_sub_upper1"
Info (12133): Instantiated megafunction "NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_res_rounding_add_sub_upper1" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_width" = "13"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_onf.tdf
    Info (12023): Found entity 1: add_sub_onf
Info (12128): Elaborating entity "add_sub_onf" for hierarchy "NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_res_rounding_add_sub_upper1|add_sub_onf:auto_generated"
Info (12128): Elaborating entity "lpm_compare" for hierarchy "NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_compare:trailing_zeros_limit_comparator"
Info (12130): Elaborated megafunction instantiation "NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_compare:trailing_zeros_limit_comparator"
Info (12133): Instantiated megafunction "NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_compare:trailing_zeros_limit_comparator" with the following parameter:
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_width" = "6"
    Info (12134): Parameter "lpm_type" = "lpm_compare"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_seg.tdf
    Info (12023): Found entity 1: cmpr_seg
Info (12128): Elaborating entity "cmpr_seg" for hierarchy "NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_compare:trailing_zeros_limit_comparator|cmpr_seg:auto_generated"
Info (12128): Elaborating entity "data_tx_s1_arbitrator" for hierarchy "NiosII:inst|data_tx_s1_arbitrator:the_data_tx_s1"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Warning (12125): Using design file data_tx.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: data_tx-europa
    Info (12023): Found entity 1: data_tx
Info (12128): Elaborating entity "data_tx" for hierarchy "NiosII:inst|data_tx:the_data_tx"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12128): Elaborating entity "duty_1_s1_arbitrator" for hierarchy "NiosII:inst|duty_1_s1_arbitrator:the_duty_1_s1"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Warning (12125): Using design file duty_1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: duty_1-europa
    Info (12023): Found entity 1: duty_1
Info (12128): Elaborating entity "duty_1" for hierarchy "NiosII:inst|duty_1:the_duty_1"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12128): Elaborating entity "duty_2_s1_arbitrator" for hierarchy "NiosII:inst|duty_2_s1_arbitrator:the_duty_2_s1"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Warning (12125): Using design file duty_2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: duty_2-europa
    Info (12023): Found entity 1: duty_2
Info (12128): Elaborating entity "duty_2" for hierarchy "NiosII:inst|duty_2:the_duty_2"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12128): Elaborating entity "duty_3_s1_arbitrator" for hierarchy "NiosII:inst|duty_3_s1_arbitrator:the_duty_3_s1"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Warning (12125): Using design file duty_3.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: duty_3-europa
    Info (12023): Found entity 1: duty_3
Info (12128): Elaborating entity "duty_3" for hierarchy "NiosII:inst|duty_3:the_duty_3"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12128): Elaborating entity "duty_4_s1_arbitrator" for hierarchy "NiosII:inst|duty_4_s1_arbitrator:the_duty_4_s1"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Warning (12125): Using design file duty_4.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: duty_4-europa
    Info (12023): Found entity 1: duty_4
Info (12128): Elaborating entity "duty_4" for hierarchy "NiosII:inst|duty_4:the_duty_4"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12128): Elaborating entity "entrada_ac_eje_X_s1_arbitrator" for hierarchy "NiosII:inst|entrada_ac_eje_X_s1_arbitrator:the_entrada_ac_eje_X_s1"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Warning (12125): Using design file entrada_ac_eje_x.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: entrada_ac_eje_X-europa
    Info (12023): Found entity 1: entrada_ac_eje_X
Info (12128): Elaborating entity "entrada_ac_eje_X" for hierarchy "NiosII:inst|entrada_ac_eje_X:the_entrada_ac_eje_X"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12128): Elaborating entity "entrada_ac_eje_Y_s1_arbitrator" for hierarchy "NiosII:inst|entrada_ac_eje_Y_s1_arbitrator:the_entrada_ac_eje_Y_s1"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Warning (12125): Using design file entrada_ac_eje_y.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: entrada_ac_eje_Y-europa
    Info (12023): Found entity 1: entrada_ac_eje_Y
Info (12128): Elaborating entity "entrada_ac_eje_Y" for hierarchy "NiosII:inst|entrada_ac_eje_Y:the_entrada_ac_eje_Y"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12128): Elaborating entity "entrada_ac_eje_Z_s1_arbitrator" for hierarchy "NiosII:inst|entrada_ac_eje_Z_s1_arbitrator:the_entrada_ac_eje_Z_s1"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Warning (12125): Using design file entrada_ac_eje_z.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: entrada_ac_eje_Z-europa
    Info (12023): Found entity 1: entrada_ac_eje_Z
Info (12128): Elaborating entity "entrada_ac_eje_Z" for hierarchy "NiosII:inst|entrada_ac_eje_Z:the_entrada_ac_eje_Z"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12128): Elaborating entity "entrada_gy_eje_X_s1_arbitrator" for hierarchy "NiosII:inst|entrada_gy_eje_X_s1_arbitrator:the_entrada_gy_eje_X_s1"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Warning (12125): Using design file entrada_gy_eje_x.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: entrada_gy_eje_X-europa
    Info (12023): Found entity 1: entrada_gy_eje_X
Info (12128): Elaborating entity "entrada_gy_eje_X" for hierarchy "NiosII:inst|entrada_gy_eje_X:the_entrada_gy_eje_X"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12128): Elaborating entity "entrada_gy_eje_Y_s1_arbitrator" for hierarchy "NiosII:inst|entrada_gy_eje_Y_s1_arbitrator:the_entrada_gy_eje_Y_s1"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Warning (12125): Using design file entrada_gy_eje_y.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: entrada_gy_eje_Y-europa
    Info (12023): Found entity 1: entrada_gy_eje_Y
Info (12128): Elaborating entity "entrada_gy_eje_Y" for hierarchy "NiosII:inst|entrada_gy_eje_Y:the_entrada_gy_eje_Y"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12128): Elaborating entity "entrada_gy_eje_Z_s1_arbitrator" for hierarchy "NiosII:inst|entrada_gy_eje_Z_s1_arbitrator:the_entrada_gy_eje_Z_s1"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Warning (12125): Using design file entrada_gy_eje_z.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: entrada_gy_eje_Z-europa
    Info (12023): Found entity 1: entrada_gy_eje_Z
Info (12128): Elaborating entity "entrada_gy_eje_Z" for hierarchy "NiosII:inst|entrada_gy_eje_Z:the_entrada_gy_eje_Z"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12128): Elaborating entity "entrada_ma_eje_X_s1_arbitrator" for hierarchy "NiosII:inst|entrada_ma_eje_X_s1_arbitrator:the_entrada_ma_eje_X_s1"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Warning (12125): Using design file entrada_ma_eje_x.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: entrada_ma_eje_X-europa
    Info (12023): Found entity 1: entrada_ma_eje_X
Info (12128): Elaborating entity "entrada_ma_eje_X" for hierarchy "NiosII:inst|entrada_ma_eje_X:the_entrada_ma_eje_X"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12128): Elaborating entity "entrada_ma_eje_Y_s1_arbitrator" for hierarchy "NiosII:inst|entrada_ma_eje_Y_s1_arbitrator:the_entrada_ma_eje_Y_s1"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Warning (12125): Using design file entrada_ma_eje_y.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: entrada_ma_eje_Y-europa
    Info (12023): Found entity 1: entrada_ma_eje_Y
Info (12128): Elaborating entity "entrada_ma_eje_Y" for hierarchy "NiosII:inst|entrada_ma_eje_Y:the_entrada_ma_eje_Y"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12128): Elaborating entity "entrada_ma_eje_Z_s1_arbitrator" for hierarchy "NiosII:inst|entrada_ma_eje_Z_s1_arbitrator:the_entrada_ma_eje_Z_s1"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Warning (12125): Using design file entrada_ma_eje_z.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: entrada_ma_eje_Z-europa
    Info (12023): Found entity 1: entrada_ma_eje_Z
Info (12128): Elaborating entity "entrada_ma_eje_Z" for hierarchy "NiosII:inst|entrada_ma_eje_Z:the_entrada_ma_eje_Z"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12128): Elaborating entity "entrada_temp_s1_arbitrator" for hierarchy "NiosII:inst|entrada_temp_s1_arbitrator:the_entrada_temp_s1"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Warning (12125): Using design file entrada_temp.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: entrada_temp-europa
    Info (12023): Found entity 1: entrada_temp
Info (12128): Elaborating entity "entrada_temp" for hierarchy "NiosII:inst|entrada_temp:the_entrada_temp"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12128): Elaborating entity "epcs_flash_controller_epcs_control_port_arbitrator" for hierarchy "NiosII:inst|epcs_flash_controller_epcs_control_port_arbitrator:the_epcs_flash_controller_epcs_control_port"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Warning (12125): Using design file epcs_flash_controller.vhd, which is not specified as a design file for the current project, but contains definitions for 4 design units and 2 entities in project
    Info (12022): Found design unit 1: epcs_flash_controller_sub-europa
    Info (12022): Found design unit 2: epcs_flash_controller-europa
    Info (12023): Found entity 1: epcs_flash_controller_sub
    Info (12023): Found entity 2: epcs_flash_controller
Info (12128): Elaborating entity "epcs_flash_controller" for hierarchy "NiosII:inst|epcs_flash_controller:the_epcs_flash_controller"
Info (12128): Elaborating entity "epcs_flash_controller_sub" for hierarchy "NiosII:inst|epcs_flash_controller:the_epcs_flash_controller|epcs_flash_controller_sub:the_epcs_flash_controller_sub"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12128): Elaborating entity "altsyncram" for hierarchy "NiosII:inst|epcs_flash_controller:the_epcs_flash_controller|altsyncram:the_boot_copier_rom"
Info (12130): Elaborated megafunction instantiation "NiosII:inst|epcs_flash_controller:the_epcs_flash_controller|altsyncram:the_boot_copier_rom"
Info (12133): Instantiated megafunction "NiosII:inst|epcs_flash_controller:the_epcs_flash_controller|altsyncram:the_boot_copier_rom" with the following parameter:
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "epcs_flash_controller_boot_rom_synth.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_c551.tdf
    Info (12023): Found entity 1: altsyncram_c551
Info (12128): Elaborating entity "altsyncram_c551" for hierarchy "NiosII:inst|epcs_flash_controller:the_epcs_flash_controller|altsyncram:the_boot_copier_rom|altsyncram_c551:auto_generated"
Info (12128): Elaborating entity "jtag_uart_avalon_jtag_slave_arbitrator" for hierarchy "NiosII:inst|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Warning (12125): Using design file jtag_uart.vhd, which is not specified as a design file for the current project, but contains definitions for 14 design units and 7 entities in project
    Info (12022): Found design unit 1: jtag_uart_log_module-europa
    Info (12022): Found design unit 2: jtag_uart_sim_scfifo_w-europa
    Info (12022): Found design unit 3: jtag_uart_scfifo_w-europa
    Info (12022): Found design unit 4: jtag_uart_drom_module-europa
    Info (12022): Found design unit 5: jtag_uart_sim_scfifo_r-europa
    Info (12022): Found design unit 6: jtag_uart_scfifo_r-europa
    Info (12022): Found design unit 7: jtag_uart-europa
    Info (12023): Found entity 1: jtag_uart_log_module
    Info (12023): Found entity 2: jtag_uart_sim_scfifo_w
    Info (12023): Found entity 3: jtag_uart_scfifo_w
    Info (12023): Found entity 4: jtag_uart_drom_module
    Info (12023): Found entity 5: jtag_uart_sim_scfifo_r
    Info (12023): Found entity 6: jtag_uart_scfifo_r
    Info (12023): Found entity 7: jtag_uart
Info (12128): Elaborating entity "jtag_uart" for hierarchy "NiosII:inst|jtag_uart:the_jtag_uart"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12128): Elaborating entity "jtag_uart_scfifo_w" for hierarchy "NiosII:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w"
Info (12128): Elaborating entity "scfifo" for hierarchy "NiosII:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo"
Info (12130): Elaborated megafunction instantiation "NiosII:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo"
Info (12133): Instantiated megafunction "NiosII:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo" with the following parameter:
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf
    Info (12023): Found entity 1: scfifo_jr21
Info (12128): Elaborating entity "scfifo_jr21" for hierarchy "NiosII:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf
    Info (12023): Found entity 1: a_dpfifo_q131
Info (12128): Elaborating entity "a_dpfifo_q131" for hierarchy "NiosII:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "NiosII:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf
    Info (12023): Found entity 1: cntr_do7
Info (12128): Elaborating entity "cntr_do7" for hierarchy "NiosII:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw"
Info (12021): Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf
    Info (12023): Found entity 1: dpram_nl21
Info (12128): Elaborating entity "dpram_nl21" for hierarchy "NiosII:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf
    Info (12023): Found entity 1: altsyncram_r1m1
Info (12128): Elaborating entity "altsyncram_r1m1" for hierarchy "NiosII:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf
    Info (12023): Found entity 1: cntr_1ob
Info (12128): Elaborating entity "cntr_1ob" for hierarchy "NiosII:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count"
Info (12128): Elaborating entity "jtag_uart_scfifo_r" for hierarchy "NiosII:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r"
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "NiosII:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic"
Info (12130): Elaborated megafunction instantiation "NiosII:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic"
Info (12133): Instantiated megafunction "NiosII:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic" with the following parameter:
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "out_test_s1_arbitrator" for hierarchy "NiosII:inst|out_test_s1_arbitrator:the_out_test_s1"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Warning (12125): Using design file out_test.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: out_test-europa
    Info (12023): Found entity 1: out_test
Info (12128): Elaborating entity "out_test" for hierarchy "NiosII:inst|out_test:the_out_test"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12128): Elaborating entity "pll_pll_slave_arbitrator" for hierarchy "NiosII:inst|pll_pll_slave_arbitrator:the_pll_pll_slave"
Warning (10541): VHDL Signal Declaration warning at niosii.vhd(8140): used implicit default value for signal "NiosII_clock_2_out_read_data_valid_pll_pll_slave" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12128): Elaborating entity "pll" for hierarchy "NiosII:inst|pll:the_pll"
Warning (10036): Verilog HDL or VHDL warning at pll.vhd(312): object "wire_w_address_range2w" assigned a value but never read
Info (12128): Elaborating entity "pll_stdsync_sv6" for hierarchy "NiosII:inst|pll:the_pll|pll_stdsync_sv6:stdsync2"
Info (12128): Elaborating entity "pll_dffpipe_l2c" for hierarchy "NiosII:inst|pll:the_pll|pll_stdsync_sv6:stdsync2|pll_dffpipe_l2c:dffpipe3"
Info (12128): Elaborating entity "pll_altpll_8ra2" for hierarchy "NiosII:inst|pll:the_pll|pll_altpll_8ra2:sd1"
Info (12128): Elaborating entity "sample_time_s1_arbitrator" for hierarchy "NiosII:inst|sample_time_s1_arbitrator:the_sample_time_s1"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Warning (12125): Using design file sample_time.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: sample_time-europa
    Info (12023): Found entity 1: sample_time
Info (12128): Elaborating entity "sample_time" for hierarchy "NiosII:inst|sample_time:the_sample_time"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12128): Elaborating entity "sdram_s1_arbitrator" for hierarchy "NiosII:inst|sdram_s1_arbitrator:the_sdram_s1"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12128): Elaborating entity "rdv_fifo_for_NiosII_clock_0_out_to_sdram_s1_module" for hierarchy "NiosII:inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_NiosII_clock_0_out_to_sdram_s1_module:rdv_fifo_for_NiosII_clock_0_out_to_sdram_s1"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12128): Elaborating entity "rdv_fifo_for_NiosII_clock_1_out_to_sdram_s1_module" for hierarchy "NiosII:inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_NiosII_clock_1_out_to_sdram_s1_module:rdv_fifo_for_NiosII_clock_1_out_to_sdram_s1"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Warning (12125): Using design file sdram.vhd, which is not specified as a design file for the current project, but contains definitions for 4 design units and 2 entities in project
    Info (12022): Found design unit 1: sdram_input_efifo_module-europa
    Info (12022): Found design unit 2: sdram-europa
    Info (12023): Found entity 1: sdram_input_efifo_module
    Info (12023): Found entity 2: sdram
Info (12128): Elaborating entity "sdram" for hierarchy "NiosII:inst|sdram:the_sdram"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12128): Elaborating entity "sdram_input_efifo_module" for hierarchy "NiosII:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12128): Elaborating entity "sysid_control_slave_arbitrator" for hierarchy "NiosII:inst|sysid_control_slave_arbitrator:the_sysid_control_slave"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Warning (12125): Using design file sysid.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: sysid-europa
    Info (12023): Found entity 1: sysid
Info (12128): Elaborating entity "sysid" for hierarchy "NiosII:inst|sysid:the_sysid"
Info (12128): Elaborating entity "timer_ONOF_s1_arbitrator" for hierarchy "NiosII:inst|timer_ONOF_s1_arbitrator:the_timer_ONOF_s1"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Warning (12125): Using design file timer_onof.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: timer_ONOF-europa
    Info (12023): Found entity 1: timer_ONOF
Info (12128): Elaborating entity "timer_ONOF" for hierarchy "NiosII:inst|timer_ONOF:the_timer_ONOF"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12128): Elaborating entity "uart_gps_s1_arbitrator" for hierarchy "NiosII:inst|uart_gps_s1_arbitrator:the_uart_gps_s1"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Warning (12125): Using design file uart_gps.vhd, which is not specified as a design file for the current project, but contains definitions for 14 design units and 7 entities in project
    Info (12022): Found design unit 1: uart_gps_log_module-europa
    Info (12022): Found design unit 2: uart_gps_tx-europa
    Info (12022): Found design unit 3: uart_gps_rx_stimulus_source_character_source_rom_module-europa
    Info (12022): Found design unit 4: uart_gps_rx_stimulus_source-europa
    Info (12022): Found design unit 5: uart_gps_rx-europa
    Info (12022): Found design unit 6: uart_gps_regs-europa
    Info (12022): Found design unit 7: uart_gps-europa
    Info (12023): Found entity 1: uart_gps_log_module
    Info (12023): Found entity 2: uart_gps_tx
    Info (12023): Found entity 3: uart_gps_rx_stimulus_source_character_source_rom_module
    Info (12023): Found entity 4: uart_gps_rx_stimulus_source
    Info (12023): Found entity 5: uart_gps_rx
    Info (12023): Found entity 6: uart_gps_regs
    Info (12023): Found entity 7: uart_gps
Info (12128): Elaborating entity "uart_gps" for hierarchy "NiosII:inst|uart_gps:the_uart_gps"
Info (12128): Elaborating entity "uart_gps_tx" for hierarchy "NiosII:inst|uart_gps:the_uart_gps|uart_gps_tx:the_uart_gps_tx"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12128): Elaborating entity "uart_gps_rx" for hierarchy "NiosII:inst|uart_gps:the_uart_gps|uart_gps_rx:the_uart_gps_rx"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12128): Elaborating entity "uart_gps_rx_stimulus_source" for hierarchy "NiosII:inst|uart_gps:the_uart_gps|uart_gps_rx:the_uart_gps_rx|uart_gps_rx_stimulus_source:the_uart_gps_rx_stimulus_source"
Info (12128): Elaborating entity "uart_gps_regs" for hierarchy "NiosII:inst|uart_gps:the_uart_gps|uart_gps_regs:the_uart_gps_regs"
Info (12128): Elaborating entity "uart_xbee_s1_arbitrator" for hierarchy "NiosII:inst|uart_xbee_s1_arbitrator:the_uart_xbee_s1"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Warning (12125): Using design file uart_xbee.vhd, which is not specified as a design file for the current project, but contains definitions for 14 design units and 7 entities in project
    Info (12022): Found design unit 1: uart_xbee_log_module-europa
    Info (12022): Found design unit 2: uart_xbee_tx-europa
    Info (12022): Found design unit 3: uart_xbee_rx_stimulus_source_character_source_rom_module-europa
    Info (12022): Found design unit 4: uart_xbee_rx_stimulus_source-europa
    Info (12022): Found design unit 5: uart_xbee_rx-europa
    Info (12022): Found design unit 6: uart_xbee_regs-europa
    Info (12022): Found design unit 7: uart_xbee-europa
    Info (12023): Found entity 1: uart_xbee_log_module
    Info (12023): Found entity 2: uart_xbee_tx
    Info (12023): Found entity 3: uart_xbee_rx_stimulus_source_character_source_rom_module
    Info (12023): Found entity 4: uart_xbee_rx_stimulus_source
    Info (12023): Found entity 5: uart_xbee_rx
    Info (12023): Found entity 6: uart_xbee_regs
    Info (12023): Found entity 7: uart_xbee
Info (12128): Elaborating entity "uart_xbee" for hierarchy "NiosII:inst|uart_xbee:the_uart_xbee"
Info (12128): Elaborating entity "uart_xbee_tx" for hierarchy "NiosII:inst|uart_xbee:the_uart_xbee|uart_xbee_tx:the_uart_xbee_tx"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12128): Elaborating entity "uart_xbee_rx" for hierarchy "NiosII:inst|uart_xbee:the_uart_xbee|uart_xbee_rx:the_uart_xbee_rx"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12128): Elaborating entity "uart_xbee_rx_stimulus_source" for hierarchy "NiosII:inst|uart_xbee:the_uart_xbee|uart_xbee_rx:the_uart_xbee_rx|uart_xbee_rx_stimulus_source:the_uart_xbee_rx_stimulus_source"
Info (12128): Elaborating entity "uart_xbee_regs" for hierarchy "NiosII:inst|uart_xbee:the_uart_xbee|uart_xbee_regs:the_uart_xbee_regs"
Info (12128): Elaborating entity "NiosII_reset_sys_clk_domain_synch_module" for hierarchy "NiosII:inst|NiosII_reset_sys_clk_domain_synch_module:NiosII_reset_sys_clk_domain_synch"
Info (12128): Elaborating entity "NiosII_reset_clk_50_domain_synch_module" for hierarchy "NiosII:inst|NiosII_reset_clk_50_domain_synch_module:NiosII_reset_clk_50_domain_synch"
Info (12128): Elaborating entity "NiosII_reset_sdram_clk_domain_synch_module" for hierarchy "NiosII:inst|NiosII_reset_sdram_clk_domain_synch_module:NiosII_reset_sdram_clk_domain_synch"
Info (12128): Elaborating entity "DecoderPwm" for hierarchy "DecoderPwm:inst6"
Info (12128): Elaborating entity "SENSORS" for hierarchy "SENSORS:inst1"
Warning (10541): VHDL Signal Declaration warning at SENSORS.vhd(71): used implicit default value for signal "INTi" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Info (12128): Elaborating entity "SysCon" for hierarchy "SENSORS:inst1|SysCon:Sys"
Info (12128): Elaborating entity "SBAController" for hierarchy "SENSORS:inst1|SBAController:MasterController"
Warning (10036): Verilog HDL or VHDL warning at SBAController_v1.47.vhd(153): object "reg1" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at SBAController_v1.47.vhd(154): object "reg2" assigned a value but never read
Warning (10037): Verilog HDL or VHDL warning at SBAController_v1.47.vhd(184): conditional expression evaluates to a constant
Info (12128): Elaborating entity "AddrSpace" for hierarchy "SENSORS:inst1|AddrSpace:Addr_Space"
Info (12128): Elaborating entity "GPIO_Adapter" for hierarchy "SENSORS:inst1|GPIO_Adapter:GPIO_AceleX"
Info (12128): Elaborating entity "DataIntf" for hierarchy "SENSORS:inst1|DataIntf:DataInt_AceleX"
Info (12128): Elaborating entity "I2C_CORE" for hierarchy "SENSORS:inst1|I2C_CORE:I2C"
Info (12128): Elaborating entity "ControllerI2C" for hierarchy "SENSORS:inst1|I2C_CORE:I2C|ControllerI2C:U1"
Warning (10541): VHDL Signal Declaration warning at I2C_BRIDGE.vhd(43): used implicit default value for signal "ACK_O" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10873): Using initial value X (don't care) for net "DAT_O[13..8]" at I2C_BRIDGE.vhd(46)
Info (12128): Elaborating entity "CORE_I2C" for hierarchy "SENSORS:inst1|I2C_CORE:I2C|CORE_I2C:U2"
Warning (10541): VHDL Signal Declaration warning at I2C_SENDBYTE.vhd(54): used implicit default value for signal "I2C_ERROR_O" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10037): Verilog HDL or VHDL warning at I2C_SENDBYTE.vhd(126): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at I2C_SENDBYTE.vhd(133): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at I2C_SENDBYTE.vhd(225): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at I2C_SENDBYTE.vhd(286): conditional expression evaluates to a constant
Info (12128): Elaborating entity "PWM" for hierarchy "PWM:inst2"
Info (12128): Elaborating entity "uart" for hierarchy "uart:inst11"
Info (12129): Elaborating entity "mod_m_counter" using architecture "A:arch" for hierarchy "uart:inst11|mod_m_counter:baud_gen_unit"
Info (12129): Elaborating entity "fifo" using architecture "A:arch" for hierarchy "uart:inst11|fifo:fifo_tx_unit"
Info (12129): Elaborating entity "uart_tx" using architecture "A:arch" for hierarchy "uart:inst11|uart_tx:uart_tx_unit"
Info (13014): Ignored 158 buffer(s)
    Info (13019): Ignored 158 SOFT buffer(s)
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13048): Converted tri-state node "SENSORS:inst1|DATIi[15]" into a selector
    Warning (13048): Converted tri-state node "SENSORS:inst1|DATIi[14]" into a selector
    Warning (13048): Converted tri-state node "SENSORS:inst1|DATIi[7]" into a selector
    Warning (13048): Converted tri-state node "SENSORS:inst1|DATIi[6]" into a selector
    Warning (13048): Converted tri-state node "SENSORS:inst1|DATIi[5]" into a selector
    Warning (13048): Converted tri-state node "SENSORS:inst1|DATIi[4]" into a selector
    Warning (13048): Converted tri-state node "SENSORS:inst1|DATIi[3]" into a selector
    Warning (13048): Converted tri-state node "SENSORS:inst1|DATIi[2]" into a selector
    Warning (13048): Converted tri-state node "SENSORS:inst1|DATIi[1]" into a selector
    Warning (13048): Converted tri-state node "SENSORS:inst1|DATIi[0]" into a selector
Info (13005): Duplicate registers merged to single register
Info (13005): Duplicate registers merged to single register
Info (13005): Duplicate registers merged to single register
Info (13005): Duplicate registers merged to single register
Warning (276020): Inferred RAM node "SENSORS:inst1|I2C_CORE:I2C|ControllerI2C:U1|RAM_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "SENSORS:inst1|I2C_CORE:I2C|ControllerI2C:U1|RAM_rtl_1" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (13005): Duplicate registers merged to single register
Info (19000): Inferred 3 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "SENSORS:inst1|I2C_CORE:I2C|ControllerI2C:U1|RAM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "SENSORS:inst1|I2C_CORE:I2C|ControllerI2C:U1|RAM_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 3
        Info (286033): Parameter WIDTH set to 49
Info (278001): Inferred 1 megafunctions from design logic
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "NiosII:inst|cpu:the_cpu|Add17"
Info (12130): Elaborated megafunction instantiation "SENSORS:inst1|I2C_CORE:I2C|ControllerI2C:U1|altsyncram:RAM_rtl_0"
Info (12133): Instantiated megafunction "SENSORS:inst1|I2C_CORE:I2C|ControllerI2C:U1|altsyncram:RAM_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "8"
    Info (12134): Parameter "NUMWORDS_B" = "256"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_psd1.tdf
    Info (12023): Found entity 1: altsyncram_psd1
Info (12130): Elaborated megafunction instantiation "NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0"
Info (12133): Instantiated megafunction "NiosII:inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "3"
    Info (12134): Parameter "WIDTH" = "49"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_16n.tdf
    Info (12023): Found entity 1: shift_taps_16n
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_d961.tdf
    Info (12023): Found entity 1: altsyncram_d961
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_24e.tdf
    Info (12023): Found entity 1: add_sub_24e
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf
    Info (12023): Found entity 1: cntr_6pf
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf
    Info (12023): Found entity 1: cmpr_ogc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_p8h.tdf
    Info (12023): Found entity 1: cntr_p8h
Info (12130): Elaborated megafunction instantiation "NiosII:inst|cpu:the_cpu|lpm_add_sub:Add17"
Info (12133): Instantiated megafunction "NiosII:inst|cpu:the_cpu|lpm_add_sub:Add17" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "33"
    Info (12134): Parameter "LPM_DIRECTION" = "DEFAULT"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "ONE_INPUT_IS_CONSTANT" = "NO"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_qvi.tdf
    Info (12023): Found entity 1: add_sub_qvi
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (13005): Duplicate registers merged to single register
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "DRAM_CKE" is stuck at VCC
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register SENSORS:inst1|I2C_CORE:I2C|CORE_I2C:U2|nSCK[1] will power up to High
    Critical Warning (18010): Register SENSORS:inst1|I2C_CORE:I2C|CORE_I2C:U2|nSCK[0] will power up to High
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 33 registers lost all their fanouts during netlist optimizations. The first 33 are displayed below.
    Info (17050): Register "SENSORS:inst1|SBAController:MasterController|\Main:stb" lost all its fanouts during netlist optimizations.
    Info (17050): Register "NiosII:inst|sdram_s1_arbitrator:the_sdram_s1|d1_reasons_to_wait" lost all its fanouts during netlist optimizations.
    Info (17050): Register "NiosII:inst|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_arb_share_counter" lost all its fanouts during netlist optimizations.
    Info (17050): Register "NiosII:inst|sdram_s1_arbitrator:the_sdram_s1|last_cycle_NiosII_clock_1_out_granted_slave_sdram_s1" lost all its fanouts during netlist optimizations.
    Info (17050): Register "NiosII:inst|sdram_s1_arbitrator:the_sdram_s1|last_cycle_NiosII_clock_0_out_granted_slave_sdram_s1" lost all its fanouts during netlist optimizations.
    Info (17050): Register "NiosII:inst|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_saved_chosen_master_vector[1]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "NiosII:inst|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_reg_firsttransfer" lost all its fanouts during netlist optimizations.
    Info (17050): Register "NiosII:inst|epcs_flash_controller_epcs_control_port_arbitrator:the_epcs_flash_controller_epcs_control_port|last_cycle_cpu_instruction_master_granted_slave_epcs_flash_controller_epcs_control_port" lost all its fanouts during netlist optimizations.
    Info (17050): Register "NiosII:inst|epcs_flash_controller_epcs_control_port_arbitrator:the_epcs_flash_controller_epcs_control_port|last_cycle_cpu_data_master_granted_slave_epcs_flash_controller_epcs_control_port" lost all its fanouts during netlist optimizations.
    Info (17050): Register "NiosII:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|last_cycle_cpu_instruction_master_granted_slave_cpu_jtag_debug_module" lost all its fanouts during netlist optimizations.
    Info (17050): Register "NiosII:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|last_cycle_cpu_data_master_granted_slave_cpu_jtag_debug_module" lost all its fanouts during netlist optimizations.
    Info (17050): Register "NiosII:inst|epcs_flash_controller_epcs_control_port_arbitrator:the_epcs_flash_controller_epcs_control_port|epcs_flash_controller_epcs_control_port_arb_share_counter[0]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "NiosII:inst|epcs_flash_controller_epcs_control_port_arbitrator:the_epcs_flash_controller_epcs_control_port|epcs_flash_controller_epcs_control_port_reg_firsttransfer" lost all its fanouts during netlist optimizations.
    Info (17050): Register "NiosII:inst|epcs_flash_controller_epcs_control_port_arbitrator:the_epcs_flash_controller_epcs_control_port|epcs_flash_controller_epcs_control_port_saved_chosen_master_vector[1]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "NiosII:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_arb_share_counter[0]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "NiosII:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_reg_firsttransfer" lost all its fanouts during netlist optimizations.
    Info (17050): Register "NiosII:inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_saved_chosen_master_vector[1]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "SENSORS:inst1|I2C_CORE:I2C|CORE_I2C:U2|state.WWaitSt" lost all its fanouts during netlist optimizations.
    Info (17050): Register "SENSORS:inst1|I2C_CORE:I2C|CORE_I2C:U2|state.WEndSt" lost all its fanouts during netlist optimizations.
    Info (17050): Register "SENSORS:inst1|I2C_CORE:I2C|CORE_I2C:U2|state.RAckSt" lost all its fanouts during netlist optimizations.
    Info (17050): Register "SENSORS:inst1|I2C_CORE:I2C|CORE_I2C:U2|state.RWaitSt" lost all its fanouts during netlist optimizations.
    Info (17050): Register "SENSORS:inst1|I2C_CORE:I2C|CORE_I2C:U2|state.REndSt" lost all its fanouts during netlist optimizations.
    Info (17050): Register "NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[7]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[8]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[9]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[10]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[11]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[12]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[13]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[14]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[15]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "NiosII:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[16]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "NiosII:inst|epcs_flash_controller_epcs_control_port_arbitrator:the_epcs_flash_controller_epcs_control_port|epcs_flash_controller_epcs_control_port_saved_chosen_master_vector[0]" lost all its fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding node "NiosII:inst|pll:the_pll|pll_altpll_8ra2:sd1|pll7"
Info (21057): Implemented 10956 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 12 input pins
    Info (21059): Implemented 37 output pins
    Info (21060): Implemented 18 bidirectional pins
    Info (21061): Implemented 10494 logic cells
    Info (21064): Implemented 382 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 11 DSP elements
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 207 warnings
    Info: Peak virtual memory: 472 megabytes
    Info: Processing ended: Tue Aug 30 13:20:52 2016
    Info: Elapsed time: 00:03:51
    Info: Total CPU time (on all processors): 00:03:42


