Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /cad/xilinx/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L secureip --snapshot tb_fault_injector_func_synth xil_defaultlib.tb_fault_injector xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9543] actual bit length 4 differs from formal bit length 1 for port 'FI_out[0]' [/home/azafeer/Desktop/test/fault_injector/tb_fault_injector.sv:32]
ERROR: [VRFC 10-395] cannot assign a packed type to an unpacked type [/home/azafeer/Desktop/test/fault_injector/tb_fault_injector.sv:32]
WARNING: [VRFC 10-3705] select index 3 into 'FI_out' is out of bounds [/home/azafeer/Desktop/test/fault_injector/tb_fault_injector.sv:32]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
