{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1644464451196 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1644464451286 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 09 22:40:49 2022 " "Processing started: Wed Feb 09 22:40:49 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1644464451286 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644464451286 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Acelerometro -c Acelerometro " "Command: quartus_map --read_settings_files=on --write_settings_files=off Acelerometro -c Acelerometro" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644464451287 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1644464458125 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1644464458126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/unsaved.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unsaved/synthesis/unsaved.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unsaved-rtl " "Found design unit 1: unsaved-rtl" {  } { { "unsaved/synthesis/unsaved.vhd" "" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/unsaved.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644464661968 ""} { "Info" "ISGN_ENTITY_NAME" "1 unsaved " "Found entity 1: unsaved" {  } { { "unsaved/synthesis/unsaved.vhd" "" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/unsaved.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644464661968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644464661968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "unsaved/synthesis/submodules/altera_reset_controller.v" "" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644464662128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644464662128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "unsaved/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644464662290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644464662290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_irq_mapper " "Found entity 1: unsaved_irq_mapper" {  } { { "unsaved/synthesis/submodules/unsaved_irq_mapper.sv" "" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/unsaved_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644464662300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644464662300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0 " "Found entity 1: unsaved_mm_interconnect_0" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" "" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644464662494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644464662494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_mm_interconnect_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_avalon_st_adapter_001 " "Found entity 1: unsaved_mm_interconnect_0_avalon_st_adapter_001" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_avalon_st_adapter_001.v" "" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644464662534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644464662534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: unsaved_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644464662563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644464662563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_avalon_st_adapter " "Found entity 1: unsaved_mm_interconnect_0_avalon_st_adapter" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_avalon_st_adapter.v" "" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644464662589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644464662589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644464662903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644464662903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "unsaved/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644464662970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644464662970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "unsaved/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644464662979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644464662979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "unsaved/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644464663028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644464663028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_rsp_mux " "Found entity 1: unsaved_mm_interconnect_0_rsp_mux" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_rsp_mux.sv" "" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644464663269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644464663269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file unsaved/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "unsaved/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644464663280 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "unsaved/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644464663280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644464663280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_rsp_demux " "Found entity 1: unsaved_mm_interconnect_0_rsp_demux" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_rsp_demux.sv" "" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644464663292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644464663292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_cmd_mux " "Found entity 1: unsaved_mm_interconnect_0_cmd_mux" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_cmd_mux.sv" "" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644464663303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644464663303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_cmd_demux " "Found entity 1: unsaved_mm_interconnect_0_cmd_demux" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_cmd_demux.sv" "" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644464663715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644464663715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "unsaved/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644464663726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644464663726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "unsaved/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644464663761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644464663761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file unsaved/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "unsaved/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644464663790 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "unsaved/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644464663790 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "unsaved/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644464663790 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "unsaved/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644464663790 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "unsaved/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644464663790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644464663790 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "unsaved/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1644464664105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "unsaved/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644464664369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644464664369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "unsaved/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644464664387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644464664387 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "unsaved/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1644464664393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "unsaved/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644464664402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644464664402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "unsaved/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644464664410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644464664410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "unsaved/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644464664417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644464664417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "unsaved/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644464664429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644464664429 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel unsaved_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at unsaved_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_003.sv" "" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1644464664449 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel unsaved_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at unsaved_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_003.sv" "" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1644464664455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_router_003_default_decode " "Found entity 1: unsaved_mm_interconnect_0_router_003_default_decode" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_003.sv" "" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644464664460 ""} { "Info" "ISGN_ENTITY_NAME" "2 unsaved_mm_interconnect_0_router_003 " "Found entity 2: unsaved_mm_interconnect_0_router_003" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_003.sv" "" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644464664460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644464664460 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel unsaved_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at unsaved_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_002.sv" "" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1644464664524 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel unsaved_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at unsaved_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_002.sv" "" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1644464664527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_router_002_default_decode " "Found entity 1: unsaved_mm_interconnect_0_router_002_default_decode" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_002.sv" "" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644464664531 ""} { "Info" "ISGN_ENTITY_NAME" "2 unsaved_mm_interconnect_0_router_002 " "Found entity 2: unsaved_mm_interconnect_0_router_002" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_002.sv" "" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644464664531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644464664531 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel unsaved_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at unsaved_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router.sv" "" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1644464664536 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel unsaved_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at unsaved_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router.sv" "" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1644464664537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_router_default_decode " "Found entity 1: unsaved_mm_interconnect_0_router_default_decode" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router.sv" "" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644464664557 ""} { "Info" "ISGN_ENTITY_NAME" "2 unsaved_mm_interconnect_0_router " "Found entity 2: unsaved_mm_interconnect_0_router" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router.sv" "" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644464664557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644464664557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "unsaved/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644464664569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644464664569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "unsaved/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644464664625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644464664625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "unsaved/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644464664637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644464664637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "unsaved/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644464664677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644464664677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "unsaved/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644464664686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644464664686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_sysid " "Found entity 1: unsaved_sysid" {  } { { "unsaved/synthesis/submodules/unsaved_sysid.v" "" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/unsaved_sysid.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644464664714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644464664714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2.v 21 21 " "Found 21 design units, including 21 entities, in source file unsaved/synthesis/submodules/unsaved_nios2.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_nios2_register_bank_a_module " "Found entity 1: unsaved_nios2_register_bank_a_module" {  } { { "unsaved/synthesis/submodules/unsaved_nios2.v" "" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/unsaved_nios2.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644464664839 ""} { "Info" "ISGN_ENTITY_NAME" "2 unsaved_nios2_register_bank_b_module " "Found entity 2: unsaved_nios2_register_bank_b_module" {  } { { "unsaved/synthesis/submodules/unsaved_nios2.v" "" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/unsaved_nios2.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644464664839 ""} { "Info" "ISGN_ENTITY_NAME" "3 unsaved_nios2_nios2_oci_debug " "Found entity 3: unsaved_nios2_nios2_oci_debug" {  } { { "unsaved/synthesis/submodules/unsaved_nios2.v" "" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/unsaved_nios2.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644464664839 ""} { "Info" "ISGN_ENTITY_NAME" "4 unsaved_nios2_ociram_sp_ram_module " "Found entity 4: unsaved_nios2_ociram_sp_ram_module" {  } { { "unsaved/synthesis/submodules/unsaved_nios2.v" "" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/unsaved_nios2.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644464664839 ""} { "Info" "ISGN_ENTITY_NAME" "5 unsaved_nios2_nios2_ocimem " "Found entity 5: unsaved_nios2_nios2_ocimem" {  } { { "unsaved/synthesis/submodules/unsaved_nios2.v" "" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/unsaved_nios2.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644464664839 ""} { "Info" "ISGN_ENTITY_NAME" "6 unsaved_nios2_nios2_avalon_reg " "Found entity 6: unsaved_nios2_nios2_avalon_reg" {  } { { "unsaved/synthesis/submodules/unsaved_nios2.v" "" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/unsaved_nios2.v" 543 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644464664839 ""} { "Info" "ISGN_ENTITY_NAME" "7 unsaved_nios2_nios2_oci_break " "Found entity 7: unsaved_nios2_nios2_oci_break" {  } { { "unsaved/synthesis/submodules/unsaved_nios2.v" "" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/unsaved_nios2.v" 636 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644464664839 ""} { "Info" "ISGN_ENTITY_NAME" "8 unsaved_nios2_nios2_oci_xbrk " "Found entity 8: unsaved_nios2_nios2_oci_xbrk" {  } { { "unsaved/synthesis/submodules/unsaved_nios2.v" "" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/unsaved_nios2.v" 931 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644464664839 ""} { "Info" "ISGN_ENTITY_NAME" "9 unsaved_nios2_nios2_oci_dbrk " "Found entity 9: unsaved_nios2_nios2_oci_dbrk" {  } { { "unsaved/synthesis/submodules/unsaved_nios2.v" "" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/unsaved_nios2.v" 1138 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644464664839 ""} { "Info" "ISGN_ENTITY_NAME" "10 unsaved_nios2_nios2_oci_itrace " "Found entity 10: unsaved_nios2_nios2_oci_itrace" {  } { { "unsaved/synthesis/submodules/unsaved_nios2.v" "" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/unsaved_nios2.v" 1325 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644464664839 ""} { "Info" "ISGN_ENTITY_NAME" "11 unsaved_nios2_nios2_oci_td_mode " "Found entity 11: unsaved_nios2_nios2_oci_td_mode" {  } { { "unsaved/synthesis/submodules/unsaved_nios2.v" "" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/unsaved_nios2.v" 1649 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644464664839 ""} { "Info" "ISGN_ENTITY_NAME" "12 unsaved_nios2_nios2_oci_dtrace " "Found entity 12: unsaved_nios2_nios2_oci_dtrace" {  } { { "unsaved/synthesis/submodules/unsaved_nios2.v" "" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/unsaved_nios2.v" 1717 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644464664839 ""} { "Info" "ISGN_ENTITY_NAME" "13 unsaved_nios2_nios2_oci_compute_input_tm_cnt " "Found entity 13: unsaved_nios2_nios2_oci_compute_input_tm_cnt" {  } { { "unsaved/synthesis/submodules/unsaved_nios2.v" "" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/unsaved_nios2.v" 1812 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644464664839 ""} { "Info" "ISGN_ENTITY_NAME" "14 unsaved_nios2_nios2_oci_fifo_wrptr_inc " "Found entity 14: unsaved_nios2_nios2_oci_fifo_wrptr_inc" {  } { { "unsaved/synthesis/submodules/unsaved_nios2.v" "" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/unsaved_nios2.v" 1884 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644464664839 ""} { "Info" "ISGN_ENTITY_NAME" "15 unsaved_nios2_nios2_oci_fifo_cnt_inc " "Found entity 15: unsaved_nios2_nios2_oci_fifo_cnt_inc" {  } { { "unsaved/synthesis/submodules/unsaved_nios2.v" "" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/unsaved_nios2.v" 1927 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644464664839 ""} { "Info" "ISGN_ENTITY_NAME" "16 unsaved_nios2_nios2_oci_fifo " "Found entity 16: unsaved_nios2_nios2_oci_fifo" {  } { { "unsaved/synthesis/submodules/unsaved_nios2.v" "" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/unsaved_nios2.v" 1974 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644464664839 ""} { "Info" "ISGN_ENTITY_NAME" "17 unsaved_nios2_nios2_oci_pib " "Found entity 17: unsaved_nios2_nios2_oci_pib" {  } { { "unsaved/synthesis/submodules/unsaved_nios2.v" "" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/unsaved_nios2.v" 2476 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644464664839 ""} { "Info" "ISGN_ENTITY_NAME" "18 unsaved_nios2_nios2_oci_im " "Found entity 18: unsaved_nios2_nios2_oci_im" {  } { { "unsaved/synthesis/submodules/unsaved_nios2.v" "" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/unsaved_nios2.v" 2545 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644464664839 ""} { "Info" "ISGN_ENTITY_NAME" "19 unsaved_nios2_nios2_performance_monitors " "Found entity 19: unsaved_nios2_nios2_performance_monitors" {  } { { "unsaved/synthesis/submodules/unsaved_nios2.v" "" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/unsaved_nios2.v" 2662 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644464664839 ""} { "Info" "ISGN_ENTITY_NAME" "20 unsaved_nios2_nios2_oci " "Found entity 20: unsaved_nios2_nios2_oci" {  } { { "unsaved/synthesis/submodules/unsaved_nios2.v" "" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/unsaved_nios2.v" 2679 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644464664839 ""} { "Info" "ISGN_ENTITY_NAME" "21 unsaved_nios2 " "Found entity 21: unsaved_nios2" {  } { { "unsaved/synthesis/submodules/unsaved_nios2.v" "" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/unsaved_nios2.v" 3188 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644464664839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644464664839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_nios2_jtag_debug_module_sysclk " "Found entity 1: unsaved_nios2_jtag_debug_module_sysclk" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_jtag_debug_module_sysclk.v" "" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/unsaved_nios2_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644464664878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644464664878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_nios2_jtag_debug_module_tck " "Found entity 1: unsaved_nios2_jtag_debug_module_tck" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_jtag_debug_module_tck.v" "" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/unsaved_nios2_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644464664888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644464664888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_nios2_jtag_debug_module_wrapper " "Found entity 1: unsaved_nios2_jtag_debug_module_wrapper" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_jtag_debug_module_wrapper.v" "" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/unsaved_nios2_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644464664899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644464664899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_nios2_oci_test_bench " "Found entity 1: unsaved_nios2_oci_test_bench" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_oci_test_bench.v" "" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/unsaved_nios2_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644464664946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644464664946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_nios2_test_bench " "Found entity 1: unsaved_nios2_test_bench" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_test_bench.v" "" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/unsaved_nios2_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644464664959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644464664959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_memory " "Found entity 1: unsaved_memory" {  } { { "unsaved/synthesis/submodules/unsaved_memory.v" "" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/unsaved_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644464665009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644464665009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file unsaved/synthesis/submodules/unsaved_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_jtag_uart_sim_scfifo_w " "Found entity 1: unsaved_jtag_uart_sim_scfifo_w" {  } { { "unsaved/synthesis/submodules/unsaved_jtag_uart.v" "" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/unsaved_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644464665028 ""} { "Info" "ISGN_ENTITY_NAME" "2 unsaved_jtag_uart_scfifo_w " "Found entity 2: unsaved_jtag_uart_scfifo_w" {  } { { "unsaved/synthesis/submodules/unsaved_jtag_uart.v" "" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/unsaved_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644464665028 ""} { "Info" "ISGN_ENTITY_NAME" "3 unsaved_jtag_uart_sim_scfifo_r " "Found entity 3: unsaved_jtag_uart_sim_scfifo_r" {  } { { "unsaved/synthesis/submodules/unsaved_jtag_uart.v" "" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/unsaved_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644464665028 ""} { "Info" "ISGN_ENTITY_NAME" "4 unsaved_jtag_uart_scfifo_r " "Found entity 4: unsaved_jtag_uart_scfifo_r" {  } { { "unsaved/synthesis/submodules/unsaved_jtag_uart.v" "" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/unsaved_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644464665028 ""} { "Info" "ISGN_ENTITY_NAME" "5 unsaved_jtag_uart " "Found entity 5: unsaved_jtag_uart" {  } { { "unsaved/synthesis/submodules/unsaved_jtag_uart.v" "" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/unsaved_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644464665028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644464665028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/altera_up_accelerometer_spi_serial_bus_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_accelerometer_spi_serial_bus_controller " "Found entity 1: altera_up_accelerometer_spi_serial_bus_controller" {  } { { "unsaved/synthesis/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" "" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644464665109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644464665109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/altera_up_accelerometer_spi_slow_clock_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/altera_up_accelerometer_spi_slow_clock_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_accelerometer_spi_slow_clock_generator " "Found entity 1: altera_up_accelerometer_spi_slow_clock_generator" {  } { { "unsaved/synthesis/submodules/altera_up_accelerometer_spi_slow_clock_generator.v" "" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/altera_up_accelerometer_spi_slow_clock_generator.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644464665161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644464665161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/altera_up_accelerometer_spi_auto_init.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/altera_up_accelerometer_spi_auto_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_accelerometer_spi_auto_init " "Found entity 1: altera_up_accelerometer_spi_auto_init" {  } { { "unsaved/synthesis/submodules/altera_up_accelerometer_spi_auto_init.v" "" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/altera_up_accelerometer_spi_auto_init.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644464665171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644464665171 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "altera_up_accelerometer_spi_auto_init_ctrl altera_up_accelerometer_spi_auto_init_ctrl.v(51) " "Verilog Module Declaration warning at altera_up_accelerometer_spi_auto_init_ctrl.v(51): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"altera_up_accelerometer_spi_auto_init_ctrl\"" {  } { { "unsaved/synthesis/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" "" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" 51 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644464665211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_accelerometer_spi_auto_init_ctrl " "Found entity 1: altera_up_accelerometer_spi_auto_init_ctrl" {  } { { "unsaved/synthesis/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" "" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644464665253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644464665253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_accelerometer.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_accelerometer.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_accelerometer " "Found entity 1: unsaved_accelerometer" {  } { { "unsaved/synthesis/submodules/unsaved_accelerometer.v" "" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/unsaved_accelerometer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644464665325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644464665325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acelerometro.bdf 1 1 " "Found 1 design units, including 1 entities, in source file acelerometro.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Acelerometro " "Found entity 1: Acelerometro" {  } { { "Acelerometro.bdf" "" { Schematic "E:/github/Modulo3FPGA/Clase7/Acelerometro/Acelerometro.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644464665373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644464665373 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "unsaved_nios2.v(1617) " "Verilog HDL or VHDL warning at unsaved_nios2.v(1617): conditional expression evaluates to a constant" {  } { { "unsaved/synthesis/submodules/unsaved_nios2.v" "" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/unsaved_nios2.v" 1617 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1644464665576 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "unsaved_nios2.v(1619) " "Verilog HDL or VHDL warning at unsaved_nios2.v(1619): conditional expression evaluates to a constant" {  } { { "unsaved/synthesis/submodules/unsaved_nios2.v" "" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/unsaved_nios2.v" 1619 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1644464665576 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "unsaved_nios2.v(1777) " "Verilog HDL or VHDL warning at unsaved_nios2.v(1777): conditional expression evaluates to a constant" {  } { { "unsaved/synthesis/submodules/unsaved_nios2.v" "" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/unsaved_nios2.v" 1777 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1644464665577 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "unsaved_nios2.v(2607) " "Verilog HDL or VHDL warning at unsaved_nios2.v(2607): conditional expression evaluates to a constant" {  } { { "unsaved/synthesis/submodules/unsaved_nios2.v" "" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/unsaved_nios2.v" 2607 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1644464665594 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Acelerometro " "Elaborating entity \"Acelerometro\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1644464666965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved unsaved:inst " "Elaborating entity \"unsaved\" for hierarchy \"unsaved:inst\"" {  } { { "Acelerometro.bdf" "inst" { Schematic "E:/github/Modulo3FPGA/Clase7/Acelerometro/Acelerometro.bdf" { { 32 192 848 224 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644464667159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_accelerometer unsaved:inst\|unsaved_accelerometer:accelerometer " "Elaborating entity \"unsaved_accelerometer\" for hierarchy \"unsaved:inst\|unsaved_accelerometer:accelerometer\"" {  } { { "unsaved/synthesis/unsaved.vhd" "accelerometer" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/unsaved.vhd" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644464667577 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 unsaved_accelerometer.v(226) " "Verilog HDL assignment warning at unsaved_accelerometer.v(226): truncated value with size 32 to match size of target (8)" {  } { { "unsaved/synthesis/submodules/unsaved_accelerometer.v" "" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/unsaved_accelerometer.v" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644464667581 "|Acelerometro|unsaved:inst|unsaved_accelerometer:accelerometer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 unsaved_accelerometer.v(241) " "Verilog HDL assignment warning at unsaved_accelerometer.v(241): truncated value with size 8 to match size of target (6)" {  } { { "unsaved/synthesis/submodules/unsaved_accelerometer.v" "" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/unsaved_accelerometer.v" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644464667582 "|Acelerometro|unsaved:inst|unsaved_accelerometer:accelerometer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_accelerometer_spi_auto_init_ctrl unsaved:inst\|unsaved_accelerometer:accelerometer\|altera_up_accelerometer_spi_auto_init_ctrl:Auto_Init_Controller " "Elaborating entity \"altera_up_accelerometer_spi_auto_init_ctrl\" for hierarchy \"unsaved:inst\|unsaved_accelerometer:accelerometer\|altera_up_accelerometer_spi_auto_init_ctrl:Auto_Init_Controller\"" {  } { { "unsaved/synthesis/submodules/unsaved_accelerometer.v" "Auto_Init_Controller" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/unsaved_accelerometer.v" 340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644464667977 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 altera_up_accelerometer_spi_auto_init_ctrl.v(137) " "Verilog HDL assignment warning at altera_up_accelerometer_spi_auto_init_ctrl.v(137): truncated value with size 32 to match size of target (4)" {  } { { "unsaved/synthesis/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" "" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644464667978 "|Acelerometro|unsaved:inst|unsaved_accelerometer:accelerometer|altera_up_accelerometer_spi_auto_init_ctrl:Auto_Init_Controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_accelerometer_spi_auto_init unsaved:inst\|unsaved_accelerometer:accelerometer\|altera_up_accelerometer_spi_auto_init:Auto_Init_Accelerometer " "Elaborating entity \"altera_up_accelerometer_spi_auto_init\" for hierarchy \"unsaved:inst\|unsaved_accelerometer:accelerometer\|altera_up_accelerometer_spi_auto_init:Auto_Init_Accelerometer\"" {  } { { "unsaved/synthesis/submodules/unsaved_accelerometer.v" "Auto_Init_Accelerometer" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/unsaved_accelerometer.v" 354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644464668494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_accelerometer_spi_serial_bus_controller unsaved:inst\|unsaved_accelerometer:accelerometer\|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller " "Elaborating entity \"altera_up_accelerometer_spi_serial_bus_controller\" for hierarchy \"unsaved:inst\|unsaved_accelerometer:accelerometer\|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller\"" {  } { { "unsaved/synthesis/submodules/unsaved_accelerometer.v" "Serial_Bus_Controller" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/unsaved_accelerometer.v" 375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644464668534 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 altera_up_accelerometer_spi_serial_bus_controller.v(215) " "Verilog HDL assignment warning at altera_up_accelerometer_spi_serial_bus_controller.v(215): truncated value with size 32 to match size of target (5)" {  } { { "unsaved/synthesis/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" "" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644464668537 "|Acelerometro|unsaved:inst|unsaved_accelerometer:accelerometer|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_accelerometer_spi_slow_clock_generator unsaved:inst\|unsaved_accelerometer:accelerometer\|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller\|altera_up_accelerometer_spi_slow_clock_generator:Serial_Config_Clock_Generator " "Elaborating entity \"altera_up_accelerometer_spi_slow_clock_generator\" for hierarchy \"unsaved:inst\|unsaved_accelerometer:accelerometer\|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller\|altera_up_accelerometer_spi_slow_clock_generator:Serial_Config_Clock_Generator\"" {  } { { "unsaved/synthesis/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" "Serial_Config_Clock_Generator" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644464668825 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 altera_up_accelerometer_spi_slow_clock_generator.v(110) " "Verilog HDL assignment warning at altera_up_accelerometer_spi_slow_clock_generator.v(110): truncated value with size 32 to match size of target (4)" {  } { { "unsaved/synthesis/submodules/altera_up_accelerometer_spi_slow_clock_generator.v" "" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/altera_up_accelerometer_spi_slow_clock_generator.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644464668826 "|Acelerometro|unsaved:inst|unsaved_accelerometer:accelerometer|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller|altera_up_accelerometer_spi_slow_clock_generator:Serial_Config_Clock_Generator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_jtag_uart unsaved:inst\|unsaved_jtag_uart:jtag_uart " "Elaborating entity \"unsaved_jtag_uart\" for hierarchy \"unsaved:inst\|unsaved_jtag_uart:jtag_uart\"" {  } { { "unsaved/synthesis/unsaved.vhd" "jtag_uart" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/unsaved.vhd" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644464669005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_jtag_uart_scfifo_w unsaved:inst\|unsaved_jtag_uart:jtag_uart\|unsaved_jtag_uart_scfifo_w:the_unsaved_jtag_uart_scfifo_w " "Elaborating entity \"unsaved_jtag_uart_scfifo_w\" for hierarchy \"unsaved:inst\|unsaved_jtag_uart:jtag_uart\|unsaved_jtag_uart_scfifo_w:the_unsaved_jtag_uart_scfifo_w\"" {  } { { "unsaved/synthesis/submodules/unsaved_jtag_uart.v" "the_unsaved_jtag_uart_scfifo_w" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/unsaved_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644464669329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo unsaved:inst\|unsaved_jtag_uart:jtag_uart\|unsaved_jtag_uart_scfifo_w:the_unsaved_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"unsaved:inst\|unsaved_jtag_uart:jtag_uart\|unsaved_jtag_uart_scfifo_w:the_unsaved_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "unsaved/synthesis/submodules/unsaved_jtag_uart.v" "wfifo" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/unsaved_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644464672327 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unsaved:inst\|unsaved_jtag_uart:jtag_uart\|unsaved_jtag_uart_scfifo_w:the_unsaved_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"unsaved:inst\|unsaved_jtag_uart:jtag_uart\|unsaved_jtag_uart_scfifo_w:the_unsaved_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "unsaved/synthesis/submodules/unsaved_jtag_uart.v" "" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/unsaved_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644464672505 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unsaved:inst\|unsaved_jtag_uart:jtag_uart\|unsaved_jtag_uart_scfifo_w:the_unsaved_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"unsaved:inst\|unsaved_jtag_uart:jtag_uart\|unsaved_jtag_uart_scfifo_w:the_unsaved_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644464672505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644464672505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644464672505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644464672505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644464672505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644464672505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644464672505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644464672505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644464672505 ""}  } { { "unsaved/synthesis/submodules/unsaved_jtag_uart.v" "" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/unsaved_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1644464672505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/db/scfifo_9621.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644464673543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644464673543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 unsaved:inst\|unsaved_jtag_uart:jtag_uart\|unsaved_jtag_uart_scfifo_w:the_unsaved_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"unsaved:inst\|unsaved_jtag_uart:jtag_uart\|unsaved_jtag_uart_scfifo_w:the_unsaved_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "e:/quartusprime/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644464673606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/db/a_dpfifo_bb01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644464673784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644464673784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 unsaved:inst\|unsaved_jtag_uart:jtag_uart\|unsaved_jtag_uart_scfifo_w:the_unsaved_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"unsaved:inst\|unsaved_jtag_uart:jtag_uart\|unsaved_jtag_uart_scfifo_w:the_unsaved_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/db/scfifo_9621.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644464673791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644464673968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644464673968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf unsaved:inst\|unsaved_jtag_uart:jtag_uart\|unsaved_jtag_uart_scfifo_w:the_unsaved_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"unsaved:inst\|unsaved_jtag_uart:jtag_uart\|unsaved_jtag_uart_scfifo_w:the_unsaved_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/db/a_dpfifo_bb01.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644464673977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/db/cntr_337.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644464674419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644464674419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 unsaved:inst\|unsaved_jtag_uart:jtag_uart\|unsaved_jtag_uart_scfifo_w:the_unsaved_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"unsaved:inst\|unsaved_jtag_uart:jtag_uart\|unsaved_jtag_uart_scfifo_w:the_unsaved_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644464674435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/db/altsyncram_dtn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644464674818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644464674818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 unsaved:inst\|unsaved_jtag_uart:jtag_uart\|unsaved_jtag_uart_scfifo_w:the_unsaved_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"unsaved:inst\|unsaved_jtag_uart:jtag_uart\|unsaved_jtag_uart_scfifo_w:the_unsaved_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644464674866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/db/cntr_n2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644464675580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644464675580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b unsaved:inst\|unsaved_jtag_uart:jtag_uart\|unsaved_jtag_uart_scfifo_w:the_unsaved_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"unsaved:inst\|unsaved_jtag_uart:jtag_uart\|unsaved_jtag_uart_scfifo_w:the_unsaved_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_bb01.tdf" "rd_ptr_count" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644464675622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_jtag_uart_scfifo_r unsaved:inst\|unsaved_jtag_uart:jtag_uart\|unsaved_jtag_uart_scfifo_r:the_unsaved_jtag_uart_scfifo_r " "Elaborating entity \"unsaved_jtag_uart_scfifo_r\" for hierarchy \"unsaved:inst\|unsaved_jtag_uart:jtag_uart\|unsaved_jtag_uart_scfifo_r:the_unsaved_jtag_uart_scfifo_r\"" {  } { { "unsaved/synthesis/submodules/unsaved_jtag_uart.v" "the_unsaved_jtag_uart_scfifo_r" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/unsaved_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644464676038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic unsaved:inst\|unsaved_jtag_uart:jtag_uart\|alt_jtag_atlantic:unsaved_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"unsaved:inst\|unsaved_jtag_uart:jtag_uart\|alt_jtag_atlantic:unsaved_jtag_uart_alt_jtag_atlantic\"" {  } { { "unsaved/synthesis/submodules/unsaved_jtag_uart.v" "unsaved_jtag_uart_alt_jtag_atlantic" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/unsaved_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644464682257 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unsaved:inst\|unsaved_jtag_uart:jtag_uart\|alt_jtag_atlantic:unsaved_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"unsaved:inst\|unsaved_jtag_uart:jtag_uart\|alt_jtag_atlantic:unsaved_jtag_uart_alt_jtag_atlantic\"" {  } { { "unsaved/synthesis/submodules/unsaved_jtag_uart.v" "" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/unsaved_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644464682417 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unsaved:inst\|unsaved_jtag_uart:jtag_uart\|alt_jtag_atlantic:unsaved_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"unsaved:inst\|unsaved_jtag_uart:jtag_uart\|alt_jtag_atlantic:unsaved_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644464682418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644464682418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644464682418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644464682418 ""}  } { { "unsaved/synthesis/submodules/unsaved_jtag_uart.v" "" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/unsaved_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1644464682418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter unsaved:inst\|unsaved_jtag_uart:jtag_uart\|alt_jtag_atlantic:unsaved_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"unsaved:inst\|unsaved_jtag_uart:jtag_uart\|alt_jtag_atlantic:unsaved_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "e:/quartusprime/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644464684578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl unsaved:inst\|unsaved_jtag_uart:jtag_uart\|alt_jtag_atlantic:unsaved_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"unsaved:inst\|unsaved_jtag_uart:jtag_uart\|alt_jtag_atlantic:unsaved_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "e:/quartusprime/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644464686802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_memory unsaved:inst\|unsaved_memory:memory " "Elaborating entity \"unsaved_memory\" for hierarchy \"unsaved:inst\|unsaved_memory:memory\"" {  } { { "unsaved/synthesis/unsaved.vhd" "memory" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/unsaved.vhd" 323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644464688080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram unsaved:inst\|unsaved_memory:memory\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"unsaved:inst\|unsaved_memory:memory\|altsyncram:the_altsyncram\"" {  } { { "unsaved/synthesis/submodules/unsaved_memory.v" "the_altsyncram" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/unsaved_memory.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644464688940 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unsaved:inst\|unsaved_memory:memory\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"unsaved:inst\|unsaved_memory:memory\|altsyncram:the_altsyncram\"" {  } { { "unsaved/synthesis/submodules/unsaved_memory.v" "" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/unsaved_memory.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644464689233 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unsaved:inst\|unsaved_memory:memory\|altsyncram:the_altsyncram " "Instantiated megafunction \"unsaved:inst\|unsaved_memory:memory\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644464689234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file unsaved_memory.hex " "Parameter \"init_file\" = \"unsaved_memory.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644464689234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644464689234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 10000 " "Parameter \"maximum_depth\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644464689234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 10000 " "Parameter \"numwords_a\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644464689234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644464689234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644464689234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644464689234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644464689234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644464689234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644464689234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644464689234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644464689234 ""}  } { { "unsaved/synthesis/submodules/unsaved_memory.v" "" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/unsaved_memory.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1644464689234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9lf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9lf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9lf1 " "Found entity 1: altsyncram_9lf1" {  } { { "db/altsyncram_9lf1.tdf" "" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/db/altsyncram_9lf1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644464690092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644464690092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9lf1 unsaved:inst\|unsaved_memory:memory\|altsyncram:the_altsyncram\|altsyncram_9lf1:auto_generated " "Elaborating entity \"altsyncram_9lf1\" for hierarchy \"unsaved:inst\|unsaved_memory:memory\|altsyncram:the_altsyncram\|altsyncram_9lf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/quartusprime/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644464690096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_97a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_97a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_97a " "Found entity 1: decode_97a" {  } { { "db/decode_97a.tdf" "" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/db/decode_97a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644464695922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644464695922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_97a unsaved:inst\|unsaved_memory:memory\|altsyncram:the_altsyncram\|altsyncram_9lf1:auto_generated\|decode_97a:decode3 " "Elaborating entity \"decode_97a\" for hierarchy \"unsaved:inst\|unsaved_memory:memory\|altsyncram:the_altsyncram\|altsyncram_9lf1:auto_generated\|decode_97a:decode3\"" {  } { { "db/altsyncram_9lf1.tdf" "decode3" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/db/altsyncram_9lf1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644464695929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_63b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_63b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_63b " "Found entity 1: mux_63b" {  } { { "db/mux_63b.tdf" "" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/db/mux_63b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644464696577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644464696577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_63b unsaved:inst\|unsaved_memory:memory\|altsyncram:the_altsyncram\|altsyncram_9lf1:auto_generated\|mux_63b:mux2 " "Elaborating entity \"mux_63b\" for hierarchy \"unsaved:inst\|unsaved_memory:memory\|altsyncram:the_altsyncram\|altsyncram_9lf1:auto_generated\|mux_63b:mux2\"" {  } { { "db/altsyncram_9lf1.tdf" "mux2" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/db/altsyncram_9lf1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644464696605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2 unsaved:inst\|unsaved_nios2:nios2 " "Elaborating entity \"unsaved_nios2\" for hierarchy \"unsaved:inst\|unsaved_nios2:nios2\"" {  } { { "unsaved/synthesis/unsaved.vhd" "nios2" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/unsaved.vhd" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644464698798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_test_bench unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_test_bench:the_unsaved_nios2_test_bench " "Elaborating entity \"unsaved_nios2_test_bench\" for hierarchy \"unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_test_bench:the_unsaved_nios2_test_bench\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2.v" "the_unsaved_nios2_test_bench" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/unsaved_nios2.v" 3856 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644464699980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_register_bank_a_module unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_register_bank_a_module:unsaved_nios2_register_bank_a " "Elaborating entity \"unsaved_nios2_register_bank_a_module\" for hierarchy \"unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_register_bank_a_module:unsaved_nios2_register_bank_a\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2.v" "unsaved_nios2_register_bank_a" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/unsaved_nios2.v" 4341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644464700205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_register_bank_a_module:unsaved_nios2_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_register_bank_a_module:unsaved_nios2_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2.v" "the_altsyncram" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/unsaved_nios2.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644464700776 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_register_bank_a_module:unsaved_nios2_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_register_bank_a_module:unsaved_nios2_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2.v" "" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/unsaved_nios2.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644464700812 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_register_bank_a_module:unsaved_nios2_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_register_bank_a_module:unsaved_nios2_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644464701184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file unsaved_nios2_rf_ram_a.mif " "Parameter \"init_file\" = \"unsaved_nios2_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644464701184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644464701184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644464701184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644464701184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644464701184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644464701184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644464701184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644464701184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644464701184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644464701184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644464701184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644464701184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644464701184 ""}  } { { "unsaved/synthesis/submodules/unsaved_nios2.v" "" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/unsaved_nios2.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1644464701184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_glf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_glf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_glf1 " "Found entity 1: altsyncram_glf1" {  } { { "db/altsyncram_glf1.tdf" "" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/db/altsyncram_glf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644464702716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644464702716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_glf1 unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_register_bank_a_module:unsaved_nios2_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_glf1:auto_generated " "Elaborating entity \"altsyncram_glf1\" for hierarchy \"unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_register_bank_a_module:unsaved_nios2_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_glf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/quartusprime/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644464702729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_register_bank_b_module unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_register_bank_b_module:unsaved_nios2_register_bank_b " "Elaborating entity \"unsaved_nios2_register_bank_b_module\" for hierarchy \"unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_register_bank_b_module:unsaved_nios2_register_bank_b\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2.v" "unsaved_nios2_register_bank_b" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/unsaved_nios2.v" 4362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644464704202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_register_bank_b_module:unsaved_nios2_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_register_bank_b_module:unsaved_nios2_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2.v" "the_altsyncram" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/unsaved_nios2.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644464704407 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_register_bank_b_module:unsaved_nios2_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_register_bank_b_module:unsaved_nios2_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2.v" "" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/unsaved_nios2.v" 124 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644464704662 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_register_bank_b_module:unsaved_nios2_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_register_bank_b_module:unsaved_nios2_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644464704663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file unsaved_nios2_rf_ram_b.mif " "Parameter \"init_file\" = \"unsaved_nios2_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644464704663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644464704663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644464704663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644464704663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644464704663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644464704663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644464704663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644464704663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644464704663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644464704663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644464704663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644464704663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644464704663 ""}  } { { "unsaved/synthesis/submodules/unsaved_nios2.v" "" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/unsaved_nios2.v" 124 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1644464704663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hlf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hlf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hlf1 " "Found entity 1: altsyncram_hlf1" {  } { { "db/altsyncram_hlf1.tdf" "" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/db/altsyncram_hlf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644464705650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644464705650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hlf1 unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_register_bank_b_module:unsaved_nios2_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_hlf1:auto_generated " "Elaborating entity \"altsyncram_hlf1\" for hierarchy \"unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_register_bank_b_module:unsaved_nios2_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_hlf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/quartusprime/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644464705656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_nios2_oci unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_nios2_oci:the_unsaved_nios2_nios2_oci " "Elaborating entity \"unsaved_nios2_nios2_oci\" for hierarchy \"unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_nios2_oci:the_unsaved_nios2_nios2_oci\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2.v" "the_unsaved_nios2_nios2_oci" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/unsaved_nios2.v" 4831 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644464707024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_nios2_oci_debug unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_nios2_oci:the_unsaved_nios2_nios2_oci\|unsaved_nios2_nios2_oci_debug:the_unsaved_nios2_nios2_oci_debug " "Elaborating entity \"unsaved_nios2_nios2_oci_debug\" for hierarchy \"unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_nios2_oci:the_unsaved_nios2_nios2_oci\|unsaved_nios2_nios2_oci_debug:the_unsaved_nios2_nios2_oci_debug\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2.v" "the_unsaved_nios2_nios2_oci_debug" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/unsaved_nios2.v" 2860 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644464707193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_nios2_oci:the_unsaved_nios2_nios2_oci\|unsaved_nios2_nios2_oci_debug:the_unsaved_nios2_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_nios2_oci:the_unsaved_nios2_nios2_oci\|unsaved_nios2_nios2_oci_debug:the_unsaved_nios2_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2.v" "the_altera_std_synchronizer" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/unsaved_nios2.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644464707494 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_nios2_oci:the_unsaved_nios2_nios2_oci\|unsaved_nios2_nios2_oci_debug:the_unsaved_nios2_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_nios2_oci:the_unsaved_nios2_nios2_oci\|unsaved_nios2_nios2_oci_debug:the_unsaved_nios2_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2.v" "" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/unsaved_nios2.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644464707526 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_nios2_oci:the_unsaved_nios2_nios2_oci\|unsaved_nios2_nios2_oci_debug:the_unsaved_nios2_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_nios2_oci:the_unsaved_nios2_nios2_oci\|unsaved_nios2_nios2_oci_debug:the_unsaved_nios2_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644464707526 ""}  } { { "unsaved/synthesis/submodules/unsaved_nios2.v" "" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/unsaved_nios2.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1644464707526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_nios2_ocimem unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_nios2_oci:the_unsaved_nios2_nios2_oci\|unsaved_nios2_nios2_ocimem:the_unsaved_nios2_nios2_ocimem " "Elaborating entity \"unsaved_nios2_nios2_ocimem\" for hierarchy \"unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_nios2_oci:the_unsaved_nios2_nios2_oci\|unsaved_nios2_nios2_ocimem:the_unsaved_nios2_nios2_ocimem\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2.v" "the_unsaved_nios2_nios2_ocimem" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/unsaved_nios2.v" 2880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644464707567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_ociram_sp_ram_module unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_nios2_oci:the_unsaved_nios2_nios2_oci\|unsaved_nios2_nios2_ocimem:the_unsaved_nios2_nios2_ocimem\|unsaved_nios2_ociram_sp_ram_module:unsaved_nios2_ociram_sp_ram " "Elaborating entity \"unsaved_nios2_ociram_sp_ram_module\" for hierarchy \"unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_nios2_oci:the_unsaved_nios2_nios2_oci\|unsaved_nios2_nios2_ocimem:the_unsaved_nios2_nios2_ocimem\|unsaved_nios2_ociram_sp_ram_module:unsaved_nios2_ociram_sp_ram\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2.v" "unsaved_nios2_ociram_sp_ram" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/unsaved_nios2.v" 510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644464707910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_nios2_oci:the_unsaved_nios2_nios2_oci\|unsaved_nios2_nios2_ocimem:the_unsaved_nios2_nios2_ocimem\|unsaved_nios2_ociram_sp_ram_module:unsaved_nios2_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_nios2_oci:the_unsaved_nios2_nios2_oci\|unsaved_nios2_nios2_ocimem:the_unsaved_nios2_nios2_ocimem\|unsaved_nios2_ociram_sp_ram_module:unsaved_nios2_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2.v" "the_altsyncram" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/unsaved_nios2.v" 335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644464708051 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_nios2_oci:the_unsaved_nios2_nios2_oci\|unsaved_nios2_nios2_ocimem:the_unsaved_nios2_nios2_ocimem\|unsaved_nios2_ociram_sp_ram_module:unsaved_nios2_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_nios2_oci:the_unsaved_nios2_nios2_oci\|unsaved_nios2_nios2_ocimem:the_unsaved_nios2_nios2_ocimem\|unsaved_nios2_ociram_sp_ram_module:unsaved_nios2_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2.v" "" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/unsaved_nios2.v" 335 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644464708114 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_nios2_oci:the_unsaved_nios2_nios2_oci\|unsaved_nios2_nios2_ocimem:the_unsaved_nios2_nios2_ocimem\|unsaved_nios2_ociram_sp_ram_module:unsaved_nios2_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_nios2_oci:the_unsaved_nios2_nios2_oci\|unsaved_nios2_nios2_ocimem:the_unsaved_nios2_nios2_ocimem\|unsaved_nios2_ociram_sp_ram_module:unsaved_nios2_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file unsaved_nios2_ociram_default_contents.mif " "Parameter \"init_file\" = \"unsaved_nios2_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644464708115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644464708115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644464708115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644464708115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644464708115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644464708115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644464708115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644464708115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644464708115 ""}  } { { "unsaved/synthesis/submodules/unsaved_nios2.v" "" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/unsaved_nios2.v" 335 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1644464708115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3s71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3s71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3s71 " "Found entity 1: altsyncram_3s71" {  } { { "db/altsyncram_3s71.tdf" "" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/db/altsyncram_3s71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644464708708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644464708708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3s71 unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_nios2_oci:the_unsaved_nios2_nios2_oci\|unsaved_nios2_nios2_ocimem:the_unsaved_nios2_nios2_ocimem\|unsaved_nios2_ociram_sp_ram_module:unsaved_nios2_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_3s71:auto_generated " "Elaborating entity \"altsyncram_3s71\" for hierarchy \"unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_nios2_oci:the_unsaved_nios2_nios2_oci\|unsaved_nios2_nios2_ocimem:the_unsaved_nios2_nios2_ocimem\|unsaved_nios2_ociram_sp_ram_module:unsaved_nios2_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_3s71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/quartusprime/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644464708712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_nios2_avalon_reg unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_nios2_oci:the_unsaved_nios2_nios2_oci\|unsaved_nios2_nios2_avalon_reg:the_unsaved_nios2_nios2_avalon_reg " "Elaborating entity \"unsaved_nios2_nios2_avalon_reg\" for hierarchy \"unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_nios2_oci:the_unsaved_nios2_nios2_oci\|unsaved_nios2_nios2_avalon_reg:the_unsaved_nios2_nios2_avalon_reg\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2.v" "the_unsaved_nios2_nios2_avalon_reg" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/unsaved_nios2.v" 2899 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644464710003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_nios2_oci_break unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_nios2_oci:the_unsaved_nios2_nios2_oci\|unsaved_nios2_nios2_oci_break:the_unsaved_nios2_nios2_oci_break " "Elaborating entity \"unsaved_nios2_nios2_oci_break\" for hierarchy \"unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_nios2_oci:the_unsaved_nios2_nios2_oci\|unsaved_nios2_nios2_oci_break:the_unsaved_nios2_nios2_oci_break\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2.v" "the_unsaved_nios2_nios2_oci_break" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/unsaved_nios2.v" 2930 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644464710032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_nios2_oci_xbrk unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_nios2_oci:the_unsaved_nios2_nios2_oci\|unsaved_nios2_nios2_oci_xbrk:the_unsaved_nios2_nios2_oci_xbrk " "Elaborating entity \"unsaved_nios2_nios2_oci_xbrk\" for hierarchy \"unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_nios2_oci:the_unsaved_nios2_nios2_oci\|unsaved_nios2_nios2_oci_xbrk:the_unsaved_nios2_nios2_oci_xbrk\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2.v" "the_unsaved_nios2_nios2_oci_xbrk" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/unsaved_nios2.v" 2951 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644464710665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_nios2_oci_dbrk unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_nios2_oci:the_unsaved_nios2_nios2_oci\|unsaved_nios2_nios2_oci_dbrk:the_unsaved_nios2_nios2_oci_dbrk " "Elaborating entity \"unsaved_nios2_nios2_oci_dbrk\" for hierarchy \"unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_nios2_oci:the_unsaved_nios2_nios2_oci\|unsaved_nios2_nios2_oci_dbrk:the_unsaved_nios2_nios2_oci_dbrk\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2.v" "the_unsaved_nios2_nios2_oci_dbrk" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/unsaved_nios2.v" 2977 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644464710718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_nios2_oci_itrace unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_nios2_oci:the_unsaved_nios2_nios2_oci\|unsaved_nios2_nios2_oci_itrace:the_unsaved_nios2_nios2_oci_itrace " "Elaborating entity \"unsaved_nios2_nios2_oci_itrace\" for hierarchy \"unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_nios2_oci:the_unsaved_nios2_nios2_oci\|unsaved_nios2_nios2_oci_itrace:the_unsaved_nios2_nios2_oci_itrace\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2.v" "the_unsaved_nios2_nios2_oci_itrace" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/unsaved_nios2.v" 2996 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644464710868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_nios2_oci_dtrace unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_nios2_oci:the_unsaved_nios2_nios2_oci\|unsaved_nios2_nios2_oci_dtrace:the_unsaved_nios2_nios2_oci_dtrace " "Elaborating entity \"unsaved_nios2_nios2_oci_dtrace\" for hierarchy \"unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_nios2_oci:the_unsaved_nios2_nios2_oci\|unsaved_nios2_nios2_oci_dtrace:the_unsaved_nios2_nios2_oci_dtrace\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2.v" "the_unsaved_nios2_nios2_oci_dtrace" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/unsaved_nios2.v" 3011 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644464711570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_nios2_oci_td_mode unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_nios2_oci:the_unsaved_nios2_nios2_oci\|unsaved_nios2_nios2_oci_dtrace:the_unsaved_nios2_nios2_oci_dtrace\|unsaved_nios2_nios2_oci_td_mode:unsaved_nios2_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"unsaved_nios2_nios2_oci_td_mode\" for hierarchy \"unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_nios2_oci:the_unsaved_nios2_nios2_oci\|unsaved_nios2_nios2_oci_dtrace:the_unsaved_nios2_nios2_oci_dtrace\|unsaved_nios2_nios2_oci_td_mode:unsaved_nios2_nios2_oci_trc_ctrl_td_mode\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2.v" "unsaved_nios2_nios2_oci_trc_ctrl_td_mode" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/unsaved_nios2.v" 1766 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644464712164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_nios2_oci_fifo unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_nios2_oci:the_unsaved_nios2_nios2_oci\|unsaved_nios2_nios2_oci_fifo:the_unsaved_nios2_nios2_oci_fifo " "Elaborating entity \"unsaved_nios2_nios2_oci_fifo\" for hierarchy \"unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_nios2_oci:the_unsaved_nios2_nios2_oci\|unsaved_nios2_nios2_oci_fifo:the_unsaved_nios2_nios2_oci_fifo\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2.v" "the_unsaved_nios2_nios2_oci_fifo" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/unsaved_nios2.v" 3030 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644464712355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_nios2_oci_compute_input_tm_cnt unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_nios2_oci:the_unsaved_nios2_nios2_oci\|unsaved_nios2_nios2_oci_fifo:the_unsaved_nios2_nios2_oci_fifo\|unsaved_nios2_nios2_oci_compute_input_tm_cnt:the_unsaved_nios2_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"unsaved_nios2_nios2_oci_compute_input_tm_cnt\" for hierarchy \"unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_nios2_oci:the_unsaved_nios2_nios2_oci\|unsaved_nios2_nios2_oci_fifo:the_unsaved_nios2_nios2_oci_fifo\|unsaved_nios2_nios2_oci_compute_input_tm_cnt:the_unsaved_nios2_nios2_oci_compute_input_tm_cnt\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2.v" "the_unsaved_nios2_nios2_oci_compute_input_tm_cnt" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/unsaved_nios2.v" 2101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644464712643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_nios2_oci_fifo_wrptr_inc unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_nios2_oci:the_unsaved_nios2_nios2_oci\|unsaved_nios2_nios2_oci_fifo:the_unsaved_nios2_nios2_oci_fifo\|unsaved_nios2_nios2_oci_fifo_wrptr_inc:the_unsaved_nios2_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"unsaved_nios2_nios2_oci_fifo_wrptr_inc\" for hierarchy \"unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_nios2_oci:the_unsaved_nios2_nios2_oci\|unsaved_nios2_nios2_oci_fifo:the_unsaved_nios2_nios2_oci_fifo\|unsaved_nios2_nios2_oci_fifo_wrptr_inc:the_unsaved_nios2_nios2_oci_fifo_wrptr_inc\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2.v" "the_unsaved_nios2_nios2_oci_fifo_wrptr_inc" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/unsaved_nios2.v" 2110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644464712751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_nios2_oci_fifo_cnt_inc unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_nios2_oci:the_unsaved_nios2_nios2_oci\|unsaved_nios2_nios2_oci_fifo:the_unsaved_nios2_nios2_oci_fifo\|unsaved_nios2_nios2_oci_fifo_cnt_inc:the_unsaved_nios2_nios2_oci_fifo_cnt_inc " "Elaborating entity \"unsaved_nios2_nios2_oci_fifo_cnt_inc\" for hierarchy \"unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_nios2_oci:the_unsaved_nios2_nios2_oci\|unsaved_nios2_nios2_oci_fifo:the_unsaved_nios2_nios2_oci_fifo\|unsaved_nios2_nios2_oci_fifo_cnt_inc:the_unsaved_nios2_nios2_oci_fifo_cnt_inc\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2.v" "the_unsaved_nios2_nios2_oci_fifo_cnt_inc" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/unsaved_nios2.v" 2119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644464712779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_oci_test_bench unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_nios2_oci:the_unsaved_nios2_nios2_oci\|unsaved_nios2_nios2_oci_fifo:the_unsaved_nios2_nios2_oci_fifo\|unsaved_nios2_oci_test_bench:the_unsaved_nios2_oci_test_bench " "Elaborating entity \"unsaved_nios2_oci_test_bench\" for hierarchy \"unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_nios2_oci:the_unsaved_nios2_nios2_oci\|unsaved_nios2_nios2_oci_fifo:the_unsaved_nios2_nios2_oci_fifo\|unsaved_nios2_oci_test_bench:the_unsaved_nios2_oci_test_bench\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2.v" "the_unsaved_nios2_oci_test_bench" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/unsaved_nios2.v" 2127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644464712921 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "unsaved_nios2_oci_test_bench " "Entity \"unsaved_nios2_oci_test_bench\" contains only dangling pins" {  } { { "unsaved/synthesis/submodules/unsaved_nios2.v" "the_unsaved_nios2_oci_test_bench" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/unsaved_nios2.v" 2127 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1644464712923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_nios2_oci_pib unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_nios2_oci:the_unsaved_nios2_nios2_oci\|unsaved_nios2_nios2_oci_pib:the_unsaved_nios2_nios2_oci_pib " "Elaborating entity \"unsaved_nios2_nios2_oci_pib\" for hierarchy \"unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_nios2_oci:the_unsaved_nios2_nios2_oci\|unsaved_nios2_nios2_oci_pib:the_unsaved_nios2_nios2_oci_pib\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2.v" "the_unsaved_nios2_nios2_oci_pib" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/unsaved_nios2.v" 3040 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644464712947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_nios2_oci_im unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_nios2_oci:the_unsaved_nios2_nios2_oci\|unsaved_nios2_nios2_oci_im:the_unsaved_nios2_nios2_oci_im " "Elaborating entity \"unsaved_nios2_nios2_oci_im\" for hierarchy \"unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_nios2_oci:the_unsaved_nios2_nios2_oci\|unsaved_nios2_nios2_oci_im:the_unsaved_nios2_nios2_oci_im\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2.v" "the_unsaved_nios2_nios2_oci_im" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/unsaved_nios2.v" 3061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644464713084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_jtag_debug_module_wrapper unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_nios2_oci:the_unsaved_nios2_nios2_oci\|unsaved_nios2_jtag_debug_module_wrapper:the_unsaved_nios2_jtag_debug_module_wrapper " "Elaborating entity \"unsaved_nios2_jtag_debug_module_wrapper\" for hierarchy \"unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_nios2_oci:the_unsaved_nios2_nios2_oci\|unsaved_nios2_jtag_debug_module_wrapper:the_unsaved_nios2_jtag_debug_module_wrapper\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2.v" "the_unsaved_nios2_jtag_debug_module_wrapper" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/unsaved_nios2.v" 3166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644464713225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_jtag_debug_module_tck unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_nios2_oci:the_unsaved_nios2_nios2_oci\|unsaved_nios2_jtag_debug_module_wrapper:the_unsaved_nios2_jtag_debug_module_wrapper\|unsaved_nios2_jtag_debug_module_tck:the_unsaved_nios2_jtag_debug_module_tck " "Elaborating entity \"unsaved_nios2_jtag_debug_module_tck\" for hierarchy \"unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_nios2_oci:the_unsaved_nios2_nios2_oci\|unsaved_nios2_jtag_debug_module_wrapper:the_unsaved_nios2_jtag_debug_module_wrapper\|unsaved_nios2_jtag_debug_module_tck:the_unsaved_nios2_jtag_debug_module_tck\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_jtag_debug_module_wrapper.v" "the_unsaved_nios2_jtag_debug_module_tck" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/unsaved_nios2_jtag_debug_module_wrapper.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644464713425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios2_jtag_debug_module_sysclk unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_nios2_oci:the_unsaved_nios2_nios2_oci\|unsaved_nios2_jtag_debug_module_wrapper:the_unsaved_nios2_jtag_debug_module_wrapper\|unsaved_nios2_jtag_debug_module_sysclk:the_unsaved_nios2_jtag_debug_module_sysclk " "Elaborating entity \"unsaved_nios2_jtag_debug_module_sysclk\" for hierarchy \"unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_nios2_oci:the_unsaved_nios2_nios2_oci\|unsaved_nios2_jtag_debug_module_wrapper:the_unsaved_nios2_jtag_debug_module_wrapper\|unsaved_nios2_jtag_debug_module_sysclk:the_unsaved_nios2_jtag_debug_module_sysclk\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_jtag_debug_module_wrapper.v" "the_unsaved_nios2_jtag_debug_module_sysclk" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/unsaved_nios2_jtag_debug_module_wrapper.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644464714426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_nios2_oci:the_unsaved_nios2_nios2_oci\|unsaved_nios2_jtag_debug_module_wrapper:the_unsaved_nios2_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:unsaved_nios2_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_nios2_oci:the_unsaved_nios2_nios2_oci\|unsaved_nios2_jtag_debug_module_wrapper:the_unsaved_nios2_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:unsaved_nios2_jtag_debug_module_phy\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_jtag_debug_module_wrapper.v" "unsaved_nios2_jtag_debug_module_phy" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/unsaved_nios2_jtag_debug_module_wrapper.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644464716332 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_nios2_oci:the_unsaved_nios2_nios2_oci\|unsaved_nios2_jtag_debug_module_wrapper:the_unsaved_nios2_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:unsaved_nios2_jtag_debug_module_phy " "Elaborated megafunction instantiation \"unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_nios2_oci:the_unsaved_nios2_nios2_oci\|unsaved_nios2_jtag_debug_module_wrapper:the_unsaved_nios2_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:unsaved_nios2_jtag_debug_module_phy\"" {  } { { "unsaved/synthesis/submodules/unsaved_nios2_jtag_debug_module_wrapper.v" "" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/unsaved_nios2_jtag_debug_module_wrapper.v" 219 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644464716352 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_nios2_oci:the_unsaved_nios2_nios2_oci\|unsaved_nios2_jtag_debug_module_wrapper:the_unsaved_nios2_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:unsaved_nios2_jtag_debug_module_phy " "Instantiated megafunction \"unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_nios2_oci:the_unsaved_nios2_nios2_oci\|unsaved_nios2_jtag_debug_module_wrapper:the_unsaved_nios2_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:unsaved_nios2_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644464716352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644464716352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644464716352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644464716352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644464716352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644464716352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644464716352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644464716352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644464716352 ""}  } { { "unsaved/synthesis/submodules/unsaved_nios2_jtag_debug_module_wrapper.v" "" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/unsaved_nios2_jtag_debug_module_wrapper.v" 219 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1644464716352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_nios2_oci:the_unsaved_nios2_nios2_oci\|unsaved_nios2_jtag_debug_module_wrapper:the_unsaved_nios2_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:unsaved_nios2_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_nios2_oci:the_unsaved_nios2_nios2_oci\|unsaved_nios2_jtag_debug_module_wrapper:the_unsaved_nios2_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:unsaved_nios2_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "e:/quartusprime/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644464716477 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_nios2_oci:the_unsaved_nios2_nios2_oci\|unsaved_nios2_jtag_debug_module_wrapper:the_unsaved_nios2_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:unsaved_nios2_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_nios2_oci:the_unsaved_nios2_nios2_oci\|unsaved_nios2_jtag_debug_module_wrapper:the_unsaved_nios2_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:unsaved_nios2_jtag_debug_module_phy " "Elaborated megafunction instantiation \"unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_nios2_oci:the_unsaved_nios2_nios2_oci\|unsaved_nios2_jtag_debug_module_wrapper:the_unsaved_nios2_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:unsaved_nios2_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_nios2_oci:the_unsaved_nios2_nios2_oci\|unsaved_nios2_jtag_debug_module_wrapper:the_unsaved_nios2_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:unsaved_nios2_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "e:/quartusprime/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "unsaved/synthesis/submodules/unsaved_nios2_jtag_debug_module_wrapper.v" "" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/unsaved_nios2_jtag_debug_module_wrapper.v" 219 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644464716523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_nios2_oci:the_unsaved_nios2_nios2_oci\|unsaved_nios2_jtag_debug_module_wrapper:the_unsaved_nios2_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:unsaved_nios2_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_nios2_oci:the_unsaved_nios2_nios2_oci\|unsaved_nios2_jtag_debug_module_wrapper:the_unsaved_nios2_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:unsaved_nios2_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "e:/quartusprime/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644464716542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_nios2_oci:the_unsaved_nios2_nios2_oci\|unsaved_nios2_jtag_debug_module_wrapper:the_unsaved_nios2_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:unsaved_nios2_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"unsaved:inst\|unsaved_nios2:nios2\|unsaved_nios2_nios2_oci:the_unsaved_nios2_nios2_oci\|unsaved_nios2_jtag_debug_module_wrapper:the_unsaved_nios2_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:unsaved_nios2_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "e:/quartusprime/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644464716635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_sysid unsaved:inst\|unsaved_sysid:sysid " "Elaborating entity \"unsaved_sysid\" for hierarchy \"unsaved:inst\|unsaved_sysid:sysid\"" {  } { { "unsaved/synthesis/unsaved.vhd" "sysid" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/unsaved.vhd" 368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644464716930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0 unsaved:inst\|unsaved_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"unsaved_mm_interconnect_0\" for hierarchy \"unsaved:inst\|unsaved_mm_interconnect_0:mm_interconnect_0\"" {  } { { "unsaved/synthesis/unsaved.vhd" "mm_interconnect_0" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/unsaved.vhd" 376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644464717114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator unsaved:inst\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"unsaved:inst\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_data_master_translator\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" "nios2_data_master_translator" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" 535 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644464719069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator unsaved:inst\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"unsaved:inst\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_instruction_master_translator\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" "nios2_instruction_master_translator" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" 595 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644464719156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator unsaved:inst\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:accelerometer_avalon_accelerometer_spi_mode_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"unsaved:inst\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:accelerometer_avalon_accelerometer_spi_mode_slave_translator\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" "accelerometer_avalon_accelerometer_spi_mode_slave_translator" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" 659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644464719279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator unsaved:inst\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"unsaved:inst\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" 723 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644464719462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator unsaved:inst\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"unsaved:inst\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" "sysid_control_slave_translator" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" 787 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644464719634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator unsaved:inst\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"unsaved:inst\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_jtag_debug_module_translator\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" "nios2_jtag_debug_module_translator" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" 851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644464719910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator unsaved:inst\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:memory_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"unsaved:inst\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:memory_s1_translator\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" "memory_s1_translator" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" 915 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644464720021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent unsaved:inst\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"unsaved:inst\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_data_master_agent\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" "nios2_data_master_agent" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" 996 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644464720252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent unsaved:inst\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"unsaved:inst\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_instruction_master_agent\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" "nios2_instruction_master_agent" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" 1077 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644464720391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent unsaved:inst\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:accelerometer_avalon_accelerometer_spi_mode_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"unsaved:inst\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:accelerometer_avalon_accelerometer_spi_mode_slave_agent\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" "accelerometer_avalon_accelerometer_spi_mode_slave_agent" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" 1161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644464720554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor unsaved:inst\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:accelerometer_avalon_accelerometer_spi_mode_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"unsaved:inst\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:accelerometer_avalon_accelerometer_spi_mode_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "unsaved/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644464720852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo unsaved:inst\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:accelerometer_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"unsaved:inst\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:accelerometer_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" "accelerometer_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" 1202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644464721170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent unsaved:inst\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"unsaved:inst\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" 1286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644464721883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor unsaved:inst\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"unsaved:inst\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "unsaved/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644464722204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo unsaved:inst\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"unsaved:inst\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" 1327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644464722318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_router unsaved:inst\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router:router " "Elaborating entity \"unsaved_mm_interconnect_0_router\" for hierarchy \"unsaved:inst\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router:router\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" "router" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" 1718 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644464722841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_router_default_decode unsaved:inst\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router:router\|unsaved_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"unsaved_mm_interconnect_0_router_default_decode\" for hierarchy \"unsaved:inst\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router:router\|unsaved_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router.sv" "the_default_decode" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644464723115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_router_002 unsaved:inst\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"unsaved_mm_interconnect_0_router_002\" for hierarchy \"unsaved:inst\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router_002:router_002\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" "router_002" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" 1750 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644464723273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_router_002_default_decode unsaved:inst\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router_002:router_002\|unsaved_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"unsaved_mm_interconnect_0_router_002_default_decode\" for hierarchy \"unsaved:inst\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router_002:router_002\|unsaved_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644464723409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_router_003 unsaved:inst\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"unsaved_mm_interconnect_0_router_003\" for hierarchy \"unsaved:inst\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router_003:router_003\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" "router_003" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" 1766 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644464723436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_router_003_default_decode unsaved:inst\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router_003:router_003\|unsaved_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"unsaved_mm_interconnect_0_router_003_default_decode\" for hierarchy \"unsaved:inst\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router_003:router_003\|unsaved_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644464723605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter unsaved:inst\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:accelerometer_avalon_accelerometer_spi_mode_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"unsaved:inst\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:accelerometer_avalon_accelerometer_spi_mode_slave_burst_adapter\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" "accelerometer_avalon_accelerometer_spi_mode_slave_burst_adapter" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" 1864 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644464723808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only unsaved:inst\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:accelerometer_avalon_accelerometer_spi_mode_slave_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"unsaved:inst\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:accelerometer_avalon_accelerometer_spi_mode_slave_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "unsaved/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644464724130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_cmd_demux unsaved:inst\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"unsaved_mm_interconnect_0_cmd_demux\" for hierarchy \"unsaved:inst\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" "cmd_demux" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" 1905 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644464724505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_cmd_mux unsaved:inst\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"unsaved_mm_interconnect_0_cmd_mux\" for hierarchy \"unsaved:inst\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" "cmd_mux" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" 1969 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644464724977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator unsaved:inst\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"unsaved:inst\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_cmd_mux.sv" "arb" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644464725142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder unsaved:inst\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"unsaved:inst\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "unsaved/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644464725424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_rsp_demux unsaved:inst\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"unsaved_mm_interconnect_0_rsp_demux\" for hierarchy \"unsaved:inst\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" "rsp_demux" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" 2084 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644464726074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_rsp_mux unsaved:inst\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"unsaved_mm_interconnect_0_rsp_mux\" for hierarchy \"unsaved:inst\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" "rsp_mux" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" 2217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644464726265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator unsaved:inst\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"unsaved:inst\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_rsp_mux.sv" "arb" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_rsp_mux.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644464726446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder unsaved:inst\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"unsaved:inst\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "unsaved/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644464726466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter unsaved:inst\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:accelerometer_avalon_accelerometer_spi_mode_slave_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"unsaved:inst\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:accelerometer_avalon_accelerometer_spi_mode_slave_rsp_width_adapter\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" "accelerometer_avalon_accelerometer_spi_mode_slave_rsp_width_adapter" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" 2324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644464726586 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "unsaved/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1644464726663 "|Acelerometro|unsaved:inst|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_avalon_accelerometer_spi_mode_slave_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "unsaved/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1644464726666 "|Acelerometro|unsaved:inst|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_avalon_accelerometer_spi_mode_slave_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "unsaved/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1644464726666 "|Acelerometro|unsaved:inst|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_avalon_accelerometer_spi_mode_slave_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter unsaved:inst\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"unsaved:inst\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" "accelerometer_avalon_accelerometer_spi_mode_slave_cmd_width_adapter" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" 2390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644464726945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_avalon_st_adapter unsaved:inst\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"unsaved_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"unsaved:inst\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" "avalon_st_adapter" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" 2419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644464727105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0 unsaved:inst\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"unsaved:inst\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644464727229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_avalon_st_adapter_001 unsaved:inst\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001 " "Elaborating entity \"unsaved_mm_interconnect_0_avalon_st_adapter_001\" for hierarchy \"unsaved:inst\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" "avalon_st_adapter_001" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/unsaved_mm_interconnect_0.v" 2448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644464727257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 unsaved:inst\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|unsaved_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0 " "Elaborating entity \"unsaved_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0\" for hierarchy \"unsaved:inst\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|unsaved_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0\"" {  } { { "unsaved/synthesis/submodules/unsaved_mm_interconnect_0_avalon_st_adapter_001.v" "error_adapter_0" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_avalon_st_adapter_001.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644464727345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_irq_mapper unsaved:inst\|unsaved_irq_mapper:irq_mapper " "Elaborating entity \"unsaved_irq_mapper\" for hierarchy \"unsaved:inst\|unsaved_irq_mapper:irq_mapper\"" {  } { { "unsaved/synthesis/unsaved.vhd" "irq_mapper" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/unsaved.vhd" 425 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644464727457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller unsaved:inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"unsaved:inst\|altera_reset_controller:rst_controller\"" {  } { { "unsaved/synthesis/unsaved.vhd" "rst_controller" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/unsaved.vhd" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644464727569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer unsaved:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"unsaved:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "unsaved/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644464727606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer unsaved:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"unsaved:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "unsaved/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644464727672 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1644464737063 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.02.09.22:46:27 Progress: Loading sld4fa3fdae/alt_sld_fab_wrapper_hw.tcl " "2022.02.09.22:46:27 Progress: Loading sld4fa3fdae/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644464788072 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644464819136 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644464820560 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644464838947 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644464839466 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644464840043 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644464840682 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644464840694 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644464840696 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1644464841757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4fa3fdae/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4fa3fdae/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld4fa3fdae/alt_sld_fab.v" "" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/db/ip/sld4fa3fdae/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644464842858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644464842858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4fa3fdae/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4fa3fdae/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld4fa3fdae/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/db/ip/sld4fa3fdae/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644464843548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644464843548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4fa3fdae/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4fa3fdae/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld4fa3fdae/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/db/ip/sld4fa3fdae/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644464843565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644464843565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4fa3fdae/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4fa3fdae/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld4fa3fdae/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/db/ip/sld4fa3fdae/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644464843938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644464843938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4fa3fdae/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld4fa3fdae/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld4fa3fdae/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/db/ip/sld4fa3fdae/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644464844479 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld4fa3fdae/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/db/ip/sld4fa3fdae/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644464844479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644464844479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4fa3fdae/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4fa3fdae/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld4fa3fdae/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/db/ip/sld4fa3fdae/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644464844914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644464844914 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1644464889243 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirectional pins are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "accelerometer_external_interface_I2C_SDAT " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"accelerometer_external_interface_I2C_SDAT\" is moved to its source" {  } { { "Acelerometro.bdf" "" { Schematic "E:/github/Modulo3FPGA/Clase7/Acelerometro/Acelerometro.bdf" { { 96 -248 72 112 "accelerometer_external_interface_I2C_SDAT" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1644464890512 ""}  } {  } 0 13060 "One or more bidirectional pins are fed by always enabled tri-state buffers" 0 0 "Analysis & Synthesis" 0 -1 1644464890512 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_jtag_atlantic.v" "" { Text "e:/quartusprime/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "unsaved/synthesis/submodules/unsaved_jtag_uart.v" "" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/unsaved_jtag_uart.v" 398 -1 0 } } { "unsaved/synthesis/submodules/unsaved_nios2.v" "" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/unsaved_nios2.v" 3803 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "e:/quartusprime/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "e:/quartusprime/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "unsaved/synthesis/submodules/unsaved_jtag_uart.v" "" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/unsaved_jtag_uart.v" 352 -1 0 } } { "unsaved/synthesis/submodules/unsaved_nios2.v" "" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/unsaved_nios2.v" 3227 -1 0 } } { "unsaved/synthesis/submodules/unsaved_nios2.v" "" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/unsaved_nios2.v" 4195 -1 0 } } { "unsaved/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "unsaved/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "unsaved/synthesis/submodules/unsaved_nios2.v" "" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/unsaved_nios2.v" 619 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1644464890682 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1644464890683 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "unsaved:inst\|unsaved_accelerometer:accelerometer\|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller\|serial_data~synth " "Node \"unsaved:inst\|unsaved_accelerometer:accelerometer\|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller\|serial_data~synth\"" {  } { { "unsaved/synthesis/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" "" { Text "E:/github/Modulo3FPGA/Clase7/Acelerometro/unsaved/synthesis/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644464904363 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1644464904363 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644464907985 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "139 " "139 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1644464934315 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/github/Modulo3FPGA/Clase7/Acelerometro/output_files/Acelerometro.map.smsg " "Generated suppressed messages file E:/github/Modulo3FPGA/Clase7/Acelerometro/output_files/Acelerometro.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644464940647 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1644464973862 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644464973862 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2029 " "Implemented 2029 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1644464978647 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1644464978647 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1644464978647 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1843 " "Implemented 1843 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1644464978647 ""} { "Info" "ICUT_CUT_TM_RAMS" "176 " "Implemented 176 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1644464978647 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1644464978647 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4862 " "Peak virtual memory: 4862 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1644464980367 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 09 22:49:40 2022 " "Processing ended: Wed Feb 09 22:49:40 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1644464980367 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:08:51 " "Elapsed time: 00:08:51" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1644464980367 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:35 " "Total CPU time (on all processors): 00:02:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1644464980367 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1644464980367 ""}
