# AXI/APB Bridge UVM Verification Environment

A comprehensive, modular UVM verification infrastructure for AMBA protocol bridges with multi-phase development strategy.

## Overview

This project provides a scalable UVM verification environment for protocol conversion bridges:
- **Phase 1:** `axi_lite_to_apb` - AXI4-Lite to APB4 bridge â­ CURRENT
- **Phase 2:** `axi_to_axi_lite` - AXI4 Full to AXI4-Lite converter
- **Phase 3:** Integrated end-to-end AXI4 â†’ APB4 verification

### Key Features

- âœ… Modular multi-phase verification strategy
- âœ… Full UVM methodology (planned)
- âœ… VCS simulation support
- âœ… Reference testbenches working (non-UVM)
- âœ… Complete PULP Platform infrastructure
- ğŸš§ UVM testbench in planning phase

## ğŸ“‹ UVM Testbench Planning

**Current Status:** Architecture & Verification Planning Complete âœ…

### Documentation
- **[UVM Testbench Architecture](docs/UVM_TESTBENCH_ARCHITECTURE.md)** - Complete system architecture, directory structure, and development roadmap
- **[Verification Plan](docs/VERIFICATION_PLAN.md)** - Detailed test plan, coverage strategy, and success criteria

### Three-Phase Development Strategy

```
Phase 1: axi_lite_to_apb (6 weeks)
  â”œâ”€ Week 1-2: Infrastructure & AXI-Lite agent
  â”œâ”€ Week 3-4: APB agent & Environment
  â””â”€ Week 5-6: Tests & Coverage

Phase 2: axi_to_axi_lite (4-5 weeks)
  â”œâ”€ AXI4 Full agent development
  â”œâ”€ Burst splitting verification
  â””â”€ ATOP handling tests

Phase 3: Integration (2-3 weeks)
  â”œâ”€ End-to-end AXI4 â†’ APB4
  â””â”€ Performance & stress testing
```

### Reusable Verification Components
- **AXI-Lite Agent:** Master driver, monitor, sequences
- **APB Agent:** Slave driver (with memory model), monitor
- **AXI4 Agent:** Full burst support (Phase 2)
- **Scoreboards:** Protocol-specific checking
- **Coverage:** Functional + code coverage infrastructure

## Dependencies

This project uses git submodules for dependency management. All dependencies are forked from PULP Platform for stability and customization.

### Complete Dependency Tree

```
deps/
â”œâ”€â”€ apb/                     # APB4 protocol infrastructure
â”œâ”€â”€ axi/                     # AXI4/AXI4-Lite protocol IP
â”œâ”€â”€ common_cells/            # RTL building blocks
â”œâ”€â”€ common_verification/     # Testbench utilities
â””â”€â”€ iDMA/                    # DMA reference design
```

| Repository | Version | Purpose | Fork URL |
|------------|---------|---------|----------|
| **apb** | latest | APB4 interfaces & verification | [npcarter2025/apb](https://github.com/npcarter2025/apb) |
| **axi** | v1.x | AXI4/AXI-Lite IP | [npcarter2025/axi](https://github.com/npcarter2025/axi) |
| **common_cells** | v1.37.0 | FIFOs, arbiters, decoders | [npcarter2025/common_cells](https://github.com/npcarter2025/common_cells) |
| **common_verification** | v0.2.5 | Clock/reset gen, rand drivers | [npcarter2025/common_verification](https://github.com/npcarter2025/common_verification) |
| **iDMA** | v0.6.5 | DMA engine reference | [npcarter2025/iDMA](https://github.com/npcarter2025/iDMA) |

All dependencies use **Solderpad Hardware License v0.51** and are tracked as git submodules.

## Project Structure


```
axi-apb-bridge-uvm/
â”œâ”€â”€ tb/                              # Testbench root
â”‚   â”œâ”€â”€ agents/                      # Reusable UVM agents/VCs
â”‚   â”‚   â”œâ”€â”€ axi_lite_agent/          # AXI4-Lite agent
â”‚   â”‚   â”‚   â”œâ”€â”€ axi_lite_pkg.sv                    # Package file (includes all below)
â”‚   â”‚   â”‚   â”œâ”€â”€ axi_lite_if.sv                     # Interface (outside package)
â”‚   â”‚   â”‚   â”œâ”€â”€ axi_lite_transaction.sv            # Transaction class â­
â”‚   â”‚   â”‚   â”œâ”€â”€ axi_lite_config.sv                 # Agent configuration
â”‚   â”‚   â”‚   â”œâ”€â”€ axi_lite_sequencer.sv              # Sequencer
â”‚   â”‚   â”‚   â”œâ”€â”€ axi_lite_driver.sv                 # Driver
â”‚   â”‚   â”‚   â”œâ”€â”€ axi_lite_monitor.sv                # Monitor
â”‚   â”‚   â”‚   â”œâ”€â”€ axi_lite_coverage.sv               # Coverage collector (optional)
â”‚   â”‚   â”‚   â”œâ”€â”€ axi_lite_agent.sv                  # Agent (top-level)
â”‚   â”‚   â”‚   â””â”€â”€ sequences/                         # Sequence library
â”‚   â”‚   â”‚       â”œâ”€â”€ axi_lite_base_seq.sv
â”‚   â”‚   â”‚       â”œâ”€â”€ axi_lite_random_seq.sv
â”‚   â”‚   â”‚       â”œâ”€â”€ axi_lite_write_seq.sv
â”‚   â”‚   â”‚       â”œâ”€â”€ axi_lite_read_seq.sv
â”‚   â”‚   â”‚       â””â”€â”€ axi_lite_directed_seq.sv
â”‚   â”‚   â”‚
â”‚   â”‚   â”œâ”€â”€ apb_agent/               # APB4 agent
â”‚   â”‚   â”‚   â”œâ”€â”€ apb_pkg.sv                         # Package file
â”‚   â”‚   â”‚   â”œâ”€â”€ apb_if.sv                          # Interface (outside package)
â”‚   â”‚   â”‚   â”œâ”€â”€ apb_transaction.sv                 # Transaction class â­
â”‚   â”‚   â”‚   â”œâ”€â”€ apb_config.sv                      # Agent configuration
â”‚   â”‚   â”‚   â”œâ”€â”€ apb_sequencer.sv                   # Sequencer
â”‚   â”‚   â”‚   â”œâ”€â”€ apb_driver.sv                      # Driver (slave/master modes)
â”‚   â”‚   â”‚   â”œâ”€â”€ apb_monitor.sv                     # Monitor
â”‚   â”‚   â”‚   â”œâ”€â”€ apb_coverage.sv                    # Coverage collector (optional)
â”‚   â”‚   â”‚   â”œâ”€â”€ apb_agent.sv                       # Agent (top-level)
â”‚   â”‚   â”‚   â””â”€â”€ sequences/                         # Sequence library
â”‚   â”‚   â”‚       â”œâ”€â”€ apb_slave_seq.sv
â”‚   â”‚   â”‚       â”œâ”€â”€ apb_master_seq.sv
â”‚   â”‚   â”‚       â””â”€â”€ apb_error_seq.sv
â”‚   â”‚   â”‚
â”‚   â”‚   â””â”€â”€ axi_agent/               # AXI4 Full agent (Phase 2)
â”‚   â”‚       â””â”€â”€ [similar structure]
â”‚   â”‚
â”‚   â”œâ”€â”€ env/                         # Test environments
â”‚   â”‚   â”œâ”€â”€ axi_lite_to_apb_env/     # Phase 1 environment â­
â”‚   â”‚   â”‚   â”œâ”€â”€ axi_lite_to_apb_env_pkg.sv
â”‚   â”‚   â”‚   â”œâ”€â”€ axi_lite_to_apb_env.sv
â”‚   â”‚   â”‚   â”œâ”€â”€ axi_lite_to_apb_virtual_sequencer.sv  # Coordinates sequences
â”‚   â”‚   â”‚   â”œâ”€â”€ axi_lite_to_apb_scoreboard.sv
â”‚   â”‚   â”‚   â”œâ”€â”€ axi_lite_to_apb_predictor.sv          # Uses golden model
â”‚   â”‚   â”‚   â”œâ”€â”€ axi_lite_to_apb_golden_model.sv       # DPI-C wrapper
â”‚   â”‚   â”‚   â””â”€â”€ axi_lite_to_apb_coverage.sv
â”‚   â”‚   â”‚
â”‚   â”‚   â”œâ”€â”€ axi_to_axi_lite_env/     # Phase 2 environment
â”‚   â”‚   â”‚   â””â”€â”€ [similar structure]
â”‚   â”‚   â”‚
â”‚   â”‚   â””â”€â”€ integrated_env/          # Phase 3 full system
â”‚   â”‚       â”œâ”€â”€ integrated_virtual_sequencer.sv  # Top-level coordination
â”‚   â”‚       â””â”€â”€ [combines both envs]
â”‚   â”‚
â”‚   â”œâ”€â”€ tests/                       # Test library
â”‚   â”‚   â”œâ”€â”€ axi_lite_to_apb_tests/   # Phase 1 tests
â”‚   â”‚   â”‚   â”œâ”€â”€ axi_lite_to_apb_base_test.sv
â”‚   â”‚   â”‚   â”œâ”€â”€ axi_lite_to_apb_sanity_test.sv
â”‚   â”‚   â”‚   â”œâ”€â”€ axi_lite_to_apb_random_test.sv
â”‚   â”‚   â”‚   â”œâ”€â”€ axi_lite_to_apb_stress_test.sv
â”‚   â”‚   â”‚   â”œâ”€â”€ axi_lite_to_apb_error_test.sv
â”‚   â”‚   â”‚   â””â”€â”€ axi_lite_to_apb_pipeline_test.sv
â”‚   â”‚   â”‚
â”‚   â”‚   â”œâ”€â”€ axi_to_axi_lite_tests/   # Phase 2 tests
â”‚   â”‚   â””â”€â”€ integrated_tests/        # Phase 3 tests
â”‚   â”‚
â”‚   â”œâ”€â”€ top/                         # Top-level testbench files
â”‚   â”‚   â”œâ”€â”€ tb_axi_lite_to_apb_top.sv
â”‚   â”‚   â”œâ”€â”€ tb_axi_to_axi_lite_top.sv
â”‚   â”‚   â””â”€â”€ tb_integrated_top.sv
â”‚   â”‚
â”‚   â”œâ”€â”€ common/                      # Shared utilities
â”‚   â”‚   â”œâ”€â”€ tb_pkg.sv
â”‚   â”‚   â”œâ”€â”€ tb_params.sv
â”‚   â”‚   â””â”€â”€ tb_utils.sv
â”‚   â”‚
â”‚   â”œâ”€â”€ ral/                         # Register Abstraction Layer (Optional)
â”‚   â”‚   â”œâ”€â”€ apb_reg_model.sv         # RAL for APB slave registers
â”‚   â”‚   â”œâ”€â”€ apb_reg_adapter.sv       # APB RAL adapter
â”‚   â”‚   â””â”€â”€ reg_sequences/           # Register access sequences
â”‚   â”‚       â”œâ”€â”€ reg_hw_reset_seq.sv
â”‚   â”‚       â”œâ”€â”€ reg_bit_bash_seq.sv
â”‚   â”‚       â””â”€â”€ reg_access_seq.sv
â”‚   â”‚
â”‚   â””â”€â”€ dpi/                         # DPI-C Components
â”‚       â”œâ”€â”€ memory/                  # Memory model (for APB slave)
â”‚       â”‚   â”œâ”€â”€ dpi_memory.sv
â”‚       â”‚   â”œâ”€â”€ dpi_memory.h
â”‚       â”‚   â””â”€â”€ dpi_memory.c
â”‚       â””â”€â”€ golden_model/            # Golden reference model â­
â”‚           â”œâ”€â”€ bridge_golden_model.sv   # SV wrapper
â”‚           â”œâ”€â”€ bridge_golden_model.h    # C header
â”‚           â”œâ”€â”€ bridge_golden_model.c    # C implementation
â”‚           â””â”€â”€ Makefile                 # Compile C code
â”‚
â”œâ”€â”€ sim/                             # Simulation scripts
â”‚   â”œâ”€â”€ Makefile.uvm                 # UVM-specific Makefile
â”‚   â”œâ”€â”€ compile_uvm.f                # UVM compilation filelist
â”‚   â”œâ”€â”€ files/
â”‚   â”‚   â””â”€â”€ uvm/
â”‚   â”‚       â”œâ”€â”€ agents.f
â”‚   â”‚       â”œâ”€â”€ env.f
â”‚   â”‚       â””â”€â”€ tests.f
â”‚   â””â”€â”€ scripts/
â”‚       â”œâ”€â”€ run_uvm_test.sh
â”‚       â””â”€â”€ regression.sh
â”‚
â””â”€â”€ docs/
    â”œâ”€â”€ UVM_TESTBENCH_ARCHITECTURE.md  # This document
    â”œâ”€â”€ VERIFICATION_PLAN.md
    â””â”€â”€ COVERAGE_PLAN.md
```

# DUT
![Design Under Test](docs/diagrams/axi_lite_to_apb_architecture.png)
![Design Under Test](docs/diagrams/axi_lite_to_apb_fsm.png)
![Design Under Test](docs/diagrams/axi_lite_to_apb_signal_flow.png)
![Design Under Test](docs/diagrams/axi_lite_to_apb_timing_simple.png)
![Design Under Test](docs/diagrams/axi_lite_to_apb_timing.png)


### Component Interaction Diagram


```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    UVM ENVIRONMENT                              â”‚
â”‚                                                                 â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”     â”‚
â”‚  â”‚         Virtual Sequencer (Phase 1 Optional)         â”‚     â”‚
â”‚  â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”         â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”      â”‚     â”‚
â”‚  â”‚  â”‚ AXI-Lite Seqr  â”‚         â”‚   APB Seqr     â”‚      â”‚     â”‚
â”‚  â”‚  â”‚   (ref)        â”‚         â”‚   (ref)        â”‚      â”‚     â”‚
â”‚  â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”˜         â””â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”˜      â”‚     â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜     â”‚
â”‚             â”‚                           â”‚                     â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”€â”       â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”€â”           â”‚
â”‚  â”‚  AXI-Lite Agent   â”‚       â”‚    APB Agent      â”‚           â”‚
â”‚  â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚       â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”â”‚           â”‚
â”‚  â”‚  â”‚ Sequencer    â”‚ â”‚       â”‚  â”‚ Sequencer    â”‚â”‚           â”‚
â”‚  â”‚  â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤ â”‚       â”‚  â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤â”‚           â”‚
â”‚  â”‚  â”‚ Driver       â”‚ â”‚       â”‚  â”‚ Driver       â”‚â”‚           â”‚
â”‚  â”‚  â”‚              â”‚ â”‚       â”‚  â”‚ (Slave mode) â”‚â”‚           â”‚
â”‚  â”‚  â”‚              â”‚ â”‚       â”‚  â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚â”‚           â”‚
â”‚  â”‚  â”‚              â”‚ â”‚       â”‚  â”‚  â”‚ Memory  â”‚ â”‚â”‚           â”‚
â”‚  â”‚  â”‚              â”‚ â”‚       â”‚  â”‚  â”‚ Model   â”‚ â”‚â”‚           â”‚
â”‚  â”‚  â”‚              â”‚ â”‚       â”‚  â”‚  â”‚         â”‚ â”‚â”‚           â”‚
â”‚  â”‚  â”‚              â”‚ â”‚       â”‚  â”‚  â”‚ DPI-C   â”‚ â”‚â”‚ â—„â”€ Optional
â”‚  â”‚  â”‚              â”‚ â”‚       â”‚  â”‚  â”‚ or SV   â”‚ â”‚â”‚           â”‚
â”‚  â”‚  â”‚              â”‚ â”‚       â”‚  â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚â”‚           â”‚
â”‚  â”‚  â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤ â”‚       â”‚  â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤â”‚           â”‚
â”‚  â”‚  â”‚ Monitor      â”‚ â”‚       â”‚  â”‚ Monitor      â”‚â”‚           â”‚
â”‚  â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚       â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜â”‚           â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜       â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜           â”‚
â”‚                                                               â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚  â”‚  RAL (Optional - for register-based APB slaves)      â”‚   â”‚
â”‚  â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚   â”‚
â”‚  â”‚  â”‚ Reg Model  â”‚  â”‚ Adapter  â”‚  â”‚  Predictor     â”‚   â”‚   â”‚
â”‚  â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚   â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”‚                                                               â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```
### AMD-Style Organization

This project follows AMD's modular verification structure:
- **Tool-agnostic design** - Easy to add support for QuestaSim, Xcelium, etc.
- **Modular filelists** - Dependencies separated from DUT and testbench
- **Clean separation** - Build artifacts isolated in `sim/`
- **Scalable** - Ready for UVM and regression frameworks


### Quick Test

Verify the setup with the reference testbench:

```bash
# Option 1: Use convenience script (recommended)
./sim/scripts/run_vcs.sh quick

# Option 2: Use Makefile directly
cd sim
make vcs

# Run all test configurations
./sim/scripts/run_vcs.sh all
# or
cd sim && make vcs_all
```

### Expected Output

```
âœ… Compilation successful!
âœ… Simulation PASSED (Pipeline=0/0)
   Completed 20000 reads and 10000 writes
```

## Development

### Adding UVM Testbench (Coming Soon)

The project structure is ready for UVM testbench development:

```
tb/                       # UVM testbench (to be created)
â”œâ”€â”€ agents/
â”‚   â”œâ”€â”€ axi_lite/        # AXI-Lite UVM agent
â”‚   â””â”€â”€ apb/             # APB UVM agent
â”œâ”€â”€ env/                 # UVM environment
â”œâ”€â”€ sequences/           # UVM sequences
â”œâ”€â”€ tests/               # UVM tests
â””â”€â”€ tb_top.sv            # Testbench top module
```

### Updating Dependencies

To update to newer versions of dependencies:

```bash
# Update axi submodule
cd deps/axi
git fetch origin
git checkout v0.40.0  # Or desired version
cd ../..
git add deps/axi
git commit -m "Update axi to v0.40.0"

# Similar for common_cells
cd deps/common_cells
git fetch origin
git checkout v1.40.0
cd ../..
git add deps/common_cells
git commit -m "Update common_cells to v1.40.0"
```

## Running Tests

### VCS Simulation

```bash
# Using convenience script (from project root)
./sim/scripts/run_vcs.sh quick          # Quick test
./sim/scripts/run_vcs.sh all            # All 4 configs
./sim/scripts/run_vcs.sh pipe11         # Full pipeline

# Using Makefile directly (from sim/ directory)
cd sim
make vcs                                # Quick test
make vcs PIPE_REQ=1 PIPE_RESP=1         # With pipelining
make vcs_all                            # All 4 configurations
make debug                              # Debug with DVE GUI
make clean                              # Clean build artifacts

# View help
cd sim && make help
./sim/scripts/run_vcs.sh help
```

### Parameters

| Parameter | Default | Description |
|-----------|---------|-------------|
| `PIPE_REQ` | 0 | Pipeline request path (0/1) |
| `PIPE_RESP` | 0 | Pipeline response path (0/1) |

## Documentation


- **[STRUCT_REFERENCE.md](docs/STRUCT_REFERENCE.md)** - All struct definitions


## Design Under Test

### Module: `axi_lite_to_apb`

**Function:** Converts AXI4-Lite transactions to APB4 protocol

**Parameters:**
- `NoApbSlaves`: Number of APB slaves (default: 1)
- `AddrWidth`: Address bus width (default: 32)
- `DataWidth`: Data bus width (default: 32)
- `PipelineRequest`: Pipeline request path (default: 0)
- `PipelineResponse`: Pipeline response path (default: 0)

**Features:**
- Address decoding for multiple APB slaves
- Burst splitting (AXI-Lite to APB single transfers)
- Error handling and propagation
- Optional request/response pipelining

## License

This verification environment uses components under the Solderpad Hardware License v0.51:
- AXI IP: Â© 2019 ETH Zurich and University of Bologna
- Common Cells: Â© 2018 ETH Zurich and University of Bologna

See individual source files and dependencies for complete license information.

## References

- **PULP Platform:** https://pulp-platform.org/
- **AXI Specification:** ARM AMBA AXI Protocol Specification
- **APB Specification:** ARM AMBA APB Protocol Specification
- **UVM Methodology:** Universal Verification Methodology

## Author

**Nathan Carter** (npcarter2025)  
Universal Verification Methodology Project  
Date: January 2026

## Acknowledgments

- PULP Platform team for the AXI and Common Cells IP
- ETH Zurich for the original bridge design
- University of Bologna for verification infrastructure

---

**Status:** âœ… Reference testbench verified and passing  
**Next:** UVM testbench development in progress
