# Reading D:/Quartus_Prime_Lite_v19_1/modelsim_ase/tcl/vsim/pref.tcl
# do nor41_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/Quartus_Prime_Lite_v19_1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+D:/Quartus\ Projects/nor41 {D:/Quartus Projects/nor41/nor41.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:45:38 on Oct 25,2024
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Quartus Projects/nor41" D:/Quartus Projects/nor41/nor41.sv 
# -- Compiling module nor41
# 
# Top level modules:
# 	nor41
# End time: 16:45:38 on Oct 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim nor41
# vsim nor41 
# Start time: 16:45:50 on Oct 25,2024
# Loading sv_std.std
# Loading work.nor41
add wave *
force -repeat 20 a 0 0, 1 10
force b 0 0, 1 20, 0 40, 1 100, 0 150
force -repeat 40 c 0 0, 1 20
force d 0 0, 1 20, 0 40, 1 200, 0 350
run
do nor41.do
# End time: 16:46:57 on Oct 25,2024, Elapsed time: 0:01:07
# Errors: 0, Warnings: 0
# vsim nor41 
# Start time: 16:46:57 on Oct 25,2024
# Loading sv_std.std
# Loading work.nor41
# End time: 17:03:06 on Oct 25,2024, Elapsed time: 0:16:09
# Errors: 0, Warnings: 0
