#!/bin/sh -e
# This file is automatically generated by VCS.  Any changes you make
# to it will be overwritten the next time VCS is run.
vcs '-full64' '-sverilog' '-debug_all' '/apps/designlib/SAED90_EDK/SAED_EDK90nm/Digital_Standard_cell_Library/verilog/saed90nm.v' 'tb_ppu32.sv' '../dc-syn/output/ppu_syn.sv' '-o' 'ppu_postsyn.simv'  -static_dbgen_only -daidir=$1 2>&1
