===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 11.4659 seconds

  ----User Time----  ----Wall Time----  ----Name----
    3.5541 ( 24.9%)    3.5541 ( 31.0%)  FIR Parser
    6.1141 ( 42.9%)    4.2883 ( 37.4%)  'firrtl.circuit' Pipeline
    1.2991 (  9.1%)    0.6510 (  5.7%)    'firrtl.module' Pipeline
    1.2967 (  9.1%)    0.6499 (  5.7%)      CSE
    0.0010 (  0.0%)    0.0006 (  0.0%)        (A) DominanceInfo
    0.1072 (  0.8%)    0.1072 (  0.9%)    InferWidths
    0.4166 (  2.9%)    0.4166 (  3.6%)    LowerFIRRTLTypes
    2.3416 ( 16.4%)    1.1748 ( 10.2%)    'firrtl.module' Pipeline
    1.1388 (  8.0%)    0.6097 (  5.3%)      ExpandWhens
    1.1987 (  8.4%)    0.6438 (  5.6%)      Canonicalizer
    0.3881 (  2.7%)    0.3881 (  3.4%)    Inliner
    1.5467 ( 10.8%)    1.5467 ( 13.5%)    IMConstProp
    0.0379 (  0.3%)    0.0379 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0002 (  0.0%)    0.0002 (  0.0%)    BlackBoxReader
    0.8638 (  6.1%)    0.8638 (  7.5%)  LowerFIRRTLToHW
    0.1865 (  1.3%)    0.1865 (  1.6%)  HWMemSimImpl
    1.6702 ( 11.7%)    0.8352 (  7.3%)  'hw.module' Pipeline
    0.0556 (  0.4%)    0.0304 (  0.3%)    HWCleanup
    0.6572 (  4.6%)    0.3388 (  3.0%)    CSE
    0.0011 (  0.0%)    0.0006 (  0.0%)      (A) DominanceInfo
    0.9505 (  6.7%)    0.4826 (  4.2%)    Canonicalizer
    0.3162 (  2.2%)    0.3162 (  2.8%)  HWLegalizeNames
    0.2613 (  1.8%)    0.1312 (  1.1%)  'hw.module' Pipeline
    0.2578 (  1.8%)    0.1296 (  1.1%)    PrettifyVerilog
    1.2823 (  9.0%)    1.2823 ( 11.2%)  Output
    0.0043 (  0.0%)    0.0043 (  0.0%)  Rest
   14.2580 (100.0%)   11.4659 (100.0%)  Total

{
  totalTime: 11.498,
  maxMemory: 766853120
}
