<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>Group5</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>FullAdder_HalfAdder_0_1</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:modelName>HalfAdder</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Tue Mar 09 00:01:06 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:50f51ea5</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_synthesisconstraints</spirit:name>
        <spirit:displayName>Synthesis Constraints</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis.constraints</spirit:envIdentifier>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:50f51ea5</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesiswrapper</spirit:name>
        <spirit:displayName>Verilog Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>FullAdder_HalfAdder_0_1</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Tue Mar 09 00:01:06 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:50f51ea5</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:modelName>HalfAdder</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Tue Mar 09 00:01:06 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:e8bbd9f7</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsimulationwrapper</spirit:name>
        <spirit:displayName>Verilog Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>FullAdder_HalfAdder_0_1</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Tue Mar 09 00:01:06 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:e8bbd9f7</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>A</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>B</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>C_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/HalfAdder_util_vector_logic_0_0/HalfAdder_util_vector_logic_0_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_util_vector_logic_0</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/HalfAdder_util_vector_logic_1_0/HalfAdder_util_vector_logic_1_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_util_vector_logic_1</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/HalfAdder_ooc.xdc</spirit:name>
        <spirit:userFileType>xdc</spirit:userFileType>
        <spirit:userFileType>SCOPED_TO_REF_HalfAdder</spirit:userFileType>
        <spirit:userFileType>USED_IN_out_of_context</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/94de/src/HalfAdder.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/FullAdder_HalfAdder_0_1.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/HalfAdder_util_vector_logic_0_0/HalfAdder_util_vector_logic_0_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_util_vector_logic_0</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/HalfAdder_util_vector_logic_1_0/HalfAdder_util_vector_logic_1_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_util_vector_logic_1</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sim/HalfAdder.protoinst</spirit:name>
        <spirit:fileType>unknown</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/94de/sim/HalfAdder.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/FullAdder_HalfAdder_0_1.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>HalfAdder_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">FullAdder_HalfAdder_0_1</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>HalfAdder_v1_0</xilinx:displayName>
      <xilinx:definitionSource>IPI</xilinx:definitionSource>
      <xilinx:coreRevision>3</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c9bbdf9_ARCHIVE_LOCATION">u:/Soroush/ProgramFiles/Xilinx/Vivado/2019.1/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e3bfe87_ARCHIVE_LOCATION">u:/Soroush/ProgramFiles/Xilinx/Vivado/2019.1/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@349b462a_ARCHIVE_LOCATION">u:/Soroush/ProgramFiles/Xilinx/Vivado/2019.1/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17e8c594_ARCHIVE_LOCATION">u:/Soroush/ProgramFiles/Xilinx/Vivado/2019.1/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@615276da_ARCHIVE_LOCATION">u:/Soroush/ProgramFiles/Xilinx/Vivado/2019.1/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a8a10b9_ARCHIVE_LOCATION">u:/Soroush/ProgramFiles/Xilinx/Vivado/2019.1/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18fa5b75_ARCHIVE_LOCATION">u:/Soroush/ProgramFiles/Xilinx/Vivado/2019.1/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fb4928a_ARCHIVE_LOCATION">u:/Soroush/ProgramFiles/Xilinx/Vivado/2019.1/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a703605_ARCHIVE_LOCATION">u:/Soroush/ProgramFiles/Xilinx/Vivado/2019.1/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2975d330_ARCHIVE_LOCATION">u:/Soroush/ProgramFiles/Xilinx/Vivado/2019.1/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42084fd2_ARCHIVE_LOCATION">u:/Soroush/ProgramFiles/Xilinx/Vivado/2019.1/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cd27ac9_ARCHIVE_LOCATION">u:/Soroush/ProgramFiles/Xilinx/Vivado/2019.1/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c49b5e2_ARCHIVE_LOCATION">u:/Soroush/ProgramFiles/Xilinx/Vivado/2019.1/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@161a6448_ARCHIVE_LOCATION">u:/Soroush/ProgramFiles/Xilinx/Vivado/2019.1/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e0fe3b2_ARCHIVE_LOCATION">u:/Soroush/ProgramFiles/Xilinx/Vivado/2019.1/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a74531f_ARCHIVE_LOCATION">u:/Soroush/ProgramFiles/Xilinx/Vivado/2019.1/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@559f50b7_ARCHIVE_LOCATION">u:/Soroush/ProgramFiles/Xilinx/Vivado/2019.1/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14a0a6c_ARCHIVE_LOCATION">u:/Soroush/ProgramFiles/Xilinx/Vivado/2019.1/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cb9efaf_ARCHIVE_LOCATION">u:/Soroush/ProgramFiles/Xilinx/Vivado/2019.1/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@561492f6_ARCHIVE_LOCATION">u:/Soroush/ProgramFiles/Xilinx/Vivado/2019.1/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d6a44b7_ARCHIVE_LOCATION">u:/Soroush/ProgramFiles/Xilinx/Vivado/2019.1/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63cd2bf_ARCHIVE_LOCATION">u:/Soroush/ProgramFiles/Xilinx/Vivado/2019.1/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@458eb26a_ARCHIVE_LOCATION">u:/Soroush/ProgramFiles/Xilinx/Vivado/2019.1/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20f7e177_ARCHIVE_LOCATION">u:/Soroush/ProgramFiles/Xilinx/Vivado/2019.1/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2eaf657f_ARCHIVE_LOCATION">u:/Soroush/ProgramFiles/Xilinx/Vivado/2019.1/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b8ed706_ARCHIVE_LOCATION">u:/Soroush/ProgramFiles/Xilinx/Vivado/2019.1/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d68af4a_ARCHIVE_LOCATION">u:/Soroush/ProgramFiles/Xilinx/Vivado/2019.1/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49941e16_ARCHIVE_LOCATION">u:/Soroush/ProgramFiles/Xilinx/Vivado/2019.1/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@215f4f57_ARCHIVE_LOCATION">u:/Soroush/ProgramFiles/Xilinx/Vivado/2019.1/ip_repo</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="fab0106f"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="e36fc2fa"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="4d6957f3"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
