{"Source Block": ["zipcpu/rtl/core/idecode.v@435:445@HdlStmProcess", "\tend else if (i_ce)\n\t\to_gie <= i_gie;\n\n\tinitial\to_pc = 0;\n\tinitial\to_dcdR = 0;\n\tinitial\to_dcdA = 0;\n\talways @(posedge i_clk)\n\t\tif (i_ce)\n\t\tbegin\n\t\t\to_pc[0] <= 1'b0;\n\n"], "Clone Blocks": [["zipcpu/rtl/core/idecode.v@434:444", "\t\t\to_gie <= i_gie;\n\tend else if (i_ce)\n\t\to_gie <= i_gie;\n\n\tinitial\to_pc = 0;\n\tinitial\to_dcdR = 0;\n\tinitial\to_dcdA = 0;\n\talways @(posedge i_clk)\n\t\tif (i_ce)\n\t\tbegin\n\t\t\to_pc[0] <= 1'b0;\n"], ["zipcpu/rtl/core/idecode.v@433:443", "\t\tif ((i_ce)&&(!o_phase))\n\t\t\to_gie <= i_gie;\n\tend else if (i_ce)\n\t\to_gie <= i_gie;\n\n\tinitial\to_pc = 0;\n\tinitial\to_dcdR = 0;\n\tinitial\to_dcdA = 0;\n\talways @(posedge i_clk)\n\t\tif (i_ce)\n\t\tbegin\n"]], "Diff Content": {"Delete": [], "Add": [[440, "\tinitial\to_dcdB = 0;\n"]]}}