RGB_BRAM_blk_mem_gen_0_0.v,verilog,xil_defaultlib,../../../bd/RGB_BRAM/ip/RGB_BRAM_blk_mem_gen_0_0/sim/RGB_BRAM_blk_mem_gen_0_0.v,
RGB_BRAM_blk_mem_gen_R_0.v,verilog,xil_defaultlib,../../../bd/RGB_BRAM/ip/RGB_BRAM_blk_mem_gen_R_0/sim/RGB_BRAM_blk_mem_gen_R_0.v,
RGB_BRAM_blk_mem_gen_R1_0.v,verilog,xil_defaultlib,../../../bd/RGB_BRAM/ip/RGB_BRAM_blk_mem_gen_R1_0/sim/RGB_BRAM_blk_mem_gen_R1_0.v,
RGB_BRAM.v,verilog,xil_defaultlib,../../../bd/RGB_BRAM/sim/RGB_BRAM.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
