---

# DO NOT EDIT!
# Automatically generated via docusaurus-plugin-doxygen by Doxygen.

slug: /api/files/lib/lib/target/lib/target/x86/lib/target/x86/mctargetdesc/x86mctargetdesc-cpp
custom_edit_url: null
keywords:
  - doxygen
  - reference
  - file

---

import Link from '@docusaurus/Link'

import CodeLine from '@xpack/docusaurus-plugin-doxygen/components/CodeLine'
import DoxygenPage from '@xpack/docusaurus-plugin-doxygen/components/DoxygenPage'
import Highlight from '@xpack/docusaurus-plugin-doxygen/components/Highlight'
import IncludesList from '@xpack/docusaurus-plugin-doxygen/components/IncludesList'
import IncludesListItem from '@xpack/docusaurus-plugin-doxygen/components/IncludesListItem'
import MemberDefinition from '@xpack/docusaurus-plugin-doxygen/components/MemberDefinition'
import MembersIndex from '@xpack/docusaurus-plugin-doxygen/components/MembersIndex'
import MembersIndexItem from '@xpack/docusaurus-plugin-doxygen/components/MembersIndexItem'
import ProgramListing from '@xpack/docusaurus-plugin-doxygen/components/ProgramListing'
import SectionDefinition from '@xpack/docusaurus-plugin-doxygen/components/SectionDefinition'

import pluginConfig from '@site/docusaurus-plugin-doxygen-config.json'

# The `X86MCTargetDesc.cpp` File Reference

<DoxygenPage pluginConfig={pluginConfig}>



## Included Headers

<IncludesList>
<IncludesListItem
  filePath="X86MCTargetDesc.h"
  permalink="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/mctargetdesc/x86mctargetdesc-h"
  isLocal="true" />
<IncludesListItem
  filePath="TargetInfo/X86TargetInfo.h"
  permalink="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/targetinfo/x86targetinfo-h"
  isLocal="true" />
<IncludesListItem
  filePath="X86ATTInstPrinter.h"
  permalink="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/mctargetdesc/x86attinstprinter-h"
  isLocal="true" />
<IncludesListItem
  filePath="X86BaseInfo.h"
  permalink="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/mctargetdesc/x86baseinfo-h"
  isLocal="true" />
<IncludesListItem
  filePath="X86IntelInstPrinter.h"
  permalink="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/mctargetdesc/x86intelinstprinter-h"
  isLocal="true" />
<IncludesListItem
  filePath="X86MCAsmInfo.h"
  permalink="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/mctargetdesc/x86mcasminfo-h"
  isLocal="true" />
<IncludesListItem
  filePath="X86TargetStreamer.h"
  permalink="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/mctargetdesc/x86targetstreamer-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm/ADT/APInt.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/adt/apint-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm/DebugInfo/CodeView/CodeView.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/debuginfo/include/llvm/debuginfo/codeview/codeview-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm/MC/MCDwarf.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/mc/mcdwarf-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm/MC/MCInstrAnalysis.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstranalysis-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm/MC/MCInstrInfo.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstrinfo-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm/MC/MCRegisterInfo.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/mc/mcregisterinfo-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm/MC/MCStreamer.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/mc/mcstreamer-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm/MC/MCSubtargetInfo.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/mc/mcsubtargetinfo-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm/MC/TargetRegistry.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/mc/targetregistry-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm/Support/ErrorHandling.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/support/errorhandling-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm/TargetParser/Host.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/targetparser/host-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm/TargetParser/Triple.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/targetparser/triple-h"
  isLocal="true" />
<IncludesListItem
  filePath="X86GenRegisterInfo.inc"
  permalink=""
  isLocal="true" />
<IncludesListItem
  filePath="X86GenInstrInfo.inc"
  permalink=""
  isLocal="true" />
<IncludesListItem
  filePath="X86GenSubtargetInfo.inc"
  permalink=""
  isLocal="true" />
</IncludesList>

## Namespaces Index

<MembersIndex>

<MembersIndexItem
  type="namespace"
  name={<><a href="/docs/api/namespaces/llvm">llvm</a></>}>
This is an optimization pass for GlobalISel generic memory operations. <a href="/docs/api/namespaces/llvm/#details">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="namespace"
  name={<><a href="/docs/api/namespaces/llvm/x86-mc">llvm::X86_MC</a></>}>
</MembersIndexItem>

</MembersIndex>

## Classes Index

<MembersIndex>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/llvm/x86-mc/x86mcinstranalysis">X86MCInstrAnalysis</a></>}>
</MembersIndexItem>

</MembersIndex>

## Functions Index

<MembersIndex>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mcasminfo">MCAsmInfo</a> &#42;</>}
  name={<><a href="#aeafb06413605da840d52ad76655540e8">createX86MCAsmInfo</a> (const MCRegisterInfo &amp;MRI, const Triple &amp;TheTriple, const MCTargetOptions &amp;Options)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mcinstprinter">MCInstPrinter</a> &#42;</>}
  name={<><a href="#a743aaa870c3bc81624c898a533a91e52">createX86MCInstPrinter</a> (const Triple &amp;T, unsigned SyntaxVariant, const MCAsmInfo &amp;MAI, const MCInstrInfo &amp;MII, const MCRegisterInfo &amp;MRI)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mcinstranalysis">MCInstrAnalysis</a> &#42;</>}
  name={<><a href="#a7440262314ad975a4aebc1db2926ed53">createX86MCInstrAnalysis</a> (const MCInstrInfo &#42;Info)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mcinstrinfo">MCInstrInfo</a> &#42;</>}
  name={<><a href="#a3145e771acc8e2dbd487d3c33a61ca34">createX86MCInstrInfo</a> ()</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mcregisterinfo">MCRegisterInfo</a> &#42;</>}
  name={<><a href="#a4ca5ad26bd6f05539ea46021582c30ba">createX86MCRegisterInfo</a> (const Triple &amp;TT)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mcrelocationinfo">MCRelocationInfo</a> &#42;</>}
  name={<><a href="#a2337d60522c6ce5a782ef0134cbe60ad">createX86MCRelocationInfo</a> (const Triple &amp;TheTriple, MCContext &amp;Ctx)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#afef1d5400d8233fa3d9ee7d4b2b5c971">isMemOperand</a> (const MCInst &amp;MI, unsigned Op, unsigned RegClassID)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/include/include/llvm/include/llvm/support/compiler-h/#a9a971b1d09709d73cab58157eaaf0637">LLVM&#95;C&#95;ABI</a> void</>}
  name={<><a href="#ab1904658c919a9d143695cabebd68f53">LLVMInitializeX86TargetMC</a> ()</>}>
</MembersIndexItem>

</MembersIndex>

## Defines Index

<MembersIndex>

<MembersIndexItem
  type="#define"
  name={<><a href="#ae5652180ec0caef77d9f156a95196cee">A&#95;SUB&#95;SUPER</a>&nbsp;&nbsp;&nbsp;  case X86::AH:                                                                \\
    <a href="#a549521af4e2ffe8325199e2a87c522c1">SUB&#95;SUPER</a>(AL, AX, EAX, RAX, R)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="#define"
  name={<><a href="#aacdff15d5e6ce884f0097a90fdbcdf5e">B&#95;SUB&#95;SUPER</a>&nbsp;&nbsp;&nbsp;  case X86::BH:                                                                \\
    <a href="#a549521af4e2ffe8325199e2a87c522c1">SUB&#95;SUPER</a>(BL, BX, EBX, RBX, R)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="#define"
  name={<><a href="#a91c0661578e1d2d80862a3c9c54ac28c">BP&#95;SUB&#95;SUPER</a>&nbsp;&nbsp;&nbsp;<a href="#a549521af4e2ffe8325199e2a87c522c1">SUB&#95;SUPER</a>(BPL, BP, EBP, RBP, R)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="#define"
  name={<><a href="#a3826abbb8a15f9a2b0873cea3c31bce0">C&#95;SUB&#95;SUPER</a>&nbsp;&nbsp;&nbsp;  case X86::CH:                                                                \\
    <a href="#a549521af4e2ffe8325199e2a87c522c1">SUB&#95;SUPER</a>(CL, CX, ECX, RCX, R)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="#define"
  name={<><a href="#ae9f2b941b9362a14194429b68d39cd85">D&#95;SUB&#95;SUPER</a>&nbsp;&nbsp;&nbsp;  case X86::DH:                                                                \\
    <a href="#a549521af4e2ffe8325199e2a87c522c1">SUB&#95;SUPER</a>(<a href="/docs/api/files/lib/lib/target/lib/target/arm/armslshardening-cpp/#ad467c4ab9119043f9b7750ab986be61a">DL</a>, DX, EDX, RDX, R)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="#define"
  name={<><a href="#a49e40e759f6cd056d293b7f96cc04a2c">DEFAULT&#95;NOREG</a>&nbsp;&nbsp;&nbsp;  default:                                                                     \\
    return X86::NoRegister;</>}>
</MembersIndexItem>

<MembersIndexItem
  type="#define"
  name={<><a href="#ab332074bdd574f97a5faa4ed2973de72">DI&#95;SUB&#95;SUPER</a>&nbsp;&nbsp;&nbsp;<a href="#a549521af4e2ffe8325199e2a87c522c1">SUB&#95;SUPER</a>(DIL, DI, EDI, RDI, R)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="#define"
  name={<><a href="#a6bb37192519dda7f58d047ef64088275">ENABLE&#95;INSTR&#95;PREDICATE&#95;VERIFIER</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type="#define"
  name={<><a href="#a308641466b881118ac1053e55c8b59aa">GET&#95;INSTRINFO&#95;MC&#95;DESC</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type="#define"
  name={<><a href="#a9011f8eec608201d9da0eca43b0d12af">GET&#95;INSTRINFO&#95;MC&#95;HELPERS</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type="#define"
  name={<><a href="#a7450ae576d0fab98e1f81508551d6e7e">GET&#95;REGINFO&#95;MC&#95;DESC</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type="#define"
  name={<><a href="#a8be6c326fbb836f91f3d9188b7726e3e">GET&#95;STIPREDICATE&#95;DECLS&#95;FOR&#95;MC&#95;ANALYSIS</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type="#define"
  name={<><a href="#aeda10ba833a6df4de2426e168322519d">GET&#95;STIPREDICATE&#95;DEFS&#95;FOR&#95;MC&#95;ANALYSIS</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type="#define"
  name={<><a href="#a125da064bb99459483887c91182923b8">GET&#95;SUBTARGETINFO&#95;MC&#95;DESC</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type="#define"
  name={<><a href="#a38ffa870e46f34a647f8d40a2fffcb2d">NO&#95;SUB&#95;SUPER</a>&nbsp;&nbsp;&nbsp;  <a href="#a549521af4e2ffe8325199e2a87c522c1">SUB&#95;SUPER</a>(R##NO##<a href="/docs/api/files/lib/lib/ir/builtingcs-cpp/#ae76959fe811ba090de4cba69ac00f1da">B</a>, R##NO##W, R##NO##<a href="/docs/api/files/lib/lib/ir/builtingcs-cpp/#a6a9f043784cf87001c84980afa76da82">D</a>, R##NO, REG)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="#define"
  name={<><a href="#ac55c5897892b708c121276f4c241a82c">NO&#95;SUB&#95;SUPER&#95;B</a>&nbsp;&nbsp;&nbsp;<a href="#a38ffa870e46f34a647f8d40a2fffcb2d">NO&#95;SUB&#95;SUPER</a>(NO, R##NO##<a href="/docs/api/files/lib/lib/ir/builtingcs-cpp/#ae76959fe811ba090de4cba69ac00f1da">B</a>)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="#define"
  name={<><a href="#a3f325faa7f84bfd3cc9510a73d14bb3c">NO&#95;SUB&#95;SUPER&#95;D</a>&nbsp;&nbsp;&nbsp;<a href="#a38ffa870e46f34a647f8d40a2fffcb2d">NO&#95;SUB&#95;SUPER</a>(NO, R##NO##<a href="/docs/api/files/lib/lib/ir/builtingcs-cpp/#a6a9f043784cf87001c84980afa76da82">D</a>)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="#define"
  name={<><a href="#a05e79577640473c7b5dd245a2bfef796">NO&#95;SUB&#95;SUPER&#95;Q</a>&nbsp;&nbsp;&nbsp;<a href="#a38ffa870e46f34a647f8d40a2fffcb2d">NO&#95;SUB&#95;SUPER</a>(NO, R##NO)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="#define"
  name={<><a href="#a0175b8456372f7fc029af0d23ef41904">NO&#95;SUB&#95;SUPER&#95;W</a>&nbsp;&nbsp;&nbsp;<a href="#a38ffa870e46f34a647f8d40a2fffcb2d">NO&#95;SUB&#95;SUPER</a>(NO, R##NO##W)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="#define"
  name={<><a href="#a9108b76dfd70b7a326388b95e6f27d94">SI&#95;SUB&#95;SUPER</a>&nbsp;&nbsp;&nbsp;<a href="#a549521af4e2ffe8325199e2a87c522c1">SUB&#95;SUPER</a>(SIL, <a href="/docs/api/files/lib/lib/passes/passbuilderbindings-cpp/#a10fde6bea2f819ef87db20d8fe3085c7">SI</a>, ESI, RSI, R)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="#define"
  name={<><a href="#a5b1ffa1748c7743ca6591434b630f6a5">SP&#95;SUB&#95;SUPER</a>&nbsp;&nbsp;&nbsp;<a href="#a549521af4e2ffe8325199e2a87c522c1">SUB&#95;SUPER</a>(SPL, SP, ESP, RSP, R)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="#define"
  name={<><a href="#a549521af4e2ffe8325199e2a87c522c1">SUB&#95;SUPER</a>&nbsp;&nbsp;&nbsp;  case X86::R1:                                                                \\
  case X86::R2:                                                                \\
  case X86::R3:                                                                \\
  case X86::R4:                                                                \\
    return X86::R;</>}>
</MembersIndexItem>

</MembersIndex>


<SectionDefinition>

## Functions

### createX86MCAsmInfo() {#aeafb06413605da840d52ad76655540e8}

<MemberDefinition
  prototype={<>static MCAsmInfo &#42; createX86MCAsmInfo (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcregisterinfo">MCRegisterInfo</a> &amp; MRI, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/triple">Triple</a> &amp; TheTriple, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mctargetoptions">MCTargetOptions</a> &amp; Options)</>}
  labels = {["static"]}>

Definition at line <a href="#l00432">432</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/mctargetdesc/x86mctargetdesc-cpp">X86MCTargetDesc.cpp</a>.
</MemberDefinition>

### createX86MCInstPrinter() {#a743aaa870c3bc81624c898a533a91e52}

<MemberDefinition
  prototype={<>static MCInstPrinter &#42; createX86MCInstPrinter (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/triple">Triple</a> &amp; T, unsigned SyntaxVariant, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcasminfo">MCAsmInfo</a> &amp; MAI, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcinstrinfo">MCInstrInfo</a> &amp; MII, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcregisterinfo">MCRegisterInfo</a> &amp; MRI)</>}
  labels = {["static"]}>

Definition at line <a href="#l00481">481</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/mctargetdesc/x86mctargetdesc-cpp">X86MCTargetDesc.cpp</a>.
</MemberDefinition>

### createX86MCInstrAnalysis() {#a7440262314ad975a4aebc1db2926ed53}

<MemberDefinition
  prototype={<>static MCInstrAnalysis &#42; createX86MCInstrAnalysis (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcinstrinfo">MCInstrInfo</a> &#42; Info)</>}
  labels = {["static"]}>

Definition at line <a href="#l00707">707</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/mctargetdesc/x86mctargetdesc-cpp">X86MCTargetDesc.cpp</a>.
</MemberDefinition>

### createX86MCInstrInfo() {#a3145e771acc8e2dbd487d3c33a61ca34}

<MemberDefinition
  prototype={<>static MCInstrInfo &#42; createX86MCInstrInfo ()</>}
  labels = {["static"]}>

Definition at line <a href="#l00414">414</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/mctargetdesc/x86mctargetdesc-cpp">X86MCTargetDesc.cpp</a>.
</MemberDefinition>

### createX86MCRegisterInfo() {#a4ca5ad26bd6f05539ea46021582c30ba}

<MemberDefinition
  prototype={<>static MCRegisterInfo &#42; createX86MCRegisterInfo (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/triple">Triple</a> &amp; TT)</>}
  labels = {["static"]}>

Definition at line <a href="#l00420">420</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/mctargetdesc/x86mctargetdesc-cpp">X86MCTargetDesc.cpp</a>.
</MemberDefinition>

### createX86MCRelocationInfo() {#a2337d60522c6ce5a782ef0134cbe60ad}

<MemberDefinition
  prototype={<>static MCRelocationInfo &#42; createX86MCRelocationInfo (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/triple">Triple</a> &amp; TheTriple, <a href="/docs/api/classes/llvm/mccontext">MCContext</a> &amp; Ctx)</>}
  labels = {["static"]}>

Definition at line <a href="#l00493">493</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/mctargetdesc/x86mctargetdesc-cpp">X86MCTargetDesc.cpp</a>.
</MemberDefinition>

### isMemOperand() {#afef1d5400d8233fa3d9ee7d4b2b5c971}

<MemberDefinition
  prototype={<>static bool isMemOperand (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp; MI, unsigned Op, unsigned RegClassID)</>}
  labels = {["static"]}>

Definition at line <a href="#l00076">76</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/mctargetdesc/x86mctargetdesc-cpp">X86MCTargetDesc.cpp</a>.
</MemberDefinition>

### LLVMInitializeX86TargetMC() {#ab1904658c919a9d143695cabebd68f53}

<MemberDefinition
  prototype={<>LLVM&#95;C&#95;ABI void LLVMInitializeX86TargetMC ()</>}>

Definition at line <a href="#l00712">712</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/mctargetdesc/x86mctargetdesc-cpp">X86MCTargetDesc.cpp</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Defines

### A&#95;SUB&#95;SUPER {#ae5652180ec0caef77d9f156a95196cee}

<MemberDefinition
  prototype={<>#define A&#95;SUB&#95;SUPER&nbsp;&nbsp;&nbsp;  case X86::AH:                                                                \\
    <a href="#a549521af4e2ffe8325199e2a87c522c1">SUB&#95;SUPER</a>(AL, AX, EAX, RAX, R)</>}>

Definition at line <a href="#l00771">771</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/mctargetdesc/x86mctargetdesc-cpp">X86MCTargetDesc.cpp</a>.
</MemberDefinition>

### B&#95;SUB&#95;SUPER {#aacdff15d5e6ce884f0097a90fdbcdf5e}

<MemberDefinition
  prototype={<>#define B&#95;SUB&#95;SUPER&nbsp;&nbsp;&nbsp;  case X86::BH:                                                                \\
    <a href="#a549521af4e2ffe8325199e2a87c522c1">SUB&#95;SUPER</a>(BL, BX, EBX, RBX, R)</>}>

Definition at line <a href="#l00780">780</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/mctargetdesc/x86mctargetdesc-cpp">X86MCTargetDesc.cpp</a>.
</MemberDefinition>

### BP&#95;SUB&#95;SUPER {#a91c0661578e1d2d80862a3c9c54ac28c}

<MemberDefinition
  prototype={<>#define BP&#95;SUB&#95;SUPER&nbsp;&nbsp;&nbsp;<a href="#a549521af4e2ffe8325199e2a87c522c1">SUB&#95;SUPER</a>(BPL, BP, EBP, RBP, R)</>}>

Definition at line <a href="#l00785">785</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/mctargetdesc/x86mctargetdesc-cpp">X86MCTargetDesc.cpp</a>.
</MemberDefinition>

### C&#95;SUB&#95;SUPER {#a3826abbb8a15f9a2b0873cea3c31bce0}

<MemberDefinition
  prototype={<>#define C&#95;SUB&#95;SUPER&nbsp;&nbsp;&nbsp;  case X86::CH:                                                                \\
    <a href="#a549521af4e2ffe8325199e2a87c522c1">SUB&#95;SUPER</a>(CL, CX, ECX, RCX, R)</>}>

Definition at line <a href="#l00777">777</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/mctargetdesc/x86mctargetdesc-cpp">X86MCTargetDesc.cpp</a>.
</MemberDefinition>

### D&#95;SUB&#95;SUPER {#ae9f2b941b9362a14194429b68d39cd85}

<MemberDefinition
  prototype={<>#define D&#95;SUB&#95;SUPER&nbsp;&nbsp;&nbsp;  case X86::DH:                                                                \\
    <a href="#a549521af4e2ffe8325199e2a87c522c1">SUB&#95;SUPER</a>(<a href="/docs/api/files/lib/lib/target/lib/target/arm/armslshardening-cpp/#ad467c4ab9119043f9b7750ab986be61a">DL</a>, DX, EDX, RDX, R)</>}>

Definition at line <a href="#l00774">774</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/mctargetdesc/x86mctargetdesc-cpp">X86MCTargetDesc.cpp</a>.
</MemberDefinition>

### DEFAULT&#95;NOREG {#a49e40e759f6cd056d293b7f96cc04a2c}

<MemberDefinition
  prototype={<>#define DEFAULT&#95;NOREG&nbsp;&nbsp;&nbsp;  default:                                                                     \\
    return X86::NoRegister;</>}>

Definition at line <a href="#l00762">762</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/mctargetdesc/x86mctargetdesc-cpp">X86MCTargetDesc.cpp</a>.
</MemberDefinition>

### DI&#95;SUB&#95;SUPER {#ab332074bdd574f97a5faa4ed2973de72}

<MemberDefinition
  prototype={<>#define DI&#95;SUB&#95;SUPER&nbsp;&nbsp;&nbsp;<a href="#a549521af4e2ffe8325199e2a87c522c1">SUB&#95;SUPER</a>(DIL, DI, EDI, RDI, R)</>}>

Definition at line <a href="#l00784">784</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/mctargetdesc/x86mctargetdesc-cpp">X86MCTargetDesc.cpp</a>.
</MemberDefinition>

### ENABLE&#95;INSTR&#95;PREDICATE&#95;VERIFIER {#a6bb37192519dda7f58d047ef64088275}

<MemberDefinition
  prototype={<>#define ENABLE&#95;INSTR&#95;PREDICATE&#95;VERIFIER</>}>

Definition at line <a href="#l00040">40</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/mctargetdesc/x86mctargetdesc-cpp">X86MCTargetDesc.cpp</a>.
</MemberDefinition>

### GET&#95;INSTRINFO&#95;MC&#95;DESC {#a308641466b881118ac1053e55c8b59aa}

<MemberDefinition
  prototype={<>#define GET&#95;INSTRINFO&#95;MC&#95;DESC</>}>

Definition at line <a href="#l00038">38</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/mctargetdesc/x86mctargetdesc-cpp">X86MCTargetDesc.cpp</a>.
</MemberDefinition>

### GET&#95;INSTRINFO&#95;MC&#95;HELPERS {#a9011f8eec608201d9da0eca43b0d12af}

<MemberDefinition
  prototype={<>#define GET&#95;INSTRINFO&#95;MC&#95;HELPERS</>}>

Definition at line <a href="#l00039">39</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/mctargetdesc/x86mctargetdesc-cpp">X86MCTargetDesc.cpp</a>.
</MemberDefinition>

### GET&#95;REGINFO&#95;MC&#95;DESC {#a7450ae576d0fab98e1f81508551d6e7e}

<MemberDefinition
  prototype={<>#define GET&#95;REGINFO&#95;MC&#95;DESC</>}>

Definition at line <a href="#l00035">35</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/mctargetdesc/x86mctargetdesc-cpp">X86MCTargetDesc.cpp</a>.
</MemberDefinition>

### GET&#95;STIPREDICATE&#95;DECLS&#95;FOR&#95;MC&#95;ANALYSIS {#a8be6c326fbb836f91f3d9188b7726e3e}

<MemberDefinition
  prototype={<>#define GET&#95;STIPREDICATE&#95;DECLS&#95;FOR&#95;MC&#95;ANALYSIS</>}>

Definition at line <a href="#l00510">510</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/mctargetdesc/x86mctargetdesc-cpp">X86MCTargetDesc.cpp</a>.
</MemberDefinition>

### GET&#95;STIPREDICATE&#95;DEFS&#95;FOR&#95;MC&#95;ANALYSIS {#aeda10ba833a6df4de2426e168322519d}

<MemberDefinition
  prototype={<>#define GET&#95;STIPREDICATE&#95;DEFS&#95;FOR&#95;MC&#95;ANALYSIS</>}>

Definition at line <a href="#l00529">529</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/mctargetdesc/x86mctargetdesc-cpp">X86MCTargetDesc.cpp</a>.
</MemberDefinition>

### GET&#95;SUBTARGETINFO&#95;MC&#95;DESC {#a125da064bb99459483887c91182923b8}

<MemberDefinition
  prototype={<>#define GET&#95;SUBTARGETINFO&#95;MC&#95;DESC</>}>

Definition at line <a href="#l00043">43</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/mctargetdesc/x86mctargetdesc-cpp">X86MCTargetDesc.cpp</a>.
</MemberDefinition>

### NO&#95;SUB&#95;SUPER {#a38ffa870e46f34a647f8d40a2fffcb2d}

<MemberDefinition
  prototype={<>#define NO&#95;SUB&#95;SUPER&nbsp;&nbsp;&nbsp;  <a href="#a549521af4e2ffe8325199e2a87c522c1">SUB&#95;SUPER</a>(R##NO##<a href="/docs/api/files/lib/lib/ir/builtingcs-cpp/#ae76959fe811ba090de4cba69ac00f1da">B</a>, R##NO##W, R##NO##<a href="/docs/api/files/lib/lib/ir/builtingcs-cpp/#a6a9f043784cf87001c84980afa76da82">D</a>, R##NO, REG)</>}>

Definition at line <a href="#l00787">787</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/mctargetdesc/x86mctargetdesc-cpp">X86MCTargetDesc.cpp</a>.
</MemberDefinition>

### NO&#95;SUB&#95;SUPER&#95;B {#ac55c5897892b708c121276f4c241a82c}

<MemberDefinition
  prototype={<>#define NO&#95;SUB&#95;SUPER&#95;B&nbsp;&nbsp;&nbsp;<a href="#a38ffa870e46f34a647f8d40a2fffcb2d">NO&#95;SUB&#95;SUPER</a>(NO, R##NO##<a href="/docs/api/files/lib/lib/ir/builtingcs-cpp/#ae76959fe811ba090de4cba69ac00f1da">B</a>)</>}>

Definition at line <a href="#l00789">789</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/mctargetdesc/x86mctargetdesc-cpp">X86MCTargetDesc.cpp</a>.
</MemberDefinition>

### NO&#95;SUB&#95;SUPER&#95;D {#a3f325faa7f84bfd3cc9510a73d14bb3c}

<MemberDefinition
  prototype={<>#define NO&#95;SUB&#95;SUPER&#95;D&nbsp;&nbsp;&nbsp;<a href="#a38ffa870e46f34a647f8d40a2fffcb2d">NO&#95;SUB&#95;SUPER</a>(NO, R##NO##<a href="/docs/api/files/lib/lib/ir/builtingcs-cpp/#a6a9f043784cf87001c84980afa76da82">D</a>)</>}>

Definition at line <a href="#l00791">791</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/mctargetdesc/x86mctargetdesc-cpp">X86MCTargetDesc.cpp</a>.
</MemberDefinition>

### NO&#95;SUB&#95;SUPER&#95;Q {#a05e79577640473c7b5dd245a2bfef796}

<MemberDefinition
  prototype={<>#define NO&#95;SUB&#95;SUPER&#95;Q&nbsp;&nbsp;&nbsp;<a href="#a38ffa870e46f34a647f8d40a2fffcb2d">NO&#95;SUB&#95;SUPER</a>(NO, R##NO)</>}>

Definition at line <a href="#l00792">792</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/mctargetdesc/x86mctargetdesc-cpp">X86MCTargetDesc.cpp</a>.
</MemberDefinition>

### NO&#95;SUB&#95;SUPER&#95;W {#a0175b8456372f7fc029af0d23ef41904}

<MemberDefinition
  prototype={<>#define NO&#95;SUB&#95;SUPER&#95;W&nbsp;&nbsp;&nbsp;<a href="#a38ffa870e46f34a647f8d40a2fffcb2d">NO&#95;SUB&#95;SUPER</a>(NO, R##NO##W)</>}>

Definition at line <a href="#l00790">790</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/mctargetdesc/x86mctargetdesc-cpp">X86MCTargetDesc.cpp</a>.
</MemberDefinition>

### SI&#95;SUB&#95;SUPER {#a9108b76dfd70b7a326388b95e6f27d94}

<MemberDefinition
  prototype={<>#define SI&#95;SUB&#95;SUPER&nbsp;&nbsp;&nbsp;<a href="#a549521af4e2ffe8325199e2a87c522c1">SUB&#95;SUPER</a>(SIL, <a href="/docs/api/files/lib/lib/passes/passbuilderbindings-cpp/#a10fde6bea2f819ef87db20d8fe3085c7">SI</a>, ESI, RSI, R)</>}>

Definition at line <a href="#l00783">783</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/mctargetdesc/x86mctargetdesc-cpp">X86MCTargetDesc.cpp</a>.
</MemberDefinition>

### SP&#95;SUB&#95;SUPER {#a5b1ffa1748c7743ca6591434b630f6a5}

<MemberDefinition
  prototype={<>#define SP&#95;SUB&#95;SUPER&nbsp;&nbsp;&nbsp;<a href="#a549521af4e2ffe8325199e2a87c522c1">SUB&#95;SUPER</a>(SPL, SP, ESP, RSP, R)</>}>

Definition at line <a href="#l00786">786</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/mctargetdesc/x86mctargetdesc-cpp">X86MCTargetDesc.cpp</a>.
</MemberDefinition>

### SUB&#95;SUPER {#a549521af4e2ffe8325199e2a87c522c1}

<MemberDefinition
  prototype={<>#define SUB&#95;SUPER&nbsp;&nbsp;&nbsp;  case X86::R1:                                                                \\
  case X86::R2:                                                                \\
  case X86::R3:                                                                \\
  case X86::R4:                                                                \\
    return X86::R;</>}>

Definition at line <a href="#l00765">765</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/mctargetdesc/x86mctargetdesc-cpp">X86MCTargetDesc.cpp</a>.
</MemberDefinition>

</SectionDefinition>

## File Listing

The file content with the documentation metadata removed is:

<ProgramListing>

<Link id="l00001" /><CodeLine lineNumber="1"><Highlight kind="comment">//===-- X86MCTargetDesc.cpp - X86 Target Descriptions ---------------------===//</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00002" /><CodeLine lineNumber="2"><Highlight kind="normal"></Highlight><Highlight kind="comment">//</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00003" /><CodeLine lineNumber="3"><Highlight kind="normal"></Highlight><Highlight kind="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00004" /><CodeLine lineNumber="4"><Highlight kind="normal"></Highlight><Highlight kind="comment">// See https://llvm.org/LICENSE.txt for license information.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00005" /><CodeLine lineNumber="5"><Highlight kind="normal"></Highlight><Highlight kind="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00006" /><CodeLine lineNumber="6"><Highlight kind="normal"></Highlight><Highlight kind="comment">//</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00007" /><CodeLine lineNumber="7"><Highlight kind="normal"></Highlight><Highlight kind="comment">//===----------------------------------------------------------------------===//</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00008" /><CodeLine lineNumber="8"><Highlight kind="normal"></Highlight><Highlight kind="comment">//</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00009" /><CodeLine lineNumber="9"><Highlight kind="normal"></Highlight><Highlight kind="comment">// This file provides X86 specific target descriptions.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00010" /><CodeLine lineNumber="10"><Highlight kind="normal"></Highlight><Highlight kind="comment">//</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00011" /><CodeLine lineNumber="11"><Highlight kind="normal"></Highlight><Highlight kind="comment">//===----------------------------------------------------------------------===//</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00012" /><CodeLine lineNumber="12"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00013" /><CodeLine lineNumber="13"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/mctargetdesc/x86mctargetdesc-h">X86MCTargetDesc.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00014" /><CodeLine lineNumber="14"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/targetinfo/x86targetinfo-h">TargetInfo/X86TargetInfo.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00015" /><CodeLine lineNumber="15"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/mctargetdesc/x86attinstprinter-h">X86ATTInstPrinter.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00016" /><CodeLine lineNumber="16"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/mctargetdesc/x86baseinfo-h">X86BaseInfo.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00017" /><CodeLine lineNumber="17"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/mctargetdesc/x86intelinstprinter-h">X86IntelInstPrinter.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00018" /><CodeLine lineNumber="18"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/mctargetdesc/x86mcasminfo-h">X86MCAsmInfo.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00019" /><CodeLine lineNumber="19"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/mctargetdesc/x86targetstreamer-h">X86TargetStreamer.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00020" /><CodeLine lineNumber="20"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/adt/apint-h">llvm/ADT/APInt.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00021" /><CodeLine lineNumber="21"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/debuginfo/include/llvm/debuginfo/codeview/codeview-h">llvm/DebugInfo/CodeView/CodeView.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00022" /><CodeLine lineNumber="22"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcdwarf-h">llvm/MC/MCDwarf.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00023" /><CodeLine lineNumber="23"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstranalysis-h">llvm/MC/MCInstrAnalysis.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00024" /><CodeLine lineNumber="24"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstrinfo-h">llvm/MC/MCInstrInfo.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00025" /><CodeLine lineNumber="25"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcregisterinfo-h">llvm/MC/MCRegisterInfo.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00026" /><CodeLine lineNumber="26"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcstreamer-h">llvm/MC/MCStreamer.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00027" /><CodeLine lineNumber="27"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcsubtargetinfo-h">llvm/MC/MCSubtargetInfo.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00028" /><CodeLine lineNumber="28"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/mc/targetregistry-h">llvm/MC/TargetRegistry.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00029" /><CodeLine lineNumber="29"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/support/errorhandling-h">llvm/Support/ErrorHandling.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00030" /><CodeLine lineNumber="30"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/targetparser/host-h">llvm/TargetParser/Host.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00031" /><CodeLine lineNumber="31"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/targetparser/triple-h">llvm/TargetParser/Triple.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00032" /><CodeLine lineNumber="32"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00033" /><CodeLine lineNumber="33"><Highlight kind="normal"></Highlight><Highlight kind="keyword">using namespace </Highlight><Highlight kind="normal"><a href="/docs/api/namespaces/llvm">llvm</a>;</Highlight></CodeLine>
<Link id="l00034" /><CodeLine lineNumber="34"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00035" /><CodeLine lineNumber="35" lineLink="#a7450ae576d0fab98e1f81508551d6e7e"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#define GET&#95;REGINFO&#95;MC&#95;DESC</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00036" /><CodeLine lineNumber="36"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;X86GenRegisterInfo.inc&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00037" /><CodeLine lineNumber="37"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00038" /><CodeLine lineNumber="38" lineLink="#a308641466b881118ac1053e55c8b59aa"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#define GET&#95;INSTRINFO&#95;MC&#95;DESC</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00039" /><CodeLine lineNumber="39" lineLink="#a9011f8eec608201d9da0eca43b0d12af"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#define GET&#95;INSTRINFO&#95;MC&#95;HELPERS</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00040" /><CodeLine lineNumber="40" lineLink="#a6bb37192519dda7f58d047ef64088275"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#define ENABLE&#95;INSTR&#95;PREDICATE&#95;VERIFIER</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00041" /><CodeLine lineNumber="41"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;X86GenInstrInfo.inc&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00042" /><CodeLine lineNumber="42"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00043" /><CodeLine lineNumber="43" lineLink="#a125da064bb99459483887c91182923b8"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#define GET&#95;SUBTARGETINFO&#95;MC&#95;DESC</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00044" /><CodeLine lineNumber="44"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;X86GenSubtargetInfo.inc&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00045" /><CodeLine lineNumber="45"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00046" /><CodeLine lineNumber="46" lineLink="/docs/api/namespaces/llvm/x86-mc/#ac799d914344a144a68709ea5dc541439"><Highlight kind="normal">std::string <a href="/docs/api/namespaces/llvm/x86-mc/#ac799d914344a144a68709ea5dc541439">X86&#95;MC::ParseX86Triple</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/triple">Triple</a> &amp;TT) &#123;</Highlight></CodeLine>
<Link id="l00047" /><CodeLine lineNumber="47"><Highlight kind="normal">  std::string FS;</Highlight></CodeLine>
<Link id="l00048" /><CodeLine lineNumber="48"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// SSE2 should default to enabled in 64-bit mode, but can be turned off</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00049" /><CodeLine lineNumber="49"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// explicitly.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00050" /><CodeLine lineNumber="50"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (TT.isArch64Bit())</Highlight></CodeLine>
<Link id="l00051" /><CodeLine lineNumber="51"><Highlight kind="normal">    FS = </Highlight><Highlight kind="stringliteral">&quot;+64bit-mode,-32bit-mode,-16bit-mode,+sse2&quot;</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00052" /><CodeLine lineNumber="52"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">else</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (TT.getEnvironment() != <a href="/docs/api/classes/llvm/triple/#a1778f5c464f88710033f7e11e84a9324ace5d58a24effb264483f4af8b79b97b2">Triple::CODE16</a>)</Highlight></CodeLine>
<Link id="l00053" /><CodeLine lineNumber="53"><Highlight kind="normal">    FS = </Highlight><Highlight kind="stringliteral">&quot;-64bit-mode,+32bit-mode,-16bit-mode&quot;</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00054" /><CodeLine lineNumber="54"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">else</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00055" /><CodeLine lineNumber="55"><Highlight kind="normal">    FS = </Highlight><Highlight kind="stringliteral">&quot;-64bit-mode,-32bit-mode,+16bit-mode&quot;</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00056" /><CodeLine lineNumber="56"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00057" /><CodeLine lineNumber="57"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> FS;</Highlight></CodeLine>
<Link id="l00058" /><CodeLine lineNumber="58"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00059" /><CodeLine lineNumber="59"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00060" /><CodeLine lineNumber="60" lineLink="/docs/api/namespaces/llvm/x86-mc/#af79bf5c9f731c8f0d5f1995637adba47"><Highlight kind="normal"></Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/x86-mc/#af79bf5c9f731c8f0d5f1995637adba47">X86&#95;MC::getDwarfRegFlavour</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/triple">Triple</a> &amp;TT, </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> isEH) &#123;</Highlight></CodeLine>
<Link id="l00061" /><CodeLine lineNumber="61"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (TT.getArch() == <a href="/docs/api/classes/llvm/triple/#a547abd13f7a3c063aa72c8192a868154a13d8ce5e71051718a537277c6a594062">Triple::x86&#95;64</a>)</Highlight></CodeLine>
<Link id="l00062" /><CodeLine lineNumber="62"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/dwarfflavour/#a5da6b6259f229bb911bc528f48959fe3a47a98b5535026debf4229e5cdbfbaaf1">DWARFFlavour::X86&#95;64</a>;</Highlight></CodeLine>
<Link id="l00063" /><CodeLine lineNumber="63"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00064" /><CodeLine lineNumber="64"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (TT.isOSDarwin())</Highlight></CodeLine>
<Link id="l00065" /><CodeLine lineNumber="65"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> isEH ? <a href="/docs/api/namespaces/llvm/dwarfflavour/#a5da6b6259f229bb911bc528f48959fe3a529ca38d33e9ba250143e21df7effe94">DWARFFlavour::X86&#95;32&#95;DarwinEH</a> : <a href="/docs/api/namespaces/llvm/dwarfflavour/#a5da6b6259f229bb911bc528f48959fe3a62d2f8cbc59370b03dc64f223493d3f3">DWARFFlavour::X86&#95;32&#95;Generic</a>;</Highlight></CodeLine>
<Link id="l00066" /><CodeLine lineNumber="66"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (TT.isOSCygMing())</Highlight></CodeLine>
<Link id="l00067" /><CodeLine lineNumber="67"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// Unsupported by now, just quick fallback</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00068" /><CodeLine lineNumber="68"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/dwarfflavour/#a5da6b6259f229bb911bc528f48959fe3a62d2f8cbc59370b03dc64f223493d3f3">DWARFFlavour::X86&#95;32&#95;Generic</a>;</Highlight></CodeLine>
<Link id="l00069" /><CodeLine lineNumber="69"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/dwarfflavour/#a5da6b6259f229bb911bc528f48959fe3a62d2f8cbc59370b03dc64f223493d3f3">DWARFFlavour::X86&#95;32&#95;Generic</a>;</Highlight></CodeLine>
<Link id="l00070" /><CodeLine lineNumber="70"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00071" /><CodeLine lineNumber="71"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00072" /><CodeLine lineNumber="72" lineLink="/docs/api/namespaces/llvm/x86-mc/#a5c25db35754b1e2c9df08e429b0b9a7d"><Highlight kind="normal"></Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/x86-mc/#a5c25db35754b1e2c9df08e429b0b9a7d">X86&#95;MC::hasLockPrefix</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) &#123;</Highlight></CodeLine>
<Link id="l00073" /><CodeLine lineNumber="73"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getFlags() &amp; <a href="/docs/api/namespaces/llvm/x86/#ab45f29eafca4acc2a7240156af5ec350a21f6d8d4fc6a58587a2b022eb048a3bc">X86::IP&#95;HAS&#95;LOCK</a>;</Highlight></CodeLine>
<Link id="l00074" /><CodeLine lineNumber="74"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00075" /><CodeLine lineNumber="75"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00076" /><CodeLine lineNumber="76" lineLink="#afef1d5400d8233fa3d9ee7d4b2b5c971"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="#afef1d5400d8233fa3d9ee7d4b2b5c971">isMemOperand</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> RegClassID) &#123;</Highlight></CodeLine>
<Link id="l00077" /><CodeLine lineNumber="77"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcoperand">MCOperand</a> &amp;<a href="/docs/api/namespaces/llvm/sampleprof/#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">Base</a> = <a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(<a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a> + <a href="/docs/api/namespaces/llvm/x86/#a2a5aec578e2e391e99e1705012752d84a319f0e99a1ac9396659683d2638d4f45">X86::AddrBaseReg</a>);</Highlight></CodeLine>
<Link id="l00078" /><CodeLine lineNumber="78"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcoperand">MCOperand</a> &amp;Index = <a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(<a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a> + <a href="/docs/api/namespaces/llvm/x86/#a2a5aec578e2e391e99e1705012752d84aba7ebe0e28a2c1c4c14343f549c01462">X86::AddrIndexReg</a>);</Highlight></CodeLine>
<Link id="l00079" /><CodeLine lineNumber="79"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcregisterclass">MCRegisterClass</a> &amp;RC = X86MCRegisterClasses&#91;RegClassID&#93;;</Highlight></CodeLine>
<Link id="l00080" /><CodeLine lineNumber="80"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00081" /><CodeLine lineNumber="81"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> (<a href="/docs/api/namespaces/llvm/sampleprof/#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">Base</a>.isReg() &amp;&amp; <a href="/docs/api/namespaces/llvm/sampleprof/#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">Base</a>.getReg() &amp;&amp; RC.<a href="/docs/api/classes/llvm/mcregisterclass/#ad183dc79953e350b769b1dcfda4f0f1c">contains</a>(<a href="/docs/api/namespaces/llvm/sampleprof/#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">Base</a>.getReg())) ||</Highlight></CodeLine>
<Link id="l00082" /><CodeLine lineNumber="82"><Highlight kind="normal">         (Index.isReg() &amp;&amp; Index.getReg() &amp;&amp; RC.<a href="/docs/api/classes/llvm/mcregisterclass/#ad183dc79953e350b769b1dcfda4f0f1c">contains</a>(Index.getReg()));</Highlight></CodeLine>
<Link id="l00083" /><CodeLine lineNumber="83"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00084" /><CodeLine lineNumber="84"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00085" /><CodeLine lineNumber="85" lineLink="/docs/api/namespaces/llvm/x86-mc/#a4c4cc9236e2a4f99e7e616a7f6740f16"><Highlight kind="normal"></Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/x86-mc/#a4c4cc9236e2a4f99e7e616a7f6740f16">X86&#95;MC::is16BitMemOperand</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>,</Highlight></CodeLine>
<Link id="l00086" /><CodeLine lineNumber="86"><Highlight kind="normal">                               </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcsubtargetinfo">MCSubtargetInfo</a> &amp;STI) &#123;</Highlight></CodeLine>
<Link id="l00087" /><CodeLine lineNumber="87"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcoperand">MCOperand</a> &amp;<a href="/docs/api/namespaces/llvm/sampleprof/#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">Base</a> = <a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(<a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a> + <a href="/docs/api/namespaces/llvm/x86/#a2a5aec578e2e391e99e1705012752d84a319f0e99a1ac9396659683d2638d4f45">X86::AddrBaseReg</a>);</Highlight></CodeLine>
<Link id="l00088" /><CodeLine lineNumber="88"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcoperand">MCOperand</a> &amp;Index = <a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(<a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a> + <a href="/docs/api/namespaces/llvm/x86/#a2a5aec578e2e391e99e1705012752d84aba7ebe0e28a2c1c4c14343f549c01462">X86::AddrIndexReg</a>);</Highlight></CodeLine>
<Link id="l00089" /><CodeLine lineNumber="89"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00090" /><CodeLine lineNumber="90"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (STI.<a href="/docs/api/classes/llvm/mcsubtargetinfo/#a0ad14e9a81239b54fd64089b3290bfde">hasFeature</a>(X86::Is16Bit) &amp;&amp; <a href="/docs/api/namespaces/llvm/sampleprof/#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">Base</a>.isReg() &amp;&amp; !<a href="/docs/api/namespaces/llvm/sampleprof/#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">Base</a>.getReg() &amp;&amp;</Highlight></CodeLine>
<Link id="l00091" /><CodeLine lineNumber="91"><Highlight kind="normal">      Index.isReg() &amp;&amp; !Index.getReg())</Highlight></CodeLine>
<Link id="l00092" /><CodeLine lineNumber="92"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">true</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00093" /><CodeLine lineNumber="93"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="#afef1d5400d8233fa3d9ee7d4b2b5c971">isMemOperand</a>(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, X86::GR16RegClassID);</Highlight></CodeLine>
<Link id="l00094" /><CodeLine lineNumber="94"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00095" /><CodeLine lineNumber="95"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00096" /><CodeLine lineNumber="96" lineLink="/docs/api/namespaces/llvm/x86-mc/#a3a4743c3cd4e0961c692360c298d97f5"><Highlight kind="normal"></Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/x86-mc/#a3a4743c3cd4e0961c692360c298d97f5">X86&#95;MC::is32BitMemOperand</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>) &#123;</Highlight></CodeLine>
<Link id="l00097" /><CodeLine lineNumber="97"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcoperand">MCOperand</a> &amp;<a href="/docs/api/namespaces/llvm/sampleprof/#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">Base</a> = <a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(<a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a> + <a href="/docs/api/namespaces/llvm/x86/#a2a5aec578e2e391e99e1705012752d84a319f0e99a1ac9396659683d2638d4f45">X86::AddrBaseReg</a>);</Highlight></CodeLine>
<Link id="l00098" /><CodeLine lineNumber="98"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcoperand">MCOperand</a> &amp;Index = <a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(<a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a> + <a href="/docs/api/namespaces/llvm/x86/#a2a5aec578e2e391e99e1705012752d84aba7ebe0e28a2c1c4c14343f549c01462">X86::AddrIndexReg</a>);</Highlight></CodeLine>
<Link id="l00099" /><CodeLine lineNumber="99"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="/docs/api/namespaces/llvm/sampleprof/#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">Base</a>.isReg() &amp;&amp; <a href="/docs/api/namespaces/llvm/sampleprof/#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">Base</a>.getReg() == X86::EIP) &#123;</Highlight></CodeLine>
<Link id="l00100" /><CodeLine lineNumber="100"><Highlight kind="normal">    <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Index.isReg() &amp;&amp; !Index.getReg() &amp;&amp; </Highlight><Highlight kind="stringliteral">&quot;Invalid eip-based address&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00101" /><CodeLine lineNumber="101"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">true</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00102" /><CodeLine lineNumber="102"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00103" /><CodeLine lineNumber="103"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (Index.isReg() &amp;&amp; Index.getReg() == X86::EIZ)</Highlight></CodeLine>
<Link id="l00104" /><CodeLine lineNumber="104"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">true</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00105" /><CodeLine lineNumber="105"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="#afef1d5400d8233fa3d9ee7d4b2b5c971">isMemOperand</a>(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, X86::GR32RegClassID);</Highlight></CodeLine>
<Link id="l00106" /><CodeLine lineNumber="106"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00107" /><CodeLine lineNumber="107"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00108" /><CodeLine lineNumber="108"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#ifndef NDEBUG</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00109" /><CodeLine lineNumber="109" lineLink="/docs/api/namespaces/llvm/x86-mc/#af0debe625b7e83a944ae3614d7d51cae"><Highlight kind="normal"></Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/x86-mc/#af0debe625b7e83a944ae3614d7d51cae">X86&#95;MC::is64BitMemOperand</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>) &#123;</Highlight></CodeLine>
<Link id="l00110" /><CodeLine lineNumber="110"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="#afef1d5400d8233fa3d9ee7d4b2b5c971">isMemOperand</a>(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, X86::GR64RegClassID);</Highlight></CodeLine>
<Link id="l00111" /><CodeLine lineNumber="111"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00112" /><CodeLine lineNumber="112"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#endif</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00113" /><CodeLine lineNumber="113"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00114" /><CodeLine lineNumber="114" lineLink="/docs/api/namespaces/llvm/x86-mc/#aa70e27203f31ce8fcdd19e77996a12f8"><Highlight kind="normal"></Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/x86-mc/#aa70e27203f31ce8fcdd19e77996a12f8">X86&#95;MC::needsAddressSizeOverride</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</Highlight></CodeLine>
<Link id="l00115" /><CodeLine lineNumber="115"><Highlight kind="normal">                                      </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcsubtargetinfo">MCSubtargetInfo</a> &amp;STI,</Highlight></CodeLine>
<Link id="l00116" /><CodeLine lineNumber="116"><Highlight kind="normal">                                      </Highlight><Highlight kind="keywordtype">int</Highlight><Highlight kind="normal"> MemoryOperand, uint64&#95;t TSFlags) &#123;</Highlight></CodeLine>
<Link id="l00117" /><CodeLine lineNumber="117"><Highlight kind="normal">  uint64&#95;t AdSize = TSFlags &amp; <a href="/docs/api/namespaces/llvm/x86ii/#a74027296f130de8cbbe7bc543dc4285ea50c2f31aba037c4ec3acceb23258ef8f">X86II::AdSizeMask</a>;</Highlight></CodeLine>
<Link id="l00118" /><CodeLine lineNumber="118"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> Is16BitMode = STI.<a href="/docs/api/classes/llvm/mcsubtargetinfo/#a0ad14e9a81239b54fd64089b3290bfde">hasFeature</a>(X86::Is16Bit);</Highlight></CodeLine>
<Link id="l00119" /><CodeLine lineNumber="119"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> Is32BitMode = STI.<a href="/docs/api/classes/llvm/mcsubtargetinfo/#a0ad14e9a81239b54fd64089b3290bfde">hasFeature</a>(X86::Is32Bit);</Highlight></CodeLine>
<Link id="l00120" /><CodeLine lineNumber="120"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> Is64BitMode = STI.<a href="/docs/api/classes/llvm/mcsubtargetinfo/#a0ad14e9a81239b54fd64089b3290bfde">hasFeature</a>(X86::Is64Bit);</Highlight></CodeLine>
<Link id="l00121" /><CodeLine lineNumber="121"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> ((Is16BitMode &amp;&amp; AdSize == <a href="/docs/api/namespaces/llvm/x86ii/#a74027296f130de8cbbe7bc543dc4285eae324586afb9a70d93aa2aba95abcd2d0">X86II::AdSize32</a>) ||</Highlight></CodeLine>
<Link id="l00122" /><CodeLine lineNumber="122"><Highlight kind="normal">      (Is32BitMode &amp;&amp; AdSize == <a href="/docs/api/namespaces/llvm/x86ii/#a74027296f130de8cbbe7bc543dc4285eab2eec66c1c52ab7579af0cb9130b8ab5">X86II::AdSize16</a>) ||</Highlight></CodeLine>
<Link id="l00123" /><CodeLine lineNumber="123"><Highlight kind="normal">      (Is64BitMode &amp;&amp; AdSize == <a href="/docs/api/namespaces/llvm/x86ii/#a74027296f130de8cbbe7bc543dc4285eae324586afb9a70d93aa2aba95abcd2d0">X86II::AdSize32</a>))</Highlight></CodeLine>
<Link id="l00124" /><CodeLine lineNumber="124"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">true</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00125" /><CodeLine lineNumber="125"><Highlight kind="normal">  uint64&#95;t Form = TSFlags &amp; <a href="/docs/api/namespaces/llvm/x86ii/#a74027296f130de8cbbe7bc543dc4285ea3ae6529df02b311ddca2a678a0bfaf64">X86II::FormMask</a>;</Highlight></CodeLine>
<Link id="l00126" /><CodeLine lineNumber="126"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">switch</Highlight><Highlight kind="normal"> (Form) &#123;</Highlight></CodeLine>
<Link id="l00127" /><CodeLine lineNumber="127"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">default</Highlight><Highlight kind="normal">:</Highlight></CodeLine>
<Link id="l00128" /><CodeLine lineNumber="128"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00129" /><CodeLine lineNumber="129"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/x86ii/#a74027296f130de8cbbe7bc543dc4285ea0ebbf8b9bdbf40355e1786a06fe3ebdb">X86II::RawFrmDstSrc</a>: &#123;</Highlight></CodeLine>
<Link id="l00130" /><CodeLine lineNumber="130"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/mcregister">MCRegister</a> siReg = <a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg();</Highlight></CodeLine>
<Link id="l00131" /><CodeLine lineNumber="131"><Highlight kind="normal">    <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(((siReg == X86::SI &amp;&amp; <a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg() == X86::DI) ||</Highlight></CodeLine>
<Link id="l00132" /><CodeLine lineNumber="132"><Highlight kind="normal">            (siReg == X86::ESI &amp;&amp; <a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg() == X86::EDI) ||</Highlight></CodeLine>
<Link id="l00133" /><CodeLine lineNumber="133"><Highlight kind="normal">            (siReg == X86::RSI &amp;&amp; <a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg() == X86::RDI)) &amp;&amp;</Highlight></CodeLine>
<Link id="l00134" /><CodeLine lineNumber="134"><Highlight kind="normal">           </Highlight><Highlight kind="stringliteral">&quot;SI and DI register sizes do not match&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00135" /><CodeLine lineNumber="135"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> (!Is32BitMode &amp;&amp; siReg == X86::ESI) ||</Highlight></CodeLine>
<Link id="l00136" /><CodeLine lineNumber="136"><Highlight kind="normal">           (Is32BitMode &amp;&amp; siReg == X86::SI);</Highlight></CodeLine>
<Link id="l00137" /><CodeLine lineNumber="137"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00138" /><CodeLine lineNumber="138"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/x86ii/#a74027296f130de8cbbe7bc543dc4285eab93edaca89956bd35deb0830c0a83c32">X86II::RawFrmSrc</a>: &#123;</Highlight></CodeLine>
<Link id="l00139" /><CodeLine lineNumber="139"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/mcregister">MCRegister</a> siReg = <a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg();</Highlight></CodeLine>
<Link id="l00140" /><CodeLine lineNumber="140"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> (!Is32BitMode &amp;&amp; siReg == X86::ESI) ||</Highlight></CodeLine>
<Link id="l00141" /><CodeLine lineNumber="141"><Highlight kind="normal">           (Is32BitMode &amp;&amp; siReg == X86::SI);</Highlight></CodeLine>
<Link id="l00142" /><CodeLine lineNumber="142"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00143" /><CodeLine lineNumber="143"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/x86ii/#a74027296f130de8cbbe7bc543dc4285ea336cd3807e9712aee813c92ab1cbd3c7">X86II::RawFrmDst</a>: &#123;</Highlight></CodeLine>
<Link id="l00144" /><CodeLine lineNumber="144"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/mcregister">MCRegister</a> siReg = <a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg();</Highlight></CodeLine>
<Link id="l00145" /><CodeLine lineNumber="145"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> (!Is32BitMode &amp;&amp; siReg == X86::EDI) ||</Highlight></CodeLine>
<Link id="l00146" /><CodeLine lineNumber="146"><Highlight kind="normal">           (Is32BitMode &amp;&amp; siReg == X86::DI);</Highlight></CodeLine>
<Link id="l00147" /><CodeLine lineNumber="147"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00148" /><CodeLine lineNumber="148"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00149" /><CodeLine lineNumber="149"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00150" /><CodeLine lineNumber="150"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Determine where the memory operand starts, if present.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00151" /><CodeLine lineNumber="151"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (MemoryOperand &lt; 0)</Highlight></CodeLine>
<Link id="l00152" /><CodeLine lineNumber="152"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">false</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00153" /><CodeLine lineNumber="153"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00154" /><CodeLine lineNumber="154"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (STI.<a href="/docs/api/classes/llvm/mcsubtargetinfo/#a0ad14e9a81239b54fd64089b3290bfde">hasFeature</a>(X86::Is64Bit)) &#123;</Highlight></CodeLine>
<Link id="l00155" /><CodeLine lineNumber="155"><Highlight kind="normal">    <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!<a href="/docs/api/namespaces/llvm/x86-mc/#a4c4cc9236e2a4f99e7e616a7f6740f16">is16BitMemOperand</a>(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, MemoryOperand, STI));</Highlight></CodeLine>
<Link id="l00156" /><CodeLine lineNumber="156"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/x86-mc/#a3a4743c3cd4e0961c692360c298d97f5">is32BitMemOperand</a>(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, MemoryOperand);</Highlight></CodeLine>
<Link id="l00157" /><CodeLine lineNumber="157"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00158" /><CodeLine lineNumber="158"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (STI.<a href="/docs/api/classes/llvm/mcsubtargetinfo/#a0ad14e9a81239b54fd64089b3290bfde">hasFeature</a>(X86::Is32Bit)) &#123;</Highlight></CodeLine>
<Link id="l00159" /><CodeLine lineNumber="159"><Highlight kind="normal">    <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!<a href="/docs/api/namespaces/llvm/x86-mc/#af0debe625b7e83a944ae3614d7d51cae">is64BitMemOperand</a>(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, MemoryOperand));</Highlight></CodeLine>
<Link id="l00160" /><CodeLine lineNumber="160"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/x86-mc/#a4c4cc9236e2a4f99e7e616a7f6740f16">is16BitMemOperand</a>(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, MemoryOperand, STI);</Highlight></CodeLine>
<Link id="l00161" /><CodeLine lineNumber="161"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00162" /><CodeLine lineNumber="162"><Highlight kind="normal">  <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(STI.<a href="/docs/api/classes/llvm/mcsubtargetinfo/#a0ad14e9a81239b54fd64089b3290bfde">hasFeature</a>(X86::Is16Bit));</Highlight></CodeLine>
<Link id="l00163" /><CodeLine lineNumber="163"><Highlight kind="normal">  <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!<a href="/docs/api/namespaces/llvm/x86-mc/#af0debe625b7e83a944ae3614d7d51cae">is64BitMemOperand</a>(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, MemoryOperand));</Highlight></CodeLine>
<Link id="l00164" /><CodeLine lineNumber="164"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> !<a href="/docs/api/namespaces/llvm/x86-mc/#a4c4cc9236e2a4f99e7e616a7f6740f16">is16BitMemOperand</a>(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, MemoryOperand, STI);</Highlight></CodeLine>
<Link id="l00165" /><CodeLine lineNumber="165"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00166" /><CodeLine lineNumber="166"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00167" /><CodeLine lineNumber="167" lineLink="/docs/api/namespaces/llvm/x86-mc/#a85bf92f849a9d2d11f112747b93cb2ae"><Highlight kind="normal"></Highlight><Highlight kind="keywordtype">void</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/x86-mc/#a85bf92f849a9d2d11f112747b93cb2ae">X86&#95;MC::initLLVMToSEHAndCVRegMapping</a>(<a href="/docs/api/classes/llvm/mcregisterinfo">MCRegisterInfo</a> &#42;<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64advsimdscalarpass-cpp/#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) &#123;</Highlight></CodeLine>
<Link id="l00168" /><CodeLine lineNumber="168"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// FIXME: TableGen these.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00169" /><CodeLine lineNumber="169"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">for</Highlight><Highlight kind="normal"> (</Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> Reg = X86::NoRegister + 1; Reg &lt; X86::NUM&#95;TARGET&#95;REGS; ++Reg) &#123;</Highlight></CodeLine>
<Link id="l00170" /><CodeLine lineNumber="170"><Highlight kind="normal">    </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> SEH = <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64advsimdscalarpass-cpp/#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;getEncodingValue(Reg);</Highlight></CodeLine>
<Link id="l00171" /><CodeLine lineNumber="171"><Highlight kind="normal">    <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64advsimdscalarpass-cpp/#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;mapLLVMRegToSEHReg(Reg, SEH);</Highlight></CodeLine>
<Link id="l00172" /><CodeLine lineNumber="172"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00173" /><CodeLine lineNumber="173"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00174" /><CodeLine lineNumber="174"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Mapping from CodeView to MC register id.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00175" /><CodeLine lineNumber="175"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">struct </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l00176" /><CodeLine lineNumber="176"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/codeview/#a18efaabef8a962bb9f48589ec97b5be9">codeview::RegisterId</a> CVReg;</Highlight></CodeLine>
<Link id="l00177" /><CodeLine lineNumber="177"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a> Reg;</Highlight></CodeLine>
<Link id="l00178" /><CodeLine lineNumber="178"><Highlight kind="normal">  &#125; RegMap&#91;&#93; = &#123;</Highlight></CodeLine>
<Link id="l00179" /><CodeLine lineNumber="179"><Highlight kind="normal">      &#123;codeview::RegisterId::AL, X86::AL&#125;,</Highlight></CodeLine>
<Link id="l00180" /><CodeLine lineNumber="180"><Highlight kind="normal">      &#123;codeview::RegisterId::CL, X86::CL&#125;,</Highlight></CodeLine>
<Link id="l00181" /><CodeLine lineNumber="181"><Highlight kind="normal">      &#123;codeview::RegisterId::DL, X86::DL&#125;,</Highlight></CodeLine>
<Link id="l00182" /><CodeLine lineNumber="182"><Highlight kind="normal">      &#123;codeview::RegisterId::BL, X86::BL&#125;,</Highlight></CodeLine>
<Link id="l00183" /><CodeLine lineNumber="183"><Highlight kind="normal">      &#123;codeview::RegisterId::AH, X86::AH&#125;,</Highlight></CodeLine>
<Link id="l00184" /><CodeLine lineNumber="184"><Highlight kind="normal">      &#123;codeview::RegisterId::CH, X86::CH&#125;,</Highlight></CodeLine>
<Link id="l00185" /><CodeLine lineNumber="185"><Highlight kind="normal">      &#123;codeview::RegisterId::DH, X86::DH&#125;,</Highlight></CodeLine>
<Link id="l00186" /><CodeLine lineNumber="186"><Highlight kind="normal">      &#123;codeview::RegisterId::BH, X86::BH&#125;,</Highlight></CodeLine>
<Link id="l00187" /><CodeLine lineNumber="187"><Highlight kind="normal">      &#123;codeview::RegisterId::AX, X86::AX&#125;,</Highlight></CodeLine>
<Link id="l00188" /><CodeLine lineNumber="188"><Highlight kind="normal">      &#123;codeview::RegisterId::CX, X86::CX&#125;,</Highlight></CodeLine>
<Link id="l00189" /><CodeLine lineNumber="189"><Highlight kind="normal">      &#123;codeview::RegisterId::DX, X86::DX&#125;,</Highlight></CodeLine>
<Link id="l00190" /><CodeLine lineNumber="190"><Highlight kind="normal">      &#123;codeview::RegisterId::BX, X86::BX&#125;,</Highlight></CodeLine>
<Link id="l00191" /><CodeLine lineNumber="191"><Highlight kind="normal">      &#123;codeview::RegisterId::SP, X86::SP&#125;,</Highlight></CodeLine>
<Link id="l00192" /><CodeLine lineNumber="192"><Highlight kind="normal">      &#123;codeview::RegisterId::BP, X86::BP&#125;,</Highlight></CodeLine>
<Link id="l00193" /><CodeLine lineNumber="193"><Highlight kind="normal">      &#123;codeview::RegisterId::SI, X86::SI&#125;,</Highlight></CodeLine>
<Link id="l00194" /><CodeLine lineNumber="194"><Highlight kind="normal">      &#123;codeview::RegisterId::DI, X86::DI&#125;,</Highlight></CodeLine>
<Link id="l00195" /><CodeLine lineNumber="195"><Highlight kind="normal">      &#123;codeview::RegisterId::EAX, X86::EAX&#125;,</Highlight></CodeLine>
<Link id="l00196" /><CodeLine lineNumber="196"><Highlight kind="normal">      &#123;codeview::RegisterId::ECX, X86::ECX&#125;,</Highlight></CodeLine>
<Link id="l00197" /><CodeLine lineNumber="197"><Highlight kind="normal">      &#123;codeview::RegisterId::EDX, X86::EDX&#125;,</Highlight></CodeLine>
<Link id="l00198" /><CodeLine lineNumber="198"><Highlight kind="normal">      &#123;codeview::RegisterId::EBX, X86::EBX&#125;,</Highlight></CodeLine>
<Link id="l00199" /><CodeLine lineNumber="199"><Highlight kind="normal">      &#123;codeview::RegisterId::ESP, X86::ESP&#125;,</Highlight></CodeLine>
<Link id="l00200" /><CodeLine lineNumber="200"><Highlight kind="normal">      &#123;codeview::RegisterId::EBP, X86::EBP&#125;,</Highlight></CodeLine>
<Link id="l00201" /><CodeLine lineNumber="201"><Highlight kind="normal">      &#123;codeview::RegisterId::ESI, X86::ESI&#125;,</Highlight></CodeLine>
<Link id="l00202" /><CodeLine lineNumber="202"><Highlight kind="normal">      &#123;codeview::RegisterId::EDI, X86::EDI&#125;,</Highlight></CodeLine>
<Link id="l00203" /><CodeLine lineNumber="203"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00204" /><CodeLine lineNumber="204"><Highlight kind="normal">      &#123;codeview::RegisterId::EFLAGS, X86::EFLAGS&#125;,</Highlight></CodeLine>
<Link id="l00205" /><CodeLine lineNumber="205"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00206" /><CodeLine lineNumber="206"><Highlight kind="normal">      &#123;codeview::RegisterId::ST0, X86::ST0&#125;,</Highlight></CodeLine>
<Link id="l00207" /><CodeLine lineNumber="207"><Highlight kind="normal">      &#123;codeview::RegisterId::ST1, X86::ST1&#125;,</Highlight></CodeLine>
<Link id="l00208" /><CodeLine lineNumber="208"><Highlight kind="normal">      &#123;codeview::RegisterId::ST2, X86::ST2&#125;,</Highlight></CodeLine>
<Link id="l00209" /><CodeLine lineNumber="209"><Highlight kind="normal">      &#123;codeview::RegisterId::ST3, X86::ST3&#125;,</Highlight></CodeLine>
<Link id="l00210" /><CodeLine lineNumber="210"><Highlight kind="normal">      &#123;codeview::RegisterId::ST4, X86::ST4&#125;,</Highlight></CodeLine>
<Link id="l00211" /><CodeLine lineNumber="211"><Highlight kind="normal">      &#123;codeview::RegisterId::ST5, X86::ST5&#125;,</Highlight></CodeLine>
<Link id="l00212" /><CodeLine lineNumber="212"><Highlight kind="normal">      &#123;codeview::RegisterId::ST6, X86::ST6&#125;,</Highlight></CodeLine>
<Link id="l00213" /><CodeLine lineNumber="213"><Highlight kind="normal">      &#123;codeview::RegisterId::ST7, X86::ST7&#125;,</Highlight></CodeLine>
<Link id="l00214" /><CodeLine lineNumber="214"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00215" /><CodeLine lineNumber="215"><Highlight kind="normal">      &#123;codeview::RegisterId::ST0, X86::FP0&#125;,</Highlight></CodeLine>
<Link id="l00216" /><CodeLine lineNumber="216"><Highlight kind="normal">      &#123;codeview::RegisterId::ST1, X86::FP1&#125;,</Highlight></CodeLine>
<Link id="l00217" /><CodeLine lineNumber="217"><Highlight kind="normal">      &#123;codeview::RegisterId::ST2, X86::FP2&#125;,</Highlight></CodeLine>
<Link id="l00218" /><CodeLine lineNumber="218"><Highlight kind="normal">      &#123;codeview::RegisterId::ST3, X86::FP3&#125;,</Highlight></CodeLine>
<Link id="l00219" /><CodeLine lineNumber="219"><Highlight kind="normal">      &#123;codeview::RegisterId::ST4, X86::FP4&#125;,</Highlight></CodeLine>
<Link id="l00220" /><CodeLine lineNumber="220"><Highlight kind="normal">      &#123;codeview::RegisterId::ST5, X86::FP5&#125;,</Highlight></CodeLine>
<Link id="l00221" /><CodeLine lineNumber="221"><Highlight kind="normal">      &#123;codeview::RegisterId::ST6, X86::FP6&#125;,</Highlight></CodeLine>
<Link id="l00222" /><CodeLine lineNumber="222"><Highlight kind="normal">      &#123;codeview::RegisterId::ST7, X86::FP7&#125;,</Highlight></CodeLine>
<Link id="l00223" /><CodeLine lineNumber="223"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00224" /><CodeLine lineNumber="224"><Highlight kind="normal">      &#123;codeview::RegisterId::MM0, X86::MM0&#125;,</Highlight></CodeLine>
<Link id="l00225" /><CodeLine lineNumber="225"><Highlight kind="normal">      &#123;codeview::RegisterId::MM1, X86::MM1&#125;,</Highlight></CodeLine>
<Link id="l00226" /><CodeLine lineNumber="226"><Highlight kind="normal">      &#123;codeview::RegisterId::MM2, X86::MM2&#125;,</Highlight></CodeLine>
<Link id="l00227" /><CodeLine lineNumber="227"><Highlight kind="normal">      &#123;codeview::RegisterId::MM3, X86::MM3&#125;,</Highlight></CodeLine>
<Link id="l00228" /><CodeLine lineNumber="228"><Highlight kind="normal">      &#123;codeview::RegisterId::MM4, X86::MM4&#125;,</Highlight></CodeLine>
<Link id="l00229" /><CodeLine lineNumber="229"><Highlight kind="normal">      &#123;codeview::RegisterId::MM5, X86::MM5&#125;,</Highlight></CodeLine>
<Link id="l00230" /><CodeLine lineNumber="230"><Highlight kind="normal">      &#123;codeview::RegisterId::MM6, X86::MM6&#125;,</Highlight></CodeLine>
<Link id="l00231" /><CodeLine lineNumber="231"><Highlight kind="normal">      &#123;codeview::RegisterId::MM7, X86::MM7&#125;,</Highlight></CodeLine>
<Link id="l00232" /><CodeLine lineNumber="232"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00233" /><CodeLine lineNumber="233"><Highlight kind="normal">      &#123;codeview::RegisterId::XMM0, X86::XMM0&#125;,</Highlight></CodeLine>
<Link id="l00234" /><CodeLine lineNumber="234"><Highlight kind="normal">      &#123;codeview::RegisterId::XMM1, X86::XMM1&#125;,</Highlight></CodeLine>
<Link id="l00235" /><CodeLine lineNumber="235"><Highlight kind="normal">      &#123;codeview::RegisterId::XMM2, X86::XMM2&#125;,</Highlight></CodeLine>
<Link id="l00236" /><CodeLine lineNumber="236"><Highlight kind="normal">      &#123;codeview::RegisterId::XMM3, X86::XMM3&#125;,</Highlight></CodeLine>
<Link id="l00237" /><CodeLine lineNumber="237"><Highlight kind="normal">      &#123;codeview::RegisterId::XMM4, X86::XMM4&#125;,</Highlight></CodeLine>
<Link id="l00238" /><CodeLine lineNumber="238"><Highlight kind="normal">      &#123;codeview::RegisterId::XMM5, X86::XMM5&#125;,</Highlight></CodeLine>
<Link id="l00239" /><CodeLine lineNumber="239"><Highlight kind="normal">      &#123;codeview::RegisterId::XMM6, X86::XMM6&#125;,</Highlight></CodeLine>
<Link id="l00240" /><CodeLine lineNumber="240"><Highlight kind="normal">      &#123;codeview::RegisterId::XMM7, X86::XMM7&#125;,</Highlight></CodeLine>
<Link id="l00241" /><CodeLine lineNumber="241"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00242" /><CodeLine lineNumber="242"><Highlight kind="normal">      &#123;codeview::RegisterId::XMM8, X86::XMM8&#125;,</Highlight></CodeLine>
<Link id="l00243" /><CodeLine lineNumber="243"><Highlight kind="normal">      &#123;codeview::RegisterId::XMM9, X86::XMM9&#125;,</Highlight></CodeLine>
<Link id="l00244" /><CodeLine lineNumber="244"><Highlight kind="normal">      &#123;codeview::RegisterId::XMM10, X86::XMM10&#125;,</Highlight></CodeLine>
<Link id="l00245" /><CodeLine lineNumber="245"><Highlight kind="normal">      &#123;codeview::RegisterId::XMM11, X86::XMM11&#125;,</Highlight></CodeLine>
<Link id="l00246" /><CodeLine lineNumber="246"><Highlight kind="normal">      &#123;codeview::RegisterId::XMM12, X86::XMM12&#125;,</Highlight></CodeLine>
<Link id="l00247" /><CodeLine lineNumber="247"><Highlight kind="normal">      &#123;codeview::RegisterId::XMM13, X86::XMM13&#125;,</Highlight></CodeLine>
<Link id="l00248" /><CodeLine lineNumber="248"><Highlight kind="normal">      &#123;codeview::RegisterId::XMM14, X86::XMM14&#125;,</Highlight></CodeLine>
<Link id="l00249" /><CodeLine lineNumber="249"><Highlight kind="normal">      &#123;codeview::RegisterId::XMM15, X86::XMM15&#125;,</Highlight></CodeLine>
<Link id="l00250" /><CodeLine lineNumber="250"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00251" /><CodeLine lineNumber="251"><Highlight kind="normal">      &#123;codeview::RegisterId::SIL, X86::SIL&#125;,</Highlight></CodeLine>
<Link id="l00252" /><CodeLine lineNumber="252"><Highlight kind="normal">      &#123;codeview::RegisterId::DIL, X86::DIL&#125;,</Highlight></CodeLine>
<Link id="l00253" /><CodeLine lineNumber="253"><Highlight kind="normal">      &#123;codeview::RegisterId::BPL, X86::BPL&#125;,</Highlight></CodeLine>
<Link id="l00254" /><CodeLine lineNumber="254"><Highlight kind="normal">      &#123;codeview::RegisterId::SPL, X86::SPL&#125;,</Highlight></CodeLine>
<Link id="l00255" /><CodeLine lineNumber="255"><Highlight kind="normal">      &#123;codeview::RegisterId::RAX, X86::RAX&#125;,</Highlight></CodeLine>
<Link id="l00256" /><CodeLine lineNumber="256"><Highlight kind="normal">      &#123;codeview::RegisterId::RBX, X86::RBX&#125;,</Highlight></CodeLine>
<Link id="l00257" /><CodeLine lineNumber="257"><Highlight kind="normal">      &#123;codeview::RegisterId::RCX, X86::RCX&#125;,</Highlight></CodeLine>
<Link id="l00258" /><CodeLine lineNumber="258"><Highlight kind="normal">      &#123;codeview::RegisterId::RDX, X86::RDX&#125;,</Highlight></CodeLine>
<Link id="l00259" /><CodeLine lineNumber="259"><Highlight kind="normal">      &#123;codeview::RegisterId::RSI, X86::RSI&#125;,</Highlight></CodeLine>
<Link id="l00260" /><CodeLine lineNumber="260"><Highlight kind="normal">      &#123;codeview::RegisterId::RDI, X86::RDI&#125;,</Highlight></CodeLine>
<Link id="l00261" /><CodeLine lineNumber="261"><Highlight kind="normal">      &#123;codeview::RegisterId::RBP, X86::RBP&#125;,</Highlight></CodeLine>
<Link id="l00262" /><CodeLine lineNumber="262"><Highlight kind="normal">      &#123;codeview::RegisterId::RSP, X86::RSP&#125;,</Highlight></CodeLine>
<Link id="l00263" /><CodeLine lineNumber="263"><Highlight kind="normal">      &#123;codeview::RegisterId::R8, X86::R8&#125;,</Highlight></CodeLine>
<Link id="l00264" /><CodeLine lineNumber="264"><Highlight kind="normal">      &#123;codeview::RegisterId::R9, X86::R9&#125;,</Highlight></CodeLine>
<Link id="l00265" /><CodeLine lineNumber="265"><Highlight kind="normal">      &#123;codeview::RegisterId::R10, X86::R10&#125;,</Highlight></CodeLine>
<Link id="l00266" /><CodeLine lineNumber="266"><Highlight kind="normal">      &#123;codeview::RegisterId::R11, X86::R11&#125;,</Highlight></CodeLine>
<Link id="l00267" /><CodeLine lineNumber="267"><Highlight kind="normal">      &#123;codeview::RegisterId::R12, X86::R12&#125;,</Highlight></CodeLine>
<Link id="l00268" /><CodeLine lineNumber="268"><Highlight kind="normal">      &#123;codeview::RegisterId::R13, X86::R13&#125;,</Highlight></CodeLine>
<Link id="l00269" /><CodeLine lineNumber="269"><Highlight kind="normal">      &#123;codeview::RegisterId::R14, X86::R14&#125;,</Highlight></CodeLine>
<Link id="l00270" /><CodeLine lineNumber="270"><Highlight kind="normal">      &#123;codeview::RegisterId::R15, X86::R15&#125;,</Highlight></CodeLine>
<Link id="l00271" /><CodeLine lineNumber="271"><Highlight kind="normal">      &#123;codeview::RegisterId::R8B, X86::R8B&#125;,</Highlight></CodeLine>
<Link id="l00272" /><CodeLine lineNumber="272"><Highlight kind="normal">      &#123;codeview::RegisterId::R9B, X86::R9B&#125;,</Highlight></CodeLine>
<Link id="l00273" /><CodeLine lineNumber="273"><Highlight kind="normal">      &#123;codeview::RegisterId::R10B, X86::R10B&#125;,</Highlight></CodeLine>
<Link id="l00274" /><CodeLine lineNumber="274"><Highlight kind="normal">      &#123;codeview::RegisterId::R11B, X86::R11B&#125;,</Highlight></CodeLine>
<Link id="l00275" /><CodeLine lineNumber="275"><Highlight kind="normal">      &#123;codeview::RegisterId::R12B, X86::R12B&#125;,</Highlight></CodeLine>
<Link id="l00276" /><CodeLine lineNumber="276"><Highlight kind="normal">      &#123;codeview::RegisterId::R13B, X86::R13B&#125;,</Highlight></CodeLine>
<Link id="l00277" /><CodeLine lineNumber="277"><Highlight kind="normal">      &#123;codeview::RegisterId::R14B, X86::R14B&#125;,</Highlight></CodeLine>
<Link id="l00278" /><CodeLine lineNumber="278"><Highlight kind="normal">      &#123;codeview::RegisterId::R15B, X86::R15B&#125;,</Highlight></CodeLine>
<Link id="l00279" /><CodeLine lineNumber="279"><Highlight kind="normal">      &#123;codeview::RegisterId::R8W, X86::R8W&#125;,</Highlight></CodeLine>
<Link id="l00280" /><CodeLine lineNumber="280"><Highlight kind="normal">      &#123;codeview::RegisterId::R9W, X86::R9W&#125;,</Highlight></CodeLine>
<Link id="l00281" /><CodeLine lineNumber="281"><Highlight kind="normal">      &#123;codeview::RegisterId::R10W, X86::R10W&#125;,</Highlight></CodeLine>
<Link id="l00282" /><CodeLine lineNumber="282"><Highlight kind="normal">      &#123;codeview::RegisterId::R11W, X86::R11W&#125;,</Highlight></CodeLine>
<Link id="l00283" /><CodeLine lineNumber="283"><Highlight kind="normal">      &#123;codeview::RegisterId::R12W, X86::R12W&#125;,</Highlight></CodeLine>
<Link id="l00284" /><CodeLine lineNumber="284"><Highlight kind="normal">      &#123;codeview::RegisterId::R13W, X86::R13W&#125;,</Highlight></CodeLine>
<Link id="l00285" /><CodeLine lineNumber="285"><Highlight kind="normal">      &#123;codeview::RegisterId::R14W, X86::R14W&#125;,</Highlight></CodeLine>
<Link id="l00286" /><CodeLine lineNumber="286"><Highlight kind="normal">      &#123;codeview::RegisterId::R15W, X86::R15W&#125;,</Highlight></CodeLine>
<Link id="l00287" /><CodeLine lineNumber="287"><Highlight kind="normal">      &#123;codeview::RegisterId::R8D, X86::R8D&#125;,</Highlight></CodeLine>
<Link id="l00288" /><CodeLine lineNumber="288"><Highlight kind="normal">      &#123;codeview::RegisterId::R9D, X86::R9D&#125;,</Highlight></CodeLine>
<Link id="l00289" /><CodeLine lineNumber="289"><Highlight kind="normal">      &#123;codeview::RegisterId::R10D, X86::R10D&#125;,</Highlight></CodeLine>
<Link id="l00290" /><CodeLine lineNumber="290"><Highlight kind="normal">      &#123;codeview::RegisterId::R11D, X86::R11D&#125;,</Highlight></CodeLine>
<Link id="l00291" /><CodeLine lineNumber="291"><Highlight kind="normal">      &#123;codeview::RegisterId::R12D, X86::R12D&#125;,</Highlight></CodeLine>
<Link id="l00292" /><CodeLine lineNumber="292"><Highlight kind="normal">      &#123;codeview::RegisterId::R13D, X86::R13D&#125;,</Highlight></CodeLine>
<Link id="l00293" /><CodeLine lineNumber="293"><Highlight kind="normal">      &#123;codeview::RegisterId::R14D, X86::R14D&#125;,</Highlight></CodeLine>
<Link id="l00294" /><CodeLine lineNumber="294"><Highlight kind="normal">      &#123;codeview::RegisterId::R15D, X86::R15D&#125;,</Highlight></CodeLine>
<Link id="l00295" /><CodeLine lineNumber="295"><Highlight kind="normal">      &#123;codeview::RegisterId::AMD64&#95;YMM0, X86::YMM0&#125;,</Highlight></CodeLine>
<Link id="l00296" /><CodeLine lineNumber="296"><Highlight kind="normal">      &#123;codeview::RegisterId::AMD64&#95;YMM1, X86::YMM1&#125;,</Highlight></CodeLine>
<Link id="l00297" /><CodeLine lineNumber="297"><Highlight kind="normal">      &#123;codeview::RegisterId::AMD64&#95;YMM2, X86::YMM2&#125;,</Highlight></CodeLine>
<Link id="l00298" /><CodeLine lineNumber="298"><Highlight kind="normal">      &#123;codeview::RegisterId::AMD64&#95;YMM3, X86::YMM3&#125;,</Highlight></CodeLine>
<Link id="l00299" /><CodeLine lineNumber="299"><Highlight kind="normal">      &#123;codeview::RegisterId::AMD64&#95;YMM4, X86::YMM4&#125;,</Highlight></CodeLine>
<Link id="l00300" /><CodeLine lineNumber="300"><Highlight kind="normal">      &#123;codeview::RegisterId::AMD64&#95;YMM5, X86::YMM5&#125;,</Highlight></CodeLine>
<Link id="l00301" /><CodeLine lineNumber="301"><Highlight kind="normal">      &#123;codeview::RegisterId::AMD64&#95;YMM6, X86::YMM6&#125;,</Highlight></CodeLine>
<Link id="l00302" /><CodeLine lineNumber="302"><Highlight kind="normal">      &#123;codeview::RegisterId::AMD64&#95;YMM7, X86::YMM7&#125;,</Highlight></CodeLine>
<Link id="l00303" /><CodeLine lineNumber="303"><Highlight kind="normal">      &#123;codeview::RegisterId::AMD64&#95;YMM8, X86::YMM8&#125;,</Highlight></CodeLine>
<Link id="l00304" /><CodeLine lineNumber="304"><Highlight kind="normal">      &#123;codeview::RegisterId::AMD64&#95;YMM9, X86::YMM9&#125;,</Highlight></CodeLine>
<Link id="l00305" /><CodeLine lineNumber="305"><Highlight kind="normal">      &#123;codeview::RegisterId::AMD64&#95;YMM10, X86::YMM10&#125;,</Highlight></CodeLine>
<Link id="l00306" /><CodeLine lineNumber="306"><Highlight kind="normal">      &#123;codeview::RegisterId::AMD64&#95;YMM11, X86::YMM11&#125;,</Highlight></CodeLine>
<Link id="l00307" /><CodeLine lineNumber="307"><Highlight kind="normal">      &#123;codeview::RegisterId::AMD64&#95;YMM12, X86::YMM12&#125;,</Highlight></CodeLine>
<Link id="l00308" /><CodeLine lineNumber="308"><Highlight kind="normal">      &#123;codeview::RegisterId::AMD64&#95;YMM13, X86::YMM13&#125;,</Highlight></CodeLine>
<Link id="l00309" /><CodeLine lineNumber="309"><Highlight kind="normal">      &#123;codeview::RegisterId::AMD64&#95;YMM14, X86::YMM14&#125;,</Highlight></CodeLine>
<Link id="l00310" /><CodeLine lineNumber="310"><Highlight kind="normal">      &#123;codeview::RegisterId::AMD64&#95;YMM15, X86::YMM15&#125;,</Highlight></CodeLine>
<Link id="l00311" /><CodeLine lineNumber="311"><Highlight kind="normal">      &#123;codeview::RegisterId::AMD64&#95;YMM16, X86::YMM16&#125;,</Highlight></CodeLine>
<Link id="l00312" /><CodeLine lineNumber="312"><Highlight kind="normal">      &#123;codeview::RegisterId::AMD64&#95;YMM17, X86::YMM17&#125;,</Highlight></CodeLine>
<Link id="l00313" /><CodeLine lineNumber="313"><Highlight kind="normal">      &#123;codeview::RegisterId::AMD64&#95;YMM18, X86::YMM18&#125;,</Highlight></CodeLine>
<Link id="l00314" /><CodeLine lineNumber="314"><Highlight kind="normal">      &#123;codeview::RegisterId::AMD64&#95;YMM19, X86::YMM19&#125;,</Highlight></CodeLine>
<Link id="l00315" /><CodeLine lineNumber="315"><Highlight kind="normal">      &#123;codeview::RegisterId::AMD64&#95;YMM20, X86::YMM20&#125;,</Highlight></CodeLine>
<Link id="l00316" /><CodeLine lineNumber="316"><Highlight kind="normal">      &#123;codeview::RegisterId::AMD64&#95;YMM21, X86::YMM21&#125;,</Highlight></CodeLine>
<Link id="l00317" /><CodeLine lineNumber="317"><Highlight kind="normal">      &#123;codeview::RegisterId::AMD64&#95;YMM22, X86::YMM22&#125;,</Highlight></CodeLine>
<Link id="l00318" /><CodeLine lineNumber="318"><Highlight kind="normal">      &#123;codeview::RegisterId::AMD64&#95;YMM23, X86::YMM23&#125;,</Highlight></CodeLine>
<Link id="l00319" /><CodeLine lineNumber="319"><Highlight kind="normal">      &#123;codeview::RegisterId::AMD64&#95;YMM24, X86::YMM24&#125;,</Highlight></CodeLine>
<Link id="l00320" /><CodeLine lineNumber="320"><Highlight kind="normal">      &#123;codeview::RegisterId::AMD64&#95;YMM25, X86::YMM25&#125;,</Highlight></CodeLine>
<Link id="l00321" /><CodeLine lineNumber="321"><Highlight kind="normal">      &#123;codeview::RegisterId::AMD64&#95;YMM26, X86::YMM26&#125;,</Highlight></CodeLine>
<Link id="l00322" /><CodeLine lineNumber="322"><Highlight kind="normal">      &#123;codeview::RegisterId::AMD64&#95;YMM27, X86::YMM27&#125;,</Highlight></CodeLine>
<Link id="l00323" /><CodeLine lineNumber="323"><Highlight kind="normal">      &#123;codeview::RegisterId::AMD64&#95;YMM28, X86::YMM28&#125;,</Highlight></CodeLine>
<Link id="l00324" /><CodeLine lineNumber="324"><Highlight kind="normal">      &#123;codeview::RegisterId::AMD64&#95;YMM29, X86::YMM29&#125;,</Highlight></CodeLine>
<Link id="l00325" /><CodeLine lineNumber="325"><Highlight kind="normal">      &#123;codeview::RegisterId::AMD64&#95;YMM30, X86::YMM30&#125;,</Highlight></CodeLine>
<Link id="l00326" /><CodeLine lineNumber="326"><Highlight kind="normal">      &#123;codeview::RegisterId::AMD64&#95;YMM31, X86::YMM31&#125;,</Highlight></CodeLine>
<Link id="l00327" /><CodeLine lineNumber="327"><Highlight kind="normal">      &#123;codeview::RegisterId::AMD64&#95;ZMM0, X86::ZMM0&#125;,</Highlight></CodeLine>
<Link id="l00328" /><CodeLine lineNumber="328"><Highlight kind="normal">      &#123;codeview::RegisterId::AMD64&#95;ZMM1, X86::ZMM1&#125;,</Highlight></CodeLine>
<Link id="l00329" /><CodeLine lineNumber="329"><Highlight kind="normal">      &#123;codeview::RegisterId::AMD64&#95;ZMM2, X86::ZMM2&#125;,</Highlight></CodeLine>
<Link id="l00330" /><CodeLine lineNumber="330"><Highlight kind="normal">      &#123;codeview::RegisterId::AMD64&#95;ZMM3, X86::ZMM3&#125;,</Highlight></CodeLine>
<Link id="l00331" /><CodeLine lineNumber="331"><Highlight kind="normal">      &#123;codeview::RegisterId::AMD64&#95;ZMM4, X86::ZMM4&#125;,</Highlight></CodeLine>
<Link id="l00332" /><CodeLine lineNumber="332"><Highlight kind="normal">      &#123;codeview::RegisterId::AMD64&#95;ZMM5, X86::ZMM5&#125;,</Highlight></CodeLine>
<Link id="l00333" /><CodeLine lineNumber="333"><Highlight kind="normal">      &#123;codeview::RegisterId::AMD64&#95;ZMM6, X86::ZMM6&#125;,</Highlight></CodeLine>
<Link id="l00334" /><CodeLine lineNumber="334"><Highlight kind="normal">      &#123;codeview::RegisterId::AMD64&#95;ZMM7, X86::ZMM7&#125;,</Highlight></CodeLine>
<Link id="l00335" /><CodeLine lineNumber="335"><Highlight kind="normal">      &#123;codeview::RegisterId::AMD64&#95;ZMM8, X86::ZMM8&#125;,</Highlight></CodeLine>
<Link id="l00336" /><CodeLine lineNumber="336"><Highlight kind="normal">      &#123;codeview::RegisterId::AMD64&#95;ZMM9, X86::ZMM9&#125;,</Highlight></CodeLine>
<Link id="l00337" /><CodeLine lineNumber="337"><Highlight kind="normal">      &#123;codeview::RegisterId::AMD64&#95;ZMM10, X86::ZMM10&#125;,</Highlight></CodeLine>
<Link id="l00338" /><CodeLine lineNumber="338"><Highlight kind="normal">      &#123;codeview::RegisterId::AMD64&#95;ZMM11, X86::ZMM11&#125;,</Highlight></CodeLine>
<Link id="l00339" /><CodeLine lineNumber="339"><Highlight kind="normal">      &#123;codeview::RegisterId::AMD64&#95;ZMM12, X86::ZMM12&#125;,</Highlight></CodeLine>
<Link id="l00340" /><CodeLine lineNumber="340"><Highlight kind="normal">      &#123;codeview::RegisterId::AMD64&#95;ZMM13, X86::ZMM13&#125;,</Highlight></CodeLine>
<Link id="l00341" /><CodeLine lineNumber="341"><Highlight kind="normal">      &#123;codeview::RegisterId::AMD64&#95;ZMM14, X86::ZMM14&#125;,</Highlight></CodeLine>
<Link id="l00342" /><CodeLine lineNumber="342"><Highlight kind="normal">      &#123;codeview::RegisterId::AMD64&#95;ZMM15, X86::ZMM15&#125;,</Highlight></CodeLine>
<Link id="l00343" /><CodeLine lineNumber="343"><Highlight kind="normal">      &#123;codeview::RegisterId::AMD64&#95;ZMM16, X86::ZMM16&#125;,</Highlight></CodeLine>
<Link id="l00344" /><CodeLine lineNumber="344"><Highlight kind="normal">      &#123;codeview::RegisterId::AMD64&#95;ZMM17, X86::ZMM17&#125;,</Highlight></CodeLine>
<Link id="l00345" /><CodeLine lineNumber="345"><Highlight kind="normal">      &#123;codeview::RegisterId::AMD64&#95;ZMM18, X86::ZMM18&#125;,</Highlight></CodeLine>
<Link id="l00346" /><CodeLine lineNumber="346"><Highlight kind="normal">      &#123;codeview::RegisterId::AMD64&#95;ZMM19, X86::ZMM19&#125;,</Highlight></CodeLine>
<Link id="l00347" /><CodeLine lineNumber="347"><Highlight kind="normal">      &#123;codeview::RegisterId::AMD64&#95;ZMM20, X86::ZMM20&#125;,</Highlight></CodeLine>
<Link id="l00348" /><CodeLine lineNumber="348"><Highlight kind="normal">      &#123;codeview::RegisterId::AMD64&#95;ZMM21, X86::ZMM21&#125;,</Highlight></CodeLine>
<Link id="l00349" /><CodeLine lineNumber="349"><Highlight kind="normal">      &#123;codeview::RegisterId::AMD64&#95;ZMM22, X86::ZMM22&#125;,</Highlight></CodeLine>
<Link id="l00350" /><CodeLine lineNumber="350"><Highlight kind="normal">      &#123;codeview::RegisterId::AMD64&#95;ZMM23, X86::ZMM23&#125;,</Highlight></CodeLine>
<Link id="l00351" /><CodeLine lineNumber="351"><Highlight kind="normal">      &#123;codeview::RegisterId::AMD64&#95;ZMM24, X86::ZMM24&#125;,</Highlight></CodeLine>
<Link id="l00352" /><CodeLine lineNumber="352"><Highlight kind="normal">      &#123;codeview::RegisterId::AMD64&#95;ZMM25, X86::ZMM25&#125;,</Highlight></CodeLine>
<Link id="l00353" /><CodeLine lineNumber="353"><Highlight kind="normal">      &#123;codeview::RegisterId::AMD64&#95;ZMM26, X86::ZMM26&#125;,</Highlight></CodeLine>
<Link id="l00354" /><CodeLine lineNumber="354"><Highlight kind="normal">      &#123;codeview::RegisterId::AMD64&#95;ZMM27, X86::ZMM27&#125;,</Highlight></CodeLine>
<Link id="l00355" /><CodeLine lineNumber="355"><Highlight kind="normal">      &#123;codeview::RegisterId::AMD64&#95;ZMM28, X86::ZMM28&#125;,</Highlight></CodeLine>
<Link id="l00356" /><CodeLine lineNumber="356"><Highlight kind="normal">      &#123;codeview::RegisterId::AMD64&#95;ZMM29, X86::ZMM29&#125;,</Highlight></CodeLine>
<Link id="l00357" /><CodeLine lineNumber="357"><Highlight kind="normal">      &#123;codeview::RegisterId::AMD64&#95;ZMM30, X86::ZMM30&#125;,</Highlight></CodeLine>
<Link id="l00358" /><CodeLine lineNumber="358"><Highlight kind="normal">      &#123;codeview::RegisterId::AMD64&#95;ZMM31, X86::ZMM31&#125;,</Highlight></CodeLine>
<Link id="l00359" /><CodeLine lineNumber="359"><Highlight kind="normal">      &#123;codeview::RegisterId::AMD64&#95;K0, X86::K0&#125;,</Highlight></CodeLine>
<Link id="l00360" /><CodeLine lineNumber="360"><Highlight kind="normal">      &#123;codeview::RegisterId::AMD64&#95;K1, X86::K1&#125;,</Highlight></CodeLine>
<Link id="l00361" /><CodeLine lineNumber="361"><Highlight kind="normal">      &#123;codeview::RegisterId::AMD64&#95;K2, X86::K2&#125;,</Highlight></CodeLine>
<Link id="l00362" /><CodeLine lineNumber="362"><Highlight kind="normal">      &#123;codeview::RegisterId::AMD64&#95;K3, X86::K3&#125;,</Highlight></CodeLine>
<Link id="l00363" /><CodeLine lineNumber="363"><Highlight kind="normal">      &#123;codeview::RegisterId::AMD64&#95;K4, X86::K4&#125;,</Highlight></CodeLine>
<Link id="l00364" /><CodeLine lineNumber="364"><Highlight kind="normal">      &#123;codeview::RegisterId::AMD64&#95;K5, X86::K5&#125;,</Highlight></CodeLine>
<Link id="l00365" /><CodeLine lineNumber="365"><Highlight kind="normal">      &#123;codeview::RegisterId::AMD64&#95;K6, X86::K6&#125;,</Highlight></CodeLine>
<Link id="l00366" /><CodeLine lineNumber="366"><Highlight kind="normal">      &#123;codeview::RegisterId::AMD64&#95;K7, X86::K7&#125;,</Highlight></CodeLine>
<Link id="l00367" /><CodeLine lineNumber="367"><Highlight kind="normal">      &#123;codeview::RegisterId::AMD64&#95;XMM16, X86::XMM16&#125;,</Highlight></CodeLine>
<Link id="l00368" /><CodeLine lineNumber="368"><Highlight kind="normal">      &#123;codeview::RegisterId::AMD64&#95;XMM17, X86::XMM17&#125;,</Highlight></CodeLine>
<Link id="l00369" /><CodeLine lineNumber="369"><Highlight kind="normal">      &#123;codeview::RegisterId::AMD64&#95;XMM18, X86::XMM18&#125;,</Highlight></CodeLine>
<Link id="l00370" /><CodeLine lineNumber="370"><Highlight kind="normal">      &#123;codeview::RegisterId::AMD64&#95;XMM19, X86::XMM19&#125;,</Highlight></CodeLine>
<Link id="l00371" /><CodeLine lineNumber="371"><Highlight kind="normal">      &#123;codeview::RegisterId::AMD64&#95;XMM20, X86::XMM20&#125;,</Highlight></CodeLine>
<Link id="l00372" /><CodeLine lineNumber="372"><Highlight kind="normal">      &#123;codeview::RegisterId::AMD64&#95;XMM21, X86::XMM21&#125;,</Highlight></CodeLine>
<Link id="l00373" /><CodeLine lineNumber="373"><Highlight kind="normal">      &#123;codeview::RegisterId::AMD64&#95;XMM22, X86::XMM22&#125;,</Highlight></CodeLine>
<Link id="l00374" /><CodeLine lineNumber="374"><Highlight kind="normal">      &#123;codeview::RegisterId::AMD64&#95;XMM23, X86::XMM23&#125;,</Highlight></CodeLine>
<Link id="l00375" /><CodeLine lineNumber="375"><Highlight kind="normal">      &#123;codeview::RegisterId::AMD64&#95;XMM24, X86::XMM24&#125;,</Highlight></CodeLine>
<Link id="l00376" /><CodeLine lineNumber="376"><Highlight kind="normal">      &#123;codeview::RegisterId::AMD64&#95;XMM25, X86::XMM25&#125;,</Highlight></CodeLine>
<Link id="l00377" /><CodeLine lineNumber="377"><Highlight kind="normal">      &#123;codeview::RegisterId::AMD64&#95;XMM26, X86::XMM26&#125;,</Highlight></CodeLine>
<Link id="l00378" /><CodeLine lineNumber="378"><Highlight kind="normal">      &#123;codeview::RegisterId::AMD64&#95;XMM27, X86::XMM27&#125;,</Highlight></CodeLine>
<Link id="l00379" /><CodeLine lineNumber="379"><Highlight kind="normal">      &#123;codeview::RegisterId::AMD64&#95;XMM28, X86::XMM28&#125;,</Highlight></CodeLine>
<Link id="l00380" /><CodeLine lineNumber="380"><Highlight kind="normal">      &#123;codeview::RegisterId::AMD64&#95;XMM29, X86::XMM29&#125;,</Highlight></CodeLine>
<Link id="l00381" /><CodeLine lineNumber="381"><Highlight kind="normal">      &#123;codeview::RegisterId::AMD64&#95;XMM30, X86::XMM30&#125;,</Highlight></CodeLine>
<Link id="l00382" /><CodeLine lineNumber="382"><Highlight kind="normal">      &#123;codeview::RegisterId::AMD64&#95;XMM31, X86::XMM31&#125;,</Highlight></CodeLine>
<Link id="l00383" /><CodeLine lineNumber="383"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00384" /><CodeLine lineNumber="384"><Highlight kind="normal">  &#125;;</Highlight></CodeLine>
<Link id="l00385" /><CodeLine lineNumber="385"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">for</Highlight><Highlight kind="normal"> (</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">auto</Highlight><Highlight kind="normal"> &amp;<a href="/docs/api/files/lib/lib/support/md5-cpp/#ac0eafdc9ee161b71e7af98af736952fd">I</a> : RegMap)</Highlight></CodeLine>
<Link id="l00386" /><CodeLine lineNumber="386"><Highlight kind="normal">    <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64advsimdscalarpass-cpp/#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;mapLLVMRegToCVReg(<a href="/docs/api/files/lib/lib/support/md5-cpp/#ac0eafdc9ee161b71e7af98af736952fd">I</a>.Reg, </Highlight><Highlight kind="keyword">static&#95;cast&lt;</Highlight><Highlight kind="keywordtype">int</Highlight><Highlight kind="keyword">&gt;</Highlight><Highlight kind="normal">(<a href="/docs/api/files/lib/lib/support/md5-cpp/#ac0eafdc9ee161b71e7af98af736952fd">I</a>.CVReg));</Highlight></CodeLine>
<Link id="l00387" /><CodeLine lineNumber="387"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00388" /><CodeLine lineNumber="388"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00389" /><CodeLine lineNumber="389" lineLink="/docs/api/namespaces/llvm/x86-mc/#ae5725b4767b5ffa093fcf5c21fc2bb27"><Highlight kind="normal"><a href="/docs/api/classes/llvm/mcsubtargetinfo">MCSubtargetInfo</a> &#42;<a href="/docs/api/namespaces/llvm/x86-mc/#ae5725b4767b5ffa093fcf5c21fc2bb27">X86&#95;MC::createX86MCSubtargetInfo</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/triple">Triple</a> &amp;TT,</Highlight></CodeLine>
<Link id="l00390" /><CodeLine lineNumber="390"><Highlight kind="normal">                                                  <a href="/docs/api/classes/llvm/stringref">StringRef</a> CPU, <a href="/docs/api/classes/llvm/stringref">StringRef</a> FS) &#123;</Highlight></CodeLine>
<Link id="l00391" /><CodeLine lineNumber="391"><Highlight kind="normal">  std::string ArchFS = <a href="/docs/api/namespaces/llvm/x86-mc/#ac799d914344a144a68709ea5dc541439">X86&#95;MC::ParseX86Triple</a>(TT);</Highlight></CodeLine>
<Link id="l00392" /><CodeLine lineNumber="392"><Highlight kind="normal">  <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!ArchFS.empty() &amp;&amp; </Highlight><Highlight kind="stringliteral">&quot;Failed to parse X86 triple&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00393" /><CodeLine lineNumber="393"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (!FS.empty())</Highlight></CodeLine>
<Link id="l00394" /><CodeLine lineNumber="394"><Highlight kind="normal">    ArchFS = (<a href="/docs/api/classes/llvm/twine">Twine</a>(ArchFS) + </Highlight><Highlight kind="stringliteral">&quot;,&quot;</Highlight><Highlight kind="normal"> + FS).str();</Highlight></CodeLine>
<Link id="l00395" /><CodeLine lineNumber="395"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00396" /><CodeLine lineNumber="396"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (CPU.empty())</Highlight></CodeLine>
<Link id="l00397" /><CodeLine lineNumber="397"><Highlight kind="normal">    CPU = </Highlight><Highlight kind="stringliteral">&quot;generic&quot;</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00398" /><CodeLine lineNumber="398"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00399" /><CodeLine lineNumber="399"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">size&#95;t</Highlight><Highlight kind="normal"> posNoEVEX512 = FS.rfind(</Highlight><Highlight kind="stringliteral">&quot;-evex512&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00400" /><CodeLine lineNumber="400"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Make sure we won&#39;t be cheated by &quot;-avx512fp16&quot;.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00401" /><CodeLine lineNumber="401"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">size&#95;t</Highlight><Highlight kind="normal"> posNoAVX512F =</Highlight></CodeLine>
<Link id="l00402" /><CodeLine lineNumber="402"><Highlight kind="normal">      FS.ends&#95;with(</Highlight><Highlight kind="stringliteral">&quot;-avx512f&quot;</Highlight><Highlight kind="normal">) ? FS.size() - 8 : FS.rfind(</Highlight><Highlight kind="stringliteral">&quot;-avx512f,&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00403" /><CodeLine lineNumber="403"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">size&#95;t</Highlight><Highlight kind="normal"> posEVEX512 = FS.rfind(</Highlight><Highlight kind="stringliteral">&quot;+evex512&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00404" /><CodeLine lineNumber="404"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">size&#95;t</Highlight><Highlight kind="normal"> posAVX512F = FS.rfind(</Highlight><Highlight kind="stringliteral">&quot;+avx512&quot;</Highlight><Highlight kind="normal">); </Highlight><Highlight kind="comment">// Any AVX512XXX will enable AVX512F.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00405" /><CodeLine lineNumber="405"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00406" /><CodeLine lineNumber="406"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (posAVX512F != <a href="/docs/api/classes/llvm/stringref/#ad0f54a163ac500b144590640c6f1eb6b">StringRef::npos</a> &amp;&amp;</Highlight></CodeLine>
<Link id="l00407" /><CodeLine lineNumber="407"><Highlight kind="normal">      (posNoAVX512F == <a href="/docs/api/classes/llvm/stringref/#ad0f54a163ac500b144590640c6f1eb6b">StringRef::npos</a> || posNoAVX512F &lt; posAVX512F))</Highlight></CodeLine>
<Link id="l00408" /><CodeLine lineNumber="408"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (posEVEX512 == <a href="/docs/api/classes/llvm/stringref/#ad0f54a163ac500b144590640c6f1eb6b">StringRef::npos</a> &amp;&amp; posNoEVEX512 == <a href="/docs/api/classes/llvm/stringref/#ad0f54a163ac500b144590640c6f1eb6b">StringRef::npos</a>)</Highlight></CodeLine>
<Link id="l00409" /><CodeLine lineNumber="409"><Highlight kind="normal">      ArchFS += </Highlight><Highlight kind="stringliteral">&quot;,+evex512&quot;</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00410" /><CodeLine lineNumber="410"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00411" /><CodeLine lineNumber="411"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> createX86MCSubtargetInfoImpl(TT, CPU, </Highlight><Highlight kind="comment">/&#42;TuneCPU&#42;/</Highlight><Highlight kind="normal"> CPU, ArchFS);</Highlight></CodeLine>
<Link id="l00412" /><CodeLine lineNumber="412"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00413" /><CodeLine lineNumber="413"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00414" /><CodeLine lineNumber="414" lineLink="#a3145e771acc8e2dbd487d3c33a61ca34"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcinstrinfo">MCInstrInfo</a> &#42;<a href="#a3145e771acc8e2dbd487d3c33a61ca34">createX86MCInstrInfo</a>() &#123;</Highlight></CodeLine>
<Link id="l00415" /><CodeLine lineNumber="415"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/mcinstrinfo">MCInstrInfo</a> &#42;<a href="/docs/api/files/lib/lib/tablegen/tablegenbackendskeleton-cpp/#ab60f28d7a141ac46ccc200176a1bca8b">X</a> = </Highlight><Highlight kind="keyword">new</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcinstrinfo">MCInstrInfo</a>();</Highlight></CodeLine>
<Link id="l00416" /><CodeLine lineNumber="416"><Highlight kind="normal">  InitX86MCInstrInfo(<a href="/docs/api/files/lib/lib/tablegen/tablegenbackendskeleton-cpp/#ab60f28d7a141ac46ccc200176a1bca8b">X</a>);</Highlight></CodeLine>
<Link id="l00417" /><CodeLine lineNumber="417"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/tablegen/tablegenbackendskeleton-cpp/#ab60f28d7a141ac46ccc200176a1bca8b">X</a>;</Highlight></CodeLine>
<Link id="l00418" /><CodeLine lineNumber="418"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00419" /><CodeLine lineNumber="419"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00420" /><CodeLine lineNumber="420" lineLink="#a4ca5ad26bd6f05539ea46021582c30ba"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcregisterinfo">MCRegisterInfo</a> &#42;<a href="#a4ca5ad26bd6f05539ea46021582c30ba">createX86MCRegisterInfo</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/triple">Triple</a> &amp;TT) &#123;</Highlight></CodeLine>
<Link id="l00421" /><CodeLine lineNumber="421"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/sioptimizeexecmaskingprera-cpp/#a3e47bdb3e296b00df96eff7896fa57bf">RA</a> = (TT.getArch() == <a href="/docs/api/classes/llvm/triple/#a547abd13f7a3c063aa72c8192a868154a13d8ce5e71051718a537277c6a594062">Triple::x86&#95;64</a>)</Highlight></CodeLine>
<Link id="l00422" /><CodeLine lineNumber="422"><Highlight kind="normal">                    ? X86::RIP  </Highlight><Highlight kind="comment">// Should have dwarf #16.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00423" /><CodeLine lineNumber="423"><Highlight kind="normal">                    : X86::EIP; </Highlight><Highlight kind="comment">// Should have dwarf #8.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00424" /><CodeLine lineNumber="424"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00425" /><CodeLine lineNumber="425"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/mcregisterinfo">MCRegisterInfo</a> &#42;<a href="/docs/api/files/lib/lib/tablegen/tablegenbackendskeleton-cpp/#ab60f28d7a141ac46ccc200176a1bca8b">X</a> = </Highlight><Highlight kind="keyword">new</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcregisterinfo">MCRegisterInfo</a>();</Highlight></CodeLine>
<Link id="l00426" /><CodeLine lineNumber="426"><Highlight kind="normal">  InitX86MCRegisterInfo(<a href="/docs/api/files/lib/lib/tablegen/tablegenbackendskeleton-cpp/#ab60f28d7a141ac46ccc200176a1bca8b">X</a>, <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/sioptimizeexecmaskingprera-cpp/#a3e47bdb3e296b00df96eff7896fa57bf">RA</a>, <a href="/docs/api/namespaces/llvm/x86-mc/#af79bf5c9f731c8f0d5f1995637adba47">X86&#95;MC::getDwarfRegFlavour</a>(TT, </Highlight><Highlight kind="keyword">false</Highlight><Highlight kind="normal">),</Highlight></CodeLine>
<Link id="l00427" /><CodeLine lineNumber="427"><Highlight kind="normal">                        <a href="/docs/api/namespaces/llvm/x86-mc/#af79bf5c9f731c8f0d5f1995637adba47">X86&#95;MC::getDwarfRegFlavour</a>(TT, </Highlight><Highlight kind="keyword">true</Highlight><Highlight kind="normal">), <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/sioptimizeexecmaskingprera-cpp/#a3e47bdb3e296b00df96eff7896fa57bf">RA</a>);</Highlight></CodeLine>
<Link id="l00428" /><CodeLine lineNumber="428"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/x86-mc/#a85bf92f849a9d2d11f112747b93cb2ae">X86&#95;MC::initLLVMToSEHAndCVRegMapping</a>(<a href="/docs/api/files/lib/lib/tablegen/tablegenbackendskeleton-cpp/#ab60f28d7a141ac46ccc200176a1bca8b">X</a>);</Highlight></CodeLine>
<Link id="l00429" /><CodeLine lineNumber="429"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/tablegen/tablegenbackendskeleton-cpp/#ab60f28d7a141ac46ccc200176a1bca8b">X</a>;</Highlight></CodeLine>
<Link id="l00430" /><CodeLine lineNumber="430"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00431" /><CodeLine lineNumber="431"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00432" /><CodeLine lineNumber="432" lineLink="#aeafb06413605da840d52ad76655540e8"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcasminfo">MCAsmInfo</a> &#42;<a href="#aeafb06413605da840d52ad76655540e8">createX86MCAsmInfo</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcregisterinfo">MCRegisterInfo</a> &amp;<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64advsimdscalarpass-cpp/#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</Highlight></CodeLine>
<Link id="l00433" /><CodeLine lineNumber="433"><Highlight kind="normal">                                     </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/triple">Triple</a> &amp;TheTriple,</Highlight></CodeLine>
<Link id="l00434" /><CodeLine lineNumber="434"><Highlight kind="normal">                                     </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mctargetoptions">MCTargetOptions</a> &amp;<a href="/docs/api/files/lib/lib/debuginfo/lib/debuginfo/logicalview/lib/debuginfo/logicalview/core/lvoptions-cpp/#ab4088b7a11f3cbc38ac16a6e9c72494e">Options</a>) &#123;</Highlight></CodeLine>
<Link id="l00435" /><CodeLine lineNumber="435"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/disassembler/x86disassembler-cpp/#a652270ec0bdb03b5a7f934524412aa7f">is64Bit</a> = TheTriple.<a href="/docs/api/classes/llvm/triple/#a5fc23559f17bbe5ff83ec0fed0a5fdcf">getArch</a>() == <a href="/docs/api/classes/llvm/triple/#a547abd13f7a3c063aa72c8192a868154a13d8ce5e71051718a537277c6a594062">Triple::x86&#95;64</a>;</Highlight></CodeLine>
<Link id="l00436" /><CodeLine lineNumber="436"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00437" /><CodeLine lineNumber="437"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/mcasminfo">MCAsmInfo</a> &#42;MAI;</Highlight></CodeLine>
<Link id="l00438" /><CodeLine lineNumber="438"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (TheTriple.<a href="/docs/api/classes/llvm/triple/#a444e46ff0a17a6c9480eb151bd42c9bc">isOSBinFormatMachO</a>()) &#123;</Highlight></CodeLine>
<Link id="l00439" /><CodeLine lineNumber="439"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/disassembler/x86disassembler-cpp/#a652270ec0bdb03b5a7f934524412aa7f">is64Bit</a>)</Highlight></CodeLine>
<Link id="l00440" /><CodeLine lineNumber="440"><Highlight kind="normal">      MAI = </Highlight><Highlight kind="keyword">new</Highlight><Highlight kind="normal"> <a href="/docs/api/structs/llvm/x86-64mcasminfodarwin">X86&#95;64MCAsmInfoDarwin</a>(TheTriple);</Highlight></CodeLine>
<Link id="l00441" /><CodeLine lineNumber="441"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">else</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00442" /><CodeLine lineNumber="442"><Highlight kind="normal">      MAI = </Highlight><Highlight kind="keyword">new</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/x86mcasminfodarwin">X86MCAsmInfoDarwin</a>(TheTriple);</Highlight></CodeLine>
<Link id="l00443" /><CodeLine lineNumber="443"><Highlight kind="normal">  &#125; </Highlight><Highlight kind="keywordflow">else</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (TheTriple.<a href="/docs/api/classes/llvm/triple/#aea6d215256ae43bc9149bf41f2cc7694">isOSBinFormatELF</a>()) &#123;</Highlight></CodeLine>
<Link id="l00444" /><CodeLine lineNumber="444"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// Force the use of an ELF container.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00445" /><CodeLine lineNumber="445"><Highlight kind="normal">    MAI = </Highlight><Highlight kind="keyword">new</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/x86elfmcasminfo">X86ELFMCAsmInfo</a>(TheTriple);</Highlight></CodeLine>
<Link id="l00446" /><CodeLine lineNumber="446"><Highlight kind="normal">  &#125; </Highlight><Highlight kind="keywordflow">else</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (TheTriple.<a href="/docs/api/classes/llvm/triple/#aed5b9fcccfe88a419343c80064d44d74">isWindowsMSVCEnvironment</a>() ||</Highlight></CodeLine>
<Link id="l00447" /><CodeLine lineNumber="447"><Highlight kind="normal">             TheTriple.<a href="/docs/api/classes/llvm/triple/#a4aff54e7e4562b21d5762a6ca406f9f7">isWindowsCoreCLREnvironment</a>()) &#123;</Highlight></CodeLine>
<Link id="l00448" /><CodeLine lineNumber="448"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="/docs/api/files/lib/lib/debuginfo/lib/debuginfo/logicalview/lib/debuginfo/logicalview/core/lvoptions-cpp/#ab4088b7a11f3cbc38ac16a6e9c72494e">Options</a>.getAssemblyLanguage().equals&#95;insensitive(</Highlight><Highlight kind="stringliteral">&quot;masm&quot;</Highlight><Highlight kind="normal">))</Highlight></CodeLine>
<Link id="l00449" /><CodeLine lineNumber="449"><Highlight kind="normal">      MAI = </Highlight><Highlight kind="keyword">new</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/x86mcasminfomicrosoftmasm">X86MCAsmInfoMicrosoftMASM</a>(TheTriple);</Highlight></CodeLine>
<Link id="l00450" /><CodeLine lineNumber="450"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">else</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00451" /><CodeLine lineNumber="451"><Highlight kind="normal">      MAI = </Highlight><Highlight kind="keyword">new</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/x86mcasminfomicrosoft">X86MCAsmInfoMicrosoft</a>(TheTriple);</Highlight></CodeLine>
<Link id="l00452" /><CodeLine lineNumber="452"><Highlight kind="normal">  &#125; </Highlight><Highlight kind="keywordflow">else</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (TheTriple.<a href="/docs/api/classes/llvm/triple/#a145fccafbd4d3bb9ff459092d5a5616b">isOSCygMing</a>() ||</Highlight></CodeLine>
<Link id="l00453" /><CodeLine lineNumber="453"><Highlight kind="normal">             TheTriple.<a href="/docs/api/classes/llvm/triple/#afdd0d3d27ef11fd6ad21da63c3979d77">isWindowsItaniumEnvironment</a>()) &#123;</Highlight></CodeLine>
<Link id="l00454" /><CodeLine lineNumber="454"><Highlight kind="normal">    MAI = </Highlight><Highlight kind="keyword">new</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/x86mcasminfognucoff">X86MCAsmInfoGNUCOFF</a>(TheTriple);</Highlight></CodeLine>
<Link id="l00455" /><CodeLine lineNumber="455"><Highlight kind="normal">  &#125; </Highlight><Highlight kind="keywordflow">else</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (TheTriple.<a href="/docs/api/classes/llvm/triple/#a76b2f9ab09b41fed3ffeb43eda2533d8">isUEFI</a>()) &#123;</Highlight></CodeLine>
<Link id="l00456" /><CodeLine lineNumber="456"><Highlight kind="normal">    MAI = </Highlight><Highlight kind="keyword">new</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/x86mcasminfognucoff">X86MCAsmInfoGNUCOFF</a>(TheTriple);</Highlight></CodeLine>
<Link id="l00457" /><CodeLine lineNumber="457"><Highlight kind="normal">  &#125; </Highlight><Highlight kind="keywordflow">else</Highlight><Highlight kind="normal"> &#123;</Highlight></CodeLine>
<Link id="l00458" /><CodeLine lineNumber="458"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// The default is ELF.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00459" /><CodeLine lineNumber="459"><Highlight kind="normal">    MAI = </Highlight><Highlight kind="keyword">new</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/x86elfmcasminfo">X86ELFMCAsmInfo</a>(TheTriple);</Highlight></CodeLine>
<Link id="l00460" /><CodeLine lineNumber="460"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00461" /><CodeLine lineNumber="461"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00462" /><CodeLine lineNumber="462"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Initialize initial frame state.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00463" /><CodeLine lineNumber="463"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Calculate amount of bytes used for return address storing</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00464" /><CodeLine lineNumber="464"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">int</Highlight><Highlight kind="normal"> stackGrowth = <a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/disassembler/x86disassembler-cpp/#a652270ec0bdb03b5a7f934524412aa7f">is64Bit</a> ? -8 : -4;</Highlight></CodeLine>
<Link id="l00465" /><CodeLine lineNumber="465"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00466" /><CodeLine lineNumber="466"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Initial state of the frame pointer is esp+stackGrowth.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00467" /><CodeLine lineNumber="467"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> StackPtr = <a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/disassembler/x86disassembler-cpp/#a652270ec0bdb03b5a7f934524412aa7f">is64Bit</a> ? X86::RSP : X86::ESP;</Highlight></CodeLine>
<Link id="l00468" /><CodeLine lineNumber="468"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/mccfiinstruction">MCCFIInstruction</a> Inst = <a href="/docs/api/classes/llvm/mccfiinstruction/#a64fe578753bb594671a8e440e32a2b95">MCCFIInstruction::cfiDefCfa</a>(</Highlight></CodeLine>
<Link id="l00469" /><CodeLine lineNumber="469"><Highlight kind="normal">      </Highlight><Highlight kind="keyword">nullptr</Highlight><Highlight kind="normal">, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64advsimdscalarpass-cpp/#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getDwarfRegNum(StackPtr, </Highlight><Highlight kind="keyword">true</Highlight><Highlight kind="normal">), -stackGrowth);</Highlight></CodeLine>
<Link id="l00470" /><CodeLine lineNumber="470"><Highlight kind="normal">  MAI-&gt;<a href="/docs/api/classes/llvm/mcasminfo/#a0456a5b5fb7d2743d6852e8bba806c7d">addInitialFrameState</a>(Inst);</Highlight></CodeLine>
<Link id="l00471" /><CodeLine lineNumber="471"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00472" /><CodeLine lineNumber="472"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Add return address to move list</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00473" /><CodeLine lineNumber="473"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> InstPtr = <a href="/docs/api/files/lib/lib/target/lib/target/x86/lib/target/x86/disassembler/x86disassembler-cpp/#a652270ec0bdb03b5a7f934524412aa7f">is64Bit</a> ? X86::RIP : X86::EIP;</Highlight></CodeLine>
<Link id="l00474" /><CodeLine lineNumber="474"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/mccfiinstruction">MCCFIInstruction</a> Inst2 = <a href="/docs/api/classes/llvm/mccfiinstruction/#a6a60a82f8cb445e9e7029e38733b2d30">MCCFIInstruction::createOffset</a>(</Highlight></CodeLine>
<Link id="l00475" /><CodeLine lineNumber="475"><Highlight kind="normal">      </Highlight><Highlight kind="keyword">nullptr</Highlight><Highlight kind="normal">, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64advsimdscalarpass-cpp/#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getDwarfRegNum(InstPtr, </Highlight><Highlight kind="keyword">true</Highlight><Highlight kind="normal">), stackGrowth);</Highlight></CodeLine>
<Link id="l00476" /><CodeLine lineNumber="476"><Highlight kind="normal">  MAI-&gt;<a href="/docs/api/classes/llvm/mcasminfo/#a0456a5b5fb7d2743d6852e8bba806c7d">addInitialFrameState</a>(Inst2);</Highlight></CodeLine>
<Link id="l00477" /><CodeLine lineNumber="477"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00478" /><CodeLine lineNumber="478"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> MAI;</Highlight></CodeLine>
<Link id="l00479" /><CodeLine lineNumber="479"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00480" /><CodeLine lineNumber="480"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00481" /><CodeLine lineNumber="481" lineLink="#a743aaa870c3bc81624c898a533a91e52"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcinstprinter">MCInstPrinter</a> &#42;<a href="#a743aaa870c3bc81624c898a533a91e52">createX86MCInstPrinter</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/triple">Triple</a> &amp;<a href="/docs/api/files/lib/lib/target/lib/target/mips/mips16isellowering-cpp/#a0acb682b8260ab1c60b918599864e2e5">T</a>,</Highlight></CodeLine>
<Link id="l00482" /><CodeLine lineNumber="482"><Highlight kind="normal">                                             </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> SyntaxVariant,</Highlight></CodeLine>
<Link id="l00483" /><CodeLine lineNumber="483"><Highlight kind="normal">                                             </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcasminfo">MCAsmInfo</a> &amp;MAI,</Highlight></CodeLine>
<Link id="l00484" /><CodeLine lineNumber="484"><Highlight kind="normal">                                             </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcinstrinfo">MCInstrInfo</a> &amp;MII,</Highlight></CodeLine>
<Link id="l00485" /><CodeLine lineNumber="485"><Highlight kind="normal">                                             </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcregisterinfo">MCRegisterInfo</a> &amp;<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64advsimdscalarpass-cpp/#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) &#123;</Highlight></CodeLine>
<Link id="l00486" /><CodeLine lineNumber="486"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (SyntaxVariant == 0)</Highlight></CodeLine>
<Link id="l00487" /><CodeLine lineNumber="487"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">new</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/x86attinstprinter">X86ATTInstPrinter</a>(MAI, MII, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64advsimdscalarpass-cpp/#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</Highlight></CodeLine>
<Link id="l00488" /><CodeLine lineNumber="488"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (SyntaxVariant == 1)</Highlight></CodeLine>
<Link id="l00489" /><CodeLine lineNumber="489"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">new</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/x86intelinstprinter">X86IntelInstPrinter</a>(MAI, MII, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64advsimdscalarpass-cpp/#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</Highlight></CodeLine>
<Link id="l00490" /><CodeLine lineNumber="490"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">nullptr</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00491" /><CodeLine lineNumber="491"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00492" /><CodeLine lineNumber="492"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00493" /><CodeLine lineNumber="493" lineLink="#a2337d60522c6ce5a782ef0134cbe60ad"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcrelocationinfo">MCRelocationInfo</a> &#42;<a href="#a2337d60522c6ce5a782ef0134cbe60ad">createX86MCRelocationInfo</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/triple">Triple</a> &amp;TheTriple,</Highlight></CodeLine>
<Link id="l00494" /><CodeLine lineNumber="494"><Highlight kind="normal">                                                   <a href="/docs/api/classes/llvm/mccontext">MCContext</a> &amp;Ctx) &#123;</Highlight></CodeLine>
<Link id="l00495" /><CodeLine lineNumber="495"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Default to the stock relocation info.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00496" /><CodeLine lineNumber="496"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/#a657175eb945f907a0a871a07f18f26aa">llvm::createMCRelocationInfo</a>(TheTriple, Ctx);</Highlight></CodeLine>
<Link id="l00497" /><CodeLine lineNumber="497"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00498" /><CodeLine lineNumber="498"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00499" /><CodeLine lineNumber="499"><Highlight kind="normal"></Highlight><Highlight kind="keyword">namespace </Highlight><Highlight kind="normal"><a href="/docs/api/namespaces/llvm">llvm</a> &#123;</Highlight></CodeLine>
<Link id="l00500" /><CodeLine lineNumber="500" lineLink="/docs/api/namespaces/llvm/x86-mc"><Highlight kind="normal"></Highlight><Highlight kind="keyword">namespace </Highlight><Highlight kind="normal"><a href="/docs/api/namespaces/llvm/x86-mc">X86&#95;MC</a> &#123;</Highlight></CodeLine>
<Link id="l00501" /><CodeLine lineNumber="501"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00502" /><CodeLine lineNumber="502" lineLink="/docs/api/classes/llvm/x86-mc/x86mcinstranalysis"><Highlight kind="normal"></Highlight><Highlight kind="keyword">class </Highlight><Highlight kind="normal">X86MCInstrAnalysis : </Highlight><Highlight kind="keyword">public</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcinstranalysis/#ad3b05756e9ba8f98ac91be359f4ea275">MCInstrAnalysis</a> &#123;</Highlight></CodeLine>
<Link id="l00503" /><CodeLine lineNumber="503"><Highlight kind="normal">  X86MCInstrAnalysis(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> X86MCInstrAnalysis &amp;) = </Highlight><Highlight kind="keyword">delete</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00504" /><CodeLine lineNumber="504"><Highlight kind="normal">  X86MCInstrAnalysis &amp;operator=(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> X86MCInstrAnalysis &amp;) = </Highlight><Highlight kind="keyword">delete</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00505" /><CodeLine lineNumber="505"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">virtual</Highlight><Highlight kind="normal"> ~X86MCInstrAnalysis() = </Highlight><Highlight kind="keywordflow">default</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00506" /><CodeLine lineNumber="506"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00507" /><CodeLine lineNumber="507"><Highlight kind="normal"></Highlight><Highlight kind="keyword">public</Highlight><Highlight kind="normal">:</Highlight></CodeLine>
<Link id="l00508" /><CodeLine lineNumber="508" lineLink="/docs/api/classes/llvm/x86-mc/x86mcinstranalysis/#a10153736946809e2cd1e1c33effee07b"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/x86-mc/x86mcinstranalysis/#a10153736946809e2cd1e1c33effee07b">X86MCInstrAnalysis</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcinstrinfo">MCInstrInfo</a> &#42;MCII) : <a href="/docs/api/classes/llvm/mcinstranalysis/#ad3b05756e9ba8f98ac91be359f4ea275">MCInstrAnalysis</a>(MCII) &#123;&#125;</Highlight></CodeLine>
<Link id="l00509" /><CodeLine lineNumber="509"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00510" /><CodeLine lineNumber="510" lineLink="#a8be6c326fbb836f91f3d9188b7726e3e"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#define GET&#95;STIPREDICATE&#95;DECLS&#95;FOR&#95;MC&#95;ANALYSIS</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00511" /><CodeLine lineNumber="511"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;X86GenSubtargetInfo.inc&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00512" /><CodeLine lineNumber="512"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00513" /><CodeLine lineNumber="513"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/x86-mc/x86mcinstranalysis/#ac6e094cc98c3bef1145702f8f233d0bf">clearsSuperRegisters</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcregisterinfo">MCRegisterInfo</a> &amp;<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64advsimdscalarpass-cpp/#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst,</Highlight></CodeLine>
<Link id="l00514" /><CodeLine lineNumber="514"><Highlight kind="normal">                            <a href="/docs/api/classes/llvm/apint">APInt</a> &amp;Mask) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00515" /><CodeLine lineNumber="515"><Highlight kind="normal">  std::vector&lt;std::pair&lt;uint64&#95;t, uint64&#95;t&gt;&gt;</Highlight></CodeLine>
<Link id="l00516" /><CodeLine lineNumber="516"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/x86-mc/x86mcinstranalysis/#ae48345ba0c30a521aab65eeb28949d8f">findPltEntries</a>(uint64&#95;t PltSectionVA, <a href="/docs/api/classes/llvm/arrayref">ArrayRef&lt;uint8&#95;t&gt;</a> PltContents,</Highlight></CodeLine>
<Link id="l00517" /><CodeLine lineNumber="517"><Highlight kind="normal">                 </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/triple">Triple</a> &amp;TargetTriple) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00518" /><CodeLine lineNumber="518"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00519" /><CodeLine lineNumber="519"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/x86-mc/x86mcinstranalysis/#a0a8c4d72c02218eb048aa7eb27af8074">evaluateBranch</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, uint64&#95;t Addr, uint64&#95;t <a href="/docs/api/files/lib/lib/analysis/inlineorder-cpp/#a7ee6f0cb51c3b9056199e9a0001fe8c3a6f6cb72d544962fa333e2e34ce64f719">Size</a>,</Highlight></CodeLine>
<Link id="l00520" /><CodeLine lineNumber="520"><Highlight kind="normal">                      uint64&#95;t &amp;<a href="/docs/api/classes/llvm/target">Target</a>) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00521" /><CodeLine lineNumber="521"><Highlight kind="normal">  std::optional&lt;uint64&#95;t&gt;</Highlight></CodeLine>
<Link id="l00522" /><CodeLine lineNumber="522"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/x86-mc/x86mcinstranalysis/#a1f1d390a3cd743e24f556b00c7afb432">evaluateMemoryOperandAddress</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcsubtargetinfo">MCSubtargetInfo</a> &#42;STI,</Highlight></CodeLine>
<Link id="l00523" /><CodeLine lineNumber="523"><Highlight kind="normal">                               uint64&#95;t Addr, uint64&#95;t <a href="/docs/api/files/lib/lib/analysis/inlineorder-cpp/#a7ee6f0cb51c3b9056199e9a0001fe8c3a6f6cb72d544962fa333e2e34ce64f719">Size</a>) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00524" /><CodeLine lineNumber="524"><Highlight kind="normal">  std::optional&lt;uint64&#95;t&gt;</Highlight></CodeLine>
<Link id="l00525" /><CodeLine lineNumber="525"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/x86-mc/x86mcinstranalysis/#a32469aadc2b1ab4993d6656074d0fa91">getMemoryOperandRelocationOffset</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst,</Highlight></CodeLine>
<Link id="l00526" /><CodeLine lineNumber="526"><Highlight kind="normal">                                   uint64&#95;t <a href="/docs/api/files/lib/lib/analysis/inlineorder-cpp/#a7ee6f0cb51c3b9056199e9a0001fe8c3a6f6cb72d544962fa333e2e34ce64f719">Size</a>) </Highlight><Highlight kind="keyword">const override</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00527" /><CodeLine lineNumber="527"><Highlight kind="normal">&#125;;</Highlight></CodeLine>
<Link id="l00528" /><CodeLine lineNumber="528"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00529" /><CodeLine lineNumber="529" lineLink="#aeda10ba833a6df4de2426e168322519d"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#define GET&#95;STIPREDICATE&#95;DEFS&#95;FOR&#95;MC&#95;ANALYSIS</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00530" /><CodeLine lineNumber="530"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;X86GenSubtargetInfo.inc&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00531" /><CodeLine lineNumber="531"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00532" /><CodeLine lineNumber="532" lineLink="/docs/api/classes/llvm/x86-mc/x86mcinstranalysis/#ac6e094cc98c3bef1145702f8f233d0bf"><Highlight kind="normal"></Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/x86-mc/x86mcinstranalysis/#ac6e094cc98c3bef1145702f8f233d0bf">X86MCInstrAnalysis::clearsSuperRegisters</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcregisterinfo">MCRegisterInfo</a> &amp;<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64advsimdscalarpass-cpp/#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</Highlight></CodeLine>
<Link id="l00533" /><CodeLine lineNumber="533"><Highlight kind="normal">                                              </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst,</Highlight></CodeLine>
<Link id="l00534" /><CodeLine lineNumber="534"><Highlight kind="normal">                                              <a href="/docs/api/classes/llvm/apint">APInt</a> &amp;Mask)</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l00535" /><CodeLine lineNumber="535"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcinstrdesc">MCInstrDesc</a> &amp;<a href="/docs/api/namespaces/llvm/#a4de98a9acffcef5bb4b31862cb8c72ac">Desc</a> = <a href="/docs/api/classes/llvm/mcinstranalysis/#ad26d74f7a49154af0b73be4e105d361b">Info</a>-&gt;get(Inst.<a href="/docs/api/classes/llvm/mcinst/#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>());</Highlight></CodeLine>
<Link id="l00536" /><CodeLine lineNumber="536"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> NumDefs = <a href="/docs/api/namespaces/llvm/#a4de98a9acffcef5bb4b31862cb8c72ac">Desc</a>.getNumDefs();</Highlight></CodeLine>
<Link id="l00537" /><CodeLine lineNumber="537"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> NumImplicitDefs = <a href="/docs/api/namespaces/llvm/#a4de98a9acffcef5bb4b31862cb8c72ac">Desc</a>.implicit&#95;defs().size();</Highlight></CodeLine>
<Link id="l00538" /><CodeLine lineNumber="538"><Highlight kind="normal">  <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Mask.getBitWidth() == NumDefs + NumImplicitDefs &amp;&amp;</Highlight></CodeLine>
<Link id="l00539" /><CodeLine lineNumber="539"><Highlight kind="normal">         </Highlight><Highlight kind="stringliteral">&quot;Unexpected number of bits in the mask!&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00540" /><CodeLine lineNumber="540"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00541" /><CodeLine lineNumber="541"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> HasVEX = (<a href="/docs/api/namespaces/llvm/#a4de98a9acffcef5bb4b31862cb8c72ac">Desc</a>.TSFlags &amp; <a href="/docs/api/namespaces/llvm/x86ii/#a74027296f130de8cbbe7bc543dc4285ead5bbb0f8b7dfd268d7ca01219b5ec3aa">X86II::EncodingMask</a>) == <a href="/docs/api/namespaces/llvm/x86ii/#a74027296f130de8cbbe7bc543dc4285ea6702853ec24d45d810d71e321eb9e256">X86II::VEX</a>;</Highlight></CodeLine>
<Link id="l00542" /><CodeLine lineNumber="542"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> HasEVEX = (<a href="/docs/api/namespaces/llvm/#a4de98a9acffcef5bb4b31862cb8c72ac">Desc</a>.TSFlags &amp; <a href="/docs/api/namespaces/llvm/x86ii/#a74027296f130de8cbbe7bc543dc4285ead5bbb0f8b7dfd268d7ca01219b5ec3aa">X86II::EncodingMask</a>) == <a href="/docs/api/namespaces/llvm/x86ii/#a74027296f130de8cbbe7bc543dc4285ea1224cf85d21a6023de72b90c2f225241">X86II::EVEX</a>;</Highlight></CodeLine>
<Link id="l00543" /><CodeLine lineNumber="543"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> HasXOP = (<a href="/docs/api/namespaces/llvm/#a4de98a9acffcef5bb4b31862cb8c72ac">Desc</a>.TSFlags &amp; <a href="/docs/api/namespaces/llvm/x86ii/#a74027296f130de8cbbe7bc543dc4285ead5bbb0f8b7dfd268d7ca01219b5ec3aa">X86II::EncodingMask</a>) == <a href="/docs/api/namespaces/llvm/x86ii/#a74027296f130de8cbbe7bc543dc4285ea6bfb2e744793a1d413a8890afedb2503">X86II::XOP</a>;</Highlight></CodeLine>
<Link id="l00544" /><CodeLine lineNumber="544"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00545" /><CodeLine lineNumber="545"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcregisterclass">MCRegisterClass</a> &amp;GR32RC = <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64advsimdscalarpass-cpp/#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getRegClass(X86::GR32RegClassID);</Highlight></CodeLine>
<Link id="l00546" /><CodeLine lineNumber="546"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcregisterclass">MCRegisterClass</a> &amp;VR128XRC = <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64advsimdscalarpass-cpp/#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getRegClass(X86::VR128XRegClassID);</Highlight></CodeLine>
<Link id="l00547" /><CodeLine lineNumber="547"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcregisterclass">MCRegisterClass</a> &amp;VR256XRC = <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64advsimdscalarpass-cpp/#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getRegClass(X86::VR256XRegClassID);</Highlight></CodeLine>
<Link id="l00548" /><CodeLine lineNumber="548"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00549" /><CodeLine lineNumber="549"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">auto</Highlight><Highlight kind="normal"> ClearsSuperReg = &#91;=&#93;(</Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> RegID) &#123;</Highlight></CodeLine>
<Link id="l00550" /><CodeLine lineNumber="550"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// On X86-64, a general purpose integer register is viewed as a 64-bit</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00551" /><CodeLine lineNumber="551"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// register internal to the processor.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00552" /><CodeLine lineNumber="552"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// An update to the lower 32 bits of a 64 bit integer register is</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00553" /><CodeLine lineNumber="553"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// architecturally defined to zero extend the upper 32 bits.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00554" /><CodeLine lineNumber="554"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (GR32RC.<a href="/docs/api/classes/llvm/mcregisterclass/#ad183dc79953e350b769b1dcfda4f0f1c">contains</a>(RegID))</Highlight></CodeLine>
<Link id="l00555" /><CodeLine lineNumber="555"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">true</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00556" /><CodeLine lineNumber="556"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00557" /><CodeLine lineNumber="557"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// Early exit if this instruction has no vex/evex/xop prefix.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00558" /><CodeLine lineNumber="558"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (!HasEVEX &amp;&amp; !HasVEX &amp;&amp; !HasXOP)</Highlight></CodeLine>
<Link id="l00559" /><CodeLine lineNumber="559"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">false</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00560" /><CodeLine lineNumber="560"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00561" /><CodeLine lineNumber="561"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// All VEX and EVEX encoded instructions are defined to zero the high bits</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00562" /><CodeLine lineNumber="562"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// of the destination register up to VLMAX (i.e. the maximum vector register</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00563" /><CodeLine lineNumber="563"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// width pertaining to the instruction).</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00564" /><CodeLine lineNumber="564"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// We assume the same behavior for XOP instructions too.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00565" /><CodeLine lineNumber="565"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> VR128XRC.<a href="/docs/api/classes/llvm/mcregisterclass/#ad183dc79953e350b769b1dcfda4f0f1c">contains</a>(RegID) || VR256XRC.<a href="/docs/api/classes/llvm/mcregisterclass/#ad183dc79953e350b769b1dcfda4f0f1c">contains</a>(RegID);</Highlight></CodeLine>
<Link id="l00566" /><CodeLine lineNumber="566"><Highlight kind="normal">  &#125;;</Highlight></CodeLine>
<Link id="l00567" /><CodeLine lineNumber="567"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00568" /><CodeLine lineNumber="568"><Highlight kind="normal">  Mask.clearAllBits();</Highlight></CodeLine>
<Link id="l00569" /><CodeLine lineNumber="569"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">for</Highlight><Highlight kind="normal"> (</Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/support/md5-cpp/#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 0, E = NumDefs; <a href="/docs/api/files/lib/lib/support/md5-cpp/#ac0eafdc9ee161b71e7af98af736952fd">I</a> &lt; E; ++<a href="/docs/api/files/lib/lib/support/md5-cpp/#ac0eafdc9ee161b71e7af98af736952fd">I</a>) &#123;</Highlight></CodeLine>
<Link id="l00570" /><CodeLine lineNumber="570"><Highlight kind="normal">    </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcoperand">MCOperand</a> &amp;<a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a> = Inst.<a href="/docs/api/classes/llvm/mcinst/#aef5de3ac30fe221c5b4e702574ab46a9">getOperand</a>(<a href="/docs/api/files/lib/lib/support/md5-cpp/#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</Highlight></CodeLine>
<Link id="l00571" /><CodeLine lineNumber="571"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (ClearsSuperReg(<a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>.getReg()))</Highlight></CodeLine>
<Link id="l00572" /><CodeLine lineNumber="572"><Highlight kind="normal">      Mask.setBit(<a href="/docs/api/files/lib/lib/support/md5-cpp/#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</Highlight></CodeLine>
<Link id="l00573" /><CodeLine lineNumber="573"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00574" /><CodeLine lineNumber="574"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00575" /><CodeLine lineNumber="575"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">for</Highlight><Highlight kind="normal"> (</Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/support/md5-cpp/#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 0, E = NumImplicitDefs; <a href="/docs/api/files/lib/lib/support/md5-cpp/#ac0eafdc9ee161b71e7af98af736952fd">I</a> &lt; E; ++<a href="/docs/api/files/lib/lib/support/md5-cpp/#ac0eafdc9ee161b71e7af98af736952fd">I</a>) &#123;</Highlight></CodeLine>
<Link id="l00576" /><CodeLine lineNumber="576"><Highlight kind="normal">    </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a> Reg = <a href="/docs/api/namespaces/llvm/#a4de98a9acffcef5bb4b31862cb8c72ac">Desc</a>.implicit&#95;defs()&#91;<a href="/docs/api/files/lib/lib/support/md5-cpp/#ac0eafdc9ee161b71e7af98af736952fd">I</a>&#93;;</Highlight></CodeLine>
<Link id="l00577" /><CodeLine lineNumber="577"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (ClearsSuperReg(Reg))</Highlight></CodeLine>
<Link id="l00578" /><CodeLine lineNumber="578"><Highlight kind="normal">      Mask.setBit(NumDefs + <a href="/docs/api/files/lib/lib/support/md5-cpp/#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</Highlight></CodeLine>
<Link id="l00579" /><CodeLine lineNumber="579"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00580" /><CodeLine lineNumber="580"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00581" /><CodeLine lineNumber="581"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> Mask.getBoolValue();</Highlight></CodeLine>
<Link id="l00582" /><CodeLine lineNumber="582"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00583" /><CodeLine lineNumber="583"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00584" /><CodeLine lineNumber="584"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> std::vector&lt;std::pair&lt;uint64&#95;t, uint64&#95;t&gt;&gt;</Highlight></CodeLine>
<Link id="l00585" /><CodeLine lineNumber="585" lineLink="/docs/api/namespaces/llvm/x86-mc/#aa32860b6f507582db22346076bf5caa0"><Highlight kind="normal"><a href="/docs/api/namespaces/llvm/x86-mc/#aa32860b6f507582db22346076bf5caa0">findX86PltEntries</a>(uint64&#95;t PltSectionVA, <a href="/docs/api/classes/llvm/arrayref">ArrayRef&lt;uint8&#95;t&gt;</a> PltContents) &#123;</Highlight></CodeLine>
<Link id="l00586" /><CodeLine lineNumber="586"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Do a lightweight parsing of PLT entries.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00587" /><CodeLine lineNumber="587"><Highlight kind="normal">  std::vector&lt;std::pair&lt;uint64&#95;t, uint64&#95;t&gt;&gt; Result;</Highlight></CodeLine>
<Link id="l00588" /><CodeLine lineNumber="588"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">for</Highlight><Highlight kind="normal"> (uint64&#95;t Byte = 0, End = PltContents.<a href="/docs/api/classes/llvm/arrayref/#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>(); Byte + 6 &lt; End; ) &#123;</Highlight></CodeLine>
<Link id="l00589" /><CodeLine lineNumber="589"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// Recognize a jmp.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00590" /><CodeLine lineNumber="590"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (PltContents&#91;Byte&#93; == 255 &amp;&amp; PltContents&#91;Byte + 1&#93; == 0xa3) &#123;</Highlight></CodeLine>
<Link id="l00591" /><CodeLine lineNumber="591"><Highlight kind="normal">      </Highlight><Highlight kind="comment">// The jmp instruction at the beginning of each PLT entry jumps to the</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00592" /><CodeLine lineNumber="592"><Highlight kind="normal">      </Highlight><Highlight kind="comment">// address of the base of the .got.plt section plus the immediate.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00593" /><CodeLine lineNumber="593"><Highlight kind="normal">      </Highlight><Highlight kind="comment">// Set the 1 &lt;&lt; 32 bit to let ELFObjectFileBase::getPltEntries convert the</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00594" /><CodeLine lineNumber="594"><Highlight kind="normal">      </Highlight><Highlight kind="comment">// offset to an address. Imm may be a negative int32&#95;t if the GOT entry is</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00595" /><CodeLine lineNumber="595"><Highlight kind="normal">      </Highlight><Highlight kind="comment">// in .got.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00596" /><CodeLine lineNumber="596"><Highlight kind="normal">      uint32&#95;t Imm = <a href="/docs/api/namespaces/llvm/support/endian/#ae865d5defb8785b365f342375822beaa">support::endian::read32le</a>(PltContents.<a href="/docs/api/classes/llvm/arrayref/#adb9cab4abca6bf2855c882dcf79fb1cb">data</a>() + Byte + 2);</Highlight></CodeLine>
<Link id="l00597" /><CodeLine lineNumber="597"><Highlight kind="normal">      Result.emplace&#95;back(PltSectionVA + Byte, Imm | (uint64&#95;t(1) &lt;&lt; 32));</Highlight></CodeLine>
<Link id="l00598" /><CodeLine lineNumber="598"><Highlight kind="normal">      Byte += 6;</Highlight></CodeLine>
<Link id="l00599" /><CodeLine lineNumber="599"><Highlight kind="normal">    &#125; </Highlight><Highlight kind="keywordflow">else</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (PltContents&#91;Byte&#93; == 255 &amp;&amp; PltContents&#91;Byte + 1&#93; == 0x25) &#123;</Highlight></CodeLine>
<Link id="l00600" /><CodeLine lineNumber="600"><Highlight kind="normal">      </Highlight><Highlight kind="comment">// The jmp instruction at the beginning of each PLT entry jumps to the</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00601" /><CodeLine lineNumber="601"><Highlight kind="normal">      </Highlight><Highlight kind="comment">// immediate.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00602" /><CodeLine lineNumber="602"><Highlight kind="normal">      uint32&#95;t Imm = <a href="/docs/api/namespaces/llvm/support/endian/#ae865d5defb8785b365f342375822beaa">support::endian::read32le</a>(PltContents.<a href="/docs/api/classes/llvm/arrayref/#adb9cab4abca6bf2855c882dcf79fb1cb">data</a>() + Byte + 2);</Highlight></CodeLine>
<Link id="l00603" /><CodeLine lineNumber="603"><Highlight kind="normal">      Result.push&#95;back(std::make&#95;pair(PltSectionVA + Byte, Imm));</Highlight></CodeLine>
<Link id="l00604" /><CodeLine lineNumber="604"><Highlight kind="normal">      Byte += 6;</Highlight></CodeLine>
<Link id="l00605" /><CodeLine lineNumber="605"><Highlight kind="normal">    &#125; </Highlight><Highlight kind="keywordflow">else</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00606" /><CodeLine lineNumber="606"><Highlight kind="normal">      Byte++;</Highlight></CodeLine>
<Link id="l00607" /><CodeLine lineNumber="607"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00608" /><CodeLine lineNumber="608"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> Result;</Highlight></CodeLine>
<Link id="l00609" /><CodeLine lineNumber="609"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00610" /><CodeLine lineNumber="610"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00611" /><CodeLine lineNumber="611"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> std::vector&lt;std::pair&lt;uint64&#95;t, uint64&#95;t&gt;&gt;</Highlight></CodeLine>
<Link id="l00612" /><CodeLine lineNumber="612" lineLink="/docs/api/namespaces/llvm/x86-mc/#a9dc8dda7e6f1c6adc7eaaf755f6c27a5"><Highlight kind="normal"><a href="/docs/api/namespaces/llvm/x86-mc/#a9dc8dda7e6f1c6adc7eaaf755f6c27a5">findX86&#95;64PltEntries</a>(uint64&#95;t PltSectionVA, <a href="/docs/api/classes/llvm/arrayref">ArrayRef&lt;uint8&#95;t&gt;</a> PltContents) &#123;</Highlight></CodeLine>
<Link id="l00613" /><CodeLine lineNumber="613"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Do a lightweight parsing of PLT entries.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00614" /><CodeLine lineNumber="614"><Highlight kind="normal">  std::vector&lt;std::pair&lt;uint64&#95;t, uint64&#95;t&gt;&gt; Result;</Highlight></CodeLine>
<Link id="l00615" /><CodeLine lineNumber="615"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">for</Highlight><Highlight kind="normal"> (uint64&#95;t Byte = 0, End = PltContents.<a href="/docs/api/classes/llvm/arrayref/#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>(); Byte + 6 &lt; End; ) &#123;</Highlight></CodeLine>
<Link id="l00616" /><CodeLine lineNumber="616"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// Recognize a jmp.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00617" /><CodeLine lineNumber="617"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (PltContents&#91;Byte&#93; == 255 &amp;&amp; PltContents&#91;Byte + 1&#93; == 0x25) &#123;</Highlight></CodeLine>
<Link id="l00618" /><CodeLine lineNumber="618"><Highlight kind="normal">      </Highlight><Highlight kind="comment">// The jmp instruction at the beginning of each PLT entry jumps to the</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00619" /><CodeLine lineNumber="619"><Highlight kind="normal">      </Highlight><Highlight kind="comment">// address of the next instruction plus the immediate.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00620" /><CodeLine lineNumber="620"><Highlight kind="normal">      uint32&#95;t Imm = <a href="/docs/api/namespaces/llvm/support/endian/#ae865d5defb8785b365f342375822beaa">support::endian::read32le</a>(PltContents.<a href="/docs/api/classes/llvm/arrayref/#adb9cab4abca6bf2855c882dcf79fb1cb">data</a>() + Byte + 2);</Highlight></CodeLine>
<Link id="l00621" /><CodeLine lineNumber="621"><Highlight kind="normal">      Result.push&#95;back(</Highlight></CodeLine>
<Link id="l00622" /><CodeLine lineNumber="622"><Highlight kind="normal">          std::make&#95;pair(PltSectionVA + Byte, PltSectionVA + Byte + 6 + Imm));</Highlight></CodeLine>
<Link id="l00623" /><CodeLine lineNumber="623"><Highlight kind="normal">      Byte += 6;</Highlight></CodeLine>
<Link id="l00624" /><CodeLine lineNumber="624"><Highlight kind="normal">    &#125; </Highlight><Highlight kind="keywordflow">else</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00625" /><CodeLine lineNumber="625"><Highlight kind="normal">      Byte++;</Highlight></CodeLine>
<Link id="l00626" /><CodeLine lineNumber="626"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00627" /><CodeLine lineNumber="627"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> Result;</Highlight></CodeLine>
<Link id="l00628" /><CodeLine lineNumber="628"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00629" /><CodeLine lineNumber="629"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00630" /><CodeLine lineNumber="630"><Highlight kind="normal">std::vector&lt;std::pair&lt;uint64&#95;t, uint64&#95;t&gt;&gt;</Highlight></CodeLine>
<Link id="l00631" /><CodeLine lineNumber="631" lineLink="/docs/api/classes/llvm/x86-mc/x86mcinstranalysis/#ae48345ba0c30a521aab65eeb28949d8f"><Highlight kind="normal"><a href="/docs/api/classes/llvm/x86-mc/x86mcinstranalysis/#ae48345ba0c30a521aab65eeb28949d8f">X86MCInstrAnalysis::findPltEntries</a>(uint64&#95;t PltSectionVA,</Highlight></CodeLine>
<Link id="l00632" /><CodeLine lineNumber="632"><Highlight kind="normal">                                   <a href="/docs/api/classes/llvm/arrayref">ArrayRef&lt;uint8&#95;t&gt;</a> PltContents,</Highlight></CodeLine>
<Link id="l00633" /><CodeLine lineNumber="633"><Highlight kind="normal">                                   </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/triple">Triple</a> &amp;TargetTriple)</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l00634" /><CodeLine lineNumber="634"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">switch</Highlight><Highlight kind="normal"> (TargetTriple.<a href="/docs/api/classes/llvm/triple/#a5fc23559f17bbe5ff83ec0fed0a5fdcf">getArch</a>()) &#123;</Highlight></CodeLine>
<Link id="l00635" /><CodeLine lineNumber="635"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/triple/#a547abd13f7a3c063aa72c8192a868154a0eefa3e53db25b90828e42c64b138648">Triple::x86</a>:</Highlight></CodeLine>
<Link id="l00636" /><CodeLine lineNumber="636"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/x86-mc/#aa32860b6f507582db22346076bf5caa0">findX86PltEntries</a>(PltSectionVA, PltContents);</Highlight></CodeLine>
<Link id="l00637" /><CodeLine lineNumber="637"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/triple/#a547abd13f7a3c063aa72c8192a868154a13d8ce5e71051718a537277c6a594062">Triple::x86&#95;64</a>:</Highlight></CodeLine>
<Link id="l00638" /><CodeLine lineNumber="638"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/x86-mc/#a9dc8dda7e6f1c6adc7eaaf755f6c27a5">findX86&#95;64PltEntries</a>(PltSectionVA, PltContents);</Highlight></CodeLine>
<Link id="l00639" /><CodeLine lineNumber="639"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">default</Highlight><Highlight kind="normal">:</Highlight></CodeLine>
<Link id="l00640" /><CodeLine lineNumber="640"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> &#123;&#125;;</Highlight></CodeLine>
<Link id="l00641" /><CodeLine lineNumber="641"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00642" /><CodeLine lineNumber="642"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00643" /><CodeLine lineNumber="643"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00644" /><CodeLine lineNumber="644" lineLink="/docs/api/classes/llvm/x86-mc/x86mcinstranalysis/#a0a8c4d72c02218eb048aa7eb27af8074"><Highlight kind="normal"></Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/x86-mc/x86mcinstranalysis/#a0a8c4d72c02218eb048aa7eb27af8074">X86MCInstrAnalysis::evaluateBranch</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, uint64&#95;t Addr,</Highlight></CodeLine>
<Link id="l00645" /><CodeLine lineNumber="645"><Highlight kind="normal">                                        uint64&#95;t <a href="/docs/api/files/lib/lib/analysis/inlineorder-cpp/#a7ee6f0cb51c3b9056199e9a0001fe8c3a6f6cb72d544962fa333e2e34ce64f719">Size</a>, uint64&#95;t &amp;<a href="/docs/api/classes/llvm/mcinstranalysis/#aaec4eb5c2964764409c3ecc82bb90f57">Target</a>)</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l00646" /><CodeLine lineNumber="646"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (Inst.<a href="/docs/api/classes/llvm/mcinst/#a3c5c7109f398fdca515509e2284cd8c0">getNumOperands</a>() == 0 ||</Highlight></CodeLine>
<Link id="l00647" /><CodeLine lineNumber="647"><Highlight kind="normal">      <a href="/docs/api/classes/llvm/mcinstranalysis/#ad26d74f7a49154af0b73be4e105d361b">Info</a>-&gt;get(Inst.<a href="/docs/api/classes/llvm/mcinst/#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>()).operands()&#91;0&#93;.OperandType !=</Highlight></CodeLine>
<Link id="l00648" /><CodeLine lineNumber="648"><Highlight kind="normal">          <a href="/docs/api/namespaces/llvm/mcoi/#ad9dfed338ec3d47f30c593ee49cbf96da4ab8ff4de9da34b9b60f04a21860aec1">MCOI::OPERAND&#95;PCREL</a>)</Highlight></CodeLine>
<Link id="l00649" /><CodeLine lineNumber="649"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">false</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00650" /><CodeLine lineNumber="650"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/mcinstranalysis/#aaec4eb5c2964764409c3ecc82bb90f57">Target</a> = Addr + <a href="/docs/api/files/lib/lib/analysis/inlineorder-cpp/#a7ee6f0cb51c3b9056199e9a0001fe8c3a6f6cb72d544962fa333e2e34ce64f719">Size</a> + Inst.<a href="/docs/api/classes/llvm/mcinst/#aef5de3ac30fe221c5b4e702574ab46a9">getOperand</a>(0).<a href="/docs/api/classes/llvm/mcoperand/#a4509c43893edc940979f690c468664c1">getImm</a>();</Highlight></CodeLine>
<Link id="l00651" /><CodeLine lineNumber="651"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">true</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00652" /><CodeLine lineNumber="652"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00653" /><CodeLine lineNumber="653"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00654" /><CodeLine lineNumber="654" lineLink="/docs/api/classes/llvm/x86-mc/x86mcinstranalysis/#a1f1d390a3cd743e24f556b00c7afb432"><Highlight kind="normal">std::optional&lt;uint64&#95;t&gt; <a href="/docs/api/classes/llvm/x86-mc/x86mcinstranalysis/#a1f1d390a3cd743e24f556b00c7afb432">X86MCInstrAnalysis::evaluateMemoryOperandAddress</a>(</Highlight></CodeLine>
<Link id="l00655" /><CodeLine lineNumber="655"><Highlight kind="normal">    </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst, </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcsubtargetinfo">MCSubtargetInfo</a> &#42;STI, uint64&#95;t Addr,</Highlight></CodeLine>
<Link id="l00656" /><CodeLine lineNumber="656"><Highlight kind="normal">    uint64&#95;t <a href="/docs/api/files/lib/lib/analysis/inlineorder-cpp/#a7ee6f0cb51c3b9056199e9a0001fe8c3a6f6cb72d544962fa333e2e34ce64f719">Size</a>)</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l00657" /><CodeLine lineNumber="657"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcinstrdesc">MCInstrDesc</a> &amp;<a href="/docs/api/namespaces/llvm/mcid">MCID</a> = <a href="/docs/api/classes/llvm/mcinstranalysis/#ad26d74f7a49154af0b73be4e105d361b">Info</a>-&gt;get(Inst.<a href="/docs/api/classes/llvm/mcinst/#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>());</Highlight></CodeLine>
<Link id="l00658" /><CodeLine lineNumber="658"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">int</Highlight><Highlight kind="normal"> MemOpStart = <a href="/docs/api/namespaces/llvm/x86ii/#ad571a5a542b484586224d3a8df631646">X86II::getMemoryOperandNo</a>(<a href="/docs/api/namespaces/llvm/mcid">MCID</a>.TSFlags);</Highlight></CodeLine>
<Link id="l00659" /><CodeLine lineNumber="659"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (MemOpStart == -1)</Highlight></CodeLine>
<Link id="l00660" /><CodeLine lineNumber="660"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> std::nullopt;</Highlight></CodeLine>
<Link id="l00661" /><CodeLine lineNumber="661"><Highlight kind="normal">  MemOpStart += <a href="/docs/api/namespaces/llvm/x86ii/#af0baab1b1dfea49cbffeb8727aebd429">X86II::getOperandBias</a>(<a href="/docs/api/namespaces/llvm/mcid">MCID</a>);</Highlight></CodeLine>
<Link id="l00662" /><CodeLine lineNumber="662"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00663" /><CodeLine lineNumber="663"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcoperand">MCOperand</a> &amp;SegReg = Inst.<a href="/docs/api/classes/llvm/mcinst/#aef5de3ac30fe221c5b4e702574ab46a9">getOperand</a>(MemOpStart + <a href="/docs/api/namespaces/llvm/x86/#a2a5aec578e2e391e99e1705012752d84a8fed367c46e025e4269e9725a94391b6">X86::AddrSegmentReg</a>);</Highlight></CodeLine>
<Link id="l00664" /><CodeLine lineNumber="664"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcoperand">MCOperand</a> &amp;BaseReg = Inst.<a href="/docs/api/classes/llvm/mcinst/#aef5de3ac30fe221c5b4e702574ab46a9">getOperand</a>(MemOpStart + <a href="/docs/api/namespaces/llvm/x86/#a2a5aec578e2e391e99e1705012752d84a319f0e99a1ac9396659683d2638d4f45">X86::AddrBaseReg</a>);</Highlight></CodeLine>
<Link id="l00665" /><CodeLine lineNumber="665"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcoperand">MCOperand</a> &amp;IndexReg = Inst.<a href="/docs/api/classes/llvm/mcinst/#aef5de3ac30fe221c5b4e702574ab46a9">getOperand</a>(MemOpStart + <a href="/docs/api/namespaces/llvm/x86/#a2a5aec578e2e391e99e1705012752d84aba7ebe0e28a2c1c4c14343f549c01462">X86::AddrIndexReg</a>);</Highlight></CodeLine>
<Link id="l00666" /><CodeLine lineNumber="666"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcoperand">MCOperand</a> &amp;ScaleAmt = Inst.<a href="/docs/api/classes/llvm/mcinst/#aef5de3ac30fe221c5b4e702574ab46a9">getOperand</a>(MemOpStart + <a href="/docs/api/namespaces/llvm/x86/#a2a5aec578e2e391e99e1705012752d84a353f20f0404222671129b3d31f7ffc7b">X86::AddrScaleAmt</a>);</Highlight></CodeLine>
<Link id="l00667" /><CodeLine lineNumber="667"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcoperand">MCOperand</a> &amp;Disp = Inst.<a href="/docs/api/classes/llvm/mcinst/#aef5de3ac30fe221c5b4e702574ab46a9">getOperand</a>(MemOpStart + <a href="/docs/api/namespaces/llvm/x86/#a2a5aec578e2e391e99e1705012752d84a93474770cf1401679ba37e1833632e58">X86::AddrDisp</a>);</Highlight></CodeLine>
<Link id="l00668" /><CodeLine lineNumber="668"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (SegReg.<a href="/docs/api/classes/llvm/mcoperand/#a94abf618eb8001b802910ab872a7d1d9">getReg</a>() || IndexReg.<a href="/docs/api/classes/llvm/mcoperand/#a94abf618eb8001b802910ab872a7d1d9">getReg</a>() || ScaleAmt.<a href="/docs/api/classes/llvm/mcoperand/#a4509c43893edc940979f690c468664c1">getImm</a>() != 1 ||</Highlight></CodeLine>
<Link id="l00669" /><CodeLine lineNumber="669"><Highlight kind="normal">      !Disp.<a href="/docs/api/classes/llvm/mcoperand/#a5f639fdcd3fc673fcbdb47f2e88b2b41">isImm</a>())</Highlight></CodeLine>
<Link id="l00670" /><CodeLine lineNumber="670"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> std::nullopt;</Highlight></CodeLine>
<Link id="l00671" /><CodeLine lineNumber="671"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00672" /><CodeLine lineNumber="672"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// RIP-relative addressing.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00673" /><CodeLine lineNumber="673"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (BaseReg.<a href="/docs/api/classes/llvm/mcoperand/#a94abf618eb8001b802910ab872a7d1d9">getReg</a>() == X86::RIP)</Highlight></CodeLine>
<Link id="l00674" /><CodeLine lineNumber="674"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> Addr + <a href="/docs/api/files/lib/lib/analysis/inlineorder-cpp/#a7ee6f0cb51c3b9056199e9a0001fe8c3a6f6cb72d544962fa333e2e34ce64f719">Size</a> + Disp.<a href="/docs/api/classes/llvm/mcoperand/#a4509c43893edc940979f690c468664c1">getImm</a>();</Highlight></CodeLine>
<Link id="l00675" /><CodeLine lineNumber="675"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00676" /><CodeLine lineNumber="676"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> std::nullopt;</Highlight></CodeLine>
<Link id="l00677" /><CodeLine lineNumber="677"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00678" /><CodeLine lineNumber="678"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00679" /><CodeLine lineNumber="679"><Highlight kind="normal">std::optional&lt;uint64&#95;t&gt;</Highlight></CodeLine>
<Link id="l00680" /><CodeLine lineNumber="680" lineLink="/docs/api/classes/llvm/x86-mc/x86mcinstranalysis/#a32469aadc2b1ab4993d6656074d0fa91"><Highlight kind="normal"><a href="/docs/api/classes/llvm/x86-mc/x86mcinstranalysis/#a32469aadc2b1ab4993d6656074d0fa91">X86MCInstrAnalysis::getMemoryOperandRelocationOffset</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp;Inst,</Highlight></CodeLine>
<Link id="l00681" /><CodeLine lineNumber="681"><Highlight kind="normal">                                                     uint64&#95;t <a href="/docs/api/files/lib/lib/analysis/inlineorder-cpp/#a7ee6f0cb51c3b9056199e9a0001fe8c3a6f6cb72d544962fa333e2e34ce64f719">Size</a>)</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l00682" /><CodeLine lineNumber="682"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (Inst.<a href="/docs/api/classes/llvm/mcinst/#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>() != X86::LEA64r)</Highlight></CodeLine>
<Link id="l00683" /><CodeLine lineNumber="683"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> std::nullopt;</Highlight></CodeLine>
<Link id="l00684" /><CodeLine lineNumber="684"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcinstrdesc">MCInstrDesc</a> &amp;<a href="/docs/api/namespaces/llvm/mcid">MCID</a> = <a href="/docs/api/classes/llvm/mcinstranalysis/#ad26d74f7a49154af0b73be4e105d361b">Info</a>-&gt;get(Inst.<a href="/docs/api/classes/llvm/mcinst/#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>());</Highlight></CodeLine>
<Link id="l00685" /><CodeLine lineNumber="685"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">int</Highlight><Highlight kind="normal"> MemOpStart = <a href="/docs/api/namespaces/llvm/x86ii/#ad571a5a542b484586224d3a8df631646">X86II::getMemoryOperandNo</a>(<a href="/docs/api/namespaces/llvm/mcid">MCID</a>.TSFlags);</Highlight></CodeLine>
<Link id="l00686" /><CodeLine lineNumber="686"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (MemOpStart == -1)</Highlight></CodeLine>
<Link id="l00687" /><CodeLine lineNumber="687"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> std::nullopt;</Highlight></CodeLine>
<Link id="l00688" /><CodeLine lineNumber="688"><Highlight kind="normal">  MemOpStart += <a href="/docs/api/namespaces/llvm/x86ii/#af0baab1b1dfea49cbffeb8727aebd429">X86II::getOperandBias</a>(<a href="/docs/api/namespaces/llvm/mcid">MCID</a>);</Highlight></CodeLine>
<Link id="l00689" /><CodeLine lineNumber="689"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcoperand">MCOperand</a> &amp;SegReg = Inst.<a href="/docs/api/classes/llvm/mcinst/#aef5de3ac30fe221c5b4e702574ab46a9">getOperand</a>(MemOpStart + <a href="/docs/api/namespaces/llvm/x86/#a2a5aec578e2e391e99e1705012752d84a8fed367c46e025e4269e9725a94391b6">X86::AddrSegmentReg</a>);</Highlight></CodeLine>
<Link id="l00690" /><CodeLine lineNumber="690"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcoperand">MCOperand</a> &amp;BaseReg = Inst.<a href="/docs/api/classes/llvm/mcinst/#aef5de3ac30fe221c5b4e702574ab46a9">getOperand</a>(MemOpStart + <a href="/docs/api/namespaces/llvm/x86/#a2a5aec578e2e391e99e1705012752d84a319f0e99a1ac9396659683d2638d4f45">X86::AddrBaseReg</a>);</Highlight></CodeLine>
<Link id="l00691" /><CodeLine lineNumber="691"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcoperand">MCOperand</a> &amp;IndexReg = Inst.<a href="/docs/api/classes/llvm/mcinst/#aef5de3ac30fe221c5b4e702574ab46a9">getOperand</a>(MemOpStart + <a href="/docs/api/namespaces/llvm/x86/#a2a5aec578e2e391e99e1705012752d84aba7ebe0e28a2c1c4c14343f549c01462">X86::AddrIndexReg</a>);</Highlight></CodeLine>
<Link id="l00692" /><CodeLine lineNumber="692"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcoperand">MCOperand</a> &amp;ScaleAmt = Inst.<a href="/docs/api/classes/llvm/mcinst/#aef5de3ac30fe221c5b4e702574ab46a9">getOperand</a>(MemOpStart + <a href="/docs/api/namespaces/llvm/x86/#a2a5aec578e2e391e99e1705012752d84a353f20f0404222671129b3d31f7ffc7b">X86::AddrScaleAmt</a>);</Highlight></CodeLine>
<Link id="l00693" /><CodeLine lineNumber="693"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcoperand">MCOperand</a> &amp;Disp = Inst.<a href="/docs/api/classes/llvm/mcinst/#aef5de3ac30fe221c5b4e702574ab46a9">getOperand</a>(MemOpStart + <a href="/docs/api/namespaces/llvm/x86/#a2a5aec578e2e391e99e1705012752d84a93474770cf1401679ba37e1833632e58">X86::AddrDisp</a>);</Highlight></CodeLine>
<Link id="l00694" /><CodeLine lineNumber="694"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Must be a simple rip-relative address.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00695" /><CodeLine lineNumber="695"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (BaseReg.<a href="/docs/api/classes/llvm/mcoperand/#a94abf618eb8001b802910ab872a7d1d9">getReg</a>() != X86::RIP || SegReg.<a href="/docs/api/classes/llvm/mcoperand/#a94abf618eb8001b802910ab872a7d1d9">getReg</a>() || IndexReg.<a href="/docs/api/classes/llvm/mcoperand/#a94abf618eb8001b802910ab872a7d1d9">getReg</a>() ||</Highlight></CodeLine>
<Link id="l00696" /><CodeLine lineNumber="696"><Highlight kind="normal">      ScaleAmt.<a href="/docs/api/classes/llvm/mcoperand/#a4509c43893edc940979f690c468664c1">getImm</a>() != 1 || !Disp.<a href="/docs/api/classes/llvm/mcoperand/#a5f639fdcd3fc673fcbdb47f2e88b2b41">isImm</a>())</Highlight></CodeLine>
<Link id="l00697" /><CodeLine lineNumber="697"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> std::nullopt;</Highlight></CodeLine>
<Link id="l00698" /><CodeLine lineNumber="698"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// rip-relative ModR/M immediate is 32 bits.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00699" /><CodeLine lineNumber="699"><Highlight kind="normal">  <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a href="/docs/api/files/lib/lib/analysis/inlineorder-cpp/#a7ee6f0cb51c3b9056199e9a0001fe8c3a6f6cb72d544962fa333e2e34ce64f719">Size</a> &gt; 4 &amp;&amp; </Highlight><Highlight kind="stringliteral">&quot;invalid instruction size for rip-relative lea&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00700" /><CodeLine lineNumber="700"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/analysis/inlineorder-cpp/#a7ee6f0cb51c3b9056199e9a0001fe8c3a6f6cb72d544962fa333e2e34ce64f719">Size</a> - 4;</Highlight></CodeLine>
<Link id="l00701" /><CodeLine lineNumber="701"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00702" /><CodeLine lineNumber="702"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00703" /><CodeLine lineNumber="703"><Highlight kind="normal">&#125; </Highlight><Highlight kind="comment">// end of namespace X86&#95;MC</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00704" /><CodeLine lineNumber="704"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00705" /><CodeLine lineNumber="705"><Highlight kind="normal">&#125; </Highlight><Highlight kind="comment">// end of namespace llvm</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00706" /><CodeLine lineNumber="706"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00707" /><CodeLine lineNumber="707" lineLink="#a7440262314ad975a4aebc1db2926ed53"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcinstranalysis">MCInstrAnalysis</a> &#42;<a href="#a7440262314ad975a4aebc1db2926ed53">createX86MCInstrAnalysis</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcinstrinfo">MCInstrInfo</a> &#42;<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/cseinfo-cpp/#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>) &#123;</Highlight></CodeLine>
<Link id="l00708" /><CodeLine lineNumber="708"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">new</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/x86-mc/x86mcinstranalysis">X86&#95;MC::X86MCInstrAnalysis</a>(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/cseinfo-cpp/#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>);</Highlight></CodeLine>
<Link id="l00709" /><CodeLine lineNumber="709"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00710" /><CodeLine lineNumber="710"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00711" /><CodeLine lineNumber="711"><Highlight kind="normal"></Highlight><Highlight kind="comment">// Force static initialization.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00712" /><CodeLine lineNumber="712" lineLink="#ab1904658c919a9d143695cabebd68f53"><Highlight kind="normal"></Highlight><Highlight kind="keyword">extern</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="stringliteral">&quot;C&quot;</Highlight><Highlight kind="normal"> <a href="/docs/api/files/include/include/llvm/include/llvm/support/compiler-h/#a9a971b1d09709d73cab58157eaaf0637">LLVM&#95;C&#95;ABI</a> </Highlight><Highlight kind="keywordtype">void</Highlight><Highlight kind="normal"> <a href="#ab1904658c919a9d143695cabebd68f53">LLVMInitializeX86TargetMC</a>() &#123;</Highlight></CodeLine>
<Link id="l00713" /><CodeLine lineNumber="713"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">for</Highlight><Highlight kind="normal"> (<a href="/docs/api/classes/llvm/target">Target</a> &#42;<a href="/docs/api/files/lib/lib/target/lib/target/mips/mips16isellowering-cpp/#a0acb682b8260ab1c60b918599864e2e5">T</a> : &#123;&amp;<a href="/docs/api/namespaces/llvm/#a35832c1b6a34093b01da33c2501a22ed">getTheX86&#95;32Target</a>(), &amp;<a href="/docs/api/namespaces/llvm/#ae6431492d4966df0bafe4680216f76b7">getTheX86&#95;64Target</a>()&#125;) &#123;</Highlight></CodeLine>
<Link id="l00714" /><CodeLine lineNumber="714"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// Register the MC asm info.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00715" /><CodeLine lineNumber="715"><Highlight kind="normal">    <a href="/docs/api/structs/llvm/registermcasminfofn">RegisterMCAsmInfoFn</a> <a href="/docs/api/files/lib/lib/tablegen/tablegenbackendskeleton-cpp/#ab60f28d7a141ac46ccc200176a1bca8b">X</a>(&#42;<a href="/docs/api/files/lib/lib/target/lib/target/mips/mips16isellowering-cpp/#a0acb682b8260ab1c60b918599864e2e5">T</a>, <a href="#aeafb06413605da840d52ad76655540e8">createX86MCAsmInfo</a>);</Highlight></CodeLine>
<Link id="l00716" /><CodeLine lineNumber="716"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00717" /><CodeLine lineNumber="717"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// Register the MC instruction info.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00718" /><CodeLine lineNumber="718"><Highlight kind="normal">    <a href="/docs/api/structs/llvm/targetregistry/#abea956a9e4d1526501d68bee93470e53">TargetRegistry::RegisterMCInstrInfo</a>(&#42;<a href="/docs/api/files/lib/lib/target/lib/target/mips/mips16isellowering-cpp/#a0acb682b8260ab1c60b918599864e2e5">T</a>, <a href="#a3145e771acc8e2dbd487d3c33a61ca34">createX86MCInstrInfo</a>);</Highlight></CodeLine>
<Link id="l00719" /><CodeLine lineNumber="719"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00720" /><CodeLine lineNumber="720"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// Register the MC register info.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00721" /><CodeLine lineNumber="721"><Highlight kind="normal">    <a href="/docs/api/structs/llvm/targetregistry/#a0be8ffbacd90d86a1c1f27a032e2265e">TargetRegistry::RegisterMCRegInfo</a>(&#42;<a href="/docs/api/files/lib/lib/target/lib/target/mips/mips16isellowering-cpp/#a0acb682b8260ab1c60b918599864e2e5">T</a>, <a href="#a4ca5ad26bd6f05539ea46021582c30ba">createX86MCRegisterInfo</a>);</Highlight></CodeLine>
<Link id="l00722" /><CodeLine lineNumber="722"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00723" /><CodeLine lineNumber="723"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// Register the MC subtarget info.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00724" /><CodeLine lineNumber="724"><Highlight kind="normal">    <a href="/docs/api/structs/llvm/targetregistry/#a469331cb6070bffd3354391877547014">TargetRegistry::RegisterMCSubtargetInfo</a>(&#42;<a href="/docs/api/files/lib/lib/target/lib/target/mips/mips16isellowering-cpp/#a0acb682b8260ab1c60b918599864e2e5">T</a>,</Highlight></CodeLine>
<Link id="l00725" /><CodeLine lineNumber="725"><Highlight kind="normal">                                            <a href="/docs/api/namespaces/llvm/x86-mc/#ae5725b4767b5ffa093fcf5c21fc2bb27">X86&#95;MC::createX86MCSubtargetInfo</a>);</Highlight></CodeLine>
<Link id="l00726" /><CodeLine lineNumber="726"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00727" /><CodeLine lineNumber="727"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// Register the MC instruction analyzer.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00728" /><CodeLine lineNumber="728"><Highlight kind="normal">    <a href="/docs/api/structs/llvm/targetregistry/#a515b55c070d9124a373c062641765ed1">TargetRegistry::RegisterMCInstrAnalysis</a>(&#42;<a href="/docs/api/files/lib/lib/target/lib/target/mips/mips16isellowering-cpp/#a0acb682b8260ab1c60b918599864e2e5">T</a>, <a href="#a7440262314ad975a4aebc1db2926ed53">createX86MCInstrAnalysis</a>);</Highlight></CodeLine>
<Link id="l00729" /><CodeLine lineNumber="729"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00730" /><CodeLine lineNumber="730"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// Register the code emitter.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00731" /><CodeLine lineNumber="731"><Highlight kind="normal">    <a href="/docs/api/structs/llvm/targetregistry/#a2e06603b238d255bf8d182eaa9e18c7a">TargetRegistry::RegisterMCCodeEmitter</a>(&#42;<a href="/docs/api/files/lib/lib/target/lib/target/mips/mips16isellowering-cpp/#a0acb682b8260ab1c60b918599864e2e5">T</a>, <a href="/docs/api/namespaces/llvm/#a34ed0845f8ed3b20f6b9f70e9d103186">createX86MCCodeEmitter</a>);</Highlight></CodeLine>
<Link id="l00732" /><CodeLine lineNumber="732"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00733" /><CodeLine lineNumber="733"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// Register the obj target streamer.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00734" /><CodeLine lineNumber="734"><Highlight kind="normal">    <a href="/docs/api/structs/llvm/targetregistry/#a4fb8d8db91a731340d7ce8dd79af8a70">TargetRegistry::RegisterObjectTargetStreamer</a>(&#42;<a href="/docs/api/files/lib/lib/target/lib/target/mips/mips16isellowering-cpp/#a0acb682b8260ab1c60b918599864e2e5">T</a>,</Highlight></CodeLine>
<Link id="l00735" /><CodeLine lineNumber="735"><Highlight kind="normal">                                                 <a href="/docs/api/namespaces/llvm/#a156c0ad16b9a22a06c6502f59f207f2a">createX86ObjectTargetStreamer</a>);</Highlight></CodeLine>
<Link id="l00736" /><CodeLine lineNumber="736"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00737" /><CodeLine lineNumber="737"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// Register the asm target streamer.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00738" /><CodeLine lineNumber="738"><Highlight kind="normal">    <a href="/docs/api/structs/llvm/targetregistry/#af5d003503498e90bccf7a5d1626e9af6">TargetRegistry::RegisterAsmTargetStreamer</a>(&#42;<a href="/docs/api/files/lib/lib/target/lib/target/mips/mips16isellowering-cpp/#a0acb682b8260ab1c60b918599864e2e5">T</a>, <a href="/docs/api/namespaces/llvm/#a335f663d03f266ad46cbdffbfda7b7f3">createX86AsmTargetStreamer</a>);</Highlight></CodeLine>
<Link id="l00739" /><CodeLine lineNumber="739"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00740" /><CodeLine lineNumber="740"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// Register the null streamer.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00741" /><CodeLine lineNumber="741"><Highlight kind="normal">    <a href="/docs/api/structs/llvm/targetregistry/#a7829ce3a27ad6098c5997b933c8a42f9">TargetRegistry::RegisterNullTargetStreamer</a>(&#42;<a href="/docs/api/files/lib/lib/target/lib/target/mips/mips16isellowering-cpp/#a0acb682b8260ab1c60b918599864e2e5">T</a>, <a href="/docs/api/namespaces/llvm/#aeeade1435455eabbd71f569a689f2674">createX86NullTargetStreamer</a>);</Highlight></CodeLine>
<Link id="l00742" /><CodeLine lineNumber="742"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00743" /><CodeLine lineNumber="743"><Highlight kind="normal">    <a href="/docs/api/structs/llvm/targetregistry/#aade8ca8e50ff109c69a5953007ed18d7">TargetRegistry::RegisterCOFFStreamer</a>(&#42;<a href="/docs/api/files/lib/lib/target/lib/target/mips/mips16isellowering-cpp/#a0acb682b8260ab1c60b918599864e2e5">T</a>, <a href="/docs/api/namespaces/llvm/#aa5ceab8771f096885bcd95618d1c02f0">createX86WinCOFFStreamer</a>);</Highlight></CodeLine>
<Link id="l00744" /><CodeLine lineNumber="744"><Highlight kind="normal">    <a href="/docs/api/structs/llvm/targetregistry/#a73452a801e9e22c8eac961cc7b598fe3">TargetRegistry::RegisterELFStreamer</a>(&#42;<a href="/docs/api/files/lib/lib/target/lib/target/mips/mips16isellowering-cpp/#a0acb682b8260ab1c60b918599864e2e5">T</a>, <a href="/docs/api/namespaces/llvm/#a83dca12dbfa5a951d5e2e3fea7f5fc7f">createX86ELFStreamer</a>);</Highlight></CodeLine>
<Link id="l00745" /><CodeLine lineNumber="745"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00746" /><CodeLine lineNumber="746"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// Register the MCInstPrinter.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00747" /><CodeLine lineNumber="747"><Highlight kind="normal">    <a href="/docs/api/structs/llvm/targetregistry/#aabd8e913cb341182f1ef8c24c25e50ad">TargetRegistry::RegisterMCInstPrinter</a>(&#42;<a href="/docs/api/files/lib/lib/target/lib/target/mips/mips16isellowering-cpp/#a0acb682b8260ab1c60b918599864e2e5">T</a>, <a href="#a743aaa870c3bc81624c898a533a91e52">createX86MCInstPrinter</a>);</Highlight></CodeLine>
<Link id="l00748" /><CodeLine lineNumber="748"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00749" /><CodeLine lineNumber="749"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// Register the MC relocation info.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00750" /><CodeLine lineNumber="750"><Highlight kind="normal">    <a href="/docs/api/structs/llvm/targetregistry/#afaad35464035e4f3cce37074ecb9698e">TargetRegistry::RegisterMCRelocationInfo</a>(&#42;<a href="/docs/api/files/lib/lib/target/lib/target/mips/mips16isellowering-cpp/#a0acb682b8260ab1c60b918599864e2e5">T</a>, <a href="#a2337d60522c6ce5a782ef0134cbe60ad">createX86MCRelocationInfo</a>);</Highlight></CodeLine>
<Link id="l00751" /><CodeLine lineNumber="751"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00752" /><CodeLine lineNumber="752"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00753" /><CodeLine lineNumber="753"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Register the asm backend.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00754" /><CodeLine lineNumber="754"><Highlight kind="normal">  <a href="/docs/api/structs/llvm/targetregistry/#a158db359a78dc87d4f7b2e96585b78ae">TargetRegistry::RegisterMCAsmBackend</a>(<a href="/docs/api/namespaces/llvm/#a35832c1b6a34093b01da33c2501a22ed">getTheX86&#95;32Target</a>(),</Highlight></CodeLine>
<Link id="l00755" /><CodeLine lineNumber="755"><Highlight kind="normal">                                       <a href="/docs/api/namespaces/llvm/#ae35ef2e57b2c31572d967cb78484ffaa">createX86&#95;32AsmBackend</a>);</Highlight></CodeLine>
<Link id="l00756" /><CodeLine lineNumber="756"><Highlight kind="normal">  <a href="/docs/api/structs/llvm/targetregistry/#a158db359a78dc87d4f7b2e96585b78ae">TargetRegistry::RegisterMCAsmBackend</a>(<a href="/docs/api/namespaces/llvm/#ae6431492d4966df0bafe4680216f76b7">getTheX86&#95;64Target</a>(),</Highlight></CodeLine>
<Link id="l00757" /><CodeLine lineNumber="757"><Highlight kind="normal">                                       <a href="/docs/api/namespaces/llvm/#a306674e8951ad0f9c77cda2f70219ab9">createX86&#95;64AsmBackend</a>);</Highlight></CodeLine>
<Link id="l00758" /><CodeLine lineNumber="758"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00759" /><CodeLine lineNumber="759"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00760" /><CodeLine lineNumber="760" lineLink="/docs/api/namespaces/llvm/#a27b344a283e0620f484144889fe32064"><Highlight kind="normal"><a href="/docs/api/classes/llvm/mcregister">MCRegister</a> <a href="/docs/api/namespaces/llvm/#a27b344a283e0620f484144889fe32064">llvm::getX86SubSuperRegister</a>(<a href="/docs/api/classes/llvm/mcregister">MCRegister</a> Reg, </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/analysis/inlineorder-cpp/#a7ee6f0cb51c3b9056199e9a0001fe8c3a6f6cb72d544962fa333e2e34ce64f719">Size</a>,</Highlight></CodeLine>
<Link id="l00761" /><CodeLine lineNumber="761"><Highlight kind="normal">                                        </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/target/lib/target/nvptx/nvvmintrrange-cpp/#a7df34dbf636f2fbbb00f2b86eccdb1eb">High</a>) &#123;</Highlight></CodeLine>
<Link id="l00762" /><CodeLine lineNumber="762"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#define DEFAULT&#95;NOREG                                                          \\</Highlight></CodeLine>
<Link id="l00763" /><CodeLine lineNumber="763"><Highlight kind="preprocessor">  default:                                                                     \\</Highlight></CodeLine>
<Link id="l00764" /><CodeLine lineNumber="764"><Highlight kind="preprocessor">    return X86::NoRegister;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00765" /><CodeLine lineNumber="765"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#define SUB&#95;SUPER(R1, R2, R3, R4, R)                                           \\</Highlight></CodeLine>
<Link id="l00766" /><CodeLine lineNumber="766"><Highlight kind="preprocessor">  case X86::R1:                                                                \\</Highlight></CodeLine>
<Link id="l00767" /><CodeLine lineNumber="767"><Highlight kind="preprocessor">  case X86::R2:                                                                \\</Highlight></CodeLine>
<Link id="l00768" /><CodeLine lineNumber="768"><Highlight kind="preprocessor">  case X86::R3:                                                                \\</Highlight></CodeLine>
<Link id="l00769" /><CodeLine lineNumber="769"><Highlight kind="preprocessor">  case X86::R4:                                                                \\</Highlight></CodeLine>
<Link id="l00770" /><CodeLine lineNumber="770"><Highlight kind="preprocessor">    return X86::R;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00771" /><CodeLine lineNumber="771"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#define A&#95;SUB&#95;SUPER(R)                                                         \\</Highlight></CodeLine>
<Link id="l00772" /><CodeLine lineNumber="772"><Highlight kind="preprocessor">  case X86::AH:                                                                \\</Highlight></CodeLine>
<Link id="l00773" /><CodeLine lineNumber="773"><Highlight kind="preprocessor">    SUB&#95;SUPER(AL, AX, EAX, RAX, R)</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00774" /><CodeLine lineNumber="774"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#define D&#95;SUB&#95;SUPER(R)                                                         \\</Highlight></CodeLine>
<Link id="l00775" /><CodeLine lineNumber="775"><Highlight kind="preprocessor">  case X86::DH:                                                                \\</Highlight></CodeLine>
<Link id="l00776" /><CodeLine lineNumber="776"><Highlight kind="preprocessor">    SUB&#95;SUPER(DL, DX, EDX, RDX, R)</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00777" /><CodeLine lineNumber="777"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#define C&#95;SUB&#95;SUPER(R)                                                         \\</Highlight></CodeLine>
<Link id="l00778" /><CodeLine lineNumber="778"><Highlight kind="preprocessor">  case X86::CH:                                                                \\</Highlight></CodeLine>
<Link id="l00779" /><CodeLine lineNumber="779"><Highlight kind="preprocessor">    SUB&#95;SUPER(CL, CX, ECX, RCX, R)</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00780" /><CodeLine lineNumber="780"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#define B&#95;SUB&#95;SUPER(R)                                                         \\</Highlight></CodeLine>
<Link id="l00781" /><CodeLine lineNumber="781"><Highlight kind="preprocessor">  case X86::BH:                                                                \\</Highlight></CodeLine>
<Link id="l00782" /><CodeLine lineNumber="782"><Highlight kind="preprocessor">    SUB&#95;SUPER(BL, BX, EBX, RBX, R)</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00783" /><CodeLine lineNumber="783"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#define SI&#95;SUB&#95;SUPER(R) SUB&#95;SUPER(SIL, SI, ESI, RSI, R)</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00784" /><CodeLine lineNumber="784"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#define DI&#95;SUB&#95;SUPER(R) SUB&#95;SUPER(DIL, DI, EDI, RDI, R)</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00785" /><CodeLine lineNumber="785"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#define BP&#95;SUB&#95;SUPER(R) SUB&#95;SUPER(BPL, BP, EBP, RBP, R)</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00786" /><CodeLine lineNumber="786"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#define SP&#95;SUB&#95;SUPER(R) SUB&#95;SUPER(SPL, SP, ESP, RSP, R)</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00787" /><CodeLine lineNumber="787"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#define NO&#95;SUB&#95;SUPER(NO, REG)                                                  \\</Highlight></CodeLine>
<Link id="l00788" /><CodeLine lineNumber="788"><Highlight kind="preprocessor">  SUB&#95;SUPER(R##NO##B, R##NO##W, R##NO##D, R##NO, REG)</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00789" /><CodeLine lineNumber="789"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#define NO&#95;SUB&#95;SUPER&#95;B(NO) NO&#95;SUB&#95;SUPER(NO, R##NO##B)</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00790" /><CodeLine lineNumber="790"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#define NO&#95;SUB&#95;SUPER&#95;W(NO) NO&#95;SUB&#95;SUPER(NO, R##NO##W)</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00791" /><CodeLine lineNumber="791"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#define NO&#95;SUB&#95;SUPER&#95;D(NO) NO&#95;SUB&#95;SUPER(NO, R##NO##D)</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00792" /><CodeLine lineNumber="792"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#define NO&#95;SUB&#95;SUPER&#95;Q(NO) NO&#95;SUB&#95;SUPER(NO, R##NO)</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00793" /><CodeLine lineNumber="793"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">switch</Highlight><Highlight kind="normal"> (<a href="/docs/api/files/lib/lib/analysis/inlineorder-cpp/#a7ee6f0cb51c3b9056199e9a0001fe8c3a6f6cb72d544962fa333e2e34ce64f719">Size</a>) &#123;</Highlight></CodeLine>
<Link id="l00794" /><CodeLine lineNumber="794"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">default</Highlight><Highlight kind="normal">:</Highlight></CodeLine>
<Link id="l00795" /><CodeLine lineNumber="795"><Highlight kind="normal">    <a href="/docs/api/files/include/include/llvm/include/llvm/support/errorhandling-h/#ace243f5c25697a1107cce46626b3dc94">llvm&#95;unreachable</a>(</Highlight><Highlight kind="stringliteral">&quot;illegal register size&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00796" /><CodeLine lineNumber="796"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> 8:</Highlight></CodeLine>
<Link id="l00797" /><CodeLine lineNumber="797"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="/docs/api/files/lib/lib/target/lib/target/nvptx/nvvmintrrange-cpp/#a7df34dbf636f2fbbb00f2b86eccdb1eb">High</a>) &#123;</Highlight></CodeLine>
<Link id="l00798" /><CodeLine lineNumber="798"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">switch</Highlight><Highlight kind="normal"> (Reg.id()) &#123;</Highlight></CodeLine>
<Link id="l00799" /><CodeLine lineNumber="799"><Highlight kind="normal">        <a href="#a49e40e759f6cd056d293b7f96cc04a2c">DEFAULT&#95;NOREG</a></Highlight></CodeLine>
<Link id="l00800" /><CodeLine lineNumber="800"><Highlight kind="normal">        <a href="#ae5652180ec0caef77d9f156a95196cee">A&#95;SUB&#95;SUPER</a>(AH)</Highlight></CodeLine>
<Link id="l00801" /><CodeLine lineNumber="801"><Highlight kind="normal">        <a href="#ae9f2b941b9362a14194429b68d39cd85">D&#95;SUB&#95;SUPER</a>(DH)</Highlight></CodeLine>
<Link id="l00802" /><CodeLine lineNumber="802"><Highlight kind="normal">        <a href="#a3826abbb8a15f9a2b0873cea3c31bce0">C&#95;SUB&#95;SUPER</a>(<a href="/docs/api/files/lib/lib/support/sha256-cpp/#a0ed6c9c714485592a8c317a8ad91c83b">CH</a>)</Highlight></CodeLine>
<Link id="l00803" /><CodeLine lineNumber="803"><Highlight kind="normal">        <a href="#aacdff15d5e6ce884f0097a90fdbcdf5e">B&#95;SUB&#95;SUPER</a>(BH)</Highlight></CodeLine>
<Link id="l00804" /><CodeLine lineNumber="804"><Highlight kind="normal">      &#125;</Highlight></CodeLine>
<Link id="l00805" /><CodeLine lineNumber="805"><Highlight kind="normal">    &#125; </Highlight><Highlight kind="keywordflow">else</Highlight><Highlight kind="normal"> &#123;</Highlight></CodeLine>
<Link id="l00806" /><CodeLine lineNumber="806"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">switch</Highlight><Highlight kind="normal"> (Reg.id()) &#123;</Highlight></CodeLine>
<Link id="l00807" /><CodeLine lineNumber="807"><Highlight kind="normal">        <a href="#a49e40e759f6cd056d293b7f96cc04a2c">DEFAULT&#95;NOREG</a></Highlight></CodeLine>
<Link id="l00808" /><CodeLine lineNumber="808"><Highlight kind="normal">        <a href="#ae5652180ec0caef77d9f156a95196cee">A&#95;SUB&#95;SUPER</a>(AL)</Highlight></CodeLine>
<Link id="l00809" /><CodeLine lineNumber="809"><Highlight kind="normal">        <a href="#ae9f2b941b9362a14194429b68d39cd85">D&#95;SUB&#95;SUPER</a>(<a href="/docs/api/files/lib/lib/target/lib/target/arm/armslshardening-cpp/#ad467c4ab9119043f9b7750ab986be61a">DL</a>)</Highlight></CodeLine>
<Link id="l00810" /><CodeLine lineNumber="810"><Highlight kind="normal">        <a href="#a3826abbb8a15f9a2b0873cea3c31bce0">C&#95;SUB&#95;SUPER</a>(CL)</Highlight></CodeLine>
<Link id="l00811" /><CodeLine lineNumber="811"><Highlight kind="normal">        <a href="#aacdff15d5e6ce884f0097a90fdbcdf5e">B&#95;SUB&#95;SUPER</a>(BL)</Highlight></CodeLine>
<Link id="l00812" /><CodeLine lineNumber="812"><Highlight kind="normal">        <a href="#a9108b76dfd70b7a326388b95e6f27d94">SI&#95;SUB&#95;SUPER</a>(SIL)</Highlight></CodeLine>
<Link id="l00813" /><CodeLine lineNumber="813"><Highlight kind="normal">        <a href="#ab332074bdd574f97a5faa4ed2973de72">DI&#95;SUB&#95;SUPER</a>(DIL)</Highlight></CodeLine>
<Link id="l00814" /><CodeLine lineNumber="814"><Highlight kind="normal">        <a href="#a91c0661578e1d2d80862a3c9c54ac28c">BP&#95;SUB&#95;SUPER</a>(BPL)</Highlight></CodeLine>
<Link id="l00815" /><CodeLine lineNumber="815"><Highlight kind="normal">        <a href="#a5b1ffa1748c7743ca6591434b630f6a5">SP&#95;SUB&#95;SUPER</a>(SPL)</Highlight></CodeLine>
<Link id="l00816" /><CodeLine lineNumber="816"><Highlight kind="normal">        <a href="#ac55c5897892b708c121276f4c241a82c">NO&#95;SUB&#95;SUPER&#95;B</a>(8)</Highlight></CodeLine>
<Link id="l00817" /><CodeLine lineNumber="817"><Highlight kind="normal">        <a href="#ac55c5897892b708c121276f4c241a82c">NO&#95;SUB&#95;SUPER&#95;B</a>(9)</Highlight></CodeLine>
<Link id="l00818" /><CodeLine lineNumber="818"><Highlight kind="normal">        <a href="#ac55c5897892b708c121276f4c241a82c">NO&#95;SUB&#95;SUPER&#95;B</a>(10)</Highlight></CodeLine>
<Link id="l00819" /><CodeLine lineNumber="819"><Highlight kind="normal">        <a href="#ac55c5897892b708c121276f4c241a82c">NO&#95;SUB&#95;SUPER&#95;B</a>(11)</Highlight></CodeLine>
<Link id="l00820" /><CodeLine lineNumber="820"><Highlight kind="normal">        <a href="#ac55c5897892b708c121276f4c241a82c">NO&#95;SUB&#95;SUPER&#95;B</a>(12)</Highlight></CodeLine>
<Link id="l00821" /><CodeLine lineNumber="821"><Highlight kind="normal">        <a href="#ac55c5897892b708c121276f4c241a82c">NO&#95;SUB&#95;SUPER&#95;B</a>(13)</Highlight></CodeLine>
<Link id="l00822" /><CodeLine lineNumber="822"><Highlight kind="normal">        <a href="#ac55c5897892b708c121276f4c241a82c">NO&#95;SUB&#95;SUPER&#95;B</a>(14)</Highlight></CodeLine>
<Link id="l00823" /><CodeLine lineNumber="823"><Highlight kind="normal">        <a href="#ac55c5897892b708c121276f4c241a82c">NO&#95;SUB&#95;SUPER&#95;B</a>(15)</Highlight></CodeLine>
<Link id="l00824" /><CodeLine lineNumber="824"><Highlight kind="normal">        <a href="#ac55c5897892b708c121276f4c241a82c">NO&#95;SUB&#95;SUPER&#95;B</a>(16)</Highlight></CodeLine>
<Link id="l00825" /><CodeLine lineNumber="825"><Highlight kind="normal">        <a href="#ac55c5897892b708c121276f4c241a82c">NO&#95;SUB&#95;SUPER&#95;B</a>(17)</Highlight></CodeLine>
<Link id="l00826" /><CodeLine lineNumber="826"><Highlight kind="normal">        <a href="#ac55c5897892b708c121276f4c241a82c">NO&#95;SUB&#95;SUPER&#95;B</a>(18)</Highlight></CodeLine>
<Link id="l00827" /><CodeLine lineNumber="827"><Highlight kind="normal">        <a href="#ac55c5897892b708c121276f4c241a82c">NO&#95;SUB&#95;SUPER&#95;B</a>(19)</Highlight></CodeLine>
<Link id="l00828" /><CodeLine lineNumber="828"><Highlight kind="normal">        <a href="#ac55c5897892b708c121276f4c241a82c">NO&#95;SUB&#95;SUPER&#95;B</a>(20)</Highlight></CodeLine>
<Link id="l00829" /><CodeLine lineNumber="829"><Highlight kind="normal">        <a href="#ac55c5897892b708c121276f4c241a82c">NO&#95;SUB&#95;SUPER&#95;B</a>(21)</Highlight></CodeLine>
<Link id="l00830" /><CodeLine lineNumber="830"><Highlight kind="normal">        <a href="#ac55c5897892b708c121276f4c241a82c">NO&#95;SUB&#95;SUPER&#95;B</a>(22)</Highlight></CodeLine>
<Link id="l00831" /><CodeLine lineNumber="831"><Highlight kind="normal">        <a href="#ac55c5897892b708c121276f4c241a82c">NO&#95;SUB&#95;SUPER&#95;B</a>(23)</Highlight></CodeLine>
<Link id="l00832" /><CodeLine lineNumber="832"><Highlight kind="normal">        <a href="#ac55c5897892b708c121276f4c241a82c">NO&#95;SUB&#95;SUPER&#95;B</a>(24)</Highlight></CodeLine>
<Link id="l00833" /><CodeLine lineNumber="833"><Highlight kind="normal">        <a href="#ac55c5897892b708c121276f4c241a82c">NO&#95;SUB&#95;SUPER&#95;B</a>(25)</Highlight></CodeLine>
<Link id="l00834" /><CodeLine lineNumber="834"><Highlight kind="normal">        <a href="#ac55c5897892b708c121276f4c241a82c">NO&#95;SUB&#95;SUPER&#95;B</a>(26)</Highlight></CodeLine>
<Link id="l00835" /><CodeLine lineNumber="835"><Highlight kind="normal">        <a href="#ac55c5897892b708c121276f4c241a82c">NO&#95;SUB&#95;SUPER&#95;B</a>(27)</Highlight></CodeLine>
<Link id="l00836" /><CodeLine lineNumber="836"><Highlight kind="normal">        <a href="#ac55c5897892b708c121276f4c241a82c">NO&#95;SUB&#95;SUPER&#95;B</a>(28)</Highlight></CodeLine>
<Link id="l00837" /><CodeLine lineNumber="837"><Highlight kind="normal">        <a href="#ac55c5897892b708c121276f4c241a82c">NO&#95;SUB&#95;SUPER&#95;B</a>(29)</Highlight></CodeLine>
<Link id="l00838" /><CodeLine lineNumber="838"><Highlight kind="normal">        <a href="#ac55c5897892b708c121276f4c241a82c">NO&#95;SUB&#95;SUPER&#95;B</a>(30)</Highlight></CodeLine>
<Link id="l00839" /><CodeLine lineNumber="839"><Highlight kind="normal">        <a href="#ac55c5897892b708c121276f4c241a82c">NO&#95;SUB&#95;SUPER&#95;B</a>(31)</Highlight></CodeLine>
<Link id="l00840" /><CodeLine lineNumber="840"><Highlight kind="normal">      &#125;</Highlight></CodeLine>
<Link id="l00841" /><CodeLine lineNumber="841"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l00842" /><CodeLine lineNumber="842"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> 16:</Highlight></CodeLine>
<Link id="l00843" /><CodeLine lineNumber="843"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">switch</Highlight><Highlight kind="normal"> (Reg.id()) &#123;</Highlight></CodeLine>
<Link id="l00844" /><CodeLine lineNumber="844"><Highlight kind="normal">      <a href="#a49e40e759f6cd056d293b7f96cc04a2c">DEFAULT&#95;NOREG</a></Highlight></CodeLine>
<Link id="l00845" /><CodeLine lineNumber="845"><Highlight kind="normal">      <a href="#ae5652180ec0caef77d9f156a95196cee">A&#95;SUB&#95;SUPER</a>(AX)</Highlight></CodeLine>
<Link id="l00846" /><CodeLine lineNumber="846"><Highlight kind="normal">      <a href="#ae9f2b941b9362a14194429b68d39cd85">D&#95;SUB&#95;SUPER</a>(DX)</Highlight></CodeLine>
<Link id="l00847" /><CodeLine lineNumber="847"><Highlight kind="normal">      <a href="#a3826abbb8a15f9a2b0873cea3c31bce0">C&#95;SUB&#95;SUPER</a>(CX)</Highlight></CodeLine>
<Link id="l00848" /><CodeLine lineNumber="848"><Highlight kind="normal">      <a href="#aacdff15d5e6ce884f0097a90fdbcdf5e">B&#95;SUB&#95;SUPER</a>(BX)</Highlight></CodeLine>
<Link id="l00849" /><CodeLine lineNumber="849"><Highlight kind="normal">      <a href="#a9108b76dfd70b7a326388b95e6f27d94">SI&#95;SUB&#95;SUPER</a>(<a href="/docs/api/namespaces/llvm/si">SI</a>)</Highlight></CodeLine>
<Link id="l00850" /><CodeLine lineNumber="850"><Highlight kind="normal">      <a href="#ab332074bdd574f97a5faa4ed2973de72">DI&#95;SUB&#95;SUPER</a>(DI)</Highlight></CodeLine>
<Link id="l00851" /><CodeLine lineNumber="851"><Highlight kind="normal">      <a href="#a91c0661578e1d2d80862a3c9c54ac28c">BP&#95;SUB&#95;SUPER</a>(BP)</Highlight></CodeLine>
<Link id="l00852" /><CodeLine lineNumber="852"><Highlight kind="normal">      <a href="#a5b1ffa1748c7743ca6591434b630f6a5">SP&#95;SUB&#95;SUPER</a>(SP)</Highlight></CodeLine>
<Link id="l00853" /><CodeLine lineNumber="853"><Highlight kind="normal">      <a href="#a0175b8456372f7fc029af0d23ef41904">NO&#95;SUB&#95;SUPER&#95;W</a>(8)</Highlight></CodeLine>
<Link id="l00854" /><CodeLine lineNumber="854"><Highlight kind="normal">      <a href="#a0175b8456372f7fc029af0d23ef41904">NO&#95;SUB&#95;SUPER&#95;W</a>(9)</Highlight></CodeLine>
<Link id="l00855" /><CodeLine lineNumber="855"><Highlight kind="normal">      <a href="#a0175b8456372f7fc029af0d23ef41904">NO&#95;SUB&#95;SUPER&#95;W</a>(10)</Highlight></CodeLine>
<Link id="l00856" /><CodeLine lineNumber="856"><Highlight kind="normal">      <a href="#a0175b8456372f7fc029af0d23ef41904">NO&#95;SUB&#95;SUPER&#95;W</a>(11)</Highlight></CodeLine>
<Link id="l00857" /><CodeLine lineNumber="857"><Highlight kind="normal">      <a href="#a0175b8456372f7fc029af0d23ef41904">NO&#95;SUB&#95;SUPER&#95;W</a>(12)</Highlight></CodeLine>
<Link id="l00858" /><CodeLine lineNumber="858"><Highlight kind="normal">      <a href="#a0175b8456372f7fc029af0d23ef41904">NO&#95;SUB&#95;SUPER&#95;W</a>(13)</Highlight></CodeLine>
<Link id="l00859" /><CodeLine lineNumber="859"><Highlight kind="normal">      <a href="#a0175b8456372f7fc029af0d23ef41904">NO&#95;SUB&#95;SUPER&#95;W</a>(14)</Highlight></CodeLine>
<Link id="l00860" /><CodeLine lineNumber="860"><Highlight kind="normal">      <a href="#a0175b8456372f7fc029af0d23ef41904">NO&#95;SUB&#95;SUPER&#95;W</a>(15)</Highlight></CodeLine>
<Link id="l00861" /><CodeLine lineNumber="861"><Highlight kind="normal">      <a href="#a0175b8456372f7fc029af0d23ef41904">NO&#95;SUB&#95;SUPER&#95;W</a>(16)</Highlight></CodeLine>
<Link id="l00862" /><CodeLine lineNumber="862"><Highlight kind="normal">      <a href="#a0175b8456372f7fc029af0d23ef41904">NO&#95;SUB&#95;SUPER&#95;W</a>(17)</Highlight></CodeLine>
<Link id="l00863" /><CodeLine lineNumber="863"><Highlight kind="normal">      <a href="#a0175b8456372f7fc029af0d23ef41904">NO&#95;SUB&#95;SUPER&#95;W</a>(18)</Highlight></CodeLine>
<Link id="l00864" /><CodeLine lineNumber="864"><Highlight kind="normal">      <a href="#a0175b8456372f7fc029af0d23ef41904">NO&#95;SUB&#95;SUPER&#95;W</a>(19)</Highlight></CodeLine>
<Link id="l00865" /><CodeLine lineNumber="865"><Highlight kind="normal">      <a href="#a0175b8456372f7fc029af0d23ef41904">NO&#95;SUB&#95;SUPER&#95;W</a>(20)</Highlight></CodeLine>
<Link id="l00866" /><CodeLine lineNumber="866"><Highlight kind="normal">      <a href="#a0175b8456372f7fc029af0d23ef41904">NO&#95;SUB&#95;SUPER&#95;W</a>(21)</Highlight></CodeLine>
<Link id="l00867" /><CodeLine lineNumber="867"><Highlight kind="normal">      <a href="#a0175b8456372f7fc029af0d23ef41904">NO&#95;SUB&#95;SUPER&#95;W</a>(22)</Highlight></CodeLine>
<Link id="l00868" /><CodeLine lineNumber="868"><Highlight kind="normal">      <a href="#a0175b8456372f7fc029af0d23ef41904">NO&#95;SUB&#95;SUPER&#95;W</a>(23)</Highlight></CodeLine>
<Link id="l00869" /><CodeLine lineNumber="869"><Highlight kind="normal">      <a href="#a0175b8456372f7fc029af0d23ef41904">NO&#95;SUB&#95;SUPER&#95;W</a>(24)</Highlight></CodeLine>
<Link id="l00870" /><CodeLine lineNumber="870"><Highlight kind="normal">      <a href="#a0175b8456372f7fc029af0d23ef41904">NO&#95;SUB&#95;SUPER&#95;W</a>(25)</Highlight></CodeLine>
<Link id="l00871" /><CodeLine lineNumber="871"><Highlight kind="normal">      <a href="#a0175b8456372f7fc029af0d23ef41904">NO&#95;SUB&#95;SUPER&#95;W</a>(26)</Highlight></CodeLine>
<Link id="l00872" /><CodeLine lineNumber="872"><Highlight kind="normal">      <a href="#a0175b8456372f7fc029af0d23ef41904">NO&#95;SUB&#95;SUPER&#95;W</a>(27)</Highlight></CodeLine>
<Link id="l00873" /><CodeLine lineNumber="873"><Highlight kind="normal">      <a href="#a0175b8456372f7fc029af0d23ef41904">NO&#95;SUB&#95;SUPER&#95;W</a>(28)</Highlight></CodeLine>
<Link id="l00874" /><CodeLine lineNumber="874"><Highlight kind="normal">      <a href="#a0175b8456372f7fc029af0d23ef41904">NO&#95;SUB&#95;SUPER&#95;W</a>(29)</Highlight></CodeLine>
<Link id="l00875" /><CodeLine lineNumber="875"><Highlight kind="normal">      <a href="#a0175b8456372f7fc029af0d23ef41904">NO&#95;SUB&#95;SUPER&#95;W</a>(30)</Highlight></CodeLine>
<Link id="l00876" /><CodeLine lineNumber="876"><Highlight kind="normal">      <a href="#a0175b8456372f7fc029af0d23ef41904">NO&#95;SUB&#95;SUPER&#95;W</a>(31)</Highlight></CodeLine>
<Link id="l00877" /><CodeLine lineNumber="877"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l00878" /><CodeLine lineNumber="878"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> 32:</Highlight></CodeLine>
<Link id="l00879" /><CodeLine lineNumber="879"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">switch</Highlight><Highlight kind="normal"> (Reg.id()) &#123;</Highlight></CodeLine>
<Link id="l00880" /><CodeLine lineNumber="880"><Highlight kind="normal">      <a href="#a49e40e759f6cd056d293b7f96cc04a2c">DEFAULT&#95;NOREG</a></Highlight></CodeLine>
<Link id="l00881" /><CodeLine lineNumber="881"><Highlight kind="normal">      <a href="#ae5652180ec0caef77d9f156a95196cee">A&#95;SUB&#95;SUPER</a>(EAX)</Highlight></CodeLine>
<Link id="l00882" /><CodeLine lineNumber="882"><Highlight kind="normal">      <a href="#ae9f2b941b9362a14194429b68d39cd85">D&#95;SUB&#95;SUPER</a>(EDX)</Highlight></CodeLine>
<Link id="l00883" /><CodeLine lineNumber="883"><Highlight kind="normal">      <a href="#a3826abbb8a15f9a2b0873cea3c31bce0">C&#95;SUB&#95;SUPER</a>(ECX)</Highlight></CodeLine>
<Link id="l00884" /><CodeLine lineNumber="884"><Highlight kind="normal">      <a href="#aacdff15d5e6ce884f0097a90fdbcdf5e">B&#95;SUB&#95;SUPER</a>(EBX)</Highlight></CodeLine>
<Link id="l00885" /><CodeLine lineNumber="885"><Highlight kind="normal">      <a href="#a9108b76dfd70b7a326388b95e6f27d94">SI&#95;SUB&#95;SUPER</a>(ESI)</Highlight></CodeLine>
<Link id="l00886" /><CodeLine lineNumber="886"><Highlight kind="normal">      <a href="#ab332074bdd574f97a5faa4ed2973de72">DI&#95;SUB&#95;SUPER</a>(EDI)</Highlight></CodeLine>
<Link id="l00887" /><CodeLine lineNumber="887"><Highlight kind="normal">      <a href="#a91c0661578e1d2d80862a3c9c54ac28c">BP&#95;SUB&#95;SUPER</a>(EBP)</Highlight></CodeLine>
<Link id="l00888" /><CodeLine lineNumber="888"><Highlight kind="normal">      <a href="#a5b1ffa1748c7743ca6591434b630f6a5">SP&#95;SUB&#95;SUPER</a>(ESP)</Highlight></CodeLine>
<Link id="l00889" /><CodeLine lineNumber="889"><Highlight kind="normal">      <a href="#a3f325faa7f84bfd3cc9510a73d14bb3c">NO&#95;SUB&#95;SUPER&#95;D</a>(8)</Highlight></CodeLine>
<Link id="l00890" /><CodeLine lineNumber="890"><Highlight kind="normal">      <a href="#a3f325faa7f84bfd3cc9510a73d14bb3c">NO&#95;SUB&#95;SUPER&#95;D</a>(9)</Highlight></CodeLine>
<Link id="l00891" /><CodeLine lineNumber="891"><Highlight kind="normal">      <a href="#a3f325faa7f84bfd3cc9510a73d14bb3c">NO&#95;SUB&#95;SUPER&#95;D</a>(10)</Highlight></CodeLine>
<Link id="l00892" /><CodeLine lineNumber="892"><Highlight kind="normal">      <a href="#a3f325faa7f84bfd3cc9510a73d14bb3c">NO&#95;SUB&#95;SUPER&#95;D</a>(11)</Highlight></CodeLine>
<Link id="l00893" /><CodeLine lineNumber="893"><Highlight kind="normal">      <a href="#a3f325faa7f84bfd3cc9510a73d14bb3c">NO&#95;SUB&#95;SUPER&#95;D</a>(12)</Highlight></CodeLine>
<Link id="l00894" /><CodeLine lineNumber="894"><Highlight kind="normal">      <a href="#a3f325faa7f84bfd3cc9510a73d14bb3c">NO&#95;SUB&#95;SUPER&#95;D</a>(13)</Highlight></CodeLine>
<Link id="l00895" /><CodeLine lineNumber="895"><Highlight kind="normal">      <a href="#a3f325faa7f84bfd3cc9510a73d14bb3c">NO&#95;SUB&#95;SUPER&#95;D</a>(14)</Highlight></CodeLine>
<Link id="l00896" /><CodeLine lineNumber="896"><Highlight kind="normal">      <a href="#a3f325faa7f84bfd3cc9510a73d14bb3c">NO&#95;SUB&#95;SUPER&#95;D</a>(15)</Highlight></CodeLine>
<Link id="l00897" /><CodeLine lineNumber="897"><Highlight kind="normal">      <a href="#a3f325faa7f84bfd3cc9510a73d14bb3c">NO&#95;SUB&#95;SUPER&#95;D</a>(16)</Highlight></CodeLine>
<Link id="l00898" /><CodeLine lineNumber="898"><Highlight kind="normal">      <a href="#a3f325faa7f84bfd3cc9510a73d14bb3c">NO&#95;SUB&#95;SUPER&#95;D</a>(17)</Highlight></CodeLine>
<Link id="l00899" /><CodeLine lineNumber="899"><Highlight kind="normal">      <a href="#a3f325faa7f84bfd3cc9510a73d14bb3c">NO&#95;SUB&#95;SUPER&#95;D</a>(18)</Highlight></CodeLine>
<Link id="l00900" /><CodeLine lineNumber="900"><Highlight kind="normal">      <a href="#a3f325faa7f84bfd3cc9510a73d14bb3c">NO&#95;SUB&#95;SUPER&#95;D</a>(19)</Highlight></CodeLine>
<Link id="l00901" /><CodeLine lineNumber="901"><Highlight kind="normal">      <a href="#a3f325faa7f84bfd3cc9510a73d14bb3c">NO&#95;SUB&#95;SUPER&#95;D</a>(20)</Highlight></CodeLine>
<Link id="l00902" /><CodeLine lineNumber="902"><Highlight kind="normal">      <a href="#a3f325faa7f84bfd3cc9510a73d14bb3c">NO&#95;SUB&#95;SUPER&#95;D</a>(21)</Highlight></CodeLine>
<Link id="l00903" /><CodeLine lineNumber="903"><Highlight kind="normal">      <a href="#a3f325faa7f84bfd3cc9510a73d14bb3c">NO&#95;SUB&#95;SUPER&#95;D</a>(22)</Highlight></CodeLine>
<Link id="l00904" /><CodeLine lineNumber="904"><Highlight kind="normal">      <a href="#a3f325faa7f84bfd3cc9510a73d14bb3c">NO&#95;SUB&#95;SUPER&#95;D</a>(23)</Highlight></CodeLine>
<Link id="l00905" /><CodeLine lineNumber="905"><Highlight kind="normal">      <a href="#a3f325faa7f84bfd3cc9510a73d14bb3c">NO&#95;SUB&#95;SUPER&#95;D</a>(24)</Highlight></CodeLine>
<Link id="l00906" /><CodeLine lineNumber="906"><Highlight kind="normal">      <a href="#a3f325faa7f84bfd3cc9510a73d14bb3c">NO&#95;SUB&#95;SUPER&#95;D</a>(25)</Highlight></CodeLine>
<Link id="l00907" /><CodeLine lineNumber="907"><Highlight kind="normal">      <a href="#a3f325faa7f84bfd3cc9510a73d14bb3c">NO&#95;SUB&#95;SUPER&#95;D</a>(26)</Highlight></CodeLine>
<Link id="l00908" /><CodeLine lineNumber="908"><Highlight kind="normal">      <a href="#a3f325faa7f84bfd3cc9510a73d14bb3c">NO&#95;SUB&#95;SUPER&#95;D</a>(27)</Highlight></CodeLine>
<Link id="l00909" /><CodeLine lineNumber="909"><Highlight kind="normal">      <a href="#a3f325faa7f84bfd3cc9510a73d14bb3c">NO&#95;SUB&#95;SUPER&#95;D</a>(28)</Highlight></CodeLine>
<Link id="l00910" /><CodeLine lineNumber="910"><Highlight kind="normal">      <a href="#a3f325faa7f84bfd3cc9510a73d14bb3c">NO&#95;SUB&#95;SUPER&#95;D</a>(29)</Highlight></CodeLine>
<Link id="l00911" /><CodeLine lineNumber="911"><Highlight kind="normal">      <a href="#a3f325faa7f84bfd3cc9510a73d14bb3c">NO&#95;SUB&#95;SUPER&#95;D</a>(30)</Highlight></CodeLine>
<Link id="l00912" /><CodeLine lineNumber="912"><Highlight kind="normal">      <a href="#a3f325faa7f84bfd3cc9510a73d14bb3c">NO&#95;SUB&#95;SUPER&#95;D</a>(31)</Highlight></CodeLine>
<Link id="l00913" /><CodeLine lineNumber="913"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l00914" /><CodeLine lineNumber="914"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> 64:</Highlight></CodeLine>
<Link id="l00915" /><CodeLine lineNumber="915"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">switch</Highlight><Highlight kind="normal"> (Reg.id()) &#123;</Highlight></CodeLine>
<Link id="l00916" /><CodeLine lineNumber="916"><Highlight kind="normal">      <a href="#a49e40e759f6cd056d293b7f96cc04a2c">DEFAULT&#95;NOREG</a></Highlight></CodeLine>
<Link id="l00917" /><CodeLine lineNumber="917"><Highlight kind="normal">      <a href="#ae5652180ec0caef77d9f156a95196cee">A&#95;SUB&#95;SUPER</a>(RAX)</Highlight></CodeLine>
<Link id="l00918" /><CodeLine lineNumber="918"><Highlight kind="normal">      <a href="#ae9f2b941b9362a14194429b68d39cd85">D&#95;SUB&#95;SUPER</a>(RDX)</Highlight></CodeLine>
<Link id="l00919" /><CodeLine lineNumber="919"><Highlight kind="normal">      <a href="#a3826abbb8a15f9a2b0873cea3c31bce0">C&#95;SUB&#95;SUPER</a>(RCX)</Highlight></CodeLine>
<Link id="l00920" /><CodeLine lineNumber="920"><Highlight kind="normal">      <a href="#aacdff15d5e6ce884f0097a90fdbcdf5e">B&#95;SUB&#95;SUPER</a>(RBX)</Highlight></CodeLine>
<Link id="l00921" /><CodeLine lineNumber="921"><Highlight kind="normal">      <a href="#a9108b76dfd70b7a326388b95e6f27d94">SI&#95;SUB&#95;SUPER</a>(RSI)</Highlight></CodeLine>
<Link id="l00922" /><CodeLine lineNumber="922"><Highlight kind="normal">      <a href="#ab332074bdd574f97a5faa4ed2973de72">DI&#95;SUB&#95;SUPER</a>(RDI)</Highlight></CodeLine>
<Link id="l00923" /><CodeLine lineNumber="923"><Highlight kind="normal">      <a href="#a91c0661578e1d2d80862a3c9c54ac28c">BP&#95;SUB&#95;SUPER</a>(RBP)</Highlight></CodeLine>
<Link id="l00924" /><CodeLine lineNumber="924"><Highlight kind="normal">      <a href="#a5b1ffa1748c7743ca6591434b630f6a5">SP&#95;SUB&#95;SUPER</a>(RSP)</Highlight></CodeLine>
<Link id="l00925" /><CodeLine lineNumber="925"><Highlight kind="normal">      <a href="#a05e79577640473c7b5dd245a2bfef796">NO&#95;SUB&#95;SUPER&#95;Q</a>(8)</Highlight></CodeLine>
<Link id="l00926" /><CodeLine lineNumber="926"><Highlight kind="normal">      <a href="#a05e79577640473c7b5dd245a2bfef796">NO&#95;SUB&#95;SUPER&#95;Q</a>(9)</Highlight></CodeLine>
<Link id="l00927" /><CodeLine lineNumber="927"><Highlight kind="normal">      <a href="#a05e79577640473c7b5dd245a2bfef796">NO&#95;SUB&#95;SUPER&#95;Q</a>(10)</Highlight></CodeLine>
<Link id="l00928" /><CodeLine lineNumber="928"><Highlight kind="normal">      <a href="#a05e79577640473c7b5dd245a2bfef796">NO&#95;SUB&#95;SUPER&#95;Q</a>(11)</Highlight></CodeLine>
<Link id="l00929" /><CodeLine lineNumber="929"><Highlight kind="normal">      <a href="#a05e79577640473c7b5dd245a2bfef796">NO&#95;SUB&#95;SUPER&#95;Q</a>(12)</Highlight></CodeLine>
<Link id="l00930" /><CodeLine lineNumber="930"><Highlight kind="normal">      <a href="#a05e79577640473c7b5dd245a2bfef796">NO&#95;SUB&#95;SUPER&#95;Q</a>(13)</Highlight></CodeLine>
<Link id="l00931" /><CodeLine lineNumber="931"><Highlight kind="normal">      <a href="#a05e79577640473c7b5dd245a2bfef796">NO&#95;SUB&#95;SUPER&#95;Q</a>(14)</Highlight></CodeLine>
<Link id="l00932" /><CodeLine lineNumber="932"><Highlight kind="normal">      <a href="#a05e79577640473c7b5dd245a2bfef796">NO&#95;SUB&#95;SUPER&#95;Q</a>(15)</Highlight></CodeLine>
<Link id="l00933" /><CodeLine lineNumber="933"><Highlight kind="normal">      <a href="#a05e79577640473c7b5dd245a2bfef796">NO&#95;SUB&#95;SUPER&#95;Q</a>(16)</Highlight></CodeLine>
<Link id="l00934" /><CodeLine lineNumber="934"><Highlight kind="normal">      <a href="#a05e79577640473c7b5dd245a2bfef796">NO&#95;SUB&#95;SUPER&#95;Q</a>(17)</Highlight></CodeLine>
<Link id="l00935" /><CodeLine lineNumber="935"><Highlight kind="normal">      <a href="#a05e79577640473c7b5dd245a2bfef796">NO&#95;SUB&#95;SUPER&#95;Q</a>(18)</Highlight></CodeLine>
<Link id="l00936" /><CodeLine lineNumber="936"><Highlight kind="normal">      <a href="#a05e79577640473c7b5dd245a2bfef796">NO&#95;SUB&#95;SUPER&#95;Q</a>(19)</Highlight></CodeLine>
<Link id="l00937" /><CodeLine lineNumber="937"><Highlight kind="normal">      <a href="#a05e79577640473c7b5dd245a2bfef796">NO&#95;SUB&#95;SUPER&#95;Q</a>(20)</Highlight></CodeLine>
<Link id="l00938" /><CodeLine lineNumber="938"><Highlight kind="normal">      <a href="#a05e79577640473c7b5dd245a2bfef796">NO&#95;SUB&#95;SUPER&#95;Q</a>(21)</Highlight></CodeLine>
<Link id="l00939" /><CodeLine lineNumber="939"><Highlight kind="normal">      <a href="#a05e79577640473c7b5dd245a2bfef796">NO&#95;SUB&#95;SUPER&#95;Q</a>(22)</Highlight></CodeLine>
<Link id="l00940" /><CodeLine lineNumber="940"><Highlight kind="normal">      <a href="#a05e79577640473c7b5dd245a2bfef796">NO&#95;SUB&#95;SUPER&#95;Q</a>(23)</Highlight></CodeLine>
<Link id="l00941" /><CodeLine lineNumber="941"><Highlight kind="normal">      <a href="#a05e79577640473c7b5dd245a2bfef796">NO&#95;SUB&#95;SUPER&#95;Q</a>(24)</Highlight></CodeLine>
<Link id="l00942" /><CodeLine lineNumber="942"><Highlight kind="normal">      <a href="#a05e79577640473c7b5dd245a2bfef796">NO&#95;SUB&#95;SUPER&#95;Q</a>(25)</Highlight></CodeLine>
<Link id="l00943" /><CodeLine lineNumber="943"><Highlight kind="normal">      <a href="#a05e79577640473c7b5dd245a2bfef796">NO&#95;SUB&#95;SUPER&#95;Q</a>(26)</Highlight></CodeLine>
<Link id="l00944" /><CodeLine lineNumber="944"><Highlight kind="normal">      <a href="#a05e79577640473c7b5dd245a2bfef796">NO&#95;SUB&#95;SUPER&#95;Q</a>(27)</Highlight></CodeLine>
<Link id="l00945" /><CodeLine lineNumber="945"><Highlight kind="normal">      <a href="#a05e79577640473c7b5dd245a2bfef796">NO&#95;SUB&#95;SUPER&#95;Q</a>(28)</Highlight></CodeLine>
<Link id="l00946" /><CodeLine lineNumber="946"><Highlight kind="normal">      <a href="#a05e79577640473c7b5dd245a2bfef796">NO&#95;SUB&#95;SUPER&#95;Q</a>(29)</Highlight></CodeLine>
<Link id="l00947" /><CodeLine lineNumber="947"><Highlight kind="normal">      <a href="#a05e79577640473c7b5dd245a2bfef796">NO&#95;SUB&#95;SUPER&#95;Q</a>(30)</Highlight></CodeLine>
<Link id="l00948" /><CodeLine lineNumber="948"><Highlight kind="normal">      <a href="#a05e79577640473c7b5dd245a2bfef796">NO&#95;SUB&#95;SUPER&#95;Q</a>(31)</Highlight></CodeLine>
<Link id="l00949" /><CodeLine lineNumber="949"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l00950" /><CodeLine lineNumber="950"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00951" /><CodeLine lineNumber="951"><Highlight kind="normal">&#125;</Highlight></CodeLine>

</ProgramListing>

</DoxygenPage>
