// Seed: 1008872494
module module_0;
  logic id_1 = -1'h0 <= id_1;
endmodule
module module_1 #(
    parameter id_2 = 32'd60,
    parameter id_5 = 32'd90
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    _id_5,
    id_6
);
  input wire id_6;
  input wire _id_5;
  inout wire id_4;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  output wire id_3;
  inout wire _id_2;
  output wire id_1;
  logic [id_2 : id_5] id_7;
  ;
endmodule
module module_2 (
    input supply1 id_0,
    input supply0 id_1,
    output wand id_2,
    output tri1 id_3,
    output tri id_4,
    output tri id_5
);
  genvar id_7;
  module_0 modCall_1 ();
endmodule
