; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@global_smem = external addrspace(3) global [0 x i8], align 16
@.str = private unnamed_addr constant [11 x i8] c"__CUDA_FTZ\00", align 1
@.str.2 = private unnamed_addr constant [17 x i8] c"__CUDA_PREC_SQRT\00", align 1

define void @triton_poi_fused__native_batch_norm_legit_no_training_add_leaky_relu_15(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, ptr addrspace(1) %4, ptr addrspace(1) %5, ptr addrspace(1) %6, i32 %7, i32 %8) local_unnamed_addr !dbg !7 {
  %10 = tail call i32 asm "mov.u32 $0, %ctaid.y;", "=r"() #4, !dbg !10
  %11 = shl i32 %10, 5, !dbg !11
  %12 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %13 = lshr i32 %12, 3, !dbg !12
  %14 = and i32 %13, 15, !dbg !12
  %15 = or disjoint i32 %14, 16, !dbg !12
  %16 = shl i32 %12, 2, !dbg !12
  %17 = and i32 %16, 28, !dbg !12
  %18 = or disjoint i32 %11, %14, !dbg !13
  %19 = or disjoint i32 %11, %15, !dbg !13
  %20 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #4, !dbg !14
  %21 = shl i32 %20, 5, !dbg !15
  %22 = or disjoint i32 %21, %17, !dbg !16
  %23 = icmp slt i32 %22, 128, !dbg !17
  %24 = shl i32 %18, 7, !dbg !18
  %25 = shl i32 %19, 7, !dbg !18
  %26 = add i32 %22, %24, !dbg !19
  %27 = add i32 %22, %25, !dbg !19
  %28 = sext i32 %26 to i64, !dbg !20
  %29 = getelementptr float, ptr addrspace(1) %0, i64 %28, !dbg !20
  %30 = sext i32 %27 to i64, !dbg !20
  %31 = getelementptr float, ptr addrspace(1) %0, i64 %30, !dbg !20
  %32 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %29, i1 %23) #4, !dbg !21
  %33 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %31, i1 %23) #4, !dbg !21
  %34 = sext i32 %22 to i64, !dbg !22
  %35 = getelementptr float, ptr addrspace(1) %1, i64 %34, !dbg !22
  %36 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %35, i1 %23) #4, !dbg !23
  %37 = getelementptr float, ptr addrspace(1) %2, i64 %34, !dbg !24
  %38 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %37, i1 %23) #4, !dbg !25
  %39 = extractvalue { i32, i32, i32, i32 } %38, 0, !dbg !25
  %40 = extractvalue { i32, i32, i32, i32 } %38, 1, !dbg !25
  %41 = extractvalue { i32, i32, i32, i32 } %38, 2, !dbg !25
  %42 = extractvalue { i32, i32, i32, i32 } %38, 3, !dbg !25
  %43 = bitcast i32 %39 to float, !dbg !25
  %44 = bitcast i32 %40 to float, !dbg !25
  %45 = bitcast i32 %41 to float, !dbg !25
  %46 = bitcast i32 %42 to float, !dbg !25
  %47 = getelementptr float, ptr addrspace(1) %3, i64 %34, !dbg !26
  %48 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %47, i1 %23) #4, !dbg !27
  %49 = getelementptr float, ptr addrspace(1) %4, i64 %34, !dbg !28
  %50 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %49, i1 %23) #4, !dbg !29
  %51 = getelementptr float, ptr addrspace(1) %5, i64 %28, !dbg !30
  %52 = getelementptr float, ptr addrspace(1) %5, i64 %30, !dbg !30
  %53 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %51, i1 %23) #4, !dbg !31
  %54 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %52, i1 %23) #4, !dbg !31
  %55 = fadd float %43, 0x3EE4F8B580000000, !dbg !32
  %56 = fadd float %44, 0x3EE4F8B580000000, !dbg !32
  %57 = fadd float %45, 0x3EE4F8B580000000, !dbg !32
  %58 = fadd float %46, 0x3EE4F8B580000000, !dbg !32
  %59 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !33
  %.not.i = icmp eq i32 %59, 0, !dbg !33
  %60 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #4, !dbg !33
  %.not1.i = icmp eq i32 %60, 0, !dbg !33
  br i1 %.not.i, label %66, label %61, !dbg !33

61:                                               ; preds = %9
  br i1 %.not1.i, label %64, label %62, !dbg !33

62:                                               ; preds = %61
  %63 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %55) #4, !dbg !33
  br label %__nv_sqrtf.exit, !dbg !33

64:                                               ; preds = %61
  %65 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %55) #4, !dbg !33
  br label %__nv_sqrtf.exit, !dbg !33

66:                                               ; preds = %9
  br i1 %.not1.i, label %69, label %67, !dbg !33

67:                                               ; preds = %66
  %68 = tail call float @llvm.nvvm.sqrt.rn.f(float %55) #4, !dbg !33
  br label %__nv_sqrtf.exit, !dbg !33

69:                                               ; preds = %66
  %70 = tail call float @llvm.nvvm.sqrt.approx.f(float %55) #4, !dbg !33
  br label %__nv_sqrtf.exit, !dbg !33

__nv_sqrtf.exit:                                  ; preds = %62, %64, %67, %69
  %.0.i = phi float [ %63, %62 ], [ %65, %64 ], [ %68, %67 ], [ %70, %69 ], !dbg !33
  %71 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !33
  %.not.i15 = icmp eq i32 %71, 0, !dbg !33
  %72 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #4, !dbg !33
  %.not1.i18 = icmp eq i32 %72, 0, !dbg !33
  br i1 %.not.i15, label %78, label %73, !dbg !33

73:                                               ; preds = %__nv_sqrtf.exit
  br i1 %.not1.i18, label %76, label %74, !dbg !33

74:                                               ; preds = %73
  %75 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %56) #4, !dbg !33
  br label %__nv_sqrtf.exit19, !dbg !33

76:                                               ; preds = %73
  %77 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %56) #4, !dbg !33
  br label %__nv_sqrtf.exit19, !dbg !33

78:                                               ; preds = %__nv_sqrtf.exit
  br i1 %.not1.i18, label %81, label %79, !dbg !33

79:                                               ; preds = %78
  %80 = tail call float @llvm.nvvm.sqrt.rn.f(float %56) #4, !dbg !33
  br label %__nv_sqrtf.exit19, !dbg !33

81:                                               ; preds = %78
  %82 = tail call float @llvm.nvvm.sqrt.approx.f(float %56) #4, !dbg !33
  br label %__nv_sqrtf.exit19, !dbg !33

__nv_sqrtf.exit19:                                ; preds = %74, %76, %79, %81
  %.0.i17 = phi float [ %75, %74 ], [ %77, %76 ], [ %80, %79 ], [ %82, %81 ], !dbg !33
  %83 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !33
  %.not.i20 = icmp eq i32 %83, 0, !dbg !33
  %84 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #4, !dbg !33
  %.not1.i23 = icmp eq i32 %84, 0, !dbg !33
  br i1 %.not.i20, label %90, label %85, !dbg !33

85:                                               ; preds = %__nv_sqrtf.exit19
  br i1 %.not1.i23, label %88, label %86, !dbg !33

86:                                               ; preds = %85
  %87 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %57) #4, !dbg !33
  br label %__nv_sqrtf.exit24, !dbg !33

88:                                               ; preds = %85
  %89 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %57) #4, !dbg !33
  br label %__nv_sqrtf.exit24, !dbg !33

90:                                               ; preds = %__nv_sqrtf.exit19
  br i1 %.not1.i23, label %93, label %91, !dbg !33

91:                                               ; preds = %90
  %92 = tail call float @llvm.nvvm.sqrt.rn.f(float %57) #4, !dbg !33
  br label %__nv_sqrtf.exit24, !dbg !33

93:                                               ; preds = %90
  %94 = tail call float @llvm.nvvm.sqrt.approx.f(float %57) #4, !dbg !33
  br label %__nv_sqrtf.exit24, !dbg !33

__nv_sqrtf.exit24:                                ; preds = %86, %88, %91, %93
  %.0.i22 = phi float [ %87, %86 ], [ %89, %88 ], [ %92, %91 ], [ %94, %93 ], !dbg !33
  %95 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !33
  %.not.i25 = icmp eq i32 %95, 0, !dbg !33
  %96 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #4, !dbg !33
  %.not1.i28 = icmp eq i32 %96, 0, !dbg !33
  br i1 %.not.i25, label %102, label %97, !dbg !33

97:                                               ; preds = %__nv_sqrtf.exit24
  br i1 %.not1.i28, label %100, label %98, !dbg !33

98:                                               ; preds = %97
  %99 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %58) #4, !dbg !33
  br label %__nv_sqrtf.exit29, !dbg !33

100:                                              ; preds = %97
  %101 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %58) #4, !dbg !33
  br label %__nv_sqrtf.exit29, !dbg !33

102:                                              ; preds = %__nv_sqrtf.exit24
  br i1 %.not1.i28, label %105, label %103, !dbg !33

103:                                              ; preds = %102
  %104 = tail call float @llvm.nvvm.sqrt.rn.f(float %58) #4, !dbg !33
  br label %__nv_sqrtf.exit29, !dbg !33

105:                                              ; preds = %102
  %106 = tail call float @llvm.nvvm.sqrt.approx.f(float %58) #4, !dbg !33
  br label %__nv_sqrtf.exit29, !dbg !33

__nv_sqrtf.exit29:                                ; preds = %98, %100, %103, %105
  %.0.i27 = phi float [ %99, %98 ], [ %101, %100 ], [ %104, %103 ], [ %106, %105 ], !dbg !33
  %107 = extractvalue { i32, i32, i32, i32 } %33, 3, !dbg !21
  %108 = extractvalue { i32, i32, i32, i32 } %36, 3, !dbg !23
  %109 = extractvalue { i32, i32, i32, i32 } %33, 2, !dbg !21
  %110 = extractvalue { i32, i32, i32, i32 } %36, 2, !dbg !23
  %111 = extractvalue { i32, i32, i32, i32 } %33, 1, !dbg !21
  %112 = extractvalue { i32, i32, i32, i32 } %36, 1, !dbg !23
  %113 = extractvalue { i32, i32, i32, i32 } %33, 0, !dbg !21
  %114 = extractvalue { i32, i32, i32, i32 } %36, 0, !dbg !23
  %115 = extractvalue { i32, i32, i32, i32 } %32, 3, !dbg !21
  %116 = extractvalue { i32, i32, i32, i32 } %32, 2, !dbg !21
  %117 = extractvalue { i32, i32, i32, i32 } %32, 1, !dbg !21
  %118 = extractvalue { i32, i32, i32, i32 } %32, 0, !dbg !21
  %119 = extractvalue { i32, i32, i32, i32 } %54, 3, !dbg !31
  %120 = bitcast i32 %119 to float, !dbg !31
  %121 = extractvalue { i32, i32, i32, i32 } %54, 2, !dbg !31
  %122 = bitcast i32 %121 to float, !dbg !31
  %123 = extractvalue { i32, i32, i32, i32 } %54, 1, !dbg !31
  %124 = bitcast i32 %123 to float, !dbg !31
  %125 = extractvalue { i32, i32, i32, i32 } %54, 0, !dbg !31
  %126 = bitcast i32 %125 to float, !dbg !31
  %127 = extractvalue { i32, i32, i32, i32 } %53, 3, !dbg !31
  %128 = bitcast i32 %127 to float, !dbg !31
  %129 = extractvalue { i32, i32, i32, i32 } %53, 2, !dbg !31
  %130 = bitcast i32 %129 to float, !dbg !31
  %131 = extractvalue { i32, i32, i32, i32 } %53, 1, !dbg !31
  %132 = bitcast i32 %131 to float, !dbg !31
  %133 = extractvalue { i32, i32, i32, i32 } %53, 0, !dbg !31
  %134 = bitcast i32 %133 to float, !dbg !31
  %135 = extractvalue { i32, i32, i32, i32 } %50, 3, !dbg !29
  %136 = extractvalue { i32, i32, i32, i32 } %50, 2, !dbg !29
  %137 = extractvalue { i32, i32, i32, i32 } %50, 1, !dbg !29
  %138 = extractvalue { i32, i32, i32, i32 } %50, 0, !dbg !29
  %139 = extractvalue { i32, i32, i32, i32 } %48, 3, !dbg !27
  %140 = extractvalue { i32, i32, i32, i32 } %48, 2, !dbg !27
  %141 = extractvalue { i32, i32, i32, i32 } %48, 1, !dbg !27
  %142 = extractvalue { i32, i32, i32, i32 } %48, 0, !dbg !27
  %143 = or disjoint i32 %11, %17, !dbg !13
  %.frozen = freeze i32 %143, !dbg !34
  %144 = sdiv i32 %.frozen, 256, !dbg !34
  %145 = mul i32 %144, 256, !dbg !35
  %.decomposed = sub i32 %.frozen, %145, !dbg !35
  %146 = or disjoint i32 %21, %15, !dbg !16
  %147 = icmp slt i32 %146, 128, !dbg !17
  %148 = or disjoint i32 %21, %14, !dbg !16
  %149 = icmp slt i32 %148, 128, !dbg !17
  %150 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i) #4, !dbg !36
  %151 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i17) #4, !dbg !36
  %152 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i22) #4, !dbg !36
  %153 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i27) #4, !dbg !36
  %154 = insertelement <4 x i32> poison, i32 %108, i64 0, !dbg !23
  %155 = insertelement <4 x i32> %154, i32 %110, i64 1, !dbg !23
  %156 = insertelement <4 x i32> %155, i32 %112, i64 2, !dbg !23
  %157 = insertelement <4 x i32> %156, i32 %114, i64 3, !dbg !23
  %158 = bitcast <4 x i32> %157 to <4 x float>, !dbg !23
  %159 = shufflevector <4 x float> %158, <4 x float> poison, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 0, i32 1, i32 2, i32 3>, !dbg !23
  %160 = insertelement <8 x i32> poison, i32 %107, i64 0, !dbg !21
  %161 = insertelement <8 x i32> %160, i32 %109, i64 1, !dbg !21
  %162 = insertelement <8 x i32> %161, i32 %111, i64 2, !dbg !21
  %163 = insertelement <8 x i32> %162, i32 %113, i64 3, !dbg !21
  %164 = insertelement <8 x i32> %163, i32 %115, i64 4, !dbg !21
  %165 = insertelement <8 x i32> %164, i32 %116, i64 5, !dbg !21
  %166 = insertelement <8 x i32> %165, i32 %117, i64 6, !dbg !21
  %167 = insertelement <8 x i32> %166, i32 %118, i64 7, !dbg !21
  %168 = bitcast <8 x i32> %167 to <8 x float>, !dbg !21
  %169 = fsub <8 x float> %168, %159, !dbg !37
  %170 = insertelement <4 x i32> poison, i32 %135, i64 0, !dbg !29
  %171 = insertelement <4 x i32> %170, i32 %136, i64 1, !dbg !29
  %172 = insertelement <4 x i32> %171, i32 %137, i64 2, !dbg !29
  %173 = insertelement <4 x i32> %172, i32 %138, i64 3, !dbg !29
  %174 = bitcast <4 x i32> %173 to <4 x float>, !dbg !29
  %175 = shufflevector <4 x float> %174, <4 x float> poison, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 0, i32 1, i32 2, i32 3>, !dbg !29
  %176 = insertelement <4 x i32> poison, i32 %139, i64 0, !dbg !27
  %177 = insertelement <4 x i32> %176, i32 %140, i64 1, !dbg !27
  %178 = insertelement <4 x i32> %177, i32 %141, i64 2, !dbg !27
  %179 = insertelement <4 x i32> %178, i32 %142, i64 3, !dbg !27
  %180 = bitcast <4 x i32> %179 to <4 x float>, !dbg !27
  %181 = shufflevector <4 x float> %180, <4 x float> poison, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 0, i32 1, i32 2, i32 3>, !dbg !27
  %182 = insertelement <8 x float> poison, float %153, i64 0, !dbg !38
  %183 = insertelement <8 x float> %182, float %152, i64 1, !dbg !38
  %184 = insertelement <8 x float> %183, float %151, i64 2, !dbg !38
  %185 = insertelement <8 x float> %184, float %150, i64 3, !dbg !38
  %186 = shufflevector <8 x float> %185, <8 x float> poison, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 0, i32 1, i32 2, i32 3>, !dbg !38
  %187 = fmul <8 x float> %169, %186, !dbg !38
  %188 = fmul <8 x float> %187, %181, !dbg !39
  %189 = fadd <8 x float> %188, %175, !dbg !40
  %190 = fcmp ogt <8 x float> %189, zeroinitializer, !dbg !41
  %191 = extractelement <8 x float> %189, i64 7, !dbg !42
  %192 = fmul float %191, 0x3FB99999A0000000, !dbg !43
  %193 = extractelement <8 x float> %189, i64 6, !dbg !42
  %194 = fmul float %193, 0x3FB99999A0000000, !dbg !43
  %195 = extractelement <8 x float> %189, i64 5, !dbg !42
  %196 = fmul float %195, 0x3FB99999A0000000, !dbg !43
  %197 = extractelement <8 x float> %189, i64 4, !dbg !42
  %198 = fmul float %197, 0x3FB99999A0000000, !dbg !43
  %199 = extractelement <8 x float> %189, i64 3, !dbg !42
  %200 = fmul float %199, 0x3FB99999A0000000, !dbg !43
  %201 = extractelement <8 x float> %189, i64 2, !dbg !42
  %202 = fmul float %201, 0x3FB99999A0000000, !dbg !43
  %203 = extractelement <8 x float> %189, i64 1, !dbg !42
  %204 = fmul float %203, 0x3FB99999A0000000, !dbg !43
  %205 = extractelement <8 x float> %189, i64 0, !dbg !42
  %206 = fmul float %205, 0x3FB99999A0000000, !dbg !43
  %207 = extractelement <8 x i1> %190, i64 7, !dbg !42
  %208 = select i1 %207, float %191, float %192, !dbg !42
  %209 = extractelement <8 x i1> %190, i64 6, !dbg !42
  %210 = select i1 %209, float %193, float %194, !dbg !42
  %211 = extractelement <8 x i1> %190, i64 5, !dbg !42
  %212 = select i1 %211, float %195, float %196, !dbg !42
  %213 = extractelement <8 x i1> %190, i64 4, !dbg !42
  %214 = select i1 %213, float %197, float %198, !dbg !42
  %215 = extractelement <8 x i1> %190, i64 3, !dbg !42
  %216 = select i1 %215, float %199, float %200, !dbg !42
  %217 = extractelement <8 x i1> %190, i64 2, !dbg !42
  %218 = select i1 %217, float %201, float %202, !dbg !42
  %219 = extractelement <8 x i1> %190, i64 1, !dbg !42
  %220 = select i1 %219, float %203, float %204, !dbg !42
  %221 = extractelement <8 x i1> %190, i64 0, !dbg !42
  %222 = select i1 %221, float %205, float %206, !dbg !42
  %223 = fadd float %208, %134, !dbg !44
  %224 = fadd float %210, %132, !dbg !44
  %225 = fadd float %212, %130, !dbg !44
  %226 = fadd float %214, %128, !dbg !44
  %227 = fadd float %216, %126, !dbg !44
  %228 = fadd float %218, %124, !dbg !44
  %229 = fadd float %220, %122, !dbg !44
  %230 = fadd float %222, %120, !dbg !44
  %231 = shl i32 %148, 8, !dbg !45
  %232 = shl i32 %146, 8, !dbg !45
  %233 = shl i32 %144, 15, !dbg !46
  %234 = add i32 %233, %.decomposed, !dbg !47
  %235 = add i32 %234, %231, !dbg !48
  %236 = add i32 %234, %232, !dbg !48
  %237 = sext i32 %235 to i64, !dbg !49
  %238 = getelementptr float, ptr addrspace(1) %6, i64 %237, !dbg !49
  %239 = sext i32 %236 to i64, !dbg !49
  %240 = getelementptr float, ptr addrspace(1) %6, i64 %239, !dbg !49
  %241 = shl i32 %12, 7, !dbg !50
  %242 = and i32 %241, 896, !dbg !50
  %243 = or disjoint i32 %242, %14, !dbg !50
  %244 = and i32 %16, 508, !dbg !50
  %245 = lshr exact i32 %242, 3, !dbg !50
  %246 = or disjoint i32 %245, %243, !dbg !50
  %247 = zext nneg i32 %246 to i64, !dbg !50
  %248 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %247, !dbg !50
  %249 = bitcast float %223 to <1 x i32>, !dbg !50
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %248, <1 x i32> %249, i1 true) #4, !dbg !50
  %250 = or disjoint i32 %243, 32, !dbg !50
  %251 = lshr i32 %250, 3, !dbg !50
  %252 = and i32 %251, 116, !dbg !50
  %253 = add nuw nsw i32 %252, %250, !dbg !50
  %254 = zext nneg i32 %253 to i64, !dbg !50
  %255 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %254, !dbg !50
  %256 = bitcast float %224 to <1 x i32>, !dbg !50
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %255, <1 x i32> %256, i1 true) #4, !dbg !50
  %257 = or disjoint i32 %243, 64, !dbg !50
  %258 = lshr i32 %257, 3, !dbg !50
  %259 = and i32 %258, 120, !dbg !50
  %260 = add nuw nsw i32 %259, %257, !dbg !50
  %261 = zext nneg i32 %260 to i64, !dbg !50
  %262 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %261, !dbg !50
  %263 = bitcast float %225 to <1 x i32>, !dbg !50
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %262, <1 x i32> %263, i1 true) #4, !dbg !50
  %264 = or disjoint i32 %243, 96, !dbg !50
  %265 = lshr i32 %264, 3, !dbg !50
  %266 = and i32 %265, 124, !dbg !50
  %267 = add nuw nsw i32 %266, %264, !dbg !50
  %268 = zext nneg i32 %267 to i64, !dbg !50
  %269 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %268, !dbg !50
  %270 = bitcast float %226 to <1 x i32>, !dbg !50
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %269, <1 x i32> %270, i1 true) #4, !dbg !50
  %271 = or disjoint i32 %243, 16, !dbg !50
  %272 = add nuw nsw i32 %271, %245, !dbg !50
  %273 = zext nneg i32 %272 to i64, !dbg !50
  %274 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %273, !dbg !50
  %275 = bitcast float %227 to <1 x i32>, !dbg !50
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %274, <1 x i32> %275, i1 true) #4, !dbg !50
  %276 = or disjoint i32 %243, 48, !dbg !50
  %277 = lshr i32 %276, 3, !dbg !50
  %278 = and i32 %277, 116, !dbg !50
  %279 = add nuw nsw i32 %278, %276, !dbg !50
  %280 = zext nneg i32 %279 to i64, !dbg !50
  %281 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %280, !dbg !50
  %282 = bitcast float %228 to <1 x i32>, !dbg !50
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %281, <1 x i32> %282, i1 true) #4, !dbg !50
  %283 = or disjoint i32 %243, 80, !dbg !50
  %284 = lshr i32 %283, 3, !dbg !50
  %285 = and i32 %284, 120, !dbg !50
  %286 = add nuw nsw i32 %285, %283, !dbg !50
  %287 = zext nneg i32 %286 to i64, !dbg !50
  %288 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %287, !dbg !50
  %289 = bitcast float %229 to <1 x i32>, !dbg !50
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %288, <1 x i32> %289, i1 true) #4, !dbg !50
  %290 = or disjoint i32 %243, 112, !dbg !50
  %291 = lshr i32 %290, 3, !dbg !50
  %292 = and i32 %291, 124, !dbg !50
  %293 = add nuw nsw i32 %292, %290, !dbg !50
  %294 = zext nneg i32 %293 to i64, !dbg !50
  %295 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %294, !dbg !50
  %296 = bitcast float %230 to <1 x i32>, !dbg !50
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %295, <1 x i32> %296, i1 true) #4, !dbg !50
  tail call void @llvm.nvvm.barrier0(), !dbg !50
  %297 = lshr i32 %16, 3, !dbg !50
  %298 = and i32 %297, 60, !dbg !50
  %299 = add nuw nsw i32 %298, %244, !dbg !50
  %300 = zext nneg i32 %299 to i64, !dbg !50
  %301 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %300, !dbg !50
  %302 = or disjoint i32 %244, 512, !dbg !50
  %303 = lshr i32 %302, 3, !dbg !50
  %304 = and i32 %303, 124, !dbg !50
  %305 = add nuw nsw i32 %304, %302, !dbg !50
  %306 = zext nneg i32 %305 to i64, !dbg !50
  %307 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %306, !dbg !50
  %308 = load <4 x i32>, ptr addrspace(3) %307, align 16, !dbg !50
  %.extract = load i32, ptr addrspace(3) %301, align 16, !dbg !50
  %309 = getelementptr inbounds i8, ptr addrspace(3) %301, i64 4, !dbg !50
  %.extract8 = load i32, ptr addrspace(3) %309, align 4, !dbg !50
  %310 = getelementptr inbounds i8, ptr addrspace(3) %301, i64 8, !dbg !50
  %.extract9 = load i32, ptr addrspace(3) %310, align 8, !dbg !50
  %311 = getelementptr inbounds i8, ptr addrspace(3) %301, i64 12, !dbg !50
  %.extract10 = load i32, ptr addrspace(3) %311, align 4, !dbg !50
  tail call void asm sideeffect "@$5 st.global.v4.b32 [ $4 + 0 ], { $0, $1, $2, $3 };", "r,r,r,r,l,b"(i32 %.extract, i32 %.extract8, i32 %.extract9, i32 %.extract10, ptr addrspace(1) %238, i1 %149) #4, !dbg !50
  %.extract11 = extractelement <4 x i32> %308, i64 0, !dbg !50
  %.extract12 = extractelement <4 x i32> %308, i64 1, !dbg !50
  %.extract13 = extractelement <4 x i32> %308, i64 2, !dbg !50
  %.extract14 = extractelement <4 x i32> %308, i64 3, !dbg !50
  tail call void asm sideeffect "@$5 st.global.v4.b32 [ $4 + 0 ], { $0, $1, $2, $3 };", "r,r,r,r,l,b"(i32 %.extract11, i32 %.extract12, i32 %.extract13, i32 %.extract14, ptr addrspace(1) %240, i1 %147) #4, !dbg !50
  ret void, !dbg !51
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

; Function Attrs: convergent nocallback nounwind
declare void @llvm.nvvm.barrier0() #1

declare i32 @__nvvm_reflect(ptr) local_unnamed_addr #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.rn.ftz.f(float) #3

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.approx.ftz.f(float) #3

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.rn.f(float) #3

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.approx.f(float) #3

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { convergent nocallback nounwind }
attributes #2 = { "disable-tail-calls"="false" "frame-pointer"="all" "less-precise-fpmad"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #3 = { mustprogress nocallback nofree nosync nounwind willreturn memory(none) }
attributes #4 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "ctx5it4zwm4i5kce7vrj22bnocsvfsfdgxw3jnbdd4rma2j3yynu.py", directory: "inductor_cache/tx")
!4 = !{ptr @triton_poi_fused__native_batch_norm_legit_no_training_add_leaky_relu_15, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused__native_batch_norm_legit_no_training_add_leaky_relu_15, !"reqntidx", i32 128}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused__native_batch_norm_legit_no_training_add_leaky_relu_15", linkageName: "triton_poi_fused__native_batch_norm_legit_no_training_add_leaky_relu_15", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 22, column: 28, scope: !7)
!11 = !DILocation(line: 22, column: 33, scope: !7)
!12 = !DILocation(line: 23, column: 44, scope: !7)
!13 = !DILocation(line: 23, column: 23, scope: !7)
!14 = !DILocation(line: 25, column: 28, scope: !7)
!15 = !DILocation(line: 25, column: 33, scope: !7)
!16 = !DILocation(line: 26, column: 23, scope: !7)
!17 = !DILocation(line: 27, column: 21, scope: !7)
!18 = !DILocation(line: 32, column: 39, scope: !7)
!19 = !DILocation(line: 32, column: 35, scope: !7)
!20 = !DILocation(line: 32, column: 30, scope: !7)
!21 = !DILocation(line: 32, column: 44, scope: !7)
!22 = !DILocation(line: 33, column: 30, scope: !7)
!23 = !DILocation(line: 33, column: 35, scope: !7)
!24 = !DILocation(line: 34, column: 30, scope: !7)
!25 = !DILocation(line: 34, column: 35, scope: !7)
!26 = !DILocation(line: 35, column: 31, scope: !7)
!27 = !DILocation(line: 35, column: 36, scope: !7)
!28 = !DILocation(line: 36, column: 31, scope: !7)
!29 = !DILocation(line: 36, column: 36, scope: !7)
!30 = !DILocation(line: 37, column: 31, scope: !7)
!31 = !DILocation(line: 37, column: 45, scope: !7)
!32 = !DILocation(line: 40, column: 18, scope: !7)
!33 = !DILocation(line: 41, column: 26, scope: !7)
!34 = !DILocation(line: 31, column: 19, scope: !7)
!35 = !DILocation(line: 30, column: 19, scope: !7)
!36 = !DILocation(line: 43, column: 18, scope: !7)
!37 = !DILocation(line: 38, column: 18, scope: !7)
!38 = !DILocation(line: 46, column: 19, scope: !7)
!39 = !DILocation(line: 47, column: 20, scope: !7)
!40 = !DILocation(line: 48, column: 20, scope: !7)
!41 = !DILocation(line: 50, column: 20, scope: !7)
!42 = !DILocation(line: 53, column: 35, scope: !7)
!43 = !DILocation(line: 52, column: 20, scope: !7)
!44 = !DILocation(line: 54, column: 20, scope: !7)
!45 = !DILocation(line: 55, column: 34, scope: !7)
!46 = !DILocation(line: 55, column: 45, scope: !7)
!47 = !DILocation(line: 55, column: 30, scope: !7)
!48 = !DILocation(line: 55, column: 39, scope: !7)
!49 = !DILocation(line: 55, column: 25, scope: !7)
!50 = !DILocation(line: 55, column: 57, scope: !7)
!51 = !DILocation(line: 55, column: 4, scope: !7)
