import{b as u,o as r,w as a,g as e,C as l,v as s,x as c,B as t}from"./modules/vue-BPvrJPvW.js";import{I as p}from"./slidev/default-DFGfPRPK.js";import{u as m,f as d}from"./slidev/context-B1R5-mFg.js";import"./index-s9m7gpB9.js";import"./modules/shiki-C2lQw1o6.js";const B={__name:"slides.md__slidev_9",setup(f){const{$clicksContext:o,$frontmatter:i}=m();return o.setup(),(x,n)=>(r(),u(p,s(c(t(d)(t(i),8))),{default:a(()=>n[0]||(n[0]=[e("h1",null,"Bibliography",-1),e("p",null,"for this section",-1),e("p",null,[e("strong",null,"Joseph Yiu"),l(", "),e("em",null,"The Definitive Guide to ARM® Cortex®-M0 and Cortex-M0+ Processors, 2nd Edition")],-1),e("ul",null,[e("li",null,[l("Chapter 8 - "),e("em",null,"Exceptions and Interrupts"),e("ul",null,[e("li",null,[l("Section 8.1 - "),e("em",null,"What are Exceptions and Interrupts")]),e("li",null,[l("Section 8.3 - "),e("em",null,"Brief Overview of the NVIC")]),e("li",null,[l("Section 8.4 - "),e("em",null,"Definition of Exception Priority Levels")]),e("li",null,[l("Section 8.5 - "),e("em",null,"Vector Table")]),e("li",null,[l("Section 8.6 - "),e("em",null,"Exception Sequence Overview")])])]),e("li",null,[l("Chapter 11 - "),e("em",null,"Fault Handling"),e("ul",null,[e("li",null,[l("Section 11.1 - "),e("em",null,"Fault Exception Overview")]),e("li",null,[l("Section 11.2 - "),e("em",null,"What Can Cause a Fault")]),e("li",null,[l("Section 11.7 - "),e("em",null,"Lockup")])])])],-1)])),_:1},16))}};export{B as default};
