$date
	Thu Nov 14 03:27:38 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module alu_tb $end
$var wire 1 ! Cout $end
$var wire 8 " Q [7:0] $end
$var reg 3 # F [2:0] $end
$var reg 8 $ a [7:0] $end
$var reg 8 % b [7:0] $end
$scope module myalu $end
$var wire 1 ! Cout $end
$var wire 3 & F [2:0] $end
$var wire 8 ' a [7:0] $end
$var wire 8 ( b [7:0] $end
$var wire 8 ) Q [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1000 )
b101 (
b11 '
b0 &
b101 %
b11 $
b0 #
b1000 "
z!
$end
#10
b11111110 "
b11111110 )
b1 #
b1 &
#20
b1 "
b1 )
b110 $
b110 '
#30
b110001 "
b110001 )
b10 #
b10 &
#40
b11 #
b11 &
#50
b100 #
b100 &
#60
b101 #
b101 &
#70
b110 #
b110 &
#80
b111 #
b111 &
#90
