{
    "DESIGN_NAME": "user_project_wrapper_mini4",
    "FP_PDN_MULTILAYER": 0,
    "DESIGN_IS_CORE": 0,
    "VERILOG_FILES": [
        "dir::../../verilog/rtl/user_project_wrapper_mini4.v",
        "dir::../../verilog/rtl/i2s_example.v",
        "dir::../../ip/EF_I2S/hdl/rtl/bus_wrappers/EF_I2S_WB.pp.v",
        "dir::../../ip/EF_I2S/hdl/rtl/EF_I2S.pp.v",
        "dir::../../ip/IP_Utilities/rtl/aucohl_lib.v"
    ],
    "CLOCK_PERIOD": 40,
    "CLOCK_PORT": "wb_clk_i",
    "CLOCK_NET": "wb_clk_i",
    "RUN_LINTER": 0,
    "QUIT_ON_SYNTH_CHECKS": 0,
    "FP_SIZING": "absolute",
    "DIE_AREA": "0 0 1300 1600",
    "PL_TARGET_DENSITY": 0.24,
    "PL_RESIZER_SETUP_SLACK_MARGIN": 0.1,
    "GLB_RESIZER_SETUP_SLACK_MARGIN": 1,
    "GLB_RESIZER_HOLD_SLACK_MARGIN": 1.5,
    "PL_RESIZER_HOLD_SLACK_MARGIN": 0.5,
    "MAGIC_DEF_LABELS": 0,
    "SYNTH_BUFFERING": 0,
    "RUN_HEURISTIC_DIODE_INSERTION": 1,
    "HEURISTIC_ANTENNA_THRESHOLD": 110,    
    "GRT_REPAIR_ANTENNAS": 1,
    "VDD_NETS": [
        "VPWR"
    ],
    "GND_NETS": [
        "VGND"
    ],
    "IO_SYNC": 0,
    "BASE_SDC_FILE": "dir::base_user_project_wrapper_mini4.sdc",
    "FP_DEF_TEMPLATE": "dir::fixed_dont_change/user_project_wrapper_mini4.def",
    "RUN_CVC": 0,
    "FP_PDN_CORE_RING": 0,
    "FP_PDN_VWIDTH": 3.1,
    "FP_PDN_VSPACING": 3.1,
    "RT_MAX_LAYER": "met4",
    "DRT_MAX_LAYER": "met4",
    "UNIT": 2.4,
    "FP_IO_VEXTEND": "expr::2 * $UNIT",
    "FP_IO_HEXTEND": "expr::2 * $UNIT",
    "FP_IO_VLENGTH": "expr::$UNIT",
    "FP_IO_HLENGTH": "expr::$UNIT",
    "FP_IO_VTHICKNESS_MULT": 4,
    "FP_IO_HTHICKNESS_MULT": 4,
    "FP_PDN_VPITCH": 60,
    "FP_PDN_VOFFSET": 5,
    "MAGIC_EXT_USE_GDS": 1
}