# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../ex3_FSMD.srcs/sources_1/new/FSMD.vhd" \
"../../../../ex3_FSMD.srcs/sources_1/new/HLSM.vhd" \
"../../../../ex3_FSMD.srcs/sim_1/new/ex3_tb.vhd" \

# Do not sort compile order
nosort
