

================================================================
== Vivado HLS Report for 'calculateLayer3'
================================================================
* Date:           Sat Jan  1 17:20:24 2022

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        hlsed_neurons
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.514|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  1195651|  1288151|  1195651|  1288151|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------+-----------------------+-----+-----+-----+-----+---------+
        |                                  |                       |  Latency  |  Interval | Pipeline|
        |             Instance             |         Module        | min | max | min | max |   Type  |
        +----------------------------------+-----------------------+-----+-----+-----+-----+---------+
        |grp_generic_tanh_double_s_fu_322  |generic_tanh_double_s  |    1|   75|    1|   75|   none  |
        +----------------------------------+-----------------------+-----+-----+-----+-----+---------+

        * Loop: 
        +-------------------------+---------+---------+---------------+-----------+-----------+------+----------+
        |                         |      Latency      |   Iteration   |  Initiation Interval  | Trip |          |
        |        Loop Name        |   min   |   max   |    Latency    |  achieved |   target  | Count| Pipelined|
        +-------------------------+---------+---------+---------------+-----------+-----------+------+----------+
        |- Loop 1                 |  1195650|  1288150| 23913 ~ 25763 |          -|          -|    50|    no    |
        | + Loop 1.1              |    23910|    25760|  4782 ~ 5152  |          -|          -|     5|    no    |
        |  ++ Loop 1.1.1          |     4780|     5150|   956 ~ 1030  |          -|          -|     5|    no    |
        |   +++ Loop 1.1.1.1      |      935|      935|            187|          -|          -|     5|    no    |
        |    ++++ Loop 1.1.1.1.1  |      185|      185|             37|          -|          -|     5|    no    |
        +-------------------------+---------+---------+---------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      0|       0|    653|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |       15|     38|    8821|  11164|    -|
|Memory           |       16|      -|       0|      0|    -|
|Multiplexer      |        -|      -|       -|    585|    -|
|Register         |        -|      -|     866|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       31|     38|    9687|  12402|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |       11|     17|       9|     23|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------+---------------------------------------+---------+-------+------+-------+-----+
    |                  Instance                 |                 Module                | BRAM_18K| DSP48E|  FF  |  LUT  | URAM|
    +-------------------------------------------+---------------------------------------+---------+-------+------+-------+-----+
    |grp_generic_tanh_double_s_fu_322           |generic_tanh_double_s                  |       15|     19|  7971|  10323|    0|
    |nerons_dmul_64ns_64ns_64_6_max_dsp_1_U24   |nerons_dmul_64ns_64ns_64_6_max_dsp_1   |        0|     11|   317|    578|    0|
    |nerons_dptohp_64ns_16_2_1_U30              |nerons_dptohp_64ns_16_2_1              |        0|      0|    96|     30|    0|
    |nerons_hadd_16ns_16ns_16_5_full_dsp_1_U25  |nerons_hadd_16ns_16ns_16_5_full_dsp_1  |        0|      2|   109|    116|    0|
    |nerons_hmul_16ns_16ns_16_4_max_dsp_1_U26   |nerons_hmul_16ns_16ns_16_4_max_dsp_1   |        0|      2|    91|     36|    0|
    |nerons_hmul_16ns_16ns_16_4_max_dsp_1_U27   |nerons_hmul_16ns_16ns_16_4_max_dsp_1   |        0|      2|    91|     36|    0|
    |nerons_hmul_16ns_16ns_16_4_max_dsp_1_U28   |nerons_hmul_16ns_16ns_16_4_max_dsp_1   |        0|      2|    91|     36|    0|
    |nerons_hptodp_16ns_64_2_1_U29              |nerons_hptodp_16ns_64_2_1              |        0|      0|    55|      9|    0|
    +-------------------------------------------+---------------------------------------+---------+-------+------+-------+-----+
    |Total                                      |                                       |       15|     38|  8821|  11164|    0|
    +-------------------------------------------+---------------------------------------+---------+-------+------+-------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +----------------------+------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |        Memory        |               Module               | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------------+------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Layer2_Weights_CPU_U  |calculateLayer3_Layer2_Weights_CPU  |       16|  0|   0|    0|  7800|   16|     1|       124800|
    +----------------------+------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                 |                                    |       16|  0|   0|    0|  7800|   16|     1|       124800|
    +----------------------+------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |mul_ln28_fu_530_p2    |     *    |      0|  0|  13|           4|           4|
    |add_ln28_1_fu_596_p2  |     +    |      0|  0|  15|           5|           5|
    |add_ln28_2_fu_677_p2  |     +    |      0|  0|  21|          15|          15|
    |add_ln28_3_fu_587_p2  |     +    |      0|  0|  13|           4|           4|
    |add_ln28_4_fu_606_p2  |     +    |      0|  0|  11|           8|           8|
    |add_ln28_5_fu_601_p2  |     +    |      0|  0|  11|           8|           8|
    |add_ln28_fu_521_p2    |     +    |      0|  0|  13|           4|           4|
    |add_ln29_1_fu_536_p2  |     +    |      0|  0|  15|           8|           8|
    |add_ln29_2_fu_711_p2  |     +    |      0|  0|  15|           8|           8|
    |add_ln29_3_fu_720_p2  |     +    |      0|  0|  15|           9|           9|
    |add_ln29_fu_701_p2    |     +    |      0|  0|  39|          32|          32|
    |add_ln30_1_fu_743_p2  |     +    |      0|  0|  11|           9|           9|
    |add_ln30_2_fu_748_p2  |     +    |      0|  0|  11|           9|           9|
    |add_ln30_fu_730_p2    |     +    |      0|  0|  21|          15|          15|
    |add_ln31_1_fu_781_p2  |     +    |      0|  0|  21|          15|          15|
    |add_ln31_2_fu_611_p2  |     +    |      0|  0|  13|           4|           4|
    |add_ln31_3_fu_625_p2  |     +    |      0|  0|  14|          10|          10|
    |add_ln31_fu_772_p2    |     +    |      0|  0|  15|           9|           2|
    |add_ln32_1_fu_804_p2  |     +    |      0|  0|  21|          15|          15|
    |add_ln32_2_fu_630_p2  |     +    |      0|  0|  11|          10|          10|
    |add_ln32_3_fu_636_p2  |     +    |      0|  0|  11|          10|          10|
    |add_ln32_fu_795_p2    |     +    |      0|  0|  15|           9|           3|
    |add_ln33_1_fu_831_p2  |     +    |      0|  0|  21|          15|          15|
    |add_ln33_2_fu_762_p2  |     +    |      0|  0|  11|           9|           9|
    |add_ln33_3_fu_767_p2  |     +    |      0|  0|  11|           9|           9|
    |add_ln33_fu_822_p2    |     +    |      0|  0|  15|           9|           3|
    |add_ln35_1_fu_554_p2  |     +    |      0|  0|  11|          11|          11|
    |add_ln35_2_fu_549_p2  |     +    |      0|  0|  11|          11|          11|
    |add_ln35_3_fu_374_p2  |     +    |      0|  0|  13|          11|           5|
    |add_ln35_4_fu_380_p2  |     +    |      0|  0|  17|          13|           8|
    |add_ln35_fu_459_p2    |     +    |      0|  0|  15|           5|           5|
    |i_fu_392_p2           |     +    |      0|  0|  15|           6|           1|
    |j_fu_437_p2           |     +    |      0|  0|  12|           3|           1|
    |k_fu_479_p2           |     +    |      0|  0|  12|           3|           1|
    |m_fu_507_p2           |     +    |      0|  0|  12|           3|           1|
    |n_fu_581_p2           |     +    |      0|  0|  12|           3|           1|
    |sub_ln28_fu_663_p2    |     -    |      0|  0|  15|           9|           9|
    |icmp_ln20_fu_386_p2   |   icmp   |      0|  0|  11|           6|           5|
    |icmp_ln21_fu_431_p2   |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln22_fu_473_p2   |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln25_fu_501_p2   |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln26_fu_575_p2   |   icmp   |      0|  0|   9|           3|           3|
    |or_ln28_fu_403_p2     |    or    |      0|  0|  13|          13|           1|
    |or_ln29_fu_695_p2     |    or    |      0|  0|  32|          32|           1|
    |or_ln30_fu_417_p2     |    or    |      0|  0|  13|          13|           2|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 653|         416|         318|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+-----+-----------+-----+-----------+
    |             Name            | LUT | Input Size| Bits| Total Bits|
    +-----------------------------+-----+-----------+-----+-----------+
    |Layer2_Neurons_CPU_address0  |   21|          4|   10|         40|
    |Layer2_Neurons_CPU_address1  |   21|          4|   10|         40|
    |Layer2_Weights_CPU_address0  |   27|          5|   13|         65|
    |Layer2_Weights_CPU_address1  |   15|          3|   13|         39|
    |ap_NS_fsm                    |  265|         62|    1|         62|
    |grp_fu_333_p0                |   15|          3|   64|        192|
    |grp_fu_333_p1                |   15|          3|   64|        192|
    |grp_fu_339_p0                |   15|          3|   16|         48|
    |grp_fu_339_p1                |   38|          7|   16|        112|
    |grp_fu_344_p0                |   21|          4|   16|         64|
    |grp_fu_344_p1                |   21|          4|   16|         64|
    |grp_fu_348_p0                |   15|          3|   16|         48|
    |grp_fu_348_p1                |   15|          3|   16|         48|
    |i_0_reg_221                  |    9|          2|    6|         12|
    |j_0_reg_256                  |    9|          2|    3|          6|
    |k_0_reg_267                  |    9|          2|    3|          6|
    |m_0_reg_288                  |    9|          2|    3|          6|
    |n_0_reg_311                  |    9|          2|    3|          6|
    |phi_mul1_reg_244             |    9|          2|   11|         22|
    |phi_mul_reg_232              |    9|          2|   13|         26|
    |somme_0_reg_278              |    9|          2|   16|         32|
    |somme_1_reg_299              |    9|          2|   16|         32|
    +-----------------------------+-----+-----------+-----+-----------+
    |Total                        |  585|        126|  345|       1162|
    +-----------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------+----+----+-----+-----------+
    |                      Name                     | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------+----+----+-----+-----------+
    |Layer2_Neurons_CPU_l_1_reg_1068                |  16|   0|   16|          0|
    |Layer2_Neurons_CPU_l_2_reg_1098                |  16|   0|   16|          0|
    |Layer2_Neurons_CPU_l_3_reg_1108                |  16|   0|   16|          0|
    |Layer2_Neurons_CPU_l_4_reg_1143                |  16|   0|   16|          0|
    |Layer2_Neurons_CPU_l_5_reg_1153                |  16|   0|   16|          0|
    |Layer2_Neurons_CPU_l_reg_1058                  |  16|   0|   16|          0|
    |Layer2_Weights_CPU_l_1_reg_1063                |  16|   0|   16|          0|
    |Layer2_Weights_CPU_l_2_reg_1093                |  16|   0|   16|          0|
    |Layer2_Weights_CPU_l_3_reg_1133                |  16|   0|   16|          0|
    |Layer2_Weights_CPU_l_4_reg_1138                |  16|   0|   16|          0|
    |Layer2_Weights_CPU_l_5_reg_1148                |  16|   0|   16|          0|
    |Layer2_Weights_CPU_l_reg_1053                  |  16|   0|   16|          0|
    |add_ln28_1_reg_1000                            |   5|   0|    5|          0|
    |add_ln28_4_reg_1006                            |   8|   0|    8|          0|
    |add_ln30_reg_1048                              |  14|   0|   15|          1|
    |add_ln31_3_reg_1011                            |  10|   0|   10|          0|
    |add_ln32_3_reg_1016                            |  10|   0|   10|          0|
    |add_ln33_3_reg_1088                            |   9|   0|    9|          0|
    |add_ln35_1_reg_976                             |  11|   0|   11|          0|
    |add_ln35_3_reg_857                             |  11|   0|   11|          0|
    |add_ln35_4_reg_862                             |  13|   0|   13|          0|
    |ap_CS_fsm                                      |  61|   0|   61|          0|
    |grp_generic_tanh_double_s_fu_322_ap_start_reg  |   1|   0|    1|          0|
    |i_0_reg_221                                    |   6|   0|    6|          0|
    |i_reg_870                                      |   6|   0|    6|          0|
    |j_0_reg_256                                    |   3|   0|    3|          0|
    |j_reg_906                                      |   3|   0|    3|          0|
    |k_0_reg_267                                    |   3|   0|    3|          0|
    |k_reg_929                                      |   3|   0|    3|          0|
    |m_0_reg_288                                    |   3|   0|    3|          0|
    |m_reg_948                                      |   3|   0|    3|          0|
    |mul_ln28_reg_958                               |   8|   0|    8|          0|
    |n_0_reg_311                                    |   3|   0|    3|          0|
    |n_reg_995                                      |   3|   0|    3|          0|
    |phi_mul1_reg_244                               |  11|   0|   11|          0|
    |phi_mul_reg_232                                |  13|   0|   13|          0|
    |reg_363                                        |  16|   0|   16|          0|
    |reg_368                                        |  64|   0|   64|          0|
    |shl_ln28_1_reg_911                             |   3|   0|    4|          1|
    |shl_ln28_2_reg_953                             |   3|   0|    5|          2|
    |somme_0_reg_278                                |  16|   0|   16|          0|
    |somme_1_reg_299                                |  16|   0|   16|          0|
    |somme_reg_898                                  |  16|   0|   16|          0|
    |sub_ln28_reg_1021                              |   8|   0|    9|          1|
    |tmp_1_reg_1158                                 |  16|   0|   16|          0|
    |tmp_2_reg_1163                                 |  16|   0|   16|          0|
    |tmp_3_reg_1168                                 |  16|   0|   16|          0|
    |tmp_4_reg_1173                                 |  16|   0|   16|          0|
    |tmp_5_reg_1178                                 |  16|   0|   16|          0|
    |tmp_6_reg_1183                                 |  16|   0|   16|          0|
    |tmp_i_reg_1198                                 |  64|   0|   64|          0|
    |tmp_reg_1193                                   |  64|   0|   64|          0|
    |tmp_s_reg_1203                                 |  16|   0|   16|          0|
    |zext_ln22_reg_921                              |   3|   0|   11|          8|
    |zext_ln25_reg_940                              |   3|   0|    4|          1|
    |zext_ln26_1_reg_981                            |   3|   0|    9|          6|
    |zext_ln26_3_reg_987                            |   3|   0|    8|          5|
    |zext_ln28_2_reg_880                            |  12|   0|   32|         20|
    |zext_ln28_3_reg_885                            |  12|   0|   15|          3|
    |zext_ln28_4_reg_934                            |   3|   0|    8|          5|
    |zext_ln29_2_reg_963                            |   8|   0|    9|          1|
    |zext_ln30_2_reg_893                            |  11|   0|   15|          4|
    |zext_ln31_2_reg_970                            |   8|   0|   10|          2|
    |zext_ln35_1_reg_916                            |   5|   0|   11|          6|
    +-----------------------------------------------+----+----+-----+-----------+
    |Total                                          | 866|   0|  932|         66|
    +-----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+--------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+-----------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                       |  in |    1| ap_ctrl_hs |   calculateLayer3  | return value |
|ap_rst                       |  in |    1| ap_ctrl_hs |   calculateLayer3  | return value |
|ap_start                     |  in |    1| ap_ctrl_hs |   calculateLayer3  | return value |
|ap_done                      | out |    1| ap_ctrl_hs |   calculateLayer3  | return value |
|ap_idle                      | out |    1| ap_ctrl_hs |   calculateLayer3  | return value |
|ap_ready                     | out |    1| ap_ctrl_hs |   calculateLayer3  | return value |
|Layer2_Neurons_CPU_address0  | out |   10|  ap_memory | Layer2_Neurons_CPU |     array    |
|Layer2_Neurons_CPU_ce0       | out |    1|  ap_memory | Layer2_Neurons_CPU |     array    |
|Layer2_Neurons_CPU_q0        |  in |   16|  ap_memory | Layer2_Neurons_CPU |     array    |
|Layer2_Neurons_CPU_address1  | out |   10|  ap_memory | Layer2_Neurons_CPU |     array    |
|Layer2_Neurons_CPU_ce1       | out |    1|  ap_memory | Layer2_Neurons_CPU |     array    |
|Layer2_Neurons_CPU_q1        |  in |   16|  ap_memory | Layer2_Neurons_CPU |     array    |
|Layer3_Neurons_CPU_address0  | out |   11|  ap_memory | Layer3_Neurons_CPU |     array    |
|Layer3_Neurons_CPU_ce0       | out |    1|  ap_memory | Layer3_Neurons_CPU |     array    |
|Layer3_Neurons_CPU_we0       | out |    1|  ap_memory | Layer3_Neurons_CPU |     array    |
|Layer3_Neurons_CPU_d0        | out |   16|  ap_memory | Layer3_Neurons_CPU |     array    |
+-----------------------------+-----+-----+------------+--------------------+--------------+

