
---------- Begin Simulation Statistics ----------
final_tick                               3000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 188025                       # Simulator instruction rate (inst/s)
host_mem_usage                              134382768                       # Number of bytes of host memory used
host_op_rate                                   221712                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 38754.76                       # Real time elapsed on the host
host_tick_rate                               52172323                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  7286851474                       # Number of instructions simulated
sim_ops                                    8592390304                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.021926                       # Number of seconds simulated
sim_ticks                                2021925967074                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   364                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      9162003                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      18324007                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     46.125541                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits       430259949                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups    932801952                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            4                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect      1883796                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted    834024057                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits     24468842                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups     24472094                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         3252                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups      1070760529                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS        90070179                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted           45                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads        1816137126                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes       1710899253                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts      1509957                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches         1054537589                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events     386667867                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls     53766102                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts     32725383                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts   5286851473                       # Number of instructions committed
system.switch_cpus.commit.committedOps     6248989581                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples   4843936346                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.290064                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.436132                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   3265189119     67.41%     67.41% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    410461932      8.47%     75.88% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    318063355      6.57%     82.45% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     94278333      1.95%     84.39% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4    200438762      4.14%     88.53% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     48588975      1.00%     89.54% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     60212940      1.24%     90.78% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     60035063      1.24%     92.02% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8    386667867      7.98%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   4843936346                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls     89805763                       # Number of function calls committed.
system.switch_cpus.commit.int_insts        5637889777                       # Number of committed integer instructions.
system.switch_cpus.commit.loads            1254830943                       # Number of loads committed
system.switch_cpus.commit.membars            59739102                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu   3755382785     60.10%     60.10% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult    221053666      3.54%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       373360      0.01%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead   1254830943     20.08%     83.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite   1017348827     16.28%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   6248989581                       # Class of committed instruction
system.switch_cpus.commit.refs             2272179770                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts         200693971                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts          5286851473                       # Number of Instructions Simulated
system.switch_cpus.committedOps            6248989581                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.917133                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.917133                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles    3636122853                       # Number of cycles decode is blocked
system.switch_cpus.decode.BranchMispred        560523                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.BranchResolved    429091804                       # Number of times decode resolved a branch
system.switch_cpus.decode.DecodedInsts     6300813858                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles        277063872                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles         707703521                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles        1576082                       # Number of cycles decode is squashing
system.switch_cpus.decode.SquashedInsts         60030                       # Number of squashed instructions handled by decode
system.switch_cpus.decode.UnblockCycles     226276195                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.fetch.Branches          1070760529                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines         627418629                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles            4217831009                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        214879                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           40                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts             5362754634                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles            3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.SquashCycles         3899842                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.220833                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles    628961556                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches    544798970                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.106009                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples   4848742529                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.305995                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.617621                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       3602977688     74.31%     74.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1        224590051      4.63%     78.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         92818851      1.91%     80.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3        108993517      2.25%     83.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         96263240      1.99%     85.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         67880311      1.40%     86.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6        155048983      3.20%     89.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         60884065      1.26%     90.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        439285823      9.06%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   4848742529                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                     797                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts      2076606                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches       1056960798                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.317103                       # Inst execution rate
system.switch_cpus.iew.exec_refs           2398757000                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores         1019016391                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         3230540                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts    1261163101                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts     53953885                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts       199224                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts   1022376813                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts   6281697166                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts    1379740609                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      1583052                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts    6386295322                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents        3243473                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents     625589740                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles        1576082                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles     628833276                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked          140                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads    211463245                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses         3414                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation       103185                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads    122086933                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      6332125                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      5027953                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents       103185                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       961095                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect      1115511                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers        6017305452                       # num instructions consuming a value
system.switch_cpus.iew.wb_count            6262989565                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.584102                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers        3514719374                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.291673                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent             6263226445                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads       7814251787                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      4451493394                       # number of integer regfile writes
system.switch_cpus.ipc                       1.090355                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.090355                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    3767100683     58.97%     58.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult    221165060      3.46%     62.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     62.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     62.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     62.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     62.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     62.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     62.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     62.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            4      0.00%     62.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     62.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     62.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     62.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     62.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     62.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     62.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       373727      0.01%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead   1379786910     21.60%     84.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite   1019451990     15.96%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     6387878374                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt           149906465                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.023467                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu        13359973      8.91%      8.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult       11966781      7.98%     16.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     16.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     16.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     16.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     16.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     16.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     16.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     16.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     16.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     16.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     16.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     16.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     16.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     16.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     16.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     16.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     16.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     16.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     16.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     16.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     16.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     16.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     16.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     16.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     16.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     16.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     16.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     16.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     16.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     16.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     16.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     16.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     16.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     16.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     16.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     16.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     16.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     16.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     16.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     16.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     16.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     16.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       63352650     42.26%     59.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      61227061     40.84%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses     6211787387                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads  17152375493                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   6062162480                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes   6112978060                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded         6227743280                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        6387878374                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded     53953886                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined     32707437                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        28591                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved       187784                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     28622768                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples   4848742529                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.317430                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.048213                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   2863387589     59.05%     59.05% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    545088312     11.24%     70.30% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    354337458      7.31%     77.60% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    296705593      6.12%     83.72% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    250092324      5.16%     88.88% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5    225728595      4.66%     93.54% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6    152597026      3.15%     96.68% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     87041116      1.80%     98.48% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     73764516      1.52%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   4848742529                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.317430                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses      325997452                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads    622058840                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses    200827085                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes    201529417                       # Number of vector instruction queue writes
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.memDep0.conflictingLoads    113554064                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     64962155                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads   1261163101                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores   1022376813                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads      7666585625                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes      215062952                       # number of misc regfile writes
system.switch_cpus.numCycles               4848743326                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       694247495                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps    6320897215                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents      179904004                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles        370176285                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents      340024409                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents       8365985                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups   10132005641                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts     6294789589                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands   6369280651                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles         830416343                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents      800998736                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles        1576082                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles    1410041145                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         48383299                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups   7729430354                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles   1542285173                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts     66090567                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts        1297847068                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts     53954250                       # count of temporary serializing insts renamed
system.switch_cpus.rename.vec_rename_lookups    134132119                       # Number of vector rename lookups
system.switch_cpus.rob.rob_reads          10738978711                       # The number of ROB reads
system.switch_cpus.rob.rob_writes         12568424862                       # The number of ROB writes
system.switch_cpus.timesIdled                       8                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads        133944773                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes        67072289                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     11802298                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       414611                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     23604596                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         414611                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            9160912                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      7407535                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1754468                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1092                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1092                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       9160912                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port     13734948                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port     13751063                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     27486011                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               27486011                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port   1056824960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port   1064076032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   2120900992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              2120900992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           9162004                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 9162004    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             9162004                       # Request fanout histogram
system.membus.reqLayer0.occupancy         42846613197                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         43299454870                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               2.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy        85681013909                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.pwrStateResidencyTicks::OFF 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          11801206                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     17227482                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           34                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4133892                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             1092                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            1092                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            34                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     11801172                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          102                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     35406792                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              35406894                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         8704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   2767643008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             2767651712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         9559110                       # Total snoops (count)
system.tol2bus.snoopTraffic                 948164480                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         21361408                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.019409                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.137959                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               20946796     98.06%     98.06% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 414612      1.94%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           21361408                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        26222844840                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       24607720440                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             70890                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.data    586022144                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         586024192                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks    470800768                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total      470800768                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.data      4578298                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            4578314                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks      3678131                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total           3678131                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.inst         1013                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.data    289833631                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            289834644                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus.inst         1013                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total            1013                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks     232847679                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total           232847679                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks     232847679                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.inst         1013                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data    289833631                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           522682322                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples   7356262.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.inst::samples        32.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples   9039716.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000096272764                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds       414490                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds       414490                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState           17647823                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState           6952707                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                    4578314                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                   3678131                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  9156628                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                 7356262                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                116880                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0          1319206                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1           630804                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2           771138                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3          1430603                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4          1716092                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5           972847                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6               10                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                4                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                2                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9             1456                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               4                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12           23332                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13          118116                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14          749462                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15         1306672                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0           758416                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1           630800                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2           630036                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3          1226471                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4          1575732                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5           898378                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9             1456                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12           23334                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13          118124                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14          746746                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15          746752                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.40                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                129999936734                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat               45198740000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat           299495211734                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    14380.92                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               33130.92                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 7437674                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                6577368                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                82.28                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               89.41                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              9156628                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6             7356262                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                4516529                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                4514845                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                   3985                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                   3984                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                    203                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                    202                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                349389                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                349563                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                408859                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                408936                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                414527                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                414503                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                415449                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                417335                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                417911                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                422293                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                424778                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                421924                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                417978                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                414589                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                414524                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                414490                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                414490                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                414490                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                   219                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples      2380951                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   440.724547                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   343.914781                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   296.693664                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        37756      1.59%      1.59% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255       565443     23.75%     25.33% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383       460813     19.35%     44.69% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511       404305     16.98%     61.67% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639       264318     11.10%     72.77% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767       172244      7.23%     80.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895       109022      4.58%     84.58% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023        97806      4.11%     88.69% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151       269244     11.31%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total      2380951                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples       414490                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     21.809317                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    20.845015                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev     6.652727                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::8-9           1802      0.43%      0.43% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::10-11         4680      1.13%      1.56% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::12-13        14237      3.43%      5.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::14-15        32900      7.94%     12.94% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-17        50557     12.20%     25.13% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::18-19        53302     12.86%     37.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::20-21        63444     15.31%     53.30% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::22-23        52420     12.65%     65.95% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-25        27827      6.71%     72.66% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::26-27        21483      5.18%     77.84% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::28-29        29358      7.08%     84.93% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::30-31        15391      3.71%     88.64% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-33        15979      3.86%     92.49% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::34-35        11984      2.89%     95.39% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::36-37        11707      2.82%     98.21% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::38-39          729      0.18%     98.39% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-41         4254      1.03%     99.41% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::42-43          256      0.06%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::44-45         2180      0.53%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total       414490                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples       414490                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.747702                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.728351                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.815688                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16           63875     15.41%     15.41% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17             155      0.04%     15.45% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18          338716     81.72%     97.17% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19             161      0.04%     97.21% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20           11580      2.79%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21               3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total       414490                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             578543872                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                7480320                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten              470799680                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              586024192                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys           470800768                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      286.14                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                      232.85                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   289.83                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                   232.85                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        4.05                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    2.24                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   1.82                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 2021925555780                       # Total gap between requests
system.mem_ctrls0.avgGap                    244890.57                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.inst         2048                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.data    578541824                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks    470799680                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.inst 1012.895641754744                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.data 286134029.346894502640                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 232847140.630628883839                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.inst           32                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data      9156596                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks      7356262                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.inst      1518196                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data 299493693538                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 47183894164027                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.inst     47443.62                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     32707.97                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks   6414112.79                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   85.48                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          3421852140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          1818757545                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy        15701174160                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        8542070640                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    159609100560.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    488910820740                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    364705056000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      1042708831785                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       515.700797                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 942970375703                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  67516540000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 1011439051371                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy         13578138000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          7216951500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy        48842626560                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy       29857528260                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    159609100560.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    825769873890                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy     81034400160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      1165908618930                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       576.632695                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 203649847105                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  67516540000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 1750759579969                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.data    586710016                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         586712320                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks    477363712                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total      477363712                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.data      4583672                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            4583690                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks      3729404                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total           3729404                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.inst         1140                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.data    290173837                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            290174977                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus.inst         1140                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total            1140                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks     236093566                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           236093566                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks     236093566                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.inst         1140                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data    290173837                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           526268543                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples   7458808.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.inst::samples        36.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples   9060595.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000105274126                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds       420170                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds       420170                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState           17749628                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState           7047318                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                    4583690                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                   3729404                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  9167380                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                 7458808                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                106749                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0          1320664                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1           630078                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2           804652                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3          1486775                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4          1681915                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5           975341                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                8                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                8                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8              730                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                2                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               2                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13          104994                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14          748788                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15         1306674                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0           746746                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1           618404                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2           711712                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3          1377120                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4          1554591                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5           851708                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13          105002                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14          746746                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15          746752                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.01                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     24.81                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                134151666070                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat               45303155000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat           304038497320                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    14806.00                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               33556.00                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                 7348444                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                6746789                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                81.10                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               90.45                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              9167380                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6             7458808                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                4512508                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                4512362                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                  17877                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                  17876                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      4                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      4                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                362516                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                363828                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                420224                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                421012                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                421315                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                420857                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                420637                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                421366                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                421439                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                421095                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                421435                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                420671                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                420237                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                420223                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                420200                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                420170                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                420170                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                420170                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                  1224                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     4                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples      2424178                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   436.124014                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   340.575611                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   292.142752                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        20531      0.85%      0.85% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255       638860     26.35%     27.20% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383       402407     16.60%     43.80% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511       436111     17.99%     61.79% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639       246850     10.18%     71.97% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767       218425      9.01%     80.98% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895       121549      5.01%     86.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023        99077      4.09%     90.08% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151       240368      9.92%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total      2424178                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples       420170                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     21.564165                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    20.752836                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev     5.813976                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::10-11         5637      1.34%      1.34% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::12-13        23489      5.59%      6.93% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::14-15        29539      7.03%     13.96% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-17        40674      9.68%     23.64% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::18-19        50199     11.95%     35.59% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::20-21        59991     14.28%     49.87% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::22-23        47762     11.37%     61.23% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-25        45744     10.89%     72.12% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::26-27        30755      7.32%     79.44% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::28-29        27679      6.59%     86.03% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::30-31        26457      6.30%     92.33% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-33        30090      7.16%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::34-35         1656      0.39%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::36-37          292      0.07%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::38-39          205      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-41            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total       420170                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples       420170                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.751817                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.736376                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.723971                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16           56439     13.43%     13.43% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17            1216      0.29%     13.72% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18          357086     84.99%     98.71% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19            1217      0.29%     99.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20            4127      0.98%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22              84      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::26               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total       420170                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             579880384                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                6831936                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten              477361984                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              586712320                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys           477363712                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      286.80                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                      236.09                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   290.17                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                   236.09                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        4.09                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    2.24                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   1.84                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 2021925911481                       # Total gap between requests
system.mem_ctrls1.avgGap                    243221.83                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.inst         2304                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.data    579878080                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks    477361984                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.inst 1139.507596974087                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.data 286794912.100150704384                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 236092711.490721523762                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.inst           36                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data      9167344                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks      7458808                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.inst      1847692                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data 304036649628                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 46473660887978                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.inst     51324.78                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     33165.18                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks   6230708.83                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   85.33                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          3302599860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          1755373455                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy        15430896600                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        8344170000                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    159609100560.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    495185724450                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    359421046080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      1043048911005                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       515.868992                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 929041408338                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  67516540000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 1025368018736                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy         14006038200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          7444382055                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy        49262008740                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy       30590666820                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    159609100560.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    829664640000                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy     77754583200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      1168331419575                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       577.830959                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 194954216744                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  67516540000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 1759455210330                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data      2640294                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2640294                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data      2640294                       # number of overall hits
system.l2.overall_hits::total                 2640294                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           34                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data      9161970                       # number of demand (read+write) misses
system.l2.demand_misses::total                9162004                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           34                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data      9161970                       # number of overall misses
system.l2.overall_misses::total               9162004                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      3479031                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 767221391484                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     767224870515                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      3479031                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 767221391484                       # number of overall miss cycles
system.l2.overall_miss_latency::total    767224870515                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst           34                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data     11802264                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             11802298                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           34                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data     11802264                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            11802298                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.776289                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.776290                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.776289                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.776290                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 102324.441176                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 83739.784291                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83739.853259                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 102324.441176                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 83739.784291                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83739.853259                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             7407535                       # number of writebacks
system.l2.writebacks::total                   7407535                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           34                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data      9161970                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           9162004                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           34                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      9161970                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          9162004                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      3188890                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data 688977832262                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 688981021152                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      3188890                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 688977832262                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 688981021152                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.776289                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.776290                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.776289                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.776290                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 93790.882353                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 75199.747681                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75199.816672                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 93790.882353                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 75199.747681                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75199.816672                       # average overall mshr miss latency
system.l2.replacements                        9559110                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      9819947                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          9819947                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      9819947                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      9819947                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           34                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               34                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           34                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           34                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        17504                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         17504                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_misses::.switch_cpus.data         1092                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1092                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     92087778                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      92087778                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data         1092                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1092                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 84329.467033                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84329.467033                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         1092                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1092                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     82714986                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     82714986                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 75746.324176                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75746.324176                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus.inst           34                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               34                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      3479031                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      3479031                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           34                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             34                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 102324.441176                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 102324.441176                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           34                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           34                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      3188890                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      3188890                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 93790.882353                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 93790.882353                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      2640294                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2640294                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      9160878                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         9160878                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 767129303706                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 767129303706                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data     11801172                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      11801172                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.776268                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.776268                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 83739.714000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83739.714000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      9160878                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      9160878                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 688895117276                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 688895117276                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.776268                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.776268                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 75199.682528                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75199.682528                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                          512                       # Cycle average of tags in use
system.l2.tags.total_refs                    23861251                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   9559622                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.496045                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      25.535773                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         8.019036                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.000975                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   478.444215                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.049875                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.015662                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.934461                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           512                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           40                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          339                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          116                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           15                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 387232630                       # Number of tag accesses
system.l2.tags.data_accesses                387232630                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    978074032926                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   2021925967074                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2002099772                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    627418577                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2629518349                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2002099772                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    627418577                       # number of overall hits
system.cpu.icache.overall_hits::total      2629518349                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          785                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           52                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            837                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          785                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           52                       # number of overall misses
system.cpu.icache.overall_misses::total           837                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      5439765                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      5439765                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      5439765                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      5439765                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   2002100557                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    627418629                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2629519186                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2002100557                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    627418629                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2629519186                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 104610.865385                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  6499.121864                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 104610.865385                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  6499.121864                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          304                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   101.333333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          195                       # number of writebacks
system.cpu.icache.writebacks::total               195                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           18                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           18                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           18                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           18                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           34                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           34                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           34                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      3521565                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      3521565                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      3521565                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      3521565                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 103575.441176                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 103575.441176                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 103575.441176                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 103575.441176                       # average overall mshr miss latency
system.cpu.icache.replacements                    195                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2002099772                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    627418577                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2629518349                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          785                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           52                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           837                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      5439765                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      5439765                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   2002100557                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    627418629                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2629519186                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 104610.865385                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  6499.121864                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           18                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           34                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           34                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      3521565                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      3521565                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 103575.441176                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 103575.441176                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.752491                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2629519168                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               819                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          3210646.114774                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   600.860921                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    22.891570                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.962918                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.036685                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999603                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses      102551249073                       # Number of tag accesses
system.cpu.icache.tags.data_accesses     102551249073                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    778851097                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data   1903684916                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       2682536013                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    778851097                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data   1903684916                       # number of overall hits
system.cpu.dcache.overall_hits::total      2682536013                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      7212603                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data     65342807                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       72555410                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      7212603                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data     65342807                       # number of overall misses
system.cpu.dcache.overall_misses::total      72555410                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 4448890854336                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 4448890854336                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 4448890854336                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 4448890854336                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    786063700                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data   1969027723                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   2755091423                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    786063700                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data   1969027723                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   2755091423                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.009176                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.033185                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.026335                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.009176                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.033185                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.026335                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 68085.395449                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61317.148567                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 68085.395449                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61317.148567                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        47483                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          161                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               499                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    95.156313                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          161                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     16379099                       # number of writebacks
system.cpu.dcache.writebacks::total          16379099                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data     53540907                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     53540907                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data     53540907                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     53540907                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data     11801900                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     11801900                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data     11801900                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     11801900                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 805884395496                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 805884395496                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 805884395496                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 805884395496                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.005994                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004284                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.005994                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004284                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 68284.292825                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 68284.292825                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 68284.292825                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 68284.292825                       # average overall mshr miss latency
system.cpu.dcache.replacements               19014739                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    421359358                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    940105467                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total      1361464825                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      3681555                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data     65339167                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      69020722                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 4448557635057                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 4448557635057                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    425040913                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data   1005444634                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total   1430485547                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.008662                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.064985                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.048250                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 68084.088600                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 64452.493485                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data     53538359                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     53538359                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data     11800808                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     11800808                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 805790939958                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 805790939958                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.011737                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008250                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 68282.692165                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68282.692165                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    357491739                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    963579449                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total     1321071188                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      3531048                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         3640                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3534688                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    333219279                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    333219279                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    361022787                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    963583089                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total   1324605876                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.009781                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000004                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002668                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 91543.757967                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total    94.271200                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data         2548                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2548                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         1092                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1092                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     93455538                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     93455538                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 85581.994505                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 85581.994505                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     18661767                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data     53765748                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     72427515                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          128                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data          726                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          854                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data     59424168                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     59424168                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     18661895                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data     53766474                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     72428369                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000007                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000014                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000012                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 81851.471074                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 69583.334895                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.switch_cpus.data          362                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          362                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data          364                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          364                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data     26898168                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     26898168                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000007                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 73896.065934                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 73896.065934                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     18661895                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data     53765738                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     72427633                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     18661895                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data     53765738                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     72427633                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999543                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          2846406156                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          19014995                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            149.692711                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   123.901438                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   132.098105                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.483990                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.516008                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          138                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           60                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       92817332595                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      92817332595                       # Number of data accesses

---------- End Simulation Statistics   ----------
