// Seed: 758660479
module module_0 (
    input tri1 id_0,
    output supply1 id_1,
    input tri1 id_2
);
  logic [1 : 1] id_4;
endmodule
module module_1 (
    input wire id_0,
    input supply0 id_1,
    output tri0 id_2
    , id_9#(
        .id_10(-1),
        .id_11(-1 | 1 | -1'b0 !== 1),
        .id_12(1),
        .id_13(~-1)
    ),
    input wand id_3,
    input wand id_4,
    output tri0 id_5,
    output uwire id_6
    , id_14,
    output uwire id_7
);
  logic id_15;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_3
  );
  logic [-1 : -1] id_16 = 1;
  assign id_12[-1] = id_16;
endmodule
