

================================================================
== Vitis HLS Report for 'load_patch_tile'
================================================================
* Date:           Tue Oct 28 14:00:50 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.661 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   | min |  max  |   Type  |
    +---------+---------+----------+----------+-----+-------+---------+
    |      178|    71298|  1.780 us|  0.713 ms|  178|  71298|       no|
    +---------+---------+----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------------+----------------------------------------------------------+---------+---------+----------+----------+-----+-------+---------+
        |                                                                    |                                                          |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
        |                              Instance                              |                          Module                          |   min   |   max   |    min   |    max   | min |  max  |   Type  |
        +--------------------------------------------------------------------+----------------------------------------------------------+---------+---------+----------+----------+-----+-------+---------+
        |grp_load_patch_tile_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_56  |load_patch_tile_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2  |      173|    71293|  1.730 us|  0.713 ms|  173|  71293|       no|
        +--------------------------------------------------------------------+----------------------------------------------------------+---------+---------+----------+----------+-----+-------+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.39>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tw_eff_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %tw_eff"   --->   Operation 7 'read' 'tw_eff_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%th_eff_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %th_eff"   --->   Operation 8 'read' 'th_eff_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%th_eff_cast = zext i8 %th_eff_read"   --->   Operation 9 'zext' 'th_eff_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tw_eff_cast = zext i8 %tw_eff_read"   --->   Operation 10 'zext' 'tw_eff_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.76ns)   --->   "%add_ln50_1 = add i9 %tw_eff_cast, i9 12" [src/srcnn.cpp:50]   --->   Operation 11 'add' 'add_ln50_1' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (2.39ns) (grouped into DSP with root node mul_ln50)   --->   "%add_ln50_2 = add i9 %th_eff_cast, i9 12" [src/srcnn.cpp:50]   --->   Operation 12 'add' 'add_ln50_2' <Predicate = true> <Delay = 2.39> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 13 [1/1] (0.00ns) (grouped into DSP with root node mul_ln50)   --->   "%zext_ln50 = zext i9 %add_ln50_2" [src/srcnn.cpp:50]   --->   Operation 13 'zext' 'zext_ln50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln50_4 = zext i9 %add_ln50_1" [src/srcnn.cpp:50]   --->   Operation 14 'zext' 'zext_ln50_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [4/4] (0.99ns) (root node of the DSP)   --->   "%mul_ln50 = mul i17 %zext_ln50, i17 %zext_ln50_4" [src/srcnn.cpp:50]   --->   Operation 15 'mul' 'mul_ln50' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 0.99>
ST_2 : Operation 16 [3/4] (0.99ns) (root node of the DSP)   --->   "%mul_ln50 = mul i17 %zext_ln50, i17 %zext_ln50_4" [src/srcnn.cpp:50]   --->   Operation 16 'mul' 'mul_ln50' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 0.99>
ST_3 : Operation 17 [2/4] (0.99ns) (root node of the DSP)   --->   "%mul_ln50 = mul i17 %zext_ln50, i17 %zext_ln50_4" [src/srcnn.cpp:50]   --->   Operation 17 'mul' 'mul_ln50' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 18 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln50 = mul i17 %zext_ln50, i17 %zext_ln50_4" [src/srcnn.cpp:50]   --->   Operation 18 'mul' 'mul_ln50' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 0.77>
ST_5 : Operation 19 [1/1] (0.00ns)   --->   "%w0_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %w0"   --->   Operation 19 'read' 'w0_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 20 [1/1] (0.00ns)   --->   "%h0_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %h0"   --->   Operation 20 'read' 'h0_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 21 [1/1] (0.00ns)   --->   "%empty = trunc i9 %h0_read"   --->   Operation 21 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 22 [1/1] (0.77ns)   --->   "%tmp = add i9 %h0_read, i9 506"   --->   Operation 22 'add' 'tmp' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 23 [2/2] (0.00ns)   --->   "%call_ln50 = call void @load_patch_tile_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2, i9 %tmp, i8 %empty, i17 %mul_ln50, i9 %add_ln50_1, i32 %patch, i8 %w0_read, i8 %w0_read, i32 %input_ftmap" [src/srcnn.cpp:50]   --->   Operation 23 'call' 'call_ln50' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_ftmap, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 25 [1/2] (0.00ns)   --->   "%call_ln50 = call void @load_patch_tile_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2, i9 %tmp, i8 %empty, i17 %mul_ln50, i9 %add_ln50_1, i32 %patch, i8 %w0_read, i8 %w0_read, i32 %input_ftmap" [src/srcnn.cpp:50]   --->   Operation 25 'call' 'call_ln50' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 26 [1/1] (0.00ns)   --->   "%ret_ln59 = ret" [src/srcnn.cpp:59]   --->   Operation 26 'ret' 'ret_ln59' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_ftmap]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ h0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ w0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ th_eff]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tw_eff]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ patch]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tw_eff_read       (read         ) [ 0000000]
th_eff_read       (read         ) [ 0000000]
th_eff_cast       (zext         ) [ 0000000]
tw_eff_cast       (zext         ) [ 0000000]
add_ln50_1        (add          ) [ 0011111]
add_ln50_2        (add          ) [ 0000000]
zext_ln50         (zext         ) [ 0011100]
zext_ln50_4       (zext         ) [ 0011100]
mul_ln50          (mul          ) [ 0000011]
w0_read           (read         ) [ 0000001]
h0_read           (read         ) [ 0000000]
empty             (trunc        ) [ 0000001]
tmp               (add          ) [ 0000001]
specinterface_ln0 (specinterface) [ 0000000]
call_ln50         (call         ) [ 0000000]
ret_ln59          (ret          ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_ftmap">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_ftmap"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="h0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="h0"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="w0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w0"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="th_eff">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="th_eff"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="tw_eff">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tw_eff"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="patch">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patch"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i9"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load_patch_tile_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1004" name="tw_eff_read_read_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="8" slack="0"/>
<pin id="34" dir="0" index="1" bw="8" slack="0"/>
<pin id="35" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tw_eff_read/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="th_eff_read_read_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="8" slack="0"/>
<pin id="40" dir="0" index="1" bw="8" slack="0"/>
<pin id="41" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="th_eff_read/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="w0_read_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="8" slack="0"/>
<pin id="46" dir="0" index="1" bw="8" slack="0"/>
<pin id="47" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="w0_read/5 "/>
</bind>
</comp>

<comp id="50" class="1004" name="h0_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="9" slack="0"/>
<pin id="52" dir="0" index="1" bw="9" slack="0"/>
<pin id="53" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="h0_read/5 "/>
</bind>
</comp>

<comp id="56" class="1004" name="grp_load_patch_tile_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="0" slack="0"/>
<pin id="58" dir="0" index="1" bw="9" slack="0"/>
<pin id="59" dir="0" index="2" bw="8" slack="0"/>
<pin id="60" dir="0" index="3" bw="17" slack="1"/>
<pin id="61" dir="0" index="4" bw="9" slack="4"/>
<pin id="62" dir="0" index="5" bw="32" slack="0"/>
<pin id="63" dir="0" index="6" bw="8" slack="0"/>
<pin id="64" dir="0" index="7" bw="8" slack="0"/>
<pin id="65" dir="0" index="8" bw="32" slack="0"/>
<pin id="66" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln50/5 "/>
</bind>
</comp>

<comp id="72" class="1004" name="th_eff_cast_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="8" slack="0"/>
<pin id="74" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="th_eff_cast/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="tw_eff_cast_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="8" slack="0"/>
<pin id="78" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tw_eff_cast/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="add_ln50_1_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="8" slack="0"/>
<pin id="82" dir="0" index="1" bw="5" slack="0"/>
<pin id="83" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln50_1/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="zext_ln50_4_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="9" slack="0"/>
<pin id="88" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln50_4/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="empty_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="9" slack="0"/>
<pin id="92" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/5 "/>
</bind>
</comp>

<comp id="95" class="1004" name="tmp_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="9" slack="0"/>
<pin id="97" dir="0" index="1" bw="4" slack="0"/>
<pin id="98" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="102" class="1007" name="grp_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="8" slack="0"/>
<pin id="104" dir="0" index="1" bw="4" slack="0"/>
<pin id="105" dir="0" index="2" bw="9" slack="0"/>
<pin id="106" dir="1" index="3" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="addmul(1170) " fcode="addmul"/>
<opset="add_ln50_2/1 zext_ln50/1 mul_ln50/1 "/>
</bind>
</comp>

<comp id="110" class="1005" name="add_ln50_1_reg_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="9" slack="4"/>
<pin id="112" dir="1" index="1" bw="9" slack="4"/>
</pin_list>
<bind>
<opset="add_ln50_1 "/>
</bind>
</comp>

<comp id="115" class="1005" name="zext_ln50_4_reg_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="17" slack="1"/>
<pin id="117" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln50_4 "/>
</bind>
</comp>

<comp id="120" class="1005" name="mul_ln50_reg_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="17" slack="1"/>
<pin id="122" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln50 "/>
</bind>
</comp>

<comp id="125" class="1005" name="w0_read_reg_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="8" slack="1"/>
<pin id="127" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="w0_read "/>
</bind>
</comp>

<comp id="131" class="1005" name="empty_reg_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="8" slack="1"/>
<pin id="133" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="136" class="1005" name="tmp_reg_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="9" slack="1"/>
<pin id="138" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="36"><net_src comp="12" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="37"><net_src comp="8" pin="0"/><net_sink comp="32" pin=1"/></net>

<net id="42"><net_src comp="12" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="43"><net_src comp="6" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="48"><net_src comp="12" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="4" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="54"><net_src comp="16" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="2" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="67"><net_src comp="20" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="68"><net_src comp="10" pin="0"/><net_sink comp="56" pin=5"/></net>

<net id="69"><net_src comp="44" pin="2"/><net_sink comp="56" pin=6"/></net>

<net id="70"><net_src comp="44" pin="2"/><net_sink comp="56" pin=7"/></net>

<net id="71"><net_src comp="0" pin="0"/><net_sink comp="56" pin=8"/></net>

<net id="75"><net_src comp="38" pin="2"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="32" pin="2"/><net_sink comp="76" pin=0"/></net>

<net id="84"><net_src comp="76" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="14" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="89"><net_src comp="80" pin="2"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="50" pin="2"/><net_sink comp="90" pin=0"/></net>

<net id="94"><net_src comp="90" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="99"><net_src comp="50" pin="2"/><net_sink comp="95" pin=0"/></net>

<net id="100"><net_src comp="18" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="101"><net_src comp="95" pin="2"/><net_sink comp="56" pin=1"/></net>

<net id="107"><net_src comp="72" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="14" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="109"><net_src comp="86" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="113"><net_src comp="80" pin="2"/><net_sink comp="110" pin=0"/></net>

<net id="114"><net_src comp="110" pin="1"/><net_sink comp="56" pin=4"/></net>

<net id="118"><net_src comp="86" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="119"><net_src comp="115" pin="1"/><net_sink comp="102" pin=1"/></net>

<net id="123"><net_src comp="102" pin="3"/><net_sink comp="120" pin=0"/></net>

<net id="124"><net_src comp="120" pin="1"/><net_sink comp="56" pin=3"/></net>

<net id="128"><net_src comp="44" pin="2"/><net_sink comp="125" pin=0"/></net>

<net id="129"><net_src comp="125" pin="1"/><net_sink comp="56" pin=6"/></net>

<net id="130"><net_src comp="125" pin="1"/><net_sink comp="56" pin=7"/></net>

<net id="134"><net_src comp="90" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="135"><net_src comp="131" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="139"><net_src comp="95" pin="2"/><net_sink comp="136" pin=0"/></net>

<net id="140"><net_src comp="136" pin="1"/><net_sink comp="56" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: patch | {5 6 }
 - Input state : 
	Port: load_patch_tile : input_ftmap | {5 6 }
	Port: load_patch_tile : h0 | {5 }
	Port: load_patch_tile : w0 | {5 }
	Port: load_patch_tile : th_eff | {1 }
	Port: load_patch_tile : tw_eff | {1 }
  - Chain level:
	State 1
		add_ln50_1 : 1
		add_ln50_2 : 1
		zext_ln50 : 2
		zext_ln50_4 : 2
		mul_ln50 : 3
	State 2
	State 3
	State 4
	State 5
		call_ln50 : 1
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                           Functional Unit                          |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_load_patch_tile_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_56 |    1    |  1.281  |   160   |   452   |
|----------|--------------------------------------------------------------------|---------|---------|---------|---------|
|    add   |                          add_ln50_1_fu_80                          |    0    |    0    |    0    |    15   |
|          |                              tmp_fu_95                             |    0    |    0    |    0    |    16   |
|----------|--------------------------------------------------------------------|---------|---------|---------|---------|
|  addmul  |                             grp_fu_102                             |    1    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------------|---------|---------|---------|---------|
|          |                       tw_eff_read_read_fu_32                       |    0    |    0    |    0    |    0    |
|   read   |                       th_eff_read_read_fu_38                       |    0    |    0    |    0    |    0    |
|          |                         w0_read_read_fu_44                         |    0    |    0    |    0    |    0    |
|          |                         h0_read_read_fu_50                         |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------------|---------|---------|---------|---------|
|          |                          th_eff_cast_fu_72                         |    0    |    0    |    0    |    0    |
|   zext   |                          tw_eff_cast_fu_76                         |    0    |    0    |    0    |    0    |
|          |                          zext_ln50_4_fu_86                         |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------------|---------|---------|---------|---------|
|   trunc  |                             empty_fu_90                            |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                    |    2    |  1.281  |   160   |   483   |
|----------|--------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
| add_ln50_1_reg_110|    9   |
|   empty_reg_131   |    8   |
|  mul_ln50_reg_120 |   17   |
|    tmp_reg_136    |    9   |
|  w0_read_reg_125  |    8   |
|zext_ln50_4_reg_115|   17   |
+-------------------+--------+
|       Total       |   68   |
+-------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                Comp                                |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------------------------------------------|------|------|------|--------||---------||---------|
| grp_load_patch_tile_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_56 |  p1  |   2  |   9  |   18   ||    9    |
| grp_load_patch_tile_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_56 |  p2  |   2  |   8  |   16   ||    9    |
| grp_load_patch_tile_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_56 |  p6  |   2  |   8  |   16   ||    9    |
| grp_load_patch_tile_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_56 |  p7  |   2  |   8  |   16   ||    9    |
|                             grp_fu_102                             |  p1  |   2  |   4  |    8   ||    9    |
|--------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                Total                               |      |      |      |   74   ||  2.135  ||    45   |
|--------------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    1   |   160  |   483  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   45   |
|  Register |    -   |    -   |   68   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    3   |   228  |   528  |
+-----------+--------+--------+--------+--------+
