// Seed: 3871880163
module module_0;
  uwire id_1;
  assign id_1 = id_1 == {id_1{1'b0}};
endmodule
module module_1 (
    input  tri1  id_0,
    input  wand  id_1,
    input  tri   id_2,
    input  wor   id_3,
    input  wor   id_4,
    output logic id_5
);
  always id_5 <= #1 1;
  module_0();
endmodule
module module_2;
  wire id_1;
  module_0();
  wire id_2;
  initial begin
    #id_3 id_3 = id_3 == 1;
    $display(1);
  end
  wire id_4;
  wire id_5;
  id_6(
      .id_0(id_2), .id_1(~id_7), .id_2(1), .id_3()
  );
endmodule
