
---------- Begin Simulation Statistics ----------
final_tick                               2185820972000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  60775                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702268                       # Number of bytes of host memory used
host_op_rate                                    60971                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 38750.00                       # Real time elapsed on the host
host_tick_rate                               56408282                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2355027292                       # Number of instructions simulated
sim_ops                                    2362636207                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.185821                       # Number of seconds simulated
sim_ticks                                2185820972000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.426487                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              293293346                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           335474245                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         19454959                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        462513009                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          39122023                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       39672361                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          550338                       # Number of indirect misses.
system.cpu0.branchPred.lookups              588271357                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      3973073                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       3801855                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         13747039                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 555061897                       # Number of branches committed
system.cpu0.commit.bw_lim_events             56775860                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls       11419484                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       99341141                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          2224944765                       # Number of instructions committed
system.cpu0.commit.committedOps            2228751919                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   4080780677                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.546158                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.283579                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   2979454792     73.01%     73.01% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    652740117     16.00%     89.01% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2    167503673      4.10%     93.11% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3    161655783      3.96%     97.07% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     35795993      0.88%     97.95% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5     11041761      0.27%     98.22% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      7251436      0.18%     98.40% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      8561262      0.21%     98.61% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     56775860      1.39%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   4080780677                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            44167827                       # Number of function calls committed.
system.cpu0.commit.int_insts               2151045968                       # Number of committed integer instructions.
system.cpu0.commit.loads                    691571354                       # Number of loads committed
system.cpu0.commit.membars                    7608883                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      7608889      0.34%      0.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu      1238867433     55.59%     55.93% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       18316825      0.82%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         3801411      0.17%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      695373201     31.20%     88.12% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     264784110     11.88%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       2228751919                       # Class of committed instruction
system.cpu0.commit.refs                     960157339                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 2224944765                       # Number of Instructions Simulated
system.cpu0.committedOps                   2228751919                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.960739                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.960739                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            741880313                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              5732702                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           291848637                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            2364551021                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles              1720054869                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles               1614292532                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              13774011                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             18486005                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             11230305                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  588271357                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                423282353                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   2393654638                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              5684487                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           52                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    2394079042                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  53                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          277                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               38963946                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.134846                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles        1688095037                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         332415369                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.548781                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        4101232030                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.584675                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.886167                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              2416379292     58.92%     58.92% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1              1248190271     30.43%     89.35% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               229834080      5.60%     94.96% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               167618164      4.09%     99.04% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                24347751      0.59%     99.64% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 7015238      0.17%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  229252      0.01%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 7612753      0.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    5229      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          4101232030                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                      261304062                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            13958302                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               567666050                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.528467                       # Inst execution rate
system.cpu0.iew.exec_refs                  1002986563                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 275834699                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              581157800                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            729295534                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           3810915                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          6792727                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           277824124                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         2328050317                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            727151864                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         11007681                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           2305455504                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               3635125                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             18613367                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              13774011                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             26298377                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       300582                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        34388134                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        62561                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        27327                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      8876442                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     37724180                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      9238139                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         27327                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      2021871                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      11936431                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                961285730                       # num instructions consuming a value
system.cpu0.iew.wb_count                   2287824940                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.889882                       # average fanout of values written-back
system.cpu0.iew.wb_producers                855431093                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.524425                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    2288035112                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              2817654592                       # number of integer regfile reads
system.cpu0.int_regfile_writes             1461162063                       # number of integer regfile writes
system.cpu0.ipc                              0.510012                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.510012                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          7611866      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu           1278580371     55.20%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            18333776      0.79%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              3802432      0.16%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           735692815     31.76%     88.24% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          272441876     11.76%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              8      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            2316463186                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     52                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                102                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           50                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                50                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    5460480                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002357                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 963088     17.64%     17.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     17.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     17.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     17.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     17.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     17.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     17.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     17.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     17.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     17.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     17.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     17.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     17.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     17.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     17.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     17.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     17.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     17.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     17.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     17.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     17.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     17.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     17.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     17.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     17.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     17.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     17.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     17.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     17.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     17.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     17.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     17.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     17.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     17.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     17.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     17.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     17.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     17.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     17.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     17.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     17.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     17.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     17.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               3875702     70.98%     88.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               621688     11.39%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            2314311748                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        8739972226                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   2287824890                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2427374444                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                2316630117                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               2316463186                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           11420200                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       99298394                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           353447                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           716                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     43833077                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   4101232030                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.564821                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.799921                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         2406816377     58.69%     58.69% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1         1208491936     29.47%     88.15% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          382964492      9.34%     97.49% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           80083108      1.95%     99.44% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           17151023      0.42%     99.86% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2699086      0.07%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1862361      0.05%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             789922      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             373725      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     4101232030                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.530990                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         40621940                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         5594784                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           729295534                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          277824124                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2899                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      4362536092                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     9113723                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              636442576                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           1421421353                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              26753246                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles              1736654628                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              44899326                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                65091                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           2870505228                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            2347427522                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1506767974                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles               1606683817                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              35776558                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              13774011                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            107459922                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                85346616                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      2870505184                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        217076                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              8877                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 53691807                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          8830                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  6352060658                       # The number of ROB reads
system.cpu0.rob.rob_writes                 4676701392                       # The number of ROB writes
system.cpu0.timesIdled                       56316158                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2866                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            93.573896                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               18134679                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            19380062                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1773934                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         32991205                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            910887                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         926151                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           15264                       # Number of indirect misses.
system.cpu1.branchPred.lookups               36211107                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        48256                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       3801576                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1377059                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  29520232                       # Number of branches committed
system.cpu1.commit.bw_lim_events              3597218                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls       11405423                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       15760326                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           130082527                       # Number of instructions committed
system.cpu1.commit.committedOps             133884288                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    702080906                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.190696                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.873639                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    647699771     92.25%     92.25% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     26847028      3.82%     96.08% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      8764734      1.25%     97.33% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      8629400      1.23%     98.56% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2011005      0.29%     98.84% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       692374      0.10%     98.94% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      3539674      0.50%     99.44% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       299702      0.04%     99.49% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      3597218      0.51%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    702080906                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1457515                       # Number of function calls committed.
system.cpu1.commit.int_insts                125288239                       # Number of committed integer instructions.
system.cpu1.commit.loads                     36892483                       # Number of loads committed
system.cpu1.commit.membars                    7603287                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      7603287      5.68%      5.68% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        77462026     57.86%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       40694059     30.39%     93.93% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       8124772      6.07%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        133884288                       # Class of committed instruction
system.cpu1.commit.refs                      48818843                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  130082527                       # Number of Instructions Simulated
system.cpu1.committedOps                    133884288                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.426471                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.426471                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            624344252                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               415072                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            17426473                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             155710748                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                20958690                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 49399837                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1378722                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1115730                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              8914559                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   36211107                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 21108966                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    680791134                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               144019                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     156997375                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3551194                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.051299                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          22429328                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          19045566                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.222411                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         704996060                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.228086                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.673760                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               609107890     86.40%     86.40% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                54510426      7.73%     94.13% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                25276248      3.59%     97.72% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                10675435      1.51%     99.23% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 3489503      0.49%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1869343      0.27%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   65739      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     702      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     774      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           704996060                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         893015                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1515422                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                31717196                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.205359                       # Inst execution rate
system.cpu1.iew.exec_refs                    52271178                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  12314364                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              525356898                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             40333894                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           3802232                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1100300                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            12614280                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          149631704                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             39956814                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1445087                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            144960652                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               3697834                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             12116332                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1378722                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             19875575                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       103143                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1133303                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        32166                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2012                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         5374                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      3441411                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       687920                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2012                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       529553                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        985869                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 84156313                       # num instructions consuming a value
system.cpu1.iew.wb_count                    143692408                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.843783                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 71009626                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.203562                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     143736901                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               180161478                       # number of integer regfile reads
system.cpu1.int_regfile_writes               96678038                       # number of integer regfile writes
system.cpu1.ipc                              0.184282                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.184282                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          7603391      5.19%      5.19% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             86084960     58.80%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  46      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            44163376     30.17%     94.16% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            8553866      5.84%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             146405739                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    4433866                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.030285                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 898784     20.27%     20.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     20.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     20.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     20.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     20.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     20.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     20.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     20.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     20.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     20.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     20.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     20.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     20.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     20.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     20.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     20.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     20.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     20.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     20.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     20.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     20.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     20.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     20.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     20.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     20.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     20.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     20.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     20.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     20.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     20.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     20.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     20.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     20.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     20.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     20.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     20.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     20.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     20.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     20.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     20.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     20.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     20.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     20.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               3109447     70.13%     90.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               425633      9.60%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             143236200                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        1002616354                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    143692396                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        165380786                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 138226046                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                146405739                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded           11405658                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       15747415                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           374976                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           235                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      6677087                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    704996060                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.207669                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.682192                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          617092988     87.53%     87.53% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           56161886      7.97%     95.50% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           17797092      2.52%     98.02% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            5964188      0.85%     98.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            5418790      0.77%     99.64% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             951883      0.14%     99.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1126350      0.16%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             298634      0.04%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             184249      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      704996060                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.207406                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         23811329                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2304639                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            40333894                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           12614280                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    104                       # number of misc regfile reads
system.cpu1.numCycles                       705889075                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  3665744673                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              572514735                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             89335537                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              25117963                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                24342664                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               5318419                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                75784                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            191135882                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             153294450                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          103093522                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 52938019                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              22459343                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1378722                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             53791964                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                13757985                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       191135870                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         29956                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               600                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 49876221                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           596                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   848128081                       # The number of ROB reads
system.cpu1.rob.rob_writes                  302213926                       # The number of ROB writes
system.cpu1.timesIdled                          16716                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         12418281                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              2068884                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            15412657                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              56694                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               3433031                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     17155569                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      34243234                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       343478                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        69791                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    122431723                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      8414716                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    244945187                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        8484507                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2185820972000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           12091067                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5559182                       # Transaction distribution
system.membus.trans_dist::CleanEvict         11528358                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              346                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            268                       # Transaction distribution
system.membus.trans_dist::ReadExReq           5062965                       # Transaction distribution
system.membus.trans_dist::ReadExResp          5062963                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      12091067                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1045                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     51397261                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               51397261                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1453645568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1453645568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              545                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          17155691                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                17155691    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            17155691                       # Request fanout histogram
system.membus.respLayer1.occupancy        89225348237                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         60022464380                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   2185820972000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 2185820972000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 2185820972000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 2185820972000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2185820972000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   2185820972000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 2185820972000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 2185820972000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 2185820972000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2185820972000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                  8                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            4                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean      1139215875                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   951540125.033479                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            4    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value      3348000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2217288000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              4                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   2181264108500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   4556863500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2185820972000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    357097750                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       357097750                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    357097750                       # number of overall hits
system.cpu0.icache.overall_hits::total      357097750                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     66184603                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      66184603                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     66184603                       # number of overall misses
system.cpu0.icache.overall_misses::total     66184603                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 861418358496                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 861418358496                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 861418358496                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 861418358496                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    423282353                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    423282353                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    423282353                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    423282353                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.156360                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.156360                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.156360                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.156360                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13015.389070                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13015.389070                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13015.389070                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13015.389070                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2419                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               43                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    56.255814                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     62441801                       # number of writebacks
system.cpu0.icache.writebacks::total         62441801                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      3742768                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      3742768                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      3742768                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      3742768                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     62441835                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     62441835                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     62441835                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     62441835                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 764060400498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 764060400498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 764060400498                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 764060400498                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.147518                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.147518                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.147518                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.147518                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12236.354048                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12236.354048                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12236.354048                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12236.354048                       # average overall mshr miss latency
system.cpu0.icache.replacements              62441801                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    357097750                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      357097750                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     66184603                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     66184603                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 861418358496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 861418358496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    423282353                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    423282353                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.156360                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.156360                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13015.389070                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13015.389070                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      3742768                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      3742768                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     62441835                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     62441835                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 764060400498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 764060400498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.147518                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.147518                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12236.354048                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12236.354048                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2185820972000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999974                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          419539361                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         62441801                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.718886                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999974                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        909006539                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       909006539                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2185820972000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    863008311                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       863008311                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    863008311                       # number of overall hits
system.cpu0.dcache.overall_hits::total      863008311                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     84372578                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      84372578                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     84372578                       # number of overall misses
system.cpu0.dcache.overall_misses::total     84372578                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2537711456510                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2537711456510                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2537711456510                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2537711456510                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    947380889                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    947380889                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    947380889                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    947380889                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.089059                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.089059                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.089059                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.089059                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 30077.443604                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 30077.443604                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 30077.443604                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 30077.443604                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     23083291                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      2221914                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           311951                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          22915                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    73.996528                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    96.963299                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     56296747                       # number of writebacks
system.cpu0.dcache.writebacks::total         56296747                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     29537040                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     29537040                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     29537040                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     29537040                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     54835538                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     54835538                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     54835538                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     54835538                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 1037548205002                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1037548205002                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 1037548205002                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1037548205002                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.057881                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.057881                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.057881                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.057881                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 18921.091009                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18921.091009                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 18921.091009                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18921.091009                       # average overall mshr miss latency
system.cpu0.dcache.replacements              56296747                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    613846239                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      613846239                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     68756394                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     68756394                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1651990558000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1651990558000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    682602633                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    682602633                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.100727                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.100727                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 24026.718999                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 24026.718999                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     20021898                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     20021898                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     48734496                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     48734496                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 794234169500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 794234169500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.071395                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.071395                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 16297.165964                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16297.165964                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    249162072                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     249162072                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     15616184                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     15616184                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 885720898510                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 885720898510                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    264778256                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    264778256                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.058978                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.058978                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 56718.139240                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 56718.139240                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      9515142                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      9515142                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      6101042                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      6101042                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 243314035502                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 243314035502                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.023042                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.023042                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 39880.734390                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 39880.734390                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         3183                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3183                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2766                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2766                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     12785000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     12785000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         5949                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         5949                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.464952                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.464952                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  4622.198120                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  4622.198120                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         2746                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         2746                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           20                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           20                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1361500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1361500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.003362                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.003362                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        68075                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        68075                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         5721                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         5721                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          152                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          152                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       662000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       662000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         5873                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         5873                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.025881                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.025881                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4355.263158                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4355.263158                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          152                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          152                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       511000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       511000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.025881                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.025881                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3361.842105                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3361.842105                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        33500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        33500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      2333638                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        2333638                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data      1468217                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total      1468217                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data 129971872000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total 129971872000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      3801855                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      3801855                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.386184                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.386184                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 88523.611973                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 88523.611973                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data      1468217                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total      1468217                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data 128503655000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total 128503655000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.386184                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.386184                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 87523.611973                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 87523.611973                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2185820972000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.995785                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          921653913                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         56303507                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.369387                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.995785                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999868                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999868                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1958692671                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1958692671                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2185820972000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            62336040                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            51515269                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               17659                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              579991                       # number of demand (read+write) hits
system.l2.demand_hits::total                114448959                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           62336040                       # number of overall hits
system.l2.overall_hits::.cpu0.data           51515269                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              17659                       # number of overall hits
system.l2.overall_hits::.cpu1.data             579991                       # number of overall hits
system.l2.overall_hits::total               114448959                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            105794                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           4779840                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              6112                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           3120119                       # number of demand (read+write) misses
system.l2.demand_misses::total                8011865                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           105794                       # number of overall misses
system.l2.overall_misses::.cpu0.data          4779840                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             6112                       # number of overall misses
system.l2.overall_misses::.cpu1.data          3120119                       # number of overall misses
system.l2.overall_misses::total               8011865                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   9092378494                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 506894312996                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    639049991                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 337725645859                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     854351387340                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   9092378494                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 506894312996                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    639049991                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 337725645859                       # number of overall miss cycles
system.l2.overall_miss_latency::total    854351387340                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        62441834                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        56295109                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           23771                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         3700110                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            122460824                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       62441834                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       56295109                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          23771                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        3700110                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           122460824                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.001694                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.084907                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.257120                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.843250                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.065424                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.001694                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.084907                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.257120                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.843250                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.065424                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 85944.179197                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 106048.385092                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 104556.608475                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 108241.270881                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 106635.769242                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 85944.179197                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 106048.385092                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 104556.608475                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 108241.270881                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 106635.769242                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             488747                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     15078                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      32.414578                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   8931479                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5559182                       # number of writebacks
system.l2.writebacks::total                   5559182                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             27                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         135829                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             42                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           9523                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              145421                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            27                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        135829                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            42                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          9523                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             145421                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       105767                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      4644011                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         6070                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      3110596                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           7866444                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       105767                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      4644011                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         6070                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      3110596                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      9389548                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         17255992                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   8033867496                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 450416237294                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    576252991                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 305879717402                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 764906075183                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   8033867496                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 450416237294                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    576252991                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 305879717402                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 901621174346                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1666527249529                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.001694                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.082494                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.255353                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.840677                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.064236                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.001694                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.082494                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.255353                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.840677                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.140910                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 75958.167444                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 96988.624121                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 94934.594893                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 98334.762021                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 97236.575406                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 75958.167444                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 96988.624121                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 94934.594893                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 98334.762021                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 96023.916630                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 96576.728219                       # average overall mshr miss latency
system.l2.replacements                       25397884                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     13388924                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         13388924                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     13388924                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     13388924                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks    108780730                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        108780730                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks    108780730                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    108780730                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      9389548                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        9389548                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 901621174346                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 901621174346                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 96023.916630                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 96023.916630                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   13                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            40                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            19                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 59                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       151500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       151500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           45                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           27                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               72                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.888889                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.703704                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.819444                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  3787.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2567.796610                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           40                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           19                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            59                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       798000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       369500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1167500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.888889                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.703704                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.819444                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data        19950                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19447.368421                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19788.135593                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           10                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               12                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           11                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             13                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.909091                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.923077                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           10                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           12                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        39500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       197000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       236500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.909091                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.923077                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19750                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        19700                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19708.333333                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          4619109                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           314377                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               4933486                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        2947247                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        2185673                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             5132920                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 309179895818                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 232704410143                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  541884305961                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      7566356                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      2500050                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          10066406                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.389520                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.874252                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.509906                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 104904.643492                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 106468.081064                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 105570.378257                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        64914                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         5861                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            70775                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      2882333                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      2179812                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        5062145                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 274946337940                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 210384333661                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 485330671601                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.380941                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.871907                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.502875                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 95390.205760                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 96514.898377                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 95874.510035                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      62336040                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         17659                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           62353699                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       105794                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         6112                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           111906                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   9092378494                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    639049991                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   9731428485                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     62441834                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        23771                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       62465605                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.001694                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.257120                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.001791                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 85944.179197                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 104556.608475                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86960.739237                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           27                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           42                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            69                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       105767                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         6070                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       111837                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   8033867496                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    576252991                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   8610120487                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.001694                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.255353                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.001790                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 75958.167444                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 94934.594893                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76988.120989                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     46896160                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       265614                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          47161774                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1832593                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       934446                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2767039                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 197714417178                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 105021235716                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 302735652894                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     48728753                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1200060                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      49928813                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.037608                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.778666                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.055420                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 107887.794605                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 112388.769085                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 109407.801225                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        70915                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         3662                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        74577                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1761678                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       930784                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2692462                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 175469899354                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  95495383741                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 270965283095                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.036153                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.775615                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.053926                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 99603.843242                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 102596.718187                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 100638.479984                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          165                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           10                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               175                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         1239                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           36                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1275                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     18644484                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       301996                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     18946480                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         1404                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           46                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1450                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.882479                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.782609                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.879310                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 15048.009685                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  8388.777778                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 14859.984314                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          225                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            6                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          231                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         1014                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           30                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         1044                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     20030488                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       619996                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     20650484                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.722222                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.652174                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.720000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19753.932939                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20666.533333                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19780.157088                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 2185820972000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2185820972000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999953                       # Cycle average of tags in use
system.l2.tags.total_refs                   253772465                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  25398289                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.991715                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      32.069046                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.103426                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       12.242677                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.011927                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.098064                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    13.474813                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.501079                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.064116                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.191292                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000186                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.032782                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.210544                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            21                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            43                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           13                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.328125                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.671875                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1982454489                       # Number of tag accesses
system.l2.tags.data_accesses               1982454489                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2185820972000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       6769024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     297289920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        388480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     199083008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    594327488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1097857920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      6769024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       388480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       7157504                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    355787648                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       355787648                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         105766                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        4645155                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           6070                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        3110672                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      9286367                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            17154030                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5559182                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5559182                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3096788                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        136008357                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           177727                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         91079284                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    271901265                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             502263421                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3096788                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       177727                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3274515                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      162770718                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            162770718                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      162770718                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3096788                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       136008357                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          177727                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        91079284                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    271901265                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            665034139                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5429563.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    105766.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   4476959.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      6070.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   3040970.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   9273029.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.018295870500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       332594                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       332594                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            30992814                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            5109293                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    17154030                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5559182                       # Number of write requests accepted
system.mem_ctrls.readBursts                  17154030                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5559182                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 251236                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                129619                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            787206                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            804015                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            802742                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            966137                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           3805058                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1043199                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            942944                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            920540                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            877640                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            970734                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           864038                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           847107                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           815545                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           815817                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           822845                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           817227                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            283712                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            293540                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            287278                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            287961                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            338909                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            392669                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            403284                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            407094                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            372576                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            414160                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           356039                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           350023                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           318882                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           303935                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           313742                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           305728                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       7.68                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.07                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 729923054490                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                84513970000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1046850441990                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     43183.57                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                61933.57                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         3                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 11901254                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2883435                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.41                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                53.11                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              17154030                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5559182                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4536411                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2751997                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1222445                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1027468                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  940306                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  826457                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  723669                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  672065                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  621403                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  573721                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 591438                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 874841                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 496738                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 354470                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 285936                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 211266                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 131934                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  54632                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   4465                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   1132                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  33610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  37790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 138356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 287874                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 327330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 333747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 333241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 332734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 333655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 334466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 335905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 345751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 335808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 335462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 330686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 325611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 324976                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 326036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  19254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  14597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  12009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  10349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   9398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   8508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   8917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  10996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  13822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  14197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  13782                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  13371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  13328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  13587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  13440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  12877                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  11903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  11180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  10991                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  11073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  11242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  11305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   4750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      7                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      7547627                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    189.366458                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   110.919716                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   265.710708                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      4749620     62.93%     62.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1476672     19.56%     82.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       288520      3.82%     86.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       152971      2.03%     88.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       121778      1.61%     89.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       113825      1.51%     91.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       100148      1.33%     92.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        99836      1.32%     94.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       444257      5.89%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      7547627                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       332594                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      50.820896                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     26.922563                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    623.271212                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-16383       332589    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-49151            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::344064-360447            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        332594                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       332594                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.324804                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.302272                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.903717                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           287634     86.48%     86.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             4733      1.42%     87.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            25734      7.74%     95.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             9217      2.77%     98.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             3437      1.03%     99.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             1095      0.33%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              444      0.13%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              178      0.05%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               81      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               24      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               10      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        332594                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1081778816                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                16079104                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               347490048                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1097857920                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            355787648                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       494.91                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       158.97                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    502.26                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    162.77                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.11                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.87                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.24                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  2185820955500                       # Total gap between requests
system.mem_ctrls.avgGap                      96235.66                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      6769024                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    286525376                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       388480                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    194622080                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    593473856                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    347490048                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 3096787.928522080183                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 131083643.020330563188                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 177727.272716459207                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 89038435.669286817312                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 271510733.771109580994                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 158974615.236695587635                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       105766                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      4645155                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         6070                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      3110672                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      9286367                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5559182                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   3653270166                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 259154449904                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    320763830                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 177438840788                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 606283117302                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 52510019657157                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     34541.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     55790.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     52844.12                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     57041.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     65287.44                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   9445637.80                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    66.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          26078093160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          13860820050                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         48773004420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        14277143700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     172546657920.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     430322396610                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     476978498400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1182836614260                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        541.140665                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 1234325714830                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  72989280000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 878505977170                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          27812035020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          14782424415                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         71912944740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        14065013340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     172546657920.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     709377817020                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     241984460160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1252481352615                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        573.002716                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 619862518793                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  72989280000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1492969173207                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                173                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           87                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    21063613528.735634                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   100848624749.032471                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           82     94.25%     94.25% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.15%     95.40% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.15%     96.55% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.15%     97.70% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4.5e+11-5e+11            1      1.15%     98.85% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::7.5e+11-8e+11            1      1.15%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        23000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 785713092500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             87                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   353286595000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1832534377000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2185820972000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     21082403                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        21082403                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     21082403                       # number of overall hits
system.cpu1.icache.overall_hits::total       21082403                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        26563                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         26563                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        26563                       # number of overall misses
system.cpu1.icache.overall_misses::total        26563                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    944671000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    944671000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    944671000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    944671000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     21108966                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     21108966                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     21108966                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     21108966                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001258                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001258                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001258                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001258                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 35563.415277                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 35563.415277                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 35563.415277                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 35563.415277                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            4                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs            4                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        23739                       # number of writebacks
system.cpu1.icache.writebacks::total            23739                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         2792                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         2792                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         2792                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         2792                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        23771                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        23771                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        23771                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        23771                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    868221500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    868221500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    868221500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    868221500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001126                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001126                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001126                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001126                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 36524.399478                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 36524.399478                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 36524.399478                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 36524.399478                       # average overall mshr miss latency
system.cpu1.icache.replacements                 23739                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     21082403                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       21082403                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        26563                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        26563                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    944671000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    944671000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     21108966                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     21108966                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001258                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001258                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 35563.415277                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 35563.415277                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         2792                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         2792                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        23771                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        23771                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    868221500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    868221500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001126                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001126                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 36524.399478                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 36524.399478                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2185820972000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.204045                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           20626448                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            23739                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           868.884452                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        342202500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.204045                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.975126                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.975126                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           12                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         42241703                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        42241703                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2185820972000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     36541465                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        36541465                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     36541465                       # number of overall hits
system.cpu1.dcache.overall_hits::total       36541465                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      9989244                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       9989244                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      9989244                       # number of overall misses
system.cpu1.dcache.overall_misses::total      9989244                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1041776500242                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1041776500242                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1041776500242                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1041776500242                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     46530709                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     46530709                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     46530709                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     46530709                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.214681                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.214681                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.214681                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.214681                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 104289.824159                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 104289.824159                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 104289.824159                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 104289.824159                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      9721691                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1394812                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            95515                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          16714                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs   101.781825                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    83.451717                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      3700348                       # number of writebacks
system.cpu1.dcache.writebacks::total          3700348                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      7631677                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      7631677                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      7631677                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      7631677                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2357567                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2357567                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2357567                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2357567                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 234559274105                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 234559274105                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 234559274105                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 234559274105                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.050667                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.050667                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.050667                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.050667                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 99492.092528                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 99492.092528                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 99492.092528                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 99492.092528                       # average overall mshr miss latency
system.cpu1.dcache.replacements               3700348                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     32483129                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       32483129                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5923252                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5923252                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 501203453500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 501203453500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     38406381                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     38406381                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.154226                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.154226                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 84616.263752                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 84616.263752                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      4722599                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4722599                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1200653                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1200653                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 110782246500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 110782246500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.031262                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.031262                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 92268.329401                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 92268.329401                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      4058336                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4058336                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      4065992                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      4065992                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 540573046742                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 540573046742                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      8124328                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      8124328                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.500471                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.500471                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 132949.854978                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 132949.854978                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2909078                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2909078                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1156914                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1156914                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 123777027605                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 123777027605                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.142401                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.142401                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 106988.961673                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 106988.961673                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          317                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          317                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          164                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          164                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6860000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6860000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          481                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          481                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.340956                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.340956                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 41829.268293                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 41829.268293                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          118                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          118                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           46                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           46                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3335000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3335000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.095634                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.095634                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data        72500                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total        72500                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          335                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          335                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          119                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          119                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       766000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       766000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          454                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          454                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.262115                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.262115                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6436.974790                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6436.974790                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          119                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          119                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       648000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       648000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.262115                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.262115                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5445.378151                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5445.378151                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      2451770                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        2451770                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data      1349806                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total      1349806                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data 118687151500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total 118687151500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      3801576                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      3801576                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.355065                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.355065                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 87929.044248                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 87929.044248                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data      1349805                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total      1349805                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data 117337342000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total 117337342000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.355065                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.355065                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 86929.106056                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 86929.106056                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2185820972000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           28.836885                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           42699962                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          3707271                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.517896                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        342214000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    28.836885                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.901153                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.901153                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        104373738                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       104373738                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2185820972000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         112395593                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     18948106                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    109073704                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        19838702                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         17386764                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             359                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           269                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            628                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         10079396                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        10079396                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      62465605                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     49929989                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1450                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1450                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    187325468                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    168897234                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        71281                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     11108076                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             367402059                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   7992552576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   7205878720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      3040640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    473629120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            15675101056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        42799362                       # Total snoops (count)
system.tol2bus.snoopTraffic                 356694592                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        165264656                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.053926                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.229011                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              156470197     94.68%     94.68% # Request fanout histogram
system.tol2bus.snoop_fanout::1                8677431      5.25%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 116524      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                    504      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          165264656                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       244937903135                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       84462647370                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       93674279394                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        5561931676                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          35695920                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             4520                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2436839166500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 426977                       # Simulator instruction rate (inst/s)
host_mem_usage                                 730532                       # Number of bytes of host memory used
host_op_rate                                   429136                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  6438.83                       # Real time elapsed on the host
host_tick_rate                               38985067                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2749229190                       # Number of instructions simulated
sim_ops                                    2763132617                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.251018                       # Number of seconds simulated
sim_ticks                                251018194500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            88.430404                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               26489889                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            29955635                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect           650831                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         39648460                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits           3412200                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        3418469                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            6269                       # Number of indirect misses.
system.cpu0.branchPred.lookups               55182685                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         2704                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          1877                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts           573433                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  50774752                       # Number of branches committed
system.cpu0.commit.bw_lim_events             13203073                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        6297278                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       12803387                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           200746843                       # Number of instructions committed
system.cpu0.commit.committedOps             203893963                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    496018290                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.411061                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.448310                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    433311714     87.36%     87.36% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     23759101      4.79%     92.15% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     13530855      2.73%     94.88% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      6421146      1.29%     96.17% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      3235243      0.65%     96.82% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       527693      0.11%     96.93% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1600562      0.32%     97.25% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       428903      0.09%     97.34% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     13203073      2.66%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    496018290                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                       647                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             5999250                       # Number of function calls committed.
system.cpu0.commit.int_insts                191307688                       # Number of committed integer instructions.
system.cpu0.commit.loads                     45868908                       # Number of loads committed
system.cpu0.commit.membars                    4721131                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4721262      2.32%      2.32% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       149005304     73.08%     75.40% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          27411      0.01%     75.41% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           49422      0.02%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp            66      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           215      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult           32      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc           83      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       45870633     22.50%     97.93% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       4219284      2.07%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          152      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           66      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        203893963                       # Class of committed instruction
system.cpu0.commit.refs                      50090135                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  200746843                       # Number of Instructions Simulated
system.cpu0.committedOps                    203893963                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.494863                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.494863                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            398111681                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                77473                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            25982364                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             218643420                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                20588157                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 73228005                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles                574140                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               155283                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              5527530                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   55182685                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 34593589                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    460789424                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               141464                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           63                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     220712162                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                   7                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                1303084                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.110181                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          36588453                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          29902089                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.440688                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         498029513                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.449493                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.861308                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               355066120     71.29%     71.29% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                83520688     16.77%     88.06% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                47622684      9.56%     97.63% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 8561427      1.72%     99.35% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                   54572      0.01%     99.36% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1610200      0.32%     99.68% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   17243      0.00%     99.68% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1575083      0.32%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    1496      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           498029513                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                      642                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                     457                       # number of floating regfile writes
system.cpu0.idleCycles                        2806450                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts              583452                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                52724683                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.428160                       # Inst execution rate
system.cpu0.iew.exec_refs                    54459336                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   4725785                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               27316066                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             49080190                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1576660                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts            90558                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             4897785                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          216523424                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             49733551                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           349017                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            214437893                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                453579                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             71194297                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles                574140                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             72032300                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       604546                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          279884                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          103                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          423                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads        16345                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      3211282                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       676558                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           423                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       425577                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        157875                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                170606262                       # num instructions consuming a value
system.cpu0.iew.wb_count                    212304920                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.732675                       # average fanout of values written-back
system.cpu0.iew.wb_producers                124998992                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.423901                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     212409025                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               277927533                       # number of integer regfile reads
system.cpu0.int_regfile_writes              155131192                       # number of integer regfile writes
system.cpu0.ipc                              0.400824                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.400824                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4721646      2.20%      2.20% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            155393274     72.35%     74.55% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               27440      0.01%     74.56% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                49442      0.02%     74.58% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 18      0.00%     74.58% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                 66      0.00%     74.58% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                232      0.00%     74.58% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                49      0.00%     74.58% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     74.58% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 17      0.00%     74.58% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                83      0.00%     74.58% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     74.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     74.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     74.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     74.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     74.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     74.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     74.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     74.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     74.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     74.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     74.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     74.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     74.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     74.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     74.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     74.58% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            49868852     23.22%     97.80% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            4725549      2.20%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            175      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            66      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             214786909                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                    738                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               1444                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses          701                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               781                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1229148                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.005723                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                1112901     90.54%     90.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     90.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      5      0.00%     90.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     90.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     90.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     90.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     90.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     90.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     90.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     90.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     90.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     90.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     90.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     90.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     90.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     90.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     90.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     90.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     90.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     90.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     90.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     90.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     90.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     90.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     90.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     90.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     90.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     90.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     90.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     90.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     90.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     90.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     90.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     90.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     90.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     90.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     90.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     90.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     90.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     90.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     90.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     90.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     90.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     90.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     90.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     90.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                115089      9.36%     99.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 1121      0.09%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               16      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              16      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             211293673                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         928864632                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    212304219                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        229152508                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 210225276                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                214786909                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            6298148                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       12629464                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            33596                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           870                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      5675333                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    498029513                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.431273                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.020792                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          381689275     76.64%     76.64% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           67202846     13.49%     90.13% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           27680072      5.56%     95.69% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            7019428      1.41%     97.10% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            7978389      1.60%     98.70% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1360076      0.27%     98.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            3812666      0.77%     99.74% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             718385      0.14%     99.89% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             568376      0.11%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      498029513                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.428857                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          2540262                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          819102                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            49080190                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            4897785                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1088                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   429                       # number of misc regfile writes
system.cpu0.numCycles                       500835963                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     1200430                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              101545085                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            148752824                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               2668540                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                22919669                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              49243649                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               132996                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            282850288                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             217412351                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          158927356                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 75681447                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               5022290                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles                574140                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             60152795                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                10174537                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups              664                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       282849624                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     237156377                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts           1574691                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 18766017                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts       1574570                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   699508121                       # The number of ROB reads
system.cpu0.rob.rob_writes                  435511643                       # The number of ROB writes
system.cpu0.timesIdled                          85882                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  380                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            81.546277                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               28051032                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            34398912                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           982128                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         40945851                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           3093826                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        3094444                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses             618                       # Number of indirect misses.
system.cpu1.branchPred.lookups               56587199                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          503                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          1520                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           980384                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  49334842                       # Number of branches committed
system.cpu1.commit.bw_lim_events             12543279                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        6297145                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       20636770                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           193455055                       # Number of instructions committed
system.cpu1.commit.committedOps             196602447                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    437929513                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.448936                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.501228                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    376566939     85.99%     85.99% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     23756139      5.42%     91.41% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     13167258      3.01%     94.42% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      6390047      1.46%     95.88% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2941020      0.67%     96.55% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       585604      0.13%     96.68% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1551270      0.35%     97.04% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       427957      0.10%     97.14% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     12543279      2.86%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    437929513                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             5123282                       # Number of function calls committed.
system.cpu1.commit.int_insts                184018858                       # Number of committed integer instructions.
system.cpu1.commit.loads                     43434051                       # Number of loads committed
system.cpu1.commit.membars                    4721446                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4721446      2.40%      2.40% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       144541058     73.52%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             80      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              96      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       43435571     22.09%     98.01% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3904196      1.99%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        196602447                       # Class of committed instruction
system.cpu1.commit.refs                      47339767                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  193455055                       # Number of Instructions Simulated
system.cpu1.committedOps                    196602447                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.282720                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.282720                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            334461328                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 1919                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            27256871                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             220657832                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                20946090                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 79605458                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                980700                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 2874                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              5118159                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   56587199                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 34955537                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    404728097                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               100861                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     224597759                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                1964888                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.128140                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          35401194                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          31144858                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.508596                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         441111735                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.516302                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.901014                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               295556700     67.00%     67.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                84872602     19.24%     86.24% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                48521369     11.00%     97.24% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 9012321      2.04%     99.29% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                   98515      0.02%     99.31% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1475717      0.33%     99.64% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                     215      0.00%     99.64% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                 1573895      0.36%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     401      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           441111735                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         492072                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1025118                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                52745799                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.479512                       # Inst execution rate
system.cpu1.iew.exec_refs                    52014313                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   3946050                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               29214789                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             48746874                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1575936                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           141481                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             4086556                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          216969212                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             48068263                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           700791                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            211754331                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                481240                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             49306762                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                980700                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             50136091                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       267616                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads            1609                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           16                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           27                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      5312823                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       180840                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            27                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       720004                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        305114                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                168777862                       # num instructions consuming a value
system.cpu1.iew.wb_count                    209975451                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.728129                       # average fanout of values written-back
system.cpu1.iew.wb_producers                122891995                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.475484                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     210222041                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               274513489                       # number of integer regfile reads
system.cpu1.int_regfile_writes              153472207                       # number of integer regfile writes
system.cpu1.ipc                              0.438074                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.438074                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4721744      2.22%      2.22% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            155516876     73.20%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  86      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   96      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            48271192     22.72%     98.14% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            3945128      1.86%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             212455122                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1231360                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.005796                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                1183274     96.09%     96.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     96.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     96.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     96.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     96.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     96.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     96.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     96.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     96.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     96.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     96.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     96.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     96.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     96.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     96.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     96.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     96.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     96.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     96.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     96.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     96.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     96.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     96.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     96.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     96.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     96.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     96.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     96.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     96.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     96.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     96.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     96.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     96.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     96.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     96.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     96.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     96.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     96.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     96.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     96.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     96.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     96.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     96.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     96.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     96.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     96.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 48047      3.90%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   39      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             208964738                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         867343172                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    209975451                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        237335998                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 210671677                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                212455122                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6297535                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       20366765                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            89833                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           390                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      9265211                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    441111735                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.481636                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.065655                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          326704713     74.06%     74.06% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           64354451     14.59%     88.65% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           29157622      6.61%     95.26% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            6961384      1.58%     96.84% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            7504990      1.70%     98.54% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1479512      0.34%     98.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            3723718      0.84%     99.72% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             661313      0.15%     99.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             564032      0.13%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      441111735                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.481099                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          2410808                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          790616                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            48746874                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            4086556                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    298                       # number of misc regfile reads
system.cpu1.numCycles                       441603807                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    60334845                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               83592033                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            142778001                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               2843238                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                23219532                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              31177588                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               204819                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            284825431                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             218684144                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          159957484                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 81613876                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               4789881                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                980700                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             41893962                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                17179483                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       284825431                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles     209811632                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts           1574403                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 15925842                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts       1574392                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   642624268                       # The number of ROB reads
system.cpu1.rob.rob_writes                  437814210                       # The number of ROB writes
system.cpu1.timesIdled                           4953                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          4891868                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              1882507                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             7854401                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull               1645                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               1102981                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      9791374                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      19526470                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       267963                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        55856                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      7317044                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      5921307                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     14633457                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        5977163                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 251018194500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            9596467                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       503817                       # Transaction distribution
system.membus.trans_dist::CleanEvict          9231417                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1028                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            734                       # Transaction distribution
system.membus.trans_dist::ReadExReq            193007                       # Transaction distribution
system.membus.trans_dist::ReadExResp           193006                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       9596467                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     29315943                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               29315943                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    658770560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               658770560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1532                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           9791236                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 9791236    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             9791236                       # Request fanout histogram
system.membus.respLayer1.occupancy        51172338164                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             20.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         23513371421                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               9.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   251018194500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 251018194500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 251018194500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 251018194500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 251018194500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   251018194500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 251018194500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 251018194500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 251018194500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 251018194500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 74                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           37                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    16222527.027027                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   17836931.884960                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           37    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        94500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     40482000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             37                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   250417961000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    600233500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 251018194500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     34453301                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        34453301                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     34453301                       # number of overall hits
system.cpu0.icache.overall_hits::total       34453301                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       140288                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        140288                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       140288                       # number of overall misses
system.cpu0.icache.overall_misses::total       140288                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   3222644997                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   3222644997                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   3222644997                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   3222644997                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     34593589                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     34593589                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     34593589                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     34593589                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.004055                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.004055                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.004055                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.004055                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 22971.636897                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 22971.636897                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 22971.636897                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 22971.636897                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1905                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               36                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    52.916667                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       104155                       # number of writebacks
system.cpu0.icache.writebacks::total           104155                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        36134                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        36134                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        36134                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        36134                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       104154                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       104154                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       104154                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       104154                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   2751857497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   2751857497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   2751857497                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   2751857497                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.003011                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.003011                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.003011                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.003011                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 26421.044770                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 26421.044770                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 26421.044770                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 26421.044770                       # average overall mshr miss latency
system.cpu0.icache.replacements                104155                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     34453301                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       34453301                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       140288                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       140288                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   3222644997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   3222644997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     34593589                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     34593589                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.004055                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.004055                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 22971.636897                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 22971.636897                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        36134                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        36134                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       104154                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       104154                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   2751857497                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   2751857497                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.003011                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.003011                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 26421.044770                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 26421.044770                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 251018194500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           34557678                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           104187                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           331.688963                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         69291333                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        69291333                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 251018194500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     37734704                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        37734704                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     37734704                       # number of overall hits
system.cpu0.dcache.overall_hits::total       37734704                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     11149344                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      11149344                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     11149344                       # number of overall misses
system.cpu0.dcache.overall_misses::total     11149344                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 768113550722                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 768113550722                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 768113550722                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 768113550722                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     48884048                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     48884048                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     48884048                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     48884048                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.228077                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.228077                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.228077                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.228077                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 68893.160954                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 68893.160954                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 68893.160954                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 68893.160954                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     44143981                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          207                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           748475                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              4                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    58.978564                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    51.750000                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      4109205                       # number of writebacks
system.cpu0.dcache.writebacks::total          4109205                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      7059639                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      7059639                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      7059639                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      7059639                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      4089705                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      4089705                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      4089705                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      4089705                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 347995260074                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 347995260074                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 347995260074                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 347995260074                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.083661                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.083661                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.083661                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.083661                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 85090.553004                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 85090.553004                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 85090.553004                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 85090.553004                       # average overall mshr miss latency
system.cpu0.dcache.replacements               4109205                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     36586388                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       36586388                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      9652069                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      9652069                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 639404330000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 639404330000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     46238457                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     46238457                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.208745                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.208745                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 66245.312793                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 66245.312793                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      5668720                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      5668720                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      3983349                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      3983349                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 336490539000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 336490539000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.086148                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.086148                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 84474.280059                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 84474.280059                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1148316                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1148316                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      1497275                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1497275                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 128709220722                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 128709220722                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      2645591                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      2645591                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.565951                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.565951                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 85962.312015                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 85962.312015                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1390919                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1390919                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       106356                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       106356                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  11504721074                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  11504721074                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.040201                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.040201                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 108171.810467                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 108171.810467                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data      1553498                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total      1553498                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        20616                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        20616                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    521986500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    521986500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data      1574114                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total      1574114                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.013097                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.013097                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 25319.484866                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 25319.484866                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          234                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          234                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data        20382                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total        20382                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data    493933000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    493933000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.012948                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.012948                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 24233.784712                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 24233.784712                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data      1573343                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total      1573343                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          416                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          416                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      3065500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      3065500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data      1573759                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total      1573759                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.000264                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.000264                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  7368.990385                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  7368.990385                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          416                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          416                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      2649500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      2649500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.000264                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.000264                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  6368.990385                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  6368.990385                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data          912                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total            912                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          965                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          965                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     15703000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     15703000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         1877                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         1877                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.514118                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.514118                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 16272.538860                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 16272.538860                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          965                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          965                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     14738000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     14738000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.514118                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.514118                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 15272.538860                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 15272.538860                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 251018194500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.996325                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           44975065                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          4110523                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            10.941446                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.996325                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999885                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999885                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        108178087                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       108178087                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 251018194500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               84577                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              714823                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 599                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              392382                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1192381                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              84577                       # number of overall hits
system.l2.overall_hits::.cpu0.data             714823                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                599                       # number of overall hits
system.l2.overall_hits::.cpu1.data             392382                       # number of overall hits
system.l2.overall_hits::total                 1192381                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             19578                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           3393884                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              4144                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2703323                       # number of demand (read+write) misses
system.l2.demand_misses::total                6120929                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            19578                       # number of overall misses
system.l2.overall_misses::.cpu0.data          3393884                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             4144                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2703323                       # number of overall misses
system.l2.overall_misses::total               6120929                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   1585353500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 331980521007                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    346290500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 259765667478                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     593677832485                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   1585353500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 331980521007                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    346290500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 259765667478                       # number of overall miss cycles
system.l2.overall_miss_latency::total    593677832485                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          104155                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         4108707                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            4743                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         3095705                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              7313310                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         104155                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        4108707                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           4743                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        3095705                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             7313310                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.187970                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.826022                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.873709                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.873250                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.836957                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.187970                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.826022                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.873709                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.873250                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.836957                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 80976.274390                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 97817.285743                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 83564.309846                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 96091.243066                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 96991.458729                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 80976.274390                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 97817.285743                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 83564.309846                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 96091.243066                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 96991.458729                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             170263                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      7697                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      22.120696                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   3421970                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              503817                       # number of writebacks
system.l2.writebacks::total                    503817                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             24                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          48339                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             47                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           4940                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               53350                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            24                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         48339                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            47                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          4940                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              53350                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        19554                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      3345545                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         4097                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      2698383                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6067579                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        19554                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      3345545                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         4097                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      2698383                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      3729800                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          9797379                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   1388682002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 295607564542                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    303657500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 232478048982                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 529777953026                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   1388682002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 295607564542                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    303657500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 232478048982                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 338160066901                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 867938019927                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.187739                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.814257                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.863799                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.871654                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.829662                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.187739                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.814257                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.863799                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.871654                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.339664                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71017.796972                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 88358.567750                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 74117.036856                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 86154.578124                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 87312.905695                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71017.796972                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 88358.567750                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 74117.036856                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 86154.578124                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 90664.396724                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 88588.797058                       # average overall mshr miss latency
system.l2.replacements                       15698690                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       562000                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           562000                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       562000                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       562000                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      6488099                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          6488099                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      6488099                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      6488099                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      3729800                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        3729800                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 338160066901                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 338160066901                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 90664.396724                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 90664.396724                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               9                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   17                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            66                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            86                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                152                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       120000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       150000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       270000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           75                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           94                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              169                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.880000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.914894                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.899408                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  1818.181818                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1744.186047                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1776.315789                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           66                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           86                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           152                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1333000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      1716000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      3049000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.880000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.914894                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.899408                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20196.969697                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19953.488372                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20059.210526                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            15                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 15                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           39                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           36                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               75                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data       249000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       249000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           54                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           36                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             90                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.722222                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.833333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  6384.615385                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total         3320                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            4                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             4                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           35                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           36                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           71                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       707500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       713000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1420500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.648148                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.788889                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20214.285714                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19805.555556                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20007.042254                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data             6068                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             3841                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  9909                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         100144                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          96185                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              196329                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  11268692500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  10690604000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   21959296500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       106212                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       100026                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            206238                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.942869                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.961600                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.951954                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 112524.889160                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 111146.270208                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 111849.479700                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data         1863                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         1456                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total             3319                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        98281                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        94729                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         193010                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  10149483001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   9641592000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  19791075001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.925329                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.947044                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.935861                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 103270.042033                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 101780.785187                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 102539.117149                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         84577                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           599                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              85176                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        19578                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         4144                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            23722                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   1585353500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    346290500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1931644000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       104155                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         4743                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         108898                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.187970                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.873709                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.217837                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 80976.274390                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 83564.309846                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81428.378720                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           24                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           47                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            71                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        19554                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         4097                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        23651                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   1388682002                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    303657500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1692339502                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.187739                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.863799                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.217185                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71017.796972                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 74117.036856                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71554.670077                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       708755                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       388541                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1097296                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      3293740                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      2607138                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         5900878                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 320711828507                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 249075063478                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 569786891985                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      4002495                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      2995679                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       6998174                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.822922                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.870300                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.843203                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 97370.110727                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 95535.818771                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 96559.680099                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        46476                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         3484                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        49960                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      3247264                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      2603654                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      5850918                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 285458081541                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 222836456982                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 508294538523                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.811310                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.869137                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.836064                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 87907.260248                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 85586.048293                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 86874.322717                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 251018194500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 251018194500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                    18032377                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  15698754                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.148650                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      23.400486                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.085593                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        9.628528                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.020899                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        8.156080                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    22.708414                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.365633                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.001337                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.150446                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000327                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.127439                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.354819                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            63                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.015625                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 130608042                       # Number of tag accesses
system.l2.tags.data_accesses                130608042                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 251018194500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       1251456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     214163328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        262208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     172700992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    238148288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          626526272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      1251456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       262208                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1513664                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     32244288                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        32244288                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          19554                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        3346302                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           4097                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        2698453                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      3721067                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             9789473                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       503817                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             503817                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4985519                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        853178505                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          1044578                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        688001889                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    948729189                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2495939680                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4985519                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      1044578                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          6030097                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      128453987                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            128453987                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      128453987                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4985519                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       853178505                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         1044578                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       688001889                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    948729189                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2624393667                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    501833.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     19554.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   3342272.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      4097.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   2696496.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   3713919.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.009812665750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        30421                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        30421                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            16291308                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             473063                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     9789473                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     503817                       # Number of write requests accepted
system.mem_ctrls.readBursts                   9789473                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   503817                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  13135                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1984                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            619887                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            627486                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            610030                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            627384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            502647                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            615928                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            714834                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            669140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            609152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            626823                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           578928                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           561649                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           583300                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           577234                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           611561                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           640355                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             30775                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             30780                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             30879                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             30663                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             28080                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             30629                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             34867                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             34839                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             30860                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             34486                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            32441                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            29061                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            31227                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            30745                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            30770                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            30731                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.94                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.75                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 315439454286                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                48881690000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            498745791786                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32265.60                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                51015.60                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  7304489                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  470563                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.72                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.77                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               9789473                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               503817                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2319971                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1659723                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1090373                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  918922                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  712221                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  542878                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  424192                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  356918                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  305800                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  260232                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 232678                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 382720                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 193931                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 122207                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  96741                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  74335                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  52444                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  28626                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   1258                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    168                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  17053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  19038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  23414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  30733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  31998                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  35344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  33683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  34346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  32506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  33958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  30896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  30520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  30525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  30227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  30477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  30447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    957                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    580                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      2503116                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    262.793120                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   138.599935                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   335.758465                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1392920     55.65%     55.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       440108     17.58%     73.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       110724      4.42%     77.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        69384      2.77%     80.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        56534      2.26%     82.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        47559      1.90%     84.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        41544      1.66%     86.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        36440      1.46%     87.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       307903     12.30%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      2503116                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        30421                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     321.366589                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     60.745769                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   6922.643547                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-16383        30405     99.95%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::294912-311295           16      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         30421                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        30421                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.496269                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.468873                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.985977                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            23425     77.00%     77.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              875      2.88%     79.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4718     15.51%     95.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1052      3.46%     98.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              204      0.67%     99.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               85      0.28%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               49      0.16%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                9      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                4      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         30421                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              625685632                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  840640                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                32117312                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               626526272                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             32244288                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2492.59                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       127.95                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2495.94                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    128.45                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        20.47                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    19.47                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  251018074000                       # Total gap between requests
system.mem_ctrls.avgGap                      24386.57                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      1251456                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    213905408                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       262208                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    172575744                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    237690816                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     32117312                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4985519.087541679852                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 852151010.113332629204                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 1044577.667058313498                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 687502929.195038795471                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 946906723.129984021187                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 127948143.615541771054                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        19554                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      3346302                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         4097                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      2698453                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      3721067                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       503817                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    579523159                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 157137039539                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    133285632                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 120907087156                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 219988856300                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 6215777990345                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29637.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     46958.42                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     32532.49                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     44806.07                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     59119.83                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  12337372.48                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.65                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           8644226640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           4594511625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         34193474280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1306675620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy      19814764320                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     105137388060                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       7854239040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       181545279585                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        723.235541                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  19312685536                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   8381880000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 223323628964                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           9228043020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           4904813595                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         35609579040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1312892640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy      19814764320                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     105589367280                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       7473624960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       183933084855                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        732.748019                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  18237073999                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   8381880000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 224399240501                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                414                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          208                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    145271127.403846                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   285515474.535939                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          208    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value         7000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    868561500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            208                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   220801800000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  30216394500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 251018194500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     34950458                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        34950458                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     34950458                       # number of overall hits
system.cpu1.icache.overall_hits::total       34950458                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         5079                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          5079                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         5079                       # number of overall misses
system.cpu1.icache.overall_misses::total         5079                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    383449000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    383449000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    383449000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    383449000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     34955537                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     34955537                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     34955537                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     34955537                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000145                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000145                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000145                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000145                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 75496.948218                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 75496.948218                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 75496.948218                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 75496.948218                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         4743                       # number of writebacks
system.cpu1.icache.writebacks::total             4743                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          336                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          336                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          336                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          336                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         4743                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         4743                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         4743                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         4743                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    360506500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    360506500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    360506500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    360506500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000136                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000136                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000136                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000136                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 76008.117225                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 76008.117225                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 76008.117225                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 76008.117225                       # average overall mshr miss latency
system.cpu1.icache.replacements                  4743                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     34950458                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       34950458                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         5079                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         5079                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    383449000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    383449000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     34955537                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     34955537                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000145                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000145                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 75496.948218                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 75496.948218                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          336                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          336                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         4743                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         4743                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    360506500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    360506500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000136                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000136                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 76008.117225                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 76008.117225                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 251018194500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           35434927                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             4775                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          7420.927120                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         69915817                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        69915817                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 251018194500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     37630494                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        37630494                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     37630494                       # number of overall hits
system.cpu1.dcache.overall_hits::total       37630494                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     10473252                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      10473252                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     10473252                       # number of overall misses
system.cpu1.dcache.overall_misses::total     10473252                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 712176400999                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 712176400999                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 712176400999                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 712176400999                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     48103746                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     48103746                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     48103746                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     48103746                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.217722                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.217722                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.217722                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.217722                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 67999.547896                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 67999.547896                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 67999.547896                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 67999.547896                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     23501818                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets         3534                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           323695                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             72                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    72.604822                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    49.083333                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      3095362                       # number of writebacks
system.cpu1.dcache.writebacks::total          3095362                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      7400015                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      7400015                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      7400015                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      7400015                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      3073237                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      3073237                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      3073237                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      3073237                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 270769377500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 270769377500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 270769377500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 270769377500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.063888                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.063888                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.063888                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.063888                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 88105.595989                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 88105.595989                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 88105.595989                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 88105.595989                       # average overall mshr miss latency
system.cpu1.dcache.replacements               3095361                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     36787244                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       36787244                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      8986187                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      8986187                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 587107777000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 587107777000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     45773431                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     45773431                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.196319                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.196319                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 65334.471339                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 65334.471339                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      6012904                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      6012904                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      2973283                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      2973283                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 259889502000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 259889502000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.064957                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.064957                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 87408.262853                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 87408.262853                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       843250                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        843250                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1487065                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1487065                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 125068623999                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 125068623999                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      2330315                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      2330315                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.638139                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.638139                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 84104.342446                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 84104.342446                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1387111                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1387111                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        99954                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        99954                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  10879875500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  10879875500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.042893                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.042893                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 108848.825460                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 108848.825460                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data      1550576                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total      1550576                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data        23440                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        23440                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data    573315500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    573315500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data      1574016                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total      1574016                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.014892                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.014892                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 24458.852389                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 24458.852389                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          111                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          111                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data        23329                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total        23329                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data    542708000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    542708000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.014821                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.014821                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 23263.234601                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 23263.234601                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data      1573522                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total      1573522                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          338                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          338                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      2369000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      2369000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data      1573860                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total      1573860                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.000215                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.000215                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7008.875740                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7008.875740                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          338                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          338                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      2032000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      2032000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.000215                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.000215                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6011.834320                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6011.834320                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          515                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            515                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         1005                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         1005                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     15062000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     15062000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         1520                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         1520                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.661184                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.661184                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 14987.064677                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 14987.064677                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         1005                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         1005                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     14057000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     14057000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.661184                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.661184                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 13987.064677                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 13987.064677                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 251018194500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.934772                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           43854623                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          3097143                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.159702                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.934772                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.997962                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.997962                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        105603400                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       105603400                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 251018194500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           7109221                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1065817                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      6751465                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        15194873                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          6859800                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1037                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           753                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1790                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           207284                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          207284                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        108898                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      7000323                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       312465                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     12329520                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        14229                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      9289116                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              21945330                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     13331840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    525946368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       607104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    396228288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              936113600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        22563217                       # Total snoops (count)
system.tol2bus.snoopTraffic                  32448832                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         29877704                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.210979                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.412560                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               23629988     79.09%     79.09% # Request fanout histogram
system.tol2bus.snoop_fanout::1                6191860     20.72%     99.81% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  55856      0.19%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           29877704                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        14631009864                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        6168004446                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         156249466                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        4648099948                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.9                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           7138951                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
