# 7SegDisplayClock
 FPGA project, using a 7 segment display to initialise and run a digital clock
