<html><body><samp><pre>
<!@TC:0>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="c:\dev\eln_kart_sodimm200\kart\board\concat\kart.vhd:6104:4:6104:6:@W:MT462:@XP_MSG">kart.vhd(6104)</a><!@TM:0> | Net I21.Q appears to be an unidentified clock source. Assuming default frequency. If this is a required clock, declare a clock constraint on this net in your constraint file.</font>
<font color=#A52A2A>@W:<a href="@W:MT532:@XP_HELP">MT532</a> : <a href="c:\dev\eln_kart_sodimm200\kart\board\concat\kart.vhd:2539:4:2539:6:@W:MT532:@XP_MSG">kart.vhd(2539)</a><!@TM:0> | Found signal identified as System clock which controls 1 sequential elements including I0.U_6.I_regs.g0\.1\.U_5.pulse_delayed.  Using this clock, which has no specified timing constraint, can adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="c:\dev\eln_kart_sodimm200\kart\board\concat\kart.vhd:3890:4:3890:6:@W:MT530:@XP_MSG">kart.vhd(3890)</a><!@TM:0> | Found inferred clock Kart_Board|clock which controls 729 sequential elements including I0.U_5.I_div.prescalerCounter[15:0]. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="c:\dev\eln_kart_sodimm200\kart\board\concat\kart.vhd:6104:4:6104:6:@W:MT462:@XP_MSG">kart.vhd(6104)</a><!@TM:0> | Net I21.Q appears to be an unidentified clock source. Assuming default frequency. If this is a required clock, declare a clock constraint on this net in your constraint file.</font>

</pre></samp></body></html>
