=====
SETUP
0.425
17.283
17.709
u_v9958/u_timing_control/u_ssg/ff_v_count_1_s0
6.103
6.335
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_1_s2
8.584
8.619
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_2_s
8.619
9.089
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_2_s0
9.486
10.056
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_3_s4
10.056
10.526
u_v9958/u_timing_control/u_ssg/w_pixel_pos_y_3_s
11.475
12.045
u_v9958/u_timing_control/u_ssg/w_pixel_pos_y_4_s
12.045
12.080
u_v9958/u_timing_control/u_ssg/w_pixel_pos_y_5_s
12.080
12.115
u_v9958/u_timing_control/u_ssg/w_pixel_pos_y_6_s
12.115
12.150
u_v9958/u_timing_control/u_ssg/w_pixel_pos_y_7_s
12.150
12.620
u_v9958/u_timing_control/u_ssg/w_intr_line_y_7_s0
12.629
13.184
u_v9958/u_timing_control/u_ssg/n642_s0
13.581
14.098
u_v9958/u_cpu_interface/n1354_s9
14.739
15.192
u_v9958/u_cpu_interface/n1354_s5
15.848
16.397
u_v9958/u_cpu_interface/n1354_s3
16.569
17.139
u_v9958/u_cpu_interface/ff_line_interrupt_s1
17.283
=====
SETUP
1.113
16.596
17.709
u_v9958/u_command/ff_screen_mode_6_s0
6.103
6.335
u_v9958/u_command/w_next_2_s3
7.302
7.755
u_v9958/u_command/w_nx_max_1_s3
8.181
8.698
u_v9958/u_command/n2210_s0
9.095
9.665
u_v9958/u_command/n2211_s0
9.665
9.700
u_v9958/u_command/n2212_s0
9.700
9.735
u_v9958/u_command/n2213_s0
9.735
9.770
u_v9958/u_command/n2214_s0
9.770
9.806
u_v9958/u_command/n2215_s0
9.806
9.841
u_v9958/u_command/n2216_s0
9.841
9.876
u_v9958/u_command/n2217_s0
9.876
9.911
u_v9958/u_command/n2218_s0
9.911
9.946
u_v9958/u_command/n2219_s0
9.946
9.982
u_v9958/u_command/n568_s4
11.153
11.708
u_v9958/u_command/n3716_s113
12.519
13.036
u_v9958/u_command/ff_wait_count_5_s12
13.490
14.007
u_v9958/u_command/ff_wait_count_5_s9
14.668
15.130
u_v9958/u_command/ff_wait_count_5_s7
15.302
15.872
u_v9958/u_command/ff_wait_count_5_s1
16.596
=====
SETUP
1.173
16.536
17.709
u_v9958/u_command/ff_cache_vram_address_2_s0
6.103
6.335
u_v9958/u_command/u_cache/n40_s0
7.647
8.217
u_v9958/u_command/u_cache/n41_s0
8.217
8.252
u_v9958/u_command/u_cache/n42_s0
8.252
8.287
u_v9958/u_command/u_cache/n43_s0
8.287
8.322
u_v9958/u_command/u_cache/n44_s0
8.322
8.357
u_v9958/u_command/u_cache/n45_s0
8.357
8.393
u_v9958/u_command/u_cache/n46_s0
8.393
8.428
u_v9958/u_command/u_cache/n47_s0
8.428
8.463
u_v9958/u_command/u_cache/n48_s0
8.463
8.498
u_v9958/u_command/u_cache/n49_s0
8.498
8.533
u_v9958/u_command/u_cache/n50_s0
8.533
8.569
u_v9958/u_command/u_cache/n51_s0
8.569
8.604
u_v9958/u_command/u_cache/n52_s0
8.604
8.639
u_v9958/u_command/u_cache/n53_s0
8.639
8.674
u_v9958/u_command/u_cache/n54_s0
8.674
8.709
u_v9958/u_command/u_cache/n55_s0
8.709
8.745
u_v9958/u_command/u_cache/ff_cache1_already_read_s7
10.316
10.833
u_v9958/u_command/u_cache/ff_vram_wdata_31_s9
11.852
12.407
u_v9958/u_command/u_cache/n6013_s23
13.483
13.936
u_v9958/u_command/u_cache/n6014_s12
14.464
15.013
u_v9958/u_command/u_cache/n6014_s9
15.185
15.740
u_v9958/u_command/u_cache/n6014_s6
15.987
16.536
u_v9958/u_command/u_cache/ff_vram_data_mask_2_s0
16.536
=====
SETUP
1.252
16.457
17.709
u_v9958/u_timing_control/u_ssg/ff_screen_pos_x_0_s0
6.103
6.335
u_v9958/u_vram_interface/n19_s0
8.090
8.607
u_v9958/u_vram_interface/n198_s2
9.143
9.660
u_v9958/u_vram_interface/ff_vram_valid_s8
11.186
11.703
u_v9958/u_vram_interface/ff_vram_write_s5
12.810
13.272
u_v9958/u_vram_interface/ff_vram_write_s0
16.457
=====
SETUP
1.253
16.456
17.709
u_v9958/u_command/ff_cache_vram_address_2_s0
6.103
6.335
u_v9958/u_command/u_cache/n40_s0
7.647
8.217
u_v9958/u_command/u_cache/n41_s0
8.217
8.252
u_v9958/u_command/u_cache/n42_s0
8.252
8.287
u_v9958/u_command/u_cache/n43_s0
8.287
8.322
u_v9958/u_command/u_cache/n44_s0
8.322
8.357
u_v9958/u_command/u_cache/n45_s0
8.357
8.393
u_v9958/u_command/u_cache/n46_s0
8.393
8.428
u_v9958/u_command/u_cache/n47_s0
8.428
8.463
u_v9958/u_command/u_cache/n48_s0
8.463
8.498
u_v9958/u_command/u_cache/n49_s0
8.498
8.533
u_v9958/u_command/u_cache/n50_s0
8.533
8.569
u_v9958/u_command/u_cache/n51_s0
8.569
8.604
u_v9958/u_command/u_cache/n52_s0
8.604
8.639
u_v9958/u_command/u_cache/n53_s0
8.639
8.674
u_v9958/u_command/u_cache/n54_s0
8.674
8.709
u_v9958/u_command/u_cache/n55_s0
8.709
8.745
u_v9958/u_command/u_cache/ff_cache1_already_read_s7
10.316
10.833
u_v9958/u_command/u_cache/ff_vram_wdata_31_s9
11.852
12.407
u_v9958/u_command/u_cache/ff_cache1_address_17_s7
12.826
13.288
u_v9958/u_command/u_cache/ff_cache1_data_mask_3_s11
13.291
13.861
u_v9958/u_command/u_cache/ff_cache1_data_mask_3_s9
13.862
14.233
u_v9958/u_command/u_cache/ff_cache1_data_mask_2_s6
15.270
15.732
u_v9958/u_command/u_cache/ff_cache1_data_mask_2_s0
16.456
=====
SETUP
1.261
16.448
17.709
u_v9958/u_command/ff_cache_vram_address_2_s0
6.103
6.335
u_v9958/u_command/u_cache/n40_s0
7.647
8.217
u_v9958/u_command/u_cache/n41_s0
8.217
8.252
u_v9958/u_command/u_cache/n42_s0
8.252
8.287
u_v9958/u_command/u_cache/n43_s0
8.287
8.322
u_v9958/u_command/u_cache/n44_s0
8.322
8.357
u_v9958/u_command/u_cache/n45_s0
8.357
8.393
u_v9958/u_command/u_cache/n46_s0
8.393
8.428
u_v9958/u_command/u_cache/n47_s0
8.428
8.463
u_v9958/u_command/u_cache/n48_s0
8.463
8.498
u_v9958/u_command/u_cache/n49_s0
8.498
8.533
u_v9958/u_command/u_cache/n50_s0
8.533
8.569
u_v9958/u_command/u_cache/n51_s0
8.569
8.604
u_v9958/u_command/u_cache/n52_s0
8.604
8.639
u_v9958/u_command/u_cache/n53_s0
8.639
8.674
u_v9958/u_command/u_cache/n54_s0
8.674
8.709
u_v9958/u_command/u_cache/n55_s0
8.709
8.745
u_v9958/u_command/u_cache/w_cache2_hit_s0
9.746
10.263
u_v9958/u_command/u_cache/ff_cache0_already_read_s11
11.559
12.114
u_v9958/u_command/u_cache/ff_cache0_data_31_s7
13.240
13.795
u_v9958/u_command/u_cache/ff_cache0_data_15_s7
14.483
14.945
u_v9958/u_command/u_cache/ff_cache0_data_15_s5
14.946
15.495
u_v9958/u_command/u_cache/ff_cache0_data_11_s0
16.448
=====
SETUP
1.261
16.448
17.709
u_v9958/u_command/ff_cache_vram_address_2_s0
6.103
6.335
u_v9958/u_command/u_cache/n40_s0
7.647
8.217
u_v9958/u_command/u_cache/n41_s0
8.217
8.252
u_v9958/u_command/u_cache/n42_s0
8.252
8.287
u_v9958/u_command/u_cache/n43_s0
8.287
8.322
u_v9958/u_command/u_cache/n44_s0
8.322
8.357
u_v9958/u_command/u_cache/n45_s0
8.357
8.393
u_v9958/u_command/u_cache/n46_s0
8.393
8.428
u_v9958/u_command/u_cache/n47_s0
8.428
8.463
u_v9958/u_command/u_cache/n48_s0
8.463
8.498
u_v9958/u_command/u_cache/n49_s0
8.498
8.533
u_v9958/u_command/u_cache/n50_s0
8.533
8.569
u_v9958/u_command/u_cache/n51_s0
8.569
8.604
u_v9958/u_command/u_cache/n52_s0
8.604
8.639
u_v9958/u_command/u_cache/n53_s0
8.639
8.674
u_v9958/u_command/u_cache/n54_s0
8.674
8.709
u_v9958/u_command/u_cache/n55_s0
8.709
8.745
u_v9958/u_command/u_cache/w_cache2_hit_s0
9.746
10.263
u_v9958/u_command/u_cache/ff_cache0_already_read_s11
11.559
12.114
u_v9958/u_command/u_cache/ff_cache0_data_31_s7
13.240
13.795
u_v9958/u_command/u_cache/ff_cache0_data_15_s7
14.483
14.945
u_v9958/u_command/u_cache/ff_cache0_data_15_s5
14.946
15.495
u_v9958/u_command/u_cache/ff_cache0_data_15_s0
16.448
=====
SETUP
1.276
16.433
17.709
u_v9958/u_command/ff_cache_vram_address_2_s0
6.103
6.335
u_v9958/u_command/u_cache/n40_s0
7.647
8.217
u_v9958/u_command/u_cache/n41_s0
8.217
8.252
u_v9958/u_command/u_cache/n42_s0
8.252
8.287
u_v9958/u_command/u_cache/n43_s0
8.287
8.322
u_v9958/u_command/u_cache/n44_s0
8.322
8.357
u_v9958/u_command/u_cache/n45_s0
8.357
8.393
u_v9958/u_command/u_cache/n46_s0
8.393
8.428
u_v9958/u_command/u_cache/n47_s0
8.428
8.463
u_v9958/u_command/u_cache/n48_s0
8.463
8.498
u_v9958/u_command/u_cache/n49_s0
8.498
8.533
u_v9958/u_command/u_cache/n50_s0
8.533
8.569
u_v9958/u_command/u_cache/n51_s0
8.569
8.604
u_v9958/u_command/u_cache/n52_s0
8.604
8.639
u_v9958/u_command/u_cache/n53_s0
8.639
8.674
u_v9958/u_command/u_cache/n54_s0
8.674
8.709
u_v9958/u_command/u_cache/n55_s0
8.709
8.745
u_v9958/u_command/u_cache/w_cache2_hit_s0
9.746
10.263
u_v9958/u_command/u_cache/ff_cache0_already_read_s11
11.559
12.114
u_v9958/u_command/u_cache/ff_cache0_data_31_s7
13.240
13.795
u_v9958/u_command/u_cache/ff_cache0_data_15_s7
14.483
14.945
u_v9958/u_command/u_cache/ff_cache0_data_15_s5
14.946
15.495
u_v9958/u_command/u_cache/ff_cache0_data_14_s0
16.433
=====
SETUP
1.380
16.329
17.709
u_v9958/u_command/ff_screen_mode_6_s0
6.103
6.335
u_v9958/u_command/w_next_2_s3
7.302
7.755
u_v9958/u_command/w_nx_max_1_s3
8.181
8.698
u_v9958/u_command/n2210_s0
9.095
9.665
u_v9958/u_command/n2211_s0
9.665
9.700
u_v9958/u_command/n2212_s0
9.700
9.735
u_v9958/u_command/n2213_s0
9.735
9.770
u_v9958/u_command/n2214_s0
9.770
9.806
u_v9958/u_command/n2215_s0
9.806
9.841
u_v9958/u_command/n2216_s0
9.841
9.876
u_v9958/u_command/n2217_s0
9.876
9.911
u_v9958/u_command/n2218_s0
9.911
9.946
u_v9958/u_command/n2219_s0
9.946
9.982
u_v9958/u_command/n568_s4
11.153
11.708
u_v9958/u_command/n3716_s113
12.519
13.036
u_v9958/u_command/ff_wait_counter_7_s16
13.589
14.051
u_v9958/u_command/ff_wait_counter_7_s13
14.224
14.595
u_v9958/u_command/ff_wait_counter_7_s28
15.239
15.788
u_v9958/u_command/ff_wait_counter_2_s0
16.329
=====
SETUP
1.445
16.264
17.709
u_v9958/u_command/ff_cache_vram_address_2_s0
6.103
6.335
u_v9958/u_command/u_cache/n40_s0
7.647
8.217
u_v9958/u_command/u_cache/n41_s0
8.217
8.252
u_v9958/u_command/u_cache/n42_s0
8.252
8.287
u_v9958/u_command/u_cache/n43_s0
8.287
8.322
u_v9958/u_command/u_cache/n44_s0
8.322
8.357
u_v9958/u_command/u_cache/n45_s0
8.357
8.393
u_v9958/u_command/u_cache/n46_s0
8.393
8.428
u_v9958/u_command/u_cache/n47_s0
8.428
8.463
u_v9958/u_command/u_cache/n48_s0
8.463
8.498
u_v9958/u_command/u_cache/n49_s0
8.498
8.533
u_v9958/u_command/u_cache/n50_s0
8.533
8.569
u_v9958/u_command/u_cache/n51_s0
8.569
8.604
u_v9958/u_command/u_cache/n52_s0
8.604
8.639
u_v9958/u_command/u_cache/n53_s0
8.639
8.674
u_v9958/u_command/u_cache/n54_s0
8.674
8.709
u_v9958/u_command/u_cache/n55_s0
8.709
8.745
u_v9958/u_command/u_cache/w_cache2_hit_s0
9.746
10.263
u_v9958/u_command/u_cache/ff_cache0_already_read_s11
11.559
12.114
u_v9958/u_command/u_cache/ff_cache0_data_31_s7
13.240
13.795
u_v9958/u_command/u_cache/ff_cache0_data_15_s7
14.483
14.945
u_v9958/u_command/u_cache/ff_cache0_data_15_s5
14.946
15.495
u_v9958/u_command/u_cache/ff_cache0_data_12_s0
16.264
=====
SETUP
1.450
16.259
17.709
u_v9958/u_command/ff_cache_vram_address_2_s0
6.103
6.335
u_v9958/u_command/u_cache/n40_s0
7.647
8.217
u_v9958/u_command/u_cache/n41_s0
8.217
8.252
u_v9958/u_command/u_cache/n42_s0
8.252
8.287
u_v9958/u_command/u_cache/n43_s0
8.287
8.322
u_v9958/u_command/u_cache/n44_s0
8.322
8.357
u_v9958/u_command/u_cache/n45_s0
8.357
8.393
u_v9958/u_command/u_cache/n46_s0
8.393
8.428
u_v9958/u_command/u_cache/n47_s0
8.428
8.463
u_v9958/u_command/u_cache/n48_s0
8.463
8.498
u_v9958/u_command/u_cache/n49_s0
8.498
8.533
u_v9958/u_command/u_cache/n50_s0
8.533
8.569
u_v9958/u_command/u_cache/n51_s0
8.569
8.604
u_v9958/u_command/u_cache/n52_s0
8.604
8.639
u_v9958/u_command/u_cache/n53_s0
8.639
8.674
u_v9958/u_command/u_cache/n54_s0
8.674
8.709
u_v9958/u_command/u_cache/n55_s0
8.709
8.745
u_v9958/u_command/u_cache/w_cache2_hit_s0
9.746
10.263
u_v9958/u_command/u_cache/ff_cache0_already_read_s11
11.559
12.114
u_v9958/u_command/u_cache/ff_cache0_data_31_s7
13.240
13.795
u_v9958/u_command/u_cache/ff_cache0_data_15_s7
14.483
14.945
u_v9958/u_command/u_cache/ff_cache0_data_15_s5
14.946
15.495
u_v9958/u_command/u_cache/ff_cache0_data_13_s0
16.259
=====
SETUP
1.477
16.232
17.709
u_v9958/u_command/ff_screen_mode_6_s0
6.103
6.335
u_v9958/u_command/w_next_2_s3
7.302
7.755
u_v9958/u_command/w_nx_max_1_s3
8.181
8.698
u_v9958/u_command/n2210_s0
9.095
9.665
u_v9958/u_command/n2211_s0
9.665
9.700
u_v9958/u_command/n2212_s0
9.700
9.735
u_v9958/u_command/n2213_s0
9.735
9.770
u_v9958/u_command/n2214_s0
9.770
9.806
u_v9958/u_command/n2215_s0
9.806
9.841
u_v9958/u_command/n2216_s0
9.841
9.876
u_v9958/u_command/n2217_s0
9.876
9.911
u_v9958/u_command/n2218_s0
9.911
9.946
u_v9958/u_command/n2219_s0
9.946
9.982
u_v9958/u_command/n568_s4
11.153
11.708
u_v9958/u_command/n3716_s113
12.519
13.068
u_v9958/u_command/ff_cache_vram_address_17_s14
13.080
13.635
u_v9958/u_command/ff_cache_vram_write_s14
14.053
14.570
u_v9958/u_command/ff_cache_vram_write_s12
15.230
15.692
u_v9958/u_command/ff_cache_vram_write_s0
16.232
=====
SETUP
1.478
10.373
11.851
ff_reset_n2_1_s0
6.103
6.335
u_dvi/rgb2dvi_inst/n36_s2
8.203
8.773
u_sdram/ff_sdr_read_data_0_s0
10.373
=====
SETUP
1.478
10.373
11.851
ff_reset_n2_1_s0
6.103
6.335
u_dvi/rgb2dvi_inst/n36_s2
8.203
8.773
u_sdram/ff_sdr_read_data_1_s0
10.373
=====
SETUP
1.478
10.373
11.851
ff_reset_n2_1_s0
6.103
6.335
u_dvi/rgb2dvi_inst/n36_s2
8.203
8.773
u_sdram/ff_sdr_read_data_2_s0
10.373
=====
SETUP
1.478
10.373
11.851
ff_reset_n2_1_s0
6.103
6.335
u_dvi/rgb2dvi_inst/n36_s2
8.203
8.773
u_sdram/ff_sdr_read_data_3_s0
10.373
=====
SETUP
1.478
10.373
11.851
ff_reset_n2_1_s0
6.103
6.335
u_dvi/rgb2dvi_inst/n36_s2
8.203
8.773
u_sdram/ff_sdr_read_data_4_s0
10.373
=====
SETUP
1.478
10.373
11.851
ff_reset_n2_1_s0
6.103
6.335
u_dvi/rgb2dvi_inst/n36_s2
8.203
8.773
u_sdram/ff_sdr_read_data_5_s0
10.373
=====
SETUP
1.478
10.373
11.851
ff_reset_n2_1_s0
6.103
6.335
u_dvi/rgb2dvi_inst/n36_s2
8.203
8.773
u_sdram/ff_sdr_read_data_6_s0
10.373
=====
SETUP
1.478
10.373
11.851
ff_reset_n2_1_s0
6.103
6.335
u_dvi/rgb2dvi_inst/n36_s2
8.203
8.773
u_sdram/ff_sdr_read_data_7_s0
10.373
=====
SETUP
1.478
10.373
11.851
ff_reset_n2_1_s0
6.103
6.335
u_dvi/rgb2dvi_inst/n36_s2
8.203
8.773
u_sdram/ff_sdr_read_data_8_s0
10.373
=====
SETUP
1.478
10.373
11.851
ff_reset_n2_1_s0
6.103
6.335
u_dvi/rgb2dvi_inst/n36_s2
8.203
8.773
u_sdram/ff_sdr_read_data_13_s0
10.373
=====
SETUP
1.478
10.373
11.851
ff_reset_n2_1_s0
6.103
6.335
u_dvi/rgb2dvi_inst/n36_s2
8.203
8.773
u_sdram/ff_sdr_read_data_16_s0
10.373
=====
SETUP
1.478
10.373
11.851
ff_reset_n2_1_s0
6.103
6.335
u_dvi/rgb2dvi_inst/n36_s2
8.203
8.773
u_sdram/ff_sdr_read_data_17_s0
10.373
=====
SETUP
1.478
10.373
11.851
ff_reset_n2_1_s0
6.103
6.335
u_dvi/rgb2dvi_inst/n36_s2
8.203
8.773
u_sdram/ff_sdr_read_data_19_s0
10.373
=====
HOLD
0.199
5.792
5.592
u_v9958/u_color_palette/ff_vdp_b_1_s0
5.343
5.545
u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s
5.792
=====
HOLD
0.203
5.796
5.592
u_v9958/u_color_palette/ff_vdp_b_5_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
5.796
=====
HOLD
0.211
5.673
5.461
u_v9958/u_video_out/u_double_buffer/ff_address_odd_8_s0
5.343
5.544
u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
5.673
=====
HOLD
0.211
5.673
5.461
u_v9958/u_video_out/u_double_buffer/ff_address_odd_4_s0
5.343
5.544
u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
5.673
=====
HOLD
0.213
5.806
5.592
u_v9958/u_color_palette/ff_vdp_r_6_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_1_s
5.806
=====
HOLD
0.215
5.807
5.592
u_v9958/u_color_palette/ff_vdp_g_7_s0
5.343
5.545
u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s
5.807
=====
HOLD
0.215
5.807
5.592
u_v9958/u_color_palette/ff_vdp_g_4_s0
5.343
5.545
u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s
5.807
=====
HOLD
0.215
5.807
5.592
u_v9958/u_color_palette/ff_vdp_g_0_s0
5.343
5.545
u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s
5.807
=====
HOLD
0.215
5.807
5.592
u_v9958/u_color_palette/ff_vdp_r_7_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_1_s
5.807
=====
HOLD
0.215
5.807
5.592
u_v9958/u_color_palette/ff_vdp_r_5_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_1_s
5.807
=====
HOLD
0.215
5.807
5.592
u_v9958/u_color_palette/ff_vdp_r_4_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_1_s
5.807
=====
HOLD
0.215
5.807
5.592
u_v9958/u_color_palette/ff_vdp_r_2_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_1_s
5.807
=====
HOLD
0.215
5.807
5.592
u_v9958/u_color_palette/ff_vdp_r_1_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_1_s
5.807
=====
HOLD
0.215
5.807
5.592
u_v9958/u_color_palette/ff_vdp_b_7_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
5.807
=====
HOLD
0.215
5.807
5.592
u_v9958/u_color_palette/ff_vdp_b_4_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
5.807
=====
HOLD
0.215
5.807
5.592
u_v9958/u_color_palette/ff_vdp_b_0_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
5.807
=====
HOLD
0.227
5.819
5.592
u_v9958/u_video_out/u_double_buffer/ff_d_17_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_1_s
5.819
=====
HOLD
0.227
5.819
5.592
u_v9958/u_color_palette/ff_vdp_r_7_s0
5.343
5.545
u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_1_s
5.819
=====
HOLD
0.227
5.819
5.592
u_v9958/u_color_palette/ff_vdp_r_4_s0
5.343
5.545
u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_1_s
5.819
=====
HOLD
0.227
5.819
5.592
u_v9958/u_color_palette/ff_vdp_r_1_s0
5.343
5.545
u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_1_s
5.819
=====
HOLD
0.227
5.819
5.592
u_v9958/u_color_palette/ff_vdp_r_0_s0
5.343
5.545
u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_1_s
5.819
=====
HOLD
0.227
5.819
5.592
u_v9958/u_color_palette/ff_vdp_b_7_s0
5.343
5.545
u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s
5.819
=====
HOLD
0.227
5.819
5.592
u_v9958/u_color_palette/ff_vdp_g_7_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
5.819
=====
HOLD
0.227
5.819
5.592
u_v9958/u_color_palette/ff_vdp_g_2_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
5.819
=====
HOLD
0.228
5.820
5.592
u_v9958/u_color_palette/ff_vdp_g_3_s0
5.343
5.545
u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s
5.820
