digraph "CFG for '_Z15swap_matrix_coliiPfS_' function" {
	label="CFG for '_Z15swap_matrix_coliiPfS_' function";

	Node0x4dcf110 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%4:\l  %5 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %6 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %7 = getelementptr i8, i8 addrspace(4)* %6, i64 4\l  %8 = bitcast i8 addrspace(4)* %7 to i16 addrspace(4)*\l  %9 = load i16, i16 addrspace(4)* %8, align 4, !range !4, !invariant.load !5\l  %10 = zext i16 %9 to i32\l  %11 = mul i32 %5, %10\l  %12 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %13 = add i32 %11, %12\l  %14 = icmp slt i32 %13, %0\l  br i1 %14, label %15, label %25\l|{<s0>T|<s1>F}}"];
	Node0x4dcf110:s0 -> Node0x4dd0ff0;
	Node0x4dcf110:s1 -> Node0x4dd1080;
	Node0x4dd0ff0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%15:\l15:                                               \l  %16 = add nsw i32 %1, -1\l  %17 = mul nsw i32 %16, %0\l  %18 = add nsw i32 %13, %17\l  %19 = sext i32 %18 to i64\l  %20 = getelementptr inbounds float, float addrspace(1)* %2, i64 %19\l  %21 = load float, float addrspace(1)* %20, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %22 = sext i32 %13 to i64\l  %23 = getelementptr inbounds float, float addrspace(1)* %3, i64 %22\l  %24 = load float, float addrspace(1)* %23, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  store float %24, float addrspace(1)* %20, align 4, !tbaa !7\l  store float %21, float addrspace(1)* %23, align 4, !tbaa !7\l  br label %25\l}"];
	Node0x4dd0ff0 -> Node0x4dd1080;
	Node0x4dd1080 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%25:\l25:                                               \l  ret void\l}"];
}
