# 4_To_1_MUX
Cadence design and layout of a 4:1 Multiplexer using custom made logic gates. 
Made every signal input slightly different to prove the MUX is actually letting the proper input through (S1S0=00 is A, 01 is B...) 
Signals in simulation are in order: S1,S0,A,B,C,D,and Y
