
KalmanFilter.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00019588  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000058cc  08019758  08019758  0001a758  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801f024  0801f024  000218dc  2**0
                  CONTENTS
  4 .ARM          00000008  0801f024  0801f024  00020024  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801f02c  0801f02c  000218dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  0801f02c  0801f02c  0002002c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0801f034  0801f034  00020034  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000008dc  20000000  0801f038  00021000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001168  200008e0  0801f914  000218e0  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20001a48  0801f914  00021a48  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000218dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00026873  00000000  00000000  0002190c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005b0c  00000000  00000000  0004817f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001bb0  00000000  00000000  0004dc90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001569  00000000  00000000  0004f840  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002760c  00000000  00000000  00050da9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00022bd5  00000000  00000000  000783b5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e062b  00000000  00000000  0009af8a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0017b5b5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000088a4  00000000  00000000  0017b5f8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007b  00000000  00000000  00183e9c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200008e0 	.word	0x200008e0
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08019740 	.word	0x08019740

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200008e4 	.word	0x200008e4
 800020c:	08019740 	.word	0x08019740

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_uldivmod>:
 8000be8:	b953      	cbnz	r3, 8000c00 <__aeabi_uldivmod+0x18>
 8000bea:	b94a      	cbnz	r2, 8000c00 <__aeabi_uldivmod+0x18>
 8000bec:	2900      	cmp	r1, #0
 8000bee:	bf08      	it	eq
 8000bf0:	2800      	cmpeq	r0, #0
 8000bf2:	bf1c      	itt	ne
 8000bf4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bf8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bfc:	f000 b96a 	b.w	8000ed4 <__aeabi_idiv0>
 8000c00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c08:	f000 f806 	bl	8000c18 <__udivmoddi4>
 8000c0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c14:	b004      	add	sp, #16
 8000c16:	4770      	bx	lr

08000c18 <__udivmoddi4>:
 8000c18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c1c:	9d08      	ldr	r5, [sp, #32]
 8000c1e:	460c      	mov	r4, r1
 8000c20:	2b00      	cmp	r3, #0
 8000c22:	d14e      	bne.n	8000cc2 <__udivmoddi4+0xaa>
 8000c24:	4694      	mov	ip, r2
 8000c26:	458c      	cmp	ip, r1
 8000c28:	4686      	mov	lr, r0
 8000c2a:	fab2 f282 	clz	r2, r2
 8000c2e:	d962      	bls.n	8000cf6 <__udivmoddi4+0xde>
 8000c30:	b14a      	cbz	r2, 8000c46 <__udivmoddi4+0x2e>
 8000c32:	f1c2 0320 	rsb	r3, r2, #32
 8000c36:	4091      	lsls	r1, r2
 8000c38:	fa20 f303 	lsr.w	r3, r0, r3
 8000c3c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c40:	4319      	orrs	r1, r3
 8000c42:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c46:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c4a:	fa1f f68c 	uxth.w	r6, ip
 8000c4e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c52:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c56:	fb07 1114 	mls	r1, r7, r4, r1
 8000c5a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c5e:	fb04 f106 	mul.w	r1, r4, r6
 8000c62:	4299      	cmp	r1, r3
 8000c64:	d90a      	bls.n	8000c7c <__udivmoddi4+0x64>
 8000c66:	eb1c 0303 	adds.w	r3, ip, r3
 8000c6a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000c6e:	f080 8112 	bcs.w	8000e96 <__udivmoddi4+0x27e>
 8000c72:	4299      	cmp	r1, r3
 8000c74:	f240 810f 	bls.w	8000e96 <__udivmoddi4+0x27e>
 8000c78:	3c02      	subs	r4, #2
 8000c7a:	4463      	add	r3, ip
 8000c7c:	1a59      	subs	r1, r3, r1
 8000c7e:	fa1f f38e 	uxth.w	r3, lr
 8000c82:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c86:	fb07 1110 	mls	r1, r7, r0, r1
 8000c8a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c8e:	fb00 f606 	mul.w	r6, r0, r6
 8000c92:	429e      	cmp	r6, r3
 8000c94:	d90a      	bls.n	8000cac <__udivmoddi4+0x94>
 8000c96:	eb1c 0303 	adds.w	r3, ip, r3
 8000c9a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000c9e:	f080 80fc 	bcs.w	8000e9a <__udivmoddi4+0x282>
 8000ca2:	429e      	cmp	r6, r3
 8000ca4:	f240 80f9 	bls.w	8000e9a <__udivmoddi4+0x282>
 8000ca8:	4463      	add	r3, ip
 8000caa:	3802      	subs	r0, #2
 8000cac:	1b9b      	subs	r3, r3, r6
 8000cae:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000cb2:	2100      	movs	r1, #0
 8000cb4:	b11d      	cbz	r5, 8000cbe <__udivmoddi4+0xa6>
 8000cb6:	40d3      	lsrs	r3, r2
 8000cb8:	2200      	movs	r2, #0
 8000cba:	e9c5 3200 	strd	r3, r2, [r5]
 8000cbe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cc2:	428b      	cmp	r3, r1
 8000cc4:	d905      	bls.n	8000cd2 <__udivmoddi4+0xba>
 8000cc6:	b10d      	cbz	r5, 8000ccc <__udivmoddi4+0xb4>
 8000cc8:	e9c5 0100 	strd	r0, r1, [r5]
 8000ccc:	2100      	movs	r1, #0
 8000cce:	4608      	mov	r0, r1
 8000cd0:	e7f5      	b.n	8000cbe <__udivmoddi4+0xa6>
 8000cd2:	fab3 f183 	clz	r1, r3
 8000cd6:	2900      	cmp	r1, #0
 8000cd8:	d146      	bne.n	8000d68 <__udivmoddi4+0x150>
 8000cda:	42a3      	cmp	r3, r4
 8000cdc:	d302      	bcc.n	8000ce4 <__udivmoddi4+0xcc>
 8000cde:	4290      	cmp	r0, r2
 8000ce0:	f0c0 80f0 	bcc.w	8000ec4 <__udivmoddi4+0x2ac>
 8000ce4:	1a86      	subs	r6, r0, r2
 8000ce6:	eb64 0303 	sbc.w	r3, r4, r3
 8000cea:	2001      	movs	r0, #1
 8000cec:	2d00      	cmp	r5, #0
 8000cee:	d0e6      	beq.n	8000cbe <__udivmoddi4+0xa6>
 8000cf0:	e9c5 6300 	strd	r6, r3, [r5]
 8000cf4:	e7e3      	b.n	8000cbe <__udivmoddi4+0xa6>
 8000cf6:	2a00      	cmp	r2, #0
 8000cf8:	f040 8090 	bne.w	8000e1c <__udivmoddi4+0x204>
 8000cfc:	eba1 040c 	sub.w	r4, r1, ip
 8000d00:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d04:	fa1f f78c 	uxth.w	r7, ip
 8000d08:	2101      	movs	r1, #1
 8000d0a:	fbb4 f6f8 	udiv	r6, r4, r8
 8000d0e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d12:	fb08 4416 	mls	r4, r8, r6, r4
 8000d16:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d1a:	fb07 f006 	mul.w	r0, r7, r6
 8000d1e:	4298      	cmp	r0, r3
 8000d20:	d908      	bls.n	8000d34 <__udivmoddi4+0x11c>
 8000d22:	eb1c 0303 	adds.w	r3, ip, r3
 8000d26:	f106 34ff 	add.w	r4, r6, #4294967295
 8000d2a:	d202      	bcs.n	8000d32 <__udivmoddi4+0x11a>
 8000d2c:	4298      	cmp	r0, r3
 8000d2e:	f200 80cd 	bhi.w	8000ecc <__udivmoddi4+0x2b4>
 8000d32:	4626      	mov	r6, r4
 8000d34:	1a1c      	subs	r4, r3, r0
 8000d36:	fa1f f38e 	uxth.w	r3, lr
 8000d3a:	fbb4 f0f8 	udiv	r0, r4, r8
 8000d3e:	fb08 4410 	mls	r4, r8, r0, r4
 8000d42:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d46:	fb00 f707 	mul.w	r7, r0, r7
 8000d4a:	429f      	cmp	r7, r3
 8000d4c:	d908      	bls.n	8000d60 <__udivmoddi4+0x148>
 8000d4e:	eb1c 0303 	adds.w	r3, ip, r3
 8000d52:	f100 34ff 	add.w	r4, r0, #4294967295
 8000d56:	d202      	bcs.n	8000d5e <__udivmoddi4+0x146>
 8000d58:	429f      	cmp	r7, r3
 8000d5a:	f200 80b0 	bhi.w	8000ebe <__udivmoddi4+0x2a6>
 8000d5e:	4620      	mov	r0, r4
 8000d60:	1bdb      	subs	r3, r3, r7
 8000d62:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d66:	e7a5      	b.n	8000cb4 <__udivmoddi4+0x9c>
 8000d68:	f1c1 0620 	rsb	r6, r1, #32
 8000d6c:	408b      	lsls	r3, r1
 8000d6e:	fa22 f706 	lsr.w	r7, r2, r6
 8000d72:	431f      	orrs	r7, r3
 8000d74:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d78:	fa04 f301 	lsl.w	r3, r4, r1
 8000d7c:	ea43 030c 	orr.w	r3, r3, ip
 8000d80:	40f4      	lsrs	r4, r6
 8000d82:	fa00 f801 	lsl.w	r8, r0, r1
 8000d86:	0c38      	lsrs	r0, r7, #16
 8000d88:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d8c:	fbb4 fef0 	udiv	lr, r4, r0
 8000d90:	fa1f fc87 	uxth.w	ip, r7
 8000d94:	fb00 441e 	mls	r4, r0, lr, r4
 8000d98:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d9c:	fb0e f90c 	mul.w	r9, lr, ip
 8000da0:	45a1      	cmp	r9, r4
 8000da2:	fa02 f201 	lsl.w	r2, r2, r1
 8000da6:	d90a      	bls.n	8000dbe <__udivmoddi4+0x1a6>
 8000da8:	193c      	adds	r4, r7, r4
 8000daa:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000dae:	f080 8084 	bcs.w	8000eba <__udivmoddi4+0x2a2>
 8000db2:	45a1      	cmp	r9, r4
 8000db4:	f240 8081 	bls.w	8000eba <__udivmoddi4+0x2a2>
 8000db8:	f1ae 0e02 	sub.w	lr, lr, #2
 8000dbc:	443c      	add	r4, r7
 8000dbe:	eba4 0409 	sub.w	r4, r4, r9
 8000dc2:	fa1f f983 	uxth.w	r9, r3
 8000dc6:	fbb4 f3f0 	udiv	r3, r4, r0
 8000dca:	fb00 4413 	mls	r4, r0, r3, r4
 8000dce:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000dd2:	fb03 fc0c 	mul.w	ip, r3, ip
 8000dd6:	45a4      	cmp	ip, r4
 8000dd8:	d907      	bls.n	8000dea <__udivmoddi4+0x1d2>
 8000dda:	193c      	adds	r4, r7, r4
 8000ddc:	f103 30ff 	add.w	r0, r3, #4294967295
 8000de0:	d267      	bcs.n	8000eb2 <__udivmoddi4+0x29a>
 8000de2:	45a4      	cmp	ip, r4
 8000de4:	d965      	bls.n	8000eb2 <__udivmoddi4+0x29a>
 8000de6:	3b02      	subs	r3, #2
 8000de8:	443c      	add	r4, r7
 8000dea:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000dee:	fba0 9302 	umull	r9, r3, r0, r2
 8000df2:	eba4 040c 	sub.w	r4, r4, ip
 8000df6:	429c      	cmp	r4, r3
 8000df8:	46ce      	mov	lr, r9
 8000dfa:	469c      	mov	ip, r3
 8000dfc:	d351      	bcc.n	8000ea2 <__udivmoddi4+0x28a>
 8000dfe:	d04e      	beq.n	8000e9e <__udivmoddi4+0x286>
 8000e00:	b155      	cbz	r5, 8000e18 <__udivmoddi4+0x200>
 8000e02:	ebb8 030e 	subs.w	r3, r8, lr
 8000e06:	eb64 040c 	sbc.w	r4, r4, ip
 8000e0a:	fa04 f606 	lsl.w	r6, r4, r6
 8000e0e:	40cb      	lsrs	r3, r1
 8000e10:	431e      	orrs	r6, r3
 8000e12:	40cc      	lsrs	r4, r1
 8000e14:	e9c5 6400 	strd	r6, r4, [r5]
 8000e18:	2100      	movs	r1, #0
 8000e1a:	e750      	b.n	8000cbe <__udivmoddi4+0xa6>
 8000e1c:	f1c2 0320 	rsb	r3, r2, #32
 8000e20:	fa20 f103 	lsr.w	r1, r0, r3
 8000e24:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e28:	fa24 f303 	lsr.w	r3, r4, r3
 8000e2c:	4094      	lsls	r4, r2
 8000e2e:	430c      	orrs	r4, r1
 8000e30:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e34:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e38:	fa1f f78c 	uxth.w	r7, ip
 8000e3c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e40:	fb08 3110 	mls	r1, r8, r0, r3
 8000e44:	0c23      	lsrs	r3, r4, #16
 8000e46:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e4a:	fb00 f107 	mul.w	r1, r0, r7
 8000e4e:	4299      	cmp	r1, r3
 8000e50:	d908      	bls.n	8000e64 <__udivmoddi4+0x24c>
 8000e52:	eb1c 0303 	adds.w	r3, ip, r3
 8000e56:	f100 36ff 	add.w	r6, r0, #4294967295
 8000e5a:	d22c      	bcs.n	8000eb6 <__udivmoddi4+0x29e>
 8000e5c:	4299      	cmp	r1, r3
 8000e5e:	d92a      	bls.n	8000eb6 <__udivmoddi4+0x29e>
 8000e60:	3802      	subs	r0, #2
 8000e62:	4463      	add	r3, ip
 8000e64:	1a5b      	subs	r3, r3, r1
 8000e66:	b2a4      	uxth	r4, r4
 8000e68:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e6c:	fb08 3311 	mls	r3, r8, r1, r3
 8000e70:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e74:	fb01 f307 	mul.w	r3, r1, r7
 8000e78:	42a3      	cmp	r3, r4
 8000e7a:	d908      	bls.n	8000e8e <__udivmoddi4+0x276>
 8000e7c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e80:	f101 36ff 	add.w	r6, r1, #4294967295
 8000e84:	d213      	bcs.n	8000eae <__udivmoddi4+0x296>
 8000e86:	42a3      	cmp	r3, r4
 8000e88:	d911      	bls.n	8000eae <__udivmoddi4+0x296>
 8000e8a:	3902      	subs	r1, #2
 8000e8c:	4464      	add	r4, ip
 8000e8e:	1ae4      	subs	r4, r4, r3
 8000e90:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000e94:	e739      	b.n	8000d0a <__udivmoddi4+0xf2>
 8000e96:	4604      	mov	r4, r0
 8000e98:	e6f0      	b.n	8000c7c <__udivmoddi4+0x64>
 8000e9a:	4608      	mov	r0, r1
 8000e9c:	e706      	b.n	8000cac <__udivmoddi4+0x94>
 8000e9e:	45c8      	cmp	r8, r9
 8000ea0:	d2ae      	bcs.n	8000e00 <__udivmoddi4+0x1e8>
 8000ea2:	ebb9 0e02 	subs.w	lr, r9, r2
 8000ea6:	eb63 0c07 	sbc.w	ip, r3, r7
 8000eaa:	3801      	subs	r0, #1
 8000eac:	e7a8      	b.n	8000e00 <__udivmoddi4+0x1e8>
 8000eae:	4631      	mov	r1, r6
 8000eb0:	e7ed      	b.n	8000e8e <__udivmoddi4+0x276>
 8000eb2:	4603      	mov	r3, r0
 8000eb4:	e799      	b.n	8000dea <__udivmoddi4+0x1d2>
 8000eb6:	4630      	mov	r0, r6
 8000eb8:	e7d4      	b.n	8000e64 <__udivmoddi4+0x24c>
 8000eba:	46d6      	mov	lr, sl
 8000ebc:	e77f      	b.n	8000dbe <__udivmoddi4+0x1a6>
 8000ebe:	4463      	add	r3, ip
 8000ec0:	3802      	subs	r0, #2
 8000ec2:	e74d      	b.n	8000d60 <__udivmoddi4+0x148>
 8000ec4:	4606      	mov	r6, r0
 8000ec6:	4623      	mov	r3, r4
 8000ec8:	4608      	mov	r0, r1
 8000eca:	e70f      	b.n	8000cec <__udivmoddi4+0xd4>
 8000ecc:	3e02      	subs	r6, #2
 8000ece:	4463      	add	r3, ip
 8000ed0:	e730      	b.n	8000d34 <__udivmoddi4+0x11c>
 8000ed2:	bf00      	nop

08000ed4 <__aeabi_idiv0>:
 8000ed4:	4770      	bx	lr
 8000ed6:	bf00      	nop

08000ed8 <start_timer>:
#include <stdint.h>

static TIM_TypeDef* TIMx;
TIM_HandleTypeDef htimx;
static void start_timer(void)
{
 8000ed8:	b580      	push	{r7, lr}
 8000eda:	af00      	add	r7, sp, #0
	TIMx->CNT = 0;
 8000edc:	4b04      	ldr	r3, [pc, #16]	@ (8000ef0 <start_timer+0x18>)
 8000ede:	681b      	ldr	r3, [r3, #0]
 8000ee0:	2200      	movs	r2, #0
 8000ee2:	625a      	str	r2, [r3, #36]	@ 0x24
	HAL_TIM_Base_Start_IT(&htimx);
 8000ee4:	4803      	ldr	r0, [pc, #12]	@ (8000ef4 <start_timer+0x1c>)
 8000ee6:	f010 fe1d 	bl	8011b24 <HAL_TIM_Base_Start_IT>

}
 8000eea:	bf00      	nop
 8000eec:	bd80      	pop	{r7, pc}
 8000eee:	bf00      	nop
 8000ef0:	200008fc 	.word	0x200008fc
 8000ef4:	20000900 	.word	0x20000900

08000ef8 <stop_timer>:

static void stop_timer(void)
{
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Stop_IT(&htimx);
 8000efc:	4802      	ldr	r0, [pc, #8]	@ (8000f08 <stop_timer+0x10>)
 8000efe:	f010 fe81 	bl	8011c04 <HAL_TIM_Base_Stop_IT>
}
 8000f02:	bf00      	nop
 8000f04:	bd80      	pop	{r7, pc}
 8000f06:	bf00      	nop
 8000f08:	20000900 	.word	0x20000900

08000f0c <internal_delay>:

static void internal_delay(uint16_t us)
{
 8000f0c:	b480      	push	{r7}
 8000f0e:	b087      	sub	sp, #28
 8000f10:	af00      	add	r7, sp, #0
 8000f12:	4603      	mov	r3, r0
 8000f14:	80fb      	strh	r3, [r7, #6]
	const uint16_t start = TIMx->CNT;
 8000f16:	4b11      	ldr	r3, [pc, #68]	@ (8000f5c <internal_delay+0x50>)
 8000f18:	681b      	ldr	r3, [r3, #0]
 8000f1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000f1c:	81fb      	strh	r3, [r7, #14]

	uint32_t now, prev = 0;
 8000f1e:	2300      	movs	r3, #0
 8000f20:	613b      	str	r3, [r7, #16]
	do{
		now = TIMx->CNT;
 8000f22:	4b0e      	ldr	r3, [pc, #56]	@ (8000f5c <internal_delay+0x50>)
 8000f24:	681b      	ldr	r3, [r3, #0]
 8000f26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000f28:	617b      	str	r3, [r7, #20]

		/* handle rollover */
		if(now < prev)
 8000f2a:	697a      	ldr	r2, [r7, #20]
 8000f2c:	693b      	ldr	r3, [r7, #16]
 8000f2e:	429a      	cmp	r2, r3
 8000f30:	d204      	bcs.n	8000f3c <internal_delay+0x30>
			now = UINT16_MAX + now;
 8000f32:	697b      	ldr	r3, [r7, #20]
 8000f34:	f503 437f 	add.w	r3, r3, #65280	@ 0xff00
 8000f38:	33ff      	adds	r3, #255	@ 0xff
 8000f3a:	617b      	str	r3, [r7, #20]
		prev = now;
 8000f3c:	697b      	ldr	r3, [r7, #20]
 8000f3e:	613b      	str	r3, [r7, #16]

	}while((now - start) <= us);
 8000f40:	89fb      	ldrh	r3, [r7, #14]
 8000f42:	697a      	ldr	r2, [r7, #20]
 8000f44:	1ad2      	subs	r2, r2, r3
 8000f46:	88fb      	ldrh	r3, [r7, #6]
 8000f48:	429a      	cmp	r2, r3
 8000f4a:	d9ea      	bls.n	8000f22 <internal_delay+0x16>
}
 8000f4c:	bf00      	nop
 8000f4e:	bf00      	nop
 8000f50:	371c      	adds	r7, #28
 8000f52:	46bd      	mov	sp, r7
 8000f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f58:	4770      	bx	lr
 8000f5a:	bf00      	nop
 8000f5c:	200008fc 	.word	0x200008fc

08000f60 <delay_init>:

int delay_init(unsigned tim_num)
{
 8000f60:	b580      	push	{r7, lr}
 8000f62:	b082      	sub	sp, #8
 8000f64:	af00      	add	r7, sp, #0
 8000f66:	6078      	str	r0, [r7, #4]

	TIMx = TIM4;
 8000f68:	4b09      	ldr	r3, [pc, #36]	@ (8000f90 <delay_init+0x30>)
 8000f6a:	4a0a      	ldr	r2, [pc, #40]	@ (8000f94 <delay_init+0x34>)
 8000f6c:	601a      	str	r2, [r3, #0]
	htimx = htim4;
 8000f6e:	4a0a      	ldr	r2, [pc, #40]	@ (8000f98 <delay_init+0x38>)
 8000f70:	4b0a      	ldr	r3, [pc, #40]	@ (8000f9c <delay_init+0x3c>)
 8000f72:	4610      	mov	r0, r2
 8000f74:	4619      	mov	r1, r3
 8000f76:	2348      	movs	r3, #72	@ 0x48
 8000f78:	461a      	mov	r2, r3
 8000f7a:	f014 fb1f 	bl	80155bc <memcpy>
	/* Timer configuration at 1MHz frequency */
	timer_configure_timebase(&htimx, 1000000);
 8000f7e:	4908      	ldr	r1, [pc, #32]	@ (8000fa0 <delay_init+0x40>)
 8000f80:	4805      	ldr	r0, [pc, #20]	@ (8000f98 <delay_init+0x38>)
 8000f82:	f002 fa3d 	bl	8003400 <timer_configure_timebase>

	return 0;
 8000f86:	2300      	movs	r3, #0
}
 8000f88:	4618      	mov	r0, r3
 8000f8a:	3708      	adds	r7, #8
 8000f8c:	46bd      	mov	sp, r7
 8000f8e:	bd80      	pop	{r7, pc}
 8000f90:	200008fc 	.word	0x200008fc
 8000f94:	40000800 	.word	0x40000800
 8000f98:	20000900 	.word	0x20000900
 8000f9c:	2000112c 	.word	0x2000112c
 8000fa0:	000f4240 	.word	0x000f4240

08000fa4 <delay_us>:

void delay_us(uint32_t us)
{
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	b084      	sub	sp, #16
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	6078      	str	r0, [r7, #4]
	uint32_t i;

	start_timer();
 8000fac:	f7ff ff94 	bl	8000ed8 <start_timer>

	/* in case the delay is up to UINT16_MAX */
	if(us >= UINT16_MAX) {
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8000fb6:	4293      	cmp	r3, r2
 8000fb8:	d91f      	bls.n	8000ffa <delay_us+0x56>
		/* go to the loop as the internal_delay function only support uint16_t argument type */
		for(i = 0; i < (us / UINT16_MAX); i++)
 8000fba:	2300      	movs	r3, #0
 8000fbc:	60fb      	str	r3, [r7, #12]
 8000fbe:	e006      	b.n	8000fce <delay_us+0x2a>
			internal_delay(UINT16_MAX);
 8000fc0:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8000fc4:	f7ff ffa2 	bl	8000f0c <internal_delay>
		for(i = 0; i < (us / UINT16_MAX); i++)
 8000fc8:	68fb      	ldr	r3, [r7, #12]
 8000fca:	3301      	adds	r3, #1
 8000fcc:	60fb      	str	r3, [r7, #12]
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	4a0f      	ldr	r2, [pc, #60]	@ (8001010 <delay_us+0x6c>)
 8000fd2:	fba2 2303 	umull	r2, r3, r2, r3
 8000fd6:	0bdb      	lsrs	r3, r3, #15
 8000fd8:	68fa      	ldr	r2, [r7, #12]
 8000fda:	429a      	cmp	r2, r3
 8000fdc:	d3f0      	bcc.n	8000fc0 <delay_us+0x1c>
		internal_delay(us % UINT16_MAX);
 8000fde:	6879      	ldr	r1, [r7, #4]
 8000fe0:	4b0b      	ldr	r3, [pc, #44]	@ (8001010 <delay_us+0x6c>)
 8000fe2:	fba3 2301 	umull	r2, r3, r3, r1
 8000fe6:	0bda      	lsrs	r2, r3, #15
 8000fe8:	4613      	mov	r3, r2
 8000fea:	041b      	lsls	r3, r3, #16
 8000fec:	1a9b      	subs	r3, r3, r2
 8000fee:	1aca      	subs	r2, r1, r3
 8000ff0:	b293      	uxth	r3, r2
 8000ff2:	4618      	mov	r0, r3
 8000ff4:	f7ff ff8a 	bl	8000f0c <internal_delay>
 8000ff8:	e004      	b.n	8001004 <delay_us+0x60>
	}
	else
		internal_delay(us);
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	b29b      	uxth	r3, r3
 8000ffe:	4618      	mov	r0, r3
 8001000:	f7ff ff84 	bl	8000f0c <internal_delay>

	stop_timer();
 8001004:	f7ff ff78 	bl	8000ef8 <stop_timer>
}
 8001008:	bf00      	nop
 800100a:	3710      	adds	r7, #16
 800100c:	46bd      	mov	sp, r7
 800100e:	bd80      	pop	{r7, pc}
 8001010:	80008001 	.word	0x80008001

08001014 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001014:	b580      	push	{r7, lr}
 8001016:	b082      	sub	sp, #8
 8001018:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800101a:	2300      	movs	r3, #0
 800101c:	607b      	str	r3, [r7, #4]
 800101e:	4b18      	ldr	r3, [pc, #96]	@ (8001080 <MX_DMA_Init+0x6c>)
 8001020:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001022:	4a17      	ldr	r2, [pc, #92]	@ (8001080 <MX_DMA_Init+0x6c>)
 8001024:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001028:	6313      	str	r3, [r2, #48]	@ 0x30
 800102a:	4b15      	ldr	r3, [pc, #84]	@ (8001080 <MX_DMA_Init+0x6c>)
 800102c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800102e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001032:	607b      	str	r3, [r7, #4]
 8001034:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8001036:	2200      	movs	r2, #0
 8001038:	2100      	movs	r1, #0
 800103a:	200b      	movs	r0, #11
 800103c:	f00e fb57 	bl	800f6ee <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8001040:	200b      	movs	r0, #11
 8001042:	f00e fb70 	bl	800f726 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8001046:	2200      	movs	r2, #0
 8001048:	2100      	movs	r1, #0
 800104a:	2010      	movs	r0, #16
 800104c:	f00e fb4f 	bl	800f6ee <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8001050:	2010      	movs	r0, #16
 8001052:	f00e fb68 	bl	800f726 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 8001056:	2200      	movs	r2, #0
 8001058:	2100      	movs	r1, #0
 800105a:	2011      	movs	r0, #17
 800105c:	f00e fb47 	bl	800f6ee <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8001060:	2011      	movs	r0, #17
 8001062:	f00e fb60 	bl	800f726 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream7_IRQn, 0, 0);
 8001066:	2200      	movs	r2, #0
 8001068:	2100      	movs	r1, #0
 800106a:	202f      	movs	r0, #47	@ 0x2f
 800106c:	f00e fb3f 	bl	800f6ee <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream7_IRQn);
 8001070:	202f      	movs	r0, #47	@ 0x2f
 8001072:	f00e fb58 	bl	800f726 <HAL_NVIC_EnableIRQ>

}
 8001076:	bf00      	nop
 8001078:	3708      	adds	r7, #8
 800107a:	46bd      	mov	sp, r7
 800107c:	bd80      	pop	{r7, pc}
 800107e:	bf00      	nop
 8001080:	40023800 	.word	0x40023800

08001084 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001084:	b580      	push	{r7, lr}
 8001086:	b08a      	sub	sp, #40	@ 0x28
 8001088:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800108a:	f107 0314 	add.w	r3, r7, #20
 800108e:	2200      	movs	r2, #0
 8001090:	601a      	str	r2, [r3, #0]
 8001092:	605a      	str	r2, [r3, #4]
 8001094:	609a      	str	r2, [r3, #8]
 8001096:	60da      	str	r2, [r3, #12]
 8001098:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800109a:	2300      	movs	r3, #0
 800109c:	613b      	str	r3, [r7, #16]
 800109e:	4b49      	ldr	r3, [pc, #292]	@ (80011c4 <MX_GPIO_Init+0x140>)
 80010a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010a2:	4a48      	ldr	r2, [pc, #288]	@ (80011c4 <MX_GPIO_Init+0x140>)
 80010a4:	f043 0304 	orr.w	r3, r3, #4
 80010a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80010aa:	4b46      	ldr	r3, [pc, #280]	@ (80011c4 <MX_GPIO_Init+0x140>)
 80010ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010ae:	f003 0304 	and.w	r3, r3, #4
 80010b2:	613b      	str	r3, [r7, #16]
 80010b4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80010b6:	2300      	movs	r3, #0
 80010b8:	60fb      	str	r3, [r7, #12]
 80010ba:	4b42      	ldr	r3, [pc, #264]	@ (80011c4 <MX_GPIO_Init+0x140>)
 80010bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010be:	4a41      	ldr	r2, [pc, #260]	@ (80011c4 <MX_GPIO_Init+0x140>)
 80010c0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80010c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80010c6:	4b3f      	ldr	r3, [pc, #252]	@ (80011c4 <MX_GPIO_Init+0x140>)
 80010c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010ca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80010ce:	60fb      	str	r3, [r7, #12]
 80010d0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80010d2:	2300      	movs	r3, #0
 80010d4:	60bb      	str	r3, [r7, #8]
 80010d6:	4b3b      	ldr	r3, [pc, #236]	@ (80011c4 <MX_GPIO_Init+0x140>)
 80010d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010da:	4a3a      	ldr	r2, [pc, #232]	@ (80011c4 <MX_GPIO_Init+0x140>)
 80010dc:	f043 0301 	orr.w	r3, r3, #1
 80010e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80010e2:	4b38      	ldr	r3, [pc, #224]	@ (80011c4 <MX_GPIO_Init+0x140>)
 80010e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010e6:	f003 0301 	and.w	r3, r3, #1
 80010ea:	60bb      	str	r3, [r7, #8]
 80010ec:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80010ee:	2300      	movs	r3, #0
 80010f0:	607b      	str	r3, [r7, #4]
 80010f2:	4b34      	ldr	r3, [pc, #208]	@ (80011c4 <MX_GPIO_Init+0x140>)
 80010f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010f6:	4a33      	ldr	r2, [pc, #204]	@ (80011c4 <MX_GPIO_Init+0x140>)
 80010f8:	f043 0308 	orr.w	r3, r3, #8
 80010fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80010fe:	4b31      	ldr	r3, [pc, #196]	@ (80011c4 <MX_GPIO_Init+0x140>)
 8001100:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001102:	f003 0308 	and.w	r3, r3, #8
 8001106:	607b      	str	r3, [r7, #4]
 8001108:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800110a:	2300      	movs	r3, #0
 800110c:	603b      	str	r3, [r7, #0]
 800110e:	4b2d      	ldr	r3, [pc, #180]	@ (80011c4 <MX_GPIO_Init+0x140>)
 8001110:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001112:	4a2c      	ldr	r2, [pc, #176]	@ (80011c4 <MX_GPIO_Init+0x140>)
 8001114:	f043 0302 	orr.w	r3, r3, #2
 8001118:	6313      	str	r3, [r2, #48]	@ 0x30
 800111a:	4b2a      	ldr	r3, [pc, #168]	@ (80011c4 <MX_GPIO_Init+0x140>)
 800111c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800111e:	f003 0302 	and.w	r3, r3, #2
 8001122:	603b      	str	r3, [r7, #0]
 8001124:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001126:	2200      	movs	r2, #0
 8001128:	2120      	movs	r1, #32
 800112a:	4827      	ldr	r0, [pc, #156]	@ (80011c8 <MX_GPIO_Init+0x144>)
 800112c:	f00f f83c 	bl	80101a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_RESET);
 8001130:	2200      	movs	r2, #0
 8001132:	2104      	movs	r1, #4
 8001134:	4825      	ldr	r0, [pc, #148]	@ (80011cc <MX_GPIO_Init+0x148>)
 8001136:	f00f f837 	bl	80101a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 800113a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800113e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001140:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001144:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001146:	2300      	movs	r3, #0
 8001148:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800114a:	f107 0314 	add.w	r3, r7, #20
 800114e:	4619      	mov	r1, r3
 8001150:	481f      	ldr	r0, [pc, #124]	@ (80011d0 <MX_GPIO_Init+0x14c>)
 8001152:	f00e fe95 	bl	800fe80 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001156:	2320      	movs	r3, #32
 8001158:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800115a:	2301      	movs	r3, #1
 800115c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800115e:	2300      	movs	r3, #0
 8001160:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001162:	2300      	movs	r3, #0
 8001164:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001166:	f107 0314 	add.w	r3, r7, #20
 800116a:	4619      	mov	r1, r3
 800116c:	4816      	ldr	r0, [pc, #88]	@ (80011c8 <MX_GPIO_Init+0x144>)
 800116e:	f00e fe87 	bl	800fe80 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ACCEL_INT_Pin;
 8001172:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001176:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001178:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800117c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800117e:	2300      	movs	r3, #0
 8001180:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ACCEL_INT_GPIO_Port, &GPIO_InitStruct);
 8001182:	f107 0314 	add.w	r3, r7, #20
 8001186:	4619      	mov	r1, r3
 8001188:	480f      	ldr	r0, [pc, #60]	@ (80011c8 <MX_GPIO_Init+0x144>)
 800118a:	f00e fe79 	bl	800fe80 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SPI3_CS_Pin;
 800118e:	2304      	movs	r3, #4
 8001190:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001192:	2301      	movs	r3, #1
 8001194:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001196:	2300      	movs	r3, #0
 8001198:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800119a:	2300      	movs	r3, #0
 800119c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI3_CS_GPIO_Port, &GPIO_InitStruct);
 800119e:	f107 0314 	add.w	r3, r7, #20
 80011a2:	4619      	mov	r1, r3
 80011a4:	4809      	ldr	r0, [pc, #36]	@ (80011cc <MX_GPIO_Init+0x148>)
 80011a6:	f00e fe6b 	bl	800fe80 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80011aa:	2200      	movs	r2, #0
 80011ac:	2100      	movs	r1, #0
 80011ae:	2028      	movs	r0, #40	@ 0x28
 80011b0:	f00e fa9d 	bl	800f6ee <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80011b4:	2028      	movs	r0, #40	@ 0x28
 80011b6:	f00e fab6 	bl	800f726 <HAL_NVIC_EnableIRQ>

}
 80011ba:	bf00      	nop
 80011bc:	3728      	adds	r7, #40	@ 0x28
 80011be:	46bd      	mov	sp, r7
 80011c0:	bd80      	pop	{r7, pc}
 80011c2:	bf00      	nop
 80011c4:	40023800 	.word	0x40023800
 80011c8:	40020000 	.word	0x40020000
 80011cc:	40020c00 	.word	0x40020c00
 80011d0:	40020800 	.word	0x40020800

080011d4 <idd_io_hal_init_spi>:
uint8_t txbuf[SERBUFSIZE];
uint8_t rxbuf[SERBUFSIZE];
/* Host Serif object definition for SPI ***************************************/

static int idd_io_hal_init_spi(void)
{
 80011d4:	b480      	push	{r7}
 80011d6:	af00      	add	r7, sp, #0
	//spi_master_init(SPI_NUM1, SPI_1562KHZ);
	return 0;
 80011d8:	2300      	movs	r3, #0
}
 80011da:	4618      	mov	r0, r3
 80011dc:	46bd      	mov	sp, r7
 80011de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e2:	4770      	bx	lr

080011e4 <idd_io_hal_read_reg_spi>:

static int idd_io_hal_read_reg_spi(uint8_t reg, uint8_t * rbuffer, uint32_t rlen)
{
 80011e4:	b580      	push	{r7, lr}
 80011e6:	b086      	sub	sp, #24
 80011e8:	af00      	add	r7, sp, #0
 80011ea:	4603      	mov	r3, r0
 80011ec:	60b9      	str	r1, [r7, #8]
 80011ee:	607a      	str	r2, [r7, #4]
 80011f0:	73fb      	strb	r3, [r7, #15]
//	return spi_master_read_register(SPI_NUM1, reg, rlen, rbuffer);

    if (rlen >= SERBUFSIZE) {  // Check to avoid buffer overflow
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	2b1f      	cmp	r3, #31
 80011f6:	d902      	bls.n	80011fe <idd_io_hal_read_reg_spi+0x1a>
        return -1; 
 80011f8:	f04f 33ff 	mov.w	r3, #4294967295
 80011fc:	e032      	b.n	8001264 <idd_io_hal_read_reg_spi+0x80>
    }

	reg = READ_BIT_MASK | reg;
 80011fe:	7bfb      	ldrb	r3, [r7, #15]
 8001200:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001204:	73fb      	strb	r3, [r7, #15]
	txbuf[0] = reg;
 8001206:	4a19      	ldr	r2, [pc, #100]	@ (800126c <idd_io_hal_read_reg_spi+0x88>)
 8001208:	7bfb      	ldrb	r3, [r7, #15]
 800120a:	7013      	strb	r3, [r2, #0]
	memset(txbuf + 1, 0xFF, rlen);
 800120c:	4b18      	ldr	r3, [pc, #96]	@ (8001270 <idd_io_hal_read_reg_spi+0x8c>)
 800120e:	687a      	ldr	r2, [r7, #4]
 8001210:	21ff      	movs	r1, #255	@ 0xff
 8001212:	4618      	mov	r0, r3
 8001214:	f014 f938 	bl	8015488 <memset>

	HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_RESET);
 8001218:	2200      	movs	r2, #0
 800121a:	2104      	movs	r1, #4
 800121c:	4815      	ldr	r0, [pc, #84]	@ (8001274 <idd_io_hal_read_reg_spi+0x90>)
 800121e:	f00e ffc3 	bl	80101a8 <HAL_GPIO_WritePin>
	// HAL_SPI_Transmit(&hspi3, &reg, sizeof(reg), 100);
	// HAL_StatusTypeDef ret = HAL_SPI_Receive(&hspi3, rbuffer, rlen, 100);

//	HAL_StatusTypeDef ret = HAL_SPI_TransmitReceive(&hspi3, txbuf, rxbuf, rlen+1, 100);

	HAL_StatusTypeDef ret = HAL_SPI_TransmitReceive_DMA(&hspi3, txbuf, rxbuf, rlen+1);
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	b29b      	uxth	r3, r3
 8001226:	3301      	adds	r3, #1
 8001228:	b29b      	uxth	r3, r3
 800122a:	4a13      	ldr	r2, [pc, #76]	@ (8001278 <idd_io_hal_read_reg_spi+0x94>)
 800122c:	490f      	ldr	r1, [pc, #60]	@ (800126c <idd_io_hal_read_reg_spi+0x88>)
 800122e:	4813      	ldr	r0, [pc, #76]	@ (800127c <idd_io_hal_read_reg_spi+0x98>)
 8001230:	f00f ff60 	bl	80110f4 <HAL_SPI_TransmitReceive_DMA>
 8001234:	4603      	mov	r3, r0
 8001236:	75fb      	strb	r3, [r7, #23]

	// Poll for completion
	while(HAL_SPI_GetState(&hspi3) != HAL_SPI_STATE_READY) {
 8001238:	bf00      	nop
 800123a:	4810      	ldr	r0, [pc, #64]	@ (800127c <idd_io_hal_read_reg_spi+0x98>)
 800123c:	f010 f984 	bl	8011548 <HAL_SPI_GetState>
 8001240:	4603      	mov	r3, r0
 8001242:	2b01      	cmp	r3, #1
 8001244:	d1f9      	bne.n	800123a <idd_io_hal_read_reg_spi+0x56>
	}

	HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_SET);
 8001246:	2201      	movs	r2, #1
 8001248:	2104      	movs	r1, #4
 800124a:	480a      	ldr	r0, [pc, #40]	@ (8001274 <idd_io_hal_read_reg_spi+0x90>)
 800124c:	f00e ffac 	bl	80101a8 <HAL_GPIO_WritePin>
	if (ret == HAL_OK) {
 8001250:	7dfb      	ldrb	r3, [r7, #23]
 8001252:	2b00      	cmp	r3, #0
 8001254:	d105      	bne.n	8001262 <idd_io_hal_read_reg_spi+0x7e>
        memcpy(rbuffer, rxbuf + 1, rlen);  // Copy the received data skipping the dummy byte
 8001256:	4b0a      	ldr	r3, [pc, #40]	@ (8001280 <idd_io_hal_read_reg_spi+0x9c>)
 8001258:	687a      	ldr	r2, [r7, #4]
 800125a:	4619      	mov	r1, r3
 800125c:	68b8      	ldr	r0, [r7, #8]
 800125e:	f014 f9ad 	bl	80155bc <memcpy>
    }
	return ret;
 8001262:	7dfb      	ldrb	r3, [r7, #23]

}
 8001264:	4618      	mov	r0, r3
 8001266:	3718      	adds	r7, #24
 8001268:	46bd      	mov	sp, r7
 800126a:	bd80      	pop	{r7, pc}
 800126c:	20000948 	.word	0x20000948
 8001270:	20000949 	.word	0x20000949
 8001274:	40020c00 	.word	0x40020c00
 8001278:	20000968 	.word	0x20000968
 800127c:	20000fc8 	.word	0x20000fc8
 8001280:	20000969 	.word	0x20000969

08001284 <idd_io_hal_write_reg_spi>:

static int idd_io_hal_write_reg_spi(uint8_t reg, const uint8_t * wbuffer, uint32_t wlen)
{
 8001284:	b580      	push	{r7, lr}
 8001286:	b086      	sub	sp, #24
 8001288:	af00      	add	r7, sp, #0
 800128a:	4603      	mov	r3, r0
 800128c:	60b9      	str	r1, [r7, #8]
 800128e:	607a      	str	r2, [r7, #4]
 8001290:	73fb      	strb	r3, [r7, #15]
	//return spi_master_write_register(SPI_NUM1, reg, wlen, wbuffer);
	txbuf[0] = reg;
 8001292:	4a15      	ldr	r2, [pc, #84]	@ (80012e8 <idd_io_hal_write_reg_spi+0x64>)
 8001294:	7bfb      	ldrb	r3, [r7, #15]
 8001296:	7013      	strb	r3, [r2, #0]
	memcpy(txbuf + 1, wbuffer, wlen);
 8001298:	4b14      	ldr	r3, [pc, #80]	@ (80012ec <idd_io_hal_write_reg_spi+0x68>)
 800129a:	687a      	ldr	r2, [r7, #4]
 800129c:	68b9      	ldr	r1, [r7, #8]
 800129e:	4618      	mov	r0, r3
 80012a0:	f014 f98c 	bl	80155bc <memcpy>

	HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_RESET);
 80012a4:	2200      	movs	r2, #0
 80012a6:	2104      	movs	r1, #4
 80012a8:	4811      	ldr	r0, [pc, #68]	@ (80012f0 <idd_io_hal_write_reg_spi+0x6c>)
 80012aa:	f00e ff7d 	bl	80101a8 <HAL_GPIO_WritePin>
	// HAL_SPI_Transmit(&hspi3, &reg, sizeof(reg), 100);
	// HAL_StatusTypeDef ret = HAL_SPI_Transmit(&hspi3, wbuffer, wlen, 100);

//	HAL_StatusTypeDef ret = HAL_SPI_Transmit(&hspi3, txbuf, wlen + 1, 100); // Transmit everything in one go

	HAL_StatusTypeDef ret = HAL_SPI_Transmit_DMA(&hspi3, txbuf, wlen + 1);
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	b29b      	uxth	r3, r3
 80012b2:	3301      	adds	r3, #1
 80012b4:	b29b      	uxth	r3, r3
 80012b6:	461a      	mov	r2, r3
 80012b8:	490b      	ldr	r1, [pc, #44]	@ (80012e8 <idd_io_hal_write_reg_spi+0x64>)
 80012ba:	480e      	ldr	r0, [pc, #56]	@ (80012f4 <idd_io_hal_write_reg_spi+0x70>)
 80012bc:	f00f fe68 	bl	8010f90 <HAL_SPI_Transmit_DMA>
 80012c0:	4603      	mov	r3, r0
 80012c2:	75fb      	strb	r3, [r7, #23]

	// Poll for completion
	while(HAL_SPI_GetState(&hspi3) != HAL_SPI_STATE_READY) {
 80012c4:	bf00      	nop
 80012c6:	480b      	ldr	r0, [pc, #44]	@ (80012f4 <idd_io_hal_write_reg_spi+0x70>)
 80012c8:	f010 f93e 	bl	8011548 <HAL_SPI_GetState>
 80012cc:	4603      	mov	r3, r0
 80012ce:	2b01      	cmp	r3, #1
 80012d0:	d1f9      	bne.n	80012c6 <idd_io_hal_write_reg_spi+0x42>
	}

	HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_SET);
 80012d2:	2201      	movs	r2, #1
 80012d4:	2104      	movs	r1, #4
 80012d6:	4806      	ldr	r0, [pc, #24]	@ (80012f0 <idd_io_hal_write_reg_spi+0x6c>)
 80012d8:	f00e ff66 	bl	80101a8 <HAL_GPIO_WritePin>

	return ret;
 80012dc:	7dfb      	ldrb	r3, [r7, #23]
}
 80012de:	4618      	mov	r0, r3
 80012e0:	3718      	adds	r7, #24
 80012e2:	46bd      	mov	sp, r7
 80012e4:	bd80      	pop	{r7, pc}
 80012e6:	bf00      	nop
 80012e8:	20000948 	.word	0x20000948
 80012ec:	20000949 	.word	0x20000949
 80012f0:	40020c00 	.word	0x40020c00
 80012f4:	20000fc8 	.word	0x20000fc8

080012f8 <idd_io_hal_get_serif_instance_spi>:
	1024*32, /* max transaction size */
	INV_HOST_SERIF_TYPE_SPI,
};

const inv_host_serif_t * idd_io_hal_get_serif_instance_spi(void)
{
 80012f8:	b480      	push	{r7}
 80012fa:	af00      	add	r7, sp, #0
	return &serif_instance_spi;
 80012fc:	4b02      	ldr	r3, [pc, #8]	@ (8001308 <idd_io_hal_get_serif_instance_spi+0x10>)
}
 80012fe:	4618      	mov	r0, r3
 8001300:	46bd      	mov	sp, r7
 8001302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001306:	4770      	bx	lr
 8001308:	0801acd8 	.word	0x0801acd8

0800130c <HAL_SPI_TxRxCpltCallback>:

void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi) {
 800130c:	b480      	push	{r7}
 800130e:	b083      	sub	sp, #12
 8001310:	af00      	add	r7, sp, #0
 8001312:	6078      	str	r0, [r7, #4]
    if (hspi->Instance == SPI3) {
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	4a03      	ldr	r2, [pc, #12]	@ (8001328 <HAL_SPI_TxRxCpltCallback+0x1c>)
 800131a:	4293      	cmp	r3, r2
        if (hspi->Instance == SPI3) {

        }
    }
}
 800131c:	bf00      	nop
 800131e:	370c      	adds	r7, #12
 8001320:	46bd      	mov	sp, r7
 8001322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001326:	4770      	bx	lr
 8001328:	40003c00 	.word	0x40003c00

0800132c <inv_host_serif_open>:
/******************************************************************************/

/** @brief Helper method to call open() method of a Serial Interface object
 */
static inline int inv_host_serif_open(const inv_host_serif_t * instance)
{
 800132c:	b580      	push	{r7, lr}
 800132e:	b082      	sub	sp, #8
 8001330:	af00      	add	r7, sp, #0
 8001332:	6078      	str	r0, [r7, #4]
	assert(instance);
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	2b00      	cmp	r3, #0
 8001338:	d105      	bne.n	8001346 <inv_host_serif_open+0x1a>
 800133a:	4b07      	ldr	r3, [pc, #28]	@ (8001358 <inv_host_serif_open+0x2c>)
 800133c:	4a07      	ldr	r2, [pc, #28]	@ (800135c <inv_host_serif_open+0x30>)
 800133e:	2184      	movs	r1, #132	@ 0x84
 8001340:	4807      	ldr	r0, [pc, #28]	@ (8001360 <inv_host_serif_open+0x34>)
 8001342:	f011 fc59 	bl	8012bf8 <__assert_func>

	return instance->open();
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	4798      	blx	r3
 800134c:	4603      	mov	r3, r0
}
 800134e:	4618      	mov	r0, r3
 8001350:	3708      	adds	r7, #8
 8001352:	46bd      	mov	sp, r7
 8001354:	bd80      	pop	{r7, pc}
 8001356:	bf00      	nop
 8001358:	08019758 	.word	0x08019758
 800135c:	0801e4dc 	.word	0x0801e4dc
 8001360:	08019764 	.word	0x08019764

08001364 <inv_device_whoami>:
 *  @param[out] whoami  WHO AM I value
 *  @return             0 on success
 *                      INV_ERROR_TRANSPORT in case of low level serial error
 */
static inline int inv_device_whoami(const inv_device_t * dev, uint8_t * whoami)
{
 8001364:	b580      	push	{r7, lr}
 8001366:	b082      	sub	sp, #8
 8001368:	af00      	add	r7, sp, #0
 800136a:	6078      	str	r0, [r7, #4]
 800136c:	6039      	str	r1, [r7, #0]
	assert(dev && dev->vt);
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	2b00      	cmp	r3, #0
 8001372:	d003      	beq.n	800137c <inv_device_whoami+0x18>
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	685b      	ldr	r3, [r3, #4]
 8001378:	2b00      	cmp	r3, #0
 800137a:	d105      	bne.n	8001388 <inv_device_whoami+0x24>
 800137c:	4b0d      	ldr	r3, [pc, #52]	@ (80013b4 <inv_device_whoami+0x50>)
 800137e:	4a0e      	ldr	r2, [pc, #56]	@ (80013b8 <inv_device_whoami+0x54>)
 8001380:	2173      	movs	r1, #115	@ 0x73
 8001382:	480e      	ldr	r0, [pc, #56]	@ (80013bc <inv_device_whoami+0x58>)
 8001384:	f011 fc38 	bl	8012bf8 <__assert_func>

	if(dev->vt->whoami)
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	685b      	ldr	r3, [r3, #4]
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	2b00      	cmp	r3, #0
 8001390:	d009      	beq.n	80013a6 <inv_device_whoami+0x42>
		return dev->vt->whoami(dev->instance, whoami);
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	685b      	ldr	r3, [r3, #4]
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	687a      	ldr	r2, [r7, #4]
 800139a:	6812      	ldr	r2, [r2, #0]
 800139c:	6839      	ldr	r1, [r7, #0]
 800139e:	4610      	mov	r0, r2
 80013a0:	4798      	blx	r3
 80013a2:	4603      	mov	r3, r0
 80013a4:	e001      	b.n	80013aa <inv_device_whoami+0x46>

	return INV_ERROR_NIMPL;
 80013a6:	f06f 0301 	mvn.w	r3, #1
}
 80013aa:	4618      	mov	r0, r3
 80013ac:	3708      	adds	r7, #8
 80013ae:	46bd      	mov	sp, r7
 80013b0:	bd80      	pop	{r7, pc}
 80013b2:	bf00      	nop
 80013b4:	08019788 	.word	0x08019788
 80013b8:	0801e4f0 	.word	0x0801e4f0
 80013bc:	08019798 	.word	0x08019798

080013c0 <inv_device_setup>:
 *  @return             0 on success
 *                      INV_ERROR_TIMEOUT if setup does not complete in time
 *                      INV_ERROR_TRANSPORT in case of low level serial error
 */
static inline int inv_device_setup(const inv_device_t * dev)
{
 80013c0:	b580      	push	{r7, lr}
 80013c2:	b082      	sub	sp, #8
 80013c4:	af00      	add	r7, sp, #0
 80013c6:	6078      	str	r0, [r7, #4]
	assert(dev && dev->vt);
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	d003      	beq.n	80013d6 <inv_device_setup+0x16>
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	685b      	ldr	r3, [r3, #4]
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	d105      	bne.n	80013e2 <inv_device_setup+0x22>
 80013d6:	4b0d      	ldr	r3, [pc, #52]	@ (800140c <inv_device_setup+0x4c>)
 80013d8:	4a0d      	ldr	r2, [pc, #52]	@ (8001410 <inv_device_setup+0x50>)
 80013da:	219e      	movs	r1, #158	@ 0x9e
 80013dc:	480d      	ldr	r0, [pc, #52]	@ (8001414 <inv_device_setup+0x54>)
 80013de:	f011 fc0b 	bl	8012bf8 <__assert_func>

	if(dev->vt->setup)
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	685b      	ldr	r3, [r3, #4]
 80013e6:	689b      	ldr	r3, [r3, #8]
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	d008      	beq.n	80013fe <inv_device_setup+0x3e>
		return dev->vt->setup(dev->instance);
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	685b      	ldr	r3, [r3, #4]
 80013f0:	689b      	ldr	r3, [r3, #8]
 80013f2:	687a      	ldr	r2, [r7, #4]
 80013f4:	6812      	ldr	r2, [r2, #0]
 80013f6:	4610      	mov	r0, r2
 80013f8:	4798      	blx	r3
 80013fa:	4603      	mov	r3, r0
 80013fc:	e001      	b.n	8001402 <inv_device_setup+0x42>

	return INV_ERROR_NIMPL;
 80013fe:	f06f 0301 	mvn.w	r3, #1
}
 8001402:	4618      	mov	r0, r3
 8001404:	3708      	adds	r7, #8
 8001406:	46bd      	mov	sp, r7
 8001408:	bd80      	pop	{r7, pc}
 800140a:	bf00      	nop
 800140c:	08019788 	.word	0x08019788
 8001410:	0801e504 	.word	0x0801e504
 8001414:	08019798 	.word	0x08019798

08001418 <inv_device_ping_sensor>:
 *                      INV_ERROR_TIMEOUT if device does not respond in time
 *                      INV_ERROR if sensor is not supported by the device
 *                      INV_ERROR_BAD_ARG if sensor is not supported by the implementation
 */
static inline int inv_device_ping_sensor(const inv_device_t * dev, int sensor)
{
 8001418:	b580      	push	{r7, lr}
 800141a:	b082      	sub	sp, #8
 800141c:	af00      	add	r7, sp, #0
 800141e:	6078      	str	r0, [r7, #4]
 8001420:	6039      	str	r1, [r7, #0]
	assert(dev && dev->vt);
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	2b00      	cmp	r3, #0
 8001426:	d003      	beq.n	8001430 <inv_device_ping_sensor+0x18>
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	685b      	ldr	r3, [r3, #4]
 800142c:	2b00      	cmp	r3, #0
 800142e:	d106      	bne.n	800143e <inv_device_ping_sensor+0x26>
 8001430:	4b0d      	ldr	r3, [pc, #52]	@ (8001468 <inv_device_ping_sensor+0x50>)
 8001432:	4a0e      	ldr	r2, [pc, #56]	@ (800146c <inv_device_ping_sensor+0x54>)
 8001434:	f240 1121 	movw	r1, #289	@ 0x121
 8001438:	480d      	ldr	r0, [pc, #52]	@ (8001470 <inv_device_ping_sensor+0x58>)
 800143a:	f011 fbdd 	bl	8012bf8 <__assert_func>
	
	if(dev->vt->ping_sensor)
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	685b      	ldr	r3, [r3, #4]
 8001442:	6a1b      	ldr	r3, [r3, #32]
 8001444:	2b00      	cmp	r3, #0
 8001446:	d009      	beq.n	800145c <inv_device_ping_sensor+0x44>
		return dev->vt->ping_sensor(dev->instance, sensor);
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	685b      	ldr	r3, [r3, #4]
 800144c:	6a1b      	ldr	r3, [r3, #32]
 800144e:	687a      	ldr	r2, [r7, #4]
 8001450:	6812      	ldr	r2, [r2, #0]
 8001452:	6839      	ldr	r1, [r7, #0]
 8001454:	4610      	mov	r0, r2
 8001456:	4798      	blx	r3
 8001458:	4603      	mov	r3, r0
 800145a:	e001      	b.n	8001460 <inv_device_ping_sensor+0x48>

	return INV_ERROR_NIMPL;
 800145c:	f06f 0301 	mvn.w	r3, #1
}
 8001460:	4618      	mov	r0, r3
 8001462:	3708      	adds	r7, #8
 8001464:	46bd      	mov	sp, r7
 8001466:	bd80      	pop	{r7, pc}
 8001468:	08019788 	.word	0x08019788
 800146c:	0801e518 	.word	0x0801e518
 8001470:	08019798 	.word	0x08019798

08001474 <inv_device_start_sensor>:
 *  @return             0 on success
 *                      INV_ERROR_TRANSPORT in case of low level serial error
 *                      INV_ERROR_BAD_ARG if sensor is not supported by the implementation
 */
static inline int inv_device_start_sensor(const inv_device_t * dev, int sensor)
{
 8001474:	b580      	push	{r7, lr}
 8001476:	b082      	sub	sp, #8
 8001478:	af00      	add	r7, sp, #0
 800147a:	6078      	str	r0, [r7, #4]
 800147c:	6039      	str	r1, [r7, #0]
	assert(dev && dev->vt);
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	2b00      	cmp	r3, #0
 8001482:	d003      	beq.n	800148c <inv_device_start_sensor+0x18>
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	685b      	ldr	r3, [r3, #4]
 8001488:	2b00      	cmp	r3, #0
 800148a:	d106      	bne.n	800149a <inv_device_start_sensor+0x26>
 800148c:	4b0d      	ldr	r3, [pc, #52]	@ (80014c4 <inv_device_start_sensor+0x50>)
 800148e:	4a0e      	ldr	r2, [pc, #56]	@ (80014c8 <inv_device_start_sensor+0x54>)
 8001490:	f240 1151 	movw	r1, #337	@ 0x151
 8001494:	480d      	ldr	r0, [pc, #52]	@ (80014cc <inv_device_start_sensor+0x58>)
 8001496:	f011 fbaf 	bl	8012bf8 <__assert_func>

	if(dev->vt->enable_sensor)
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	685b      	ldr	r3, [r3, #4]
 800149e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d009      	beq.n	80014b8 <inv_device_start_sensor+0x44>
		return dev->vt->enable_sensor(dev->instance, sensor, 1);
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	685b      	ldr	r3, [r3, #4]
 80014a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80014aa:	687a      	ldr	r2, [r7, #4]
 80014ac:	6810      	ldr	r0, [r2, #0]
 80014ae:	2201      	movs	r2, #1
 80014b0:	6839      	ldr	r1, [r7, #0]
 80014b2:	4798      	blx	r3
 80014b4:	4603      	mov	r3, r0
 80014b6:	e001      	b.n	80014bc <inv_device_start_sensor+0x48>

	return INV_ERROR_NIMPL;
 80014b8:	f06f 0301 	mvn.w	r3, #1
}
 80014bc:	4618      	mov	r0, r3
 80014be:	3708      	adds	r7, #8
 80014c0:	46bd      	mov	sp, r7
 80014c2:	bd80      	pop	{r7, pc}
 80014c4:	08019788 	.word	0x08019788
 80014c8:	0801e550 	.word	0x0801e550
 80014cc:	08019798 	.word	0x08019798

080014d0 <inv_device_set_sensor_period_us>:
 *                      INV_ERROR_TRANSPORT in case of low level serial error
 *                      INV_ERROR_BAD_ARG if sensor is not supported by the implementation
 */
static inline int inv_device_set_sensor_period_us(const inv_device_t * dev,
		int sensor, uint32_t period)
{
 80014d0:	b580      	push	{r7, lr}
 80014d2:	b084      	sub	sp, #16
 80014d4:	af00      	add	r7, sp, #0
 80014d6:	60f8      	str	r0, [r7, #12]
 80014d8:	60b9      	str	r1, [r7, #8]
 80014da:	607a      	str	r2, [r7, #4]
	assert(dev && dev->vt);
 80014dc:	68fb      	ldr	r3, [r7, #12]
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d003      	beq.n	80014ea <inv_device_set_sensor_period_us+0x1a>
 80014e2:	68fb      	ldr	r3, [r7, #12]
 80014e4:	685b      	ldr	r3, [r3, #4]
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d106      	bne.n	80014f8 <inv_device_set_sensor_period_us+0x28>
 80014ea:	4b0e      	ldr	r3, [pc, #56]	@ (8001524 <inv_device_set_sensor_period_us+0x54>)
 80014ec:	4a0e      	ldr	r2, [pc, #56]	@ (8001528 <inv_device_set_sensor_period_us+0x58>)
 80014ee:	f240 117f 	movw	r1, #383	@ 0x17f
 80014f2:	480e      	ldr	r0, [pc, #56]	@ (800152c <inv_device_set_sensor_period_us+0x5c>)
 80014f4:	f011 fb80 	bl	8012bf8 <__assert_func>

	if(dev->vt->set_sensor_period_us)
 80014f8:	68fb      	ldr	r3, [r7, #12]
 80014fa:	685b      	ldr	r3, [r3, #4]
 80014fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d009      	beq.n	8001516 <inv_device_set_sensor_period_us+0x46>
		return dev->vt->set_sensor_period_us(dev->instance, sensor, period);
 8001502:	68fb      	ldr	r3, [r7, #12]
 8001504:	685b      	ldr	r3, [r3, #4]
 8001506:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001508:	68fa      	ldr	r2, [r7, #12]
 800150a:	6810      	ldr	r0, [r2, #0]
 800150c:	687a      	ldr	r2, [r7, #4]
 800150e:	68b9      	ldr	r1, [r7, #8]
 8001510:	4798      	blx	r3
 8001512:	4603      	mov	r3, r0
 8001514:	e001      	b.n	800151a <inv_device_set_sensor_period_us+0x4a>

	return INV_ERROR_NIMPL;
 8001516:	f06f 0301 	mvn.w	r3, #1
}
 800151a:	4618      	mov	r0, r3
 800151c:	3710      	adds	r7, #16
 800151e:	46bd      	mov	sp, r7
 8001520:	bd80      	pop	{r7, pc}
 8001522:	bf00      	nop
 8001524:	08019788 	.word	0x08019788
 8001528:	0801e530 	.word	0x0801e530
 800152c:	08019798 	.word	0x08019798

08001530 <inv_device_icm20948_get_base>:
		const uint8_t  * dmp3_image, uint32_t dmp3_image_size);

/** @brief Helper function to get handle to base object
 */
static inline inv_device_t * inv_device_icm20948_get_base(inv_device_icm20948_t * self)
{
 8001530:	b480      	push	{r7}
 8001532:	b083      	sub	sp, #12
 8001534:	af00      	add	r7, sp, #0
 8001536:	6078      	str	r0, [r7, #4]
	if(self)
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	2b00      	cmp	r3, #0
 800153c:	d001      	beq.n	8001542 <inv_device_icm20948_get_base+0x12>
		return &self->base;
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	e000      	b.n	8001544 <inv_device_icm20948_get_base+0x14>

	return 0;
 8001542:	2300      	movs	r3, #0
}
 8001544:	4618      	mov	r0, r3
 8001546:	370c      	adds	r7, #12
 8001548:	46bd      	mov	sp, r7
 800154a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800154e:	4770      	bx	lr

08001550 <_write>:
int __io_putchar(int ch) {
    HAL_UART_Transmit(&huart2, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
    return ch;
}

int _write(int file, char *ptr, int len) {
 8001550:	b580      	push	{r7, lr}
 8001552:	b084      	sub	sp, #16
 8001554:	af00      	add	r7, sp, #0
 8001556:	60f8      	str	r0, [r7, #12]
 8001558:	60b9      	str	r1, [r7, #8]
 800155a:	607a      	str	r2, [r7, #4]
    HAL_UART_Transmit(&huart2, (uint8_t*)ptr, len, HAL_MAX_DELAY);
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	b29a      	uxth	r2, r3
 8001560:	f04f 33ff 	mov.w	r3, #4294967295
 8001564:	68b9      	ldr	r1, [r7, #8]
 8001566:	4804      	ldr	r0, [pc, #16]	@ (8001578 <_write+0x28>)
 8001568:	f010 ff8a 	bl	8012480 <HAL_UART_Transmit>
    return len;
 800156c:	687b      	ldr	r3, [r7, #4]
}
 800156e:	4618      	mov	r0, r3
 8001570:	3710      	adds	r7, #16
 8001572:	46bd      	mov	sp, r7
 8001574:	bd80      	pop	{r7, pc}
 8001576:	bf00      	nop
 8001578:	20001174 	.word	0x20001174

0800157c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800157c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001580:	f6ad 0dac 	subw	sp, sp, #2220	@ 0x8ac
 8001584:	af14      	add	r7, sp, #80	@ 0x50

  /* USER CODE BEGIN 1 */
  int rc = 0;
 8001586:	2300      	movs	r3, #0
 8001588:	f8c7 3838 	str.w	r3, [r7, #2104]	@ 0x838
  unsigned i = 0;
 800158c:	2300      	movs	r3, #0
 800158e:	f8c7 3854 	str.w	r3, [r7, #2132]	@ 0x854
  uint8_t whoami = 0xff;
 8001592:	23ff      	movs	r3, #255	@ 0xff
 8001594:	f887 381f 	strb.w	r3, [r7, #2079]	@ 0x81f
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001598:	f00d ff5c 	bl	800f454 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800159c:	f000 ffc0 	bl	8002520 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80015a0:	f7ff fd70 	bl	8001084 <MX_GPIO_Init>
  MX_DMA_Init();
 80015a4:	f7ff fd36 	bl	8001014 <MX_DMA_Init>
  MX_USART2_UART_Init();
 80015a8:	f001 ff98 	bl	80034dc <MX_USART2_UART_Init>
  MX_SPI3_Init();
 80015ac:	f001 fbf8 	bl	8002da0 <MX_SPI3_Init>
  MX_TIM4_Init();
 80015b0:	f001 fe94 	bl	80032dc <MX_TIM4_Init>
  MX_TIM2_Init();
 80015b4:	f001 fe46 	bl	8003244 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_UART_Init(&huart2);
 80015b8:	4875      	ldr	r0, [pc, #468]	@ (8001790 <main+0x214>)
 80015ba:	f010 ff11 	bl	80123e0 <HAL_UART_Init>
  HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_SET);
 80015be:	2201      	movs	r2, #1
 80015c0:	2104      	movs	r1, #4
 80015c2:	4874      	ldr	r0, [pc, #464]	@ (8001794 <main+0x218>)
 80015c4:	f00e fdf0 	bl	80101a8 <HAL_GPIO_WritePin>
  delay_init(DELAY_TIMER);
 80015c8:	4873      	ldr	r0, [pc, #460]	@ (8001798 <main+0x21c>)
 80015ca:	f7ff fcc9 	bl	8000f60 <delay_init>
  timer_configure_timebase(&htim2, 1000000);
 80015ce:	4973      	ldr	r1, [pc, #460]	@ (800179c <main+0x220>)
 80015d0:	4873      	ldr	r0, [pc, #460]	@ (80017a0 <main+0x224>)
 80015d2:	f001 ff15 	bl	8003400 <timer_configure_timebase>
  HAL_TIM_Base_Start_IT(&htim2);
 80015d6:	4872      	ldr	r0, [pc, #456]	@ (80017a0 <main+0x224>)
 80015d8:	f010 faa4 	bl	8011b24 <HAL_TIM_Base_Start_IT>

  /*
  * Setup message facility to see internal traces from IDD
  */
  INV_MSG_SETUP(MSG_LEVEL, msg_printer);
 80015dc:	4971      	ldr	r1, [pc, #452]	@ (80017a4 <main+0x228>)
 80015de:	2006      	movs	r0, #6
 80015e0:	f00d fef0 	bl	800f3c4 <inv_msg_setup>

  /*
  * Welcome message
  */
  INV_MSG(INV_MSG_LEVEL_INFO, "###################################");
 80015e4:	4970      	ldr	r1, [pc, #448]	@ (80017a8 <main+0x22c>)
 80015e6:	2003      	movs	r0, #3
 80015e8:	f00d ff0e 	bl	800f408 <inv_msg>
  INV_MSG(INV_MSG_LEVEL_INFO, "#          20948 example          #");
 80015ec:	496f      	ldr	r1, [pc, #444]	@ (80017ac <main+0x230>)
 80015ee:	2003      	movs	r0, #3
 80015f0:	f00d ff0a 	bl	800f408 <inv_msg>
  INV_MSG(INV_MSG_LEVEL_INFO, "###################################");
 80015f4:	496c      	ldr	r1, [pc, #432]	@ (80017a8 <main+0x22c>)
 80015f6:	2003      	movs	r0, #3
 80015f8:	f00d ff06 	bl	800f408 <inv_msg>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  rc += inv_host_serif_open(idd_io_hal_get_serif_instance_spi());
 80015fc:	f7ff fe7c 	bl	80012f8 <idd_io_hal_get_serif_instance_spi>
 8001600:	4603      	mov	r3, r0
 8001602:	4618      	mov	r0, r3
 8001604:	f7ff fe92 	bl	800132c <inv_host_serif_open>
 8001608:	4602      	mov	r2, r0
 800160a:	f8d7 3838 	ldr.w	r3, [r7, #2104]	@ 0x838
 800160e:	4413      	add	r3, r2
 8001610:	f8c7 3838 	str.w	r3, [r7, #2104]	@ 0x838
	 * - reference to serial interface object,
	 * - reference to listener that will catch sensor events,
	 * - a static buffer for the driver to use as a temporary buffer
	 * - various driver option
	 */
	inv_device_icm20948_init(&device_icm20948, idd_io_hal_get_serif_instance_spi(),
 8001614:	f7ff fe70 	bl	80012f8 <idd_io_hal_get_serif_instance_spi>
 8001618:	4601      	mov	r1, r0
 800161a:	f243 73d2 	movw	r3, #14290	@ 0x37d2
 800161e:	9300      	str	r3, [sp, #0]
 8001620:	4b63      	ldr	r3, [pc, #396]	@ (80017b0 <main+0x234>)
 8001622:	4a64      	ldr	r2, [pc, #400]	@ (80017b4 <main+0x238>)
 8001624:	4864      	ldr	r0, [pc, #400]	@ (80017b8 <main+0x23c>)
 8001626:	f002 f9a7 	bl	8003978 <inv_device_icm20948_init>
			&sensor_listener, dmp3_image, sizeof(dmp3_image));

  /*
	 * Simply get generic device handle from icm20948 Device
	 */
	device = inv_device_icm20948_get_base(&device_icm20948);
 800162a:	4863      	ldr	r0, [pc, #396]	@ (80017b8 <main+0x23c>)
 800162c:	f7ff ff80 	bl	8001530 <inv_device_icm20948_get_base>
 8001630:	4603      	mov	r3, r0
 8001632:	4a62      	ldr	r2, [pc, #392]	@ (80017bc <main+0x240>)
 8001634:	6013      	str	r3, [r2, #0]

	/*
	 * Just get the whoami
	 */
	rc = inv_device_whoami(device, &whoami);
 8001636:	4b61      	ldr	r3, [pc, #388]	@ (80017bc <main+0x240>)
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	f607 021f 	addw	r2, r7, #2079	@ 0x81f
 800163e:	4611      	mov	r1, r2
 8001640:	4618      	mov	r0, r3
 8001642:	f7ff fe8f 	bl	8001364 <inv_device_whoami>
 8001646:	f8c7 0838 	str.w	r0, [r7, #2104]	@ 0x838
	INV_MSG(INV_MSG_LEVEL_INFO, "ICM WHOAMI=%02x", whoami);
 800164a:	f897 381f 	ldrb.w	r3, [r7, #2079]	@ 0x81f
 800164e:	461a      	mov	r2, r3
 8001650:	495b      	ldr	r1, [pc, #364]	@ (80017c0 <main+0x244>)
 8001652:	2003      	movs	r0, #3
 8001654:	f00d fed8 	bl	800f408 <inv_msg>
	check_rc(rc);
 8001658:	f8d7 0838 	ldr.w	r0, [r7, #2104]	@ 0x838
 800165c:	f001 fa28 	bl	8002ab0 <check_rc>

	/*
	 * Check if WHOAMI value corresponds to any value from EXPECTED_WHOAMI array
	 */
	for(i = 0; i < sizeof(EXPECTED_WHOAMI)/sizeof(EXPECTED_WHOAMI[0]); ++i) {
 8001660:	2300      	movs	r3, #0
 8001662:	f8c7 3854 	str.w	r3, [r7, #2132]	@ 0x854
 8001666:	e009      	b.n	800167c <main+0x100>
		if(whoami == EXPECTED_WHOAMI[i])
 8001668:	22ea      	movs	r2, #234	@ 0xea
 800166a:	f897 381f 	ldrb.w	r3, [r7, #2079]	@ 0x81f
 800166e:	429a      	cmp	r2, r3
 8001670:	d009      	beq.n	8001686 <main+0x10a>
	for(i = 0; i < sizeof(EXPECTED_WHOAMI)/sizeof(EXPECTED_WHOAMI[0]); ++i) {
 8001672:	f8d7 3854 	ldr.w	r3, [r7, #2132]	@ 0x854
 8001676:	3301      	adds	r3, #1
 8001678:	f8c7 3854 	str.w	r3, [r7, #2132]	@ 0x854
 800167c:	f8d7 3854 	ldr.w	r3, [r7, #2132]	@ 0x854
 8001680:	2b00      	cmp	r3, #0
 8001682:	d0f1      	beq.n	8001668 <main+0xec>
 8001684:	e000      	b.n	8001688 <main+0x10c>
			break;
 8001686:	bf00      	nop
	}

	if(i == sizeof(EXPECTED_WHOAMI)/sizeof(EXPECTED_WHOAMI[0])) {
 8001688:	f8d7 3854 	ldr.w	r3, [r7, #2132]	@ 0x854
 800168c:	2b01      	cmp	r3, #1
 800168e:	d10a      	bne.n	80016a6 <main+0x12a>
		INV_MSG(INV_MSG_LEVEL_ERROR, "Bad WHOAMI value. Got 0x%02x. Expected @EXPECTED_WHOAMI@.", whoami);
 8001690:	f897 381f 	ldrb.w	r3, [r7, #2079]	@ 0x81f
 8001694:	461a      	mov	r2, r3
 8001696:	494b      	ldr	r1, [pc, #300]	@ (80017c4 <main+0x248>)
 8001698:	2001      	movs	r0, #1
 800169a:	f00d feb5 	bl	800f408 <inv_msg>
		check_rc(-1);
 800169e:	f04f 30ff 	mov.w	r0, #4294967295
 80016a2:	f001 fa05 	bl	8002ab0 <check_rc>
	}

	/*
	 * Configure and initialize the icm20948 device
	 */
	INV_MSG(INV_MSG_LEVEL_INFO, "Setting-up ICM device");
 80016a6:	4948      	ldr	r1, [pc, #288]	@ (80017c8 <main+0x24c>)
 80016a8:	2003      	movs	r0, #3
 80016aa:	f00d fead 	bl	800f408 <inv_msg>
	rc = inv_device_setup(device);
 80016ae:	4b43      	ldr	r3, [pc, #268]	@ (80017bc <main+0x240>)
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	4618      	mov	r0, r3
 80016b4:	f7ff fe84 	bl	80013c0 <inv_device_setup>
 80016b8:	f8c7 0838 	str.w	r0, [r7, #2104]	@ 0x838
	check_rc(rc);
 80016bc:	f8d7 0838 	ldr.w	r0, [r7, #2104]	@ 0x838
 80016c0:	f001 f9f6 	bl	8002ab0 <check_rc>
	/*
		* Check sensor availibitlity
		* if rc value is 0, it means sensor is available,
		* if rc value is INV_ERROR or INV_ERROR_BAD_ARG, sensor is NA
		*/
	available_sensor_mask = 0;
 80016c4:	f04f 0200 	mov.w	r2, #0
 80016c8:	f04f 0300 	mov.w	r3, #0
 80016cc:	f607 0148 	addw	r1, r7, #2120	@ 0x848
 80016d0:	e9c1 2300 	strd	r2, r3, [r1]
	for(i = 0; i < sizeof(sensor_list)/sizeof(sensor_list[0]); ++i) {
 80016d4:	2300      	movs	r3, #0
 80016d6:	f8c7 3854 	str.w	r3, [r7, #2132]	@ 0x854
 80016da:	e050      	b.n	800177e <main+0x202>
		const int rc = inv_device_ping_sensor(device, sensor_list[i].type);
 80016dc:	4b37      	ldr	r3, [pc, #220]	@ (80017bc <main+0x240>)
 80016de:	681a      	ldr	r2, [r3, #0]
 80016e0:	493a      	ldr	r1, [pc, #232]	@ (80017cc <main+0x250>)
 80016e2:	f8d7 3854 	ldr.w	r3, [r7, #2132]	@ 0x854
 80016e6:	f811 3033 	ldrb.w	r3, [r1, r3, lsl #3]
 80016ea:	4619      	mov	r1, r3
 80016ec:	4610      	mov	r0, r2
 80016ee:	f7ff fe93 	bl	8001418 <inv_device_ping_sensor>
 80016f2:	f8c7 0820 	str.w	r0, [r7, #2080]	@ 0x820
		INV_MSG(INV_MSG_LEVEL_INFO, "Ping %s %s", inv_sensor_2str(sensor_list[i].type), (rc == 0) ? "OK" : "KO");
 80016f6:	4a35      	ldr	r2, [pc, #212]	@ (80017cc <main+0x250>)
 80016f8:	f8d7 3854 	ldr.w	r3, [r7, #2132]	@ 0x854
 80016fc:	f812 3033 	ldrb.w	r3, [r2, r3, lsl #3]
 8001700:	4618      	mov	r0, r3
 8001702:	f002 fe49 	bl	8004398 <inv_sensor_str>
 8001706:	4602      	mov	r2, r0
 8001708:	f8d7 3820 	ldr.w	r3, [r7, #2080]	@ 0x820
 800170c:	2b00      	cmp	r3, #0
 800170e:	d101      	bne.n	8001714 <main+0x198>
 8001710:	4b2f      	ldr	r3, [pc, #188]	@ (80017d0 <main+0x254>)
 8001712:	e000      	b.n	8001716 <main+0x19a>
 8001714:	4b2f      	ldr	r3, [pc, #188]	@ (80017d4 <main+0x258>)
 8001716:	4930      	ldr	r1, [pc, #192]	@ (80017d8 <main+0x25c>)
 8001718:	2003      	movs	r0, #3
 800171a:	f00d fe75 	bl	800f408 <inv_msg>
		if(rc == 0) {
 800171e:	f8d7 3820 	ldr.w	r3, [r7, #2080]	@ 0x820
 8001722:	2b00      	cmp	r3, #0
 8001724:	d126      	bne.n	8001774 <main+0x1f8>
			available_sensor_mask |= (1ULL << sensor_list[i].type);
 8001726:	4a29      	ldr	r2, [pc, #164]	@ (80017cc <main+0x250>)
 8001728:	f8d7 3854 	ldr.w	r3, [r7, #2132]	@ 0x854
 800172c:	f812 3033 	ldrb.w	r3, [r2, r3, lsl #3]
 8001730:	4618      	mov	r0, r3
 8001732:	f04f 0201 	mov.w	r2, #1
 8001736:	f04f 0300 	mov.w	r3, #0
 800173a:	f1a0 0620 	sub.w	r6, r0, #32
 800173e:	f1c0 0120 	rsb	r1, r0, #32
 8001742:	fa03 f500 	lsl.w	r5, r3, r0
 8001746:	fa02 f606 	lsl.w	r6, r2, r6
 800174a:	4335      	orrs	r5, r6
 800174c:	fa22 f101 	lsr.w	r1, r2, r1
 8001750:	430d      	orrs	r5, r1
 8001752:	fa02 f400 	lsl.w	r4, r2, r0
 8001756:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 800175a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800175e:	ea42 0104 	orr.w	r1, r2, r4
 8001762:	62b9      	str	r1, [r7, #40]	@ 0x28
 8001764:	432b      	orrs	r3, r5
 8001766:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001768:	f607 0148 	addw	r1, r7, #2120	@ 0x848
 800176c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8001770:	e9c1 2300 	strd	r2, r3, [r1]
	for(i = 0; i < sizeof(sensor_list)/sizeof(sensor_list[0]); ++i) {
 8001774:	f8d7 3854 	ldr.w	r3, [r7, #2132]	@ 0x854
 8001778:	3301      	adds	r3, #1
 800177a:	f8c7 3854 	str.w	r3, [r7, #2132]	@ 0x854
 800177e:	f8d7 3854 	ldr.w	r3, [r7, #2132]	@ 0x854
 8001782:	2b00      	cmp	r3, #0
 8001784:	d0aa      	beq.n	80016dc <main+0x160>
	}

	/*
		* Start all available sensors from the sensor list
		*/
	for(i = 0; i < sizeof(sensor_list)/sizeof(sensor_list[0]); ++i) {
 8001786:	2300      	movs	r3, #0
 8001788:	f8c7 3854 	str.w	r3, [r7, #2132]	@ 0x854
 800178c:	e083      	b.n	8001896 <main+0x31a>
 800178e:	bf00      	nop
 8001790:	20001174 	.word	0x20001174
 8001794:	40020c00 	.word	0x40020c00
 8001798:	40000800 	.word	0x40000800
 800179c:	000f4240 	.word	0x000f4240
 80017a0:	200010e4 	.word	0x200010e4
 80017a4:	08002add 	.word	0x08002add
 80017a8:	080197bc 	.word	0x080197bc
 80017ac:	080197e0 	.word	0x080197e0
 80017b0:	0801ad00 	.word	0x0801ad00
 80017b4:	0801e4d4 	.word	0x0801e4d4
 80017b8:	20000990 	.word	0x20000990
 80017bc:	20000ec0 	.word	0x20000ec0
 80017c0:	08019804 	.word	0x08019804
 80017c4:	08019814 	.word	0x08019814
 80017c8:	08019850 	.word	0x08019850
 80017cc:	0801acf8 	.word	0x0801acf8
 80017d0:	08019868 	.word	0x08019868
 80017d4:	0801986c 	.word	0x0801986c
 80017d8:	08019870 	.word	0x08019870
		if(available_sensor_mask & (1ULL << sensor_list[i].type)) {
 80017dc:	4ae0      	ldr	r2, [pc, #896]	@ (8001b60 <main+0x5e4>)
 80017de:	f8d7 3854 	ldr.w	r3, [r7, #2132]	@ 0x854
 80017e2:	f812 3033 	ldrb.w	r3, [r2, r3, lsl #3]
 80017e6:	4619      	mov	r1, r3
 80017e8:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 80017ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017f0:	f1c1 0420 	rsb	r4, r1, #32
 80017f4:	f1a1 0020 	sub.w	r0, r1, #32
 80017f8:	fa22 f801 	lsr.w	r8, r2, r1
 80017fc:	fa03 f404 	lsl.w	r4, r3, r4
 8001800:	ea48 0804 	orr.w	r8, r8, r4
 8001804:	fa23 f000 	lsr.w	r0, r3, r0
 8001808:	ea48 0800 	orr.w	r8, r8, r0
 800180c:	fa23 f901 	lsr.w	r9, r3, r1
 8001810:	f008 0a01 	and.w	sl, r8, #1
 8001814:	f04f 0b00 	mov.w	fp, #0
 8001818:	ea5a 030b 	orrs.w	r3, sl, fp
 800181c:	d036      	beq.n	800188c <main+0x310>
			INV_MSG(INV_MSG_LEVEL_INFO, "Starting %s @ %u us", inv_sensor_2str(sensor_list[i].type), sensor_list[i].period_us);
 800181e:	4ad0      	ldr	r2, [pc, #832]	@ (8001b60 <main+0x5e4>)
 8001820:	f8d7 3854 	ldr.w	r3, [r7, #2132]	@ 0x854
 8001824:	f812 3033 	ldrb.w	r3, [r2, r3, lsl #3]
 8001828:	4618      	mov	r0, r3
 800182a:	f002 fdb5 	bl	8004398 <inv_sensor_str>
 800182e:	4602      	mov	r2, r0
 8001830:	f24c 3350 	movw	r3, #50000	@ 0xc350
 8001834:	49cb      	ldr	r1, [pc, #812]	@ (8001b64 <main+0x5e8>)
 8001836:	2003      	movs	r0, #3
 8001838:	f00d fde6 	bl	800f408 <inv_msg>
			rc  = inv_device_set_sensor_period_us(device, sensor_list[i].type, sensor_list[i].period_us);
 800183c:	4bca      	ldr	r3, [pc, #808]	@ (8001b68 <main+0x5ec>)
 800183e:	6818      	ldr	r0, [r3, #0]
 8001840:	4ac7      	ldr	r2, [pc, #796]	@ (8001b60 <main+0x5e4>)
 8001842:	f8d7 3854 	ldr.w	r3, [r7, #2132]	@ 0x854
 8001846:	f812 3033 	ldrb.w	r3, [r2, r3, lsl #3]
 800184a:	4619      	mov	r1, r3
 800184c:	f24c 3350 	movw	r3, #50000	@ 0xc350
 8001850:	461a      	mov	r2, r3
 8001852:	f7ff fe3d 	bl	80014d0 <inv_device_set_sensor_period_us>
 8001856:	f8c7 0838 	str.w	r0, [r7, #2104]	@ 0x838
			check_rc(rc);
 800185a:	f8d7 0838 	ldr.w	r0, [r7, #2104]	@ 0x838
 800185e:	f001 f927 	bl	8002ab0 <check_rc>
			rc += inv_device_start_sensor(device, sensor_list[i].type);
 8001862:	4bc1      	ldr	r3, [pc, #772]	@ (8001b68 <main+0x5ec>)
 8001864:	681a      	ldr	r2, [r3, #0]
 8001866:	49be      	ldr	r1, [pc, #760]	@ (8001b60 <main+0x5e4>)
 8001868:	f8d7 3854 	ldr.w	r3, [r7, #2132]	@ 0x854
 800186c:	f811 3033 	ldrb.w	r3, [r1, r3, lsl #3]
 8001870:	4619      	mov	r1, r3
 8001872:	4610      	mov	r0, r2
 8001874:	f7ff fdfe 	bl	8001474 <inv_device_start_sensor>
 8001878:	4602      	mov	r2, r0
 800187a:	f8d7 3838 	ldr.w	r3, [r7, #2104]	@ 0x838
 800187e:	4413      	add	r3, r2
 8001880:	f8c7 3838 	str.w	r3, [r7, #2104]	@ 0x838
			check_rc(rc);
 8001884:	f8d7 0838 	ldr.w	r0, [r7, #2104]	@ 0x838
 8001888:	f001 f912 	bl	8002ab0 <check_rc>
	for(i = 0; i < sizeof(sensor_list)/sizeof(sensor_list[0]); ++i) {
 800188c:	f8d7 3854 	ldr.w	r3, [r7, #2132]	@ 0x854
 8001890:	3301      	adds	r3, #1
 8001892:	f8c7 3854 	str.w	r3, [r7, #2132]	@ 0x854
 8001896:	f8d7 3854 	ldr.w	r3, [r7, #2132]	@ 0x854
 800189a:	2b00      	cmp	r3, #0
 800189c:	d09e      	beq.n	80017dc <main+0x260>
	unsigned char test_data[6];
	unsigned char mask;
	unsigned char val;

	/*-------SLV I2C Regs-----------*/
	inv_icm20948_read_mems_reg(&device_icm20948.icm20948_states, REG_I2C_SLV0_CTRL, 1, test_data);
 800189e:	f607 0318 	addw	r3, r7, #2072	@ 0x818
 80018a2:	2201      	movs	r2, #1
 80018a4:	f240 1185 	movw	r1, #389	@ 0x185
 80018a8:	48b0      	ldr	r0, [pc, #704]	@ (8001b6c <main+0x5f0>)
 80018aa:	f00d fb31 	bl	800ef10 <inv_icm20948_read_mems_reg>
	INV_MSG(INV_MSG_LEVEL_INFO, "REG_I2C_SLV0_CTRL : %d", test_data[0]);
 80018ae:	f897 3818 	ldrb.w	r3, [r7, #2072]	@ 0x818
 80018b2:	461a      	mov	r2, r3
 80018b4:	49ae      	ldr	r1, [pc, #696]	@ (8001b70 <main+0x5f4>)
 80018b6:	2003      	movs	r0, #3
 80018b8:	f00d fda6 	bl	800f408 <inv_msg>
	inv_icm20948_read_mems_reg(&device_icm20948.icm20948_states, REG_I2C_SLV1_CTRL, 1, test_data);
 80018bc:	f607 0318 	addw	r3, r7, #2072	@ 0x818
 80018c0:	2201      	movs	r2, #1
 80018c2:	f240 1189 	movw	r1, #393	@ 0x189
 80018c6:	48a9      	ldr	r0, [pc, #676]	@ (8001b6c <main+0x5f0>)
 80018c8:	f00d fb22 	bl	800ef10 <inv_icm20948_read_mems_reg>
	INV_MSG(INV_MSG_LEVEL_INFO, "REG_I2C_SLV1_CTRL : %d", test_data[0]);
 80018cc:	f897 3818 	ldrb.w	r3, [r7, #2072]	@ 0x818
 80018d0:	461a      	mov	r2, r3
 80018d2:	49a8      	ldr	r1, [pc, #672]	@ (8001b74 <main+0x5f8>)
 80018d4:	2003      	movs	r0, #3
 80018d6:	f00d fd97 	bl	800f408 <inv_msg>
	inv_icm20948_read_mems_reg(&device_icm20948.icm20948_states, REG_I2C_SLV2_CTRL, 1, test_data);
 80018da:	f607 0318 	addw	r3, r7, #2072	@ 0x818
 80018de:	2201      	movs	r2, #1
 80018e0:	f240 118d 	movw	r1, #397	@ 0x18d
 80018e4:	48a1      	ldr	r0, [pc, #644]	@ (8001b6c <main+0x5f0>)
 80018e6:	f00d fb13 	bl	800ef10 <inv_icm20948_read_mems_reg>
	INV_MSG(INV_MSG_LEVEL_INFO, "REG_I2C_SLV2_CTRL : %d", test_data[0]);
 80018ea:	f897 3818 	ldrb.w	r3, [r7, #2072]	@ 0x818
 80018ee:	461a      	mov	r2, r3
 80018f0:	49a1      	ldr	r1, [pc, #644]	@ (8001b78 <main+0x5fc>)
 80018f2:	2003      	movs	r0, #3
 80018f4:	f00d fd88 	bl	800f408 <inv_msg>
	inv_icm20948_read_mems_reg(&device_icm20948.icm20948_states, REG_I2C_SLV3_CTRL, 1, test_data);
 80018f8:	f607 0318 	addw	r3, r7, #2072	@ 0x818
 80018fc:	2201      	movs	r2, #1
 80018fe:	f240 1191 	movw	r1, #401	@ 0x191
 8001902:	489a      	ldr	r0, [pc, #616]	@ (8001b6c <main+0x5f0>)
 8001904:	f00d fb04 	bl	800ef10 <inv_icm20948_read_mems_reg>
	INV_MSG(INV_MSG_LEVEL_INFO, "REG_I2C_SLV3_CTRL : %d", test_data[0]);
 8001908:	f897 3818 	ldrb.w	r3, [r7, #2072]	@ 0x818
 800190c:	461a      	mov	r2, r3
 800190e:	499b      	ldr	r1, [pc, #620]	@ (8001b7c <main+0x600>)
 8001910:	2003      	movs	r0, #3
 8001912:	f00d fd79 	bl	800f408 <inv_msg>

	inv_icm20948_read_mems_reg(&device_icm20948.icm20948_states, REG_I2C_SLV0_ADDR, 1, test_data);
 8001916:	f607 0318 	addw	r3, r7, #2072	@ 0x818
 800191a:	2201      	movs	r2, #1
 800191c:	f240 1183 	movw	r1, #387	@ 0x183
 8001920:	4892      	ldr	r0, [pc, #584]	@ (8001b6c <main+0x5f0>)
 8001922:	f00d faf5 	bl	800ef10 <inv_icm20948_read_mems_reg>
	INV_MSG(INV_MSG_LEVEL_INFO, "REG_I2C_SLV0_ADDR : %d", test_data[0]);
 8001926:	f897 3818 	ldrb.w	r3, [r7, #2072]	@ 0x818
 800192a:	461a      	mov	r2, r3
 800192c:	4994      	ldr	r1, [pc, #592]	@ (8001b80 <main+0x604>)
 800192e:	2003      	movs	r0, #3
 8001930:	f00d fd6a 	bl	800f408 <inv_msg>
	inv_icm20948_read_mems_reg(&device_icm20948.icm20948_states, REG_I2C_SLV1_ADDR, 1, test_data);
 8001934:	f607 0318 	addw	r3, r7, #2072	@ 0x818
 8001938:	2201      	movs	r2, #1
 800193a:	f240 1187 	movw	r1, #391	@ 0x187
 800193e:	488b      	ldr	r0, [pc, #556]	@ (8001b6c <main+0x5f0>)
 8001940:	f00d fae6 	bl	800ef10 <inv_icm20948_read_mems_reg>
	INV_MSG(INV_MSG_LEVEL_INFO, "REG_I2C_SLV1_ADDR : %d", test_data[0]);
 8001944:	f897 3818 	ldrb.w	r3, [r7, #2072]	@ 0x818
 8001948:	461a      	mov	r2, r3
 800194a:	498e      	ldr	r1, [pc, #568]	@ (8001b84 <main+0x608>)
 800194c:	2003      	movs	r0, #3
 800194e:	f00d fd5b 	bl	800f408 <inv_msg>
	inv_icm20948_read_mems_reg(&device_icm20948.icm20948_states, REG_I2C_SLV2_ADDR, 1, test_data);
 8001952:	f607 0318 	addw	r3, r7, #2072	@ 0x818
 8001956:	2201      	movs	r2, #1
 8001958:	f240 118b 	movw	r1, #395	@ 0x18b
 800195c:	4883      	ldr	r0, [pc, #524]	@ (8001b6c <main+0x5f0>)
 800195e:	f00d fad7 	bl	800ef10 <inv_icm20948_read_mems_reg>
	INV_MSG(INV_MSG_LEVEL_INFO, "REG_I2C_SLV2_ADDR : %d", test_data[0]);
 8001962:	f897 3818 	ldrb.w	r3, [r7, #2072]	@ 0x818
 8001966:	461a      	mov	r2, r3
 8001968:	4987      	ldr	r1, [pc, #540]	@ (8001b88 <main+0x60c>)
 800196a:	2003      	movs	r0, #3
 800196c:	f00d fd4c 	bl	800f408 <inv_msg>
	inv_icm20948_read_mems_reg(&device_icm20948.icm20948_states, REG_I2C_SLV3_ADDR, 1, test_data);
 8001970:	f607 0318 	addw	r3, r7, #2072	@ 0x818
 8001974:	2201      	movs	r2, #1
 8001976:	f240 118f 	movw	r1, #399	@ 0x18f
 800197a:	487c      	ldr	r0, [pc, #496]	@ (8001b6c <main+0x5f0>)
 800197c:	f00d fac8 	bl	800ef10 <inv_icm20948_read_mems_reg>
	INV_MSG(INV_MSG_LEVEL_INFO, "REG_I2C_SLV3_ADDR : %d", test_data[0]);
 8001980:	f897 3818 	ldrb.w	r3, [r7, #2072]	@ 0x818
 8001984:	461a      	mov	r2, r3
 8001986:	4981      	ldr	r1, [pc, #516]	@ (8001b8c <main+0x610>)
 8001988:	2003      	movs	r0, #3
 800198a:	f00d fd3d 	bl	800f408 <inv_msg>



	/*-------------------*/
	// Disable DMP INT
	mask = 0b10001111;
 800198e:	238f      	movs	r3, #143	@ 0x8f
 8001990:	f887 3837 	strb.w	r3, [r7, #2103]	@ 0x837
	val = 0;
 8001994:	2300      	movs	r3, #0
 8001996:	f887 3836 	strb.w	r3, [r7, #2102]	@ 0x836
	modify_register(&device_icm20948.icm20948_states, REG_INT_ENABLE, mask, val);
 800199a:	f897 3836 	ldrb.w	r3, [r7, #2102]	@ 0x836
 800199e:	f897 2837 	ldrb.w	r2, [r7, #2103]	@ 0x837
 80019a2:	2110      	movs	r1, #16
 80019a4:	4871      	ldr	r0, [pc, #452]	@ (8001b6c <main+0x5f0>)
 80019a6:	f001 f9a5 	bl	8002cf4 <modify_register>
	/*-------------------*/
	// Enable Raw Data INT
	mask = 0b1;
 80019aa:	2301      	movs	r3, #1
 80019ac:	f887 3837 	strb.w	r3, [r7, #2103]	@ 0x837
	val = 0b1;
 80019b0:	2301      	movs	r3, #1
 80019b2:	f887 3836 	strb.w	r3, [r7, #2102]	@ 0x836
	modify_register(&device_icm20948.icm20948_states, REG_INT_ENABLE_1, mask, val);
 80019b6:	f897 3836 	ldrb.w	r3, [r7, #2102]	@ 0x836
 80019ba:	f897 2837 	ldrb.w	r2, [r7, #2103]	@ 0x837
 80019be:	2111      	movs	r1, #17
 80019c0:	486a      	ldr	r0, [pc, #424]	@ (8001b6c <main+0x5f0>)
 80019c2:	f001 f997 	bl	8002cf4 <modify_register>


	/*-------Accel-------*/
	mask = 0b111111;
 80019c6:	233f      	movs	r3, #63	@ 0x3f
 80019c8:	f887 3837 	strb.w	r3, [r7, #2103]	@ 0x837
	val = 1; // Enable FCHOICE
 80019cc:	2301      	movs	r3, #1
 80019ce:	f887 3836 	strb.w	r3, [r7, #2102]	@ 0x836
	INV_MSG(INV_MSG_LEVEL_VERBOSE, "REG_ACCEL_CONFIG");
 80019d2:	496f      	ldr	r1, [pc, #444]	@ (8001b90 <main+0x614>)
 80019d4:	2004      	movs	r0, #4
 80019d6:	f00d fd17 	bl	800f408 <inv_msg>
	modify_register(&device_icm20948.icm20948_states, REG_ACCEL_CONFIG, mask, val);
 80019da:	f897 3836 	ldrb.w	r3, [r7, #2102]	@ 0x836
 80019de:	f897 2837 	ldrb.w	r2, [r7, #2103]	@ 0x837
 80019e2:	f44f 718a 	mov.w	r1, #276	@ 0x114
 80019e6:	4861      	ldr	r0, [pc, #388]	@ (8001b6c <main+0x5f0>)
 80019e8:	f001 f984 	bl	8002cf4 <modify_register>
	device_icm20948.icm20948_states.base_state.accel_fullscale = 0;
 80019ec:	4b69      	ldr	r3, [pc, #420]	@ (8001b94 <main+0x618>)
 80019ee:	2200      	movs	r2, #0
 80019f0:	f883 2055 	strb.w	r2, [r3, #85]	@ 0x55

	mask = 0b11111;
 80019f4:	231f      	movs	r3, #31
 80019f6:	f887 3837 	strb.w	r3, [r7, #2103]	@ 0x837
	val = 0;
 80019fa:	2300      	movs	r3, #0
 80019fc:	f887 3836 	strb.w	r3, [r7, #2102]	@ 0x836
	INV_MSG(INV_MSG_LEVEL_VERBOSE, "REG_ACCEL_CONFIG_2");
 8001a00:	4965      	ldr	r1, [pc, #404]	@ (8001b98 <main+0x61c>)
 8001a02:	2004      	movs	r0, #4
 8001a04:	f00d fd00 	bl	800f408 <inv_msg>
	modify_register(&device_icm20948.icm20948_states, REG_ACCEL_CONFIG_2, mask, val);
 8001a08:	f897 3836 	ldrb.w	r3, [r7, #2102]	@ 0x836
 8001a0c:	f897 2837 	ldrb.w	r2, [r7, #2103]	@ 0x837
 8001a10:	f240 1115 	movw	r1, #277	@ 0x115
 8001a14:	4855      	ldr	r0, [pc, #340]	@ (8001b6c <main+0x5f0>)
 8001a16:	f001 f96d 	bl	8002cf4 <modify_register>

	mask = 0b1111;
 8001a1a:	230f      	movs	r3, #15
 8001a1c:	f887 3837 	strb.w	r3, [r7, #2103]	@ 0x837
	val = 0;
 8001a20:	2300      	movs	r3, #0
 8001a22:	f887 3836 	strb.w	r3, [r7, #2102]	@ 0x836
	INV_MSG(INV_MSG_LEVEL_VERBOSE, "REG_ACCEL_SMPLRT_DIV_1");
 8001a26:	495d      	ldr	r1, [pc, #372]	@ (8001b9c <main+0x620>)
 8001a28:	2004      	movs	r0, #4
 8001a2a:	f00d fced 	bl	800f408 <inv_msg>
	modify_register(&device_icm20948.icm20948_states, REG_ACCEL_SMPLRT_DIV_1, mask, val);
 8001a2e:	f897 3836 	ldrb.w	r3, [r7, #2102]	@ 0x836
 8001a32:	f897 2837 	ldrb.w	r2, [r7, #2103]	@ 0x837
 8001a36:	f44f 7188 	mov.w	r1, #272	@ 0x110
 8001a3a:	484c      	ldr	r0, [pc, #304]	@ (8001b6c <main+0x5f0>)
 8001a3c:	f001 f95a 	bl	8002cf4 <modify_register>

	mask = 0b11111111;
 8001a40:	23ff      	movs	r3, #255	@ 0xff
 8001a42:	f887 3837 	strb.w	r3, [r7, #2103]	@ 0x837
	val = 0;
 8001a46:	2300      	movs	r3, #0
 8001a48:	f887 3836 	strb.w	r3, [r7, #2102]	@ 0x836
	INV_MSG(INV_MSG_LEVEL_VERBOSE, "REG_ACCEL_SMPLRT_DIV_2");
 8001a4c:	4954      	ldr	r1, [pc, #336]	@ (8001ba0 <main+0x624>)
 8001a4e:	2004      	movs	r0, #4
 8001a50:	f00d fcda 	bl	800f408 <inv_msg>
	modify_register(&device_icm20948.icm20948_states, REG_ACCEL_SMPLRT_DIV_2, mask, val);
 8001a54:	f897 3836 	ldrb.w	r3, [r7, #2102]	@ 0x836
 8001a58:	f897 2837 	ldrb.w	r2, [r7, #2103]	@ 0x837
 8001a5c:	f240 1111 	movw	r1, #273	@ 0x111
 8001a60:	4842      	ldr	r0, [pc, #264]	@ (8001b6c <main+0x5f0>)
 8001a62:	f001 f947 	bl	8002cf4 <modify_register>

	inv_icm20948_read_mems_reg(&device_icm20948.icm20948_states, REG_ACCEL_XOUT_H_SH, 6, test_data);
 8001a66:	f607 0318 	addw	r3, r7, #2072	@ 0x818
 8001a6a:	2206      	movs	r2, #6
 8001a6c:	212d      	movs	r1, #45	@ 0x2d
 8001a6e:	483f      	ldr	r0, [pc, #252]	@ (8001b6c <main+0x5f0>)
 8001a70:	f00d fa4e 	bl	800ef10 <inv_icm20948_read_mems_reg>
	INV_MSG(INV_MSG_LEVEL_VERBOSE, "Accel Meas (XH,XL,YH,YL,ZH,ZL) : %d, %d, %d, %d, %d, %d", test_data[0],test_data[1],test_data[2],test_data[3],test_data[4],test_data[5]);
 8001a74:	f897 3818 	ldrb.w	r3, [r7, #2072]	@ 0x818
 8001a78:	461c      	mov	r4, r3
 8001a7a:	f897 3819 	ldrb.w	r3, [r7, #2073]	@ 0x819
 8001a7e:	461d      	mov	r5, r3
 8001a80:	f897 381a 	ldrb.w	r3, [r7, #2074]	@ 0x81a
 8001a84:	f897 281b 	ldrb.w	r2, [r7, #2075]	@ 0x81b
 8001a88:	f897 181c 	ldrb.w	r1, [r7, #2076]	@ 0x81c
 8001a8c:	f897 081d 	ldrb.w	r0, [r7, #2077]	@ 0x81d
 8001a90:	9003      	str	r0, [sp, #12]
 8001a92:	9102      	str	r1, [sp, #8]
 8001a94:	9201      	str	r2, [sp, #4]
 8001a96:	9300      	str	r3, [sp, #0]
 8001a98:	462b      	mov	r3, r5
 8001a9a:	4622      	mov	r2, r4
 8001a9c:	4941      	ldr	r1, [pc, #260]	@ (8001ba4 <main+0x628>)
 8001a9e:	2004      	movs	r0, #4
 8001aa0:	f00d fcb2 	bl	800f408 <inv_msg>


	/*-------Gyro-------*/
	mask = 0b111111;
 8001aa4:	233f      	movs	r3, #63	@ 0x3f
 8001aa6:	f887 3837 	strb.w	r3, [r7, #2103]	@ 0x837
	val = 1; //Enable FCHOICE
 8001aaa:	2301      	movs	r3, #1
 8001aac:	f887 3836 	strb.w	r3, [r7, #2102]	@ 0x836
	INV_MSG(INV_MSG_LEVEL_VERBOSE, "REG_GYRO_CONFIG_1");
 8001ab0:	493d      	ldr	r1, [pc, #244]	@ (8001ba8 <main+0x62c>)
 8001ab2:	2004      	movs	r0, #4
 8001ab4:	f00d fca8 	bl	800f408 <inv_msg>
	modify_register(&device_icm20948.icm20948_states, REG_GYRO_CONFIG_1, mask, val);
 8001ab8:	f897 3836 	ldrb.w	r3, [r7, #2102]	@ 0x836
 8001abc:	f897 2837 	ldrb.w	r2, [r7, #2103]	@ 0x837
 8001ac0:	f240 1101 	movw	r1, #257	@ 0x101
 8001ac4:	4829      	ldr	r0, [pc, #164]	@ (8001b6c <main+0x5f0>)
 8001ac6:	f001 f915 	bl	8002cf4 <modify_register>
	device_icm20948.icm20948_states.base_state.gyro_fullscale = 0;
 8001aca:	4b32      	ldr	r3, [pc, #200]	@ (8001b94 <main+0x618>)
 8001acc:	2200      	movs	r2, #0
 8001ace:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

	mask = 0b111111;
 8001ad2:	233f      	movs	r3, #63	@ 0x3f
 8001ad4:	f887 3837 	strb.w	r3, [r7, #2103]	@ 0x837
	val = 0;
 8001ad8:	2300      	movs	r3, #0
 8001ada:	f887 3836 	strb.w	r3, [r7, #2102]	@ 0x836
	INV_MSG(INV_MSG_LEVEL_VERBOSE, "REG_GYRO_CONFIG_2");
 8001ade:	4933      	ldr	r1, [pc, #204]	@ (8001bac <main+0x630>)
 8001ae0:	2004      	movs	r0, #4
 8001ae2:	f00d fc91 	bl	800f408 <inv_msg>
	modify_register(&device_icm20948.icm20948_states, REG_GYRO_CONFIG_2, mask, val);
 8001ae6:	f897 3836 	ldrb.w	r3, [r7, #2102]	@ 0x836
 8001aea:	f897 2837 	ldrb.w	r2, [r7, #2103]	@ 0x837
 8001aee:	f44f 7181 	mov.w	r1, #258	@ 0x102
 8001af2:	481e      	ldr	r0, [pc, #120]	@ (8001b6c <main+0x5f0>)
 8001af4:	f001 f8fe 	bl	8002cf4 <modify_register>

	mask = 0b11111111;
 8001af8:	23ff      	movs	r3, #255	@ 0xff
 8001afa:	f887 3837 	strb.w	r3, [r7, #2103]	@ 0x837
	val = 0;
 8001afe:	2300      	movs	r3, #0
 8001b00:	f887 3836 	strb.w	r3, [r7, #2102]	@ 0x836
	INV_MSG(INV_MSG_LEVEL_VERBOSE, "REG_GYRO_SMPLRT_DIV");
 8001b04:	492a      	ldr	r1, [pc, #168]	@ (8001bb0 <main+0x634>)
 8001b06:	2004      	movs	r0, #4
 8001b08:	f00d fc7e 	bl	800f408 <inv_msg>
	modify_register(&device_icm20948.icm20948_states, REG_GYRO_SMPLRT_DIV, mask, val);
 8001b0c:	f897 3836 	ldrb.w	r3, [r7, #2102]	@ 0x836
 8001b10:	f897 2837 	ldrb.w	r2, [r7, #2103]	@ 0x837
 8001b14:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001b18:	4814      	ldr	r0, [pc, #80]	@ (8001b6c <main+0x5f0>)
 8001b1a:	f001 f8eb 	bl	8002cf4 <modify_register>

	inv_icm20948_read_mems_reg(&device_icm20948.icm20948_states, REG_GYRO_XOUT_H_SH, 6, test_data);
 8001b1e:	f607 0318 	addw	r3, r7, #2072	@ 0x818
 8001b22:	2206      	movs	r2, #6
 8001b24:	2133      	movs	r1, #51	@ 0x33
 8001b26:	4811      	ldr	r0, [pc, #68]	@ (8001b6c <main+0x5f0>)
 8001b28:	f00d f9f2 	bl	800ef10 <inv_icm20948_read_mems_reg>
	INV_MSG(INV_MSG_LEVEL_VERBOSE, "Gyro Meas (XH,XL,YH,YL,ZH,ZL) : %d, %d, %d, %d, %d, %d", test_data[0],test_data[1],test_data[2],test_data[3],test_data[4],test_data[5]);
 8001b2c:	f897 3818 	ldrb.w	r3, [r7, #2072]	@ 0x818
 8001b30:	461c      	mov	r4, r3
 8001b32:	f897 3819 	ldrb.w	r3, [r7, #2073]	@ 0x819
 8001b36:	461d      	mov	r5, r3
 8001b38:	f897 381a 	ldrb.w	r3, [r7, #2074]	@ 0x81a
 8001b3c:	f897 281b 	ldrb.w	r2, [r7, #2075]	@ 0x81b
 8001b40:	f897 181c 	ldrb.w	r1, [r7, #2076]	@ 0x81c
 8001b44:	f897 081d 	ldrb.w	r0, [r7, #2077]	@ 0x81d
 8001b48:	9003      	str	r0, [sp, #12]
 8001b4a:	9102      	str	r1, [sp, #8]
 8001b4c:	9201      	str	r2, [sp, #4]
 8001b4e:	9300      	str	r3, [sp, #0]
 8001b50:	462b      	mov	r3, r5
 8001b52:	4622      	mov	r2, r4
 8001b54:	4917      	ldr	r1, [pc, #92]	@ (8001bb4 <main+0x638>)
 8001b56:	2004      	movs	r0, #4
 8001b58:	f00d fc56 	bl	800f408 <inv_msg>
 8001b5c:	e02c      	b.n	8001bb8 <main+0x63c>
 8001b5e:	bf00      	nop
 8001b60:	0801acf8 	.word	0x0801acf8
 8001b64:	0801987c 	.word	0x0801987c
 8001b68:	20000ec0 	.word	0x20000ec0
 8001b6c:	200009c0 	.word	0x200009c0
 8001b70:	08019890 	.word	0x08019890
 8001b74:	080198a8 	.word	0x080198a8
 8001b78:	080198c0 	.word	0x080198c0
 8001b7c:	080198d8 	.word	0x080198d8
 8001b80:	080198f0 	.word	0x080198f0
 8001b84:	08019908 	.word	0x08019908
 8001b88:	08019920 	.word	0x08019920
 8001b8c:	08019938 	.word	0x08019938
 8001b90:	08019950 	.word	0x08019950
 8001b94:	20000990 	.word	0x20000990
 8001b98:	08019964 	.word	0x08019964
 8001b9c:	08019978 	.word	0x08019978
 8001ba0:	08019990 	.word	0x08019990
 8001ba4:	080199a8 	.word	0x080199a8
 8001ba8:	080199e0 	.word	0x080199e0
 8001bac:	080199f4 	.word	0x080199f4
 8001bb0:	08019a08 	.word	0x08019a08
 8001bb4:	08019a1c 	.word	0x08019a1c

//	mask = 0b00100000;
//	val = 0b00000000;
//	INV_MSG(INV_MSG_LEVEL_VERBOSE, "REG_PWR_MGMT_1");
//	modify_register(&device_icm20948.icm20948_states, REG_PWR_MGMT_1, mask, val);
	inv_icm20948_read_mems_reg(&device_icm20948.icm20948_states, REG_PWR_MGMT_1, 1, test_data);
 8001bb8:	f607 0318 	addw	r3, r7, #2072	@ 0x818
 8001bbc:	2201      	movs	r2, #1
 8001bbe:	2106      	movs	r1, #6
 8001bc0:	48d3      	ldr	r0, [pc, #844]	@ (8001f10 <main+0x994>)
 8001bc2:	f00d f9a5 	bl	800ef10 <inv_icm20948_read_mems_reg>
	INV_MSG(INV_MSG_LEVEL_INFO, "REG_PWR_MGMT_1 : %d", test_data[0]);
 8001bc6:	f897 3818 	ldrb.w	r3, [r7, #2072]	@ 0x818
 8001bca:	461a      	mov	r2, r3
 8001bcc:	49d1      	ldr	r1, [pc, #836]	@ (8001f14 <main+0x998>)
 8001bce:	2003      	movs	r0, #3
 8001bd0:	f00d fc1a 	bl	800f408 <inv_msg>
	/*-------------------*/
	inv_icm20948_read_mems_reg(&device_icm20948.icm20948_states, REG_PWR_MGMT_2, 1, test_data);
 8001bd4:	f607 0318 	addw	r3, r7, #2072	@ 0x818
 8001bd8:	2201      	movs	r2, #1
 8001bda:	2107      	movs	r1, #7
 8001bdc:	48cc      	ldr	r0, [pc, #816]	@ (8001f10 <main+0x994>)
 8001bde:	f00d f997 	bl	800ef10 <inv_icm20948_read_mems_reg>
	INV_MSG(INV_MSG_LEVEL_INFO, "REG_PWR_MGMT_2 : %d", test_data[0]);
 8001be2:	f897 3818 	ldrb.w	r3, [r7, #2072]	@ 0x818
 8001be6:	461a      	mov	r2, r3
 8001be8:	49cb      	ldr	r1, [pc, #812]	@ (8001f18 <main+0x99c>)
 8001bea:	2003      	movs	r0, #3
 8001bec:	f00d fc0c 	bl	800f408 <inv_msg>
	/*-------------------*/
	// Disable DMP and FIFO
		mask = 0b11000000;
 8001bf0:	23c0      	movs	r3, #192	@ 0xc0
 8001bf2:	f887 3837 	strb.w	r3, [r7, #2103]	@ 0x837
		val = 0b00000000;
 8001bf6:	2300      	movs	r3, #0
 8001bf8:	f887 3836 	strb.w	r3, [r7, #2102]	@ 0x836
		modify_register(&device_icm20948.icm20948_states, REG_USER_CTRL, mask, val);
 8001bfc:	f897 3836 	ldrb.w	r3, [r7, #2102]	@ 0x836
 8001c00:	f897 2837 	ldrb.w	r2, [r7, #2103]	@ 0x837
 8001c04:	2103      	movs	r1, #3
 8001c06:	48c2      	ldr	r0, [pc, #776]	@ (8001f10 <main+0x994>)
 8001c08:	f001 f874 	bl	8002cf4 <modify_register>

	/*-------------------*/
	// Disable Duty Cycle Mode
//	inv_icm20948_read_mems_reg(&device_icm20948.icm20948_states, REG_LP_CONFIG, 1, test_data);
//	INV_MSG(INV_MSG_LEVEL_INFO, "REG_LP_CONFIG : %d", test_data[0]);
	mask = 0b01110000;
 8001c0c:	2370      	movs	r3, #112	@ 0x70
 8001c0e:	f887 3837 	strb.w	r3, [r7, #2103]	@ 0x837
	val = 0b01000000;
 8001c12:	2340      	movs	r3, #64	@ 0x40
 8001c14:	f887 3836 	strb.w	r3, [r7, #2102]	@ 0x836
	INV_MSG(INV_MSG_LEVEL_VERBOSE, "REG_LP_CONFIG");
 8001c18:	49c0      	ldr	r1, [pc, #768]	@ (8001f1c <main+0x9a0>)
 8001c1a:	2004      	movs	r0, #4
 8001c1c:	f00d fbf4 	bl	800f408 <inv_msg>
	modify_register(&device_icm20948.icm20948_states, REG_LP_CONFIG, mask, val);
 8001c20:	f897 3836 	ldrb.w	r3, [r7, #2102]	@ 0x836
 8001c24:	f897 2837 	ldrb.w	r2, [r7, #2103]	@ 0x837
 8001c28:	2105      	movs	r1, #5
 8001c2a:	48b9      	ldr	r0, [pc, #740]	@ (8001f10 <main+0x994>)
 8001c2c:	f001 f862 	bl	8002cf4 <modify_register>

	/*-------------------*/
	// Reading Raw Data Interrupt Reg
	inv_icm20948_read_mems_reg(&device_icm20948.icm20948_states, REG_INT_STATUS_1, 1, test_data);
 8001c30:	f607 0318 	addw	r3, r7, #2072	@ 0x818
 8001c34:	2201      	movs	r2, #1
 8001c36:	211a      	movs	r1, #26
 8001c38:	48b5      	ldr	r0, [pc, #724]	@ (8001f10 <main+0x994>)
 8001c3a:	f00d f969 	bl	800ef10 <inv_icm20948_read_mems_reg>
	INV_MSG(INV_MSG_LEVEL_INFO, "REG_INT_STATUS_1 : %d", test_data[0]);
 8001c3e:	f897 3818 	ldrb.w	r3, [r7, #2072]	@ 0x818
 8001c42:	461a      	mov	r2, r3
 8001c44:	49b6      	ldr	r1, [pc, #728]	@ (8001f20 <main+0x9a4>)
 8001c46:	2003      	movs	r0, #3
 8001c48:	f00d fbde 	bl	800f408 <inv_msg>


	inv_icm20948_read_mems_reg(&device_icm20948.icm20948_states, REG_PWR_MGMT_1, 1, test_data);
 8001c4c:	f607 0318 	addw	r3, r7, #2072	@ 0x818
 8001c50:	2201      	movs	r2, #1
 8001c52:	2106      	movs	r1, #6
 8001c54:	48ae      	ldr	r0, [pc, #696]	@ (8001f10 <main+0x994>)
 8001c56:	f00d f95b 	bl	800ef10 <inv_icm20948_read_mems_reg>
	INV_MSG(INV_MSG_LEVEL_INFO, "REG_PWR_MGMT_1 : %d", test_data[0]);
 8001c5a:	f897 3818 	ldrb.w	r3, [r7, #2072]	@ 0x818
 8001c5e:	461a      	mov	r2, r3
 8001c60:	49ac      	ldr	r1, [pc, #688]	@ (8001f14 <main+0x998>)
 8001c62:	2003      	movs	r0, #3
 8001c64:	f00d fbd0 	bl	800f408 <inv_msg>
	/*-------------------*/
	// Enable All Accel and Gyro Axis
	inv_icm20948_read_mems_reg(&device_icm20948.icm20948_states, REG_PWR_MGMT_2, 1, test_data);
 8001c68:	f607 0318 	addw	r3, r7, #2072	@ 0x818
 8001c6c:	2201      	movs	r2, #1
 8001c6e:	2107      	movs	r1, #7
 8001c70:	48a7      	ldr	r0, [pc, #668]	@ (8001f10 <main+0x994>)
 8001c72:	f00d f94d 	bl	800ef10 <inv_icm20948_read_mems_reg>
	INV_MSG(INV_MSG_LEVEL_INFO, "REG_PWR_MGMT_2 : %d", test_data[0]);
 8001c76:	f897 3818 	ldrb.w	r3, [r7, #2072]	@ 0x818
 8001c7a:	461a      	mov	r2, r3
 8001c7c:	49a6      	ldr	r1, [pc, #664]	@ (8001f18 <main+0x99c>)
 8001c7e:	2003      	movs	r0, #3
 8001c80:	f00d fbc2 	bl	800f408 <inv_msg>
	mask = 0b111111;
 8001c84:	233f      	movs	r3, #63	@ 0x3f
 8001c86:	f887 3837 	strb.w	r3, [r7, #2103]	@ 0x837
	val = 0b000000;
 8001c8a:	2300      	movs	r3, #0
 8001c8c:	f887 3836 	strb.w	r3, [r7, #2102]	@ 0x836
	INV_MSG(INV_MSG_LEVEL_VERBOSE, "REG_PWR_MGMT_2");
 8001c90:	49a4      	ldr	r1, [pc, #656]	@ (8001f24 <main+0x9a8>)
 8001c92:	2004      	movs	r0, #4
 8001c94:	f00d fbb8 	bl	800f408 <inv_msg>
	modify_register(&device_icm20948.icm20948_states, REG_PWR_MGMT_2, mask, val);
 8001c98:	f897 3836 	ldrb.w	r3, [r7, #2102]	@ 0x836
 8001c9c:	f897 2837 	ldrb.w	r2, [r7, #2103]	@ 0x837
 8001ca0:	2107      	movs	r1, #7
 8001ca2:	489b      	ldr	r0, [pc, #620]	@ (8001f10 <main+0x994>)
 8001ca4:	f001 f826 	bl	8002cf4 <modify_register>


	/*--------- FIFO Stuff -------*/
	inv_icm20948_read_mems_reg(&device_icm20948.icm20948_states, REG_INT_ENABLE_2, 1, test_data);
 8001ca8:	f607 0318 	addw	r3, r7, #2072	@ 0x818
 8001cac:	2201      	movs	r2, #1
 8001cae:	2112      	movs	r1, #18
 8001cb0:	4897      	ldr	r0, [pc, #604]	@ (8001f10 <main+0x994>)
 8001cb2:	f00d f92d 	bl	800ef10 <inv_icm20948_read_mems_reg>
	INV_MSG(INV_MSG_LEVEL_INFO, "REG_INT_ENABLE_2 : %d", test_data[0]);
 8001cb6:	f897 3818 	ldrb.w	r3, [r7, #2072]	@ 0x818
 8001cba:	461a      	mov	r2, r3
 8001cbc:	499a      	ldr	r1, [pc, #616]	@ (8001f28 <main+0x9ac>)
 8001cbe:	2003      	movs	r0, #3
 8001cc0:	f00d fba2 	bl	800f408 <inv_msg>
	modify_register(&device_icm20948.icm20948_states, REG_INT_ENABLE_2, 0b00011111, 1);
 8001cc4:	2301      	movs	r3, #1
 8001cc6:	221f      	movs	r2, #31
 8001cc8:	2112      	movs	r1, #18
 8001cca:	4891      	ldr	r0, [pc, #580]	@ (8001f10 <main+0x994>)
 8001ccc:	f001 f812 	bl	8002cf4 <modify_register>

	inv_icm20948_read_mems_reg(&device_icm20948.icm20948_states, REG_INT_ENABLE_3, 1, test_data);
 8001cd0:	f607 0318 	addw	r3, r7, #2072	@ 0x818
 8001cd4:	2201      	movs	r2, #1
 8001cd6:	2113      	movs	r1, #19
 8001cd8:	488d      	ldr	r0, [pc, #564]	@ (8001f10 <main+0x994>)
 8001cda:	f00d f919 	bl	800ef10 <inv_icm20948_read_mems_reg>
	INV_MSG(INV_MSG_LEVEL_INFO, "REG_INT_ENABLE_3 : %d", test_data[0]);
 8001cde:	f897 3818 	ldrb.w	r3, [r7, #2072]	@ 0x818
 8001ce2:	461a      	mov	r2, r3
 8001ce4:	4991      	ldr	r1, [pc, #580]	@ (8001f2c <main+0x9b0>)
 8001ce6:	2003      	movs	r0, #3
 8001ce8:	f00d fb8e 	bl	800f408 <inv_msg>
	modify_register(&device_icm20948.icm20948_states, REG_INT_ENABLE_3, 0b00011111, 0);
 8001cec:	2300      	movs	r3, #0
 8001cee:	221f      	movs	r2, #31
 8001cf0:	2113      	movs	r1, #19
 8001cf2:	4887      	ldr	r0, [pc, #540]	@ (8001f10 <main+0x994>)
 8001cf4:	f000 fffe 	bl	8002cf4 <modify_register>

	// FIFO EN for Mag
	inv_icm20948_read_mems_reg(&device_icm20948.icm20948_states, REG_FIFO_EN, 1, test_data);
 8001cf8:	f607 0318 	addw	r3, r7, #2072	@ 0x818
 8001cfc:	2201      	movs	r2, #1
 8001cfe:	2166      	movs	r1, #102	@ 0x66
 8001d00:	4883      	ldr	r0, [pc, #524]	@ (8001f10 <main+0x994>)
 8001d02:	f00d f905 	bl	800ef10 <inv_icm20948_read_mems_reg>
	INV_MSG(INV_MSG_LEVEL_INFO, "REG_FIFO_EN : %d", test_data[0]);
 8001d06:	f897 3818 	ldrb.w	r3, [r7, #2072]	@ 0x818
 8001d0a:	461a      	mov	r2, r3
 8001d0c:	4988      	ldr	r1, [pc, #544]	@ (8001f30 <main+0x9b4>)
 8001d0e:	2003      	movs	r0, #3
 8001d10:	f00d fb7a 	bl	800f408 <inv_msg>
	modify_register(&device_icm20948.icm20948_states, REG_FIFO_EN, 0b00001111, 0b0001);
 8001d14:	2301      	movs	r3, #1
 8001d16:	220f      	movs	r2, #15
 8001d18:	2166      	movs	r1, #102	@ 0x66
 8001d1a:	487d      	ldr	r0, [pc, #500]	@ (8001f10 <main+0x994>)
 8001d1c:	f000 ffea 	bl	8002cf4 <modify_register>

	// FIFO EN for Accel and Gyro and Temp
	inv_icm20948_read_mems_reg(&device_icm20948.icm20948_states, REG_FIFO_EN_2, 1, test_data);
 8001d20:	f607 0318 	addw	r3, r7, #2072	@ 0x818
 8001d24:	2201      	movs	r2, #1
 8001d26:	2167      	movs	r1, #103	@ 0x67
 8001d28:	4879      	ldr	r0, [pc, #484]	@ (8001f10 <main+0x994>)
 8001d2a:	f00d f8f1 	bl	800ef10 <inv_icm20948_read_mems_reg>
	INV_MSG(INV_MSG_LEVEL_INFO, "REG_FIFO_EN_2 : %d", test_data[0]);
 8001d2e:	f897 3818 	ldrb.w	r3, [r7, #2072]	@ 0x818
 8001d32:	461a      	mov	r2, r3
 8001d34:	497f      	ldr	r1, [pc, #508]	@ (8001f34 <main+0x9b8>)
 8001d36:	2003      	movs	r0, #3
 8001d38:	f00d fb66 	bl	800f408 <inv_msg>
	modify_register(&device_icm20948.icm20948_states, REG_FIFO_EN_2, 0b00011111, 0b11111);
 8001d3c:	231f      	movs	r3, #31
 8001d3e:	221f      	movs	r2, #31
 8001d40:	2167      	movs	r1, #103	@ 0x67
 8001d42:	4873      	ldr	r0, [pc, #460]	@ (8001f10 <main+0x994>)
 8001d44:	f000 ffd6 	bl	8002cf4 <modify_register>

	inv_icm20948_read_mems_reg(&device_icm20948.icm20948_states, REG_FIFO_RST, 1, test_data);
 8001d48:	f607 0318 	addw	r3, r7, #2072	@ 0x818
 8001d4c:	2201      	movs	r2, #1
 8001d4e:	2168      	movs	r1, #104	@ 0x68
 8001d50:	486f      	ldr	r0, [pc, #444]	@ (8001f10 <main+0x994>)
 8001d52:	f00d f8dd 	bl	800ef10 <inv_icm20948_read_mems_reg>
	INV_MSG(INV_MSG_LEVEL_INFO, "REG_FIFO_RST : %d", test_data[0]);
 8001d56:	f897 3818 	ldrb.w	r3, [r7, #2072]	@ 0x818
 8001d5a:	461a      	mov	r2, r3
 8001d5c:	4976      	ldr	r1, [pc, #472]	@ (8001f38 <main+0x9bc>)
 8001d5e:	2003      	movs	r0, #3
 8001d60:	f00d fb52 	bl	800f408 <inv_msg>
	modify_register(&device_icm20948.icm20948_states, REG_FIFO_RST, 0b00011111, 0b11111);
 8001d64:	231f      	movs	r3, #31
 8001d66:	221f      	movs	r2, #31
 8001d68:	2168      	movs	r1, #104	@ 0x68
 8001d6a:	4869      	ldr	r0, [pc, #420]	@ (8001f10 <main+0x994>)
 8001d6c:	f000 ffc2 	bl	8002cf4 <modify_register>

	modify_register(&device_icm20948.icm20948_states, REG_FIFO_RST, 0b00011111, 0b11110);
 8001d70:	231e      	movs	r3, #30
 8001d72:	221f      	movs	r2, #31
 8001d74:	2168      	movs	r1, #104	@ 0x68
 8001d76:	4866      	ldr	r0, [pc, #408]	@ (8001f10 <main+0x994>)
 8001d78:	f000 ffbc 	bl	8002cf4 <modify_register>

	inv_icm20948_read_mems_reg(&device_icm20948.icm20948_states, REG_FIFO_MODE, 1, test_data);
 8001d7c:	f607 0318 	addw	r3, r7, #2072	@ 0x818
 8001d80:	2201      	movs	r2, #1
 8001d82:	2169      	movs	r1, #105	@ 0x69
 8001d84:	4862      	ldr	r0, [pc, #392]	@ (8001f10 <main+0x994>)
 8001d86:	f00d f8c3 	bl	800ef10 <inv_icm20948_read_mems_reg>
	INV_MSG(INV_MSG_LEVEL_INFO, "REG_FIFO_MODE : %d", test_data[0]);
 8001d8a:	f897 3818 	ldrb.w	r3, [r7, #2072]	@ 0x818
 8001d8e:	461a      	mov	r2, r3
 8001d90:	496a      	ldr	r1, [pc, #424]	@ (8001f3c <main+0x9c0>)
 8001d92:	2003      	movs	r0, #3
 8001d94:	f00d fb38 	bl	800f408 <inv_msg>
	inv_icm20948_read_mems_reg(&device_icm20948.icm20948_states, REG_FIFO_CFG, 1, test_data);
 8001d98:	f607 0318 	addw	r3, r7, #2072	@ 0x818
 8001d9c:	2201      	movs	r2, #1
 8001d9e:	2176      	movs	r1, #118	@ 0x76
 8001da0:	485b      	ldr	r0, [pc, #364]	@ (8001f10 <main+0x994>)
 8001da2:	f00d f8b5 	bl	800ef10 <inv_icm20948_read_mems_reg>
	INV_MSG(INV_MSG_LEVEL_INFO, "REG_FIFO_CFG : %d", test_data[0]);
 8001da6:	f897 3818 	ldrb.w	r3, [r7, #2072]	@ 0x818
 8001daa:	461a      	mov	r2, r3
 8001dac:	4964      	ldr	r1, [pc, #400]	@ (8001f40 <main+0x9c4>)
 8001dae:	2003      	movs	r0, #3
 8001db0:	f00d fb2a 	bl	800f408 <inv_msg>


	inv_icm20948_read_mems_reg(&device_icm20948.icm20948_states, REG_ACCEL_CONFIG, 1, test_data);
 8001db4:	f607 0318 	addw	r3, r7, #2072	@ 0x818
 8001db8:	2201      	movs	r2, #1
 8001dba:	f44f 718a 	mov.w	r1, #276	@ 0x114
 8001dbe:	4854      	ldr	r0, [pc, #336]	@ (8001f10 <main+0x994>)
 8001dc0:	f00d f8a6 	bl	800ef10 <inv_icm20948_read_mems_reg>
	INV_MSG(INV_MSG_LEVEL_INFO, "REG_ACCEL_CONFIG : %d", test_data[0]);
 8001dc4:	f897 3818 	ldrb.w	r3, [r7, #2072]	@ 0x818
 8001dc8:	461a      	mov	r2, r3
 8001dca:	495e      	ldr	r1, [pc, #376]	@ (8001f44 <main+0x9c8>)
 8001dcc:	2003      	movs	r0, #3
 8001dce:	f00d fb1b 	bl	800f408 <inv_msg>

	float accel_scale = (1 << inv_icm20948_get_accel_fullscale(&device_icm20948.icm20948_states)) * 2.f / (1L<<15); // Convert from raw units to g's
 8001dd2:	484f      	ldr	r0, [pc, #316]	@ (8001f10 <main+0x994>)
 8001dd4:	f006 fb9c 	bl	8008510 <inv_icm20948_get_accel_fullscale>
 8001dd8:	4603      	mov	r3, r0
 8001dda:	461a      	mov	r2, r3
 8001ddc:	2301      	movs	r3, #1
 8001dde:	4093      	lsls	r3, r2
 8001de0:	ee07 3a90 	vmov	s15, r3
 8001de4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001de8:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8001dec:	eddf 6a56 	vldr	s13, [pc, #344]	@ 8001f48 <main+0x9cc>
 8001df0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001df4:	f507 6303 	add.w	r3, r7, #2096	@ 0x830
 8001df8:	edc3 7a00 	vstr	s15, [r3]
	float gyro_scale = (1 << inv_icm20948_get_gyro_fullscale(&device_icm20948.icm20948_states)) * 250.f / (1L<<15); // Convert from raw units to dps's
 8001dfc:	4844      	ldr	r0, [pc, #272]	@ (8001f10 <main+0x994>)
 8001dfe:	f006 fa82 	bl	8008306 <inv_icm20948_get_gyro_fullscale>
 8001e02:	4603      	mov	r3, r0
 8001e04:	461a      	mov	r2, r3
 8001e06:	2301      	movs	r3, #1
 8001e08:	4093      	lsls	r3, r2
 8001e0a:	ee07 3a90 	vmov	s15, r3
 8001e0e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001e12:	ed9f 7a4e 	vldr	s14, [pc, #312]	@ 8001f4c <main+0x9d0>
 8001e16:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001e1a:	eddf 6a4b 	vldr	s13, [pc, #300]	@ 8001f48 <main+0x9cc>
 8001e1e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001e22:	f607 032c 	addw	r3, r7, #2092	@ 0x82c
 8001e26:	edc3 7a00 	vstr	s15, [r3]
	float mag_scale = 4912.f / (1L<<15); // Convert from raw units to uT
 8001e2a:	4b49      	ldr	r3, [pc, #292]	@ (8001f50 <main+0x9d4>)
 8001e2c:	f607 0228 	addw	r2, r7, #2088	@ 0x828
 8001e30:	6013      	str	r3, [r2, #0]
	float accel_float[3];
	float gyro_float[3];
	float mag_float[3];
	int32_t  long_data[16] = {0};
 8001e32:	f207 73b4 	addw	r3, r7, #1972	@ 0x7b4
 8001e36:	2240      	movs	r2, #64	@ 0x40
 8001e38:	2100      	movs	r1, #0
 8001e3a:	4618      	mov	r0, r3
 8001e3c:	f013 fb24 	bl	8015488 <memset>
	int32_t  long_data2[16] = {0};
 8001e40:	f207 7374 	addw	r3, r7, #1908	@ 0x774
 8001e44:	2240      	movs	r2, #64	@ 0x40
 8001e46:	2100      	movs	r1, #0
 8001e48:	4618      	mov	r0, r3
 8001e4a:	f013 fb1d 	bl	8015488 <memset>
	uint64_t timestamps[ARRAY_SIZE];
	uint16_t fifo_data_count[ARRAY_SIZE];
	float datalog[ARRAY_SIZE][DATA_FIELDS]; // Array to store timestamps
	int32_t datalog_long[ARRAY_SIZE][DATA_FIELDS]; // Array to store timestamps

	uint16_t idx = 0;  // Index for the current timestamp in the array
 8001e4e:	2300      	movs	r3, #0
 8001e50:	f8a7 3846 	strh.w	r3, [r7, #2118]	@ 0x846
	unsigned char fifo_data[1024];

	//	// Enable FIFO
	modify_register(&device_icm20948.icm20948_states, REG_USER_CTRL, 0b11000000, 0b01000000);
 8001e54:	2340      	movs	r3, #64	@ 0x40
 8001e56:	22c0      	movs	r2, #192	@ 0xc0
 8001e58:	2103      	movs	r1, #3
 8001e5a:	482d      	ldr	r0, [pc, #180]	@ (8001f10 <main+0x994>)
 8001e5c:	f000 ff4a 	bl	8002cf4 <modify_register>
//			__disable_irq();
//			irq_from_device &= ~TO_MASK(ACCEL_INT_Pin);
//			__enable_irq();
//		}
//	}
	  if (irq_from_device & TO_MASK(ACCEL_INT_Pin)) {
 8001e60:	4b3c      	ldr	r3, [pc, #240]	@ (8001f54 <main+0x9d8>)
 8001e62:	881b      	ldrh	r3, [r3, #0]
 8001e64:	b29b      	uxth	r3, r3
 8001e66:	b21b      	sxth	r3, r3
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	daf9      	bge.n	8001e60 <main+0x8e4>
//		  if(test_data[0])
//		  {

		  // Not enough time to read FIFO count at 9kHz

		     inv_icm20948_read_mems_reg(&device_icm20948.icm20948_states, REG_FIFO_COUNT_H, 2, fifo_data);
 8001e6c:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8001e70:	2202      	movs	r2, #2
 8001e72:	2170      	movs	r1, #112	@ 0x70
 8001e74:	4826      	ldr	r0, [pc, #152]	@ (8001f10 <main+0x994>)
 8001e76:	f00d f84b 	bl	800ef10 <inv_icm20948_read_mems_reg>
		     uint16_t fifo_len = (int16_t)((fifo_data[0] << 8) | fifo_data[1]);
 8001e7a:	f607 0358 	addw	r3, r7, #2136	@ 0x858
 8001e7e:	f6a3 031c 	subw	r3, r3, #2076	@ 0x81c
 8001e82:	781b      	ldrb	r3, [r3, #0]
 8001e84:	021b      	lsls	r3, r3, #8
 8001e86:	b21a      	sxth	r2, r3
 8001e88:	f607 0358 	addw	r3, r7, #2136	@ 0x858
 8001e8c:	f6a3 031c 	subw	r3, r3, #2076	@ 0x81c
 8001e90:	785b      	ldrb	r3, [r3, #1]
 8001e92:	b21b      	sxth	r3, r3
 8001e94:	4313      	orrs	r3, r2
 8001e96:	b21b      	sxth	r3, r3
 8001e98:	f8a7 3826 	strh.w	r3, [r7, #2086]	@ 0x826
		     fifo_data_count[idx] = fifo_len;
 8001e9c:	f8b7 2846 	ldrh.w	r2, [r7, #2118]	@ 0x846
 8001ea0:	f607 0358 	addw	r3, r7, #2136	@ 0x858
 8001ea4:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8001ea8:	f8b7 1826 	ldrh.w	r1, [r7, #2086]	@ 0x826
 8001eac:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
		     uint16_t bytes_read = 0;
 8001eb0:	2300      	movs	r3, #0
 8001eb2:	f8a7 3844 	strh.w	r3, [r7, #2116]	@ 0x844

		     if (fifo_len != 0)
 8001eb6:	f8b7 3826 	ldrh.w	r3, [r7, #2086]	@ 0x826
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d023      	beq.n	8001f06 <main+0x98a>
		     {
		    	 while (bytes_read<fifo_len)
 8001ebe:	e01c      	b.n	8001efa <main+0x97e>
				 {
					 unsigned short thisLen = min(INV_MAX_SERIAL_READ, fifo_len-bytes_read);
 8001ec0:	f8b7 2826 	ldrh.w	r2, [r7, #2086]	@ 0x826
 8001ec4:	f8b7 3844 	ldrh.w	r3, [r7, #2116]	@ 0x844
 8001ec8:	1ad3      	subs	r3, r2, r3
 8001eca:	2b10      	cmp	r3, #16
 8001ecc:	bfa8      	it	ge
 8001ece:	2310      	movge	r3, #16
 8001ed0:	f8a7 3824 	strh.w	r3, [r7, #2084]	@ 0x824

					 inv_icm20948_read_mems_reg(&device_icm20948.icm20948_states, REG_FIFO_R_W, thisLen, &fifo_data[bytes_read]);
 8001ed4:	f8b7 1824 	ldrh.w	r1, [r7, #2084]	@ 0x824
 8001ed8:	f8b7 3844 	ldrh.w	r3, [r7, #2116]	@ 0x844
 8001edc:	f107 023c 	add.w	r2, r7, #60	@ 0x3c
 8001ee0:	4413      	add	r3, r2
 8001ee2:	460a      	mov	r2, r1
 8001ee4:	2172      	movs	r1, #114	@ 0x72
 8001ee6:	480a      	ldr	r0, [pc, #40]	@ (8001f10 <main+0x994>)
 8001ee8:	f00d f812 	bl	800ef10 <inv_icm20948_read_mems_reg>
					 bytes_read += thisLen;
 8001eec:	f8b7 2844 	ldrh.w	r2, [r7, #2116]	@ 0x844
 8001ef0:	f8b7 3824 	ldrh.w	r3, [r7, #2084]	@ 0x824
 8001ef4:	4413      	add	r3, r2
 8001ef6:	f8a7 3844 	strh.w	r3, [r7, #2116]	@ 0x844
		    	 while (bytes_read<fifo_len)
 8001efa:	f8b7 2844 	ldrh.w	r2, [r7, #2116]	@ 0x844
 8001efe:	f8b7 3826 	ldrh.w	r3, [r7, #2086]	@ 0x826
 8001f02:	429a      	cmp	r2, r3
 8001f04:	d3dc      	bcc.n	8001ec0 <main+0x944>
				 }
		     }

		     for (int i = 0; i < 16; i++) {
 8001f06:	2300      	movs	r3, #0
 8001f08:	f8c7 3840 	str.w	r3, [r7, #2112]	@ 0x840
 8001f0c:	e04a      	b.n	8001fa4 <main+0xa28>
 8001f0e:	bf00      	nop
 8001f10:	200009c0 	.word	0x200009c0
 8001f14:	08019a54 	.word	0x08019a54
 8001f18:	08019a68 	.word	0x08019a68
 8001f1c:	08019a7c 	.word	0x08019a7c
 8001f20:	08019a8c 	.word	0x08019a8c
 8001f24:	08019aa4 	.word	0x08019aa4
 8001f28:	08019ab4 	.word	0x08019ab4
 8001f2c:	08019acc 	.word	0x08019acc
 8001f30:	08019ae4 	.word	0x08019ae4
 8001f34:	08019af8 	.word	0x08019af8
 8001f38:	08019b0c 	.word	0x08019b0c
 8001f3c:	08019b20 	.word	0x08019b20
 8001f40:	08019b34 	.word	0x08019b34
 8001f44:	08019b48 	.word	0x08019b48
 8001f48:	47000000 	.word	0x47000000
 8001f4c:	437a0000 	.word	0x437a0000
 8001f50:	3e198000 	.word	0x3e198000
 8001f54:	20000988 	.word	0x20000988
		         long_data[i] = (int16_t)((fifo_data[2*i] << 8) | fifo_data[2*i + 1]);
 8001f58:	f8d7 3840 	ldr.w	r3, [r7, #2112]	@ 0x840
 8001f5c:	005b      	lsls	r3, r3, #1
 8001f5e:	f607 0258 	addw	r2, r7, #2136	@ 0x858
 8001f62:	f6a2 021c 	subw	r2, r2, #2076	@ 0x81c
 8001f66:	5cd3      	ldrb	r3, [r2, r3]
 8001f68:	021b      	lsls	r3, r3, #8
 8001f6a:	b21a      	sxth	r2, r3
 8001f6c:	f8d7 3840 	ldr.w	r3, [r7, #2112]	@ 0x840
 8001f70:	005b      	lsls	r3, r3, #1
 8001f72:	3301      	adds	r3, #1
 8001f74:	f607 0158 	addw	r1, r7, #2136	@ 0x858
 8001f78:	f6a1 011c 	subw	r1, r1, #2076	@ 0x81c
 8001f7c:	5ccb      	ldrb	r3, [r1, r3]
 8001f7e:	b21b      	sxth	r3, r3
 8001f80:	4313      	orrs	r3, r2
 8001f82:	b21b      	sxth	r3, r3
 8001f84:	461a      	mov	r2, r3
 8001f86:	f8d7 3840 	ldr.w	r3, [r7, #2112]	@ 0x840
 8001f8a:	009b      	lsls	r3, r3, #2
 8001f8c:	f503 6302 	add.w	r3, r3, #2080	@ 0x820
 8001f90:	f107 0138 	add.w	r1, r7, #56	@ 0x38
 8001f94:	440b      	add	r3, r1
 8001f96:	f843 2ca4 	str.w	r2, [r3, #-164]
		     for (int i = 0; i < 16; i++) {
 8001f9a:	f8d7 3840 	ldr.w	r3, [r7, #2112]	@ 0x840
 8001f9e:	3301      	adds	r3, #1
 8001fa0:	f8c7 3840 	str.w	r3, [r7, #2112]	@ 0x840
 8001fa4:	f8d7 3840 	ldr.w	r3, [r7, #2112]	@ 0x840
 8001fa8:	2b0f      	cmp	r3, #15
 8001faa:	ddd5      	ble.n	8001f58 <main+0x9dc>
		     }


		 accel_float[0] = long_data[0]*accel_scale;
 8001fac:	f8d7 37b4 	ldr.w	r3, [r7, #1972]	@ 0x7b4
 8001fb0:	ee07 3a90 	vmov	s15, r3
 8001fb4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001fb8:	f507 6303 	add.w	r3, r7, #2096	@ 0x830
 8001fbc:	edd3 7a00 	vldr	s15, [r3]
 8001fc0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001fc4:	f607 030c 	addw	r3, r7, #2060	@ 0x80c
 8001fc8:	edc3 7a00 	vstr	s15, [r3]
		 accel_float[1] = long_data[1]*accel_scale;
 8001fcc:	f8d7 37b8 	ldr.w	r3, [r7, #1976]	@ 0x7b8
 8001fd0:	ee07 3a90 	vmov	s15, r3
 8001fd4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001fd8:	f507 6303 	add.w	r3, r7, #2096	@ 0x830
 8001fdc:	edd3 7a00 	vldr	s15, [r3]
 8001fe0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001fe4:	f507 6301 	add.w	r3, r7, #2064	@ 0x810
 8001fe8:	edc3 7a00 	vstr	s15, [r3]
		 accel_float[2] = long_data[2]*accel_scale;
 8001fec:	f8d7 37bc 	ldr.w	r3, [r7, #1980]	@ 0x7bc
 8001ff0:	ee07 3a90 	vmov	s15, r3
 8001ff4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001ff8:	f507 6303 	add.w	r3, r7, #2096	@ 0x830
 8001ffc:	edd3 7a00 	vldr	s15, [r3]
 8002000:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002004:	f607 0314 	addw	r3, r7, #2068	@ 0x814
 8002008:	edc3 7a00 	vstr	s15, [r3]
		 gyro_float[0] = long_data[3]*gyro_scale;
 800200c:	f8d7 37c0 	ldr.w	r3, [r7, #1984]	@ 0x7c0
 8002010:	ee07 3a90 	vmov	s15, r3
 8002014:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002018:	f607 032c 	addw	r3, r7, #2092	@ 0x82c
 800201c:	edd3 7a00 	vldr	s15, [r3]
 8002020:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002024:	f507 6300 	add.w	r3, r7, #2048	@ 0x800
 8002028:	edc3 7a00 	vstr	s15, [r3]
		 gyro_float[1] = long_data[4]*gyro_scale;
 800202c:	f8d7 37c4 	ldr.w	r3, [r7, #1988]	@ 0x7c4
 8002030:	ee07 3a90 	vmov	s15, r3
 8002034:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002038:	f607 032c 	addw	r3, r7, #2092	@ 0x82c
 800203c:	edd3 7a00 	vldr	s15, [r3]
 8002040:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002044:	f607 0304 	addw	r3, r7, #2052	@ 0x804
 8002048:	edc3 7a00 	vstr	s15, [r3]
		 gyro_float[2] = long_data[5]*gyro_scale;
 800204c:	f8d7 37c8 	ldr.w	r3, [r7, #1992]	@ 0x7c8
 8002050:	ee07 3a90 	vmov	s15, r3
 8002054:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002058:	f607 032c 	addw	r3, r7, #2092	@ 0x82c
 800205c:	edd3 7a00 	vldr	s15, [r3]
 8002060:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002064:	f607 0308 	addw	r3, r7, #2056	@ 0x808
 8002068:	edc3 7a00 	vstr	s15, [r3]
//		 temperature = long_data[6]
		 // Idk = long_data[7]
		 mag_float[0] = long_data[8]*mag_scale;
 800206c:	f8d7 37d4 	ldr.w	r3, [r7, #2004]	@ 0x7d4
 8002070:	ee07 3a90 	vmov	s15, r3
 8002074:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002078:	f607 0328 	addw	r3, r7, #2088	@ 0x828
 800207c:	edd3 7a00 	vldr	s15, [r3]
 8002080:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002084:	f207 73f4 	addw	r3, r7, #2036	@ 0x7f4
 8002088:	edc3 7a00 	vstr	s15, [r3]
		 mag_float[1] = long_data[9]*mag_scale;
 800208c:	f8d7 37d8 	ldr.w	r3, [r7, #2008]	@ 0x7d8
 8002090:	ee07 3a90 	vmov	s15, r3
 8002094:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002098:	f607 0328 	addw	r3, r7, #2088	@ 0x828
 800209c:	edd3 7a00 	vldr	s15, [r3]
 80020a0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80020a4:	f507 63ff 	add.w	r3, r7, #2040	@ 0x7f8
 80020a8:	edc3 7a00 	vstr	s15, [r3]
		 mag_float[2] = long_data[10]*mag_scale;
 80020ac:	f8d7 37dc 	ldr.w	r3, [r7, #2012]	@ 0x7dc
 80020b0:	ee07 3a90 	vmov	s15, r3
 80020b4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80020b8:	f607 0328 	addw	r3, r7, #2088	@ 0x828
 80020bc:	edd3 7a00 	vldr	s15, [r3]
 80020c0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80020c4:	f207 73fc 	addw	r3, r7, #2044	@ 0x7fc
 80020c8:	edc3 7a00 	vstr	s15, [r3]

		  timestamps[idx] = last_irq_time;
 80020cc:	4b99      	ldr	r3, [pc, #612]	@ (8002334 <main+0xdb8>)
 80020ce:	681a      	ldr	r2, [r3, #0]
 80020d0:	f8b7 3846 	ldrh.w	r3, [r7, #2118]	@ 0x846
 80020d4:	2100      	movs	r1, #0
 80020d6:	633a      	str	r2, [r7, #48]	@ 0x30
 80020d8:	6379      	str	r1, [r7, #52]	@ 0x34
 80020da:	f607 0258 	addw	r2, r7, #2136	@ 0x858
 80020de:	f5a2 729c 	sub.w	r2, r2, #312	@ 0x138
 80020e2:	00db      	lsls	r3, r3, #3
 80020e4:	4413      	add	r3, r2
 80020e6:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 80020ea:	e9c3 1200 	strd	r1, r2, [r3]
		  datalog[idx][0] = accel_float[0];
 80020ee:	f8b7 2846 	ldrh.w	r2, [r7, #2118]	@ 0x846
 80020f2:	f607 030c 	addw	r3, r7, #2060	@ 0x80c
 80020f6:	6819      	ldr	r1, [r3, #0]
 80020f8:	f607 0358 	addw	r3, r7, #2136	@ 0x858
 80020fc:	f5a3 702d 	sub.w	r0, r3, #692	@ 0x2b4
 8002100:	4613      	mov	r3, r2
 8002102:	00db      	lsls	r3, r3, #3
 8002104:	4413      	add	r3, r2
 8002106:	009b      	lsls	r3, r3, #2
 8002108:	4403      	add	r3, r0
 800210a:	6019      	str	r1, [r3, #0]
		  datalog[idx][1] = accel_float[1];
 800210c:	f8b7 2846 	ldrh.w	r2, [r7, #2118]	@ 0x846
 8002110:	f507 6301 	add.w	r3, r7, #2064	@ 0x810
 8002114:	6819      	ldr	r1, [r3, #0]
 8002116:	f607 0358 	addw	r3, r7, #2136	@ 0x858
 800211a:	f5a3 702d 	sub.w	r0, r3, #692	@ 0x2b4
 800211e:	4613      	mov	r3, r2
 8002120:	00db      	lsls	r3, r3, #3
 8002122:	4413      	add	r3, r2
 8002124:	009b      	lsls	r3, r3, #2
 8002126:	4403      	add	r3, r0
 8002128:	3304      	adds	r3, #4
 800212a:	6019      	str	r1, [r3, #0]
		  datalog[idx][2] = accel_float[2];
 800212c:	f8b7 2846 	ldrh.w	r2, [r7, #2118]	@ 0x846
 8002130:	f607 0314 	addw	r3, r7, #2068	@ 0x814
 8002134:	6819      	ldr	r1, [r3, #0]
 8002136:	f607 0358 	addw	r3, r7, #2136	@ 0x858
 800213a:	f5a3 702d 	sub.w	r0, r3, #692	@ 0x2b4
 800213e:	4613      	mov	r3, r2
 8002140:	00db      	lsls	r3, r3, #3
 8002142:	4413      	add	r3, r2
 8002144:	009b      	lsls	r3, r3, #2
 8002146:	4403      	add	r3, r0
 8002148:	3308      	adds	r3, #8
 800214a:	6019      	str	r1, [r3, #0]
		  datalog[idx][3] = gyro_float[0];
 800214c:	f8b7 2846 	ldrh.w	r2, [r7, #2118]	@ 0x846
 8002150:	f507 6300 	add.w	r3, r7, #2048	@ 0x800
 8002154:	6819      	ldr	r1, [r3, #0]
 8002156:	f607 0358 	addw	r3, r7, #2136	@ 0x858
 800215a:	f5a3 702d 	sub.w	r0, r3, #692	@ 0x2b4
 800215e:	4613      	mov	r3, r2
 8002160:	00db      	lsls	r3, r3, #3
 8002162:	4413      	add	r3, r2
 8002164:	009b      	lsls	r3, r3, #2
 8002166:	4403      	add	r3, r0
 8002168:	330c      	adds	r3, #12
 800216a:	6019      	str	r1, [r3, #0]
		  datalog[idx][4] = gyro_float[1];
 800216c:	f8b7 2846 	ldrh.w	r2, [r7, #2118]	@ 0x846
 8002170:	f607 0304 	addw	r3, r7, #2052	@ 0x804
 8002174:	6819      	ldr	r1, [r3, #0]
 8002176:	f607 0358 	addw	r3, r7, #2136	@ 0x858
 800217a:	f5a3 702d 	sub.w	r0, r3, #692	@ 0x2b4
 800217e:	4613      	mov	r3, r2
 8002180:	00db      	lsls	r3, r3, #3
 8002182:	4413      	add	r3, r2
 8002184:	009b      	lsls	r3, r3, #2
 8002186:	4403      	add	r3, r0
 8002188:	3310      	adds	r3, #16
 800218a:	6019      	str	r1, [r3, #0]
		  datalog[idx][5] = gyro_float[2];
 800218c:	f8b7 2846 	ldrh.w	r2, [r7, #2118]	@ 0x846
 8002190:	f607 0308 	addw	r3, r7, #2056	@ 0x808
 8002194:	6819      	ldr	r1, [r3, #0]
 8002196:	f607 0358 	addw	r3, r7, #2136	@ 0x858
 800219a:	f5a3 702d 	sub.w	r0, r3, #692	@ 0x2b4
 800219e:	4613      	mov	r3, r2
 80021a0:	00db      	lsls	r3, r3, #3
 80021a2:	4413      	add	r3, r2
 80021a4:	009b      	lsls	r3, r3, #2
 80021a6:	4403      	add	r3, r0
 80021a8:	3314      	adds	r3, #20
 80021aa:	6019      	str	r1, [r3, #0]
		  datalog[idx][6] = mag_float[0];
 80021ac:	f8b7 2846 	ldrh.w	r2, [r7, #2118]	@ 0x846
 80021b0:	f207 73f4 	addw	r3, r7, #2036	@ 0x7f4
 80021b4:	6819      	ldr	r1, [r3, #0]
 80021b6:	f607 0358 	addw	r3, r7, #2136	@ 0x858
 80021ba:	f5a3 702d 	sub.w	r0, r3, #692	@ 0x2b4
 80021be:	4613      	mov	r3, r2
 80021c0:	00db      	lsls	r3, r3, #3
 80021c2:	4413      	add	r3, r2
 80021c4:	009b      	lsls	r3, r3, #2
 80021c6:	4403      	add	r3, r0
 80021c8:	3318      	adds	r3, #24
 80021ca:	6019      	str	r1, [r3, #0]
		  datalog[idx][7] = mag_float[1];
 80021cc:	f8b7 2846 	ldrh.w	r2, [r7, #2118]	@ 0x846
 80021d0:	f507 63ff 	add.w	r3, r7, #2040	@ 0x7f8
 80021d4:	6819      	ldr	r1, [r3, #0]
 80021d6:	f607 0358 	addw	r3, r7, #2136	@ 0x858
 80021da:	f5a3 702d 	sub.w	r0, r3, #692	@ 0x2b4
 80021de:	4613      	mov	r3, r2
 80021e0:	00db      	lsls	r3, r3, #3
 80021e2:	4413      	add	r3, r2
 80021e4:	009b      	lsls	r3, r3, #2
 80021e6:	4403      	add	r3, r0
 80021e8:	331c      	adds	r3, #28
 80021ea:	6019      	str	r1, [r3, #0]
		  datalog[idx][8] = mag_float[2];
 80021ec:	f8b7 2846 	ldrh.w	r2, [r7, #2118]	@ 0x846
 80021f0:	f207 73fc 	addw	r3, r7, #2044	@ 0x7fc
 80021f4:	6819      	ldr	r1, [r3, #0]
 80021f6:	f607 0358 	addw	r3, r7, #2136	@ 0x858
 80021fa:	f5a3 702d 	sub.w	r0, r3, #692	@ 0x2b4
 80021fe:	4613      	mov	r3, r2
 8002200:	00db      	lsls	r3, r3, #3
 8002202:	4413      	add	r3, r2
 8002204:	009b      	lsls	r3, r3, #2
 8002206:	4403      	add	r3, r0
 8002208:	3320      	adds	r3, #32
 800220a:	6019      	str	r1, [r3, #0]
		  datalog_long[idx][0] = long_data[0];
 800220c:	f8b7 2846 	ldrh.w	r2, [r7, #2118]	@ 0x846
 8002210:	f8d7 17b4 	ldr.w	r1, [r7, #1972]	@ 0x7b4
 8002214:	f607 0358 	addw	r3, r7, #2136	@ 0x858
 8002218:	f2a3 401c 	subw	r0, r3, #1052	@ 0x41c
 800221c:	4613      	mov	r3, r2
 800221e:	00db      	lsls	r3, r3, #3
 8002220:	4413      	add	r3, r2
 8002222:	009b      	lsls	r3, r3, #2
 8002224:	4403      	add	r3, r0
 8002226:	6019      	str	r1, [r3, #0]
		  datalog_long[idx][1] = long_data[1];
 8002228:	f8b7 2846 	ldrh.w	r2, [r7, #2118]	@ 0x846
 800222c:	f8d7 17b8 	ldr.w	r1, [r7, #1976]	@ 0x7b8
 8002230:	f607 0358 	addw	r3, r7, #2136	@ 0x858
 8002234:	f2a3 401c 	subw	r0, r3, #1052	@ 0x41c
 8002238:	4613      	mov	r3, r2
 800223a:	00db      	lsls	r3, r3, #3
 800223c:	4413      	add	r3, r2
 800223e:	009b      	lsls	r3, r3, #2
 8002240:	4403      	add	r3, r0
 8002242:	3304      	adds	r3, #4
 8002244:	6019      	str	r1, [r3, #0]
		  datalog_long[idx][2] = long_data[2];
 8002246:	f8b7 2846 	ldrh.w	r2, [r7, #2118]	@ 0x846
 800224a:	f8d7 17bc 	ldr.w	r1, [r7, #1980]	@ 0x7bc
 800224e:	f607 0358 	addw	r3, r7, #2136	@ 0x858
 8002252:	f2a3 401c 	subw	r0, r3, #1052	@ 0x41c
 8002256:	4613      	mov	r3, r2
 8002258:	00db      	lsls	r3, r3, #3
 800225a:	4413      	add	r3, r2
 800225c:	009b      	lsls	r3, r3, #2
 800225e:	4403      	add	r3, r0
 8002260:	3308      	adds	r3, #8
 8002262:	6019      	str	r1, [r3, #0]
		  datalog_long[idx][3] = long_data[3];
 8002264:	f8b7 2846 	ldrh.w	r2, [r7, #2118]	@ 0x846
 8002268:	f8d7 17c0 	ldr.w	r1, [r7, #1984]	@ 0x7c0
 800226c:	f607 0358 	addw	r3, r7, #2136	@ 0x858
 8002270:	f2a3 401c 	subw	r0, r3, #1052	@ 0x41c
 8002274:	4613      	mov	r3, r2
 8002276:	00db      	lsls	r3, r3, #3
 8002278:	4413      	add	r3, r2
 800227a:	009b      	lsls	r3, r3, #2
 800227c:	4403      	add	r3, r0
 800227e:	330c      	adds	r3, #12
 8002280:	6019      	str	r1, [r3, #0]
		  datalog_long[idx][4] = long_data[4];
 8002282:	f8b7 2846 	ldrh.w	r2, [r7, #2118]	@ 0x846
 8002286:	f8d7 17c4 	ldr.w	r1, [r7, #1988]	@ 0x7c4
 800228a:	f607 0358 	addw	r3, r7, #2136	@ 0x858
 800228e:	f2a3 401c 	subw	r0, r3, #1052	@ 0x41c
 8002292:	4613      	mov	r3, r2
 8002294:	00db      	lsls	r3, r3, #3
 8002296:	4413      	add	r3, r2
 8002298:	009b      	lsls	r3, r3, #2
 800229a:	4403      	add	r3, r0
 800229c:	3310      	adds	r3, #16
 800229e:	6019      	str	r1, [r3, #0]
		  datalog_long[idx][5] = long_data[5];
 80022a0:	f8b7 2846 	ldrh.w	r2, [r7, #2118]	@ 0x846
 80022a4:	f8d7 17c8 	ldr.w	r1, [r7, #1992]	@ 0x7c8
 80022a8:	f607 0358 	addw	r3, r7, #2136	@ 0x858
 80022ac:	f2a3 401c 	subw	r0, r3, #1052	@ 0x41c
 80022b0:	4613      	mov	r3, r2
 80022b2:	00db      	lsls	r3, r3, #3
 80022b4:	4413      	add	r3, r2
 80022b6:	009b      	lsls	r3, r3, #2
 80022b8:	4403      	add	r3, r0
 80022ba:	3314      	adds	r3, #20
 80022bc:	6019      	str	r1, [r3, #0]
		  datalog_long[idx][6] = long_data[6];
 80022be:	f8b7 2846 	ldrh.w	r2, [r7, #2118]	@ 0x846
 80022c2:	f8d7 17cc 	ldr.w	r1, [r7, #1996]	@ 0x7cc
 80022c6:	f607 0358 	addw	r3, r7, #2136	@ 0x858
 80022ca:	f2a3 401c 	subw	r0, r3, #1052	@ 0x41c
 80022ce:	4613      	mov	r3, r2
 80022d0:	00db      	lsls	r3, r3, #3
 80022d2:	4413      	add	r3, r2
 80022d4:	009b      	lsls	r3, r3, #2
 80022d6:	4403      	add	r3, r0
 80022d8:	3318      	adds	r3, #24
 80022da:	6019      	str	r1, [r3, #0]
		  datalog_long[idx][7] = long_data[7];
 80022dc:	f8b7 2846 	ldrh.w	r2, [r7, #2118]	@ 0x846
 80022e0:	f8d7 17d0 	ldr.w	r1, [r7, #2000]	@ 0x7d0
 80022e4:	f607 0358 	addw	r3, r7, #2136	@ 0x858
 80022e8:	f2a3 401c 	subw	r0, r3, #1052	@ 0x41c
 80022ec:	4613      	mov	r3, r2
 80022ee:	00db      	lsls	r3, r3, #3
 80022f0:	4413      	add	r3, r2
 80022f2:	009b      	lsls	r3, r3, #2
 80022f4:	4403      	add	r3, r0
 80022f6:	331c      	adds	r3, #28
 80022f8:	6019      	str	r1, [r3, #0]
		  datalog_long[idx][8] = long_data[8];
 80022fa:	f8b7 2846 	ldrh.w	r2, [r7, #2118]	@ 0x846
 80022fe:	f8d7 17d4 	ldr.w	r1, [r7, #2004]	@ 0x7d4
 8002302:	f607 0358 	addw	r3, r7, #2136	@ 0x858
 8002306:	f2a3 401c 	subw	r0, r3, #1052	@ 0x41c
 800230a:	4613      	mov	r3, r2
 800230c:	00db      	lsls	r3, r3, #3
 800230e:	4413      	add	r3, r2
 8002310:	009b      	lsls	r3, r3, #2
 8002312:	4403      	add	r3, r0
 8002314:	3320      	adds	r3, #32
 8002316:	6019      	str	r1, [r3, #0]



		  idx++;
 8002318:	f8b7 3846 	ldrh.w	r3, [r7, #2118]	@ 0x846
 800231c:	3301      	adds	r3, #1
 800231e:	f8a7 3846 	strh.w	r3, [r7, #2118]	@ 0x846
		  if (idx == ARRAY_SIZE) {
 8002322:	f8b7 3846 	ldrh.w	r3, [r7, #2118]	@ 0x846
 8002326:	2b0a      	cmp	r3, #10
 8002328:	f040 80e8 	bne.w	80024fc <main+0xf80>
			for (int i = 0; i < ARRAY_SIZE; i++) {
 800232c:	2300      	movs	r3, #0
 800232e:	f8c7 383c 	str.w	r3, [r7, #2108]	@ 0x83c
 8002332:	e0db      	b.n	80024ec <main+0xf70>
 8002334:	20000ec4 	.word	0x20000ec4
				printf("TS = %llu, Accel = (%f, %f, %f), Gyro = (%f, %f, %f), Mag = (%f, %f, %f), FIFO = %d\n\r",
 8002338:	f607 0358 	addw	r3, r7, #2136	@ 0x858
 800233c:	f5a3 729c 	sub.w	r2, r3, #312	@ 0x138
 8002340:	f8d7 383c 	ldr.w	r3, [r7, #2108]	@ 0x83c
 8002344:	00db      	lsls	r3, r3, #3
 8002346:	4413      	add	r3, r2
 8002348:	e9d3 3400 	ldrd	r3, r4, [r3]
 800234c:	e9c7 340a 	strd	r3, r4, [r7, #40]	@ 0x28
						timestamps[i], datalog[i][0], datalog[i][1], datalog[i][2],
 8002350:	f607 0358 	addw	r3, r7, #2136	@ 0x858
 8002354:	f5a3 712d 	sub.w	r1, r3, #692	@ 0x2b4
 8002358:	f8d7 283c 	ldr.w	r2, [r7, #2108]	@ 0x83c
 800235c:	4613      	mov	r3, r2
 800235e:	00db      	lsls	r3, r3, #3
 8002360:	4413      	add	r3, r2
 8002362:	009b      	lsls	r3, r3, #2
 8002364:	440b      	add	r3, r1
 8002366:	681b      	ldr	r3, [r3, #0]
				printf("TS = %llu, Accel = (%f, %f, %f), Gyro = (%f, %f, %f), Mag = (%f, %f, %f), FIFO = %d\n\r",
 8002368:	4618      	mov	r0, r3
 800236a:	f7fe f90d 	bl	8000588 <__aeabi_f2d>
 800236e:	e9c7 0108 	strd	r0, r1, [r7, #32]
						timestamps[i], datalog[i][0], datalog[i][1], datalog[i][2],
 8002372:	f607 0358 	addw	r3, r7, #2136	@ 0x858
 8002376:	f5a3 712d 	sub.w	r1, r3, #692	@ 0x2b4
 800237a:	f8d7 283c 	ldr.w	r2, [r7, #2108]	@ 0x83c
 800237e:	4613      	mov	r3, r2
 8002380:	00db      	lsls	r3, r3, #3
 8002382:	4413      	add	r3, r2
 8002384:	009b      	lsls	r3, r3, #2
 8002386:	440b      	add	r3, r1
 8002388:	3304      	adds	r3, #4
 800238a:	681b      	ldr	r3, [r3, #0]
				printf("TS = %llu, Accel = (%f, %f, %f), Gyro = (%f, %f, %f), Mag = (%f, %f, %f), FIFO = %d\n\r",
 800238c:	4618      	mov	r0, r3
 800238e:	f7fe f8fb 	bl	8000588 <__aeabi_f2d>
 8002392:	e9c7 0106 	strd	r0, r1, [r7, #24]
						timestamps[i], datalog[i][0], datalog[i][1], datalog[i][2],
 8002396:	f607 0358 	addw	r3, r7, #2136	@ 0x858
 800239a:	f5a3 712d 	sub.w	r1, r3, #692	@ 0x2b4
 800239e:	f8d7 283c 	ldr.w	r2, [r7, #2108]	@ 0x83c
 80023a2:	4613      	mov	r3, r2
 80023a4:	00db      	lsls	r3, r3, #3
 80023a6:	4413      	add	r3, r2
 80023a8:	009b      	lsls	r3, r3, #2
 80023aa:	440b      	add	r3, r1
 80023ac:	3308      	adds	r3, #8
 80023ae:	681b      	ldr	r3, [r3, #0]
				printf("TS = %llu, Accel = (%f, %f, %f), Gyro = (%f, %f, %f), Mag = (%f, %f, %f), FIFO = %d\n\r",
 80023b0:	4618      	mov	r0, r3
 80023b2:	f7fe f8e9 	bl	8000588 <__aeabi_f2d>
 80023b6:	e9c7 0104 	strd	r0, r1, [r7, #16]
						datalog[i][3], datalog[i][4], datalog[i][5],
 80023ba:	f607 0358 	addw	r3, r7, #2136	@ 0x858
 80023be:	f5a3 712d 	sub.w	r1, r3, #692	@ 0x2b4
 80023c2:	f8d7 283c 	ldr.w	r2, [r7, #2108]	@ 0x83c
 80023c6:	4613      	mov	r3, r2
 80023c8:	00db      	lsls	r3, r3, #3
 80023ca:	4413      	add	r3, r2
 80023cc:	009b      	lsls	r3, r3, #2
 80023ce:	440b      	add	r3, r1
 80023d0:	330c      	adds	r3, #12
 80023d2:	681b      	ldr	r3, [r3, #0]
				printf("TS = %llu, Accel = (%f, %f, %f), Gyro = (%f, %f, %f), Mag = (%f, %f, %f), FIFO = %d\n\r",
 80023d4:	4618      	mov	r0, r3
 80023d6:	f7fe f8d7 	bl	8000588 <__aeabi_f2d>
 80023da:	e9c7 0102 	strd	r0, r1, [r7, #8]
						datalog[i][3], datalog[i][4], datalog[i][5],
 80023de:	f607 0358 	addw	r3, r7, #2136	@ 0x858
 80023e2:	f5a3 712d 	sub.w	r1, r3, #692	@ 0x2b4
 80023e6:	f8d7 283c 	ldr.w	r2, [r7, #2108]	@ 0x83c
 80023ea:	4613      	mov	r3, r2
 80023ec:	00db      	lsls	r3, r3, #3
 80023ee:	4413      	add	r3, r2
 80023f0:	009b      	lsls	r3, r3, #2
 80023f2:	440b      	add	r3, r1
 80023f4:	3310      	adds	r3, #16
 80023f6:	681b      	ldr	r3, [r3, #0]
				printf("TS = %llu, Accel = (%f, %f, %f), Gyro = (%f, %f, %f), Mag = (%f, %f, %f), FIFO = %d\n\r",
 80023f8:	4618      	mov	r0, r3
 80023fa:	f7fe f8c5 	bl	8000588 <__aeabi_f2d>
 80023fe:	e9c7 0100 	strd	r0, r1, [r7]
						datalog[i][3], datalog[i][4], datalog[i][5],
 8002402:	f607 0358 	addw	r3, r7, #2136	@ 0x858
 8002406:	f5a3 712d 	sub.w	r1, r3, #692	@ 0x2b4
 800240a:	f8d7 283c 	ldr.w	r2, [r7, #2108]	@ 0x83c
 800240e:	4613      	mov	r3, r2
 8002410:	00db      	lsls	r3, r3, #3
 8002412:	4413      	add	r3, r2
 8002414:	009b      	lsls	r3, r3, #2
 8002416:	440b      	add	r3, r1
 8002418:	3314      	adds	r3, #20
 800241a:	681b      	ldr	r3, [r3, #0]
				printf("TS = %llu, Accel = (%f, %f, %f), Gyro = (%f, %f, %f), Mag = (%f, %f, %f), FIFO = %d\n\r",
 800241c:	4618      	mov	r0, r3
 800241e:	f7fe f8b3 	bl	8000588 <__aeabi_f2d>
 8002422:	4682      	mov	sl, r0
 8002424:	468b      	mov	fp, r1
						datalog[i][6], datalog[i][7], datalog[i][8], fifo_data_count[i]);
 8002426:	f607 0358 	addw	r3, r7, #2136	@ 0x858
 800242a:	f5a3 712d 	sub.w	r1, r3, #692	@ 0x2b4
 800242e:	f8d7 283c 	ldr.w	r2, [r7, #2108]	@ 0x83c
 8002432:	4613      	mov	r3, r2
 8002434:	00db      	lsls	r3, r3, #3
 8002436:	4413      	add	r3, r2
 8002438:	009b      	lsls	r3, r3, #2
 800243a:	440b      	add	r3, r1
 800243c:	3318      	adds	r3, #24
 800243e:	681b      	ldr	r3, [r3, #0]
				printf("TS = %llu, Accel = (%f, %f, %f), Gyro = (%f, %f, %f), Mag = (%f, %f, %f), FIFO = %d\n\r",
 8002440:	4618      	mov	r0, r3
 8002442:	f7fe f8a1 	bl	8000588 <__aeabi_f2d>
 8002446:	4680      	mov	r8, r0
 8002448:	4689      	mov	r9, r1
						datalog[i][6], datalog[i][7], datalog[i][8], fifo_data_count[i]);
 800244a:	f607 0358 	addw	r3, r7, #2136	@ 0x858
 800244e:	f5a3 712d 	sub.w	r1, r3, #692	@ 0x2b4
 8002452:	f8d7 283c 	ldr.w	r2, [r7, #2108]	@ 0x83c
 8002456:	4613      	mov	r3, r2
 8002458:	00db      	lsls	r3, r3, #3
 800245a:	4413      	add	r3, r2
 800245c:	009b      	lsls	r3, r3, #2
 800245e:	440b      	add	r3, r1
 8002460:	331c      	adds	r3, #28
 8002462:	681b      	ldr	r3, [r3, #0]
				printf("TS = %llu, Accel = (%f, %f, %f), Gyro = (%f, %f, %f), Mag = (%f, %f, %f), FIFO = %d\n\r",
 8002464:	4618      	mov	r0, r3
 8002466:	f7fe f88f 	bl	8000588 <__aeabi_f2d>
 800246a:	4604      	mov	r4, r0
 800246c:	460d      	mov	r5, r1
						datalog[i][6], datalog[i][7], datalog[i][8], fifo_data_count[i]);
 800246e:	f607 0358 	addw	r3, r7, #2136	@ 0x858
 8002472:	f5a3 712d 	sub.w	r1, r3, #692	@ 0x2b4
 8002476:	f8d7 283c 	ldr.w	r2, [r7, #2108]	@ 0x83c
 800247a:	4613      	mov	r3, r2
 800247c:	00db      	lsls	r3, r3, #3
 800247e:	4413      	add	r3, r2
 8002480:	009b      	lsls	r3, r3, #2
 8002482:	440b      	add	r3, r1
 8002484:	3320      	adds	r3, #32
 8002486:	681b      	ldr	r3, [r3, #0]
				printf("TS = %llu, Accel = (%f, %f, %f), Gyro = (%f, %f, %f), Mag = (%f, %f, %f), FIFO = %d\n\r",
 8002488:	4618      	mov	r0, r3
 800248a:	f7fe f87d 	bl	8000588 <__aeabi_f2d>
						datalog[i][6], datalog[i][7], datalog[i][8], fifo_data_count[i]);
 800248e:	f607 0358 	addw	r3, r7, #2136	@ 0x858
 8002492:	f5a3 72a6 	sub.w	r2, r3, #332	@ 0x14c
 8002496:	f8d7 383c 	ldr.w	r3, [r7, #2108]	@ 0x83c
 800249a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
				printf("TS = %llu, Accel = (%f, %f, %f), Gyro = (%f, %f, %f), Mag = (%f, %f, %f), FIFO = %d\n\r",
 800249e:	9312      	str	r3, [sp, #72]	@ 0x48
 80024a0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80024a4:	e9cd 450e 	strd	r4, r5, [sp, #56]	@ 0x38
 80024a8:	e9cd 890c 	strd	r8, r9, [sp, #48]	@ 0x30
 80024ac:	e9cd ab0a 	strd	sl, fp, [sp, #40]	@ 0x28
 80024b0:	ed97 7b00 	vldr	d7, [r7]
 80024b4:	ed8d 7b08 	vstr	d7, [sp, #32]
 80024b8:	ed97 7b02 	vldr	d7, [r7, #8]
 80024bc:	ed8d 7b06 	vstr	d7, [sp, #24]
 80024c0:	ed97 7b04 	vldr	d7, [r7, #16]
 80024c4:	ed8d 7b04 	vstr	d7, [sp, #16]
 80024c8:	ed97 7b06 	vldr	d7, [r7, #24]
 80024cc:	ed8d 7b02 	vstr	d7, [sp, #8]
 80024d0:	ed97 7b08 	vldr	d7, [r7, #32]
 80024d4:	ed8d 7b00 	vstr	d7, [sp]
 80024d8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80024dc:	480e      	ldr	r0, [pc, #56]	@ (8002518 <main+0xf9c>)
 80024de:	f012 fddd 	bl	801509c <printf>
			for (int i = 0; i < ARRAY_SIZE; i++) {
 80024e2:	f8d7 383c 	ldr.w	r3, [r7, #2108]	@ 0x83c
 80024e6:	3301      	adds	r3, #1
 80024e8:	f8c7 383c 	str.w	r3, [r7, #2108]	@ 0x83c
 80024ec:	f8d7 383c 	ldr.w	r3, [r7, #2108]	@ 0x83c
 80024f0:	2b09      	cmp	r3, #9
 80024f2:	f77f af21 	ble.w	8002338 <main+0xdbc>
//						timestamps[i], datalog_long[i][0], datalog_long[i][1], datalog_long[i][2],
//						datalog_long[i][3], datalog_long[i][4], datalog_long[i][5],
//						datalog_long[i][6], datalog_long[i][7], datalog_long[i][8], fifo_data_count[i]);

			}
			idx = 0;  // Reset index to start filling the array again
 80024f6:	2300      	movs	r3, #0
 80024f8:	f8a7 3846 	strh.w	r3, [r7, #2118]	@ 0x846
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80024fc:	b672      	cpsid	i
}
 80024fe:	bf00      	nop
		  }
		__disable_irq();
		irq_from_device &= ~TO_MASK(ACCEL_INT_Pin);
 8002500:	4b06      	ldr	r3, [pc, #24]	@ (800251c <main+0xfa0>)
 8002502:	881b      	ldrh	r3, [r3, #0]
 8002504:	b29b      	uxth	r3, r3
 8002506:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800250a:	b29a      	uxth	r2, r3
 800250c:	4b03      	ldr	r3, [pc, #12]	@ (800251c <main+0xfa0>)
 800250e:	801a      	strh	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8002510:	b662      	cpsie	i
}
 8002512:	bf00      	nop
	  if (irq_from_device & TO_MASK(ACCEL_INT_Pin)) {
 8002514:	e4a4      	b.n	8001e60 <main+0x8e4>
 8002516:	bf00      	nop
 8002518:	08019b60 	.word	0x08019b60
 800251c:	20000988 	.word	0x20000988

08002520 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002520:	b580      	push	{r7, lr}
 8002522:	b094      	sub	sp, #80	@ 0x50
 8002524:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002526:	f107 031c 	add.w	r3, r7, #28
 800252a:	2234      	movs	r2, #52	@ 0x34
 800252c:	2100      	movs	r1, #0
 800252e:	4618      	mov	r0, r3
 8002530:	f012 ffaa 	bl	8015488 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002534:	f107 0308 	add.w	r3, r7, #8
 8002538:	2200      	movs	r2, #0
 800253a:	601a      	str	r2, [r3, #0]
 800253c:	605a      	str	r2, [r3, #4]
 800253e:	609a      	str	r2, [r3, #8]
 8002540:	60da      	str	r2, [r3, #12]
 8002542:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002544:	2300      	movs	r3, #0
 8002546:	607b      	str	r3, [r7, #4]
 8002548:	4b2c      	ldr	r3, [pc, #176]	@ (80025fc <SystemClock_Config+0xdc>)
 800254a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800254c:	4a2b      	ldr	r2, [pc, #172]	@ (80025fc <SystemClock_Config+0xdc>)
 800254e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002552:	6413      	str	r3, [r2, #64]	@ 0x40
 8002554:	4b29      	ldr	r3, [pc, #164]	@ (80025fc <SystemClock_Config+0xdc>)
 8002556:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002558:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800255c:	607b      	str	r3, [r7, #4]
 800255e:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002560:	2300      	movs	r3, #0
 8002562:	603b      	str	r3, [r7, #0]
 8002564:	4b26      	ldr	r3, [pc, #152]	@ (8002600 <SystemClock_Config+0xe0>)
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	4a25      	ldr	r2, [pc, #148]	@ (8002600 <SystemClock_Config+0xe0>)
 800256a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800256e:	6013      	str	r3, [r2, #0]
 8002570:	4b23      	ldr	r3, [pc, #140]	@ (8002600 <SystemClock_Config+0xe0>)
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8002578:	603b      	str	r3, [r7, #0]
 800257a:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800257c:	2302      	movs	r3, #2
 800257e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002580:	2301      	movs	r3, #1
 8002582:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002584:	2310      	movs	r3, #16
 8002586:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002588:	2302      	movs	r3, #2
 800258a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800258c:	2300      	movs	r3, #0
 800258e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8002590:	2308      	movs	r3, #8
 8002592:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 8002594:	23b4      	movs	r3, #180	@ 0xb4
 8002596:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002598:	2302      	movs	r3, #2
 800259a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800259c:	2302      	movs	r3, #2
 800259e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80025a0:	2302      	movs	r3, #2
 80025a2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80025a4:	f107 031c 	add.w	r3, r7, #28
 80025a8:	4618      	mov	r0, r3
 80025aa:	f00e f9c9 	bl	8010940 <HAL_RCC_OscConfig>
 80025ae:	4603      	mov	r3, r0
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d001      	beq.n	80025b8 <SystemClock_Config+0x98>
  {
    Error_Handler();
 80025b4:	f000 fbee 	bl	8002d94 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80025b8:	f00d fe28 	bl	801020c <HAL_PWREx_EnableOverDrive>
 80025bc:	4603      	mov	r3, r0
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d001      	beq.n	80025c6 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 80025c2:	f000 fbe7 	bl	8002d94 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80025c6:	230f      	movs	r3, #15
 80025c8:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80025ca:	2302      	movs	r3, #2
 80025cc:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80025ce:	2300      	movs	r3, #0
 80025d0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80025d2:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80025d6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80025d8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80025dc:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80025de:	f107 0308 	add.w	r3, r7, #8
 80025e2:	2105      	movs	r1, #5
 80025e4:	4618      	mov	r0, r3
 80025e6:	f00d fe61 	bl	80102ac <HAL_RCC_ClockConfig>
 80025ea:	4603      	mov	r3, r0
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d001      	beq.n	80025f4 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 80025f0:	f000 fbd0 	bl	8002d94 <Error_Handler>
  }
}
 80025f4:	bf00      	nop
 80025f6:	3750      	adds	r7, #80	@ 0x50
 80025f8:	46bd      	mov	sp, r7
 80025fa:	bd80      	pop	{r7, pc}
 80025fc:	40023800 	.word	0x40023800
 8002600:	40007000 	.word	0x40007000

08002604 <sensor_event_cb>:
/*
 * Callback called upon sensor event reception
 * This function is called in the same context as inv_device_poll()
 */
static void sensor_event_cb(const inv_sensor_event_t * event, void * arg)
{
 8002604:	b5b0      	push	{r4, r5, r7, lr}
 8002606:	b088      	sub	sp, #32
 8002608:	af06      	add	r7, sp, #24
 800260a:	6078      	str	r0, [r7, #4]
 800260c:	6039      	str	r1, [r7, #0]
	(void)arg;
	/*
	 * In normal mode, display sensor event over UART messages
	 */

	if(event->status == INV_SENSOR_STATUS_DATA_UPDATED) {
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	685b      	ldr	r3, [r3, #4]
 8002612:	2b00      	cmp	r3, #0
 8002614:	f040 8242 	bne.w	8002a9c <sensor_event_cb+0x498>

		switch(INV_SENSOR_ID_TO_TYPE(event->sensor)) {
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002620:	3b01      	subs	r3, #1
 8002622:	2b20      	cmp	r3, #32
 8002624:	f200 822e 	bhi.w	8002a84 <sensor_event_cb+0x480>
 8002628:	a201      	add	r2, pc, #4	@ (adr r2, 8002630 <sensor_event_cb+0x2c>)
 800262a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800262e:	bf00      	nop
 8002630:	080026e9 	.word	0x080026e9
 8002634:	080027a1 	.word	0x080027a1
 8002638:	080029b9 	.word	0x080029b9
 800263c:	08002745 	.word	0x08002745
 8002640:	08002a85 	.word	0x08002a85
 8002644:	08002a85 	.word	0x08002a85
 8002648:	08002a85 	.word	0x08002a85
 800264c:	08002a85 	.word	0x08002a85
 8002650:	080026e9 	.word	0x080026e9
 8002654:	080026e9 	.word	0x080026e9
 8002658:	08002945 	.word	0x08002945
 800265c:	08002a85 	.word	0x08002a85
 8002660:	08002a85 	.word	0x08002a85
 8002664:	080028a1 	.word	0x080028a1
 8002668:	08002945 	.word	0x08002945
 800266c:	080027fd 	.word	0x080027fd
 8002670:	08002a85 	.word	0x08002a85
 8002674:	08002a85 	.word	0x08002a85
 8002678:	08002a65 	.word	0x08002a65
 800267c:	08002945 	.word	0x08002945
 8002680:	08002a85 	.word	0x08002a85
 8002684:	08002a85 	.word	0x08002a85
 8002688:	08002a85 	.word	0x08002a85
 800268c:	08002a85 	.word	0x08002a85
 8002690:	08002a85 	.word	0x08002a85
 8002694:	08002a39 	.word	0x08002a39
 8002698:	08002a85 	.word	0x08002a85
 800269c:	08002a85 	.word	0x08002a85
 80026a0:	08002a85 	.word	0x08002a85
 80026a4:	08002a85 	.word	0x08002a85
 80026a8:	08002a85 	.word	0x08002a85
 80026ac:	080026b5 	.word	0x080026b5
 80026b0:	080026b5 	.word	0x080026b5
		case INV_SENSOR_TYPE_RAW_ACCELEROMETER:
		case INV_SENSOR_TYPE_RAW_GYROSCOPE:
			INV_MSG(INV_MSG_LEVEL_INFO, "data event %s (lsb): %llu %d %d %d",
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	4618      	mov	r0, r3
 80026ba:	f001 fe6d 	bl	8004398 <inv_sensor_str>
 80026be:	4605      	mov	r5, r0
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 80026c6:	6879      	ldr	r1, [r7, #4]
 80026c8:	6909      	ldr	r1, [r1, #16]
 80026ca:	6878      	ldr	r0, [r7, #4]
 80026cc:	6940      	ldr	r0, [r0, #20]
 80026ce:	687c      	ldr	r4, [r7, #4]
 80026d0:	69a4      	ldr	r4, [r4, #24]
 80026d2:	9404      	str	r4, [sp, #16]
 80026d4:	9003      	str	r0, [sp, #12]
 80026d6:	9102      	str	r1, [sp, #8]
 80026d8:	e9cd 2300 	strd	r2, r3, [sp]
 80026dc:	462a      	mov	r2, r5
 80026de:	49cd      	ldr	r1, [pc, #820]	@ (8002a14 <sensor_event_cb+0x410>)
 80026e0:	2003      	movs	r0, #3
 80026e2:	f00c fe91 	bl	800f408 <inv_msg>
					event->timestamp,
					(int)event->data.raw3d.vect[0],
					(int)event->data.raw3d.vect[1],
					(int)event->data.raw3d.vect[2]);

			break;
 80026e6:	e1d9      	b.n	8002a9c <sensor_event_cb+0x498>
		case INV_SENSOR_TYPE_ACCELEROMETER:
		case INV_SENSOR_TYPE_LINEAR_ACCELERATION:
		case INV_SENSOR_TYPE_GRAVITY:
			INV_MSG(INV_MSG_LEVEL_INFO, "data event %s (mg): %d %d %d", inv_sensor_str(event->sensor),
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	4618      	mov	r0, r3
 80026ee:	f001 fe53 	bl	8004398 <inv_sensor_str>
 80026f2:	4602      	mov	r2, r0
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	edd3 7a04 	vldr	s15, [r3, #16]
 80026fa:	ed9f 7ac7 	vldr	s14, [pc, #796]	@ 8002a18 <sensor_event_cb+0x414>
 80026fe:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002702:	eefd 6ae7 	vcvt.s32.f32	s13, s15
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	edd3 7a05 	vldr	s15, [r3, #20]
 800270c:	ed9f 7ac2 	vldr	s14, [pc, #776]	@ 8002a18 <sensor_event_cb+0x414>
 8002710:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002714:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002718:	ee17 1a90 	vmov	r1, s15
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	edd3 7a06 	vldr	s15, [r3, #24]
 8002722:	ed9f 7abd 	vldr	s14, [pc, #756]	@ 8002a18 <sensor_event_cb+0x414>
 8002726:	ee67 7a87 	vmul.f32	s15, s15, s14
 800272a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800272e:	ee17 3a90 	vmov	r3, s15
 8002732:	9301      	str	r3, [sp, #4]
 8002734:	9100      	str	r1, [sp, #0]
 8002736:	ee16 3a90 	vmov	r3, s13
 800273a:	49b8      	ldr	r1, [pc, #736]	@ (8002a1c <sensor_event_cb+0x418>)
 800273c:	2003      	movs	r0, #3
 800273e:	f00c fe63 	bl	800f408 <inv_msg>
					(int)(event->data.acc.vect[0]*1000),
					(int)(event->data.acc.vect[1]*1000),
					(int)(event->data.acc.vect[2]*1000));
			break;
 8002742:	e1ab      	b.n	8002a9c <sensor_event_cb+0x498>
		case INV_SENSOR_TYPE_GYROSCOPE:
			INV_MSG(INV_MSG_LEVEL_INFO, "data event %s (mdps): %d %d %d", inv_sensor_str(event->sensor),
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	4618      	mov	r0, r3
 800274a:	f001 fe25 	bl	8004398 <inv_sensor_str>
 800274e:	4602      	mov	r2, r0
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	edd3 7a04 	vldr	s15, [r3, #16]
 8002756:	ed9f 7ab0 	vldr	s14, [pc, #704]	@ 8002a18 <sensor_event_cb+0x414>
 800275a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800275e:	eefd 6ae7 	vcvt.s32.f32	s13, s15
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	edd3 7a05 	vldr	s15, [r3, #20]
 8002768:	ed9f 7aab 	vldr	s14, [pc, #684]	@ 8002a18 <sensor_event_cb+0x414>
 800276c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002770:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002774:	ee17 1a90 	vmov	r1, s15
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	edd3 7a06 	vldr	s15, [r3, #24]
 800277e:	ed9f 7aa6 	vldr	s14, [pc, #664]	@ 8002a18 <sensor_event_cb+0x414>
 8002782:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002786:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800278a:	ee17 3a90 	vmov	r3, s15
 800278e:	9301      	str	r3, [sp, #4]
 8002790:	9100      	str	r1, [sp, #0]
 8002792:	ee16 3a90 	vmov	r3, s13
 8002796:	49a2      	ldr	r1, [pc, #648]	@ (8002a20 <sensor_event_cb+0x41c>)
 8002798:	2003      	movs	r0, #3
 800279a:	f00c fe35 	bl	800f408 <inv_msg>
					(int)(event->data.gyr.vect[0]*1000),
					(int)(event->data.gyr.vect[1]*1000),
					(int)(event->data.gyr.vect[2]*1000));
			break;
 800279e:	e17d      	b.n	8002a9c <sensor_event_cb+0x498>
		case INV_SENSOR_TYPE_MAGNETOMETER:
			INV_MSG(INV_MSG_LEVEL_INFO, "data event %s (nT): %d %d %d", inv_sensor_str(event->sensor),
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	4618      	mov	r0, r3
 80027a6:	f001 fdf7 	bl	8004398 <inv_sensor_str>
 80027aa:	4602      	mov	r2, r0
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	edd3 7a04 	vldr	s15, [r3, #16]
 80027b2:	ed9f 7a99 	vldr	s14, [pc, #612]	@ 8002a18 <sensor_event_cb+0x414>
 80027b6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80027ba:	eefd 6ae7 	vcvt.s32.f32	s13, s15
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	edd3 7a05 	vldr	s15, [r3, #20]
 80027c4:	ed9f 7a94 	vldr	s14, [pc, #592]	@ 8002a18 <sensor_event_cb+0x414>
 80027c8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80027cc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80027d0:	ee17 1a90 	vmov	r1, s15
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	edd3 7a06 	vldr	s15, [r3, #24]
 80027da:	ed9f 7a8f 	vldr	s14, [pc, #572]	@ 8002a18 <sensor_event_cb+0x414>
 80027de:	ee67 7a87 	vmul.f32	s15, s15, s14
 80027e2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80027e6:	ee17 3a90 	vmov	r3, s15
 80027ea:	9301      	str	r3, [sp, #4]
 80027ec:	9100      	str	r1, [sp, #0]
 80027ee:	ee16 3a90 	vmov	r3, s13
 80027f2:	498c      	ldr	r1, [pc, #560]	@ (8002a24 <sensor_event_cb+0x420>)
 80027f4:	2003      	movs	r0, #3
 80027f6:	f00c fe07 	bl	800f408 <inv_msg>
					(int)(event->data.mag.vect[0]*1000),
					(int)(event->data.mag.vect[1]*1000),
					(int)(event->data.mag.vect[2]*1000));
			break;
 80027fa:	e14f      	b.n	8002a9c <sensor_event_cb+0x498>
		case INV_SENSOR_TYPE_UNCAL_GYROSCOPE:
			INV_MSG(INV_MSG_LEVEL_INFO, "data event %s (mdps): %d %d %d %d %d %d", inv_sensor_str(event->sensor),
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	4618      	mov	r0, r3
 8002802:	f001 fdc9 	bl	8004398 <inv_sensor_str>
 8002806:	4602      	mov	r2, r0
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	edd3 7a04 	vldr	s15, [r3, #16]
 800280e:	ed9f 7a82 	vldr	s14, [pc, #520]	@ 8002a18 <sensor_event_cb+0x414>
 8002812:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002816:	eefd 6ae7 	vcvt.s32.f32	s13, s15
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	edd3 7a05 	vldr	s15, [r3, #20]
 8002820:	ed9f 7a7d 	vldr	s14, [pc, #500]	@ 8002a18 <sensor_event_cb+0x414>
 8002824:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002828:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800282c:	ee17 1a90 	vmov	r1, s15
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	edd3 7a06 	vldr	s15, [r3, #24]
 8002836:	ed9f 7a78 	vldr	s14, [pc, #480]	@ 8002a18 <sensor_event_cb+0x414>
 800283a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800283e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002842:	ee17 0a90 	vmov	r0, s15
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	edd3 7a07 	vldr	s15, [r3, #28]
 800284c:	ed9f 7a72 	vldr	s14, [pc, #456]	@ 8002a18 <sensor_event_cb+0x414>
 8002850:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002854:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002858:	ee17 4a90 	vmov	r4, s15
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	edd3 7a08 	vldr	s15, [r3, #32]
 8002862:	ed9f 7a6d 	vldr	s14, [pc, #436]	@ 8002a18 <sensor_event_cb+0x414>
 8002866:	ee67 7a87 	vmul.f32	s15, s15, s14
 800286a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800286e:	ee17 5a90 	vmov	r5, s15
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8002878:	ed9f 7a67 	vldr	s14, [pc, #412]	@ 8002a18 <sensor_event_cb+0x414>
 800287c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002880:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002884:	ee17 3a90 	vmov	r3, s15
 8002888:	9304      	str	r3, [sp, #16]
 800288a:	9503      	str	r5, [sp, #12]
 800288c:	9402      	str	r4, [sp, #8]
 800288e:	9001      	str	r0, [sp, #4]
 8002890:	9100      	str	r1, [sp, #0]
 8002892:	ee16 3a90 	vmov	r3, s13
 8002896:	4964      	ldr	r1, [pc, #400]	@ (8002a28 <sensor_event_cb+0x424>)
 8002898:	2003      	movs	r0, #3
 800289a:	f00c fdb5 	bl	800f408 <inv_msg>
					(int)(event->data.gyr.vect[1]*1000),
					(int)(event->data.gyr.vect[2]*1000),
					(int)(event->data.gyr.bias[0]*1000),
					(int)(event->data.gyr.bias[1]*1000),
					(int)(event->data.gyr.bias[2]*1000));
			break;
 800289e:	e0fd      	b.n	8002a9c <sensor_event_cb+0x498>
		case INV_SENSOR_TYPE_UNCAL_MAGNETOMETER:
			INV_MSG(INV_MSG_LEVEL_INFO, "data event %s (nT): %d %d %d %d %d %d", inv_sensor_str(event->sensor),
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	4618      	mov	r0, r3
 80028a6:	f001 fd77 	bl	8004398 <inv_sensor_str>
 80028aa:	4602      	mov	r2, r0
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	edd3 7a04 	vldr	s15, [r3, #16]
 80028b2:	ed9f 7a59 	vldr	s14, [pc, #356]	@ 8002a18 <sensor_event_cb+0x414>
 80028b6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80028ba:	eefd 6ae7 	vcvt.s32.f32	s13, s15
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	edd3 7a05 	vldr	s15, [r3, #20]
 80028c4:	ed9f 7a54 	vldr	s14, [pc, #336]	@ 8002a18 <sensor_event_cb+0x414>
 80028c8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80028cc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80028d0:	ee17 1a90 	vmov	r1, s15
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	edd3 7a06 	vldr	s15, [r3, #24]
 80028da:	ed9f 7a4f 	vldr	s14, [pc, #316]	@ 8002a18 <sensor_event_cb+0x414>
 80028de:	ee67 7a87 	vmul.f32	s15, s15, s14
 80028e2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80028e6:	ee17 0a90 	vmov	r0, s15
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	edd3 7a07 	vldr	s15, [r3, #28]
 80028f0:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 8002a18 <sensor_event_cb+0x414>
 80028f4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80028f8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80028fc:	ee17 4a90 	vmov	r4, s15
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	edd3 7a08 	vldr	s15, [r3, #32]
 8002906:	ed9f 7a44 	vldr	s14, [pc, #272]	@ 8002a18 <sensor_event_cb+0x414>
 800290a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800290e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002912:	ee17 5a90 	vmov	r5, s15
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 800291c:	ed9f 7a3e 	vldr	s14, [pc, #248]	@ 8002a18 <sensor_event_cb+0x414>
 8002920:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002924:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002928:	ee17 3a90 	vmov	r3, s15
 800292c:	9304      	str	r3, [sp, #16]
 800292e:	9503      	str	r5, [sp, #12]
 8002930:	9402      	str	r4, [sp, #8]
 8002932:	9001      	str	r0, [sp, #4]
 8002934:	9100      	str	r1, [sp, #0]
 8002936:	ee16 3a90 	vmov	r3, s13
 800293a:	493c      	ldr	r1, [pc, #240]	@ (8002a2c <sensor_event_cb+0x428>)
 800293c:	2003      	movs	r0, #3
 800293e:	f00c fd63 	bl	800f408 <inv_msg>
					(int)(event->data.mag.vect[1]*1000),
					(int)(event->data.mag.vect[2]*1000),
					(int)(event->data.mag.bias[0]*1000),
					(int)(event->data.mag.bias[1]*1000),
					(int)(event->data.mag.bias[2]*1000));
			break;
 8002942:	e0ab      	b.n	8002a9c <sensor_event_cb+0x498>
		case INV_SENSOR_TYPE_GAME_ROTATION_VECTOR:
		case INV_SENSOR_TYPE_ROTATION_VECTOR:
		case INV_SENSOR_TYPE_GEOMAG_ROTATION_VECTOR:
			INV_MSG(INV_MSG_LEVEL_INFO, "data event %s (e-3): %d %d %d %d ", inv_sensor_str(event->sensor),
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	4618      	mov	r0, r3
 800294a:	f001 fd25 	bl	8004398 <inv_sensor_str>
 800294e:	4602      	mov	r2, r0
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	edd3 7a04 	vldr	s15, [r3, #16]
 8002956:	ed9f 7a30 	vldr	s14, [pc, #192]	@ 8002a18 <sensor_event_cb+0x414>
 800295a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800295e:	eefd 6ae7 	vcvt.s32.f32	s13, s15
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	edd3 7a05 	vldr	s15, [r3, #20]
 8002968:	ed9f 7a2b 	vldr	s14, [pc, #172]	@ 8002a18 <sensor_event_cb+0x414>
 800296c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002970:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002974:	ee17 1a90 	vmov	r1, s15
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	edd3 7a06 	vldr	s15, [r3, #24]
 800297e:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 8002a18 <sensor_event_cb+0x414>
 8002982:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002986:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800298a:	ee17 0a90 	vmov	r0, s15
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	edd3 7a07 	vldr	s15, [r3, #28]
 8002994:	ed9f 7a20 	vldr	s14, [pc, #128]	@ 8002a18 <sensor_event_cb+0x414>
 8002998:	ee67 7a87 	vmul.f32	s15, s15, s14
 800299c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80029a0:	ee17 3a90 	vmov	r3, s15
 80029a4:	9302      	str	r3, [sp, #8]
 80029a6:	9001      	str	r0, [sp, #4]
 80029a8:	9100      	str	r1, [sp, #0]
 80029aa:	ee16 3a90 	vmov	r3, s13
 80029ae:	4920      	ldr	r1, [pc, #128]	@ (8002a30 <sensor_event_cb+0x42c>)
 80029b0:	2003      	movs	r0, #3
 80029b2:	f00c fd29 	bl	800f408 <inv_msg>
					(int)(event->data.quaternion.quat[0]*1000),
					(int)(event->data.quaternion.quat[1]*1000),
					(int)(event->data.quaternion.quat[2]*1000),
					(int)(event->data.quaternion.quat[3]*1000));
			break;
 80029b6:	e071      	b.n	8002a9c <sensor_event_cb+0x498>
		case INV_SENSOR_TYPE_ORIENTATION:
			INV_MSG(INV_MSG_LEVEL_INFO, "data event %s (e-3): %d %d %d ", inv_sensor_str(event->sensor),
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	4618      	mov	r0, r3
 80029be:	f001 fceb 	bl	8004398 <inv_sensor_str>
 80029c2:	4602      	mov	r2, r0
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	edd3 7a04 	vldr	s15, [r3, #16]
 80029ca:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 8002a18 <sensor_event_cb+0x414>
 80029ce:	ee67 7a87 	vmul.f32	s15, s15, s14
 80029d2:	eefd 6ae7 	vcvt.s32.f32	s13, s15
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	edd3 7a05 	vldr	s15, [r3, #20]
 80029dc:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8002a18 <sensor_event_cb+0x414>
 80029e0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80029e4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80029e8:	ee17 1a90 	vmov	r1, s15
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	edd3 7a06 	vldr	s15, [r3, #24]
 80029f2:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 8002a18 <sensor_event_cb+0x414>
 80029f6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80029fa:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80029fe:	ee17 3a90 	vmov	r3, s15
 8002a02:	9301      	str	r3, [sp, #4]
 8002a04:	9100      	str	r1, [sp, #0]
 8002a06:	ee16 3a90 	vmov	r3, s13
 8002a0a:	490a      	ldr	r1, [pc, #40]	@ (8002a34 <sensor_event_cb+0x430>)
 8002a0c:	2003      	movs	r0, #3
 8002a0e:	f00c fcfb 	bl	800f408 <inv_msg>
					(int)(event->data.orientation.x*1000),
					(int)(event->data.orientation.y*1000),
					(int)(event->data.orientation.z*1000));
			break;
 8002a12:	e043      	b.n	8002a9c <sensor_event_cb+0x498>
 8002a14:	08019bb8 	.word	0x08019bb8
 8002a18:	447a0000 	.word	0x447a0000
 8002a1c:	08019bdc 	.word	0x08019bdc
 8002a20:	08019bfc 	.word	0x08019bfc
 8002a24:	08019c1c 	.word	0x08019c1c
 8002a28:	08019c3c 	.word	0x08019c3c
 8002a2c:	08019c64 	.word	0x08019c64
 8002a30:	08019c8c 	.word	0x08019c8c
 8002a34:	08019cb0 	.word	0x08019cb0
		case INV_SENSOR_TYPE_BAC:
			INV_MSG(INV_MSG_LEVEL_INFO, "data event %s : %d %s", inv_sensor_str(event->sensor),
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	4618      	mov	r0, r3
 8002a3e:	f001 fcab 	bl	8004398 <inv_sensor_str>
 8002a42:	4605      	mov	r5, r0
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	691c      	ldr	r4, [r3, #16]
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	691b      	ldr	r3, [r3, #16]
 8002a4c:	4618      	mov	r0, r3
 8002a4e:	f000 f8af 	bl	8002bb0 <activityName>
 8002a52:	4603      	mov	r3, r0
 8002a54:	9300      	str	r3, [sp, #0]
 8002a56:	4623      	mov	r3, r4
 8002a58:	462a      	mov	r2, r5
 8002a5a:	4912      	ldr	r1, [pc, #72]	@ (8002aa4 <sensor_event_cb+0x4a0>)
 8002a5c:	2003      	movs	r0, #3
 8002a5e:	f00c fcd3 	bl	800f408 <inv_msg>
					event->data.bac.event, activityName(event->data.bac.event));
			break;
 8002a62:	e01b      	b.n	8002a9c <sensor_event_cb+0x498>
		case INV_SENSOR_TYPE_STEP_COUNTER:
			INV_MSG(INV_MSG_LEVEL_INFO, "data event %s : %lu", inv_sensor_str(event->sensor),
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	4618      	mov	r0, r3
 8002a6a:	f001 fc95 	bl	8004398 <inv_sensor_str>
 8002a6e:	4601      	mov	r1, r0
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8002a76:	4613      	mov	r3, r2
 8002a78:	460a      	mov	r2, r1
 8002a7a:	490b      	ldr	r1, [pc, #44]	@ (8002aa8 <sensor_event_cb+0x4a4>)
 8002a7c:	2003      	movs	r0, #3
 8002a7e:	f00c fcc3 	bl	800f408 <inv_msg>
					(unsigned long)event->data.step.count);
			break;
 8002a82:	e00b      	b.n	8002a9c <sensor_event_cb+0x498>
		case INV_SENSOR_TYPE_STEP_DETECTOR:
		case INV_SENSOR_TYPE_SMD:
		case INV_SENSOR_TYPE_B2S:
		case INV_SENSOR_TYPE_TILT_DETECTOR:
		default:
			INV_MSG(INV_MSG_LEVEL_INFO, "data event %s : ...", inv_sensor_str(event->sensor));
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	4618      	mov	r0, r3
 8002a8a:	f001 fc85 	bl	8004398 <inv_sensor_str>
 8002a8e:	4603      	mov	r3, r0
 8002a90:	461a      	mov	r2, r3
 8002a92:	4906      	ldr	r1, [pc, #24]	@ (8002aac <sensor_event_cb+0x4a8>)
 8002a94:	2003      	movs	r0, #3
 8002a96:	f00c fcb7 	bl	800f408 <inv_msg>
			break;
 8002a9a:	bf00      	nop
		}
	}
}
 8002a9c:	bf00      	nop
 8002a9e:	3708      	adds	r7, #8
 8002aa0:	46bd      	mov	sp, r7
 8002aa2:	bdb0      	pop	{r4, r5, r7, pc}
 8002aa4:	08019cd0 	.word	0x08019cd0
 8002aa8:	08019ce8 	.word	0x08019ce8
 8002aac:	08019cfc 	.word	0x08019cfc

08002ab0 <check_rc>:

static void check_rc(int rc)
{
 8002ab0:	b580      	push	{r7, lr}
 8002ab2:	b082      	sub	sp, #8
 8002ab4:	af00      	add	r7, sp, #0
 8002ab6:	6078      	str	r0, [r7, #4]
	if(rc == -1) {
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002abe:	d106      	bne.n	8002ace <check_rc+0x1e>
		INV_MSG(INV_MSG_LEVEL_INFO, "BAD RC=%d", rc);
 8002ac0:	687a      	ldr	r2, [r7, #4]
 8002ac2:	4905      	ldr	r1, [pc, #20]	@ (8002ad8 <check_rc+0x28>)
 8002ac4:	2003      	movs	r0, #3
 8002ac6:	f00c fc9f 	bl	800f408 <inv_msg>
		while(1);
 8002aca:	bf00      	nop
 8002acc:	e7fd      	b.n	8002aca <check_rc+0x1a>
	}
}
 8002ace:	bf00      	nop
 8002ad0:	3708      	adds	r7, #8
 8002ad2:	46bd      	mov	sp, r7
 8002ad4:	bd80      	pop	{r7, pc}
 8002ad6:	bf00      	nop
 8002ad8:	08019d10 	.word	0x08019d10

08002adc <msg_printer>:

static void msg_printer(int level, const char * str, va_list ap)
{
 8002adc:	b5b0      	push	{r4, r5, r7, lr}
 8002ade:	b08c      	sub	sp, #48	@ 0x30
 8002ae0:	af00      	add	r7, sp, #0
 8002ae2:	60f8      	str	r0, [r7, #12]
 8002ae4:	60b9      	str	r1, [r7, #8]
 8002ae6:	607a      	str	r2, [r7, #4]
#ifdef INV_MSG_ENABLE
	static char out_str[256]; /* static to limit stack usage */
	unsigned idx = 0;
 8002ae8:	2300      	movs	r3, #0
 8002aea:	62fb      	str	r3, [r7, #44]	@ 0x2c
	const char * ptr = out_str;
 8002aec:	4b2b      	ldr	r3, [pc, #172]	@ (8002b9c <msg_printer+0xc0>)
 8002aee:	62bb      	str	r3, [r7, #40]	@ 0x28
	const char * s[INV_MSG_LEVEL_MAX] = {
 8002af0:	4b2b      	ldr	r3, [pc, #172]	@ (8002ba0 <msg_printer+0xc4>)
 8002af2:	f107 0410 	add.w	r4, r7, #16
 8002af6:	461d      	mov	r5, r3
 8002af8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002afa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002afc:	e895 0003 	ldmia.w	r5, {r0, r1}
 8002b00:	e884 0003 	stmia.w	r4, {r0, r1}
		"[I] ", // INV_MSG_LEVEL_INFO
		"[V] ", // INV_MSG_LEVEL_VERBOSE
		"[D] ", // INV_MSG_LEVEL_DEBUG
	};

	idx += snprintf(&out_str[idx], sizeof(out_str) - idx, "%s", s[level]);
 8002b04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002b06:	4a25      	ldr	r2, [pc, #148]	@ (8002b9c <msg_printer+0xc0>)
 8002b08:	1898      	adds	r0, r3, r2
 8002b0a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002b0c:	f5c3 7180 	rsb	r1, r3, #256	@ 0x100
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	009b      	lsls	r3, r3, #2
 8002b14:	3330      	adds	r3, #48	@ 0x30
 8002b16:	443b      	add	r3, r7
 8002b18:	f853 3c20 	ldr.w	r3, [r3, #-32]
 8002b1c:	4a21      	ldr	r2, [pc, #132]	@ (8002ba4 <msg_printer+0xc8>)
 8002b1e:	f012 facf 	bl	80150c0 <snprintf>
 8002b22:	4603      	mov	r3, r0
 8002b24:	461a      	mov	r2, r3
 8002b26:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002b28:	4413      	add	r3, r2
 8002b2a:	62fb      	str	r3, [r7, #44]	@ 0x2c
	if(idx >= (sizeof(out_str)))
 8002b2c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002b2e:	2bff      	cmp	r3, #255	@ 0xff
 8002b30:	d82c      	bhi.n	8002b8c <msg_printer+0xb0>
		return;
	idx += vsnprintf(&out_str[idx], sizeof(out_str) - idx, str, ap);
 8002b32:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002b34:	4a19      	ldr	r2, [pc, #100]	@ (8002b9c <msg_printer+0xc0>)
 8002b36:	1898      	adds	r0, r3, r2
 8002b38:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002b3a:	f5c3 7180 	rsb	r1, r3, #256	@ 0x100
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	68ba      	ldr	r2, [r7, #8]
 8002b42:	f012 fb5f 	bl	8015204 <vsnprintf>
 8002b46:	4603      	mov	r3, r0
 8002b48:	461a      	mov	r2, r3
 8002b4a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002b4c:	4413      	add	r3, r2
 8002b4e:	62fb      	str	r3, [r7, #44]	@ 0x2c
	if(idx >= (sizeof(out_str)))
 8002b50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002b52:	2bff      	cmp	r3, #255	@ 0xff
 8002b54:	d81c      	bhi.n	8002b90 <msg_printer+0xb4>
		return;
	idx += snprintf(&out_str[idx], sizeof(out_str) - idx, "\r\n");
 8002b56:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002b58:	4a10      	ldr	r2, [pc, #64]	@ (8002b9c <msg_printer+0xc0>)
 8002b5a:	1898      	adds	r0, r3, r2
 8002b5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002b5e:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 8002b62:	4a11      	ldr	r2, [pc, #68]	@ (8002ba8 <msg_printer+0xcc>)
 8002b64:	4619      	mov	r1, r3
 8002b66:	f012 faab 	bl	80150c0 <snprintf>
 8002b6a:	4603      	mov	r3, r0
 8002b6c:	461a      	mov	r2, r3
 8002b6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002b70:	4413      	add	r3, r2
 8002b72:	62fb      	str	r3, [r7, #44]	@ 0x2c
	if(idx >= (sizeof(out_str)))
 8002b74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002b76:	2bff      	cmp	r3, #255	@ 0xff
 8002b78:	d80c      	bhi.n	8002b94 <msg_printer+0xb8>
		return;

	// Transmit the message over UART
	HAL_UART_Transmit(&huart2, (uint8_t*)out_str, idx, HAL_MAX_DELAY);
 8002b7a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002b7c:	b29a      	uxth	r2, r3
 8002b7e:	f04f 33ff 	mov.w	r3, #4294967295
 8002b82:	4906      	ldr	r1, [pc, #24]	@ (8002b9c <msg_printer+0xc0>)
 8002b84:	4809      	ldr	r0, [pc, #36]	@ (8002bac <msg_printer+0xd0>)
 8002b86:	f00f fc7b 	bl	8012480 <HAL_UART_Transmit>
 8002b8a:	e004      	b.n	8002b96 <msg_printer+0xba>
		return;
 8002b8c:	bf00      	nop
 8002b8e:	e002      	b.n	8002b96 <msg_printer+0xba>
		return;
 8002b90:	bf00      	nop
 8002b92:	e000      	b.n	8002b96 <msg_printer+0xba>
		return;
 8002b94:	bf00      	nop

#else
	(void)level, (void)str, (void)ap;
#endif
}
 8002b96:	3730      	adds	r7, #48	@ 0x30
 8002b98:	46bd      	mov	sp, r7
 8002b9a:	bdb0      	pop	{r4, r5, r7, pc}
 8002b9c:	20000ec8 	.word	0x20000ec8
 8002ba0:	08019d50 	.word	0x08019d50
 8002ba4:	08019d1c 	.word	0x08019d1c
 8002ba8:	08019d20 	.word	0x08019d20
 8002bac:	20001174 	.word	0x20001174

08002bb0 <activityName>:

const char * activityName(int act)
{
 8002bb0:	b480      	push	{r7}
 8002bb2:	b083      	sub	sp, #12
 8002bb4:	af00      	add	r7, sp, #0
 8002bb6:	6078      	str	r0, [r7, #4]
	switch(act) {
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	3306      	adds	r3, #6
 8002bbc:	2b0c      	cmp	r3, #12
 8002bbe:	d835      	bhi.n	8002c2c <activityName+0x7c>
 8002bc0:	a201      	add	r2, pc, #4	@ (adr r2, 8002bc8 <activityName+0x18>)
 8002bc2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002bc6:	bf00      	nop
 8002bc8:	08002c29 	.word	0x08002c29
 8002bcc:	08002c25 	.word	0x08002c25
 8002bd0:	08002c21 	.word	0x08002c21
 8002bd4:	08002c1d 	.word	0x08002c1d
 8002bd8:	08002c19 	.word	0x08002c19
 8002bdc:	08002c15 	.word	0x08002c15
 8002be0:	08002c2d 	.word	0x08002c2d
 8002be4:	08002bfd 	.word	0x08002bfd
 8002be8:	08002c01 	.word	0x08002c01
 8002bec:	08002c05 	.word	0x08002c05
 8002bf0:	08002c09 	.word	0x08002c09
 8002bf4:	08002c0d 	.word	0x08002c0d
 8002bf8:	08002c11 	.word	0x08002c11
	case INV_SENSOR_BAC_EVENT_ACT_IN_VEHICLE_BEGIN:          return "BEGIN IN_VEHICLE";
 8002bfc:	4b0f      	ldr	r3, [pc, #60]	@ (8002c3c <activityName+0x8c>)
 8002bfe:	e016      	b.n	8002c2e <activityName+0x7e>
	case INV_SENSOR_BAC_EVENT_ACT_WALKING_BEGIN:             return "BEGIN WALKING";
 8002c00:	4b0f      	ldr	r3, [pc, #60]	@ (8002c40 <activityName+0x90>)
 8002c02:	e014      	b.n	8002c2e <activityName+0x7e>
	case INV_SENSOR_BAC_EVENT_ACT_RUNNING_BEGIN:             return "BEGIN RUNNING";
 8002c04:	4b0f      	ldr	r3, [pc, #60]	@ (8002c44 <activityName+0x94>)
 8002c06:	e012      	b.n	8002c2e <activityName+0x7e>
	case INV_SENSOR_BAC_EVENT_ACT_ON_BICYCLE_BEGIN:          return "BEGIN ON_BICYCLE";
 8002c08:	4b0f      	ldr	r3, [pc, #60]	@ (8002c48 <activityName+0x98>)
 8002c0a:	e010      	b.n	8002c2e <activityName+0x7e>
	case INV_SENSOR_BAC_EVENT_ACT_TILT_BEGIN:                return "BEGIN TILT";
 8002c0c:	4b0f      	ldr	r3, [pc, #60]	@ (8002c4c <activityName+0x9c>)
 8002c0e:	e00e      	b.n	8002c2e <activityName+0x7e>
	case INV_SENSOR_BAC_EVENT_ACT_STILL_BEGIN:               return "BEGIN STILL";
 8002c10:	4b0f      	ldr	r3, [pc, #60]	@ (8002c50 <activityName+0xa0>)
 8002c12:	e00c      	b.n	8002c2e <activityName+0x7e>
	case INV_SENSOR_BAC_EVENT_ACT_IN_VEHICLE_END:            return "END IN_VEHICLE";
 8002c14:	4b0f      	ldr	r3, [pc, #60]	@ (8002c54 <activityName+0xa4>)
 8002c16:	e00a      	b.n	8002c2e <activityName+0x7e>
	case INV_SENSOR_BAC_EVENT_ACT_WALKING_END:               return "END WALKING";
 8002c18:	4b0f      	ldr	r3, [pc, #60]	@ (8002c58 <activityName+0xa8>)
 8002c1a:	e008      	b.n	8002c2e <activityName+0x7e>
	case INV_SENSOR_BAC_EVENT_ACT_RUNNING_END:               return "END RUNNING";
 8002c1c:	4b0f      	ldr	r3, [pc, #60]	@ (8002c5c <activityName+0xac>)
 8002c1e:	e006      	b.n	8002c2e <activityName+0x7e>
	case INV_SENSOR_BAC_EVENT_ACT_ON_BICYCLE_END:            return "END ON_BICYCLE";
 8002c20:	4b0f      	ldr	r3, [pc, #60]	@ (8002c60 <activityName+0xb0>)
 8002c22:	e004      	b.n	8002c2e <activityName+0x7e>
	case INV_SENSOR_BAC_EVENT_ACT_TILT_END:                  return "END TILT";
 8002c24:	4b0f      	ldr	r3, [pc, #60]	@ (8002c64 <activityName+0xb4>)
 8002c26:	e002      	b.n	8002c2e <activityName+0x7e>
	case INV_SENSOR_BAC_EVENT_ACT_STILL_END:                 return "END STILL";
 8002c28:	4b0f      	ldr	r3, [pc, #60]	@ (8002c68 <activityName+0xb8>)
 8002c2a:	e000      	b.n	8002c2e <activityName+0x7e>
	default:                                                 return "unknown activity!";
 8002c2c:	4b0f      	ldr	r3, [pc, #60]	@ (8002c6c <activityName+0xbc>)
	}
}
 8002c2e:	4618      	mov	r0, r3
 8002c30:	370c      	adds	r7, #12
 8002c32:	46bd      	mov	sp, r7
 8002c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c38:	4770      	bx	lr
 8002c3a:	bf00      	nop
 8002c3c:	08019d68 	.word	0x08019d68
 8002c40:	08019d7c 	.word	0x08019d7c
 8002c44:	08019d8c 	.word	0x08019d8c
 8002c48:	08019d9c 	.word	0x08019d9c
 8002c4c:	08019db0 	.word	0x08019db0
 8002c50:	08019dbc 	.word	0x08019dbc
 8002c54:	08019dc8 	.word	0x08019dc8
 8002c58:	08019dd8 	.word	0x08019dd8
 8002c5c:	08019de4 	.word	0x08019de4
 8002c60:	08019df0 	.word	0x08019df0
 8002c64:	08019e00 	.word	0x08019e00
 8002c68:	08019e0c 	.word	0x08019e0c
 8002c6c:	08019e18 	.word	0x08019e18

08002c70 <inv_icm20948_sleep_us>:

void inv_icm20948_sleep_us(int us)
{
 8002c70:	b580      	push	{r7, lr}
 8002c72:	b082      	sub	sp, #8
 8002c74:	af00      	add	r7, sp, #0
 8002c76:	6078      	str	r0, [r7, #4]
	delay_us(us);
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	4618      	mov	r0, r3
 8002c7c:	f7fe f992 	bl	8000fa4 <delay_us>
}
 8002c80:	bf00      	nop
 8002c82:	3708      	adds	r7, #8
 8002c84:	46bd      	mov	sp, r7
 8002c86:	bd80      	pop	{r7, pc}

08002c88 <inv_icm20948_get_time_us>:

uint64_t inv_icm20948_get_time_us(void) {
 8002c88:	b480      	push	{r7}
 8002c8a:	af00      	add	r7, sp, #0
//	return timer_get_counter(TIMEBASE_TIMER);
	return TIMEBASE_TIMER->CNT;
 8002c8c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8002c90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c92:	2200      	movs	r2, #0
 8002c94:	4618      	mov	r0, r3
 8002c96:	4611      	mov	r1, r2
 8002c98:	4602      	mov	r2, r0
 8002c9a:	460b      	mov	r3, r1
}
 8002c9c:	4610      	mov	r0, r2
 8002c9e:	4619      	mov	r1, r3
 8002ca0:	46bd      	mov	sp, r7
 8002ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca6:	4770      	bx	lr

08002ca8 <ext_interrupt_cb>:

void ext_interrupt_cb(void * context, int int_num)
{
 8002ca8:	b580      	push	{r7, lr}
 8002caa:	b082      	sub	sp, #8
 8002cac:	af00      	add	r7, sp, #0
 8002cae:	6078      	str	r0, [r7, #4]
 8002cb0:	6039      	str	r1, [r7, #0]
	(void)context;
	last_irq_time = inv_icm20948_get_time_us();
 8002cb2:	f7ff ffe9 	bl	8002c88 <inv_icm20948_get_time_us>
 8002cb6:	4602      	mov	r2, r0
 8002cb8:	460b      	mov	r3, r1
 8002cba:	4b05      	ldr	r3, [pc, #20]	@ (8002cd0 <ext_interrupt_cb+0x28>)
 8002cbc:	601a      	str	r2, [r3, #0]
	irq_from_device = TO_MASK(int_num);
 8002cbe:	683b      	ldr	r3, [r7, #0]
 8002cc0:	b29a      	uxth	r2, r3
 8002cc2:	4b04      	ldr	r3, [pc, #16]	@ (8002cd4 <ext_interrupt_cb+0x2c>)
 8002cc4:	801a      	strh	r2, [r3, #0]
}
 8002cc6:	bf00      	nop
 8002cc8:	3708      	adds	r7, #8
 8002cca:	46bd      	mov	sp, r7
 8002ccc:	bd80      	pop	{r7, pc}
 8002cce:	bf00      	nop
 8002cd0:	20000ec4 	.word	0x20000ec4
 8002cd4:	20000988 	.word	0x20000988

08002cd8 <HAL_GPIO_EXTI_Callback>:

// EXTI Line9 External Interrupt ISR Handler CallBackFun
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002cd8:	b580      	push	{r7, lr}
 8002cda:	b082      	sub	sp, #8
 8002cdc:	af00      	add	r7, sp, #0
 8002cde:	4603      	mov	r3, r0
 8002ce0:	80fb      	strh	r3, [r7, #6]
	ext_interrupt_cb(0, ACCEL_INT_Pin);
 8002ce2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002ce6:	2000      	movs	r0, #0
 8002ce8:	f7ff ffde 	bl	8002ca8 <ext_interrupt_cb>
}
 8002cec:	bf00      	nop
 8002cee:	3708      	adds	r7, #8
 8002cf0:	46bd      	mov	sp, r7
 8002cf2:	bd80      	pop	{r7, pc}

08002cf4 <modify_register>:

void modify_register(struct inv_icm20948 * s, uint16_t reg, unsigned char mask, unsigned char value) {
 8002cf4:	b580      	push	{r7, lr}
 8002cf6:	b084      	sub	sp, #16
 8002cf8:	af00      	add	r7, sp, #0
 8002cfa:	6078      	str	r0, [r7, #4]
 8002cfc:	4608      	mov	r0, r1
 8002cfe:	4611      	mov	r1, r2
 8002d00:	461a      	mov	r2, r3
 8002d02:	4603      	mov	r3, r0
 8002d04:	807b      	strh	r3, [r7, #2]
 8002d06:	460b      	mov	r3, r1
 8002d08:	707b      	strb	r3, [r7, #1]
 8002d0a:	4613      	mov	r3, r2
 8002d0c:	703b      	strb	r3, [r7, #0]
    unsigned char data[6];  // Adjust the size based on maximum data size needed
    unsigned char originalValue;

    // Read the current register value
    inv_icm20948_read_mems_reg(s, reg, 1, data);
 8002d0e:	f107 0308 	add.w	r3, r7, #8
 8002d12:	8879      	ldrh	r1, [r7, #2]
 8002d14:	2201      	movs	r2, #1
 8002d16:	6878      	ldr	r0, [r7, #4]
 8002d18:	f00c f8fa 	bl	800ef10 <inv_icm20948_read_mems_reg>
    INV_MSG(INV_MSG_LEVEL_INFO, "Read from %u : %u", reg, data[0]);
 8002d1c:	887a      	ldrh	r2, [r7, #2]
 8002d1e:	7a3b      	ldrb	r3, [r7, #8]
 8002d20:	4919      	ldr	r1, [pc, #100]	@ (8002d88 <modify_register+0x94>)
 8002d22:	2003      	movs	r0, #3
 8002d24:	f00c fb70 	bl	800f408 <inv_msg>

    // Modify the register value based on mask and provided value
    originalValue = data[0];
 8002d28:	7a3b      	ldrb	r3, [r7, #8]
 8002d2a:	73fb      	strb	r3, [r7, #15]
    data[0] = (originalValue & ~mask) | (value & mask);  // Apply mask: clear bits using ~mask, then set from value
 8002d2c:	f997 3001 	ldrsb.w	r3, [r7, #1]
 8002d30:	43db      	mvns	r3, r3
 8002d32:	b25a      	sxtb	r2, r3
 8002d34:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002d38:	4013      	ands	r3, r2
 8002d3a:	b25a      	sxtb	r2, r3
 8002d3c:	7839      	ldrb	r1, [r7, #0]
 8002d3e:	787b      	ldrb	r3, [r7, #1]
 8002d40:	400b      	ands	r3, r1
 8002d42:	b2db      	uxtb	r3, r3
 8002d44:	b25b      	sxtb	r3, r3
 8002d46:	4313      	orrs	r3, r2
 8002d48:	b25b      	sxtb	r3, r3
 8002d4a:	b2db      	uxtb	r3, r3
 8002d4c:	723b      	strb	r3, [r7, #8]

    // Write the modified value back to the register
    inv_icm20948_write_single_mems_reg(s, reg, data[0]);
 8002d4e:	7a3a      	ldrb	r2, [r7, #8]
 8002d50:	887b      	ldrh	r3, [r7, #2]
 8002d52:	4619      	mov	r1, r3
 8002d54:	6878      	ldr	r0, [r7, #4]
 8002d56:	f00c f87f 	bl	800ee58 <inv_icm20948_write_single_mems_reg>
    INV_MSG(INV_MSG_LEVEL_INFO, "Wrote to %u : %u", reg, data[0]);
 8002d5a:	887a      	ldrh	r2, [r7, #2]
 8002d5c:	7a3b      	ldrb	r3, [r7, #8]
 8002d5e:	490b      	ldr	r1, [pc, #44]	@ (8002d8c <modify_register+0x98>)
 8002d60:	2003      	movs	r0, #3
 8002d62:	f00c fb51 	bl	800f408 <inv_msg>

    // Confirm the write by reading back the register
    inv_icm20948_read_mems_reg(s, reg, 1, data);
 8002d66:	f107 0308 	add.w	r3, r7, #8
 8002d6a:	8879      	ldrh	r1, [r7, #2]
 8002d6c:	2201      	movs	r2, #1
 8002d6e:	6878      	ldr	r0, [r7, #4]
 8002d70:	f00c f8ce 	bl	800ef10 <inv_icm20948_read_mems_reg>
    INV_MSG(INV_MSG_LEVEL_INFO, "Confirmed from %u : %u", reg, data[0]);
 8002d74:	887a      	ldrh	r2, [r7, #2]
 8002d76:	7a3b      	ldrb	r3, [r7, #8]
 8002d78:	4905      	ldr	r1, [pc, #20]	@ (8002d90 <modify_register+0x9c>)
 8002d7a:	2003      	movs	r0, #3
 8002d7c:	f00c fb44 	bl	800f408 <inv_msg>
}
 8002d80:	bf00      	nop
 8002d82:	3710      	adds	r7, #16
 8002d84:	46bd      	mov	sp, r7
 8002d86:	bd80      	pop	{r7, pc}
 8002d88:	08019e2c 	.word	0x08019e2c
 8002d8c:	08019e40 	.word	0x08019e40
 8002d90:	08019e54 	.word	0x08019e54

08002d94 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002d94:	b480      	push	{r7}
 8002d96:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8002d98:	b672      	cpsid	i
}
 8002d9a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002d9c:	bf00      	nop
 8002d9e:	e7fd      	b.n	8002d9c <Error_Handler+0x8>

08002da0 <MX_SPI3_Init>:
DMA_HandleTypeDef hdma_spi3_tx;
DMA_HandleTypeDef hdma_spi3_rx;

/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8002da0:	b580      	push	{r7, lr}
 8002da2:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 8002da4:	4b17      	ldr	r3, [pc, #92]	@ (8002e04 <MX_SPI3_Init+0x64>)
 8002da6:	4a18      	ldr	r2, [pc, #96]	@ (8002e08 <MX_SPI3_Init+0x68>)
 8002da8:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8002daa:	4b16      	ldr	r3, [pc, #88]	@ (8002e04 <MX_SPI3_Init+0x64>)
 8002dac:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002db0:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8002db2:	4b14      	ldr	r3, [pc, #80]	@ (8002e04 <MX_SPI3_Init+0x64>)
 8002db4:	2200      	movs	r2, #0
 8002db6:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8002db8:	4b12      	ldr	r3, [pc, #72]	@ (8002e04 <MX_SPI3_Init+0x64>)
 8002dba:	2200      	movs	r2, #0
 8002dbc:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8002dbe:	4b11      	ldr	r3, [pc, #68]	@ (8002e04 <MX_SPI3_Init+0x64>)
 8002dc0:	2202      	movs	r2, #2
 8002dc2:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_2EDGE;
 8002dc4:	4b0f      	ldr	r3, [pc, #60]	@ (8002e04 <MX_SPI3_Init+0x64>)
 8002dc6:	2201      	movs	r2, #1
 8002dc8:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8002dca:	4b0e      	ldr	r3, [pc, #56]	@ (8002e04 <MX_SPI3_Init+0x64>)
 8002dcc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002dd0:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8002dd2:	4b0c      	ldr	r3, [pc, #48]	@ (8002e04 <MX_SPI3_Init+0x64>)
 8002dd4:	2210      	movs	r2, #16
 8002dd6:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002dd8:	4b0a      	ldr	r3, [pc, #40]	@ (8002e04 <MX_SPI3_Init+0x64>)
 8002dda:	2200      	movs	r2, #0
 8002ddc:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8002dde:	4b09      	ldr	r3, [pc, #36]	@ (8002e04 <MX_SPI3_Init+0x64>)
 8002de0:	2200      	movs	r2, #0
 8002de2:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002de4:	4b07      	ldr	r3, [pc, #28]	@ (8002e04 <MX_SPI3_Init+0x64>)
 8002de6:	2200      	movs	r2, #0
 8002de8:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 10;
 8002dea:	4b06      	ldr	r3, [pc, #24]	@ (8002e04 <MX_SPI3_Init+0x64>)
 8002dec:	220a      	movs	r2, #10
 8002dee:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8002df0:	4804      	ldr	r0, [pc, #16]	@ (8002e04 <MX_SPI3_Init+0x64>)
 8002df2:	f00e f843 	bl	8010e7c <HAL_SPI_Init>
 8002df6:	4603      	mov	r3, r0
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d001      	beq.n	8002e00 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 8002dfc:	f7ff ffca 	bl	8002d94 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8002e00:	bf00      	nop
 8002e02:	bd80      	pop	{r7, pc}
 8002e04:	20000fc8 	.word	0x20000fc8
 8002e08:	40003c00 	.word	0x40003c00

08002e0c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002e0c:	b580      	push	{r7, lr}
 8002e0e:	b08a      	sub	sp, #40	@ 0x28
 8002e10:	af00      	add	r7, sp, #0
 8002e12:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e14:	f107 0314 	add.w	r3, r7, #20
 8002e18:	2200      	movs	r2, #0
 8002e1a:	601a      	str	r2, [r3, #0]
 8002e1c:	605a      	str	r2, [r3, #4]
 8002e1e:	609a      	str	r2, [r3, #8]
 8002e20:	60da      	str	r2, [r3, #12]
 8002e22:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI3)
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	4a4c      	ldr	r2, [pc, #304]	@ (8002f5c <HAL_SPI_MspInit+0x150>)
 8002e2a:	4293      	cmp	r3, r2
 8002e2c:	f040 8091 	bne.w	8002f52 <HAL_SPI_MspInit+0x146>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* SPI3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8002e30:	2300      	movs	r3, #0
 8002e32:	613b      	str	r3, [r7, #16]
 8002e34:	4b4a      	ldr	r3, [pc, #296]	@ (8002f60 <HAL_SPI_MspInit+0x154>)
 8002e36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e38:	4a49      	ldr	r2, [pc, #292]	@ (8002f60 <HAL_SPI_MspInit+0x154>)
 8002e3a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002e3e:	6413      	str	r3, [r2, #64]	@ 0x40
 8002e40:	4b47      	ldr	r3, [pc, #284]	@ (8002f60 <HAL_SPI_MspInit+0x154>)
 8002e42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e44:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002e48:	613b      	str	r3, [r7, #16]
 8002e4a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002e4c:	2300      	movs	r3, #0
 8002e4e:	60fb      	str	r3, [r7, #12]
 8002e50:	4b43      	ldr	r3, [pc, #268]	@ (8002f60 <HAL_SPI_MspInit+0x154>)
 8002e52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e54:	4a42      	ldr	r2, [pc, #264]	@ (8002f60 <HAL_SPI_MspInit+0x154>)
 8002e56:	f043 0304 	orr.w	r3, r3, #4
 8002e5a:	6313      	str	r3, [r2, #48]	@ 0x30
 8002e5c:	4b40      	ldr	r3, [pc, #256]	@ (8002f60 <HAL_SPI_MspInit+0x154>)
 8002e5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e60:	f003 0304 	and.w	r3, r3, #4
 8002e64:	60fb      	str	r3, [r7, #12]
 8002e66:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8002e68:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8002e6c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e6e:	2302      	movs	r3, #2
 8002e70:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e72:	2300      	movs	r3, #0
 8002e74:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002e76:	2303      	movs	r3, #3
 8002e78:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8002e7a:	2306      	movs	r3, #6
 8002e7c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002e7e:	f107 0314 	add.w	r3, r7, #20
 8002e82:	4619      	mov	r1, r3
 8002e84:	4837      	ldr	r0, [pc, #220]	@ (8002f64 <HAL_SPI_MspInit+0x158>)
 8002e86:	f00c fffb 	bl	800fe80 <HAL_GPIO_Init>

    /* SPI3 DMA Init */
    /* SPI3_TX Init */
    hdma_spi3_tx.Instance = DMA1_Stream7;
 8002e8a:	4b37      	ldr	r3, [pc, #220]	@ (8002f68 <HAL_SPI_MspInit+0x15c>)
 8002e8c:	4a37      	ldr	r2, [pc, #220]	@ (8002f6c <HAL_SPI_MspInit+0x160>)
 8002e8e:	601a      	str	r2, [r3, #0]
    hdma_spi3_tx.Init.Channel = DMA_CHANNEL_0;
 8002e90:	4b35      	ldr	r3, [pc, #212]	@ (8002f68 <HAL_SPI_MspInit+0x15c>)
 8002e92:	2200      	movs	r2, #0
 8002e94:	605a      	str	r2, [r3, #4]
    hdma_spi3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002e96:	4b34      	ldr	r3, [pc, #208]	@ (8002f68 <HAL_SPI_MspInit+0x15c>)
 8002e98:	2240      	movs	r2, #64	@ 0x40
 8002e9a:	609a      	str	r2, [r3, #8]
    hdma_spi3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002e9c:	4b32      	ldr	r3, [pc, #200]	@ (8002f68 <HAL_SPI_MspInit+0x15c>)
 8002e9e:	2200      	movs	r2, #0
 8002ea0:	60da      	str	r2, [r3, #12]
    hdma_spi3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002ea2:	4b31      	ldr	r3, [pc, #196]	@ (8002f68 <HAL_SPI_MspInit+0x15c>)
 8002ea4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002ea8:	611a      	str	r2, [r3, #16]
    hdma_spi3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002eaa:	4b2f      	ldr	r3, [pc, #188]	@ (8002f68 <HAL_SPI_MspInit+0x15c>)
 8002eac:	2200      	movs	r2, #0
 8002eae:	615a      	str	r2, [r3, #20]
    hdma_spi3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002eb0:	4b2d      	ldr	r3, [pc, #180]	@ (8002f68 <HAL_SPI_MspInit+0x15c>)
 8002eb2:	2200      	movs	r2, #0
 8002eb4:	619a      	str	r2, [r3, #24]
    hdma_spi3_tx.Init.Mode = DMA_NORMAL;
 8002eb6:	4b2c      	ldr	r3, [pc, #176]	@ (8002f68 <HAL_SPI_MspInit+0x15c>)
 8002eb8:	2200      	movs	r2, #0
 8002eba:	61da      	str	r2, [r3, #28]
    hdma_spi3_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8002ebc:	4b2a      	ldr	r3, [pc, #168]	@ (8002f68 <HAL_SPI_MspInit+0x15c>)
 8002ebe:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002ec2:	621a      	str	r2, [r3, #32]
    hdma_spi3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002ec4:	4b28      	ldr	r3, [pc, #160]	@ (8002f68 <HAL_SPI_MspInit+0x15c>)
 8002ec6:	2200      	movs	r2, #0
 8002ec8:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi3_tx) != HAL_OK)
 8002eca:	4827      	ldr	r0, [pc, #156]	@ (8002f68 <HAL_SPI_MspInit+0x15c>)
 8002ecc:	f00c fc46 	bl	800f75c <HAL_DMA_Init>
 8002ed0:	4603      	mov	r3, r0
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d001      	beq.n	8002eda <HAL_SPI_MspInit+0xce>
    {
      Error_Handler();
 8002ed6:	f7ff ff5d 	bl	8002d94 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi3_tx);
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	4a22      	ldr	r2, [pc, #136]	@ (8002f68 <HAL_SPI_MspInit+0x15c>)
 8002ede:	649a      	str	r2, [r3, #72]	@ 0x48
 8002ee0:	4a21      	ldr	r2, [pc, #132]	@ (8002f68 <HAL_SPI_MspInit+0x15c>)
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SPI3_RX Init */
    hdma_spi3_rx.Instance = DMA1_Stream0;
 8002ee6:	4b22      	ldr	r3, [pc, #136]	@ (8002f70 <HAL_SPI_MspInit+0x164>)
 8002ee8:	4a22      	ldr	r2, [pc, #136]	@ (8002f74 <HAL_SPI_MspInit+0x168>)
 8002eea:	601a      	str	r2, [r3, #0]
    hdma_spi3_rx.Init.Channel = DMA_CHANNEL_0;
 8002eec:	4b20      	ldr	r3, [pc, #128]	@ (8002f70 <HAL_SPI_MspInit+0x164>)
 8002eee:	2200      	movs	r2, #0
 8002ef0:	605a      	str	r2, [r3, #4]
    hdma_spi3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002ef2:	4b1f      	ldr	r3, [pc, #124]	@ (8002f70 <HAL_SPI_MspInit+0x164>)
 8002ef4:	2200      	movs	r2, #0
 8002ef6:	609a      	str	r2, [r3, #8]
    hdma_spi3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002ef8:	4b1d      	ldr	r3, [pc, #116]	@ (8002f70 <HAL_SPI_MspInit+0x164>)
 8002efa:	2200      	movs	r2, #0
 8002efc:	60da      	str	r2, [r3, #12]
    hdma_spi3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002efe:	4b1c      	ldr	r3, [pc, #112]	@ (8002f70 <HAL_SPI_MspInit+0x164>)
 8002f00:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002f04:	611a      	str	r2, [r3, #16]
    hdma_spi3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002f06:	4b1a      	ldr	r3, [pc, #104]	@ (8002f70 <HAL_SPI_MspInit+0x164>)
 8002f08:	2200      	movs	r2, #0
 8002f0a:	615a      	str	r2, [r3, #20]
    hdma_spi3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002f0c:	4b18      	ldr	r3, [pc, #96]	@ (8002f70 <HAL_SPI_MspInit+0x164>)
 8002f0e:	2200      	movs	r2, #0
 8002f10:	619a      	str	r2, [r3, #24]
    hdma_spi3_rx.Init.Mode = DMA_NORMAL;
 8002f12:	4b17      	ldr	r3, [pc, #92]	@ (8002f70 <HAL_SPI_MspInit+0x164>)
 8002f14:	2200      	movs	r2, #0
 8002f16:	61da      	str	r2, [r3, #28]
    hdma_spi3_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8002f18:	4b15      	ldr	r3, [pc, #84]	@ (8002f70 <HAL_SPI_MspInit+0x164>)
 8002f1a:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002f1e:	621a      	str	r2, [r3, #32]
    hdma_spi3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002f20:	4b13      	ldr	r3, [pc, #76]	@ (8002f70 <HAL_SPI_MspInit+0x164>)
 8002f22:	2200      	movs	r2, #0
 8002f24:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi3_rx) != HAL_OK)
 8002f26:	4812      	ldr	r0, [pc, #72]	@ (8002f70 <HAL_SPI_MspInit+0x164>)
 8002f28:	f00c fc18 	bl	800f75c <HAL_DMA_Init>
 8002f2c:	4603      	mov	r3, r0
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d001      	beq.n	8002f36 <HAL_SPI_MspInit+0x12a>
    {
      Error_Handler();
 8002f32:	f7ff ff2f 	bl	8002d94 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi3_rx);
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	4a0d      	ldr	r2, [pc, #52]	@ (8002f70 <HAL_SPI_MspInit+0x164>)
 8002f3a:	64da      	str	r2, [r3, #76]	@ 0x4c
 8002f3c:	4a0c      	ldr	r2, [pc, #48]	@ (8002f70 <HAL_SPI_MspInit+0x164>)
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SPI3 interrupt Init */
    HAL_NVIC_SetPriority(SPI3_IRQn, 0, 0);
 8002f42:	2200      	movs	r2, #0
 8002f44:	2100      	movs	r1, #0
 8002f46:	2033      	movs	r0, #51	@ 0x33
 8002f48:	f00c fbd1 	bl	800f6ee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI3_IRQn);
 8002f4c:	2033      	movs	r0, #51	@ 0x33
 8002f4e:	f00c fbea 	bl	800f726 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8002f52:	bf00      	nop
 8002f54:	3728      	adds	r7, #40	@ 0x28
 8002f56:	46bd      	mov	sp, r7
 8002f58:	bd80      	pop	{r7, pc}
 8002f5a:	bf00      	nop
 8002f5c:	40003c00 	.word	0x40003c00
 8002f60:	40023800 	.word	0x40023800
 8002f64:	40020800 	.word	0x40020800
 8002f68:	20001020 	.word	0x20001020
 8002f6c:	400260b8 	.word	0x400260b8
 8002f70:	20001080 	.word	0x20001080
 8002f74:	40026010 	.word	0x40026010

08002f78 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002f78:	b580      	push	{r7, lr}
 8002f7a:	b082      	sub	sp, #8
 8002f7c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002f7e:	2300      	movs	r3, #0
 8002f80:	607b      	str	r3, [r7, #4]
 8002f82:	4b10      	ldr	r3, [pc, #64]	@ (8002fc4 <HAL_MspInit+0x4c>)
 8002f84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f86:	4a0f      	ldr	r2, [pc, #60]	@ (8002fc4 <HAL_MspInit+0x4c>)
 8002f88:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002f8c:	6453      	str	r3, [r2, #68]	@ 0x44
 8002f8e:	4b0d      	ldr	r3, [pc, #52]	@ (8002fc4 <HAL_MspInit+0x4c>)
 8002f90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f92:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002f96:	607b      	str	r3, [r7, #4]
 8002f98:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002f9a:	2300      	movs	r3, #0
 8002f9c:	603b      	str	r3, [r7, #0]
 8002f9e:	4b09      	ldr	r3, [pc, #36]	@ (8002fc4 <HAL_MspInit+0x4c>)
 8002fa0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fa2:	4a08      	ldr	r2, [pc, #32]	@ (8002fc4 <HAL_MspInit+0x4c>)
 8002fa4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002fa8:	6413      	str	r3, [r2, #64]	@ 0x40
 8002faa:	4b06      	ldr	r3, [pc, #24]	@ (8002fc4 <HAL_MspInit+0x4c>)
 8002fac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002fb2:	603b      	str	r3, [r7, #0]
 8002fb4:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8002fb6:	2007      	movs	r0, #7
 8002fb8:	f00c fb8e 	bl	800f6d8 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002fbc:	bf00      	nop
 8002fbe:	3708      	adds	r7, #8
 8002fc0:	46bd      	mov	sp, r7
 8002fc2:	bd80      	pop	{r7, pc}
 8002fc4:	40023800 	.word	0x40023800

08002fc8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002fc8:	b480      	push	{r7}
 8002fca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002fcc:	bf00      	nop
 8002fce:	e7fd      	b.n	8002fcc <NMI_Handler+0x4>

08002fd0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002fd0:	b480      	push	{r7}
 8002fd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002fd4:	bf00      	nop
 8002fd6:	e7fd      	b.n	8002fd4 <HardFault_Handler+0x4>

08002fd8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002fd8:	b480      	push	{r7}
 8002fda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002fdc:	bf00      	nop
 8002fde:	e7fd      	b.n	8002fdc <MemManage_Handler+0x4>

08002fe0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002fe0:	b480      	push	{r7}
 8002fe2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002fe4:	bf00      	nop
 8002fe6:	e7fd      	b.n	8002fe4 <BusFault_Handler+0x4>

08002fe8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002fe8:	b480      	push	{r7}
 8002fea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002fec:	bf00      	nop
 8002fee:	e7fd      	b.n	8002fec <UsageFault_Handler+0x4>

08002ff0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002ff0:	b480      	push	{r7}
 8002ff2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002ff4:	bf00      	nop
 8002ff6:	46bd      	mov	sp, r7
 8002ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ffc:	4770      	bx	lr

08002ffe <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002ffe:	b480      	push	{r7}
 8003000:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003002:	bf00      	nop
 8003004:	46bd      	mov	sp, r7
 8003006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800300a:	4770      	bx	lr

0800300c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800300c:	b480      	push	{r7}
 800300e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003010:	bf00      	nop
 8003012:	46bd      	mov	sp, r7
 8003014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003018:	4770      	bx	lr

0800301a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800301a:	b580      	push	{r7, lr}
 800301c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800301e:	f00c fa6b 	bl	800f4f8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003022:	bf00      	nop
 8003024:	bd80      	pop	{r7, pc}
	...

08003028 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8003028:	b580      	push	{r7, lr}
 800302a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_rx);
 800302c:	4802      	ldr	r0, [pc, #8]	@ (8003038 <DMA1_Stream0_IRQHandler+0x10>)
 800302e:	f00c fcbd 	bl	800f9ac <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8003032:	bf00      	nop
 8003034:	bd80      	pop	{r7, pc}
 8003036:	bf00      	nop
 8003038:	20001080 	.word	0x20001080

0800303c <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 800303c:	b580      	push	{r7, lr}
 800303e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8003040:	4802      	ldr	r0, [pc, #8]	@ (800304c <DMA1_Stream5_IRQHandler+0x10>)
 8003042:	f00c fcb3 	bl	800f9ac <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8003046:	bf00      	nop
 8003048:	bd80      	pop	{r7, pc}
 800304a:	bf00      	nop
 800304c:	2000121c 	.word	0x2000121c

08003050 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8003050:	b580      	push	{r7, lr}
 8003052:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8003054:	4802      	ldr	r0, [pc, #8]	@ (8003060 <DMA1_Stream6_IRQHandler+0x10>)
 8003056:	f00c fca9 	bl	800f9ac <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 800305a:	bf00      	nop
 800305c:	bd80      	pop	{r7, pc}
 800305e:	bf00      	nop
 8003060:	200011bc 	.word	0x200011bc

08003064 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8003064:	b580      	push	{r7, lr}
 8003066:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8003068:	4802      	ldr	r0, [pc, #8]	@ (8003074 <TIM2_IRQHandler+0x10>)
 800306a:	f00e fdfa 	bl	8011c62 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800306e:	bf00      	nop
 8003070:	bd80      	pop	{r7, pc}
 8003072:	bf00      	nop
 8003074:	200010e4 	.word	0x200010e4

08003078 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8003078:	b580      	push	{r7, lr}
 800307a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 800307c:	4802      	ldr	r0, [pc, #8]	@ (8003088 <TIM4_IRQHandler+0x10>)
 800307e:	f00e fdf0 	bl	8011c62 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8003082:	bf00      	nop
 8003084:	bd80      	pop	{r7, pc}
 8003086:	bf00      	nop
 8003088:	2000112c 	.word	0x2000112c

0800308c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800308c:	b580      	push	{r7, lr}
 800308e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8003090:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8003094:	f00d f8a2 	bl	80101dc <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(ACCEL_INT_Pin);
 8003098:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 800309c:	f00d f89e 	bl	80101dc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80030a0:	bf00      	nop
 80030a2:	bd80      	pop	{r7, pc}

080030a4 <DMA1_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA1 stream7 global interrupt.
  */
void DMA1_Stream7_IRQHandler(void)
{
 80030a4:	b580      	push	{r7, lr}
 80030a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream7_IRQn 0 */

  /* USER CODE END DMA1_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_tx);
 80030a8:	4802      	ldr	r0, [pc, #8]	@ (80030b4 <DMA1_Stream7_IRQHandler+0x10>)
 80030aa:	f00c fc7f 	bl	800f9ac <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream7_IRQn 1 */

  /* USER CODE END DMA1_Stream7_IRQn 1 */
}
 80030ae:	bf00      	nop
 80030b0:	bd80      	pop	{r7, pc}
 80030b2:	bf00      	nop
 80030b4:	20001020 	.word	0x20001020

080030b8 <SPI3_IRQHandler>:

/**
  * @brief This function handles SPI3 global interrupt.
  */
void SPI3_IRQHandler(void)
{
 80030b8:	b580      	push	{r7, lr}
 80030ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI3_IRQn 0 */

  /* USER CODE END SPI3_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi3);
 80030bc:	4802      	ldr	r0, [pc, #8]	@ (80030c8 <SPI3_IRQHandler+0x10>)
 80030be:	f00e f913 	bl	80112e8 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI3_IRQn 1 */

  /* USER CODE END SPI3_IRQn 1 */
}
 80030c2:	bf00      	nop
 80030c4:	bd80      	pop	{r7, pc}
 80030c6:	bf00      	nop
 80030c8:	20000fc8 	.word	0x20000fc8

080030cc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80030cc:	b480      	push	{r7}
 80030ce:	af00      	add	r7, sp, #0
  return 1;
 80030d0:	2301      	movs	r3, #1
}
 80030d2:	4618      	mov	r0, r3
 80030d4:	46bd      	mov	sp, r7
 80030d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030da:	4770      	bx	lr

080030dc <_kill>:

int _kill(int pid, int sig)
{
 80030dc:	b580      	push	{r7, lr}
 80030de:	b082      	sub	sp, #8
 80030e0:	af00      	add	r7, sp, #0
 80030e2:	6078      	str	r0, [r7, #4]
 80030e4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80030e6:	f012 fa3b 	bl	8015560 <__errno>
 80030ea:	4603      	mov	r3, r0
 80030ec:	2216      	movs	r2, #22
 80030ee:	601a      	str	r2, [r3, #0]
  return -1;
 80030f0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80030f4:	4618      	mov	r0, r3
 80030f6:	3708      	adds	r7, #8
 80030f8:	46bd      	mov	sp, r7
 80030fa:	bd80      	pop	{r7, pc}

080030fc <_exit>:

void _exit (int status)
{
 80030fc:	b580      	push	{r7, lr}
 80030fe:	b082      	sub	sp, #8
 8003100:	af00      	add	r7, sp, #0
 8003102:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003104:	f04f 31ff 	mov.w	r1, #4294967295
 8003108:	6878      	ldr	r0, [r7, #4]
 800310a:	f7ff ffe7 	bl	80030dc <_kill>
  while (1) {}    /* Make sure we hang here */
 800310e:	bf00      	nop
 8003110:	e7fd      	b.n	800310e <_exit+0x12>

08003112 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003112:	b580      	push	{r7, lr}
 8003114:	b086      	sub	sp, #24
 8003116:	af00      	add	r7, sp, #0
 8003118:	60f8      	str	r0, [r7, #12]
 800311a:	60b9      	str	r1, [r7, #8]
 800311c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800311e:	2300      	movs	r3, #0
 8003120:	617b      	str	r3, [r7, #20]
 8003122:	e00a      	b.n	800313a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003124:	f3af 8000 	nop.w
 8003128:	4601      	mov	r1, r0
 800312a:	68bb      	ldr	r3, [r7, #8]
 800312c:	1c5a      	adds	r2, r3, #1
 800312e:	60ba      	str	r2, [r7, #8]
 8003130:	b2ca      	uxtb	r2, r1
 8003132:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003134:	697b      	ldr	r3, [r7, #20]
 8003136:	3301      	adds	r3, #1
 8003138:	617b      	str	r3, [r7, #20]
 800313a:	697a      	ldr	r2, [r7, #20]
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	429a      	cmp	r2, r3
 8003140:	dbf0      	blt.n	8003124 <_read+0x12>
  }

  return len;
 8003142:	687b      	ldr	r3, [r7, #4]
}
 8003144:	4618      	mov	r0, r3
 8003146:	3718      	adds	r7, #24
 8003148:	46bd      	mov	sp, r7
 800314a:	bd80      	pop	{r7, pc}

0800314c <_close>:
  }
  return len;
}

int _close(int file)
{
 800314c:	b480      	push	{r7}
 800314e:	b083      	sub	sp, #12
 8003150:	af00      	add	r7, sp, #0
 8003152:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003154:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003158:	4618      	mov	r0, r3
 800315a:	370c      	adds	r7, #12
 800315c:	46bd      	mov	sp, r7
 800315e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003162:	4770      	bx	lr

08003164 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003164:	b480      	push	{r7}
 8003166:	b083      	sub	sp, #12
 8003168:	af00      	add	r7, sp, #0
 800316a:	6078      	str	r0, [r7, #4]
 800316c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800316e:	683b      	ldr	r3, [r7, #0]
 8003170:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003174:	605a      	str	r2, [r3, #4]
  return 0;
 8003176:	2300      	movs	r3, #0
}
 8003178:	4618      	mov	r0, r3
 800317a:	370c      	adds	r7, #12
 800317c:	46bd      	mov	sp, r7
 800317e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003182:	4770      	bx	lr

08003184 <_isatty>:

int _isatty(int file)
{
 8003184:	b480      	push	{r7}
 8003186:	b083      	sub	sp, #12
 8003188:	af00      	add	r7, sp, #0
 800318a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800318c:	2301      	movs	r3, #1
}
 800318e:	4618      	mov	r0, r3
 8003190:	370c      	adds	r7, #12
 8003192:	46bd      	mov	sp, r7
 8003194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003198:	4770      	bx	lr

0800319a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800319a:	b480      	push	{r7}
 800319c:	b085      	sub	sp, #20
 800319e:	af00      	add	r7, sp, #0
 80031a0:	60f8      	str	r0, [r7, #12]
 80031a2:	60b9      	str	r1, [r7, #8]
 80031a4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80031a6:	2300      	movs	r3, #0
}
 80031a8:	4618      	mov	r0, r3
 80031aa:	3714      	adds	r7, #20
 80031ac:	46bd      	mov	sp, r7
 80031ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031b2:	4770      	bx	lr

080031b4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80031b4:	b580      	push	{r7, lr}
 80031b6:	b086      	sub	sp, #24
 80031b8:	af00      	add	r7, sp, #0
 80031ba:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80031bc:	4a14      	ldr	r2, [pc, #80]	@ (8003210 <_sbrk+0x5c>)
 80031be:	4b15      	ldr	r3, [pc, #84]	@ (8003214 <_sbrk+0x60>)
 80031c0:	1ad3      	subs	r3, r2, r3
 80031c2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80031c4:	697b      	ldr	r3, [r7, #20]
 80031c6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80031c8:	4b13      	ldr	r3, [pc, #76]	@ (8003218 <_sbrk+0x64>)
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d102      	bne.n	80031d6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80031d0:	4b11      	ldr	r3, [pc, #68]	@ (8003218 <_sbrk+0x64>)
 80031d2:	4a12      	ldr	r2, [pc, #72]	@ (800321c <_sbrk+0x68>)
 80031d4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80031d6:	4b10      	ldr	r3, [pc, #64]	@ (8003218 <_sbrk+0x64>)
 80031d8:	681a      	ldr	r2, [r3, #0]
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	4413      	add	r3, r2
 80031de:	693a      	ldr	r2, [r7, #16]
 80031e0:	429a      	cmp	r2, r3
 80031e2:	d207      	bcs.n	80031f4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80031e4:	f012 f9bc 	bl	8015560 <__errno>
 80031e8:	4603      	mov	r3, r0
 80031ea:	220c      	movs	r2, #12
 80031ec:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80031ee:	f04f 33ff 	mov.w	r3, #4294967295
 80031f2:	e009      	b.n	8003208 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80031f4:	4b08      	ldr	r3, [pc, #32]	@ (8003218 <_sbrk+0x64>)
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80031fa:	4b07      	ldr	r3, [pc, #28]	@ (8003218 <_sbrk+0x64>)
 80031fc:	681a      	ldr	r2, [r3, #0]
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	4413      	add	r3, r2
 8003202:	4a05      	ldr	r2, [pc, #20]	@ (8003218 <_sbrk+0x64>)
 8003204:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003206:	68fb      	ldr	r3, [r7, #12]
}
 8003208:	4618      	mov	r0, r3
 800320a:	3718      	adds	r7, #24
 800320c:	46bd      	mov	sp, r7
 800320e:	bd80      	pop	{r7, pc}
 8003210:	20020000 	.word	0x20020000
 8003214:	00000400 	.word	0x00000400
 8003218:	200010e0 	.word	0x200010e0
 800321c:	20001a48 	.word	0x20001a48

08003220 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003220:	b480      	push	{r7}
 8003222:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003224:	4b06      	ldr	r3, [pc, #24]	@ (8003240 <SystemInit+0x20>)
 8003226:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800322a:	4a05      	ldr	r2, [pc, #20]	@ (8003240 <SystemInit+0x20>)
 800322c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003230:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003234:	bf00      	nop
 8003236:	46bd      	mov	sp, r7
 8003238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800323c:	4770      	bx	lr
 800323e:	bf00      	nop
 8003240:	e000ed00 	.word	0xe000ed00

08003244 <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim4;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8003244:	b580      	push	{r7, lr}
 8003246:	b086      	sub	sp, #24
 8003248:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800324a:	f107 0308 	add.w	r3, r7, #8
 800324e:	2200      	movs	r2, #0
 8003250:	601a      	str	r2, [r3, #0]
 8003252:	605a      	str	r2, [r3, #4]
 8003254:	609a      	str	r2, [r3, #8]
 8003256:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003258:	463b      	mov	r3, r7
 800325a:	2200      	movs	r2, #0
 800325c:	601a      	str	r2, [r3, #0]
 800325e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8003260:	4b1d      	ldr	r3, [pc, #116]	@ (80032d8 <MX_TIM2_Init+0x94>)
 8003262:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8003266:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8003268:	4b1b      	ldr	r3, [pc, #108]	@ (80032d8 <MX_TIM2_Init+0x94>)
 800326a:	2200      	movs	r2, #0
 800326c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800326e:	4b1a      	ldr	r3, [pc, #104]	@ (80032d8 <MX_TIM2_Init+0x94>)
 8003270:	2200      	movs	r2, #0
 8003272:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8003274:	4b18      	ldr	r3, [pc, #96]	@ (80032d8 <MX_TIM2_Init+0x94>)
 8003276:	f04f 32ff 	mov.w	r2, #4294967295
 800327a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800327c:	4b16      	ldr	r3, [pc, #88]	@ (80032d8 <MX_TIM2_Init+0x94>)
 800327e:	2200      	movs	r2, #0
 8003280:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003282:	4b15      	ldr	r3, [pc, #84]	@ (80032d8 <MX_TIM2_Init+0x94>)
 8003284:	2200      	movs	r2, #0
 8003286:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8003288:	4813      	ldr	r0, [pc, #76]	@ (80032d8 <MX_TIM2_Init+0x94>)
 800328a:	f00e fbfb 	bl	8011a84 <HAL_TIM_Base_Init>
 800328e:	4603      	mov	r3, r0
 8003290:	2b00      	cmp	r3, #0
 8003292:	d001      	beq.n	8003298 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8003294:	f7ff fd7e 	bl	8002d94 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003298:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800329c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800329e:	f107 0308 	add.w	r3, r7, #8
 80032a2:	4619      	mov	r1, r3
 80032a4:	480c      	ldr	r0, [pc, #48]	@ (80032d8 <MX_TIM2_Init+0x94>)
 80032a6:	f00e fdcc 	bl	8011e42 <HAL_TIM_ConfigClockSource>
 80032aa:	4603      	mov	r3, r0
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d001      	beq.n	80032b4 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80032b0:	f7ff fd70 	bl	8002d94 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80032b4:	2300      	movs	r3, #0
 80032b6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80032b8:	2300      	movs	r3, #0
 80032ba:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80032bc:	463b      	mov	r3, r7
 80032be:	4619      	mov	r1, r3
 80032c0:	4805      	ldr	r0, [pc, #20]	@ (80032d8 <MX_TIM2_Init+0x94>)
 80032c2:	f00e fffd 	bl	80122c0 <HAL_TIMEx_MasterConfigSynchronization>
 80032c6:	4603      	mov	r3, r0
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d001      	beq.n	80032d0 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80032cc:	f7ff fd62 	bl	8002d94 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80032d0:	bf00      	nop
 80032d2:	3718      	adds	r7, #24
 80032d4:	46bd      	mov	sp, r7
 80032d6:	bd80      	pop	{r7, pc}
 80032d8:	200010e4 	.word	0x200010e4

080032dc <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 80032dc:	b580      	push	{r7, lr}
 80032de:	b086      	sub	sp, #24
 80032e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80032e2:	f107 0308 	add.w	r3, r7, #8
 80032e6:	2200      	movs	r2, #0
 80032e8:	601a      	str	r2, [r3, #0]
 80032ea:	605a      	str	r2, [r3, #4]
 80032ec:	609a      	str	r2, [r3, #8]
 80032ee:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80032f0:	463b      	mov	r3, r7
 80032f2:	2200      	movs	r2, #0
 80032f4:	601a      	str	r2, [r3, #0]
 80032f6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80032f8:	4b1d      	ldr	r3, [pc, #116]	@ (8003370 <MX_TIM4_Init+0x94>)
 80032fa:	4a1e      	ldr	r2, [pc, #120]	@ (8003374 <MX_TIM4_Init+0x98>)
 80032fc:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 80032fe:	4b1c      	ldr	r3, [pc, #112]	@ (8003370 <MX_TIM4_Init+0x94>)
 8003300:	2200      	movs	r2, #0
 8003302:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003304:	4b1a      	ldr	r3, [pc, #104]	@ (8003370 <MX_TIM4_Init+0x94>)
 8003306:	2200      	movs	r2, #0
 8003308:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 800330a:	4b19      	ldr	r3, [pc, #100]	@ (8003370 <MX_TIM4_Init+0x94>)
 800330c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003310:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003312:	4b17      	ldr	r3, [pc, #92]	@ (8003370 <MX_TIM4_Init+0x94>)
 8003314:	2200      	movs	r2, #0
 8003316:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003318:	4b15      	ldr	r3, [pc, #84]	@ (8003370 <MX_TIM4_Init+0x94>)
 800331a:	2200      	movs	r2, #0
 800331c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 800331e:	4814      	ldr	r0, [pc, #80]	@ (8003370 <MX_TIM4_Init+0x94>)
 8003320:	f00e fbb0 	bl	8011a84 <HAL_TIM_Base_Init>
 8003324:	4603      	mov	r3, r0
 8003326:	2b00      	cmp	r3, #0
 8003328:	d001      	beq.n	800332e <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 800332a:	f7ff fd33 	bl	8002d94 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800332e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003332:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8003334:	f107 0308 	add.w	r3, r7, #8
 8003338:	4619      	mov	r1, r3
 800333a:	480d      	ldr	r0, [pc, #52]	@ (8003370 <MX_TIM4_Init+0x94>)
 800333c:	f00e fd81 	bl	8011e42 <HAL_TIM_ConfigClockSource>
 8003340:	4603      	mov	r3, r0
 8003342:	2b00      	cmp	r3, #0
 8003344:	d001      	beq.n	800334a <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 8003346:	f7ff fd25 	bl	8002d94 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800334a:	2300      	movs	r3, #0
 800334c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800334e:	2300      	movs	r3, #0
 8003350:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8003352:	463b      	mov	r3, r7
 8003354:	4619      	mov	r1, r3
 8003356:	4806      	ldr	r0, [pc, #24]	@ (8003370 <MX_TIM4_Init+0x94>)
 8003358:	f00e ffb2 	bl	80122c0 <HAL_TIMEx_MasterConfigSynchronization>
 800335c:	4603      	mov	r3, r0
 800335e:	2b00      	cmp	r3, #0
 8003360:	d001      	beq.n	8003366 <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 8003362:	f7ff fd17 	bl	8002d94 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8003366:	bf00      	nop
 8003368:	3718      	adds	r7, #24
 800336a:	46bd      	mov	sp, r7
 800336c:	bd80      	pop	{r7, pc}
 800336e:	bf00      	nop
 8003370:	2000112c 	.word	0x2000112c
 8003374:	40000800 	.word	0x40000800

08003378 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8003378:	b580      	push	{r7, lr}
 800337a:	b084      	sub	sp, #16
 800337c:	af00      	add	r7, sp, #0
 800337e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003388:	d116      	bne.n	80033b8 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800338a:	2300      	movs	r3, #0
 800338c:	60fb      	str	r3, [r7, #12]
 800338e:	4b1a      	ldr	r3, [pc, #104]	@ (80033f8 <HAL_TIM_Base_MspInit+0x80>)
 8003390:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003392:	4a19      	ldr	r2, [pc, #100]	@ (80033f8 <HAL_TIM_Base_MspInit+0x80>)
 8003394:	f043 0301 	orr.w	r3, r3, #1
 8003398:	6413      	str	r3, [r2, #64]	@ 0x40
 800339a:	4b17      	ldr	r3, [pc, #92]	@ (80033f8 <HAL_TIM_Base_MspInit+0x80>)
 800339c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800339e:	f003 0301 	and.w	r3, r3, #1
 80033a2:	60fb      	str	r3, [r7, #12]
 80033a4:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80033a6:	2200      	movs	r2, #0
 80033a8:	2100      	movs	r1, #0
 80033aa:	201c      	movs	r0, #28
 80033ac:	f00c f99f 	bl	800f6ee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80033b0:	201c      	movs	r0, #28
 80033b2:	f00c f9b8 	bl	800f726 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 80033b6:	e01a      	b.n	80033ee <HAL_TIM_Base_MspInit+0x76>
  else if(tim_baseHandle->Instance==TIM4)
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	4a0f      	ldr	r2, [pc, #60]	@ (80033fc <HAL_TIM_Base_MspInit+0x84>)
 80033be:	4293      	cmp	r3, r2
 80033c0:	d115      	bne.n	80033ee <HAL_TIM_Base_MspInit+0x76>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80033c2:	2300      	movs	r3, #0
 80033c4:	60bb      	str	r3, [r7, #8]
 80033c6:	4b0c      	ldr	r3, [pc, #48]	@ (80033f8 <HAL_TIM_Base_MspInit+0x80>)
 80033c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033ca:	4a0b      	ldr	r2, [pc, #44]	@ (80033f8 <HAL_TIM_Base_MspInit+0x80>)
 80033cc:	f043 0304 	orr.w	r3, r3, #4
 80033d0:	6413      	str	r3, [r2, #64]	@ 0x40
 80033d2:	4b09      	ldr	r3, [pc, #36]	@ (80033f8 <HAL_TIM_Base_MspInit+0x80>)
 80033d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033d6:	f003 0304 	and.w	r3, r3, #4
 80033da:	60bb      	str	r3, [r7, #8]
 80033dc:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 80033de:	2200      	movs	r2, #0
 80033e0:	2100      	movs	r1, #0
 80033e2:	201e      	movs	r0, #30
 80033e4:	f00c f983 	bl	800f6ee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80033e8:	201e      	movs	r0, #30
 80033ea:	f00c f99c 	bl	800f726 <HAL_NVIC_EnableIRQ>
}
 80033ee:	bf00      	nop
 80033f0:	3710      	adds	r7, #16
 80033f2:	46bd      	mov	sp, r7
 80033f4:	bd80      	pop	{r7, pc}
 80033f6:	bf00      	nop
 80033f8:	40023800 	.word	0x40023800
 80033fc:	40000800 	.word	0x40000800

08003400 <timer_configure_timebase>:
  }
}

/* USER CODE BEGIN 1 */
int timer_configure_timebase(TIM_HandleTypeDef* tim_baseHandle, uint32_t frequency)
{
 8003400:	b580      	push	{r7, lr}
 8003402:	b084      	sub	sp, #16
 8003404:	af00      	add	r7, sp, #0
 8003406:	6078      	str	r0, [r7, #4]
 8003408:	6039      	str	r1, [r7, #0]
  uint32_t prescaler;
  
  /* Compute the prescaler value for the requested frequency */
	prescaler = (SystemCoreClock / 2 / frequency) - 1;
 800340a:	4b30      	ldr	r3, [pc, #192]	@ (80034cc <timer_configure_timebase+0xcc>)
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	085a      	lsrs	r2, r3, #1
 8003410:	683b      	ldr	r3, [r7, #0]
 8003412:	fbb2 f3f3 	udiv	r3, r2, r3
 8003416:	3b01      	subs	r3, #1
 8003418:	60fb      	str	r3, [r7, #12]
	if(prescaler > UINT16_MAX)
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003420:	d302      	bcc.n	8003428 <timer_configure_timebase+0x28>
		return -1;
 8003422:	f04f 33ff 	mov.w	r3, #4294967295
 8003426:	e04c      	b.n	80034c2 <timer_configure_timebase+0xc2>

  if(tim_baseHandle->Instance==TIM2) {
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003430:	d120      	bne.n	8003474 <timer_configure_timebase+0x74>
    htim2.Init.RepetitionCounter = 0x0000;
 8003432:	4b27      	ldr	r3, [pc, #156]	@ (80034d0 <timer_configure_timebase+0xd0>)
 8003434:	2200      	movs	r2, #0
 8003436:	615a      	str	r2, [r3, #20]
    htim2.Init.Prescaler = (uint16_t)prescaler;
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	b29b      	uxth	r3, r3
 800343c:	461a      	mov	r2, r3
 800343e:	4b24      	ldr	r3, [pc, #144]	@ (80034d0 <timer_configure_timebase+0xd0>)
 8003440:	605a      	str	r2, [r3, #4]
    htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003442:	4b23      	ldr	r3, [pc, #140]	@ (80034d0 <timer_configure_timebase+0xd0>)
 8003444:	2200      	movs	r2, #0
 8003446:	611a      	str	r2, [r3, #16]
    htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003448:	4b21      	ldr	r3, [pc, #132]	@ (80034d0 <timer_configure_timebase+0xd0>)
 800344a:	2200      	movs	r2, #0
 800344c:	609a      	str	r2, [r3, #8]
    htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800344e:	4b20      	ldr	r3, [pc, #128]	@ (80034d0 <timer_configure_timebase+0xd0>)
 8003450:	2200      	movs	r2, #0
 8003452:	619a      	str	r2, [r3, #24]

    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 8003454:	2200      	movs	r2, #0
 8003456:	2105      	movs	r1, #5
 8003458:	201c      	movs	r0, #28
 800345a:	f00c f948 	bl	800f6ee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800345e:	201c      	movs	r0, #28
 8003460:	f00c f961 	bl	800f726 <HAL_NVIC_EnableIRQ>

    if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8003464:	481a      	ldr	r0, [pc, #104]	@ (80034d0 <timer_configure_timebase+0xd0>)
 8003466:	f00e fb0d 	bl	8011a84 <HAL_TIM_Base_Init>
 800346a:	4603      	mov	r3, r0
 800346c:	2b00      	cmp	r3, #0
 800346e:	d001      	beq.n	8003474 <timer_configure_timebase+0x74>
	{
      Error_Handler();
 8003470:	f7ff fc90 	bl	8002d94 <Error_Handler>
	}

  }

  if(tim_baseHandle->Instance==TIM4) {
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	4a16      	ldr	r2, [pc, #88]	@ (80034d4 <timer_configure_timebase+0xd4>)
 800347a:	4293      	cmp	r3, r2
 800347c:	d120      	bne.n	80034c0 <timer_configure_timebase+0xc0>
    htim4.Init.RepetitionCounter = 0x0000;
 800347e:	4b16      	ldr	r3, [pc, #88]	@ (80034d8 <timer_configure_timebase+0xd8>)
 8003480:	2200      	movs	r2, #0
 8003482:	615a      	str	r2, [r3, #20]
    htim4.Init.Prescaler = (uint16_t)prescaler;
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	b29b      	uxth	r3, r3
 8003488:	461a      	mov	r2, r3
 800348a:	4b13      	ldr	r3, [pc, #76]	@ (80034d8 <timer_configure_timebase+0xd8>)
 800348c:	605a      	str	r2, [r3, #4]
    htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800348e:	4b12      	ldr	r3, [pc, #72]	@ (80034d8 <timer_configure_timebase+0xd8>)
 8003490:	2200      	movs	r2, #0
 8003492:	611a      	str	r2, [r3, #16]
    htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003494:	4b10      	ldr	r3, [pc, #64]	@ (80034d8 <timer_configure_timebase+0xd8>)
 8003496:	2200      	movs	r2, #0
 8003498:	609a      	str	r2, [r3, #8]
    htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800349a:	4b0f      	ldr	r3, [pc, #60]	@ (80034d8 <timer_configure_timebase+0xd8>)
 800349c:	2200      	movs	r2, #0
 800349e:	619a      	str	r2, [r3, #24]

    if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80034a0:	480d      	ldr	r0, [pc, #52]	@ (80034d8 <timer_configure_timebase+0xd8>)
 80034a2:	f00e faef 	bl	8011a84 <HAL_TIM_Base_Init>
 80034a6:	4603      	mov	r3, r0
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d001      	beq.n	80034b0 <timer_configure_timebase+0xb0>
    {
	  Error_Handler();
 80034ac:	f7ff fc72 	bl	8002d94 <Error_Handler>
    }

    HAL_NVIC_SetPriority(TIM4_IRQn, 5, 0);
 80034b0:	2200      	movs	r2, #0
 80034b2:	2105      	movs	r1, #5
 80034b4:	201e      	movs	r0, #30
 80034b6:	f00c f91a 	bl	800f6ee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80034ba:	201e      	movs	r0, #30
 80034bc:	f00c f933 	bl	800f726 <HAL_NVIC_EnableIRQ>

  }
  return 0;
 80034c0:	2300      	movs	r3, #0
}
 80034c2:	4618      	mov	r0, r3
 80034c4:	3710      	adds	r7, #16
 80034c6:	46bd      	mov	sp, r7
 80034c8:	bd80      	pop	{r7, pc}
 80034ca:	bf00      	nop
 80034cc:	20000000 	.word	0x20000000
 80034d0:	200010e4 	.word	0x200010e4
 80034d4:	40000800 	.word	0x40000800
 80034d8:	2000112c 	.word	0x2000112c

080034dc <MX_USART2_UART_Init>:
DMA_HandleTypeDef hdma_usart2_rx;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80034dc:	b580      	push	{r7, lr}
 80034de:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80034e0:	4b11      	ldr	r3, [pc, #68]	@ (8003528 <MX_USART2_UART_Init+0x4c>)
 80034e2:	4a12      	ldr	r2, [pc, #72]	@ (800352c <MX_USART2_UART_Init+0x50>)
 80034e4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 921600;
 80034e6:	4b10      	ldr	r3, [pc, #64]	@ (8003528 <MX_USART2_UART_Init+0x4c>)
 80034e8:	f44f 2261 	mov.w	r2, #921600	@ 0xe1000
 80034ec:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80034ee:	4b0e      	ldr	r3, [pc, #56]	@ (8003528 <MX_USART2_UART_Init+0x4c>)
 80034f0:	2200      	movs	r2, #0
 80034f2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80034f4:	4b0c      	ldr	r3, [pc, #48]	@ (8003528 <MX_USART2_UART_Init+0x4c>)
 80034f6:	2200      	movs	r2, #0
 80034f8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80034fa:	4b0b      	ldr	r3, [pc, #44]	@ (8003528 <MX_USART2_UART_Init+0x4c>)
 80034fc:	2200      	movs	r2, #0
 80034fe:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003500:	4b09      	ldr	r3, [pc, #36]	@ (8003528 <MX_USART2_UART_Init+0x4c>)
 8003502:	220c      	movs	r2, #12
 8003504:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003506:	4b08      	ldr	r3, [pc, #32]	@ (8003528 <MX_USART2_UART_Init+0x4c>)
 8003508:	2200      	movs	r2, #0
 800350a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800350c:	4b06      	ldr	r3, [pc, #24]	@ (8003528 <MX_USART2_UART_Init+0x4c>)
 800350e:	2200      	movs	r2, #0
 8003510:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8003512:	4805      	ldr	r0, [pc, #20]	@ (8003528 <MX_USART2_UART_Init+0x4c>)
 8003514:	f00e ff64 	bl	80123e0 <HAL_UART_Init>
 8003518:	4603      	mov	r3, r0
 800351a:	2b00      	cmp	r3, #0
 800351c:	d001      	beq.n	8003522 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800351e:	f7ff fc39 	bl	8002d94 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8003522:	bf00      	nop
 8003524:	bd80      	pop	{r7, pc}
 8003526:	bf00      	nop
 8003528:	20001174 	.word	0x20001174
 800352c:	40004400 	.word	0x40004400

08003530 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003530:	b580      	push	{r7, lr}
 8003532:	b08a      	sub	sp, #40	@ 0x28
 8003534:	af00      	add	r7, sp, #0
 8003536:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003538:	f107 0314 	add.w	r3, r7, #20
 800353c:	2200      	movs	r2, #0
 800353e:	601a      	str	r2, [r3, #0]
 8003540:	605a      	str	r2, [r3, #4]
 8003542:	609a      	str	r2, [r3, #8]
 8003544:	60da      	str	r2, [r3, #12]
 8003546:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	4a48      	ldr	r2, [pc, #288]	@ (8003670 <HAL_UART_MspInit+0x140>)
 800354e:	4293      	cmp	r3, r2
 8003550:	f040 808a 	bne.w	8003668 <HAL_UART_MspInit+0x138>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8003554:	2300      	movs	r3, #0
 8003556:	613b      	str	r3, [r7, #16]
 8003558:	4b46      	ldr	r3, [pc, #280]	@ (8003674 <HAL_UART_MspInit+0x144>)
 800355a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800355c:	4a45      	ldr	r2, [pc, #276]	@ (8003674 <HAL_UART_MspInit+0x144>)
 800355e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003562:	6413      	str	r3, [r2, #64]	@ 0x40
 8003564:	4b43      	ldr	r3, [pc, #268]	@ (8003674 <HAL_UART_MspInit+0x144>)
 8003566:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003568:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800356c:	613b      	str	r3, [r7, #16]
 800356e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003570:	2300      	movs	r3, #0
 8003572:	60fb      	str	r3, [r7, #12]
 8003574:	4b3f      	ldr	r3, [pc, #252]	@ (8003674 <HAL_UART_MspInit+0x144>)
 8003576:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003578:	4a3e      	ldr	r2, [pc, #248]	@ (8003674 <HAL_UART_MspInit+0x144>)
 800357a:	f043 0301 	orr.w	r3, r3, #1
 800357e:	6313      	str	r3, [r2, #48]	@ 0x30
 8003580:	4b3c      	ldr	r3, [pc, #240]	@ (8003674 <HAL_UART_MspInit+0x144>)
 8003582:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003584:	f003 0301 	and.w	r3, r3, #1
 8003588:	60fb      	str	r3, [r7, #12]
 800358a:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800358c:	230c      	movs	r3, #12
 800358e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003590:	2302      	movs	r3, #2
 8003592:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003594:	2300      	movs	r3, #0
 8003596:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003598:	2303      	movs	r3, #3
 800359a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800359c:	2307      	movs	r3, #7
 800359e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80035a0:	f107 0314 	add.w	r3, r7, #20
 80035a4:	4619      	mov	r1, r3
 80035a6:	4834      	ldr	r0, [pc, #208]	@ (8003678 <HAL_UART_MspInit+0x148>)
 80035a8:	f00c fc6a 	bl	800fe80 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Stream6;
 80035ac:	4b33      	ldr	r3, [pc, #204]	@ (800367c <HAL_UART_MspInit+0x14c>)
 80035ae:	4a34      	ldr	r2, [pc, #208]	@ (8003680 <HAL_UART_MspInit+0x150>)
 80035b0:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 80035b2:	4b32      	ldr	r3, [pc, #200]	@ (800367c <HAL_UART_MspInit+0x14c>)
 80035b4:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80035b8:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80035ba:	4b30      	ldr	r3, [pc, #192]	@ (800367c <HAL_UART_MspInit+0x14c>)
 80035bc:	2240      	movs	r2, #64	@ 0x40
 80035be:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80035c0:	4b2e      	ldr	r3, [pc, #184]	@ (800367c <HAL_UART_MspInit+0x14c>)
 80035c2:	2200      	movs	r2, #0
 80035c4:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80035c6:	4b2d      	ldr	r3, [pc, #180]	@ (800367c <HAL_UART_MspInit+0x14c>)
 80035c8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80035cc:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80035ce:	4b2b      	ldr	r3, [pc, #172]	@ (800367c <HAL_UART_MspInit+0x14c>)
 80035d0:	2200      	movs	r2, #0
 80035d2:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80035d4:	4b29      	ldr	r3, [pc, #164]	@ (800367c <HAL_UART_MspInit+0x14c>)
 80035d6:	2200      	movs	r2, #0
 80035d8:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 80035da:	4b28      	ldr	r3, [pc, #160]	@ (800367c <HAL_UART_MspInit+0x14c>)
 80035dc:	2200      	movs	r2, #0
 80035de:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 80035e0:	4b26      	ldr	r3, [pc, #152]	@ (800367c <HAL_UART_MspInit+0x14c>)
 80035e2:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80035e6:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80035e8:	4b24      	ldr	r3, [pc, #144]	@ (800367c <HAL_UART_MspInit+0x14c>)
 80035ea:	2200      	movs	r2, #0
 80035ec:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 80035ee:	4823      	ldr	r0, [pc, #140]	@ (800367c <HAL_UART_MspInit+0x14c>)
 80035f0:	f00c f8b4 	bl	800f75c <HAL_DMA_Init>
 80035f4:	4603      	mov	r3, r0
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d001      	beq.n	80035fe <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 80035fa:	f7ff fbcb 	bl	8002d94 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	4a1e      	ldr	r2, [pc, #120]	@ (800367c <HAL_UART_MspInit+0x14c>)
 8003602:	639a      	str	r2, [r3, #56]	@ 0x38
 8003604:	4a1d      	ldr	r2, [pc, #116]	@ (800367c <HAL_UART_MspInit+0x14c>)
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream5;
 800360a:	4b1e      	ldr	r3, [pc, #120]	@ (8003684 <HAL_UART_MspInit+0x154>)
 800360c:	4a1e      	ldr	r2, [pc, #120]	@ (8003688 <HAL_UART_MspInit+0x158>)
 800360e:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8003610:	4b1c      	ldr	r3, [pc, #112]	@ (8003684 <HAL_UART_MspInit+0x154>)
 8003612:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8003616:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003618:	4b1a      	ldr	r3, [pc, #104]	@ (8003684 <HAL_UART_MspInit+0x154>)
 800361a:	2200      	movs	r2, #0
 800361c:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800361e:	4b19      	ldr	r3, [pc, #100]	@ (8003684 <HAL_UART_MspInit+0x154>)
 8003620:	2200      	movs	r2, #0
 8003622:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003624:	4b17      	ldr	r3, [pc, #92]	@ (8003684 <HAL_UART_MspInit+0x154>)
 8003626:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800362a:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800362c:	4b15      	ldr	r3, [pc, #84]	@ (8003684 <HAL_UART_MspInit+0x154>)
 800362e:	2200      	movs	r2, #0
 8003630:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003632:	4b14      	ldr	r3, [pc, #80]	@ (8003684 <HAL_UART_MspInit+0x154>)
 8003634:	2200      	movs	r2, #0
 8003636:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8003638:	4b12      	ldr	r3, [pc, #72]	@ (8003684 <HAL_UART_MspInit+0x154>)
 800363a:	2200      	movs	r2, #0
 800363c:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 800363e:	4b11      	ldr	r3, [pc, #68]	@ (8003684 <HAL_UART_MspInit+0x154>)
 8003640:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8003644:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003646:	4b0f      	ldr	r3, [pc, #60]	@ (8003684 <HAL_UART_MspInit+0x154>)
 8003648:	2200      	movs	r2, #0
 800364a:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 800364c:	480d      	ldr	r0, [pc, #52]	@ (8003684 <HAL_UART_MspInit+0x154>)
 800364e:	f00c f885 	bl	800f75c <HAL_DMA_Init>
 8003652:	4603      	mov	r3, r0
 8003654:	2b00      	cmp	r3, #0
 8003656:	d001      	beq.n	800365c <HAL_UART_MspInit+0x12c>
    {
      Error_Handler();
 8003658:	f7ff fb9c 	bl	8002d94 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	4a09      	ldr	r2, [pc, #36]	@ (8003684 <HAL_UART_MspInit+0x154>)
 8003660:	63da      	str	r2, [r3, #60]	@ 0x3c
 8003662:	4a08      	ldr	r2, [pc, #32]	@ (8003684 <HAL_UART_MspInit+0x154>)
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	6393      	str	r3, [r2, #56]	@ 0x38

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8003668:	bf00      	nop
 800366a:	3728      	adds	r7, #40	@ 0x28
 800366c:	46bd      	mov	sp, r7
 800366e:	bd80      	pop	{r7, pc}
 8003670:	40004400 	.word	0x40004400
 8003674:	40023800 	.word	0x40023800
 8003678:	40020000 	.word	0x40020000
 800367c:	200011bc 	.word	0x200011bc
 8003680:	400260a0 	.word	0x400260a0
 8003684:	2000121c 	.word	0x2000121c
 8003688:	40026088 	.word	0x40026088

0800368c <Reset_Handler>:
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  


  ldr   sp, =_estack      /* set stack pointer */
 800368c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80036c4 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8003690:	f7ff fdc6 	bl	8003220 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003694:	480c      	ldr	r0, [pc, #48]	@ (80036c8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8003696:	490d      	ldr	r1, [pc, #52]	@ (80036cc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003698:	4a0d      	ldr	r2, [pc, #52]	@ (80036d0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800369a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800369c:	e002      	b.n	80036a4 <LoopCopyDataInit>

0800369e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800369e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80036a0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80036a2:	3304      	adds	r3, #4

080036a4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80036a4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80036a6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80036a8:	d3f9      	bcc.n	800369e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80036aa:	4a0a      	ldr	r2, [pc, #40]	@ (80036d4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80036ac:	4c0a      	ldr	r4, [pc, #40]	@ (80036d8 <LoopFillZerobss+0x22>)
  movs r3, #0
 80036ae:	2300      	movs	r3, #0
  b LoopFillZerobss
 80036b0:	e001      	b.n	80036b6 <LoopFillZerobss>

080036b2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80036b2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80036b4:	3204      	adds	r2, #4

080036b6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80036b6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80036b8:	d3fb      	bcc.n	80036b2 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80036ba:	f011 ff57 	bl	801556c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80036be:	f7fd ff5d 	bl	800157c <main>
  bx  lr    
 80036c2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80036c4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80036c8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80036cc:	200008dc 	.word	0x200008dc
  ldr r2, =_sidata
 80036d0:	0801f038 	.word	0x0801f038
  ldr r2, =_sbss
 80036d4:	200008e0 	.word	0x200008e0
  ldr r4, =_ebss
 80036d8:	20001a48 	.word	0x20001a48

080036dc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80036dc:	e7fe      	b.n	80036dc <ADC_IRQHandler>

080036de <inv_sensor_listener_notify>:

/** @brief Helper to notify a listener of a new sensor event
 */
static inline void inv_sensor_listener_notify(const inv_sensor_listener_t * listener,
		const inv_sensor_event_t * event)
{
 80036de:	b580      	push	{r7, lr}
 80036e0:	b082      	sub	sp, #8
 80036e2:	af00      	add	r7, sp, #0
 80036e4:	6078      	str	r0, [r7, #4]
 80036e6:	6039      	str	r1, [r7, #0]
	if(listener) {
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d006      	beq.n	80036fc <inv_sensor_listener_notify+0x1e>
		listener->event_cb(event, listener->context);
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	687a      	ldr	r2, [r7, #4]
 80036f4:	6852      	ldr	r2, [r2, #4]
 80036f6:	4611      	mov	r1, r2
 80036f8:	6838      	ldr	r0, [r7, #0]
 80036fa:	4798      	blx	r3
	}
}
 80036fc:	bf00      	nop
 80036fe:	3708      	adds	r7, #8
 8003700:	46bd      	mov	sp, r7
 8003702:	bd80      	pop	{r7, pc}

08003704 <inv_icm20948_reset_states>:
/** @brief Reset and initialize driver states
 *  @param[in] s             handle to driver states structure
 */
static inline void inv_icm20948_reset_states(struct inv_icm20948 * s,
		const struct inv_icm20948_serif * serif)
{
 8003704:	b5b0      	push	{r4, r5, r7, lr}
 8003706:	b082      	sub	sp, #8
 8003708:	af00      	add	r7, sp, #0
 800370a:	6078      	str	r0, [r7, #4]
 800370c:	6039      	str	r1, [r7, #0]
	assert(icm20948_instance == 0);
 800370e:	4b10      	ldr	r3, [pc, #64]	@ (8003750 <inv_icm20948_reset_states+0x4c>)
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	2b00      	cmp	r3, #0
 8003714:	d005      	beq.n	8003722 <inv_icm20948_reset_states+0x1e>
 8003716:	4b0f      	ldr	r3, [pc, #60]	@ (8003754 <inv_icm20948_reset_states+0x50>)
 8003718:	4a0f      	ldr	r2, [pc, #60]	@ (8003758 <inv_icm20948_reset_states+0x54>)
 800371a:	21d8      	movs	r1, #216	@ 0xd8
 800371c:	480f      	ldr	r0, [pc, #60]	@ (800375c <inv_icm20948_reset_states+0x58>)
 800371e:	f00f fa6b 	bl	8012bf8 <__assert_func>

	memset(s, 0, sizeof(*s));
 8003722:	f44f 629f 	mov.w	r2, #1272	@ 0x4f8
 8003726:	2100      	movs	r1, #0
 8003728:	6878      	ldr	r0, [r7, #4]
 800372a:	f011 fead 	bl	8015488 <memset>
	s->serif = *serif;
 800372e:	687a      	ldr	r2, [r7, #4]
 8003730:	683b      	ldr	r3, [r7, #0]
 8003732:	4614      	mov	r4, r2
 8003734:	461d      	mov	r5, r3
 8003736:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003738:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800373a:	e895 0003 	ldmia.w	r5, {r0, r1}
 800373e:	e884 0003 	stmia.w	r4, {r0, r1}
	icm20948_instance = s;
 8003742:	4a03      	ldr	r2, [pc, #12]	@ (8003750 <inv_icm20948_reset_states+0x4c>)
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	6013      	str	r3, [r2, #0]
}
 8003748:	bf00      	nop
 800374a:	3708      	adds	r7, #8
 800374c:	46bd      	mov	sp, r7
 800374e:	bdb0      	pop	{r4, r5, r7, pc}
 8003750:	2000172c 	.word	0x2000172c
 8003754:	08019e6c 	.word	0x08019e6c
 8003758:	0801e5f4 	.word	0x0801e5f4
 800375c:	08019e84 	.word	0x08019e84

08003760 <idd_sensortype_2_driver>:
	inv_device_icm20948_write_mems_register,
	inv_device_icm20948_read_mems_register,
};

static enum inv_icm20948_sensor idd_sensortype_2_driver(int sensor)
{
 8003760:	b480      	push	{r7}
 8003762:	b083      	sub	sp, #12
 8003764:	af00      	add	r7, sp, #0
 8003766:	6078      	str	r0, [r7, #4]
	switch(sensor) {
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	3b01      	subs	r3, #1
 800376c:	2b20      	cmp	r3, #32
 800376e:	d86d      	bhi.n	800384c <idd_sensortype_2_driver+0xec>
 8003770:	a201      	add	r2, pc, #4	@ (adr r2, 8003778 <idd_sensortype_2_driver+0x18>)
 8003772:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003776:	bf00      	nop
 8003778:	08003805 	.word	0x08003805
 800377c:	0800382d 	.word	0x0800382d
 8003780:	08003845 	.word	0x08003845
 8003784:	08003809 	.word	0x08003809
 8003788:	0800384d 	.word	0x0800384d
 800378c:	0800384d 	.word	0x0800384d
 8003790:	0800384d 	.word	0x0800384d
 8003794:	0800384d 	.word	0x0800384d
 8003798:	0800383d 	.word	0x0800383d
 800379c:	08003841 	.word	0x08003841
 80037a0:	08003825 	.word	0x08003825
 80037a4:	0800384d 	.word	0x0800384d
 80037a8:	0800384d 	.word	0x0800384d
 80037ac:	0800380d 	.word	0x0800380d
 80037b0:	08003821 	.word	0x08003821
 80037b4:	08003811 	.word	0x08003811
 80037b8:	08003831 	.word	0x08003831
 80037bc:	08003819 	.word	0x08003819
 80037c0:	0800381d 	.word	0x0800381d
 80037c4:	08003829 	.word	0x08003829
 80037c8:	0800384d 	.word	0x0800384d
 80037cc:	08003839 	.word	0x08003839
 80037d0:	0800384d 	.word	0x0800384d
 80037d4:	0800384d 	.word	0x0800384d
 80037d8:	08003835 	.word	0x08003835
 80037dc:	08003815 	.word	0x08003815
 80037e0:	0800384d 	.word	0x0800384d
 80037e4:	08003849 	.word	0x08003849
 80037e8:	0800384d 	.word	0x0800384d
 80037ec:	0800384d 	.word	0x0800384d
 80037f0:	0800384d 	.word	0x0800384d
 80037f4:	080037fd 	.word	0x080037fd
 80037f8:	08003801 	.word	0x08003801
	case INV_SENSOR_TYPE_RAW_ACCELEROMETER:       return INV_ICM20948_SENSOR_RAW_ACCELEROMETER;
 80037fc:	2302      	movs	r3, #2
 80037fe:	e026      	b.n	800384e <idd_sensortype_2_driver+0xee>
	case INV_SENSOR_TYPE_RAW_GYROSCOPE:           return INV_ICM20948_SENSOR_RAW_GYROSCOPE;
 8003800:	2303      	movs	r3, #3
 8003802:	e024      	b.n	800384e <idd_sensortype_2_driver+0xee>
	case INV_SENSOR_TYPE_ACCELEROMETER:           return INV_ICM20948_SENSOR_ACCELEROMETER;
 8003804:	2300      	movs	r3, #0
 8003806:	e022      	b.n	800384e <idd_sensortype_2_driver+0xee>
	case INV_SENSOR_TYPE_GYROSCOPE:               return INV_ICM20948_SENSOR_GYROSCOPE;
 8003808:	2301      	movs	r3, #1
 800380a:	e020      	b.n	800384e <idd_sensortype_2_driver+0xee>
	case INV_SENSOR_TYPE_UNCAL_MAGNETOMETER:      return INV_ICM20948_SENSOR_MAGNETIC_FIELD_UNCALIBRATED;
 800380c:	2304      	movs	r3, #4
 800380e:	e01e      	b.n	800384e <idd_sensortype_2_driver+0xee>
	case INV_SENSOR_TYPE_UNCAL_GYROSCOPE:         return INV_ICM20948_SENSOR_GYROSCOPE_UNCALIBRATED;
 8003810:	2305      	movs	r3, #5
 8003812:	e01c      	b.n	800384e <idd_sensortype_2_driver+0xee>
	case INV_SENSOR_TYPE_BAC:                     return INV_ICM20948_SENSOR_ACTIVITY_CLASSIFICATON;
 8003814:	2306      	movs	r3, #6
 8003816:	e01a      	b.n	800384e <idd_sensortype_2_driver+0xee>
	case INV_SENSOR_TYPE_STEP_DETECTOR:           return INV_ICM20948_SENSOR_STEP_DETECTOR;
 8003818:	2307      	movs	r3, #7
 800381a:	e018      	b.n	800384e <idd_sensortype_2_driver+0xee>
	case INV_SENSOR_TYPE_STEP_COUNTER:            return INV_ICM20948_SENSOR_STEP_COUNTER;
 800381c:	2308      	movs	r3, #8
 800381e:	e016      	b.n	800384e <idd_sensortype_2_driver+0xee>
	case INV_SENSOR_TYPE_GAME_ROTATION_VECTOR:    return INV_ICM20948_SENSOR_GAME_ROTATION_VECTOR;
 8003820:	2309      	movs	r3, #9
 8003822:	e014      	b.n	800384e <idd_sensortype_2_driver+0xee>
	case INV_SENSOR_TYPE_ROTATION_VECTOR:         return INV_ICM20948_SENSOR_ROTATION_VECTOR;
 8003824:	230a      	movs	r3, #10
 8003826:	e012      	b.n	800384e <idd_sensortype_2_driver+0xee>
	case INV_SENSOR_TYPE_GEOMAG_ROTATION_VECTOR:  return INV_ICM20948_SENSOR_GEOMAGNETIC_ROTATION_VECTOR;
 8003828:	230b      	movs	r3, #11
 800382a:	e010      	b.n	800384e <idd_sensortype_2_driver+0xee>
	case INV_SENSOR_TYPE_MAGNETOMETER:            return INV_ICM20948_SENSOR_GEOMAGNETIC_FIELD;
 800382c:	230c      	movs	r3, #12
 800382e:	e00e      	b.n	800384e <idd_sensortype_2_driver+0xee>
	case INV_SENSOR_TYPE_SMD:                     return INV_ICM20948_SENSOR_WAKEUP_SIGNIFICANT_MOTION;
 8003830:	230d      	movs	r3, #13
 8003832:	e00c      	b.n	800384e <idd_sensortype_2_driver+0xee>
	case INV_SENSOR_TYPE_PICK_UP_GESTURE:         return INV_ICM20948_SENSOR_FLIP_PICKUP;
 8003834:	230e      	movs	r3, #14
 8003836:	e00a      	b.n	800384e <idd_sensortype_2_driver+0xee>
	case INV_SENSOR_TYPE_TILT_DETECTOR:           return INV_ICM20948_SENSOR_WAKEUP_TILT_DETECTOR;
 8003838:	230f      	movs	r3, #15
 800383a:	e008      	b.n	800384e <idd_sensortype_2_driver+0xee>
	case INV_SENSOR_TYPE_GRAVITY:                 return INV_ICM20948_SENSOR_GRAVITY;
 800383c:	2310      	movs	r3, #16
 800383e:	e006      	b.n	800384e <idd_sensortype_2_driver+0xee>
	case INV_SENSOR_TYPE_LINEAR_ACCELERATION:     return INV_ICM20948_SENSOR_LINEAR_ACCELERATION;
 8003840:	2311      	movs	r3, #17
 8003842:	e004      	b.n	800384e <idd_sensortype_2_driver+0xee>
	case INV_SENSOR_TYPE_ORIENTATION:             return INV_ICM20948_SENSOR_ORIENTATION;
 8003844:	2312      	movs	r3, #18
 8003846:	e002      	b.n	800384e <idd_sensortype_2_driver+0xee>
	case INV_SENSOR_TYPE_B2S:                     return INV_ICM20948_SENSOR_B2S;
 8003848:	2313      	movs	r3, #19
 800384a:	e000      	b.n	800384e <idd_sensortype_2_driver+0xee>
	default:                                      return INV_ICM20948_SENSOR_MAX;
 800384c:	2314      	movs	r3, #20
	}
}
 800384e:	4618      	mov	r0, r3
 8003850:	370c      	adds	r7, #12
 8003852:	46bd      	mov	sp, r7
 8003854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003858:	4770      	bx	lr
 800385a:	bf00      	nop

0800385c <idd_driver_2_sensortype>:

static int idd_driver_2_sensortype(enum inv_icm20948_sensor sensor)
{
 800385c:	b480      	push	{r7}
 800385e:	b083      	sub	sp, #12
 8003860:	af00      	add	r7, sp, #0
 8003862:	4603      	mov	r3, r0
 8003864:	71fb      	strb	r3, [r7, #7]
	switch(sensor) {
 8003866:	79fb      	ldrb	r3, [r7, #7]
 8003868:	2b13      	cmp	r3, #19
 800386a:	d853      	bhi.n	8003914 <idd_driver_2_sensortype+0xb8>
 800386c:	a201      	add	r2, pc, #4	@ (adr r2, 8003874 <idd_driver_2_sensortype+0x18>)
 800386e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003872:	bf00      	nop
 8003874:	080038c5 	.word	0x080038c5
 8003878:	080038c9 	.word	0x080038c9
 800387c:	080038cd 	.word	0x080038cd
 8003880:	080038d1 	.word	0x080038d1
 8003884:	080038d5 	.word	0x080038d5
 8003888:	080038d9 	.word	0x080038d9
 800388c:	080038dd 	.word	0x080038dd
 8003890:	080038e1 	.word	0x080038e1
 8003894:	080038e5 	.word	0x080038e5
 8003898:	080038e9 	.word	0x080038e9
 800389c:	080038ed 	.word	0x080038ed
 80038a0:	080038f1 	.word	0x080038f1
 80038a4:	080038f5 	.word	0x080038f5
 80038a8:	080038f9 	.word	0x080038f9
 80038ac:	080038fd 	.word	0x080038fd
 80038b0:	08003901 	.word	0x08003901
 80038b4:	08003905 	.word	0x08003905
 80038b8:	08003909 	.word	0x08003909
 80038bc:	0800390d 	.word	0x0800390d
 80038c0:	08003911 	.word	0x08003911
	case INV_ICM20948_SENSOR_ACCELEROMETER:                    return INV_SENSOR_TYPE_ACCELEROMETER;
 80038c4:	2301      	movs	r3, #1
 80038c6:	e026      	b.n	8003916 <idd_driver_2_sensortype+0xba>
	case INV_ICM20948_SENSOR_GYROSCOPE:                        return INV_SENSOR_TYPE_GYROSCOPE;
 80038c8:	2304      	movs	r3, #4
 80038ca:	e024      	b.n	8003916 <idd_driver_2_sensortype+0xba>
	case INV_ICM20948_SENSOR_RAW_ACCELEROMETER:                return INV_SENSOR_TYPE_RAW_ACCELEROMETER;
 80038cc:	2320      	movs	r3, #32
 80038ce:	e022      	b.n	8003916 <idd_driver_2_sensortype+0xba>
	case INV_ICM20948_SENSOR_RAW_GYROSCOPE:                    return INV_SENSOR_TYPE_RAW_GYROSCOPE;
 80038d0:	2321      	movs	r3, #33	@ 0x21
 80038d2:	e020      	b.n	8003916 <idd_driver_2_sensortype+0xba>
	case INV_ICM20948_SENSOR_MAGNETIC_FIELD_UNCALIBRATED:      return INV_SENSOR_TYPE_UNCAL_MAGNETOMETER;
 80038d4:	230e      	movs	r3, #14
 80038d6:	e01e      	b.n	8003916 <idd_driver_2_sensortype+0xba>
	case INV_ICM20948_SENSOR_GYROSCOPE_UNCALIBRATED:           return INV_SENSOR_TYPE_UNCAL_GYROSCOPE;
 80038d8:	2310      	movs	r3, #16
 80038da:	e01c      	b.n	8003916 <idd_driver_2_sensortype+0xba>
	case INV_ICM20948_SENSOR_ACTIVITY_CLASSIFICATON:           return INV_SENSOR_TYPE_BAC;
 80038dc:	231a      	movs	r3, #26
 80038de:	e01a      	b.n	8003916 <idd_driver_2_sensortype+0xba>
	case INV_ICM20948_SENSOR_STEP_DETECTOR:                    return INV_SENSOR_TYPE_STEP_DETECTOR;
 80038e0:	2312      	movs	r3, #18
 80038e2:	e018      	b.n	8003916 <idd_driver_2_sensortype+0xba>
	case INV_ICM20948_SENSOR_STEP_COUNTER:                     return INV_SENSOR_TYPE_STEP_COUNTER;
 80038e4:	2313      	movs	r3, #19
 80038e6:	e016      	b.n	8003916 <idd_driver_2_sensortype+0xba>
	case INV_ICM20948_SENSOR_GAME_ROTATION_VECTOR:             return INV_SENSOR_TYPE_GAME_ROTATION_VECTOR;
 80038e8:	230f      	movs	r3, #15
 80038ea:	e014      	b.n	8003916 <idd_driver_2_sensortype+0xba>
	case INV_ICM20948_SENSOR_ROTATION_VECTOR:                  return INV_SENSOR_TYPE_ROTATION_VECTOR;
 80038ec:	230b      	movs	r3, #11
 80038ee:	e012      	b.n	8003916 <idd_driver_2_sensortype+0xba>
	case INV_ICM20948_SENSOR_GEOMAGNETIC_ROTATION_VECTOR:      return INV_SENSOR_TYPE_GEOMAG_ROTATION_VECTOR;
 80038f0:	2314      	movs	r3, #20
 80038f2:	e010      	b.n	8003916 <idd_driver_2_sensortype+0xba>
	case INV_ICM20948_SENSOR_GEOMAGNETIC_FIELD:                return INV_SENSOR_TYPE_MAGNETOMETER;
 80038f4:	2302      	movs	r3, #2
 80038f6:	e00e      	b.n	8003916 <idd_driver_2_sensortype+0xba>
	case INV_ICM20948_SENSOR_WAKEUP_SIGNIFICANT_MOTION:        return INV_SENSOR_TYPE_SMD;
 80038f8:	2311      	movs	r3, #17
 80038fa:	e00c      	b.n	8003916 <idd_driver_2_sensortype+0xba>
	case INV_ICM20948_SENSOR_FLIP_PICKUP:                      return INV_SENSOR_TYPE_PICK_UP_GESTURE;
 80038fc:	2319      	movs	r3, #25
 80038fe:	e00a      	b.n	8003916 <idd_driver_2_sensortype+0xba>
	case INV_ICM20948_SENSOR_WAKEUP_TILT_DETECTOR:             return INV_SENSOR_TYPE_TILT_DETECTOR;
 8003900:	2316      	movs	r3, #22
 8003902:	e008      	b.n	8003916 <idd_driver_2_sensortype+0xba>
	case INV_ICM20948_SENSOR_GRAVITY:                          return INV_SENSOR_TYPE_GRAVITY;
 8003904:	2309      	movs	r3, #9
 8003906:	e006      	b.n	8003916 <idd_driver_2_sensortype+0xba>
	case INV_ICM20948_SENSOR_LINEAR_ACCELERATION:              return INV_SENSOR_TYPE_LINEAR_ACCELERATION;
 8003908:	230a      	movs	r3, #10
 800390a:	e004      	b.n	8003916 <idd_driver_2_sensortype+0xba>
	case INV_ICM20948_SENSOR_ORIENTATION:                      return INV_SENSOR_TYPE_ORIENTATION;
 800390c:	2303      	movs	r3, #3
 800390e:	e002      	b.n	8003916 <idd_driver_2_sensortype+0xba>
	case INV_ICM20948_SENSOR_B2S:                              return INV_SENSOR_TYPE_B2S;
 8003910:	231c      	movs	r3, #28
 8003912:	e000      	b.n	8003916 <idd_driver_2_sensortype+0xba>
	default:                                                   return INV_SENSOR_TYPE_MAX;
 8003914:	2341      	movs	r3, #65	@ 0x41
	}
}
 8003916:	4618      	mov	r0, r3
 8003918:	370c      	adds	r7, #12
 800391a:	46bd      	mov	sp, r7
 800391c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003920:	4770      	bx	lr
 8003922:	bf00      	nop

08003924 <host_serif_read_reg_legacy>:
static inv_bool_t build_sensor_event(inv_device_icm20948_t * self,
		int sensorid, uint64_t timestamp, const void * data, const void *arg,
		inv_sensor_event_t * event);

static int host_serif_read_reg_legacy(void * context, uint8_t reg, uint8_t * data, uint32_t len)
{
 8003924:	b580      	push	{r7, lr}
 8003926:	b086      	sub	sp, #24
 8003928:	af00      	add	r7, sp, #0
 800392a:	60f8      	str	r0, [r7, #12]
 800392c:	607a      	str	r2, [r7, #4]
 800392e:	603b      	str	r3, [r7, #0]
 8003930:	460b      	mov	r3, r1
 8003932:	72fb      	strb	r3, [r7, #11]
	inv_host_serif_t * serif = (inv_host_serif_t *)context;
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	617b      	str	r3, [r7, #20]

	return serif->read_reg(reg, data, len);
 8003938:	697b      	ldr	r3, [r7, #20]
 800393a:	689b      	ldr	r3, [r3, #8]
 800393c:	7af8      	ldrb	r0, [r7, #11]
 800393e:	683a      	ldr	r2, [r7, #0]
 8003940:	6879      	ldr	r1, [r7, #4]
 8003942:	4798      	blx	r3
 8003944:	4603      	mov	r3, r0
}
 8003946:	4618      	mov	r0, r3
 8003948:	3718      	adds	r7, #24
 800394a:	46bd      	mov	sp, r7
 800394c:	bd80      	pop	{r7, pc}

0800394e <host_serif_write_reg_legacy>:
/* For BW compatibility
 * wrapper function to adapt prototype of write_reg() as defined in inv_host_serif
 * to expected prototype for inv_serif_hal
 */
static int host_serif_write_reg_legacy(void * context, uint8_t reg, const uint8_t * data, uint32_t len)
{
 800394e:	b580      	push	{r7, lr}
 8003950:	b086      	sub	sp, #24
 8003952:	af00      	add	r7, sp, #0
 8003954:	60f8      	str	r0, [r7, #12]
 8003956:	607a      	str	r2, [r7, #4]
 8003958:	603b      	str	r3, [r7, #0]
 800395a:	460b      	mov	r3, r1
 800395c:	72fb      	strb	r3, [r7, #11]
	inv_host_serif_t * serif = (inv_host_serif_t *)context;
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	617b      	str	r3, [r7, #20]

	return serif->write_reg(reg, data, len);
 8003962:	697b      	ldr	r3, [r7, #20]
 8003964:	68db      	ldr	r3, [r3, #12]
 8003966:	7af8      	ldrb	r0, [r7, #11]
 8003968:	683a      	ldr	r2, [r7, #0]
 800396a:	6879      	ldr	r1, [r7, #4]
 800396c:	4798      	blx	r3
 800396e:	4603      	mov	r3, r0
}
 8003970:	4618      	mov	r0, r3
 8003972:	3718      	adds	r7, #24
 8003974:	46bd      	mov	sp, r7
 8003976:	bd80      	pop	{r7, pc}

08003978 <inv_device_icm20948_init>:

void inv_device_icm20948_init(inv_device_icm20948_t * self,
		const inv_host_serif_t * serif, const inv_sensor_listener_t * listener,
		const uint8_t  * dmp3_image, uint32_t dmp3_image_size)
{
 8003978:	b5b0      	push	{r4, r5, r7, lr}
 800397a:	b08c      	sub	sp, #48	@ 0x30
 800397c:	af02      	add	r7, sp, #8
 800397e:	60f8      	str	r0, [r7, #12]
 8003980:	60b9      	str	r1, [r7, #8]
 8003982:	607a      	str	r2, [r7, #4]
 8003984:	603b      	str	r3, [r7, #0]
	/* create an a inv_serif_hal_t object from a inv_host_serif_t */
	const inv_serif_hal_t serif_hal = {
 8003986:	4b14      	ldr	r3, [pc, #80]	@ (80039d8 <inv_device_icm20948_init+0x60>)
 8003988:	613b      	str	r3, [r7, #16]
 800398a:	4b14      	ldr	r3, [pc, #80]	@ (80039dc <inv_device_icm20948_init+0x64>)
 800398c:	617b      	str	r3, [r7, #20]
		host_serif_read_reg_legacy, host_serif_write_reg_legacy, /* use small wrappers to adapt prototype */
		serif->max_read_size, serif->max_write_size,
 800398e:	68bb      	ldr	r3, [r7, #8]
 8003990:	695b      	ldr	r3, [r3, #20]
	const inv_serif_hal_t serif_hal = {
 8003992:	61bb      	str	r3, [r7, #24]
		serif->max_read_size, serif->max_write_size,
 8003994:	68bb      	ldr	r3, [r7, #8]
 8003996:	699b      	ldr	r3, [r3, #24]
	const inv_serif_hal_t serif_hal = {
 8003998:	61fb      	str	r3, [r7, #28]
		serif->serif_type, &self->legacy_serif
 800399a:	68bb      	ldr	r3, [r7, #8]
 800399c:	69db      	ldr	r3, [r3, #28]
	const inv_serif_hal_t serif_hal = {
 800399e:	623b      	str	r3, [r7, #32]
		serif->serif_type, &self->legacy_serif
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	330c      	adds	r3, #12
	const inv_serif_hal_t serif_hal = {
 80039a4:	627b      	str	r3, [r7, #36]	@ 0x24
	};

	/* call the 'constructor' */
	inv_device_icm20948_init2(self, &serif_hal, listener, dmp3_image, dmp3_image_size);
 80039a6:	f107 0110 	add.w	r1, r7, #16
 80039aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80039ac:	9300      	str	r3, [sp, #0]
 80039ae:	683b      	ldr	r3, [r7, #0]
 80039b0:	687a      	ldr	r2, [r7, #4]
 80039b2:	68f8      	ldr	r0, [r7, #12]
 80039b4:	f000 f814 	bl	80039e0 <inv_device_icm20948_init2>
	/* keep a copy of the user inv_host_serif_t (used in the _legacy callbacks) */
	self->legacy_serif = *serif;
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	68ba      	ldr	r2, [r7, #8]
 80039bc:	f103 040c 	add.w	r4, r3, #12
 80039c0:	4615      	mov	r5, r2
 80039c2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80039c4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80039c6:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80039ca:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
 80039ce:	bf00      	nop
 80039d0:	3728      	adds	r7, #40	@ 0x28
 80039d2:	46bd      	mov	sp, r7
 80039d4:	bdb0      	pop	{r4, r5, r7, pc}
 80039d6:	bf00      	nop
 80039d8:	08003925 	.word	0x08003925
 80039dc:	0800394f 	.word	0x0800394f

080039e0 <inv_device_icm20948_init2>:

void inv_device_icm20948_init2(inv_device_icm20948_t * self,
		const inv_serif_hal_t * serif, const inv_sensor_listener_t * listener,
		const uint8_t  * dmp3_image, uint32_t dmp3_image_size)
{
 80039e0:	b580      	push	{r7, lr}
 80039e2:	b08a      	sub	sp, #40	@ 0x28
 80039e4:	af00      	add	r7, sp, #0
 80039e6:	60f8      	str	r0, [r7, #12]
 80039e8:	60b9      	str	r1, [r7, #8]
 80039ea:	607a      	str	r2, [r7, #4]
 80039ec:	603b      	str	r3, [r7, #0]
	struct inv_icm20948_serif icm20948_serif;

	assert(self);
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d105      	bne.n	8003a00 <inv_device_icm20948_init2+0x20>
 80039f4:	4b2a      	ldr	r3, [pc, #168]	@ (8003aa0 <inv_device_icm20948_init2+0xc0>)
 80039f6:	4a2b      	ldr	r2, [pc, #172]	@ (8003aa4 <inv_device_icm20948_init2+0xc4>)
 80039f8:	219c      	movs	r1, #156	@ 0x9c
 80039fa:	482b      	ldr	r0, [pc, #172]	@ (8003aa8 <inv_device_icm20948_init2+0xc8>)
 80039fc:	f00f f8fc 	bl	8012bf8 <__assert_func>

	memset(self, 0, sizeof(*self));
 8003a00:	f44f 62a6 	mov.w	r2, #1328	@ 0x530
 8003a04:	2100      	movs	r1, #0
 8003a06:	68f8      	ldr	r0, [r7, #12]
 8003a08:	f011 fd3e 	bl	8015488 <memset>
	
	/* initialize icm20948 serif structure */
	icm20948_serif.context   = serif->context;
 8003a0c:	68bb      	ldr	r3, [r7, #8]
 8003a0e:	695b      	ldr	r3, [r3, #20]
 8003a10:	613b      	str	r3, [r7, #16]
	icm20948_serif.read_reg  = serif->read_reg;
 8003a12:	68bb      	ldr	r3, [r7, #8]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	617b      	str	r3, [r7, #20]
	icm20948_serif.write_reg = serif->write_reg;
 8003a18:	68bb      	ldr	r3, [r7, #8]
 8003a1a:	685b      	ldr	r3, [r3, #4]
 8003a1c:	61bb      	str	r3, [r7, #24]
	icm20948_serif.max_read  = serif->max_read_transaction_size;
 8003a1e:	68bb      	ldr	r3, [r7, #8]
 8003a20:	689b      	ldr	r3, [r3, #8]
 8003a22:	61fb      	str	r3, [r7, #28]
	icm20948_serif.max_write = serif->max_write_transaction_size;
 8003a24:	68bb      	ldr	r3, [r7, #8]
 8003a26:	68db      	ldr	r3, [r3, #12]
 8003a28:	623b      	str	r3, [r7, #32]
	icm20948_serif.is_spi    = !!(serif->serif_type == INV_SERIF_HAL_TYPE_SPI);
 8003a2a:	68bb      	ldr	r3, [r7, #8]
 8003a2c:	691b      	ldr	r3, [r3, #16]
 8003a2e:	2b02      	cmp	r3, #2
 8003a30:	bf0c      	ite	eq
 8003a32:	2301      	moveq	r3, #1
 8003a34:	2300      	movne	r3, #0
 8003a36:	b2db      	uxtb	r3, r3
 8003a38:	627b      	str	r3, [r7, #36]	@ 0x24
	
	/* build base */
	self->base.instance = self;
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	68fa      	ldr	r2, [r7, #12]
 8003a3e:	601a      	str	r2, [r3, #0]
	self->base.vt       = &device_icm20948_vt;
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	4a1a      	ldr	r2, [pc, #104]	@ (8003aac <inv_device_icm20948_init2+0xcc>)
 8003a44:	605a      	str	r2, [r3, #4]
	self->base.listener = listener;
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	687a      	ldr	r2, [r7, #4]
 8003a4a:	609a      	str	r2, [r3, #8]
	self->dmp3_image = dmp3_image;
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	683a      	ldr	r2, [r7, #0]
 8003a50:	f8c3 2528 	str.w	r2, [r3, #1320]	@ 0x528
	self->dmp3_image_size = dmp3_image_size;
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003a58:	f8c3 252c 	str.w	r2, [r3, #1324]	@ 0x52c
	/* reset icm20948 driver states */
	inv_icm20948_reset_states(&self->icm20948_states, &icm20948_serif);
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	3330      	adds	r3, #48	@ 0x30
 8003a60:	f107 0210 	add.w	r2, r7, #16
 8003a64:	4611      	mov	r1, r2
 8003a66:	4618      	mov	r0, r3
 8003a68:	f7ff fe4c 	bl	8003704 <inv_icm20948_reset_states>
	
	/* initialise mounting matrix to identity */
	self->icm20948_states.mounting_matrix[0] = 1;
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	2201      	movs	r2, #1
 8003a70:	f883 22a4 	strb.w	r2, [r3, #676]	@ 0x2a4
	self->icm20948_states.mounting_matrix[4] = 1;
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	2201      	movs	r2, #1
 8003a78:	f883 22a8 	strb.w	r2, [r3, #680]	@ 0x2a8
	self->icm20948_states.mounting_matrix[8] = 1;
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	2201      	movs	r2, #1
 8003a80:	f883 22ac 	strb.w	r2, [r3, #684]	@ 0x2ac

	/*initialise base state structure*/
	inv_icm20948_init_structure(&self->icm20948_states);
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	3330      	adds	r3, #48	@ 0x30
 8003a88:	4618      	mov	r0, r3
 8003a8a:	f008 ff89 	bl	800c9a0 <inv_icm20948_init_structure>
	
#if (MEMS_CHIP == HW_ICM20948)
	/*force the usage of akm9916 for 20948*/
	inv_device_icm20948_init_aux_compass( self, INV_ICM20948_COMPASS_ID_AK09916, 0x0C);
 8003a8e:	220c      	movs	r2, #12
 8003a90:	2103      	movs	r1, #3
 8003a92:	68f8      	ldr	r0, [r7, #12]
 8003a94:	f000 fa68 	bl	8003f68 <inv_device_icm20948_init_aux_compass>
#endif
}
 8003a98:	bf00      	nop
 8003a9a:	3728      	adds	r7, #40	@ 0x28
 8003a9c:	46bd      	mov	sp, r7
 8003a9e:	bd80      	pop	{r7, pc}
 8003aa0:	08019eb8 	.word	0x08019eb8
 8003aa4:	0801e5d8 	.word	0x0801e5d8
 8003aa8:	08019ec0 	.word	0x08019ec0
 8003aac:	0801e580 	.word	0x0801e580

08003ab0 <inv_device_icm20948_poll>:

int inv_device_icm20948_poll(void * context)
{
 8003ab0:	b580      	push	{r7, lr}
 8003ab2:	b084      	sub	sp, #16
 8003ab4:	af00      	add	r7, sp, #0
 8003ab6:	6078      	str	r0, [r7, #4]
	inv_device_icm20948_t * self = (inv_device_icm20948_t *)context;
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	60fb      	str	r3, [r7, #12]

	return inv_icm20948_poll_sensor(&self->icm20948_states, self, data_handler);
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	3330      	adds	r3, #48	@ 0x30
 8003ac0:	4a04      	ldr	r2, [pc, #16]	@ (8003ad4 <inv_device_icm20948_poll+0x24>)
 8003ac2:	68f9      	ldr	r1, [r7, #12]
 8003ac4:	4618      	mov	r0, r3
 8003ac6:	f009 fd5d 	bl	800d584 <inv_icm20948_poll_sensor>
 8003aca:	4603      	mov	r3, r0
}
 8003acc:	4618      	mov	r0, r3
 8003ace:	3710      	adds	r7, #16
 8003ad0:	46bd      	mov	sp, r7
 8003ad2:	bd80      	pop	{r7, pc}
 8003ad4:	080040d1 	.word	0x080040d1

08003ad8 <inv_device_icm20948_whoami>:

int inv_device_icm20948_whoami(void * context, uint8_t * whoami)
{
 8003ad8:	b580      	push	{r7, lr}
 8003ada:	b084      	sub	sp, #16
 8003adc:	af00      	add	r7, sp, #0
 8003ade:	6078      	str	r0, [r7, #4]
 8003ae0:	6039      	str	r1, [r7, #0]
	inv_device_icm20948_t * self = (inv_device_icm20948_t *)context;
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	60fb      	str	r3, [r7, #12]

	assert(whoami);
 8003ae6:	683b      	ldr	r3, [r7, #0]
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d105      	bne.n	8003af8 <inv_device_icm20948_whoami+0x20>
 8003aec:	4b08      	ldr	r3, [pc, #32]	@ (8003b10 <inv_device_icm20948_whoami+0x38>)
 8003aee:	4a09      	ldr	r2, [pc, #36]	@ (8003b14 <inv_device_icm20948_whoami+0x3c>)
 8003af0:	21ca      	movs	r1, #202	@ 0xca
 8003af2:	4809      	ldr	r0, [pc, #36]	@ (8003b18 <inv_device_icm20948_whoami+0x40>)
 8003af4:	f00f f880 	bl	8012bf8 <__assert_func>

	return inv_icm20948_get_whoami(&self->icm20948_states, whoami);
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	3330      	adds	r3, #48	@ 0x30
 8003afc:	6839      	ldr	r1, [r7, #0]
 8003afe:	4618      	mov	r0, r3
 8003b00:	f008 fef6 	bl	800c8f0 <inv_icm20948_get_whoami>
 8003b04:	4603      	mov	r3, r0
}
 8003b06:	4618      	mov	r0, r3
 8003b08:	3710      	adds	r7, #16
 8003b0a:	46bd      	mov	sp, r7
 8003b0c:	bd80      	pop	{r7, pc}
 8003b0e:	bf00      	nop
 8003b10:	08019eec 	.word	0x08019eec
 8003b14:	0801e610 	.word	0x0801e610
 8003b18:	08019ec0 	.word	0x08019ec0

08003b1c <inv_device_icm20948_reset>:

int inv_device_icm20948_reset(void * context)
{
 8003b1c:	b580      	push	{r7, lr}
 8003b1e:	b084      	sub	sp, #16
 8003b20:	af00      	add	r7, sp, #0
 8003b22:	6078      	str	r0, [r7, #4]
	int rc = 0;
 8003b24:	2300      	movs	r3, #0
 8003b26:	60fb      	str	r3, [r7, #12]

	INV_MSG(INV_MSG_LEVEL_VERBOSE, "Reseting device...");
 8003b28:	4910      	ldr	r1, [pc, #64]	@ (8003b6c <inv_device_icm20948_reset+0x50>)
 8003b2a:	2004      	movs	r0, #4
 8003b2c:	f00b fc6c 	bl	800f408 <inv_msg>
	rc |= inv_device_icm20948_cleanup(context);
 8003b30:	6878      	ldr	r0, [r7, #4]
 8003b32:	f000 f89d 	bl	8003c70 <inv_device_icm20948_cleanup>
 8003b36:	4602      	mov	r2, r0
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	4313      	orrs	r3, r2
 8003b3c:	60fb      	str	r3, [r7, #12]
	rc |= inv_device_icm20948_setup(context);
 8003b3e:	6878      	ldr	r0, [r7, #4]
 8003b40:	f000 f818 	bl	8003b74 <inv_device_icm20948_setup>
 8003b44:	4602      	mov	r2, r0
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	4313      	orrs	r3, r2
 8003b4a:	60fb      	str	r3, [r7, #12]
	
		if(rc != 0) {
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d006      	beq.n	8003b60 <inv_device_icm20948_reset+0x44>
		INV_MSG(INV_MSG_LEVEL_ERROR, "Icm20648 reset returned %d", rc);
 8003b52:	68fa      	ldr	r2, [r7, #12]
 8003b54:	4906      	ldr	r1, [pc, #24]	@ (8003b70 <inv_device_icm20948_reset+0x54>)
 8003b56:	2001      	movs	r0, #1
 8003b58:	f00b fc56 	bl	800f408 <inv_msg>
		return rc;
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	e000      	b.n	8003b62 <inv_device_icm20948_reset+0x46>
	}

	return 0;
 8003b60:	2300      	movs	r3, #0
}
 8003b62:	4618      	mov	r0, r3
 8003b64:	3710      	adds	r7, #16
 8003b66:	46bd      	mov	sp, r7
 8003b68:	bd80      	pop	{r7, pc}
 8003b6a:	bf00      	nop
 8003b6c:	08019ef4 	.word	0x08019ef4
 8003b70:	08019f08 	.word	0x08019f08

08003b74 <inv_device_icm20948_setup>:

int inv_device_icm20948_setup(void * context)
{
 8003b74:	b580      	push	{r7, lr}
 8003b76:	b086      	sub	sp, #24
 8003b78:	af00      	add	r7, sp, #0
 8003b7a:	6078      	str	r0, [r7, #4]
	inv_device_icm20948_t * self = (inv_device_icm20948_t *)context;
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	617b      	str	r3, [r7, #20]
	int rc;
	uint8_t whoami;

	INV_MSG(INV_MSG_LEVEL_INFO, "Booting up Icm20948...");
 8003b80:	4933      	ldr	r1, [pc, #204]	@ (8003c50 <inv_device_icm20948_setup+0xdc>)
 8003b82:	2003      	movs	r0, #3
 8003b84:	f00b fc40 	bl	800f408 <inv_msg>

	/* Check WHOAMI */
	INV_MSG(INV_MSG_LEVEL_VERBOSE, "Reading WHOAMI...");
 8003b88:	4932      	ldr	r1, [pc, #200]	@ (8003c54 <inv_device_icm20948_setup+0xe0>)
 8003b8a:	2004      	movs	r0, #4
 8003b8c:	f00b fc3c 	bl	800f408 <inv_msg>
	if((rc = inv_device_icm20948_whoami(self, &whoami)) != 0) {
 8003b90:	f107 030f 	add.w	r3, r7, #15
 8003b94:	4619      	mov	r1, r3
 8003b96:	6978      	ldr	r0, [r7, #20]
 8003b98:	f7ff ff9e 	bl	8003ad8 <inv_device_icm20948_whoami>
 8003b9c:	6138      	str	r0, [r7, #16]
 8003b9e:	693b      	ldr	r3, [r7, #16]
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d006      	beq.n	8003bb2 <inv_device_icm20948_setup+0x3e>
		INV_MSG(INV_MSG_LEVEL_ERROR, "Error %d when reading WHOAMI value", rc);
 8003ba4:	693a      	ldr	r2, [r7, #16]
 8003ba6:	492c      	ldr	r1, [pc, #176]	@ (8003c58 <inv_device_icm20948_setup+0xe4>)
 8003ba8:	2001      	movs	r0, #1
 8003baa:	f00b fc2d 	bl	800f408 <inv_msg>
		return rc;
 8003bae:	693b      	ldr	r3, [r7, #16]
 8003bb0:	e049      	b.n	8003c46 <inv_device_icm20948_setup+0xd2>
	}

	if(whoami == 0 || whoami == 0xff) {
 8003bb2:	7bfb      	ldrb	r3, [r7, #15]
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d002      	beq.n	8003bbe <inv_device_icm20948_setup+0x4a>
 8003bb8:	7bfb      	ldrb	r3, [r7, #15]
 8003bba:	2bff      	cmp	r3, #255	@ 0xff
 8003bbc:	d108      	bne.n	8003bd0 <inv_device_icm20948_setup+0x5c>
		INV_MSG(INV_MSG_LEVEL_ERROR, "Unexpected WHOAMI value 0x%x. Aborting setup.", whoami);
 8003bbe:	7bfb      	ldrb	r3, [r7, #15]
 8003bc0:	461a      	mov	r2, r3
 8003bc2:	4926      	ldr	r1, [pc, #152]	@ (8003c5c <inv_device_icm20948_setup+0xe8>)
 8003bc4:	2001      	movs	r0, #1
 8003bc6:	f00b fc1f 	bl	800f408 <inv_msg>
		return INV_ERROR;
 8003bca:	f04f 33ff 	mov.w	r3, #4294967295
 8003bce:	e03a      	b.n	8003c46 <inv_device_icm20948_setup+0xd2>
	} else {
		INV_MSG(INV_MSG_LEVEL_INFO, "WHOAMI value: 0x%x", whoami);
 8003bd0:	7bfb      	ldrb	r3, [r7, #15]
 8003bd2:	461a      	mov	r2, r3
 8003bd4:	4922      	ldr	r1, [pc, #136]	@ (8003c60 <inv_device_icm20948_setup+0xec>)
 8003bd6:	2003      	movs	r0, #3
 8003bd8:	f00b fc16 	bl	800f408 <inv_msg>
	}
	/* Setup accel and gyro mounting matrix and associated angle for current board */
	inv_icm20948_init_matrix(&self->icm20948_states);
 8003bdc:	697b      	ldr	r3, [r7, #20]
 8003bde:	3330      	adds	r3, #48	@ 0x30
 8003be0:	4618      	mov	r0, r3
 8003be2:	f008 fe95 	bl	800c910 <inv_icm20948_init_matrix>

	/* set default power mode */
	INV_MSG(INV_MSG_LEVEL_VERBOSE, "Putting Icm20948 in sleep mode...");
 8003be6:	491f      	ldr	r1, [pc, #124]	@ (8003c64 <inv_device_icm20948_setup+0xf0>)
 8003be8:	2004      	movs	r0, #4
 8003bea:	f00b fc0d 	bl	800f408 <inv_msg>
	if((rc = inv_icm20948_initialize(&self->icm20948_states, self->dmp3_image,
 8003bee:	697b      	ldr	r3, [r7, #20]
 8003bf0:	f103 0030 	add.w	r0, r3, #48	@ 0x30
 8003bf4:	697b      	ldr	r3, [r7, #20]
 8003bf6:	f8d3 1528 	ldr.w	r1, [r3, #1320]	@ 0x528
 8003bfa:	697b      	ldr	r3, [r7, #20]
 8003bfc:	f8d3 352c 	ldr.w	r3, [r3, #1324]	@ 0x52c
 8003c00:	461a      	mov	r2, r3
 8003c02:	f008 fefe 	bl	800ca02 <inv_icm20948_initialize>
 8003c06:	6138      	str	r0, [r7, #16]
 8003c08:	693b      	ldr	r3, [r7, #16]
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d114      	bne.n	8003c38 <inv_device_icm20948_setup+0xc4>
			self->dmp3_image_size)) != 0)
		goto error;
 
	/* Initialize auxiliary sensors */
	inv_icm20948_initialize_auxiliary(&self->icm20948_states);
 8003c0e:	697b      	ldr	r3, [r7, #20]
 8003c10:	3330      	adds	r3, #48	@ 0x30
 8003c12:	4618      	mov	r0, r3
 8003c14:	f009 fa20 	bl	800d058 <inv_icm20948_initialize_auxiliary>

	inv_icm20948_init_scale(&self->icm20948_states);
 8003c18:	697b      	ldr	r3, [r7, #20]
 8003c1a:	3330      	adds	r3, #48	@ 0x30
 8003c1c:	4618      	mov	r0, r3
 8003c1e:	f008 ff17 	bl	800ca50 <inv_icm20948_init_scale>

	/* re-initialise base state structure */
	inv_icm20948_init_structure(&self->icm20948_states);
 8003c22:	697b      	ldr	r3, [r7, #20]
 8003c24:	3330      	adds	r3, #48	@ 0x30
 8003c26:	4618      	mov	r0, r3
 8003c28:	f008 feba 	bl	800c9a0 <inv_icm20948_init_structure>
	
	/* we should be good to go ! */
	INV_MSG(INV_MSG_LEVEL_VERBOSE, "We're good to go !");
 8003c2c:	490e      	ldr	r1, [pc, #56]	@ (8003c68 <inv_device_icm20948_setup+0xf4>)
 8003c2e:	2004      	movs	r0, #4
 8003c30:	f00b fbea 	bl	800f408 <inv_msg>

	return 0;
 8003c34:	2300      	movs	r3, #0
 8003c36:	e006      	b.n	8003c46 <inv_device_icm20948_setup+0xd2>
		goto error;
 8003c38:	bf00      	nop
error:
	INV_MSG(INV_MSG_LEVEL_ERROR, "Error %d while setting-up device.", rc);
 8003c3a:	693a      	ldr	r2, [r7, #16]
 8003c3c:	490b      	ldr	r1, [pc, #44]	@ (8003c6c <inv_device_icm20948_setup+0xf8>)
 8003c3e:	2001      	movs	r0, #1
 8003c40:	f00b fbe2 	bl	800f408 <inv_msg>

	return rc;
 8003c44:	693b      	ldr	r3, [r7, #16]
}
 8003c46:	4618      	mov	r0, r3
 8003c48:	3718      	adds	r7, #24
 8003c4a:	46bd      	mov	sp, r7
 8003c4c:	bd80      	pop	{r7, pc}
 8003c4e:	bf00      	nop
 8003c50:	08019f24 	.word	0x08019f24
 8003c54:	08019f3c 	.word	0x08019f3c
 8003c58:	08019f50 	.word	0x08019f50
 8003c5c:	08019f74 	.word	0x08019f74
 8003c60:	08019fa4 	.word	0x08019fa4
 8003c64:	08019fb8 	.word	0x08019fb8
 8003c68:	08019fdc 	.word	0x08019fdc
 8003c6c:	08019ff0 	.word	0x08019ff0

08003c70 <inv_device_icm20948_cleanup>:

int inv_device_icm20948_cleanup(void * context)
{
 8003c70:	b580      	push	{r7, lr}
 8003c72:	b084      	sub	sp, #16
 8003c74:	af00      	add	r7, sp, #0
 8003c76:	6078      	str	r0, [r7, #4]
	int i = 0;
 8003c78:	2300      	movs	r3, #0
 8003c7a:	60fb      	str	r3, [r7, #12]
	inv_device_icm20948_t * self = (inv_device_icm20948_t *)context;
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	60bb      	str	r3, [r7, #8]

	/* Disable all supported sensors */
	for (i=0; i<INV_SENSOR_TYPE_MAX; ++i) {
 8003c80:	2300      	movs	r3, #0
 8003c82:	60fb      	str	r3, [r7, #12]
 8003c84:	e00e      	b.n	8003ca4 <inv_device_icm20948_cleanup+0x34>
		if (inv_device_icm20948_ping_sensor(context, i) == 0)
 8003c86:	68f9      	ldr	r1, [r7, #12]
 8003c88:	6878      	ldr	r0, [r7, #4]
 8003c8a:	f000 f87f 	bl	8003d8c <inv_device_icm20948_ping_sensor>
 8003c8e:	4603      	mov	r3, r0
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d104      	bne.n	8003c9e <inv_device_icm20948_cleanup+0x2e>
			inv_device_icm20948_enable_sensor(context, i, 0);
 8003c94:	2200      	movs	r2, #0
 8003c96:	68f9      	ldr	r1, [r7, #12]
 8003c98:	6878      	ldr	r0, [r7, #4]
 8003c9a:	f000 f8cc 	bl	8003e36 <inv_device_icm20948_enable_sensor>
	for (i=0; i<INV_SENSOR_TYPE_MAX; ++i) {
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	3301      	adds	r3, #1
 8003ca2:	60fb      	str	r3, [r7, #12]
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	2b40      	cmp	r3, #64	@ 0x40
 8003ca8:	dded      	ble.n	8003c86 <inv_device_icm20948_cleanup+0x16>
	}	
	
	return inv_icm20948_soft_reset(&self->icm20948_states);
 8003caa:	68bb      	ldr	r3, [r7, #8]
 8003cac:	3330      	adds	r3, #48	@ 0x30
 8003cae:	4618      	mov	r0, r3
 8003cb0:	f009 f9e8 	bl	800d084 <inv_icm20948_soft_reset>
 8003cb4:	4603      	mov	r3, r0
}
 8003cb6:	4618      	mov	r0, r3
 8003cb8:	3710      	adds	r7, #16
 8003cba:	46bd      	mov	sp, r7
 8003cbc:	bd80      	pop	{r7, pc}

08003cbe <inv_device_icm20948_load>:

int inv_device_icm20948_load(void * context, int what,
		const uint8_t * image, uint32_t size, inv_bool_t verify, inv_bool_t force)
{
 8003cbe:	b580      	push	{r7, lr}
 8003cc0:	b086      	sub	sp, #24
 8003cc2:	af00      	add	r7, sp, #0
 8003cc4:	60f8      	str	r0, [r7, #12]
 8003cc6:	60b9      	str	r1, [r7, #8]
 8003cc8:	607a      	str	r2, [r7, #4]
 8003cca:	603b      	str	r3, [r7, #0]
	inv_device_icm20948_t * self = (inv_device_icm20948_t *)context;
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	617b      	str	r3, [r7, #20]
	(void)what;
	(void)verify;
	(void)force;

	return inv_icm20948_load(&self->icm20948_states, image, size);
 8003cd0:	697b      	ldr	r3, [r7, #20]
 8003cd2:	3330      	adds	r3, #48	@ 0x30
 8003cd4:	683a      	ldr	r2, [r7, #0]
 8003cd6:	b292      	uxth	r2, r2
 8003cd8:	6879      	ldr	r1, [r7, #4]
 8003cda:	4618      	mov	r0, r3
 8003cdc:	f009 fa73 	bl	800d1c6 <inv_icm20948_load>
 8003ce0:	4603      	mov	r3, r0
}
 8003ce2:	4618      	mov	r0, r3
 8003ce4:	3718      	adds	r7, #24
 8003ce6:	46bd      	mov	sp, r7
 8003ce8:	bd80      	pop	{r7, pc}
	...

08003cec <inv_device_icm20948_self_test>:

int inv_device_icm20948_self_test(void * context, int sensor)
{
 8003cec:	b580      	push	{r7, lr}
 8003cee:	b084      	sub	sp, #16
 8003cf0:	af00      	add	r7, sp, #0
 8003cf2:	6078      	str	r0, [r7, #4]
 8003cf4:	6039      	str	r1, [r7, #0]
	inv_device_icm20948_t * self = (inv_device_icm20948_t *)context;
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	60bb      	str	r3, [r7, #8]
	int rc;

	if(inv_device_icm20948_ping_sensor(context, sensor) != 0)
 8003cfa:	6839      	ldr	r1, [r7, #0]
 8003cfc:	6878      	ldr	r0, [r7, #4]
 8003cfe:	f000 f845 	bl	8003d8c <inv_device_icm20948_ping_sensor>
 8003d02:	4603      	mov	r3, r0
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d002      	beq.n	8003d0e <inv_device_icm20948_self_test+0x22>
		return INV_ERROR_BAD_ARG;
 8003d08:	f06f 030a 	mvn.w	r3, #10
 8003d0c:	e037      	b.n	8003d7e <inv_device_icm20948_self_test+0x92>

	if((sensor != INV_SENSOR_TYPE_RAW_ACCELEROMETER) &&
 8003d0e:	683b      	ldr	r3, [r7, #0]
 8003d10:	2b20      	cmp	r3, #32
 8003d12:	d00e      	beq.n	8003d32 <inv_device_icm20948_self_test+0x46>
 8003d14:	683b      	ldr	r3, [r7, #0]
 8003d16:	2b01      	cmp	r3, #1
 8003d18:	d00b      	beq.n	8003d32 <inv_device_icm20948_self_test+0x46>
			(sensor != INV_SENSOR_TYPE_ACCELEROMETER) &&
 8003d1a:	683b      	ldr	r3, [r7, #0]
 8003d1c:	2b21      	cmp	r3, #33	@ 0x21
 8003d1e:	d008      	beq.n	8003d32 <inv_device_icm20948_self_test+0x46>
			(sensor != INV_SENSOR_TYPE_RAW_GYROSCOPE) &&
 8003d20:	683b      	ldr	r3, [r7, #0]
 8003d22:	2b04      	cmp	r3, #4
 8003d24:	d005      	beq.n	8003d32 <inv_device_icm20948_self_test+0x46>
			(sensor != INV_SENSOR_TYPE_GYROSCOPE) &&
 8003d26:	683b      	ldr	r3, [r7, #0]
 8003d28:	2b02      	cmp	r3, #2
 8003d2a:	d002      	beq.n	8003d32 <inv_device_icm20948_self_test+0x46>
			(sensor != INV_SENSOR_TYPE_MAGNETOMETER))
			//(sensor != INV_SENSOR_TYPE_RAW_MAGNETOMETER) AxL add rawmag
		return INV_ERROR_BAD_ARG;
 8003d2c:	f06f 030a 	mvn.w	r3, #10
 8003d30:	e025      	b.n	8003d7e <inv_device_icm20948_self_test+0x92>

	if(self->icm20948_states.selftest_done) {
 8003d32:	68bb      	ldr	r3, [r7, #8]
 8003d34:	f893 30c0 	ldrb.w	r3, [r3, #192]	@ 0xc0
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d005      	beq.n	8003d48 <inv_device_icm20948_self_test+0x5c>
		INV_MSG(INV_MSG_LEVEL_WARNING, "Self-test already ran once!");
 8003d3c:	4912      	ldr	r1, [pc, #72]	@ (8003d88 <inv_device_icm20948_self_test+0x9c>)
 8003d3e:	2002      	movs	r0, #2
 8003d40:	f00b fb62 	bl	800f408 <inv_msg>
		return INV_ERROR_SUCCESS;
 8003d44:	2300      	movs	r3, #0
 8003d46:	e01a      	b.n	8003d7e <inv_device_icm20948_self_test+0x92>
	}

	/* Reset the device in case the self-test doesn't run at start */
	inv_device_icm20948_cleanup(context);
 8003d48:	6878      	ldr	r0, [r7, #4]
 8003d4a:	f7ff ff91 	bl	8003c70 <inv_device_icm20948_cleanup>
	if((inv_icm20948_run_selftest(&self->icm20948_states) & INV_ICM20948_SELF_TEST_OK) 
 8003d4e:	68bb      	ldr	r3, [r7, #8]
 8003d50:	3330      	adds	r3, #48	@ 0x30
 8003d52:	4618      	mov	r0, r3
 8003d54:	f008 fbfe 	bl	800c554 <inv_icm20948_run_selftest>
 8003d58:	4603      	mov	r3, r0
 8003d5a:	f003 0307 	and.w	r3, r3, #7
 8003d5e:	2b07      	cmp	r3, #7
 8003d60:	d106      	bne.n	8003d70 <inv_device_icm20948_self_test+0x84>
			== INV_ICM20948_SELF_TEST_OK) {
		self->icm20948_states.selftest_done = 1;
 8003d62:	68bb      	ldr	r3, [r7, #8]
 8003d64:	2201      	movs	r2, #1
 8003d66:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0
		rc = 0;
 8003d6a:	2300      	movs	r3, #0
 8003d6c:	60fb      	str	r3, [r7, #12]
 8003d6e:	e002      	b.n	8003d76 <inv_device_icm20948_self_test+0x8a>
	}
	else
		rc = INV_ERROR;
 8003d70:	f04f 33ff 	mov.w	r3, #4294967295
 8003d74:	60fb      	str	r3, [r7, #12]

	/* It's advised to re-init the device after self-test for normal use */
	inv_device_icm20948_reset(context);
 8003d76:	6878      	ldr	r0, [r7, #4]
 8003d78:	f7ff fed0 	bl	8003b1c <inv_device_icm20948_reset>
	return rc;
 8003d7c:	68fb      	ldr	r3, [r7, #12]
}
 8003d7e:	4618      	mov	r0, r3
 8003d80:	3710      	adds	r7, #16
 8003d82:	46bd      	mov	sp, r7
 8003d84:	bd80      	pop	{r7, pc}
 8003d86:	bf00      	nop
 8003d88:	0801a014 	.word	0x0801a014

08003d8c <inv_device_icm20948_ping_sensor>:

int inv_device_icm20948_ping_sensor(void * context, int sensor)
{
 8003d8c:	b580      	push	{r7, lr}
 8003d8e:	b084      	sub	sp, #16
 8003d90:	af00      	add	r7, sp, #0
 8003d92:	6078      	str	r0, [r7, #4]
 8003d94:	6039      	str	r1, [r7, #0]
	inv_device_icm20948_t * self = (inv_device_icm20948_t *)context;
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	60fb      	str	r3, [r7, #12]
	
	/* HW sensors */
	if( (sensor == INV_SENSOR_TYPE_RAW_ACCELEROMETER) ||
 8003d9a:	683b      	ldr	r3, [r7, #0]
 8003d9c:	2b20      	cmp	r3, #32
 8003d9e:	d029      	beq.n	8003df4 <inv_device_icm20948_ping_sensor+0x68>
 8003da0:	683b      	ldr	r3, [r7, #0]
 8003da2:	2b21      	cmp	r3, #33	@ 0x21
 8003da4:	d026      	beq.n	8003df4 <inv_device_icm20948_ping_sensor+0x68>
	    (sensor == INV_SENSOR_TYPE_RAW_GYROSCOPE) ||
 8003da6:	683b      	ldr	r3, [r7, #0]
 8003da8:	2b0f      	cmp	r3, #15
 8003daa:	d023      	beq.n	8003df4 <inv_device_icm20948_ping_sensor+0x68>
	    (sensor == INV_SENSOR_TYPE_GAME_ROTATION_VECTOR) ||
 8003dac:	683b      	ldr	r3, [r7, #0]
 8003dae:	2b01      	cmp	r3, #1
 8003db0:	d020      	beq.n	8003df4 <inv_device_icm20948_ping_sensor+0x68>
	    (sensor == INV_SENSOR_TYPE_ACCELEROMETER) ||
 8003db2:	683b      	ldr	r3, [r7, #0]
 8003db4:	2b04      	cmp	r3, #4
 8003db6:	d01d      	beq.n	8003df4 <inv_device_icm20948_ping_sensor+0x68>
	    (sensor == INV_SENSOR_TYPE_GYROSCOPE) ||
 8003db8:	683b      	ldr	r3, [r7, #0]
 8003dba:	2b10      	cmp	r3, #16
 8003dbc:	d01a      	beq.n	8003df4 <inv_device_icm20948_ping_sensor+0x68>
	    (sensor == INV_SENSOR_TYPE_UNCAL_GYROSCOPE) ||
 8003dbe:	683b      	ldr	r3, [r7, #0]
 8003dc0:	2b11      	cmp	r3, #17
 8003dc2:	d017      	beq.n	8003df4 <inv_device_icm20948_ping_sensor+0x68>
	    (sensor == INV_SENSOR_TYPE_SMD) ||
 8003dc4:	683b      	ldr	r3, [r7, #0]
 8003dc6:	2b12      	cmp	r3, #18
 8003dc8:	d014      	beq.n	8003df4 <inv_device_icm20948_ping_sensor+0x68>
	    (sensor == INV_SENSOR_TYPE_STEP_DETECTOR) ||
 8003dca:	683b      	ldr	r3, [r7, #0]
 8003dcc:	2b13      	cmp	r3, #19
 8003dce:	d011      	beq.n	8003df4 <inv_device_icm20948_ping_sensor+0x68>
	    (sensor == INV_SENSOR_TYPE_STEP_COUNTER) ||
 8003dd0:	683b      	ldr	r3, [r7, #0]
 8003dd2:	2b1c      	cmp	r3, #28
 8003dd4:	d00e      	beq.n	8003df4 <inv_device_icm20948_ping_sensor+0x68>
	    (sensor == INV_SENSOR_TYPE_B2S) ||
 8003dd6:	683b      	ldr	r3, [r7, #0]
 8003dd8:	2b19      	cmp	r3, #25
 8003dda:	d00b      	beq.n	8003df4 <inv_device_icm20948_ping_sensor+0x68>
	    (sensor == INV_SENSOR_TYPE_PICK_UP_GESTURE) ||
 8003ddc:	683b      	ldr	r3, [r7, #0]
 8003dde:	2b1a      	cmp	r3, #26
 8003de0:	d008      	beq.n	8003df4 <inv_device_icm20948_ping_sensor+0x68>
	    (sensor == INV_SENSOR_TYPE_BAC) ||
 8003de2:	683b      	ldr	r3, [r7, #0]
 8003de4:	2b09      	cmp	r3, #9
 8003de6:	d005      	beq.n	8003df4 <inv_device_icm20948_ping_sensor+0x68>
	    (sensor == INV_SENSOR_TYPE_GRAVITY) ||
 8003de8:	683b      	ldr	r3, [r7, #0]
 8003dea:	2b0a      	cmp	r3, #10
 8003dec:	d002      	beq.n	8003df4 <inv_device_icm20948_ping_sensor+0x68>
	    (sensor == INV_SENSOR_TYPE_LINEAR_ACCELERATION) ||
 8003dee:	683b      	ldr	r3, [r7, #0]
 8003df0:	2b16      	cmp	r3, #22
 8003df2:	d101      	bne.n	8003df8 <inv_device_icm20948_ping_sensor+0x6c>
	    (sensor == INV_SENSOR_TYPE_TILT_DETECTOR) ) {
		return 0;
 8003df4:	2300      	movs	r3, #0
 8003df6:	e01a      	b.n	8003e2e <inv_device_icm20948_ping_sensor+0xa2>
	} else if( (sensor == INV_SENSOR_TYPE_MAGNETOMETER) ||
 8003df8:	683b      	ldr	r3, [r7, #0]
 8003dfa:	2b02      	cmp	r3, #2
 8003dfc:	d00b      	beq.n	8003e16 <inv_device_icm20948_ping_sensor+0x8a>
 8003dfe:	683b      	ldr	r3, [r7, #0]
 8003e00:	2b0e      	cmp	r3, #14
 8003e02:	d008      	beq.n	8003e16 <inv_device_icm20948_ping_sensor+0x8a>
	           (sensor == INV_SENSOR_TYPE_UNCAL_MAGNETOMETER) ||
 8003e04:	683b      	ldr	r3, [r7, #0]
 8003e06:	2b14      	cmp	r3, #20
 8003e08:	d005      	beq.n	8003e16 <inv_device_icm20948_ping_sensor+0x8a>
	           (sensor == INV_SENSOR_TYPE_GEOMAG_ROTATION_VECTOR) ||
 8003e0a:	683b      	ldr	r3, [r7, #0]
 8003e0c:	2b03      	cmp	r3, #3
 8003e0e:	d002      	beq.n	8003e16 <inv_device_icm20948_ping_sensor+0x8a>
	           (sensor == INV_SENSOR_TYPE_ORIENTATION) ||
 8003e10:	683b      	ldr	r3, [r7, #0]
 8003e12:	2b0b      	cmp	r3, #11
 8003e14:	d109      	bne.n	8003e2a <inv_device_icm20948_ping_sensor+0x9e>
	           (sensor == INV_SENSOR_TYPE_ROTATION_VECTOR) ) {
		if(inv_icm20948_compass_isconnected(&self->icm20948_states))
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	3330      	adds	r3, #48	@ 0x30
 8003e1a:	4618      	mov	r0, r3
 8003e1c:	f001 fa46 	bl	80052ac <inv_icm20948_compass_isconnected>
 8003e20:	4603      	mov	r3, r0
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d001      	beq.n	8003e2a <inv_device_icm20948_ping_sensor+0x9e>
			return 0;
 8003e26:	2300      	movs	r3, #0
 8003e28:	e001      	b.n	8003e2e <inv_device_icm20948_ping_sensor+0xa2>
	}

	return INV_ERROR_BAD_ARG;
 8003e2a:	f06f 030a 	mvn.w	r3, #10
}
 8003e2e:	4618      	mov	r0, r3
 8003e30:	3710      	adds	r7, #16
 8003e32:	46bd      	mov	sp, r7
 8003e34:	bd80      	pop	{r7, pc}

08003e36 <inv_device_icm20948_enable_sensor>:

int inv_device_icm20948_enable_sensor(void * context, int sensor, inv_bool_t en)
{
 8003e36:	b590      	push	{r4, r7, lr}
 8003e38:	b087      	sub	sp, #28
 8003e3a:	af00      	add	r7, sp, #0
 8003e3c:	60f8      	str	r0, [r7, #12]
 8003e3e:	60b9      	str	r1, [r7, #8]
 8003e40:	607a      	str	r2, [r7, #4]
	inv_device_icm20948_t * self = (inv_device_icm20948_t *)context;
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	617b      	str	r3, [r7, #20]

	return inv_icm20948_enable_sensor(&self->icm20948_states, idd_sensortype_2_driver(sensor), en);
 8003e46:	697b      	ldr	r3, [r7, #20]
 8003e48:	f103 0430 	add.w	r4, r3, #48	@ 0x30
 8003e4c:	68b8      	ldr	r0, [r7, #8]
 8003e4e:	f7ff fc87 	bl	8003760 <idd_sensortype_2_driver>
 8003e52:	4603      	mov	r3, r0
 8003e54:	687a      	ldr	r2, [r7, #4]
 8003e56:	4619      	mov	r1, r3
 8003e58:	4620      	mov	r0, r4
 8003e5a:	f009 f927 	bl	800d0ac <inv_icm20948_enable_sensor>
 8003e5e:	4603      	mov	r3, r0
}
 8003e60:	4618      	mov	r0, r3
 8003e62:	371c      	adds	r7, #28
 8003e64:	46bd      	mov	sp, r7
 8003e66:	bd90      	pop	{r4, r7, pc}

08003e68 <inv_device_icm20948_set_sensor_period_us>:

int inv_device_icm20948_set_sensor_period_us(void * context,
		int sensor, uint32_t period)
{
 8003e68:	b590      	push	{r4, r7, lr}
 8003e6a:	b087      	sub	sp, #28
 8003e6c:	af00      	add	r7, sp, #0
 8003e6e:	60f8      	str	r0, [r7, #12]
 8003e70:	60b9      	str	r1, [r7, #8]
 8003e72:	607a      	str	r2, [r7, #4]
	inv_device_icm20948_t * self = (inv_device_icm20948_t *)context;
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	617b      	str	r3, [r7, #20]

	/* convert period back to ms as this is what expects the driver for now */
	period /= 1000;
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	4a0b      	ldr	r2, [pc, #44]	@ (8003ea8 <inv_device_icm20948_set_sensor_period_us+0x40>)
 8003e7c:	fba2 2303 	umull	r2, r3, r2, r3
 8003e80:	099b      	lsrs	r3, r3, #6
 8003e82:	607b      	str	r3, [r7, #4]

	return inv_icm20948_set_sensor_period(&self->icm20948_states, idd_sensortype_2_driver(sensor), period);
 8003e84:	697b      	ldr	r3, [r7, #20]
 8003e86:	f103 0430 	add.w	r4, r3, #48	@ 0x30
 8003e8a:	68b8      	ldr	r0, [r7, #8]
 8003e8c:	f7ff fc68 	bl	8003760 <idd_sensortype_2_driver>
 8003e90:	4603      	mov	r3, r0
 8003e92:	687a      	ldr	r2, [r7, #4]
 8003e94:	4619      	mov	r1, r3
 8003e96:	4620      	mov	r0, r4
 8003e98:	f009 f935 	bl	800d106 <inv_icm20948_set_sensor_period>
 8003e9c:	4603      	mov	r3, r0
}
 8003e9e:	4618      	mov	r0, r3
 8003ea0:	371c      	adds	r7, #28
 8003ea2:	46bd      	mov	sp, r7
 8003ea4:	bd90      	pop	{r4, r7, pc}
 8003ea6:	bf00      	nop
 8003ea8:	10624dd3 	.word	0x10624dd3

08003eac <inv_device_icm20948_set_sensor_timeout>:

int inv_device_icm20948_set_sensor_timeout(void * context,
		int sensor, uint32_t period)
{
 8003eac:	b580      	push	{r7, lr}
 8003eae:	b086      	sub	sp, #24
 8003eb0:	af00      	add	r7, sp, #0
 8003eb2:	60f8      	str	r0, [r7, #12]
 8003eb4:	60b9      	str	r1, [r7, #8]
 8003eb6:	607a      	str	r2, [r7, #4]
	inv_device_icm20948_t * self = (inv_device_icm20948_t *)context;
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	617b      	str	r3, [r7, #20]
	(void)sensor;

	return inv_icm20948_enable_batch_timeout(&self->icm20948_states, period);
 8003ebc:	697b      	ldr	r3, [r7, #20]
 8003ebe:	3330      	adds	r3, #48	@ 0x30
 8003ec0:	687a      	ldr	r2, [r7, #4]
 8003ec2:	b292      	uxth	r2, r2
 8003ec4:	4611      	mov	r1, r2
 8003ec6:	4618      	mov	r0, r3
 8003ec8:	f009 f956 	bl	800d178 <inv_icm20948_enable_batch_timeout>
 8003ecc:	4603      	mov	r3, r0
}
 8003ece:	4618      	mov	r0, r3
 8003ed0:	3718      	adds	r7, #24
 8003ed2:	46bd      	mov	sp, r7
 8003ed4:	bd80      	pop	{r7, pc}

08003ed6 <inv_device_icm20948_set_sensor_mounting_matrix>:

int inv_device_icm20948_set_sensor_mounting_matrix(void * context,
		int sensor, const float matrix[9])
{
 8003ed6:	b590      	push	{r4, r7, lr}
 8003ed8:	b087      	sub	sp, #28
 8003eda:	af00      	add	r7, sp, #0
 8003edc:	60f8      	str	r0, [r7, #12]
 8003ede:	60b9      	str	r1, [r7, #8]
 8003ee0:	607a      	str	r2, [r7, #4]
	inv_device_icm20948_t * self = (inv_device_icm20948_t *)context;
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	617b      	str	r3, [r7, #20]
	
	return inv_icm20948_set_matrix(&self->icm20948_states, matrix, idd_sensortype_2_driver(sensor));
 8003ee6:	697b      	ldr	r3, [r7, #20]
 8003ee8:	f103 0430 	add.w	r4, r3, #48	@ 0x30
 8003eec:	68b8      	ldr	r0, [r7, #8]
 8003eee:	f7ff fc37 	bl	8003760 <idd_sensortype_2_driver>
 8003ef2:	4603      	mov	r3, r0
 8003ef4:	461a      	mov	r2, r3
 8003ef6:	6879      	ldr	r1, [r7, #4]
 8003ef8:	4620      	mov	r0, r4
 8003efa:	f009 f809 	bl	800cf10 <inv_icm20948_set_matrix>
 8003efe:	4603      	mov	r3, r0
}
 8003f00:	4618      	mov	r0, r3
 8003f02:	371c      	adds	r7, #28
 8003f04:	46bd      	mov	sp, r7
 8003f06:	bd90      	pop	{r4, r7, pc}

08003f08 <inv_device_icm20948_write_mems_register>:

int inv_device_icm20948_write_mems_register(void * context, int sensor, uint16_t reg_addr,
		const void * data, unsigned size)
{
 8003f08:	b580      	push	{r7, lr}
 8003f0a:	b086      	sub	sp, #24
 8003f0c:	af00      	add	r7, sp, #0
 8003f0e:	60f8      	str	r0, [r7, #12]
 8003f10:	60b9      	str	r1, [r7, #8]
 8003f12:	603b      	str	r3, [r7, #0]
 8003f14:	4613      	mov	r3, r2
 8003f16:	80fb      	strh	r3, [r7, #6]
	inv_device_icm20948_t * self = (inv_device_icm20948_t *)context;
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	617b      	str	r3, [r7, #20]

	(void)sensor;

	return inv_icm20948_write_reg(&self->icm20948_states, (uint8_t)reg_addr, (uint8_t*)data, size);
 8003f1c:	697b      	ldr	r3, [r7, #20]
 8003f1e:	f103 0030 	add.w	r0, r3, #48	@ 0x30
 8003f22:	88fb      	ldrh	r3, [r7, #6]
 8003f24:	b2d9      	uxtb	r1, r3
 8003f26:	6a3b      	ldr	r3, [r7, #32]
 8003f28:	683a      	ldr	r2, [r7, #0]
 8003f2a:	f00a fe78 	bl	800ec1e <inv_icm20948_write_reg>
 8003f2e:	4603      	mov	r3, r0
}
 8003f30:	4618      	mov	r0, r3
 8003f32:	3718      	adds	r7, #24
 8003f34:	46bd      	mov	sp, r7
 8003f36:	bd80      	pop	{r7, pc}

08003f38 <inv_device_icm20948_read_mems_register>:

int inv_device_icm20948_read_mems_register(void * context, int sensor, uint16_t reg_addr,
		void * data, unsigned size)
{
 8003f38:	b580      	push	{r7, lr}
 8003f3a:	b086      	sub	sp, #24
 8003f3c:	af00      	add	r7, sp, #0
 8003f3e:	60f8      	str	r0, [r7, #12]
 8003f40:	60b9      	str	r1, [r7, #8]
 8003f42:	603b      	str	r3, [r7, #0]
 8003f44:	4613      	mov	r3, r2
 8003f46:	80fb      	strh	r3, [r7, #6]
	inv_device_icm20948_t * self = (inv_device_icm20948_t *)context;
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	617b      	str	r3, [r7, #20]

	(void)sensor;

	return inv_icm20948_read_reg(&self->icm20948_states, (uint8_t)reg_addr, (uint8_t*)data, size);
 8003f4c:	697b      	ldr	r3, [r7, #20]
 8003f4e:	f103 0030 	add.w	r0, r3, #48	@ 0x30
 8003f52:	88fb      	ldrh	r3, [r7, #6]
 8003f54:	b2d9      	uxtb	r1, r3
 8003f56:	6a3b      	ldr	r3, [r7, #32]
 8003f58:	683a      	ldr	r2, [r7, #0]
 8003f5a:	f00a fe4d 	bl	800ebf8 <inv_icm20948_read_reg>
 8003f5e:	4603      	mov	r3, r0
}
 8003f60:	4618      	mov	r0, r3
 8003f62:	3718      	adds	r7, #24
 8003f64:	46bd      	mov	sp, r7
 8003f66:	bd80      	pop	{r7, pc}

08003f68 <inv_device_icm20948_init_aux_compass>:

void inv_device_icm20948_init_aux_compass(inv_device_icm20948_t * self,
	int aux_compass_id, uint8_t aux_compass_addr)
{
 8003f68:	b580      	push	{r7, lr}
 8003f6a:	b084      	sub	sp, #16
 8003f6c:	af00      	add	r7, sp, #0
 8003f6e:	60f8      	str	r0, [r7, #12]
 8003f70:	60b9      	str	r1, [r7, #8]
 8003f72:	4613      	mov	r3, r2
 8003f74:	71fb      	strb	r3, [r7, #7]
	/* register auxiliary compass (assuming AK09911) */
	inv_icm20948_register_aux_compass(&self->icm20948_states,
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	3330      	adds	r3, #48	@ 0x30
 8003f7a:	68ba      	ldr	r2, [r7, #8]
 8003f7c:	b2d1      	uxtb	r1, r2
 8003f7e:	79fa      	ldrb	r2, [r7, #7]
 8003f80:	4618      	mov	r0, r3
 8003f82:	f000 fed1 	bl	8004d28 <inv_icm20948_register_aux_compass>
			(enum inv_icm20948_compass_id)aux_compass_id, aux_compass_addr);
}
 8003f86:	bf00      	nop
 8003f88:	3710      	adds	r7, #16
 8003f8a:	46bd      	mov	sp, r7
 8003f8c:	bd80      	pop	{r7, pc}

08003f8e <inv_device_icm20948_set_sensor_config>:

int inv_device_icm20948_set_sensor_config(void * context, int sensor, int setting,
		const void * value, unsigned size)
{
 8003f8e:	b590      	push	{r4, r7, lr}
 8003f90:	b08b      	sub	sp, #44	@ 0x2c
 8003f92:	af00      	add	r7, sp, #0
 8003f94:	60f8      	str	r0, [r7, #12]
 8003f96:	60b9      	str	r1, [r7, #8]
 8003f98:	607a      	str	r2, [r7, #4]
 8003f9a:	603b      	str	r3, [r7, #0]
	inv_device_icm20948_t * self = (inv_device_icm20948_t *)context;
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	627b      	str	r3, [r7, #36]	@ 0x24
	int rc = 0;
 8003fa0:	2300      	movs	r3, #0
 8003fa2:	623b      	str	r3, [r7, #32]
	(void)size;
	
	switch (setting) {
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	2b07      	cmp	r3, #7
 8003fa8:	d034      	beq.n	8004014 <inv_device_icm20948_set_sensor_config+0x86>
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	2b07      	cmp	r3, #7
 8003fae:	dc4a      	bgt.n	8004046 <inv_device_icm20948_set_sensor_config+0xb8>
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	2b03      	cmp	r3, #3
 8003fb4:	d039      	beq.n	800402a <inv_device_icm20948_set_sensor_config+0x9c>
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	2b05      	cmp	r3, #5
 8003fba:	d144      	bne.n	8004046 <inv_device_icm20948_set_sensor_config+0xb8>
		case INV_DEVICE_ICM20948_CONFIG_FSR : {
			int temp_bias[3];
			//In case FSR change, we save and apply new bias
			inv_icm20948_get_bias(&self->icm20948_states, idd_sensortype_2_driver(sensor), temp_bias);
 8003fbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fbe:	f103 0430 	add.w	r4, r3, #48	@ 0x30
 8003fc2:	68b8      	ldr	r0, [r7, #8]
 8003fc4:	f7ff fbcc 	bl	8003760 <idd_sensortype_2_driver>
 8003fc8:	4603      	mov	r3, r0
 8003fca:	4619      	mov	r1, r3
 8003fcc:	f107 0314 	add.w	r3, r7, #20
 8003fd0:	461a      	mov	r2, r3
 8003fd2:	4620      	mov	r0, r4
 8003fd4:	f008 fec0 	bl	800cd58 <inv_icm20948_get_bias>
			rc = inv_icm20948_set_fsr(&self->icm20948_states, idd_sensortype_2_driver(sensor), value);
 8003fd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fda:	f103 0430 	add.w	r4, r3, #48	@ 0x30
 8003fde:	68b8      	ldr	r0, [r7, #8]
 8003fe0:	f7ff fbbe 	bl	8003760 <idd_sensortype_2_driver>
 8003fe4:	4603      	mov	r3, r0
 8003fe6:	683a      	ldr	r2, [r7, #0]
 8003fe8:	4619      	mov	r1, r3
 8003fea:	4620      	mov	r0, r4
 8003fec:	f008 fd41 	bl	800ca72 <inv_icm20948_set_fsr>
 8003ff0:	6238      	str	r0, [r7, #32]
			inv_icm20948_set_bias(&self->icm20948_states, idd_sensortype_2_driver(sensor), temp_bias);
 8003ff2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ff4:	f103 0430 	add.w	r4, r3, #48	@ 0x30
 8003ff8:	68b8      	ldr	r0, [r7, #8]
 8003ffa:	f7ff fbb1 	bl	8003760 <idd_sensortype_2_driver>
 8003ffe:	4603      	mov	r3, r0
 8004000:	4619      	mov	r1, r3
 8004002:	f107 0314 	add.w	r3, r7, #20
 8004006:	461a      	mov	r2, r3
 8004008:	4620      	mov	r0, r4
 800400a:	f008 fe13 	bl	800cc34 <inv_icm20948_set_bias>
			break;
 800400e:	bf00      	nop
				return -1;
			}*/
		default :
			return -1;
	}
	return rc;
 8004010:	6a3b      	ldr	r3, [r7, #32]
 8004012:	e01a      	b.n	800404a <inv_device_icm20948_set_sensor_config+0xbc>
			return inv_icm20948_set_lowpower_or_highperformance(&self->icm20948_states, *((uint8_t *)value));
 8004014:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004016:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800401a:	683b      	ldr	r3, [r7, #0]
 800401c:	781b      	ldrb	r3, [r3, #0]
 800401e:	4619      	mov	r1, r3
 8004020:	4610      	mov	r0, r2
 8004022:	f008 ff2b 	bl	800ce7c <inv_icm20948_set_lowpower_or_highperformance>
 8004026:	4603      	mov	r3, r0
 8004028:	e00f      	b.n	800404a <inv_device_icm20948_set_sensor_config+0xbc>
			return inv_icm20948_set_bias(&self->icm20948_states, idd_sensortype_2_driver(sensor), value);
 800402a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800402c:	f103 0430 	add.w	r4, r3, #48	@ 0x30
 8004030:	68b8      	ldr	r0, [r7, #8]
 8004032:	f7ff fb95 	bl	8003760 <idd_sensortype_2_driver>
 8004036:	4603      	mov	r3, r0
 8004038:	683a      	ldr	r2, [r7, #0]
 800403a:	4619      	mov	r1, r3
 800403c:	4620      	mov	r0, r4
 800403e:	f008 fdf9 	bl	800cc34 <inv_icm20948_set_bias>
 8004042:	4603      	mov	r3, r0
 8004044:	e001      	b.n	800404a <inv_device_icm20948_set_sensor_config+0xbc>
			return -1;
 8004046:	f04f 33ff 	mov.w	r3, #4294967295
}
 800404a:	4618      	mov	r0, r3
 800404c:	372c      	adds	r7, #44	@ 0x2c
 800404e:	46bd      	mov	sp, r7
 8004050:	bd90      	pop	{r4, r7, pc}

08004052 <inv_device_icm20948_get_sensor_config>:

int inv_device_icm20948_get_sensor_config(void * context, int sensor, int setting,
		void *value_out, unsigned size)
{
 8004052:	b590      	push	{r4, r7, lr}
 8004054:	b087      	sub	sp, #28
 8004056:	af00      	add	r7, sp, #0
 8004058:	60f8      	str	r0, [r7, #12]
 800405a:	60b9      	str	r1, [r7, #8]
 800405c:	607a      	str	r2, [r7, #4]
 800405e:	603b      	str	r3, [r7, #0]
	inv_device_icm20948_t * self = (inv_device_icm20948_t *)context;
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	617b      	str	r3, [r7, #20]
	(void)size;
	switch (setting) {
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	2b07      	cmp	r3, #7
 8004068:	d016      	beq.n	8004098 <inv_device_icm20948_get_sensor_config+0x46>
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	2b07      	cmp	r3, #7
 800406e:	dc29      	bgt.n	80040c4 <inv_device_icm20948_get_sensor_config+0x72>
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	2b03      	cmp	r3, #3
 8004074:	d018      	beq.n	80040a8 <inv_device_icm20948_get_sensor_config+0x56>
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	2b05      	cmp	r3, #5
 800407a:	d123      	bne.n	80040c4 <inv_device_icm20948_get_sensor_config+0x72>
		case INV_DEVICE_ICM20948_CONFIG_FSR :
			return inv_icm20948_get_fsr(&self->icm20948_states, idd_sensortype_2_driver(sensor), value_out);
 800407c:	697b      	ldr	r3, [r7, #20]
 800407e:	f103 0430 	add.w	r4, r3, #48	@ 0x30
 8004082:	68b8      	ldr	r0, [r7, #8]
 8004084:	f7ff fb6c 	bl	8003760 <idd_sensortype_2_driver>
 8004088:	4603      	mov	r3, r0
 800408a:	683a      	ldr	r2, [r7, #0]
 800408c:	4619      	mov	r1, r3
 800408e:	4620      	mov	r0, r4
 8004090:	f008 fd62 	bl	800cb58 <inv_icm20948_get_fsr>
 8004094:	4603      	mov	r3, r0
 8004096:	e017      	b.n	80040c8 <inv_device_icm20948_get_sensor_config+0x76>
		case INV_DEVICE_ICM20948_CONFIG_POWER_MODE :
			return inv_icm20948_get_lowpower_or_highperformance(&self->icm20948_states, value_out);
 8004098:	697b      	ldr	r3, [r7, #20]
 800409a:	3330      	adds	r3, #48	@ 0x30
 800409c:	6839      	ldr	r1, [r7, #0]
 800409e:	4618      	mov	r0, r3
 80040a0:	f008 ff06 	bl	800ceb0 <inv_icm20948_get_lowpower_or_highperformance>
 80040a4:	4603      	mov	r3, r0
 80040a6:	e00f      	b.n	80040c8 <inv_device_icm20948_get_sensor_config+0x76>
		case INV_DEVICE_ICM20948_CONFIG_OFFSET :
			return inv_icm20948_get_bias(&self->icm20948_states, idd_sensortype_2_driver(sensor), value_out);
 80040a8:	697b      	ldr	r3, [r7, #20]
 80040aa:	f103 0430 	add.w	r4, r3, #48	@ 0x30
 80040ae:	68b8      	ldr	r0, [r7, #8]
 80040b0:	f7ff fb56 	bl	8003760 <idd_sensortype_2_driver>
 80040b4:	4603      	mov	r3, r0
 80040b6:	683a      	ldr	r2, [r7, #0]
 80040b8:	4619      	mov	r1, r3
 80040ba:	4620      	mov	r0, r4
 80040bc:	f008 fe4c 	bl	800cd58 <inv_icm20948_get_bias>
 80040c0:	4603      	mov	r3, r0
 80040c2:	e001      	b.n	80040c8 <inv_device_icm20948_get_sensor_config+0x76>
		default :
			return -1;
 80040c4:	f04f 33ff 	mov.w	r3, #4294967295
	}
}
 80040c8:	4618      	mov	r0, r3
 80040ca:	371c      	adds	r7, #28
 80040cc:	46bd      	mov	sp, r7
 80040ce:	bd90      	pop	{r4, r7, pc}

080040d0 <data_handler>:
/******************************************************************************/

static void data_handler(void * context, enum inv_icm20948_sensor sensor, uint64_t timestamp,
		const void * data, const void *arg)
{
 80040d0:	b580      	push	{r7, lr}
 80040d2:	b09e      	sub	sp, #120	@ 0x78
 80040d4:	af04      	add	r7, sp, #16
 80040d6:	60f8      	str	r0, [r7, #12]
 80040d8:	e9c7 2300 	strd	r2, r3, [r7]
 80040dc:	460b      	mov	r3, r1
 80040de:	72fb      	strb	r3, [r7, #11]
	inv_device_icm20948_t * self = (inv_device_icm20948_t *)context;
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	667b      	str	r3, [r7, #100]	@ 0x64
	inv_sensor_event_t event;
	const int sensortype = idd_driver_2_sensortype(sensor);
 80040e4:	7afb      	ldrb	r3, [r7, #11]
 80040e6:	4618      	mov	r0, r3
 80040e8:	f7ff fbb8 	bl	800385c <idd_driver_2_sensortype>
 80040ec:	6638      	str	r0, [r7, #96]	@ 0x60
	
	if(build_sensor_event(self, sensortype, timestamp, data, arg, &event)) {
 80040ee:	f107 0310 	add.w	r3, r7, #16
 80040f2:	9302      	str	r3, [sp, #8]
 80040f4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80040f6:	9301      	str	r3, [sp, #4]
 80040f8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80040fa:	9300      	str	r3, [sp, #0]
 80040fc:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004100:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8004102:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 8004104:	f000 f906 	bl	8004314 <build_sensor_event>
 8004108:	4603      	mov	r3, r0
 800410a:	2b00      	cmp	r3, #0
 800410c:	d007      	beq.n	800411e <data_handler+0x4e>
		inv_sensor_listener_notify(self->base.listener, &event);
 800410e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004110:	689b      	ldr	r3, [r3, #8]
 8004112:	f107 0210 	add.w	r2, r7, #16
 8004116:	4611      	mov	r1, r2
 8004118:	4618      	mov	r0, r3
 800411a:	f7ff fae0 	bl	80036de <inv_sensor_listener_notify>
	}
}
 800411e:	bf00      	nop
 8004120:	3768      	adds	r7, #104	@ 0x68
 8004122:	46bd      	mov	sp, r7
 8004124:	bd80      	pop	{r7, pc}
	...

08004128 <build_sensor_event_data>:

static inv_bool_t build_sensor_event_data(inv_device_icm20948_t * self, 
		uint8_t sensortype, const void * data, const void *arg, 
		inv_sensor_event_t * event)
{
 8004128:	b580      	push	{r7, lr}
 800412a:	b08a      	sub	sp, #40	@ 0x28
 800412c:	af00      	add	r7, sp, #0
 800412e:	60f8      	str	r0, [r7, #12]
 8004130:	607a      	str	r2, [r7, #4]
 8004132:	603b      	str	r3, [r7, #0]
 8004134:	460b      	mov	r3, r1
 8004136:	72fb      	strb	r3, [r7, #11]
	float raw_bias_data[6];
	(void)self;

	switch(sensortype) {
 8004138:	7afb      	ldrb	r3, [r7, #11]
 800413a:	3b01      	subs	r3, #1
 800413c:	2b20      	cmp	r3, #32
 800413e:	f200 80e1 	bhi.w	8004304 <build_sensor_event_data+0x1dc>
 8004142:	a201      	add	r2, pc, #4	@ (adr r2, 8004148 <build_sensor_event_data+0x20>)
 8004144:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004148:	08004263 	.word	0x08004263
 800414c:	0800427d 	.word	0x0800427d
 8004150:	080042e5 	.word	0x080042e5
 8004154:	08004249 	.word	0x08004249
 8004158:	08004305 	.word	0x08004305
 800415c:	08004305 	.word	0x08004305
 8004160:	08004305 	.word	0x08004305
 8004164:	08004305 	.word	0x08004305
 8004168:	08004263 	.word	0x08004263
 800416c:	08004263 	.word	0x08004263
 8004170:	08004297 	.word	0x08004297
 8004174:	08004305 	.word	0x08004305
 8004178:	08004305 	.word	0x08004305
 800417c:	0800420b 	.word	0x0800420b
 8004180:	080042b1 	.word	0x080042b1
 8004184:	080041cd 	.word	0x080041cd
 8004188:	080042cd 	.word	0x080042cd
 800418c:	080042cd 	.word	0x080042cd
 8004190:	080042d5 	.word	0x080042d5
 8004194:	08004297 	.word	0x08004297
 8004198:	08004305 	.word	0x08004305
 800419c:	080042cd 	.word	0x080042cd
 80041a0:	08004305 	.word	0x08004305
 80041a4:	08004305 	.word	0x08004305
 80041a8:	080042cd 	.word	0x080042cd
 80041ac:	080042c1 	.word	0x080042c1
 80041b0:	08004305 	.word	0x08004305
 80041b4:	080042cd 	.word	0x080042cd
 80041b8:	08004305 	.word	0x08004305
 80041bc:	08004305 	.word	0x08004305
 80041c0:	08004305 	.word	0x08004305
 80041c4:	080042f5 	.word	0x080042f5
 80041c8:	080042f5 	.word	0x080042f5
	case INV_SENSOR_TYPE_UNCAL_GYROSCOPE:
		memcpy(raw_bias_data, data, sizeof(raw_bias_data));
 80041cc:	f107 0310 	add.w	r3, r7, #16
 80041d0:	2218      	movs	r2, #24
 80041d2:	6879      	ldr	r1, [r7, #4]
 80041d4:	4618      	mov	r0, r3
 80041d6:	f011 f9f1 	bl	80155bc <memcpy>
		memcpy(event->data.gyr.vect, &raw_bias_data[0], sizeof(event->data.gyr.vect));
 80041da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80041dc:	3310      	adds	r3, #16
 80041de:	f107 0110 	add.w	r1, r7, #16
 80041e2:	220c      	movs	r2, #12
 80041e4:	4618      	mov	r0, r3
 80041e6:	f011 f9e9 	bl	80155bc <memcpy>
		memcpy(event->data.gyr.bias, &raw_bias_data[3], sizeof(event->data.gyr.bias));
 80041ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80041ec:	f103 001c 	add.w	r0, r3, #28
 80041f0:	f107 0310 	add.w	r3, r7, #16
 80041f4:	330c      	adds	r3, #12
 80041f6:	220c      	movs	r2, #12
 80041f8:	4619      	mov	r1, r3
 80041fa:	f011 f9df 	bl	80155bc <memcpy>
		memcpy(&(event->data.gyr.accuracy_flag), arg, sizeof(event->data.gyr.accuracy_flag));
 80041fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004200:	3328      	adds	r3, #40	@ 0x28
 8004202:	683a      	ldr	r2, [r7, #0]
 8004204:	7812      	ldrb	r2, [r2, #0]
 8004206:	701a      	strb	r2, [r3, #0]
		break;
 8004208:	e07e      	b.n	8004308 <build_sensor_event_data+0x1e0>
	case INV_SENSOR_TYPE_UNCAL_MAGNETOMETER:
		memcpy(raw_bias_data, data, sizeof(raw_bias_data));
 800420a:	f107 0310 	add.w	r3, r7, #16
 800420e:	2218      	movs	r2, #24
 8004210:	6879      	ldr	r1, [r7, #4]
 8004212:	4618      	mov	r0, r3
 8004214:	f011 f9d2 	bl	80155bc <memcpy>
		memcpy(event->data.mag.vect, &raw_bias_data[0], sizeof(event->data.mag.vect));
 8004218:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800421a:	3310      	adds	r3, #16
 800421c:	f107 0110 	add.w	r1, r7, #16
 8004220:	220c      	movs	r2, #12
 8004222:	4618      	mov	r0, r3
 8004224:	f011 f9ca 	bl	80155bc <memcpy>
		memcpy(event->data.mag.bias, &raw_bias_data[3], sizeof(event->data.mag.bias));
 8004228:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800422a:	f103 001c 	add.w	r0, r3, #28
 800422e:	f107 0310 	add.w	r3, r7, #16
 8004232:	330c      	adds	r3, #12
 8004234:	220c      	movs	r2, #12
 8004236:	4619      	mov	r1, r3
 8004238:	f011 f9c0 	bl	80155bc <memcpy>
		memcpy(&(event->data.gyr.accuracy_flag), arg, sizeof(event->data.gyr.accuracy_flag));
 800423c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800423e:	3328      	adds	r3, #40	@ 0x28
 8004240:	683a      	ldr	r2, [r7, #0]
 8004242:	7812      	ldrb	r2, [r2, #0]
 8004244:	701a      	strb	r2, [r3, #0]
		break;
 8004246:	e05f      	b.n	8004308 <build_sensor_event_data+0x1e0>
	case INV_SENSOR_TYPE_GYROSCOPE:
		memcpy(event->data.gyr.vect, data, sizeof(event->data.gyr.vect));
 8004248:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800424a:	3310      	adds	r3, #16
 800424c:	220c      	movs	r2, #12
 800424e:	6879      	ldr	r1, [r7, #4]
 8004250:	4618      	mov	r0, r3
 8004252:	f011 f9b3 	bl	80155bc <memcpy>
		memcpy(&(event->data.gyr.accuracy_flag), arg, sizeof(event->data.gyr.accuracy_flag));
 8004256:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004258:	3328      	adds	r3, #40	@ 0x28
 800425a:	683a      	ldr	r2, [r7, #0]
 800425c:	7812      	ldrb	r2, [r2, #0]
 800425e:	701a      	strb	r2, [r3, #0]
		break;
 8004260:	e052      	b.n	8004308 <build_sensor_event_data+0x1e0>
	case INV_SENSOR_TYPE_GRAVITY:
	case INV_SENSOR_TYPE_LINEAR_ACCELERATION:
	case INV_SENSOR_TYPE_ACCELEROMETER:
		memcpy(event->data.acc.vect, data, sizeof(event->data.acc.vect));
 8004262:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004264:	3310      	adds	r3, #16
 8004266:	220c      	movs	r2, #12
 8004268:	6879      	ldr	r1, [r7, #4]
 800426a:	4618      	mov	r0, r3
 800426c:	f011 f9a6 	bl	80155bc <memcpy>
		memcpy(&(event->data.acc.accuracy_flag), arg, sizeof(event->data.acc.accuracy_flag));
 8004270:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004272:	3328      	adds	r3, #40	@ 0x28
 8004274:	683a      	ldr	r2, [r7, #0]
 8004276:	7812      	ldrb	r2, [r2, #0]
 8004278:	701a      	strb	r2, [r3, #0]
		break;
 800427a:	e045      	b.n	8004308 <build_sensor_event_data+0x1e0>
	case INV_SENSOR_TYPE_MAGNETOMETER:
		memcpy(event->data.mag.vect, data, sizeof(event->data.mag.vect));
 800427c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800427e:	3310      	adds	r3, #16
 8004280:	220c      	movs	r2, #12
 8004282:	6879      	ldr	r1, [r7, #4]
 8004284:	4618      	mov	r0, r3
 8004286:	f011 f999 	bl	80155bc <memcpy>
		memcpy(&(event->data.mag.accuracy_flag), arg, sizeof(event->data.mag.accuracy_flag));
 800428a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800428c:	3328      	adds	r3, #40	@ 0x28
 800428e:	683a      	ldr	r2, [r7, #0]
 8004290:	7812      	ldrb	r2, [r2, #0]
 8004292:	701a      	strb	r2, [r3, #0]
		break;
 8004294:	e038      	b.n	8004308 <build_sensor_event_data+0x1e0>
	case INV_SENSOR_TYPE_GEOMAG_ROTATION_VECTOR:
	case INV_SENSOR_TYPE_ROTATION_VECTOR:
		memcpy(&(event->data.quaternion.accuracy), arg, sizeof(event->data.quaternion.accuracy));
 8004296:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004298:	3320      	adds	r3, #32
 800429a:	683a      	ldr	r2, [r7, #0]
 800429c:	6812      	ldr	r2, [r2, #0]
 800429e:	601a      	str	r2, [r3, #0]
		memcpy(event->data.quaternion.quat, data, sizeof(event->data.quaternion.quat));
 80042a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80042a2:	3310      	adds	r3, #16
 80042a4:	2210      	movs	r2, #16
 80042a6:	6879      	ldr	r1, [r7, #4]
 80042a8:	4618      	mov	r0, r3
 80042aa:	f011 f987 	bl	80155bc <memcpy>
		break;
 80042ae:	e02b      	b.n	8004308 <build_sensor_event_data+0x1e0>
	case INV_SENSOR_TYPE_GAME_ROTATION_VECTOR:
		memcpy(event->data.quaternion.quat, data, sizeof(event->data.quaternion.quat));
 80042b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80042b2:	3310      	adds	r3, #16
 80042b4:	2210      	movs	r2, #16
 80042b6:	6879      	ldr	r1, [r7, #4]
 80042b8:	4618      	mov	r0, r3
 80042ba:	f011 f97f 	bl	80155bc <memcpy>
		break;
 80042be:	e023      	b.n	8004308 <build_sensor_event_data+0x1e0>
	case INV_SENSOR_TYPE_BAC:
		memcpy(&(event->data.bac.event), data, sizeof(event->data.bac.event));
 80042c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80042c2:	3310      	adds	r3, #16
 80042c4:	687a      	ldr	r2, [r7, #4]
 80042c6:	6812      	ldr	r2, [r2, #0]
 80042c8:	601a      	str	r2, [r3, #0]
		break;
 80042ca:	e01d      	b.n	8004308 <build_sensor_event_data+0x1e0>
	case INV_SENSOR_TYPE_PICK_UP_GESTURE:
	case INV_SENSOR_TYPE_TILT_DETECTOR:
	case INV_SENSOR_TYPE_STEP_DETECTOR:
	case INV_SENSOR_TYPE_SMD:
	case INV_SENSOR_TYPE_B2S:
		event->data.event = true;
 80042cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80042ce:	2201      	movs	r2, #1
 80042d0:	611a      	str	r2, [r3, #16]
		break;
 80042d2:	e019      	b.n	8004308 <build_sensor_event_data+0x1e0>
	case INV_SENSOR_TYPE_STEP_COUNTER:
		memcpy(&(event->data.step.count), data, sizeof(event->data.step.count));
 80042d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80042d6:	3310      	adds	r3, #16
 80042d8:	2208      	movs	r2, #8
 80042da:	6879      	ldr	r1, [r7, #4]
 80042dc:	4618      	mov	r0, r3
 80042de:	f011 f96d 	bl	80155bc <memcpy>
		break;
 80042e2:	e011      	b.n	8004308 <build_sensor_event_data+0x1e0>
	case INV_SENSOR_TYPE_ORIENTATION:
		//we just want to copy x,y,z from orientation data
		memcpy(&(event->data.orientation), data, 3*sizeof(float));
 80042e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80042e6:	3310      	adds	r3, #16
 80042e8:	220c      	movs	r2, #12
 80042ea:	6879      	ldr	r1, [r7, #4]
 80042ec:	4618      	mov	r0, r3
 80042ee:	f011 f965 	bl	80155bc <memcpy>
		break;
 80042f2:	e009      	b.n	8004308 <build_sensor_event_data+0x1e0>
	case INV_SENSOR_TYPE_RAW_ACCELEROMETER:
	case INV_SENSOR_TYPE_RAW_GYROSCOPE:
		memcpy(event->data.raw3d.vect, data, sizeof(event->data.raw3d.vect));
 80042f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80042f6:	3310      	adds	r3, #16
 80042f8:	220c      	movs	r2, #12
 80042fa:	6879      	ldr	r1, [r7, #4]
 80042fc:	4618      	mov	r0, r3
 80042fe:	f011 f95d 	bl	80155bc <memcpy>
		break;
 8004302:	e001      	b.n	8004308 <build_sensor_event_data+0x1e0>
	default:
		return false;
 8004304:	2300      	movs	r3, #0
 8004306:	e000      	b.n	800430a <build_sensor_event_data+0x1e2>
	}

	return true;
 8004308:	2301      	movs	r3, #1
}
 800430a:	4618      	mov	r0, r3
 800430c:	3728      	adds	r7, #40	@ 0x28
 800430e:	46bd      	mov	sp, r7
 8004310:	bd80      	pop	{r7, pc}
 8004312:	bf00      	nop

08004314 <build_sensor_event>:

static inv_bool_t build_sensor_event(inv_device_icm20948_t * self,
		int sensorid, uint64_t timestamp, const void * data, const void *arg,
		inv_sensor_event_t * event)
{
 8004314:	b580      	push	{r7, lr}
 8004316:	b086      	sub	sp, #24
 8004318:	af02      	add	r7, sp, #8
 800431a:	60f8      	str	r0, [r7, #12]
 800431c:	60b9      	str	r1, [r7, #8]
 800431e:	e9c7 2300 	strd	r2, r3, [r7]
	assert(event);
 8004322:	6a3b      	ldr	r3, [r7, #32]
 8004324:	2b00      	cmp	r3, #0
 8004326:	d106      	bne.n	8004336 <build_sensor_event+0x22>
 8004328:	4b17      	ldr	r3, [pc, #92]	@ (8004388 <build_sensor_event+0x74>)
 800432a:	4a18      	ldr	r2, [pc, #96]	@ (800438c <build_sensor_event+0x78>)
 800432c:	f240 2135 	movw	r1, #565	@ 0x235
 8004330:	4817      	ldr	r0, [pc, #92]	@ (8004390 <build_sensor_event+0x7c>)
 8004332:	f00e fc61 	bl	8012bf8 <__assert_func>

	memset(event, 0, sizeof(*event));
 8004336:	2250      	movs	r2, #80	@ 0x50
 8004338:	2100      	movs	r1, #0
 800433a:	6a38      	ldr	r0, [r7, #32]
 800433c:	f011 f8a4 	bl	8015488 <memset>

	(void)self;

	if(!build_sensor_event_data(self, sensorid, data, arg, event)) {
 8004340:	68bb      	ldr	r3, [r7, #8]
 8004342:	b2d9      	uxtb	r1, r3
 8004344:	6a3b      	ldr	r3, [r7, #32]
 8004346:	9300      	str	r3, [sp, #0]
 8004348:	69fb      	ldr	r3, [r7, #28]
 800434a:	69ba      	ldr	r2, [r7, #24]
 800434c:	68f8      	ldr	r0, [r7, #12]
 800434e:	f7ff feeb 	bl	8004128 <build_sensor_event_data>
 8004352:	4603      	mov	r3, r0
 8004354:	2b00      	cmp	r3, #0
 8004356:	d106      	bne.n	8004366 <build_sensor_event+0x52>
		INV_MSG(INV_MSG_LEVEL_WARNING, "Unexpected sensor id %d. Data Ignored.", sensorid);
 8004358:	68ba      	ldr	r2, [r7, #8]
 800435a:	490e      	ldr	r1, [pc, #56]	@ (8004394 <build_sensor_event+0x80>)
 800435c:	2002      	movs	r0, #2
 800435e:	f00b f853 	bl	800f408 <inv_msg>
		return false;
 8004362:	2300      	movs	r3, #0
 8004364:	e00b      	b.n	800437e <build_sensor_event+0x6a>
	}

	/* finish up building event */
	event->sensor	= sensorid;
 8004366:	68ba      	ldr	r2, [r7, #8]
 8004368:	6a3b      	ldr	r3, [r7, #32]
 800436a:	601a      	str	r2, [r3, #0]
	event->timestamp = timestamp;
 800436c:	6a39      	ldr	r1, [r7, #32]
 800436e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004372:	e9c1 2302 	strd	r2, r3, [r1, #8]
	event->status	= INV_SENSOR_STATUS_DATA_UPDATED;
 8004376:	6a3b      	ldr	r3, [r7, #32]
 8004378:	2200      	movs	r2, #0
 800437a:	605a      	str	r2, [r3, #4]

	return true;
 800437c:	2301      	movs	r3, #1
 800437e:	4618      	mov	r0, r3
 8004380:	3710      	adds	r7, #16
 8004382:	46bd      	mov	sp, r7
 8004384:	bd80      	pop	{r7, pc}
 8004386:	bf00      	nop
 8004388:	0801a030 	.word	0x0801a030
 800438c:	0801e62c 	.word	0x0801e62c
 8004390:	08019ec0 	.word	0x08019ec0
 8004394:	0801a038 	.word	0x0801a038

08004398 <inv_sensor_str>:
#include "SensorTypes.h"

#include <assert.h>

const char * inv_sensor_2str(int sensor)
{
 8004398:	b580      	push	{r7, lr}
 800439a:	b084      	sub	sp, #16
 800439c:	af00      	add	r7, sp, #0
 800439e:	6078      	str	r0, [r7, #4]
		{ "SENSOR_CUSTOM_BAC_SC_EE_DIST",  "SENSOR_CUSTOM_BAC_SC_EE_DIST_WU"},
		{ "SENSOR_HRM_LOGGER",             "SENSOR_HRM_LOGGER_WU"},
		{ "SENSOR_PREDICTIVE_QUATERNION",  "SENSOR_PREDICTIVE_QUATERNION_WU"},
	};

	if (INV_SENSOR_IS_VALID(sensor)) {
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80043a6:	2b40      	cmp	r3, #64	@ 0x40
 80043a8:	d81a      	bhi.n	80043e0 <inv_sensor_str+0x48>
		const char * s = sensor_str[INV_SENSOR_ID_TO_TYPE(sensor)][INV_SENSOR_IS_WU(sensor)];
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80043b0:	687a      	ldr	r2, [r7, #4]
 80043b2:	0fd2      	lsrs	r2, r2, #31
 80043b4:	b2d2      	uxtb	r2, r2
 80043b6:	4611      	mov	r1, r2
 80043b8:	4a0c      	ldr	r2, [pc, #48]	@ (80043ec <inv_sensor_str+0x54>)
 80043ba:	005b      	lsls	r3, r3, #1
 80043bc:	440b      	add	r3, r1
 80043be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80043c2:	60fb      	str	r3, [r7, #12]

		assert(s != 0); // we forgot to update the array after adding a sensor!
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d105      	bne.n	80043d6 <inv_sensor_str+0x3e>
 80043ca:	4b09      	ldr	r3, [pc, #36]	@ (80043f0 <inv_sensor_str+0x58>)
 80043cc:	4a09      	ldr	r2, [pc, #36]	@ (80043f4 <inv_sensor_str+0x5c>)
 80043ce:	2165      	movs	r1, #101	@ 0x65
 80043d0:	4809      	ldr	r0, [pc, #36]	@ (80043f8 <inv_sensor_str+0x60>)
 80043d2:	f00e fc11 	bl	8012bf8 <__assert_func>

		if(s != 0)
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d001      	beq.n	80043e0 <inv_sensor_str+0x48>
			return s;
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	e000      	b.n	80043e2 <inv_sensor_str+0x4a>
	}

	return "";
 80043e0:	4b06      	ldr	r3, [pc, #24]	@ (80043fc <inv_sensor_str+0x64>)
}
 80043e2:	4618      	mov	r0, r3
 80043e4:	3710      	adds	r7, #16
 80043e6:	46bd      	mov	sp, r7
 80043e8:	bd80      	pop	{r7, pc}
 80043ea:	bf00      	nop
 80043ec:	20000004 	.word	0x20000004
 80043f0:	0801a060 	.word	0x0801a060
 80043f4:	0801e640 	.word	0x0801e640
 80043f8:	0801a068 	.word	0x0801a068
 80043fc:	0801a08c 	.word	0x0801a08c

08004400 <inv_icm20948_augmented_init>:
		newOdr = MIN(s->sOriWuOdrMs,newOdr); \
	if	(inv_icm20948_ctrl_androidSensor_enabled	(s, ANDROID_SENSOR_WAKEUP_ROTATION_VECTOR)) \
		newOdr = MIN(s->sRvWuOdrMs,newOdr);

int inv_icm20948_augmented_init(struct inv_icm20948 * s)
{
 8004400:	b480      	push	{r7}
 8004402:	b083      	sub	sp, #12
 8004404:	af00      	add	r7, sp, #0
 8004406:	6078      	str	r0, [r7, #4]
	// ODR expected for gravity-based sensors
	s->sGravityOdrMs = 0xFFFF;
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800440e:	f8a3 24de 	strh.w	r2, [r3, #1246]	@ 0x4de
	s->sGrvOdrMs = 0xFFFF;
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8004418:	f8a3 24e0 	strh.w	r2, [r3, #1248]	@ 0x4e0
	s->sLinAccOdrMs = 0xFFFF;
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8004422:	f8a3 24e2 	strh.w	r2, [r3, #1250]	@ 0x4e2
	s->sGravityWuOdrMs = 0xFFFF;
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800442c:	f8a3 24e4 	strh.w	r2, [r3, #1252]	@ 0x4e4
	s->sGrvWuOdrMs = 0xFFFF;
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8004436:	f8a3 24e6 	strh.w	r2, [r3, #1254]	@ 0x4e6
	s->sLinAccWuOdrMs = 0xFFFF;
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8004440:	f8a3 24e8 	strh.w	r2, [r3, #1256]	@ 0x4e8
	// ODR expected for rotation vector-based sensors
	s->sRvOdrMs = 0xFFFF;
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800444a:	f8a3 24ea 	strh.w	r2, [r3, #1258]	@ 0x4ea
	s->sOriOdrMs = 0xFFFF;
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8004454:	f8a3 24ec 	strh.w	r2, [r3, #1260]	@ 0x4ec
	s->sRvWuOdrMs = 0xFFFF;
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800445e:	f8a3 24ee 	strh.w	r2, [r3, #1262]	@ 0x4ee
	s->sOriWuOdrMs = 0xFFFF;
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8004468:	f8a3 24f0 	strh.w	r2, [r3, #1264]	@ 0x4f0
	
	return 0;
 800446c:	2300      	movs	r3, #0
}
 800446e:	4618      	mov	r0, r3
 8004470:	370c      	adds	r7, #12
 8004472:	46bd      	mov	sp, r7
 8004474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004478:	4770      	bx	lr

0800447a <inv_icm20948_augmented_sensors_get_gravity>:

int inv_icm20948_augmented_sensors_get_gravity(struct inv_icm20948 * s, long gravity[3], const long quat6axis_3e[3])
{
 800447a:	b590      	push	{r4, r7, lr}
 800447c:	b08d      	sub	sp, #52	@ 0x34
 800447e:	af00      	add	r7, sp, #0
 8004480:	60f8      	str	r0, [r7, #12]
 8004482:	60b9      	str	r1, [r7, #8]
 8004484:	607a      	str	r2, [r7, #4]
	long quat6axis_4e[4];
	long quat6axis_4e_body_to_world[4];

	if(!gravity) return -1;
 8004486:	68bb      	ldr	r3, [r7, #8]
 8004488:	2b00      	cmp	r3, #0
 800448a:	d102      	bne.n	8004492 <inv_icm20948_augmented_sensors_get_gravity+0x18>
 800448c:	f04f 33ff 	mov.w	r3, #4294967295
 8004490:	e053      	b.n	800453a <inv_icm20948_augmented_sensors_get_gravity+0xc0>
	if(!quat6axis_3e) return -1;
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	2b00      	cmp	r3, #0
 8004496:	d102      	bne.n	800449e <inv_icm20948_augmented_sensors_get_gravity+0x24>
 8004498:	f04f 33ff 	mov.w	r3, #4294967295
 800449c:	e04d      	b.n	800453a <inv_icm20948_augmented_sensors_get_gravity+0xc0>

	// compute w element
	inv_icm20948_convert_compute_scalar_part_fxp(quat6axis_3e, quat6axis_4e);
 800449e:	f107 0320 	add.w	r3, r7, #32
 80044a2:	4619      	mov	r1, r3
 80044a4:	6878      	ldr	r0, [r7, #4]
 80044a6:	f004 fd21 	bl	8008eec <inv_icm20948_convert_compute_scalar_part_fxp>
	// apply mounting matrix
	inv_icm20948_q_mult_q_qi(quat6axis_4e, s->s_quat_chip_to_body, quat6axis_4e_body_to_world);
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	f103 01a8 	add.w	r1, r3, #168	@ 0xa8
 80044b0:	f107 0210 	add.w	r2, r7, #16
 80044b4:	f107 0320 	add.w	r3, r7, #32
 80044b8:	4618      	mov	r0, r3
 80044ba:	f004 fa44 	bl	8008946 <inv_icm20948_q_mult_q_qi>

	gravity[0] = ( 2 * inv_icm20948_convert_mult_qfix_fxp(quat6axis_4e_body_to_world[1], quat6axis_4e_body_to_world[3], 30) - 
 80044be:	697b      	ldr	r3, [r7, #20]
 80044c0:	69f9      	ldr	r1, [r7, #28]
 80044c2:	221e      	movs	r2, #30
 80044c4:	4618      	mov	r0, r3
 80044c6:	f005 f92c 	bl	8009722 <inv_icm20948_convert_mult_qfix_fxp>
 80044ca:	4604      	mov	r4, r0
	               2 * inv_icm20948_convert_mult_qfix_fxp(quat6axis_4e_body_to_world[0], quat6axis_4e_body_to_world[2], 30) ) >> (30 - 16);
 80044cc:	693b      	ldr	r3, [r7, #16]
 80044ce:	69b9      	ldr	r1, [r7, #24]
 80044d0:	221e      	movs	r2, #30
 80044d2:	4618      	mov	r0, r3
 80044d4:	f005 f925 	bl	8009722 <inv_icm20948_convert_mult_qfix_fxp>
 80044d8:	4603      	mov	r3, r0
	gravity[0] = ( 2 * inv_icm20948_convert_mult_qfix_fxp(quat6axis_4e_body_to_world[1], quat6axis_4e_body_to_world[3], 30) - 
 80044da:	1ae3      	subs	r3, r4, r3
 80044dc:	005b      	lsls	r3, r3, #1
	               2 * inv_icm20948_convert_mult_qfix_fxp(quat6axis_4e_body_to_world[0], quat6axis_4e_body_to_world[2], 30) ) >> (30 - 16);
 80044de:	139a      	asrs	r2, r3, #14
	gravity[0] = ( 2 * inv_icm20948_convert_mult_qfix_fxp(quat6axis_4e_body_to_world[1], quat6axis_4e_body_to_world[3], 30) - 
 80044e0:	68bb      	ldr	r3, [r7, #8]
 80044e2:	601a      	str	r2, [r3, #0]
	gravity[1] = ( 2 * inv_icm20948_convert_mult_qfix_fxp(quat6axis_4e_body_to_world[2], quat6axis_4e_body_to_world[3], 30) + 
 80044e4:	69bb      	ldr	r3, [r7, #24]
 80044e6:	69f9      	ldr	r1, [r7, #28]
 80044e8:	221e      	movs	r2, #30
 80044ea:	4618      	mov	r0, r3
 80044ec:	f005 f919 	bl	8009722 <inv_icm20948_convert_mult_qfix_fxp>
 80044f0:	4604      	mov	r4, r0
	               2 * inv_icm20948_convert_mult_qfix_fxp(quat6axis_4e_body_to_world[0], quat6axis_4e_body_to_world[1], 30) ) >> (30 - 16);
 80044f2:	693b      	ldr	r3, [r7, #16]
 80044f4:	6979      	ldr	r1, [r7, #20]
 80044f6:	221e      	movs	r2, #30
 80044f8:	4618      	mov	r0, r3
 80044fa:	f005 f912 	bl	8009722 <inv_icm20948_convert_mult_qfix_fxp>
 80044fe:	4603      	mov	r3, r0
	gravity[1] = ( 2 * inv_icm20948_convert_mult_qfix_fxp(quat6axis_4e_body_to_world[2], quat6axis_4e_body_to_world[3], 30) + 
 8004500:	4423      	add	r3, r4
 8004502:	005a      	lsls	r2, r3, #1
 8004504:	68bb      	ldr	r3, [r7, #8]
 8004506:	3304      	adds	r3, #4
	               2 * inv_icm20948_convert_mult_qfix_fxp(quat6axis_4e_body_to_world[0], quat6axis_4e_body_to_world[1], 30) ) >> (30 - 16);
 8004508:	1392      	asrs	r2, r2, #14
	gravity[1] = ( 2 * inv_icm20948_convert_mult_qfix_fxp(quat6axis_4e_body_to_world[2], quat6axis_4e_body_to_world[3], 30) + 
 800450a:	601a      	str	r2, [r3, #0]
	gravity[2] = ( (1 << 30) - 2 * inv_icm20948_convert_mult_qfix_fxp(quat6axis_4e_body_to_world[1], quat6axis_4e_body_to_world[1], 30) - 
 800450c:	697b      	ldr	r3, [r7, #20]
 800450e:	6979      	ldr	r1, [r7, #20]
 8004510:	221e      	movs	r2, #30
 8004512:	4618      	mov	r0, r3
 8004514:	f005 f905 	bl	8009722 <inv_icm20948_convert_mult_qfix_fxp>
 8004518:	4603      	mov	r3, r0
 800451a:	f1c3 5400 	rsb	r4, r3, #536870912	@ 0x20000000
	                2 * inv_icm20948_convert_mult_qfix_fxp(quat6axis_4e_body_to_world[2], quat6axis_4e_body_to_world[2], 30) ) >> (30 - 16);
 800451e:	69bb      	ldr	r3, [r7, #24]
 8004520:	69b9      	ldr	r1, [r7, #24]
 8004522:	221e      	movs	r2, #30
 8004524:	4618      	mov	r0, r3
 8004526:	f005 f8fc 	bl	8009722 <inv_icm20948_convert_mult_qfix_fxp>
 800452a:	4603      	mov	r3, r0
	gravity[2] = ( (1 << 30) - 2 * inv_icm20948_convert_mult_qfix_fxp(quat6axis_4e_body_to_world[1], quat6axis_4e_body_to_world[1], 30) - 
 800452c:	1ae3      	subs	r3, r4, r3
 800452e:	005a      	lsls	r2, r3, #1
 8004530:	68bb      	ldr	r3, [r7, #8]
 8004532:	3308      	adds	r3, #8
	                2 * inv_icm20948_convert_mult_qfix_fxp(quat6axis_4e_body_to_world[2], quat6axis_4e_body_to_world[2], 30) ) >> (30 - 16);
 8004534:	1392      	asrs	r2, r2, #14
	gravity[2] = ( (1 << 30) - 2 * inv_icm20948_convert_mult_qfix_fxp(quat6axis_4e_body_to_world[1], quat6axis_4e_body_to_world[1], 30) - 
 8004536:	601a      	str	r2, [r3, #0]

	return MPU_SUCCESS;
 8004538:	2300      	movs	r3, #0
}
 800453a:	4618      	mov	r0, r3
 800453c:	3734      	adds	r7, #52	@ 0x34
 800453e:	46bd      	mov	sp, r7
 8004540:	bd90      	pop	{r4, r7, pc}

08004542 <inv_icm20948_augmented_sensors_get_linearacceleration>:

int inv_icm20948_augmented_sensors_get_linearacceleration(long linacc[3], const long gravity[3], const long accel[3])
{
 8004542:	b480      	push	{r7}
 8004544:	b085      	sub	sp, #20
 8004546:	af00      	add	r7, sp, #0
 8004548:	60f8      	str	r0, [r7, #12]
 800454a:	60b9      	str	r1, [r7, #8]
 800454c:	607a      	str	r2, [r7, #4]
    if(!linacc) return -1;
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	2b00      	cmp	r3, #0
 8004552:	d102      	bne.n	800455a <inv_icm20948_augmented_sensors_get_linearacceleration+0x18>
 8004554:	f04f 33ff 	mov.w	r3, #4294967295
 8004558:	e027      	b.n	80045aa <inv_icm20948_augmented_sensors_get_linearacceleration+0x68>
    if(!gravity) return -1;
 800455a:	68bb      	ldr	r3, [r7, #8]
 800455c:	2b00      	cmp	r3, #0
 800455e:	d102      	bne.n	8004566 <inv_icm20948_augmented_sensors_get_linearacceleration+0x24>
 8004560:	f04f 33ff 	mov.w	r3, #4294967295
 8004564:	e021      	b.n	80045aa <inv_icm20948_augmented_sensors_get_linearacceleration+0x68>
    if(!accel) return -1;
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	2b00      	cmp	r3, #0
 800456a:	d102      	bne.n	8004572 <inv_icm20948_augmented_sensors_get_linearacceleration+0x30>
 800456c:	f04f 33ff 	mov.w	r3, #4294967295
 8004570:	e01b      	b.n	80045aa <inv_icm20948_augmented_sensors_get_linearacceleration+0x68>
    
    linacc[0] = accel[0] - gravity[0];
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	681a      	ldr	r2, [r3, #0]
 8004576:	68bb      	ldr	r3, [r7, #8]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	1ad2      	subs	r2, r2, r3
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	601a      	str	r2, [r3, #0]
    linacc[1] = accel[1] - gravity[1];
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	3304      	adds	r3, #4
 8004584:	6819      	ldr	r1, [r3, #0]
 8004586:	68bb      	ldr	r3, [r7, #8]
 8004588:	3304      	adds	r3, #4
 800458a:	681a      	ldr	r2, [r3, #0]
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	3304      	adds	r3, #4
 8004590:	1a8a      	subs	r2, r1, r2
 8004592:	601a      	str	r2, [r3, #0]
    linacc[2] = accel[2] - gravity[2];
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	3308      	adds	r3, #8
 8004598:	6819      	ldr	r1, [r3, #0]
 800459a:	68bb      	ldr	r3, [r7, #8]
 800459c:	3308      	adds	r3, #8
 800459e:	681a      	ldr	r2, [r3, #0]
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	3308      	adds	r3, #8
 80045a4:	1a8a      	subs	r2, r1, r2
 80045a6:	601a      	str	r2, [r3, #0]
                    
    return MPU_SUCCESS;
 80045a8:	2300      	movs	r3, #0
}
 80045aa:	4618      	mov	r0, r3
 80045ac:	3714      	adds	r7, #20
 80045ae:	46bd      	mov	sp, r7
 80045b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045b4:	4770      	bx	lr
	...

080045b8 <inv_icm20948_augmented_sensors_get_orientation>:


int inv_icm20948_augmented_sensors_get_orientation(long orientation[3], const long quat9axis_3e[4])
{
 80045b8:	b590      	push	{r4, r7, lr}
 80045ba:	b093      	sub	sp, #76	@ 0x4c
 80045bc:	af00      	add	r7, sp, #0
 80045be:	6078      	str	r0, [r7, #4]
 80045c0:	6039      	str	r1, [r7, #0]
    long lQuat9axis4e[4];
	long lMatrixQ30[9];       
	long lMatrixQ30Square; 
	long lRad2degQ16 = 0x394BB8; // (float)(180.0 / 3.14159265358979) in Q16
 80045c2:	4b42      	ldr	r3, [pc, #264]	@ (80046cc <inv_icm20948_augmented_sensors_get_orientation+0x114>)
 80045c4:	647b      	str	r3, [r7, #68]	@ 0x44
    
    if(!orientation) return -1;
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d102      	bne.n	80045d2 <inv_icm20948_augmented_sensors_get_orientation+0x1a>
 80045cc:	f04f 33ff 	mov.w	r3, #4294967295
 80045d0:	e077      	b.n	80046c2 <inv_icm20948_augmented_sensors_get_orientation+0x10a>
    if(!quat9axis_3e) return -1;
 80045d2:	683b      	ldr	r3, [r7, #0]
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d102      	bne.n	80045de <inv_icm20948_augmented_sensors_get_orientation+0x26>
 80045d8:	f04f 33ff 	mov.w	r3, #4294967295
 80045dc:	e071      	b.n	80046c2 <inv_icm20948_augmented_sensors_get_orientation+0x10a>
    
    // compute w element
	inv_icm20948_convert_compute_scalar_part_fxp(quat9axis_3e, lQuat9axis4e);
 80045de:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80045e2:	4619      	mov	r1, r3
 80045e4:	6838      	ldr	r0, [r7, #0]
 80045e6:	f004 fc81 	bl	8008eec <inv_icm20948_convert_compute_scalar_part_fxp>
    
	// quaternion to a rotation matrix, q30 to q30
	inv_icm20948_convert_quat_to_col_major_matrix_fxp((const long *)lQuat9axis4e, (long *)lMatrixQ30);
 80045ea:	f107 020c 	add.w	r2, r7, #12
 80045ee:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80045f2:	4611      	mov	r1, r2
 80045f4:	4618      	mov	r0, r3
 80045f6:	f005 f900 	bl	80097fa <inv_icm20948_convert_quat_to_col_major_matrix_fxp>

	// compute orientation in q16
	// orientationFlt[0] = atan2f(-matrixFlt[1][0], matrixFlt[0][0]) * rad2deg;
	orientation[0] = inv_icm20948_math_atan2_q15_fxp(-lMatrixQ30[3] >> 15, lMatrixQ30[0] >> 15) << 1;
 80045fa:	69bb      	ldr	r3, [r7, #24]
 80045fc:	425b      	negs	r3, r3
 80045fe:	13da      	asrs	r2, r3, #15
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	13db      	asrs	r3, r3, #15
 8004604:	4619      	mov	r1, r3
 8004606:	4610      	mov	r0, r2
 8004608:	f005 fada 	bl	8009bc0 <inv_icm20948_math_atan2_q15_fxp>
 800460c:	4603      	mov	r3, r0
 800460e:	005a      	lsls	r2, r3, #1
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	601a      	str	r2, [r3, #0]
	orientation[0] = inv_icm20948_convert_mult_qfix_fxp(orientation[0], lRad2degQ16, 16);
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	2210      	movs	r2, #16
 800461a:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800461c:	4618      	mov	r0, r3
 800461e:	f005 f880 	bl	8009722 <inv_icm20948_convert_mult_qfix_fxp>
 8004622:	4602      	mov	r2, r0
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	601a      	str	r2, [r3, #0]

	// orientationFlt[1] = atan2f(-matrixFlt[2][1], matrixFlt[2][2]) * rad2deg;
	orientation[1] = inv_icm20948_math_atan2_q15_fxp(-lMatrixQ30[7] >> 15, lMatrixQ30[8] >> 15) << 1;
 8004628:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800462a:	425b      	negs	r3, r3
 800462c:	13da      	asrs	r2, r3, #15
 800462e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004630:	13db      	asrs	r3, r3, #15
 8004632:	4619      	mov	r1, r3
 8004634:	4610      	mov	r0, r2
 8004636:	f005 fac3 	bl	8009bc0 <inv_icm20948_math_atan2_q15_fxp>
 800463a:	4602      	mov	r2, r0
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	3304      	adds	r3, #4
 8004640:	0052      	lsls	r2, r2, #1
 8004642:	601a      	str	r2, [r3, #0]
	orientation[1] = inv_icm20948_convert_mult_qfix_fxp(orientation[1], lRad2degQ16, 16);
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	3304      	adds	r3, #4
 8004648:	6818      	ldr	r0, [r3, #0]
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	1d1c      	adds	r4, r3, #4
 800464e:	2210      	movs	r2, #16
 8004650:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8004652:	f005 f866 	bl	8009722 <inv_icm20948_convert_mult_qfix_fxp>
 8004656:	4603      	mov	r3, r0
 8004658:	6023      	str	r3, [r4, #0]

	// orientationFlt[2] = asinf ( matrixFlt[2][0]) * rad2deg;
	// asin(x) = atan (x/sqrt(1-x))
	// atan2(y,x) = atan(y/x)
	// asin(x) = atan2(x, sqrt(1-x))
	lMatrixQ30Square = inv_icm20948_convert_mult_qfix_fxp(lMatrixQ30[6], lMatrixQ30[6], 30); // x
 800465a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800465c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800465e:	221e      	movs	r2, #30
 8004660:	4618      	mov	r0, r3
 8004662:	f005 f85e 	bl	8009722 <inv_icm20948_convert_mult_qfix_fxp>
 8004666:	6438      	str	r0, [r7, #64]	@ 0x40
	lMatrixQ30Square = (1UL << 30) - lMatrixQ30Square; // 1-x
 8004668:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800466a:	f1c3 4380 	rsb	r3, r3, #1073741824	@ 0x40000000
 800466e:	643b      	str	r3, [r7, #64]	@ 0x40
	lMatrixQ30Square = inv_icm20948_convert_fast_sqrt_fxp(lMatrixQ30Square); // sqrt(1-x)
 8004670:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 8004672:	f004 fc83 	bl	8008f7c <inv_icm20948_convert_fast_sqrt_fxp>
 8004676:	6438      	str	r0, [r7, #64]	@ 0x40
	orientation[2] = inv_icm20948_math_atan2_q15_fxp(lMatrixQ30[6] >> 15,  lMatrixQ30Square >> 15) << 1; // atan2(x, sqrt(1-x))
 8004678:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800467a:	13da      	asrs	r2, r3, #15
 800467c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800467e:	13db      	asrs	r3, r3, #15
 8004680:	4619      	mov	r1, r3
 8004682:	4610      	mov	r0, r2
 8004684:	f005 fa9c 	bl	8009bc0 <inv_icm20948_math_atan2_q15_fxp>
 8004688:	4602      	mov	r2, r0
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	3308      	adds	r3, #8
 800468e:	0052      	lsls	r2, r2, #1
 8004690:	601a      	str	r2, [r3, #0]
	orientation[2] = inv_icm20948_convert_mult_qfix_fxp(orientation[2], lRad2degQ16, 16); // * rad2deg
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	3308      	adds	r3, #8
 8004696:	6818      	ldr	r0, [r3, #0]
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	f103 0408 	add.w	r4, r3, #8
 800469e:	2210      	movs	r2, #16
 80046a0:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80046a2:	f005 f83e 	bl	8009722 <inv_icm20948_convert_mult_qfix_fxp>
 80046a6:	4603      	mov	r3, r0
 80046a8:	6023      	str	r3, [r4, #0]

	if (orientation[0] < 0)
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	da06      	bge.n	80046c0 <inv_icm20948_augmented_sensors_get_orientation+0x108>
		orientation[0] += 360UL << 16;
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	f103 73b4 	add.w	r3, r3, #23592960	@ 0x1680000
 80046ba:	461a      	mov	r2, r3
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	601a      	str	r2, [r3, #0]

    return MPU_SUCCESS;
 80046c0:	2300      	movs	r3, #0
}
 80046c2:	4618      	mov	r0, r3
 80046c4:	374c      	adds	r7, #76	@ 0x4c
 80046c6:	46bd      	mov	sp, r7
 80046c8:	bd90      	pop	{r4, r7, pc}
 80046ca:	bf00      	nop
 80046cc:	00394bb8 	.word	0x00394bb8

080046d0 <inv_icm20948_augmented_sensors_set_odr>:

unsigned short inv_icm20948_augmented_sensors_set_odr(struct inv_icm20948 * s, unsigned char androidSensor, unsigned short delayInMs)
{
 80046d0:	b580      	push	{r7, lr}
 80046d2:	b082      	sub	sp, #8
 80046d4:	af00      	add	r7, sp, #0
 80046d6:	6078      	str	r0, [r7, #4]
 80046d8:	460b      	mov	r3, r1
 80046da:	70fb      	strb	r3, [r7, #3]
 80046dc:	4613      	mov	r3, r2
 80046de:	803b      	strh	r3, [r7, #0]
	switch(androidSensor)
 80046e0:	78fb      	ldrb	r3, [r7, #3]
 80046e2:	3b03      	subs	r3, #3
 80046e4:	2b20      	cmp	r3, #32
 80046e6:	f200 8204 	bhi.w	8004af2 <inv_icm20948_augmented_sensors_set_odr+0x422>
 80046ea:	a201      	add	r2, pc, #4	@ (adr r2, 80046f0 <inv_icm20948_augmented_sensors_set_odr+0x20>)
 80046ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80046f0:	080048a7 	.word	0x080048a7
 80046f4:	08004af3 	.word	0x08004af3
 80046f8:	08004af3 	.word	0x08004af3
 80046fc:	08004af3 	.word	0x08004af3
 8004700:	08004af3 	.word	0x08004af3
 8004704:	08004af3 	.word	0x08004af3
 8004708:	08004775 	.word	0x08004775
 800470c:	08004841 	.word	0x08004841
 8004710:	080048ef 	.word	0x080048ef
 8004714:	08004af3 	.word	0x08004af3
 8004718:	08004af3 	.word	0x08004af3
 800471c:	08004af3 	.word	0x08004af3
 8004720:	080047db 	.word	0x080047db
 8004724:	08004af3 	.word	0x08004af3
 8004728:	08004af3 	.word	0x08004af3
 800472c:	08004af3 	.word	0x08004af3
 8004730:	08004af3 	.word	0x08004af3
 8004734:	08004af3 	.word	0x08004af3
 8004738:	08004af3 	.word	0x08004af3
 800473c:	08004af3 	.word	0x08004af3
 8004740:	08004af3 	.word	0x08004af3
 8004744:	08004af3 	.word	0x08004af3
 8004748:	08004a67 	.word	0x08004a67
 800474c:	08004af3 	.word	0x08004af3
 8004750:	08004af3 	.word	0x08004af3
 8004754:	08004af3 	.word	0x08004af3
 8004758:	08004937 	.word	0x08004937
 800475c:	08004a03 	.word	0x08004a03
 8004760:	08004aad 	.word	0x08004aad
 8004764:	08004af3 	.word	0x08004af3
 8004768:	08004af3 	.word	0x08004af3
 800476c:	08004af3 	.word	0x08004af3
 8004770:	0800499d 	.word	0x0800499d
	{
		case ANDROID_SENSOR_GRAVITY:
			s->sGravityOdrMs = delayInMs;
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	883a      	ldrh	r2, [r7, #0]
 8004778:	f8a3 24de 	strh.w	r2, [r3, #1246]	@ 0x4de
			AUGMENTED_SENSOR_GET_6QUAT_MIN_ODR(s, delayInMs);
 800477c:	2109      	movs	r1, #9
 800477e:	6878      	ldr	r0, [r7, #4]
 8004780:	f001 f971 	bl	8005a66 <inv_icm20948_ctrl_androidSensor_enabled>
 8004784:	4603      	mov	r3, r0
 8004786:	2b00      	cmp	r3, #0
 8004788:	d007      	beq.n	800479a <inv_icm20948_augmented_sensors_set_odr+0xca>
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	f8b3 34de 	ldrh.w	r3, [r3, #1246]	@ 0x4de
 8004790:	883a      	ldrh	r2, [r7, #0]
 8004792:	4293      	cmp	r3, r2
 8004794:	bf28      	it	cs
 8004796:	4613      	movcs	r3, r2
 8004798:	803b      	strh	r3, [r7, #0]
 800479a:	210f      	movs	r1, #15
 800479c:	6878      	ldr	r0, [r7, #4]
 800479e:	f001 f962 	bl	8005a66 <inv_icm20948_ctrl_androidSensor_enabled>
 80047a2:	4603      	mov	r3, r0
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	d007      	beq.n	80047b8 <inv_icm20948_augmented_sensors_set_odr+0xe8>
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	f8b3 34e0 	ldrh.w	r3, [r3, #1248]	@ 0x4e0
 80047ae:	883a      	ldrh	r2, [r7, #0]
 80047b0:	4293      	cmp	r3, r2
 80047b2:	bf28      	it	cs
 80047b4:	4613      	movcs	r3, r2
 80047b6:	803b      	strh	r3, [r7, #0]
 80047b8:	210a      	movs	r1, #10
 80047ba:	6878      	ldr	r0, [r7, #4]
 80047bc:	f001 f953 	bl	8005a66 <inv_icm20948_ctrl_androidSensor_enabled>
 80047c0:	4603      	mov	r3, r0
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	f000 8197 	beq.w	8004af6 <inv_icm20948_augmented_sensors_set_odr+0x426>
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	f8b3 34e2 	ldrh.w	r3, [r3, #1250]	@ 0x4e2
 80047ce:	883a      	ldrh	r2, [r7, #0]
 80047d0:	4293      	cmp	r3, r2
 80047d2:	bf28      	it	cs
 80047d4:	4613      	movcs	r3, r2
 80047d6:	803b      	strh	r3, [r7, #0]
			break;
 80047d8:	e18d      	b.n	8004af6 <inv_icm20948_augmented_sensors_set_odr+0x426>
        case ANDROID_SENSOR_GAME_ROTATION_VECTOR:
			s->sGrvOdrMs = delayInMs;
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	883a      	ldrh	r2, [r7, #0]
 80047de:	f8a3 24e0 	strh.w	r2, [r3, #1248]	@ 0x4e0
			AUGMENTED_SENSOR_GET_6QUAT_MIN_ODR(s, delayInMs);
 80047e2:	2109      	movs	r1, #9
 80047e4:	6878      	ldr	r0, [r7, #4]
 80047e6:	f001 f93e 	bl	8005a66 <inv_icm20948_ctrl_androidSensor_enabled>
 80047ea:	4603      	mov	r3, r0
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d007      	beq.n	8004800 <inv_icm20948_augmented_sensors_set_odr+0x130>
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	f8b3 34de 	ldrh.w	r3, [r3, #1246]	@ 0x4de
 80047f6:	883a      	ldrh	r2, [r7, #0]
 80047f8:	4293      	cmp	r3, r2
 80047fa:	bf28      	it	cs
 80047fc:	4613      	movcs	r3, r2
 80047fe:	803b      	strh	r3, [r7, #0]
 8004800:	210f      	movs	r1, #15
 8004802:	6878      	ldr	r0, [r7, #4]
 8004804:	f001 f92f 	bl	8005a66 <inv_icm20948_ctrl_androidSensor_enabled>
 8004808:	4603      	mov	r3, r0
 800480a:	2b00      	cmp	r3, #0
 800480c:	d007      	beq.n	800481e <inv_icm20948_augmented_sensors_set_odr+0x14e>
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	f8b3 34e0 	ldrh.w	r3, [r3, #1248]	@ 0x4e0
 8004814:	883a      	ldrh	r2, [r7, #0]
 8004816:	4293      	cmp	r3, r2
 8004818:	bf28      	it	cs
 800481a:	4613      	movcs	r3, r2
 800481c:	803b      	strh	r3, [r7, #0]
 800481e:	210a      	movs	r1, #10
 8004820:	6878      	ldr	r0, [r7, #4]
 8004822:	f001 f920 	bl	8005a66 <inv_icm20948_ctrl_androidSensor_enabled>
 8004826:	4603      	mov	r3, r0
 8004828:	2b00      	cmp	r3, #0
 800482a:	f000 8166 	beq.w	8004afa <inv_icm20948_augmented_sensors_set_odr+0x42a>
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	f8b3 34e2 	ldrh.w	r3, [r3, #1250]	@ 0x4e2
 8004834:	883a      	ldrh	r2, [r7, #0]
 8004836:	4293      	cmp	r3, r2
 8004838:	bf28      	it	cs
 800483a:	4613      	movcs	r3, r2
 800483c:	803b      	strh	r3, [r7, #0]
			break;
 800483e:	e15c      	b.n	8004afa <inv_icm20948_augmented_sensors_set_odr+0x42a>
        case ANDROID_SENSOR_LINEAR_ACCELERATION:
			s->sLinAccOdrMs = delayInMs;
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	883a      	ldrh	r2, [r7, #0]
 8004844:	f8a3 24e2 	strh.w	r2, [r3, #1250]	@ 0x4e2
			AUGMENTED_SENSOR_GET_6QUAT_MIN_ODR(s, delayInMs);
 8004848:	2109      	movs	r1, #9
 800484a:	6878      	ldr	r0, [r7, #4]
 800484c:	f001 f90b 	bl	8005a66 <inv_icm20948_ctrl_androidSensor_enabled>
 8004850:	4603      	mov	r3, r0
 8004852:	2b00      	cmp	r3, #0
 8004854:	d007      	beq.n	8004866 <inv_icm20948_augmented_sensors_set_odr+0x196>
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	f8b3 34de 	ldrh.w	r3, [r3, #1246]	@ 0x4de
 800485c:	883a      	ldrh	r2, [r7, #0]
 800485e:	4293      	cmp	r3, r2
 8004860:	bf28      	it	cs
 8004862:	4613      	movcs	r3, r2
 8004864:	803b      	strh	r3, [r7, #0]
 8004866:	210f      	movs	r1, #15
 8004868:	6878      	ldr	r0, [r7, #4]
 800486a:	f001 f8fc 	bl	8005a66 <inv_icm20948_ctrl_androidSensor_enabled>
 800486e:	4603      	mov	r3, r0
 8004870:	2b00      	cmp	r3, #0
 8004872:	d007      	beq.n	8004884 <inv_icm20948_augmented_sensors_set_odr+0x1b4>
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	f8b3 34e0 	ldrh.w	r3, [r3, #1248]	@ 0x4e0
 800487a:	883a      	ldrh	r2, [r7, #0]
 800487c:	4293      	cmp	r3, r2
 800487e:	bf28      	it	cs
 8004880:	4613      	movcs	r3, r2
 8004882:	803b      	strh	r3, [r7, #0]
 8004884:	210a      	movs	r1, #10
 8004886:	6878      	ldr	r0, [r7, #4]
 8004888:	f001 f8ed 	bl	8005a66 <inv_icm20948_ctrl_androidSensor_enabled>
 800488c:	4603      	mov	r3, r0
 800488e:	2b00      	cmp	r3, #0
 8004890:	f000 8135 	beq.w	8004afe <inv_icm20948_augmented_sensors_set_odr+0x42e>
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	f8b3 34e2 	ldrh.w	r3, [r3, #1250]	@ 0x4e2
 800489a:	883a      	ldrh	r2, [r7, #0]
 800489c:	4293      	cmp	r3, r2
 800489e:	bf28      	it	cs
 80048a0:	4613      	movcs	r3, r2
 80048a2:	803b      	strh	r3, [r7, #0]
			break;
 80048a4:	e12b      	b.n	8004afe <inv_icm20948_augmented_sensors_set_odr+0x42e>
        case ANDROID_SENSOR_ORIENTATION:
			s->sOriOdrMs = delayInMs;
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	883a      	ldrh	r2, [r7, #0]
 80048aa:	f8a3 24ec 	strh.w	r2, [r3, #1260]	@ 0x4ec
			AUGMENTED_SENSOR_GET_9QUAT_MIN_ODR(s, delayInMs);
 80048ae:	2103      	movs	r1, #3
 80048b0:	6878      	ldr	r0, [r7, #4]
 80048b2:	f001 f8d8 	bl	8005a66 <inv_icm20948_ctrl_androidSensor_enabled>
 80048b6:	4603      	mov	r3, r0
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d007      	beq.n	80048cc <inv_icm20948_augmented_sensors_set_odr+0x1fc>
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	f8b3 34ec 	ldrh.w	r3, [r3, #1260]	@ 0x4ec
 80048c2:	883a      	ldrh	r2, [r7, #0]
 80048c4:	4293      	cmp	r3, r2
 80048c6:	bf28      	it	cs
 80048c8:	4613      	movcs	r3, r2
 80048ca:	803b      	strh	r3, [r7, #0]
 80048cc:	210b      	movs	r1, #11
 80048ce:	6878      	ldr	r0, [r7, #4]
 80048d0:	f001 f8c9 	bl	8005a66 <inv_icm20948_ctrl_androidSensor_enabled>
 80048d4:	4603      	mov	r3, r0
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	f000 8113 	beq.w	8004b02 <inv_icm20948_augmented_sensors_set_odr+0x432>
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	f8b3 34ea 	ldrh.w	r3, [r3, #1258]	@ 0x4ea
 80048e2:	883a      	ldrh	r2, [r7, #0]
 80048e4:	4293      	cmp	r3, r2
 80048e6:	bf28      	it	cs
 80048e8:	4613      	movcs	r3, r2
 80048ea:	803b      	strh	r3, [r7, #0]
			break;
 80048ec:	e109      	b.n	8004b02 <inv_icm20948_augmented_sensors_set_odr+0x432>
        case ANDROID_SENSOR_ROTATION_VECTOR:
			s->sRvOdrMs = delayInMs;
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	883a      	ldrh	r2, [r7, #0]
 80048f2:	f8a3 24ea 	strh.w	r2, [r3, #1258]	@ 0x4ea
			AUGMENTED_SENSOR_GET_9QUAT_MIN_ODR(s, delayInMs);
 80048f6:	2103      	movs	r1, #3
 80048f8:	6878      	ldr	r0, [r7, #4]
 80048fa:	f001 f8b4 	bl	8005a66 <inv_icm20948_ctrl_androidSensor_enabled>
 80048fe:	4603      	mov	r3, r0
 8004900:	2b00      	cmp	r3, #0
 8004902:	d007      	beq.n	8004914 <inv_icm20948_augmented_sensors_set_odr+0x244>
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	f8b3 34ec 	ldrh.w	r3, [r3, #1260]	@ 0x4ec
 800490a:	883a      	ldrh	r2, [r7, #0]
 800490c:	4293      	cmp	r3, r2
 800490e:	bf28      	it	cs
 8004910:	4613      	movcs	r3, r2
 8004912:	803b      	strh	r3, [r7, #0]
 8004914:	210b      	movs	r1, #11
 8004916:	6878      	ldr	r0, [r7, #4]
 8004918:	f001 f8a5 	bl	8005a66 <inv_icm20948_ctrl_androidSensor_enabled>
 800491c:	4603      	mov	r3, r0
 800491e:	2b00      	cmp	r3, #0
 8004920:	f000 80f1 	beq.w	8004b06 <inv_icm20948_augmented_sensors_set_odr+0x436>
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	f8b3 34ea 	ldrh.w	r3, [r3, #1258]	@ 0x4ea
 800492a:	883a      	ldrh	r2, [r7, #0]
 800492c:	4293      	cmp	r3, r2
 800492e:	bf28      	it	cs
 8004930:	4613      	movcs	r3, r2
 8004932:	803b      	strh	r3, [r7, #0]
			break;
 8004934:	e0e7      	b.n	8004b06 <inv_icm20948_augmented_sensors_set_odr+0x436>
		case ANDROID_SENSOR_WAKEUP_GRAVITY:
			s->sGravityWuOdrMs = delayInMs;
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	883a      	ldrh	r2, [r7, #0]
 800493a:	f8a3 24e4 	strh.w	r2, [r3, #1252]	@ 0x4e4
			AUGMENTED_SENSOR_GET_6QUATWU_MIN_ODR(s, delayInMs);
 800493e:	211d      	movs	r1, #29
 8004940:	6878      	ldr	r0, [r7, #4]
 8004942:	f001 f890 	bl	8005a66 <inv_icm20948_ctrl_androidSensor_enabled>
 8004946:	4603      	mov	r3, r0
 8004948:	2b00      	cmp	r3, #0
 800494a:	d007      	beq.n	800495c <inv_icm20948_augmented_sensors_set_odr+0x28c>
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	f8b3 34e4 	ldrh.w	r3, [r3, #1252]	@ 0x4e4
 8004952:	883a      	ldrh	r2, [r7, #0]
 8004954:	4293      	cmp	r3, r2
 8004956:	bf28      	it	cs
 8004958:	4613      	movcs	r3, r2
 800495a:	803b      	strh	r3, [r7, #0]
 800495c:	2123      	movs	r1, #35	@ 0x23
 800495e:	6878      	ldr	r0, [r7, #4]
 8004960:	f001 f881 	bl	8005a66 <inv_icm20948_ctrl_androidSensor_enabled>
 8004964:	4603      	mov	r3, r0
 8004966:	2b00      	cmp	r3, #0
 8004968:	d007      	beq.n	800497a <inv_icm20948_augmented_sensors_set_odr+0x2aa>
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	f8b3 34e6 	ldrh.w	r3, [r3, #1254]	@ 0x4e6
 8004970:	883a      	ldrh	r2, [r7, #0]
 8004972:	4293      	cmp	r3, r2
 8004974:	bf28      	it	cs
 8004976:	4613      	movcs	r3, r2
 8004978:	803b      	strh	r3, [r7, #0]
 800497a:	211e      	movs	r1, #30
 800497c:	6878      	ldr	r0, [r7, #4]
 800497e:	f001 f872 	bl	8005a66 <inv_icm20948_ctrl_androidSensor_enabled>
 8004982:	4603      	mov	r3, r0
 8004984:	2b00      	cmp	r3, #0
 8004986:	f000 80c0 	beq.w	8004b0a <inv_icm20948_augmented_sensors_set_odr+0x43a>
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	f8b3 34e8 	ldrh.w	r3, [r3, #1256]	@ 0x4e8
 8004990:	883a      	ldrh	r2, [r7, #0]
 8004992:	4293      	cmp	r3, r2
 8004994:	bf28      	it	cs
 8004996:	4613      	movcs	r3, r2
 8004998:	803b      	strh	r3, [r7, #0]
			break;
 800499a:	e0b6      	b.n	8004b0a <inv_icm20948_augmented_sensors_set_odr+0x43a>
        case ANDROID_SENSOR_WAKEUP_GAME_ROTATION_VECTOR:
			s->sGrvWuOdrMs = delayInMs;
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	883a      	ldrh	r2, [r7, #0]
 80049a0:	f8a3 24e6 	strh.w	r2, [r3, #1254]	@ 0x4e6
			AUGMENTED_SENSOR_GET_6QUATWU_MIN_ODR(s, delayInMs);
 80049a4:	211d      	movs	r1, #29
 80049a6:	6878      	ldr	r0, [r7, #4]
 80049a8:	f001 f85d 	bl	8005a66 <inv_icm20948_ctrl_androidSensor_enabled>
 80049ac:	4603      	mov	r3, r0
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	d007      	beq.n	80049c2 <inv_icm20948_augmented_sensors_set_odr+0x2f2>
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	f8b3 34e4 	ldrh.w	r3, [r3, #1252]	@ 0x4e4
 80049b8:	883a      	ldrh	r2, [r7, #0]
 80049ba:	4293      	cmp	r3, r2
 80049bc:	bf28      	it	cs
 80049be:	4613      	movcs	r3, r2
 80049c0:	803b      	strh	r3, [r7, #0]
 80049c2:	2123      	movs	r1, #35	@ 0x23
 80049c4:	6878      	ldr	r0, [r7, #4]
 80049c6:	f001 f84e 	bl	8005a66 <inv_icm20948_ctrl_androidSensor_enabled>
 80049ca:	4603      	mov	r3, r0
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	d007      	beq.n	80049e0 <inv_icm20948_augmented_sensors_set_odr+0x310>
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	f8b3 34e6 	ldrh.w	r3, [r3, #1254]	@ 0x4e6
 80049d6:	883a      	ldrh	r2, [r7, #0]
 80049d8:	4293      	cmp	r3, r2
 80049da:	bf28      	it	cs
 80049dc:	4613      	movcs	r3, r2
 80049de:	803b      	strh	r3, [r7, #0]
 80049e0:	211e      	movs	r1, #30
 80049e2:	6878      	ldr	r0, [r7, #4]
 80049e4:	f001 f83f 	bl	8005a66 <inv_icm20948_ctrl_androidSensor_enabled>
 80049e8:	4603      	mov	r3, r0
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	f000 808f 	beq.w	8004b0e <inv_icm20948_augmented_sensors_set_odr+0x43e>
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	f8b3 34e8 	ldrh.w	r3, [r3, #1256]	@ 0x4e8
 80049f6:	883a      	ldrh	r2, [r7, #0]
 80049f8:	4293      	cmp	r3, r2
 80049fa:	bf28      	it	cs
 80049fc:	4613      	movcs	r3, r2
 80049fe:	803b      	strh	r3, [r7, #0]
			break;
 8004a00:	e085      	b.n	8004b0e <inv_icm20948_augmented_sensors_set_odr+0x43e>
        case ANDROID_SENSOR_WAKEUP_LINEAR_ACCELERATION:
			s->sLinAccWuOdrMs = delayInMs;
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	883a      	ldrh	r2, [r7, #0]
 8004a06:	f8a3 24e8 	strh.w	r2, [r3, #1256]	@ 0x4e8
			AUGMENTED_SENSOR_GET_6QUATWU_MIN_ODR(s, delayInMs);
 8004a0a:	211d      	movs	r1, #29
 8004a0c:	6878      	ldr	r0, [r7, #4]
 8004a0e:	f001 f82a 	bl	8005a66 <inv_icm20948_ctrl_androidSensor_enabled>
 8004a12:	4603      	mov	r3, r0
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	d007      	beq.n	8004a28 <inv_icm20948_augmented_sensors_set_odr+0x358>
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	f8b3 34e4 	ldrh.w	r3, [r3, #1252]	@ 0x4e4
 8004a1e:	883a      	ldrh	r2, [r7, #0]
 8004a20:	4293      	cmp	r3, r2
 8004a22:	bf28      	it	cs
 8004a24:	4613      	movcs	r3, r2
 8004a26:	803b      	strh	r3, [r7, #0]
 8004a28:	2123      	movs	r1, #35	@ 0x23
 8004a2a:	6878      	ldr	r0, [r7, #4]
 8004a2c:	f001 f81b 	bl	8005a66 <inv_icm20948_ctrl_androidSensor_enabled>
 8004a30:	4603      	mov	r3, r0
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	d007      	beq.n	8004a46 <inv_icm20948_augmented_sensors_set_odr+0x376>
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	f8b3 34e6 	ldrh.w	r3, [r3, #1254]	@ 0x4e6
 8004a3c:	883a      	ldrh	r2, [r7, #0]
 8004a3e:	4293      	cmp	r3, r2
 8004a40:	bf28      	it	cs
 8004a42:	4613      	movcs	r3, r2
 8004a44:	803b      	strh	r3, [r7, #0]
 8004a46:	211e      	movs	r1, #30
 8004a48:	6878      	ldr	r0, [r7, #4]
 8004a4a:	f001 f80c 	bl	8005a66 <inv_icm20948_ctrl_androidSensor_enabled>
 8004a4e:	4603      	mov	r3, r0
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	d05e      	beq.n	8004b12 <inv_icm20948_augmented_sensors_set_odr+0x442>
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	f8b3 34e8 	ldrh.w	r3, [r3, #1256]	@ 0x4e8
 8004a5a:	883a      	ldrh	r2, [r7, #0]
 8004a5c:	4293      	cmp	r3, r2
 8004a5e:	bf28      	it	cs
 8004a60:	4613      	movcs	r3, r2
 8004a62:	803b      	strh	r3, [r7, #0]
			break;
 8004a64:	e055      	b.n	8004b12 <inv_icm20948_augmented_sensors_set_odr+0x442>
        case ANDROID_SENSOR_WAKEUP_ORIENTATION:
			s->sOriWuOdrMs = delayInMs;
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	883a      	ldrh	r2, [r7, #0]
 8004a6a:	f8a3 24f0 	strh.w	r2, [r3, #1264]	@ 0x4f0
			AUGMENTED_SENSOR_GET_9QUATWU_MIN_ODR(s, delayInMs);
 8004a6e:	2119      	movs	r1, #25
 8004a70:	6878      	ldr	r0, [r7, #4]
 8004a72:	f000 fff8 	bl	8005a66 <inv_icm20948_ctrl_androidSensor_enabled>
 8004a76:	4603      	mov	r3, r0
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	d007      	beq.n	8004a8c <inv_icm20948_augmented_sensors_set_odr+0x3bc>
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	f8b3 34f0 	ldrh.w	r3, [r3, #1264]	@ 0x4f0
 8004a82:	883a      	ldrh	r2, [r7, #0]
 8004a84:	4293      	cmp	r3, r2
 8004a86:	bf28      	it	cs
 8004a88:	4613      	movcs	r3, r2
 8004a8a:	803b      	strh	r3, [r7, #0]
 8004a8c:	211f      	movs	r1, #31
 8004a8e:	6878      	ldr	r0, [r7, #4]
 8004a90:	f000 ffe9 	bl	8005a66 <inv_icm20948_ctrl_androidSensor_enabled>
 8004a94:	4603      	mov	r3, r0
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d03d      	beq.n	8004b16 <inv_icm20948_augmented_sensors_set_odr+0x446>
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	f8b3 34ee 	ldrh.w	r3, [r3, #1262]	@ 0x4ee
 8004aa0:	883a      	ldrh	r2, [r7, #0]
 8004aa2:	4293      	cmp	r3, r2
 8004aa4:	bf28      	it	cs
 8004aa6:	4613      	movcs	r3, r2
 8004aa8:	803b      	strh	r3, [r7, #0]
			break;
 8004aaa:	e034      	b.n	8004b16 <inv_icm20948_augmented_sensors_set_odr+0x446>
        case ANDROID_SENSOR_WAKEUP_ROTATION_VECTOR:
			s->sRvWuOdrMs = delayInMs;
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	883a      	ldrh	r2, [r7, #0]
 8004ab0:	f8a3 24ee 	strh.w	r2, [r3, #1262]	@ 0x4ee
			AUGMENTED_SENSOR_GET_9QUATWU_MIN_ODR(s, delayInMs);
 8004ab4:	2119      	movs	r1, #25
 8004ab6:	6878      	ldr	r0, [r7, #4]
 8004ab8:	f000 ffd5 	bl	8005a66 <inv_icm20948_ctrl_androidSensor_enabled>
 8004abc:	4603      	mov	r3, r0
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d007      	beq.n	8004ad2 <inv_icm20948_augmented_sensors_set_odr+0x402>
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	f8b3 34f0 	ldrh.w	r3, [r3, #1264]	@ 0x4f0
 8004ac8:	883a      	ldrh	r2, [r7, #0]
 8004aca:	4293      	cmp	r3, r2
 8004acc:	bf28      	it	cs
 8004ace:	4613      	movcs	r3, r2
 8004ad0:	803b      	strh	r3, [r7, #0]
 8004ad2:	211f      	movs	r1, #31
 8004ad4:	6878      	ldr	r0, [r7, #4]
 8004ad6:	f000 ffc6 	bl	8005a66 <inv_icm20948_ctrl_androidSensor_enabled>
 8004ada:	4603      	mov	r3, r0
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	d01c      	beq.n	8004b1a <inv_icm20948_augmented_sensors_set_odr+0x44a>
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	f8b3 34ee 	ldrh.w	r3, [r3, #1262]	@ 0x4ee
 8004ae6:	883a      	ldrh	r2, [r7, #0]
 8004ae8:	4293      	cmp	r3, r2
 8004aea:	bf28      	it	cs
 8004aec:	4613      	movcs	r3, r2
 8004aee:	803b      	strh	r3, [r7, #0]
			break;
 8004af0:	e013      	b.n	8004b1a <inv_icm20948_augmented_sensors_set_odr+0x44a>
		default :
			break;
 8004af2:	bf00      	nop
 8004af4:	e012      	b.n	8004b1c <inv_icm20948_augmented_sensors_set_odr+0x44c>
			break;
 8004af6:	bf00      	nop
 8004af8:	e010      	b.n	8004b1c <inv_icm20948_augmented_sensors_set_odr+0x44c>
			break;
 8004afa:	bf00      	nop
 8004afc:	e00e      	b.n	8004b1c <inv_icm20948_augmented_sensors_set_odr+0x44c>
			break;
 8004afe:	bf00      	nop
 8004b00:	e00c      	b.n	8004b1c <inv_icm20948_augmented_sensors_set_odr+0x44c>
			break;
 8004b02:	bf00      	nop
 8004b04:	e00a      	b.n	8004b1c <inv_icm20948_augmented_sensors_set_odr+0x44c>
			break;
 8004b06:	bf00      	nop
 8004b08:	e008      	b.n	8004b1c <inv_icm20948_augmented_sensors_set_odr+0x44c>
			break;
 8004b0a:	bf00      	nop
 8004b0c:	e006      	b.n	8004b1c <inv_icm20948_augmented_sensors_set_odr+0x44c>
			break;
 8004b0e:	bf00      	nop
 8004b10:	e004      	b.n	8004b1c <inv_icm20948_augmented_sensors_set_odr+0x44c>
			break;
 8004b12:	bf00      	nop
 8004b14:	e002      	b.n	8004b1c <inv_icm20948_augmented_sensors_set_odr+0x44c>
			break;
 8004b16:	bf00      	nop
 8004b18:	e000      	b.n	8004b1c <inv_icm20948_augmented_sensors_set_odr+0x44c>
			break;
 8004b1a:	bf00      	nop
	}

	return delayInMs;
 8004b1c:	883b      	ldrh	r3, [r7, #0]
}
 8004b1e:	4618      	mov	r0, r3
 8004b20:	3708      	adds	r7, #8
 8004b22:	46bd      	mov	sp, r7
 8004b24:	bd80      	pop	{r7, pc}
 8004b26:	bf00      	nop

08004b28 <inv_icm20948_augmented_sensors_update_odr>:


void inv_icm20948_augmented_sensors_update_odr(struct inv_icm20948 * s, unsigned char androidSensor, unsigned short * updatedDelayPtr)
{
 8004b28:	b580      	push	{r7, lr}
 8004b2a:	b086      	sub	sp, #24
 8004b2c:	af00      	add	r7, sp, #0
 8004b2e:	60f8      	str	r0, [r7, #12]
 8004b30:	460b      	mov	r3, r1
 8004b32:	607a      	str	r2, [r7, #4]
 8004b34:	72fb      	strb	r3, [r7, #11]
	unsigned short lDelayInMs = 0xFFFF; // max value of uint16_t, so that we can get min value of all enabled sensors
 8004b36:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8004b3a:	82fb      	strh	r3, [r7, #22]
	switch(androidSensor)
 8004b3c:	7afb      	ldrb	r3, [r7, #11]
 8004b3e:	3b03      	subs	r3, #3
 8004b40:	2b20      	cmp	r3, #32
 8004b42:	f200 80eb 	bhi.w	8004d1c <inv_icm20948_augmented_sensors_update_odr+0x1f4>
 8004b46:	a201      	add	r2, pc, #4	@ (adr r2, 8004b4c <inv_icm20948_augmented_sensors_update_odr+0x24>)
 8004b48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b4c:	08004c95 	.word	0x08004c95
 8004b50:	08004d1d 	.word	0x08004d1d
 8004b54:	08004d1d 	.word	0x08004d1d
 8004b58:	08004d1d 	.word	0x08004d1d
 8004b5c:	08004d1d 	.word	0x08004d1d
 8004b60:	08004d1d 	.word	0x08004d1d
 8004b64:	08004bd1 	.word	0x08004bd1
 8004b68:	08004bd1 	.word	0x08004bd1
 8004b6c:	08004c95 	.word	0x08004c95
 8004b70:	08004d1d 	.word	0x08004d1d
 8004b74:	08004d1d 	.word	0x08004d1d
 8004b78:	08004d1d 	.word	0x08004d1d
 8004b7c:	08004bd1 	.word	0x08004bd1
 8004b80:	08004d1d 	.word	0x08004d1d
 8004b84:	08004d1d 	.word	0x08004d1d
 8004b88:	08004d1d 	.word	0x08004d1d
 8004b8c:	08004d1d 	.word	0x08004d1d
 8004b90:	08004d1d 	.word	0x08004d1d
 8004b94:	08004d1d 	.word	0x08004d1d
 8004b98:	08004d1d 	.word	0x08004d1d
 8004b9c:	08004d1d 	.word	0x08004d1d
 8004ba0:	08004d1d 	.word	0x08004d1d
 8004ba4:	08004cd9 	.word	0x08004cd9
 8004ba8:	08004d1d 	.word	0x08004d1d
 8004bac:	08004d1d 	.word	0x08004d1d
 8004bb0:	08004d1d 	.word	0x08004d1d
 8004bb4:	08004c33 	.word	0x08004c33
 8004bb8:	08004c33 	.word	0x08004c33
 8004bbc:	08004cd9 	.word	0x08004cd9
 8004bc0:	08004d1d 	.word	0x08004d1d
 8004bc4:	08004d1d 	.word	0x08004d1d
 8004bc8:	08004d1d 	.word	0x08004d1d
 8004bcc:	08004c33 	.word	0x08004c33
	{
		case ANDROID_SENSOR_GRAVITY:
        case ANDROID_SENSOR_GAME_ROTATION_VECTOR:
        case ANDROID_SENSOR_LINEAR_ACCELERATION:
			AUGMENTED_SENSOR_GET_6QUAT_MIN_ODR(s, lDelayInMs);
 8004bd0:	2109      	movs	r1, #9
 8004bd2:	68f8      	ldr	r0, [r7, #12]
 8004bd4:	f000 ff47 	bl	8005a66 <inv_icm20948_ctrl_androidSensor_enabled>
 8004bd8:	4603      	mov	r3, r0
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d007      	beq.n	8004bee <inv_icm20948_augmented_sensors_update_odr+0xc6>
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	f8b3 34de 	ldrh.w	r3, [r3, #1246]	@ 0x4de
 8004be4:	8afa      	ldrh	r2, [r7, #22]
 8004be6:	4293      	cmp	r3, r2
 8004be8:	bf28      	it	cs
 8004bea:	4613      	movcs	r3, r2
 8004bec:	82fb      	strh	r3, [r7, #22]
 8004bee:	210f      	movs	r1, #15
 8004bf0:	68f8      	ldr	r0, [r7, #12]
 8004bf2:	f000 ff38 	bl	8005a66 <inv_icm20948_ctrl_androidSensor_enabled>
 8004bf6:	4603      	mov	r3, r0
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	d007      	beq.n	8004c0c <inv_icm20948_augmented_sensors_update_odr+0xe4>
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	f8b3 34e0 	ldrh.w	r3, [r3, #1248]	@ 0x4e0
 8004c02:	8afa      	ldrh	r2, [r7, #22]
 8004c04:	4293      	cmp	r3, r2
 8004c06:	bf28      	it	cs
 8004c08:	4613      	movcs	r3, r2
 8004c0a:	82fb      	strh	r3, [r7, #22]
 8004c0c:	210a      	movs	r1, #10
 8004c0e:	68f8      	ldr	r0, [r7, #12]
 8004c10:	f000 ff29 	bl	8005a66 <inv_icm20948_ctrl_androidSensor_enabled>
 8004c14:	4603      	mov	r3, r0
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d007      	beq.n	8004c2a <inv_icm20948_augmented_sensors_update_odr+0x102>
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	f8b3 34e2 	ldrh.w	r3, [r3, #1250]	@ 0x4e2
 8004c20:	8afa      	ldrh	r2, [r7, #22]
 8004c22:	4293      	cmp	r3, r2
 8004c24:	bf28      	it	cs
 8004c26:	4613      	movcs	r3, r2
 8004c28:	82fb      	strh	r3, [r7, #22]
			*updatedDelayPtr = lDelayInMs;
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	8afa      	ldrh	r2, [r7, #22]
 8004c2e:	801a      	strh	r2, [r3, #0]
			break;
 8004c30:	e075      	b.n	8004d1e <inv_icm20948_augmented_sensors_update_odr+0x1f6>
		case ANDROID_SENSOR_WAKEUP_GRAVITY:
        case ANDROID_SENSOR_WAKEUP_GAME_ROTATION_VECTOR:
        case ANDROID_SENSOR_WAKEUP_LINEAR_ACCELERATION:
			AUGMENTED_SENSOR_GET_6QUATWU_MIN_ODR(s, lDelayInMs);
 8004c32:	211d      	movs	r1, #29
 8004c34:	68f8      	ldr	r0, [r7, #12]
 8004c36:	f000 ff16 	bl	8005a66 <inv_icm20948_ctrl_androidSensor_enabled>
 8004c3a:	4603      	mov	r3, r0
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	d007      	beq.n	8004c50 <inv_icm20948_augmented_sensors_update_odr+0x128>
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	f8b3 34e4 	ldrh.w	r3, [r3, #1252]	@ 0x4e4
 8004c46:	8afa      	ldrh	r2, [r7, #22]
 8004c48:	4293      	cmp	r3, r2
 8004c4a:	bf28      	it	cs
 8004c4c:	4613      	movcs	r3, r2
 8004c4e:	82fb      	strh	r3, [r7, #22]
 8004c50:	2123      	movs	r1, #35	@ 0x23
 8004c52:	68f8      	ldr	r0, [r7, #12]
 8004c54:	f000 ff07 	bl	8005a66 <inv_icm20948_ctrl_androidSensor_enabled>
 8004c58:	4603      	mov	r3, r0
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d007      	beq.n	8004c6e <inv_icm20948_augmented_sensors_update_odr+0x146>
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	f8b3 34e6 	ldrh.w	r3, [r3, #1254]	@ 0x4e6
 8004c64:	8afa      	ldrh	r2, [r7, #22]
 8004c66:	4293      	cmp	r3, r2
 8004c68:	bf28      	it	cs
 8004c6a:	4613      	movcs	r3, r2
 8004c6c:	82fb      	strh	r3, [r7, #22]
 8004c6e:	211e      	movs	r1, #30
 8004c70:	68f8      	ldr	r0, [r7, #12]
 8004c72:	f000 fef8 	bl	8005a66 <inv_icm20948_ctrl_androidSensor_enabled>
 8004c76:	4603      	mov	r3, r0
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	d007      	beq.n	8004c8c <inv_icm20948_augmented_sensors_update_odr+0x164>
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	f8b3 34e8 	ldrh.w	r3, [r3, #1256]	@ 0x4e8
 8004c82:	8afa      	ldrh	r2, [r7, #22]
 8004c84:	4293      	cmp	r3, r2
 8004c86:	bf28      	it	cs
 8004c88:	4613      	movcs	r3, r2
 8004c8a:	82fb      	strh	r3, [r7, #22]
			*updatedDelayPtr = lDelayInMs;
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	8afa      	ldrh	r2, [r7, #22]
 8004c90:	801a      	strh	r2, [r3, #0]
			break;
 8004c92:	e044      	b.n	8004d1e <inv_icm20948_augmented_sensors_update_odr+0x1f6>
		case ANDROID_SENSOR_ORIENTATION:
        case ANDROID_SENSOR_ROTATION_VECTOR:
			AUGMENTED_SENSOR_GET_9QUAT_MIN_ODR(s, lDelayInMs);
 8004c94:	2103      	movs	r1, #3
 8004c96:	68f8      	ldr	r0, [r7, #12]
 8004c98:	f000 fee5 	bl	8005a66 <inv_icm20948_ctrl_androidSensor_enabled>
 8004c9c:	4603      	mov	r3, r0
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d007      	beq.n	8004cb2 <inv_icm20948_augmented_sensors_update_odr+0x18a>
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	f8b3 34ec 	ldrh.w	r3, [r3, #1260]	@ 0x4ec
 8004ca8:	8afa      	ldrh	r2, [r7, #22]
 8004caa:	4293      	cmp	r3, r2
 8004cac:	bf28      	it	cs
 8004cae:	4613      	movcs	r3, r2
 8004cb0:	82fb      	strh	r3, [r7, #22]
 8004cb2:	210b      	movs	r1, #11
 8004cb4:	68f8      	ldr	r0, [r7, #12]
 8004cb6:	f000 fed6 	bl	8005a66 <inv_icm20948_ctrl_androidSensor_enabled>
 8004cba:	4603      	mov	r3, r0
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	d007      	beq.n	8004cd0 <inv_icm20948_augmented_sensors_update_odr+0x1a8>
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	f8b3 34ea 	ldrh.w	r3, [r3, #1258]	@ 0x4ea
 8004cc6:	8afa      	ldrh	r2, [r7, #22]
 8004cc8:	4293      	cmp	r3, r2
 8004cca:	bf28      	it	cs
 8004ccc:	4613      	movcs	r3, r2
 8004cce:	82fb      	strh	r3, [r7, #22]
			*updatedDelayPtr = lDelayInMs;
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	8afa      	ldrh	r2, [r7, #22]
 8004cd4:	801a      	strh	r2, [r3, #0]
			break;
 8004cd6:	e022      	b.n	8004d1e <inv_icm20948_augmented_sensors_update_odr+0x1f6>
		case ANDROID_SENSOR_WAKEUP_ORIENTATION:
        case ANDROID_SENSOR_WAKEUP_ROTATION_VECTOR:
			AUGMENTED_SENSOR_GET_9QUATWU_MIN_ODR(s, lDelayInMs);
 8004cd8:	2119      	movs	r1, #25
 8004cda:	68f8      	ldr	r0, [r7, #12]
 8004cdc:	f000 fec3 	bl	8005a66 <inv_icm20948_ctrl_androidSensor_enabled>
 8004ce0:	4603      	mov	r3, r0
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d007      	beq.n	8004cf6 <inv_icm20948_augmented_sensors_update_odr+0x1ce>
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	f8b3 34f0 	ldrh.w	r3, [r3, #1264]	@ 0x4f0
 8004cec:	8afa      	ldrh	r2, [r7, #22]
 8004cee:	4293      	cmp	r3, r2
 8004cf0:	bf28      	it	cs
 8004cf2:	4613      	movcs	r3, r2
 8004cf4:	82fb      	strh	r3, [r7, #22]
 8004cf6:	211f      	movs	r1, #31
 8004cf8:	68f8      	ldr	r0, [r7, #12]
 8004cfa:	f000 feb4 	bl	8005a66 <inv_icm20948_ctrl_androidSensor_enabled>
 8004cfe:	4603      	mov	r3, r0
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d007      	beq.n	8004d14 <inv_icm20948_augmented_sensors_update_odr+0x1ec>
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	f8b3 34ee 	ldrh.w	r3, [r3, #1262]	@ 0x4ee
 8004d0a:	8afa      	ldrh	r2, [r7, #22]
 8004d0c:	4293      	cmp	r3, r2
 8004d0e:	bf28      	it	cs
 8004d10:	4613      	movcs	r3, r2
 8004d12:	82fb      	strh	r3, [r7, #22]
			*updatedDelayPtr = lDelayInMs;
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	8afa      	ldrh	r2, [r7, #22]
 8004d18:	801a      	strh	r2, [r3, #0]
			break;
 8004d1a:	e000      	b.n	8004d1e <inv_icm20948_augmented_sensors_update_odr+0x1f6>
		default :
			break;
 8004d1c:	bf00      	nop
	}

}
 8004d1e:	bf00      	nop
 8004d20:	3718      	adds	r7, #24
 8004d22:	46bd      	mov	sp, r7
 8004d24:	bd80      	pop	{r7, pc}
 8004d26:	bf00      	nop

08004d28 <inv_icm20948_register_aux_compass>:
static const short AK09916_ST_Lower[3] = {-200, -200, -1000};
static const short AK09916_ST_Upper[3] = {200, 200, -200};

void inv_icm20948_register_aux_compass(struct inv_icm20948 * s,
		enum inv_icm20948_compass_id compass_id, uint8_t compass_i2c_addr)
{
 8004d28:	b480      	push	{r7}
 8004d2a:	b083      	sub	sp, #12
 8004d2c:	af00      	add	r7, sp, #0
 8004d2e:	6078      	str	r0, [r7, #4]
 8004d30:	460b      	mov	r3, r1
 8004d32:	70fb      	strb	r3, [r7, #3]
 8004d34:	4613      	mov	r3, r2
 8004d36:	70bb      	strb	r3, [r7, #2]
	switch(compass_id) {
 8004d38:	78fb      	ldrb	r3, [r7, #3]
 8004d3a:	2b03      	cmp	r3, #3
 8004d3c:	d118      	bne.n	8004d70 <inv_icm20948_register_aux_compass+0x48>
		s->mounting_matrix_secondary_compass[4] = 1;
		s->mounting_matrix_secondary_compass[8] = 1;
		break;
#endif
	case INV_ICM20948_COMPASS_ID_AK09916:
		s->secondary_state.compass_slave_id = HW_AK09916;
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	2225      	movs	r2, #37	@ 0x25
 8004d42:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
		s->secondary_state.compass_chip_addr = compass_i2c_addr;
 8004d46:	78ba      	ldrb	r2, [r7, #2]
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
		s->secondary_state.compass_state = INV_ICM20948_COMPASS_INITED;
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	2201      	movs	r2, #1
 8004d52:	f883 208c 	strb.w	r2, [r3, #140]	@ 0x8c
		/* initialise mounting matrix of compass to identity akm9916 */
		s->mounting_matrix_secondary_compass[0] = 1 ;
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	2201      	movs	r2, #1
 8004d5a:	f883 227d 	strb.w	r2, [r3, #637]	@ 0x27d
		s->mounting_matrix_secondary_compass[4] = -1;
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	22ff      	movs	r2, #255	@ 0xff
 8004d62:	f883 2281 	strb.w	r2, [r3, #641]	@ 0x281
		s->mounting_matrix_secondary_compass[8] = -1;
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	22ff      	movs	r2, #255	@ 0xff
 8004d6a:	f883 2285 	strb.w	r2, [r3, #645]	@ 0x285
		break;
 8004d6e:	e00c      	b.n	8004d8a <inv_icm20948_register_aux_compass+0x62>
	default:
		s->secondary_state.compass_slave_id  = 0;
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	2200      	movs	r2, #0
 8004d74:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
		s->secondary_state.compass_chip_addr = 0;
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	2200      	movs	r2, #0
 8004d7c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
		s->secondary_state.compass_state = INV_ICM20948_COMPASS_RESET;
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	2200      	movs	r2, #0
 8004d84:	f883 208c 	strb.w	r2, [r3, #140]	@ 0x8c
	}
}
 8004d88:	bf00      	nop
 8004d8a:	bf00      	nop
 8004d8c:	370c      	adds	r7, #12
 8004d8e:	46bd      	mov	sp, r7
 8004d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d94:	4770      	bx	lr
	...

08004d98 <inv_icm20948_setup_compass_akm>:

/*
 *  inv_icm20948_setup_compass_akm() - Configure akm series compass.
 */
int inv_icm20948_setup_compass_akm(struct inv_icm20948 * s)
{
 8004d98:	b580      	push	{r7, lr}
 8004d9a:	b086      	sub	sp, #24
 8004d9c:	af02      	add	r7, sp, #8
 8004d9e:	6078      	str	r0, [r7, #4]
	unsigned char data[4];
#if (MEMS_CHIP != HW_ICM20948)
	uint8_t sens, cmd;
#endif
	//reset variable to initial values
	memset(s->secondary_state.final_matrix, 0, sizeof(s->secondary_state.final_matrix));
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	3350      	adds	r3, #80	@ 0x50
 8004da4:	2224      	movs	r2, #36	@ 0x24
 8004da6:	2100      	movs	r1, #0
 8004da8:	4618      	mov	r0, r3
 8004daa:	f010 fb6d 	bl	8015488 <memset>
	memset(s->secondary_state.compass_sens, 0, sizeof(s->secondary_state.compass_sens));
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	334d      	adds	r3, #77	@ 0x4d
 8004db2:	2203      	movs	r2, #3
 8004db4:	2100      	movs	r1, #0
 8004db6:	4618      	mov	r0, r3
 8004db8:	f010 fb66 	bl	8015488 <memset>
	s->secondary_state.scale = 0;
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	2200      	movs	r2, #0
 8004dc0:	67da      	str	r2, [r3, #124]	@ 0x7c
	s->secondary_state.dmp_on = 1;
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	2201      	movs	r2, #1
 8004dc6:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
	s->secondary_state.secondary_resume_compass_state = 0;
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	2200      	movs	r2, #0
 8004dce:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
	
	/* Read WHOAMI through I2C SLV for compass */
	result = inv_icm20948_execute_read_secondary(s, COMPASS_I2C_SLV_READ, s->secondary_state.compass_chip_addr, REG_AKM_ID, 1, data);
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004dd8:	b2da      	uxtb	r2, r3
 8004dda:	f107 0308 	add.w	r3, r7, #8
 8004dde:	9301      	str	r3, [sp, #4]
 8004de0:	2301      	movs	r3, #1
 8004de2:	9300      	str	r3, [sp, #0]
 8004de4:	2300      	movs	r3, #0
 8004de6:	2100      	movs	r1, #0
 8004de8:	6878      	ldr	r0, [r7, #4]
 8004dea:	f000 fcfb 	bl	80057e4 <inv_icm20948_execute_read_secondary>
 8004dee:	60f8      	str	r0, [r7, #12]
	if (result) {
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	d001      	beq.n	8004dfa <inv_icm20948_setup_compass_akm+0x62>
        // inv_log("Read secondary error: Compass.\r\n");
		return result;
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	e03c      	b.n	8004e74 <inv_icm20948_setup_compass_akm+0xdc>
    }
	if (data[0] != DATA_AKM_ID) {
 8004dfa:	7a3b      	ldrb	r3, [r7, #8]
 8004dfc:	2b48      	cmp	r3, #72	@ 0x48
 8004dfe:	d002      	beq.n	8004e06 <inv_icm20948_setup_compass_akm+0x6e>
        // inv_log("Compass not found!!\r\n");
		return -1;
 8004e00:	f04f 33ff 	mov.w	r3, #4294967295
 8004e04:	e036      	b.n	8004e74 <inv_icm20948_setup_compass_akm+0xdc>
    }
    // inv_log("Compass found.\r\n");

	/* setup upper and lower limit of self-test */
#if (MEMS_CHIP == HW_ICM20948)
	s->secondary_state.st_upper = AK09916_ST_Upper;
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	4a1c      	ldr	r2, [pc, #112]	@ (8004e7c <inv_icm20948_setup_compass_akm+0xe4>)
 8004e0a:	675a      	str	r2, [r3, #116]	@ 0x74
	s->secondary_state.st_lower = AK09916_ST_Lower;
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	4a1c      	ldr	r2, [pc, #112]	@ (8004e80 <inv_icm20948_setup_compass_akm+0xe8>)
 8004e10:	679a      	str	r2, [r3, #120]	@ 0x78
#endif
	

#if (MEMS_CHIP == HW_ICM20948)
	/* Read conf and configure compass through I2C SLV for compass and subsequent channel */
	s->secondary_state.mode_reg_addr = REG_AK09916_CNTL2;
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	2231      	movs	r2, #49	@ 0x31
 8004e16:	f883 2082 	strb.w	r2, [r3, #130]	@ 0x82
	// no sensitivity adjustment value
	s->secondary_state.compass_sens[0] = 128;
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	2280      	movs	r2, #128	@ 0x80
 8004e1e:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
	s->secondary_state.compass_sens[1] = 128;
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	2280      	movs	r2, #128	@ 0x80
 8004e26:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
	s->secondary_state.compass_sens[2] = 128;
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	2280      	movs	r2, #128	@ 0x80
 8004e2e:	f883 204f 	strb.w	r2, [r3, #79]	@ 0x4f
		if (result)
			return result;
	}
#endif
	/* Set compass in power down through I2C SLV for compass */
	result = inv_icm20948_execute_write_secondary(s, COMPASS_I2C_SLV_WRITE, s->secondary_state.compass_chip_addr, s->secondary_state.mode_reg_addr, DATA_AKM_MODE_PD);
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004e38:	b2da      	uxtb	r2, r3
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	f893 3082 	ldrb.w	r3, [r3, #130]	@ 0x82
 8004e40:	4619      	mov	r1, r3
 8004e42:	2300      	movs	r3, #0
 8004e44:	9300      	str	r3, [sp, #0]
 8004e46:	460b      	mov	r3, r1
 8004e48:	2101      	movs	r1, #1
 8004e4a:	6878      	ldr	r0, [r7, #4]
 8004e4c:	f000 fd67 	bl	800591e <inv_icm20948_execute_write_secondary>
 8004e50:	60f8      	str	r0, [r7, #12]
	if (result)
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	d001      	beq.n	8004e5c <inv_icm20948_setup_compass_akm+0xc4>
		return result;
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	e00b      	b.n	8004e74 <inv_icm20948_setup_compass_akm+0xdc>
    
	s->secondary_state.secondary_resume_compass_state = 1;
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	2201      	movs	r2, #1
 8004e60:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
	s->secondary_state.compass_state = INV_ICM20948_COMPASS_SETUP;
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	2202      	movs	r2, #2
 8004e68:	f883 208c 	strb.w	r2, [r3, #140]	@ 0x8c
	return inv_icm20948_suspend_akm(s);
 8004e6c:	6878      	ldr	r0, [r7, #4]
 8004e6e:	f000 f99c 	bl	80051aa <inv_icm20948_suspend_akm>
 8004e72:	4603      	mov	r3, r0
}
 8004e74:	4618      	mov	r0, r3
 8004e76:	3710      	adds	r7, #16
 8004e78:	46bd      	mov	sp, r7
 8004e7a:	bd80      	pop	{r7, pc}
 8004e7c:	0801e658 	.word	0x0801e658
 8004e80:	0801e650 	.word	0x0801e650

08004e84 <inv_icm20948_check_akm_self_test>:

int inv_icm20948_check_akm_self_test(struct inv_icm20948 * s)
{
 8004e84:	b580      	push	{r7, lr}
 8004e86:	b090      	sub	sp, #64	@ 0x40
 8004e88:	af02      	add	r7, sp, #8
 8004e8a:	6078      	str	r0, [r7, #4]
	unsigned char slv_ctrl[2];
	unsigned char odr_cfg;
#if (MEMS_CHIP != HW_ICM20948)
	unsigned char cntl;
#endif
	addr = s->secondary_state.compass_chip_addr;
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004e92:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
	sens = s->secondary_state.compass_sens;
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	334d      	adds	r3, #77	@ 0x4d
 8004e9a:	627b      	str	r3, [r7, #36]	@ 0x24

	/* back up registers */
	/* SLV0_CTRL */
	result = inv_icm20948_read_mems_reg(s, REG_I2C_SLV0_CTRL, 1, &slv_ctrl[0]);
 8004e9c:	f107 0310 	add.w	r3, r7, #16
 8004ea0:	2201      	movs	r2, #1
 8004ea2:	f240 1185 	movw	r1, #389	@ 0x185
 8004ea6:	6878      	ldr	r0, [r7, #4]
 8004ea8:	f00a f832 	bl	800ef10 <inv_icm20948_read_mems_reg>
 8004eac:	6378      	str	r0, [r7, #52]	@ 0x34
	if (result)
 8004eae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	d001      	beq.n	8004eb8 <inv_icm20948_check_akm_self_test+0x34>
		return result;
 8004eb4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004eb6:	e174      	b.n	80051a2 <inv_icm20948_check_akm_self_test+0x31e>
	result = inv_icm20948_write_single_mems_reg(s, REG_I2C_SLV0_CTRL, 0);
 8004eb8:	2200      	movs	r2, #0
 8004eba:	f240 1185 	movw	r1, #389	@ 0x185
 8004ebe:	6878      	ldr	r0, [r7, #4]
 8004ec0:	f009 ffca 	bl	800ee58 <inv_icm20948_write_single_mems_reg>
 8004ec4:	6378      	str	r0, [r7, #52]	@ 0x34
	if (result)
 8004ec6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	d001      	beq.n	8004ed0 <inv_icm20948_check_akm_self_test+0x4c>
		return result;
 8004ecc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004ece:	e168      	b.n	80051a2 <inv_icm20948_check_akm_self_test+0x31e>
	/* SLV1_CTRL */
	result = inv_icm20948_read_mems_reg(s, REG_I2C_SLV1_CTRL, 1, &slv_ctrl[1]);
 8004ed0:	f107 0310 	add.w	r3, r7, #16
 8004ed4:	3301      	adds	r3, #1
 8004ed6:	2201      	movs	r2, #1
 8004ed8:	f240 1189 	movw	r1, #393	@ 0x189
 8004edc:	6878      	ldr	r0, [r7, #4]
 8004ede:	f00a f817 	bl	800ef10 <inv_icm20948_read_mems_reg>
 8004ee2:	6378      	str	r0, [r7, #52]	@ 0x34
	if (result)
 8004ee4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d001      	beq.n	8004eee <inv_icm20948_check_akm_self_test+0x6a>
		return result;
 8004eea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004eec:	e159      	b.n	80051a2 <inv_icm20948_check_akm_self_test+0x31e>
	result = inv_icm20948_write_single_mems_reg(s, REG_I2C_SLV1_CTRL, 0);
 8004eee:	2200      	movs	r2, #0
 8004ef0:	f240 1189 	movw	r1, #393	@ 0x189
 8004ef4:	6878      	ldr	r0, [r7, #4]
 8004ef6:	f009 ffaf 	bl	800ee58 <inv_icm20948_write_single_mems_reg>
 8004efa:	6378      	str	r0, [r7, #52]	@ 0x34
	if (result)
 8004efc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d001      	beq.n	8004f06 <inv_icm20948_check_akm_self_test+0x82>
		return result;
 8004f02:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004f04:	e14d      	b.n	80051a2 <inv_icm20948_check_akm_self_test+0x31e>
	/* I2C_MST ODR */
	result = inv_icm20948_read_mems_reg(s, REG_I2C_MST_ODR_CONFIG, 1, &odr_cfg);
 8004f06:	f107 030f 	add.w	r3, r7, #15
 8004f0a:	2201      	movs	r2, #1
 8004f0c:	f44f 71c0 	mov.w	r1, #384	@ 0x180
 8004f10:	6878      	ldr	r0, [r7, #4]
 8004f12:	f009 fffd 	bl	800ef10 <inv_icm20948_read_mems_reg>
 8004f16:	6378      	str	r0, [r7, #52]	@ 0x34
	if (result)
 8004f18:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d001      	beq.n	8004f22 <inv_icm20948_check_akm_self_test+0x9e>
		return result;
 8004f1e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004f20:	e13f      	b.n	80051a2 <inv_icm20948_check_akm_self_test+0x31e>
	result = inv_icm20948_write_single_mems_reg(s, REG_I2C_MST_ODR_CONFIG, 0);
 8004f22:	2200      	movs	r2, #0
 8004f24:	f44f 71c0 	mov.w	r1, #384	@ 0x180
 8004f28:	6878      	ldr	r0, [r7, #4]
 8004f2a:	f009 ff95 	bl	800ee58 <inv_icm20948_write_single_mems_reg>
 8004f2e:	6378      	str	r0, [r7, #52]	@ 0x34
	if (result)
 8004f30:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d001      	beq.n	8004f3a <inv_icm20948_check_akm_self_test+0xb6>
		return result;
 8004f36:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004f38:	e133      	b.n	80051a2 <inv_icm20948_check_akm_self_test+0x31e>

#if (MEMS_CHIP == HW_ICM20948)
	mode = REG_AK09916_CNTL2;
 8004f3a:	2331      	movs	r3, #49	@ 0x31
 8004f3c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
		mode = REG_AK09916_CNTL2;
	else
		mode = REG_AKM_MODE;
#endif
	/* set to power down mode */
	result = inv_icm20948_execute_write_secondary(s, 0, addr, mode, DATA_AKM_MODE_PD);
 8004f40:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004f44:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 8004f48:	2100      	movs	r1, #0
 8004f4a:	9100      	str	r1, [sp, #0]
 8004f4c:	2100      	movs	r1, #0
 8004f4e:	6878      	ldr	r0, [r7, #4]
 8004f50:	f000 fce5 	bl	800591e <inv_icm20948_execute_write_secondary>
 8004f54:	6378      	str	r0, [r7, #52]	@ 0x34
	if (result)
 8004f56:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	f040 80e8 	bne.w	800512e <inv_icm20948_check_akm_self_test+0x2aa>
		goto AKM_fail;
		
	/* write 1 to ASTC register */
	if ((HW_AK09911 != s->secondary_state.compass_slave_id) &&
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f64:	2b23      	cmp	r3, #35	@ 0x23
 8004f66:	d012      	beq.n	8004f8e <inv_icm20948_check_akm_self_test+0x10a>
		(HW_AK09912 != s->secondary_state.compass_slave_id)) {
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
	if ((HW_AK09911 != s->secondary_state.compass_slave_id) &&
 8004f6e:	2b24      	cmp	r3, #36	@ 0x24
 8004f70:	d00d      	beq.n	8004f8e <inv_icm20948_check_akm_self_test+0x10a>
		result = inv_icm20948_execute_write_secondary(s, 0, addr, REG_AKM_ST_CTRL, DATA_AKM_SELF_TEST);
 8004f72:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 8004f76:	2340      	movs	r3, #64	@ 0x40
 8004f78:	9300      	str	r3, [sp, #0]
 8004f7a:	230c      	movs	r3, #12
 8004f7c:	2100      	movs	r1, #0
 8004f7e:	6878      	ldr	r0, [r7, #4]
 8004f80:	f000 fccd 	bl	800591e <inv_icm20948_execute_write_secondary>
 8004f84:	6378      	str	r0, [r7, #52]	@ 0x34
		if (result)
 8004f86:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004f88:	2b00      	cmp	r3, #0
 8004f8a:	f040 80d2 	bne.w	8005132 <inv_icm20948_check_akm_self_test+0x2ae>
			goto AKM_fail;
	}
#if (MEMS_CHIP == HW_ICM20948)
	result = inv_icm20948_execute_write_secondary(s, 0, addr, mode, DATA_AK09916_MODE_ST);
 8004f8e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004f92:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 8004f96:	2110      	movs	r1, #16
 8004f98:	9100      	str	r1, [sp, #0]
 8004f9a:	2100      	movs	r1, #0
 8004f9c:	6878      	ldr	r0, [r7, #4]
 8004f9e:	f000 fcbe 	bl	800591e <inv_icm20948_execute_write_secondary>
 8004fa2:	6378      	str	r0, [r7, #52]	@ 0x34
	else if (HW_AK09916 == s->secondary_state.compass_slave_id)
		result = inv_icm20948_execute_write_secondary(s, 0, addr, mode, DATA_AK09916_MODE_ST);
	else
		result = inv_icm20948_execute_write_secondary(s, 0, addr, mode,	DATA_AKM_MODE_ST);
#endif
	if (result)
 8004fa4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	f040 80c5 	bne.w	8005136 <inv_icm20948_check_akm_self_test+0x2b2>
		goto AKM_fail;
	counter = DEF_ST_COMPASS_TRY_TIMES;
 8004fac:	230a      	movs	r3, #10
 8004fae:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
	while (counter > 0) {
 8004fb2:	e022      	b.n	8004ffa <inv_icm20948_check_akm_self_test+0x176>
//		usleep_range(DEF_ST_COMPASS_WAIT_MIN, DEF_ST_COMPASS_WAIT_MAX);
        inv_icm20948_sleep_us(15000);
 8004fb4:	f643 2098 	movw	r0, #15000	@ 0x3a98
 8004fb8:	f7fd fe5a 	bl	8002c70 <inv_icm20948_sleep_us>

#if (MEMS_CHIP == HW_ICM20948)
		result = inv_icm20948_execute_read_secondary(s, 0, addr, REG_AK09916_STATUS1, 1, data);
 8004fbc:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 8004fc0:	f107 0314 	add.w	r3, r7, #20
 8004fc4:	9301      	str	r3, [sp, #4]
 8004fc6:	2301      	movs	r3, #1
 8004fc8:	9300      	str	r3, [sp, #0]
 8004fca:	2310      	movs	r3, #16
 8004fcc:	2100      	movs	r1, #0
 8004fce:	6878      	ldr	r0, [r7, #4]
 8004fd0:	f000 fc08 	bl	80057e4 <inv_icm20948_execute_read_secondary>
 8004fd4:	6378      	str	r0, [r7, #52]	@ 0x34
		else if (HW_AK09916 == s->secondary_state.compass_slave_id)
			result = inv_icm20948_execute_read_secondary(s, 0, addr, REG_AK09916_STATUS1, 1, data);
		else
			result = inv_icm20948_execute_read_secondary(s, 0, addr, REG_AKM_STATUS, 1, data);
#endif
		if (result)
 8004fd6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	f040 80ae 	bne.w	800513a <inv_icm20948_check_akm_self_test+0x2b6>
			goto AKM_fail;
		if ((data[0] & DATA_AKM_DRDY) == 0)
 8004fde:	7d3b      	ldrb	r3, [r7, #20]
 8004fe0:	f003 0301 	and.w	r3, r3, #1
 8004fe4:	2b00      	cmp	r3, #0
 8004fe6:	d105      	bne.n	8004ff4 <inv_icm20948_check_akm_self_test+0x170>
			counter--;
 8004fe8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8004fec:	3b01      	subs	r3, #1
 8004fee:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 8004ff2:	e002      	b.n	8004ffa <inv_icm20948_check_akm_self_test+0x176>
		else
			counter = 0;
 8004ff4:	2300      	movs	r3, #0
 8004ff6:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
	while (counter > 0) {
 8004ffa:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d1d8      	bne.n	8004fb4 <inv_icm20948_check_akm_self_test+0x130>
	}
	if ((data[0] & DATA_AKM_DRDY) == 0) {
 8005002:	7d3b      	ldrb	r3, [r7, #20]
 8005004:	f003 0301 	and.w	r3, r3, #1
 8005008:	2b00      	cmp	r3, #0
 800500a:	d103      	bne.n	8005014 <inv_icm20948_check_akm_self_test+0x190>
		result = -1;
 800500c:	f04f 33ff 	mov.w	r3, #4294967295
 8005010:	637b      	str	r3, [r7, #52]	@ 0x34
		goto AKM_fail;
 8005012:	e09b      	b.n	800514c <inv_icm20948_check_akm_self_test+0x2c8>
	}
#if (MEMS_CHIP == HW_ICM20948)
	result = inv_icm20948_execute_read_secondary(s, 0, addr, REG_AK09916_MEASURE_DATA, BYTES_PER_SENSOR, data);
 8005014:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 8005018:	f107 0314 	add.w	r3, r7, #20
 800501c:	9301      	str	r3, [sp, #4]
 800501e:	2306      	movs	r3, #6
 8005020:	9300      	str	r3, [sp, #0]
 8005022:	2311      	movs	r3, #17
 8005024:	2100      	movs	r1, #0
 8005026:	6878      	ldr	r0, [r7, #4]
 8005028:	f000 fbdc 	bl	80057e4 <inv_icm20948_execute_read_secondary>
 800502c:	6378      	str	r0, [r7, #52]	@ 0x34
		result = inv_icm20948_execute_read_secondary(s, 0, addr, REG_AK09916_MEASURE_DATA, BYTES_PER_SENSOR, data);
	} else {
		result = inv_icm20948_execute_read_secondary(s, 0, addr, REG_AKM_MEASURE_DATA, BYTES_PER_SENSOR, data);
	}
#endif
	if (result)
 800502e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005030:	2b00      	cmp	r3, #0
 8005032:	f040 8084 	bne.w	800513e <inv_icm20948_check_akm_self_test+0x2ba>
		goto AKM_fail;

    x = ((short)data[1])<<8|data[0];
 8005036:	7d7b      	ldrb	r3, [r7, #21]
 8005038:	021b      	lsls	r3, r3, #8
 800503a:	b21a      	sxth	r2, r3
 800503c:	7d3b      	ldrb	r3, [r7, #20]
 800503e:	b21b      	sxth	r3, r3
 8005040:	4313      	orrs	r3, r2
 8005042:	843b      	strh	r3, [r7, #32]
    y = ((short)data[3])<<8|data[2];
 8005044:	7dfb      	ldrb	r3, [r7, #23]
 8005046:	021b      	lsls	r3, r3, #8
 8005048:	b21a      	sxth	r2, r3
 800504a:	7dbb      	ldrb	r3, [r7, #22]
 800504c:	b21b      	sxth	r3, r3
 800504e:	4313      	orrs	r3, r2
 8005050:	83fb      	strh	r3, [r7, #30]
    z = ((short)data[5])<<8|data[4];
 8005052:	7e7b      	ldrb	r3, [r7, #25]
 8005054:	021b      	lsls	r3, r3, #8
 8005056:	b21a      	sxth	r2, r3
 8005058:	7e3b      	ldrb	r3, [r7, #24]
 800505a:	b21b      	sxth	r3, r3
 800505c:	4313      	orrs	r3, r2
 800505e:	83bb      	strh	r3, [r7, #28]
    
	if (HW_AK09911 == s->secondary_state.compass_slave_id)
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005066:	2b23      	cmp	r3, #35	@ 0x23
 8005068:	d102      	bne.n	8005070 <inv_icm20948_check_akm_self_test+0x1ec>
		shift = 7;
 800506a:	2307      	movs	r3, #7
 800506c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800506e:	e001      	b.n	8005074 <inv_icm20948_check_akm_self_test+0x1f0>
	else
		shift = 8;
 8005070:	2308      	movs	r3, #8
 8005072:	62fb      	str	r3, [r7, #44]	@ 0x2c
	x = ((x * (sens[0] + 128)) >> shift);
 8005074:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8005078:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800507a:	7812      	ldrb	r2, [r2, #0]
 800507c:	3280      	adds	r2, #128	@ 0x80
 800507e:	fb03 f202 	mul.w	r2, r3, r2
 8005082:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005084:	fa42 f303 	asr.w	r3, r2, r3
 8005088:	843b      	strh	r3, [r7, #32]
	y = ((y * (sens[1] + 128)) >> shift);
 800508a:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 800508e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005090:	3201      	adds	r2, #1
 8005092:	7812      	ldrb	r2, [r2, #0]
 8005094:	3280      	adds	r2, #128	@ 0x80
 8005096:	fb03 f202 	mul.w	r2, r3, r2
 800509a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800509c:	fa42 f303 	asr.w	r3, r2, r3
 80050a0:	83fb      	strh	r3, [r7, #30]
	z = ((z * (sens[2] + 128)) >> shift);
 80050a2:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 80050a6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80050a8:	3202      	adds	r2, #2
 80050aa:	7812      	ldrb	r2, [r2, #0]
 80050ac:	3280      	adds	r2, #128	@ 0x80
 80050ae:	fb03 f202 	mul.w	r2, r3, r2
 80050b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80050b4:	fa42 f303 	asr.w	r3, r2, r3
 80050b8:	83bb      	strh	r3, [r7, #28]
			z <<= DEF_ST_COMPASS_8963_SHIFT;
		}
	}
#endif

	result = -1;
 80050ba:	f04f 33ff 	mov.w	r3, #4294967295
 80050be:	637b      	str	r3, [r7, #52]	@ 0x34
	if (x > s->secondary_state.st_upper[0] || x < s->secondary_state.st_lower[0])
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80050c4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80050c8:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80050cc:	429a      	cmp	r2, r3
 80050ce:	dc38      	bgt.n	8005142 <inv_icm20948_check_akm_self_test+0x2be>
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80050d4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80050d8:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80050dc:	429a      	cmp	r2, r3
 80050de:	db30      	blt.n	8005142 <inv_icm20948_check_akm_self_test+0x2be>
		goto AKM_fail;
	if (y > s->secondary_state.st_upper[1] || y < s->secondary_state.st_lower[1])
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80050e4:	3302      	adds	r3, #2
 80050e6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80050ea:	f9b7 201e 	ldrsh.w	r2, [r7, #30]
 80050ee:	429a      	cmp	r2, r3
 80050f0:	dc29      	bgt.n	8005146 <inv_icm20948_check_akm_self_test+0x2c2>
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80050f6:	3302      	adds	r3, #2
 80050f8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80050fc:	f9b7 201e 	ldrsh.w	r2, [r7, #30]
 8005100:	429a      	cmp	r2, r3
 8005102:	db20      	blt.n	8005146 <inv_icm20948_check_akm_self_test+0x2c2>
		goto AKM_fail;
	if (z > s->secondary_state.st_upper[2] || z < s->secondary_state.st_lower[2])
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005108:	3304      	adds	r3, #4
 800510a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800510e:	f9b7 201c 	ldrsh.w	r2, [r7, #28]
 8005112:	429a      	cmp	r2, r3
 8005114:	dc19      	bgt.n	800514a <inv_icm20948_check_akm_self_test+0x2c6>
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800511a:	3304      	adds	r3, #4
 800511c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005120:	f9b7 201c 	ldrsh.w	r2, [r7, #28]
 8005124:	429a      	cmp	r2, r3
 8005126:	db10      	blt.n	800514a <inv_icm20948_check_akm_self_test+0x2c6>
		goto AKM_fail;
	result = 0;
 8005128:	2300      	movs	r3, #0
 800512a:	637b      	str	r3, [r7, #52]	@ 0x34
 800512c:	e00e      	b.n	800514c <inv_icm20948_check_akm_self_test+0x2c8>
		goto AKM_fail;
 800512e:	bf00      	nop
 8005130:	e00c      	b.n	800514c <inv_icm20948_check_akm_self_test+0x2c8>
			goto AKM_fail;
 8005132:	bf00      	nop
 8005134:	e00a      	b.n	800514c <inv_icm20948_check_akm_self_test+0x2c8>
		goto AKM_fail;
 8005136:	bf00      	nop
 8005138:	e008      	b.n	800514c <inv_icm20948_check_akm_self_test+0x2c8>
			goto AKM_fail;
 800513a:	bf00      	nop
 800513c:	e006      	b.n	800514c <inv_icm20948_check_akm_self_test+0x2c8>
		goto AKM_fail;
 800513e:	bf00      	nop
 8005140:	e004      	b.n	800514c <inv_icm20948_check_akm_self_test+0x2c8>
		goto AKM_fail;
 8005142:	bf00      	nop
 8005144:	e002      	b.n	800514c <inv_icm20948_check_akm_self_test+0x2c8>
		goto AKM_fail;
 8005146:	bf00      	nop
 8005148:	e000      	b.n	800514c <inv_icm20948_check_akm_self_test+0x2c8>
		goto AKM_fail;
 800514a:	bf00      	nop
AKM_fail:
	/*write 0 to ASTC register */
	if ((HW_AK09911 != s->secondary_state.compass_slave_id) &&
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005152:	2b23      	cmp	r3, #35	@ 0x23
 8005154:	d016      	beq.n	8005184 <inv_icm20948_check_akm_self_test+0x300>
		(HW_AK09912 != s->secondary_state.compass_slave_id) &&
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
	if ((HW_AK09911 != s->secondary_state.compass_slave_id) &&
 800515c:	2b24      	cmp	r3, #36	@ 0x24
 800515e:	d011      	beq.n	8005184 <inv_icm20948_check_akm_self_test+0x300>
		(HW_AK09916 != s->secondary_state.compass_slave_id)) {
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
		(HW_AK09912 != s->secondary_state.compass_slave_id) &&
 8005166:	2b25      	cmp	r3, #37	@ 0x25
 8005168:	d00c      	beq.n	8005184 <inv_icm20948_check_akm_self_test+0x300>
		result |= inv_icm20948_execute_write_secondary(s, 0, addr, REG_AKM_ST_CTRL, 0);
 800516a:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 800516e:	2300      	movs	r3, #0
 8005170:	9300      	str	r3, [sp, #0]
 8005172:	230c      	movs	r3, #12
 8005174:	2100      	movs	r1, #0
 8005176:	6878      	ldr	r0, [r7, #4]
 8005178:	f000 fbd1 	bl	800591e <inv_icm20948_execute_write_secondary>
 800517c:	4602      	mov	r2, r0
 800517e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005180:	4313      	orrs	r3, r2
 8005182:	637b      	str	r3, [r7, #52]	@ 0x34
	}
	/*set to power down mode */
	result |= inv_icm20948_execute_write_secondary(s, 0, addr, mode, DATA_AKM_MODE_PD);
 8005184:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005188:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 800518c:	2100      	movs	r1, #0
 800518e:	9100      	str	r1, [sp, #0]
 8005190:	2100      	movs	r1, #0
 8005192:	6878      	ldr	r0, [r7, #4]
 8005194:	f000 fbc3 	bl	800591e <inv_icm20948_execute_write_secondary>
 8005198:	4602      	mov	r2, r0
 800519a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800519c:	4313      	orrs	r3, r2
 800519e:	637b      	str	r3, [r7, #52]	@ 0x34

    return result;
 80051a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80051a2:	4618      	mov	r0, r3
 80051a4:	3738      	adds	r7, #56	@ 0x38
 80051a6:	46bd      	mov	sp, r7
 80051a8:	bd80      	pop	{r7, pc}

080051aa <inv_icm20948_suspend_akm>:
#endif
	return 0;
}

int inv_icm20948_suspend_akm(struct inv_icm20948 * s)
{
 80051aa:	b580      	push	{r7, lr}
 80051ac:	b084      	sub	sp, #16
 80051ae:	af00      	add	r7, sp, #0
 80051b0:	6078      	str	r0, [r7, #4]
	int result;
    
	if (!s->secondary_state.secondary_resume_compass_state)
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	d101      	bne.n	80051c0 <inv_icm20948_suspend_akm+0x16>
		return 0;
 80051bc:	2300      	movs	r3, #0
 80051be:	e01d      	b.n	80051fc <inv_icm20948_suspend_akm+0x52>
    
	/* slave 0 is disabled */
	result = inv_icm20948_secondary_stop_channel(s, COMPASS_I2C_SLV_READ);
 80051c0:	2100      	movs	r1, #0
 80051c2:	6878      	ldr	r0, [r7, #4]
 80051c4:	f000 fbe3 	bl	800598e <inv_icm20948_secondary_stop_channel>
 80051c8:	60f8      	str	r0, [r7, #12]
	/* slave 1 is disabled */
	result |= inv_icm20948_secondary_stop_channel(s, COMPASS_I2C_SLV_WRITE);
 80051ca:	2101      	movs	r1, #1
 80051cc:	6878      	ldr	r0, [r7, #4]
 80051ce:	f000 fbde 	bl	800598e <inv_icm20948_secondary_stop_channel>
 80051d2:	4602      	mov	r2, r0
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	4313      	orrs	r3, r2
 80051d8:	60fb      	str	r3, [r7, #12]
	if (result)
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	2b00      	cmp	r3, #0
 80051de:	d001      	beq.n	80051e4 <inv_icm20948_suspend_akm+0x3a>
		return result;
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	e00b      	b.n	80051fc <inv_icm20948_suspend_akm+0x52>
	
	// Switch off I2C Interface as compass is alone
	result |= inv_icm20948_secondary_disable_i2c(s);
 80051e4:	6878      	ldr	r0, [r7, #4]
 80051e6:	f000 fbfe 	bl	80059e6 <inv_icm20948_secondary_disable_i2c>
 80051ea:	4602      	mov	r2, r0
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	4313      	orrs	r3, r2
 80051f0:	60fb      	str	r3, [r7, #12]
	
	s->secondary_state.secondary_resume_compass_state = 0;
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	2200      	movs	r2, #0
 80051f6:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
    
	return result;
 80051fa:	68fb      	ldr	r3, [r7, #12]
}
 80051fc:	4618      	mov	r0, r3
 80051fe:	3710      	adds	r7, #16
 8005200:	46bd      	mov	sp, r7
 8005202:	bd80      	pop	{r7, pc}

08005204 <inv_icm20948_resume_akm>:

int inv_icm20948_resume_akm(struct inv_icm20948 * s)
{
 8005204:	b580      	push	{r7, lr}
 8005206:	b088      	sub	sp, #32
 8005208:	af02      	add	r7, sp, #8
 800520a:	6078      	str	r0, [r7, #4]
	int result;
	uint8_t reg_addr, bytes;
    unsigned char lDataToWrite;
    
	if (s->secondary_state.secondary_resume_compass_state)
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8005212:	2b00      	cmp	r3, #0
 8005214:	d001      	beq.n	800521a <inv_icm20948_resume_akm+0x16>
		return 0;
 8005216:	2300      	movs	r3, #0
 8005218:	e044      	b.n	80052a4 <inv_icm20948_resume_akm+0xa0>
    
	/* slave 0 is used to read data from compass */
	/*read mode */
#if (MEMS_CHIP == HW_ICM20948)
	if (s->secondary_state.dmp_on) {
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8005220:	2b00      	cmp	r3, #0
 8005222:	d004      	beq.n	800522e <inv_icm20948_resume_akm+0x2a>
		reg_addr = REG_AK09916_DMP_READ;
 8005224:	2303      	movs	r3, #3
 8005226:	75fb      	strb	r3, [r7, #23]
		bytes = DATA_AKM_99_BYTES_DMP;
 8005228:	230a      	movs	r3, #10
 800522a:	75bb      	strb	r3, [r7, #22]
 800522c:	e003      	b.n	8005236 <inv_icm20948_resume_akm+0x32>
	} else {
		reg_addr = REG_AK09916_STATUS1;
 800522e:	2310      	movs	r3, #16
 8005230:	75fb      	strb	r3, [r7, #23]
		bytes = DATA_AKM_99_BYTES_DMP - 1;
 8005232:	2309      	movs	r3, #9
 8005234:	75bb      	strb	r3, [r7, #22]
			bytes = DATA_AKM_89_BYTES_DMP - 1;
		}
	}
#endif
	/* slave 0 is enabled, read 10 or 8 bytes from here depending on compass type, swap bytes to feed DMP */
	result = inv_icm20948_read_secondary(s, COMPASS_I2C_SLV_READ, s->secondary_state.compass_chip_addr, reg_addr, INV_MPU_BIT_GRP | INV_MPU_BIT_BYTE_SW | bytes);
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800523c:	b2da      	uxtb	r2, r3
 800523e:	7dbb      	ldrb	r3, [r7, #22]
 8005240:	f043 0350 	orr.w	r3, r3, #80	@ 0x50
 8005244:	b2db      	uxtb	r3, r3
 8005246:	7df9      	ldrb	r1, [r7, #23]
 8005248:	9300      	str	r3, [sp, #0]
 800524a:	460b      	mov	r3, r1
 800524c:	2100      	movs	r1, #0
 800524e:	6878      	ldr	r0, [r7, #4]
 8005250:	f000 fa79 	bl	8005746 <inv_icm20948_read_secondary>
 8005254:	6138      	str	r0, [r7, #16]
	if (result)
 8005256:	693b      	ldr	r3, [r7, #16]
 8005258:	2b00      	cmp	r3, #0
 800525a:	d001      	beq.n	8005260 <inv_icm20948_resume_akm+0x5c>
		return result;
 800525c:	693b      	ldr	r3, [r7, #16]
 800525e:	e021      	b.n	80052a4 <inv_icm20948_resume_akm+0xa0>
#if (MEMS_CHIP == HW_ICM20948)
	lDataToWrite = DATA_AKM_MODE_SM;
 8005260:	2301      	movs	r3, #1
 8005262:	73fb      	strb	r3, [r7, #15]
		lDataToWrite = DATA_AKM_MODE_SM;
	} else {
		return -1;
	}
#endif
	result = inv_icm20948_write_secondary(s, COMPASS_I2C_SLV_WRITE, s->secondary_state.compass_chip_addr, s->secondary_state.mode_reg_addr, lDataToWrite);
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800526a:	b2da      	uxtb	r2, r3
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	f893 1082 	ldrb.w	r1, [r3, #130]	@ 0x82
 8005272:	7bfb      	ldrb	r3, [r7, #15]
 8005274:	9300      	str	r3, [sp, #0]
 8005276:	460b      	mov	r3, r1
 8005278:	2101      	movs	r1, #1
 800527a:	6878      	ldr	r0, [r7, #4]
 800527c:	f000 faf4 	bl	8005868 <inv_icm20948_write_secondary>
 8005280:	6138      	str	r0, [r7, #16]
	if (result)
 8005282:	693b      	ldr	r3, [r7, #16]
 8005284:	2b00      	cmp	r3, #0
 8005286:	d001      	beq.n	800528c <inv_icm20948_resume_akm+0x88>
		return result;
 8005288:	693b      	ldr	r3, [r7, #16]
 800528a:	e00b      	b.n	80052a4 <inv_icm20948_resume_akm+0xa0>
	
	result |= inv_icm20948_secondary_enable_i2c(s);
 800528c:	6878      	ldr	r0, [r7, #4]
 800528e:	f000 fb93 	bl	80059b8 <inv_icm20948_secondary_enable_i2c>
 8005292:	4602      	mov	r2, r0
 8005294:	693b      	ldr	r3, [r7, #16]
 8005296:	4313      	orrs	r3, r2
 8005298:	613b      	str	r3, [r7, #16]

    s->secondary_state.secondary_resume_compass_state = 1;
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	2201      	movs	r2, #1
 800529e:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
    
	return result;
 80052a2:	693b      	ldr	r3, [r7, #16]
}
 80052a4:	4618      	mov	r0, r3
 80052a6:	3718      	adds	r7, #24
 80052a8:	46bd      	mov	sp, r7
 80052aa:	bd80      	pop	{r7, pc}

080052ac <inv_icm20948_compass_isconnected>:
{
	return s->secondary_state.secondary_resume_compass_state;
}

int inv_icm20948_compass_isconnected(struct inv_icm20948 * s)
{
 80052ac:	b480      	push	{r7}
 80052ae:	b083      	sub	sp, #12
 80052b0:	af00      	add	r7, sp, #0
 80052b2:	6078      	str	r0, [r7, #4]
	if(s->secondary_state.compass_state == INV_ICM20948_COMPASS_SETUP) {
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	f893 308c 	ldrb.w	r3, [r3, #140]	@ 0x8c
 80052ba:	2b02      	cmp	r3, #2
 80052bc:	d101      	bne.n	80052c2 <inv_icm20948_compass_isconnected+0x16>
		return 1;
 80052be:	2301      	movs	r3, #1
 80052c0:	e000      	b.n	80052c4 <inv_icm20948_compass_isconnected+0x18>
	} else {
		return 0;
 80052c2:	2300      	movs	r3, #0
	}
}
 80052c4:	4618      	mov	r0, r3
 80052c6:	370c      	adds	r7, #12
 80052c8:	46bd      	mov	sp, r7
 80052ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ce:	4770      	bx	lr

080052d0 <inv_icm20948_compass_dmp_cal>:
*  @param[in]  Compass mounting matrix
*  @return     0 if successful.
*/

int inv_icm20948_compass_dmp_cal(struct inv_icm20948 * s, const signed char *m, const signed char *compass_m)
{
 80052d0:	b580      	push	{r7, lr}
 80052d2:	b0a2      	sub	sp, #136	@ 0x88
 80052d4:	af00      	add	r7, sp, #0
 80052d6:	60f8      	str	r0, [r7, #12]
 80052d8:	60b9      	str	r1, [r7, #8]
 80052da:	607a      	str	r2, [r7, #4]
	int sens[THREE_AXES];
	int scale;
	int shift;
    int current_compass_matrix[NINE_ELEM];
    
	for (i = 0; i < THREE_AXES; i++)
 80052dc:	2300      	movs	r3, #0
 80052de:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80052e2:	e02a      	b.n	800533a <inv_icm20948_compass_dmp_cal+0x6a>
		for (j = 0; j < THREE_AXES; j++)
 80052e4:	2300      	movs	r3, #0
 80052e6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80052ea:	e01d      	b.n	8005328 <inv_icm20948_compass_dmp_cal+0x58>
			trans[THREE_AXES * j + i] = m[THREE_AXES * i + j];
 80052ec:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 80052f0:	4613      	mov	r3, r2
 80052f2:	005b      	lsls	r3, r3, #1
 80052f4:	441a      	add	r2, r3
 80052f6:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80052fa:	4413      	add	r3, r2
 80052fc:	461a      	mov	r2, r3
 80052fe:	68bb      	ldr	r3, [r7, #8]
 8005300:	1899      	adds	r1, r3, r2
 8005302:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8005306:	4613      	mov	r3, r2
 8005308:	005b      	lsls	r3, r3, #1
 800530a:	441a      	add	r2, r3
 800530c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005310:	4413      	add	r3, r2
 8005312:	f991 2000 	ldrsb.w	r2, [r1]
 8005316:	3388      	adds	r3, #136	@ 0x88
 8005318:	443b      	add	r3, r7
 800531a:	f803 2c20 	strb.w	r2, [r3, #-32]
		for (j = 0; j < THREE_AXES; j++)
 800531e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8005322:	3301      	adds	r3, #1
 8005324:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005328:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800532c:	2b02      	cmp	r3, #2
 800532e:	dddd      	ble.n	80052ec <inv_icm20948_compass_dmp_cal+0x1c>
	for (i = 0; i < THREE_AXES; i++)
 8005330:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005334:	3301      	adds	r3, #1
 8005336:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800533a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800533e:	2b02      	cmp	r3, #2
 8005340:	ddd0      	ble.n	80052e4 <inv_icm20948_compass_dmp_cal+0x14>
	
    switch (s->secondary_state.compass_slave_id) 
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005348:	2b25      	cmp	r3, #37	@ 0x25
 800534a:	d104      	bne.n	8005356 <inv_icm20948_compass_dmp_cal+0x86>
            scale = DATA_AK09912_SCALE;
            shift = AK89XX_SHIFT;
            break;
#else
        case HW_AK09916:
            scale = DATA_AK09916_SCALE;
 800534c:	4b9c      	ldr	r3, [pc, #624]	@ (80055c0 <inv_icm20948_compass_dmp_cal+0x2f0>)
 800534e:	67bb      	str	r3, [r7, #120]	@ 0x78
            shift = AK89XX_SHIFT;
 8005350:	2316      	movs	r3, #22
 8005352:	677b      	str	r3, [r7, #116]	@ 0x74
            break;
 8005354:	e004      	b.n	8005360 <inv_icm20948_compass_dmp_cal+0x90>
#endif
		default:
				scale = DATA_AKM8963_SCALE1;
 8005356:	4b9a      	ldr	r3, [pc, #616]	@ (80055c0 <inv_icm20948_compass_dmp_cal+0x2f0>)
 8005358:	67bb      	str	r3, [r7, #120]	@ 0x78
				shift = AK89XX_SHIFT;
 800535a:	2316      	movs	r3, #22
 800535c:	677b      	str	r3, [r7, #116]	@ 0x74
				break;
 800535e:	bf00      	nop
    }
    
	for (i = 0; i < THREE_AXES; i++) {
 8005360:	2300      	movs	r3, #0
 8005362:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005366:	e029      	b.n	80053bc <inv_icm20948_compass_dmp_cal+0xec>
		sens[i] = s->secondary_state.compass_sens[i] + 128;
 8005368:	68fa      	ldr	r2, [r7, #12]
 800536a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800536e:	4413      	add	r3, r2
 8005370:	334d      	adds	r3, #77	@ 0x4d
 8005372:	781b      	ldrb	r3, [r3, #0]
 8005374:	f103 0280 	add.w	r2, r3, #128	@ 0x80
 8005378:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800537c:	009b      	lsls	r3, r3, #2
 800537e:	3388      	adds	r3, #136	@ 0x88
 8005380:	443b      	add	r3, r7
 8005382:	f843 2c50 	str.w	r2, [r3, #-80]
		sens[i] = inv_icm20948_convert_mult_q30_fxp(sens[i] << shift, scale);
 8005386:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800538a:	009b      	lsls	r3, r3, #2
 800538c:	3388      	adds	r3, #136	@ 0x88
 800538e:	443b      	add	r3, r7
 8005390:	f853 2c50 	ldr.w	r2, [r3, #-80]
 8005394:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005396:	fa02 f303 	lsl.w	r3, r2, r3
 800539a:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 800539c:	4618      	mov	r0, r3
 800539e:	f003 fd77 	bl	8008e90 <inv_icm20948_convert_mult_q30_fxp>
 80053a2:	4602      	mov	r2, r0
 80053a4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80053a8:	009b      	lsls	r3, r3, #2
 80053aa:	3388      	adds	r3, #136	@ 0x88
 80053ac:	443b      	add	r3, r7
 80053ae:	f843 2c50 	str.w	r2, [r3, #-80]
	for (i = 0; i < THREE_AXES; i++) {
 80053b2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80053b6:	3301      	adds	r3, #1
 80053b8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80053bc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80053c0:	2b02      	cmp	r3, #2
 80053c2:	ddd1      	ble.n	8005368 <inv_icm20948_compass_dmp_cal+0x98>
	}
	for (i = 0; i < NINE_ELEM; i++) {
 80053c4:	2300      	movs	r3, #0
 80053c6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80053ca:	e02c      	b.n	8005426 <inv_icm20948_compass_dmp_cal+0x156>
		current_compass_matrix[i] = compass_m[i] * sens[i % THREE_AXES];
 80053cc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80053d0:	687a      	ldr	r2, [r7, #4]
 80053d2:	4413      	add	r3, r2
 80053d4:	f993 3000 	ldrsb.w	r3, [r3]
 80053d8:	4618      	mov	r0, r3
 80053da:	f8d7 1084 	ldr.w	r1, [r7, #132]	@ 0x84
 80053de:	4b79      	ldr	r3, [pc, #484]	@ (80055c4 <inv_icm20948_compass_dmp_cal+0x2f4>)
 80053e0:	fb83 3201 	smull	r3, r2, r3, r1
 80053e4:	17cb      	asrs	r3, r1, #31
 80053e6:	1ad2      	subs	r2, r2, r3
 80053e8:	4613      	mov	r3, r2
 80053ea:	005b      	lsls	r3, r3, #1
 80053ec:	4413      	add	r3, r2
 80053ee:	1aca      	subs	r2, r1, r3
 80053f0:	0093      	lsls	r3, r2, #2
 80053f2:	3388      	adds	r3, #136	@ 0x88
 80053f4:	443b      	add	r3, r7
 80053f6:	f853 3c50 	ldr.w	r3, [r3, #-80]
 80053fa:	fb03 f200 	mul.w	r2, r3, r0
 80053fe:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005402:	009b      	lsls	r3, r3, #2
 8005404:	3388      	adds	r3, #136	@ 0x88
 8005406:	443b      	add	r3, r7
 8005408:	f843 2c74 	str.w	r2, [r3, #-116]
		tmp_m[i] = 0;
 800540c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005410:	009b      	lsls	r3, r3, #2
 8005412:	3388      	adds	r3, #136	@ 0x88
 8005414:	443b      	add	r3, r7
 8005416:	2200      	movs	r2, #0
 8005418:	f843 2c44 	str.w	r2, [r3, #-68]
	for (i = 0; i < NINE_ELEM; i++) {
 800541c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005420:	3301      	adds	r3, #1
 8005422:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005426:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800542a:	2b08      	cmp	r3, #8
 800542c:	ddce      	ble.n	80053cc <inv_icm20948_compass_dmp_cal+0xfc>
	}
    
    for (i = 0; i < THREE_AXES; i++) {
 800542e:	2300      	movs	r3, #0
 8005430:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005434:	e05d      	b.n	80054f2 <inv_icm20948_compass_dmp_cal+0x222>
		for (j = 0; j < THREE_AXES; j++) {
 8005436:	2300      	movs	r3, #0
 8005438:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800543c:	e050      	b.n	80054e0 <inv_icm20948_compass_dmp_cal+0x210>
			s->secondary_state.final_matrix[i * THREE_AXES + j] = 0;
 800543e:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8005442:	4613      	mov	r3, r2
 8005444:	005b      	lsls	r3, r3, #1
 8005446:	441a      	add	r2, r3
 8005448:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800544c:	4413      	add	r3, r2
 800544e:	68fa      	ldr	r2, [r7, #12]
 8005450:	3312      	adds	r3, #18
 8005452:	009b      	lsls	r3, r3, #2
 8005454:	4413      	add	r3, r2
 8005456:	2200      	movs	r2, #0
 8005458:	609a      	str	r2, [r3, #8]
			for (k = 0; k < THREE_AXES; k++)
 800545a:	2300      	movs	r3, #0
 800545c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800545e:	e037      	b.n	80054d0 <inv_icm20948_compass_dmp_cal+0x200>
				s->secondary_state.final_matrix[i * THREE_AXES + j] +=
					inv_icm20948_convert_mult_q30_fxp(s->soft_iron_matrix[i * THREE_AXES + k],
 8005460:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8005464:	4613      	mov	r3, r2
 8005466:	005b      	lsls	r3, r3, #1
 8005468:	441a      	add	r2, r3
 800546a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800546c:	441a      	add	r2, r3
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	32a2      	adds	r2, #162	@ 0xa2
 8005472:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
                                 current_compass_matrix[j + k * THREE_AXES]);
 8005476:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8005478:	4613      	mov	r3, r2
 800547a:	005b      	lsls	r3, r3, #1
 800547c:	441a      	add	r2, r3
 800547e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8005482:	4413      	add	r3, r2
 8005484:	009b      	lsls	r3, r3, #2
 8005486:	3388      	adds	r3, #136	@ 0x88
 8005488:	443b      	add	r3, r7
 800548a:	f853 3c74 	ldr.w	r3, [r3, #-116]
					inv_icm20948_convert_mult_q30_fxp(s->soft_iron_matrix[i * THREE_AXES + k],
 800548e:	4619      	mov	r1, r3
 8005490:	f003 fcfe 	bl	8008e90 <inv_icm20948_convert_mult_q30_fxp>
				s->secondary_state.final_matrix[i * THREE_AXES + j] +=
 8005494:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8005498:	4613      	mov	r3, r2
 800549a:	005b      	lsls	r3, r3, #1
 800549c:	441a      	add	r2, r3
 800549e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80054a2:	4413      	add	r3, r2
 80054a4:	68fa      	ldr	r2, [r7, #12]
 80054a6:	3312      	adds	r3, #18
 80054a8:	009b      	lsls	r3, r3, #2
 80054aa:	4413      	add	r3, r2
 80054ac:	6899      	ldr	r1, [r3, #8]
 80054ae:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 80054b2:	4613      	mov	r3, r2
 80054b4:	005b      	lsls	r3, r3, #1
 80054b6:	441a      	add	r2, r3
 80054b8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80054bc:	4413      	add	r3, r2
 80054be:	1842      	adds	r2, r0, r1
 80054c0:	68f9      	ldr	r1, [r7, #12]
 80054c2:	3312      	adds	r3, #18
 80054c4:	009b      	lsls	r3, r3, #2
 80054c6:	440b      	add	r3, r1
 80054c8:	609a      	str	r2, [r3, #8]
			for (k = 0; k < THREE_AXES; k++)
 80054ca:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80054cc:	3301      	adds	r3, #1
 80054ce:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80054d0:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80054d2:	2b02      	cmp	r3, #2
 80054d4:	ddc4      	ble.n	8005460 <inv_icm20948_compass_dmp_cal+0x190>
		for (j = 0; j < THREE_AXES; j++) {
 80054d6:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80054da:	3301      	adds	r3, #1
 80054dc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80054e0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80054e4:	2b02      	cmp	r3, #2
 80054e6:	ddaa      	ble.n	800543e <inv_icm20948_compass_dmp_cal+0x16e>
    for (i = 0; i < THREE_AXES; i++) {
 80054e8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80054ec:	3301      	adds	r3, #1
 80054ee:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80054f2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80054f6:	2b02      	cmp	r3, #2
 80054f8:	dd9d      	ble.n	8005436 <inv_icm20948_compass_dmp_cal+0x166>
		}
	}
    
    for (i = 0; i < THREE_AXES; i++)
 80054fa:	2300      	movs	r3, #0
 80054fc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005500:	e04f      	b.n	80055a2 <inv_icm20948_compass_dmp_cal+0x2d2>
		for (j = 0; j < THREE_AXES; j++)
 8005502:	2300      	movs	r3, #0
 8005504:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005508:	e042      	b.n	8005590 <inv_icm20948_compass_dmp_cal+0x2c0>
			for (k = 0; k < THREE_AXES; k++)
 800550a:	2300      	movs	r3, #0
 800550c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800550e:	e037      	b.n	8005580 <inv_icm20948_compass_dmp_cal+0x2b0>
				tmp_m[THREE_AXES * i + j] +=
 8005510:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8005514:	4613      	mov	r3, r2
 8005516:	005b      	lsls	r3, r3, #1
 8005518:	441a      	add	r2, r3
 800551a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800551e:	4413      	add	r3, r2
 8005520:	009b      	lsls	r3, r3, #2
 8005522:	3388      	adds	r3, #136	@ 0x88
 8005524:	443b      	add	r3, r7
 8005526:	f853 0c44 	ldr.w	r0, [r3, #-68]
					trans[THREE_AXES * i + k] *
 800552a:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800552e:	4613      	mov	r3, r2
 8005530:	005b      	lsls	r3, r3, #1
 8005532:	441a      	add	r2, r3
 8005534:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8005536:	4413      	add	r3, r2
 8005538:	3388      	adds	r3, #136	@ 0x88
 800553a:	443b      	add	r3, r7
 800553c:	f913 3c20 	ldrsb.w	r3, [r3, #-32]
 8005540:	4619      	mov	r1, r3
						s->secondary_state.final_matrix[THREE_AXES * k + j];
 8005542:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8005544:	4613      	mov	r3, r2
 8005546:	005b      	lsls	r3, r3, #1
 8005548:	441a      	add	r2, r3
 800554a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800554e:	4413      	add	r3, r2
 8005550:	68fa      	ldr	r2, [r7, #12]
 8005552:	3312      	adds	r3, #18
 8005554:	009b      	lsls	r3, r3, #2
 8005556:	4413      	add	r3, r2
 8005558:	689b      	ldr	r3, [r3, #8]
					trans[THREE_AXES * i + k] *
 800555a:	fb03 f101 	mul.w	r1, r3, r1
				tmp_m[THREE_AXES * i + j] +=
 800555e:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8005562:	4613      	mov	r3, r2
 8005564:	005b      	lsls	r3, r3, #1
 8005566:	441a      	add	r2, r3
 8005568:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800556c:	4413      	add	r3, r2
 800556e:	1842      	adds	r2, r0, r1
 8005570:	009b      	lsls	r3, r3, #2
 8005572:	3388      	adds	r3, #136	@ 0x88
 8005574:	443b      	add	r3, r7
 8005576:	f843 2c44 	str.w	r2, [r3, #-68]
			for (k = 0; k < THREE_AXES; k++)
 800557a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800557c:	3301      	adds	r3, #1
 800557e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8005580:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8005582:	2b02      	cmp	r3, #2
 8005584:	ddc4      	ble.n	8005510 <inv_icm20948_compass_dmp_cal+0x240>
		for (j = 0; j < THREE_AXES; j++)
 8005586:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800558a:	3301      	adds	r3, #1
 800558c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005590:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8005594:	2b02      	cmp	r3, #2
 8005596:	ddb8      	ble.n	800550a <inv_icm20948_compass_dmp_cal+0x23a>
    for (i = 0; i < THREE_AXES; i++)
 8005598:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800559c:	3301      	adds	r3, #1
 800559e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80055a2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80055a6:	2b02      	cmp	r3, #2
 80055a8:	ddab      	ble.n	8005502 <inv_icm20948_compass_dmp_cal+0x232>
    
    return dmp_icm20948_set_compass_matrix(s, tmp_m);
 80055aa:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 80055ae:	4619      	mov	r1, r3
 80055b0:	68f8      	ldr	r0, [r7, #12]
 80055b2:	f004 fffb 	bl	800a5ac <dmp_icm20948_set_compass_matrix>
 80055b6:	4603      	mov	r3, r0
}
 80055b8:	4618      	mov	r0, r3
 80055ba:	3788      	adds	r7, #136	@ 0x88
 80055bc:	46bd      	mov	sp, r7
 80055be:	bd80      	pop	{r7, pc}
 80055c0:	09999999 	.word	0x09999999
 80055c4:	55555556 	.word	0x55555556

080055c8 <inv_icm20948_apply_raw_compass_matrix>:
*  @param[in]  Compensated compass data
*  @return     0 if successful.
*/

int inv_icm20948_apply_raw_compass_matrix(struct inv_icm20948 * s, short *raw_data, long *compensated_out)
{
 80055c8:	e92d 0fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp}
 80055cc:	b08b      	sub	sp, #44	@ 0x2c
 80055ce:	af00      	add	r7, sp, #0
 80055d0:	6178      	str	r0, [r7, #20]
 80055d2:	6139      	str	r1, [r7, #16]
 80055d4:	60fa      	str	r2, [r7, #12]
	int i, j;
	long long tmp;
    
	for (i = 0; i < THREE_AXES; i++) {
 80055d6:	2300      	movs	r3, #0
 80055d8:	627b      	str	r3, [r7, #36]	@ 0x24
 80055da:	e04c      	b.n	8005676 <inv_icm20948_apply_raw_compass_matrix+0xae>
		tmp = 0;
 80055dc:	f04f 0200 	mov.w	r2, #0
 80055e0:	f04f 0300 	mov.w	r3, #0
 80055e4:	e9c7 2306 	strd	r2, r3, [r7, #24]
		for (j = 0; j < THREE_AXES; j++)
 80055e8:	2300      	movs	r3, #0
 80055ea:	623b      	str	r3, [r7, #32]
 80055ec:	e02d      	b.n	800564a <inv_icm20948_apply_raw_compass_matrix+0x82>
			tmp  +=
			(long long)s->secondary_state.final_matrix[i * THREE_AXES + j] * (((int)raw_data[j]) << 16);
 80055ee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80055f0:	4613      	mov	r3, r2
 80055f2:	005b      	lsls	r3, r3, #1
 80055f4:	441a      	add	r2, r3
 80055f6:	6a3b      	ldr	r3, [r7, #32]
 80055f8:	4413      	add	r3, r2
 80055fa:	697a      	ldr	r2, [r7, #20]
 80055fc:	3312      	adds	r3, #18
 80055fe:	009b      	lsls	r3, r3, #2
 8005600:	4413      	add	r3, r2
 8005602:	689b      	ldr	r3, [r3, #8]
 8005604:	17da      	asrs	r2, r3, #31
 8005606:	4698      	mov	r8, r3
 8005608:	4691      	mov	r9, r2
 800560a:	6a3b      	ldr	r3, [r7, #32]
 800560c:	005b      	lsls	r3, r3, #1
 800560e:	693a      	ldr	r2, [r7, #16]
 8005610:	4413      	add	r3, r2
 8005612:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005616:	041b      	lsls	r3, r3, #16
 8005618:	17da      	asrs	r2, r3, #31
 800561a:	469a      	mov	sl, r3
 800561c:	4693      	mov	fp, r2
 800561e:	fb0a f209 	mul.w	r2, sl, r9
 8005622:	fb08 f30b 	mul.w	r3, r8, fp
 8005626:	4413      	add	r3, r2
 8005628:	fba8 450a 	umull	r4, r5, r8, sl
 800562c:	442b      	add	r3, r5
 800562e:	461d      	mov	r5, r3
			tmp  +=
 8005630:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005634:	1911      	adds	r1, r2, r4
 8005636:	6039      	str	r1, [r7, #0]
 8005638:	416b      	adcs	r3, r5
 800563a:	607b      	str	r3, [r7, #4]
 800563c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005640:	e9c7 2306 	strd	r2, r3, [r7, #24]
		for (j = 0; j < THREE_AXES; j++)
 8005644:	6a3b      	ldr	r3, [r7, #32]
 8005646:	3301      	adds	r3, #1
 8005648:	623b      	str	r3, [r7, #32]
 800564a:	6a3b      	ldr	r3, [r7, #32]
 800564c:	2b02      	cmp	r3, #2
 800564e:	ddce      	ble.n	80055ee <inv_icm20948_apply_raw_compass_matrix+0x26>
		compensated_out[i] = (long)(tmp >> 30);
 8005650:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8005654:	f04f 0200 	mov.w	r2, #0
 8005658:	f04f 0300 	mov.w	r3, #0
 800565c:	0f82      	lsrs	r2, r0, #30
 800565e:	ea42 0281 	orr.w	r2, r2, r1, lsl #2
 8005662:	178b      	asrs	r3, r1, #30
 8005664:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005666:	0089      	lsls	r1, r1, #2
 8005668:	68f8      	ldr	r0, [r7, #12]
 800566a:	4401      	add	r1, r0
 800566c:	4613      	mov	r3, r2
 800566e:	600b      	str	r3, [r1, #0]
	for (i = 0; i < THREE_AXES; i++) {
 8005670:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005672:	3301      	adds	r3, #1
 8005674:	627b      	str	r3, [r7, #36]	@ 0x24
 8005676:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005678:	2b02      	cmp	r3, #2
 800567a:	ddaf      	ble.n	80055dc <inv_icm20948_apply_raw_compass_matrix+0x14>
	}
    
	return 0;
 800567c:	2300      	movs	r3, #0
}
 800567e:	4618      	mov	r0, r3
 8005680:	372c      	adds	r7, #44	@ 0x2c
 8005682:	46bd      	mov	sp, r7
 8005684:	e8bd 0fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp}
 8005688:	4770      	bx	lr

0800568a <inv_icm20948_init_secondary>:
#include "Icm20948DataBaseDriver.h"

#include "Icm20948AuxTransport.h"

void inv_icm20948_init_secondary(struct inv_icm20948 * s)
{
 800568a:	b580      	push	{r7, lr}
 800568c:	b082      	sub	sp, #8
 800568e:	af00      	add	r7, sp, #0
 8005690:	6078      	str	r0, [r7, #4]
	s->secondary_state.slv_reg[0].addr = REG_I2C_SLV0_ADDR;
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	f240 1283 	movw	r2, #387	@ 0x183
 8005698:	859a      	strh	r2, [r3, #44]	@ 0x2c
	s->secondary_state.slv_reg[0].reg  = REG_I2C_SLV0_REG;
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	f44f 72c2 	mov.w	r2, #388	@ 0x184
 80056a0:	85da      	strh	r2, [r3, #46]	@ 0x2e
	s->secondary_state.slv_reg[0].ctrl = REG_I2C_SLV0_CTRL;
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	f240 1285 	movw	r2, #389	@ 0x185
 80056a8:	861a      	strh	r2, [r3, #48]	@ 0x30
	s->secondary_state.slv_reg[0].d0   = REG_I2C_SLV0_DO;
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	f44f 72c3 	mov.w	r2, #390	@ 0x186
 80056b0:	865a      	strh	r2, [r3, #50]	@ 0x32
    
    s->secondary_state.slv_reg[1].addr = REG_I2C_SLV1_ADDR;
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	f240 1287 	movw	r2, #391	@ 0x187
 80056b8:	869a      	strh	r2, [r3, #52]	@ 0x34
	s->secondary_state.slv_reg[1].reg  = REG_I2C_SLV1_REG;
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	f44f 72c4 	mov.w	r2, #392	@ 0x188
 80056c0:	86da      	strh	r2, [r3, #54]	@ 0x36
	s->secondary_state.slv_reg[1].ctrl = REG_I2C_SLV1_CTRL;
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	f240 1289 	movw	r2, #393	@ 0x189
 80056c8:	871a      	strh	r2, [r3, #56]	@ 0x38
	s->secondary_state.slv_reg[1].d0   = REG_I2C_SLV1_DO;
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	f44f 72c5 	mov.w	r2, #394	@ 0x18a
 80056d0:	875a      	strh	r2, [r3, #58]	@ 0x3a
    
    s->secondary_state.slv_reg[2].addr = REG_I2C_SLV2_ADDR;
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	f240 128b 	movw	r2, #395	@ 0x18b
 80056d8:	879a      	strh	r2, [r3, #60]	@ 0x3c
	s->secondary_state.slv_reg[2].reg  = REG_I2C_SLV2_REG;
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	f44f 72c6 	mov.w	r2, #396	@ 0x18c
 80056e0:	87da      	strh	r2, [r3, #62]	@ 0x3e
	s->secondary_state.slv_reg[2].ctrl = REG_I2C_SLV2_CTRL;
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	f240 128d 	movw	r2, #397	@ 0x18d
 80056e8:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
	s->secondary_state.slv_reg[2].d0   = REG_I2C_SLV2_DO;
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	f44f 72c7 	mov.w	r2, #398	@ 0x18e
 80056f2:	f8a3 2042 	strh.w	r2, [r3, #66]	@ 0x42
    
	s->secondary_state.slv_reg[3].addr = REG_I2C_SLV3_ADDR;
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	f240 128f 	movw	r2, #399	@ 0x18f
 80056fc:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
	s->secondary_state.slv_reg[3].reg  = REG_I2C_SLV3_REG;
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 8005706:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
	s->secondary_state.slv_reg[3].ctrl = REG_I2C_SLV3_CTRL;
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	f240 1291 	movw	r2, #401	@ 0x191
 8005710:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
	s->secondary_state.slv_reg[3].d0   = REG_I2C_SLV3_DO;
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	f44f 72c9 	mov.w	r2, #402	@ 0x192
 800571a:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
	
	/* Make sure that by default all channels are disabled 
	To not inherit from a previous configuration from a previous run*/
	inv_icm20948_secondary_stop_channel(s, 0);
 800571e:	2100      	movs	r1, #0
 8005720:	6878      	ldr	r0, [r7, #4]
 8005722:	f000 f934 	bl	800598e <inv_icm20948_secondary_stop_channel>
	inv_icm20948_secondary_stop_channel(s, 1);
 8005726:	2101      	movs	r1, #1
 8005728:	6878      	ldr	r0, [r7, #4]
 800572a:	f000 f930 	bl	800598e <inv_icm20948_secondary_stop_channel>
	inv_icm20948_secondary_stop_channel(s, 2);
 800572e:	2102      	movs	r1, #2
 8005730:	6878      	ldr	r0, [r7, #4]
 8005732:	f000 f92c 	bl	800598e <inv_icm20948_secondary_stop_channel>
	inv_icm20948_secondary_stop_channel(s, 3);
 8005736:	2103      	movs	r1, #3
 8005738:	6878      	ldr	r0, [r7, #4]
 800573a:	f000 f928 	bl	800598e <inv_icm20948_secondary_stop_channel>
}
 800573e:	bf00      	nop
 8005740:	3708      	adds	r7, #8
 8005742:	46bd      	mov	sp, r7
 8005744:	bd80      	pop	{r7, pc}

08005746 <inv_icm20948_read_secondary>:
* reg is the device register we wish to access
* len is the number of bytes to be read
* 
*/
int inv_icm20948_read_secondary(struct inv_icm20948 * s, int index, unsigned char addr, unsigned char reg, char len)
{
 8005746:	b580      	push	{r7, lr}
 8005748:	b086      	sub	sp, #24
 800574a:	af00      	add	r7, sp, #0
 800574c:	60f8      	str	r0, [r7, #12]
 800574e:	60b9      	str	r1, [r7, #8]
 8005750:	4611      	mov	r1, r2
 8005752:	461a      	mov	r2, r3
 8005754:	460b      	mov	r3, r1
 8005756:	71fb      	strb	r3, [r7, #7]
 8005758:	4613      	mov	r3, r2
 800575a:	71bb      	strb	r3, [r7, #6]
	int result = 0;
 800575c:	2300      	movs	r3, #0
 800575e:	617b      	str	r3, [r7, #20]
    unsigned char data;

    data = INV_MPU_BIT_I2C_READ | addr;
 8005760:	79fb      	ldrb	r3, [r7, #7]
 8005762:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8005766:	b2db      	uxtb	r3, r3
 8005768:	74fb      	strb	r3, [r7, #19]
	result |= inv_icm20948_write_mems_reg(s, s->secondary_state.slv_reg[index].addr, 1, &data);
 800576a:	68fa      	ldr	r2, [r7, #12]
 800576c:	68bb      	ldr	r3, [r7, #8]
 800576e:	3305      	adds	r3, #5
 8005770:	00db      	lsls	r3, r3, #3
 8005772:	4413      	add	r3, r2
 8005774:	8899      	ldrh	r1, [r3, #4]
 8005776:	f107 0313 	add.w	r3, r7, #19
 800577a:	2201      	movs	r2, #1
 800577c:	68f8      	ldr	r0, [r7, #12]
 800577e:	f009 faf2 	bl	800ed66 <inv_icm20948_write_mems_reg>
 8005782:	4602      	mov	r2, r0
 8005784:	697b      	ldr	r3, [r7, #20]
 8005786:	4313      	orrs	r3, r2
 8005788:	617b      	str	r3, [r7, #20]

    data = reg;
 800578a:	79bb      	ldrb	r3, [r7, #6]
 800578c:	74fb      	strb	r3, [r7, #19]
	result |= inv_icm20948_write_mems_reg(s, s->secondary_state.slv_reg[index].reg, 1, &data);
 800578e:	68fa      	ldr	r2, [r7, #12]
 8005790:	68bb      	ldr	r3, [r7, #8]
 8005792:	3305      	adds	r3, #5
 8005794:	00db      	lsls	r3, r3, #3
 8005796:	4413      	add	r3, r2
 8005798:	88d9      	ldrh	r1, [r3, #6]
 800579a:	f107 0313 	add.w	r3, r7, #19
 800579e:	2201      	movs	r2, #1
 80057a0:	68f8      	ldr	r0, [r7, #12]
 80057a2:	f009 fae0 	bl	800ed66 <inv_icm20948_write_mems_reg>
 80057a6:	4602      	mov	r2, r0
 80057a8:	697b      	ldr	r3, [r7, #20]
 80057aa:	4313      	orrs	r3, r2
 80057ac:	617b      	str	r3, [r7, #20]
    
    data = INV_MPU_BIT_SLV_EN | len;
 80057ae:	f897 3020 	ldrb.w	r3, [r7, #32]
 80057b2:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80057b6:	b2db      	uxtb	r3, r3
 80057b8:	74fb      	strb	r3, [r7, #19]
	result |= inv_icm20948_write_mems_reg(s, s->secondary_state.slv_reg[index].ctrl, 1, &data);
 80057ba:	68fa      	ldr	r2, [r7, #12]
 80057bc:	68bb      	ldr	r3, [r7, #8]
 80057be:	3305      	adds	r3, #5
 80057c0:	00db      	lsls	r3, r3, #3
 80057c2:	4413      	add	r3, r2
 80057c4:	8919      	ldrh	r1, [r3, #8]
 80057c6:	f107 0313 	add.w	r3, r7, #19
 80057ca:	2201      	movs	r2, #1
 80057cc:	68f8      	ldr	r0, [r7, #12]
 80057ce:	f009 faca 	bl	800ed66 <inv_icm20948_write_mems_reg>
 80057d2:	4602      	mov	r2, r0
 80057d4:	697b      	ldr	r3, [r7, #20]
 80057d6:	4313      	orrs	r3, r2
 80057d8:	617b      	str	r3, [r7, #20]
    
	return result;
 80057da:	697b      	ldr	r3, [r7, #20]
}
 80057dc:	4618      	mov	r0, r3
 80057de:	3718      	adds	r7, #24
 80057e0:	46bd      	mov	sp, r7
 80057e2:	bd80      	pop	{r7, pc}

080057e4 <inv_icm20948_execute_read_secondary>:

int inv_icm20948_execute_read_secondary(struct inv_icm20948 * s, int index, unsigned char addr, int reg, int len, uint8_t *d)
{
 80057e4:	b580      	push	{r7, lr}
 80057e6:	b088      	sub	sp, #32
 80057e8:	af02      	add	r7, sp, #8
 80057ea:	60f8      	str	r0, [r7, #12]
 80057ec:	60b9      	str	r1, [r7, #8]
 80057ee:	603b      	str	r3, [r7, #0]
 80057f0:	4613      	mov	r3, r2
 80057f2:	71fb      	strb	r3, [r7, #7]
	int result = 0;
 80057f4:	2300      	movs	r3, #0
 80057f6:	617b      	str	r3, [r7, #20]

	result |= inv_icm20948_read_secondary(s, index, addr, reg, len);
 80057f8:	683b      	ldr	r3, [r7, #0]
 80057fa:	b2d9      	uxtb	r1, r3
 80057fc:	6a3b      	ldr	r3, [r7, #32]
 80057fe:	b2db      	uxtb	r3, r3
 8005800:	79fa      	ldrb	r2, [r7, #7]
 8005802:	9300      	str	r3, [sp, #0]
 8005804:	460b      	mov	r3, r1
 8005806:	68b9      	ldr	r1, [r7, #8]
 8005808:	68f8      	ldr	r0, [r7, #12]
 800580a:	f7ff ff9c 	bl	8005746 <inv_icm20948_read_secondary>
 800580e:	4602      	mov	r2, r0
 8005810:	697b      	ldr	r3, [r7, #20]
 8005812:	4313      	orrs	r3, r2
 8005814:	617b      	str	r3, [r7, #20]
	
	result |= inv_icm20948_secondary_enable_i2c(s);
 8005816:	68f8      	ldr	r0, [r7, #12]
 8005818:	f000 f8ce 	bl	80059b8 <inv_icm20948_secondary_enable_i2c>
 800581c:	4602      	mov	r2, r0
 800581e:	697b      	ldr	r3, [r7, #20]
 8005820:	4313      	orrs	r3, r2
 8005822:	617b      	str	r3, [r7, #20]
    
	inv_icm20948_sleep_us(SECONDARY_INIT_WAIT*1000);
 8005824:	f64e 2060 	movw	r0, #60000	@ 0xea60
 8005828:	f7fd fa22 	bl	8002c70 <inv_icm20948_sleep_us>
    
	result |= inv_icm20948_secondary_disable_i2c(s);
 800582c:	68f8      	ldr	r0, [r7, #12]
 800582e:	f000 f8da 	bl	80059e6 <inv_icm20948_secondary_disable_i2c>
 8005832:	4602      	mov	r2, r0
 8005834:	697b      	ldr	r3, [r7, #20]
 8005836:	4313      	orrs	r3, r2
 8005838:	617b      	str	r3, [r7, #20]

    result |= inv_icm20948_read_mems_reg(s, REG_EXT_SLV_SENS_DATA_00, len, d); 
 800583a:	6a3a      	ldr	r2, [r7, #32]
 800583c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800583e:	213b      	movs	r1, #59	@ 0x3b
 8005840:	68f8      	ldr	r0, [r7, #12]
 8005842:	f009 fb65 	bl	800ef10 <inv_icm20948_read_mems_reg>
 8005846:	4602      	mov	r2, r0
 8005848:	697b      	ldr	r3, [r7, #20]
 800584a:	4313      	orrs	r3, r2
 800584c:	617b      	str	r3, [r7, #20]

	result |= inv_icm20948_secondary_stop_channel(s, index);
 800584e:	68b9      	ldr	r1, [r7, #8]
 8005850:	68f8      	ldr	r0, [r7, #12]
 8005852:	f000 f89c 	bl	800598e <inv_icm20948_secondary_stop_channel>
 8005856:	4602      	mov	r2, r0
 8005858:	697b      	ldr	r3, [r7, #20]
 800585a:	4313      	orrs	r3, r2
 800585c:	617b      	str	r3, [r7, #20]

	return result;
 800585e:	697b      	ldr	r3, [r7, #20]
}
 8005860:	4618      	mov	r0, r3
 8005862:	3718      	adds	r7, #24
 8005864:	46bd      	mov	sp, r7
 8005866:	bd80      	pop	{r7, pc}

08005868 <inv_icm20948_write_secondary>:
* reg is the device register we wish to access
* len is the number of bytes to be read
* 
*/
int inv_icm20948_write_secondary(struct inv_icm20948 * s, int index, unsigned char addr, unsigned char reg, char v)
{
 8005868:	b580      	push	{r7, lr}
 800586a:	b086      	sub	sp, #24
 800586c:	af00      	add	r7, sp, #0
 800586e:	60f8      	str	r0, [r7, #12]
 8005870:	60b9      	str	r1, [r7, #8]
 8005872:	4611      	mov	r1, r2
 8005874:	461a      	mov	r2, r3
 8005876:	460b      	mov	r3, r1
 8005878:	71fb      	strb	r3, [r7, #7]
 800587a:	4613      	mov	r3, r2
 800587c:	71bb      	strb	r3, [r7, #6]
	int result = 0;
 800587e:	2300      	movs	r3, #0
 8005880:	617b      	str	r3, [r7, #20]
    unsigned char data;
    
    data = (unsigned char)addr;
 8005882:	79fb      	ldrb	r3, [r7, #7]
 8005884:	74fb      	strb	r3, [r7, #19]
	result |= inv_icm20948_write_mems_reg(s, s->secondary_state.slv_reg[index].addr, 1, &data);
 8005886:	68fa      	ldr	r2, [r7, #12]
 8005888:	68bb      	ldr	r3, [r7, #8]
 800588a:	3305      	adds	r3, #5
 800588c:	00db      	lsls	r3, r3, #3
 800588e:	4413      	add	r3, r2
 8005890:	8899      	ldrh	r1, [r3, #4]
 8005892:	f107 0313 	add.w	r3, r7, #19
 8005896:	2201      	movs	r2, #1
 8005898:	68f8      	ldr	r0, [r7, #12]
 800589a:	f009 fa64 	bl	800ed66 <inv_icm20948_write_mems_reg>
 800589e:	4602      	mov	r2, r0
 80058a0:	697b      	ldr	r3, [r7, #20]
 80058a2:	4313      	orrs	r3, r2
 80058a4:	617b      	str	r3, [r7, #20]

    data = reg;
 80058a6:	79bb      	ldrb	r3, [r7, #6]
 80058a8:	74fb      	strb	r3, [r7, #19]
	result |= inv_icm20948_write_mems_reg(s, s->secondary_state.slv_reg[index].reg, 1, &data);
 80058aa:	68fa      	ldr	r2, [r7, #12]
 80058ac:	68bb      	ldr	r3, [r7, #8]
 80058ae:	3305      	adds	r3, #5
 80058b0:	00db      	lsls	r3, r3, #3
 80058b2:	4413      	add	r3, r2
 80058b4:	88d9      	ldrh	r1, [r3, #6]
 80058b6:	f107 0313 	add.w	r3, r7, #19
 80058ba:	2201      	movs	r2, #1
 80058bc:	68f8      	ldr	r0, [r7, #12]
 80058be:	f009 fa52 	bl	800ed66 <inv_icm20948_write_mems_reg>
 80058c2:	4602      	mov	r2, r0
 80058c4:	697b      	ldr	r3, [r7, #20]
 80058c6:	4313      	orrs	r3, r2
 80058c8:	617b      	str	r3, [r7, #20]

    data = v;
 80058ca:	f897 3020 	ldrb.w	r3, [r7, #32]
 80058ce:	74fb      	strb	r3, [r7, #19]
    result |= inv_icm20948_write_mems_reg(s, s->secondary_state.slv_reg[index].d0, 1, &data);
 80058d0:	68fa      	ldr	r2, [r7, #12]
 80058d2:	68bb      	ldr	r3, [r7, #8]
 80058d4:	3305      	adds	r3, #5
 80058d6:	00db      	lsls	r3, r3, #3
 80058d8:	4413      	add	r3, r2
 80058da:	8959      	ldrh	r1, [r3, #10]
 80058dc:	f107 0313 	add.w	r3, r7, #19
 80058e0:	2201      	movs	r2, #1
 80058e2:	68f8      	ldr	r0, [r7, #12]
 80058e4:	f009 fa3f 	bl	800ed66 <inv_icm20948_write_mems_reg>
 80058e8:	4602      	mov	r2, r0
 80058ea:	697b      	ldr	r3, [r7, #20]
 80058ec:	4313      	orrs	r3, r2
 80058ee:	617b      	str	r3, [r7, #20]
    
    data = INV_MPU_BIT_SLV_EN | 1;
 80058f0:	2381      	movs	r3, #129	@ 0x81
 80058f2:	74fb      	strb	r3, [r7, #19]
	result |= inv_icm20948_write_mems_reg(s, s->secondary_state.slv_reg[index].ctrl, 1, &data);
 80058f4:	68fa      	ldr	r2, [r7, #12]
 80058f6:	68bb      	ldr	r3, [r7, #8]
 80058f8:	3305      	adds	r3, #5
 80058fa:	00db      	lsls	r3, r3, #3
 80058fc:	4413      	add	r3, r2
 80058fe:	8919      	ldrh	r1, [r3, #8]
 8005900:	f107 0313 	add.w	r3, r7, #19
 8005904:	2201      	movs	r2, #1
 8005906:	68f8      	ldr	r0, [r7, #12]
 8005908:	f009 fa2d 	bl	800ed66 <inv_icm20948_write_mems_reg>
 800590c:	4602      	mov	r2, r0
 800590e:	697b      	ldr	r3, [r7, #20]
 8005910:	4313      	orrs	r3, r2
 8005912:	617b      	str	r3, [r7, #20]
    
    return result;
 8005914:	697b      	ldr	r3, [r7, #20]
}
 8005916:	4618      	mov	r0, r3
 8005918:	3718      	adds	r7, #24
 800591a:	46bd      	mov	sp, r7
 800591c:	bd80      	pop	{r7, pc}

0800591e <inv_icm20948_execute_write_secondary>:

int inv_icm20948_execute_write_secondary(struct inv_icm20948 * s, int index, unsigned char addr, int reg, uint8_t v)
{
 800591e:	b580      	push	{r7, lr}
 8005920:	b088      	sub	sp, #32
 8005922:	af02      	add	r7, sp, #8
 8005924:	60f8      	str	r0, [r7, #12]
 8005926:	60b9      	str	r1, [r7, #8]
 8005928:	603b      	str	r3, [r7, #0]
 800592a:	4613      	mov	r3, r2
 800592c:	71fb      	strb	r3, [r7, #7]
	int result = 0;
 800592e:	2300      	movs	r3, #0
 8005930:	617b      	str	r3, [r7, #20]

	result |= inv_icm20948_write_secondary(s, index, addr, reg, v);
 8005932:	683b      	ldr	r3, [r7, #0]
 8005934:	b2d9      	uxtb	r1, r3
 8005936:	79fa      	ldrb	r2, [r7, #7]
 8005938:	f897 3020 	ldrb.w	r3, [r7, #32]
 800593c:	9300      	str	r3, [sp, #0]
 800593e:	460b      	mov	r3, r1
 8005940:	68b9      	ldr	r1, [r7, #8]
 8005942:	68f8      	ldr	r0, [r7, #12]
 8005944:	f7ff ff90 	bl	8005868 <inv_icm20948_write_secondary>
 8005948:	4602      	mov	r2, r0
 800594a:	697b      	ldr	r3, [r7, #20]
 800594c:	4313      	orrs	r3, r2
 800594e:	617b      	str	r3, [r7, #20]
	
	result |= inv_icm20948_secondary_enable_i2c(s);
 8005950:	68f8      	ldr	r0, [r7, #12]
 8005952:	f000 f831 	bl	80059b8 <inv_icm20948_secondary_enable_i2c>
 8005956:	4602      	mov	r2, r0
 8005958:	697b      	ldr	r3, [r7, #20]
 800595a:	4313      	orrs	r3, r2
 800595c:	617b      	str	r3, [r7, #20]
    
	inv_icm20948_sleep_us(SECONDARY_INIT_WAIT*1000);
 800595e:	f64e 2060 	movw	r0, #60000	@ 0xea60
 8005962:	f7fd f985 	bl	8002c70 <inv_icm20948_sleep_us>
    
	result |= inv_icm20948_secondary_disable_i2c(s);
 8005966:	68f8      	ldr	r0, [r7, #12]
 8005968:	f000 f83d 	bl	80059e6 <inv_icm20948_secondary_disable_i2c>
 800596c:	4602      	mov	r2, r0
 800596e:	697b      	ldr	r3, [r7, #20]
 8005970:	4313      	orrs	r3, r2
 8005972:	617b      	str	r3, [r7, #20]

	result |= inv_icm20948_secondary_stop_channel(s, index);
 8005974:	68b9      	ldr	r1, [r7, #8]
 8005976:	68f8      	ldr	r0, [r7, #12]
 8005978:	f000 f809 	bl	800598e <inv_icm20948_secondary_stop_channel>
 800597c:	4602      	mov	r2, r0
 800597e:	697b      	ldr	r3, [r7, #20]
 8005980:	4313      	orrs	r3, r2
 8005982:	617b      	str	r3, [r7, #20]

	return result;
 8005984:	697b      	ldr	r3, [r7, #20]
}
 8005986:	4618      	mov	r0, r3
 8005988:	3718      	adds	r7, #24
 800598a:	46bd      	mov	sp, r7
 800598c:	bd80      	pop	{r7, pc}

0800598e <inv_icm20948_secondary_stop_channel>:
{
	inv_icm20948_write_single_mems_reg(s, REG_I2C_MST_ODR_CONFIG,s->secondary_state.sSavedI2cOdr);
}

int inv_icm20948_secondary_stop_channel(struct inv_icm20948 * s, int index)
{
 800598e:	b580      	push	{r7, lr}
 8005990:	b082      	sub	sp, #8
 8005992:	af00      	add	r7, sp, #0
 8005994:	6078      	str	r0, [r7, #4]
 8005996:	6039      	str	r1, [r7, #0]
	return inv_icm20948_write_single_mems_reg(s, s->secondary_state.slv_reg[index].ctrl, 0);
 8005998:	687a      	ldr	r2, [r7, #4]
 800599a:	683b      	ldr	r3, [r7, #0]
 800599c:	3305      	adds	r3, #5
 800599e:	00db      	lsls	r3, r3, #3
 80059a0:	4413      	add	r3, r2
 80059a2:	891b      	ldrh	r3, [r3, #8]
 80059a4:	2200      	movs	r2, #0
 80059a6:	4619      	mov	r1, r3
 80059a8:	6878      	ldr	r0, [r7, #4]
 80059aa:	f009 fa55 	bl	800ee58 <inv_icm20948_write_single_mems_reg>
 80059ae:	4603      	mov	r3, r0
}
 80059b0:	4618      	mov	r0, r3
 80059b2:	3708      	adds	r7, #8
 80059b4:	46bd      	mov	sp, r7
 80059b6:	bd80      	pop	{r7, pc}

080059b8 <inv_icm20948_secondary_enable_i2c>:

int inv_icm20948_secondary_enable_i2c(struct inv_icm20948 * s)
{
 80059b8:	b580      	push	{r7, lr}
 80059ba:	b082      	sub	sp, #8
 80059bc:	af00      	add	r7, sp, #0
 80059be:	6078      	str	r0, [r7, #4]
	s->base_state.user_ctrl |= BIT_I2C_MST_EN;
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	7f1b      	ldrb	r3, [r3, #28]
 80059c4:	f043 0320 	orr.w	r3, r3, #32
 80059c8:	b2da      	uxtb	r2, r3
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	771a      	strb	r2, [r3, #28]
	return inv_icm20948_write_single_mems_reg(s, REG_USER_CTRL, s->base_state.user_ctrl); 
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	7f1b      	ldrb	r3, [r3, #28]
 80059d2:	461a      	mov	r2, r3
 80059d4:	2103      	movs	r1, #3
 80059d6:	6878      	ldr	r0, [r7, #4]
 80059d8:	f009 fa3e 	bl	800ee58 <inv_icm20948_write_single_mems_reg>
 80059dc:	4603      	mov	r3, r0
}
 80059de:	4618      	mov	r0, r3
 80059e0:	3708      	adds	r7, #8
 80059e2:	46bd      	mov	sp, r7
 80059e4:	bd80      	pop	{r7, pc}

080059e6 <inv_icm20948_secondary_disable_i2c>:

int inv_icm20948_secondary_disable_i2c(struct inv_icm20948 * s)
{
 80059e6:	b580      	push	{r7, lr}
 80059e8:	b082      	sub	sp, #8
 80059ea:	af00      	add	r7, sp, #0
 80059ec:	6078      	str	r0, [r7, #4]
	s->base_state.user_ctrl &= ~BIT_I2C_MST_EN;
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	7f1b      	ldrb	r3, [r3, #28]
 80059f2:	f023 0320 	bic.w	r3, r3, #32
 80059f6:	b2da      	uxtb	r2, r3
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	771a      	strb	r2, [r3, #28]
	return inv_icm20948_write_single_mems_reg(s, REG_USER_CTRL, s->base_state.user_ctrl); 
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	7f1b      	ldrb	r3, [r3, #28]
 8005a00:	461a      	mov	r2, r3
 8005a02:	2103      	movs	r1, #3
 8005a04:	6878      	ldr	r0, [r7, #4]
 8005a06:	f009 fa27 	bl	800ee58 <inv_icm20948_write_single_mems_reg>
 8005a0a:	4603      	mov	r3, r0
}
 8005a0c:	4618      	mov	r0, r3
 8005a0e:	3708      	adds	r7, #8
 8005a10:	46bd      	mov	sp, r7
 8005a12:	bd80      	pop	{r7, pc}

08005a14 <inv_icm20948_secondary_set_odr>:


int inv_icm20948_secondary_set_odr(struct inv_icm20948 * s, int divider, unsigned int* effectiveDivider)
{
 8005a14:	b580      	push	{r7, lr}
 8005a16:	b086      	sub	sp, #24
 8005a18:	af00      	add	r7, sp, #0
 8005a1a:	60f8      	str	r0, [r7, #12]
 8005a1c:	60b9      	str	r1, [r7, #8]
 8005a1e:	607a      	str	r2, [r7, #4]
	int mst_odr_config = 0;
 8005a20:	2300      	movs	r3, #0
 8005a22:	617b      	str	r3, [r7, #20]

    // find 2^x = divider to fit BASE_SAMPLE_RATE/2^REG_I2C_MST_ODR_CONFIG
    do
    {
		divider>>=1;
 8005a24:	68bb      	ldr	r3, [r7, #8]
 8005a26:	105b      	asrs	r3, r3, #1
 8005a28:	60bb      	str	r3, [r7, #8]
		mst_odr_config++;
 8005a2a:	697b      	ldr	r3, [r7, #20]
 8005a2c:	3301      	adds	r3, #1
 8005a2e:	617b      	str	r3, [r7, #20]
    } while(divider>>1);
 8005a30:	68bb      	ldr	r3, [r7, #8]
 8005a32:	105b      	asrs	r3, r3, #1
 8005a34:	2b00      	cmp	r3, #0
 8005a36:	d1f5      	bne.n	8005a24 <inv_icm20948_secondary_set_odr+0x10>
    
	if (mst_odr_config < MIN_MST_ODR_CONFIG)
 8005a38:	697b      	ldr	r3, [r7, #20]
 8005a3a:	2b03      	cmp	r3, #3
 8005a3c:	dc01      	bgt.n	8005a42 <inv_icm20948_secondary_set_odr+0x2e>
		mst_odr_config = MIN_MST_ODR_CONFIG;
 8005a3e:	2304      	movs	r3, #4
 8005a40:	617b      	str	r3, [r7, #20]

	*effectiveDivider = 1<<mst_odr_config;
 8005a42:	2201      	movs	r2, #1
 8005a44:	697b      	ldr	r3, [r7, #20]
 8005a46:	fa02 f303 	lsl.w	r3, r2, r3
 8005a4a:	461a      	mov	r2, r3
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	601a      	str	r2, [r3, #0]

	return	inv_icm20948_set_secondary_divider(s, (unsigned char)mst_odr_config);
 8005a50:	697b      	ldr	r3, [r7, #20]
 8005a52:	b2db      	uxtb	r3, r3
 8005a54:	4619      	mov	r1, r3
 8005a56:	68f8      	ldr	r0, [r7, #12]
 8005a58:	f002 fb03 	bl	8008062 <inv_icm20948_set_secondary_divider>
 8005a5c:	4603      	mov	r3, r0
}
 8005a5e:	4618      	mov	r0, r3
 8005a60:	3718      	adds	r7, #24
 8005a62:	46bd      	mov	sp, r7
 8005a64:	bd80      	pop	{r7, pc}

08005a66 <inv_icm20948_ctrl_androidSensor_enabled>:
static int inv_set_hw_smplrt_dmp_odrs(struct inv_icm20948 * s);
static void inv_reGenerate_sensorControl(struct inv_icm20948 * s, const short *sen_num_2_ctrl, unsigned short *sensor_control, uint8_t header2_count);
static short get_multiple_56_rate(unsigned short delayInMs);

unsigned long inv_icm20948_ctrl_androidSensor_enabled(struct inv_icm20948 * s, unsigned char androidSensor)
{
 8005a66:	b480      	push	{r7}
 8005a68:	b083      	sub	sp, #12
 8005a6a:	af00      	add	r7, sp, #0
 8005a6c:	6078      	str	r0, [r7, #4]
 8005a6e:	460b      	mov	r3, r1
 8005a70:	70fb      	strb	r3, [r7, #3]
	return s->inv_androidSensorsOn_mask[(androidSensor>>5)] & (1L << (androidSensor&0x1F));
 8005a72:	78fb      	ldrb	r3, [r7, #3]
 8005a74:	095b      	lsrs	r3, r3, #5
 8005a76:	b2db      	uxtb	r3, r3
 8005a78:	461a      	mov	r2, r3
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	3258      	adds	r2, #88	@ 0x58
 8005a7e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005a82:	78fa      	ldrb	r2, [r7, #3]
 8005a84:	f002 021f 	and.w	r2, r2, #31
 8005a88:	2101      	movs	r1, #1
 8005a8a:	fa01 f202 	lsl.w	r2, r1, r2
 8005a8e:	4013      	ands	r3, r2
}
 8005a90:	4618      	mov	r0, r3
 8005a92:	370c      	adds	r7, #12
 8005a94:	46bd      	mov	sp, r7
 8005a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a9a:	4770      	bx	lr

08005a9c <MinDelayGenActual>:
}	MinDelayGenElementT;

#define MinDelayGen(s, list) MinDelayGenActual(s, list, sizeof(list) / sizeof (MinDelayGenElementT))

static unsigned short MinDelayGenActual(struct inv_icm20948 *s, const MinDelayGenElementT *element, unsigned long elementQuan)
{
 8005a9c:	b580      	push	{r7, lr}
 8005a9e:	b086      	sub	sp, #24
 8005aa0:	af00      	add	r7, sp, #0
 8005aa2:	60f8      	str	r0, [r7, #12]
 8005aa4:	60b9      	str	r1, [r7, #8]
 8005aa6:	607a      	str	r2, [r7, #4]
	unsigned short minDelay = (unsigned short) -1;
 8005aa8:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8005aac:	82fb      	strh	r3, [r7, #22]

	while(elementQuan--) {
 8005aae:	e019      	b.n	8005ae4 <MinDelayGenActual+0x48>
		if (inv_icm20948_ctrl_androidSensor_enabled(s, element->AndroidSensor)) {
 8005ab0:	68bb      	ldr	r3, [r7, #8]
 8005ab2:	781b      	ldrb	r3, [r3, #0]
 8005ab4:	4619      	mov	r1, r3
 8005ab6:	68f8      	ldr	r0, [r7, #12]
 8005ab8:	f7ff ffd5 	bl	8005a66 <inv_icm20948_ctrl_androidSensor_enabled>
 8005abc:	4603      	mov	r3, r0
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	d00d      	beq.n	8005ade <MinDelayGenActual+0x42>
			unsigned short odrDelay = s->inv_dmp_odr_delays[element->InvSensor];
 8005ac2:	68bb      	ldr	r3, [r7, #8]
 8005ac4:	785b      	ldrb	r3, [r3, #1]
 8005ac6:	68fa      	ldr	r2, [r7, #12]
 8005ac8:	3380      	adds	r3, #128	@ 0x80
 8005aca:	005b      	lsls	r3, r3, #1
 8005acc:	4413      	add	r3, r2
 8005ace:	88db      	ldrh	r3, [r3, #6]
 8005ad0:	82bb      	strh	r3, [r7, #20]

			if (minDelay > odrDelay)
 8005ad2:	8afa      	ldrh	r2, [r7, #22]
 8005ad4:	8abb      	ldrh	r3, [r7, #20]
 8005ad6:	429a      	cmp	r2, r3
 8005ad8:	d901      	bls.n	8005ade <MinDelayGenActual+0x42>
					minDelay = odrDelay;
 8005ada:	8abb      	ldrh	r3, [r7, #20]
 8005adc:	82fb      	strh	r3, [r7, #22]
		}
		element++;
 8005ade:	68bb      	ldr	r3, [r7, #8]
 8005ae0:	3302      	adds	r3, #2
 8005ae2:	60bb      	str	r3, [r7, #8]
	while(elementQuan--) {
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	1e5a      	subs	r2, r3, #1
 8005ae8:	607a      	str	r2, [r7, #4]
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d1e0      	bne.n	8005ab0 <MinDelayGenActual+0x14>
	} // end while elements to process

	return	minDelay;
 8005aee:	8afb      	ldrh	r3, [r7, #22]
}
 8005af0:	4618      	mov	r0, r3
 8005af2:	3718      	adds	r7, #24
 8005af4:	46bd      	mov	sp, r7
 8005af6:	bd80      	pop	{r7, pc}

08005af8 <DividerRateSet>:

static int DividerRateSet(struct inv_icm20948 *s, unsigned short minDelay, unsigned short hwSampleRateDivider, enum INV_SENSORS InvSensor)
{
 8005af8:	b580      	push	{r7, lr}
 8005afa:	b086      	sub	sp, #24
 8005afc:	af00      	add	r7, sp, #0
 8005afe:	60f8      	str	r0, [r7, #12]
 8005b00:	4608      	mov	r0, r1
 8005b02:	4611      	mov	r1, r2
 8005b04:	461a      	mov	r2, r3
 8005b06:	4603      	mov	r3, r0
 8005b08:	817b      	strh	r3, [r7, #10]
 8005b0a:	460b      	mov	r3, r1
 8005b0c:	813b      	strh	r3, [r7, #8]
 8005b0e:	4613      	mov	r3, r2
 8005b10:	71fb      	strb	r3, [r7, #7]
	int result = 0;
 8005b12:	2300      	movs	r3, #0
 8005b14:	617b      	str	r3, [r7, #20]
	
	if (minDelay != 0xFFFF) {
 8005b16:	897b      	ldrh	r3, [r7, #10]
 8005b18:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8005b1c:	4293      	cmp	r3, r2
 8005b1e:	d025      	beq.n	8005b6c <DividerRateSet+0x74>
		unsigned short dmpOdrDivider = (minDelay * 1125L) / (hwSampleRateDivider * 1000L); // a divider from (1125Hz/hw_smplrt_divider).
 8005b20:	897b      	ldrh	r3, [r7, #10]
 8005b22:	f240 4265 	movw	r2, #1125	@ 0x465
 8005b26:	fb03 f202 	mul.w	r2, r3, r2
 8005b2a:	893b      	ldrh	r3, [r7, #8]
 8005b2c:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8005b30:	fb01 f303 	mul.w	r3, r1, r3
 8005b34:	fb92 f3f3 	sdiv	r3, r2, r3
 8005b38:	827b      	strh	r3, [r7, #18]

		s->inv_dmp_odr_dividers[InvSensor] = hwSampleRateDivider * dmpOdrDivider;
 8005b3a:	79fb      	ldrb	r3, [r7, #7]
 8005b3c:	8939      	ldrh	r1, [r7, #8]
 8005b3e:	8a7a      	ldrh	r2, [r7, #18]
 8005b40:	fb11 f202 	smulbb	r2, r1, r2
 8005b44:	b291      	uxth	r1, r2
 8005b46:	68fa      	ldr	r2, [r7, #12]
 8005b48:	335c      	adds	r3, #92	@ 0x5c
 8005b4a:	005b      	lsls	r3, r3, #1
 8005b4c:	4413      	add	r3, r2
 8005b4e:	460a      	mov	r2, r1
 8005b50:	809a      	strh	r2, [r3, #4]
		result |= dmp_icm20948_set_sensor_rate(s, InvSensor, (dmpOdrDivider - 1));
 8005b52:	79f9      	ldrb	r1, [r7, #7]
 8005b54:	8a7b      	ldrh	r3, [r7, #18]
 8005b56:	3b01      	subs	r3, #1
 8005b58:	b29b      	uxth	r3, r3
 8005b5a:	b21b      	sxth	r3, r3
 8005b5c:	461a      	mov	r2, r3
 8005b5e:	68f8      	ldr	r0, [r7, #12]
 8005b60:	f004 fa36 	bl	8009fd0 <dmp_icm20948_set_sensor_rate>
 8005b64:	4602      	mov	r2, r0
 8005b66:	697b      	ldr	r3, [r7, #20]
 8005b68:	4313      	orrs	r3, r2
 8005b6a:	617b      	str	r3, [r7, #20]
	}
	
	return result;
 8005b6c:	697b      	ldr	r3, [r7, #20]
}
 8005b6e:	4618      	mov	r0, r3
 8005b70:	3718      	adds	r7, #24
 8005b72:	46bd      	mov	sp, r7
 8005b74:	bd80      	pop	{r7, pc}
	...

08005b78 <SampleRateDividerGet>:

static unsigned short SampleRateDividerGet(unsigned short minDelay)
{
 8005b78:	b480      	push	{r7}
 8005b7a:	b085      	sub	sp, #20
 8005b7c:	af00      	add	r7, sp, #0
 8005b7e:	4603      	mov	r3, r0
 8005b80:	80fb      	strh	r3, [r7, #6]
	unsigned short delay = min(INV_ODR_MIN_DELAY, minDelay); // because of GYRO_SMPLRT_DIV which relies on 8 bits, we can't have ODR value higher than 200ms
 8005b82:	88fb      	ldrh	r3, [r7, #6]
 8005b84:	2bc8      	cmp	r3, #200	@ 0xc8
 8005b86:	bf28      	it	cs
 8005b88:	23c8      	movcs	r3, #200	@ 0xc8
 8005b8a:	81fb      	strh	r3, [r7, #14]
	return delay * 1125L / 1000L; // a divider from 1125Hz.
 8005b8c:	89fb      	ldrh	r3, [r7, #14]
 8005b8e:	f240 4265 	movw	r2, #1125	@ 0x465
 8005b92:	fb02 f303 	mul.w	r3, r2, r3
 8005b96:	4a06      	ldr	r2, [pc, #24]	@ (8005bb0 <SampleRateDividerGet+0x38>)
 8005b98:	fb82 1203 	smull	r1, r2, r2, r3
 8005b9c:	1192      	asrs	r2, r2, #6
 8005b9e:	17db      	asrs	r3, r3, #31
 8005ba0:	1ad3      	subs	r3, r2, r3
 8005ba2:	b29b      	uxth	r3, r3
}
 8005ba4:	4618      	mov	r0, r3
 8005ba6:	3714      	adds	r7, #20
 8005ba8:	46bd      	mov	sp, r7
 8005baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bae:	4770      	bx	lr
 8005bb0:	10624dd3 	.word	0x10624dd3

08005bb4 <getMinDlyAccel>:

/** @brief Get minimum ODR to be applied to accel engine based on all accel-based enabled sensors.
* @return ODR in ms we expect to be applied to accel engine
*/
static unsigned short getMinDlyAccel(struct inv_icm20948 *s)
{
 8005bb4:	b5b0      	push	{r4, r5, r7, lr}
 8005bb6:	b08e      	sub	sp, #56	@ 0x38
 8005bb8:	af00      	add	r7, sp, #0
 8005bba:	6078      	str	r0, [r7, #4]
	const MinDelayGenElementT MinDelayGenAccelList[] ={
 8005bbc:	4b4b      	ldr	r3, [pc, #300]	@ (8005cec <getMinDlyAccel+0x138>)
 8005bbe:	f107 040c 	add.w	r4, r7, #12
 8005bc2:	461d      	mov	r5, r3
 8005bc4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005bc6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005bc8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005bca:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005bcc:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8005bd0:	c403      	stmia	r4!, {r0, r1}
 8005bd2:	8022      	strh	r2, [r4, #0]
		{ANDROID_SENSOR_ROTATION_VECTOR,                    INV_SENSOR_NINEQ_accel          },
		{ANDROID_SENSOR_WAKEUP_ORIENTATION,                 INV_SENSOR_WAKEUP_NINEQ_accel   },
		{ANDROID_SENSOR_WAKEUP_ROTATION_VECTOR,             INV_SENSOR_WAKEUP_NINEQ_accel   }
	};

	unsigned short lMinOdr = MinDelayGen(s, MinDelayGenAccelList);
 8005bd4:	f107 030c 	add.w	r3, r7, #12
 8005bd8:	2215      	movs	r2, #21
 8005bda:	4619      	mov	r1, r3
 8005bdc:	6878      	ldr	r0, [r7, #4]
 8005bde:	f7ff ff5d 	bl	8005a9c <MinDelayGenActual>
 8005be2:	4603      	mov	r3, r0
 8005be4:	86fb      	strh	r3, [r7, #54]	@ 0x36

	if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_ACCELEROMETER))
 8005be6:	2101      	movs	r1, #1
 8005be8:	6878      	ldr	r0, [r7, #4]
 8005bea:	f7ff ff3c 	bl	8005a66 <inv_icm20948_ctrl_androidSensor_enabled>
 8005bee:	4603      	mov	r3, r0
 8005bf0:	2b00      	cmp	r3, #0
 8005bf2:	d01b      	beq.n	8005c2c <getMinDlyAccel+0x78>
		if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_RAW_ACCELEROMETER))
 8005bf4:	212a      	movs	r1, #42	@ 0x2a
 8005bf6:	6878      	ldr	r0, [r7, #4]
 8005bf8:	f7ff ff35 	bl	8005a66 <inv_icm20948_ctrl_androidSensor_enabled>
 8005bfc:	4603      	mov	r3, r0
 8005bfe:	2b00      	cmp	r3, #0
 8005c00:	d00d      	beq.n	8005c1e <getMinDlyAccel+0x6a>
			s->inv_dmp_odr_delays[INV_SENSOR_ACCEL] = min(s->odr_acc_ms,s->odr_racc_ms);
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	f8b3 2248 	ldrh.w	r2, [r3, #584]	@ 0x248
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	f8b3 3246 	ldrh.w	r3, [r3, #582]	@ 0x246
 8005c0e:	4293      	cmp	r3, r2
 8005c10:	bf28      	it	cs
 8005c12:	4613      	movcs	r3, r2
 8005c14:	b29a      	uxth	r2, r3
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	f8a3 2106 	strh.w	r2, [r3, #262]	@ 0x106
 8005c1c:	e013      	b.n	8005c46 <getMinDlyAccel+0x92>
		else
			s->inv_dmp_odr_delays[INV_SENSOR_ACCEL] = s->odr_acc_ms;
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	f8b3 2246 	ldrh.w	r2, [r3, #582]	@ 0x246
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	f8a3 2106 	strh.w	r2, [r3, #262]	@ 0x106
 8005c2a:	e00c      	b.n	8005c46 <getMinDlyAccel+0x92>
	else
		if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_RAW_ACCELEROMETER))
 8005c2c:	212a      	movs	r1, #42	@ 0x2a
 8005c2e:	6878      	ldr	r0, [r7, #4]
 8005c30:	f7ff ff19 	bl	8005a66 <inv_icm20948_ctrl_androidSensor_enabled>
 8005c34:	4603      	mov	r3, r0
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d005      	beq.n	8005c46 <getMinDlyAccel+0x92>
			s->inv_dmp_odr_delays[INV_SENSOR_ACCEL] = s->odr_racc_ms;
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	f8b3 2248 	ldrh.w	r2, [r3, #584]	@ 0x248
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	f8a3 2106 	strh.w	r2, [r3, #262]	@ 0x106

	if (s->bac_status != 0)
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	f8b3 3154 	ldrh.w	r3, [r3, #340]	@ 0x154
 8005c4c:	2b00      	cmp	r3, #0
 8005c4e:	d007      	beq.n	8005c60 <getMinDlyAccel+0xac>
		lMinOdr = min(lMinOdr, s->inv_dmp_odr_delays[INV_SENSOR_ACTIVITY_CLASSIFIER]);
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	f8b3 3120 	ldrh.w	r3, [r3, #288]	@ 0x120
 8005c56:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8005c58:	4293      	cmp	r3, r2
 8005c5a:	bf28      	it	cs
 8005c5c:	4613      	movcs	r3, r2
 8005c5e:	86fb      	strh	r3, [r7, #54]	@ 0x36
	if (s->flip_pickup_status != 0)
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	f8b3 3158 	ldrh.w	r3, [r3, #344]	@ 0x158
 8005c66:	2b00      	cmp	r3, #0
 8005c68:	d007      	beq.n	8005c7a <getMinDlyAccel+0xc6>
		lMinOdr = min(lMinOdr, s->inv_dmp_odr_delays[INV_SENSOR_FLIP_PICKUP]);
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	f8b3 3122 	ldrh.w	r3, [r3, #290]	@ 0x122
 8005c70:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8005c72:	4293      	cmp	r3, r2
 8005c74:	bf28      	it	cs
 8005c76:	4613      	movcs	r3, r2
 8005c78:	86fb      	strh	r3, [r7, #54]	@ 0x36
	if (s->b2s_status != 0)
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	f8b3 3156 	ldrh.w	r3, [r3, #342]	@ 0x156
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	d007      	beq.n	8005c94 <getMinDlyAccel+0xe0>
		lMinOdr = min(lMinOdr, s->inv_dmp_odr_delays[INV_SENSOR_BRING_TO_SEE]);
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	f8b3 3124 	ldrh.w	r3, [r3, #292]	@ 0x124
 8005c8a:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8005c8c:	4293      	cmp	r3, r2
 8005c8e:	bf28      	it	cs
 8005c90:	4613      	movcs	r3, r2
 8005c92:	86fb      	strh	r3, [r7, #54]	@ 0x36
	
	/** To have correct algorithm performance and quick convergence of GMRV, it is advised to set accelerometer to 225Hz.
	    In case power consumption is to be improved at the expense of performance, this setup should be commented out */
	if (   inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_WAKEUP_GEOMAGNETIC_ROTATION_VECTOR) 
 8005c94:	2127      	movs	r1, #39	@ 0x27
 8005c96:	6878      	ldr	r0, [r7, #4]
 8005c98:	f7ff fee5 	bl	8005a66 <inv_icm20948_ctrl_androidSensor_enabled>
 8005c9c:	4603      	mov	r3, r0
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	d106      	bne.n	8005cb0 <getMinDlyAccel+0xfc>
		|| inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_GEOMAGNETIC_ROTATION_VECTOR) )
 8005ca2:	2114      	movs	r1, #20
 8005ca4:	6878      	ldr	r0, [r7, #4]
 8005ca6:	f7ff fede 	bl	8005a66 <inv_icm20948_ctrl_androidSensor_enabled>
 8005caa:	4603      	mov	r3, r0
 8005cac:	2b00      	cmp	r3, #0
 8005cae:	d004      	beq.n	8005cba <getMinDlyAccel+0x106>
		lMinOdr = min(lMinOdr, 5);
 8005cb0:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8005cb2:	2b05      	cmp	r3, #5
 8005cb4:	bf28      	it	cs
 8005cb6:	2305      	movcs	r3, #5
 8005cb8:	86fb      	strh	r3, [r7, #54]	@ 0x36

	/** To have correct algorithm performance and quick convergence of RV, it is advised to set accelerometer to 225Hz.
	    In case power consumption is to be improved at the expense of performance, this setup should be commented out */
	if (   inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_WAKEUP_ROTATION_VECTOR) 
 8005cba:	211f      	movs	r1, #31
 8005cbc:	6878      	ldr	r0, [r7, #4]
 8005cbe:	f7ff fed2 	bl	8005a66 <inv_icm20948_ctrl_androidSensor_enabled>
 8005cc2:	4603      	mov	r3, r0
 8005cc4:	2b00      	cmp	r3, #0
 8005cc6:	d106      	bne.n	8005cd6 <getMinDlyAccel+0x122>
		|| inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_ROTATION_VECTOR) )
 8005cc8:	210b      	movs	r1, #11
 8005cca:	6878      	ldr	r0, [r7, #4]
 8005ccc:	f7ff fecb 	bl	8005a66 <inv_icm20948_ctrl_androidSensor_enabled>
 8005cd0:	4603      	mov	r3, r0
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d004      	beq.n	8005ce0 <getMinDlyAccel+0x12c>
		lMinOdr = min(lMinOdr, 5);
 8005cd6:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8005cd8:	2b05      	cmp	r3, #5
 8005cda:	bf28      	it	cs
 8005cdc:	2305      	movcs	r3, #5
 8005cde:	86fb      	strh	r3, [r7, #54]	@ 0x36

	return lMinOdr;
 8005ce0:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
}
 8005ce2:	4618      	mov	r0, r3
 8005ce4:	3738      	adds	r7, #56	@ 0x38
 8005ce6:	46bd      	mov	sp, r7
 8005ce8:	bdb0      	pop	{r4, r5, r7, pc}
 8005cea:	bf00      	nop
 8005cec:	0801ab88 	.word	0x0801ab88

08005cf0 <getMinDlyGyro>:

/** @brief Get minimum ODR to be applied to gyro engine based on all gyro-based enabled sensors.
* @return ODR in ms we expect to be applied to gyro engine
*/
static unsigned short getMinDlyGyro(struct inv_icm20948 *s)
{
 8005cf0:	b5b0      	push	{r4, r5, r7, lr}
 8005cf2:	b08a      	sub	sp, #40	@ 0x28
 8005cf4:	af00      	add	r7, sp, #0
 8005cf6:	6078      	str	r0, [r7, #4]
	const MinDelayGenElementT MinDelayGenGyroList[] = {
 8005cf8:	4b2d      	ldr	r3, [pc, #180]	@ (8005db0 <getMinDlyGyro+0xc0>)
 8005cfa:	f107 0408 	add.w	r4, r7, #8
 8005cfe:	461d      	mov	r5, r3
 8005d00:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005d02:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005d04:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8005d08:	c407      	stmia	r4!, {r0, r1, r2}
 8005d0a:	8023      	strh	r3, [r4, #0]
		{ANDROID_SENSOR_ROTATION_VECTOR,               INV_SENSOR_NINEQ             },
		{ANDROID_SENSOR_WAKEUP_ORIENTATION,            INV_SENSOR_WAKEUP_NINEQ      },
		{ANDROID_SENSOR_WAKEUP_ROTATION_VECTOR,        INV_SENSOR_WAKEUP_NINEQ      }
	};

	unsigned short lMinOdr = MinDelayGen(s, MinDelayGenGyroList);
 8005d0c:	f107 0308 	add.w	r3, r7, #8
 8005d10:	220f      	movs	r2, #15
 8005d12:	4619      	mov	r1, r3
 8005d14:	6878      	ldr	r0, [r7, #4]
 8005d16:	f7ff fec1 	bl	8005a9c <MinDelayGenActual>
 8005d1a:	4603      	mov	r3, r0
 8005d1c:	84fb      	strh	r3, [r7, #38]	@ 0x26

	if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_GYROSCOPE_UNCALIBRATED))
 8005d1e:	2110      	movs	r1, #16
 8005d20:	6878      	ldr	r0, [r7, #4]
 8005d22:	f7ff fea0 	bl	8005a66 <inv_icm20948_ctrl_androidSensor_enabled>
 8005d26:	4603      	mov	r3, r0
 8005d28:	2b00      	cmp	r3, #0
 8005d2a:	d01b      	beq.n	8005d64 <getMinDlyGyro+0x74>
		if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_RAW_GYROSCOPE))
 8005d2c:	212b      	movs	r1, #43	@ 0x2b
 8005d2e:	6878      	ldr	r0, [r7, #4]
 8005d30:	f7ff fe99 	bl	8005a66 <inv_icm20948_ctrl_androidSensor_enabled>
 8005d34:	4603      	mov	r3, r0
 8005d36:	2b00      	cmp	r3, #0
 8005d38:	d00d      	beq.n	8005d56 <getMinDlyGyro+0x66>
			s->inv_dmp_odr_delays[INV_SENSOR_GYRO] = min(s->odr_gyr_ms,s->odr_rgyr_ms);
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	f8b3 224c 	ldrh.w	r2, [r3, #588]	@ 0x24c
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	f8b3 324a 	ldrh.w	r3, [r3, #586]	@ 0x24a
 8005d46:	4293      	cmp	r3, r2
 8005d48:	bf28      	it	cs
 8005d4a:	4613      	movcs	r3, r2
 8005d4c:	b29a      	uxth	r2, r3
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	f8a3 2108 	strh.w	r2, [r3, #264]	@ 0x108
 8005d54:	e013      	b.n	8005d7e <getMinDlyGyro+0x8e>
		else
			s->inv_dmp_odr_delays[INV_SENSOR_GYRO] = s->odr_gyr_ms;
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	f8b3 224a 	ldrh.w	r2, [r3, #586]	@ 0x24a
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	f8a3 2108 	strh.w	r2, [r3, #264]	@ 0x108
 8005d62:	e00c      	b.n	8005d7e <getMinDlyGyro+0x8e>
	else
		if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_RAW_GYROSCOPE))
 8005d64:	212b      	movs	r1, #43	@ 0x2b
 8005d66:	6878      	ldr	r0, [r7, #4]
 8005d68:	f7ff fe7d 	bl	8005a66 <inv_icm20948_ctrl_androidSensor_enabled>
 8005d6c:	4603      	mov	r3, r0
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	d005      	beq.n	8005d7e <getMinDlyGyro+0x8e>
			s->inv_dmp_odr_delays[INV_SENSOR_GYRO] = s->odr_rgyr_ms;
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	f8b3 224c 	ldrh.w	r2, [r3, #588]	@ 0x24c
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	f8a3 2108 	strh.w	r2, [r3, #264]	@ 0x108

	/** To have correct algorithm performance and quick convergence of RV, it is advised to set gyro to 225Hz.
	    In case power consumption is to be improved at the expense of performance, this setup should be commented out */
	if (   inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_WAKEUP_ROTATION_VECTOR) 
 8005d7e:	211f      	movs	r1, #31
 8005d80:	6878      	ldr	r0, [r7, #4]
 8005d82:	f7ff fe70 	bl	8005a66 <inv_icm20948_ctrl_androidSensor_enabled>
 8005d86:	4603      	mov	r3, r0
 8005d88:	2b00      	cmp	r3, #0
 8005d8a:	d106      	bne.n	8005d9a <getMinDlyGyro+0xaa>
		|| inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_ROTATION_VECTOR) )
 8005d8c:	210b      	movs	r1, #11
 8005d8e:	6878      	ldr	r0, [r7, #4]
 8005d90:	f7ff fe69 	bl	8005a66 <inv_icm20948_ctrl_androidSensor_enabled>
 8005d94:	4603      	mov	r3, r0
 8005d96:	2b00      	cmp	r3, #0
 8005d98:	d004      	beq.n	8005da4 <getMinDlyGyro+0xb4>
		lMinOdr	= min(lMinOdr, 5);
 8005d9a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8005d9c:	2b05      	cmp	r3, #5
 8005d9e:	bf28      	it	cs
 8005da0:	2305      	movcs	r3, #5
 8005da2:	84fb      	strh	r3, [r7, #38]	@ 0x26

	return lMinOdr;
 8005da4:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
}
 8005da6:	4618      	mov	r0, r3
 8005da8:	3728      	adds	r7, #40	@ 0x28
 8005daa:	46bd      	mov	sp, r7
 8005dac:	bdb0      	pop	{r4, r5, r7, pc}
 8005dae:	bf00      	nop
 8005db0:	0801abb4 	.word	0x0801abb4

08005db4 <getMinDlyCompass>:

/** @brief Get minimum ODR to be applied to compass engine based on all compass-based enabled sensors.
* @return ODR in ms we expect to be applied to compass engine
*/
static unsigned short getMinDlyCompass(struct inv_icm20948 *s)
{
 8005db4:	b5b0      	push	{r4, r5, r7, lr}
 8005db6:	b088      	sub	sp, #32
 8005db8:	af00      	add	r7, sp, #0
 8005dba:	6078      	str	r0, [r7, #4]
	const MinDelayGenElementT MinDelayGenCpassList[] = {
 8005dbc:	4b1d      	ldr	r3, [pc, #116]	@ (8005e34 <getMinDlyCompass+0x80>)
 8005dbe:	f107 0408 	add.w	r4, r7, #8
 8005dc2:	461d      	mov	r5, r3
 8005dc4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005dc6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005dc8:	682b      	ldr	r3, [r5, #0]
 8005dca:	6023      	str	r3, [r4, #0]
		{ANDROID_SENSOR_WAKEUP_GEOMAGNETIC_ROTATION_VECTOR, INV_SENSOR_WAKEUP_GEOMAG_cpass  },
		{ANDROID_SENSOR_WAKEUP_ORIENTATION,                 INV_SENSOR_WAKEUP_NINEQ_cpass   },
		{ANDROID_SENSOR_WAKEUP_ROTATION_VECTOR,             INV_SENSOR_WAKEUP_NINEQ_cpass   }
	};

	unsigned short lMinOdr = MinDelayGen(s, MinDelayGenCpassList);
 8005dcc:	f107 0308 	add.w	r3, r7, #8
 8005dd0:	220a      	movs	r2, #10
 8005dd2:	4619      	mov	r1, r3
 8005dd4:	6878      	ldr	r0, [r7, #4]
 8005dd6:	f7ff fe61 	bl	8005a9c <MinDelayGenActual>
 8005dda:	4603      	mov	r3, r0
 8005ddc:	83fb      	strh	r3, [r7, #30]

	/** To have correct algorithm performance and quick convergence of GMRV, it is advised to set compass to 70Hz.
	    In case power consumption is to be improved at the expense of performance, this setup should be commented out */
	if (   inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_WAKEUP_GEOMAGNETIC_ROTATION_VECTOR) 
 8005dde:	2127      	movs	r1, #39	@ 0x27
 8005de0:	6878      	ldr	r0, [r7, #4]
 8005de2:	f7ff fe40 	bl	8005a66 <inv_icm20948_ctrl_androidSensor_enabled>
 8005de6:	4603      	mov	r3, r0
 8005de8:	2b00      	cmp	r3, #0
 8005dea:	d106      	bne.n	8005dfa <getMinDlyCompass+0x46>
		|| inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_GEOMAGNETIC_ROTATION_VECTOR) )
 8005dec:	2114      	movs	r1, #20
 8005dee:	6878      	ldr	r0, [r7, #4]
 8005df0:	f7ff fe39 	bl	8005a66 <inv_icm20948_ctrl_androidSensor_enabled>
 8005df4:	4603      	mov	r3, r0
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	d004      	beq.n	8005e04 <getMinDlyCompass+0x50>
		lMinOdr= min(lMinOdr, 15);
 8005dfa:	8bfb      	ldrh	r3, [r7, #30]
 8005dfc:	2b0f      	cmp	r3, #15
 8005dfe:	bf28      	it	cs
 8005e00:	230f      	movcs	r3, #15
 8005e02:	83fb      	strh	r3, [r7, #30]
	/** To have correct algorithm performance and quick convergence of RV, it is advised to set compass to 35Hz.
	    In case power consumption is to be improved at the expense of performance, this setup should be commented out */
	if (   inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_WAKEUP_ROTATION_VECTOR) 
 8005e04:	211f      	movs	r1, #31
 8005e06:	6878      	ldr	r0, [r7, #4]
 8005e08:	f7ff fe2d 	bl	8005a66 <inv_icm20948_ctrl_androidSensor_enabled>
 8005e0c:	4603      	mov	r3, r0
 8005e0e:	2b00      	cmp	r3, #0
 8005e10:	d106      	bne.n	8005e20 <getMinDlyCompass+0x6c>
		|| inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_ROTATION_VECTOR) )
 8005e12:	210b      	movs	r1, #11
 8005e14:	6878      	ldr	r0, [r7, #4]
 8005e16:	f7ff fe26 	bl	8005a66 <inv_icm20948_ctrl_androidSensor_enabled>
 8005e1a:	4603      	mov	r3, r0
 8005e1c:	2b00      	cmp	r3, #0
 8005e1e:	d004      	beq.n	8005e2a <getMinDlyCompass+0x76>
		lMinOdr = min(lMinOdr, 28);
 8005e20:	8bfb      	ldrh	r3, [r7, #30]
 8005e22:	2b1c      	cmp	r3, #28
 8005e24:	bf28      	it	cs
 8005e26:	231c      	movcs	r3, #28
 8005e28:	83fb      	strh	r3, [r7, #30]

	return lMinOdr;
 8005e2a:	8bfb      	ldrh	r3, [r7, #30]
}
 8005e2c:	4618      	mov	r0, r3
 8005e2e:	3720      	adds	r7, #32
 8005e30:	46bd      	mov	sp, r7
 8005e32:	bdb0      	pop	{r4, r5, r7, pc}
 8005e34:	0801abd4 	.word	0x0801abd4

08005e38 <inv_icm20948_base_control_init>:

int inv_icm20948_base_control_init(struct inv_icm20948 * s)
{
 8005e38:	b580      	push	{r7, lr}
 8005e3a:	b084      	sub	sp, #16
 8005e3c:	af00      	add	r7, sp, #0
 8005e3e:	6078      	str	r0, [r7, #4]
	int result = 0;
 8005e40:	2300      	movs	r3, #0
 8005e42:	60bb      	str	r3, [r7, #8]
	unsigned int i;

	memset(s->inv_dmp_odr_dividers, 0, sizeof(s->inv_dmp_odr_dividers));
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	33bc      	adds	r3, #188	@ 0xbc
 8005e48:	224a      	movs	r2, #74	@ 0x4a
 8005e4a:	2100      	movs	r1, #0
 8005e4c:	4618      	mov	r0, r3
 8005e4e:	f00f fb1b 	bl	8015488 <memset>
	
	for(i = 0; i < (sizeof(s->inv_dmp_odr_delays)/sizeof(unsigned short)); i++) {
 8005e52:	2300      	movs	r3, #0
 8005e54:	60fb      	str	r3, [r7, #12]
 8005e56:	e02b      	b.n	8005eb0 <inv_icm20948_base_control_init+0x78>
		if((i == INV_SENSOR_ACTIVITY_CLASSIFIER) ||
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	2b0d      	cmp	r3, #13
 8005e5c:	d00b      	beq.n	8005e76 <inv_icm20948_base_control_init+0x3e>
 8005e5e:	68fb      	ldr	r3, [r7, #12]
 8005e60:	2b0c      	cmp	r3, #12
 8005e62:	d008      	beq.n	8005e76 <inv_icm20948_base_control_init+0x3e>
		   (i == INV_SENSOR_STEP_COUNTER) ||
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	2b1f      	cmp	r3, #31
 8005e68:	d005      	beq.n	8005e76 <inv_icm20948_base_control_init+0x3e>
		   (i == INV_SENSOR_WAKEUP_STEP_COUNTER) ||
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	2b20      	cmp	r3, #32
 8005e6e:	d002      	beq.n	8005e76 <inv_icm20948_base_control_init+0x3e>
		   (i == INV_SENSOR_WAKEUP_TILT_DETECTOR) ||
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	2b0e      	cmp	r3, #14
 8005e74:	d107      	bne.n	8005e86 <inv_icm20948_base_control_init+0x4e>
		   (i == INV_SENSOR_FLIP_PICKUP) )
			s->inv_dmp_odr_delays[i] = INV_ODR_DEFAULT_BAC;
 8005e76:	687a      	ldr	r2, [r7, #4]
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	3380      	adds	r3, #128	@ 0x80
 8005e7c:	005b      	lsls	r3, r3, #1
 8005e7e:	4413      	add	r3, r2
 8005e80:	2212      	movs	r2, #18
 8005e82:	80da      	strh	r2, [r3, #6]
 8005e84:	e011      	b.n	8005eaa <inv_icm20948_base_control_init+0x72>
		else if(i == INV_SENSOR_BRING_TO_SEE)
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	2b0f      	cmp	r3, #15
 8005e8a:	d107      	bne.n	8005e9c <inv_icm20948_base_control_init+0x64>
			s->inv_dmp_odr_delays[i] = INV_ODR_DEFAULT_B2S;
 8005e8c:	687a      	ldr	r2, [r7, #4]
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	3380      	adds	r3, #128	@ 0x80
 8005e92:	005b      	lsls	r3, r3, #1
 8005e94:	4413      	add	r3, r2
 8005e96:	2212      	movs	r2, #18
 8005e98:	80da      	strh	r2, [r3, #6]
 8005e9a:	e006      	b.n	8005eaa <inv_icm20948_base_control_init+0x72>
		else
			s->inv_dmp_odr_delays[i] = INV_ODR_MIN_DELAY;
 8005e9c:	687a      	ldr	r2, [r7, #4]
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	3380      	adds	r3, #128	@ 0x80
 8005ea2:	005b      	lsls	r3, r3, #1
 8005ea4:	4413      	add	r3, r2
 8005ea6:	22c8      	movs	r2, #200	@ 0xc8
 8005ea8:	80da      	strh	r2, [r3, #6]
	for(i = 0; i < (sizeof(s->inv_dmp_odr_delays)/sizeof(unsigned short)); i++) {
 8005eaa:	68fb      	ldr	r3, [r7, #12]
 8005eac:	3301      	adds	r3, #1
 8005eae:	60fb      	str	r3, [r7, #12]
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	2b24      	cmp	r3, #36	@ 0x24
 8005eb4:	d9d0      	bls.n	8005e58 <inv_icm20948_base_control_init+0x20>
	}
	for(i = 0; i < (sizeof(s->inv_androidSensorsOdr_boundaries)/sizeof(s->inv_androidSensorsOdr_boundaries[0])); i++) {
 8005eb6:	2300      	movs	r3, #0
 8005eb8:	60fb      	str	r3, [r7, #12]
 8005eba:	e057      	b.n	8005f6c <inv_icm20948_base_control_init+0x134>
		if ((i == ANDROID_SENSOR_MAGNETIC_FIELD_UNCALIBRATED) || (i == ANDROID_SENSOR_GEOMAGNETIC_FIELD) ||
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	2b0e      	cmp	r3, #14
 8005ec0:	d008      	beq.n	8005ed4 <inv_icm20948_base_control_init+0x9c>
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	2b02      	cmp	r3, #2
 8005ec6:	d005      	beq.n	8005ed4 <inv_icm20948_base_control_init+0x9c>
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	2b22      	cmp	r3, #34	@ 0x22
 8005ecc:	d002      	beq.n	8005ed4 <inv_icm20948_base_control_init+0x9c>
		    (i == ANDROID_SENSOR_WAKEUP_MAGNETIC_FIELD_UNCALIBRATED) || (i == ANDROID_SENSOR_WAKEUP_MAGNETIC_FIELD)) {
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	2b18      	cmp	r3, #24
 8005ed2:	d10e      	bne.n	8005ef2 <inv_icm20948_base_control_init+0xba>
			s->inv_androidSensorsOdr_boundaries[i][0] = INV_MIN_ODR_CPASS;
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	68fa      	ldr	r2, [r7, #12]
 8005ed8:	325a      	adds	r2, #90	@ 0x5a
 8005eda:	210e      	movs	r1, #14
 8005edc:	f823 1022 	strh.w	r1, [r3, r2, lsl #2]
			s->inv_androidSensorsOdr_boundaries[i][1] = INV_MAX_ODR_CPASS;
 8005ee0:	687a      	ldr	r2, [r7, #4]
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	009b      	lsls	r3, r3, #2
 8005ee6:	4413      	add	r3, r2
 8005ee8:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8005eec:	f8a3 216a 	strh.w	r2, [r3, #362]	@ 0x16a
 8005ef0:	e039      	b.n	8005f66 <inv_icm20948_base_control_init+0x12e>
		} else if ((i == ANDROID_SENSOR_GAME_ROTATION_VECTOR) || (i == ANDROID_SENSOR_WAKEUP_GAME_ROTATION_VECTOR) ||
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	2b0f      	cmp	r3, #15
 8005ef6:	d01a      	beq.n	8005f2e <inv_icm20948_base_control_init+0xf6>
 8005ef8:	68fb      	ldr	r3, [r7, #12]
 8005efa:	2b23      	cmp	r3, #35	@ 0x23
 8005efc:	d017      	beq.n	8005f2e <inv_icm20948_base_control_init+0xf6>
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	2b09      	cmp	r3, #9
 8005f02:	d014      	beq.n	8005f2e <inv_icm20948_base_control_init+0xf6>
		           (i == ANDROID_SENSOR_GRAVITY) || (i == ANDROID_SENSOR_WAKEUP_GRAVITY) ||
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	2b1d      	cmp	r3, #29
 8005f08:	d011      	beq.n	8005f2e <inv_icm20948_base_control_init+0xf6>
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	2b0a      	cmp	r3, #10
 8005f0e:	d00e      	beq.n	8005f2e <inv_icm20948_base_control_init+0xf6>
		           (i == ANDROID_SENSOR_LINEAR_ACCELERATION) || (i == ANDROID_SENSOR_WAKEUP_LINEAR_ACCELERATION) ||
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	2b1e      	cmp	r3, #30
 8005f14:	d00b      	beq.n	8005f2e <inv_icm20948_base_control_init+0xf6>
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	2b0b      	cmp	r3, #11
 8005f1a:	d008      	beq.n	8005f2e <inv_icm20948_base_control_init+0xf6>
		           (i == ANDROID_SENSOR_ROTATION_VECTOR) || (i == ANDROID_SENSOR_WAKEUP_ROTATION_VECTOR) ||
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	2b1f      	cmp	r3, #31
 8005f20:	d005      	beq.n	8005f2e <inv_icm20948_base_control_init+0xf6>
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	2b03      	cmp	r3, #3
 8005f26:	d002      	beq.n	8005f2e <inv_icm20948_base_control_init+0xf6>
		           (i == ANDROID_SENSOR_ORIENTATION) || (i == ANDROID_SENSOR_WAKEUP_ORIENTATION)) {
 8005f28:	68fb      	ldr	r3, [r7, #12]
 8005f2a:	2b19      	cmp	r3, #25
 8005f2c:	d10d      	bne.n	8005f4a <inv_icm20948_base_control_init+0x112>
			s->inv_androidSensorsOdr_boundaries[i][0] = INV_MIN_ODR_GRV;
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	68fa      	ldr	r2, [r7, #12]
 8005f32:	325a      	adds	r2, #90	@ 0x5a
 8005f34:	2101      	movs	r1, #1
 8005f36:	f823 1022 	strh.w	r1, [r3, r2, lsl #2]
			s->inv_androidSensorsOdr_boundaries[i][1] = INV_MAX_ODR_GRV;
 8005f3a:	687a      	ldr	r2, [r7, #4]
 8005f3c:	68fb      	ldr	r3, [r7, #12]
 8005f3e:	009b      	lsls	r3, r3, #2
 8005f40:	4413      	add	r3, r2
 8005f42:	2214      	movs	r2, #20
 8005f44:	f8a3 216a 	strh.w	r2, [r3, #362]	@ 0x16a
 8005f48:	e00d      	b.n	8005f66 <inv_icm20948_base_control_init+0x12e>
		} else {
			s->inv_androidSensorsOdr_boundaries[i][0] = INV_MIN_ODR;
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	68fa      	ldr	r2, [r7, #12]
 8005f4e:	325a      	adds	r2, #90	@ 0x5a
 8005f50:	2101      	movs	r1, #1
 8005f52:	f823 1022 	strh.w	r1, [r3, r2, lsl #2]
			s->inv_androidSensorsOdr_boundaries[i][1] = INV_MAX_ODR;
 8005f56:	687a      	ldr	r2, [r7, #4]
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	009b      	lsls	r3, r3, #2
 8005f5c:	4413      	add	r3, r2
 8005f5e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8005f62:	f8a3 216a 	strh.w	r2, [r3, #362]	@ 0x16a
	for(i = 0; i < (sizeof(s->inv_androidSensorsOdr_boundaries)/sizeof(s->inv_androidSensorsOdr_boundaries[0])); i++) {
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	3301      	adds	r3, #1
 8005f6a:	60fb      	str	r3, [r7, #12]
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	2b32      	cmp	r3, #50	@ 0x32
 8005f70:	d9a4      	bls.n	8005ebc <inv_icm20948_base_control_init+0x84>
		}
	}
	s->lLastHwSmplrtDividerAcc = 0;
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	2200      	movs	r2, #0
 8005f76:	f8a3 2236 	strh.w	r2, [r3, #566]	@ 0x236
	s->lLastHwSmplrtDividerGyr = 0;
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	2200      	movs	r2, #0
 8005f7e:	f8a3 2238 	strh.w	r2, [r3, #568]	@ 0x238
	s->sBatchMode              = 0;
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	2200      	movs	r2, #0
 8005f86:	f883 223a 	strb.w	r2, [r3, #570]	@ 0x23a
	s->header2_count           = 0;
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	2200      	movs	r2, #0
 8005f8e:	f883 223b 	strb.w	r2, [r3, #571]	@ 0x23b
	s->mems_put_to_sleep       = 1;
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	2201      	movs	r2, #1
 8005f96:	f883 223c 	strb.w	r2, [r3, #572]	@ 0x23c
	s->smd_status              = 0;
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	2200      	movs	r2, #0
 8005f9e:	f8a3 223e 	strh.w	r2, [r3, #574]	@ 0x23e
	s->ped_int_status          = 0;
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	2200      	movs	r2, #0
 8005fa6:	f8a3 2240 	strh.w	r2, [r3, #576]	@ 0x240
	s->b2s_status              = 0;
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	2200      	movs	r2, #0
 8005fae:	f8a3 2156 	strh.w	r2, [r3, #342]	@ 0x156
	s->bac_request             = 0;
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	2200      	movs	r2, #0
 8005fb6:	f8a3 2242 	strh.w	r2, [r3, #578]	@ 0x242
	s->odr_acc_ms = INV_ODR_MIN_DELAY;
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	22c8      	movs	r2, #200	@ 0xc8
 8005fbe:	f8a3 2246 	strh.w	r2, [r3, #582]	@ 0x246
	//s->odr_acc_wom_ms = INV_ODR_MIN_DELAY;
	s->odr_racc_ms = INV_ODR_MIN_DELAY;
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	22c8      	movs	r2, #200	@ 0xc8
 8005fc6:	f8a3 2248 	strh.w	r2, [r3, #584]	@ 0x248
	s->odr_gyr_ms = INV_ODR_MIN_DELAY;
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	22c8      	movs	r2, #200	@ 0xc8
 8005fce:	f8a3 224a 	strh.w	r2, [r3, #586]	@ 0x24a
	s->odr_rgyr_ms = INV_ODR_MIN_DELAY;
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	22c8      	movs	r2, #200	@ 0xc8
 8005fd6:	f8a3 224c 	strh.w	r2, [r3, #588]	@ 0x24c

	return result;
 8005fda:	68bb      	ldr	r3, [r7, #8]
}
 8005fdc:	4618      	mov	r0, r3
 8005fde:	3710      	adds	r7, #16
 8005fe0:	46bd      	mov	sp, r7
 8005fe2:	bd80      	pop	{r7, pc}

08005fe4 <inv_set_hw_smplrt_dmp_odrs>:

static int inv_set_hw_smplrt_dmp_odrs(struct inv_icm20948 * s)
{
 8005fe4:	b580      	push	{r7, lr}
 8005fe6:	b09c      	sub	sp, #112	@ 0x70
 8005fe8:	af00      	add	r7, sp, #0
 8005fea:	6078      	str	r0, [r7, #4]
	int result = 0;
 8005fec:	2300      	movs	r3, #0
 8005fee:	66fb      	str	r3, [r7, #108]	@ 0x6c
	unsigned short minDly, minDly_accel, minDly_gyro;
	unsigned short minDly_cpass;
	unsigned short minDly_pressure;
	unsigned short hw_smplrt_divider = 0;
 8005ff0:	2300      	movs	r3, #0
 8005ff2:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
	
	const MinDelayGenElementT MinDelayGenPressureList[] = {
 8005ff6:	4b45      	ldr	r3, [pc, #276]	@ (800610c <inv_set_hw_smplrt_dmp_odrs+0x128>)
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	65bb      	str	r3, [r7, #88]	@ 0x58
		{ANDROID_SENSOR_PRESSURE,                           INV_SENSOR_PRESSURE             },
		{ANDROID_SENSOR_WAKEUP_PRESSURE,                    INV_SENSOR_WAKEUP_PRESSURE      }
	};
	const MinDelayGenElementT MinDelayGenAccel2List[] = {
 8005ffc:	4a44      	ldr	r2, [pc, #272]	@ (8006110 <inv_set_hw_smplrt_dmp_odrs+0x12c>)
 8005ffe:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8006002:	ca07      	ldmia	r2, {r0, r1, r2}
 8006004:	c303      	stmia	r3!, {r0, r1}
 8006006:	801a      	strh	r2, [r3, #0]
		{ANDROID_SENSOR_WAKEUP_ACCELEROMETER,               INV_SENSOR_WAKEUP_ACCEL         },
		{ANDROID_SENSOR_RAW_ACCELEROMETER,                  INV_SENSOR_ACCEL                },
		{ANDROID_SENSOR_LINEAR_ACCELERATION,                INV_SENSOR_SIXQ_accel           },
		{ANDROID_SENSOR_WAKEUP_LINEAR_ACCELERATION,         INV_SENSOR_WAKEUP_SIXQ_accel    }
	};
	const MinDelayGenElementT MinDelayGenAccel3List[] = {
 8006008:	4b42      	ldr	r3, [pc, #264]	@ (8006114 <inv_set_hw_smplrt_dmp_odrs+0x130>)
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	64bb      	str	r3, [r7, #72]	@ 0x48
		{ANDROID_SENSOR_GEOMAGNETIC_ROTATION_VECTOR,        INV_SENSOR_GEOMAG               },
		{ANDROID_SENSOR_WAKEUP_GEOMAGNETIC_ROTATION_VECTOR, INV_SENSOR_WAKEUP_GEOMAG        }
	};
	const MinDelayGenElementT MinDelayGenAccel4List[] = {
 800600e:	4a42      	ldr	r2, [pc, #264]	@ (8006118 <inv_set_hw_smplrt_dmp_odrs+0x134>)
 8006010:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8006014:	ca07      	ldmia	r2, {r0, r1, r2}
 8006016:	c303      	stmia	r3!, {r0, r1}
 8006018:	801a      	strh	r2, [r3, #0]
		{ANDROID_SENSOR_STEP_COUNTER,                       INV_SENSOR_STEP_COUNTER         },
		{ANDROID_SENSOR_WAKEUP_STEP_DETECTOR,               INV_SENSOR_WAKEUP_STEP_COUNTER  },
		{ANDROID_SENSOR_WAKEUP_STEP_COUNTER,                INV_SENSOR_WAKEUP_STEP_COUNTER  },
		{ANDROID_SENSOR_WAKEUP_SIGNIFICANT_MOTION,          INV_SENSOR_WAKEUP_STEP_COUNTER  }
	};
	const MinDelayGenElementT MinDelayGenGyro2List[] = {
 800601a:	4a40      	ldr	r2, [pc, #256]	@ (800611c <inv_set_hw_smplrt_dmp_odrs+0x138>)
 800601c:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8006020:	ca07      	ldmia	r2, {r0, r1, r2}
 8006022:	c303      	stmia	r3!, {r0, r1}
 8006024:	801a      	strh	r2, [r3, #0]
		{ANDROID_SENSOR_WAKEUP_GYROSCOPE_UNCALIBRATED,      INV_SENSOR_WAKEUP_GYRO          },
		{ANDROID_SENSOR_GYROSCOPE,                          INV_SENSOR_CALIB_GYRO           },
		{ANDROID_SENSOR_RAW_GYROSCOPE,                      INV_SENSOR_GYRO           },
		{ANDROID_SENSOR_WAKEUP_GYROSCOPE,                   INV_SENSOR_WAKEUP_CALIB_GYRO    }
	};
	const MinDelayGenElementT MinDelayGenGyro3List[] = {
 8006026:	4b3e      	ldr	r3, [pc, #248]	@ (8006120 <inv_set_hw_smplrt_dmp_odrs+0x13c>)
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	62fb      	str	r3, [r7, #44]	@ 0x2c
		{ANDROID_SENSOR_GYROSCOPE,                          INV_SENSOR_CALIB_GYRO           },
		{ANDROID_SENSOR_WAKEUP_GYROSCOPE,                   INV_SENSOR_WAKEUP_CALIB_GYRO    }
	};
	const MinDelayGenElementT MinDelayGenGyro4List[] = {
 800602c:	4a3d      	ldr	r2, [pc, #244]	@ (8006124 <inv_set_hw_smplrt_dmp_odrs+0x140>)
 800602e:	f107 0320 	add.w	r3, r7, #32
 8006032:	ca07      	ldmia	r2, {r0, r1, r2}
 8006034:	e883 0007 	stmia.w	r3, {r0, r1, r2}
		{ANDROID_SENSOR_LINEAR_ACCELERATION,                INV_SENSOR_SIXQ                 },
		{ANDROID_SENSOR_WAKEUP_GRAVITY,                     INV_SENSOR_WAKEUP_SIXQ          },
		{ANDROID_SENSOR_WAKEUP_GAME_ROTATION_VECTOR,        INV_SENSOR_WAKEUP_SIXQ          },
		{ANDROID_SENSOR_WAKEUP_LINEAR_ACCELERATION,         INV_SENSOR_WAKEUP_SIXQ          }
	};
	const MinDelayGenElementT MinDelayGenGyro5List[] = {
 8006038:	4a3b      	ldr	r2, [pc, #236]	@ (8006128 <inv_set_hw_smplrt_dmp_odrs+0x144>)
 800603a:	f107 0318 	add.w	r3, r7, #24
 800603e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8006042:	e883 0003 	stmia.w	r3, {r0, r1}
		{ANDROID_SENSOR_ORIENTATION,                        INV_SENSOR_NINEQ                },
		{ANDROID_SENSOR_ROTATION_VECTOR,                    INV_SENSOR_NINEQ                },
		{ANDROID_SENSOR_WAKEUP_ORIENTATION,                 INV_SENSOR_WAKEUP_NINEQ         },
		{ANDROID_SENSOR_WAKEUP_ROTATION_VECTOR,             INV_SENSOR_WAKEUP_NINEQ         }
	};
	const MinDelayGenElementT MinDelayGenCpass2List[] = {
 8006046:	4b39      	ldr	r3, [pc, #228]	@ (800612c <inv_set_hw_smplrt_dmp_odrs+0x148>)
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	617b      	str	r3, [r7, #20]
		{ANDROID_SENSOR_MAGNETIC_FIELD_UNCALIBRATED,        INV_SENSOR_COMPASS              },
		{ANDROID_SENSOR_WAKEUP_MAGNETIC_FIELD_UNCALIBRATED,	INV_SENSOR_WAKEUP_COMPASS       }
	};
	const MinDelayGenElementT MinDelayGenCpass3List[] = {
 800604c:	4b38      	ldr	r3, [pc, #224]	@ (8006130 <inv_set_hw_smplrt_dmp_odrs+0x14c>)
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	613b      	str	r3, [r7, #16]
		{ANDROID_SENSOR_GEOMAGNETIC_FIELD,                  INV_SENSOR_CALIB_COMPASS        },
		{ANDROID_SENSOR_WAKEUP_MAGNETIC_FIELD,              INV_SENSOR_WAKEUP_CALIB_COMPASS }
	};
	const MinDelayGenElementT MinDelayGenPressure2List[] = {
 8006052:	4b2e      	ldr	r3, [pc, #184]	@ (800610c <inv_set_hw_smplrt_dmp_odrs+0x128>)
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	60fb      	str	r3, [r7, #12]
		{ANDROID_SENSOR_PRESSURE,                           INV_SENSOR_PRESSURE             },
		{ANDROID_SENSOR_WAKEUP_PRESSURE,                    INV_SENSOR_WAKEUP_PRESSURE      }
	};
	
	// Engine ACCEL Based
	minDly_accel = getMinDlyAccel(s);
 8006058:	6878      	ldr	r0, [r7, #4]
 800605a:	f7ff fdab 	bl	8005bb4 <getMinDlyAccel>
 800605e:	4603      	mov	r3, r0
 8006060:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a

	// Engine Gyro Based
	minDly_gyro  = getMinDlyGyro(s);
 8006064:	6878      	ldr	r0, [r7, #4]
 8006066:	f7ff fe43 	bl	8005cf0 <getMinDlyGyro>
 800606a:	4603      	mov	r3, r0
 800606c:	f8a7 3068 	strh.w	r3, [r7, #104]	@ 0x68

	// Engine Cpass Based	
	minDly_cpass = getMinDlyCompass(s);
 8006070:	6878      	ldr	r0, [r7, #4]
 8006072:	f7ff fe9f 	bl	8005db4 <getMinDlyCompass>
 8006076:	4603      	mov	r3, r0
 8006078:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66

	// Engine Pressure Based	
	minDly_pressure	=	MinDelayGen	(s, MinDelayGenPressureList);
 800607c:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8006080:	2202      	movs	r2, #2
 8006082:	4619      	mov	r1, r3
 8006084:	6878      	ldr	r0, [r7, #4]
 8006086:	f7ff fd09 	bl	8005a9c <MinDelayGenActual>
 800608a:	4603      	mov	r3, r0
 800608c:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64

	// get min delay of all enabled sensors of all sensor engine groups
	minDly = min(minDly_gyro, minDly_accel);
 8006090:	f8b7 206a 	ldrh.w	r2, [r7, #106]	@ 0x6a
 8006094:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 8006098:	4293      	cmp	r3, r2
 800609a:	bf28      	it	cs
 800609c:	4613      	movcs	r3, r2
 800609e:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60
	minDly = min(minDly, minDly_cpass);
 80060a2:	f8b7 2066 	ldrh.w	r2, [r7, #102]	@ 0x66
 80060a6:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 80060aa:	4293      	cmp	r3, r2
 80060ac:	bf28      	it	cs
 80060ae:	4613      	movcs	r3, r2
 80060b0:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60
	minDly = min(minDly, minDly_pressure);
 80060b4:	f8b7 2064 	ldrh.w	r2, [r7, #100]	@ 0x64
 80060b8:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 80060bc:	4293      	cmp	r3, r2
 80060be:	bf28      	it	cs
 80060c0:	4613      	movcs	r3, r2
 80060c2:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60
	
	// switch between low power and low noise at 500Hz boundary
	if (minDly != 0xFFFF) {
 80060c6:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 80060ca:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80060ce:	4293      	cmp	r3, r2
 80060d0:	d030      	beq.n	8006134 <inv_set_hw_smplrt_dmp_odrs+0x150>
		// above 500Hz boundary, force LN mode
		if (minDly==1) {
 80060d2:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 80060d6:	2b01      	cmp	r3, #1
 80060d8:	d10b      	bne.n	80060f2 <inv_set_hw_smplrt_dmp_odrs+0x10e>
			if (s->base_state.chip_lp_ln_mode == CHIP_LOW_POWER_ICM20948) {
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	7e5b      	ldrb	r3, [r3, #25]
 80060de:	2b01      	cmp	r3, #1
 80060e0:	d134      	bne.n	800614c <inv_set_hw_smplrt_dmp_odrs+0x168>
				s->go_back_lp_when_odr_low = 1;
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	2201      	movs	r2, #1
 80060e6:	f883 2244 	strb.w	r2, [r3, #580]	@ 0x244
				inv_icm20948_enter_low_noise_mode(s);
 80060ea:	6878      	ldr	r0, [r7, #4]
 80060ec:	f001 fdf5 	bl	8007cda <inv_icm20948_enter_low_noise_mode>
 80060f0:	e02c      	b.n	800614c <inv_set_hw_smplrt_dmp_odrs+0x168>
			}
		} else { // below 500 Hz boundary, go back to originally requested mode
			if (s->go_back_lp_when_odr_low) {
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	f893 3244 	ldrb.w	r3, [r3, #580]	@ 0x244
 80060f8:	2b00      	cmp	r3, #0
 80060fa:	d027      	beq.n	800614c <inv_set_hw_smplrt_dmp_odrs+0x168>
				s->go_back_lp_when_odr_low = 0;
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	2200      	movs	r2, #0
 8006100:	f883 2244 	strb.w	r2, [r3, #580]	@ 0x244
				inv_icm20948_enter_duty_cycle_mode(s);
 8006104:	6878      	ldr	r0, [r7, #4]
 8006106:	f001 fdd3 	bl	8007cb0 <inv_icm20948_enter_duty_cycle_mode>
 800610a:	e01f      	b.n	800614c <inv_set_hw_smplrt_dmp_odrs+0x168>
 800610c:	0801abe8 	.word	0x0801abe8
 8006110:	0801abec 	.word	0x0801abec
 8006114:	0801abf8 	.word	0x0801abf8
 8006118:	0801abfc 	.word	0x0801abfc
 800611c:	0801ac08 	.word	0x0801ac08
 8006120:	0801ac14 	.word	0x0801ac14
 8006124:	0801ac18 	.word	0x0801ac18
 8006128:	0801ac24 	.word	0x0801ac24
 800612c:	0801ac2c 	.word	0x0801ac2c
 8006130:	0801ac30 	.word	0x0801ac30
			}	
		}
	} else // all sensors are turned OFF, force originally requested mode
	{
		if (s->go_back_lp_when_odr_low) {
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	f893 3244 	ldrb.w	r3, [r3, #580]	@ 0x244
 800613a:	2b00      	cmp	r3, #0
 800613c:	d006      	beq.n	800614c <inv_set_hw_smplrt_dmp_odrs+0x168>
			s->go_back_lp_when_odr_low = 0;
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	2200      	movs	r2, #0
 8006142:	f883 2244 	strb.w	r2, [r3, #580]	@ 0x244
			inv_icm20948_enter_duty_cycle_mode(s);
 8006146:	6878      	ldr	r0, [r7, #4]
 8006148:	f001 fdb2 	bl	8007cb0 <inv_icm20948_enter_duty_cycle_mode>
		}
	}
	
	if (minDly_accel != 0xFFFF)    minDly_accel = minDly;
 800614c:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 8006150:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8006154:	4293      	cmp	r3, r2
 8006156:	d003      	beq.n	8006160 <inv_set_hw_smplrt_dmp_odrs+0x17c>
 8006158:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 800615c:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
	if (minDly_gyro  != 0xFFFF)    minDly_gyro  = minDly;
 8006160:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 8006164:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8006168:	4293      	cmp	r3, r2
 800616a:	d003      	beq.n	8006174 <inv_set_hw_smplrt_dmp_odrs+0x190>
 800616c:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 8006170:	f8a7 3068 	strh.w	r3, [r7, #104]	@ 0x68
	if (minDly_cpass != 0xFFFF)    minDly_cpass = minDly;
 8006174:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 8006178:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800617c:	4293      	cmp	r3, r2
 800617e:	d003      	beq.n	8006188 <inv_set_hw_smplrt_dmp_odrs+0x1a4>
 8006180:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 8006184:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
	if (minDly_pressure != 0xFFFF) minDly_pressure = minDly;
 8006188:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 800618c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8006190:	4293      	cmp	r3, r2
 8006192:	d003      	beq.n	800619c <inv_set_hw_smplrt_dmp_odrs+0x1b8>
 8006194:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 8006198:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64

	if (s->bac_request != 0) {
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	f8b3 3242 	ldrh.w	r3, [r3, #578]	@ 0x242
 80061a2:	2b00      	cmp	r3, #0
 80061a4:	d035      	beq.n	8006212 <inv_set_hw_smplrt_dmp_odrs+0x22e>
		unsigned short lBACMinDly = min(INV_ODR_DEFAULT_BAC, minDly_accel);
 80061a6:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 80061aa:	2b12      	cmp	r3, #18
 80061ac:	bf28      	it	cs
 80061ae:	2312      	movcs	r3, #18
 80061b0:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
		// estimate closest decimator value to have 56Hz multiple and apply it
		lBACMinDly = 1000/(get_multiple_56_rate(lBACMinDly));
 80061b4:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 80061b8:	4618      	mov	r0, r3
 80061ba:	f000 f9d3 	bl	8006564 <get_multiple_56_rate>
 80061be:	4603      	mov	r3, r0
 80061c0:	461a      	mov	r2, r3
 80061c2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80061c6:	fb93 f3f2 	sdiv	r3, r3, r2
 80061ca:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
		dmp_icm20948_set_bac_rate(s, get_multiple_56_rate(lBACMinDly));
 80061ce:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 80061d2:	4618      	mov	r0, r3
 80061d4:	f000 f9c6 	bl	8006564 <get_multiple_56_rate>
 80061d8:	4603      	mov	r3, r0
 80061da:	4619      	mov	r1, r3
 80061dc:	6878      	ldr	r0, [r7, #4]
 80061de:	f004 fbc5 	bl	800a96c <dmp_icm20948_set_bac_rate>
		minDly_accel = lBACMinDly;
 80061e2:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 80061e6:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
		hw_smplrt_divider = SampleRateDividerGet(minDly_accel);
 80061ea:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 80061ee:	4618      	mov	r0, r3
 80061f0:	f7ff fcc2 	bl	8005b78 <SampleRateDividerGet>
 80061f4:	4603      	mov	r3, r0
 80061f6:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
		result |= DividerRateSet(s, lBACMinDly, hw_smplrt_divider, INV_SENSOR_ACTIVITY_CLASSIFIER);
 80061fa:	f8b7 2062 	ldrh.w	r2, [r7, #98]	@ 0x62
 80061fe:	f8b7 105e 	ldrh.w	r1, [r7, #94]	@ 0x5e
 8006202:	230d      	movs	r3, #13
 8006204:	6878      	ldr	r0, [r7, #4]
 8006206:	f7ff fc77 	bl	8005af8 <DividerRateSet>
 800620a:	4602      	mov	r2, r0
 800620c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800620e:	4313      	orrs	r3, r2
 8006210:	66fb      	str	r3, [r7, #108]	@ 0x6c
	}
	if (s->b2s_status != 0) {
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	f8b3 3156 	ldrh.w	r3, [r3, #342]	@ 0x156
 8006218:	2b00      	cmp	r3, #0
 800621a:	d035      	beq.n	8006288 <inv_set_hw_smplrt_dmp_odrs+0x2a4>
		unsigned short lB2SMinDly = min(INV_ODR_DEFAULT_B2S, minDly_accel);
 800621c:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 8006220:	2b12      	cmp	r3, #18
 8006222:	bf28      	it	cs
 8006224:	2312      	movcs	r3, #18
 8006226:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
		lB2SMinDly = 1000/(get_multiple_56_rate(lB2SMinDly));
 800622a:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 800622e:	4618      	mov	r0, r3
 8006230:	f000 f998 	bl	8006564 <get_multiple_56_rate>
 8006234:	4603      	mov	r3, r0
 8006236:	461a      	mov	r2, r3
 8006238:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800623c:	fb93 f3f2 	sdiv	r3, r3, r2
 8006240:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
		dmp_icm20948_set_b2s_rate(s, get_multiple_56_rate(lB2SMinDly));
 8006244:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 8006248:	4618      	mov	r0, r3
 800624a:	f000 f98b 	bl	8006564 <get_multiple_56_rate>
 800624e:	4603      	mov	r3, r0
 8006250:	4619      	mov	r1, r3
 8006252:	6878      	ldr	r0, [r7, #4]
 8006254:	f004 fbd5 	bl	800aa02 <dmp_icm20948_set_b2s_rate>
		minDly_accel = lB2SMinDly;
 8006258:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 800625c:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
		hw_smplrt_divider = SampleRateDividerGet(minDly_accel);
 8006260:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 8006264:	4618      	mov	r0, r3
 8006266:	f7ff fc87 	bl	8005b78 <SampleRateDividerGet>
 800626a:	4603      	mov	r3, r0
 800626c:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
		result |= DividerRateSet(s, lB2SMinDly, hw_smplrt_divider, INV_SENSOR_BRING_TO_SEE);
 8006270:	f8b7 2062 	ldrh.w	r2, [r7, #98]	@ 0x62
 8006274:	f8b7 105c 	ldrh.w	r1, [r7, #92]	@ 0x5c
 8006278:	230f      	movs	r3, #15
 800627a:	6878      	ldr	r0, [r7, #4]
 800627c:	f7ff fc3c 	bl	8005af8 <DividerRateSet>
 8006280:	4602      	mov	r2, r0
 8006282:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006284:	4313      	orrs	r3, r2
 8006286:	66fb      	str	r3, [r7, #108]	@ 0x6c
	}

	// set odrs for each enabled sensors

	// Engine ACCEL Based
	if (minDly_accel != 0xFFFF)	{ // 0xFFFF -- none accel based sensor enable
 8006288:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 800628c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8006290:	4293      	cmp	r3, r2
 8006292:	d06d      	beq.n	8006370 <inv_set_hw_smplrt_dmp_odrs+0x38c>
		hw_smplrt_divider = SampleRateDividerGet(minDly_accel);
 8006294:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 8006298:	4618      	mov	r0, r3
 800629a:	f7ff fc6d 	bl	8005b78 <SampleRateDividerGet>
 800629e:	4603      	mov	r3, r0
 80062a0:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62

		if (hw_smplrt_divider != s->lLastHwSmplrtDividerAcc) {
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	f8b3 3236 	ldrh.w	r3, [r3, #566]	@ 0x236
 80062aa:	f8b7 2062 	ldrh.w	r2, [r7, #98]	@ 0x62
 80062ae:	429a      	cmp	r2, r3
 80062b0:	d025      	beq.n	80062fe <inv_set_hw_smplrt_dmp_odrs+0x31a>
			
			result |= inv_icm20948_ctrl_set_accel_quaternion_gain(s, hw_smplrt_divider);
 80062b2:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 80062b6:	4619      	mov	r1, r3
 80062b8:	6878      	ldr	r0, [r7, #4]
 80062ba:	f001 f9c5 	bl	8007648 <inv_icm20948_ctrl_set_accel_quaternion_gain>
 80062be:	4602      	mov	r2, r0
 80062c0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80062c2:	4313      	orrs	r3, r2
 80062c4:	66fb      	str	r3, [r7, #108]	@ 0x6c
			result |= inv_icm20948_ctrl_set_accel_cal_params(s, hw_smplrt_divider);
 80062c6:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 80062ca:	4619      	mov	r1, r3
 80062cc:	6878      	ldr	r0, [r7, #4]
 80062ce:	f001 fa0d 	bl	80076ec <inv_icm20948_ctrl_set_accel_cal_params>
 80062d2:	4602      	mov	r2, r0
 80062d4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80062d6:	4313      	orrs	r3, r2
 80062d8:	66fb      	str	r3, [r7, #108]	@ 0x6c
			result |= inv_icm20948_set_accel_divider(s, hw_smplrt_divider - 1);
 80062da:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 80062de:	3b01      	subs	r3, #1
 80062e0:	b29b      	uxth	r3, r3
 80062e2:	b21b      	sxth	r3, r3
 80062e4:	4619      	mov	r1, r3
 80062e6:	6878      	ldr	r0, [r7, #4]
 80062e8:	f001 fee0 	bl	80080ac <inv_icm20948_set_accel_divider>
 80062ec:	4602      	mov	r2, r0
 80062ee:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80062f0:	4313      	orrs	r3, r2
 80062f2:	66fb      	str	r3, [r7, #108]	@ 0x6c
			s->lLastHwSmplrtDividerAcc = hw_smplrt_divider;
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	f8b7 2062 	ldrh.w	r2, [r7, #98]	@ 0x62
 80062fa:	f8a3 2236 	strh.w	r2, [r3, #566]	@ 0x236
		}

		result |= DividerRateSet(s, MinDelayGen(s, MinDelayGenAccel2List), hw_smplrt_divider, INV_SENSOR_ACCEL);
 80062fe:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8006302:	2205      	movs	r2, #5
 8006304:	4619      	mov	r1, r3
 8006306:	6878      	ldr	r0, [r7, #4]
 8006308:	f7ff fbc8 	bl	8005a9c <MinDelayGenActual>
 800630c:	4603      	mov	r3, r0
 800630e:	4619      	mov	r1, r3
 8006310:	f8b7 2062 	ldrh.w	r2, [r7, #98]	@ 0x62
 8006314:	2300      	movs	r3, #0
 8006316:	6878      	ldr	r0, [r7, #4]
 8006318:	f7ff fbee 	bl	8005af8 <DividerRateSet>
 800631c:	4602      	mov	r2, r0
 800631e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006320:	4313      	orrs	r3, r2
 8006322:	66fb      	str	r3, [r7, #108]	@ 0x6c
		result |= DividerRateSet(s, MinDelayGen(s, MinDelayGenAccel3List), hw_smplrt_divider, INV_SENSOR_GEOMAG);
 8006324:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8006328:	2202      	movs	r2, #2
 800632a:	4619      	mov	r1, r3
 800632c:	6878      	ldr	r0, [r7, #4]
 800632e:	f7ff fbb5 	bl	8005a9c <MinDelayGenActual>
 8006332:	4603      	mov	r3, r0
 8006334:	4619      	mov	r1, r3
 8006336:	f8b7 2062 	ldrh.w	r2, [r7, #98]	@ 0x62
 800633a:	2307      	movs	r3, #7
 800633c:	6878      	ldr	r0, [r7, #4]
 800633e:	f7ff fbdb 	bl	8005af8 <DividerRateSet>
 8006342:	4602      	mov	r2, r0
 8006344:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006346:	4313      	orrs	r3, r2
 8006348:	66fb      	str	r3, [r7, #108]	@ 0x6c
		result |= DividerRateSet(s, MinDelayGen(s, MinDelayGenAccel4List), hw_smplrt_divider, INV_SENSOR_STEP_COUNTER);
 800634a:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800634e:	2205      	movs	r2, #5
 8006350:	4619      	mov	r1, r3
 8006352:	6878      	ldr	r0, [r7, #4]
 8006354:	f7ff fba2 	bl	8005a9c <MinDelayGenActual>
 8006358:	4603      	mov	r3, r0
 800635a:	4619      	mov	r1, r3
 800635c:	f8b7 2062 	ldrh.w	r2, [r7, #98]	@ 0x62
 8006360:	230c      	movs	r3, #12
 8006362:	6878      	ldr	r0, [r7, #4]
 8006364:	f7ff fbc8 	bl	8005af8 <DividerRateSet>
 8006368:	4602      	mov	r2, r0
 800636a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800636c:	4313      	orrs	r3, r2
 800636e:	66fb      	str	r3, [r7, #108]	@ 0x6c
		
	}

	// Engine Gyro Based
	if (minDly_gyro != 0xFFFF) { // 0xFFFF -- none gyro based sensor enable
 8006370:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 8006374:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8006378:	4293      	cmp	r3, r2
 800637a:	d06c      	beq.n	8006456 <inv_set_hw_smplrt_dmp_odrs+0x472>
		hw_smplrt_divider = SampleRateDividerGet(minDly_gyro);
 800637c:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 8006380:	4618      	mov	r0, r3
 8006382:	f7ff fbf9 	bl	8005b78 <SampleRateDividerGet>
 8006386:	4603      	mov	r3, r0
 8006388:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62

		if (hw_smplrt_divider != s->lLastHwSmplrtDividerGyr) {
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	f8b3 3238 	ldrh.w	r3, [r3, #568]	@ 0x238
 8006392:	f8b7 2062 	ldrh.w	r2, [r7, #98]	@ 0x62
 8006396:	429a      	cmp	r2, r3
 8006398:	d011      	beq.n	80063be <inv_set_hw_smplrt_dmp_odrs+0x3da>
			result |= inv_icm20948_set_gyro_divider(s, (unsigned char)(hw_smplrt_divider - 1));
 800639a:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 800639e:	b2db      	uxtb	r3, r3
 80063a0:	3b01      	subs	r3, #1
 80063a2:	b2db      	uxtb	r3, r3
 80063a4:	4619      	mov	r1, r3
 80063a6:	6878      	ldr	r0, [r7, #4]
 80063a8:	f001 fe3a 	bl	8008020 <inv_icm20948_set_gyro_divider>
 80063ac:	4602      	mov	r2, r0
 80063ae:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80063b0:	4313      	orrs	r3, r2
 80063b2:	66fb      	str	r3, [r7, #108]	@ 0x6c
			s->lLastHwSmplrtDividerGyr = hw_smplrt_divider;
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	f8b7 2062 	ldrh.w	r2, [r7, #98]	@ 0x62
 80063ba:	f8a3 2238 	strh.w	r2, [r3, #568]	@ 0x238
		}

		result |= DividerRateSet(s, MinDelayGen(s, MinDelayGenGyro2List), hw_smplrt_divider, INV_SENSOR_GYRO);
 80063be:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80063c2:	2205      	movs	r2, #5
 80063c4:	4619      	mov	r1, r3
 80063c6:	6878      	ldr	r0, [r7, #4]
 80063c8:	f7ff fb68 	bl	8005a9c <MinDelayGenActual>
 80063cc:	4603      	mov	r3, r0
 80063ce:	4619      	mov	r1, r3
 80063d0:	f8b7 2062 	ldrh.w	r2, [r7, #98]	@ 0x62
 80063d4:	2301      	movs	r3, #1
 80063d6:	6878      	ldr	r0, [r7, #4]
 80063d8:	f7ff fb8e 	bl	8005af8 <DividerRateSet>
 80063dc:	4602      	mov	r2, r0
 80063de:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80063e0:	4313      	orrs	r3, r2
 80063e2:	66fb      	str	r3, [r7, #108]	@ 0x6c
		result |= DividerRateSet(s, MinDelayGen(s, MinDelayGenGyro3List), hw_smplrt_divider, INV_SENSOR_CALIB_GYRO);
 80063e4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80063e8:	2202      	movs	r2, #2
 80063ea:	4619      	mov	r1, r3
 80063ec:	6878      	ldr	r0, [r7, #4]
 80063ee:	f7ff fb55 	bl	8005a9c <MinDelayGenActual>
 80063f2:	4603      	mov	r3, r0
 80063f4:	4619      	mov	r1, r3
 80063f6:	f8b7 2062 	ldrh.w	r2, [r7, #98]	@ 0x62
 80063fa:	230a      	movs	r3, #10
 80063fc:	6878      	ldr	r0, [r7, #4]
 80063fe:	f7ff fb7b 	bl	8005af8 <DividerRateSet>
 8006402:	4602      	mov	r2, r0
 8006404:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006406:	4313      	orrs	r3, r2
 8006408:	66fb      	str	r3, [r7, #108]	@ 0x6c
		result |= DividerRateSet(s, MinDelayGen(s, MinDelayGenGyro4List), hw_smplrt_divider, INV_SENSOR_SIXQ);
 800640a:	f107 0320 	add.w	r3, r7, #32
 800640e:	2206      	movs	r2, #6
 8006410:	4619      	mov	r1, r3
 8006412:	6878      	ldr	r0, [r7, #4]
 8006414:	f7ff fb42 	bl	8005a9c <MinDelayGenActual>
 8006418:	4603      	mov	r3, r0
 800641a:	4619      	mov	r1, r3
 800641c:	f8b7 2062 	ldrh.w	r2, [r7, #98]	@ 0x62
 8006420:	2305      	movs	r3, #5
 8006422:	6878      	ldr	r0, [r7, #4]
 8006424:	f7ff fb68 	bl	8005af8 <DividerRateSet>
 8006428:	4602      	mov	r2, r0
 800642a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800642c:	4313      	orrs	r3, r2
 800642e:	66fb      	str	r3, [r7, #108]	@ 0x6c
		result |= DividerRateSet(s, MinDelayGen(s, MinDelayGenGyro5List), hw_smplrt_divider, INV_SENSOR_NINEQ);
 8006430:	f107 0318 	add.w	r3, r7, #24
 8006434:	2204      	movs	r2, #4
 8006436:	4619      	mov	r1, r3
 8006438:	6878      	ldr	r0, [r7, #4]
 800643a:	f7ff fb2f 	bl	8005a9c <MinDelayGenActual>
 800643e:	4603      	mov	r3, r0
 8006440:	4619      	mov	r1, r3
 8006442:	f8b7 2062 	ldrh.w	r2, [r7, #98]	@ 0x62
 8006446:	2306      	movs	r3, #6
 8006448:	6878      	ldr	r0, [r7, #4]
 800644a:	f7ff fb55 	bl	8005af8 <DividerRateSet>
 800644e:	4602      	mov	r2, r0
 8006450:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006452:	4313      	orrs	r3, r2
 8006454:	66fb      	str	r3, [r7, #108]	@ 0x6c
	}

	// Engine Cpass and Pressure Based	
	if ((minDly_cpass != 0xFFFF) || (minDly_pressure != 0xFFFF)) {
 8006456:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 800645a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800645e:	4293      	cmp	r3, r2
 8006460:	d105      	bne.n	800646e <inv_set_hw_smplrt_dmp_odrs+0x48a>
 8006462:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 8006466:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800646a:	4293      	cmp	r3, r2
 800646c:	d075      	beq.n	800655a <inv_set_hw_smplrt_dmp_odrs+0x576>
		unsigned int lI2cEffectiveDivider = 0;
 800646e:	2300      	movs	r3, #0
 8006470:	60bb      	str	r3, [r7, #8]

		// if compass or pressure are alone, compute 1st stage divider, otherwise it will be taken from accel or gyro
		if ( (minDly_accel == 0xFFFF) && (minDly_gyro == 0xFFFF) )
 8006472:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 8006476:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800647a:	4293      	cmp	r3, r2
 800647c:	d10d      	bne.n	800649a <inv_set_hw_smplrt_dmp_odrs+0x4b6>
 800647e:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 8006482:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8006486:	4293      	cmp	r3, r2
 8006488:	d107      	bne.n	800649a <inv_set_hw_smplrt_dmp_odrs+0x4b6>
			hw_smplrt_divider = SampleRateDividerGet(minDly);
 800648a:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 800648e:	4618      	mov	r0, r3
 8006490:	f7ff fb72 	bl	8005b78 <SampleRateDividerGet>
 8006494:	4603      	mov	r3, r0
 8006496:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62

		// Apply compass or pressure ODR to I2C and get effective ODR
		// so that 2nd level of divider can take into account real frequency we can expect
		// to determine its divider value
		result |= inv_icm20948_secondary_set_odr(s, hw_smplrt_divider, &lI2cEffectiveDivider);
 800649a:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 800649e:	f107 0208 	add.w	r2, r7, #8
 80064a2:	4619      	mov	r1, r3
 80064a4:	6878      	ldr	r0, [r7, #4]
 80064a6:	f7ff fab5 	bl	8005a14 <inv_icm20948_secondary_set_odr>
 80064aa:	4602      	mov	r2, r0
 80064ac:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80064ae:	4313      	orrs	r3, r2
 80064b0:	66fb      	str	r3, [r7, #108]	@ 0x6c

		// if compass or pressure are alone, recompute 1st stage divider based on configured divider for I2C
		// otherwise divider is taken from accel or gyro, so there is no need to recompute effective divider value
		// based on the divider we just applied
		if ( (minDly_accel == 0xFFFF) && (minDly_gyro == 0xFFFF) )
 80064b2:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 80064b6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80064ba:	4293      	cmp	r3, r2
 80064bc:	d108      	bne.n	80064d0 <inv_set_hw_smplrt_dmp_odrs+0x4ec>
 80064be:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 80064c2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80064c6:	4293      	cmp	r3, r2
 80064c8:	d102      	bne.n	80064d0 <inv_set_hw_smplrt_dmp_odrs+0x4ec>
			hw_smplrt_divider = lI2cEffectiveDivider;
 80064ca:	68bb      	ldr	r3, [r7, #8]
 80064cc:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62

		if (minDly_cpass != 0xFFFF) {
 80064d0:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 80064d4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80064d8:	4293      	cmp	r3, r2
 80064da:	d025      	beq.n	8006528 <inv_set_hw_smplrt_dmp_odrs+0x544>
			result |= DividerRateSet(s, MinDelayGen(s, MinDelayGenCpass2List), hw_smplrt_divider, INV_SENSOR_COMPASS);
 80064dc:	f107 0314 	add.w	r3, r7, #20
 80064e0:	2202      	movs	r2, #2
 80064e2:	4619      	mov	r1, r3
 80064e4:	6878      	ldr	r0, [r7, #4]
 80064e6:	f7ff fad9 	bl	8005a9c <MinDelayGenActual>
 80064ea:	4603      	mov	r3, r0
 80064ec:	4619      	mov	r1, r3
 80064ee:	f8b7 2062 	ldrh.w	r2, [r7, #98]	@ 0x62
 80064f2:	2303      	movs	r3, #3
 80064f4:	6878      	ldr	r0, [r7, #4]
 80064f6:	f7ff faff 	bl	8005af8 <DividerRateSet>
 80064fa:	4602      	mov	r2, r0
 80064fc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80064fe:	4313      	orrs	r3, r2
 8006500:	66fb      	str	r3, [r7, #108]	@ 0x6c
			result |= DividerRateSet(s, MinDelayGen(s, MinDelayGenCpass3List), hw_smplrt_divider, INV_SENSOR_CALIB_COMPASS);
 8006502:	f107 0310 	add.w	r3, r7, #16
 8006506:	2202      	movs	r2, #2
 8006508:	4619      	mov	r1, r3
 800650a:	6878      	ldr	r0, [r7, #4]
 800650c:	f7ff fac6 	bl	8005a9c <MinDelayGenActual>
 8006510:	4603      	mov	r3, r0
 8006512:	4619      	mov	r1, r3
 8006514:	f8b7 2062 	ldrh.w	r2, [r7, #98]	@ 0x62
 8006518:	230b      	movs	r3, #11
 800651a:	6878      	ldr	r0, [r7, #4]
 800651c:	f7ff faec 	bl	8005af8 <DividerRateSet>
 8006520:	4602      	mov	r2, r0
 8006522:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006524:	4313      	orrs	r3, r2
 8006526:	66fb      	str	r3, [r7, #108]	@ 0x6c
		}

		if (minDly_pressure != 0xFFFF)
 8006528:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 800652c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8006530:	4293      	cmp	r3, r2
 8006532:	d012      	beq.n	800655a <inv_set_hw_smplrt_dmp_odrs+0x576>
			result |= DividerRateSet(s, MinDelayGen(s, MinDelayGenPressure2List), hw_smplrt_divider, INV_SENSOR_PRESSURE);
 8006534:	f107 030c 	add.w	r3, r7, #12
 8006538:	2202      	movs	r2, #2
 800653a:	4619      	mov	r1, r3
 800653c:	6878      	ldr	r0, [r7, #4]
 800653e:	f7ff faad 	bl	8005a9c <MinDelayGenActual>
 8006542:	4603      	mov	r3, r0
 8006544:	4619      	mov	r1, r3
 8006546:	f8b7 2062 	ldrh.w	r2, [r7, #98]	@ 0x62
 800654a:	2309      	movs	r3, #9
 800654c:	6878      	ldr	r0, [r7, #4]
 800654e:	f7ff fad3 	bl	8005af8 <DividerRateSet>
 8006552:	4602      	mov	r2, r0
 8006554:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006556:	4313      	orrs	r3, r2
 8006558:	66fb      	str	r3, [r7, #108]	@ 0x6c
	}

	return result;
 800655a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
}
 800655c:	4618      	mov	r0, r3
 800655e:	3770      	adds	r7, #112	@ 0x70
 8006560:	46bd      	mov	sp, r7
 8006562:	bd80      	pop	{r7, pc}

08006564 <get_multiple_56_rate>:

static short get_multiple_56_rate(unsigned short delayInMs)
{
 8006564:	b480      	push	{r7}
 8006566:	b085      	sub	sp, #20
 8006568:	af00      	add	r7, sp, #0
 800656a:	4603      	mov	r3, r0
 800656c:	80fb      	strh	r3, [r7, #6]
	short lfreq = 0;
 800656e:	2300      	movs	r3, #0
 8006570:	81fb      	strh	r3, [r7, #14]

	// > 1KHz
	if( delayInMs < 2 ){
 8006572:	88fb      	ldrh	r3, [r7, #6]
 8006574:	2b01      	cmp	r3, #1
 8006576:	d803      	bhi.n	8006580 <get_multiple_56_rate+0x1c>
	lfreq = DMP_ALGO_FREQ_900;
 8006578:	f44f 7361 	mov.w	r3, #900	@ 0x384
 800657c:	81fb      	strh	r3, [r7, #14]
 800657e:	e020      	b.n	80065c2 <get_multiple_56_rate+0x5e>
	}
	// 225Hz - 500Hz
	else if(( delayInMs >= 2 ) && ( delayInMs < 4 )){
 8006580:	88fb      	ldrh	r3, [r7, #6]
 8006582:	2b01      	cmp	r3, #1
 8006584:	d906      	bls.n	8006594 <get_multiple_56_rate+0x30>
 8006586:	88fb      	ldrh	r3, [r7, #6]
 8006588:	2b03      	cmp	r3, #3
 800658a:	d803      	bhi.n	8006594 <get_multiple_56_rate+0x30>
	lfreq = DMP_ALGO_FREQ_450;
 800658c:	f44f 73e1 	mov.w	r3, #450	@ 0x1c2
 8006590:	81fb      	strh	r3, [r7, #14]
 8006592:	e016      	b.n	80065c2 <get_multiple_56_rate+0x5e>
	}
	// 112Hz - 225Hz
	else if(( delayInMs >= 4 ) && ( delayInMs < 8 )){
 8006594:	88fb      	ldrh	r3, [r7, #6]
 8006596:	2b03      	cmp	r3, #3
 8006598:	d905      	bls.n	80065a6 <get_multiple_56_rate+0x42>
 800659a:	88fb      	ldrh	r3, [r7, #6]
 800659c:	2b07      	cmp	r3, #7
 800659e:	d802      	bhi.n	80065a6 <get_multiple_56_rate+0x42>
	lfreq = DMP_ALGO_FREQ_225;
 80065a0:	23e1      	movs	r3, #225	@ 0xe1
 80065a2:	81fb      	strh	r3, [r7, #14]
 80065a4:	e00d      	b.n	80065c2 <get_multiple_56_rate+0x5e>
	}
	// 56Hz - 112Hz
	else if(( delayInMs >= 8 ) && ( delayInMs < 17 )){
 80065a6:	88fb      	ldrh	r3, [r7, #6]
 80065a8:	2b07      	cmp	r3, #7
 80065aa:	d905      	bls.n	80065b8 <get_multiple_56_rate+0x54>
 80065ac:	88fb      	ldrh	r3, [r7, #6]
 80065ae:	2b10      	cmp	r3, #16
 80065b0:	d802      	bhi.n	80065b8 <get_multiple_56_rate+0x54>
	lfreq = DMP_ALGO_FREQ_112;
 80065b2:	2370      	movs	r3, #112	@ 0x70
 80065b4:	81fb      	strh	r3, [r7, #14]
 80065b6:	e004      	b.n	80065c2 <get_multiple_56_rate+0x5e>
	}
	// < 56Hz
	else if(delayInMs >= 17){
 80065b8:	88fb      	ldrh	r3, [r7, #6]
 80065ba:	2b10      	cmp	r3, #16
 80065bc:	d901      	bls.n	80065c2 <get_multiple_56_rate+0x5e>
	lfreq = DMP_ALGO_FREQ_56;
 80065be:	2338      	movs	r3, #56	@ 0x38
 80065c0:	81fb      	strh	r3, [r7, #14]
	}
	
	return lfreq;
 80065c2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 80065c6:	4618      	mov	r0, r3
 80065c8:	3714      	adds	r7, #20
 80065ca:	46bd      	mov	sp, r7
 80065cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065d0:	4770      	bx	lr
	...

080065d4 <inv_icm20948_set_odr>:

int inv_icm20948_set_odr(struct inv_icm20948 * s, unsigned char androidSensor, unsigned short delayInMs)
{
 80065d4:	b590      	push	{r4, r7, lr}
 80065d6:	b085      	sub	sp, #20
 80065d8:	af00      	add	r7, sp, #0
 80065da:	6078      	str	r0, [r7, #4]
 80065dc:	460b      	mov	r3, r1
 80065de:	70fb      	strb	r3, [r7, #3]
 80065e0:	4613      	mov	r3, r2
 80065e2:	803b      	strh	r3, [r7, #0]
	int result;

	if(sensor_needs_compass(androidSensor))
 80065e4:	78fb      	ldrb	r3, [r7, #3]
 80065e6:	4618      	mov	r0, r3
 80065e8:	f001 f97c 	bl	80078e4 <sensor_needs_compass>
 80065ec:	4603      	mov	r3, r0
 80065ee:	2b00      	cmp	r3, #0
 80065f0:	d008      	beq.n	8006604 <inv_icm20948_set_odr+0x30>
		if(!inv_icm20948_get_compass_availability(s))
 80065f2:	6878      	ldr	r0, [r7, #4]
 80065f4:	f001 fcd4 	bl	8007fa0 <inv_icm20948_get_compass_availability>
 80065f8:	4603      	mov	r3, r0
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	d102      	bne.n	8006604 <inv_icm20948_set_odr+0x30>
			return -1;
 80065fe:	f04f 33ff 	mov.w	r3, #4294967295
 8006602:	e1d6      	b.n	80069b2 <inv_icm20948_set_odr+0x3de>
	
	//check if sensor is bac algo dependant
	if(sensor_needs_bac_algo(androidSensor)) {
 8006604:	78fb      	ldrb	r3, [r7, #3]
 8006606:	4618      	mov	r0, r3
 8006608:	f001 f992 	bl	8007930 <sensor_needs_bac_algo>
 800660c:	4603      	mov	r3, r0
 800660e:	2b00      	cmp	r3, #0
 8006610:	d001      	beq.n	8006616 <inv_icm20948_set_odr+0x42>
		// set odr for sensors using BAC (1/56)
		delayInMs = INV_ODR_DEFAULT_BAC;
 8006612:	2312      	movs	r3, #18
 8006614:	803b      	strh	r3, [r7, #0]
	}
	
	inv_icm20948_prevent_lpen_control(s);
 8006616:	6878      	ldr	r0, [r7, #4]
 8006618:	f001 f9b0 	bl	800797c <inv_icm20948_prevent_lpen_control>

	// check that requested ODR is within the allowed limits
	if (delayInMs < s->inv_androidSensorsOdr_boundaries[androidSensor][0]) delayInMs = s->inv_androidSensorsOdr_boundaries[androidSensor][0];
 800661c:	78fa      	ldrb	r2, [r7, #3]
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	325a      	adds	r2, #90	@ 0x5a
 8006622:	f833 3022 	ldrh.w	r3, [r3, r2, lsl #2]
 8006626:	883a      	ldrh	r2, [r7, #0]
 8006628:	429a      	cmp	r2, r3
 800662a:	d205      	bcs.n	8006638 <inv_icm20948_set_odr+0x64>
 800662c:	78fa      	ldrb	r2, [r7, #3]
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	325a      	adds	r2, #90	@ 0x5a
 8006632:	f833 3022 	ldrh.w	r3, [r3, r2, lsl #2]
 8006636:	803b      	strh	r3, [r7, #0]
	if (delayInMs > s->inv_androidSensorsOdr_boundaries[androidSensor][1]) delayInMs = s->inv_androidSensorsOdr_boundaries[androidSensor][1];
 8006638:	78fb      	ldrb	r3, [r7, #3]
 800663a:	687a      	ldr	r2, [r7, #4]
 800663c:	009b      	lsls	r3, r3, #2
 800663e:	4413      	add	r3, r2
 8006640:	f8b3 316a 	ldrh.w	r3, [r3, #362]	@ 0x16a
 8006644:	883a      	ldrh	r2, [r7, #0]
 8006646:	429a      	cmp	r2, r3
 8006648:	d906      	bls.n	8006658 <inv_icm20948_set_odr+0x84>
 800664a:	78fb      	ldrb	r3, [r7, #3]
 800664c:	687a      	ldr	r2, [r7, #4]
 800664e:	009b      	lsls	r3, r3, #2
 8006650:	4413      	add	r3, r2
 8006652:	f8b3 316a 	ldrh.w	r3, [r3, #362]	@ 0x16a
 8006656:	803b      	strh	r3, [r7, #0]
	switch (androidSensor) {
 8006658:	78fb      	ldrb	r3, [r7, #3]
 800665a:	2b30      	cmp	r3, #48	@ 0x30
 800665c:	f200 818e 	bhi.w	800697c <inv_icm20948_set_odr+0x3a8>
 8006660:	a201      	add	r2, pc, #4	@ (adr r2, 8006668 <inv_icm20948_set_odr+0x94>)
 8006662:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006666:	bf00      	nop
 8006668:	0800697d 	.word	0x0800697d
 800666c:	0800672d 	.word	0x0800672d
 8006670:	08006893 	.word	0x08006893
 8006674:	0800685f 	.word	0x0800685f
 8006678:	08006833 	.word	0x08006833
 800667c:	0800689d 	.word	0x0800689d
 8006680:	0800695f 	.word	0x0800695f
 8006684:	0800697d 	.word	0x0800697d
 8006688:	08006955 	.word	0x08006955
 800668c:	0800683d 	.word	0x0800683d
 8006690:	0800683d 	.word	0x0800683d
 8006694:	0800685f 	.word	0x0800685f
 8006698:	0800697d 	.word	0x0800697d
 800669c:	0800697d 	.word	0x0800697d
 80066a0:	08006889 	.word	0x08006889
 80066a4:	0800683d 	.word	0x0800683d
 80066a8:	080067c3 	.word	0x080067c3
 80066ac:	080068b1 	.word	0x080068b1
 80066b0:	0800679d 	.word	0x0800679d
 80066b4:	0800679d 	.word	0x0800679d
 80066b8:	080067a7 	.word	0x080067a7
 80066bc:	0800697d 	.word	0x0800697d
 80066c0:	0800689d 	.word	0x0800689d
 80066c4:	080068a7 	.word	0x080068a7
 80066c8:	0800694b 	.word	0x0800694b
 80066cc:	08006917 	.word	0x08006917
 80066d0:	080068eb 	.word	0x080068eb
 80066d4:	08006955 	.word	0x08006955
 80066d8:	08006969 	.word	0x08006969
 80066dc:	080068f5 	.word	0x080068f5
 80066e0:	080068f5 	.word	0x080068f5
 80066e4:	08006917 	.word	0x08006917
 80066e8:	0800697d 	.word	0x0800697d
 80066ec:	0800697d 	.word	0x0800697d
 80066f0:	08006941 	.word	0x08006941
 80066f4:	080068f5 	.word	0x080068f5
 80066f8:	080068e1 	.word	0x080068e1
 80066fc:	080068b1 	.word	0x080068b1
 8006700:	080068b1 	.word	0x080068b1
 8006704:	080068bb 	.word	0x080068bb
 8006708:	0800697d 	.word	0x0800697d
 800670c:	080068cd 	.word	0x080068cd
 8006710:	08006765 	.word	0x08006765
 8006714:	080067fb 	.word	0x080067fb
 8006718:	0800697d 	.word	0x0800697d
 800671c:	080068d7 	.word	0x080068d7
 8006720:	08006973 	.word	0x08006973
 8006724:	080067b9 	.word	0x080067b9
 8006728:	0800697d 	.word	0x0800697d
		case ANDROID_SENSOR_ACCELEROMETER:
			if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_RAW_ACCELEROMETER))
 800672c:	212a      	movs	r1, #42	@ 0x2a
 800672e:	6878      	ldr	r0, [r7, #4]
 8006730:	f7ff f999 	bl	8005a66 <inv_icm20948_ctrl_androidSensor_enabled>
 8006734:	4603      	mov	r3, r0
 8006736:	2b00      	cmp	r3, #0
 8006738:	d00b      	beq.n	8006752 <inv_icm20948_set_odr+0x17e>
				s->inv_dmp_odr_delays[INV_SENSOR_ACCEL] = min(delayInMs,s->odr_racc_ms);
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	f8b3 3248 	ldrh.w	r3, [r3, #584]	@ 0x248
 8006740:	883a      	ldrh	r2, [r7, #0]
 8006742:	4293      	cmp	r3, r2
 8006744:	bf28      	it	cs
 8006746:	4613      	movcs	r3, r2
 8006748:	b29a      	uxth	r2, r3
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	f8a3 2106 	strh.w	r2, [r3, #262]	@ 0x106
 8006750:	e003      	b.n	800675a <inv_icm20948_set_odr+0x186>
			else
				s->inv_dmp_odr_delays[INV_SENSOR_ACCEL] = delayInMs;
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	883a      	ldrh	r2, [r7, #0]
 8006756:	f8a3 2106 	strh.w	r2, [r3, #262]	@ 0x106
			s->odr_acc_ms = delayInMs;
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	883a      	ldrh	r2, [r7, #0]
 800675e:	f8a3 2246 	strh.w	r2, [r3, #582]	@ 0x246
			break;
 8006762:	e10c      	b.n	800697e <inv_icm20948_set_odr+0x3aa>
		case ANDROID_SENSOR_RAW_ACCELEROMETER:
			if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_ACCELEROMETER))
 8006764:	2101      	movs	r1, #1
 8006766:	6878      	ldr	r0, [r7, #4]
 8006768:	f7ff f97d 	bl	8005a66 <inv_icm20948_ctrl_androidSensor_enabled>
 800676c:	4603      	mov	r3, r0
 800676e:	2b00      	cmp	r3, #0
 8006770:	d00b      	beq.n	800678a <inv_icm20948_set_odr+0x1b6>
				s->inv_dmp_odr_delays[INV_SENSOR_ACCEL] = min(delayInMs,s->odr_acc_ms);
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	f8b3 3246 	ldrh.w	r3, [r3, #582]	@ 0x246
 8006778:	883a      	ldrh	r2, [r7, #0]
 800677a:	4293      	cmp	r3, r2
 800677c:	bf28      	it	cs
 800677e:	4613      	movcs	r3, r2
 8006780:	b29a      	uxth	r2, r3
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	f8a3 2106 	strh.w	r2, [r3, #262]	@ 0x106
 8006788:	e003      	b.n	8006792 <inv_icm20948_set_odr+0x1be>
			else
				s->inv_dmp_odr_delays[INV_SENSOR_ACCEL] = delayInMs;
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	883a      	ldrh	r2, [r7, #0]
 800678e:	f8a3 2106 	strh.w	r2, [r3, #262]	@ 0x106
			s->odr_racc_ms = delayInMs;
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	883a      	ldrh	r2, [r7, #0]
 8006796:	f8a3 2248 	strh.w	r2, [r3, #584]	@ 0x248
			break;
 800679a:	e0f0      	b.n	800697e <inv_icm20948_set_odr+0x3aa>

		case ANDROID_SENSOR_STEP_DETECTOR:
		case ANDROID_SENSOR_STEP_COUNTER:
			s->inv_dmp_odr_delays[INV_SENSOR_STEP_COUNTER] = delayInMs;
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	883a      	ldrh	r2, [r7, #0]
 80067a0:	f8a3 211e 	strh.w	r2, [r3, #286]	@ 0x11e
			break;
 80067a4:	e0eb      	b.n	800697e <inv_icm20948_set_odr+0x3aa>

		case ANDROID_SENSOR_GEOMAGNETIC_ROTATION_VECTOR:
			s->inv_dmp_odr_delays[INV_SENSOR_GEOMAG] = delayInMs;
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	883a      	ldrh	r2, [r7, #0]
 80067aa:	f8a3 2114 	strh.w	r2, [r3, #276]	@ 0x114
			s->inv_dmp_odr_delays[INV_SENSOR_GEOMAG_cpass] = delayInMs;
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	883a      	ldrh	r2, [r7, #0]
 80067b2:	f8a3 212a 	strh.w	r2, [r3, #298]	@ 0x12a
			break;
 80067b6:	e0e2      	b.n	800697e <inv_icm20948_set_odr+0x3aa>

		case ANDROID_SENSOR_ACTIVITY_CLASSIFICATON:
			s->inv_dmp_odr_delays[INV_SENSOR_ACTIVITY_CLASSIFIER] = delayInMs;
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	883a      	ldrh	r2, [r7, #0]
 80067bc:	f8a3 2120 	strh.w	r2, [r3, #288]	@ 0x120
			break;
 80067c0:	e0dd      	b.n	800697e <inv_icm20948_set_odr+0x3aa>

		case ANDROID_SENSOR_GYROSCOPE_UNCALIBRATED:
			if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_RAW_GYROSCOPE))
 80067c2:	212b      	movs	r1, #43	@ 0x2b
 80067c4:	6878      	ldr	r0, [r7, #4]
 80067c6:	f7ff f94e 	bl	8005a66 <inv_icm20948_ctrl_androidSensor_enabled>
 80067ca:	4603      	mov	r3, r0
 80067cc:	2b00      	cmp	r3, #0
 80067ce:	d00b      	beq.n	80067e8 <inv_icm20948_set_odr+0x214>
				s->inv_dmp_odr_delays[INV_SENSOR_GYRO] = min(delayInMs,s->odr_rgyr_ms);
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	f8b3 324c 	ldrh.w	r3, [r3, #588]	@ 0x24c
 80067d6:	883a      	ldrh	r2, [r7, #0]
 80067d8:	4293      	cmp	r3, r2
 80067da:	bf28      	it	cs
 80067dc:	4613      	movcs	r3, r2
 80067de:	b29a      	uxth	r2, r3
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	f8a3 2108 	strh.w	r2, [r3, #264]	@ 0x108
 80067e6:	e003      	b.n	80067f0 <inv_icm20948_set_odr+0x21c>
			else
				s->inv_dmp_odr_delays[INV_SENSOR_GYRO] = delayInMs;
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	883a      	ldrh	r2, [r7, #0]
 80067ec:	f8a3 2108 	strh.w	r2, [r3, #264]	@ 0x108
			s->odr_gyr_ms = delayInMs;
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	883a      	ldrh	r2, [r7, #0]
 80067f4:	f8a3 224a 	strh.w	r2, [r3, #586]	@ 0x24a
			break;
 80067f8:	e0c1      	b.n	800697e <inv_icm20948_set_odr+0x3aa>
		case ANDROID_SENSOR_RAW_GYROSCOPE:
			if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_GYROSCOPE_UNCALIBRATED))
 80067fa:	2110      	movs	r1, #16
 80067fc:	6878      	ldr	r0, [r7, #4]
 80067fe:	f7ff f932 	bl	8005a66 <inv_icm20948_ctrl_androidSensor_enabled>
 8006802:	4603      	mov	r3, r0
 8006804:	2b00      	cmp	r3, #0
 8006806:	d00b      	beq.n	8006820 <inv_icm20948_set_odr+0x24c>
				s->inv_dmp_odr_delays[INV_SENSOR_GYRO] = min(delayInMs,s->odr_gyr_ms);
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	f8b3 324a 	ldrh.w	r3, [r3, #586]	@ 0x24a
 800680e:	883a      	ldrh	r2, [r7, #0]
 8006810:	4293      	cmp	r3, r2
 8006812:	bf28      	it	cs
 8006814:	4613      	movcs	r3, r2
 8006816:	b29a      	uxth	r2, r3
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	f8a3 2108 	strh.w	r2, [r3, #264]	@ 0x108
 800681e:	e003      	b.n	8006828 <inv_icm20948_set_odr+0x254>
			else
				s->inv_dmp_odr_delays[INV_SENSOR_GYRO] = delayInMs;
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	883a      	ldrh	r2, [r7, #0]
 8006824:	f8a3 2108 	strh.w	r2, [r3, #264]	@ 0x108
			s->odr_rgyr_ms = delayInMs;
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	883a      	ldrh	r2, [r7, #0]
 800682c:	f8a3 224c 	strh.w	r2, [r3, #588]	@ 0x24c
			break;
 8006830:	e0a5      	b.n	800697e <inv_icm20948_set_odr+0x3aa>
		case ANDROID_SENSOR_GYROSCOPE:
			s->inv_dmp_odr_delays[INV_SENSOR_CALIB_GYRO] = delayInMs;
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	883a      	ldrh	r2, [r7, #0]
 8006836:	f8a3 211a 	strh.w	r2, [r3, #282]	@ 0x11a
			break;
 800683a:	e0a0      	b.n	800697e <inv_icm20948_set_odr+0x3aa>
		case ANDROID_SENSOR_GAME_ROTATION_VECTOR:
		case ANDROID_SENSOR_LINEAR_ACCELERATION:
			// if augmented sensors are handled by this driver,
			// then the fastest 6quat-based sensor which is enabled
			// should be applied to all 6quat-based sensors
			delayInMs = inv_icm20948_augmented_sensors_set_odr(s, androidSensor, delayInMs);
 800683c:	883a      	ldrh	r2, [r7, #0]
 800683e:	78fb      	ldrb	r3, [r7, #3]
 8006840:	4619      	mov	r1, r3
 8006842:	6878      	ldr	r0, [r7, #4]
 8006844:	f7fd ff44 	bl	80046d0 <inv_icm20948_augmented_sensors_set_odr>
 8006848:	4603      	mov	r3, r0
 800684a:	803b      	strh	r3, [r7, #0]
			s->inv_dmp_odr_delays[INV_SENSOR_SIXQ] = delayInMs;
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	883a      	ldrh	r2, [r7, #0]
 8006850:	f8a3 2110 	strh.w	r2, [r3, #272]	@ 0x110
			s->inv_dmp_odr_delays[INV_SENSOR_SIXQ_accel] = delayInMs;
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	883a      	ldrh	r2, [r7, #0]
 8006858:	f8a3 2126 	strh.w	r2, [r3, #294]	@ 0x126
			break;
 800685c:	e08f      	b.n	800697e <inv_icm20948_set_odr+0x3aa>
		case ANDROID_SENSOR_ORIENTATION:
		case ANDROID_SENSOR_ROTATION_VECTOR:
			// if augmented sensors are handled by this driver,
			// then the fastest 9quat-based sensor which is enabled
			// should be applied to all 9quat-based sensors
			delayInMs = inv_icm20948_augmented_sensors_set_odr(s, androidSensor, delayInMs);
 800685e:	883a      	ldrh	r2, [r7, #0]
 8006860:	78fb      	ldrb	r3, [r7, #3]
 8006862:	4619      	mov	r1, r3
 8006864:	6878      	ldr	r0, [r7, #4]
 8006866:	f7fd ff33 	bl	80046d0 <inv_icm20948_augmented_sensors_set_odr>
 800686a:	4603      	mov	r3, r0
 800686c:	803b      	strh	r3, [r7, #0]
			s->inv_dmp_odr_delays[INV_SENSOR_NINEQ] = delayInMs;
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	883a      	ldrh	r2, [r7, #0]
 8006872:	f8a3 2112 	strh.w	r2, [r3, #274]	@ 0x112
			s->inv_dmp_odr_delays[INV_SENSOR_NINEQ_accel] = delayInMs;
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	883a      	ldrh	r2, [r7, #0]
 800687a:	f8a3 2128 	strh.w	r2, [r3, #296]	@ 0x128
			s->inv_dmp_odr_delays[INV_SENSOR_NINEQ_cpass] = delayInMs;
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	883a      	ldrh	r2, [r7, #0]
 8006882:	f8a3 212c 	strh.w	r2, [r3, #300]	@ 0x12c
			break;
 8006886:	e07a      	b.n	800697e <inv_icm20948_set_odr+0x3aa>

		case ANDROID_SENSOR_MAGNETIC_FIELD_UNCALIBRATED:
			s->inv_dmp_odr_delays[INV_SENSOR_COMPASS] = delayInMs;
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	883a      	ldrh	r2, [r7, #0]
 800688c:	f8a3 210c 	strh.w	r2, [r3, #268]	@ 0x10c
			break;
 8006890:	e075      	b.n	800697e <inv_icm20948_set_odr+0x3aa>

		case ANDROID_SENSOR_GEOMAGNETIC_FIELD:
			s->inv_dmp_odr_delays[INV_SENSOR_CALIB_COMPASS] = delayInMs;
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	883a      	ldrh	r2, [r7, #0]
 8006896:	f8a3 211c 	strh.w	r2, [r3, #284]	@ 0x11c
			break;
 800689a:	e070      	b.n	800697e <inv_icm20948_set_odr+0x3aa>

		case ANDROID_SENSOR_LIGHT:
		case ANDROID_SENSOR_PROXIMITY:
			s->inv_dmp_odr_delays[INV_SENSOR_ALS] = delayInMs;
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	883a      	ldrh	r2, [r7, #0]
 80068a0:	f8a3 210e 	strh.w	r2, [r3, #270]	@ 0x10e
			break;
 80068a4:	e06b      	b.n	800697e <inv_icm20948_set_odr+0x3aa>

		case ANDROID_SENSOR_WAKEUP_ACCELEROMETER:
			s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_ACCEL] = delayInMs;
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	883a      	ldrh	r2, [r7, #0]
 80068aa:	f8a3 212e 	strh.w	r2, [r3, #302]	@ 0x12e
			break;
 80068ae:	e066      	b.n	800697e <inv_icm20948_set_odr+0x3aa>

		case ANDROID_SENSOR_WAKEUP_STEP_DETECTOR:
		case ANDROID_SENSOR_WAKEUP_STEP_COUNTER:
		case ANDROID_SENSOR_WAKEUP_SIGNIFICANT_MOTION:
			s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_STEP_COUNTER] = delayInMs;
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	883a      	ldrh	r2, [r7, #0]
 80068b4:	f8a3 2144 	strh.w	r2, [r3, #324]	@ 0x144
			break;
 80068b8:	e061      	b.n	800697e <inv_icm20948_set_odr+0x3aa>

		case ANDROID_SENSOR_WAKEUP_GEOMAGNETIC_ROTATION_VECTOR:
			s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_GEOMAG] = delayInMs;
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	883a      	ldrh	r2, [r7, #0]
 80068be:	f8a3 213a 	strh.w	r2, [r3, #314]	@ 0x13a
			s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_GEOMAG_cpass] = delayInMs;
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	883a      	ldrh	r2, [r7, #0]
 80068c6:	f8a3 214c 	strh.w	r2, [r3, #332]	@ 0x14c
			break;
 80068ca:	e058      	b.n	800697e <inv_icm20948_set_odr+0x3aa>

		case ANDROID_SENSOR_WAKEUP_TILT_DETECTOR:
			s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_TILT_DETECTOR] = delayInMs;
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	883a      	ldrh	r2, [r7, #0]
 80068d0:	f8a3 2146 	strh.w	r2, [r3, #326]	@ 0x146
			break;
 80068d4:	e053      	b.n	800697e <inv_icm20948_set_odr+0x3aa>

		case ANDROID_SENSOR_B2S:
			s->inv_dmp_odr_delays[INV_SENSOR_BRING_TO_SEE] = delayInMs;
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	883a      	ldrh	r2, [r7, #0]
 80068da:	f8a3 2124 	strh.w	r2, [r3, #292]	@ 0x124
			break;
 80068de:	e04e      	b.n	800697e <inv_icm20948_set_odr+0x3aa>

		case ANDROID_SENSOR_WAKEUP_GYROSCOPE_UNCALIBRATED:
			s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_GYRO] = delayInMs;
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	883a      	ldrh	r2, [r7, #0]
 80068e4:	f8a3 2130 	strh.w	r2, [r3, #304]	@ 0x130
			break;
 80068e8:	e049      	b.n	800697e <inv_icm20948_set_odr+0x3aa>

		case ANDROID_SENSOR_WAKEUP_GYROSCOPE:
			s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_CALIB_GYRO] = delayInMs;
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	883a      	ldrh	r2, [r7, #0]
 80068ee:	f8a3 2140 	strh.w	r2, [r3, #320]	@ 0x140
			break;
 80068f2:	e044      	b.n	800697e <inv_icm20948_set_odr+0x3aa>
		case ANDROID_SENSOR_WAKEUP_GAME_ROTATION_VECTOR:
		case ANDROID_SENSOR_WAKEUP_LINEAR_ACCELERATION:
			// if augmented sensors are handled by this driver,
			// then the fastest 6quat-based sensor which is enabled
			// should be applied to all 6quat-based sensors
			delayInMs = inv_icm20948_augmented_sensors_set_odr(s, androidSensor, delayInMs);
 80068f4:	883a      	ldrh	r2, [r7, #0]
 80068f6:	78fb      	ldrb	r3, [r7, #3]
 80068f8:	4619      	mov	r1, r3
 80068fa:	6878      	ldr	r0, [r7, #4]
 80068fc:	f7fd fee8 	bl	80046d0 <inv_icm20948_augmented_sensors_set_odr>
 8006900:	4603      	mov	r3, r0
 8006902:	803b      	strh	r3, [r7, #0]
			s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_SIXQ] = delayInMs;
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	883a      	ldrh	r2, [r7, #0]
 8006908:	f8a3 2136 	strh.w	r2, [r3, #310]	@ 0x136
			s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_SIXQ_accel] = delayInMs;
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	883a      	ldrh	r2, [r7, #0]
 8006910:	f8a3 2148 	strh.w	r2, [r3, #328]	@ 0x148
			break;
 8006914:	e033      	b.n	800697e <inv_icm20948_set_odr+0x3aa>
		case ANDROID_SENSOR_WAKEUP_ORIENTATION:
		case ANDROID_SENSOR_WAKEUP_ROTATION_VECTOR:
			// if augmented sensors are handled by this driver,
			// then the fastest 9quat-based sensor which is enabled
			// should be applied to all 9quat-based sensors
			delayInMs = inv_icm20948_augmented_sensors_set_odr(s, androidSensor, delayInMs);
 8006916:	883a      	ldrh	r2, [r7, #0]
 8006918:	78fb      	ldrb	r3, [r7, #3]
 800691a:	4619      	mov	r1, r3
 800691c:	6878      	ldr	r0, [r7, #4]
 800691e:	f7fd fed7 	bl	80046d0 <inv_icm20948_augmented_sensors_set_odr>
 8006922:	4603      	mov	r3, r0
 8006924:	803b      	strh	r3, [r7, #0]
			s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_NINEQ] = delayInMs;
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	883a      	ldrh	r2, [r7, #0]
 800692a:	f8a3 2138 	strh.w	r2, [r3, #312]	@ 0x138
			s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_NINEQ_accel] = delayInMs;
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	883a      	ldrh	r2, [r7, #0]
 8006932:	f8a3 214a 	strh.w	r2, [r3, #330]	@ 0x14a
			s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_NINEQ_cpass] = delayInMs;
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	883a      	ldrh	r2, [r7, #0]
 800693a:	f8a3 214e 	strh.w	r2, [r3, #334]	@ 0x14e
			break;
 800693e:	e01e      	b.n	800697e <inv_icm20948_set_odr+0x3aa>

		case ANDROID_SENSOR_WAKEUP_MAGNETIC_FIELD_UNCALIBRATED:
			s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_COMPASS] = delayInMs;
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	883a      	ldrh	r2, [r7, #0]
 8006944:	f8a3 2132 	strh.w	r2, [r3, #306]	@ 0x132
			break;
 8006948:	e019      	b.n	800697e <inv_icm20948_set_odr+0x3aa>

		case ANDROID_SENSOR_WAKEUP_MAGNETIC_FIELD:
			s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_CALIB_COMPASS] = delayInMs;
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	883a      	ldrh	r2, [r7, #0]
 800694e:	f8a3 2142 	strh.w	r2, [r3, #322]	@ 0x142
			break;
 8006952:	e014      	b.n	800697e <inv_icm20948_set_odr+0x3aa>

		case ANDROID_SENSOR_WAKEUP_LIGHT:
		case ANDROID_SENSOR_WAKEUP_PROXIMITY:
			s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_ALS] = delayInMs;
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	883a      	ldrh	r2, [r7, #0]
 8006958:	f8a3 2134 	strh.w	r2, [r3, #308]	@ 0x134
			break;
 800695c:	e00f      	b.n	800697e <inv_icm20948_set_odr+0x3aa>

		case ANDROID_SENSOR_PRESSURE:
			s->inv_dmp_odr_delays[INV_SENSOR_PRESSURE] = delayInMs;
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	883a      	ldrh	r2, [r7, #0]
 8006962:	f8a3 2118 	strh.w	r2, [r3, #280]	@ 0x118
			break;
 8006966:	e00a      	b.n	800697e <inv_icm20948_set_odr+0x3aa>

		case ANDROID_SENSOR_WAKEUP_PRESSURE:
			s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_PRESSURE] = delayInMs;
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	883a      	ldrh	r2, [r7, #0]
 800696c:	f8a3 213e 	strh.w	r2, [r3, #318]	@ 0x13e
			break;
 8006970:	e005      	b.n	800697e <inv_icm20948_set_odr+0x3aa>

		case ANDROID_SENSOR_FLIP_PICKUP:
			s->inv_dmp_odr_delays[INV_SENSOR_FLIP_PICKUP] = delayInMs;
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	883a      	ldrh	r2, [r7, #0]
 8006976:	f8a3 2122 	strh.w	r2, [r3, #290]	@ 0x122
			break;
 800697a:	e000      	b.n	800697e <inv_icm20948_set_odr+0x3aa>
		case ANDROID_SENSOR_WAKEUP_RELATIVE_HUMIDITY:
		case ANDROID_SENSOR_WAKEUP_HEART_RATE:
			break;

		default:
			break;
 800697c:	bf00      	nop
	}

	result = inv_set_hw_smplrt_dmp_odrs(s);
 800697e:	6878      	ldr	r0, [r7, #4]
 8006980:	f7ff fb30 	bl	8005fe4 <inv_set_hw_smplrt_dmp_odrs>
 8006984:	60f8      	str	r0, [r7, #12]
	result |= inv_icm20948_set_gyro_sf(s, inv_icm20948_get_gyro_divider(s), inv_icm20948_get_gyro_fullscale(s));
 8006986:	6878      	ldr	r0, [r7, #4]
 8006988:	f001 fb5f 	bl	800804a <inv_icm20948_get_gyro_divider>
 800698c:	4603      	mov	r3, r0
 800698e:	461c      	mov	r4, r3
 8006990:	6878      	ldr	r0, [r7, #4]
 8006992:	f001 fcb8 	bl	8008306 <inv_icm20948_get_gyro_fullscale>
 8006996:	4603      	mov	r3, r0
 8006998:	461a      	mov	r2, r3
 800699a:	4621      	mov	r1, r4
 800699c:	6878      	ldr	r0, [r7, #4]
 800699e:	f001 fbb3 	bl	8008108 <inv_icm20948_set_gyro_sf>
 80069a2:	4602      	mov	r2, r0
 80069a4:	68fb      	ldr	r3, [r7, #12]
 80069a6:	4313      	orrs	r3, r2
 80069a8:	60fb      	str	r3, [r7, #12]
	// i.e. If you use: O a 63 [ Press capital O then 'a' then 63 then ENTER]
	// You should get the nearest number to 63 here if you debug  the 'test_odr'  

	//inv_icm20948_ctrl_get_odr( androidSensor, &test_odr );

	inv_icm20948_allow_lpen_control(s);
 80069aa:	6878      	ldr	r0, [r7, #4]
 80069ac:	f000 fff4 	bl	8007998 <inv_icm20948_allow_lpen_control>
	return result;
 80069b0:	68fb      	ldr	r3, [r7, #12]
}
 80069b2:	4618      	mov	r0, r3
 80069b4:	3714      	adds	r7, #20
 80069b6:	46bd      	mov	sp, r7
 80069b8:	bd90      	pop	{r4, r7, pc}
 80069ba:	bf00      	nop

080069bc <inv_reGenerate_sensorControl>:

	return result;
}

static void inv_reGenerate_sensorControl(struct inv_icm20948 * s, const short *sen_num_2_ctrl, unsigned short *sensor_control, uint8_t header2_count)
{
 80069bc:	b480      	push	{r7}
 80069be:	b089      	sub	sp, #36	@ 0x24
 80069c0:	af00      	add	r7, sp, #0
 80069c2:	60f8      	str	r0, [r7, #12]
 80069c4:	60b9      	str	r1, [r7, #8]
 80069c6:	607a      	str	r2, [r7, #4]
 80069c8:	70fb      	strb	r3, [r7, #3]
	short delta;
	int i, cntr;
	unsigned long tmp_androidSensorsOn_mask;

	//check if only header2 still remaining
	if(header2_count)
 80069ca:	78fb      	ldrb	r3, [r7, #3]
 80069cc:	2b00      	cmp	r3, #0
 80069ce:	d003      	beq.n	80069d8 <inv_reGenerate_sensorControl+0x1c>
		*sensor_control = HEADER2_SET;
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	2208      	movs	r2, #8
 80069d4:	801a      	strh	r2, [r3, #0]
 80069d6:	e002      	b.n	80069de <inv_reGenerate_sensorControl+0x22>
	else
		*sensor_control = 0;
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	2200      	movs	r2, #0
 80069dc:	801a      	strh	r2, [r3, #0]
	for (i = 0; i < 2; i++) {
 80069de:	2300      	movs	r3, #0
 80069e0:	61fb      	str	r3, [r7, #28]
 80069e2:	e02e      	b.n	8006a42 <inv_reGenerate_sensorControl+0x86>
		cntr = 32 * i;
 80069e4:	69fb      	ldr	r3, [r7, #28]
 80069e6:	015b      	lsls	r3, r3, #5
 80069e8:	61bb      	str	r3, [r7, #24]
		tmp_androidSensorsOn_mask = s->inv_androidSensorsOn_mask[i];
 80069ea:	68fb      	ldr	r3, [r7, #12]
 80069ec:	69fa      	ldr	r2, [r7, #28]
 80069ee:	3258      	adds	r2, #88	@ 0x58
 80069f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80069f4:	617b      	str	r3, [r7, #20]
		while (tmp_androidSensorsOn_mask) {
 80069f6:	e01e      	b.n	8006a36 <inv_reGenerate_sensorControl+0x7a>
			if (tmp_androidSensorsOn_mask & 1) {
 80069f8:	697b      	ldr	r3, [r7, #20]
 80069fa:	f003 0301 	and.w	r3, r3, #1
 80069fe:	2b00      	cmp	r3, #0
 8006a00:	d013      	beq.n	8006a2a <inv_reGenerate_sensorControl+0x6e>
				delta = sen_num_2_ctrl[cntr];
 8006a02:	69bb      	ldr	r3, [r7, #24]
 8006a04:	005b      	lsls	r3, r3, #1
 8006a06:	68ba      	ldr	r2, [r7, #8]
 8006a08:	4413      	add	r3, r2
 8006a0a:	881b      	ldrh	r3, [r3, #0]
 8006a0c:	827b      	strh	r3, [r7, #18]
				if (delta != -1) *sensor_control |= delta;
 8006a0e:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8006a12:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a16:	d008      	beq.n	8006a2a <inv_reGenerate_sensorControl+0x6e>
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	881b      	ldrh	r3, [r3, #0]
 8006a1c:	b21a      	sxth	r2, r3
 8006a1e:	8a7b      	ldrh	r3, [r7, #18]
 8006a20:	4313      	orrs	r3, r2
 8006a22:	b21b      	sxth	r3, r3
 8006a24:	b29a      	uxth	r2, r3
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	801a      	strh	r2, [r3, #0]
			}
			tmp_androidSensorsOn_mask >>= 1;
 8006a2a:	697b      	ldr	r3, [r7, #20]
 8006a2c:	085b      	lsrs	r3, r3, #1
 8006a2e:	617b      	str	r3, [r7, #20]
			cntr++;
 8006a30:	69bb      	ldr	r3, [r7, #24]
 8006a32:	3301      	adds	r3, #1
 8006a34:	61bb      	str	r3, [r7, #24]
		while (tmp_androidSensorsOn_mask) {
 8006a36:	697b      	ldr	r3, [r7, #20]
 8006a38:	2b00      	cmp	r3, #0
 8006a3a:	d1dd      	bne.n	80069f8 <inv_reGenerate_sensorControl+0x3c>
	for (i = 0; i < 2; i++) {
 8006a3c:	69fb      	ldr	r3, [r7, #28]
 8006a3e:	3301      	adds	r3, #1
 8006a40:	61fb      	str	r3, [r7, #28]
 8006a42:	69fb      	ldr	r3, [r7, #28]
 8006a44:	2b01      	cmp	r3, #1
 8006a46:	ddcd      	ble.n	80069e4 <inv_reGenerate_sensorControl+0x28>
		}
	}
}
 8006a48:	bf00      	nop
 8006a4a:	bf00      	nop
 8006a4c:	3724      	adds	r7, #36	@ 0x24
 8006a4e:	46bd      	mov	sp, r7
 8006a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a54:	4770      	bx	lr

08006a56 <inv_convert_androidSensor_to_control>:
* @param[in] enable non-zero to turn sensor on, 0 to turn sensor off
* @param[in] sen_num_2_ctrl Table matching android sensor number to bits in DMP control register
* @param[in,out] sensor_control Sensor control register to write to DMP to enable/disable sensors
*/
static void inv_convert_androidSensor_to_control(struct inv_icm20948 * s, unsigned char androidSensor, unsigned char enable, const short *sen_num_2_ctrl, unsigned short *sensor_control)
{
 8006a56:	b580      	push	{r7, lr}
 8006a58:	b086      	sub	sp, #24
 8006a5a:	af00      	add	r7, sp, #0
 8006a5c:	60f8      	str	r0, [r7, #12]
 8006a5e:	607b      	str	r3, [r7, #4]
 8006a60:	460b      	mov	r3, r1
 8006a62:	72fb      	strb	r3, [r7, #11]
 8006a64:	4613      	mov	r3, r2
 8006a66:	72bb      	strb	r3, [r7, #10]
	short delta = 0;
 8006a68:	2300      	movs	r3, #0
 8006a6a:	82fb      	strh	r3, [r7, #22]

	if (androidSensor == ANDROID_SENSOR_ACTIVITY_CLASSIFICATON || androidSensor == ANDROID_SENSOR_FLIP_PICKUP || 
 8006a6c:	7afb      	ldrb	r3, [r7, #11]
 8006a6e:	2b2f      	cmp	r3, #47	@ 0x2f
 8006a70:	d008      	beq.n	8006a84 <inv_convert_androidSensor_to_control+0x2e>
 8006a72:	7afb      	ldrb	r3, [r7, #11]
 8006a74:	2b2e      	cmp	r3, #46	@ 0x2e
 8006a76:	d005      	beq.n	8006a84 <inv_convert_androidSensor_to_control+0x2e>
 8006a78:	7afb      	ldrb	r3, [r7, #11]
 8006a7a:	2b29      	cmp	r3, #41	@ 0x29
 8006a7c:	d002      	beq.n	8006a84 <inv_convert_androidSensor_to_control+0x2e>
			androidSensor == ANDROID_SENSOR_WAKEUP_TILT_DETECTOR || androidSensor == ANDROID_SENSOR_B2S) {
 8006a7e:	7afb      	ldrb	r3, [r7, #11]
 8006a80:	2b2d      	cmp	r3, #45	@ 0x2d
 8006a82:	d122      	bne.n	8006aca <inv_convert_androidSensor_to_control+0x74>
		if (enable) {
 8006a84:	7abb      	ldrb	r3, [r7, #10]
 8006a86:	2b00      	cmp	r3, #0
 8006a88:	d00f      	beq.n	8006aaa <inv_convert_androidSensor_to_control+0x54>
			*sensor_control |= HEADER2_SET;
 8006a8a:	6a3b      	ldr	r3, [r7, #32]
 8006a8c:	881b      	ldrh	r3, [r3, #0]
 8006a8e:	f043 0308 	orr.w	r3, r3, #8
 8006a92:	b29a      	uxth	r2, r3
 8006a94:	6a3b      	ldr	r3, [r7, #32]
 8006a96:	801a      	strh	r2, [r3, #0]
			//we increment counter
			s->header2_count ++;
 8006a98:	68fb      	ldr	r3, [r7, #12]
 8006a9a:	f893 323b 	ldrb.w	r3, [r3, #571]	@ 0x23b
 8006a9e:	3301      	adds	r3, #1
 8006aa0:	b2da      	uxtb	r2, r3
 8006aa2:	68fb      	ldr	r3, [r7, #12]
 8006aa4:	f883 223b 	strb.w	r2, [r3, #571]	@ 0x23b
 8006aa8:	e00f      	b.n	8006aca <inv_convert_androidSensor_to_control+0x74>
		}
		else {
			s->header2_count --;
 8006aaa:	68fb      	ldr	r3, [r7, #12]
 8006aac:	f893 323b 	ldrb.w	r3, [r3, #571]	@ 0x23b
 8006ab0:	3b01      	subs	r3, #1
 8006ab2:	b2da      	uxtb	r2, r3
 8006ab4:	68fb      	ldr	r3, [r7, #12]
 8006ab6:	f883 223b 	strb.w	r2, [r3, #571]	@ 0x23b
			// control has to be regenerated when removing sensors because of overlap
			inv_reGenerate_sensorControl(s, sen_num_2_ctrl, sensor_control, s->header2_count);
 8006aba:	68fb      	ldr	r3, [r7, #12]
 8006abc:	f893 323b 	ldrb.w	r3, [r3, #571]	@ 0x23b
 8006ac0:	6a3a      	ldr	r2, [r7, #32]
 8006ac2:	6879      	ldr	r1, [r7, #4]
 8006ac4:	68f8      	ldr	r0, [r7, #12]
 8006ac6:	f7ff ff79 	bl	80069bc <inv_reGenerate_sensorControl>
		}
	}

	if (androidSensor >= ANDROID_SENSOR_NUM_MAX)
 8006aca:	7afb      	ldrb	r3, [r7, #11]
 8006acc:	2b2b      	cmp	r3, #43	@ 0x2b
 8006ace:	d84f      	bhi.n	8006b70 <inv_convert_androidSensor_to_control+0x11a>
		return; // Sensor not supported

	delta = sen_num_2_ctrl[androidSensor];
 8006ad0:	7afb      	ldrb	r3, [r7, #11]
 8006ad2:	005b      	lsls	r3, r3, #1
 8006ad4:	687a      	ldr	r2, [r7, #4]
 8006ad6:	4413      	add	r3, r2
 8006ad8:	881b      	ldrh	r3, [r3, #0]
 8006ada:	82fb      	strh	r3, [r7, #22]
	if (delta == -1)
 8006adc:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8006ae0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ae4:	d046      	beq.n	8006b74 <inv_convert_androidSensor_to_control+0x11e>
		return; // This sensor not supported

	if (enable) {
 8006ae6:	7abb      	ldrb	r3, [r7, #10]
 8006ae8:	2b00      	cmp	r3, #0
 8006aea:	d020      	beq.n	8006b2e <inv_convert_androidSensor_to_control+0xd8>
		s->inv_androidSensorsOn_mask[(androidSensor>>5)] |= 1L << (androidSensor & 0x1F); // Set bit
 8006aec:	7afb      	ldrb	r3, [r7, #11]
 8006aee:	095b      	lsrs	r3, r3, #5
 8006af0:	b2db      	uxtb	r3, r3
 8006af2:	461a      	mov	r2, r3
 8006af4:	68fb      	ldr	r3, [r7, #12]
 8006af6:	3258      	adds	r2, #88	@ 0x58
 8006af8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006afc:	7afa      	ldrb	r2, [r7, #11]
 8006afe:	f002 021f 	and.w	r2, r2, #31
 8006b02:	2101      	movs	r1, #1
 8006b04:	fa01 f202 	lsl.w	r2, r1, r2
 8006b08:	4611      	mov	r1, r2
 8006b0a:	7afa      	ldrb	r2, [r7, #11]
 8006b0c:	0952      	lsrs	r2, r2, #5
 8006b0e:	b2d2      	uxtb	r2, r2
 8006b10:	4319      	orrs	r1, r3
 8006b12:	68fb      	ldr	r3, [r7, #12]
 8006b14:	3258      	adds	r2, #88	@ 0x58
 8006b16:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		*sensor_control |= delta;
 8006b1a:	6a3b      	ldr	r3, [r7, #32]
 8006b1c:	881b      	ldrh	r3, [r3, #0]
 8006b1e:	b21a      	sxth	r2, r3
 8006b20:	8afb      	ldrh	r3, [r7, #22]
 8006b22:	4313      	orrs	r3, r2
 8006b24:	b21b      	sxth	r3, r3
 8006b26:	b29a      	uxth	r2, r3
 8006b28:	6a3b      	ldr	r3, [r7, #32]
 8006b2a:	801a      	strh	r2, [r3, #0]
		s->inv_androidSensorsOn_mask[(androidSensor>>5)] &= ~(1L << (androidSensor & 0x1F)); // Clear bit
		// control has to be regenerated when removing sensors because of overlap
		inv_reGenerate_sensorControl(s, sen_num_2_ctrl, sensor_control, s->header2_count);
	}

	return;
 8006b2c:	e023      	b.n	8006b76 <inv_convert_androidSensor_to_control+0x120>
		s->inv_androidSensorsOn_mask[(androidSensor>>5)] &= ~(1L << (androidSensor & 0x1F)); // Clear bit
 8006b2e:	7afb      	ldrb	r3, [r7, #11]
 8006b30:	095b      	lsrs	r3, r3, #5
 8006b32:	b2db      	uxtb	r3, r3
 8006b34:	461a      	mov	r2, r3
 8006b36:	68fb      	ldr	r3, [r7, #12]
 8006b38:	3258      	adds	r2, #88	@ 0x58
 8006b3a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006b3e:	7afa      	ldrb	r2, [r7, #11]
 8006b40:	f002 021f 	and.w	r2, r2, #31
 8006b44:	2101      	movs	r1, #1
 8006b46:	fa01 f202 	lsl.w	r2, r1, r2
 8006b4a:	43d2      	mvns	r2, r2
 8006b4c:	4611      	mov	r1, r2
 8006b4e:	7afa      	ldrb	r2, [r7, #11]
 8006b50:	0952      	lsrs	r2, r2, #5
 8006b52:	b2d2      	uxtb	r2, r2
 8006b54:	4019      	ands	r1, r3
 8006b56:	68fb      	ldr	r3, [r7, #12]
 8006b58:	3258      	adds	r2, #88	@ 0x58
 8006b5a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		inv_reGenerate_sensorControl(s, sen_num_2_ctrl, sensor_control, s->header2_count);
 8006b5e:	68fb      	ldr	r3, [r7, #12]
 8006b60:	f893 323b 	ldrb.w	r3, [r3, #571]	@ 0x23b
 8006b64:	6a3a      	ldr	r2, [r7, #32]
 8006b66:	6879      	ldr	r1, [r7, #4]
 8006b68:	68f8      	ldr	r0, [r7, #12]
 8006b6a:	f7ff ff27 	bl	80069bc <inv_reGenerate_sensorControl>
	return;
 8006b6e:	e002      	b.n	8006b76 <inv_convert_androidSensor_to_control+0x120>
		return; // Sensor not supported
 8006b70:	bf00      	nop
 8006b72:	e000      	b.n	8006b76 <inv_convert_androidSensor_to_control+0x120>
		return; // This sensor not supported
 8006b74:	bf00      	nop
}
 8006b76:	3718      	adds	r7, #24
 8006b78:	46bd      	mov	sp, r7
 8006b7a:	bd80      	pop	{r7, pc}

08006b7c <inv_icm20948_ctrl_enable_sensor>:

int inv_icm20948_ctrl_enable_sensor(struct inv_icm20948 * s, unsigned char androidSensor, unsigned char enable)
{
 8006b7c:	b580      	push	{r7, lr}
 8006b7e:	b084      	sub	sp, #16
 8006b80:	af00      	add	r7, sp, #0
 8006b82:	6078      	str	r0, [r7, #4]
 8006b84:	460b      	mov	r3, r1
 8006b86:	70fb      	strb	r3, [r7, #3]
 8006b88:	4613      	mov	r3, r2
 8006b8a:	70bb      	strb	r3, [r7, #2]
	int result = 0;
 8006b8c:	2300      	movs	r3, #0
 8006b8e:	60fb      	str	r3, [r7, #12]

	if(sensor_needs_compass(androidSensor))
 8006b90:	78fb      	ldrb	r3, [r7, #3]
 8006b92:	4618      	mov	r0, r3
 8006b94:	f000 fea6 	bl	80078e4 <sensor_needs_compass>
 8006b98:	4603      	mov	r3, r0
 8006b9a:	2b00      	cmp	r3, #0
 8006b9c:	d008      	beq.n	8006bb0 <inv_icm20948_ctrl_enable_sensor+0x34>
		if(!inv_icm20948_get_compass_availability(s))
 8006b9e:	6878      	ldr	r0, [r7, #4]
 8006ba0:	f001 f9fe 	bl	8007fa0 <inv_icm20948_get_compass_availability>
 8006ba4:	4603      	mov	r3, r0
 8006ba6:	2b00      	cmp	r3, #0
 8006ba8:	d102      	bne.n	8006bb0 <inv_icm20948_ctrl_enable_sensor+0x34>
			return -1;
 8006baa:	f04f 33ff 	mov.w	r3, #4294967295
 8006bae:	e022      	b.n	8006bf6 <inv_icm20948_ctrl_enable_sensor+0x7a>

	inv_icm20948_prevent_lpen_control(s);
 8006bb0:	6878      	ldr	r0, [r7, #4]
 8006bb2:	f000 fee3 	bl	800797c <inv_icm20948_prevent_lpen_control>
	if( s->mems_put_to_sleep ) {
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	f893 323c 	ldrb.w	r3, [r3, #572]	@ 0x23c
 8006bbc:	2b00      	cmp	r3, #0
 8006bbe:	d00a      	beq.n	8006bd6 <inv_icm20948_ctrl_enable_sensor+0x5a>
		s->mems_put_to_sleep = 0;
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	2200      	movs	r2, #0
 8006bc4:	f883 223c 	strb.w	r2, [r3, #572]	@ 0x23c
		result |= inv_icm20948_wakeup_mems(s);
 8006bc8:	6878      	ldr	r0, [r7, #4]
 8006bca:	f000 ffb9 	bl	8007b40 <inv_icm20948_wakeup_mems>
 8006bce:	4602      	mov	r2, r0
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	4313      	orrs	r3, r2
 8006bd4:	60fb      	str	r3, [r7, #12]
	}
	result |= inv_enable_sensor_internal(s, androidSensor, enable, &s->mems_put_to_sleep);
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	f503 730f 	add.w	r3, r3, #572	@ 0x23c
 8006bdc:	78ba      	ldrb	r2, [r7, #2]
 8006bde:	78f9      	ldrb	r1, [r7, #3]
 8006be0:	6878      	ldr	r0, [r7, #4]
 8006be2:	f000 f80d 	bl	8006c00 <inv_enable_sensor_internal>
 8006be6:	4602      	mov	r2, r0
 8006be8:	68fb      	ldr	r3, [r7, #12]
 8006bea:	4313      	orrs	r3, r2
 8006bec:	60fb      	str	r3, [r7, #12]
	inv_icm20948_allow_lpen_control(s);
 8006bee:	6878      	ldr	r0, [r7, #4]
 8006bf0:	f000 fed2 	bl	8007998 <inv_icm20948_allow_lpen_control>
	return result;
 8006bf4:	68fb      	ldr	r3, [r7, #12]
}
 8006bf6:	4618      	mov	r0, r3
 8006bf8:	3710      	adds	r7, #16
 8006bfa:	46bd      	mov	sp, r7
 8006bfc:	bd80      	pop	{r7, pc}
	...

08006c00 <inv_enable_sensor_internal>:

static int inv_enable_sensor_internal(struct inv_icm20948 * s, unsigned char androidSensor, unsigned char enable, char * mems_put_to_sleep)
{
 8006c00:	b590      	push	{r4, r7, lr}
 8006c02:	b0a1      	sub	sp, #132	@ 0x84
 8006c04:	af02      	add	r7, sp, #8
 8006c06:	60f8      	str	r0, [r7, #12]
 8006c08:	607b      	str	r3, [r7, #4]
 8006c0a:	460b      	mov	r3, r1
 8006c0c:	72fb      	strb	r3, [r7, #11]
 8006c0e:	4613      	mov	r3, r2
 8006c10:	72bb      	strb	r3, [r7, #10]
	int result = 0;
 8006c12:	2300      	movs	r3, #0
 8006c14:	677b      	str	r3, [r7, #116]	@ 0x74
	unsigned short inv_event_control = 0;
 8006c16:	2300      	movs	r3, #0
 8006c18:	f8a7 3072 	strh.w	r3, [r7, #114]	@ 0x72
	unsigned short data_rdy_status = 0;
 8006c1c:	2300      	movs	r3, #0
 8006c1e:	f8a7 3070 	strh.w	r3, [r7, #112]	@ 0x70
	unsigned long steps=0;
 8006c22:	2300      	movs	r3, #0
 8006c24:	66fb      	str	r3, [r7, #108]	@ 0x6c
	const short inv_androidSensor_to_control_bits[ANDROID_SENSOR_NUM_MAX]=
 8006c26:	4aa3      	ldr	r2, [pc, #652]	@ (8006eb4 <inv_enable_sensor_internal+0x2b4>)
 8006c28:	f107 0314 	add.w	r3, r7, #20
 8006c2c:	4611      	mov	r1, r2
 8006c2e:	2258      	movs	r2, #88	@ 0x58
 8006c30:	4618      	mov	r0, r3
 8006c32:	f00e fcc3 	bl	80155bc <memcpy>
		-1,		// ANDROID_SENSOR_WAKEUP_HEART_RATE,
		0,		// ANDROID_SENSOR_WAKEUP_TILT_DETECTOR,
		0x8008, // Raw Acc
		0x4048, // Raw Gyr
	};
	if(enable && !inv_icm20948_ctrl_androidSensor_enabled(s, androidSensor))
 8006c36:	7abb      	ldrb	r3, [r7, #10]
 8006c38:	2b00      	cmp	r3, #0
 8006c3a:	d012      	beq.n	8006c62 <inv_enable_sensor_internal+0x62>
 8006c3c:	7afb      	ldrb	r3, [r7, #11]
 8006c3e:	4619      	mov	r1, r3
 8006c40:	68f8      	ldr	r0, [r7, #12]
 8006c42:	f7fe ff10 	bl	8005a66 <inv_icm20948_ctrl_androidSensor_enabled>
 8006c46:	4603      	mov	r3, r0
 8006c48:	2b00      	cmp	r3, #0
 8006c4a:	d10a      	bne.n	8006c62 <inv_enable_sensor_internal+0x62>
		s->skip_sample[inv_icm20948_sensor_android_2_sensor_type(androidSensor)] = 1;
 8006c4c:	7afb      	ldrb	r3, [r7, #11]
 8006c4e:	4618      	mov	r0, r3
 8006c50:	f005 fd8a 	bl	800c768 <inv_icm20948_sensor_android_2_sensor_type>
 8006c54:	4603      	mov	r3, r0
 8006c56:	461a      	mov	r2, r3
 8006c58:	68fb      	ldr	r3, [r7, #12]
 8006c5a:	4413      	add	r3, r2
 8006c5c:	2201      	movs	r2, #1
 8006c5e:	f883 22ac 	strb.w	r2, [r3, #684]	@ 0x2ac
		
	if (androidSensor == ANDROID_SENSOR_WAKEUP_SIGNIFICANT_MOTION) {
 8006c62:	7afb      	ldrb	r3, [r7, #11]
 8006c64:	2b11      	cmp	r3, #17
 8006c66:	d11c      	bne.n	8006ca2 <inv_enable_sensor_internal+0xa2>
		if (enable) {
 8006c68:	7abb      	ldrb	r3, [r7, #10]
 8006c6a:	2b00      	cmp	r3, #0
 8006c6c:	d00d      	beq.n	8006c8a <inv_enable_sensor_internal+0x8a>
			s->smd_status = INV_SMD_EN;
 8006c6e:	68fb      	ldr	r3, [r7, #12]
 8006c70:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006c74:	f8a3 223e 	strh.w	r2, [r3, #574]	@ 0x23e
			s->bac_request ++;
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	f8b3 3242 	ldrh.w	r3, [r3, #578]	@ 0x242
 8006c7e:	3301      	adds	r3, #1
 8006c80:	b29a      	uxth	r2, r3
 8006c82:	68fb      	ldr	r3, [r7, #12]
 8006c84:	f8a3 2242 	strh.w	r2, [r3, #578]	@ 0x242
 8006c88:	e00b      	b.n	8006ca2 <inv_enable_sensor_internal+0xa2>
		}
		else {
			s->smd_status = 0;
 8006c8a:	68fb      	ldr	r3, [r7, #12]
 8006c8c:	2200      	movs	r2, #0
 8006c8e:	f8a3 223e 	strh.w	r2, [r3, #574]	@ 0x23e
			s->bac_request --;
 8006c92:	68fb      	ldr	r3, [r7, #12]
 8006c94:	f8b3 3242 	ldrh.w	r3, [r3, #578]	@ 0x242
 8006c98:	3b01      	subs	r3, #1
 8006c9a:	b29a      	uxth	r2, r3
 8006c9c:	68fb      	ldr	r3, [r7, #12]
 8006c9e:	f8a3 2242 	strh.w	r2, [r3, #578]	@ 0x242
		}
	}

	if (androidSensor == ANDROID_SENSOR_STEP_DETECTOR) {
 8006ca2:	7afb      	ldrb	r3, [r7, #11]
 8006ca4:	2b12      	cmp	r3, #18
 8006ca6:	d11c      	bne.n	8006ce2 <inv_enable_sensor_internal+0xe2>
		if (enable) {
 8006ca8:	7abb      	ldrb	r3, [r7, #10]
 8006caa:	2b00      	cmp	r3, #0
 8006cac:	d00d      	beq.n	8006cca <inv_enable_sensor_internal+0xca>
			s->ped_int_status = INV_PEDOMETER_INT_EN;
 8006cae:	68fb      	ldr	r3, [r7, #12]
 8006cb0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8006cb4:	f8a3 2240 	strh.w	r2, [r3, #576]	@ 0x240
			s->bac_request ++;
 8006cb8:	68fb      	ldr	r3, [r7, #12]
 8006cba:	f8b3 3242 	ldrh.w	r3, [r3, #578]	@ 0x242
 8006cbe:	3301      	adds	r3, #1
 8006cc0:	b29a      	uxth	r2, r3
 8006cc2:	68fb      	ldr	r3, [r7, #12]
 8006cc4:	f8a3 2242 	strh.w	r2, [r3, #578]	@ 0x242
 8006cc8:	e00b      	b.n	8006ce2 <inv_enable_sensor_internal+0xe2>
		}
		else {
			s->ped_int_status = 0;
 8006cca:	68fb      	ldr	r3, [r7, #12]
 8006ccc:	2200      	movs	r2, #0
 8006cce:	f8a3 2240 	strh.w	r2, [r3, #576]	@ 0x240
			s->bac_request --;
 8006cd2:	68fb      	ldr	r3, [r7, #12]
 8006cd4:	f8b3 3242 	ldrh.w	r3, [r3, #578]	@ 0x242
 8006cd8:	3b01      	subs	r3, #1
 8006cda:	b29a      	uxth	r2, r3
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	f8a3 2242 	strh.w	r2, [r3, #578]	@ 0x242
		}
	}
	
	if (androidSensor == ANDROID_SENSOR_STEP_COUNTER) {
 8006ce2:	7afb      	ldrb	r3, [r7, #11]
 8006ce4:	2b13      	cmp	r3, #19
 8006ce6:	d113      	bne.n	8006d10 <inv_enable_sensor_internal+0x110>
		if (enable) {
 8006ce8:	7abb      	ldrb	r3, [r7, #10]
 8006cea:	2b00      	cmp	r3, #0
 8006cec:	d008      	beq.n	8006d00 <inv_enable_sensor_internal+0x100>
			s->bac_request ++;
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	f8b3 3242 	ldrh.w	r3, [r3, #578]	@ 0x242
 8006cf4:	3301      	adds	r3, #1
 8006cf6:	b29a      	uxth	r2, r3
 8006cf8:	68fb      	ldr	r3, [r7, #12]
 8006cfa:	f8a3 2242 	strh.w	r2, [r3, #578]	@ 0x242
 8006cfe:	e007      	b.n	8006d10 <inv_enable_sensor_internal+0x110>
		}
		else {
			s->bac_request --;
 8006d00:	68fb      	ldr	r3, [r7, #12]
 8006d02:	f8b3 3242 	ldrh.w	r3, [r3, #578]	@ 0x242
 8006d06:	3b01      	subs	r3, #1
 8006d08:	b29a      	uxth	r2, r3
 8006d0a:	68fb      	ldr	r3, [r7, #12]
 8006d0c:	f8a3 2242 	strh.w	r2, [r3, #578]	@ 0x242
		}
	}

	if (androidSensor == ANDROID_SENSOR_FLIP_PICKUP) {
 8006d10:	7afb      	ldrb	r3, [r7, #11]
 8006d12:	2b2e      	cmp	r3, #46	@ 0x2e
 8006d14:	d10c      	bne.n	8006d30 <inv_enable_sensor_internal+0x130>
		if (enable){
 8006d16:	7abb      	ldrb	r3, [r7, #10]
 8006d18:	2b00      	cmp	r3, #0
 8006d1a:	d005      	beq.n	8006d28 <inv_enable_sensor_internal+0x128>
			s->flip_pickup_status = FLIP_PICKUP_SET;
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8006d22:	f8a3 2158 	strh.w	r2, [r3, #344]	@ 0x158
 8006d26:	e003      	b.n	8006d30 <inv_enable_sensor_internal+0x130>
		}
		else
			s->flip_pickup_status = 0;
 8006d28:	68fb      	ldr	r3, [r7, #12]
 8006d2a:	2200      	movs	r2, #0
 8006d2c:	f8a3 2158 	strh.w	r2, [r3, #344]	@ 0x158
	}

	if (androidSensor == ANDROID_SENSOR_B2S) {
 8006d30:	7afb      	ldrb	r3, [r7, #11]
 8006d32:	2b2d      	cmp	r3, #45	@ 0x2d
 8006d34:	d11b      	bne.n	8006d6e <inv_enable_sensor_internal+0x16e>
		if(enable){
 8006d36:	7abb      	ldrb	r3, [r7, #10]
 8006d38:	2b00      	cmp	r3, #0
 8006d3a:	d00c      	beq.n	8006d56 <inv_enable_sensor_internal+0x156>
			s->b2s_status = INV_BTS_EN;
 8006d3c:	68fb      	ldr	r3, [r7, #12]
 8006d3e:	2220      	movs	r2, #32
 8006d40:	f8a3 2156 	strh.w	r2, [r3, #342]	@ 0x156
			s->bac_request ++;
 8006d44:	68fb      	ldr	r3, [r7, #12]
 8006d46:	f8b3 3242 	ldrh.w	r3, [r3, #578]	@ 0x242
 8006d4a:	3301      	adds	r3, #1
 8006d4c:	b29a      	uxth	r2, r3
 8006d4e:	68fb      	ldr	r3, [r7, #12]
 8006d50:	f8a3 2242 	strh.w	r2, [r3, #578]	@ 0x242
 8006d54:	e00b      	b.n	8006d6e <inv_enable_sensor_internal+0x16e>
		}
		else {
			s->b2s_status = 0;
 8006d56:	68fb      	ldr	r3, [r7, #12]
 8006d58:	2200      	movs	r2, #0
 8006d5a:	f8a3 2156 	strh.w	r2, [r3, #342]	@ 0x156
			s->bac_request --;
 8006d5e:	68fb      	ldr	r3, [r7, #12]
 8006d60:	f8b3 3242 	ldrh.w	r3, [r3, #578]	@ 0x242
 8006d64:	3b01      	subs	r3, #1
 8006d66:	b29a      	uxth	r2, r3
 8006d68:	68fb      	ldr	r3, [r7, #12]
 8006d6a:	f8a3 2242 	strh.w	r2, [r3, #578]	@ 0x242
		}
	}
	if (androidSensor == ANDROID_SENSOR_ACTIVITY_CLASSIFICATON)
 8006d6e:	7afb      	ldrb	r3, [r7, #11]
 8006d70:	2b2f      	cmp	r3, #47	@ 0x2f
 8006d72:	d104      	bne.n	8006d7e <inv_enable_sensor_internal+0x17e>
		inv_icm20948_ctrl_enable_activity_classifier(s, enable);
 8006d74:	7abb      	ldrb	r3, [r7, #10]
 8006d76:	4619      	mov	r1, r3
 8006d78:	68f8      	ldr	r0, [r7, #12]
 8006d7a:	f000 facf 	bl	800731c <inv_icm20948_ctrl_enable_activity_classifier>

	if (androidSensor == ANDROID_SENSOR_WAKEUP_TILT_DETECTOR)
 8006d7e:	7afb      	ldrb	r3, [r7, #11]
 8006d80:	2b29      	cmp	r3, #41	@ 0x29
 8006d82:	d104      	bne.n	8006d8e <inv_enable_sensor_internal+0x18e>
		inv_icm20948_ctrl_enable_tilt(s, enable);
 8006d84:	7abb      	ldrb	r3, [r7, #10]
 8006d86:	4619      	mov	r1, r3
 8006d88:	68f8      	ldr	r0, [r7, #12]
 8006d8a:	f000 fb0b 	bl	80073a4 <inv_icm20948_ctrl_enable_tilt>

	inv_convert_androidSensor_to_control(s, androidSensor, enable, inv_androidSensor_to_control_bits, &s->inv_sensor_control);
 8006d8e:	68fb      	ldr	r3, [r7, #12]
 8006d90:	f503 73ad 	add.w	r3, r3, #346	@ 0x15a
 8006d94:	f107 0014 	add.w	r0, r7, #20
 8006d98:	7aba      	ldrb	r2, [r7, #10]
 8006d9a:	7af9      	ldrb	r1, [r7, #11]
 8006d9c:	9300      	str	r3, [sp, #0]
 8006d9e:	4603      	mov	r3, r0
 8006da0:	68f8      	ldr	r0, [r7, #12]
 8006da2:	f7ff fe58 	bl	8006a56 <inv_convert_androidSensor_to_control>
	result = dmp_icm20948_set_data_output_control1(s, s->inv_sensor_control);
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	f8b3 315a 	ldrh.w	r3, [r3, #346]	@ 0x15a
 8006dac:	4619      	mov	r1, r3
 8006dae:	68f8      	ldr	r0, [r7, #12]
 8006db0:	f003 f817 	bl	8009de2 <dmp_icm20948_set_data_output_control1>
 8006db4:	6778      	str	r0, [r7, #116]	@ 0x74
	if (s->b2s_status)
 8006db6:	68fb      	ldr	r3, [r7, #12]
 8006db8:	f8b3 3156 	ldrh.w	r3, [r3, #342]	@ 0x156
 8006dbc:	2b00      	cmp	r3, #0
 8006dbe:	d00e      	beq.n	8006dde <inv_enable_sensor_internal+0x1de>
		result |= dmp_icm20948_set_data_interrupt_control(s, s->inv_sensor_control|0x8008);
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	f8b3 215a 	ldrh.w	r2, [r3, #346]	@ 0x15a
 8006dc6:	4b3c      	ldr	r3, [pc, #240]	@ (8006eb8 <inv_enable_sensor_internal+0x2b8>)
 8006dc8:	4313      	orrs	r3, r2
 8006dca:	b29b      	uxth	r3, r3
 8006dcc:	4619      	mov	r1, r3
 8006dce:	68f8      	ldr	r0, [r7, #12]
 8006dd0:	f003 f880 	bl	8009ed4 <dmp_icm20948_set_data_interrupt_control>
 8006dd4:	4602      	mov	r2, r0
 8006dd6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006dd8:	4313      	orrs	r3, r2
 8006dda:	677b      	str	r3, [r7, #116]	@ 0x74
 8006ddc:	e00a      	b.n	8006df4 <inv_enable_sensor_internal+0x1f4>
		// result |= dmp_icm20948_set_data_interrupt_control(s, s->inv_sensor_control|0x0000);
	else
		result |= dmp_icm20948_set_data_interrupt_control(s, s->inv_sensor_control);
 8006dde:	68fb      	ldr	r3, [r7, #12]
 8006de0:	f8b3 315a 	ldrh.w	r3, [r3, #346]	@ 0x15a
 8006de4:	4619      	mov	r1, r3
 8006de6:	68f8      	ldr	r0, [r7, #12]
 8006de8:	f003 f874 	bl	8009ed4 <dmp_icm20948_set_data_interrupt_control>
 8006dec:	4602      	mov	r2, r0
 8006dee:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006df0:	4313      	orrs	r3, r2
 8006df2:	677b      	str	r3, [r7, #116]	@ 0x74

	if (s->inv_sensor_control & ACCEL_SET)
 8006df4:	68fb      	ldr	r3, [r7, #12]
 8006df6:	f8b3 315a 	ldrh.w	r3, [r3, #346]	@ 0x15a
 8006dfa:	b21b      	sxth	r3, r3
 8006dfc:	2b00      	cmp	r3, #0
 8006dfe:	da09      	bge.n	8006e14 <inv_enable_sensor_internal+0x214>
		s->inv_sensor_control2 |= ACCEL_ACCURACY_SET;
 8006e00:	68fb      	ldr	r3, [r7, #12]
 8006e02:	f8b3 315c 	ldrh.w	r3, [r3, #348]	@ 0x15c
 8006e06:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8006e0a:	b29a      	uxth	r2, r3
 8006e0c:	68fb      	ldr	r3, [r7, #12]
 8006e0e:	f8a3 215c 	strh.w	r2, [r3, #348]	@ 0x15c
 8006e12:	e008      	b.n	8006e26 <inv_enable_sensor_internal+0x226>
	else
		s->inv_sensor_control2 &= ~ACCEL_ACCURACY_SET;
 8006e14:	68fb      	ldr	r3, [r7, #12]
 8006e16:	f8b3 315c 	ldrh.w	r3, [r3, #348]	@ 0x15c
 8006e1a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006e1e:	b29a      	uxth	r2, r3
 8006e20:	68fb      	ldr	r3, [r7, #12]
 8006e22:	f8a3 215c 	strh.w	r2, [r3, #348]	@ 0x15c

	if ((s->inv_sensor_control & GYRO_CALIBR_SET) || (s->inv_sensor_control & GYRO_SET))
 8006e26:	68fb      	ldr	r3, [r7, #12]
 8006e28:	f8b3 315a 	ldrh.w	r3, [r3, #346]	@ 0x15a
 8006e2c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006e30:	2b00      	cmp	r3, #0
 8006e32:	d106      	bne.n	8006e42 <inv_enable_sensor_internal+0x242>
 8006e34:	68fb      	ldr	r3, [r7, #12]
 8006e36:	f8b3 315a 	ldrh.w	r3, [r3, #346]	@ 0x15a
 8006e3a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006e3e:	2b00      	cmp	r3, #0
 8006e40:	d009      	beq.n	8006e56 <inv_enable_sensor_internal+0x256>
		s->inv_sensor_control2 |= GYRO_ACCURACY_SET;
 8006e42:	68fb      	ldr	r3, [r7, #12]
 8006e44:	f8b3 315c 	ldrh.w	r3, [r3, #348]	@ 0x15c
 8006e48:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8006e4c:	b29a      	uxth	r2, r3
 8006e4e:	68fb      	ldr	r3, [r7, #12]
 8006e50:	f8a3 215c 	strh.w	r2, [r3, #348]	@ 0x15c
 8006e54:	e008      	b.n	8006e68 <inv_enable_sensor_internal+0x268>
	else
		s->inv_sensor_control2 &= ~GYRO_ACCURACY_SET;
 8006e56:	68fb      	ldr	r3, [r7, #12]
 8006e58:	f8b3 315c 	ldrh.w	r3, [r3, #348]	@ 0x15c
 8006e5c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006e60:	b29a      	uxth	r2, r3
 8006e62:	68fb      	ldr	r3, [r7, #12]
 8006e64:	f8a3 215c 	strh.w	r2, [r3, #348]	@ 0x15c

	if ((s->inv_sensor_control & CPASS_CALIBR_SET) || (s->inv_sensor_control & QUAT9_SET)
 8006e68:	68fb      	ldr	r3, [r7, #12]
 8006e6a:	f8b3 315a 	ldrh.w	r3, [r3, #346]	@ 0x15a
 8006e6e:	f003 0320 	and.w	r3, r3, #32
 8006e72:	2b00      	cmp	r3, #0
 8006e74:	d114      	bne.n	8006ea0 <inv_enable_sensor_internal+0x2a0>
 8006e76:	68fb      	ldr	r3, [r7, #12]
 8006e78:	f8b3 315a 	ldrh.w	r3, [r3, #346]	@ 0x15a
 8006e7c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006e80:	2b00      	cmp	r3, #0
 8006e82:	d10d      	bne.n	8006ea0 <inv_enable_sensor_internal+0x2a0>
		|| (s->inv_sensor_control & GEOMAG_SET) || (s->inv_sensor_control & CPASS_SET))
 8006e84:	68fb      	ldr	r3, [r7, #12]
 8006e86:	f8b3 315a 	ldrh.w	r3, [r3, #346]	@ 0x15a
 8006e8a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006e8e:	2b00      	cmp	r3, #0
 8006e90:	d106      	bne.n	8006ea0 <inv_enable_sensor_internal+0x2a0>
 8006e92:	68fb      	ldr	r3, [r7, #12]
 8006e94:	f8b3 315a 	ldrh.w	r3, [r3, #346]	@ 0x15a
 8006e98:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006e9c:	2b00      	cmp	r3, #0
 8006e9e:	d00d      	beq.n	8006ebc <inv_enable_sensor_internal+0x2bc>
		s->inv_sensor_control2 |= CPASS_ACCURACY_SET;
 8006ea0:	68fb      	ldr	r3, [r7, #12]
 8006ea2:	f8b3 315c 	ldrh.w	r3, [r3, #348]	@ 0x15c
 8006ea6:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8006eaa:	b29a      	uxth	r2, r3
 8006eac:	68fb      	ldr	r3, [r7, #12]
 8006eae:	f8a3 215c 	strh.w	r2, [r3, #348]	@ 0x15c
 8006eb2:	e00c      	b.n	8006ece <inv_enable_sensor_internal+0x2ce>
 8006eb4:	0801ac34 	.word	0x0801ac34
 8006eb8:	ffff8008 	.word	0xffff8008
	else
		s->inv_sensor_control2 &= ~CPASS_ACCURACY_SET;
 8006ebc:	68fb      	ldr	r3, [r7, #12]
 8006ebe:	f8b3 315c 	ldrh.w	r3, [r3, #348]	@ 0x15c
 8006ec2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006ec6:	b29a      	uxth	r2, r3
 8006ec8:	68fb      	ldr	r3, [r7, #12]
 8006eca:	f8a3 215c 	strh.w	r2, [r3, #348]	@ 0x15c

	if(s->flip_pickup_status)
 8006ece:	68fb      	ldr	r3, [r7, #12]
 8006ed0:	f8b3 3158 	ldrh.w	r3, [r3, #344]	@ 0x158
 8006ed4:	2b00      	cmp	r3, #0
 8006ed6:	d009      	beq.n	8006eec <inv_enable_sensor_internal+0x2ec>
		s->inv_sensor_control2 |= FLIP_PICKUP_SET;
 8006ed8:	68fb      	ldr	r3, [r7, #12]
 8006eda:	f8b3 315c 	ldrh.w	r3, [r3, #348]	@ 0x15c
 8006ede:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8006ee2:	b29a      	uxth	r2, r3
 8006ee4:	68fb      	ldr	r3, [r7, #12]
 8006ee6:	f8a3 215c 	strh.w	r2, [r3, #348]	@ 0x15c
 8006eea:	e008      	b.n	8006efe <inv_enable_sensor_internal+0x2fe>
	else
		s->inv_sensor_control2 &= ~FLIP_PICKUP_SET;
 8006eec:	68fb      	ldr	r3, [r7, #12]
 8006eee:	f8b3 315c 	ldrh.w	r3, [r3, #348]	@ 0x15c
 8006ef2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006ef6:	b29a      	uxth	r2, r3
 8006ef8:	68fb      	ldr	r3, [r7, #12]
 8006efa:	f8a3 215c 	strh.w	r2, [r3, #348]	@ 0x15c

	// inv_event_control   |= s->b2s_status; 
	if(s->b2s_status)
 8006efe:	68fb      	ldr	r3, [r7, #12]
 8006f00:	f8b3 3156 	ldrh.w	r3, [r3, #342]	@ 0x156
 8006f04:	2b00      	cmp	r3, #0
 8006f06:	d019      	beq.n	8006f3c <inv_enable_sensor_internal+0x33c>
	{
		inv_event_control |= INV_BRING_AND_LOOK_T0_SEE_EN;
 8006f08:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 8006f0c:	f043 0304 	orr.w	r3, r3, #4
 8006f10:	f8a7 3072 	strh.w	r3, [r7, #114]	@ 0x72
		inv_event_control |= INV_PEDOMETER_EN;
 8006f14:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 8006f18:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8006f1c:	f8a7 3072 	strh.w	r3, [r7, #114]	@ 0x72
#ifndef ICM20948_FOR_MOBILE // Next lines change BAC behavior to wearable platform
		inv_event_control |= INV_BAC_WEARABLE_EN;
 8006f20:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 8006f24:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006f28:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006f2c:	f8a7 3072 	strh.w	r3, [r7, #114]	@ 0x72
		dmp_icm20948_set_ped_y_ratio(s, BAC_PED_Y_RATIO_WEARABLE);
 8006f30:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8006f34:	68f8      	ldr	r0, [r7, #12]
 8006f36:	f003 fe70 	bl	800ac1a <dmp_icm20948_set_ped_y_ratio>
 8006f3a:	e011      	b.n	8006f60 <inv_enable_sensor_internal+0x360>
#endif
	}
	else
	{
		inv_event_control &= ~INV_BRING_AND_LOOK_T0_SEE_EN;
 8006f3c:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 8006f40:	f023 0304 	bic.w	r3, r3, #4
 8006f44:	f8a7 3072 	strh.w	r3, [r7, #114]	@ 0x72
		inv_event_control &= ~INV_PEDOMETER_EN;
 8006f48:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 8006f4c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006f50:	f8a7 3072 	strh.w	r3, [r7, #114]	@ 0x72
#ifndef ICM20948_FOR_MOBILE // Next lines change BAC behavior to wearable platform
		inv_event_control &= ~INV_BAC_WEARABLE_EN;
 8006f54:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 8006f58:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8006f5c:	f8a7 3072 	strh.w	r3, [r7, #114]	@ 0x72
#endif
	}

	result |= dmp_icm20948_set_data_output_control2(s, s->inv_sensor_control2);
 8006f60:	68fb      	ldr	r3, [r7, #12]
 8006f62:	f8b3 315c 	ldrh.w	r3, [r3, #348]	@ 0x15c
 8006f66:	4619      	mov	r1, r3
 8006f68:	68f8      	ldr	r0, [r7, #12]
 8006f6a:	f002 ff53 	bl	8009e14 <dmp_icm20948_set_data_output_control2>
 8006f6e:	4602      	mov	r2, r0
 8006f70:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006f72:	4313      	orrs	r3, r2
 8006f74:	677b      	str	r3, [r7, #116]	@ 0x74

	// sets DATA_RDY_STATUS in DMP based on which sensors are on
	if (s->inv_androidSensorsOn_mask[0] & INV_NEEDS_GYRO_MASK || s->inv_androidSensorsOn_mask[1] & INV_NEEDS_GYRO_MASK1)
 8006f76:	68fb      	ldr	r3, [r7, #12]
 8006f78:	f8d3 2160 	ldr.w	r2, [r3, #352]	@ 0x160
 8006f7c:	4ba0      	ldr	r3, [pc, #640]	@ (8007200 <inv_enable_sensor_internal+0x600>)
 8006f7e:	4013      	ands	r3, r2
 8006f80:	2b00      	cmp	r3, #0
 8006f82:	d107      	bne.n	8006f94 <inv_enable_sensor_internal+0x394>
 8006f84:	68fb      	ldr	r3, [r7, #12]
 8006f86:	f8d3 2164 	ldr.w	r2, [r3, #356]	@ 0x164
 8006f8a:	f640 0318 	movw	r3, #2072	@ 0x818
 8006f8e:	4013      	ands	r3, r2
 8006f90:	2b00      	cmp	r3, #0
 8006f92:	d005      	beq.n	8006fa0 <inv_enable_sensor_internal+0x3a0>
		data_rdy_status |= GYRO_AVAILABLE;
 8006f94:	f8b7 3070 	ldrh.w	r3, [r7, #112]	@ 0x70
 8006f98:	f043 0301 	orr.w	r3, r3, #1
 8006f9c:	f8a7 3070 	strh.w	r3, [r7, #112]	@ 0x70
	
	if (s->inv_androidSensorsOn_mask[0] & INV_NEEDS_ACCEL_MASK || s->inv_androidSensorsOn_mask[1] & INV_NEEDS_ACCEL_MASK1)
 8006fa0:	68fb      	ldr	r3, [r7, #12]
 8006fa2:	f8d3 2160 	ldr.w	r2, [r3, #352]	@ 0x160
 8006fa6:	4b97      	ldr	r3, [pc, #604]	@ (8007204 <inv_enable_sensor_internal+0x604>)
 8006fa8:	4013      	ands	r3, r2
 8006faa:	2b00      	cmp	r3, #0
 8006fac:	d106      	bne.n	8006fbc <inv_enable_sensor_internal+0x3bc>
 8006fae:	68fb      	ldr	r3, [r7, #12]
 8006fb0:	f8d3 3164 	ldr.w	r3, [r3, #356]	@ 0x164
 8006fb4:	f403 63dd 	and.w	r3, r3, #1768	@ 0x6e8
 8006fb8:	2b00      	cmp	r3, #0
 8006fba:	d005      	beq.n	8006fc8 <inv_enable_sensor_internal+0x3c8>
		data_rdy_status |= ACCEL_AVAILABLE;
 8006fbc:	f8b7 3070 	ldrh.w	r3, [r7, #112]	@ 0x70
 8006fc0:	f043 0302 	orr.w	r3, r3, #2
 8006fc4:	f8a7 3070 	strh.w	r3, [r7, #112]	@ 0x70

	if (s->flip_pickup_status || s->b2s_status)
 8006fc8:	68fb      	ldr	r3, [r7, #12]
 8006fca:	f8b3 3158 	ldrh.w	r3, [r3, #344]	@ 0x158
 8006fce:	2b00      	cmp	r3, #0
 8006fd0:	d104      	bne.n	8006fdc <inv_enable_sensor_internal+0x3dc>
 8006fd2:	68fb      	ldr	r3, [r7, #12]
 8006fd4:	f8b3 3156 	ldrh.w	r3, [r3, #342]	@ 0x156
 8006fd8:	2b00      	cmp	r3, #0
 8006fda:	d005      	beq.n	8006fe8 <inv_enable_sensor_internal+0x3e8>
		data_rdy_status |= ACCEL_AVAILABLE;
 8006fdc:	f8b7 3070 	ldrh.w	r3, [r7, #112]	@ 0x70
 8006fe0:	f043 0302 	orr.w	r3, r3, #2
 8006fe4:	f8a7 3070 	strh.w	r3, [r7, #112]	@ 0x70

	if (s->bac_status)
 8006fe8:	68fb      	ldr	r3, [r7, #12]
 8006fea:	f8b3 3154 	ldrh.w	r3, [r3, #340]	@ 0x154
 8006fee:	2b00      	cmp	r3, #0
 8006ff0:	d005      	beq.n	8006ffe <inv_enable_sensor_internal+0x3fe>
		data_rdy_status |= ACCEL_AVAILABLE;
 8006ff2:	f8b7 3070 	ldrh.w	r3, [r7, #112]	@ 0x70
 8006ff6:	f043 0302 	orr.w	r3, r3, #2
 8006ffa:	f8a7 3070 	strh.w	r3, [r7, #112]	@ 0x70

	if (s->inv_androidSensorsOn_mask[0] & INV_NEEDS_COMPASS_MASK || s->inv_androidSensorsOn_mask[1] & INV_NEEDS_COMPASS_MASK1) {
 8006ffe:	68fb      	ldr	r3, [r7, #12]
 8007000:	f8d3 2160 	ldr.w	r2, [r3, #352]	@ 0x160
 8007004:	4b80      	ldr	r3, [pc, #512]	@ (8007208 <inv_enable_sensor_internal+0x608>)
 8007006:	4013      	ands	r3, r2
 8007008:	2b00      	cmp	r3, #0
 800700a:	d106      	bne.n	800701a <inv_enable_sensor_internal+0x41a>
 800700c:	68fb      	ldr	r3, [r7, #12]
 800700e:	f8d3 3164 	ldr.w	r3, [r3, #356]	@ 0x164
 8007012:	f003 0384 	and.w	r3, r3, #132	@ 0x84
 8007016:	2b00      	cmp	r3, #0
 8007018:	d00b      	beq.n	8007032 <inv_enable_sensor_internal+0x432>
		data_rdy_status |= SECONDARY_COMPASS_AVAILABLE;
 800701a:	f8b7 3070 	ldrh.w	r3, [r7, #112]	@ 0x70
 800701e:	f043 0308 	orr.w	r3, r3, #8
 8007022:	f8a7 3070 	strh.w	r3, [r7, #112]	@ 0x70
		inv_event_control |= INV_COMPASS_CAL_EN;
 8007026:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 800702a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800702e:	f8a7 3072 	strh.w	r3, [r7, #114]	@ 0x72
	}
	// turn on gyro cal only if gyro is available
	if (data_rdy_status & GYRO_AVAILABLE)
 8007032:	f8b7 3070 	ldrh.w	r3, [r7, #112]	@ 0x70
 8007036:	f003 0301 	and.w	r3, r3, #1
 800703a:	2b00      	cmp	r3, #0
 800703c:	d005      	beq.n	800704a <inv_enable_sensor_internal+0x44a>
		inv_event_control |= INV_GYRO_CAL_EN;
 800703e:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 8007042:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007046:	f8a7 3072 	strh.w	r3, [r7, #114]	@ 0x72
		
	// turn on acc cal only if acc is available
	if (data_rdy_status & ACCEL_AVAILABLE)
 800704a:	f8b7 3070 	ldrh.w	r3, [r7, #112]	@ 0x70
 800704e:	f003 0302 	and.w	r3, r3, #2
 8007052:	2b00      	cmp	r3, #0
 8007054:	d005      	beq.n	8007062 <inv_enable_sensor_internal+0x462>
		inv_event_control |= INV_ACCEL_CAL_EN;
 8007056:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 800705a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800705e:	f8a7 3072 	strh.w	r3, [r7, #114]	@ 0x72

	inv_event_control |= s->smd_status | s->ped_int_status;
 8007062:	68fb      	ldr	r3, [r7, #12]
 8007064:	f8b3 223e 	ldrh.w	r2, [r3, #574]	@ 0x23e
 8007068:	68fb      	ldr	r3, [r7, #12]
 800706a:	f8b3 3240 	ldrh.w	r3, [r3, #576]	@ 0x240
 800706e:	4313      	orrs	r3, r2
 8007070:	b29a      	uxth	r2, r3
 8007072:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 8007076:	4313      	orrs	r3, r2
 8007078:	f8a7 3072 	strh.w	r3, [r7, #114]	@ 0x72

	if (s->inv_sensor_control & QUAT9_SET)
 800707c:	68fb      	ldr	r3, [r7, #12]
 800707e:	f8b3 315a 	ldrh.w	r3, [r3, #346]	@ 0x15a
 8007082:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007086:	2b00      	cmp	r3, #0
 8007088:	d005      	beq.n	8007096 <inv_enable_sensor_internal+0x496>
		inv_event_control |= INV_NINE_AXIS_EN;
 800708a:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 800708e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007092:	f8a7 3072 	strh.w	r3, [r7, #114]	@ 0x72

	if (s->inv_sensor_control & (PED_STEPDET_SET | PED_STEPIND_SET) || inv_event_control & INV_SMD_EN) {
 8007096:	68fb      	ldr	r3, [r7, #12]
 8007098:	f8b3 315a 	ldrh.w	r3, [r3, #346]	@ 0x15a
 800709c:	f003 0317 	and.w	r3, r3, #23
 80070a0:	2b00      	cmp	r3, #0
 80070a2:	d105      	bne.n	80070b0 <inv_enable_sensor_internal+0x4b0>
 80070a4:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 80070a8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80070ac:	2b00      	cmp	r3, #0
 80070ae:	d012      	beq.n	80070d6 <inv_enable_sensor_internal+0x4d6>
		inv_event_control |= INV_PEDOMETER_EN;
 80070b0:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 80070b4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80070b8:	f8a7 3072 	strh.w	r3, [r7, #114]	@ 0x72
#ifndef ICM20948_FOR_MOBILE // Next lines change BAC behavior to wearable platform
		inv_event_control |= INV_BAC_WEARABLE_EN;
 80070bc:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 80070c0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80070c4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80070c8:	f8a7 3072 	strh.w	r3, [r7, #114]	@ 0x72
		dmp_icm20948_set_ped_y_ratio(s, BAC_PED_Y_RATIO_WEARABLE);
 80070cc:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 80070d0:	68f8      	ldr	r0, [r7, #12]
 80070d2:	f003 fda2 	bl	800ac1a <dmp_icm20948_set_ped_y_ratio>
#endif
	}

	if (s->inv_sensor_control2 & ACT_RECOG_SET) {
 80070d6:	68fb      	ldr	r3, [r7, #12]
 80070d8:	f8b3 315c 	ldrh.w	r3, [r3, #348]	@ 0x15c
 80070dc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80070e0:	2b00      	cmp	r3, #0
 80070e2:	d012      	beq.n	800710a <inv_enable_sensor_internal+0x50a>
		inv_event_control |= INV_PEDOMETER_EN;
 80070e4:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 80070e8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80070ec:	f8a7 3072 	strh.w	r3, [r7, #114]	@ 0x72
#ifndef ICM20948_FOR_MOBILE // Next lines this to change BAC behavior to wearable platform
		inv_event_control |= INV_BAC_WEARABLE_EN;
 80070f0:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 80070f4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80070f8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80070fc:	f8a7 3072 	strh.w	r3, [r7, #114]	@ 0x72
		dmp_icm20948_set_ped_y_ratio(s, BAC_PED_Y_RATIO_WEARABLE);
 8007100:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8007104:	68f8      	ldr	r0, [r7, #12]
 8007106:	f003 fd88 	bl	800ac1a <dmp_icm20948_set_ped_y_ratio>
#endif
	}

	if (s->inv_sensor_control2 & FLIP_PICKUP_SET){
 800710a:	68fb      	ldr	r3, [r7, #12]
 800710c:	f8b3 315c 	ldrh.w	r3, [r3, #348]	@ 0x15c
 8007110:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007114:	2b00      	cmp	r3, #0
 8007116:	d005      	beq.n	8007124 <inv_enable_sensor_internal+0x524>
		inv_event_control |= FLIP_PICKUP_EN;
 8007118:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 800711c:	f043 0310 	orr.w	r3, r3, #16
 8007120:	f8a7 3072 	strh.w	r3, [r7, #114]	@ 0x72
	}

	if (s->inv_sensor_control & GEOMAG_SET)
 8007124:	68fb      	ldr	r3, [r7, #12]
 8007126:	f8b3 315a 	ldrh.w	r3, [r3, #346]	@ 0x15a
 800712a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800712e:	2b00      	cmp	r3, #0
 8007130:	d005      	beq.n	800713e <inv_enable_sensor_internal+0x53e>
		inv_event_control |= GEOMAG_EN;
 8007132:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 8007136:	f043 0308 	orr.w	r3, r3, #8
 800713a:	f8a7 3072 	strh.w	r3, [r7, #114]	@ 0x72

	result |= dmp_icm20948_set_motion_event_control(s, inv_event_control);
 800713e:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 8007142:	4619      	mov	r1, r3
 8007144:	68f8      	ldr	r0, [r7, #12]
 8007146:	f002 ff28 	bl	8009f9a <dmp_icm20948_set_motion_event_control>
 800714a:	4602      	mov	r2, r0
 800714c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800714e:	4313      	orrs	r3, r2
 8007150:	677b      	str	r3, [r7, #116]	@ 0x74
	
	// A sensor was just enabled/disabled, need to recompute the required ODR for all augmented sensor-related sensors
	// The fastest ODR will always be applied to other related sensors
	if (   (androidSensor == ANDROID_SENSOR_GRAVITY) 
 8007152:	7afb      	ldrb	r3, [r7, #11]
 8007154:	2b09      	cmp	r3, #9
 8007156:	d005      	beq.n	8007164 <inv_enable_sensor_internal+0x564>
		|| (androidSensor == ANDROID_SENSOR_GAME_ROTATION_VECTOR) 
 8007158:	7afb      	ldrb	r3, [r7, #11]
 800715a:	2b0f      	cmp	r3, #15
 800715c:	d002      	beq.n	8007164 <inv_enable_sensor_internal+0x564>
		|| (androidSensor == ANDROID_SENSOR_LINEAR_ACCELERATION) ) {
 800715e:	7afb      	ldrb	r3, [r7, #11]
 8007160:	2b0a      	cmp	r3, #10
 8007162:	d10f      	bne.n	8007184 <inv_enable_sensor_internal+0x584>
		inv_icm20948_augmented_sensors_update_odr(s, androidSensor, &s->inv_dmp_odr_delays[INV_SENSOR_SIXQ]);
 8007164:	68fb      	ldr	r3, [r7, #12]
 8007166:	f503 7288 	add.w	r2, r3, #272	@ 0x110
 800716a:	7afb      	ldrb	r3, [r7, #11]
 800716c:	4619      	mov	r1, r3
 800716e:	68f8      	ldr	r0, [r7, #12]
 8007170:	f7fd fcda 	bl	8004b28 <inv_icm20948_augmented_sensors_update_odr>
		inv_icm20948_augmented_sensors_update_odr(s, androidSensor, &s->inv_dmp_odr_delays[INV_SENSOR_SIXQ_accel]);
 8007174:	68fb      	ldr	r3, [r7, #12]
 8007176:	f503 7293 	add.w	r2, r3, #294	@ 0x126
 800717a:	7afb      	ldrb	r3, [r7, #11]
 800717c:	4619      	mov	r1, r3
 800717e:	68f8      	ldr	r0, [r7, #12]
 8007180:	f7fd fcd2 	bl	8004b28 <inv_icm20948_augmented_sensors_update_odr>
	}

	if (   (androidSensor == ANDROID_SENSOR_ORIENTATION) 
 8007184:	7afb      	ldrb	r3, [r7, #11]
 8007186:	2b03      	cmp	r3, #3
 8007188:	d002      	beq.n	8007190 <inv_enable_sensor_internal+0x590>
		|| (androidSensor == ANDROID_SENSOR_ROTATION_VECTOR) ) {
 800718a:	7afb      	ldrb	r3, [r7, #11]
 800718c:	2b0b      	cmp	r3, #11
 800718e:	d117      	bne.n	80071c0 <inv_enable_sensor_internal+0x5c0>
		inv_icm20948_augmented_sensors_update_odr(s, androidSensor, &s->inv_dmp_odr_delays[INV_SENSOR_NINEQ]);
 8007190:	68fb      	ldr	r3, [r7, #12]
 8007192:	f503 7289 	add.w	r2, r3, #274	@ 0x112
 8007196:	7afb      	ldrb	r3, [r7, #11]
 8007198:	4619      	mov	r1, r3
 800719a:	68f8      	ldr	r0, [r7, #12]
 800719c:	f7fd fcc4 	bl	8004b28 <inv_icm20948_augmented_sensors_update_odr>
		inv_icm20948_augmented_sensors_update_odr(s, androidSensor, &s->inv_dmp_odr_delays[INV_SENSOR_NINEQ_accel]);
 80071a0:	68fb      	ldr	r3, [r7, #12]
 80071a2:	f503 7294 	add.w	r2, r3, #296	@ 0x128
 80071a6:	7afb      	ldrb	r3, [r7, #11]
 80071a8:	4619      	mov	r1, r3
 80071aa:	68f8      	ldr	r0, [r7, #12]
 80071ac:	f7fd fcbc 	bl	8004b28 <inv_icm20948_augmented_sensors_update_odr>
		inv_icm20948_augmented_sensors_update_odr(s, androidSensor, &s->inv_dmp_odr_delays[INV_SENSOR_NINEQ_cpass]);
 80071b0:	68fb      	ldr	r3, [r7, #12]
 80071b2:	f503 7296 	add.w	r2, r3, #300	@ 0x12c
 80071b6:	7afb      	ldrb	r3, [r7, #11]
 80071b8:	4619      	mov	r1, r3
 80071ba:	68f8      	ldr	r0, [r7, #12]
 80071bc:	f7fd fcb4 	bl	8004b28 <inv_icm20948_augmented_sensors_update_odr>
	}

	if (   (androidSensor == ANDROID_SENSOR_WAKEUP_GRAVITY) 
 80071c0:	7afb      	ldrb	r3, [r7, #11]
 80071c2:	2b1d      	cmp	r3, #29
 80071c4:	d005      	beq.n	80071d2 <inv_enable_sensor_internal+0x5d2>
		|| (androidSensor == ANDROID_SENSOR_WAKEUP_GAME_ROTATION_VECTOR) 
 80071c6:	7afb      	ldrb	r3, [r7, #11]
 80071c8:	2b23      	cmp	r3, #35	@ 0x23
 80071ca:	d002      	beq.n	80071d2 <inv_enable_sensor_internal+0x5d2>
		|| (androidSensor == ANDROID_SENSOR_WAKEUP_LINEAR_ACCELERATION) ) {
 80071cc:	7afb      	ldrb	r3, [r7, #11]
 80071ce:	2b1e      	cmp	r3, #30
 80071d0:	d10f      	bne.n	80071f2 <inv_enable_sensor_internal+0x5f2>
		inv_icm20948_augmented_sensors_update_odr(s, androidSensor, &s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_SIXQ]);
 80071d2:	68fb      	ldr	r3, [r7, #12]
 80071d4:	f503 729b 	add.w	r2, r3, #310	@ 0x136
 80071d8:	7afb      	ldrb	r3, [r7, #11]
 80071da:	4619      	mov	r1, r3
 80071dc:	68f8      	ldr	r0, [r7, #12]
 80071de:	f7fd fca3 	bl	8004b28 <inv_icm20948_augmented_sensors_update_odr>
		inv_icm20948_augmented_sensors_update_odr(s, androidSensor, &s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_SIXQ_accel]);
 80071e2:	68fb      	ldr	r3, [r7, #12]
 80071e4:	f503 72a4 	add.w	r2, r3, #328	@ 0x148
 80071e8:	7afb      	ldrb	r3, [r7, #11]
 80071ea:	4619      	mov	r1, r3
 80071ec:	68f8      	ldr	r0, [r7, #12]
 80071ee:	f7fd fc9b 	bl	8004b28 <inv_icm20948_augmented_sensors_update_odr>
	}

	if (   (androidSensor == ANDROID_SENSOR_WAKEUP_ORIENTATION) 
 80071f2:	7afb      	ldrb	r3, [r7, #11]
 80071f4:	2b19      	cmp	r3, #25
 80071f6:	d009      	beq.n	800720c <inv_enable_sensor_internal+0x60c>
		|| (androidSensor == ANDROID_SENSOR_WAKEUP_ROTATION_VECTOR) ) {
 80071f8:	7afb      	ldrb	r3, [r7, #11]
 80071fa:	2b1f      	cmp	r3, #31
 80071fc:	d11e      	bne.n	800723c <inv_enable_sensor_internal+0x63c>
 80071fe:	e005      	b.n	800720c <inv_enable_sensor_internal+0x60c>
 8007200:	e6018e18 	.word	0xe6018e18
 8007204:	e29e8e0a 	.word	0xe29e8e0a
 8007208:	8310480c 	.word	0x8310480c
		inv_icm20948_augmented_sensors_update_odr(s, androidSensor, &s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_NINEQ]);
 800720c:	68fb      	ldr	r3, [r7, #12]
 800720e:	f503 729c 	add.w	r2, r3, #312	@ 0x138
 8007212:	7afb      	ldrb	r3, [r7, #11]
 8007214:	4619      	mov	r1, r3
 8007216:	68f8      	ldr	r0, [r7, #12]
 8007218:	f7fd fc86 	bl	8004b28 <inv_icm20948_augmented_sensors_update_odr>
		inv_icm20948_augmented_sensors_update_odr(s, androidSensor, &s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_NINEQ_accel]);
 800721c:	68fb      	ldr	r3, [r7, #12]
 800721e:	f503 72a5 	add.w	r2, r3, #330	@ 0x14a
 8007222:	7afb      	ldrb	r3, [r7, #11]
 8007224:	4619      	mov	r1, r3
 8007226:	68f8      	ldr	r0, [r7, #12]
 8007228:	f7fd fc7e 	bl	8004b28 <inv_icm20948_augmented_sensors_update_odr>
		inv_icm20948_augmented_sensors_update_odr(s, androidSensor, &s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_NINEQ_cpass]);
 800722c:	68fb      	ldr	r3, [r7, #12]
 800722e:	f503 72a7 	add.w	r2, r3, #334	@ 0x14e
 8007232:	7afb      	ldrb	r3, [r7, #11]
 8007234:	4619      	mov	r1, r3
 8007236:	68f8      	ldr	r0, [r7, #12]
 8007238:	f7fd fc76 	bl	8004b28 <inv_icm20948_augmented_sensors_update_odr>
	}

	result |= inv_set_hw_smplrt_dmp_odrs(s);
 800723c:	68f8      	ldr	r0, [r7, #12]
 800723e:	f7fe fed1 	bl	8005fe4 <inv_set_hw_smplrt_dmp_odrs>
 8007242:	4602      	mov	r2, r0
 8007244:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007246:	4313      	orrs	r3, r2
 8007248:	677b      	str	r3, [r7, #116]	@ 0x74
	result |= inv_icm20948_set_gyro_sf(s, inv_icm20948_get_gyro_divider(s), inv_icm20948_get_gyro_fullscale(s));
 800724a:	68f8      	ldr	r0, [r7, #12]
 800724c:	f000 fefd 	bl	800804a <inv_icm20948_get_gyro_divider>
 8007250:	4603      	mov	r3, r0
 8007252:	461c      	mov	r4, r3
 8007254:	68f8      	ldr	r0, [r7, #12]
 8007256:	f001 f856 	bl	8008306 <inv_icm20948_get_gyro_fullscale>
 800725a:	4603      	mov	r3, r0
 800725c:	461a      	mov	r2, r3
 800725e:	4621      	mov	r1, r4
 8007260:	68f8      	ldr	r0, [r7, #12]
 8007262:	f000 ff51 	bl	8008108 <inv_icm20948_set_gyro_sf>
 8007266:	4602      	mov	r2, r0
 8007268:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800726a:	4313      	orrs	r3, r2
 800726c:	677b      	str	r3, [r7, #116]	@ 0x74

	if (!s->inv_sensor_control && !(s->inv_androidSensorsOn_mask[0] & (1L << ANDROID_SENSOR_WAKEUP_SIGNIFICANT_MOTION)) && !s->b2s_status) {
 800726e:	68fb      	ldr	r3, [r7, #12]
 8007270:	f8b3 315a 	ldrh.w	r3, [r3, #346]	@ 0x15a
 8007274:	2b00      	cmp	r3, #0
 8007276:	d115      	bne.n	80072a4 <inv_enable_sensor_internal+0x6a4>
 8007278:	68fb      	ldr	r3, [r7, #12]
 800727a:	f8d3 3160 	ldr.w	r3, [r3, #352]	@ 0x160
 800727e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007282:	2b00      	cmp	r3, #0
 8007284:	d10e      	bne.n	80072a4 <inv_enable_sensor_internal+0x6a4>
 8007286:	68fb      	ldr	r3, [r7, #12]
 8007288:	f8b3 3156 	ldrh.w	r3, [r3, #342]	@ 0x156
 800728c:	2b00      	cmp	r3, #0
 800728e:	d109      	bne.n	80072a4 <inv_enable_sensor_internal+0x6a4>
		*mems_put_to_sleep =1 ;
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	2201      	movs	r2, #1
 8007294:	701a      	strb	r2, [r3, #0]
		result |= inv_icm20948_sleep_mems(s);
 8007296:	68f8      	ldr	r0, [r7, #12]
 8007298:	f000 fca6 	bl	8007be8 <inv_icm20948_sleep_mems>
 800729c:	4602      	mov	r2, r0
 800729e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80072a0:	4313      	orrs	r3, r2
 80072a2:	677b      	str	r3, [r7, #116]	@ 0x74
	}

	// DMP no longer controls PWR_MGMT_2 because of hardware bug, 0x80 set to override default behaviour of inv_icm20948_enable_hw_sensors()
	result |= inv_icm20948_enable_hw_sensors(s, (int)data_rdy_status | 0x80);
 80072a4:	f8b7 3070 	ldrh.w	r3, [r7, #112]	@ 0x70
 80072a8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80072ac:	b29b      	uxth	r3, r3
 80072ae:	4619      	mov	r1, r3
 80072b0:	68f8      	ldr	r0, [r7, #12]
 80072b2:	f001 f9ff 	bl	80086b4 <inv_icm20948_enable_hw_sensors>
 80072b6:	4602      	mov	r2, r0
 80072b8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80072ba:	4313      	orrs	r3, r2
 80072bc:	677b      	str	r3, [r7, #116]	@ 0x74

	// set DATA_RDY_STATUS in DMP
	if (data_rdy_status & SECONDARY_COMPASS_AVAILABLE)	{
 80072be:	f8b7 3070 	ldrh.w	r3, [r7, #112]	@ 0x70
 80072c2:	f003 0308 	and.w	r3, r3, #8
 80072c6:	2b00      	cmp	r3, #0
 80072c8:	d005      	beq.n	80072d6 <inv_enable_sensor_internal+0x6d6>
		data_rdy_status |= SECONDARY_COMPASS_AVAILABLE;
 80072ca:	f8b7 3070 	ldrh.w	r3, [r7, #112]	@ 0x70
 80072ce:	f043 0308 	orr.w	r3, r3, #8
 80072d2:	f8a7 3070 	strh.w	r3, [r7, #112]	@ 0x70
	}

	result |= dmp_icm20948_set_data_rdy_status(s, data_rdy_status);
 80072d6:	f8b7 3070 	ldrh.w	r3, [r7, #112]	@ 0x70
 80072da:	4619      	mov	r1, r3
 80072dc:	68f8      	ldr	r0, [r7, #12]
 80072de:	f002 fe3b 	bl	8009f58 <dmp_icm20948_set_data_rdy_status>
 80072e2:	4602      	mov	r2, r0
 80072e4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80072e6:	4313      	orrs	r3, r2
 80072e8:	677b      	str	r3, [r7, #116]	@ 0x74

	// To have the all steps when you enable the sensor
	if (androidSensor == ANDROID_SENSOR_STEP_COUNTER)
 80072ea:	7afb      	ldrb	r3, [r7, #11]
 80072ec:	2b13      	cmp	r3, #19
 80072ee:	d110      	bne.n	8007312 <inv_enable_sensor_internal+0x712>
	{
		if (enable)
 80072f0:	7abb      	ldrb	r3, [r7, #10]
 80072f2:	2b00      	cmp	r3, #0
 80072f4:	d00d      	beq.n	8007312 <inv_enable_sensor_internal+0x712>
		{
			dmp_icm20948_get_pedometer_num_of_steps(s, &steps);
 80072f6:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 80072fa:	4619      	mov	r1, r3
 80072fc:	68f8      	ldr	r0, [r7, #12]
 80072fe:	f003 fa16 	bl	800a72e <dmp_icm20948_get_pedometer_num_of_steps>
			s->sStepCounterToBeSubtracted = steps - s->sOldSteps;
 8007302:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8007304:	68fb      	ldr	r3, [r7, #12]
 8007306:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800730a:	1ad2      	subs	r2, r2, r3
 800730c:	68fb      	ldr	r3, [r7, #12]
 800730e:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		}
	}

	return result;
 8007312:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
}
 8007314:	4618      	mov	r0, r3
 8007316:	377c      	adds	r7, #124	@ 0x7c
 8007318:	46bd      	mov	sp, r7
 800731a:	bd90      	pop	{r4, r7, pc}

0800731c <inv_icm20948_ctrl_enable_activity_classifier>:

void inv_icm20948_ctrl_enable_activity_classifier(struct inv_icm20948 * s, unsigned char enable) 
{
 800731c:	b580      	push	{r7, lr}
 800731e:	b082      	sub	sp, #8
 8007320:	af00      	add	r7, sp, #0
 8007322:	6078      	str	r0, [r7, #4]
 8007324:	460b      	mov	r3, r1
 8007326:	70fb      	strb	r3, [r7, #3]
	s->bac_on = enable;
 8007328:	78fb      	ldrb	r3, [r7, #3]
 800732a:	b29a      	uxth	r2, r3
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	f8a3 2150 	strh.w	r2, [r3, #336]	@ 0x150
	if (enable) {
 8007332:	78fb      	ldrb	r3, [r7, #3]
 8007334:	2b00      	cmp	r3, #0
 8007336:	d015      	beq.n	8007364 <inv_icm20948_ctrl_enable_activity_classifier+0x48>
		s->bac_status = ACT_RECOG_SET;
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	2280      	movs	r2, #128	@ 0x80
 800733c:	f8a3 2154 	strh.w	r2, [r3, #340]	@ 0x154
		s->inv_sensor_control2 |= ACT_RECOG_SET;
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	f8b3 315c 	ldrh.w	r3, [r3, #348]	@ 0x15c
 8007346:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800734a:	b29a      	uxth	r2, r3
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	f8a3 215c 	strh.w	r2, [r3, #348]	@ 0x15c
		s->bac_request ++;
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	f8b3 3242 	ldrh.w	r3, [r3, #578]	@ 0x242
 8007358:	3301      	adds	r3, #1
 800735a:	b29a      	uxth	r2, r3
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	f8a3 2242 	strh.w	r2, [r3, #578]	@ 0x242
			s->bac_status = 0;
			s->inv_sensor_control2 &= ~ACT_RECOG_SET;
			s->bac_request --;
		}
	}
}
 8007362:	e01b      	b.n	800739c <inv_icm20948_ctrl_enable_activity_classifier+0x80>
		if (!inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_WAKEUP_TILT_DETECTOR)) {
 8007364:	2129      	movs	r1, #41	@ 0x29
 8007366:	6878      	ldr	r0, [r7, #4]
 8007368:	f7fe fb7d 	bl	8005a66 <inv_icm20948_ctrl_androidSensor_enabled>
 800736c:	4603      	mov	r3, r0
 800736e:	2b00      	cmp	r3, #0
 8007370:	d114      	bne.n	800739c <inv_icm20948_ctrl_enable_activity_classifier+0x80>
			s->bac_status = 0;
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	2200      	movs	r2, #0
 8007376:	f8a3 2154 	strh.w	r2, [r3, #340]	@ 0x154
			s->inv_sensor_control2 &= ~ACT_RECOG_SET;
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	f8b3 315c 	ldrh.w	r3, [r3, #348]	@ 0x15c
 8007380:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007384:	b29a      	uxth	r2, r3
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	f8a3 215c 	strh.w	r2, [r3, #348]	@ 0x15c
			s->bac_request --;
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	f8b3 3242 	ldrh.w	r3, [r3, #578]	@ 0x242
 8007392:	3b01      	subs	r3, #1
 8007394:	b29a      	uxth	r2, r3
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	f8a3 2242 	strh.w	r2, [r3, #578]	@ 0x242
}
 800739c:	bf00      	nop
 800739e:	3708      	adds	r7, #8
 80073a0:	46bd      	mov	sp, r7
 80073a2:	bd80      	pop	{r7, pc}

080073a4 <inv_icm20948_ctrl_enable_tilt>:

void inv_icm20948_ctrl_enable_tilt(struct inv_icm20948 * s, unsigned char enable) 
{
 80073a4:	b480      	push	{r7}
 80073a6:	b083      	sub	sp, #12
 80073a8:	af00      	add	r7, sp, #0
 80073aa:	6078      	str	r0, [r7, #4]
 80073ac:	460b      	mov	r3, r1
 80073ae:	70fb      	strb	r3, [r7, #3]
	if (enable) {
 80073b0:	78fb      	ldrb	r3, [r7, #3]
 80073b2:	2b00      	cmp	r3, #0
 80073b4:	d015      	beq.n	80073e2 <inv_icm20948_ctrl_enable_tilt+0x3e>
		s->bac_status = ACT_RECOG_SET;
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	2280      	movs	r2, #128	@ 0x80
 80073ba:	f8a3 2154 	strh.w	r2, [r3, #340]	@ 0x154
		s->inv_sensor_control2 |= ACT_RECOG_SET;
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	f8b3 315c 	ldrh.w	r3, [r3, #348]	@ 0x15c
 80073c4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80073c8:	b29a      	uxth	r2, r3
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	f8a3 215c 	strh.w	r2, [r3, #348]	@ 0x15c
		s->bac_request ++;
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	f8b3 3242 	ldrh.w	r3, [r3, #578]	@ 0x242
 80073d6:	3301      	adds	r3, #1
 80073d8:	b29a      	uxth	r2, r3
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	f8a3 2242 	strh.w	r2, [r3, #578]	@ 0x242
			s->bac_status = 0;
			s->inv_sensor_control2 &= ~ACT_RECOG_SET;
			s->bac_request --;
		}
	}
}
 80073e0:	e019      	b.n	8007416 <inv_icm20948_ctrl_enable_tilt+0x72>
		if (!s->bac_on) {
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	f8b3 3150 	ldrh.w	r3, [r3, #336]	@ 0x150
 80073e8:	2b00      	cmp	r3, #0
 80073ea:	d114      	bne.n	8007416 <inv_icm20948_ctrl_enable_tilt+0x72>
			s->bac_status = 0;
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	2200      	movs	r2, #0
 80073f0:	f8a3 2154 	strh.w	r2, [r3, #340]	@ 0x154
			s->inv_sensor_control2 &= ~ACT_RECOG_SET;
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	f8b3 315c 	ldrh.w	r3, [r3, #348]	@ 0x15c
 80073fa:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80073fe:	b29a      	uxth	r2, r3
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	f8a3 215c 	strh.w	r2, [r3, #348]	@ 0x15c
			s->bac_request --;
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	f8b3 3242 	ldrh.w	r3, [r3, #578]	@ 0x242
 800740c:	3b01      	subs	r3, #1
 800740e:	b29a      	uxth	r2, r3
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	f8a3 2242 	strh.w	r2, [r3, #578]	@ 0x242
}
 8007416:	bf00      	nop
 8007418:	370c      	adds	r7, #12
 800741a:	46bd      	mov	sp, r7
 800741c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007420:	4770      	bx	lr

08007422 <inv_icm20948_ctrl_enable_batch>:

int inv_icm20948_ctrl_enable_batch(struct inv_icm20948 * s, unsigned char enable)
{
 8007422:	b580      	push	{r7, lr}
 8007424:	b084      	sub	sp, #16
 8007426:	af00      	add	r7, sp, #0
 8007428:	6078      	str	r0, [r7, #4]
 800742a:	460b      	mov	r3, r1
 800742c:	70fb      	strb	r3, [r7, #3]
	int ret = 0;
 800742e:	2300      	movs	r3, #0
 8007430:	60fb      	str	r3, [r7, #12]

	if(enable)
 8007432:	78fb      	ldrb	r3, [r7, #3]
 8007434:	2b00      	cmp	r3, #0
 8007436:	d009      	beq.n	800744c <inv_icm20948_ctrl_enable_batch+0x2a>
		s->inv_sensor_control2 |= BATCH_MODE_EN;
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	f8b3 315c 	ldrh.w	r3, [r3, #348]	@ 0x15c
 800743e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007442:	b29a      	uxth	r2, r3
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	f8a3 215c 	strh.w	r2, [r3, #348]	@ 0x15c
 800744a:	e008      	b.n	800745e <inv_icm20948_ctrl_enable_batch+0x3c>
	else
		s->inv_sensor_control2 &= ~BATCH_MODE_EN;
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	f8b3 315c 	ldrh.w	r3, [r3, #348]	@ 0x15c
 8007452:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007456:	b29a      	uxth	r2, r3
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	f8a3 215c 	strh.w	r2, [r3, #348]	@ 0x15c

	ret = dmp_icm20948_set_data_output_control2(s, s->inv_sensor_control2);
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	f8b3 315c 	ldrh.w	r3, [r3, #348]	@ 0x15c
 8007464:	4619      	mov	r1, r3
 8007466:	6878      	ldr	r0, [r7, #4]
 8007468:	f002 fcd4 	bl	8009e14 <dmp_icm20948_set_data_output_control2>
 800746c:	60f8      	str	r0, [r7, #12]

	/* give batch mode status to mems transport layer 
	to allow disable/enable LP_EN when reading FIFO in batch mode */
	inv_icm20948_ctrl_set_batch_mode_status(s, enable);
 800746e:	78fb      	ldrb	r3, [r7, #3]
 8007470:	4619      	mov	r1, r3
 8007472:	6878      	ldr	r0, [r7, #4]
 8007474:	f000 f805 	bl	8007482 <inv_icm20948_ctrl_set_batch_mode_status>

	return ret;
 8007478:	68fb      	ldr	r3, [r7, #12]
}
 800747a:	4618      	mov	r0, r3
 800747c:	3710      	adds	r7, #16
 800747e:	46bd      	mov	sp, r7
 8007480:	bd80      	pop	{r7, pc}

08007482 <inv_icm20948_ctrl_set_batch_mode_status>:

void inv_icm20948_ctrl_set_batch_mode_status(struct inv_icm20948 * s, unsigned char enable)
{
 8007482:	b480      	push	{r7}
 8007484:	b083      	sub	sp, #12
 8007486:	af00      	add	r7, sp, #0
 8007488:	6078      	str	r0, [r7, #4]
 800748a:	460b      	mov	r3, r1
 800748c:	70fb      	strb	r3, [r7, #3]
	if(enable)
 800748e:	78fb      	ldrb	r3, [r7, #3]
 8007490:	2b00      	cmp	r3, #0
 8007492:	d004      	beq.n	800749e <inv_icm20948_ctrl_set_batch_mode_status+0x1c>
		s->sBatchMode=1;
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	2201      	movs	r2, #1
 8007498:	f883 223a 	strb.w	r2, [r3, #570]	@ 0x23a
	else
		s->sBatchMode=0;
}
 800749c:	e003      	b.n	80074a6 <inv_icm20948_ctrl_set_batch_mode_status+0x24>
		s->sBatchMode=0;
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	2200      	movs	r2, #0
 80074a2:	f883 223a 	strb.w	r2, [r3, #570]	@ 0x23a
}
 80074a6:	bf00      	nop
 80074a8:	370c      	adds	r7, #12
 80074aa:	46bd      	mov	sp, r7
 80074ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074b0:	4770      	bx	lr

080074b2 <inv_icm20948_ctrl_get_batch_mode_status>:

unsigned char inv_icm20948_ctrl_get_batch_mode_status(struct inv_icm20948 * s)
{
 80074b2:	b480      	push	{r7}
 80074b4:	b083      	sub	sp, #12
 80074b6:	af00      	add	r7, sp, #0
 80074b8:	6078      	str	r0, [r7, #4]
	return s->sBatchMode;
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	f893 323a 	ldrb.w	r3, [r3, #570]	@ 0x23a
}
 80074c0:	4618      	mov	r0, r3
 80074c2:	370c      	adds	r7, #12
 80074c4:	46bd      	mov	sp, r7
 80074c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074ca:	4770      	bx	lr

080074cc <inv_icm20948_ctrl_set_batch_timeout_ms>:

	return -1;  // Call batch only when a sensor is enabled.
}    

int inv_icm20948_ctrl_set_batch_timeout_ms(struct inv_icm20948 * s, unsigned short batch_time_in_ms)
{
 80074cc:	b590      	push	{r4, r7, lr}
 80074ce:	b085      	sub	sp, #20
 80074d0:	af00      	add	r7, sp, #0
 80074d2:	6078      	str	r0, [r7, #4]
 80074d4:	460b      	mov	r3, r1
 80074d6:	807b      	strh	r3, [r7, #2]
	unsigned int timeout = 0;
 80074d8:	2300      	movs	r3, #0
 80074da:	60fb      	str	r3, [r7, #12]

	if(    s->inv_sensor_control & GYRO_CALIBR_SET 
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	f8b3 315a 	ldrh.w	r3, [r3, #346]	@ 0x15a
 80074e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80074e6:	2b00      	cmp	r3, #0
 80074e8:	d114      	bne.n	8007514 <inv_icm20948_ctrl_set_batch_timeout_ms+0x48>
		|| s->inv_sensor_control & QUAT6_SET 
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	f8b3 315a 	ldrh.w	r3, [r3, #346]	@ 0x15a
 80074f0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80074f4:	2b00      	cmp	r3, #0
 80074f6:	d10d      	bne.n	8007514 <inv_icm20948_ctrl_set_batch_timeout_ms+0x48>
		|| s->inv_sensor_control & QUAT9_SET 
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	f8b3 315a 	ldrh.w	r3, [r3, #346]	@ 0x15a
 80074fe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007502:	2b00      	cmp	r3, #0
 8007504:	d106      	bne.n	8007514 <inv_icm20948_ctrl_set_batch_timeout_ms+0x48>
		|| s->inv_sensor_control & GYRO_SET ) { // If Gyro based sensor is enabled.
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	f8b3 315a 	ldrh.w	r3, [r3, #346]	@ 0x15a
 800750c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007510:	2b00      	cmp	r3, #0
 8007512:	d022      	beq.n	800755a <inv_icm20948_ctrl_set_batch_timeout_ms+0x8e>
		timeout = (unsigned int) ((batch_time_in_ms * (BASE_SAMPLE_RATE/ (inv_icm20948_get_gyro_divider(s) + 1)))/1000);
 8007514:	887c      	ldrh	r4, [r7, #2]
 8007516:	6878      	ldr	r0, [r7, #4]
 8007518:	f000 fd97 	bl	800804a <inv_icm20948_get_gyro_divider>
 800751c:	4603      	mov	r3, r0
 800751e:	3301      	adds	r3, #1
 8007520:	f240 4265 	movw	r2, #1125	@ 0x465
 8007524:	fb92 f3f3 	sdiv	r3, r2, r3
 8007528:	fb04 f303 	mul.w	r3, r4, r3
 800752c:	4a3e      	ldr	r2, [pc, #248]	@ (8007628 <inv_icm20948_ctrl_set_batch_timeout_ms+0x15c>)
 800752e:	fb82 1203 	smull	r1, r2, r2, r3
 8007532:	1192      	asrs	r2, r2, #6
 8007534:	17db      	asrs	r3, r3, #31
 8007536:	1ad3      	subs	r3, r2, r3
 8007538:	60fb      	str	r3, [r7, #12]
		if(batch_time_in_ms < s->inv_androidSensorsOdr_boundaries[ANDROID_SENSOR_GYROSCOPE][0]) {
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	f8b3 3178 	ldrh.w	r3, [r3, #376]	@ 0x178
 8007540:	887a      	ldrh	r2, [r7, #2]
 8007542:	429a      	cmp	r2, r3
 8007544:	d202      	bcs.n	800754c <inv_icm20948_ctrl_set_batch_timeout_ms+0x80>
			return -1; // requested batch timeout is not supported
 8007546:	f04f 33ff 	mov.w	r3, #4294967295
 800754a:	e069      	b.n	8007620 <inv_icm20948_ctrl_set_batch_timeout_ms+0x154>
		} else {
			return dmp_icm20948_set_batchmode_params(s, timeout, GYRO_AVAILABLE);
 800754c:	2201      	movs	r2, #1
 800754e:	68f9      	ldr	r1, [r7, #12]
 8007550:	6878      	ldr	r0, [r7, #4]
 8007552:	f002 fda5 	bl	800a0a0 <dmp_icm20948_set_batchmode_params>
 8007556:	4603      	mov	r3, r0
 8007558:	e062      	b.n	8007620 <inv_icm20948_ctrl_set_batch_timeout_ms+0x154>
		}
	}

	if(    s->inv_sensor_control & ACCEL_SET
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	f8b3 315a 	ldrh.w	r3, [r3, #346]	@ 0x15a
 8007560:	b21b      	sxth	r3, r3
 8007562:	2b00      	cmp	r3, #0
 8007564:	db06      	blt.n	8007574 <inv_icm20948_ctrl_set_batch_timeout_ms+0xa8>
		|| s->inv_sensor_control & GEOMAG_SET ) { // If Accel is enabled and no Gyro based sensor is enabled.
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	f8b3 315a 	ldrh.w	r3, [r3, #346]	@ 0x15a
 800756c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007570:	2b00      	cmp	r3, #0
 8007572:	d022      	beq.n	80075ba <inv_icm20948_ctrl_set_batch_timeout_ms+0xee>
		timeout = (unsigned int) ((batch_time_in_ms * (BASE_SAMPLE_RATE/ (inv_icm20948_get_accel_divider(s) + 1)))/1000);
 8007574:	887c      	ldrh	r4, [r7, #2]
 8007576:	6878      	ldr	r0, [r7, #4]
 8007578:	f000 fdb9 	bl	80080ee <inv_icm20948_get_accel_divider>
 800757c:	4603      	mov	r3, r0
 800757e:	3301      	adds	r3, #1
 8007580:	f240 4265 	movw	r2, #1125	@ 0x465
 8007584:	fb92 f3f3 	sdiv	r3, r2, r3
 8007588:	fb04 f303 	mul.w	r3, r4, r3
 800758c:	4a26      	ldr	r2, [pc, #152]	@ (8007628 <inv_icm20948_ctrl_set_batch_timeout_ms+0x15c>)
 800758e:	fb82 1203 	smull	r1, r2, r2, r3
 8007592:	1192      	asrs	r2, r2, #6
 8007594:	17db      	asrs	r3, r3, #31
 8007596:	1ad3      	subs	r3, r2, r3
 8007598:	60fb      	str	r3, [r7, #12]
		if(batch_time_in_ms < s->inv_androidSensorsOdr_boundaries[ANDROID_SENSOR_ACCELEROMETER][0]) {
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	f8b3 316c 	ldrh.w	r3, [r3, #364]	@ 0x16c
 80075a0:	887a      	ldrh	r2, [r7, #2]
 80075a2:	429a      	cmp	r2, r3
 80075a4:	d202      	bcs.n	80075ac <inv_icm20948_ctrl_set_batch_timeout_ms+0xe0>
			return -1; // requested batch timeout is not supported
 80075a6:	f04f 33ff 	mov.w	r3, #4294967295
 80075aa:	e039      	b.n	8007620 <inv_icm20948_ctrl_set_batch_timeout_ms+0x154>
		} else {
			return dmp_icm20948_set_batchmode_params(s, timeout, ACCEL_AVAILABLE);
 80075ac:	2202      	movs	r2, #2
 80075ae:	68f9      	ldr	r1, [r7, #12]
 80075b0:	6878      	ldr	r0, [r7, #4]
 80075b2:	f002 fd75 	bl	800a0a0 <dmp_icm20948_set_batchmode_params>
 80075b6:	4603      	mov	r3, r0
 80075b8:	e032      	b.n	8007620 <inv_icm20948_ctrl_set_batch_timeout_ms+0x154>
		}
	}

	if(    s->inv_sensor_control & CPASS_SET 
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	f8b3 315a 	ldrh.w	r3, [r3, #346]	@ 0x15a
 80075c0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80075c4:	2b00      	cmp	r3, #0
 80075c6:	d106      	bne.n	80075d6 <inv_icm20948_ctrl_set_batch_timeout_ms+0x10a>
		|| s->inv_sensor_control & CPASS_CALIBR_SET ) {
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	f8b3 315a 	ldrh.w	r3, [r3, #346]	@ 0x15a
 80075ce:	f003 0320 	and.w	r3, r3, #32
 80075d2:	2b00      	cmp	r3, #0
 80075d4:	d022      	beq.n	800761c <inv_icm20948_ctrl_set_batch_timeout_ms+0x150>
		timeout = (unsigned int) ((batch_time_in_ms * (BASE_SAMPLE_RATE/ inv_icm20948_get_secondary_divider(s)))/1000);
 80075d6:	887c      	ldrh	r4, [r7, #2]
 80075d8:	6878      	ldr	r0, [r7, #4]
 80075da:	f000 fd5b 	bl	8008094 <inv_icm20948_get_secondary_divider>
 80075de:	4603      	mov	r3, r0
 80075e0:	461a      	mov	r2, r3
 80075e2:	f240 4365 	movw	r3, #1125	@ 0x465
 80075e6:	fb93 f3f2 	sdiv	r3, r3, r2
 80075ea:	fb04 f303 	mul.w	r3, r4, r3
 80075ee:	4a0e      	ldr	r2, [pc, #56]	@ (8007628 <inv_icm20948_ctrl_set_batch_timeout_ms+0x15c>)
 80075f0:	fb82 1203 	smull	r1, r2, r2, r3
 80075f4:	1192      	asrs	r2, r2, #6
 80075f6:	17db      	asrs	r3, r3, #31
 80075f8:	1ad3      	subs	r3, r2, r3
 80075fa:	60fb      	str	r3, [r7, #12]
		if(batch_time_in_ms < s->inv_androidSensorsOdr_boundaries[ANDROID_SENSOR_GEOMAGNETIC_FIELD][0]) {
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	f8b3 3170 	ldrh.w	r3, [r3, #368]	@ 0x170
 8007602:	887a      	ldrh	r2, [r7, #2]
 8007604:	429a      	cmp	r2, r3
 8007606:	d202      	bcs.n	800760e <inv_icm20948_ctrl_set_batch_timeout_ms+0x142>
			return -1; // requested batch timeout is not supported
 8007608:	f04f 33ff 	mov.w	r3, #4294967295
 800760c:	e008      	b.n	8007620 <inv_icm20948_ctrl_set_batch_timeout_ms+0x154>
		} else {
			return dmp_icm20948_set_batchmode_params(s, timeout, SECONDARY_COMPASS_AVAILABLE);
 800760e:	2208      	movs	r2, #8
 8007610:	68f9      	ldr	r1, [r7, #12]
 8007612:	6878      	ldr	r0, [r7, #4]
 8007614:	f002 fd44 	bl	800a0a0 <dmp_icm20948_set_batchmode_params>
 8007618:	4603      	mov	r3, r0
 800761a:	e001      	b.n	8007620 <inv_icm20948_ctrl_set_batch_timeout_ms+0x154>
		}
	}

	return -1; // Call batch only when a sensor is enabled.
 800761c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8007620:	4618      	mov	r0, r3
 8007622:	3714      	adds	r7, #20
 8007624:	46bd      	mov	sp, r7
 8007626:	bd90      	pop	{r4, r7, pc}
 8007628:	10624dd3 	.word	0x10624dd3

0800762c <inv_icm20948_ctrl_get_activitiy_classifier_on_flag>:
{
	return s->inv_androidSensorsOn_mask;
}

unsigned short inv_icm20948_ctrl_get_activitiy_classifier_on_flag(struct inv_icm20948 * s)
{
 800762c:	b480      	push	{r7}
 800762e:	b083      	sub	sp, #12
 8007630:	af00      	add	r7, sp, #0
 8007632:	6078      	str	r0, [r7, #4]
	return s->bac_on;
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	f8b3 3150 	ldrh.w	r3, [r3, #336]	@ 0x150
}
 800763a:	4618      	mov	r0, r3
 800763c:	370c      	adds	r7, #12
 800763e:	46bd      	mov	sp, r7
 8007640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007644:	4770      	bx	lr
	...

08007648 <inv_icm20948_ctrl_set_accel_quaternion_gain>:
/** @brief Sets accel quaternion gain according to accel engine rate.
* @param[in] hw_smplrt_divider  hardware sample rate divider such that accel engine rate = 1125Hz/hw_smplrt_divider
* @return 0 in case of success, -1 for any error
*/
int inv_icm20948_ctrl_set_accel_quaternion_gain(struct inv_icm20948 * s, unsigned short hw_smplrt_divider)
{
 8007648:	b580      	push	{r7, lr}
 800764a:	b084      	sub	sp, #16
 800764c:	af00      	add	r7, sp, #0
 800764e:	6078      	str	r0, [r7, #4]
 8007650:	460b      	mov	r3, r1
 8007652:	807b      	strh	r3, [r7, #2]
	int accel_gain = 15252014L; //set 225Hz gain as default
 8007654:	4b23      	ldr	r3, [pc, #140]	@ (80076e4 <inv_icm20948_ctrl_set_accel_quaternion_gain+0x9c>)
 8007656:	60fb      	str	r3, [r7, #12]

	switch (hw_smplrt_divider) {
 8007658:	887b      	ldrh	r3, [r7, #2]
 800765a:	3b05      	subs	r3, #5
 800765c:	2b11      	cmp	r3, #17
 800765e:	d835      	bhi.n	80076cc <inv_icm20948_ctrl_set_accel_quaternion_gain+0x84>
 8007660:	a201      	add	r2, pc, #4	@ (adr r2, 8007668 <inv_icm20948_ctrl_set_accel_quaternion_gain+0x20>)
 8007662:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007666:	bf00      	nop
 8007668:	080076b1 	.word	0x080076b1
 800766c:	080076cd 	.word	0x080076cd
 8007670:	080076cd 	.word	0x080076cd
 8007674:	080076cd 	.word	0x080076cd
 8007678:	080076cd 	.word	0x080076cd
 800767c:	080076b7 	.word	0x080076b7
 8007680:	080076bd 	.word	0x080076bd
 8007684:	080076cd 	.word	0x080076cd
 8007688:	080076cd 	.word	0x080076cd
 800768c:	080076cd 	.word	0x080076cd
 8007690:	080076cd 	.word	0x080076cd
 8007694:	080076cd 	.word	0x080076cd
 8007698:	080076cd 	.word	0x080076cd
 800769c:	080076cd 	.word	0x080076cd
 80076a0:	080076cd 	.word	0x080076cd
 80076a4:	080076cd 	.word	0x080076cd
 80076a8:	080076cd 	.word	0x080076cd
 80076ac:	080076c5 	.word	0x080076c5
		case 5: //1125Hz/5 = 225Hz
			accel_gain = 15252014L;
 80076b0:	4b0c      	ldr	r3, [pc, #48]	@ (80076e4 <inv_icm20948_ctrl_set_accel_quaternion_gain+0x9c>)
 80076b2:	60fb      	str	r3, [r7, #12]
			break;
 80076b4:	e00d      	b.n	80076d2 <inv_icm20948_ctrl_set_accel_quaternion_gain+0x8a>
		case 10: //1125Hz/10 = 112Hz
			accel_gain = 30504029L;
 80076b6:	4b0c      	ldr	r3, [pc, #48]	@ (80076e8 <inv_icm20948_ctrl_set_accel_quaternion_gain+0xa0>)
 80076b8:	60fb      	str	r3, [r7, #12]
			break;
 80076ba:	e00a      	b.n	80076d2 <inv_icm20948_ctrl_set_accel_quaternion_gain+0x8a>
		case 11: //1125Hz/11 = 102Hz
			accel_gain = 33554432L;
 80076bc:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80076c0:	60fb      	str	r3, [r7, #12]
			break;
 80076c2:	e006      	b.n	80076d2 <inv_icm20948_ctrl_set_accel_quaternion_gain+0x8a>
		case 22: //1125Hz/22 = 51Hz
			accel_gain = 67108864L;
 80076c4:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 80076c8:	60fb      	str	r3, [r7, #12]
			break;
 80076ca:	e002      	b.n	80076d2 <inv_icm20948_ctrl_set_accel_quaternion_gain+0x8a>
		default:
			accel_gain = 15252014L;
 80076cc:	4b05      	ldr	r3, [pc, #20]	@ (80076e4 <inv_icm20948_ctrl_set_accel_quaternion_gain+0x9c>)
 80076ce:	60fb      	str	r3, [r7, #12]
			break;
 80076d0:	bf00      	nop
	}

	return dmp_icm20948_set_accel_feedback_gain(s, accel_gain);
 80076d2:	68f9      	ldr	r1, [r7, #12]
 80076d4:	6878      	ldr	r0, [r7, #4]
 80076d6:	f002 ff00 	bl	800a4da <dmp_icm20948_set_accel_feedback_gain>
 80076da:	4603      	mov	r3, r0
}
 80076dc:	4618      	mov	r0, r3
 80076de:	3710      	adds	r7, #16
 80076e0:	46bd      	mov	sp, r7
 80076e2:	bd80      	pop	{r7, pc}
 80076e4:	00e8ba2e 	.word	0x00e8ba2e
 80076e8:	01d1745d 	.word	0x01d1745d

080076ec <inv_icm20948_ctrl_set_accel_cal_params>:

int inv_icm20948_ctrl_set_accel_cal_params(struct inv_icm20948 * s, unsigned short hw_smplrt_divider)
{
 80076ec:	b580      	push	{r7, lr}
 80076ee:	b086      	sub	sp, #24
 80076f0:	af00      	add	r7, sp, #0
 80076f2:	6078      	str	r0, [r7, #4]
 80076f4:	460b      	mov	r3, r1
 80076f6:	807b      	strh	r3, [r7, #2]
	int accel_cal_params[NUM_ACCEL_CAL_PARAMS] = {0};
 80076f8:	f107 030c 	add.w	r3, r7, #12
 80076fc:	2200      	movs	r2, #0
 80076fe:	601a      	str	r2, [r3, #0]
 8007700:	605a      	str	r2, [r3, #4]
 8007702:	609a      	str	r2, [r3, #8]

	if (hw_smplrt_divider <= 5) { // freq = 225Hz
 8007704:	887b      	ldrh	r3, [r7, #2]
 8007706:	2b05      	cmp	r3, #5
 8007708:	d804      	bhi.n	8007714 <inv_icm20948_ctrl_set_accel_cal_params+0x28>
		accel_cal_params[ACCEL_CAL_ALPHA_VAR] = 1026019965L;
 800770a:	4b21      	ldr	r3, [pc, #132]	@ (8007790 <inv_icm20948_ctrl_set_accel_cal_params+0xa4>)
 800770c:	60fb      	str	r3, [r7, #12]
		accel_cal_params[ACCEL_CAL_A_VAR] = 47721859L;
 800770e:	4b21      	ldr	r3, [pc, #132]	@ (8007794 <inv_icm20948_ctrl_set_accel_cal_params+0xa8>)
 8007710:	613b      	str	r3, [r7, #16]
 8007712:	e032      	b.n	800777a <inv_icm20948_ctrl_set_accel_cal_params+0x8e>
	} 
	else if (hw_smplrt_divider <= 10) { // 225Hz > freq >= 112Hz
 8007714:	887b      	ldrh	r3, [r7, #2]
 8007716:	2b0a      	cmp	r3, #10
 8007718:	d804      	bhi.n	8007724 <inv_icm20948_ctrl_set_accel_cal_params+0x38>
		accel_cal_params[ACCEL_CAL_ALPHA_VAR] = 977872018L;
 800771a:	4b1f      	ldr	r3, [pc, #124]	@ (8007798 <inv_icm20948_ctrl_set_accel_cal_params+0xac>)
 800771c:	60fb      	str	r3, [r7, #12]
		accel_cal_params[ACCEL_CAL_A_VAR] = 95869806L;
 800771e:	4b1f      	ldr	r3, [pc, #124]	@ (800779c <inv_icm20948_ctrl_set_accel_cal_params+0xb0>)
 8007720:	613b      	str	r3, [r7, #16]
 8007722:	e02a      	b.n	800777a <inv_icm20948_ctrl_set_accel_cal_params+0x8e>
	} 
	else if (hw_smplrt_divider <= 11) { // 112Hz > freq >= 102Hz
 8007724:	887b      	ldrh	r3, [r7, #2]
 8007726:	2b0b      	cmp	r3, #11
 8007728:	d807      	bhi.n	800773a <inv_icm20948_ctrl_set_accel_cal_params+0x4e>
		accel_cal_params[ACCEL_CAL_ALPHA_VAR] = 858993459L;
 800772a:	f04f 3333 	mov.w	r3, #858993459	@ 0x33333333
 800772e:	60fb      	str	r3, [r7, #12]
		accel_cal_params[ACCEL_CAL_A_VAR] = 214748365L;
 8007730:	4b1b      	ldr	r3, [pc, #108]	@ (80077a0 <inv_icm20948_ctrl_set_accel_cal_params+0xb4>)
 8007732:	613b      	str	r3, [r7, #16]
		accel_cal_params[ACCEL_CAL_DIV] = 1;
 8007734:	2301      	movs	r3, #1
 8007736:	617b      	str	r3, [r7, #20]
 8007738:	e01f      	b.n	800777a <inv_icm20948_ctrl_set_accel_cal_params+0x8e>
	} 
	else if (hw_smplrt_divider <= 20) { // 102Hz > freq >= 56Hz
 800773a:	887b      	ldrh	r3, [r7, #2]
 800773c:	2b14      	cmp	r3, #20
 800773e:	d804      	bhi.n	800774a <inv_icm20948_ctrl_set_accel_cal_params+0x5e>
		accel_cal_params[ACCEL_CAL_ALPHA_VAR] = 882002213L;
 8007740:	4b18      	ldr	r3, [pc, #96]	@ (80077a4 <inv_icm20948_ctrl_set_accel_cal_params+0xb8>)
 8007742:	60fb      	str	r3, [r7, #12]
		accel_cal_params[ACCEL_CAL_A_VAR] = 191739611L;
 8007744:	4b18      	ldr	r3, [pc, #96]	@ (80077a8 <inv_icm20948_ctrl_set_accel_cal_params+0xbc>)
 8007746:	613b      	str	r3, [r7, #16]
 8007748:	e017      	b.n	800777a <inv_icm20948_ctrl_set_accel_cal_params+0x8e>
	} 
	else if (hw_smplrt_divider <= 22) { // 56Hz > freq >= 51Hz
 800774a:	887b      	ldrh	r3, [r7, #2]
 800774c:	2b16      	cmp	r3, #22
 800774e:	d805      	bhi.n	800775c <inv_icm20948_ctrl_set_accel_cal_params+0x70>
		accel_cal_params[ACCEL_CAL_ALPHA_VAR] = 858993459L;
 8007750:	f04f 3333 	mov.w	r3, #858993459	@ 0x33333333
 8007754:	60fb      	str	r3, [r7, #12]
		accel_cal_params[ACCEL_CAL_A_VAR] = 214748365L;
 8007756:	4b12      	ldr	r3, [pc, #72]	@ (80077a0 <inv_icm20948_ctrl_set_accel_cal_params+0xb4>)
 8007758:	613b      	str	r3, [r7, #16]
 800775a:	e00e      	b.n	800777a <inv_icm20948_ctrl_set_accel_cal_params+0x8e>
	} 
	else if (hw_smplrt_divider <= 75) { // 51Hz > freq >= 15Hz
 800775c:	887b      	ldrh	r3, [r7, #2]
 800775e:	2b4b      	cmp	r3, #75	@ 0x4b
 8007760:	d804      	bhi.n	800776c <inv_icm20948_ctrl_set_accel_cal_params+0x80>
		accel_cal_params[ACCEL_CAL_ALPHA_VAR] = 357913941L;
 8007762:	4b12      	ldr	r3, [pc, #72]	@ (80077ac <inv_icm20948_ctrl_set_accel_cal_params+0xc0>)
 8007764:	60fb      	str	r3, [r7, #12]
		accel_cal_params[ACCEL_CAL_A_VAR] = 715827883L;
 8007766:	4b12      	ldr	r3, [pc, #72]	@ (80077b0 <inv_icm20948_ctrl_set_accel_cal_params+0xc4>)
 8007768:	613b      	str	r3, [r7, #16]
 800776a:	e006      	b.n	800777a <inv_icm20948_ctrl_set_accel_cal_params+0x8e>
	} 
	else if (hw_smplrt_divider <= 225) { // 15Hz > freq >= 5Hz
 800776c:	887b      	ldrh	r3, [r7, #2]
 800776e:	2be1      	cmp	r3, #225	@ 0xe1
 8007770:	d803      	bhi.n	800777a <inv_icm20948_ctrl_set_accel_cal_params+0x8e>
		accel_cal_params[ACCEL_CAL_ALPHA_VAR] = 107374182L;
 8007772:	4b10      	ldr	r3, [pc, #64]	@ (80077b4 <inv_icm20948_ctrl_set_accel_cal_params+0xc8>)
 8007774:	60fb      	str	r3, [r7, #12]
		accel_cal_params[ACCEL_CAL_A_VAR] = 966367642L;
 8007776:	4b10      	ldr	r3, [pc, #64]	@ (80077b8 <inv_icm20948_ctrl_set_accel_cal_params+0xcc>)
 8007778:	613b      	str	r3, [r7, #16]
	}

	return dmp_icm20948_set_accel_cal_params(s, accel_cal_params);
 800777a:	f107 030c 	add.w	r3, r7, #12
 800777e:	4619      	mov	r1, r3
 8007780:	6878      	ldr	r0, [r7, #4]
 8007782:	f002 fec9 	bl	800a518 <dmp_icm20948_set_accel_cal_params>
 8007786:	4603      	mov	r3, r0
}
 8007788:	4618      	mov	r0, r3
 800778a:	3718      	adds	r7, #24
 800778c:	46bd      	mov	sp, r7
 800778e:	bd80      	pop	{r7, pc}
 8007790:	3d27d27d 	.word	0x3d27d27d
 8007794:	02d82d83 	.word	0x02d82d83
 8007798:	3a492492 	.word	0x3a492492
 800779c:	05b6db6e 	.word	0x05b6db6e
 80077a0:	0ccccccd 	.word	0x0ccccccd
 80077a4:	34924925 	.word	0x34924925
 80077a8:	0b6db6db 	.word	0x0b6db6db
 80077ac:	15555555 	.word	0x15555555
 80077b0:	2aaaaaab 	.word	0x2aaaaaab
 80077b4:	06666666 	.word	0x06666666
 80077b8:	3999999a 	.word	0x3999999a

080077bc <inv_icm20948_ctrl_get_acc_bias>:

	return dmp_icm20948_set_data_output_control2(s, s->inv_sensor_control2);
}

int inv_icm20948_ctrl_get_acc_bias(struct inv_icm20948 * s, int * acc_bias)
{
 80077bc:	b580      	push	{r7, lr}
 80077be:	b082      	sub	sp, #8
 80077c0:	af00      	add	r7, sp, #0
 80077c2:	6078      	str	r0, [r7, #4]
 80077c4:	6039      	str	r1, [r7, #0]
	return dmp_icm20948_get_bias_acc(s, acc_bias);
 80077c6:	6839      	ldr	r1, [r7, #0]
 80077c8:	6878      	ldr	r0, [r7, #4]
 80077ca:	f002 fd87 	bl	800a2dc <dmp_icm20948_get_bias_acc>
 80077ce:	4603      	mov	r3, r0
}
 80077d0:	4618      	mov	r0, r3
 80077d2:	3708      	adds	r7, #8
 80077d4:	46bd      	mov	sp, r7
 80077d6:	bd80      	pop	{r7, pc}

080077d8 <inv_icm20948_ctrl_get_gyr_bias>:

int inv_icm20948_ctrl_get_gyr_bias(struct inv_icm20948 * s, int * gyr_bias)
{
 80077d8:	b580      	push	{r7, lr}
 80077da:	b082      	sub	sp, #8
 80077dc:	af00      	add	r7, sp, #0
 80077de:	6078      	str	r0, [r7, #4]
 80077e0:	6039      	str	r1, [r7, #0]
	return dmp_icm20948_get_bias_gyr(s, gyr_bias);
 80077e2:	6839      	ldr	r1, [r7, #0]
 80077e4:	6878      	ldr	r0, [r7, #4]
 80077e6:	f002 fdc6 	bl	800a376 <dmp_icm20948_get_bias_gyr>
 80077ea:	4603      	mov	r3, r0
}
 80077ec:	4618      	mov	r0, r3
 80077ee:	3708      	adds	r7, #8
 80077f0:	46bd      	mov	sp, r7
 80077f2:	bd80      	pop	{r7, pc}

080077f4 <inv_icm20948_ctrl_get_mag_bias>:

int inv_icm20948_ctrl_get_mag_bias(struct inv_icm20948 * s, int * mag_bias)
{
 80077f4:	b580      	push	{r7, lr}
 80077f6:	b082      	sub	sp, #8
 80077f8:	af00      	add	r7, sp, #0
 80077fa:	6078      	str	r0, [r7, #4]
 80077fc:	6039      	str	r1, [r7, #0]
	return dmp_icm20948_get_bias_cmp(s, mag_bias);
 80077fe:	6839      	ldr	r1, [r7, #0]
 8007800:	6878      	ldr	r0, [r7, #4]
 8007802:	f002 fe05 	bl	800a410 <dmp_icm20948_get_bias_cmp>
 8007806:	4603      	mov	r3, r0
}
 8007808:	4618      	mov	r0, r3
 800780a:	3708      	adds	r7, #8
 800780c:	46bd      	mov	sp, r7
 800780e:	bd80      	pop	{r7, pc}

08007810 <inv_icm20948_ctrl_set_acc_bias>:

int inv_icm20948_ctrl_set_acc_bias(struct inv_icm20948 * s, int * acc_bias)
{
 8007810:	b580      	push	{r7, lr}
 8007812:	b084      	sub	sp, #16
 8007814:	af00      	add	r7, sp, #0
 8007816:	6078      	str	r0, [r7, #4]
 8007818:	6039      	str	r1, [r7, #0]
	int rc = 0;
 800781a:	2300      	movs	r3, #0
 800781c:	60fb      	str	r3, [r7, #12]
	
	s->bias[0] = acc_bias[0];
 800781e:	683b      	ldr	r3, [r7, #0]
 8007820:	681a      	ldr	r2, [r3, #0]
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	f8c3 2250 	str.w	r2, [r3, #592]	@ 0x250
	s->bias[1] = acc_bias[1];
 8007828:	683b      	ldr	r3, [r7, #0]
 800782a:	685a      	ldr	r2, [r3, #4]
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	f8c3 2254 	str.w	r2, [r3, #596]	@ 0x254
	s->bias[2] = acc_bias[2];
 8007832:	683b      	ldr	r3, [r7, #0]
 8007834:	689a      	ldr	r2, [r3, #8]
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	f8c3 2258 	str.w	r2, [r3, #600]	@ 0x258
	
	rc = dmp_icm20948_set_bias_acc(s, &s->bias[0]);
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8007842:	4619      	mov	r1, r3
 8007844:	6878      	ldr	r0, [r7, #4]
 8007846:	f002 fc6e 	bl	800a126 <dmp_icm20948_set_bias_acc>
 800784a:	60f8      	str	r0, [r7, #12]
	
	return rc;
 800784c:	68fb      	ldr	r3, [r7, #12]
}
 800784e:	4618      	mov	r0, r3
 8007850:	3710      	adds	r7, #16
 8007852:	46bd      	mov	sp, r7
 8007854:	bd80      	pop	{r7, pc}

08007856 <inv_icm20948_ctrl_set_gyr_bias>:

int inv_icm20948_ctrl_set_gyr_bias(struct inv_icm20948 * s, int * gyr_bias)
{
 8007856:	b580      	push	{r7, lr}
 8007858:	b084      	sub	sp, #16
 800785a:	af00      	add	r7, sp, #0
 800785c:	6078      	str	r0, [r7, #4]
 800785e:	6039      	str	r1, [r7, #0]
	int rc = 0;
 8007860:	2300      	movs	r3, #0
 8007862:	60fb      	str	r3, [r7, #12]
	
	s->bias[3] = gyr_bias[0];
 8007864:	683b      	ldr	r3, [r7, #0]
 8007866:	681a      	ldr	r2, [r3, #0]
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	f8c3 225c 	str.w	r2, [r3, #604]	@ 0x25c
	s->bias[4] = gyr_bias[1];
 800786e:	683b      	ldr	r3, [r7, #0]
 8007870:	685a      	ldr	r2, [r3, #4]
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	f8c3 2260 	str.w	r2, [r3, #608]	@ 0x260
	s->bias[5] = gyr_bias[2];
 8007878:	683b      	ldr	r3, [r7, #0]
 800787a:	689a      	ldr	r2, [r3, #8]
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	f8c3 2264 	str.w	r2, [r3, #612]	@ 0x264
	
	rc = dmp_icm20948_set_bias_gyr(s, &s->bias[3]);
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8007888:	4619      	mov	r1, r3
 800788a:	6878      	ldr	r0, [r7, #4]
 800788c:	f002 fc94 	bl	800a1b8 <dmp_icm20948_set_bias_gyr>
 8007890:	60f8      	str	r0, [r7, #12]
	
	return rc;
 8007892:	68fb      	ldr	r3, [r7, #12]
}
 8007894:	4618      	mov	r0, r3
 8007896:	3710      	adds	r7, #16
 8007898:	46bd      	mov	sp, r7
 800789a:	bd80      	pop	{r7, pc}

0800789c <inv_icm20948_ctrl_set_mag_bias>:

int inv_icm20948_ctrl_set_mag_bias(struct inv_icm20948 * s, int * mag_bias)
{
 800789c:	b580      	push	{r7, lr}
 800789e:	b084      	sub	sp, #16
 80078a0:	af00      	add	r7, sp, #0
 80078a2:	6078      	str	r0, [r7, #4]
 80078a4:	6039      	str	r1, [r7, #0]
	int rc = 0;
 80078a6:	2300      	movs	r3, #0
 80078a8:	60fb      	str	r3, [r7, #12]
	
	s->bias[6] = mag_bias[0];
 80078aa:	683b      	ldr	r3, [r7, #0]
 80078ac:	681a      	ldr	r2, [r3, #0]
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	f8c3 2268 	str.w	r2, [r3, #616]	@ 0x268
	s->bias[7] = mag_bias[1];
 80078b4:	683b      	ldr	r3, [r7, #0]
 80078b6:	685a      	ldr	r2, [r3, #4]
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	f8c3 226c 	str.w	r2, [r3, #620]	@ 0x26c
	s->bias[8] = mag_bias[2];
 80078be:	683b      	ldr	r3, [r7, #0]
 80078c0:	689a      	ldr	r2, [r3, #8]
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	f8c3 2270 	str.w	r2, [r3, #624]	@ 0x270
	
	rc = dmp_icm20948_set_bias_cmp(s, &s->bias[6]);
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 80078ce:	4619      	mov	r1, r3
 80078d0:	6878      	ldr	r0, [r7, #4]
 80078d2:	f002 fcba 	bl	800a24a <dmp_icm20948_set_bias_cmp>
 80078d6:	60f8      	str	r0, [r7, #12]
	
	return rc;
 80078d8:	68fb      	ldr	r3, [r7, #12]
}
 80078da:	4618      	mov	r0, r3
 80078dc:	3710      	adds	r7, #16
 80078de:	46bd      	mov	sp, r7
 80078e0:	bd80      	pop	{r7, pc}
	...

080078e4 <sensor_needs_compass>:
static unsigned char sensor_needs_compass(unsigned char androidSensor)
{
 80078e4:	b480      	push	{r7}
 80078e6:	b083      	sub	sp, #12
 80078e8:	af00      	add	r7, sp, #0
 80078ea:	4603      	mov	r3, r0
 80078ec:	71fb      	strb	r3, [r7, #7]
	switch(androidSensor) {
 80078ee:	79fb      	ldrb	r3, [r7, #7]
 80078f0:	2b02      	cmp	r3, #2
 80078f2:	d012      	beq.n	800791a <sensor_needs_compass+0x36>
 80078f4:	2b02      	cmp	r3, #2
 80078f6:	db12      	blt.n	800791e <sensor_needs_compass+0x3a>
 80078f8:	2b27      	cmp	r3, #39	@ 0x27
 80078fa:	dc10      	bgt.n	800791e <sensor_needs_compass+0x3a>
 80078fc:	2b0b      	cmp	r3, #11
 80078fe:	db0e      	blt.n	800791e <sensor_needs_compass+0x3a>
 8007900:	3b0b      	subs	r3, #11
 8007902:	4a0a      	ldr	r2, [pc, #40]	@ (800792c <sensor_needs_compass+0x48>)
 8007904:	fa22 f303 	lsr.w	r3, r2, r3
 8007908:	f003 0301 	and.w	r3, r3, #1
 800790c:	2b00      	cmp	r3, #0
 800790e:	bf14      	ite	ne
 8007910:	2301      	movne	r3, #1
 8007912:	2300      	moveq	r3, #0
 8007914:	b2db      	uxtb	r3, r3
 8007916:	2b00      	cmp	r3, #0
 8007918:	d001      	beq.n	800791e <sensor_needs_compass+0x3a>
		case ANDROID_SENSOR_GEOMAGNETIC_ROTATION_VECTOR:
		case ANDROID_SENSOR_WAKEUP_MAGNETIC_FIELD:
		case ANDROID_SENSOR_WAKEUP_ROTATION_VECTOR:
		case ANDROID_SENSOR_WAKEUP_MAGNETIC_FIELD_UNCALIBRATED:
		case ANDROID_SENSOR_WAKEUP_GEOMAGNETIC_ROTATION_VECTOR:
			return 1;
 800791a:	2301      	movs	r3, #1
 800791c:	e000      	b.n	8007920 <sensor_needs_compass+0x3c>

		default :
			return 0;
 800791e:	2300      	movs	r3, #0
	}
}
 8007920:	4618      	mov	r0, r3
 8007922:	370c      	adds	r7, #12
 8007924:	46bd      	mov	sp, r7
 8007926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800792a:	4770      	bx	lr
 800792c:	10902209 	.word	0x10902209

08007930 <sensor_needs_bac_algo>:

static unsigned char sensor_needs_bac_algo(unsigned char androidSensor)
{
 8007930:	b480      	push	{r7}
 8007932:	b083      	sub	sp, #12
 8007934:	af00      	add	r7, sp, #0
 8007936:	4603      	mov	r3, r0
 8007938:	71fb      	strb	r3, [r7, #7]
	switch(androidSensor){
 800793a:	79fb      	ldrb	r3, [r7, #7]
 800793c:	3b11      	subs	r3, #17
 800793e:	2b1e      	cmp	r3, #30
 8007940:	bf8c      	ite	hi
 8007942:	2201      	movhi	r2, #1
 8007944:	2200      	movls	r2, #0
 8007946:	b2d2      	uxtb	r2, r2
 8007948:	2a00      	cmp	r2, #0
 800794a:	d10d      	bne.n	8007968 <sensor_needs_bac_algo+0x38>
 800794c:	4a0a      	ldr	r2, [pc, #40]	@ (8007978 <sensor_needs_bac_algo+0x48>)
 800794e:	fa22 f303 	lsr.w	r3, r2, r3
 8007952:	f003 0301 	and.w	r3, r3, #1
 8007956:	2b00      	cmp	r3, #0
 8007958:	bf14      	ite	ne
 800795a:	2301      	movne	r3, #1
 800795c:	2300      	moveq	r3, #0
 800795e:	b2db      	uxtb	r3, r3
 8007960:	2b00      	cmp	r3, #0
 8007962:	d001      	beq.n	8007968 <sensor_needs_bac_algo+0x38>
	case ANDROID_SENSOR_WAKEUP_TILT_DETECTOR:
	case ANDROID_SENSOR_WAKEUP_STEP_DETECTOR:
	case ANDROID_SENSOR_WAKEUP_STEP_COUNTER:
	case ANDROID_SENSOR_WAKEUP_SIGNIFICANT_MOTION:
	case ANDROID_SENSOR_B2S:
		return 1;
 8007964:	2301      	movs	r3, #1
 8007966:	e000      	b.n	800796a <sensor_needs_bac_algo+0x3a>
	default:
		return 0;
 8007968:	2300      	movs	r3, #0
	}
}
 800796a:	4618      	mov	r0, r3
 800796c:	370c      	adds	r7, #12
 800796e:	46bd      	mov	sp, r7
 8007970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007974:	4770      	bx	lr
 8007976:	bf00      	nop
 8007978:	71300007 	.word	0x71300007

0800797c <inv_icm20948_prevent_lpen_control>:
#include "Icm20948Dmp3Driver.h"

static unsigned char inv_is_gyro_enabled(struct inv_icm20948 * s);

void inv_icm20948_prevent_lpen_control(struct inv_icm20948 * s)
{
 800797c:	b480      	push	{r7}
 800797e:	b083      	sub	sp, #12
 8007980:	af00      	add	r7, sp, #0
 8007982:	6078      	str	r0, [r7, #4]
	s->sAllowLpEn = 0;
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	2200      	movs	r2, #0
 8007988:	f883 20b8 	strb.w	r2, [r3, #184]	@ 0xb8
}
 800798c:	bf00      	nop
 800798e:	370c      	adds	r7, #12
 8007990:	46bd      	mov	sp, r7
 8007992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007996:	4770      	bx	lr

08007998 <inv_icm20948_allow_lpen_control>:
void inv_icm20948_allow_lpen_control(struct inv_icm20948 * s)
{
 8007998:	b580      	push	{r7, lr}
 800799a:	b082      	sub	sp, #8
 800799c:	af00      	add	r7, sp, #0
 800799e:	6078      	str	r0, [r7, #4]
	s->sAllowLpEn = 1;
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	2201      	movs	r2, #1
 80079a4:	f883 20b8 	strb.w	r2, [r3, #184]	@ 0xb8
	inv_icm20948_set_chip_power_state(s, CHIP_LP_ENABLE, 1);
 80079a8:	2201      	movs	r2, #1
 80079aa:	2102      	movs	r1, #2
 80079ac:	6878      	ldr	r0, [r7, #4]
 80079ae:	f000 f811 	bl	80079d4 <inv_icm20948_set_chip_power_state>
}
 80079b2:	bf00      	nop
 80079b4:	3708      	adds	r7, #8
 80079b6:	46bd      	mov	sp, r7
 80079b8:	bd80      	pop	{r7, pc}

080079ba <inv_icm20948_get_lpen_control>:
static uint8_t inv_icm20948_get_lpen_control(struct inv_icm20948 * s)
{
 80079ba:	b480      	push	{r7}
 80079bc:	b083      	sub	sp, #12
 80079be:	af00      	add	r7, sp, #0
 80079c0:	6078      	str	r0, [r7, #4]
	return s->sAllowLpEn;
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	f893 30b8 	ldrb.w	r3, [r3, #184]	@ 0xb8
}
 80079c8:	4618      	mov	r0, r3
 80079ca:	370c      	adds	r7, #12
 80079cc:	46bd      	mov	sp, r7
 80079ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079d2:	4770      	bx	lr

080079d4 <inv_icm20948_set_chip_power_state>:
 *   @param[in] On/Off - The functions are enabled if previously disabled and 
                disabled if previously enabled based on the value of On/Off.
 ******************************************************************************
 */ 
int inv_icm20948_set_chip_power_state(struct inv_icm20948 * s, unsigned char func, unsigned char on_off)
{
 80079d4:	b580      	push	{r7, lr}
 80079d6:	b084      	sub	sp, #16
 80079d8:	af00      	add	r7, sp, #0
 80079da:	6078      	str	r0, [r7, #4]
 80079dc:	460b      	mov	r3, r1
 80079de:	70fb      	strb	r3, [r7, #3]
 80079e0:	4613      	mov	r3, r2
 80079e2:	70bb      	strb	r3, [r7, #2]
	int status = 0;
 80079e4:	2300      	movs	r3, #0
 80079e6:	60fb      	str	r3, [r7, #12]

	switch(func) {
 80079e8:	78fb      	ldrb	r3, [r7, #3]
 80079ea:	2b01      	cmp	r3, #1
 80079ec:	d002      	beq.n	80079f4 <inv_icm20948_set_chip_power_state+0x20>
 80079ee:	2b02      	cmp	r3, #2
 80079f0:	d044      	beq.n	8007a7c <inv_icm20948_set_chip_power_state+0xa8>
				}
			}
		break;

		default:
		break;
 80079f2:	e094      	b.n	8007b1e <inv_icm20948_set_chip_power_state+0x14a>
			if(on_off){
 80079f4:	78bb      	ldrb	r3, [r7, #2]
 80079f6:	2b00      	cmp	r3, #0
 80079f8:	d020      	beq.n	8007a3c <inv_icm20948_set_chip_power_state+0x68>
				if((s->base_state.wake_state & CHIP_AWAKE) == 0) {// undo sleep_en
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	7e1b      	ldrb	r3, [r3, #24]
 80079fe:	f003 0301 	and.w	r3, r3, #1
 8007a02:	2b00      	cmp	r3, #0
 8007a04:	f040 8088 	bne.w	8007b18 <inv_icm20948_set_chip_power_state+0x144>
					s->base_state.pwr_mgmt_1 &= ~BIT_SLEEP;
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	7e9b      	ldrb	r3, [r3, #26]
 8007a0c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007a10:	b2da      	uxtb	r2, r3
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	769a      	strb	r2, [r3, #26]
					status = inv_icm20948_write_single_mems_reg_core(s, REG_PWR_MGMT_1, s->base_state.pwr_mgmt_1);
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	7e9b      	ldrb	r3, [r3, #26]
 8007a1a:	461a      	mov	r2, r3
 8007a1c:	2106      	movs	r1, #6
 8007a1e:	6878      	ldr	r0, [r7, #4]
 8007a20:	f007 fca6 	bl	800f370 <inv_icm20948_write_single_mems_reg_core>
 8007a24:	60f8      	str	r0, [r7, #12]
					s->base_state.wake_state |= CHIP_AWAKE;
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	7e1b      	ldrb	r3, [r3, #24]
 8007a2a:	f043 0301 	orr.w	r3, r3, #1
 8007a2e:	b2da      	uxtb	r2, r3
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	761a      	strb	r2, [r3, #24]
					inv_icm20948_sleep_100us(1); // after writing the bit wait 100 Micro Seconds
 8007a34:	2001      	movs	r0, #1
 8007a36:	f007 f905 	bl	800ec44 <inv_icm20948_sleep_100us>
		break;
 8007a3a:	e06d      	b.n	8007b18 <inv_icm20948_set_chip_power_state+0x144>
				if(s->base_state.wake_state & CHIP_AWAKE) {// set sleep_en
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	7e1b      	ldrb	r3, [r3, #24]
 8007a40:	f003 0301 	and.w	r3, r3, #1
 8007a44:	2b00      	cmp	r3, #0
 8007a46:	d067      	beq.n	8007b18 <inv_icm20948_set_chip_power_state+0x144>
					s->base_state.pwr_mgmt_1 |= BIT_SLEEP;
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	7e9b      	ldrb	r3, [r3, #26]
 8007a4c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007a50:	b2da      	uxtb	r2, r3
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	769a      	strb	r2, [r3, #26]
					status = inv_icm20948_write_single_mems_reg_core(s, REG_PWR_MGMT_1, s->base_state.pwr_mgmt_1);
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	7e9b      	ldrb	r3, [r3, #26]
 8007a5a:	461a      	mov	r2, r3
 8007a5c:	2106      	movs	r1, #6
 8007a5e:	6878      	ldr	r0, [r7, #4]
 8007a60:	f007 fc86 	bl	800f370 <inv_icm20948_write_single_mems_reg_core>
 8007a64:	60f8      	str	r0, [r7, #12]
					s->base_state.wake_state &= ~CHIP_AWAKE;
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	7e1b      	ldrb	r3, [r3, #24]
 8007a6a:	f023 0301 	bic.w	r3, r3, #1
 8007a6e:	b2da      	uxtb	r2, r3
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	761a      	strb	r2, [r3, #24]
					inv_icm20948_sleep_100us(1); // after writing the bit wait 100 Micro Seconds
 8007a74:	2001      	movs	r0, #1
 8007a76:	f007 f8e5 	bl	800ec44 <inv_icm20948_sleep_100us>
		break;
 8007a7a:	e04d      	b.n	8007b18 <inv_icm20948_set_chip_power_state+0x144>
			if(s->base_state.lp_en_support == 1) {
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 8007a82:	f003 0301 	and.w	r3, r3, #1
 8007a86:	b2db      	uxtb	r3, r3
 8007a88:	2b00      	cmp	r3, #0
 8007a8a:	d047      	beq.n	8007b1c <inv_icm20948_set_chip_power_state+0x148>
				if(on_off) {
 8007a8c:	78bb      	ldrb	r3, [r7, #2]
 8007a8e:	2b00      	cmp	r3, #0
 8007a90:	d022      	beq.n	8007ad8 <inv_icm20948_set_chip_power_state+0x104>
					if( (inv_icm20948_get_lpen_control(s)) && ((s->base_state.wake_state & CHIP_LP_ENABLE) == 0)){
 8007a92:	6878      	ldr	r0, [r7, #4]
 8007a94:	f7ff ff91 	bl	80079ba <inv_icm20948_get_lpen_control>
 8007a98:	4603      	mov	r3, r0
 8007a9a:	2b00      	cmp	r3, #0
 8007a9c:	d03e      	beq.n	8007b1c <inv_icm20948_set_chip_power_state+0x148>
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	7e1b      	ldrb	r3, [r3, #24]
 8007aa2:	f003 0302 	and.w	r3, r3, #2
 8007aa6:	2b00      	cmp	r3, #0
 8007aa8:	d138      	bne.n	8007b1c <inv_icm20948_set_chip_power_state+0x148>
						s->base_state.pwr_mgmt_1 |= BIT_LP_EN; // lp_en ON
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	7e9b      	ldrb	r3, [r3, #26]
 8007aae:	f043 0320 	orr.w	r3, r3, #32
 8007ab2:	b2da      	uxtb	r2, r3
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	769a      	strb	r2, [r3, #26]
						status = inv_icm20948_write_single_mems_reg_core(s, REG_PWR_MGMT_1, s->base_state.pwr_mgmt_1);
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	7e9b      	ldrb	r3, [r3, #26]
 8007abc:	461a      	mov	r2, r3
 8007abe:	2106      	movs	r1, #6
 8007ac0:	6878      	ldr	r0, [r7, #4]
 8007ac2:	f007 fc55 	bl	800f370 <inv_icm20948_write_single_mems_reg_core>
 8007ac6:	60f8      	str	r0, [r7, #12]
						s->base_state.wake_state |= CHIP_LP_ENABLE;
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	7e1b      	ldrb	r3, [r3, #24]
 8007acc:	f043 0302 	orr.w	r3, r3, #2
 8007ad0:	b2da      	uxtb	r2, r3
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	761a      	strb	r2, [r3, #24]
		break;
 8007ad6:	e021      	b.n	8007b1c <inv_icm20948_set_chip_power_state+0x148>
					if(s->base_state.wake_state & CHIP_LP_ENABLE){
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	7e1b      	ldrb	r3, [r3, #24]
 8007adc:	f003 0302 	and.w	r3, r3, #2
 8007ae0:	2b00      	cmp	r3, #0
 8007ae2:	d01b      	beq.n	8007b1c <inv_icm20948_set_chip_power_state+0x148>
						s->base_state.pwr_mgmt_1 &= ~BIT_LP_EN; // lp_en off
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	7e9b      	ldrb	r3, [r3, #26]
 8007ae8:	f023 0320 	bic.w	r3, r3, #32
 8007aec:	b2da      	uxtb	r2, r3
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	769a      	strb	r2, [r3, #26]
						status = inv_icm20948_write_single_mems_reg_core(s, REG_PWR_MGMT_1, s->base_state.pwr_mgmt_1);
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	7e9b      	ldrb	r3, [r3, #26]
 8007af6:	461a      	mov	r2, r3
 8007af8:	2106      	movs	r1, #6
 8007afa:	6878      	ldr	r0, [r7, #4]
 8007afc:	f007 fc38 	bl	800f370 <inv_icm20948_write_single_mems_reg_core>
 8007b00:	60f8      	str	r0, [r7, #12]
						s->base_state.wake_state &= ~CHIP_LP_ENABLE;
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	7e1b      	ldrb	r3, [r3, #24]
 8007b06:	f023 0302 	bic.w	r3, r3, #2
 8007b0a:	b2da      	uxtb	r2, r3
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	761a      	strb	r2, [r3, #24]
						inv_icm20948_sleep_100us(1); // after writing the bit wait 100 Micro Seconds
 8007b10:	2001      	movs	r0, #1
 8007b12:	f007 f897 	bl	800ec44 <inv_icm20948_sleep_100us>
		break;
 8007b16:	e001      	b.n	8007b1c <inv_icm20948_set_chip_power_state+0x148>
		break;
 8007b18:	bf00      	nop
 8007b1a:	e000      	b.n	8007b1e <inv_icm20948_set_chip_power_state+0x14a>
		break;
 8007b1c:	bf00      	nop

	}// end switch

	return status;
 8007b1e:	68fb      	ldr	r3, [r7, #12]
}
 8007b20:	4618      	mov	r0, r3
 8007b22:	3710      	adds	r7, #16
 8007b24:	46bd      	mov	sp, r7
 8007b26:	bd80      	pop	{r7, pc}

08007b28 <inv_icm20948_get_chip_power_state>:
 ******************************************************************************
 *   @return    Current wake status of the Ivory chip.
 ******************************************************************************
 */
uint8_t inv_icm20948_get_chip_power_state(struct inv_icm20948 * s)
{
 8007b28:	b480      	push	{r7}
 8007b2a:	b083      	sub	sp, #12
 8007b2c:	af00      	add	r7, sp, #0
 8007b2e:	6078      	str	r0, [r7, #4]
	return s->base_state.wake_state;
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	7e1b      	ldrb	r3, [r3, #24]
}
 8007b34:	4618      	mov	r0, r3
 8007b36:	370c      	adds	r7, #12
 8007b38:	46bd      	mov	sp, r7
 8007b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b3e:	4770      	bx	lr

08007b40 <inv_icm20948_wakeup_mems>:

/** Wakes up DMP3 (SMARTSENSOR).
*/
int inv_icm20948_wakeup_mems(struct inv_icm20948 * s)
{
 8007b40:	b580      	push	{r7, lr}
 8007b42:	b084      	sub	sp, #16
 8007b44:	af00      	add	r7, sp, #0
 8007b46:	6078      	str	r0, [r7, #4]
	unsigned char data;
	int result = 0;
 8007b48:	2300      	movs	r3, #0
 8007b4a:	60fb      	str	r3, [r7, #12]

	result = inv_icm20948_set_chip_power_state(s, CHIP_AWAKE, 1);
 8007b4c:	2201      	movs	r2, #1
 8007b4e:	2101      	movs	r1, #1
 8007b50:	6878      	ldr	r0, [r7, #4]
 8007b52:	f7ff ff3f 	bl	80079d4 <inv_icm20948_set_chip_power_state>
 8007b56:	60f8      	str	r0, [r7, #12]

	if(s->base_state.serial_interface == SERIAL_INTERFACE_SPI) {
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	f893 3027 	ldrb.w	r3, [r3, #39]	@ 0x27
 8007b5e:	2b02      	cmp	r3, #2
 8007b60:	d10d      	bne.n	8007b7e <inv_icm20948_wakeup_mems+0x3e>
		s->base_state.user_ctrl |= BIT_I2C_IF_DIS;
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	7f1b      	ldrb	r3, [r3, #28]
 8007b66:	f043 0310 	orr.w	r3, r3, #16
 8007b6a:	b2da      	uxtb	r2, r3
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	771a      	strb	r2, [r3, #28]
		inv_icm20948_write_single_mems_reg(s, REG_USER_CTRL, s->base_state.user_ctrl);  
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	7f1b      	ldrb	r3, [r3, #28]
 8007b74:	461a      	mov	r2, r3
 8007b76:	2103      	movs	r1, #3
 8007b78:	6878      	ldr	r0, [r7, #4]
 8007b7a:	f007 f96d 	bl	800ee58 <inv_icm20948_write_single_mems_reg>
	}

	data = 0x47;	// FIXME, should set up according to sensor/engines enabled.
 8007b7e:	2347      	movs	r3, #71	@ 0x47
 8007b80:	72fb      	strb	r3, [r7, #11]
	result |= inv_icm20948_write_mems_reg(s, REG_PWR_MGMT_2, 1, &data);
 8007b82:	f107 030b 	add.w	r3, r7, #11
 8007b86:	2201      	movs	r2, #1
 8007b88:	2107      	movs	r1, #7
 8007b8a:	6878      	ldr	r0, [r7, #4]
 8007b8c:	f007 f8eb 	bl	800ed66 <inv_icm20948_write_mems_reg>
 8007b90:	4602      	mov	r2, r0
 8007b92:	68fb      	ldr	r3, [r7, #12]
 8007b94:	4313      	orrs	r3, r2
 8007b96:	60fb      	str	r3, [r7, #12]

	if(s->base_state.firmware_loaded == 1) {
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 8007b9e:	f003 0302 	and.w	r3, r3, #2
 8007ba2:	b2db      	uxtb	r3, r3
 8007ba4:	2b00      	cmp	r3, #0
 8007ba6:	d011      	beq.n	8007bcc <inv_icm20948_wakeup_mems+0x8c>
		s->base_state.user_ctrl |= BIT_DMP_EN | BIT_FIFO_EN;
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	7f1b      	ldrb	r3, [r3, #28]
 8007bac:	f063 033f 	orn	r3, r3, #63	@ 0x3f
 8007bb0:	b2da      	uxtb	r2, r3
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	771a      	strb	r2, [r3, #28]
		result |= inv_icm20948_write_single_mems_reg(s, REG_USER_CTRL, s->base_state.user_ctrl);  
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	7f1b      	ldrb	r3, [r3, #28]
 8007bba:	461a      	mov	r2, r3
 8007bbc:	2103      	movs	r1, #3
 8007bbe:	6878      	ldr	r0, [r7, #4]
 8007bc0:	f007 f94a 	bl	800ee58 <inv_icm20948_write_single_mems_reg>
 8007bc4:	4602      	mov	r2, r0
 8007bc6:	68fb      	ldr	r3, [r7, #12]
 8007bc8:	4313      	orrs	r3, r2
 8007bca:	60fb      	str	r3, [r7, #12]
	}

	result |= inv_icm20948_set_chip_power_state(s, CHIP_LP_ENABLE, 1);
 8007bcc:	2201      	movs	r2, #1
 8007bce:	2102      	movs	r1, #2
 8007bd0:	6878      	ldr	r0, [r7, #4]
 8007bd2:	f7ff feff 	bl	80079d4 <inv_icm20948_set_chip_power_state>
 8007bd6:	4602      	mov	r2, r0
 8007bd8:	68fb      	ldr	r3, [r7, #12]
 8007bda:	4313      	orrs	r3, r2
 8007bdc:	60fb      	str	r3, [r7, #12]
	return result;
 8007bde:	68fb      	ldr	r3, [r7, #12]
}
 8007be0:	4618      	mov	r0, r3
 8007be2:	3710      	adds	r7, #16
 8007be4:	46bd      	mov	sp, r7
 8007be6:	bd80      	pop	{r7, pc}

08007be8 <inv_icm20948_sleep_mems>:

/** Puts DMP3 (SMARTSENSOR) into the lowest power state. Assumes sensors are all off.
*/
int inv_icm20948_sleep_mems(struct inv_icm20948 * s)
{
 8007be8:	b580      	push	{r7, lr}
 8007bea:	b084      	sub	sp, #16
 8007bec:	af00      	add	r7, sp, #0
 8007bee:	6078      	str	r0, [r7, #4]
	int result;
	unsigned char data;

	data = 0x7F;
 8007bf0:	237f      	movs	r3, #127	@ 0x7f
 8007bf2:	72fb      	strb	r3, [r7, #11]
	result = inv_icm20948_write_mems_reg(s, REG_PWR_MGMT_2, 1, &data);
 8007bf4:	f107 030b 	add.w	r3, r7, #11
 8007bf8:	2201      	movs	r2, #1
 8007bfa:	2107      	movs	r1, #7
 8007bfc:	6878      	ldr	r0, [r7, #4]
 8007bfe:	f007 f8b2 	bl	800ed66 <inv_icm20948_write_mems_reg>
 8007c02:	60f8      	str	r0, [r7, #12]

	result |= inv_icm20948_set_chip_power_state(s, CHIP_AWAKE, 0);
 8007c04:	2200      	movs	r2, #0
 8007c06:	2101      	movs	r1, #1
 8007c08:	6878      	ldr	r0, [r7, #4]
 8007c0a:	f7ff fee3 	bl	80079d4 <inv_icm20948_set_chip_power_state>
 8007c0e:	4602      	mov	r2, r0
 8007c10:	68fb      	ldr	r3, [r7, #12]
 8007c12:	4313      	orrs	r3, r2
 8007c14:	60fb      	str	r3, [r7, #12]

	return result;
 8007c16:	68fb      	ldr	r3, [r7, #12]
}
 8007c18:	4618      	mov	r0, r3
 8007c1a:	3710      	adds	r7, #16
 8007c1c:	46bd      	mov	sp, r7
 8007c1e:	bd80      	pop	{r7, pc}

08007c20 <inv_icm20948_set_dmp_address>:

int inv_icm20948_set_dmp_address(struct inv_icm20948 * s)
{
 8007c20:	b580      	push	{r7, lr}
 8007c22:	b086      	sub	sp, #24
 8007c24:	af00      	add	r7, sp, #0
 8007c26:	6078      	str	r0, [r7, #4]
	int result;
	unsigned char dmp_cfg[2] = {0};
 8007c28:	2300      	movs	r3, #0
 8007c2a:	823b      	strh	r3, [r7, #16]
	unsigned short config;

	// Write DMP Start address
	inv_icm20948_get_dmp_start_address(s, &config);
 8007c2c:	f107 030e 	add.w	r3, r7, #14
 8007c30:	4619      	mov	r1, r3
 8007c32:	6878      	ldr	r0, [r7, #4]
 8007c34:	f002 f8c6 	bl	8009dc4 <inv_icm20948_get_dmp_start_address>
	/* setup DMP start address and firmware */
	dmp_cfg[0] = (unsigned char)((config >> 8) & 0xff);
 8007c38:	89fb      	ldrh	r3, [r7, #14]
 8007c3a:	0a1b      	lsrs	r3, r3, #8
 8007c3c:	b29b      	uxth	r3, r3
 8007c3e:	b2db      	uxtb	r3, r3
 8007c40:	743b      	strb	r3, [r7, #16]
	dmp_cfg[1] = (unsigned char)(config & 0xff);
 8007c42:	89fb      	ldrh	r3, [r7, #14]
 8007c44:	b2db      	uxtb	r3, r3
 8007c46:	747b      	strb	r3, [r7, #17]

	result = inv_icm20948_write_mems_reg(s, REG_PRGM_START_ADDRH, 2, dmp_cfg);
 8007c48:	f107 0310 	add.w	r3, r7, #16
 8007c4c:	2202      	movs	r2, #2
 8007c4e:	f44f 71a8 	mov.w	r1, #336	@ 0x150
 8007c52:	6878      	ldr	r0, [r7, #4]
 8007c54:	f007 f887 	bl	800ed66 <inv_icm20948_write_mems_reg>
 8007c58:	6178      	str	r0, [r7, #20]
	return result;
 8007c5a:	697b      	ldr	r3, [r7, #20]
}
 8007c5c:	4618      	mov	r0, r3
 8007c5e:	3718      	adds	r7, #24
 8007c60:	46bd      	mov	sp, r7
 8007c62:	bd80      	pop	{r7, pc}

08007c64 <inv_icm20948_set_secondary>:
*  @param[in]  MPU state varible
*  @return     0 if successful.
*/

int inv_icm20948_set_secondary(struct inv_icm20948 * s)
{
 8007c64:	b580      	push	{r7, lr}
 8007c66:	b084      	sub	sp, #16
 8007c68:	af00      	add	r7, sp, #0
 8007c6a:	6078      	str	r0, [r7, #4]
	int r = 0;
 8007c6c:	2300      	movs	r3, #0
 8007c6e:	60fb      	str	r3, [r7, #12]
	static uint8_t lIsInited = 0;

	if(lIsInited == 0) {
 8007c70:	4b0e      	ldr	r3, [pc, #56]	@ (8007cac <inv_icm20948_set_secondary+0x48>)
 8007c72:	781b      	ldrb	r3, [r3, #0]
 8007c74:	2b00      	cmp	r3, #0
 8007c76:	d113      	bne.n	8007ca0 <inv_icm20948_set_secondary+0x3c>
		r  = inv_icm20948_write_single_mems_reg(s, REG_I2C_MST_CTRL, BIT_I2C_MST_P_NSR);
 8007c78:	2210      	movs	r2, #16
 8007c7a:	f240 1181 	movw	r1, #385	@ 0x181
 8007c7e:	6878      	ldr	r0, [r7, #4]
 8007c80:	f007 f8ea 	bl	800ee58 <inv_icm20948_write_single_mems_reg>
 8007c84:	60f8      	str	r0, [r7, #12]
		r |= inv_icm20948_write_single_mems_reg(s, REG_I2C_MST_ODR_CONFIG, MIN_MST_ODR_CONFIG);
 8007c86:	2204      	movs	r2, #4
 8007c88:	f44f 71c0 	mov.w	r1, #384	@ 0x180
 8007c8c:	6878      	ldr	r0, [r7, #4]
 8007c8e:	f007 f8e3 	bl	800ee58 <inv_icm20948_write_single_mems_reg>
 8007c92:	4602      	mov	r2, r0
 8007c94:	68fb      	ldr	r3, [r7, #12]
 8007c96:	4313      	orrs	r3, r2
 8007c98:	60fb      	str	r3, [r7, #12]

		lIsInited = 1;
 8007c9a:	4b04      	ldr	r3, [pc, #16]	@ (8007cac <inv_icm20948_set_secondary+0x48>)
 8007c9c:	2201      	movs	r2, #1
 8007c9e:	701a      	strb	r2, [r3, #0]
	}
	return r;
 8007ca0:	68fb      	ldr	r3, [r7, #12]
}
 8007ca2:	4618      	mov	r0, r3
 8007ca4:	3710      	adds	r7, #16
 8007ca6:	46bd      	mov	sp, r7
 8007ca8:	bd80      	pop	{r7, pc}
 8007caa:	bf00      	nop
 8007cac:	2000127c 	.word	0x2000127c

08007cb0 <inv_icm20948_enter_duty_cycle_mode>:

int inv_icm20948_enter_duty_cycle_mode(struct inv_icm20948 * s)
{
 8007cb0:	b580      	push	{r7, lr}
 8007cb2:	b084      	sub	sp, #16
 8007cb4:	af00      	add	r7, sp, #0
 8007cb6:	6078      	str	r0, [r7, #4]
	/* secondary cycle mode should be set all the time */
	unsigned char data  = BIT_I2C_MST_CYCLE|BIT_ACCEL_CYCLE|BIT_GYRO_CYCLE;
 8007cb8:	2370      	movs	r3, #112	@ 0x70
 8007cba:	73fb      	strb	r3, [r7, #15]

	s->base_state.chip_lp_ln_mode = CHIP_LOW_POWER_ICM20948;
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	2201      	movs	r2, #1
 8007cc0:	765a      	strb	r2, [r3, #25]
	return inv_icm20948_write_mems_reg(s, REG_LP_CONFIG, 1, &data);
 8007cc2:	f107 030f 	add.w	r3, r7, #15
 8007cc6:	2201      	movs	r2, #1
 8007cc8:	2105      	movs	r1, #5
 8007cca:	6878      	ldr	r0, [r7, #4]
 8007ccc:	f007 f84b 	bl	800ed66 <inv_icm20948_write_mems_reg>
 8007cd0:	4603      	mov	r3, r0
}
 8007cd2:	4618      	mov	r0, r3
 8007cd4:	3710      	adds	r7, #16
 8007cd6:	46bd      	mov	sp, r7
 8007cd8:	bd80      	pop	{r7, pc}

08007cda <inv_icm20948_enter_low_noise_mode>:

int inv_icm20948_enter_low_noise_mode(struct inv_icm20948 * s)
{
 8007cda:	b580      	push	{r7, lr}
 8007cdc:	b084      	sub	sp, #16
 8007cde:	af00      	add	r7, sp, #0
 8007ce0:	6078      	str	r0, [r7, #4]
	/* secondary cycle mode should be set all the time */
	unsigned char data  = BIT_I2C_MST_CYCLE;
 8007ce2:	2340      	movs	r3, #64	@ 0x40
 8007ce4:	73fb      	strb	r3, [r7, #15]

	s->base_state.chip_lp_ln_mode = CHIP_LOW_NOISE_ICM20948;
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	2200      	movs	r2, #0
 8007cea:	765a      	strb	r2, [r3, #25]
	return inv_icm20948_write_mems_reg(s, REG_LP_CONFIG, 1, &data);
 8007cec:	f107 030f 	add.w	r3, r7, #15
 8007cf0:	2201      	movs	r2, #1
 8007cf2:	2105      	movs	r1, #5
 8007cf4:	6878      	ldr	r0, [r7, #4]
 8007cf6:	f007 f836 	bl	800ed66 <inv_icm20948_write_mems_reg>
 8007cfa:	4603      	mov	r3, r0
}
 8007cfc:	4618      	mov	r0, r3
 8007cfe:	3710      	adds	r7, #16
 8007d00:	46bd      	mov	sp, r7
 8007d02:	bd80      	pop	{r7, pc}

08007d04 <inv_icm20948_initialize_lower_driver>:
/** Should be called once on power up. Loads DMP3, initializes internal variables needed 
*   for other lower driver functions.
*/
int inv_icm20948_initialize_lower_driver(struct inv_icm20948 * s, enum SMARTSENSOR_SERIAL_INTERFACE type, 
	const uint8_t *dmp3_image, uint32_t dmp3_image_size)
{
 8007d04:	b580      	push	{r7, lr}
 8007d06:	b086      	sub	sp, #24
 8007d08:	af00      	add	r7, sp, #0
 8007d0a:	60f8      	str	r0, [r7, #12]
 8007d0c:	607a      	str	r2, [r7, #4]
 8007d0e:	603b      	str	r3, [r7, #0]
 8007d10:	460b      	mov	r3, r1
 8007d12:	72fb      	strb	r3, [r7, #11]
	int result = 0;
 8007d14:	2300      	movs	r3, #0
 8007d16:	617b      	str	r3, [r7, #20]
	static unsigned char data;
	// set static variable
	s->sAllowLpEn = 1;
 8007d18:	68fb      	ldr	r3, [r7, #12]
 8007d1a:	2201      	movs	r2, #1
 8007d1c:	f883 20b8 	strb.w	r2, [r3, #184]	@ 0xb8
	s->s_compass_available = 0;
 8007d20:	68fb      	ldr	r3, [r7, #12]
 8007d22:	2200      	movs	r2, #0
 8007d24:	f883 20b9 	strb.w	r2, [r3, #185]	@ 0xb9
	// ICM20948 do not support the proximity sensor for the moment.
	// s_proximity_available variable is nerver changes
	s->s_proximity_available = 0;
 8007d28:	68fb      	ldr	r3, [r7, #12]
 8007d2a:	2200      	movs	r2, #0
 8007d2c:	f883 20ba 	strb.w	r2, [r3, #186]	@ 0xba

	// Set varialbes to default values
	memset(&s->base_state, 0, sizeof(s->base_state));
 8007d30:	68fb      	ldr	r3, [r7, #12]
 8007d32:	3318      	adds	r3, #24
 8007d34:	2212      	movs	r2, #18
 8007d36:	2100      	movs	r1, #0
 8007d38:	4618      	mov	r0, r3
 8007d3a:	f00d fba5 	bl	8015488 <memset>
	s->base_state.pwr_mgmt_1 = BIT_CLK_PLL;
 8007d3e:	68fb      	ldr	r3, [r7, #12]
 8007d40:	2201      	movs	r2, #1
 8007d42:	769a      	strb	r2, [r3, #26]
	s->base_state.pwr_mgmt_2 = BIT_PWR_ACCEL_STBY | BIT_PWR_GYRO_STBY | BIT_PWR_PRESSURE_STBY;
 8007d44:	68fb      	ldr	r3, [r7, #12]
 8007d46:	227f      	movs	r2, #127	@ 0x7f
 8007d48:	76da      	strb	r2, [r3, #27]
	s->base_state.serial_interface = type;
 8007d4a:	68fb      	ldr	r3, [r7, #12]
 8007d4c:	7afa      	ldrb	r2, [r7, #11]
 8007d4e:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27
	result |= inv_icm20948_read_mems_reg(s, REG_USER_CTRL, 1, &s->base_state.user_ctrl);
 8007d52:	68fb      	ldr	r3, [r7, #12]
 8007d54:	331c      	adds	r3, #28
 8007d56:	2201      	movs	r2, #1
 8007d58:	2103      	movs	r1, #3
 8007d5a:	68f8      	ldr	r0, [r7, #12]
 8007d5c:	f007 f8d8 	bl	800ef10 <inv_icm20948_read_mems_reg>
 8007d60:	4602      	mov	r2, r0
 8007d62:	697b      	ldr	r3, [r7, #20]
 8007d64:	4313      	orrs	r3, r2
 8007d66:	617b      	str	r3, [r7, #20]

	result |= inv_icm20948_wakeup_mems(s);
 8007d68:	68f8      	ldr	r0, [r7, #12]
 8007d6a:	f7ff fee9 	bl	8007b40 <inv_icm20948_wakeup_mems>
 8007d6e:	4602      	mov	r2, r0
 8007d70:	697b      	ldr	r3, [r7, #20]
 8007d72:	4313      	orrs	r3, r2
 8007d74:	617b      	str	r3, [r7, #20]

	result |= inv_icm20948_read_mems_reg(s, REG_WHO_AM_I, 1, &data);
 8007d76:	4b7b      	ldr	r3, [pc, #492]	@ (8007f64 <inv_icm20948_initialize_lower_driver+0x260>)
 8007d78:	2201      	movs	r2, #1
 8007d7a:	2100      	movs	r1, #0
 8007d7c:	68f8      	ldr	r0, [r7, #12]
 8007d7e:	f007 f8c7 	bl	800ef10 <inv_icm20948_read_mems_reg>
 8007d82:	4602      	mov	r2, r0
 8007d84:	697b      	ldr	r3, [r7, #20]
 8007d86:	4313      	orrs	r3, r2
 8007d88:	617b      	str	r3, [r7, #20]

	/* secondary cycle mode should be set all the time */
	data = BIT_I2C_MST_CYCLE|BIT_ACCEL_CYCLE|BIT_GYRO_CYCLE;
 8007d8a:	4b76      	ldr	r3, [pc, #472]	@ (8007f64 <inv_icm20948_initialize_lower_driver+0x260>)
 8007d8c:	2270      	movs	r2, #112	@ 0x70
 8007d8e:	701a      	strb	r2, [r3, #0]

	// Set default mode to low power mode
	result |= inv_icm20948_set_lowpower_or_highperformance(s, 0);
 8007d90:	2100      	movs	r1, #0
 8007d92:	68f8      	ldr	r0, [r7, #12]
 8007d94:	f005 f872 	bl	800ce7c <inv_icm20948_set_lowpower_or_highperformance>
 8007d98:	4602      	mov	r2, r0
 8007d9a:	697b      	ldr	r3, [r7, #20]
 8007d9c:	4313      	orrs	r3, r2
 8007d9e:	617b      	str	r3, [r7, #20]
	
	// Disable Ivory DMP.
	if(s->base_state.serial_interface == SERIAL_INTERFACE_SPI)
 8007da0:	68fb      	ldr	r3, [r7, #12]
 8007da2:	f893 3027 	ldrb.w	r3, [r3, #39]	@ 0x27
 8007da6:	2b02      	cmp	r3, #2
 8007da8:	d103      	bne.n	8007db2 <inv_icm20948_initialize_lower_driver+0xae>
		s->base_state.user_ctrl = BIT_I2C_IF_DIS;
 8007daa:	68fb      	ldr	r3, [r7, #12]
 8007dac:	2210      	movs	r2, #16
 8007dae:	771a      	strb	r2, [r3, #28]
 8007db0:	e002      	b.n	8007db8 <inv_icm20948_initialize_lower_driver+0xb4>
	else
		s->base_state.user_ctrl = 0;
 8007db2:	68fb      	ldr	r3, [r7, #12]
 8007db4:	2200      	movs	r2, #0
 8007db6:	771a      	strb	r2, [r3, #28]

	result |= inv_icm20948_write_single_mems_reg(s, REG_USER_CTRL, s->base_state.user_ctrl);
 8007db8:	68fb      	ldr	r3, [r7, #12]
 8007dba:	7f1b      	ldrb	r3, [r3, #28]
 8007dbc:	461a      	mov	r2, r3
 8007dbe:	2103      	movs	r1, #3
 8007dc0:	68f8      	ldr	r0, [r7, #12]
 8007dc2:	f007 f849 	bl	800ee58 <inv_icm20948_write_single_mems_reg>
 8007dc6:	4602      	mov	r2, r0
 8007dc8:	697b      	ldr	r3, [r7, #20]
 8007dca:	4313      	orrs	r3, r2
 8007dcc:	617b      	str	r3, [r7, #20]

	//Setup Ivory DMP.
	result |= inv_icm20948_load_firmware(s, dmp3_image, dmp3_image_size);
 8007dce:	683a      	ldr	r2, [r7, #0]
 8007dd0:	6879      	ldr	r1, [r7, #4]
 8007dd2:	68f8      	ldr	r0, [r7, #12]
 8007dd4:	f001 ffe4 	bl	8009da0 <inv_icm20948_load_firmware>
 8007dd8:	4602      	mov	r2, r0
 8007dda:	697b      	ldr	r3, [r7, #20]
 8007ddc:	4313      	orrs	r3, r2
 8007dde:	617b      	str	r3, [r7, #20]
	if(result)
 8007de0:	697b      	ldr	r3, [r7, #20]
 8007de2:	2b00      	cmp	r3, #0
 8007de4:	d001      	beq.n	8007dea <inv_icm20948_initialize_lower_driver+0xe6>
		return result;
 8007de6:	697b      	ldr	r3, [r7, #20]
 8007de8:	e0b8      	b.n	8007f5c <inv_icm20948_initialize_lower_driver+0x258>
	else
		s->base_state.firmware_loaded = 1;
 8007dea:	68fa      	ldr	r2, [r7, #12]
 8007dec:	f892 3026 	ldrb.w	r3, [r2, #38]	@ 0x26
 8007df0:	f043 0302 	orr.w	r3, r3, #2
 8007df4:	f882 3026 	strb.w	r3, [r2, #38]	@ 0x26
	result |= inv_icm20948_set_dmp_address(s);
 8007df8:	68f8      	ldr	r0, [r7, #12]
 8007dfa:	f7ff ff11 	bl	8007c20 <inv_icm20948_set_dmp_address>
 8007dfe:	4602      	mov	r2, r0
 8007e00:	697b      	ldr	r3, [r7, #20]
 8007e02:	4313      	orrs	r3, r2
 8007e04:	617b      	str	r3, [r7, #20]
	// Turn off all sensors on DMP by default.
	//result |= dmp_set_data_output_control1(0);   // FIXME in DMP, these should be off by default.
	result |= dmp_icm20948_reset_control_registers(s);
 8007e06:	68f8      	ldr	r0, [r7, #12]
 8007e08:	f002 f820 	bl	8009e4c <dmp_icm20948_reset_control_registers>
 8007e0c:	4602      	mov	r2, r0
 8007e0e:	697b      	ldr	r3, [r7, #20]
 8007e10:	4313      	orrs	r3, r2
 8007e12:	617b      	str	r3, [r7, #20]

	// set FIFO watermark to 80% of actual FIFO size
	result |= dmp_icm20948_set_FIFO_watermark(s, 800);
 8007e14:	f44f 7148 	mov.w	r1, #800	@ 0x320
 8007e18:	68f8      	ldr	r0, [r7, #12]
 8007e1a:	f002 f87b 	bl	8009f14 <dmp_icm20948_set_FIFO_watermark>
 8007e1e:	4602      	mov	r2, r0
 8007e20:	697b      	ldr	r3, [r7, #20]
 8007e22:	4313      	orrs	r3, r2
 8007e24:	617b      	str	r3, [r7, #20]

	// Enable Interrupts.
	data = 0x2;
 8007e26:	4b4f      	ldr	r3, [pc, #316]	@ (8007f64 <inv_icm20948_initialize_lower_driver+0x260>)
 8007e28:	2202      	movs	r2, #2
 8007e2a:	701a      	strb	r2, [r3, #0]
	result |= inv_icm20948_write_mems_reg(s, REG_INT_ENABLE, 1, &data); // Enable DMP Interrupt
 8007e2c:	4b4d      	ldr	r3, [pc, #308]	@ (8007f64 <inv_icm20948_initialize_lower_driver+0x260>)
 8007e2e:	2201      	movs	r2, #1
 8007e30:	2110      	movs	r1, #16
 8007e32:	68f8      	ldr	r0, [r7, #12]
 8007e34:	f006 ff97 	bl	800ed66 <inv_icm20948_write_mems_reg>
 8007e38:	4602      	mov	r2, r0
 8007e3a:	697b      	ldr	r3, [r7, #20]
 8007e3c:	4313      	orrs	r3, r2
 8007e3e:	617b      	str	r3, [r7, #20]
	data = 0x1;
 8007e40:	4b48      	ldr	r3, [pc, #288]	@ (8007f64 <inv_icm20948_initialize_lower_driver+0x260>)
 8007e42:	2201      	movs	r2, #1
 8007e44:	701a      	strb	r2, [r3, #0]
	result |= inv_icm20948_write_mems_reg(s, REG_INT_ENABLE_2, 1, &data); // Enable FIFO Overflow Interrupt
 8007e46:	4b47      	ldr	r3, [pc, #284]	@ (8007f64 <inv_icm20948_initialize_lower_driver+0x260>)
 8007e48:	2201      	movs	r2, #1
 8007e4a:	2112      	movs	r1, #18
 8007e4c:	68f8      	ldr	r0, [r7, #12]
 8007e4e:	f006 ff8a 	bl	800ed66 <inv_icm20948_write_mems_reg>
 8007e52:	4602      	mov	r2, r0
 8007e54:	697b      	ldr	r3, [r7, #20]
 8007e56:	4313      	orrs	r3, r2
 8007e58:	617b      	str	r3, [r7, #20]

	// TRACKING : To have accelerometers datas and the interrupt without gyro enables.
	data = 0XE4;
 8007e5a:	4b42      	ldr	r3, [pc, #264]	@ (8007f64 <inv_icm20948_initialize_lower_driver+0x260>)
 8007e5c:	22e4      	movs	r2, #228	@ 0xe4
 8007e5e:	701a      	strb	r2, [r3, #0]
	result |= inv_icm20948_write_mems_reg(s, REG_SINGLE_FIFO_PRIORITY_SEL, 1, &data);
 8007e60:	4b40      	ldr	r3, [pc, #256]	@ (8007f64 <inv_icm20948_initialize_lower_driver+0x260>)
 8007e62:	2201      	movs	r2, #1
 8007e64:	2126      	movs	r1, #38	@ 0x26
 8007e66:	68f8      	ldr	r0, [r7, #12]
 8007e68:	f006 ff7d 	bl	800ed66 <inv_icm20948_write_mems_reg>
 8007e6c:	4602      	mov	r2, r0
 8007e6e:	697b      	ldr	r3, [r7, #20]
 8007e70:	4313      	orrs	r3, r2
 8007e72:	617b      	str	r3, [r7, #20]

	// Disable HW temp fix
	inv_icm20948_read_mems_reg(s, REG_HW_FIX_DISABLE,1,&data);
 8007e74:	4b3b      	ldr	r3, [pc, #236]	@ (8007f64 <inv_icm20948_initialize_lower_driver+0x260>)
 8007e76:	2201      	movs	r2, #1
 8007e78:	2175      	movs	r1, #117	@ 0x75
 8007e7a:	68f8      	ldr	r0, [r7, #12]
 8007e7c:	f007 f848 	bl	800ef10 <inv_icm20948_read_mems_reg>
	data |= 0x08;
 8007e80:	4b38      	ldr	r3, [pc, #224]	@ (8007f64 <inv_icm20948_initialize_lower_driver+0x260>)
 8007e82:	781b      	ldrb	r3, [r3, #0]
 8007e84:	f043 0308 	orr.w	r3, r3, #8
 8007e88:	b2da      	uxtb	r2, r3
 8007e8a:	4b36      	ldr	r3, [pc, #216]	@ (8007f64 <inv_icm20948_initialize_lower_driver+0x260>)
 8007e8c:	701a      	strb	r2, [r3, #0]
	inv_icm20948_write_mems_reg(s, REG_HW_FIX_DISABLE,1,&data);
 8007e8e:	4b35      	ldr	r3, [pc, #212]	@ (8007f64 <inv_icm20948_initialize_lower_driver+0x260>)
 8007e90:	2201      	movs	r2, #1
 8007e92:	2175      	movs	r1, #117	@ 0x75
 8007e94:	68f8      	ldr	r0, [r7, #12]
 8007e96:	f006 ff66 	bl	800ed66 <inv_icm20948_write_mems_reg>

	// Setup MEMs properties.
	s->base_state.accel_averaging = 1; //Change this value if higher sensor sample avergaing is required.
 8007e9a:	68fb      	ldr	r3, [r7, #12]
 8007e9c:	2201      	movs	r2, #1
 8007e9e:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23
	s->base_state.gyro_averaging = 1;  //Change this value if higher sensor sample avergaing is required.
 8007ea2:	68fb      	ldr	r3, [r7, #12]
 8007ea4:	2201      	movs	r2, #1
 8007ea6:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
	inv_icm20948_set_gyro_divider(s, FIFO_DIVIDER);       //Initial sampling rate 1125Hz/19+1 = 56Hz.
 8007eaa:	2113      	movs	r1, #19
 8007eac:	68f8      	ldr	r0, [r7, #12]
 8007eae:	f000 f8b7 	bl	8008020 <inv_icm20948_set_gyro_divider>
	inv_icm20948_set_accel_divider(s, FIFO_DIVIDER);      //Initial sampling rate 1125Hz/19+1 = 56Hz.
 8007eb2:	2113      	movs	r1, #19
 8007eb4:	68f8      	ldr	r0, [r7, #12]
 8007eb6:	f000 f8f9 	bl	80080ac <inv_icm20948_set_accel_divider>

	// Init the sample rate to 56 Hz for BAC,STEPC and B2S
	dmp_icm20948_set_bac_rate(s, DMP_ALGO_FREQ_56);
 8007eba:	2138      	movs	r1, #56	@ 0x38
 8007ebc:	68f8      	ldr	r0, [r7, #12]
 8007ebe:	f002 fd55 	bl	800a96c <dmp_icm20948_set_bac_rate>
	dmp_icm20948_set_b2s_rate(s, DMP_ALGO_FREQ_56);
 8007ec2:	2138      	movs	r1, #56	@ 0x38
 8007ec4:	68f8      	ldr	r0, [r7, #12]
 8007ec6:	f002 fd9c 	bl	800aa02 <dmp_icm20948_set_b2s_rate>

	// FIFO Setup.
	result |= inv_icm20948_write_single_mems_reg(s, REG_FIFO_CFG, BIT_SINGLE_FIFO_CFG); // FIFO Config. fixme do once? burst write?
 8007eca:	2200      	movs	r2, #0
 8007ecc:	2176      	movs	r1, #118	@ 0x76
 8007ece:	68f8      	ldr	r0, [r7, #12]
 8007ed0:	f006 ffc2 	bl	800ee58 <inv_icm20948_write_single_mems_reg>
 8007ed4:	4602      	mov	r2, r0
 8007ed6:	697b      	ldr	r3, [r7, #20]
 8007ed8:	4313      	orrs	r3, r2
 8007eda:	617b      	str	r3, [r7, #20]
	result |= inv_icm20948_write_single_mems_reg(s, REG_FIFO_RST, 0x1f); // Reset all FIFOs.
 8007edc:	221f      	movs	r2, #31
 8007ede:	2168      	movs	r1, #104	@ 0x68
 8007ee0:	68f8      	ldr	r0, [r7, #12]
 8007ee2:	f006 ffb9 	bl	800ee58 <inv_icm20948_write_single_mems_reg>
 8007ee6:	4602      	mov	r2, r0
 8007ee8:	697b      	ldr	r3, [r7, #20]
 8007eea:	4313      	orrs	r3, r2
 8007eec:	617b      	str	r3, [r7, #20]
	result |= inv_icm20948_write_single_mems_reg(s, REG_FIFO_RST, 0x1e); // Keep all but Gyro FIFO in reset.
 8007eee:	221e      	movs	r2, #30
 8007ef0:	2168      	movs	r1, #104	@ 0x68
 8007ef2:	68f8      	ldr	r0, [r7, #12]
 8007ef4:	f006 ffb0 	bl	800ee58 <inv_icm20948_write_single_mems_reg>
 8007ef8:	4602      	mov	r2, r0
 8007efa:	697b      	ldr	r3, [r7, #20]
 8007efc:	4313      	orrs	r3, r2
 8007efe:	617b      	str	r3, [r7, #20]
	result |= inv_icm20948_write_single_mems_reg(s, REG_FIFO_EN, 0x0); // Slave FIFO turned off.
 8007f00:	2200      	movs	r2, #0
 8007f02:	2166      	movs	r1, #102	@ 0x66
 8007f04:	68f8      	ldr	r0, [r7, #12]
 8007f06:	f006 ffa7 	bl	800ee58 <inv_icm20948_write_single_mems_reg>
 8007f0a:	4602      	mov	r2, r0
 8007f0c:	697b      	ldr	r3, [r7, #20]
 8007f0e:	4313      	orrs	r3, r2
 8007f10:	617b      	str	r3, [r7, #20]
	result |= inv_icm20948_write_single_mems_reg(s, REG_FIFO_EN_2, 0x0); // Hardware FIFO turned off.
 8007f12:	2200      	movs	r2, #0
 8007f14:	2167      	movs	r1, #103	@ 0x67
 8007f16:	68f8      	ldr	r0, [r7, #12]
 8007f18:	f006 ff9e 	bl	800ee58 <inv_icm20948_write_single_mems_reg>
 8007f1c:	4602      	mov	r2, r0
 8007f1e:	697b      	ldr	r3, [r7, #20]
 8007f20:	4313      	orrs	r3, r2
 8007f22:	617b      	str	r3, [r7, #20]
    
	s->base_state.lp_en_support = 1;
 8007f24:	68fa      	ldr	r2, [r7, #12]
 8007f26:	f892 3026 	ldrb.w	r3, [r2, #38]	@ 0x26
 8007f2a:	f043 0301 	orr.w	r3, r3, #1
 8007f2e:	f882 3026 	strb.w	r3, [r2, #38]	@ 0x26
	
	if(s->base_state.lp_en_support == 1)
 8007f32:	68fb      	ldr	r3, [r7, #12]
 8007f34:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 8007f38:	f003 0301 	and.w	r3, r3, #1
 8007f3c:	b2db      	uxtb	r3, r3
 8007f3e:	2b00      	cmp	r3, #0
 8007f40:	d004      	beq.n	8007f4c <inv_icm20948_initialize_lower_driver+0x248>
		inv_icm20948_set_chip_power_state(s, CHIP_LP_ENABLE, 1);
 8007f42:	2201      	movs	r2, #1
 8007f44:	2102      	movs	r1, #2
 8007f46:	68f8      	ldr	r0, [r7, #12]
 8007f48:	f7ff fd44 	bl	80079d4 <inv_icm20948_set_chip_power_state>

	result |= inv_icm20948_sleep_mems(s);   
 8007f4c:	68f8      	ldr	r0, [r7, #12]
 8007f4e:	f7ff fe4b 	bl	8007be8 <inv_icm20948_sleep_mems>
 8007f52:	4602      	mov	r2, r0
 8007f54:	697b      	ldr	r3, [r7, #20]
 8007f56:	4313      	orrs	r3, r2
 8007f58:	617b      	str	r3, [r7, #20]
        
	return result;
 8007f5a:	697b      	ldr	r3, [r7, #20]
}
 8007f5c:	4618      	mov	r0, r3
 8007f5e:	3718      	adds	r7, #24
 8007f60:	46bd      	mov	sp, r7
 8007f62:	bd80      	pop	{r7, pc}
 8007f64:	2000127d 	.word	0x2000127d

08007f68 <activate_compass>:

static void activate_compass(struct inv_icm20948 * s)
{
 8007f68:	b480      	push	{r7}
 8007f6a:	b083      	sub	sp, #12
 8007f6c:	af00      	add	r7, sp, #0
 8007f6e:	6078      	str	r0, [r7, #4]
	s->s_compass_available = 1;
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	2201      	movs	r2, #1
 8007f74:	f883 20b9 	strb.w	r2, [r3, #185]	@ 0xb9
}
 8007f78:	bf00      	nop
 8007f7a:	370c      	adds	r7, #12
 8007f7c:	46bd      	mov	sp, r7
 8007f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f82:	4770      	bx	lr

08007f84 <desactivate_compass>:

static void desactivate_compass(struct inv_icm20948 * s)
{
 8007f84:	b480      	push	{r7}
 8007f86:	b083      	sub	sp, #12
 8007f88:	af00      	add	r7, sp, #0
 8007f8a:	6078      	str	r0, [r7, #4]
	s->s_compass_available = 0;
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	2200      	movs	r2, #0
 8007f90:	f883 20b9 	strb.w	r2, [r3, #185]	@ 0xb9
}
 8007f94:	bf00      	nop
 8007f96:	370c      	adds	r7, #12
 8007f98:	46bd      	mov	sp, r7
 8007f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f9e:	4770      	bx	lr

08007fa0 <inv_icm20948_get_compass_availability>:

int inv_icm20948_get_compass_availability(struct inv_icm20948 * s)
{
 8007fa0:	b480      	push	{r7}
 8007fa2:	b083      	sub	sp, #12
 8007fa4:	af00      	add	r7, sp, #0
 8007fa6:	6078      	str	r0, [r7, #4]
	return s->s_compass_available;
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	f893 30b9 	ldrb.w	r3, [r3, #185]	@ 0xb9
}
 8007fae:	4618      	mov	r0, r3
 8007fb0:	370c      	adds	r7, #12
 8007fb2:	46bd      	mov	sp, r7
 8007fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fb8:	4770      	bx	lr

08007fba <inv_icm20948_set_slave_compass_id>:
{
	return s->s_proximity_available;
}

int inv_icm20948_set_slave_compass_id(struct inv_icm20948 * s, int id)
{
 8007fba:	b580      	push	{r7, lr}
 8007fbc:	b084      	sub	sp, #16
 8007fbe:	af00      	add	r7, sp, #0
 8007fc0:	6078      	str	r0, [r7, #4]
 8007fc2:	6039      	str	r1, [r7, #0]
	int result = 0;
 8007fc4:	2300      	movs	r3, #0
 8007fc6:	60fb      	str	r3, [r7, #12]

	//result = inv_icm20948_wakeup_mems(s);
	//if (result)
	//	return result;
		
	inv_icm20948_prevent_lpen_control(s);
 8007fc8:	6878      	ldr	r0, [r7, #4]
 8007fca:	f7ff fcd7 	bl	800797c <inv_icm20948_prevent_lpen_control>
	activate_compass(s);
 8007fce:	6878      	ldr	r0, [r7, #4]
 8007fd0:	f7ff ffca 	bl	8007f68 <activate_compass>
	
	inv_icm20948_init_secondary(s);
 8007fd4:	6878      	ldr	r0, [r7, #4]
 8007fd6:	f7fd fb58 	bl	800568a <inv_icm20948_init_secondary>

	// Set up the secondary I2C bus on 20630.
	inv_icm20948_set_secondary(s);
 8007fda:	6878      	ldr	r0, [r7, #4]
 8007fdc:	f7ff fe42 	bl	8007c64 <inv_icm20948_set_secondary>

	//Setup Compass
	result = inv_icm20948_setup_compass_akm(s);
 8007fe0:	6878      	ldr	r0, [r7, #4]
 8007fe2:	f7fc fed9 	bl	8004d98 <inv_icm20948_setup_compass_akm>
 8007fe6:	60f8      	str	r0, [r7, #12]

	//Setup Compass mounting matrix into DMP
	result |= inv_icm20948_compass_dmp_cal(s, s->mounting_matrix, s->mounting_matrix_secondary_compass);
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	f503 711d 	add.w	r1, r3, #628	@ 0x274
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	f203 237d 	addw	r3, r3, #637	@ 0x27d
 8007ff4:	461a      	mov	r2, r3
 8007ff6:	6878      	ldr	r0, [r7, #4]
 8007ff8:	f7fd f96a 	bl	80052d0 <inv_icm20948_compass_dmp_cal>
 8007ffc:	4602      	mov	r2, r0
 8007ffe:	68fb      	ldr	r3, [r7, #12]
 8008000:	4313      	orrs	r3, r2
 8008002:	60fb      	str	r3, [r7, #12]
	
	if (result)
 8008004:	68fb      	ldr	r3, [r7, #12]
 8008006:	2b00      	cmp	r3, #0
 8008008:	d002      	beq.n	8008010 <inv_icm20948_set_slave_compass_id+0x56>
		desactivate_compass(s);
 800800a:	6878      	ldr	r0, [r7, #4]
 800800c:	f7ff ffba 	bl	8007f84 <desactivate_compass>

	//result = inv_icm20948_sleep_mems(s);
	inv_icm20948_allow_lpen_control(s);
 8008010:	6878      	ldr	r0, [r7, #4]
 8008012:	f7ff fcc1 	bl	8007998 <inv_icm20948_allow_lpen_control>
	return result;
 8008016:	68fb      	ldr	r3, [r7, #12]
}
 8008018:	4618      	mov	r0, r3
 800801a:	3710      	adds	r7, #16
 800801c:	46bd      	mov	sp, r7
 800801e:	bd80      	pop	{r7, pc}

08008020 <inv_icm20948_set_gyro_divider>:

int inv_icm20948_set_gyro_divider(struct inv_icm20948 * s, unsigned char div)
{
 8008020:	b580      	push	{r7, lr}
 8008022:	b082      	sub	sp, #8
 8008024:	af00      	add	r7, sp, #0
 8008026:	6078      	str	r0, [r7, #4]
 8008028:	460b      	mov	r3, r1
 800802a:	70fb      	strb	r3, [r7, #3]
	s->base_state.gyro_div = div;
 800802c:	78fa      	ldrb	r2, [r7, #3]
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	775a      	strb	r2, [r3, #29]
	return inv_icm20948_write_mems_reg(s, REG_GYRO_SMPLRT_DIV, 1, &div);
 8008032:	1cfb      	adds	r3, r7, #3
 8008034:	2201      	movs	r2, #1
 8008036:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800803a:	6878      	ldr	r0, [r7, #4]
 800803c:	f006 fe93 	bl	800ed66 <inv_icm20948_write_mems_reg>
 8008040:	4603      	mov	r3, r0
}
 8008042:	4618      	mov	r0, r3
 8008044:	3708      	adds	r7, #8
 8008046:	46bd      	mov	sp, r7
 8008048:	bd80      	pop	{r7, pc}

0800804a <inv_icm20948_get_gyro_divider>:

unsigned char inv_icm20948_get_gyro_divider(struct inv_icm20948 * s)
{
 800804a:	b480      	push	{r7}
 800804c:	b083      	sub	sp, #12
 800804e:	af00      	add	r7, sp, #0
 8008050:	6078      	str	r0, [r7, #4]
	return s->base_state.gyro_div;
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	7f5b      	ldrb	r3, [r3, #29]
}
 8008056:	4618      	mov	r0, r3
 8008058:	370c      	adds	r7, #12
 800805a:	46bd      	mov	sp, r7
 800805c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008060:	4770      	bx	lr

08008062 <inv_icm20948_set_secondary_divider>:

int inv_icm20948_set_secondary_divider(struct inv_icm20948 * s, unsigned char div)
{
 8008062:	b580      	push	{r7, lr}
 8008064:	b082      	sub	sp, #8
 8008066:	af00      	add	r7, sp, #0
 8008068:	6078      	str	r0, [r7, #4]
 800806a:	460b      	mov	r3, r1
 800806c:	70fb      	strb	r3, [r7, #3]
	s->base_state.secondary_div = 1UL<<div;
 800806e:	78fb      	ldrb	r3, [r7, #3]
 8008070:	2201      	movs	r2, #1
 8008072:	fa02 f303 	lsl.w	r3, r2, r3
 8008076:	b29a      	uxth	r2, r3
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	83da      	strh	r2, [r3, #30]
	return inv_icm20948_write_single_mems_reg(s, REG_I2C_MST_ODR_CONFIG, div);
 800807c:	78fb      	ldrb	r3, [r7, #3]
 800807e:	461a      	mov	r2, r3
 8008080:	f44f 71c0 	mov.w	r1, #384	@ 0x180
 8008084:	6878      	ldr	r0, [r7, #4]
 8008086:	f006 fee7 	bl	800ee58 <inv_icm20948_write_single_mems_reg>
 800808a:	4603      	mov	r3, r0
}
 800808c:	4618      	mov	r0, r3
 800808e:	3708      	adds	r7, #8
 8008090:	46bd      	mov	sp, r7
 8008092:	bd80      	pop	{r7, pc}

08008094 <inv_icm20948_get_secondary_divider>:

unsigned short inv_icm20948_get_secondary_divider(struct inv_icm20948 * s)
{
 8008094:	b480      	push	{r7}
 8008096:	b083      	sub	sp, #12
 8008098:	af00      	add	r7, sp, #0
 800809a:	6078      	str	r0, [r7, #4]
	return s->base_state.secondary_div;
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	8bdb      	ldrh	r3, [r3, #30]
}
 80080a0:	4618      	mov	r0, r3
 80080a2:	370c      	adds	r7, #12
 80080a4:	46bd      	mov	sp, r7
 80080a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080aa:	4770      	bx	lr

080080ac <inv_icm20948_set_accel_divider>:

int inv_icm20948_set_accel_divider(struct inv_icm20948 * s, short div)
{
 80080ac:	b580      	push	{r7, lr}
 80080ae:	b084      	sub	sp, #16
 80080b0:	af00      	add	r7, sp, #0
 80080b2:	6078      	str	r0, [r7, #4]
 80080b4:	460b      	mov	r3, r1
 80080b6:	807b      	strh	r3, [r7, #2]
	unsigned char data[2] = {0};
 80080b8:	2300      	movs	r3, #0
 80080ba:	81bb      	strh	r3, [r7, #12]

	s->base_state.accel_div = div;
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	887a      	ldrh	r2, [r7, #2]
 80080c0:	841a      	strh	r2, [r3, #32]
	data[0] = (unsigned char)(div >> 8);
 80080c2:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80080c6:	121b      	asrs	r3, r3, #8
 80080c8:	b21b      	sxth	r3, r3
 80080ca:	b2db      	uxtb	r3, r3
 80080cc:	733b      	strb	r3, [r7, #12]
	data[1] = (unsigned char)(div & 0xff);
 80080ce:	887b      	ldrh	r3, [r7, #2]
 80080d0:	b2db      	uxtb	r3, r3
 80080d2:	737b      	strb	r3, [r7, #13]

	return inv_icm20948_write_mems_reg(s, REG_ACCEL_SMPLRT_DIV_1, 2, data);
 80080d4:	f107 030c 	add.w	r3, r7, #12
 80080d8:	2202      	movs	r2, #2
 80080da:	f44f 7188 	mov.w	r1, #272	@ 0x110
 80080de:	6878      	ldr	r0, [r7, #4]
 80080e0:	f006 fe41 	bl	800ed66 <inv_icm20948_write_mems_reg>
 80080e4:	4603      	mov	r3, r0
}
 80080e6:	4618      	mov	r0, r3
 80080e8:	3710      	adds	r7, #16
 80080ea:	46bd      	mov	sp, r7
 80080ec:	bd80      	pop	{r7, pc}

080080ee <inv_icm20948_get_accel_divider>:

short inv_icm20948_get_accel_divider(struct inv_icm20948 * s)
{
 80080ee:	b480      	push	{r7}
 80080f0:	b083      	sub	sp, #12
 80080f2:	af00      	add	r7, sp, #0
 80080f4:	6078      	str	r0, [r7, #4]
	return s->base_state.accel_div;
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
}
 80080fc:	4618      	mov	r0, r3
 80080fe:	370c      	adds	r7, #12
 8008100:	46bd      	mov	sp, r7
 8008102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008106:	4770      	bx	lr

08008108 <inv_icm20948_set_gyro_sf>:
*            0=1125Hz sample rate, 1=562.5Hz sample rate, ... 4=225Hz sample rate, ...
*            10=102.2727Hz sample rate, ... etc.
* @param[in] gyro_level 0=250 dps, 1=500 dps, 2=1000 dps, 3=2000 dps
*/
int inv_icm20948_set_gyro_sf(struct inv_icm20948 * s, unsigned char div, int gyro_level)
{
 8008108:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800810c:	b097      	sub	sp, #92	@ 0x5c
 800810e:	af00      	add	r7, sp, #0
 8008110:	6378      	str	r0, [r7, #52]	@ 0x34
 8008112:	460b      	mov	r3, r1
 8008114:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008116:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
	long gyro_sf;
	static long lLastGyroSf = 0;
	int result = 0;
 800811a:	2300      	movs	r3, #0
 800811c:	653b      	str	r3, [r7, #80]	@ 0x50

	if(s->base_state.timebase_correction_pll == 0)
 800811e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008120:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008124:	2b00      	cmp	r3, #0
 8008126:	d10a      	bne.n	800813e <inv_icm20948_set_gyro_sf+0x36>
		result |= inv_icm20948_read_mems_reg(s, REG_TIMEBASE_CORRECTION_PLL, 1, &s->base_state.timebase_correction_pll);
 8008128:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800812a:	3328      	adds	r3, #40	@ 0x28
 800812c:	2201      	movs	r2, #1
 800812e:	21a8      	movs	r1, #168	@ 0xa8
 8008130:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8008132:	f006 feed 	bl	800ef10 <inv_icm20948_read_mems_reg>
 8008136:	4602      	mov	r2, r0
 8008138:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800813a:	4313      	orrs	r3, r2
 800813c:	653b      	str	r3, [r7, #80]	@ 0x50

	{
		unsigned long long const MagicConstant = 264446880937391LL;
 800813e:	a360      	add	r3, pc, #384	@ (adr r3, 80082c0 <inv_icm20948_set_gyro_sf+0x1b8>)
 8008140:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008144:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40
		unsigned long long const MagicConstantScale = 100000LL;
 8008148:	4a5b      	ldr	r2, [pc, #364]	@ (80082b8 <inv_icm20948_set_gyro_sf+0x1b0>)
 800814a:	f04f 0300 	mov.w	r3, #0
 800814e:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
		unsigned long long ResultLL;

		if (s->base_state.timebase_correction_pll & 0x80) {
 8008152:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008154:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008158:	b25b      	sxtb	r3, r3
 800815a:	2b00      	cmp	r3, #0
 800815c:	da48      	bge.n	80081f0 <inv_icm20948_set_gyro_sf+0xe8>
			ResultLL = (MagicConstant * (long long)(1ULL << gyro_level) * (1 + div) / (1270 - (s->base_state.timebase_correction_pll & 0x7F)) / MagicConstantScale);
 800815e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8008162:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008164:	f1a1 0420 	sub.w	r4, r1, #32
 8008168:	f1c1 0020 	rsb	r0, r1, #32
 800816c:	fa03 fb01 	lsl.w	fp, r3, r1
 8008170:	fa02 f404 	lsl.w	r4, r2, r4
 8008174:	ea4b 0b04 	orr.w	fp, fp, r4
 8008178:	fa22 f000 	lsr.w	r0, r2, r0
 800817c:	ea4b 0b00 	orr.w	fp, fp, r0
 8008180:	fa02 fa01 	lsl.w	sl, r2, r1
 8008184:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8008188:	3301      	adds	r3, #1
 800818a:	17da      	asrs	r2, r3, #31
 800818c:	61bb      	str	r3, [r7, #24]
 800818e:	61fa      	str	r2, [r7, #28]
 8008190:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8008194:	4603      	mov	r3, r0
 8008196:	fb03 f20b 	mul.w	r2, r3, fp
 800819a:	460b      	mov	r3, r1
 800819c:	fb0a f303 	mul.w	r3, sl, r3
 80081a0:	4413      	add	r3, r2
 80081a2:	4602      	mov	r2, r0
 80081a4:	fbaa 1202 	umull	r1, r2, sl, r2
 80081a8:	627a      	str	r2, [r7, #36]	@ 0x24
 80081aa:	460a      	mov	r2, r1
 80081ac:	623a      	str	r2, [r7, #32]
 80081ae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80081b0:	4413      	add	r3, r2
 80081b2:	627b      	str	r3, [r7, #36]	@ 0x24
 80081b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80081b6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80081ba:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80081be:	f5c3 639e 	rsb	r3, r3, #1264	@ 0x4f0
 80081c2:	3306      	adds	r3, #6
 80081c4:	17da      	asrs	r2, r3, #31
 80081c6:	613b      	str	r3, [r7, #16]
 80081c8:	617a      	str	r2, [r7, #20]
 80081ca:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80081ce:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80081d2:	f7f8 fd09 	bl	8000be8 <__aeabi_uldivmod>
 80081d6:	4602      	mov	r2, r0
 80081d8:	460b      	mov	r3, r1
 80081da:	4610      	mov	r0, r2
 80081dc:	4619      	mov	r1, r3
 80081de:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80081e2:	f7f8 fd01 	bl	8000be8 <__aeabi_uldivmod>
 80081e6:	4602      	mov	r2, r0
 80081e8:	460b      	mov	r3, r1
 80081ea:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48
 80081ee:	e040      	b.n	8008272 <inv_icm20948_set_gyro_sf+0x16a>
		}
		else {
			ResultLL = (MagicConstant * (long long)(1ULL << gyro_level) * (1 + div) / (1270 + s->base_state.timebase_correction_pll) / MagicConstantScale);
 80081f0:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80081f4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80081f6:	f1a1 0420 	sub.w	r4, r1, #32
 80081fa:	f1c1 0020 	rsb	r0, r1, #32
 80081fe:	fa03 f901 	lsl.w	r9, r3, r1
 8008202:	fa02 f404 	lsl.w	r4, r2, r4
 8008206:	ea49 0904 	orr.w	r9, r9, r4
 800820a:	fa22 f000 	lsr.w	r0, r2, r0
 800820e:	ea49 0900 	orr.w	r9, r9, r0
 8008212:	fa02 f801 	lsl.w	r8, r2, r1
 8008216:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800821a:	3301      	adds	r3, #1
 800821c:	17da      	asrs	r2, r3, #31
 800821e:	60bb      	str	r3, [r7, #8]
 8008220:	60fa      	str	r2, [r7, #12]
 8008222:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8008226:	4603      	mov	r3, r0
 8008228:	fb03 f209 	mul.w	r2, r3, r9
 800822c:	460b      	mov	r3, r1
 800822e:	fb08 f303 	mul.w	r3, r8, r3
 8008232:	4413      	add	r3, r2
 8008234:	4602      	mov	r2, r0
 8008236:	fba8 5602 	umull	r5, r6, r8, r2
 800823a:	4433      	add	r3, r6
 800823c:	461e      	mov	r6, r3
 800823e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008240:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008244:	f203 43f6 	addw	r3, r3, #1270	@ 0x4f6
 8008248:	17da      	asrs	r2, r3, #31
 800824a:	603b      	str	r3, [r7, #0]
 800824c:	607a      	str	r2, [r7, #4]
 800824e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008252:	4628      	mov	r0, r5
 8008254:	4631      	mov	r1, r6
 8008256:	f7f8 fcc7 	bl	8000be8 <__aeabi_uldivmod>
 800825a:	4602      	mov	r2, r0
 800825c:	460b      	mov	r3, r1
 800825e:	4610      	mov	r0, r2
 8008260:	4619      	mov	r1, r3
 8008262:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8008266:	f7f8 fcbf 	bl	8000be8 <__aeabi_uldivmod>
 800826a:	4602      	mov	r2, r0
 800826c:	460b      	mov	r3, r1
 800826e:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48
		/*
		    In above deprecated FP version, worst case arguments can produce a result that overflows a signed long.
		    Here, for such cases, we emulate the FP behavior of setting the result to the maximum positive value, as
		    the compiler's conversion of a u64 to an s32 is simple truncation of the u64's high half, sadly....
		*/
		if  (ResultLL > 0x7FFFFFFF) 
 8008272:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8008276:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 800827a:	f173 0300 	sbcs.w	r3, r3, #0
 800827e:	d303      	bcc.n	8008288 <inv_icm20948_set_gyro_sf+0x180>
			gyro_sf = 0x7FFFFFFF;
 8008280:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 8008284:	657b      	str	r3, [r7, #84]	@ 0x54
 8008286:	e001      	b.n	800828c <inv_icm20948_set_gyro_sf+0x184>
		else
			gyro_sf = (long)ResultLL;
 8008288:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800828a:	657b      	str	r3, [r7, #84]	@ 0x54
	}

	if (gyro_sf != lLastGyroSf) {
 800828c:	4b0b      	ldr	r3, [pc, #44]	@ (80082bc <inv_icm20948_set_gyro_sf+0x1b4>)
 800828e:	681b      	ldr	r3, [r3, #0]
 8008290:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8008292:	429a      	cmp	r2, r3
 8008294:	d00a      	beq.n	80082ac <inv_icm20948_set_gyro_sf+0x1a4>
		result |= dmp_icm20948_set_gyro_sf(s, gyro_sf);
 8008296:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008298:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800829a:	f002 f906 	bl	800a4aa <dmp_icm20948_set_gyro_sf>
 800829e:	4602      	mov	r2, r0
 80082a0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80082a2:	4313      	orrs	r3, r2
 80082a4:	653b      	str	r3, [r7, #80]	@ 0x50
		lLastGyroSf = gyro_sf;
 80082a6:	4a05      	ldr	r2, [pc, #20]	@ (80082bc <inv_icm20948_set_gyro_sf+0x1b4>)
 80082a8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80082aa:	6013      	str	r3, [r2, #0]
	}

	return result;
 80082ac:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
}
 80082ae:	4618      	mov	r0, r3
 80082b0:	375c      	adds	r7, #92	@ 0x5c
 80082b2:	46bd      	mov	sp, r7
 80082b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80082b8:	000186a0 	.word	0x000186a0
 80082bc:	20001280 	.word	0x20001280
 80082c0:	566675af 	.word	0x566675af
 80082c4:	0000f083 	.word	0x0000f083

080082c8 <inv_icm20948_set_gyro_fullscale>:

int inv_icm20948_set_gyro_fullscale(struct inv_icm20948 * s, int level)
{
 80082c8:	b580      	push	{r7, lr}
 80082ca:	b084      	sub	sp, #16
 80082cc:	af00      	add	r7, sp, #0
 80082ce:	6078      	str	r0, [r7, #4]
 80082d0:	6039      	str	r1, [r7, #0]
	int result;
	s->base_state.gyro_fullscale = level;
 80082d2:	683b      	ldr	r3, [r7, #0]
 80082d4:	b2da      	uxtb	r2, r3
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
	result = inv_icm20948_set_icm20948_gyro_fullscale(s, level);
 80082dc:	6839      	ldr	r1, [r7, #0]
 80082de:	6878      	ldr	r0, [r7, #4]
 80082e0:	f000 f81e 	bl	8008320 <inv_icm20948_set_icm20948_gyro_fullscale>
 80082e4:	60f8      	str	r0, [r7, #12]
	result |= inv_icm20948_set_gyro_sf(s, s->base_state.gyro_div, level);
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	7f5b      	ldrb	r3, [r3, #29]
 80082ea:	683a      	ldr	r2, [r7, #0]
 80082ec:	4619      	mov	r1, r3
 80082ee:	6878      	ldr	r0, [r7, #4]
 80082f0:	f7ff ff0a 	bl	8008108 <inv_icm20948_set_gyro_sf>
 80082f4:	4602      	mov	r2, r0
 80082f6:	68fb      	ldr	r3, [r7, #12]
 80082f8:	4313      	orrs	r3, r2
 80082fa:	60fb      	str	r3, [r7, #12]

	return result;
 80082fc:	68fb      	ldr	r3, [r7, #12]
}
 80082fe:	4618      	mov	r0, r3
 8008300:	3710      	adds	r7, #16
 8008302:	46bd      	mov	sp, r7
 8008304:	bd80      	pop	{r7, pc}

08008306 <inv_icm20948_get_gyro_fullscale>:

uint8_t inv_icm20948_get_gyro_fullscale(struct inv_icm20948 * s)
{
 8008306:	b480      	push	{r7}
 8008308:	b083      	sub	sp, #12
 800830a:	af00      	add	r7, sp, #0
 800830c:	6078      	str	r0, [r7, #4]
	return s->base_state.gyro_fullscale;
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
}
 8008314:	4618      	mov	r0, r3
 8008316:	370c      	adds	r7, #12
 8008318:	46bd      	mov	sp, r7
 800831a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800831e:	4770      	bx	lr

08008320 <inv_icm20948_set_icm20948_gyro_fullscale>:


int inv_icm20948_set_icm20948_gyro_fullscale(struct inv_icm20948 * s, int level)
{
 8008320:	b580      	push	{r7, lr}
 8008322:	b086      	sub	sp, #24
 8008324:	af00      	add	r7, sp, #0
 8008326:	6078      	str	r0, [r7, #4]
 8008328:	6039      	str	r1, [r7, #0]
	int result = 0;
 800832a:	2300      	movs	r3, #0
 800832c:	613b      	str	r3, [r7, #16]
	unsigned char gyro_config_1_reg;
	unsigned char gyro_config_2_reg;
	unsigned char dec3_cfg;
	if (level >= NUM_MPU_GFS)
 800832e:	683b      	ldr	r3, [r7, #0]
 8008330:	2b03      	cmp	r3, #3
 8008332:	dd02      	ble.n	800833a <inv_icm20948_set_icm20948_gyro_fullscale+0x1a>
		return -1;
 8008334:	f04f 33ff 	mov.w	r3, #4294967295
 8008338:	e0b7      	b.n	80084aa <inv_icm20948_set_icm20948_gyro_fullscale+0x18a>

	result |= inv_icm20948_read_mems_reg(s, REG_GYRO_CONFIG_1, 1, &gyro_config_1_reg);
 800833a:	f107 030f 	add.w	r3, r7, #15
 800833e:	2201      	movs	r2, #1
 8008340:	f240 1101 	movw	r1, #257	@ 0x101
 8008344:	6878      	ldr	r0, [r7, #4]
 8008346:	f006 fde3 	bl	800ef10 <inv_icm20948_read_mems_reg>
 800834a:	4602      	mov	r2, r0
 800834c:	693b      	ldr	r3, [r7, #16]
 800834e:	4313      	orrs	r3, r2
 8008350:	613b      	str	r3, [r7, #16]
	gyro_config_1_reg &= 0xC0;
 8008352:	7bfb      	ldrb	r3, [r7, #15]
 8008354:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8008358:	b2db      	uxtb	r3, r3
 800835a:	73fb      	strb	r3, [r7, #15]
	gyro_config_1_reg |= (level << 1) | 1;  //fchoice = 1, filter = 0.
 800835c:	683b      	ldr	r3, [r7, #0]
 800835e:	005b      	lsls	r3, r3, #1
 8008360:	b2da      	uxtb	r2, r3
 8008362:	7bfb      	ldrb	r3, [r7, #15]
 8008364:	4313      	orrs	r3, r2
 8008366:	b2db      	uxtb	r3, r3
 8008368:	f043 0301 	orr.w	r3, r3, #1
 800836c:	b2db      	uxtb	r3, r3
 800836e:	73fb      	strb	r3, [r7, #15]
	result |= inv_icm20948_write_mems_reg(s, REG_GYRO_CONFIG_1, 1, &gyro_config_1_reg);
 8008370:	f107 030f 	add.w	r3, r7, #15
 8008374:	2201      	movs	r2, #1
 8008376:	f240 1101 	movw	r1, #257	@ 0x101
 800837a:	6878      	ldr	r0, [r7, #4]
 800837c:	f006 fcf3 	bl	800ed66 <inv_icm20948_write_mems_reg>
 8008380:	4602      	mov	r2, r0
 8008382:	693b      	ldr	r3, [r7, #16]
 8008384:	4313      	orrs	r3, r2
 8008386:	613b      	str	r3, [r7, #16]

	result |= inv_icm20948_read_mems_reg(s, REG_GYRO_CONFIG_2, 1, &gyro_config_2_reg);
 8008388:	f107 030e 	add.w	r3, r7, #14
 800838c:	2201      	movs	r2, #1
 800838e:	f44f 7181 	mov.w	r1, #258	@ 0x102
 8008392:	6878      	ldr	r0, [r7, #4]
 8008394:	f006 fdbc 	bl	800ef10 <inv_icm20948_read_mems_reg>
 8008398:	4602      	mov	r2, r0
 800839a:	693b      	ldr	r3, [r7, #16]
 800839c:	4313      	orrs	r3, r2
 800839e:	613b      	str	r3, [r7, #16]
	gyro_config_2_reg &= 0xF8;
 80083a0:	7bbb      	ldrb	r3, [r7, #14]
 80083a2:	f023 0307 	bic.w	r3, r3, #7
 80083a6:	b2db      	uxtb	r3, r3
 80083a8:	73bb      	strb	r3, [r7, #14]
	
	switch(s->base_state.gyro_averaging) {
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 80083b0:	2b80      	cmp	r3, #128	@ 0x80
 80083b2:	d063      	beq.n	800847c <inv_icm20948_set_icm20948_gyro_fullscale+0x15c>
 80083b4:	2b80      	cmp	r3, #128	@ 0x80
 80083b6:	dc64      	bgt.n	8008482 <inv_icm20948_set_icm20948_gyro_fullscale+0x162>
 80083b8:	2b20      	cmp	r3, #32
 80083ba:	dc47      	bgt.n	800844c <inv_icm20948_set_icm20948_gyro_fullscale+0x12c>
 80083bc:	2b00      	cmp	r3, #0
 80083be:	dd60      	ble.n	8008482 <inv_icm20948_set_icm20948_gyro_fullscale+0x162>
 80083c0:	3b01      	subs	r3, #1
 80083c2:	2b1f      	cmp	r3, #31
 80083c4:	d85d      	bhi.n	8008482 <inv_icm20948_set_icm20948_gyro_fullscale+0x162>
 80083c6:	a201      	add	r2, pc, #4	@ (adr r2, 80083cc <inv_icm20948_set_icm20948_gyro_fullscale+0xac>)
 80083c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80083cc:	08008453 	.word	0x08008453
 80083d0:	08008459 	.word	0x08008459
 80083d4:	08008483 	.word	0x08008483
 80083d8:	0800845f 	.word	0x0800845f
 80083dc:	08008483 	.word	0x08008483
 80083e0:	08008483 	.word	0x08008483
 80083e4:	08008483 	.word	0x08008483
 80083e8:	08008465 	.word	0x08008465
 80083ec:	08008483 	.word	0x08008483
 80083f0:	08008483 	.word	0x08008483
 80083f4:	08008483 	.word	0x08008483
 80083f8:	08008483 	.word	0x08008483
 80083fc:	08008483 	.word	0x08008483
 8008400:	08008483 	.word	0x08008483
 8008404:	08008483 	.word	0x08008483
 8008408:	0800846b 	.word	0x0800846b
 800840c:	08008483 	.word	0x08008483
 8008410:	08008483 	.word	0x08008483
 8008414:	08008483 	.word	0x08008483
 8008418:	08008483 	.word	0x08008483
 800841c:	08008483 	.word	0x08008483
 8008420:	08008483 	.word	0x08008483
 8008424:	08008483 	.word	0x08008483
 8008428:	08008483 	.word	0x08008483
 800842c:	08008483 	.word	0x08008483
 8008430:	08008483 	.word	0x08008483
 8008434:	08008483 	.word	0x08008483
 8008438:	08008483 	.word	0x08008483
 800843c:	08008483 	.word	0x08008483
 8008440:	08008483 	.word	0x08008483
 8008444:	08008483 	.word	0x08008483
 8008448:	08008471 	.word	0x08008471
 800844c:	2b40      	cmp	r3, #64	@ 0x40
 800844e:	d012      	beq.n	8008476 <inv_icm20948_set_icm20948_gyro_fullscale+0x156>
 8008450:	e017      	b.n	8008482 <inv_icm20948_set_icm20948_gyro_fullscale+0x162>
		case 1:
			dec3_cfg = 0;
 8008452:	2300      	movs	r3, #0
 8008454:	75fb      	strb	r3, [r7, #23]
			break;
 8008456:	e017      	b.n	8008488 <inv_icm20948_set_icm20948_gyro_fullscale+0x168>

		case 2:
			dec3_cfg = 1;
 8008458:	2301      	movs	r3, #1
 800845a:	75fb      	strb	r3, [r7, #23]
			break;
 800845c:	e014      	b.n	8008488 <inv_icm20948_set_icm20948_gyro_fullscale+0x168>

		case 4:
			dec3_cfg = 2;
 800845e:	2302      	movs	r3, #2
 8008460:	75fb      	strb	r3, [r7, #23]
			break;
 8008462:	e011      	b.n	8008488 <inv_icm20948_set_icm20948_gyro_fullscale+0x168>

		case 8:
			dec3_cfg = 3;
 8008464:	2303      	movs	r3, #3
 8008466:	75fb      	strb	r3, [r7, #23]
			break;
 8008468:	e00e      	b.n	8008488 <inv_icm20948_set_icm20948_gyro_fullscale+0x168>

		case 16:
			dec3_cfg = 4;
 800846a:	2304      	movs	r3, #4
 800846c:	75fb      	strb	r3, [r7, #23]
			break;
 800846e:	e00b      	b.n	8008488 <inv_icm20948_set_icm20948_gyro_fullscale+0x168>

		case 32:
			dec3_cfg = 5;
 8008470:	2305      	movs	r3, #5
 8008472:	75fb      	strb	r3, [r7, #23]
			break;
 8008474:	e008      	b.n	8008488 <inv_icm20948_set_icm20948_gyro_fullscale+0x168>

		case 64:
			dec3_cfg = 6;
 8008476:	2306      	movs	r3, #6
 8008478:	75fb      	strb	r3, [r7, #23]
			break;
 800847a:	e005      	b.n	8008488 <inv_icm20948_set_icm20948_gyro_fullscale+0x168>

		case 128:
			dec3_cfg = 7;
 800847c:	2307      	movs	r3, #7
 800847e:	75fb      	strb	r3, [r7, #23]
			break;
 8008480:	e002      	b.n	8008488 <inv_icm20948_set_icm20948_gyro_fullscale+0x168>

		default:
			dec3_cfg = 0;
 8008482:	2300      	movs	r3, #0
 8008484:	75fb      	strb	r3, [r7, #23]
			break;
 8008486:	bf00      	nop
	}
	gyro_config_2_reg |= dec3_cfg;  
 8008488:	7bba      	ldrb	r2, [r7, #14]
 800848a:	7dfb      	ldrb	r3, [r7, #23]
 800848c:	4313      	orrs	r3, r2
 800848e:	b2db      	uxtb	r3, r3
 8008490:	73bb      	strb	r3, [r7, #14]
	result |= inv_icm20948_write_single_mems_reg(s, REG_GYRO_CONFIG_2, gyro_config_2_reg);
 8008492:	7bbb      	ldrb	r3, [r7, #14]
 8008494:	461a      	mov	r2, r3
 8008496:	f44f 7181 	mov.w	r1, #258	@ 0x102
 800849a:	6878      	ldr	r0, [r7, #4]
 800849c:	f006 fcdc 	bl	800ee58 <inv_icm20948_write_single_mems_reg>
 80084a0:	4602      	mov	r2, r0
 80084a2:	693b      	ldr	r3, [r7, #16]
 80084a4:	4313      	orrs	r3, r2
 80084a6:	613b      	str	r3, [r7, #16]
	return result;
 80084a8:	693b      	ldr	r3, [r7, #16]
}
 80084aa:	4618      	mov	r0, r3
 80084ac:	3718      	adds	r7, #24
 80084ae:	46bd      	mov	sp, r7
 80084b0:	bd80      	pop	{r7, pc}
 80084b2:	bf00      	nop

080084b4 <inv_icm20948_set_accel_fullscale>:


int inv_icm20948_set_accel_fullscale(struct inv_icm20948 * s, int level)
{
 80084b4:	b580      	push	{r7, lr}
 80084b6:	b084      	sub	sp, #16
 80084b8:	af00      	add	r7, sp, #0
 80084ba:	6078      	str	r0, [r7, #4]
 80084bc:	6039      	str	r1, [r7, #0]
	int result;
	s->base_state.accel_fullscale = level;
 80084be:	683b      	ldr	r3, [r7, #0]
 80084c0:	b2da      	uxtb	r2, r3
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
	result = inv_icm20948_set_icm20948_accel_fullscale(s, level);
 80084c8:	6839      	ldr	r1, [r7, #0]
 80084ca:	6878      	ldr	r0, [r7, #4]
 80084cc:	f000 f82e 	bl	800852c <inv_icm20948_set_icm20948_accel_fullscale>
 80084d0:	60f8      	str	r0, [r7, #12]
	result |= dmp_icm20948_set_accel_fsr(s, 2<<level);
 80084d2:	2202      	movs	r2, #2
 80084d4:	683b      	ldr	r3, [r7, #0]
 80084d6:	fa02 f303 	lsl.w	r3, r2, r3
 80084da:	b21b      	sxth	r3, r3
 80084dc:	4619      	mov	r1, r3
 80084de:	6878      	ldr	r0, [r7, #4]
 80084e0:	f002 f94c 	bl	800a77c <dmp_icm20948_set_accel_fsr>
 80084e4:	4602      	mov	r2, r0
 80084e6:	68fb      	ldr	r3, [r7, #12]
 80084e8:	4313      	orrs	r3, r2
 80084ea:	60fb      	str	r3, [r7, #12]
	result |= dmp_icm20948_set_accel_scale2(s, 2<<level);
 80084ec:	2202      	movs	r2, #2
 80084ee:	683b      	ldr	r3, [r7, #0]
 80084f0:	fa02 f303 	lsl.w	r3, r2, r3
 80084f4:	b21b      	sxth	r3, r3
 80084f6:	4619      	mov	r1, r3
 80084f8:	6878      	ldr	r0, [r7, #4]
 80084fa:	f002 f9bb 	bl	800a874 <dmp_icm20948_set_accel_scale2>
 80084fe:	4602      	mov	r2, r0
 8008500:	68fb      	ldr	r3, [r7, #12]
 8008502:	4313      	orrs	r3, r2
 8008504:	60fb      	str	r3, [r7, #12]
	return result;
 8008506:	68fb      	ldr	r3, [r7, #12]
}
 8008508:	4618      	mov	r0, r3
 800850a:	3710      	adds	r7, #16
 800850c:	46bd      	mov	sp, r7
 800850e:	bd80      	pop	{r7, pc}

08008510 <inv_icm20948_get_accel_fullscale>:

uint8_t inv_icm20948_get_accel_fullscale(struct inv_icm20948 * s)
{
 8008510:	b480      	push	{r7}
 8008512:	b083      	sub	sp, #12
 8008514:	af00      	add	r7, sp, #0
 8008516:	6078      	str	r0, [r7, #4]
	return s->base_state.accel_fullscale;
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
}
 800851e:	4618      	mov	r0, r3
 8008520:	370c      	adds	r7, #12
 8008522:	46bd      	mov	sp, r7
 8008524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008528:	4770      	bx	lr
	...

0800852c <inv_icm20948_set_icm20948_accel_fullscale>:


int inv_icm20948_set_icm20948_accel_fullscale(struct inv_icm20948 * s, int level)
{
 800852c:	b580      	push	{r7, lr}
 800852e:	b086      	sub	sp, #24
 8008530:	af00      	add	r7, sp, #0
 8008532:	6078      	str	r0, [r7, #4]
 8008534:	6039      	str	r1, [r7, #0]
	int result = 0;
 8008536:	2300      	movs	r3, #0
 8008538:	613b      	str	r3, [r7, #16]
	unsigned char accel_config_1_reg;
	unsigned char accel_config_2_reg;
	unsigned char dec3_cfg;

	if (level >= NUM_MPU_AFS)
 800853a:	683b      	ldr	r3, [r7, #0]
 800853c:	2b03      	cmp	r3, #3
 800853e:	dd02      	ble.n	8008546 <inv_icm20948_set_icm20948_accel_fullscale+0x1a>
		return -1;
 8008540:	f04f 33ff 	mov.w	r3, #4294967295
 8008544:	e0b2      	b.n	80086ac <inv_icm20948_set_icm20948_accel_fullscale+0x180>

	result |= inv_icm20948_read_mems_reg(s, REG_ACCEL_CONFIG, 1, &accel_config_1_reg);
 8008546:	f107 030f 	add.w	r3, r7, #15
 800854a:	2201      	movs	r2, #1
 800854c:	f44f 718a 	mov.w	r1, #276	@ 0x114
 8008550:	6878      	ldr	r0, [r7, #4]
 8008552:	f006 fcdd 	bl	800ef10 <inv_icm20948_read_mems_reg>
 8008556:	4602      	mov	r2, r0
 8008558:	693b      	ldr	r3, [r7, #16]
 800855a:	4313      	orrs	r3, r2
 800855c:	613b      	str	r3, [r7, #16]
	accel_config_1_reg &= 0xC0;
 800855e:	7bfb      	ldrb	r3, [r7, #15]
 8008560:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8008564:	b2db      	uxtb	r3, r3
 8008566:	73fb      	strb	r3, [r7, #15]

	if(s->base_state.accel_averaging > 1)
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 800856e:	2b01      	cmp	r3, #1
 8008570:	d90a      	bls.n	8008588 <inv_icm20948_set_icm20948_accel_fullscale+0x5c>
		accel_config_1_reg |= (7 << 3) | (level << 1) | 1;   //fchoice = 1, filter = 7.
 8008572:	683b      	ldr	r3, [r7, #0]
 8008574:	005b      	lsls	r3, r3, #1
 8008576:	b2da      	uxtb	r2, r3
 8008578:	7bfb      	ldrb	r3, [r7, #15]
 800857a:	4313      	orrs	r3, r2
 800857c:	b2db      	uxtb	r3, r3
 800857e:	f043 0339 	orr.w	r3, r3, #57	@ 0x39
 8008582:	b2db      	uxtb	r3, r3
 8008584:	73fb      	strb	r3, [r7, #15]
 8008586:	e008      	b.n	800859a <inv_icm20948_set_icm20948_accel_fullscale+0x6e>
	else
		accel_config_1_reg |= (level << 1) | 0;  //fchoice = 0, filter = 0.
 8008588:	683b      	ldr	r3, [r7, #0]
 800858a:	005b      	lsls	r3, r3, #1
 800858c:	b25a      	sxtb	r2, r3
 800858e:	7bfb      	ldrb	r3, [r7, #15]
 8008590:	b25b      	sxtb	r3, r3
 8008592:	4313      	orrs	r3, r2
 8008594:	b25b      	sxtb	r3, r3
 8008596:	b2db      	uxtb	r3, r3
 8008598:	73fb      	strb	r3, [r7, #15]
	/* /!\ FCHOICE=0 considers we are in low power mode always and allows us to have correct values on raw data since not averaged,
	in case low noise mode is to be supported for 20649, please reconsider this value and update base sample rate from 1125 to 4500...
	*/
	result |= inv_icm20948_write_single_mems_reg(s, REG_ACCEL_CONFIG, accel_config_1_reg);
 800859a:	7bfb      	ldrb	r3, [r7, #15]
 800859c:	461a      	mov	r2, r3
 800859e:	f44f 718a 	mov.w	r1, #276	@ 0x114
 80085a2:	6878      	ldr	r0, [r7, #4]
 80085a4:	f006 fc58 	bl	800ee58 <inv_icm20948_write_single_mems_reg>
 80085a8:	4602      	mov	r2, r0
 80085aa:	693b      	ldr	r3, [r7, #16]
 80085ac:	4313      	orrs	r3, r2
 80085ae:	613b      	str	r3, [r7, #16]

	switch(s->base_state.accel_averaging) {
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 80085b6:	3b01      	subs	r3, #1
 80085b8:	2b1f      	cmp	r3, #31
 80085ba:	d852      	bhi.n	8008662 <inv_icm20948_set_icm20948_accel_fullscale+0x136>
 80085bc:	a201      	add	r2, pc, #4	@ (adr r2, 80085c4 <inv_icm20948_set_icm20948_accel_fullscale+0x98>)
 80085be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80085c2:	bf00      	nop
 80085c4:	08008645 	.word	0x08008645
 80085c8:	08008663 	.word	0x08008663
 80085cc:	08008663 	.word	0x08008663
 80085d0:	0800864b 	.word	0x0800864b
 80085d4:	08008663 	.word	0x08008663
 80085d8:	08008663 	.word	0x08008663
 80085dc:	08008663 	.word	0x08008663
 80085e0:	08008651 	.word	0x08008651
 80085e4:	08008663 	.word	0x08008663
 80085e8:	08008663 	.word	0x08008663
 80085ec:	08008663 	.word	0x08008663
 80085f0:	08008663 	.word	0x08008663
 80085f4:	08008663 	.word	0x08008663
 80085f8:	08008663 	.word	0x08008663
 80085fc:	08008663 	.word	0x08008663
 8008600:	08008657 	.word	0x08008657
 8008604:	08008663 	.word	0x08008663
 8008608:	08008663 	.word	0x08008663
 800860c:	08008663 	.word	0x08008663
 8008610:	08008663 	.word	0x08008663
 8008614:	08008663 	.word	0x08008663
 8008618:	08008663 	.word	0x08008663
 800861c:	08008663 	.word	0x08008663
 8008620:	08008663 	.word	0x08008663
 8008624:	08008663 	.word	0x08008663
 8008628:	08008663 	.word	0x08008663
 800862c:	08008663 	.word	0x08008663
 8008630:	08008663 	.word	0x08008663
 8008634:	08008663 	.word	0x08008663
 8008638:	08008663 	.word	0x08008663
 800863c:	08008663 	.word	0x08008663
 8008640:	0800865d 	.word	0x0800865d
		case 1:
			dec3_cfg = 0;
 8008644:	2300      	movs	r3, #0
 8008646:	75fb      	strb	r3, [r7, #23]
			break;
 8008648:	e00e      	b.n	8008668 <inv_icm20948_set_icm20948_accel_fullscale+0x13c>

		case 4:
			dec3_cfg = 0;
 800864a:	2300      	movs	r3, #0
 800864c:	75fb      	strb	r3, [r7, #23]
			break;
 800864e:	e00b      	b.n	8008668 <inv_icm20948_set_icm20948_accel_fullscale+0x13c>
		
		case 8:
			dec3_cfg = 1;
 8008650:	2301      	movs	r3, #1
 8008652:	75fb      	strb	r3, [r7, #23]
			break;
 8008654:	e008      	b.n	8008668 <inv_icm20948_set_icm20948_accel_fullscale+0x13c>
	
		case 16:
			dec3_cfg = 2;
 8008656:	2302      	movs	r3, #2
 8008658:	75fb      	strb	r3, [r7, #23]
			break;
 800865a:	e005      	b.n	8008668 <inv_icm20948_set_icm20948_accel_fullscale+0x13c>
		
		case 32:
			dec3_cfg = 3;
 800865c:	2303      	movs	r3, #3
 800865e:	75fb      	strb	r3, [r7, #23]
			break;
 8008660:	e002      	b.n	8008668 <inv_icm20948_set_icm20948_accel_fullscale+0x13c>

		default:
			dec3_cfg = 0;
 8008662:	2300      	movs	r3, #0
 8008664:	75fb      	strb	r3, [r7, #23]
			break;
 8008666:	bf00      	nop
	}

	result |= inv_icm20948_read_mems_reg(s, REG_ACCEL_CONFIG_2, 1, &accel_config_2_reg);
 8008668:	f107 030e 	add.w	r3, r7, #14
 800866c:	2201      	movs	r2, #1
 800866e:	f240 1115 	movw	r1, #277	@ 0x115
 8008672:	6878      	ldr	r0, [r7, #4]
 8008674:	f006 fc4c 	bl	800ef10 <inv_icm20948_read_mems_reg>
 8008678:	4602      	mov	r2, r0
 800867a:	693b      	ldr	r3, [r7, #16]
 800867c:	4313      	orrs	r3, r2
 800867e:	613b      	str	r3, [r7, #16]
	accel_config_2_reg &= 0xFC;
 8008680:	7bbb      	ldrb	r3, [r7, #14]
 8008682:	f023 0303 	bic.w	r3, r3, #3
 8008686:	b2db      	uxtb	r3, r3
 8008688:	73bb      	strb	r3, [r7, #14]

	accel_config_2_reg |=  dec3_cfg;
 800868a:	7bba      	ldrb	r2, [r7, #14]
 800868c:	7dfb      	ldrb	r3, [r7, #23]
 800868e:	4313      	orrs	r3, r2
 8008690:	b2db      	uxtb	r3, r3
 8008692:	73bb      	strb	r3, [r7, #14]
	result |= inv_icm20948_write_single_mems_reg(s, REG_ACCEL_CONFIG_2, accel_config_2_reg);
 8008694:	7bbb      	ldrb	r3, [r7, #14]
 8008696:	461a      	mov	r2, r3
 8008698:	f240 1115 	movw	r1, #277	@ 0x115
 800869c:	6878      	ldr	r0, [r7, #4]
 800869e:	f006 fbdb 	bl	800ee58 <inv_icm20948_write_single_mems_reg>
 80086a2:	4602      	mov	r2, r0
 80086a4:	693b      	ldr	r3, [r7, #16]
 80086a6:	4313      	orrs	r3, r2
 80086a8:	613b      	str	r3, [r7, #16]

	return result;
 80086aa:	693b      	ldr	r3, [r7, #16]
}
 80086ac:	4618      	mov	r0, r3
 80086ae:	3718      	adds	r7, #24
 80086b0:	46bd      	mov	sp, r7
 80086b2:	bd80      	pop	{r7, pc}

080086b4 <inv_icm20948_enable_hw_sensors>:


int inv_icm20948_enable_hw_sensors(struct inv_icm20948 * s, int bit_mask)
{
 80086b4:	b580      	push	{r7, lr}
 80086b6:	b084      	sub	sp, #16
 80086b8:	af00      	add	r7, sp, #0
 80086ba:	6078      	str	r0, [r7, #4]
 80086bc:	6039      	str	r1, [r7, #0]
	int rc = 0;
 80086be:	2300      	movs	r3, #0
 80086c0:	60fb      	str	r3, [r7, #12]

	if ((s->base_state.pwr_mgmt_2 == (BIT_PWR_ACCEL_STBY | BIT_PWR_GYRO_STBY | BIT_PWR_PRESSURE_STBY)) | (bit_mask & 0x80)) {
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	7edb      	ldrb	r3, [r3, #27]
 80086c6:	2b7f      	cmp	r3, #127	@ 0x7f
 80086c8:	bf0c      	ite	eq
 80086ca:	2301      	moveq	r3, #1
 80086cc:	2300      	movne	r3, #0
 80086ce:	b2db      	uxtb	r3, r3
 80086d0:	461a      	mov	r2, r3
 80086d2:	683b      	ldr	r3, [r7, #0]
 80086d4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80086d8:	4313      	orrs	r3, r2
 80086da:	2b00      	cmp	r3, #0
 80086dc:	d02d      	beq.n	800873a <inv_icm20948_enable_hw_sensors+0x86>
		// All sensors off, or override is on
		s->base_state.pwr_mgmt_2 = 0; // Zero means all sensors are on
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	2200      	movs	r2, #0
 80086e2:	76da      	strb	r2, [r3, #27]
		// Gyro and Accel were off
		if ((bit_mask & 2) == 0) {
 80086e4:	683b      	ldr	r3, [r7, #0]
 80086e6:	f003 0302 	and.w	r3, r3, #2
 80086ea:	2b00      	cmp	r3, #0
 80086ec:	d102      	bne.n	80086f4 <inv_icm20948_enable_hw_sensors+0x40>
			s->base_state.pwr_mgmt_2 = BIT_PWR_ACCEL_STBY; // Turn off accel
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	2238      	movs	r2, #56	@ 0x38
 80086f2:	76da      	strb	r2, [r3, #27]
		}
		if ((bit_mask & 1) == 0) {
 80086f4:	683b      	ldr	r3, [r7, #0]
 80086f6:	f003 0301 	and.w	r3, r3, #1
 80086fa:	2b00      	cmp	r3, #0
 80086fc:	d106      	bne.n	800870c <inv_icm20948_enable_hw_sensors+0x58>
			s->base_state.pwr_mgmt_2 |= BIT_PWR_GYRO_STBY; // Turn off gyro
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	7edb      	ldrb	r3, [r3, #27]
 8008702:	f043 0307 	orr.w	r3, r3, #7
 8008706:	b2da      	uxtb	r2, r3
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	76da      	strb	r2, [r3, #27]
		}
		if ((bit_mask & 4) == 0) {
 800870c:	683b      	ldr	r3, [r7, #0]
 800870e:	f003 0304 	and.w	r3, r3, #4
 8008712:	2b00      	cmp	r3, #0
 8008714:	d106      	bne.n	8008724 <inv_icm20948_enable_hw_sensors+0x70>
			s->base_state.pwr_mgmt_2 |= BIT_PWR_PRESSURE_STBY; // Turn off pressure
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	7edb      	ldrb	r3, [r3, #27]
 800871a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800871e:	b2da      	uxtb	r2, r3
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	76da      	strb	r2, [r3, #27]
		}

		rc |= inv_icm20948_write_mems_reg(s, REG_PWR_MGMT_2, 1, &s->base_state.pwr_mgmt_2);
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	331b      	adds	r3, #27
 8008728:	2201      	movs	r2, #1
 800872a:	2107      	movs	r1, #7
 800872c:	6878      	ldr	r0, [r7, #4]
 800872e:	f006 fb1a 	bl	800ed66 <inv_icm20948_write_mems_reg>
 8008732:	4602      	mov	r2, r0
 8008734:	68fb      	ldr	r3, [r7, #12]
 8008736:	4313      	orrs	r3, r2
 8008738:	60fb      	str	r3, [r7, #12]
	}

	if (bit_mask & SECONDARY_COMPASS_AVAILABLE) {
 800873a:	683b      	ldr	r3, [r7, #0]
 800873c:	f003 0308 	and.w	r3, r3, #8
 8008740:	2b00      	cmp	r3, #0
 8008742:	d007      	beq.n	8008754 <inv_icm20948_enable_hw_sensors+0xa0>
		rc |= inv_icm20948_resume_akm(s);
 8008744:	6878      	ldr	r0, [r7, #4]
 8008746:	f7fc fd5d 	bl	8005204 <inv_icm20948_resume_akm>
 800874a:	4602      	mov	r2, r0
 800874c:	68fb      	ldr	r3, [r7, #12]
 800874e:	4313      	orrs	r3, r2
 8008750:	60fb      	str	r3, [r7, #12]
 8008752:	e006      	b.n	8008762 <inv_icm20948_enable_hw_sensors+0xae>
	} 
	else {
		rc |= inv_icm20948_suspend_akm(s);
 8008754:	6878      	ldr	r0, [r7, #4]
 8008756:	f7fc fd28 	bl	80051aa <inv_icm20948_suspend_akm>
 800875a:	4602      	mov	r2, r0
 800875c:	68fb      	ldr	r3, [r7, #12]
 800875e:	4313      	orrs	r3, r2
 8008760:	60fb      	str	r3, [r7, #12]
	}

	return rc;
 8008762:	68fb      	ldr	r3, [r7, #12]
}
 8008764:	4618      	mov	r0, r3
 8008766:	3710      	adds	r7, #16
 8008768:	46bd      	mov	sp, r7
 800876a:	bd80      	pop	{r7, pc}

0800876c <invn_convert_quat_mult_fxp>:
#include <math.h>

static void invn_convert_quat_invert_fxp(const long *quat_q30, long *invQuat_q30);

static void invn_convert_quat_mult_fxp(const long *quat1_q30, const long *quat2_q30, long *quatProd_q30)
{
 800876c:	b590      	push	{r4, r7, lr}
 800876e:	b085      	sub	sp, #20
 8008770:	af00      	add	r7, sp, #0
 8008772:	60f8      	str	r0, [r7, #12]
 8008774:	60b9      	str	r1, [r7, #8]
 8008776:	607a      	str	r2, [r7, #4]
    quatProd_q30[0] = inv_icm20948_convert_mult_q30_fxp(quat1_q30[0], quat2_q30[0]) - inv_icm20948_convert_mult_q30_fxp(quat1_q30[1], quat2_q30[1]) -
 8008778:	68fb      	ldr	r3, [r7, #12]
 800877a:	681a      	ldr	r2, [r3, #0]
 800877c:	68bb      	ldr	r3, [r7, #8]
 800877e:	681b      	ldr	r3, [r3, #0]
 8008780:	4619      	mov	r1, r3
 8008782:	4610      	mov	r0, r2
 8008784:	f000 fb84 	bl	8008e90 <inv_icm20948_convert_mult_q30_fxp>
 8008788:	4604      	mov	r4, r0
 800878a:	68fb      	ldr	r3, [r7, #12]
 800878c:	3304      	adds	r3, #4
 800878e:	681a      	ldr	r2, [r3, #0]
 8008790:	68bb      	ldr	r3, [r7, #8]
 8008792:	3304      	adds	r3, #4
 8008794:	681b      	ldr	r3, [r3, #0]
 8008796:	4619      	mov	r1, r3
 8008798:	4610      	mov	r0, r2
 800879a:	f000 fb79 	bl	8008e90 <inv_icm20948_convert_mult_q30_fxp>
 800879e:	4603      	mov	r3, r0
 80087a0:	1ae4      	subs	r4, r4, r3
               inv_icm20948_convert_mult_q30_fxp(quat1_q30[2], quat2_q30[2]) - inv_icm20948_convert_mult_q30_fxp(quat1_q30[3], quat2_q30[3]);
 80087a2:	68fb      	ldr	r3, [r7, #12]
 80087a4:	3308      	adds	r3, #8
 80087a6:	681a      	ldr	r2, [r3, #0]
 80087a8:	68bb      	ldr	r3, [r7, #8]
 80087aa:	3308      	adds	r3, #8
 80087ac:	681b      	ldr	r3, [r3, #0]
 80087ae:	4619      	mov	r1, r3
 80087b0:	4610      	mov	r0, r2
 80087b2:	f000 fb6d 	bl	8008e90 <inv_icm20948_convert_mult_q30_fxp>
 80087b6:	4603      	mov	r3, r0
    quatProd_q30[0] = inv_icm20948_convert_mult_q30_fxp(quat1_q30[0], quat2_q30[0]) - inv_icm20948_convert_mult_q30_fxp(quat1_q30[1], quat2_q30[1]) -
 80087b8:	1ae4      	subs	r4, r4, r3
               inv_icm20948_convert_mult_q30_fxp(quat1_q30[2], quat2_q30[2]) - inv_icm20948_convert_mult_q30_fxp(quat1_q30[3], quat2_q30[3]);
 80087ba:	68fb      	ldr	r3, [r7, #12]
 80087bc:	330c      	adds	r3, #12
 80087be:	681a      	ldr	r2, [r3, #0]
 80087c0:	68bb      	ldr	r3, [r7, #8]
 80087c2:	330c      	adds	r3, #12
 80087c4:	681b      	ldr	r3, [r3, #0]
 80087c6:	4619      	mov	r1, r3
 80087c8:	4610      	mov	r0, r2
 80087ca:	f000 fb61 	bl	8008e90 <inv_icm20948_convert_mult_q30_fxp>
 80087ce:	4603      	mov	r3, r0
 80087d0:	1ae2      	subs	r2, r4, r3
    quatProd_q30[0] = inv_icm20948_convert_mult_q30_fxp(quat1_q30[0], quat2_q30[0]) - inv_icm20948_convert_mult_q30_fxp(quat1_q30[1], quat2_q30[1]) -
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	601a      	str	r2, [r3, #0]

    quatProd_q30[1] = inv_icm20948_convert_mult_q30_fxp(quat1_q30[0], quat2_q30[1]) + inv_icm20948_convert_mult_q30_fxp(quat1_q30[1], quat2_q30[0]) +
 80087d6:	68fb      	ldr	r3, [r7, #12]
 80087d8:	681a      	ldr	r2, [r3, #0]
 80087da:	68bb      	ldr	r3, [r7, #8]
 80087dc:	3304      	adds	r3, #4
 80087de:	681b      	ldr	r3, [r3, #0]
 80087e0:	4619      	mov	r1, r3
 80087e2:	4610      	mov	r0, r2
 80087e4:	f000 fb54 	bl	8008e90 <inv_icm20948_convert_mult_q30_fxp>
 80087e8:	4604      	mov	r4, r0
 80087ea:	68fb      	ldr	r3, [r7, #12]
 80087ec:	3304      	adds	r3, #4
 80087ee:	681a      	ldr	r2, [r3, #0]
 80087f0:	68bb      	ldr	r3, [r7, #8]
 80087f2:	681b      	ldr	r3, [r3, #0]
 80087f4:	4619      	mov	r1, r3
 80087f6:	4610      	mov	r0, r2
 80087f8:	f000 fb4a 	bl	8008e90 <inv_icm20948_convert_mult_q30_fxp>
 80087fc:	4603      	mov	r3, r0
 80087fe:	441c      	add	r4, r3
               inv_icm20948_convert_mult_q30_fxp(quat1_q30[2], quat2_q30[3]) - inv_icm20948_convert_mult_q30_fxp(quat1_q30[3], quat2_q30[2]);
 8008800:	68fb      	ldr	r3, [r7, #12]
 8008802:	3308      	adds	r3, #8
 8008804:	681a      	ldr	r2, [r3, #0]
 8008806:	68bb      	ldr	r3, [r7, #8]
 8008808:	330c      	adds	r3, #12
 800880a:	681b      	ldr	r3, [r3, #0]
 800880c:	4619      	mov	r1, r3
 800880e:	4610      	mov	r0, r2
 8008810:	f000 fb3e 	bl	8008e90 <inv_icm20948_convert_mult_q30_fxp>
 8008814:	4603      	mov	r3, r0
    quatProd_q30[1] = inv_icm20948_convert_mult_q30_fxp(quat1_q30[0], quat2_q30[1]) + inv_icm20948_convert_mult_q30_fxp(quat1_q30[1], quat2_q30[0]) +
 8008816:	441c      	add	r4, r3
               inv_icm20948_convert_mult_q30_fxp(quat1_q30[2], quat2_q30[3]) - inv_icm20948_convert_mult_q30_fxp(quat1_q30[3], quat2_q30[2]);
 8008818:	68fb      	ldr	r3, [r7, #12]
 800881a:	330c      	adds	r3, #12
 800881c:	681a      	ldr	r2, [r3, #0]
 800881e:	68bb      	ldr	r3, [r7, #8]
 8008820:	3308      	adds	r3, #8
 8008822:	681b      	ldr	r3, [r3, #0]
 8008824:	4619      	mov	r1, r3
 8008826:	4610      	mov	r0, r2
 8008828:	f000 fb32 	bl	8008e90 <inv_icm20948_convert_mult_q30_fxp>
 800882c:	4602      	mov	r2, r0
    quatProd_q30[1] = inv_icm20948_convert_mult_q30_fxp(quat1_q30[0], quat2_q30[1]) + inv_icm20948_convert_mult_q30_fxp(quat1_q30[1], quat2_q30[0]) +
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	3304      	adds	r3, #4
               inv_icm20948_convert_mult_q30_fxp(quat1_q30[2], quat2_q30[3]) - inv_icm20948_convert_mult_q30_fxp(quat1_q30[3], quat2_q30[2]);
 8008832:	1aa2      	subs	r2, r4, r2
    quatProd_q30[1] = inv_icm20948_convert_mult_q30_fxp(quat1_q30[0], quat2_q30[1]) + inv_icm20948_convert_mult_q30_fxp(quat1_q30[1], quat2_q30[0]) +
 8008834:	601a      	str	r2, [r3, #0]

    quatProd_q30[2] = inv_icm20948_convert_mult_q30_fxp(quat1_q30[0], quat2_q30[2]) - inv_icm20948_convert_mult_q30_fxp(quat1_q30[1], quat2_q30[3]) +
 8008836:	68fb      	ldr	r3, [r7, #12]
 8008838:	681a      	ldr	r2, [r3, #0]
 800883a:	68bb      	ldr	r3, [r7, #8]
 800883c:	3308      	adds	r3, #8
 800883e:	681b      	ldr	r3, [r3, #0]
 8008840:	4619      	mov	r1, r3
 8008842:	4610      	mov	r0, r2
 8008844:	f000 fb24 	bl	8008e90 <inv_icm20948_convert_mult_q30_fxp>
 8008848:	4604      	mov	r4, r0
 800884a:	68fb      	ldr	r3, [r7, #12]
 800884c:	3304      	adds	r3, #4
 800884e:	681a      	ldr	r2, [r3, #0]
 8008850:	68bb      	ldr	r3, [r7, #8]
 8008852:	330c      	adds	r3, #12
 8008854:	681b      	ldr	r3, [r3, #0]
 8008856:	4619      	mov	r1, r3
 8008858:	4610      	mov	r0, r2
 800885a:	f000 fb19 	bl	8008e90 <inv_icm20948_convert_mult_q30_fxp>
 800885e:	4603      	mov	r3, r0
 8008860:	1ae4      	subs	r4, r4, r3
               inv_icm20948_convert_mult_q30_fxp(quat1_q30[2], quat2_q30[0]) + inv_icm20948_convert_mult_q30_fxp(quat1_q30[3], quat2_q30[1]);
 8008862:	68fb      	ldr	r3, [r7, #12]
 8008864:	3308      	adds	r3, #8
 8008866:	681a      	ldr	r2, [r3, #0]
 8008868:	68bb      	ldr	r3, [r7, #8]
 800886a:	681b      	ldr	r3, [r3, #0]
 800886c:	4619      	mov	r1, r3
 800886e:	4610      	mov	r0, r2
 8008870:	f000 fb0e 	bl	8008e90 <inv_icm20948_convert_mult_q30_fxp>
 8008874:	4603      	mov	r3, r0
    quatProd_q30[2] = inv_icm20948_convert_mult_q30_fxp(quat1_q30[0], quat2_q30[2]) - inv_icm20948_convert_mult_q30_fxp(quat1_q30[1], quat2_q30[3]) +
 8008876:	441c      	add	r4, r3
               inv_icm20948_convert_mult_q30_fxp(quat1_q30[2], quat2_q30[0]) + inv_icm20948_convert_mult_q30_fxp(quat1_q30[3], quat2_q30[1]);
 8008878:	68fb      	ldr	r3, [r7, #12]
 800887a:	330c      	adds	r3, #12
 800887c:	681a      	ldr	r2, [r3, #0]
 800887e:	68bb      	ldr	r3, [r7, #8]
 8008880:	3304      	adds	r3, #4
 8008882:	681b      	ldr	r3, [r3, #0]
 8008884:	4619      	mov	r1, r3
 8008886:	4610      	mov	r0, r2
 8008888:	f000 fb02 	bl	8008e90 <inv_icm20948_convert_mult_q30_fxp>
 800888c:	4602      	mov	r2, r0
    quatProd_q30[2] = inv_icm20948_convert_mult_q30_fxp(quat1_q30[0], quat2_q30[2]) - inv_icm20948_convert_mult_q30_fxp(quat1_q30[1], quat2_q30[3]) +
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	3308      	adds	r3, #8
               inv_icm20948_convert_mult_q30_fxp(quat1_q30[2], quat2_q30[0]) + inv_icm20948_convert_mult_q30_fxp(quat1_q30[3], quat2_q30[1]);
 8008892:	4422      	add	r2, r4
    quatProd_q30[2] = inv_icm20948_convert_mult_q30_fxp(quat1_q30[0], quat2_q30[2]) - inv_icm20948_convert_mult_q30_fxp(quat1_q30[1], quat2_q30[3]) +
 8008894:	601a      	str	r2, [r3, #0]

    quatProd_q30[3] = inv_icm20948_convert_mult_q30_fxp(quat1_q30[0], quat2_q30[3]) + inv_icm20948_convert_mult_q30_fxp(quat1_q30[1], quat2_q30[2]) -
 8008896:	68fb      	ldr	r3, [r7, #12]
 8008898:	681a      	ldr	r2, [r3, #0]
 800889a:	68bb      	ldr	r3, [r7, #8]
 800889c:	330c      	adds	r3, #12
 800889e:	681b      	ldr	r3, [r3, #0]
 80088a0:	4619      	mov	r1, r3
 80088a2:	4610      	mov	r0, r2
 80088a4:	f000 faf4 	bl	8008e90 <inv_icm20948_convert_mult_q30_fxp>
 80088a8:	4604      	mov	r4, r0
 80088aa:	68fb      	ldr	r3, [r7, #12]
 80088ac:	3304      	adds	r3, #4
 80088ae:	681a      	ldr	r2, [r3, #0]
 80088b0:	68bb      	ldr	r3, [r7, #8]
 80088b2:	3308      	adds	r3, #8
 80088b4:	681b      	ldr	r3, [r3, #0]
 80088b6:	4619      	mov	r1, r3
 80088b8:	4610      	mov	r0, r2
 80088ba:	f000 fae9 	bl	8008e90 <inv_icm20948_convert_mult_q30_fxp>
 80088be:	4603      	mov	r3, r0
 80088c0:	441c      	add	r4, r3
               inv_icm20948_convert_mult_q30_fxp(quat1_q30[2], quat2_q30[1]) + inv_icm20948_convert_mult_q30_fxp(quat1_q30[3], quat2_q30[0]);
 80088c2:	68fb      	ldr	r3, [r7, #12]
 80088c4:	3308      	adds	r3, #8
 80088c6:	681a      	ldr	r2, [r3, #0]
 80088c8:	68bb      	ldr	r3, [r7, #8]
 80088ca:	3304      	adds	r3, #4
 80088cc:	681b      	ldr	r3, [r3, #0]
 80088ce:	4619      	mov	r1, r3
 80088d0:	4610      	mov	r0, r2
 80088d2:	f000 fadd 	bl	8008e90 <inv_icm20948_convert_mult_q30_fxp>
 80088d6:	4603      	mov	r3, r0
    quatProd_q30[3] = inv_icm20948_convert_mult_q30_fxp(quat1_q30[0], quat2_q30[3]) + inv_icm20948_convert_mult_q30_fxp(quat1_q30[1], quat2_q30[2]) -
 80088d8:	1ae4      	subs	r4, r4, r3
               inv_icm20948_convert_mult_q30_fxp(quat1_q30[2], quat2_q30[1]) + inv_icm20948_convert_mult_q30_fxp(quat1_q30[3], quat2_q30[0]);
 80088da:	68fb      	ldr	r3, [r7, #12]
 80088dc:	330c      	adds	r3, #12
 80088de:	681a      	ldr	r2, [r3, #0]
 80088e0:	68bb      	ldr	r3, [r7, #8]
 80088e2:	681b      	ldr	r3, [r3, #0]
 80088e4:	4619      	mov	r1, r3
 80088e6:	4610      	mov	r0, r2
 80088e8:	f000 fad2 	bl	8008e90 <inv_icm20948_convert_mult_q30_fxp>
 80088ec:	4602      	mov	r2, r0
    quatProd_q30[3] = inv_icm20948_convert_mult_q30_fxp(quat1_q30[0], quat2_q30[3]) + inv_icm20948_convert_mult_q30_fxp(quat1_q30[1], quat2_q30[2]) -
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	330c      	adds	r3, #12
               inv_icm20948_convert_mult_q30_fxp(quat1_q30[2], quat2_q30[1]) + inv_icm20948_convert_mult_q30_fxp(quat1_q30[3], quat2_q30[0]);
 80088f2:	4422      	add	r2, r4
    quatProd_q30[3] = inv_icm20948_convert_mult_q30_fxp(quat1_q30[0], quat2_q30[3]) + inv_icm20948_convert_mult_q30_fxp(quat1_q30[1], quat2_q30[2]) -
 80088f4:	601a      	str	r2, [r3, #0]
}
 80088f6:	bf00      	nop
 80088f8:	3714      	adds	r7, #20
 80088fa:	46bd      	mov	sp, r7
 80088fc:	bd90      	pop	{r4, r7, pc}

080088fe <invn_convert_quat_invert_fxp>:

static void invn_convert_quat_invert_fxp(const long *quat_q30, long *invQuat_q30)
{
 80088fe:	b480      	push	{r7}
 8008900:	b083      	sub	sp, #12
 8008902:	af00      	add	r7, sp, #0
 8008904:	6078      	str	r0, [r7, #4]
 8008906:	6039      	str	r1, [r7, #0]
    invQuat_q30[0] = quat_q30[0];
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	681a      	ldr	r2, [r3, #0]
 800890c:	683b      	ldr	r3, [r7, #0]
 800890e:	601a      	str	r2, [r3, #0]
    invQuat_q30[1] = -quat_q30[1];
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	3304      	adds	r3, #4
 8008914:	681a      	ldr	r2, [r3, #0]
 8008916:	683b      	ldr	r3, [r7, #0]
 8008918:	3304      	adds	r3, #4
 800891a:	4252      	negs	r2, r2
 800891c:	601a      	str	r2, [r3, #0]
    invQuat_q30[2] = -quat_q30[2];
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	3308      	adds	r3, #8
 8008922:	681a      	ldr	r2, [r3, #0]
 8008924:	683b      	ldr	r3, [r7, #0]
 8008926:	3308      	adds	r3, #8
 8008928:	4252      	negs	r2, r2
 800892a:	601a      	str	r2, [r3, #0]
    invQuat_q30[3] = -quat_q30[3];
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	330c      	adds	r3, #12
 8008930:	681a      	ldr	r2, [r3, #0]
 8008932:	683b      	ldr	r3, [r7, #0]
 8008934:	330c      	adds	r3, #12
 8008936:	4252      	negs	r2, r2
 8008938:	601a      	str	r2, [r3, #0]
}
 800893a:	bf00      	nop
 800893c:	370c      	adds	r7, #12
 800893e:	46bd      	mov	sp, r7
 8008940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008944:	4770      	bx	lr

08008946 <inv_icm20948_q_mult_q_qi>:

void inv_icm20948_q_mult_q_qi(const long *q1, const long *q2, long *qProd)
{
 8008946:	b590      	push	{r4, r7, lr}
 8008948:	b085      	sub	sp, #20
 800894a:	af00      	add	r7, sp, #0
 800894c:	60f8      	str	r0, [r7, #12]
 800894e:	60b9      	str	r1, [r7, #8]
 8008950:	607a      	str	r2, [r7, #4]
    qProd[0] = inv_icm20948_convert_mult_q30_fxp(q1[0], q2[0]) + inv_icm20948_convert_mult_q30_fxp(q1[1], q2[1]) +
 8008952:	68fb      	ldr	r3, [r7, #12]
 8008954:	681a      	ldr	r2, [r3, #0]
 8008956:	68bb      	ldr	r3, [r7, #8]
 8008958:	681b      	ldr	r3, [r3, #0]
 800895a:	4619      	mov	r1, r3
 800895c:	4610      	mov	r0, r2
 800895e:	f000 fa97 	bl	8008e90 <inv_icm20948_convert_mult_q30_fxp>
 8008962:	4604      	mov	r4, r0
 8008964:	68fb      	ldr	r3, [r7, #12]
 8008966:	3304      	adds	r3, #4
 8008968:	681a      	ldr	r2, [r3, #0]
 800896a:	68bb      	ldr	r3, [r7, #8]
 800896c:	3304      	adds	r3, #4
 800896e:	681b      	ldr	r3, [r3, #0]
 8008970:	4619      	mov	r1, r3
 8008972:	4610      	mov	r0, r2
 8008974:	f000 fa8c 	bl	8008e90 <inv_icm20948_convert_mult_q30_fxp>
 8008978:	4603      	mov	r3, r0
 800897a:	441c      	add	r4, r3
               inv_icm20948_convert_mult_q30_fxp(q1[2], q2[2]) + inv_icm20948_convert_mult_q30_fxp(q1[3], q2[3]);
 800897c:	68fb      	ldr	r3, [r7, #12]
 800897e:	3308      	adds	r3, #8
 8008980:	681a      	ldr	r2, [r3, #0]
 8008982:	68bb      	ldr	r3, [r7, #8]
 8008984:	3308      	adds	r3, #8
 8008986:	681b      	ldr	r3, [r3, #0]
 8008988:	4619      	mov	r1, r3
 800898a:	4610      	mov	r0, r2
 800898c:	f000 fa80 	bl	8008e90 <inv_icm20948_convert_mult_q30_fxp>
 8008990:	4603      	mov	r3, r0
    qProd[0] = inv_icm20948_convert_mult_q30_fxp(q1[0], q2[0]) + inv_icm20948_convert_mult_q30_fxp(q1[1], q2[1]) +
 8008992:	441c      	add	r4, r3
               inv_icm20948_convert_mult_q30_fxp(q1[2], q2[2]) + inv_icm20948_convert_mult_q30_fxp(q1[3], q2[3]);
 8008994:	68fb      	ldr	r3, [r7, #12]
 8008996:	330c      	adds	r3, #12
 8008998:	681a      	ldr	r2, [r3, #0]
 800899a:	68bb      	ldr	r3, [r7, #8]
 800899c:	330c      	adds	r3, #12
 800899e:	681b      	ldr	r3, [r3, #0]
 80089a0:	4619      	mov	r1, r3
 80089a2:	4610      	mov	r0, r2
 80089a4:	f000 fa74 	bl	8008e90 <inv_icm20948_convert_mult_q30_fxp>
 80089a8:	4603      	mov	r3, r0
 80089aa:	18e2      	adds	r2, r4, r3
    qProd[0] = inv_icm20948_convert_mult_q30_fxp(q1[0], q2[0]) + inv_icm20948_convert_mult_q30_fxp(q1[1], q2[1]) +
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	601a      	str	r2, [r3, #0]

    qProd[1] = -inv_icm20948_convert_mult_q30_fxp(q1[0], q2[1]) + inv_icm20948_convert_mult_q30_fxp(q1[1], q2[0]) -
 80089b0:	68fb      	ldr	r3, [r7, #12]
 80089b2:	3304      	adds	r3, #4
 80089b4:	681a      	ldr	r2, [r3, #0]
 80089b6:	68bb      	ldr	r3, [r7, #8]
 80089b8:	681b      	ldr	r3, [r3, #0]
 80089ba:	4619      	mov	r1, r3
 80089bc:	4610      	mov	r0, r2
 80089be:	f000 fa67 	bl	8008e90 <inv_icm20948_convert_mult_q30_fxp>
 80089c2:	4604      	mov	r4, r0
 80089c4:	68fb      	ldr	r3, [r7, #12]
 80089c6:	681a      	ldr	r2, [r3, #0]
 80089c8:	68bb      	ldr	r3, [r7, #8]
 80089ca:	3304      	adds	r3, #4
 80089cc:	681b      	ldr	r3, [r3, #0]
 80089ce:	4619      	mov	r1, r3
 80089d0:	4610      	mov	r0, r2
 80089d2:	f000 fa5d 	bl	8008e90 <inv_icm20948_convert_mult_q30_fxp>
 80089d6:	4603      	mov	r3, r0
 80089d8:	1ae4      	subs	r4, r4, r3
               inv_icm20948_convert_mult_q30_fxp(q1[2], q2[3]) + inv_icm20948_convert_mult_q30_fxp(q1[3], q2[2]);
 80089da:	68fb      	ldr	r3, [r7, #12]
 80089dc:	3308      	adds	r3, #8
 80089de:	681a      	ldr	r2, [r3, #0]
 80089e0:	68bb      	ldr	r3, [r7, #8]
 80089e2:	330c      	adds	r3, #12
 80089e4:	681b      	ldr	r3, [r3, #0]
 80089e6:	4619      	mov	r1, r3
 80089e8:	4610      	mov	r0, r2
 80089ea:	f000 fa51 	bl	8008e90 <inv_icm20948_convert_mult_q30_fxp>
 80089ee:	4603      	mov	r3, r0
    qProd[1] = -inv_icm20948_convert_mult_q30_fxp(q1[0], q2[1]) + inv_icm20948_convert_mult_q30_fxp(q1[1], q2[0]) -
 80089f0:	1ae4      	subs	r4, r4, r3
               inv_icm20948_convert_mult_q30_fxp(q1[2], q2[3]) + inv_icm20948_convert_mult_q30_fxp(q1[3], q2[2]);
 80089f2:	68fb      	ldr	r3, [r7, #12]
 80089f4:	330c      	adds	r3, #12
 80089f6:	681a      	ldr	r2, [r3, #0]
 80089f8:	68bb      	ldr	r3, [r7, #8]
 80089fa:	3308      	adds	r3, #8
 80089fc:	681b      	ldr	r3, [r3, #0]
 80089fe:	4619      	mov	r1, r3
 8008a00:	4610      	mov	r0, r2
 8008a02:	f000 fa45 	bl	8008e90 <inv_icm20948_convert_mult_q30_fxp>
 8008a06:	4602      	mov	r2, r0
    qProd[1] = -inv_icm20948_convert_mult_q30_fxp(q1[0], q2[1]) + inv_icm20948_convert_mult_q30_fxp(q1[1], q2[0]) -
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	3304      	adds	r3, #4
               inv_icm20948_convert_mult_q30_fxp(q1[2], q2[3]) + inv_icm20948_convert_mult_q30_fxp(q1[3], q2[2]);
 8008a0c:	4422      	add	r2, r4
    qProd[1] = -inv_icm20948_convert_mult_q30_fxp(q1[0], q2[1]) + inv_icm20948_convert_mult_q30_fxp(q1[1], q2[0]) -
 8008a0e:	601a      	str	r2, [r3, #0]

    qProd[2] = -inv_icm20948_convert_mult_q30_fxp(q1[0], q2[2]) + inv_icm20948_convert_mult_q30_fxp(q1[1], q2[3]) +
 8008a10:	68fb      	ldr	r3, [r7, #12]
 8008a12:	3304      	adds	r3, #4
 8008a14:	681a      	ldr	r2, [r3, #0]
 8008a16:	68bb      	ldr	r3, [r7, #8]
 8008a18:	330c      	adds	r3, #12
 8008a1a:	681b      	ldr	r3, [r3, #0]
 8008a1c:	4619      	mov	r1, r3
 8008a1e:	4610      	mov	r0, r2
 8008a20:	f000 fa36 	bl	8008e90 <inv_icm20948_convert_mult_q30_fxp>
 8008a24:	4604      	mov	r4, r0
 8008a26:	68fb      	ldr	r3, [r7, #12]
 8008a28:	681a      	ldr	r2, [r3, #0]
 8008a2a:	68bb      	ldr	r3, [r7, #8]
 8008a2c:	3308      	adds	r3, #8
 8008a2e:	681b      	ldr	r3, [r3, #0]
 8008a30:	4619      	mov	r1, r3
 8008a32:	4610      	mov	r0, r2
 8008a34:	f000 fa2c 	bl	8008e90 <inv_icm20948_convert_mult_q30_fxp>
 8008a38:	4603      	mov	r3, r0
 8008a3a:	1ae4      	subs	r4, r4, r3
               inv_icm20948_convert_mult_q30_fxp(q1[2], q2[0]) - inv_icm20948_convert_mult_q30_fxp(q1[3], q2[1]);
 8008a3c:	68fb      	ldr	r3, [r7, #12]
 8008a3e:	3308      	adds	r3, #8
 8008a40:	681a      	ldr	r2, [r3, #0]
 8008a42:	68bb      	ldr	r3, [r7, #8]
 8008a44:	681b      	ldr	r3, [r3, #0]
 8008a46:	4619      	mov	r1, r3
 8008a48:	4610      	mov	r0, r2
 8008a4a:	f000 fa21 	bl	8008e90 <inv_icm20948_convert_mult_q30_fxp>
 8008a4e:	4603      	mov	r3, r0
    qProd[2] = -inv_icm20948_convert_mult_q30_fxp(q1[0], q2[2]) + inv_icm20948_convert_mult_q30_fxp(q1[1], q2[3]) +
 8008a50:	441c      	add	r4, r3
               inv_icm20948_convert_mult_q30_fxp(q1[2], q2[0]) - inv_icm20948_convert_mult_q30_fxp(q1[3], q2[1]);
 8008a52:	68fb      	ldr	r3, [r7, #12]
 8008a54:	330c      	adds	r3, #12
 8008a56:	681a      	ldr	r2, [r3, #0]
 8008a58:	68bb      	ldr	r3, [r7, #8]
 8008a5a:	3304      	adds	r3, #4
 8008a5c:	681b      	ldr	r3, [r3, #0]
 8008a5e:	4619      	mov	r1, r3
 8008a60:	4610      	mov	r0, r2
 8008a62:	f000 fa15 	bl	8008e90 <inv_icm20948_convert_mult_q30_fxp>
 8008a66:	4602      	mov	r2, r0
    qProd[2] = -inv_icm20948_convert_mult_q30_fxp(q1[0], q2[2]) + inv_icm20948_convert_mult_q30_fxp(q1[1], q2[3]) +
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	3308      	adds	r3, #8
               inv_icm20948_convert_mult_q30_fxp(q1[2], q2[0]) - inv_icm20948_convert_mult_q30_fxp(q1[3], q2[1]);
 8008a6c:	1aa2      	subs	r2, r4, r2
    qProd[2] = -inv_icm20948_convert_mult_q30_fxp(q1[0], q2[2]) + inv_icm20948_convert_mult_q30_fxp(q1[1], q2[3]) +
 8008a6e:	601a      	str	r2, [r3, #0]

    qProd[3] = -inv_icm20948_convert_mult_q30_fxp(q1[0], q2[3]) - inv_icm20948_convert_mult_q30_fxp(q1[1], q2[2]) +
 8008a70:	68fb      	ldr	r3, [r7, #12]
 8008a72:	681a      	ldr	r2, [r3, #0]
 8008a74:	68bb      	ldr	r3, [r7, #8]
 8008a76:	330c      	adds	r3, #12
 8008a78:	681b      	ldr	r3, [r3, #0]
 8008a7a:	4619      	mov	r1, r3
 8008a7c:	4610      	mov	r0, r2
 8008a7e:	f000 fa07 	bl	8008e90 <inv_icm20948_convert_mult_q30_fxp>
 8008a82:	4603      	mov	r3, r0
 8008a84:	425c      	negs	r4, r3
 8008a86:	68fb      	ldr	r3, [r7, #12]
 8008a88:	3304      	adds	r3, #4
 8008a8a:	681a      	ldr	r2, [r3, #0]
 8008a8c:	68bb      	ldr	r3, [r7, #8]
 8008a8e:	3308      	adds	r3, #8
 8008a90:	681b      	ldr	r3, [r3, #0]
 8008a92:	4619      	mov	r1, r3
 8008a94:	4610      	mov	r0, r2
 8008a96:	f000 f9fb 	bl	8008e90 <inv_icm20948_convert_mult_q30_fxp>
 8008a9a:	4603      	mov	r3, r0
 8008a9c:	1ae4      	subs	r4, r4, r3
               inv_icm20948_convert_mult_q30_fxp(q1[2], q2[1]) + inv_icm20948_convert_mult_q30_fxp(q1[3], q2[0]);
 8008a9e:	68fb      	ldr	r3, [r7, #12]
 8008aa0:	3308      	adds	r3, #8
 8008aa2:	681a      	ldr	r2, [r3, #0]
 8008aa4:	68bb      	ldr	r3, [r7, #8]
 8008aa6:	3304      	adds	r3, #4
 8008aa8:	681b      	ldr	r3, [r3, #0]
 8008aaa:	4619      	mov	r1, r3
 8008aac:	4610      	mov	r0, r2
 8008aae:	f000 f9ef 	bl	8008e90 <inv_icm20948_convert_mult_q30_fxp>
 8008ab2:	4603      	mov	r3, r0
    qProd[3] = -inv_icm20948_convert_mult_q30_fxp(q1[0], q2[3]) - inv_icm20948_convert_mult_q30_fxp(q1[1], q2[2]) +
 8008ab4:	441c      	add	r4, r3
               inv_icm20948_convert_mult_q30_fxp(q1[2], q2[1]) + inv_icm20948_convert_mult_q30_fxp(q1[3], q2[0]);
 8008ab6:	68fb      	ldr	r3, [r7, #12]
 8008ab8:	330c      	adds	r3, #12
 8008aba:	681a      	ldr	r2, [r3, #0]
 8008abc:	68bb      	ldr	r3, [r7, #8]
 8008abe:	681b      	ldr	r3, [r3, #0]
 8008ac0:	4619      	mov	r1, r3
 8008ac2:	4610      	mov	r0, r2
 8008ac4:	f000 f9e4 	bl	8008e90 <inv_icm20948_convert_mult_q30_fxp>
 8008ac8:	4602      	mov	r2, r0
    qProd[3] = -inv_icm20948_convert_mult_q30_fxp(q1[0], q2[3]) - inv_icm20948_convert_mult_q30_fxp(q1[1], q2[2]) +
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	330c      	adds	r3, #12
               inv_icm20948_convert_mult_q30_fxp(q1[2], q2[1]) + inv_icm20948_convert_mult_q30_fxp(q1[3], q2[0]);
 8008ace:	4422      	add	r2, r4
    qProd[3] = -inv_icm20948_convert_mult_q30_fxp(q1[0], q2[3]) - inv_icm20948_convert_mult_q30_fxp(q1[1], q2[2]) +
 8008ad0:	601a      	str	r2, [r3, #0]
}
 8008ad2:	bf00      	nop
 8008ad4:	3714      	adds	r7, #20
 8008ad6:	46bd      	mov	sp, r7
 8008ad8:	bd90      	pop	{r4, r7, pc}

08008ada <inv_icm20948_convert_quat_rotate_fxp>:

void inv_icm20948_convert_quat_rotate_fxp(const long *quat_q30, const long *in, long *out)
{
 8008ada:	b580      	push	{r7, lr}
 8008adc:	b094      	sub	sp, #80	@ 0x50
 8008ade:	af00      	add	r7, sp, #0
 8008ae0:	60f8      	str	r0, [r7, #12]
 8008ae2:	60b9      	str	r1, [r7, #8]
 8008ae4:	607a      	str	r2, [r7, #4]
    long q_temp1[4], q_temp2[4];
    long in4[4], out4[4];

    // Fixme optimize
    in4[0] = 0;
 8008ae6:	2300      	movs	r3, #0
 8008ae8:	623b      	str	r3, [r7, #32]
    memcpy(&in4[1], in, 3 * sizeof(long));
 8008aea:	f107 0320 	add.w	r3, r7, #32
 8008aee:	3304      	adds	r3, #4
 8008af0:	220c      	movs	r2, #12
 8008af2:	68b9      	ldr	r1, [r7, #8]
 8008af4:	4618      	mov	r0, r3
 8008af6:	f00c fd61 	bl	80155bc <memcpy>
    invn_convert_quat_mult_fxp(quat_q30, in4, q_temp1);
 8008afa:	f107 0240 	add.w	r2, r7, #64	@ 0x40
 8008afe:	f107 0320 	add.w	r3, r7, #32
 8008b02:	4619      	mov	r1, r3
 8008b04:	68f8      	ldr	r0, [r7, #12]
 8008b06:	f7ff fe31 	bl	800876c <invn_convert_quat_mult_fxp>
    invn_convert_quat_invert_fxp(quat_q30, q_temp2);
 8008b0a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8008b0e:	4619      	mov	r1, r3
 8008b10:	68f8      	ldr	r0, [r7, #12]
 8008b12:	f7ff fef4 	bl	80088fe <invn_convert_quat_invert_fxp>
    invn_convert_quat_mult_fxp(q_temp1, q_temp2, out4);
 8008b16:	f107 0210 	add.w	r2, r7, #16
 8008b1a:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 8008b1e:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8008b22:	4618      	mov	r0, r3
 8008b24:	f7ff fe22 	bl	800876c <invn_convert_quat_mult_fxp>
    memcpy(out, &out4[1], 3 * sizeof(long));
 8008b28:	f107 0310 	add.w	r3, r7, #16
 8008b2c:	3304      	adds	r3, #4
 8008b2e:	220c      	movs	r2, #12
 8008b30:	4619      	mov	r1, r3
 8008b32:	6878      	ldr	r0, [r7, #4]
 8008b34:	f00c fd42 	bl	80155bc <memcpy>
}
 8008b38:	bf00      	nop
 8008b3a:	3750      	adds	r7, #80	@ 0x50
 8008b3c:	46bd      	mov	sp, r7
 8008b3e:	bd80      	pop	{r7, pc}

08008b40 <inv_icm20948_set_chip_to_body>:
/** Set the transformation used for chip to body frame
*/
void inv_icm20948_set_chip_to_body(struct inv_icm20948 * s, long *quat)
{
 8008b40:	b580      	push	{r7, lr}
 8008b42:	b082      	sub	sp, #8
 8008b44:	af00      	add	r7, sp, #0
 8008b46:	6078      	str	r0, [r7, #4]
 8008b48:	6039      	str	r1, [r7, #0]
    memcpy(s->s_quat_chip_to_body, quat, sizeof(s->s_quat_chip_to_body));
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	33a8      	adds	r3, #168	@ 0xa8
 8008b4e:	2210      	movs	r2, #16
 8008b50:	6839      	ldr	r1, [r7, #0]
 8008b52:	4618      	mov	r0, r3
 8008b54:	f00c fd32 	bl	80155bc <memcpy>
}
 8008b58:	bf00      	nop
 8008b5a:	3708      	adds	r7, #8
 8008b5c:	46bd      	mov	sp, r7
 8008b5e:	bd80      	pop	{r7, pc}

08008b60 <inv_icm20948_convert_rotation_vector>:
/** Convert fixed point DMP rotation vector to floating point android notation
* @param[in] quat 3 element rotation vector from DMP, missing the scalar part. Converts from Chip frame to World frame
* @param[out] values 4 element quaternion in Android format
*/
void inv_icm20948_convert_rotation_vector(struct inv_icm20948 * s, const long *quat, float *values)
{
 8008b60:	b580      	push	{r7, lr}
 8008b62:	b08c      	sub	sp, #48	@ 0x30
 8008b64:	af00      	add	r7, sp, #0
 8008b66:	60f8      	str	r0, [r7, #12]
 8008b68:	60b9      	str	r1, [r7, #8]
 8008b6a:	607a      	str	r2, [r7, #4]
    long quat4[4];
    long quat_body_to_world[4];

    inv_icm20948_convert_compute_scalar_part_fxp(quat, quat4);
 8008b6c:	f107 0320 	add.w	r3, r7, #32
 8008b70:	4619      	mov	r1, r3
 8008b72:	68b8      	ldr	r0, [r7, #8]
 8008b74:	f000 f9ba 	bl	8008eec <inv_icm20948_convert_compute_scalar_part_fxp>
    inv_icm20948_q_mult_q_qi(quat4, s->s_quat_chip_to_body, quat_body_to_world);
 8008b78:	68fb      	ldr	r3, [r7, #12]
 8008b7a:	f103 01a8 	add.w	r1, r3, #168	@ 0xa8
 8008b7e:	f107 0210 	add.w	r2, r7, #16
 8008b82:	f107 0320 	add.w	r3, r7, #32
 8008b86:	4618      	mov	r0, r3
 8008b88:	f7ff fedd 	bl	8008946 <inv_icm20948_q_mult_q_qi>
    if (quat_body_to_world[0] >= 0) {
 8008b8c:	693b      	ldr	r3, [r7, #16]
 8008b8e:	2b00      	cmp	r3, #0
 8008b90:	db33      	blt.n	8008bfa <inv_icm20948_convert_rotation_vector+0x9a>
        values[0] = quat_body_to_world[1] * INV_TWO_POWER_NEG_30;
 8008b92:	697b      	ldr	r3, [r7, #20]
 8008b94:	ee07 3a90 	vmov	s15, r3
 8008b98:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008b9c:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 8008c70 <inv_icm20948_convert_rotation_vector+0x110>
 8008ba0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	edc3 7a00 	vstr	s15, [r3]
        values[1] = quat_body_to_world[2] * INV_TWO_POWER_NEG_30;
 8008baa:	69bb      	ldr	r3, [r7, #24]
 8008bac:	ee07 3a90 	vmov	s15, r3
 8008bb0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	3304      	adds	r3, #4
 8008bb8:	ed9f 7a2d 	vldr	s14, [pc, #180]	@ 8008c70 <inv_icm20948_convert_rotation_vector+0x110>
 8008bbc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8008bc0:	edc3 7a00 	vstr	s15, [r3]
        values[2] = quat_body_to_world[3] * INV_TWO_POWER_NEG_30;
 8008bc4:	69fb      	ldr	r3, [r7, #28]
 8008bc6:	ee07 3a90 	vmov	s15, r3
 8008bca:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	3308      	adds	r3, #8
 8008bd2:	ed9f 7a27 	vldr	s14, [pc, #156]	@ 8008c70 <inv_icm20948_convert_rotation_vector+0x110>
 8008bd6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8008bda:	edc3 7a00 	vstr	s15, [r3]
        values[3] = quat_body_to_world[0] * INV_TWO_POWER_NEG_30;
 8008bde:	693b      	ldr	r3, [r7, #16]
 8008be0:	ee07 3a90 	vmov	s15, r3
 8008be4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	330c      	adds	r3, #12
 8008bec:	ed9f 7a20 	vldr	s14, [pc, #128]	@ 8008c70 <inv_icm20948_convert_rotation_vector+0x110>
 8008bf0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8008bf4:	edc3 7a00 	vstr	s15, [r3]
        values[0] = -quat_body_to_world[1] * INV_TWO_POWER_NEG_30;
        values[1] = -quat_body_to_world[2] * INV_TWO_POWER_NEG_30;
        values[2] = -quat_body_to_world[3] * INV_TWO_POWER_NEG_30;
        values[3] = -quat_body_to_world[0] * INV_TWO_POWER_NEG_30;
    }
}
 8008bf8:	e036      	b.n	8008c68 <inv_icm20948_convert_rotation_vector+0x108>
        values[0] = -quat_body_to_world[1] * INV_TWO_POWER_NEG_30;
 8008bfa:	697b      	ldr	r3, [r7, #20]
 8008bfc:	425b      	negs	r3, r3
 8008bfe:	ee07 3a90 	vmov	s15, r3
 8008c02:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008c06:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 8008c70 <inv_icm20948_convert_rotation_vector+0x110>
 8008c0a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	edc3 7a00 	vstr	s15, [r3]
        values[1] = -quat_body_to_world[2] * INV_TWO_POWER_NEG_30;
 8008c14:	69bb      	ldr	r3, [r7, #24]
 8008c16:	425b      	negs	r3, r3
 8008c18:	ee07 3a90 	vmov	s15, r3
 8008c1c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	3304      	adds	r3, #4
 8008c24:	ed9f 7a12 	vldr	s14, [pc, #72]	@ 8008c70 <inv_icm20948_convert_rotation_vector+0x110>
 8008c28:	ee67 7a87 	vmul.f32	s15, s15, s14
 8008c2c:	edc3 7a00 	vstr	s15, [r3]
        values[2] = -quat_body_to_world[3] * INV_TWO_POWER_NEG_30;
 8008c30:	69fb      	ldr	r3, [r7, #28]
 8008c32:	425b      	negs	r3, r3
 8008c34:	ee07 3a90 	vmov	s15, r3
 8008c38:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	3308      	adds	r3, #8
 8008c40:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 8008c70 <inv_icm20948_convert_rotation_vector+0x110>
 8008c44:	ee67 7a87 	vmul.f32	s15, s15, s14
 8008c48:	edc3 7a00 	vstr	s15, [r3]
        values[3] = -quat_body_to_world[0] * INV_TWO_POWER_NEG_30;
 8008c4c:	693b      	ldr	r3, [r7, #16]
 8008c4e:	425b      	negs	r3, r3
 8008c50:	ee07 3a90 	vmov	s15, r3
 8008c54:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	330c      	adds	r3, #12
 8008c5c:	ed9f 7a04 	vldr	s14, [pc, #16]	@ 8008c70 <inv_icm20948_convert_rotation_vector+0x110>
 8008c60:	ee67 7a87 	vmul.f32	s15, s15, s14
 8008c64:	edc3 7a00 	vstr	s15, [r3]
}
 8008c68:	bf00      	nop
 8008c6a:	3730      	adds	r7, #48	@ 0x30
 8008c6c:	46bd      	mov	sp, r7
 8008c6e:	bd80      	pop	{r7, pc}
 8008c70:	30800000 	.word	0x30800000

08008c74 <inv_rotation_to_quaternion>:
        values[2] = -quat4_world[3] * INV_TWO_POWER_NEG_30;
        values[3] = -quat4_world[0] * INV_TWO_POWER_NEG_30;
    }
}

static void inv_rotation_to_quaternion(float Rcb[9], long Qcb_fp[4]) {	
 8008c74:	b580      	push	{r7, lr}
 8008c76:	b088      	sub	sp, #32
 8008c78:	af00      	add	r7, sp, #0
 8008c7a:	6078      	str	r0, [r7, #4]
 8008c7c:	6039      	str	r1, [r7, #0]
	float q[4]; 
	inv_icm20948_convert_matrix_to_quat_flt(Rcb, q); 
 8008c7e:	f107 030c 	add.w	r3, r7, #12
 8008c82:	4619      	mov	r1, r3
 8008c84:	6878      	ldr	r0, [r7, #4]
 8008c86:	f000 fadc 	bl	8009242 <inv_icm20948_convert_matrix_to_quat_flt>
	INVN_CONVERT_FLT_TO_FXP(q, Qcb_fp, 4, 30); 
 8008c8a:	2300      	movs	r3, #0
 8008c8c:	61fb      	str	r3, [r7, #28]
 8008c8e:	e02d      	b.n	8008cec <inv_rotation_to_quaternion+0x78>
 8008c90:	69fb      	ldr	r3, [r7, #28]
 8008c92:	009b      	lsls	r3, r3, #2
 8008c94:	3320      	adds	r3, #32
 8008c96:	443b      	add	r3, r7
 8008c98:	3b14      	subs	r3, #20
 8008c9a:	edd3 7a00 	vldr	s15, [r3]
 8008c9e:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 8008cfc <inv_rotation_to_quaternion+0x88>
 8008ca2:	ee27 7a87 	vmul.f32	s14, s15, s14
 8008ca6:	69fb      	ldr	r3, [r7, #28]
 8008ca8:	009b      	lsls	r3, r3, #2
 8008caa:	3320      	adds	r3, #32
 8008cac:	443b      	add	r3, r7
 8008cae:	3b14      	subs	r3, #20
 8008cb0:	edd3 7a00 	vldr	s15, [r3]
 8008cb4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8008cb8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008cbc:	db02      	blt.n	8008cc4 <inv_rotation_to_quaternion+0x50>
 8008cbe:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8008cc2:	e001      	b.n	8008cc8 <inv_rotation_to_quaternion+0x54>
 8008cc4:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 8008d00 <inv_rotation_to_quaternion+0x8c>
 8008cc8:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 8008ccc:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8008cd0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008cd4:	69fb      	ldr	r3, [r7, #28]
 8008cd6:	009b      	lsls	r3, r3, #2
 8008cd8:	683a      	ldr	r2, [r7, #0]
 8008cda:	4413      	add	r3, r2
 8008cdc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8008ce0:	ee17 2a90 	vmov	r2, s15
 8008ce4:	601a      	str	r2, [r3, #0]
 8008ce6:	69fb      	ldr	r3, [r7, #28]
 8008ce8:	3301      	adds	r3, #1
 8008cea:	61fb      	str	r3, [r7, #28]
 8008cec:	69fb      	ldr	r3, [r7, #28]
 8008cee:	2b03      	cmp	r3, #3
 8008cf0:	ddce      	ble.n	8008c90 <inv_rotation_to_quaternion+0x1c>
}
 8008cf2:	bf00      	nop
 8008cf4:	bf00      	nop
 8008cf6:	3720      	adds	r7, #32
 8008cf8:	46bd      	mov	sp, r7
 8008cfa:	bd80      	pop	{r7, pc}
 8008cfc:	4e800000 	.word	0x4e800000
 8008d00:	00000000 	.word	0x00000000

08008d04 <inv_icm20948_set_chip_to_body_axis_quaternion>:

void inv_icm20948_set_chip_to_body_axis_quaternion(struct inv_icm20948 * s, signed char *accel_gyro_matrix, float angle)
{
 8008d04:	b580      	push	{r7, lr}
 8008d06:	b09a      	sub	sp, #104	@ 0x68
 8008d08:	af00      	add	r7, sp, #0
 8008d0a:	60f8      	str	r0, [r7, #12]
 8008d0c:	60b9      	str	r1, [r7, #8]
 8008d0e:	ed87 0a01 	vstr	s0, [r7, #4]
    int i;
    float rot[9];
    long qcb[4],q_all[4];
    long q_adjust[4];
    for (i=0; i<9; i++) {
 8008d12:	2300      	movs	r3, #0
 8008d14:	667b      	str	r3, [r7, #100]	@ 0x64
 8008d16:	e012      	b.n	8008d3e <inv_icm20948_set_chip_to_body_axis_quaternion+0x3a>
        rot[i] = (float)accel_gyro_matrix[i];
 8008d18:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008d1a:	68ba      	ldr	r2, [r7, #8]
 8008d1c:	4413      	add	r3, r2
 8008d1e:	f993 3000 	ldrsb.w	r3, [r3]
 8008d22:	ee07 3a90 	vmov	s15, r3
 8008d26:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008d2a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008d2c:	009b      	lsls	r3, r3, #2
 8008d2e:	3368      	adds	r3, #104	@ 0x68
 8008d30:	443b      	add	r3, r7
 8008d32:	3b28      	subs	r3, #40	@ 0x28
 8008d34:	edc3 7a00 	vstr	s15, [r3]
    for (i=0; i<9; i++) {
 8008d38:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008d3a:	3301      	adds	r3, #1
 8008d3c:	667b      	str	r3, [r7, #100]	@ 0x64
 8008d3e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008d40:	2b08      	cmp	r3, #8
 8008d42:	dde9      	ble.n	8008d18 <inv_icm20948_set_chip_to_body_axis_quaternion+0x14>
    }
    // Convert Chip to Body transformation matrix to quaternion
    // inv_icm20948_convert_matrix_to_quat_fxp(rot, qcb);
	inv_rotation_to_quaternion(rot, qcb);
 8008d44:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 8008d48:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8008d4c:	4611      	mov	r1, r2
 8008d4e:	4618      	mov	r0, r3
 8008d50:	f7ff ff90 	bl	8008c74 <inv_rotation_to_quaternion>
	
    // The quaterion generated is the inverse, take the inverse again.
    qcb[1] = -qcb[1];
 8008d54:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008d56:	425b      	negs	r3, r3
 8008d58:	637b      	str	r3, [r7, #52]	@ 0x34
    qcb[2] = -qcb[2];
 8008d5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d5c:	425b      	negs	r3, r3
 8008d5e:	63bb      	str	r3, [r7, #56]	@ 0x38
    qcb[3] = -qcb[3];
 8008d60:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008d62:	425b      	negs	r3, r3
 8008d64:	63fb      	str	r3, [r7, #60]	@ 0x3c

    // Now rotate by angle, negate angle to rotate other way
    q_adjust[0] = (long)((1L<<30) * cosf(-angle*(float)M_PI/180.f/2.f));
 8008d66:	edd7 7a01 	vldr	s15, [r7, #4]
 8008d6a:	eef1 7a67 	vneg.f32	s15, s15
 8008d6e:	ed9f 7a28 	vldr	s14, [pc, #160]	@ 8008e10 <inv_icm20948_set_chip_to_body_axis_quaternion+0x10c>
 8008d72:	ee27 7a87 	vmul.f32	s14, s15, s14
 8008d76:	eddf 6a27 	vldr	s13, [pc, #156]	@ 8008e14 <inv_icm20948_set_chip_to_body_axis_quaternion+0x110>
 8008d7a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8008d7e:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8008d82:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8008d86:	eeb0 0a47 	vmov.f32	s0, s14
 8008d8a:	f00f ff57 	bl	8018c3c <cosf>
 8008d8e:	eef0 7a40 	vmov.f32	s15, s0
 8008d92:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 8008e18 <inv_icm20948_set_chip_to_body_axis_quaternion+0x114>
 8008d96:	ee67 7a87 	vmul.f32	s15, s15, s14
 8008d9a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8008d9e:	ee17 3a90 	vmov	r3, s15
 8008da2:	613b      	str	r3, [r7, #16]
    q_adjust[1] = 0;
 8008da4:	2300      	movs	r3, #0
 8008da6:	617b      	str	r3, [r7, #20]
    q_adjust[2] = (long)((1L<<30)*sinf(-angle*(float)M_PI/180.f/2.f));
 8008da8:	edd7 7a01 	vldr	s15, [r7, #4]
 8008dac:	eef1 7a67 	vneg.f32	s15, s15
 8008db0:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 8008e10 <inv_icm20948_set_chip_to_body_axis_quaternion+0x10c>
 8008db4:	ee27 7a87 	vmul.f32	s14, s15, s14
 8008db8:	eddf 6a16 	vldr	s13, [pc, #88]	@ 8008e14 <inv_icm20948_set_chip_to_body_axis_quaternion+0x110>
 8008dbc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8008dc0:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8008dc4:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8008dc8:	eeb0 0a47 	vmov.f32	s0, s14
 8008dcc:	f00f ff7a 	bl	8018cc4 <sinf>
 8008dd0:	eef0 7a40 	vmov.f32	s15, s0
 8008dd4:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 8008e18 <inv_icm20948_set_chip_to_body_axis_quaternion+0x114>
 8008dd8:	ee67 7a87 	vmul.f32	s15, s15, s14
 8008ddc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8008de0:	ee17 3a90 	vmov	r3, s15
 8008de4:	61bb      	str	r3, [r7, #24]
    q_adjust[3] = 0;
 8008de6:	2300      	movs	r3, #0
 8008de8:	61fb      	str	r3, [r7, #28]
    invn_convert_quat_mult_fxp(q_adjust, qcb, q_all);
 8008dea:	f107 0220 	add.w	r2, r7, #32
 8008dee:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 8008df2:	f107 0310 	add.w	r3, r7, #16
 8008df6:	4618      	mov	r0, r3
 8008df8:	f7ff fcb8 	bl	800876c <invn_convert_quat_mult_fxp>
    inv_icm20948_set_chip_to_body(s, q_all);
 8008dfc:	f107 0320 	add.w	r3, r7, #32
 8008e00:	4619      	mov	r1, r3
 8008e02:	68f8      	ldr	r0, [r7, #12]
 8008e04:	f7ff fe9c 	bl	8008b40 <inv_icm20948_set_chip_to_body>
}
 8008e08:	bf00      	nop
 8008e0a:	3768      	adds	r7, #104	@ 0x68
 8008e0c:	46bd      	mov	sp, r7
 8008e0e:	bd80      	pop	{r7, pc}
 8008e10:	40490fdb 	.word	0x40490fdb
 8008e14:	43340000 	.word	0x43340000
 8008e18:	4e800000 	.word	0x4e800000

08008e1c <inv_icm20948_convert_dmp3_to_body>:

void inv_icm20948_convert_dmp3_to_body(struct inv_icm20948 * s, const long *vec3, float scale, float *values)
{
 8008e1c:	b580      	push	{r7, lr}
 8008e1e:	b088      	sub	sp, #32
 8008e20:	af00      	add	r7, sp, #0
 8008e22:	60f8      	str	r0, [r7, #12]
 8008e24:	60b9      	str	r1, [r7, #8]
 8008e26:	ed87 0a01 	vstr	s0, [r7, #4]
 8008e2a:	603a      	str	r2, [r7, #0]
    long out[3];
    inv_icm20948_convert_quat_rotate_fxp(s->s_quat_chip_to_body, vec3, out);
 8008e2c:	68fb      	ldr	r3, [r7, #12]
 8008e2e:	33a8      	adds	r3, #168	@ 0xa8
 8008e30:	f107 0214 	add.w	r2, r7, #20
 8008e34:	68b9      	ldr	r1, [r7, #8]
 8008e36:	4618      	mov	r0, r3
 8008e38:	f7ff fe4f 	bl	8008ada <inv_icm20948_convert_quat_rotate_fxp>
    values[0] = out[0] * scale;
 8008e3c:	697b      	ldr	r3, [r7, #20]
 8008e3e:	ee07 3a90 	vmov	s15, r3
 8008e42:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8008e46:	edd7 7a01 	vldr	s15, [r7, #4]
 8008e4a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008e4e:	683b      	ldr	r3, [r7, #0]
 8008e50:	edc3 7a00 	vstr	s15, [r3]
    values[1] = out[1] * scale;
 8008e54:	69bb      	ldr	r3, [r7, #24]
 8008e56:	ee07 3a90 	vmov	s15, r3
 8008e5a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8008e5e:	683b      	ldr	r3, [r7, #0]
 8008e60:	3304      	adds	r3, #4
 8008e62:	edd7 7a01 	vldr	s15, [r7, #4]
 8008e66:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008e6a:	edc3 7a00 	vstr	s15, [r3]
    values[2] = out[2] * scale;
 8008e6e:	69fb      	ldr	r3, [r7, #28]
 8008e70:	ee07 3a90 	vmov	s15, r3
 8008e74:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8008e78:	683b      	ldr	r3, [r7, #0]
 8008e7a:	3308      	adds	r3, #8
 8008e7c:	edd7 7a01 	vldr	s15, [r7, #4]
 8008e80:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008e84:	edc3 7a00 	vstr	s15, [r3]
}
 8008e88:	bf00      	nop
 8008e8a:	3720      	adds	r7, #32
 8008e8c:	46bd      	mov	sp, r7
 8008e8e:	bd80      	pop	{r7, pc}

08008e90 <inv_icm20948_convert_mult_q30_fxp>:
    rad_val = deg_val*(float)M_PI / 180.f;
	return rad_val;
}

long inv_icm20948_convert_mult_q30_fxp(long a_q30, long b_q30)
{
 8008e90:	e92d 03b0 	stmdb	sp!, {r4, r5, r7, r8, r9}
 8008e94:	b087      	sub	sp, #28
 8008e96:	af00      	add	r7, sp, #0
 8008e98:	6078      	str	r0, [r7, #4]
 8008e9a:	6039      	str	r1, [r7, #0]
	long long temp;
	long result;
	temp = (long long)a_q30 * b_q30;
 8008e9c:	6879      	ldr	r1, [r7, #4]
 8008e9e:	17c8      	asrs	r0, r1, #31
 8008ea0:	4688      	mov	r8, r1
 8008ea2:	4681      	mov	r9, r0
 8008ea4:	6839      	ldr	r1, [r7, #0]
 8008ea6:	17c8      	asrs	r0, r1, #31
 8008ea8:	460c      	mov	r4, r1
 8008eaa:	4605      	mov	r5, r0
 8008eac:	fb04 f009 	mul.w	r0, r4, r9
 8008eb0:	fb08 f105 	mul.w	r1, r8, r5
 8008eb4:	4401      	add	r1, r0
 8008eb6:	fba8 2304 	umull	r2, r3, r8, r4
 8008eba:	4419      	add	r1, r3
 8008ebc:	460b      	mov	r3, r1
 8008ebe:	e9c7 2304 	strd	r2, r3, [r7, #16]
 8008ec2:	e9c7 2304 	strd	r2, r3, [r7, #16]
	result = (long)(temp >> 30);
 8008ec6:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8008eca:	f04f 0200 	mov.w	r2, #0
 8008ece:	f04f 0300 	mov.w	r3, #0
 8008ed2:	0f82      	lsrs	r2, r0, #30
 8008ed4:	ea42 0281 	orr.w	r2, r2, r1, lsl #2
 8008ed8:	178b      	asrs	r3, r1, #30
 8008eda:	4613      	mov	r3, r2
 8008edc:	60fb      	str	r3, [r7, #12]
	return result;
 8008ede:	68fb      	ldr	r3, [r7, #12]
}
 8008ee0:	4618      	mov	r0, r3
 8008ee2:	371c      	adds	r7, #28
 8008ee4:	46bd      	mov	sp, r7
 8008ee6:	e8bd 03b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9}
 8008eea:	4770      	bx	lr

08008eec <inv_icm20948_convert_compute_scalar_part_fxp>:

int inv_icm20948_convert_compute_scalar_part_fxp(const long * inQuat_q30, long* outQuat_q30)
{
 8008eec:	b590      	push	{r4, r7, lr}
 8008eee:	b085      	sub	sp, #20
 8008ef0:	af00      	add	r7, sp, #0
 8008ef2:	6078      	str	r0, [r7, #4]
 8008ef4:	6039      	str	r1, [r7, #0]
    long scalarPart = 0;
 8008ef6:	2300      	movs	r3, #0
 8008ef8:	60fb      	str	r3, [r7, #12]

    scalarPart = inv_icm20948_convert_fast_sqrt_fxp((1L<<30) - inv_icm20948_convert_mult_q30_fxp(inQuat_q30[0], inQuat_q30[0])
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	681a      	ldr	r2, [r3, #0]
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	681b      	ldr	r3, [r3, #0]
 8008f02:	4619      	mov	r1, r3
 8008f04:	4610      	mov	r0, r2
 8008f06:	f7ff ffc3 	bl	8008e90 <inv_icm20948_convert_mult_q30_fxp>
 8008f0a:	4603      	mov	r3, r0
 8008f0c:	f1c3 4480 	rsb	r4, r3, #1073741824	@ 0x40000000
                                        - inv_icm20948_convert_mult_q30_fxp(inQuat_q30[1], inQuat_q30[1])
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	3304      	adds	r3, #4
 8008f14:	681a      	ldr	r2, [r3, #0]
 8008f16:	687b      	ldr	r3, [r7, #4]
 8008f18:	3304      	adds	r3, #4
 8008f1a:	681b      	ldr	r3, [r3, #0]
 8008f1c:	4619      	mov	r1, r3
 8008f1e:	4610      	mov	r0, r2
 8008f20:	f7ff ffb6 	bl	8008e90 <inv_icm20948_convert_mult_q30_fxp>
 8008f24:	4603      	mov	r3, r0
 8008f26:	1ae4      	subs	r4, r4, r3
                                        - inv_icm20948_convert_mult_q30_fxp(inQuat_q30[2], inQuat_q30[2]) );
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	3308      	adds	r3, #8
 8008f2c:	681a      	ldr	r2, [r3, #0]
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	3308      	adds	r3, #8
 8008f32:	681b      	ldr	r3, [r3, #0]
 8008f34:	4619      	mov	r1, r3
 8008f36:	4610      	mov	r0, r2
 8008f38:	f7ff ffaa 	bl	8008e90 <inv_icm20948_convert_mult_q30_fxp>
 8008f3c:	4603      	mov	r3, r0
    scalarPart = inv_icm20948_convert_fast_sqrt_fxp((1L<<30) - inv_icm20948_convert_mult_q30_fxp(inQuat_q30[0], inQuat_q30[0])
 8008f3e:	1ae3      	subs	r3, r4, r3
 8008f40:	4618      	mov	r0, r3
 8008f42:	f000 f81b 	bl	8008f7c <inv_icm20948_convert_fast_sqrt_fxp>
 8008f46:	60f8      	str	r0, [r7, #12]
    outQuat_q30[0] = scalarPart;
 8008f48:	683b      	ldr	r3, [r7, #0]
 8008f4a:	68fa      	ldr	r2, [r7, #12]
 8008f4c:	601a      	str	r2, [r3, #0]
    outQuat_q30[1] = inQuat_q30[0];
 8008f4e:	683b      	ldr	r3, [r7, #0]
 8008f50:	3304      	adds	r3, #4
 8008f52:	687a      	ldr	r2, [r7, #4]
 8008f54:	6812      	ldr	r2, [r2, #0]
 8008f56:	601a      	str	r2, [r3, #0]
    outQuat_q30[2] = inQuat_q30[1];
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	1d1a      	adds	r2, r3, #4
 8008f5c:	683b      	ldr	r3, [r7, #0]
 8008f5e:	3308      	adds	r3, #8
 8008f60:	6812      	ldr	r2, [r2, #0]
 8008f62:	601a      	str	r2, [r3, #0]
    outQuat_q30[3] = inQuat_q30[2];
 8008f64:	687b      	ldr	r3, [r7, #4]
 8008f66:	f103 0208 	add.w	r2, r3, #8
 8008f6a:	683b      	ldr	r3, [r7, #0]
 8008f6c:	330c      	adds	r3, #12
 8008f6e:	6812      	ldr	r2, [r2, #0]
 8008f70:	601a      	str	r2, [r3, #0]

    return 0;
 8008f72:	2300      	movs	r3, #0
}
 8008f74:	4618      	mov	r0, r3
 8008f76:	3714      	adds	r7, #20
 8008f78:	46bd      	mov	sp, r7
 8008f7a:	bd90      	pop	{r4, r7, pc}

08008f7c <inv_icm20948_convert_fast_sqrt_fxp>:

long inv_icm20948_convert_fast_sqrt_fxp(long x0_q30)
{
 8008f7c:	b590      	push	{r4, r7, lr}
 8008f7e:	b08b      	sub	sp, #44	@ 0x2c
 8008f80:	af00      	add	r7, sp, #0
 8008f82:	6078      	str	r0, [r7, #4]
	long sqrt2, oneoversqrt2, one_pt5;
	long xx, cc;
	int pow2, sq2scale, nr_iters;

	// Return if input is zero. Negative should really error out. 
	if (x0_q30 <= 0L) {
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	2b00      	cmp	r3, #0
 8008f88:	dc01      	bgt.n	8008f8e <inv_icm20948_convert_fast_sqrt_fxp+0x12>
		return 0L;
 8008f8a:	2300      	movs	r3, #0
 8008f8c:	e080      	b.n	8009090 <inv_icm20948_convert_fast_sqrt_fxp+0x114>
	}

	sqrt2 =1518500250L;
 8008f8e:	4b42      	ldr	r3, [pc, #264]	@ (8009098 <inv_icm20948_convert_fast_sqrt_fxp+0x11c>)
 8008f90:	61fb      	str	r3, [r7, #28]
	oneoversqrt2=759250125L;
 8008f92:	4b42      	ldr	r3, [pc, #264]	@ (800909c <inv_icm20948_convert_fast_sqrt_fxp+0x120>)
 8008f94:	61bb      	str	r3, [r7, #24]
	one_pt5=1610612736L;
 8008f96:	f04f 43c0 	mov.w	r3, #1610612736	@ 0x60000000
 8008f9a:	617b      	str	r3, [r7, #20]

	nr_iters = inv_icm20948_convert_test_limits_and_scale_fxp(&x0_q30, &pow2);
 8008f9c:	f107 0208 	add.w	r2, r7, #8
 8008fa0:	1d3b      	adds	r3, r7, #4
 8008fa2:	4611      	mov	r1, r2
 8008fa4:	4618      	mov	r0, r3
 8008fa6:	f000 f87b 	bl	80090a0 <inv_icm20948_convert_test_limits_and_scale_fxp>
 8008faa:	6138      	str	r0, [r7, #16]
	
	sq2scale = 0;
 8008fac:	2300      	movs	r3, #0
 8008fae:	623b      	str	r3, [r7, #32]
	if (pow2 > 0) 
 8008fb0:	68bb      	ldr	r3, [r7, #8]
 8008fb2:	2b00      	cmp	r3, #0
 8008fb4:	dd06      	ble.n	8008fc4 <inv_icm20948_convert_fast_sqrt_fxp+0x48>
		sq2scale=pow2%2;  // Find remainder. Is it even or odd?
 8008fb6:	68bb      	ldr	r3, [r7, #8]
 8008fb8:	2b00      	cmp	r3, #0
 8008fba:	f003 0301 	and.w	r3, r3, #1
 8008fbe:	bfb8      	it	lt
 8008fc0:	425b      	neglt	r3, r3
 8008fc2:	623b      	str	r3, [r7, #32]
	pow2 = pow2-sq2scale; // Now pow2 is even. Note we are adding because result is scaled with sqrt(2)
 8008fc4:	68ba      	ldr	r2, [r7, #8]
 8008fc6:	6a3b      	ldr	r3, [r7, #32]
 8008fc8:	1ad3      	subs	r3, r2, r3
 8008fca:	60bb      	str	r3, [r7, #8]

	// Sqrt 1st NR iteration
	cc = x0_q30 - (1L<<30);
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	f103 4340 	add.w	r3, r3, #3221225472	@ 0xc0000000
 8008fd2:	60fb      	str	r3, [r7, #12]
	xx = x0_q30 - (inv_icm20948_convert_mult_q30_fxp(x0_q30, cc)>>1);
 8008fd4:	687c      	ldr	r4, [r7, #4]
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	68f9      	ldr	r1, [r7, #12]
 8008fda:	4618      	mov	r0, r3
 8008fdc:	f7ff ff58 	bl	8008e90 <inv_icm20948_convert_mult_q30_fxp>
 8008fe0:	4603      	mov	r3, r0
 8008fe2:	105b      	asrs	r3, r3, #1
 8008fe4:	1ae3      	subs	r3, r4, r3
 8008fe6:	627b      	str	r3, [r7, #36]	@ 0x24
 	if ( nr_iters>=2 ) {
 8008fe8:	693b      	ldr	r3, [r7, #16]
 8008fea:	2b01      	cmp	r3, #1
 8008fec:	dd34      	ble.n	8009058 <inv_icm20948_convert_fast_sqrt_fxp+0xdc>
		// Sqrt second NR iteration
		// cc = cc*cc*(cc-3)/4; = cc*cc*(cc/2 - 3/2)/2;
		// cc = ( cc*cc*((cc>>1) - onePt5) ) >> 1
		cc = inv_icm20948_convert_mult_q30_fxp( cc, inv_icm20948_convert_mult_q30_fxp(cc, (cc>>1) - one_pt5) ) >> 1;
 8008fee:	68fb      	ldr	r3, [r7, #12]
 8008ff0:	105a      	asrs	r2, r3, #1
 8008ff2:	697b      	ldr	r3, [r7, #20]
 8008ff4:	1ad3      	subs	r3, r2, r3
 8008ff6:	4619      	mov	r1, r3
 8008ff8:	68f8      	ldr	r0, [r7, #12]
 8008ffa:	f7ff ff49 	bl	8008e90 <inv_icm20948_convert_mult_q30_fxp>
 8008ffe:	4603      	mov	r3, r0
 8009000:	4619      	mov	r1, r3
 8009002:	68f8      	ldr	r0, [r7, #12]
 8009004:	f7ff ff44 	bl	8008e90 <inv_icm20948_convert_mult_q30_fxp>
 8009008:	4603      	mov	r3, r0
 800900a:	105b      	asrs	r3, r3, #1
 800900c:	60fb      	str	r3, [r7, #12]
		xx = xx - (inv_icm20948_convert_mult_q30_fxp(xx, cc)>>1);
 800900e:	68f9      	ldr	r1, [r7, #12]
 8009010:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8009012:	f7ff ff3d 	bl	8008e90 <inv_icm20948_convert_mult_q30_fxp>
 8009016:	4603      	mov	r3, r0
 8009018:	105b      	asrs	r3, r3, #1
 800901a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800901c:	1ad3      	subs	r3, r2, r3
 800901e:	627b      	str	r3, [r7, #36]	@ 0x24
		if ( nr_iters==3 ) {
 8009020:	693b      	ldr	r3, [r7, #16]
 8009022:	2b03      	cmp	r3, #3
 8009024:	d118      	bne.n	8009058 <inv_icm20948_convert_fast_sqrt_fxp+0xdc>
			// Sqrt third NR iteration
			cc = inv_icm20948_convert_mult_q30_fxp( cc, inv_icm20948_convert_mult_q30_fxp(cc, (cc>>1) - one_pt5) ) >> 1;
 8009026:	68fb      	ldr	r3, [r7, #12]
 8009028:	105a      	asrs	r2, r3, #1
 800902a:	697b      	ldr	r3, [r7, #20]
 800902c:	1ad3      	subs	r3, r2, r3
 800902e:	4619      	mov	r1, r3
 8009030:	68f8      	ldr	r0, [r7, #12]
 8009032:	f7ff ff2d 	bl	8008e90 <inv_icm20948_convert_mult_q30_fxp>
 8009036:	4603      	mov	r3, r0
 8009038:	4619      	mov	r1, r3
 800903a:	68f8      	ldr	r0, [r7, #12]
 800903c:	f7ff ff28 	bl	8008e90 <inv_icm20948_convert_mult_q30_fxp>
 8009040:	4603      	mov	r3, r0
 8009042:	105b      	asrs	r3, r3, #1
 8009044:	60fb      	str	r3, [r7, #12]
			xx = xx - (inv_icm20948_convert_mult_q30_fxp(xx, cc)>>1);
 8009046:	68f9      	ldr	r1, [r7, #12]
 8009048:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800904a:	f7ff ff21 	bl	8008e90 <inv_icm20948_convert_mult_q30_fxp>
 800904e:	4603      	mov	r3, r0
 8009050:	105b      	asrs	r3, r3, #1
 8009052:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009054:	1ad3      	subs	r3, r2, r3
 8009056:	627b      	str	r3, [r7, #36]	@ 0x24
		}
	}
	if (sq2scale)
 8009058:	6a3b      	ldr	r3, [r7, #32]
 800905a:	2b00      	cmp	r3, #0
 800905c:	d004      	beq.n	8009068 <inv_icm20948_convert_fast_sqrt_fxp+0xec>
		xx = inv_icm20948_convert_mult_q30_fxp(xx,oneoversqrt2);
 800905e:	69b9      	ldr	r1, [r7, #24]
 8009060:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8009062:	f7ff ff15 	bl	8008e90 <inv_icm20948_convert_mult_q30_fxp>
 8009066:	6278      	str	r0, [r7, #36]	@ 0x24
	// Scale the number with the half of the power of 2 scaling
	if (pow2>0)
 8009068:	68bb      	ldr	r3, [r7, #8]
 800906a:	2b00      	cmp	r3, #0
 800906c:	dd06      	ble.n	800907c <inv_icm20948_convert_fast_sqrt_fxp+0x100>
		xx = (xx >> (pow2>>1)); 
 800906e:	68bb      	ldr	r3, [r7, #8]
 8009070:	105b      	asrs	r3, r3, #1
 8009072:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009074:	fa42 f303 	asr.w	r3, r2, r3
 8009078:	627b      	str	r3, [r7, #36]	@ 0x24
 800907a:	e008      	b.n	800908e <inv_icm20948_convert_fast_sqrt_fxp+0x112>
	else if (pow2 == -1)
 800907c:	68bb      	ldr	r3, [r7, #8]
 800907e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009082:	d104      	bne.n	800908e <inv_icm20948_convert_fast_sqrt_fxp+0x112>
		xx = inv_icm20948_convert_mult_q30_fxp(xx,sqrt2);
 8009084:	69f9      	ldr	r1, [r7, #28]
 8009086:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8009088:	f7ff ff02 	bl	8008e90 <inv_icm20948_convert_mult_q30_fxp>
 800908c:	6278      	str	r0, [r7, #36]	@ 0x24
	return xx;
 800908e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8009090:	4618      	mov	r0, r3
 8009092:	372c      	adds	r7, #44	@ 0x2c
 8009094:	46bd      	mov	sp, r7
 8009096:	bd90      	pop	{r4, r7, pc}
 8009098:	5a82799a 	.word	0x5a82799a
 800909c:	2d413ccd 	.word	0x2d413ccd

080090a0 <inv_icm20948_convert_test_limits_and_scale_fxp>:

int inv_icm20948_convert_test_limits_and_scale_fxp(long *x0_q30, int *pow)
{
 80090a0:	b580      	push	{r7, lr}
 80090a2:	b088      	sub	sp, #32
 80090a4:	af00      	add	r7, sp, #0
 80090a6:	6078      	str	r0, [r7, #4]
 80090a8:	6039      	str	r1, [r7, #0]
    long lowerlimit, upperlimit, oneiterlothr, oneiterhithr, zeroiterlothr, zeroiterhithr;

    // Lower Limit: ll = int32(log(2)*2^30);
    lowerlimit = 744261118L;
 80090aa:	4b33      	ldr	r3, [pc, #204]	@ (8009178 <inv_icm20948_convert_test_limits_and_scale_fxp+0xd8>)
 80090ac:	61fb      	str	r3, [r7, #28]
    //Upper Limit ul = int32(log(4)*2^30);
    upperlimit = 1488522236L;
 80090ae:	4b33      	ldr	r3, [pc, #204]	@ (800917c <inv_icm20948_convert_test_limits_and_scale_fxp+0xdc>)
 80090b0:	61bb      	str	r3, [r7, #24]
    //  int32(0.9*2^30)
    oneiterlothr = 966367642L;
 80090b2:	4b33      	ldr	r3, [pc, #204]	@ (8009180 <inv_icm20948_convert_test_limits_and_scale_fxp+0xe0>)
 80090b4:	617b      	str	r3, [r7, #20]
    // int32(1.1*2^30)
    oneiterhithr = 1181116006L;
 80090b6:	4b33      	ldr	r3, [pc, #204]	@ (8009184 <inv_icm20948_convert_test_limits_and_scale_fxp+0xe4>)
 80090b8:	613b      	str	r3, [r7, #16]
    // int32(0.99*2^30)
    zeroiterlothr=1063004406L;
 80090ba:	4b33      	ldr	r3, [pc, #204]	@ (8009188 <inv_icm20948_convert_test_limits_and_scale_fxp+0xe8>)
 80090bc:	60fb      	str	r3, [r7, #12]
    //int32(1.01*2^30)
    zeroiterhithr=1084479242L;
 80090be:	4b33      	ldr	r3, [pc, #204]	@ (800918c <inv_icm20948_convert_test_limits_and_scale_fxp+0xec>)
 80090c0:	60bb      	str	r3, [r7, #8]

    // Scale number such that Newton Raphson iteration works best:
    // Find the power of two scaling that leaves the number in the optimal range,
    // ll <= number <= ul. Note odd powers have special scaling further below
	if (*x0_q30 > upperlimit) {
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	681b      	ldr	r3, [r3, #0]
 80090c6:	69ba      	ldr	r2, [r7, #24]
 80090c8:	429a      	cmp	r2, r3
 80090ca:	da09      	bge.n	80090e0 <inv_icm20948_convert_test_limits_and_scale_fxp+0x40>
		// Halving the number will push it in the optimal range since largest value is 2
		*x0_q30 = *x0_q30>>1;
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	681b      	ldr	r3, [r3, #0]
 80090d0:	105a      	asrs	r2, r3, #1
 80090d2:	687b      	ldr	r3, [r7, #4]
 80090d4:	601a      	str	r2, [r3, #0]
		*pow=-1;
 80090d6:	683b      	ldr	r3, [r7, #0]
 80090d8:	f04f 32ff 	mov.w	r2, #4294967295
 80090dc:	601a      	str	r2, [r3, #0]
 80090de:	e02e      	b.n	800913e <inv_icm20948_convert_test_limits_and_scale_fxp+0x9e>
	} else if (*x0_q30 < lowerlimit) {
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	681b      	ldr	r3, [r3, #0]
 80090e4:	69fa      	ldr	r2, [r7, #28]
 80090e6:	429a      	cmp	r2, r3
 80090e8:	dd26      	ble.n	8009138 <inv_icm20948_convert_test_limits_and_scale_fxp+0x98>
		// Find position of highest bit, counting from left, and scale number 
		*pow=inv_icm20948_convert_get_highest_bit_position((uint32_t*)x0_q30);
 80090ea:	6878      	ldr	r0, [r7, #4]
 80090ec:	f000 f850 	bl	8009190 <inv_icm20948_convert_get_highest_bit_position>
 80090f0:	4603      	mov	r3, r0
 80090f2:	461a      	mov	r2, r3
 80090f4:	683b      	ldr	r3, [r7, #0]
 80090f6:	601a      	str	r2, [r3, #0]
		if (*x0_q30 >= upperlimit) {
 80090f8:	687b      	ldr	r3, [r7, #4]
 80090fa:	681b      	ldr	r3, [r3, #0]
 80090fc:	69ba      	ldr	r2, [r7, #24]
 80090fe:	429a      	cmp	r2, r3
 8009100:	dc0a      	bgt.n	8009118 <inv_icm20948_convert_test_limits_and_scale_fxp+0x78>
			// Halving the number will push it in the optimal range
			*x0_q30 = *x0_q30>>1;
 8009102:	687b      	ldr	r3, [r7, #4]
 8009104:	681b      	ldr	r3, [r3, #0]
 8009106:	105a      	asrs	r2, r3, #1
 8009108:	687b      	ldr	r3, [r7, #4]
 800910a:	601a      	str	r2, [r3, #0]
			*pow=*pow-1;
 800910c:	683b      	ldr	r3, [r7, #0]
 800910e:	681b      	ldr	r3, [r3, #0]
 8009110:	1e5a      	subs	r2, r3, #1
 8009112:	683b      	ldr	r3, [r7, #0]
 8009114:	601a      	str	r2, [r3, #0]
 8009116:	e012      	b.n	800913e <inv_icm20948_convert_test_limits_and_scale_fxp+0x9e>
		}
		else if (*x0_q30 < lowerlimit) {
 8009118:	687b      	ldr	r3, [r7, #4]
 800911a:	681b      	ldr	r3, [r3, #0]
 800911c:	69fa      	ldr	r2, [r7, #28]
 800911e:	429a      	cmp	r2, r3
 8009120:	dd0d      	ble.n	800913e <inv_icm20948_convert_test_limits_and_scale_fxp+0x9e>
			// Doubling the number will push it in the optimal range
			*x0_q30 = *x0_q30<<1;
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	681b      	ldr	r3, [r3, #0]
 8009126:	005a      	lsls	r2, r3, #1
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	601a      	str	r2, [r3, #0]
			*pow=*pow+1;
 800912c:	683b      	ldr	r3, [r7, #0]
 800912e:	681b      	ldr	r3, [r3, #0]
 8009130:	1c5a      	adds	r2, r3, #1
 8009132:	683b      	ldr	r3, [r7, #0]
 8009134:	601a      	str	r2, [r3, #0]
 8009136:	e002      	b.n	800913e <inv_icm20948_convert_test_limits_and_scale_fxp+0x9e>
		}
	} else {
		*pow = 0;
 8009138:	683b      	ldr	r3, [r7, #0]
 800913a:	2200      	movs	r2, #0
 800913c:	601a      	str	r2, [r3, #0]
	}
    
    if ( *x0_q30<oneiterlothr || *x0_q30>oneiterhithr )
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	681b      	ldr	r3, [r3, #0]
 8009142:	697a      	ldr	r2, [r7, #20]
 8009144:	429a      	cmp	r2, r3
 8009146:	dc04      	bgt.n	8009152 <inv_icm20948_convert_test_limits_and_scale_fxp+0xb2>
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	681b      	ldr	r3, [r3, #0]
 800914c:	693a      	ldr	r2, [r7, #16]
 800914e:	429a      	cmp	r2, r3
 8009150:	da01      	bge.n	8009156 <inv_icm20948_convert_test_limits_and_scale_fxp+0xb6>
        return 3; // 3 NR iterations
 8009152:	2303      	movs	r3, #3
 8009154:	e00c      	b.n	8009170 <inv_icm20948_convert_test_limits_and_scale_fxp+0xd0>
    if ( *x0_q30<zeroiterlothr || *x0_q30>zeroiterhithr )
 8009156:	687b      	ldr	r3, [r7, #4]
 8009158:	681b      	ldr	r3, [r3, #0]
 800915a:	68fa      	ldr	r2, [r7, #12]
 800915c:	429a      	cmp	r2, r3
 800915e:	dc04      	bgt.n	800916a <inv_icm20948_convert_test_limits_and_scale_fxp+0xca>
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	681b      	ldr	r3, [r3, #0]
 8009164:	68ba      	ldr	r2, [r7, #8]
 8009166:	429a      	cmp	r2, r3
 8009168:	da01      	bge.n	800916e <inv_icm20948_convert_test_limits_and_scale_fxp+0xce>
        return 2; // 2 NR iteration
 800916a:	2302      	movs	r3, #2
 800916c:	e000      	b.n	8009170 <inv_icm20948_convert_test_limits_and_scale_fxp+0xd0>

    return 1; // 1 NR iteration
 800916e:	2301      	movs	r3, #1
}
 8009170:	4618      	mov	r0, r3
 8009172:	3720      	adds	r7, #32
 8009174:	46bd      	mov	sp, r7
 8009176:	bd80      	pop	{r7, pc}
 8009178:	2c5c85fe 	.word	0x2c5c85fe
 800917c:	58b90bfc 	.word	0x58b90bfc
 8009180:	3999999a 	.word	0x3999999a
 8009184:	46666666 	.word	0x46666666
 8009188:	3f5c28f6 	.word	0x3f5c28f6
 800918c:	40a3d70a 	.word	0x40a3d70a

08009190 <inv_icm20948_convert_get_highest_bit_position>:
* @return highest bit position.
* \note This function performs the log2 of an interger as well. 
* \ingroup binary
**/
int16_t inv_icm20948_convert_get_highest_bit_position(uint32_t *value)
{
 8009190:	b480      	push	{r7}
 8009192:	b085      	sub	sp, #20
 8009194:	af00      	add	r7, sp, #0
 8009196:	6078      	str	r0, [r7, #4]
    int16_t position;
    position = 0;
 8009198:	2300      	movs	r3, #0
 800919a:	81fb      	strh	r3, [r7, #14]
    if (*value == 0) return 0;
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	681b      	ldr	r3, [r3, #0]
 80091a0:	2b00      	cmp	r3, #0
 80091a2:	d101      	bne.n	80091a8 <inv_icm20948_convert_get_highest_bit_position+0x18>
 80091a4:	2300      	movs	r3, #0
 80091a6:	e046      	b.n	8009236 <inv_icm20948_convert_get_highest_bit_position+0xa6>

    if ((*value & 0xFFFF0000) == 0) {
 80091a8:	687b      	ldr	r3, [r7, #4]
 80091aa:	681b      	ldr	r3, [r3, #0]
 80091ac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80091b0:	d208      	bcs.n	80091c4 <inv_icm20948_convert_get_highest_bit_position+0x34>
        position += 16;
 80091b2:	89fb      	ldrh	r3, [r7, #14]
 80091b4:	3310      	adds	r3, #16
 80091b6:	b29b      	uxth	r3, r3
 80091b8:	81fb      	strh	r3, [r7, #14]
        *value=*value<<16;
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	681b      	ldr	r3, [r3, #0]
 80091be:	041a      	lsls	r2, r3, #16
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	601a      	str	r2, [r3, #0]
    }
    if ((*value & 0xFF000000) == 0) {
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	681b      	ldr	r3, [r3, #0]
 80091c8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80091cc:	d208      	bcs.n	80091e0 <inv_icm20948_convert_get_highest_bit_position+0x50>
        position += 8;
 80091ce:	89fb      	ldrh	r3, [r7, #14]
 80091d0:	3308      	adds	r3, #8
 80091d2:	b29b      	uxth	r3, r3
 80091d4:	81fb      	strh	r3, [r7, #14]
        *value=*value<<8;
 80091d6:	687b      	ldr	r3, [r7, #4]
 80091d8:	681b      	ldr	r3, [r3, #0]
 80091da:	021a      	lsls	r2, r3, #8
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	601a      	str	r2, [r3, #0]
    }
    if ((*value & 0xF0000000) == 0) {
 80091e0:	687b      	ldr	r3, [r7, #4]
 80091e2:	681b      	ldr	r3, [r3, #0]
 80091e4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80091e8:	d208      	bcs.n	80091fc <inv_icm20948_convert_get_highest_bit_position+0x6c>
        position += 4;
 80091ea:	89fb      	ldrh	r3, [r7, #14]
 80091ec:	3304      	adds	r3, #4
 80091ee:	b29b      	uxth	r3, r3
 80091f0:	81fb      	strh	r3, [r7, #14]
        *value=*value<<4;
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	681b      	ldr	r3, [r3, #0]
 80091f6:	011a      	lsls	r2, r3, #4
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	601a      	str	r2, [r3, #0]
    }
    if ((*value & 0xC0000000) == 0) {
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	681b      	ldr	r3, [r3, #0]
 8009200:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009204:	d208      	bcs.n	8009218 <inv_icm20948_convert_get_highest_bit_position+0x88>
        position += 2;
 8009206:	89fb      	ldrh	r3, [r7, #14]
 8009208:	3302      	adds	r3, #2
 800920a:	b29b      	uxth	r3, r3
 800920c:	81fb      	strh	r3, [r7, #14]
        *value=*value<<2;
 800920e:	687b      	ldr	r3, [r7, #4]
 8009210:	681b      	ldr	r3, [r3, #0]
 8009212:	009a      	lsls	r2, r3, #2
 8009214:	687b      	ldr	r3, [r7, #4]
 8009216:	601a      	str	r2, [r3, #0]
    }

    // If we got too far into sign bit, shift back. Note we are using an
    // unsigned long here, so right shift is going to shift all the bits.
    if ((*value & 0x80000000)) { 
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	681b      	ldr	r3, [r3, #0]
 800921c:	2b00      	cmp	r3, #0
 800921e:	da08      	bge.n	8009232 <inv_icm20948_convert_get_highest_bit_position+0xa2>
        position -= 1;
 8009220:	89fb      	ldrh	r3, [r7, #14]
 8009222:	3b01      	subs	r3, #1
 8009224:	b29b      	uxth	r3, r3
 8009226:	81fb      	strh	r3, [r7, #14]
        *value=*value>>1;
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	681b      	ldr	r3, [r3, #0]
 800922c:	085a      	lsrs	r2, r3, #1
 800922e:	687b      	ldr	r3, [r7, #4]
 8009230:	601a      	str	r2, [r3, #0]
    }
    return position;
 8009232:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 8009236:	4618      	mov	r0, r3
 8009238:	3714      	adds	r7, #20
 800923a:	46bd      	mov	sp, r7
 800923c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009240:	4770      	bx	lr

08009242 <inv_icm20948_convert_matrix_to_quat_flt>:
        y=-y;
    return y;
}

void inv_icm20948_convert_matrix_to_quat_flt(float *R, float *q)
{
 8009242:	b590      	push	{r4, r7, lr}
 8009244:	b08d      	sub	sp, #52	@ 0x34
 8009246:	af00      	add	r7, sp, #0
 8009248:	6078      	str	r0, [r7, #4]
 800924a:	6039      	str	r1, [r7, #0]
	float r11,r12,r13, r21,r22,r23, r31,r32,r33;

	r11 = R[0]; //assume matrix is stored row wise first, that is rot[1] is row 1, col 2
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	681b      	ldr	r3, [r3, #0]
 8009250:	62fb      	str	r3, [r7, #44]	@ 0x2c
	r12 = R[1];
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	685b      	ldr	r3, [r3, #4]
 8009256:	62bb      	str	r3, [r7, #40]	@ 0x28
	r13 = R[2];
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	689b      	ldr	r3, [r3, #8]
 800925c:	627b      	str	r3, [r7, #36]	@ 0x24

	r21 = R[3];
 800925e:	687b      	ldr	r3, [r7, #4]
 8009260:	68db      	ldr	r3, [r3, #12]
 8009262:	623b      	str	r3, [r7, #32]
	r22 = R[4];
 8009264:	687b      	ldr	r3, [r7, #4]
 8009266:	691b      	ldr	r3, [r3, #16]
 8009268:	61fb      	str	r3, [r7, #28]
	r23 = R[5];
 800926a:	687b      	ldr	r3, [r7, #4]
 800926c:	695b      	ldr	r3, [r3, #20]
 800926e:	61bb      	str	r3, [r7, #24]

	r31 = R[6];
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	699b      	ldr	r3, [r3, #24]
 8009274:	617b      	str	r3, [r7, #20]
	r32 = R[7];
 8009276:	687b      	ldr	r3, [r7, #4]
 8009278:	69db      	ldr	r3, [r3, #28]
 800927a:	613b      	str	r3, [r7, #16]
	r33 = R[8];
 800927c:	687b      	ldr	r3, [r7, #4]
 800927e:	6a1b      	ldr	r3, [r3, #32]
 8009280:	60fb      	str	r3, [r7, #12]

	q[0] = (1.f + r11 + r22 + r33) / 4.f;
 8009282:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8009286:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800928a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800928e:	edd7 7a07 	vldr	s15, [r7, #28]
 8009292:	ee37 7a27 	vadd.f32	s14, s14, s15
 8009296:	edd7 7a03 	vldr	s15, [r7, #12]
 800929a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800929e:	eef1 6a00 	vmov.f32	s13, #16	@ 0x40800000  4.0
 80092a2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80092a6:	683b      	ldr	r3, [r7, #0]
 80092a8:	edc3 7a00 	vstr	s15, [r3]
	q[1] = (1.f + r11 - r22 - r33) / 4.f;
 80092ac:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80092b0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80092b4:	ee37 7a87 	vadd.f32	s14, s15, s14
 80092b8:	edd7 7a07 	vldr	s15, [r7, #28]
 80092bc:	ee37 7a67 	vsub.f32	s14, s14, s15
 80092c0:	edd7 7a03 	vldr	s15, [r7, #12]
 80092c4:	ee37 7a67 	vsub.f32	s14, s14, s15
 80092c8:	683b      	ldr	r3, [r7, #0]
 80092ca:	3304      	adds	r3, #4
 80092cc:	eef1 6a00 	vmov.f32	s13, #16	@ 0x40800000  4.0
 80092d0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80092d4:	edc3 7a00 	vstr	s15, [r3]
	q[2] = (1.f - r11 + r22 - r33) / 4.f;
 80092d8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80092dc:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80092e0:	ee37 7a67 	vsub.f32	s14, s14, s15
 80092e4:	edd7 7a07 	vldr	s15, [r7, #28]
 80092e8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80092ec:	edd7 7a03 	vldr	s15, [r7, #12]
 80092f0:	ee37 7a67 	vsub.f32	s14, s14, s15
 80092f4:	683b      	ldr	r3, [r7, #0]
 80092f6:	3308      	adds	r3, #8
 80092f8:	eef1 6a00 	vmov.f32	s13, #16	@ 0x40800000  4.0
 80092fc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8009300:	edc3 7a00 	vstr	s15, [r3]
	q[3] = (1.f - r11 - r22 + r33) / 4.f;
 8009304:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009308:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 800930c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8009310:	edd7 7a07 	vldr	s15, [r7, #28]
 8009314:	ee37 7a67 	vsub.f32	s14, s14, s15
 8009318:	edd7 7a03 	vldr	s15, [r7, #12]
 800931c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8009320:	683b      	ldr	r3, [r7, #0]
 8009322:	330c      	adds	r3, #12
 8009324:	eef1 6a00 	vmov.f32	s13, #16	@ 0x40800000  4.0
 8009328:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800932c:	edc3 7a00 	vstr	s15, [r3]

	if(q[0] < 0.0f) q[0] = 0.0f;
 8009330:	683b      	ldr	r3, [r7, #0]
 8009332:	edd3 7a00 	vldr	s15, [r3]
 8009336:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800933a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800933e:	d503      	bpl.n	8009348 <inv_icm20948_convert_matrix_to_quat_flt+0x106>
 8009340:	683b      	ldr	r3, [r7, #0]
 8009342:	f04f 0200 	mov.w	r2, #0
 8009346:	601a      	str	r2, [r3, #0]
	if(q[1] < 0.0f) q[1] = 0.0f;
 8009348:	683b      	ldr	r3, [r7, #0]
 800934a:	3304      	adds	r3, #4
 800934c:	edd3 7a00 	vldr	s15, [r3]
 8009350:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8009354:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009358:	d504      	bpl.n	8009364 <inv_icm20948_convert_matrix_to_quat_flt+0x122>
 800935a:	683b      	ldr	r3, [r7, #0]
 800935c:	3304      	adds	r3, #4
 800935e:	f04f 0200 	mov.w	r2, #0
 8009362:	601a      	str	r2, [r3, #0]
	if(q[2] < 0.0f) q[2] = 0.0f;
 8009364:	683b      	ldr	r3, [r7, #0]
 8009366:	3308      	adds	r3, #8
 8009368:	edd3 7a00 	vldr	s15, [r3]
 800936c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8009370:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009374:	d504      	bpl.n	8009380 <inv_icm20948_convert_matrix_to_quat_flt+0x13e>
 8009376:	683b      	ldr	r3, [r7, #0]
 8009378:	3308      	adds	r3, #8
 800937a:	f04f 0200 	mov.w	r2, #0
 800937e:	601a      	str	r2, [r3, #0]
	if(q[3] < 0.0f) q[3] = 0.0f;
 8009380:	683b      	ldr	r3, [r7, #0]
 8009382:	330c      	adds	r3, #12
 8009384:	edd3 7a00 	vldr	s15, [r3]
 8009388:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800938c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009390:	d504      	bpl.n	800939c <inv_icm20948_convert_matrix_to_quat_flt+0x15a>
 8009392:	683b      	ldr	r3, [r7, #0]
 8009394:	330c      	adds	r3, #12
 8009396:	f04f 0200 	mov.w	r2, #0
 800939a:	601a      	str	r2, [r3, #0]
	q[0] = sqrtf(q[0]);
 800939c:	683b      	ldr	r3, [r7, #0]
 800939e:	edd3 7a00 	vldr	s15, [r3]
 80093a2:	eeb0 0a67 	vmov.f32	s0, s15
 80093a6:	f00f fc2b 	bl	8018c00 <sqrtf>
 80093aa:	eef0 7a40 	vmov.f32	s15, s0
 80093ae:	683b      	ldr	r3, [r7, #0]
 80093b0:	edc3 7a00 	vstr	s15, [r3]
	q[1] = sqrtf(q[1]);
 80093b4:	683b      	ldr	r3, [r7, #0]
 80093b6:	3304      	adds	r3, #4
 80093b8:	edd3 7a00 	vldr	s15, [r3]
 80093bc:	683b      	ldr	r3, [r7, #0]
 80093be:	1d1c      	adds	r4, r3, #4
 80093c0:	eeb0 0a67 	vmov.f32	s0, s15
 80093c4:	f00f fc1c 	bl	8018c00 <sqrtf>
 80093c8:	eef0 7a40 	vmov.f32	s15, s0
 80093cc:	edc4 7a00 	vstr	s15, [r4]
	q[2] = sqrtf(q[2]);
 80093d0:	683b      	ldr	r3, [r7, #0]
 80093d2:	3308      	adds	r3, #8
 80093d4:	edd3 7a00 	vldr	s15, [r3]
 80093d8:	683b      	ldr	r3, [r7, #0]
 80093da:	f103 0408 	add.w	r4, r3, #8
 80093de:	eeb0 0a67 	vmov.f32	s0, s15
 80093e2:	f00f fc0d 	bl	8018c00 <sqrtf>
 80093e6:	eef0 7a40 	vmov.f32	s15, s0
 80093ea:	edc4 7a00 	vstr	s15, [r4]
	q[3] = sqrtf(q[3]);
 80093ee:	683b      	ldr	r3, [r7, #0]
 80093f0:	330c      	adds	r3, #12
 80093f2:	edd3 7a00 	vldr	s15, [r3]
 80093f6:	683b      	ldr	r3, [r7, #0]
 80093f8:	f103 040c 	add.w	r4, r3, #12
 80093fc:	eeb0 0a67 	vmov.f32	s0, s15
 8009400:	f00f fbfe 	bl	8018c00 <sqrtf>
 8009404:	eef0 7a40 	vmov.f32	s15, s0
 8009408:	edc4 7a00 	vstr	s15, [r4]
	q[1] =(q[1] < 0.0f) ? q[1] = 0.0f : sqrtf(q[1]);
	q[2] =(q[2] < 0.0f) ? q[2] = 0.0f : sqrtf(q[2]);
	q[3] =(q[3] < 0.0f) ? q[3] = 0.0f : sqrtf(q[3]);
	*/
	
	if(q[0] >= q[1] && q[0] >= q[2] && q[0] >= q[3]) //q[0] is max
 800940c:	683b      	ldr	r3, [r7, #0]
 800940e:	ed93 7a00 	vldr	s14, [r3]
 8009412:	683b      	ldr	r3, [r7, #0]
 8009414:	3304      	adds	r3, #4
 8009416:	edd3 7a00 	vldr	s15, [r3]
 800941a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800941e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009422:	db51      	blt.n	80094c8 <inv_icm20948_convert_matrix_to_quat_flt+0x286>
 8009424:	683b      	ldr	r3, [r7, #0]
 8009426:	ed93 7a00 	vldr	s14, [r3]
 800942a:	683b      	ldr	r3, [r7, #0]
 800942c:	3308      	adds	r3, #8
 800942e:	edd3 7a00 	vldr	s15, [r3]
 8009432:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009436:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800943a:	db45      	blt.n	80094c8 <inv_icm20948_convert_matrix_to_quat_flt+0x286>
 800943c:	683b      	ldr	r3, [r7, #0]
 800943e:	ed93 7a00 	vldr	s14, [r3]
 8009442:	683b      	ldr	r3, [r7, #0]
 8009444:	330c      	adds	r3, #12
 8009446:	edd3 7a00 	vldr	s15, [r3]
 800944a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800944e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009452:	db39      	blt.n	80094c8 <inv_icm20948_convert_matrix_to_quat_flt+0x286>
	{
		 q[1] = (r23 - r32)/(4.f*q[0]);
 8009454:	ed97 7a06 	vldr	s14, [r7, #24]
 8009458:	edd7 7a04 	vldr	s15, [r7, #16]
 800945c:	ee77 6a67 	vsub.f32	s13, s14, s15
 8009460:	683b      	ldr	r3, [r7, #0]
 8009462:	edd3 7a00 	vldr	s15, [r3]
 8009466:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 800946a:	ee27 7a87 	vmul.f32	s14, s15, s14
 800946e:	683b      	ldr	r3, [r7, #0]
 8009470:	3304      	adds	r3, #4
 8009472:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009476:	edc3 7a00 	vstr	s15, [r3]
		 q[2] = (r31 - r13)/(4.f*q[0]);
 800947a:	ed97 7a05 	vldr	s14, [r7, #20]
 800947e:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8009482:	ee77 6a67 	vsub.f32	s13, s14, s15
 8009486:	683b      	ldr	r3, [r7, #0]
 8009488:	edd3 7a00 	vldr	s15, [r3]
 800948c:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8009490:	ee27 7a87 	vmul.f32	s14, s15, s14
 8009494:	683b      	ldr	r3, [r7, #0]
 8009496:	3308      	adds	r3, #8
 8009498:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800949c:	edc3 7a00 	vstr	s15, [r3]
		 q[3] = (r12 - r21)/(4.f*q[0]);
 80094a0:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 80094a4:	edd7 7a08 	vldr	s15, [r7, #32]
 80094a8:	ee77 6a67 	vsub.f32	s13, s14, s15
 80094ac:	683b      	ldr	r3, [r7, #0]
 80094ae:	edd3 7a00 	vldr	s15, [r3]
 80094b2:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 80094b6:	ee27 7a87 	vmul.f32	s14, s15, s14
 80094ba:	683b      	ldr	r3, [r7, #0]
 80094bc:	330c      	adds	r3, #12
 80094be:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80094c2:	edc3 7a00 	vstr	s15, [r3]
 80094c6:	e128      	b.n	800971a <inv_icm20948_convert_matrix_to_quat_flt+0x4d8>
	}
	else if(q[1] >= q[0] && q[1] >= q[2] && q[1] >= q[3]) //q[1] is max
 80094c8:	683b      	ldr	r3, [r7, #0]
 80094ca:	3304      	adds	r3, #4
 80094cc:	ed93 7a00 	vldr	s14, [r3]
 80094d0:	683b      	ldr	r3, [r7, #0]
 80094d2:	edd3 7a00 	vldr	s15, [r3]
 80094d6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80094da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80094de:	db55      	blt.n	800958c <inv_icm20948_convert_matrix_to_quat_flt+0x34a>
 80094e0:	683b      	ldr	r3, [r7, #0]
 80094e2:	3304      	adds	r3, #4
 80094e4:	ed93 7a00 	vldr	s14, [r3]
 80094e8:	683b      	ldr	r3, [r7, #0]
 80094ea:	3308      	adds	r3, #8
 80094ec:	edd3 7a00 	vldr	s15, [r3]
 80094f0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80094f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80094f8:	db48      	blt.n	800958c <inv_icm20948_convert_matrix_to_quat_flt+0x34a>
 80094fa:	683b      	ldr	r3, [r7, #0]
 80094fc:	3304      	adds	r3, #4
 80094fe:	ed93 7a00 	vldr	s14, [r3]
 8009502:	683b      	ldr	r3, [r7, #0]
 8009504:	330c      	adds	r3, #12
 8009506:	edd3 7a00 	vldr	s15, [r3]
 800950a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800950e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009512:	db3b      	blt.n	800958c <inv_icm20948_convert_matrix_to_quat_flt+0x34a>
	{
		 q[0] = (r23 - r32)/(4.f*q[1]);
 8009514:	ed97 7a06 	vldr	s14, [r7, #24]
 8009518:	edd7 7a04 	vldr	s15, [r7, #16]
 800951c:	ee77 6a67 	vsub.f32	s13, s14, s15
 8009520:	683b      	ldr	r3, [r7, #0]
 8009522:	3304      	adds	r3, #4
 8009524:	edd3 7a00 	vldr	s15, [r3]
 8009528:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 800952c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8009530:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009534:	683b      	ldr	r3, [r7, #0]
 8009536:	edc3 7a00 	vstr	s15, [r3]
		 q[2] = (r12 + r21)/(4.f*q[1]);
 800953a:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 800953e:	edd7 7a08 	vldr	s15, [r7, #32]
 8009542:	ee77 6a27 	vadd.f32	s13, s14, s15
 8009546:	683b      	ldr	r3, [r7, #0]
 8009548:	3304      	adds	r3, #4
 800954a:	edd3 7a00 	vldr	s15, [r3]
 800954e:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8009552:	ee27 7a87 	vmul.f32	s14, s15, s14
 8009556:	683b      	ldr	r3, [r7, #0]
 8009558:	3308      	adds	r3, #8
 800955a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800955e:	edc3 7a00 	vstr	s15, [r3]
		 q[3] = (r31 + r13)/(4.f*q[1]);
 8009562:	ed97 7a05 	vldr	s14, [r7, #20]
 8009566:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800956a:	ee77 6a27 	vadd.f32	s13, s14, s15
 800956e:	683b      	ldr	r3, [r7, #0]
 8009570:	3304      	adds	r3, #4
 8009572:	edd3 7a00 	vldr	s15, [r3]
 8009576:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 800957a:	ee27 7a87 	vmul.f32	s14, s15, s14
 800957e:	683b      	ldr	r3, [r7, #0]
 8009580:	330c      	adds	r3, #12
 8009582:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009586:	edc3 7a00 	vstr	s15, [r3]
 800958a:	e0c6      	b.n	800971a <inv_icm20948_convert_matrix_to_quat_flt+0x4d8>
	}
	else if(q[2] >= q[0] && q[2] >= q[1] && q[2] >= q[3]) //q[2] is max
 800958c:	683b      	ldr	r3, [r7, #0]
 800958e:	3308      	adds	r3, #8
 8009590:	ed93 7a00 	vldr	s14, [r3]
 8009594:	683b      	ldr	r3, [r7, #0]
 8009596:	edd3 7a00 	vldr	s15, [r3]
 800959a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800959e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80095a2:	db55      	blt.n	8009650 <inv_icm20948_convert_matrix_to_quat_flt+0x40e>
 80095a4:	683b      	ldr	r3, [r7, #0]
 80095a6:	3308      	adds	r3, #8
 80095a8:	ed93 7a00 	vldr	s14, [r3]
 80095ac:	683b      	ldr	r3, [r7, #0]
 80095ae:	3304      	adds	r3, #4
 80095b0:	edd3 7a00 	vldr	s15, [r3]
 80095b4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80095b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80095bc:	db48      	blt.n	8009650 <inv_icm20948_convert_matrix_to_quat_flt+0x40e>
 80095be:	683b      	ldr	r3, [r7, #0]
 80095c0:	3308      	adds	r3, #8
 80095c2:	ed93 7a00 	vldr	s14, [r3]
 80095c6:	683b      	ldr	r3, [r7, #0]
 80095c8:	330c      	adds	r3, #12
 80095ca:	edd3 7a00 	vldr	s15, [r3]
 80095ce:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80095d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80095d6:	db3b      	blt.n	8009650 <inv_icm20948_convert_matrix_to_quat_flt+0x40e>
	{
		 q[0] = (r31 - r13)/(4.f*q[2]);
 80095d8:	ed97 7a05 	vldr	s14, [r7, #20]
 80095dc:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80095e0:	ee77 6a67 	vsub.f32	s13, s14, s15
 80095e4:	683b      	ldr	r3, [r7, #0]
 80095e6:	3308      	adds	r3, #8
 80095e8:	edd3 7a00 	vldr	s15, [r3]
 80095ec:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 80095f0:	ee27 7a87 	vmul.f32	s14, s15, s14
 80095f4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80095f8:	683b      	ldr	r3, [r7, #0]
 80095fa:	edc3 7a00 	vstr	s15, [r3]
		 q[1] = (r12 + r21)/(4.f*q[2]);
 80095fe:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8009602:	edd7 7a08 	vldr	s15, [r7, #32]
 8009606:	ee77 6a27 	vadd.f32	s13, s14, s15
 800960a:	683b      	ldr	r3, [r7, #0]
 800960c:	3308      	adds	r3, #8
 800960e:	edd3 7a00 	vldr	s15, [r3]
 8009612:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8009616:	ee27 7a87 	vmul.f32	s14, s15, s14
 800961a:	683b      	ldr	r3, [r7, #0]
 800961c:	3304      	adds	r3, #4
 800961e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009622:	edc3 7a00 	vstr	s15, [r3]
		 q[3] = (r23 + r32)/(4.f*q[2]);
 8009626:	ed97 7a06 	vldr	s14, [r7, #24]
 800962a:	edd7 7a04 	vldr	s15, [r7, #16]
 800962e:	ee77 6a27 	vadd.f32	s13, s14, s15
 8009632:	683b      	ldr	r3, [r7, #0]
 8009634:	3308      	adds	r3, #8
 8009636:	edd3 7a00 	vldr	s15, [r3]
 800963a:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 800963e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8009642:	683b      	ldr	r3, [r7, #0]
 8009644:	330c      	adds	r3, #12
 8009646:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800964a:	edc3 7a00 	vstr	s15, [r3]
 800964e:	e064      	b.n	800971a <inv_icm20948_convert_matrix_to_quat_flt+0x4d8>
	}
	else if(q[3] >= q[0] && q[3] >= q[1] && q[3] >= q[2]) //q[3] is max
 8009650:	683b      	ldr	r3, [r7, #0]
 8009652:	330c      	adds	r3, #12
 8009654:	ed93 7a00 	vldr	s14, [r3]
 8009658:	683b      	ldr	r3, [r7, #0]
 800965a:	edd3 7a00 	vldr	s15, [r3]
 800965e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009662:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009666:	da00      	bge.n	800966a <inv_icm20948_convert_matrix_to_quat_flt+0x428>
	{
		 q[0] = (r12 - r21)/(4.f*q[3]);
		 q[1] = (r31 + r13)/(4.f*q[3]);
		 q[2] = (r23 + r32)/(4.f*q[3]);
	}
}
 8009668:	e057      	b.n	800971a <inv_icm20948_convert_matrix_to_quat_flt+0x4d8>
	else if(q[3] >= q[0] && q[3] >= q[1] && q[3] >= q[2]) //q[3] is max
 800966a:	683b      	ldr	r3, [r7, #0]
 800966c:	330c      	adds	r3, #12
 800966e:	ed93 7a00 	vldr	s14, [r3]
 8009672:	683b      	ldr	r3, [r7, #0]
 8009674:	3304      	adds	r3, #4
 8009676:	edd3 7a00 	vldr	s15, [r3]
 800967a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800967e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009682:	da00      	bge.n	8009686 <inv_icm20948_convert_matrix_to_quat_flt+0x444>
}
 8009684:	e049      	b.n	800971a <inv_icm20948_convert_matrix_to_quat_flt+0x4d8>
	else if(q[3] >= q[0] && q[3] >= q[1] && q[3] >= q[2]) //q[3] is max
 8009686:	683b      	ldr	r3, [r7, #0]
 8009688:	330c      	adds	r3, #12
 800968a:	ed93 7a00 	vldr	s14, [r3]
 800968e:	683b      	ldr	r3, [r7, #0]
 8009690:	3308      	adds	r3, #8
 8009692:	edd3 7a00 	vldr	s15, [r3]
 8009696:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800969a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800969e:	da00      	bge.n	80096a2 <inv_icm20948_convert_matrix_to_quat_flt+0x460>
}
 80096a0:	e03b      	b.n	800971a <inv_icm20948_convert_matrix_to_quat_flt+0x4d8>
		 q[0] = (r12 - r21)/(4.f*q[3]);
 80096a2:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 80096a6:	edd7 7a08 	vldr	s15, [r7, #32]
 80096aa:	ee77 6a67 	vsub.f32	s13, s14, s15
 80096ae:	683b      	ldr	r3, [r7, #0]
 80096b0:	330c      	adds	r3, #12
 80096b2:	edd3 7a00 	vldr	s15, [r3]
 80096b6:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 80096ba:	ee27 7a87 	vmul.f32	s14, s15, s14
 80096be:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80096c2:	683b      	ldr	r3, [r7, #0]
 80096c4:	edc3 7a00 	vstr	s15, [r3]
		 q[1] = (r31 + r13)/(4.f*q[3]);
 80096c8:	ed97 7a05 	vldr	s14, [r7, #20]
 80096cc:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80096d0:	ee77 6a27 	vadd.f32	s13, s14, s15
 80096d4:	683b      	ldr	r3, [r7, #0]
 80096d6:	330c      	adds	r3, #12
 80096d8:	edd3 7a00 	vldr	s15, [r3]
 80096dc:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 80096e0:	ee27 7a87 	vmul.f32	s14, s15, s14
 80096e4:	683b      	ldr	r3, [r7, #0]
 80096e6:	3304      	adds	r3, #4
 80096e8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80096ec:	edc3 7a00 	vstr	s15, [r3]
		 q[2] = (r23 + r32)/(4.f*q[3]);
 80096f0:	ed97 7a06 	vldr	s14, [r7, #24]
 80096f4:	edd7 7a04 	vldr	s15, [r7, #16]
 80096f8:	ee77 6a27 	vadd.f32	s13, s14, s15
 80096fc:	683b      	ldr	r3, [r7, #0]
 80096fe:	330c      	adds	r3, #12
 8009700:	edd3 7a00 	vldr	s15, [r3]
 8009704:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8009708:	ee27 7a87 	vmul.f32	s14, s15, s14
 800970c:	683b      	ldr	r3, [r7, #0]
 800970e:	3308      	adds	r3, #8
 8009710:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009714:	edc3 7a00 	vstr	s15, [r3]
}
 8009718:	e7ff      	b.n	800971a <inv_icm20948_convert_matrix_to_quat_flt+0x4d8>
 800971a:	bf00      	nop
 800971c:	3734      	adds	r7, #52	@ 0x34
 800971e:	46bd      	mov	sp, r7
 8009720:	bd90      	pop	{r4, r7, pc}

08009722 <inv_icm20948_convert_mult_qfix_fxp>:

long inv_icm20948_convert_mult_qfix_fxp(long a, long b, unsigned char qfix)
{
 8009722:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8009726:	b08a      	sub	sp, #40	@ 0x28
 8009728:	af00      	add	r7, sp, #0
 800972a:	6178      	str	r0, [r7, #20]
 800972c:	6139      	str	r1, [r7, #16]
 800972e:	4613      	mov	r3, r2
 8009730:	73fb      	strb	r3, [r7, #15]
    long long temp;
    long result;
    temp = (long long)a * b;
 8009732:	697b      	ldr	r3, [r7, #20]
 8009734:	17da      	asrs	r2, r3, #31
 8009736:	603b      	str	r3, [r7, #0]
 8009738:	607a      	str	r2, [r7, #4]
 800973a:	693b      	ldr	r3, [r7, #16]
 800973c:	17da      	asrs	r2, r3, #31
 800973e:	469a      	mov	sl, r3
 8009740:	4693      	mov	fp, r2
 8009742:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009746:	460b      	mov	r3, r1
 8009748:	fb0a f203 	mul.w	r2, sl, r3
 800974c:	4603      	mov	r3, r0
 800974e:	fb03 f30b 	mul.w	r3, r3, fp
 8009752:	4413      	add	r3, r2
 8009754:	4602      	mov	r2, r0
 8009756:	fba2 890a 	umull	r8, r9, r2, sl
 800975a:	444b      	add	r3, r9
 800975c:	4699      	mov	r9, r3
 800975e:	e9c7 8908 	strd	r8, r9, [r7, #32]
 8009762:	e9c7 8908 	strd	r8, r9, [r7, #32]
    result = (long)(temp >> qfix);
 8009766:	7bf9      	ldrb	r1, [r7, #15]
 8009768:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800976c:	f1c1 0620 	rsb	r6, r1, #32
 8009770:	f1b1 0020 	subs.w	r0, r1, #32
 8009774:	fa22 f401 	lsr.w	r4, r2, r1
 8009778:	fa03 f606 	lsl.w	r6, r3, r6
 800977c:	ea44 0406 	orr.w	r4, r4, r6
 8009780:	d402      	bmi.n	8009788 <inv_icm20948_convert_mult_qfix_fxp+0x66>
 8009782:	fa43 f000 	asr.w	r0, r3, r0
 8009786:	4304      	orrs	r4, r0
 8009788:	fa43 f501 	asr.w	r5, r3, r1
 800978c:	4623      	mov	r3, r4
 800978e:	61fb      	str	r3, [r7, #28]
    return result;
 8009790:	69fb      	ldr	r3, [r7, #28]
}
 8009792:	4618      	mov	r0, r3
 8009794:	3728      	adds	r7, #40	@ 0x28
 8009796:	46bd      	mov	sp, r7
 8009798:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800979c:	4770      	bx	lr

0800979e <invn_convert_mult_q29_fxp>:

static long invn_convert_mult_q29_fxp(long a_q29, long b_q29)
{
 800979e:	e92d 03b0 	stmdb	sp!, {r4, r5, r7, r8, r9}
 80097a2:	b087      	sub	sp, #28
 80097a4:	af00      	add	r7, sp, #0
 80097a6:	6078      	str	r0, [r7, #4]
 80097a8:	6039      	str	r1, [r7, #0]
	long long temp;
	long result;
	temp = (long long)a_q29 * b_q29;
 80097aa:	6879      	ldr	r1, [r7, #4]
 80097ac:	17c8      	asrs	r0, r1, #31
 80097ae:	4688      	mov	r8, r1
 80097b0:	4681      	mov	r9, r0
 80097b2:	6839      	ldr	r1, [r7, #0]
 80097b4:	17c8      	asrs	r0, r1, #31
 80097b6:	460c      	mov	r4, r1
 80097b8:	4605      	mov	r5, r0
 80097ba:	fb04 f009 	mul.w	r0, r4, r9
 80097be:	fb08 f105 	mul.w	r1, r8, r5
 80097c2:	4401      	add	r1, r0
 80097c4:	fba8 2304 	umull	r2, r3, r8, r4
 80097c8:	4419      	add	r1, r3
 80097ca:	460b      	mov	r3, r1
 80097cc:	e9c7 2304 	strd	r2, r3, [r7, #16]
 80097d0:	e9c7 2304 	strd	r2, r3, [r7, #16]
	result = (long)(temp >> 29);
 80097d4:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80097d8:	f04f 0200 	mov.w	r2, #0
 80097dc:	f04f 0300 	mov.w	r3, #0
 80097e0:	0f42      	lsrs	r2, r0, #29
 80097e2:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 80097e6:	174b      	asrs	r3, r1, #29
 80097e8:	4613      	mov	r3, r2
 80097ea:	60fb      	str	r3, [r7, #12]
	return result;
 80097ec:	68fb      	ldr	r3, [r7, #12]

}
 80097ee:	4618      	mov	r0, r3
 80097f0:	371c      	adds	r7, #28
 80097f2:	46bd      	mov	sp, r7
 80097f4:	e8bd 03b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9}
 80097f8:	4770      	bx	lr

080097fa <inv_icm20948_convert_quat_to_col_major_matrix_fxp>:

void inv_icm20948_convert_quat_to_col_major_matrix_fxp(const long *quat_q30, long *rot_q30)
{
 80097fa:	b590      	push	{r4, r7, lr}
 80097fc:	b083      	sub	sp, #12
 80097fe:	af00      	add	r7, sp, #0
 8009800:	6078      	str	r0, [r7, #4]
 8009802:	6039      	str	r1, [r7, #0]
	//Use q29 in order to skip a multiplication by 2
    rot_q30[0] =
        invn_convert_mult_q29_fxp(quat_q30[1], quat_q30[1]) + invn_convert_mult_q29_fxp(quat_q30[0], quat_q30[0]) - 1073741824L;
 8009804:	687b      	ldr	r3, [r7, #4]
 8009806:	3304      	adds	r3, #4
 8009808:	681a      	ldr	r2, [r3, #0]
 800980a:	687b      	ldr	r3, [r7, #4]
 800980c:	3304      	adds	r3, #4
 800980e:	681b      	ldr	r3, [r3, #0]
 8009810:	4619      	mov	r1, r3
 8009812:	4610      	mov	r0, r2
 8009814:	f7ff ffc3 	bl	800979e <invn_convert_mult_q29_fxp>
 8009818:	4604      	mov	r4, r0
 800981a:	687b      	ldr	r3, [r7, #4]
 800981c:	681a      	ldr	r2, [r3, #0]
 800981e:	687b      	ldr	r3, [r7, #4]
 8009820:	681b      	ldr	r3, [r3, #0]
 8009822:	4619      	mov	r1, r3
 8009824:	4610      	mov	r0, r2
 8009826:	f7ff ffba 	bl	800979e <invn_convert_mult_q29_fxp>
 800982a:	4603      	mov	r3, r0
 800982c:	4423      	add	r3, r4
 800982e:	f103 4240 	add.w	r2, r3, #3221225472	@ 0xc0000000
    rot_q30[0] =
 8009832:	683b      	ldr	r3, [r7, #0]
 8009834:	601a      	str	r2, [r3, #0]
    rot_q30[1] =
        invn_convert_mult_q29_fxp(quat_q30[1], quat_q30[2]) - invn_convert_mult_q29_fxp(quat_q30[3], quat_q30[0]);
 8009836:	687b      	ldr	r3, [r7, #4]
 8009838:	3304      	adds	r3, #4
 800983a:	681a      	ldr	r2, [r3, #0]
 800983c:	687b      	ldr	r3, [r7, #4]
 800983e:	3308      	adds	r3, #8
 8009840:	681b      	ldr	r3, [r3, #0]
 8009842:	4619      	mov	r1, r3
 8009844:	4610      	mov	r0, r2
 8009846:	f7ff ffaa 	bl	800979e <invn_convert_mult_q29_fxp>
 800984a:	4604      	mov	r4, r0
 800984c:	687b      	ldr	r3, [r7, #4]
 800984e:	330c      	adds	r3, #12
 8009850:	681a      	ldr	r2, [r3, #0]
 8009852:	687b      	ldr	r3, [r7, #4]
 8009854:	681b      	ldr	r3, [r3, #0]
 8009856:	4619      	mov	r1, r3
 8009858:	4610      	mov	r0, r2
 800985a:	f7ff ffa0 	bl	800979e <invn_convert_mult_q29_fxp>
 800985e:	4602      	mov	r2, r0
    rot_q30[1] =
 8009860:	683b      	ldr	r3, [r7, #0]
 8009862:	3304      	adds	r3, #4
        invn_convert_mult_q29_fxp(quat_q30[1], quat_q30[2]) - invn_convert_mult_q29_fxp(quat_q30[3], quat_q30[0]);
 8009864:	1aa2      	subs	r2, r4, r2
    rot_q30[1] =
 8009866:	601a      	str	r2, [r3, #0]
    rot_q30[2] =
        invn_convert_mult_q29_fxp(quat_q30[1], quat_q30[3]) + invn_convert_mult_q29_fxp(quat_q30[2], quat_q30[0]);
 8009868:	687b      	ldr	r3, [r7, #4]
 800986a:	3304      	adds	r3, #4
 800986c:	681a      	ldr	r2, [r3, #0]
 800986e:	687b      	ldr	r3, [r7, #4]
 8009870:	330c      	adds	r3, #12
 8009872:	681b      	ldr	r3, [r3, #0]
 8009874:	4619      	mov	r1, r3
 8009876:	4610      	mov	r0, r2
 8009878:	f7ff ff91 	bl	800979e <invn_convert_mult_q29_fxp>
 800987c:	4604      	mov	r4, r0
 800987e:	687b      	ldr	r3, [r7, #4]
 8009880:	3308      	adds	r3, #8
 8009882:	681a      	ldr	r2, [r3, #0]
 8009884:	687b      	ldr	r3, [r7, #4]
 8009886:	681b      	ldr	r3, [r3, #0]
 8009888:	4619      	mov	r1, r3
 800988a:	4610      	mov	r0, r2
 800988c:	f7ff ff87 	bl	800979e <invn_convert_mult_q29_fxp>
 8009890:	4602      	mov	r2, r0
    rot_q30[2] =
 8009892:	683b      	ldr	r3, [r7, #0]
 8009894:	3308      	adds	r3, #8
        invn_convert_mult_q29_fxp(quat_q30[1], quat_q30[3]) + invn_convert_mult_q29_fxp(quat_q30[2], quat_q30[0]);
 8009896:	4422      	add	r2, r4
    rot_q30[2] =
 8009898:	601a      	str	r2, [r3, #0]
    rot_q30[3] =
        invn_convert_mult_q29_fxp(quat_q30[1], quat_q30[2]) + invn_convert_mult_q29_fxp(quat_q30[3], quat_q30[0]);
 800989a:	687b      	ldr	r3, [r7, #4]
 800989c:	3304      	adds	r3, #4
 800989e:	681a      	ldr	r2, [r3, #0]
 80098a0:	687b      	ldr	r3, [r7, #4]
 80098a2:	3308      	adds	r3, #8
 80098a4:	681b      	ldr	r3, [r3, #0]
 80098a6:	4619      	mov	r1, r3
 80098a8:	4610      	mov	r0, r2
 80098aa:	f7ff ff78 	bl	800979e <invn_convert_mult_q29_fxp>
 80098ae:	4604      	mov	r4, r0
 80098b0:	687b      	ldr	r3, [r7, #4]
 80098b2:	330c      	adds	r3, #12
 80098b4:	681a      	ldr	r2, [r3, #0]
 80098b6:	687b      	ldr	r3, [r7, #4]
 80098b8:	681b      	ldr	r3, [r3, #0]
 80098ba:	4619      	mov	r1, r3
 80098bc:	4610      	mov	r0, r2
 80098be:	f7ff ff6e 	bl	800979e <invn_convert_mult_q29_fxp>
 80098c2:	4602      	mov	r2, r0
    rot_q30[3] =
 80098c4:	683b      	ldr	r3, [r7, #0]
 80098c6:	330c      	adds	r3, #12
        invn_convert_mult_q29_fxp(quat_q30[1], quat_q30[2]) + invn_convert_mult_q29_fxp(quat_q30[3], quat_q30[0]);
 80098c8:	4422      	add	r2, r4
    rot_q30[3] =
 80098ca:	601a      	str	r2, [r3, #0]
    rot_q30[4] =
        invn_convert_mult_q29_fxp(quat_q30[2], quat_q30[2]) + invn_convert_mult_q29_fxp(quat_q30[0], quat_q30[0]) - 1073741824L;
 80098cc:	687b      	ldr	r3, [r7, #4]
 80098ce:	3308      	adds	r3, #8
 80098d0:	681a      	ldr	r2, [r3, #0]
 80098d2:	687b      	ldr	r3, [r7, #4]
 80098d4:	3308      	adds	r3, #8
 80098d6:	681b      	ldr	r3, [r3, #0]
 80098d8:	4619      	mov	r1, r3
 80098da:	4610      	mov	r0, r2
 80098dc:	f7ff ff5f 	bl	800979e <invn_convert_mult_q29_fxp>
 80098e0:	4604      	mov	r4, r0
 80098e2:	687b      	ldr	r3, [r7, #4]
 80098e4:	681a      	ldr	r2, [r3, #0]
 80098e6:	687b      	ldr	r3, [r7, #4]
 80098e8:	681b      	ldr	r3, [r3, #0]
 80098ea:	4619      	mov	r1, r3
 80098ec:	4610      	mov	r0, r2
 80098ee:	f7ff ff56 	bl	800979e <invn_convert_mult_q29_fxp>
 80098f2:	4603      	mov	r3, r0
 80098f4:	18e2      	adds	r2, r4, r3
    rot_q30[4] =
 80098f6:	683b      	ldr	r3, [r7, #0]
 80098f8:	3310      	adds	r3, #16
        invn_convert_mult_q29_fxp(quat_q30[2], quat_q30[2]) + invn_convert_mult_q29_fxp(quat_q30[0], quat_q30[0]) - 1073741824L;
 80098fa:	f102 4240 	add.w	r2, r2, #3221225472	@ 0xc0000000
    rot_q30[4] =
 80098fe:	601a      	str	r2, [r3, #0]
    rot_q30[5] =
        invn_convert_mult_q29_fxp(quat_q30[2], quat_q30[3]) - invn_convert_mult_q29_fxp(quat_q30[1], quat_q30[0]);
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	3308      	adds	r3, #8
 8009904:	681a      	ldr	r2, [r3, #0]
 8009906:	687b      	ldr	r3, [r7, #4]
 8009908:	330c      	adds	r3, #12
 800990a:	681b      	ldr	r3, [r3, #0]
 800990c:	4619      	mov	r1, r3
 800990e:	4610      	mov	r0, r2
 8009910:	f7ff ff45 	bl	800979e <invn_convert_mult_q29_fxp>
 8009914:	4604      	mov	r4, r0
 8009916:	687b      	ldr	r3, [r7, #4]
 8009918:	3304      	adds	r3, #4
 800991a:	681a      	ldr	r2, [r3, #0]
 800991c:	687b      	ldr	r3, [r7, #4]
 800991e:	681b      	ldr	r3, [r3, #0]
 8009920:	4619      	mov	r1, r3
 8009922:	4610      	mov	r0, r2
 8009924:	f7ff ff3b 	bl	800979e <invn_convert_mult_q29_fxp>
 8009928:	4602      	mov	r2, r0
    rot_q30[5] =
 800992a:	683b      	ldr	r3, [r7, #0]
 800992c:	3314      	adds	r3, #20
        invn_convert_mult_q29_fxp(quat_q30[2], quat_q30[3]) - invn_convert_mult_q29_fxp(quat_q30[1], quat_q30[0]);
 800992e:	1aa2      	subs	r2, r4, r2
    rot_q30[5] =
 8009930:	601a      	str	r2, [r3, #0]
    rot_q30[6] =
        invn_convert_mult_q29_fxp(quat_q30[1], quat_q30[3]) - invn_convert_mult_q29_fxp(quat_q30[2], quat_q30[0]);
 8009932:	687b      	ldr	r3, [r7, #4]
 8009934:	3304      	adds	r3, #4
 8009936:	681a      	ldr	r2, [r3, #0]
 8009938:	687b      	ldr	r3, [r7, #4]
 800993a:	330c      	adds	r3, #12
 800993c:	681b      	ldr	r3, [r3, #0]
 800993e:	4619      	mov	r1, r3
 8009940:	4610      	mov	r0, r2
 8009942:	f7ff ff2c 	bl	800979e <invn_convert_mult_q29_fxp>
 8009946:	4604      	mov	r4, r0
 8009948:	687b      	ldr	r3, [r7, #4]
 800994a:	3308      	adds	r3, #8
 800994c:	681a      	ldr	r2, [r3, #0]
 800994e:	687b      	ldr	r3, [r7, #4]
 8009950:	681b      	ldr	r3, [r3, #0]
 8009952:	4619      	mov	r1, r3
 8009954:	4610      	mov	r0, r2
 8009956:	f7ff ff22 	bl	800979e <invn_convert_mult_q29_fxp>
 800995a:	4602      	mov	r2, r0
    rot_q30[6] =
 800995c:	683b      	ldr	r3, [r7, #0]
 800995e:	3318      	adds	r3, #24
        invn_convert_mult_q29_fxp(quat_q30[1], quat_q30[3]) - invn_convert_mult_q29_fxp(quat_q30[2], quat_q30[0]);
 8009960:	1aa2      	subs	r2, r4, r2
    rot_q30[6] =
 8009962:	601a      	str	r2, [r3, #0]
    rot_q30[7] =
        invn_convert_mult_q29_fxp(quat_q30[2], quat_q30[3]) + invn_convert_mult_q29_fxp(quat_q30[1], quat_q30[0]);
 8009964:	687b      	ldr	r3, [r7, #4]
 8009966:	3308      	adds	r3, #8
 8009968:	681a      	ldr	r2, [r3, #0]
 800996a:	687b      	ldr	r3, [r7, #4]
 800996c:	330c      	adds	r3, #12
 800996e:	681b      	ldr	r3, [r3, #0]
 8009970:	4619      	mov	r1, r3
 8009972:	4610      	mov	r0, r2
 8009974:	f7ff ff13 	bl	800979e <invn_convert_mult_q29_fxp>
 8009978:	4604      	mov	r4, r0
 800997a:	687b      	ldr	r3, [r7, #4]
 800997c:	3304      	adds	r3, #4
 800997e:	681a      	ldr	r2, [r3, #0]
 8009980:	687b      	ldr	r3, [r7, #4]
 8009982:	681b      	ldr	r3, [r3, #0]
 8009984:	4619      	mov	r1, r3
 8009986:	4610      	mov	r0, r2
 8009988:	f7ff ff09 	bl	800979e <invn_convert_mult_q29_fxp>
 800998c:	4602      	mov	r2, r0
    rot_q30[7] =
 800998e:	683b      	ldr	r3, [r7, #0]
 8009990:	331c      	adds	r3, #28
        invn_convert_mult_q29_fxp(quat_q30[2], quat_q30[3]) + invn_convert_mult_q29_fxp(quat_q30[1], quat_q30[0]);
 8009992:	4422      	add	r2, r4
    rot_q30[7] =
 8009994:	601a      	str	r2, [r3, #0]
    rot_q30[8] =
        invn_convert_mult_q29_fxp(quat_q30[3], quat_q30[3]) + invn_convert_mult_q29_fxp(quat_q30[0], quat_q30[0]) - 1073741824L;
 8009996:	687b      	ldr	r3, [r7, #4]
 8009998:	330c      	adds	r3, #12
 800999a:	681a      	ldr	r2, [r3, #0]
 800999c:	687b      	ldr	r3, [r7, #4]
 800999e:	330c      	adds	r3, #12
 80099a0:	681b      	ldr	r3, [r3, #0]
 80099a2:	4619      	mov	r1, r3
 80099a4:	4610      	mov	r0, r2
 80099a6:	f7ff fefa 	bl	800979e <invn_convert_mult_q29_fxp>
 80099aa:	4604      	mov	r4, r0
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	681a      	ldr	r2, [r3, #0]
 80099b0:	687b      	ldr	r3, [r7, #4]
 80099b2:	681b      	ldr	r3, [r3, #0]
 80099b4:	4619      	mov	r1, r3
 80099b6:	4610      	mov	r0, r2
 80099b8:	f7ff fef1 	bl	800979e <invn_convert_mult_q29_fxp>
 80099bc:	4603      	mov	r3, r0
 80099be:	18e2      	adds	r2, r4, r3
    rot_q30[8] =
 80099c0:	683b      	ldr	r3, [r7, #0]
 80099c2:	3320      	adds	r3, #32
        invn_convert_mult_q29_fxp(quat_q30[3], quat_q30[3]) + invn_convert_mult_q29_fxp(quat_q30[0], quat_q30[0]) - 1073741824L;
 80099c4:	f102 4240 	add.w	r2, r2, #3221225472	@ 0xc0000000
    rot_q30[8] =
 80099c8:	601a      	str	r2, [r3, #0]
}
 80099ca:	bf00      	nop
 80099cc:	370c      	adds	r7, #12
 80099ce:	46bd      	mov	sp, r7
 80099d0:	bd90      	pop	{r4, r7, pc}

080099d2 <invn_convert_mult_q15_fxp>:

static long invn_convert_mult_q15_fxp(long a_q15, long b_q15)
{
 80099d2:	e92d 03b0 	stmdb	sp!, {r4, r5, r7, r8, r9}
 80099d6:	b085      	sub	sp, #20
 80099d8:	af00      	add	r7, sp, #0
 80099da:	6078      	str	r0, [r7, #4]
 80099dc:	6039      	str	r1, [r7, #0]
	long out = (long)(((long long)a_q15 * (long long)b_q15) >> 15);
 80099de:	6879      	ldr	r1, [r7, #4]
 80099e0:	17c8      	asrs	r0, r1, #31
 80099e2:	4688      	mov	r8, r1
 80099e4:	4681      	mov	r9, r0
 80099e6:	6839      	ldr	r1, [r7, #0]
 80099e8:	17c8      	asrs	r0, r1, #31
 80099ea:	460c      	mov	r4, r1
 80099ec:	4605      	mov	r5, r0
 80099ee:	fb04 f009 	mul.w	r0, r4, r9
 80099f2:	fb08 f105 	mul.w	r1, r8, r5
 80099f6:	4401      	add	r1, r0
 80099f8:	fba8 2304 	umull	r2, r3, r8, r4
 80099fc:	4419      	add	r1, r3
 80099fe:	460b      	mov	r3, r1
 8009a00:	f04f 0000 	mov.w	r0, #0
 8009a04:	f04f 0100 	mov.w	r1, #0
 8009a08:	0bd0      	lsrs	r0, r2, #15
 8009a0a:	ea40 4043 	orr.w	r0, r0, r3, lsl #17
 8009a0e:	13d9      	asrs	r1, r3, #15
 8009a10:	4603      	mov	r3, r0
 8009a12:	60fb      	str	r3, [r7, #12]
	return out;
 8009a14:	68fb      	ldr	r3, [r7, #12]
}
 8009a16:	4618      	mov	r0, r3
 8009a18:	3714      	adds	r7, #20
 8009a1a:	46bd      	mov	sp, r7
 8009a1c:	e8bd 03b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9}
 8009a20:	4770      	bx	lr

08009a22 <invn_convert_inv_sqrt_q15_fxp>:

static long invn_convert_inv_sqrt_q15_fxp(long x_q15)
{
 8009a22:	b580      	push	{r7, lr}
 8009a24:	b08a      	sub	sp, #40	@ 0x28
 8009a26:	af00      	add	r7, sp, #0
 8009a28:	6078      	str	r0, [r7, #4]
    long oneoversqrt2 = 23170L; // int32(2^15*1/sqrt(2))
 8009a2a:	f645 2382 	movw	r3, #23170	@ 0x5a82
 8009a2e:	61bb      	str	r3, [r7, #24]
    long oneandhalf = 49152L; // int32(1.5*2^15);
 8009a30:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8009a34:	617b      	str	r3, [r7, #20]
    long upperlimit = 45426; // int32(log(4)*2^15);
 8009a36:	f24b 1372 	movw	r3, #45426	@ 0xb172
 8009a3a:	613b      	str	r3, [r7, #16]
    long lowerlimit = 22713; // int32(log(2)*2^15); 
 8009a3c:	f645 03b9 	movw	r3, #22713	@ 0x58b9
 8009a40:	60fb      	str	r3, [r7, #12]
    long xx, x0_2, invsqrtx;
    int pow2;

    if (x_q15 <= 0)
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	2b00      	cmp	r3, #0
 8009a46:	dc01      	bgt.n	8009a4c <invn_convert_inv_sqrt_q15_fxp+0x2a>
        return 0L;
 8009a48:	2300      	movs	r3, #0
 8009a4a:	e07c      	b.n	8009b46 <invn_convert_inv_sqrt_q15_fxp+0x124>

    pow2 = 0;
 8009a4c:	2300      	movs	r3, #0
 8009a4e:	61fb      	str	r3, [r7, #28]
    xx = x_q15;
 8009a50:	687b      	ldr	r3, [r7, #4]
 8009a52:	627b      	str	r3, [r7, #36]	@ 0x24
    if (xx > upperlimit) {
 8009a54:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009a56:	693b      	ldr	r3, [r7, #16]
 8009a58:	429a      	cmp	r2, r3
 8009a5a:	dd0d      	ble.n	8009a78 <invn_convert_inv_sqrt_q15_fxp+0x56>
downscale:
 8009a5c:	bf00      	nop
        if (xx > upperlimit) {
 8009a5e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009a60:	693b      	ldr	r3, [r7, #16]
 8009a62:	429a      	cmp	r2, r3
 8009a64:	dd18      	ble.n	8009a98 <invn_convert_inv_sqrt_q15_fxp+0x76>
            xx = xx/2;
 8009a66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a68:	0fda      	lsrs	r2, r3, #31
 8009a6a:	4413      	add	r3, r2
 8009a6c:	105b      	asrs	r3, r3, #1
 8009a6e:	627b      	str	r3, [r7, #36]	@ 0x24
            pow2 = pow2 - 1;
 8009a70:	69fb      	ldr	r3, [r7, #28]
 8009a72:	3b01      	subs	r3, #1
 8009a74:	61fb      	str	r3, [r7, #28]
            goto downscale;
 8009a76:	e7f2      	b.n	8009a5e <invn_convert_inv_sqrt_q15_fxp+0x3c>
        }
        goto newton_raphson;
    }

    if (xx < lowerlimit) {
 8009a78:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009a7a:	68fb      	ldr	r3, [r7, #12]
 8009a7c:	429a      	cmp	r2, r3
 8009a7e:	da0d      	bge.n	8009a9c <invn_convert_inv_sqrt_q15_fxp+0x7a>
upscale:
 8009a80:	bf00      	nop
        if (xx < lowerlimit) {
 8009a82:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009a84:	68fb      	ldr	r3, [r7, #12]
 8009a86:	429a      	cmp	r2, r3
 8009a88:	da0a      	bge.n	8009aa0 <invn_convert_inv_sqrt_q15_fxp+0x7e>
            xx = xx*2;
 8009a8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a8c:	005b      	lsls	r3, r3, #1
 8009a8e:	627b      	str	r3, [r7, #36]	@ 0x24
            pow2 = pow2 + 1;
 8009a90:	69fb      	ldr	r3, [r7, #28]
 8009a92:	3301      	adds	r3, #1
 8009a94:	61fb      	str	r3, [r7, #28]
            goto upscale;
 8009a96:	e7f4      	b.n	8009a82 <invn_convert_inv_sqrt_q15_fxp+0x60>
        goto newton_raphson;
 8009a98:	bf00      	nop
 8009a9a:	e002      	b.n	8009aa2 <invn_convert_inv_sqrt_q15_fxp+0x80>
        }
        goto newton_raphson;
    }

newton_raphson:
 8009a9c:	bf00      	nop
 8009a9e:	e000      	b.n	8009aa2 <invn_convert_inv_sqrt_q15_fxp+0x80>
        goto newton_raphson;
 8009aa0:	bf00      	nop
    // 3 NR iterations. In some cases second and/or third iteration may not be needed, however
    // for code simplicity always iterate three times. Fourth iteration is below bit precision.
    x0_2 = xx >>1;
 8009aa2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009aa4:	105b      	asrs	r3, r3, #1
 8009aa6:	60bb      	str	r3, [r7, #8]
    xx = oneandhalf - x0_2;
 8009aa8:	697a      	ldr	r2, [r7, #20]
 8009aaa:	68bb      	ldr	r3, [r7, #8]
 8009aac:	1ad3      	subs	r3, r2, r3
 8009aae:	627b      	str	r3, [r7, #36]	@ 0x24
    xx = invn_convert_mult_q15_fxp( xx, ( oneandhalf - invn_convert_mult_q15_fxp(x0_2, invn_convert_mult_q15_fxp(xx,xx) ) ) );
 8009ab0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8009ab2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8009ab4:	f7ff ff8d 	bl	80099d2 <invn_convert_mult_q15_fxp>
 8009ab8:	4603      	mov	r3, r0
 8009aba:	4619      	mov	r1, r3
 8009abc:	68b8      	ldr	r0, [r7, #8]
 8009abe:	f7ff ff88 	bl	80099d2 <invn_convert_mult_q15_fxp>
 8009ac2:	4602      	mov	r2, r0
 8009ac4:	697b      	ldr	r3, [r7, #20]
 8009ac6:	1a9b      	subs	r3, r3, r2
 8009ac8:	4619      	mov	r1, r3
 8009aca:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8009acc:	f7ff ff81 	bl	80099d2 <invn_convert_mult_q15_fxp>
 8009ad0:	6278      	str	r0, [r7, #36]	@ 0x24
    xx = invn_convert_mult_q15_fxp( xx, ( oneandhalf - invn_convert_mult_q15_fxp(x0_2, invn_convert_mult_q15_fxp(xx,xx) ) ) );
 8009ad2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8009ad4:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8009ad6:	f7ff ff7c 	bl	80099d2 <invn_convert_mult_q15_fxp>
 8009ada:	4603      	mov	r3, r0
 8009adc:	4619      	mov	r1, r3
 8009ade:	68b8      	ldr	r0, [r7, #8]
 8009ae0:	f7ff ff77 	bl	80099d2 <invn_convert_mult_q15_fxp>
 8009ae4:	4602      	mov	r2, r0
 8009ae6:	697b      	ldr	r3, [r7, #20]
 8009ae8:	1a9b      	subs	r3, r3, r2
 8009aea:	4619      	mov	r1, r3
 8009aec:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8009aee:	f7ff ff70 	bl	80099d2 <invn_convert_mult_q15_fxp>
 8009af2:	6278      	str	r0, [r7, #36]	@ 0x24

    if (pow2 & 1) { // This checks if the number is even or odd.
 8009af4:	69fb      	ldr	r3, [r7, #28]
 8009af6:	f003 0301 	and.w	r3, r3, #1
 8009afa:	2b00      	cmp	r3, #0
 8009afc:	d009      	beq.n	8009b12 <invn_convert_inv_sqrt_q15_fxp+0xf0>
        pow2 = (pow2>>1) + 1; // Account for sqrt(2) in denominator
 8009afe:	69fb      	ldr	r3, [r7, #28]
 8009b00:	105b      	asrs	r3, r3, #1
 8009b02:	3301      	adds	r3, #1
 8009b04:	61fb      	str	r3, [r7, #28]
        invsqrtx = (invn_convert_mult_q15_fxp(xx,oneoversqrt2));
 8009b06:	69b9      	ldr	r1, [r7, #24]
 8009b08:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8009b0a:	f7ff ff62 	bl	80099d2 <invn_convert_mult_q15_fxp>
 8009b0e:	6238      	str	r0, [r7, #32]
 8009b10:	e004      	b.n	8009b1c <invn_convert_inv_sqrt_q15_fxp+0xfa>
    }
    else {
        pow2 = pow2>>1;
 8009b12:	69fb      	ldr	r3, [r7, #28]
 8009b14:	105b      	asrs	r3, r3, #1
 8009b16:	61fb      	str	r3, [r7, #28]
        invsqrtx =  xx;
 8009b18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b1a:	623b      	str	r3, [r7, #32]
    }

    if (pow2 < 0)
 8009b1c:	69fb      	ldr	r3, [r7, #28]
 8009b1e:	2b00      	cmp	r3, #0
 8009b20:	da08      	bge.n	8009b34 <invn_convert_inv_sqrt_q15_fxp+0x112>
        invsqrtx = invsqrtx>>ABS(pow2);
 8009b22:	69fb      	ldr	r3, [r7, #28]
 8009b24:	2b00      	cmp	r3, #0
 8009b26:	bfb8      	it	lt
 8009b28:	425b      	neglt	r3, r3
 8009b2a:	6a3a      	ldr	r2, [r7, #32]
 8009b2c:	fa42 f303 	asr.w	r3, r2, r3
 8009b30:	623b      	str	r3, [r7, #32]
 8009b32:	e007      	b.n	8009b44 <invn_convert_inv_sqrt_q15_fxp+0x122>
    else if (pow2>0)
 8009b34:	69fb      	ldr	r3, [r7, #28]
 8009b36:	2b00      	cmp	r3, #0
 8009b38:	dd04      	ble.n	8009b44 <invn_convert_inv_sqrt_q15_fxp+0x122>
        invsqrtx = invsqrtx <<pow2;
 8009b3a:	6a3a      	ldr	r2, [r7, #32]
 8009b3c:	69fb      	ldr	r3, [r7, #28]
 8009b3e:	fa02 f303 	lsl.w	r3, r2, r3
 8009b42:	623b      	str	r3, [r7, #32]

    return invsqrtx;
 8009b44:	6a3b      	ldr	r3, [r7, #32]
}
 8009b46:	4618      	mov	r0, r3
 8009b48:	3728      	adds	r7, #40	@ 0x28
 8009b4a:	46bd      	mov	sp, r7
 8009b4c:	bd80      	pop	{r7, pc}

08009b4e <invn_convert_inverse_q15_fxp>:

static long invn_convert_inverse_q15_fxp(long x_q15)
{
 8009b4e:	b580      	push	{r7, lr}
 8009b50:	b084      	sub	sp, #16
 8009b52:	af00      	add	r7, sp, #0
 8009b54:	6078      	str	r0, [r7, #4]
    long y;
    int negx;

	if (x_q15 == 0) {
 8009b56:	687b      	ldr	r3, [r7, #4]
 8009b58:	2b00      	cmp	r3, #0
 8009b5a:	d103      	bne.n	8009b64 <invn_convert_inverse_q15_fxp+0x16>
		y = 0L;
 8009b5c:	2300      	movs	r3, #0
 8009b5e:	60fb      	str	r3, [r7, #12]
		return y;
 8009b60:	68fb      	ldr	r3, [r7, #12]
 8009b62:	e028      	b.n	8009bb6 <invn_convert_inverse_q15_fxp+0x68>
	}

    negx=0;
 8009b64:	2300      	movs	r3, #0
 8009b66:	60bb      	str	r3, [r7, #8]
    if (x_q15 < 0 ) {
 8009b68:	687b      	ldr	r3, [r7, #4]
 8009b6a:	2b00      	cmp	r3, #0
 8009b6c:	da04      	bge.n	8009b78 <invn_convert_inverse_q15_fxp+0x2a>
        x_q15 = -x_q15;
 8009b6e:	687b      	ldr	r3, [r7, #4]
 8009b70:	425b      	negs	r3, r3
 8009b72:	607b      	str	r3, [r7, #4]
        negx = 1;
 8009b74:	2301      	movs	r3, #1
 8009b76:	60bb      	str	r3, [r7, #8]
    }

	if(x_q15 >= 1073741824L) { // 2^15 in Q15; underflow number
 8009b78:	687b      	ldr	r3, [r7, #4]
 8009b7a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009b7e:	db0a      	blt.n	8009b96 <invn_convert_inverse_q15_fxp+0x48>
        if (negx)
 8009b80:	68bb      	ldr	r3, [r7, #8]
 8009b82:	2b00      	cmp	r3, #0
 8009b84:	d003      	beq.n	8009b8e <invn_convert_inverse_q15_fxp+0x40>
            y=-1L;
 8009b86:	f04f 33ff 	mov.w	r3, #4294967295
 8009b8a:	60fb      	str	r3, [r7, #12]
 8009b8c:	e001      	b.n	8009b92 <invn_convert_inverse_q15_fxp+0x44>
        else
            y = 1L;
 8009b8e:	2301      	movs	r3, #1
 8009b90:	60fb      	str	r3, [r7, #12]
		return y;
 8009b92:	68fb      	ldr	r3, [r7, #12]
 8009b94:	e00f      	b.n	8009bb6 <invn_convert_inverse_q15_fxp+0x68>
	}

    y = invn_convert_inv_sqrt_q15_fxp(x_q15); // sqrt(y)
 8009b96:	6878      	ldr	r0, [r7, #4]
 8009b98:	f7ff ff43 	bl	8009a22 <invn_convert_inv_sqrt_q15_fxp>
 8009b9c:	60f8      	str	r0, [r7, #12]
    y = invn_convert_mult_q15_fxp(y, y);
 8009b9e:	68f9      	ldr	r1, [r7, #12]
 8009ba0:	68f8      	ldr	r0, [r7, #12]
 8009ba2:	f7ff ff16 	bl	80099d2 <invn_convert_mult_q15_fxp>
 8009ba6:	60f8      	str	r0, [r7, #12]

    if (negx)
 8009ba8:	68bb      	ldr	r3, [r7, #8]
 8009baa:	2b00      	cmp	r3, #0
 8009bac:	d002      	beq.n	8009bb4 <invn_convert_inverse_q15_fxp+0x66>
        y=-y;
 8009bae:	68fb      	ldr	r3, [r7, #12]
 8009bb0:	425b      	negs	r3, r3
 8009bb2:	60fb      	str	r3, [r7, #12]
    return y;
 8009bb4:	68fb      	ldr	r3, [r7, #12]
}
 8009bb6:	4618      	mov	r0, r3
 8009bb8:	3710      	adds	r7, #16
 8009bba:	46bd      	mov	sp, r7
 8009bbc:	bd80      	pop	{r7, pc}
	...

08009bc0 <inv_icm20948_math_atan2_q15_fxp>:

long inv_icm20948_math_atan2_q15_fxp(long y_q15, long x_q15)
{
 8009bc0:	b580      	push	{r7, lr}
 8009bc2:	b08a      	sub	sp, #40	@ 0x28
 8009bc4:	af00      	add	r7, sp, #0
 8009bc6:	6078      	str	r0, [r7, #4]
 8009bc8:	6039      	str	r1, [r7, #0]
    long absy, absx, maxABS, tmp, tmp2, tmp3, Z, angle;
    static long constA7[4] = {32740, -10503,  4751, -1254}; // int32(2^15*[0.999133448222780 -0.320533292381664 0.144982490144465,-0.038254464970299]); %7th order
    static long PI15 = 102944; // int32(2^15*pi): pi in Q15

    absx=ABS(x_q15);
 8009bca:	683b      	ldr	r3, [r7, #0]
 8009bcc:	2b00      	cmp	r3, #0
 8009bce:	bfb8      	it	lt
 8009bd0:	425b      	neglt	r3, r3
 8009bd2:	623b      	str	r3, [r7, #32]
    absy=ABS(y_q15);
 8009bd4:	687b      	ldr	r3, [r7, #4]
 8009bd6:	2b00      	cmp	r3, #0
 8009bd8:	bfb8      	it	lt
 8009bda:	425b      	neglt	r3, r3
 8009bdc:	627b      	str	r3, [r7, #36]	@ 0x24

    maxABS=MAX(absx, absy);
 8009bde:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009be0:	6a3b      	ldr	r3, [r7, #32]
 8009be2:	4293      	cmp	r3, r2
 8009be4:	bfb8      	it	lt
 8009be6:	4613      	movlt	r3, r2
 8009be8:	61fb      	str	r3, [r7, #28]
    // SCALE arguments down to protect from roundoff loss due to 1/x operation.
    //% Threshold for scaling found by numericaly simulating arguments
    //% to yield optimal (minimal) error of less than 0.01 deg through
    //% entire range (for Chebycheff order 7).
//    while ( maxABS >> 13) {  --> Or it can be done this way if DMP code is more efficient
    while ( maxABS > 8192L) {
 8009bea:	e00e      	b.n	8009c0a <inv_icm20948_math_atan2_q15_fxp+0x4a>
            maxABS=maxABS/2;
 8009bec:	69fb      	ldr	r3, [r7, #28]
 8009bee:	0fda      	lsrs	r2, r3, #31
 8009bf0:	4413      	add	r3, r2
 8009bf2:	105b      	asrs	r3, r3, #1
 8009bf4:	61fb      	str	r3, [r7, #28]
            absx=absx/2;
 8009bf6:	6a3b      	ldr	r3, [r7, #32]
 8009bf8:	0fda      	lsrs	r2, r3, #31
 8009bfa:	4413      	add	r3, r2
 8009bfc:	105b      	asrs	r3, r3, #1
 8009bfe:	623b      	str	r3, [r7, #32]
            absy=absy/2;
 8009c00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c02:	0fda      	lsrs	r2, r3, #31
 8009c04:	4413      	add	r3, r2
 8009c06:	105b      	asrs	r3, r3, #1
 8009c08:	627b      	str	r3, [r7, #36]	@ 0x24
    while ( maxABS > 8192L) {
 8009c0a:	69fb      	ldr	r3, [r7, #28]
 8009c0c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009c10:	dcec      	bgt.n	8009bec <inv_icm20948_math_atan2_q15_fxp+0x2c>
    }

    {
        if (absx >= absy) // (0, pi/4]: tmp = abs(y)/abs(x);
 8009c12:	6a3a      	ldr	r2, [r7, #32]
 8009c14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c16:	429a      	cmp	r2, r3
 8009c18:	db09      	blt.n	8009c2e <inv_icm20948_math_atan2_q15_fxp+0x6e>
            tmp = invn_convert_mult_q15_fxp(absy, invn_convert_inverse_q15_fxp(absx));
 8009c1a:	6a38      	ldr	r0, [r7, #32]
 8009c1c:	f7ff ff97 	bl	8009b4e <invn_convert_inverse_q15_fxp>
 8009c20:	4603      	mov	r3, r0
 8009c22:	4619      	mov	r1, r3
 8009c24:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8009c26:	f7ff fed4 	bl	80099d2 <invn_convert_mult_q15_fxp>
 8009c2a:	61b8      	str	r0, [r7, #24]
 8009c2c:	e008      	b.n	8009c40 <inv_icm20948_math_atan2_q15_fxp+0x80>
        else             // (pi/4, pi/2): tmp = abs(x)/abs(y);
            tmp = invn_convert_mult_q15_fxp(absx, invn_convert_inverse_q15_fxp(absy));
 8009c2e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8009c30:	f7ff ff8d 	bl	8009b4e <invn_convert_inverse_q15_fxp>
 8009c34:	4603      	mov	r3, r0
 8009c36:	4619      	mov	r1, r3
 8009c38:	6a38      	ldr	r0, [r7, #32]
 8009c3a:	f7ff feca 	bl	80099d2 <invn_convert_mult_q15_fxp>
 8009c3e:	61b8      	str	r0, [r7, #24]

        tmp2=invn_convert_mult_q15_fxp(tmp, tmp);
 8009c40:	69b9      	ldr	r1, [r7, #24]
 8009c42:	69b8      	ldr	r0, [r7, #24]
 8009c44:	f7ff fec5 	bl	80099d2 <invn_convert_mult_q15_fxp>
 8009c48:	6138      	str	r0, [r7, #16]
         // Alternatively:
        tmp3 = invn_convert_mult_q15_fxp(constA7[3], tmp2);
 8009c4a:	4b27      	ldr	r3, [pc, #156]	@ (8009ce8 <inv_icm20948_math_atan2_q15_fxp+0x128>)
 8009c4c:	68db      	ldr	r3, [r3, #12]
 8009c4e:	6939      	ldr	r1, [r7, #16]
 8009c50:	4618      	mov	r0, r3
 8009c52:	f7ff febe 	bl	80099d2 <invn_convert_mult_q15_fxp>
 8009c56:	60f8      	str	r0, [r7, #12]
        tmp3 = invn_convert_mult_q15_fxp(constA7[2] + tmp3, tmp2);
 8009c58:	4b23      	ldr	r3, [pc, #140]	@ (8009ce8 <inv_icm20948_math_atan2_q15_fxp+0x128>)
 8009c5a:	689a      	ldr	r2, [r3, #8]
 8009c5c:	68fb      	ldr	r3, [r7, #12]
 8009c5e:	4413      	add	r3, r2
 8009c60:	6939      	ldr	r1, [r7, #16]
 8009c62:	4618      	mov	r0, r3
 8009c64:	f7ff feb5 	bl	80099d2 <invn_convert_mult_q15_fxp>
 8009c68:	60f8      	str	r0, [r7, #12]
        tmp3 = invn_convert_mult_q15_fxp(constA7[1] + tmp3, tmp2);
 8009c6a:	4b1f      	ldr	r3, [pc, #124]	@ (8009ce8 <inv_icm20948_math_atan2_q15_fxp+0x128>)
 8009c6c:	685a      	ldr	r2, [r3, #4]
 8009c6e:	68fb      	ldr	r3, [r7, #12]
 8009c70:	4413      	add	r3, r2
 8009c72:	6939      	ldr	r1, [r7, #16]
 8009c74:	4618      	mov	r0, r3
 8009c76:	f7ff feac 	bl	80099d2 <invn_convert_mult_q15_fxp>
 8009c7a:	60f8      	str	r0, [r7, #12]
        Z    = invn_convert_mult_q15_fxp(constA7[0] + tmp3, tmp);
 8009c7c:	4b1a      	ldr	r3, [pc, #104]	@ (8009ce8 <inv_icm20948_math_atan2_q15_fxp+0x128>)
 8009c7e:	681a      	ldr	r2, [r3, #0]
 8009c80:	68fb      	ldr	r3, [r7, #12]
 8009c82:	4413      	add	r3, r2
 8009c84:	69b9      	ldr	r1, [r7, #24]
 8009c86:	4618      	mov	r0, r3
 8009c88:	f7ff fea3 	bl	80099d2 <invn_convert_mult_q15_fxp>
 8009c8c:	6178      	str	r0, [r7, #20]

        if (absx < absy)
 8009c8e:	6a3a      	ldr	r2, [r7, #32]
 8009c90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c92:	429a      	cmp	r2, r3
 8009c94:	da08      	bge.n	8009ca8 <inv_icm20948_math_atan2_q15_fxp+0xe8>
            Z = PI15/2 - Z;
 8009c96:	4b15      	ldr	r3, [pc, #84]	@ (8009cec <inv_icm20948_math_atan2_q15_fxp+0x12c>)
 8009c98:	681b      	ldr	r3, [r3, #0]
 8009c9a:	0fda      	lsrs	r2, r3, #31
 8009c9c:	4413      	add	r3, r2
 8009c9e:	105b      	asrs	r3, r3, #1
 8009ca0:	461a      	mov	r2, r3
 8009ca2:	697b      	ldr	r3, [r7, #20]
 8009ca4:	1ad3      	subs	r3, r2, r3
 8009ca6:	617b      	str	r3, [r7, #20]

        if (x_q15 < 0) { // second and third quadrant
 8009ca8:	683b      	ldr	r3, [r7, #0]
 8009caa:	2b00      	cmp	r3, #0
 8009cac:	da0e      	bge.n	8009ccc <inv_icm20948_math_atan2_q15_fxp+0x10c>
            if (y_q15 < 0)
 8009cae:	687b      	ldr	r3, [r7, #4]
 8009cb0:	2b00      	cmp	r3, #0
 8009cb2:	da05      	bge.n	8009cc0 <inv_icm20948_math_atan2_q15_fxp+0x100>
                Z = -PI15 + Z;
 8009cb4:	4b0d      	ldr	r3, [pc, #52]	@ (8009cec <inv_icm20948_math_atan2_q15_fxp+0x12c>)
 8009cb6:	681b      	ldr	r3, [r3, #0]
 8009cb8:	697a      	ldr	r2, [r7, #20]
 8009cba:	1ad3      	subs	r3, r2, r3
 8009cbc:	617b      	str	r3, [r7, #20]
 8009cbe:	e00b      	b.n	8009cd8 <inv_icm20948_math_atan2_q15_fxp+0x118>
            else
                Z = PI15 - Z;
 8009cc0:	4b0a      	ldr	r3, [pc, #40]	@ (8009cec <inv_icm20948_math_atan2_q15_fxp+0x12c>)
 8009cc2:	681a      	ldr	r2, [r3, #0]
 8009cc4:	697b      	ldr	r3, [r7, #20]
 8009cc6:	1ad3      	subs	r3, r2, r3
 8009cc8:	617b      	str	r3, [r7, #20]
 8009cca:	e005      	b.n	8009cd8 <inv_icm20948_math_atan2_q15_fxp+0x118>
        }
        else { // fourth quadrant
            if (y_q15 < 0)
 8009ccc:	687b      	ldr	r3, [r7, #4]
 8009cce:	2b00      	cmp	r3, #0
 8009cd0:	da02      	bge.n	8009cd8 <inv_icm20948_math_atan2_q15_fxp+0x118>
                Z = -Z;
 8009cd2:	697b      	ldr	r3, [r7, #20]
 8009cd4:	425b      	negs	r3, r3
 8009cd6:	617b      	str	r3, [r7, #20]
        }
        angle = Z; // Note the result is angle in radians, expressed in Q15.
 8009cd8:	697b      	ldr	r3, [r7, #20]
 8009cda:	60bb      	str	r3, [r7, #8]
    }
    return angle;
 8009cdc:	68bb      	ldr	r3, [r7, #8]
}
 8009cde:	4618      	mov	r0, r3
 8009ce0:	3728      	adds	r7, #40	@ 0x28
 8009ce2:	46bd      	mov	sp, r7
 8009ce4:	bd80      	pop	{r7, pc}
 8009ce6:	bf00      	nop
 8009ce8:	2000020c 	.word	0x2000020c
 8009cec:	2000021c 	.word	0x2000021c

08009cf0 <inv_icm20948_convert_int16_to_big8>:

uint8_t *inv_icm20948_convert_int16_to_big8(int16_t x, uint8_t *big8)
{
 8009cf0:	b480      	push	{r7}
 8009cf2:	b083      	sub	sp, #12
 8009cf4:	af00      	add	r7, sp, #0
 8009cf6:	4603      	mov	r3, r0
 8009cf8:	6039      	str	r1, [r7, #0]
 8009cfa:	80fb      	strh	r3, [r7, #6]
    big8[0] = (uint8_t)((x >> 8) & 0xff);
 8009cfc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8009d00:	121b      	asrs	r3, r3, #8
 8009d02:	b21b      	sxth	r3, r3
 8009d04:	b2da      	uxtb	r2, r3
 8009d06:	683b      	ldr	r3, [r7, #0]
 8009d08:	701a      	strb	r2, [r3, #0]
    big8[1] = (uint8_t)(x & 0xff);
 8009d0a:	683b      	ldr	r3, [r7, #0]
 8009d0c:	3301      	adds	r3, #1
 8009d0e:	88fa      	ldrh	r2, [r7, #6]
 8009d10:	b2d2      	uxtb	r2, r2
 8009d12:	701a      	strb	r2, [r3, #0]
    return big8;
 8009d14:	683b      	ldr	r3, [r7, #0]
}
 8009d16:	4618      	mov	r0, r3
 8009d18:	370c      	adds	r7, #12
 8009d1a:	46bd      	mov	sp, r7
 8009d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d20:	4770      	bx	lr

08009d22 <inv_icm20948_convert_int32_to_big8>:

uint8_t *inv_icm20948_convert_int32_to_big8(int32_t x, uint8_t *big8)
{
 8009d22:	b480      	push	{r7}
 8009d24:	b083      	sub	sp, #12
 8009d26:	af00      	add	r7, sp, #0
 8009d28:	6078      	str	r0, [r7, #4]
 8009d2a:	6039      	str	r1, [r7, #0]
    big8[0] = (uint8_t)((x >> 24) & 0xff);
 8009d2c:	687b      	ldr	r3, [r7, #4]
 8009d2e:	161b      	asrs	r3, r3, #24
 8009d30:	b2da      	uxtb	r2, r3
 8009d32:	683b      	ldr	r3, [r7, #0]
 8009d34:	701a      	strb	r2, [r3, #0]
    big8[1] = (uint8_t)((x >> 16) & 0xff);
 8009d36:	687b      	ldr	r3, [r7, #4]
 8009d38:	141a      	asrs	r2, r3, #16
 8009d3a:	683b      	ldr	r3, [r7, #0]
 8009d3c:	3301      	adds	r3, #1
 8009d3e:	b2d2      	uxtb	r2, r2
 8009d40:	701a      	strb	r2, [r3, #0]
    big8[2] = (uint8_t)((x >> 8) & 0xff);
 8009d42:	687b      	ldr	r3, [r7, #4]
 8009d44:	121a      	asrs	r2, r3, #8
 8009d46:	683b      	ldr	r3, [r7, #0]
 8009d48:	3302      	adds	r3, #2
 8009d4a:	b2d2      	uxtb	r2, r2
 8009d4c:	701a      	strb	r2, [r3, #0]
    big8[3] = (uint8_t)(x & 0xff);
 8009d4e:	683b      	ldr	r3, [r7, #0]
 8009d50:	3303      	adds	r3, #3
 8009d52:	687a      	ldr	r2, [r7, #4]
 8009d54:	b2d2      	uxtb	r2, r2
 8009d56:	701a      	strb	r2, [r3, #0]
    return big8;
 8009d58:	683b      	ldr	r3, [r7, #0]
}
 8009d5a:	4618      	mov	r0, r3
 8009d5c:	370c      	adds	r7, #12
 8009d5e:	46bd      	mov	sp, r7
 8009d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d64:	4770      	bx	lr

08009d66 <inv_icm20948_convert_big8_to_int32>:

int32_t inv_icm20948_convert_big8_to_int32(const uint8_t *big8)
{
 8009d66:	b480      	push	{r7}
 8009d68:	b085      	sub	sp, #20
 8009d6a:	af00      	add	r7, sp, #0
 8009d6c:	6078      	str	r0, [r7, #4]
    int32_t x;
    x = ((int32_t)big8[0] << 24) | ((int32_t)big8[1] << 16) | ((int32_t)big8[2] << 8)
 8009d6e:	687b      	ldr	r3, [r7, #4]
 8009d70:	781b      	ldrb	r3, [r3, #0]
 8009d72:	061a      	lsls	r2, r3, #24
 8009d74:	687b      	ldr	r3, [r7, #4]
 8009d76:	3301      	adds	r3, #1
 8009d78:	781b      	ldrb	r3, [r3, #0]
 8009d7a:	041b      	lsls	r3, r3, #16
 8009d7c:	431a      	orrs	r2, r3
 8009d7e:	687b      	ldr	r3, [r7, #4]
 8009d80:	3302      	adds	r3, #2
 8009d82:	781b      	ldrb	r3, [r3, #0]
 8009d84:	021b      	lsls	r3, r3, #8
 8009d86:	4313      	orrs	r3, r2
        | ((int32_t)big8[3]);
 8009d88:	687a      	ldr	r2, [r7, #4]
 8009d8a:	3203      	adds	r2, #3
 8009d8c:	7812      	ldrb	r2, [r2, #0]
    x = ((int32_t)big8[0] << 24) | ((int32_t)big8[1] << 16) | ((int32_t)big8[2] << 8)
 8009d8e:	4313      	orrs	r3, r2
 8009d90:	60fb      	str	r3, [r7, #12]
    return x;
 8009d92:	68fb      	ldr	r3, [r7, #12]
}
 8009d94:	4618      	mov	r0, r3
 8009d96:	3714      	adds	r7, #20
 8009d98:	46bd      	mov	sp, r7
 8009d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d9e:	4770      	bx	lr

08009da0 <inv_icm20948_load_firmware>:

/** Loads the dmp firmware for the icm20948 part.
* @param[in] dmp_image_sram Load DMP3 image from SRAM.
*/
int inv_icm20948_load_firmware(struct inv_icm20948 * s, const unsigned char *dmp3_image, unsigned int dmp3_image_size)
{
 8009da0:	b580      	push	{r7, lr}
 8009da2:	b084      	sub	sp, #16
 8009da4:	af00      	add	r7, sp, #0
 8009da6:	60f8      	str	r0, [r7, #12]
 8009da8:	60b9      	str	r1, [r7, #8]
 8009daa:	607a      	str	r2, [r7, #4]
	return inv_icm20948_firmware_load(s, dmp3_image, dmp3_image_size, DMP_LOAD_START);
 8009dac:	687b      	ldr	r3, [r7, #4]
 8009dae:	b29a      	uxth	r2, r3
 8009db0:	2390      	movs	r3, #144	@ 0x90
 8009db2:	68b9      	ldr	r1, [r7, #8]
 8009db4:	68f8      	ldr	r0, [r7, #12]
 8009db6:	f000 ff4a 	bl	800ac4e <inv_icm20948_firmware_load>
 8009dba:	4603      	mov	r3, r0
}
 8009dbc:	4618      	mov	r0, r3
 8009dbe:	3710      	adds	r7, #16
 8009dc0:	46bd      	mov	sp, r7
 8009dc2:	bd80      	pop	{r7, pc}

08009dc4 <inv_icm20948_get_dmp_start_address>:

/** Loads the dmp firmware for the icm20948 part.
* @param[out] dmp_cnfg The config item
*/
void inv_icm20948_get_dmp_start_address(struct inv_icm20948 * s, unsigned short *dmp_cnfg)
{
 8009dc4:	b480      	push	{r7}
 8009dc6:	b083      	sub	sp, #12
 8009dc8:	af00      	add	r7, sp, #0
 8009dca:	6078      	str	r0, [r7, #4]
 8009dcc:	6039      	str	r1, [r7, #0]

	(void)s;

	*dmp_cnfg = DMP_START_ADDRESS;
 8009dce:	683b      	ldr	r3, [r7, #0]
 8009dd0:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8009dd4:	801a      	strh	r2, [r3, #0]
}
 8009dd6:	bf00      	nop
 8009dd8:	370c      	adds	r7, #12
 8009dda:	46bd      	mov	sp, r7
 8009ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009de0:	4770      	bx	lr

08009de2 <dmp_icm20948_set_data_output_control1>:
*	PED_STEPDET_SET		0x0010 - timestamp when each step is detected
*	HEADER2_SET			0x0008 - enable/disable data output in data output control register 2
*	PED_STEPIND_SET		0x0007 - number of steps detected will be attached to the 3 least significant bits of header
*/
int dmp_icm20948_set_data_output_control1(struct inv_icm20948 * s, int output_mask)
{
 8009de2:	b580      	push	{r7, lr}
 8009de4:	b084      	sub	sp, #16
 8009de6:	af00      	add	r7, sp, #0
 8009de8:	6078      	str	r0, [r7, #4]
 8009dea:	6039      	str	r1, [r7, #0]
  
    int result;
    unsigned char data_output_control_reg1[2];
    
    data_output_control_reg1[0] = (unsigned char)(output_mask >> 8);
 8009dec:	683b      	ldr	r3, [r7, #0]
 8009dee:	121b      	asrs	r3, r3, #8
 8009df0:	b2db      	uxtb	r3, r3
 8009df2:	723b      	strb	r3, [r7, #8]
    data_output_control_reg1[1] = (unsigned char)(output_mask & 0xff);
 8009df4:	683b      	ldr	r3, [r7, #0]
 8009df6:	b2db      	uxtb	r3, r3
 8009df8:	727b      	strb	r3, [r7, #9]

    result = inv_icm20948_write_mems(s, DATA_OUT_CTL1, 2, data_output_control_reg1);
 8009dfa:	f107 0308 	add.w	r3, r7, #8
 8009dfe:	2202      	movs	r2, #2
 8009e00:	2140      	movs	r1, #64	@ 0x40
 8009e02:	6878      	ldr	r0, [r7, #4]
 8009e04:	f005 fa1b 	bl	800f23e <inv_icm20948_write_mems>
 8009e08:	60f8      	str	r0, [r7, #12]

    return result;
 8009e0a:	68fb      	ldr	r3, [r7, #12]
}
 8009e0c:	4618      	mov	r0, r3
 8009e0e:	3710      	adds	r7, #16
 8009e10:	46bd      	mov	sp, r7
 8009e12:	bd80      	pop	{r7, pc}

08009e14 <dmp_icm20948_set_data_output_control2>:
*	GYRO_ACCURACY_SET	0x2000 - gyro accuracy when changes, HEADER2_SET also needs to be set in data output control regsiter 1
*	CPASS_ACCURACY_SET	0x1000 - compass accuracy when changes, HEADER2_SET also needs to be set in data output control regsiter 1
*	BATCH_MODE_EN		0x0100 - enable batching
*/
int dmp_icm20948_set_data_output_control2(struct inv_icm20948 * s, int output_mask)
{
 8009e14:	b580      	push	{r7, lr}
 8009e16:	b084      	sub	sp, #16
 8009e18:	af00      	add	r7, sp, #0
 8009e1a:	6078      	str	r0, [r7, #4]
 8009e1c:	6039      	str	r1, [r7, #0]
    int result;
	static unsigned char data_output_control_reg2[2]={0};
    
    data_output_control_reg2[0] = (unsigned char)(output_mask >> 8);
 8009e1e:	683b      	ldr	r3, [r7, #0]
 8009e20:	121b      	asrs	r3, r3, #8
 8009e22:	b2da      	uxtb	r2, r3
 8009e24:	4b08      	ldr	r3, [pc, #32]	@ (8009e48 <dmp_icm20948_set_data_output_control2+0x34>)
 8009e26:	701a      	strb	r2, [r3, #0]
    data_output_control_reg2[1] = (unsigned char)(output_mask & 0xff);
 8009e28:	683b      	ldr	r3, [r7, #0]
 8009e2a:	b2da      	uxtb	r2, r3
 8009e2c:	4b06      	ldr	r3, [pc, #24]	@ (8009e48 <dmp_icm20948_set_data_output_control2+0x34>)
 8009e2e:	705a      	strb	r2, [r3, #1]

    result = inv_icm20948_write_mems(s, DATA_OUT_CTL2, 2, data_output_control_reg2);
 8009e30:	4b05      	ldr	r3, [pc, #20]	@ (8009e48 <dmp_icm20948_set_data_output_control2+0x34>)
 8009e32:	2202      	movs	r2, #2
 8009e34:	2142      	movs	r1, #66	@ 0x42
 8009e36:	6878      	ldr	r0, [r7, #4]
 8009e38:	f005 fa01 	bl	800f23e <inv_icm20948_write_mems>
 8009e3c:	60f8      	str	r0, [r7, #12]

    return result;
 8009e3e:	68fb      	ldr	r3, [r7, #12]
}
 8009e40:	4618      	mov	r0, r3
 8009e42:	3710      	adds	r7, #16
 8009e44:	46bd      	mov	sp, r7
 8009e46:	bd80      	pop	{r7, pc}
 8009e48:	20001284 	.word	0x20001284

08009e4c <dmp_icm20948_reset_control_registers>:
/**
* Clears all output control registers:
*	data output control register 1, data output control register 2, data interrupt control register, motion event control regsiter, data ready status register
*/
int dmp_icm20948_reset_control_registers(struct inv_icm20948 * s)
{
 8009e4c:	b580      	push	{r7, lr}
 8009e4e:	b084      	sub	sp, #16
 8009e50:	af00      	add	r7, sp, #0
 8009e52:	6078      	str	r0, [r7, #4]
    int result;
    unsigned char data[4]={0};
 8009e54:	2300      	movs	r3, #0
 8009e56:	60bb      	str	r3, [r7, #8]
    
    //reset data output control registers
    result = inv_icm20948_write_mems(s, DATA_OUT_CTL1, 2, &data[0]);
 8009e58:	f107 0308 	add.w	r3, r7, #8
 8009e5c:	2202      	movs	r2, #2
 8009e5e:	2140      	movs	r1, #64	@ 0x40
 8009e60:	6878      	ldr	r0, [r7, #4]
 8009e62:	f005 f9ec 	bl	800f23e <inv_icm20948_write_mems>
 8009e66:	60f8      	str	r0, [r7, #12]
    result += inv_icm20948_write_mems(s, DATA_OUT_CTL2, 2, &data[0]);
 8009e68:	f107 0308 	add.w	r3, r7, #8
 8009e6c:	2202      	movs	r2, #2
 8009e6e:	2142      	movs	r1, #66	@ 0x42
 8009e70:	6878      	ldr	r0, [r7, #4]
 8009e72:	f005 f9e4 	bl	800f23e <inv_icm20948_write_mems>
 8009e76:	4602      	mov	r2, r0
 8009e78:	68fb      	ldr	r3, [r7, #12]
 8009e7a:	4413      	add	r3, r2
 8009e7c:	60fb      	str	r3, [r7, #12]

	//reset data interrupt control register
    result += inv_icm20948_write_mems(s, DATA_INTR_CTL, 2, &data[0]);
 8009e7e:	f107 0308 	add.w	r3, r7, #8
 8009e82:	2202      	movs	r2, #2
 8009e84:	214c      	movs	r1, #76	@ 0x4c
 8009e86:	6878      	ldr	r0, [r7, #4]
 8009e88:	f005 f9d9 	bl	800f23e <inv_icm20948_write_mems>
 8009e8c:	4602      	mov	r2, r0
 8009e8e:	68fb      	ldr	r3, [r7, #12]
 8009e90:	4413      	add	r3, r2
 8009e92:	60fb      	str	r3, [r7, #12]

    //reset motion event control register
    result += inv_icm20948_write_mems(s, MOTION_EVENT_CTL, 2, &data[0]);
 8009e94:	f107 0308 	add.w	r3, r7, #8
 8009e98:	2202      	movs	r2, #2
 8009e9a:	214e      	movs	r1, #78	@ 0x4e
 8009e9c:	6878      	ldr	r0, [r7, #4]
 8009e9e:	f005 f9ce 	bl	800f23e <inv_icm20948_write_mems>
 8009ea2:	4602      	mov	r2, r0
 8009ea4:	68fb      	ldr	r3, [r7, #12]
 8009ea6:	4413      	add	r3, r2
 8009ea8:	60fb      	str	r3, [r7, #12]

    //reset data ready status register
    result += inv_icm20948_write_mems(s, DATA_RDY_STATUS, 2, &data[0]);
 8009eaa:	f107 0308 	add.w	r3, r7, #8
 8009eae:	2202      	movs	r2, #2
 8009eb0:	218a      	movs	r1, #138	@ 0x8a
 8009eb2:	6878      	ldr	r0, [r7, #4]
 8009eb4:	f005 f9c3 	bl	800f23e <inv_icm20948_write_mems>
 8009eb8:	4602      	mov	r2, r0
 8009eba:	68fb      	ldr	r3, [r7, #12]
 8009ebc:	4413      	add	r3, r2
 8009ebe:	60fb      	str	r3, [r7, #12]
	//result += inv_icm20948_write_mems(s, DATA_RDY_STATUS, 2, inv_icm20948_convert_int16_to_big8(3, data)); //fixme

    if (result) 
 8009ec0:	68fb      	ldr	r3, [r7, #12]
 8009ec2:	2b00      	cmp	r3, #0
 8009ec4:	d001      	beq.n	8009eca <dmp_icm20948_reset_control_registers+0x7e>
        return result;
 8009ec6:	68fb      	ldr	r3, [r7, #12]
 8009ec8:	e000      	b.n	8009ecc <dmp_icm20948_reset_control_registers+0x80>

	return 0;
 8009eca:	2300      	movs	r3, #0
}
 8009ecc:	4618      	mov	r0, r3
 8009ece:	3710      	adds	r7, #16
 8009ed0:	46bd      	mov	sp, r7
 8009ed2:	bd80      	pop	{r7, pc}

08009ed4 <dmp_icm20948_set_data_interrupt_control>:
*	PED_STEPDET_SET		0x0010 - timestamp when each step is detected
*	HEADER2_SET			0x0008 - data output defined in data output control register 2
*	PED_STEPIND_SET		0x0007 - number of steps detected will be attached to the 3 least significant bits of header
*/
int dmp_icm20948_set_data_interrupt_control(struct inv_icm20948 * s, uint32_t interrupt_ctl)
{
 8009ed4:	b580      	push	{r7, lr}
 8009ed6:	b084      	sub	sp, #16
 8009ed8:	af00      	add	r7, sp, #0
 8009eda:	6078      	str	r0, [r7, #4]
 8009edc:	6039      	str	r1, [r7, #0]
	int result;
    unsigned char big8[2]={0};
 8009ede:	2300      	movs	r3, #0
 8009ee0:	813b      	strh	r3, [r7, #8]

    result = inv_icm20948_write_mems(s, DATA_INTR_CTL, 2, inv_icm20948_convert_int16_to_big8(interrupt_ctl, big8));
 8009ee2:	683b      	ldr	r3, [r7, #0]
 8009ee4:	b21b      	sxth	r3, r3
 8009ee6:	f107 0208 	add.w	r2, r7, #8
 8009eea:	4611      	mov	r1, r2
 8009eec:	4618      	mov	r0, r3
 8009eee:	f7ff feff 	bl	8009cf0 <inv_icm20948_convert_int16_to_big8>
 8009ef2:	4603      	mov	r3, r0
 8009ef4:	2202      	movs	r2, #2
 8009ef6:	214c      	movs	r1, #76	@ 0x4c
 8009ef8:	6878      	ldr	r0, [r7, #4]
 8009efa:	f005 f9a0 	bl	800f23e <inv_icm20948_write_mems>
 8009efe:	60f8      	str	r0, [r7, #12]

    if (result) 
 8009f00:	68fb      	ldr	r3, [r7, #12]
 8009f02:	2b00      	cmp	r3, #0
 8009f04:	d001      	beq.n	8009f0a <dmp_icm20948_set_data_interrupt_control+0x36>
        return result;
 8009f06:	68fb      	ldr	r3, [r7, #12]
 8009f08:	e000      	b.n	8009f0c <dmp_icm20948_set_data_interrupt_control+0x38>

	return 0;
 8009f0a:	2300      	movs	r3, #0
}
 8009f0c:	4618      	mov	r0, r3
 8009f0e:	3710      	adds	r7, #16
 8009f10:	46bd      	mov	sp, r7
 8009f12:	bd80      	pop	{r7, pc}

08009f14 <dmp_icm20948_set_FIFO_watermark>:
/**
* Sets FIFO watermark. DMP will send FIFO interrupt if FIFO count > FIFO watermark
* @param[in] fifo_wm	FIFO watermark set to 80% of actual FIFO size by default
*/
int dmp_icm20948_set_FIFO_watermark(struct inv_icm20948 * s, unsigned short fifo_wm)
{
 8009f14:	b580      	push	{r7, lr}
 8009f16:	b084      	sub	sp, #16
 8009f18:	af00      	add	r7, sp, #0
 8009f1a:	6078      	str	r0, [r7, #4]
 8009f1c:	460b      	mov	r3, r1
 8009f1e:	807b      	strh	r3, [r7, #2]
    int result;
	unsigned char big8[2]={0};
 8009f20:	2300      	movs	r3, #0
 8009f22:	813b      	strh	r3, [r7, #8]

	result = inv_icm20948_write_mems(s, FIFO_WATERMARK, 2, inv_icm20948_convert_int16_to_big8(fifo_wm,big8));
 8009f24:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8009f28:	f107 0208 	add.w	r2, r7, #8
 8009f2c:	4611      	mov	r1, r2
 8009f2e:	4618      	mov	r0, r3
 8009f30:	f7ff fede 	bl	8009cf0 <inv_icm20948_convert_int16_to_big8>
 8009f34:	4603      	mov	r3, r0
 8009f36:	2202      	movs	r2, #2
 8009f38:	f44f 71ff 	mov.w	r1, #510	@ 0x1fe
 8009f3c:	6878      	ldr	r0, [r7, #4]
 8009f3e:	f005 f97e 	bl	800f23e <inv_icm20948_write_mems>
 8009f42:	60f8      	str	r0, [r7, #12]

	if (result)
 8009f44:	68fb      	ldr	r3, [r7, #12]
 8009f46:	2b00      	cmp	r3, #0
 8009f48:	d001      	beq.n	8009f4e <dmp_icm20948_set_FIFO_watermark+0x3a>
        return result;
 8009f4a:	68fb      	ldr	r3, [r7, #12]
 8009f4c:	e000      	b.n	8009f50 <dmp_icm20948_set_FIFO_watermark+0x3c>

	return 0;
 8009f4e:	2300      	movs	r3, #0
}
 8009f50:	4618      	mov	r0, r3
 8009f52:	3710      	adds	r7, #16
 8009f54:	46bd      	mov	sp, r7
 8009f56:	bd80      	pop	{r7, pc}

08009f58 <dmp_icm20948_set_data_rdy_status>:
*	gyro samples available		0x1
*	accel samples available		0x2
*	secondary samples available	0x8
*/
int dmp_icm20948_set_data_rdy_status(struct inv_icm20948 * s, unsigned short data_rdy)
{
 8009f58:	b580      	push	{r7, lr}
 8009f5a:	b084      	sub	sp, #16
 8009f5c:	af00      	add	r7, sp, #0
 8009f5e:	6078      	str	r0, [r7, #4]
 8009f60:	460b      	mov	r3, r1
 8009f62:	807b      	strh	r3, [r7, #2]
	int result;
    unsigned char big8[2]={0};
 8009f64:	2300      	movs	r3, #0
 8009f66:	813b      	strh	r3, [r7, #8]

    result = inv_icm20948_write_mems(s, DATA_RDY_STATUS, 2, inv_icm20948_convert_int16_to_big8(data_rdy, big8));
 8009f68:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8009f6c:	f107 0208 	add.w	r2, r7, #8
 8009f70:	4611      	mov	r1, r2
 8009f72:	4618      	mov	r0, r3
 8009f74:	f7ff febc 	bl	8009cf0 <inv_icm20948_convert_int16_to_big8>
 8009f78:	4603      	mov	r3, r0
 8009f7a:	2202      	movs	r2, #2
 8009f7c:	218a      	movs	r1, #138	@ 0x8a
 8009f7e:	6878      	ldr	r0, [r7, #4]
 8009f80:	f005 f95d 	bl	800f23e <inv_icm20948_write_mems>
 8009f84:	60f8      	str	r0, [r7, #12]

    if (result) 
 8009f86:	68fb      	ldr	r3, [r7, #12]
 8009f88:	2b00      	cmp	r3, #0
 8009f8a:	d001      	beq.n	8009f90 <dmp_icm20948_set_data_rdy_status+0x38>
        return result;
 8009f8c:	68fb      	ldr	r3, [r7, #12]
 8009f8e:	e000      	b.n	8009f92 <dmp_icm20948_set_data_rdy_status+0x3a>

	return 0;
 8009f90:	2300      	movs	r3, #0
}
 8009f92:	4618      	mov	r0, r3
 8009f94:	3710      	adds	r7, #16
 8009f96:	46bd      	mov	sp, r7
 8009f98:	bd80      	pop	{r7, pc}

08009f9a <dmp_icm20948_set_motion_event_control>:
*	GEOMAG_EN			0x0008 - Geomag algorithm execution
*	BTS_LTS_EN          0x0004 - bring & look to see
*	BAC_ACCEL_ONLY_EN   0x0002 - run BAC as accel only
*/
int dmp_icm20948_set_motion_event_control(struct inv_icm20948 * s, unsigned short output_mask)
{
 8009f9a:	b580      	push	{r7, lr}
 8009f9c:	b084      	sub	sp, #16
 8009f9e:	af00      	add	r7, sp, #0
 8009fa0:	6078      	str	r0, [r7, #4]
 8009fa2:	460b      	mov	r3, r1
 8009fa4:	807b      	strh	r3, [r7, #2]
    int result;
    unsigned char motion_event_control_reg[2];
    
    motion_event_control_reg[0] = (unsigned char)(output_mask >> 8);
 8009fa6:	887b      	ldrh	r3, [r7, #2]
 8009fa8:	0a1b      	lsrs	r3, r3, #8
 8009faa:	b29b      	uxth	r3, r3
 8009fac:	b2db      	uxtb	r3, r3
 8009fae:	723b      	strb	r3, [r7, #8]
    motion_event_control_reg[1] = (unsigned char)(output_mask & 0xff);
 8009fb0:	887b      	ldrh	r3, [r7, #2]
 8009fb2:	b2db      	uxtb	r3, r3
 8009fb4:	727b      	strb	r3, [r7, #9]

    result = inv_icm20948_write_mems(s, MOTION_EVENT_CTL, 2, motion_event_control_reg);
 8009fb6:	f107 0308 	add.w	r3, r7, #8
 8009fba:	2202      	movs	r2, #2
 8009fbc:	214e      	movs	r1, #78	@ 0x4e
 8009fbe:	6878      	ldr	r0, [r7, #4]
 8009fc0:	f005 f93d 	bl	800f23e <inv_icm20948_write_mems>
 8009fc4:	60f8      	str	r0, [r7, #12]

    return result;
 8009fc6:	68fb      	ldr	r3, [r7, #12]
}
 8009fc8:	4618      	mov	r0, r3
 8009fca:	3710      	adds	r7, #16
 8009fcc:	46bd      	mov	sp, r7
 8009fce:	bd80      	pop	{r7, pc}

08009fd0 <dmp_icm20948_set_sensor_rate>:
*		INV_SENSOR_INVALID,
*	};					
* @param[in] divider	desired ODR = base engine rate/(divider + 1)
*/
int dmp_icm20948_set_sensor_rate(struct inv_icm20948 * s, int invSensor, short divider)
{
 8009fd0:	b590      	push	{r4, r7, lr}
 8009fd2:	b089      	sub	sp, #36	@ 0x24
 8009fd4:	af00      	add	r7, sp, #0
 8009fd6:	60f8      	str	r0, [r7, #12]
 8009fd8:	60b9      	str	r1, [r7, #8]
 8009fda:	4613      	mov	r3, r2
 8009fdc:	80fb      	strh	r3, [r7, #6]
	int result;
    unsigned char big8[2]={0};
 8009fde:	2300      	movs	r3, #0
 8009fe0:	82bb      	strh	r3, [r7, #20]
	int odr_addr = 0;
 8009fe2:	2300      	movs	r3, #0
 8009fe4:	61fb      	str	r3, [r7, #28]

    switch (invSensor) {
 8009fe6:	68bb      	ldr	r3, [r7, #8]
 8009fe8:	2b0c      	cmp	r3, #12
 8009fea:	d83e      	bhi.n	800a06a <dmp_icm20948_set_sensor_rate+0x9a>
 8009fec:	a201      	add	r2, pc, #4	@ (adr r2, 8009ff4 <dmp_icm20948_set_sensor_rate+0x24>)
 8009fee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009ff2:	bf00      	nop
 8009ff4:	0800a029 	.word	0x0800a029
 8009ff8:	0800a02f 	.word	0x0800a02f
 8009ffc:	0800a06b 	.word	0x0800a06b
 800a000:	0800a035 	.word	0x0800a035
 800a004:	0800a03b 	.word	0x0800a03b
 800a008:	0800a041 	.word	0x0800a041
 800a00c:	0800a047 	.word	0x0800a047
 800a010:	0800a04d 	.word	0x0800a04d
 800a014:	0800a053 	.word	0x0800a053
 800a018:	0800a059 	.word	0x0800a059
 800a01c:	0800a05f 	.word	0x0800a05f
 800a020:	0800a065 	.word	0x0800a065
 800a024:	0800a06b 	.word	0x0800a06b
		case INV_SENSOR_ACCEL:
			odr_addr = ODR_ACCEL;
 800a028:	23be      	movs	r3, #190	@ 0xbe
 800a02a:	61fb      	str	r3, [r7, #28]
			break;
 800a02c:	e01d      	b.n	800a06a <dmp_icm20948_set_sensor_rate+0x9a>
		case INV_SENSOR_GYRO:
			odr_addr = ODR_GYRO;
 800a02e:	23ba      	movs	r3, #186	@ 0xba
 800a030:	61fb      	str	r3, [r7, #28]
			break;
 800a032:	e01a      	b.n	800a06a <dmp_icm20948_set_sensor_rate+0x9a>
		case INV_SENSOR_COMPASS:
			odr_addr = ODR_CPASS;
 800a034:	23b6      	movs	r3, #182	@ 0xb6
 800a036:	61fb      	str	r3, [r7, #28]
			break;
 800a038:	e017      	b.n	800a06a <dmp_icm20948_set_sensor_rate+0x9a>
		case INV_SENSOR_ALS:
			odr_addr = ODR_ALS;
 800a03a:	23b2      	movs	r3, #178	@ 0xb2
 800a03c:	61fb      	str	r3, [r7, #28]
			break;
 800a03e:	e014      	b.n	800a06a <dmp_icm20948_set_sensor_rate+0x9a>
		case INV_SENSOR_SIXQ:
			odr_addr = ODR_QUAT6;
 800a040:	23ac      	movs	r3, #172	@ 0xac
 800a042:	61fb      	str	r3, [r7, #28]
			break;
 800a044:	e011      	b.n	800a06a <dmp_icm20948_set_sensor_rate+0x9a>
		case INV_SENSOR_NINEQ:
			odr_addr = ODR_QUAT9;
 800a046:	23a8      	movs	r3, #168	@ 0xa8
 800a048:	61fb      	str	r3, [r7, #28]
			break;
 800a04a:	e00e      	b.n	800a06a <dmp_icm20948_set_sensor_rate+0x9a>
		case INV_SENSOR_GEOMAG:
			odr_addr = ODR_GEOMAG;
 800a04c:	23a0      	movs	r3, #160	@ 0xa0
 800a04e:	61fb      	str	r3, [r7, #28]
			break;
 800a050:	e00b      	b.n	800a06a <dmp_icm20948_set_sensor_rate+0x9a>
		case INV_SENSOR_PEDQ:
			odr_addr = ODR_PQUAT6;
 800a052:	23a4      	movs	r3, #164	@ 0xa4
 800a054:	61fb      	str	r3, [r7, #28]
			break;
 800a056:	e008      	b.n	800a06a <dmp_icm20948_set_sensor_rate+0x9a>
		case INV_SENSOR_PRESSURE:
			odr_addr = ODR_PRESSURE;
 800a058:	23bc      	movs	r3, #188	@ 0xbc
 800a05a:	61fb      	str	r3, [r7, #28]
			break;
 800a05c:	e005      	b.n	800a06a <dmp_icm20948_set_sensor_rate+0x9a>
		case INV_SENSOR_CALIB_GYRO:
			odr_addr = ODR_GYRO_CALIBR;
 800a05e:	23b8      	movs	r3, #184	@ 0xb8
 800a060:	61fb      	str	r3, [r7, #28]
			break;
 800a062:	e002      	b.n	800a06a <dmp_icm20948_set_sensor_rate+0x9a>
		case INV_SENSOR_CALIB_COMPASS:
			odr_addr = ODR_CPASS_CALIBR;
 800a064:	23b4      	movs	r3, #180	@ 0xb4
 800a066:	61fb      	str	r3, [r7, #28]
			break;
 800a068:	bf00      	nop
		case INV_SENSOR_STEP_COUNTER:
			//odr_addr = PED_RATE + 2; //PED_RATE is a 4-byte address but only writing 2 bytes here
			break;
    }	

    result = inv_icm20948_write_mems(s, odr_addr, 2, inv_icm20948_convert_int16_to_big8(divider, big8));
 800a06a:	69fb      	ldr	r3, [r7, #28]
 800a06c:	b29c      	uxth	r4, r3
 800a06e:	f107 0214 	add.w	r2, r7, #20
 800a072:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800a076:	4611      	mov	r1, r2
 800a078:	4618      	mov	r0, r3
 800a07a:	f7ff fe39 	bl	8009cf0 <inv_icm20948_convert_int16_to_big8>
 800a07e:	4603      	mov	r3, r0
 800a080:	2202      	movs	r2, #2
 800a082:	4621      	mov	r1, r4
 800a084:	68f8      	ldr	r0, [r7, #12]
 800a086:	f005 f8da 	bl	800f23e <inv_icm20948_write_mems>
 800a08a:	61b8      	str	r0, [r7, #24]

	if (result)
 800a08c:	69bb      	ldr	r3, [r7, #24]
 800a08e:	2b00      	cmp	r3, #0
 800a090:	d001      	beq.n	800a096 <dmp_icm20948_set_sensor_rate+0xc6>
        return result;
 800a092:	69bb      	ldr	r3, [r7, #24]
 800a094:	e000      	b.n	800a098 <dmp_icm20948_set_sensor_rate+0xc8>

	return 0;
 800a096:	2300      	movs	r3, #0
}
 800a098:	4618      	mov	r0, r3
 800a09a:	3724      	adds	r7, #36	@ 0x24
 800a09c:	46bd      	mov	sp, r7
 800a09e:	bd90      	pop	{r4, r7, pc}

0800a0a0 <dmp_icm20948_set_batchmode_params>:
*	BIT 1 set: 2 - tie to accel
*	BIT 2 set: 4 - tie to pressure in Diamond
*	BIT 3 set: 8 - tie to secondary
*/
int dmp_icm20948_set_batchmode_params(struct inv_icm20948 * s, unsigned int thld, short mask)
{
 800a0a0:	b580      	push	{r7, lr}
 800a0a2:	b088      	sub	sp, #32
 800a0a4:	af00      	add	r7, sp, #0
 800a0a6:	60f8      	str	r0, [r7, #12]
 800a0a8:	60b9      	str	r1, [r7, #8]
 800a0aa:	4613      	mov	r3, r2
 800a0ac:	80fb      	strh	r3, [r7, #6]
    int result;
	unsigned char big8[4]={0};
 800a0ae:	2300      	movs	r3, #0
 800a0b0:	61bb      	str	r3, [r7, #24]
	unsigned char data[2]={0};
 800a0b2:	2300      	movs	r3, #0
 800a0b4:	82bb      	strh	r3, [r7, #20]

	result = inv_icm20948_write_mems(s, BM_BATCH_CNTR, 4, big8);
 800a0b6:	f107 0318 	add.w	r3, r7, #24
 800a0ba:	2204      	movs	r2, #4
 800a0bc:	f44f 71d8 	mov.w	r1, #432	@ 0x1b0
 800a0c0:	68f8      	ldr	r0, [r7, #12]
 800a0c2:	f005 f8bc 	bl	800f23e <inv_icm20948_write_mems>
 800a0c6:	61f8      	str	r0, [r7, #28]
	result += inv_icm20948_write_mems(s, BM_BATCH_THLD, 4, inv_icm20948_convert_int32_to_big8(thld,big8));
 800a0c8:	68bb      	ldr	r3, [r7, #8]
 800a0ca:	f107 0218 	add.w	r2, r7, #24
 800a0ce:	4611      	mov	r1, r2
 800a0d0:	4618      	mov	r0, r3
 800a0d2:	f7ff fe26 	bl	8009d22 <inv_icm20948_convert_int32_to_big8>
 800a0d6:	4603      	mov	r3, r0
 800a0d8:	2204      	movs	r2, #4
 800a0da:	f44f 719e 	mov.w	r1, #316	@ 0x13c
 800a0de:	68f8      	ldr	r0, [r7, #12]
 800a0e0:	f005 f8ad 	bl	800f23e <inv_icm20948_write_mems>
 800a0e4:	4602      	mov	r2, r0
 800a0e6:	69fb      	ldr	r3, [r7, #28]
 800a0e8:	4413      	add	r3, r2
 800a0ea:	61fb      	str	r3, [r7, #28]
	result += inv_icm20948_write_mems(s, BM_BATCH_MASK, 2, inv_icm20948_convert_int16_to_big8(mask,data));
 800a0ec:	f107 0214 	add.w	r2, r7, #20
 800a0f0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800a0f4:	4611      	mov	r1, r2
 800a0f6:	4618      	mov	r0, r3
 800a0f8:	f7ff fdfa 	bl	8009cf0 <inv_icm20948_convert_int16_to_big8>
 800a0fc:	4603      	mov	r3, r0
 800a0fe:	2202      	movs	r2, #2
 800a100:	f44f 71af 	mov.w	r1, #350	@ 0x15e
 800a104:	68f8      	ldr	r0, [r7, #12]
 800a106:	f005 f89a 	bl	800f23e <inv_icm20948_write_mems>
 800a10a:	4602      	mov	r2, r0
 800a10c:	69fb      	ldr	r3, [r7, #28]
 800a10e:	4413      	add	r3, r2
 800a110:	61fb      	str	r3, [r7, #28]

	if (result)
 800a112:	69fb      	ldr	r3, [r7, #28]
 800a114:	2b00      	cmp	r3, #0
 800a116:	d001      	beq.n	800a11c <dmp_icm20948_set_batchmode_params+0x7c>
        return result;
 800a118:	69fb      	ldr	r3, [r7, #28]
 800a11a:	e000      	b.n	800a11e <dmp_icm20948_set_batchmode_params+0x7e>

	return 0;
 800a11c:	2300      	movs	r3, #0
}
 800a11e:	4618      	mov	r0, r3
 800a120:	3720      	adds	r7, #32
 800a122:	46bd      	mov	sp, r7
 800a124:	bd80      	pop	{r7, pc}

0800a126 <dmp_icm20948_set_bias_acc>:
*	[0] accel_x
*	[1] accel_y
*	[2] accel_z
*/
int dmp_icm20948_set_bias_acc(struct inv_icm20948 * s, int *bias)
{
 800a126:	b580      	push	{r7, lr}
 800a128:	b084      	sub	sp, #16
 800a12a:	af00      	add	r7, sp, #0
 800a12c:	6078      	str	r0, [r7, #4]
 800a12e:	6039      	str	r1, [r7, #0]
	int result;
	unsigned char big8[4]={0};
 800a130:	2300      	movs	r3, #0
 800a132:	60bb      	str	r3, [r7, #8]

	result = inv_icm20948_write_mems(s, ACCEL_BIAS_X, 4, inv_icm20948_convert_int32_to_big8(bias[0], big8));
 800a134:	683b      	ldr	r3, [r7, #0]
 800a136:	681b      	ldr	r3, [r3, #0]
 800a138:	f107 0208 	add.w	r2, r7, #8
 800a13c:	4611      	mov	r1, r2
 800a13e:	4618      	mov	r0, r3
 800a140:	f7ff fdef 	bl	8009d22 <inv_icm20948_convert_int32_to_big8>
 800a144:	4603      	mov	r3, r0
 800a146:	2204      	movs	r2, #4
 800a148:	f240 61e4 	movw	r1, #1764	@ 0x6e4
 800a14c:	6878      	ldr	r0, [r7, #4]
 800a14e:	f005 f876 	bl	800f23e <inv_icm20948_write_mems>
 800a152:	60f8      	str	r0, [r7, #12]
	result += inv_icm20948_write_mems(s, ACCEL_BIAS_Y, 4, inv_icm20948_convert_int32_to_big8(bias[1], big8));
 800a154:	683b      	ldr	r3, [r7, #0]
 800a156:	3304      	adds	r3, #4
 800a158:	681b      	ldr	r3, [r3, #0]
 800a15a:	f107 0208 	add.w	r2, r7, #8
 800a15e:	4611      	mov	r1, r2
 800a160:	4618      	mov	r0, r3
 800a162:	f7ff fdde 	bl	8009d22 <inv_icm20948_convert_int32_to_big8>
 800a166:	4603      	mov	r3, r0
 800a168:	2204      	movs	r2, #4
 800a16a:	f44f 61dd 	mov.w	r1, #1768	@ 0x6e8
 800a16e:	6878      	ldr	r0, [r7, #4]
 800a170:	f005 f865 	bl	800f23e <inv_icm20948_write_mems>
 800a174:	4602      	mov	r2, r0
 800a176:	68fb      	ldr	r3, [r7, #12]
 800a178:	4413      	add	r3, r2
 800a17a:	60fb      	str	r3, [r7, #12]
	result += inv_icm20948_write_mems(s, ACCEL_BIAS_Z, 4, inv_icm20948_convert_int32_to_big8(bias[2], big8));
 800a17c:	683b      	ldr	r3, [r7, #0]
 800a17e:	3308      	adds	r3, #8
 800a180:	681b      	ldr	r3, [r3, #0]
 800a182:	f107 0208 	add.w	r2, r7, #8
 800a186:	4611      	mov	r1, r2
 800a188:	4618      	mov	r0, r3
 800a18a:	f7ff fdca 	bl	8009d22 <inv_icm20948_convert_int32_to_big8>
 800a18e:	4603      	mov	r3, r0
 800a190:	2204      	movs	r2, #4
 800a192:	f240 61ec 	movw	r1, #1772	@ 0x6ec
 800a196:	6878      	ldr	r0, [r7, #4]
 800a198:	f005 f851 	bl	800f23e <inv_icm20948_write_mems>
 800a19c:	4602      	mov	r2, r0
 800a19e:	68fb      	ldr	r3, [r7, #12]
 800a1a0:	4413      	add	r3, r2
 800a1a2:	60fb      	str	r3, [r7, #12]
	
	if (result)
 800a1a4:	68fb      	ldr	r3, [r7, #12]
 800a1a6:	2b00      	cmp	r3, #0
 800a1a8:	d001      	beq.n	800a1ae <dmp_icm20948_set_bias_acc+0x88>
		return result;
 800a1aa:	68fb      	ldr	r3, [r7, #12]
 800a1ac:	e000      	b.n	800a1b0 <dmp_icm20948_set_bias_acc+0x8a>

	return 0; 
 800a1ae:	2300      	movs	r3, #0
}
 800a1b0:	4618      	mov	r0, r3
 800a1b2:	3710      	adds	r7, #16
 800a1b4:	46bd      	mov	sp, r7
 800a1b6:	bd80      	pop	{r7, pc}

0800a1b8 <dmp_icm20948_set_bias_gyr>:
*	[0] gyro_x
*	[1] gyro_y
*	[2] gyro_z
*/
int dmp_icm20948_set_bias_gyr(struct inv_icm20948 * s, int *bias)
{
 800a1b8:	b580      	push	{r7, lr}
 800a1ba:	b084      	sub	sp, #16
 800a1bc:	af00      	add	r7, sp, #0
 800a1be:	6078      	str	r0, [r7, #4]
 800a1c0:	6039      	str	r1, [r7, #0]
	int result;
	unsigned char big8[4]={0};
 800a1c2:	2300      	movs	r3, #0
 800a1c4:	60bb      	str	r3, [r7, #8]

	result = inv_icm20948_write_mems(s, GYRO_BIAS_X, 4, inv_icm20948_convert_int32_to_big8(bias[0], big8));
 800a1c6:	683b      	ldr	r3, [r7, #0]
 800a1c8:	681b      	ldr	r3, [r3, #0]
 800a1ca:	f107 0208 	add.w	r2, r7, #8
 800a1ce:	4611      	mov	r1, r2
 800a1d0:	4618      	mov	r0, r3
 800a1d2:	f7ff fda6 	bl	8009d22 <inv_icm20948_convert_int32_to_big8>
 800a1d6:	4603      	mov	r3, r0
 800a1d8:	2204      	movs	r2, #4
 800a1da:	f640 01b4 	movw	r1, #2228	@ 0x8b4
 800a1de:	6878      	ldr	r0, [r7, #4]
 800a1e0:	f005 f82d 	bl	800f23e <inv_icm20948_write_mems>
 800a1e4:	60f8      	str	r0, [r7, #12]
	result += inv_icm20948_write_mems(s, GYRO_BIAS_Y, 4, inv_icm20948_convert_int32_to_big8(bias[1], big8));
 800a1e6:	683b      	ldr	r3, [r7, #0]
 800a1e8:	3304      	adds	r3, #4
 800a1ea:	681b      	ldr	r3, [r3, #0]
 800a1ec:	f107 0208 	add.w	r2, r7, #8
 800a1f0:	4611      	mov	r1, r2
 800a1f2:	4618      	mov	r0, r3
 800a1f4:	f7ff fd95 	bl	8009d22 <inv_icm20948_convert_int32_to_big8>
 800a1f8:	4603      	mov	r3, r0
 800a1fa:	2204      	movs	r2, #4
 800a1fc:	f640 01b8 	movw	r1, #2232	@ 0x8b8
 800a200:	6878      	ldr	r0, [r7, #4]
 800a202:	f005 f81c 	bl	800f23e <inv_icm20948_write_mems>
 800a206:	4602      	mov	r2, r0
 800a208:	68fb      	ldr	r3, [r7, #12]
 800a20a:	4413      	add	r3, r2
 800a20c:	60fb      	str	r3, [r7, #12]
	result += inv_icm20948_write_mems(s, GYRO_BIAS_Z, 4, inv_icm20948_convert_int32_to_big8(bias[2], big8));
 800a20e:	683b      	ldr	r3, [r7, #0]
 800a210:	3308      	adds	r3, #8
 800a212:	681b      	ldr	r3, [r3, #0]
 800a214:	f107 0208 	add.w	r2, r7, #8
 800a218:	4611      	mov	r1, r2
 800a21a:	4618      	mov	r0, r3
 800a21c:	f7ff fd81 	bl	8009d22 <inv_icm20948_convert_int32_to_big8>
 800a220:	4603      	mov	r3, r0
 800a222:	2204      	movs	r2, #4
 800a224:	f640 01bc 	movw	r1, #2236	@ 0x8bc
 800a228:	6878      	ldr	r0, [r7, #4]
 800a22a:	f005 f808 	bl	800f23e <inv_icm20948_write_mems>
 800a22e:	4602      	mov	r2, r0
 800a230:	68fb      	ldr	r3, [r7, #12]
 800a232:	4413      	add	r3, r2
 800a234:	60fb      	str	r3, [r7, #12]
	
	if (result)
 800a236:	68fb      	ldr	r3, [r7, #12]
 800a238:	2b00      	cmp	r3, #0
 800a23a:	d001      	beq.n	800a240 <dmp_icm20948_set_bias_gyr+0x88>
		return result;
 800a23c:	68fb      	ldr	r3, [r7, #12]
 800a23e:	e000      	b.n	800a242 <dmp_icm20948_set_bias_gyr+0x8a>

	return 0; 
 800a240:	2300      	movs	r3, #0
}
 800a242:	4618      	mov	r0, r3
 800a244:	3710      	adds	r7, #16
 800a246:	46bd      	mov	sp, r7
 800a248:	bd80      	pop	{r7, pc}

0800a24a <dmp_icm20948_set_bias_cmp>:
*	[0] compass_x
*	[1] compass_y
*	[2] compass_z
*/
int dmp_icm20948_set_bias_cmp(struct inv_icm20948 * s, int *bias)
{
 800a24a:	b580      	push	{r7, lr}
 800a24c:	b084      	sub	sp, #16
 800a24e:	af00      	add	r7, sp, #0
 800a250:	6078      	str	r0, [r7, #4]
 800a252:	6039      	str	r1, [r7, #0]
	int result;
	unsigned char big8[4]={0};
 800a254:	2300      	movs	r3, #0
 800a256:	60bb      	str	r3, [r7, #8]

	result = inv_icm20948_write_mems(s, CPASS_BIAS_X, 4, inv_icm20948_convert_int32_to_big8(bias[0], big8));
 800a258:	683b      	ldr	r3, [r7, #0]
 800a25a:	681b      	ldr	r3, [r3, #0]
 800a25c:	f107 0208 	add.w	r2, r7, #8
 800a260:	4611      	mov	r1, r2
 800a262:	4618      	mov	r0, r3
 800a264:	f7ff fd5d 	bl	8009d22 <inv_icm20948_convert_int32_to_big8>
 800a268:	4603      	mov	r3, r0
 800a26a:	2204      	movs	r2, #4
 800a26c:	f240 71e4 	movw	r1, #2020	@ 0x7e4
 800a270:	6878      	ldr	r0, [r7, #4]
 800a272:	f004 ffe4 	bl	800f23e <inv_icm20948_write_mems>
 800a276:	60f8      	str	r0, [r7, #12]
	result += inv_icm20948_write_mems(s, CPASS_BIAS_Y, 4, inv_icm20948_convert_int32_to_big8(bias[1], big8));
 800a278:	683b      	ldr	r3, [r7, #0]
 800a27a:	3304      	adds	r3, #4
 800a27c:	681b      	ldr	r3, [r3, #0]
 800a27e:	f107 0208 	add.w	r2, r7, #8
 800a282:	4611      	mov	r1, r2
 800a284:	4618      	mov	r0, r3
 800a286:	f7ff fd4c 	bl	8009d22 <inv_icm20948_convert_int32_to_big8>
 800a28a:	4603      	mov	r3, r0
 800a28c:	2204      	movs	r2, #4
 800a28e:	f44f 61fd 	mov.w	r1, #2024	@ 0x7e8
 800a292:	6878      	ldr	r0, [r7, #4]
 800a294:	f004 ffd3 	bl	800f23e <inv_icm20948_write_mems>
 800a298:	4602      	mov	r2, r0
 800a29a:	68fb      	ldr	r3, [r7, #12]
 800a29c:	4413      	add	r3, r2
 800a29e:	60fb      	str	r3, [r7, #12]
	result += inv_icm20948_write_mems(s, CPASS_BIAS_Z, 4, inv_icm20948_convert_int32_to_big8(bias[2], big8));
 800a2a0:	683b      	ldr	r3, [r7, #0]
 800a2a2:	3308      	adds	r3, #8
 800a2a4:	681b      	ldr	r3, [r3, #0]
 800a2a6:	f107 0208 	add.w	r2, r7, #8
 800a2aa:	4611      	mov	r1, r2
 800a2ac:	4618      	mov	r0, r3
 800a2ae:	f7ff fd38 	bl	8009d22 <inv_icm20948_convert_int32_to_big8>
 800a2b2:	4603      	mov	r3, r0
 800a2b4:	2204      	movs	r2, #4
 800a2b6:	f240 71ec 	movw	r1, #2028	@ 0x7ec
 800a2ba:	6878      	ldr	r0, [r7, #4]
 800a2bc:	f004 ffbf 	bl	800f23e <inv_icm20948_write_mems>
 800a2c0:	4602      	mov	r2, r0
 800a2c2:	68fb      	ldr	r3, [r7, #12]
 800a2c4:	4413      	add	r3, r2
 800a2c6:	60fb      	str	r3, [r7, #12]
	
	if (result)
 800a2c8:	68fb      	ldr	r3, [r7, #12]
 800a2ca:	2b00      	cmp	r3, #0
 800a2cc:	d001      	beq.n	800a2d2 <dmp_icm20948_set_bias_cmp+0x88>
		return result;
 800a2ce:	68fb      	ldr	r3, [r7, #12]
 800a2d0:	e000      	b.n	800a2d4 <dmp_icm20948_set_bias_cmp+0x8a>

	return 0; 
 800a2d2:	2300      	movs	r3, #0
}
 800a2d4:	4618      	mov	r0, r3
 800a2d6:	3710      	adds	r7, #16
 800a2d8:	46bd      	mov	sp, r7
 800a2da:	bd80      	pop	{r7, pc}

0800a2dc <dmp_icm20948_get_bias_acc>:
*	[0] accel_x
*	[1] accel_y
*	[2] accel_z
*/
int dmp_icm20948_get_bias_acc(struct inv_icm20948 * s, int *bias)
{
 800a2dc:	b590      	push	{r4, r7, lr}
 800a2de:	b085      	sub	sp, #20
 800a2e0:	af00      	add	r7, sp, #0
 800a2e2:	6078      	str	r0, [r7, #4]
 800a2e4:	6039      	str	r1, [r7, #0]
	int result;
	unsigned char big8[4]={0};
 800a2e6:	2300      	movs	r3, #0
 800a2e8:	60bb      	str	r3, [r7, #8]

	result = inv_icm20948_read_mems(s, ACCEL_BIAS_X, 4, big8);
 800a2ea:	f107 0308 	add.w	r3, r7, #8
 800a2ee:	2204      	movs	r2, #4
 800a2f0:	f240 61e4 	movw	r1, #1764	@ 0x6e4
 800a2f4:	6878      	ldr	r0, [r7, #4]
 800a2f6:	f004 febe 	bl	800f076 <inv_icm20948_read_mems>
 800a2fa:	60f8      	str	r0, [r7, #12]
	bias[0] = inv_icm20948_convert_big8_to_int32(big8);
 800a2fc:	f107 0308 	add.w	r3, r7, #8
 800a300:	4618      	mov	r0, r3
 800a302:	f7ff fd30 	bl	8009d66 <inv_icm20948_convert_big8_to_int32>
 800a306:	4602      	mov	r2, r0
 800a308:	683b      	ldr	r3, [r7, #0]
 800a30a:	601a      	str	r2, [r3, #0]
	result += inv_icm20948_read_mems(s, ACCEL_BIAS_Y, 4, big8);
 800a30c:	f107 0308 	add.w	r3, r7, #8
 800a310:	2204      	movs	r2, #4
 800a312:	f44f 61dd 	mov.w	r1, #1768	@ 0x6e8
 800a316:	6878      	ldr	r0, [r7, #4]
 800a318:	f004 fead 	bl	800f076 <inv_icm20948_read_mems>
 800a31c:	4602      	mov	r2, r0
 800a31e:	68fb      	ldr	r3, [r7, #12]
 800a320:	4413      	add	r3, r2
 800a322:	60fb      	str	r3, [r7, #12]
	bias[1] = inv_icm20948_convert_big8_to_int32(big8);
 800a324:	683b      	ldr	r3, [r7, #0]
 800a326:	1d1c      	adds	r4, r3, #4
 800a328:	f107 0308 	add.w	r3, r7, #8
 800a32c:	4618      	mov	r0, r3
 800a32e:	f7ff fd1a 	bl	8009d66 <inv_icm20948_convert_big8_to_int32>
 800a332:	4603      	mov	r3, r0
 800a334:	6023      	str	r3, [r4, #0]
	result += inv_icm20948_read_mems(s, ACCEL_BIAS_Z, 4, big8);
 800a336:	f107 0308 	add.w	r3, r7, #8
 800a33a:	2204      	movs	r2, #4
 800a33c:	f240 61ec 	movw	r1, #1772	@ 0x6ec
 800a340:	6878      	ldr	r0, [r7, #4]
 800a342:	f004 fe98 	bl	800f076 <inv_icm20948_read_mems>
 800a346:	4602      	mov	r2, r0
 800a348:	68fb      	ldr	r3, [r7, #12]
 800a34a:	4413      	add	r3, r2
 800a34c:	60fb      	str	r3, [r7, #12]
	bias[2] = inv_icm20948_convert_big8_to_int32(big8);
 800a34e:	683b      	ldr	r3, [r7, #0]
 800a350:	f103 0408 	add.w	r4, r3, #8
 800a354:	f107 0308 	add.w	r3, r7, #8
 800a358:	4618      	mov	r0, r3
 800a35a:	f7ff fd04 	bl	8009d66 <inv_icm20948_convert_big8_to_int32>
 800a35e:	4603      	mov	r3, r0
 800a360:	6023      	str	r3, [r4, #0]

	if (result)
 800a362:	68fb      	ldr	r3, [r7, #12]
 800a364:	2b00      	cmp	r3, #0
 800a366:	d001      	beq.n	800a36c <dmp_icm20948_get_bias_acc+0x90>
		return result;
 800a368:	68fb      	ldr	r3, [r7, #12]
 800a36a:	e000      	b.n	800a36e <dmp_icm20948_get_bias_acc+0x92>

	return 0; 
 800a36c:	2300      	movs	r3, #0
}
 800a36e:	4618      	mov	r0, r3
 800a370:	3714      	adds	r7, #20
 800a372:	46bd      	mov	sp, r7
 800a374:	bd90      	pop	{r4, r7, pc}

0800a376 <dmp_icm20948_get_bias_gyr>:
*	[0] gyro_x
*	[1] gyro_y
*	[2] gyro_z
*/
int dmp_icm20948_get_bias_gyr(struct inv_icm20948 * s, int *bias)
{
 800a376:	b590      	push	{r4, r7, lr}
 800a378:	b085      	sub	sp, #20
 800a37a:	af00      	add	r7, sp, #0
 800a37c:	6078      	str	r0, [r7, #4]
 800a37e:	6039      	str	r1, [r7, #0]
	int result;
	unsigned char big8[4]={0};
 800a380:	2300      	movs	r3, #0
 800a382:	60bb      	str	r3, [r7, #8]

	result = inv_icm20948_read_mems(s, GYRO_BIAS_X, 4, big8);
 800a384:	f107 0308 	add.w	r3, r7, #8
 800a388:	2204      	movs	r2, #4
 800a38a:	f640 01b4 	movw	r1, #2228	@ 0x8b4
 800a38e:	6878      	ldr	r0, [r7, #4]
 800a390:	f004 fe71 	bl	800f076 <inv_icm20948_read_mems>
 800a394:	60f8      	str	r0, [r7, #12]
	bias[0] = inv_icm20948_convert_big8_to_int32(big8);
 800a396:	f107 0308 	add.w	r3, r7, #8
 800a39a:	4618      	mov	r0, r3
 800a39c:	f7ff fce3 	bl	8009d66 <inv_icm20948_convert_big8_to_int32>
 800a3a0:	4602      	mov	r2, r0
 800a3a2:	683b      	ldr	r3, [r7, #0]
 800a3a4:	601a      	str	r2, [r3, #0]
	result += inv_icm20948_read_mems(s, GYRO_BIAS_Y, 4, big8);
 800a3a6:	f107 0308 	add.w	r3, r7, #8
 800a3aa:	2204      	movs	r2, #4
 800a3ac:	f640 01b8 	movw	r1, #2232	@ 0x8b8
 800a3b0:	6878      	ldr	r0, [r7, #4]
 800a3b2:	f004 fe60 	bl	800f076 <inv_icm20948_read_mems>
 800a3b6:	4602      	mov	r2, r0
 800a3b8:	68fb      	ldr	r3, [r7, #12]
 800a3ba:	4413      	add	r3, r2
 800a3bc:	60fb      	str	r3, [r7, #12]
	bias[1] = inv_icm20948_convert_big8_to_int32(big8);
 800a3be:	683b      	ldr	r3, [r7, #0]
 800a3c0:	1d1c      	adds	r4, r3, #4
 800a3c2:	f107 0308 	add.w	r3, r7, #8
 800a3c6:	4618      	mov	r0, r3
 800a3c8:	f7ff fccd 	bl	8009d66 <inv_icm20948_convert_big8_to_int32>
 800a3cc:	4603      	mov	r3, r0
 800a3ce:	6023      	str	r3, [r4, #0]
	result += inv_icm20948_read_mems(s, GYRO_BIAS_Z, 4, big8);
 800a3d0:	f107 0308 	add.w	r3, r7, #8
 800a3d4:	2204      	movs	r2, #4
 800a3d6:	f640 01bc 	movw	r1, #2236	@ 0x8bc
 800a3da:	6878      	ldr	r0, [r7, #4]
 800a3dc:	f004 fe4b 	bl	800f076 <inv_icm20948_read_mems>
 800a3e0:	4602      	mov	r2, r0
 800a3e2:	68fb      	ldr	r3, [r7, #12]
 800a3e4:	4413      	add	r3, r2
 800a3e6:	60fb      	str	r3, [r7, #12]
	bias[2] = inv_icm20948_convert_big8_to_int32(big8);
 800a3e8:	683b      	ldr	r3, [r7, #0]
 800a3ea:	f103 0408 	add.w	r4, r3, #8
 800a3ee:	f107 0308 	add.w	r3, r7, #8
 800a3f2:	4618      	mov	r0, r3
 800a3f4:	f7ff fcb7 	bl	8009d66 <inv_icm20948_convert_big8_to_int32>
 800a3f8:	4603      	mov	r3, r0
 800a3fa:	6023      	str	r3, [r4, #0]
	
	if (result)
 800a3fc:	68fb      	ldr	r3, [r7, #12]
 800a3fe:	2b00      	cmp	r3, #0
 800a400:	d001      	beq.n	800a406 <dmp_icm20948_get_bias_gyr+0x90>
		return result;
 800a402:	68fb      	ldr	r3, [r7, #12]
 800a404:	e000      	b.n	800a408 <dmp_icm20948_get_bias_gyr+0x92>

	return 0; 
 800a406:	2300      	movs	r3, #0
}
 800a408:	4618      	mov	r0, r3
 800a40a:	3714      	adds	r7, #20
 800a40c:	46bd      	mov	sp, r7
 800a40e:	bd90      	pop	{r4, r7, pc}

0800a410 <dmp_icm20948_get_bias_cmp>:
*	[0] compass_x
*	[1] compass_y
*	[2] compass_z
*/
int dmp_icm20948_get_bias_cmp(struct inv_icm20948 * s, int *bias)
{
 800a410:	b590      	push	{r4, r7, lr}
 800a412:	b085      	sub	sp, #20
 800a414:	af00      	add	r7, sp, #0
 800a416:	6078      	str	r0, [r7, #4]
 800a418:	6039      	str	r1, [r7, #0]
	int result;
	unsigned char big8[4]={0};
 800a41a:	2300      	movs	r3, #0
 800a41c:	60bb      	str	r3, [r7, #8]

	result = inv_icm20948_read_mems(s, CPASS_BIAS_X, 4, big8);
 800a41e:	f107 0308 	add.w	r3, r7, #8
 800a422:	2204      	movs	r2, #4
 800a424:	f240 71e4 	movw	r1, #2020	@ 0x7e4
 800a428:	6878      	ldr	r0, [r7, #4]
 800a42a:	f004 fe24 	bl	800f076 <inv_icm20948_read_mems>
 800a42e:	60f8      	str	r0, [r7, #12]
	bias[0] = inv_icm20948_convert_big8_to_int32(big8);
 800a430:	f107 0308 	add.w	r3, r7, #8
 800a434:	4618      	mov	r0, r3
 800a436:	f7ff fc96 	bl	8009d66 <inv_icm20948_convert_big8_to_int32>
 800a43a:	4602      	mov	r2, r0
 800a43c:	683b      	ldr	r3, [r7, #0]
 800a43e:	601a      	str	r2, [r3, #0]
	result += inv_icm20948_read_mems(s, CPASS_BIAS_Y, 4, big8);
 800a440:	f107 0308 	add.w	r3, r7, #8
 800a444:	2204      	movs	r2, #4
 800a446:	f44f 61fd 	mov.w	r1, #2024	@ 0x7e8
 800a44a:	6878      	ldr	r0, [r7, #4]
 800a44c:	f004 fe13 	bl	800f076 <inv_icm20948_read_mems>
 800a450:	4602      	mov	r2, r0
 800a452:	68fb      	ldr	r3, [r7, #12]
 800a454:	4413      	add	r3, r2
 800a456:	60fb      	str	r3, [r7, #12]
	bias[1] = inv_icm20948_convert_big8_to_int32(big8);
 800a458:	683b      	ldr	r3, [r7, #0]
 800a45a:	1d1c      	adds	r4, r3, #4
 800a45c:	f107 0308 	add.w	r3, r7, #8
 800a460:	4618      	mov	r0, r3
 800a462:	f7ff fc80 	bl	8009d66 <inv_icm20948_convert_big8_to_int32>
 800a466:	4603      	mov	r3, r0
 800a468:	6023      	str	r3, [r4, #0]
	result += inv_icm20948_read_mems(s, CPASS_BIAS_Z, 4, big8);
 800a46a:	f107 0308 	add.w	r3, r7, #8
 800a46e:	2204      	movs	r2, #4
 800a470:	f240 71ec 	movw	r1, #2028	@ 0x7ec
 800a474:	6878      	ldr	r0, [r7, #4]
 800a476:	f004 fdfe 	bl	800f076 <inv_icm20948_read_mems>
 800a47a:	4602      	mov	r2, r0
 800a47c:	68fb      	ldr	r3, [r7, #12]
 800a47e:	4413      	add	r3, r2
 800a480:	60fb      	str	r3, [r7, #12]
	bias[2] = inv_icm20948_convert_big8_to_int32(big8);
 800a482:	683b      	ldr	r3, [r7, #0]
 800a484:	f103 0408 	add.w	r4, r3, #8
 800a488:	f107 0308 	add.w	r3, r7, #8
 800a48c:	4618      	mov	r0, r3
 800a48e:	f7ff fc6a 	bl	8009d66 <inv_icm20948_convert_big8_to_int32>
 800a492:	4603      	mov	r3, r0
 800a494:	6023      	str	r3, [r4, #0]

	if (result)
 800a496:	68fb      	ldr	r3, [r7, #12]
 800a498:	2b00      	cmp	r3, #0
 800a49a:	d001      	beq.n	800a4a0 <dmp_icm20948_get_bias_cmp+0x90>
		return result;
 800a49c:	68fb      	ldr	r3, [r7, #12]
 800a49e:	e000      	b.n	800a4a2 <dmp_icm20948_get_bias_cmp+0x92>

	return 0; 
 800a4a0:	2300      	movs	r3, #0
}
 800a4a2:	4618      	mov	r0, r3
 800a4a4:	3714      	adds	r7, #20
 800a4a6:	46bd      	mov	sp, r7
 800a4a8:	bd90      	pop	{r4, r7, pc}

0800a4aa <dmp_icm20948_set_gyro_sf>:
/**
* Sets the gyro_sf used by quaternions on the DMP.
* @param[in] gyro_sf	see inv_icm20948_set_gyro_sf() for value to set based on gyro rate and gyro fullscale range
*/
int dmp_icm20948_set_gyro_sf(struct inv_icm20948 * s, long gyro_sf)
{
 800a4aa:	b580      	push	{r7, lr}
 800a4ac:	b084      	sub	sp, #16
 800a4ae:	af00      	add	r7, sp, #0
 800a4b0:	6078      	str	r0, [r7, #4]
 800a4b2:	6039      	str	r1, [r7, #0]
    int result;
    unsigned char big8[4];

    result = inv_icm20948_write_mems(s, GYRO_SF, 4, inv_icm20948_convert_int32_to_big8(gyro_sf, big8));
 800a4b4:	f107 0308 	add.w	r3, r7, #8
 800a4b8:	4619      	mov	r1, r3
 800a4ba:	6838      	ldr	r0, [r7, #0]
 800a4bc:	f7ff fc31 	bl	8009d22 <inv_icm20948_convert_int32_to_big8>
 800a4c0:	4603      	mov	r3, r0
 800a4c2:	2204      	movs	r2, #4
 800a4c4:	f44f 7198 	mov.w	r1, #304	@ 0x130
 800a4c8:	6878      	ldr	r0, [r7, #4]
 800a4ca:	f004 feb8 	bl	800f23e <inv_icm20948_write_mems>
 800a4ce:	60f8      	str	r0, [r7, #12]

    return result;
 800a4d0:	68fb      	ldr	r3, [r7, #12]
}
 800a4d2:	4618      	mov	r0, r3
 800a4d4:	3710      	adds	r7, #16
 800a4d6:	46bd      	mov	sp, r7
 800a4d8:	bd80      	pop	{r7, pc}

0800a4da <dmp_icm20948_set_accel_feedback_gain>:
/**
* Sets the accel gain used by accel quaternion on the DMP.
* @param[in] accel_gain		value changes with accel engine rate
*/
int dmp_icm20948_set_accel_feedback_gain(struct inv_icm20948 * s, int accel_gain)
{
 800a4da:	b580      	push	{r7, lr}
 800a4dc:	b084      	sub	sp, #16
 800a4de:	af00      	add	r7, sp, #0
 800a4e0:	6078      	str	r0, [r7, #4]
 800a4e2:	6039      	str	r1, [r7, #0]
	int result;
    unsigned char big8[4]={0};
 800a4e4:	2300      	movs	r3, #0
 800a4e6:	60bb      	str	r3, [r7, #8]

    result = inv_icm20948_write_mems(s, ACCEL_ONLY_GAIN, 4, inv_icm20948_convert_int32_to_big8(accel_gain, big8));
 800a4e8:	f107 0308 	add.w	r3, r7, #8
 800a4ec:	4619      	mov	r1, r3
 800a4ee:	6838      	ldr	r0, [r7, #0]
 800a4f0:	f7ff fc17 	bl	8009d22 <inv_icm20948_convert_int32_to_big8>
 800a4f4:	4603      	mov	r3, r0
 800a4f6:	2204      	movs	r2, #4
 800a4f8:	f44f 7186 	mov.w	r1, #268	@ 0x10c
 800a4fc:	6878      	ldr	r0, [r7, #4]
 800a4fe:	f004 fe9e 	bl	800f23e <inv_icm20948_write_mems>
 800a502:	60f8      	str	r0, [r7, #12]

	if (result)
 800a504:	68fb      	ldr	r3, [r7, #12]
 800a506:	2b00      	cmp	r3, #0
 800a508:	d001      	beq.n	800a50e <dmp_icm20948_set_accel_feedback_gain+0x34>
        return result;
 800a50a:	68fb      	ldr	r3, [r7, #12]
 800a50c:	e000      	b.n	800a510 <dmp_icm20948_set_accel_feedback_gain+0x36>

	return 0;
 800a50e:	2300      	movs	r3, #0
}
 800a510:	4618      	mov	r0, r3
 800a512:	3710      	adds	r7, #16
 800a514:	46bd      	mov	sp, r7
 800a516:	bd80      	pop	{r7, pc}

0800a518 <dmp_icm20948_set_accel_cal_params>:
*	[0] = ACCEL_CAL_ALPHA_VAR
*	[1] = ACCEL_CAL_A_VAR
*   [2] = ACCEL_CAL_DIV - divider from hardware accel engine rate such that acce cal runs at accel_engine_rate/(divider+1)
*/
int dmp_icm20948_set_accel_cal_params(struct inv_icm20948 * s, int *accel_cal)
{
 800a518:	b580      	push	{r7, lr}
 800a51a:	b084      	sub	sp, #16
 800a51c:	af00      	add	r7, sp, #0
 800a51e:	6078      	str	r0, [r7, #4]
 800a520:	6039      	str	r1, [r7, #0]
	int result;
    unsigned char big8[4]={0};
 800a522:	2300      	movs	r3, #0
 800a524:	60bb      	str	r3, [r7, #8]

    result  = inv_icm20948_write_mems(s, ACCEL_ALPHA_VAR, 4, inv_icm20948_convert_int32_to_big8(accel_cal[ACCEL_CAL_ALPHA_VAR], big8));
 800a526:	683b      	ldr	r3, [r7, #0]
 800a528:	681b      	ldr	r3, [r3, #0]
 800a52a:	f107 0208 	add.w	r2, r7, #8
 800a52e:	4611      	mov	r1, r2
 800a530:	4618      	mov	r0, r3
 800a532:	f7ff fbf6 	bl	8009d22 <inv_icm20948_convert_int32_to_big8>
 800a536:	4603      	mov	r3, r0
 800a538:	2204      	movs	r2, #4
 800a53a:	f44f 61b6 	mov.w	r1, #1456	@ 0x5b0
 800a53e:	6878      	ldr	r0, [r7, #4]
 800a540:	f004 fe7d 	bl	800f23e <inv_icm20948_write_mems>
 800a544:	60f8      	str	r0, [r7, #12]
    result |= inv_icm20948_write_mems(s, ACCEL_A_VAR, 4, inv_icm20948_convert_int32_to_big8(accel_cal[ACCEL_CAL_A_VAR], big8));
 800a546:	683b      	ldr	r3, [r7, #0]
 800a548:	3304      	adds	r3, #4
 800a54a:	681b      	ldr	r3, [r3, #0]
 800a54c:	f107 0208 	add.w	r2, r7, #8
 800a550:	4611      	mov	r1, r2
 800a552:	4618      	mov	r0, r3
 800a554:	f7ff fbe5 	bl	8009d22 <inv_icm20948_convert_int32_to_big8>
 800a558:	4603      	mov	r3, r0
 800a55a:	2204      	movs	r2, #4
 800a55c:	f44f 61b8 	mov.w	r1, #1472	@ 0x5c0
 800a560:	6878      	ldr	r0, [r7, #4]
 800a562:	f004 fe6c 	bl	800f23e <inv_icm20948_write_mems>
 800a566:	4602      	mov	r2, r0
 800a568:	68fb      	ldr	r3, [r7, #12]
 800a56a:	4313      	orrs	r3, r2
 800a56c:	60fb      	str	r3, [r7, #12]
    result |= inv_icm20948_write_mems(s, ACCEL_CAL_RATE, 2, inv_icm20948_convert_int16_to_big8(accel_cal[ACCEL_CAL_DIV], big8));
 800a56e:	683b      	ldr	r3, [r7, #0]
 800a570:	3308      	adds	r3, #8
 800a572:	681b      	ldr	r3, [r3, #0]
 800a574:	b21b      	sxth	r3, r3
 800a576:	f107 0208 	add.w	r2, r7, #8
 800a57a:	4611      	mov	r1, r2
 800a57c:	4618      	mov	r0, r3
 800a57e:	f7ff fbb7 	bl	8009cf0 <inv_icm20948_convert_int16_to_big8>
 800a582:	4603      	mov	r3, r0
 800a584:	2202      	movs	r2, #2
 800a586:	f240 51e4 	movw	r1, #1508	@ 0x5e4
 800a58a:	6878      	ldr	r0, [r7, #4]
 800a58c:	f004 fe57 	bl	800f23e <inv_icm20948_write_mems>
 800a590:	4602      	mov	r2, r0
 800a592:	68fb      	ldr	r3, [r7, #12]
 800a594:	4313      	orrs	r3, r2
 800a596:	60fb      	str	r3, [r7, #12]

	if (result)
 800a598:	68fb      	ldr	r3, [r7, #12]
 800a59a:	2b00      	cmp	r3, #0
 800a59c:	d001      	beq.n	800a5a2 <dmp_icm20948_set_accel_cal_params+0x8a>
        return result;
 800a59e:	68fb      	ldr	r3, [r7, #12]
 800a5a0:	e000      	b.n	800a5a4 <dmp_icm20948_set_accel_cal_params+0x8c>

	return 0;
 800a5a2:	2300      	movs	r3, #0
}
 800a5a4:	4618      	mov	r0, r3
 800a5a6:	3710      	adds	r7, #16
 800a5a8:	46bd      	mov	sp, r7
 800a5aa:	bd80      	pop	{r7, pc}

0800a5ac <dmp_icm20948_set_compass_matrix>:
/**
* Sets compass orientation matrix to DMP.
* @param[in] compass_mtx
*/
int dmp_icm20948_set_compass_matrix(struct inv_icm20948 * s, int *compass_mtx)
{
 800a5ac:	b580      	push	{r7, lr}
 800a5ae:	b084      	sub	sp, #16
 800a5b0:	af00      	add	r7, sp, #0
 800a5b2:	6078      	str	r0, [r7, #4]
 800a5b4:	6039      	str	r1, [r7, #0]
    int result;
    unsigned char big8[4]={0};
 800a5b6:	2300      	movs	r3, #0
 800a5b8:	60bb      	str	r3, [r7, #8]
	    
    result = inv_icm20948_write_mems(s, CPASS_MTX_00, 4, inv_icm20948_convert_int32_to_big8(compass_mtx[0], big8));
 800a5ba:	683b      	ldr	r3, [r7, #0]
 800a5bc:	681b      	ldr	r3, [r3, #0]
 800a5be:	f107 0208 	add.w	r2, r7, #8
 800a5c2:	4611      	mov	r1, r2
 800a5c4:	4618      	mov	r0, r3
 800a5c6:	f7ff fbac 	bl	8009d22 <inv_icm20948_convert_int32_to_big8>
 800a5ca:	4603      	mov	r3, r0
 800a5cc:	2204      	movs	r2, #4
 800a5ce:	f44f 71b8 	mov.w	r1, #368	@ 0x170
 800a5d2:	6878      	ldr	r0, [r7, #4]
 800a5d4:	f004 fe33 	bl	800f23e <inv_icm20948_write_mems>
 800a5d8:	60f8      	str	r0, [r7, #12]
    result += inv_icm20948_write_mems(s, CPASS_MTX_01, 4, inv_icm20948_convert_int32_to_big8(compass_mtx[1], big8));
 800a5da:	683b      	ldr	r3, [r7, #0]
 800a5dc:	3304      	adds	r3, #4
 800a5de:	681b      	ldr	r3, [r3, #0]
 800a5e0:	f107 0208 	add.w	r2, r7, #8
 800a5e4:	4611      	mov	r1, r2
 800a5e6:	4618      	mov	r0, r3
 800a5e8:	f7ff fb9b 	bl	8009d22 <inv_icm20948_convert_int32_to_big8>
 800a5ec:	4603      	mov	r3, r0
 800a5ee:	2204      	movs	r2, #4
 800a5f0:	f44f 71ba 	mov.w	r1, #372	@ 0x174
 800a5f4:	6878      	ldr	r0, [r7, #4]
 800a5f6:	f004 fe22 	bl	800f23e <inv_icm20948_write_mems>
 800a5fa:	4602      	mov	r2, r0
 800a5fc:	68fb      	ldr	r3, [r7, #12]
 800a5fe:	4413      	add	r3, r2
 800a600:	60fb      	str	r3, [r7, #12]
    result += inv_icm20948_write_mems(s, CPASS_MTX_02, 4, inv_icm20948_convert_int32_to_big8(compass_mtx[2], big8));
 800a602:	683b      	ldr	r3, [r7, #0]
 800a604:	3308      	adds	r3, #8
 800a606:	681b      	ldr	r3, [r3, #0]
 800a608:	f107 0208 	add.w	r2, r7, #8
 800a60c:	4611      	mov	r1, r2
 800a60e:	4618      	mov	r0, r3
 800a610:	f7ff fb87 	bl	8009d22 <inv_icm20948_convert_int32_to_big8>
 800a614:	4603      	mov	r3, r0
 800a616:	2204      	movs	r2, #4
 800a618:	f44f 71bc 	mov.w	r1, #376	@ 0x178
 800a61c:	6878      	ldr	r0, [r7, #4]
 800a61e:	f004 fe0e 	bl	800f23e <inv_icm20948_write_mems>
 800a622:	4602      	mov	r2, r0
 800a624:	68fb      	ldr	r3, [r7, #12]
 800a626:	4413      	add	r3, r2
 800a628:	60fb      	str	r3, [r7, #12]
    result += inv_icm20948_write_mems(s, CPASS_MTX_10, 4, inv_icm20948_convert_int32_to_big8(compass_mtx[3], big8));
 800a62a:	683b      	ldr	r3, [r7, #0]
 800a62c:	330c      	adds	r3, #12
 800a62e:	681b      	ldr	r3, [r3, #0]
 800a630:	f107 0208 	add.w	r2, r7, #8
 800a634:	4611      	mov	r1, r2
 800a636:	4618      	mov	r0, r3
 800a638:	f7ff fb73 	bl	8009d22 <inv_icm20948_convert_int32_to_big8>
 800a63c:	4603      	mov	r3, r0
 800a63e:	2204      	movs	r2, #4
 800a640:	f44f 71be 	mov.w	r1, #380	@ 0x17c
 800a644:	6878      	ldr	r0, [r7, #4]
 800a646:	f004 fdfa 	bl	800f23e <inv_icm20948_write_mems>
 800a64a:	4602      	mov	r2, r0
 800a64c:	68fb      	ldr	r3, [r7, #12]
 800a64e:	4413      	add	r3, r2
 800a650:	60fb      	str	r3, [r7, #12]
    result += inv_icm20948_write_mems(s, CPASS_MTX_11, 4, inv_icm20948_convert_int32_to_big8(compass_mtx[4], big8));
 800a652:	683b      	ldr	r3, [r7, #0]
 800a654:	3310      	adds	r3, #16
 800a656:	681b      	ldr	r3, [r3, #0]
 800a658:	f107 0208 	add.w	r2, r7, #8
 800a65c:	4611      	mov	r1, r2
 800a65e:	4618      	mov	r0, r3
 800a660:	f7ff fb5f 	bl	8009d22 <inv_icm20948_convert_int32_to_big8>
 800a664:	4603      	mov	r3, r0
 800a666:	2204      	movs	r2, #4
 800a668:	f44f 71c0 	mov.w	r1, #384	@ 0x180
 800a66c:	6878      	ldr	r0, [r7, #4]
 800a66e:	f004 fde6 	bl	800f23e <inv_icm20948_write_mems>
 800a672:	4602      	mov	r2, r0
 800a674:	68fb      	ldr	r3, [r7, #12]
 800a676:	4413      	add	r3, r2
 800a678:	60fb      	str	r3, [r7, #12]
    result += inv_icm20948_write_mems(s, CPASS_MTX_12, 4, inv_icm20948_convert_int32_to_big8(compass_mtx[5], big8));
 800a67a:	683b      	ldr	r3, [r7, #0]
 800a67c:	3314      	adds	r3, #20
 800a67e:	681b      	ldr	r3, [r3, #0]
 800a680:	f107 0208 	add.w	r2, r7, #8
 800a684:	4611      	mov	r1, r2
 800a686:	4618      	mov	r0, r3
 800a688:	f7ff fb4b 	bl	8009d22 <inv_icm20948_convert_int32_to_big8>
 800a68c:	4603      	mov	r3, r0
 800a68e:	2204      	movs	r2, #4
 800a690:	f44f 71c2 	mov.w	r1, #388	@ 0x184
 800a694:	6878      	ldr	r0, [r7, #4]
 800a696:	f004 fdd2 	bl	800f23e <inv_icm20948_write_mems>
 800a69a:	4602      	mov	r2, r0
 800a69c:	68fb      	ldr	r3, [r7, #12]
 800a69e:	4413      	add	r3, r2
 800a6a0:	60fb      	str	r3, [r7, #12]
    result += inv_icm20948_write_mems(s, CPASS_MTX_20, 4, inv_icm20948_convert_int32_to_big8(compass_mtx[6], big8));
 800a6a2:	683b      	ldr	r3, [r7, #0]
 800a6a4:	3318      	adds	r3, #24
 800a6a6:	681b      	ldr	r3, [r3, #0]
 800a6a8:	f107 0208 	add.w	r2, r7, #8
 800a6ac:	4611      	mov	r1, r2
 800a6ae:	4618      	mov	r0, r3
 800a6b0:	f7ff fb37 	bl	8009d22 <inv_icm20948_convert_int32_to_big8>
 800a6b4:	4603      	mov	r3, r0
 800a6b6:	2204      	movs	r2, #4
 800a6b8:	f44f 71c4 	mov.w	r1, #392	@ 0x188
 800a6bc:	6878      	ldr	r0, [r7, #4]
 800a6be:	f004 fdbe 	bl	800f23e <inv_icm20948_write_mems>
 800a6c2:	4602      	mov	r2, r0
 800a6c4:	68fb      	ldr	r3, [r7, #12]
 800a6c6:	4413      	add	r3, r2
 800a6c8:	60fb      	str	r3, [r7, #12]
    result += inv_icm20948_write_mems(s, CPASS_MTX_21, 4, inv_icm20948_convert_int32_to_big8(compass_mtx[7], big8));
 800a6ca:	683b      	ldr	r3, [r7, #0]
 800a6cc:	331c      	adds	r3, #28
 800a6ce:	681b      	ldr	r3, [r3, #0]
 800a6d0:	f107 0208 	add.w	r2, r7, #8
 800a6d4:	4611      	mov	r1, r2
 800a6d6:	4618      	mov	r0, r3
 800a6d8:	f7ff fb23 	bl	8009d22 <inv_icm20948_convert_int32_to_big8>
 800a6dc:	4603      	mov	r3, r0
 800a6de:	2204      	movs	r2, #4
 800a6e0:	f44f 71c6 	mov.w	r1, #396	@ 0x18c
 800a6e4:	6878      	ldr	r0, [r7, #4]
 800a6e6:	f004 fdaa 	bl	800f23e <inv_icm20948_write_mems>
 800a6ea:	4602      	mov	r2, r0
 800a6ec:	68fb      	ldr	r3, [r7, #12]
 800a6ee:	4413      	add	r3, r2
 800a6f0:	60fb      	str	r3, [r7, #12]
    result += inv_icm20948_write_mems(s, CPASS_MTX_22, 4, inv_icm20948_convert_int32_to_big8(compass_mtx[8], big8));
 800a6f2:	683b      	ldr	r3, [r7, #0]
 800a6f4:	3320      	adds	r3, #32
 800a6f6:	681b      	ldr	r3, [r3, #0]
 800a6f8:	f107 0208 	add.w	r2, r7, #8
 800a6fc:	4611      	mov	r1, r2
 800a6fe:	4618      	mov	r0, r3
 800a700:	f7ff fb0f 	bl	8009d22 <inv_icm20948_convert_int32_to_big8>
 800a704:	4603      	mov	r3, r0
 800a706:	2204      	movs	r2, #4
 800a708:	f44f 71c8 	mov.w	r1, #400	@ 0x190
 800a70c:	6878      	ldr	r0, [r7, #4]
 800a70e:	f004 fd96 	bl	800f23e <inv_icm20948_write_mems>
 800a712:	4602      	mov	r2, r0
 800a714:	68fb      	ldr	r3, [r7, #12]
 800a716:	4413      	add	r3, r2
 800a718:	60fb      	str	r3, [r7, #12]

	if (result)
 800a71a:	68fb      	ldr	r3, [r7, #12]
 800a71c:	2b00      	cmp	r3, #0
 800a71e:	d001      	beq.n	800a724 <dmp_icm20948_set_compass_matrix+0x178>
        return result;
 800a720:	68fb      	ldr	r3, [r7, #12]
 800a722:	e000      	b.n	800a726 <dmp_icm20948_set_compass_matrix+0x17a>

	return 0;
 800a724:	2300      	movs	r3, #0
}
 800a726:	4618      	mov	r0, r3
 800a728:	3710      	adds	r7, #16
 800a72a:	46bd      	mov	sp, r7
 800a72c:	bd80      	pop	{r7, pc}

0800a72e <dmp_icm20948_get_pedometer_num_of_steps>:
* Gets pedometer step count.
* @param[in] steps
* @param[out] steps
*/
int dmp_icm20948_get_pedometer_num_of_steps(struct inv_icm20948 * s, unsigned long *steps)
{
 800a72e:	b580      	push	{r7, lr}
 800a730:	b084      	sub	sp, #16
 800a732:	af00      	add	r7, sp, #0
 800a734:	6078      	str	r0, [r7, #4]
 800a736:	6039      	str	r1, [r7, #0]
    int result;
	unsigned char big8[4]={0};
 800a738:	2300      	movs	r3, #0
 800a73a:	60bb      	str	r3, [r7, #8]
    (void)s;
	result = inv_icm20948_read_mems(s, PEDSTD_STEPCTR, 4, big8);
 800a73c:	f107 0308 	add.w	r3, r7, #8
 800a740:	2204      	movs	r2, #4
 800a742:	f44f 7158 	mov.w	r1, #864	@ 0x360
 800a746:	6878      	ldr	r0, [r7, #4]
 800a748:	f004 fc95 	bl	800f076 <inv_icm20948_read_mems>
 800a74c:	60f8      	str	r0, [r7, #12]
    if (result) 
 800a74e:	68fb      	ldr	r3, [r7, #12]
 800a750:	2b00      	cmp	r3, #0
 800a752:	d001      	beq.n	800a758 <dmp_icm20948_get_pedometer_num_of_steps+0x2a>
        return result;
 800a754:	68fb      	ldr	r3, [r7, #12]
 800a756:	e00d      	b.n	800a774 <dmp_icm20948_get_pedometer_num_of_steps+0x46>
    *steps = (big8[0]*(1L<<24)) + (big8[1]*(1L<<16)) + (big8[2]*256) + big8[3];
 800a758:	7a3b      	ldrb	r3, [r7, #8]
 800a75a:	021b      	lsls	r3, r3, #8
 800a75c:	7a7a      	ldrb	r2, [r7, #9]
 800a75e:	4413      	add	r3, r2
 800a760:	021b      	lsls	r3, r3, #8
 800a762:	7aba      	ldrb	r2, [r7, #10]
 800a764:	4413      	add	r3, r2
 800a766:	021b      	lsls	r3, r3, #8
 800a768:	7afa      	ldrb	r2, [r7, #11]
 800a76a:	4413      	add	r3, r2
 800a76c:	461a      	mov	r2, r3
 800a76e:	683b      	ldr	r3, [r7, #0]
 800a770:	601a      	str	r2, [r3, #0]
    
    return 0;
 800a772:	2300      	movs	r3, #0
}
 800a774:	4618      	mov	r0, r3
 800a776:	3710      	adds	r7, #16
 800a778:	46bd      	mov	sp, r7
 800a77a:	bd80      	pop	{r7, pc}

0800a77c <dmp_icm20948_set_accel_fsr>:
             For 8g parts, 8g = 2^15 -> 1g = 2^12.
             DMP takes raw accel data and left shifts by 16 bits, so 1g=2^12 (<<16) becomes 1g=2^28, to make 1g=2^25, >>3bits.
             In Q-30 math, >> 3 equals multiply by 2^27 = 134217728.
*/
int dmp_icm20948_set_accel_fsr(struct inv_icm20948 * s, short accel_fsr)
{
 800a77c:	b580      	push	{r7, lr}
 800a77e:	b086      	sub	sp, #24
 800a780:	af00      	add	r7, sp, #0
 800a782:	6078      	str	r0, [r7, #4]
 800a784:	460b      	mov	r3, r1
 800a786:	807b      	strh	r3, [r7, #2]
    unsigned char reg[4];
    int result;
    long scale;

    switch (accel_fsr) {
 800a788:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800a78c:	3b02      	subs	r3, #2
 800a78e:	2b1e      	cmp	r3, #30
 800a790:	d854      	bhi.n	800a83c <dmp_icm20948_set_accel_fsr+0xc0>
 800a792:	a201      	add	r2, pc, #4	@ (adr r2, 800a798 <dmp_icm20948_set_accel_fsr+0x1c>)
 800a794:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a798:	0800a815 	.word	0x0800a815
 800a79c:	0800a83d 	.word	0x0800a83d
 800a7a0:	0800a81d 	.word	0x0800a81d
 800a7a4:	0800a83d 	.word	0x0800a83d
 800a7a8:	0800a83d 	.word	0x0800a83d
 800a7ac:	0800a83d 	.word	0x0800a83d
 800a7b0:	0800a825 	.word	0x0800a825
 800a7b4:	0800a83d 	.word	0x0800a83d
 800a7b8:	0800a83d 	.word	0x0800a83d
 800a7bc:	0800a83d 	.word	0x0800a83d
 800a7c0:	0800a83d 	.word	0x0800a83d
 800a7c4:	0800a83d 	.word	0x0800a83d
 800a7c8:	0800a83d 	.word	0x0800a83d
 800a7cc:	0800a83d 	.word	0x0800a83d
 800a7d0:	0800a82d 	.word	0x0800a82d
 800a7d4:	0800a83d 	.word	0x0800a83d
 800a7d8:	0800a83d 	.word	0x0800a83d
 800a7dc:	0800a83d 	.word	0x0800a83d
 800a7e0:	0800a83d 	.word	0x0800a83d
 800a7e4:	0800a83d 	.word	0x0800a83d
 800a7e8:	0800a83d 	.word	0x0800a83d
 800a7ec:	0800a83d 	.word	0x0800a83d
 800a7f0:	0800a83d 	.word	0x0800a83d
 800a7f4:	0800a83d 	.word	0x0800a83d
 800a7f8:	0800a83d 	.word	0x0800a83d
 800a7fc:	0800a83d 	.word	0x0800a83d
 800a800:	0800a83d 	.word	0x0800a83d
 800a804:	0800a83d 	.word	0x0800a83d
 800a808:	0800a83d 	.word	0x0800a83d
 800a80c:	0800a83d 	.word	0x0800a83d
 800a810:	0800a835 	.word	0x0800a835
    case 2:
        scale =  33554432L;  // 2^25
 800a814:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800a818:	617b      	str	r3, [r7, #20]
        break;
 800a81a:	e012      	b.n	800a842 <dmp_icm20948_set_accel_fsr+0xc6>
    case 4:
        scale =  67108864L;  // 2^26
 800a81c:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 800a820:	617b      	str	r3, [r7, #20]
        break;
 800a822:	e00e      	b.n	800a842 <dmp_icm20948_set_accel_fsr+0xc6>
    case 8:
        scale = 134217728L;  // 2^27
 800a824:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800a828:	617b      	str	r3, [r7, #20]
        break;
 800a82a:	e00a      	b.n	800a842 <dmp_icm20948_set_accel_fsr+0xc6>
    case 16:
        scale = 268435456L;  // 2^28
 800a82c:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800a830:	617b      	str	r3, [r7, #20]
        break;
 800a832:	e006      	b.n	800a842 <dmp_icm20948_set_accel_fsr+0xc6>
    case 32:
        scale = 536870912L;  // 2^29
 800a834:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 800a838:	617b      	str	r3, [r7, #20]
        break;
 800a83a:	e002      	b.n	800a842 <dmp_icm20948_set_accel_fsr+0xc6>
    default:
        return -1;
 800a83c:	f04f 33ff 	mov.w	r3, #4294967295
 800a840:	e013      	b.n	800a86a <dmp_icm20948_set_accel_fsr+0xee>
    }

    result = inv_icm20948_write_mems(s, ACC_SCALE, 4, inv_icm20948_convert_int32_to_big8(scale,reg));
 800a842:	f107 030c 	add.w	r3, r7, #12
 800a846:	4619      	mov	r1, r3
 800a848:	6978      	ldr	r0, [r7, #20]
 800a84a:	f7ff fa6a 	bl	8009d22 <inv_icm20948_convert_int32_to_big8>
 800a84e:	4603      	mov	r3, r0
 800a850:	2204      	movs	r2, #4
 800a852:	f44f 71f0 	mov.w	r1, #480	@ 0x1e0
 800a856:	6878      	ldr	r0, [r7, #4]
 800a858:	f004 fcf1 	bl	800f23e <inv_icm20948_write_mems>
 800a85c:	6138      	str	r0, [r7, #16]

    if (result) {
 800a85e:	693b      	ldr	r3, [r7, #16]
 800a860:	2b00      	cmp	r3, #0
 800a862:	d001      	beq.n	800a868 <dmp_icm20948_set_accel_fsr+0xec>
        return result;
 800a864:	693b      	ldr	r3, [r7, #16]
 800a866:	e000      	b.n	800a86a <dmp_icm20948_set_accel_fsr+0xee>
    } else {
        return 0;
 800a868:	2300      	movs	r3, #0
    }
}
 800a86a:	4618      	mov	r0, r3
 800a86c:	3718      	adds	r7, #24
 800a86e:	46bd      	mov	sp, r7
 800a870:	bd80      	pop	{r7, pc}
 800a872:	bf00      	nop

0800a874 <dmp_icm20948_set_accel_scale2>:
* It is a reverse scaling of the scale factor written to ACC_SCALE.
* @param[in] fsr for accel parts
			 2: 2g. 4: 4g. 8: 8g. 16: 16g. 32: 32g.
*/
int dmp_icm20948_set_accel_scale2(struct inv_icm20948 * s, short accel_fsr)
{
 800a874:	b580      	push	{r7, lr}
 800a876:	b086      	sub	sp, #24
 800a878:	af00      	add	r7, sp, #0
 800a87a:	6078      	str	r0, [r7, #4]
 800a87c:	460b      	mov	r3, r1
 800a87e:	807b      	strh	r3, [r7, #2]
    unsigned char reg[4];
    int result;
    long scale;

    switch (accel_fsr) {
 800a880:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800a884:	3b02      	subs	r3, #2
 800a886:	2b1e      	cmp	r3, #30
 800a888:	d854      	bhi.n	800a934 <dmp_icm20948_set_accel_scale2+0xc0>
 800a88a:	a201      	add	r2, pc, #4	@ (adr r2, 800a890 <dmp_icm20948_set_accel_scale2+0x1c>)
 800a88c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a890:	0800a90d 	.word	0x0800a90d
 800a894:	0800a935 	.word	0x0800a935
 800a898:	0800a915 	.word	0x0800a915
 800a89c:	0800a935 	.word	0x0800a935
 800a8a0:	0800a935 	.word	0x0800a935
 800a8a4:	0800a935 	.word	0x0800a935
 800a8a8:	0800a91d 	.word	0x0800a91d
 800a8ac:	0800a935 	.word	0x0800a935
 800a8b0:	0800a935 	.word	0x0800a935
 800a8b4:	0800a935 	.word	0x0800a935
 800a8b8:	0800a935 	.word	0x0800a935
 800a8bc:	0800a935 	.word	0x0800a935
 800a8c0:	0800a935 	.word	0x0800a935
 800a8c4:	0800a935 	.word	0x0800a935
 800a8c8:	0800a925 	.word	0x0800a925
 800a8cc:	0800a935 	.word	0x0800a935
 800a8d0:	0800a935 	.word	0x0800a935
 800a8d4:	0800a935 	.word	0x0800a935
 800a8d8:	0800a935 	.word	0x0800a935
 800a8dc:	0800a935 	.word	0x0800a935
 800a8e0:	0800a935 	.word	0x0800a935
 800a8e4:	0800a935 	.word	0x0800a935
 800a8e8:	0800a935 	.word	0x0800a935
 800a8ec:	0800a935 	.word	0x0800a935
 800a8f0:	0800a935 	.word	0x0800a935
 800a8f4:	0800a935 	.word	0x0800a935
 800a8f8:	0800a935 	.word	0x0800a935
 800a8fc:	0800a935 	.word	0x0800a935
 800a900:	0800a935 	.word	0x0800a935
 800a904:	0800a935 	.word	0x0800a935
 800a908:	0800a92d 	.word	0x0800a92d
    case 2:
        scale = 524288L;  // 2^19
 800a90c:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800a910:	617b      	str	r3, [r7, #20]
        break;
 800a912:	e012      	b.n	800a93a <dmp_icm20948_set_accel_scale2+0xc6>
    case 4:
        scale = 262144L;  // 2^18
 800a914:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 800a918:	617b      	str	r3, [r7, #20]
        break;
 800a91a:	e00e      	b.n	800a93a <dmp_icm20948_set_accel_scale2+0xc6>
    case 8:
        scale = 131072L;  // 2^17
 800a91c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800a920:	617b      	str	r3, [r7, #20]
        break;
 800a922:	e00a      	b.n	800a93a <dmp_icm20948_set_accel_scale2+0xc6>
    case 16:
        scale = 65536L;  // 2^16
 800a924:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800a928:	617b      	str	r3, [r7, #20]
        break;
 800a92a:	e006      	b.n	800a93a <dmp_icm20948_set_accel_scale2+0xc6>
    case 32:
        scale = 32768L;  // 2^15
 800a92c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a930:	617b      	str	r3, [r7, #20]
        break;
 800a932:	e002      	b.n	800a93a <dmp_icm20948_set_accel_scale2+0xc6>
    default:
        return -1;
 800a934:	f04f 33ff 	mov.w	r3, #4294967295
 800a938:	e013      	b.n	800a962 <dmp_icm20948_set_accel_scale2+0xee>
    }

    result = inv_icm20948_write_mems(s, ACC_SCALE2, 4, inv_icm20948_convert_int32_to_big8(scale,reg));
 800a93a:	f107 030c 	add.w	r3, r7, #12
 800a93e:	4619      	mov	r1, r3
 800a940:	6978      	ldr	r0, [r7, #20]
 800a942:	f7ff f9ee 	bl	8009d22 <inv_icm20948_convert_int32_to_big8>
 800a946:	4603      	mov	r3, r0
 800a948:	2204      	movs	r2, #4
 800a94a:	f240 41f4 	movw	r1, #1268	@ 0x4f4
 800a94e:	6878      	ldr	r0, [r7, #4]
 800a950:	f004 fc75 	bl	800f23e <inv_icm20948_write_mems>
 800a954:	6138      	str	r0, [r7, #16]

    if (result) {
 800a956:	693b      	ldr	r3, [r7, #16]
 800a958:	2b00      	cmp	r3, #0
 800a95a:	d001      	beq.n	800a960 <dmp_icm20948_set_accel_scale2+0xec>
        return result;
 800a95c:	693b      	ldr	r3, [r7, #16]
 800a95e:	e000      	b.n	800a962 <dmp_icm20948_set_accel_scale2+0xee>
    } else {
        return 0;
 800a960:	2300      	movs	r3, #0
    }
}
 800a962:	4618      	mov	r0, r3
 800a964:	3718      	adds	r7, #24
 800a966:	46bd      	mov	sp, r7
 800a968:	bd80      	pop	{r7, pc}
 800a96a:	bf00      	nop

0800a96c <dmp_icm20948_set_bac_rate>:
/**
* BAC only works in 56 Hz. Set divider to make sure accel ODR into BAC is 56Hz.
* @param[in] bac_odr. the values are 56 , 112 , 225 450 or 900 Hz
*/
int dmp_icm20948_set_bac_rate(struct inv_icm20948 * s, short bac_odr)
{
 800a96c:	b580      	push	{r7, lr}
 800a96e:	b086      	sub	sp, #24
 800a970:	af00      	add	r7, sp, #0
 800a972:	6078      	str	r0, [r7, #4]
 800a974:	460b      	mov	r3, r1
 800a976:	807b      	strh	r3, [r7, #2]
    unsigned char reg[4]={0,0,0,0};
 800a978:	2300      	movs	r3, #0
 800a97a:	60fb      	str	r3, [r7, #12]
    int result;
    short odr;

    switch (bac_odr) {
 800a97c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800a980:	f5b3 7f61 	cmp.w	r3, #900	@ 0x384
 800a984:	d01d      	beq.n	800a9c2 <dmp_icm20948_set_bac_rate+0x56>
 800a986:	f5b3 7f61 	cmp.w	r3, #900	@ 0x384
 800a98a:	dc1d      	bgt.n	800a9c8 <dmp_icm20948_set_bac_rate+0x5c>
 800a98c:	f5b3 7fe1 	cmp.w	r3, #450	@ 0x1c2
 800a990:	d014      	beq.n	800a9bc <dmp_icm20948_set_bac_rate+0x50>
 800a992:	f5b3 7fe1 	cmp.w	r3, #450	@ 0x1c2
 800a996:	dc17      	bgt.n	800a9c8 <dmp_icm20948_set_bac_rate+0x5c>
 800a998:	2be1      	cmp	r3, #225	@ 0xe1
 800a99a:	d00c      	beq.n	800a9b6 <dmp_icm20948_set_bac_rate+0x4a>
 800a99c:	2be1      	cmp	r3, #225	@ 0xe1
 800a99e:	dc13      	bgt.n	800a9c8 <dmp_icm20948_set_bac_rate+0x5c>
 800a9a0:	2b38      	cmp	r3, #56	@ 0x38
 800a9a2:	d002      	beq.n	800a9aa <dmp_icm20948_set_bac_rate+0x3e>
 800a9a4:	2b70      	cmp	r3, #112	@ 0x70
 800a9a6:	d003      	beq.n	800a9b0 <dmp_icm20948_set_bac_rate+0x44>
 800a9a8:	e00e      	b.n	800a9c8 <dmp_icm20948_set_bac_rate+0x5c>
    case DMP_ALGO_FREQ_56:
        odr = 0;
 800a9aa:	2300      	movs	r3, #0
 800a9ac:	82fb      	strh	r3, [r7, #22]
        break;
 800a9ae:	e00e      	b.n	800a9ce <dmp_icm20948_set_bac_rate+0x62>
    case DMP_ALGO_FREQ_112:
        odr = 1;
 800a9b0:	2301      	movs	r3, #1
 800a9b2:	82fb      	strh	r3, [r7, #22]
        break;
 800a9b4:	e00b      	b.n	800a9ce <dmp_icm20948_set_bac_rate+0x62>
    case DMP_ALGO_FREQ_225:
        odr = 3;
 800a9b6:	2303      	movs	r3, #3
 800a9b8:	82fb      	strh	r3, [r7, #22]
        break;
 800a9ba:	e008      	b.n	800a9ce <dmp_icm20948_set_bac_rate+0x62>
    case DMP_ALGO_FREQ_450:
        odr = 7;
 800a9bc:	2307      	movs	r3, #7
 800a9be:	82fb      	strh	r3, [r7, #22]
        break;
 800a9c0:	e005      	b.n	800a9ce <dmp_icm20948_set_bac_rate+0x62>
    case DMP_ALGO_FREQ_900:
        odr = 15;
 800a9c2:	230f      	movs	r3, #15
 800a9c4:	82fb      	strh	r3, [r7, #22]
        break;
 800a9c6:	e002      	b.n	800a9ce <dmp_icm20948_set_bac_rate+0x62>
    default:
        return -1;
 800a9c8:	f04f 33ff 	mov.w	r3, #4294967295
 800a9cc:	e015      	b.n	800a9fa <dmp_icm20948_set_bac_rate+0x8e>
    }

    result = inv_icm20948_write_mems(s, BAC_RATE, 2, inv_icm20948_convert_int16_to_big8(odr,reg));
 800a9ce:	f107 020c 	add.w	r2, r7, #12
 800a9d2:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800a9d6:	4611      	mov	r1, r2
 800a9d8:	4618      	mov	r0, r3
 800a9da:	f7ff f989 	bl	8009cf0 <inv_icm20948_convert_int16_to_big8>
 800a9de:	4603      	mov	r3, r0
 800a9e0:	2202      	movs	r2, #2
 800a9e2:	f240 310a 	movw	r1, #778	@ 0x30a
 800a9e6:	6878      	ldr	r0, [r7, #4]
 800a9e8:	f004 fc29 	bl	800f23e <inv_icm20948_write_mems>
 800a9ec:	6138      	str	r0, [r7, #16]
    if (result) {
 800a9ee:	693b      	ldr	r3, [r7, #16]
 800a9f0:	2b00      	cmp	r3, #0
 800a9f2:	d001      	beq.n	800a9f8 <dmp_icm20948_set_bac_rate+0x8c>
        return result;
 800a9f4:	693b      	ldr	r3, [r7, #16]
 800a9f6:	e000      	b.n	800a9fa <dmp_icm20948_set_bac_rate+0x8e>
    } else {
        return 0;
 800a9f8:	2300      	movs	r3, #0
    }
}
 800a9fa:	4618      	mov	r0, r3
 800a9fc:	3718      	adds	r7, #24
 800a9fe:	46bd      	mov	sp, r7
 800aa00:	bd80      	pop	{r7, pc}

0800aa02 <dmp_icm20948_set_b2s_rate>:
/**
* B2S only works in 56 Hz. Set divider to make sure accel ODR into B2S is 56Hz.
* @param[in] bac_odr. the values are 56 , 112 , 225 450 or 900 Hz
*/
int dmp_icm20948_set_b2s_rate(struct inv_icm20948 * s, short accel_odr)
{
 800aa02:	b580      	push	{r7, lr}
 800aa04:	b086      	sub	sp, #24
 800aa06:	af00      	add	r7, sp, #0
 800aa08:	6078      	str	r0, [r7, #4]
 800aa0a:	460b      	mov	r3, r1
 800aa0c:	807b      	strh	r3, [r7, #2]
    unsigned char reg[4]={0,0,0,0};
 800aa0e:	2300      	movs	r3, #0
 800aa10:	60fb      	str	r3, [r7, #12]
    int result;
    short odr;

    switch (accel_odr) {
 800aa12:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800aa16:	f5b3 7f61 	cmp.w	r3, #900	@ 0x384
 800aa1a:	d01d      	beq.n	800aa58 <dmp_icm20948_set_b2s_rate+0x56>
 800aa1c:	f5b3 7f61 	cmp.w	r3, #900	@ 0x384
 800aa20:	dc1d      	bgt.n	800aa5e <dmp_icm20948_set_b2s_rate+0x5c>
 800aa22:	f5b3 7fe1 	cmp.w	r3, #450	@ 0x1c2
 800aa26:	d014      	beq.n	800aa52 <dmp_icm20948_set_b2s_rate+0x50>
 800aa28:	f5b3 7fe1 	cmp.w	r3, #450	@ 0x1c2
 800aa2c:	dc17      	bgt.n	800aa5e <dmp_icm20948_set_b2s_rate+0x5c>
 800aa2e:	2be1      	cmp	r3, #225	@ 0xe1
 800aa30:	d00c      	beq.n	800aa4c <dmp_icm20948_set_b2s_rate+0x4a>
 800aa32:	2be1      	cmp	r3, #225	@ 0xe1
 800aa34:	dc13      	bgt.n	800aa5e <dmp_icm20948_set_b2s_rate+0x5c>
 800aa36:	2b38      	cmp	r3, #56	@ 0x38
 800aa38:	d002      	beq.n	800aa40 <dmp_icm20948_set_b2s_rate+0x3e>
 800aa3a:	2b70      	cmp	r3, #112	@ 0x70
 800aa3c:	d003      	beq.n	800aa46 <dmp_icm20948_set_b2s_rate+0x44>
 800aa3e:	e00e      	b.n	800aa5e <dmp_icm20948_set_b2s_rate+0x5c>
    case DMP_ALGO_FREQ_56:
        odr = 0;
 800aa40:	2300      	movs	r3, #0
 800aa42:	82fb      	strh	r3, [r7, #22]
        break;
 800aa44:	e00e      	b.n	800aa64 <dmp_icm20948_set_b2s_rate+0x62>
    case DMP_ALGO_FREQ_112:
        odr = 1;
 800aa46:	2301      	movs	r3, #1
 800aa48:	82fb      	strh	r3, [r7, #22]
        break;
 800aa4a:	e00b      	b.n	800aa64 <dmp_icm20948_set_b2s_rate+0x62>
    case DMP_ALGO_FREQ_225:
        odr = 3;
 800aa4c:	2303      	movs	r3, #3
 800aa4e:	82fb      	strh	r3, [r7, #22]
        break;
 800aa50:	e008      	b.n	800aa64 <dmp_icm20948_set_b2s_rate+0x62>
    case DMP_ALGO_FREQ_450:
        odr = 7;
 800aa52:	2307      	movs	r3, #7
 800aa54:	82fb      	strh	r3, [r7, #22]
        break;
 800aa56:	e005      	b.n	800aa64 <dmp_icm20948_set_b2s_rate+0x62>
    case DMP_ALGO_FREQ_900:
        odr = 15;
 800aa58:	230f      	movs	r3, #15
 800aa5a:	82fb      	strh	r3, [r7, #22]
        break;
 800aa5c:	e002      	b.n	800aa64 <dmp_icm20948_set_b2s_rate+0x62>
    default:
        return -1;
 800aa5e:	f04f 33ff 	mov.w	r3, #4294967295
 800aa62:	e015      	b.n	800aa90 <dmp_icm20948_set_b2s_rate+0x8e>
    }

    result = inv_icm20948_write_mems(s, B2S_RATE, 2, inv_icm20948_convert_int16_to_big8(odr,reg));
 800aa64:	f107 020c 	add.w	r2, r7, #12
 800aa68:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800aa6c:	4611      	mov	r1, r2
 800aa6e:	4618      	mov	r0, r3
 800aa70:	f7ff f93e 	bl	8009cf0 <inv_icm20948_convert_int16_to_big8>
 800aa74:	4603      	mov	r3, r0
 800aa76:	2202      	movs	r2, #2
 800aa78:	f44f 7142 	mov.w	r1, #776	@ 0x308
 800aa7c:	6878      	ldr	r0, [r7, #4]
 800aa7e:	f004 fbde 	bl	800f23e <inv_icm20948_write_mems>
 800aa82:	6138      	str	r0, [r7, #16]
    if (result) {
 800aa84:	693b      	ldr	r3, [r7, #16]
 800aa86:	2b00      	cmp	r3, #0
 800aa88:	d001      	beq.n	800aa8e <dmp_icm20948_set_b2s_rate+0x8c>
        return result;
 800aa8a:	693b      	ldr	r3, [r7, #16]
 800aa8c:	e000      	b.n	800aa90 <dmp_icm20948_set_b2s_rate+0x8e>
    } else {
        return 0;
 800aa8e:	2300      	movs	r3, #0
    }
}
 800aa90:	4618      	mov	r0, r3
 800aa92:	3718      	adds	r7, #24
 800aa94:	46bd      	mov	sp, r7
 800aa96:	bd80      	pop	{r7, pc}

0800aa98 <dmp_icm20948_set_B2S_matrix>:
/**
* Sets B2S accel orientation matrix to DMP.
* @param[in] b2s_mtx. Unit: 1 = 2^30.
*/
int dmp_icm20948_set_B2S_matrix(struct inv_icm20948 * s, int *b2s_mtx)
{
 800aa98:	b580      	push	{r7, lr}
 800aa9a:	b084      	sub	sp, #16
 800aa9c:	af00      	add	r7, sp, #0
 800aa9e:	6078      	str	r0, [r7, #4]
 800aaa0:	6039      	str	r1, [r7, #0]
    int result;
    unsigned char big8[4]={0};
 800aaa2:	2300      	movs	r3, #0
 800aaa4:	60bb      	str	r3, [r7, #8]
	
    result  = inv_icm20948_write_mems(s, B2S_MTX_00, 4, inv_icm20948_convert_int32_to_big8(b2s_mtx[0], big8));
 800aaa6:	683b      	ldr	r3, [r7, #0]
 800aaa8:	681b      	ldr	r3, [r3, #0]
 800aaaa:	f107 0208 	add.w	r2, r7, #8
 800aaae:	4611      	mov	r1, r2
 800aab0:	4618      	mov	r0, r3
 800aab2:	f7ff f936 	bl	8009d22 <inv_icm20948_convert_int32_to_big8>
 800aab6:	4603      	mov	r3, r0
 800aab8:	2204      	movs	r2, #4
 800aaba:	f44f 6150 	mov.w	r1, #3328	@ 0xd00
 800aabe:	6878      	ldr	r0, [r7, #4]
 800aac0:	f004 fbbd 	bl	800f23e <inv_icm20948_write_mems>
 800aac4:	60f8      	str	r0, [r7, #12]
    result += inv_icm20948_write_mems(s, B2S_MTX_01, 4, inv_icm20948_convert_int32_to_big8(b2s_mtx[1], big8));
 800aac6:	683b      	ldr	r3, [r7, #0]
 800aac8:	3304      	adds	r3, #4
 800aaca:	681b      	ldr	r3, [r3, #0]
 800aacc:	f107 0208 	add.w	r2, r7, #8
 800aad0:	4611      	mov	r1, r2
 800aad2:	4618      	mov	r0, r3
 800aad4:	f7ff f925 	bl	8009d22 <inv_icm20948_convert_int32_to_big8>
 800aad8:	4603      	mov	r3, r0
 800aada:	2204      	movs	r2, #4
 800aadc:	f640 5104 	movw	r1, #3332	@ 0xd04
 800aae0:	6878      	ldr	r0, [r7, #4]
 800aae2:	f004 fbac 	bl	800f23e <inv_icm20948_write_mems>
 800aae6:	4602      	mov	r2, r0
 800aae8:	68fb      	ldr	r3, [r7, #12]
 800aaea:	4413      	add	r3, r2
 800aaec:	60fb      	str	r3, [r7, #12]
    result += inv_icm20948_write_mems(s, B2S_MTX_02, 4, inv_icm20948_convert_int32_to_big8(b2s_mtx[2], big8));
 800aaee:	683b      	ldr	r3, [r7, #0]
 800aaf0:	3308      	adds	r3, #8
 800aaf2:	681b      	ldr	r3, [r3, #0]
 800aaf4:	f107 0208 	add.w	r2, r7, #8
 800aaf8:	4611      	mov	r1, r2
 800aafa:	4618      	mov	r0, r3
 800aafc:	f7ff f911 	bl	8009d22 <inv_icm20948_convert_int32_to_big8>
 800ab00:	4603      	mov	r3, r0
 800ab02:	2204      	movs	r2, #4
 800ab04:	f640 5108 	movw	r1, #3336	@ 0xd08
 800ab08:	6878      	ldr	r0, [r7, #4]
 800ab0a:	f004 fb98 	bl	800f23e <inv_icm20948_write_mems>
 800ab0e:	4602      	mov	r2, r0
 800ab10:	68fb      	ldr	r3, [r7, #12]
 800ab12:	4413      	add	r3, r2
 800ab14:	60fb      	str	r3, [r7, #12]
    result += inv_icm20948_write_mems(s, B2S_MTX_10, 4, inv_icm20948_convert_int32_to_big8(b2s_mtx[3], big8));
 800ab16:	683b      	ldr	r3, [r7, #0]
 800ab18:	330c      	adds	r3, #12
 800ab1a:	681b      	ldr	r3, [r3, #0]
 800ab1c:	f107 0208 	add.w	r2, r7, #8
 800ab20:	4611      	mov	r1, r2
 800ab22:	4618      	mov	r0, r3
 800ab24:	f7ff f8fd 	bl	8009d22 <inv_icm20948_convert_int32_to_big8>
 800ab28:	4603      	mov	r3, r0
 800ab2a:	2204      	movs	r2, #4
 800ab2c:	f640 510c 	movw	r1, #3340	@ 0xd0c
 800ab30:	6878      	ldr	r0, [r7, #4]
 800ab32:	f004 fb84 	bl	800f23e <inv_icm20948_write_mems>
 800ab36:	4602      	mov	r2, r0
 800ab38:	68fb      	ldr	r3, [r7, #12]
 800ab3a:	4413      	add	r3, r2
 800ab3c:	60fb      	str	r3, [r7, #12]
    result += inv_icm20948_write_mems(s, B2S_MTX_11, 4, inv_icm20948_convert_int32_to_big8(b2s_mtx[4], big8));
 800ab3e:	683b      	ldr	r3, [r7, #0]
 800ab40:	3310      	adds	r3, #16
 800ab42:	681b      	ldr	r3, [r3, #0]
 800ab44:	f107 0208 	add.w	r2, r7, #8
 800ab48:	4611      	mov	r1, r2
 800ab4a:	4618      	mov	r0, r3
 800ab4c:	f7ff f8e9 	bl	8009d22 <inv_icm20948_convert_int32_to_big8>
 800ab50:	4603      	mov	r3, r0
 800ab52:	2204      	movs	r2, #4
 800ab54:	f44f 6151 	mov.w	r1, #3344	@ 0xd10
 800ab58:	6878      	ldr	r0, [r7, #4]
 800ab5a:	f004 fb70 	bl	800f23e <inv_icm20948_write_mems>
 800ab5e:	4602      	mov	r2, r0
 800ab60:	68fb      	ldr	r3, [r7, #12]
 800ab62:	4413      	add	r3, r2
 800ab64:	60fb      	str	r3, [r7, #12]
    result += inv_icm20948_write_mems(s, B2S_MTX_12, 4, inv_icm20948_convert_int32_to_big8(b2s_mtx[5], big8));
 800ab66:	683b      	ldr	r3, [r7, #0]
 800ab68:	3314      	adds	r3, #20
 800ab6a:	681b      	ldr	r3, [r3, #0]
 800ab6c:	f107 0208 	add.w	r2, r7, #8
 800ab70:	4611      	mov	r1, r2
 800ab72:	4618      	mov	r0, r3
 800ab74:	f7ff f8d5 	bl	8009d22 <inv_icm20948_convert_int32_to_big8>
 800ab78:	4603      	mov	r3, r0
 800ab7a:	2204      	movs	r2, #4
 800ab7c:	f640 5114 	movw	r1, #3348	@ 0xd14
 800ab80:	6878      	ldr	r0, [r7, #4]
 800ab82:	f004 fb5c 	bl	800f23e <inv_icm20948_write_mems>
 800ab86:	4602      	mov	r2, r0
 800ab88:	68fb      	ldr	r3, [r7, #12]
 800ab8a:	4413      	add	r3, r2
 800ab8c:	60fb      	str	r3, [r7, #12]
    result += inv_icm20948_write_mems(s, B2S_MTX_20, 4, inv_icm20948_convert_int32_to_big8(b2s_mtx[6], big8));
 800ab8e:	683b      	ldr	r3, [r7, #0]
 800ab90:	3318      	adds	r3, #24
 800ab92:	681b      	ldr	r3, [r3, #0]
 800ab94:	f107 0208 	add.w	r2, r7, #8
 800ab98:	4611      	mov	r1, r2
 800ab9a:	4618      	mov	r0, r3
 800ab9c:	f7ff f8c1 	bl	8009d22 <inv_icm20948_convert_int32_to_big8>
 800aba0:	4603      	mov	r3, r0
 800aba2:	2204      	movs	r2, #4
 800aba4:	f640 5118 	movw	r1, #3352	@ 0xd18
 800aba8:	6878      	ldr	r0, [r7, #4]
 800abaa:	f004 fb48 	bl	800f23e <inv_icm20948_write_mems>
 800abae:	4602      	mov	r2, r0
 800abb0:	68fb      	ldr	r3, [r7, #12]
 800abb2:	4413      	add	r3, r2
 800abb4:	60fb      	str	r3, [r7, #12]
    result += inv_icm20948_write_mems(s, B2S_MTX_21, 4, inv_icm20948_convert_int32_to_big8(b2s_mtx[7], big8));
 800abb6:	683b      	ldr	r3, [r7, #0]
 800abb8:	331c      	adds	r3, #28
 800abba:	681b      	ldr	r3, [r3, #0]
 800abbc:	f107 0208 	add.w	r2, r7, #8
 800abc0:	4611      	mov	r1, r2
 800abc2:	4618      	mov	r0, r3
 800abc4:	f7ff f8ad 	bl	8009d22 <inv_icm20948_convert_int32_to_big8>
 800abc8:	4603      	mov	r3, r0
 800abca:	2204      	movs	r2, #4
 800abcc:	f640 511c 	movw	r1, #3356	@ 0xd1c
 800abd0:	6878      	ldr	r0, [r7, #4]
 800abd2:	f004 fb34 	bl	800f23e <inv_icm20948_write_mems>
 800abd6:	4602      	mov	r2, r0
 800abd8:	68fb      	ldr	r3, [r7, #12]
 800abda:	4413      	add	r3, r2
 800abdc:	60fb      	str	r3, [r7, #12]
    result += inv_icm20948_write_mems(s, B2S_MTX_22, 4, inv_icm20948_convert_int32_to_big8(b2s_mtx[8], big8));
 800abde:	683b      	ldr	r3, [r7, #0]
 800abe0:	3320      	adds	r3, #32
 800abe2:	681b      	ldr	r3, [r3, #0]
 800abe4:	f107 0208 	add.w	r2, r7, #8
 800abe8:	4611      	mov	r1, r2
 800abea:	4618      	mov	r0, r3
 800abec:	f7ff f899 	bl	8009d22 <inv_icm20948_convert_int32_to_big8>
 800abf0:	4603      	mov	r3, r0
 800abf2:	2204      	movs	r2, #4
 800abf4:	f44f 6152 	mov.w	r1, #3360	@ 0xd20
 800abf8:	6878      	ldr	r0, [r7, #4]
 800abfa:	f004 fb20 	bl	800f23e <inv_icm20948_write_mems>
 800abfe:	4602      	mov	r2, r0
 800ac00:	68fb      	ldr	r3, [r7, #12]
 800ac02:	4413      	add	r3, r2
 800ac04:	60fb      	str	r3, [r7, #12]

	if (result)
 800ac06:	68fb      	ldr	r3, [r7, #12]
 800ac08:	2b00      	cmp	r3, #0
 800ac0a:	d001      	beq.n	800ac10 <dmp_icm20948_set_B2S_matrix+0x178>
        return result;
 800ac0c:	68fb      	ldr	r3, [r7, #12]
 800ac0e:	e000      	b.n	800ac12 <dmp_icm20948_set_B2S_matrix+0x17a>

	return 0;
 800ac10:	2300      	movs	r3, #0
}
 800ac12:	4618      	mov	r0, r3
 800ac14:	3710      	adds	r7, #16
 800ac16:	46bd      	mov	sp, r7
 800ac18:	bd80      	pop	{r7, pc}

0800ac1a <dmp_icm20948_set_ped_y_ratio>:
/**
* Set BAC ped y ration
* @param[in] ped_y_ratio: value will influence pedometer result
*/
int dmp_icm20948_set_ped_y_ratio(struct inv_icm20948 * s, long ped_y_ratio)
{
 800ac1a:	b580      	push	{r7, lr}
 800ac1c:	b084      	sub	sp, #16
 800ac1e:	af00      	add	r7, sp, #0
 800ac20:	6078      	str	r0, [r7, #4]
 800ac22:	6039      	str	r1, [r7, #0]
    int result;
    unsigned char big8[4]={0, 0, 0, 0};
 800ac24:	2300      	movs	r3, #0
 800ac26:	60bb      	str	r3, [r7, #8]

    result = inv_icm20948_write_mems(s, PED_Y_RATIO, 4, inv_icm20948_convert_int32_to_big8(ped_y_ratio, big8));
 800ac28:	f107 0308 	add.w	r3, r7, #8
 800ac2c:	4619      	mov	r1, r3
 800ac2e:	6838      	ldr	r0, [r7, #0]
 800ac30:	f7ff f877 	bl	8009d22 <inv_icm20948_convert_int32_to_big8>
 800ac34:	4603      	mov	r3, r0
 800ac36:	2204      	movs	r2, #4
 800ac38:	f44f 7188 	mov.w	r1, #272	@ 0x110
 800ac3c:	6878      	ldr	r0, [r7, #4]
 800ac3e:	f004 fafe 	bl	800f23e <inv_icm20948_write_mems>
 800ac42:	60f8      	str	r0, [r7, #12]

    return result;
 800ac44:	68fb      	ldr	r3, [r7, #12]
}
 800ac46:	4618      	mov	r0, r3
 800ac48:	3710      	adds	r7, #16
 800ac4a:	46bd      	mov	sp, r7
 800ac4c:	bd80      	pop	{r7, pc}

0800ac4e <inv_icm20948_firmware_load>:
#include "Icm20948LoadFirmware.h"
#include "Icm20948Defs.h"
#include "Icm20948DataBaseDriver.h"

int inv_icm20948_firmware_load(struct inv_icm20948 * s, const unsigned char *data_start, unsigned short size_start, unsigned short load_addr)
{ 
 800ac4e:	b580      	push	{r7, lr}
 800ac50:	b08e      	sub	sp, #56	@ 0x38
 800ac52:	af00      	add	r7, sp, #0
 800ac54:	60f8      	str	r0, [r7, #12]
 800ac56:	60b9      	str	r1, [r7, #8]
 800ac58:	4611      	mov	r1, r2
 800ac5a:	461a      	mov	r2, r3
 800ac5c:	460b      	mov	r3, r1
 800ac5e:	80fb      	strh	r3, [r7, #6]
 800ac60:	4613      	mov	r3, r2
 800ac62:	80bb      	strh	r3, [r7, #4]
    int result;
    unsigned short memaddr;
    const unsigned char *data;
    unsigned short size;
    unsigned char data_cmp[INV_MAX_SERIAL_READ];
    int flag = 0;
 800ac64:	2300      	movs	r3, #0
 800ac66:	627b      	str	r3, [r7, #36]	@ 0x24

	if(s->base_state.firmware_loaded)
 800ac68:	68fb      	ldr	r3, [r7, #12]
 800ac6a:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 800ac6e:	f003 0302 	and.w	r3, r3, #2
 800ac72:	b2db      	uxtb	r3, r3
 800ac74:	2b00      	cmp	r3, #0
 800ac76:	d001      	beq.n	800ac7c <inv_icm20948_firmware_load+0x2e>
		return 0;
 800ac78:	2300      	movs	r3, #0
 800ac7a:	e07f      	b.n	800ad7c <inv_icm20948_firmware_load+0x12e>
		
    // Write DMP memory
    data = data_start;
 800ac7c:	68bb      	ldr	r3, [r7, #8]
 800ac7e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    size = size_start;
 800ac80:	88fb      	ldrh	r3, [r7, #6]
 800ac82:	857b      	strh	r3, [r7, #42]	@ 0x2a
    memaddr = load_addr;
 800ac84:	88bb      	ldrh	r3, [r7, #4]
 800ac86:	867b      	strh	r3, [r7, #50]	@ 0x32
    while (size > 0) {
 800ac88:	e02d      	b.n	800ace6 <inv_icm20948_firmware_load+0x98>
        write_size = min(size, INV_MAX_SERIAL_WRITE);
 800ac8a:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800ac8c:	2b10      	cmp	r3, #16
 800ac8e:	bf28      	it	cs
 800ac90:	2310      	movcs	r3, #16
 800ac92:	b29b      	uxth	r3, r3
 800ac94:	637b      	str	r3, [r7, #52]	@ 0x34
        if ((memaddr & 0xff) + write_size > 0x100) {
 800ac96:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800ac98:	b2da      	uxtb	r2, r3
 800ac9a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ac9c:	4413      	add	r3, r2
 800ac9e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800aca2:	dd06      	ble.n	800acb2 <inv_icm20948_firmware_load+0x64>
            // Moved across a bank
            write_size = (memaddr & 0xff) + write_size - 0x100;
 800aca4:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800aca6:	b2da      	uxtb	r2, r3
 800aca8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800acaa:	4413      	add	r3, r2
 800acac:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 800acb0:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        result = inv_icm20948_write_mems(s, memaddr, write_size, (unsigned char *)data);
 800acb2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800acb4:	8e79      	ldrh	r1, [r7, #50]	@ 0x32
 800acb6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800acb8:	68f8      	ldr	r0, [r7, #12]
 800acba:	f004 fac0 	bl	800f23e <inv_icm20948_write_mems>
 800acbe:	6238      	str	r0, [r7, #32]
        if (result)  
 800acc0:	6a3b      	ldr	r3, [r7, #32]
 800acc2:	2b00      	cmp	r3, #0
 800acc4:	d001      	beq.n	800acca <inv_icm20948_firmware_load+0x7c>
            return result;
 800acc6:	6a3b      	ldr	r3, [r7, #32]
 800acc8:	e058      	b.n	800ad7c <inv_icm20948_firmware_load+0x12e>
        data += write_size;
 800acca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800accc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800acce:	4413      	add	r3, r2
 800acd0:	62fb      	str	r3, [r7, #44]	@ 0x2c
        size -= write_size;
 800acd2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800acd4:	b29b      	uxth	r3, r3
 800acd6:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 800acd8:	1ad3      	subs	r3, r2, r3
 800acda:	857b      	strh	r3, [r7, #42]	@ 0x2a
        memaddr += write_size;
 800acdc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800acde:	b29a      	uxth	r2, r3
 800ace0:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800ace2:	4413      	add	r3, r2
 800ace4:	867b      	strh	r3, [r7, #50]	@ 0x32
    while (size > 0) {
 800ace6:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800ace8:	2b00      	cmp	r3, #0
 800acea:	d1ce      	bne.n	800ac8a <inv_icm20948_firmware_load+0x3c>
    }

    // Verify DMP memory

    data = data_start;
 800acec:	68bb      	ldr	r3, [r7, #8]
 800acee:	62fb      	str	r3, [r7, #44]	@ 0x2c
    size = size_start;
 800acf0:	88fb      	ldrh	r3, [r7, #6]
 800acf2:	857b      	strh	r3, [r7, #42]	@ 0x2a
    memaddr = load_addr;
 800acf4:	88bb      	ldrh	r3, [r7, #4]
 800acf6:	867b      	strh	r3, [r7, #50]	@ 0x32
    while (size > 0) {
 800acf8:	e03c      	b.n	800ad74 <inv_icm20948_firmware_load+0x126>
        write_size = min(size, INV_MAX_SERIAL_READ);
 800acfa:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800acfc:	2b10      	cmp	r3, #16
 800acfe:	bf28      	it	cs
 800ad00:	2310      	movcs	r3, #16
 800ad02:	b29b      	uxth	r3, r3
 800ad04:	637b      	str	r3, [r7, #52]	@ 0x34
        if ((memaddr & 0xff) + write_size > 0x100) {
 800ad06:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800ad08:	b2da      	uxtb	r2, r3
 800ad0a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ad0c:	4413      	add	r3, r2
 800ad0e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ad12:	dd06      	ble.n	800ad22 <inv_icm20948_firmware_load+0xd4>
            // Moved across a bank
            write_size = (memaddr & 0xff) + write_size - 0x100;
 800ad14:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800ad16:	b2da      	uxtb	r2, r3
 800ad18:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ad1a:	4413      	add	r3, r2
 800ad1c:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 800ad20:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        result = inv_icm20948_read_mems(s, memaddr, write_size, data_cmp);
 800ad22:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800ad24:	f107 0310 	add.w	r3, r7, #16
 800ad28:	8e79      	ldrh	r1, [r7, #50]	@ 0x32
 800ad2a:	68f8      	ldr	r0, [r7, #12]
 800ad2c:	f004 f9a3 	bl	800f076 <inv_icm20948_read_mems>
 800ad30:	6238      	str	r0, [r7, #32]
        if (result)
 800ad32:	6a3b      	ldr	r3, [r7, #32]
 800ad34:	2b00      	cmp	r3, #0
 800ad36:	d002      	beq.n	800ad3e <inv_icm20948_firmware_load+0xf0>
            flag++; // Error, DMP not written correctly
 800ad38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad3a:	3301      	adds	r3, #1
 800ad3c:	627b      	str	r3, [r7, #36]	@ 0x24
        if (memcmp(data_cmp, data, write_size))
 800ad3e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800ad40:	f107 0310 	add.w	r3, r7, #16
 800ad44:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ad46:	4618      	mov	r0, r3
 800ad48:	f00a fb74 	bl	8015434 <memcmp>
 800ad4c:	4603      	mov	r3, r0
 800ad4e:	2b00      	cmp	r3, #0
 800ad50:	d002      	beq.n	800ad58 <inv_icm20948_firmware_load+0x10a>
            return -1;
 800ad52:	f04f 33ff 	mov.w	r3, #4294967295
 800ad56:	e011      	b.n	800ad7c <inv_icm20948_firmware_load+0x12e>
        data += write_size;
 800ad58:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ad5a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ad5c:	4413      	add	r3, r2
 800ad5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        size -= write_size;
 800ad60:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ad62:	b29b      	uxth	r3, r3
 800ad64:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 800ad66:	1ad3      	subs	r3, r2, r3
 800ad68:	857b      	strh	r3, [r7, #42]	@ 0x2a
        memaddr += write_size;
 800ad6a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ad6c:	b29a      	uxth	r2, r3
 800ad6e:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800ad70:	4413      	add	r3, r2
 800ad72:	867b      	strh	r3, [r7, #50]	@ 0x32
    while (size > 0) {
 800ad74:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800ad76:	2b00      	cmp	r3, #0
 800ad78:	d1bf      	bne.n	800acfa <inv_icm20948_firmware_load+0xac>
#if defined(WIN32)   
    //if(!flag)
      // inv_log("DMP Firmware was updated successfully..\r\n");
#endif

    return 0;
 800ad7a:	2300      	movs	r3, #0
}
 800ad7c:	4618      	mov	r0, r3
 800ad7e:	3738      	adds	r7, #56	@ 0x38
 800ad80:	46bd      	mov	sp, r7
 800ad82:	bd80      	pop	{r7, pc}

0800ad84 <inv_icm20948_mpu_set_FIFO_RST_Diamond>:

static void inv_decode_3_16bit_elements(short *out_data, const unsigned char *in_data);
static void inv_decode_3_32bit_elements(long *out_data, const unsigned char *in_data);

int inv_icm20948_mpu_set_FIFO_RST_Diamond(struct inv_icm20948 * s, unsigned char value)
{
 800ad84:	b580      	push	{r7, lr}
 800ad86:	b084      	sub	sp, #16
 800ad88:	af00      	add	r7, sp, #0
 800ad8a:	6078      	str	r0, [r7, #4]
 800ad8c:	460b      	mov	r3, r1
 800ad8e:	70fb      	strb	r3, [r7, #3]
	int result = 0;
 800ad90:	2300      	movs	r3, #0
 800ad92:	60fb      	str	r3, [r7, #12]
	unsigned char reg;

	result |= inv_icm20948_read_mems_reg(s, REG_FIFO_RST, 1, &reg);
 800ad94:	f107 030b 	add.w	r3, r7, #11
 800ad98:	2201      	movs	r2, #1
 800ad9a:	2168      	movs	r1, #104	@ 0x68
 800ad9c:	6878      	ldr	r0, [r7, #4]
 800ad9e:	f004 f8b7 	bl	800ef10 <inv_icm20948_read_mems_reg>
 800ada2:	4602      	mov	r2, r0
 800ada4:	68fb      	ldr	r3, [r7, #12]
 800ada6:	4313      	orrs	r3, r2
 800ada8:	60fb      	str	r3, [r7, #12]
    
	reg &= 0xe0;
 800adaa:	7afb      	ldrb	r3, [r7, #11]
 800adac:	f023 031f 	bic.w	r3, r3, #31
 800adb0:	b2db      	uxtb	r3, r3
 800adb2:	72fb      	strb	r3, [r7, #11]
	reg |= value;
 800adb4:	7afa      	ldrb	r2, [r7, #11]
 800adb6:	78fb      	ldrb	r3, [r7, #3]
 800adb8:	4313      	orrs	r3, r2
 800adba:	b2db      	uxtb	r3, r3
 800adbc:	72fb      	strb	r3, [r7, #11]
	result |= inv_icm20948_write_mems_reg(s, REG_FIFO_RST, 1, &reg);
 800adbe:	f107 030b 	add.w	r3, r7, #11
 800adc2:	2201      	movs	r2, #1
 800adc4:	2168      	movs	r1, #104	@ 0x68
 800adc6:	6878      	ldr	r0, [r7, #4]
 800adc8:	f003 ffcd 	bl	800ed66 <inv_icm20948_write_mems_reg>
 800adcc:	4602      	mov	r2, r0
 800adce:	68fb      	ldr	r3, [r7, #12]
 800add0:	4313      	orrs	r3, r2
 800add2:	60fb      	str	r3, [r7, #12]
    
	return result;
 800add4:	68fb      	ldr	r3, [r7, #12]
}
 800add6:	4618      	mov	r0, r3
 800add8:	3710      	adds	r7, #16
 800adda:	46bd      	mov	sp, r7
 800addc:	bd80      	pop	{r7, pc}

0800adde <inv_icm20948_identify_interrupt>:

int inv_icm20948_identify_interrupt(struct inv_icm20948 * s, short *int_read)
{
 800adde:	b580      	push	{r7, lr}
 800ade0:	b084      	sub	sp, #16
 800ade2:	af00      	add	r7, sp, #0
 800ade4:	6078      	str	r0, [r7, #4]
 800ade6:	6039      	str	r1, [r7, #0]
	unsigned char int_status;
    int result=0 ;
 800ade8:	2300      	movs	r3, #0
 800adea:	60fb      	str	r3, [r7, #12]
    
    if(int_read)
 800adec:	683b      	ldr	r3, [r7, #0]
 800adee:	2b00      	cmp	r3, #0
 800adf0:	d002      	beq.n	800adf8 <inv_icm20948_identify_interrupt+0x1a>
        *int_read = 0;
 800adf2:	683b      	ldr	r3, [r7, #0]
 800adf4:	2200      	movs	r2, #0
 800adf6:	801a      	strh	r2, [r3, #0]
    
    result = inv_icm20948_read_mems_reg(s, REG_INT_STATUS, 1, &int_status);
 800adf8:	f107 030b 	add.w	r3, r7, #11
 800adfc:	2201      	movs	r2, #1
 800adfe:	2119      	movs	r1, #25
 800ae00:	6878      	ldr	r0, [r7, #4]
 800ae02:	f004 f885 	bl	800ef10 <inv_icm20948_read_mems_reg>
 800ae06:	60f8      	str	r0, [r7, #12]
    if(int_read)
 800ae08:	683b      	ldr	r3, [r7, #0]
 800ae0a:	2b00      	cmp	r3, #0
 800ae0c:	d003      	beq.n	800ae16 <inv_icm20948_identify_interrupt+0x38>
        *int_read = int_status;
 800ae0e:	7afb      	ldrb	r3, [r7, #11]
 800ae10:	b21a      	sxth	r2, r3
 800ae12:	683b      	ldr	r3, [r7, #0]
 800ae14:	801a      	strh	r2, [r3, #0]

    result = inv_icm20948_read_mems_reg(s, REG_DMP_INT_STATUS, 1, &int_status); // DMP_INT_STATUS
 800ae16:	f107 030b 	add.w	r3, r7, #11
 800ae1a:	2201      	movs	r2, #1
 800ae1c:	2118      	movs	r1, #24
 800ae1e:	6878      	ldr	r0, [r7, #4]
 800ae20:	f004 f876 	bl	800ef10 <inv_icm20948_read_mems_reg>
 800ae24:	60f8      	str	r0, [r7, #12]
	if(int_read)
 800ae26:	683b      	ldr	r3, [r7, #0]
 800ae28:	2b00      	cmp	r3, #0
 800ae2a:	d009      	beq.n	800ae40 <inv_icm20948_identify_interrupt+0x62>
		*int_read |= (int_status << 8);
 800ae2c:	683b      	ldr	r3, [r7, #0]
 800ae2e:	f9b3 2000 	ldrsh.w	r2, [r3]
 800ae32:	7afb      	ldrb	r3, [r7, #11]
 800ae34:	021b      	lsls	r3, r3, #8
 800ae36:	b21b      	sxth	r3, r3
 800ae38:	4313      	orrs	r3, r2
 800ae3a:	b21a      	sxth	r2, r3
 800ae3c:	683b      	ldr	r3, [r7, #0]
 800ae3e:	801a      	strh	r2, [r3, #0]
     * We do not need to handle FIFO overflow here. 
     * When we read FIFO_SIZE we can determine if FIFO overflow has occured.
     */
    //result = inv_icm20948_read_mems_reg(s, 0x1B, 1, &int_status);
    
	return result;
 800ae40:	68fb      	ldr	r3, [r7, #12]
}
 800ae42:	4618      	mov	r0, r3
 800ae44:	3710      	adds	r7, #16
 800ae46:	46bd      	mov	sp, r7
 800ae48:	bd80      	pop	{r7, pc}

0800ae4a <dmp_get_fifo_length>:
* @param[out] len amount of data currently stored in the fifo.
*
* @return MPU_SUCCESS or non-zero error code.
**/
static int dmp_get_fifo_length(struct inv_icm20948 * s, uint_fast16_t * len )
{
 800ae4a:	b580      	push	{r7, lr}
 800ae4c:	b084      	sub	sp, #16
 800ae4e:	af00      	add	r7, sp, #0
 800ae50:	6078      	str	r0, [r7, #4]
 800ae52:	6039      	str	r1, [r7, #0]
	unsigned char fifoBuf[2];
	int result = 0;
 800ae54:	2300      	movs	r3, #0
 800ae56:	60fb      	str	r3, [r7, #12]
    
	if (NULL == len)
 800ae58:	683b      	ldr	r3, [r7, #0]
 800ae5a:	2b00      	cmp	r3, #0
 800ae5c:	d102      	bne.n	800ae64 <dmp_get_fifo_length+0x1a>
		return -1;
 800ae5e:	f04f 33ff 	mov.w	r3, #4294967295
 800ae62:	e01f      	b.n	800aea4 <dmp_get_fifo_length+0x5a>
    
	/*---- read the 2 'count' registers and
	burst read the data from the FIFO ----*/
	result = inv_icm20948_read_mems_reg(s, REG_FIFO_COUNT_H, 2, fifoBuf);
 800ae64:	f107 0308 	add.w	r3, r7, #8
 800ae68:	2202      	movs	r2, #2
 800ae6a:	2170      	movs	r1, #112	@ 0x70
 800ae6c:	6878      	ldr	r0, [r7, #4]
 800ae6e:	f004 f84f 	bl	800ef10 <inv_icm20948_read_mems_reg>
 800ae72:	60f8      	str	r0, [r7, #12]
	if (result) 
 800ae74:	68fb      	ldr	r3, [r7, #12]
 800ae76:	2b00      	cmp	r3, #0
 800ae78:	d009      	beq.n	800ae8e <dmp_get_fifo_length+0x44>
	{
		s->fifo_info.fifoError = -1;
 800ae7a:	687b      	ldr	r3, [r7, #4]
 800ae7c:	f04f 32ff 	mov.w	r2, #4294967295
 800ae80:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		*len = 0;
 800ae84:	683b      	ldr	r3, [r7, #0]
 800ae86:	2200      	movs	r2, #0
 800ae88:	601a      	str	r2, [r3, #0]
		return result;
 800ae8a:	68fb      	ldr	r3, [r7, #12]
 800ae8c:	e00a      	b.n	800aea4 <dmp_get_fifo_length+0x5a>
	}
    
	*len = (uint_fast16_t) (fifoBuf[0] << 8);
 800ae8e:	7a3b      	ldrb	r3, [r7, #8]
 800ae90:	021a      	lsls	r2, r3, #8
 800ae92:	683b      	ldr	r3, [r7, #0]
 800ae94:	601a      	str	r2, [r3, #0]
	*len += (uint_fast16_t) (fifoBuf[1]);
 800ae96:	683b      	ldr	r3, [r7, #0]
 800ae98:	681b      	ldr	r3, [r3, #0]
 800ae9a:	7a7a      	ldrb	r2, [r7, #9]
 800ae9c:	441a      	add	r2, r3
 800ae9e:	683b      	ldr	r3, [r7, #0]
 800aea0:	601a      	str	r2, [r3, #0]

	return result;
 800aea2:	68fb      	ldr	r3, [r7, #12]
}
 800aea4:	4618      	mov	r0, r3
 800aea6:	3710      	adds	r7, #16
 800aea8:	46bd      	mov	sp, r7
 800aeaa:	bd80      	pop	{r7, pc}

0800aeac <dmp_reset_fifo>:
*  @note   Halt the DMP writing into the FIFO for the time
*          needed to reset the FIFO.
*  @return MPU_SUCCESS if successful, a non-zero error code otherwise.
*/
static int dmp_reset_fifo(struct inv_icm20948 * s)
{
 800aeac:	b580      	push	{r7, lr}
 800aeae:	b086      	sub	sp, #24
 800aeb0:	af00      	add	r7, sp, #0
 800aeb2:	6078      	str	r0, [r7, #4]
    uint_fast16_t len = HARDWARE_FIFO_SIZE;
 800aeb4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800aeb8:	60fb      	str	r3, [r7, #12]
	unsigned char tries = 0;
 800aeba:	2300      	movs	r3, #0
 800aebc:	75fb      	strb	r3, [r7, #23]
	int result = 0;
 800aebe:	2300      	movs	r3, #0
 800aec0:	613b      	str	r3, [r7, #16]
    
	while (len != 0 && tries < 6) 
 800aec2:	e03e      	b.n	800af42 <dmp_reset_fifo+0x96>
	{ 
		s->base_state.user_ctrl &= (~BIT_FIFO_EN);
 800aec4:	687b      	ldr	r3, [r7, #4]
 800aec6:	7f1b      	ldrb	r3, [r3, #28]
 800aec8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800aecc:	b2da      	uxtb	r2, r3
 800aece:	687b      	ldr	r3, [r7, #4]
 800aed0:	771a      	strb	r2, [r3, #28]
		s->base_state.user_ctrl &= (~BIT_DMP_EN);
 800aed2:	687b      	ldr	r3, [r7, #4]
 800aed4:	7f1b      	ldrb	r3, [r3, #28]
 800aed6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800aeda:	b2da      	uxtb	r2, r3
 800aedc:	687b      	ldr	r3, [r7, #4]
 800aede:	771a      	strb	r2, [r3, #28]
		result |= inv_icm20948_write_single_mems_reg(s, REG_USER_CTRL, s->base_state.user_ctrl);
 800aee0:	687b      	ldr	r3, [r7, #4]
 800aee2:	7f1b      	ldrb	r3, [r3, #28]
 800aee4:	461a      	mov	r2, r3
 800aee6:	2103      	movs	r1, #3
 800aee8:	6878      	ldr	r0, [r7, #4]
 800aeea:	f003 ffb5 	bl	800ee58 <inv_icm20948_write_single_mems_reg>
 800aeee:	4602      	mov	r2, r0
 800aef0:	693b      	ldr	r3, [r7, #16]
 800aef2:	4313      	orrs	r3, r2
 800aef4:	613b      	str	r3, [r7, #16]
		result |= inv_icm20948_mpu_set_FIFO_RST_Diamond(s, 0x1f);
 800aef6:	211f      	movs	r1, #31
 800aef8:	6878      	ldr	r0, [r7, #4]
 800aefa:	f7ff ff43 	bl	800ad84 <inv_icm20948_mpu_set_FIFO_RST_Diamond>
 800aefe:	4602      	mov	r2, r0
 800af00:	693b      	ldr	r3, [r7, #16]
 800af02:	4313      	orrs	r3, r2
 800af04:	613b      	str	r3, [r7, #16]
		result |= inv_icm20948_mpu_set_FIFO_RST_Diamond(s, 0x1e);
 800af06:	211e      	movs	r1, #30
 800af08:	6878      	ldr	r0, [r7, #4]
 800af0a:	f7ff ff3b 	bl	800ad84 <inv_icm20948_mpu_set_FIFO_RST_Diamond>
 800af0e:	4602      	mov	r2, r0
 800af10:	693b      	ldr	r3, [r7, #16]
 800af12:	4313      	orrs	r3, r2
 800af14:	613b      	str	r3, [r7, #16]
        
		// Reset overflow flag
		s->fifo_info.fifo_overflow = 0;
 800af16:	687b      	ldr	r3, [r7, #4]
 800af18:	2200      	movs	r2, #0
 800af1a:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
        
		result |= dmp_get_fifo_length(s, &len);
 800af1e:	f107 030c 	add.w	r3, r7, #12
 800af22:	4619      	mov	r1, r3
 800af24:	6878      	ldr	r0, [r7, #4]
 800af26:	f7ff ff90 	bl	800ae4a <dmp_get_fifo_length>
 800af2a:	4602      	mov	r2, r0
 800af2c:	693b      	ldr	r3, [r7, #16]
 800af2e:	4313      	orrs	r3, r2
 800af30:	613b      	str	r3, [r7, #16]
		if (result) 
 800af32:	693b      	ldr	r3, [r7, #16]
 800af34:	2b00      	cmp	r3, #0
 800af36:	d001      	beq.n	800af3c <dmp_reset_fifo+0x90>
			return result;
 800af38:	693b      	ldr	r3, [r7, #16]
 800af3a:	e022      	b.n	800af82 <dmp_reset_fifo+0xd6>
        
		tries++;
 800af3c:	7dfb      	ldrb	r3, [r7, #23]
 800af3e:	3301      	adds	r3, #1
 800af40:	75fb      	strb	r3, [r7, #23]
	while (len != 0 && tries < 6) 
 800af42:	68fb      	ldr	r3, [r7, #12]
 800af44:	2b00      	cmp	r3, #0
 800af46:	d002      	beq.n	800af4e <dmp_reset_fifo+0xa2>
 800af48:	7dfb      	ldrb	r3, [r7, #23]
 800af4a:	2b05      	cmp	r3, #5
 800af4c:	d9ba      	bls.n	800aec4 <dmp_reset_fifo+0x18>
	}
    
	s->base_state.user_ctrl |= BIT_FIFO_EN;
 800af4e:	687b      	ldr	r3, [r7, #4]
 800af50:	7f1b      	ldrb	r3, [r3, #28]
 800af52:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800af56:	b2da      	uxtb	r2, r3
 800af58:	687b      	ldr	r3, [r7, #4]
 800af5a:	771a      	strb	r2, [r3, #28]
	s->base_state.user_ctrl |= BIT_DMP_EN;
 800af5c:	687b      	ldr	r3, [r7, #4]
 800af5e:	7f1b      	ldrb	r3, [r3, #28]
 800af60:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800af64:	b2da      	uxtb	r2, r3
 800af66:	687b      	ldr	r3, [r7, #4]
 800af68:	771a      	strb	r2, [r3, #28]
	result |= inv_icm20948_write_single_mems_reg(s, REG_USER_CTRL, s->base_state.user_ctrl);
 800af6a:	687b      	ldr	r3, [r7, #4]
 800af6c:	7f1b      	ldrb	r3, [r3, #28]
 800af6e:	461a      	mov	r2, r3
 800af70:	2103      	movs	r1, #3
 800af72:	6878      	ldr	r0, [r7, #4]
 800af74:	f003 ff70 	bl	800ee58 <inv_icm20948_write_single_mems_reg>
 800af78:	4602      	mov	r2, r0
 800af7a:	693b      	ldr	r3, [r7, #16]
 800af7c:	4313      	orrs	r3, r2
 800af7e:	613b      	str	r3, [r7, #16]
    
	return result;
 800af80:	693b      	ldr	r3, [r7, #16]
}
 800af82:	4618      	mov	r0, r3
 800af84:	3718      	adds	r7, #24
 800af86:	46bd      	mov	sp, r7
 800af88:	bd80      	pop	{r7, pc}

0800af8a <dmp_read_fifo>:
*  @param[in] len   Amount of data to read out of the fifo
*
*  @return MPU_SUCCESS or non-zero error code
**/
static int dmp_read_fifo(struct inv_icm20948 * s, unsigned char *data, uint_fast16_t len)
{
 800af8a:	b580      	push	{r7, lr}
 800af8c:	b088      	sub	sp, #32
 800af8e:	af00      	add	r7, sp, #0
 800af90:	60f8      	str	r0, [r7, #12]
 800af92:	60b9      	str	r1, [r7, #8]
 800af94:	607a      	str	r2, [r7, #4]
	int result;
    uint_fast16_t bytesRead = 0;
 800af96:	2300      	movs	r3, #0
 800af98:	61bb      	str	r3, [r7, #24]

    while (bytesRead<len) 
 800af9a:	e021      	b.n	800afe0 <dmp_read_fifo+0x56>
    {
        unsigned short thisLen = min(INV_MAX_SERIAL_READ, len-bytesRead);
 800af9c:	687a      	ldr	r2, [r7, #4]
 800af9e:	69bb      	ldr	r3, [r7, #24]
 800afa0:	1ad3      	subs	r3, r2, r3
 800afa2:	2b10      	cmp	r3, #16
 800afa4:	bf28      	it	cs
 800afa6:	2310      	movcs	r3, #16
 800afa8:	82fb      	strh	r3, [r7, #22]
        
        result = inv_icm20948_read_mems_reg(s, REG_FIFO_R_W, thisLen, &data[bytesRead]);
 800afaa:	8af9      	ldrh	r1, [r7, #22]
 800afac:	68ba      	ldr	r2, [r7, #8]
 800afae:	69bb      	ldr	r3, [r7, #24]
 800afb0:	4413      	add	r3, r2
 800afb2:	460a      	mov	r2, r1
 800afb4:	2172      	movs	r1, #114	@ 0x72
 800afb6:	68f8      	ldr	r0, [r7, #12]
 800afb8:	f003 ffaa 	bl	800ef10 <inv_icm20948_read_mems_reg>
 800afbc:	61f8      	str	r0, [r7, #28]
        if (result)
 800afbe:	69fb      	ldr	r3, [r7, #28]
 800afc0:	2b00      	cmp	r3, #0
 800afc2:	d009      	beq.n	800afd8 <dmp_read_fifo+0x4e>
		{
			dmp_reset_fifo(s);
 800afc4:	68f8      	ldr	r0, [r7, #12]
 800afc6:	f7ff ff71 	bl	800aeac <dmp_reset_fifo>
			s->fifo_info.fifoError = -1;
 800afca:	68fb      	ldr	r3, [r7, #12]
 800afcc:	f04f 32ff 	mov.w	r2, #4294967295
 800afd0:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
			return result;
 800afd4:	69fb      	ldr	r3, [r7, #28]
 800afd6:	e008      	b.n	800afea <dmp_read_fifo+0x60>
		}
        
        bytesRead += thisLen;
 800afd8:	8afb      	ldrh	r3, [r7, #22]
 800afda:	69ba      	ldr	r2, [r7, #24]
 800afdc:	4413      	add	r3, r2
 800afde:	61bb      	str	r3, [r7, #24]
    while (bytesRead<len) 
 800afe0:	69ba      	ldr	r2, [r7, #24]
 800afe2:	687b      	ldr	r3, [r7, #4]
 800afe4:	429a      	cmp	r2, r3
 800afe6:	d3d9      	bcc.n	800af9c <dmp_read_fifo+0x12>
    }

	return result;
 800afe8:	69fb      	ldr	r3, [r7, #28]
}
 800afea:	4618      	mov	r0, r3
 800afec:	3720      	adds	r7, #32
 800afee:	46bd      	mov	sp, r7
 800aff0:	bd80      	pop	{r7, pc}

0800aff2 <dmp_get_fifo_all>:
*  @param  buffer Reads up to length into the buffer.
*
*  @return number of bytes of read.
**/
static uint_fast16_t dmp_get_fifo_all(struct inv_icm20948 * s, uint_fast16_t length, unsigned char *buffer, int *reset)
{
 800aff2:	b580      	push	{r7, lr}
 800aff4:	b086      	sub	sp, #24
 800aff6:	af00      	add	r7, sp, #0
 800aff8:	60f8      	str	r0, [r7, #12]
 800affa:	60b9      	str	r1, [r7, #8]
 800affc:	607a      	str	r2, [r7, #4]
 800affe:	603b      	str	r3, [r7, #0]
	int result;
	uint_fast16_t in_fifo;
    
	if(reset)
 800b000:	683b      	ldr	r3, [r7, #0]
 800b002:	2b00      	cmp	r3, #0
 800b004:	d002      	beq.n	800b00c <dmp_get_fifo_all+0x1a>
		*reset = 0;
 800b006:	683b      	ldr	r3, [r7, #0]
 800b008:	2200      	movs	r2, #0
 800b00a:	601a      	str	r2, [r3, #0]
   
	result = dmp_get_fifo_length(s, &in_fifo);
 800b00c:	f107 0310 	add.w	r3, r7, #16
 800b010:	4619      	mov	r1, r3
 800b012:	68f8      	ldr	r0, [r7, #12]
 800b014:	f7ff ff19 	bl	800ae4a <dmp_get_fifo_length>
 800b018:	6178      	str	r0, [r7, #20]
	if (result) {
 800b01a:	697b      	ldr	r3, [r7, #20]
 800b01c:	2b00      	cmp	r3, #0
 800b01e:	d005      	beq.n	800b02c <dmp_get_fifo_all+0x3a>
		s->fifo_info.fifoError = result;
 800b020:	68fb      	ldr	r3, [r7, #12]
 800b022:	697a      	ldr	r2, [r7, #20]
 800b024:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		return 0;
 800b028:	2300      	movs	r3, #0
 800b02a:	e029      	b.n	800b080 <dmp_get_fifo_all+0x8e>
	}
    
	// Nothing to read
	if (in_fifo == 0)
 800b02c:	693b      	ldr	r3, [r7, #16]
 800b02e:	2b00      	cmp	r3, #0
 800b030:	d101      	bne.n	800b036 <dmp_get_fifo_all+0x44>
		return 0;
 800b032:	2300      	movs	r3, #0
 800b034:	e024      	b.n	800b080 <dmp_get_fifo_all+0x8e>
    
	/* Check if buffer is able to be filled in with in_fifo bytes */
	if (in_fifo > length) {
 800b036:	693b      	ldr	r3, [r7, #16]
 800b038:	68ba      	ldr	r2, [r7, #8]
 800b03a:	429a      	cmp	r2, r3
 800b03c:	d20f      	bcs.n	800b05e <dmp_get_fifo_all+0x6c>
		dmp_reset_fifo(s);
 800b03e:	68f8      	ldr	r0, [r7, #12]
 800b040:	f7ff ff34 	bl	800aeac <dmp_reset_fifo>
		s->fifo_info.fifoError = -1;
 800b044:	68fb      	ldr	r3, [r7, #12]
 800b046:	f04f 32ff 	mov.w	r2, #4294967295
 800b04a:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		if(reset)
 800b04e:	683b      	ldr	r3, [r7, #0]
 800b050:	2b00      	cmp	r3, #0
 800b052:	d002      	beq.n	800b05a <dmp_get_fifo_all+0x68>
			*reset = 1;
 800b054:	683b      	ldr	r3, [r7, #0]
 800b056:	2201      	movs	r2, #1
 800b058:	601a      	str	r2, [r3, #0]
		return 0;
 800b05a:	2300      	movs	r3, #0
 800b05c:	e010      	b.n	800b080 <dmp_get_fifo_all+0x8e>
	}

	result = dmp_read_fifo(s, buffer, in_fifo);
 800b05e:	693b      	ldr	r3, [r7, #16]
 800b060:	461a      	mov	r2, r3
 800b062:	6879      	ldr	r1, [r7, #4]
 800b064:	68f8      	ldr	r0, [r7, #12]
 800b066:	f7ff ff90 	bl	800af8a <dmp_read_fifo>
 800b06a:	6178      	str	r0, [r7, #20]
	if (result) {
 800b06c:	697b      	ldr	r3, [r7, #20]
 800b06e:	2b00      	cmp	r3, #0
 800b070:	d005      	beq.n	800b07e <dmp_get_fifo_all+0x8c>
		s->fifo_info.fifoError = result;
 800b072:	68fb      	ldr	r3, [r7, #12]
 800b074:	697a      	ldr	r2, [r7, #20]
 800b076:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		return 0;
 800b07a:	2300      	movs	r3, #0
 800b07c:	e000      	b.n	800b080 <dmp_get_fifo_all+0x8e>
	}
	return in_fifo;
 800b07e:	693b      	ldr	r3, [r7, #16]
}
 800b080:	4618      	mov	r0, r3
 800b082:	3718      	adds	r7, #24
 800b084:	46bd      	mov	sp, r7
 800b086:	bd80      	pop	{r7, pc}

0800b088 <get_packet_size_and_samplecnt>:

/** Determines the packet size by decoding the header. Both header and header2 are set. header2 is set to zero
*   if it doesn't exist. sample_cnt_array is filled in if not null with number of samples expected for each sensor
*/
static uint_fast16_t get_packet_size_and_samplecnt(unsigned char *data, unsigned short *header, unsigned short *header2, unsigned short * sample_cnt_array)
{
 800b088:	b480      	push	{r7}
 800b08a:	b087      	sub	sp, #28
 800b08c:	af00      	add	r7, sp, #0
 800b08e:	60f8      	str	r0, [r7, #12]
 800b090:	60b9      	str	r1, [r7, #8]
 800b092:	607a      	str	r2, [r7, #4]
 800b094:	603b      	str	r3, [r7, #0]
	int sz = HEADER_SZ; // 2 for header
 800b096:	2302      	movs	r3, #2
 800b098:	617b      	str	r3, [r7, #20]
    
	*header = (((unsigned short)data[0])<<8) | data[1];
 800b09a:	68fb      	ldr	r3, [r7, #12]
 800b09c:	781b      	ldrb	r3, [r3, #0]
 800b09e:	021b      	lsls	r3, r3, #8
 800b0a0:	b21a      	sxth	r2, r3
 800b0a2:	68fb      	ldr	r3, [r7, #12]
 800b0a4:	3301      	adds	r3, #1
 800b0a6:	781b      	ldrb	r3, [r3, #0]
 800b0a8:	b21b      	sxth	r3, r3
 800b0aa:	4313      	orrs	r3, r2
 800b0ac:	b21b      	sxth	r3, r3
 800b0ae:	b29a      	uxth	r2, r3
 800b0b0:	68bb      	ldr	r3, [r7, #8]
 800b0b2:	801a      	strh	r2, [r3, #0]

	if (*header & ACCEL_SET) {
 800b0b4:	68bb      	ldr	r3, [r7, #8]
 800b0b6:	881b      	ldrh	r3, [r3, #0]
 800b0b8:	b21b      	sxth	r3, r3
 800b0ba:	2b00      	cmp	r3, #0
 800b0bc:	da14      	bge.n	800b0e8 <get_packet_size_and_samplecnt+0x60>
		sz += ACCEL_DATA_SZ;
 800b0be:	697b      	ldr	r3, [r7, #20]
 800b0c0:	3306      	adds	r3, #6
 800b0c2:	617b      	str	r3, [r7, #20]
		if (sample_cnt_array)
 800b0c4:	683b      	ldr	r3, [r7, #0]
 800b0c6:	2b00      	cmp	r3, #0
 800b0c8:	d005      	beq.n	800b0d6 <get_packet_size_and_samplecnt+0x4e>
			sample_cnt_array[ANDROID_SENSOR_ACCELEROMETER]++;
 800b0ca:	683b      	ldr	r3, [r7, #0]
 800b0cc:	3302      	adds	r3, #2
 800b0ce:	881a      	ldrh	r2, [r3, #0]
 800b0d0:	3201      	adds	r2, #1
 800b0d2:	b292      	uxth	r2, r2
 800b0d4:	801a      	strh	r2, [r3, #0]
		if (sample_cnt_array)
 800b0d6:	683b      	ldr	r3, [r7, #0]
 800b0d8:	2b00      	cmp	r3, #0
 800b0da:	d005      	beq.n	800b0e8 <get_packet_size_and_samplecnt+0x60>
			sample_cnt_array[ANDROID_SENSOR_RAW_ACCELEROMETER]++;
 800b0dc:	683b      	ldr	r3, [r7, #0]
 800b0de:	3354      	adds	r3, #84	@ 0x54
 800b0e0:	881a      	ldrh	r2, [r3, #0]
 800b0e2:	3201      	adds	r2, #1
 800b0e4:	b292      	uxth	r2, r2
 800b0e6:	801a      	strh	r2, [r3, #0]
	}
    
	if (*header & GYRO_SET) {
 800b0e8:	68bb      	ldr	r3, [r7, #8]
 800b0ea:	881b      	ldrh	r3, [r3, #0]
 800b0ec:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b0f0:	2b00      	cmp	r3, #0
 800b0f2:	d020      	beq.n	800b136 <get_packet_size_and_samplecnt+0xae>
		sz += GYRO_DATA_SZ;
 800b0f4:	697b      	ldr	r3, [r7, #20]
 800b0f6:	3306      	adds	r3, #6
 800b0f8:	617b      	str	r3, [r7, #20]
		if (sample_cnt_array)
 800b0fa:	683b      	ldr	r3, [r7, #0]
 800b0fc:	2b00      	cmp	r3, #0
 800b0fe:	d005      	beq.n	800b10c <get_packet_size_and_samplecnt+0x84>
			sample_cnt_array[ANDROID_SENSOR_GYROSCOPE_UNCALIBRATED]++;
 800b100:	683b      	ldr	r3, [r7, #0]
 800b102:	3320      	adds	r3, #32
 800b104:	881a      	ldrh	r2, [r3, #0]
 800b106:	3201      	adds	r2, #1
 800b108:	b292      	uxth	r2, r2
 800b10a:	801a      	strh	r2, [r3, #0]
		sz += GYRO_BIAS_DATA_SZ;
 800b10c:	697b      	ldr	r3, [r7, #20]
 800b10e:	3306      	adds	r3, #6
 800b110:	617b      	str	r3, [r7, #20]
		if (sample_cnt_array)
 800b112:	683b      	ldr	r3, [r7, #0]
 800b114:	2b00      	cmp	r3, #0
 800b116:	d005      	beq.n	800b124 <get_packet_size_and_samplecnt+0x9c>
			sample_cnt_array[ANDROID_SENSOR_GYROSCOPE]++;
 800b118:	683b      	ldr	r3, [r7, #0]
 800b11a:	3308      	adds	r3, #8
 800b11c:	881a      	ldrh	r2, [r3, #0]
 800b11e:	3201      	adds	r2, #1
 800b120:	b292      	uxth	r2, r2
 800b122:	801a      	strh	r2, [r3, #0]
		if (sample_cnt_array)
 800b124:	683b      	ldr	r3, [r7, #0]
 800b126:	2b00      	cmp	r3, #0
 800b128:	d005      	beq.n	800b136 <get_packet_size_and_samplecnt+0xae>
			sample_cnt_array[ANDROID_SENSOR_RAW_GYROSCOPE]++;
 800b12a:	683b      	ldr	r3, [r7, #0]
 800b12c:	3356      	adds	r3, #86	@ 0x56
 800b12e:	881a      	ldrh	r2, [r3, #0]
 800b130:	3201      	adds	r2, #1
 800b132:	b292      	uxth	r2, r2
 800b134:	801a      	strh	r2, [r3, #0]
	}
 
	if (*header & CPASS_SET) {
 800b136:	68bb      	ldr	r3, [r7, #8]
 800b138:	881b      	ldrh	r3, [r3, #0]
 800b13a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800b13e:	2b00      	cmp	r3, #0
 800b140:	d00b      	beq.n	800b15a <get_packet_size_and_samplecnt+0xd2>
		sz += CPASS_DATA_SZ;
 800b142:	697b      	ldr	r3, [r7, #20]
 800b144:	3306      	adds	r3, #6
 800b146:	617b      	str	r3, [r7, #20]
		if (sample_cnt_array)
 800b148:	683b      	ldr	r3, [r7, #0]
 800b14a:	2b00      	cmp	r3, #0
 800b14c:	d005      	beq.n	800b15a <get_packet_size_and_samplecnt+0xd2>
			sample_cnt_array[ANDROID_SENSOR_MAGNETIC_FIELD_UNCALIBRATED]++;
 800b14e:	683b      	ldr	r3, [r7, #0]
 800b150:	331c      	adds	r3, #28
 800b152:	881a      	ldrh	r2, [r3, #0]
 800b154:	3201      	adds	r2, #1
 800b156:	b292      	uxth	r2, r2
 800b158:	801a      	strh	r2, [r3, #0]
	}
    
	if (*header & ALS_SET) {
 800b15a:	68bb      	ldr	r3, [r7, #8]
 800b15c:	881b      	ldrh	r3, [r3, #0]
 800b15e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800b162:	2b00      	cmp	r3, #0
 800b164:	d00b      	beq.n	800b17e <get_packet_size_and_samplecnt+0xf6>
		sz += ALS_DATA_SZ;
 800b166:	697b      	ldr	r3, [r7, #20]
 800b168:	3308      	adds	r3, #8
 800b16a:	617b      	str	r3, [r7, #20]
		if (sample_cnt_array)
 800b16c:	683b      	ldr	r3, [r7, #0]
 800b16e:	2b00      	cmp	r3, #0
 800b170:	d005      	beq.n	800b17e <get_packet_size_and_samplecnt+0xf6>
			sample_cnt_array[ANDROID_SENSOR_LIGHT]++;
 800b172:	683b      	ldr	r3, [r7, #0]
 800b174:	330a      	adds	r3, #10
 800b176:	881a      	ldrh	r2, [r3, #0]
 800b178:	3201      	adds	r2, #1
 800b17a:	b292      	uxth	r2, r2
 800b17c:	801a      	strh	r2, [r3, #0]
	}

	if (*header & QUAT6_SET) {
 800b17e:	68bb      	ldr	r3, [r7, #8]
 800b180:	881b      	ldrh	r3, [r3, #0]
 800b182:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800b186:	2b00      	cmp	r3, #0
 800b188:	d00b      	beq.n	800b1a2 <get_packet_size_and_samplecnt+0x11a>
		sz += QUAT6_DATA_SZ;
 800b18a:	697b      	ldr	r3, [r7, #20]
 800b18c:	330c      	adds	r3, #12
 800b18e:	617b      	str	r3, [r7, #20]
		if (sample_cnt_array)
 800b190:	683b      	ldr	r3, [r7, #0]
 800b192:	2b00      	cmp	r3, #0
 800b194:	d005      	beq.n	800b1a2 <get_packet_size_and_samplecnt+0x11a>
			sample_cnt_array[ANDROID_SENSOR_GAME_ROTATION_VECTOR]++;
 800b196:	683b      	ldr	r3, [r7, #0]
 800b198:	331e      	adds	r3, #30
 800b19a:	881a      	ldrh	r2, [r3, #0]
 800b19c:	3201      	adds	r2, #1
 800b19e:	b292      	uxth	r2, r2
 800b1a0:	801a      	strh	r2, [r3, #0]
	}

	if (*header & QUAT9_SET) {
 800b1a2:	68bb      	ldr	r3, [r7, #8]
 800b1a4:	881b      	ldrh	r3, [r3, #0]
 800b1a6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b1aa:	2b00      	cmp	r3, #0
 800b1ac:	d00b      	beq.n	800b1c6 <get_packet_size_and_samplecnt+0x13e>
		sz += QUAT9_DATA_SZ;
 800b1ae:	697b      	ldr	r3, [r7, #20]
 800b1b0:	330e      	adds	r3, #14
 800b1b2:	617b      	str	r3, [r7, #20]
		if (sample_cnt_array)
 800b1b4:	683b      	ldr	r3, [r7, #0]
 800b1b6:	2b00      	cmp	r3, #0
 800b1b8:	d005      	beq.n	800b1c6 <get_packet_size_and_samplecnt+0x13e>
			sample_cnt_array[ANDROID_SENSOR_ROTATION_VECTOR]++;
 800b1ba:	683b      	ldr	r3, [r7, #0]
 800b1bc:	3316      	adds	r3, #22
 800b1be:	881a      	ldrh	r2, [r3, #0]
 800b1c0:	3201      	adds	r2, #1
 800b1c2:	b292      	uxth	r2, r2
 800b1c4:	801a      	strh	r2, [r3, #0]
	}

	if (*header & PQUAT6_SET) 
 800b1c6:	68bb      	ldr	r3, [r7, #8]
 800b1c8:	881b      	ldrh	r3, [r3, #0]
 800b1ca:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800b1ce:	2b00      	cmp	r3, #0
 800b1d0:	d002      	beq.n	800b1d8 <get_packet_size_and_samplecnt+0x150>
		sz += PQUAT6_DATA_SZ;
 800b1d2:	697b      	ldr	r3, [r7, #20]
 800b1d4:	3306      	adds	r3, #6
 800b1d6:	617b      	str	r3, [r7, #20]
    
	if (*header & GEOMAG_SET) {
 800b1d8:	68bb      	ldr	r3, [r7, #8]
 800b1da:	881b      	ldrh	r3, [r3, #0]
 800b1dc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b1e0:	2b00      	cmp	r3, #0
 800b1e2:	d00b      	beq.n	800b1fc <get_packet_size_and_samplecnt+0x174>
		sz += GEOMAG_DATA_SZ;
 800b1e4:	697b      	ldr	r3, [r7, #20]
 800b1e6:	330e      	adds	r3, #14
 800b1e8:	617b      	str	r3, [r7, #20]
		if (sample_cnt_array)
 800b1ea:	683b      	ldr	r3, [r7, #0]
 800b1ec:	2b00      	cmp	r3, #0
 800b1ee:	d005      	beq.n	800b1fc <get_packet_size_and_samplecnt+0x174>
			sample_cnt_array[ANDROID_SENSOR_GEOMAGNETIC_ROTATION_VECTOR]++;
 800b1f0:	683b      	ldr	r3, [r7, #0]
 800b1f2:	3328      	adds	r3, #40	@ 0x28
 800b1f4:	881a      	ldrh	r2, [r3, #0]
 800b1f6:	3201      	adds	r2, #1
 800b1f8:	b292      	uxth	r2, r2
 800b1fa:	801a      	strh	r2, [r3, #0]
	}
    
	if (*header & CPASS_CALIBR_SET) {
 800b1fc:	68bb      	ldr	r3, [r7, #8]
 800b1fe:	881b      	ldrh	r3, [r3, #0]
 800b200:	f003 0320 	and.w	r3, r3, #32
 800b204:	2b00      	cmp	r3, #0
 800b206:	d00b      	beq.n	800b220 <get_packet_size_and_samplecnt+0x198>
		sz += CPASS_CALIBR_DATA_SZ;
 800b208:	697b      	ldr	r3, [r7, #20]
 800b20a:	330c      	adds	r3, #12
 800b20c:	617b      	str	r3, [r7, #20]
		if (sample_cnt_array)
 800b20e:	683b      	ldr	r3, [r7, #0]
 800b210:	2b00      	cmp	r3, #0
 800b212:	d005      	beq.n	800b220 <get_packet_size_and_samplecnt+0x198>
			sample_cnt_array[ANDROID_SENSOR_GEOMAGNETIC_FIELD]++;
 800b214:	683b      	ldr	r3, [r7, #0]
 800b216:	3304      	adds	r3, #4
 800b218:	881a      	ldrh	r2, [r3, #0]
 800b21a:	3201      	adds	r2, #1
 800b21c:	b292      	uxth	r2, r2
 800b21e:	801a      	strh	r2, [r3, #0]
	}

	if (*header & PED_STEPDET_SET) {
 800b220:	68bb      	ldr	r3, [r7, #8]
 800b222:	881b      	ldrh	r3, [r3, #0]
 800b224:	f003 0310 	and.w	r3, r3, #16
 800b228:	2b00      	cmp	r3, #0
 800b22a:	d00b      	beq.n	800b244 <get_packet_size_and_samplecnt+0x1bc>
		sz += PED_STEPDET_TIMESTAMP_SZ;
 800b22c:	697b      	ldr	r3, [r7, #20]
 800b22e:	3304      	adds	r3, #4
 800b230:	617b      	str	r3, [r7, #20]
		if (sample_cnt_array)
 800b232:	683b      	ldr	r3, [r7, #0]
 800b234:	2b00      	cmp	r3, #0
 800b236:	d005      	beq.n	800b244 <get_packet_size_and_samplecnt+0x1bc>
			sample_cnt_array[ANDROID_SENSOR_STEP_DETECTOR]++;
 800b238:	683b      	ldr	r3, [r7, #0]
 800b23a:	3324      	adds	r3, #36	@ 0x24
 800b23c:	881a      	ldrh	r2, [r3, #0]
 800b23e:	3201      	adds	r2, #1
 800b240:	b292      	uxth	r2, r2
 800b242:	801a      	strh	r2, [r3, #0]
	}

	if (*header & HEADER2_SET) {
 800b244:	68bb      	ldr	r3, [r7, #8]
 800b246:	881b      	ldrh	r3, [r3, #0]
 800b248:	f003 0308 	and.w	r3, r3, #8
 800b24c:	2b00      	cmp	r3, #0
 800b24e:	d011      	beq.n	800b274 <get_packet_size_and_samplecnt+0x1ec>
		*header2 = (((unsigned short)data[2])<<8) | data[3];
 800b250:	68fb      	ldr	r3, [r7, #12]
 800b252:	3302      	adds	r3, #2
 800b254:	781b      	ldrb	r3, [r3, #0]
 800b256:	021b      	lsls	r3, r3, #8
 800b258:	b21a      	sxth	r2, r3
 800b25a:	68fb      	ldr	r3, [r7, #12]
 800b25c:	3303      	adds	r3, #3
 800b25e:	781b      	ldrb	r3, [r3, #0]
 800b260:	b21b      	sxth	r3, r3
 800b262:	4313      	orrs	r3, r2
 800b264:	b21b      	sxth	r3, r3
 800b266:	b29a      	uxth	r2, r3
 800b268:	687b      	ldr	r3, [r7, #4]
 800b26a:	801a      	strh	r2, [r3, #0]
		sz += HEADER2_SZ;
 800b26c:	697b      	ldr	r3, [r7, #20]
 800b26e:	3302      	adds	r3, #2
 800b270:	617b      	str	r3, [r7, #20]
 800b272:	e002      	b.n	800b27a <get_packet_size_and_samplecnt+0x1f2>
	} else {
		*header2 = 0;
 800b274:	687b      	ldr	r3, [r7, #4]
 800b276:	2200      	movs	r2, #0
 800b278:	801a      	strh	r2, [r3, #0]
	}
    
	if (*header2 & ACCEL_ACCURACY_SET) {
 800b27a:	687b      	ldr	r3, [r7, #4]
 800b27c:	881b      	ldrh	r3, [r3, #0]
 800b27e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b282:	2b00      	cmp	r3, #0
 800b284:	d002      	beq.n	800b28c <get_packet_size_and_samplecnt+0x204>
		sz += ACCEL_ACCURACY_SZ;
 800b286:	697b      	ldr	r3, [r7, #20]
 800b288:	3302      	adds	r3, #2
 800b28a:	617b      	str	r3, [r7, #20]
	}
	if (*header2 & GYRO_ACCURACY_SET) {
 800b28c:	687b      	ldr	r3, [r7, #4]
 800b28e:	881b      	ldrh	r3, [r3, #0]
 800b290:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800b294:	2b00      	cmp	r3, #0
 800b296:	d002      	beq.n	800b29e <get_packet_size_and_samplecnt+0x216>
		sz += GYRO_ACCURACY_SZ;
 800b298:	697b      	ldr	r3, [r7, #20]
 800b29a:	3302      	adds	r3, #2
 800b29c:	617b      	str	r3, [r7, #20]
	}
	if (*header2 & CPASS_ACCURACY_SET) {
 800b29e:	687b      	ldr	r3, [r7, #4]
 800b2a0:	881b      	ldrh	r3, [r3, #0]
 800b2a2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800b2a6:	2b00      	cmp	r3, #0
 800b2a8:	d002      	beq.n	800b2b0 <get_packet_size_and_samplecnt+0x228>
		sz += CPASS_ACCURACY_SZ;
 800b2aa:	697b      	ldr	r3, [r7, #20]
 800b2ac:	3302      	adds	r3, #2
 800b2ae:	617b      	str	r3, [r7, #20]
	}
	if (*header2 & FLIP_PICKUP_SET) {
 800b2b0:	687b      	ldr	r3, [r7, #4]
 800b2b2:	881b      	ldrh	r3, [r3, #0]
 800b2b4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b2b8:	2b00      	cmp	r3, #0
 800b2ba:	d00b      	beq.n	800b2d4 <get_packet_size_and_samplecnt+0x24c>
		sz += FLIP_PICKUP_SZ;
 800b2bc:	697b      	ldr	r3, [r7, #20]
 800b2be:	3302      	adds	r3, #2
 800b2c0:	617b      	str	r3, [r7, #20]
		if (sample_cnt_array)
 800b2c2:	683b      	ldr	r3, [r7, #0]
 800b2c4:	2b00      	cmp	r3, #0
 800b2c6:	d005      	beq.n	800b2d4 <get_packet_size_and_samplecnt+0x24c>
			sample_cnt_array[ANDROID_SENSOR_FLIP_PICKUP]++;
 800b2c8:	683b      	ldr	r3, [r7, #0]
 800b2ca:	335c      	adds	r3, #92	@ 0x5c
 800b2cc:	881a      	ldrh	r2, [r3, #0]
 800b2ce:	3201      	adds	r2, #1
 800b2d0:	b292      	uxth	r2, r2
 800b2d2:	801a      	strh	r2, [r3, #0]
	}
	if (*header2 & ACT_RECOG_SET) {
 800b2d4:	687b      	ldr	r3, [r7, #4]
 800b2d6:	881b      	ldrh	r3, [r3, #0]
 800b2d8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b2dc:	2b00      	cmp	r3, #0
 800b2de:	d00b      	beq.n	800b2f8 <get_packet_size_and_samplecnt+0x270>
		sz += ACT_RECOG_SZ;
 800b2e0:	697b      	ldr	r3, [r7, #20]
 800b2e2:	3306      	adds	r3, #6
 800b2e4:	617b      	str	r3, [r7, #20]
		if (sample_cnt_array)
 800b2e6:	683b      	ldr	r3, [r7, #0]
 800b2e8:	2b00      	cmp	r3, #0
 800b2ea:	d005      	beq.n	800b2f8 <get_packet_size_and_samplecnt+0x270>
			sample_cnt_array[ANDROID_SENSOR_ACTIVITY_CLASSIFICATON]++;
 800b2ec:	683b      	ldr	r3, [r7, #0]
 800b2ee:	335e      	adds	r3, #94	@ 0x5e
 800b2f0:	881a      	ldrh	r2, [r3, #0]
 800b2f2:	3201      	adds	r2, #1
 800b2f4:	b292      	uxth	r2, r2
 800b2f6:	801a      	strh	r2, [r3, #0]
	}
	sz += ODR_CNT_GYRO_SZ;
 800b2f8:	697b      	ldr	r3, [r7, #20]
 800b2fa:	3302      	adds	r3, #2
 800b2fc:	617b      	str	r3, [r7, #20]

	return sz;
 800b2fe:	697b      	ldr	r3, [r7, #20]
}
 800b300:	4618      	mov	r0, r3
 800b302:	371c      	adds	r7, #28
 800b304:	46bd      	mov	sp, r7
 800b306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b30a:	4770      	bx	lr

0800b30c <check_fifo_decoded_headers>:

static int check_fifo_decoded_headers(unsigned short header, unsigned short header2)
{
 800b30c:	b480      	push	{r7}
 800b30e:	b085      	sub	sp, #20
 800b310:	af00      	add	r7, sp, #0
 800b312:	4603      	mov	r3, r0
 800b314:	460a      	mov	r2, r1
 800b316:	80fb      	strh	r3, [r7, #6]
 800b318:	4613      	mov	r3, r2
 800b31a:	80bb      	strh	r3, [r7, #4]
	unsigned short header_bit_mask = 0;
 800b31c:	2300      	movs	r3, #0
 800b31e:	81fb      	strh	r3, [r7, #14]
	unsigned short header2_bit_mask = 0;
 800b320:	2300      	movs	r3, #0
 800b322:	81bb      	strh	r3, [r7, #12]
	
	// at least 1 bit must be set
	if (header == 0)
 800b324:	88fb      	ldrh	r3, [r7, #6]
 800b326:	2b00      	cmp	r3, #0
 800b328:	d102      	bne.n	800b330 <check_fifo_decoded_headers+0x24>
		return -1;
 800b32a:	f04f 33ff 	mov.w	r3, #4294967295
 800b32e:	e063      	b.n	800b3f8 <check_fifo_decoded_headers+0xec>
	
	header_bit_mask |= ACCEL_SET;
 800b330:	89fb      	ldrh	r3, [r7, #14]
 800b332:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b336:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b33a:	81fb      	strh	r3, [r7, #14]
	header_bit_mask |= GYRO_SET;
 800b33c:	89fb      	ldrh	r3, [r7, #14]
 800b33e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800b342:	81fb      	strh	r3, [r7, #14]
	header_bit_mask |= CPASS_SET;
 800b344:	89fb      	ldrh	r3, [r7, #14]
 800b346:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800b34a:	81fb      	strh	r3, [r7, #14]
	header_bit_mask |= ALS_SET;
 800b34c:	89fb      	ldrh	r3, [r7, #14]
 800b34e:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800b352:	81fb      	strh	r3, [r7, #14]
	header_bit_mask |= QUAT6_SET;
 800b354:	89fb      	ldrh	r3, [r7, #14]
 800b356:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800b35a:	81fb      	strh	r3, [r7, #14]
	header_bit_mask |= QUAT9_SET;
 800b35c:	89fb      	ldrh	r3, [r7, #14]
 800b35e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800b362:	81fb      	strh	r3, [r7, #14]
	header_bit_mask |= PQUAT6_SET;
 800b364:	89fb      	ldrh	r3, [r7, #14]
 800b366:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800b36a:	81fb      	strh	r3, [r7, #14]
	header_bit_mask |= GEOMAG_SET;
 800b36c:	89fb      	ldrh	r3, [r7, #14]
 800b36e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b372:	81fb      	strh	r3, [r7, #14]
	header_bit_mask |= GYRO_CALIBR_SET;
 800b374:	89fb      	ldrh	r3, [r7, #14]
 800b376:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b37a:	81fb      	strh	r3, [r7, #14]
	header_bit_mask |= CPASS_CALIBR_SET;
 800b37c:	89fb      	ldrh	r3, [r7, #14]
 800b37e:	f043 0320 	orr.w	r3, r3, #32
 800b382:	81fb      	strh	r3, [r7, #14]
	header_bit_mask |= PED_STEPDET_SET;
 800b384:	89fb      	ldrh	r3, [r7, #14]
 800b386:	f043 0310 	orr.w	r3, r3, #16
 800b38a:	81fb      	strh	r3, [r7, #14]
	header_bit_mask |= HEADER2_SET;
 800b38c:	89fb      	ldrh	r3, [r7, #14]
 800b38e:	f043 0308 	orr.w	r3, r3, #8
 800b392:	81fb      	strh	r3, [r7, #14]
	
	if (header & ~header_bit_mask)
 800b394:	88fa      	ldrh	r2, [r7, #6]
 800b396:	89fb      	ldrh	r3, [r7, #14]
 800b398:	43db      	mvns	r3, r3
 800b39a:	4013      	ands	r3, r2
 800b39c:	2b00      	cmp	r3, #0
 800b39e:	d002      	beq.n	800b3a6 <check_fifo_decoded_headers+0x9a>
		return -1;
 800b3a0:	f04f 33ff 	mov.w	r3, #4294967295
 800b3a4:	e028      	b.n	800b3f8 <check_fifo_decoded_headers+0xec>
	
	// at least 1 bit must be set if header 2 is set
	if (header & HEADER2_SET) {
 800b3a6:	88fb      	ldrh	r3, [r7, #6]
 800b3a8:	f003 0308 	and.w	r3, r3, #8
 800b3ac:	2b00      	cmp	r3, #0
 800b3ae:	d022      	beq.n	800b3f6 <check_fifo_decoded_headers+0xea>
		header2_bit_mask |= ACCEL_ACCURACY_SET;
 800b3b0:	89bb      	ldrh	r3, [r7, #12]
 800b3b2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800b3b6:	81bb      	strh	r3, [r7, #12]
		header2_bit_mask |= GYRO_ACCURACY_SET;
 800b3b8:	89bb      	ldrh	r3, [r7, #12]
 800b3ba:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800b3be:	81bb      	strh	r3, [r7, #12]
		header2_bit_mask |= CPASS_ACCURACY_SET;
 800b3c0:	89bb      	ldrh	r3, [r7, #12]
 800b3c2:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800b3c6:	81bb      	strh	r3, [r7, #12]
		header2_bit_mask |= FLIP_PICKUP_SET;
 800b3c8:	89bb      	ldrh	r3, [r7, #12]
 800b3ca:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800b3ce:	81bb      	strh	r3, [r7, #12]
		header2_bit_mask |= ACT_RECOG_SET;
 800b3d0:	89bb      	ldrh	r3, [r7, #12]
 800b3d2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b3d6:	81bb      	strh	r3, [r7, #12]
		if (header2 == 0)
 800b3d8:	88bb      	ldrh	r3, [r7, #4]
 800b3da:	2b00      	cmp	r3, #0
 800b3dc:	d102      	bne.n	800b3e4 <check_fifo_decoded_headers+0xd8>
			return -1;
 800b3de:	f04f 33ff 	mov.w	r3, #4294967295
 800b3e2:	e009      	b.n	800b3f8 <check_fifo_decoded_headers+0xec>
		if (header2 & ~header2_bit_mask)
 800b3e4:	88ba      	ldrh	r2, [r7, #4]
 800b3e6:	89bb      	ldrh	r3, [r7, #12]
 800b3e8:	43db      	mvns	r3, r3
 800b3ea:	4013      	ands	r3, r2
 800b3ec:	2b00      	cmp	r3, #0
 800b3ee:	d002      	beq.n	800b3f6 <check_fifo_decoded_headers+0xea>
			return -1;
 800b3f0:	f04f 33ff 	mov.w	r3, #4294967295
 800b3f4:	e000      	b.n	800b3f8 <check_fifo_decoded_headers+0xec>
	}

    return 0;
 800b3f6:	2300      	movs	r3, #0
}
 800b3f8:	4618      	mov	r0, r3
 800b3fa:	3714      	adds	r7, #20
 800b3fc:	46bd      	mov	sp, r7
 800b3fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b402:	4770      	bx	lr

0800b404 <extract_sample_cnt>:
    
/** Determine number of samples present in SW FIFO fifo_data containing fifo_size bytes to be analyzed. Total number
* of samples filled in total_sample_cnt, number of samples per sensor filled in sample_cnt_array array
*/
static int extract_sample_cnt(struct inv_icm20948 * s, int fifo_size, unsigned short * total_sample_cnt, unsigned short * sample_cnt_array)
{
 800b404:	b580      	push	{r7, lr}
 800b406:	b088      	sub	sp, #32
 800b408:	af00      	add	r7, sp, #0
 800b40a:	60f8      	str	r0, [r7, #12]
 800b40c:	60b9      	str	r1, [r7, #8]
 800b40e:	607a      	str	r2, [r7, #4]
 800b410:	603b      	str	r3, [r7, #0]
	// Next SW FIFO index to be parsed
	int fifo_idx = 0;
 800b412:	2300      	movs	r3, #0
 800b414:	61fb      	str	r3, [r7, #28]
	
	while (fifo_idx < fifo_size) {
 800b416:	e02a      	b.n	800b46e <extract_sample_cnt+0x6a>
		unsigned short header;
		unsigned short header2;
		int need_sz = get_packet_size_and_samplecnt(&fifo_data[fifo_idx], &header, &header2, sample_cnt_array);
 800b418:	69fb      	ldr	r3, [r7, #28]
 800b41a:	4a2c      	ldr	r2, [pc, #176]	@ (800b4cc <extract_sample_cnt+0xc8>)
 800b41c:	1898      	adds	r0, r3, r2
 800b41e:	f107 0214 	add.w	r2, r7, #20
 800b422:	f107 0116 	add.w	r1, r7, #22
 800b426:	683b      	ldr	r3, [r7, #0]
 800b428:	f7ff fe2e 	bl	800b088 <get_packet_size_and_samplecnt>
 800b42c:	4603      	mov	r3, r0
 800b42e:	61bb      	str	r3, [r7, #24]
		
		// Guarantee there is a full packet before continuing to decode the FIFO packet
		if (fifo_size-fifo_idx < need_sz)
 800b430:	68ba      	ldr	r2, [r7, #8]
 800b432:	69fb      	ldr	r3, [r7, #28]
 800b434:	1ad3      	subs	r3, r2, r3
 800b436:	69ba      	ldr	r2, [r7, #24]
 800b438:	429a      	cmp	r2, r3
 800b43a:	dc1d      	bgt.n	800b478 <extract_sample_cnt+0x74>
			goto endSuccess;
		
		// Decode any error
		if (check_fifo_decoded_headers(header, header2)) {
 800b43c:	8afb      	ldrh	r3, [r7, #22]
 800b43e:	8aba      	ldrh	r2, [r7, #20]
 800b440:	4611      	mov	r1, r2
 800b442:	4618      	mov	r0, r3
 800b444:	f7ff ff62 	bl	800b30c <check_fifo_decoded_headers>
 800b448:	4603      	mov	r3, r0
 800b44a:	2b00      	cmp	r3, #0
 800b44c:	d005      	beq.n	800b45a <extract_sample_cnt+0x56>
			// in that case, stop processing, we might have overflowed so following bytes are non sense
			dmp_reset_fifo(s);
 800b44e:	68f8      	ldr	r0, [r7, #12]
 800b450:	f7ff fd2c 	bl	800aeac <dmp_reset_fifo>
			return -1;
 800b454:	f04f 33ff 	mov.w	r3, #4294967295
 800b458:	e034      	b.n	800b4c4 <extract_sample_cnt+0xc0>
		}
		
		fifo_idx += need_sz;
 800b45a:	69fa      	ldr	r2, [r7, #28]
 800b45c:	69bb      	ldr	r3, [r7, #24]
 800b45e:	4413      	add	r3, r2
 800b460:	61fb      	str	r3, [r7, #28]
		
		// One sample found, increment total sample counter
		(*total_sample_cnt)++;
 800b462:	687b      	ldr	r3, [r7, #4]
 800b464:	881b      	ldrh	r3, [r3, #0]
 800b466:	3301      	adds	r3, #1
 800b468:	b29a      	uxth	r2, r3
 800b46a:	687b      	ldr	r3, [r7, #4]
 800b46c:	801a      	strh	r2, [r3, #0]
	while (fifo_idx < fifo_size) {
 800b46e:	69fa      	ldr	r2, [r7, #28]
 800b470:	68bb      	ldr	r3, [r7, #8]
 800b472:	429a      	cmp	r2, r3
 800b474:	dbd0      	blt.n	800b418 <extract_sample_cnt+0x14>
	}

endSuccess:
 800b476:	e000      	b.n	800b47a <extract_sample_cnt+0x76>
			goto endSuccess;
 800b478:	bf00      	nop
	// Augmented sensors are not part of DMP FIFO, they are computed by DMP driver based on GRV or RV presence in DMP FIFO
	// So their sample counts must rely on GRV and RV sample counts
	if (sample_cnt_array) {
 800b47a:	683b      	ldr	r3, [r7, #0]
 800b47c:	2b00      	cmp	r3, #0
 800b47e:	d020      	beq.n	800b4c2 <extract_sample_cnt+0xbe>
		sample_cnt_array[ANDROID_SENSOR_GRAVITY] += sample_cnt_array[ANDROID_SENSOR_GAME_ROTATION_VECTOR];
 800b480:	683b      	ldr	r3, [r7, #0]
 800b482:	3312      	adds	r3, #18
 800b484:	8819      	ldrh	r1, [r3, #0]
 800b486:	683b      	ldr	r3, [r7, #0]
 800b488:	331e      	adds	r3, #30
 800b48a:	881a      	ldrh	r2, [r3, #0]
 800b48c:	683b      	ldr	r3, [r7, #0]
 800b48e:	3312      	adds	r3, #18
 800b490:	440a      	add	r2, r1
 800b492:	b292      	uxth	r2, r2
 800b494:	801a      	strh	r2, [r3, #0]
		sample_cnt_array[ANDROID_SENSOR_LINEAR_ACCELERATION] += sample_cnt_array[ANDROID_SENSOR_GAME_ROTATION_VECTOR];
 800b496:	683b      	ldr	r3, [r7, #0]
 800b498:	3314      	adds	r3, #20
 800b49a:	8819      	ldrh	r1, [r3, #0]
 800b49c:	683b      	ldr	r3, [r7, #0]
 800b49e:	331e      	adds	r3, #30
 800b4a0:	881a      	ldrh	r2, [r3, #0]
 800b4a2:	683b      	ldr	r3, [r7, #0]
 800b4a4:	3314      	adds	r3, #20
 800b4a6:	440a      	add	r2, r1
 800b4a8:	b292      	uxth	r2, r2
 800b4aa:	801a      	strh	r2, [r3, #0]
		sample_cnt_array[ANDROID_SENSOR_ORIENTATION] += sample_cnt_array[ANDROID_SENSOR_ROTATION_VECTOR];
 800b4ac:	683b      	ldr	r3, [r7, #0]
 800b4ae:	3306      	adds	r3, #6
 800b4b0:	8819      	ldrh	r1, [r3, #0]
 800b4b2:	683b      	ldr	r3, [r7, #0]
 800b4b4:	3316      	adds	r3, #22
 800b4b6:	881a      	ldrh	r2, [r3, #0]
 800b4b8:	683b      	ldr	r3, [r7, #0]
 800b4ba:	3306      	adds	r3, #6
 800b4bc:	440a      	add	r2, r1
 800b4be:	b292      	uxth	r2, r2
 800b4c0:	801a      	strh	r2, [r3, #0]
	}

	return 0;
 800b4c2:	2300      	movs	r3, #0
}
 800b4c4:	4618      	mov	r0, r3
 800b4c6:	3720      	adds	r7, #32
 800b4c8:	46bd      	mov	sp, r7
 800b4ca:	bd80      	pop	{r7, pc}
 800b4cc:	2000132c 	.word	0x2000132c

0800b4d0 <inv_icm20948_fifo_swmirror>:

int inv_icm20948_fifo_swmirror(struct inv_icm20948 * s, int *fifo_sw_size, unsigned short * total_sample_cnt, unsigned short * sample_cnt_array)
{
 800b4d0:	b580      	push	{r7, lr}
 800b4d2:	b086      	sub	sp, #24
 800b4d4:	af00      	add	r7, sp, #0
 800b4d6:	60f8      	str	r0, [r7, #12]
 800b4d8:	60b9      	str	r1, [r7, #8]
 800b4da:	607a      	str	r2, [r7, #4]
 800b4dc:	603b      	str	r3, [r7, #0]
	int reset=0; 
 800b4de:	2300      	movs	r3, #0
 800b4e0:	617b      	str	r3, [r7, #20]

	*total_sample_cnt = 0;
 800b4e2:	687b      	ldr	r3, [r7, #4]
 800b4e4:	2200      	movs	r2, #0
 800b4e6:	801a      	strh	r2, [r3, #0]

	// Mirror HW FIFO into local SW FIFO, taking into account remaining *fifo_sw_size bytes still present in SW FIFO
	if (*fifo_sw_size < HARDWARE_FIFO_SIZE ) {
 800b4e8:	68bb      	ldr	r3, [r7, #8]
 800b4ea:	681b      	ldr	r3, [r3, #0]
 800b4ec:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b4f0:	da17      	bge.n	800b522 <inv_icm20948_fifo_swmirror+0x52>
		*fifo_sw_size += dmp_get_fifo_all(s, (HARDWARE_FIFO_SIZE - *fifo_sw_size),&fifo_data[*fifo_sw_size],&reset);
 800b4f2:	68bb      	ldr	r3, [r7, #8]
 800b4f4:	681b      	ldr	r3, [r3, #0]
 800b4f6:	f5c3 6380 	rsb	r3, r3, #1024	@ 0x400
 800b4fa:	4619      	mov	r1, r3
 800b4fc:	68bb      	ldr	r3, [r7, #8]
 800b4fe:	681b      	ldr	r3, [r3, #0]
 800b500:	4a14      	ldr	r2, [pc, #80]	@ (800b554 <inv_icm20948_fifo_swmirror+0x84>)
 800b502:	441a      	add	r2, r3
 800b504:	f107 0314 	add.w	r3, r7, #20
 800b508:	68f8      	ldr	r0, [r7, #12]
 800b50a:	f7ff fd72 	bl	800aff2 <dmp_get_fifo_all>
 800b50e:	4602      	mov	r2, r0
 800b510:	68bb      	ldr	r3, [r7, #8]
 800b512:	681b      	ldr	r3, [r3, #0]
 800b514:	4413      	add	r3, r2
 800b516:	461a      	mov	r2, r3
 800b518:	68bb      	ldr	r3, [r7, #8]
 800b51a:	601a      	str	r2, [r3, #0]

		if (reset)
 800b51c:	697b      	ldr	r3, [r7, #20]
 800b51e:	2b00      	cmp	r3, #0
 800b520:	d10b      	bne.n	800b53a <inv_icm20948_fifo_swmirror+0x6a>
			goto error;
	}

	// SW FIFO is mirror, we can now parse it to extract total number of samples and number of samples per sensor
	if (extract_sample_cnt(s, *fifo_sw_size, total_sample_cnt, sample_cnt_array))
 800b522:	68bb      	ldr	r3, [r7, #8]
 800b524:	6819      	ldr	r1, [r3, #0]
 800b526:	683b      	ldr	r3, [r7, #0]
 800b528:	687a      	ldr	r2, [r7, #4]
 800b52a:	68f8      	ldr	r0, [r7, #12]
 800b52c:	f7ff ff6a 	bl	800b404 <extract_sample_cnt>
 800b530:	4603      	mov	r3, r0
 800b532:	2b00      	cmp	r3, #0
 800b534:	d103      	bne.n	800b53e <inv_icm20948_fifo_swmirror+0x6e>
			goto error;

	return MPU_SUCCESS;
 800b536:	2300      	movs	r3, #0
 800b538:	e007      	b.n	800b54a <inv_icm20948_fifo_swmirror+0x7a>
			goto error;
 800b53a:	bf00      	nop
 800b53c:	e000      	b.n	800b540 <inv_icm20948_fifo_swmirror+0x70>
			goto error;
 800b53e:	bf00      	nop
	
error:
	*fifo_sw_size = 0;
 800b540:	68bb      	ldr	r3, [r7, #8]
 800b542:	2200      	movs	r2, #0
 800b544:	601a      	str	r2, [r3, #0]
	return -1;
 800b546:	f04f 33ff 	mov.w	r3, #4294967295
	
}
 800b54a:	4618      	mov	r0, r3
 800b54c:	3718      	adds	r7, #24
 800b54e:	46bd      	mov	sp, r7
 800b550:	bd80      	pop	{r7, pc}
 800b552:	bf00      	nop
 800b554:	2000132c 	.word	0x2000132c

0800b558 <inv_icm20948_fifo_pop>:

int inv_icm20948_fifo_pop(struct inv_icm20948 * s, unsigned short *user_header, unsigned short *user_header2, int *fifo_sw_size)  
{
 800b558:	b580      	push	{r7, lr}
 800b55a:	b086      	sub	sp, #24
 800b55c:	af00      	add	r7, sp, #0
 800b55e:	60f8      	str	r0, [r7, #12]
 800b560:	60b9      	str	r1, [r7, #8]
 800b562:	607a      	str	r2, [r7, #4]
 800b564:	603b      	str	r3, [r7, #0]
	int need_sz=0; // size in bytes of packet to be analyzed from FIFO
 800b566:	2300      	movs	r3, #0
 800b568:	613b      	str	r3, [r7, #16]
	unsigned char *fifo_ptr = fifo_data; // pointer to next byte in SW FIFO to be parsed
 800b56a:	4b28      	ldr	r3, [pc, #160]	@ (800b60c <inv_icm20948_fifo_pop+0xb4>)
 800b56c:	617b      	str	r3, [r7, #20]
    
	if (*fifo_sw_size > 3) {
 800b56e:	683b      	ldr	r3, [r7, #0]
 800b570:	681b      	ldr	r3, [r3, #0]
 800b572:	2b03      	cmp	r3, #3
 800b574:	dd44      	ble.n	800b600 <inv_icm20948_fifo_pop+0xa8>
		// extract headers and number of bytes requested by next sample present in FIFO
		need_sz = get_packet_size_and_samplecnt(fifo_data, &fd.header, &fd.header2, 0);
 800b576:	2300      	movs	r3, #0
 800b578:	4a25      	ldr	r2, [pc, #148]	@ (800b610 <inv_icm20948_fifo_pop+0xb8>)
 800b57a:	4926      	ldr	r1, [pc, #152]	@ (800b614 <inv_icm20948_fifo_pop+0xbc>)
 800b57c:	4823      	ldr	r0, [pc, #140]	@ (800b60c <inv_icm20948_fifo_pop+0xb4>)
 800b57e:	f7ff fd83 	bl	800b088 <get_packet_size_and_samplecnt>
 800b582:	4603      	mov	r3, r0
 800b584:	613b      	str	r3, [r7, #16]

		// Guarantee there is a full packet before continuing to decode the FIFO packet
		if (*fifo_sw_size < need_sz) {
 800b586:	683b      	ldr	r3, [r7, #0]
 800b588:	681b      	ldr	r3, [r3, #0]
 800b58a:	693a      	ldr	r2, [r7, #16]
 800b58c:	429a      	cmp	r2, r3
 800b58e:	dd03      	ble.n	800b598 <inv_icm20948_fifo_pop+0x40>
		    return s->fifo_info.fifoError;
 800b590:	68fb      	ldr	r3, [r7, #12]
 800b592:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800b596:	e034      	b.n	800b602 <inv_icm20948_fifo_pop+0xaa>
		}

		fifo_ptr += HEADER_SZ;        
 800b598:	697b      	ldr	r3, [r7, #20]
 800b59a:	3302      	adds	r3, #2
 800b59c:	617b      	str	r3, [r7, #20]
		if (fd.header & HEADER2_SET)
 800b59e:	4b1e      	ldr	r3, [pc, #120]	@ (800b618 <inv_icm20948_fifo_pop+0xc0>)
 800b5a0:	f8b3 309a 	ldrh.w	r3, [r3, #154]	@ 0x9a
 800b5a4:	f003 0308 	and.w	r3, r3, #8
 800b5a8:	2b00      	cmp	r3, #0
 800b5aa:	d002      	beq.n	800b5b2 <inv_icm20948_fifo_pop+0x5a>
			fifo_ptr += HEADER2_SZ;        
 800b5ac:	697b      	ldr	r3, [r7, #20]
 800b5ae:	3302      	adds	r3, #2
 800b5b0:	617b      	str	r3, [r7, #20]

		// extract payload data from SW FIFO
		fifo_ptr += inv_icm20948_inv_decode_one_ivory_fifo_packet(s, &fd, fifo_ptr);        
 800b5b2:	697a      	ldr	r2, [r7, #20]
 800b5b4:	4918      	ldr	r1, [pc, #96]	@ (800b618 <inv_icm20948_fifo_pop+0xc0>)
 800b5b6:	68f8      	ldr	r0, [r7, #12]
 800b5b8:	f000 f8ad 	bl	800b716 <inv_icm20948_inv_decode_one_ivory_fifo_packet>
 800b5bc:	4603      	mov	r3, r0
 800b5be:	461a      	mov	r2, r3
 800b5c0:	697b      	ldr	r3, [r7, #20]
 800b5c2:	4413      	add	r3, r2
 800b5c4:	617b      	str	r3, [r7, #20]

		// remove first need_sz bytes from SW FIFO
		*fifo_sw_size -= need_sz;
 800b5c6:	683b      	ldr	r3, [r7, #0]
 800b5c8:	681a      	ldr	r2, [r3, #0]
 800b5ca:	693b      	ldr	r3, [r7, #16]
 800b5cc:	1ad2      	subs	r2, r2, r3
 800b5ce:	683b      	ldr	r3, [r7, #0]
 800b5d0:	601a      	str	r2, [r3, #0]
		if(*fifo_sw_size)
 800b5d2:	683b      	ldr	r3, [r7, #0]
 800b5d4:	681b      	ldr	r3, [r3, #0]
 800b5d6:	2b00      	cmp	r3, #0
 800b5d8:	d008      	beq.n	800b5ec <inv_icm20948_fifo_pop+0x94>
			memmove(fifo_data, &fifo_data[need_sz], *fifo_sw_size);// Data left in FIFO
 800b5da:	693b      	ldr	r3, [r7, #16]
 800b5dc:	4a0b      	ldr	r2, [pc, #44]	@ (800b60c <inv_icm20948_fifo_pop+0xb4>)
 800b5de:	1899      	adds	r1, r3, r2
 800b5e0:	683b      	ldr	r3, [r7, #0]
 800b5e2:	681b      	ldr	r3, [r3, #0]
 800b5e4:	461a      	mov	r2, r3
 800b5e6:	4809      	ldr	r0, [pc, #36]	@ (800b60c <inv_icm20948_fifo_pop+0xb4>)
 800b5e8:	f009 ff34 	bl	8015454 <memmove>

		*user_header = fd.header;
 800b5ec:	4b0a      	ldr	r3, [pc, #40]	@ (800b618 <inv_icm20948_fifo_pop+0xc0>)
 800b5ee:	f8b3 209a 	ldrh.w	r2, [r3, #154]	@ 0x9a
 800b5f2:	68bb      	ldr	r3, [r7, #8]
 800b5f4:	801a      	strh	r2, [r3, #0]
		*user_header2 = fd.header2;
 800b5f6:	4b08      	ldr	r3, [pc, #32]	@ (800b618 <inv_icm20948_fifo_pop+0xc0>)
 800b5f8:	f8b3 209c 	ldrh.w	r2, [r3, #156]	@ 0x9c
 800b5fc:	687b      	ldr	r3, [r7, #4]
 800b5fe:	801a      	strh	r2, [r3, #0]
	}

	return MPU_SUCCESS;
 800b600:	2300      	movs	r3, #0
}
 800b602:	4618      	mov	r0, r3
 800b604:	3718      	adds	r7, #24
 800b606:	46bd      	mov	sp, r7
 800b608:	bd80      	pop	{r7, pc}
 800b60a:	bf00      	nop
 800b60c:	2000132c 	.word	0x2000132c
 800b610:	20001324 	.word	0x20001324
 800b614:	20001322 	.word	0x20001322
 800b618:	20001288 	.word	0x20001288

0800b61c <inv_decode_3_32bit_elements>:

    return result;
}

static void inv_decode_3_32bit_elements(long *out_data, const unsigned char *in_data)
{
 800b61c:	b480      	push	{r7}
 800b61e:	b083      	sub	sp, #12
 800b620:	af00      	add	r7, sp, #0
 800b622:	6078      	str	r0, [r7, #4]
 800b624:	6039      	str	r1, [r7, #0]
    out_data[0] = ((long)(0xff & in_data[0]) << 24) | ((long)(0xff & in_data[1]) << 16) | ((long)(0xff & in_data[2]) << 8) | (0xff & in_data[3]);
 800b626:	683b      	ldr	r3, [r7, #0]
 800b628:	781b      	ldrb	r3, [r3, #0]
 800b62a:	061a      	lsls	r2, r3, #24
 800b62c:	683b      	ldr	r3, [r7, #0]
 800b62e:	3301      	adds	r3, #1
 800b630:	781b      	ldrb	r3, [r3, #0]
 800b632:	041b      	lsls	r3, r3, #16
 800b634:	431a      	orrs	r2, r3
 800b636:	683b      	ldr	r3, [r7, #0]
 800b638:	3302      	adds	r3, #2
 800b63a:	781b      	ldrb	r3, [r3, #0]
 800b63c:	021b      	lsls	r3, r3, #8
 800b63e:	4313      	orrs	r3, r2
 800b640:	683a      	ldr	r2, [r7, #0]
 800b642:	3203      	adds	r2, #3
 800b644:	7812      	ldrb	r2, [r2, #0]
 800b646:	431a      	orrs	r2, r3
 800b648:	687b      	ldr	r3, [r7, #4]
 800b64a:	601a      	str	r2, [r3, #0]
    out_data[1] = ((long)(0xff & in_data[4]) << 24) | ((long)(0xff & in_data[5]) << 16) | ((long)(0xff & in_data[6]) << 8) | (0xff & in_data[7]);
 800b64c:	683b      	ldr	r3, [r7, #0]
 800b64e:	3304      	adds	r3, #4
 800b650:	781b      	ldrb	r3, [r3, #0]
 800b652:	061a      	lsls	r2, r3, #24
 800b654:	683b      	ldr	r3, [r7, #0]
 800b656:	3305      	adds	r3, #5
 800b658:	781b      	ldrb	r3, [r3, #0]
 800b65a:	041b      	lsls	r3, r3, #16
 800b65c:	431a      	orrs	r2, r3
 800b65e:	683b      	ldr	r3, [r7, #0]
 800b660:	3306      	adds	r3, #6
 800b662:	781b      	ldrb	r3, [r3, #0]
 800b664:	021b      	lsls	r3, r3, #8
 800b666:	431a      	orrs	r2, r3
 800b668:	683b      	ldr	r3, [r7, #0]
 800b66a:	3307      	adds	r3, #7
 800b66c:	781b      	ldrb	r3, [r3, #0]
 800b66e:	4619      	mov	r1, r3
 800b670:	687b      	ldr	r3, [r7, #4]
 800b672:	3304      	adds	r3, #4
 800b674:	430a      	orrs	r2, r1
 800b676:	601a      	str	r2, [r3, #0]
    out_data[2] = ((long)(0xff & in_data[8]) << 24) | ((long)(0xff & in_data[9]) << 16) | ((long)(0xff & in_data[10]) << 8) | (0xff & in_data[11]);
 800b678:	683b      	ldr	r3, [r7, #0]
 800b67a:	3308      	adds	r3, #8
 800b67c:	781b      	ldrb	r3, [r3, #0]
 800b67e:	061a      	lsls	r2, r3, #24
 800b680:	683b      	ldr	r3, [r7, #0]
 800b682:	3309      	adds	r3, #9
 800b684:	781b      	ldrb	r3, [r3, #0]
 800b686:	041b      	lsls	r3, r3, #16
 800b688:	431a      	orrs	r2, r3
 800b68a:	683b      	ldr	r3, [r7, #0]
 800b68c:	330a      	adds	r3, #10
 800b68e:	781b      	ldrb	r3, [r3, #0]
 800b690:	021b      	lsls	r3, r3, #8
 800b692:	431a      	orrs	r2, r3
 800b694:	683b      	ldr	r3, [r7, #0]
 800b696:	330b      	adds	r3, #11
 800b698:	781b      	ldrb	r3, [r3, #0]
 800b69a:	4619      	mov	r1, r3
 800b69c:	687b      	ldr	r3, [r7, #4]
 800b69e:	3308      	adds	r3, #8
 800b6a0:	430a      	orrs	r2, r1
 800b6a2:	601a      	str	r2, [r3, #0]
}
 800b6a4:	bf00      	nop
 800b6a6:	370c      	adds	r7, #12
 800b6a8:	46bd      	mov	sp, r7
 800b6aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6ae:	4770      	bx	lr

0800b6b0 <inv_decode_3_16bit_elements>:
static void inv_decode_3_16bit_elements(short *out_data, const unsigned char *in_data)
{
 800b6b0:	b480      	push	{r7}
 800b6b2:	b083      	sub	sp, #12
 800b6b4:	af00      	add	r7, sp, #0
 800b6b6:	6078      	str	r0, [r7, #4]
 800b6b8:	6039      	str	r1, [r7, #0]
    out_data[0] = ((short)(0xff & in_data[0]) << 8) | (0xff & in_data[1]);
 800b6ba:	683b      	ldr	r3, [r7, #0]
 800b6bc:	781b      	ldrb	r3, [r3, #0]
 800b6be:	021b      	lsls	r3, r3, #8
 800b6c0:	b21a      	sxth	r2, r3
 800b6c2:	683b      	ldr	r3, [r7, #0]
 800b6c4:	3301      	adds	r3, #1
 800b6c6:	781b      	ldrb	r3, [r3, #0]
 800b6c8:	b21b      	sxth	r3, r3
 800b6ca:	4313      	orrs	r3, r2
 800b6cc:	b21a      	sxth	r2, r3
 800b6ce:	687b      	ldr	r3, [r7, #4]
 800b6d0:	801a      	strh	r2, [r3, #0]
    out_data[1] = ((short)(0xff & in_data[2]) << 8) | (0xff & in_data[3]);
 800b6d2:	683b      	ldr	r3, [r7, #0]
 800b6d4:	3302      	adds	r3, #2
 800b6d6:	781b      	ldrb	r3, [r3, #0]
 800b6d8:	021b      	lsls	r3, r3, #8
 800b6da:	b219      	sxth	r1, r3
 800b6dc:	683b      	ldr	r3, [r7, #0]
 800b6de:	3303      	adds	r3, #3
 800b6e0:	781b      	ldrb	r3, [r3, #0]
 800b6e2:	b21a      	sxth	r2, r3
 800b6e4:	687b      	ldr	r3, [r7, #4]
 800b6e6:	3302      	adds	r3, #2
 800b6e8:	430a      	orrs	r2, r1
 800b6ea:	b212      	sxth	r2, r2
 800b6ec:	801a      	strh	r2, [r3, #0]
    out_data[2] = ((short)(0xff & in_data[4]) << 8) | (0xff & in_data[5]);
 800b6ee:	683b      	ldr	r3, [r7, #0]
 800b6f0:	3304      	adds	r3, #4
 800b6f2:	781b      	ldrb	r3, [r3, #0]
 800b6f4:	021b      	lsls	r3, r3, #8
 800b6f6:	b219      	sxth	r1, r3
 800b6f8:	683b      	ldr	r3, [r7, #0]
 800b6fa:	3305      	adds	r3, #5
 800b6fc:	781b      	ldrb	r3, [r3, #0]
 800b6fe:	b21a      	sxth	r2, r3
 800b700:	687b      	ldr	r3, [r7, #4]
 800b702:	3304      	adds	r3, #4
 800b704:	430a      	orrs	r2, r1
 800b706:	b212      	sxth	r2, r2
 800b708:	801a      	strh	r2, [r3, #0]
}
 800b70a:	bf00      	nop
 800b70c:	370c      	adds	r7, #12
 800b70e:	46bd      	mov	sp, r7
 800b710:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b714:	4770      	bx	lr

0800b716 <inv_icm20948_inv_decode_one_ivory_fifo_packet>:
* @param[in] fd Structure to be filled out with data. Assumes header and header2 are already set inside.
* @param[in] fifo_ptr FIFO data, points to just after any header information
* @return Returns the number of bytes consumed in FIFO data.
*/
int inv_icm20948_inv_decode_one_ivory_fifo_packet(struct inv_icm20948 * s, struct inv_fifo_decoded_t *fd, const unsigned char *fifo_ptr)
{
 800b716:	b580      	push	{r7, lr}
 800b718:	b086      	sub	sp, #24
 800b71a:	af00      	add	r7, sp, #0
 800b71c:	60f8      	str	r0, [r7, #12]
 800b71e:	60b9      	str	r1, [r7, #8]
 800b720:	607a      	str	r2, [r7, #4]
    const unsigned char *fifo_ptr_start = fifo_ptr;  
 800b722:	687b      	ldr	r3, [r7, #4]
 800b724:	617b      	str	r3, [r7, #20]
	short odr_cntr;
    if (fd->header & ACCEL_SET) {
 800b726:	68bb      	ldr	r3, [r7, #8]
 800b728:	f8b3 309a 	ldrh.w	r3, [r3, #154]	@ 0x9a
 800b72c:	b21b      	sxth	r3, r3
 800b72e:	2b00      	cmp	r3, #0
 800b730:	da1a      	bge.n	800b768 <inv_icm20948_inv_decode_one_ivory_fifo_packet+0x52>
        // do not cast data here, do that when you use it
        inv_decode_3_16bit_elements(fd->accel_s, fifo_ptr);
 800b732:	68bb      	ldr	r3, [r7, #8]
 800b734:	332c      	adds	r3, #44	@ 0x2c
 800b736:	6879      	ldr	r1, [r7, #4]
 800b738:	4618      	mov	r0, r3
 800b73a:	f7ff ffb9 	bl	800b6b0 <inv_decode_3_16bit_elements>
        fd->accel[0] = fd->accel_s[0] << 15;
 800b73e:	68bb      	ldr	r3, [r7, #8]
 800b740:	f9b3 302c 	ldrsh.w	r3, [r3, #44]	@ 0x2c
 800b744:	03da      	lsls	r2, r3, #15
 800b746:	68bb      	ldr	r3, [r7, #8]
 800b748:	635a      	str	r2, [r3, #52]	@ 0x34
        fd->accel[1] = fd->accel_s[1] << 15;
 800b74a:	68bb      	ldr	r3, [r7, #8]
 800b74c:	f9b3 302e 	ldrsh.w	r3, [r3, #46]	@ 0x2e
 800b750:	03da      	lsls	r2, r3, #15
 800b752:	68bb      	ldr	r3, [r7, #8]
 800b754:	639a      	str	r2, [r3, #56]	@ 0x38
        fd->accel[2] = fd->accel_s[2] << 15;
 800b756:	68bb      	ldr	r3, [r7, #8]
 800b758:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 800b75c:	03da      	lsls	r2, r3, #15
 800b75e:	68bb      	ldr	r3, [r7, #8]
 800b760:	63da      	str	r2, [r3, #60]	@ 0x3c
        fifo_ptr += ACCEL_DATA_SZ;
 800b762:	687b      	ldr	r3, [r7, #4]
 800b764:	3306      	adds	r3, #6
 800b766:	607b      	str	r3, [r7, #4]
    }

    if (fd->header & GYRO_SET) {
 800b768:	68bb      	ldr	r3, [r7, #8]
 800b76a:	f8b3 309a 	ldrh.w	r3, [r3, #154]	@ 0x9a
 800b76e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b772:	2b00      	cmp	r3, #0
 800b774:	d011      	beq.n	800b79a <inv_icm20948_inv_decode_one_ivory_fifo_packet+0x84>
        inv_decode_3_16bit_elements(fd->gyro, fifo_ptr);
 800b776:	68bb      	ldr	r3, [r7, #8]
 800b778:	3340      	adds	r3, #64	@ 0x40
 800b77a:	6879      	ldr	r1, [r7, #4]
 800b77c:	4618      	mov	r0, r3
 800b77e:	f7ff ff97 	bl	800b6b0 <inv_decode_3_16bit_elements>
        fifo_ptr += GYRO_DATA_SZ;
 800b782:	687b      	ldr	r3, [r7, #4]
 800b784:	3306      	adds	r3, #6
 800b786:	607b      	str	r3, [r7, #4]
        inv_decode_3_16bit_elements(fd->gyro_bias, fifo_ptr);
 800b788:	68bb      	ldr	r3, [r7, #8]
 800b78a:	3346      	adds	r3, #70	@ 0x46
 800b78c:	6879      	ldr	r1, [r7, #4]
 800b78e:	4618      	mov	r0, r3
 800b790:	f7ff ff8e 	bl	800b6b0 <inv_decode_3_16bit_elements>
        fifo_ptr += GYRO_BIAS_DATA_SZ;
 800b794:	687b      	ldr	r3, [r7, #4]
 800b796:	3306      	adds	r3, #6
 800b798:	607b      	str	r3, [r7, #4]
    }

    if (fd->header & CPASS_SET) {
 800b79a:	68bb      	ldr	r3, [r7, #8]
 800b79c:	f8b3 309a 	ldrh.w	r3, [r3, #154]	@ 0x9a
 800b7a0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800b7a4:	2b00      	cmp	r3, #0
 800b7a6:	d018      	beq.n	800b7da <inv_icm20948_inv_decode_one_ivory_fifo_packet+0xc4>
        inv_decode_3_16bit_elements(fd->cpass_raw_data, fifo_ptr);
 800b7a8:	68bb      	ldr	r3, [r7, #8]
 800b7aa:	3374      	adds	r3, #116	@ 0x74
 800b7ac:	6879      	ldr	r1, [r7, #4]
 800b7ae:	4618      	mov	r0, r3
 800b7b0:	f7ff ff7e 	bl	800b6b0 <inv_decode_3_16bit_elements>
        inv_icm20948_apply_raw_compass_matrix(s, fd->cpass_raw_data, fd->compass);
 800b7b4:	68bb      	ldr	r3, [r7, #8]
 800b7b6:	f103 0174 	add.w	r1, r3, #116	@ 0x74
 800b7ba:	68bb      	ldr	r3, [r7, #8]
 800b7bc:	3358      	adds	r3, #88	@ 0x58
 800b7be:	461a      	mov	r2, r3
 800b7c0:	68f8      	ldr	r0, [r7, #12]
 800b7c2:	f7f9 ff01 	bl	80055c8 <inv_icm20948_apply_raw_compass_matrix>
        memcpy( fd->cpass_calibr_6chars, fifo_ptr, 6*sizeof(unsigned char));
 800b7c6:	68bb      	ldr	r3, [r7, #8]
 800b7c8:	3394      	adds	r3, #148	@ 0x94
 800b7ca:	2206      	movs	r2, #6
 800b7cc:	6879      	ldr	r1, [r7, #4]
 800b7ce:	4618      	mov	r0, r3
 800b7d0:	f009 fef4 	bl	80155bc <memcpy>
        fifo_ptr += CPASS_DATA_SZ;
 800b7d4:	687b      	ldr	r3, [r7, #4]
 800b7d6:	3306      	adds	r3, #6
 800b7d8:	607b      	str	r3, [r7, #4]
    }

    if(fd->header & ALS_SET) {
 800b7da:	68bb      	ldr	r3, [r7, #8]
 800b7dc:	f8b3 309a 	ldrh.w	r3, [r3, #154]	@ 0x9a
 800b7e0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800b7e4:	2b00      	cmp	r3, #0
 800b7e6:	d002      	beq.n	800b7ee <inv_icm20948_inv_decode_one_ivory_fifo_packet+0xd8>
        fifo_ptr += ALS_DATA_SZ;
 800b7e8:	687b      	ldr	r3, [r7, #4]
 800b7ea:	3308      	adds	r3, #8
 800b7ec:	607b      	str	r3, [r7, #4]
    }

    if (fd->header & QUAT6_SET) {
 800b7ee:	68bb      	ldr	r3, [r7, #8]
 800b7f0:	f8b3 309a 	ldrh.w	r3, [r3, #154]	@ 0x9a
 800b7f4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800b7f8:	2b00      	cmp	r3, #0
 800b7fa:	d007      	beq.n	800b80c <inv_icm20948_inv_decode_one_ivory_fifo_packet+0xf6>
        inv_decode_3_32bit_elements(fd->dmp_3e_6quat, fifo_ptr);
 800b7fc:	68bb      	ldr	r3, [r7, #8]
 800b7fe:	6879      	ldr	r1, [r7, #4]
 800b800:	4618      	mov	r0, r3
 800b802:	f7ff ff0b 	bl	800b61c <inv_decode_3_32bit_elements>
        fifo_ptr += QUAT6_DATA_SZ;
 800b806:	687b      	ldr	r3, [r7, #4]
 800b808:	330c      	adds	r3, #12
 800b80a:	607b      	str	r3, [r7, #4]
    }

    if (fd->header & QUAT9_SET) {
 800b80c:	68bb      	ldr	r3, [r7, #8]
 800b80e:	f8b3 309a 	ldrh.w	r3, [r3, #154]	@ 0x9a
 800b812:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b816:	2b00      	cmp	r3, #0
 800b818:	d013      	beq.n	800b842 <inv_icm20948_inv_decode_one_ivory_fifo_packet+0x12c>
        inv_decode_3_32bit_elements(fd->dmp_3e_9quat, fifo_ptr);
 800b81a:	68bb      	ldr	r3, [r7, #8]
 800b81c:	330c      	adds	r3, #12
 800b81e:	6879      	ldr	r1, [r7, #4]
 800b820:	4618      	mov	r0, r3
 800b822:	f7ff fefb 	bl	800b61c <inv_decode_3_32bit_elements>
        fd->dmp_rv_accuracyQ29 = ((0xff & fifo_ptr[12]) << 24) | ((0xff & fifo_ptr[13]) << 16);
 800b826:	687b      	ldr	r3, [r7, #4]
 800b828:	330c      	adds	r3, #12
 800b82a:	781b      	ldrb	r3, [r3, #0]
 800b82c:	061a      	lsls	r2, r3, #24
 800b82e:	687b      	ldr	r3, [r7, #4]
 800b830:	330d      	adds	r3, #13
 800b832:	781b      	ldrb	r3, [r3, #0]
 800b834:	041b      	lsls	r3, r3, #16
 800b836:	431a      	orrs	r2, r3
 800b838:	68bb      	ldr	r3, [r7, #8]
 800b83a:	619a      	str	r2, [r3, #24]
        fifo_ptr += QUAT9_DATA_SZ;
 800b83c:	687b      	ldr	r3, [r7, #4]
 800b83e:	330e      	adds	r3, #14
 800b840:	607b      	str	r3, [r7, #4]
    }

    if (fd->header & PED_STEPDET_SET) {
 800b842:	68bb      	ldr	r3, [r7, #8]
 800b844:	f8b3 309a 	ldrh.w	r3, [r3, #154]	@ 0x9a
 800b848:	f003 0310 	and.w	r3, r3, #16
 800b84c:	2b00      	cmp	r3, #0
 800b84e:	d015      	beq.n	800b87c <inv_icm20948_inv_decode_one_ivory_fifo_packet+0x166>
        fd->ped_step_det_ts = ((0xff & fifo_ptr[0]) << 24) | ((0xff & fifo_ptr[1]) << 16) | ((0xff & fifo_ptr[2]) << 8) | (0xff & fifo_ptr[3]);
 800b850:	687b      	ldr	r3, [r7, #4]
 800b852:	781b      	ldrb	r3, [r3, #0]
 800b854:	061a      	lsls	r2, r3, #24
 800b856:	687b      	ldr	r3, [r7, #4]
 800b858:	3301      	adds	r3, #1
 800b85a:	781b      	ldrb	r3, [r3, #0]
 800b85c:	041b      	lsls	r3, r3, #16
 800b85e:	431a      	orrs	r2, r3
 800b860:	687b      	ldr	r3, [r7, #4]
 800b862:	3302      	adds	r3, #2
 800b864:	781b      	ldrb	r3, [r3, #0]
 800b866:	021b      	lsls	r3, r3, #8
 800b868:	4313      	orrs	r3, r2
 800b86a:	687a      	ldr	r2, [r7, #4]
 800b86c:	3203      	adds	r2, #3
 800b86e:	7812      	ldrb	r2, [r2, #0]
 800b870:	431a      	orrs	r2, r3
 800b872:	68bb      	ldr	r3, [r7, #8]
 800b874:	671a      	str	r2, [r3, #112]	@ 0x70
        fifo_ptr += PED_STEPDET_TIMESTAMP_SZ;
 800b876:	687b      	ldr	r3, [r7, #4]
 800b878:	3304      	adds	r3, #4
 800b87a:	607b      	str	r3, [r7, #4]
    }

    if (fd->header & GEOMAG_SET) {
 800b87c:	68bb      	ldr	r3, [r7, #8]
 800b87e:	f8b3 309a 	ldrh.w	r3, [r3, #154]	@ 0x9a
 800b882:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b886:	2b00      	cmp	r3, #0
 800b888:	d013      	beq.n	800b8b2 <inv_icm20948_inv_decode_one_ivory_fifo_packet+0x19c>
        inv_decode_3_32bit_elements(fd->dmp_3e_geomagquat, fifo_ptr);
 800b88a:	68bb      	ldr	r3, [r7, #8]
 800b88c:	331c      	adds	r3, #28
 800b88e:	6879      	ldr	r1, [r7, #4]
 800b890:	4618      	mov	r0, r3
 800b892:	f7ff fec3 	bl	800b61c <inv_decode_3_32bit_elements>
        fd->dmp_geomag_accuracyQ29 = ((0xff & fifo_ptr[12]) << 24) | ((0xff & fifo_ptr[13]) << 16);
 800b896:	687b      	ldr	r3, [r7, #4]
 800b898:	330c      	adds	r3, #12
 800b89a:	781b      	ldrb	r3, [r3, #0]
 800b89c:	061a      	lsls	r2, r3, #24
 800b89e:	687b      	ldr	r3, [r7, #4]
 800b8a0:	330d      	adds	r3, #13
 800b8a2:	781b      	ldrb	r3, [r3, #0]
 800b8a4:	041b      	lsls	r3, r3, #16
 800b8a6:	431a      	orrs	r2, r3
 800b8a8:	68bb      	ldr	r3, [r7, #8]
 800b8aa:	629a      	str	r2, [r3, #40]	@ 0x28
        fifo_ptr += GEOMAG_DATA_SZ;
 800b8ac:	687b      	ldr	r3, [r7, #4]
 800b8ae:	330e      	adds	r3, #14
 800b8b0:	607b      	str	r3, [r7, #4]
    }

    if(fd->header & PRESSURE_SET) {
 800b8b2:	68bb      	ldr	r3, [r7, #8]
 800b8b4:	f8b3 309a 	ldrh.w	r3, [r3, #154]	@ 0x9a
 800b8b8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b8bc:	2b00      	cmp	r3, #0
 800b8be:	d002      	beq.n	800b8c6 <inv_icm20948_inv_decode_one_ivory_fifo_packet+0x1b0>
        fifo_ptr += PRESSURE_DATA_SZ;
 800b8c0:	687b      	ldr	r3, [r7, #4]
 800b8c2:	3306      	adds	r3, #6
 800b8c4:	607b      	str	r3, [r7, #4]
    }
    if (fd->header & CPASS_CALIBR_SET) {
 800b8c6:	68bb      	ldr	r3, [r7, #8]
 800b8c8:	f8b3 309a 	ldrh.w	r3, [r3, #154]	@ 0x9a
 800b8cc:	f003 0320 	and.w	r3, r3, #32
 800b8d0:	2b00      	cmp	r3, #0
 800b8d2:	d00f      	beq.n	800b8f4 <inv_icm20948_inv_decode_one_ivory_fifo_packet+0x1de>
        inv_decode_3_32bit_elements(fd->cpass_calibr, fifo_ptr);
 800b8d4:	68bb      	ldr	r3, [r7, #8]
 800b8d6:	3364      	adds	r3, #100	@ 0x64
 800b8d8:	6879      	ldr	r1, [r7, #4]
 800b8da:	4618      	mov	r0, r3
 800b8dc:	f7ff fe9e 	bl	800b61c <inv_decode_3_32bit_elements>
        memcpy( fd->cpass_calibr_12chars, fifo_ptr, 12*sizeof(unsigned char));
 800b8e0:	68bb      	ldr	r3, [r7, #8]
 800b8e2:	3388      	adds	r3, #136	@ 0x88
 800b8e4:	220c      	movs	r2, #12
 800b8e6:	6879      	ldr	r1, [r7, #4]
 800b8e8:	4618      	mov	r0, r3
 800b8ea:	f009 fe67 	bl	80155bc <memcpy>
        fifo_ptr += CPASS_CALIBR_DATA_SZ;
 800b8ee:	687b      	ldr	r3, [r7, #4]
 800b8f0:	330c      	adds	r3, #12
 800b8f2:	607b      	str	r3, [r7, #4]
    }

    if (fd->header2 & ACCEL_ACCURACY_SET) {
 800b8f4:	68bb      	ldr	r3, [r7, #8]
 800b8f6:	f8b3 309c 	ldrh.w	r3, [r3, #156]	@ 0x9c
 800b8fa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b8fe:	2b00      	cmp	r3, #0
 800b900:	d00f      	beq.n	800b922 <inv_icm20948_inv_decode_one_ivory_fifo_packet+0x20c>
        fd->accel_accuracy = ((0xff & fifo_ptr[0]) << 8) | (0xff & fifo_ptr[1]);
 800b902:	687b      	ldr	r3, [r7, #4]
 800b904:	781b      	ldrb	r3, [r3, #0]
 800b906:	021b      	lsls	r3, r3, #8
 800b908:	b21a      	sxth	r2, r3
 800b90a:	687b      	ldr	r3, [r7, #4]
 800b90c:	3301      	adds	r3, #1
 800b90e:	781b      	ldrb	r3, [r3, #0]
 800b910:	b21b      	sxth	r3, r3
 800b912:	4313      	orrs	r3, r2
 800b914:	b21a      	sxth	r2, r3
 800b916:	68bb      	ldr	r3, [r7, #8]
 800b918:	f8a3 207a 	strh.w	r2, [r3, #122]	@ 0x7a
        fifo_ptr += ACCEL_ACCURACY_SZ;
 800b91c:	687b      	ldr	r3, [r7, #4]
 800b91e:	3302      	adds	r3, #2
 800b920:	607b      	str	r3, [r7, #4]
    }
        
    if (fd->header2 & GYRO_ACCURACY_SET) {
 800b922:	68bb      	ldr	r3, [r7, #8]
 800b924:	f8b3 309c 	ldrh.w	r3, [r3, #156]	@ 0x9c
 800b928:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800b92c:	2b00      	cmp	r3, #0
 800b92e:	d00f      	beq.n	800b950 <inv_icm20948_inv_decode_one_ivory_fifo_packet+0x23a>
        fd->gyro_accuracy = ((0xff & fifo_ptr[0]) << 8) | (0xff & fifo_ptr[1]);
 800b930:	687b      	ldr	r3, [r7, #4]
 800b932:	781b      	ldrb	r3, [r3, #0]
 800b934:	021b      	lsls	r3, r3, #8
 800b936:	b21a      	sxth	r2, r3
 800b938:	687b      	ldr	r3, [r7, #4]
 800b93a:	3301      	adds	r3, #1
 800b93c:	781b      	ldrb	r3, [r3, #0]
 800b93e:	b21b      	sxth	r3, r3
 800b940:	4313      	orrs	r3, r2
 800b942:	b21a      	sxth	r2, r3
 800b944:	68bb      	ldr	r3, [r7, #8]
 800b946:	f8a3 207c 	strh.w	r2, [r3, #124]	@ 0x7c
        fifo_ptr += GYRO_ACCURACY_SZ;
 800b94a:	687b      	ldr	r3, [r7, #4]
 800b94c:	3302      	adds	r3, #2
 800b94e:	607b      	str	r3, [r7, #4]
    }
 
    if (fd->header2 & CPASS_ACCURACY_SET) {
 800b950:	68bb      	ldr	r3, [r7, #8]
 800b952:	f8b3 309c 	ldrh.w	r3, [r3, #156]	@ 0x9c
 800b956:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800b95a:	2b00      	cmp	r3, #0
 800b95c:	d00f      	beq.n	800b97e <inv_icm20948_inv_decode_one_ivory_fifo_packet+0x268>
        fd->cpass_accuracy = ((0xff & fifo_ptr[0]) << 8) | (0xff & fifo_ptr[1]);
 800b95e:	687b      	ldr	r3, [r7, #4]
 800b960:	781b      	ldrb	r3, [r3, #0]
 800b962:	021b      	lsls	r3, r3, #8
 800b964:	b21a      	sxth	r2, r3
 800b966:	687b      	ldr	r3, [r7, #4]
 800b968:	3301      	adds	r3, #1
 800b96a:	781b      	ldrb	r3, [r3, #0]
 800b96c:	b21b      	sxth	r3, r3
 800b96e:	4313      	orrs	r3, r2
 800b970:	b21a      	sxth	r2, r3
 800b972:	68bb      	ldr	r3, [r7, #8]
 800b974:	f8a3 207e 	strh.w	r2, [r3, #126]	@ 0x7e
        fifo_ptr += CPASS_ACCURACY_SZ;
 800b978:	687b      	ldr	r3, [r7, #4]
 800b97a:	3302      	adds	r3, #2
 800b97c:	607b      	str	r3, [r7, #4]
    }

	if (fd->header2 & FLIP_PICKUP_SET) {
 800b97e:	68bb      	ldr	r3, [r7, #8]
 800b980:	f8b3 309c 	ldrh.w	r3, [r3, #156]	@ 0x9c
 800b984:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b988:	2b00      	cmp	r3, #0
 800b98a:	d00f      	beq.n	800b9ac <inv_icm20948_inv_decode_one_ivory_fifo_packet+0x296>
		fd->flip_pickup = ((0xff & fifo_ptr[0]) << 8) | (0xff & fifo_ptr[1]);
 800b98c:	687b      	ldr	r3, [r7, #4]
 800b98e:	781b      	ldrb	r3, [r3, #0]
 800b990:	021b      	lsls	r3, r3, #8
 800b992:	b21a      	sxth	r2, r3
 800b994:	687b      	ldr	r3, [r7, #4]
 800b996:	3301      	adds	r3, #1
 800b998:	781b      	ldrb	r3, [r3, #0]
 800b99a:	b21b      	sxth	r3, r3
 800b99c:	4313      	orrs	r3, r2
 800b99e:	b21a      	sxth	r2, r3
 800b9a0:	68bb      	ldr	r3, [r7, #8]
 800b9a2:	f8a3 2086 	strh.w	r2, [r3, #134]	@ 0x86
		fifo_ptr += FLIP_PICKUP_SZ;
 800b9a6:	687b      	ldr	r3, [r7, #4]
 800b9a8:	3302      	adds	r3, #2
 800b9aa:	607b      	str	r3, [r7, #4]
	}
	
	if (fd->header2 & ACT_RECOG_SET) {
 800b9ac:	68bb      	ldr	r3, [r7, #8]
 800b9ae:	f8b3 309c 	ldrh.w	r3, [r3, #156]	@ 0x9c
 800b9b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b9b6:	2b00      	cmp	r3, #0
 800b9b8:	d025      	beq.n	800ba06 <inv_icm20948_inv_decode_one_ivory_fifo_packet+0x2f0>
		fd->bac_state = ((0xff & fifo_ptr[0]) << 8) | (0xff & fifo_ptr[1]);
 800b9ba:	687b      	ldr	r3, [r7, #4]
 800b9bc:	781b      	ldrb	r3, [r3, #0]
 800b9be:	021b      	lsls	r3, r3, #8
 800b9c0:	b21a      	sxth	r2, r3
 800b9c2:	687b      	ldr	r3, [r7, #4]
 800b9c4:	3301      	adds	r3, #1
 800b9c6:	781b      	ldrb	r3, [r3, #0]
 800b9c8:	b21b      	sxth	r3, r3
 800b9ca:	4313      	orrs	r3, r2
 800b9cc:	b21b      	sxth	r3, r3
 800b9ce:	b29a      	uxth	r2, r3
 800b9d0:	68bb      	ldr	r3, [r7, #8]
 800b9d2:	f8a3 2084 	strh.w	r2, [r3, #132]	@ 0x84
		fd->bac_ts     = ((0xff & fifo_ptr[2]) << 24) | ((0xff & fifo_ptr[3]) << 16) | ((0xff & fifo_ptr[4]) << 8) | (0xff & fifo_ptr[5]);
 800b9d6:	687b      	ldr	r3, [r7, #4]
 800b9d8:	3302      	adds	r3, #2
 800b9da:	781b      	ldrb	r3, [r3, #0]
 800b9dc:	061a      	lsls	r2, r3, #24
 800b9de:	687b      	ldr	r3, [r7, #4]
 800b9e0:	3303      	adds	r3, #3
 800b9e2:	781b      	ldrb	r3, [r3, #0]
 800b9e4:	041b      	lsls	r3, r3, #16
 800b9e6:	431a      	orrs	r2, r3
 800b9e8:	687b      	ldr	r3, [r7, #4]
 800b9ea:	3304      	adds	r3, #4
 800b9ec:	781b      	ldrb	r3, [r3, #0]
 800b9ee:	021b      	lsls	r3, r3, #8
 800b9f0:	4313      	orrs	r3, r2
 800b9f2:	687a      	ldr	r2, [r7, #4]
 800b9f4:	3205      	adds	r2, #5
 800b9f6:	7812      	ldrb	r2, [r2, #0]
 800b9f8:	431a      	orrs	r2, r3
 800b9fa:	68bb      	ldr	r3, [r7, #8]
 800b9fc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
		fifo_ptr += ACT_RECOG_SZ;
 800ba00:	687b      	ldr	r3, [r7, #4]
 800ba02:	3306      	adds	r3, #6
 800ba04:	607b      	str	r3, [r7, #4]
	}

	odr_cntr = ((0xff & fifo_ptr[0]) << 8) | (0xff & fifo_ptr[1]);
 800ba06:	687b      	ldr	r3, [r7, #4]
 800ba08:	781b      	ldrb	r3, [r3, #0]
 800ba0a:	021b      	lsls	r3, r3, #8
 800ba0c:	b21a      	sxth	r2, r3
 800ba0e:	687b      	ldr	r3, [r7, #4]
 800ba10:	3301      	adds	r3, #1
 800ba12:	781b      	ldrb	r3, [r3, #0]
 800ba14:	b21b      	sxth	r3, r3
 800ba16:	4313      	orrs	r3, r2
 800ba18:	827b      	strh	r3, [r7, #18]
	// odr_cntr_gyro is odr_cntr & 0xfff
	// 9KHz cnt is odr_cntr >> 12
	// not used for now, needed only for FSYNC purpose
	(void)odr_cntr;
	fifo_ptr += FOOTER_SZ;
 800ba1a:	687b      	ldr	r3, [r7, #4]
 800ba1c:	3302      	adds	r3, #2
 800ba1e:	607b      	str	r3, [r7, #4]

    fd->new_data = 1; // Record a new data set
 800ba20:	68bb      	ldr	r3, [r7, #8]
 800ba22:	2201      	movs	r2, #1
 800ba24:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

    return fifo_ptr-fifo_ptr_start;
 800ba28:	687a      	ldr	r2, [r7, #4]
 800ba2a:	697b      	ldr	r3, [r7, #20]
 800ba2c:	1ad3      	subs	r3, r2, r3
}
 800ba2e:	4618      	mov	r0, r3
 800ba30:	3718      	adds	r7, #24
 800ba32:	46bd      	mov	sp, r7
 800ba34:	bd80      	pop	{r7, pc}
	...

0800ba38 <inv_icm20948_dmp_get_accel>:

int inv_icm20948_dmp_get_accel(long acl[3])
{
 800ba38:	b580      	push	{r7, lr}
 800ba3a:	b082      	sub	sp, #8
 800ba3c:	af00      	add	r7, sp, #0
 800ba3e:	6078      	str	r0, [r7, #4]
    if(!acl) return -1;
 800ba40:	687b      	ldr	r3, [r7, #4]
 800ba42:	2b00      	cmp	r3, #0
 800ba44:	d102      	bne.n	800ba4c <inv_icm20948_dmp_get_accel+0x14>
 800ba46:	f04f 33ff 	mov.w	r3, #4294967295
 800ba4a:	e005      	b.n	800ba58 <inv_icm20948_dmp_get_accel+0x20>
    memcpy( acl, fd.accel, 3*sizeof(long));
 800ba4c:	220c      	movs	r2, #12
 800ba4e:	4904      	ldr	r1, [pc, #16]	@ (800ba60 <inv_icm20948_dmp_get_accel+0x28>)
 800ba50:	6878      	ldr	r0, [r7, #4]
 800ba52:	f009 fdb3 	bl	80155bc <memcpy>
    return MPU_SUCCESS;
 800ba56:	2300      	movs	r3, #0
} 
 800ba58:	4618      	mov	r0, r3
 800ba5a:	3708      	adds	r7, #8
 800ba5c:	46bd      	mov	sp, r7
 800ba5e:	bd80      	pop	{r7, pc}
 800ba60:	200012bc 	.word	0x200012bc

0800ba64 <inv_icm20948_dmp_get_raw_gyro>:

int inv_icm20948_dmp_get_raw_gyro(short raw_gyro[3])
{
 800ba64:	b480      	push	{r7}
 800ba66:	b083      	sub	sp, #12
 800ba68:	af00      	add	r7, sp, #0
 800ba6a:	6078      	str	r0, [r7, #4]
    if(!raw_gyro) return -1;
 800ba6c:	687b      	ldr	r3, [r7, #4]
 800ba6e:	2b00      	cmp	r3, #0
 800ba70:	d102      	bne.n	800ba78 <inv_icm20948_dmp_get_raw_gyro+0x14>
 800ba72:	f04f 33ff 	mov.w	r3, #4294967295
 800ba76:	e011      	b.n	800ba9c <inv_icm20948_dmp_get_raw_gyro+0x38>
    raw_gyro[0] = fd.gyro[0];
 800ba78:	4b0b      	ldr	r3, [pc, #44]	@ (800baa8 <inv_icm20948_dmp_get_raw_gyro+0x44>)
 800ba7a:	f9b3 2040 	ldrsh.w	r2, [r3, #64]	@ 0x40
 800ba7e:	687b      	ldr	r3, [r7, #4]
 800ba80:	801a      	strh	r2, [r3, #0]
    raw_gyro[1] = fd.gyro[1];
 800ba82:	687b      	ldr	r3, [r7, #4]
 800ba84:	3302      	adds	r3, #2
 800ba86:	4a08      	ldr	r2, [pc, #32]	@ (800baa8 <inv_icm20948_dmp_get_raw_gyro+0x44>)
 800ba88:	f9b2 2042 	ldrsh.w	r2, [r2, #66]	@ 0x42
 800ba8c:	801a      	strh	r2, [r3, #0]
    raw_gyro[2] = fd.gyro[2];
 800ba8e:	687b      	ldr	r3, [r7, #4]
 800ba90:	3304      	adds	r3, #4
 800ba92:	4a05      	ldr	r2, [pc, #20]	@ (800baa8 <inv_icm20948_dmp_get_raw_gyro+0x44>)
 800ba94:	f9b2 2044 	ldrsh.w	r2, [r2, #68]	@ 0x44
 800ba98:	801a      	strh	r2, [r3, #0]
    return MPU_SUCCESS;
 800ba9a:	2300      	movs	r3, #0
}
 800ba9c:	4618      	mov	r0, r3
 800ba9e:	370c      	adds	r7, #12
 800baa0:	46bd      	mov	sp, r7
 800baa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800baa6:	4770      	bx	lr
 800baa8:	20001288 	.word	0x20001288

0800baac <inv_icm20948_dmp_get_gyro_bias>:


int inv_icm20948_dmp_get_gyro_bias(short gyro_bias[3])
{
 800baac:	b580      	push	{r7, lr}
 800baae:	b082      	sub	sp, #8
 800bab0:	af00      	add	r7, sp, #0
 800bab2:	6078      	str	r0, [r7, #4]
    if(!gyro_bias) return -1;  
 800bab4:	687b      	ldr	r3, [r7, #4]
 800bab6:	2b00      	cmp	r3, #0
 800bab8:	d102      	bne.n	800bac0 <inv_icm20948_dmp_get_gyro_bias+0x14>
 800baba:	f04f 33ff 	mov.w	r3, #4294967295
 800babe:	e005      	b.n	800bacc <inv_icm20948_dmp_get_gyro_bias+0x20>
    memcpy(gyro_bias, fd.gyro_bias, 3*sizeof(short)); 
 800bac0:	2206      	movs	r2, #6
 800bac2:	4904      	ldr	r1, [pc, #16]	@ (800bad4 <inv_icm20948_dmp_get_gyro_bias+0x28>)
 800bac4:	6878      	ldr	r0, [r7, #4]
 800bac6:	f009 fd79 	bl	80155bc <memcpy>
    return MPU_SUCCESS;
 800baca:	2300      	movs	r3, #0
}
 800bacc:	4618      	mov	r0, r3
 800bace:	3708      	adds	r7, #8
 800bad0:	46bd      	mov	sp, r7
 800bad2:	bd80      	pop	{r7, pc}
 800bad4:	200012ce 	.word	0x200012ce

0800bad8 <inv_icm20948_dmp_get_calibrated_gyro>:


int inv_icm20948_dmp_get_calibrated_gyro(signed long calibratedData[3], signed long raw[3], signed long bias[3])
{
 800bad8:	b480      	push	{r7}
 800bada:	b085      	sub	sp, #20
 800badc:	af00      	add	r7, sp, #0
 800bade:	60f8      	str	r0, [r7, #12]
 800bae0:	60b9      	str	r1, [r7, #8]
 800bae2:	607a      	str	r2, [r7, #4]
    if(!calibratedData) return -1;  
 800bae4:	68fb      	ldr	r3, [r7, #12]
 800bae6:	2b00      	cmp	r3, #0
 800bae8:	d102      	bne.n	800baf0 <inv_icm20948_dmp_get_calibrated_gyro+0x18>
 800baea:	f04f 33ff 	mov.w	r3, #4294967295
 800baee:	e027      	b.n	800bb40 <inv_icm20948_dmp_get_calibrated_gyro+0x68>
    if(!raw) return -1;  
 800baf0:	68bb      	ldr	r3, [r7, #8]
 800baf2:	2b00      	cmp	r3, #0
 800baf4:	d102      	bne.n	800bafc <inv_icm20948_dmp_get_calibrated_gyro+0x24>
 800baf6:	f04f 33ff 	mov.w	r3, #4294967295
 800bafa:	e021      	b.n	800bb40 <inv_icm20948_dmp_get_calibrated_gyro+0x68>
    if(!bias) return -1;  
 800bafc:	687b      	ldr	r3, [r7, #4]
 800bafe:	2b00      	cmp	r3, #0
 800bb00:	d102      	bne.n	800bb08 <inv_icm20948_dmp_get_calibrated_gyro+0x30>
 800bb02:	f04f 33ff 	mov.w	r3, #4294967295
 800bb06:	e01b      	b.n	800bb40 <inv_icm20948_dmp_get_calibrated_gyro+0x68>
    
    calibratedData[0] = raw[0] - bias[0];
 800bb08:	68bb      	ldr	r3, [r7, #8]
 800bb0a:	681a      	ldr	r2, [r3, #0]
 800bb0c:	687b      	ldr	r3, [r7, #4]
 800bb0e:	681b      	ldr	r3, [r3, #0]
 800bb10:	1ad2      	subs	r2, r2, r3
 800bb12:	68fb      	ldr	r3, [r7, #12]
 800bb14:	601a      	str	r2, [r3, #0]
    calibratedData[1] = raw[1] - bias[1];
 800bb16:	68bb      	ldr	r3, [r7, #8]
 800bb18:	3304      	adds	r3, #4
 800bb1a:	6819      	ldr	r1, [r3, #0]
 800bb1c:	687b      	ldr	r3, [r7, #4]
 800bb1e:	3304      	adds	r3, #4
 800bb20:	681a      	ldr	r2, [r3, #0]
 800bb22:	68fb      	ldr	r3, [r7, #12]
 800bb24:	3304      	adds	r3, #4
 800bb26:	1a8a      	subs	r2, r1, r2
 800bb28:	601a      	str	r2, [r3, #0]
    calibratedData[2] = raw[2] - bias[2];
 800bb2a:	68bb      	ldr	r3, [r7, #8]
 800bb2c:	3308      	adds	r3, #8
 800bb2e:	6819      	ldr	r1, [r3, #0]
 800bb30:	687b      	ldr	r3, [r7, #4]
 800bb32:	3308      	adds	r3, #8
 800bb34:	681a      	ldr	r2, [r3, #0]
 800bb36:	68fb      	ldr	r3, [r7, #12]
 800bb38:	3308      	adds	r3, #8
 800bb3a:	1a8a      	subs	r2, r1, r2
 800bb3c:	601a      	str	r2, [r3, #0]
    
    return MPU_SUCCESS;
 800bb3e:	2300      	movs	r3, #0
}
 800bb40:	4618      	mov	r0, r3
 800bb42:	3714      	adds	r7, #20
 800bb44:	46bd      	mov	sp, r7
 800bb46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb4a:	4770      	bx	lr

0800bb4c <inv_icm20948_dmp_get_6quaternion>:

int inv_icm20948_dmp_get_6quaternion(long quat[3])
{
 800bb4c:	b580      	push	{r7, lr}
 800bb4e:	b082      	sub	sp, #8
 800bb50:	af00      	add	r7, sp, #0
 800bb52:	6078      	str	r0, [r7, #4]
    if(!quat) return -1;
 800bb54:	687b      	ldr	r3, [r7, #4]
 800bb56:	2b00      	cmp	r3, #0
 800bb58:	d102      	bne.n	800bb60 <inv_icm20948_dmp_get_6quaternion+0x14>
 800bb5a:	f04f 33ff 	mov.w	r3, #4294967295
 800bb5e:	e005      	b.n	800bb6c <inv_icm20948_dmp_get_6quaternion+0x20>
    memcpy( quat, fd.dmp_3e_6quat, sizeof(fd.dmp_3e_6quat));            
 800bb60:	220c      	movs	r2, #12
 800bb62:	4904      	ldr	r1, [pc, #16]	@ (800bb74 <inv_icm20948_dmp_get_6quaternion+0x28>)
 800bb64:	6878      	ldr	r0, [r7, #4]
 800bb66:	f009 fd29 	bl	80155bc <memcpy>
    return MPU_SUCCESS;
 800bb6a:	2300      	movs	r3, #0
}
 800bb6c:	4618      	mov	r0, r3
 800bb6e:	3708      	adds	r7, #8
 800bb70:	46bd      	mov	sp, r7
 800bb72:	bd80      	pop	{r7, pc}
 800bb74:	20001288 	.word	0x20001288

0800bb78 <inv_icm20948_dmp_get_9quaternion>:

int inv_icm20948_dmp_get_9quaternion(long quat[3])
{
 800bb78:	b580      	push	{r7, lr}
 800bb7a:	b082      	sub	sp, #8
 800bb7c:	af00      	add	r7, sp, #0
 800bb7e:	6078      	str	r0, [r7, #4]
    if(!quat) return -1;
 800bb80:	687b      	ldr	r3, [r7, #4]
 800bb82:	2b00      	cmp	r3, #0
 800bb84:	d102      	bne.n	800bb8c <inv_icm20948_dmp_get_9quaternion+0x14>
 800bb86:	f04f 33ff 	mov.w	r3, #4294967295
 800bb8a:	e005      	b.n	800bb98 <inv_icm20948_dmp_get_9quaternion+0x20>
    memcpy( quat, fd.dmp_3e_9quat, sizeof(fd.dmp_3e_9quat));            
 800bb8c:	220c      	movs	r2, #12
 800bb8e:	4904      	ldr	r1, [pc, #16]	@ (800bba0 <inv_icm20948_dmp_get_9quaternion+0x28>)
 800bb90:	6878      	ldr	r0, [r7, #4]
 800bb92:	f009 fd13 	bl	80155bc <memcpy>
    return MPU_SUCCESS;
 800bb96:	2300      	movs	r3, #0
}
 800bb98:	4618      	mov	r0, r3
 800bb9a:	3708      	adds	r7, #8
 800bb9c:	46bd      	mov	sp, r7
 800bb9e:	bd80      	pop	{r7, pc}
 800bba0:	20001294 	.word	0x20001294

0800bba4 <inv_icm20948_dmp_get_gmrvquaternion>:

int inv_icm20948_dmp_get_gmrvquaternion(long quat[3])
{
 800bba4:	b580      	push	{r7, lr}
 800bba6:	b082      	sub	sp, #8
 800bba8:	af00      	add	r7, sp, #0
 800bbaa:	6078      	str	r0, [r7, #4]
    if(!quat) return -1;
 800bbac:	687b      	ldr	r3, [r7, #4]
 800bbae:	2b00      	cmp	r3, #0
 800bbb0:	d102      	bne.n	800bbb8 <inv_icm20948_dmp_get_gmrvquaternion+0x14>
 800bbb2:	f04f 33ff 	mov.w	r3, #4294967295
 800bbb6:	e005      	b.n	800bbc4 <inv_icm20948_dmp_get_gmrvquaternion+0x20>
    memcpy( quat, fd.dmp_3e_geomagquat, sizeof(fd.dmp_3e_geomagquat));            
 800bbb8:	220c      	movs	r2, #12
 800bbba:	4904      	ldr	r1, [pc, #16]	@ (800bbcc <inv_icm20948_dmp_get_gmrvquaternion+0x28>)
 800bbbc:	6878      	ldr	r0, [r7, #4]
 800bbbe:	f009 fcfd 	bl	80155bc <memcpy>
    return MPU_SUCCESS;
 800bbc2:	2300      	movs	r3, #0
}
 800bbc4:	4618      	mov	r0, r3
 800bbc6:	3708      	adds	r7, #8
 800bbc8:	46bd      	mov	sp, r7
 800bbca:	bd80      	pop	{r7, pc}
 800bbcc:	200012a4 	.word	0x200012a4

0800bbd0 <inv_icm20948_dmp_get_raw_compass>:

int inv_icm20948_dmp_get_raw_compass(long raw_compass[3])
{
 800bbd0:	b580      	push	{r7, lr}
 800bbd2:	b082      	sub	sp, #8
 800bbd4:	af00      	add	r7, sp, #0
 800bbd6:	6078      	str	r0, [r7, #4]
    if(!raw_compass) return -1;
 800bbd8:	687b      	ldr	r3, [r7, #4]
 800bbda:	2b00      	cmp	r3, #0
 800bbdc:	d102      	bne.n	800bbe4 <inv_icm20948_dmp_get_raw_compass+0x14>
 800bbde:	f04f 33ff 	mov.w	r3, #4294967295
 800bbe2:	e005      	b.n	800bbf0 <inv_icm20948_dmp_get_raw_compass+0x20>
    memcpy( raw_compass, fd.compass, 3*sizeof(long)); 
 800bbe4:	220c      	movs	r2, #12
 800bbe6:	4904      	ldr	r1, [pc, #16]	@ (800bbf8 <inv_icm20948_dmp_get_raw_compass+0x28>)
 800bbe8:	6878      	ldr	r0, [r7, #4]
 800bbea:	f009 fce7 	bl	80155bc <memcpy>
    return MPU_SUCCESS;
 800bbee:	2300      	movs	r3, #0
}
 800bbf0:	4618      	mov	r0, r3
 800bbf2:	3708      	adds	r7, #8
 800bbf4:	46bd      	mov	sp, r7
 800bbf6:	bd80      	pop	{r7, pc}
 800bbf8:	200012e0 	.word	0x200012e0

0800bbfc <inv_icm20948_dmp_get_calibrated_compass>:

int inv_icm20948_dmp_get_calibrated_compass(long cal_compass[3])
{
 800bbfc:	b580      	push	{r7, lr}
 800bbfe:	b082      	sub	sp, #8
 800bc00:	af00      	add	r7, sp, #0
 800bc02:	6078      	str	r0, [r7, #4]
    if(!cal_compass) return -1;
 800bc04:	687b      	ldr	r3, [r7, #4]
 800bc06:	2b00      	cmp	r3, #0
 800bc08:	d102      	bne.n	800bc10 <inv_icm20948_dmp_get_calibrated_compass+0x14>
 800bc0a:	f04f 33ff 	mov.w	r3, #4294967295
 800bc0e:	e005      	b.n	800bc1c <inv_icm20948_dmp_get_calibrated_compass+0x20>
    memcpy( cal_compass, fd.cpass_calibr, 3*sizeof(long));  
 800bc10:	220c      	movs	r2, #12
 800bc12:	4904      	ldr	r1, [pc, #16]	@ (800bc24 <inv_icm20948_dmp_get_calibrated_compass+0x28>)
 800bc14:	6878      	ldr	r0, [r7, #4]
 800bc16:	f009 fcd1 	bl	80155bc <memcpy>
    return MPU_SUCCESS;
 800bc1a:	2300      	movs	r3, #0
}
 800bc1c:	4618      	mov	r0, r3
 800bc1e:	3708      	adds	r7, #8
 800bc20:	46bd      	mov	sp, r7
 800bc22:	bd80      	pop	{r7, pc}
 800bc24:	200012ec 	.word	0x200012ec

0800bc28 <inv_icm20948_dmp_get_bac_state>:

int inv_icm20948_dmp_get_bac_state(uint16_t *bac_state)
{
 800bc28:	b480      	push	{r7}
 800bc2a:	b083      	sub	sp, #12
 800bc2c:	af00      	add	r7, sp, #0
 800bc2e:	6078      	str	r0, [r7, #4]
	if(!bac_state) return -1;
 800bc30:	687b      	ldr	r3, [r7, #4]
 800bc32:	2b00      	cmp	r3, #0
 800bc34:	d102      	bne.n	800bc3c <inv_icm20948_dmp_get_bac_state+0x14>
 800bc36:	f04f 33ff 	mov.w	r3, #4294967295
 800bc3a:	e005      	b.n	800bc48 <inv_icm20948_dmp_get_bac_state+0x20>
	*bac_state = fd.bac_state;
 800bc3c:	4b05      	ldr	r3, [pc, #20]	@ (800bc54 <inv_icm20948_dmp_get_bac_state+0x2c>)
 800bc3e:	f8b3 2084 	ldrh.w	r2, [r3, #132]	@ 0x84
 800bc42:	687b      	ldr	r3, [r7, #4]
 800bc44:	801a      	strh	r2, [r3, #0]
	return 0;
 800bc46:	2300      	movs	r3, #0
}
 800bc48:	4618      	mov	r0, r3
 800bc4a:	370c      	adds	r7, #12
 800bc4c:	46bd      	mov	sp, r7
 800bc4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc52:	4770      	bx	lr
 800bc54:	20001288 	.word	0x20001288

0800bc58 <inv_icm20948_dmp_get_bac_ts>:

int inv_icm20948_dmp_get_bac_ts(long *bac_ts)
{
 800bc58:	b480      	push	{r7}
 800bc5a:	b083      	sub	sp, #12
 800bc5c:	af00      	add	r7, sp, #0
 800bc5e:	6078      	str	r0, [r7, #4]
	if(!bac_ts) return -1;
 800bc60:	687b      	ldr	r3, [r7, #4]
 800bc62:	2b00      	cmp	r3, #0
 800bc64:	d102      	bne.n	800bc6c <inv_icm20948_dmp_get_bac_ts+0x14>
 800bc66:	f04f 33ff 	mov.w	r3, #4294967295
 800bc6a:	e005      	b.n	800bc78 <inv_icm20948_dmp_get_bac_ts+0x20>
	*bac_ts = fd.bac_ts;
 800bc6c:	4b05      	ldr	r3, [pc, #20]	@ (800bc84 <inv_icm20948_dmp_get_bac_ts+0x2c>)
 800bc6e:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 800bc72:	687b      	ldr	r3, [r7, #4]
 800bc74:	601a      	str	r2, [r3, #0]
	return 0;
 800bc76:	2300      	movs	r3, #0
}
 800bc78:	4618      	mov	r0, r3
 800bc7a:	370c      	adds	r7, #12
 800bc7c:	46bd      	mov	sp, r7
 800bc7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc82:	4770      	bx	lr
 800bc84:	20001288 	.word	0x20001288

0800bc88 <inv_icm20948_dmp_get_flip_pickup_state>:

int inv_icm20948_dmp_get_flip_pickup_state(uint16_t *flip_pickup)
{
 800bc88:	b480      	push	{r7}
 800bc8a:	b083      	sub	sp, #12
 800bc8c:	af00      	add	r7, sp, #0
 800bc8e:	6078      	str	r0, [r7, #4]
	if(!flip_pickup) return -1;
 800bc90:	687b      	ldr	r3, [r7, #4]
 800bc92:	2b00      	cmp	r3, #0
 800bc94:	d102      	bne.n	800bc9c <inv_icm20948_dmp_get_flip_pickup_state+0x14>
 800bc96:	f04f 33ff 	mov.w	r3, #4294967295
 800bc9a:	e006      	b.n	800bcaa <inv_icm20948_dmp_get_flip_pickup_state+0x22>
	*flip_pickup = fd.flip_pickup;
 800bc9c:	4b06      	ldr	r3, [pc, #24]	@ (800bcb8 <inv_icm20948_dmp_get_flip_pickup_state+0x30>)
 800bc9e:	f9b3 3086 	ldrsh.w	r3, [r3, #134]	@ 0x86
 800bca2:	b29a      	uxth	r2, r3
 800bca4:	687b      	ldr	r3, [r7, #4]
 800bca6:	801a      	strh	r2, [r3, #0]
	return 0;
 800bca8:	2300      	movs	r3, #0
}
 800bcaa:	4618      	mov	r0, r3
 800bcac:	370c      	adds	r7, #12
 800bcae:	46bd      	mov	sp, r7
 800bcb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcb4:	4770      	bx	lr
 800bcb6:	bf00      	nop
 800bcb8:	20001288 	.word	0x20001288

0800bcbc <inv_icm20948_get_accel_accuracy>:

/** Returns accuracy of accel.
 * @return Accuracy of accel with 0 being not accurate, and 3 being most accurate.
*/
int inv_icm20948_get_accel_accuracy(void)
{
 800bcbc:	b480      	push	{r7}
 800bcbe:	af00      	add	r7, sp, #0
	return fd.accel_accuracy;
 800bcc0:	4b03      	ldr	r3, [pc, #12]	@ (800bcd0 <inv_icm20948_get_accel_accuracy+0x14>)
 800bcc2:	f9b3 307a 	ldrsh.w	r3, [r3, #122]	@ 0x7a
}
 800bcc6:	4618      	mov	r0, r3
 800bcc8:	46bd      	mov	sp, r7
 800bcca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcce:	4770      	bx	lr
 800bcd0:	20001288 	.word	0x20001288

0800bcd4 <inv_icm20948_get_gyro_accuracy>:

/** Returns accuracy of gyro.
 * @return Accuracy of gyro with 0 being not accurate, and 3 being most accurate.
*/
int inv_icm20948_get_gyro_accuracy(void)
{
 800bcd4:	b480      	push	{r7}
 800bcd6:	af00      	add	r7, sp, #0
	return fd.gyro_accuracy;
 800bcd8:	4b03      	ldr	r3, [pc, #12]	@ (800bce8 <inv_icm20948_get_gyro_accuracy+0x14>)
 800bcda:	f9b3 307c 	ldrsh.w	r3, [r3, #124]	@ 0x7c
}
 800bcde:	4618      	mov	r0, r3
 800bce0:	46bd      	mov	sp, r7
 800bce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bce6:	4770      	bx	lr
 800bce8:	20001288 	.word	0x20001288

0800bcec <inv_icm20948_get_mag_accuracy>:

/** Returns accuracy of compass.
 * @return Accuracy of compass with 0 being not accurate, and 3 being most accurate.
*/
int inv_icm20948_get_mag_accuracy(void)
{
 800bcec:	b480      	push	{r7}
 800bcee:	af00      	add	r7, sp, #0
	return fd.cpass_accuracy;
 800bcf0:	4b03      	ldr	r3, [pc, #12]	@ (800bd00 <inv_icm20948_get_mag_accuracy+0x14>)
 800bcf2:	f9b3 307e 	ldrsh.w	r3, [r3, #126]	@ 0x7e
}
 800bcf6:	4618      	mov	r0, r3
 800bcf8:	46bd      	mov	sp, r7
 800bcfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcfe:	4770      	bx	lr
 800bd00:	20001288 	.word	0x20001288

0800bd04 <inv_icm20948_get_gmrv_accuracy>:

/** Returns accuracy of geomagnetic rotation vector.
 * @return Accuracy of GMRV in Q29.
*/
int inv_icm20948_get_gmrv_accuracy(void)
{
 800bd04:	b480      	push	{r7}
 800bd06:	af00      	add	r7, sp, #0
	return fd.dmp_geomag_accuracyQ29;
 800bd08:	4b03      	ldr	r3, [pc, #12]	@ (800bd18 <inv_icm20948_get_gmrv_accuracy+0x14>)
 800bd0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
}
 800bd0c:	4618      	mov	r0, r3
 800bd0e:	46bd      	mov	sp, r7
 800bd10:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd14:	4770      	bx	lr
 800bd16:	bf00      	nop
 800bd18:	20001288 	.word	0x20001288

0800bd1c <inv_icm20948_get_rv_accuracy>:

/** Returns accuracy of rotation vector.
 * @return Accuracy of RV in Q29.
*/
int inv_icm20948_get_rv_accuracy(void)
{
 800bd1c:	b480      	push	{r7}
 800bd1e:	af00      	add	r7, sp, #0
	return fd.dmp_rv_accuracyQ29;
 800bd20:	4b03      	ldr	r3, [pc, #12]	@ (800bd30 <inv_icm20948_get_rv_accuracy+0x14>)
 800bd22:	699b      	ldr	r3, [r3, #24]
}
 800bd24:	4618      	mov	r0, r3
 800bd26:	46bd      	mov	sp, r7
 800bd28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd2c:	4770      	bx	lr
 800bd2e:	bf00      	nop
 800bd30:	20001288 	.word	0x20001288

0800bd34 <inv_save_setting>:
	28538, 28823, 29112, 29403, 29697, 29994, 30294, 30597,
	30903, 31212, 31524, 31839, 32157, 32479, 32804
};

static int inv_save_setting(struct inv_icm20948 * s, struct recover_regs * saved_regs)
{
 800bd34:	b580      	push	{r7, lr}
 800bd36:	b084      	sub	sp, #16
 800bd38:	af00      	add	r7, sp, #0
 800bd3a:	6078      	str	r0, [r7, #4]
 800bd3c:	6039      	str	r1, [r7, #0]
	int result = 0;
 800bd3e:	2300      	movs	r3, #0
 800bd40:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_read_mems_reg(s, REG_FIFO_CFG, 1, &saved_regs->fifo_cfg);
 800bd42:	683b      	ldr	r3, [r7, #0]
 800bd44:	2201      	movs	r2, #1
 800bd46:	2176      	movs	r1, #118	@ 0x76
 800bd48:	6878      	ldr	r0, [r7, #4]
 800bd4a:	f003 f8e1 	bl	800ef10 <inv_icm20948_read_mems_reg>
 800bd4e:	4602      	mov	r2, r0
 800bd50:	68fb      	ldr	r3, [r7, #12]
 800bd52:	4313      	orrs	r3, r2
 800bd54:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_read_mems_reg(s, REG_USER_CTRL, 1, &saved_regs->user_ctrl);
 800bd56:	683b      	ldr	r3, [r7, #0]
 800bd58:	3301      	adds	r3, #1
 800bd5a:	2201      	movs	r2, #1
 800bd5c:	2103      	movs	r1, #3
 800bd5e:	6878      	ldr	r0, [r7, #4]
 800bd60:	f003 f8d6 	bl	800ef10 <inv_icm20948_read_mems_reg>
 800bd64:	4602      	mov	r2, r0
 800bd66:	68fb      	ldr	r3, [r7, #12]
 800bd68:	4313      	orrs	r3, r2
 800bd6a:	60fb      	str	r3, [r7, #12]

	result = inv_icm20948_read_mems_reg(s, REG_LP_CONFIG, 1, &saved_regs->lp_config);
 800bd6c:	683b      	ldr	r3, [r7, #0]
 800bd6e:	3302      	adds	r3, #2
 800bd70:	2201      	movs	r2, #1
 800bd72:	2105      	movs	r1, #5
 800bd74:	6878      	ldr	r0, [r7, #4]
 800bd76:	f003 f8cb 	bl	800ef10 <inv_icm20948_read_mems_reg>
 800bd7a:	60f8      	str	r0, [r7, #12]

	result |= inv_icm20948_read_mems_reg(s, REG_INT_ENABLE, 1, &saved_regs->int_enable);
 800bd7c:	683b      	ldr	r3, [r7, #0]
 800bd7e:	3303      	adds	r3, #3
 800bd80:	2201      	movs	r2, #1
 800bd82:	2110      	movs	r1, #16
 800bd84:	6878      	ldr	r0, [r7, #4]
 800bd86:	f003 f8c3 	bl	800ef10 <inv_icm20948_read_mems_reg>
 800bd8a:	4602      	mov	r2, r0
 800bd8c:	68fb      	ldr	r3, [r7, #12]
 800bd8e:	4313      	orrs	r3, r2
 800bd90:	60fb      	str	r3, [r7, #12]
	
	result |= inv_icm20948_read_mems_reg(s, REG_INT_ENABLE_1, 1, &saved_regs->int_enable_1);
 800bd92:	683b      	ldr	r3, [r7, #0]
 800bd94:	3304      	adds	r3, #4
 800bd96:	2201      	movs	r2, #1
 800bd98:	2111      	movs	r1, #17
 800bd9a:	6878      	ldr	r0, [r7, #4]
 800bd9c:	f003 f8b8 	bl	800ef10 <inv_icm20948_read_mems_reg>
 800bda0:	4602      	mov	r2, r0
 800bda2:	68fb      	ldr	r3, [r7, #12]
 800bda4:	4313      	orrs	r3, r2
 800bda6:	60fb      	str	r3, [r7, #12]

    result |= inv_icm20948_read_mems_reg(s, REG_INT_ENABLE_2, 1, &saved_regs->int_enable_2);
 800bda8:	683b      	ldr	r3, [r7, #0]
 800bdaa:	3305      	adds	r3, #5
 800bdac:	2201      	movs	r2, #1
 800bdae:	2112      	movs	r1, #18
 800bdb0:	6878      	ldr	r0, [r7, #4]
 800bdb2:	f003 f8ad 	bl	800ef10 <inv_icm20948_read_mems_reg>
 800bdb6:	4602      	mov	r2, r0
 800bdb8:	68fb      	ldr	r3, [r7, #12]
 800bdba:	4313      	orrs	r3, r2
 800bdbc:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_read_mems_reg(s, REG_FIFO_EN, 1, &saved_regs->fifo_en);
 800bdbe:	683b      	ldr	r3, [r7, #0]
 800bdc0:	3306      	adds	r3, #6
 800bdc2:	2201      	movs	r2, #1
 800bdc4:	2166      	movs	r1, #102	@ 0x66
 800bdc6:	6878      	ldr	r0, [r7, #4]
 800bdc8:	f003 f8a2 	bl	800ef10 <inv_icm20948_read_mems_reg>
 800bdcc:	4602      	mov	r2, r0
 800bdce:	68fb      	ldr	r3, [r7, #12]
 800bdd0:	4313      	orrs	r3, r2
 800bdd2:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_read_mems_reg(s, REG_FIFO_EN_2, 1, &saved_regs->fifo_en_2);
 800bdd4:	683b      	ldr	r3, [r7, #0]
 800bdd6:	3307      	adds	r3, #7
 800bdd8:	2201      	movs	r2, #1
 800bdda:	2167      	movs	r1, #103	@ 0x67
 800bddc:	6878      	ldr	r0, [r7, #4]
 800bdde:	f003 f897 	bl	800ef10 <inv_icm20948_read_mems_reg>
 800bde2:	4602      	mov	r2, r0
 800bde4:	68fb      	ldr	r3, [r7, #12]
 800bde6:	4313      	orrs	r3, r2
 800bde8:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_read_mems_reg(s, REG_FIFO_RST, 1, &saved_regs->fifo_rst);
 800bdea:	683b      	ldr	r3, [r7, #0]
 800bdec:	3308      	adds	r3, #8
 800bdee:	2201      	movs	r2, #1
 800bdf0:	2168      	movs	r1, #104	@ 0x68
 800bdf2:	6878      	ldr	r0, [r7, #4]
 800bdf4:	f003 f88c 	bl	800ef10 <inv_icm20948_read_mems_reg>
 800bdf8:	4602      	mov	r2, r0
 800bdfa:	68fb      	ldr	r3, [r7, #12]
 800bdfc:	4313      	orrs	r3, r2
 800bdfe:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_read_mems_reg(s, REG_GYRO_SMPLRT_DIV, 1, &saved_regs->gyro_smplrt_div);
 800be00:	683b      	ldr	r3, [r7, #0]
 800be02:	3309      	adds	r3, #9
 800be04:	2201      	movs	r2, #1
 800be06:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800be0a:	6878      	ldr	r0, [r7, #4]
 800be0c:	f003 f880 	bl	800ef10 <inv_icm20948_read_mems_reg>
 800be10:	4602      	mov	r2, r0
 800be12:	68fb      	ldr	r3, [r7, #12]
 800be14:	4313      	orrs	r3, r2
 800be16:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_read_mems_reg(s, REG_GYRO_CONFIG_1, 1, &saved_regs->gyro_config_1);
 800be18:	683b      	ldr	r3, [r7, #0]
 800be1a:	330a      	adds	r3, #10
 800be1c:	2201      	movs	r2, #1
 800be1e:	f240 1101 	movw	r1, #257	@ 0x101
 800be22:	6878      	ldr	r0, [r7, #4]
 800be24:	f003 f874 	bl	800ef10 <inv_icm20948_read_mems_reg>
 800be28:	4602      	mov	r2, r0
 800be2a:	68fb      	ldr	r3, [r7, #12]
 800be2c:	4313      	orrs	r3, r2
 800be2e:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_read_mems_reg(s, REG_GYRO_CONFIG_2, 1, &saved_regs->gyro_config_2);
 800be30:	683b      	ldr	r3, [r7, #0]
 800be32:	330b      	adds	r3, #11
 800be34:	2201      	movs	r2, #1
 800be36:	f44f 7181 	mov.w	r1, #258	@ 0x102
 800be3a:	6878      	ldr	r0, [r7, #4]
 800be3c:	f003 f868 	bl	800ef10 <inv_icm20948_read_mems_reg>
 800be40:	4602      	mov	r2, r0
 800be42:	68fb      	ldr	r3, [r7, #12]
 800be44:	4313      	orrs	r3, r2
 800be46:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_read_mems_reg(s, REG_ACCEL_SMPLRT_DIV_1, 1, &saved_regs->accel_smplrt_div_1);
 800be48:	683b      	ldr	r3, [r7, #0]
 800be4a:	330c      	adds	r3, #12
 800be4c:	2201      	movs	r2, #1
 800be4e:	f44f 7188 	mov.w	r1, #272	@ 0x110
 800be52:	6878      	ldr	r0, [r7, #4]
 800be54:	f003 f85c 	bl	800ef10 <inv_icm20948_read_mems_reg>
 800be58:	4602      	mov	r2, r0
 800be5a:	68fb      	ldr	r3, [r7, #12]
 800be5c:	4313      	orrs	r3, r2
 800be5e:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_read_mems_reg(s, REG_ACCEL_SMPLRT_DIV_2, 1, &saved_regs->accel_smplrt_div_2);
 800be60:	683b      	ldr	r3, [r7, #0]
 800be62:	330d      	adds	r3, #13
 800be64:	2201      	movs	r2, #1
 800be66:	f240 1111 	movw	r1, #273	@ 0x111
 800be6a:	6878      	ldr	r0, [r7, #4]
 800be6c:	f003 f850 	bl	800ef10 <inv_icm20948_read_mems_reg>
 800be70:	4602      	mov	r2, r0
 800be72:	68fb      	ldr	r3, [r7, #12]
 800be74:	4313      	orrs	r3, r2
 800be76:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_read_mems_reg(s, REG_ACCEL_CONFIG, 1, &saved_regs->accel_config);
 800be78:	683b      	ldr	r3, [r7, #0]
 800be7a:	330e      	adds	r3, #14
 800be7c:	2201      	movs	r2, #1
 800be7e:	f44f 718a 	mov.w	r1, #276	@ 0x114
 800be82:	6878      	ldr	r0, [r7, #4]
 800be84:	f003 f844 	bl	800ef10 <inv_icm20948_read_mems_reg>
 800be88:	4602      	mov	r2, r0
 800be8a:	68fb      	ldr	r3, [r7, #12]
 800be8c:	4313      	orrs	r3, r2
 800be8e:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_read_mems_reg(s, REG_ACCEL_CONFIG_2, 1, &saved_regs->accel_config_2);
 800be90:	683b      	ldr	r3, [r7, #0]
 800be92:	330f      	adds	r3, #15
 800be94:	2201      	movs	r2, #1
 800be96:	f240 1115 	movw	r1, #277	@ 0x115
 800be9a:	6878      	ldr	r0, [r7, #4]
 800be9c:	f003 f838 	bl	800ef10 <inv_icm20948_read_mems_reg>
 800bea0:	4602      	mov	r2, r0
 800bea2:	68fb      	ldr	r3, [r7, #12]
 800bea4:	4313      	orrs	r3, r2
 800bea6:	60fb      	str	r3, [r7, #12]

	return result;
 800bea8:	68fb      	ldr	r3, [r7, #12]
}
 800beaa:	4618      	mov	r0, r3
 800beac:	3710      	adds	r7, #16
 800beae:	46bd      	mov	sp, r7
 800beb0:	bd80      	pop	{r7, pc}

0800beb2 <inv_recover_setting>:

static int inv_recover_setting(struct inv_icm20948 * s, const struct recover_regs * saved_regs)
{
 800beb2:	b580      	push	{r7, lr}
 800beb4:	b084      	sub	sp, #16
 800beb6:	af00      	add	r7, sp, #0
 800beb8:	6078      	str	r0, [r7, #4]
 800beba:	6039      	str	r1, [r7, #0]
	int result = 0;
 800bebc:	2300      	movs	r3, #0
 800bebe:	60fb      	str	r3, [r7, #12]

	// Stop sensors
    result |= inv_icm20948_write_single_mems_reg(s, REG_PWR_MGMT_2, 
 800bec0:	227f      	movs	r2, #127	@ 0x7f
 800bec2:	2107      	movs	r1, #7
 800bec4:	6878      	ldr	r0, [r7, #4]
 800bec6:	f002 ffc7 	bl	800ee58 <inv_icm20948_write_single_mems_reg>
 800beca:	4602      	mov	r2, r0
 800becc:	68fb      	ldr	r3, [r7, #12]
 800bece:	4313      	orrs	r3, r2
 800bed0:	60fb      	str	r3, [r7, #12]
                                     BIT_PWR_PRESSURE_STBY | BIT_PWR_ACCEL_STBY | BIT_PWR_GYRO_STBY);

	// Restore sensor configurations
	result |= inv_icm20948_write_single_mems_reg(s, REG_GYRO_SMPLRT_DIV, saved_regs->gyro_smplrt_div);
 800bed2:	683b      	ldr	r3, [r7, #0]
 800bed4:	7a5b      	ldrb	r3, [r3, #9]
 800bed6:	461a      	mov	r2, r3
 800bed8:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800bedc:	6878      	ldr	r0, [r7, #4]
 800bede:	f002 ffbb 	bl	800ee58 <inv_icm20948_write_single_mems_reg>
 800bee2:	4602      	mov	r2, r0
 800bee4:	68fb      	ldr	r3, [r7, #12]
 800bee6:	4313      	orrs	r3, r2
 800bee8:	60fb      	str	r3, [r7, #12]
	
	result |= inv_icm20948_write_single_mems_reg(s, REG_GYRO_CONFIG_1, saved_regs->gyro_config_1);
 800beea:	683b      	ldr	r3, [r7, #0]
 800beec:	7a9b      	ldrb	r3, [r3, #10]
 800beee:	461a      	mov	r2, r3
 800bef0:	f240 1101 	movw	r1, #257	@ 0x101
 800bef4:	6878      	ldr	r0, [r7, #4]
 800bef6:	f002 ffaf 	bl	800ee58 <inv_icm20948_write_single_mems_reg>
 800befa:	4602      	mov	r2, r0
 800befc:	68fb      	ldr	r3, [r7, #12]
 800befe:	4313      	orrs	r3, r2
 800bf00:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_write_single_mems_reg(s, REG_GYRO_CONFIG_2, saved_regs->gyro_config_2);
 800bf02:	683b      	ldr	r3, [r7, #0]
 800bf04:	7adb      	ldrb	r3, [r3, #11]
 800bf06:	461a      	mov	r2, r3
 800bf08:	f44f 7181 	mov.w	r1, #258	@ 0x102
 800bf0c:	6878      	ldr	r0, [r7, #4]
 800bf0e:	f002 ffa3 	bl	800ee58 <inv_icm20948_write_single_mems_reg>
 800bf12:	4602      	mov	r2, r0
 800bf14:	68fb      	ldr	r3, [r7, #12]
 800bf16:	4313      	orrs	r3, r2
 800bf18:	60fb      	str	r3, [r7, #12]
	
	result |= inv_icm20948_write_single_mems_reg(s, REG_ACCEL_SMPLRT_DIV_1, saved_regs->accel_smplrt_div_1);
 800bf1a:	683b      	ldr	r3, [r7, #0]
 800bf1c:	7b1b      	ldrb	r3, [r3, #12]
 800bf1e:	461a      	mov	r2, r3
 800bf20:	f44f 7188 	mov.w	r1, #272	@ 0x110
 800bf24:	6878      	ldr	r0, [r7, #4]
 800bf26:	f002 ff97 	bl	800ee58 <inv_icm20948_write_single_mems_reg>
 800bf2a:	4602      	mov	r2, r0
 800bf2c:	68fb      	ldr	r3, [r7, #12]
 800bf2e:	4313      	orrs	r3, r2
 800bf30:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_write_single_mems_reg(s, REG_ACCEL_SMPLRT_DIV_2, saved_regs->accel_smplrt_div_2);
 800bf32:	683b      	ldr	r3, [r7, #0]
 800bf34:	7b5b      	ldrb	r3, [r3, #13]
 800bf36:	461a      	mov	r2, r3
 800bf38:	f240 1111 	movw	r1, #273	@ 0x111
 800bf3c:	6878      	ldr	r0, [r7, #4]
 800bf3e:	f002 ff8b 	bl	800ee58 <inv_icm20948_write_single_mems_reg>
 800bf42:	4602      	mov	r2, r0
 800bf44:	68fb      	ldr	r3, [r7, #12]
 800bf46:	4313      	orrs	r3, r2
 800bf48:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_write_single_mems_reg(s, REG_ACCEL_CONFIG, saved_regs->accel_config);
 800bf4a:	683b      	ldr	r3, [r7, #0]
 800bf4c:	7b9b      	ldrb	r3, [r3, #14]
 800bf4e:	461a      	mov	r2, r3
 800bf50:	f44f 718a 	mov.w	r1, #276	@ 0x114
 800bf54:	6878      	ldr	r0, [r7, #4]
 800bf56:	f002 ff7f 	bl	800ee58 <inv_icm20948_write_single_mems_reg>
 800bf5a:	4602      	mov	r2, r0
 800bf5c:	68fb      	ldr	r3, [r7, #12]
 800bf5e:	4313      	orrs	r3, r2
 800bf60:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_write_single_mems_reg(s, REG_ACCEL_CONFIG_2, saved_regs->accel_config_2);
 800bf62:	683b      	ldr	r3, [r7, #0]
 800bf64:	7bdb      	ldrb	r3, [r3, #15]
 800bf66:	461a      	mov	r2, r3
 800bf68:	f240 1115 	movw	r1, #277	@ 0x115
 800bf6c:	6878      	ldr	r0, [r7, #4]
 800bf6e:	f002 ff73 	bl	800ee58 <inv_icm20948_write_single_mems_reg>
 800bf72:	4602      	mov	r2, r0
 800bf74:	68fb      	ldr	r3, [r7, #12]
 800bf76:	4313      	orrs	r3, r2
 800bf78:	60fb      	str	r3, [r7, #12]

	// Restore FIFO configurations
	result |= inv_icm20948_write_single_mems_reg(s, REG_FIFO_CFG, saved_regs->fifo_cfg);
 800bf7a:	683b      	ldr	r3, [r7, #0]
 800bf7c:	781b      	ldrb	r3, [r3, #0]
 800bf7e:	461a      	mov	r2, r3
 800bf80:	2176      	movs	r1, #118	@ 0x76
 800bf82:	6878      	ldr	r0, [r7, #4]
 800bf84:	f002 ff68 	bl	800ee58 <inv_icm20948_write_single_mems_reg>
 800bf88:	4602      	mov	r2, r0
 800bf8a:	68fb      	ldr	r3, [r7, #12]
 800bf8c:	4313      	orrs	r3, r2
 800bf8e:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_write_single_mems_reg(s, REG_LP_CONFIG, saved_regs->lp_config);
 800bf90:	683b      	ldr	r3, [r7, #0]
 800bf92:	789b      	ldrb	r3, [r3, #2]
 800bf94:	461a      	mov	r2, r3
 800bf96:	2105      	movs	r1, #5
 800bf98:	6878      	ldr	r0, [r7, #4]
 800bf9a:	f002 ff5d 	bl	800ee58 <inv_icm20948_write_single_mems_reg>
 800bf9e:	4602      	mov	r2, r0
 800bfa0:	68fb      	ldr	r3, [r7, #12]
 800bfa2:	4313      	orrs	r3, r2
 800bfa4:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_write_single_mems_reg(s, REG_INT_ENABLE, saved_regs->int_enable);
 800bfa6:	683b      	ldr	r3, [r7, #0]
 800bfa8:	78db      	ldrb	r3, [r3, #3]
 800bfaa:	461a      	mov	r2, r3
 800bfac:	2110      	movs	r1, #16
 800bfae:	6878      	ldr	r0, [r7, #4]
 800bfb0:	f002 ff52 	bl	800ee58 <inv_icm20948_write_single_mems_reg>
 800bfb4:	4602      	mov	r2, r0
 800bfb6:	68fb      	ldr	r3, [r7, #12]
 800bfb8:	4313      	orrs	r3, r2
 800bfba:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_write_single_mems_reg(s, REG_INT_ENABLE_1, saved_regs->int_enable_1);
 800bfbc:	683b      	ldr	r3, [r7, #0]
 800bfbe:	791b      	ldrb	r3, [r3, #4]
 800bfc0:	461a      	mov	r2, r3
 800bfc2:	2111      	movs	r1, #17
 800bfc4:	6878      	ldr	r0, [r7, #4]
 800bfc6:	f002 ff47 	bl	800ee58 <inv_icm20948_write_single_mems_reg>
 800bfca:	4602      	mov	r2, r0
 800bfcc:	68fb      	ldr	r3, [r7, #12]
 800bfce:	4313      	orrs	r3, r2
 800bfd0:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_write_single_mems_reg(s, REG_FIFO_EN, saved_regs->fifo_en);
 800bfd2:	683b      	ldr	r3, [r7, #0]
 800bfd4:	799b      	ldrb	r3, [r3, #6]
 800bfd6:	461a      	mov	r2, r3
 800bfd8:	2166      	movs	r1, #102	@ 0x66
 800bfda:	6878      	ldr	r0, [r7, #4]
 800bfdc:	f002 ff3c 	bl	800ee58 <inv_icm20948_write_single_mems_reg>
 800bfe0:	4602      	mov	r2, r0
 800bfe2:	68fb      	ldr	r3, [r7, #12]
 800bfe4:	4313      	orrs	r3, r2
 800bfe6:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_write_single_mems_reg(s, REG_FIFO_EN_2, saved_regs->fifo_en_2);
 800bfe8:	683b      	ldr	r3, [r7, #0]
 800bfea:	79db      	ldrb	r3, [r3, #7]
 800bfec:	461a      	mov	r2, r3
 800bfee:	2167      	movs	r1, #103	@ 0x67
 800bff0:	6878      	ldr	r0, [r7, #4]
 800bff2:	f002 ff31 	bl	800ee58 <inv_icm20948_write_single_mems_reg>
 800bff6:	4602      	mov	r2, r0
 800bff8:	68fb      	ldr	r3, [r7, #12]
 800bffa:	4313      	orrs	r3, r2
 800bffc:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_write_single_mems_reg(s, REG_FIFO_RST, MAX_5_BIT_VALUE);
 800bffe:	221f      	movs	r2, #31
 800c000:	2168      	movs	r1, #104	@ 0x68
 800c002:	6878      	ldr	r0, [r7, #4]
 800c004:	f002 ff28 	bl	800ee58 <inv_icm20948_write_single_mems_reg>
 800c008:	4602      	mov	r2, r0
 800c00a:	68fb      	ldr	r3, [r7, #12]
 800c00c:	4313      	orrs	r3, r2
 800c00e:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_write_single_mems_reg(s, REG_FIFO_RST, saved_regs->fifo_rst);
 800c010:	683b      	ldr	r3, [r7, #0]
 800c012:	7a1b      	ldrb	r3, [r3, #8]
 800c014:	461a      	mov	r2, r3
 800c016:	2168      	movs	r1, #104	@ 0x68
 800c018:	6878      	ldr	r0, [r7, #4]
 800c01a:	f002 ff1d 	bl	800ee58 <inv_icm20948_write_single_mems_reg>
 800c01e:	4602      	mov	r2, r0
 800c020:	68fb      	ldr	r3, [r7, #12]
 800c022:	4313      	orrs	r3, r2
 800c024:	60fb      	str	r3, [r7, #12]

	// Reset DMP
	result |= inv_icm20948_write_single_mems_reg(s, REG_USER_CTRL, 
                                     (saved_regs->user_ctrl & (~BIT_FIFO_EN)) | BIT_DMP_RST);
 800c026:	683b      	ldr	r3, [r7, #0]
 800c028:	785b      	ldrb	r3, [r3, #1]
 800c02a:	b25b      	sxtb	r3, r3
 800c02c:	f023 0348 	bic.w	r3, r3, #72	@ 0x48
 800c030:	b25b      	sxtb	r3, r3
 800c032:	f043 0308 	orr.w	r3, r3, #8
 800c036:	b25b      	sxtb	r3, r3
	result |= inv_icm20948_write_single_mems_reg(s, REG_USER_CTRL, 
 800c038:	b2db      	uxtb	r3, r3
 800c03a:	461a      	mov	r2, r3
 800c03c:	2103      	movs	r1, #3
 800c03e:	6878      	ldr	r0, [r7, #4]
 800c040:	f002 ff0a 	bl	800ee58 <inv_icm20948_write_single_mems_reg>
 800c044:	4602      	mov	r2, r0
 800c046:	68fb      	ldr	r3, [r7, #12]
 800c048:	4313      	orrs	r3, r2
 800c04a:	60fb      	str	r3, [r7, #12]
	inv_icm20948_sleep_us(DMP_RESET_TIME*1000);
 800c04c:	f644 6020 	movw	r0, #20000	@ 0x4e20
 800c050:	f7f6 fe0e 	bl	8002c70 <inv_icm20948_sleep_us>
    
    result |=inv_icm20948_set_dmp_address(s);
 800c054:	6878      	ldr	r0, [r7, #4]
 800c056:	f7fb fde3 	bl	8007c20 <inv_icm20948_set_dmp_address>
 800c05a:	4602      	mov	r2, r0
 800c05c:	68fb      	ldr	r3, [r7, #12]
 800c05e:	4313      	orrs	r3, r2
 800c060:	60fb      	str	r3, [r7, #12]
    result |=inv_icm20948_set_secondary(s);
 800c062:	6878      	ldr	r0, [r7, #4]
 800c064:	f7fb fdfe 	bl	8007c64 <inv_icm20948_set_secondary>
 800c068:	4602      	mov	r2, r0
 800c06a:	68fb      	ldr	r3, [r7, #12]
 800c06c:	4313      	orrs	r3, r2
 800c06e:	60fb      	str	r3, [r7, #12]
    result |=inv_icm20948_setup_compass_akm(s);
 800c070:	6878      	ldr	r0, [r7, #4]
 800c072:	f7f8 fe91 	bl	8004d98 <inv_icm20948_setup_compass_akm>
 800c076:	4602      	mov	r2, r0
 800c078:	68fb      	ldr	r3, [r7, #12]
 800c07a:	4313      	orrs	r3, r2
 800c07c:	60fb      	str	r3, [r7, #12]
    result |= inv_icm20948_sleep_mems(s);
 800c07e:	6878      	ldr	r0, [r7, #4]
 800c080:	f7fb fdb2 	bl	8007be8 <inv_icm20948_sleep_mems>
 800c084:	4602      	mov	r2, r0
 800c086:	68fb      	ldr	r3, [r7, #12]
 800c088:	4313      	orrs	r3, r2
 800c08a:	60fb      	str	r3, [r7, #12]
	return result;
 800c08c:	68fb      	ldr	r3, [r7, #12]
}
 800c08e:	4618      	mov	r0, r3
 800c090:	3710      	adds	r7, #16
 800c092:	46bd      	mov	sp, r7
 800c094:	bd80      	pop	{r7, pc}
	...

0800c098 <inv_check_accelgyro_self_test>:
*  @param[in] meanNormalTestValues average value of normal test.
*  @param[in] meanSelfTestValues   average value of self test
*  @return zero as success. A non-zero return value indicates failure in self test.
*/
static int inv_check_accelgyro_self_test(enum INV_SENSORS sensorType, uint8_t * selfTestValuesReadFromReg, int *meanNormalTestValues, int *meanSelfTestValues) 
{
 800c098:	b480      	push	{r7}
 800c09a:	b08f      	sub	sp, #60	@ 0x3c
 800c09c:	af00      	add	r7, sp, #0
 800c09e:	60b9      	str	r1, [r7, #8]
 800c0a0:	607a      	str	r2, [r7, #4]
 800c0a2:	603b      	str	r3, [r7, #0]
 800c0a4:	4603      	mov	r3, r0
 800c0a6:	73fb      	strb	r3, [r7, #15]
    int ret_val;
    int lIsStOtpReadZero = 0;
 800c0a8:	2300      	movs	r3, #0
 800c0aa:	633b      	str	r3, [r7, #48]	@ 0x30
    int l_st_otp_read[3], lDiffNormalStValues[3], i;
    
    ret_val = 0;
 800c0ac:	2300      	movs	r3, #0
 800c0ae:	637b      	str	r3, [r7, #52]	@ 0x34
    // Calculate factory Self-Test value (ST_OTP) based on the following equation:
    // The factory Self-Test value (ST_OTP) is calculated from the ST_Code (the SELF_TEST values read)
    // using the following equation, where FS is the full scale value code:
    // st_otp = 2620/2^FS * 1.01^(st_value - 1)
    // the result of the equation is in sSelfTestEquation array
    for (i = 0; i < 3; i++) {
 800c0b0:	2300      	movs	r3, #0
 800c0b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c0b4:	e021      	b.n	800c0fa <inv_check_accelgyro_self_test+0x62>
        if (selfTestValuesReadFromReg[i] != 0) {
 800c0b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c0b8:	68ba      	ldr	r2, [r7, #8]
 800c0ba:	4413      	add	r3, r2
 800c0bc:	781b      	ldrb	r3, [r3, #0]
 800c0be:	2b00      	cmp	r3, #0
 800c0c0:	d00f      	beq.n	800c0e2 <inv_check_accelgyro_self_test+0x4a>
            l_st_otp_read[i] = sSelfTestEquation[selfTestValuesReadFromReg[i] - 1];
 800c0c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c0c4:	68ba      	ldr	r2, [r7, #8]
 800c0c6:	4413      	add	r3, r2
 800c0c8:	781b      	ldrb	r3, [r3, #0]
 800c0ca:	3b01      	subs	r3, #1
 800c0cc:	4a36      	ldr	r2, [pc, #216]	@ (800c1a8 <inv_check_accelgyro_self_test+0x110>)
 800c0ce:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c0d2:	461a      	mov	r2, r3
 800c0d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c0d6:	009b      	lsls	r3, r3, #2
 800c0d8:	3338      	adds	r3, #56	@ 0x38
 800c0da:	443b      	add	r3, r7
 800c0dc:	f843 2c18 	str.w	r2, [r3, #-24]
 800c0e0:	e008      	b.n	800c0f4 <inv_check_accelgyro_self_test+0x5c>
        } else {
            l_st_otp_read[i] = 0;
 800c0e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c0e4:	009b      	lsls	r3, r3, #2
 800c0e6:	3338      	adds	r3, #56	@ 0x38
 800c0e8:	443b      	add	r3, r7
 800c0ea:	2200      	movs	r2, #0
 800c0ec:	f843 2c18 	str.w	r2, [r3, #-24]
            lIsStOtpReadZero = 1;
 800c0f0:	2301      	movs	r3, #1
 800c0f2:	633b      	str	r3, [r7, #48]	@ 0x30
    for (i = 0; i < 3; i++) {
 800c0f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c0f6:	3301      	adds	r3, #1
 800c0f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c0fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c0fc:	2b02      	cmp	r3, #2
 800c0fe:	ddda      	ble.n	800c0b6 <inv_check_accelgyro_self_test+0x1e>
    // - GYST = GY_ST_OS - GY_OS
    // - GZST = GZ_ST_OS - GZ_OS
    // - AXST = AX_ST_OS - AX_OS
    // - AYST = AY_ST_OS - AY_OS
    // - AZST = AZ_ST_OS - AZ_OS
    for (i = 0; i < 3; i++) {
 800c100:	2300      	movs	r3, #0
 800c102:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c104:	e045      	b.n	800c192 <inv_check_accelgyro_self_test+0xfa>
        lDiffNormalStValues[i] = meanSelfTestValues[i] - meanNormalTestValues[i];
 800c106:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c108:	009b      	lsls	r3, r3, #2
 800c10a:	683a      	ldr	r2, [r7, #0]
 800c10c:	4413      	add	r3, r2
 800c10e:	681a      	ldr	r2, [r3, #0]
 800c110:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c112:	009b      	lsls	r3, r3, #2
 800c114:	6879      	ldr	r1, [r7, #4]
 800c116:	440b      	add	r3, r1
 800c118:	681b      	ldr	r3, [r3, #0]
 800c11a:	1ad2      	subs	r2, r2, r3
 800c11c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c11e:	009b      	lsls	r3, r3, #2
 800c120:	3338      	adds	r3, #56	@ 0x38
 800c122:	443b      	add	r3, r7
 800c124:	f843 2c24 	str.w	r2, [r3, #-36]
        
        // Ensure the factory Self-Test values ST_OTP are not 0
        if (!lIsStOtpReadZero) {
 800c128:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c12a:	2b00      	cmp	r3, #0
 800c12c:	d12c      	bne.n	800c188 <inv_check_accelgyro_self_test+0xf0>
            // Compare the current Self-Test response (GXST, GYST, GZST, AXST, AYST and AZST) to the factory Self-Test values (ST_OTP)
            // and report Self-Test is passing if all the following criteria are fulfilled:
            // (GXST / GXST_OTP)  > 0.5
            if (lDiffNormalStValues[i] < LOWER_BOUND_CHECK(l_st_otp_read[i]) )
 800c12e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c130:	009b      	lsls	r3, r3, #2
 800c132:	3338      	adds	r3, #56	@ 0x38
 800c134:	443b      	add	r3, r7
 800c136:	f853 2c24 	ldr.w	r2, [r3, #-36]
 800c13a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c13c:	009b      	lsls	r3, r3, #2
 800c13e:	3338      	adds	r3, #56	@ 0x38
 800c140:	443b      	add	r3, r7
 800c142:	f853 3c18 	ldr.w	r3, [r3, #-24]
 800c146:	105b      	asrs	r3, r3, #1
 800c148:	429a      	cmp	r2, r3
 800c14a:	da01      	bge.n	800c150 <inv_check_accelgyro_self_test+0xb8>
                ret_val = 1;
 800c14c:	2301      	movs	r3, #1
 800c14e:	637b      	str	r3, [r7, #52]	@ 0x34
            if (sensorType != INV_SENSOR_GYRO)
 800c150:	7bfb      	ldrb	r3, [r7, #15]
 800c152:	2b01      	cmp	r3, #1
 800c154:	d01a      	beq.n	800c18c <inv_check_accelgyro_self_test+0xf4>
				// (AXST / AXST_OTP)  < 1.5
                if (lDiffNormalStValues[i] > UPPER_BOUND_CHECK(l_st_otp_read[i]) )
 800c156:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c158:	009b      	lsls	r3, r3, #2
 800c15a:	3338      	adds	r3, #56	@ 0x38
 800c15c:	443b      	add	r3, r7
 800c15e:	f853 2c24 	ldr.w	r2, [r3, #-36]
 800c162:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c164:	009b      	lsls	r3, r3, #2
 800c166:	3338      	adds	r3, #56	@ 0x38
 800c168:	443b      	add	r3, r7
 800c16a:	f853 1c18 	ldr.w	r1, [r3, #-24]
 800c16e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c170:	009b      	lsls	r3, r3, #2
 800c172:	3338      	adds	r3, #56	@ 0x38
 800c174:	443b      	add	r3, r7
 800c176:	f853 3c18 	ldr.w	r3, [r3, #-24]
 800c17a:	105b      	asrs	r3, r3, #1
 800c17c:	440b      	add	r3, r1
 800c17e:	429a      	cmp	r2, r3
 800c180:	dd04      	ble.n	800c18c <inv_check_accelgyro_self_test+0xf4>
                    ret_val = 1;
 800c182:	2301      	movs	r3, #1
 800c184:	637b      	str	r3, [r7, #52]	@ 0x34
 800c186:	e001      	b.n	800c18c <inv_check_accelgyro_self_test+0xf4>
        } else
            ret_val = 1;
 800c188:	2301      	movs	r3, #1
 800c18a:	637b      	str	r3, [r7, #52]	@ 0x34
    for (i = 0; i < 3; i++) {
 800c18c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c18e:	3301      	adds	r3, #1
 800c190:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c192:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c194:	2b02      	cmp	r3, #2
 800c196:	ddb6      	ble.n	800c106 <inv_check_accelgyro_self_test+0x6e>
    }
    
    return ret_val;
 800c198:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800c19a:	4618      	mov	r0, r3
 800c19c:	373c      	adds	r7, #60	@ 0x3c
 800c19e:	46bd      	mov	sp, r7
 800c1a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1a4:	4770      	bx	lr
 800c1a6:	bf00      	nop
 800c1a8:	0801e660 	.word	0x0801e660

0800c1ac <inv_setup_selftest>:

static int inv_setup_selftest(struct inv_icm20948 * s, struct recover_regs * recover_regs)
{
 800c1ac:	b580      	push	{r7, lr}
 800c1ae:	b084      	sub	sp, #16
 800c1b0:	af00      	add	r7, sp, #0
 800c1b2:	6078      	str	r0, [r7, #4]
 800c1b4:	6039      	str	r1, [r7, #0]
	int result = 0;
 800c1b6:	2300      	movs	r3, #0
 800c1b8:	60fb      	str	r3, [r7, #12]

	// reset static value
	memset(s->gyro_st_data, 0, sizeof(s->gyro_st_data));
 800c1ba:	687b      	ldr	r3, [r7, #4]
 800c1bc:	3391      	adds	r3, #145	@ 0x91
 800c1be:	2203      	movs	r2, #3
 800c1c0:	2100      	movs	r1, #0
 800c1c2:	4618      	mov	r0, r3
 800c1c4:	f009 f960 	bl	8015488 <memset>
	memset(s->accel_st_data, 0, sizeof(s->accel_st_data));
 800c1c8:	687b      	ldr	r3, [r7, #4]
 800c1ca:	3394      	adds	r3, #148	@ 0x94
 800c1cc:	2203      	movs	r2, #3
 800c1ce:	2100      	movs	r1, #0
 800c1d0:	4618      	mov	r0, r3
 800c1d2:	f009 f959 	bl	8015488 <memset>
	
	// Wake up
    result |= inv_icm20948_write_single_mems_reg(s, REG_PWR_MGMT_1, BIT_CLK_PLL);
 800c1d6:	2201      	movs	r2, #1
 800c1d8:	2106      	movs	r1, #6
 800c1da:	6878      	ldr	r0, [r7, #4]
 800c1dc:	f002 fe3c 	bl	800ee58 <inv_icm20948_write_single_mems_reg>
 800c1e0:	4602      	mov	r2, r0
 800c1e2:	68fb      	ldr	r3, [r7, #12]
 800c1e4:	4313      	orrs	r3, r2
 800c1e6:	60fb      	str	r3, [r7, #12]
    
	// Save the current settings
	result |= inv_save_setting(s, recover_regs);
 800c1e8:	6839      	ldr	r1, [r7, #0]
 800c1ea:	6878      	ldr	r0, [r7, #4]
 800c1ec:	f7ff fda2 	bl	800bd34 <inv_save_setting>
 800c1f0:	4602      	mov	r2, r0
 800c1f2:	68fb      	ldr	r3, [r7, #12]
 800c1f4:	4313      	orrs	r3, r2
 800c1f6:	60fb      	str	r3, [r7, #12]
    
	// Stop sensors
    result |= inv_icm20948_write_single_mems_reg(s, REG_PWR_MGMT_2, BIT_PWR_ACCEL_STBY | BIT_PWR_GYRO_STBY);
 800c1f8:	223f      	movs	r2, #63	@ 0x3f
 800c1fa:	2107      	movs	r1, #7
 800c1fc:	6878      	ldr	r0, [r7, #4]
 800c1fe:	f002 fe2b 	bl	800ee58 <inv_icm20948_write_single_mems_reg>
 800c202:	4602      	mov	r2, r0
 800c204:	68fb      	ldr	r3, [r7, #12]
 800c206:	4313      	orrs	r3, r2
 800c208:	60fb      	str	r3, [r7, #12]
    
    /*   Perform a soft-reset of the chip by setting the MSB of PWR_MGMT_1 register
    * This will clear any prior states in the chip
    */
    result |= inv_icm20948_write_single_mems_reg(s, REG_PWR_MGMT_1, BIT_H_RESET);               
 800c20a:	2280      	movs	r2, #128	@ 0x80
 800c20c:	2106      	movs	r1, #6
 800c20e:	6878      	ldr	r0, [r7, #4]
 800c210:	f002 fe22 	bl	800ee58 <inv_icm20948_write_single_mems_reg>
 800c214:	4602      	mov	r2, r0
 800c216:	68fb      	ldr	r3, [r7, #12]
 800c218:	4313      	orrs	r3, r2
 800c21a:	60fb      	str	r3, [r7, #12]
    inv_icm20948_sleep_us(100000); //100ms delay after soft reset--yd
 800c21c:	4855      	ldr	r0, [pc, #340]	@ (800c374 <inv_setup_selftest+0x1c8>)
 800c21e:	f7f6 fd27 	bl	8002c70 <inv_icm20948_sleep_us>
        
    // Wake up
    result |= inv_icm20948_write_single_mems_reg(s, REG_PWR_MGMT_1, BIT_CLK_PLL);
 800c222:	2201      	movs	r2, #1
 800c224:	2106      	movs	r1, #6
 800c226:	6878      	ldr	r0, [r7, #4]
 800c228:	f002 fe16 	bl	800ee58 <inv_icm20948_write_single_mems_reg>
 800c22c:	4602      	mov	r2, r0
 800c22e:	68fb      	ldr	r3, [r7, #12]
 800c230:	4313      	orrs	r3, r2
 800c232:	60fb      	str	r3, [r7, #12]
	if (result)
 800c234:	68fb      	ldr	r3, [r7, #12]
 800c236:	2b00      	cmp	r3, #0
 800c238:	d001      	beq.n	800c23e <inv_setup_selftest+0x92>
		return result;
 800c23a:	68fb      	ldr	r3, [r7, #12]
 800c23c:	e095      	b.n	800c36a <inv_setup_selftest+0x1be>
        
	// Set cycle mode
	result |= inv_icm20948_write_single_mems_reg(s, REG_LP_CONFIG, 
 800c23e:	2270      	movs	r2, #112	@ 0x70
 800c240:	2105      	movs	r1, #5
 800c242:	6878      	ldr	r0, [r7, #4]
 800c244:	f002 fe08 	bl	800ee58 <inv_icm20948_write_single_mems_reg>
 800c248:	4602      	mov	r2, r0
 800c24a:	68fb      	ldr	r3, [r7, #12]
 800c24c:	4313      	orrs	r3, r2
 800c24e:	60fb      	str	r3, [r7, #12]
                                     BIT_I2C_MST_CYCLE | BIT_ACCEL_CYCLE | BIT_GYRO_CYCLE);
    
	// Configure FSR and DLPF for gyro
	result |= inv_icm20948_write_single_mems_reg(s, REG_GYRO_SMPLRT_DIV, SELFTEST_GYRO_SMPLRT_DIV);
 800c250:	220a      	movs	r2, #10
 800c252:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800c256:	6878      	ldr	r0, [r7, #4]
 800c258:	f002 fdfe 	bl	800ee58 <inv_icm20948_write_single_mems_reg>
 800c25c:	4602      	mov	r2, r0
 800c25e:	68fb      	ldr	r3, [r7, #12]
 800c260:	4313      	orrs	r3, r2
 800c262:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_write_single_mems_reg(s, REG_GYRO_CONFIG_1, SELFTEST_GYRO_FS);
 800c264:	2201      	movs	r2, #1
 800c266:	f240 1101 	movw	r1, #257	@ 0x101
 800c26a:	6878      	ldr	r0, [r7, #4]
 800c26c:	f002 fdf4 	bl	800ee58 <inv_icm20948_write_single_mems_reg>
 800c270:	4602      	mov	r2, r0
 800c272:	68fb      	ldr	r3, [r7, #12]
 800c274:	4313      	orrs	r3, r2
 800c276:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_write_single_mems_reg(s, REG_GYRO_CONFIG_2, SELFTEST_GYRO_AVGCFG);
 800c278:	2203      	movs	r2, #3
 800c27a:	f44f 7181 	mov.w	r1, #258	@ 0x102
 800c27e:	6878      	ldr	r0, [r7, #4]
 800c280:	f002 fdea 	bl	800ee58 <inv_icm20948_write_single_mems_reg>
 800c284:	4602      	mov	r2, r0
 800c286:	68fb      	ldr	r3, [r7, #12]
 800c288:	4313      	orrs	r3, r2
 800c28a:	60fb      	str	r3, [r7, #12]
    
	// Configure FSR and DLPF for accel
	result |= inv_icm20948_write_single_mems_reg(s, REG_ACCEL_SMPLRT_DIV_1, 0);
 800c28c:	2200      	movs	r2, #0
 800c28e:	f44f 7188 	mov.w	r1, #272	@ 0x110
 800c292:	6878      	ldr	r0, [r7, #4]
 800c294:	f002 fde0 	bl	800ee58 <inv_icm20948_write_single_mems_reg>
 800c298:	4602      	mov	r2, r0
 800c29a:	68fb      	ldr	r3, [r7, #12]
 800c29c:	4313      	orrs	r3, r2
 800c29e:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_write_single_mems_reg(s, REG_ACCEL_SMPLRT_DIV_2, SELFTEST_ACCEL_SMPLRT_DIV);
 800c2a0:	220a      	movs	r2, #10
 800c2a2:	f240 1111 	movw	r1, #273	@ 0x111
 800c2a6:	6878      	ldr	r0, [r7, #4]
 800c2a8:	f002 fdd6 	bl	800ee58 <inv_icm20948_write_single_mems_reg>
 800c2ac:	4602      	mov	r2, r0
 800c2ae:	68fb      	ldr	r3, [r7, #12]
 800c2b0:	4313      	orrs	r3, r2
 800c2b2:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_write_single_mems_reg(s, REG_ACCEL_CONFIG, SELFTEST_ACCEL_FS);
 800c2b4:	2239      	movs	r2, #57	@ 0x39
 800c2b6:	f44f 718a 	mov.w	r1, #276	@ 0x114
 800c2ba:	6878      	ldr	r0, [r7, #4]
 800c2bc:	f002 fdcc 	bl	800ee58 <inv_icm20948_write_single_mems_reg>
 800c2c0:	4602      	mov	r2, r0
 800c2c2:	68fb      	ldr	r3, [r7, #12]
 800c2c4:	4313      	orrs	r3, r2
 800c2c6:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_write_single_mems_reg(s, REG_ACCEL_CONFIG_2, SELFTEST_ACCEL_DEC3_CFG);
 800c2c8:	2202      	movs	r2, #2
 800c2ca:	f240 1115 	movw	r1, #277	@ 0x115
 800c2ce:	6878      	ldr	r0, [r7, #4]
 800c2d0:	f002 fdc2 	bl	800ee58 <inv_icm20948_write_single_mems_reg>
 800c2d4:	4602      	mov	r2, r0
 800c2d6:	68fb      	ldr	r3, [r7, #12]
 800c2d8:	4313      	orrs	r3, r2
 800c2da:	60fb      	str	r3, [r7, #12]

    // Read selftest values
    // Retrieve factory Self-Test code (ST_Code) from SELF_TEST registers  (User Bank 1): 
	result |= inv_icm20948_read_mems_reg(s, REG_SELF_TEST1, 1, &s->gyro_st_data[0]);
 800c2dc:	687b      	ldr	r3, [r7, #4]
 800c2de:	3391      	adds	r3, #145	@ 0x91
 800c2e0:	2201      	movs	r2, #1
 800c2e2:	2182      	movs	r1, #130	@ 0x82
 800c2e4:	6878      	ldr	r0, [r7, #4]
 800c2e6:	f002 fe13 	bl	800ef10 <inv_icm20948_read_mems_reg>
 800c2ea:	4602      	mov	r2, r0
 800c2ec:	68fb      	ldr	r3, [r7, #12]
 800c2ee:	4313      	orrs	r3, r2
 800c2f0:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_read_mems_reg(s, REG_SELF_TEST2, 1, &s->gyro_st_data[1]);
 800c2f2:	687b      	ldr	r3, [r7, #4]
 800c2f4:	3392      	adds	r3, #146	@ 0x92
 800c2f6:	2201      	movs	r2, #1
 800c2f8:	2183      	movs	r1, #131	@ 0x83
 800c2fa:	6878      	ldr	r0, [r7, #4]
 800c2fc:	f002 fe08 	bl	800ef10 <inv_icm20948_read_mems_reg>
 800c300:	4602      	mov	r2, r0
 800c302:	68fb      	ldr	r3, [r7, #12]
 800c304:	4313      	orrs	r3, r2
 800c306:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_read_mems_reg(s, REG_SELF_TEST3, 1, &s->gyro_st_data[2]);
 800c308:	687b      	ldr	r3, [r7, #4]
 800c30a:	3393      	adds	r3, #147	@ 0x93
 800c30c:	2201      	movs	r2, #1
 800c30e:	2184      	movs	r1, #132	@ 0x84
 800c310:	6878      	ldr	r0, [r7, #4]
 800c312:	f002 fdfd 	bl	800ef10 <inv_icm20948_read_mems_reg>
 800c316:	4602      	mov	r2, r0
 800c318:	68fb      	ldr	r3, [r7, #12]
 800c31a:	4313      	orrs	r3, r2
 800c31c:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_read_mems_reg(s, REG_SELF_TEST4, 1, &s->accel_st_data[0]);
 800c31e:	687b      	ldr	r3, [r7, #4]
 800c320:	3394      	adds	r3, #148	@ 0x94
 800c322:	2201      	movs	r2, #1
 800c324:	218e      	movs	r1, #142	@ 0x8e
 800c326:	6878      	ldr	r0, [r7, #4]
 800c328:	f002 fdf2 	bl	800ef10 <inv_icm20948_read_mems_reg>
 800c32c:	4602      	mov	r2, r0
 800c32e:	68fb      	ldr	r3, [r7, #12]
 800c330:	4313      	orrs	r3, r2
 800c332:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_read_mems_reg(s, REG_SELF_TEST5, 1, &s->accel_st_data[1]);
 800c334:	687b      	ldr	r3, [r7, #4]
 800c336:	3395      	adds	r3, #149	@ 0x95
 800c338:	2201      	movs	r2, #1
 800c33a:	218f      	movs	r1, #143	@ 0x8f
 800c33c:	6878      	ldr	r0, [r7, #4]
 800c33e:	f002 fde7 	bl	800ef10 <inv_icm20948_read_mems_reg>
 800c342:	4602      	mov	r2, r0
 800c344:	68fb      	ldr	r3, [r7, #12]
 800c346:	4313      	orrs	r3, r2
 800c348:	60fb      	str	r3, [r7, #12]

	result |= inv_icm20948_read_mems_reg(s, REG_SELF_TEST6, 1, &s->accel_st_data[2]);
 800c34a:	687b      	ldr	r3, [r7, #4]
 800c34c:	3396      	adds	r3, #150	@ 0x96
 800c34e:	2201      	movs	r2, #1
 800c350:	2190      	movs	r1, #144	@ 0x90
 800c352:	6878      	ldr	r0, [r7, #4]
 800c354:	f002 fddc 	bl	800ef10 <inv_icm20948_read_mems_reg>
 800c358:	4602      	mov	r2, r0
 800c35a:	68fb      	ldr	r3, [r7, #12]
 800c35c:	4313      	orrs	r3, r2
 800c35e:	60fb      	str	r3, [r7, #12]

	// Restart sensors
    inv_icm20948_sleep_us(GYRO_ENGINE_UP_TIME*1000);
 800c360:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800c364:	f7f6 fc84 	bl	8002c70 <inv_icm20948_sleep_us>
    
	return result;
 800c368:	68fb      	ldr	r3, [r7, #12]
}
 800c36a:	4618      	mov	r0, r3
 800c36c:	3710      	adds	r7, #16
 800c36e:	46bd      	mov	sp, r7
 800c370:	bd80      	pop	{r7, pc}
 800c372:	bf00      	nop
 800c374:	000186a0 	.word	0x000186a0

0800c378 <inv_selftest_read_samples>:

static int inv_selftest_read_samples(struct inv_icm20948 * self, enum INV_SENSORS type, int *sum_result, int *s)
{
 800c378:	b580      	push	{r7, lr}
 800c37a:	b08a      	sub	sp, #40	@ 0x28
 800c37c:	af00      	add	r7, sp, #0
 800c37e:	60f8      	str	r0, [r7, #12]
 800c380:	607a      	str	r2, [r7, #4]
 800c382:	603b      	str	r3, [r7, #0]
 800c384:	460b      	mov	r3, r1
 800c386:	72fb      	strb	r3, [r7, #11]
	// - GZ_OS = Average (GYRO_ZOUT_H | GYRO_ZOUT_L)
	// - AX_OS = Average (ACCEL_XOUT_H | ACCEL_XOUT_L)
	// - AY_OS = Average (ACCEL_YOUT_H | ACCEL_YOUT_L)
	// - AZ_OS = Average (ACCEL_ZOUT_H | ACCEL_ZOUT_L)

    if (INV_SENSOR_GYRO == type)
 800c388:	7afb      	ldrb	r3, [r7, #11]
 800c38a:	2b01      	cmp	r3, #1
 800c38c:	d103      	bne.n	800c396 <inv_selftest_read_samples+0x1e>
        w = REG_GYRO_XOUT_H_SH;
 800c38e:	2333      	movs	r3, #51	@ 0x33
 800c390:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800c394:	e04e      	b.n	800c434 <inv_selftest_read_samples+0xbc>
    else
        w = REG_ACCEL_XOUT_H_SH;
 800c396:	232d      	movs	r3, #45	@ 0x2d
 800c398:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    
    while (*s < DEF_ST_SAMPLES) {
 800c39c:	e04a      	b.n	800c434 <inv_selftest_read_samples+0xbc>
        
            if(inv_icm20948_read_mems_reg(self, w, BYTES_PER_SENSOR, d))
 800c39e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c3a2:	b299      	uxth	r1, r3
 800c3a4:	f107 0310 	add.w	r3, r7, #16
 800c3a8:	2206      	movs	r2, #6
 800c3aa:	68f8      	ldr	r0, [r7, #12]
 800c3ac:	f002 fdb0 	bl	800ef10 <inv_icm20948_read_mems_reg>
 800c3b0:	4603      	mov	r3, r0
 800c3b2:	2b00      	cmp	r3, #0
 800c3b4:	d002      	beq.n	800c3bc <inv_selftest_read_samples+0x44>
                return -1;
 800c3b6:	f04f 33ff 	mov.w	r3, #4294967295
 800c3ba:	e040      	b.n	800c43e <inv_selftest_read_samples+0xc6>
               
            for (j = 0; j < THREE_AXES; j++) {
 800c3bc:	2300      	movs	r3, #0
 800c3be:	623b      	str	r3, [r7, #32]
 800c3c0:	e02c      	b.n	800c41c <inv_selftest_read_samples+0xa4>
                vals[j] = (d[(2*j)]<<8) | (d[(2*j)+ 1] & 0xff);
 800c3c2:	6a3b      	ldr	r3, [r7, #32]
 800c3c4:	005b      	lsls	r3, r3, #1
 800c3c6:	3328      	adds	r3, #40	@ 0x28
 800c3c8:	443b      	add	r3, r7
 800c3ca:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 800c3ce:	021b      	lsls	r3, r3, #8
 800c3d0:	b21a      	sxth	r2, r3
 800c3d2:	6a3b      	ldr	r3, [r7, #32]
 800c3d4:	005b      	lsls	r3, r3, #1
 800c3d6:	3301      	adds	r3, #1
 800c3d8:	3328      	adds	r3, #40	@ 0x28
 800c3da:	443b      	add	r3, r7
 800c3dc:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 800c3e0:	b21b      	sxth	r3, r3
 800c3e2:	4313      	orrs	r3, r2
 800c3e4:	b21a      	sxth	r2, r3
 800c3e6:	6a3b      	ldr	r3, [r7, #32]
 800c3e8:	005b      	lsls	r3, r3, #1
 800c3ea:	3328      	adds	r3, #40	@ 0x28
 800c3ec:	443b      	add	r3, r7
 800c3ee:	f823 2c10 	strh.w	r2, [r3, #-16]
                sum_result[j] += vals[j];
 800c3f2:	6a3b      	ldr	r3, [r7, #32]
 800c3f4:	009b      	lsls	r3, r3, #2
 800c3f6:	687a      	ldr	r2, [r7, #4]
 800c3f8:	4413      	add	r3, r2
 800c3fa:	681a      	ldr	r2, [r3, #0]
 800c3fc:	6a3b      	ldr	r3, [r7, #32]
 800c3fe:	005b      	lsls	r3, r3, #1
 800c400:	3328      	adds	r3, #40	@ 0x28
 800c402:	443b      	add	r3, r7
 800c404:	f933 3c10 	ldrsh.w	r3, [r3, #-16]
 800c408:	4618      	mov	r0, r3
 800c40a:	6a3b      	ldr	r3, [r7, #32]
 800c40c:	009b      	lsls	r3, r3, #2
 800c40e:	6879      	ldr	r1, [r7, #4]
 800c410:	440b      	add	r3, r1
 800c412:	4402      	add	r2, r0
 800c414:	601a      	str	r2, [r3, #0]
            for (j = 0; j < THREE_AXES; j++) {
 800c416:	6a3b      	ldr	r3, [r7, #32]
 800c418:	3301      	adds	r3, #1
 800c41a:	623b      	str	r3, [r7, #32]
 800c41c:	6a3b      	ldr	r3, [r7, #32]
 800c41e:	2b02      	cmp	r3, #2
 800c420:	ddcf      	ble.n	800c3c2 <inv_selftest_read_samples+0x4a>
            }

            (*s)++;
 800c422:	683b      	ldr	r3, [r7, #0]
 800c424:	681b      	ldr	r3, [r3, #0]
 800c426:	1c5a      	adds	r2, r3, #1
 800c428:	683b      	ldr	r3, [r7, #0]
 800c42a:	601a      	str	r2, [r3, #0]

			inv_icm20948_sleep_us(WAIT_TIME_BTW_2_SAMPLESREAD*1000);
 800c42c:	f242 7010 	movw	r0, #10000	@ 0x2710
 800c430:	f7f6 fc1e 	bl	8002c70 <inv_icm20948_sleep_us>
    while (*s < DEF_ST_SAMPLES) {
 800c434:	683b      	ldr	r3, [r7, #0]
 800c436:	681b      	ldr	r3, [r3, #0]
 800c438:	2bc7      	cmp	r3, #199	@ 0xc7
 800c43a:	ddb0      	ble.n	800c39e <inv_selftest_read_samples+0x26>
    }
	return 0;
 800c43c:	2300      	movs	r3, #0
}
 800c43e:	4618      	mov	r0, r3
 800c440:	3728      	adds	r7, #40	@ 0x28
 800c442:	46bd      	mov	sp, r7
 800c444:	bd80      	pop	{r7, pc}

0800c446 <inv_do_test_accelgyro>:

/*
*  inv_do_test_accelgyro() - do the actual test of self testing
*/
static int inv_do_test_accelgyro(struct inv_icm20948 * s, enum INV_SENSORS sensorType, int *meanValue, int *stMeanValue)
{
 800c446:	b580      	push	{r7, lr}
 800c448:	b088      	sub	sp, #32
 800c44a:	af00      	add	r7, sp, #0
 800c44c:	60f8      	str	r0, [r7, #12]
 800c44e:	607a      	str	r2, [r7, #4]
 800c450:	603b      	str	r3, [r7, #0]
 800c452:	460b      	mov	r3, r1
 800c454:	72fb      	strb	r3, [r7, #11]
	int result, i, j;
	int lNbSamples = 0;
 800c456:	2300      	movs	r3, #0
 800c458:	613b      	str	r3, [r7, #16]
    
    // initialize output to be 0
	for (i = 0; i < THREE_AXES; i++) {
 800c45a:	2300      	movs	r3, #0
 800c45c:	61bb      	str	r3, [r7, #24]
 800c45e:	e00e      	b.n	800c47e <inv_do_test_accelgyro+0x38>
		meanValue[i] = 0;
 800c460:	69bb      	ldr	r3, [r7, #24]
 800c462:	009b      	lsls	r3, r3, #2
 800c464:	687a      	ldr	r2, [r7, #4]
 800c466:	4413      	add	r3, r2
 800c468:	2200      	movs	r2, #0
 800c46a:	601a      	str	r2, [r3, #0]
		stMeanValue[i] = 0;
 800c46c:	69bb      	ldr	r3, [r7, #24]
 800c46e:	009b      	lsls	r3, r3, #2
 800c470:	683a      	ldr	r2, [r7, #0]
 800c472:	4413      	add	r3, r2
 800c474:	2200      	movs	r2, #0
 800c476:	601a      	str	r2, [r3, #0]
	for (i = 0; i < THREE_AXES; i++) {
 800c478:	69bb      	ldr	r3, [r7, #24]
 800c47a:	3301      	adds	r3, #1
 800c47c:	61bb      	str	r3, [r7, #24]
 800c47e:	69bb      	ldr	r3, [r7, #24]
 800c480:	2b02      	cmp	r3, #2
 800c482:	dded      	ble.n	800c460 <inv_do_test_accelgyro+0x1a>
	}
	
    // read the accel/gyro output
    // the output values are 16 bits wide and in 2s complement
    // Average 200 readings and save the averaged values
    result = inv_selftest_read_samples(s, sensorType, meanValue, &lNbSamples);
 800c484:	f107 0310 	add.w	r3, r7, #16
 800c488:	7af9      	ldrb	r1, [r7, #11]
 800c48a:	687a      	ldr	r2, [r7, #4]
 800c48c:	68f8      	ldr	r0, [r7, #12]
 800c48e:	f7ff ff73 	bl	800c378 <inv_selftest_read_samples>
 800c492:	61f8      	str	r0, [r7, #28]
    if (result)
 800c494:	69fb      	ldr	r3, [r7, #28]
 800c496:	2b00      	cmp	r3, #0
 800c498:	d001      	beq.n	800c49e <inv_do_test_accelgyro+0x58>
        return result;
 800c49a:	69fb      	ldr	r3, [r7, #28]
 800c49c:	e056      	b.n	800c54c <inv_do_test_accelgyro+0x106>
	for (j = 0; j < THREE_AXES; j++) {
 800c49e:	2300      	movs	r3, #0
 800c4a0:	617b      	str	r3, [r7, #20]
 800c4a2:	e00f      	b.n	800c4c4 <inv_do_test_accelgyro+0x7e>
		meanValue[j] /= lNbSamples;
 800c4a4:	697b      	ldr	r3, [r7, #20]
 800c4a6:	009b      	lsls	r3, r3, #2
 800c4a8:	687a      	ldr	r2, [r7, #4]
 800c4aa:	4413      	add	r3, r2
 800c4ac:	6819      	ldr	r1, [r3, #0]
 800c4ae:	693a      	ldr	r2, [r7, #16]
 800c4b0:	697b      	ldr	r3, [r7, #20]
 800c4b2:	009b      	lsls	r3, r3, #2
 800c4b4:	6878      	ldr	r0, [r7, #4]
 800c4b6:	4403      	add	r3, r0
 800c4b8:	fb91 f2f2 	sdiv	r2, r1, r2
 800c4bc:	601a      	str	r2, [r3, #0]
	for (j = 0; j < THREE_AXES; j++) {
 800c4be:	697b      	ldr	r3, [r7, #20]
 800c4c0:	3301      	adds	r3, #1
 800c4c2:	617b      	str	r3, [r7, #20]
 800c4c4:	697b      	ldr	r3, [r7, #20]
 800c4c6:	2b02      	cmp	r3, #2
 800c4c8:	ddec      	ble.n	800c4a4 <inv_do_test_accelgyro+0x5e>
	}
    
    // Set Self-Test Bit
    if (sensorType == INV_SENSOR_GYRO)
 800c4ca:	7afb      	ldrb	r3, [r7, #11]
 800c4cc:	2b01      	cmp	r3, #1
 800c4ce:	d107      	bne.n	800c4e0 <inv_do_test_accelgyro+0x9a>
    {
        // Enable gyroscope Self-Test by setting register User Bank 2, Register Address 02 (02h) Bit [5:3] to b111
        result = inv_icm20948_write_single_mems_reg(s, REG_GYRO_CONFIG_2, BIT_GYRO_CTEN | SELFTEST_GYRO_AVGCFG);
 800c4d0:	223b      	movs	r2, #59	@ 0x3b
 800c4d2:	f44f 7181 	mov.w	r1, #258	@ 0x102
 800c4d6:	68f8      	ldr	r0, [r7, #12]
 800c4d8:	f002 fcbe 	bl	800ee58 <inv_icm20948_write_single_mems_reg>
 800c4dc:	61f8      	str	r0, [r7, #28]
 800c4de:	e006      	b.n	800c4ee <inv_do_test_accelgyro+0xa8>
    } else
    {
        result = inv_icm20948_write_single_mems_reg(s, REG_ACCEL_CONFIG_2, BIT_ACCEL_CTEN | SELFTEST_ACCEL_DEC3_CFG);
 800c4e0:	221e      	movs	r2, #30
 800c4e2:	f240 1115 	movw	r1, #277	@ 0x115
 800c4e6:	68f8      	ldr	r0, [r7, #12]
 800c4e8:	f002 fcb6 	bl	800ee58 <inv_icm20948_write_single_mems_reg>
 800c4ec:	61f8      	str	r0, [r7, #28]
    }
    if (result)
 800c4ee:	69fb      	ldr	r3, [r7, #28]
 800c4f0:	2b00      	cmp	r3, #0
 800c4f2:	d001      	beq.n	800c4f8 <inv_do_test_accelgyro+0xb2>
        return result;
 800c4f4:	69fb      	ldr	r3, [r7, #28]
 800c4f6:	e029      	b.n	800c54c <inv_do_test_accelgyro+0x106>
    
    // Wait 20ms for oscillations to stabilize. 
    inv_icm20948_sleep_us(DEF_ST_STABLE_TIME*1000);
 800c4f8:	f644 6020 	movw	r0, #20000	@ 0x4e20
 800c4fc:	f7f6 fbb8 	bl	8002c70 <inv_icm20948_sleep_us>
        
    // Read the accel/gyro output and average 200 readings
    // These readings are in units of LSBs
    lNbSamples = 0; 
 800c500:	2300      	movs	r3, #0
 800c502:	613b      	str	r3, [r7, #16]
    result = inv_selftest_read_samples(s, sensorType, stMeanValue, &lNbSamples);
 800c504:	f107 0310 	add.w	r3, r7, #16
 800c508:	7af9      	ldrb	r1, [r7, #11]
 800c50a:	683a      	ldr	r2, [r7, #0]
 800c50c:	68f8      	ldr	r0, [r7, #12]
 800c50e:	f7ff ff33 	bl	800c378 <inv_selftest_read_samples>
 800c512:	61f8      	str	r0, [r7, #28]
    if (result)
 800c514:	69fb      	ldr	r3, [r7, #28]
 800c516:	2b00      	cmp	r3, #0
 800c518:	d001      	beq.n	800c51e <inv_do_test_accelgyro+0xd8>
        return result;
 800c51a:	69fb      	ldr	r3, [r7, #28]
 800c51c:	e016      	b.n	800c54c <inv_do_test_accelgyro+0x106>
	for (j = 0; j < THREE_AXES; j++) {
 800c51e:	2300      	movs	r3, #0
 800c520:	617b      	str	r3, [r7, #20]
 800c522:	e00f      	b.n	800c544 <inv_do_test_accelgyro+0xfe>
		stMeanValue[j] /= lNbSamples;
 800c524:	697b      	ldr	r3, [r7, #20]
 800c526:	009b      	lsls	r3, r3, #2
 800c528:	683a      	ldr	r2, [r7, #0]
 800c52a:	4413      	add	r3, r2
 800c52c:	6819      	ldr	r1, [r3, #0]
 800c52e:	693a      	ldr	r2, [r7, #16]
 800c530:	697b      	ldr	r3, [r7, #20]
 800c532:	009b      	lsls	r3, r3, #2
 800c534:	6838      	ldr	r0, [r7, #0]
 800c536:	4403      	add	r3, r0
 800c538:	fb91 f2f2 	sdiv	r2, r1, r2
 800c53c:	601a      	str	r2, [r3, #0]
	for (j = 0; j < THREE_AXES; j++) {
 800c53e:	697b      	ldr	r3, [r7, #20]
 800c540:	3301      	adds	r3, #1
 800c542:	617b      	str	r3, [r7, #20]
 800c544:	697b      	ldr	r3, [r7, #20]
 800c546:	2b02      	cmp	r3, #2
 800c548:	ddec      	ble.n	800c524 <inv_do_test_accelgyro+0xde>
	}
    
	return 0;
 800c54a:	2300      	movs	r3, #0
}
 800c54c:	4618      	mov	r0, r3
 800c54e:	3720      	adds	r7, #32
 800c550:	46bd      	mov	sp, r7
 800c552:	bd80      	pop	{r7, pc}

0800c554 <inv_icm20948_run_selftest>:




int inv_icm20948_run_selftest(struct inv_icm20948 * s)
{
 800c554:	b580      	push	{r7, lr}
 800c556:	b096      	sub	sp, #88	@ 0x58
 800c558:	af00      	add	r7, sp, #0
 800c55a:	6078      	str	r0, [r7, #4]
	int accel_bias_st[THREE_AXES], accel_bias_regular[THREE_AXES];
	int test_times;
	char accel_result, gyro_result, compass_result;
    struct recover_regs recover_regs;
	
	accel_result = 0;
 800c55c:	2300      	movs	r3, #0
 800c55e:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
	gyro_result = 0;
 800c562:	2300      	movs	r3, #0
 800c564:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
	compass_result = 0;
 800c568:	2300      	movs	r3, #0
 800c56a:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d
    
	// save original state of the chip, initialize registers, configure sensors and read ST values
    result = inv_setup_selftest(s, &recover_regs);
 800c56e:	f107 030c 	add.w	r3, r7, #12
 800c572:	4619      	mov	r1, r3
 800c574:	6878      	ldr	r0, [r7, #4]
 800c576:	f7ff fe19 	bl	800c1ac <inv_setup_selftest>
 800c57a:	6578      	str	r0, [r7, #84]	@ 0x54
    if (result)
 800c57c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c57e:	2b00      	cmp	r3, #0
 800c580:	d163      	bne.n	800c64a <inv_icm20948_run_selftest+0xf6>
		goto test_fail;
    
	// perform self test for gyro
	test_times = DEF_ST_TRY_TIMES;	
 800c582:	2302      	movs	r3, #2
 800c584:	653b      	str	r3, [r7, #80]	@ 0x50
	while (test_times > 0) {
 800c586:	e00e      	b.n	800c5a6 <inv_icm20948_run_selftest+0x52>
		result = inv_do_test_accelgyro(s, INV_SENSOR_GYRO, gyro_bias_regular, gyro_bias_st);
 800c588:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800c58c:	f107 0234 	add.w	r2, r7, #52	@ 0x34
 800c590:	2101      	movs	r1, #1
 800c592:	6878      	ldr	r0, [r7, #4]
 800c594:	f7ff ff57 	bl	800c446 <inv_do_test_accelgyro>
 800c598:	6578      	str	r0, [r7, #84]	@ 0x54
		if (result)
 800c59a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c59c:	2b00      	cmp	r3, #0
 800c59e:	d006      	beq.n	800c5ae <inv_icm20948_run_selftest+0x5a>
			test_times--;
 800c5a0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c5a2:	3b01      	subs	r3, #1
 800c5a4:	653b      	str	r3, [r7, #80]	@ 0x50
	while (test_times > 0) {
 800c5a6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c5a8:	2b00      	cmp	r3, #0
 800c5aa:	dced      	bgt.n	800c588 <inv_icm20948_run_selftest+0x34>
 800c5ac:	e000      	b.n	800c5b0 <inv_icm20948_run_selftest+0x5c>
        else
            break;
 800c5ae:	bf00      	nop
	}
	if (result)
 800c5b0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c5b2:	2b00      	cmp	r3, #0
 800c5b4:	d14b      	bne.n	800c64e <inv_icm20948_run_selftest+0xfa>
		goto test_fail;    
    
	// perform self test for accel
	test_times = DEF_ST_TRY_TIMES;
 800c5b6:	2302      	movs	r3, #2
 800c5b8:	653b      	str	r3, [r7, #80]	@ 0x50
	while (test_times > 0) {
 800c5ba:	e00e      	b.n	800c5da <inv_icm20948_run_selftest+0x86>
		result = inv_do_test_accelgyro(s, INV_SENSOR_ACCEL, accel_bias_regular, accel_bias_st);
 800c5bc:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800c5c0:	f107 021c 	add.w	r2, r7, #28
 800c5c4:	2100      	movs	r1, #0
 800c5c6:	6878      	ldr	r0, [r7, #4]
 800c5c8:	f7ff ff3d 	bl	800c446 <inv_do_test_accelgyro>
 800c5cc:	6578      	str	r0, [r7, #84]	@ 0x54
		if (result)
 800c5ce:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c5d0:	2b00      	cmp	r3, #0
 800c5d2:	d006      	beq.n	800c5e2 <inv_icm20948_run_selftest+0x8e>
			test_times--;
 800c5d4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c5d6:	3b01      	subs	r3, #1
 800c5d8:	653b      	str	r3, [r7, #80]	@ 0x50
	while (test_times > 0) {
 800c5da:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c5dc:	2b00      	cmp	r3, #0
 800c5de:	dced      	bgt.n	800c5bc <inv_icm20948_run_selftest+0x68>
 800c5e0:	e000      	b.n	800c5e4 <inv_icm20948_run_selftest+0x90>
        else
            break;
 800c5e2:	bf00      	nop
	}
	if (result)
 800c5e4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c5e6:	2b00      	cmp	r3, #0
 800c5e8:	d133      	bne.n	800c652 <inv_icm20948_run_selftest+0xfe>
		goto test_fail;
    
	// check values read at various steps
	accel_result = !inv_check_accelgyro_self_test(INV_SENSOR_ACCEL, s->accel_st_data, accel_bias_regular, accel_bias_st);
 800c5ea:	687b      	ldr	r3, [r7, #4]
 800c5ec:	f103 0194 	add.w	r1, r3, #148	@ 0x94
 800c5f0:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800c5f4:	f107 021c 	add.w	r2, r7, #28
 800c5f8:	2000      	movs	r0, #0
 800c5fa:	f7ff fd4d 	bl	800c098 <inv_check_accelgyro_self_test>
 800c5fe:	4603      	mov	r3, r0
 800c600:	2b00      	cmp	r3, #0
 800c602:	bf0c      	ite	eq
 800c604:	2301      	moveq	r3, #1
 800c606:	2300      	movne	r3, #0
 800c608:	b2db      	uxtb	r3, r3
 800c60a:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
	gyro_result = !inv_check_accelgyro_self_test(INV_SENSOR_GYRO, s->gyro_st_data, gyro_bias_regular, gyro_bias_st);
 800c60e:	687b      	ldr	r3, [r7, #4]
 800c610:	f103 0191 	add.w	r1, r3, #145	@ 0x91
 800c614:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800c618:	f107 0234 	add.w	r2, r7, #52	@ 0x34
 800c61c:	2001      	movs	r0, #1
 800c61e:	f7ff fd3b 	bl	800c098 <inv_check_accelgyro_self_test>
 800c622:	4603      	mov	r3, r0
 800c624:	2b00      	cmp	r3, #0
 800c626:	bf0c      	ite	eq
 800c628:	2301      	moveq	r3, #1
 800c62a:	2300      	movne	r3, #0
 800c62c:	b2db      	uxtb	r3, r3
 800c62e:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
	compass_result = !inv_icm20948_check_akm_self_test(s);
 800c632:	6878      	ldr	r0, [r7, #4]
 800c634:	f7f8 fc26 	bl	8004e84 <inv_icm20948_check_akm_self_test>
 800c638:	4603      	mov	r3, r0
 800c63a:	2b00      	cmp	r3, #0
 800c63c:	bf0c      	ite	eq
 800c63e:	2301      	moveq	r3, #1
 800c640:	2300      	movne	r3, #0
 800c642:	b2db      	uxtb	r3, r3
 800c644:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d
 800c648:	e004      	b.n	800c654 <inv_icm20948_run_selftest+0x100>
		goto test_fail;
 800c64a:	bf00      	nop
 800c64c:	e002      	b.n	800c654 <inv_icm20948_run_selftest+0x100>
		goto test_fail;    
 800c64e:	bf00      	nop
 800c650:	e000      	b.n	800c654 <inv_icm20948_run_selftest+0x100>
		goto test_fail;
 800c652:	bf00      	nop
    
test_fail:
	// restore original state of the chips
	inv_recover_setting(s, &recover_regs);
 800c654:	f107 030c 	add.w	r3, r7, #12
 800c658:	4619      	mov	r1, r3
 800c65a:	6878      	ldr	r0, [r7, #4]
 800c65c:	f7ff fc29 	bl	800beb2 <inv_recover_setting>

    return (compass_result << 2) |
 800c660:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 800c664:	009a      	lsls	r2, r3, #2
           (accel_result   << 1) |
 800c666:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800c66a:	005b      	lsls	r3, r3, #1
    return (compass_result << 2) |
 800c66c:	431a      	orrs	r2, r3
           (accel_result   << 1) |
 800c66e:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 800c672:	4313      	orrs	r3, r2
            gyro_result;
}
 800c674:	4618      	mov	r0, r3
 800c676:	3758      	adds	r7, #88	@ 0x58
 800c678:	46bd      	mov	sp, r7
 800c67a:	bd80      	pop	{r7, pc}

0800c67c <inv_icm20948_read_reg_one>:
{
	return inv_icm20948_write_reg(s, reg, &reg_value, 1);
}

static inline int inv_icm20948_read_reg_one(struct inv_icm20948 * s, uint8_t reg, uint8_t * reg_value)
{
 800c67c:	b580      	push	{r7, lr}
 800c67e:	b084      	sub	sp, #16
 800c680:	af00      	add	r7, sp, #0
 800c682:	60f8      	str	r0, [r7, #12]
 800c684:	460b      	mov	r3, r1
 800c686:	607a      	str	r2, [r7, #4]
 800c688:	72fb      	strb	r3, [r7, #11]
	return inv_icm20948_read_reg(s, reg, reg_value, 1);
 800c68a:	7af9      	ldrb	r1, [r7, #11]
 800c68c:	2301      	movs	r3, #1
 800c68e:	687a      	ldr	r2, [r7, #4]
 800c690:	68f8      	ldr	r0, [r7, #12]
 800c692:	f002 fab1 	bl	800ebf8 <inv_icm20948_read_reg>
 800c696:	4603      	mov	r3, r0
}
 800c698:	4618      	mov	r0, r3
 800c69a:	3710      	adds	r7, #16
 800c69c:	46bd      	mov	sp, r7
 800c69e:	bd80      	pop	{r7, pc}

0800c6a0 <sensor_type_2_android_sensor>:
/** @brief Conversion from DMP units to float format for compass scale */
#define DMP_UNIT_TO_FLOAT_COMPASS_CONVERSION      (1/(float)(1UL<<16))
//! Convert the \a value from QN value to float. \ingroup invn_macro 
#define INVN_FXP_TO_FLT(value, shift)	( (float)  (int32_t)(value) / (float)(1ULL << (shift)) ) 
static uint8_t sensor_type_2_android_sensor(enum inv_icm20948_sensor sensor)
{
 800c6a0:	b480      	push	{r7}
 800c6a2:	b083      	sub	sp, #12
 800c6a4:	af00      	add	r7, sp, #0
 800c6a6:	4603      	mov	r3, r0
 800c6a8:	71fb      	strb	r3, [r7, #7]
	switch(sensor) {
 800c6aa:	79fb      	ldrb	r3, [r7, #7]
 800c6ac:	2b13      	cmp	r3, #19
 800c6ae:	d853      	bhi.n	800c758 <sensor_type_2_android_sensor+0xb8>
 800c6b0:	a201      	add	r2, pc, #4	@ (adr r2, 800c6b8 <sensor_type_2_android_sensor+0x18>)
 800c6b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c6b6:	bf00      	nop
 800c6b8:	0800c709 	.word	0x0800c709
 800c6bc:	0800c70d 	.word	0x0800c70d
 800c6c0:	0800c711 	.word	0x0800c711
 800c6c4:	0800c715 	.word	0x0800c715
 800c6c8:	0800c719 	.word	0x0800c719
 800c6cc:	0800c71d 	.word	0x0800c71d
 800c6d0:	0800c721 	.word	0x0800c721
 800c6d4:	0800c725 	.word	0x0800c725
 800c6d8:	0800c729 	.word	0x0800c729
 800c6dc:	0800c72d 	.word	0x0800c72d
 800c6e0:	0800c731 	.word	0x0800c731
 800c6e4:	0800c735 	.word	0x0800c735
 800c6e8:	0800c739 	.word	0x0800c739
 800c6ec:	0800c73d 	.word	0x0800c73d
 800c6f0:	0800c741 	.word	0x0800c741
 800c6f4:	0800c745 	.word	0x0800c745
 800c6f8:	0800c749 	.word	0x0800c749
 800c6fc:	0800c74d 	.word	0x0800c74d
 800c700:	0800c751 	.word	0x0800c751
 800c704:	0800c755 	.word	0x0800c755
	case INV_ICM20948_SENSOR_ACCELEROMETER:                 return ANDROID_SENSOR_ACCELEROMETER;
 800c708:	2301      	movs	r3, #1
 800c70a:	e026      	b.n	800c75a <sensor_type_2_android_sensor+0xba>
	case INV_ICM20948_SENSOR_GYROSCOPE:                     return ANDROID_SENSOR_GYROSCOPE;
 800c70c:	2304      	movs	r3, #4
 800c70e:	e024      	b.n	800c75a <sensor_type_2_android_sensor+0xba>
	case INV_ICM20948_SENSOR_RAW_ACCELEROMETER:             return ANDROID_SENSOR_RAW_ACCELEROMETER;
 800c710:	232a      	movs	r3, #42	@ 0x2a
 800c712:	e022      	b.n	800c75a <sensor_type_2_android_sensor+0xba>
	case INV_ICM20948_SENSOR_RAW_GYROSCOPE:                 return ANDROID_SENSOR_RAW_GYROSCOPE;
 800c714:	232b      	movs	r3, #43	@ 0x2b
 800c716:	e020      	b.n	800c75a <sensor_type_2_android_sensor+0xba>
	case INV_ICM20948_SENSOR_MAGNETIC_FIELD_UNCALIBRATED:   return ANDROID_SENSOR_MAGNETIC_FIELD_UNCALIBRATED;
 800c718:	230e      	movs	r3, #14
 800c71a:	e01e      	b.n	800c75a <sensor_type_2_android_sensor+0xba>
	case INV_ICM20948_SENSOR_GYROSCOPE_UNCALIBRATED:        return ANDROID_SENSOR_GYROSCOPE_UNCALIBRATED;
 800c71c:	2310      	movs	r3, #16
 800c71e:	e01c      	b.n	800c75a <sensor_type_2_android_sensor+0xba>
	case INV_ICM20948_SENSOR_ACTIVITY_CLASSIFICATON:        return ANDROID_SENSOR_ACTIVITY_CLASSIFICATON;
 800c720:	232f      	movs	r3, #47	@ 0x2f
 800c722:	e01a      	b.n	800c75a <sensor_type_2_android_sensor+0xba>
	case INV_ICM20948_SENSOR_STEP_DETECTOR:                 return ANDROID_SENSOR_STEP_DETECTOR;
 800c724:	2312      	movs	r3, #18
 800c726:	e018      	b.n	800c75a <sensor_type_2_android_sensor+0xba>
	case INV_ICM20948_SENSOR_STEP_COUNTER:                  return ANDROID_SENSOR_STEP_COUNTER;
 800c728:	2313      	movs	r3, #19
 800c72a:	e016      	b.n	800c75a <sensor_type_2_android_sensor+0xba>
	case INV_ICM20948_SENSOR_GAME_ROTATION_VECTOR:          return ANDROID_SENSOR_GAME_ROTATION_VECTOR;
 800c72c:	230f      	movs	r3, #15
 800c72e:	e014      	b.n	800c75a <sensor_type_2_android_sensor+0xba>
	case INV_ICM20948_SENSOR_ROTATION_VECTOR:               return ANDROID_SENSOR_ROTATION_VECTOR;
 800c730:	230b      	movs	r3, #11
 800c732:	e012      	b.n	800c75a <sensor_type_2_android_sensor+0xba>
	case INV_ICM20948_SENSOR_GEOMAGNETIC_ROTATION_VECTOR:   return ANDROID_SENSOR_GEOMAGNETIC_ROTATION_VECTOR;
 800c734:	2314      	movs	r3, #20
 800c736:	e010      	b.n	800c75a <sensor_type_2_android_sensor+0xba>
	case INV_ICM20948_SENSOR_GEOMAGNETIC_FIELD:             return ANDROID_SENSOR_GEOMAGNETIC_FIELD;
 800c738:	2302      	movs	r3, #2
 800c73a:	e00e      	b.n	800c75a <sensor_type_2_android_sensor+0xba>
	case INV_ICM20948_SENSOR_WAKEUP_SIGNIFICANT_MOTION:     return ANDROID_SENSOR_WAKEUP_SIGNIFICANT_MOTION;
 800c73c:	2311      	movs	r3, #17
 800c73e:	e00c      	b.n	800c75a <sensor_type_2_android_sensor+0xba>
	case INV_ICM20948_SENSOR_FLIP_PICKUP:                   return ANDROID_SENSOR_FLIP_PICKUP;
 800c740:	232e      	movs	r3, #46	@ 0x2e
 800c742:	e00a      	b.n	800c75a <sensor_type_2_android_sensor+0xba>
	case INV_ICM20948_SENSOR_WAKEUP_TILT_DETECTOR:          return ANDROID_SENSOR_WAKEUP_TILT_DETECTOR;
 800c744:	2329      	movs	r3, #41	@ 0x29
 800c746:	e008      	b.n	800c75a <sensor_type_2_android_sensor+0xba>
	case INV_ICM20948_SENSOR_GRAVITY:                       return ANDROID_SENSOR_GRAVITY;
 800c748:	2309      	movs	r3, #9
 800c74a:	e006      	b.n	800c75a <sensor_type_2_android_sensor+0xba>
	case INV_ICM20948_SENSOR_LINEAR_ACCELERATION:           return ANDROID_SENSOR_LINEAR_ACCELERATION;
 800c74c:	230a      	movs	r3, #10
 800c74e:	e004      	b.n	800c75a <sensor_type_2_android_sensor+0xba>
	case INV_ICM20948_SENSOR_ORIENTATION:                   return ANDROID_SENSOR_ORIENTATION;
 800c750:	2303      	movs	r3, #3
 800c752:	e002      	b.n	800c75a <sensor_type_2_android_sensor+0xba>
	case INV_ICM20948_SENSOR_B2S:                           return ANDROID_SENSOR_B2S;
 800c754:	232d      	movs	r3, #45	@ 0x2d
 800c756:	e000      	b.n	800c75a <sensor_type_2_android_sensor+0xba>
	default:                                                return ANDROID_SENSOR_NUM_MAX;
 800c758:	232c      	movs	r3, #44	@ 0x2c
	}
}
 800c75a:	4618      	mov	r0, r3
 800c75c:	370c      	adds	r7, #12
 800c75e:	46bd      	mov	sp, r7
 800c760:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c764:	4770      	bx	lr
 800c766:	bf00      	nop

0800c768 <inv_icm20948_sensor_android_2_sensor_type>:

enum inv_icm20948_sensor inv_icm20948_sensor_android_2_sensor_type(int sensor)
{
 800c768:	b480      	push	{r7}
 800c76a:	b083      	sub	sp, #12
 800c76c:	af00      	add	r7, sp, #0
 800c76e:	6078      	str	r0, [r7, #4]
	switch(sensor) {
 800c770:	687b      	ldr	r3, [r7, #4]
 800c772:	3b01      	subs	r3, #1
 800c774:	2b2e      	cmp	r3, #46	@ 0x2e
 800c776:	f200 8089 	bhi.w	800c88c <inv_icm20948_sensor_android_2_sensor_type+0x124>
 800c77a:	a201      	add	r2, pc, #4	@ (adr r2, 800c780 <inv_icm20948_sensor_android_2_sensor_type+0x18>)
 800c77c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c780:	0800c83d 	.word	0x0800c83d
 800c784:	0800c86d 	.word	0x0800c86d
 800c788:	0800c885 	.word	0x0800c885
 800c78c:	0800c841 	.word	0x0800c841
 800c790:	0800c88d 	.word	0x0800c88d
 800c794:	0800c88d 	.word	0x0800c88d
 800c798:	0800c88d 	.word	0x0800c88d
 800c79c:	0800c88d 	.word	0x0800c88d
 800c7a0:	0800c87d 	.word	0x0800c87d
 800c7a4:	0800c881 	.word	0x0800c881
 800c7a8:	0800c865 	.word	0x0800c865
 800c7ac:	0800c88d 	.word	0x0800c88d
 800c7b0:	0800c88d 	.word	0x0800c88d
 800c7b4:	0800c84d 	.word	0x0800c84d
 800c7b8:	0800c861 	.word	0x0800c861
 800c7bc:	0800c851 	.word	0x0800c851
 800c7c0:	0800c871 	.word	0x0800c871
 800c7c4:	0800c859 	.word	0x0800c859
 800c7c8:	0800c85d 	.word	0x0800c85d
 800c7cc:	0800c869 	.word	0x0800c869
 800c7d0:	0800c88d 	.word	0x0800c88d
 800c7d4:	0800c88d 	.word	0x0800c88d
 800c7d8:	0800c88d 	.word	0x0800c88d
 800c7dc:	0800c88d 	.word	0x0800c88d
 800c7e0:	0800c88d 	.word	0x0800c88d
 800c7e4:	0800c88d 	.word	0x0800c88d
 800c7e8:	0800c88d 	.word	0x0800c88d
 800c7ec:	0800c88d 	.word	0x0800c88d
 800c7f0:	0800c88d 	.word	0x0800c88d
 800c7f4:	0800c88d 	.word	0x0800c88d
 800c7f8:	0800c88d 	.word	0x0800c88d
 800c7fc:	0800c88d 	.word	0x0800c88d
 800c800:	0800c88d 	.word	0x0800c88d
 800c804:	0800c88d 	.word	0x0800c88d
 800c808:	0800c88d 	.word	0x0800c88d
 800c80c:	0800c88d 	.word	0x0800c88d
 800c810:	0800c88d 	.word	0x0800c88d
 800c814:	0800c88d 	.word	0x0800c88d
 800c818:	0800c88d 	.word	0x0800c88d
 800c81c:	0800c88d 	.word	0x0800c88d
 800c820:	0800c879 	.word	0x0800c879
 800c824:	0800c845 	.word	0x0800c845
 800c828:	0800c849 	.word	0x0800c849
 800c82c:	0800c88d 	.word	0x0800c88d
 800c830:	0800c889 	.word	0x0800c889
 800c834:	0800c875 	.word	0x0800c875
 800c838:	0800c855 	.word	0x0800c855
	case ANDROID_SENSOR_ACCELEROMETER:                    return INV_ICM20948_SENSOR_ACCELEROMETER;
 800c83c:	2300      	movs	r3, #0
 800c83e:	e026      	b.n	800c88e <inv_icm20948_sensor_android_2_sensor_type+0x126>
	case ANDROID_SENSOR_GYROSCOPE:                        return INV_ICM20948_SENSOR_GYROSCOPE;
 800c840:	2301      	movs	r3, #1
 800c842:	e024      	b.n	800c88e <inv_icm20948_sensor_android_2_sensor_type+0x126>
	case ANDROID_SENSOR_RAW_ACCELEROMETER:                return INV_ICM20948_SENSOR_RAW_ACCELEROMETER;
 800c844:	2302      	movs	r3, #2
 800c846:	e022      	b.n	800c88e <inv_icm20948_sensor_android_2_sensor_type+0x126>
	case ANDROID_SENSOR_RAW_GYROSCOPE:                    return INV_ICM20948_SENSOR_RAW_GYROSCOPE;
 800c848:	2303      	movs	r3, #3
 800c84a:	e020      	b.n	800c88e <inv_icm20948_sensor_android_2_sensor_type+0x126>
	case ANDROID_SENSOR_MAGNETIC_FIELD_UNCALIBRATED:      return INV_ICM20948_SENSOR_MAGNETIC_FIELD_UNCALIBRATED;
 800c84c:	2304      	movs	r3, #4
 800c84e:	e01e      	b.n	800c88e <inv_icm20948_sensor_android_2_sensor_type+0x126>
	case ANDROID_SENSOR_GYROSCOPE_UNCALIBRATED:           return INV_ICM20948_SENSOR_GYROSCOPE_UNCALIBRATED;
 800c850:	2305      	movs	r3, #5
 800c852:	e01c      	b.n	800c88e <inv_icm20948_sensor_android_2_sensor_type+0x126>
	case ANDROID_SENSOR_ACTIVITY_CLASSIFICATON:           return INV_ICM20948_SENSOR_ACTIVITY_CLASSIFICATON;
 800c854:	2306      	movs	r3, #6
 800c856:	e01a      	b.n	800c88e <inv_icm20948_sensor_android_2_sensor_type+0x126>
	case ANDROID_SENSOR_STEP_DETECTOR:                    return INV_ICM20948_SENSOR_STEP_DETECTOR;
 800c858:	2307      	movs	r3, #7
 800c85a:	e018      	b.n	800c88e <inv_icm20948_sensor_android_2_sensor_type+0x126>
	case ANDROID_SENSOR_STEP_COUNTER:                     return INV_ICM20948_SENSOR_STEP_COUNTER;
 800c85c:	2308      	movs	r3, #8
 800c85e:	e016      	b.n	800c88e <inv_icm20948_sensor_android_2_sensor_type+0x126>
	case ANDROID_SENSOR_GAME_ROTATION_VECTOR:             return INV_ICM20948_SENSOR_GAME_ROTATION_VECTOR;
 800c860:	2309      	movs	r3, #9
 800c862:	e014      	b.n	800c88e <inv_icm20948_sensor_android_2_sensor_type+0x126>
	case ANDROID_SENSOR_ROTATION_VECTOR:                  return INV_ICM20948_SENSOR_ROTATION_VECTOR;
 800c864:	230a      	movs	r3, #10
 800c866:	e012      	b.n	800c88e <inv_icm20948_sensor_android_2_sensor_type+0x126>
	case ANDROID_SENSOR_GEOMAGNETIC_ROTATION_VECTOR:      return INV_ICM20948_SENSOR_GEOMAGNETIC_ROTATION_VECTOR;
 800c868:	230b      	movs	r3, #11
 800c86a:	e010      	b.n	800c88e <inv_icm20948_sensor_android_2_sensor_type+0x126>
	case ANDROID_SENSOR_GEOMAGNETIC_FIELD:                return INV_ICM20948_SENSOR_GEOMAGNETIC_FIELD;
 800c86c:	230c      	movs	r3, #12
 800c86e:	e00e      	b.n	800c88e <inv_icm20948_sensor_android_2_sensor_type+0x126>
	case ANDROID_SENSOR_WAKEUP_SIGNIFICANT_MOTION:        return INV_ICM20948_SENSOR_WAKEUP_SIGNIFICANT_MOTION;
 800c870:	230d      	movs	r3, #13
 800c872:	e00c      	b.n	800c88e <inv_icm20948_sensor_android_2_sensor_type+0x126>
	case ANDROID_SENSOR_FLIP_PICKUP:                      return INV_ICM20948_SENSOR_FLIP_PICKUP;
 800c874:	230e      	movs	r3, #14
 800c876:	e00a      	b.n	800c88e <inv_icm20948_sensor_android_2_sensor_type+0x126>
	case ANDROID_SENSOR_WAKEUP_TILT_DETECTOR:             return INV_ICM20948_SENSOR_WAKEUP_TILT_DETECTOR;
 800c878:	230f      	movs	r3, #15
 800c87a:	e008      	b.n	800c88e <inv_icm20948_sensor_android_2_sensor_type+0x126>
	case ANDROID_SENSOR_GRAVITY:                          return INV_ICM20948_SENSOR_GRAVITY;
 800c87c:	2310      	movs	r3, #16
 800c87e:	e006      	b.n	800c88e <inv_icm20948_sensor_android_2_sensor_type+0x126>
	case ANDROID_SENSOR_LINEAR_ACCELERATION:              return INV_ICM20948_SENSOR_LINEAR_ACCELERATION;
 800c880:	2311      	movs	r3, #17
 800c882:	e004      	b.n	800c88e <inv_icm20948_sensor_android_2_sensor_type+0x126>
	case ANDROID_SENSOR_ORIENTATION:                      return INV_ICM20948_SENSOR_ORIENTATION;
 800c884:	2312      	movs	r3, #18
 800c886:	e002      	b.n	800c88e <inv_icm20948_sensor_android_2_sensor_type+0x126>
	case ANDROID_SENSOR_B2S:                              return INV_ICM20948_SENSOR_B2S;
 800c888:	2313      	movs	r3, #19
 800c88a:	e000      	b.n	800c88e <inv_icm20948_sensor_android_2_sensor_type+0x126>
	default:                                              return INV_ICM20948_SENSOR_MAX;
 800c88c:	2314      	movs	r3, #20
	}
}
 800c88e:	4618      	mov	r0, r3
 800c890:	370c      	adds	r7, #12
 800c892:	46bd      	mov	sp, r7
 800c894:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c898:	4770      	bx	lr
 800c89a:	bf00      	nop

0800c89c <skip_sensor>:

static int skip_sensor(struct inv_icm20948 * s, unsigned char androidSensor)
{
 800c89c:	b580      	push	{r7, lr}
 800c89e:	b084      	sub	sp, #16
 800c8a0:	af00      	add	r7, sp, #0
 800c8a2:	6078      	str	r0, [r7, #4]
 800c8a4:	460b      	mov	r3, r1
 800c8a6:	70fb      	strb	r3, [r7, #3]
	enum inv_icm20948_sensor icm20948_sensor_id = inv_icm20948_sensor_android_2_sensor_type(androidSensor);
 800c8a8:	78fb      	ldrb	r3, [r7, #3]
 800c8aa:	4618      	mov	r0, r3
 800c8ac:	f7ff ff5c 	bl	800c768 <inv_icm20948_sensor_android_2_sensor_type>
 800c8b0:	4603      	mov	r3, r0
 800c8b2:	73fb      	strb	r3, [r7, #15]
	uint8_t skip_sample = s->skip_sample[icm20948_sensor_id];
 800c8b4:	7bfb      	ldrb	r3, [r7, #15]
 800c8b6:	687a      	ldr	r2, [r7, #4]
 800c8b8:	4413      	add	r3, r2
 800c8ba:	f893 32ac 	ldrb.w	r3, [r3, #684]	@ 0x2ac
 800c8be:	73bb      	strb	r3, [r7, #14]
	
	if (s->skip_sample[icm20948_sensor_id])
 800c8c0:	7bfb      	ldrb	r3, [r7, #15]
 800c8c2:	687a      	ldr	r2, [r7, #4]
 800c8c4:	4413      	add	r3, r2
 800c8c6:	f893 32ac 	ldrb.w	r3, [r3, #684]	@ 0x2ac
 800c8ca:	2b00      	cmp	r3, #0
 800c8cc:	d00b      	beq.n	800c8e6 <skip_sensor+0x4a>
		s->skip_sample[icm20948_sensor_id]--;
 800c8ce:	7bfb      	ldrb	r3, [r7, #15]
 800c8d0:	687a      	ldr	r2, [r7, #4]
 800c8d2:	441a      	add	r2, r3
 800c8d4:	f892 22ac 	ldrb.w	r2, [r2, #684]	@ 0x2ac
 800c8d8:	3a01      	subs	r2, #1
 800c8da:	b2d1      	uxtb	r1, r2
 800c8dc:	687a      	ldr	r2, [r7, #4]
 800c8de:	4413      	add	r3, r2
 800c8e0:	460a      	mov	r2, r1
 800c8e2:	f883 22ac 	strb.w	r2, [r3, #684]	@ 0x2ac

	return skip_sample;
 800c8e6:	7bbb      	ldrb	r3, [r7, #14]
}
 800c8e8:	4618      	mov	r0, r3
 800c8ea:	3710      	adds	r7, #16
 800c8ec:	46bd      	mov	sp, r7
 800c8ee:	bd80      	pop	{r7, pc}

0800c8f0 <inv_icm20948_get_whoami>:

/* Identification related functions */
int inv_icm20948_get_whoami(struct inv_icm20948 * s, uint8_t * whoami)
{
 800c8f0:	b580      	push	{r7, lr}
 800c8f2:	b082      	sub	sp, #8
 800c8f4:	af00      	add	r7, sp, #0
 800c8f6:	6078      	str	r0, [r7, #4]
 800c8f8:	6039      	str	r1, [r7, #0]
	return inv_icm20948_read_reg_one(s, REG_WHO_AM_I, whoami);
 800c8fa:	683a      	ldr	r2, [r7, #0]
 800c8fc:	2100      	movs	r1, #0
 800c8fe:	6878      	ldr	r0, [r7, #4]
 800c900:	f7ff febc 	bl	800c67c <inv_icm20948_read_reg_one>
 800c904:	4603      	mov	r3, r0
}
 800c906:	4618      	mov	r0, r3
 800c908:	3708      	adds	r7, #8
 800c90a:	46bd      	mov	sp, r7
 800c90c:	bd80      	pop	{r7, pc}
	...

0800c910 <inv_icm20948_init_matrix>:

void inv_icm20948_init_matrix(struct inv_icm20948 * s)
{
 800c910:	b580      	push	{r7, lr}
 800c912:	b082      	sub	sp, #8
 800c914:	af00      	add	r7, sp, #0
 800c916:	6078      	str	r0, [r7, #4]
	// initialize chip to body
	s->s_quat_chip_to_body[0] = (1L<<30);
 800c918:	687b      	ldr	r3, [r7, #4]
 800c91a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800c91e:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
	s->s_quat_chip_to_body[1] = 0;
 800c922:	687b      	ldr	r3, [r7, #4]
 800c924:	2200      	movs	r2, #0
 800c926:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
	s->s_quat_chip_to_body[2] = 0;
 800c92a:	687b      	ldr	r3, [r7, #4]
 800c92c:	2200      	movs	r2, #0
 800c92e:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
	s->s_quat_chip_to_body[3] = 0;
 800c932:	687b      	ldr	r3, [r7, #4]
 800c934:	2200      	movs	r2, #0
 800c936:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
	//initialize mounting matrix
	memset(s->mounting_matrix, 0, sizeof(s->mounting_matrix));
 800c93a:	687b      	ldr	r3, [r7, #4]
 800c93c:	f503 731d 	add.w	r3, r3, #628	@ 0x274
 800c940:	2209      	movs	r2, #9
 800c942:	2100      	movs	r1, #0
 800c944:	4618      	mov	r0, r3
 800c946:	f008 fd9f 	bl	8015488 <memset>
	s->mounting_matrix[0] = 1;
 800c94a:	687b      	ldr	r3, [r7, #4]
 800c94c:	2201      	movs	r2, #1
 800c94e:	f883 2274 	strb.w	r2, [r3, #628]	@ 0x274
	s->mounting_matrix[4] = 1;
 800c952:	687b      	ldr	r3, [r7, #4]
 800c954:	2201      	movs	r2, #1
 800c956:	f883 2278 	strb.w	r2, [r3, #632]	@ 0x278
	s->mounting_matrix[8] = 1;
 800c95a:	687b      	ldr	r3, [r7, #4]
 800c95c:	2201      	movs	r2, #1
 800c95e:	f883 227c 	strb.w	r2, [r3, #636]	@ 0x27c
	//initialize soft iron matrix
	s->soft_iron_matrix[0] = (1L<<30);
 800c962:	687b      	ldr	r3, [r7, #4]
 800c964:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800c968:	f8c3 2288 	str.w	r2, [r3, #648]	@ 0x288
	s->soft_iron_matrix[4] = (1L<<30);
 800c96c:	687b      	ldr	r3, [r7, #4]
 800c96e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800c972:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298
	s->soft_iron_matrix[8] = (1L<<30);
 800c976:	687b      	ldr	r3, [r7, #4]
 800c978:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800c97c:	f8c3 22a8 	str.w	r2, [r3, #680]	@ 0x2a8

	inv_icm20948_set_chip_to_body_axis_quaternion(s, s->mounting_matrix, 0.0);
 800c980:	687b      	ldr	r3, [r7, #4]
 800c982:	f503 731d 	add.w	r3, r3, #628	@ 0x274
 800c986:	ed9f 0a05 	vldr	s0, [pc, #20]	@ 800c99c <inv_icm20948_init_matrix+0x8c>
 800c98a:	4619      	mov	r1, r3
 800c98c:	6878      	ldr	r0, [r7, #4]
 800c98e:	f7fc f9b9 	bl	8008d04 <inv_icm20948_set_chip_to_body_axis_quaternion>
}
 800c992:	bf00      	nop
 800c994:	3708      	adds	r7, #8
 800c996:	46bd      	mov	sp, r7
 800c998:	bd80      	pop	{r7, pc}
 800c99a:	bf00      	nop
 800c99c:	00000000 	.word	0x00000000

0800c9a0 <inv_icm20948_init_structure>:

int inv_icm20948_init_structure(struct inv_icm20948 * s)
{
 800c9a0:	b580      	push	{r7, lr}
 800c9a2:	b084      	sub	sp, #16
 800c9a4:	af00      	add	r7, sp, #0
 800c9a6:	6078      	str	r0, [r7, #4]
	int i;
	inv_icm20948_base_control_init(s);
 800c9a8:	6878      	ldr	r0, [r7, #4]
 800c9aa:	f7f9 fa45 	bl	8005e38 <inv_icm20948_base_control_init>
	inv_icm20948_transport_init(s);
 800c9ae:	6878      	ldr	r0, [r7, #4]
 800c9b0:	f002 f957 	bl	800ec62 <inv_icm20948_transport_init>
	inv_icm20948_augmented_init(s);
 800c9b4:	6878      	ldr	r0, [r7, #4]
 800c9b6:	f7f7 fd23 	bl	8004400 <inv_icm20948_augmented_init>
	//Init state
	s->set_accuracy = 0;
 800c9ba:	687b      	ldr	r3, [r7, #4]
 800c9bc:	2200      	movs	r2, #0
 800c9be:	f8a3 24f2 	strh.w	r2, [r3, #1266]	@ 0x4f2
	s->new_accuracy = 0;
 800c9c2:	687b      	ldr	r3, [r7, #4]
 800c9c4:	2200      	movs	r2, #0
 800c9c6:	f8c3 24f4 	str.w	r2, [r3, #1268]	@ 0x4f4
	for(i = 0; i < GENERAL_SENSORS_MAX; i ++)
 800c9ca:	2300      	movs	r3, #0
 800c9cc:	60fb      	str	r3, [r7, #12]
 800c9ce:	e010      	b.n	800c9f2 <inv_icm20948_init_structure+0x52>
		s->timestamp[inv_icm20948_sensor_android_2_sensor_type(i)] = 0;
 800c9d0:	68f8      	ldr	r0, [r7, #12]
 800c9d2:	f7ff fec9 	bl	800c768 <inv_icm20948_sensor_android_2_sensor_type>
 800c9d6:	4603      	mov	r3, r0
 800c9d8:	687a      	ldr	r2, [r7, #4]
 800c9da:	3359      	adds	r3, #89	@ 0x59
 800c9dc:	00db      	lsls	r3, r3, #3
 800c9de:	18d1      	adds	r1, r2, r3
 800c9e0:	f04f 0200 	mov.w	r2, #0
 800c9e4:	f04f 0300 	mov.w	r3, #0
 800c9e8:	e9c1 2300 	strd	r2, r3, [r1]
	for(i = 0; i < GENERAL_SENSORS_MAX; i ++)
 800c9ec:	68fb      	ldr	r3, [r7, #12]
 800c9ee:	3301      	adds	r3, #1
 800c9f0:	60fb      	str	r3, [r7, #12]
 800c9f2:	68fb      	ldr	r3, [r7, #12]
 800c9f4:	2b32      	cmp	r3, #50	@ 0x32
 800c9f6:	ddeb      	ble.n	800c9d0 <inv_icm20948_init_structure+0x30>
		
	return 0;
 800c9f8:	2300      	movs	r3, #0
}
 800c9fa:	4618      	mov	r0, r3
 800c9fc:	3710      	adds	r7, #16
 800c9fe:	46bd      	mov	sp, r7
 800ca00:	bd80      	pop	{r7, pc}

0800ca02 <inv_icm20948_initialize>:

int inv_icm20948_initialize(struct inv_icm20948 * s, const uint8_t *dmp3_image, uint32_t dmp3_image_size)
{
 800ca02:	b580      	push	{r7, lr}
 800ca04:	b084      	sub	sp, #16
 800ca06:	af00      	add	r7, sp, #0
 800ca08:	60f8      	str	r0, [r7, #12]
 800ca0a:	60b9      	str	r1, [r7, #8]
 800ca0c:	607a      	str	r2, [r7, #4]
	if(s->serif.is_spi) {
 800ca0e:	68fb      	ldr	r3, [r7, #12]
 800ca10:	695b      	ldr	r3, [r3, #20]
 800ca12:	2b00      	cmp	r3, #0
 800ca14:	d00b      	beq.n	800ca2e <inv_icm20948_initialize+0x2c>
		/* Hardware initialization */
		// No image to be loaded from flash, no pointer to pass.
		if (inv_icm20948_initialize_lower_driver(s, SERIAL_INTERFACE_SPI, dmp3_image, dmp3_image_size)) {
 800ca16:	687b      	ldr	r3, [r7, #4]
 800ca18:	68ba      	ldr	r2, [r7, #8]
 800ca1a:	2102      	movs	r1, #2
 800ca1c:	68f8      	ldr	r0, [r7, #12]
 800ca1e:	f7fb f971 	bl	8007d04 <inv_icm20948_initialize_lower_driver>
 800ca22:	4603      	mov	r3, r0
 800ca24:	2b00      	cmp	r3, #0
 800ca26:	d00e      	beq.n	800ca46 <inv_icm20948_initialize+0x44>
			return -1;
 800ca28:	f04f 33ff 	mov.w	r3, #4294967295
 800ca2c:	e00c      	b.n	800ca48 <inv_icm20948_initialize+0x46>
		}
	}
	else {
		/* Hardware initialization */
		// No image to be loaded from flash, no pointer to pass.
		if (inv_icm20948_initialize_lower_driver(s, SERIAL_INTERFACE_I2C, dmp3_image, dmp3_image_size)) {
 800ca2e:	687b      	ldr	r3, [r7, #4]
 800ca30:	68ba      	ldr	r2, [r7, #8]
 800ca32:	2101      	movs	r1, #1
 800ca34:	68f8      	ldr	r0, [r7, #12]
 800ca36:	f7fb f965 	bl	8007d04 <inv_icm20948_initialize_lower_driver>
 800ca3a:	4603      	mov	r3, r0
 800ca3c:	2b00      	cmp	r3, #0
 800ca3e:	d002      	beq.n	800ca46 <inv_icm20948_initialize+0x44>
			return -1;
 800ca40:	f04f 33ff 	mov.w	r3, #4294967295
 800ca44:	e000      	b.n	800ca48 <inv_icm20948_initialize+0x46>
		}
	}
	return 0;
 800ca46:	2300      	movs	r3, #0
}
 800ca48:	4618      	mov	r0, r3
 800ca4a:	3710      	adds	r7, #16
 800ca4c:	46bd      	mov	sp, r7
 800ca4e:	bd80      	pop	{r7, pc}

0800ca50 <inv_icm20948_init_scale>:

int inv_icm20948_init_scale(struct inv_icm20948 * s)
{
 800ca50:	b580      	push	{r7, lr}
 800ca52:	b082      	sub	sp, #8
 800ca54:	af00      	add	r7, sp, #0
 800ca56:	6078      	str	r0, [r7, #4]
	/* Force accelero fullscale to 4g and gyr to 200dps */
	inv_icm20948_set_accel_fullscale(s, MPU_FS_4G);
 800ca58:	2101      	movs	r1, #1
 800ca5a:	6878      	ldr	r0, [r7, #4]
 800ca5c:	f7fb fd2a 	bl	80084b4 <inv_icm20948_set_accel_fullscale>
	inv_icm20948_set_gyro_fullscale(s, MPU_FS_2000dps);
 800ca60:	2103      	movs	r1, #3
 800ca62:	6878      	ldr	r0, [r7, #4]
 800ca64:	f7fb fc30 	bl	80082c8 <inv_icm20948_set_gyro_fullscale>

	return 0;
 800ca68:	2300      	movs	r3, #0
}
 800ca6a:	4618      	mov	r0, r3
 800ca6c:	3708      	adds	r7, #8
 800ca6e:	46bd      	mov	sp, r7
 800ca70:	bd80      	pop	{r7, pc}

0800ca72 <inv_icm20948_set_fsr>:

int inv_icm20948_set_fsr(struct inv_icm20948 * s, enum inv_icm20948_sensor sensor, const void * fsr)
{
 800ca72:	b580      	push	{r7, lr}
 800ca74:	b088      	sub	sp, #32
 800ca76:	af00      	add	r7, sp, #0
 800ca78:	60f8      	str	r0, [r7, #12]
 800ca7a:	460b      	mov	r3, r1
 800ca7c:	607a      	str	r2, [r7, #4]
 800ca7e:	72fb      	strb	r3, [r7, #11]
	int result = 0;
 800ca80:	2300      	movs	r3, #0
 800ca82:	61fb      	str	r3, [r7, #28]
	int * castedvalue = (int*) fsr;
 800ca84:	687b      	ldr	r3, [r7, #4]
 800ca86:	617b      	str	r3, [r7, #20]
	if((sensor == INV_ICM20948_SENSOR_RAW_ACCELEROMETER) ||
 800ca88:	7afb      	ldrb	r3, [r7, #11]
 800ca8a:	2b02      	cmp	r3, #2
 800ca8c:	d002      	beq.n	800ca94 <inv_icm20948_set_fsr+0x22>
 800ca8e:	7afb      	ldrb	r3, [r7, #11]
 800ca90:	2b00      	cmp	r3, #0
 800ca92:	d128      	bne.n	800cae6 <inv_icm20948_set_fsr+0x74>
	   (sensor == INV_ICM20948_SENSOR_ACCELEROMETER)){
		enum mpu_accel_fs afsr;
		if(*castedvalue == 2)
 800ca94:	697b      	ldr	r3, [r7, #20]
 800ca96:	681b      	ldr	r3, [r3, #0]
 800ca98:	2b02      	cmp	r3, #2
 800ca9a:	d102      	bne.n	800caa2 <inv_icm20948_set_fsr+0x30>
			afsr = MPU_FS_2G;
 800ca9c:	2300      	movs	r3, #0
 800ca9e:	76fb      	strb	r3, [r7, #27]
 800caa0:	e017      	b.n	800cad2 <inv_icm20948_set_fsr+0x60>
		else if(*castedvalue == 4)
 800caa2:	697b      	ldr	r3, [r7, #20]
 800caa4:	681b      	ldr	r3, [r3, #0]
 800caa6:	2b04      	cmp	r3, #4
 800caa8:	d102      	bne.n	800cab0 <inv_icm20948_set_fsr+0x3e>
			afsr = MPU_FS_4G;
 800caaa:	2301      	movs	r3, #1
 800caac:	76fb      	strb	r3, [r7, #27]
 800caae:	e010      	b.n	800cad2 <inv_icm20948_set_fsr+0x60>
		else if(*castedvalue == 8)
 800cab0:	697b      	ldr	r3, [r7, #20]
 800cab2:	681b      	ldr	r3, [r3, #0]
 800cab4:	2b08      	cmp	r3, #8
 800cab6:	d102      	bne.n	800cabe <inv_icm20948_set_fsr+0x4c>
			afsr = MPU_FS_8G;
 800cab8:	2302      	movs	r3, #2
 800caba:	76fb      	strb	r3, [r7, #27]
 800cabc:	e009      	b.n	800cad2 <inv_icm20948_set_fsr+0x60>
		else if(*castedvalue == 16)
 800cabe:	697b      	ldr	r3, [r7, #20]
 800cac0:	681b      	ldr	r3, [r3, #0]
 800cac2:	2b10      	cmp	r3, #16
 800cac4:	d102      	bne.n	800cacc <inv_icm20948_set_fsr+0x5a>
			afsr = MPU_FS_16G;
 800cac6:	2303      	movs	r3, #3
 800cac8:	76fb      	strb	r3, [r7, #27]
 800caca:	e002      	b.n	800cad2 <inv_icm20948_set_fsr+0x60>
		else 
			return -1;
 800cacc:	f04f 33ff 	mov.w	r3, #4294967295
 800cad0:	e03e      	b.n	800cb50 <inv_icm20948_set_fsr+0xde>
		result |= inv_icm20948_set_accel_fullscale(s, afsr);
 800cad2:	7efb      	ldrb	r3, [r7, #27]
 800cad4:	4619      	mov	r1, r3
 800cad6:	68f8      	ldr	r0, [r7, #12]
 800cad8:	f7fb fcec 	bl	80084b4 <inv_icm20948_set_accel_fullscale>
 800cadc:	4602      	mov	r2, r0
 800cade:	69fb      	ldr	r3, [r7, #28]
 800cae0:	4313      	orrs	r3, r2
 800cae2:	61fb      	str	r3, [r7, #28]
	   (sensor == INV_ICM20948_SENSOR_ACCELEROMETER)){
 800cae4:	e033      	b.n	800cb4e <inv_icm20948_set_fsr+0xdc>
	}
	else if((sensor == INV_ICM20948_SENSOR_GYROSCOPE) ||
 800cae6:	7afb      	ldrb	r3, [r7, #11]
 800cae8:	2b01      	cmp	r3, #1
 800caea:	d005      	beq.n	800caf8 <inv_icm20948_set_fsr+0x86>
 800caec:	7afb      	ldrb	r3, [r7, #11]
 800caee:	2b03      	cmp	r3, #3
 800caf0:	d002      	beq.n	800caf8 <inv_icm20948_set_fsr+0x86>
			(sensor == INV_ICM20948_SENSOR_RAW_GYROSCOPE) ||
 800caf2:	7afb      	ldrb	r3, [r7, #11]
 800caf4:	2b05      	cmp	r3, #5
 800caf6:	d12a      	bne.n	800cb4e <inv_icm20948_set_fsr+0xdc>
			(sensor == INV_ICM20948_SENSOR_GYROSCOPE_UNCALIBRATED)) {
		enum mpu_gyro_fs gfsr;
		if(*castedvalue == 250)
 800caf8:	697b      	ldr	r3, [r7, #20]
 800cafa:	681b      	ldr	r3, [r3, #0]
 800cafc:	2bfa      	cmp	r3, #250	@ 0xfa
 800cafe:	d102      	bne.n	800cb06 <inv_icm20948_set_fsr+0x94>
			gfsr = MPU_FS_250dps;
 800cb00:	2300      	movs	r3, #0
 800cb02:	76bb      	strb	r3, [r7, #26]
 800cb04:	e01a      	b.n	800cb3c <inv_icm20948_set_fsr+0xca>
		else if(*castedvalue == 500)
 800cb06:	697b      	ldr	r3, [r7, #20]
 800cb08:	681b      	ldr	r3, [r3, #0]
 800cb0a:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800cb0e:	d102      	bne.n	800cb16 <inv_icm20948_set_fsr+0xa4>
			gfsr = MPU_FS_500dps;
 800cb10:	2301      	movs	r3, #1
 800cb12:	76bb      	strb	r3, [r7, #26]
 800cb14:	e012      	b.n	800cb3c <inv_icm20948_set_fsr+0xca>
		else if(*castedvalue == 1000)
 800cb16:	697b      	ldr	r3, [r7, #20]
 800cb18:	681b      	ldr	r3, [r3, #0]
 800cb1a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800cb1e:	d102      	bne.n	800cb26 <inv_icm20948_set_fsr+0xb4>
		 	gfsr = MPU_FS_1000dps;
 800cb20:	2302      	movs	r3, #2
 800cb22:	76bb      	strb	r3, [r7, #26]
 800cb24:	e00a      	b.n	800cb3c <inv_icm20948_set_fsr+0xca>
		else if(*castedvalue == 2000)
 800cb26:	697b      	ldr	r3, [r7, #20]
 800cb28:	681b      	ldr	r3, [r3, #0]
 800cb2a:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 800cb2e:	d102      	bne.n	800cb36 <inv_icm20948_set_fsr+0xc4>
		 	gfsr = MPU_FS_2000dps;
 800cb30:	2303      	movs	r3, #3
 800cb32:	76bb      	strb	r3, [r7, #26]
 800cb34:	e002      	b.n	800cb3c <inv_icm20948_set_fsr+0xca>
		else 
			return -1;
 800cb36:	f04f 33ff 	mov.w	r3, #4294967295
 800cb3a:	e009      	b.n	800cb50 <inv_icm20948_set_fsr+0xde>
		result |= inv_icm20948_set_gyro_fullscale(s, gfsr);
 800cb3c:	7ebb      	ldrb	r3, [r7, #26]
 800cb3e:	4619      	mov	r1, r3
 800cb40:	68f8      	ldr	r0, [r7, #12]
 800cb42:	f7fb fbc1 	bl	80082c8 <inv_icm20948_set_gyro_fullscale>
 800cb46:	4602      	mov	r2, r0
 800cb48:	69fb      	ldr	r3, [r7, #28]
 800cb4a:	4313      	orrs	r3, r2
 800cb4c:	61fb      	str	r3, [r7, #28]
	}
	return result;
 800cb4e:	69fb      	ldr	r3, [r7, #28]
}
 800cb50:	4618      	mov	r0, r3
 800cb52:	3720      	adds	r7, #32
 800cb54:	46bd      	mov	sp, r7
 800cb56:	bd80      	pop	{r7, pc}

0800cb58 <inv_icm20948_get_fsr>:

int inv_icm20948_get_fsr(struct inv_icm20948 * s, enum inv_icm20948_sensor sensor, const void * fsr)
{
 800cb58:	b580      	push	{r7, lr}
 800cb5a:	b088      	sub	sp, #32
 800cb5c:	af00      	add	r7, sp, #0
 800cb5e:	60f8      	str	r0, [r7, #12]
 800cb60:	460b      	mov	r3, r1
 800cb62:	607a      	str	r2, [r7, #4]
 800cb64:	72fb      	strb	r3, [r7, #11]
	
	if((sensor == INV_ICM20948_SENSOR_RAW_ACCELEROMETER) ||
 800cb66:	7afb      	ldrb	r3, [r7, #11]
 800cb68:	2b02      	cmp	r3, #2
 800cb6a:	d002      	beq.n	800cb72 <inv_icm20948_get_fsr+0x1a>
 800cb6c:	7afb      	ldrb	r3, [r7, #11]
 800cb6e:	2b00      	cmp	r3, #0
 800cb70:	d127      	bne.n	800cbc2 <inv_icm20948_get_fsr+0x6a>
	   (sensor == INV_ICM20948_SENSOR_ACCELEROMETER)){
		unsigned char * castedvalue = (unsigned char*) fsr;
 800cb72:	687b      	ldr	r3, [r7, #4]
 800cb74:	617b      	str	r3, [r7, #20]
		int afsr = inv_icm20948_get_accel_fullscale(s);
 800cb76:	68f8      	ldr	r0, [r7, #12]
 800cb78:	f7fb fcca 	bl	8008510 <inv_icm20948_get_accel_fullscale>
 800cb7c:	4603      	mov	r3, r0
 800cb7e:	613b      	str	r3, [r7, #16]
		if(afsr == MPU_FS_2G)
 800cb80:	693b      	ldr	r3, [r7, #16]
 800cb82:	2b00      	cmp	r3, #0
 800cb84:	d103      	bne.n	800cb8e <inv_icm20948_get_fsr+0x36>
			* castedvalue = 2;
 800cb86:	697b      	ldr	r3, [r7, #20]
 800cb88:	2202      	movs	r2, #2
 800cb8a:	701a      	strb	r2, [r3, #0]
 800cb8c:	e017      	b.n	800cbbe <inv_icm20948_get_fsr+0x66>
		else if(afsr == MPU_FS_4G)
 800cb8e:	693b      	ldr	r3, [r7, #16]
 800cb90:	2b01      	cmp	r3, #1
 800cb92:	d103      	bne.n	800cb9c <inv_icm20948_get_fsr+0x44>
			* castedvalue = 4;
 800cb94:	697b      	ldr	r3, [r7, #20]
 800cb96:	2204      	movs	r2, #4
 800cb98:	701a      	strb	r2, [r3, #0]
 800cb9a:	e010      	b.n	800cbbe <inv_icm20948_get_fsr+0x66>
		else if(afsr == MPU_FS_8G)
 800cb9c:	693b      	ldr	r3, [r7, #16]
 800cb9e:	2b02      	cmp	r3, #2
 800cba0:	d103      	bne.n	800cbaa <inv_icm20948_get_fsr+0x52>
			* castedvalue = 8;
 800cba2:	697b      	ldr	r3, [r7, #20]
 800cba4:	2208      	movs	r2, #8
 800cba6:	701a      	strb	r2, [r3, #0]
 800cba8:	e009      	b.n	800cbbe <inv_icm20948_get_fsr+0x66>
		else if(afsr == MPU_FS_16G)
 800cbaa:	693b      	ldr	r3, [r7, #16]
 800cbac:	2b03      	cmp	r3, #3
 800cbae:	d103      	bne.n	800cbb8 <inv_icm20948_get_fsr+0x60>
			* castedvalue = 16;
 800cbb0:	697b      	ldr	r3, [r7, #20]
 800cbb2:	2210      	movs	r2, #16
 800cbb4:	701a      	strb	r2, [r3, #0]
 800cbb6:	e002      	b.n	800cbbe <inv_icm20948_get_fsr+0x66>
		else 
			return -1;
 800cbb8:	f04f 33ff 	mov.w	r3, #4294967295
 800cbbc:	e036      	b.n	800cc2c <inv_icm20948_get_fsr+0xd4>
		
		return 1;
 800cbbe:	2301      	movs	r3, #1
 800cbc0:	e034      	b.n	800cc2c <inv_icm20948_get_fsr+0xd4>
	}
	else if((sensor == INV_ICM20948_SENSOR_GYROSCOPE) ||
 800cbc2:	7afb      	ldrb	r3, [r7, #11]
 800cbc4:	2b01      	cmp	r3, #1
 800cbc6:	d005      	beq.n	800cbd4 <inv_icm20948_get_fsr+0x7c>
 800cbc8:	7afb      	ldrb	r3, [r7, #11]
 800cbca:	2b03      	cmp	r3, #3
 800cbcc:	d002      	beq.n	800cbd4 <inv_icm20948_get_fsr+0x7c>
			(sensor == INV_ICM20948_SENSOR_RAW_GYROSCOPE) ||
 800cbce:	7afb      	ldrb	r3, [r7, #11]
 800cbd0:	2b05      	cmp	r3, #5
 800cbd2:	d12a      	bne.n	800cc2a <inv_icm20948_get_fsr+0xd2>
			(sensor == INV_ICM20948_SENSOR_GYROSCOPE_UNCALIBRATED)) {
		unsigned short * castedvalue = (unsigned short*) fsr;
 800cbd4:	687b      	ldr	r3, [r7, #4]
 800cbd6:	61fb      	str	r3, [r7, #28]
		int gfsr = inv_icm20948_get_gyro_fullscale(s);
 800cbd8:	68f8      	ldr	r0, [r7, #12]
 800cbda:	f7fb fb94 	bl	8008306 <inv_icm20948_get_gyro_fullscale>
 800cbde:	4603      	mov	r3, r0
 800cbe0:	61bb      	str	r3, [r7, #24]
		if(gfsr == MPU_FS_250dps)
 800cbe2:	69bb      	ldr	r3, [r7, #24]
 800cbe4:	2b00      	cmp	r3, #0
 800cbe6:	d103      	bne.n	800cbf0 <inv_icm20948_get_fsr+0x98>
			* castedvalue = 250;
 800cbe8:	69fb      	ldr	r3, [r7, #28]
 800cbea:	22fa      	movs	r2, #250	@ 0xfa
 800cbec:	801a      	strh	r2, [r3, #0]
 800cbee:	e01a      	b.n	800cc26 <inv_icm20948_get_fsr+0xce>
		else if(gfsr == MPU_FS_500dps)
 800cbf0:	69bb      	ldr	r3, [r7, #24]
 800cbf2:	2b01      	cmp	r3, #1
 800cbf4:	d104      	bne.n	800cc00 <inv_icm20948_get_fsr+0xa8>
			* castedvalue = 500;
 800cbf6:	69fb      	ldr	r3, [r7, #28]
 800cbf8:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 800cbfc:	801a      	strh	r2, [r3, #0]
 800cbfe:	e012      	b.n	800cc26 <inv_icm20948_get_fsr+0xce>
		else if(gfsr == MPU_FS_1000dps)
 800cc00:	69bb      	ldr	r3, [r7, #24]
 800cc02:	2b02      	cmp	r3, #2
 800cc04:	d104      	bne.n	800cc10 <inv_icm20948_get_fsr+0xb8>
		 	* castedvalue = 1000;
 800cc06:	69fb      	ldr	r3, [r7, #28]
 800cc08:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800cc0c:	801a      	strh	r2, [r3, #0]
 800cc0e:	e00a      	b.n	800cc26 <inv_icm20948_get_fsr+0xce>
		else if(gfsr == MPU_FS_2000dps)
 800cc10:	69bb      	ldr	r3, [r7, #24]
 800cc12:	2b03      	cmp	r3, #3
 800cc14:	d104      	bne.n	800cc20 <inv_icm20948_get_fsr+0xc8>
		 	* castedvalue = 2000;
 800cc16:	69fb      	ldr	r3, [r7, #28]
 800cc18:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 800cc1c:	801a      	strh	r2, [r3, #0]
 800cc1e:	e002      	b.n	800cc26 <inv_icm20948_get_fsr+0xce>
		else 
			return -1;
 800cc20:	f04f 33ff 	mov.w	r3, #4294967295
 800cc24:	e002      	b.n	800cc2c <inv_icm20948_get_fsr+0xd4>
		
		return 2;
 800cc26:	2302      	movs	r3, #2
 800cc28:	e000      	b.n	800cc2c <inv_icm20948_get_fsr+0xd4>
	}
	
	return 0;
 800cc2a:	2300      	movs	r3, #0
}
 800cc2c:	4618      	mov	r0, r3
 800cc2e:	3720      	adds	r7, #32
 800cc30:	46bd      	mov	sp, r7
 800cc32:	bd80      	pop	{r7, pc}

0800cc34 <inv_icm20948_set_bias>:

int inv_icm20948_set_bias(struct inv_icm20948 * s, enum inv_icm20948_sensor sensor, const void * bias)
{
 800cc34:	b580      	push	{r7, lr}
 800cc36:	b08c      	sub	sp, #48	@ 0x30
 800cc38:	af00      	add	r7, sp, #0
 800cc3a:	60f8      	str	r0, [r7, #12]
 800cc3c:	460b      	mov	r3, r1
 800cc3e:	607a      	str	r2, [r7, #4]
 800cc40:	72fb      	strb	r3, [r7, #11]
	int bias_q16[3];
	int bias_in[3];
	int rc = 0;
 800cc42:	2300      	movs	r3, #0
 800cc44:	62fb      	str	r3, [r7, #44]	@ 0x2c
	short shift;
	switch(sensor) {
 800cc46:	7afb      	ldrb	r3, [r7, #11]
 800cc48:	2b0c      	cmp	r3, #12
 800cc4a:	d876      	bhi.n	800cd3a <inv_icm20948_set_bias+0x106>
 800cc4c:	a201      	add	r2, pc, #4	@ (adr r2, 800cc54 <inv_icm20948_set_bias+0x20>)
 800cc4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cc52:	bf00      	nop
 800cc54:	0800cc89 	.word	0x0800cc89
 800cc58:	0800ccbf 	.word	0x0800ccbf
 800cc5c:	0800cd3b 	.word	0x0800cd3b
 800cc60:	0800cd3b 	.word	0x0800cd3b
 800cc64:	0800cd17 	.word	0x0800cd17
 800cc68:	0800ccbf 	.word	0x0800ccbf
 800cc6c:	0800cd3b 	.word	0x0800cd3b
 800cc70:	0800cd3b 	.word	0x0800cd3b
 800cc74:	0800cd3b 	.word	0x0800cd3b
 800cc78:	0800cd3b 	.word	0x0800cd3b
 800cc7c:	0800cd3b 	.word	0x0800cd3b
 800cc80:	0800cd3b 	.word	0x0800cd3b
 800cc84:	0800cd17 	.word	0x0800cd17
		case INV_ICM20948_SENSOR_ACCELEROMETER :
			memcpy(bias_q16, bias, sizeof(bias_q16));
 800cc88:	f107 031c 	add.w	r3, r7, #28
 800cc8c:	220c      	movs	r2, #12
 800cc8e:	6879      	ldr	r1, [r7, #4]
 800cc90:	4618      	mov	r0, r3
 800cc92:	f008 fc93 	bl	80155bc <memcpy>
			//convert from q16 to q25
			bias_in[0] = bias_q16[0] << (25 - 16);
 800cc96:	69fb      	ldr	r3, [r7, #28]
 800cc98:	025b      	lsls	r3, r3, #9
 800cc9a:	613b      	str	r3, [r7, #16]
			bias_in[1] = bias_q16[1] << (25 - 16);
 800cc9c:	6a3b      	ldr	r3, [r7, #32]
 800cc9e:	025b      	lsls	r3, r3, #9
 800cca0:	617b      	str	r3, [r7, #20]
			bias_in[2] = bias_q16[2] << (25 - 16);
 800cca2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cca4:	025b      	lsls	r3, r3, #9
 800cca6:	61bb      	str	r3, [r7, #24]
			rc |= inv_icm20948_ctrl_set_acc_bias(s, bias_in);
 800cca8:	f107 0310 	add.w	r3, r7, #16
 800ccac:	4619      	mov	r1, r3
 800ccae:	68f8      	ldr	r0, [r7, #12]
 800ccb0:	f7fa fdae 	bl	8007810 <inv_icm20948_ctrl_set_acc_bias>
 800ccb4:	4602      	mov	r2, r0
 800ccb6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ccb8:	4313      	orrs	r3, r2
 800ccba:	62fb      	str	r3, [r7, #44]	@ 0x2c
			break;
 800ccbc:	e041      	b.n	800cd42 <inv_icm20948_set_bias+0x10e>
		case INV_ICM20948_SENSOR_GYROSCOPE_UNCALIBRATED:
		case INV_ICM20948_SENSOR_GYROSCOPE:
			memcpy(bias_q16, bias, sizeof(bias_q16));
 800ccbe:	f107 031c 	add.w	r3, r7, #28
 800ccc2:	220c      	movs	r2, #12
 800ccc4:	6879      	ldr	r1, [r7, #4]
 800ccc6:	4618      	mov	r0, r3
 800ccc8:	f008 fc78 	bl	80155bc <memcpy>
			//convert from q16 to :
			//Q19 => 2000dps
			//Q20 => 1000dps
			//Q21 => 500dps
			//Q22 => 250dps
			shift = ((20 + (MPU_FS_1000dps - inv_icm20948_get_gyro_fullscale(s))) - 16);
 800cccc:	68f8      	ldr	r0, [r7, #12]
 800ccce:	f7fb fb1a 	bl	8008306 <inv_icm20948_get_gyro_fullscale>
 800ccd2:	4603      	mov	r3, r0
 800ccd4:	f1c3 0306 	rsb	r3, r3, #6
 800ccd8:	b29b      	uxth	r3, r3
 800ccda:	857b      	strh	r3, [r7, #42]	@ 0x2a
			bias_in[0] = bias_q16[0] << shift;
 800ccdc:	69fa      	ldr	r2, [r7, #28]
 800ccde:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	@ 0x2a
 800cce2:	fa02 f303 	lsl.w	r3, r2, r3
 800cce6:	613b      	str	r3, [r7, #16]
			bias_in[1] = bias_q16[1] << shift;
 800cce8:	6a3a      	ldr	r2, [r7, #32]
 800ccea:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	@ 0x2a
 800ccee:	fa02 f303 	lsl.w	r3, r2, r3
 800ccf2:	617b      	str	r3, [r7, #20]
			bias_in[2] = bias_q16[2] << shift;
 800ccf4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ccf6:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	@ 0x2a
 800ccfa:	fa02 f303 	lsl.w	r3, r2, r3
 800ccfe:	61bb      	str	r3, [r7, #24]
			
			rc |= inv_icm20948_ctrl_set_gyr_bias(s, bias_in);
 800cd00:	f107 0310 	add.w	r3, r7, #16
 800cd04:	4619      	mov	r1, r3
 800cd06:	68f8      	ldr	r0, [r7, #12]
 800cd08:	f7fa fda5 	bl	8007856 <inv_icm20948_ctrl_set_gyr_bias>
 800cd0c:	4602      	mov	r2, r0
 800cd0e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cd10:	4313      	orrs	r3, r2
 800cd12:	62fb      	str	r3, [r7, #44]	@ 0x2c
			break;
 800cd14:	e015      	b.n	800cd42 <inv_icm20948_set_bias+0x10e>
		case INV_ICM20948_SENSOR_MAGNETIC_FIELD_UNCALIBRATED:
		case INV_ICM20948_SENSOR_GEOMAGNETIC_FIELD:
			memcpy(bias_q16, bias, sizeof(bias_q16));
 800cd16:	f107 031c 	add.w	r3, r7, #28
 800cd1a:	220c      	movs	r2, #12
 800cd1c:	6879      	ldr	r1, [r7, #4]
 800cd1e:	4618      	mov	r0, r3
 800cd20:	f008 fc4c 	bl	80155bc <memcpy>
			// bias is already in q16
			rc |= inv_icm20948_ctrl_set_mag_bias(s, bias_q16);
 800cd24:	f107 031c 	add.w	r3, r7, #28
 800cd28:	4619      	mov	r1, r3
 800cd2a:	68f8      	ldr	r0, [r7, #12]
 800cd2c:	f7fa fdb6 	bl	800789c <inv_icm20948_ctrl_set_mag_bias>
 800cd30:	4602      	mov	r2, r0
 800cd32:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cd34:	4313      	orrs	r3, r2
 800cd36:	62fb      	str	r3, [r7, #44]	@ 0x2c
			break;
 800cd38:	e003      	b.n	800cd42 <inv_icm20948_set_bias+0x10e>
		default :
			rc = -1;
 800cd3a:	f04f 33ff 	mov.w	r3, #4294967295
 800cd3e:	62fb      	str	r3, [r7, #44]	@ 0x2c
			break;
 800cd40:	bf00      	nop
	}
	return (rc == 0) ? 1 : rc;
 800cd42:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cd44:	2b00      	cmp	r3, #0
 800cd46:	d001      	beq.n	800cd4c <inv_icm20948_set_bias+0x118>
 800cd48:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cd4a:	e000      	b.n	800cd4e <inv_icm20948_set_bias+0x11a>
 800cd4c:	2301      	movs	r3, #1
}
 800cd4e:	4618      	mov	r0, r3
 800cd50:	3730      	adds	r7, #48	@ 0x30
 800cd52:	46bd      	mov	sp, r7
 800cd54:	bd80      	pop	{r7, pc}
 800cd56:	bf00      	nop

0800cd58 <inv_icm20948_get_bias>:

int inv_icm20948_get_bias(struct inv_icm20948 * s, enum inv_icm20948_sensor sensor, void * bias)
{
 800cd58:	b580      	push	{r7, lr}
 800cd5a:	b08c      	sub	sp, #48	@ 0x30
 800cd5c:	af00      	add	r7, sp, #0
 800cd5e:	60f8      	str	r0, [r7, #12]
 800cd60:	460b      	mov	r3, r1
 800cd62:	607a      	str	r2, [r7, #4]
 800cd64:	72fb      	strb	r3, [r7, #11]
	int bias_qx[3];
	int bias_out[3];
	int rc = 0;
 800cd66:	2300      	movs	r3, #0
 800cd68:	62fb      	str	r3, [r7, #44]	@ 0x2c
	short shift;
	switch(sensor) {
 800cd6a:	7afb      	ldrb	r3, [r7, #11]
 800cd6c:	2b0c      	cmp	r3, #12
 800cd6e:	d876      	bhi.n	800ce5e <inv_icm20948_get_bias+0x106>
 800cd70:	a201      	add	r2, pc, #4	@ (adr r2, 800cd78 <inv_icm20948_get_bias+0x20>)
 800cd72:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cd76:	bf00      	nop
 800cd78:	0800cdad 	.word	0x0800cdad
 800cd7c:	0800cde3 	.word	0x0800cde3
 800cd80:	0800ce5f 	.word	0x0800ce5f
 800cd84:	0800ce5f 	.word	0x0800ce5f
 800cd88:	0800ce3b 	.word	0x0800ce3b
 800cd8c:	0800cde3 	.word	0x0800cde3
 800cd90:	0800ce5f 	.word	0x0800ce5f
 800cd94:	0800ce5f 	.word	0x0800ce5f
 800cd98:	0800ce5f 	.word	0x0800ce5f
 800cd9c:	0800ce5f 	.word	0x0800ce5f
 800cda0:	0800ce5f 	.word	0x0800ce5f
 800cda4:	0800ce5f 	.word	0x0800ce5f
 800cda8:	0800ce3b 	.word	0x0800ce3b
		case INV_ICM20948_SENSOR_ACCELEROMETER :
			rc |= inv_icm20948_ctrl_get_acc_bias(s, bias_qx);
 800cdac:	f107 031c 	add.w	r3, r7, #28
 800cdb0:	4619      	mov	r1, r3
 800cdb2:	68f8      	ldr	r0, [r7, #12]
 800cdb4:	f7fa fd02 	bl	80077bc <inv_icm20948_ctrl_get_acc_bias>
 800cdb8:	4602      	mov	r2, r0
 800cdba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cdbc:	4313      	orrs	r3, r2
 800cdbe:	62fb      	str	r3, [r7, #44]	@ 0x2c
			//convert from q25 to q16 
			bias_out[0] = bias_qx[0] >> (25 - 16);
 800cdc0:	69fb      	ldr	r3, [r7, #28]
 800cdc2:	125b      	asrs	r3, r3, #9
 800cdc4:	613b      	str	r3, [r7, #16]
			bias_out[1] = bias_qx[1] >> (25 - 16);
 800cdc6:	6a3b      	ldr	r3, [r7, #32]
 800cdc8:	125b      	asrs	r3, r3, #9
 800cdca:	617b      	str	r3, [r7, #20]
			bias_out[2] = bias_qx[2] >> (25 - 16);
 800cdcc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cdce:	125b      	asrs	r3, r3, #9
 800cdd0:	61bb      	str	r3, [r7, #24]
			memcpy(bias, bias_out, sizeof(bias_out));
 800cdd2:	f107 0310 	add.w	r3, r7, #16
 800cdd6:	220c      	movs	r2, #12
 800cdd8:	4619      	mov	r1, r3
 800cdda:	6878      	ldr	r0, [r7, #4]
 800cddc:	f008 fbee 	bl	80155bc <memcpy>
			break;
 800cde0:	e041      	b.n	800ce66 <inv_icm20948_get_bias+0x10e>
		case INV_ICM20948_SENSOR_GYROSCOPE_UNCALIBRATED:
		case INV_ICM20948_SENSOR_GYROSCOPE:
			rc |= inv_icm20948_ctrl_get_gyr_bias(s, bias_qx);
 800cde2:	f107 031c 	add.w	r3, r7, #28
 800cde6:	4619      	mov	r1, r3
 800cde8:	68f8      	ldr	r0, [r7, #12]
 800cdea:	f7fa fcf5 	bl	80077d8 <inv_icm20948_ctrl_get_gyr_bias>
 800cdee:	4602      	mov	r2, r0
 800cdf0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cdf2:	4313      	orrs	r3, r2
 800cdf4:	62fb      	str	r3, [r7, #44]	@ 0x2c
			//convert from qn to q16:
			//Q19 => 2000dps
			//Q20 => 1000dps
			//Q21 => 500dps
			//Q22 => 250dps
			shift = ((20 + (MPU_FS_1000dps - inv_icm20948_get_gyro_fullscale(s))) - 16);
 800cdf6:	68f8      	ldr	r0, [r7, #12]
 800cdf8:	f7fb fa85 	bl	8008306 <inv_icm20948_get_gyro_fullscale>
 800cdfc:	4603      	mov	r3, r0
 800cdfe:	f1c3 0306 	rsb	r3, r3, #6
 800ce02:	b29b      	uxth	r3, r3
 800ce04:	857b      	strh	r3, [r7, #42]	@ 0x2a
			bias_out[0] = bias_qx[0] >> shift;
 800ce06:	69fa      	ldr	r2, [r7, #28]
 800ce08:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	@ 0x2a
 800ce0c:	fa42 f303 	asr.w	r3, r2, r3
 800ce10:	613b      	str	r3, [r7, #16]
			bias_out[1] = bias_qx[1] >> shift;
 800ce12:	6a3a      	ldr	r2, [r7, #32]
 800ce14:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	@ 0x2a
 800ce18:	fa42 f303 	asr.w	r3, r2, r3
 800ce1c:	617b      	str	r3, [r7, #20]
			bias_out[2] = bias_qx[2] >> shift;
 800ce1e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ce20:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	@ 0x2a
 800ce24:	fa42 f303 	asr.w	r3, r2, r3
 800ce28:	61bb      	str	r3, [r7, #24]

			memcpy(bias, bias_out, sizeof(bias_out));
 800ce2a:	f107 0310 	add.w	r3, r7, #16
 800ce2e:	220c      	movs	r2, #12
 800ce30:	4619      	mov	r1, r3
 800ce32:	6878      	ldr	r0, [r7, #4]
 800ce34:	f008 fbc2 	bl	80155bc <memcpy>
			break;
 800ce38:	e015      	b.n	800ce66 <inv_icm20948_get_bias+0x10e>
		case INV_ICM20948_SENSOR_MAGNETIC_FIELD_UNCALIBRATED:
		case INV_ICM20948_SENSOR_GEOMAGNETIC_FIELD:
			rc |= inv_icm20948_ctrl_get_mag_bias(s, bias_qx);
 800ce3a:	f107 031c 	add.w	r3, r7, #28
 800ce3e:	4619      	mov	r1, r3
 800ce40:	68f8      	ldr	r0, [r7, #12]
 800ce42:	f7fa fcd7 	bl	80077f4 <inv_icm20948_ctrl_get_mag_bias>
 800ce46:	4602      	mov	r2, r0
 800ce48:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ce4a:	4313      	orrs	r3, r2
 800ce4c:	62fb      	str	r3, [r7, #44]	@ 0x2c
			// bias is already in q16
			memcpy(bias, bias_qx, sizeof(bias_qx));
 800ce4e:	f107 031c 	add.w	r3, r7, #28
 800ce52:	220c      	movs	r2, #12
 800ce54:	4619      	mov	r1, r3
 800ce56:	6878      	ldr	r0, [r7, #4]
 800ce58:	f008 fbb0 	bl	80155bc <memcpy>
			break;
 800ce5c:	e003      	b.n	800ce66 <inv_icm20948_get_bias+0x10e>
		default:
			rc = -1;
 800ce5e:	f04f 33ff 	mov.w	r3, #4294967295
 800ce62:	62fb      	str	r3, [r7, #44]	@ 0x2c
			break;
 800ce64:	bf00      	nop
	}
	return (rc == 0) ? 3*sizeof(float) : rc;
 800ce66:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ce68:	2b00      	cmp	r3, #0
 800ce6a:	d001      	beq.n	800ce70 <inv_icm20948_get_bias+0x118>
 800ce6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ce6e:	e000      	b.n	800ce72 <inv_icm20948_get_bias+0x11a>
 800ce70:	230c      	movs	r3, #12
}
 800ce72:	4618      	mov	r0, r3
 800ce74:	3730      	adds	r7, #48	@ 0x30
 800ce76:	46bd      	mov	sp, r7
 800ce78:	bd80      	pop	{r7, pc}
 800ce7a:	bf00      	nop

0800ce7c <inv_icm20948_set_lowpower_or_highperformance>:

int inv_icm20948_set_lowpower_or_highperformance(struct inv_icm20948 * s, uint8_t lowpower_or_highperformance)
{
 800ce7c:	b580      	push	{r7, lr}
 800ce7e:	b082      	sub	sp, #8
 800ce80:	af00      	add	r7, sp, #0
 800ce82:	6078      	str	r0, [r7, #4]
 800ce84:	460b      	mov	r3, r1
 800ce86:	70fb      	strb	r3, [r7, #3]
	s->go_back_lp_when_odr_low = 0;
 800ce88:	687b      	ldr	r3, [r7, #4]
 800ce8a:	2200      	movs	r2, #0
 800ce8c:	f883 2244 	strb.w	r2, [r3, #580]	@ 0x244
	if(lowpower_or_highperformance)
 800ce90:	78fb      	ldrb	r3, [r7, #3]
 800ce92:	2b00      	cmp	r3, #0
 800ce94:	d004      	beq.n	800cea0 <inv_icm20948_set_lowpower_or_highperformance+0x24>
		return inv_icm20948_enter_low_noise_mode(s);
 800ce96:	6878      	ldr	r0, [r7, #4]
 800ce98:	f7fa ff1f 	bl	8007cda <inv_icm20948_enter_low_noise_mode>
 800ce9c:	4603      	mov	r3, r0
 800ce9e:	e003      	b.n	800cea8 <inv_icm20948_set_lowpower_or_highperformance+0x2c>
	else
		return inv_icm20948_enter_duty_cycle_mode(s);
 800cea0:	6878      	ldr	r0, [r7, #4]
 800cea2:	f7fa ff05 	bl	8007cb0 <inv_icm20948_enter_duty_cycle_mode>
 800cea6:	4603      	mov	r3, r0
}
 800cea8:	4618      	mov	r0, r3
 800ceaa:	3708      	adds	r7, #8
 800ceac:	46bd      	mov	sp, r7
 800ceae:	bd80      	pop	{r7, pc}

0800ceb0 <inv_icm20948_get_lowpower_or_highperformance>:


int inv_icm20948_get_lowpower_or_highperformance(struct inv_icm20948 * s, uint8_t * lowpower_or_highperformance)
{
 800ceb0:	b480      	push	{r7}
 800ceb2:	b083      	sub	sp, #12
 800ceb4:	af00      	add	r7, sp, #0
 800ceb6:	6078      	str	r0, [r7, #4]
 800ceb8:	6039      	str	r1, [r7, #0]
	(void)s;
	*lowpower_or_highperformance = CHIP_LOW_NOISE_ICM20948;
 800ceba:	683b      	ldr	r3, [r7, #0]
 800cebc:	2200      	movs	r2, #0
 800cebe:	701a      	strb	r2, [r3, #0]
	return 1;
 800cec0:	2301      	movs	r3, #1
}
 800cec2:	4618      	mov	r0, r3
 800cec4:	370c      	adds	r7, #12
 800cec6:	46bd      	mov	sp, r7
 800cec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cecc:	4770      	bx	lr

0800cece <DmpDriver_convertion>:

static void DmpDriver_convertion(signed char transformedtochar[9],
                                 const int32_t MatrixInQ30[9])
{
 800cece:	b480      	push	{r7}
 800ced0:	b085      	sub	sp, #20
 800ced2:	af00      	add	r7, sp, #0
 800ced4:	6078      	str	r0, [r7, #4]
 800ced6:	6039      	str	r1, [r7, #0]
	// To convert Q30 to signed char value
	uint8_t iter;
	for (iter = 0; iter < 9; ++iter)
 800ced8:	2300      	movs	r3, #0
 800ceda:	73fb      	strb	r3, [r7, #15]
 800cedc:	e00d      	b.n	800cefa <DmpDriver_convertion+0x2c>
		transformedtochar[iter] = MatrixInQ30[iter] >> 30;
 800cede:	7bfb      	ldrb	r3, [r7, #15]
 800cee0:	009b      	lsls	r3, r3, #2
 800cee2:	683a      	ldr	r2, [r7, #0]
 800cee4:	4413      	add	r3, r2
 800cee6:	681b      	ldr	r3, [r3, #0]
 800cee8:	1799      	asrs	r1, r3, #30
 800ceea:	7bfb      	ldrb	r3, [r7, #15]
 800ceec:	687a      	ldr	r2, [r7, #4]
 800ceee:	4413      	add	r3, r2
 800cef0:	b24a      	sxtb	r2, r1
 800cef2:	701a      	strb	r2, [r3, #0]
	for (iter = 0; iter < 9; ++iter)
 800cef4:	7bfb      	ldrb	r3, [r7, #15]
 800cef6:	3301      	adds	r3, #1
 800cef8:	73fb      	strb	r3, [r7, #15]
 800cefa:	7bfb      	ldrb	r3, [r7, #15]
 800cefc:	2b08      	cmp	r3, #8
 800cefe:	d9ee      	bls.n	800cede <DmpDriver_convertion+0x10>
}
 800cf00:	bf00      	nop
 800cf02:	bf00      	nop
 800cf04:	3714      	adds	r7, #20
 800cf06:	46bd      	mov	sp, r7
 800cf08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf0c:	4770      	bx	lr
	...

0800cf10 <inv_icm20948_set_matrix>:

int inv_icm20948_set_matrix(struct inv_icm20948 * s, const float matrix[9], enum inv_icm20948_sensor sensor)
{
 800cf10:	b580      	push	{r7, lr}
 800cf12:	b098      	sub	sp, #96	@ 0x60
 800cf14:	af00      	add	r7, sp, #0
 800cf16:	60f8      	str	r0, [r7, #12]
 800cf18:	60b9      	str	r1, [r7, #8]
 800cf1a:	4613      	mov	r3, r2
 800cf1c:	71fb      	strb	r3, [r7, #7]
	int32_t mounting_mq30[9];
	int32_t compass_mq30[9];
	int result = 0;
 800cf1e:	2300      	movs	r3, #0
 800cf20:	65fb      	str	r3, [r7, #92]	@ 0x5c
	int i;

	if ((sensor == INV_ICM20948_SENSOR_GEOMAGNETIC_FIELD)||
 800cf22:	79fb      	ldrb	r3, [r7, #7]
 800cf24:	2b0c      	cmp	r3, #12
 800cf26:	d002      	beq.n	800cf2e <inv_icm20948_set_matrix+0x1e>
 800cf28:	79fb      	ldrb	r3, [r7, #7]
 800cf2a:	2b04      	cmp	r3, #4
 800cf2c:	d134      	bne.n	800cf98 <inv_icm20948_set_matrix+0x88>
		(sensor == INV_ICM20948_SENSOR_MAGNETIC_FIELD_UNCALIBRATED)){
		for(i = 0; i < 9; ++i)
 800cf2e:	2300      	movs	r3, #0
 800cf30:	65bb      	str	r3, [r7, #88]	@ 0x58
 800cf32:	e016      	b.n	800cf62 <inv_icm20948_set_matrix+0x52>
			compass_mq30[i] = (int32_t)(matrix[i] * (1 << 30));
 800cf34:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800cf36:	009b      	lsls	r3, r3, #2
 800cf38:	68ba      	ldr	r2, [r7, #8]
 800cf3a:	4413      	add	r3, r2
 800cf3c:	edd3 7a00 	vldr	s15, [r3]
 800cf40:	ed9f 7a43 	vldr	s14, [pc, #268]	@ 800d050 <inv_icm20948_set_matrix+0x140>
 800cf44:	ee67 7a87 	vmul.f32	s15, s15, s14
 800cf48:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800cf4c:	ee17 2a90 	vmov	r2, s15
 800cf50:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800cf52:	009b      	lsls	r3, r3, #2
 800cf54:	3360      	adds	r3, #96	@ 0x60
 800cf56:	443b      	add	r3, r7
 800cf58:	f843 2c50 	str.w	r2, [r3, #-80]
		for(i = 0; i < 9; ++i)
 800cf5c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800cf5e:	3301      	adds	r3, #1
 800cf60:	65bb      	str	r3, [r7, #88]	@ 0x58
 800cf62:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800cf64:	2b08      	cmp	r3, #8
 800cf66:	dde5      	ble.n	800cf34 <inv_icm20948_set_matrix+0x24>
		// Convert compass mounting matrix in char
		DmpDriver_convertion(s->mounting_matrix_secondary_compass, compass_mq30);
 800cf68:	68fb      	ldr	r3, [r7, #12]
 800cf6a:	f203 237d 	addw	r3, r3, #637	@ 0x27d
 800cf6e:	f107 0210 	add.w	r2, r7, #16
 800cf72:	4611      	mov	r1, r2
 800cf74:	4618      	mov	r0, r3
 800cf76:	f7ff ffaa 	bl	800cece <DmpDriver_convertion>
		//Notify new matrix to mag calculation with accgyr mountingmatrix
		result |= inv_icm20948_compass_dmp_cal(s, s->mounting_matrix, s->mounting_matrix_secondary_compass);
 800cf7a:	68fb      	ldr	r3, [r7, #12]
 800cf7c:	f503 711d 	add.w	r1, r3, #628	@ 0x274
 800cf80:	68fb      	ldr	r3, [r7, #12]
 800cf82:	f203 237d 	addw	r3, r3, #637	@ 0x27d
 800cf86:	461a      	mov	r2, r3
 800cf88:	68f8      	ldr	r0, [r7, #12]
 800cf8a:	f7f8 f9a1 	bl	80052d0 <inv_icm20948_compass_dmp_cal>
 800cf8e:	4602      	mov	r2, r0
 800cf90:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800cf92:	4313      	orrs	r3, r2
 800cf94:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800cf96:	e055      	b.n	800d044 <inv_icm20948_set_matrix+0x134>
	} else if ((sensor == INV_ICM20948_SENSOR_RAW_ACCELEROMETER) || 
 800cf98:	79fb      	ldrb	r3, [r7, #7]
 800cf9a:	2b02      	cmp	r3, #2
 800cf9c:	d00b      	beq.n	800cfb6 <inv_icm20948_set_matrix+0xa6>
 800cf9e:	79fb      	ldrb	r3, [r7, #7]
 800cfa0:	2b00      	cmp	r3, #0
 800cfa2:	d008      	beq.n	800cfb6 <inv_icm20948_set_matrix+0xa6>
		(sensor == INV_ICM20948_SENSOR_ACCELEROMETER) || 
 800cfa4:	79fb      	ldrb	r3, [r7, #7]
 800cfa6:	2b03      	cmp	r3, #3
 800cfa8:	d005      	beq.n	800cfb6 <inv_icm20948_set_matrix+0xa6>
		(sensor == INV_ICM20948_SENSOR_RAW_GYROSCOPE) ||
 800cfaa:	79fb      	ldrb	r3, [r7, #7]
 800cfac:	2b01      	cmp	r3, #1
 800cfae:	d002      	beq.n	800cfb6 <inv_icm20948_set_matrix+0xa6>
		(sensor == INV_ICM20948_SENSOR_GYROSCOPE) ||
 800cfb0:	79fb      	ldrb	r3, [r7, #7]
 800cfb2:	2b05      	cmp	r3, #5
 800cfb4:	d146      	bne.n	800d044 <inv_icm20948_set_matrix+0x134>
		(sensor == INV_ICM20948_SENSOR_GYROSCOPE_UNCALIBRATED)) {
		for(i = 0; i < 9; ++i)
 800cfb6:	2300      	movs	r3, #0
 800cfb8:	65bb      	str	r3, [r7, #88]	@ 0x58
 800cfba:	e016      	b.n	800cfea <inv_icm20948_set_matrix+0xda>
			mounting_mq30[i] = (int32_t)(matrix[i] * (1 << 30));
 800cfbc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800cfbe:	009b      	lsls	r3, r3, #2
 800cfc0:	68ba      	ldr	r2, [r7, #8]
 800cfc2:	4413      	add	r3, r2
 800cfc4:	edd3 7a00 	vldr	s15, [r3]
 800cfc8:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 800d050 <inv_icm20948_set_matrix+0x140>
 800cfcc:	ee67 7a87 	vmul.f32	s15, s15, s14
 800cfd0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800cfd4:	ee17 2a90 	vmov	r2, s15
 800cfd8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800cfda:	009b      	lsls	r3, r3, #2
 800cfdc:	3360      	adds	r3, #96	@ 0x60
 800cfde:	443b      	add	r3, r7
 800cfe0:	f843 2c2c 	str.w	r2, [r3, #-44]
		for(i = 0; i < 9; ++i)
 800cfe4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800cfe6:	3301      	adds	r3, #1
 800cfe8:	65bb      	str	r3, [r7, #88]	@ 0x58
 800cfea:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800cfec:	2b08      	cmp	r3, #8
 800cfee:	dde5      	ble.n	800cfbc <inv_icm20948_set_matrix+0xac>
		// Convert mounting matrix in char
		DmpDriver_convertion(s->mounting_matrix, mounting_mq30);
 800cff0:	68fb      	ldr	r3, [r7, #12]
 800cff2:	f503 731d 	add.w	r3, r3, #628	@ 0x274
 800cff6:	f107 0234 	add.w	r2, r7, #52	@ 0x34
 800cffa:	4611      	mov	r1, r2
 800cffc:	4618      	mov	r0, r3
 800cffe:	f7ff ff66 	bl	800cece <DmpDriver_convertion>
		/*Apply new matrix */
		inv_icm20948_set_chip_to_body_axis_quaternion(s, s->mounting_matrix, 0.0);
 800d002:	68fb      	ldr	r3, [r7, #12]
 800d004:	f503 731d 	add.w	r3, r3, #628	@ 0x274
 800d008:	ed9f 0a12 	vldr	s0, [pc, #72]	@ 800d054 <inv_icm20948_set_matrix+0x144>
 800d00c:	4619      	mov	r1, r3
 800d00e:	68f8      	ldr	r0, [r7, #12]
 800d010:	f7fb fe78 	bl	8008d04 <inv_icm20948_set_chip_to_body_axis_quaternion>
		//Update Dmp B2S according to new mmatrix in q30
		result |= dmp_icm20948_set_B2S_matrix(s, (int*)mounting_mq30);
 800d014:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800d018:	4619      	mov	r1, r3
 800d01a:	68f8      	ldr	r0, [r7, #12]
 800d01c:	f7fd fd3c 	bl	800aa98 <dmp_icm20948_set_B2S_matrix>
 800d020:	4602      	mov	r2, r0
 800d022:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d024:	4313      	orrs	r3, r2
 800d026:	65fb      	str	r3, [r7, #92]	@ 0x5c
		//Notify new matrix to mag calculation with accgyr mountingmatrix
		result |= inv_icm20948_compass_dmp_cal(s, s->mounting_matrix, s->mounting_matrix_secondary_compass);
 800d028:	68fb      	ldr	r3, [r7, #12]
 800d02a:	f503 711d 	add.w	r1, r3, #628	@ 0x274
 800d02e:	68fb      	ldr	r3, [r7, #12]
 800d030:	f203 237d 	addw	r3, r3, #637	@ 0x27d
 800d034:	461a      	mov	r2, r3
 800d036:	68f8      	ldr	r0, [r7, #12]
 800d038:	f7f8 f94a 	bl	80052d0 <inv_icm20948_compass_dmp_cal>
 800d03c:	4602      	mov	r2, r0
 800d03e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d040:	4313      	orrs	r3, r2
 800d042:	65fb      	str	r3, [r7, #92]	@ 0x5c
	}

	return result;
 800d044:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
}
 800d046:	4618      	mov	r0, r3
 800d048:	3760      	adds	r7, #96	@ 0x60
 800d04a:	46bd      	mov	sp, r7
 800d04c:	bd80      	pop	{r7, pc}
 800d04e:	bf00      	nop
 800d050:	4e800000 	.word	0x4e800000
 800d054:	00000000 	.word	0x00000000

0800d058 <inv_icm20948_initialize_auxiliary>:

int inv_icm20948_initialize_auxiliary(struct inv_icm20948 * s)
{
 800d058:	b580      	push	{r7, lr}
 800d05a:	b082      	sub	sp, #8
 800d05c:	af00      	add	r7, sp, #0
 800d05e:	6078      	str	r0, [r7, #4]
	if (inv_icm20948_set_slave_compass_id(s, s->secondary_state.compass_slave_id) )
 800d060:	687b      	ldr	r3, [r7, #4]
 800d062:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d066:	4619      	mov	r1, r3
 800d068:	6878      	ldr	r0, [r7, #4]
 800d06a:	f7fa ffa6 	bl	8007fba <inv_icm20948_set_slave_compass_id>
 800d06e:	4603      	mov	r3, r0
 800d070:	2b00      	cmp	r3, #0
 800d072:	d002      	beq.n	800d07a <inv_icm20948_initialize_auxiliary+0x22>
		return -1;
 800d074:	f04f 33ff 	mov.w	r3, #4294967295
 800d078:	e000      	b.n	800d07c <inv_icm20948_initialize_auxiliary+0x24>
	return 0;
 800d07a:	2300      	movs	r3, #0
}
 800d07c:	4618      	mov	r0, r3
 800d07e:	3708      	adds	r7, #8
 800d080:	46bd      	mov	sp, r7
 800d082:	bd80      	pop	{r7, pc}

0800d084 <inv_icm20948_soft_reset>:

int inv_icm20948_soft_reset(struct inv_icm20948 * s)
{
 800d084:	b580      	push	{r7, lr}
 800d086:	b084      	sub	sp, #16
 800d088:	af00      	add	r7, sp, #0
 800d08a:	6078      	str	r0, [r7, #4]
	//soft reset like
	int rc = inv_icm20948_write_single_mems_reg(s, REG_PWR_MGMT_1, BIT_H_RESET);
 800d08c:	2280      	movs	r2, #128	@ 0x80
 800d08e:	2106      	movs	r1, #6
 800d090:	6878      	ldr	r0, [r7, #4]
 800d092:	f001 fee1 	bl	800ee58 <inv_icm20948_write_single_mems_reg>
 800d096:	60f8      	str	r0, [r7, #12]
	// max start-up time is 100 msec
	inv_icm20948_sleep_us(100000);
 800d098:	4803      	ldr	r0, [pc, #12]	@ (800d0a8 <inv_icm20948_soft_reset+0x24>)
 800d09a:	f7f5 fde9 	bl	8002c70 <inv_icm20948_sleep_us>
	return rc;
 800d09e:	68fb      	ldr	r3, [r7, #12]
}
 800d0a0:	4618      	mov	r0, r3
 800d0a2:	3710      	adds	r7, #16
 800d0a4:	46bd      	mov	sp, r7
 800d0a6:	bd80      	pop	{r7, pc}
 800d0a8:	000186a0 	.word	0x000186a0

0800d0ac <inv_icm20948_enable_sensor>:

int inv_icm20948_enable_sensor(struct inv_icm20948 * s, enum inv_icm20948_sensor sensor, inv_bool_t state)
{
 800d0ac:	b580      	push	{r7, lr}
 800d0ae:	b086      	sub	sp, #24
 800d0b0:	af00      	add	r7, sp, #0
 800d0b2:	60f8      	str	r0, [r7, #12]
 800d0b4:	460b      	mov	r3, r1
 800d0b6:	607a      	str	r2, [r7, #4]
 800d0b8:	72fb      	strb	r3, [r7, #11]
	uint8_t androidSensor = sensor_type_2_android_sensor(sensor);
 800d0ba:	7afb      	ldrb	r3, [r7, #11]
 800d0bc:	4618      	mov	r0, r3
 800d0be:	f7ff faef 	bl	800c6a0 <sensor_type_2_android_sensor>
 800d0c2:	4603      	mov	r3, r0
 800d0c4:	75fb      	strb	r3, [r7, #23]

	if(0!=inv_icm20948_ctrl_enable_sensor(s, androidSensor, state))
 800d0c6:	687b      	ldr	r3, [r7, #4]
 800d0c8:	b2da      	uxtb	r2, r3
 800d0ca:	7dfb      	ldrb	r3, [r7, #23]
 800d0cc:	4619      	mov	r1, r3
 800d0ce:	68f8      	ldr	r0, [r7, #12]
 800d0d0:	f7f9 fd54 	bl	8006b7c <inv_icm20948_ctrl_enable_sensor>
 800d0d4:	4603      	mov	r3, r0
 800d0d6:	2b00      	cmp	r3, #0
 800d0d8:	d002      	beq.n	800d0e0 <inv_icm20948_enable_sensor+0x34>
		return -1;
 800d0da:	f04f 33ff 	mov.w	r3, #4294967295
 800d0de:	e00e      	b.n	800d0fe <inv_icm20948_enable_sensor+0x52>

	//In case we disable a sensor, we reset his timestamp
	if(state == 0)
 800d0e0:	687b      	ldr	r3, [r7, #4]
 800d0e2:	2b00      	cmp	r3, #0
 800d0e4:	d10a      	bne.n	800d0fc <inv_icm20948_enable_sensor+0x50>
		s->timestamp[sensor] = 0;
 800d0e6:	7afb      	ldrb	r3, [r7, #11]
 800d0e8:	68fa      	ldr	r2, [r7, #12]
 800d0ea:	3359      	adds	r3, #89	@ 0x59
 800d0ec:	00db      	lsls	r3, r3, #3
 800d0ee:	18d1      	adds	r1, r2, r3
 800d0f0:	f04f 0200 	mov.w	r2, #0
 800d0f4:	f04f 0300 	mov.w	r3, #0
 800d0f8:	e9c1 2300 	strd	r2, r3, [r1]

	return 0;
 800d0fc:	2300      	movs	r3, #0
}
 800d0fe:	4618      	mov	r0, r3
 800d100:	3718      	adds	r7, #24
 800d102:	46bd      	mov	sp, r7
 800d104:	bd80      	pop	{r7, pc}

0800d106 <inv_icm20948_set_sensor_period>:

int inv_icm20948_set_sensor_period(struct inv_icm20948 * s, enum inv_icm20948_sensor sensor, uint32_t period)
{
 800d106:	b5b0      	push	{r4, r5, r7, lr}
 800d108:	b086      	sub	sp, #24
 800d10a:	af00      	add	r7, sp, #0
 800d10c:	60f8      	str	r0, [r7, #12]
 800d10e:	460b      	mov	r3, r1
 800d110:	607a      	str	r2, [r7, #4]
 800d112:	72fb      	strb	r3, [r7, #11]
	uint8_t androidSensor = sensor_type_2_android_sensor(sensor);
 800d114:	7afb      	ldrb	r3, [r7, #11]
 800d116:	4618      	mov	r0, r3
 800d118:	f7ff fac2 	bl	800c6a0 <sensor_type_2_android_sensor>
 800d11c:	4603      	mov	r3, r0
 800d11e:	75fb      	strb	r3, [r7, #23]

	if(0!=inv_icm20948_set_odr(s, androidSensor, period))
 800d120:	687b      	ldr	r3, [r7, #4]
 800d122:	b29a      	uxth	r2, r3
 800d124:	7dfb      	ldrb	r3, [r7, #23]
 800d126:	4619      	mov	r1, r3
 800d128:	68f8      	ldr	r0, [r7, #12]
 800d12a:	f7f9 fa53 	bl	80065d4 <inv_icm20948_set_odr>
 800d12e:	4603      	mov	r3, r0
 800d130:	2b00      	cmp	r3, #0
 800d132:	d002      	beq.n	800d13a <inv_icm20948_set_sensor_period+0x34>
		return -1;
 800d134:	f04f 33ff 	mov.w	r3, #4294967295
 800d138:	e01a      	b.n	800d170 <inv_icm20948_set_sensor_period+0x6a>
	
	// reset timestamp value and save current odr
	s->timestamp[sensor] = 0;
 800d13a:	7afb      	ldrb	r3, [r7, #11]
 800d13c:	68fa      	ldr	r2, [r7, #12]
 800d13e:	3359      	adds	r3, #89	@ 0x59
 800d140:	00db      	lsls	r3, r3, #3
 800d142:	18d1      	adds	r1, r2, r3
 800d144:	f04f 0200 	mov.w	r2, #0
 800d148:	f04f 0300 	mov.w	r3, #0
 800d14c:	e9c1 2300 	strd	r2, r3, [r1]
	s->sensorlist[sensor].odr_us = period * 1000;
 800d150:	687b      	ldr	r3, [r7, #4]
 800d152:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800d156:	fb03 f202 	mul.w	r2, r3, r2
 800d15a:	7afb      	ldrb	r3, [r7, #11]
 800d15c:	2100      	movs	r1, #0
 800d15e:	4614      	mov	r4, r2
 800d160:	460d      	mov	r5, r1
 800d162:	68fa      	ldr	r2, [r7, #12]
 800d164:	3339      	adds	r3, #57	@ 0x39
 800d166:	011b      	lsls	r3, r3, #4
 800d168:	4413      	add	r3, r2
 800d16a:	e9c3 4500 	strd	r4, r5, [r3]
	return 0; 
 800d16e:	2300      	movs	r3, #0
}
 800d170:	4618      	mov	r0, r3
 800d172:	3718      	adds	r7, #24
 800d174:	46bd      	mov	sp, r7
 800d176:	bdb0      	pop	{r4, r5, r7, pc}

0800d178 <inv_icm20948_enable_batch_timeout>:

int inv_icm20948_enable_batch_timeout(struct inv_icm20948 * s, unsigned short batchTimeoutMs)
{
 800d178:	b580      	push	{r7, lr}
 800d17a:	b084      	sub	sp, #16
 800d17c:	af00      	add	r7, sp, #0
 800d17e:	6078      	str	r0, [r7, #4]
 800d180:	460b      	mov	r3, r1
 800d182:	807b      	strh	r3, [r7, #2]
	int rc;
	/* Configure batch timeout */
	if (inv_icm20948_ctrl_set_batch_timeout_ms(s, batchTimeoutMs) == 0) {
 800d184:	887b      	ldrh	r3, [r7, #2]
 800d186:	4619      	mov	r1, r3
 800d188:	6878      	ldr	r0, [r7, #4]
 800d18a:	f7fa f99f 	bl	80074cc <inv_icm20948_ctrl_set_batch_timeout_ms>
 800d18e:	4603      	mov	r3, r0
 800d190:	2b00      	cmp	r3, #0
 800d192:	d109      	bne.n	800d1a8 <inv_icm20948_enable_batch_timeout+0x30>
		/* If configuration was succesful then we enable it */
		if((rc = inv_icm20948_ctrl_enable_batch(s, 1)) != 0)
 800d194:	2101      	movs	r1, #1
 800d196:	6878      	ldr	r0, [r7, #4]
 800d198:	f7fa f943 	bl	8007422 <inv_icm20948_ctrl_enable_batch>
 800d19c:	60f8      	str	r0, [r7, #12]
 800d19e:	68fb      	ldr	r3, [r7, #12]
 800d1a0:	2b00      	cmp	r3, #0
 800d1a2:	d00b      	beq.n	800d1bc <inv_icm20948_enable_batch_timeout+0x44>
			return rc;
 800d1a4:	68fb      	ldr	r3, [r7, #12]
 800d1a6:	e00a      	b.n	800d1be <inv_icm20948_enable_batch_timeout+0x46>
	} else {         
		/* Else we disable it */
		if((rc = inv_icm20948_ctrl_enable_batch(s, 0)) != 0)
 800d1a8:	2100      	movs	r1, #0
 800d1aa:	6878      	ldr	r0, [r7, #4]
 800d1ac:	f7fa f939 	bl	8007422 <inv_icm20948_ctrl_enable_batch>
 800d1b0:	60f8      	str	r0, [r7, #12]
 800d1b2:	68fb      	ldr	r3, [r7, #12]
 800d1b4:	2b00      	cmp	r3, #0
 800d1b6:	d001      	beq.n	800d1bc <inv_icm20948_enable_batch_timeout+0x44>
			return rc;                     
 800d1b8:	68fb      	ldr	r3, [r7, #12]
 800d1ba:	e000      	b.n	800d1be <inv_icm20948_enable_batch_timeout+0x46>
	}
	return 0;
 800d1bc:	2300      	movs	r3, #0
}
 800d1be:	4618      	mov	r0, r3
 800d1c0:	3710      	adds	r7, #16
 800d1c2:	46bd      	mov	sp, r7
 800d1c4:	bd80      	pop	{r7, pc}

0800d1c6 <inv_icm20948_load>:

int inv_icm20948_load(struct inv_icm20948 * s, const uint8_t * image, unsigned short size)
{
 800d1c6:	b580      	push	{r7, lr}
 800d1c8:	b084      	sub	sp, #16
 800d1ca:	af00      	add	r7, sp, #0
 800d1cc:	60f8      	str	r0, [r7, #12]
 800d1ce:	60b9      	str	r1, [r7, #8]
 800d1d0:	4613      	mov	r3, r2
 800d1d2:	80fb      	strh	r3, [r7, #6]
	return inv_icm20948_firmware_load(s, image, size, DMP_LOAD_START);
 800d1d4:	88fa      	ldrh	r2, [r7, #6]
 800d1d6:	2390      	movs	r3, #144	@ 0x90
 800d1d8:	68b9      	ldr	r1, [r7, #8]
 800d1da:	68f8      	ldr	r0, [r7, #12]
 800d1dc:	f7fd fd37 	bl	800ac4e <inv_icm20948_firmware_load>
 800d1e0:	4603      	mov	r3, r0
}
 800d1e2:	4618      	mov	r0, r3
 800d1e4:	3710      	adds	r7, #16
 800d1e6:	46bd      	mov	sp, r7
 800d1e8:	bd80      	pop	{r7, pc}
	...

0800d1ec <inv_icm20948_is_streamed_sensor>:

/** @brief Returns 1 if the sensor id is a streamed sensor and not an event-based sensor */
static int inv_icm20948_is_streamed_sensor(uint8_t id)
{
 800d1ec:	b480      	push	{r7}
 800d1ee:	b083      	sub	sp, #12
 800d1f0:	af00      	add	r7, sp, #0
 800d1f2:	4603      	mov	r3, r0
 800d1f4:	71fb      	strb	r3, [r7, #7]
	switch(id)
 800d1f6:	79fb      	ldrb	r3, [r7, #7]
 800d1f8:	3b11      	subs	r3, #17
 800d1fa:	2b1e      	cmp	r3, #30
 800d1fc:	bf8c      	ite	hi
 800d1fe:	2201      	movhi	r2, #1
 800d200:	2200      	movls	r2, #0
 800d202:	b2d2      	uxtb	r2, r2
 800d204:	2a00      	cmp	r2, #0
 800d206:	d10d      	bne.n	800d224 <inv_icm20948_is_streamed_sensor+0x38>
 800d208:	4a0a      	ldr	r2, [pc, #40]	@ (800d234 <inv_icm20948_is_streamed_sensor+0x48>)
 800d20a:	fa22 f303 	lsr.w	r3, r2, r3
 800d20e:	f003 0301 	and.w	r3, r3, #1
 800d212:	2b00      	cmp	r3, #0
 800d214:	bf14      	ite	ne
 800d216:	2301      	movne	r3, #1
 800d218:	2300      	moveq	r3, #0
 800d21a:	b2db      	uxtb	r3, r3
 800d21c:	2b00      	cmp	r3, #0
 800d21e:	d001      	beq.n	800d224 <inv_icm20948_is_streamed_sensor+0x38>
	case ANDROID_SENSOR_FLIP_PICKUP :
	case ANDROID_SENSOR_B2S :
	case ANDROID_SENSOR_STEP_COUNTER:
	case ANDROID_SENSOR_WAKEUP_SIGNIFICANT_MOTION :
	case ANDROID_SENSOR_STEP_DETECTOR :
			return 0;
 800d220:	2300      	movs	r3, #0
 800d222:	e000      	b.n	800d226 <inv_icm20948_is_streamed_sensor+0x3a>
	default :
			return 1;
 800d224:	2301      	movs	r3, #1
	}
}
 800d226:	4618      	mov	r0, r3
 800d228:	370c      	adds	r7, #12
 800d22a:	46bd      	mov	sp, r7
 800d22c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d230:	4770      	bx	lr
 800d232:	bf00      	nop
 800d234:	71000007 	.word	0x71000007

0800d238 <inv_icm20948_updateTs>:

/** @brief Preprocess all timestamps so that they either contain very last time at which MEMS IRQ was fired 
 * or last time sent for the sensor + ODR */
uint8_t inv_icm20948_updateTs(struct inv_icm20948 * s, int * data_left_in_fifo, 
	unsigned short * total_sample_cnt, uint64_t * lastIrqTimeUs)
{
 800d238:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800d23c:	b0b0      	sub	sp, #192	@ 0xc0
 800d23e:	af00      	add	r7, sp, #0
 800d240:	64f8      	str	r0, [r7, #76]	@ 0x4c
 800d242:	64b9      	str	r1, [r7, #72]	@ 0x48
 800d244:	647a      	str	r2, [r7, #68]	@ 0x44
 800d246:	643b      	str	r3, [r7, #64]	@ 0x40
	/** @brief Very last time in us at which IRQ was fired since flushing FIFO process was started */
	unsigned short sample_cnt_array[GENERAL_SENSORS_MAX] = {0};
 800d248:	f107 0054 	add.w	r0, r7, #84	@ 0x54
 800d24c:	2366      	movs	r3, #102	@ 0x66
 800d24e:	461a      	mov	r2, r3
 800d250:	2100      	movs	r1, #0
 800d252:	f008 f919 	bl	8015488 <memset>
	uint8_t i;
	
	if (inv_icm20948_fifo_swmirror(s, data_left_in_fifo, total_sample_cnt, sample_cnt_array)) {
 800d256:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800d25a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800d25c:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 800d25e:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 800d260:	f7fe f936 	bl	800b4d0 <inv_icm20948_fifo_swmirror>
 800d264:	4603      	mov	r3, r0
 800d266:	2b00      	cmp	r3, #0
 800d268:	d026      	beq.n	800d2b8 <inv_icm20948_updateTs+0x80>
		for(i = 0; i< GENERAL_SENSORS_MAX; i++) {
 800d26a:	2300      	movs	r3, #0
 800d26c:	f887 30bf 	strb.w	r3, [r7, #191]	@ 0xbf
 800d270:	e01c      	b.n	800d2ac <inv_icm20948_updateTs+0x74>
			if (inv_icm20948_is_streamed_sensor(i)) {
 800d272:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 800d276:	4618      	mov	r0, r3
 800d278:	f7ff ffb8 	bl	800d1ec <inv_icm20948_is_streamed_sensor>
 800d27c:	4603      	mov	r3, r0
 800d27e:	2b00      	cmp	r3, #0
 800d280:	d00f      	beq.n	800d2a2 <inv_icm20948_updateTs+0x6a>
				s->timestamp[inv_icm20948_sensor_android_2_sensor_type(i)] = *lastIrqTimeUs;
 800d282:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 800d286:	4618      	mov	r0, r3
 800d288:	f7ff fa6e 	bl	800c768 <inv_icm20948_sensor_android_2_sensor_type>
 800d28c:	4603      	mov	r3, r0
 800d28e:	4619      	mov	r1, r3
 800d290:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d292:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d296:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 800d298:	3159      	adds	r1, #89	@ 0x59
 800d29a:	00c9      	lsls	r1, r1, #3
 800d29c:	4401      	add	r1, r0
 800d29e:	e9c1 2300 	strd	r2, r3, [r1]
		for(i = 0; i< GENERAL_SENSORS_MAX; i++) {
 800d2a2:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 800d2a6:	3301      	adds	r3, #1
 800d2a8:	f887 30bf 	strb.w	r3, [r7, #191]	@ 0xbf
 800d2ac:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 800d2b0:	2b32      	cmp	r3, #50	@ 0x32
 800d2b2:	d9de      	bls.n	800d272 <inv_icm20948_updateTs+0x3a>
			}
		}
		return -1;
 800d2b4:	23ff      	movs	r3, #255	@ 0xff
 800d2b6:	e160      	b.n	800d57a <inv_icm20948_updateTs+0x342>
	}
	// we parse all senosr according to android type
	for (i = 0; i < GENERAL_SENSORS_MAX; i++) {
 800d2b8:	2300      	movs	r3, #0
 800d2ba:	f887 30bf 	strb.w	r3, [r7, #191]	@ 0xbf
 800d2be:	e156      	b.n	800d56e <inv_icm20948_updateTs+0x336>
		if (inv_icm20948_is_streamed_sensor(i)) {
 800d2c0:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 800d2c4:	4618      	mov	r0, r3
 800d2c6:	f7ff ff91 	bl	800d1ec <inv_icm20948_is_streamed_sensor>
 800d2ca:	4603      	mov	r3, r0
 800d2cc:	2b00      	cmp	r3, #0
 800d2ce:	f000 8138 	beq.w	800d542 <inv_icm20948_updateTs+0x30a>
			if (sample_cnt_array[i]) {
 800d2d2:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 800d2d6:	005b      	lsls	r3, r3, #1
 800d2d8:	3380      	adds	r3, #128	@ 0x80
 800d2da:	f107 0240 	add.w	r2, r7, #64	@ 0x40
 800d2de:	4413      	add	r3, r2
 800d2e0:	f833 3c6c 	ldrh.w	r3, [r3, #-108]
 800d2e4:	2b00      	cmp	r3, #0
 800d2e6:	f000 813d 	beq.w	800d564 <inv_icm20948_updateTs+0x32c>
				/** Number of samples present in MEMS FIFO last time we mirrored it */
				unsigned short fifo_sample_cnt = sample_cnt_array[i];
 800d2ea:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 800d2ee:	005b      	lsls	r3, r3, #1
 800d2f0:	3380      	adds	r3, #128	@ 0x80
 800d2f2:	f107 0240 	add.w	r2, r7, #64	@ 0x40
 800d2f6:	4413      	add	r3, r2
 800d2f8:	f833 3c6c 	ldrh.w	r3, [r3, #-108]
 800d2fc:	f8a7 30bc 	strh.w	r3, [r7, #188]	@ 0xbc

				/** In case of first batch we have less than the expected number of samples in the batch */
				/** To avoid a bad timestamping we recompute the startup time based on the theorical ODR and the number of samples */
				if (s->sFirstBatch[inv_icm20948_sensor_android_2_sensor_type(i)]) {
 800d300:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 800d304:	4618      	mov	r0, r3
 800d306:	f7ff fa2f 	bl	800c768 <inv_icm20948_sensor_android_2_sensor_type>
 800d30a:	4603      	mov	r3, r0
 800d30c:	461a      	mov	r2, r3
 800d30e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d310:	4413      	add	r3, r2
 800d312:	f893 3370 	ldrb.w	r3, [r3, #880]	@ 0x370
 800d316:	2b00      	cmp	r3, #0
 800d318:	d069      	beq.n	800d3ee <inv_icm20948_updateTs+0x1b6>
					s->timestamp[inv_icm20948_sensor_android_2_sensor_type(i)] += *lastIrqTimeUs-s->timestamp[inv_icm20948_sensor_android_2_sensor_type(i)] 
 800d31a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d31c:	e9d3 4500 	ldrd	r4, r5, [r3]
 800d320:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 800d324:	4618      	mov	r0, r3
 800d326:	f7ff fa1f 	bl	800c768 <inv_icm20948_sensor_android_2_sensor_type>
 800d32a:	4603      	mov	r3, r0
 800d32c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800d32e:	3359      	adds	r3, #89	@ 0x59
 800d330:	00db      	lsls	r3, r3, #3
 800d332:	4413      	add	r3, r2
 800d334:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d338:	1aa1      	subs	r1, r4, r2
 800d33a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800d33c:	eb65 0303 	sbc.w	r3, r5, r3
 800d340:	63fb      	str	r3, [r7, #60]	@ 0x3c
																	- fifo_sample_cnt*s->sensorlist[inv_icm20948_sensor_android_2_sensor_type(i)].odr_us;
 800d342:	f8b7 30bc 	ldrh.w	r3, [r7, #188]	@ 0xbc
 800d346:	2200      	movs	r2, #0
 800d348:	633b      	str	r3, [r7, #48]	@ 0x30
 800d34a:	637a      	str	r2, [r7, #52]	@ 0x34
 800d34c:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 800d350:	4618      	mov	r0, r3
 800d352:	f7ff fa09 	bl	800c768 <inv_icm20948_sensor_android_2_sensor_type>
 800d356:	4603      	mov	r3, r0
 800d358:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800d35a:	3339      	adds	r3, #57	@ 0x39
 800d35c:	011b      	lsls	r3, r3, #4
 800d35e:	4413      	add	r3, r2
 800d360:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d364:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800d368:	4629      	mov	r1, r5
 800d36a:	fb02 f001 	mul.w	r0, r2, r1
 800d36e:	4621      	mov	r1, r4
 800d370:	fb01 f103 	mul.w	r1, r1, r3
 800d374:	4401      	add	r1, r0
 800d376:	4620      	mov	r0, r4
 800d378:	fba0 8902 	umull	r8, r9, r0, r2
 800d37c:	eb01 0309 	add.w	r3, r1, r9
 800d380:	4699      	mov	r9, r3
 800d382:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800d386:	460b      	mov	r3, r1
 800d388:	ebb3 0308 	subs.w	r3, r3, r8
 800d38c:	603b      	str	r3, [r7, #0]
 800d38e:	4613      	mov	r3, r2
 800d390:	eb63 0309 	sbc.w	r3, r3, r9
 800d394:	607b      	str	r3, [r7, #4]
					s->timestamp[inv_icm20948_sensor_android_2_sensor_type(i)] += *lastIrqTimeUs-s->timestamp[inv_icm20948_sensor_android_2_sensor_type(i)] 
 800d396:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 800d39a:	4618      	mov	r0, r3
 800d39c:	f7ff f9e4 	bl	800c768 <inv_icm20948_sensor_android_2_sensor_type>
 800d3a0:	4603      	mov	r3, r0
 800d3a2:	4619      	mov	r1, r3
 800d3a4:	460b      	mov	r3, r1
 800d3a6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800d3a8:	3359      	adds	r3, #89	@ 0x59
 800d3aa:	00db      	lsls	r3, r3, #3
 800d3ac:	4413      	add	r3, r2
 800d3ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d3b2:	e9d7 4500 	ldrd	r4, r5, [r7]
 800d3b6:	4620      	mov	r0, r4
 800d3b8:	1880      	adds	r0, r0, r2
 800d3ba:	62b8      	str	r0, [r7, #40]	@ 0x28
 800d3bc:	4628      	mov	r0, r5
 800d3be:	eb40 0303 	adc.w	r3, r0, r3
 800d3c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800d3c4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800d3c6:	f101 0359 	add.w	r3, r1, #89	@ 0x59
 800d3ca:	00db      	lsls	r3, r3, #3
 800d3cc:	4413      	add	r3, r2
 800d3ce:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 800d3d2:	e9c3 1200 	strd	r1, r2, [r3]
					s->sFirstBatch[inv_icm20948_sensor_android_2_sensor_type(i)] = 0;
 800d3d6:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 800d3da:	4618      	mov	r0, r3
 800d3dc:	f7ff f9c4 	bl	800c768 <inv_icm20948_sensor_android_2_sensor_type>
 800d3e0:	4603      	mov	r3, r0
 800d3e2:	461a      	mov	r2, r3
 800d3e4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d3e6:	441a      	add	r2, r3
 800d3e8:	2300      	movs	r3, #0
 800d3ea:	f882 3370 	strb.w	r3, [r2, #880]	@ 0x370
				first time to be printed is t1+(t2-t1)/N
				- t1 is last time we sent data
				- t2 is when IRQ was fired so that we pop the FIFO
				- N is number of samples */
				
				if(s->timestamp[inv_icm20948_sensor_android_2_sensor_type(i)] == 0) {
 800d3ee:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 800d3f2:	4618      	mov	r0, r3
 800d3f4:	f7ff f9b8 	bl	800c768 <inv_icm20948_sensor_android_2_sensor_type>
 800d3f8:	4603      	mov	r3, r0
 800d3fa:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800d3fc:	3359      	adds	r3, #89	@ 0x59
 800d3fe:	00db      	lsls	r3, r3, #3
 800d400:	4413      	add	r3, r2
 800d402:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d406:	4313      	orrs	r3, r2
 800d408:	d169      	bne.n	800d4de <inv_icm20948_updateTs+0x2a6>
					s->timestamp[inv_icm20948_sensor_android_2_sensor_type(i)] = *lastIrqTimeUs;
 800d40a:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 800d40e:	4618      	mov	r0, r3
 800d410:	f7ff f9aa 	bl	800c768 <inv_icm20948_sensor_android_2_sensor_type>
 800d414:	4603      	mov	r3, r0
 800d416:	461c      	mov	r4, r3
 800d418:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d41a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800d41e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800d420:	f104 0359 	add.w	r3, r4, #89	@ 0x59
 800d424:	00db      	lsls	r3, r3, #3
 800d426:	4413      	add	r3, r2
 800d428:	e9c3 0100 	strd	r0, r1, [r3]
					s->timestamp[inv_icm20948_sensor_android_2_sensor_type(i)] -= s->sensorlist[inv_icm20948_sensor_android_2_sensor_type(i)].odr_us*(fifo_sample_cnt);
 800d42c:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 800d430:	4618      	mov	r0, r3
 800d432:	f7ff f999 	bl	800c768 <inv_icm20948_sensor_android_2_sensor_type>
 800d436:	4603      	mov	r3, r0
 800d438:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800d43a:	3339      	adds	r3, #57	@ 0x39
 800d43c:	011b      	lsls	r3, r3, #4
 800d43e:	4413      	add	r3, r2
 800d440:	e9d3 0100 	ldrd	r0, r1, [r3]
 800d444:	f8b7 30bc 	ldrh.w	r3, [r7, #188]	@ 0xbc
 800d448:	2200      	movs	r2, #0
 800d44a:	623b      	str	r3, [r7, #32]
 800d44c:	627a      	str	r2, [r7, #36]	@ 0x24
 800d44e:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 800d452:	4623      	mov	r3, r4
 800d454:	fb03 f201 	mul.w	r2, r3, r1
 800d458:	462b      	mov	r3, r5
 800d45a:	fb00 f303 	mul.w	r3, r0, r3
 800d45e:	4413      	add	r3, r2
 800d460:	4622      	mov	r2, r4
 800d462:	fba0 ab02 	umull	sl, fp, r0, r2
 800d466:	445b      	add	r3, fp
 800d468:	469b      	mov	fp, r3
 800d46a:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 800d46e:	4618      	mov	r0, r3
 800d470:	f7ff f97a 	bl	800c768 <inv_icm20948_sensor_android_2_sensor_type>
 800d474:	4603      	mov	r3, r0
 800d476:	4619      	mov	r1, r3
 800d478:	460b      	mov	r3, r1
 800d47a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800d47c:	3359      	adds	r3, #89	@ 0x59
 800d47e:	00db      	lsls	r3, r3, #3
 800d480:	4413      	add	r3, r2
 800d482:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d486:	ebb2 000a 	subs.w	r0, r2, sl
 800d48a:	61b8      	str	r0, [r7, #24]
 800d48c:	eb63 030b 	sbc.w	r3, r3, fp
 800d490:	61fb      	str	r3, [r7, #28]
 800d492:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800d494:	f101 0359 	add.w	r3, r1, #89	@ 0x59
 800d498:	00db      	lsls	r3, r3, #3
 800d49a:	4413      	add	r3, r2
 800d49c:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800d4a0:	e9c3 1200 	strd	r1, r2, [r3]
					s->sensorlist[inv_icm20948_sensor_android_2_sensor_type(i)].odr_applied_us = s->sensorlist[inv_icm20948_sensor_android_2_sensor_type(i)].odr_us;
 800d4a4:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 800d4a8:	4618      	mov	r0, r3
 800d4aa:	f7ff f95d 	bl	800c768 <inv_icm20948_sensor_android_2_sensor_type>
 800d4ae:	4603      	mov	r3, r0
 800d4b0:	461d      	mov	r5, r3
 800d4b2:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 800d4b6:	4618      	mov	r0, r3
 800d4b8:	f7ff f956 	bl	800c768 <inv_icm20948_sensor_android_2_sensor_type>
 800d4bc:	4603      	mov	r3, r0
 800d4be:	461c      	mov	r4, r3
 800d4c0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800d4c2:	f105 0339 	add.w	r3, r5, #57	@ 0x39
 800d4c6:	011b      	lsls	r3, r3, #4
 800d4c8:	4413      	add	r3, r2
 800d4ca:	e9d3 0100 	ldrd	r0, r1, [r3]
 800d4ce:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800d4d0:	0123      	lsls	r3, r4, #4
 800d4d2:	4413      	add	r3, r2
 800d4d4:	f503 7362 	add.w	r3, r3, #904	@ 0x388
 800d4d8:	e9c3 0100 	strd	r0, r1, [r3]
 800d4dc:	e042      	b.n	800d564 <inv_icm20948_updateTs+0x32c>
				}
				else {
					s->sensorlist[inv_icm20948_sensor_android_2_sensor_type(i)].odr_applied_us = (*lastIrqTimeUs-s->timestamp[inv_icm20948_sensor_android_2_sensor_type(i)])/fifo_sample_cnt;
 800d4de:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d4e0:	e9d3 4500 	ldrd	r4, r5, [r3]
 800d4e4:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 800d4e8:	4618      	mov	r0, r3
 800d4ea:	f7ff f93d 	bl	800c768 <inv_icm20948_sensor_android_2_sensor_type>
 800d4ee:	4603      	mov	r3, r0
 800d4f0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800d4f2:	3359      	adds	r3, #89	@ 0x59
 800d4f4:	00db      	lsls	r3, r3, #3
 800d4f6:	4413      	add	r3, r2
 800d4f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d4fc:	1aa1      	subs	r1, r4, r2
 800d4fe:	6139      	str	r1, [r7, #16]
 800d500:	eb65 0303 	sbc.w	r3, r5, r3
 800d504:	617b      	str	r3, [r7, #20]
 800d506:	f8b7 30bc 	ldrh.w	r3, [r7, #188]	@ 0xbc
 800d50a:	2200      	movs	r2, #0
 800d50c:	60bb      	str	r3, [r7, #8]
 800d50e:	60fa      	str	r2, [r7, #12]
 800d510:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 800d514:	4618      	mov	r0, r3
 800d516:	f7ff f927 	bl	800c768 <inv_icm20948_sensor_android_2_sensor_type>
 800d51a:	4603      	mov	r3, r0
 800d51c:	461c      	mov	r4, r3
 800d51e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800d522:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800d526:	f7f3 fb5f 	bl	8000be8 <__aeabi_uldivmod>
 800d52a:	4602      	mov	r2, r0
 800d52c:	460b      	mov	r3, r1
 800d52e:	4610      	mov	r0, r2
 800d530:	4619      	mov	r1, r3
 800d532:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800d534:	0123      	lsls	r3, r4, #4
 800d536:	4413      	add	r3, r2
 800d538:	f503 7362 	add.w	r3, r3, #904	@ 0x388
 800d53c:	e9c3 0100 	strd	r0, r1, [r3]
 800d540:	e010      	b.n	800d564 <inv_icm20948_updateTs+0x32c>
				}
			}
		} else {
			/** update timestamp for all event sensors with time at which MEMS IRQ was fired */
			s->timestamp[inv_icm20948_sensor_android_2_sensor_type(i)] = *lastIrqTimeUs;
 800d542:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 800d546:	4618      	mov	r0, r3
 800d548:	f7ff f90e 	bl	800c768 <inv_icm20948_sensor_android_2_sensor_type>
 800d54c:	4603      	mov	r3, r0
 800d54e:	461c      	mov	r4, r3
 800d550:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d552:	e9d3 0100 	ldrd	r0, r1, [r3]
 800d556:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800d558:	f104 0359 	add.w	r3, r4, #89	@ 0x59
 800d55c:	00db      	lsls	r3, r3, #3
 800d55e:	4413      	add	r3, r2
 800d560:	e9c3 0100 	strd	r0, r1, [r3]
	for (i = 0; i < GENERAL_SENSORS_MAX; i++) {
 800d564:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 800d568:	3301      	adds	r3, #1
 800d56a:	f887 30bf 	strb.w	r3, [r7, #191]	@ 0xbf
 800d56e:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 800d572:	2b32      	cmp	r3, #50	@ 0x32
 800d574:	f67f aea4 	bls.w	800d2c0 <inv_icm20948_updateTs+0x88>
		}
	}
	
	return 0;
 800d578:	2300      	movs	r3, #0
}
 800d57a:	4618      	mov	r0, r3
 800d57c:	37c0      	adds	r7, #192	@ 0xc0
 800d57e:	46bd      	mov	sp, r7
 800d580:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800d584 <inv_icm20948_poll_sensor>:

int inv_icm20948_poll_sensor(struct inv_icm20948 * s, void * context,
		void (*handler)(void * context, enum inv_icm20948_sensor sensor, uint64_t timestamp, const void * data, const void *arg))
{
 800d584:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800d588:	f5ad 7d22 	sub.w	sp, sp, #648	@ 0x288
 800d58c:	af02      	add	r7, sp, #8
 800d58e:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d592:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d596:	6018      	str	r0, [r3, #0]
 800d598:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d59c:	f5a3 7302 	sub.w	r3, r3, #520	@ 0x208
 800d5a0:	6019      	str	r1, [r3, #0]
 800d5a2:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d5a6:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
 800d5aa:	601a      	str	r2, [r3, #0]
	short int_read_back=0;
 800d5ac:	2300      	movs	r3, #0
 800d5ae:	f8a7 3266 	strh.w	r3, [r7, #614]	@ 0x266
	unsigned short header=0, header2 = 0; 
 800d5b2:	2300      	movs	r3, #0
 800d5b4:	f8a7 3264 	strh.w	r3, [r7, #612]	@ 0x264
 800d5b8:	2300      	movs	r3, #0
 800d5ba:	f8a7 3262 	strh.w	r3, [r7, #610]	@ 0x262
	int data_left_in_fifo=0;
 800d5be:	2300      	movs	r3, #0
 800d5c0:	f8c7 325c 	str.w	r3, [r7, #604]	@ 0x25c
	short short_data[3] = {0};
 800d5c4:	f507 7215 	add.w	r2, r7, #596	@ 0x254
 800d5c8:	2300      	movs	r3, #0
 800d5ca:	6013      	str	r3, [r2, #0]
 800d5cc:	8093      	strh	r3, [r2, #4]
	signed long  long_data[3] = {0};
 800d5ce:	f507 7212 	add.w	r2, r7, #584	@ 0x248
 800d5d2:	2300      	movs	r3, #0
 800d5d4:	6013      	str	r3, [r2, #0]
 800d5d6:	6053      	str	r3, [r2, #4]
 800d5d8:	6093      	str	r3, [r2, #8]
	signed long  long_quat[3] = {0};
 800d5da:	f507 720f 	add.w	r2, r7, #572	@ 0x23c
 800d5de:	2300      	movs	r3, #0
 800d5e0:	6013      	str	r3, [r2, #0]
 800d5e2:	6053      	str	r3, [r2, #4]
 800d5e4:	6093      	str	r3, [r2, #8]
	float gyro_raw_float[3];
	float gyro_bias_float[3];
	int gyro_accuracy = 0;
 800d5e6:	2300      	movs	r3, #0
 800d5e8:	f8c7 3278 	str.w	r3, [r7, #632]	@ 0x278
	int dummy_accuracy = 0;
 800d5ec:	2300      	movs	r3, #0
 800d5ee:	f8c7 3220 	str.w	r3, [r7, #544]	@ 0x220
	int accel_accuracy = 0;
 800d5f2:	2300      	movs	r3, #0
 800d5f4:	f8c7 321c 	str.w	r3, [r7, #540]	@ 0x21c
	int compass_accuracy = 0;
 800d5f8:	2300      	movs	r3, #0
 800d5fa:	f8c7 3218 	str.w	r3, [r7, #536]	@ 0x218
	float rv_accuracy = 0;
 800d5fe:	f04f 0300 	mov.w	r3, #0
 800d602:	f8c7 3214 	str.w	r3, [r7, #532]	@ 0x214
	float gmrv_accuracy = 0;
 800d606:	f04f 0300 	mov.w	r3, #0
 800d60a:	f8c7 3210 	str.w	r3, [r7, #528]	@ 0x210
	float accel_float[3];
	float grv_float[4];
	float gyro_float[3];
	float compass_float[3] = {0};
 800d60e:	f507 72ee 	add.w	r2, r7, #476	@ 0x1dc
 800d612:	2300      	movs	r3, #0
 800d614:	6013      	str	r3, [r2, #0]
 800d616:	6053      	str	r3, [r2, #4]
 800d618:	6093      	str	r3, [r2, #8]
	float compass_raw_float[3];
	float rv_float[4];
	float gmrv_float[4];
	uint16_t pickup_state = 0;
 800d61a:	2300      	movs	r3, #0
 800d61c:	f8a7 31ae 	strh.w	r3, [r7, #430]	@ 0x1ae
	uint64_t lastIrqTimeUs;
	
	inv_icm20948_identify_interrupt(s, &int_read_back);
 800d620:	f207 2266 	addw	r2, r7, #614	@ 0x266
 800d624:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d628:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d62c:	4611      	mov	r1, r2
 800d62e:	6818      	ldr	r0, [r3, #0]
 800d630:	f7fd fbd5 	bl	800adde <inv_icm20948_identify_interrupt>
	
	if (int_read_back & (BIT_MSG_DMP_INT | BIT_MSG_DMP_INT_0 | 0x08)) { //0x8 is the raw data ready int?
 800d634:	f9b7 3266 	ldrsh.w	r3, [r7, #614]	@ 0x266
 800d638:	b29b      	uxth	r3, r3
 800d63a:	f403 7385 	and.w	r3, r3, #266	@ 0x10a
 800d63e:	2b00      	cmp	r3, #0
 800d640:	f001 825f 	beq.w	800eb02 <inv_icm20948_poll_sensor+0x157e>
		lastIrqTimeUs = inv_icm20948_get_time_us();
 800d644:	f7f5 fb20 	bl	8002c88 <inv_icm20948_get_time_us>
 800d648:	4602      	mov	r2, r0
 800d64a:	460b      	mov	r3, r1
 800d64c:	e9c7 2368 	strd	r2, r3, [r7, #416]	@ 0x1a0
		do {
			unsigned short total_sample_cnt = 0;
 800d650:	2300      	movs	r3, #0
 800d652:	f8a7 319e 	strh.w	r3, [r7, #414]	@ 0x19e

			/* Mirror FIFO contents and stop processing FIFO if an error was detected*/
			if(inv_icm20948_updateTs(s, &data_left_in_fifo, &total_sample_cnt, &lastIrqTimeUs))
 800d656:	f507 74d0 	add.w	r4, r7, #416	@ 0x1a0
 800d65a:	f507 72cf 	add.w	r2, r7, #414	@ 0x19e
 800d65e:	f507 7117 	add.w	r1, r7, #604	@ 0x25c
 800d662:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d666:	f5a3 7001 	sub.w	r0, r3, #516	@ 0x204
 800d66a:	4623      	mov	r3, r4
 800d66c:	6800      	ldr	r0, [r0, #0]
 800d66e:	f7ff fde3 	bl	800d238 <inv_icm20948_updateTs>
 800d672:	4603      	mov	r3, r0
 800d674:	2b00      	cmp	r3, #0
 800d676:	f041 81d4 	bne.w	800ea22 <inv_icm20948_poll_sensor+0x149e>
				break;
			while(total_sample_cnt--) {
 800d67a:	f001 b9c1 	b.w	800ea00 <inv_icm20948_poll_sensor+0x147c>
				/* Read FIFO contents and parse it, and stop processing FIFO if an error was detected*/
				if (inv_icm20948_fifo_pop(s, &header, &header2, &data_left_in_fifo))
 800d67e:	f507 7417 	add.w	r4, r7, #604	@ 0x25c
 800d682:	f207 2262 	addw	r2, r7, #610	@ 0x262
 800d686:	f507 7119 	add.w	r1, r7, #612	@ 0x264
 800d68a:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d68e:	f5a3 7001 	sub.w	r0, r3, #516	@ 0x204
 800d692:	4623      	mov	r3, r4
 800d694:	6800      	ldr	r0, [r0, #0]
 800d696:	f7fd ff5f 	bl	800b558 <inv_icm20948_fifo_pop>
 800d69a:	4603      	mov	r3, r0
 800d69c:	2b00      	cmp	r3, #0
 800d69e:	f041 81b9 	bne.w	800ea14 <inv_icm20948_poll_sensor+0x1490>
					break;
				
				/* Gyro sample available from DMP FIFO */
				if (header & GYRO_SET) {
 800d6a2:	f8b7 3264 	ldrh.w	r3, [r7, #612]	@ 0x264
 800d6a6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800d6aa:	2b00      	cmp	r3, #0
 800d6ac:	f000 81f8 	beq.w	800daa0 <inv_icm20948_poll_sensor+0x51c>
					float lScaleDeg = (1 << inv_icm20948_get_gyro_fullscale(s)) * 250.f ;// From raw to dps to degree per seconds
 800d6b0:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d6b4:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d6b8:	6818      	ldr	r0, [r3, #0]
 800d6ba:	f7fa fe24 	bl	8008306 <inv_icm20948_get_gyro_fullscale>
 800d6be:	4603      	mov	r3, r0
 800d6c0:	461a      	mov	r2, r3
 800d6c2:	2301      	movs	r3, #1
 800d6c4:	4093      	lsls	r3, r2
 800d6c6:	ee07 3a90 	vmov	s15, r3
 800d6ca:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800d6ce:	ed9f 7ab2 	vldr	s14, [pc, #712]	@ 800d998 <inv_icm20948_poll_sensor+0x414>
 800d6d2:	ee67 7a87 	vmul.f32	s15, s15, s14
 800d6d6:	edc7 7a9d 	vstr	s15, [r7, #628]	@ 0x274
					signed long  lRawGyroQ15[3] = {0};
 800d6da:	f507 72c8 	add.w	r2, r7, #400	@ 0x190
 800d6de:	2300      	movs	r3, #0
 800d6e0:	6013      	str	r3, [r2, #0]
 800d6e2:	6053      	str	r3, [r2, #4]
 800d6e4:	6093      	str	r3, [r2, #8]
					signed long  lBiasGyroQ20[3] = {0};
 800d6e6:	f507 72c2 	add.w	r2, r7, #388	@ 0x184
 800d6ea:	2300      	movs	r3, #0
 800d6ec:	6013      	str	r3, [r2, #0]
 800d6ee:	6053      	str	r3, [r2, #4]
 800d6f0:	6093      	str	r3, [r2, #8]

					/* Read raw gyro out of DMP FIFO and convert it from Q15 raw data format to radian per seconds in Android format */
					inv_icm20948_dmp_get_raw_gyro(short_data);  
 800d6f2:	f507 7315 	add.w	r3, r7, #596	@ 0x254
 800d6f6:	4618      	mov	r0, r3
 800d6f8:	f7fe f9b4 	bl	800ba64 <inv_icm20948_dmp_get_raw_gyro>
					lRawGyroQ15[0] = (long) short_data[0];
 800d6fc:	f9b7 3254 	ldrsh.w	r3, [r7, #596]	@ 0x254
 800d700:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
					lRawGyroQ15[1] = (long) short_data[1];
 800d704:	f9b7 3256 	ldrsh.w	r3, [r7, #598]	@ 0x256
 800d708:	f8c7 3194 	str.w	r3, [r7, #404]	@ 0x194
					lRawGyroQ15[2] = (long) short_data[2];
 800d70c:	f9b7 3258 	ldrsh.w	r3, [r7, #600]	@ 0x258
 800d710:	f8c7 3198 	str.w	r3, [r7, #408]	@ 0x198
					inv_icm20948_convert_dmp3_to_body(s, lRawGyroQ15, lScaleDeg/(1L<<15), gyro_raw_float);
 800d714:	edd7 7a9d 	vldr	s15, [r7, #628]	@ 0x274
 800d718:	eddf 6aa0 	vldr	s13, [pc, #640]	@ 800d99c <inv_icm20948_poll_sensor+0x418>
 800d71c:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800d720:	f507 720c 	add.w	r2, r7, #560	@ 0x230
 800d724:	f507 71c8 	add.w	r1, r7, #400	@ 0x190
 800d728:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d72c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d730:	eeb0 0a47 	vmov.f32	s0, s14
 800d734:	6818      	ldr	r0, [r3, #0]
 800d736:	f7fb fb71 	bl	8008e1c <inv_icm20948_convert_dmp3_to_body>
					
					if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_RAW_GYROSCOPE) && !skip_sensor(s, ANDROID_SENSOR_RAW_GYROSCOPE)) {
 800d73a:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d73e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d742:	212b      	movs	r1, #43	@ 0x2b
 800d744:	6818      	ldr	r0, [r3, #0]
 800d746:	f7f8 f98e 	bl	8005a66 <inv_icm20948_ctrl_androidSensor_enabled>
 800d74a:	4603      	mov	r3, r0
 800d74c:	2b00      	cmp	r3, #0
 800d74e:	d04f      	beq.n	800d7f0 <inv_icm20948_poll_sensor+0x26c>
 800d750:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d754:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d758:	212b      	movs	r1, #43	@ 0x2b
 800d75a:	6818      	ldr	r0, [r3, #0]
 800d75c:	f7ff f89e 	bl	800c89c <skip_sensor>
 800d760:	4603      	mov	r3, r0
 800d762:	2b00      	cmp	r3, #0
 800d764:	d144      	bne.n	800d7f0 <inv_icm20948_poll_sensor+0x26c>
						long out[3];
						inv_icm20948_convert_quat_rotate_fxp(s->s_quat_chip_to_body, lRawGyroQ15, out);
 800d766:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d76a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d76e:	681b      	ldr	r3, [r3, #0]
 800d770:	f103 00a8 	add.w	r0, r3, #168	@ 0xa8
 800d774:	f507 72bc 	add.w	r2, r7, #376	@ 0x178
 800d778:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 800d77c:	4619      	mov	r1, r3
 800d77e:	f7fb f9ac 	bl	8008ada <inv_icm20948_convert_quat_rotate_fxp>
						s->timestamp[INV_ICM20948_SENSOR_RAW_GYROSCOPE] += s->sensorlist[INV_ICM20948_SENSOR_RAW_GYROSCOPE].odr_applied_us;
 800d782:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d786:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d78a:	681b      	ldr	r3, [r3, #0]
 800d78c:	e9d3 01b8 	ldrd	r0, r1, [r3, #736]	@ 0x2e0
 800d790:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d794:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d798:	681b      	ldr	r3, [r3, #0]
 800d79a:	e9d3 23ee 	ldrd	r2, r3, [r3, #952]	@ 0x3b8
 800d79e:	1884      	adds	r4, r0, r2
 800d7a0:	66bc      	str	r4, [r7, #104]	@ 0x68
 800d7a2:	eb41 0303 	adc.w	r3, r1, r3
 800d7a6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800d7a8:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d7ac:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d7b0:	681b      	ldr	r3, [r3, #0]
 800d7b2:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 800d7b6:	e9c3 12b8 	strd	r1, r2, [r3, #736]	@ 0x2e0
						handler(context, INV_ICM20948_SENSOR_RAW_GYROSCOPE, s->timestamp[INV_ICM20948_SENSOR_RAW_GYROSCOPE], out, &dummy_accuracy);
 800d7ba:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d7be:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d7c2:	681b      	ldr	r3, [r3, #0]
 800d7c4:	e9d3 01b8 	ldrd	r0, r1, [r3, #736]	@ 0x2e0
 800d7c8:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d7cc:	f5a3 7502 	sub.w	r5, r3, #520	@ 0x208
 800d7d0:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d7d4:	f5a3 7203 	sub.w	r2, r3, #524	@ 0x20c
 800d7d8:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 800d7dc:	9301      	str	r3, [sp, #4]
 800d7de:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 800d7e2:	9300      	str	r3, [sp, #0]
 800d7e4:	6814      	ldr	r4, [r2, #0]
 800d7e6:	4602      	mov	r2, r0
 800d7e8:	460b      	mov	r3, r1
 800d7ea:	2103      	movs	r1, #3
 800d7ec:	6828      	ldr	r0, [r5, #0]
 800d7ee:	47a0      	blx	r4
					}
					/* Read bias gyro out of DMP FIFO and convert it from Q20 raw data format to radian per seconds in Android format */
					inv_icm20948_dmp_get_gyro_bias(short_data);
 800d7f0:	f507 7315 	add.w	r3, r7, #596	@ 0x254
 800d7f4:	4618      	mov	r0, r3
 800d7f6:	f7fe f959 	bl	800baac <inv_icm20948_dmp_get_gyro_bias>
					lBiasGyroQ20[0] = (long) short_data[0];
 800d7fa:	f9b7 3254 	ldrsh.w	r3, [r7, #596]	@ 0x254
 800d7fe:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
					lBiasGyroQ20[1] = (long) short_data[1];
 800d802:	f9b7 3256 	ldrsh.w	r3, [r7, #598]	@ 0x256
 800d806:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
					lBiasGyroQ20[2] = (long) short_data[2];
 800d80a:	f9b7 3258 	ldrsh.w	r3, [r7, #600]	@ 0x258
 800d80e:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
					inv_icm20948_convert_dmp3_to_body(s, lBiasGyroQ20, lScaleDeg/(1L<<20), gyro_bias_float);
 800d812:	edd7 7a9d 	vldr	s15, [r7, #628]	@ 0x274
 800d816:	eddf 6a62 	vldr	s13, [pc, #392]	@ 800d9a0 <inv_icm20948_poll_sensor+0x41c>
 800d81a:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800d81e:	f507 7209 	add.w	r2, r7, #548	@ 0x224
 800d822:	f507 71c2 	add.w	r1, r7, #388	@ 0x184
 800d826:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d82a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d82e:	eeb0 0a47 	vmov.f32	s0, s14
 800d832:	6818      	ldr	r0, [r3, #0]
 800d834:	f7fb faf2 	bl	8008e1c <inv_icm20948_convert_dmp3_to_body>
					
					/* Extract accuracy and calibrated gyro data based on raw/bias data if calibrated gyro sensor is enabled */
					gyro_accuracy = inv_icm20948_get_gyro_accuracy();
 800d838:	f7fe fa4c 	bl	800bcd4 <inv_icm20948_get_gyro_accuracy>
 800d83c:	f8c7 0278 	str.w	r0, [r7, #632]	@ 0x278
					/* If accuracy has changed previously we update the new accuracy the same time as bias*/
					if(s->set_accuracy){
 800d840:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d844:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d848:	681b      	ldr	r3, [r3, #0]
 800d84a:	f9b3 34f2 	ldrsh.w	r3, [r3, #1266]	@ 0x4f2
 800d84e:	2b00      	cmp	r3, #0
 800d850:	d010      	beq.n	800d874 <inv_icm20948_poll_sensor+0x2f0>
						s->set_accuracy = 0;
 800d852:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d856:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d85a:	681a      	ldr	r2, [r3, #0]
 800d85c:	2300      	movs	r3, #0
 800d85e:	f8a2 34f2 	strh.w	r3, [r2, #1266]	@ 0x4f2
						s->new_accuracy = gyro_accuracy;
 800d862:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d866:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d86a:	681a      	ldr	r2, [r3, #0]
 800d86c:	f8d7 3278 	ldr.w	r3, [r7, #632]	@ 0x278
 800d870:	f8c2 34f4 	str.w	r3, [r2, #1268]	@ 0x4f4
					}
					/* gyro accuracy has changed, we will notify it the next time*/
					if(gyro_accuracy != s->new_accuracy){
 800d874:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d878:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d87c:	681b      	ldr	r3, [r3, #0]
 800d87e:	f8d3 24f4 	ldr.w	r2, [r3, #1268]	@ 0x4f4
 800d882:	f8d7 3278 	ldr.w	r3, [r7, #632]	@ 0x278
 800d886:	4293      	cmp	r3, r2
 800d888:	d007      	beq.n	800d89a <inv_icm20948_poll_sensor+0x316>
						s->set_accuracy = 1;
 800d88a:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d88e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d892:	681a      	ldr	r2, [r3, #0]
 800d894:	2301      	movs	r3, #1
 800d896:	f8a2 34f2 	strh.w	r3, [r2, #1266]	@ 0x4f2
					}
					if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_GYROSCOPE) && !skip_sensor(s, ANDROID_SENSOR_GYROSCOPE)) {
 800d89a:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d89e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d8a2:	2104      	movs	r1, #4
 800d8a4:	6818      	ldr	r0, [r3, #0]
 800d8a6:	f7f8 f8de 	bl	8005a66 <inv_icm20948_ctrl_androidSensor_enabled>
 800d8aa:	4603      	mov	r3, r0
 800d8ac:	2b00      	cmp	r3, #0
 800d8ae:	d07b      	beq.n	800d9a8 <inv_icm20948_poll_sensor+0x424>
 800d8b0:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d8b4:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d8b8:	2104      	movs	r1, #4
 800d8ba:	6818      	ldr	r0, [r3, #0]
 800d8bc:	f7fe ffee 	bl	800c89c <skip_sensor>
 800d8c0:	4603      	mov	r3, r0
 800d8c2:	2b00      	cmp	r3, #0
 800d8c4:	d170      	bne.n	800d9a8 <inv_icm20948_poll_sensor+0x424>
						// shift to Q20 to do all calibrated gyrometer operations in Q20
						lRawGyroQ15[0] <<= 5;
 800d8c6:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 800d8ca:	015b      	lsls	r3, r3, #5
 800d8cc:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
						lRawGyroQ15[1] <<= 5;
 800d8d0:	f8d7 3194 	ldr.w	r3, [r7, #404]	@ 0x194
 800d8d4:	015b      	lsls	r3, r3, #5
 800d8d6:	f8c7 3194 	str.w	r3, [r7, #404]	@ 0x194
						lRawGyroQ15[2] <<= 5;
 800d8da:	f8d7 3198 	ldr.w	r3, [r7, #408]	@ 0x198
 800d8de:	015b      	lsls	r3, r3, #5
 800d8e0:	f8c7 3198 	str.w	r3, [r7, #408]	@ 0x198
						/* Compute calibrated gyro data based on raw and bias gyro data and convert it from Q20 raw data format to radian per seconds in Android format */
						inv_icm20948_dmp_get_calibrated_gyro(long_data, lRawGyroQ15, lBiasGyroQ20);
 800d8e4:	f507 72c2 	add.w	r2, r7, #388	@ 0x184
 800d8e8:	f507 71c8 	add.w	r1, r7, #400	@ 0x190
 800d8ec:	f507 7312 	add.w	r3, r7, #584	@ 0x248
 800d8f0:	4618      	mov	r0, r3
 800d8f2:	f7fe f8f1 	bl	800bad8 <inv_icm20948_dmp_get_calibrated_gyro>
						inv_icm20948_convert_dmp3_to_body(s, long_data, lScaleDeg/(1L<<20), gyro_float);
 800d8f6:	edd7 7a9d 	vldr	s15, [r7, #628]	@ 0x274
 800d8fa:	eddf 6a29 	vldr	s13, [pc, #164]	@ 800d9a0 <inv_icm20948_poll_sensor+0x41c>
 800d8fe:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800d902:	f507 72f4 	add.w	r2, r7, #488	@ 0x1e8
 800d906:	f507 7112 	add.w	r1, r7, #584	@ 0x248
 800d90a:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d90e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d912:	eeb0 0a47 	vmov.f32	s0, s14
 800d916:	6818      	ldr	r0, [r3, #0]
 800d918:	f7fb fa80 	bl	8008e1c <inv_icm20948_convert_dmp3_to_body>
						s->timestamp[INV_ICM20948_SENSOR_GYROSCOPE] += s->sensorlist[INV_ICM20948_SENSOR_GYROSCOPE].odr_applied_us;
 800d91c:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d920:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d924:	681b      	ldr	r3, [r3, #0]
 800d926:	e9d3 01b4 	ldrd	r0, r1, [r3, #720]	@ 0x2d0
 800d92a:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d92e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d932:	681b      	ldr	r3, [r3, #0]
 800d934:	e9d3 23e6 	ldrd	r2, r3, [r3, #920]	@ 0x398
 800d938:	1884      	adds	r4, r0, r2
 800d93a:	663c      	str	r4, [r7, #96]	@ 0x60
 800d93c:	eb41 0303 	adc.w	r3, r1, r3
 800d940:	667b      	str	r3, [r7, #100]	@ 0x64
 800d942:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d946:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d94a:	681b      	ldr	r3, [r3, #0]
 800d94c:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 800d950:	e9c3 12b4 	strd	r1, r2, [r3, #720]	@ 0x2d0
						handler(context, INV_ICM20948_SENSOR_GYROSCOPE, s->timestamp[INV_ICM20948_SENSOR_GYROSCOPE], gyro_float, &s->new_accuracy);
 800d954:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d958:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d95c:	681b      	ldr	r3, [r3, #0]
 800d95e:	e9d3 89b4 	ldrd	r8, r9, [r3, #720]	@ 0x2d0
 800d962:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d966:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d96a:	681b      	ldr	r3, [r3, #0]
 800d96c:	f203 41f4 	addw	r1, r3, #1268	@ 0x4f4
 800d970:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d974:	f5a3 7002 	sub.w	r0, r3, #520	@ 0x208
 800d978:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d97c:	f5a3 7203 	sub.w	r2, r3, #524	@ 0x20c
 800d980:	9101      	str	r1, [sp, #4]
 800d982:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 800d986:	9300      	str	r3, [sp, #0]
 800d988:	6814      	ldr	r4, [r2, #0]
 800d98a:	4642      	mov	r2, r8
 800d98c:	464b      	mov	r3, r9
 800d98e:	2101      	movs	r1, #1
 800d990:	6800      	ldr	r0, [r0, #0]
 800d992:	47a0      	blx	r4
 800d994:	e008      	b.n	800d9a8 <inv_icm20948_poll_sensor+0x424>
 800d996:	bf00      	nop
 800d998:	437a0000 	.word	0x437a0000
 800d99c:	47000000 	.word	0x47000000
 800d9a0:	49800000 	.word	0x49800000
 800d9a4:	4e800000 	.word	0x4e800000
					}
					if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_GYROSCOPE_UNCALIBRATED)  && !skip_sensor(s, ANDROID_SENSOR_GYROSCOPE_UNCALIBRATED)) {
 800d9a8:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d9ac:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d9b0:	2110      	movs	r1, #16
 800d9b2:	6818      	ldr	r0, [r3, #0]
 800d9b4:	f7f8 f857 	bl	8005a66 <inv_icm20948_ctrl_androidSensor_enabled>
 800d9b8:	4603      	mov	r3, r0
 800d9ba:	2b00      	cmp	r3, #0
 800d9bc:	d070      	beq.n	800daa0 <inv_icm20948_poll_sensor+0x51c>
 800d9be:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d9c2:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800d9c6:	2110      	movs	r1, #16
 800d9c8:	6818      	ldr	r0, [r3, #0]
 800d9ca:	f7fe ff67 	bl	800c89c <skip_sensor>
 800d9ce:	4603      	mov	r3, r0
 800d9d0:	2b00      	cmp	r3, #0
 800d9d2:	d165      	bne.n	800daa0 <inv_icm20948_poll_sensor+0x51c>
						float raw_bias_gyr[6];
						raw_bias_gyr[0] = gyro_raw_float[0];
 800d9d4:	f8d7 2230 	ldr.w	r2, [r7, #560]	@ 0x230
 800d9d8:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d9dc:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 800d9e0:	601a      	str	r2, [r3, #0]
						raw_bias_gyr[1] = gyro_raw_float[1];
 800d9e2:	f8d7 2234 	ldr.w	r2, [r7, #564]	@ 0x234
 800d9e6:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d9ea:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 800d9ee:	605a      	str	r2, [r3, #4]
						raw_bias_gyr[2] = gyro_raw_float[2];
 800d9f0:	f8d7 2238 	ldr.w	r2, [r7, #568]	@ 0x238
 800d9f4:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800d9f8:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 800d9fc:	609a      	str	r2, [r3, #8]
						raw_bias_gyr[3] = gyro_bias_float[0];
 800d9fe:	f8d7 2224 	ldr.w	r2, [r7, #548]	@ 0x224
 800da02:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800da06:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 800da0a:	60da      	str	r2, [r3, #12]
						raw_bias_gyr[4] = gyro_bias_float[1];
 800da0c:	f8d7 2228 	ldr.w	r2, [r7, #552]	@ 0x228
 800da10:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800da14:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 800da18:	611a      	str	r2, [r3, #16]
						raw_bias_gyr[5] = gyro_bias_float[2];
 800da1a:	f8d7 222c 	ldr.w	r2, [r7, #556]	@ 0x22c
 800da1e:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800da22:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 800da26:	615a      	str	r2, [r3, #20]
						s->timestamp[INV_ICM20948_SENSOR_GYROSCOPE_UNCALIBRATED] += s->sensorlist[INV_ICM20948_SENSOR_GYROSCOPE_UNCALIBRATED].odr_applied_us;
 800da28:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800da2c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800da30:	681b      	ldr	r3, [r3, #0]
 800da32:	e9d3 01bc 	ldrd	r0, r1, [r3, #752]	@ 0x2f0
 800da36:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800da3a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800da3e:	681b      	ldr	r3, [r3, #0]
 800da40:	e9d3 23f6 	ldrd	r2, r3, [r3, #984]	@ 0x3d8
 800da44:	1884      	adds	r4, r0, r2
 800da46:	65bc      	str	r4, [r7, #88]	@ 0x58
 800da48:	eb41 0303 	adc.w	r3, r1, r3
 800da4c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800da4e:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800da52:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800da56:	681b      	ldr	r3, [r3, #0]
 800da58:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800da5c:	e9c3 12bc 	strd	r1, r2, [r3, #752]	@ 0x2f0
						/* send raw float and bias for uncal gyr*/
						handler(context, INV_ICM20948_SENSOR_GYROSCOPE_UNCALIBRATED, s->timestamp[INV_ICM20948_SENSOR_GYROSCOPE_UNCALIBRATED], raw_bias_gyr, &s->new_accuracy);
 800da60:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800da64:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800da68:	681b      	ldr	r3, [r3, #0]
 800da6a:	e9d3 89bc 	ldrd	r8, r9, [r3, #752]	@ 0x2f0
 800da6e:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800da72:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800da76:	681b      	ldr	r3, [r3, #0]
 800da78:	f203 41f4 	addw	r1, r3, #1268	@ 0x4f4
 800da7c:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800da80:	f5a3 7002 	sub.w	r0, r3, #520	@ 0x208
 800da84:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800da88:	f5a3 7203 	sub.w	r2, r3, #524	@ 0x20c
 800da8c:	9101      	str	r1, [sp, #4]
 800da8e:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 800da92:	9300      	str	r3, [sp, #0]
 800da94:	6814      	ldr	r4, [r2, #0]
 800da96:	4642      	mov	r2, r8
 800da98:	464b      	mov	r3, r9
 800da9a:	2105      	movs	r1, #5
 800da9c:	6800      	ldr	r0, [r0, #0]
 800da9e:	47a0      	blx	r4
					}
				}
				/* Calibrated accel sample available from DMP FIFO */
				if (header & ACCEL_SET) {
 800daa0:	f8b7 3264 	ldrh.w	r3, [r7, #612]	@ 0x264
 800daa4:	b21b      	sxth	r3, r3
 800daa6:	2b00      	cmp	r3, #0
 800daa8:	f280 810d 	bge.w	800dcc6 <inv_icm20948_poll_sensor+0x742>
					float scale;
					/* Read calibrated accel out of DMP FIFO and convert it from Q25 raw data format to m/s in Android format */
					inv_icm20948_dmp_get_accel(long_data);
 800daac:	f507 7312 	add.w	r3, r7, #584	@ 0x248
 800dab0:	4618      	mov	r0, r3
 800dab2:	f7fd ffc1 	bl	800ba38 <inv_icm20948_dmp_get_accel>

					if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_RAW_ACCELEROMETER) && !skip_sensor(s, ANDROID_SENSOR_RAW_ACCELEROMETER)) {
 800dab6:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800daba:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800dabe:	212a      	movs	r1, #42	@ 0x2a
 800dac0:	6818      	ldr	r0, [r3, #0]
 800dac2:	f7f7 ffd0 	bl	8005a66 <inv_icm20948_ctrl_androidSensor_enabled>
 800dac6:	4603      	mov	r3, r0
 800dac8:	2b00      	cmp	r3, #0
 800daca:	d070      	beq.n	800dbae <inv_icm20948_poll_sensor+0x62a>
 800dacc:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800dad0:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800dad4:	212a      	movs	r1, #42	@ 0x2a
 800dad6:	6818      	ldr	r0, [r3, #0]
 800dad8:	f7fe fee0 	bl	800c89c <skip_sensor>
 800dadc:	4603      	mov	r3, r0
 800dade:	2b00      	cmp	r3, #0
 800dae0:	d165      	bne.n	800dbae <inv_icm20948_poll_sensor+0x62a>
						long out[3];
						inv_icm20948_convert_quat_rotate_fxp(s->s_quat_chip_to_body, long_data, out);
 800dae2:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800dae6:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800daea:	681b      	ldr	r3, [r3, #0]
 800daec:	f103 00a8 	add.w	r0, r3, #168	@ 0xa8
 800daf0:	f507 72aa 	add.w	r2, r7, #340	@ 0x154
 800daf4:	f507 7312 	add.w	r3, r7, #584	@ 0x248
 800daf8:	4619      	mov	r1, r3
 800dafa:	f7fa ffee 	bl	8008ada <inv_icm20948_convert_quat_rotate_fxp>
						/* convert to raw data format to Q12/Q11/Q10/Q9 depending on full scale applied,
						so that it fits on 16bits so that it can go through any protocol, even the one which have raw data on 16b */
						out[0] = out[0] >> 15;
 800dafe:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800db02:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800db06:	681b      	ldr	r3, [r3, #0]
 800db08:	13da      	asrs	r2, r3, #15
 800db0a:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800db0e:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800db12:	601a      	str	r2, [r3, #0]
						out[1] = out[1] >> 15;
 800db14:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800db18:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800db1c:	685b      	ldr	r3, [r3, #4]
 800db1e:	13da      	asrs	r2, r3, #15
 800db20:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800db24:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800db28:	605a      	str	r2, [r3, #4]
						out[2] = out[2] >> 15;
 800db2a:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800db2e:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800db32:	689b      	ldr	r3, [r3, #8]
 800db34:	13da      	asrs	r2, r3, #15
 800db36:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800db3a:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800db3e:	609a      	str	r2, [r3, #8]
						s->timestamp[INV_ICM20948_SENSOR_RAW_ACCELEROMETER] += s->sensorlist[INV_ICM20948_SENSOR_RAW_ACCELEROMETER].odr_applied_us;
 800db40:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800db44:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800db48:	681b      	ldr	r3, [r3, #0]
 800db4a:	e9d3 01b6 	ldrd	r0, r1, [r3, #728]	@ 0x2d8
 800db4e:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800db52:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800db56:	681b      	ldr	r3, [r3, #0]
 800db58:	e9d3 23ea 	ldrd	r2, r3, [r3, #936]	@ 0x3a8
 800db5c:	1884      	adds	r4, r0, r2
 800db5e:	653c      	str	r4, [r7, #80]	@ 0x50
 800db60:	eb41 0303 	adc.w	r3, r1, r3
 800db64:	657b      	str	r3, [r7, #84]	@ 0x54
 800db66:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800db6a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800db6e:	681b      	ldr	r3, [r3, #0]
 800db70:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800db74:	e9c3 12b6 	strd	r1, r2, [r3, #728]	@ 0x2d8
						handler(context, INV_ICM20948_SENSOR_RAW_ACCELEROMETER, s->timestamp[INV_ICM20948_SENSOR_RAW_ACCELEROMETER], out, &dummy_accuracy);
 800db78:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800db7c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800db80:	681b      	ldr	r3, [r3, #0]
 800db82:	e9d3 01b6 	ldrd	r0, r1, [r3, #728]	@ 0x2d8
 800db86:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800db8a:	f5a3 7502 	sub.w	r5, r3, #520	@ 0x208
 800db8e:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800db92:	f5a3 7203 	sub.w	r2, r3, #524	@ 0x20c
 800db96:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 800db9a:	9301      	str	r3, [sp, #4]
 800db9c:	f507 73aa 	add.w	r3, r7, #340	@ 0x154
 800dba0:	9300      	str	r3, [sp, #0]
 800dba2:	6814      	ldr	r4, [r2, #0]
 800dba4:	4602      	mov	r2, r0
 800dba6:	460b      	mov	r3, r1
 800dba8:	2102      	movs	r1, #2
 800dbaa:	6828      	ldr	r0, [r5, #0]
 800dbac:	47a0      	blx	r4
					}
					if((inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_ACCELEROMETER) && !skip_sensor(s, ANDROID_SENSOR_ACCELEROMETER)) ||
 800dbae:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800dbb2:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800dbb6:	2101      	movs	r1, #1
 800dbb8:	6818      	ldr	r0, [r3, #0]
 800dbba:	f7f7 ff54 	bl	8005a66 <inv_icm20948_ctrl_androidSensor_enabled>
 800dbbe:	4603      	mov	r3, r0
 800dbc0:	2b00      	cmp	r3, #0
 800dbc2:	d00a      	beq.n	800dbda <inv_icm20948_poll_sensor+0x656>
 800dbc4:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800dbc8:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800dbcc:	2101      	movs	r1, #1
 800dbce:	6818      	ldr	r0, [r3, #0]
 800dbd0:	f7fe fe64 	bl	800c89c <skip_sensor>
 800dbd4:	4603      	mov	r3, r0
 800dbd6:	2b00      	cmp	r3, #0
 800dbd8:	d00a      	beq.n	800dbf0 <inv_icm20948_poll_sensor+0x66c>
					   (inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_LINEAR_ACCELERATION))) {
 800dbda:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800dbde:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800dbe2:	210a      	movs	r1, #10
 800dbe4:	6818      	ldr	r0, [r3, #0]
 800dbe6:	f7f7 ff3e 	bl	8005a66 <inv_icm20948_ctrl_androidSensor_enabled>
 800dbea:	4603      	mov	r3, r0
					if((inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_ACCELEROMETER) && !skip_sensor(s, ANDROID_SENSOR_ACCELEROMETER)) ||
 800dbec:	2b00      	cmp	r3, #0
 800dbee:	d06a      	beq.n	800dcc6 <inv_icm20948_poll_sensor+0x742>
						accel_accuracy = inv_icm20948_get_accel_accuracy();
 800dbf0:	f7fe f864 	bl	800bcbc <inv_icm20948_get_accel_accuracy>
 800dbf4:	4603      	mov	r3, r0
 800dbf6:	f8c7 321c 	str.w	r3, [r7, #540]	@ 0x21c
						scale = (1 << inv_icm20948_get_accel_fullscale(s)) * 2.f / (1L<<30); // Convert from raw units to g's
 800dbfa:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800dbfe:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800dc02:	6818      	ldr	r0, [r3, #0]
 800dc04:	f7fa fc84 	bl	8008510 <inv_icm20948_get_accel_fullscale>
 800dc08:	4603      	mov	r3, r0
 800dc0a:	461a      	mov	r2, r3
 800dc0c:	2301      	movs	r3, #1
 800dc0e:	4093      	lsls	r3, r2
 800dc10:	ee07 3a90 	vmov	s15, r3
 800dc14:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800dc18:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800dc1c:	ed5f 6a9f 	vldr	s13, [pc, #-636]	@ 800d9a4 <inv_icm20948_poll_sensor+0x420>
 800dc20:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800dc24:	edc7 7a9c 	vstr	s15, [r7, #624]	@ 0x270

						inv_icm20948_convert_dmp3_to_body(s, long_data, scale, accel_float);
 800dc28:	f507 7201 	add.w	r2, r7, #516	@ 0x204
 800dc2c:	f507 7112 	add.w	r1, r7, #584	@ 0x248
 800dc30:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800dc34:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800dc38:	ed97 0a9c 	vldr	s0, [r7, #624]	@ 0x270
 800dc3c:	6818      	ldr	r0, [r3, #0]
 800dc3e:	f7fb f8ed 	bl	8008e1c <inv_icm20948_convert_dmp3_to_body>

						if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_ACCELEROMETER)) {
 800dc42:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800dc46:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800dc4a:	2101      	movs	r1, #1
 800dc4c:	6818      	ldr	r0, [r3, #0]
 800dc4e:	f7f7 ff0a 	bl	8005a66 <inv_icm20948_ctrl_androidSensor_enabled>
 800dc52:	4603      	mov	r3, r0
 800dc54:	2b00      	cmp	r3, #0
 800dc56:	d036      	beq.n	800dcc6 <inv_icm20948_poll_sensor+0x742>
							s->timestamp[INV_ICM20948_SENSOR_ACCELEROMETER] += s->sensorlist[INV_ICM20948_SENSOR_ACCELEROMETER].odr_applied_us;
 800dc58:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800dc5c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800dc60:	681b      	ldr	r3, [r3, #0]
 800dc62:	e9d3 01b2 	ldrd	r0, r1, [r3, #712]	@ 0x2c8
 800dc66:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800dc6a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800dc6e:	681b      	ldr	r3, [r3, #0]
 800dc70:	e9d3 23e2 	ldrd	r2, r3, [r3, #904]	@ 0x388
 800dc74:	1884      	adds	r4, r0, r2
 800dc76:	64bc      	str	r4, [r7, #72]	@ 0x48
 800dc78:	eb41 0303 	adc.w	r3, r1, r3
 800dc7c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800dc7e:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800dc82:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800dc86:	681b      	ldr	r3, [r3, #0]
 800dc88:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 800dc8c:	e9c3 12b2 	strd	r1, r2, [r3, #712]	@ 0x2c8
							handler(context, INV_ICM20948_SENSOR_ACCELEROMETER, s->timestamp[INV_ICM20948_SENSOR_ACCELEROMETER], accel_float, &accel_accuracy);
 800dc90:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800dc94:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800dc98:	681b      	ldr	r3, [r3, #0]
 800dc9a:	e9d3 01b2 	ldrd	r0, r1, [r3, #712]	@ 0x2c8
 800dc9e:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800dca2:	f5a3 7502 	sub.w	r5, r3, #520	@ 0x208
 800dca6:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800dcaa:	f5a3 7203 	sub.w	r2, r3, #524	@ 0x20c
 800dcae:	f507 7307 	add.w	r3, r7, #540	@ 0x21c
 800dcb2:	9301      	str	r3, [sp, #4]
 800dcb4:	f507 7301 	add.w	r3, r7, #516	@ 0x204
 800dcb8:	9300      	str	r3, [sp, #0]
 800dcba:	6814      	ldr	r4, [r2, #0]
 800dcbc:	4602      	mov	r2, r0
 800dcbe:	460b      	mov	r3, r1
 800dcc0:	2100      	movs	r1, #0
 800dcc2:	6828      	ldr	r0, [r5, #0]
 800dcc4:	47a0      	blx	r4
						}
					}
				}
				/* Calibrated compass sample available from DMP FIFO */
				if (header & CPASS_CALIBR_SET) {
 800dcc6:	f8b7 3264 	ldrh.w	r3, [r7, #612]	@ 0x264
 800dcca:	f003 0320 	and.w	r3, r3, #32
 800dcce:	2b00      	cmp	r3, #0
 800dcd0:	d069      	beq.n	800dda6 <inv_icm20948_poll_sensor+0x822>
					float scale;
					
					/* Read calibrated compass out of DMP FIFO and convert it from Q16 raw data format to T in Android format */
					inv_icm20948_dmp_get_calibrated_compass(long_data);
 800dcd2:	f507 7312 	add.w	r3, r7, #584	@ 0x248
 800dcd6:	4618      	mov	r0, r3
 800dcd8:	f7fd ff90 	bl	800bbfc <inv_icm20948_dmp_get_calibrated_compass>

					compass_accuracy = inv_icm20948_get_mag_accuracy();
 800dcdc:	f7fe f806 	bl	800bcec <inv_icm20948_get_mag_accuracy>
 800dce0:	4603      	mov	r3, r0
 800dce2:	f8c7 3218 	str.w	r3, [r7, #536]	@ 0x218
					scale = DMP_UNIT_TO_FLOAT_COMPASS_CONVERSION;
 800dce6:	f04f 535e 	mov.w	r3, #931135488	@ 0x37800000
 800dcea:	f8c7 326c 	str.w	r3, [r7, #620]	@ 0x26c
					inv_icm20948_convert_dmp3_to_body(s, long_data, scale, compass_float);
 800dcee:	f507 72ee 	add.w	r2, r7, #476	@ 0x1dc
 800dcf2:	f507 7112 	add.w	r1, r7, #584	@ 0x248
 800dcf6:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800dcfa:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800dcfe:	ed97 0a9b 	vldr	s0, [r7, #620]	@ 0x26c
 800dd02:	6818      	ldr	r0, [r3, #0]
 800dd04:	f7fb f88a 	bl	8008e1c <inv_icm20948_convert_dmp3_to_body>
					if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_GEOMAGNETIC_FIELD) && !skip_sensor(s, ANDROID_SENSOR_GEOMAGNETIC_FIELD)) {
 800dd08:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800dd0c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800dd10:	2102      	movs	r1, #2
 800dd12:	6818      	ldr	r0, [r3, #0]
 800dd14:	f7f7 fea7 	bl	8005a66 <inv_icm20948_ctrl_androidSensor_enabled>
 800dd18:	4603      	mov	r3, r0
 800dd1a:	2b00      	cmp	r3, #0
 800dd1c:	d043      	beq.n	800dda6 <inv_icm20948_poll_sensor+0x822>
 800dd1e:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800dd22:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800dd26:	2102      	movs	r1, #2
 800dd28:	6818      	ldr	r0, [r3, #0]
 800dd2a:	f7fe fdb7 	bl	800c89c <skip_sensor>
 800dd2e:	4603      	mov	r3, r0
 800dd30:	2b00      	cmp	r3, #0
 800dd32:	d138      	bne.n	800dda6 <inv_icm20948_poll_sensor+0x822>
						s->timestamp[INV_ICM20948_SENSOR_GEOMAGNETIC_FIELD] += s->sensorlist[INV_ICM20948_SENSOR_GEOMAGNETIC_FIELD].odr_applied_us;
 800dd34:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800dd38:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800dd3c:	681b      	ldr	r3, [r3, #0]
 800dd3e:	e9d3 01ca 	ldrd	r0, r1, [r3, #808]	@ 0x328
 800dd42:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800dd46:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800dd4a:	681b      	ldr	r3, [r3, #0]
 800dd4c:	f503 638a 	add.w	r3, r3, #1104	@ 0x450
 800dd50:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800dd54:	1884      	adds	r4, r0, r2
 800dd56:	643c      	str	r4, [r7, #64]	@ 0x40
 800dd58:	eb41 0303 	adc.w	r3, r1, r3
 800dd5c:	647b      	str	r3, [r7, #68]	@ 0x44
 800dd5e:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800dd62:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800dd66:	681b      	ldr	r3, [r3, #0]
 800dd68:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 800dd6c:	e9c3 12ca 	strd	r1, r2, [r3, #808]	@ 0x328
						handler(context, INV_ICM20948_SENSOR_GEOMAGNETIC_FIELD, s->timestamp[INV_ICM20948_SENSOR_GEOMAGNETIC_FIELD], compass_float, &compass_accuracy);
 800dd70:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800dd74:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800dd78:	681b      	ldr	r3, [r3, #0]
 800dd7a:	e9d3 01ca 	ldrd	r0, r1, [r3, #808]	@ 0x328
 800dd7e:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800dd82:	f5a3 7502 	sub.w	r5, r3, #520	@ 0x208
 800dd86:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800dd8a:	f5a3 7203 	sub.w	r2, r3, #524	@ 0x20c
 800dd8e:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 800dd92:	9301      	str	r3, [sp, #4]
 800dd94:	f507 73ee 	add.w	r3, r7, #476	@ 0x1dc
 800dd98:	9300      	str	r3, [sp, #0]
 800dd9a:	6814      	ldr	r4, [r2, #0]
 800dd9c:	4602      	mov	r2, r0
 800dd9e:	460b      	mov	r3, r1
 800dda0:	210c      	movs	r1, #12
 800dda2:	6828      	ldr	r0, [r5, #0]
 800dda4:	47a0      	blx	r4
					}
				}

				/* Raw compass sample available from DMP FIFO */
				if (header & CPASS_SET) {
 800dda6:	f8b7 3264 	ldrh.w	r3, [r7, #612]	@ 0x264
 800ddaa:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800ddae:	2b00      	cmp	r3, #0
 800ddb0:	f000 80d5 	beq.w	800df5e <inv_icm20948_poll_sensor+0x9da>
					/* Read calibrated compass out of DMP FIFO and convert it from Q16 raw data format to T in Android format */
					inv_icm20948_dmp_get_raw_compass(long_data);
 800ddb4:	f507 7312 	add.w	r3, r7, #584	@ 0x248
 800ddb8:	4618      	mov	r0, r3
 800ddba:	f7fd ff09 	bl	800bbd0 <inv_icm20948_dmp_get_raw_compass>
					compass_raw_float[0] = long_data[0] * DMP_UNIT_TO_FLOAT_COMPASS_CONVERSION;
 800ddbe:	f8d7 3248 	ldr.w	r3, [r7, #584]	@ 0x248
 800ddc2:	ee07 3a90 	vmov	s15, r3
 800ddc6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800ddca:	ed9f 7ae0 	vldr	s14, [pc, #896]	@ 800e14c <inv_icm20948_poll_sensor+0xbc8>
 800ddce:	ee67 7a87 	vmul.f32	s15, s15, s14
 800ddd2:	edc7 7a74 	vstr	s15, [r7, #464]	@ 0x1d0
					compass_raw_float[1] = long_data[1] * DMP_UNIT_TO_FLOAT_COMPASS_CONVERSION;
 800ddd6:	f8d7 324c 	ldr.w	r3, [r7, #588]	@ 0x24c
 800ddda:	ee07 3a90 	vmov	s15, r3
 800ddde:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800dde2:	ed9f 7ada 	vldr	s14, [pc, #872]	@ 800e14c <inv_icm20948_poll_sensor+0xbc8>
 800dde6:	ee67 7a87 	vmul.f32	s15, s15, s14
 800ddea:	edc7 7a75 	vstr	s15, [r7, #468]	@ 0x1d4
					compass_raw_float[2] = long_data[2] * DMP_UNIT_TO_FLOAT_COMPASS_CONVERSION;
 800ddee:	f8d7 3250 	ldr.w	r3, [r7, #592]	@ 0x250
 800ddf2:	ee07 3a90 	vmov	s15, r3
 800ddf6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800ddfa:	ed9f 7ad4 	vldr	s14, [pc, #848]	@ 800e14c <inv_icm20948_poll_sensor+0xbc8>
 800ddfe:	ee67 7a87 	vmul.f32	s15, s15, s14
 800de02:	edc7 7a76 	vstr	s15, [r7, #472]	@ 0x1d8
					if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_MAGNETIC_FIELD_UNCALIBRATED) && !skip_sensor(s, ANDROID_SENSOR_MAGNETIC_FIELD_UNCALIBRATED)) {
 800de06:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800de0a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800de0e:	210e      	movs	r1, #14
 800de10:	6818      	ldr	r0, [r3, #0]
 800de12:	f7f7 fe28 	bl	8005a66 <inv_icm20948_ctrl_androidSensor_enabled>
 800de16:	4603      	mov	r3, r0
 800de18:	2b00      	cmp	r3, #0
 800de1a:	f000 80a0 	beq.w	800df5e <inv_icm20948_poll_sensor+0x9da>
 800de1e:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800de22:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800de26:	210e      	movs	r1, #14
 800de28:	6818      	ldr	r0, [r3, #0]
 800de2a:	f7fe fd37 	bl	800c89c <skip_sensor>
 800de2e:	4603      	mov	r3, r0
 800de30:	2b00      	cmp	r3, #0
 800de32:	f040 8094 	bne.w	800df5e <inv_icm20948_poll_sensor+0x9da>
						float raw_bias_mag[6];
						int mag_bias[3];

						raw_bias_mag[0] = compass_raw_float[0];
 800de36:	f8d7 21d0 	ldr.w	r2, [r7, #464]	@ 0x1d0
 800de3a:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800de3e:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 800de42:	601a      	str	r2, [r3, #0]
						raw_bias_mag[1] = compass_raw_float[1];
 800de44:	f8d7 21d4 	ldr.w	r2, [r7, #468]	@ 0x1d4
 800de48:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800de4c:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 800de50:	605a      	str	r2, [r3, #4]
						raw_bias_mag[2] = compass_raw_float[2];
 800de52:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 800de56:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800de5a:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 800de5e:	609a      	str	r2, [r3, #8]
						inv_icm20948_ctrl_get_mag_bias(s, mag_bias);
 800de60:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800de64:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800de68:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800de6c:	4611      	mov	r1, r2
 800de6e:	6818      	ldr	r0, [r3, #0]
 800de70:	f7f9 fcc0 	bl	80077f4 <inv_icm20948_ctrl_get_mag_bias>
						//calculate bias
						raw_bias_mag[3] = mag_bias[0] * DMP_UNIT_TO_FLOAT_COMPASS_CONVERSION;
 800de74:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800de78:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 800de7c:	681b      	ldr	r3, [r3, #0]
 800de7e:	ee07 3a90 	vmov	s15, r3
 800de82:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800de86:	ed9f 7ab1 	vldr	s14, [pc, #708]	@ 800e14c <inv_icm20948_poll_sensor+0xbc8>
 800de8a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800de8e:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800de92:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 800de96:	edc3 7a03 	vstr	s15, [r3, #12]
						raw_bias_mag[4] = mag_bias[1] * DMP_UNIT_TO_FLOAT_COMPASS_CONVERSION;
 800de9a:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800de9e:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 800dea2:	685b      	ldr	r3, [r3, #4]
 800dea4:	ee07 3a90 	vmov	s15, r3
 800dea8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800deac:	ed9f 7aa7 	vldr	s14, [pc, #668]	@ 800e14c <inv_icm20948_poll_sensor+0xbc8>
 800deb0:	ee67 7a87 	vmul.f32	s15, s15, s14
 800deb4:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800deb8:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 800debc:	edc3 7a04 	vstr	s15, [r3, #16]
						raw_bias_mag[5] = mag_bias[2] * DMP_UNIT_TO_FLOAT_COMPASS_CONVERSION;
 800dec0:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800dec4:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 800dec8:	689b      	ldr	r3, [r3, #8]
 800deca:	ee07 3a90 	vmov	s15, r3
 800dece:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800ded2:	ed9f 7a9e 	vldr	s14, [pc, #632]	@ 800e14c <inv_icm20948_poll_sensor+0xbc8>
 800ded6:	ee67 7a87 	vmul.f32	s15, s15, s14
 800deda:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800dede:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 800dee2:	edc3 7a05 	vstr	s15, [r3, #20]
						
						compass_accuracy = inv_icm20948_get_mag_accuracy();
 800dee6:	f7fd ff01 	bl	800bcec <inv_icm20948_get_mag_accuracy>
 800deea:	4603      	mov	r3, r0
 800deec:	f8c7 3218 	str.w	r3, [r7, #536]	@ 0x218
						s->timestamp[INV_ICM20948_SENSOR_MAGNETIC_FIELD_UNCALIBRATED] += s->sensorlist[INV_ICM20948_SENSOR_MAGNETIC_FIELD_UNCALIBRATED].odr_applied_us;
 800def0:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800def4:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800def8:	681b      	ldr	r3, [r3, #0]
 800defa:	e9d3 01ba 	ldrd	r0, r1, [r3, #744]	@ 0x2e8
 800defe:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800df02:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800df06:	681b      	ldr	r3, [r3, #0]
 800df08:	e9d3 23f2 	ldrd	r2, r3, [r3, #968]	@ 0x3c8
 800df0c:	1884      	adds	r4, r0, r2
 800df0e:	63bc      	str	r4, [r7, #56]	@ 0x38
 800df10:	eb41 0303 	adc.w	r3, r1, r3
 800df14:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800df16:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800df1a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800df1e:	681b      	ldr	r3, [r3, #0]
 800df20:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800df24:	e9c3 12ba 	strd	r1, r2, [r3, #744]	@ 0x2e8
						/* send raw float and bias for uncal mag*/
						handler(context, INV_ICM20948_SENSOR_MAGNETIC_FIELD_UNCALIBRATED, s->timestamp[INV_ICM20948_SENSOR_MAGNETIC_FIELD_UNCALIBRATED],
 800df28:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800df2c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800df30:	681b      	ldr	r3, [r3, #0]
 800df32:	e9d3 01ba 	ldrd	r0, r1, [r3, #744]	@ 0x2e8
 800df36:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800df3a:	f5a3 7502 	sub.w	r5, r3, #520	@ 0x208
 800df3e:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800df42:	f5a3 7203 	sub.w	r2, r3, #524	@ 0x20c
 800df46:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 800df4a:	9301      	str	r3, [sp, #4]
 800df4c:	f507 739e 	add.w	r3, r7, #316	@ 0x13c
 800df50:	9300      	str	r3, [sp, #0]
 800df52:	6814      	ldr	r4, [r2, #0]
 800df54:	4602      	mov	r2, r0
 800df56:	460b      	mov	r3, r1
 800df58:	2104      	movs	r1, #4
 800df5a:	6828      	ldr	r0, [r5, #0]
 800df5c:	47a0      	blx	r4
								raw_bias_mag, &compass_accuracy);
					}
				}
				/* 6axis AG orientation quaternion sample available from DMP FIFO */
				if (header & QUAT6_SET) {
 800df5e:	f8b7 3264 	ldrh.w	r3, [r7, #612]	@ 0x264
 800df62:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800df66:	2b00      	cmp	r3, #0
 800df68:	f000 820d 	beq.w	800e386 <inv_icm20948_poll_sensor+0xe02>
					long gravityQ16[3];
					float ref_quat[4];
					/* Read 6 axis quaternion out of DMP FIFO in Q30 */
					inv_icm20948_dmp_get_6quaternion(long_quat);
 800df6c:	f507 730f 	add.w	r3, r7, #572	@ 0x23c
 800df70:	4618      	mov	r0, r3
 800df72:	f7fd fdeb 	bl	800bb4c <inv_icm20948_dmp_get_6quaternion>
					if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_GAME_ROTATION_VECTOR) && !skip_sensor(s, ANDROID_SENSOR_GAME_ROTATION_VECTOR)) {
 800df76:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800df7a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800df7e:	210f      	movs	r1, #15
 800df80:	6818      	ldr	r0, [r3, #0]
 800df82:	f7f7 fd70 	bl	8005a66 <inv_icm20948_ctrl_androidSensor_enabled>
 800df86:	4603      	mov	r3, r0
 800df88:	2b00      	cmp	r3, #0
 800df8a:	d069      	beq.n	800e060 <inv_icm20948_poll_sensor+0xadc>
 800df8c:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800df90:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800df94:	210f      	movs	r1, #15
 800df96:	6818      	ldr	r0, [r3, #0]
 800df98:	f7fe fc80 	bl	800c89c <skip_sensor>
 800df9c:	4603      	mov	r3, r0
 800df9e:	2b00      	cmp	r3, #0
 800dfa0:	d15e      	bne.n	800e060 <inv_icm20948_poll_sensor+0xadc>
						/* and convert it from Q30 DMP format to Android format only if GRV sensor is enabled */
						inv_icm20948_convert_rotation_vector(s, long_quat, grv_float);
 800dfa2:	f507 72fa 	add.w	r2, r7, #500	@ 0x1f4
 800dfa6:	f507 710f 	add.w	r1, r7, #572	@ 0x23c
 800dfaa:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800dfae:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800dfb2:	6818      	ldr	r0, [r3, #0]
 800dfb4:	f7fa fdd4 	bl	8008b60 <inv_icm20948_convert_rotation_vector>
						ref_quat[0] = grv_float[3];
 800dfb8:	f8d7 2200 	ldr.w	r2, [r7, #512]	@ 0x200
 800dfbc:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800dfc0:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 800dfc4:	601a      	str	r2, [r3, #0]
						ref_quat[1] = grv_float[0];
 800dfc6:	f8d7 21f4 	ldr.w	r2, [r7, #500]	@ 0x1f4
 800dfca:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800dfce:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 800dfd2:	605a      	str	r2, [r3, #4]
						ref_quat[2] = grv_float[1];
 800dfd4:	f8d7 21f8 	ldr.w	r2, [r7, #504]	@ 0x1f8
 800dfd8:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800dfdc:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 800dfe0:	609a      	str	r2, [r3, #8]
						ref_quat[3] = grv_float[2];
 800dfe2:	f8d7 21fc 	ldr.w	r2, [r7, #508]	@ 0x1fc
 800dfe6:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800dfea:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 800dfee:	60da      	str	r2, [r3, #12]
						s->timestamp[INV_ICM20948_SENSOR_GAME_ROTATION_VECTOR] += s->sensorlist[INV_ICM20948_SENSOR_GAME_ROTATION_VECTOR].odr_applied_us;
 800dff0:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800dff4:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800dff8:	681b      	ldr	r3, [r3, #0]
 800dffa:	e9d3 01c4 	ldrd	r0, r1, [r3, #784]	@ 0x310
 800dffe:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e002:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800e006:	681b      	ldr	r3, [r3, #0]
 800e008:	f503 6384 	add.w	r3, r3, #1056	@ 0x420
 800e00c:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800e010:	1884      	adds	r4, r0, r2
 800e012:	633c      	str	r4, [r7, #48]	@ 0x30
 800e014:	eb41 0303 	adc.w	r3, r1, r3
 800e018:	637b      	str	r3, [r7, #52]	@ 0x34
 800e01a:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e01e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800e022:	681b      	ldr	r3, [r3, #0]
 800e024:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 800e028:	e9c3 12c4 	strd	r1, r2, [r3, #784]	@ 0x310
						handler(context, INV_ICM20948_SENSOR_GAME_ROTATION_VECTOR, s->timestamp[INV_ICM20948_SENSOR_GAME_ROTATION_VECTOR], ref_quat, 0);
 800e02c:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e030:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800e034:	681b      	ldr	r3, [r3, #0]
 800e036:	e9d3 01c4 	ldrd	r0, r1, [r3, #784]	@ 0x310
 800e03a:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e03e:	f5a3 7502 	sub.w	r5, r3, #520	@ 0x208
 800e042:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e046:	f5a3 7203 	sub.w	r2, r3, #524	@ 0x20c
 800e04a:	2300      	movs	r3, #0
 800e04c:	9301      	str	r3, [sp, #4]
 800e04e:	f507 738a 	add.w	r3, r7, #276	@ 0x114
 800e052:	9300      	str	r3, [sp, #0]
 800e054:	6814      	ldr	r4, [r2, #0]
 800e056:	4602      	mov	r2, r0
 800e058:	460b      	mov	r3, r1
 800e05a:	2109      	movs	r1, #9
 800e05c:	6828      	ldr	r0, [r5, #0]
 800e05e:	47a0      	blx	r4
					}
					
					/* Compute gravity sensor data in Q16 in g based on 6 axis quaternion in Q30 DMP format */
					inv_icm20948_augmented_sensors_get_gravity(s, gravityQ16, long_quat);
 800e060:	f507 720f 	add.w	r2, r7, #572	@ 0x23c
 800e064:	f507 7192 	add.w	r1, r7, #292	@ 0x124
 800e068:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e06c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800e070:	6818      	ldr	r0, [r3, #0]
 800e072:	f7f6 fa02 	bl	800447a <inv_icm20948_augmented_sensors_get_gravity>
					if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_GRAVITY) && !skip_sensor(s, ANDROID_SENSOR_GRAVITY)) {
 800e076:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e07a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800e07e:	2109      	movs	r1, #9
 800e080:	6818      	ldr	r0, [r3, #0]
 800e082:	f7f7 fcf0 	bl	8005a66 <inv_icm20948_ctrl_androidSensor_enabled>
 800e086:	4603      	mov	r3, r0
 800e088:	2b00      	cmp	r3, #0
 800e08a:	f000 8086 	beq.w	800e19a <inv_icm20948_poll_sensor+0xc16>
 800e08e:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e092:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800e096:	2109      	movs	r1, #9
 800e098:	6818      	ldr	r0, [r3, #0]
 800e09a:	f7fe fbff 	bl	800c89c <skip_sensor>
 800e09e:	4603      	mov	r3, r0
 800e0a0:	2b00      	cmp	r3, #0
 800e0a2:	d17a      	bne.n	800e19a <inv_icm20948_poll_sensor+0xc16>
						float gravity_float[3];
						/* Convert gravity data from Q16 to float format in g */
						gravity_float[0] = INVN_FXP_TO_FLT(gravityQ16[0], 16);
 800e0a4:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e0a8:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 800e0ac:	681b      	ldr	r3, [r3, #0]
 800e0ae:	ee07 3a90 	vmov	s15, r3
 800e0b2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800e0b6:	eddf 6a27 	vldr	s13, [pc, #156]	@ 800e154 <inv_icm20948_poll_sensor+0xbd0>
 800e0ba:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800e0be:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e0c2:	f5a3 73bc 	sub.w	r3, r3, #376	@ 0x178
 800e0c6:	edc3 7a00 	vstr	s15, [r3]
						gravity_float[1] = INVN_FXP_TO_FLT(gravityQ16[1], 16);
 800e0ca:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e0ce:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 800e0d2:	685b      	ldr	r3, [r3, #4]
 800e0d4:	ee07 3a90 	vmov	s15, r3
 800e0d8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800e0dc:	eddf 6a1d 	vldr	s13, [pc, #116]	@ 800e154 <inv_icm20948_poll_sensor+0xbd0>
 800e0e0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800e0e4:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e0e8:	f5a3 73bc 	sub.w	r3, r3, #376	@ 0x178
 800e0ec:	edc3 7a01 	vstr	s15, [r3, #4]
						gravity_float[2] = INVN_FXP_TO_FLT(gravityQ16[2], 16);
 800e0f0:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e0f4:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 800e0f8:	689b      	ldr	r3, [r3, #8]
 800e0fa:	ee07 3a90 	vmov	s15, r3
 800e0fe:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800e102:	eddf 6a14 	vldr	s13, [pc, #80]	@ 800e154 <inv_icm20948_poll_sensor+0xbd0>
 800e106:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800e10a:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e10e:	f5a3 73bc 	sub.w	r3, r3, #376	@ 0x178
 800e112:	edc3 7a02 	vstr	s15, [r3, #8]
						s->timestamp[INV_ICM20948_SENSOR_GRAVITY] += s->sensorlist[INV_ICM20948_SENSOR_GRAVITY].odr_applied_us;
 800e116:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e11a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800e11e:	681b      	ldr	r3, [r3, #0]
 800e120:	e9d3 01d2 	ldrd	r0, r1, [r3, #840]	@ 0x348
 800e124:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e128:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800e12c:	681b      	ldr	r3, [r3, #0]
 800e12e:	f503 6392 	add.w	r3, r3, #1168	@ 0x490
 800e132:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800e136:	1884      	adds	r4, r0, r2
 800e138:	62bc      	str	r4, [r7, #40]	@ 0x28
 800e13a:	eb41 0303 	adc.w	r3, r1, r3
 800e13e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800e140:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e144:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800e148:	681b      	ldr	r3, [r3, #0]
 800e14a:	e007      	b.n	800e15c <inv_icm20948_poll_sensor+0xbd8>
 800e14c:	37800000 	.word	0x37800000
 800e150:	00000000 	.word	0x00000000
 800e154:	47800000 	.word	0x47800000
 800e158:	4e000000 	.word	0x4e000000
 800e15c:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 800e160:	e9c3 12d2 	strd	r1, r2, [r3, #840]	@ 0x348
						handler(context, INV_ICM20948_SENSOR_GRAVITY, s->timestamp[INV_ICM20948_SENSOR_GRAVITY], gravity_float, &accel_accuracy);
 800e164:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e168:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800e16c:	681b      	ldr	r3, [r3, #0]
 800e16e:	e9d3 01d2 	ldrd	r0, r1, [r3, #840]	@ 0x348
 800e172:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e176:	f5a3 7502 	sub.w	r5, r3, #520	@ 0x208
 800e17a:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e17e:	f5a3 7203 	sub.w	r2, r3, #524	@ 0x20c
 800e182:	f507 7307 	add.w	r3, r7, #540	@ 0x21c
 800e186:	9301      	str	r3, [sp, #4]
 800e188:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e18c:	9300      	str	r3, [sp, #0]
 800e18e:	6814      	ldr	r4, [r2, #0]
 800e190:	4602      	mov	r2, r0
 800e192:	460b      	mov	r3, r1
 800e194:	2110      	movs	r1, #16
 800e196:	6828      	ldr	r0, [r5, #0]
 800e198:	47a0      	blx	r4
					}
				
					if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_LINEAR_ACCELERATION) && !skip_sensor(s, ANDROID_SENSOR_LINEAR_ACCELERATION)) {
 800e19a:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e19e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800e1a2:	210a      	movs	r1, #10
 800e1a4:	6818      	ldr	r0, [r3, #0]
 800e1a6:	f7f7 fc5e 	bl	8005a66 <inv_icm20948_ctrl_androidSensor_enabled>
 800e1aa:	4603      	mov	r3, r0
 800e1ac:	2b00      	cmp	r3, #0
 800e1ae:	f000 80ea 	beq.w	800e386 <inv_icm20948_poll_sensor+0xe02>
 800e1b2:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e1b6:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800e1ba:	210a      	movs	r1, #10
 800e1bc:	6818      	ldr	r0, [r3, #0]
 800e1be:	f7fe fb6d 	bl	800c89c <skip_sensor>
 800e1c2:	4603      	mov	r3, r0
 800e1c4:	2b00      	cmp	r3, #0
 800e1c6:	f040 80de 	bne.w	800e386 <inv_icm20948_poll_sensor+0xe02>
						float linacc_float[3];
						long linAccQ16[3];
						long accelQ16[3];

						/* Compute linear acceleration data based on accelerometer data in Q16 g and on gravity data in Q16 g */
						accelQ16[0] = (int32_t)  ((float)(accel_float[0])*(1ULL << 16) + ( (accel_float[0]>=0)-0.5f ));
 800e1ca:	edd7 7a81 	vldr	s15, [r7, #516]	@ 0x204
 800e1ce:	ed1f 7a1f 	vldr	s14, [pc, #-124]	@ 800e154 <inv_icm20948_poll_sensor+0xbd0>
 800e1d2:	ee27 7a87 	vmul.f32	s14, s15, s14
 800e1d6:	edd7 7a81 	vldr	s15, [r7, #516]	@ 0x204
 800e1da:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800e1de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e1e2:	db02      	blt.n	800e1ea <inv_icm20948_poll_sensor+0xc66>
 800e1e4:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800e1e8:	e001      	b.n	800e1ee <inv_icm20948_poll_sensor+0xc6a>
 800e1ea:	ed5f 7a27 	vldr	s15, [pc, #-156]	@ 800e150 <inv_icm20948_poll_sensor+0xbcc>
 800e1ee:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 800e1f2:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800e1f6:	ee77 7a27 	vadd.f32	s15, s14, s15
 800e1fa:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800e1fe:	ee17 2a90 	vmov	r2, s15
 800e202:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e206:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 800e20a:	601a      	str	r2, [r3, #0]
						accelQ16[1] = (int32_t)  ((float)(accel_float[1])*(1ULL << 16) + ( (accel_float[1]>=0)-0.5f ));
 800e20c:	edd7 7a82 	vldr	s15, [r7, #520]	@ 0x208
 800e210:	ed1f 7a30 	vldr	s14, [pc, #-192]	@ 800e154 <inv_icm20948_poll_sensor+0xbd0>
 800e214:	ee27 7a87 	vmul.f32	s14, s15, s14
 800e218:	edd7 7a82 	vldr	s15, [r7, #520]	@ 0x208
 800e21c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800e220:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e224:	db02      	blt.n	800e22c <inv_icm20948_poll_sensor+0xca8>
 800e226:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800e22a:	e001      	b.n	800e230 <inv_icm20948_poll_sensor+0xcac>
 800e22c:	ed5f 7a38 	vldr	s15, [pc, #-224]	@ 800e150 <inv_icm20948_poll_sensor+0xbcc>
 800e230:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 800e234:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800e238:	ee77 7a27 	vadd.f32	s15, s14, s15
 800e23c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800e240:	ee17 2a90 	vmov	r2, s15
 800e244:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e248:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 800e24c:	605a      	str	r2, [r3, #4]
						accelQ16[2] = (int32_t)  ((float)(accel_float[2])*(1ULL << 16) + ( (accel_float[2]>=0)-0.5f ));
 800e24e:	edd7 7a83 	vldr	s15, [r7, #524]	@ 0x20c
 800e252:	ed1f 7a40 	vldr	s14, [pc, #-256]	@ 800e154 <inv_icm20948_poll_sensor+0xbd0>
 800e256:	ee27 7a87 	vmul.f32	s14, s15, s14
 800e25a:	edd7 7a83 	vldr	s15, [r7, #524]	@ 0x20c
 800e25e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800e262:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e266:	db02      	blt.n	800e26e <inv_icm20948_poll_sensor+0xcea>
 800e268:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800e26c:	e001      	b.n	800e272 <inv_icm20948_poll_sensor+0xcee>
 800e26e:	ed5f 7a48 	vldr	s15, [pc, #-288]	@ 800e150 <inv_icm20948_poll_sensor+0xbcc>
 800e272:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 800e276:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800e27a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800e27e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800e282:	ee17 2a90 	vmov	r2, s15
 800e286:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e28a:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 800e28e:	609a      	str	r2, [r3, #8]

						inv_icm20948_augmented_sensors_get_linearacceleration(linAccQ16, gravityQ16, accelQ16);
 800e290:	f107 02e4 	add.w	r2, r7, #228	@ 0xe4
 800e294:	f507 7192 	add.w	r1, r7, #292	@ 0x124
 800e298:	f107 03f0 	add.w	r3, r7, #240	@ 0xf0
 800e29c:	4618      	mov	r0, r3
 800e29e:	f7f6 f950 	bl	8004542 <inv_icm20948_augmented_sensors_get_linearacceleration>
						linacc_float[0] = INVN_FXP_TO_FLT(linAccQ16[0], 16);
 800e2a2:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e2a6:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 800e2aa:	681b      	ldr	r3, [r3, #0]
 800e2ac:	ee07 3a90 	vmov	s15, r3
 800e2b0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800e2b4:	ed5f 6a59 	vldr	s13, [pc, #-356]	@ 800e154 <inv_icm20948_poll_sensor+0xbd0>
 800e2b8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800e2bc:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e2c0:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 800e2c4:	edc3 7a00 	vstr	s15, [r3]
						linacc_float[1] = INVN_FXP_TO_FLT(linAccQ16[1], 16);
 800e2c8:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e2cc:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 800e2d0:	685b      	ldr	r3, [r3, #4]
 800e2d2:	ee07 3a90 	vmov	s15, r3
 800e2d6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800e2da:	ed5f 6a62 	vldr	s13, [pc, #-392]	@ 800e154 <inv_icm20948_poll_sensor+0xbd0>
 800e2de:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800e2e2:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e2e6:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 800e2ea:	edc3 7a01 	vstr	s15, [r3, #4]
						linacc_float[2] = INVN_FXP_TO_FLT(linAccQ16[2], 16);
 800e2ee:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e2f2:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 800e2f6:	689b      	ldr	r3, [r3, #8]
 800e2f8:	ee07 3a90 	vmov	s15, r3
 800e2fc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800e300:	ed5f 6a6c 	vldr	s13, [pc, #-432]	@ 800e154 <inv_icm20948_poll_sensor+0xbd0>
 800e304:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800e308:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e30c:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 800e310:	edc3 7a02 	vstr	s15, [r3, #8]
						s->timestamp[INV_ICM20948_SENSOR_LINEAR_ACCELERATION] += s->sensorlist[INV_ICM20948_SENSOR_LINEAR_ACCELERATION].odr_applied_us;
 800e314:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e318:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800e31c:	681b      	ldr	r3, [r3, #0]
 800e31e:	e9d3 01d4 	ldrd	r0, r1, [r3, #848]	@ 0x350
 800e322:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e326:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800e32a:	681b      	ldr	r3, [r3, #0]
 800e32c:	f503 6394 	add.w	r3, r3, #1184	@ 0x4a0
 800e330:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800e334:	1884      	adds	r4, r0, r2
 800e336:	623c      	str	r4, [r7, #32]
 800e338:	eb41 0303 	adc.w	r3, r1, r3
 800e33c:	627b      	str	r3, [r7, #36]	@ 0x24
 800e33e:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e342:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800e346:	681b      	ldr	r3, [r3, #0]
 800e348:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800e34c:	e9c3 12d4 	strd	r1, r2, [r3, #848]	@ 0x350
						handler(context, INV_ICM20948_SENSOR_LINEAR_ACCELERATION, s->timestamp[INV_ICM20948_SENSOR_LINEAR_ACCELERATION], linacc_float, &accel_accuracy);
 800e350:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e354:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800e358:	681b      	ldr	r3, [r3, #0]
 800e35a:	e9d3 01d4 	ldrd	r0, r1, [r3, #848]	@ 0x350
 800e35e:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e362:	f5a3 7502 	sub.w	r5, r3, #520	@ 0x208
 800e366:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e36a:	f5a3 7203 	sub.w	r2, r3, #524	@ 0x20c
 800e36e:	f507 7307 	add.w	r3, r7, #540	@ 0x21c
 800e372:	9301      	str	r3, [sp, #4]
 800e374:	f107 03fc 	add.w	r3, r7, #252	@ 0xfc
 800e378:	9300      	str	r3, [sp, #0]
 800e37a:	6814      	ldr	r4, [r2, #0]
 800e37c:	4602      	mov	r2, r0
 800e37e:	460b      	mov	r3, r1
 800e380:	2111      	movs	r1, #17
 800e382:	6828      	ldr	r0, [r5, #0]
 800e384:	47a0      	blx	r4
					}
				}
				/* 9axis orientation quaternion sample available from DMP FIFO */
				if (header & QUAT9_SET) {
 800e386:	f8b7 3264 	ldrh.w	r3, [r7, #612]	@ 0x264
 800e38a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800e38e:	2b00      	cmp	r3, #0
 800e390:	f000 8117 	beq.w	800e5c2 <inv_icm20948_poll_sensor+0x103e>
					float ref_quat[4];
					/* Read 9 axis quaternion out of DMP FIFO in Q30 */
					inv_icm20948_dmp_get_9quaternion(long_quat);
 800e394:	f507 730f 	add.w	r3, r7, #572	@ 0x23c
 800e398:	4618      	mov	r0, r3
 800e39a:	f7fd fbed 	bl	800bb78 <inv_icm20948_dmp_get_9quaternion>
					if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_ROTATION_VECTOR) && !skip_sensor(s, ANDROID_SENSOR_ROTATION_VECTOR)) {
 800e39e:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e3a2:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800e3a6:	210b      	movs	r1, #11
 800e3a8:	6818      	ldr	r0, [r3, #0]
 800e3aa:	f7f7 fb5c 	bl	8005a66 <inv_icm20948_ctrl_androidSensor_enabled>
 800e3ae:	4603      	mov	r3, r0
 800e3b0:	2b00      	cmp	r3, #0
 800e3b2:	d076      	beq.n	800e4a2 <inv_icm20948_poll_sensor+0xf1e>
 800e3b4:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e3b8:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800e3bc:	210b      	movs	r1, #11
 800e3be:	6818      	ldr	r0, [r3, #0]
 800e3c0:	f7fe fa6c 	bl	800c89c <skip_sensor>
 800e3c4:	4603      	mov	r3, r0
 800e3c6:	2b00      	cmp	r3, #0
 800e3c8:	d16b      	bne.n	800e4a2 <inv_icm20948_poll_sensor+0xf1e>
						/* and convert it from Q30 DMP format to Android format only if RV sensor is enabled */
						inv_icm20948_convert_rotation_vector(s, long_quat, rv_float);
 800e3ca:	f507 72e0 	add.w	r2, r7, #448	@ 0x1c0
 800e3ce:	f507 710f 	add.w	r1, r7, #572	@ 0x23c
 800e3d2:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e3d6:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800e3da:	6818      	ldr	r0, [r3, #0]
 800e3dc:	f7fa fbc0 	bl	8008b60 <inv_icm20948_convert_rotation_vector>
						/* Read rotation vector heading accuracy out of DMP FIFO in Q29*/
						rv_accuracy = (float)inv_icm20948_get_rv_accuracy()/(float)(1ULL << (29));
 800e3e0:	f7fd fc9c 	bl	800bd1c <inv_icm20948_get_rv_accuracy>
 800e3e4:	ee07 0a90 	vmov	s15, r0
 800e3e8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800e3ec:	ed5f 6aa6 	vldr	s13, [pc, #-664]	@ 800e158 <inv_icm20948_poll_sensor+0xbd4>
 800e3f0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800e3f4:	edc7 7a85 	vstr	s15, [r7, #532]	@ 0x214
						ref_quat[0] = rv_float[3];
 800e3f8:	f8d7 21cc 	ldr.w	r2, [r7, #460]	@ 0x1cc
 800e3fc:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e400:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800e404:	601a      	str	r2, [r3, #0]
						ref_quat[1] = rv_float[0];
 800e406:	f8d7 21c0 	ldr.w	r2, [r7, #448]	@ 0x1c0
 800e40a:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e40e:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800e412:	605a      	str	r2, [r3, #4]
						ref_quat[2] = rv_float[1];
 800e414:	f8d7 21c4 	ldr.w	r2, [r7, #452]	@ 0x1c4
 800e418:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e41c:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800e420:	609a      	str	r2, [r3, #8]
						ref_quat[3] = rv_float[2];
 800e422:	f8d7 21c8 	ldr.w	r2, [r7, #456]	@ 0x1c8
 800e426:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e42a:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800e42e:	60da      	str	r2, [r3, #12]
						s->timestamp[INV_ICM20948_SENSOR_ROTATION_VECTOR] += s->sensorlist[INV_ICM20948_SENSOR_ROTATION_VECTOR].odr_applied_us;
 800e430:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e434:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800e438:	681b      	ldr	r3, [r3, #0]
 800e43a:	e9d3 01c6 	ldrd	r0, r1, [r3, #792]	@ 0x318
 800e43e:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e442:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800e446:	681b      	ldr	r3, [r3, #0]
 800e448:	f503 6386 	add.w	r3, r3, #1072	@ 0x430
 800e44c:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800e450:	1884      	adds	r4, r0, r2
 800e452:	61bc      	str	r4, [r7, #24]
 800e454:	eb41 0303 	adc.w	r3, r1, r3
 800e458:	61fb      	str	r3, [r7, #28]
 800e45a:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e45e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800e462:	681b      	ldr	r3, [r3, #0]
 800e464:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800e468:	e9c3 12c6 	strd	r1, r2, [r3, #792]	@ 0x318
						handler(context, INV_ICM20948_SENSOR_ROTATION_VECTOR, s->timestamp[INV_ICM20948_SENSOR_ROTATION_VECTOR], ref_quat, &rv_accuracy);
 800e46c:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e470:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800e474:	681b      	ldr	r3, [r3, #0]
 800e476:	e9d3 01c6 	ldrd	r0, r1, [r3, #792]	@ 0x318
 800e47a:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e47e:	f5a3 7502 	sub.w	r5, r3, #520	@ 0x208
 800e482:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e486:	f5a3 7203 	sub.w	r2, r3, #524	@ 0x20c
 800e48a:	f507 7305 	add.w	r3, r7, #532	@ 0x214
 800e48e:	9301      	str	r3, [sp, #4]
 800e490:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800e494:	9300      	str	r3, [sp, #0]
 800e496:	6814      	ldr	r4, [r2, #0]
 800e498:	4602      	mov	r2, r0
 800e49a:	460b      	mov	r3, r1
 800e49c:	210a      	movs	r1, #10
 800e49e:	6828      	ldr	r0, [r5, #0]
 800e4a0:	47a0      	blx	r4
					}
					
					if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_ORIENTATION) && !skip_sensor(s, ANDROID_SENSOR_ORIENTATION)) {
 800e4a2:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e4a6:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800e4aa:	2103      	movs	r1, #3
 800e4ac:	6818      	ldr	r0, [r3, #0]
 800e4ae:	f7f7 fada 	bl	8005a66 <inv_icm20948_ctrl_androidSensor_enabled>
 800e4b2:	4603      	mov	r3, r0
 800e4b4:	2b00      	cmp	r3, #0
 800e4b6:	f000 8084 	beq.w	800e5c2 <inv_icm20948_poll_sensor+0x103e>
 800e4ba:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e4be:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800e4c2:	2103      	movs	r1, #3
 800e4c4:	6818      	ldr	r0, [r3, #0]
 800e4c6:	f7fe f9e9 	bl	800c89c <skip_sensor>
 800e4ca:	4603      	mov	r3, r0
 800e4cc:	2b00      	cmp	r3, #0
 800e4ce:	d178      	bne.n	800e5c2 <inv_icm20948_poll_sensor+0x103e>
						long orientationQ16[3];
						float orientation_float[3];
						/* Compute Android-orientation sensor data based on rotation vector data in Q30 */
						inv_icm20948_augmented_sensors_get_orientation(orientationQ16, long_quat);
 800e4d0:	f507 720f 	add.w	r2, r7, #572	@ 0x23c
 800e4d4:	f107 03c8 	add.w	r3, r7, #200	@ 0xc8
 800e4d8:	4611      	mov	r1, r2
 800e4da:	4618      	mov	r0, r3
 800e4dc:	f7f6 f86c 	bl	80045b8 <inv_icm20948_augmented_sensors_get_orientation>
						orientation_float[0] = INVN_FXP_TO_FLT(orientationQ16[0], 16);
 800e4e0:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e4e4:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 800e4e8:	681b      	ldr	r3, [r3, #0]
 800e4ea:	ee07 3a90 	vmov	s15, r3
 800e4ee:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800e4f2:	eddf 6ad0 	vldr	s13, [pc, #832]	@ 800e834 <inv_icm20948_poll_sensor+0x12b0>
 800e4f6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800e4fa:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e4fe:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 800e502:	edc3 7a00 	vstr	s15, [r3]
						orientation_float[1] = INVN_FXP_TO_FLT(orientationQ16[1], 16);
 800e506:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e50a:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 800e50e:	685b      	ldr	r3, [r3, #4]
 800e510:	ee07 3a90 	vmov	s15, r3
 800e514:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800e518:	eddf 6ac6 	vldr	s13, [pc, #792]	@ 800e834 <inv_icm20948_poll_sensor+0x12b0>
 800e51c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800e520:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e524:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 800e528:	edc3 7a01 	vstr	s15, [r3, #4]
						orientation_float[2] = INVN_FXP_TO_FLT(orientationQ16[2], 16);
 800e52c:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e530:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 800e534:	689b      	ldr	r3, [r3, #8]
 800e536:	ee07 3a90 	vmov	s15, r3
 800e53a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800e53e:	eddf 6abd 	vldr	s13, [pc, #756]	@ 800e834 <inv_icm20948_poll_sensor+0x12b0>
 800e542:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800e546:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e54a:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 800e54e:	edc3 7a02 	vstr	s15, [r3, #8]
						s->timestamp[INV_ICM20948_SENSOR_ORIENTATION] += s->sensorlist[INV_ICM20948_SENSOR_ORIENTATION].odr_applied_us;
 800e552:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e556:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800e55a:	681b      	ldr	r3, [r3, #0]
 800e55c:	e9d3 01d6 	ldrd	r0, r1, [r3, #856]	@ 0x358
 800e560:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e564:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800e568:	681b      	ldr	r3, [r3, #0]
 800e56a:	f503 6396 	add.w	r3, r3, #1200	@ 0x4b0
 800e56e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800e572:	1884      	adds	r4, r0, r2
 800e574:	613c      	str	r4, [r7, #16]
 800e576:	eb41 0303 	adc.w	r3, r1, r3
 800e57a:	617b      	str	r3, [r7, #20]
 800e57c:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e580:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800e584:	681b      	ldr	r3, [r3, #0]
 800e586:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800e58a:	e9c3 12d6 	strd	r1, r2, [r3, #856]	@ 0x358
						handler(context, INV_ICM20948_SENSOR_ORIENTATION, s->timestamp[INV_ICM20948_SENSOR_ORIENTATION], orientation_float, 0);
 800e58e:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e592:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800e596:	681b      	ldr	r3, [r3, #0]
 800e598:	e9d3 01d6 	ldrd	r0, r1, [r3, #856]	@ 0x358
 800e59c:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e5a0:	f5a3 7502 	sub.w	r5, r3, #520	@ 0x208
 800e5a4:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e5a8:	f5a3 7203 	sub.w	r2, r3, #524	@ 0x20c
 800e5ac:	2300      	movs	r3, #0
 800e5ae:	9301      	str	r3, [sp, #4]
 800e5b0:	f107 03bc 	add.w	r3, r7, #188	@ 0xbc
 800e5b4:	9300      	str	r3, [sp, #0]
 800e5b6:	6814      	ldr	r4, [r2, #0]
 800e5b8:	4602      	mov	r2, r0
 800e5ba:	460b      	mov	r3, r1
 800e5bc:	2112      	movs	r1, #18
 800e5be:	6828      	ldr	r0, [r5, #0]
 800e5c0:	47a0      	blx	r4
					}
				}
				/* 6axis AM orientation quaternion sample available from DMP FIFO */
				if (header & GEOMAG_SET) {
 800e5c2:	f8b7 3264 	ldrh.w	r3, [r7, #612]	@ 0x264
 800e5c6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e5ca:	2b00      	cmp	r3, #0
 800e5cc:	f000 8087 	beq.w	800e6de <inv_icm20948_poll_sensor+0x115a>
					float ref_quat[4];
					/* Read 6 axis quaternion out of DMP FIFO in Q30 and convert it to Android format */
					inv_icm20948_dmp_get_gmrvquaternion(long_quat);
 800e5d0:	f507 730f 	add.w	r3, r7, #572	@ 0x23c
 800e5d4:	4618      	mov	r0, r3
 800e5d6:	f7fd fae5 	bl	800bba4 <inv_icm20948_dmp_get_gmrvquaternion>
					if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_GEOMAGNETIC_ROTATION_VECTOR) && !skip_sensor(s, ANDROID_SENSOR_GEOMAGNETIC_ROTATION_VECTOR)) {
 800e5da:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e5de:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800e5e2:	2114      	movs	r1, #20
 800e5e4:	6818      	ldr	r0, [r3, #0]
 800e5e6:	f7f7 fa3e 	bl	8005a66 <inv_icm20948_ctrl_androidSensor_enabled>
 800e5ea:	4603      	mov	r3, r0
 800e5ec:	2b00      	cmp	r3, #0
 800e5ee:	d076      	beq.n	800e6de <inv_icm20948_poll_sensor+0x115a>
 800e5f0:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e5f4:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800e5f8:	2114      	movs	r1, #20
 800e5fa:	6818      	ldr	r0, [r3, #0]
 800e5fc:	f7fe f94e 	bl	800c89c <skip_sensor>
 800e600:	4603      	mov	r3, r0
 800e602:	2b00      	cmp	r3, #0
 800e604:	d16b      	bne.n	800e6de <inv_icm20948_poll_sensor+0x115a>
						inv_icm20948_convert_rotation_vector(s, long_quat, gmrv_float);
 800e606:	f507 72d8 	add.w	r2, r7, #432	@ 0x1b0
 800e60a:	f507 710f 	add.w	r1, r7, #572	@ 0x23c
 800e60e:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e612:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800e616:	6818      	ldr	r0, [r3, #0]
 800e618:	f7fa faa2 	bl	8008b60 <inv_icm20948_convert_rotation_vector>
						/* Read geomagnetic rotation vector heading accuracy out of DMP FIFO in Q29*/
						gmrv_accuracy = (float)inv_icm20948_get_gmrv_accuracy()/(float)(1ULL << (29));
 800e61c:	f7fd fb72 	bl	800bd04 <inv_icm20948_get_gmrv_accuracy>
 800e620:	ee07 0a90 	vmov	s15, r0
 800e624:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800e628:	eddf 6a83 	vldr	s13, [pc, #524]	@ 800e838 <inv_icm20948_poll_sensor+0x12b4>
 800e62c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800e630:	edc7 7a84 	vstr	s15, [r7, #528]	@ 0x210
						ref_quat[0] = gmrv_float[3];
 800e634:	f8d7 21bc 	ldr.w	r2, [r7, #444]	@ 0x1bc
 800e638:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e63c:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 800e640:	601a      	str	r2, [r3, #0]
						ref_quat[1] = gmrv_float[0];
 800e642:	f8d7 21b0 	ldr.w	r2, [r7, #432]	@ 0x1b0
 800e646:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e64a:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 800e64e:	605a      	str	r2, [r3, #4]
						ref_quat[2] = gmrv_float[1];
 800e650:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
 800e654:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e658:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 800e65c:	609a      	str	r2, [r3, #8]
						ref_quat[3] = gmrv_float[2];
 800e65e:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 800e662:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e666:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 800e66a:	60da      	str	r2, [r3, #12]
						s->timestamp[INV_ICM20948_SENSOR_GEOMAGNETIC_ROTATION_VECTOR] += s->sensorlist[INV_ICM20948_SENSOR_GEOMAGNETIC_ROTATION_VECTOR].odr_applied_us;
 800e66c:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e670:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800e674:	681b      	ldr	r3, [r3, #0]
 800e676:	e9d3 01c8 	ldrd	r0, r1, [r3, #800]	@ 0x320
 800e67a:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e67e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800e682:	681b      	ldr	r3, [r3, #0]
 800e684:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800e688:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800e68c:	1884      	adds	r4, r0, r2
 800e68e:	60bc      	str	r4, [r7, #8]
 800e690:	eb41 0303 	adc.w	r3, r1, r3
 800e694:	60fb      	str	r3, [r7, #12]
 800e696:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e69a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800e69e:	681b      	ldr	r3, [r3, #0]
 800e6a0:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800e6a4:	e9c3 12c8 	strd	r1, r2, [r3, #800]	@ 0x320
						handler(context, INV_ICM20948_SENSOR_GEOMAGNETIC_ROTATION_VECTOR, s->timestamp[INV_ICM20948_SENSOR_GEOMAGNETIC_ROTATION_VECTOR], 
 800e6a8:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e6ac:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800e6b0:	681b      	ldr	r3, [r3, #0]
 800e6b2:	e9d3 01c8 	ldrd	r0, r1, [r3, #800]	@ 0x320
 800e6b6:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e6ba:	f5a3 7502 	sub.w	r5, r3, #520	@ 0x208
 800e6be:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e6c2:	f5a3 7203 	sub.w	r2, r3, #524	@ 0x20c
 800e6c6:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 800e6ca:	9301      	str	r3, [sp, #4]
 800e6cc:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 800e6d0:	9300      	str	r3, [sp, #0]
 800e6d2:	6814      	ldr	r4, [r2, #0]
 800e6d4:	4602      	mov	r2, r0
 800e6d6:	460b      	mov	r3, r1
 800e6d8:	210b      	movs	r1, #11
 800e6da:	6828      	ldr	r0, [r5, #0]
 800e6dc:	47a0      	blx	r4
								ref_quat, &gmrv_accuracy);
					}
				}
				/* Activity recognition sample available from DMP FIFO */
				if (header2 & ACT_RECOG_SET) {
 800e6de:	f8b7 3262 	ldrh.w	r3, [r7, #610]	@ 0x262
 800e6e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e6e6:	2b00      	cmp	r3, #0
 800e6e8:	f000 80f9 	beq.w	800e8de <inv_icm20948_poll_sensor+0x135a>
					uint16_t bac_state = 0;
 800e6ec:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e6f0:	f5a3 72eb 	sub.w	r2, r3, #470	@ 0x1d6
 800e6f4:	2300      	movs	r3, #0
 800e6f6:	8013      	strh	r3, [r2, #0]
					long bac_ts = 0;
 800e6f8:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e6fc:	f5a3 72ee 	sub.w	r2, r3, #476	@ 0x1dc
 800e700:	2300      	movs	r3, #0
 800e702:	6013      	str	r3, [r2, #0]
					int bac_event = 0;
 800e704:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e708:	f5a3 72f0 	sub.w	r2, r3, #480	@ 0x1e0
 800e70c:	2300      	movs	r3, #0
 800e70e:	6013      	str	r3, [r2, #0]
					struct bac_map{
						uint8_t act_id;
						enum inv_sensor_bac_event sensor_bac;
					} map[] = {
 800e710:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e714:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 800e718:	4a48      	ldr	r2, [pc, #288]	@ (800e83c <inv_icm20948_poll_sensor+0x12b8>)
 800e71a:	461c      	mov	r4, r3
 800e71c:	4613      	mov	r3, r2
 800e71e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800e722:	e884 0007 	stmia.w	r4, {r0, r1, r2}
						{ BAC_RUN, INV_SENSOR_BAC_EVENT_ACT_RUNNING_BEGIN},
						{ BAC_BIKE, INV_SENSOR_BAC_EVENT_ACT_ON_BICYCLE_BEGIN},
						{ BAC_STILL, INV_SENSOR_BAC_EVENT_ACT_STILL_BEGIN},
						{ BAC_TILT, INV_SENSOR_BAC_EVENT_ACT_TILT_BEGIN},
					};
					int i = 0;
 800e726:	2300      	movs	r3, #0
 800e728:	f8c7 327c 	str.w	r3, [r7, #636]	@ 0x27c
					/* Read activity type and associated timestamp out of DMP FIFO
					activity type is a set of 2 bytes :
					- high byte indicates activity start
					- low byte indicates activity end */
					inv_icm20948_dmp_get_bac_state(&bac_state);
 800e72c:	f107 03aa 	add.w	r3, r7, #170	@ 0xaa
 800e730:	4618      	mov	r0, r3
 800e732:	f7fd fa79 	bl	800bc28 <inv_icm20948_dmp_get_bac_state>
					inv_icm20948_dmp_get_bac_ts(&bac_ts);
 800e736:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 800e73a:	4618      	mov	r0, r3
 800e73c:	f7fd fa8c 	bl	800bc58 <inv_icm20948_dmp_get_bac_ts>
					//Map according to dmp bac events
					for(i = 0; i < 6; i++) {
 800e740:	2300      	movs	r3, #0
 800e742:	f8c7 327c 	str.w	r3, [r7, #636]	@ 0x27c
 800e746:	e0c5      	b.n	800e8d4 <inv_icm20948_poll_sensor+0x1350>
						if ((bac_state >> 8) & map[i].act_id){
 800e748:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e74c:	f5a3 73eb 	sub.w	r3, r3, #470	@ 0x1d6
 800e750:	881b      	ldrh	r3, [r3, #0]
 800e752:	0a1b      	lsrs	r3, r3, #8
 800e754:	b29b      	uxth	r3, r3
 800e756:	4619      	mov	r1, r3
 800e758:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e75c:	f5a3 72f6 	sub.w	r2, r3, #492	@ 0x1ec
 800e760:	f8d7 327c 	ldr.w	r3, [r7, #636]	@ 0x27c
 800e764:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800e768:	400b      	ands	r3, r1
 800e76a:	2b00      	cmp	r3, #0
 800e76c:	d068      	beq.n	800e840 <inv_icm20948_poll_sensor+0x12bc>
							//Check if BAC is enabled
							if (inv_icm20948_ctrl_get_activitiy_classifier_on_flag(s)) {
 800e76e:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e772:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800e776:	6818      	ldr	r0, [r3, #0]
 800e778:	f7f8 ff58 	bl	800762c <inv_icm20948_ctrl_get_activitiy_classifier_on_flag>
 800e77c:	4603      	mov	r3, r0
 800e77e:	2b00      	cmp	r3, #0
 800e780:	d029      	beq.n	800e7d6 <inv_icm20948_poll_sensor+0x1252>
								/* Start detected */
								bac_event = map[i].sensor_bac;
 800e782:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e786:	f5a3 72f6 	sub.w	r2, r3, #492	@ 0x1ec
 800e78a:	f8d7 327c 	ldr.w	r3, [r7, #636]	@ 0x27c
 800e78e:	005b      	lsls	r3, r3, #1
 800e790:	4413      	add	r3, r2
 800e792:	f993 3001 	ldrsb.w	r3, [r3, #1]
 800e796:	461a      	mov	r2, r3
 800e798:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e79c:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 800e7a0:	601a      	str	r2, [r3, #0]
								handler(context, INV_ICM20948_SENSOR_ACTIVITY_CLASSIFICATON, s->timestamp[INV_ICM20948_SENSOR_ACTIVITY_CLASSIFICATON], &bac_event, 0);
 800e7a2:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e7a6:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800e7aa:	681b      	ldr	r3, [r3, #0]
 800e7ac:	e9d3 01be 	ldrd	r0, r1, [r3, #760]	@ 0x2f8
 800e7b0:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e7b4:	f5a3 7502 	sub.w	r5, r3, #520	@ 0x208
 800e7b8:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e7bc:	f5a3 7203 	sub.w	r2, r3, #524	@ 0x20c
 800e7c0:	2300      	movs	r3, #0
 800e7c2:	9301      	str	r3, [sp, #4]
 800e7c4:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 800e7c8:	9300      	str	r3, [sp, #0]
 800e7ca:	6814      	ldr	r4, [r2, #0]
 800e7cc:	4602      	mov	r2, r0
 800e7ce:	460b      	mov	r3, r1
 800e7d0:	2106      	movs	r1, #6
 800e7d2:	6828      	ldr	r0, [r5, #0]
 800e7d4:	47a0      	blx	r4
							}
							//build event TILT only if enabled
							if((map[i].act_id == BAC_TILT) && inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_WAKEUP_TILT_DETECTOR))
 800e7d6:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e7da:	f5a3 72f6 	sub.w	r2, r3, #492	@ 0x1ec
 800e7de:	f8d7 327c 	ldr.w	r3, [r7, #636]	@ 0x27c
 800e7e2:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800e7e6:	2b10      	cmp	r3, #16
 800e7e8:	d16f      	bne.n	800e8ca <inv_icm20948_poll_sensor+0x1346>
 800e7ea:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e7ee:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800e7f2:	2129      	movs	r1, #41	@ 0x29
 800e7f4:	6818      	ldr	r0, [r3, #0]
 800e7f6:	f7f7 f936 	bl	8005a66 <inv_icm20948_ctrl_androidSensor_enabled>
 800e7fa:	4603      	mov	r3, r0
 800e7fc:	2b00      	cmp	r3, #0
 800e7fe:	d064      	beq.n	800e8ca <inv_icm20948_poll_sensor+0x1346>
								handler(context, INV_ICM20948_SENSOR_WAKEUP_TILT_DETECTOR, s->timestamp[INV_ICM20948_SENSOR_WAKEUP_TILT_DETECTOR], 0, 0);
 800e800:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e804:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800e808:	681b      	ldr	r3, [r3, #0]
 800e80a:	e9d3 01d0 	ldrd	r0, r1, [r3, #832]	@ 0x340
 800e80e:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e812:	f5a3 7502 	sub.w	r5, r3, #520	@ 0x208
 800e816:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e81a:	f5a3 7203 	sub.w	r2, r3, #524	@ 0x20c
 800e81e:	2300      	movs	r3, #0
 800e820:	9301      	str	r3, [sp, #4]
 800e822:	2300      	movs	r3, #0
 800e824:	9300      	str	r3, [sp, #0]
 800e826:	6814      	ldr	r4, [r2, #0]
 800e828:	4602      	mov	r2, r0
 800e82a:	460b      	mov	r3, r1
 800e82c:	210f      	movs	r1, #15
 800e82e:	6828      	ldr	r0, [r5, #0]
 800e830:	47a0      	blx	r4
 800e832:	e04a      	b.n	800e8ca <inv_icm20948_poll_sensor+0x1346>
 800e834:	47800000 	.word	0x47800000
 800e838:	4e000000 	.word	0x4e000000
 800e83c:	0801ac8c 	.word	0x0801ac8c
						}
						/* Check if bit tilt is set for activity end byte */
						else if (bac_state & map[i].act_id) {
 800e840:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e844:	f5a3 73eb 	sub.w	r3, r3, #470	@ 0x1d6
 800e848:	881b      	ldrh	r3, [r3, #0]
 800e84a:	4619      	mov	r1, r3
 800e84c:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e850:	f5a3 72f6 	sub.w	r2, r3, #492	@ 0x1ec
 800e854:	f8d7 327c 	ldr.w	r3, [r7, #636]	@ 0x27c
 800e858:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800e85c:	400b      	ands	r3, r1
 800e85e:	2b00      	cmp	r3, #0
 800e860:	d033      	beq.n	800e8ca <inv_icm20948_poll_sensor+0x1346>
							//Check if BAC is enabled
							if (inv_icm20948_ctrl_get_activitiy_classifier_on_flag(s)) {
 800e862:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e866:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800e86a:	6818      	ldr	r0, [r3, #0]
 800e86c:	f7f8 fede 	bl	800762c <inv_icm20948_ctrl_get_activitiy_classifier_on_flag>
 800e870:	4603      	mov	r3, r0
 800e872:	2b00      	cmp	r3, #0
 800e874:	d029      	beq.n	800e8ca <inv_icm20948_poll_sensor+0x1346>
								/* End detected */
								bac_event = -map[i].sensor_bac;
 800e876:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e87a:	f5a3 72f6 	sub.w	r2, r3, #492	@ 0x1ec
 800e87e:	f8d7 327c 	ldr.w	r3, [r7, #636]	@ 0x27c
 800e882:	005b      	lsls	r3, r3, #1
 800e884:	4413      	add	r3, r2
 800e886:	f993 3001 	ldrsb.w	r3, [r3, #1]
 800e88a:	425a      	negs	r2, r3
 800e88c:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e890:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 800e894:	601a      	str	r2, [r3, #0]
								handler(context, INV_ICM20948_SENSOR_ACTIVITY_CLASSIFICATON, s->timestamp[INV_ICM20948_SENSOR_ACTIVITY_CLASSIFICATON], &bac_event, 0);
 800e896:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e89a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800e89e:	681b      	ldr	r3, [r3, #0]
 800e8a0:	e9d3 01be 	ldrd	r0, r1, [r3, #760]	@ 0x2f8
 800e8a4:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e8a8:	f5a3 7502 	sub.w	r5, r3, #520	@ 0x208
 800e8ac:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e8b0:	f5a3 7203 	sub.w	r2, r3, #524	@ 0x20c
 800e8b4:	2300      	movs	r3, #0
 800e8b6:	9301      	str	r3, [sp, #4]
 800e8b8:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 800e8bc:	9300      	str	r3, [sp, #0]
 800e8be:	6814      	ldr	r4, [r2, #0]
 800e8c0:	4602      	mov	r2, r0
 800e8c2:	460b      	mov	r3, r1
 800e8c4:	2106      	movs	r1, #6
 800e8c6:	6828      	ldr	r0, [r5, #0]
 800e8c8:	47a0      	blx	r4
					for(i = 0; i < 6; i++) {
 800e8ca:	f8d7 327c 	ldr.w	r3, [r7, #636]	@ 0x27c
 800e8ce:	3301      	adds	r3, #1
 800e8d0:	f8c7 327c 	str.w	r3, [r7, #636]	@ 0x27c
 800e8d4:	f8d7 327c 	ldr.w	r3, [r7, #636]	@ 0x27c
 800e8d8:	2b05      	cmp	r3, #5
 800e8da:	f77f af35 	ble.w	800e748 <inv_icm20948_poll_sensor+0x11c4>
							}
						}
					}
				}
				/* Pickup sample available from DMP FIFO */
				if (header2 & FLIP_PICKUP_SET) {
 800e8de:	f8b7 3262 	ldrh.w	r3, [r7, #610]	@ 0x262
 800e8e2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800e8e6:	2b00      	cmp	r3, #0
 800e8e8:	d01e      	beq.n	800e928 <inv_icm20948_poll_sensor+0x13a4>
					/* Read pickup type and associated timestamp out of DMP FIFO */
					inv_icm20948_dmp_get_flip_pickup_state(&pickup_state);
 800e8ea:	f507 73d7 	add.w	r3, r7, #430	@ 0x1ae
 800e8ee:	4618      	mov	r0, r3
 800e8f0:	f7fd f9ca 	bl	800bc88 <inv_icm20948_dmp_get_flip_pickup_state>
					handler(context, INV_ICM20948_SENSOR_FLIP_PICKUP, s->timestamp[INV_ICM20948_SENSOR_FLIP_PICKUP], &pickup_state, 0);
 800e8f4:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e8f8:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800e8fc:	681b      	ldr	r3, [r3, #0]
 800e8fe:	e9d3 01ce 	ldrd	r0, r1, [r3, #824]	@ 0x338
 800e902:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e906:	f5a3 7502 	sub.w	r5, r3, #520	@ 0x208
 800e90a:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e90e:	f5a3 7203 	sub.w	r2, r3, #524	@ 0x20c
 800e912:	2300      	movs	r3, #0
 800e914:	9301      	str	r3, [sp, #4]
 800e916:	f507 73d7 	add.w	r3, r7, #430	@ 0x1ae
 800e91a:	9300      	str	r3, [sp, #0]
 800e91c:	6814      	ldr	r4, [r2, #0]
 800e91e:	4602      	mov	r2, r0
 800e920:	460b      	mov	r3, r1
 800e922:	210e      	movs	r1, #14
 800e924:	6828      	ldr	r0, [r5, #0]
 800e926:	47a0      	blx	r4
				}
                                
            	/* Step detector available from DMP FIFO and step counter sensor is enabled*/
				// If step detector enabled => step counter started too 
				// So don't watch the step counter data if the user doesn't start the sensor
				if((header & PED_STEPDET_SET) && (inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_STEP_COUNTER))) {
 800e928:	f8b7 3264 	ldrh.w	r3, [r7, #612]	@ 0x264
 800e92c:	f003 0310 	and.w	r3, r3, #16
 800e930:	2b00      	cmp	r3, #0
 800e932:	d065      	beq.n	800ea00 <inv_icm20948_poll_sensor+0x147c>
 800e934:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e938:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800e93c:	2113      	movs	r1, #19
 800e93e:	6818      	ldr	r0, [r3, #0]
 800e940:	f7f7 f891 	bl	8005a66 <inv_icm20948_ctrl_androidSensor_enabled>
 800e944:	4603      	mov	r3, r0
 800e946:	2b00      	cmp	r3, #0
 800e948:	d05a      	beq.n	800ea00 <inv_icm20948_poll_sensor+0x147c>
					unsigned long steps;
					unsigned long lsteps;
					uint64_t stepc = 0;
 800e94a:	f04f 0200 	mov.w	r2, #0
 800e94e:	f04f 0300 	mov.w	r3, #0
 800e952:	e9c7 2322 	strd	r2, r3, [r7, #136]	@ 0x88
					/* Read amount of steps counted out of DMP FIFO and notify them only if updated */
					dmp_icm20948_get_pedometer_num_of_steps(s, &lsteps);
 800e956:	f107 0290 	add.w	r2, r7, #144	@ 0x90
 800e95a:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e95e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800e962:	4611      	mov	r1, r2
 800e964:	6818      	ldr	r0, [r3, #0]
 800e966:	f7fb fee2 	bl	800a72e <dmp_icm20948_get_pedometer_num_of_steps>
					// need to subtract the steps accumulated while Step Counter sensor is not active.
					steps = lsteps - s->sStepCounterToBeSubtracted;
 800e96a:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e96e:	f5a3 73f8 	sub.w	r3, r3, #496	@ 0x1f0
 800e972:	681a      	ldr	r2, [r3, #0]
 800e974:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e978:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800e97c:	681b      	ldr	r3, [r3, #0]
 800e97e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800e982:	1ad3      	subs	r3, r2, r3
 800e984:	f8c7 3268 	str.w	r3, [r7, #616]	@ 0x268
					stepc = steps;
 800e988:	f8d7 3268 	ldr.w	r3, [r7, #616]	@ 0x268
 800e98c:	2200      	movs	r2, #0
 800e98e:	603b      	str	r3, [r7, #0]
 800e990:	607a      	str	r2, [r7, #4]
 800e992:	e9d7 3400 	ldrd	r3, r4, [r7]
 800e996:	e9c7 3422 	strd	r3, r4, [r7, #136]	@ 0x88
					if(stepc != s->sOldSteps) {
 800e99a:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e99e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800e9a2:	681b      	ldr	r3, [r3, #0]
 800e9a4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800e9a8:	2200      	movs	r2, #0
 800e9aa:	469a      	mov	sl, r3
 800e9ac:	4693      	mov	fp, r2
 800e9ae:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 800e9b2:	459b      	cmp	fp, r3
 800e9b4:	bf08      	it	eq
 800e9b6:	4592      	cmpeq	sl, r2
 800e9b8:	d022      	beq.n	800ea00 <inv_icm20948_poll_sensor+0x147c>
						s->sOldSteps = steps;
 800e9ba:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e9be:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800e9c2:	681a      	ldr	r2, [r3, #0]
 800e9c4:	f8d7 3268 	ldr.w	r3, [r7, #616]	@ 0x268
 800e9c8:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
						handler(context, INV_ICM20948_SENSOR_STEP_COUNTER, s->timestamp[INV_ICM20948_SENSOR_STEP_COUNTER], &stepc, 0);
 800e9cc:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e9d0:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800e9d4:	681b      	ldr	r3, [r3, #0]
 800e9d6:	e9d3 01c2 	ldrd	r0, r1, [r3, #776]	@ 0x308
 800e9da:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e9de:	f5a3 7502 	sub.w	r5, r3, #520	@ 0x208
 800e9e2:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800e9e6:	f5a3 7203 	sub.w	r2, r3, #524	@ 0x20c
 800e9ea:	2300      	movs	r3, #0
 800e9ec:	9301      	str	r3, [sp, #4]
 800e9ee:	f107 0388 	add.w	r3, r7, #136	@ 0x88
 800e9f2:	9300      	str	r3, [sp, #0]
 800e9f4:	6814      	ldr	r4, [r2, #0]
 800e9f6:	4602      	mov	r2, r0
 800e9f8:	460b      	mov	r3, r1
 800e9fa:	2108      	movs	r1, #8
 800e9fc:	6828      	ldr	r0, [r5, #0]
 800e9fe:	47a0      	blx	r4
			while(total_sample_cnt--) {
 800ea00:	f8b7 219e 	ldrh.w	r2, [r7, #414]	@ 0x19e
 800ea04:	1e53      	subs	r3, r2, #1
 800ea06:	b29b      	uxth	r3, r3
 800ea08:	f8a7 319e 	strh.w	r3, [r7, #414]	@ 0x19e
 800ea0c:	2a00      	cmp	r2, #0
 800ea0e:	f47e ae36 	bne.w	800d67e <inv_icm20948_poll_sensor+0xfa>
 800ea12:	e000      	b.n	800ea16 <inv_icm20948_poll_sensor+0x1492>
					break;
 800ea14:	bf00      	nop
					}
				}          
			}
		} while(data_left_in_fifo);
 800ea16:	f8d7 325c 	ldr.w	r3, [r7, #604]	@ 0x25c
 800ea1a:	2b00      	cmp	r3, #0
 800ea1c:	f47e ae18 	bne.w	800d650 <inv_icm20948_poll_sensor+0xcc>
 800ea20:	e000      	b.n	800ea24 <inv_icm20948_poll_sensor+0x14a0>
				break;
 800ea22:	bf00      	nop

		/* SMD detected by DMP */
		if (int_read_back & BIT_MSG_DMP_INT_2) { 
 800ea24:	f9b7 3266 	ldrsh.w	r3, [r7, #614]	@ 0x266
 800ea28:	b29b      	uxth	r3, r3
 800ea2a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800ea2e:	2b00      	cmp	r3, #0
 800ea30:	d01d      	beq.n	800ea6e <inv_icm20948_poll_sensor+0x14ea>
			uint8_t event = 0;
 800ea32:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800ea36:	f2a3 13f9 	subw	r3, r3, #505	@ 0x1f9
 800ea3a:	2200      	movs	r2, #0
 800ea3c:	701a      	strb	r2, [r3, #0]
			handler(context, INV_ICM20948_SENSOR_WAKEUP_SIGNIFICANT_MOTION, s->timestamp[INV_ICM20948_SENSOR_WAKEUP_SIGNIFICANT_MOTION], &event, 0);
 800ea3e:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800ea42:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800ea46:	681b      	ldr	r3, [r3, #0]
 800ea48:	e9d3 23cc 	ldrd	r2, r3, [r3, #816]	@ 0x330
 800ea4c:	f507 7120 	add.w	r1, r7, #640	@ 0x280
 800ea50:	f5a1 7002 	sub.w	r0, r1, #520	@ 0x208
 800ea54:	f507 7120 	add.w	r1, r7, #640	@ 0x280
 800ea58:	f5a1 7103 	sub.w	r1, r1, #524	@ 0x20c
 800ea5c:	2400      	movs	r4, #0
 800ea5e:	9401      	str	r4, [sp, #4]
 800ea60:	f107 0487 	add.w	r4, r7, #135	@ 0x87
 800ea64:	9400      	str	r4, [sp, #0]
 800ea66:	680c      	ldr	r4, [r1, #0]
 800ea68:	210d      	movs	r1, #13
 800ea6a:	6800      	ldr	r0, [r0, #0]
 800ea6c:	47a0      	blx	r4
		}
		/* Step detector triggered by DMP */
		if (int_read_back & BIT_MSG_DMP_INT_3) {
 800ea6e:	f9b7 3266 	ldrsh.w	r3, [r7, #614]	@ 0x266
 800ea72:	b29b      	uxth	r3, r3
 800ea74:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800ea78:	2b00      	cmp	r3, #0
 800ea7a:	d01d      	beq.n	800eab8 <inv_icm20948_poll_sensor+0x1534>
			uint8_t event = 0;
 800ea7c:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800ea80:	f5a3 73fd 	sub.w	r3, r3, #506	@ 0x1fa
 800ea84:	2200      	movs	r2, #0
 800ea86:	701a      	strb	r2, [r3, #0]
			handler(context, INV_ICM20948_SENSOR_STEP_DETECTOR, s->timestamp[INV_ICM20948_SENSOR_STEP_DETECTOR], &event, 0);
 800ea88:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800ea8c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800ea90:	681b      	ldr	r3, [r3, #0]
 800ea92:	e9d3 23c0 	ldrd	r2, r3, [r3, #768]	@ 0x300
 800ea96:	f507 7120 	add.w	r1, r7, #640	@ 0x280
 800ea9a:	f5a1 7002 	sub.w	r0, r1, #520	@ 0x208
 800ea9e:	f507 7120 	add.w	r1, r7, #640	@ 0x280
 800eaa2:	f5a1 7103 	sub.w	r1, r1, #524	@ 0x20c
 800eaa6:	2400      	movs	r4, #0
 800eaa8:	9401      	str	r4, [sp, #4]
 800eaaa:	f107 0486 	add.w	r4, r7, #134	@ 0x86
 800eaae:	9400      	str	r4, [sp, #0]
 800eab0:	680c      	ldr	r4, [r1, #0]
 800eab2:	2107      	movs	r1, #7
 800eab4:	6800      	ldr	r0, [r0, #0]
 800eab6:	47a0      	blx	r4
		}
		/* Bring to see detected by DMP */
		if (int_read_back & BIT_MSG_DMP_INT_5) {
 800eab8:	f9b7 3266 	ldrsh.w	r3, [r7, #614]	@ 0x266
 800eabc:	b29b      	uxth	r3, r3
 800eabe:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800eac2:	2b00      	cmp	r3, #0
 800eac4:	d01d      	beq.n	800eb02 <inv_icm20948_poll_sensor+0x157e>
			uint8_t event = 0;
 800eac6:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800eaca:	f2a3 13fb 	subw	r3, r3, #507	@ 0x1fb
 800eace:	2200      	movs	r2, #0
 800ead0:	701a      	strb	r2, [r3, #0]
			handler(context, INV_ICM20948_SENSOR_B2S, s->timestamp[INV_ICM20948_SENSOR_B2S], &event, 0);
 800ead2:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800ead6:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800eada:	681b      	ldr	r3, [r3, #0]
 800eadc:	e9d3 23d8 	ldrd	r2, r3, [r3, #864]	@ 0x360
 800eae0:	f507 7120 	add.w	r1, r7, #640	@ 0x280
 800eae4:	f5a1 7002 	sub.w	r0, r1, #520	@ 0x208
 800eae8:	f507 7120 	add.w	r1, r7, #640	@ 0x280
 800eaec:	f5a1 7103 	sub.w	r1, r1, #524	@ 0x20c
 800eaf0:	2400      	movs	r4, #0
 800eaf2:	9401      	str	r4, [sp, #4]
 800eaf4:	f107 0485 	add.w	r4, r7, #133	@ 0x85
 800eaf8:	9400      	str	r4, [sp, #0]
 800eafa:	680c      	ldr	r4, [r1, #0]
 800eafc:	2113      	movs	r1, #19
 800eafe:	6800      	ldr	r0, [r0, #0]
 800eb00:	47a0      	blx	r4
		}
	}
	
	/* Sometimes, the chip can be put in sleep mode even if there is data in the FIFO. If we poll at this moment, the transport layer will wake-up the chip, but never put it back in sleep. */
	if (s->mems_put_to_sleep) {
 800eb02:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800eb06:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800eb0a:	681b      	ldr	r3, [r3, #0]
 800eb0c:	f893 323c 	ldrb.w	r3, [r3, #572]	@ 0x23c
 800eb10:	2b00      	cmp	r3, #0
 800eb12:	d006      	beq.n	800eb22 <inv_icm20948_poll_sensor+0x159e>
		inv_icm20948_sleep_mems(s);
 800eb14:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800eb18:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800eb1c:	6818      	ldr	r0, [r3, #0]
 800eb1e:	f7f9 f863 	bl	8007be8 <inv_icm20948_sleep_mems>
	}
	
	return 0;
 800eb22:	2300      	movs	r3, #0
}
 800eb24:	4618      	mov	r0, r3
 800eb26:	f507 7720 	add.w	r7, r7, #640	@ 0x280
 800eb2a:	46bd      	mov	sp, r7
 800eb2c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800eb30 <inv_icm20948_serif_read_reg>:
	return s->max_write;
}

static inline int inv_icm20948_serif_read_reg(struct inv_icm20948_serif * s,
		uint8_t reg, uint8_t * buf, uint32_t len)
{
 800eb30:	b590      	push	{r4, r7, lr}
 800eb32:	b085      	sub	sp, #20
 800eb34:	af00      	add	r7, sp, #0
 800eb36:	60f8      	str	r0, [r7, #12]
 800eb38:	607a      	str	r2, [r7, #4]
 800eb3a:	603b      	str	r3, [r7, #0]
 800eb3c:	460b      	mov	r3, r1
 800eb3e:	72fb      	strb	r3, [r7, #11]
	assert(s);
 800eb40:	68fb      	ldr	r3, [r7, #12]
 800eb42:	2b00      	cmp	r3, #0
 800eb44:	d105      	bne.n	800eb52 <inv_icm20948_serif_read_reg+0x22>
 800eb46:	4b10      	ldr	r3, [pc, #64]	@ (800eb88 <inv_icm20948_serif_read_reg+0x58>)
 800eb48:	4a10      	ldr	r2, [pc, #64]	@ (800eb8c <inv_icm20948_serif_read_reg+0x5c>)
 800eb4a:	214e      	movs	r1, #78	@ 0x4e
 800eb4c:	4810      	ldr	r0, [pc, #64]	@ (800eb90 <inv_icm20948_serif_read_reg+0x60>)
 800eb4e:	f004 f853 	bl	8012bf8 <__assert_func>

	if(len > s->max_read)
 800eb52:	68fb      	ldr	r3, [r7, #12]
 800eb54:	68db      	ldr	r3, [r3, #12]
 800eb56:	683a      	ldr	r2, [r7, #0]
 800eb58:	429a      	cmp	r2, r3
 800eb5a:	d902      	bls.n	800eb62 <inv_icm20948_serif_read_reg+0x32>
		return INV_ERROR_SIZE;
 800eb5c:	f06f 0304 	mvn.w	r3, #4
 800eb60:	e00e      	b.n	800eb80 <inv_icm20948_serif_read_reg+0x50>

	if(s->read_reg(s->context, reg, buf, len) != 0)
 800eb62:	68fb      	ldr	r3, [r7, #12]
 800eb64:	685c      	ldr	r4, [r3, #4]
 800eb66:	68fb      	ldr	r3, [r7, #12]
 800eb68:	6818      	ldr	r0, [r3, #0]
 800eb6a:	7af9      	ldrb	r1, [r7, #11]
 800eb6c:	683b      	ldr	r3, [r7, #0]
 800eb6e:	687a      	ldr	r2, [r7, #4]
 800eb70:	47a0      	blx	r4
 800eb72:	4603      	mov	r3, r0
 800eb74:	2b00      	cmp	r3, #0
 800eb76:	d002      	beq.n	800eb7e <inv_icm20948_serif_read_reg+0x4e>
		return INV_ERROR_TRANSPORT;
 800eb78:	f06f 0302 	mvn.w	r3, #2
 800eb7c:	e000      	b.n	800eb80 <inv_icm20948_serif_read_reg+0x50>

	return 0;
 800eb7e:	2300      	movs	r3, #0
}
 800eb80:	4618      	mov	r0, r3
 800eb82:	3714      	adds	r7, #20
 800eb84:	46bd      	mov	sp, r7
 800eb86:	bd90      	pop	{r4, r7, pc}
 800eb88:	0801ac98 	.word	0x0801ac98
 800eb8c:	0801e860 	.word	0x0801e860
 800eb90:	0801ac9c 	.word	0x0801ac9c

0800eb94 <inv_icm20948_serif_write_reg>:

static inline int inv_icm20948_serif_write_reg(struct inv_icm20948_serif * s,
		uint8_t reg, const uint8_t * buf, uint32_t len)
{
 800eb94:	b590      	push	{r4, r7, lr}
 800eb96:	b085      	sub	sp, #20
 800eb98:	af00      	add	r7, sp, #0
 800eb9a:	60f8      	str	r0, [r7, #12]
 800eb9c:	607a      	str	r2, [r7, #4]
 800eb9e:	603b      	str	r3, [r7, #0]
 800eba0:	460b      	mov	r3, r1
 800eba2:	72fb      	strb	r3, [r7, #11]
	assert(s);
 800eba4:	68fb      	ldr	r3, [r7, #12]
 800eba6:	2b00      	cmp	r3, #0
 800eba8:	d105      	bne.n	800ebb6 <inv_icm20948_serif_write_reg+0x22>
 800ebaa:	4b10      	ldr	r3, [pc, #64]	@ (800ebec <inv_icm20948_serif_write_reg+0x58>)
 800ebac:	4a10      	ldr	r2, [pc, #64]	@ (800ebf0 <inv_icm20948_serif_write_reg+0x5c>)
 800ebae:	215c      	movs	r1, #92	@ 0x5c
 800ebb0:	4810      	ldr	r0, [pc, #64]	@ (800ebf4 <inv_icm20948_serif_write_reg+0x60>)
 800ebb2:	f004 f821 	bl	8012bf8 <__assert_func>

	if(len > s->max_write)
 800ebb6:	68fb      	ldr	r3, [r7, #12]
 800ebb8:	691b      	ldr	r3, [r3, #16]
 800ebba:	683a      	ldr	r2, [r7, #0]
 800ebbc:	429a      	cmp	r2, r3
 800ebbe:	d902      	bls.n	800ebc6 <inv_icm20948_serif_write_reg+0x32>
		return INV_ERROR_SIZE;
 800ebc0:	f06f 0304 	mvn.w	r3, #4
 800ebc4:	e00e      	b.n	800ebe4 <inv_icm20948_serif_write_reg+0x50>

	if(s->write_reg(s->context, reg, buf, len) != 0)
 800ebc6:	68fb      	ldr	r3, [r7, #12]
 800ebc8:	689c      	ldr	r4, [r3, #8]
 800ebca:	68fb      	ldr	r3, [r7, #12]
 800ebcc:	6818      	ldr	r0, [r3, #0]
 800ebce:	7af9      	ldrb	r1, [r7, #11]
 800ebd0:	683b      	ldr	r3, [r7, #0]
 800ebd2:	687a      	ldr	r2, [r7, #4]
 800ebd4:	47a0      	blx	r4
 800ebd6:	4603      	mov	r3, r0
 800ebd8:	2b00      	cmp	r3, #0
 800ebda:	d002      	beq.n	800ebe2 <inv_icm20948_serif_write_reg+0x4e>
		return INV_ERROR_TRANSPORT;
 800ebdc:	f06f 0302 	mvn.w	r3, #2
 800ebe0:	e000      	b.n	800ebe4 <inv_icm20948_serif_write_reg+0x50>

	return 0;
 800ebe2:	2300      	movs	r3, #0
}
 800ebe4:	4618      	mov	r0, r3
 800ebe6:	3714      	adds	r7, #20
 800ebe8:	46bd      	mov	sp, r7
 800ebea:	bd90      	pop	{r4, r7, pc}
 800ebec:	0801ac98 	.word	0x0801ac98
 800ebf0:	0801e87c 	.word	0x0801e87c
 800ebf4:	0801ac9c 	.word	0x0801ac9c

0800ebf8 <inv_icm20948_read_reg>:
#include "Icm20948.h"

struct inv_icm20948 * icm20948_instance;

int inv_icm20948_read_reg(struct inv_icm20948 * s, uint8_t reg,	uint8_t * buf, uint32_t len)
{
 800ebf8:	b580      	push	{r7, lr}
 800ebfa:	b084      	sub	sp, #16
 800ebfc:	af00      	add	r7, sp, #0
 800ebfe:	60f8      	str	r0, [r7, #12]
 800ec00:	607a      	str	r2, [r7, #4]
 800ec02:	603b      	str	r3, [r7, #0]
 800ec04:	460b      	mov	r3, r1
 800ec06:	72fb      	strb	r3, [r7, #11]
	return inv_icm20948_serif_read_reg(&s->serif, reg, buf, len);
 800ec08:	68f8      	ldr	r0, [r7, #12]
 800ec0a:	7af9      	ldrb	r1, [r7, #11]
 800ec0c:	683b      	ldr	r3, [r7, #0]
 800ec0e:	687a      	ldr	r2, [r7, #4]
 800ec10:	f7ff ff8e 	bl	800eb30 <inv_icm20948_serif_read_reg>
 800ec14:	4603      	mov	r3, r0
}
 800ec16:	4618      	mov	r0, r3
 800ec18:	3710      	adds	r7, #16
 800ec1a:	46bd      	mov	sp, r7
 800ec1c:	bd80      	pop	{r7, pc}

0800ec1e <inv_icm20948_write_reg>:

int inv_icm20948_write_reg(struct inv_icm20948 * s, uint8_t reg, const uint8_t * buf, uint32_t len)
{
 800ec1e:	b580      	push	{r7, lr}
 800ec20:	b084      	sub	sp, #16
 800ec22:	af00      	add	r7, sp, #0
 800ec24:	60f8      	str	r0, [r7, #12]
 800ec26:	607a      	str	r2, [r7, #4]
 800ec28:	603b      	str	r3, [r7, #0]
 800ec2a:	460b      	mov	r3, r1
 800ec2c:	72fb      	strb	r3, [r7, #11]
	return inv_icm20948_serif_write_reg(&s->serif, reg, buf, len);
 800ec2e:	68f8      	ldr	r0, [r7, #12]
 800ec30:	7af9      	ldrb	r1, [r7, #11]
 800ec32:	683b      	ldr	r3, [r7, #0]
 800ec34:	687a      	ldr	r2, [r7, #4]
 800ec36:	f7ff ffad 	bl	800eb94 <inv_icm20948_serif_write_reg>
 800ec3a:	4603      	mov	r3, r0
}
 800ec3c:	4618      	mov	r0, r3
 800ec3e:	3710      	adds	r7, #16
 800ec40:	46bd      	mov	sp, r7
 800ec42:	bd80      	pop	{r7, pc}

0800ec44 <inv_icm20948_sleep_100us>:

void inv_icm20948_sleep_100us(unsigned long nHowMany100MicroSecondsToSleep)  // time in 100 us
{
 800ec44:	b580      	push	{r7, lr}
 800ec46:	b082      	sub	sp, #8
 800ec48:	af00      	add	r7, sp, #0
 800ec4a:	6078      	str	r0, [r7, #4]
	inv_icm20948_sleep_us(nHowMany100MicroSecondsToSleep * 100);
 800ec4c:	687b      	ldr	r3, [r7, #4]
 800ec4e:	2264      	movs	r2, #100	@ 0x64
 800ec50:	fb02 f303 	mul.w	r3, r2, r3
 800ec54:	4618      	mov	r0, r3
 800ec56:	f7f4 f80b 	bl	8002c70 <inv_icm20948_sleep_us>
}
 800ec5a:	bf00      	nop
 800ec5c:	3708      	adds	r7, #8
 800ec5e:	46bd      	mov	sp, r7
 800ec60:	bd80      	pop	{r7, pc}

0800ec62 <inv_icm20948_transport_init>:
#include "Icm20948Defs.h"
#include "Icm20948DataBaseDriver.h"
#include "Icm20948DataBaseControl.h"

void inv_icm20948_transport_init(struct inv_icm20948 * s)
{
 800ec62:	b480      	push	{r7}
 800ec64:	b083      	sub	sp, #12
 800ec66:	af00      	add	r7, sp, #0
 800ec68:	6078      	str	r0, [r7, #4]
	s->lastBank = 0x7E;
 800ec6a:	687b      	ldr	r3, [r7, #4]
 800ec6c:	227e      	movs	r2, #126	@ 0x7e
 800ec6e:	f883 24db 	strb.w	r2, [r3, #1243]	@ 0x4db
	s->lLastBankSelected = 0xFF;
 800ec72:	687b      	ldr	r3, [r7, #4]
 800ec74:	22ff      	movs	r2, #255	@ 0xff
 800ec76:	f883 24dc 	strb.w	r2, [r3, #1244]	@ 0x4dc
}
 800ec7a:	bf00      	nop
 800ec7c:	370c      	adds	r7, #12
 800ec7e:	46bd      	mov	sp, r7
 800ec80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec84:	4770      	bx	lr

0800ec86 <check_reg_access_lp_disable>:

static uint8_t check_reg_access_lp_disable(struct inv_icm20948 * s, unsigned short reg)
{
 800ec86:	b580      	push	{r7, lr}
 800ec88:	b082      	sub	sp, #8
 800ec8a:	af00      	add	r7, sp, #0
 800ec8c:	6078      	str	r0, [r7, #4]
 800ec8e:	460b      	mov	r3, r1
 800ec90:	807b      	strh	r3, [r7, #2]
	switch(reg){
 800ec92:	887b      	ldrh	r3, [r7, #2]
 800ec94:	2b7f      	cmp	r3, #127	@ 0x7f
 800ec96:	dc1c      	bgt.n	800ecd2 <check_reg_access_lp_disable+0x4c>
 800ec98:	2b7e      	cmp	r3, #126	@ 0x7e
 800ec9a:	da18      	bge.n	800ecce <check_reg_access_lp_disable+0x48>
 800ec9c:	2b76      	cmp	r3, #118	@ 0x76
 800ec9e:	d016      	beq.n	800ecce <check_reg_access_lp_disable+0x48>
 800eca0:	2b76      	cmp	r3, #118	@ 0x76
 800eca2:	dc16      	bgt.n	800ecd2 <check_reg_access_lp_disable+0x4c>
 800eca4:	2b72      	cmp	r3, #114	@ 0x72
 800eca6:	dc14      	bgt.n	800ecd2 <check_reg_access_lp_disable+0x4c>
 800eca8:	2b70      	cmp	r3, #112	@ 0x70
 800ecaa:	da0b      	bge.n	800ecc4 <check_reg_access_lp_disable+0x3e>
 800ecac:	2b19      	cmp	r3, #25
 800ecae:	dc10      	bgt.n	800ecd2 <check_reg_access_lp_disable+0x4c>
 800ecb0:	2b18      	cmp	r3, #24
 800ecb2:	da0c      	bge.n	800ecce <check_reg_access_lp_disable+0x48>
 800ecb4:	2b07      	cmp	r3, #7
 800ecb6:	dc02      	bgt.n	800ecbe <check_reg_access_lp_disable+0x38>
 800ecb8:	2b05      	cmp	r3, #5
 800ecba:	da03      	bge.n	800ecc4 <check_reg_access_lp_disable+0x3e>
		case REG_INT_STATUS:     /** (BANK_0 | 0x19) */
		case REG_DMP_INT_STATUS: /** (BANK_0 | 0x18) */
			return 0;
			break;
		default:
			break;
 800ecbc:	e009      	b.n	800ecd2 <check_reg_access_lp_disable+0x4c>
 800ecbe:	3b0f      	subs	r3, #15
	switch(reg){
 800ecc0:	2b01      	cmp	r3, #1
 800ecc2:	d806      	bhi.n	800ecd2 <check_reg_access_lp_disable+0x4c>
			return inv_icm20948_ctrl_get_batch_mode_status(s);
 800ecc4:	6878      	ldr	r0, [r7, #4]
 800ecc6:	f7f8 fbf4 	bl	80074b2 <inv_icm20948_ctrl_get_batch_mode_status>
 800ecca:	4603      	mov	r3, r0
 800eccc:	e003      	b.n	800ecd6 <check_reg_access_lp_disable+0x50>
			return 0;
 800ecce:	2300      	movs	r3, #0
 800ecd0:	e001      	b.n	800ecd6 <check_reg_access_lp_disable+0x50>
			break;
 800ecd2:	bf00      	nop
    }
    return 1;
 800ecd4:	2301      	movs	r3, #1
}
 800ecd6:	4618      	mov	r0, r3
 800ecd8:	3708      	adds	r7, #8
 800ecda:	46bd      	mov	sp, r7
 800ecdc:	bd80      	pop	{r7, pc}

0800ecde <inv_set_bank>:
*  @param[in]  register bank number
*  @return     0 if successful.
*/

static int inv_set_bank(struct inv_icm20948 * s, unsigned char bank)
{
 800ecde:	b580      	push	{r7, lr}
 800ece0:	b084      	sub	sp, #16
 800ece2:	af00      	add	r7, sp, #0
 800ece4:	6078      	str	r0, [r7, #4]
 800ece6:	460b      	mov	r3, r1
 800ece8:	70fb      	strb	r3, [r7, #3]
	int result;
    //if bank reg was set before, just return
    if(bank==s->lastBank) 
 800ecea:	687b      	ldr	r3, [r7, #4]
 800ecec:	f893 34db 	ldrb.w	r3, [r3, #1243]	@ 0x4db
 800ecf0:	78fa      	ldrb	r2, [r7, #3]
 800ecf2:	429a      	cmp	r2, r3
 800ecf4:	d101      	bne.n	800ecfa <inv_set_bank+0x1c>
        return 0;
 800ecf6:	2300      	movs	r3, #0
 800ecf8:	e031      	b.n	800ed5e <inv_set_bank+0x80>
    else 
        s->lastBank = bank;
 800ecfa:	687b      	ldr	r3, [r7, #4]
 800ecfc:	78fa      	ldrb	r2, [r7, #3]
 800ecfe:	f883 24db 	strb.w	r2, [r3, #1243]	@ 0x4db

    result = inv_icm20948_read_reg(s, REG_BANK_SEL, &s->reg, 1);
 800ed02:	687b      	ldr	r3, [r7, #4]
 800ed04:	f203 42da 	addw	r2, r3, #1242	@ 0x4da
 800ed08:	2301      	movs	r3, #1
 800ed0a:	217f      	movs	r1, #127	@ 0x7f
 800ed0c:	6878      	ldr	r0, [r7, #4]
 800ed0e:	f7ff ff73 	bl	800ebf8 <inv_icm20948_read_reg>
 800ed12:	60f8      	str	r0, [r7, #12]

    if (result)
 800ed14:	68fb      	ldr	r3, [r7, #12]
 800ed16:	2b00      	cmp	r3, #0
 800ed18:	d001      	beq.n	800ed1e <inv_set_bank+0x40>
		return result;
 800ed1a:	68fb      	ldr	r3, [r7, #12]
 800ed1c:	e01f      	b.n	800ed5e <inv_set_bank+0x80>
    
	s->reg &= 0xce;
 800ed1e:	687b      	ldr	r3, [r7, #4]
 800ed20:	f893 34da 	ldrb.w	r3, [r3, #1242]	@ 0x4da
 800ed24:	f023 0331 	bic.w	r3, r3, #49	@ 0x31
 800ed28:	b2da      	uxtb	r2, r3
 800ed2a:	687b      	ldr	r3, [r7, #4]
 800ed2c:	f883 24da 	strb.w	r2, [r3, #1242]	@ 0x4da
	s->reg |= (bank << 4);
 800ed30:	687b      	ldr	r3, [r7, #4]
 800ed32:	f893 34da 	ldrb.w	r3, [r3, #1242]	@ 0x4da
 800ed36:	b25a      	sxtb	r2, r3
 800ed38:	78fb      	ldrb	r3, [r7, #3]
 800ed3a:	011b      	lsls	r3, r3, #4
 800ed3c:	b25b      	sxtb	r3, r3
 800ed3e:	4313      	orrs	r3, r2
 800ed40:	b25b      	sxtb	r3, r3
 800ed42:	b2da      	uxtb	r2, r3
 800ed44:	687b      	ldr	r3, [r7, #4]
 800ed46:	f883 24da 	strb.w	r2, [r3, #1242]	@ 0x4da
    result = inv_icm20948_write_reg(s, REG_BANK_SEL, &s->reg, 1);
 800ed4a:	687b      	ldr	r3, [r7, #4]
 800ed4c:	f203 42da 	addw	r2, r3, #1242	@ 0x4da
 800ed50:	2301      	movs	r3, #1
 800ed52:	217f      	movs	r1, #127	@ 0x7f
 800ed54:	6878      	ldr	r0, [r7, #4]
 800ed56:	f7ff ff62 	bl	800ec1e <inv_icm20948_write_reg>
 800ed5a:	60f8      	str	r0, [r7, #12]

	return result;
 800ed5c:	68fb      	ldr	r3, [r7, #12]
}
 800ed5e:	4618      	mov	r0, r3
 800ed60:	3710      	adds	r7, #16
 800ed62:	46bd      	mov	sp, r7
 800ed64:	bd80      	pop	{r7, pc}

0800ed66 <inv_icm20948_write_mems_reg>:
*  @param[in]  Length of data
*  @param[in]  Data to be written
*  @return     0 if successful.
*/
int inv_icm20948_write_mems_reg(struct inv_icm20948 * s, uint16_t reg, unsigned int length, const unsigned char *data)
{
 800ed66:	b580      	push	{r7, lr}
 800ed68:	b088      	sub	sp, #32
 800ed6a:	af00      	add	r7, sp, #0
 800ed6c:	60f8      	str	r0, [r7, #12]
 800ed6e:	607a      	str	r2, [r7, #4]
 800ed70:	603b      	str	r3, [r7, #0]
 800ed72:	460b      	mov	r3, r1
 800ed74:	817b      	strh	r3, [r7, #10]
    int result = 0;
 800ed76:	2300      	movs	r3, #0
 800ed78:	61fb      	str	r3, [r7, #28]
	unsigned int bytesWrite = 0;
 800ed7a:	2300      	movs	r3, #0
 800ed7c:	61bb      	str	r3, [r7, #24]
    unsigned char regOnly = (unsigned char)(reg & 0x7F);
 800ed7e:	897b      	ldrh	r3, [r7, #10]
 800ed80:	b2db      	uxtb	r3, r3
 800ed82:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ed86:	75fb      	strb	r3, [r7, #23]

    unsigned char power_state = inv_icm20948_get_chip_power_state(s);
 800ed88:	68f8      	ldr	r0, [r7, #12]
 800ed8a:	f7f8 fecd 	bl	8007b28 <inv_icm20948_get_chip_power_state>
 800ed8e:	4603      	mov	r3, r0
 800ed90:	75bb      	strb	r3, [r7, #22]

    if((power_state & CHIP_AWAKE) == 0)   // Wake up chip since it is asleep
 800ed92:	7dbb      	ldrb	r3, [r7, #22]
 800ed94:	f003 0301 	and.w	r3, r3, #1
 800ed98:	2b00      	cmp	r3, #0
 800ed9a:	d105      	bne.n	800eda8 <inv_icm20948_write_mems_reg+0x42>
        result = inv_icm20948_set_chip_power_state(s, CHIP_AWAKE, 1);
 800ed9c:	2201      	movs	r2, #1
 800ed9e:	2101      	movs	r1, #1
 800eda0:	68f8      	ldr	r0, [r7, #12]
 800eda2:	f7f8 fe17 	bl	80079d4 <inv_icm20948_set_chip_power_state>
 800eda6:	61f8      	str	r0, [r7, #28]

    if(check_reg_access_lp_disable(s, reg))    // Check if register needs LP_EN to be disabled   
 800eda8:	897b      	ldrh	r3, [r7, #10]
 800edaa:	4619      	mov	r1, r3
 800edac:	68f8      	ldr	r0, [r7, #12]
 800edae:	f7ff ff6a 	bl	800ec86 <check_reg_access_lp_disable>
 800edb2:	4603      	mov	r3, r0
 800edb4:	2b00      	cmp	r3, #0
 800edb6:	d008      	beq.n	800edca <inv_icm20948_write_mems_reg+0x64>
        result |= inv_icm20948_set_chip_power_state(s, CHIP_LP_ENABLE, 0);  //Disable LP_EN
 800edb8:	2200      	movs	r2, #0
 800edba:	2102      	movs	r1, #2
 800edbc:	68f8      	ldr	r0, [r7, #12]
 800edbe:	f7f8 fe09 	bl	80079d4 <inv_icm20948_set_chip_power_state>
 800edc2:	4602      	mov	r2, r0
 800edc4:	69fb      	ldr	r3, [r7, #28]
 800edc6:	4313      	orrs	r3, r2
 800edc8:	61fb      	str	r3, [r7, #28]

    result |= inv_set_bank(s, reg >> 7);
 800edca:	897b      	ldrh	r3, [r7, #10]
 800edcc:	09db      	lsrs	r3, r3, #7
 800edce:	b29b      	uxth	r3, r3
 800edd0:	b2db      	uxtb	r3, r3
 800edd2:	4619      	mov	r1, r3
 800edd4:	68f8      	ldr	r0, [r7, #12]
 800edd6:	f7ff ff82 	bl	800ecde <inv_set_bank>
 800edda:	4602      	mov	r2, r0
 800eddc:	69fb      	ldr	r3, [r7, #28]
 800edde:	4313      	orrs	r3, r2
 800ede0:	61fb      	str	r3, [r7, #28]
    
	while (bytesWrite<length) 
 800ede2:	e01f      	b.n	800ee24 <inv_icm20948_write_mems_reg+0xbe>
	{
		int thisLen = min(INV_MAX_SERIAL_WRITE, length-bytesWrite);
 800ede4:	687a      	ldr	r2, [r7, #4]
 800ede6:	69bb      	ldr	r3, [r7, #24]
 800ede8:	1ad3      	subs	r3, r2, r3
 800edea:	2b10      	cmp	r3, #16
 800edec:	bf28      	it	cs
 800edee:	2310      	movcs	r3, #16
 800edf0:	613b      	str	r3, [r7, #16]
        
        result |= inv_icm20948_write_reg(s, regOnly+bytesWrite,&data[bytesWrite], thisLen);
 800edf2:	69bb      	ldr	r3, [r7, #24]
 800edf4:	b2da      	uxtb	r2, r3
 800edf6:	7dfb      	ldrb	r3, [r7, #23]
 800edf8:	4413      	add	r3, r2
 800edfa:	b2d9      	uxtb	r1, r3
 800edfc:	683a      	ldr	r2, [r7, #0]
 800edfe:	69bb      	ldr	r3, [r7, #24]
 800ee00:	441a      	add	r2, r3
 800ee02:	693b      	ldr	r3, [r7, #16]
 800ee04:	68f8      	ldr	r0, [r7, #12]
 800ee06:	f7ff ff0a 	bl	800ec1e <inv_icm20948_write_reg>
 800ee0a:	4602      	mov	r2, r0
 800ee0c:	69fb      	ldr	r3, [r7, #28]
 800ee0e:	4313      	orrs	r3, r2
 800ee10:	61fb      	str	r3, [r7, #28]

		if (result)
 800ee12:	69fb      	ldr	r3, [r7, #28]
 800ee14:	2b00      	cmp	r3, #0
 800ee16:	d001      	beq.n	800ee1c <inv_icm20948_write_mems_reg+0xb6>
			return result;
 800ee18:	69fb      	ldr	r3, [r7, #28]
 800ee1a:	e019      	b.n	800ee50 <inv_icm20948_write_mems_reg+0xea>
        
		bytesWrite += thisLen;
 800ee1c:	693b      	ldr	r3, [r7, #16]
 800ee1e:	69ba      	ldr	r2, [r7, #24]
 800ee20:	4413      	add	r3, r2
 800ee22:	61bb      	str	r3, [r7, #24]
	while (bytesWrite<length) 
 800ee24:	69ba      	ldr	r2, [r7, #24]
 800ee26:	687b      	ldr	r3, [r7, #4]
 800ee28:	429a      	cmp	r2, r3
 800ee2a:	d3db      	bcc.n	800ede4 <inv_icm20948_write_mems_reg+0x7e>
	}

    if(check_reg_access_lp_disable(s, reg))   //Enable LP_EN since we disabled it at begining of this function.
 800ee2c:	897b      	ldrh	r3, [r7, #10]
 800ee2e:	4619      	mov	r1, r3
 800ee30:	68f8      	ldr	r0, [r7, #12]
 800ee32:	f7ff ff28 	bl	800ec86 <check_reg_access_lp_disable>
 800ee36:	4603      	mov	r3, r0
 800ee38:	2b00      	cmp	r3, #0
 800ee3a:	d008      	beq.n	800ee4e <inv_icm20948_write_mems_reg+0xe8>
        result |= inv_icm20948_set_chip_power_state(s, CHIP_LP_ENABLE, 1);
 800ee3c:	2201      	movs	r2, #1
 800ee3e:	2102      	movs	r1, #2
 800ee40:	68f8      	ldr	r0, [r7, #12]
 800ee42:	f7f8 fdc7 	bl	80079d4 <inv_icm20948_set_chip_power_state>
 800ee46:	4602      	mov	r2, r0
 800ee48:	69fb      	ldr	r3, [r7, #28]
 800ee4a:	4313      	orrs	r3, r2
 800ee4c:	61fb      	str	r3, [r7, #28]

	return result;
 800ee4e:	69fb      	ldr	r3, [r7, #28]
}
 800ee50:	4618      	mov	r0, r3
 800ee52:	3720      	adds	r7, #32
 800ee54:	46bd      	mov	sp, r7
 800ee56:	bd80      	pop	{r7, pc}

0800ee58 <inv_icm20948_write_single_mems_reg>:
*  @param[in]  Register address
*  @param[in]  Data to be written
*  @return     0 if successful.
*/
int inv_icm20948_write_single_mems_reg(struct inv_icm20948 * s, uint16_t reg, const unsigned char data)
{
 800ee58:	b580      	push	{r7, lr}
 800ee5a:	b084      	sub	sp, #16
 800ee5c:	af00      	add	r7, sp, #0
 800ee5e:	6078      	str	r0, [r7, #4]
 800ee60:	460b      	mov	r3, r1
 800ee62:	807b      	strh	r3, [r7, #2]
 800ee64:	4613      	mov	r3, r2
 800ee66:	707b      	strb	r3, [r7, #1]
    int result = 0;
 800ee68:	2300      	movs	r3, #0
 800ee6a:	60fb      	str	r3, [r7, #12]
    unsigned char regOnly = (unsigned char)(reg & 0x7F);
 800ee6c:	887b      	ldrh	r3, [r7, #2]
 800ee6e:	b2db      	uxtb	r3, r3
 800ee70:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ee74:	72fb      	strb	r3, [r7, #11]


    unsigned char power_state = inv_icm20948_get_chip_power_state(s);
 800ee76:	6878      	ldr	r0, [r7, #4]
 800ee78:	f7f8 fe56 	bl	8007b28 <inv_icm20948_get_chip_power_state>
 800ee7c:	4603      	mov	r3, r0
 800ee7e:	72bb      	strb	r3, [r7, #10]

    if((power_state & CHIP_AWAKE) == 0)   // Wake up chip since it is asleep
 800ee80:	7abb      	ldrb	r3, [r7, #10]
 800ee82:	f003 0301 	and.w	r3, r3, #1
 800ee86:	2b00      	cmp	r3, #0
 800ee88:	d105      	bne.n	800ee96 <inv_icm20948_write_single_mems_reg+0x3e>
        result = inv_icm20948_set_chip_power_state(s, CHIP_AWAKE, 1);
 800ee8a:	2201      	movs	r2, #1
 800ee8c:	2101      	movs	r1, #1
 800ee8e:	6878      	ldr	r0, [r7, #4]
 800ee90:	f7f8 fda0 	bl	80079d4 <inv_icm20948_set_chip_power_state>
 800ee94:	60f8      	str	r0, [r7, #12]

    if(check_reg_access_lp_disable(s, reg))   // Check if register needs LP_EN to be disabled
 800ee96:	887b      	ldrh	r3, [r7, #2]
 800ee98:	4619      	mov	r1, r3
 800ee9a:	6878      	ldr	r0, [r7, #4]
 800ee9c:	f7ff fef3 	bl	800ec86 <check_reg_access_lp_disable>
 800eea0:	4603      	mov	r3, r0
 800eea2:	2b00      	cmp	r3, #0
 800eea4:	d008      	beq.n	800eeb8 <inv_icm20948_write_single_mems_reg+0x60>
        result |= inv_icm20948_set_chip_power_state(s, CHIP_LP_ENABLE, 0);  //Disable LP_EN
 800eea6:	2200      	movs	r2, #0
 800eea8:	2102      	movs	r1, #2
 800eeaa:	6878      	ldr	r0, [r7, #4]
 800eeac:	f7f8 fd92 	bl	80079d4 <inv_icm20948_set_chip_power_state>
 800eeb0:	4602      	mov	r2, r0
 800eeb2:	68fb      	ldr	r3, [r7, #12]
 800eeb4:	4313      	orrs	r3, r2
 800eeb6:	60fb      	str	r3, [r7, #12]

    result |= inv_set_bank(s, reg >> 7);
 800eeb8:	887b      	ldrh	r3, [r7, #2]
 800eeba:	09db      	lsrs	r3, r3, #7
 800eebc:	b29b      	uxth	r3, r3
 800eebe:	b2db      	uxtb	r3, r3
 800eec0:	4619      	mov	r1, r3
 800eec2:	6878      	ldr	r0, [r7, #4]
 800eec4:	f7ff ff0b 	bl	800ecde <inv_set_bank>
 800eec8:	4602      	mov	r2, r0
 800eeca:	68fb      	ldr	r3, [r7, #12]
 800eecc:	4313      	orrs	r3, r2
 800eece:	60fb      	str	r3, [r7, #12]
    result |= inv_icm20948_write_reg(s, regOnly, &data, 1);
 800eed0:	1c7a      	adds	r2, r7, #1
 800eed2:	7af9      	ldrb	r1, [r7, #11]
 800eed4:	2301      	movs	r3, #1
 800eed6:	6878      	ldr	r0, [r7, #4]
 800eed8:	f7ff fea1 	bl	800ec1e <inv_icm20948_write_reg>
 800eedc:	4602      	mov	r2, r0
 800eede:	68fb      	ldr	r3, [r7, #12]
 800eee0:	4313      	orrs	r3, r2
 800eee2:	60fb      	str	r3, [r7, #12]

    if(check_reg_access_lp_disable(s, reg))   //Enable LP_EN since we disabled it at begining of this function.
 800eee4:	887b      	ldrh	r3, [r7, #2]
 800eee6:	4619      	mov	r1, r3
 800eee8:	6878      	ldr	r0, [r7, #4]
 800eeea:	f7ff fecc 	bl	800ec86 <check_reg_access_lp_disable>
 800eeee:	4603      	mov	r3, r0
 800eef0:	2b00      	cmp	r3, #0
 800eef2:	d008      	beq.n	800ef06 <inv_icm20948_write_single_mems_reg+0xae>
        result |= inv_icm20948_set_chip_power_state(s, CHIP_LP_ENABLE, 1);
 800eef4:	2201      	movs	r2, #1
 800eef6:	2102      	movs	r1, #2
 800eef8:	6878      	ldr	r0, [r7, #4]
 800eefa:	f7f8 fd6b 	bl	80079d4 <inv_icm20948_set_chip_power_state>
 800eefe:	4602      	mov	r2, r0
 800ef00:	68fb      	ldr	r3, [r7, #12]
 800ef02:	4313      	orrs	r3, r2
 800ef04:	60fb      	str	r3, [r7, #12]

    return result;
 800ef06:	68fb      	ldr	r3, [r7, #12]
}
 800ef08:	4618      	mov	r0, r3
 800ef0a:	3710      	adds	r7, #16
 800ef0c:	46bd      	mov	sp, r7
 800ef0e:	bd80      	pop	{r7, pc}

0800ef10 <inv_icm20948_read_mems_reg>:
*  @param[in]  Length of data
*  @param[in]  Data to be written
*  @return     0 if successful.
*/
int inv_icm20948_read_mems_reg(struct inv_icm20948 * s, uint16_t reg, unsigned int length, unsigned char *data)
{
 800ef10:	b580      	push	{r7, lr}
 800ef12:	b08c      	sub	sp, #48	@ 0x30
 800ef14:	af00      	add	r7, sp, #0
 800ef16:	60f8      	str	r0, [r7, #12]
 800ef18:	607a      	str	r2, [r7, #4]
 800ef1a:	603b      	str	r3, [r7, #0]
 800ef1c:	460b      	mov	r3, r1
 800ef1e:	817b      	strh	r3, [r7, #10]
	int result = 0;
 800ef20:	2300      	movs	r3, #0
 800ef22:	62fb      	str	r3, [r7, #44]	@ 0x2c
	unsigned int bytesRead = 0;
 800ef24:	2300      	movs	r3, #0
 800ef26:	62bb      	str	r3, [r7, #40]	@ 0x28
	unsigned char regOnly = (unsigned char)(reg & 0x7F);
 800ef28:	897b      	ldrh	r3, [r7, #10]
 800ef2a:	b2db      	uxtb	r3, r3
 800ef2c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ef30:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	unsigned char i, dat[INV_MAX_SERIAL_READ];
	unsigned char power_state = inv_icm20948_get_chip_power_state(s);
 800ef34:	68f8      	ldr	r0, [r7, #12]
 800ef36:	f7f8 fdf7 	bl	8007b28 <inv_icm20948_get_chip_power_state>
 800ef3a:	4603      	mov	r3, r0
 800ef3c:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25

	if((power_state & CHIP_AWAKE) == 0)   // Wake up chip since it is asleep
 800ef40:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800ef44:	f003 0301 	and.w	r3, r3, #1
 800ef48:	2b00      	cmp	r3, #0
 800ef4a:	d105      	bne.n	800ef58 <inv_icm20948_read_mems_reg+0x48>
		result = inv_icm20948_set_chip_power_state(s, CHIP_AWAKE, 1);
 800ef4c:	2201      	movs	r2, #1
 800ef4e:	2101      	movs	r1, #1
 800ef50:	68f8      	ldr	r0, [r7, #12]
 800ef52:	f7f8 fd3f 	bl	80079d4 <inv_icm20948_set_chip_power_state>
 800ef56:	62f8      	str	r0, [r7, #44]	@ 0x2c

	if(check_reg_access_lp_disable(s, reg))   // Check if register needs LP_EN to be disabled
 800ef58:	897b      	ldrh	r3, [r7, #10]
 800ef5a:	4619      	mov	r1, r3
 800ef5c:	68f8      	ldr	r0, [r7, #12]
 800ef5e:	f7ff fe92 	bl	800ec86 <check_reg_access_lp_disable>
 800ef62:	4603      	mov	r3, r0
 800ef64:	2b00      	cmp	r3, #0
 800ef66:	d008      	beq.n	800ef7a <inv_icm20948_read_mems_reg+0x6a>
		result |= inv_icm20948_set_chip_power_state(s, CHIP_LP_ENABLE, 0);  //Disable LP_EN
 800ef68:	2200      	movs	r2, #0
 800ef6a:	2102      	movs	r1, #2
 800ef6c:	68f8      	ldr	r0, [r7, #12]
 800ef6e:	f7f8 fd31 	bl	80079d4 <inv_icm20948_set_chip_power_state>
 800ef72:	4602      	mov	r2, r0
 800ef74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ef76:	4313      	orrs	r3, r2
 800ef78:	62fb      	str	r3, [r7, #44]	@ 0x2c

	result |= inv_set_bank(s, reg >> 7);
 800ef7a:	897b      	ldrh	r3, [r7, #10]
 800ef7c:	09db      	lsrs	r3, r3, #7
 800ef7e:	b29b      	uxth	r3, r3
 800ef80:	b2db      	uxtb	r3, r3
 800ef82:	4619      	mov	r1, r3
 800ef84:	68f8      	ldr	r0, [r7, #12]
 800ef86:	f7ff feaa 	bl	800ecde <inv_set_bank>
 800ef8a:	4602      	mov	r2, r0
 800ef8c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ef8e:	4313      	orrs	r3, r2
 800ef90:	62fb      	str	r3, [r7, #44]	@ 0x2c

	while (bytesRead<length) 
 800ef92:	e038      	b.n	800f006 <inv_icm20948_read_mems_reg+0xf6>
	{
		int thisLen = min(INV_MAX_SERIAL_READ, length-bytesRead);
 800ef94:	687a      	ldr	r2, [r7, #4]
 800ef96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ef98:	1ad3      	subs	r3, r2, r3
 800ef9a:	2b10      	cmp	r3, #16
 800ef9c:	bf28      	it	cs
 800ef9e:	2310      	movcs	r3, #16
 800efa0:	623b      	str	r3, [r7, #32]
		if(s->base_state.serial_interface == SERIAL_INTERFACE_SPI) {
 800efa2:	68fb      	ldr	r3, [r7, #12]
 800efa4:	f893 3027 	ldrb.w	r3, [r3, #39]	@ 0x27
 800efa8:	2b02      	cmp	r3, #2
 800efaa:	d112      	bne.n	800efd2 <inv_icm20948_read_mems_reg+0xc2>
			result |= inv_icm20948_read_reg(s, regOnly+bytesRead, &dat[bytesRead], thisLen);
 800efac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800efae:	b2da      	uxtb	r2, r3
 800efb0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800efb4:	4413      	add	r3, r2
 800efb6:	b2d9      	uxtb	r1, r3
 800efb8:	f107 0210 	add.w	r2, r7, #16
 800efbc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800efbe:	441a      	add	r2, r3
 800efc0:	6a3b      	ldr	r3, [r7, #32]
 800efc2:	68f8      	ldr	r0, [r7, #12]
 800efc4:	f7ff fe18 	bl	800ebf8 <inv_icm20948_read_reg>
 800efc8:	4602      	mov	r2, r0
 800efca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800efcc:	4313      	orrs	r3, r2
 800efce:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800efd0:	e010      	b.n	800eff4 <inv_icm20948_read_mems_reg+0xe4>
		} else {
			result |= inv_icm20948_read_reg(s, regOnly+bytesRead, &data[bytesRead],thisLen);
 800efd2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800efd4:	b2da      	uxtb	r2, r3
 800efd6:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800efda:	4413      	add	r3, r2
 800efdc:	b2d9      	uxtb	r1, r3
 800efde:	683a      	ldr	r2, [r7, #0]
 800efe0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800efe2:	441a      	add	r2, r3
 800efe4:	6a3b      	ldr	r3, [r7, #32]
 800efe6:	68f8      	ldr	r0, [r7, #12]
 800efe8:	f7ff fe06 	bl	800ebf8 <inv_icm20948_read_reg>
 800efec:	4602      	mov	r2, r0
 800efee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800eff0:	4313      	orrs	r3, r2
 800eff2:	62fb      	str	r3, [r7, #44]	@ 0x2c
		}

		if (result)
 800eff4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800eff6:	2b00      	cmp	r3, #0
 800eff8:	d001      	beq.n	800effe <inv_icm20948_read_mems_reg+0xee>
			return result;
 800effa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800effc:	e037      	b.n	800f06e <inv_icm20948_read_mems_reg+0x15e>

		bytesRead += thisLen;
 800effe:	6a3b      	ldr	r3, [r7, #32]
 800f000:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800f002:	4413      	add	r3, r2
 800f004:	62bb      	str	r3, [r7, #40]	@ 0x28
	while (bytesRead<length) 
 800f006:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800f008:	687b      	ldr	r3, [r7, #4]
 800f00a:	429a      	cmp	r2, r3
 800f00c:	d3c2      	bcc.n	800ef94 <inv_icm20948_read_mems_reg+0x84>
	}

	if(s->base_state.serial_interface == SERIAL_INTERFACE_SPI) {
 800f00e:	68fb      	ldr	r3, [r7, #12]
 800f010:	f893 3027 	ldrb.w	r3, [r3, #39]	@ 0x27
 800f014:	2b02      	cmp	r3, #2
 800f016:	d118      	bne.n	800f04a <inv_icm20948_read_mems_reg+0x13a>
		for (i=0; i< length; i++) {
 800f018:	2300      	movs	r3, #0
 800f01a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800f01e:	e00f      	b.n	800f040 <inv_icm20948_read_mems_reg+0x130>
			*data= dat[i];
 800f020:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800f024:	3330      	adds	r3, #48	@ 0x30
 800f026:	443b      	add	r3, r7
 800f028:	f813 2c20 	ldrb.w	r2, [r3, #-32]
 800f02c:	683b      	ldr	r3, [r7, #0]
 800f02e:	701a      	strb	r2, [r3, #0]
			 data++;
 800f030:	683b      	ldr	r3, [r7, #0]
 800f032:	3301      	adds	r3, #1
 800f034:	603b      	str	r3, [r7, #0]
		for (i=0; i< length; i++) {
 800f036:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800f03a:	3301      	adds	r3, #1
 800f03c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800f040:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800f044:	687a      	ldr	r2, [r7, #4]
 800f046:	429a      	cmp	r2, r3
 800f048:	d8ea      	bhi.n	800f020 <inv_icm20948_read_mems_reg+0x110>
		}
	}

	if(check_reg_access_lp_disable(s, reg))    // Check if register needs LP_EN to be enabled  
 800f04a:	897b      	ldrh	r3, [r7, #10]
 800f04c:	4619      	mov	r1, r3
 800f04e:	68f8      	ldr	r0, [r7, #12]
 800f050:	f7ff fe19 	bl	800ec86 <check_reg_access_lp_disable>
 800f054:	4603      	mov	r3, r0
 800f056:	2b00      	cmp	r3, #0
 800f058:	d008      	beq.n	800f06c <inv_icm20948_read_mems_reg+0x15c>
		result |= inv_icm20948_set_chip_power_state(s, CHIP_LP_ENABLE, 1);  //Enable LP_EN
 800f05a:	2201      	movs	r2, #1
 800f05c:	2102      	movs	r1, #2
 800f05e:	68f8      	ldr	r0, [r7, #12]
 800f060:	f7f8 fcb8 	bl	80079d4 <inv_icm20948_set_chip_power_state>
 800f064:	4602      	mov	r2, r0
 800f066:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f068:	4313      	orrs	r3, r2
 800f06a:	62fb      	str	r3, [r7, #44]	@ 0x2c

	return result;
 800f06c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 800f06e:	4618      	mov	r0, r3
 800f070:	3730      	adds	r7, #48	@ 0x30
 800f072:	46bd      	mov	sp, r7
 800f074:	bd80      	pop	{r7, pc}

0800f076 <inv_icm20948_read_mems>:
*  @param[in]  number of byte to be read
*  @param[in]  input data from the register
*  @return     0 if successful.
*/
int inv_icm20948_read_mems(struct inv_icm20948 * s, unsigned short reg, unsigned int length, unsigned char *data)
{
 800f076:	b580      	push	{r7, lr}
 800f078:	b08e      	sub	sp, #56	@ 0x38
 800f07a:	af00      	add	r7, sp, #0
 800f07c:	60f8      	str	r0, [r7, #12]
 800f07e:	607a      	str	r2, [r7, #4]
 800f080:	603b      	str	r3, [r7, #0]
 800f082:	460b      	mov	r3, r1
 800f084:	817b      	strh	r3, [r7, #10]
	int result=0;
 800f086:	2300      	movs	r3, #0
 800f088:	637b      	str	r3, [r7, #52]	@ 0x34
	unsigned int bytesWritten = 0;
 800f08a:	2300      	movs	r3, #0
 800f08c:	633b      	str	r3, [r7, #48]	@ 0x30
	unsigned int thisLen;
	unsigned char i, dat[INV_MAX_SERIAL_READ] = {0};
 800f08e:	2300      	movs	r3, #0
 800f090:	61bb      	str	r3, [r7, #24]
 800f092:	f107 031c 	add.w	r3, r7, #28
 800f096:	2200      	movs	r2, #0
 800f098:	601a      	str	r2, [r3, #0]
 800f09a:	605a      	str	r2, [r3, #4]
 800f09c:	609a      	str	r2, [r3, #8]
	unsigned char power_state = inv_icm20948_get_chip_power_state(s);
 800f09e:	68f8      	ldr	r0, [r7, #12]
 800f0a0:	f7f8 fd42 	bl	8007b28 <inv_icm20948_get_chip_power_state>
 800f0a4:	4603      	mov	r3, r0
 800f0a6:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
	unsigned char lBankSelected;
	unsigned char lStartAddrSelected;

	if(!data)
 800f0aa:	683b      	ldr	r3, [r7, #0]
 800f0ac:	2b00      	cmp	r3, #0
 800f0ae:	d102      	bne.n	800f0b6 <inv_icm20948_read_mems+0x40>
		return -1;
 800f0b0:	f04f 33ff 	mov.w	r3, #4294967295
 800f0b4:	e0bf      	b.n	800f236 <inv_icm20948_read_mems+0x1c0>

	if((power_state & CHIP_AWAKE) == 0)   // Wake up chip since it is asleep
 800f0b6:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800f0ba:	f003 0301 	and.w	r3, r3, #1
 800f0be:	2b00      	cmp	r3, #0
 800f0c0:	d105      	bne.n	800f0ce <inv_icm20948_read_mems+0x58>
		result = inv_icm20948_set_chip_power_state(s, CHIP_AWAKE, 1);
 800f0c2:	2201      	movs	r2, #1
 800f0c4:	2101      	movs	r1, #1
 800f0c6:	68f8      	ldr	r0, [r7, #12]
 800f0c8:	f7f8 fc84 	bl	80079d4 <inv_icm20948_set_chip_power_state>
 800f0cc:	6378      	str	r0, [r7, #52]	@ 0x34

	if(check_reg_access_lp_disable(s, reg))
 800f0ce:	897b      	ldrh	r3, [r7, #10]
 800f0d0:	4619      	mov	r1, r3
 800f0d2:	68f8      	ldr	r0, [r7, #12]
 800f0d4:	f7ff fdd7 	bl	800ec86 <check_reg_access_lp_disable>
 800f0d8:	4603      	mov	r3, r0
 800f0da:	2b00      	cmp	r3, #0
 800f0dc:	d008      	beq.n	800f0f0 <inv_icm20948_read_mems+0x7a>
		result |= inv_icm20948_set_chip_power_state(s, CHIP_LP_ENABLE, 0);
 800f0de:	2200      	movs	r2, #0
 800f0e0:	2102      	movs	r1, #2
 800f0e2:	68f8      	ldr	r0, [r7, #12]
 800f0e4:	f7f8 fc76 	bl	80079d4 <inv_icm20948_set_chip_power_state>
 800f0e8:	4602      	mov	r2, r0
 800f0ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f0ec:	4313      	orrs	r3, r2
 800f0ee:	637b      	str	r3, [r7, #52]	@ 0x34

	result |= inv_set_bank(s, 0);
 800f0f0:	2100      	movs	r1, #0
 800f0f2:	68f8      	ldr	r0, [r7, #12]
 800f0f4:	f7ff fdf3 	bl	800ecde <inv_set_bank>
 800f0f8:	4602      	mov	r2, r0
 800f0fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f0fc:	4313      	orrs	r3, r2
 800f0fe:	637b      	str	r3, [r7, #52]	@ 0x34

	lBankSelected = (reg >> 8);
 800f100:	897b      	ldrh	r3, [r7, #10]
 800f102:	0a1b      	lsrs	r3, r3, #8
 800f104:	b29b      	uxth	r3, r3
 800f106:	b2db      	uxtb	r3, r3
 800f108:	75fb      	strb	r3, [r7, #23]
	if (lBankSelected != s->lLastBankSelected)
 800f10a:	68fb      	ldr	r3, [r7, #12]
 800f10c:	f893 24dc 	ldrb.w	r2, [r3, #1244]	@ 0x4dc
 800f110:	7dfb      	ldrb	r3, [r7, #23]
 800f112:	429a      	cmp	r2, r3
 800f114:	d05b      	beq.n	800f1ce <inv_icm20948_read_mems+0x158>
	{
		result |= inv_icm20948_write_reg(s, REG_MEM_BANK_SEL, &lBankSelected, 1);
 800f116:	f107 0217 	add.w	r2, r7, #23
 800f11a:	2301      	movs	r3, #1
 800f11c:	217e      	movs	r1, #126	@ 0x7e
 800f11e:	68f8      	ldr	r0, [r7, #12]
 800f120:	f7ff fd7d 	bl	800ec1e <inv_icm20948_write_reg>
 800f124:	4602      	mov	r2, r0
 800f126:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f128:	4313      	orrs	r3, r2
 800f12a:	637b      	str	r3, [r7, #52]	@ 0x34
		if (result)
 800f12c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f12e:	2b00      	cmp	r3, #0
 800f130:	d001      	beq.n	800f136 <inv_icm20948_read_mems+0xc0>
			return result;
 800f132:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f134:	e07f      	b.n	800f236 <inv_icm20948_read_mems+0x1c0>
		s->lLastBankSelected = lBankSelected;
 800f136:	7dfa      	ldrb	r2, [r7, #23]
 800f138:	68fb      	ldr	r3, [r7, #12]
 800f13a:	f883 24dc 	strb.w	r2, [r3, #1244]	@ 0x4dc
	}

	while (bytesWritten < length) 
 800f13e:	e046      	b.n	800f1ce <inv_icm20948_read_mems+0x158>
	{
		lStartAddrSelected = (reg & 0xff);
 800f140:	897b      	ldrh	r3, [r7, #10]
 800f142:	b2db      	uxtb	r3, r3
 800f144:	75bb      	strb	r3, [r7, #22]
		/* Sets the starting read or write address for the selected memory, inside of the selected page (see MEM_SEL Register).
		   Contents are changed after read or write of the selected memory.
		   This register must be written prior to each access to initialize the register to the proper starting address.
		   The address will auto increment during burst transactions.  Two consecutive bursts without re-initializing the start address would skip one address. */
		result |= inv_icm20948_write_reg(s, REG_MEM_START_ADDR, &lStartAddrSelected, 1);
 800f146:	f107 0216 	add.w	r2, r7, #22
 800f14a:	2301      	movs	r3, #1
 800f14c:	217c      	movs	r1, #124	@ 0x7c
 800f14e:	68f8      	ldr	r0, [r7, #12]
 800f150:	f7ff fd65 	bl	800ec1e <inv_icm20948_write_reg>
 800f154:	4602      	mov	r2, r0
 800f156:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f158:	4313      	orrs	r3, r2
 800f15a:	637b      	str	r3, [r7, #52]	@ 0x34
		if (result)
 800f15c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f15e:	2b00      	cmp	r3, #0
 800f160:	d001      	beq.n	800f166 <inv_icm20948_read_mems+0xf0>
			return result;
 800f162:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f164:	e067      	b.n	800f236 <inv_icm20948_read_mems+0x1c0>
		
		thisLen = min(INV_MAX_SERIAL_READ, length-bytesWritten);
 800f166:	687a      	ldr	r2, [r7, #4]
 800f168:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f16a:	1ad3      	subs	r3, r2, r3
 800f16c:	2b10      	cmp	r3, #16
 800f16e:	bf28      	it	cs
 800f170:	2310      	movcs	r3, #16
 800f172:	62bb      	str	r3, [r7, #40]	@ 0x28
		/* Write data */
		if(s->base_state.serial_interface == SERIAL_INTERFACE_SPI) {
 800f174:	68fb      	ldr	r3, [r7, #12]
 800f176:	f893 3027 	ldrb.w	r3, [r3, #39]	@ 0x27
 800f17a:	2b02      	cmp	r3, #2
 800f17c:	d10d      	bne.n	800f19a <inv_icm20948_read_mems+0x124>
			result |= inv_icm20948_read_reg(s, REG_MEM_R_W, &dat[bytesWritten], thisLen);
 800f17e:	f107 0218 	add.w	r2, r7, #24
 800f182:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f184:	441a      	add	r2, r3
 800f186:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f188:	217d      	movs	r1, #125	@ 0x7d
 800f18a:	68f8      	ldr	r0, [r7, #12]
 800f18c:	f7ff fd34 	bl	800ebf8 <inv_icm20948_read_reg>
 800f190:	4602      	mov	r2, r0
 800f192:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f194:	4313      	orrs	r3, r2
 800f196:	637b      	str	r3, [r7, #52]	@ 0x34
 800f198:	e00b      	b.n	800f1b2 <inv_icm20948_read_mems+0x13c>
		} else {
			result |= inv_icm20948_read_reg(s, REG_MEM_R_W, &data[bytesWritten], thisLen);
 800f19a:	683a      	ldr	r2, [r7, #0]
 800f19c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f19e:	441a      	add	r2, r3
 800f1a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f1a2:	217d      	movs	r1, #125	@ 0x7d
 800f1a4:	68f8      	ldr	r0, [r7, #12]
 800f1a6:	f7ff fd27 	bl	800ebf8 <inv_icm20948_read_reg>
 800f1aa:	4602      	mov	r2, r0
 800f1ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f1ae:	4313      	orrs	r3, r2
 800f1b0:	637b      	str	r3, [r7, #52]	@ 0x34
		}
		if (result)
 800f1b2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f1b4:	2b00      	cmp	r3, #0
 800f1b6:	d001      	beq.n	800f1bc <inv_icm20948_read_mems+0x146>
			return result;
 800f1b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f1ba:	e03c      	b.n	800f236 <inv_icm20948_read_mems+0x1c0>
		
		bytesWritten += thisLen;
 800f1bc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f1be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f1c0:	4413      	add	r3, r2
 800f1c2:	633b      	str	r3, [r7, #48]	@ 0x30
		reg += thisLen;
 800f1c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f1c6:	b29a      	uxth	r2, r3
 800f1c8:	897b      	ldrh	r3, [r7, #10]
 800f1ca:	4413      	add	r3, r2
 800f1cc:	817b      	strh	r3, [r7, #10]
	while (bytesWritten < length) 
 800f1ce:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f1d0:	687b      	ldr	r3, [r7, #4]
 800f1d2:	429a      	cmp	r2, r3
 800f1d4:	d3b4      	bcc.n	800f140 <inv_icm20948_read_mems+0xca>
	}

	if(s->base_state.serial_interface == SERIAL_INTERFACE_SPI) {
 800f1d6:	68fb      	ldr	r3, [r7, #12]
 800f1d8:	f893 3027 	ldrb.w	r3, [r3, #39]	@ 0x27
 800f1dc:	2b02      	cmp	r3, #2
 800f1de:	d118      	bne.n	800f212 <inv_icm20948_read_mems+0x19c>
		for (i=0; i< length; i++) {
 800f1e0:	2300      	movs	r3, #0
 800f1e2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800f1e6:	e00f      	b.n	800f208 <inv_icm20948_read_mems+0x192>
			*data= dat[i];
 800f1e8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800f1ec:	3338      	adds	r3, #56	@ 0x38
 800f1ee:	443b      	add	r3, r7
 800f1f0:	f813 2c20 	ldrb.w	r2, [r3, #-32]
 800f1f4:	683b      	ldr	r3, [r7, #0]
 800f1f6:	701a      	strb	r2, [r3, #0]
			 data++;
 800f1f8:	683b      	ldr	r3, [r7, #0]
 800f1fa:	3301      	adds	r3, #1
 800f1fc:	603b      	str	r3, [r7, #0]
		for (i=0; i< length; i++) {
 800f1fe:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800f202:	3301      	adds	r3, #1
 800f204:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800f208:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800f20c:	687a      	ldr	r2, [r7, #4]
 800f20e:	429a      	cmp	r2, r3
 800f210:	d8ea      	bhi.n	800f1e8 <inv_icm20948_read_mems+0x172>
		}
	}

	//Enable LP_EN if we disabled it at begining of this function.
	if(check_reg_access_lp_disable(s, reg))
 800f212:	897b      	ldrh	r3, [r7, #10]
 800f214:	4619      	mov	r1, r3
 800f216:	68f8      	ldr	r0, [r7, #12]
 800f218:	f7ff fd35 	bl	800ec86 <check_reg_access_lp_disable>
 800f21c:	4603      	mov	r3, r0
 800f21e:	2b00      	cmp	r3, #0
 800f220:	d008      	beq.n	800f234 <inv_icm20948_read_mems+0x1be>
		result |= inv_icm20948_set_chip_power_state(s, CHIP_LP_ENABLE, 1);
 800f222:	2201      	movs	r2, #1
 800f224:	2102      	movs	r1, #2
 800f226:	68f8      	ldr	r0, [r7, #12]
 800f228:	f7f8 fbd4 	bl	80079d4 <inv_icm20948_set_chip_power_state>
 800f22c:	4602      	mov	r2, r0
 800f22e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f230:	4313      	orrs	r3, r2
 800f232:	637b      	str	r3, [r7, #52]	@ 0x34

	return result;
 800f234:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800f236:	4618      	mov	r0, r3
 800f238:	3738      	adds	r7, #56	@ 0x38
 800f23a:	46bd      	mov	sp, r7
 800f23c:	bd80      	pop	{r7, pc}

0800f23e <inv_icm20948_write_mems>:
*  @param[in]   number of byte to be written
*  @param[out]  output data from the register
*  @return     0 if successful.
*/
int inv_icm20948_write_mems(struct inv_icm20948 * s, unsigned short reg, unsigned int length, const unsigned char *data)
{
 800f23e:	b580      	push	{r7, lr}
 800f240:	b08a      	sub	sp, #40	@ 0x28
 800f242:	af00      	add	r7, sp, #0
 800f244:	60f8      	str	r0, [r7, #12]
 800f246:	607a      	str	r2, [r7, #4]
 800f248:	603b      	str	r3, [r7, #0]
 800f24a:	460b      	mov	r3, r1
 800f24c:	817b      	strh	r3, [r7, #10]
    int result=0;
 800f24e:	2300      	movs	r3, #0
 800f250:	627b      	str	r3, [r7, #36]	@ 0x24
    unsigned int bytesWritten = 0;
 800f252:	2300      	movs	r3, #0
 800f254:	623b      	str	r3, [r7, #32]
    unsigned int thisLen;
    unsigned char lBankSelected;
    unsigned char lStartAddrSelected;
    
    unsigned char power_state = inv_icm20948_get_chip_power_state(s);
 800f256:	68f8      	ldr	r0, [r7, #12]
 800f258:	f7f8 fc66 	bl	8007b28 <inv_icm20948_get_chip_power_state>
 800f25c:	4603      	mov	r3, r0
 800f25e:	77fb      	strb	r3, [r7, #31]

    if(!data)
 800f260:	683b      	ldr	r3, [r7, #0]
 800f262:	2b00      	cmp	r3, #0
 800f264:	d102      	bne.n	800f26c <inv_icm20948_write_mems+0x2e>
        return -1;
 800f266:	f04f 33ff 	mov.w	r3, #4294967295
 800f26a:	e07d      	b.n	800f368 <inv_icm20948_write_mems+0x12a>
    
    if((power_state & CHIP_AWAKE) == 0)   // Wake up chip since it is asleep
 800f26c:	7ffb      	ldrb	r3, [r7, #31]
 800f26e:	f003 0301 	and.w	r3, r3, #1
 800f272:	2b00      	cmp	r3, #0
 800f274:	d105      	bne.n	800f282 <inv_icm20948_write_mems+0x44>
        result = inv_icm20948_set_chip_power_state(s, CHIP_AWAKE, 1);
 800f276:	2201      	movs	r2, #1
 800f278:	2101      	movs	r1, #1
 800f27a:	68f8      	ldr	r0, [r7, #12]
 800f27c:	f7f8 fbaa 	bl	80079d4 <inv_icm20948_set_chip_power_state>
 800f280:	6278      	str	r0, [r7, #36]	@ 0x24

    result |= inv_icm20948_set_chip_power_state(s, CHIP_LP_ENABLE, 0);
 800f282:	2200      	movs	r2, #0
 800f284:	2102      	movs	r1, #2
 800f286:	68f8      	ldr	r0, [r7, #12]
 800f288:	f7f8 fba4 	bl	80079d4 <inv_icm20948_set_chip_power_state>
 800f28c:	4602      	mov	r2, r0
 800f28e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f290:	4313      	orrs	r3, r2
 800f292:	627b      	str	r3, [r7, #36]	@ 0x24
            
	result |= inv_set_bank(s, 0);
 800f294:	2100      	movs	r1, #0
 800f296:	68f8      	ldr	r0, [r7, #12]
 800f298:	f7ff fd21 	bl	800ecde <inv_set_bank>
 800f29c:	4602      	mov	r2, r0
 800f29e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f2a0:	4313      	orrs	r3, r2
 800f2a2:	627b      	str	r3, [r7, #36]	@ 0x24
    
    lBankSelected = (reg >> 8);
 800f2a4:	897b      	ldrh	r3, [r7, #10]
 800f2a6:	0a1b      	lsrs	r3, r3, #8
 800f2a8:	b29b      	uxth	r3, r3
 800f2aa:	b2db      	uxtb	r3, r3
 800f2ac:	75fb      	strb	r3, [r7, #23]
	if (lBankSelected != s->lLastBankSelected)
 800f2ae:	68fb      	ldr	r3, [r7, #12]
 800f2b0:	f893 24dc 	ldrb.w	r2, [r3, #1244]	@ 0x4dc
 800f2b4:	7dfb      	ldrb	r3, [r7, #23]
 800f2b6:	429a      	cmp	r2, r3
 800f2b8:	d048      	beq.n	800f34c <inv_icm20948_write_mems+0x10e>
	{
		result |= inv_icm20948_write_reg(s, REG_MEM_BANK_SEL, &lBankSelected, 1);
 800f2ba:	f107 0217 	add.w	r2, r7, #23
 800f2be:	2301      	movs	r3, #1
 800f2c0:	217e      	movs	r1, #126	@ 0x7e
 800f2c2:	68f8      	ldr	r0, [r7, #12]
 800f2c4:	f7ff fcab 	bl	800ec1e <inv_icm20948_write_reg>
 800f2c8:	4602      	mov	r2, r0
 800f2ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f2cc:	4313      	orrs	r3, r2
 800f2ce:	627b      	str	r3, [r7, #36]	@ 0x24
		if (result)
 800f2d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f2d2:	2b00      	cmp	r3, #0
 800f2d4:	d001      	beq.n	800f2da <inv_icm20948_write_mems+0x9c>
			return result;
 800f2d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f2d8:	e046      	b.n	800f368 <inv_icm20948_write_mems+0x12a>
		s->lLastBankSelected = lBankSelected;
 800f2da:	7dfa      	ldrb	r2, [r7, #23]
 800f2dc:	68fb      	ldr	r3, [r7, #12]
 800f2de:	f883 24dc 	strb.w	r2, [r3, #1244]	@ 0x4dc
	}
    
    while (bytesWritten < length) 
 800f2e2:	e033      	b.n	800f34c <inv_icm20948_write_mems+0x10e>
    {
        lStartAddrSelected = (reg & 0xff);
 800f2e4:	897b      	ldrh	r3, [r7, #10]
 800f2e6:	b2db      	uxtb	r3, r3
 800f2e8:	75bb      	strb	r3, [r7, #22]
        /* Sets the starting read or write address for the selected memory, inside of the selected page (see MEM_SEL Register).
           Contents are changed after read or write of the selected memory.
           This register must be written prior to each access to initialize the register to the proper starting address.
           The address will auto increment during burst transactions.  Two consecutive bursts without re-initializing the start address would skip one address. */
        result |= inv_icm20948_write_reg(s, REG_MEM_START_ADDR, &lStartAddrSelected, 1);
 800f2ea:	f107 0216 	add.w	r2, r7, #22
 800f2ee:	2301      	movs	r3, #1
 800f2f0:	217c      	movs	r1, #124	@ 0x7c
 800f2f2:	68f8      	ldr	r0, [r7, #12]
 800f2f4:	f7ff fc93 	bl	800ec1e <inv_icm20948_write_reg>
 800f2f8:	4602      	mov	r2, r0
 800f2fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f2fc:	4313      	orrs	r3, r2
 800f2fe:	627b      	str	r3, [r7, #36]	@ 0x24
        if (result)
 800f300:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f302:	2b00      	cmp	r3, #0
 800f304:	d001      	beq.n	800f30a <inv_icm20948_write_mems+0xcc>
            return result;
 800f306:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f308:	e02e      	b.n	800f368 <inv_icm20948_write_mems+0x12a>
        
        thisLen = min(INV_MAX_SERIAL_WRITE, length-bytesWritten);
 800f30a:	687a      	ldr	r2, [r7, #4]
 800f30c:	6a3b      	ldr	r3, [r7, #32]
 800f30e:	1ad3      	subs	r3, r2, r3
 800f310:	2b10      	cmp	r3, #16
 800f312:	bf28      	it	cs
 800f314:	2310      	movcs	r3, #16
 800f316:	61bb      	str	r3, [r7, #24]
        
        /* Write data */ 
        result |= inv_icm20948_write_reg(s, REG_MEM_R_W, &data[bytesWritten], thisLen);
 800f318:	683a      	ldr	r2, [r7, #0]
 800f31a:	6a3b      	ldr	r3, [r7, #32]
 800f31c:	441a      	add	r2, r3
 800f31e:	69bb      	ldr	r3, [r7, #24]
 800f320:	217d      	movs	r1, #125	@ 0x7d
 800f322:	68f8      	ldr	r0, [r7, #12]
 800f324:	f7ff fc7b 	bl	800ec1e <inv_icm20948_write_reg>
 800f328:	4602      	mov	r2, r0
 800f32a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f32c:	4313      	orrs	r3, r2
 800f32e:	627b      	str	r3, [r7, #36]	@ 0x24
        if (result)
 800f330:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f332:	2b00      	cmp	r3, #0
 800f334:	d001      	beq.n	800f33a <inv_icm20948_write_mems+0xfc>
            return result;
 800f336:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f338:	e016      	b.n	800f368 <inv_icm20948_write_mems+0x12a>
        
        bytesWritten += thisLen;
 800f33a:	6a3a      	ldr	r2, [r7, #32]
 800f33c:	69bb      	ldr	r3, [r7, #24]
 800f33e:	4413      	add	r3, r2
 800f340:	623b      	str	r3, [r7, #32]
        reg += thisLen;
 800f342:	69bb      	ldr	r3, [r7, #24]
 800f344:	b29a      	uxth	r2, r3
 800f346:	897b      	ldrh	r3, [r7, #10]
 800f348:	4413      	add	r3, r2
 800f34a:	817b      	strh	r3, [r7, #10]
    while (bytesWritten < length) 
 800f34c:	6a3a      	ldr	r2, [r7, #32]
 800f34e:	687b      	ldr	r3, [r7, #4]
 800f350:	429a      	cmp	r2, r3
 800f352:	d3c7      	bcc.n	800f2e4 <inv_icm20948_write_mems+0xa6>
    }

    //Enable LP_EN since we disabled it at begining of this function.
    result |= inv_icm20948_set_chip_power_state(s, CHIP_LP_ENABLE, 1);
 800f354:	2201      	movs	r2, #1
 800f356:	2102      	movs	r1, #2
 800f358:	68f8      	ldr	r0, [r7, #12]
 800f35a:	f7f8 fb3b 	bl	80079d4 <inv_icm20948_set_chip_power_state>
 800f35e:	4602      	mov	r2, r0
 800f360:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f362:	4313      	orrs	r3, r2
 800f364:	627b      	str	r3, [r7, #36]	@ 0x24

    return result;
 800f366:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800f368:	4618      	mov	r0, r3
 800f36a:	3728      	adds	r7, #40	@ 0x28
 800f36c:	46bd      	mov	sp, r7
 800f36e:	bd80      	pop	{r7, pc}

0800f370 <inv_icm20948_write_single_mems_reg_core>:
*  @param[in]  Register address
*  @param[in]  Data to be written
*  @return     0 if successful.
*/
int inv_icm20948_write_single_mems_reg_core(struct inv_icm20948 * s, uint16_t reg, const uint8_t data)
{
 800f370:	b580      	push	{r7, lr}
 800f372:	b084      	sub	sp, #16
 800f374:	af00      	add	r7, sp, #0
 800f376:	6078      	str	r0, [r7, #4]
 800f378:	460b      	mov	r3, r1
 800f37a:	807b      	strh	r3, [r7, #2]
 800f37c:	4613      	mov	r3, r2
 800f37e:	707b      	strb	r3, [r7, #1]
    int result = 0;
 800f380:	2300      	movs	r3, #0
 800f382:	60fb      	str	r3, [r7, #12]
    unsigned char regOnly = (unsigned char)(reg & 0x7F);
 800f384:	887b      	ldrh	r3, [r7, #2]
 800f386:	b2db      	uxtb	r3, r3
 800f388:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800f38c:	72fb      	strb	r3, [r7, #11]

    result |= inv_set_bank(s, reg >> 7);
 800f38e:	887b      	ldrh	r3, [r7, #2]
 800f390:	09db      	lsrs	r3, r3, #7
 800f392:	b29b      	uxth	r3, r3
 800f394:	b2db      	uxtb	r3, r3
 800f396:	4619      	mov	r1, r3
 800f398:	6878      	ldr	r0, [r7, #4]
 800f39a:	f7ff fca0 	bl	800ecde <inv_set_bank>
 800f39e:	4602      	mov	r2, r0
 800f3a0:	68fb      	ldr	r3, [r7, #12]
 800f3a2:	4313      	orrs	r3, r2
 800f3a4:	60fb      	str	r3, [r7, #12]
    result |= inv_icm20948_write_reg(s, regOnly, &data, 1);
 800f3a6:	1c7a      	adds	r2, r7, #1
 800f3a8:	7af9      	ldrb	r1, [r7, #11]
 800f3aa:	2301      	movs	r3, #1
 800f3ac:	6878      	ldr	r0, [r7, #4]
 800f3ae:	f7ff fc36 	bl	800ec1e <inv_icm20948_write_reg>
 800f3b2:	4602      	mov	r2, r0
 800f3b4:	68fb      	ldr	r3, [r7, #12]
 800f3b6:	4313      	orrs	r3, r2
 800f3b8:	60fb      	str	r3, [r7, #12]

    return result;
 800f3ba:	68fb      	ldr	r3, [r7, #12]
}
 800f3bc:	4618      	mov	r0, r3
 800f3be:	3710      	adds	r7, #16
 800f3c0:	46bd      	mov	sp, r7
 800f3c2:	bd80      	pop	{r7, pc}

0800f3c4 <inv_msg_setup>:
	(void)level, (void)str, (void)ap;
#endif
}

void inv_msg_setup(int level, inv_msg_printer_t printer)
{
 800f3c4:	b480      	push	{r7}
 800f3c6:	b083      	sub	sp, #12
 800f3c8:	af00      	add	r7, sp, #0
 800f3ca:	6078      	str	r0, [r7, #4]
 800f3cc:	6039      	str	r1, [r7, #0]
	msg_level   = level;
 800f3ce:	4a0c      	ldr	r2, [pc, #48]	@ (800f400 <inv_msg_setup+0x3c>)
 800f3d0:	687b      	ldr	r3, [r7, #4]
 800f3d2:	6013      	str	r3, [r2, #0]
	if (level < INV_MSG_LEVEL_OFF)
 800f3d4:	687b      	ldr	r3, [r7, #4]
 800f3d6:	2b00      	cmp	r3, #0
 800f3d8:	da03      	bge.n	800f3e2 <inv_msg_setup+0x1e>
		msg_level = INV_MSG_LEVEL_OFF;
 800f3da:	4b09      	ldr	r3, [pc, #36]	@ (800f400 <inv_msg_setup+0x3c>)
 800f3dc:	2200      	movs	r2, #0
 800f3de:	601a      	str	r2, [r3, #0]
 800f3e0:	e005      	b.n	800f3ee <inv_msg_setup+0x2a>
	else if (level > INV_MSG_LEVEL_MAX)
 800f3e2:	687b      	ldr	r3, [r7, #4]
 800f3e4:	2b06      	cmp	r3, #6
 800f3e6:	dd02      	ble.n	800f3ee <inv_msg_setup+0x2a>
		msg_level = INV_MSG_LEVEL_MAX;
 800f3e8:	4b05      	ldr	r3, [pc, #20]	@ (800f400 <inv_msg_setup+0x3c>)
 800f3ea:	2206      	movs	r2, #6
 800f3ec:	601a      	str	r2, [r3, #0]
	msg_printer = printer;
 800f3ee:	4a05      	ldr	r2, [pc, #20]	@ (800f404 <inv_msg_setup+0x40>)
 800f3f0:	683b      	ldr	r3, [r7, #0]
 800f3f2:	6013      	str	r3, [r2, #0]
}
 800f3f4:	bf00      	nop
 800f3f6:	370c      	adds	r7, #12
 800f3f8:	46bd      	mov	sp, r7
 800f3fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f3fe:	4770      	bx	lr
 800f400:	20001730 	.word	0x20001730
 800f404:	20001734 	.word	0x20001734

0800f408 <inv_msg>:

void inv_msg(int level, const char * str, ...)
{
 800f408:	b40e      	push	{r1, r2, r3}
 800f40a:	b580      	push	{r7, lr}
 800f40c:	b085      	sub	sp, #20
 800f40e:	af00      	add	r7, sp, #0
 800f410:	6078      	str	r0, [r7, #4]
	if(level && level <= msg_level && msg_printer) {
 800f412:	687b      	ldr	r3, [r7, #4]
 800f414:	2b00      	cmp	r3, #0
 800f416:	d011      	beq.n	800f43c <inv_msg+0x34>
 800f418:	4b0c      	ldr	r3, [pc, #48]	@ (800f44c <inv_msg+0x44>)
 800f41a:	681b      	ldr	r3, [r3, #0]
 800f41c:	687a      	ldr	r2, [r7, #4]
 800f41e:	429a      	cmp	r2, r3
 800f420:	dc0c      	bgt.n	800f43c <inv_msg+0x34>
 800f422:	4b0b      	ldr	r3, [pc, #44]	@ (800f450 <inv_msg+0x48>)
 800f424:	681b      	ldr	r3, [r3, #0]
 800f426:	2b00      	cmp	r3, #0
 800f428:	d008      	beq.n	800f43c <inv_msg+0x34>
		va_list ap;
		va_start(ap, str);
 800f42a:	f107 0320 	add.w	r3, r7, #32
 800f42e:	60fb      	str	r3, [r7, #12]
		msg_printer(level, str, ap);
 800f430:	4b07      	ldr	r3, [pc, #28]	@ (800f450 <inv_msg+0x48>)
 800f432:	681b      	ldr	r3, [r3, #0]
 800f434:	68fa      	ldr	r2, [r7, #12]
 800f436:	69f9      	ldr	r1, [r7, #28]
 800f438:	6878      	ldr	r0, [r7, #4]
 800f43a:	4798      	blx	r3
		va_end(ap);
	}
}
 800f43c:	bf00      	nop
 800f43e:	3714      	adds	r7, #20
 800f440:	46bd      	mov	sp, r7
 800f442:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800f446:	b003      	add	sp, #12
 800f448:	4770      	bx	lr
 800f44a:	bf00      	nop
 800f44c:	20001730 	.word	0x20001730
 800f450:	20001734 	.word	0x20001734

0800f454 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800f454:	b580      	push	{r7, lr}
 800f456:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800f458:	4b0e      	ldr	r3, [pc, #56]	@ (800f494 <HAL_Init+0x40>)
 800f45a:	681b      	ldr	r3, [r3, #0]
 800f45c:	4a0d      	ldr	r2, [pc, #52]	@ (800f494 <HAL_Init+0x40>)
 800f45e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800f462:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800f464:	4b0b      	ldr	r3, [pc, #44]	@ (800f494 <HAL_Init+0x40>)
 800f466:	681b      	ldr	r3, [r3, #0]
 800f468:	4a0a      	ldr	r2, [pc, #40]	@ (800f494 <HAL_Init+0x40>)
 800f46a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800f46e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800f470:	4b08      	ldr	r3, [pc, #32]	@ (800f494 <HAL_Init+0x40>)
 800f472:	681b      	ldr	r3, [r3, #0]
 800f474:	4a07      	ldr	r2, [pc, #28]	@ (800f494 <HAL_Init+0x40>)
 800f476:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800f47a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800f47c:	2003      	movs	r0, #3
 800f47e:	f000 f92b 	bl	800f6d8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800f482:	2000      	movs	r0, #0
 800f484:	f000 f808 	bl	800f498 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800f488:	f7f3 fd76 	bl	8002f78 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800f48c:	2300      	movs	r3, #0
}
 800f48e:	4618      	mov	r0, r3
 800f490:	bd80      	pop	{r7, pc}
 800f492:	bf00      	nop
 800f494:	40023c00 	.word	0x40023c00

0800f498 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800f498:	b580      	push	{r7, lr}
 800f49a:	b082      	sub	sp, #8
 800f49c:	af00      	add	r7, sp, #0
 800f49e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800f4a0:	4b12      	ldr	r3, [pc, #72]	@ (800f4ec <HAL_InitTick+0x54>)
 800f4a2:	681a      	ldr	r2, [r3, #0]
 800f4a4:	4b12      	ldr	r3, [pc, #72]	@ (800f4f0 <HAL_InitTick+0x58>)
 800f4a6:	781b      	ldrb	r3, [r3, #0]
 800f4a8:	4619      	mov	r1, r3
 800f4aa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800f4ae:	fbb3 f3f1 	udiv	r3, r3, r1
 800f4b2:	fbb2 f3f3 	udiv	r3, r2, r3
 800f4b6:	4618      	mov	r0, r3
 800f4b8:	f000 f943 	bl	800f742 <HAL_SYSTICK_Config>
 800f4bc:	4603      	mov	r3, r0
 800f4be:	2b00      	cmp	r3, #0
 800f4c0:	d001      	beq.n	800f4c6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800f4c2:	2301      	movs	r3, #1
 800f4c4:	e00e      	b.n	800f4e4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800f4c6:	687b      	ldr	r3, [r7, #4]
 800f4c8:	2b0f      	cmp	r3, #15
 800f4ca:	d80a      	bhi.n	800f4e2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800f4cc:	2200      	movs	r2, #0
 800f4ce:	6879      	ldr	r1, [r7, #4]
 800f4d0:	f04f 30ff 	mov.w	r0, #4294967295
 800f4d4:	f000 f90b 	bl	800f6ee <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800f4d8:	4a06      	ldr	r2, [pc, #24]	@ (800f4f4 <HAL_InitTick+0x5c>)
 800f4da:	687b      	ldr	r3, [r7, #4]
 800f4dc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800f4de:	2300      	movs	r3, #0
 800f4e0:	e000      	b.n	800f4e4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800f4e2:	2301      	movs	r3, #1
}
 800f4e4:	4618      	mov	r0, r3
 800f4e6:	3708      	adds	r7, #8
 800f4e8:	46bd      	mov	sp, r7
 800f4ea:	bd80      	pop	{r7, pc}
 800f4ec:	20000000 	.word	0x20000000
 800f4f0:	20000224 	.word	0x20000224
 800f4f4:	20000220 	.word	0x20000220

0800f4f8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800f4f8:	b480      	push	{r7}
 800f4fa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800f4fc:	4b06      	ldr	r3, [pc, #24]	@ (800f518 <HAL_IncTick+0x20>)
 800f4fe:	781b      	ldrb	r3, [r3, #0]
 800f500:	461a      	mov	r2, r3
 800f502:	4b06      	ldr	r3, [pc, #24]	@ (800f51c <HAL_IncTick+0x24>)
 800f504:	681b      	ldr	r3, [r3, #0]
 800f506:	4413      	add	r3, r2
 800f508:	4a04      	ldr	r2, [pc, #16]	@ (800f51c <HAL_IncTick+0x24>)
 800f50a:	6013      	str	r3, [r2, #0]
}
 800f50c:	bf00      	nop
 800f50e:	46bd      	mov	sp, r7
 800f510:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f514:	4770      	bx	lr
 800f516:	bf00      	nop
 800f518:	20000224 	.word	0x20000224
 800f51c:	20001738 	.word	0x20001738

0800f520 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800f520:	b480      	push	{r7}
 800f522:	af00      	add	r7, sp, #0
  return uwTick;
 800f524:	4b03      	ldr	r3, [pc, #12]	@ (800f534 <HAL_GetTick+0x14>)
 800f526:	681b      	ldr	r3, [r3, #0]
}
 800f528:	4618      	mov	r0, r3
 800f52a:	46bd      	mov	sp, r7
 800f52c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f530:	4770      	bx	lr
 800f532:	bf00      	nop
 800f534:	20001738 	.word	0x20001738

0800f538 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800f538:	b480      	push	{r7}
 800f53a:	b085      	sub	sp, #20
 800f53c:	af00      	add	r7, sp, #0
 800f53e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800f540:	687b      	ldr	r3, [r7, #4]
 800f542:	f003 0307 	and.w	r3, r3, #7
 800f546:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800f548:	4b0c      	ldr	r3, [pc, #48]	@ (800f57c <__NVIC_SetPriorityGrouping+0x44>)
 800f54a:	68db      	ldr	r3, [r3, #12]
 800f54c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800f54e:	68ba      	ldr	r2, [r7, #8]
 800f550:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800f554:	4013      	ands	r3, r2
 800f556:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800f558:	68fb      	ldr	r3, [r7, #12]
 800f55a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800f55c:	68bb      	ldr	r3, [r7, #8]
 800f55e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800f560:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800f564:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800f568:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800f56a:	4a04      	ldr	r2, [pc, #16]	@ (800f57c <__NVIC_SetPriorityGrouping+0x44>)
 800f56c:	68bb      	ldr	r3, [r7, #8]
 800f56e:	60d3      	str	r3, [r2, #12]
}
 800f570:	bf00      	nop
 800f572:	3714      	adds	r7, #20
 800f574:	46bd      	mov	sp, r7
 800f576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f57a:	4770      	bx	lr
 800f57c:	e000ed00 	.word	0xe000ed00

0800f580 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800f580:	b480      	push	{r7}
 800f582:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800f584:	4b04      	ldr	r3, [pc, #16]	@ (800f598 <__NVIC_GetPriorityGrouping+0x18>)
 800f586:	68db      	ldr	r3, [r3, #12]
 800f588:	0a1b      	lsrs	r3, r3, #8
 800f58a:	f003 0307 	and.w	r3, r3, #7
}
 800f58e:	4618      	mov	r0, r3
 800f590:	46bd      	mov	sp, r7
 800f592:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f596:	4770      	bx	lr
 800f598:	e000ed00 	.word	0xe000ed00

0800f59c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800f59c:	b480      	push	{r7}
 800f59e:	b083      	sub	sp, #12
 800f5a0:	af00      	add	r7, sp, #0
 800f5a2:	4603      	mov	r3, r0
 800f5a4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800f5a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800f5aa:	2b00      	cmp	r3, #0
 800f5ac:	db0b      	blt.n	800f5c6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800f5ae:	79fb      	ldrb	r3, [r7, #7]
 800f5b0:	f003 021f 	and.w	r2, r3, #31
 800f5b4:	4907      	ldr	r1, [pc, #28]	@ (800f5d4 <__NVIC_EnableIRQ+0x38>)
 800f5b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800f5ba:	095b      	lsrs	r3, r3, #5
 800f5bc:	2001      	movs	r0, #1
 800f5be:	fa00 f202 	lsl.w	r2, r0, r2
 800f5c2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800f5c6:	bf00      	nop
 800f5c8:	370c      	adds	r7, #12
 800f5ca:	46bd      	mov	sp, r7
 800f5cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5d0:	4770      	bx	lr
 800f5d2:	bf00      	nop
 800f5d4:	e000e100 	.word	0xe000e100

0800f5d8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800f5d8:	b480      	push	{r7}
 800f5da:	b083      	sub	sp, #12
 800f5dc:	af00      	add	r7, sp, #0
 800f5de:	4603      	mov	r3, r0
 800f5e0:	6039      	str	r1, [r7, #0]
 800f5e2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800f5e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800f5e8:	2b00      	cmp	r3, #0
 800f5ea:	db0a      	blt.n	800f602 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800f5ec:	683b      	ldr	r3, [r7, #0]
 800f5ee:	b2da      	uxtb	r2, r3
 800f5f0:	490c      	ldr	r1, [pc, #48]	@ (800f624 <__NVIC_SetPriority+0x4c>)
 800f5f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800f5f6:	0112      	lsls	r2, r2, #4
 800f5f8:	b2d2      	uxtb	r2, r2
 800f5fa:	440b      	add	r3, r1
 800f5fc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800f600:	e00a      	b.n	800f618 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800f602:	683b      	ldr	r3, [r7, #0]
 800f604:	b2da      	uxtb	r2, r3
 800f606:	4908      	ldr	r1, [pc, #32]	@ (800f628 <__NVIC_SetPriority+0x50>)
 800f608:	79fb      	ldrb	r3, [r7, #7]
 800f60a:	f003 030f 	and.w	r3, r3, #15
 800f60e:	3b04      	subs	r3, #4
 800f610:	0112      	lsls	r2, r2, #4
 800f612:	b2d2      	uxtb	r2, r2
 800f614:	440b      	add	r3, r1
 800f616:	761a      	strb	r2, [r3, #24]
}
 800f618:	bf00      	nop
 800f61a:	370c      	adds	r7, #12
 800f61c:	46bd      	mov	sp, r7
 800f61e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f622:	4770      	bx	lr
 800f624:	e000e100 	.word	0xe000e100
 800f628:	e000ed00 	.word	0xe000ed00

0800f62c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800f62c:	b480      	push	{r7}
 800f62e:	b089      	sub	sp, #36	@ 0x24
 800f630:	af00      	add	r7, sp, #0
 800f632:	60f8      	str	r0, [r7, #12]
 800f634:	60b9      	str	r1, [r7, #8]
 800f636:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800f638:	68fb      	ldr	r3, [r7, #12]
 800f63a:	f003 0307 	and.w	r3, r3, #7
 800f63e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800f640:	69fb      	ldr	r3, [r7, #28]
 800f642:	f1c3 0307 	rsb	r3, r3, #7
 800f646:	2b04      	cmp	r3, #4
 800f648:	bf28      	it	cs
 800f64a:	2304      	movcs	r3, #4
 800f64c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800f64e:	69fb      	ldr	r3, [r7, #28]
 800f650:	3304      	adds	r3, #4
 800f652:	2b06      	cmp	r3, #6
 800f654:	d902      	bls.n	800f65c <NVIC_EncodePriority+0x30>
 800f656:	69fb      	ldr	r3, [r7, #28]
 800f658:	3b03      	subs	r3, #3
 800f65a:	e000      	b.n	800f65e <NVIC_EncodePriority+0x32>
 800f65c:	2300      	movs	r3, #0
 800f65e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800f660:	f04f 32ff 	mov.w	r2, #4294967295
 800f664:	69bb      	ldr	r3, [r7, #24]
 800f666:	fa02 f303 	lsl.w	r3, r2, r3
 800f66a:	43da      	mvns	r2, r3
 800f66c:	68bb      	ldr	r3, [r7, #8]
 800f66e:	401a      	ands	r2, r3
 800f670:	697b      	ldr	r3, [r7, #20]
 800f672:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800f674:	f04f 31ff 	mov.w	r1, #4294967295
 800f678:	697b      	ldr	r3, [r7, #20]
 800f67a:	fa01 f303 	lsl.w	r3, r1, r3
 800f67e:	43d9      	mvns	r1, r3
 800f680:	687b      	ldr	r3, [r7, #4]
 800f682:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800f684:	4313      	orrs	r3, r2
         );
}
 800f686:	4618      	mov	r0, r3
 800f688:	3724      	adds	r7, #36	@ 0x24
 800f68a:	46bd      	mov	sp, r7
 800f68c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f690:	4770      	bx	lr
	...

0800f694 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800f694:	b580      	push	{r7, lr}
 800f696:	b082      	sub	sp, #8
 800f698:	af00      	add	r7, sp, #0
 800f69a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800f69c:	687b      	ldr	r3, [r7, #4]
 800f69e:	3b01      	subs	r3, #1
 800f6a0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800f6a4:	d301      	bcc.n	800f6aa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800f6a6:	2301      	movs	r3, #1
 800f6a8:	e00f      	b.n	800f6ca <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800f6aa:	4a0a      	ldr	r2, [pc, #40]	@ (800f6d4 <SysTick_Config+0x40>)
 800f6ac:	687b      	ldr	r3, [r7, #4]
 800f6ae:	3b01      	subs	r3, #1
 800f6b0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800f6b2:	210f      	movs	r1, #15
 800f6b4:	f04f 30ff 	mov.w	r0, #4294967295
 800f6b8:	f7ff ff8e 	bl	800f5d8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800f6bc:	4b05      	ldr	r3, [pc, #20]	@ (800f6d4 <SysTick_Config+0x40>)
 800f6be:	2200      	movs	r2, #0
 800f6c0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800f6c2:	4b04      	ldr	r3, [pc, #16]	@ (800f6d4 <SysTick_Config+0x40>)
 800f6c4:	2207      	movs	r2, #7
 800f6c6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800f6c8:	2300      	movs	r3, #0
}
 800f6ca:	4618      	mov	r0, r3
 800f6cc:	3708      	adds	r7, #8
 800f6ce:	46bd      	mov	sp, r7
 800f6d0:	bd80      	pop	{r7, pc}
 800f6d2:	bf00      	nop
 800f6d4:	e000e010 	.word	0xe000e010

0800f6d8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800f6d8:	b580      	push	{r7, lr}
 800f6da:	b082      	sub	sp, #8
 800f6dc:	af00      	add	r7, sp, #0
 800f6de:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800f6e0:	6878      	ldr	r0, [r7, #4]
 800f6e2:	f7ff ff29 	bl	800f538 <__NVIC_SetPriorityGrouping>
}
 800f6e6:	bf00      	nop
 800f6e8:	3708      	adds	r7, #8
 800f6ea:	46bd      	mov	sp, r7
 800f6ec:	bd80      	pop	{r7, pc}

0800f6ee <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800f6ee:	b580      	push	{r7, lr}
 800f6f0:	b086      	sub	sp, #24
 800f6f2:	af00      	add	r7, sp, #0
 800f6f4:	4603      	mov	r3, r0
 800f6f6:	60b9      	str	r1, [r7, #8]
 800f6f8:	607a      	str	r2, [r7, #4]
 800f6fa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800f6fc:	2300      	movs	r3, #0
 800f6fe:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800f700:	f7ff ff3e 	bl	800f580 <__NVIC_GetPriorityGrouping>
 800f704:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800f706:	687a      	ldr	r2, [r7, #4]
 800f708:	68b9      	ldr	r1, [r7, #8]
 800f70a:	6978      	ldr	r0, [r7, #20]
 800f70c:	f7ff ff8e 	bl	800f62c <NVIC_EncodePriority>
 800f710:	4602      	mov	r2, r0
 800f712:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f716:	4611      	mov	r1, r2
 800f718:	4618      	mov	r0, r3
 800f71a:	f7ff ff5d 	bl	800f5d8 <__NVIC_SetPriority>
}
 800f71e:	bf00      	nop
 800f720:	3718      	adds	r7, #24
 800f722:	46bd      	mov	sp, r7
 800f724:	bd80      	pop	{r7, pc}

0800f726 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800f726:	b580      	push	{r7, lr}
 800f728:	b082      	sub	sp, #8
 800f72a:	af00      	add	r7, sp, #0
 800f72c:	4603      	mov	r3, r0
 800f72e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800f730:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800f734:	4618      	mov	r0, r3
 800f736:	f7ff ff31 	bl	800f59c <__NVIC_EnableIRQ>
}
 800f73a:	bf00      	nop
 800f73c:	3708      	adds	r7, #8
 800f73e:	46bd      	mov	sp, r7
 800f740:	bd80      	pop	{r7, pc}

0800f742 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800f742:	b580      	push	{r7, lr}
 800f744:	b082      	sub	sp, #8
 800f746:	af00      	add	r7, sp, #0
 800f748:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800f74a:	6878      	ldr	r0, [r7, #4]
 800f74c:	f7ff ffa2 	bl	800f694 <SysTick_Config>
 800f750:	4603      	mov	r3, r0
}
 800f752:	4618      	mov	r0, r3
 800f754:	3708      	adds	r7, #8
 800f756:	46bd      	mov	sp, r7
 800f758:	bd80      	pop	{r7, pc}
	...

0800f75c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800f75c:	b580      	push	{r7, lr}
 800f75e:	b086      	sub	sp, #24
 800f760:	af00      	add	r7, sp, #0
 800f762:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800f764:	2300      	movs	r3, #0
 800f766:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800f768:	f7ff feda 	bl	800f520 <HAL_GetTick>
 800f76c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800f76e:	687b      	ldr	r3, [r7, #4]
 800f770:	2b00      	cmp	r3, #0
 800f772:	d101      	bne.n	800f778 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800f774:	2301      	movs	r3, #1
 800f776:	e099      	b.n	800f8ac <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800f778:	687b      	ldr	r3, [r7, #4]
 800f77a:	2202      	movs	r2, #2
 800f77c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800f780:	687b      	ldr	r3, [r7, #4]
 800f782:	2200      	movs	r2, #0
 800f784:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800f788:	687b      	ldr	r3, [r7, #4]
 800f78a:	681b      	ldr	r3, [r3, #0]
 800f78c:	681a      	ldr	r2, [r3, #0]
 800f78e:	687b      	ldr	r3, [r7, #4]
 800f790:	681b      	ldr	r3, [r3, #0]
 800f792:	f022 0201 	bic.w	r2, r2, #1
 800f796:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800f798:	e00f      	b.n	800f7ba <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800f79a:	f7ff fec1 	bl	800f520 <HAL_GetTick>
 800f79e:	4602      	mov	r2, r0
 800f7a0:	693b      	ldr	r3, [r7, #16]
 800f7a2:	1ad3      	subs	r3, r2, r3
 800f7a4:	2b05      	cmp	r3, #5
 800f7a6:	d908      	bls.n	800f7ba <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800f7a8:	687b      	ldr	r3, [r7, #4]
 800f7aa:	2220      	movs	r2, #32
 800f7ac:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800f7ae:	687b      	ldr	r3, [r7, #4]
 800f7b0:	2203      	movs	r2, #3
 800f7b2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 800f7b6:	2303      	movs	r3, #3
 800f7b8:	e078      	b.n	800f8ac <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800f7ba:	687b      	ldr	r3, [r7, #4]
 800f7bc:	681b      	ldr	r3, [r3, #0]
 800f7be:	681b      	ldr	r3, [r3, #0]
 800f7c0:	f003 0301 	and.w	r3, r3, #1
 800f7c4:	2b00      	cmp	r3, #0
 800f7c6:	d1e8      	bne.n	800f79a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800f7c8:	687b      	ldr	r3, [r7, #4]
 800f7ca:	681b      	ldr	r3, [r3, #0]
 800f7cc:	681b      	ldr	r3, [r3, #0]
 800f7ce:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800f7d0:	697a      	ldr	r2, [r7, #20]
 800f7d2:	4b38      	ldr	r3, [pc, #224]	@ (800f8b4 <HAL_DMA_Init+0x158>)
 800f7d4:	4013      	ands	r3, r2
 800f7d6:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800f7d8:	687b      	ldr	r3, [r7, #4]
 800f7da:	685a      	ldr	r2, [r3, #4]
 800f7dc:	687b      	ldr	r3, [r7, #4]
 800f7de:	689b      	ldr	r3, [r3, #8]
 800f7e0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800f7e2:	687b      	ldr	r3, [r7, #4]
 800f7e4:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800f7e6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800f7e8:	687b      	ldr	r3, [r7, #4]
 800f7ea:	691b      	ldr	r3, [r3, #16]
 800f7ec:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800f7ee:	687b      	ldr	r3, [r7, #4]
 800f7f0:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800f7f2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800f7f4:	687b      	ldr	r3, [r7, #4]
 800f7f6:	699b      	ldr	r3, [r3, #24]
 800f7f8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800f7fa:	687b      	ldr	r3, [r7, #4]
 800f7fc:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800f7fe:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800f800:	687b      	ldr	r3, [r7, #4]
 800f802:	6a1b      	ldr	r3, [r3, #32]
 800f804:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800f806:	697a      	ldr	r2, [r7, #20]
 800f808:	4313      	orrs	r3, r2
 800f80a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800f80c:	687b      	ldr	r3, [r7, #4]
 800f80e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f810:	2b04      	cmp	r3, #4
 800f812:	d107      	bne.n	800f824 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800f814:	687b      	ldr	r3, [r7, #4]
 800f816:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f818:	687b      	ldr	r3, [r7, #4]
 800f81a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f81c:	4313      	orrs	r3, r2
 800f81e:	697a      	ldr	r2, [r7, #20]
 800f820:	4313      	orrs	r3, r2
 800f822:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800f824:	687b      	ldr	r3, [r7, #4]
 800f826:	681b      	ldr	r3, [r3, #0]
 800f828:	697a      	ldr	r2, [r7, #20]
 800f82a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800f82c:	687b      	ldr	r3, [r7, #4]
 800f82e:	681b      	ldr	r3, [r3, #0]
 800f830:	695b      	ldr	r3, [r3, #20]
 800f832:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800f834:	697b      	ldr	r3, [r7, #20]
 800f836:	f023 0307 	bic.w	r3, r3, #7
 800f83a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800f83c:	687b      	ldr	r3, [r7, #4]
 800f83e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f840:	697a      	ldr	r2, [r7, #20]
 800f842:	4313      	orrs	r3, r2
 800f844:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800f846:	687b      	ldr	r3, [r7, #4]
 800f848:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f84a:	2b04      	cmp	r3, #4
 800f84c:	d117      	bne.n	800f87e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800f84e:	687b      	ldr	r3, [r7, #4]
 800f850:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f852:	697a      	ldr	r2, [r7, #20]
 800f854:	4313      	orrs	r3, r2
 800f856:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800f858:	687b      	ldr	r3, [r7, #4]
 800f85a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f85c:	2b00      	cmp	r3, #0
 800f85e:	d00e      	beq.n	800f87e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800f860:	6878      	ldr	r0, [r7, #4]
 800f862:	f000 fa91 	bl	800fd88 <DMA_CheckFifoParam>
 800f866:	4603      	mov	r3, r0
 800f868:	2b00      	cmp	r3, #0
 800f86a:	d008      	beq.n	800f87e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800f86c:	687b      	ldr	r3, [r7, #4]
 800f86e:	2240      	movs	r2, #64	@ 0x40
 800f870:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800f872:	687b      	ldr	r3, [r7, #4]
 800f874:	2201      	movs	r2, #1
 800f876:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 800f87a:	2301      	movs	r3, #1
 800f87c:	e016      	b.n	800f8ac <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800f87e:	687b      	ldr	r3, [r7, #4]
 800f880:	681b      	ldr	r3, [r3, #0]
 800f882:	697a      	ldr	r2, [r7, #20]
 800f884:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800f886:	6878      	ldr	r0, [r7, #4]
 800f888:	f000 fa48 	bl	800fd1c <DMA_CalcBaseAndBitshift>
 800f88c:	4603      	mov	r3, r0
 800f88e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800f890:	687b      	ldr	r3, [r7, #4]
 800f892:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800f894:	223f      	movs	r2, #63	@ 0x3f
 800f896:	409a      	lsls	r2, r3
 800f898:	68fb      	ldr	r3, [r7, #12]
 800f89a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800f89c:	687b      	ldr	r3, [r7, #4]
 800f89e:	2200      	movs	r2, #0
 800f8a0:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800f8a2:	687b      	ldr	r3, [r7, #4]
 800f8a4:	2201      	movs	r2, #1
 800f8a6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800f8aa:	2300      	movs	r3, #0
}
 800f8ac:	4618      	mov	r0, r3
 800f8ae:	3718      	adds	r7, #24
 800f8b0:	46bd      	mov	sp, r7
 800f8b2:	bd80      	pop	{r7, pc}
 800f8b4:	f010803f 	.word	0xf010803f

0800f8b8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800f8b8:	b580      	push	{r7, lr}
 800f8ba:	b086      	sub	sp, #24
 800f8bc:	af00      	add	r7, sp, #0
 800f8be:	60f8      	str	r0, [r7, #12]
 800f8c0:	60b9      	str	r1, [r7, #8]
 800f8c2:	607a      	str	r2, [r7, #4]
 800f8c4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800f8c6:	2300      	movs	r3, #0
 800f8c8:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800f8ca:	68fb      	ldr	r3, [r7, #12]
 800f8cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f8ce:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800f8d0:	68fb      	ldr	r3, [r7, #12]
 800f8d2:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800f8d6:	2b01      	cmp	r3, #1
 800f8d8:	d101      	bne.n	800f8de <HAL_DMA_Start_IT+0x26>
 800f8da:	2302      	movs	r3, #2
 800f8dc:	e040      	b.n	800f960 <HAL_DMA_Start_IT+0xa8>
 800f8de:	68fb      	ldr	r3, [r7, #12]
 800f8e0:	2201      	movs	r2, #1
 800f8e2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800f8e6:	68fb      	ldr	r3, [r7, #12]
 800f8e8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800f8ec:	b2db      	uxtb	r3, r3
 800f8ee:	2b01      	cmp	r3, #1
 800f8f0:	d12f      	bne.n	800f952 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800f8f2:	68fb      	ldr	r3, [r7, #12]
 800f8f4:	2202      	movs	r2, #2
 800f8f6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800f8fa:	68fb      	ldr	r3, [r7, #12]
 800f8fc:	2200      	movs	r2, #0
 800f8fe:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800f900:	683b      	ldr	r3, [r7, #0]
 800f902:	687a      	ldr	r2, [r7, #4]
 800f904:	68b9      	ldr	r1, [r7, #8]
 800f906:	68f8      	ldr	r0, [r7, #12]
 800f908:	f000 f9da 	bl	800fcc0 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800f90c:	68fb      	ldr	r3, [r7, #12]
 800f90e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800f910:	223f      	movs	r2, #63	@ 0x3f
 800f912:	409a      	lsls	r2, r3
 800f914:	693b      	ldr	r3, [r7, #16]
 800f916:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800f918:	68fb      	ldr	r3, [r7, #12]
 800f91a:	681b      	ldr	r3, [r3, #0]
 800f91c:	681a      	ldr	r2, [r3, #0]
 800f91e:	68fb      	ldr	r3, [r7, #12]
 800f920:	681b      	ldr	r3, [r3, #0]
 800f922:	f042 0216 	orr.w	r2, r2, #22
 800f926:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800f928:	68fb      	ldr	r3, [r7, #12]
 800f92a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f92c:	2b00      	cmp	r3, #0
 800f92e:	d007      	beq.n	800f940 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 800f930:	68fb      	ldr	r3, [r7, #12]
 800f932:	681b      	ldr	r3, [r3, #0]
 800f934:	681a      	ldr	r2, [r3, #0]
 800f936:	68fb      	ldr	r3, [r7, #12]
 800f938:	681b      	ldr	r3, [r3, #0]
 800f93a:	f042 0208 	orr.w	r2, r2, #8
 800f93e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800f940:	68fb      	ldr	r3, [r7, #12]
 800f942:	681b      	ldr	r3, [r3, #0]
 800f944:	681a      	ldr	r2, [r3, #0]
 800f946:	68fb      	ldr	r3, [r7, #12]
 800f948:	681b      	ldr	r3, [r3, #0]
 800f94a:	f042 0201 	orr.w	r2, r2, #1
 800f94e:	601a      	str	r2, [r3, #0]
 800f950:	e005      	b.n	800f95e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800f952:	68fb      	ldr	r3, [r7, #12]
 800f954:	2200      	movs	r2, #0
 800f956:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800f95a:	2302      	movs	r3, #2
 800f95c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800f95e:	7dfb      	ldrb	r3, [r7, #23]
}
 800f960:	4618      	mov	r0, r3
 800f962:	3718      	adds	r7, #24
 800f964:	46bd      	mov	sp, r7
 800f966:	bd80      	pop	{r7, pc}

0800f968 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800f968:	b480      	push	{r7}
 800f96a:	b083      	sub	sp, #12
 800f96c:	af00      	add	r7, sp, #0
 800f96e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800f970:	687b      	ldr	r3, [r7, #4]
 800f972:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800f976:	b2db      	uxtb	r3, r3
 800f978:	2b02      	cmp	r3, #2
 800f97a:	d004      	beq.n	800f986 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800f97c:	687b      	ldr	r3, [r7, #4]
 800f97e:	2280      	movs	r2, #128	@ 0x80
 800f980:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800f982:	2301      	movs	r3, #1
 800f984:	e00c      	b.n	800f9a0 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800f986:	687b      	ldr	r3, [r7, #4]
 800f988:	2205      	movs	r2, #5
 800f98a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800f98e:	687b      	ldr	r3, [r7, #4]
 800f990:	681b      	ldr	r3, [r3, #0]
 800f992:	681a      	ldr	r2, [r3, #0]
 800f994:	687b      	ldr	r3, [r7, #4]
 800f996:	681b      	ldr	r3, [r3, #0]
 800f998:	f022 0201 	bic.w	r2, r2, #1
 800f99c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800f99e:	2300      	movs	r3, #0
}
 800f9a0:	4618      	mov	r0, r3
 800f9a2:	370c      	adds	r7, #12
 800f9a4:	46bd      	mov	sp, r7
 800f9a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f9aa:	4770      	bx	lr

0800f9ac <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800f9ac:	b580      	push	{r7, lr}
 800f9ae:	b086      	sub	sp, #24
 800f9b0:	af00      	add	r7, sp, #0
 800f9b2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800f9b4:	2300      	movs	r3, #0
 800f9b6:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800f9b8:	4b8e      	ldr	r3, [pc, #568]	@ (800fbf4 <HAL_DMA_IRQHandler+0x248>)
 800f9ba:	681b      	ldr	r3, [r3, #0]
 800f9bc:	4a8e      	ldr	r2, [pc, #568]	@ (800fbf8 <HAL_DMA_IRQHandler+0x24c>)
 800f9be:	fba2 2303 	umull	r2, r3, r2, r3
 800f9c2:	0a9b      	lsrs	r3, r3, #10
 800f9c4:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800f9c6:	687b      	ldr	r3, [r7, #4]
 800f9c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f9ca:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800f9cc:	693b      	ldr	r3, [r7, #16]
 800f9ce:	681b      	ldr	r3, [r3, #0]
 800f9d0:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800f9d2:	687b      	ldr	r3, [r7, #4]
 800f9d4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800f9d6:	2208      	movs	r2, #8
 800f9d8:	409a      	lsls	r2, r3
 800f9da:	68fb      	ldr	r3, [r7, #12]
 800f9dc:	4013      	ands	r3, r2
 800f9de:	2b00      	cmp	r3, #0
 800f9e0:	d01a      	beq.n	800fa18 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800f9e2:	687b      	ldr	r3, [r7, #4]
 800f9e4:	681b      	ldr	r3, [r3, #0]
 800f9e6:	681b      	ldr	r3, [r3, #0]
 800f9e8:	f003 0304 	and.w	r3, r3, #4
 800f9ec:	2b00      	cmp	r3, #0
 800f9ee:	d013      	beq.n	800fa18 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800f9f0:	687b      	ldr	r3, [r7, #4]
 800f9f2:	681b      	ldr	r3, [r3, #0]
 800f9f4:	681a      	ldr	r2, [r3, #0]
 800f9f6:	687b      	ldr	r3, [r7, #4]
 800f9f8:	681b      	ldr	r3, [r3, #0]
 800f9fa:	f022 0204 	bic.w	r2, r2, #4
 800f9fe:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800fa00:	687b      	ldr	r3, [r7, #4]
 800fa02:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800fa04:	2208      	movs	r2, #8
 800fa06:	409a      	lsls	r2, r3
 800fa08:	693b      	ldr	r3, [r7, #16]
 800fa0a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800fa0c:	687b      	ldr	r3, [r7, #4]
 800fa0e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800fa10:	f043 0201 	orr.w	r2, r3, #1
 800fa14:	687b      	ldr	r3, [r7, #4]
 800fa16:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800fa18:	687b      	ldr	r3, [r7, #4]
 800fa1a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800fa1c:	2201      	movs	r2, #1
 800fa1e:	409a      	lsls	r2, r3
 800fa20:	68fb      	ldr	r3, [r7, #12]
 800fa22:	4013      	ands	r3, r2
 800fa24:	2b00      	cmp	r3, #0
 800fa26:	d012      	beq.n	800fa4e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800fa28:	687b      	ldr	r3, [r7, #4]
 800fa2a:	681b      	ldr	r3, [r3, #0]
 800fa2c:	695b      	ldr	r3, [r3, #20]
 800fa2e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800fa32:	2b00      	cmp	r3, #0
 800fa34:	d00b      	beq.n	800fa4e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800fa36:	687b      	ldr	r3, [r7, #4]
 800fa38:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800fa3a:	2201      	movs	r2, #1
 800fa3c:	409a      	lsls	r2, r3
 800fa3e:	693b      	ldr	r3, [r7, #16]
 800fa40:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800fa42:	687b      	ldr	r3, [r7, #4]
 800fa44:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800fa46:	f043 0202 	orr.w	r2, r3, #2
 800fa4a:	687b      	ldr	r3, [r7, #4]
 800fa4c:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800fa4e:	687b      	ldr	r3, [r7, #4]
 800fa50:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800fa52:	2204      	movs	r2, #4
 800fa54:	409a      	lsls	r2, r3
 800fa56:	68fb      	ldr	r3, [r7, #12]
 800fa58:	4013      	ands	r3, r2
 800fa5a:	2b00      	cmp	r3, #0
 800fa5c:	d012      	beq.n	800fa84 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800fa5e:	687b      	ldr	r3, [r7, #4]
 800fa60:	681b      	ldr	r3, [r3, #0]
 800fa62:	681b      	ldr	r3, [r3, #0]
 800fa64:	f003 0302 	and.w	r3, r3, #2
 800fa68:	2b00      	cmp	r3, #0
 800fa6a:	d00b      	beq.n	800fa84 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800fa6c:	687b      	ldr	r3, [r7, #4]
 800fa6e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800fa70:	2204      	movs	r2, #4
 800fa72:	409a      	lsls	r2, r3
 800fa74:	693b      	ldr	r3, [r7, #16]
 800fa76:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800fa78:	687b      	ldr	r3, [r7, #4]
 800fa7a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800fa7c:	f043 0204 	orr.w	r2, r3, #4
 800fa80:	687b      	ldr	r3, [r7, #4]
 800fa82:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800fa84:	687b      	ldr	r3, [r7, #4]
 800fa86:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800fa88:	2210      	movs	r2, #16
 800fa8a:	409a      	lsls	r2, r3
 800fa8c:	68fb      	ldr	r3, [r7, #12]
 800fa8e:	4013      	ands	r3, r2
 800fa90:	2b00      	cmp	r3, #0
 800fa92:	d043      	beq.n	800fb1c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800fa94:	687b      	ldr	r3, [r7, #4]
 800fa96:	681b      	ldr	r3, [r3, #0]
 800fa98:	681b      	ldr	r3, [r3, #0]
 800fa9a:	f003 0308 	and.w	r3, r3, #8
 800fa9e:	2b00      	cmp	r3, #0
 800faa0:	d03c      	beq.n	800fb1c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800faa2:	687b      	ldr	r3, [r7, #4]
 800faa4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800faa6:	2210      	movs	r2, #16
 800faa8:	409a      	lsls	r2, r3
 800faaa:	693b      	ldr	r3, [r7, #16]
 800faac:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800faae:	687b      	ldr	r3, [r7, #4]
 800fab0:	681b      	ldr	r3, [r3, #0]
 800fab2:	681b      	ldr	r3, [r3, #0]
 800fab4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800fab8:	2b00      	cmp	r3, #0
 800faba:	d018      	beq.n	800faee <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800fabc:	687b      	ldr	r3, [r7, #4]
 800fabe:	681b      	ldr	r3, [r3, #0]
 800fac0:	681b      	ldr	r3, [r3, #0]
 800fac2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800fac6:	2b00      	cmp	r3, #0
 800fac8:	d108      	bne.n	800fadc <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800faca:	687b      	ldr	r3, [r7, #4]
 800facc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800face:	2b00      	cmp	r3, #0
 800fad0:	d024      	beq.n	800fb1c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800fad2:	687b      	ldr	r3, [r7, #4]
 800fad4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fad6:	6878      	ldr	r0, [r7, #4]
 800fad8:	4798      	blx	r3
 800fada:	e01f      	b.n	800fb1c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800fadc:	687b      	ldr	r3, [r7, #4]
 800fade:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800fae0:	2b00      	cmp	r3, #0
 800fae2:	d01b      	beq.n	800fb1c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800fae4:	687b      	ldr	r3, [r7, #4]
 800fae6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800fae8:	6878      	ldr	r0, [r7, #4]
 800faea:	4798      	blx	r3
 800faec:	e016      	b.n	800fb1c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800faee:	687b      	ldr	r3, [r7, #4]
 800faf0:	681b      	ldr	r3, [r3, #0]
 800faf2:	681b      	ldr	r3, [r3, #0]
 800faf4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800faf8:	2b00      	cmp	r3, #0
 800fafa:	d107      	bne.n	800fb0c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800fafc:	687b      	ldr	r3, [r7, #4]
 800fafe:	681b      	ldr	r3, [r3, #0]
 800fb00:	681a      	ldr	r2, [r3, #0]
 800fb02:	687b      	ldr	r3, [r7, #4]
 800fb04:	681b      	ldr	r3, [r3, #0]
 800fb06:	f022 0208 	bic.w	r2, r2, #8
 800fb0a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800fb0c:	687b      	ldr	r3, [r7, #4]
 800fb0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fb10:	2b00      	cmp	r3, #0
 800fb12:	d003      	beq.n	800fb1c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800fb14:	687b      	ldr	r3, [r7, #4]
 800fb16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fb18:	6878      	ldr	r0, [r7, #4]
 800fb1a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800fb1c:	687b      	ldr	r3, [r7, #4]
 800fb1e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800fb20:	2220      	movs	r2, #32
 800fb22:	409a      	lsls	r2, r3
 800fb24:	68fb      	ldr	r3, [r7, #12]
 800fb26:	4013      	ands	r3, r2
 800fb28:	2b00      	cmp	r3, #0
 800fb2a:	f000 808f 	beq.w	800fc4c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800fb2e:	687b      	ldr	r3, [r7, #4]
 800fb30:	681b      	ldr	r3, [r3, #0]
 800fb32:	681b      	ldr	r3, [r3, #0]
 800fb34:	f003 0310 	and.w	r3, r3, #16
 800fb38:	2b00      	cmp	r3, #0
 800fb3a:	f000 8087 	beq.w	800fc4c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800fb3e:	687b      	ldr	r3, [r7, #4]
 800fb40:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800fb42:	2220      	movs	r2, #32
 800fb44:	409a      	lsls	r2, r3
 800fb46:	693b      	ldr	r3, [r7, #16]
 800fb48:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800fb4a:	687b      	ldr	r3, [r7, #4]
 800fb4c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800fb50:	b2db      	uxtb	r3, r3
 800fb52:	2b05      	cmp	r3, #5
 800fb54:	d136      	bne.n	800fbc4 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800fb56:	687b      	ldr	r3, [r7, #4]
 800fb58:	681b      	ldr	r3, [r3, #0]
 800fb5a:	681a      	ldr	r2, [r3, #0]
 800fb5c:	687b      	ldr	r3, [r7, #4]
 800fb5e:	681b      	ldr	r3, [r3, #0]
 800fb60:	f022 0216 	bic.w	r2, r2, #22
 800fb64:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800fb66:	687b      	ldr	r3, [r7, #4]
 800fb68:	681b      	ldr	r3, [r3, #0]
 800fb6a:	695a      	ldr	r2, [r3, #20]
 800fb6c:	687b      	ldr	r3, [r7, #4]
 800fb6e:	681b      	ldr	r3, [r3, #0]
 800fb70:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800fb74:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800fb76:	687b      	ldr	r3, [r7, #4]
 800fb78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fb7a:	2b00      	cmp	r3, #0
 800fb7c:	d103      	bne.n	800fb86 <HAL_DMA_IRQHandler+0x1da>
 800fb7e:	687b      	ldr	r3, [r7, #4]
 800fb80:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800fb82:	2b00      	cmp	r3, #0
 800fb84:	d007      	beq.n	800fb96 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800fb86:	687b      	ldr	r3, [r7, #4]
 800fb88:	681b      	ldr	r3, [r3, #0]
 800fb8a:	681a      	ldr	r2, [r3, #0]
 800fb8c:	687b      	ldr	r3, [r7, #4]
 800fb8e:	681b      	ldr	r3, [r3, #0]
 800fb90:	f022 0208 	bic.w	r2, r2, #8
 800fb94:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800fb96:	687b      	ldr	r3, [r7, #4]
 800fb98:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800fb9a:	223f      	movs	r2, #63	@ 0x3f
 800fb9c:	409a      	lsls	r2, r3
 800fb9e:	693b      	ldr	r3, [r7, #16]
 800fba0:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800fba2:	687b      	ldr	r3, [r7, #4]
 800fba4:	2201      	movs	r2, #1
 800fba6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800fbaa:	687b      	ldr	r3, [r7, #4]
 800fbac:	2200      	movs	r2, #0
 800fbae:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 800fbb2:	687b      	ldr	r3, [r7, #4]
 800fbb4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800fbb6:	2b00      	cmp	r3, #0
 800fbb8:	d07e      	beq.n	800fcb8 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800fbba:	687b      	ldr	r3, [r7, #4]
 800fbbc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800fbbe:	6878      	ldr	r0, [r7, #4]
 800fbc0:	4798      	blx	r3
        }
        return;
 800fbc2:	e079      	b.n	800fcb8 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800fbc4:	687b      	ldr	r3, [r7, #4]
 800fbc6:	681b      	ldr	r3, [r3, #0]
 800fbc8:	681b      	ldr	r3, [r3, #0]
 800fbca:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800fbce:	2b00      	cmp	r3, #0
 800fbd0:	d01d      	beq.n	800fc0e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800fbd2:	687b      	ldr	r3, [r7, #4]
 800fbd4:	681b      	ldr	r3, [r3, #0]
 800fbd6:	681b      	ldr	r3, [r3, #0]
 800fbd8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800fbdc:	2b00      	cmp	r3, #0
 800fbde:	d10d      	bne.n	800fbfc <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800fbe0:	687b      	ldr	r3, [r7, #4]
 800fbe2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800fbe4:	2b00      	cmp	r3, #0
 800fbe6:	d031      	beq.n	800fc4c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800fbe8:	687b      	ldr	r3, [r7, #4]
 800fbea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800fbec:	6878      	ldr	r0, [r7, #4]
 800fbee:	4798      	blx	r3
 800fbf0:	e02c      	b.n	800fc4c <HAL_DMA_IRQHandler+0x2a0>
 800fbf2:	bf00      	nop
 800fbf4:	20000000 	.word	0x20000000
 800fbf8:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800fbfc:	687b      	ldr	r3, [r7, #4]
 800fbfe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800fc00:	2b00      	cmp	r3, #0
 800fc02:	d023      	beq.n	800fc4c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800fc04:	687b      	ldr	r3, [r7, #4]
 800fc06:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800fc08:	6878      	ldr	r0, [r7, #4]
 800fc0a:	4798      	blx	r3
 800fc0c:	e01e      	b.n	800fc4c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800fc0e:	687b      	ldr	r3, [r7, #4]
 800fc10:	681b      	ldr	r3, [r3, #0]
 800fc12:	681b      	ldr	r3, [r3, #0]
 800fc14:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800fc18:	2b00      	cmp	r3, #0
 800fc1a:	d10f      	bne.n	800fc3c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800fc1c:	687b      	ldr	r3, [r7, #4]
 800fc1e:	681b      	ldr	r3, [r3, #0]
 800fc20:	681a      	ldr	r2, [r3, #0]
 800fc22:	687b      	ldr	r3, [r7, #4]
 800fc24:	681b      	ldr	r3, [r3, #0]
 800fc26:	f022 0210 	bic.w	r2, r2, #16
 800fc2a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800fc2c:	687b      	ldr	r3, [r7, #4]
 800fc2e:	2201      	movs	r2, #1
 800fc30:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800fc34:	687b      	ldr	r3, [r7, #4]
 800fc36:	2200      	movs	r2, #0
 800fc38:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800fc3c:	687b      	ldr	r3, [r7, #4]
 800fc3e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800fc40:	2b00      	cmp	r3, #0
 800fc42:	d003      	beq.n	800fc4c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800fc44:	687b      	ldr	r3, [r7, #4]
 800fc46:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800fc48:	6878      	ldr	r0, [r7, #4]
 800fc4a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800fc4c:	687b      	ldr	r3, [r7, #4]
 800fc4e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800fc50:	2b00      	cmp	r3, #0
 800fc52:	d032      	beq.n	800fcba <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800fc54:	687b      	ldr	r3, [r7, #4]
 800fc56:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800fc58:	f003 0301 	and.w	r3, r3, #1
 800fc5c:	2b00      	cmp	r3, #0
 800fc5e:	d022      	beq.n	800fca6 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800fc60:	687b      	ldr	r3, [r7, #4]
 800fc62:	2205      	movs	r2, #5
 800fc64:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800fc68:	687b      	ldr	r3, [r7, #4]
 800fc6a:	681b      	ldr	r3, [r3, #0]
 800fc6c:	681a      	ldr	r2, [r3, #0]
 800fc6e:	687b      	ldr	r3, [r7, #4]
 800fc70:	681b      	ldr	r3, [r3, #0]
 800fc72:	f022 0201 	bic.w	r2, r2, #1
 800fc76:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800fc78:	68bb      	ldr	r3, [r7, #8]
 800fc7a:	3301      	adds	r3, #1
 800fc7c:	60bb      	str	r3, [r7, #8]
 800fc7e:	697a      	ldr	r2, [r7, #20]
 800fc80:	429a      	cmp	r2, r3
 800fc82:	d307      	bcc.n	800fc94 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800fc84:	687b      	ldr	r3, [r7, #4]
 800fc86:	681b      	ldr	r3, [r3, #0]
 800fc88:	681b      	ldr	r3, [r3, #0]
 800fc8a:	f003 0301 	and.w	r3, r3, #1
 800fc8e:	2b00      	cmp	r3, #0
 800fc90:	d1f2      	bne.n	800fc78 <HAL_DMA_IRQHandler+0x2cc>
 800fc92:	e000      	b.n	800fc96 <HAL_DMA_IRQHandler+0x2ea>
          break;
 800fc94:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800fc96:	687b      	ldr	r3, [r7, #4]
 800fc98:	2201      	movs	r2, #1
 800fc9a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800fc9e:	687b      	ldr	r3, [r7, #4]
 800fca0:	2200      	movs	r2, #0
 800fca2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800fca6:	687b      	ldr	r3, [r7, #4]
 800fca8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800fcaa:	2b00      	cmp	r3, #0
 800fcac:	d005      	beq.n	800fcba <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800fcae:	687b      	ldr	r3, [r7, #4]
 800fcb0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800fcb2:	6878      	ldr	r0, [r7, #4]
 800fcb4:	4798      	blx	r3
 800fcb6:	e000      	b.n	800fcba <HAL_DMA_IRQHandler+0x30e>
        return;
 800fcb8:	bf00      	nop
    }
  }
}
 800fcba:	3718      	adds	r7, #24
 800fcbc:	46bd      	mov	sp, r7
 800fcbe:	bd80      	pop	{r7, pc}

0800fcc0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800fcc0:	b480      	push	{r7}
 800fcc2:	b085      	sub	sp, #20
 800fcc4:	af00      	add	r7, sp, #0
 800fcc6:	60f8      	str	r0, [r7, #12]
 800fcc8:	60b9      	str	r1, [r7, #8]
 800fcca:	607a      	str	r2, [r7, #4]
 800fccc:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800fcce:	68fb      	ldr	r3, [r7, #12]
 800fcd0:	681b      	ldr	r3, [r3, #0]
 800fcd2:	681a      	ldr	r2, [r3, #0]
 800fcd4:	68fb      	ldr	r3, [r7, #12]
 800fcd6:	681b      	ldr	r3, [r3, #0]
 800fcd8:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800fcdc:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800fcde:	68fb      	ldr	r3, [r7, #12]
 800fce0:	681b      	ldr	r3, [r3, #0]
 800fce2:	683a      	ldr	r2, [r7, #0]
 800fce4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800fce6:	68fb      	ldr	r3, [r7, #12]
 800fce8:	689b      	ldr	r3, [r3, #8]
 800fcea:	2b40      	cmp	r3, #64	@ 0x40
 800fcec:	d108      	bne.n	800fd00 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800fcee:	68fb      	ldr	r3, [r7, #12]
 800fcf0:	681b      	ldr	r3, [r3, #0]
 800fcf2:	687a      	ldr	r2, [r7, #4]
 800fcf4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800fcf6:	68fb      	ldr	r3, [r7, #12]
 800fcf8:	681b      	ldr	r3, [r3, #0]
 800fcfa:	68ba      	ldr	r2, [r7, #8]
 800fcfc:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800fcfe:	e007      	b.n	800fd10 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800fd00:	68fb      	ldr	r3, [r7, #12]
 800fd02:	681b      	ldr	r3, [r3, #0]
 800fd04:	68ba      	ldr	r2, [r7, #8]
 800fd06:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800fd08:	68fb      	ldr	r3, [r7, #12]
 800fd0a:	681b      	ldr	r3, [r3, #0]
 800fd0c:	687a      	ldr	r2, [r7, #4]
 800fd0e:	60da      	str	r2, [r3, #12]
}
 800fd10:	bf00      	nop
 800fd12:	3714      	adds	r7, #20
 800fd14:	46bd      	mov	sp, r7
 800fd16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd1a:	4770      	bx	lr

0800fd1c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800fd1c:	b480      	push	{r7}
 800fd1e:	b085      	sub	sp, #20
 800fd20:	af00      	add	r7, sp, #0
 800fd22:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800fd24:	687b      	ldr	r3, [r7, #4]
 800fd26:	681b      	ldr	r3, [r3, #0]
 800fd28:	b2db      	uxtb	r3, r3
 800fd2a:	3b10      	subs	r3, #16
 800fd2c:	4a14      	ldr	r2, [pc, #80]	@ (800fd80 <DMA_CalcBaseAndBitshift+0x64>)
 800fd2e:	fba2 2303 	umull	r2, r3, r2, r3
 800fd32:	091b      	lsrs	r3, r3, #4
 800fd34:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800fd36:	4a13      	ldr	r2, [pc, #76]	@ (800fd84 <DMA_CalcBaseAndBitshift+0x68>)
 800fd38:	68fb      	ldr	r3, [r7, #12]
 800fd3a:	4413      	add	r3, r2
 800fd3c:	781b      	ldrb	r3, [r3, #0]
 800fd3e:	461a      	mov	r2, r3
 800fd40:	687b      	ldr	r3, [r7, #4]
 800fd42:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 800fd44:	68fb      	ldr	r3, [r7, #12]
 800fd46:	2b03      	cmp	r3, #3
 800fd48:	d909      	bls.n	800fd5e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800fd4a:	687b      	ldr	r3, [r7, #4]
 800fd4c:	681b      	ldr	r3, [r3, #0]
 800fd4e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800fd52:	f023 0303 	bic.w	r3, r3, #3
 800fd56:	1d1a      	adds	r2, r3, #4
 800fd58:	687b      	ldr	r3, [r7, #4]
 800fd5a:	659a      	str	r2, [r3, #88]	@ 0x58
 800fd5c:	e007      	b.n	800fd6e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800fd5e:	687b      	ldr	r3, [r7, #4]
 800fd60:	681b      	ldr	r3, [r3, #0]
 800fd62:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800fd66:	f023 0303 	bic.w	r3, r3, #3
 800fd6a:	687a      	ldr	r2, [r7, #4]
 800fd6c:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 800fd6e:	687b      	ldr	r3, [r7, #4]
 800fd70:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800fd72:	4618      	mov	r0, r3
 800fd74:	3714      	adds	r7, #20
 800fd76:	46bd      	mov	sp, r7
 800fd78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd7c:	4770      	bx	lr
 800fd7e:	bf00      	nop
 800fd80:	aaaaaaab 	.word	0xaaaaaaab
 800fd84:	0801e89c 	.word	0x0801e89c

0800fd88 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800fd88:	b480      	push	{r7}
 800fd8a:	b085      	sub	sp, #20
 800fd8c:	af00      	add	r7, sp, #0
 800fd8e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800fd90:	2300      	movs	r3, #0
 800fd92:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800fd94:	687b      	ldr	r3, [r7, #4]
 800fd96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fd98:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800fd9a:	687b      	ldr	r3, [r7, #4]
 800fd9c:	699b      	ldr	r3, [r3, #24]
 800fd9e:	2b00      	cmp	r3, #0
 800fda0:	d11f      	bne.n	800fde2 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800fda2:	68bb      	ldr	r3, [r7, #8]
 800fda4:	2b03      	cmp	r3, #3
 800fda6:	d856      	bhi.n	800fe56 <DMA_CheckFifoParam+0xce>
 800fda8:	a201      	add	r2, pc, #4	@ (adr r2, 800fdb0 <DMA_CheckFifoParam+0x28>)
 800fdaa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fdae:	bf00      	nop
 800fdb0:	0800fdc1 	.word	0x0800fdc1
 800fdb4:	0800fdd3 	.word	0x0800fdd3
 800fdb8:	0800fdc1 	.word	0x0800fdc1
 800fdbc:	0800fe57 	.word	0x0800fe57
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800fdc0:	687b      	ldr	r3, [r7, #4]
 800fdc2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fdc4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800fdc8:	2b00      	cmp	r3, #0
 800fdca:	d046      	beq.n	800fe5a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 800fdcc:	2301      	movs	r3, #1
 800fdce:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800fdd0:	e043      	b.n	800fe5a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800fdd2:	687b      	ldr	r3, [r7, #4]
 800fdd4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fdd6:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800fdda:	d140      	bne.n	800fe5e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800fddc:	2301      	movs	r3, #1
 800fdde:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800fde0:	e03d      	b.n	800fe5e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800fde2:	687b      	ldr	r3, [r7, #4]
 800fde4:	699b      	ldr	r3, [r3, #24]
 800fde6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800fdea:	d121      	bne.n	800fe30 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800fdec:	68bb      	ldr	r3, [r7, #8]
 800fdee:	2b03      	cmp	r3, #3
 800fdf0:	d837      	bhi.n	800fe62 <DMA_CheckFifoParam+0xda>
 800fdf2:	a201      	add	r2, pc, #4	@ (adr r2, 800fdf8 <DMA_CheckFifoParam+0x70>)
 800fdf4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fdf8:	0800fe09 	.word	0x0800fe09
 800fdfc:	0800fe0f 	.word	0x0800fe0f
 800fe00:	0800fe09 	.word	0x0800fe09
 800fe04:	0800fe21 	.word	0x0800fe21
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800fe08:	2301      	movs	r3, #1
 800fe0a:	73fb      	strb	r3, [r7, #15]
      break;
 800fe0c:	e030      	b.n	800fe70 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800fe0e:	687b      	ldr	r3, [r7, #4]
 800fe10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fe12:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800fe16:	2b00      	cmp	r3, #0
 800fe18:	d025      	beq.n	800fe66 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800fe1a:	2301      	movs	r3, #1
 800fe1c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800fe1e:	e022      	b.n	800fe66 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800fe20:	687b      	ldr	r3, [r7, #4]
 800fe22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fe24:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800fe28:	d11f      	bne.n	800fe6a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800fe2a:	2301      	movs	r3, #1
 800fe2c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800fe2e:	e01c      	b.n	800fe6a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800fe30:	68bb      	ldr	r3, [r7, #8]
 800fe32:	2b02      	cmp	r3, #2
 800fe34:	d903      	bls.n	800fe3e <DMA_CheckFifoParam+0xb6>
 800fe36:	68bb      	ldr	r3, [r7, #8]
 800fe38:	2b03      	cmp	r3, #3
 800fe3a:	d003      	beq.n	800fe44 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800fe3c:	e018      	b.n	800fe70 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800fe3e:	2301      	movs	r3, #1
 800fe40:	73fb      	strb	r3, [r7, #15]
      break;
 800fe42:	e015      	b.n	800fe70 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800fe44:	687b      	ldr	r3, [r7, #4]
 800fe46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fe48:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800fe4c:	2b00      	cmp	r3, #0
 800fe4e:	d00e      	beq.n	800fe6e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800fe50:	2301      	movs	r3, #1
 800fe52:	73fb      	strb	r3, [r7, #15]
      break;
 800fe54:	e00b      	b.n	800fe6e <DMA_CheckFifoParam+0xe6>
      break;
 800fe56:	bf00      	nop
 800fe58:	e00a      	b.n	800fe70 <DMA_CheckFifoParam+0xe8>
      break;
 800fe5a:	bf00      	nop
 800fe5c:	e008      	b.n	800fe70 <DMA_CheckFifoParam+0xe8>
      break;
 800fe5e:	bf00      	nop
 800fe60:	e006      	b.n	800fe70 <DMA_CheckFifoParam+0xe8>
      break;
 800fe62:	bf00      	nop
 800fe64:	e004      	b.n	800fe70 <DMA_CheckFifoParam+0xe8>
      break;
 800fe66:	bf00      	nop
 800fe68:	e002      	b.n	800fe70 <DMA_CheckFifoParam+0xe8>
      break;   
 800fe6a:	bf00      	nop
 800fe6c:	e000      	b.n	800fe70 <DMA_CheckFifoParam+0xe8>
      break;
 800fe6e:	bf00      	nop
    }
  } 
  
  return status; 
 800fe70:	7bfb      	ldrb	r3, [r7, #15]
}
 800fe72:	4618      	mov	r0, r3
 800fe74:	3714      	adds	r7, #20
 800fe76:	46bd      	mov	sp, r7
 800fe78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe7c:	4770      	bx	lr
 800fe7e:	bf00      	nop

0800fe80 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800fe80:	b480      	push	{r7}
 800fe82:	b089      	sub	sp, #36	@ 0x24
 800fe84:	af00      	add	r7, sp, #0
 800fe86:	6078      	str	r0, [r7, #4]
 800fe88:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800fe8a:	2300      	movs	r3, #0
 800fe8c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800fe8e:	2300      	movs	r3, #0
 800fe90:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800fe92:	2300      	movs	r3, #0
 800fe94:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800fe96:	2300      	movs	r3, #0
 800fe98:	61fb      	str	r3, [r7, #28]
 800fe9a:	e165      	b.n	8010168 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800fe9c:	2201      	movs	r2, #1
 800fe9e:	69fb      	ldr	r3, [r7, #28]
 800fea0:	fa02 f303 	lsl.w	r3, r2, r3
 800fea4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800fea6:	683b      	ldr	r3, [r7, #0]
 800fea8:	681b      	ldr	r3, [r3, #0]
 800feaa:	697a      	ldr	r2, [r7, #20]
 800feac:	4013      	ands	r3, r2
 800feae:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800feb0:	693a      	ldr	r2, [r7, #16]
 800feb2:	697b      	ldr	r3, [r7, #20]
 800feb4:	429a      	cmp	r2, r3
 800feb6:	f040 8154 	bne.w	8010162 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800feba:	683b      	ldr	r3, [r7, #0]
 800febc:	685b      	ldr	r3, [r3, #4]
 800febe:	f003 0303 	and.w	r3, r3, #3
 800fec2:	2b01      	cmp	r3, #1
 800fec4:	d005      	beq.n	800fed2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800fec6:	683b      	ldr	r3, [r7, #0]
 800fec8:	685b      	ldr	r3, [r3, #4]
 800feca:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800fece:	2b02      	cmp	r3, #2
 800fed0:	d130      	bne.n	800ff34 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800fed2:	687b      	ldr	r3, [r7, #4]
 800fed4:	689b      	ldr	r3, [r3, #8]
 800fed6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800fed8:	69fb      	ldr	r3, [r7, #28]
 800feda:	005b      	lsls	r3, r3, #1
 800fedc:	2203      	movs	r2, #3
 800fede:	fa02 f303 	lsl.w	r3, r2, r3
 800fee2:	43db      	mvns	r3, r3
 800fee4:	69ba      	ldr	r2, [r7, #24]
 800fee6:	4013      	ands	r3, r2
 800fee8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800feea:	683b      	ldr	r3, [r7, #0]
 800feec:	68da      	ldr	r2, [r3, #12]
 800feee:	69fb      	ldr	r3, [r7, #28]
 800fef0:	005b      	lsls	r3, r3, #1
 800fef2:	fa02 f303 	lsl.w	r3, r2, r3
 800fef6:	69ba      	ldr	r2, [r7, #24]
 800fef8:	4313      	orrs	r3, r2
 800fefa:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800fefc:	687b      	ldr	r3, [r7, #4]
 800fefe:	69ba      	ldr	r2, [r7, #24]
 800ff00:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800ff02:	687b      	ldr	r3, [r7, #4]
 800ff04:	685b      	ldr	r3, [r3, #4]
 800ff06:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800ff08:	2201      	movs	r2, #1
 800ff0a:	69fb      	ldr	r3, [r7, #28]
 800ff0c:	fa02 f303 	lsl.w	r3, r2, r3
 800ff10:	43db      	mvns	r3, r3
 800ff12:	69ba      	ldr	r2, [r7, #24]
 800ff14:	4013      	ands	r3, r2
 800ff16:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800ff18:	683b      	ldr	r3, [r7, #0]
 800ff1a:	685b      	ldr	r3, [r3, #4]
 800ff1c:	091b      	lsrs	r3, r3, #4
 800ff1e:	f003 0201 	and.w	r2, r3, #1
 800ff22:	69fb      	ldr	r3, [r7, #28]
 800ff24:	fa02 f303 	lsl.w	r3, r2, r3
 800ff28:	69ba      	ldr	r2, [r7, #24]
 800ff2a:	4313      	orrs	r3, r2
 800ff2c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800ff2e:	687b      	ldr	r3, [r7, #4]
 800ff30:	69ba      	ldr	r2, [r7, #24]
 800ff32:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800ff34:	683b      	ldr	r3, [r7, #0]
 800ff36:	685b      	ldr	r3, [r3, #4]
 800ff38:	f003 0303 	and.w	r3, r3, #3
 800ff3c:	2b03      	cmp	r3, #3
 800ff3e:	d017      	beq.n	800ff70 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800ff40:	687b      	ldr	r3, [r7, #4]
 800ff42:	68db      	ldr	r3, [r3, #12]
 800ff44:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800ff46:	69fb      	ldr	r3, [r7, #28]
 800ff48:	005b      	lsls	r3, r3, #1
 800ff4a:	2203      	movs	r2, #3
 800ff4c:	fa02 f303 	lsl.w	r3, r2, r3
 800ff50:	43db      	mvns	r3, r3
 800ff52:	69ba      	ldr	r2, [r7, #24]
 800ff54:	4013      	ands	r3, r2
 800ff56:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800ff58:	683b      	ldr	r3, [r7, #0]
 800ff5a:	689a      	ldr	r2, [r3, #8]
 800ff5c:	69fb      	ldr	r3, [r7, #28]
 800ff5e:	005b      	lsls	r3, r3, #1
 800ff60:	fa02 f303 	lsl.w	r3, r2, r3
 800ff64:	69ba      	ldr	r2, [r7, #24]
 800ff66:	4313      	orrs	r3, r2
 800ff68:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800ff6a:	687b      	ldr	r3, [r7, #4]
 800ff6c:	69ba      	ldr	r2, [r7, #24]
 800ff6e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800ff70:	683b      	ldr	r3, [r7, #0]
 800ff72:	685b      	ldr	r3, [r3, #4]
 800ff74:	f003 0303 	and.w	r3, r3, #3
 800ff78:	2b02      	cmp	r3, #2
 800ff7a:	d123      	bne.n	800ffc4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800ff7c:	69fb      	ldr	r3, [r7, #28]
 800ff7e:	08da      	lsrs	r2, r3, #3
 800ff80:	687b      	ldr	r3, [r7, #4]
 800ff82:	3208      	adds	r2, #8
 800ff84:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ff88:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800ff8a:	69fb      	ldr	r3, [r7, #28]
 800ff8c:	f003 0307 	and.w	r3, r3, #7
 800ff90:	009b      	lsls	r3, r3, #2
 800ff92:	220f      	movs	r2, #15
 800ff94:	fa02 f303 	lsl.w	r3, r2, r3
 800ff98:	43db      	mvns	r3, r3
 800ff9a:	69ba      	ldr	r2, [r7, #24]
 800ff9c:	4013      	ands	r3, r2
 800ff9e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800ffa0:	683b      	ldr	r3, [r7, #0]
 800ffa2:	691a      	ldr	r2, [r3, #16]
 800ffa4:	69fb      	ldr	r3, [r7, #28]
 800ffa6:	f003 0307 	and.w	r3, r3, #7
 800ffaa:	009b      	lsls	r3, r3, #2
 800ffac:	fa02 f303 	lsl.w	r3, r2, r3
 800ffb0:	69ba      	ldr	r2, [r7, #24]
 800ffb2:	4313      	orrs	r3, r2
 800ffb4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800ffb6:	69fb      	ldr	r3, [r7, #28]
 800ffb8:	08da      	lsrs	r2, r3, #3
 800ffba:	687b      	ldr	r3, [r7, #4]
 800ffbc:	3208      	adds	r2, #8
 800ffbe:	69b9      	ldr	r1, [r7, #24]
 800ffc0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800ffc4:	687b      	ldr	r3, [r7, #4]
 800ffc6:	681b      	ldr	r3, [r3, #0]
 800ffc8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800ffca:	69fb      	ldr	r3, [r7, #28]
 800ffcc:	005b      	lsls	r3, r3, #1
 800ffce:	2203      	movs	r2, #3
 800ffd0:	fa02 f303 	lsl.w	r3, r2, r3
 800ffd4:	43db      	mvns	r3, r3
 800ffd6:	69ba      	ldr	r2, [r7, #24]
 800ffd8:	4013      	ands	r3, r2
 800ffda:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800ffdc:	683b      	ldr	r3, [r7, #0]
 800ffde:	685b      	ldr	r3, [r3, #4]
 800ffe0:	f003 0203 	and.w	r2, r3, #3
 800ffe4:	69fb      	ldr	r3, [r7, #28]
 800ffe6:	005b      	lsls	r3, r3, #1
 800ffe8:	fa02 f303 	lsl.w	r3, r2, r3
 800ffec:	69ba      	ldr	r2, [r7, #24]
 800ffee:	4313      	orrs	r3, r2
 800fff0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800fff2:	687b      	ldr	r3, [r7, #4]
 800fff4:	69ba      	ldr	r2, [r7, #24]
 800fff6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800fff8:	683b      	ldr	r3, [r7, #0]
 800fffa:	685b      	ldr	r3, [r3, #4]
 800fffc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8010000:	2b00      	cmp	r3, #0
 8010002:	f000 80ae 	beq.w	8010162 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8010006:	2300      	movs	r3, #0
 8010008:	60fb      	str	r3, [r7, #12]
 801000a:	4b5d      	ldr	r3, [pc, #372]	@ (8010180 <HAL_GPIO_Init+0x300>)
 801000c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801000e:	4a5c      	ldr	r2, [pc, #368]	@ (8010180 <HAL_GPIO_Init+0x300>)
 8010010:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8010014:	6453      	str	r3, [r2, #68]	@ 0x44
 8010016:	4b5a      	ldr	r3, [pc, #360]	@ (8010180 <HAL_GPIO_Init+0x300>)
 8010018:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801001a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 801001e:	60fb      	str	r3, [r7, #12]
 8010020:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8010022:	4a58      	ldr	r2, [pc, #352]	@ (8010184 <HAL_GPIO_Init+0x304>)
 8010024:	69fb      	ldr	r3, [r7, #28]
 8010026:	089b      	lsrs	r3, r3, #2
 8010028:	3302      	adds	r3, #2
 801002a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801002e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8010030:	69fb      	ldr	r3, [r7, #28]
 8010032:	f003 0303 	and.w	r3, r3, #3
 8010036:	009b      	lsls	r3, r3, #2
 8010038:	220f      	movs	r2, #15
 801003a:	fa02 f303 	lsl.w	r3, r2, r3
 801003e:	43db      	mvns	r3, r3
 8010040:	69ba      	ldr	r2, [r7, #24]
 8010042:	4013      	ands	r3, r2
 8010044:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8010046:	687b      	ldr	r3, [r7, #4]
 8010048:	4a4f      	ldr	r2, [pc, #316]	@ (8010188 <HAL_GPIO_Init+0x308>)
 801004a:	4293      	cmp	r3, r2
 801004c:	d025      	beq.n	801009a <HAL_GPIO_Init+0x21a>
 801004e:	687b      	ldr	r3, [r7, #4]
 8010050:	4a4e      	ldr	r2, [pc, #312]	@ (801018c <HAL_GPIO_Init+0x30c>)
 8010052:	4293      	cmp	r3, r2
 8010054:	d01f      	beq.n	8010096 <HAL_GPIO_Init+0x216>
 8010056:	687b      	ldr	r3, [r7, #4]
 8010058:	4a4d      	ldr	r2, [pc, #308]	@ (8010190 <HAL_GPIO_Init+0x310>)
 801005a:	4293      	cmp	r3, r2
 801005c:	d019      	beq.n	8010092 <HAL_GPIO_Init+0x212>
 801005e:	687b      	ldr	r3, [r7, #4]
 8010060:	4a4c      	ldr	r2, [pc, #304]	@ (8010194 <HAL_GPIO_Init+0x314>)
 8010062:	4293      	cmp	r3, r2
 8010064:	d013      	beq.n	801008e <HAL_GPIO_Init+0x20e>
 8010066:	687b      	ldr	r3, [r7, #4]
 8010068:	4a4b      	ldr	r2, [pc, #300]	@ (8010198 <HAL_GPIO_Init+0x318>)
 801006a:	4293      	cmp	r3, r2
 801006c:	d00d      	beq.n	801008a <HAL_GPIO_Init+0x20a>
 801006e:	687b      	ldr	r3, [r7, #4]
 8010070:	4a4a      	ldr	r2, [pc, #296]	@ (801019c <HAL_GPIO_Init+0x31c>)
 8010072:	4293      	cmp	r3, r2
 8010074:	d007      	beq.n	8010086 <HAL_GPIO_Init+0x206>
 8010076:	687b      	ldr	r3, [r7, #4]
 8010078:	4a49      	ldr	r2, [pc, #292]	@ (80101a0 <HAL_GPIO_Init+0x320>)
 801007a:	4293      	cmp	r3, r2
 801007c:	d101      	bne.n	8010082 <HAL_GPIO_Init+0x202>
 801007e:	2306      	movs	r3, #6
 8010080:	e00c      	b.n	801009c <HAL_GPIO_Init+0x21c>
 8010082:	2307      	movs	r3, #7
 8010084:	e00a      	b.n	801009c <HAL_GPIO_Init+0x21c>
 8010086:	2305      	movs	r3, #5
 8010088:	e008      	b.n	801009c <HAL_GPIO_Init+0x21c>
 801008a:	2304      	movs	r3, #4
 801008c:	e006      	b.n	801009c <HAL_GPIO_Init+0x21c>
 801008e:	2303      	movs	r3, #3
 8010090:	e004      	b.n	801009c <HAL_GPIO_Init+0x21c>
 8010092:	2302      	movs	r3, #2
 8010094:	e002      	b.n	801009c <HAL_GPIO_Init+0x21c>
 8010096:	2301      	movs	r3, #1
 8010098:	e000      	b.n	801009c <HAL_GPIO_Init+0x21c>
 801009a:	2300      	movs	r3, #0
 801009c:	69fa      	ldr	r2, [r7, #28]
 801009e:	f002 0203 	and.w	r2, r2, #3
 80100a2:	0092      	lsls	r2, r2, #2
 80100a4:	4093      	lsls	r3, r2
 80100a6:	69ba      	ldr	r2, [r7, #24]
 80100a8:	4313      	orrs	r3, r2
 80100aa:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80100ac:	4935      	ldr	r1, [pc, #212]	@ (8010184 <HAL_GPIO_Init+0x304>)
 80100ae:	69fb      	ldr	r3, [r7, #28]
 80100b0:	089b      	lsrs	r3, r3, #2
 80100b2:	3302      	adds	r3, #2
 80100b4:	69ba      	ldr	r2, [r7, #24]
 80100b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80100ba:	4b3a      	ldr	r3, [pc, #232]	@ (80101a4 <HAL_GPIO_Init+0x324>)
 80100bc:	689b      	ldr	r3, [r3, #8]
 80100be:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80100c0:	693b      	ldr	r3, [r7, #16]
 80100c2:	43db      	mvns	r3, r3
 80100c4:	69ba      	ldr	r2, [r7, #24]
 80100c6:	4013      	ands	r3, r2
 80100c8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80100ca:	683b      	ldr	r3, [r7, #0]
 80100cc:	685b      	ldr	r3, [r3, #4]
 80100ce:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80100d2:	2b00      	cmp	r3, #0
 80100d4:	d003      	beq.n	80100de <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80100d6:	69ba      	ldr	r2, [r7, #24]
 80100d8:	693b      	ldr	r3, [r7, #16]
 80100da:	4313      	orrs	r3, r2
 80100dc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80100de:	4a31      	ldr	r2, [pc, #196]	@ (80101a4 <HAL_GPIO_Init+0x324>)
 80100e0:	69bb      	ldr	r3, [r7, #24]
 80100e2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80100e4:	4b2f      	ldr	r3, [pc, #188]	@ (80101a4 <HAL_GPIO_Init+0x324>)
 80100e6:	68db      	ldr	r3, [r3, #12]
 80100e8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80100ea:	693b      	ldr	r3, [r7, #16]
 80100ec:	43db      	mvns	r3, r3
 80100ee:	69ba      	ldr	r2, [r7, #24]
 80100f0:	4013      	ands	r3, r2
 80100f2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80100f4:	683b      	ldr	r3, [r7, #0]
 80100f6:	685b      	ldr	r3, [r3, #4]
 80100f8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80100fc:	2b00      	cmp	r3, #0
 80100fe:	d003      	beq.n	8010108 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8010100:	69ba      	ldr	r2, [r7, #24]
 8010102:	693b      	ldr	r3, [r7, #16]
 8010104:	4313      	orrs	r3, r2
 8010106:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8010108:	4a26      	ldr	r2, [pc, #152]	@ (80101a4 <HAL_GPIO_Init+0x324>)
 801010a:	69bb      	ldr	r3, [r7, #24]
 801010c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 801010e:	4b25      	ldr	r3, [pc, #148]	@ (80101a4 <HAL_GPIO_Init+0x324>)
 8010110:	685b      	ldr	r3, [r3, #4]
 8010112:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8010114:	693b      	ldr	r3, [r7, #16]
 8010116:	43db      	mvns	r3, r3
 8010118:	69ba      	ldr	r2, [r7, #24]
 801011a:	4013      	ands	r3, r2
 801011c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 801011e:	683b      	ldr	r3, [r7, #0]
 8010120:	685b      	ldr	r3, [r3, #4]
 8010122:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8010126:	2b00      	cmp	r3, #0
 8010128:	d003      	beq.n	8010132 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 801012a:	69ba      	ldr	r2, [r7, #24]
 801012c:	693b      	ldr	r3, [r7, #16]
 801012e:	4313      	orrs	r3, r2
 8010130:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8010132:	4a1c      	ldr	r2, [pc, #112]	@ (80101a4 <HAL_GPIO_Init+0x324>)
 8010134:	69bb      	ldr	r3, [r7, #24]
 8010136:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8010138:	4b1a      	ldr	r3, [pc, #104]	@ (80101a4 <HAL_GPIO_Init+0x324>)
 801013a:	681b      	ldr	r3, [r3, #0]
 801013c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 801013e:	693b      	ldr	r3, [r7, #16]
 8010140:	43db      	mvns	r3, r3
 8010142:	69ba      	ldr	r2, [r7, #24]
 8010144:	4013      	ands	r3, r2
 8010146:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8010148:	683b      	ldr	r3, [r7, #0]
 801014a:	685b      	ldr	r3, [r3, #4]
 801014c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8010150:	2b00      	cmp	r3, #0
 8010152:	d003      	beq.n	801015c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8010154:	69ba      	ldr	r2, [r7, #24]
 8010156:	693b      	ldr	r3, [r7, #16]
 8010158:	4313      	orrs	r3, r2
 801015a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 801015c:	4a11      	ldr	r2, [pc, #68]	@ (80101a4 <HAL_GPIO_Init+0x324>)
 801015e:	69bb      	ldr	r3, [r7, #24]
 8010160:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8010162:	69fb      	ldr	r3, [r7, #28]
 8010164:	3301      	adds	r3, #1
 8010166:	61fb      	str	r3, [r7, #28]
 8010168:	69fb      	ldr	r3, [r7, #28]
 801016a:	2b0f      	cmp	r3, #15
 801016c:	f67f ae96 	bls.w	800fe9c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8010170:	bf00      	nop
 8010172:	bf00      	nop
 8010174:	3724      	adds	r7, #36	@ 0x24
 8010176:	46bd      	mov	sp, r7
 8010178:	f85d 7b04 	ldr.w	r7, [sp], #4
 801017c:	4770      	bx	lr
 801017e:	bf00      	nop
 8010180:	40023800 	.word	0x40023800
 8010184:	40013800 	.word	0x40013800
 8010188:	40020000 	.word	0x40020000
 801018c:	40020400 	.word	0x40020400
 8010190:	40020800 	.word	0x40020800
 8010194:	40020c00 	.word	0x40020c00
 8010198:	40021000 	.word	0x40021000
 801019c:	40021400 	.word	0x40021400
 80101a0:	40021800 	.word	0x40021800
 80101a4:	40013c00 	.word	0x40013c00

080101a8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80101a8:	b480      	push	{r7}
 80101aa:	b083      	sub	sp, #12
 80101ac:	af00      	add	r7, sp, #0
 80101ae:	6078      	str	r0, [r7, #4]
 80101b0:	460b      	mov	r3, r1
 80101b2:	807b      	strh	r3, [r7, #2]
 80101b4:	4613      	mov	r3, r2
 80101b6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80101b8:	787b      	ldrb	r3, [r7, #1]
 80101ba:	2b00      	cmp	r3, #0
 80101bc:	d003      	beq.n	80101c6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80101be:	887a      	ldrh	r2, [r7, #2]
 80101c0:	687b      	ldr	r3, [r7, #4]
 80101c2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80101c4:	e003      	b.n	80101ce <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80101c6:	887b      	ldrh	r3, [r7, #2]
 80101c8:	041a      	lsls	r2, r3, #16
 80101ca:	687b      	ldr	r3, [r7, #4]
 80101cc:	619a      	str	r2, [r3, #24]
}
 80101ce:	bf00      	nop
 80101d0:	370c      	adds	r7, #12
 80101d2:	46bd      	mov	sp, r7
 80101d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80101d8:	4770      	bx	lr
	...

080101dc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80101dc:	b580      	push	{r7, lr}
 80101de:	b082      	sub	sp, #8
 80101e0:	af00      	add	r7, sp, #0
 80101e2:	4603      	mov	r3, r0
 80101e4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80101e6:	4b08      	ldr	r3, [pc, #32]	@ (8010208 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80101e8:	695a      	ldr	r2, [r3, #20]
 80101ea:	88fb      	ldrh	r3, [r7, #6]
 80101ec:	4013      	ands	r3, r2
 80101ee:	2b00      	cmp	r3, #0
 80101f0:	d006      	beq.n	8010200 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80101f2:	4a05      	ldr	r2, [pc, #20]	@ (8010208 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80101f4:	88fb      	ldrh	r3, [r7, #6]
 80101f6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80101f8:	88fb      	ldrh	r3, [r7, #6]
 80101fa:	4618      	mov	r0, r3
 80101fc:	f7f2 fd6c 	bl	8002cd8 <HAL_GPIO_EXTI_Callback>
  }
}
 8010200:	bf00      	nop
 8010202:	3708      	adds	r7, #8
 8010204:	46bd      	mov	sp, r7
 8010206:	bd80      	pop	{r7, pc}
 8010208:	40013c00 	.word	0x40013c00

0801020c <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 801020c:	b580      	push	{r7, lr}
 801020e:	b082      	sub	sp, #8
 8010210:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8010212:	2300      	movs	r3, #0
 8010214:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8010216:	2300      	movs	r3, #0
 8010218:	603b      	str	r3, [r7, #0]
 801021a:	4b20      	ldr	r3, [pc, #128]	@ (801029c <HAL_PWREx_EnableOverDrive+0x90>)
 801021c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801021e:	4a1f      	ldr	r2, [pc, #124]	@ (801029c <HAL_PWREx_EnableOverDrive+0x90>)
 8010220:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8010224:	6413      	str	r3, [r2, #64]	@ 0x40
 8010226:	4b1d      	ldr	r3, [pc, #116]	@ (801029c <HAL_PWREx_EnableOverDrive+0x90>)
 8010228:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801022a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 801022e:	603b      	str	r3, [r7, #0]
 8010230:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8010232:	4b1b      	ldr	r3, [pc, #108]	@ (80102a0 <HAL_PWREx_EnableOverDrive+0x94>)
 8010234:	2201      	movs	r2, #1
 8010236:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8010238:	f7ff f972 	bl	800f520 <HAL_GetTick>
 801023c:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 801023e:	e009      	b.n	8010254 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8010240:	f7ff f96e 	bl	800f520 <HAL_GetTick>
 8010244:	4602      	mov	r2, r0
 8010246:	687b      	ldr	r3, [r7, #4]
 8010248:	1ad3      	subs	r3, r2, r3
 801024a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 801024e:	d901      	bls.n	8010254 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8010250:	2303      	movs	r3, #3
 8010252:	e01f      	b.n	8010294 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8010254:	4b13      	ldr	r3, [pc, #76]	@ (80102a4 <HAL_PWREx_EnableOverDrive+0x98>)
 8010256:	685b      	ldr	r3, [r3, #4]
 8010258:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 801025c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8010260:	d1ee      	bne.n	8010240 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8010262:	4b11      	ldr	r3, [pc, #68]	@ (80102a8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8010264:	2201      	movs	r2, #1
 8010266:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8010268:	f7ff f95a 	bl	800f520 <HAL_GetTick>
 801026c:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 801026e:	e009      	b.n	8010284 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8010270:	f7ff f956 	bl	800f520 <HAL_GetTick>
 8010274:	4602      	mov	r2, r0
 8010276:	687b      	ldr	r3, [r7, #4]
 8010278:	1ad3      	subs	r3, r2, r3
 801027a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 801027e:	d901      	bls.n	8010284 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8010280:	2303      	movs	r3, #3
 8010282:	e007      	b.n	8010294 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8010284:	4b07      	ldr	r3, [pc, #28]	@ (80102a4 <HAL_PWREx_EnableOverDrive+0x98>)
 8010286:	685b      	ldr	r3, [r3, #4]
 8010288:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 801028c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8010290:	d1ee      	bne.n	8010270 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8010292:	2300      	movs	r3, #0
}
 8010294:	4618      	mov	r0, r3
 8010296:	3708      	adds	r7, #8
 8010298:	46bd      	mov	sp, r7
 801029a:	bd80      	pop	{r7, pc}
 801029c:	40023800 	.word	0x40023800
 80102a0:	420e0040 	.word	0x420e0040
 80102a4:	40007000 	.word	0x40007000
 80102a8:	420e0044 	.word	0x420e0044

080102ac <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80102ac:	b580      	push	{r7, lr}
 80102ae:	b084      	sub	sp, #16
 80102b0:	af00      	add	r7, sp, #0
 80102b2:	6078      	str	r0, [r7, #4]
 80102b4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80102b6:	687b      	ldr	r3, [r7, #4]
 80102b8:	2b00      	cmp	r3, #0
 80102ba:	d101      	bne.n	80102c0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80102bc:	2301      	movs	r3, #1
 80102be:	e0cc      	b.n	801045a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80102c0:	4b68      	ldr	r3, [pc, #416]	@ (8010464 <HAL_RCC_ClockConfig+0x1b8>)
 80102c2:	681b      	ldr	r3, [r3, #0]
 80102c4:	f003 030f 	and.w	r3, r3, #15
 80102c8:	683a      	ldr	r2, [r7, #0]
 80102ca:	429a      	cmp	r2, r3
 80102cc:	d90c      	bls.n	80102e8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80102ce:	4b65      	ldr	r3, [pc, #404]	@ (8010464 <HAL_RCC_ClockConfig+0x1b8>)
 80102d0:	683a      	ldr	r2, [r7, #0]
 80102d2:	b2d2      	uxtb	r2, r2
 80102d4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80102d6:	4b63      	ldr	r3, [pc, #396]	@ (8010464 <HAL_RCC_ClockConfig+0x1b8>)
 80102d8:	681b      	ldr	r3, [r3, #0]
 80102da:	f003 030f 	and.w	r3, r3, #15
 80102de:	683a      	ldr	r2, [r7, #0]
 80102e0:	429a      	cmp	r2, r3
 80102e2:	d001      	beq.n	80102e8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80102e4:	2301      	movs	r3, #1
 80102e6:	e0b8      	b.n	801045a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80102e8:	687b      	ldr	r3, [r7, #4]
 80102ea:	681b      	ldr	r3, [r3, #0]
 80102ec:	f003 0302 	and.w	r3, r3, #2
 80102f0:	2b00      	cmp	r3, #0
 80102f2:	d020      	beq.n	8010336 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80102f4:	687b      	ldr	r3, [r7, #4]
 80102f6:	681b      	ldr	r3, [r3, #0]
 80102f8:	f003 0304 	and.w	r3, r3, #4
 80102fc:	2b00      	cmp	r3, #0
 80102fe:	d005      	beq.n	801030c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8010300:	4b59      	ldr	r3, [pc, #356]	@ (8010468 <HAL_RCC_ClockConfig+0x1bc>)
 8010302:	689b      	ldr	r3, [r3, #8]
 8010304:	4a58      	ldr	r2, [pc, #352]	@ (8010468 <HAL_RCC_ClockConfig+0x1bc>)
 8010306:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 801030a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 801030c:	687b      	ldr	r3, [r7, #4]
 801030e:	681b      	ldr	r3, [r3, #0]
 8010310:	f003 0308 	and.w	r3, r3, #8
 8010314:	2b00      	cmp	r3, #0
 8010316:	d005      	beq.n	8010324 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8010318:	4b53      	ldr	r3, [pc, #332]	@ (8010468 <HAL_RCC_ClockConfig+0x1bc>)
 801031a:	689b      	ldr	r3, [r3, #8]
 801031c:	4a52      	ldr	r2, [pc, #328]	@ (8010468 <HAL_RCC_ClockConfig+0x1bc>)
 801031e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8010322:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8010324:	4b50      	ldr	r3, [pc, #320]	@ (8010468 <HAL_RCC_ClockConfig+0x1bc>)
 8010326:	689b      	ldr	r3, [r3, #8]
 8010328:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 801032c:	687b      	ldr	r3, [r7, #4]
 801032e:	689b      	ldr	r3, [r3, #8]
 8010330:	494d      	ldr	r1, [pc, #308]	@ (8010468 <HAL_RCC_ClockConfig+0x1bc>)
 8010332:	4313      	orrs	r3, r2
 8010334:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8010336:	687b      	ldr	r3, [r7, #4]
 8010338:	681b      	ldr	r3, [r3, #0]
 801033a:	f003 0301 	and.w	r3, r3, #1
 801033e:	2b00      	cmp	r3, #0
 8010340:	d044      	beq.n	80103cc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8010342:	687b      	ldr	r3, [r7, #4]
 8010344:	685b      	ldr	r3, [r3, #4]
 8010346:	2b01      	cmp	r3, #1
 8010348:	d107      	bne.n	801035a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 801034a:	4b47      	ldr	r3, [pc, #284]	@ (8010468 <HAL_RCC_ClockConfig+0x1bc>)
 801034c:	681b      	ldr	r3, [r3, #0]
 801034e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8010352:	2b00      	cmp	r3, #0
 8010354:	d119      	bne.n	801038a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8010356:	2301      	movs	r3, #1
 8010358:	e07f      	b.n	801045a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 801035a:	687b      	ldr	r3, [r7, #4]
 801035c:	685b      	ldr	r3, [r3, #4]
 801035e:	2b02      	cmp	r3, #2
 8010360:	d003      	beq.n	801036a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8010362:	687b      	ldr	r3, [r7, #4]
 8010364:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8010366:	2b03      	cmp	r3, #3
 8010368:	d107      	bne.n	801037a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 801036a:	4b3f      	ldr	r3, [pc, #252]	@ (8010468 <HAL_RCC_ClockConfig+0x1bc>)
 801036c:	681b      	ldr	r3, [r3, #0]
 801036e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8010372:	2b00      	cmp	r3, #0
 8010374:	d109      	bne.n	801038a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8010376:	2301      	movs	r3, #1
 8010378:	e06f      	b.n	801045a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 801037a:	4b3b      	ldr	r3, [pc, #236]	@ (8010468 <HAL_RCC_ClockConfig+0x1bc>)
 801037c:	681b      	ldr	r3, [r3, #0]
 801037e:	f003 0302 	and.w	r3, r3, #2
 8010382:	2b00      	cmp	r3, #0
 8010384:	d101      	bne.n	801038a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8010386:	2301      	movs	r3, #1
 8010388:	e067      	b.n	801045a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 801038a:	4b37      	ldr	r3, [pc, #220]	@ (8010468 <HAL_RCC_ClockConfig+0x1bc>)
 801038c:	689b      	ldr	r3, [r3, #8]
 801038e:	f023 0203 	bic.w	r2, r3, #3
 8010392:	687b      	ldr	r3, [r7, #4]
 8010394:	685b      	ldr	r3, [r3, #4]
 8010396:	4934      	ldr	r1, [pc, #208]	@ (8010468 <HAL_RCC_ClockConfig+0x1bc>)
 8010398:	4313      	orrs	r3, r2
 801039a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 801039c:	f7ff f8c0 	bl	800f520 <HAL_GetTick>
 80103a0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80103a2:	e00a      	b.n	80103ba <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80103a4:	f7ff f8bc 	bl	800f520 <HAL_GetTick>
 80103a8:	4602      	mov	r2, r0
 80103aa:	68fb      	ldr	r3, [r7, #12]
 80103ac:	1ad3      	subs	r3, r2, r3
 80103ae:	f241 3288 	movw	r2, #5000	@ 0x1388
 80103b2:	4293      	cmp	r3, r2
 80103b4:	d901      	bls.n	80103ba <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80103b6:	2303      	movs	r3, #3
 80103b8:	e04f      	b.n	801045a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80103ba:	4b2b      	ldr	r3, [pc, #172]	@ (8010468 <HAL_RCC_ClockConfig+0x1bc>)
 80103bc:	689b      	ldr	r3, [r3, #8]
 80103be:	f003 020c 	and.w	r2, r3, #12
 80103c2:	687b      	ldr	r3, [r7, #4]
 80103c4:	685b      	ldr	r3, [r3, #4]
 80103c6:	009b      	lsls	r3, r3, #2
 80103c8:	429a      	cmp	r2, r3
 80103ca:	d1eb      	bne.n	80103a4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80103cc:	4b25      	ldr	r3, [pc, #148]	@ (8010464 <HAL_RCC_ClockConfig+0x1b8>)
 80103ce:	681b      	ldr	r3, [r3, #0]
 80103d0:	f003 030f 	and.w	r3, r3, #15
 80103d4:	683a      	ldr	r2, [r7, #0]
 80103d6:	429a      	cmp	r2, r3
 80103d8:	d20c      	bcs.n	80103f4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80103da:	4b22      	ldr	r3, [pc, #136]	@ (8010464 <HAL_RCC_ClockConfig+0x1b8>)
 80103dc:	683a      	ldr	r2, [r7, #0]
 80103de:	b2d2      	uxtb	r2, r2
 80103e0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80103e2:	4b20      	ldr	r3, [pc, #128]	@ (8010464 <HAL_RCC_ClockConfig+0x1b8>)
 80103e4:	681b      	ldr	r3, [r3, #0]
 80103e6:	f003 030f 	and.w	r3, r3, #15
 80103ea:	683a      	ldr	r2, [r7, #0]
 80103ec:	429a      	cmp	r2, r3
 80103ee:	d001      	beq.n	80103f4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80103f0:	2301      	movs	r3, #1
 80103f2:	e032      	b.n	801045a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80103f4:	687b      	ldr	r3, [r7, #4]
 80103f6:	681b      	ldr	r3, [r3, #0]
 80103f8:	f003 0304 	and.w	r3, r3, #4
 80103fc:	2b00      	cmp	r3, #0
 80103fe:	d008      	beq.n	8010412 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8010400:	4b19      	ldr	r3, [pc, #100]	@ (8010468 <HAL_RCC_ClockConfig+0x1bc>)
 8010402:	689b      	ldr	r3, [r3, #8]
 8010404:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8010408:	687b      	ldr	r3, [r7, #4]
 801040a:	68db      	ldr	r3, [r3, #12]
 801040c:	4916      	ldr	r1, [pc, #88]	@ (8010468 <HAL_RCC_ClockConfig+0x1bc>)
 801040e:	4313      	orrs	r3, r2
 8010410:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8010412:	687b      	ldr	r3, [r7, #4]
 8010414:	681b      	ldr	r3, [r3, #0]
 8010416:	f003 0308 	and.w	r3, r3, #8
 801041a:	2b00      	cmp	r3, #0
 801041c:	d009      	beq.n	8010432 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 801041e:	4b12      	ldr	r3, [pc, #72]	@ (8010468 <HAL_RCC_ClockConfig+0x1bc>)
 8010420:	689b      	ldr	r3, [r3, #8]
 8010422:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8010426:	687b      	ldr	r3, [r7, #4]
 8010428:	691b      	ldr	r3, [r3, #16]
 801042a:	00db      	lsls	r3, r3, #3
 801042c:	490e      	ldr	r1, [pc, #56]	@ (8010468 <HAL_RCC_ClockConfig+0x1bc>)
 801042e:	4313      	orrs	r3, r2
 8010430:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8010432:	f000 f855 	bl	80104e0 <HAL_RCC_GetSysClockFreq>
 8010436:	4602      	mov	r2, r0
 8010438:	4b0b      	ldr	r3, [pc, #44]	@ (8010468 <HAL_RCC_ClockConfig+0x1bc>)
 801043a:	689b      	ldr	r3, [r3, #8]
 801043c:	091b      	lsrs	r3, r3, #4
 801043e:	f003 030f 	and.w	r3, r3, #15
 8010442:	490a      	ldr	r1, [pc, #40]	@ (801046c <HAL_RCC_ClockConfig+0x1c0>)
 8010444:	5ccb      	ldrb	r3, [r1, r3]
 8010446:	fa22 f303 	lsr.w	r3, r2, r3
 801044a:	4a09      	ldr	r2, [pc, #36]	@ (8010470 <HAL_RCC_ClockConfig+0x1c4>)
 801044c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 801044e:	4b09      	ldr	r3, [pc, #36]	@ (8010474 <HAL_RCC_ClockConfig+0x1c8>)
 8010450:	681b      	ldr	r3, [r3, #0]
 8010452:	4618      	mov	r0, r3
 8010454:	f7ff f820 	bl	800f498 <HAL_InitTick>

  return HAL_OK;
 8010458:	2300      	movs	r3, #0
}
 801045a:	4618      	mov	r0, r3
 801045c:	3710      	adds	r7, #16
 801045e:	46bd      	mov	sp, r7
 8010460:	bd80      	pop	{r7, pc}
 8010462:	bf00      	nop
 8010464:	40023c00 	.word	0x40023c00
 8010468:	40023800 	.word	0x40023800
 801046c:	0801e568 	.word	0x0801e568
 8010470:	20000000 	.word	0x20000000
 8010474:	20000220 	.word	0x20000220

08010478 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8010478:	b480      	push	{r7}
 801047a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 801047c:	4b03      	ldr	r3, [pc, #12]	@ (801048c <HAL_RCC_GetHCLKFreq+0x14>)
 801047e:	681b      	ldr	r3, [r3, #0]
}
 8010480:	4618      	mov	r0, r3
 8010482:	46bd      	mov	sp, r7
 8010484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010488:	4770      	bx	lr
 801048a:	bf00      	nop
 801048c:	20000000 	.word	0x20000000

08010490 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8010490:	b580      	push	{r7, lr}
 8010492:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8010494:	f7ff fff0 	bl	8010478 <HAL_RCC_GetHCLKFreq>
 8010498:	4602      	mov	r2, r0
 801049a:	4b05      	ldr	r3, [pc, #20]	@ (80104b0 <HAL_RCC_GetPCLK1Freq+0x20>)
 801049c:	689b      	ldr	r3, [r3, #8]
 801049e:	0a9b      	lsrs	r3, r3, #10
 80104a0:	f003 0307 	and.w	r3, r3, #7
 80104a4:	4903      	ldr	r1, [pc, #12]	@ (80104b4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80104a6:	5ccb      	ldrb	r3, [r1, r3]
 80104a8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80104ac:	4618      	mov	r0, r3
 80104ae:	bd80      	pop	{r7, pc}
 80104b0:	40023800 	.word	0x40023800
 80104b4:	0801e578 	.word	0x0801e578

080104b8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80104b8:	b580      	push	{r7, lr}
 80104ba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80104bc:	f7ff ffdc 	bl	8010478 <HAL_RCC_GetHCLKFreq>
 80104c0:	4602      	mov	r2, r0
 80104c2:	4b05      	ldr	r3, [pc, #20]	@ (80104d8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80104c4:	689b      	ldr	r3, [r3, #8]
 80104c6:	0b5b      	lsrs	r3, r3, #13
 80104c8:	f003 0307 	and.w	r3, r3, #7
 80104cc:	4903      	ldr	r1, [pc, #12]	@ (80104dc <HAL_RCC_GetPCLK2Freq+0x24>)
 80104ce:	5ccb      	ldrb	r3, [r1, r3]
 80104d0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80104d4:	4618      	mov	r0, r3
 80104d6:	bd80      	pop	{r7, pc}
 80104d8:	40023800 	.word	0x40023800
 80104dc:	0801e578 	.word	0x0801e578

080104e0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80104e0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80104e4:	b0ae      	sub	sp, #184	@ 0xb8
 80104e6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80104e8:	2300      	movs	r3, #0
 80104ea:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 80104ee:	2300      	movs	r3, #0
 80104f0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 80104f4:	2300      	movs	r3, #0
 80104f6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 80104fa:	2300      	movs	r3, #0
 80104fc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8010500:	2300      	movs	r3, #0
 8010502:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8010506:	4bcb      	ldr	r3, [pc, #812]	@ (8010834 <HAL_RCC_GetSysClockFreq+0x354>)
 8010508:	689b      	ldr	r3, [r3, #8]
 801050a:	f003 030c 	and.w	r3, r3, #12
 801050e:	2b0c      	cmp	r3, #12
 8010510:	f200 8206 	bhi.w	8010920 <HAL_RCC_GetSysClockFreq+0x440>
 8010514:	a201      	add	r2, pc, #4	@ (adr r2, 801051c <HAL_RCC_GetSysClockFreq+0x3c>)
 8010516:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801051a:	bf00      	nop
 801051c:	08010551 	.word	0x08010551
 8010520:	08010921 	.word	0x08010921
 8010524:	08010921 	.word	0x08010921
 8010528:	08010921 	.word	0x08010921
 801052c:	08010559 	.word	0x08010559
 8010530:	08010921 	.word	0x08010921
 8010534:	08010921 	.word	0x08010921
 8010538:	08010921 	.word	0x08010921
 801053c:	08010561 	.word	0x08010561
 8010540:	08010921 	.word	0x08010921
 8010544:	08010921 	.word	0x08010921
 8010548:	08010921 	.word	0x08010921
 801054c:	08010751 	.word	0x08010751
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8010550:	4bb9      	ldr	r3, [pc, #740]	@ (8010838 <HAL_RCC_GetSysClockFreq+0x358>)
 8010552:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
       break;
 8010556:	e1e7      	b.n	8010928 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8010558:	4bb8      	ldr	r3, [pc, #736]	@ (801083c <HAL_RCC_GetSysClockFreq+0x35c>)
 801055a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 801055e:	e1e3      	b.n	8010928 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8010560:	4bb4      	ldr	r3, [pc, #720]	@ (8010834 <HAL_RCC_GetSysClockFreq+0x354>)
 8010562:	685b      	ldr	r3, [r3, #4]
 8010564:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8010568:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 801056c:	4bb1      	ldr	r3, [pc, #708]	@ (8010834 <HAL_RCC_GetSysClockFreq+0x354>)
 801056e:	685b      	ldr	r3, [r3, #4]
 8010570:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8010574:	2b00      	cmp	r3, #0
 8010576:	d071      	beq.n	801065c <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8010578:	4bae      	ldr	r3, [pc, #696]	@ (8010834 <HAL_RCC_GetSysClockFreq+0x354>)
 801057a:	685b      	ldr	r3, [r3, #4]
 801057c:	099b      	lsrs	r3, r3, #6
 801057e:	2200      	movs	r2, #0
 8010580:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8010584:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8010588:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 801058c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8010590:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8010594:	2300      	movs	r3, #0
 8010596:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 801059a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 801059e:	4622      	mov	r2, r4
 80105a0:	462b      	mov	r3, r5
 80105a2:	f04f 0000 	mov.w	r0, #0
 80105a6:	f04f 0100 	mov.w	r1, #0
 80105aa:	0159      	lsls	r1, r3, #5
 80105ac:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80105b0:	0150      	lsls	r0, r2, #5
 80105b2:	4602      	mov	r2, r0
 80105b4:	460b      	mov	r3, r1
 80105b6:	4621      	mov	r1, r4
 80105b8:	1a51      	subs	r1, r2, r1
 80105ba:	6439      	str	r1, [r7, #64]	@ 0x40
 80105bc:	4629      	mov	r1, r5
 80105be:	eb63 0301 	sbc.w	r3, r3, r1
 80105c2:	647b      	str	r3, [r7, #68]	@ 0x44
 80105c4:	f04f 0200 	mov.w	r2, #0
 80105c8:	f04f 0300 	mov.w	r3, #0
 80105cc:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 80105d0:	4649      	mov	r1, r9
 80105d2:	018b      	lsls	r3, r1, #6
 80105d4:	4641      	mov	r1, r8
 80105d6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80105da:	4641      	mov	r1, r8
 80105dc:	018a      	lsls	r2, r1, #6
 80105de:	4641      	mov	r1, r8
 80105e0:	1a51      	subs	r1, r2, r1
 80105e2:	63b9      	str	r1, [r7, #56]	@ 0x38
 80105e4:	4649      	mov	r1, r9
 80105e6:	eb63 0301 	sbc.w	r3, r3, r1
 80105ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80105ec:	f04f 0200 	mov.w	r2, #0
 80105f0:	f04f 0300 	mov.w	r3, #0
 80105f4:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 80105f8:	4649      	mov	r1, r9
 80105fa:	00cb      	lsls	r3, r1, #3
 80105fc:	4641      	mov	r1, r8
 80105fe:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8010602:	4641      	mov	r1, r8
 8010604:	00ca      	lsls	r2, r1, #3
 8010606:	4610      	mov	r0, r2
 8010608:	4619      	mov	r1, r3
 801060a:	4603      	mov	r3, r0
 801060c:	4622      	mov	r2, r4
 801060e:	189b      	adds	r3, r3, r2
 8010610:	633b      	str	r3, [r7, #48]	@ 0x30
 8010612:	462b      	mov	r3, r5
 8010614:	460a      	mov	r2, r1
 8010616:	eb42 0303 	adc.w	r3, r2, r3
 801061a:	637b      	str	r3, [r7, #52]	@ 0x34
 801061c:	f04f 0200 	mov.w	r2, #0
 8010620:	f04f 0300 	mov.w	r3, #0
 8010624:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8010628:	4629      	mov	r1, r5
 801062a:	024b      	lsls	r3, r1, #9
 801062c:	4621      	mov	r1, r4
 801062e:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8010632:	4621      	mov	r1, r4
 8010634:	024a      	lsls	r2, r1, #9
 8010636:	4610      	mov	r0, r2
 8010638:	4619      	mov	r1, r3
 801063a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801063e:	2200      	movs	r2, #0
 8010640:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8010644:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8010648:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 801064c:	f7f0 facc 	bl	8000be8 <__aeabi_uldivmod>
 8010650:	4602      	mov	r2, r0
 8010652:	460b      	mov	r3, r1
 8010654:	4613      	mov	r3, r2
 8010656:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 801065a:	e067      	b.n	801072c <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 801065c:	4b75      	ldr	r3, [pc, #468]	@ (8010834 <HAL_RCC_GetSysClockFreq+0x354>)
 801065e:	685b      	ldr	r3, [r3, #4]
 8010660:	099b      	lsrs	r3, r3, #6
 8010662:	2200      	movs	r2, #0
 8010664:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8010668:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 801066c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8010670:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8010674:	67bb      	str	r3, [r7, #120]	@ 0x78
 8010676:	2300      	movs	r3, #0
 8010678:	67fb      	str	r3, [r7, #124]	@ 0x7c
 801067a:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 801067e:	4622      	mov	r2, r4
 8010680:	462b      	mov	r3, r5
 8010682:	f04f 0000 	mov.w	r0, #0
 8010686:	f04f 0100 	mov.w	r1, #0
 801068a:	0159      	lsls	r1, r3, #5
 801068c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8010690:	0150      	lsls	r0, r2, #5
 8010692:	4602      	mov	r2, r0
 8010694:	460b      	mov	r3, r1
 8010696:	4621      	mov	r1, r4
 8010698:	1a51      	subs	r1, r2, r1
 801069a:	62b9      	str	r1, [r7, #40]	@ 0x28
 801069c:	4629      	mov	r1, r5
 801069e:	eb63 0301 	sbc.w	r3, r3, r1
 80106a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80106a4:	f04f 0200 	mov.w	r2, #0
 80106a8:	f04f 0300 	mov.w	r3, #0
 80106ac:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 80106b0:	4649      	mov	r1, r9
 80106b2:	018b      	lsls	r3, r1, #6
 80106b4:	4641      	mov	r1, r8
 80106b6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80106ba:	4641      	mov	r1, r8
 80106bc:	018a      	lsls	r2, r1, #6
 80106be:	4641      	mov	r1, r8
 80106c0:	ebb2 0a01 	subs.w	sl, r2, r1
 80106c4:	4649      	mov	r1, r9
 80106c6:	eb63 0b01 	sbc.w	fp, r3, r1
 80106ca:	f04f 0200 	mov.w	r2, #0
 80106ce:	f04f 0300 	mov.w	r3, #0
 80106d2:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80106d6:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80106da:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80106de:	4692      	mov	sl, r2
 80106e0:	469b      	mov	fp, r3
 80106e2:	4623      	mov	r3, r4
 80106e4:	eb1a 0303 	adds.w	r3, sl, r3
 80106e8:	623b      	str	r3, [r7, #32]
 80106ea:	462b      	mov	r3, r5
 80106ec:	eb4b 0303 	adc.w	r3, fp, r3
 80106f0:	627b      	str	r3, [r7, #36]	@ 0x24
 80106f2:	f04f 0200 	mov.w	r2, #0
 80106f6:	f04f 0300 	mov.w	r3, #0
 80106fa:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 80106fe:	4629      	mov	r1, r5
 8010700:	028b      	lsls	r3, r1, #10
 8010702:	4621      	mov	r1, r4
 8010704:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8010708:	4621      	mov	r1, r4
 801070a:	028a      	lsls	r2, r1, #10
 801070c:	4610      	mov	r0, r2
 801070e:	4619      	mov	r1, r3
 8010710:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8010714:	2200      	movs	r2, #0
 8010716:	673b      	str	r3, [r7, #112]	@ 0x70
 8010718:	677a      	str	r2, [r7, #116]	@ 0x74
 801071a:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 801071e:	f7f0 fa63 	bl	8000be8 <__aeabi_uldivmod>
 8010722:	4602      	mov	r2, r0
 8010724:	460b      	mov	r3, r1
 8010726:	4613      	mov	r3, r2
 8010728:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 801072c:	4b41      	ldr	r3, [pc, #260]	@ (8010834 <HAL_RCC_GetSysClockFreq+0x354>)
 801072e:	685b      	ldr	r3, [r3, #4]
 8010730:	0c1b      	lsrs	r3, r3, #16
 8010732:	f003 0303 	and.w	r3, r3, #3
 8010736:	3301      	adds	r3, #1
 8010738:	005b      	lsls	r3, r3, #1
 801073a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco/pllp;
 801073e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8010742:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8010746:	fbb2 f3f3 	udiv	r3, r2, r3
 801074a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 801074e:	e0eb      	b.n	8010928 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8010750:	4b38      	ldr	r3, [pc, #224]	@ (8010834 <HAL_RCC_GetSysClockFreq+0x354>)
 8010752:	685b      	ldr	r3, [r3, #4]
 8010754:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8010758:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 801075c:	4b35      	ldr	r3, [pc, #212]	@ (8010834 <HAL_RCC_GetSysClockFreq+0x354>)
 801075e:	685b      	ldr	r3, [r3, #4]
 8010760:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8010764:	2b00      	cmp	r3, #0
 8010766:	d06b      	beq.n	8010840 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8010768:	4b32      	ldr	r3, [pc, #200]	@ (8010834 <HAL_RCC_GetSysClockFreq+0x354>)
 801076a:	685b      	ldr	r3, [r3, #4]
 801076c:	099b      	lsrs	r3, r3, #6
 801076e:	2200      	movs	r2, #0
 8010770:	66bb      	str	r3, [r7, #104]	@ 0x68
 8010772:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8010774:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8010776:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801077a:	663b      	str	r3, [r7, #96]	@ 0x60
 801077c:	2300      	movs	r3, #0
 801077e:	667b      	str	r3, [r7, #100]	@ 0x64
 8010780:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8010784:	4622      	mov	r2, r4
 8010786:	462b      	mov	r3, r5
 8010788:	f04f 0000 	mov.w	r0, #0
 801078c:	f04f 0100 	mov.w	r1, #0
 8010790:	0159      	lsls	r1, r3, #5
 8010792:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8010796:	0150      	lsls	r0, r2, #5
 8010798:	4602      	mov	r2, r0
 801079a:	460b      	mov	r3, r1
 801079c:	4621      	mov	r1, r4
 801079e:	1a51      	subs	r1, r2, r1
 80107a0:	61b9      	str	r1, [r7, #24]
 80107a2:	4629      	mov	r1, r5
 80107a4:	eb63 0301 	sbc.w	r3, r3, r1
 80107a8:	61fb      	str	r3, [r7, #28]
 80107aa:	f04f 0200 	mov.w	r2, #0
 80107ae:	f04f 0300 	mov.w	r3, #0
 80107b2:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 80107b6:	4659      	mov	r1, fp
 80107b8:	018b      	lsls	r3, r1, #6
 80107ba:	4651      	mov	r1, sl
 80107bc:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80107c0:	4651      	mov	r1, sl
 80107c2:	018a      	lsls	r2, r1, #6
 80107c4:	4651      	mov	r1, sl
 80107c6:	ebb2 0801 	subs.w	r8, r2, r1
 80107ca:	4659      	mov	r1, fp
 80107cc:	eb63 0901 	sbc.w	r9, r3, r1
 80107d0:	f04f 0200 	mov.w	r2, #0
 80107d4:	f04f 0300 	mov.w	r3, #0
 80107d8:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80107dc:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80107e0:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80107e4:	4690      	mov	r8, r2
 80107e6:	4699      	mov	r9, r3
 80107e8:	4623      	mov	r3, r4
 80107ea:	eb18 0303 	adds.w	r3, r8, r3
 80107ee:	613b      	str	r3, [r7, #16]
 80107f0:	462b      	mov	r3, r5
 80107f2:	eb49 0303 	adc.w	r3, r9, r3
 80107f6:	617b      	str	r3, [r7, #20]
 80107f8:	f04f 0200 	mov.w	r2, #0
 80107fc:	f04f 0300 	mov.w	r3, #0
 8010800:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8010804:	4629      	mov	r1, r5
 8010806:	024b      	lsls	r3, r1, #9
 8010808:	4621      	mov	r1, r4
 801080a:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 801080e:	4621      	mov	r1, r4
 8010810:	024a      	lsls	r2, r1, #9
 8010812:	4610      	mov	r0, r2
 8010814:	4619      	mov	r1, r3
 8010816:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801081a:	2200      	movs	r2, #0
 801081c:	65bb      	str	r3, [r7, #88]	@ 0x58
 801081e:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8010820:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8010824:	f7f0 f9e0 	bl	8000be8 <__aeabi_uldivmod>
 8010828:	4602      	mov	r2, r0
 801082a:	460b      	mov	r3, r1
 801082c:	4613      	mov	r3, r2
 801082e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8010832:	e065      	b.n	8010900 <HAL_RCC_GetSysClockFreq+0x420>
 8010834:	40023800 	.word	0x40023800
 8010838:	00f42400 	.word	0x00f42400
 801083c:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8010840:	4b3d      	ldr	r3, [pc, #244]	@ (8010938 <HAL_RCC_GetSysClockFreq+0x458>)
 8010842:	685b      	ldr	r3, [r3, #4]
 8010844:	099b      	lsrs	r3, r3, #6
 8010846:	2200      	movs	r2, #0
 8010848:	4618      	mov	r0, r3
 801084a:	4611      	mov	r1, r2
 801084c:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8010850:	653b      	str	r3, [r7, #80]	@ 0x50
 8010852:	2300      	movs	r3, #0
 8010854:	657b      	str	r3, [r7, #84]	@ 0x54
 8010856:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 801085a:	4642      	mov	r2, r8
 801085c:	464b      	mov	r3, r9
 801085e:	f04f 0000 	mov.w	r0, #0
 8010862:	f04f 0100 	mov.w	r1, #0
 8010866:	0159      	lsls	r1, r3, #5
 8010868:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 801086c:	0150      	lsls	r0, r2, #5
 801086e:	4602      	mov	r2, r0
 8010870:	460b      	mov	r3, r1
 8010872:	4641      	mov	r1, r8
 8010874:	1a51      	subs	r1, r2, r1
 8010876:	60b9      	str	r1, [r7, #8]
 8010878:	4649      	mov	r1, r9
 801087a:	eb63 0301 	sbc.w	r3, r3, r1
 801087e:	60fb      	str	r3, [r7, #12]
 8010880:	f04f 0200 	mov.w	r2, #0
 8010884:	f04f 0300 	mov.w	r3, #0
 8010888:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 801088c:	4659      	mov	r1, fp
 801088e:	018b      	lsls	r3, r1, #6
 8010890:	4651      	mov	r1, sl
 8010892:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8010896:	4651      	mov	r1, sl
 8010898:	018a      	lsls	r2, r1, #6
 801089a:	4651      	mov	r1, sl
 801089c:	1a54      	subs	r4, r2, r1
 801089e:	4659      	mov	r1, fp
 80108a0:	eb63 0501 	sbc.w	r5, r3, r1
 80108a4:	f04f 0200 	mov.w	r2, #0
 80108a8:	f04f 0300 	mov.w	r3, #0
 80108ac:	00eb      	lsls	r3, r5, #3
 80108ae:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80108b2:	00e2      	lsls	r2, r4, #3
 80108b4:	4614      	mov	r4, r2
 80108b6:	461d      	mov	r5, r3
 80108b8:	4643      	mov	r3, r8
 80108ba:	18e3      	adds	r3, r4, r3
 80108bc:	603b      	str	r3, [r7, #0]
 80108be:	464b      	mov	r3, r9
 80108c0:	eb45 0303 	adc.w	r3, r5, r3
 80108c4:	607b      	str	r3, [r7, #4]
 80108c6:	f04f 0200 	mov.w	r2, #0
 80108ca:	f04f 0300 	mov.w	r3, #0
 80108ce:	e9d7 4500 	ldrd	r4, r5, [r7]
 80108d2:	4629      	mov	r1, r5
 80108d4:	028b      	lsls	r3, r1, #10
 80108d6:	4621      	mov	r1, r4
 80108d8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80108dc:	4621      	mov	r1, r4
 80108de:	028a      	lsls	r2, r1, #10
 80108e0:	4610      	mov	r0, r2
 80108e2:	4619      	mov	r1, r3
 80108e4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80108e8:	2200      	movs	r2, #0
 80108ea:	64bb      	str	r3, [r7, #72]	@ 0x48
 80108ec:	64fa      	str	r2, [r7, #76]	@ 0x4c
 80108ee:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80108f2:	f7f0 f979 	bl	8000be8 <__aeabi_uldivmod>
 80108f6:	4602      	mov	r2, r0
 80108f8:	460b      	mov	r3, r1
 80108fa:	4613      	mov	r3, r2
 80108fc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8010900:	4b0d      	ldr	r3, [pc, #52]	@ (8010938 <HAL_RCC_GetSysClockFreq+0x458>)
 8010902:	685b      	ldr	r3, [r3, #4]
 8010904:	0f1b      	lsrs	r3, r3, #28
 8010906:	f003 0307 	and.w	r3, r3, #7
 801090a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco/pllr;
 801090e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8010912:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8010916:	fbb2 f3f3 	udiv	r3, r2, r3
 801091a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 801091e:	e003      	b.n	8010928 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8010920:	4b06      	ldr	r3, [pc, #24]	@ (801093c <HAL_RCC_GetSysClockFreq+0x45c>)
 8010922:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8010926:	bf00      	nop
    }
  }
  return sysclockfreq;
 8010928:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 801092c:	4618      	mov	r0, r3
 801092e:	37b8      	adds	r7, #184	@ 0xb8
 8010930:	46bd      	mov	sp, r7
 8010932:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8010936:	bf00      	nop
 8010938:	40023800 	.word	0x40023800
 801093c:	00f42400 	.word	0x00f42400

08010940 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8010940:	b580      	push	{r7, lr}
 8010942:	b086      	sub	sp, #24
 8010944:	af00      	add	r7, sp, #0
 8010946:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8010948:	687b      	ldr	r3, [r7, #4]
 801094a:	2b00      	cmp	r3, #0
 801094c:	d101      	bne.n	8010952 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 801094e:	2301      	movs	r3, #1
 8010950:	e28d      	b.n	8010e6e <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8010952:	687b      	ldr	r3, [r7, #4]
 8010954:	681b      	ldr	r3, [r3, #0]
 8010956:	f003 0301 	and.w	r3, r3, #1
 801095a:	2b00      	cmp	r3, #0
 801095c:	f000 8083 	beq.w	8010a66 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8010960:	4b94      	ldr	r3, [pc, #592]	@ (8010bb4 <HAL_RCC_OscConfig+0x274>)
 8010962:	689b      	ldr	r3, [r3, #8]
 8010964:	f003 030c 	and.w	r3, r3, #12
 8010968:	2b04      	cmp	r3, #4
 801096a:	d019      	beq.n	80109a0 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 801096c:	4b91      	ldr	r3, [pc, #580]	@ (8010bb4 <HAL_RCC_OscConfig+0x274>)
 801096e:	689b      	ldr	r3, [r3, #8]
 8010970:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8010974:	2b08      	cmp	r3, #8
 8010976:	d106      	bne.n	8010986 <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8010978:	4b8e      	ldr	r3, [pc, #568]	@ (8010bb4 <HAL_RCC_OscConfig+0x274>)
 801097a:	685b      	ldr	r3, [r3, #4]
 801097c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8010980:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8010984:	d00c      	beq.n	80109a0 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8010986:	4b8b      	ldr	r3, [pc, #556]	@ (8010bb4 <HAL_RCC_OscConfig+0x274>)
 8010988:	689b      	ldr	r3, [r3, #8]
 801098a:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 801098e:	2b0c      	cmp	r3, #12
 8010990:	d112      	bne.n	80109b8 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8010992:	4b88      	ldr	r3, [pc, #544]	@ (8010bb4 <HAL_RCC_OscConfig+0x274>)
 8010994:	685b      	ldr	r3, [r3, #4]
 8010996:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 801099a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 801099e:	d10b      	bne.n	80109b8 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80109a0:	4b84      	ldr	r3, [pc, #528]	@ (8010bb4 <HAL_RCC_OscConfig+0x274>)
 80109a2:	681b      	ldr	r3, [r3, #0]
 80109a4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80109a8:	2b00      	cmp	r3, #0
 80109aa:	d05b      	beq.n	8010a64 <HAL_RCC_OscConfig+0x124>
 80109ac:	687b      	ldr	r3, [r7, #4]
 80109ae:	685b      	ldr	r3, [r3, #4]
 80109b0:	2b00      	cmp	r3, #0
 80109b2:	d157      	bne.n	8010a64 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 80109b4:	2301      	movs	r3, #1
 80109b6:	e25a      	b.n	8010e6e <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80109b8:	687b      	ldr	r3, [r7, #4]
 80109ba:	685b      	ldr	r3, [r3, #4]
 80109bc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80109c0:	d106      	bne.n	80109d0 <HAL_RCC_OscConfig+0x90>
 80109c2:	4b7c      	ldr	r3, [pc, #496]	@ (8010bb4 <HAL_RCC_OscConfig+0x274>)
 80109c4:	681b      	ldr	r3, [r3, #0]
 80109c6:	4a7b      	ldr	r2, [pc, #492]	@ (8010bb4 <HAL_RCC_OscConfig+0x274>)
 80109c8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80109cc:	6013      	str	r3, [r2, #0]
 80109ce:	e01d      	b.n	8010a0c <HAL_RCC_OscConfig+0xcc>
 80109d0:	687b      	ldr	r3, [r7, #4]
 80109d2:	685b      	ldr	r3, [r3, #4]
 80109d4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80109d8:	d10c      	bne.n	80109f4 <HAL_RCC_OscConfig+0xb4>
 80109da:	4b76      	ldr	r3, [pc, #472]	@ (8010bb4 <HAL_RCC_OscConfig+0x274>)
 80109dc:	681b      	ldr	r3, [r3, #0]
 80109de:	4a75      	ldr	r2, [pc, #468]	@ (8010bb4 <HAL_RCC_OscConfig+0x274>)
 80109e0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80109e4:	6013      	str	r3, [r2, #0]
 80109e6:	4b73      	ldr	r3, [pc, #460]	@ (8010bb4 <HAL_RCC_OscConfig+0x274>)
 80109e8:	681b      	ldr	r3, [r3, #0]
 80109ea:	4a72      	ldr	r2, [pc, #456]	@ (8010bb4 <HAL_RCC_OscConfig+0x274>)
 80109ec:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80109f0:	6013      	str	r3, [r2, #0]
 80109f2:	e00b      	b.n	8010a0c <HAL_RCC_OscConfig+0xcc>
 80109f4:	4b6f      	ldr	r3, [pc, #444]	@ (8010bb4 <HAL_RCC_OscConfig+0x274>)
 80109f6:	681b      	ldr	r3, [r3, #0]
 80109f8:	4a6e      	ldr	r2, [pc, #440]	@ (8010bb4 <HAL_RCC_OscConfig+0x274>)
 80109fa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80109fe:	6013      	str	r3, [r2, #0]
 8010a00:	4b6c      	ldr	r3, [pc, #432]	@ (8010bb4 <HAL_RCC_OscConfig+0x274>)
 8010a02:	681b      	ldr	r3, [r3, #0]
 8010a04:	4a6b      	ldr	r2, [pc, #428]	@ (8010bb4 <HAL_RCC_OscConfig+0x274>)
 8010a06:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8010a0a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8010a0c:	687b      	ldr	r3, [r7, #4]
 8010a0e:	685b      	ldr	r3, [r3, #4]
 8010a10:	2b00      	cmp	r3, #0
 8010a12:	d013      	beq.n	8010a3c <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8010a14:	f7fe fd84 	bl	800f520 <HAL_GetTick>
 8010a18:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8010a1a:	e008      	b.n	8010a2e <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8010a1c:	f7fe fd80 	bl	800f520 <HAL_GetTick>
 8010a20:	4602      	mov	r2, r0
 8010a22:	693b      	ldr	r3, [r7, #16]
 8010a24:	1ad3      	subs	r3, r2, r3
 8010a26:	2b64      	cmp	r3, #100	@ 0x64
 8010a28:	d901      	bls.n	8010a2e <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8010a2a:	2303      	movs	r3, #3
 8010a2c:	e21f      	b.n	8010e6e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8010a2e:	4b61      	ldr	r3, [pc, #388]	@ (8010bb4 <HAL_RCC_OscConfig+0x274>)
 8010a30:	681b      	ldr	r3, [r3, #0]
 8010a32:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8010a36:	2b00      	cmp	r3, #0
 8010a38:	d0f0      	beq.n	8010a1c <HAL_RCC_OscConfig+0xdc>
 8010a3a:	e014      	b.n	8010a66 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8010a3c:	f7fe fd70 	bl	800f520 <HAL_GetTick>
 8010a40:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8010a42:	e008      	b.n	8010a56 <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8010a44:	f7fe fd6c 	bl	800f520 <HAL_GetTick>
 8010a48:	4602      	mov	r2, r0
 8010a4a:	693b      	ldr	r3, [r7, #16]
 8010a4c:	1ad3      	subs	r3, r2, r3
 8010a4e:	2b64      	cmp	r3, #100	@ 0x64
 8010a50:	d901      	bls.n	8010a56 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8010a52:	2303      	movs	r3, #3
 8010a54:	e20b      	b.n	8010e6e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8010a56:	4b57      	ldr	r3, [pc, #348]	@ (8010bb4 <HAL_RCC_OscConfig+0x274>)
 8010a58:	681b      	ldr	r3, [r3, #0]
 8010a5a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8010a5e:	2b00      	cmp	r3, #0
 8010a60:	d1f0      	bne.n	8010a44 <HAL_RCC_OscConfig+0x104>
 8010a62:	e000      	b.n	8010a66 <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8010a64:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8010a66:	687b      	ldr	r3, [r7, #4]
 8010a68:	681b      	ldr	r3, [r3, #0]
 8010a6a:	f003 0302 	and.w	r3, r3, #2
 8010a6e:	2b00      	cmp	r3, #0
 8010a70:	d06f      	beq.n	8010b52 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8010a72:	4b50      	ldr	r3, [pc, #320]	@ (8010bb4 <HAL_RCC_OscConfig+0x274>)
 8010a74:	689b      	ldr	r3, [r3, #8]
 8010a76:	f003 030c 	and.w	r3, r3, #12
 8010a7a:	2b00      	cmp	r3, #0
 8010a7c:	d017      	beq.n	8010aae <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8010a7e:	4b4d      	ldr	r3, [pc, #308]	@ (8010bb4 <HAL_RCC_OscConfig+0x274>)
 8010a80:	689b      	ldr	r3, [r3, #8]
 8010a82:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8010a86:	2b08      	cmp	r3, #8
 8010a88:	d105      	bne.n	8010a96 <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8010a8a:	4b4a      	ldr	r3, [pc, #296]	@ (8010bb4 <HAL_RCC_OscConfig+0x274>)
 8010a8c:	685b      	ldr	r3, [r3, #4]
 8010a8e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8010a92:	2b00      	cmp	r3, #0
 8010a94:	d00b      	beq.n	8010aae <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8010a96:	4b47      	ldr	r3, [pc, #284]	@ (8010bb4 <HAL_RCC_OscConfig+0x274>)
 8010a98:	689b      	ldr	r3, [r3, #8]
 8010a9a:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8010a9e:	2b0c      	cmp	r3, #12
 8010aa0:	d11c      	bne.n	8010adc <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8010aa2:	4b44      	ldr	r3, [pc, #272]	@ (8010bb4 <HAL_RCC_OscConfig+0x274>)
 8010aa4:	685b      	ldr	r3, [r3, #4]
 8010aa6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8010aaa:	2b00      	cmp	r3, #0
 8010aac:	d116      	bne.n	8010adc <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8010aae:	4b41      	ldr	r3, [pc, #260]	@ (8010bb4 <HAL_RCC_OscConfig+0x274>)
 8010ab0:	681b      	ldr	r3, [r3, #0]
 8010ab2:	f003 0302 	and.w	r3, r3, #2
 8010ab6:	2b00      	cmp	r3, #0
 8010ab8:	d005      	beq.n	8010ac6 <HAL_RCC_OscConfig+0x186>
 8010aba:	687b      	ldr	r3, [r7, #4]
 8010abc:	68db      	ldr	r3, [r3, #12]
 8010abe:	2b01      	cmp	r3, #1
 8010ac0:	d001      	beq.n	8010ac6 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8010ac2:	2301      	movs	r3, #1
 8010ac4:	e1d3      	b.n	8010e6e <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8010ac6:	4b3b      	ldr	r3, [pc, #236]	@ (8010bb4 <HAL_RCC_OscConfig+0x274>)
 8010ac8:	681b      	ldr	r3, [r3, #0]
 8010aca:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8010ace:	687b      	ldr	r3, [r7, #4]
 8010ad0:	691b      	ldr	r3, [r3, #16]
 8010ad2:	00db      	lsls	r3, r3, #3
 8010ad4:	4937      	ldr	r1, [pc, #220]	@ (8010bb4 <HAL_RCC_OscConfig+0x274>)
 8010ad6:	4313      	orrs	r3, r2
 8010ad8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8010ada:	e03a      	b.n	8010b52 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8010adc:	687b      	ldr	r3, [r7, #4]
 8010ade:	68db      	ldr	r3, [r3, #12]
 8010ae0:	2b00      	cmp	r3, #0
 8010ae2:	d020      	beq.n	8010b26 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8010ae4:	4b34      	ldr	r3, [pc, #208]	@ (8010bb8 <HAL_RCC_OscConfig+0x278>)
 8010ae6:	2201      	movs	r2, #1
 8010ae8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8010aea:	f7fe fd19 	bl	800f520 <HAL_GetTick>
 8010aee:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8010af0:	e008      	b.n	8010b04 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8010af2:	f7fe fd15 	bl	800f520 <HAL_GetTick>
 8010af6:	4602      	mov	r2, r0
 8010af8:	693b      	ldr	r3, [r7, #16]
 8010afa:	1ad3      	subs	r3, r2, r3
 8010afc:	2b02      	cmp	r3, #2
 8010afe:	d901      	bls.n	8010b04 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8010b00:	2303      	movs	r3, #3
 8010b02:	e1b4      	b.n	8010e6e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8010b04:	4b2b      	ldr	r3, [pc, #172]	@ (8010bb4 <HAL_RCC_OscConfig+0x274>)
 8010b06:	681b      	ldr	r3, [r3, #0]
 8010b08:	f003 0302 	and.w	r3, r3, #2
 8010b0c:	2b00      	cmp	r3, #0
 8010b0e:	d0f0      	beq.n	8010af2 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8010b10:	4b28      	ldr	r3, [pc, #160]	@ (8010bb4 <HAL_RCC_OscConfig+0x274>)
 8010b12:	681b      	ldr	r3, [r3, #0]
 8010b14:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8010b18:	687b      	ldr	r3, [r7, #4]
 8010b1a:	691b      	ldr	r3, [r3, #16]
 8010b1c:	00db      	lsls	r3, r3, #3
 8010b1e:	4925      	ldr	r1, [pc, #148]	@ (8010bb4 <HAL_RCC_OscConfig+0x274>)
 8010b20:	4313      	orrs	r3, r2
 8010b22:	600b      	str	r3, [r1, #0]
 8010b24:	e015      	b.n	8010b52 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8010b26:	4b24      	ldr	r3, [pc, #144]	@ (8010bb8 <HAL_RCC_OscConfig+0x278>)
 8010b28:	2200      	movs	r2, #0
 8010b2a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8010b2c:	f7fe fcf8 	bl	800f520 <HAL_GetTick>
 8010b30:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8010b32:	e008      	b.n	8010b46 <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8010b34:	f7fe fcf4 	bl	800f520 <HAL_GetTick>
 8010b38:	4602      	mov	r2, r0
 8010b3a:	693b      	ldr	r3, [r7, #16]
 8010b3c:	1ad3      	subs	r3, r2, r3
 8010b3e:	2b02      	cmp	r3, #2
 8010b40:	d901      	bls.n	8010b46 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8010b42:	2303      	movs	r3, #3
 8010b44:	e193      	b.n	8010e6e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8010b46:	4b1b      	ldr	r3, [pc, #108]	@ (8010bb4 <HAL_RCC_OscConfig+0x274>)
 8010b48:	681b      	ldr	r3, [r3, #0]
 8010b4a:	f003 0302 	and.w	r3, r3, #2
 8010b4e:	2b00      	cmp	r3, #0
 8010b50:	d1f0      	bne.n	8010b34 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8010b52:	687b      	ldr	r3, [r7, #4]
 8010b54:	681b      	ldr	r3, [r3, #0]
 8010b56:	f003 0308 	and.w	r3, r3, #8
 8010b5a:	2b00      	cmp	r3, #0
 8010b5c:	d036      	beq.n	8010bcc <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8010b5e:	687b      	ldr	r3, [r7, #4]
 8010b60:	695b      	ldr	r3, [r3, #20]
 8010b62:	2b00      	cmp	r3, #0
 8010b64:	d016      	beq.n	8010b94 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8010b66:	4b15      	ldr	r3, [pc, #84]	@ (8010bbc <HAL_RCC_OscConfig+0x27c>)
 8010b68:	2201      	movs	r2, #1
 8010b6a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8010b6c:	f7fe fcd8 	bl	800f520 <HAL_GetTick>
 8010b70:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8010b72:	e008      	b.n	8010b86 <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8010b74:	f7fe fcd4 	bl	800f520 <HAL_GetTick>
 8010b78:	4602      	mov	r2, r0
 8010b7a:	693b      	ldr	r3, [r7, #16]
 8010b7c:	1ad3      	subs	r3, r2, r3
 8010b7e:	2b02      	cmp	r3, #2
 8010b80:	d901      	bls.n	8010b86 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8010b82:	2303      	movs	r3, #3
 8010b84:	e173      	b.n	8010e6e <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8010b86:	4b0b      	ldr	r3, [pc, #44]	@ (8010bb4 <HAL_RCC_OscConfig+0x274>)
 8010b88:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010b8a:	f003 0302 	and.w	r3, r3, #2
 8010b8e:	2b00      	cmp	r3, #0
 8010b90:	d0f0      	beq.n	8010b74 <HAL_RCC_OscConfig+0x234>
 8010b92:	e01b      	b.n	8010bcc <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8010b94:	4b09      	ldr	r3, [pc, #36]	@ (8010bbc <HAL_RCC_OscConfig+0x27c>)
 8010b96:	2200      	movs	r2, #0
 8010b98:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8010b9a:	f7fe fcc1 	bl	800f520 <HAL_GetTick>
 8010b9e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8010ba0:	e00e      	b.n	8010bc0 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8010ba2:	f7fe fcbd 	bl	800f520 <HAL_GetTick>
 8010ba6:	4602      	mov	r2, r0
 8010ba8:	693b      	ldr	r3, [r7, #16]
 8010baa:	1ad3      	subs	r3, r2, r3
 8010bac:	2b02      	cmp	r3, #2
 8010bae:	d907      	bls.n	8010bc0 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8010bb0:	2303      	movs	r3, #3
 8010bb2:	e15c      	b.n	8010e6e <HAL_RCC_OscConfig+0x52e>
 8010bb4:	40023800 	.word	0x40023800
 8010bb8:	42470000 	.word	0x42470000
 8010bbc:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8010bc0:	4b8a      	ldr	r3, [pc, #552]	@ (8010dec <HAL_RCC_OscConfig+0x4ac>)
 8010bc2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010bc4:	f003 0302 	and.w	r3, r3, #2
 8010bc8:	2b00      	cmp	r3, #0
 8010bca:	d1ea      	bne.n	8010ba2 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8010bcc:	687b      	ldr	r3, [r7, #4]
 8010bce:	681b      	ldr	r3, [r3, #0]
 8010bd0:	f003 0304 	and.w	r3, r3, #4
 8010bd4:	2b00      	cmp	r3, #0
 8010bd6:	f000 8097 	beq.w	8010d08 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8010bda:	2300      	movs	r3, #0
 8010bdc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8010bde:	4b83      	ldr	r3, [pc, #524]	@ (8010dec <HAL_RCC_OscConfig+0x4ac>)
 8010be0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010be2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8010be6:	2b00      	cmp	r3, #0
 8010be8:	d10f      	bne.n	8010c0a <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8010bea:	2300      	movs	r3, #0
 8010bec:	60bb      	str	r3, [r7, #8]
 8010bee:	4b7f      	ldr	r3, [pc, #508]	@ (8010dec <HAL_RCC_OscConfig+0x4ac>)
 8010bf0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010bf2:	4a7e      	ldr	r2, [pc, #504]	@ (8010dec <HAL_RCC_OscConfig+0x4ac>)
 8010bf4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8010bf8:	6413      	str	r3, [r2, #64]	@ 0x40
 8010bfa:	4b7c      	ldr	r3, [pc, #496]	@ (8010dec <HAL_RCC_OscConfig+0x4ac>)
 8010bfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010bfe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8010c02:	60bb      	str	r3, [r7, #8]
 8010c04:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8010c06:	2301      	movs	r3, #1
 8010c08:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8010c0a:	4b79      	ldr	r3, [pc, #484]	@ (8010df0 <HAL_RCC_OscConfig+0x4b0>)
 8010c0c:	681b      	ldr	r3, [r3, #0]
 8010c0e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8010c12:	2b00      	cmp	r3, #0
 8010c14:	d118      	bne.n	8010c48 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8010c16:	4b76      	ldr	r3, [pc, #472]	@ (8010df0 <HAL_RCC_OscConfig+0x4b0>)
 8010c18:	681b      	ldr	r3, [r3, #0]
 8010c1a:	4a75      	ldr	r2, [pc, #468]	@ (8010df0 <HAL_RCC_OscConfig+0x4b0>)
 8010c1c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8010c20:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8010c22:	f7fe fc7d 	bl	800f520 <HAL_GetTick>
 8010c26:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8010c28:	e008      	b.n	8010c3c <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8010c2a:	f7fe fc79 	bl	800f520 <HAL_GetTick>
 8010c2e:	4602      	mov	r2, r0
 8010c30:	693b      	ldr	r3, [r7, #16]
 8010c32:	1ad3      	subs	r3, r2, r3
 8010c34:	2b02      	cmp	r3, #2
 8010c36:	d901      	bls.n	8010c3c <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8010c38:	2303      	movs	r3, #3
 8010c3a:	e118      	b.n	8010e6e <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8010c3c:	4b6c      	ldr	r3, [pc, #432]	@ (8010df0 <HAL_RCC_OscConfig+0x4b0>)
 8010c3e:	681b      	ldr	r3, [r3, #0]
 8010c40:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8010c44:	2b00      	cmp	r3, #0
 8010c46:	d0f0      	beq.n	8010c2a <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8010c48:	687b      	ldr	r3, [r7, #4]
 8010c4a:	689b      	ldr	r3, [r3, #8]
 8010c4c:	2b01      	cmp	r3, #1
 8010c4e:	d106      	bne.n	8010c5e <HAL_RCC_OscConfig+0x31e>
 8010c50:	4b66      	ldr	r3, [pc, #408]	@ (8010dec <HAL_RCC_OscConfig+0x4ac>)
 8010c52:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8010c54:	4a65      	ldr	r2, [pc, #404]	@ (8010dec <HAL_RCC_OscConfig+0x4ac>)
 8010c56:	f043 0301 	orr.w	r3, r3, #1
 8010c5a:	6713      	str	r3, [r2, #112]	@ 0x70
 8010c5c:	e01c      	b.n	8010c98 <HAL_RCC_OscConfig+0x358>
 8010c5e:	687b      	ldr	r3, [r7, #4]
 8010c60:	689b      	ldr	r3, [r3, #8]
 8010c62:	2b05      	cmp	r3, #5
 8010c64:	d10c      	bne.n	8010c80 <HAL_RCC_OscConfig+0x340>
 8010c66:	4b61      	ldr	r3, [pc, #388]	@ (8010dec <HAL_RCC_OscConfig+0x4ac>)
 8010c68:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8010c6a:	4a60      	ldr	r2, [pc, #384]	@ (8010dec <HAL_RCC_OscConfig+0x4ac>)
 8010c6c:	f043 0304 	orr.w	r3, r3, #4
 8010c70:	6713      	str	r3, [r2, #112]	@ 0x70
 8010c72:	4b5e      	ldr	r3, [pc, #376]	@ (8010dec <HAL_RCC_OscConfig+0x4ac>)
 8010c74:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8010c76:	4a5d      	ldr	r2, [pc, #372]	@ (8010dec <HAL_RCC_OscConfig+0x4ac>)
 8010c78:	f043 0301 	orr.w	r3, r3, #1
 8010c7c:	6713      	str	r3, [r2, #112]	@ 0x70
 8010c7e:	e00b      	b.n	8010c98 <HAL_RCC_OscConfig+0x358>
 8010c80:	4b5a      	ldr	r3, [pc, #360]	@ (8010dec <HAL_RCC_OscConfig+0x4ac>)
 8010c82:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8010c84:	4a59      	ldr	r2, [pc, #356]	@ (8010dec <HAL_RCC_OscConfig+0x4ac>)
 8010c86:	f023 0301 	bic.w	r3, r3, #1
 8010c8a:	6713      	str	r3, [r2, #112]	@ 0x70
 8010c8c:	4b57      	ldr	r3, [pc, #348]	@ (8010dec <HAL_RCC_OscConfig+0x4ac>)
 8010c8e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8010c90:	4a56      	ldr	r2, [pc, #344]	@ (8010dec <HAL_RCC_OscConfig+0x4ac>)
 8010c92:	f023 0304 	bic.w	r3, r3, #4
 8010c96:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8010c98:	687b      	ldr	r3, [r7, #4]
 8010c9a:	689b      	ldr	r3, [r3, #8]
 8010c9c:	2b00      	cmp	r3, #0
 8010c9e:	d015      	beq.n	8010ccc <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8010ca0:	f7fe fc3e 	bl	800f520 <HAL_GetTick>
 8010ca4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8010ca6:	e00a      	b.n	8010cbe <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8010ca8:	f7fe fc3a 	bl	800f520 <HAL_GetTick>
 8010cac:	4602      	mov	r2, r0
 8010cae:	693b      	ldr	r3, [r7, #16]
 8010cb0:	1ad3      	subs	r3, r2, r3
 8010cb2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8010cb6:	4293      	cmp	r3, r2
 8010cb8:	d901      	bls.n	8010cbe <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8010cba:	2303      	movs	r3, #3
 8010cbc:	e0d7      	b.n	8010e6e <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8010cbe:	4b4b      	ldr	r3, [pc, #300]	@ (8010dec <HAL_RCC_OscConfig+0x4ac>)
 8010cc0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8010cc2:	f003 0302 	and.w	r3, r3, #2
 8010cc6:	2b00      	cmp	r3, #0
 8010cc8:	d0ee      	beq.n	8010ca8 <HAL_RCC_OscConfig+0x368>
 8010cca:	e014      	b.n	8010cf6 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8010ccc:	f7fe fc28 	bl	800f520 <HAL_GetTick>
 8010cd0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8010cd2:	e00a      	b.n	8010cea <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8010cd4:	f7fe fc24 	bl	800f520 <HAL_GetTick>
 8010cd8:	4602      	mov	r2, r0
 8010cda:	693b      	ldr	r3, [r7, #16]
 8010cdc:	1ad3      	subs	r3, r2, r3
 8010cde:	f241 3288 	movw	r2, #5000	@ 0x1388
 8010ce2:	4293      	cmp	r3, r2
 8010ce4:	d901      	bls.n	8010cea <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8010ce6:	2303      	movs	r3, #3
 8010ce8:	e0c1      	b.n	8010e6e <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8010cea:	4b40      	ldr	r3, [pc, #256]	@ (8010dec <HAL_RCC_OscConfig+0x4ac>)
 8010cec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8010cee:	f003 0302 	and.w	r3, r3, #2
 8010cf2:	2b00      	cmp	r3, #0
 8010cf4:	d1ee      	bne.n	8010cd4 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8010cf6:	7dfb      	ldrb	r3, [r7, #23]
 8010cf8:	2b01      	cmp	r3, #1
 8010cfa:	d105      	bne.n	8010d08 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8010cfc:	4b3b      	ldr	r3, [pc, #236]	@ (8010dec <HAL_RCC_OscConfig+0x4ac>)
 8010cfe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010d00:	4a3a      	ldr	r2, [pc, #232]	@ (8010dec <HAL_RCC_OscConfig+0x4ac>)
 8010d02:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8010d06:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8010d08:	687b      	ldr	r3, [r7, #4]
 8010d0a:	699b      	ldr	r3, [r3, #24]
 8010d0c:	2b00      	cmp	r3, #0
 8010d0e:	f000 80ad 	beq.w	8010e6c <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8010d12:	4b36      	ldr	r3, [pc, #216]	@ (8010dec <HAL_RCC_OscConfig+0x4ac>)
 8010d14:	689b      	ldr	r3, [r3, #8]
 8010d16:	f003 030c 	and.w	r3, r3, #12
 8010d1a:	2b08      	cmp	r3, #8
 8010d1c:	d060      	beq.n	8010de0 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8010d1e:	687b      	ldr	r3, [r7, #4]
 8010d20:	699b      	ldr	r3, [r3, #24]
 8010d22:	2b02      	cmp	r3, #2
 8010d24:	d145      	bne.n	8010db2 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8010d26:	4b33      	ldr	r3, [pc, #204]	@ (8010df4 <HAL_RCC_OscConfig+0x4b4>)
 8010d28:	2200      	movs	r2, #0
 8010d2a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8010d2c:	f7fe fbf8 	bl	800f520 <HAL_GetTick>
 8010d30:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8010d32:	e008      	b.n	8010d46 <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8010d34:	f7fe fbf4 	bl	800f520 <HAL_GetTick>
 8010d38:	4602      	mov	r2, r0
 8010d3a:	693b      	ldr	r3, [r7, #16]
 8010d3c:	1ad3      	subs	r3, r2, r3
 8010d3e:	2b02      	cmp	r3, #2
 8010d40:	d901      	bls.n	8010d46 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8010d42:	2303      	movs	r3, #3
 8010d44:	e093      	b.n	8010e6e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8010d46:	4b29      	ldr	r3, [pc, #164]	@ (8010dec <HAL_RCC_OscConfig+0x4ac>)
 8010d48:	681b      	ldr	r3, [r3, #0]
 8010d4a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8010d4e:	2b00      	cmp	r3, #0
 8010d50:	d1f0      	bne.n	8010d34 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8010d52:	687b      	ldr	r3, [r7, #4]
 8010d54:	69da      	ldr	r2, [r3, #28]
 8010d56:	687b      	ldr	r3, [r7, #4]
 8010d58:	6a1b      	ldr	r3, [r3, #32]
 8010d5a:	431a      	orrs	r2, r3
 8010d5c:	687b      	ldr	r3, [r7, #4]
 8010d5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010d60:	019b      	lsls	r3, r3, #6
 8010d62:	431a      	orrs	r2, r3
 8010d64:	687b      	ldr	r3, [r7, #4]
 8010d66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010d68:	085b      	lsrs	r3, r3, #1
 8010d6a:	3b01      	subs	r3, #1
 8010d6c:	041b      	lsls	r3, r3, #16
 8010d6e:	431a      	orrs	r2, r3
 8010d70:	687b      	ldr	r3, [r7, #4]
 8010d72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010d74:	061b      	lsls	r3, r3, #24
 8010d76:	431a      	orrs	r2, r3
 8010d78:	687b      	ldr	r3, [r7, #4]
 8010d7a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010d7c:	071b      	lsls	r3, r3, #28
 8010d7e:	491b      	ldr	r1, [pc, #108]	@ (8010dec <HAL_RCC_OscConfig+0x4ac>)
 8010d80:	4313      	orrs	r3, r2
 8010d82:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8010d84:	4b1b      	ldr	r3, [pc, #108]	@ (8010df4 <HAL_RCC_OscConfig+0x4b4>)
 8010d86:	2201      	movs	r2, #1
 8010d88:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8010d8a:	f7fe fbc9 	bl	800f520 <HAL_GetTick>
 8010d8e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8010d90:	e008      	b.n	8010da4 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8010d92:	f7fe fbc5 	bl	800f520 <HAL_GetTick>
 8010d96:	4602      	mov	r2, r0
 8010d98:	693b      	ldr	r3, [r7, #16]
 8010d9a:	1ad3      	subs	r3, r2, r3
 8010d9c:	2b02      	cmp	r3, #2
 8010d9e:	d901      	bls.n	8010da4 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8010da0:	2303      	movs	r3, #3
 8010da2:	e064      	b.n	8010e6e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8010da4:	4b11      	ldr	r3, [pc, #68]	@ (8010dec <HAL_RCC_OscConfig+0x4ac>)
 8010da6:	681b      	ldr	r3, [r3, #0]
 8010da8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8010dac:	2b00      	cmp	r3, #0
 8010dae:	d0f0      	beq.n	8010d92 <HAL_RCC_OscConfig+0x452>
 8010db0:	e05c      	b.n	8010e6c <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8010db2:	4b10      	ldr	r3, [pc, #64]	@ (8010df4 <HAL_RCC_OscConfig+0x4b4>)
 8010db4:	2200      	movs	r2, #0
 8010db6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8010db8:	f7fe fbb2 	bl	800f520 <HAL_GetTick>
 8010dbc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8010dbe:	e008      	b.n	8010dd2 <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8010dc0:	f7fe fbae 	bl	800f520 <HAL_GetTick>
 8010dc4:	4602      	mov	r2, r0
 8010dc6:	693b      	ldr	r3, [r7, #16]
 8010dc8:	1ad3      	subs	r3, r2, r3
 8010dca:	2b02      	cmp	r3, #2
 8010dcc:	d901      	bls.n	8010dd2 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8010dce:	2303      	movs	r3, #3
 8010dd0:	e04d      	b.n	8010e6e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8010dd2:	4b06      	ldr	r3, [pc, #24]	@ (8010dec <HAL_RCC_OscConfig+0x4ac>)
 8010dd4:	681b      	ldr	r3, [r3, #0]
 8010dd6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8010dda:	2b00      	cmp	r3, #0
 8010ddc:	d1f0      	bne.n	8010dc0 <HAL_RCC_OscConfig+0x480>
 8010dde:	e045      	b.n	8010e6c <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8010de0:	687b      	ldr	r3, [r7, #4]
 8010de2:	699b      	ldr	r3, [r3, #24]
 8010de4:	2b01      	cmp	r3, #1
 8010de6:	d107      	bne.n	8010df8 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8010de8:	2301      	movs	r3, #1
 8010dea:	e040      	b.n	8010e6e <HAL_RCC_OscConfig+0x52e>
 8010dec:	40023800 	.word	0x40023800
 8010df0:	40007000 	.word	0x40007000
 8010df4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8010df8:	4b1f      	ldr	r3, [pc, #124]	@ (8010e78 <HAL_RCC_OscConfig+0x538>)
 8010dfa:	685b      	ldr	r3, [r3, #4]
 8010dfc:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8010dfe:	687b      	ldr	r3, [r7, #4]
 8010e00:	699b      	ldr	r3, [r3, #24]
 8010e02:	2b01      	cmp	r3, #1
 8010e04:	d030      	beq.n	8010e68 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8010e06:	68fb      	ldr	r3, [r7, #12]
 8010e08:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8010e0c:	687b      	ldr	r3, [r7, #4]
 8010e0e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8010e10:	429a      	cmp	r2, r3
 8010e12:	d129      	bne.n	8010e68 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8010e14:	68fb      	ldr	r3, [r7, #12]
 8010e16:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8010e1a:	687b      	ldr	r3, [r7, #4]
 8010e1c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8010e1e:	429a      	cmp	r2, r3
 8010e20:	d122      	bne.n	8010e68 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8010e22:	68fa      	ldr	r2, [r7, #12]
 8010e24:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8010e28:	4013      	ands	r3, r2
 8010e2a:	687a      	ldr	r2, [r7, #4]
 8010e2c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8010e2e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8010e30:	4293      	cmp	r3, r2
 8010e32:	d119      	bne.n	8010e68 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8010e34:	68fb      	ldr	r3, [r7, #12]
 8010e36:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8010e3a:	687b      	ldr	r3, [r7, #4]
 8010e3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010e3e:	085b      	lsrs	r3, r3, #1
 8010e40:	3b01      	subs	r3, #1
 8010e42:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8010e44:	429a      	cmp	r2, r3
 8010e46:	d10f      	bne.n	8010e68 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8010e48:	68fb      	ldr	r3, [r7, #12]
 8010e4a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8010e4e:	687b      	ldr	r3, [r7, #4]
 8010e50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010e52:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8010e54:	429a      	cmp	r2, r3
 8010e56:	d107      	bne.n	8010e68 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8010e58:	68fb      	ldr	r3, [r7, #12]
 8010e5a:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8010e5e:	687b      	ldr	r3, [r7, #4]
 8010e60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010e62:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8010e64:	429a      	cmp	r2, r3
 8010e66:	d001      	beq.n	8010e6c <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8010e68:	2301      	movs	r3, #1
 8010e6a:	e000      	b.n	8010e6e <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8010e6c:	2300      	movs	r3, #0
}
 8010e6e:	4618      	mov	r0, r3
 8010e70:	3718      	adds	r7, #24
 8010e72:	46bd      	mov	sp, r7
 8010e74:	bd80      	pop	{r7, pc}
 8010e76:	bf00      	nop
 8010e78:	40023800 	.word	0x40023800

08010e7c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8010e7c:	b580      	push	{r7, lr}
 8010e7e:	b082      	sub	sp, #8
 8010e80:	af00      	add	r7, sp, #0
 8010e82:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8010e84:	687b      	ldr	r3, [r7, #4]
 8010e86:	2b00      	cmp	r3, #0
 8010e88:	d101      	bne.n	8010e8e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8010e8a:	2301      	movs	r3, #1
 8010e8c:	e07b      	b.n	8010f86 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8010e8e:	687b      	ldr	r3, [r7, #4]
 8010e90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010e92:	2b00      	cmp	r3, #0
 8010e94:	d108      	bne.n	8010ea8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8010e96:	687b      	ldr	r3, [r7, #4]
 8010e98:	685b      	ldr	r3, [r3, #4]
 8010e9a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8010e9e:	d009      	beq.n	8010eb4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8010ea0:	687b      	ldr	r3, [r7, #4]
 8010ea2:	2200      	movs	r2, #0
 8010ea4:	61da      	str	r2, [r3, #28]
 8010ea6:	e005      	b.n	8010eb4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8010ea8:	687b      	ldr	r3, [r7, #4]
 8010eaa:	2200      	movs	r2, #0
 8010eac:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8010eae:	687b      	ldr	r3, [r7, #4]
 8010eb0:	2200      	movs	r2, #0
 8010eb2:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8010eb4:	687b      	ldr	r3, [r7, #4]
 8010eb6:	2200      	movs	r2, #0
 8010eb8:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8010eba:	687b      	ldr	r3, [r7, #4]
 8010ebc:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8010ec0:	b2db      	uxtb	r3, r3
 8010ec2:	2b00      	cmp	r3, #0
 8010ec4:	d106      	bne.n	8010ed4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8010ec6:	687b      	ldr	r3, [r7, #4]
 8010ec8:	2200      	movs	r2, #0
 8010eca:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8010ece:	6878      	ldr	r0, [r7, #4]
 8010ed0:	f7f1 ff9c 	bl	8002e0c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8010ed4:	687b      	ldr	r3, [r7, #4]
 8010ed6:	2202      	movs	r2, #2
 8010ed8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8010edc:	687b      	ldr	r3, [r7, #4]
 8010ede:	681b      	ldr	r3, [r3, #0]
 8010ee0:	681a      	ldr	r2, [r3, #0]
 8010ee2:	687b      	ldr	r3, [r7, #4]
 8010ee4:	681b      	ldr	r3, [r3, #0]
 8010ee6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8010eea:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8010eec:	687b      	ldr	r3, [r7, #4]
 8010eee:	685b      	ldr	r3, [r3, #4]
 8010ef0:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8010ef4:	687b      	ldr	r3, [r7, #4]
 8010ef6:	689b      	ldr	r3, [r3, #8]
 8010ef8:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8010efc:	431a      	orrs	r2, r3
 8010efe:	687b      	ldr	r3, [r7, #4]
 8010f00:	68db      	ldr	r3, [r3, #12]
 8010f02:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8010f06:	431a      	orrs	r2, r3
 8010f08:	687b      	ldr	r3, [r7, #4]
 8010f0a:	691b      	ldr	r3, [r3, #16]
 8010f0c:	f003 0302 	and.w	r3, r3, #2
 8010f10:	431a      	orrs	r2, r3
 8010f12:	687b      	ldr	r3, [r7, #4]
 8010f14:	695b      	ldr	r3, [r3, #20]
 8010f16:	f003 0301 	and.w	r3, r3, #1
 8010f1a:	431a      	orrs	r2, r3
 8010f1c:	687b      	ldr	r3, [r7, #4]
 8010f1e:	699b      	ldr	r3, [r3, #24]
 8010f20:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8010f24:	431a      	orrs	r2, r3
 8010f26:	687b      	ldr	r3, [r7, #4]
 8010f28:	69db      	ldr	r3, [r3, #28]
 8010f2a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8010f2e:	431a      	orrs	r2, r3
 8010f30:	687b      	ldr	r3, [r7, #4]
 8010f32:	6a1b      	ldr	r3, [r3, #32]
 8010f34:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8010f38:	ea42 0103 	orr.w	r1, r2, r3
 8010f3c:	687b      	ldr	r3, [r7, #4]
 8010f3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010f40:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8010f44:	687b      	ldr	r3, [r7, #4]
 8010f46:	681b      	ldr	r3, [r3, #0]
 8010f48:	430a      	orrs	r2, r1
 8010f4a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8010f4c:	687b      	ldr	r3, [r7, #4]
 8010f4e:	699b      	ldr	r3, [r3, #24]
 8010f50:	0c1b      	lsrs	r3, r3, #16
 8010f52:	f003 0104 	and.w	r1, r3, #4
 8010f56:	687b      	ldr	r3, [r7, #4]
 8010f58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010f5a:	f003 0210 	and.w	r2, r3, #16
 8010f5e:	687b      	ldr	r3, [r7, #4]
 8010f60:	681b      	ldr	r3, [r3, #0]
 8010f62:	430a      	orrs	r2, r1
 8010f64:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8010f66:	687b      	ldr	r3, [r7, #4]
 8010f68:	681b      	ldr	r3, [r3, #0]
 8010f6a:	69da      	ldr	r2, [r3, #28]
 8010f6c:	687b      	ldr	r3, [r7, #4]
 8010f6e:	681b      	ldr	r3, [r3, #0]
 8010f70:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8010f74:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8010f76:	687b      	ldr	r3, [r7, #4]
 8010f78:	2200      	movs	r2, #0
 8010f7a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8010f7c:	687b      	ldr	r3, [r7, #4]
 8010f7e:	2201      	movs	r2, #1
 8010f80:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8010f84:	2300      	movs	r3, #0
}
 8010f86:	4618      	mov	r0, r3
 8010f88:	3708      	adds	r7, #8
 8010f8a:	46bd      	mov	sp, r7
 8010f8c:	bd80      	pop	{r7, pc}
	...

08010f90 <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8010f90:	b580      	push	{r7, lr}
 8010f92:	b086      	sub	sp, #24
 8010f94:	af00      	add	r7, sp, #0
 8010f96:	60f8      	str	r0, [r7, #12]
 8010f98:	60b9      	str	r1, [r7, #8]
 8010f9a:	4613      	mov	r3, r2
 8010f9c:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8010f9e:	2300      	movs	r3, #0
 8010fa0:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8010fa2:	68fb      	ldr	r3, [r7, #12]
 8010fa4:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8010fa8:	2b01      	cmp	r3, #1
 8010faa:	d101      	bne.n	8010fb0 <HAL_SPI_Transmit_DMA+0x20>
 8010fac:	2302      	movs	r3, #2
 8010fae:	e097      	b.n	80110e0 <HAL_SPI_Transmit_DMA+0x150>
 8010fb0:	68fb      	ldr	r3, [r7, #12]
 8010fb2:	2201      	movs	r2, #1
 8010fb4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->State != HAL_SPI_STATE_READY)
 8010fb8:	68fb      	ldr	r3, [r7, #12]
 8010fba:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8010fbe:	b2db      	uxtb	r3, r3
 8010fc0:	2b01      	cmp	r3, #1
 8010fc2:	d002      	beq.n	8010fca <HAL_SPI_Transmit_DMA+0x3a>
  {
    errorcode = HAL_BUSY;
 8010fc4:	2302      	movs	r3, #2
 8010fc6:	75fb      	strb	r3, [r7, #23]
    goto error;
 8010fc8:	e085      	b.n	80110d6 <HAL_SPI_Transmit_DMA+0x146>
  }

  if ((pData == NULL) || (Size == 0U))
 8010fca:	68bb      	ldr	r3, [r7, #8]
 8010fcc:	2b00      	cmp	r3, #0
 8010fce:	d002      	beq.n	8010fd6 <HAL_SPI_Transmit_DMA+0x46>
 8010fd0:	88fb      	ldrh	r3, [r7, #6]
 8010fd2:	2b00      	cmp	r3, #0
 8010fd4:	d102      	bne.n	8010fdc <HAL_SPI_Transmit_DMA+0x4c>
  {
    errorcode = HAL_ERROR;
 8010fd6:	2301      	movs	r3, #1
 8010fd8:	75fb      	strb	r3, [r7, #23]
    goto error;
 8010fda:	e07c      	b.n	80110d6 <HAL_SPI_Transmit_DMA+0x146>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8010fdc:	68fb      	ldr	r3, [r7, #12]
 8010fde:	2203      	movs	r2, #3
 8010fe0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8010fe4:	68fb      	ldr	r3, [r7, #12]
 8010fe6:	2200      	movs	r2, #0
 8010fe8:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8010fea:	68fb      	ldr	r3, [r7, #12]
 8010fec:	68ba      	ldr	r2, [r7, #8]
 8010fee:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8010ff0:	68fb      	ldr	r3, [r7, #12]
 8010ff2:	88fa      	ldrh	r2, [r7, #6]
 8010ff4:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8010ff6:	68fb      	ldr	r3, [r7, #12]
 8010ff8:	88fa      	ldrh	r2, [r7, #6]
 8010ffa:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8010ffc:	68fb      	ldr	r3, [r7, #12]
 8010ffe:	2200      	movs	r2, #0
 8011000:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxISR       = NULL;
 8011002:	68fb      	ldr	r3, [r7, #12]
 8011004:	2200      	movs	r2, #0
 8011006:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8011008:	68fb      	ldr	r3, [r7, #12]
 801100a:	2200      	movs	r2, #0
 801100c:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 801100e:	68fb      	ldr	r3, [r7, #12]
 8011010:	2200      	movs	r2, #0
 8011012:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8011014:	68fb      	ldr	r3, [r7, #12]
 8011016:	2200      	movs	r2, #0
 8011018:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 801101a:	68fb      	ldr	r3, [r7, #12]
 801101c:	689b      	ldr	r3, [r3, #8]
 801101e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8011022:	d10f      	bne.n	8011044 <HAL_SPI_Transmit_DMA+0xb4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8011024:	68fb      	ldr	r3, [r7, #12]
 8011026:	681b      	ldr	r3, [r3, #0]
 8011028:	681a      	ldr	r2, [r3, #0]
 801102a:	68fb      	ldr	r3, [r7, #12]
 801102c:	681b      	ldr	r3, [r3, #0]
 801102e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8011032:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8011034:	68fb      	ldr	r3, [r7, #12]
 8011036:	681b      	ldr	r3, [r3, #0]
 8011038:	681a      	ldr	r2, [r3, #0]
 801103a:	68fb      	ldr	r3, [r7, #12]
 801103c:	681b      	ldr	r3, [r3, #0]
 801103e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8011042:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 8011044:	68fb      	ldr	r3, [r7, #12]
 8011046:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8011048:	4a27      	ldr	r2, [pc, #156]	@ (80110e8 <HAL_SPI_Transmit_DMA+0x158>)
 801104a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 801104c:	68fb      	ldr	r3, [r7, #12]
 801104e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8011050:	4a26      	ldr	r2, [pc, #152]	@ (80110ec <HAL_SPI_Transmit_DMA+0x15c>)
 8011052:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 8011054:	68fb      	ldr	r3, [r7, #12]
 8011056:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8011058:	4a25      	ldr	r2, [pc, #148]	@ (80110f0 <HAL_SPI_Transmit_DMA+0x160>)
 801105a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 801105c:	68fb      	ldr	r3, [r7, #12]
 801105e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8011060:	2200      	movs	r2, #0
 8011062:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8011064:	68fb      	ldr	r3, [r7, #12]
 8011066:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 8011068:	68fb      	ldr	r3, [r7, #12]
 801106a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801106c:	4619      	mov	r1, r3
 801106e:	68fb      	ldr	r3, [r7, #12]
 8011070:	681b      	ldr	r3, [r3, #0]
 8011072:	330c      	adds	r3, #12
 8011074:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8011076:	68fb      	ldr	r3, [r7, #12]
 8011078:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 801107a:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 801107c:	f7fe fc1c 	bl	800f8b8 <HAL_DMA_Start_IT>
 8011080:	4603      	mov	r3, r0
 8011082:	2b00      	cmp	r3, #0
 8011084:	d008      	beq.n	8011098 <HAL_SPI_Transmit_DMA+0x108>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8011086:	68fb      	ldr	r3, [r7, #12]
 8011088:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801108a:	f043 0210 	orr.w	r2, r3, #16
 801108e:	68fb      	ldr	r3, [r7, #12]
 8011090:	655a      	str	r2, [r3, #84]	@ 0x54
    errorcode = HAL_ERROR;
 8011092:	2301      	movs	r3, #1
 8011094:	75fb      	strb	r3, [r7, #23]

    goto error;
 8011096:	e01e      	b.n	80110d6 <HAL_SPI_Transmit_DMA+0x146>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8011098:	68fb      	ldr	r3, [r7, #12]
 801109a:	681b      	ldr	r3, [r3, #0]
 801109c:	681b      	ldr	r3, [r3, #0]
 801109e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80110a2:	2b40      	cmp	r3, #64	@ 0x40
 80110a4:	d007      	beq.n	80110b6 <HAL_SPI_Transmit_DMA+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80110a6:	68fb      	ldr	r3, [r7, #12]
 80110a8:	681b      	ldr	r3, [r3, #0]
 80110aa:	681a      	ldr	r2, [r3, #0]
 80110ac:	68fb      	ldr	r3, [r7, #12]
 80110ae:	681b      	ldr	r3, [r3, #0]
 80110b0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80110b4:	601a      	str	r2, [r3, #0]
  }

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 80110b6:	68fb      	ldr	r3, [r7, #12]
 80110b8:	681b      	ldr	r3, [r3, #0]
 80110ba:	685a      	ldr	r2, [r3, #4]
 80110bc:	68fb      	ldr	r3, [r7, #12]
 80110be:	681b      	ldr	r3, [r3, #0]
 80110c0:	f042 0220 	orr.w	r2, r2, #32
 80110c4:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 80110c6:	68fb      	ldr	r3, [r7, #12]
 80110c8:	681b      	ldr	r3, [r3, #0]
 80110ca:	685a      	ldr	r2, [r3, #4]
 80110cc:	68fb      	ldr	r3, [r7, #12]
 80110ce:	681b      	ldr	r3, [r3, #0]
 80110d0:	f042 0202 	orr.w	r2, r2, #2
 80110d4:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80110d6:	68fb      	ldr	r3, [r7, #12]
 80110d8:	2200      	movs	r2, #0
 80110da:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 80110de:	7dfb      	ldrb	r3, [r7, #23]
}
 80110e0:	4618      	mov	r0, r3
 80110e2:	3718      	adds	r7, #24
 80110e4:	46bd      	mov	sp, r7
 80110e6:	bd80      	pop	{r7, pc}
 80110e8:	08011745 	.word	0x08011745
 80110ec:	08011565 	.word	0x08011565
 80110f0:	08011799 	.word	0x08011799

080110f4 <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 80110f4:	b580      	push	{r7, lr}
 80110f6:	b086      	sub	sp, #24
 80110f8:	af00      	add	r7, sp, #0
 80110fa:	60f8      	str	r0, [r7, #12]
 80110fc:	60b9      	str	r1, [r7, #8]
 80110fe:	607a      	str	r2, [r7, #4]
 8011100:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8011102:	2300      	movs	r3, #0
 8011104:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 8011106:	68fb      	ldr	r3, [r7, #12]
 8011108:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 801110c:	2b01      	cmp	r3, #1
 801110e:	d101      	bne.n	8011114 <HAL_SPI_TransmitReceive_DMA+0x20>
 8011110:	2302      	movs	r3, #2
 8011112:	e0db      	b.n	80112cc <HAL_SPI_TransmitReceive_DMA+0x1d8>
 8011114:	68fb      	ldr	r3, [r7, #12]
 8011116:	2201      	movs	r2, #1
 8011118:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init temporary variables */
  tmp_state           = hspi->State;
 801111c:	68fb      	ldr	r3, [r7, #12]
 801111e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8011122:	75bb      	strb	r3, [r7, #22]
  tmp_mode            = hspi->Init.Mode;
 8011124:	68fb      	ldr	r3, [r7, #12]
 8011126:	685b      	ldr	r3, [r3, #4]
 8011128:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 801112a:	7dbb      	ldrb	r3, [r7, #22]
 801112c:	2b01      	cmp	r3, #1
 801112e:	d00d      	beq.n	801114c <HAL_SPI_TransmitReceive_DMA+0x58>
 8011130:	693b      	ldr	r3, [r7, #16]
 8011132:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8011136:	d106      	bne.n	8011146 <HAL_SPI_TransmitReceive_DMA+0x52>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8011138:	68fb      	ldr	r3, [r7, #12]
 801113a:	689b      	ldr	r3, [r3, #8]
 801113c:	2b00      	cmp	r3, #0
 801113e:	d102      	bne.n	8011146 <HAL_SPI_TransmitReceive_DMA+0x52>
 8011140:	7dbb      	ldrb	r3, [r7, #22]
 8011142:	2b04      	cmp	r3, #4
 8011144:	d002      	beq.n	801114c <HAL_SPI_TransmitReceive_DMA+0x58>
  {
    errorcode = HAL_BUSY;
 8011146:	2302      	movs	r3, #2
 8011148:	75fb      	strb	r3, [r7, #23]
    goto error;
 801114a:	e0ba      	b.n	80112c2 <HAL_SPI_TransmitReceive_DMA+0x1ce>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 801114c:	68bb      	ldr	r3, [r7, #8]
 801114e:	2b00      	cmp	r3, #0
 8011150:	d005      	beq.n	801115e <HAL_SPI_TransmitReceive_DMA+0x6a>
 8011152:	687b      	ldr	r3, [r7, #4]
 8011154:	2b00      	cmp	r3, #0
 8011156:	d002      	beq.n	801115e <HAL_SPI_TransmitReceive_DMA+0x6a>
 8011158:	887b      	ldrh	r3, [r7, #2]
 801115a:	2b00      	cmp	r3, #0
 801115c:	d102      	bne.n	8011164 <HAL_SPI_TransmitReceive_DMA+0x70>
  {
    errorcode = HAL_ERROR;
 801115e:	2301      	movs	r3, #1
 8011160:	75fb      	strb	r3, [r7, #23]
    goto error;
 8011162:	e0ae      	b.n	80112c2 <HAL_SPI_TransmitReceive_DMA+0x1ce>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8011164:	68fb      	ldr	r3, [r7, #12]
 8011166:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 801116a:	b2db      	uxtb	r3, r3
 801116c:	2b04      	cmp	r3, #4
 801116e:	d003      	beq.n	8011178 <HAL_SPI_TransmitReceive_DMA+0x84>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8011170:	68fb      	ldr	r3, [r7, #12]
 8011172:	2205      	movs	r2, #5
 8011174:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8011178:	68fb      	ldr	r3, [r7, #12]
 801117a:	2200      	movs	r2, #0
 801117c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 801117e:	68fb      	ldr	r3, [r7, #12]
 8011180:	68ba      	ldr	r2, [r7, #8]
 8011182:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8011184:	68fb      	ldr	r3, [r7, #12]
 8011186:	887a      	ldrh	r2, [r7, #2]
 8011188:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 801118a:	68fb      	ldr	r3, [r7, #12]
 801118c:	887a      	ldrh	r2, [r7, #2]
 801118e:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8011190:	68fb      	ldr	r3, [r7, #12]
 8011192:	687a      	ldr	r2, [r7, #4]
 8011194:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8011196:	68fb      	ldr	r3, [r7, #12]
 8011198:	887a      	ldrh	r2, [r7, #2]
 801119a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 801119c:	68fb      	ldr	r3, [r7, #12]
 801119e:	887a      	ldrh	r2, [r7, #2]
 80111a0:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80111a2:	68fb      	ldr	r3, [r7, #12]
 80111a4:	2200      	movs	r2, #0
 80111a6:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80111a8:	68fb      	ldr	r3, [r7, #12]
 80111aa:	2200      	movs	r2, #0
 80111ac:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 80111ae:	68fb      	ldr	r3, [r7, #12]
 80111b0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80111b4:	b2db      	uxtb	r3, r3
 80111b6:	2b04      	cmp	r3, #4
 80111b8:	d108      	bne.n	80111cc <HAL_SPI_TransmitReceive_DMA+0xd8>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 80111ba:	68fb      	ldr	r3, [r7, #12]
 80111bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80111be:	4a45      	ldr	r2, [pc, #276]	@ (80112d4 <HAL_SPI_TransmitReceive_DMA+0x1e0>)
 80111c0:	641a      	str	r2, [r3, #64]	@ 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 80111c2:	68fb      	ldr	r3, [r7, #12]
 80111c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80111c6:	4a44      	ldr	r2, [pc, #272]	@ (80112d8 <HAL_SPI_TransmitReceive_DMA+0x1e4>)
 80111c8:	63da      	str	r2, [r3, #60]	@ 0x3c
 80111ca:	e007      	b.n	80111dc <HAL_SPI_TransmitReceive_DMA+0xe8>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 80111cc:	68fb      	ldr	r3, [r7, #12]
 80111ce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80111d0:	4a42      	ldr	r2, [pc, #264]	@ (80112dc <HAL_SPI_TransmitReceive_DMA+0x1e8>)
 80111d2:	641a      	str	r2, [r3, #64]	@ 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 80111d4:	68fb      	ldr	r3, [r7, #12]
 80111d6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80111d8:	4a41      	ldr	r2, [pc, #260]	@ (80112e0 <HAL_SPI_TransmitReceive_DMA+0x1ec>)
 80111da:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 80111dc:	68fb      	ldr	r3, [r7, #12]
 80111de:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80111e0:	4a40      	ldr	r2, [pc, #256]	@ (80112e4 <HAL_SPI_TransmitReceive_DMA+0x1f0>)
 80111e2:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 80111e4:	68fb      	ldr	r3, [r7, #12]
 80111e6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80111e8:	2200      	movs	r2, #0
 80111ea:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 80111ec:	68fb      	ldr	r3, [r7, #12]
 80111ee:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 80111f0:	68fb      	ldr	r3, [r7, #12]
 80111f2:	681b      	ldr	r3, [r3, #0]
 80111f4:	330c      	adds	r3, #12
 80111f6:	4619      	mov	r1, r3
 80111f8:	68fb      	ldr	r3, [r7, #12]
 80111fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80111fc:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 80111fe:	68fb      	ldr	r3, [r7, #12]
 8011200:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8011202:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8011204:	f7fe fb58 	bl	800f8b8 <HAL_DMA_Start_IT>
 8011208:	4603      	mov	r3, r0
 801120a:	2b00      	cmp	r3, #0
 801120c:	d008      	beq.n	8011220 <HAL_SPI_TransmitReceive_DMA+0x12c>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 801120e:	68fb      	ldr	r3, [r7, #12]
 8011210:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8011212:	f043 0210 	orr.w	r2, r3, #16
 8011216:	68fb      	ldr	r3, [r7, #12]
 8011218:	655a      	str	r2, [r3, #84]	@ 0x54
    errorcode = HAL_ERROR;
 801121a:	2301      	movs	r3, #1
 801121c:	75fb      	strb	r3, [r7, #23]

    goto error;
 801121e:	e050      	b.n	80112c2 <HAL_SPI_TransmitReceive_DMA+0x1ce>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8011220:	68fb      	ldr	r3, [r7, #12]
 8011222:	681b      	ldr	r3, [r3, #0]
 8011224:	685a      	ldr	r2, [r3, #4]
 8011226:	68fb      	ldr	r3, [r7, #12]
 8011228:	681b      	ldr	r3, [r3, #0]
 801122a:	f042 0201 	orr.w	r2, r2, #1
 801122e:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 8011230:	68fb      	ldr	r3, [r7, #12]
 8011232:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8011234:	2200      	movs	r2, #0
 8011236:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->hdmatx->XferCpltCallback     = NULL;
 8011238:	68fb      	ldr	r3, [r7, #12]
 801123a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 801123c:	2200      	movs	r2, #0
 801123e:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi->hdmatx->XferErrorCallback    = NULL;
 8011240:	68fb      	ldr	r3, [r7, #12]
 8011242:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8011244:	2200      	movs	r2, #0
 8011246:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->hdmatx->XferAbortCallback    = NULL;
 8011248:	68fb      	ldr	r3, [r7, #12]
 801124a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 801124c:	2200      	movs	r2, #0
 801124e:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8011250:	68fb      	ldr	r3, [r7, #12]
 8011252:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 8011254:	68fb      	ldr	r3, [r7, #12]
 8011256:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011258:	4619      	mov	r1, r3
 801125a:	68fb      	ldr	r3, [r7, #12]
 801125c:	681b      	ldr	r3, [r3, #0]
 801125e:	330c      	adds	r3, #12
 8011260:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8011262:	68fb      	ldr	r3, [r7, #12]
 8011264:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8011266:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8011268:	f7fe fb26 	bl	800f8b8 <HAL_DMA_Start_IT>
 801126c:	4603      	mov	r3, r0
 801126e:	2b00      	cmp	r3, #0
 8011270:	d008      	beq.n	8011284 <HAL_SPI_TransmitReceive_DMA+0x190>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8011272:	68fb      	ldr	r3, [r7, #12]
 8011274:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8011276:	f043 0210 	orr.w	r2, r3, #16
 801127a:	68fb      	ldr	r3, [r7, #12]
 801127c:	655a      	str	r2, [r3, #84]	@ 0x54
    errorcode = HAL_ERROR;
 801127e:	2301      	movs	r3, #1
 8011280:	75fb      	strb	r3, [r7, #23]

    goto error;
 8011282:	e01e      	b.n	80112c2 <HAL_SPI_TransmitReceive_DMA+0x1ce>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8011284:	68fb      	ldr	r3, [r7, #12]
 8011286:	681b      	ldr	r3, [r3, #0]
 8011288:	681b      	ldr	r3, [r3, #0]
 801128a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801128e:	2b40      	cmp	r3, #64	@ 0x40
 8011290:	d007      	beq.n	80112a2 <HAL_SPI_TransmitReceive_DMA+0x1ae>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8011292:	68fb      	ldr	r3, [r7, #12]
 8011294:	681b      	ldr	r3, [r3, #0]
 8011296:	681a      	ldr	r2, [r3, #0]
 8011298:	68fb      	ldr	r3, [r7, #12]
 801129a:	681b      	ldr	r3, [r3, #0]
 801129c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80112a0:	601a      	str	r2, [r3, #0]
  }
  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 80112a2:	68fb      	ldr	r3, [r7, #12]
 80112a4:	681b      	ldr	r3, [r3, #0]
 80112a6:	685a      	ldr	r2, [r3, #4]
 80112a8:	68fb      	ldr	r3, [r7, #12]
 80112aa:	681b      	ldr	r3, [r3, #0]
 80112ac:	f042 0220 	orr.w	r2, r2, #32
 80112b0:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 80112b2:	68fb      	ldr	r3, [r7, #12]
 80112b4:	681b      	ldr	r3, [r3, #0]
 80112b6:	685a      	ldr	r2, [r3, #4]
 80112b8:	68fb      	ldr	r3, [r7, #12]
 80112ba:	681b      	ldr	r3, [r3, #0]
 80112bc:	f042 0202 	orr.w	r2, r2, #2
 80112c0:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80112c2:	68fb      	ldr	r3, [r7, #12]
 80112c4:	2200      	movs	r2, #0
 80112c6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 80112ca:	7dfb      	ldrb	r3, [r7, #23]
}
 80112cc:	4618      	mov	r0, r3
 80112ce:	3718      	adds	r7, #24
 80112d0:	46bd      	mov	sp, r7
 80112d2:	bd80      	pop	{r7, pc}
 80112d4:	08011761 	.word	0x08011761
 80112d8:	0801160d 	.word	0x0801160d
 80112dc:	0801177d 	.word	0x0801177d
 80112e0:	080116b5 	.word	0x080116b5
 80112e4:	08011799 	.word	0x08011799

080112e8 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 80112e8:	b580      	push	{r7, lr}
 80112ea:	b088      	sub	sp, #32
 80112ec:	af00      	add	r7, sp, #0
 80112ee:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 80112f0:	687b      	ldr	r3, [r7, #4]
 80112f2:	681b      	ldr	r3, [r3, #0]
 80112f4:	685b      	ldr	r3, [r3, #4]
 80112f6:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 80112f8:	687b      	ldr	r3, [r7, #4]
 80112fa:	681b      	ldr	r3, [r3, #0]
 80112fc:	689b      	ldr	r3, [r3, #8]
 80112fe:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8011300:	69bb      	ldr	r3, [r7, #24]
 8011302:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011306:	2b00      	cmp	r3, #0
 8011308:	d10e      	bne.n	8011328 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 801130a:	69bb      	ldr	r3, [r7, #24]
 801130c:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8011310:	2b00      	cmp	r3, #0
 8011312:	d009      	beq.n	8011328 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8011314:	69fb      	ldr	r3, [r7, #28]
 8011316:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801131a:	2b00      	cmp	r3, #0
 801131c:	d004      	beq.n	8011328 <HAL_SPI_IRQHandler+0x40>
  {
    hspi->RxISR(hspi);
 801131e:	687b      	ldr	r3, [r7, #4]
 8011320:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011322:	6878      	ldr	r0, [r7, #4]
 8011324:	4798      	blx	r3
    return;
 8011326:	e0ce      	b.n	80114c6 <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8011328:	69bb      	ldr	r3, [r7, #24]
 801132a:	f003 0302 	and.w	r3, r3, #2
 801132e:	2b00      	cmp	r3, #0
 8011330:	d009      	beq.n	8011346 <HAL_SPI_IRQHandler+0x5e>
 8011332:	69fb      	ldr	r3, [r7, #28]
 8011334:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8011338:	2b00      	cmp	r3, #0
 801133a:	d004      	beq.n	8011346 <HAL_SPI_IRQHandler+0x5e>
  {
    hspi->TxISR(hspi);
 801133c:	687b      	ldr	r3, [r7, #4]
 801133e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8011340:	6878      	ldr	r0, [r7, #4]
 8011342:	4798      	blx	r3
    return;
 8011344:	e0bf      	b.n	80114c6 <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8011346:	69bb      	ldr	r3, [r7, #24]
 8011348:	f003 0320 	and.w	r3, r3, #32
 801134c:	2b00      	cmp	r3, #0
 801134e:	d10a      	bne.n	8011366 <HAL_SPI_IRQHandler+0x7e>
 8011350:	69bb      	ldr	r3, [r7, #24]
 8011352:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011356:	2b00      	cmp	r3, #0
 8011358:	d105      	bne.n	8011366 <HAL_SPI_IRQHandler+0x7e>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 801135a:	69bb      	ldr	r3, [r7, #24]
 801135c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8011360:	2b00      	cmp	r3, #0
 8011362:	f000 80b0 	beq.w	80114c6 <HAL_SPI_IRQHandler+0x1de>
 8011366:	69fb      	ldr	r3, [r7, #28]
 8011368:	f003 0320 	and.w	r3, r3, #32
 801136c:	2b00      	cmp	r3, #0
 801136e:	f000 80aa 	beq.w	80114c6 <HAL_SPI_IRQHandler+0x1de>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8011372:	69bb      	ldr	r3, [r7, #24]
 8011374:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011378:	2b00      	cmp	r3, #0
 801137a:	d023      	beq.n	80113c4 <HAL_SPI_IRQHandler+0xdc>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 801137c:	687b      	ldr	r3, [r7, #4]
 801137e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8011382:	b2db      	uxtb	r3, r3
 8011384:	2b03      	cmp	r3, #3
 8011386:	d011      	beq.n	80113ac <HAL_SPI_IRQHandler+0xc4>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8011388:	687b      	ldr	r3, [r7, #4]
 801138a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801138c:	f043 0204 	orr.w	r2, r3, #4
 8011390:	687b      	ldr	r3, [r7, #4]
 8011392:	655a      	str	r2, [r3, #84]	@ 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8011394:	2300      	movs	r3, #0
 8011396:	617b      	str	r3, [r7, #20]
 8011398:	687b      	ldr	r3, [r7, #4]
 801139a:	681b      	ldr	r3, [r3, #0]
 801139c:	68db      	ldr	r3, [r3, #12]
 801139e:	617b      	str	r3, [r7, #20]
 80113a0:	687b      	ldr	r3, [r7, #4]
 80113a2:	681b      	ldr	r3, [r3, #0]
 80113a4:	689b      	ldr	r3, [r3, #8]
 80113a6:	617b      	str	r3, [r7, #20]
 80113a8:	697b      	ldr	r3, [r7, #20]
 80113aa:	e00b      	b.n	80113c4 <HAL_SPI_IRQHandler+0xdc>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80113ac:	2300      	movs	r3, #0
 80113ae:	613b      	str	r3, [r7, #16]
 80113b0:	687b      	ldr	r3, [r7, #4]
 80113b2:	681b      	ldr	r3, [r3, #0]
 80113b4:	68db      	ldr	r3, [r3, #12]
 80113b6:	613b      	str	r3, [r7, #16]
 80113b8:	687b      	ldr	r3, [r7, #4]
 80113ba:	681b      	ldr	r3, [r3, #0]
 80113bc:	689b      	ldr	r3, [r3, #8]
 80113be:	613b      	str	r3, [r7, #16]
 80113c0:	693b      	ldr	r3, [r7, #16]
        return;
 80113c2:	e080      	b.n	80114c6 <HAL_SPI_IRQHandler+0x1de>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 80113c4:	69bb      	ldr	r3, [r7, #24]
 80113c6:	f003 0320 	and.w	r3, r3, #32
 80113ca:	2b00      	cmp	r3, #0
 80113cc:	d014      	beq.n	80113f8 <HAL_SPI_IRQHandler+0x110>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80113ce:	687b      	ldr	r3, [r7, #4]
 80113d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80113d2:	f043 0201 	orr.w	r2, r3, #1
 80113d6:	687b      	ldr	r3, [r7, #4]
 80113d8:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80113da:	2300      	movs	r3, #0
 80113dc:	60fb      	str	r3, [r7, #12]
 80113de:	687b      	ldr	r3, [r7, #4]
 80113e0:	681b      	ldr	r3, [r3, #0]
 80113e2:	689b      	ldr	r3, [r3, #8]
 80113e4:	60fb      	str	r3, [r7, #12]
 80113e6:	687b      	ldr	r3, [r7, #4]
 80113e8:	681b      	ldr	r3, [r3, #0]
 80113ea:	681a      	ldr	r2, [r3, #0]
 80113ec:	687b      	ldr	r3, [r7, #4]
 80113ee:	681b      	ldr	r3, [r3, #0]
 80113f0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80113f4:	601a      	str	r2, [r3, #0]
 80113f6:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 80113f8:	69bb      	ldr	r3, [r7, #24]
 80113fa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80113fe:	2b00      	cmp	r3, #0
 8011400:	d00c      	beq.n	801141c <HAL_SPI_IRQHandler+0x134>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8011402:	687b      	ldr	r3, [r7, #4]
 8011404:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8011406:	f043 0208 	orr.w	r2, r3, #8
 801140a:	687b      	ldr	r3, [r7, #4]
 801140c:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 801140e:	2300      	movs	r3, #0
 8011410:	60bb      	str	r3, [r7, #8]
 8011412:	687b      	ldr	r3, [r7, #4]
 8011414:	681b      	ldr	r3, [r3, #0]
 8011416:	689b      	ldr	r3, [r3, #8]
 8011418:	60bb      	str	r3, [r7, #8]
 801141a:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 801141c:	687b      	ldr	r3, [r7, #4]
 801141e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8011420:	2b00      	cmp	r3, #0
 8011422:	d04f      	beq.n	80114c4 <HAL_SPI_IRQHandler+0x1dc>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8011424:	687b      	ldr	r3, [r7, #4]
 8011426:	681b      	ldr	r3, [r3, #0]
 8011428:	685a      	ldr	r2, [r3, #4]
 801142a:	687b      	ldr	r3, [r7, #4]
 801142c:	681b      	ldr	r3, [r3, #0]
 801142e:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8011432:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8011434:	687b      	ldr	r3, [r7, #4]
 8011436:	2201      	movs	r2, #1
 8011438:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 801143c:	69fb      	ldr	r3, [r7, #28]
 801143e:	f003 0302 	and.w	r3, r3, #2
 8011442:	2b00      	cmp	r3, #0
 8011444:	d104      	bne.n	8011450 <HAL_SPI_IRQHandler+0x168>
 8011446:	69fb      	ldr	r3, [r7, #28]
 8011448:	f003 0301 	and.w	r3, r3, #1
 801144c:	2b00      	cmp	r3, #0
 801144e:	d034      	beq.n	80114ba <HAL_SPI_IRQHandler+0x1d2>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8011450:	687b      	ldr	r3, [r7, #4]
 8011452:	681b      	ldr	r3, [r3, #0]
 8011454:	685a      	ldr	r2, [r3, #4]
 8011456:	687b      	ldr	r3, [r7, #4]
 8011458:	681b      	ldr	r3, [r3, #0]
 801145a:	f022 0203 	bic.w	r2, r2, #3
 801145e:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8011460:	687b      	ldr	r3, [r7, #4]
 8011462:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8011464:	2b00      	cmp	r3, #0
 8011466:	d011      	beq.n	801148c <HAL_SPI_IRQHandler+0x1a4>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8011468:	687b      	ldr	r3, [r7, #4]
 801146a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 801146c:	4a17      	ldr	r2, [pc, #92]	@ (80114cc <HAL_SPI_IRQHandler+0x1e4>)
 801146e:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8011470:	687b      	ldr	r3, [r7, #4]
 8011472:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8011474:	4618      	mov	r0, r3
 8011476:	f7fe fa77 	bl	800f968 <HAL_DMA_Abort_IT>
 801147a:	4603      	mov	r3, r0
 801147c:	2b00      	cmp	r3, #0
 801147e:	d005      	beq.n	801148c <HAL_SPI_IRQHandler+0x1a4>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8011480:	687b      	ldr	r3, [r7, #4]
 8011482:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8011484:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8011488:	687b      	ldr	r3, [r7, #4]
 801148a:	655a      	str	r2, [r3, #84]	@ 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 801148c:	687b      	ldr	r3, [r7, #4]
 801148e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8011490:	2b00      	cmp	r3, #0
 8011492:	d016      	beq.n	80114c2 <HAL_SPI_IRQHandler+0x1da>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8011494:	687b      	ldr	r3, [r7, #4]
 8011496:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8011498:	4a0c      	ldr	r2, [pc, #48]	@ (80114cc <HAL_SPI_IRQHandler+0x1e4>)
 801149a:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 801149c:	687b      	ldr	r3, [r7, #4]
 801149e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80114a0:	4618      	mov	r0, r3
 80114a2:	f7fe fa61 	bl	800f968 <HAL_DMA_Abort_IT>
 80114a6:	4603      	mov	r3, r0
 80114a8:	2b00      	cmp	r3, #0
 80114aa:	d00a      	beq.n	80114c2 <HAL_SPI_IRQHandler+0x1da>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80114ac:	687b      	ldr	r3, [r7, #4]
 80114ae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80114b0:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80114b4:	687b      	ldr	r3, [r7, #4]
 80114b6:	655a      	str	r2, [r3, #84]	@ 0x54
        if (hspi->hdmatx != NULL)
 80114b8:	e003      	b.n	80114c2 <HAL_SPI_IRQHandler+0x1da>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 80114ba:	6878      	ldr	r0, [r7, #4]
 80114bc:	f000 f83a 	bl	8011534 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 80114c0:	e000      	b.n	80114c4 <HAL_SPI_IRQHandler+0x1dc>
        if (hspi->hdmatx != NULL)
 80114c2:	bf00      	nop
    return;
 80114c4:	bf00      	nop
  }
}
 80114c6:	3720      	adds	r7, #32
 80114c8:	46bd      	mov	sp, r7
 80114ca:	bd80      	pop	{r7, pc}
 80114cc:	080117d9 	.word	0x080117d9

080114d0 <HAL_SPI_TxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 80114d0:	b480      	push	{r7}
 80114d2:	b083      	sub	sp, #12
 80114d4:	af00      	add	r7, sp, #0
 80114d6:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 80114d8:	bf00      	nop
 80114da:	370c      	adds	r7, #12
 80114dc:	46bd      	mov	sp, r7
 80114de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80114e2:	4770      	bx	lr

080114e4 <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 80114e4:	b480      	push	{r7}
 80114e6:	b083      	sub	sp, #12
 80114e8:	af00      	add	r7, sp, #0
 80114ea:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 80114ec:	bf00      	nop
 80114ee:	370c      	adds	r7, #12
 80114f0:	46bd      	mov	sp, r7
 80114f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80114f6:	4770      	bx	lr

080114f8 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 80114f8:	b480      	push	{r7}
 80114fa:	b083      	sub	sp, #12
 80114fc:	af00      	add	r7, sp, #0
 80114fe:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 8011500:	bf00      	nop
 8011502:	370c      	adds	r7, #12
 8011504:	46bd      	mov	sp, r7
 8011506:	f85d 7b04 	ldr.w	r7, [sp], #4
 801150a:	4770      	bx	lr

0801150c <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 801150c:	b480      	push	{r7}
 801150e:	b083      	sub	sp, #12
 8011510:	af00      	add	r7, sp, #0
 8011512:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 8011514:	bf00      	nop
 8011516:	370c      	adds	r7, #12
 8011518:	46bd      	mov	sp, r7
 801151a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801151e:	4770      	bx	lr

08011520 <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8011520:	b480      	push	{r7}
 8011522:	b083      	sub	sp, #12
 8011524:	af00      	add	r7, sp, #0
 8011526:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 8011528:	bf00      	nop
 801152a:	370c      	adds	r7, #12
 801152c:	46bd      	mov	sp, r7
 801152e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011532:	4770      	bx	lr

08011534 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8011534:	b480      	push	{r7}
 8011536:	b083      	sub	sp, #12
 8011538:	af00      	add	r7, sp, #0
 801153a:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 801153c:	bf00      	nop
 801153e:	370c      	adds	r7, #12
 8011540:	46bd      	mov	sp, r7
 8011542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011546:	4770      	bx	lr

08011548 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 8011548:	b480      	push	{r7}
 801154a:	b083      	sub	sp, #12
 801154c:	af00      	add	r7, sp, #0
 801154e:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8011550:	687b      	ldr	r3, [r7, #4]
 8011552:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8011556:	b2db      	uxtb	r3, r3
}
 8011558:	4618      	mov	r0, r3
 801155a:	370c      	adds	r7, #12
 801155c:	46bd      	mov	sp, r7
 801155e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011562:	4770      	bx	lr

08011564 <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8011564:	b580      	push	{r7, lr}
 8011566:	b086      	sub	sp, #24
 8011568:	af00      	add	r7, sp, #0
 801156a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 801156c:	687b      	ldr	r3, [r7, #4]
 801156e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011570:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8011572:	f7fd ffd5 	bl	800f520 <HAL_GetTick>
 8011576:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8011578:	687b      	ldr	r3, [r7, #4]
 801157a:	681b      	ldr	r3, [r3, #0]
 801157c:	681b      	ldr	r3, [r3, #0]
 801157e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8011582:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8011586:	d03b      	beq.n	8011600 <SPI_DMATransmitCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8011588:	697b      	ldr	r3, [r7, #20]
 801158a:	681b      	ldr	r3, [r3, #0]
 801158c:	685a      	ldr	r2, [r3, #4]
 801158e:	697b      	ldr	r3, [r7, #20]
 8011590:	681b      	ldr	r3, [r3, #0]
 8011592:	f022 0220 	bic.w	r2, r2, #32
 8011596:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8011598:	697b      	ldr	r3, [r7, #20]
 801159a:	681b      	ldr	r3, [r3, #0]
 801159c:	685a      	ldr	r2, [r3, #4]
 801159e:	697b      	ldr	r3, [r7, #20]
 80115a0:	681b      	ldr	r3, [r3, #0]
 80115a2:	f022 0202 	bic.w	r2, r2, #2
 80115a6:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 80115a8:	693a      	ldr	r2, [r7, #16]
 80115aa:	2164      	movs	r1, #100	@ 0x64
 80115ac:	6978      	ldr	r0, [r7, #20]
 80115ae:	f000 fa15 	bl	80119dc <SPI_EndRxTxTransaction>
 80115b2:	4603      	mov	r3, r0
 80115b4:	2b00      	cmp	r3, #0
 80115b6:	d005      	beq.n	80115c4 <SPI_DMATransmitCplt+0x60>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80115b8:	697b      	ldr	r3, [r7, #20]
 80115ba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80115bc:	f043 0220 	orr.w	r2, r3, #32
 80115c0:	697b      	ldr	r3, [r7, #20]
 80115c2:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80115c4:	697b      	ldr	r3, [r7, #20]
 80115c6:	689b      	ldr	r3, [r3, #8]
 80115c8:	2b00      	cmp	r3, #0
 80115ca:	d10a      	bne.n	80115e2 <SPI_DMATransmitCplt+0x7e>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80115cc:	2300      	movs	r3, #0
 80115ce:	60fb      	str	r3, [r7, #12]
 80115d0:	697b      	ldr	r3, [r7, #20]
 80115d2:	681b      	ldr	r3, [r3, #0]
 80115d4:	68db      	ldr	r3, [r3, #12]
 80115d6:	60fb      	str	r3, [r7, #12]
 80115d8:	697b      	ldr	r3, [r7, #20]
 80115da:	681b      	ldr	r3, [r3, #0]
 80115dc:	689b      	ldr	r3, [r3, #8]
 80115de:	60fb      	str	r3, [r7, #12]
 80115e0:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 80115e2:	697b      	ldr	r3, [r7, #20]
 80115e4:	2200      	movs	r2, #0
 80115e6:	86da      	strh	r2, [r3, #54]	@ 0x36
    hspi->State = HAL_SPI_STATE_READY;
 80115e8:	697b      	ldr	r3, [r7, #20]
 80115ea:	2201      	movs	r2, #1
 80115ec:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80115f0:	697b      	ldr	r3, [r7, #20]
 80115f2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80115f4:	2b00      	cmp	r3, #0
 80115f6:	d003      	beq.n	8011600 <SPI_DMATransmitCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 80115f8:	6978      	ldr	r0, [r7, #20]
 80115fa:	f7ff ff9b 	bl	8011534 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 80115fe:	e002      	b.n	8011606 <SPI_DMATransmitCplt+0xa2>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 8011600:	6978      	ldr	r0, [r7, #20]
 8011602:	f7ff ff65 	bl	80114d0 <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8011606:	3718      	adds	r7, #24
 8011608:	46bd      	mov	sp, r7
 801160a:	bd80      	pop	{r7, pc}

0801160c <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 801160c:	b580      	push	{r7, lr}
 801160e:	b084      	sub	sp, #16
 8011610:	af00      	add	r7, sp, #0
 8011612:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8011614:	687b      	ldr	r3, [r7, #4]
 8011616:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011618:	60fb      	str	r3, [r7, #12]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 801161a:	f7fd ff81 	bl	800f520 <HAL_GetTick>
 801161e:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8011620:	687b      	ldr	r3, [r7, #4]
 8011622:	681b      	ldr	r3, [r3, #0]
 8011624:	681b      	ldr	r3, [r3, #0]
 8011626:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 801162a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801162e:	d03b      	beq.n	80116a8 <SPI_DMAReceiveCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8011630:	68fb      	ldr	r3, [r7, #12]
 8011632:	681b      	ldr	r3, [r3, #0]
 8011634:	685a      	ldr	r2, [r3, #4]
 8011636:	68fb      	ldr	r3, [r7, #12]
 8011638:	681b      	ldr	r3, [r3, #0]
 801163a:	f022 0220 	bic.w	r2, r2, #32
 801163e:	605a      	str	r2, [r3, #4]
      UNUSED(tmpreg);
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8011640:	68fb      	ldr	r3, [r7, #12]
 8011642:	689b      	ldr	r3, [r3, #8]
 8011644:	2b00      	cmp	r3, #0
 8011646:	d10d      	bne.n	8011664 <SPI_DMAReceiveCplt+0x58>
 8011648:	68fb      	ldr	r3, [r7, #12]
 801164a:	685b      	ldr	r3, [r3, #4]
 801164c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8011650:	d108      	bne.n	8011664 <SPI_DMAReceiveCplt+0x58>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8011652:	68fb      	ldr	r3, [r7, #12]
 8011654:	681b      	ldr	r3, [r3, #0]
 8011656:	685a      	ldr	r2, [r3, #4]
 8011658:	68fb      	ldr	r3, [r7, #12]
 801165a:	681b      	ldr	r3, [r3, #0]
 801165c:	f022 0203 	bic.w	r2, r2, #3
 8011660:	605a      	str	r2, [r3, #4]
 8011662:	e007      	b.n	8011674 <SPI_DMAReceiveCplt+0x68>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8011664:	68fb      	ldr	r3, [r7, #12]
 8011666:	681b      	ldr	r3, [r3, #0]
 8011668:	685a      	ldr	r2, [r3, #4]
 801166a:	68fb      	ldr	r3, [r7, #12]
 801166c:	681b      	ldr	r3, [r3, #0]
 801166e:	f022 0201 	bic.w	r2, r2, #1
 8011672:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8011674:	68ba      	ldr	r2, [r7, #8]
 8011676:	2164      	movs	r1, #100	@ 0x64
 8011678:	68f8      	ldr	r0, [r7, #12]
 801167a:	f000 f949 	bl	8011910 <SPI_EndRxTransaction>
 801167e:	4603      	mov	r3, r0
 8011680:	2b00      	cmp	r3, #0
 8011682:	d002      	beq.n	801168a <SPI_DMAReceiveCplt+0x7e>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8011684:	68fb      	ldr	r3, [r7, #12]
 8011686:	2220      	movs	r2, #32
 8011688:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    hspi->RxXferCount = 0U;
 801168a:	68fb      	ldr	r3, [r7, #12]
 801168c:	2200      	movs	r2, #0
 801168e:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8011690:	68fb      	ldr	r3, [r7, #12]
 8011692:	2201      	movs	r2, #1
 8011694:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8011698:	68fb      	ldr	r3, [r7, #12]
 801169a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801169c:	2b00      	cmp	r3, #0
 801169e:	d003      	beq.n	80116a8 <SPI_DMAReceiveCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 80116a0:	68f8      	ldr	r0, [r7, #12]
 80116a2:	f7ff ff47 	bl	8011534 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 80116a6:	e002      	b.n	80116ae <SPI_DMAReceiveCplt+0xa2>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 80116a8:	68f8      	ldr	r0, [r7, #12]
 80116aa:	f7ff ff1b 	bl	80114e4 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80116ae:	3710      	adds	r7, #16
 80116b0:	46bd      	mov	sp, r7
 80116b2:	bd80      	pop	{r7, pc}

080116b4 <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80116b4:	b580      	push	{r7, lr}
 80116b6:	b084      	sub	sp, #16
 80116b8:	af00      	add	r7, sp, #0
 80116ba:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80116bc:	687b      	ldr	r3, [r7, #4]
 80116be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80116c0:	60fb      	str	r3, [r7, #12]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80116c2:	f7fd ff2d 	bl	800f520 <HAL_GetTick>
 80116c6:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 80116c8:	687b      	ldr	r3, [r7, #4]
 80116ca:	681b      	ldr	r3, [r3, #0]
 80116cc:	681b      	ldr	r3, [r3, #0]
 80116ce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80116d2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80116d6:	d02f      	beq.n	8011738 <SPI_DMATransmitReceiveCplt+0x84>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 80116d8:	68fb      	ldr	r3, [r7, #12]
 80116da:	681b      	ldr	r3, [r3, #0]
 80116dc:	685a      	ldr	r2, [r3, #4]
 80116de:	68fb      	ldr	r3, [r7, #12]
 80116e0:	681b      	ldr	r3, [r3, #0]
 80116e2:	f022 0220 	bic.w	r2, r2, #32
 80116e6:	605a      	str	r2, [r3, #4]
      UNUSED(tmpreg);
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 80116e8:	68ba      	ldr	r2, [r7, #8]
 80116ea:	2164      	movs	r1, #100	@ 0x64
 80116ec:	68f8      	ldr	r0, [r7, #12]
 80116ee:	f000 f975 	bl	80119dc <SPI_EndRxTxTransaction>
 80116f2:	4603      	mov	r3, r0
 80116f4:	2b00      	cmp	r3, #0
 80116f6:	d005      	beq.n	8011704 <SPI_DMATransmitReceiveCplt+0x50>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80116f8:	68fb      	ldr	r3, [r7, #12]
 80116fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80116fc:	f043 0220 	orr.w	r2, r3, #32
 8011700:	68fb      	ldr	r3, [r7, #12]
 8011702:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8011704:	68fb      	ldr	r3, [r7, #12]
 8011706:	681b      	ldr	r3, [r3, #0]
 8011708:	685a      	ldr	r2, [r3, #4]
 801170a:	68fb      	ldr	r3, [r7, #12]
 801170c:	681b      	ldr	r3, [r3, #0]
 801170e:	f022 0203 	bic.w	r2, r2, #3
 8011712:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 8011714:	68fb      	ldr	r3, [r7, #12]
 8011716:	2200      	movs	r2, #0
 8011718:	86da      	strh	r2, [r3, #54]	@ 0x36
    hspi->RxXferCount = 0U;
 801171a:	68fb      	ldr	r3, [r7, #12]
 801171c:	2200      	movs	r2, #0
 801171e:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8011720:	68fb      	ldr	r3, [r7, #12]
 8011722:	2201      	movs	r2, #1
 8011724:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8011728:	68fb      	ldr	r3, [r7, #12]
 801172a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801172c:	2b00      	cmp	r3, #0
 801172e:	d003      	beq.n	8011738 <SPI_DMATransmitReceiveCplt+0x84>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8011730:	68f8      	ldr	r0, [r7, #12]
 8011732:	f7ff feff 	bl	8011534 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8011736:	e002      	b.n	801173e <SPI_DMATransmitReceiveCplt+0x8a>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 8011738:	68f8      	ldr	r0, [r7, #12]
 801173a:	f7ef fde7 	bl	800130c <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 801173e:	3710      	adds	r7, #16
 8011740:	46bd      	mov	sp, r7
 8011742:	bd80      	pop	{r7, pc}

08011744 <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 8011744:	b580      	push	{r7, lr}
 8011746:	b084      	sub	sp, #16
 8011748:	af00      	add	r7, sp, #0
 801174a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 801174c:	687b      	ldr	r3, [r7, #4]
 801174e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011750:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 8011752:	68f8      	ldr	r0, [r7, #12]
 8011754:	f7ff fed0 	bl	80114f8 <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8011758:	bf00      	nop
 801175a:	3710      	adds	r7, #16
 801175c:	46bd      	mov	sp, r7
 801175e:	bd80      	pop	{r7, pc}

08011760 <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8011760:	b580      	push	{r7, lr}
 8011762:	b084      	sub	sp, #16
 8011764:	af00      	add	r7, sp, #0
 8011766:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8011768:	687b      	ldr	r3, [r7, #4]
 801176a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801176c:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 801176e:	68f8      	ldr	r0, [r7, #12]
 8011770:	f7ff fecc 	bl	801150c <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8011774:	bf00      	nop
 8011776:	3710      	adds	r7, #16
 8011778:	46bd      	mov	sp, r7
 801177a:	bd80      	pop	{r7, pc}

0801177c <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 801177c:	b580      	push	{r7, lr}
 801177e:	b084      	sub	sp, #16
 8011780:	af00      	add	r7, sp, #0
 8011782:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8011784:	687b      	ldr	r3, [r7, #4]
 8011786:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011788:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 801178a:	68f8      	ldr	r0, [r7, #12]
 801178c:	f7ff fec8 	bl	8011520 <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8011790:	bf00      	nop
 8011792:	3710      	adds	r7, #16
 8011794:	46bd      	mov	sp, r7
 8011796:	bd80      	pop	{r7, pc}

08011798 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8011798:	b580      	push	{r7, lr}
 801179a:	b084      	sub	sp, #16
 801179c:	af00      	add	r7, sp, #0
 801179e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80117a0:	687b      	ldr	r3, [r7, #4]
 80117a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80117a4:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 80117a6:	68fb      	ldr	r3, [r7, #12]
 80117a8:	681b      	ldr	r3, [r3, #0]
 80117aa:	685a      	ldr	r2, [r3, #4]
 80117ac:	68fb      	ldr	r3, [r7, #12]
 80117ae:	681b      	ldr	r3, [r3, #0]
 80117b0:	f022 0203 	bic.w	r2, r2, #3
 80117b4:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80117b6:	68fb      	ldr	r3, [r7, #12]
 80117b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80117ba:	f043 0210 	orr.w	r2, r3, #16
 80117be:	68fb      	ldr	r3, [r7, #12]
 80117c0:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_READY;
 80117c2:	68fb      	ldr	r3, [r7, #12]
 80117c4:	2201      	movs	r2, #1
 80117c6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80117ca:	68f8      	ldr	r0, [r7, #12]
 80117cc:	f7ff feb2 	bl	8011534 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80117d0:	bf00      	nop
 80117d2:	3710      	adds	r7, #16
 80117d4:	46bd      	mov	sp, r7
 80117d6:	bd80      	pop	{r7, pc}

080117d8 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80117d8:	b580      	push	{r7, lr}
 80117da:	b084      	sub	sp, #16
 80117dc:	af00      	add	r7, sp, #0
 80117de:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80117e0:	687b      	ldr	r3, [r7, #4]
 80117e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80117e4:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 80117e6:	68fb      	ldr	r3, [r7, #12]
 80117e8:	2200      	movs	r2, #0
 80117ea:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferCount = 0U;
 80117ec:	68fb      	ldr	r3, [r7, #12]
 80117ee:	2200      	movs	r2, #0
 80117f0:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80117f2:	68f8      	ldr	r0, [r7, #12]
 80117f4:	f7ff fe9e 	bl	8011534 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80117f8:	bf00      	nop
 80117fa:	3710      	adds	r7, #16
 80117fc:	46bd      	mov	sp, r7
 80117fe:	bd80      	pop	{r7, pc}

08011800 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8011800:	b580      	push	{r7, lr}
 8011802:	b088      	sub	sp, #32
 8011804:	af00      	add	r7, sp, #0
 8011806:	60f8      	str	r0, [r7, #12]
 8011808:	60b9      	str	r1, [r7, #8]
 801180a:	603b      	str	r3, [r7, #0]
 801180c:	4613      	mov	r3, r2
 801180e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8011810:	f7fd fe86 	bl	800f520 <HAL_GetTick>
 8011814:	4602      	mov	r2, r0
 8011816:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011818:	1a9b      	subs	r3, r3, r2
 801181a:	683a      	ldr	r2, [r7, #0]
 801181c:	4413      	add	r3, r2
 801181e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8011820:	f7fd fe7e 	bl	800f520 <HAL_GetTick>
 8011824:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8011826:	4b39      	ldr	r3, [pc, #228]	@ (801190c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8011828:	681b      	ldr	r3, [r3, #0]
 801182a:	015b      	lsls	r3, r3, #5
 801182c:	0d1b      	lsrs	r3, r3, #20
 801182e:	69fa      	ldr	r2, [r7, #28]
 8011830:	fb02 f303 	mul.w	r3, r2, r3
 8011834:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8011836:	e054      	b.n	80118e2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8011838:	683b      	ldr	r3, [r7, #0]
 801183a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801183e:	d050      	beq.n	80118e2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8011840:	f7fd fe6e 	bl	800f520 <HAL_GetTick>
 8011844:	4602      	mov	r2, r0
 8011846:	69bb      	ldr	r3, [r7, #24]
 8011848:	1ad3      	subs	r3, r2, r3
 801184a:	69fa      	ldr	r2, [r7, #28]
 801184c:	429a      	cmp	r2, r3
 801184e:	d902      	bls.n	8011856 <SPI_WaitFlagStateUntilTimeout+0x56>
 8011850:	69fb      	ldr	r3, [r7, #28]
 8011852:	2b00      	cmp	r3, #0
 8011854:	d13d      	bne.n	80118d2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8011856:	68fb      	ldr	r3, [r7, #12]
 8011858:	681b      	ldr	r3, [r3, #0]
 801185a:	685a      	ldr	r2, [r3, #4]
 801185c:	68fb      	ldr	r3, [r7, #12]
 801185e:	681b      	ldr	r3, [r3, #0]
 8011860:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8011864:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8011866:	68fb      	ldr	r3, [r7, #12]
 8011868:	685b      	ldr	r3, [r3, #4]
 801186a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 801186e:	d111      	bne.n	8011894 <SPI_WaitFlagStateUntilTimeout+0x94>
 8011870:	68fb      	ldr	r3, [r7, #12]
 8011872:	689b      	ldr	r3, [r3, #8]
 8011874:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8011878:	d004      	beq.n	8011884 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 801187a:	68fb      	ldr	r3, [r7, #12]
 801187c:	689b      	ldr	r3, [r3, #8]
 801187e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8011882:	d107      	bne.n	8011894 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8011884:	68fb      	ldr	r3, [r7, #12]
 8011886:	681b      	ldr	r3, [r3, #0]
 8011888:	681a      	ldr	r2, [r3, #0]
 801188a:	68fb      	ldr	r3, [r7, #12]
 801188c:	681b      	ldr	r3, [r3, #0]
 801188e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8011892:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8011894:	68fb      	ldr	r3, [r7, #12]
 8011896:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011898:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 801189c:	d10f      	bne.n	80118be <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 801189e:	68fb      	ldr	r3, [r7, #12]
 80118a0:	681b      	ldr	r3, [r3, #0]
 80118a2:	681a      	ldr	r2, [r3, #0]
 80118a4:	68fb      	ldr	r3, [r7, #12]
 80118a6:	681b      	ldr	r3, [r3, #0]
 80118a8:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80118ac:	601a      	str	r2, [r3, #0]
 80118ae:	68fb      	ldr	r3, [r7, #12]
 80118b0:	681b      	ldr	r3, [r3, #0]
 80118b2:	681a      	ldr	r2, [r3, #0]
 80118b4:	68fb      	ldr	r3, [r7, #12]
 80118b6:	681b      	ldr	r3, [r3, #0]
 80118b8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80118bc:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80118be:	68fb      	ldr	r3, [r7, #12]
 80118c0:	2201      	movs	r2, #1
 80118c2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80118c6:	68fb      	ldr	r3, [r7, #12]
 80118c8:	2200      	movs	r2, #0
 80118ca:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 80118ce:	2303      	movs	r3, #3
 80118d0:	e017      	b.n	8011902 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80118d2:	697b      	ldr	r3, [r7, #20]
 80118d4:	2b00      	cmp	r3, #0
 80118d6:	d101      	bne.n	80118dc <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80118d8:	2300      	movs	r3, #0
 80118da:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80118dc:	697b      	ldr	r3, [r7, #20]
 80118de:	3b01      	subs	r3, #1
 80118e0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80118e2:	68fb      	ldr	r3, [r7, #12]
 80118e4:	681b      	ldr	r3, [r3, #0]
 80118e6:	689a      	ldr	r2, [r3, #8]
 80118e8:	68bb      	ldr	r3, [r7, #8]
 80118ea:	4013      	ands	r3, r2
 80118ec:	68ba      	ldr	r2, [r7, #8]
 80118ee:	429a      	cmp	r2, r3
 80118f0:	bf0c      	ite	eq
 80118f2:	2301      	moveq	r3, #1
 80118f4:	2300      	movne	r3, #0
 80118f6:	b2db      	uxtb	r3, r3
 80118f8:	461a      	mov	r2, r3
 80118fa:	79fb      	ldrb	r3, [r7, #7]
 80118fc:	429a      	cmp	r2, r3
 80118fe:	d19b      	bne.n	8011838 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8011900:	2300      	movs	r3, #0
}
 8011902:	4618      	mov	r0, r3
 8011904:	3720      	adds	r7, #32
 8011906:	46bd      	mov	sp, r7
 8011908:	bd80      	pop	{r7, pc}
 801190a:	bf00      	nop
 801190c:	20000000 	.word	0x20000000

08011910 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8011910:	b580      	push	{r7, lr}
 8011912:	b086      	sub	sp, #24
 8011914:	af02      	add	r7, sp, #8
 8011916:	60f8      	str	r0, [r7, #12]
 8011918:	60b9      	str	r1, [r7, #8]
 801191a:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 801191c:	68fb      	ldr	r3, [r7, #12]
 801191e:	685b      	ldr	r3, [r3, #4]
 8011920:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8011924:	d111      	bne.n	801194a <SPI_EndRxTransaction+0x3a>
 8011926:	68fb      	ldr	r3, [r7, #12]
 8011928:	689b      	ldr	r3, [r3, #8]
 801192a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 801192e:	d004      	beq.n	801193a <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8011930:	68fb      	ldr	r3, [r7, #12]
 8011932:	689b      	ldr	r3, [r3, #8]
 8011934:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8011938:	d107      	bne.n	801194a <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 801193a:	68fb      	ldr	r3, [r7, #12]
 801193c:	681b      	ldr	r3, [r3, #0]
 801193e:	681a      	ldr	r2, [r3, #0]
 8011940:	68fb      	ldr	r3, [r7, #12]
 8011942:	681b      	ldr	r3, [r3, #0]
 8011944:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8011948:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 801194a:	68fb      	ldr	r3, [r7, #12]
 801194c:	685b      	ldr	r3, [r3, #4]
 801194e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8011952:	d12a      	bne.n	80119aa <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8011954:	68fb      	ldr	r3, [r7, #12]
 8011956:	689b      	ldr	r3, [r3, #8]
 8011958:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 801195c:	d012      	beq.n	8011984 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 801195e:	687b      	ldr	r3, [r7, #4]
 8011960:	9300      	str	r3, [sp, #0]
 8011962:	68bb      	ldr	r3, [r7, #8]
 8011964:	2200      	movs	r2, #0
 8011966:	2180      	movs	r1, #128	@ 0x80
 8011968:	68f8      	ldr	r0, [r7, #12]
 801196a:	f7ff ff49 	bl	8011800 <SPI_WaitFlagStateUntilTimeout>
 801196e:	4603      	mov	r3, r0
 8011970:	2b00      	cmp	r3, #0
 8011972:	d02d      	beq.n	80119d0 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8011974:	68fb      	ldr	r3, [r7, #12]
 8011976:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8011978:	f043 0220 	orr.w	r2, r3, #32
 801197c:	68fb      	ldr	r3, [r7, #12]
 801197e:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8011980:	2303      	movs	r3, #3
 8011982:	e026      	b.n	80119d2 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8011984:	687b      	ldr	r3, [r7, #4]
 8011986:	9300      	str	r3, [sp, #0]
 8011988:	68bb      	ldr	r3, [r7, #8]
 801198a:	2200      	movs	r2, #0
 801198c:	2101      	movs	r1, #1
 801198e:	68f8      	ldr	r0, [r7, #12]
 8011990:	f7ff ff36 	bl	8011800 <SPI_WaitFlagStateUntilTimeout>
 8011994:	4603      	mov	r3, r0
 8011996:	2b00      	cmp	r3, #0
 8011998:	d01a      	beq.n	80119d0 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 801199a:	68fb      	ldr	r3, [r7, #12]
 801199c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801199e:	f043 0220 	orr.w	r2, r3, #32
 80119a2:	68fb      	ldr	r3, [r7, #12]
 80119a4:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 80119a6:	2303      	movs	r3, #3
 80119a8:	e013      	b.n	80119d2 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80119aa:	687b      	ldr	r3, [r7, #4]
 80119ac:	9300      	str	r3, [sp, #0]
 80119ae:	68bb      	ldr	r3, [r7, #8]
 80119b0:	2200      	movs	r2, #0
 80119b2:	2101      	movs	r1, #1
 80119b4:	68f8      	ldr	r0, [r7, #12]
 80119b6:	f7ff ff23 	bl	8011800 <SPI_WaitFlagStateUntilTimeout>
 80119ba:	4603      	mov	r3, r0
 80119bc:	2b00      	cmp	r3, #0
 80119be:	d007      	beq.n	80119d0 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80119c0:	68fb      	ldr	r3, [r7, #12]
 80119c2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80119c4:	f043 0220 	orr.w	r2, r3, #32
 80119c8:	68fb      	ldr	r3, [r7, #12]
 80119ca:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80119cc:	2303      	movs	r3, #3
 80119ce:	e000      	b.n	80119d2 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 80119d0:	2300      	movs	r3, #0
}
 80119d2:	4618      	mov	r0, r3
 80119d4:	3710      	adds	r7, #16
 80119d6:	46bd      	mov	sp, r7
 80119d8:	bd80      	pop	{r7, pc}
	...

080119dc <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80119dc:	b580      	push	{r7, lr}
 80119de:	b088      	sub	sp, #32
 80119e0:	af02      	add	r7, sp, #8
 80119e2:	60f8      	str	r0, [r7, #12]
 80119e4:	60b9      	str	r1, [r7, #8]
 80119e6:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 80119e8:	687b      	ldr	r3, [r7, #4]
 80119ea:	9300      	str	r3, [sp, #0]
 80119ec:	68bb      	ldr	r3, [r7, #8]
 80119ee:	2201      	movs	r2, #1
 80119f0:	2102      	movs	r1, #2
 80119f2:	68f8      	ldr	r0, [r7, #12]
 80119f4:	f7ff ff04 	bl	8011800 <SPI_WaitFlagStateUntilTimeout>
 80119f8:	4603      	mov	r3, r0
 80119fa:	2b00      	cmp	r3, #0
 80119fc:	d007      	beq.n	8011a0e <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80119fe:	68fb      	ldr	r3, [r7, #12]
 8011a00:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8011a02:	f043 0220 	orr.w	r2, r3, #32
 8011a06:	68fb      	ldr	r3, [r7, #12]
 8011a08:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8011a0a:	2303      	movs	r3, #3
 8011a0c:	e032      	b.n	8011a74 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8011a0e:	4b1b      	ldr	r3, [pc, #108]	@ (8011a7c <SPI_EndRxTxTransaction+0xa0>)
 8011a10:	681b      	ldr	r3, [r3, #0]
 8011a12:	4a1b      	ldr	r2, [pc, #108]	@ (8011a80 <SPI_EndRxTxTransaction+0xa4>)
 8011a14:	fba2 2303 	umull	r2, r3, r2, r3
 8011a18:	0d5b      	lsrs	r3, r3, #21
 8011a1a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8011a1e:	fb02 f303 	mul.w	r3, r2, r3
 8011a22:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8011a24:	68fb      	ldr	r3, [r7, #12]
 8011a26:	685b      	ldr	r3, [r3, #4]
 8011a28:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8011a2c:	d112      	bne.n	8011a54 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8011a2e:	687b      	ldr	r3, [r7, #4]
 8011a30:	9300      	str	r3, [sp, #0]
 8011a32:	68bb      	ldr	r3, [r7, #8]
 8011a34:	2200      	movs	r2, #0
 8011a36:	2180      	movs	r1, #128	@ 0x80
 8011a38:	68f8      	ldr	r0, [r7, #12]
 8011a3a:	f7ff fee1 	bl	8011800 <SPI_WaitFlagStateUntilTimeout>
 8011a3e:	4603      	mov	r3, r0
 8011a40:	2b00      	cmp	r3, #0
 8011a42:	d016      	beq.n	8011a72 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8011a44:	68fb      	ldr	r3, [r7, #12]
 8011a46:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8011a48:	f043 0220 	orr.w	r2, r3, #32
 8011a4c:	68fb      	ldr	r3, [r7, #12]
 8011a4e:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8011a50:	2303      	movs	r3, #3
 8011a52:	e00f      	b.n	8011a74 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8011a54:	697b      	ldr	r3, [r7, #20]
 8011a56:	2b00      	cmp	r3, #0
 8011a58:	d00a      	beq.n	8011a70 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8011a5a:	697b      	ldr	r3, [r7, #20]
 8011a5c:	3b01      	subs	r3, #1
 8011a5e:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8011a60:	68fb      	ldr	r3, [r7, #12]
 8011a62:	681b      	ldr	r3, [r3, #0]
 8011a64:	689b      	ldr	r3, [r3, #8]
 8011a66:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8011a6a:	2b80      	cmp	r3, #128	@ 0x80
 8011a6c:	d0f2      	beq.n	8011a54 <SPI_EndRxTxTransaction+0x78>
 8011a6e:	e000      	b.n	8011a72 <SPI_EndRxTxTransaction+0x96>
        break;
 8011a70:	bf00      	nop
  }

  return HAL_OK;
 8011a72:	2300      	movs	r3, #0
}
 8011a74:	4618      	mov	r0, r3
 8011a76:	3718      	adds	r7, #24
 8011a78:	46bd      	mov	sp, r7
 8011a7a:	bd80      	pop	{r7, pc}
 8011a7c:	20000000 	.word	0x20000000
 8011a80:	165e9f81 	.word	0x165e9f81

08011a84 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8011a84:	b580      	push	{r7, lr}
 8011a86:	b082      	sub	sp, #8
 8011a88:	af00      	add	r7, sp, #0
 8011a8a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8011a8c:	687b      	ldr	r3, [r7, #4]
 8011a8e:	2b00      	cmp	r3, #0
 8011a90:	d101      	bne.n	8011a96 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8011a92:	2301      	movs	r3, #1
 8011a94:	e041      	b.n	8011b1a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8011a96:	687b      	ldr	r3, [r7, #4]
 8011a98:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8011a9c:	b2db      	uxtb	r3, r3
 8011a9e:	2b00      	cmp	r3, #0
 8011aa0:	d106      	bne.n	8011ab0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8011aa2:	687b      	ldr	r3, [r7, #4]
 8011aa4:	2200      	movs	r2, #0
 8011aa6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8011aaa:	6878      	ldr	r0, [r7, #4]
 8011aac:	f7f1 fc64 	bl	8003378 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8011ab0:	687b      	ldr	r3, [r7, #4]
 8011ab2:	2202      	movs	r2, #2
 8011ab4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8011ab8:	687b      	ldr	r3, [r7, #4]
 8011aba:	681a      	ldr	r2, [r3, #0]
 8011abc:	687b      	ldr	r3, [r7, #4]
 8011abe:	3304      	adds	r3, #4
 8011ac0:	4619      	mov	r1, r3
 8011ac2:	4610      	mov	r0, r2
 8011ac4:	f000 fab6 	bl	8012034 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8011ac8:	687b      	ldr	r3, [r7, #4]
 8011aca:	2201      	movs	r2, #1
 8011acc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8011ad0:	687b      	ldr	r3, [r7, #4]
 8011ad2:	2201      	movs	r2, #1
 8011ad4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8011ad8:	687b      	ldr	r3, [r7, #4]
 8011ada:	2201      	movs	r2, #1
 8011adc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8011ae0:	687b      	ldr	r3, [r7, #4]
 8011ae2:	2201      	movs	r2, #1
 8011ae4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8011ae8:	687b      	ldr	r3, [r7, #4]
 8011aea:	2201      	movs	r2, #1
 8011aec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8011af0:	687b      	ldr	r3, [r7, #4]
 8011af2:	2201      	movs	r2, #1
 8011af4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8011af8:	687b      	ldr	r3, [r7, #4]
 8011afa:	2201      	movs	r2, #1
 8011afc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8011b00:	687b      	ldr	r3, [r7, #4]
 8011b02:	2201      	movs	r2, #1
 8011b04:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8011b08:	687b      	ldr	r3, [r7, #4]
 8011b0a:	2201      	movs	r2, #1
 8011b0c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8011b10:	687b      	ldr	r3, [r7, #4]
 8011b12:	2201      	movs	r2, #1
 8011b14:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8011b18:	2300      	movs	r3, #0
}
 8011b1a:	4618      	mov	r0, r3
 8011b1c:	3708      	adds	r7, #8
 8011b1e:	46bd      	mov	sp, r7
 8011b20:	bd80      	pop	{r7, pc}
	...

08011b24 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8011b24:	b480      	push	{r7}
 8011b26:	b085      	sub	sp, #20
 8011b28:	af00      	add	r7, sp, #0
 8011b2a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8011b2c:	687b      	ldr	r3, [r7, #4]
 8011b2e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8011b32:	b2db      	uxtb	r3, r3
 8011b34:	2b01      	cmp	r3, #1
 8011b36:	d001      	beq.n	8011b3c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8011b38:	2301      	movs	r3, #1
 8011b3a:	e04e      	b.n	8011bda <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8011b3c:	687b      	ldr	r3, [r7, #4]
 8011b3e:	2202      	movs	r2, #2
 8011b40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8011b44:	687b      	ldr	r3, [r7, #4]
 8011b46:	681b      	ldr	r3, [r3, #0]
 8011b48:	68da      	ldr	r2, [r3, #12]
 8011b4a:	687b      	ldr	r3, [r7, #4]
 8011b4c:	681b      	ldr	r3, [r3, #0]
 8011b4e:	f042 0201 	orr.w	r2, r2, #1
 8011b52:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8011b54:	687b      	ldr	r3, [r7, #4]
 8011b56:	681b      	ldr	r3, [r3, #0]
 8011b58:	4a23      	ldr	r2, [pc, #140]	@ (8011be8 <HAL_TIM_Base_Start_IT+0xc4>)
 8011b5a:	4293      	cmp	r3, r2
 8011b5c:	d022      	beq.n	8011ba4 <HAL_TIM_Base_Start_IT+0x80>
 8011b5e:	687b      	ldr	r3, [r7, #4]
 8011b60:	681b      	ldr	r3, [r3, #0]
 8011b62:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8011b66:	d01d      	beq.n	8011ba4 <HAL_TIM_Base_Start_IT+0x80>
 8011b68:	687b      	ldr	r3, [r7, #4]
 8011b6a:	681b      	ldr	r3, [r3, #0]
 8011b6c:	4a1f      	ldr	r2, [pc, #124]	@ (8011bec <HAL_TIM_Base_Start_IT+0xc8>)
 8011b6e:	4293      	cmp	r3, r2
 8011b70:	d018      	beq.n	8011ba4 <HAL_TIM_Base_Start_IT+0x80>
 8011b72:	687b      	ldr	r3, [r7, #4]
 8011b74:	681b      	ldr	r3, [r3, #0]
 8011b76:	4a1e      	ldr	r2, [pc, #120]	@ (8011bf0 <HAL_TIM_Base_Start_IT+0xcc>)
 8011b78:	4293      	cmp	r3, r2
 8011b7a:	d013      	beq.n	8011ba4 <HAL_TIM_Base_Start_IT+0x80>
 8011b7c:	687b      	ldr	r3, [r7, #4]
 8011b7e:	681b      	ldr	r3, [r3, #0]
 8011b80:	4a1c      	ldr	r2, [pc, #112]	@ (8011bf4 <HAL_TIM_Base_Start_IT+0xd0>)
 8011b82:	4293      	cmp	r3, r2
 8011b84:	d00e      	beq.n	8011ba4 <HAL_TIM_Base_Start_IT+0x80>
 8011b86:	687b      	ldr	r3, [r7, #4]
 8011b88:	681b      	ldr	r3, [r3, #0]
 8011b8a:	4a1b      	ldr	r2, [pc, #108]	@ (8011bf8 <HAL_TIM_Base_Start_IT+0xd4>)
 8011b8c:	4293      	cmp	r3, r2
 8011b8e:	d009      	beq.n	8011ba4 <HAL_TIM_Base_Start_IT+0x80>
 8011b90:	687b      	ldr	r3, [r7, #4]
 8011b92:	681b      	ldr	r3, [r3, #0]
 8011b94:	4a19      	ldr	r2, [pc, #100]	@ (8011bfc <HAL_TIM_Base_Start_IT+0xd8>)
 8011b96:	4293      	cmp	r3, r2
 8011b98:	d004      	beq.n	8011ba4 <HAL_TIM_Base_Start_IT+0x80>
 8011b9a:	687b      	ldr	r3, [r7, #4]
 8011b9c:	681b      	ldr	r3, [r3, #0]
 8011b9e:	4a18      	ldr	r2, [pc, #96]	@ (8011c00 <HAL_TIM_Base_Start_IT+0xdc>)
 8011ba0:	4293      	cmp	r3, r2
 8011ba2:	d111      	bne.n	8011bc8 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8011ba4:	687b      	ldr	r3, [r7, #4]
 8011ba6:	681b      	ldr	r3, [r3, #0]
 8011ba8:	689b      	ldr	r3, [r3, #8]
 8011baa:	f003 0307 	and.w	r3, r3, #7
 8011bae:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8011bb0:	68fb      	ldr	r3, [r7, #12]
 8011bb2:	2b06      	cmp	r3, #6
 8011bb4:	d010      	beq.n	8011bd8 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8011bb6:	687b      	ldr	r3, [r7, #4]
 8011bb8:	681b      	ldr	r3, [r3, #0]
 8011bba:	681a      	ldr	r2, [r3, #0]
 8011bbc:	687b      	ldr	r3, [r7, #4]
 8011bbe:	681b      	ldr	r3, [r3, #0]
 8011bc0:	f042 0201 	orr.w	r2, r2, #1
 8011bc4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8011bc6:	e007      	b.n	8011bd8 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8011bc8:	687b      	ldr	r3, [r7, #4]
 8011bca:	681b      	ldr	r3, [r3, #0]
 8011bcc:	681a      	ldr	r2, [r3, #0]
 8011bce:	687b      	ldr	r3, [r7, #4]
 8011bd0:	681b      	ldr	r3, [r3, #0]
 8011bd2:	f042 0201 	orr.w	r2, r2, #1
 8011bd6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8011bd8:	2300      	movs	r3, #0
}
 8011bda:	4618      	mov	r0, r3
 8011bdc:	3714      	adds	r7, #20
 8011bde:	46bd      	mov	sp, r7
 8011be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011be4:	4770      	bx	lr
 8011be6:	bf00      	nop
 8011be8:	40010000 	.word	0x40010000
 8011bec:	40000400 	.word	0x40000400
 8011bf0:	40000800 	.word	0x40000800
 8011bf4:	40000c00 	.word	0x40000c00
 8011bf8:	40010400 	.word	0x40010400
 8011bfc:	40014000 	.word	0x40014000
 8011c00:	40001800 	.word	0x40001800

08011c04 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8011c04:	b480      	push	{r7}
 8011c06:	b083      	sub	sp, #12
 8011c08:	af00      	add	r7, sp, #0
 8011c0a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8011c0c:	687b      	ldr	r3, [r7, #4]
 8011c0e:	681b      	ldr	r3, [r3, #0]
 8011c10:	68da      	ldr	r2, [r3, #12]
 8011c12:	687b      	ldr	r3, [r7, #4]
 8011c14:	681b      	ldr	r3, [r3, #0]
 8011c16:	f022 0201 	bic.w	r2, r2, #1
 8011c1a:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8011c1c:	687b      	ldr	r3, [r7, #4]
 8011c1e:	681b      	ldr	r3, [r3, #0]
 8011c20:	6a1a      	ldr	r2, [r3, #32]
 8011c22:	f241 1311 	movw	r3, #4369	@ 0x1111
 8011c26:	4013      	ands	r3, r2
 8011c28:	2b00      	cmp	r3, #0
 8011c2a:	d10f      	bne.n	8011c4c <HAL_TIM_Base_Stop_IT+0x48>
 8011c2c:	687b      	ldr	r3, [r7, #4]
 8011c2e:	681b      	ldr	r3, [r3, #0]
 8011c30:	6a1a      	ldr	r2, [r3, #32]
 8011c32:	f240 4344 	movw	r3, #1092	@ 0x444
 8011c36:	4013      	ands	r3, r2
 8011c38:	2b00      	cmp	r3, #0
 8011c3a:	d107      	bne.n	8011c4c <HAL_TIM_Base_Stop_IT+0x48>
 8011c3c:	687b      	ldr	r3, [r7, #4]
 8011c3e:	681b      	ldr	r3, [r3, #0]
 8011c40:	681a      	ldr	r2, [r3, #0]
 8011c42:	687b      	ldr	r3, [r7, #4]
 8011c44:	681b      	ldr	r3, [r3, #0]
 8011c46:	f022 0201 	bic.w	r2, r2, #1
 8011c4a:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8011c4c:	687b      	ldr	r3, [r7, #4]
 8011c4e:	2201      	movs	r2, #1
 8011c50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 8011c54:	2300      	movs	r3, #0
}
 8011c56:	4618      	mov	r0, r3
 8011c58:	370c      	adds	r7, #12
 8011c5a:	46bd      	mov	sp, r7
 8011c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011c60:	4770      	bx	lr

08011c62 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8011c62:	b580      	push	{r7, lr}
 8011c64:	b084      	sub	sp, #16
 8011c66:	af00      	add	r7, sp, #0
 8011c68:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8011c6a:	687b      	ldr	r3, [r7, #4]
 8011c6c:	681b      	ldr	r3, [r3, #0]
 8011c6e:	68db      	ldr	r3, [r3, #12]
 8011c70:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8011c72:	687b      	ldr	r3, [r7, #4]
 8011c74:	681b      	ldr	r3, [r3, #0]
 8011c76:	691b      	ldr	r3, [r3, #16]
 8011c78:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8011c7a:	68bb      	ldr	r3, [r7, #8]
 8011c7c:	f003 0302 	and.w	r3, r3, #2
 8011c80:	2b00      	cmp	r3, #0
 8011c82:	d020      	beq.n	8011cc6 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8011c84:	68fb      	ldr	r3, [r7, #12]
 8011c86:	f003 0302 	and.w	r3, r3, #2
 8011c8a:	2b00      	cmp	r3, #0
 8011c8c:	d01b      	beq.n	8011cc6 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8011c8e:	687b      	ldr	r3, [r7, #4]
 8011c90:	681b      	ldr	r3, [r3, #0]
 8011c92:	f06f 0202 	mvn.w	r2, #2
 8011c96:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8011c98:	687b      	ldr	r3, [r7, #4]
 8011c9a:	2201      	movs	r2, #1
 8011c9c:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8011c9e:	687b      	ldr	r3, [r7, #4]
 8011ca0:	681b      	ldr	r3, [r3, #0]
 8011ca2:	699b      	ldr	r3, [r3, #24]
 8011ca4:	f003 0303 	and.w	r3, r3, #3
 8011ca8:	2b00      	cmp	r3, #0
 8011caa:	d003      	beq.n	8011cb4 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8011cac:	6878      	ldr	r0, [r7, #4]
 8011cae:	f000 f9a3 	bl	8011ff8 <HAL_TIM_IC_CaptureCallback>
 8011cb2:	e005      	b.n	8011cc0 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8011cb4:	6878      	ldr	r0, [r7, #4]
 8011cb6:	f000 f995 	bl	8011fe4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8011cba:	6878      	ldr	r0, [r7, #4]
 8011cbc:	f000 f9a6 	bl	801200c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8011cc0:	687b      	ldr	r3, [r7, #4]
 8011cc2:	2200      	movs	r2, #0
 8011cc4:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8011cc6:	68bb      	ldr	r3, [r7, #8]
 8011cc8:	f003 0304 	and.w	r3, r3, #4
 8011ccc:	2b00      	cmp	r3, #0
 8011cce:	d020      	beq.n	8011d12 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8011cd0:	68fb      	ldr	r3, [r7, #12]
 8011cd2:	f003 0304 	and.w	r3, r3, #4
 8011cd6:	2b00      	cmp	r3, #0
 8011cd8:	d01b      	beq.n	8011d12 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8011cda:	687b      	ldr	r3, [r7, #4]
 8011cdc:	681b      	ldr	r3, [r3, #0]
 8011cde:	f06f 0204 	mvn.w	r2, #4
 8011ce2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8011ce4:	687b      	ldr	r3, [r7, #4]
 8011ce6:	2202      	movs	r2, #2
 8011ce8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8011cea:	687b      	ldr	r3, [r7, #4]
 8011cec:	681b      	ldr	r3, [r3, #0]
 8011cee:	699b      	ldr	r3, [r3, #24]
 8011cf0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8011cf4:	2b00      	cmp	r3, #0
 8011cf6:	d003      	beq.n	8011d00 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8011cf8:	6878      	ldr	r0, [r7, #4]
 8011cfa:	f000 f97d 	bl	8011ff8 <HAL_TIM_IC_CaptureCallback>
 8011cfe:	e005      	b.n	8011d0c <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8011d00:	6878      	ldr	r0, [r7, #4]
 8011d02:	f000 f96f 	bl	8011fe4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8011d06:	6878      	ldr	r0, [r7, #4]
 8011d08:	f000 f980 	bl	801200c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8011d0c:	687b      	ldr	r3, [r7, #4]
 8011d0e:	2200      	movs	r2, #0
 8011d10:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8011d12:	68bb      	ldr	r3, [r7, #8]
 8011d14:	f003 0308 	and.w	r3, r3, #8
 8011d18:	2b00      	cmp	r3, #0
 8011d1a:	d020      	beq.n	8011d5e <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8011d1c:	68fb      	ldr	r3, [r7, #12]
 8011d1e:	f003 0308 	and.w	r3, r3, #8
 8011d22:	2b00      	cmp	r3, #0
 8011d24:	d01b      	beq.n	8011d5e <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8011d26:	687b      	ldr	r3, [r7, #4]
 8011d28:	681b      	ldr	r3, [r3, #0]
 8011d2a:	f06f 0208 	mvn.w	r2, #8
 8011d2e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8011d30:	687b      	ldr	r3, [r7, #4]
 8011d32:	2204      	movs	r2, #4
 8011d34:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8011d36:	687b      	ldr	r3, [r7, #4]
 8011d38:	681b      	ldr	r3, [r3, #0]
 8011d3a:	69db      	ldr	r3, [r3, #28]
 8011d3c:	f003 0303 	and.w	r3, r3, #3
 8011d40:	2b00      	cmp	r3, #0
 8011d42:	d003      	beq.n	8011d4c <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8011d44:	6878      	ldr	r0, [r7, #4]
 8011d46:	f000 f957 	bl	8011ff8 <HAL_TIM_IC_CaptureCallback>
 8011d4a:	e005      	b.n	8011d58 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8011d4c:	6878      	ldr	r0, [r7, #4]
 8011d4e:	f000 f949 	bl	8011fe4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8011d52:	6878      	ldr	r0, [r7, #4]
 8011d54:	f000 f95a 	bl	801200c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8011d58:	687b      	ldr	r3, [r7, #4]
 8011d5a:	2200      	movs	r2, #0
 8011d5c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8011d5e:	68bb      	ldr	r3, [r7, #8]
 8011d60:	f003 0310 	and.w	r3, r3, #16
 8011d64:	2b00      	cmp	r3, #0
 8011d66:	d020      	beq.n	8011daa <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8011d68:	68fb      	ldr	r3, [r7, #12]
 8011d6a:	f003 0310 	and.w	r3, r3, #16
 8011d6e:	2b00      	cmp	r3, #0
 8011d70:	d01b      	beq.n	8011daa <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8011d72:	687b      	ldr	r3, [r7, #4]
 8011d74:	681b      	ldr	r3, [r3, #0]
 8011d76:	f06f 0210 	mvn.w	r2, #16
 8011d7a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8011d7c:	687b      	ldr	r3, [r7, #4]
 8011d7e:	2208      	movs	r2, #8
 8011d80:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8011d82:	687b      	ldr	r3, [r7, #4]
 8011d84:	681b      	ldr	r3, [r3, #0]
 8011d86:	69db      	ldr	r3, [r3, #28]
 8011d88:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8011d8c:	2b00      	cmp	r3, #0
 8011d8e:	d003      	beq.n	8011d98 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8011d90:	6878      	ldr	r0, [r7, #4]
 8011d92:	f000 f931 	bl	8011ff8 <HAL_TIM_IC_CaptureCallback>
 8011d96:	e005      	b.n	8011da4 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8011d98:	6878      	ldr	r0, [r7, #4]
 8011d9a:	f000 f923 	bl	8011fe4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8011d9e:	6878      	ldr	r0, [r7, #4]
 8011da0:	f000 f934 	bl	801200c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8011da4:	687b      	ldr	r3, [r7, #4]
 8011da6:	2200      	movs	r2, #0
 8011da8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8011daa:	68bb      	ldr	r3, [r7, #8]
 8011dac:	f003 0301 	and.w	r3, r3, #1
 8011db0:	2b00      	cmp	r3, #0
 8011db2:	d00c      	beq.n	8011dce <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8011db4:	68fb      	ldr	r3, [r7, #12]
 8011db6:	f003 0301 	and.w	r3, r3, #1
 8011dba:	2b00      	cmp	r3, #0
 8011dbc:	d007      	beq.n	8011dce <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8011dbe:	687b      	ldr	r3, [r7, #4]
 8011dc0:	681b      	ldr	r3, [r3, #0]
 8011dc2:	f06f 0201 	mvn.w	r2, #1
 8011dc6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8011dc8:	6878      	ldr	r0, [r7, #4]
 8011dca:	f000 f901 	bl	8011fd0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8011dce:	68bb      	ldr	r3, [r7, #8]
 8011dd0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8011dd4:	2b00      	cmp	r3, #0
 8011dd6:	d00c      	beq.n	8011df2 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8011dd8:	68fb      	ldr	r3, [r7, #12]
 8011dda:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8011dde:	2b00      	cmp	r3, #0
 8011de0:	d007      	beq.n	8011df2 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8011de2:	687b      	ldr	r3, [r7, #4]
 8011de4:	681b      	ldr	r3, [r3, #0]
 8011de6:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8011dea:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8011dec:	6878      	ldr	r0, [r7, #4]
 8011dee:	f000 faed 	bl	80123cc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8011df2:	68bb      	ldr	r3, [r7, #8]
 8011df4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011df8:	2b00      	cmp	r3, #0
 8011dfa:	d00c      	beq.n	8011e16 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8011dfc:	68fb      	ldr	r3, [r7, #12]
 8011dfe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011e02:	2b00      	cmp	r3, #0
 8011e04:	d007      	beq.n	8011e16 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8011e06:	687b      	ldr	r3, [r7, #4]
 8011e08:	681b      	ldr	r3, [r3, #0]
 8011e0a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8011e0e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8011e10:	6878      	ldr	r0, [r7, #4]
 8011e12:	f000 f905 	bl	8012020 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8011e16:	68bb      	ldr	r3, [r7, #8]
 8011e18:	f003 0320 	and.w	r3, r3, #32
 8011e1c:	2b00      	cmp	r3, #0
 8011e1e:	d00c      	beq.n	8011e3a <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8011e20:	68fb      	ldr	r3, [r7, #12]
 8011e22:	f003 0320 	and.w	r3, r3, #32
 8011e26:	2b00      	cmp	r3, #0
 8011e28:	d007      	beq.n	8011e3a <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8011e2a:	687b      	ldr	r3, [r7, #4]
 8011e2c:	681b      	ldr	r3, [r3, #0]
 8011e2e:	f06f 0220 	mvn.w	r2, #32
 8011e32:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8011e34:	6878      	ldr	r0, [r7, #4]
 8011e36:	f000 fabf 	bl	80123b8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8011e3a:	bf00      	nop
 8011e3c:	3710      	adds	r7, #16
 8011e3e:	46bd      	mov	sp, r7
 8011e40:	bd80      	pop	{r7, pc}

08011e42 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8011e42:	b580      	push	{r7, lr}
 8011e44:	b084      	sub	sp, #16
 8011e46:	af00      	add	r7, sp, #0
 8011e48:	6078      	str	r0, [r7, #4]
 8011e4a:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8011e4c:	2300      	movs	r3, #0
 8011e4e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8011e50:	687b      	ldr	r3, [r7, #4]
 8011e52:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8011e56:	2b01      	cmp	r3, #1
 8011e58:	d101      	bne.n	8011e5e <HAL_TIM_ConfigClockSource+0x1c>
 8011e5a:	2302      	movs	r3, #2
 8011e5c:	e0b4      	b.n	8011fc8 <HAL_TIM_ConfigClockSource+0x186>
 8011e5e:	687b      	ldr	r3, [r7, #4]
 8011e60:	2201      	movs	r2, #1
 8011e62:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8011e66:	687b      	ldr	r3, [r7, #4]
 8011e68:	2202      	movs	r2, #2
 8011e6a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8011e6e:	687b      	ldr	r3, [r7, #4]
 8011e70:	681b      	ldr	r3, [r3, #0]
 8011e72:	689b      	ldr	r3, [r3, #8]
 8011e74:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8011e76:	68bb      	ldr	r3, [r7, #8]
 8011e78:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8011e7c:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8011e7e:	68bb      	ldr	r3, [r7, #8]
 8011e80:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8011e84:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8011e86:	687b      	ldr	r3, [r7, #4]
 8011e88:	681b      	ldr	r3, [r3, #0]
 8011e8a:	68ba      	ldr	r2, [r7, #8]
 8011e8c:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8011e8e:	683b      	ldr	r3, [r7, #0]
 8011e90:	681b      	ldr	r3, [r3, #0]
 8011e92:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8011e96:	d03e      	beq.n	8011f16 <HAL_TIM_ConfigClockSource+0xd4>
 8011e98:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8011e9c:	f200 8087 	bhi.w	8011fae <HAL_TIM_ConfigClockSource+0x16c>
 8011ea0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8011ea4:	f000 8086 	beq.w	8011fb4 <HAL_TIM_ConfigClockSource+0x172>
 8011ea8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8011eac:	d87f      	bhi.n	8011fae <HAL_TIM_ConfigClockSource+0x16c>
 8011eae:	2b70      	cmp	r3, #112	@ 0x70
 8011eb0:	d01a      	beq.n	8011ee8 <HAL_TIM_ConfigClockSource+0xa6>
 8011eb2:	2b70      	cmp	r3, #112	@ 0x70
 8011eb4:	d87b      	bhi.n	8011fae <HAL_TIM_ConfigClockSource+0x16c>
 8011eb6:	2b60      	cmp	r3, #96	@ 0x60
 8011eb8:	d050      	beq.n	8011f5c <HAL_TIM_ConfigClockSource+0x11a>
 8011eba:	2b60      	cmp	r3, #96	@ 0x60
 8011ebc:	d877      	bhi.n	8011fae <HAL_TIM_ConfigClockSource+0x16c>
 8011ebe:	2b50      	cmp	r3, #80	@ 0x50
 8011ec0:	d03c      	beq.n	8011f3c <HAL_TIM_ConfigClockSource+0xfa>
 8011ec2:	2b50      	cmp	r3, #80	@ 0x50
 8011ec4:	d873      	bhi.n	8011fae <HAL_TIM_ConfigClockSource+0x16c>
 8011ec6:	2b40      	cmp	r3, #64	@ 0x40
 8011ec8:	d058      	beq.n	8011f7c <HAL_TIM_ConfigClockSource+0x13a>
 8011eca:	2b40      	cmp	r3, #64	@ 0x40
 8011ecc:	d86f      	bhi.n	8011fae <HAL_TIM_ConfigClockSource+0x16c>
 8011ece:	2b30      	cmp	r3, #48	@ 0x30
 8011ed0:	d064      	beq.n	8011f9c <HAL_TIM_ConfigClockSource+0x15a>
 8011ed2:	2b30      	cmp	r3, #48	@ 0x30
 8011ed4:	d86b      	bhi.n	8011fae <HAL_TIM_ConfigClockSource+0x16c>
 8011ed6:	2b20      	cmp	r3, #32
 8011ed8:	d060      	beq.n	8011f9c <HAL_TIM_ConfigClockSource+0x15a>
 8011eda:	2b20      	cmp	r3, #32
 8011edc:	d867      	bhi.n	8011fae <HAL_TIM_ConfigClockSource+0x16c>
 8011ede:	2b00      	cmp	r3, #0
 8011ee0:	d05c      	beq.n	8011f9c <HAL_TIM_ConfigClockSource+0x15a>
 8011ee2:	2b10      	cmp	r3, #16
 8011ee4:	d05a      	beq.n	8011f9c <HAL_TIM_ConfigClockSource+0x15a>
 8011ee6:	e062      	b.n	8011fae <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8011ee8:	687b      	ldr	r3, [r7, #4]
 8011eea:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8011eec:	683b      	ldr	r3, [r7, #0]
 8011eee:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8011ef0:	683b      	ldr	r3, [r7, #0]
 8011ef2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8011ef4:	683b      	ldr	r3, [r7, #0]
 8011ef6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8011ef8:	f000 f9c2 	bl	8012280 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8011efc:	687b      	ldr	r3, [r7, #4]
 8011efe:	681b      	ldr	r3, [r3, #0]
 8011f00:	689b      	ldr	r3, [r3, #8]
 8011f02:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8011f04:	68bb      	ldr	r3, [r7, #8]
 8011f06:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8011f0a:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8011f0c:	687b      	ldr	r3, [r7, #4]
 8011f0e:	681b      	ldr	r3, [r3, #0]
 8011f10:	68ba      	ldr	r2, [r7, #8]
 8011f12:	609a      	str	r2, [r3, #8]
      break;
 8011f14:	e04f      	b.n	8011fb6 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8011f16:	687b      	ldr	r3, [r7, #4]
 8011f18:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8011f1a:	683b      	ldr	r3, [r7, #0]
 8011f1c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8011f1e:	683b      	ldr	r3, [r7, #0]
 8011f20:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8011f22:	683b      	ldr	r3, [r7, #0]
 8011f24:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8011f26:	f000 f9ab 	bl	8012280 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8011f2a:	687b      	ldr	r3, [r7, #4]
 8011f2c:	681b      	ldr	r3, [r3, #0]
 8011f2e:	689a      	ldr	r2, [r3, #8]
 8011f30:	687b      	ldr	r3, [r7, #4]
 8011f32:	681b      	ldr	r3, [r3, #0]
 8011f34:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8011f38:	609a      	str	r2, [r3, #8]
      break;
 8011f3a:	e03c      	b.n	8011fb6 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8011f3c:	687b      	ldr	r3, [r7, #4]
 8011f3e:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8011f40:	683b      	ldr	r3, [r7, #0]
 8011f42:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8011f44:	683b      	ldr	r3, [r7, #0]
 8011f46:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8011f48:	461a      	mov	r2, r3
 8011f4a:	f000 f91f 	bl	801218c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8011f4e:	687b      	ldr	r3, [r7, #4]
 8011f50:	681b      	ldr	r3, [r3, #0]
 8011f52:	2150      	movs	r1, #80	@ 0x50
 8011f54:	4618      	mov	r0, r3
 8011f56:	f000 f978 	bl	801224a <TIM_ITRx_SetConfig>
      break;
 8011f5a:	e02c      	b.n	8011fb6 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8011f5c:	687b      	ldr	r3, [r7, #4]
 8011f5e:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8011f60:	683b      	ldr	r3, [r7, #0]
 8011f62:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8011f64:	683b      	ldr	r3, [r7, #0]
 8011f66:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8011f68:	461a      	mov	r2, r3
 8011f6a:	f000 f93e 	bl	80121ea <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8011f6e:	687b      	ldr	r3, [r7, #4]
 8011f70:	681b      	ldr	r3, [r3, #0]
 8011f72:	2160      	movs	r1, #96	@ 0x60
 8011f74:	4618      	mov	r0, r3
 8011f76:	f000 f968 	bl	801224a <TIM_ITRx_SetConfig>
      break;
 8011f7a:	e01c      	b.n	8011fb6 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8011f7c:	687b      	ldr	r3, [r7, #4]
 8011f7e:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8011f80:	683b      	ldr	r3, [r7, #0]
 8011f82:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8011f84:	683b      	ldr	r3, [r7, #0]
 8011f86:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8011f88:	461a      	mov	r2, r3
 8011f8a:	f000 f8ff 	bl	801218c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8011f8e:	687b      	ldr	r3, [r7, #4]
 8011f90:	681b      	ldr	r3, [r3, #0]
 8011f92:	2140      	movs	r1, #64	@ 0x40
 8011f94:	4618      	mov	r0, r3
 8011f96:	f000 f958 	bl	801224a <TIM_ITRx_SetConfig>
      break;
 8011f9a:	e00c      	b.n	8011fb6 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8011f9c:	687b      	ldr	r3, [r7, #4]
 8011f9e:	681a      	ldr	r2, [r3, #0]
 8011fa0:	683b      	ldr	r3, [r7, #0]
 8011fa2:	681b      	ldr	r3, [r3, #0]
 8011fa4:	4619      	mov	r1, r3
 8011fa6:	4610      	mov	r0, r2
 8011fa8:	f000 f94f 	bl	801224a <TIM_ITRx_SetConfig>
      break;
 8011fac:	e003      	b.n	8011fb6 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8011fae:	2301      	movs	r3, #1
 8011fb0:	73fb      	strb	r3, [r7, #15]
      break;
 8011fb2:	e000      	b.n	8011fb6 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8011fb4:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8011fb6:	687b      	ldr	r3, [r7, #4]
 8011fb8:	2201      	movs	r2, #1
 8011fba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8011fbe:	687b      	ldr	r3, [r7, #4]
 8011fc0:	2200      	movs	r2, #0
 8011fc2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8011fc6:	7bfb      	ldrb	r3, [r7, #15]
}
 8011fc8:	4618      	mov	r0, r3
 8011fca:	3710      	adds	r7, #16
 8011fcc:	46bd      	mov	sp, r7
 8011fce:	bd80      	pop	{r7, pc}

08011fd0 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8011fd0:	b480      	push	{r7}
 8011fd2:	b083      	sub	sp, #12
 8011fd4:	af00      	add	r7, sp, #0
 8011fd6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8011fd8:	bf00      	nop
 8011fda:	370c      	adds	r7, #12
 8011fdc:	46bd      	mov	sp, r7
 8011fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011fe2:	4770      	bx	lr

08011fe4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8011fe4:	b480      	push	{r7}
 8011fe6:	b083      	sub	sp, #12
 8011fe8:	af00      	add	r7, sp, #0
 8011fea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8011fec:	bf00      	nop
 8011fee:	370c      	adds	r7, #12
 8011ff0:	46bd      	mov	sp, r7
 8011ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011ff6:	4770      	bx	lr

08011ff8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8011ff8:	b480      	push	{r7}
 8011ffa:	b083      	sub	sp, #12
 8011ffc:	af00      	add	r7, sp, #0
 8011ffe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8012000:	bf00      	nop
 8012002:	370c      	adds	r7, #12
 8012004:	46bd      	mov	sp, r7
 8012006:	f85d 7b04 	ldr.w	r7, [sp], #4
 801200a:	4770      	bx	lr

0801200c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 801200c:	b480      	push	{r7}
 801200e:	b083      	sub	sp, #12
 8012010:	af00      	add	r7, sp, #0
 8012012:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8012014:	bf00      	nop
 8012016:	370c      	adds	r7, #12
 8012018:	46bd      	mov	sp, r7
 801201a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801201e:	4770      	bx	lr

08012020 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8012020:	b480      	push	{r7}
 8012022:	b083      	sub	sp, #12
 8012024:	af00      	add	r7, sp, #0
 8012026:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8012028:	bf00      	nop
 801202a:	370c      	adds	r7, #12
 801202c:	46bd      	mov	sp, r7
 801202e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012032:	4770      	bx	lr

08012034 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8012034:	b480      	push	{r7}
 8012036:	b085      	sub	sp, #20
 8012038:	af00      	add	r7, sp, #0
 801203a:	6078      	str	r0, [r7, #4]
 801203c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 801203e:	687b      	ldr	r3, [r7, #4]
 8012040:	681b      	ldr	r3, [r3, #0]
 8012042:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8012044:	687b      	ldr	r3, [r7, #4]
 8012046:	4a46      	ldr	r2, [pc, #280]	@ (8012160 <TIM_Base_SetConfig+0x12c>)
 8012048:	4293      	cmp	r3, r2
 801204a:	d013      	beq.n	8012074 <TIM_Base_SetConfig+0x40>
 801204c:	687b      	ldr	r3, [r7, #4]
 801204e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8012052:	d00f      	beq.n	8012074 <TIM_Base_SetConfig+0x40>
 8012054:	687b      	ldr	r3, [r7, #4]
 8012056:	4a43      	ldr	r2, [pc, #268]	@ (8012164 <TIM_Base_SetConfig+0x130>)
 8012058:	4293      	cmp	r3, r2
 801205a:	d00b      	beq.n	8012074 <TIM_Base_SetConfig+0x40>
 801205c:	687b      	ldr	r3, [r7, #4]
 801205e:	4a42      	ldr	r2, [pc, #264]	@ (8012168 <TIM_Base_SetConfig+0x134>)
 8012060:	4293      	cmp	r3, r2
 8012062:	d007      	beq.n	8012074 <TIM_Base_SetConfig+0x40>
 8012064:	687b      	ldr	r3, [r7, #4]
 8012066:	4a41      	ldr	r2, [pc, #260]	@ (801216c <TIM_Base_SetConfig+0x138>)
 8012068:	4293      	cmp	r3, r2
 801206a:	d003      	beq.n	8012074 <TIM_Base_SetConfig+0x40>
 801206c:	687b      	ldr	r3, [r7, #4]
 801206e:	4a40      	ldr	r2, [pc, #256]	@ (8012170 <TIM_Base_SetConfig+0x13c>)
 8012070:	4293      	cmp	r3, r2
 8012072:	d108      	bne.n	8012086 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8012074:	68fb      	ldr	r3, [r7, #12]
 8012076:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801207a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 801207c:	683b      	ldr	r3, [r7, #0]
 801207e:	685b      	ldr	r3, [r3, #4]
 8012080:	68fa      	ldr	r2, [r7, #12]
 8012082:	4313      	orrs	r3, r2
 8012084:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8012086:	687b      	ldr	r3, [r7, #4]
 8012088:	4a35      	ldr	r2, [pc, #212]	@ (8012160 <TIM_Base_SetConfig+0x12c>)
 801208a:	4293      	cmp	r3, r2
 801208c:	d02b      	beq.n	80120e6 <TIM_Base_SetConfig+0xb2>
 801208e:	687b      	ldr	r3, [r7, #4]
 8012090:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8012094:	d027      	beq.n	80120e6 <TIM_Base_SetConfig+0xb2>
 8012096:	687b      	ldr	r3, [r7, #4]
 8012098:	4a32      	ldr	r2, [pc, #200]	@ (8012164 <TIM_Base_SetConfig+0x130>)
 801209a:	4293      	cmp	r3, r2
 801209c:	d023      	beq.n	80120e6 <TIM_Base_SetConfig+0xb2>
 801209e:	687b      	ldr	r3, [r7, #4]
 80120a0:	4a31      	ldr	r2, [pc, #196]	@ (8012168 <TIM_Base_SetConfig+0x134>)
 80120a2:	4293      	cmp	r3, r2
 80120a4:	d01f      	beq.n	80120e6 <TIM_Base_SetConfig+0xb2>
 80120a6:	687b      	ldr	r3, [r7, #4]
 80120a8:	4a30      	ldr	r2, [pc, #192]	@ (801216c <TIM_Base_SetConfig+0x138>)
 80120aa:	4293      	cmp	r3, r2
 80120ac:	d01b      	beq.n	80120e6 <TIM_Base_SetConfig+0xb2>
 80120ae:	687b      	ldr	r3, [r7, #4]
 80120b0:	4a2f      	ldr	r2, [pc, #188]	@ (8012170 <TIM_Base_SetConfig+0x13c>)
 80120b2:	4293      	cmp	r3, r2
 80120b4:	d017      	beq.n	80120e6 <TIM_Base_SetConfig+0xb2>
 80120b6:	687b      	ldr	r3, [r7, #4]
 80120b8:	4a2e      	ldr	r2, [pc, #184]	@ (8012174 <TIM_Base_SetConfig+0x140>)
 80120ba:	4293      	cmp	r3, r2
 80120bc:	d013      	beq.n	80120e6 <TIM_Base_SetConfig+0xb2>
 80120be:	687b      	ldr	r3, [r7, #4]
 80120c0:	4a2d      	ldr	r2, [pc, #180]	@ (8012178 <TIM_Base_SetConfig+0x144>)
 80120c2:	4293      	cmp	r3, r2
 80120c4:	d00f      	beq.n	80120e6 <TIM_Base_SetConfig+0xb2>
 80120c6:	687b      	ldr	r3, [r7, #4]
 80120c8:	4a2c      	ldr	r2, [pc, #176]	@ (801217c <TIM_Base_SetConfig+0x148>)
 80120ca:	4293      	cmp	r3, r2
 80120cc:	d00b      	beq.n	80120e6 <TIM_Base_SetConfig+0xb2>
 80120ce:	687b      	ldr	r3, [r7, #4]
 80120d0:	4a2b      	ldr	r2, [pc, #172]	@ (8012180 <TIM_Base_SetConfig+0x14c>)
 80120d2:	4293      	cmp	r3, r2
 80120d4:	d007      	beq.n	80120e6 <TIM_Base_SetConfig+0xb2>
 80120d6:	687b      	ldr	r3, [r7, #4]
 80120d8:	4a2a      	ldr	r2, [pc, #168]	@ (8012184 <TIM_Base_SetConfig+0x150>)
 80120da:	4293      	cmp	r3, r2
 80120dc:	d003      	beq.n	80120e6 <TIM_Base_SetConfig+0xb2>
 80120de:	687b      	ldr	r3, [r7, #4]
 80120e0:	4a29      	ldr	r2, [pc, #164]	@ (8012188 <TIM_Base_SetConfig+0x154>)
 80120e2:	4293      	cmp	r3, r2
 80120e4:	d108      	bne.n	80120f8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80120e6:	68fb      	ldr	r3, [r7, #12]
 80120e8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80120ec:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80120ee:	683b      	ldr	r3, [r7, #0]
 80120f0:	68db      	ldr	r3, [r3, #12]
 80120f2:	68fa      	ldr	r2, [r7, #12]
 80120f4:	4313      	orrs	r3, r2
 80120f6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80120f8:	68fb      	ldr	r3, [r7, #12]
 80120fa:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80120fe:	683b      	ldr	r3, [r7, #0]
 8012100:	695b      	ldr	r3, [r3, #20]
 8012102:	4313      	orrs	r3, r2
 8012104:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8012106:	687b      	ldr	r3, [r7, #4]
 8012108:	68fa      	ldr	r2, [r7, #12]
 801210a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 801210c:	683b      	ldr	r3, [r7, #0]
 801210e:	689a      	ldr	r2, [r3, #8]
 8012110:	687b      	ldr	r3, [r7, #4]
 8012112:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8012114:	683b      	ldr	r3, [r7, #0]
 8012116:	681a      	ldr	r2, [r3, #0]
 8012118:	687b      	ldr	r3, [r7, #4]
 801211a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 801211c:	687b      	ldr	r3, [r7, #4]
 801211e:	4a10      	ldr	r2, [pc, #64]	@ (8012160 <TIM_Base_SetConfig+0x12c>)
 8012120:	4293      	cmp	r3, r2
 8012122:	d003      	beq.n	801212c <TIM_Base_SetConfig+0xf8>
 8012124:	687b      	ldr	r3, [r7, #4]
 8012126:	4a12      	ldr	r2, [pc, #72]	@ (8012170 <TIM_Base_SetConfig+0x13c>)
 8012128:	4293      	cmp	r3, r2
 801212a:	d103      	bne.n	8012134 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 801212c:	683b      	ldr	r3, [r7, #0]
 801212e:	691a      	ldr	r2, [r3, #16]
 8012130:	687b      	ldr	r3, [r7, #4]
 8012132:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8012134:	687b      	ldr	r3, [r7, #4]
 8012136:	2201      	movs	r2, #1
 8012138:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 801213a:	687b      	ldr	r3, [r7, #4]
 801213c:	691b      	ldr	r3, [r3, #16]
 801213e:	f003 0301 	and.w	r3, r3, #1
 8012142:	2b01      	cmp	r3, #1
 8012144:	d105      	bne.n	8012152 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8012146:	687b      	ldr	r3, [r7, #4]
 8012148:	691b      	ldr	r3, [r3, #16]
 801214a:	f023 0201 	bic.w	r2, r3, #1
 801214e:	687b      	ldr	r3, [r7, #4]
 8012150:	611a      	str	r2, [r3, #16]
  }
}
 8012152:	bf00      	nop
 8012154:	3714      	adds	r7, #20
 8012156:	46bd      	mov	sp, r7
 8012158:	f85d 7b04 	ldr.w	r7, [sp], #4
 801215c:	4770      	bx	lr
 801215e:	bf00      	nop
 8012160:	40010000 	.word	0x40010000
 8012164:	40000400 	.word	0x40000400
 8012168:	40000800 	.word	0x40000800
 801216c:	40000c00 	.word	0x40000c00
 8012170:	40010400 	.word	0x40010400
 8012174:	40014000 	.word	0x40014000
 8012178:	40014400 	.word	0x40014400
 801217c:	40014800 	.word	0x40014800
 8012180:	40001800 	.word	0x40001800
 8012184:	40001c00 	.word	0x40001c00
 8012188:	40002000 	.word	0x40002000

0801218c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 801218c:	b480      	push	{r7}
 801218e:	b087      	sub	sp, #28
 8012190:	af00      	add	r7, sp, #0
 8012192:	60f8      	str	r0, [r7, #12]
 8012194:	60b9      	str	r1, [r7, #8]
 8012196:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8012198:	68fb      	ldr	r3, [r7, #12]
 801219a:	6a1b      	ldr	r3, [r3, #32]
 801219c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 801219e:	68fb      	ldr	r3, [r7, #12]
 80121a0:	6a1b      	ldr	r3, [r3, #32]
 80121a2:	f023 0201 	bic.w	r2, r3, #1
 80121a6:	68fb      	ldr	r3, [r7, #12]
 80121a8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80121aa:	68fb      	ldr	r3, [r7, #12]
 80121ac:	699b      	ldr	r3, [r3, #24]
 80121ae:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80121b0:	693b      	ldr	r3, [r7, #16]
 80121b2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80121b6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80121b8:	687b      	ldr	r3, [r7, #4]
 80121ba:	011b      	lsls	r3, r3, #4
 80121bc:	693a      	ldr	r2, [r7, #16]
 80121be:	4313      	orrs	r3, r2
 80121c0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80121c2:	697b      	ldr	r3, [r7, #20]
 80121c4:	f023 030a 	bic.w	r3, r3, #10
 80121c8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80121ca:	697a      	ldr	r2, [r7, #20]
 80121cc:	68bb      	ldr	r3, [r7, #8]
 80121ce:	4313      	orrs	r3, r2
 80121d0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80121d2:	68fb      	ldr	r3, [r7, #12]
 80121d4:	693a      	ldr	r2, [r7, #16]
 80121d6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80121d8:	68fb      	ldr	r3, [r7, #12]
 80121da:	697a      	ldr	r2, [r7, #20]
 80121dc:	621a      	str	r2, [r3, #32]
}
 80121de:	bf00      	nop
 80121e0:	371c      	adds	r7, #28
 80121e2:	46bd      	mov	sp, r7
 80121e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80121e8:	4770      	bx	lr

080121ea <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80121ea:	b480      	push	{r7}
 80121ec:	b087      	sub	sp, #28
 80121ee:	af00      	add	r7, sp, #0
 80121f0:	60f8      	str	r0, [r7, #12]
 80121f2:	60b9      	str	r1, [r7, #8]
 80121f4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80121f6:	68fb      	ldr	r3, [r7, #12]
 80121f8:	6a1b      	ldr	r3, [r3, #32]
 80121fa:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80121fc:	68fb      	ldr	r3, [r7, #12]
 80121fe:	6a1b      	ldr	r3, [r3, #32]
 8012200:	f023 0210 	bic.w	r2, r3, #16
 8012204:	68fb      	ldr	r3, [r7, #12]
 8012206:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8012208:	68fb      	ldr	r3, [r7, #12]
 801220a:	699b      	ldr	r3, [r3, #24]
 801220c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 801220e:	693b      	ldr	r3, [r7, #16]
 8012210:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8012214:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8012216:	687b      	ldr	r3, [r7, #4]
 8012218:	031b      	lsls	r3, r3, #12
 801221a:	693a      	ldr	r2, [r7, #16]
 801221c:	4313      	orrs	r3, r2
 801221e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8012220:	697b      	ldr	r3, [r7, #20]
 8012222:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8012226:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8012228:	68bb      	ldr	r3, [r7, #8]
 801222a:	011b      	lsls	r3, r3, #4
 801222c:	697a      	ldr	r2, [r7, #20]
 801222e:	4313      	orrs	r3, r2
 8012230:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8012232:	68fb      	ldr	r3, [r7, #12]
 8012234:	693a      	ldr	r2, [r7, #16]
 8012236:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8012238:	68fb      	ldr	r3, [r7, #12]
 801223a:	697a      	ldr	r2, [r7, #20]
 801223c:	621a      	str	r2, [r3, #32]
}
 801223e:	bf00      	nop
 8012240:	371c      	adds	r7, #28
 8012242:	46bd      	mov	sp, r7
 8012244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012248:	4770      	bx	lr

0801224a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 801224a:	b480      	push	{r7}
 801224c:	b085      	sub	sp, #20
 801224e:	af00      	add	r7, sp, #0
 8012250:	6078      	str	r0, [r7, #4]
 8012252:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8012254:	687b      	ldr	r3, [r7, #4]
 8012256:	689b      	ldr	r3, [r3, #8]
 8012258:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 801225a:	68fb      	ldr	r3, [r7, #12]
 801225c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8012260:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8012262:	683a      	ldr	r2, [r7, #0]
 8012264:	68fb      	ldr	r3, [r7, #12]
 8012266:	4313      	orrs	r3, r2
 8012268:	f043 0307 	orr.w	r3, r3, #7
 801226c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 801226e:	687b      	ldr	r3, [r7, #4]
 8012270:	68fa      	ldr	r2, [r7, #12]
 8012272:	609a      	str	r2, [r3, #8]
}
 8012274:	bf00      	nop
 8012276:	3714      	adds	r7, #20
 8012278:	46bd      	mov	sp, r7
 801227a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801227e:	4770      	bx	lr

08012280 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8012280:	b480      	push	{r7}
 8012282:	b087      	sub	sp, #28
 8012284:	af00      	add	r7, sp, #0
 8012286:	60f8      	str	r0, [r7, #12]
 8012288:	60b9      	str	r1, [r7, #8]
 801228a:	607a      	str	r2, [r7, #4]
 801228c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 801228e:	68fb      	ldr	r3, [r7, #12]
 8012290:	689b      	ldr	r3, [r3, #8]
 8012292:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8012294:	697b      	ldr	r3, [r7, #20]
 8012296:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 801229a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 801229c:	683b      	ldr	r3, [r7, #0]
 801229e:	021a      	lsls	r2, r3, #8
 80122a0:	687b      	ldr	r3, [r7, #4]
 80122a2:	431a      	orrs	r2, r3
 80122a4:	68bb      	ldr	r3, [r7, #8]
 80122a6:	4313      	orrs	r3, r2
 80122a8:	697a      	ldr	r2, [r7, #20]
 80122aa:	4313      	orrs	r3, r2
 80122ac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80122ae:	68fb      	ldr	r3, [r7, #12]
 80122b0:	697a      	ldr	r2, [r7, #20]
 80122b2:	609a      	str	r2, [r3, #8]
}
 80122b4:	bf00      	nop
 80122b6:	371c      	adds	r7, #28
 80122b8:	46bd      	mov	sp, r7
 80122ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80122be:	4770      	bx	lr

080122c0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80122c0:	b480      	push	{r7}
 80122c2:	b085      	sub	sp, #20
 80122c4:	af00      	add	r7, sp, #0
 80122c6:	6078      	str	r0, [r7, #4]
 80122c8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80122ca:	687b      	ldr	r3, [r7, #4]
 80122cc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80122d0:	2b01      	cmp	r3, #1
 80122d2:	d101      	bne.n	80122d8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80122d4:	2302      	movs	r3, #2
 80122d6:	e05a      	b.n	801238e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80122d8:	687b      	ldr	r3, [r7, #4]
 80122da:	2201      	movs	r2, #1
 80122dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80122e0:	687b      	ldr	r3, [r7, #4]
 80122e2:	2202      	movs	r2, #2
 80122e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80122e8:	687b      	ldr	r3, [r7, #4]
 80122ea:	681b      	ldr	r3, [r3, #0]
 80122ec:	685b      	ldr	r3, [r3, #4]
 80122ee:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80122f0:	687b      	ldr	r3, [r7, #4]
 80122f2:	681b      	ldr	r3, [r3, #0]
 80122f4:	689b      	ldr	r3, [r3, #8]
 80122f6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80122f8:	68fb      	ldr	r3, [r7, #12]
 80122fa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80122fe:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8012300:	683b      	ldr	r3, [r7, #0]
 8012302:	681b      	ldr	r3, [r3, #0]
 8012304:	68fa      	ldr	r2, [r7, #12]
 8012306:	4313      	orrs	r3, r2
 8012308:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 801230a:	687b      	ldr	r3, [r7, #4]
 801230c:	681b      	ldr	r3, [r3, #0]
 801230e:	68fa      	ldr	r2, [r7, #12]
 8012310:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8012312:	687b      	ldr	r3, [r7, #4]
 8012314:	681b      	ldr	r3, [r3, #0]
 8012316:	4a21      	ldr	r2, [pc, #132]	@ (801239c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8012318:	4293      	cmp	r3, r2
 801231a:	d022      	beq.n	8012362 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 801231c:	687b      	ldr	r3, [r7, #4]
 801231e:	681b      	ldr	r3, [r3, #0]
 8012320:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8012324:	d01d      	beq.n	8012362 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8012326:	687b      	ldr	r3, [r7, #4]
 8012328:	681b      	ldr	r3, [r3, #0]
 801232a:	4a1d      	ldr	r2, [pc, #116]	@ (80123a0 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 801232c:	4293      	cmp	r3, r2
 801232e:	d018      	beq.n	8012362 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8012330:	687b      	ldr	r3, [r7, #4]
 8012332:	681b      	ldr	r3, [r3, #0]
 8012334:	4a1b      	ldr	r2, [pc, #108]	@ (80123a4 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8012336:	4293      	cmp	r3, r2
 8012338:	d013      	beq.n	8012362 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 801233a:	687b      	ldr	r3, [r7, #4]
 801233c:	681b      	ldr	r3, [r3, #0]
 801233e:	4a1a      	ldr	r2, [pc, #104]	@ (80123a8 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8012340:	4293      	cmp	r3, r2
 8012342:	d00e      	beq.n	8012362 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8012344:	687b      	ldr	r3, [r7, #4]
 8012346:	681b      	ldr	r3, [r3, #0]
 8012348:	4a18      	ldr	r2, [pc, #96]	@ (80123ac <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 801234a:	4293      	cmp	r3, r2
 801234c:	d009      	beq.n	8012362 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 801234e:	687b      	ldr	r3, [r7, #4]
 8012350:	681b      	ldr	r3, [r3, #0]
 8012352:	4a17      	ldr	r2, [pc, #92]	@ (80123b0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8012354:	4293      	cmp	r3, r2
 8012356:	d004      	beq.n	8012362 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8012358:	687b      	ldr	r3, [r7, #4]
 801235a:	681b      	ldr	r3, [r3, #0]
 801235c:	4a15      	ldr	r2, [pc, #84]	@ (80123b4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 801235e:	4293      	cmp	r3, r2
 8012360:	d10c      	bne.n	801237c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8012362:	68bb      	ldr	r3, [r7, #8]
 8012364:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8012368:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 801236a:	683b      	ldr	r3, [r7, #0]
 801236c:	685b      	ldr	r3, [r3, #4]
 801236e:	68ba      	ldr	r2, [r7, #8]
 8012370:	4313      	orrs	r3, r2
 8012372:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8012374:	687b      	ldr	r3, [r7, #4]
 8012376:	681b      	ldr	r3, [r3, #0]
 8012378:	68ba      	ldr	r2, [r7, #8]
 801237a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 801237c:	687b      	ldr	r3, [r7, #4]
 801237e:	2201      	movs	r2, #1
 8012380:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8012384:	687b      	ldr	r3, [r7, #4]
 8012386:	2200      	movs	r2, #0
 8012388:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 801238c:	2300      	movs	r3, #0
}
 801238e:	4618      	mov	r0, r3
 8012390:	3714      	adds	r7, #20
 8012392:	46bd      	mov	sp, r7
 8012394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012398:	4770      	bx	lr
 801239a:	bf00      	nop
 801239c:	40010000 	.word	0x40010000
 80123a0:	40000400 	.word	0x40000400
 80123a4:	40000800 	.word	0x40000800
 80123a8:	40000c00 	.word	0x40000c00
 80123ac:	40010400 	.word	0x40010400
 80123b0:	40014000 	.word	0x40014000
 80123b4:	40001800 	.word	0x40001800

080123b8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80123b8:	b480      	push	{r7}
 80123ba:	b083      	sub	sp, #12
 80123bc:	af00      	add	r7, sp, #0
 80123be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80123c0:	bf00      	nop
 80123c2:	370c      	adds	r7, #12
 80123c4:	46bd      	mov	sp, r7
 80123c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80123ca:	4770      	bx	lr

080123cc <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80123cc:	b480      	push	{r7}
 80123ce:	b083      	sub	sp, #12
 80123d0:	af00      	add	r7, sp, #0
 80123d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80123d4:	bf00      	nop
 80123d6:	370c      	adds	r7, #12
 80123d8:	46bd      	mov	sp, r7
 80123da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80123de:	4770      	bx	lr

080123e0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80123e0:	b580      	push	{r7, lr}
 80123e2:	b082      	sub	sp, #8
 80123e4:	af00      	add	r7, sp, #0
 80123e6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80123e8:	687b      	ldr	r3, [r7, #4]
 80123ea:	2b00      	cmp	r3, #0
 80123ec:	d101      	bne.n	80123f2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80123ee:	2301      	movs	r3, #1
 80123f0:	e042      	b.n	8012478 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80123f2:	687b      	ldr	r3, [r7, #4]
 80123f4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80123f8:	b2db      	uxtb	r3, r3
 80123fa:	2b00      	cmp	r3, #0
 80123fc:	d106      	bne.n	801240c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80123fe:	687b      	ldr	r3, [r7, #4]
 8012400:	2200      	movs	r2, #0
 8012402:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8012406:	6878      	ldr	r0, [r7, #4]
 8012408:	f7f1 f892 	bl	8003530 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 801240c:	687b      	ldr	r3, [r7, #4]
 801240e:	2224      	movs	r2, #36	@ 0x24
 8012410:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8012414:	687b      	ldr	r3, [r7, #4]
 8012416:	681b      	ldr	r3, [r3, #0]
 8012418:	68da      	ldr	r2, [r3, #12]
 801241a:	687b      	ldr	r3, [r7, #4]
 801241c:	681b      	ldr	r3, [r3, #0]
 801241e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8012422:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8012424:	6878      	ldr	r0, [r7, #4]
 8012426:	f000 f973 	bl	8012710 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 801242a:	687b      	ldr	r3, [r7, #4]
 801242c:	681b      	ldr	r3, [r3, #0]
 801242e:	691a      	ldr	r2, [r3, #16]
 8012430:	687b      	ldr	r3, [r7, #4]
 8012432:	681b      	ldr	r3, [r3, #0]
 8012434:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8012438:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 801243a:	687b      	ldr	r3, [r7, #4]
 801243c:	681b      	ldr	r3, [r3, #0]
 801243e:	695a      	ldr	r2, [r3, #20]
 8012440:	687b      	ldr	r3, [r7, #4]
 8012442:	681b      	ldr	r3, [r3, #0]
 8012444:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8012448:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 801244a:	687b      	ldr	r3, [r7, #4]
 801244c:	681b      	ldr	r3, [r3, #0]
 801244e:	68da      	ldr	r2, [r3, #12]
 8012450:	687b      	ldr	r3, [r7, #4]
 8012452:	681b      	ldr	r3, [r3, #0]
 8012454:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8012458:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 801245a:	687b      	ldr	r3, [r7, #4]
 801245c:	2200      	movs	r2, #0
 801245e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8012460:	687b      	ldr	r3, [r7, #4]
 8012462:	2220      	movs	r2, #32
 8012464:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8012468:	687b      	ldr	r3, [r7, #4]
 801246a:	2220      	movs	r2, #32
 801246c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8012470:	687b      	ldr	r3, [r7, #4]
 8012472:	2200      	movs	r2, #0
 8012474:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8012476:	2300      	movs	r3, #0
}
 8012478:	4618      	mov	r0, r3
 801247a:	3708      	adds	r7, #8
 801247c:	46bd      	mov	sp, r7
 801247e:	bd80      	pop	{r7, pc}

08012480 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8012480:	b580      	push	{r7, lr}
 8012482:	b08a      	sub	sp, #40	@ 0x28
 8012484:	af02      	add	r7, sp, #8
 8012486:	60f8      	str	r0, [r7, #12]
 8012488:	60b9      	str	r1, [r7, #8]
 801248a:	603b      	str	r3, [r7, #0]
 801248c:	4613      	mov	r3, r2
 801248e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8012490:	2300      	movs	r3, #0
 8012492:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8012494:	68fb      	ldr	r3, [r7, #12]
 8012496:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 801249a:	b2db      	uxtb	r3, r3
 801249c:	2b20      	cmp	r3, #32
 801249e:	d175      	bne.n	801258c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80124a0:	68bb      	ldr	r3, [r7, #8]
 80124a2:	2b00      	cmp	r3, #0
 80124a4:	d002      	beq.n	80124ac <HAL_UART_Transmit+0x2c>
 80124a6:	88fb      	ldrh	r3, [r7, #6]
 80124a8:	2b00      	cmp	r3, #0
 80124aa:	d101      	bne.n	80124b0 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80124ac:	2301      	movs	r3, #1
 80124ae:	e06e      	b.n	801258e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80124b0:	68fb      	ldr	r3, [r7, #12]
 80124b2:	2200      	movs	r2, #0
 80124b4:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80124b6:	68fb      	ldr	r3, [r7, #12]
 80124b8:	2221      	movs	r2, #33	@ 0x21
 80124ba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80124be:	f7fd f82f 	bl	800f520 <HAL_GetTick>
 80124c2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80124c4:	68fb      	ldr	r3, [r7, #12]
 80124c6:	88fa      	ldrh	r2, [r7, #6]
 80124c8:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80124ca:	68fb      	ldr	r3, [r7, #12]
 80124cc:	88fa      	ldrh	r2, [r7, #6]
 80124ce:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80124d0:	68fb      	ldr	r3, [r7, #12]
 80124d2:	689b      	ldr	r3, [r3, #8]
 80124d4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80124d8:	d108      	bne.n	80124ec <HAL_UART_Transmit+0x6c>
 80124da:	68fb      	ldr	r3, [r7, #12]
 80124dc:	691b      	ldr	r3, [r3, #16]
 80124de:	2b00      	cmp	r3, #0
 80124e0:	d104      	bne.n	80124ec <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80124e2:	2300      	movs	r3, #0
 80124e4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80124e6:	68bb      	ldr	r3, [r7, #8]
 80124e8:	61bb      	str	r3, [r7, #24]
 80124ea:	e003      	b.n	80124f4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80124ec:	68bb      	ldr	r3, [r7, #8]
 80124ee:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80124f0:	2300      	movs	r3, #0
 80124f2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80124f4:	e02e      	b.n	8012554 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80124f6:	683b      	ldr	r3, [r7, #0]
 80124f8:	9300      	str	r3, [sp, #0]
 80124fa:	697b      	ldr	r3, [r7, #20]
 80124fc:	2200      	movs	r2, #0
 80124fe:	2180      	movs	r1, #128	@ 0x80
 8012500:	68f8      	ldr	r0, [r7, #12]
 8012502:	f000 f848 	bl	8012596 <UART_WaitOnFlagUntilTimeout>
 8012506:	4603      	mov	r3, r0
 8012508:	2b00      	cmp	r3, #0
 801250a:	d005      	beq.n	8012518 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 801250c:	68fb      	ldr	r3, [r7, #12]
 801250e:	2220      	movs	r2, #32
 8012510:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8012514:	2303      	movs	r3, #3
 8012516:	e03a      	b.n	801258e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8012518:	69fb      	ldr	r3, [r7, #28]
 801251a:	2b00      	cmp	r3, #0
 801251c:	d10b      	bne.n	8012536 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 801251e:	69bb      	ldr	r3, [r7, #24]
 8012520:	881b      	ldrh	r3, [r3, #0]
 8012522:	461a      	mov	r2, r3
 8012524:	68fb      	ldr	r3, [r7, #12]
 8012526:	681b      	ldr	r3, [r3, #0]
 8012528:	f3c2 0208 	ubfx	r2, r2, #0, #9
 801252c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 801252e:	69bb      	ldr	r3, [r7, #24]
 8012530:	3302      	adds	r3, #2
 8012532:	61bb      	str	r3, [r7, #24]
 8012534:	e007      	b.n	8012546 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8012536:	69fb      	ldr	r3, [r7, #28]
 8012538:	781a      	ldrb	r2, [r3, #0]
 801253a:	68fb      	ldr	r3, [r7, #12]
 801253c:	681b      	ldr	r3, [r3, #0]
 801253e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8012540:	69fb      	ldr	r3, [r7, #28]
 8012542:	3301      	adds	r3, #1
 8012544:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8012546:	68fb      	ldr	r3, [r7, #12]
 8012548:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 801254a:	b29b      	uxth	r3, r3
 801254c:	3b01      	subs	r3, #1
 801254e:	b29a      	uxth	r2, r3
 8012550:	68fb      	ldr	r3, [r7, #12]
 8012552:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8012554:	68fb      	ldr	r3, [r7, #12]
 8012556:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8012558:	b29b      	uxth	r3, r3
 801255a:	2b00      	cmp	r3, #0
 801255c:	d1cb      	bne.n	80124f6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 801255e:	683b      	ldr	r3, [r7, #0]
 8012560:	9300      	str	r3, [sp, #0]
 8012562:	697b      	ldr	r3, [r7, #20]
 8012564:	2200      	movs	r2, #0
 8012566:	2140      	movs	r1, #64	@ 0x40
 8012568:	68f8      	ldr	r0, [r7, #12]
 801256a:	f000 f814 	bl	8012596 <UART_WaitOnFlagUntilTimeout>
 801256e:	4603      	mov	r3, r0
 8012570:	2b00      	cmp	r3, #0
 8012572:	d005      	beq.n	8012580 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8012574:	68fb      	ldr	r3, [r7, #12]
 8012576:	2220      	movs	r2, #32
 8012578:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 801257c:	2303      	movs	r3, #3
 801257e:	e006      	b.n	801258e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8012580:	68fb      	ldr	r3, [r7, #12]
 8012582:	2220      	movs	r2, #32
 8012584:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8012588:	2300      	movs	r3, #0
 801258a:	e000      	b.n	801258e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 801258c:	2302      	movs	r3, #2
  }
}
 801258e:	4618      	mov	r0, r3
 8012590:	3720      	adds	r7, #32
 8012592:	46bd      	mov	sp, r7
 8012594:	bd80      	pop	{r7, pc}

08012596 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8012596:	b580      	push	{r7, lr}
 8012598:	b086      	sub	sp, #24
 801259a:	af00      	add	r7, sp, #0
 801259c:	60f8      	str	r0, [r7, #12]
 801259e:	60b9      	str	r1, [r7, #8]
 80125a0:	603b      	str	r3, [r7, #0]
 80125a2:	4613      	mov	r3, r2
 80125a4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80125a6:	e03b      	b.n	8012620 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80125a8:	6a3b      	ldr	r3, [r7, #32]
 80125aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80125ae:	d037      	beq.n	8012620 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80125b0:	f7fc ffb6 	bl	800f520 <HAL_GetTick>
 80125b4:	4602      	mov	r2, r0
 80125b6:	683b      	ldr	r3, [r7, #0]
 80125b8:	1ad3      	subs	r3, r2, r3
 80125ba:	6a3a      	ldr	r2, [r7, #32]
 80125bc:	429a      	cmp	r2, r3
 80125be:	d302      	bcc.n	80125c6 <UART_WaitOnFlagUntilTimeout+0x30>
 80125c0:	6a3b      	ldr	r3, [r7, #32]
 80125c2:	2b00      	cmp	r3, #0
 80125c4:	d101      	bne.n	80125ca <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80125c6:	2303      	movs	r3, #3
 80125c8:	e03a      	b.n	8012640 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80125ca:	68fb      	ldr	r3, [r7, #12]
 80125cc:	681b      	ldr	r3, [r3, #0]
 80125ce:	68db      	ldr	r3, [r3, #12]
 80125d0:	f003 0304 	and.w	r3, r3, #4
 80125d4:	2b00      	cmp	r3, #0
 80125d6:	d023      	beq.n	8012620 <UART_WaitOnFlagUntilTimeout+0x8a>
 80125d8:	68bb      	ldr	r3, [r7, #8]
 80125da:	2b80      	cmp	r3, #128	@ 0x80
 80125dc:	d020      	beq.n	8012620 <UART_WaitOnFlagUntilTimeout+0x8a>
 80125de:	68bb      	ldr	r3, [r7, #8]
 80125e0:	2b40      	cmp	r3, #64	@ 0x40
 80125e2:	d01d      	beq.n	8012620 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80125e4:	68fb      	ldr	r3, [r7, #12]
 80125e6:	681b      	ldr	r3, [r3, #0]
 80125e8:	681b      	ldr	r3, [r3, #0]
 80125ea:	f003 0308 	and.w	r3, r3, #8
 80125ee:	2b08      	cmp	r3, #8
 80125f0:	d116      	bne.n	8012620 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80125f2:	2300      	movs	r3, #0
 80125f4:	617b      	str	r3, [r7, #20]
 80125f6:	68fb      	ldr	r3, [r7, #12]
 80125f8:	681b      	ldr	r3, [r3, #0]
 80125fa:	681b      	ldr	r3, [r3, #0]
 80125fc:	617b      	str	r3, [r7, #20]
 80125fe:	68fb      	ldr	r3, [r7, #12]
 8012600:	681b      	ldr	r3, [r3, #0]
 8012602:	685b      	ldr	r3, [r3, #4]
 8012604:	617b      	str	r3, [r7, #20]
 8012606:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8012608:	68f8      	ldr	r0, [r7, #12]
 801260a:	f000 f81d 	bl	8012648 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 801260e:	68fb      	ldr	r3, [r7, #12]
 8012610:	2208      	movs	r2, #8
 8012612:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8012614:	68fb      	ldr	r3, [r7, #12]
 8012616:	2200      	movs	r2, #0
 8012618:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 801261c:	2301      	movs	r3, #1
 801261e:	e00f      	b.n	8012640 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8012620:	68fb      	ldr	r3, [r7, #12]
 8012622:	681b      	ldr	r3, [r3, #0]
 8012624:	681a      	ldr	r2, [r3, #0]
 8012626:	68bb      	ldr	r3, [r7, #8]
 8012628:	4013      	ands	r3, r2
 801262a:	68ba      	ldr	r2, [r7, #8]
 801262c:	429a      	cmp	r2, r3
 801262e:	bf0c      	ite	eq
 8012630:	2301      	moveq	r3, #1
 8012632:	2300      	movne	r3, #0
 8012634:	b2db      	uxtb	r3, r3
 8012636:	461a      	mov	r2, r3
 8012638:	79fb      	ldrb	r3, [r7, #7]
 801263a:	429a      	cmp	r2, r3
 801263c:	d0b4      	beq.n	80125a8 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 801263e:	2300      	movs	r3, #0
}
 8012640:	4618      	mov	r0, r3
 8012642:	3718      	adds	r7, #24
 8012644:	46bd      	mov	sp, r7
 8012646:	bd80      	pop	{r7, pc}

08012648 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8012648:	b480      	push	{r7}
 801264a:	b095      	sub	sp, #84	@ 0x54
 801264c:	af00      	add	r7, sp, #0
 801264e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8012650:	687b      	ldr	r3, [r7, #4]
 8012652:	681b      	ldr	r3, [r3, #0]
 8012654:	330c      	adds	r3, #12
 8012656:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012658:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801265a:	e853 3f00 	ldrex	r3, [r3]
 801265e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8012660:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012662:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8012666:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8012668:	687b      	ldr	r3, [r7, #4]
 801266a:	681b      	ldr	r3, [r3, #0]
 801266c:	330c      	adds	r3, #12
 801266e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8012670:	643a      	str	r2, [r7, #64]	@ 0x40
 8012672:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012674:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8012676:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8012678:	e841 2300 	strex	r3, r2, [r1]
 801267c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 801267e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012680:	2b00      	cmp	r3, #0
 8012682:	d1e5      	bne.n	8012650 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8012684:	687b      	ldr	r3, [r7, #4]
 8012686:	681b      	ldr	r3, [r3, #0]
 8012688:	3314      	adds	r3, #20
 801268a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801268c:	6a3b      	ldr	r3, [r7, #32]
 801268e:	e853 3f00 	ldrex	r3, [r3]
 8012692:	61fb      	str	r3, [r7, #28]
   return(result);
 8012694:	69fb      	ldr	r3, [r7, #28]
 8012696:	f023 0301 	bic.w	r3, r3, #1
 801269a:	64bb      	str	r3, [r7, #72]	@ 0x48
 801269c:	687b      	ldr	r3, [r7, #4]
 801269e:	681b      	ldr	r3, [r3, #0]
 80126a0:	3314      	adds	r3, #20
 80126a2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80126a4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80126a6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80126a8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80126aa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80126ac:	e841 2300 	strex	r3, r2, [r1]
 80126b0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80126b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80126b4:	2b00      	cmp	r3, #0
 80126b6:	d1e5      	bne.n	8012684 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80126b8:	687b      	ldr	r3, [r7, #4]
 80126ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80126bc:	2b01      	cmp	r3, #1
 80126be:	d119      	bne.n	80126f4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80126c0:	687b      	ldr	r3, [r7, #4]
 80126c2:	681b      	ldr	r3, [r3, #0]
 80126c4:	330c      	adds	r3, #12
 80126c6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80126c8:	68fb      	ldr	r3, [r7, #12]
 80126ca:	e853 3f00 	ldrex	r3, [r3]
 80126ce:	60bb      	str	r3, [r7, #8]
   return(result);
 80126d0:	68bb      	ldr	r3, [r7, #8]
 80126d2:	f023 0310 	bic.w	r3, r3, #16
 80126d6:	647b      	str	r3, [r7, #68]	@ 0x44
 80126d8:	687b      	ldr	r3, [r7, #4]
 80126da:	681b      	ldr	r3, [r3, #0]
 80126dc:	330c      	adds	r3, #12
 80126de:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80126e0:	61ba      	str	r2, [r7, #24]
 80126e2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80126e4:	6979      	ldr	r1, [r7, #20]
 80126e6:	69ba      	ldr	r2, [r7, #24]
 80126e8:	e841 2300 	strex	r3, r2, [r1]
 80126ec:	613b      	str	r3, [r7, #16]
   return(result);
 80126ee:	693b      	ldr	r3, [r7, #16]
 80126f0:	2b00      	cmp	r3, #0
 80126f2:	d1e5      	bne.n	80126c0 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80126f4:	687b      	ldr	r3, [r7, #4]
 80126f6:	2220      	movs	r2, #32
 80126f8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80126fc:	687b      	ldr	r3, [r7, #4]
 80126fe:	2200      	movs	r2, #0
 8012700:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8012702:	bf00      	nop
 8012704:	3754      	adds	r7, #84	@ 0x54
 8012706:	46bd      	mov	sp, r7
 8012708:	f85d 7b04 	ldr.w	r7, [sp], #4
 801270c:	4770      	bx	lr
	...

08012710 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8012710:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8012714:	b0c0      	sub	sp, #256	@ 0x100
 8012716:	af00      	add	r7, sp, #0
 8012718:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 801271c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8012720:	681b      	ldr	r3, [r3, #0]
 8012722:	691b      	ldr	r3, [r3, #16]
 8012724:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8012728:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 801272c:	68d9      	ldr	r1, [r3, #12]
 801272e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8012732:	681a      	ldr	r2, [r3, #0]
 8012734:	ea40 0301 	orr.w	r3, r0, r1
 8012738:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 801273a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 801273e:	689a      	ldr	r2, [r3, #8]
 8012740:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8012744:	691b      	ldr	r3, [r3, #16]
 8012746:	431a      	orrs	r2, r3
 8012748:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 801274c:	695b      	ldr	r3, [r3, #20]
 801274e:	431a      	orrs	r2, r3
 8012750:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8012754:	69db      	ldr	r3, [r3, #28]
 8012756:	4313      	orrs	r3, r2
 8012758:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 801275c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8012760:	681b      	ldr	r3, [r3, #0]
 8012762:	68db      	ldr	r3, [r3, #12]
 8012764:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8012768:	f021 010c 	bic.w	r1, r1, #12
 801276c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8012770:	681a      	ldr	r2, [r3, #0]
 8012772:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8012776:	430b      	orrs	r3, r1
 8012778:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 801277a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 801277e:	681b      	ldr	r3, [r3, #0]
 8012780:	695b      	ldr	r3, [r3, #20]
 8012782:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8012786:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 801278a:	6999      	ldr	r1, [r3, #24]
 801278c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8012790:	681a      	ldr	r2, [r3, #0]
 8012792:	ea40 0301 	orr.w	r3, r0, r1
 8012796:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8012798:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 801279c:	681a      	ldr	r2, [r3, #0]
 801279e:	4b8f      	ldr	r3, [pc, #572]	@ (80129dc <UART_SetConfig+0x2cc>)
 80127a0:	429a      	cmp	r2, r3
 80127a2:	d005      	beq.n	80127b0 <UART_SetConfig+0xa0>
 80127a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80127a8:	681a      	ldr	r2, [r3, #0]
 80127aa:	4b8d      	ldr	r3, [pc, #564]	@ (80129e0 <UART_SetConfig+0x2d0>)
 80127ac:	429a      	cmp	r2, r3
 80127ae:	d104      	bne.n	80127ba <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80127b0:	f7fd fe82 	bl	80104b8 <HAL_RCC_GetPCLK2Freq>
 80127b4:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80127b8:	e003      	b.n	80127c2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80127ba:	f7fd fe69 	bl	8010490 <HAL_RCC_GetPCLK1Freq>
 80127be:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80127c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80127c6:	69db      	ldr	r3, [r3, #28]
 80127c8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80127cc:	f040 810c 	bne.w	80129e8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80127d0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80127d4:	2200      	movs	r2, #0
 80127d6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80127da:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80127de:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80127e2:	4622      	mov	r2, r4
 80127e4:	462b      	mov	r3, r5
 80127e6:	1891      	adds	r1, r2, r2
 80127e8:	65b9      	str	r1, [r7, #88]	@ 0x58
 80127ea:	415b      	adcs	r3, r3
 80127ec:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80127ee:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80127f2:	4621      	mov	r1, r4
 80127f4:	eb12 0801 	adds.w	r8, r2, r1
 80127f8:	4629      	mov	r1, r5
 80127fa:	eb43 0901 	adc.w	r9, r3, r1
 80127fe:	f04f 0200 	mov.w	r2, #0
 8012802:	f04f 0300 	mov.w	r3, #0
 8012806:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 801280a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 801280e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8012812:	4690      	mov	r8, r2
 8012814:	4699      	mov	r9, r3
 8012816:	4623      	mov	r3, r4
 8012818:	eb18 0303 	adds.w	r3, r8, r3
 801281c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8012820:	462b      	mov	r3, r5
 8012822:	eb49 0303 	adc.w	r3, r9, r3
 8012826:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 801282a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 801282e:	685b      	ldr	r3, [r3, #4]
 8012830:	2200      	movs	r2, #0
 8012832:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8012836:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 801283a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 801283e:	460b      	mov	r3, r1
 8012840:	18db      	adds	r3, r3, r3
 8012842:	653b      	str	r3, [r7, #80]	@ 0x50
 8012844:	4613      	mov	r3, r2
 8012846:	eb42 0303 	adc.w	r3, r2, r3
 801284a:	657b      	str	r3, [r7, #84]	@ 0x54
 801284c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8012850:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8012854:	f7ee f9c8 	bl	8000be8 <__aeabi_uldivmod>
 8012858:	4602      	mov	r2, r0
 801285a:	460b      	mov	r3, r1
 801285c:	4b61      	ldr	r3, [pc, #388]	@ (80129e4 <UART_SetConfig+0x2d4>)
 801285e:	fba3 2302 	umull	r2, r3, r3, r2
 8012862:	095b      	lsrs	r3, r3, #5
 8012864:	011c      	lsls	r4, r3, #4
 8012866:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 801286a:	2200      	movs	r2, #0
 801286c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8012870:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8012874:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8012878:	4642      	mov	r2, r8
 801287a:	464b      	mov	r3, r9
 801287c:	1891      	adds	r1, r2, r2
 801287e:	64b9      	str	r1, [r7, #72]	@ 0x48
 8012880:	415b      	adcs	r3, r3
 8012882:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8012884:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8012888:	4641      	mov	r1, r8
 801288a:	eb12 0a01 	adds.w	sl, r2, r1
 801288e:	4649      	mov	r1, r9
 8012890:	eb43 0b01 	adc.w	fp, r3, r1
 8012894:	f04f 0200 	mov.w	r2, #0
 8012898:	f04f 0300 	mov.w	r3, #0
 801289c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80128a0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80128a4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80128a8:	4692      	mov	sl, r2
 80128aa:	469b      	mov	fp, r3
 80128ac:	4643      	mov	r3, r8
 80128ae:	eb1a 0303 	adds.w	r3, sl, r3
 80128b2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80128b6:	464b      	mov	r3, r9
 80128b8:	eb4b 0303 	adc.w	r3, fp, r3
 80128bc:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80128c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80128c4:	685b      	ldr	r3, [r3, #4]
 80128c6:	2200      	movs	r2, #0
 80128c8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80128cc:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80128d0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80128d4:	460b      	mov	r3, r1
 80128d6:	18db      	adds	r3, r3, r3
 80128d8:	643b      	str	r3, [r7, #64]	@ 0x40
 80128da:	4613      	mov	r3, r2
 80128dc:	eb42 0303 	adc.w	r3, r2, r3
 80128e0:	647b      	str	r3, [r7, #68]	@ 0x44
 80128e2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80128e6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80128ea:	f7ee f97d 	bl	8000be8 <__aeabi_uldivmod>
 80128ee:	4602      	mov	r2, r0
 80128f0:	460b      	mov	r3, r1
 80128f2:	4611      	mov	r1, r2
 80128f4:	4b3b      	ldr	r3, [pc, #236]	@ (80129e4 <UART_SetConfig+0x2d4>)
 80128f6:	fba3 2301 	umull	r2, r3, r3, r1
 80128fa:	095b      	lsrs	r3, r3, #5
 80128fc:	2264      	movs	r2, #100	@ 0x64
 80128fe:	fb02 f303 	mul.w	r3, r2, r3
 8012902:	1acb      	subs	r3, r1, r3
 8012904:	00db      	lsls	r3, r3, #3
 8012906:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 801290a:	4b36      	ldr	r3, [pc, #216]	@ (80129e4 <UART_SetConfig+0x2d4>)
 801290c:	fba3 2302 	umull	r2, r3, r3, r2
 8012910:	095b      	lsrs	r3, r3, #5
 8012912:	005b      	lsls	r3, r3, #1
 8012914:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8012918:	441c      	add	r4, r3
 801291a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 801291e:	2200      	movs	r2, #0
 8012920:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8012924:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8012928:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 801292c:	4642      	mov	r2, r8
 801292e:	464b      	mov	r3, r9
 8012930:	1891      	adds	r1, r2, r2
 8012932:	63b9      	str	r1, [r7, #56]	@ 0x38
 8012934:	415b      	adcs	r3, r3
 8012936:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8012938:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 801293c:	4641      	mov	r1, r8
 801293e:	1851      	adds	r1, r2, r1
 8012940:	6339      	str	r1, [r7, #48]	@ 0x30
 8012942:	4649      	mov	r1, r9
 8012944:	414b      	adcs	r3, r1
 8012946:	637b      	str	r3, [r7, #52]	@ 0x34
 8012948:	f04f 0200 	mov.w	r2, #0
 801294c:	f04f 0300 	mov.w	r3, #0
 8012950:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8012954:	4659      	mov	r1, fp
 8012956:	00cb      	lsls	r3, r1, #3
 8012958:	4651      	mov	r1, sl
 801295a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 801295e:	4651      	mov	r1, sl
 8012960:	00ca      	lsls	r2, r1, #3
 8012962:	4610      	mov	r0, r2
 8012964:	4619      	mov	r1, r3
 8012966:	4603      	mov	r3, r0
 8012968:	4642      	mov	r2, r8
 801296a:	189b      	adds	r3, r3, r2
 801296c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8012970:	464b      	mov	r3, r9
 8012972:	460a      	mov	r2, r1
 8012974:	eb42 0303 	adc.w	r3, r2, r3
 8012978:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 801297c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8012980:	685b      	ldr	r3, [r3, #4]
 8012982:	2200      	movs	r2, #0
 8012984:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8012988:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 801298c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8012990:	460b      	mov	r3, r1
 8012992:	18db      	adds	r3, r3, r3
 8012994:	62bb      	str	r3, [r7, #40]	@ 0x28
 8012996:	4613      	mov	r3, r2
 8012998:	eb42 0303 	adc.w	r3, r2, r3
 801299c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801299e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80129a2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80129a6:	f7ee f91f 	bl	8000be8 <__aeabi_uldivmod>
 80129aa:	4602      	mov	r2, r0
 80129ac:	460b      	mov	r3, r1
 80129ae:	4b0d      	ldr	r3, [pc, #52]	@ (80129e4 <UART_SetConfig+0x2d4>)
 80129b0:	fba3 1302 	umull	r1, r3, r3, r2
 80129b4:	095b      	lsrs	r3, r3, #5
 80129b6:	2164      	movs	r1, #100	@ 0x64
 80129b8:	fb01 f303 	mul.w	r3, r1, r3
 80129bc:	1ad3      	subs	r3, r2, r3
 80129be:	00db      	lsls	r3, r3, #3
 80129c0:	3332      	adds	r3, #50	@ 0x32
 80129c2:	4a08      	ldr	r2, [pc, #32]	@ (80129e4 <UART_SetConfig+0x2d4>)
 80129c4:	fba2 2303 	umull	r2, r3, r2, r3
 80129c8:	095b      	lsrs	r3, r3, #5
 80129ca:	f003 0207 	and.w	r2, r3, #7
 80129ce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80129d2:	681b      	ldr	r3, [r3, #0]
 80129d4:	4422      	add	r2, r4
 80129d6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80129d8:	e106      	b.n	8012be8 <UART_SetConfig+0x4d8>
 80129da:	bf00      	nop
 80129dc:	40011000 	.word	0x40011000
 80129e0:	40011400 	.word	0x40011400
 80129e4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80129e8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80129ec:	2200      	movs	r2, #0
 80129ee:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80129f2:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80129f6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80129fa:	4642      	mov	r2, r8
 80129fc:	464b      	mov	r3, r9
 80129fe:	1891      	adds	r1, r2, r2
 8012a00:	6239      	str	r1, [r7, #32]
 8012a02:	415b      	adcs	r3, r3
 8012a04:	627b      	str	r3, [r7, #36]	@ 0x24
 8012a06:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8012a0a:	4641      	mov	r1, r8
 8012a0c:	1854      	adds	r4, r2, r1
 8012a0e:	4649      	mov	r1, r9
 8012a10:	eb43 0501 	adc.w	r5, r3, r1
 8012a14:	f04f 0200 	mov.w	r2, #0
 8012a18:	f04f 0300 	mov.w	r3, #0
 8012a1c:	00eb      	lsls	r3, r5, #3
 8012a1e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8012a22:	00e2      	lsls	r2, r4, #3
 8012a24:	4614      	mov	r4, r2
 8012a26:	461d      	mov	r5, r3
 8012a28:	4643      	mov	r3, r8
 8012a2a:	18e3      	adds	r3, r4, r3
 8012a2c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8012a30:	464b      	mov	r3, r9
 8012a32:	eb45 0303 	adc.w	r3, r5, r3
 8012a36:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8012a3a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8012a3e:	685b      	ldr	r3, [r3, #4]
 8012a40:	2200      	movs	r2, #0
 8012a42:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8012a46:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8012a4a:	f04f 0200 	mov.w	r2, #0
 8012a4e:	f04f 0300 	mov.w	r3, #0
 8012a52:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8012a56:	4629      	mov	r1, r5
 8012a58:	008b      	lsls	r3, r1, #2
 8012a5a:	4621      	mov	r1, r4
 8012a5c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8012a60:	4621      	mov	r1, r4
 8012a62:	008a      	lsls	r2, r1, #2
 8012a64:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8012a68:	f7ee f8be 	bl	8000be8 <__aeabi_uldivmod>
 8012a6c:	4602      	mov	r2, r0
 8012a6e:	460b      	mov	r3, r1
 8012a70:	4b60      	ldr	r3, [pc, #384]	@ (8012bf4 <UART_SetConfig+0x4e4>)
 8012a72:	fba3 2302 	umull	r2, r3, r3, r2
 8012a76:	095b      	lsrs	r3, r3, #5
 8012a78:	011c      	lsls	r4, r3, #4
 8012a7a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8012a7e:	2200      	movs	r2, #0
 8012a80:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8012a84:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8012a88:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8012a8c:	4642      	mov	r2, r8
 8012a8e:	464b      	mov	r3, r9
 8012a90:	1891      	adds	r1, r2, r2
 8012a92:	61b9      	str	r1, [r7, #24]
 8012a94:	415b      	adcs	r3, r3
 8012a96:	61fb      	str	r3, [r7, #28]
 8012a98:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8012a9c:	4641      	mov	r1, r8
 8012a9e:	1851      	adds	r1, r2, r1
 8012aa0:	6139      	str	r1, [r7, #16]
 8012aa2:	4649      	mov	r1, r9
 8012aa4:	414b      	adcs	r3, r1
 8012aa6:	617b      	str	r3, [r7, #20]
 8012aa8:	f04f 0200 	mov.w	r2, #0
 8012aac:	f04f 0300 	mov.w	r3, #0
 8012ab0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8012ab4:	4659      	mov	r1, fp
 8012ab6:	00cb      	lsls	r3, r1, #3
 8012ab8:	4651      	mov	r1, sl
 8012aba:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8012abe:	4651      	mov	r1, sl
 8012ac0:	00ca      	lsls	r2, r1, #3
 8012ac2:	4610      	mov	r0, r2
 8012ac4:	4619      	mov	r1, r3
 8012ac6:	4603      	mov	r3, r0
 8012ac8:	4642      	mov	r2, r8
 8012aca:	189b      	adds	r3, r3, r2
 8012acc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8012ad0:	464b      	mov	r3, r9
 8012ad2:	460a      	mov	r2, r1
 8012ad4:	eb42 0303 	adc.w	r3, r2, r3
 8012ad8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8012adc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8012ae0:	685b      	ldr	r3, [r3, #4]
 8012ae2:	2200      	movs	r2, #0
 8012ae4:	67bb      	str	r3, [r7, #120]	@ 0x78
 8012ae6:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8012ae8:	f04f 0200 	mov.w	r2, #0
 8012aec:	f04f 0300 	mov.w	r3, #0
 8012af0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8012af4:	4649      	mov	r1, r9
 8012af6:	008b      	lsls	r3, r1, #2
 8012af8:	4641      	mov	r1, r8
 8012afa:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8012afe:	4641      	mov	r1, r8
 8012b00:	008a      	lsls	r2, r1, #2
 8012b02:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8012b06:	f7ee f86f 	bl	8000be8 <__aeabi_uldivmod>
 8012b0a:	4602      	mov	r2, r0
 8012b0c:	460b      	mov	r3, r1
 8012b0e:	4611      	mov	r1, r2
 8012b10:	4b38      	ldr	r3, [pc, #224]	@ (8012bf4 <UART_SetConfig+0x4e4>)
 8012b12:	fba3 2301 	umull	r2, r3, r3, r1
 8012b16:	095b      	lsrs	r3, r3, #5
 8012b18:	2264      	movs	r2, #100	@ 0x64
 8012b1a:	fb02 f303 	mul.w	r3, r2, r3
 8012b1e:	1acb      	subs	r3, r1, r3
 8012b20:	011b      	lsls	r3, r3, #4
 8012b22:	3332      	adds	r3, #50	@ 0x32
 8012b24:	4a33      	ldr	r2, [pc, #204]	@ (8012bf4 <UART_SetConfig+0x4e4>)
 8012b26:	fba2 2303 	umull	r2, r3, r2, r3
 8012b2a:	095b      	lsrs	r3, r3, #5
 8012b2c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8012b30:	441c      	add	r4, r3
 8012b32:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8012b36:	2200      	movs	r2, #0
 8012b38:	673b      	str	r3, [r7, #112]	@ 0x70
 8012b3a:	677a      	str	r2, [r7, #116]	@ 0x74
 8012b3c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8012b40:	4642      	mov	r2, r8
 8012b42:	464b      	mov	r3, r9
 8012b44:	1891      	adds	r1, r2, r2
 8012b46:	60b9      	str	r1, [r7, #8]
 8012b48:	415b      	adcs	r3, r3
 8012b4a:	60fb      	str	r3, [r7, #12]
 8012b4c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8012b50:	4641      	mov	r1, r8
 8012b52:	1851      	adds	r1, r2, r1
 8012b54:	6039      	str	r1, [r7, #0]
 8012b56:	4649      	mov	r1, r9
 8012b58:	414b      	adcs	r3, r1
 8012b5a:	607b      	str	r3, [r7, #4]
 8012b5c:	f04f 0200 	mov.w	r2, #0
 8012b60:	f04f 0300 	mov.w	r3, #0
 8012b64:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8012b68:	4659      	mov	r1, fp
 8012b6a:	00cb      	lsls	r3, r1, #3
 8012b6c:	4651      	mov	r1, sl
 8012b6e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8012b72:	4651      	mov	r1, sl
 8012b74:	00ca      	lsls	r2, r1, #3
 8012b76:	4610      	mov	r0, r2
 8012b78:	4619      	mov	r1, r3
 8012b7a:	4603      	mov	r3, r0
 8012b7c:	4642      	mov	r2, r8
 8012b7e:	189b      	adds	r3, r3, r2
 8012b80:	66bb      	str	r3, [r7, #104]	@ 0x68
 8012b82:	464b      	mov	r3, r9
 8012b84:	460a      	mov	r2, r1
 8012b86:	eb42 0303 	adc.w	r3, r2, r3
 8012b8a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8012b8c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8012b90:	685b      	ldr	r3, [r3, #4]
 8012b92:	2200      	movs	r2, #0
 8012b94:	663b      	str	r3, [r7, #96]	@ 0x60
 8012b96:	667a      	str	r2, [r7, #100]	@ 0x64
 8012b98:	f04f 0200 	mov.w	r2, #0
 8012b9c:	f04f 0300 	mov.w	r3, #0
 8012ba0:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8012ba4:	4649      	mov	r1, r9
 8012ba6:	008b      	lsls	r3, r1, #2
 8012ba8:	4641      	mov	r1, r8
 8012baa:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8012bae:	4641      	mov	r1, r8
 8012bb0:	008a      	lsls	r2, r1, #2
 8012bb2:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8012bb6:	f7ee f817 	bl	8000be8 <__aeabi_uldivmod>
 8012bba:	4602      	mov	r2, r0
 8012bbc:	460b      	mov	r3, r1
 8012bbe:	4b0d      	ldr	r3, [pc, #52]	@ (8012bf4 <UART_SetConfig+0x4e4>)
 8012bc0:	fba3 1302 	umull	r1, r3, r3, r2
 8012bc4:	095b      	lsrs	r3, r3, #5
 8012bc6:	2164      	movs	r1, #100	@ 0x64
 8012bc8:	fb01 f303 	mul.w	r3, r1, r3
 8012bcc:	1ad3      	subs	r3, r2, r3
 8012bce:	011b      	lsls	r3, r3, #4
 8012bd0:	3332      	adds	r3, #50	@ 0x32
 8012bd2:	4a08      	ldr	r2, [pc, #32]	@ (8012bf4 <UART_SetConfig+0x4e4>)
 8012bd4:	fba2 2303 	umull	r2, r3, r2, r3
 8012bd8:	095b      	lsrs	r3, r3, #5
 8012bda:	f003 020f 	and.w	r2, r3, #15
 8012bde:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8012be2:	681b      	ldr	r3, [r3, #0]
 8012be4:	4422      	add	r2, r4
 8012be6:	609a      	str	r2, [r3, #8]
}
 8012be8:	bf00      	nop
 8012bea:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8012bee:	46bd      	mov	sp, r7
 8012bf0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8012bf4:	51eb851f 	.word	0x51eb851f

08012bf8 <__assert_func>:
 8012bf8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8012bfa:	4614      	mov	r4, r2
 8012bfc:	461a      	mov	r2, r3
 8012bfe:	4b09      	ldr	r3, [pc, #36]	@ (8012c24 <__assert_func+0x2c>)
 8012c00:	681b      	ldr	r3, [r3, #0]
 8012c02:	4605      	mov	r5, r0
 8012c04:	68d8      	ldr	r0, [r3, #12]
 8012c06:	b954      	cbnz	r4, 8012c1e <__assert_func+0x26>
 8012c08:	4b07      	ldr	r3, [pc, #28]	@ (8012c28 <__assert_func+0x30>)
 8012c0a:	461c      	mov	r4, r3
 8012c0c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8012c10:	9100      	str	r1, [sp, #0]
 8012c12:	462b      	mov	r3, r5
 8012c14:	4905      	ldr	r1, [pc, #20]	@ (8012c2c <__assert_func+0x34>)
 8012c16:	f000 f80d 	bl	8012c34 <fiprintf>
 8012c1a:	f002 fd1d 	bl	8015658 <abort>
 8012c1e:	4b04      	ldr	r3, [pc, #16]	@ (8012c30 <__assert_func+0x38>)
 8012c20:	e7f4      	b.n	8012c0c <__assert_func+0x14>
 8012c22:	bf00      	nop
 8012c24:	200003a0 	.word	0x200003a0
 8012c28:	0801e8df 	.word	0x0801e8df
 8012c2c:	0801e8b1 	.word	0x0801e8b1
 8012c30:	0801e8a4 	.word	0x0801e8a4

08012c34 <fiprintf>:
 8012c34:	b40e      	push	{r1, r2, r3}
 8012c36:	b503      	push	{r0, r1, lr}
 8012c38:	4601      	mov	r1, r0
 8012c3a:	ab03      	add	r3, sp, #12
 8012c3c:	4805      	ldr	r0, [pc, #20]	@ (8012c54 <fiprintf+0x20>)
 8012c3e:	f853 2b04 	ldr.w	r2, [r3], #4
 8012c42:	6800      	ldr	r0, [r0, #0]
 8012c44:	9301      	str	r3, [sp, #4]
 8012c46:	f001 faa5 	bl	8014194 <_vfiprintf_r>
 8012c4a:	b002      	add	sp, #8
 8012c4c:	f85d eb04 	ldr.w	lr, [sp], #4
 8012c50:	b003      	add	sp, #12
 8012c52:	4770      	bx	lr
 8012c54:	200003a0 	.word	0x200003a0

08012c58 <_vfprintf_r>:
 8012c58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012c5c:	b0d3      	sub	sp, #332	@ 0x14c
 8012c5e:	468b      	mov	fp, r1
 8012c60:	4690      	mov	r8, r2
 8012c62:	461c      	mov	r4, r3
 8012c64:	461e      	mov	r6, r3
 8012c66:	9003      	str	r0, [sp, #12]
 8012c68:	f002 fc30 	bl	80154cc <_localeconv_r>
 8012c6c:	6803      	ldr	r3, [r0, #0]
 8012c6e:	9316      	str	r3, [sp, #88]	@ 0x58
 8012c70:	4618      	mov	r0, r3
 8012c72:	f7ed fb1d 	bl	80002b0 <strlen>
 8012c76:	9b03      	ldr	r3, [sp, #12]
 8012c78:	900d      	str	r0, [sp, #52]	@ 0x34
 8012c7a:	b123      	cbz	r3, 8012c86 <_vfprintf_r+0x2e>
 8012c7c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8012c7e:	b913      	cbnz	r3, 8012c86 <_vfprintf_r+0x2e>
 8012c80:	9803      	ldr	r0, [sp, #12]
 8012c82:	f002 f889 	bl	8014d98 <__sinit>
 8012c86:	f8db 3064 	ldr.w	r3, [fp, #100]	@ 0x64
 8012c8a:	07da      	lsls	r2, r3, #31
 8012c8c:	d407      	bmi.n	8012c9e <_vfprintf_r+0x46>
 8012c8e:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 8012c92:	059b      	lsls	r3, r3, #22
 8012c94:	d403      	bmi.n	8012c9e <_vfprintf_r+0x46>
 8012c96:	f8db 0058 	ldr.w	r0, [fp, #88]	@ 0x58
 8012c9a:	f002 fc8d 	bl	80155b8 <__retarget_lock_acquire_recursive>
 8012c9e:	f9bb 300c 	ldrsh.w	r3, [fp, #12]
 8012ca2:	049f      	lsls	r7, r3, #18
 8012ca4:	d409      	bmi.n	8012cba <_vfprintf_r+0x62>
 8012ca6:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8012caa:	f8ab 300c 	strh.w	r3, [fp, #12]
 8012cae:	f8db 3064 	ldr.w	r3, [fp, #100]	@ 0x64
 8012cb2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8012cb6:	f8cb 3064 	str.w	r3, [fp, #100]	@ 0x64
 8012cba:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 8012cbe:	071d      	lsls	r5, r3, #28
 8012cc0:	d502      	bpl.n	8012cc8 <_vfprintf_r+0x70>
 8012cc2:	f8db 3010 	ldr.w	r3, [fp, #16]
 8012cc6:	b9c3      	cbnz	r3, 8012cfa <_vfprintf_r+0xa2>
 8012cc8:	9803      	ldr	r0, [sp, #12]
 8012cca:	4659      	mov	r1, fp
 8012ccc:	f002 faf2 	bl	80152b4 <__swsetup_r>
 8012cd0:	b198      	cbz	r0, 8012cfa <_vfprintf_r+0xa2>
 8012cd2:	f8db 3064 	ldr.w	r3, [fp, #100]	@ 0x64
 8012cd6:	07d8      	lsls	r0, r3, #31
 8012cd8:	d506      	bpl.n	8012ce8 <_vfprintf_r+0x90>
 8012cda:	f04f 33ff 	mov.w	r3, #4294967295
 8012cde:	930f      	str	r3, [sp, #60]	@ 0x3c
 8012ce0:	980f      	ldr	r0, [sp, #60]	@ 0x3c
 8012ce2:	b053      	add	sp, #332	@ 0x14c
 8012ce4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012ce8:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 8012cec:	0599      	lsls	r1, r3, #22
 8012cee:	d4f4      	bmi.n	8012cda <_vfprintf_r+0x82>
 8012cf0:	f8db 0058 	ldr.w	r0, [fp, #88]	@ 0x58
 8012cf4:	f002 fc61 	bl	80155ba <__retarget_lock_release_recursive>
 8012cf8:	e7ef      	b.n	8012cda <_vfprintf_r+0x82>
 8012cfa:	f9bb 300c 	ldrsh.w	r3, [fp, #12]
 8012cfe:	f003 021a 	and.w	r2, r3, #26
 8012d02:	2a0a      	cmp	r2, #10
 8012d04:	d116      	bne.n	8012d34 <_vfprintf_r+0xdc>
 8012d06:	f9bb 200e 	ldrsh.w	r2, [fp, #14]
 8012d0a:	2a00      	cmp	r2, #0
 8012d0c:	db12      	blt.n	8012d34 <_vfprintf_r+0xdc>
 8012d0e:	f8db 2064 	ldr.w	r2, [fp, #100]	@ 0x64
 8012d12:	07d2      	lsls	r2, r2, #31
 8012d14:	d405      	bmi.n	8012d22 <_vfprintf_r+0xca>
 8012d16:	059b      	lsls	r3, r3, #22
 8012d18:	d403      	bmi.n	8012d22 <_vfprintf_r+0xca>
 8012d1a:	f8db 0058 	ldr.w	r0, [fp, #88]	@ 0x58
 8012d1e:	f002 fc4c 	bl	80155ba <__retarget_lock_release_recursive>
 8012d22:	9803      	ldr	r0, [sp, #12]
 8012d24:	4623      	mov	r3, r4
 8012d26:	4642      	mov	r2, r8
 8012d28:	4659      	mov	r1, fp
 8012d2a:	b053      	add	sp, #332	@ 0x14c
 8012d2c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012d30:	f001 b9be 	b.w	80140b0 <__sbprintf>
 8012d34:	ed9f 7b92 	vldr	d7, [pc, #584]	@ 8012f80 <_vfprintf_r+0x328>
 8012d38:	2300      	movs	r3, #0
 8012d3a:	e9cd 3327 	strd	r3, r3, [sp, #156]	@ 0x9c
 8012d3e:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8012d42:	e9cd 3318 	strd	r3, r3, [sp, #96]	@ 0x60
 8012d46:	ac29      	add	r4, sp, #164	@ 0xa4
 8012d48:	9426      	str	r4, [sp, #152]	@ 0x98
 8012d4a:	9304      	str	r3, [sp, #16]
 8012d4c:	9309      	str	r3, [sp, #36]	@ 0x24
 8012d4e:	9312      	str	r3, [sp, #72]	@ 0x48
 8012d50:	9317      	str	r3, [sp, #92]	@ 0x5c
 8012d52:	930f      	str	r3, [sp, #60]	@ 0x3c
 8012d54:	4643      	mov	r3, r8
 8012d56:	461d      	mov	r5, r3
 8012d58:	f813 2b01 	ldrb.w	r2, [r3], #1
 8012d5c:	b10a      	cbz	r2, 8012d62 <_vfprintf_r+0x10a>
 8012d5e:	2a25      	cmp	r2, #37	@ 0x25
 8012d60:	d1f9      	bne.n	8012d56 <_vfprintf_r+0xfe>
 8012d62:	ebb5 0708 	subs.w	r7, r5, r8
 8012d66:	d00d      	beq.n	8012d84 <_vfprintf_r+0x12c>
 8012d68:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 8012d6a:	443b      	add	r3, r7
 8012d6c:	9328      	str	r3, [sp, #160]	@ 0xa0
 8012d6e:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 8012d70:	3301      	adds	r3, #1
 8012d72:	2b07      	cmp	r3, #7
 8012d74:	e9c4 8700 	strd	r8, r7, [r4]
 8012d78:	9327      	str	r3, [sp, #156]	@ 0x9c
 8012d7a:	dc75      	bgt.n	8012e68 <_vfprintf_r+0x210>
 8012d7c:	3408      	adds	r4, #8
 8012d7e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8012d80:	443b      	add	r3, r7
 8012d82:	930f      	str	r3, [sp, #60]	@ 0x3c
 8012d84:	782b      	ldrb	r3, [r5, #0]
 8012d86:	2b00      	cmp	r3, #0
 8012d88:	f001 814f 	beq.w	801402a <_vfprintf_r+0x13d2>
 8012d8c:	2200      	movs	r2, #0
 8012d8e:	1c6b      	adds	r3, r5, #1
 8012d90:	f88d 207b 	strb.w	r2, [sp, #123]	@ 0x7b
 8012d94:	f04f 39ff 	mov.w	r9, #4294967295
 8012d98:	920e      	str	r2, [sp, #56]	@ 0x38
 8012d9a:	4615      	mov	r5, r2
 8012d9c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8012da0:	9206      	str	r2, [sp, #24]
 8012da2:	930c      	str	r3, [sp, #48]	@ 0x30
 8012da4:	9b06      	ldr	r3, [sp, #24]
 8012da6:	3b20      	subs	r3, #32
 8012da8:	2b5a      	cmp	r3, #90	@ 0x5a
 8012daa:	f200 85aa 	bhi.w	8013902 <_vfprintf_r+0xcaa>
 8012dae:	e8df f013 	tbh	[pc, r3, lsl #1]
 8012db2:	009d      	.short	0x009d
 8012db4:	05a805a8 	.word	0x05a805a8
 8012db8:	05a800a5 	.word	0x05a800a5
 8012dbc:	05a805a8 	.word	0x05a805a8
 8012dc0:	05a80085 	.word	0x05a80085
 8012dc4:	00a805a8 	.word	0x00a805a8
 8012dc8:	05a800b2 	.word	0x05a800b2
 8012dcc:	00b400af 	.word	0x00b400af
 8012dd0:	00ce05a8 	.word	0x00ce05a8
 8012dd4:	00d100d1 	.word	0x00d100d1
 8012dd8:	00d100d1 	.word	0x00d100d1
 8012ddc:	00d100d1 	.word	0x00d100d1
 8012de0:	00d100d1 	.word	0x00d100d1
 8012de4:	05a800d1 	.word	0x05a800d1
 8012de8:	05a805a8 	.word	0x05a805a8
 8012dec:	05a805a8 	.word	0x05a805a8
 8012df0:	05a805a8 	.word	0x05a805a8
 8012df4:	05a80146 	.word	0x05a80146
 8012df8:	011a0107 	.word	0x011a0107
 8012dfc:	01460146 	.word	0x01460146
 8012e00:	05a80146 	.word	0x05a80146
 8012e04:	05a805a8 	.word	0x05a805a8
 8012e08:	00e205a8 	.word	0x00e205a8
 8012e0c:	05a805a8 	.word	0x05a805a8
 8012e10:	05a804a3 	.word	0x05a804a3
 8012e14:	05a805a8 	.word	0x05a805a8
 8012e18:	05a804ed 	.word	0x05a804ed
 8012e1c:	05a8050e 	.word	0x05a8050e
 8012e20:	053005a8 	.word	0x053005a8
 8012e24:	05a805a8 	.word	0x05a805a8
 8012e28:	05a805a8 	.word	0x05a805a8
 8012e2c:	05a805a8 	.word	0x05a805a8
 8012e30:	05a805a8 	.word	0x05a805a8
 8012e34:	05a80146 	.word	0x05a80146
 8012e38:	011c0107 	.word	0x011c0107
 8012e3c:	01460146 	.word	0x01460146
 8012e40:	00ed0146 	.word	0x00ed0146
 8012e44:	0101011c 	.word	0x0101011c
 8012e48:	00fa05a8 	.word	0x00fa05a8
 8012e4c:	048705a8 	.word	0x048705a8
 8012e50:	04dc04a5 	.word	0x04dc04a5
 8012e54:	05a80101 	.word	0x05a80101
 8012e58:	009b04ed 	.word	0x009b04ed
 8012e5c:	05a80510 	.word	0x05a80510
 8012e60:	006505a8 	.word	0x006505a8
 8012e64:	009b05a8 	.word	0x009b05a8
 8012e68:	9803      	ldr	r0, [sp, #12]
 8012e6a:	aa26      	add	r2, sp, #152	@ 0x98
 8012e6c:	4659      	mov	r1, fp
 8012e6e:	f001 f95f 	bl	8014130 <__sprint_r>
 8012e72:	2800      	cmp	r0, #0
 8012e74:	f040 814d 	bne.w	8013112 <_vfprintf_r+0x4ba>
 8012e78:	ac29      	add	r4, sp, #164	@ 0xa4
 8012e7a:	e780      	b.n	8012d7e <_vfprintf_r+0x126>
 8012e7c:	4b42      	ldr	r3, [pc, #264]	@ (8012f88 <_vfprintf_r+0x330>)
 8012e7e:	9319      	str	r3, [sp, #100]	@ 0x64
 8012e80:	f015 0320 	ands.w	r3, r5, #32
 8012e84:	f000 84c8 	beq.w	8013818 <_vfprintf_r+0xbc0>
 8012e88:	3607      	adds	r6, #7
 8012e8a:	f026 0307 	bic.w	r3, r6, #7
 8012e8e:	461a      	mov	r2, r3
 8012e90:	685f      	ldr	r7, [r3, #4]
 8012e92:	f852 6b08 	ldr.w	r6, [r2], #8
 8012e96:	9207      	str	r2, [sp, #28]
 8012e98:	07eb      	lsls	r3, r5, #31
 8012e9a:	d50a      	bpl.n	8012eb2 <_vfprintf_r+0x25a>
 8012e9c:	ea56 0307 	orrs.w	r3, r6, r7
 8012ea0:	d007      	beq.n	8012eb2 <_vfprintf_r+0x25a>
 8012ea2:	2330      	movs	r3, #48	@ 0x30
 8012ea4:	f88d 307c 	strb.w	r3, [sp, #124]	@ 0x7c
 8012ea8:	9b06      	ldr	r3, [sp, #24]
 8012eaa:	f88d 307d 	strb.w	r3, [sp, #125]	@ 0x7d
 8012eae:	f045 0502 	orr.w	r5, r5, #2
 8012eb2:	f425 6580 	bic.w	r5, r5, #1024	@ 0x400
 8012eb6:	2302      	movs	r3, #2
 8012eb8:	f000 bc2e 	b.w	8013718 <_vfprintf_r+0xac0>
 8012ebc:	9803      	ldr	r0, [sp, #12]
 8012ebe:	f002 fb05 	bl	80154cc <_localeconv_r>
 8012ec2:	6843      	ldr	r3, [r0, #4]
 8012ec4:	9317      	str	r3, [sp, #92]	@ 0x5c
 8012ec6:	4618      	mov	r0, r3
 8012ec8:	f7ed f9f2 	bl	80002b0 <strlen>
 8012ecc:	9012      	str	r0, [sp, #72]	@ 0x48
 8012ece:	9803      	ldr	r0, [sp, #12]
 8012ed0:	f002 fafc 	bl	80154cc <_localeconv_r>
 8012ed4:	6883      	ldr	r3, [r0, #8]
 8012ed6:	9309      	str	r3, [sp, #36]	@ 0x24
 8012ed8:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8012eda:	b12b      	cbz	r3, 8012ee8 <_vfprintf_r+0x290>
 8012edc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012ede:	b11b      	cbz	r3, 8012ee8 <_vfprintf_r+0x290>
 8012ee0:	781b      	ldrb	r3, [r3, #0]
 8012ee2:	b10b      	cbz	r3, 8012ee8 <_vfprintf_r+0x290>
 8012ee4:	f445 6580 	orr.w	r5, r5, #1024	@ 0x400
 8012ee8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8012eea:	e757      	b.n	8012d9c <_vfprintf_r+0x144>
 8012eec:	f89d 307b 	ldrb.w	r3, [sp, #123]	@ 0x7b
 8012ef0:	2b00      	cmp	r3, #0
 8012ef2:	d1f9      	bne.n	8012ee8 <_vfprintf_r+0x290>
 8012ef4:	2320      	movs	r3, #32
 8012ef6:	f88d 307b 	strb.w	r3, [sp, #123]	@ 0x7b
 8012efa:	e7f5      	b.n	8012ee8 <_vfprintf_r+0x290>
 8012efc:	f045 0501 	orr.w	r5, r5, #1
 8012f00:	e7f2      	b.n	8012ee8 <_vfprintf_r+0x290>
 8012f02:	f856 3b04 	ldr.w	r3, [r6], #4
 8012f06:	930e      	str	r3, [sp, #56]	@ 0x38
 8012f08:	2b00      	cmp	r3, #0
 8012f0a:	daed      	bge.n	8012ee8 <_vfprintf_r+0x290>
 8012f0c:	425b      	negs	r3, r3
 8012f0e:	930e      	str	r3, [sp, #56]	@ 0x38
 8012f10:	f045 0504 	orr.w	r5, r5, #4
 8012f14:	e7e8      	b.n	8012ee8 <_vfprintf_r+0x290>
 8012f16:	232b      	movs	r3, #43	@ 0x2b
 8012f18:	e7ed      	b.n	8012ef6 <_vfprintf_r+0x29e>
 8012f1a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8012f1c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8012f20:	9206      	str	r2, [sp, #24]
 8012f22:	2a2a      	cmp	r2, #42	@ 0x2a
 8012f24:	d10f      	bne.n	8012f46 <_vfprintf_r+0x2ee>
 8012f26:	f856 2b04 	ldr.w	r2, [r6], #4
 8012f2a:	930c      	str	r3, [sp, #48]	@ 0x30
 8012f2c:	ea42 79e2 	orr.w	r9, r2, r2, asr #31
 8012f30:	e7da      	b.n	8012ee8 <_vfprintf_r+0x290>
 8012f32:	fb01 2909 	mla	r9, r1, r9, r2
 8012f36:	f813 2b01 	ldrb.w	r2, [r3], #1
 8012f3a:	9206      	str	r2, [sp, #24]
 8012f3c:	9a06      	ldr	r2, [sp, #24]
 8012f3e:	3a30      	subs	r2, #48	@ 0x30
 8012f40:	2a09      	cmp	r2, #9
 8012f42:	d9f6      	bls.n	8012f32 <_vfprintf_r+0x2da>
 8012f44:	e72d      	b.n	8012da2 <_vfprintf_r+0x14a>
 8012f46:	f04f 0900 	mov.w	r9, #0
 8012f4a:	210a      	movs	r1, #10
 8012f4c:	e7f6      	b.n	8012f3c <_vfprintf_r+0x2e4>
 8012f4e:	f045 0580 	orr.w	r5, r5, #128	@ 0x80
 8012f52:	e7c9      	b.n	8012ee8 <_vfprintf_r+0x290>
 8012f54:	2200      	movs	r2, #0
 8012f56:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8012f58:	920e      	str	r2, [sp, #56]	@ 0x38
 8012f5a:	210a      	movs	r1, #10
 8012f5c:	9a06      	ldr	r2, [sp, #24]
 8012f5e:	980e      	ldr	r0, [sp, #56]	@ 0x38
 8012f60:	3a30      	subs	r2, #48	@ 0x30
 8012f62:	fb01 2200 	mla	r2, r1, r0, r2
 8012f66:	920e      	str	r2, [sp, #56]	@ 0x38
 8012f68:	f813 2b01 	ldrb.w	r2, [r3], #1
 8012f6c:	9206      	str	r2, [sp, #24]
 8012f6e:	3a30      	subs	r2, #48	@ 0x30
 8012f70:	2a09      	cmp	r2, #9
 8012f72:	d9f3      	bls.n	8012f5c <_vfprintf_r+0x304>
 8012f74:	e715      	b.n	8012da2 <_vfprintf_r+0x14a>
 8012f76:	f045 0508 	orr.w	r5, r5, #8
 8012f7a:	e7b5      	b.n	8012ee8 <_vfprintf_r+0x290>
 8012f7c:	f3af 8000 	nop.w
	...
 8012f88:	0801e8f0 	.word	0x0801e8f0
 8012f8c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8012f8e:	781b      	ldrb	r3, [r3, #0]
 8012f90:	2b68      	cmp	r3, #104	@ 0x68
 8012f92:	bf01      	itttt	eq
 8012f94:	9b0c      	ldreq	r3, [sp, #48]	@ 0x30
 8012f96:	3301      	addeq	r3, #1
 8012f98:	930c      	streq	r3, [sp, #48]	@ 0x30
 8012f9a:	f445 7500 	orreq.w	r5, r5, #512	@ 0x200
 8012f9e:	bf18      	it	ne
 8012fa0:	f045 0540 	orrne.w	r5, r5, #64	@ 0x40
 8012fa4:	e7a0      	b.n	8012ee8 <_vfprintf_r+0x290>
 8012fa6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8012fa8:	781b      	ldrb	r3, [r3, #0]
 8012faa:	2b6c      	cmp	r3, #108	@ 0x6c
 8012fac:	d105      	bne.n	8012fba <_vfprintf_r+0x362>
 8012fae:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8012fb0:	3301      	adds	r3, #1
 8012fb2:	930c      	str	r3, [sp, #48]	@ 0x30
 8012fb4:	f045 0520 	orr.w	r5, r5, #32
 8012fb8:	e796      	b.n	8012ee8 <_vfprintf_r+0x290>
 8012fba:	f045 0510 	orr.w	r5, r5, #16
 8012fbe:	e793      	b.n	8012ee8 <_vfprintf_r+0x290>
 8012fc0:	4632      	mov	r2, r6
 8012fc2:	f852 3b04 	ldr.w	r3, [r2], #4
 8012fc6:	f88d 30e4 	strb.w	r3, [sp, #228]	@ 0xe4
 8012fca:	2300      	movs	r3, #0
 8012fcc:	9207      	str	r2, [sp, #28]
 8012fce:	f88d 307b 	strb.w	r3, [sp, #123]	@ 0x7b
 8012fd2:	469a      	mov	sl, r3
 8012fd4:	f04f 0901 	mov.w	r9, #1
 8012fd8:	9310      	str	r3, [sp, #64]	@ 0x40
 8012fda:	461f      	mov	r7, r3
 8012fdc:	9308      	str	r3, [sp, #32]
 8012fde:	461e      	mov	r6, r3
 8012fe0:	f10d 08e4 	add.w	r8, sp, #228	@ 0xe4
 8012fe4:	e1da      	b.n	801339c <_vfprintf_r+0x744>
 8012fe6:	f045 0510 	orr.w	r5, r5, #16
 8012fea:	06af      	lsls	r7, r5, #26
 8012fec:	d512      	bpl.n	8013014 <_vfprintf_r+0x3bc>
 8012fee:	3607      	adds	r6, #7
 8012ff0:	f026 0307 	bic.w	r3, r6, #7
 8012ff4:	461a      	mov	r2, r3
 8012ff6:	685f      	ldr	r7, [r3, #4]
 8012ff8:	f852 6b08 	ldr.w	r6, [r2], #8
 8012ffc:	9207      	str	r2, [sp, #28]
 8012ffe:	2f00      	cmp	r7, #0
 8013000:	da06      	bge.n	8013010 <_vfprintf_r+0x3b8>
 8013002:	4276      	negs	r6, r6
 8013004:	f04f 032d 	mov.w	r3, #45	@ 0x2d
 8013008:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 801300c:	f88d 307b 	strb.w	r3, [sp, #123]	@ 0x7b
 8013010:	2301      	movs	r3, #1
 8013012:	e384      	b.n	801371e <_vfprintf_r+0xac6>
 8013014:	4633      	mov	r3, r6
 8013016:	06ee      	lsls	r6, r5, #27
 8013018:	f853 7b04 	ldr.w	r7, [r3], #4
 801301c:	9307      	str	r3, [sp, #28]
 801301e:	d502      	bpl.n	8013026 <_vfprintf_r+0x3ce>
 8013020:	463e      	mov	r6, r7
 8013022:	17ff      	asrs	r7, r7, #31
 8013024:	e7eb      	b.n	8012ffe <_vfprintf_r+0x3a6>
 8013026:	0668      	lsls	r0, r5, #25
 8013028:	d503      	bpl.n	8013032 <_vfprintf_r+0x3da>
 801302a:	b23e      	sxth	r6, r7
 801302c:	f347 37c0 	sbfx	r7, r7, #15, #1
 8013030:	e7e5      	b.n	8012ffe <_vfprintf_r+0x3a6>
 8013032:	05a9      	lsls	r1, r5, #22
 8013034:	d5f4      	bpl.n	8013020 <_vfprintf_r+0x3c8>
 8013036:	b27e      	sxtb	r6, r7
 8013038:	f347 17c0 	sbfx	r7, r7, #7, #1
 801303c:	e7df      	b.n	8012ffe <_vfprintf_r+0x3a6>
 801303e:	3607      	adds	r6, #7
 8013040:	f026 0307 	bic.w	r3, r6, #7
 8013044:	ecb3 7b02 	vldmia	r3!, {d7}
 8013048:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 801304c:	9307      	str	r3, [sp, #28]
 801304e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8013050:	931a      	str	r3, [sp, #104]	@ 0x68
 8013052:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8013054:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8013058:	931b      	str	r3, [sp, #108]	@ 0x6c
 801305a:	e9dd 011a 	ldrd	r0, r1, [sp, #104]	@ 0x68
 801305e:	4b85      	ldr	r3, [pc, #532]	@ (8013274 <_vfprintf_r+0x61c>)
 8013060:	f04f 32ff 	mov.w	r2, #4294967295
 8013064:	f7ed fd82 	bl	8000b6c <__aeabi_dcmpun>
 8013068:	bb10      	cbnz	r0, 80130b0 <_vfprintf_r+0x458>
 801306a:	e9dd 011a 	ldrd	r0, r1, [sp, #104]	@ 0x68
 801306e:	4b81      	ldr	r3, [pc, #516]	@ (8013274 <_vfprintf_r+0x61c>)
 8013070:	f04f 32ff 	mov.w	r2, #4294967295
 8013074:	f7ed fd5c 	bl	8000b30 <__aeabi_dcmple>
 8013078:	b9d0      	cbnz	r0, 80130b0 <_vfprintf_r+0x458>
 801307a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 801307e:	2200      	movs	r2, #0
 8013080:	2300      	movs	r3, #0
 8013082:	f7ed fd4b 	bl	8000b1c <__aeabi_dcmplt>
 8013086:	b110      	cbz	r0, 801308e <_vfprintf_r+0x436>
 8013088:	232d      	movs	r3, #45	@ 0x2d
 801308a:	f88d 307b 	strb.w	r3, [sp, #123]	@ 0x7b
 801308e:	4a7a      	ldr	r2, [pc, #488]	@ (8013278 <_vfprintf_r+0x620>)
 8013090:	4b7a      	ldr	r3, [pc, #488]	@ (801327c <_vfprintf_r+0x624>)
 8013092:	9906      	ldr	r1, [sp, #24]
 8013094:	f025 0580 	bic.w	r5, r5, #128	@ 0x80
 8013098:	2947      	cmp	r1, #71	@ 0x47
 801309a:	bfd4      	ite	le
 801309c:	4690      	movle	r8, r2
 801309e:	4698      	movgt	r8, r3
 80130a0:	f04f 0a00 	mov.w	sl, #0
 80130a4:	f04f 0903 	mov.w	r9, #3
 80130a8:	f8cd a040 	str.w	sl, [sp, #64]	@ 0x40
 80130ac:	f000 bff8 	b.w	80140a0 <_vfprintf_r+0x1448>
 80130b0:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	@ 0x28
 80130b4:	4610      	mov	r0, r2
 80130b6:	4619      	mov	r1, r3
 80130b8:	f7ed fd58 	bl	8000b6c <__aeabi_dcmpun>
 80130bc:	4682      	mov	sl, r0
 80130be:	b140      	cbz	r0, 80130d2 <_vfprintf_r+0x47a>
 80130c0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80130c2:	4a6f      	ldr	r2, [pc, #444]	@ (8013280 <_vfprintf_r+0x628>)
 80130c4:	2b00      	cmp	r3, #0
 80130c6:	bfbc      	itt	lt
 80130c8:	232d      	movlt	r3, #45	@ 0x2d
 80130ca:	f88d 307b 	strblt.w	r3, [sp, #123]	@ 0x7b
 80130ce:	4b6d      	ldr	r3, [pc, #436]	@ (8013284 <_vfprintf_r+0x62c>)
 80130d0:	e7df      	b.n	8013092 <_vfprintf_r+0x43a>
 80130d2:	9b06      	ldr	r3, [sp, #24]
 80130d4:	2b61      	cmp	r3, #97	@ 0x61
 80130d6:	d02e      	beq.n	8013136 <_vfprintf_r+0x4de>
 80130d8:	2b41      	cmp	r3, #65	@ 0x41
 80130da:	d12e      	bne.n	801313a <_vfprintf_r+0x4e2>
 80130dc:	2358      	movs	r3, #88	@ 0x58
 80130de:	2230      	movs	r2, #48	@ 0x30
 80130e0:	f1b9 0f63 	cmp.w	r9, #99	@ 0x63
 80130e4:	f88d 207c 	strb.w	r2, [sp, #124]	@ 0x7c
 80130e8:	f88d 307d 	strb.w	r3, [sp, #125]	@ 0x7d
 80130ec:	f045 0502 	orr.w	r5, r5, #2
 80130f0:	f340 80ae 	ble.w	8013250 <_vfprintf_r+0x5f8>
 80130f4:	9803      	ldr	r0, [sp, #12]
 80130f6:	f109 0101 	add.w	r1, r9, #1
 80130fa:	f003 fa07 	bl	801650c <_malloc_r>
 80130fe:	4680      	mov	r8, r0
 8013100:	2800      	cmp	r0, #0
 8013102:	f040 80aa 	bne.w	801325a <_vfprintf_r+0x602>
 8013106:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 801310a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801310e:	f8ab 300c 	strh.w	r3, [fp, #12]
 8013112:	f8db 3064 	ldr.w	r3, [fp, #100]	@ 0x64
 8013116:	07d9      	lsls	r1, r3, #31
 8013118:	d407      	bmi.n	801312a <_vfprintf_r+0x4d2>
 801311a:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 801311e:	059a      	lsls	r2, r3, #22
 8013120:	d403      	bmi.n	801312a <_vfprintf_r+0x4d2>
 8013122:	f8db 0058 	ldr.w	r0, [fp, #88]	@ 0x58
 8013126:	f002 fa48 	bl	80155ba <__retarget_lock_release_recursive>
 801312a:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 801312e:	065b      	lsls	r3, r3, #25
 8013130:	f57f add6 	bpl.w	8012ce0 <_vfprintf_r+0x88>
 8013134:	e5d1      	b.n	8012cda <_vfprintf_r+0x82>
 8013136:	2378      	movs	r3, #120	@ 0x78
 8013138:	e7d1      	b.n	80130de <_vfprintf_r+0x486>
 801313a:	f1b9 3fff 	cmp.w	r9, #4294967295
 801313e:	f000 808e 	beq.w	801325e <_vfprintf_r+0x606>
 8013142:	9b06      	ldr	r3, [sp, #24]
 8013144:	f023 0320 	bic.w	r3, r3, #32
 8013148:	2b47      	cmp	r3, #71	@ 0x47
 801314a:	d105      	bne.n	8013158 <_vfprintf_r+0x500>
 801314c:	f1b9 0f00 	cmp.w	r9, #0
 8013150:	d102      	bne.n	8013158 <_vfprintf_r+0x500>
 8013152:	46ca      	mov	sl, r9
 8013154:	f04f 0901 	mov.w	r9, #1
 8013158:	f445 7380 	orr.w	r3, r5, #256	@ 0x100
 801315c:	9311      	str	r3, [sp, #68]	@ 0x44
 801315e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8013160:	2b00      	cmp	r3, #0
 8013162:	da7f      	bge.n	8013264 <_vfprintf_r+0x60c>
 8013164:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8013166:	9314      	str	r3, [sp, #80]	@ 0x50
 8013168:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801316a:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 801316e:	9315      	str	r3, [sp, #84]	@ 0x54
 8013170:	232d      	movs	r3, #45	@ 0x2d
 8013172:	931c      	str	r3, [sp, #112]	@ 0x70
 8013174:	9b06      	ldr	r3, [sp, #24]
 8013176:	f023 0320 	bic.w	r3, r3, #32
 801317a:	2b41      	cmp	r3, #65	@ 0x41
 801317c:	9308      	str	r3, [sp, #32]
 801317e:	f040 81e7 	bne.w	8013550 <_vfprintf_r+0x8f8>
 8013182:	a820      	add	r0, sp, #128	@ 0x80
 8013184:	ed9d 0b14 	vldr	d0, [sp, #80]	@ 0x50
 8013188:	f002 fa26 	bl	80155d8 <frexp>
 801318c:	2200      	movs	r2, #0
 801318e:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 8013192:	ec51 0b10 	vmov	r0, r1, d0
 8013196:	f7ed fa4f 	bl	8000638 <__aeabi_dmul>
 801319a:	4602      	mov	r2, r0
 801319c:	460b      	mov	r3, r1
 801319e:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80131a2:	2200      	movs	r2, #0
 80131a4:	2300      	movs	r3, #0
 80131a6:	f7ed fcaf 	bl	8000b08 <__aeabi_dcmpeq>
 80131aa:	b108      	cbz	r0, 80131b0 <_vfprintf_r+0x558>
 80131ac:	2301      	movs	r3, #1
 80131ae:	9320      	str	r3, [sp, #128]	@ 0x80
 80131b0:	4a35      	ldr	r2, [pc, #212]	@ (8013288 <_vfprintf_r+0x630>)
 80131b2:	4b36      	ldr	r3, [pc, #216]	@ (801328c <_vfprintf_r+0x634>)
 80131b4:	9906      	ldr	r1, [sp, #24]
 80131b6:	2961      	cmp	r1, #97	@ 0x61
 80131b8:	bf18      	it	ne
 80131ba:	461a      	movne	r2, r3
 80131bc:	9210      	str	r2, [sp, #64]	@ 0x40
 80131be:	f109 37ff 	add.w	r7, r9, #4294967295
 80131c2:	4646      	mov	r6, r8
 80131c4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80131c8:	4b31      	ldr	r3, [pc, #196]	@ (8013290 <_vfprintf_r+0x638>)
 80131ca:	2200      	movs	r2, #0
 80131cc:	f7ed fa34 	bl	8000638 <__aeabi_dmul>
 80131d0:	4602      	mov	r2, r0
 80131d2:	460b      	mov	r3, r1
 80131d4:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80131d8:	f7ed fcde 	bl	8000b98 <__aeabi_d2iz>
 80131dc:	9013      	str	r0, [sp, #76]	@ 0x4c
 80131de:	f7ed f9c1 	bl	8000564 <__aeabi_i2d>
 80131e2:	4602      	mov	r2, r0
 80131e4:	460b      	mov	r3, r1
 80131e6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80131ea:	f7ed f86d 	bl	80002c8 <__aeabi_dsub>
 80131ee:	4602      	mov	r2, r0
 80131f0:	460b      	mov	r3, r1
 80131f2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80131f6:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80131f8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80131fa:	5c9b      	ldrb	r3, [r3, r2]
 80131fc:	f806 3b01 	strb.w	r3, [r6], #1
 8013200:	1c7a      	adds	r2, r7, #1
 8013202:	d006      	beq.n	8013212 <_vfprintf_r+0x5ba>
 8013204:	1e7b      	subs	r3, r7, #1
 8013206:	931d      	str	r3, [sp, #116]	@ 0x74
 8013208:	2200      	movs	r2, #0
 801320a:	2300      	movs	r3, #0
 801320c:	f7ed fc7c 	bl	8000b08 <__aeabi_dcmpeq>
 8013210:	b370      	cbz	r0, 8013270 <_vfprintf_r+0x618>
 8013212:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8013216:	4b1f      	ldr	r3, [pc, #124]	@ (8013294 <_vfprintf_r+0x63c>)
 8013218:	2200      	movs	r2, #0
 801321a:	f7ed fc9d 	bl	8000b58 <__aeabi_dcmpgt>
 801321e:	2800      	cmp	r0, #0
 8013220:	d13a      	bne.n	8013298 <_vfprintf_r+0x640>
 8013222:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8013226:	4b1b      	ldr	r3, [pc, #108]	@ (8013294 <_vfprintf_r+0x63c>)
 8013228:	2200      	movs	r2, #0
 801322a:	f7ed fc6d 	bl	8000b08 <__aeabi_dcmpeq>
 801322e:	b110      	cbz	r0, 8013236 <_vfprintf_r+0x5de>
 8013230:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8013232:	07db      	lsls	r3, r3, #31
 8013234:	d430      	bmi.n	8013298 <_vfprintf_r+0x640>
 8013236:	4633      	mov	r3, r6
 8013238:	19f1      	adds	r1, r6, r7
 801323a:	2030      	movs	r0, #48	@ 0x30
 801323c:	1aca      	subs	r2, r1, r3
 801323e:	2a00      	cmp	r2, #0
 8013240:	f280 8183 	bge.w	801354a <_vfprintf_r+0x8f2>
 8013244:	1c7b      	adds	r3, r7, #1
 8013246:	3701      	adds	r7, #1
 8013248:	bfb8      	it	lt
 801324a:	2300      	movlt	r3, #0
 801324c:	441e      	add	r6, r3
 801324e:	e037      	b.n	80132c0 <_vfprintf_r+0x668>
 8013250:	f04f 0a00 	mov.w	sl, #0
 8013254:	f10d 08e4 	add.w	r8, sp, #228	@ 0xe4
 8013258:	e77e      	b.n	8013158 <_vfprintf_r+0x500>
 801325a:	4682      	mov	sl, r0
 801325c:	e77c      	b.n	8013158 <_vfprintf_r+0x500>
 801325e:	f04f 0906 	mov.w	r9, #6
 8013262:	e779      	b.n	8013158 <_vfprintf_r+0x500>
 8013264:	ed9d 7b0a 	vldr	d7, [sp, #40]	@ 0x28
 8013268:	2300      	movs	r3, #0
 801326a:	ed8d 7b14 	vstr	d7, [sp, #80]	@ 0x50
 801326e:	e780      	b.n	8013172 <_vfprintf_r+0x51a>
 8013270:	9f1d      	ldr	r7, [sp, #116]	@ 0x74
 8013272:	e7a7      	b.n	80131c4 <_vfprintf_r+0x56c>
 8013274:	7fefffff 	.word	0x7fefffff
 8013278:	0801e8e0 	.word	0x0801e8e0
 801327c:	0801e8e4 	.word	0x0801e8e4
 8013280:	0801e8e8 	.word	0x0801e8e8
 8013284:	0801e8ec 	.word	0x0801e8ec
 8013288:	0801e8f0 	.word	0x0801e8f0
 801328c:	0801e901 	.word	0x0801e901
 8013290:	40300000 	.word	0x40300000
 8013294:	3fe00000 	.word	0x3fe00000
 8013298:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801329a:	9624      	str	r6, [sp, #144]	@ 0x90
 801329c:	7bd9      	ldrb	r1, [r3, #15]
 801329e:	2030      	movs	r0, #48	@ 0x30
 80132a0:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 80132a2:	1e53      	subs	r3, r2, #1
 80132a4:	9324      	str	r3, [sp, #144]	@ 0x90
 80132a6:	f812 3c01 	ldrb.w	r3, [r2, #-1]
 80132aa:	428b      	cmp	r3, r1
 80132ac:	f000 814a 	beq.w	8013544 <_vfprintf_r+0x8ec>
 80132b0:	2b39      	cmp	r3, #57	@ 0x39
 80132b2:	bf0b      	itete	eq
 80132b4:	9b10      	ldreq	r3, [sp, #64]	@ 0x40
 80132b6:	3301      	addne	r3, #1
 80132b8:	7a9b      	ldrbeq	r3, [r3, #10]
 80132ba:	b2db      	uxtbne	r3, r3
 80132bc:	f802 3c01 	strb.w	r3, [r2, #-1]
 80132c0:	eba6 0308 	sub.w	r3, r6, r8
 80132c4:	9304      	str	r3, [sp, #16]
 80132c6:	9b08      	ldr	r3, [sp, #32]
 80132c8:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 80132ca:	2b47      	cmp	r3, #71	@ 0x47
 80132cc:	f040 8189 	bne.w	80135e2 <_vfprintf_r+0x98a>
 80132d0:	1cf1      	adds	r1, r6, #3
 80132d2:	db02      	blt.n	80132da <_vfprintf_r+0x682>
 80132d4:	45b1      	cmp	r9, r6
 80132d6:	f280 81a7 	bge.w	8013628 <_vfprintf_r+0x9d0>
 80132da:	9b06      	ldr	r3, [sp, #24]
 80132dc:	3b02      	subs	r3, #2
 80132de:	9306      	str	r3, [sp, #24]
 80132e0:	9906      	ldr	r1, [sp, #24]
 80132e2:	f89d 2018 	ldrb.w	r2, [sp, #24]
 80132e6:	f021 0120 	bic.w	r1, r1, #32
 80132ea:	2941      	cmp	r1, #65	@ 0x41
 80132ec:	bf08      	it	eq
 80132ee:	320f      	addeq	r2, #15
 80132f0:	f106 33ff 	add.w	r3, r6, #4294967295
 80132f4:	bf06      	itte	eq
 80132f6:	b2d2      	uxtbeq	r2, r2
 80132f8:	2101      	moveq	r1, #1
 80132fa:	2100      	movne	r1, #0
 80132fc:	2b00      	cmp	r3, #0
 80132fe:	9320      	str	r3, [sp, #128]	@ 0x80
 8013300:	bfb8      	it	lt
 8013302:	f1c6 0301 	rsblt	r3, r6, #1
 8013306:	f88d 2088 	strb.w	r2, [sp, #136]	@ 0x88
 801330a:	bfb4      	ite	lt
 801330c:	222d      	movlt	r2, #45	@ 0x2d
 801330e:	222b      	movge	r2, #43	@ 0x2b
 8013310:	2b09      	cmp	r3, #9
 8013312:	f88d 2089 	strb.w	r2, [sp, #137]	@ 0x89
 8013316:	f340 817a 	ble.w	801360e <_vfprintf_r+0x9b6>
 801331a:	f10d 0097 	add.w	r0, sp, #151	@ 0x97
 801331e:	270a      	movs	r7, #10
 8013320:	4602      	mov	r2, r0
 8013322:	fbb3 f6f7 	udiv	r6, r3, r7
 8013326:	fb07 3116 	mls	r1, r7, r6, r3
 801332a:	3130      	adds	r1, #48	@ 0x30
 801332c:	f802 1c01 	strb.w	r1, [r2, #-1]
 8013330:	4619      	mov	r1, r3
 8013332:	2963      	cmp	r1, #99	@ 0x63
 8013334:	f100 30ff 	add.w	r0, r0, #4294967295
 8013338:	4633      	mov	r3, r6
 801333a:	dcf1      	bgt.n	8013320 <_vfprintf_r+0x6c8>
 801333c:	3330      	adds	r3, #48	@ 0x30
 801333e:	1e91      	subs	r1, r2, #2
 8013340:	f800 3c01 	strb.w	r3, [r0, #-1]
 8013344:	f10d 0689 	add.w	r6, sp, #137	@ 0x89
 8013348:	460b      	mov	r3, r1
 801334a:	f10d 0097 	add.w	r0, sp, #151	@ 0x97
 801334e:	4283      	cmp	r3, r0
 8013350:	f0c0 8158 	bcc.w	8013604 <_vfprintf_r+0x9ac>
 8013354:	f10d 0399 	add.w	r3, sp, #153	@ 0x99
 8013358:	1a9b      	subs	r3, r3, r2
 801335a:	4281      	cmp	r1, r0
 801335c:	bf88      	it	hi
 801335e:	2300      	movhi	r3, #0
 8013360:	f10d 028a 	add.w	r2, sp, #138	@ 0x8a
 8013364:	441a      	add	r2, r3
 8013366:	ab22      	add	r3, sp, #136	@ 0x88
 8013368:	1ad3      	subs	r3, r2, r3
 801336a:	9a04      	ldr	r2, [sp, #16]
 801336c:	9318      	str	r3, [sp, #96]	@ 0x60
 801336e:	2a01      	cmp	r2, #1
 8013370:	eb03 0902 	add.w	r9, r3, r2
 8013374:	dc01      	bgt.n	801337a <_vfprintf_r+0x722>
 8013376:	07ea      	lsls	r2, r5, #31
 8013378:	d501      	bpl.n	801337e <_vfprintf_r+0x726>
 801337a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801337c:	4499      	add	r9, r3
 801337e:	f425 6580 	bic.w	r5, r5, #1024	@ 0x400
 8013382:	2700      	movs	r7, #0
 8013384:	f445 7380 	orr.w	r3, r5, #256	@ 0x100
 8013388:	9311      	str	r3, [sp, #68]	@ 0x44
 801338a:	9708      	str	r7, [sp, #32]
 801338c:	463e      	mov	r6, r7
 801338e:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 8013390:	2b00      	cmp	r3, #0
 8013392:	f040 8191 	bne.w	80136b8 <_vfprintf_r+0xa60>
 8013396:	2300      	movs	r3, #0
 8013398:	9d11      	ldr	r5, [sp, #68]	@ 0x44
 801339a:	9310      	str	r3, [sp, #64]	@ 0x40
 801339c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801339e:	454b      	cmp	r3, r9
 80133a0:	bfb8      	it	lt
 80133a2:	464b      	movlt	r3, r9
 80133a4:	9311      	str	r3, [sp, #68]	@ 0x44
 80133a6:	f89d 307b 	ldrb.w	r3, [sp, #123]	@ 0x7b
 80133aa:	b113      	cbz	r3, 80133b2 <_vfprintf_r+0x75a>
 80133ac:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80133ae:	3301      	adds	r3, #1
 80133b0:	9311      	str	r3, [sp, #68]	@ 0x44
 80133b2:	f015 0302 	ands.w	r3, r5, #2
 80133b6:	931c      	str	r3, [sp, #112]	@ 0x70
 80133b8:	bf1e      	ittt	ne
 80133ba:	9b11      	ldrne	r3, [sp, #68]	@ 0x44
 80133bc:	3302      	addne	r3, #2
 80133be:	9311      	strne	r3, [sp, #68]	@ 0x44
 80133c0:	f015 0384 	ands.w	r3, r5, #132	@ 0x84
 80133c4:	931d      	str	r3, [sp, #116]	@ 0x74
 80133c6:	d122      	bne.n	801340e <_vfprintf_r+0x7b6>
 80133c8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80133ca:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80133cc:	1a9b      	subs	r3, r3, r2
 80133ce:	2b00      	cmp	r3, #0
 80133d0:	9313      	str	r3, [sp, #76]	@ 0x4c
 80133d2:	dd1c      	ble.n	801340e <_vfprintf_r+0x7b6>
 80133d4:	9813      	ldr	r0, [sp, #76]	@ 0x4c
 80133d6:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	@ 0x9c
 80133da:	2810      	cmp	r0, #16
 80133dc:	489f      	ldr	r0, [pc, #636]	@ (801365c <_vfprintf_r+0xa04>)
 80133de:	6020      	str	r0, [r4, #0]
 80133e0:	f102 0201 	add.w	r2, r2, #1
 80133e4:	f104 0108 	add.w	r1, r4, #8
 80133e8:	f300 8297 	bgt.w	801391a <_vfprintf_r+0xcc2>
 80133ec:	9813      	ldr	r0, [sp, #76]	@ 0x4c
 80133ee:	6060      	str	r0, [r4, #4]
 80133f0:	4403      	add	r3, r0
 80133f2:	2a07      	cmp	r2, #7
 80133f4:	e9cd 2327 	strd	r2, r3, [sp, #156]	@ 0x9c
 80133f8:	f340 82a4 	ble.w	8013944 <_vfprintf_r+0xcec>
 80133fc:	9803      	ldr	r0, [sp, #12]
 80133fe:	aa26      	add	r2, sp, #152	@ 0x98
 8013400:	4659      	mov	r1, fp
 8013402:	f000 fe95 	bl	8014130 <__sprint_r>
 8013406:	2800      	cmp	r0, #0
 8013408:	f040 85ed 	bne.w	8013fe6 <_vfprintf_r+0x138e>
 801340c:	ac29      	add	r4, sp, #164	@ 0xa4
 801340e:	f89d 207b 	ldrb.w	r2, [sp, #123]	@ 0x7b
 8013412:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 8013414:	b16a      	cbz	r2, 8013432 <_vfprintf_r+0x7da>
 8013416:	f10d 027b 	add.w	r2, sp, #123	@ 0x7b
 801341a:	6022      	str	r2, [r4, #0]
 801341c:	2201      	movs	r2, #1
 801341e:	4413      	add	r3, r2
 8013420:	9328      	str	r3, [sp, #160]	@ 0xa0
 8013422:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 8013424:	6062      	str	r2, [r4, #4]
 8013426:	4413      	add	r3, r2
 8013428:	2b07      	cmp	r3, #7
 801342a:	9327      	str	r3, [sp, #156]	@ 0x9c
 801342c:	f300 828c 	bgt.w	8013948 <_vfprintf_r+0xcf0>
 8013430:	3408      	adds	r4, #8
 8013432:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8013434:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 8013436:	b162      	cbz	r2, 8013452 <_vfprintf_r+0x7fa>
 8013438:	aa1f      	add	r2, sp, #124	@ 0x7c
 801343a:	6022      	str	r2, [r4, #0]
 801343c:	2202      	movs	r2, #2
 801343e:	4413      	add	r3, r2
 8013440:	9328      	str	r3, [sp, #160]	@ 0xa0
 8013442:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 8013444:	6062      	str	r2, [r4, #4]
 8013446:	3301      	adds	r3, #1
 8013448:	2b07      	cmp	r3, #7
 801344a:	9327      	str	r3, [sp, #156]	@ 0x9c
 801344c:	f300 8286 	bgt.w	801395c <_vfprintf_r+0xd04>
 8013450:	3408      	adds	r4, #8
 8013452:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8013454:	2b80      	cmp	r3, #128	@ 0x80
 8013456:	d122      	bne.n	801349e <_vfprintf_r+0x846>
 8013458:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801345a:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 801345c:	1a9b      	subs	r3, r3, r2
 801345e:	2b00      	cmp	r3, #0
 8013460:	9313      	str	r3, [sp, #76]	@ 0x4c
 8013462:	dd1c      	ble.n	801349e <_vfprintf_r+0x846>
 8013464:	9813      	ldr	r0, [sp, #76]	@ 0x4c
 8013466:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	@ 0x9c
 801346a:	2810      	cmp	r0, #16
 801346c:	487c      	ldr	r0, [pc, #496]	@ (8013660 <_vfprintf_r+0xa08>)
 801346e:	6020      	str	r0, [r4, #0]
 8013470:	f102 0201 	add.w	r2, r2, #1
 8013474:	f104 0108 	add.w	r1, r4, #8
 8013478:	f300 827a 	bgt.w	8013970 <_vfprintf_r+0xd18>
 801347c:	9813      	ldr	r0, [sp, #76]	@ 0x4c
 801347e:	6060      	str	r0, [r4, #4]
 8013480:	4403      	add	r3, r0
 8013482:	2a07      	cmp	r2, #7
 8013484:	e9cd 2327 	strd	r2, r3, [sp, #156]	@ 0x9c
 8013488:	f340 8287 	ble.w	801399a <_vfprintf_r+0xd42>
 801348c:	9803      	ldr	r0, [sp, #12]
 801348e:	aa26      	add	r2, sp, #152	@ 0x98
 8013490:	4659      	mov	r1, fp
 8013492:	f000 fe4d 	bl	8014130 <__sprint_r>
 8013496:	2800      	cmp	r0, #0
 8013498:	f040 85a5 	bne.w	8013fe6 <_vfprintf_r+0x138e>
 801349c:	ac29      	add	r4, sp, #164	@ 0xa4
 801349e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80134a0:	eba3 0309 	sub.w	r3, r3, r9
 80134a4:	2b00      	cmp	r3, #0
 80134a6:	9310      	str	r3, [sp, #64]	@ 0x40
 80134a8:	dd1c      	ble.n	80134e4 <_vfprintf_r+0x88c>
 80134aa:	9810      	ldr	r0, [sp, #64]	@ 0x40
 80134ac:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	@ 0x9c
 80134b0:	2810      	cmp	r0, #16
 80134b2:	486b      	ldr	r0, [pc, #428]	@ (8013660 <_vfprintf_r+0xa08>)
 80134b4:	6020      	str	r0, [r4, #0]
 80134b6:	f102 0201 	add.w	r2, r2, #1
 80134ba:	f104 0108 	add.w	r1, r4, #8
 80134be:	f300 826e 	bgt.w	801399e <_vfprintf_r+0xd46>
 80134c2:	9810      	ldr	r0, [sp, #64]	@ 0x40
 80134c4:	6060      	str	r0, [r4, #4]
 80134c6:	4403      	add	r3, r0
 80134c8:	2a07      	cmp	r2, #7
 80134ca:	e9cd 2327 	strd	r2, r3, [sp, #156]	@ 0x9c
 80134ce:	f340 827b 	ble.w	80139c8 <_vfprintf_r+0xd70>
 80134d2:	9803      	ldr	r0, [sp, #12]
 80134d4:	aa26      	add	r2, sp, #152	@ 0x98
 80134d6:	4659      	mov	r1, fp
 80134d8:	f000 fe2a 	bl	8014130 <__sprint_r>
 80134dc:	2800      	cmp	r0, #0
 80134de:	f040 8582 	bne.w	8013fe6 <_vfprintf_r+0x138e>
 80134e2:	ac29      	add	r4, sp, #164	@ 0xa4
 80134e4:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 80134e6:	9310      	str	r3, [sp, #64]	@ 0x40
 80134e8:	05e8      	lsls	r0, r5, #23
 80134ea:	f100 8273 	bmi.w	80139d4 <_vfprintf_r+0xd7c>
 80134ee:	444b      	add	r3, r9
 80134f0:	9328      	str	r3, [sp, #160]	@ 0xa0
 80134f2:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 80134f4:	3301      	adds	r3, #1
 80134f6:	2b07      	cmp	r3, #7
 80134f8:	e9c4 8900 	strd	r8, r9, [r4]
 80134fc:	9327      	str	r3, [sp, #156]	@ 0x9c
 80134fe:	f300 82af 	bgt.w	8013a60 <_vfprintf_r+0xe08>
 8013502:	3408      	adds	r4, #8
 8013504:	0768      	lsls	r0, r5, #29
 8013506:	f100 8550 	bmi.w	8013faa <_vfprintf_r+0x1352>
 801350a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 801350e:	9911      	ldr	r1, [sp, #68]	@ 0x44
 8013510:	428a      	cmp	r2, r1
 8013512:	bfac      	ite	ge
 8013514:	189b      	addge	r3, r3, r2
 8013516:	185b      	addlt	r3, r3, r1
 8013518:	930f      	str	r3, [sp, #60]	@ 0x3c
 801351a:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 801351c:	b13b      	cbz	r3, 801352e <_vfprintf_r+0x8d6>
 801351e:	9803      	ldr	r0, [sp, #12]
 8013520:	aa26      	add	r2, sp, #152	@ 0x98
 8013522:	4659      	mov	r1, fp
 8013524:	f000 fe04 	bl	8014130 <__sprint_r>
 8013528:	2800      	cmp	r0, #0
 801352a:	f040 855c 	bne.w	8013fe6 <_vfprintf_r+0x138e>
 801352e:	2300      	movs	r3, #0
 8013530:	9327      	str	r3, [sp, #156]	@ 0x9c
 8013532:	f1ba 0f00 	cmp.w	sl, #0
 8013536:	f040 8572 	bne.w	801401e <_vfprintf_r+0x13c6>
 801353a:	9e07      	ldr	r6, [sp, #28]
 801353c:	ac29      	add	r4, sp, #164	@ 0xa4
 801353e:	f8dd 8030 	ldr.w	r8, [sp, #48]	@ 0x30
 8013542:	e407      	b.n	8012d54 <_vfprintf_r+0xfc>
 8013544:	f802 0c01 	strb.w	r0, [r2, #-1]
 8013548:	e6aa      	b.n	80132a0 <_vfprintf_r+0x648>
 801354a:	f803 0b01 	strb.w	r0, [r3], #1
 801354e:	e675      	b.n	801323c <_vfprintf_r+0x5e4>
 8013550:	9b08      	ldr	r3, [sp, #32]
 8013552:	2b46      	cmp	r3, #70	@ 0x46
 8013554:	d005      	beq.n	8013562 <_vfprintf_r+0x90a>
 8013556:	2b45      	cmp	r3, #69	@ 0x45
 8013558:	d11a      	bne.n	8013590 <_vfprintf_r+0x938>
 801355a:	f109 0601 	add.w	r6, r9, #1
 801355e:	2102      	movs	r1, #2
 8013560:	e001      	b.n	8013566 <_vfprintf_r+0x90e>
 8013562:	464e      	mov	r6, r9
 8013564:	2103      	movs	r1, #3
 8013566:	ab24      	add	r3, sp, #144	@ 0x90
 8013568:	9301      	str	r3, [sp, #4]
 801356a:	ab21      	add	r3, sp, #132	@ 0x84
 801356c:	9300      	str	r3, [sp, #0]
 801356e:	ed9d 0b14 	vldr	d0, [sp, #80]	@ 0x50
 8013572:	ab20      	add	r3, sp, #128	@ 0x80
 8013574:	9803      	ldr	r0, [sp, #12]
 8013576:	4632      	mov	r2, r6
 8013578:	f002 f906 	bl	8015788 <_dtoa_r>
 801357c:	9b08      	ldr	r3, [sp, #32]
 801357e:	2b47      	cmp	r3, #71	@ 0x47
 8013580:	4680      	mov	r8, r0
 8013582:	d119      	bne.n	80135b8 <_vfprintf_r+0x960>
 8013584:	07e8      	lsls	r0, r5, #31
 8013586:	d405      	bmi.n	8013594 <_vfprintf_r+0x93c>
 8013588:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 801358a:	eba3 0308 	sub.w	r3, r3, r8
 801358e:	e699      	b.n	80132c4 <_vfprintf_r+0x66c>
 8013590:	464e      	mov	r6, r9
 8013592:	e7e4      	b.n	801355e <_vfprintf_r+0x906>
 8013594:	eb08 0706 	add.w	r7, r8, r6
 8013598:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	@ 0x50
 801359c:	2200      	movs	r2, #0
 801359e:	2300      	movs	r3, #0
 80135a0:	f7ed fab2 	bl	8000b08 <__aeabi_dcmpeq>
 80135a4:	b100      	cbz	r0, 80135a8 <_vfprintf_r+0x950>
 80135a6:	9724      	str	r7, [sp, #144]	@ 0x90
 80135a8:	2230      	movs	r2, #48	@ 0x30
 80135aa:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80135ac:	429f      	cmp	r7, r3
 80135ae:	d9eb      	bls.n	8013588 <_vfprintf_r+0x930>
 80135b0:	1c59      	adds	r1, r3, #1
 80135b2:	9124      	str	r1, [sp, #144]	@ 0x90
 80135b4:	701a      	strb	r2, [r3, #0]
 80135b6:	e7f8      	b.n	80135aa <_vfprintf_r+0x952>
 80135b8:	9b08      	ldr	r3, [sp, #32]
 80135ba:	2b46      	cmp	r3, #70	@ 0x46
 80135bc:	eb00 0706 	add.w	r7, r0, r6
 80135c0:	d1ea      	bne.n	8013598 <_vfprintf_r+0x940>
 80135c2:	7803      	ldrb	r3, [r0, #0]
 80135c4:	2b30      	cmp	r3, #48	@ 0x30
 80135c6:	d109      	bne.n	80135dc <_vfprintf_r+0x984>
 80135c8:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	@ 0x50
 80135cc:	2200      	movs	r2, #0
 80135ce:	2300      	movs	r3, #0
 80135d0:	f7ed fa9a 	bl	8000b08 <__aeabi_dcmpeq>
 80135d4:	b910      	cbnz	r0, 80135dc <_vfprintf_r+0x984>
 80135d6:	f1c6 0601 	rsb	r6, r6, #1
 80135da:	9620      	str	r6, [sp, #128]	@ 0x80
 80135dc:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80135de:	441f      	add	r7, r3
 80135e0:	e7da      	b.n	8013598 <_vfprintf_r+0x940>
 80135e2:	9b08      	ldr	r3, [sp, #32]
 80135e4:	2b46      	cmp	r3, #70	@ 0x46
 80135e6:	f47f ae7b 	bne.w	80132e0 <_vfprintf_r+0x688>
 80135ea:	f005 0301 	and.w	r3, r5, #1
 80135ee:	2e00      	cmp	r6, #0
 80135f0:	ea43 0309 	orr.w	r3, r3, r9
 80135f4:	dd25      	ble.n	8013642 <_vfprintf_r+0x9ea>
 80135f6:	b37b      	cbz	r3, 8013658 <_vfprintf_r+0xa00>
 80135f8:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80135fa:	18f3      	adds	r3, r6, r3
 80135fc:	4499      	add	r9, r3
 80135fe:	2366      	movs	r3, #102	@ 0x66
 8013600:	9306      	str	r3, [sp, #24]
 8013602:	e033      	b.n	801366c <_vfprintf_r+0xa14>
 8013604:	f813 7b01 	ldrb.w	r7, [r3], #1
 8013608:	f806 7f01 	strb.w	r7, [r6, #1]!
 801360c:	e69f      	b.n	801334e <_vfprintf_r+0x6f6>
 801360e:	b941      	cbnz	r1, 8013622 <_vfprintf_r+0x9ca>
 8013610:	2230      	movs	r2, #48	@ 0x30
 8013612:	f88d 208a 	strb.w	r2, [sp, #138]	@ 0x8a
 8013616:	f10d 028b 	add.w	r2, sp, #139	@ 0x8b
 801361a:	3330      	adds	r3, #48	@ 0x30
 801361c:	f802 3b01 	strb.w	r3, [r2], #1
 8013620:	e6a1      	b.n	8013366 <_vfprintf_r+0x70e>
 8013622:	f10d 028a 	add.w	r2, sp, #138	@ 0x8a
 8013626:	e7f8      	b.n	801361a <_vfprintf_r+0x9c2>
 8013628:	9b04      	ldr	r3, [sp, #16]
 801362a:	42b3      	cmp	r3, r6
 801362c:	dd0d      	ble.n	801364a <_vfprintf_r+0x9f2>
 801362e:	9b04      	ldr	r3, [sp, #16]
 8013630:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8013632:	2e00      	cmp	r6, #0
 8013634:	eb03 0902 	add.w	r9, r3, r2
 8013638:	dc0c      	bgt.n	8013654 <_vfprintf_r+0x9fc>
 801363a:	f1c6 0301 	rsb	r3, r6, #1
 801363e:	4499      	add	r9, r3
 8013640:	e008      	b.n	8013654 <_vfprintf_r+0x9fc>
 8013642:	b17b      	cbz	r3, 8013664 <_vfprintf_r+0xa0c>
 8013644:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8013646:	3301      	adds	r3, #1
 8013648:	e7d8      	b.n	80135fc <_vfprintf_r+0x9a4>
 801364a:	07eb      	lsls	r3, r5, #31
 801364c:	d521      	bpl.n	8013692 <_vfprintf_r+0xa3a>
 801364e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8013650:	eb06 0903 	add.w	r9, r6, r3
 8013654:	2367      	movs	r3, #103	@ 0x67
 8013656:	e7d3      	b.n	8013600 <_vfprintf_r+0x9a8>
 8013658:	46b1      	mov	r9, r6
 801365a:	e7d0      	b.n	80135fe <_vfprintf_r+0x9a6>
 801365c:	0801e924 	.word	0x0801e924
 8013660:	0801e914 	.word	0x0801e914
 8013664:	2366      	movs	r3, #102	@ 0x66
 8013666:	9306      	str	r3, [sp, #24]
 8013668:	f04f 0901 	mov.w	r9, #1
 801366c:	f415 6380 	ands.w	r3, r5, #1024	@ 0x400
 8013670:	9308      	str	r3, [sp, #32]
 8013672:	d01f      	beq.n	80136b4 <_vfprintf_r+0xa5c>
 8013674:	2700      	movs	r7, #0
 8013676:	2e00      	cmp	r6, #0
 8013678:	9708      	str	r7, [sp, #32]
 801367a:	f77f ae88 	ble.w	801338e <_vfprintf_r+0x736>
 801367e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013680:	781b      	ldrb	r3, [r3, #0]
 8013682:	2bff      	cmp	r3, #255	@ 0xff
 8013684:	d107      	bne.n	8013696 <_vfprintf_r+0xa3e>
 8013686:	9b08      	ldr	r3, [sp, #32]
 8013688:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 801368a:	443b      	add	r3, r7
 801368c:	fb02 9903 	mla	r9, r2, r3, r9
 8013690:	e67d      	b.n	801338e <_vfprintf_r+0x736>
 8013692:	46b1      	mov	r9, r6
 8013694:	e7de      	b.n	8013654 <_vfprintf_r+0x9fc>
 8013696:	42b3      	cmp	r3, r6
 8013698:	daf5      	bge.n	8013686 <_vfprintf_r+0xa2e>
 801369a:	1af6      	subs	r6, r6, r3
 801369c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801369e:	785b      	ldrb	r3, [r3, #1]
 80136a0:	b133      	cbz	r3, 80136b0 <_vfprintf_r+0xa58>
 80136a2:	9b08      	ldr	r3, [sp, #32]
 80136a4:	3301      	adds	r3, #1
 80136a6:	9308      	str	r3, [sp, #32]
 80136a8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80136aa:	3301      	adds	r3, #1
 80136ac:	9309      	str	r3, [sp, #36]	@ 0x24
 80136ae:	e7e6      	b.n	801367e <_vfprintf_r+0xa26>
 80136b0:	3701      	adds	r7, #1
 80136b2:	e7e4      	b.n	801367e <_vfprintf_r+0xa26>
 80136b4:	9f08      	ldr	r7, [sp, #32]
 80136b6:	e66a      	b.n	801338e <_vfprintf_r+0x736>
 80136b8:	232d      	movs	r3, #45	@ 0x2d
 80136ba:	f88d 307b 	strb.w	r3, [sp, #123]	@ 0x7b
 80136be:	e66a      	b.n	8013396 <_vfprintf_r+0x73e>
 80136c0:	06af      	lsls	r7, r5, #26
 80136c2:	d507      	bpl.n	80136d4 <_vfprintf_r+0xa7c>
 80136c4:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80136c6:	6833      	ldr	r3, [r6, #0]
 80136c8:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 80136ca:	17d2      	asrs	r2, r2, #31
 80136cc:	e9c3 1200 	strd	r1, r2, [r3]
 80136d0:	3604      	adds	r6, #4
 80136d2:	e734      	b.n	801353e <_vfprintf_r+0x8e6>
 80136d4:	06e8      	lsls	r0, r5, #27
 80136d6:	d503      	bpl.n	80136e0 <_vfprintf_r+0xa88>
 80136d8:	6833      	ldr	r3, [r6, #0]
 80136da:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80136dc:	601a      	str	r2, [r3, #0]
 80136de:	e7f7      	b.n	80136d0 <_vfprintf_r+0xa78>
 80136e0:	0669      	lsls	r1, r5, #25
 80136e2:	d503      	bpl.n	80136ec <_vfprintf_r+0xa94>
 80136e4:	6833      	ldr	r3, [r6, #0]
 80136e6:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80136e8:	801a      	strh	r2, [r3, #0]
 80136ea:	e7f1      	b.n	80136d0 <_vfprintf_r+0xa78>
 80136ec:	05aa      	lsls	r2, r5, #22
 80136ee:	d5f3      	bpl.n	80136d8 <_vfprintf_r+0xa80>
 80136f0:	6833      	ldr	r3, [r6, #0]
 80136f2:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80136f4:	701a      	strb	r2, [r3, #0]
 80136f6:	e7eb      	b.n	80136d0 <_vfprintf_r+0xa78>
 80136f8:	f045 0510 	orr.w	r5, r5, #16
 80136fc:	f015 0320 	ands.w	r3, r5, #32
 8013700:	d020      	beq.n	8013744 <_vfprintf_r+0xaec>
 8013702:	3607      	adds	r6, #7
 8013704:	f026 0307 	bic.w	r3, r6, #7
 8013708:	461a      	mov	r2, r3
 801370a:	685f      	ldr	r7, [r3, #4]
 801370c:	f852 6b08 	ldr.w	r6, [r2], #8
 8013710:	9207      	str	r2, [sp, #28]
 8013712:	f425 6580 	bic.w	r5, r5, #1024	@ 0x400
 8013716:	2300      	movs	r3, #0
 8013718:	2200      	movs	r2, #0
 801371a:	f88d 207b 	strb.w	r2, [sp, #123]	@ 0x7b
 801371e:	f1b9 3fff 	cmp.w	r9, #4294967295
 8013722:	f000 8491 	beq.w	8014048 <_vfprintf_r+0x13f0>
 8013726:	f025 0280 	bic.w	r2, r5, #128	@ 0x80
 801372a:	9208      	str	r2, [sp, #32]
 801372c:	ea56 0207 	orrs.w	r2, r6, r7
 8013730:	f040 848f 	bne.w	8014052 <_vfprintf_r+0x13fa>
 8013734:	f1b9 0f00 	cmp.w	r9, #0
 8013738:	f000 80db 	beq.w	80138f2 <_vfprintf_r+0xc9a>
 801373c:	2b01      	cmp	r3, #1
 801373e:	f040 848b 	bne.w	8014058 <_vfprintf_r+0x1400>
 8013742:	e083      	b.n	801384c <_vfprintf_r+0xbf4>
 8013744:	4632      	mov	r2, r6
 8013746:	f015 0710 	ands.w	r7, r5, #16
 801374a:	f852 6b04 	ldr.w	r6, [r2], #4
 801374e:	9207      	str	r2, [sp, #28]
 8013750:	d001      	beq.n	8013756 <_vfprintf_r+0xafe>
 8013752:	461f      	mov	r7, r3
 8013754:	e7dd      	b.n	8013712 <_vfprintf_r+0xaba>
 8013756:	f015 0340 	ands.w	r3, r5, #64	@ 0x40
 801375a:	d001      	beq.n	8013760 <_vfprintf_r+0xb08>
 801375c:	b2b6      	uxth	r6, r6
 801375e:	e7d8      	b.n	8013712 <_vfprintf_r+0xaba>
 8013760:	f415 7700 	ands.w	r7, r5, #512	@ 0x200
 8013764:	d0d5      	beq.n	8013712 <_vfprintf_r+0xaba>
 8013766:	b2f6      	uxtb	r6, r6
 8013768:	e7f3      	b.n	8013752 <_vfprintf_r+0xafa>
 801376a:	4633      	mov	r3, r6
 801376c:	2278      	movs	r2, #120	@ 0x78
 801376e:	f853 6b04 	ldr.w	r6, [r3], #4
 8013772:	9307      	str	r3, [sp, #28]
 8013774:	f647 0330 	movw	r3, #30768	@ 0x7830
 8013778:	f8ad 307c 	strh.w	r3, [sp, #124]	@ 0x7c
 801377c:	4b93      	ldr	r3, [pc, #588]	@ (80139cc <_vfprintf_r+0xd74>)
 801377e:	9319      	str	r3, [sp, #100]	@ 0x64
 8013780:	2700      	movs	r7, #0
 8013782:	f045 0502 	orr.w	r5, r5, #2
 8013786:	2302      	movs	r3, #2
 8013788:	9206      	str	r2, [sp, #24]
 801378a:	e7c5      	b.n	8013718 <_vfprintf_r+0xac0>
 801378c:	4633      	mov	r3, r6
 801378e:	f1b9 3fff 	cmp.w	r9, #4294967295
 8013792:	f853 8b04 	ldr.w	r8, [r3], #4
 8013796:	9307      	str	r3, [sp, #28]
 8013798:	f04f 0600 	mov.w	r6, #0
 801379c:	f88d 607b 	strb.w	r6, [sp, #123]	@ 0x7b
 80137a0:	d00f      	beq.n	80137c2 <_vfprintf_r+0xb6a>
 80137a2:	464a      	mov	r2, r9
 80137a4:	4631      	mov	r1, r6
 80137a6:	4640      	mov	r0, r8
 80137a8:	f7ec fd32 	bl	8000210 <memchr>
 80137ac:	4682      	mov	sl, r0
 80137ae:	2800      	cmp	r0, #0
 80137b0:	f43f ac7a 	beq.w	80130a8 <_vfprintf_r+0x450>
 80137b4:	eba0 0908 	sub.w	r9, r0, r8
 80137b8:	46b2      	mov	sl, r6
 80137ba:	9610      	str	r6, [sp, #64]	@ 0x40
 80137bc:	4637      	mov	r7, r6
 80137be:	9608      	str	r6, [sp, #32]
 80137c0:	e5ec      	b.n	801339c <_vfprintf_r+0x744>
 80137c2:	4640      	mov	r0, r8
 80137c4:	f7ec fd74 	bl	80002b0 <strlen>
 80137c8:	46b2      	mov	sl, r6
 80137ca:	4681      	mov	r9, r0
 80137cc:	e46c      	b.n	80130a8 <_vfprintf_r+0x450>
 80137ce:	f045 0510 	orr.w	r5, r5, #16
 80137d2:	f015 0320 	ands.w	r3, r5, #32
 80137d6:	d009      	beq.n	80137ec <_vfprintf_r+0xb94>
 80137d8:	3607      	adds	r6, #7
 80137da:	f026 0307 	bic.w	r3, r6, #7
 80137de:	461a      	mov	r2, r3
 80137e0:	685f      	ldr	r7, [r3, #4]
 80137e2:	f852 6b08 	ldr.w	r6, [r2], #8
 80137e6:	9207      	str	r2, [sp, #28]
 80137e8:	2301      	movs	r3, #1
 80137ea:	e795      	b.n	8013718 <_vfprintf_r+0xac0>
 80137ec:	4632      	mov	r2, r6
 80137ee:	f015 0710 	ands.w	r7, r5, #16
 80137f2:	f852 6b04 	ldr.w	r6, [r2], #4
 80137f6:	9207      	str	r2, [sp, #28]
 80137f8:	d001      	beq.n	80137fe <_vfprintf_r+0xba6>
 80137fa:	461f      	mov	r7, r3
 80137fc:	e7f4      	b.n	80137e8 <_vfprintf_r+0xb90>
 80137fe:	f015 0340 	ands.w	r3, r5, #64	@ 0x40
 8013802:	d001      	beq.n	8013808 <_vfprintf_r+0xbb0>
 8013804:	b2b6      	uxth	r6, r6
 8013806:	e7ef      	b.n	80137e8 <_vfprintf_r+0xb90>
 8013808:	f415 7700 	ands.w	r7, r5, #512	@ 0x200
 801380c:	d0ec      	beq.n	80137e8 <_vfprintf_r+0xb90>
 801380e:	b2f6      	uxtb	r6, r6
 8013810:	e7f3      	b.n	80137fa <_vfprintf_r+0xba2>
 8013812:	4b6f      	ldr	r3, [pc, #444]	@ (80139d0 <_vfprintf_r+0xd78>)
 8013814:	f7ff bb33 	b.w	8012e7e <_vfprintf_r+0x226>
 8013818:	4632      	mov	r2, r6
 801381a:	f015 0710 	ands.w	r7, r5, #16
 801381e:	f852 6b04 	ldr.w	r6, [r2], #4
 8013822:	9207      	str	r2, [sp, #28]
 8013824:	d002      	beq.n	801382c <_vfprintf_r+0xbd4>
 8013826:	461f      	mov	r7, r3
 8013828:	f7ff bb36 	b.w	8012e98 <_vfprintf_r+0x240>
 801382c:	f015 0340 	ands.w	r3, r5, #64	@ 0x40
 8013830:	d002      	beq.n	8013838 <_vfprintf_r+0xbe0>
 8013832:	b2b6      	uxth	r6, r6
 8013834:	f7ff bb30 	b.w	8012e98 <_vfprintf_r+0x240>
 8013838:	f415 7700 	ands.w	r7, r5, #512	@ 0x200
 801383c:	f43f ab2c 	beq.w	8012e98 <_vfprintf_r+0x240>
 8013840:	b2f6      	uxtb	r6, r6
 8013842:	e7f0      	b.n	8013826 <_vfprintf_r+0xbce>
 8013844:	2e0a      	cmp	r6, #10
 8013846:	f177 0300 	sbcs.w	r3, r7, #0
 801384a:	d207      	bcs.n	801385c <_vfprintf_r+0xc04>
 801384c:	3630      	adds	r6, #48	@ 0x30
 801384e:	b2f6      	uxtb	r6, r6
 8013850:	f88d 6147 	strb.w	r6, [sp, #327]	@ 0x147
 8013854:	f20d 1847 	addw	r8, sp, #327	@ 0x147
 8013858:	f000 bc1a 	b.w	8014090 <_vfprintf_r+0x1438>
 801385c:	2300      	movs	r3, #0
 801385e:	9304      	str	r3, [sp, #16]
 8013860:	9b08      	ldr	r3, [sp, #32]
 8013862:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8013866:	ad52      	add	r5, sp, #328	@ 0x148
 8013868:	9310      	str	r3, [sp, #64]	@ 0x40
 801386a:	220a      	movs	r2, #10
 801386c:	2300      	movs	r3, #0
 801386e:	4630      	mov	r0, r6
 8013870:	4639      	mov	r1, r7
 8013872:	f7ed f9b9 	bl	8000be8 <__aeabi_uldivmod>
 8013876:	9b04      	ldr	r3, [sp, #16]
 8013878:	9011      	str	r0, [sp, #68]	@ 0x44
 801387a:	3301      	adds	r3, #1
 801387c:	9304      	str	r3, [sp, #16]
 801387e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8013880:	3230      	adds	r2, #48	@ 0x30
 8013882:	468a      	mov	sl, r1
 8013884:	f105 38ff 	add.w	r8, r5, #4294967295
 8013888:	f805 2c01 	strb.w	r2, [r5, #-1]
 801388c:	b1d3      	cbz	r3, 80138c4 <_vfprintf_r+0xc6c>
 801388e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013890:	9a04      	ldr	r2, [sp, #16]
 8013892:	781b      	ldrb	r3, [r3, #0]
 8013894:	429a      	cmp	r2, r3
 8013896:	d115      	bne.n	80138c4 <_vfprintf_r+0xc6c>
 8013898:	2aff      	cmp	r2, #255	@ 0xff
 801389a:	d013      	beq.n	80138c4 <_vfprintf_r+0xc6c>
 801389c:	2e0a      	cmp	r6, #10
 801389e:	f177 0300 	sbcs.w	r3, r7, #0
 80138a2:	d30f      	bcc.n	80138c4 <_vfprintf_r+0xc6c>
 80138a4:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80138a6:	9917      	ldr	r1, [sp, #92]	@ 0x5c
 80138a8:	eba8 0803 	sub.w	r8, r8, r3
 80138ac:	461a      	mov	r2, r3
 80138ae:	4640      	mov	r0, r8
 80138b0:	f001 fdf2 	bl	8015498 <strncpy>
 80138b4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80138b6:	785b      	ldrb	r3, [r3, #1]
 80138b8:	b11b      	cbz	r3, 80138c2 <_vfprintf_r+0xc6a>
 80138ba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80138bc:	3301      	adds	r3, #1
 80138be:	9309      	str	r3, [sp, #36]	@ 0x24
 80138c0:	2300      	movs	r3, #0
 80138c2:	9304      	str	r3, [sp, #16]
 80138c4:	2e0a      	cmp	r6, #10
 80138c6:	f177 0700 	sbcs.w	r7, r7, #0
 80138ca:	f0c0 83e1 	bcc.w	8014090 <_vfprintf_r+0x1438>
 80138ce:	9e11      	ldr	r6, [sp, #68]	@ 0x44
 80138d0:	4657      	mov	r7, sl
 80138d2:	4645      	mov	r5, r8
 80138d4:	e7c9      	b.n	801386a <_vfprintf_r+0xc12>
 80138d6:	f006 030f 	and.w	r3, r6, #15
 80138da:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80138dc:	0936      	lsrs	r6, r6, #4
 80138de:	5cd3      	ldrb	r3, [r2, r3]
 80138e0:	f808 3d01 	strb.w	r3, [r8, #-1]!
 80138e4:	ea46 7607 	orr.w	r6, r6, r7, lsl #28
 80138e8:	093f      	lsrs	r7, r7, #4
 80138ea:	ea56 0307 	orrs.w	r3, r6, r7
 80138ee:	d1f2      	bne.n	80138d6 <_vfprintf_r+0xc7e>
 80138f0:	e3ce      	b.n	8014090 <_vfprintf_r+0x1438>
 80138f2:	b91b      	cbnz	r3, 80138fc <_vfprintf_r+0xca4>
 80138f4:	07ed      	lsls	r5, r5, #31
 80138f6:	d501      	bpl.n	80138fc <_vfprintf_r+0xca4>
 80138f8:	2630      	movs	r6, #48	@ 0x30
 80138fa:	e7a9      	b.n	8013850 <_vfprintf_r+0xbf8>
 80138fc:	f50d 78a4 	add.w	r8, sp, #328	@ 0x148
 8013900:	e3c6      	b.n	8014090 <_vfprintf_r+0x1438>
 8013902:	9b06      	ldr	r3, [sp, #24]
 8013904:	2b00      	cmp	r3, #0
 8013906:	f000 8390 	beq.w	801402a <_vfprintf_r+0x13d2>
 801390a:	f88d 30e4 	strb.w	r3, [sp, #228]	@ 0xe4
 801390e:	2300      	movs	r3, #0
 8013910:	f88d 307b 	strb.w	r3, [sp, #123]	@ 0x7b
 8013914:	9607      	str	r6, [sp, #28]
 8013916:	f7ff bb5c 	b.w	8012fd2 <_vfprintf_r+0x37a>
 801391a:	2010      	movs	r0, #16
 801391c:	4403      	add	r3, r0
 801391e:	2a07      	cmp	r2, #7
 8013920:	e9cd 2327 	strd	r2, r3, [sp, #156]	@ 0x9c
 8013924:	6060      	str	r0, [r4, #4]
 8013926:	dd08      	ble.n	801393a <_vfprintf_r+0xce2>
 8013928:	9803      	ldr	r0, [sp, #12]
 801392a:	aa26      	add	r2, sp, #152	@ 0x98
 801392c:	4659      	mov	r1, fp
 801392e:	f000 fbff 	bl	8014130 <__sprint_r>
 8013932:	2800      	cmp	r0, #0
 8013934:	f040 8357 	bne.w	8013fe6 <_vfprintf_r+0x138e>
 8013938:	a929      	add	r1, sp, #164	@ 0xa4
 801393a:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 801393c:	3b10      	subs	r3, #16
 801393e:	9313      	str	r3, [sp, #76]	@ 0x4c
 8013940:	460c      	mov	r4, r1
 8013942:	e547      	b.n	80133d4 <_vfprintf_r+0x77c>
 8013944:	460c      	mov	r4, r1
 8013946:	e562      	b.n	801340e <_vfprintf_r+0x7b6>
 8013948:	9803      	ldr	r0, [sp, #12]
 801394a:	aa26      	add	r2, sp, #152	@ 0x98
 801394c:	4659      	mov	r1, fp
 801394e:	f000 fbef 	bl	8014130 <__sprint_r>
 8013952:	2800      	cmp	r0, #0
 8013954:	f040 8347 	bne.w	8013fe6 <_vfprintf_r+0x138e>
 8013958:	ac29      	add	r4, sp, #164	@ 0xa4
 801395a:	e56a      	b.n	8013432 <_vfprintf_r+0x7da>
 801395c:	9803      	ldr	r0, [sp, #12]
 801395e:	aa26      	add	r2, sp, #152	@ 0x98
 8013960:	4659      	mov	r1, fp
 8013962:	f000 fbe5 	bl	8014130 <__sprint_r>
 8013966:	2800      	cmp	r0, #0
 8013968:	f040 833d 	bne.w	8013fe6 <_vfprintf_r+0x138e>
 801396c:	ac29      	add	r4, sp, #164	@ 0xa4
 801396e:	e570      	b.n	8013452 <_vfprintf_r+0x7fa>
 8013970:	2010      	movs	r0, #16
 8013972:	4403      	add	r3, r0
 8013974:	2a07      	cmp	r2, #7
 8013976:	e9cd 2327 	strd	r2, r3, [sp, #156]	@ 0x9c
 801397a:	6060      	str	r0, [r4, #4]
 801397c:	dd08      	ble.n	8013990 <_vfprintf_r+0xd38>
 801397e:	9803      	ldr	r0, [sp, #12]
 8013980:	aa26      	add	r2, sp, #152	@ 0x98
 8013982:	4659      	mov	r1, fp
 8013984:	f000 fbd4 	bl	8014130 <__sprint_r>
 8013988:	2800      	cmp	r0, #0
 801398a:	f040 832c 	bne.w	8013fe6 <_vfprintf_r+0x138e>
 801398e:	a929      	add	r1, sp, #164	@ 0xa4
 8013990:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8013992:	3b10      	subs	r3, #16
 8013994:	9313      	str	r3, [sp, #76]	@ 0x4c
 8013996:	460c      	mov	r4, r1
 8013998:	e564      	b.n	8013464 <_vfprintf_r+0x80c>
 801399a:	460c      	mov	r4, r1
 801399c:	e57f      	b.n	801349e <_vfprintf_r+0x846>
 801399e:	2010      	movs	r0, #16
 80139a0:	4403      	add	r3, r0
 80139a2:	2a07      	cmp	r2, #7
 80139a4:	e9cd 2327 	strd	r2, r3, [sp, #156]	@ 0x9c
 80139a8:	6060      	str	r0, [r4, #4]
 80139aa:	dd08      	ble.n	80139be <_vfprintf_r+0xd66>
 80139ac:	9803      	ldr	r0, [sp, #12]
 80139ae:	aa26      	add	r2, sp, #152	@ 0x98
 80139b0:	4659      	mov	r1, fp
 80139b2:	f000 fbbd 	bl	8014130 <__sprint_r>
 80139b6:	2800      	cmp	r0, #0
 80139b8:	f040 8315 	bne.w	8013fe6 <_vfprintf_r+0x138e>
 80139bc:	a929      	add	r1, sp, #164	@ 0xa4
 80139be:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80139c0:	3b10      	subs	r3, #16
 80139c2:	9310      	str	r3, [sp, #64]	@ 0x40
 80139c4:	460c      	mov	r4, r1
 80139c6:	e570      	b.n	80134aa <_vfprintf_r+0x852>
 80139c8:	460c      	mov	r4, r1
 80139ca:	e58b      	b.n	80134e4 <_vfprintf_r+0x88c>
 80139cc:	0801e8f0 	.word	0x0801e8f0
 80139d0:	0801e901 	.word	0x0801e901
 80139d4:	9b06      	ldr	r3, [sp, #24]
 80139d6:	2b65      	cmp	r3, #101	@ 0x65
 80139d8:	f340 8245 	ble.w	8013e66 <_vfprintf_r+0x120e>
 80139dc:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80139e0:	2200      	movs	r2, #0
 80139e2:	2300      	movs	r3, #0
 80139e4:	f7ed f890 	bl	8000b08 <__aeabi_dcmpeq>
 80139e8:	2800      	cmp	r0, #0
 80139ea:	d06a      	beq.n	8013ac2 <_vfprintf_r+0xe6a>
 80139ec:	4b73      	ldr	r3, [pc, #460]	@ (8013bbc <_vfprintf_r+0xf64>)
 80139ee:	6023      	str	r3, [r4, #0]
 80139f0:	2301      	movs	r3, #1
 80139f2:	6063      	str	r3, [r4, #4]
 80139f4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80139f6:	3301      	adds	r3, #1
 80139f8:	9328      	str	r3, [sp, #160]	@ 0xa0
 80139fa:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 80139fc:	3301      	adds	r3, #1
 80139fe:	2b07      	cmp	r3, #7
 8013a00:	9327      	str	r3, [sp, #156]	@ 0x9c
 8013a02:	dc37      	bgt.n	8013a74 <_vfprintf_r+0xe1c>
 8013a04:	3408      	adds	r4, #8
 8013a06:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8013a08:	9a04      	ldr	r2, [sp, #16]
 8013a0a:	4293      	cmp	r3, r2
 8013a0c:	db02      	blt.n	8013a14 <_vfprintf_r+0xdbc>
 8013a0e:	07e9      	lsls	r1, r5, #31
 8013a10:	f57f ad78 	bpl.w	8013504 <_vfprintf_r+0x8ac>
 8013a14:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8013a16:	6023      	str	r3, [r4, #0]
 8013a18:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8013a1a:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8013a1c:	6063      	str	r3, [r4, #4]
 8013a1e:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 8013a20:	4413      	add	r3, r2
 8013a22:	9328      	str	r3, [sp, #160]	@ 0xa0
 8013a24:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 8013a26:	3301      	adds	r3, #1
 8013a28:	2b07      	cmp	r3, #7
 8013a2a:	9327      	str	r3, [sp, #156]	@ 0x9c
 8013a2c:	dc2c      	bgt.n	8013a88 <_vfprintf_r+0xe30>
 8013a2e:	3408      	adds	r4, #8
 8013a30:	9b04      	ldr	r3, [sp, #16]
 8013a32:	1e5e      	subs	r6, r3, #1
 8013a34:	2e00      	cmp	r6, #0
 8013a36:	f77f ad65 	ble.w	8013504 <_vfprintf_r+0x8ac>
 8013a3a:	4f61      	ldr	r7, [pc, #388]	@ (8013bc0 <_vfprintf_r+0xf68>)
 8013a3c:	f04f 0810 	mov.w	r8, #16
 8013a40:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	@ 0x9c
 8013a44:	2e10      	cmp	r6, #16
 8013a46:	f103 0301 	add.w	r3, r3, #1
 8013a4a:	f104 0108 	add.w	r1, r4, #8
 8013a4e:	6027      	str	r7, [r4, #0]
 8013a50:	dc24      	bgt.n	8013a9c <_vfprintf_r+0xe44>
 8013a52:	6066      	str	r6, [r4, #4]
 8013a54:	2b07      	cmp	r3, #7
 8013a56:	4416      	add	r6, r2
 8013a58:	e9cd 3627 	strd	r3, r6, [sp, #156]	@ 0x9c
 8013a5c:	f340 82a2 	ble.w	8013fa4 <_vfprintf_r+0x134c>
 8013a60:	9803      	ldr	r0, [sp, #12]
 8013a62:	aa26      	add	r2, sp, #152	@ 0x98
 8013a64:	4659      	mov	r1, fp
 8013a66:	f000 fb63 	bl	8014130 <__sprint_r>
 8013a6a:	2800      	cmp	r0, #0
 8013a6c:	f040 82bb 	bne.w	8013fe6 <_vfprintf_r+0x138e>
 8013a70:	ac29      	add	r4, sp, #164	@ 0xa4
 8013a72:	e547      	b.n	8013504 <_vfprintf_r+0x8ac>
 8013a74:	9803      	ldr	r0, [sp, #12]
 8013a76:	aa26      	add	r2, sp, #152	@ 0x98
 8013a78:	4659      	mov	r1, fp
 8013a7a:	f000 fb59 	bl	8014130 <__sprint_r>
 8013a7e:	2800      	cmp	r0, #0
 8013a80:	f040 82b1 	bne.w	8013fe6 <_vfprintf_r+0x138e>
 8013a84:	ac29      	add	r4, sp, #164	@ 0xa4
 8013a86:	e7be      	b.n	8013a06 <_vfprintf_r+0xdae>
 8013a88:	9803      	ldr	r0, [sp, #12]
 8013a8a:	aa26      	add	r2, sp, #152	@ 0x98
 8013a8c:	4659      	mov	r1, fp
 8013a8e:	f000 fb4f 	bl	8014130 <__sprint_r>
 8013a92:	2800      	cmp	r0, #0
 8013a94:	f040 82a7 	bne.w	8013fe6 <_vfprintf_r+0x138e>
 8013a98:	ac29      	add	r4, sp, #164	@ 0xa4
 8013a9a:	e7c9      	b.n	8013a30 <_vfprintf_r+0xdd8>
 8013a9c:	3210      	adds	r2, #16
 8013a9e:	2b07      	cmp	r3, #7
 8013aa0:	e9cd 3227 	strd	r3, r2, [sp, #156]	@ 0x9c
 8013aa4:	f8c4 8004 	str.w	r8, [r4, #4]
 8013aa8:	dd08      	ble.n	8013abc <_vfprintf_r+0xe64>
 8013aaa:	9803      	ldr	r0, [sp, #12]
 8013aac:	aa26      	add	r2, sp, #152	@ 0x98
 8013aae:	4659      	mov	r1, fp
 8013ab0:	f000 fb3e 	bl	8014130 <__sprint_r>
 8013ab4:	2800      	cmp	r0, #0
 8013ab6:	f040 8296 	bne.w	8013fe6 <_vfprintf_r+0x138e>
 8013aba:	a929      	add	r1, sp, #164	@ 0xa4
 8013abc:	3e10      	subs	r6, #16
 8013abe:	460c      	mov	r4, r1
 8013ac0:	e7be      	b.n	8013a40 <_vfprintf_r+0xde8>
 8013ac2:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8013ac4:	2b00      	cmp	r3, #0
 8013ac6:	dc7d      	bgt.n	8013bc4 <_vfprintf_r+0xf6c>
 8013ac8:	4b3c      	ldr	r3, [pc, #240]	@ (8013bbc <_vfprintf_r+0xf64>)
 8013aca:	6023      	str	r3, [r4, #0]
 8013acc:	2301      	movs	r3, #1
 8013ace:	6063      	str	r3, [r4, #4]
 8013ad0:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8013ad2:	3301      	adds	r3, #1
 8013ad4:	9328      	str	r3, [sp, #160]	@ 0xa0
 8013ad6:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 8013ad8:	3301      	adds	r3, #1
 8013ada:	2b07      	cmp	r3, #7
 8013adc:	9327      	str	r3, [sp, #156]	@ 0x9c
 8013ade:	dc46      	bgt.n	8013b6e <_vfprintf_r+0xf16>
 8013ae0:	3408      	adds	r4, #8
 8013ae2:	9904      	ldr	r1, [sp, #16]
 8013ae4:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8013ae6:	9a28      	ldr	r2, [sp, #160]	@ 0xa0
 8013ae8:	430b      	orrs	r3, r1
 8013aea:	f005 0101 	and.w	r1, r5, #1
 8013aee:	430b      	orrs	r3, r1
 8013af0:	f43f ad08 	beq.w	8013504 <_vfprintf_r+0x8ac>
 8013af4:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8013af6:	6023      	str	r3, [r4, #0]
 8013af8:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8013afa:	6063      	str	r3, [r4, #4]
 8013afc:	441a      	add	r2, r3
 8013afe:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 8013b00:	9228      	str	r2, [sp, #160]	@ 0xa0
 8013b02:	3301      	adds	r3, #1
 8013b04:	2b07      	cmp	r3, #7
 8013b06:	9327      	str	r3, [sp, #156]	@ 0x9c
 8013b08:	dc3b      	bgt.n	8013b82 <_vfprintf_r+0xf2a>
 8013b0a:	f104 0308 	add.w	r3, r4, #8
 8013b0e:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8013b10:	2e00      	cmp	r6, #0
 8013b12:	da1b      	bge.n	8013b4c <_vfprintf_r+0xef4>
 8013b14:	4f2a      	ldr	r7, [pc, #168]	@ (8013bc0 <_vfprintf_r+0xf68>)
 8013b16:	4276      	negs	r6, r6
 8013b18:	461a      	mov	r2, r3
 8013b1a:	2410      	movs	r4, #16
 8013b1c:	e9dd 1027 	ldrd	r1, r0, [sp, #156]	@ 0x9c
 8013b20:	2e10      	cmp	r6, #16
 8013b22:	f101 0101 	add.w	r1, r1, #1
 8013b26:	f103 0308 	add.w	r3, r3, #8
 8013b2a:	6017      	str	r7, [r2, #0]
 8013b2c:	dc33      	bgt.n	8013b96 <_vfprintf_r+0xf3e>
 8013b2e:	6056      	str	r6, [r2, #4]
 8013b30:	2907      	cmp	r1, #7
 8013b32:	4406      	add	r6, r0
 8013b34:	e9cd 1627 	strd	r1, r6, [sp, #156]	@ 0x9c
 8013b38:	dd08      	ble.n	8013b4c <_vfprintf_r+0xef4>
 8013b3a:	9803      	ldr	r0, [sp, #12]
 8013b3c:	aa26      	add	r2, sp, #152	@ 0x98
 8013b3e:	4659      	mov	r1, fp
 8013b40:	f000 faf6 	bl	8014130 <__sprint_r>
 8013b44:	2800      	cmp	r0, #0
 8013b46:	f040 824e 	bne.w	8013fe6 <_vfprintf_r+0x138e>
 8013b4a:	ab29      	add	r3, sp, #164	@ 0xa4
 8013b4c:	9a04      	ldr	r2, [sp, #16]
 8013b4e:	9904      	ldr	r1, [sp, #16]
 8013b50:	605a      	str	r2, [r3, #4]
 8013b52:	9a28      	ldr	r2, [sp, #160]	@ 0xa0
 8013b54:	f8c3 8000 	str.w	r8, [r3]
 8013b58:	440a      	add	r2, r1
 8013b5a:	9228      	str	r2, [sp, #160]	@ 0xa0
 8013b5c:	9a27      	ldr	r2, [sp, #156]	@ 0x9c
 8013b5e:	3201      	adds	r2, #1
 8013b60:	2a07      	cmp	r2, #7
 8013b62:	9227      	str	r2, [sp, #156]	@ 0x9c
 8013b64:	f73f af7c 	bgt.w	8013a60 <_vfprintf_r+0xe08>
 8013b68:	f103 0408 	add.w	r4, r3, #8
 8013b6c:	e4ca      	b.n	8013504 <_vfprintf_r+0x8ac>
 8013b6e:	9803      	ldr	r0, [sp, #12]
 8013b70:	aa26      	add	r2, sp, #152	@ 0x98
 8013b72:	4659      	mov	r1, fp
 8013b74:	f000 fadc 	bl	8014130 <__sprint_r>
 8013b78:	2800      	cmp	r0, #0
 8013b7a:	f040 8234 	bne.w	8013fe6 <_vfprintf_r+0x138e>
 8013b7e:	ac29      	add	r4, sp, #164	@ 0xa4
 8013b80:	e7af      	b.n	8013ae2 <_vfprintf_r+0xe8a>
 8013b82:	9803      	ldr	r0, [sp, #12]
 8013b84:	aa26      	add	r2, sp, #152	@ 0x98
 8013b86:	4659      	mov	r1, fp
 8013b88:	f000 fad2 	bl	8014130 <__sprint_r>
 8013b8c:	2800      	cmp	r0, #0
 8013b8e:	f040 822a 	bne.w	8013fe6 <_vfprintf_r+0x138e>
 8013b92:	ab29      	add	r3, sp, #164	@ 0xa4
 8013b94:	e7bb      	b.n	8013b0e <_vfprintf_r+0xeb6>
 8013b96:	3010      	adds	r0, #16
 8013b98:	2907      	cmp	r1, #7
 8013b9a:	e9cd 1027 	strd	r1, r0, [sp, #156]	@ 0x9c
 8013b9e:	6054      	str	r4, [r2, #4]
 8013ba0:	dd08      	ble.n	8013bb4 <_vfprintf_r+0xf5c>
 8013ba2:	9803      	ldr	r0, [sp, #12]
 8013ba4:	aa26      	add	r2, sp, #152	@ 0x98
 8013ba6:	4659      	mov	r1, fp
 8013ba8:	f000 fac2 	bl	8014130 <__sprint_r>
 8013bac:	2800      	cmp	r0, #0
 8013bae:	f040 821a 	bne.w	8013fe6 <_vfprintf_r+0x138e>
 8013bb2:	ab29      	add	r3, sp, #164	@ 0xa4
 8013bb4:	3e10      	subs	r6, #16
 8013bb6:	461a      	mov	r2, r3
 8013bb8:	e7b0      	b.n	8013b1c <_vfprintf_r+0xec4>
 8013bba:	bf00      	nop
 8013bbc:	0801e912 	.word	0x0801e912
 8013bc0:	0801e914 	.word	0x0801e914
 8013bc4:	9b04      	ldr	r3, [sp, #16]
 8013bc6:	4443      	add	r3, r8
 8013bc8:	9313      	str	r3, [sp, #76]	@ 0x4c
 8013bca:	9b04      	ldr	r3, [sp, #16]
 8013bcc:	42b3      	cmp	r3, r6
 8013bce:	bfa8      	it	ge
 8013bd0:	4633      	movge	r3, r6
 8013bd2:	2b00      	cmp	r3, #0
 8013bd4:	4699      	mov	r9, r3
 8013bd6:	dd0b      	ble.n	8013bf0 <_vfprintf_r+0xf98>
 8013bd8:	e9c4 8300 	strd	r8, r3, [r4]
 8013bdc:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8013bde:	444b      	add	r3, r9
 8013be0:	9328      	str	r3, [sp, #160]	@ 0xa0
 8013be2:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 8013be4:	3301      	adds	r3, #1
 8013be6:	2b07      	cmp	r3, #7
 8013be8:	9327      	str	r3, [sp, #156]	@ 0x9c
 8013bea:	f300 8089 	bgt.w	8013d00 <_vfprintf_r+0x10a8>
 8013bee:	3408      	adds	r4, #8
 8013bf0:	f1b9 0f00 	cmp.w	r9, #0
 8013bf4:	bfac      	ite	ge
 8013bf6:	eba6 0309 	subge.w	r3, r6, r9
 8013bfa:	4633      	movlt	r3, r6
 8013bfc:	2b00      	cmp	r3, #0
 8013bfe:	9306      	str	r3, [sp, #24]
 8013c00:	dd1c      	ble.n	8013c3c <_vfprintf_r+0xfe4>
 8013c02:	f8df 9364 	ldr.w	r9, [pc, #868]	@ 8013f68 <_vfprintf_r+0x1310>
 8013c06:	9806      	ldr	r0, [sp, #24]
 8013c08:	f8c4 9000 	str.w	r9, [r4]
 8013c0c:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	@ 0x9c
 8013c10:	2810      	cmp	r0, #16
 8013c12:	f102 0201 	add.w	r2, r2, #1
 8013c16:	f104 0108 	add.w	r1, r4, #8
 8013c1a:	dc7b      	bgt.n	8013d14 <_vfprintf_r+0x10bc>
 8013c1c:	4403      	add	r3, r0
 8013c1e:	2a07      	cmp	r2, #7
 8013c20:	e9cd 2327 	strd	r2, r3, [sp, #156]	@ 0x9c
 8013c24:	6060      	str	r0, [r4, #4]
 8013c26:	f340 808a 	ble.w	8013d3e <_vfprintf_r+0x10e6>
 8013c2a:	9803      	ldr	r0, [sp, #12]
 8013c2c:	aa26      	add	r2, sp, #152	@ 0x98
 8013c2e:	4659      	mov	r1, fp
 8013c30:	f000 fa7e 	bl	8014130 <__sprint_r>
 8013c34:	2800      	cmp	r0, #0
 8013c36:	f040 81d6 	bne.w	8013fe6 <_vfprintf_r+0x138e>
 8013c3a:	ac29      	add	r4, sp, #164	@ 0xa4
 8013c3c:	056a      	lsls	r2, r5, #21
 8013c3e:	44b0      	add	r8, r6
 8013c40:	d508      	bpl.n	8013c54 <_vfprintf_r+0xffc>
 8013c42:	9b08      	ldr	r3, [sp, #32]
 8013c44:	2b00      	cmp	r3, #0
 8013c46:	d17c      	bne.n	8013d42 <_vfprintf_r+0x10ea>
 8013c48:	2f00      	cmp	r7, #0
 8013c4a:	d17c      	bne.n	8013d46 <_vfprintf_r+0x10ee>
 8013c4c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8013c4e:	4598      	cmp	r8, r3
 8013c50:	bf28      	it	cs
 8013c52:	4698      	movcs	r8, r3
 8013c54:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8013c56:	9a04      	ldr	r2, [sp, #16]
 8013c58:	4293      	cmp	r3, r2
 8013c5a:	db01      	blt.n	8013c60 <_vfprintf_r+0x1008>
 8013c5c:	07eb      	lsls	r3, r5, #31
 8013c5e:	d50e      	bpl.n	8013c7e <_vfprintf_r+0x1026>
 8013c60:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8013c62:	6023      	str	r3, [r4, #0]
 8013c64:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8013c66:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8013c68:	6063      	str	r3, [r4, #4]
 8013c6a:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 8013c6c:	4413      	add	r3, r2
 8013c6e:	9328      	str	r3, [sp, #160]	@ 0xa0
 8013c70:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 8013c72:	3301      	adds	r3, #1
 8013c74:	2b07      	cmp	r3, #7
 8013c76:	9327      	str	r3, [sp, #156]	@ 0x9c
 8013c78:	f300 80e1 	bgt.w	8013e3e <_vfprintf_r+0x11e6>
 8013c7c:	3408      	adds	r4, #8
 8013c7e:	9b04      	ldr	r3, [sp, #16]
 8013c80:	9f20      	ldr	r7, [sp, #128]	@ 0x80
 8013c82:	1bdf      	subs	r7, r3, r7
 8013c84:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8013c86:	eba3 0308 	sub.w	r3, r3, r8
 8013c8a:	429f      	cmp	r7, r3
 8013c8c:	bfa8      	it	ge
 8013c8e:	461f      	movge	r7, r3
 8013c90:	2f00      	cmp	r7, #0
 8013c92:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 8013c94:	dd0a      	ble.n	8013cac <_vfprintf_r+0x1054>
 8013c96:	443b      	add	r3, r7
 8013c98:	9328      	str	r3, [sp, #160]	@ 0xa0
 8013c9a:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 8013c9c:	3301      	adds	r3, #1
 8013c9e:	2b07      	cmp	r3, #7
 8013ca0:	e9c4 8700 	strd	r8, r7, [r4]
 8013ca4:	9327      	str	r3, [sp, #156]	@ 0x9c
 8013ca6:	f300 80d4 	bgt.w	8013e52 <_vfprintf_r+0x11fa>
 8013caa:	3408      	adds	r4, #8
 8013cac:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8013cae:	9b04      	ldr	r3, [sp, #16]
 8013cb0:	2f00      	cmp	r7, #0
 8013cb2:	eba3 0606 	sub.w	r6, r3, r6
 8013cb6:	bfa8      	it	ge
 8013cb8:	1bf6      	subge	r6, r6, r7
 8013cba:	2e00      	cmp	r6, #0
 8013cbc:	f77f ac22 	ble.w	8013504 <_vfprintf_r+0x8ac>
 8013cc0:	4fa9      	ldr	r7, [pc, #676]	@ (8013f68 <_vfprintf_r+0x1310>)
 8013cc2:	f04f 0810 	mov.w	r8, #16
 8013cc6:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	@ 0x9c
 8013cca:	2e10      	cmp	r6, #16
 8013ccc:	f103 0301 	add.w	r3, r3, #1
 8013cd0:	f104 0108 	add.w	r1, r4, #8
 8013cd4:	6027      	str	r7, [r4, #0]
 8013cd6:	f77f aebc 	ble.w	8013a52 <_vfprintf_r+0xdfa>
 8013cda:	3210      	adds	r2, #16
 8013cdc:	2b07      	cmp	r3, #7
 8013cde:	e9cd 3227 	strd	r3, r2, [sp, #156]	@ 0x9c
 8013ce2:	f8c4 8004 	str.w	r8, [r4, #4]
 8013ce6:	dd08      	ble.n	8013cfa <_vfprintf_r+0x10a2>
 8013ce8:	9803      	ldr	r0, [sp, #12]
 8013cea:	aa26      	add	r2, sp, #152	@ 0x98
 8013cec:	4659      	mov	r1, fp
 8013cee:	f000 fa1f 	bl	8014130 <__sprint_r>
 8013cf2:	2800      	cmp	r0, #0
 8013cf4:	f040 8177 	bne.w	8013fe6 <_vfprintf_r+0x138e>
 8013cf8:	a929      	add	r1, sp, #164	@ 0xa4
 8013cfa:	3e10      	subs	r6, #16
 8013cfc:	460c      	mov	r4, r1
 8013cfe:	e7e2      	b.n	8013cc6 <_vfprintf_r+0x106e>
 8013d00:	9803      	ldr	r0, [sp, #12]
 8013d02:	aa26      	add	r2, sp, #152	@ 0x98
 8013d04:	4659      	mov	r1, fp
 8013d06:	f000 fa13 	bl	8014130 <__sprint_r>
 8013d0a:	2800      	cmp	r0, #0
 8013d0c:	f040 816b 	bne.w	8013fe6 <_vfprintf_r+0x138e>
 8013d10:	ac29      	add	r4, sp, #164	@ 0xa4
 8013d12:	e76d      	b.n	8013bf0 <_vfprintf_r+0xf98>
 8013d14:	2010      	movs	r0, #16
 8013d16:	4403      	add	r3, r0
 8013d18:	2a07      	cmp	r2, #7
 8013d1a:	e9cd 2327 	strd	r2, r3, [sp, #156]	@ 0x9c
 8013d1e:	6060      	str	r0, [r4, #4]
 8013d20:	dd08      	ble.n	8013d34 <_vfprintf_r+0x10dc>
 8013d22:	9803      	ldr	r0, [sp, #12]
 8013d24:	aa26      	add	r2, sp, #152	@ 0x98
 8013d26:	4659      	mov	r1, fp
 8013d28:	f000 fa02 	bl	8014130 <__sprint_r>
 8013d2c:	2800      	cmp	r0, #0
 8013d2e:	f040 815a 	bne.w	8013fe6 <_vfprintf_r+0x138e>
 8013d32:	a929      	add	r1, sp, #164	@ 0xa4
 8013d34:	9b06      	ldr	r3, [sp, #24]
 8013d36:	3b10      	subs	r3, #16
 8013d38:	9306      	str	r3, [sp, #24]
 8013d3a:	460c      	mov	r4, r1
 8013d3c:	e763      	b.n	8013c06 <_vfprintf_r+0xfae>
 8013d3e:	460c      	mov	r4, r1
 8013d40:	e77c      	b.n	8013c3c <_vfprintf_r+0xfe4>
 8013d42:	2f00      	cmp	r7, #0
 8013d44:	d04b      	beq.n	8013dde <_vfprintf_r+0x1186>
 8013d46:	3f01      	subs	r7, #1
 8013d48:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8013d4a:	6023      	str	r3, [r4, #0]
 8013d4c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8013d4e:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8013d50:	6063      	str	r3, [r4, #4]
 8013d52:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 8013d54:	4413      	add	r3, r2
 8013d56:	9328      	str	r3, [sp, #160]	@ 0xa0
 8013d58:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 8013d5a:	3301      	adds	r3, #1
 8013d5c:	2b07      	cmp	r3, #7
 8013d5e:	9327      	str	r3, [sp, #156]	@ 0x9c
 8013d60:	dc44      	bgt.n	8013dec <_vfprintf_r+0x1194>
 8013d62:	3408      	adds	r4, #8
 8013d64:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013d66:	f893 9000 	ldrb.w	r9, [r3]
 8013d6a:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8013d6c:	eba3 0308 	sub.w	r3, r3, r8
 8013d70:	4599      	cmp	r9, r3
 8013d72:	bfa8      	it	ge
 8013d74:	4699      	movge	r9, r3
 8013d76:	f1b9 0f00 	cmp.w	r9, #0
 8013d7a:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 8013d7c:	dd09      	ble.n	8013d92 <_vfprintf_r+0x113a>
 8013d7e:	444b      	add	r3, r9
 8013d80:	9328      	str	r3, [sp, #160]	@ 0xa0
 8013d82:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 8013d84:	3301      	adds	r3, #1
 8013d86:	2b07      	cmp	r3, #7
 8013d88:	e9c4 8900 	strd	r8, r9, [r4]
 8013d8c:	9327      	str	r3, [sp, #156]	@ 0x9c
 8013d8e:	dc37      	bgt.n	8013e00 <_vfprintf_r+0x11a8>
 8013d90:	3408      	adds	r4, #8
 8013d92:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013d94:	781e      	ldrb	r6, [r3, #0]
 8013d96:	f1b9 0f00 	cmp.w	r9, #0
 8013d9a:	bfa8      	it	ge
 8013d9c:	eba6 0609 	subge.w	r6, r6, r9
 8013da0:	2e00      	cmp	r6, #0
 8013da2:	dd18      	ble.n	8013dd6 <_vfprintf_r+0x117e>
 8013da4:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	@ 0x9c
 8013da8:	486f      	ldr	r0, [pc, #444]	@ (8013f68 <_vfprintf_r+0x1310>)
 8013daa:	6020      	str	r0, [r4, #0]
 8013dac:	2e10      	cmp	r6, #16
 8013dae:	f103 0301 	add.w	r3, r3, #1
 8013db2:	f104 0108 	add.w	r1, r4, #8
 8013db6:	dc2d      	bgt.n	8013e14 <_vfprintf_r+0x11bc>
 8013db8:	6066      	str	r6, [r4, #4]
 8013dba:	2b07      	cmp	r3, #7
 8013dbc:	4416      	add	r6, r2
 8013dbe:	e9cd 3627 	strd	r3, r6, [sp, #156]	@ 0x9c
 8013dc2:	dd3a      	ble.n	8013e3a <_vfprintf_r+0x11e2>
 8013dc4:	9803      	ldr	r0, [sp, #12]
 8013dc6:	aa26      	add	r2, sp, #152	@ 0x98
 8013dc8:	4659      	mov	r1, fp
 8013dca:	f000 f9b1 	bl	8014130 <__sprint_r>
 8013dce:	2800      	cmp	r0, #0
 8013dd0:	f040 8109 	bne.w	8013fe6 <_vfprintf_r+0x138e>
 8013dd4:	ac29      	add	r4, sp, #164	@ 0xa4
 8013dd6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013dd8:	781b      	ldrb	r3, [r3, #0]
 8013dda:	4498      	add	r8, r3
 8013ddc:	e731      	b.n	8013c42 <_vfprintf_r+0xfea>
 8013dde:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013de0:	3b01      	subs	r3, #1
 8013de2:	9309      	str	r3, [sp, #36]	@ 0x24
 8013de4:	9b08      	ldr	r3, [sp, #32]
 8013de6:	3b01      	subs	r3, #1
 8013de8:	9308      	str	r3, [sp, #32]
 8013dea:	e7ad      	b.n	8013d48 <_vfprintf_r+0x10f0>
 8013dec:	9803      	ldr	r0, [sp, #12]
 8013dee:	aa26      	add	r2, sp, #152	@ 0x98
 8013df0:	4659      	mov	r1, fp
 8013df2:	f000 f99d 	bl	8014130 <__sprint_r>
 8013df6:	2800      	cmp	r0, #0
 8013df8:	f040 80f5 	bne.w	8013fe6 <_vfprintf_r+0x138e>
 8013dfc:	ac29      	add	r4, sp, #164	@ 0xa4
 8013dfe:	e7b1      	b.n	8013d64 <_vfprintf_r+0x110c>
 8013e00:	9803      	ldr	r0, [sp, #12]
 8013e02:	aa26      	add	r2, sp, #152	@ 0x98
 8013e04:	4659      	mov	r1, fp
 8013e06:	f000 f993 	bl	8014130 <__sprint_r>
 8013e0a:	2800      	cmp	r0, #0
 8013e0c:	f040 80eb 	bne.w	8013fe6 <_vfprintf_r+0x138e>
 8013e10:	ac29      	add	r4, sp, #164	@ 0xa4
 8013e12:	e7be      	b.n	8013d92 <_vfprintf_r+0x113a>
 8013e14:	2010      	movs	r0, #16
 8013e16:	4402      	add	r2, r0
 8013e18:	2b07      	cmp	r3, #7
 8013e1a:	e9cd 3227 	strd	r3, r2, [sp, #156]	@ 0x9c
 8013e1e:	6060      	str	r0, [r4, #4]
 8013e20:	dd08      	ble.n	8013e34 <_vfprintf_r+0x11dc>
 8013e22:	9803      	ldr	r0, [sp, #12]
 8013e24:	aa26      	add	r2, sp, #152	@ 0x98
 8013e26:	4659      	mov	r1, fp
 8013e28:	f000 f982 	bl	8014130 <__sprint_r>
 8013e2c:	2800      	cmp	r0, #0
 8013e2e:	f040 80da 	bne.w	8013fe6 <_vfprintf_r+0x138e>
 8013e32:	a929      	add	r1, sp, #164	@ 0xa4
 8013e34:	3e10      	subs	r6, #16
 8013e36:	460c      	mov	r4, r1
 8013e38:	e7b4      	b.n	8013da4 <_vfprintf_r+0x114c>
 8013e3a:	460c      	mov	r4, r1
 8013e3c:	e7cb      	b.n	8013dd6 <_vfprintf_r+0x117e>
 8013e3e:	9803      	ldr	r0, [sp, #12]
 8013e40:	aa26      	add	r2, sp, #152	@ 0x98
 8013e42:	4659      	mov	r1, fp
 8013e44:	f000 f974 	bl	8014130 <__sprint_r>
 8013e48:	2800      	cmp	r0, #0
 8013e4a:	f040 80cc 	bne.w	8013fe6 <_vfprintf_r+0x138e>
 8013e4e:	ac29      	add	r4, sp, #164	@ 0xa4
 8013e50:	e715      	b.n	8013c7e <_vfprintf_r+0x1026>
 8013e52:	9803      	ldr	r0, [sp, #12]
 8013e54:	aa26      	add	r2, sp, #152	@ 0x98
 8013e56:	4659      	mov	r1, fp
 8013e58:	f000 f96a 	bl	8014130 <__sprint_r>
 8013e5c:	2800      	cmp	r0, #0
 8013e5e:	f040 80c2 	bne.w	8013fe6 <_vfprintf_r+0x138e>
 8013e62:	ac29      	add	r4, sp, #164	@ 0xa4
 8013e64:	e722      	b.n	8013cac <_vfprintf_r+0x1054>
 8013e66:	9904      	ldr	r1, [sp, #16]
 8013e68:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8013e6a:	9a27      	ldr	r2, [sp, #156]	@ 0x9c
 8013e6c:	2901      	cmp	r1, #1
 8013e6e:	f103 0301 	add.w	r3, r3, #1
 8013e72:	f102 0201 	add.w	r2, r2, #1
 8013e76:	f104 0608 	add.w	r6, r4, #8
 8013e7a:	dc02      	bgt.n	8013e82 <_vfprintf_r+0x122a>
 8013e7c:	07ef      	lsls	r7, r5, #31
 8013e7e:	f140 8086 	bpl.w	8013f8e <_vfprintf_r+0x1336>
 8013e82:	2101      	movs	r1, #1
 8013e84:	2a07      	cmp	r2, #7
 8013e86:	e9cd 2327 	strd	r2, r3, [sp, #156]	@ 0x9c
 8013e8a:	f8c4 8000 	str.w	r8, [r4]
 8013e8e:	6061      	str	r1, [r4, #4]
 8013e90:	dd08      	ble.n	8013ea4 <_vfprintf_r+0x124c>
 8013e92:	9803      	ldr	r0, [sp, #12]
 8013e94:	aa26      	add	r2, sp, #152	@ 0x98
 8013e96:	4659      	mov	r1, fp
 8013e98:	f000 f94a 	bl	8014130 <__sprint_r>
 8013e9c:	2800      	cmp	r0, #0
 8013e9e:	f040 80a2 	bne.w	8013fe6 <_vfprintf_r+0x138e>
 8013ea2:	ae29      	add	r6, sp, #164	@ 0xa4
 8013ea4:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8013ea6:	6033      	str	r3, [r6, #0]
 8013ea8:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8013eaa:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8013eac:	6073      	str	r3, [r6, #4]
 8013eae:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 8013eb0:	4413      	add	r3, r2
 8013eb2:	9328      	str	r3, [sp, #160]	@ 0xa0
 8013eb4:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 8013eb6:	3301      	adds	r3, #1
 8013eb8:	2b07      	cmp	r3, #7
 8013eba:	9327      	str	r3, [sp, #156]	@ 0x9c
 8013ebc:	dc33      	bgt.n	8013f26 <_vfprintf_r+0x12ce>
 8013ebe:	3608      	adds	r6, #8
 8013ec0:	9b04      	ldr	r3, [sp, #16]
 8013ec2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8013ec6:	1e5c      	subs	r4, r3, #1
 8013ec8:	2200      	movs	r2, #0
 8013eca:	2300      	movs	r3, #0
 8013ecc:	e9dd 9727 	ldrd	r9, r7, [sp, #156]	@ 0x9c
 8013ed0:	f7ec fe1a 	bl	8000b08 <__aeabi_dcmpeq>
 8013ed4:	2800      	cmp	r0, #0
 8013ed6:	d12f      	bne.n	8013f38 <_vfprintf_r+0x12e0>
 8013ed8:	f108 0201 	add.w	r2, r8, #1
 8013edc:	e9c6 2400 	strd	r2, r4, [r6]
 8013ee0:	9a04      	ldr	r2, [sp, #16]
 8013ee2:	f109 0301 	add.w	r3, r9, #1
 8013ee6:	3f01      	subs	r7, #1
 8013ee8:	4417      	add	r7, r2
 8013eea:	2b07      	cmp	r3, #7
 8013eec:	e9cd 3727 	strd	r3, r7, [sp, #156]	@ 0x9c
 8013ef0:	dd56      	ble.n	8013fa0 <_vfprintf_r+0x1348>
 8013ef2:	9803      	ldr	r0, [sp, #12]
 8013ef4:	aa26      	add	r2, sp, #152	@ 0x98
 8013ef6:	4659      	mov	r1, fp
 8013ef8:	f000 f91a 	bl	8014130 <__sprint_r>
 8013efc:	2800      	cmp	r0, #0
 8013efe:	d172      	bne.n	8013fe6 <_vfprintf_r+0x138e>
 8013f00:	ae29      	add	r6, sp, #164	@ 0xa4
 8013f02:	ab22      	add	r3, sp, #136	@ 0x88
 8013f04:	6033      	str	r3, [r6, #0]
 8013f06:	9b18      	ldr	r3, [sp, #96]	@ 0x60
 8013f08:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 8013f0a:	6073      	str	r3, [r6, #4]
 8013f0c:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 8013f0e:	4413      	add	r3, r2
 8013f10:	9328      	str	r3, [sp, #160]	@ 0xa0
 8013f12:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 8013f14:	3301      	adds	r3, #1
 8013f16:	2b07      	cmp	r3, #7
 8013f18:	9327      	str	r3, [sp, #156]	@ 0x9c
 8013f1a:	f73f ada1 	bgt.w	8013a60 <_vfprintf_r+0xe08>
 8013f1e:	f106 0408 	add.w	r4, r6, #8
 8013f22:	f7ff baef 	b.w	8013504 <_vfprintf_r+0x8ac>
 8013f26:	9803      	ldr	r0, [sp, #12]
 8013f28:	aa26      	add	r2, sp, #152	@ 0x98
 8013f2a:	4659      	mov	r1, fp
 8013f2c:	f000 f900 	bl	8014130 <__sprint_r>
 8013f30:	2800      	cmp	r0, #0
 8013f32:	d158      	bne.n	8013fe6 <_vfprintf_r+0x138e>
 8013f34:	ae29      	add	r6, sp, #164	@ 0xa4
 8013f36:	e7c3      	b.n	8013ec0 <_vfprintf_r+0x1268>
 8013f38:	9b04      	ldr	r3, [sp, #16]
 8013f3a:	2b01      	cmp	r3, #1
 8013f3c:	dde1      	ble.n	8013f02 <_vfprintf_r+0x12aa>
 8013f3e:	4f0a      	ldr	r7, [pc, #40]	@ (8013f68 <_vfprintf_r+0x1310>)
 8013f40:	f04f 0810 	mov.w	r8, #16
 8013f44:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	@ 0x9c
 8013f48:	2c10      	cmp	r4, #16
 8013f4a:	f103 0301 	add.w	r3, r3, #1
 8013f4e:	f106 0108 	add.w	r1, r6, #8
 8013f52:	6037      	str	r7, [r6, #0]
 8013f54:	dc0a      	bgt.n	8013f6c <_vfprintf_r+0x1314>
 8013f56:	6074      	str	r4, [r6, #4]
 8013f58:	2b07      	cmp	r3, #7
 8013f5a:	4414      	add	r4, r2
 8013f5c:	e9cd 3427 	strd	r3, r4, [sp, #156]	@ 0x9c
 8013f60:	dcc7      	bgt.n	8013ef2 <_vfprintf_r+0x129a>
 8013f62:	460e      	mov	r6, r1
 8013f64:	e7cd      	b.n	8013f02 <_vfprintf_r+0x12aa>
 8013f66:	bf00      	nop
 8013f68:	0801e914 	.word	0x0801e914
 8013f6c:	3210      	adds	r2, #16
 8013f6e:	2b07      	cmp	r3, #7
 8013f70:	e9cd 3227 	strd	r3, r2, [sp, #156]	@ 0x9c
 8013f74:	f8c6 8004 	str.w	r8, [r6, #4]
 8013f78:	dd06      	ble.n	8013f88 <_vfprintf_r+0x1330>
 8013f7a:	9803      	ldr	r0, [sp, #12]
 8013f7c:	aa26      	add	r2, sp, #152	@ 0x98
 8013f7e:	4659      	mov	r1, fp
 8013f80:	f000 f8d6 	bl	8014130 <__sprint_r>
 8013f84:	bb78      	cbnz	r0, 8013fe6 <_vfprintf_r+0x138e>
 8013f86:	a929      	add	r1, sp, #164	@ 0xa4
 8013f88:	3c10      	subs	r4, #16
 8013f8a:	460e      	mov	r6, r1
 8013f8c:	e7da      	b.n	8013f44 <_vfprintf_r+0x12ec>
 8013f8e:	2101      	movs	r1, #1
 8013f90:	2a07      	cmp	r2, #7
 8013f92:	e9cd 2327 	strd	r2, r3, [sp, #156]	@ 0x9c
 8013f96:	f8c4 8000 	str.w	r8, [r4]
 8013f9a:	6061      	str	r1, [r4, #4]
 8013f9c:	ddb1      	ble.n	8013f02 <_vfprintf_r+0x12aa>
 8013f9e:	e7a8      	b.n	8013ef2 <_vfprintf_r+0x129a>
 8013fa0:	3608      	adds	r6, #8
 8013fa2:	e7ae      	b.n	8013f02 <_vfprintf_r+0x12aa>
 8013fa4:	460c      	mov	r4, r1
 8013fa6:	f7ff baad 	b.w	8013504 <_vfprintf_r+0x8ac>
 8013faa:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8013fac:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8013fae:	1a9d      	subs	r5, r3, r2
 8013fb0:	2d00      	cmp	r5, #0
 8013fb2:	f77f aaaa 	ble.w	801350a <_vfprintf_r+0x8b2>
 8013fb6:	4e3d      	ldr	r6, [pc, #244]	@ (80140ac <_vfprintf_r+0x1454>)
 8013fb8:	2710      	movs	r7, #16
 8013fba:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	@ 0x9c
 8013fbe:	2d10      	cmp	r5, #16
 8013fc0:	f103 0301 	add.w	r3, r3, #1
 8013fc4:	6026      	str	r6, [r4, #0]
 8013fc6:	dc18      	bgt.n	8013ffa <_vfprintf_r+0x13a2>
 8013fc8:	6065      	str	r5, [r4, #4]
 8013fca:	2b07      	cmp	r3, #7
 8013fcc:	4415      	add	r5, r2
 8013fce:	e9cd 3527 	strd	r3, r5, [sp, #156]	@ 0x9c
 8013fd2:	f77f aa9a 	ble.w	801350a <_vfprintf_r+0x8b2>
 8013fd6:	9803      	ldr	r0, [sp, #12]
 8013fd8:	aa26      	add	r2, sp, #152	@ 0x98
 8013fda:	4659      	mov	r1, fp
 8013fdc:	f000 f8a8 	bl	8014130 <__sprint_r>
 8013fe0:	2800      	cmp	r0, #0
 8013fe2:	f43f aa92 	beq.w	801350a <_vfprintf_r+0x8b2>
 8013fe6:	f1ba 0f00 	cmp.w	sl, #0
 8013fea:	f43f a892 	beq.w	8013112 <_vfprintf_r+0x4ba>
 8013fee:	9803      	ldr	r0, [sp, #12]
 8013ff0:	4651      	mov	r1, sl
 8013ff2:	f002 f9cb 	bl	801638c <_free_r>
 8013ff6:	f7ff b88c 	b.w	8013112 <_vfprintf_r+0x4ba>
 8013ffa:	3210      	adds	r2, #16
 8013ffc:	2b07      	cmp	r3, #7
 8013ffe:	e9cd 3227 	strd	r3, r2, [sp, #156]	@ 0x9c
 8014002:	6067      	str	r7, [r4, #4]
 8014004:	dc02      	bgt.n	801400c <_vfprintf_r+0x13b4>
 8014006:	3408      	adds	r4, #8
 8014008:	3d10      	subs	r5, #16
 801400a:	e7d6      	b.n	8013fba <_vfprintf_r+0x1362>
 801400c:	9803      	ldr	r0, [sp, #12]
 801400e:	aa26      	add	r2, sp, #152	@ 0x98
 8014010:	4659      	mov	r1, fp
 8014012:	f000 f88d 	bl	8014130 <__sprint_r>
 8014016:	2800      	cmp	r0, #0
 8014018:	d1e5      	bne.n	8013fe6 <_vfprintf_r+0x138e>
 801401a:	ac29      	add	r4, sp, #164	@ 0xa4
 801401c:	e7f4      	b.n	8014008 <_vfprintf_r+0x13b0>
 801401e:	9803      	ldr	r0, [sp, #12]
 8014020:	4651      	mov	r1, sl
 8014022:	f002 f9b3 	bl	801638c <_free_r>
 8014026:	f7ff ba88 	b.w	801353a <_vfprintf_r+0x8e2>
 801402a:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 801402c:	b91b      	cbnz	r3, 8014036 <_vfprintf_r+0x13de>
 801402e:	2300      	movs	r3, #0
 8014030:	9327      	str	r3, [sp, #156]	@ 0x9c
 8014032:	f7ff b86e 	b.w	8013112 <_vfprintf_r+0x4ba>
 8014036:	9803      	ldr	r0, [sp, #12]
 8014038:	aa26      	add	r2, sp, #152	@ 0x98
 801403a:	4659      	mov	r1, fp
 801403c:	f000 f878 	bl	8014130 <__sprint_r>
 8014040:	2800      	cmp	r0, #0
 8014042:	d0f4      	beq.n	801402e <_vfprintf_r+0x13d6>
 8014044:	f7ff b865 	b.w	8013112 <_vfprintf_r+0x4ba>
 8014048:	ea56 0207 	orrs.w	r2, r6, r7
 801404c:	9508      	str	r5, [sp, #32]
 801404e:	f43f ab75 	beq.w	801373c <_vfprintf_r+0xae4>
 8014052:	2b01      	cmp	r3, #1
 8014054:	f43f abf6 	beq.w	8013844 <_vfprintf_r+0xbec>
 8014058:	2b02      	cmp	r3, #2
 801405a:	f50d 78a4 	add.w	r8, sp, #328	@ 0x148
 801405e:	f43f ac3a 	beq.w	80138d6 <_vfprintf_r+0xc7e>
 8014062:	f006 0307 	and.w	r3, r6, #7
 8014066:	08f6      	lsrs	r6, r6, #3
 8014068:	ea46 7647 	orr.w	r6, r6, r7, lsl #29
 801406c:	08ff      	lsrs	r7, r7, #3
 801406e:	3330      	adds	r3, #48	@ 0x30
 8014070:	ea56 0107 	orrs.w	r1, r6, r7
 8014074:	4642      	mov	r2, r8
 8014076:	f808 3d01 	strb.w	r3, [r8, #-1]!
 801407a:	d1f2      	bne.n	8014062 <_vfprintf_r+0x140a>
 801407c:	9908      	ldr	r1, [sp, #32]
 801407e:	07ce      	lsls	r6, r1, #31
 8014080:	d506      	bpl.n	8014090 <_vfprintf_r+0x1438>
 8014082:	2b30      	cmp	r3, #48	@ 0x30
 8014084:	d004      	beq.n	8014090 <_vfprintf_r+0x1438>
 8014086:	2330      	movs	r3, #48	@ 0x30
 8014088:	f808 3c01 	strb.w	r3, [r8, #-1]
 801408c:	f1a2 0802 	sub.w	r8, r2, #2
 8014090:	ab52      	add	r3, sp, #328	@ 0x148
 8014092:	9d08      	ldr	r5, [sp, #32]
 8014094:	f8cd 9040 	str.w	r9, [sp, #64]	@ 0x40
 8014098:	f04f 0a00 	mov.w	sl, #0
 801409c:	eba3 0908 	sub.w	r9, r3, r8
 80140a0:	4657      	mov	r7, sl
 80140a2:	f8cd a020 	str.w	sl, [sp, #32]
 80140a6:	4656      	mov	r6, sl
 80140a8:	f7ff b978 	b.w	801339c <_vfprintf_r+0x744>
 80140ac:	0801e924 	.word	0x0801e924

080140b0 <__sbprintf>:
 80140b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80140b2:	461f      	mov	r7, r3
 80140b4:	898b      	ldrh	r3, [r1, #12]
 80140b6:	f2ad 4d6c 	subw	sp, sp, #1132	@ 0x46c
 80140ba:	f023 0302 	bic.w	r3, r3, #2
 80140be:	f8ad 300c 	strh.w	r3, [sp, #12]
 80140c2:	6e4b      	ldr	r3, [r1, #100]	@ 0x64
 80140c4:	9319      	str	r3, [sp, #100]	@ 0x64
 80140c6:	89cb      	ldrh	r3, [r1, #14]
 80140c8:	f8ad 300e 	strh.w	r3, [sp, #14]
 80140cc:	69cb      	ldr	r3, [r1, #28]
 80140ce:	9307      	str	r3, [sp, #28]
 80140d0:	6a4b      	ldr	r3, [r1, #36]	@ 0x24
 80140d2:	9309      	str	r3, [sp, #36]	@ 0x24
 80140d4:	ab1a      	add	r3, sp, #104	@ 0x68
 80140d6:	9300      	str	r3, [sp, #0]
 80140d8:	9304      	str	r3, [sp, #16]
 80140da:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80140de:	4615      	mov	r5, r2
 80140e0:	4606      	mov	r6, r0
 80140e2:	9302      	str	r3, [sp, #8]
 80140e4:	9305      	str	r3, [sp, #20]
 80140e6:	a816      	add	r0, sp, #88	@ 0x58
 80140e8:	2300      	movs	r3, #0
 80140ea:	460c      	mov	r4, r1
 80140ec:	9306      	str	r3, [sp, #24]
 80140ee:	f001 fa61 	bl	80155b4 <__retarget_lock_init_recursive>
 80140f2:	462a      	mov	r2, r5
 80140f4:	463b      	mov	r3, r7
 80140f6:	4669      	mov	r1, sp
 80140f8:	4630      	mov	r0, r6
 80140fa:	f7fe fdad 	bl	8012c58 <_vfprintf_r>
 80140fe:	1e05      	subs	r5, r0, #0
 8014100:	db07      	blt.n	8014112 <__sbprintf+0x62>
 8014102:	4669      	mov	r1, sp
 8014104:	4630      	mov	r0, r6
 8014106:	f000 fd95 	bl	8014c34 <_fflush_r>
 801410a:	2800      	cmp	r0, #0
 801410c:	bf18      	it	ne
 801410e:	f04f 35ff 	movne.w	r5, #4294967295
 8014112:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 8014116:	9816      	ldr	r0, [sp, #88]	@ 0x58
 8014118:	065b      	lsls	r3, r3, #25
 801411a:	bf42      	ittt	mi
 801411c:	89a3      	ldrhmi	r3, [r4, #12]
 801411e:	f043 0340 	orrmi.w	r3, r3, #64	@ 0x40
 8014122:	81a3      	strhmi	r3, [r4, #12]
 8014124:	f001 fa47 	bl	80155b6 <__retarget_lock_close_recursive>
 8014128:	4628      	mov	r0, r5
 801412a:	f20d 4d6c 	addw	sp, sp, #1132	@ 0x46c
 801412e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08014130 <__sprint_r>:
 8014130:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014134:	6893      	ldr	r3, [r2, #8]
 8014136:	4680      	mov	r8, r0
 8014138:	460e      	mov	r6, r1
 801413a:	4614      	mov	r4, r2
 801413c:	b343      	cbz	r3, 8014190 <__sprint_r+0x60>
 801413e:	6e4b      	ldr	r3, [r1, #100]	@ 0x64
 8014140:	049d      	lsls	r5, r3, #18
 8014142:	d522      	bpl.n	801418a <__sprint_r+0x5a>
 8014144:	6815      	ldr	r5, [r2, #0]
 8014146:	68a0      	ldr	r0, [r4, #8]
 8014148:	3508      	adds	r5, #8
 801414a:	b928      	cbnz	r0, 8014158 <__sprint_r+0x28>
 801414c:	2300      	movs	r3, #0
 801414e:	60a3      	str	r3, [r4, #8]
 8014150:	2300      	movs	r3, #0
 8014152:	6063      	str	r3, [r4, #4]
 8014154:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014158:	e955 b702 	ldrd	fp, r7, [r5, #-8]
 801415c:	f04f 0900 	mov.w	r9, #0
 8014160:	ea4f 0a97 	mov.w	sl, r7, lsr #2
 8014164:	45ca      	cmp	sl, r9
 8014166:	dc05      	bgt.n	8014174 <__sprint_r+0x44>
 8014168:	68a3      	ldr	r3, [r4, #8]
 801416a:	f027 0703 	bic.w	r7, r7, #3
 801416e:	1bdb      	subs	r3, r3, r7
 8014170:	60a3      	str	r3, [r4, #8]
 8014172:	e7e8      	b.n	8014146 <__sprint_r+0x16>
 8014174:	f85b 1029 	ldr.w	r1, [fp, r9, lsl #2]
 8014178:	4632      	mov	r2, r6
 801417a:	4640      	mov	r0, r8
 801417c:	f001 f931 	bl	80153e2 <_fputwc_r>
 8014180:	1c43      	adds	r3, r0, #1
 8014182:	d0e3      	beq.n	801414c <__sprint_r+0x1c>
 8014184:	f109 0901 	add.w	r9, r9, #1
 8014188:	e7ec      	b.n	8014164 <__sprint_r+0x34>
 801418a:	f000 fe1d 	bl	8014dc8 <__sfvwrite_r>
 801418e:	e7dd      	b.n	801414c <__sprint_r+0x1c>
 8014190:	4618      	mov	r0, r3
 8014192:	e7dd      	b.n	8014150 <__sprint_r+0x20>

08014194 <_vfiprintf_r>:
 8014194:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014198:	b0bb      	sub	sp, #236	@ 0xec
 801419a:	460f      	mov	r7, r1
 801419c:	4693      	mov	fp, r2
 801419e:	461c      	mov	r4, r3
 80141a0:	461d      	mov	r5, r3
 80141a2:	9000      	str	r0, [sp, #0]
 80141a4:	b118      	cbz	r0, 80141ae <_vfiprintf_r+0x1a>
 80141a6:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 80141a8:	b90b      	cbnz	r3, 80141ae <_vfiprintf_r+0x1a>
 80141aa:	f000 fdf5 	bl	8014d98 <__sinit>
 80141ae:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80141b0:	07db      	lsls	r3, r3, #31
 80141b2:	d405      	bmi.n	80141c0 <_vfiprintf_r+0x2c>
 80141b4:	89bb      	ldrh	r3, [r7, #12]
 80141b6:	059e      	lsls	r6, r3, #22
 80141b8:	d402      	bmi.n	80141c0 <_vfiprintf_r+0x2c>
 80141ba:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 80141bc:	f001 f9fc 	bl	80155b8 <__retarget_lock_acquire_recursive>
 80141c0:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80141c4:	0498      	lsls	r0, r3, #18
 80141c6:	d406      	bmi.n	80141d6 <_vfiprintf_r+0x42>
 80141c8:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80141cc:	81bb      	strh	r3, [r7, #12]
 80141ce:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80141d0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80141d4:	667b      	str	r3, [r7, #100]	@ 0x64
 80141d6:	89bb      	ldrh	r3, [r7, #12]
 80141d8:	0719      	lsls	r1, r3, #28
 80141da:	d501      	bpl.n	80141e0 <_vfiprintf_r+0x4c>
 80141dc:	693b      	ldr	r3, [r7, #16]
 80141de:	b9ab      	cbnz	r3, 801420c <_vfiprintf_r+0x78>
 80141e0:	9800      	ldr	r0, [sp, #0]
 80141e2:	4639      	mov	r1, r7
 80141e4:	f001 f866 	bl	80152b4 <__swsetup_r>
 80141e8:	b180      	cbz	r0, 801420c <_vfiprintf_r+0x78>
 80141ea:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80141ec:	07da      	lsls	r2, r3, #31
 80141ee:	d506      	bpl.n	80141fe <_vfiprintf_r+0x6a>
 80141f0:	f04f 33ff 	mov.w	r3, #4294967295
 80141f4:	9303      	str	r3, [sp, #12]
 80141f6:	9803      	ldr	r0, [sp, #12]
 80141f8:	b03b      	add	sp, #236	@ 0xec
 80141fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80141fe:	89bb      	ldrh	r3, [r7, #12]
 8014200:	059b      	lsls	r3, r3, #22
 8014202:	d4f5      	bmi.n	80141f0 <_vfiprintf_r+0x5c>
 8014204:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8014206:	f001 f9d8 	bl	80155ba <__retarget_lock_release_recursive>
 801420a:	e7f1      	b.n	80141f0 <_vfiprintf_r+0x5c>
 801420c:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8014210:	f003 021a 	and.w	r2, r3, #26
 8014214:	2a0a      	cmp	r2, #10
 8014216:	d114      	bne.n	8014242 <_vfiprintf_r+0xae>
 8014218:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 801421c:	2a00      	cmp	r2, #0
 801421e:	db10      	blt.n	8014242 <_vfiprintf_r+0xae>
 8014220:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8014222:	07d6      	lsls	r6, r2, #31
 8014224:	d404      	bmi.n	8014230 <_vfiprintf_r+0x9c>
 8014226:	059d      	lsls	r5, r3, #22
 8014228:	d402      	bmi.n	8014230 <_vfiprintf_r+0x9c>
 801422a:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 801422c:	f001 f9c5 	bl	80155ba <__retarget_lock_release_recursive>
 8014230:	9800      	ldr	r0, [sp, #0]
 8014232:	4623      	mov	r3, r4
 8014234:	465a      	mov	r2, fp
 8014236:	4639      	mov	r1, r7
 8014238:	b03b      	add	sp, #236	@ 0xec
 801423a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801423e:	f000 bc31 	b.w	8014aa4 <__sbprintf>
 8014242:	2300      	movs	r3, #0
 8014244:	e9cd 330f 	strd	r3, r3, [sp, #60]	@ 0x3c
 8014248:	e9cd 3305 	strd	r3, r3, [sp, #20]
 801424c:	ae11      	add	r6, sp, #68	@ 0x44
 801424e:	960e      	str	r6, [sp, #56]	@ 0x38
 8014250:	9307      	str	r3, [sp, #28]
 8014252:	9309      	str	r3, [sp, #36]	@ 0x24
 8014254:	9303      	str	r3, [sp, #12]
 8014256:	465b      	mov	r3, fp
 8014258:	461c      	mov	r4, r3
 801425a:	f813 2b01 	ldrb.w	r2, [r3], #1
 801425e:	b10a      	cbz	r2, 8014264 <_vfiprintf_r+0xd0>
 8014260:	2a25      	cmp	r2, #37	@ 0x25
 8014262:	d1f9      	bne.n	8014258 <_vfiprintf_r+0xc4>
 8014264:	ebb4 080b 	subs.w	r8, r4, fp
 8014268:	d00d      	beq.n	8014286 <_vfiprintf_r+0xf2>
 801426a:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801426c:	4443      	add	r3, r8
 801426e:	9310      	str	r3, [sp, #64]	@ 0x40
 8014270:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8014272:	3301      	adds	r3, #1
 8014274:	2b07      	cmp	r3, #7
 8014276:	e9c6 b800 	strd	fp, r8, [r6]
 801427a:	930f      	str	r3, [sp, #60]	@ 0x3c
 801427c:	dc75      	bgt.n	801436a <_vfiprintf_r+0x1d6>
 801427e:	3608      	adds	r6, #8
 8014280:	9b03      	ldr	r3, [sp, #12]
 8014282:	4443      	add	r3, r8
 8014284:	9303      	str	r3, [sp, #12]
 8014286:	7823      	ldrb	r3, [r4, #0]
 8014288:	2b00      	cmp	r3, #0
 801428a:	f000 83cd 	beq.w	8014a28 <_vfiprintf_r+0x894>
 801428e:	2300      	movs	r3, #0
 8014290:	f04f 32ff 	mov.w	r2, #4294967295
 8014294:	e9cd 2301 	strd	r2, r3, [sp, #4]
 8014298:	3401      	adds	r4, #1
 801429a:	f88d 3033 	strb.w	r3, [sp, #51]	@ 0x33
 801429e:	469a      	mov	sl, r3
 80142a0:	46a3      	mov	fp, r4
 80142a2:	f81b 3b01 	ldrb.w	r3, [fp], #1
 80142a6:	f1a3 0220 	sub.w	r2, r3, #32
 80142aa:	2a5a      	cmp	r2, #90	@ 0x5a
 80142ac:	f200 8316 	bhi.w	80148dc <_vfiprintf_r+0x748>
 80142b0:	e8df f012 	tbh	[pc, r2, lsl #1]
 80142b4:	0314009a 	.word	0x0314009a
 80142b8:	00a20314 	.word	0x00a20314
 80142bc:	03140314 	.word	0x03140314
 80142c0:	00820314 	.word	0x00820314
 80142c4:	03140314 	.word	0x03140314
 80142c8:	00af00a5 	.word	0x00af00a5
 80142cc:	00ac0314 	.word	0x00ac0314
 80142d0:	031400b1 	.word	0x031400b1
 80142d4:	00d000cd 	.word	0x00d000cd
 80142d8:	00d000d0 	.word	0x00d000d0
 80142dc:	00d000d0 	.word	0x00d000d0
 80142e0:	00d000d0 	.word	0x00d000d0
 80142e4:	00d000d0 	.word	0x00d000d0
 80142e8:	03140314 	.word	0x03140314
 80142ec:	03140314 	.word	0x03140314
 80142f0:	03140314 	.word	0x03140314
 80142f4:	03140314 	.word	0x03140314
 80142f8:	00f70314 	.word	0x00f70314
 80142fc:	03140104 	.word	0x03140104
 8014300:	03140314 	.word	0x03140314
 8014304:	03140314 	.word	0x03140314
 8014308:	03140314 	.word	0x03140314
 801430c:	03140314 	.word	0x03140314
 8014310:	01520314 	.word	0x01520314
 8014314:	03140314 	.word	0x03140314
 8014318:	019a0314 	.word	0x019a0314
 801431c:	027a0314 	.word	0x027a0314
 8014320:	03140314 	.word	0x03140314
 8014324:	0314029a 	.word	0x0314029a
 8014328:	03140314 	.word	0x03140314
 801432c:	03140314 	.word	0x03140314
 8014330:	03140314 	.word	0x03140314
 8014334:	03140314 	.word	0x03140314
 8014338:	00f70314 	.word	0x00f70314
 801433c:	03140106 	.word	0x03140106
 8014340:	03140314 	.word	0x03140314
 8014344:	010600e0 	.word	0x010600e0
 8014348:	031400f1 	.word	0x031400f1
 801434c:	031400eb 	.word	0x031400eb
 8014350:	01540132 	.word	0x01540132
 8014354:	00f10189 	.word	0x00f10189
 8014358:	019a0314 	.word	0x019a0314
 801435c:	027c0098 	.word	0x027c0098
 8014360:	03140314 	.word	0x03140314
 8014364:	03140065 	.word	0x03140065
 8014368:	0098      	.short	0x0098
 801436a:	9800      	ldr	r0, [sp, #0]
 801436c:	aa0e      	add	r2, sp, #56	@ 0x38
 801436e:	4639      	mov	r1, r7
 8014370:	f7ff fede 	bl	8014130 <__sprint_r>
 8014374:	2800      	cmp	r0, #0
 8014376:	f040 8336 	bne.w	80149e6 <_vfiprintf_r+0x852>
 801437a:	ae11      	add	r6, sp, #68	@ 0x44
 801437c:	e780      	b.n	8014280 <_vfiprintf_r+0xec>
 801437e:	4a99      	ldr	r2, [pc, #612]	@ (80145e4 <_vfiprintf_r+0x450>)
 8014380:	9205      	str	r2, [sp, #20]
 8014382:	f01a 0220 	ands.w	r2, sl, #32
 8014386:	f000 8231 	beq.w	80147ec <_vfiprintf_r+0x658>
 801438a:	3507      	adds	r5, #7
 801438c:	f025 0507 	bic.w	r5, r5, #7
 8014390:	46a8      	mov	r8, r5
 8014392:	686d      	ldr	r5, [r5, #4]
 8014394:	f858 4b08 	ldr.w	r4, [r8], #8
 8014398:	f01a 0f01 	tst.w	sl, #1
 801439c:	d009      	beq.n	80143b2 <_vfiprintf_r+0x21e>
 801439e:	ea54 0205 	orrs.w	r2, r4, r5
 80143a2:	bf1f      	itttt	ne
 80143a4:	2230      	movne	r2, #48	@ 0x30
 80143a6:	f88d 2034 	strbne.w	r2, [sp, #52]	@ 0x34
 80143aa:	f88d 3035 	strbne.w	r3, [sp, #53]	@ 0x35
 80143ae:	f04a 0a02 	orrne.w	sl, sl, #2
 80143b2:	f42a 6a80 	bic.w	sl, sl, #1024	@ 0x400
 80143b6:	e112      	b.n	80145de <_vfiprintf_r+0x44a>
 80143b8:	9800      	ldr	r0, [sp, #0]
 80143ba:	f001 f887 	bl	80154cc <_localeconv_r>
 80143be:	6843      	ldr	r3, [r0, #4]
 80143c0:	9309      	str	r3, [sp, #36]	@ 0x24
 80143c2:	4618      	mov	r0, r3
 80143c4:	f7eb ff74 	bl	80002b0 <strlen>
 80143c8:	9007      	str	r0, [sp, #28]
 80143ca:	9800      	ldr	r0, [sp, #0]
 80143cc:	f001 f87e 	bl	80154cc <_localeconv_r>
 80143d0:	6883      	ldr	r3, [r0, #8]
 80143d2:	9306      	str	r3, [sp, #24]
 80143d4:	9b07      	ldr	r3, [sp, #28]
 80143d6:	b12b      	cbz	r3, 80143e4 <_vfiprintf_r+0x250>
 80143d8:	9b06      	ldr	r3, [sp, #24]
 80143da:	b11b      	cbz	r3, 80143e4 <_vfiprintf_r+0x250>
 80143dc:	781b      	ldrb	r3, [r3, #0]
 80143de:	b10b      	cbz	r3, 80143e4 <_vfiprintf_r+0x250>
 80143e0:	f44a 6a80 	orr.w	sl, sl, #1024	@ 0x400
 80143e4:	465c      	mov	r4, fp
 80143e6:	e75b      	b.n	80142a0 <_vfiprintf_r+0x10c>
 80143e8:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 80143ec:	2b00      	cmp	r3, #0
 80143ee:	d1f9      	bne.n	80143e4 <_vfiprintf_r+0x250>
 80143f0:	2320      	movs	r3, #32
 80143f2:	f88d 3033 	strb.w	r3, [sp, #51]	@ 0x33
 80143f6:	e7f5      	b.n	80143e4 <_vfiprintf_r+0x250>
 80143f8:	f04a 0a01 	orr.w	sl, sl, #1
 80143fc:	e7f2      	b.n	80143e4 <_vfiprintf_r+0x250>
 80143fe:	f855 3b04 	ldr.w	r3, [r5], #4
 8014402:	9302      	str	r3, [sp, #8]
 8014404:	2b00      	cmp	r3, #0
 8014406:	daed      	bge.n	80143e4 <_vfiprintf_r+0x250>
 8014408:	425b      	negs	r3, r3
 801440a:	9302      	str	r3, [sp, #8]
 801440c:	f04a 0a04 	orr.w	sl, sl, #4
 8014410:	e7e8      	b.n	80143e4 <_vfiprintf_r+0x250>
 8014412:	232b      	movs	r3, #43	@ 0x2b
 8014414:	e7ed      	b.n	80143f2 <_vfiprintf_r+0x25e>
 8014416:	465a      	mov	r2, fp
 8014418:	f812 3b01 	ldrb.w	r3, [r2], #1
 801441c:	2b2a      	cmp	r3, #42	@ 0x2a
 801441e:	d112      	bne.n	8014446 <_vfiprintf_r+0x2b2>
 8014420:	f855 3b04 	ldr.w	r3, [r5], #4
 8014424:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8014428:	9301      	str	r3, [sp, #4]
 801442a:	4693      	mov	fp, r2
 801442c:	e7da      	b.n	80143e4 <_vfiprintf_r+0x250>
 801442e:	9b01      	ldr	r3, [sp, #4]
 8014430:	fb00 1303 	mla	r3, r0, r3, r1
 8014434:	9301      	str	r3, [sp, #4]
 8014436:	f812 3b01 	ldrb.w	r3, [r2], #1
 801443a:	f1a3 0130 	sub.w	r1, r3, #48	@ 0x30
 801443e:	2909      	cmp	r1, #9
 8014440:	d9f5      	bls.n	801442e <_vfiprintf_r+0x29a>
 8014442:	4693      	mov	fp, r2
 8014444:	e72f      	b.n	80142a6 <_vfiprintf_r+0x112>
 8014446:	2100      	movs	r1, #0
 8014448:	9101      	str	r1, [sp, #4]
 801444a:	200a      	movs	r0, #10
 801444c:	e7f5      	b.n	801443a <_vfiprintf_r+0x2a6>
 801444e:	f04a 0a80 	orr.w	sl, sl, #128	@ 0x80
 8014452:	e7c7      	b.n	80143e4 <_vfiprintf_r+0x250>
 8014454:	2100      	movs	r1, #0
 8014456:	465a      	mov	r2, fp
 8014458:	9102      	str	r1, [sp, #8]
 801445a:	200a      	movs	r0, #10
 801445c:	9902      	ldr	r1, [sp, #8]
 801445e:	3b30      	subs	r3, #48	@ 0x30
 8014460:	fb00 3301 	mla	r3, r0, r1, r3
 8014464:	9302      	str	r3, [sp, #8]
 8014466:	f812 3b01 	ldrb.w	r3, [r2], #1
 801446a:	f1a3 0130 	sub.w	r1, r3, #48	@ 0x30
 801446e:	2909      	cmp	r1, #9
 8014470:	d9f4      	bls.n	801445c <_vfiprintf_r+0x2c8>
 8014472:	e7e6      	b.n	8014442 <_vfiprintf_r+0x2ae>
 8014474:	f89b 3000 	ldrb.w	r3, [fp]
 8014478:	2b68      	cmp	r3, #104	@ 0x68
 801447a:	bf06      	itte	eq
 801447c:	f10b 0b01 	addeq.w	fp, fp, #1
 8014480:	f44a 7a00 	orreq.w	sl, sl, #512	@ 0x200
 8014484:	f04a 0a40 	orrne.w	sl, sl, #64	@ 0x40
 8014488:	e7ac      	b.n	80143e4 <_vfiprintf_r+0x250>
 801448a:	f89b 3000 	ldrb.w	r3, [fp]
 801448e:	2b6c      	cmp	r3, #108	@ 0x6c
 8014490:	d104      	bne.n	801449c <_vfiprintf_r+0x308>
 8014492:	f10b 0b01 	add.w	fp, fp, #1
 8014496:	f04a 0a20 	orr.w	sl, sl, #32
 801449a:	e7a3      	b.n	80143e4 <_vfiprintf_r+0x250>
 801449c:	f04a 0a10 	orr.w	sl, sl, #16
 80144a0:	e7a0      	b.n	80143e4 <_vfiprintf_r+0x250>
 80144a2:	46a8      	mov	r8, r5
 80144a4:	2400      	movs	r4, #0
 80144a6:	f858 3b04 	ldr.w	r3, [r8], #4
 80144aa:	f88d 3084 	strb.w	r3, [sp, #132]	@ 0x84
 80144ae:	f88d 4033 	strb.w	r4, [sp, #51]	@ 0x33
 80144b2:	2301      	movs	r3, #1
 80144b4:	9301      	str	r3, [sp, #4]
 80144b6:	f10d 0984 	add.w	r9, sp, #132	@ 0x84
 80144ba:	e0ab      	b.n	8014614 <_vfiprintf_r+0x480>
 80144bc:	f04a 0a10 	orr.w	sl, sl, #16
 80144c0:	f01a 0f20 	tst.w	sl, #32
 80144c4:	d011      	beq.n	80144ea <_vfiprintf_r+0x356>
 80144c6:	3507      	adds	r5, #7
 80144c8:	f025 0507 	bic.w	r5, r5, #7
 80144cc:	46a8      	mov	r8, r5
 80144ce:	686d      	ldr	r5, [r5, #4]
 80144d0:	f858 4b08 	ldr.w	r4, [r8], #8
 80144d4:	2d00      	cmp	r5, #0
 80144d6:	da06      	bge.n	80144e6 <_vfiprintf_r+0x352>
 80144d8:	4264      	negs	r4, r4
 80144da:	f04f 032d 	mov.w	r3, #45	@ 0x2d
 80144de:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 80144e2:	f88d 3033 	strb.w	r3, [sp, #51]	@ 0x33
 80144e6:	2301      	movs	r3, #1
 80144e8:	e048      	b.n	801457c <_vfiprintf_r+0x3e8>
 80144ea:	46a8      	mov	r8, r5
 80144ec:	f01a 0f10 	tst.w	sl, #16
 80144f0:	f858 5b04 	ldr.w	r5, [r8], #4
 80144f4:	d002      	beq.n	80144fc <_vfiprintf_r+0x368>
 80144f6:	462c      	mov	r4, r5
 80144f8:	17ed      	asrs	r5, r5, #31
 80144fa:	e7eb      	b.n	80144d4 <_vfiprintf_r+0x340>
 80144fc:	f01a 0f40 	tst.w	sl, #64	@ 0x40
 8014500:	d003      	beq.n	801450a <_vfiprintf_r+0x376>
 8014502:	b22c      	sxth	r4, r5
 8014504:	f345 35c0 	sbfx	r5, r5, #15, #1
 8014508:	e7e4      	b.n	80144d4 <_vfiprintf_r+0x340>
 801450a:	f41a 7f00 	tst.w	sl, #512	@ 0x200
 801450e:	d0f2      	beq.n	80144f6 <_vfiprintf_r+0x362>
 8014510:	b26c      	sxtb	r4, r5
 8014512:	f345 15c0 	sbfx	r5, r5, #7, #1
 8014516:	e7dd      	b.n	80144d4 <_vfiprintf_r+0x340>
 8014518:	f01a 0f20 	tst.w	sl, #32
 801451c:	d007      	beq.n	801452e <_vfiprintf_r+0x39a>
 801451e:	9a03      	ldr	r2, [sp, #12]
 8014520:	682b      	ldr	r3, [r5, #0]
 8014522:	9903      	ldr	r1, [sp, #12]
 8014524:	17d2      	asrs	r2, r2, #31
 8014526:	e9c3 1200 	strd	r1, r2, [r3]
 801452a:	3504      	adds	r5, #4
 801452c:	e693      	b.n	8014256 <_vfiprintf_r+0xc2>
 801452e:	f01a 0f10 	tst.w	sl, #16
 8014532:	d003      	beq.n	801453c <_vfiprintf_r+0x3a8>
 8014534:	682b      	ldr	r3, [r5, #0]
 8014536:	9a03      	ldr	r2, [sp, #12]
 8014538:	601a      	str	r2, [r3, #0]
 801453a:	e7f6      	b.n	801452a <_vfiprintf_r+0x396>
 801453c:	f01a 0f40 	tst.w	sl, #64	@ 0x40
 8014540:	d003      	beq.n	801454a <_vfiprintf_r+0x3b6>
 8014542:	682b      	ldr	r3, [r5, #0]
 8014544:	9a03      	ldr	r2, [sp, #12]
 8014546:	801a      	strh	r2, [r3, #0]
 8014548:	e7ef      	b.n	801452a <_vfiprintf_r+0x396>
 801454a:	f41a 7f00 	tst.w	sl, #512	@ 0x200
 801454e:	d0f1      	beq.n	8014534 <_vfiprintf_r+0x3a0>
 8014550:	682b      	ldr	r3, [r5, #0]
 8014552:	9a03      	ldr	r2, [sp, #12]
 8014554:	701a      	strb	r2, [r3, #0]
 8014556:	e7e8      	b.n	801452a <_vfiprintf_r+0x396>
 8014558:	f04a 0a10 	orr.w	sl, sl, #16
 801455c:	f01a 0320 	ands.w	r3, sl, #32
 8014560:	d01f      	beq.n	80145a2 <_vfiprintf_r+0x40e>
 8014562:	3507      	adds	r5, #7
 8014564:	f025 0507 	bic.w	r5, r5, #7
 8014568:	46a8      	mov	r8, r5
 801456a:	686d      	ldr	r5, [r5, #4]
 801456c:	f858 4b08 	ldr.w	r4, [r8], #8
 8014570:	f42a 6a80 	bic.w	sl, sl, #1024	@ 0x400
 8014574:	2300      	movs	r3, #0
 8014576:	2200      	movs	r2, #0
 8014578:	f88d 2033 	strb.w	r2, [sp, #51]	@ 0x33
 801457c:	9a01      	ldr	r2, [sp, #4]
 801457e:	3201      	adds	r2, #1
 8014580:	f000 825f 	beq.w	8014a42 <_vfiprintf_r+0x8ae>
 8014584:	f02a 0280 	bic.w	r2, sl, #128	@ 0x80
 8014588:	9204      	str	r2, [sp, #16]
 801458a:	ea54 0205 	orrs.w	r2, r4, r5
 801458e:	f040 825e 	bne.w	8014a4e <_vfiprintf_r+0x8ba>
 8014592:	9a01      	ldr	r2, [sp, #4]
 8014594:	2a00      	cmp	r2, #0
 8014596:	f000 8198 	beq.w	80148ca <_vfiprintf_r+0x736>
 801459a:	2b01      	cmp	r3, #1
 801459c:	f040 825a 	bne.w	8014a54 <_vfiprintf_r+0x8c0>
 80145a0:	e13b      	b.n	801481a <_vfiprintf_r+0x686>
 80145a2:	46a8      	mov	r8, r5
 80145a4:	f01a 0510 	ands.w	r5, sl, #16
 80145a8:	f858 4b04 	ldr.w	r4, [r8], #4
 80145ac:	d001      	beq.n	80145b2 <_vfiprintf_r+0x41e>
 80145ae:	461d      	mov	r5, r3
 80145b0:	e7de      	b.n	8014570 <_vfiprintf_r+0x3dc>
 80145b2:	f01a 0340 	ands.w	r3, sl, #64	@ 0x40
 80145b6:	d001      	beq.n	80145bc <_vfiprintf_r+0x428>
 80145b8:	b2a4      	uxth	r4, r4
 80145ba:	e7d9      	b.n	8014570 <_vfiprintf_r+0x3dc>
 80145bc:	f41a 7500 	ands.w	r5, sl, #512	@ 0x200
 80145c0:	d0d6      	beq.n	8014570 <_vfiprintf_r+0x3dc>
 80145c2:	b2e4      	uxtb	r4, r4
 80145c4:	e7f3      	b.n	80145ae <_vfiprintf_r+0x41a>
 80145c6:	46a8      	mov	r8, r5
 80145c8:	f647 0330 	movw	r3, #30768	@ 0x7830
 80145cc:	f8ad 3034 	strh.w	r3, [sp, #52]	@ 0x34
 80145d0:	f858 4b04 	ldr.w	r4, [r8], #4
 80145d4:	4b03      	ldr	r3, [pc, #12]	@ (80145e4 <_vfiprintf_r+0x450>)
 80145d6:	9305      	str	r3, [sp, #20]
 80145d8:	2500      	movs	r5, #0
 80145da:	f04a 0a02 	orr.w	sl, sl, #2
 80145de:	2302      	movs	r3, #2
 80145e0:	e7c9      	b.n	8014576 <_vfiprintf_r+0x3e2>
 80145e2:	bf00      	nop
 80145e4:	0801e8f0 	.word	0x0801e8f0
 80145e8:	9b01      	ldr	r3, [sp, #4]
 80145ea:	46a8      	mov	r8, r5
 80145ec:	1c5c      	adds	r4, r3, #1
 80145ee:	f04f 0500 	mov.w	r5, #0
 80145f2:	f858 9b04 	ldr.w	r9, [r8], #4
 80145f6:	f88d 5033 	strb.w	r5, [sp, #51]	@ 0x33
 80145fa:	f000 80d0 	beq.w	801479e <_vfiprintf_r+0x60a>
 80145fe:	461a      	mov	r2, r3
 8014600:	4629      	mov	r1, r5
 8014602:	4648      	mov	r0, r9
 8014604:	f7eb fe04 	bl	8000210 <memchr>
 8014608:	4604      	mov	r4, r0
 801460a:	b118      	cbz	r0, 8014614 <_vfiprintf_r+0x480>
 801460c:	eba0 0309 	sub.w	r3, r0, r9
 8014610:	9301      	str	r3, [sp, #4]
 8014612:	462c      	mov	r4, r5
 8014614:	9b01      	ldr	r3, [sp, #4]
 8014616:	42a3      	cmp	r3, r4
 8014618:	bfb8      	it	lt
 801461a:	4623      	movlt	r3, r4
 801461c:	9304      	str	r3, [sp, #16]
 801461e:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8014622:	b113      	cbz	r3, 801462a <_vfiprintf_r+0x496>
 8014624:	9b04      	ldr	r3, [sp, #16]
 8014626:	3301      	adds	r3, #1
 8014628:	9304      	str	r3, [sp, #16]
 801462a:	f01a 0302 	ands.w	r3, sl, #2
 801462e:	9308      	str	r3, [sp, #32]
 8014630:	bf1e      	ittt	ne
 8014632:	9b04      	ldrne	r3, [sp, #16]
 8014634:	3302      	addne	r3, #2
 8014636:	9304      	strne	r3, [sp, #16]
 8014638:	f01a 0384 	ands.w	r3, sl, #132	@ 0x84
 801463c:	930a      	str	r3, [sp, #40]	@ 0x28
 801463e:	d11f      	bne.n	8014680 <_vfiprintf_r+0x4ec>
 8014640:	9b02      	ldr	r3, [sp, #8]
 8014642:	9a04      	ldr	r2, [sp, #16]
 8014644:	1a9d      	subs	r5, r3, r2
 8014646:	2d00      	cmp	r5, #0
 8014648:	dd1a      	ble.n	8014680 <_vfiprintf_r+0x4ec>
 801464a:	4ba9      	ldr	r3, [pc, #676]	@ (80148f0 <_vfiprintf_r+0x75c>)
 801464c:	6033      	str	r3, [r6, #0]
 801464e:	e9dd 2c0f 	ldrd	r2, ip, [sp, #60]	@ 0x3c
 8014652:	2d10      	cmp	r5, #16
 8014654:	f102 0201 	add.w	r2, r2, #1
 8014658:	f106 0008 	add.w	r0, r6, #8
 801465c:	f300 814e 	bgt.w	80148fc <_vfiprintf_r+0x768>
 8014660:	6075      	str	r5, [r6, #4]
 8014662:	2a07      	cmp	r2, #7
 8014664:	4465      	add	r5, ip
 8014666:	e9cd 250f 	strd	r2, r5, [sp, #60]	@ 0x3c
 801466a:	f340 815a 	ble.w	8014922 <_vfiprintf_r+0x78e>
 801466e:	9800      	ldr	r0, [sp, #0]
 8014670:	aa0e      	add	r2, sp, #56	@ 0x38
 8014672:	4639      	mov	r1, r7
 8014674:	f7ff fd5c 	bl	8014130 <__sprint_r>
 8014678:	2800      	cmp	r0, #0
 801467a:	f040 81b4 	bne.w	80149e6 <_vfiprintf_r+0x852>
 801467e:	ae11      	add	r6, sp, #68	@ 0x44
 8014680:	f89d 1033 	ldrb.w	r1, [sp, #51]	@ 0x33
 8014684:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	@ 0x3c
 8014688:	b161      	cbz	r1, 80146a4 <_vfiprintf_r+0x510>
 801468a:	f10d 0133 	add.w	r1, sp, #51	@ 0x33
 801468e:	3301      	adds	r3, #1
 8014690:	6031      	str	r1, [r6, #0]
 8014692:	2101      	movs	r1, #1
 8014694:	440a      	add	r2, r1
 8014696:	2b07      	cmp	r3, #7
 8014698:	e9cd 320f 	strd	r3, r2, [sp, #60]	@ 0x3c
 801469c:	6071      	str	r1, [r6, #4]
 801469e:	f300 8142 	bgt.w	8014926 <_vfiprintf_r+0x792>
 80146a2:	3608      	adds	r6, #8
 80146a4:	9908      	ldr	r1, [sp, #32]
 80146a6:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	@ 0x3c
 80146aa:	b159      	cbz	r1, 80146c4 <_vfiprintf_r+0x530>
 80146ac:	a90d      	add	r1, sp, #52	@ 0x34
 80146ae:	3301      	adds	r3, #1
 80146b0:	6031      	str	r1, [r6, #0]
 80146b2:	2102      	movs	r1, #2
 80146b4:	440a      	add	r2, r1
 80146b6:	2b07      	cmp	r3, #7
 80146b8:	e9cd 320f 	strd	r3, r2, [sp, #60]	@ 0x3c
 80146bc:	6071      	str	r1, [r6, #4]
 80146be:	f300 813b 	bgt.w	8014938 <_vfiprintf_r+0x7a4>
 80146c2:	3608      	adds	r6, #8
 80146c4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80146c6:	2b80      	cmp	r3, #128	@ 0x80
 80146c8:	d11f      	bne.n	801470a <_vfiprintf_r+0x576>
 80146ca:	9b02      	ldr	r3, [sp, #8]
 80146cc:	9a04      	ldr	r2, [sp, #16]
 80146ce:	1a9d      	subs	r5, r3, r2
 80146d0:	2d00      	cmp	r5, #0
 80146d2:	dd1a      	ble.n	801470a <_vfiprintf_r+0x576>
 80146d4:	4b87      	ldr	r3, [pc, #540]	@ (80148f4 <_vfiprintf_r+0x760>)
 80146d6:	6033      	str	r3, [r6, #0]
 80146d8:	e9dd 2c0f 	ldrd	r2, ip, [sp, #60]	@ 0x3c
 80146dc:	2d10      	cmp	r5, #16
 80146de:	f102 0201 	add.w	r2, r2, #1
 80146e2:	f106 0008 	add.w	r0, r6, #8
 80146e6:	f300 8130 	bgt.w	801494a <_vfiprintf_r+0x7b6>
 80146ea:	6075      	str	r5, [r6, #4]
 80146ec:	2a07      	cmp	r2, #7
 80146ee:	4465      	add	r5, ip
 80146f0:	e9cd 250f 	strd	r2, r5, [sp, #60]	@ 0x3c
 80146f4:	f340 813c 	ble.w	8014970 <_vfiprintf_r+0x7dc>
 80146f8:	9800      	ldr	r0, [sp, #0]
 80146fa:	aa0e      	add	r2, sp, #56	@ 0x38
 80146fc:	4639      	mov	r1, r7
 80146fe:	f7ff fd17 	bl	8014130 <__sprint_r>
 8014702:	2800      	cmp	r0, #0
 8014704:	f040 816f 	bne.w	80149e6 <_vfiprintf_r+0x852>
 8014708:	ae11      	add	r6, sp, #68	@ 0x44
 801470a:	9b01      	ldr	r3, [sp, #4]
 801470c:	1ae4      	subs	r4, r4, r3
 801470e:	2c00      	cmp	r4, #0
 8014710:	dd1a      	ble.n	8014748 <_vfiprintf_r+0x5b4>
 8014712:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	@ 0x3c
 8014716:	4877      	ldr	r0, [pc, #476]	@ (80148f4 <_vfiprintf_r+0x760>)
 8014718:	6030      	str	r0, [r6, #0]
 801471a:	2c10      	cmp	r4, #16
 801471c:	f103 0301 	add.w	r3, r3, #1
 8014720:	f106 0108 	add.w	r1, r6, #8
 8014724:	f300 8126 	bgt.w	8014974 <_vfiprintf_r+0x7e0>
 8014728:	6074      	str	r4, [r6, #4]
 801472a:	2b07      	cmp	r3, #7
 801472c:	4414      	add	r4, r2
 801472e:	e9cd 340f 	strd	r3, r4, [sp, #60]	@ 0x3c
 8014732:	f340 8130 	ble.w	8014996 <_vfiprintf_r+0x802>
 8014736:	9800      	ldr	r0, [sp, #0]
 8014738:	aa0e      	add	r2, sp, #56	@ 0x38
 801473a:	4639      	mov	r1, r7
 801473c:	f7ff fcf8 	bl	8014130 <__sprint_r>
 8014740:	2800      	cmp	r0, #0
 8014742:	f040 8150 	bne.w	80149e6 <_vfiprintf_r+0x852>
 8014746:	ae11      	add	r6, sp, #68	@ 0x44
 8014748:	9b01      	ldr	r3, [sp, #4]
 801474a:	9a01      	ldr	r2, [sp, #4]
 801474c:	6073      	str	r3, [r6, #4]
 801474e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8014750:	f8c6 9000 	str.w	r9, [r6]
 8014754:	4413      	add	r3, r2
 8014756:	9310      	str	r3, [sp, #64]	@ 0x40
 8014758:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801475a:	3301      	adds	r3, #1
 801475c:	2b07      	cmp	r3, #7
 801475e:	930f      	str	r3, [sp, #60]	@ 0x3c
 8014760:	f300 811b 	bgt.w	801499a <_vfiprintf_r+0x806>
 8014764:	f106 0308 	add.w	r3, r6, #8
 8014768:	f01a 0f04 	tst.w	sl, #4
 801476c:	f040 811d 	bne.w	80149aa <_vfiprintf_r+0x816>
 8014770:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8014774:	9904      	ldr	r1, [sp, #16]
 8014776:	428a      	cmp	r2, r1
 8014778:	bfac      	ite	ge
 801477a:	189b      	addge	r3, r3, r2
 801477c:	185b      	addlt	r3, r3, r1
 801477e:	9303      	str	r3, [sp, #12]
 8014780:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8014782:	b13b      	cbz	r3, 8014794 <_vfiprintf_r+0x600>
 8014784:	9800      	ldr	r0, [sp, #0]
 8014786:	aa0e      	add	r2, sp, #56	@ 0x38
 8014788:	4639      	mov	r1, r7
 801478a:	f7ff fcd1 	bl	8014130 <__sprint_r>
 801478e:	2800      	cmp	r0, #0
 8014790:	f040 8129 	bne.w	80149e6 <_vfiprintf_r+0x852>
 8014794:	2300      	movs	r3, #0
 8014796:	930f      	str	r3, [sp, #60]	@ 0x3c
 8014798:	4645      	mov	r5, r8
 801479a:	ae11      	add	r6, sp, #68	@ 0x44
 801479c:	e55b      	b.n	8014256 <_vfiprintf_r+0xc2>
 801479e:	4648      	mov	r0, r9
 80147a0:	f7eb fd86 	bl	80002b0 <strlen>
 80147a4:	9001      	str	r0, [sp, #4]
 80147a6:	e734      	b.n	8014612 <_vfiprintf_r+0x47e>
 80147a8:	f04a 0a10 	orr.w	sl, sl, #16
 80147ac:	f01a 0320 	ands.w	r3, sl, #32
 80147b0:	d008      	beq.n	80147c4 <_vfiprintf_r+0x630>
 80147b2:	3507      	adds	r5, #7
 80147b4:	f025 0507 	bic.w	r5, r5, #7
 80147b8:	46a8      	mov	r8, r5
 80147ba:	686d      	ldr	r5, [r5, #4]
 80147bc:	f858 4b08 	ldr.w	r4, [r8], #8
 80147c0:	2301      	movs	r3, #1
 80147c2:	e6d8      	b.n	8014576 <_vfiprintf_r+0x3e2>
 80147c4:	46a8      	mov	r8, r5
 80147c6:	f01a 0510 	ands.w	r5, sl, #16
 80147ca:	f858 4b04 	ldr.w	r4, [r8], #4
 80147ce:	d001      	beq.n	80147d4 <_vfiprintf_r+0x640>
 80147d0:	461d      	mov	r5, r3
 80147d2:	e7f5      	b.n	80147c0 <_vfiprintf_r+0x62c>
 80147d4:	f01a 0340 	ands.w	r3, sl, #64	@ 0x40
 80147d8:	d001      	beq.n	80147de <_vfiprintf_r+0x64a>
 80147da:	b2a4      	uxth	r4, r4
 80147dc:	e7f0      	b.n	80147c0 <_vfiprintf_r+0x62c>
 80147de:	f41a 7500 	ands.w	r5, sl, #512	@ 0x200
 80147e2:	d0ed      	beq.n	80147c0 <_vfiprintf_r+0x62c>
 80147e4:	b2e4      	uxtb	r4, r4
 80147e6:	e7f3      	b.n	80147d0 <_vfiprintf_r+0x63c>
 80147e8:	4a43      	ldr	r2, [pc, #268]	@ (80148f8 <_vfiprintf_r+0x764>)
 80147ea:	e5c9      	b.n	8014380 <_vfiprintf_r+0x1ec>
 80147ec:	46a8      	mov	r8, r5
 80147ee:	f01a 0510 	ands.w	r5, sl, #16
 80147f2:	f858 4b04 	ldr.w	r4, [r8], #4
 80147f6:	d001      	beq.n	80147fc <_vfiprintf_r+0x668>
 80147f8:	4615      	mov	r5, r2
 80147fa:	e5cd      	b.n	8014398 <_vfiprintf_r+0x204>
 80147fc:	f01a 0240 	ands.w	r2, sl, #64	@ 0x40
 8014800:	d001      	beq.n	8014806 <_vfiprintf_r+0x672>
 8014802:	b2a4      	uxth	r4, r4
 8014804:	e5c8      	b.n	8014398 <_vfiprintf_r+0x204>
 8014806:	f41a 7500 	ands.w	r5, sl, #512	@ 0x200
 801480a:	f43f adc5 	beq.w	8014398 <_vfiprintf_r+0x204>
 801480e:	b2e4      	uxtb	r4, r4
 8014810:	e7f2      	b.n	80147f8 <_vfiprintf_r+0x664>
 8014812:	2c0a      	cmp	r4, #10
 8014814:	f175 0300 	sbcs.w	r3, r5, #0
 8014818:	d206      	bcs.n	8014828 <_vfiprintf_r+0x694>
 801481a:	3430      	adds	r4, #48	@ 0x30
 801481c:	b2e4      	uxtb	r4, r4
 801481e:	f88d 40e7 	strb.w	r4, [sp, #231]	@ 0xe7
 8014822:	f10d 09e7 	add.w	r9, sp, #231	@ 0xe7
 8014826:	e131      	b.n	8014a8c <_vfiprintf_r+0x8f8>
 8014828:	ab3a      	add	r3, sp, #232	@ 0xe8
 801482a:	9308      	str	r3, [sp, #32]
 801482c:	9b04      	ldr	r3, [sp, #16]
 801482e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8014832:	f04f 0a00 	mov.w	sl, #0
 8014836:	930a      	str	r3, [sp, #40]	@ 0x28
 8014838:	220a      	movs	r2, #10
 801483a:	2300      	movs	r3, #0
 801483c:	4620      	mov	r0, r4
 801483e:	4629      	mov	r1, r5
 8014840:	f7ec f9d2 	bl	8000be8 <__aeabi_uldivmod>
 8014844:	460b      	mov	r3, r1
 8014846:	9908      	ldr	r1, [sp, #32]
 8014848:	900b      	str	r0, [sp, #44]	@ 0x2c
 801484a:	3230      	adds	r2, #48	@ 0x30
 801484c:	f801 2c01 	strb.w	r2, [r1, #-1]
 8014850:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8014852:	f101 39ff 	add.w	r9, r1, #4294967295
 8014856:	f10a 0a01 	add.w	sl, sl, #1
 801485a:	b1e2      	cbz	r2, 8014896 <_vfiprintf_r+0x702>
 801485c:	9a06      	ldr	r2, [sp, #24]
 801485e:	7812      	ldrb	r2, [r2, #0]
 8014860:	4552      	cmp	r2, sl
 8014862:	d118      	bne.n	8014896 <_vfiprintf_r+0x702>
 8014864:	f1ba 0fff 	cmp.w	sl, #255	@ 0xff
 8014868:	d015      	beq.n	8014896 <_vfiprintf_r+0x702>
 801486a:	2c0a      	cmp	r4, #10
 801486c:	f175 0200 	sbcs.w	r2, r5, #0
 8014870:	d311      	bcc.n	8014896 <_vfiprintf_r+0x702>
 8014872:	9308      	str	r3, [sp, #32]
 8014874:	9b07      	ldr	r3, [sp, #28]
 8014876:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8014878:	eba9 0903 	sub.w	r9, r9, r3
 801487c:	461a      	mov	r2, r3
 801487e:	4648      	mov	r0, r9
 8014880:	f000 fe0a 	bl	8015498 <strncpy>
 8014884:	9b06      	ldr	r3, [sp, #24]
 8014886:	785a      	ldrb	r2, [r3, #1]
 8014888:	9b08      	ldr	r3, [sp, #32]
 801488a:	b172      	cbz	r2, 80148aa <_vfiprintf_r+0x716>
 801488c:	9a06      	ldr	r2, [sp, #24]
 801488e:	3201      	adds	r2, #1
 8014890:	9206      	str	r2, [sp, #24]
 8014892:	f04f 0a00 	mov.w	sl, #0
 8014896:	2c0a      	cmp	r4, #10
 8014898:	f175 0500 	sbcs.w	r5, r5, #0
 801489c:	f0c0 80f6 	bcc.w	8014a8c <_vfiprintf_r+0x8f8>
 80148a0:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 80148a2:	f8cd 9020 	str.w	r9, [sp, #32]
 80148a6:	461d      	mov	r5, r3
 80148a8:	e7c6      	b.n	8014838 <_vfiprintf_r+0x6a4>
 80148aa:	4692      	mov	sl, r2
 80148ac:	e7f3      	b.n	8014896 <_vfiprintf_r+0x702>
 80148ae:	f004 030f 	and.w	r3, r4, #15
 80148b2:	9a05      	ldr	r2, [sp, #20]
 80148b4:	0924      	lsrs	r4, r4, #4
 80148b6:	5cd3      	ldrb	r3, [r2, r3]
 80148b8:	f809 3d01 	strb.w	r3, [r9, #-1]!
 80148bc:	ea44 7405 	orr.w	r4, r4, r5, lsl #28
 80148c0:	092d      	lsrs	r5, r5, #4
 80148c2:	ea54 0305 	orrs.w	r3, r4, r5
 80148c6:	d1f2      	bne.n	80148ae <_vfiprintf_r+0x71a>
 80148c8:	e0e0      	b.n	8014a8c <_vfiprintf_r+0x8f8>
 80148ca:	b923      	cbnz	r3, 80148d6 <_vfiprintf_r+0x742>
 80148cc:	f01a 0f01 	tst.w	sl, #1
 80148d0:	d001      	beq.n	80148d6 <_vfiprintf_r+0x742>
 80148d2:	2430      	movs	r4, #48	@ 0x30
 80148d4:	e7a3      	b.n	801481e <_vfiprintf_r+0x68a>
 80148d6:	f10d 09e8 	add.w	r9, sp, #232	@ 0xe8
 80148da:	e0d7      	b.n	8014a8c <_vfiprintf_r+0x8f8>
 80148dc:	2b00      	cmp	r3, #0
 80148de:	f000 80a3 	beq.w	8014a28 <_vfiprintf_r+0x894>
 80148e2:	2400      	movs	r4, #0
 80148e4:	f88d 3084 	strb.w	r3, [sp, #132]	@ 0x84
 80148e8:	f88d 4033 	strb.w	r4, [sp, #51]	@ 0x33
 80148ec:	46a8      	mov	r8, r5
 80148ee:	e5e0      	b.n	80144b2 <_vfiprintf_r+0x31e>
 80148f0:	0801e944 	.word	0x0801e944
 80148f4:	0801e934 	.word	0x0801e934
 80148f8:	0801e901 	.word	0x0801e901
 80148fc:	2110      	movs	r1, #16
 80148fe:	6071      	str	r1, [r6, #4]
 8014900:	2a07      	cmp	r2, #7
 8014902:	4461      	add	r1, ip
 8014904:	e9cd 210f 	strd	r2, r1, [sp, #60]	@ 0x3c
 8014908:	dd08      	ble.n	801491c <_vfiprintf_r+0x788>
 801490a:	9800      	ldr	r0, [sp, #0]
 801490c:	aa0e      	add	r2, sp, #56	@ 0x38
 801490e:	4639      	mov	r1, r7
 8014910:	f7ff fc0e 	bl	8014130 <__sprint_r>
 8014914:	2800      	cmp	r0, #0
 8014916:	d166      	bne.n	80149e6 <_vfiprintf_r+0x852>
 8014918:	4b60      	ldr	r3, [pc, #384]	@ (8014a9c <_vfiprintf_r+0x908>)
 801491a:	a811      	add	r0, sp, #68	@ 0x44
 801491c:	3d10      	subs	r5, #16
 801491e:	4606      	mov	r6, r0
 8014920:	e694      	b.n	801464c <_vfiprintf_r+0x4b8>
 8014922:	4606      	mov	r6, r0
 8014924:	e6ac      	b.n	8014680 <_vfiprintf_r+0x4ec>
 8014926:	9800      	ldr	r0, [sp, #0]
 8014928:	aa0e      	add	r2, sp, #56	@ 0x38
 801492a:	4639      	mov	r1, r7
 801492c:	f7ff fc00 	bl	8014130 <__sprint_r>
 8014930:	2800      	cmp	r0, #0
 8014932:	d158      	bne.n	80149e6 <_vfiprintf_r+0x852>
 8014934:	ae11      	add	r6, sp, #68	@ 0x44
 8014936:	e6b5      	b.n	80146a4 <_vfiprintf_r+0x510>
 8014938:	9800      	ldr	r0, [sp, #0]
 801493a:	aa0e      	add	r2, sp, #56	@ 0x38
 801493c:	4639      	mov	r1, r7
 801493e:	f7ff fbf7 	bl	8014130 <__sprint_r>
 8014942:	2800      	cmp	r0, #0
 8014944:	d14f      	bne.n	80149e6 <_vfiprintf_r+0x852>
 8014946:	ae11      	add	r6, sp, #68	@ 0x44
 8014948:	e6bc      	b.n	80146c4 <_vfiprintf_r+0x530>
 801494a:	2110      	movs	r1, #16
 801494c:	6071      	str	r1, [r6, #4]
 801494e:	2a07      	cmp	r2, #7
 8014950:	4461      	add	r1, ip
 8014952:	e9cd 210f 	strd	r2, r1, [sp, #60]	@ 0x3c
 8014956:	dd08      	ble.n	801496a <_vfiprintf_r+0x7d6>
 8014958:	9800      	ldr	r0, [sp, #0]
 801495a:	aa0e      	add	r2, sp, #56	@ 0x38
 801495c:	4639      	mov	r1, r7
 801495e:	f7ff fbe7 	bl	8014130 <__sprint_r>
 8014962:	2800      	cmp	r0, #0
 8014964:	d13f      	bne.n	80149e6 <_vfiprintf_r+0x852>
 8014966:	4b4e      	ldr	r3, [pc, #312]	@ (8014aa0 <_vfiprintf_r+0x90c>)
 8014968:	a811      	add	r0, sp, #68	@ 0x44
 801496a:	3d10      	subs	r5, #16
 801496c:	4606      	mov	r6, r0
 801496e:	e6b2      	b.n	80146d6 <_vfiprintf_r+0x542>
 8014970:	4606      	mov	r6, r0
 8014972:	e6ca      	b.n	801470a <_vfiprintf_r+0x576>
 8014974:	2010      	movs	r0, #16
 8014976:	4402      	add	r2, r0
 8014978:	2b07      	cmp	r3, #7
 801497a:	e9cd 320f 	strd	r3, r2, [sp, #60]	@ 0x3c
 801497e:	6070      	str	r0, [r6, #4]
 8014980:	dd06      	ble.n	8014990 <_vfiprintf_r+0x7fc>
 8014982:	9800      	ldr	r0, [sp, #0]
 8014984:	aa0e      	add	r2, sp, #56	@ 0x38
 8014986:	4639      	mov	r1, r7
 8014988:	f7ff fbd2 	bl	8014130 <__sprint_r>
 801498c:	bb58      	cbnz	r0, 80149e6 <_vfiprintf_r+0x852>
 801498e:	a911      	add	r1, sp, #68	@ 0x44
 8014990:	3c10      	subs	r4, #16
 8014992:	460e      	mov	r6, r1
 8014994:	e6bd      	b.n	8014712 <_vfiprintf_r+0x57e>
 8014996:	460e      	mov	r6, r1
 8014998:	e6d6      	b.n	8014748 <_vfiprintf_r+0x5b4>
 801499a:	9800      	ldr	r0, [sp, #0]
 801499c:	aa0e      	add	r2, sp, #56	@ 0x38
 801499e:	4639      	mov	r1, r7
 80149a0:	f7ff fbc6 	bl	8014130 <__sprint_r>
 80149a4:	b9f8      	cbnz	r0, 80149e6 <_vfiprintf_r+0x852>
 80149a6:	ab11      	add	r3, sp, #68	@ 0x44
 80149a8:	e6de      	b.n	8014768 <_vfiprintf_r+0x5d4>
 80149aa:	9a02      	ldr	r2, [sp, #8]
 80149ac:	9904      	ldr	r1, [sp, #16]
 80149ae:	1a54      	subs	r4, r2, r1
 80149b0:	2c00      	cmp	r4, #0
 80149b2:	f77f aedd 	ble.w	8014770 <_vfiprintf_r+0x5dc>
 80149b6:	4d39      	ldr	r5, [pc, #228]	@ (8014a9c <_vfiprintf_r+0x908>)
 80149b8:	2610      	movs	r6, #16
 80149ba:	e9dd 210f 	ldrd	r2, r1, [sp, #60]	@ 0x3c
 80149be:	2c10      	cmp	r4, #16
 80149c0:	f102 0201 	add.w	r2, r2, #1
 80149c4:	601d      	str	r5, [r3, #0]
 80149c6:	dc1d      	bgt.n	8014a04 <_vfiprintf_r+0x870>
 80149c8:	605c      	str	r4, [r3, #4]
 80149ca:	2a07      	cmp	r2, #7
 80149cc:	440c      	add	r4, r1
 80149ce:	e9cd 240f 	strd	r2, r4, [sp, #60]	@ 0x3c
 80149d2:	f77f aecd 	ble.w	8014770 <_vfiprintf_r+0x5dc>
 80149d6:	9800      	ldr	r0, [sp, #0]
 80149d8:	aa0e      	add	r2, sp, #56	@ 0x38
 80149da:	4639      	mov	r1, r7
 80149dc:	f7ff fba8 	bl	8014130 <__sprint_r>
 80149e0:	2800      	cmp	r0, #0
 80149e2:	f43f aec5 	beq.w	8014770 <_vfiprintf_r+0x5dc>
 80149e6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80149e8:	07d9      	lsls	r1, r3, #31
 80149ea:	d405      	bmi.n	80149f8 <_vfiprintf_r+0x864>
 80149ec:	89bb      	ldrh	r3, [r7, #12]
 80149ee:	059a      	lsls	r2, r3, #22
 80149f0:	d402      	bmi.n	80149f8 <_vfiprintf_r+0x864>
 80149f2:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 80149f4:	f000 fde1 	bl	80155ba <__retarget_lock_release_recursive>
 80149f8:	89bb      	ldrh	r3, [r7, #12]
 80149fa:	065b      	lsls	r3, r3, #25
 80149fc:	f57f abfb 	bpl.w	80141f6 <_vfiprintf_r+0x62>
 8014a00:	f7ff bbf6 	b.w	80141f0 <_vfiprintf_r+0x5c>
 8014a04:	3110      	adds	r1, #16
 8014a06:	2a07      	cmp	r2, #7
 8014a08:	e9cd 210f 	strd	r2, r1, [sp, #60]	@ 0x3c
 8014a0c:	605e      	str	r6, [r3, #4]
 8014a0e:	dc02      	bgt.n	8014a16 <_vfiprintf_r+0x882>
 8014a10:	3308      	adds	r3, #8
 8014a12:	3c10      	subs	r4, #16
 8014a14:	e7d1      	b.n	80149ba <_vfiprintf_r+0x826>
 8014a16:	9800      	ldr	r0, [sp, #0]
 8014a18:	aa0e      	add	r2, sp, #56	@ 0x38
 8014a1a:	4639      	mov	r1, r7
 8014a1c:	f7ff fb88 	bl	8014130 <__sprint_r>
 8014a20:	2800      	cmp	r0, #0
 8014a22:	d1e0      	bne.n	80149e6 <_vfiprintf_r+0x852>
 8014a24:	ab11      	add	r3, sp, #68	@ 0x44
 8014a26:	e7f4      	b.n	8014a12 <_vfiprintf_r+0x87e>
 8014a28:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8014a2a:	b913      	cbnz	r3, 8014a32 <_vfiprintf_r+0x89e>
 8014a2c:	2300      	movs	r3, #0
 8014a2e:	930f      	str	r3, [sp, #60]	@ 0x3c
 8014a30:	e7d9      	b.n	80149e6 <_vfiprintf_r+0x852>
 8014a32:	9800      	ldr	r0, [sp, #0]
 8014a34:	aa0e      	add	r2, sp, #56	@ 0x38
 8014a36:	4639      	mov	r1, r7
 8014a38:	f7ff fb7a 	bl	8014130 <__sprint_r>
 8014a3c:	2800      	cmp	r0, #0
 8014a3e:	d0f5      	beq.n	8014a2c <_vfiprintf_r+0x898>
 8014a40:	e7d1      	b.n	80149e6 <_vfiprintf_r+0x852>
 8014a42:	ea54 0205 	orrs.w	r2, r4, r5
 8014a46:	f8cd a010 	str.w	sl, [sp, #16]
 8014a4a:	f43f ada6 	beq.w	801459a <_vfiprintf_r+0x406>
 8014a4e:	2b01      	cmp	r3, #1
 8014a50:	f43f aedf 	beq.w	8014812 <_vfiprintf_r+0x67e>
 8014a54:	2b02      	cmp	r3, #2
 8014a56:	f10d 09e8 	add.w	r9, sp, #232	@ 0xe8
 8014a5a:	f43f af28 	beq.w	80148ae <_vfiprintf_r+0x71a>
 8014a5e:	f004 0307 	and.w	r3, r4, #7
 8014a62:	08e4      	lsrs	r4, r4, #3
 8014a64:	ea44 7445 	orr.w	r4, r4, r5, lsl #29
 8014a68:	08ed      	lsrs	r5, r5, #3
 8014a6a:	3330      	adds	r3, #48	@ 0x30
 8014a6c:	ea54 0105 	orrs.w	r1, r4, r5
 8014a70:	464a      	mov	r2, r9
 8014a72:	f809 3d01 	strb.w	r3, [r9, #-1]!
 8014a76:	d1f2      	bne.n	8014a5e <_vfiprintf_r+0x8ca>
 8014a78:	9904      	ldr	r1, [sp, #16]
 8014a7a:	07c8      	lsls	r0, r1, #31
 8014a7c:	d506      	bpl.n	8014a8c <_vfiprintf_r+0x8f8>
 8014a7e:	2b30      	cmp	r3, #48	@ 0x30
 8014a80:	d004      	beq.n	8014a8c <_vfiprintf_r+0x8f8>
 8014a82:	2330      	movs	r3, #48	@ 0x30
 8014a84:	f809 3c01 	strb.w	r3, [r9, #-1]
 8014a88:	f1a2 0902 	sub.w	r9, r2, #2
 8014a8c:	ab3a      	add	r3, sp, #232	@ 0xe8
 8014a8e:	eba3 0309 	sub.w	r3, r3, r9
 8014a92:	9c01      	ldr	r4, [sp, #4]
 8014a94:	f8dd a010 	ldr.w	sl, [sp, #16]
 8014a98:	9301      	str	r3, [sp, #4]
 8014a9a:	e5bb      	b.n	8014614 <_vfiprintf_r+0x480>
 8014a9c:	0801e944 	.word	0x0801e944
 8014aa0:	0801e934 	.word	0x0801e934

08014aa4 <__sbprintf>:
 8014aa4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8014aa6:	461f      	mov	r7, r3
 8014aa8:	898b      	ldrh	r3, [r1, #12]
 8014aaa:	f2ad 4d6c 	subw	sp, sp, #1132	@ 0x46c
 8014aae:	f023 0302 	bic.w	r3, r3, #2
 8014ab2:	f8ad 300c 	strh.w	r3, [sp, #12]
 8014ab6:	6e4b      	ldr	r3, [r1, #100]	@ 0x64
 8014ab8:	9319      	str	r3, [sp, #100]	@ 0x64
 8014aba:	89cb      	ldrh	r3, [r1, #14]
 8014abc:	f8ad 300e 	strh.w	r3, [sp, #14]
 8014ac0:	69cb      	ldr	r3, [r1, #28]
 8014ac2:	9307      	str	r3, [sp, #28]
 8014ac4:	6a4b      	ldr	r3, [r1, #36]	@ 0x24
 8014ac6:	9309      	str	r3, [sp, #36]	@ 0x24
 8014ac8:	ab1a      	add	r3, sp, #104	@ 0x68
 8014aca:	9300      	str	r3, [sp, #0]
 8014acc:	9304      	str	r3, [sp, #16]
 8014ace:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8014ad2:	4615      	mov	r5, r2
 8014ad4:	4606      	mov	r6, r0
 8014ad6:	9302      	str	r3, [sp, #8]
 8014ad8:	9305      	str	r3, [sp, #20]
 8014ada:	a816      	add	r0, sp, #88	@ 0x58
 8014adc:	2300      	movs	r3, #0
 8014ade:	460c      	mov	r4, r1
 8014ae0:	9306      	str	r3, [sp, #24]
 8014ae2:	f000 fd67 	bl	80155b4 <__retarget_lock_init_recursive>
 8014ae6:	462a      	mov	r2, r5
 8014ae8:	463b      	mov	r3, r7
 8014aea:	4669      	mov	r1, sp
 8014aec:	4630      	mov	r0, r6
 8014aee:	f7ff fb51 	bl	8014194 <_vfiprintf_r>
 8014af2:	1e05      	subs	r5, r0, #0
 8014af4:	db07      	blt.n	8014b06 <__sbprintf+0x62>
 8014af6:	4669      	mov	r1, sp
 8014af8:	4630      	mov	r0, r6
 8014afa:	f000 f89b 	bl	8014c34 <_fflush_r>
 8014afe:	2800      	cmp	r0, #0
 8014b00:	bf18      	it	ne
 8014b02:	f04f 35ff 	movne.w	r5, #4294967295
 8014b06:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 8014b0a:	9816      	ldr	r0, [sp, #88]	@ 0x58
 8014b0c:	065b      	lsls	r3, r3, #25
 8014b0e:	bf42      	ittt	mi
 8014b10:	89a3      	ldrhmi	r3, [r4, #12]
 8014b12:	f043 0340 	orrmi.w	r3, r3, #64	@ 0x40
 8014b16:	81a3      	strhmi	r3, [r4, #12]
 8014b18:	f000 fd4d 	bl	80155b6 <__retarget_lock_close_recursive>
 8014b1c:	4628      	mov	r0, r5
 8014b1e:	f20d 4d6c 	addw	sp, sp, #1132	@ 0x46c
 8014b22:	bdf0      	pop	{r4, r5, r6, r7, pc}

08014b24 <__sflush_r>:
 8014b24:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014b28:	4605      	mov	r5, r0
 8014b2a:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
 8014b2e:	0706      	lsls	r6, r0, #28
 8014b30:	460c      	mov	r4, r1
 8014b32:	d457      	bmi.n	8014be4 <__sflush_r+0xc0>
 8014b34:	f440 6300 	orr.w	r3, r0, #2048	@ 0x800
 8014b38:	818b      	strh	r3, [r1, #12]
 8014b3a:	684b      	ldr	r3, [r1, #4]
 8014b3c:	2b00      	cmp	r3, #0
 8014b3e:	dc02      	bgt.n	8014b46 <__sflush_r+0x22>
 8014b40:	6bcb      	ldr	r3, [r1, #60]	@ 0x3c
 8014b42:	2b00      	cmp	r3, #0
 8014b44:	dd4c      	ble.n	8014be0 <__sflush_r+0xbc>
 8014b46:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8014b48:	2e00      	cmp	r6, #0
 8014b4a:	d049      	beq.n	8014be0 <__sflush_r+0xbc>
 8014b4c:	2300      	movs	r3, #0
 8014b4e:	f410 5280 	ands.w	r2, r0, #4096	@ 0x1000
 8014b52:	682f      	ldr	r7, [r5, #0]
 8014b54:	69e1      	ldr	r1, [r4, #28]
 8014b56:	602b      	str	r3, [r5, #0]
 8014b58:	d034      	beq.n	8014bc4 <__sflush_r+0xa0>
 8014b5a:	6d22      	ldr	r2, [r4, #80]	@ 0x50
 8014b5c:	89a3      	ldrh	r3, [r4, #12]
 8014b5e:	0759      	lsls	r1, r3, #29
 8014b60:	d505      	bpl.n	8014b6e <__sflush_r+0x4a>
 8014b62:	6863      	ldr	r3, [r4, #4]
 8014b64:	1ad2      	subs	r2, r2, r3
 8014b66:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8014b68:	b10b      	cbz	r3, 8014b6e <__sflush_r+0x4a>
 8014b6a:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8014b6c:	1ad2      	subs	r2, r2, r3
 8014b6e:	2300      	movs	r3, #0
 8014b70:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8014b72:	69e1      	ldr	r1, [r4, #28]
 8014b74:	4628      	mov	r0, r5
 8014b76:	47b0      	blx	r6
 8014b78:	1c43      	adds	r3, r0, #1
 8014b7a:	d106      	bne.n	8014b8a <__sflush_r+0x66>
 8014b7c:	682a      	ldr	r2, [r5, #0]
 8014b7e:	2a1d      	cmp	r2, #29
 8014b80:	d848      	bhi.n	8014c14 <__sflush_r+0xf0>
 8014b82:	4b2b      	ldr	r3, [pc, #172]	@ (8014c30 <__sflush_r+0x10c>)
 8014b84:	4113      	asrs	r3, r2
 8014b86:	07de      	lsls	r6, r3, #31
 8014b88:	d444      	bmi.n	8014c14 <__sflush_r+0xf0>
 8014b8a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014b8e:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8014b92:	81a2      	strh	r2, [r4, #12]
 8014b94:	2200      	movs	r2, #0
 8014b96:	6062      	str	r2, [r4, #4]
 8014b98:	04d9      	lsls	r1, r3, #19
 8014b9a:	6922      	ldr	r2, [r4, #16]
 8014b9c:	6022      	str	r2, [r4, #0]
 8014b9e:	d504      	bpl.n	8014baa <__sflush_r+0x86>
 8014ba0:	1c42      	adds	r2, r0, #1
 8014ba2:	d101      	bne.n	8014ba8 <__sflush_r+0x84>
 8014ba4:	682b      	ldr	r3, [r5, #0]
 8014ba6:	b903      	cbnz	r3, 8014baa <__sflush_r+0x86>
 8014ba8:	6520      	str	r0, [r4, #80]	@ 0x50
 8014baa:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8014bac:	602f      	str	r7, [r5, #0]
 8014bae:	b1b9      	cbz	r1, 8014be0 <__sflush_r+0xbc>
 8014bb0:	f104 0340 	add.w	r3, r4, #64	@ 0x40
 8014bb4:	4299      	cmp	r1, r3
 8014bb6:	d002      	beq.n	8014bbe <__sflush_r+0x9a>
 8014bb8:	4628      	mov	r0, r5
 8014bba:	f001 fbe7 	bl	801638c <_free_r>
 8014bbe:	2300      	movs	r3, #0
 8014bc0:	6323      	str	r3, [r4, #48]	@ 0x30
 8014bc2:	e00d      	b.n	8014be0 <__sflush_r+0xbc>
 8014bc4:	2301      	movs	r3, #1
 8014bc6:	4628      	mov	r0, r5
 8014bc8:	47b0      	blx	r6
 8014bca:	4602      	mov	r2, r0
 8014bcc:	1c50      	adds	r0, r2, #1
 8014bce:	d1c5      	bne.n	8014b5c <__sflush_r+0x38>
 8014bd0:	682b      	ldr	r3, [r5, #0]
 8014bd2:	2b00      	cmp	r3, #0
 8014bd4:	d0c2      	beq.n	8014b5c <__sflush_r+0x38>
 8014bd6:	2b1d      	cmp	r3, #29
 8014bd8:	d001      	beq.n	8014bde <__sflush_r+0xba>
 8014bda:	2b16      	cmp	r3, #22
 8014bdc:	d11a      	bne.n	8014c14 <__sflush_r+0xf0>
 8014bde:	602f      	str	r7, [r5, #0]
 8014be0:	2000      	movs	r0, #0
 8014be2:	e01e      	b.n	8014c22 <__sflush_r+0xfe>
 8014be4:	690f      	ldr	r7, [r1, #16]
 8014be6:	2f00      	cmp	r7, #0
 8014be8:	d0fa      	beq.n	8014be0 <__sflush_r+0xbc>
 8014bea:	0783      	lsls	r3, r0, #30
 8014bec:	680e      	ldr	r6, [r1, #0]
 8014bee:	bf08      	it	eq
 8014bf0:	694b      	ldreq	r3, [r1, #20]
 8014bf2:	600f      	str	r7, [r1, #0]
 8014bf4:	bf18      	it	ne
 8014bf6:	2300      	movne	r3, #0
 8014bf8:	eba6 0807 	sub.w	r8, r6, r7
 8014bfc:	608b      	str	r3, [r1, #8]
 8014bfe:	f1b8 0f00 	cmp.w	r8, #0
 8014c02:	dded      	ble.n	8014be0 <__sflush_r+0xbc>
 8014c04:	69e1      	ldr	r1, [r4, #28]
 8014c06:	6a66      	ldr	r6, [r4, #36]	@ 0x24
 8014c08:	4643      	mov	r3, r8
 8014c0a:	463a      	mov	r2, r7
 8014c0c:	4628      	mov	r0, r5
 8014c0e:	47b0      	blx	r6
 8014c10:	2800      	cmp	r0, #0
 8014c12:	dc08      	bgt.n	8014c26 <__sflush_r+0x102>
 8014c14:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014c18:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8014c1c:	81a3      	strh	r3, [r4, #12]
 8014c1e:	f04f 30ff 	mov.w	r0, #4294967295
 8014c22:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014c26:	4407      	add	r7, r0
 8014c28:	eba8 0800 	sub.w	r8, r8, r0
 8014c2c:	e7e7      	b.n	8014bfe <__sflush_r+0xda>
 8014c2e:	bf00      	nop
 8014c30:	dfbffffe 	.word	0xdfbffffe

08014c34 <_fflush_r>:
 8014c34:	b538      	push	{r3, r4, r5, lr}
 8014c36:	460c      	mov	r4, r1
 8014c38:	4605      	mov	r5, r0
 8014c3a:	b118      	cbz	r0, 8014c44 <_fflush_r+0x10>
 8014c3c:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 8014c3e:	b90b      	cbnz	r3, 8014c44 <_fflush_r+0x10>
 8014c40:	f000 f8aa 	bl	8014d98 <__sinit>
 8014c44:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
 8014c48:	b1b8      	cbz	r0, 8014c7a <_fflush_r+0x46>
 8014c4a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8014c4c:	07db      	lsls	r3, r3, #31
 8014c4e:	d404      	bmi.n	8014c5a <_fflush_r+0x26>
 8014c50:	0581      	lsls	r1, r0, #22
 8014c52:	d402      	bmi.n	8014c5a <_fflush_r+0x26>
 8014c54:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8014c56:	f000 fcaf 	bl	80155b8 <__retarget_lock_acquire_recursive>
 8014c5a:	4628      	mov	r0, r5
 8014c5c:	4621      	mov	r1, r4
 8014c5e:	f7ff ff61 	bl	8014b24 <__sflush_r>
 8014c62:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8014c64:	07da      	lsls	r2, r3, #31
 8014c66:	4605      	mov	r5, r0
 8014c68:	d405      	bmi.n	8014c76 <_fflush_r+0x42>
 8014c6a:	89a3      	ldrh	r3, [r4, #12]
 8014c6c:	059b      	lsls	r3, r3, #22
 8014c6e:	d402      	bmi.n	8014c76 <_fflush_r+0x42>
 8014c70:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8014c72:	f000 fca2 	bl	80155ba <__retarget_lock_release_recursive>
 8014c76:	4628      	mov	r0, r5
 8014c78:	bd38      	pop	{r3, r4, r5, pc}
 8014c7a:	4605      	mov	r5, r0
 8014c7c:	e7fb      	b.n	8014c76 <_fflush_r+0x42>
	...

08014c80 <std>:
 8014c80:	2300      	movs	r3, #0
 8014c82:	b510      	push	{r4, lr}
 8014c84:	4604      	mov	r4, r0
 8014c86:	e9c0 3300 	strd	r3, r3, [r0]
 8014c8a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8014c8e:	6083      	str	r3, [r0, #8]
 8014c90:	8181      	strh	r1, [r0, #12]
 8014c92:	6643      	str	r3, [r0, #100]	@ 0x64
 8014c94:	81c2      	strh	r2, [r0, #14]
 8014c96:	6183      	str	r3, [r0, #24]
 8014c98:	4619      	mov	r1, r3
 8014c9a:	2208      	movs	r2, #8
 8014c9c:	305c      	adds	r0, #92	@ 0x5c
 8014c9e:	f000 fbf3 	bl	8015488 <memset>
 8014ca2:	4b0d      	ldr	r3, [pc, #52]	@ (8014cd8 <std+0x58>)
 8014ca4:	6223      	str	r3, [r4, #32]
 8014ca6:	4b0d      	ldr	r3, [pc, #52]	@ (8014cdc <std+0x5c>)
 8014ca8:	6263      	str	r3, [r4, #36]	@ 0x24
 8014caa:	4b0d      	ldr	r3, [pc, #52]	@ (8014ce0 <std+0x60>)
 8014cac:	62a3      	str	r3, [r4, #40]	@ 0x28
 8014cae:	4b0d      	ldr	r3, [pc, #52]	@ (8014ce4 <std+0x64>)
 8014cb0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8014cb2:	4b0d      	ldr	r3, [pc, #52]	@ (8014ce8 <std+0x68>)
 8014cb4:	61e4      	str	r4, [r4, #28]
 8014cb6:	429c      	cmp	r4, r3
 8014cb8:	d006      	beq.n	8014cc8 <std+0x48>
 8014cba:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8014cbe:	4294      	cmp	r4, r2
 8014cc0:	d002      	beq.n	8014cc8 <std+0x48>
 8014cc2:	33d0      	adds	r3, #208	@ 0xd0
 8014cc4:	429c      	cmp	r4, r3
 8014cc6:	d105      	bne.n	8014cd4 <std+0x54>
 8014cc8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8014ccc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8014cd0:	f000 bc70 	b.w	80155b4 <__retarget_lock_init_recursive>
 8014cd4:	bd10      	pop	{r4, pc}
 8014cd6:	bf00      	nop
 8014cd8:	08015129 	.word	0x08015129
 8014cdc:	0801514b 	.word	0x0801514b
 8014ce0:	08015183 	.word	0x08015183
 8014ce4:	080151a7 	.word	0x080151a7
 8014ce8:	2000173c 	.word	0x2000173c

08014cec <stdio_exit_handler>:
 8014cec:	4a02      	ldr	r2, [pc, #8]	@ (8014cf8 <stdio_exit_handler+0xc>)
 8014cee:	4903      	ldr	r1, [pc, #12]	@ (8014cfc <stdio_exit_handler+0x10>)
 8014cf0:	4803      	ldr	r0, [pc, #12]	@ (8014d00 <stdio_exit_handler+0x14>)
 8014cf2:	f000 b9b5 	b.w	8015060 <_fwalk_sglue>
 8014cf6:	bf00      	nop
 8014cf8:	20000228 	.word	0x20000228
 8014cfc:	0801877d 	.word	0x0801877d
 8014d00:	200003a8 	.word	0x200003a8

08014d04 <cleanup_stdio>:
 8014d04:	6841      	ldr	r1, [r0, #4]
 8014d06:	4b0c      	ldr	r3, [pc, #48]	@ (8014d38 <cleanup_stdio+0x34>)
 8014d08:	4299      	cmp	r1, r3
 8014d0a:	b510      	push	{r4, lr}
 8014d0c:	4604      	mov	r4, r0
 8014d0e:	d001      	beq.n	8014d14 <cleanup_stdio+0x10>
 8014d10:	f003 fd34 	bl	801877c <_fclose_r>
 8014d14:	68a1      	ldr	r1, [r4, #8]
 8014d16:	4b09      	ldr	r3, [pc, #36]	@ (8014d3c <cleanup_stdio+0x38>)
 8014d18:	4299      	cmp	r1, r3
 8014d1a:	d002      	beq.n	8014d22 <cleanup_stdio+0x1e>
 8014d1c:	4620      	mov	r0, r4
 8014d1e:	f003 fd2d 	bl	801877c <_fclose_r>
 8014d22:	68e1      	ldr	r1, [r4, #12]
 8014d24:	4b06      	ldr	r3, [pc, #24]	@ (8014d40 <cleanup_stdio+0x3c>)
 8014d26:	4299      	cmp	r1, r3
 8014d28:	d004      	beq.n	8014d34 <cleanup_stdio+0x30>
 8014d2a:	4620      	mov	r0, r4
 8014d2c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8014d30:	f003 bd24 	b.w	801877c <_fclose_r>
 8014d34:	bd10      	pop	{r4, pc}
 8014d36:	bf00      	nop
 8014d38:	2000173c 	.word	0x2000173c
 8014d3c:	200017a4 	.word	0x200017a4
 8014d40:	2000180c 	.word	0x2000180c

08014d44 <global_stdio_init.part.0>:
 8014d44:	b510      	push	{r4, lr}
 8014d46:	4b0b      	ldr	r3, [pc, #44]	@ (8014d74 <global_stdio_init.part.0+0x30>)
 8014d48:	4c0b      	ldr	r4, [pc, #44]	@ (8014d78 <global_stdio_init.part.0+0x34>)
 8014d4a:	4a0c      	ldr	r2, [pc, #48]	@ (8014d7c <global_stdio_init.part.0+0x38>)
 8014d4c:	601a      	str	r2, [r3, #0]
 8014d4e:	4620      	mov	r0, r4
 8014d50:	2200      	movs	r2, #0
 8014d52:	2104      	movs	r1, #4
 8014d54:	f7ff ff94 	bl	8014c80 <std>
 8014d58:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8014d5c:	2201      	movs	r2, #1
 8014d5e:	2109      	movs	r1, #9
 8014d60:	f7ff ff8e 	bl	8014c80 <std>
 8014d64:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8014d68:	2202      	movs	r2, #2
 8014d6a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8014d6e:	2112      	movs	r1, #18
 8014d70:	f7ff bf86 	b.w	8014c80 <std>
 8014d74:	20001874 	.word	0x20001874
 8014d78:	2000173c 	.word	0x2000173c
 8014d7c:	08014ced 	.word	0x08014ced

08014d80 <__sfp_lock_acquire>:
 8014d80:	4801      	ldr	r0, [pc, #4]	@ (8014d88 <__sfp_lock_acquire+0x8>)
 8014d82:	f000 bc19 	b.w	80155b8 <__retarget_lock_acquire_recursive>
 8014d86:	bf00      	nop
 8014d88:	2000187e 	.word	0x2000187e

08014d8c <__sfp_lock_release>:
 8014d8c:	4801      	ldr	r0, [pc, #4]	@ (8014d94 <__sfp_lock_release+0x8>)
 8014d8e:	f000 bc14 	b.w	80155ba <__retarget_lock_release_recursive>
 8014d92:	bf00      	nop
 8014d94:	2000187e 	.word	0x2000187e

08014d98 <__sinit>:
 8014d98:	b510      	push	{r4, lr}
 8014d9a:	4604      	mov	r4, r0
 8014d9c:	f7ff fff0 	bl	8014d80 <__sfp_lock_acquire>
 8014da0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8014da2:	b11b      	cbz	r3, 8014dac <__sinit+0x14>
 8014da4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8014da8:	f7ff bff0 	b.w	8014d8c <__sfp_lock_release>
 8014dac:	4b04      	ldr	r3, [pc, #16]	@ (8014dc0 <__sinit+0x28>)
 8014dae:	6363      	str	r3, [r4, #52]	@ 0x34
 8014db0:	4b04      	ldr	r3, [pc, #16]	@ (8014dc4 <__sinit+0x2c>)
 8014db2:	681b      	ldr	r3, [r3, #0]
 8014db4:	2b00      	cmp	r3, #0
 8014db6:	d1f5      	bne.n	8014da4 <__sinit+0xc>
 8014db8:	f7ff ffc4 	bl	8014d44 <global_stdio_init.part.0>
 8014dbc:	e7f2      	b.n	8014da4 <__sinit+0xc>
 8014dbe:	bf00      	nop
 8014dc0:	08014d05 	.word	0x08014d05
 8014dc4:	20001874 	.word	0x20001874

08014dc8 <__sfvwrite_r>:
 8014dc8:	6893      	ldr	r3, [r2, #8]
 8014dca:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014dce:	4606      	mov	r6, r0
 8014dd0:	460c      	mov	r4, r1
 8014dd2:	4691      	mov	r9, r2
 8014dd4:	b91b      	cbnz	r3, 8014dde <__sfvwrite_r+0x16>
 8014dd6:	2000      	movs	r0, #0
 8014dd8:	b003      	add	sp, #12
 8014dda:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014dde:	898b      	ldrh	r3, [r1, #12]
 8014de0:	0718      	lsls	r0, r3, #28
 8014de2:	d550      	bpl.n	8014e86 <__sfvwrite_r+0xbe>
 8014de4:	690b      	ldr	r3, [r1, #16]
 8014de6:	2b00      	cmp	r3, #0
 8014de8:	d04d      	beq.n	8014e86 <__sfvwrite_r+0xbe>
 8014dea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014dee:	f8d9 8000 	ldr.w	r8, [r9]
 8014df2:	f013 0702 	ands.w	r7, r3, #2
 8014df6:	d16b      	bne.n	8014ed0 <__sfvwrite_r+0x108>
 8014df8:	f013 0301 	ands.w	r3, r3, #1
 8014dfc:	f000 809c 	beq.w	8014f38 <__sfvwrite_r+0x170>
 8014e00:	4638      	mov	r0, r7
 8014e02:	46ba      	mov	sl, r7
 8014e04:	46bb      	mov	fp, r7
 8014e06:	f1bb 0f00 	cmp.w	fp, #0
 8014e0a:	f000 8103 	beq.w	8015014 <__sfvwrite_r+0x24c>
 8014e0e:	b950      	cbnz	r0, 8014e26 <__sfvwrite_r+0x5e>
 8014e10:	465a      	mov	r2, fp
 8014e12:	210a      	movs	r1, #10
 8014e14:	4650      	mov	r0, sl
 8014e16:	f7eb f9fb 	bl	8000210 <memchr>
 8014e1a:	2800      	cmp	r0, #0
 8014e1c:	f000 8100 	beq.w	8015020 <__sfvwrite_r+0x258>
 8014e20:	3001      	adds	r0, #1
 8014e22:	eba0 070a 	sub.w	r7, r0, sl
 8014e26:	6820      	ldr	r0, [r4, #0]
 8014e28:	6921      	ldr	r1, [r4, #16]
 8014e2a:	68a5      	ldr	r5, [r4, #8]
 8014e2c:	6963      	ldr	r3, [r4, #20]
 8014e2e:	455f      	cmp	r7, fp
 8014e30:	463a      	mov	r2, r7
 8014e32:	bf28      	it	cs
 8014e34:	465a      	movcs	r2, fp
 8014e36:	4288      	cmp	r0, r1
 8014e38:	f240 80f5 	bls.w	8015026 <__sfvwrite_r+0x25e>
 8014e3c:	441d      	add	r5, r3
 8014e3e:	42aa      	cmp	r2, r5
 8014e40:	f340 80f1 	ble.w	8015026 <__sfvwrite_r+0x25e>
 8014e44:	4651      	mov	r1, sl
 8014e46:	462a      	mov	r2, r5
 8014e48:	f000 fb04 	bl	8015454 <memmove>
 8014e4c:	6823      	ldr	r3, [r4, #0]
 8014e4e:	442b      	add	r3, r5
 8014e50:	6023      	str	r3, [r4, #0]
 8014e52:	4621      	mov	r1, r4
 8014e54:	4630      	mov	r0, r6
 8014e56:	f7ff feed 	bl	8014c34 <_fflush_r>
 8014e5a:	2800      	cmp	r0, #0
 8014e5c:	d167      	bne.n	8014f2e <__sfvwrite_r+0x166>
 8014e5e:	1b7f      	subs	r7, r7, r5
 8014e60:	f040 80f9 	bne.w	8015056 <__sfvwrite_r+0x28e>
 8014e64:	4621      	mov	r1, r4
 8014e66:	4630      	mov	r0, r6
 8014e68:	f7ff fee4 	bl	8014c34 <_fflush_r>
 8014e6c:	2800      	cmp	r0, #0
 8014e6e:	d15e      	bne.n	8014f2e <__sfvwrite_r+0x166>
 8014e70:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8014e74:	1b5b      	subs	r3, r3, r5
 8014e76:	44aa      	add	sl, r5
 8014e78:	ebab 0b05 	sub.w	fp, fp, r5
 8014e7c:	f8c9 3008 	str.w	r3, [r9, #8]
 8014e80:	2b00      	cmp	r3, #0
 8014e82:	d1c0      	bne.n	8014e06 <__sfvwrite_r+0x3e>
 8014e84:	e7a7      	b.n	8014dd6 <__sfvwrite_r+0xe>
 8014e86:	4621      	mov	r1, r4
 8014e88:	4630      	mov	r0, r6
 8014e8a:	f000 fa13 	bl	80152b4 <__swsetup_r>
 8014e8e:	2800      	cmp	r0, #0
 8014e90:	d0ab      	beq.n	8014dea <__sfvwrite_r+0x22>
 8014e92:	f04f 30ff 	mov.w	r0, #4294967295
 8014e96:	e79f      	b.n	8014dd8 <__sfvwrite_r+0x10>
 8014e98:	e9d8 a500 	ldrd	sl, r5, [r8]
 8014e9c:	f108 0808 	add.w	r8, r8, #8
 8014ea0:	f8d4 b024 	ldr.w	fp, [r4, #36]	@ 0x24
 8014ea4:	69e1      	ldr	r1, [r4, #28]
 8014ea6:	2d00      	cmp	r5, #0
 8014ea8:	d0f6      	beq.n	8014e98 <__sfvwrite_r+0xd0>
 8014eaa:	42bd      	cmp	r5, r7
 8014eac:	462b      	mov	r3, r5
 8014eae:	4652      	mov	r2, sl
 8014eb0:	bf28      	it	cs
 8014eb2:	463b      	movcs	r3, r7
 8014eb4:	4630      	mov	r0, r6
 8014eb6:	47d8      	blx	fp
 8014eb8:	2800      	cmp	r0, #0
 8014eba:	dd38      	ble.n	8014f2e <__sfvwrite_r+0x166>
 8014ebc:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8014ec0:	1a1b      	subs	r3, r3, r0
 8014ec2:	4482      	add	sl, r0
 8014ec4:	1a2d      	subs	r5, r5, r0
 8014ec6:	f8c9 3008 	str.w	r3, [r9, #8]
 8014eca:	2b00      	cmp	r3, #0
 8014ecc:	d1e8      	bne.n	8014ea0 <__sfvwrite_r+0xd8>
 8014ece:	e782      	b.n	8014dd6 <__sfvwrite_r+0xe>
 8014ed0:	f04f 0a00 	mov.w	sl, #0
 8014ed4:	4f61      	ldr	r7, [pc, #388]	@ (801505c <__sfvwrite_r+0x294>)
 8014ed6:	4655      	mov	r5, sl
 8014ed8:	e7e2      	b.n	8014ea0 <__sfvwrite_r+0xd8>
 8014eda:	e9d8 7a00 	ldrd	r7, sl, [r8]
 8014ede:	f108 0808 	add.w	r8, r8, #8
 8014ee2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014ee6:	6820      	ldr	r0, [r4, #0]
 8014ee8:	68a2      	ldr	r2, [r4, #8]
 8014eea:	f1ba 0f00 	cmp.w	sl, #0
 8014eee:	d0f4      	beq.n	8014eda <__sfvwrite_r+0x112>
 8014ef0:	0599      	lsls	r1, r3, #22
 8014ef2:	d563      	bpl.n	8014fbc <__sfvwrite_r+0x1f4>
 8014ef4:	4552      	cmp	r2, sl
 8014ef6:	d836      	bhi.n	8014f66 <__sfvwrite_r+0x19e>
 8014ef8:	f413 6f90 	tst.w	r3, #1152	@ 0x480
 8014efc:	d033      	beq.n	8014f66 <__sfvwrite_r+0x19e>
 8014efe:	6921      	ldr	r1, [r4, #16]
 8014f00:	6965      	ldr	r5, [r4, #20]
 8014f02:	eba0 0b01 	sub.w	fp, r0, r1
 8014f06:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8014f0a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8014f0e:	f10b 0201 	add.w	r2, fp, #1
 8014f12:	106d      	asrs	r5, r5, #1
 8014f14:	4452      	add	r2, sl
 8014f16:	4295      	cmp	r5, r2
 8014f18:	bf38      	it	cc
 8014f1a:	4615      	movcc	r5, r2
 8014f1c:	055b      	lsls	r3, r3, #21
 8014f1e:	d53d      	bpl.n	8014f9c <__sfvwrite_r+0x1d4>
 8014f20:	4629      	mov	r1, r5
 8014f22:	4630      	mov	r0, r6
 8014f24:	f001 faf2 	bl	801650c <_malloc_r>
 8014f28:	b948      	cbnz	r0, 8014f3e <__sfvwrite_r+0x176>
 8014f2a:	230c      	movs	r3, #12
 8014f2c:	6033      	str	r3, [r6, #0]
 8014f2e:	89a3      	ldrh	r3, [r4, #12]
 8014f30:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8014f34:	81a3      	strh	r3, [r4, #12]
 8014f36:	e7ac      	b.n	8014e92 <__sfvwrite_r+0xca>
 8014f38:	461f      	mov	r7, r3
 8014f3a:	469a      	mov	sl, r3
 8014f3c:	e7d1      	b.n	8014ee2 <__sfvwrite_r+0x11a>
 8014f3e:	465a      	mov	r2, fp
 8014f40:	6921      	ldr	r1, [r4, #16]
 8014f42:	9001      	str	r0, [sp, #4]
 8014f44:	f000 fb3a 	bl	80155bc <memcpy>
 8014f48:	89a2      	ldrh	r2, [r4, #12]
 8014f4a:	9b01      	ldr	r3, [sp, #4]
 8014f4c:	f422 6290 	bic.w	r2, r2, #1152	@ 0x480
 8014f50:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8014f54:	81a2      	strh	r2, [r4, #12]
 8014f56:	6123      	str	r3, [r4, #16]
 8014f58:	6165      	str	r5, [r4, #20]
 8014f5a:	445b      	add	r3, fp
 8014f5c:	eba5 050b 	sub.w	r5, r5, fp
 8014f60:	6023      	str	r3, [r4, #0]
 8014f62:	4652      	mov	r2, sl
 8014f64:	60a5      	str	r5, [r4, #8]
 8014f66:	4552      	cmp	r2, sl
 8014f68:	bf28      	it	cs
 8014f6a:	4652      	movcs	r2, sl
 8014f6c:	6820      	ldr	r0, [r4, #0]
 8014f6e:	9201      	str	r2, [sp, #4]
 8014f70:	4639      	mov	r1, r7
 8014f72:	f000 fa6f 	bl	8015454 <memmove>
 8014f76:	68a3      	ldr	r3, [r4, #8]
 8014f78:	9a01      	ldr	r2, [sp, #4]
 8014f7a:	1a9b      	subs	r3, r3, r2
 8014f7c:	60a3      	str	r3, [r4, #8]
 8014f7e:	6823      	ldr	r3, [r4, #0]
 8014f80:	4413      	add	r3, r2
 8014f82:	4655      	mov	r5, sl
 8014f84:	6023      	str	r3, [r4, #0]
 8014f86:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8014f8a:	1b5b      	subs	r3, r3, r5
 8014f8c:	442f      	add	r7, r5
 8014f8e:	ebaa 0a05 	sub.w	sl, sl, r5
 8014f92:	f8c9 3008 	str.w	r3, [r9, #8]
 8014f96:	2b00      	cmp	r3, #0
 8014f98:	d1a3      	bne.n	8014ee2 <__sfvwrite_r+0x11a>
 8014f9a:	e71c      	b.n	8014dd6 <__sfvwrite_r+0xe>
 8014f9c:	462a      	mov	r2, r5
 8014f9e:	4630      	mov	r0, r6
 8014fa0:	f002 f840 	bl	8017024 <_realloc_r>
 8014fa4:	4603      	mov	r3, r0
 8014fa6:	2800      	cmp	r0, #0
 8014fa8:	d1d5      	bne.n	8014f56 <__sfvwrite_r+0x18e>
 8014faa:	6921      	ldr	r1, [r4, #16]
 8014fac:	4630      	mov	r0, r6
 8014fae:	f001 f9ed 	bl	801638c <_free_r>
 8014fb2:	89a3      	ldrh	r3, [r4, #12]
 8014fb4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8014fb8:	81a3      	strh	r3, [r4, #12]
 8014fba:	e7b6      	b.n	8014f2a <__sfvwrite_r+0x162>
 8014fbc:	6923      	ldr	r3, [r4, #16]
 8014fbe:	4283      	cmp	r3, r0
 8014fc0:	d302      	bcc.n	8014fc8 <__sfvwrite_r+0x200>
 8014fc2:	6961      	ldr	r1, [r4, #20]
 8014fc4:	4551      	cmp	r1, sl
 8014fc6:	d915      	bls.n	8014ff4 <__sfvwrite_r+0x22c>
 8014fc8:	4552      	cmp	r2, sl
 8014fca:	bf28      	it	cs
 8014fcc:	4652      	movcs	r2, sl
 8014fce:	4639      	mov	r1, r7
 8014fd0:	4615      	mov	r5, r2
 8014fd2:	f000 fa3f 	bl	8015454 <memmove>
 8014fd6:	68a3      	ldr	r3, [r4, #8]
 8014fd8:	6822      	ldr	r2, [r4, #0]
 8014fda:	1b5b      	subs	r3, r3, r5
 8014fdc:	442a      	add	r2, r5
 8014fde:	60a3      	str	r3, [r4, #8]
 8014fe0:	6022      	str	r2, [r4, #0]
 8014fe2:	2b00      	cmp	r3, #0
 8014fe4:	d1cf      	bne.n	8014f86 <__sfvwrite_r+0x1be>
 8014fe6:	4621      	mov	r1, r4
 8014fe8:	4630      	mov	r0, r6
 8014fea:	f7ff fe23 	bl	8014c34 <_fflush_r>
 8014fee:	2800      	cmp	r0, #0
 8014ff0:	d0c9      	beq.n	8014f86 <__sfvwrite_r+0x1be>
 8014ff2:	e79c      	b.n	8014f2e <__sfvwrite_r+0x166>
 8014ff4:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 8014ff8:	4553      	cmp	r3, sl
 8014ffa:	bf28      	it	cs
 8014ffc:	4653      	movcs	r3, sl
 8014ffe:	6a65      	ldr	r5, [r4, #36]	@ 0x24
 8015000:	fb93 f3f1 	sdiv	r3, r3, r1
 8015004:	463a      	mov	r2, r7
 8015006:	434b      	muls	r3, r1
 8015008:	4630      	mov	r0, r6
 801500a:	69e1      	ldr	r1, [r4, #28]
 801500c:	47a8      	blx	r5
 801500e:	1e05      	subs	r5, r0, #0
 8015010:	dcb9      	bgt.n	8014f86 <__sfvwrite_r+0x1be>
 8015012:	e78c      	b.n	8014f2e <__sfvwrite_r+0x166>
 8015014:	e9d8 ab00 	ldrd	sl, fp, [r8]
 8015018:	2000      	movs	r0, #0
 801501a:	f108 0808 	add.w	r8, r8, #8
 801501e:	e6f2      	b.n	8014e06 <__sfvwrite_r+0x3e>
 8015020:	f10b 0701 	add.w	r7, fp, #1
 8015024:	e6ff      	b.n	8014e26 <__sfvwrite_r+0x5e>
 8015026:	4293      	cmp	r3, r2
 8015028:	dc08      	bgt.n	801503c <__sfvwrite_r+0x274>
 801502a:	6a65      	ldr	r5, [r4, #36]	@ 0x24
 801502c:	69e1      	ldr	r1, [r4, #28]
 801502e:	4652      	mov	r2, sl
 8015030:	4630      	mov	r0, r6
 8015032:	47a8      	blx	r5
 8015034:	1e05      	subs	r5, r0, #0
 8015036:	f73f af12 	bgt.w	8014e5e <__sfvwrite_r+0x96>
 801503a:	e778      	b.n	8014f2e <__sfvwrite_r+0x166>
 801503c:	4651      	mov	r1, sl
 801503e:	9201      	str	r2, [sp, #4]
 8015040:	f000 fa08 	bl	8015454 <memmove>
 8015044:	9a01      	ldr	r2, [sp, #4]
 8015046:	68a3      	ldr	r3, [r4, #8]
 8015048:	1a9b      	subs	r3, r3, r2
 801504a:	60a3      	str	r3, [r4, #8]
 801504c:	6823      	ldr	r3, [r4, #0]
 801504e:	4413      	add	r3, r2
 8015050:	6023      	str	r3, [r4, #0]
 8015052:	4615      	mov	r5, r2
 8015054:	e703      	b.n	8014e5e <__sfvwrite_r+0x96>
 8015056:	2001      	movs	r0, #1
 8015058:	e70a      	b.n	8014e70 <__sfvwrite_r+0xa8>
 801505a:	bf00      	nop
 801505c:	7ffffc00 	.word	0x7ffffc00

08015060 <_fwalk_sglue>:
 8015060:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8015064:	4607      	mov	r7, r0
 8015066:	4688      	mov	r8, r1
 8015068:	4614      	mov	r4, r2
 801506a:	2600      	movs	r6, #0
 801506c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8015070:	f1b9 0901 	subs.w	r9, r9, #1
 8015074:	d505      	bpl.n	8015082 <_fwalk_sglue+0x22>
 8015076:	6824      	ldr	r4, [r4, #0]
 8015078:	2c00      	cmp	r4, #0
 801507a:	d1f7      	bne.n	801506c <_fwalk_sglue+0xc>
 801507c:	4630      	mov	r0, r6
 801507e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8015082:	89ab      	ldrh	r3, [r5, #12]
 8015084:	2b01      	cmp	r3, #1
 8015086:	d907      	bls.n	8015098 <_fwalk_sglue+0x38>
 8015088:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801508c:	3301      	adds	r3, #1
 801508e:	d003      	beq.n	8015098 <_fwalk_sglue+0x38>
 8015090:	4629      	mov	r1, r5
 8015092:	4638      	mov	r0, r7
 8015094:	47c0      	blx	r8
 8015096:	4306      	orrs	r6, r0
 8015098:	3568      	adds	r5, #104	@ 0x68
 801509a:	e7e9      	b.n	8015070 <_fwalk_sglue+0x10>

0801509c <printf>:
 801509c:	b40f      	push	{r0, r1, r2, r3}
 801509e:	b507      	push	{r0, r1, r2, lr}
 80150a0:	4906      	ldr	r1, [pc, #24]	@ (80150bc <printf+0x20>)
 80150a2:	ab04      	add	r3, sp, #16
 80150a4:	6808      	ldr	r0, [r1, #0]
 80150a6:	f853 2b04 	ldr.w	r2, [r3], #4
 80150aa:	6881      	ldr	r1, [r0, #8]
 80150ac:	9301      	str	r3, [sp, #4]
 80150ae:	f7fd fdd3 	bl	8012c58 <_vfprintf_r>
 80150b2:	b003      	add	sp, #12
 80150b4:	f85d eb04 	ldr.w	lr, [sp], #4
 80150b8:	b004      	add	sp, #16
 80150ba:	4770      	bx	lr
 80150bc:	200003a0 	.word	0x200003a0

080150c0 <snprintf>:
 80150c0:	b40c      	push	{r2, r3}
 80150c2:	b530      	push	{r4, r5, lr}
 80150c4:	4b17      	ldr	r3, [pc, #92]	@ (8015124 <snprintf+0x64>)
 80150c6:	1e0c      	subs	r4, r1, #0
 80150c8:	681d      	ldr	r5, [r3, #0]
 80150ca:	b09d      	sub	sp, #116	@ 0x74
 80150cc:	da08      	bge.n	80150e0 <snprintf+0x20>
 80150ce:	238b      	movs	r3, #139	@ 0x8b
 80150d0:	602b      	str	r3, [r5, #0]
 80150d2:	f04f 30ff 	mov.w	r0, #4294967295
 80150d6:	b01d      	add	sp, #116	@ 0x74
 80150d8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80150dc:	b002      	add	sp, #8
 80150de:	4770      	bx	lr
 80150e0:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80150e4:	f8ad 3014 	strh.w	r3, [sp, #20]
 80150e8:	bf14      	ite	ne
 80150ea:	f104 33ff 	addne.w	r3, r4, #4294967295
 80150ee:	4623      	moveq	r3, r4
 80150f0:	9304      	str	r3, [sp, #16]
 80150f2:	9307      	str	r3, [sp, #28]
 80150f4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80150f8:	9002      	str	r0, [sp, #8]
 80150fa:	9006      	str	r0, [sp, #24]
 80150fc:	f8ad 3016 	strh.w	r3, [sp, #22]
 8015100:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8015102:	ab21      	add	r3, sp, #132	@ 0x84
 8015104:	a902      	add	r1, sp, #8
 8015106:	4628      	mov	r0, r5
 8015108:	9301      	str	r3, [sp, #4]
 801510a:	f002 f959 	bl	80173c0 <_svfprintf_r>
 801510e:	1c43      	adds	r3, r0, #1
 8015110:	bfbc      	itt	lt
 8015112:	238b      	movlt	r3, #139	@ 0x8b
 8015114:	602b      	strlt	r3, [r5, #0]
 8015116:	2c00      	cmp	r4, #0
 8015118:	d0dd      	beq.n	80150d6 <snprintf+0x16>
 801511a:	9b02      	ldr	r3, [sp, #8]
 801511c:	2200      	movs	r2, #0
 801511e:	701a      	strb	r2, [r3, #0]
 8015120:	e7d9      	b.n	80150d6 <snprintf+0x16>
 8015122:	bf00      	nop
 8015124:	200003a0 	.word	0x200003a0

08015128 <__sread>:
 8015128:	b510      	push	{r4, lr}
 801512a:	460c      	mov	r4, r1
 801512c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015130:	f000 f9f2 	bl	8015518 <_read_r>
 8015134:	2800      	cmp	r0, #0
 8015136:	bfab      	itete	ge
 8015138:	6d23      	ldrge	r3, [r4, #80]	@ 0x50
 801513a:	89a3      	ldrhlt	r3, [r4, #12]
 801513c:	181b      	addge	r3, r3, r0
 801513e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8015142:	bfac      	ite	ge
 8015144:	6523      	strge	r3, [r4, #80]	@ 0x50
 8015146:	81a3      	strhlt	r3, [r4, #12]
 8015148:	bd10      	pop	{r4, pc}

0801514a <__swrite>:
 801514a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801514e:	461f      	mov	r7, r3
 8015150:	898b      	ldrh	r3, [r1, #12]
 8015152:	05db      	lsls	r3, r3, #23
 8015154:	4605      	mov	r5, r0
 8015156:	460c      	mov	r4, r1
 8015158:	4616      	mov	r6, r2
 801515a:	d505      	bpl.n	8015168 <__swrite+0x1e>
 801515c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015160:	2302      	movs	r3, #2
 8015162:	2200      	movs	r2, #0
 8015164:	f000 f9c6 	bl	80154f4 <_lseek_r>
 8015168:	89a3      	ldrh	r3, [r4, #12]
 801516a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801516e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8015172:	81a3      	strh	r3, [r4, #12]
 8015174:	4632      	mov	r2, r6
 8015176:	463b      	mov	r3, r7
 8015178:	4628      	mov	r0, r5
 801517a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801517e:	f000 b9dd 	b.w	801553c <_write_r>

08015182 <__sseek>:
 8015182:	b510      	push	{r4, lr}
 8015184:	460c      	mov	r4, r1
 8015186:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801518a:	f000 f9b3 	bl	80154f4 <_lseek_r>
 801518e:	1c43      	adds	r3, r0, #1
 8015190:	89a3      	ldrh	r3, [r4, #12]
 8015192:	bf15      	itete	ne
 8015194:	6520      	strne	r0, [r4, #80]	@ 0x50
 8015196:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 801519a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 801519e:	81a3      	strheq	r3, [r4, #12]
 80151a0:	bf18      	it	ne
 80151a2:	81a3      	strhne	r3, [r4, #12]
 80151a4:	bd10      	pop	{r4, pc}

080151a6 <__sclose>:
 80151a6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80151aa:	f000 b993 	b.w	80154d4 <_close_r>

080151ae <_vsnprintf_r>:
 80151ae:	b530      	push	{r4, r5, lr}
 80151b0:	4614      	mov	r4, r2
 80151b2:	2c00      	cmp	r4, #0
 80151b4:	b09b      	sub	sp, #108	@ 0x6c
 80151b6:	4605      	mov	r5, r0
 80151b8:	461a      	mov	r2, r3
 80151ba:	da05      	bge.n	80151c8 <_vsnprintf_r+0x1a>
 80151bc:	238b      	movs	r3, #139	@ 0x8b
 80151be:	6003      	str	r3, [r0, #0]
 80151c0:	f04f 30ff 	mov.w	r0, #4294967295
 80151c4:	b01b      	add	sp, #108	@ 0x6c
 80151c6:	bd30      	pop	{r4, r5, pc}
 80151c8:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80151cc:	f8ad 300c 	strh.w	r3, [sp, #12]
 80151d0:	bf14      	ite	ne
 80151d2:	f104 33ff 	addne.w	r3, r4, #4294967295
 80151d6:	4623      	moveq	r3, r4
 80151d8:	9302      	str	r3, [sp, #8]
 80151da:	9305      	str	r3, [sp, #20]
 80151dc:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80151e0:	9100      	str	r1, [sp, #0]
 80151e2:	9104      	str	r1, [sp, #16]
 80151e4:	f8ad 300e 	strh.w	r3, [sp, #14]
 80151e8:	4669      	mov	r1, sp
 80151ea:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 80151ec:	f002 f8e8 	bl	80173c0 <_svfprintf_r>
 80151f0:	1c43      	adds	r3, r0, #1
 80151f2:	bfbc      	itt	lt
 80151f4:	238b      	movlt	r3, #139	@ 0x8b
 80151f6:	602b      	strlt	r3, [r5, #0]
 80151f8:	2c00      	cmp	r4, #0
 80151fa:	d0e3      	beq.n	80151c4 <_vsnprintf_r+0x16>
 80151fc:	9b00      	ldr	r3, [sp, #0]
 80151fe:	2200      	movs	r2, #0
 8015200:	701a      	strb	r2, [r3, #0]
 8015202:	e7df      	b.n	80151c4 <_vsnprintf_r+0x16>

08015204 <vsnprintf>:
 8015204:	b507      	push	{r0, r1, r2, lr}
 8015206:	9300      	str	r3, [sp, #0]
 8015208:	4613      	mov	r3, r2
 801520a:	460a      	mov	r2, r1
 801520c:	4601      	mov	r1, r0
 801520e:	4803      	ldr	r0, [pc, #12]	@ (801521c <vsnprintf+0x18>)
 8015210:	6800      	ldr	r0, [r0, #0]
 8015212:	f7ff ffcc 	bl	80151ae <_vsnprintf_r>
 8015216:	b003      	add	sp, #12
 8015218:	f85d fb04 	ldr.w	pc, [sp], #4
 801521c:	200003a0 	.word	0x200003a0

08015220 <__swbuf_r>:
 8015220:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015222:	460e      	mov	r6, r1
 8015224:	4614      	mov	r4, r2
 8015226:	4605      	mov	r5, r0
 8015228:	b118      	cbz	r0, 8015232 <__swbuf_r+0x12>
 801522a:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 801522c:	b90b      	cbnz	r3, 8015232 <__swbuf_r+0x12>
 801522e:	f7ff fdb3 	bl	8014d98 <__sinit>
 8015232:	69a3      	ldr	r3, [r4, #24]
 8015234:	60a3      	str	r3, [r4, #8]
 8015236:	89a3      	ldrh	r3, [r4, #12]
 8015238:	0719      	lsls	r1, r3, #28
 801523a:	d501      	bpl.n	8015240 <__swbuf_r+0x20>
 801523c:	6923      	ldr	r3, [r4, #16]
 801523e:	b943      	cbnz	r3, 8015252 <__swbuf_r+0x32>
 8015240:	4621      	mov	r1, r4
 8015242:	4628      	mov	r0, r5
 8015244:	f000 f836 	bl	80152b4 <__swsetup_r>
 8015248:	b118      	cbz	r0, 8015252 <__swbuf_r+0x32>
 801524a:	f04f 37ff 	mov.w	r7, #4294967295
 801524e:	4638      	mov	r0, r7
 8015250:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8015252:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8015256:	b2f6      	uxtb	r6, r6
 8015258:	049a      	lsls	r2, r3, #18
 801525a:	4637      	mov	r7, r6
 801525c:	d406      	bmi.n	801526c <__swbuf_r+0x4c>
 801525e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8015262:	81a3      	strh	r3, [r4, #12]
 8015264:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8015266:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 801526a:	6663      	str	r3, [r4, #100]	@ 0x64
 801526c:	6823      	ldr	r3, [r4, #0]
 801526e:	6922      	ldr	r2, [r4, #16]
 8015270:	1a98      	subs	r0, r3, r2
 8015272:	6963      	ldr	r3, [r4, #20]
 8015274:	4283      	cmp	r3, r0
 8015276:	dc05      	bgt.n	8015284 <__swbuf_r+0x64>
 8015278:	4621      	mov	r1, r4
 801527a:	4628      	mov	r0, r5
 801527c:	f7ff fcda 	bl	8014c34 <_fflush_r>
 8015280:	2800      	cmp	r0, #0
 8015282:	d1e2      	bne.n	801524a <__swbuf_r+0x2a>
 8015284:	68a3      	ldr	r3, [r4, #8]
 8015286:	3b01      	subs	r3, #1
 8015288:	60a3      	str	r3, [r4, #8]
 801528a:	6823      	ldr	r3, [r4, #0]
 801528c:	1c5a      	adds	r2, r3, #1
 801528e:	6022      	str	r2, [r4, #0]
 8015290:	701e      	strb	r6, [r3, #0]
 8015292:	6962      	ldr	r2, [r4, #20]
 8015294:	1c43      	adds	r3, r0, #1
 8015296:	429a      	cmp	r2, r3
 8015298:	d004      	beq.n	80152a4 <__swbuf_r+0x84>
 801529a:	89a3      	ldrh	r3, [r4, #12]
 801529c:	07db      	lsls	r3, r3, #31
 801529e:	d5d6      	bpl.n	801524e <__swbuf_r+0x2e>
 80152a0:	2e0a      	cmp	r6, #10
 80152a2:	d1d4      	bne.n	801524e <__swbuf_r+0x2e>
 80152a4:	4621      	mov	r1, r4
 80152a6:	4628      	mov	r0, r5
 80152a8:	f7ff fcc4 	bl	8014c34 <_fflush_r>
 80152ac:	2800      	cmp	r0, #0
 80152ae:	d0ce      	beq.n	801524e <__swbuf_r+0x2e>
 80152b0:	e7cb      	b.n	801524a <__swbuf_r+0x2a>
	...

080152b4 <__swsetup_r>:
 80152b4:	b538      	push	{r3, r4, r5, lr}
 80152b6:	4b29      	ldr	r3, [pc, #164]	@ (801535c <__swsetup_r+0xa8>)
 80152b8:	4605      	mov	r5, r0
 80152ba:	6818      	ldr	r0, [r3, #0]
 80152bc:	460c      	mov	r4, r1
 80152be:	b118      	cbz	r0, 80152c8 <__swsetup_r+0x14>
 80152c0:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 80152c2:	b90b      	cbnz	r3, 80152c8 <__swsetup_r+0x14>
 80152c4:	f7ff fd68 	bl	8014d98 <__sinit>
 80152c8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80152cc:	0719      	lsls	r1, r3, #28
 80152ce:	d422      	bmi.n	8015316 <__swsetup_r+0x62>
 80152d0:	06da      	lsls	r2, r3, #27
 80152d2:	d407      	bmi.n	80152e4 <__swsetup_r+0x30>
 80152d4:	2209      	movs	r2, #9
 80152d6:	602a      	str	r2, [r5, #0]
 80152d8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80152dc:	81a3      	strh	r3, [r4, #12]
 80152de:	f04f 30ff 	mov.w	r0, #4294967295
 80152e2:	e033      	b.n	801534c <__swsetup_r+0x98>
 80152e4:	0758      	lsls	r0, r3, #29
 80152e6:	d512      	bpl.n	801530e <__swsetup_r+0x5a>
 80152e8:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80152ea:	b141      	cbz	r1, 80152fe <__swsetup_r+0x4a>
 80152ec:	f104 0340 	add.w	r3, r4, #64	@ 0x40
 80152f0:	4299      	cmp	r1, r3
 80152f2:	d002      	beq.n	80152fa <__swsetup_r+0x46>
 80152f4:	4628      	mov	r0, r5
 80152f6:	f001 f849 	bl	801638c <_free_r>
 80152fa:	2300      	movs	r3, #0
 80152fc:	6323      	str	r3, [r4, #48]	@ 0x30
 80152fe:	89a3      	ldrh	r3, [r4, #12]
 8015300:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8015304:	81a3      	strh	r3, [r4, #12]
 8015306:	2300      	movs	r3, #0
 8015308:	6063      	str	r3, [r4, #4]
 801530a:	6923      	ldr	r3, [r4, #16]
 801530c:	6023      	str	r3, [r4, #0]
 801530e:	89a3      	ldrh	r3, [r4, #12]
 8015310:	f043 0308 	orr.w	r3, r3, #8
 8015314:	81a3      	strh	r3, [r4, #12]
 8015316:	6923      	ldr	r3, [r4, #16]
 8015318:	b94b      	cbnz	r3, 801532e <__swsetup_r+0x7a>
 801531a:	89a3      	ldrh	r3, [r4, #12]
 801531c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8015320:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8015324:	d003      	beq.n	801532e <__swsetup_r+0x7a>
 8015326:	4621      	mov	r1, r4
 8015328:	4628      	mov	r0, r5
 801532a:	f003 faa4 	bl	8018876 <__smakebuf_r>
 801532e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8015332:	f013 0201 	ands.w	r2, r3, #1
 8015336:	d00a      	beq.n	801534e <__swsetup_r+0x9a>
 8015338:	2200      	movs	r2, #0
 801533a:	60a2      	str	r2, [r4, #8]
 801533c:	6962      	ldr	r2, [r4, #20]
 801533e:	4252      	negs	r2, r2
 8015340:	61a2      	str	r2, [r4, #24]
 8015342:	6922      	ldr	r2, [r4, #16]
 8015344:	b942      	cbnz	r2, 8015358 <__swsetup_r+0xa4>
 8015346:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 801534a:	d1c5      	bne.n	80152d8 <__swsetup_r+0x24>
 801534c:	bd38      	pop	{r3, r4, r5, pc}
 801534e:	0799      	lsls	r1, r3, #30
 8015350:	bf58      	it	pl
 8015352:	6962      	ldrpl	r2, [r4, #20]
 8015354:	60a2      	str	r2, [r4, #8]
 8015356:	e7f4      	b.n	8015342 <__swsetup_r+0x8e>
 8015358:	2000      	movs	r0, #0
 801535a:	e7f7      	b.n	801534c <__swsetup_r+0x98>
 801535c:	200003a0 	.word	0x200003a0

08015360 <__fputwc>:
 8015360:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8015364:	4680      	mov	r8, r0
 8015366:	460f      	mov	r7, r1
 8015368:	4614      	mov	r4, r2
 801536a:	f000 f8a9 	bl	80154c0 <__locale_mb_cur_max>
 801536e:	2801      	cmp	r0, #1
 8015370:	4605      	mov	r5, r0
 8015372:	d11b      	bne.n	80153ac <__fputwc+0x4c>
 8015374:	1e7b      	subs	r3, r7, #1
 8015376:	2bfe      	cmp	r3, #254	@ 0xfe
 8015378:	d818      	bhi.n	80153ac <__fputwc+0x4c>
 801537a:	f88d 7004 	strb.w	r7, [sp, #4]
 801537e:	2600      	movs	r6, #0
 8015380:	f10d 0904 	add.w	r9, sp, #4
 8015384:	42ae      	cmp	r6, r5
 8015386:	d021      	beq.n	80153cc <__fputwc+0x6c>
 8015388:	68a3      	ldr	r3, [r4, #8]
 801538a:	f816 1009 	ldrb.w	r1, [r6, r9]
 801538e:	3b01      	subs	r3, #1
 8015390:	2b00      	cmp	r3, #0
 8015392:	60a3      	str	r3, [r4, #8]
 8015394:	da04      	bge.n	80153a0 <__fputwc+0x40>
 8015396:	69a2      	ldr	r2, [r4, #24]
 8015398:	4293      	cmp	r3, r2
 801539a:	db1b      	blt.n	80153d4 <__fputwc+0x74>
 801539c:	290a      	cmp	r1, #10
 801539e:	d019      	beq.n	80153d4 <__fputwc+0x74>
 80153a0:	6823      	ldr	r3, [r4, #0]
 80153a2:	1c5a      	adds	r2, r3, #1
 80153a4:	6022      	str	r2, [r4, #0]
 80153a6:	7019      	strb	r1, [r3, #0]
 80153a8:	3601      	adds	r6, #1
 80153aa:	e7eb      	b.n	8015384 <__fputwc+0x24>
 80153ac:	f104 035c 	add.w	r3, r4, #92	@ 0x5c
 80153b0:	463a      	mov	r2, r7
 80153b2:	a901      	add	r1, sp, #4
 80153b4:	4640      	mov	r0, r8
 80153b6:	f001 ffeb 	bl	8017390 <_wcrtomb_r>
 80153ba:	1c43      	adds	r3, r0, #1
 80153bc:	4605      	mov	r5, r0
 80153be:	d1de      	bne.n	801537e <__fputwc+0x1e>
 80153c0:	89a3      	ldrh	r3, [r4, #12]
 80153c2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80153c6:	81a3      	strh	r3, [r4, #12]
 80153c8:	f04f 37ff 	mov.w	r7, #4294967295
 80153cc:	4638      	mov	r0, r7
 80153ce:	b003      	add	sp, #12
 80153d0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80153d4:	4622      	mov	r2, r4
 80153d6:	4640      	mov	r0, r8
 80153d8:	f7ff ff22 	bl	8015220 <__swbuf_r>
 80153dc:	3001      	adds	r0, #1
 80153de:	d1e3      	bne.n	80153a8 <__fputwc+0x48>
 80153e0:	e7f2      	b.n	80153c8 <__fputwc+0x68>

080153e2 <_fputwc_r>:
 80153e2:	6e53      	ldr	r3, [r2, #100]	@ 0x64
 80153e4:	07db      	lsls	r3, r3, #31
 80153e6:	b570      	push	{r4, r5, r6, lr}
 80153e8:	4605      	mov	r5, r0
 80153ea:	460e      	mov	r6, r1
 80153ec:	4614      	mov	r4, r2
 80153ee:	d405      	bmi.n	80153fc <_fputwc_r+0x1a>
 80153f0:	8993      	ldrh	r3, [r2, #12]
 80153f2:	0598      	lsls	r0, r3, #22
 80153f4:	d402      	bmi.n	80153fc <_fputwc_r+0x1a>
 80153f6:	6d90      	ldr	r0, [r2, #88]	@ 0x58
 80153f8:	f000 f8de 	bl	80155b8 <__retarget_lock_acquire_recursive>
 80153fc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8015400:	0499      	lsls	r1, r3, #18
 8015402:	d406      	bmi.n	8015412 <_fputwc_r+0x30>
 8015404:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8015408:	81a3      	strh	r3, [r4, #12]
 801540a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801540c:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8015410:	6663      	str	r3, [r4, #100]	@ 0x64
 8015412:	4622      	mov	r2, r4
 8015414:	4628      	mov	r0, r5
 8015416:	4631      	mov	r1, r6
 8015418:	f7ff ffa2 	bl	8015360 <__fputwc>
 801541c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801541e:	07da      	lsls	r2, r3, #31
 8015420:	4605      	mov	r5, r0
 8015422:	d405      	bmi.n	8015430 <_fputwc_r+0x4e>
 8015424:	89a3      	ldrh	r3, [r4, #12]
 8015426:	059b      	lsls	r3, r3, #22
 8015428:	d402      	bmi.n	8015430 <_fputwc_r+0x4e>
 801542a:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801542c:	f000 f8c5 	bl	80155ba <__retarget_lock_release_recursive>
 8015430:	4628      	mov	r0, r5
 8015432:	bd70      	pop	{r4, r5, r6, pc}

08015434 <memcmp>:
 8015434:	b510      	push	{r4, lr}
 8015436:	3901      	subs	r1, #1
 8015438:	4402      	add	r2, r0
 801543a:	4290      	cmp	r0, r2
 801543c:	d101      	bne.n	8015442 <memcmp+0xe>
 801543e:	2000      	movs	r0, #0
 8015440:	e005      	b.n	801544e <memcmp+0x1a>
 8015442:	7803      	ldrb	r3, [r0, #0]
 8015444:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8015448:	42a3      	cmp	r3, r4
 801544a:	d001      	beq.n	8015450 <memcmp+0x1c>
 801544c:	1b18      	subs	r0, r3, r4
 801544e:	bd10      	pop	{r4, pc}
 8015450:	3001      	adds	r0, #1
 8015452:	e7f2      	b.n	801543a <memcmp+0x6>

08015454 <memmove>:
 8015454:	4288      	cmp	r0, r1
 8015456:	b510      	push	{r4, lr}
 8015458:	eb01 0402 	add.w	r4, r1, r2
 801545c:	d902      	bls.n	8015464 <memmove+0x10>
 801545e:	4284      	cmp	r4, r0
 8015460:	4623      	mov	r3, r4
 8015462:	d807      	bhi.n	8015474 <memmove+0x20>
 8015464:	1e43      	subs	r3, r0, #1
 8015466:	42a1      	cmp	r1, r4
 8015468:	d008      	beq.n	801547c <memmove+0x28>
 801546a:	f811 2b01 	ldrb.w	r2, [r1], #1
 801546e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8015472:	e7f8      	b.n	8015466 <memmove+0x12>
 8015474:	4402      	add	r2, r0
 8015476:	4601      	mov	r1, r0
 8015478:	428a      	cmp	r2, r1
 801547a:	d100      	bne.n	801547e <memmove+0x2a>
 801547c:	bd10      	pop	{r4, pc}
 801547e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8015482:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8015486:	e7f7      	b.n	8015478 <memmove+0x24>

08015488 <memset>:
 8015488:	4402      	add	r2, r0
 801548a:	4603      	mov	r3, r0
 801548c:	4293      	cmp	r3, r2
 801548e:	d100      	bne.n	8015492 <memset+0xa>
 8015490:	4770      	bx	lr
 8015492:	f803 1b01 	strb.w	r1, [r3], #1
 8015496:	e7f9      	b.n	801548c <memset+0x4>

08015498 <strncpy>:
 8015498:	b510      	push	{r4, lr}
 801549a:	3901      	subs	r1, #1
 801549c:	4603      	mov	r3, r0
 801549e:	b132      	cbz	r2, 80154ae <strncpy+0x16>
 80154a0:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80154a4:	f803 4b01 	strb.w	r4, [r3], #1
 80154a8:	3a01      	subs	r2, #1
 80154aa:	2c00      	cmp	r4, #0
 80154ac:	d1f7      	bne.n	801549e <strncpy+0x6>
 80154ae:	441a      	add	r2, r3
 80154b0:	2100      	movs	r1, #0
 80154b2:	4293      	cmp	r3, r2
 80154b4:	d100      	bne.n	80154b8 <strncpy+0x20>
 80154b6:	bd10      	pop	{r4, pc}
 80154b8:	f803 1b01 	strb.w	r1, [r3], #1
 80154bc:	e7f9      	b.n	80154b2 <strncpy+0x1a>
	...

080154c0 <__locale_mb_cur_max>:
 80154c0:	4b01      	ldr	r3, [pc, #4]	@ (80154c8 <__locale_mb_cur_max+0x8>)
 80154c2:	f893 0128 	ldrb.w	r0, [r3, #296]	@ 0x128
 80154c6:	4770      	bx	lr
 80154c8:	20000234 	.word	0x20000234

080154cc <_localeconv_r>:
 80154cc:	4800      	ldr	r0, [pc, #0]	@ (80154d0 <_localeconv_r+0x4>)
 80154ce:	4770      	bx	lr
 80154d0:	20000324 	.word	0x20000324

080154d4 <_close_r>:
 80154d4:	b538      	push	{r3, r4, r5, lr}
 80154d6:	4d06      	ldr	r5, [pc, #24]	@ (80154f0 <_close_r+0x1c>)
 80154d8:	2300      	movs	r3, #0
 80154da:	4604      	mov	r4, r0
 80154dc:	4608      	mov	r0, r1
 80154de:	602b      	str	r3, [r5, #0]
 80154e0:	f7ed fe34 	bl	800314c <_close>
 80154e4:	1c43      	adds	r3, r0, #1
 80154e6:	d102      	bne.n	80154ee <_close_r+0x1a>
 80154e8:	682b      	ldr	r3, [r5, #0]
 80154ea:	b103      	cbz	r3, 80154ee <_close_r+0x1a>
 80154ec:	6023      	str	r3, [r4, #0]
 80154ee:	bd38      	pop	{r3, r4, r5, pc}
 80154f0:	20001878 	.word	0x20001878

080154f4 <_lseek_r>:
 80154f4:	b538      	push	{r3, r4, r5, lr}
 80154f6:	4d07      	ldr	r5, [pc, #28]	@ (8015514 <_lseek_r+0x20>)
 80154f8:	4604      	mov	r4, r0
 80154fa:	4608      	mov	r0, r1
 80154fc:	4611      	mov	r1, r2
 80154fe:	2200      	movs	r2, #0
 8015500:	602a      	str	r2, [r5, #0]
 8015502:	461a      	mov	r2, r3
 8015504:	f7ed fe49 	bl	800319a <_lseek>
 8015508:	1c43      	adds	r3, r0, #1
 801550a:	d102      	bne.n	8015512 <_lseek_r+0x1e>
 801550c:	682b      	ldr	r3, [r5, #0]
 801550e:	b103      	cbz	r3, 8015512 <_lseek_r+0x1e>
 8015510:	6023      	str	r3, [r4, #0]
 8015512:	bd38      	pop	{r3, r4, r5, pc}
 8015514:	20001878 	.word	0x20001878

08015518 <_read_r>:
 8015518:	b538      	push	{r3, r4, r5, lr}
 801551a:	4d07      	ldr	r5, [pc, #28]	@ (8015538 <_read_r+0x20>)
 801551c:	4604      	mov	r4, r0
 801551e:	4608      	mov	r0, r1
 8015520:	4611      	mov	r1, r2
 8015522:	2200      	movs	r2, #0
 8015524:	602a      	str	r2, [r5, #0]
 8015526:	461a      	mov	r2, r3
 8015528:	f7ed fdf3 	bl	8003112 <_read>
 801552c:	1c43      	adds	r3, r0, #1
 801552e:	d102      	bne.n	8015536 <_read_r+0x1e>
 8015530:	682b      	ldr	r3, [r5, #0]
 8015532:	b103      	cbz	r3, 8015536 <_read_r+0x1e>
 8015534:	6023      	str	r3, [r4, #0]
 8015536:	bd38      	pop	{r3, r4, r5, pc}
 8015538:	20001878 	.word	0x20001878

0801553c <_write_r>:
 801553c:	b538      	push	{r3, r4, r5, lr}
 801553e:	4d07      	ldr	r5, [pc, #28]	@ (801555c <_write_r+0x20>)
 8015540:	4604      	mov	r4, r0
 8015542:	4608      	mov	r0, r1
 8015544:	4611      	mov	r1, r2
 8015546:	2200      	movs	r2, #0
 8015548:	602a      	str	r2, [r5, #0]
 801554a:	461a      	mov	r2, r3
 801554c:	f7ec f800 	bl	8001550 <_write>
 8015550:	1c43      	adds	r3, r0, #1
 8015552:	d102      	bne.n	801555a <_write_r+0x1e>
 8015554:	682b      	ldr	r3, [r5, #0]
 8015556:	b103      	cbz	r3, 801555a <_write_r+0x1e>
 8015558:	6023      	str	r3, [r4, #0]
 801555a:	bd38      	pop	{r3, r4, r5, pc}
 801555c:	20001878 	.word	0x20001878

08015560 <__errno>:
 8015560:	4b01      	ldr	r3, [pc, #4]	@ (8015568 <__errno+0x8>)
 8015562:	6818      	ldr	r0, [r3, #0]
 8015564:	4770      	bx	lr
 8015566:	bf00      	nop
 8015568:	200003a0 	.word	0x200003a0

0801556c <__libc_init_array>:
 801556c:	b570      	push	{r4, r5, r6, lr}
 801556e:	4d0d      	ldr	r5, [pc, #52]	@ (80155a4 <__libc_init_array+0x38>)
 8015570:	4c0d      	ldr	r4, [pc, #52]	@ (80155a8 <__libc_init_array+0x3c>)
 8015572:	1b64      	subs	r4, r4, r5
 8015574:	10a4      	asrs	r4, r4, #2
 8015576:	2600      	movs	r6, #0
 8015578:	42a6      	cmp	r6, r4
 801557a:	d109      	bne.n	8015590 <__libc_init_array+0x24>
 801557c:	4d0b      	ldr	r5, [pc, #44]	@ (80155ac <__libc_init_array+0x40>)
 801557e:	4c0c      	ldr	r4, [pc, #48]	@ (80155b0 <__libc_init_array+0x44>)
 8015580:	f004 f8de 	bl	8019740 <_init>
 8015584:	1b64      	subs	r4, r4, r5
 8015586:	10a4      	asrs	r4, r4, #2
 8015588:	2600      	movs	r6, #0
 801558a:	42a6      	cmp	r6, r4
 801558c:	d105      	bne.n	801559a <__libc_init_array+0x2e>
 801558e:	bd70      	pop	{r4, r5, r6, pc}
 8015590:	f855 3b04 	ldr.w	r3, [r5], #4
 8015594:	4798      	blx	r3
 8015596:	3601      	adds	r6, #1
 8015598:	e7ee      	b.n	8015578 <__libc_init_array+0xc>
 801559a:	f855 3b04 	ldr.w	r3, [r5], #4
 801559e:	4798      	blx	r3
 80155a0:	3601      	adds	r6, #1
 80155a2:	e7f2      	b.n	801558a <__libc_init_array+0x1e>
 80155a4:	0801f02c 	.word	0x0801f02c
 80155a8:	0801f02c 	.word	0x0801f02c
 80155ac:	0801f02c 	.word	0x0801f02c
 80155b0:	0801f034 	.word	0x0801f034

080155b4 <__retarget_lock_init_recursive>:
 80155b4:	4770      	bx	lr

080155b6 <__retarget_lock_close_recursive>:
 80155b6:	4770      	bx	lr

080155b8 <__retarget_lock_acquire_recursive>:
 80155b8:	4770      	bx	lr

080155ba <__retarget_lock_release_recursive>:
 80155ba:	4770      	bx	lr

080155bc <memcpy>:
 80155bc:	440a      	add	r2, r1
 80155be:	4291      	cmp	r1, r2
 80155c0:	f100 33ff 	add.w	r3, r0, #4294967295
 80155c4:	d100      	bne.n	80155c8 <memcpy+0xc>
 80155c6:	4770      	bx	lr
 80155c8:	b510      	push	{r4, lr}
 80155ca:	f811 4b01 	ldrb.w	r4, [r1], #1
 80155ce:	f803 4f01 	strb.w	r4, [r3, #1]!
 80155d2:	4291      	cmp	r1, r2
 80155d4:	d1f9      	bne.n	80155ca <memcpy+0xe>
 80155d6:	bd10      	pop	{r4, pc}

080155d8 <frexp>:
 80155d8:	b570      	push	{r4, r5, r6, lr}
 80155da:	2100      	movs	r1, #0
 80155dc:	ec55 4b10 	vmov	r4, r5, d0
 80155e0:	6001      	str	r1, [r0, #0]
 80155e2:	4915      	ldr	r1, [pc, #84]	@ (8015638 <frexp+0x60>)
 80155e4:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 80155e8:	428a      	cmp	r2, r1
 80155ea:	4606      	mov	r6, r0
 80155ec:	462b      	mov	r3, r5
 80155ee:	d820      	bhi.n	8015632 <frexp+0x5a>
 80155f0:	4621      	mov	r1, r4
 80155f2:	4311      	orrs	r1, r2
 80155f4:	d01d      	beq.n	8015632 <frexp+0x5a>
 80155f6:	4911      	ldr	r1, [pc, #68]	@ (801563c <frexp+0x64>)
 80155f8:	4029      	ands	r1, r5
 80155fa:	b961      	cbnz	r1, 8015616 <frexp+0x3e>
 80155fc:	4b10      	ldr	r3, [pc, #64]	@ (8015640 <frexp+0x68>)
 80155fe:	2200      	movs	r2, #0
 8015600:	4620      	mov	r0, r4
 8015602:	4629      	mov	r1, r5
 8015604:	f7eb f818 	bl	8000638 <__aeabi_dmul>
 8015608:	460b      	mov	r3, r1
 801560a:	f021 4200 	bic.w	r2, r1, #2147483648	@ 0x80000000
 801560e:	f06f 0135 	mvn.w	r1, #53	@ 0x35
 8015612:	4604      	mov	r4, r0
 8015614:	6031      	str	r1, [r6, #0]
 8015616:	6831      	ldr	r1, [r6, #0]
 8015618:	1512      	asrs	r2, r2, #20
 801561a:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 801561e:	f2a2 32fe 	subw	r2, r2, #1022	@ 0x3fe
 8015622:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8015626:	4411      	add	r1, r2
 8015628:	f043 557f 	orr.w	r5, r3, #1069547520	@ 0x3fc00000
 801562c:	6031      	str	r1, [r6, #0]
 801562e:	f445 1500 	orr.w	r5, r5, #2097152	@ 0x200000
 8015632:	ec45 4b10 	vmov	d0, r4, r5
 8015636:	bd70      	pop	{r4, r5, r6, pc}
 8015638:	7fefffff 	.word	0x7fefffff
 801563c:	7ff00000 	.word	0x7ff00000
 8015640:	43500000 	.word	0x43500000

08015644 <register_fini>:
 8015644:	4b02      	ldr	r3, [pc, #8]	@ (8015650 <register_fini+0xc>)
 8015646:	b113      	cbz	r3, 801564e <register_fini+0xa>
 8015648:	4802      	ldr	r0, [pc, #8]	@ (8015654 <register_fini+0x10>)
 801564a:	f000 b80c 	b.w	8015666 <atexit>
 801564e:	4770      	bx	lr
 8015650:	00000000 	.word	0x00000000
 8015654:	080189dd 	.word	0x080189dd

08015658 <abort>:
 8015658:	b508      	push	{r3, lr}
 801565a:	2006      	movs	r0, #6
 801565c:	f003 f970 	bl	8018940 <raise>
 8015660:	2001      	movs	r0, #1
 8015662:	f7ed fd4b 	bl	80030fc <_exit>

08015666 <atexit>:
 8015666:	2300      	movs	r3, #0
 8015668:	4601      	mov	r1, r0
 801566a:	461a      	mov	r2, r3
 801566c:	4618      	mov	r0, r3
 801566e:	f003 b9d5 	b.w	8018a1c <__register_exitproc>

08015672 <quorem>:
 8015672:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015676:	6903      	ldr	r3, [r0, #16]
 8015678:	690c      	ldr	r4, [r1, #16]
 801567a:	42a3      	cmp	r3, r4
 801567c:	4607      	mov	r7, r0
 801567e:	db7e      	blt.n	801577e <quorem+0x10c>
 8015680:	3c01      	subs	r4, #1
 8015682:	f101 0814 	add.w	r8, r1, #20
 8015686:	00a3      	lsls	r3, r4, #2
 8015688:	f100 0514 	add.w	r5, r0, #20
 801568c:	9300      	str	r3, [sp, #0]
 801568e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8015692:	9301      	str	r3, [sp, #4]
 8015694:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8015698:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801569c:	3301      	adds	r3, #1
 801569e:	429a      	cmp	r2, r3
 80156a0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80156a4:	fbb2 f6f3 	udiv	r6, r2, r3
 80156a8:	d32e      	bcc.n	8015708 <quorem+0x96>
 80156aa:	f04f 0a00 	mov.w	sl, #0
 80156ae:	46c4      	mov	ip, r8
 80156b0:	46ae      	mov	lr, r5
 80156b2:	46d3      	mov	fp, sl
 80156b4:	f85c 3b04 	ldr.w	r3, [ip], #4
 80156b8:	b298      	uxth	r0, r3
 80156ba:	fb06 a000 	mla	r0, r6, r0, sl
 80156be:	0c02      	lsrs	r2, r0, #16
 80156c0:	0c1b      	lsrs	r3, r3, #16
 80156c2:	fb06 2303 	mla	r3, r6, r3, r2
 80156c6:	f8de 2000 	ldr.w	r2, [lr]
 80156ca:	b280      	uxth	r0, r0
 80156cc:	b292      	uxth	r2, r2
 80156ce:	1a12      	subs	r2, r2, r0
 80156d0:	445a      	add	r2, fp
 80156d2:	f8de 0000 	ldr.w	r0, [lr]
 80156d6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80156da:	b29b      	uxth	r3, r3
 80156dc:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80156e0:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80156e4:	b292      	uxth	r2, r2
 80156e6:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80156ea:	45e1      	cmp	r9, ip
 80156ec:	f84e 2b04 	str.w	r2, [lr], #4
 80156f0:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80156f4:	d2de      	bcs.n	80156b4 <quorem+0x42>
 80156f6:	9b00      	ldr	r3, [sp, #0]
 80156f8:	58eb      	ldr	r3, [r5, r3]
 80156fa:	b92b      	cbnz	r3, 8015708 <quorem+0x96>
 80156fc:	9b01      	ldr	r3, [sp, #4]
 80156fe:	3b04      	subs	r3, #4
 8015700:	429d      	cmp	r5, r3
 8015702:	461a      	mov	r2, r3
 8015704:	d32f      	bcc.n	8015766 <quorem+0xf4>
 8015706:	613c      	str	r4, [r7, #16]
 8015708:	4638      	mov	r0, r7
 801570a:	f001 fb83 	bl	8016e14 <__mcmp>
 801570e:	2800      	cmp	r0, #0
 8015710:	db25      	blt.n	801575e <quorem+0xec>
 8015712:	4629      	mov	r1, r5
 8015714:	2000      	movs	r0, #0
 8015716:	f858 2b04 	ldr.w	r2, [r8], #4
 801571a:	f8d1 c000 	ldr.w	ip, [r1]
 801571e:	fa1f fe82 	uxth.w	lr, r2
 8015722:	fa1f f38c 	uxth.w	r3, ip
 8015726:	eba3 030e 	sub.w	r3, r3, lr
 801572a:	4403      	add	r3, r0
 801572c:	0c12      	lsrs	r2, r2, #16
 801572e:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8015732:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8015736:	b29b      	uxth	r3, r3
 8015738:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801573c:	45c1      	cmp	r9, r8
 801573e:	f841 3b04 	str.w	r3, [r1], #4
 8015742:	ea4f 4022 	mov.w	r0, r2, asr #16
 8015746:	d2e6      	bcs.n	8015716 <quorem+0xa4>
 8015748:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801574c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8015750:	b922      	cbnz	r2, 801575c <quorem+0xea>
 8015752:	3b04      	subs	r3, #4
 8015754:	429d      	cmp	r5, r3
 8015756:	461a      	mov	r2, r3
 8015758:	d30b      	bcc.n	8015772 <quorem+0x100>
 801575a:	613c      	str	r4, [r7, #16]
 801575c:	3601      	adds	r6, #1
 801575e:	4630      	mov	r0, r6
 8015760:	b003      	add	sp, #12
 8015762:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015766:	6812      	ldr	r2, [r2, #0]
 8015768:	3b04      	subs	r3, #4
 801576a:	2a00      	cmp	r2, #0
 801576c:	d1cb      	bne.n	8015706 <quorem+0x94>
 801576e:	3c01      	subs	r4, #1
 8015770:	e7c6      	b.n	8015700 <quorem+0x8e>
 8015772:	6812      	ldr	r2, [r2, #0]
 8015774:	3b04      	subs	r3, #4
 8015776:	2a00      	cmp	r2, #0
 8015778:	d1ef      	bne.n	801575a <quorem+0xe8>
 801577a:	3c01      	subs	r4, #1
 801577c:	e7ea      	b.n	8015754 <quorem+0xe2>
 801577e:	2000      	movs	r0, #0
 8015780:	e7ee      	b.n	8015760 <quorem+0xee>
 8015782:	0000      	movs	r0, r0
 8015784:	0000      	movs	r0, r0
	...

08015788 <_dtoa_r>:
 8015788:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801578c:	b099      	sub	sp, #100	@ 0x64
 801578e:	ed8d 0b02 	vstr	d0, [sp, #8]
 8015792:	9109      	str	r1, [sp, #36]	@ 0x24
 8015794:	6b81      	ldr	r1, [r0, #56]	@ 0x38
 8015796:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8015798:	920e      	str	r2, [sp, #56]	@ 0x38
 801579a:	ec55 4b10 	vmov	r4, r5, d0
 801579e:	4683      	mov	fp, r0
 80157a0:	9313      	str	r3, [sp, #76]	@ 0x4c
 80157a2:	b149      	cbz	r1, 80157b8 <_dtoa_r+0x30>
 80157a4:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80157a6:	604a      	str	r2, [r1, #4]
 80157a8:	2301      	movs	r3, #1
 80157aa:	4093      	lsls	r3, r2
 80157ac:	608b      	str	r3, [r1, #8]
 80157ae:	f001 f92a 	bl	8016a06 <_Bfree>
 80157b2:	2300      	movs	r3, #0
 80157b4:	f8cb 3038 	str.w	r3, [fp, #56]	@ 0x38
 80157b8:	1e2b      	subs	r3, r5, #0
 80157ba:	bfb9      	ittee	lt
 80157bc:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80157c0:	9303      	strlt	r3, [sp, #12]
 80157c2:	2300      	movge	r3, #0
 80157c4:	6033      	strge	r3, [r6, #0]
 80157c6:	9f03      	ldr	r7, [sp, #12]
 80157c8:	4b97      	ldr	r3, [pc, #604]	@ (8015a28 <_dtoa_r+0x2a0>)
 80157ca:	bfbc      	itt	lt
 80157cc:	2201      	movlt	r2, #1
 80157ce:	6032      	strlt	r2, [r6, #0]
 80157d0:	43bb      	bics	r3, r7
 80157d2:	d114      	bne.n	80157fe <_dtoa_r+0x76>
 80157d4:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80157d6:	f242 730f 	movw	r3, #9999	@ 0x270f
 80157da:	6013      	str	r3, [r2, #0]
 80157dc:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80157e0:	4323      	orrs	r3, r4
 80157e2:	f000 854c 	beq.w	801627e <_dtoa_r+0xaf6>
 80157e6:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80157e8:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8015a40 <_dtoa_r+0x2b8>
 80157ec:	b11b      	cbz	r3, 80157f6 <_dtoa_r+0x6e>
 80157ee:	f10a 0303 	add.w	r3, sl, #3
 80157f2:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 80157f4:	6013      	str	r3, [r2, #0]
 80157f6:	4650      	mov	r0, sl
 80157f8:	b019      	add	sp, #100	@ 0x64
 80157fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80157fe:	ed9d 7b02 	vldr	d7, [sp, #8]
 8015802:	2200      	movs	r2, #0
 8015804:	ec51 0b17 	vmov	r0, r1, d7
 8015808:	2300      	movs	r3, #0
 801580a:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 801580e:	f7eb f97b 	bl	8000b08 <__aeabi_dcmpeq>
 8015812:	4680      	mov	r8, r0
 8015814:	b150      	cbz	r0, 801582c <_dtoa_r+0xa4>
 8015816:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8015818:	2301      	movs	r3, #1
 801581a:	6013      	str	r3, [r2, #0]
 801581c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 801581e:	b113      	cbz	r3, 8015826 <_dtoa_r+0x9e>
 8015820:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8015822:	4b82      	ldr	r3, [pc, #520]	@ (8015a2c <_dtoa_r+0x2a4>)
 8015824:	6013      	str	r3, [r2, #0]
 8015826:	f8df a21c 	ldr.w	sl, [pc, #540]	@ 8015a44 <_dtoa_r+0x2bc>
 801582a:	e7e4      	b.n	80157f6 <_dtoa_r+0x6e>
 801582c:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8015830:	aa16      	add	r2, sp, #88	@ 0x58
 8015832:	a917      	add	r1, sp, #92	@ 0x5c
 8015834:	4658      	mov	r0, fp
 8015836:	f001 fb9d 	bl	8016f74 <__d2b>
 801583a:	f3c7 560a 	ubfx	r6, r7, #20, #11
 801583e:	4681      	mov	r9, r0
 8015840:	2e00      	cmp	r6, #0
 8015842:	d077      	beq.n	8015934 <_dtoa_r+0x1ac>
 8015844:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8015846:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 801584a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801584e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8015852:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8015856:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 801585a:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 801585e:	4619      	mov	r1, r3
 8015860:	2200      	movs	r2, #0
 8015862:	4b73      	ldr	r3, [pc, #460]	@ (8015a30 <_dtoa_r+0x2a8>)
 8015864:	f7ea fd30 	bl	80002c8 <__aeabi_dsub>
 8015868:	a369      	add	r3, pc, #420	@ (adr r3, 8015a10 <_dtoa_r+0x288>)
 801586a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801586e:	f7ea fee3 	bl	8000638 <__aeabi_dmul>
 8015872:	a369      	add	r3, pc, #420	@ (adr r3, 8015a18 <_dtoa_r+0x290>)
 8015874:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015878:	f7ea fd28 	bl	80002cc <__adddf3>
 801587c:	4604      	mov	r4, r0
 801587e:	4630      	mov	r0, r6
 8015880:	460d      	mov	r5, r1
 8015882:	f7ea fe6f 	bl	8000564 <__aeabi_i2d>
 8015886:	a366      	add	r3, pc, #408	@ (adr r3, 8015a20 <_dtoa_r+0x298>)
 8015888:	e9d3 2300 	ldrd	r2, r3, [r3]
 801588c:	f7ea fed4 	bl	8000638 <__aeabi_dmul>
 8015890:	4602      	mov	r2, r0
 8015892:	460b      	mov	r3, r1
 8015894:	4620      	mov	r0, r4
 8015896:	4629      	mov	r1, r5
 8015898:	f7ea fd18 	bl	80002cc <__adddf3>
 801589c:	4604      	mov	r4, r0
 801589e:	460d      	mov	r5, r1
 80158a0:	f7eb f97a 	bl	8000b98 <__aeabi_d2iz>
 80158a4:	2200      	movs	r2, #0
 80158a6:	4607      	mov	r7, r0
 80158a8:	2300      	movs	r3, #0
 80158aa:	4620      	mov	r0, r4
 80158ac:	4629      	mov	r1, r5
 80158ae:	f7eb f935 	bl	8000b1c <__aeabi_dcmplt>
 80158b2:	b140      	cbz	r0, 80158c6 <_dtoa_r+0x13e>
 80158b4:	4638      	mov	r0, r7
 80158b6:	f7ea fe55 	bl	8000564 <__aeabi_i2d>
 80158ba:	4622      	mov	r2, r4
 80158bc:	462b      	mov	r3, r5
 80158be:	f7eb f923 	bl	8000b08 <__aeabi_dcmpeq>
 80158c2:	b900      	cbnz	r0, 80158c6 <_dtoa_r+0x13e>
 80158c4:	3f01      	subs	r7, #1
 80158c6:	2f16      	cmp	r7, #22
 80158c8:	d851      	bhi.n	801596e <_dtoa_r+0x1e6>
 80158ca:	4b5a      	ldr	r3, [pc, #360]	@ (8015a34 <_dtoa_r+0x2ac>)
 80158cc:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80158d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80158d4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80158d8:	f7eb f920 	bl	8000b1c <__aeabi_dcmplt>
 80158dc:	2800      	cmp	r0, #0
 80158de:	d048      	beq.n	8015972 <_dtoa_r+0x1ea>
 80158e0:	3f01      	subs	r7, #1
 80158e2:	2300      	movs	r3, #0
 80158e4:	9312      	str	r3, [sp, #72]	@ 0x48
 80158e6:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80158e8:	1b9b      	subs	r3, r3, r6
 80158ea:	1e5a      	subs	r2, r3, #1
 80158ec:	bf44      	itt	mi
 80158ee:	f1c3 0801 	rsbmi	r8, r3, #1
 80158f2:	2300      	movmi	r3, #0
 80158f4:	9208      	str	r2, [sp, #32]
 80158f6:	bf54      	ite	pl
 80158f8:	f04f 0800 	movpl.w	r8, #0
 80158fc:	9308      	strmi	r3, [sp, #32]
 80158fe:	2f00      	cmp	r7, #0
 8015900:	db39      	blt.n	8015976 <_dtoa_r+0x1ee>
 8015902:	9b08      	ldr	r3, [sp, #32]
 8015904:	970f      	str	r7, [sp, #60]	@ 0x3c
 8015906:	443b      	add	r3, r7
 8015908:	9308      	str	r3, [sp, #32]
 801590a:	2300      	movs	r3, #0
 801590c:	930a      	str	r3, [sp, #40]	@ 0x28
 801590e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015910:	2b09      	cmp	r3, #9
 8015912:	d865      	bhi.n	80159e0 <_dtoa_r+0x258>
 8015914:	2b05      	cmp	r3, #5
 8015916:	bfc4      	itt	gt
 8015918:	3b04      	subgt	r3, #4
 801591a:	9309      	strgt	r3, [sp, #36]	@ 0x24
 801591c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801591e:	f1a3 0302 	sub.w	r3, r3, #2
 8015922:	bfcc      	ite	gt
 8015924:	2400      	movgt	r4, #0
 8015926:	2401      	movle	r4, #1
 8015928:	2b03      	cmp	r3, #3
 801592a:	d864      	bhi.n	80159f6 <_dtoa_r+0x26e>
 801592c:	e8df f003 	tbb	[pc, r3]
 8015930:	5635372a 	.word	0x5635372a
 8015934:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8015938:	441e      	add	r6, r3
 801593a:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 801593e:	2b20      	cmp	r3, #32
 8015940:	bfc1      	itttt	gt
 8015942:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8015946:	409f      	lslgt	r7, r3
 8015948:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 801594c:	fa24 f303 	lsrgt.w	r3, r4, r3
 8015950:	bfd6      	itet	le
 8015952:	f1c3 0320 	rsble	r3, r3, #32
 8015956:	ea47 0003 	orrgt.w	r0, r7, r3
 801595a:	fa04 f003 	lslle.w	r0, r4, r3
 801595e:	f7ea fdf1 	bl	8000544 <__aeabi_ui2d>
 8015962:	2201      	movs	r2, #1
 8015964:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8015968:	3e01      	subs	r6, #1
 801596a:	9214      	str	r2, [sp, #80]	@ 0x50
 801596c:	e777      	b.n	801585e <_dtoa_r+0xd6>
 801596e:	2301      	movs	r3, #1
 8015970:	e7b8      	b.n	80158e4 <_dtoa_r+0x15c>
 8015972:	9012      	str	r0, [sp, #72]	@ 0x48
 8015974:	e7b7      	b.n	80158e6 <_dtoa_r+0x15e>
 8015976:	427b      	negs	r3, r7
 8015978:	930a      	str	r3, [sp, #40]	@ 0x28
 801597a:	2300      	movs	r3, #0
 801597c:	eba8 0807 	sub.w	r8, r8, r7
 8015980:	930f      	str	r3, [sp, #60]	@ 0x3c
 8015982:	e7c4      	b.n	801590e <_dtoa_r+0x186>
 8015984:	2300      	movs	r3, #0
 8015986:	930b      	str	r3, [sp, #44]	@ 0x2c
 8015988:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801598a:	2b00      	cmp	r3, #0
 801598c:	dc36      	bgt.n	80159fc <_dtoa_r+0x274>
 801598e:	2301      	movs	r3, #1
 8015990:	9300      	str	r3, [sp, #0]
 8015992:	9307      	str	r3, [sp, #28]
 8015994:	461a      	mov	r2, r3
 8015996:	920e      	str	r2, [sp, #56]	@ 0x38
 8015998:	e00b      	b.n	80159b2 <_dtoa_r+0x22a>
 801599a:	2301      	movs	r3, #1
 801599c:	e7f3      	b.n	8015986 <_dtoa_r+0x1fe>
 801599e:	2300      	movs	r3, #0
 80159a0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80159a2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80159a4:	18fb      	adds	r3, r7, r3
 80159a6:	9300      	str	r3, [sp, #0]
 80159a8:	3301      	adds	r3, #1
 80159aa:	2b01      	cmp	r3, #1
 80159ac:	9307      	str	r3, [sp, #28]
 80159ae:	bfb8      	it	lt
 80159b0:	2301      	movlt	r3, #1
 80159b2:	2100      	movs	r1, #0
 80159b4:	2204      	movs	r2, #4
 80159b6:	f102 0014 	add.w	r0, r2, #20
 80159ba:	4298      	cmp	r0, r3
 80159bc:	d922      	bls.n	8015a04 <_dtoa_r+0x27c>
 80159be:	f8cb 103c 	str.w	r1, [fp, #60]	@ 0x3c
 80159c2:	4658      	mov	r0, fp
 80159c4:	f000 fffa 	bl	80169bc <_Balloc>
 80159c8:	4682      	mov	sl, r0
 80159ca:	2800      	cmp	r0, #0
 80159cc:	d13c      	bne.n	8015a48 <_dtoa_r+0x2c0>
 80159ce:	4b1a      	ldr	r3, [pc, #104]	@ (8015a38 <_dtoa_r+0x2b0>)
 80159d0:	4602      	mov	r2, r0
 80159d2:	f240 11af 	movw	r1, #431	@ 0x1af
 80159d6:	4819      	ldr	r0, [pc, #100]	@ (8015a3c <_dtoa_r+0x2b4>)
 80159d8:	f7fd f90e 	bl	8012bf8 <__assert_func>
 80159dc:	2301      	movs	r3, #1
 80159de:	e7df      	b.n	80159a0 <_dtoa_r+0x218>
 80159e0:	2401      	movs	r4, #1
 80159e2:	2300      	movs	r3, #0
 80159e4:	9309      	str	r3, [sp, #36]	@ 0x24
 80159e6:	940b      	str	r4, [sp, #44]	@ 0x2c
 80159e8:	f04f 33ff 	mov.w	r3, #4294967295
 80159ec:	9300      	str	r3, [sp, #0]
 80159ee:	9307      	str	r3, [sp, #28]
 80159f0:	2200      	movs	r2, #0
 80159f2:	2312      	movs	r3, #18
 80159f4:	e7cf      	b.n	8015996 <_dtoa_r+0x20e>
 80159f6:	2301      	movs	r3, #1
 80159f8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80159fa:	e7f5      	b.n	80159e8 <_dtoa_r+0x260>
 80159fc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80159fe:	9300      	str	r3, [sp, #0]
 8015a00:	9307      	str	r3, [sp, #28]
 8015a02:	e7d6      	b.n	80159b2 <_dtoa_r+0x22a>
 8015a04:	3101      	adds	r1, #1
 8015a06:	0052      	lsls	r2, r2, #1
 8015a08:	e7d5      	b.n	80159b6 <_dtoa_r+0x22e>
 8015a0a:	bf00      	nop
 8015a0c:	f3af 8000 	nop.w
 8015a10:	636f4361 	.word	0x636f4361
 8015a14:	3fd287a7 	.word	0x3fd287a7
 8015a18:	8b60c8b3 	.word	0x8b60c8b3
 8015a1c:	3fc68a28 	.word	0x3fc68a28
 8015a20:	509f79fb 	.word	0x509f79fb
 8015a24:	3fd34413 	.word	0x3fd34413
 8015a28:	7ff00000 	.word	0x7ff00000
 8015a2c:	0801e913 	.word	0x0801e913
 8015a30:	3ff80000 	.word	0x3ff80000
 8015a34:	0801ea68 	.word	0x0801ea68
 8015a38:	0801e96b 	.word	0x0801e96b
 8015a3c:	0801e97c 	.word	0x0801e97c
 8015a40:	0801e967 	.word	0x0801e967
 8015a44:	0801e912 	.word	0x0801e912
 8015a48:	9b07      	ldr	r3, [sp, #28]
 8015a4a:	f8cb 0038 	str.w	r0, [fp, #56]	@ 0x38
 8015a4e:	2b0e      	cmp	r3, #14
 8015a50:	f200 80a4 	bhi.w	8015b9c <_dtoa_r+0x414>
 8015a54:	2c00      	cmp	r4, #0
 8015a56:	f000 80a1 	beq.w	8015b9c <_dtoa_r+0x414>
 8015a5a:	2f00      	cmp	r7, #0
 8015a5c:	dd33      	ble.n	8015ac6 <_dtoa_r+0x33e>
 8015a5e:	4bae      	ldr	r3, [pc, #696]	@ (8015d18 <_dtoa_r+0x590>)
 8015a60:	f007 020f 	and.w	r2, r7, #15
 8015a64:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8015a68:	ed93 7b00 	vldr	d7, [r3]
 8015a6c:	05f8      	lsls	r0, r7, #23
 8015a6e:	ed8d 7b04 	vstr	d7, [sp, #16]
 8015a72:	ea4f 1427 	mov.w	r4, r7, asr #4
 8015a76:	d516      	bpl.n	8015aa6 <_dtoa_r+0x31e>
 8015a78:	4ba8      	ldr	r3, [pc, #672]	@ (8015d1c <_dtoa_r+0x594>)
 8015a7a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8015a7e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8015a82:	f7ea ff03 	bl	800088c <__aeabi_ddiv>
 8015a86:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8015a8a:	f004 040f 	and.w	r4, r4, #15
 8015a8e:	2603      	movs	r6, #3
 8015a90:	4da2      	ldr	r5, [pc, #648]	@ (8015d1c <_dtoa_r+0x594>)
 8015a92:	b954      	cbnz	r4, 8015aaa <_dtoa_r+0x322>
 8015a94:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8015a98:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8015a9c:	f7ea fef6 	bl	800088c <__aeabi_ddiv>
 8015aa0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8015aa4:	e028      	b.n	8015af8 <_dtoa_r+0x370>
 8015aa6:	2602      	movs	r6, #2
 8015aa8:	e7f2      	b.n	8015a90 <_dtoa_r+0x308>
 8015aaa:	07e1      	lsls	r1, r4, #31
 8015aac:	d508      	bpl.n	8015ac0 <_dtoa_r+0x338>
 8015aae:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8015ab2:	e9d5 2300 	ldrd	r2, r3, [r5]
 8015ab6:	f7ea fdbf 	bl	8000638 <__aeabi_dmul>
 8015aba:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8015abe:	3601      	adds	r6, #1
 8015ac0:	1064      	asrs	r4, r4, #1
 8015ac2:	3508      	adds	r5, #8
 8015ac4:	e7e5      	b.n	8015a92 <_dtoa_r+0x30a>
 8015ac6:	f000 80d2 	beq.w	8015c6e <_dtoa_r+0x4e6>
 8015aca:	427c      	negs	r4, r7
 8015acc:	4b92      	ldr	r3, [pc, #584]	@ (8015d18 <_dtoa_r+0x590>)
 8015ace:	4d93      	ldr	r5, [pc, #588]	@ (8015d1c <_dtoa_r+0x594>)
 8015ad0:	f004 020f 	and.w	r2, r4, #15
 8015ad4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8015ad8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015adc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8015ae0:	f7ea fdaa 	bl	8000638 <__aeabi_dmul>
 8015ae4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8015ae8:	1124      	asrs	r4, r4, #4
 8015aea:	2300      	movs	r3, #0
 8015aec:	2602      	movs	r6, #2
 8015aee:	2c00      	cmp	r4, #0
 8015af0:	f040 80b2 	bne.w	8015c58 <_dtoa_r+0x4d0>
 8015af4:	2b00      	cmp	r3, #0
 8015af6:	d1d3      	bne.n	8015aa0 <_dtoa_r+0x318>
 8015af8:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8015afa:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8015afe:	2b00      	cmp	r3, #0
 8015b00:	f000 80b7 	beq.w	8015c72 <_dtoa_r+0x4ea>
 8015b04:	4b86      	ldr	r3, [pc, #536]	@ (8015d20 <_dtoa_r+0x598>)
 8015b06:	2200      	movs	r2, #0
 8015b08:	4620      	mov	r0, r4
 8015b0a:	4629      	mov	r1, r5
 8015b0c:	f7eb f806 	bl	8000b1c <__aeabi_dcmplt>
 8015b10:	2800      	cmp	r0, #0
 8015b12:	f000 80ae 	beq.w	8015c72 <_dtoa_r+0x4ea>
 8015b16:	9b07      	ldr	r3, [sp, #28]
 8015b18:	2b00      	cmp	r3, #0
 8015b1a:	f000 80aa 	beq.w	8015c72 <_dtoa_r+0x4ea>
 8015b1e:	9b00      	ldr	r3, [sp, #0]
 8015b20:	2b00      	cmp	r3, #0
 8015b22:	dd37      	ble.n	8015b94 <_dtoa_r+0x40c>
 8015b24:	1e7b      	subs	r3, r7, #1
 8015b26:	9304      	str	r3, [sp, #16]
 8015b28:	4620      	mov	r0, r4
 8015b2a:	4b7e      	ldr	r3, [pc, #504]	@ (8015d24 <_dtoa_r+0x59c>)
 8015b2c:	2200      	movs	r2, #0
 8015b2e:	4629      	mov	r1, r5
 8015b30:	f7ea fd82 	bl	8000638 <__aeabi_dmul>
 8015b34:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8015b38:	9c00      	ldr	r4, [sp, #0]
 8015b3a:	3601      	adds	r6, #1
 8015b3c:	4630      	mov	r0, r6
 8015b3e:	f7ea fd11 	bl	8000564 <__aeabi_i2d>
 8015b42:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8015b46:	f7ea fd77 	bl	8000638 <__aeabi_dmul>
 8015b4a:	4b77      	ldr	r3, [pc, #476]	@ (8015d28 <_dtoa_r+0x5a0>)
 8015b4c:	2200      	movs	r2, #0
 8015b4e:	f7ea fbbd 	bl	80002cc <__adddf3>
 8015b52:	4605      	mov	r5, r0
 8015b54:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8015b58:	2c00      	cmp	r4, #0
 8015b5a:	f040 808d 	bne.w	8015c78 <_dtoa_r+0x4f0>
 8015b5e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8015b62:	4b72      	ldr	r3, [pc, #456]	@ (8015d2c <_dtoa_r+0x5a4>)
 8015b64:	2200      	movs	r2, #0
 8015b66:	f7ea fbaf 	bl	80002c8 <__aeabi_dsub>
 8015b6a:	4602      	mov	r2, r0
 8015b6c:	460b      	mov	r3, r1
 8015b6e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8015b72:	462a      	mov	r2, r5
 8015b74:	4633      	mov	r3, r6
 8015b76:	f7ea ffef 	bl	8000b58 <__aeabi_dcmpgt>
 8015b7a:	2800      	cmp	r0, #0
 8015b7c:	f040 828c 	bne.w	8016098 <_dtoa_r+0x910>
 8015b80:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8015b84:	462a      	mov	r2, r5
 8015b86:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8015b8a:	f7ea ffc7 	bl	8000b1c <__aeabi_dcmplt>
 8015b8e:	2800      	cmp	r0, #0
 8015b90:	f040 8129 	bne.w	8015de6 <_dtoa_r+0x65e>
 8015b94:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8015b98:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8015b9c:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8015b9e:	2b00      	cmp	r3, #0
 8015ba0:	f2c0 815b 	blt.w	8015e5a <_dtoa_r+0x6d2>
 8015ba4:	2f0e      	cmp	r7, #14
 8015ba6:	f300 8158 	bgt.w	8015e5a <_dtoa_r+0x6d2>
 8015baa:	4b5b      	ldr	r3, [pc, #364]	@ (8015d18 <_dtoa_r+0x590>)
 8015bac:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8015bb0:	ed93 7b00 	vldr	d7, [r3]
 8015bb4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8015bb6:	2b00      	cmp	r3, #0
 8015bb8:	ed8d 7b00 	vstr	d7, [sp]
 8015bbc:	da03      	bge.n	8015bc6 <_dtoa_r+0x43e>
 8015bbe:	9b07      	ldr	r3, [sp, #28]
 8015bc0:	2b00      	cmp	r3, #0
 8015bc2:	f340 8102 	ble.w	8015dca <_dtoa_r+0x642>
 8015bc6:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8015bca:	4656      	mov	r6, sl
 8015bcc:	e9dd 2300 	ldrd	r2, r3, [sp]
 8015bd0:	4620      	mov	r0, r4
 8015bd2:	4629      	mov	r1, r5
 8015bd4:	f7ea fe5a 	bl	800088c <__aeabi_ddiv>
 8015bd8:	f7ea ffde 	bl	8000b98 <__aeabi_d2iz>
 8015bdc:	4680      	mov	r8, r0
 8015bde:	f7ea fcc1 	bl	8000564 <__aeabi_i2d>
 8015be2:	e9dd 2300 	ldrd	r2, r3, [sp]
 8015be6:	f7ea fd27 	bl	8000638 <__aeabi_dmul>
 8015bea:	4602      	mov	r2, r0
 8015bec:	460b      	mov	r3, r1
 8015bee:	4620      	mov	r0, r4
 8015bf0:	4629      	mov	r1, r5
 8015bf2:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8015bf6:	f7ea fb67 	bl	80002c8 <__aeabi_dsub>
 8015bfa:	f806 4b01 	strb.w	r4, [r6], #1
 8015bfe:	9d07      	ldr	r5, [sp, #28]
 8015c00:	eba6 040a 	sub.w	r4, r6, sl
 8015c04:	42a5      	cmp	r5, r4
 8015c06:	4602      	mov	r2, r0
 8015c08:	460b      	mov	r3, r1
 8015c0a:	f040 8118 	bne.w	8015e3e <_dtoa_r+0x6b6>
 8015c0e:	f7ea fb5d 	bl	80002cc <__adddf3>
 8015c12:	e9dd 2300 	ldrd	r2, r3, [sp]
 8015c16:	4604      	mov	r4, r0
 8015c18:	460d      	mov	r5, r1
 8015c1a:	f7ea ff9d 	bl	8000b58 <__aeabi_dcmpgt>
 8015c1e:	2800      	cmp	r0, #0
 8015c20:	f040 80fa 	bne.w	8015e18 <_dtoa_r+0x690>
 8015c24:	e9dd 2300 	ldrd	r2, r3, [sp]
 8015c28:	4620      	mov	r0, r4
 8015c2a:	4629      	mov	r1, r5
 8015c2c:	f7ea ff6c 	bl	8000b08 <__aeabi_dcmpeq>
 8015c30:	b118      	cbz	r0, 8015c3a <_dtoa_r+0x4b2>
 8015c32:	f018 0f01 	tst.w	r8, #1
 8015c36:	f040 80ef 	bne.w	8015e18 <_dtoa_r+0x690>
 8015c3a:	4649      	mov	r1, r9
 8015c3c:	4658      	mov	r0, fp
 8015c3e:	f000 fee2 	bl	8016a06 <_Bfree>
 8015c42:	2300      	movs	r3, #0
 8015c44:	7033      	strb	r3, [r6, #0]
 8015c46:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8015c48:	3701      	adds	r7, #1
 8015c4a:	601f      	str	r7, [r3, #0]
 8015c4c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8015c4e:	2b00      	cmp	r3, #0
 8015c50:	f43f add1 	beq.w	80157f6 <_dtoa_r+0x6e>
 8015c54:	601e      	str	r6, [r3, #0]
 8015c56:	e5ce      	b.n	80157f6 <_dtoa_r+0x6e>
 8015c58:	07e2      	lsls	r2, r4, #31
 8015c5a:	d505      	bpl.n	8015c68 <_dtoa_r+0x4e0>
 8015c5c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8015c60:	f7ea fcea 	bl	8000638 <__aeabi_dmul>
 8015c64:	3601      	adds	r6, #1
 8015c66:	2301      	movs	r3, #1
 8015c68:	1064      	asrs	r4, r4, #1
 8015c6a:	3508      	adds	r5, #8
 8015c6c:	e73f      	b.n	8015aee <_dtoa_r+0x366>
 8015c6e:	2602      	movs	r6, #2
 8015c70:	e742      	b.n	8015af8 <_dtoa_r+0x370>
 8015c72:	9c07      	ldr	r4, [sp, #28]
 8015c74:	9704      	str	r7, [sp, #16]
 8015c76:	e761      	b.n	8015b3c <_dtoa_r+0x3b4>
 8015c78:	4b27      	ldr	r3, [pc, #156]	@ (8015d18 <_dtoa_r+0x590>)
 8015c7a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8015c7c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8015c80:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8015c84:	4454      	add	r4, sl
 8015c86:	2900      	cmp	r1, #0
 8015c88:	d054      	beq.n	8015d34 <_dtoa_r+0x5ac>
 8015c8a:	4929      	ldr	r1, [pc, #164]	@ (8015d30 <_dtoa_r+0x5a8>)
 8015c8c:	2000      	movs	r0, #0
 8015c8e:	f7ea fdfd 	bl	800088c <__aeabi_ddiv>
 8015c92:	4633      	mov	r3, r6
 8015c94:	462a      	mov	r2, r5
 8015c96:	f7ea fb17 	bl	80002c8 <__aeabi_dsub>
 8015c9a:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8015c9e:	4656      	mov	r6, sl
 8015ca0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8015ca4:	f7ea ff78 	bl	8000b98 <__aeabi_d2iz>
 8015ca8:	4605      	mov	r5, r0
 8015caa:	f7ea fc5b 	bl	8000564 <__aeabi_i2d>
 8015cae:	4602      	mov	r2, r0
 8015cb0:	460b      	mov	r3, r1
 8015cb2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8015cb6:	f7ea fb07 	bl	80002c8 <__aeabi_dsub>
 8015cba:	3530      	adds	r5, #48	@ 0x30
 8015cbc:	4602      	mov	r2, r0
 8015cbe:	460b      	mov	r3, r1
 8015cc0:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8015cc4:	f806 5b01 	strb.w	r5, [r6], #1
 8015cc8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8015ccc:	f7ea ff26 	bl	8000b1c <__aeabi_dcmplt>
 8015cd0:	2800      	cmp	r0, #0
 8015cd2:	d172      	bne.n	8015dba <_dtoa_r+0x632>
 8015cd4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8015cd8:	4911      	ldr	r1, [pc, #68]	@ (8015d20 <_dtoa_r+0x598>)
 8015cda:	2000      	movs	r0, #0
 8015cdc:	f7ea faf4 	bl	80002c8 <__aeabi_dsub>
 8015ce0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8015ce4:	f7ea ff1a 	bl	8000b1c <__aeabi_dcmplt>
 8015ce8:	2800      	cmp	r0, #0
 8015cea:	f040 8096 	bne.w	8015e1a <_dtoa_r+0x692>
 8015cee:	42a6      	cmp	r6, r4
 8015cf0:	f43f af50 	beq.w	8015b94 <_dtoa_r+0x40c>
 8015cf4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8015cf8:	4b0a      	ldr	r3, [pc, #40]	@ (8015d24 <_dtoa_r+0x59c>)
 8015cfa:	2200      	movs	r2, #0
 8015cfc:	f7ea fc9c 	bl	8000638 <__aeabi_dmul>
 8015d00:	4b08      	ldr	r3, [pc, #32]	@ (8015d24 <_dtoa_r+0x59c>)
 8015d02:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8015d06:	2200      	movs	r2, #0
 8015d08:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8015d0c:	f7ea fc94 	bl	8000638 <__aeabi_dmul>
 8015d10:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8015d14:	e7c4      	b.n	8015ca0 <_dtoa_r+0x518>
 8015d16:	bf00      	nop
 8015d18:	0801ea68 	.word	0x0801ea68
 8015d1c:	0801ea40 	.word	0x0801ea40
 8015d20:	3ff00000 	.word	0x3ff00000
 8015d24:	40240000 	.word	0x40240000
 8015d28:	401c0000 	.word	0x401c0000
 8015d2c:	40140000 	.word	0x40140000
 8015d30:	3fe00000 	.word	0x3fe00000
 8015d34:	4631      	mov	r1, r6
 8015d36:	4628      	mov	r0, r5
 8015d38:	f7ea fc7e 	bl	8000638 <__aeabi_dmul>
 8015d3c:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8015d40:	9415      	str	r4, [sp, #84]	@ 0x54
 8015d42:	4656      	mov	r6, sl
 8015d44:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8015d48:	f7ea ff26 	bl	8000b98 <__aeabi_d2iz>
 8015d4c:	4605      	mov	r5, r0
 8015d4e:	f7ea fc09 	bl	8000564 <__aeabi_i2d>
 8015d52:	4602      	mov	r2, r0
 8015d54:	460b      	mov	r3, r1
 8015d56:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8015d5a:	f7ea fab5 	bl	80002c8 <__aeabi_dsub>
 8015d5e:	3530      	adds	r5, #48	@ 0x30
 8015d60:	f806 5b01 	strb.w	r5, [r6], #1
 8015d64:	4602      	mov	r2, r0
 8015d66:	460b      	mov	r3, r1
 8015d68:	42a6      	cmp	r6, r4
 8015d6a:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8015d6e:	f04f 0200 	mov.w	r2, #0
 8015d72:	d124      	bne.n	8015dbe <_dtoa_r+0x636>
 8015d74:	4bac      	ldr	r3, [pc, #688]	@ (8016028 <_dtoa_r+0x8a0>)
 8015d76:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8015d7a:	f7ea faa7 	bl	80002cc <__adddf3>
 8015d7e:	4602      	mov	r2, r0
 8015d80:	460b      	mov	r3, r1
 8015d82:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8015d86:	f7ea fee7 	bl	8000b58 <__aeabi_dcmpgt>
 8015d8a:	2800      	cmp	r0, #0
 8015d8c:	d145      	bne.n	8015e1a <_dtoa_r+0x692>
 8015d8e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8015d92:	49a5      	ldr	r1, [pc, #660]	@ (8016028 <_dtoa_r+0x8a0>)
 8015d94:	2000      	movs	r0, #0
 8015d96:	f7ea fa97 	bl	80002c8 <__aeabi_dsub>
 8015d9a:	4602      	mov	r2, r0
 8015d9c:	460b      	mov	r3, r1
 8015d9e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8015da2:	f7ea febb 	bl	8000b1c <__aeabi_dcmplt>
 8015da6:	2800      	cmp	r0, #0
 8015da8:	f43f aef4 	beq.w	8015b94 <_dtoa_r+0x40c>
 8015dac:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8015dae:	1e73      	subs	r3, r6, #1
 8015db0:	9315      	str	r3, [sp, #84]	@ 0x54
 8015db2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8015db6:	2b30      	cmp	r3, #48	@ 0x30
 8015db8:	d0f8      	beq.n	8015dac <_dtoa_r+0x624>
 8015dba:	9f04      	ldr	r7, [sp, #16]
 8015dbc:	e73d      	b.n	8015c3a <_dtoa_r+0x4b2>
 8015dbe:	4b9b      	ldr	r3, [pc, #620]	@ (801602c <_dtoa_r+0x8a4>)
 8015dc0:	f7ea fc3a 	bl	8000638 <__aeabi_dmul>
 8015dc4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8015dc8:	e7bc      	b.n	8015d44 <_dtoa_r+0x5bc>
 8015dca:	d10c      	bne.n	8015de6 <_dtoa_r+0x65e>
 8015dcc:	4b98      	ldr	r3, [pc, #608]	@ (8016030 <_dtoa_r+0x8a8>)
 8015dce:	2200      	movs	r2, #0
 8015dd0:	e9dd 0100 	ldrd	r0, r1, [sp]
 8015dd4:	f7ea fc30 	bl	8000638 <__aeabi_dmul>
 8015dd8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8015ddc:	f7ea feb2 	bl	8000b44 <__aeabi_dcmpge>
 8015de0:	2800      	cmp	r0, #0
 8015de2:	f000 8157 	beq.w	8016094 <_dtoa_r+0x90c>
 8015de6:	2400      	movs	r4, #0
 8015de8:	4625      	mov	r5, r4
 8015dea:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8015dec:	43db      	mvns	r3, r3
 8015dee:	9304      	str	r3, [sp, #16]
 8015df0:	4656      	mov	r6, sl
 8015df2:	2700      	movs	r7, #0
 8015df4:	4621      	mov	r1, r4
 8015df6:	4658      	mov	r0, fp
 8015df8:	f000 fe05 	bl	8016a06 <_Bfree>
 8015dfc:	2d00      	cmp	r5, #0
 8015dfe:	d0dc      	beq.n	8015dba <_dtoa_r+0x632>
 8015e00:	b12f      	cbz	r7, 8015e0e <_dtoa_r+0x686>
 8015e02:	42af      	cmp	r7, r5
 8015e04:	d003      	beq.n	8015e0e <_dtoa_r+0x686>
 8015e06:	4639      	mov	r1, r7
 8015e08:	4658      	mov	r0, fp
 8015e0a:	f000 fdfc 	bl	8016a06 <_Bfree>
 8015e0e:	4629      	mov	r1, r5
 8015e10:	4658      	mov	r0, fp
 8015e12:	f000 fdf8 	bl	8016a06 <_Bfree>
 8015e16:	e7d0      	b.n	8015dba <_dtoa_r+0x632>
 8015e18:	9704      	str	r7, [sp, #16]
 8015e1a:	4633      	mov	r3, r6
 8015e1c:	461e      	mov	r6, r3
 8015e1e:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8015e22:	2a39      	cmp	r2, #57	@ 0x39
 8015e24:	d107      	bne.n	8015e36 <_dtoa_r+0x6ae>
 8015e26:	459a      	cmp	sl, r3
 8015e28:	d1f8      	bne.n	8015e1c <_dtoa_r+0x694>
 8015e2a:	9a04      	ldr	r2, [sp, #16]
 8015e2c:	3201      	adds	r2, #1
 8015e2e:	9204      	str	r2, [sp, #16]
 8015e30:	2230      	movs	r2, #48	@ 0x30
 8015e32:	f88a 2000 	strb.w	r2, [sl]
 8015e36:	781a      	ldrb	r2, [r3, #0]
 8015e38:	3201      	adds	r2, #1
 8015e3a:	701a      	strb	r2, [r3, #0]
 8015e3c:	e7bd      	b.n	8015dba <_dtoa_r+0x632>
 8015e3e:	4b7b      	ldr	r3, [pc, #492]	@ (801602c <_dtoa_r+0x8a4>)
 8015e40:	2200      	movs	r2, #0
 8015e42:	f7ea fbf9 	bl	8000638 <__aeabi_dmul>
 8015e46:	2200      	movs	r2, #0
 8015e48:	2300      	movs	r3, #0
 8015e4a:	4604      	mov	r4, r0
 8015e4c:	460d      	mov	r5, r1
 8015e4e:	f7ea fe5b 	bl	8000b08 <__aeabi_dcmpeq>
 8015e52:	2800      	cmp	r0, #0
 8015e54:	f43f aeba 	beq.w	8015bcc <_dtoa_r+0x444>
 8015e58:	e6ef      	b.n	8015c3a <_dtoa_r+0x4b2>
 8015e5a:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8015e5c:	2a00      	cmp	r2, #0
 8015e5e:	f000 80db 	beq.w	8016018 <_dtoa_r+0x890>
 8015e62:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8015e64:	2a01      	cmp	r2, #1
 8015e66:	f300 80bf 	bgt.w	8015fe8 <_dtoa_r+0x860>
 8015e6a:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8015e6c:	2a00      	cmp	r2, #0
 8015e6e:	f000 80b7 	beq.w	8015fe0 <_dtoa_r+0x858>
 8015e72:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8015e76:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8015e78:	4646      	mov	r6, r8
 8015e7a:	9a08      	ldr	r2, [sp, #32]
 8015e7c:	2101      	movs	r1, #1
 8015e7e:	441a      	add	r2, r3
 8015e80:	4658      	mov	r0, fp
 8015e82:	4498      	add	r8, r3
 8015e84:	9208      	str	r2, [sp, #32]
 8015e86:	f000 fe59 	bl	8016b3c <__i2b>
 8015e8a:	4605      	mov	r5, r0
 8015e8c:	b15e      	cbz	r6, 8015ea6 <_dtoa_r+0x71e>
 8015e8e:	9b08      	ldr	r3, [sp, #32]
 8015e90:	2b00      	cmp	r3, #0
 8015e92:	dd08      	ble.n	8015ea6 <_dtoa_r+0x71e>
 8015e94:	42b3      	cmp	r3, r6
 8015e96:	9a08      	ldr	r2, [sp, #32]
 8015e98:	bfa8      	it	ge
 8015e9a:	4633      	movge	r3, r6
 8015e9c:	eba8 0803 	sub.w	r8, r8, r3
 8015ea0:	1af6      	subs	r6, r6, r3
 8015ea2:	1ad3      	subs	r3, r2, r3
 8015ea4:	9308      	str	r3, [sp, #32]
 8015ea6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8015ea8:	b1f3      	cbz	r3, 8015ee8 <_dtoa_r+0x760>
 8015eaa:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8015eac:	2b00      	cmp	r3, #0
 8015eae:	f000 80b7 	beq.w	8016020 <_dtoa_r+0x898>
 8015eb2:	b18c      	cbz	r4, 8015ed8 <_dtoa_r+0x750>
 8015eb4:	4629      	mov	r1, r5
 8015eb6:	4622      	mov	r2, r4
 8015eb8:	4658      	mov	r0, fp
 8015eba:	f000 feff 	bl	8016cbc <__pow5mult>
 8015ebe:	464a      	mov	r2, r9
 8015ec0:	4601      	mov	r1, r0
 8015ec2:	4605      	mov	r5, r0
 8015ec4:	4658      	mov	r0, fp
 8015ec6:	f000 fe4f 	bl	8016b68 <__multiply>
 8015eca:	4649      	mov	r1, r9
 8015ecc:	9004      	str	r0, [sp, #16]
 8015ece:	4658      	mov	r0, fp
 8015ed0:	f000 fd99 	bl	8016a06 <_Bfree>
 8015ed4:	9b04      	ldr	r3, [sp, #16]
 8015ed6:	4699      	mov	r9, r3
 8015ed8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8015eda:	1b1a      	subs	r2, r3, r4
 8015edc:	d004      	beq.n	8015ee8 <_dtoa_r+0x760>
 8015ede:	4649      	mov	r1, r9
 8015ee0:	4658      	mov	r0, fp
 8015ee2:	f000 feeb 	bl	8016cbc <__pow5mult>
 8015ee6:	4681      	mov	r9, r0
 8015ee8:	2101      	movs	r1, #1
 8015eea:	4658      	mov	r0, fp
 8015eec:	f000 fe26 	bl	8016b3c <__i2b>
 8015ef0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8015ef2:	4604      	mov	r4, r0
 8015ef4:	2b00      	cmp	r3, #0
 8015ef6:	f000 81cc 	beq.w	8016292 <_dtoa_r+0xb0a>
 8015efa:	461a      	mov	r2, r3
 8015efc:	4601      	mov	r1, r0
 8015efe:	4658      	mov	r0, fp
 8015f00:	f000 fedc 	bl	8016cbc <__pow5mult>
 8015f04:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015f06:	2b01      	cmp	r3, #1
 8015f08:	4604      	mov	r4, r0
 8015f0a:	f300 8095 	bgt.w	8016038 <_dtoa_r+0x8b0>
 8015f0e:	9b02      	ldr	r3, [sp, #8]
 8015f10:	2b00      	cmp	r3, #0
 8015f12:	f040 8087 	bne.w	8016024 <_dtoa_r+0x89c>
 8015f16:	9b03      	ldr	r3, [sp, #12]
 8015f18:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8015f1c:	2b00      	cmp	r3, #0
 8015f1e:	f040 8089 	bne.w	8016034 <_dtoa_r+0x8ac>
 8015f22:	9b03      	ldr	r3, [sp, #12]
 8015f24:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8015f28:	0d1b      	lsrs	r3, r3, #20
 8015f2a:	051b      	lsls	r3, r3, #20
 8015f2c:	b12b      	cbz	r3, 8015f3a <_dtoa_r+0x7b2>
 8015f2e:	9b08      	ldr	r3, [sp, #32]
 8015f30:	3301      	adds	r3, #1
 8015f32:	9308      	str	r3, [sp, #32]
 8015f34:	f108 0801 	add.w	r8, r8, #1
 8015f38:	2301      	movs	r3, #1
 8015f3a:	930a      	str	r3, [sp, #40]	@ 0x28
 8015f3c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8015f3e:	2b00      	cmp	r3, #0
 8015f40:	f000 81ad 	beq.w	801629e <_dtoa_r+0xb16>
 8015f44:	6923      	ldr	r3, [r4, #16]
 8015f46:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8015f4a:	6918      	ldr	r0, [r3, #16]
 8015f4c:	f000 fdaa 	bl	8016aa4 <__hi0bits>
 8015f50:	f1c0 0020 	rsb	r0, r0, #32
 8015f54:	9b08      	ldr	r3, [sp, #32]
 8015f56:	4418      	add	r0, r3
 8015f58:	f010 001f 	ands.w	r0, r0, #31
 8015f5c:	d077      	beq.n	801604e <_dtoa_r+0x8c6>
 8015f5e:	f1c0 0320 	rsb	r3, r0, #32
 8015f62:	2b04      	cmp	r3, #4
 8015f64:	dd6b      	ble.n	801603e <_dtoa_r+0x8b6>
 8015f66:	9b08      	ldr	r3, [sp, #32]
 8015f68:	f1c0 001c 	rsb	r0, r0, #28
 8015f6c:	4403      	add	r3, r0
 8015f6e:	4480      	add	r8, r0
 8015f70:	4406      	add	r6, r0
 8015f72:	9308      	str	r3, [sp, #32]
 8015f74:	f1b8 0f00 	cmp.w	r8, #0
 8015f78:	dd05      	ble.n	8015f86 <_dtoa_r+0x7fe>
 8015f7a:	4649      	mov	r1, r9
 8015f7c:	4642      	mov	r2, r8
 8015f7e:	4658      	mov	r0, fp
 8015f80:	f000 fedc 	bl	8016d3c <__lshift>
 8015f84:	4681      	mov	r9, r0
 8015f86:	9b08      	ldr	r3, [sp, #32]
 8015f88:	2b00      	cmp	r3, #0
 8015f8a:	dd05      	ble.n	8015f98 <_dtoa_r+0x810>
 8015f8c:	4621      	mov	r1, r4
 8015f8e:	461a      	mov	r2, r3
 8015f90:	4658      	mov	r0, fp
 8015f92:	f000 fed3 	bl	8016d3c <__lshift>
 8015f96:	4604      	mov	r4, r0
 8015f98:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8015f9a:	2b00      	cmp	r3, #0
 8015f9c:	d059      	beq.n	8016052 <_dtoa_r+0x8ca>
 8015f9e:	4621      	mov	r1, r4
 8015fa0:	4648      	mov	r0, r9
 8015fa2:	f000 ff37 	bl	8016e14 <__mcmp>
 8015fa6:	2800      	cmp	r0, #0
 8015fa8:	da53      	bge.n	8016052 <_dtoa_r+0x8ca>
 8015faa:	1e7b      	subs	r3, r7, #1
 8015fac:	9304      	str	r3, [sp, #16]
 8015fae:	4649      	mov	r1, r9
 8015fb0:	2300      	movs	r3, #0
 8015fb2:	220a      	movs	r2, #10
 8015fb4:	4658      	mov	r0, fp
 8015fb6:	f000 fd2f 	bl	8016a18 <__multadd>
 8015fba:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8015fbc:	4681      	mov	r9, r0
 8015fbe:	2b00      	cmp	r3, #0
 8015fc0:	f000 816f 	beq.w	80162a2 <_dtoa_r+0xb1a>
 8015fc4:	2300      	movs	r3, #0
 8015fc6:	4629      	mov	r1, r5
 8015fc8:	220a      	movs	r2, #10
 8015fca:	4658      	mov	r0, fp
 8015fcc:	f000 fd24 	bl	8016a18 <__multadd>
 8015fd0:	9b00      	ldr	r3, [sp, #0]
 8015fd2:	2b00      	cmp	r3, #0
 8015fd4:	4605      	mov	r5, r0
 8015fd6:	dc67      	bgt.n	80160a8 <_dtoa_r+0x920>
 8015fd8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015fda:	2b02      	cmp	r3, #2
 8015fdc:	dc41      	bgt.n	8016062 <_dtoa_r+0x8da>
 8015fde:	e063      	b.n	80160a8 <_dtoa_r+0x920>
 8015fe0:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8015fe2:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8015fe6:	e746      	b.n	8015e76 <_dtoa_r+0x6ee>
 8015fe8:	9b07      	ldr	r3, [sp, #28]
 8015fea:	1e5c      	subs	r4, r3, #1
 8015fec:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8015fee:	42a3      	cmp	r3, r4
 8015ff0:	bfbf      	itttt	lt
 8015ff2:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8015ff4:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8015ff6:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8015ff8:	1ae3      	sublt	r3, r4, r3
 8015ffa:	bfb4      	ite	lt
 8015ffc:	18d2      	addlt	r2, r2, r3
 8015ffe:	1b1c      	subge	r4, r3, r4
 8016000:	9b07      	ldr	r3, [sp, #28]
 8016002:	bfbc      	itt	lt
 8016004:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8016006:	2400      	movlt	r4, #0
 8016008:	2b00      	cmp	r3, #0
 801600a:	bfb5      	itete	lt
 801600c:	eba8 0603 	sublt.w	r6, r8, r3
 8016010:	9b07      	ldrge	r3, [sp, #28]
 8016012:	2300      	movlt	r3, #0
 8016014:	4646      	movge	r6, r8
 8016016:	e730      	b.n	8015e7a <_dtoa_r+0x6f2>
 8016018:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 801601a:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 801601c:	4646      	mov	r6, r8
 801601e:	e735      	b.n	8015e8c <_dtoa_r+0x704>
 8016020:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8016022:	e75c      	b.n	8015ede <_dtoa_r+0x756>
 8016024:	2300      	movs	r3, #0
 8016026:	e788      	b.n	8015f3a <_dtoa_r+0x7b2>
 8016028:	3fe00000 	.word	0x3fe00000
 801602c:	40240000 	.word	0x40240000
 8016030:	40140000 	.word	0x40140000
 8016034:	9b02      	ldr	r3, [sp, #8]
 8016036:	e780      	b.n	8015f3a <_dtoa_r+0x7b2>
 8016038:	2300      	movs	r3, #0
 801603a:	930a      	str	r3, [sp, #40]	@ 0x28
 801603c:	e782      	b.n	8015f44 <_dtoa_r+0x7bc>
 801603e:	d099      	beq.n	8015f74 <_dtoa_r+0x7ec>
 8016040:	9a08      	ldr	r2, [sp, #32]
 8016042:	331c      	adds	r3, #28
 8016044:	441a      	add	r2, r3
 8016046:	4498      	add	r8, r3
 8016048:	441e      	add	r6, r3
 801604a:	9208      	str	r2, [sp, #32]
 801604c:	e792      	b.n	8015f74 <_dtoa_r+0x7ec>
 801604e:	4603      	mov	r3, r0
 8016050:	e7f6      	b.n	8016040 <_dtoa_r+0x8b8>
 8016052:	9b07      	ldr	r3, [sp, #28]
 8016054:	9704      	str	r7, [sp, #16]
 8016056:	2b00      	cmp	r3, #0
 8016058:	dc20      	bgt.n	801609c <_dtoa_r+0x914>
 801605a:	9300      	str	r3, [sp, #0]
 801605c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801605e:	2b02      	cmp	r3, #2
 8016060:	dd1e      	ble.n	80160a0 <_dtoa_r+0x918>
 8016062:	9b00      	ldr	r3, [sp, #0]
 8016064:	2b00      	cmp	r3, #0
 8016066:	f47f aec0 	bne.w	8015dea <_dtoa_r+0x662>
 801606a:	4621      	mov	r1, r4
 801606c:	2205      	movs	r2, #5
 801606e:	4658      	mov	r0, fp
 8016070:	f000 fcd2 	bl	8016a18 <__multadd>
 8016074:	4601      	mov	r1, r0
 8016076:	4604      	mov	r4, r0
 8016078:	4648      	mov	r0, r9
 801607a:	f000 fecb 	bl	8016e14 <__mcmp>
 801607e:	2800      	cmp	r0, #0
 8016080:	f77f aeb3 	ble.w	8015dea <_dtoa_r+0x662>
 8016084:	4656      	mov	r6, sl
 8016086:	2331      	movs	r3, #49	@ 0x31
 8016088:	f806 3b01 	strb.w	r3, [r6], #1
 801608c:	9b04      	ldr	r3, [sp, #16]
 801608e:	3301      	adds	r3, #1
 8016090:	9304      	str	r3, [sp, #16]
 8016092:	e6ae      	b.n	8015df2 <_dtoa_r+0x66a>
 8016094:	9c07      	ldr	r4, [sp, #28]
 8016096:	9704      	str	r7, [sp, #16]
 8016098:	4625      	mov	r5, r4
 801609a:	e7f3      	b.n	8016084 <_dtoa_r+0x8fc>
 801609c:	9b07      	ldr	r3, [sp, #28]
 801609e:	9300      	str	r3, [sp, #0]
 80160a0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80160a2:	2b00      	cmp	r3, #0
 80160a4:	f000 8101 	beq.w	80162aa <_dtoa_r+0xb22>
 80160a8:	2e00      	cmp	r6, #0
 80160aa:	dd05      	ble.n	80160b8 <_dtoa_r+0x930>
 80160ac:	4629      	mov	r1, r5
 80160ae:	4632      	mov	r2, r6
 80160b0:	4658      	mov	r0, fp
 80160b2:	f000 fe43 	bl	8016d3c <__lshift>
 80160b6:	4605      	mov	r5, r0
 80160b8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80160ba:	2b00      	cmp	r3, #0
 80160bc:	d059      	beq.n	8016172 <_dtoa_r+0x9ea>
 80160be:	6869      	ldr	r1, [r5, #4]
 80160c0:	4658      	mov	r0, fp
 80160c2:	f000 fc7b 	bl	80169bc <_Balloc>
 80160c6:	4606      	mov	r6, r0
 80160c8:	b920      	cbnz	r0, 80160d4 <_dtoa_r+0x94c>
 80160ca:	4b83      	ldr	r3, [pc, #524]	@ (80162d8 <_dtoa_r+0xb50>)
 80160cc:	4602      	mov	r2, r0
 80160ce:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80160d2:	e480      	b.n	80159d6 <_dtoa_r+0x24e>
 80160d4:	692a      	ldr	r2, [r5, #16]
 80160d6:	3202      	adds	r2, #2
 80160d8:	0092      	lsls	r2, r2, #2
 80160da:	f105 010c 	add.w	r1, r5, #12
 80160de:	300c      	adds	r0, #12
 80160e0:	f7ff fa6c 	bl	80155bc <memcpy>
 80160e4:	2201      	movs	r2, #1
 80160e6:	4631      	mov	r1, r6
 80160e8:	4658      	mov	r0, fp
 80160ea:	f000 fe27 	bl	8016d3c <__lshift>
 80160ee:	f10a 0301 	add.w	r3, sl, #1
 80160f2:	9307      	str	r3, [sp, #28]
 80160f4:	9b00      	ldr	r3, [sp, #0]
 80160f6:	4453      	add	r3, sl
 80160f8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80160fa:	9b02      	ldr	r3, [sp, #8]
 80160fc:	f003 0301 	and.w	r3, r3, #1
 8016100:	462f      	mov	r7, r5
 8016102:	930a      	str	r3, [sp, #40]	@ 0x28
 8016104:	4605      	mov	r5, r0
 8016106:	9b07      	ldr	r3, [sp, #28]
 8016108:	4621      	mov	r1, r4
 801610a:	3b01      	subs	r3, #1
 801610c:	4648      	mov	r0, r9
 801610e:	9300      	str	r3, [sp, #0]
 8016110:	f7ff faaf 	bl	8015672 <quorem>
 8016114:	4639      	mov	r1, r7
 8016116:	9002      	str	r0, [sp, #8]
 8016118:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 801611c:	4648      	mov	r0, r9
 801611e:	f000 fe79 	bl	8016e14 <__mcmp>
 8016122:	462a      	mov	r2, r5
 8016124:	9008      	str	r0, [sp, #32]
 8016126:	4621      	mov	r1, r4
 8016128:	4658      	mov	r0, fp
 801612a:	f000 fe8f 	bl	8016e4c <__mdiff>
 801612e:	68c2      	ldr	r2, [r0, #12]
 8016130:	4606      	mov	r6, r0
 8016132:	bb02      	cbnz	r2, 8016176 <_dtoa_r+0x9ee>
 8016134:	4601      	mov	r1, r0
 8016136:	4648      	mov	r0, r9
 8016138:	f000 fe6c 	bl	8016e14 <__mcmp>
 801613c:	4602      	mov	r2, r0
 801613e:	4631      	mov	r1, r6
 8016140:	4658      	mov	r0, fp
 8016142:	920e      	str	r2, [sp, #56]	@ 0x38
 8016144:	f000 fc5f 	bl	8016a06 <_Bfree>
 8016148:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801614a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801614c:	9e07      	ldr	r6, [sp, #28]
 801614e:	ea43 0102 	orr.w	r1, r3, r2
 8016152:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8016154:	4319      	orrs	r1, r3
 8016156:	d110      	bne.n	801617a <_dtoa_r+0x9f2>
 8016158:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 801615c:	d029      	beq.n	80161b2 <_dtoa_r+0xa2a>
 801615e:	9b08      	ldr	r3, [sp, #32]
 8016160:	2b00      	cmp	r3, #0
 8016162:	dd02      	ble.n	801616a <_dtoa_r+0x9e2>
 8016164:	9b02      	ldr	r3, [sp, #8]
 8016166:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 801616a:	9b00      	ldr	r3, [sp, #0]
 801616c:	f883 8000 	strb.w	r8, [r3]
 8016170:	e640      	b.n	8015df4 <_dtoa_r+0x66c>
 8016172:	4628      	mov	r0, r5
 8016174:	e7bb      	b.n	80160ee <_dtoa_r+0x966>
 8016176:	2201      	movs	r2, #1
 8016178:	e7e1      	b.n	801613e <_dtoa_r+0x9b6>
 801617a:	9b08      	ldr	r3, [sp, #32]
 801617c:	2b00      	cmp	r3, #0
 801617e:	db04      	blt.n	801618a <_dtoa_r+0xa02>
 8016180:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8016182:	430b      	orrs	r3, r1
 8016184:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8016186:	430b      	orrs	r3, r1
 8016188:	d120      	bne.n	80161cc <_dtoa_r+0xa44>
 801618a:	2a00      	cmp	r2, #0
 801618c:	dded      	ble.n	801616a <_dtoa_r+0x9e2>
 801618e:	4649      	mov	r1, r9
 8016190:	2201      	movs	r2, #1
 8016192:	4658      	mov	r0, fp
 8016194:	f000 fdd2 	bl	8016d3c <__lshift>
 8016198:	4621      	mov	r1, r4
 801619a:	4681      	mov	r9, r0
 801619c:	f000 fe3a 	bl	8016e14 <__mcmp>
 80161a0:	2800      	cmp	r0, #0
 80161a2:	dc03      	bgt.n	80161ac <_dtoa_r+0xa24>
 80161a4:	d1e1      	bne.n	801616a <_dtoa_r+0x9e2>
 80161a6:	f018 0f01 	tst.w	r8, #1
 80161aa:	d0de      	beq.n	801616a <_dtoa_r+0x9e2>
 80161ac:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80161b0:	d1d8      	bne.n	8016164 <_dtoa_r+0x9dc>
 80161b2:	9a00      	ldr	r2, [sp, #0]
 80161b4:	2339      	movs	r3, #57	@ 0x39
 80161b6:	7013      	strb	r3, [r2, #0]
 80161b8:	4633      	mov	r3, r6
 80161ba:	461e      	mov	r6, r3
 80161bc:	3b01      	subs	r3, #1
 80161be:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80161c2:	2a39      	cmp	r2, #57	@ 0x39
 80161c4:	d052      	beq.n	801626c <_dtoa_r+0xae4>
 80161c6:	3201      	adds	r2, #1
 80161c8:	701a      	strb	r2, [r3, #0]
 80161ca:	e613      	b.n	8015df4 <_dtoa_r+0x66c>
 80161cc:	2a00      	cmp	r2, #0
 80161ce:	dd07      	ble.n	80161e0 <_dtoa_r+0xa58>
 80161d0:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80161d4:	d0ed      	beq.n	80161b2 <_dtoa_r+0xa2a>
 80161d6:	9a00      	ldr	r2, [sp, #0]
 80161d8:	f108 0301 	add.w	r3, r8, #1
 80161dc:	7013      	strb	r3, [r2, #0]
 80161de:	e609      	b.n	8015df4 <_dtoa_r+0x66c>
 80161e0:	9b07      	ldr	r3, [sp, #28]
 80161e2:	9a07      	ldr	r2, [sp, #28]
 80161e4:	f803 8c01 	strb.w	r8, [r3, #-1]
 80161e8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80161ea:	4293      	cmp	r3, r2
 80161ec:	d028      	beq.n	8016240 <_dtoa_r+0xab8>
 80161ee:	4649      	mov	r1, r9
 80161f0:	2300      	movs	r3, #0
 80161f2:	220a      	movs	r2, #10
 80161f4:	4658      	mov	r0, fp
 80161f6:	f000 fc0f 	bl	8016a18 <__multadd>
 80161fa:	42af      	cmp	r7, r5
 80161fc:	4681      	mov	r9, r0
 80161fe:	f04f 0300 	mov.w	r3, #0
 8016202:	f04f 020a 	mov.w	r2, #10
 8016206:	4639      	mov	r1, r7
 8016208:	4658      	mov	r0, fp
 801620a:	d107      	bne.n	801621c <_dtoa_r+0xa94>
 801620c:	f000 fc04 	bl	8016a18 <__multadd>
 8016210:	4607      	mov	r7, r0
 8016212:	4605      	mov	r5, r0
 8016214:	9b07      	ldr	r3, [sp, #28]
 8016216:	3301      	adds	r3, #1
 8016218:	9307      	str	r3, [sp, #28]
 801621a:	e774      	b.n	8016106 <_dtoa_r+0x97e>
 801621c:	f000 fbfc 	bl	8016a18 <__multadd>
 8016220:	4629      	mov	r1, r5
 8016222:	4607      	mov	r7, r0
 8016224:	2300      	movs	r3, #0
 8016226:	220a      	movs	r2, #10
 8016228:	4658      	mov	r0, fp
 801622a:	f000 fbf5 	bl	8016a18 <__multadd>
 801622e:	4605      	mov	r5, r0
 8016230:	e7f0      	b.n	8016214 <_dtoa_r+0xa8c>
 8016232:	9b00      	ldr	r3, [sp, #0]
 8016234:	2b00      	cmp	r3, #0
 8016236:	bfcc      	ite	gt
 8016238:	461e      	movgt	r6, r3
 801623a:	2601      	movle	r6, #1
 801623c:	4456      	add	r6, sl
 801623e:	2700      	movs	r7, #0
 8016240:	4649      	mov	r1, r9
 8016242:	2201      	movs	r2, #1
 8016244:	4658      	mov	r0, fp
 8016246:	f000 fd79 	bl	8016d3c <__lshift>
 801624a:	4621      	mov	r1, r4
 801624c:	4681      	mov	r9, r0
 801624e:	f000 fde1 	bl	8016e14 <__mcmp>
 8016252:	2800      	cmp	r0, #0
 8016254:	dcb0      	bgt.n	80161b8 <_dtoa_r+0xa30>
 8016256:	d102      	bne.n	801625e <_dtoa_r+0xad6>
 8016258:	f018 0f01 	tst.w	r8, #1
 801625c:	d1ac      	bne.n	80161b8 <_dtoa_r+0xa30>
 801625e:	4633      	mov	r3, r6
 8016260:	461e      	mov	r6, r3
 8016262:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8016266:	2a30      	cmp	r2, #48	@ 0x30
 8016268:	d0fa      	beq.n	8016260 <_dtoa_r+0xad8>
 801626a:	e5c3      	b.n	8015df4 <_dtoa_r+0x66c>
 801626c:	459a      	cmp	sl, r3
 801626e:	d1a4      	bne.n	80161ba <_dtoa_r+0xa32>
 8016270:	9b04      	ldr	r3, [sp, #16]
 8016272:	3301      	adds	r3, #1
 8016274:	9304      	str	r3, [sp, #16]
 8016276:	2331      	movs	r3, #49	@ 0x31
 8016278:	f88a 3000 	strb.w	r3, [sl]
 801627c:	e5ba      	b.n	8015df4 <_dtoa_r+0x66c>
 801627e:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8016280:	f8df a058 	ldr.w	sl, [pc, #88]	@ 80162dc <_dtoa_r+0xb54>
 8016284:	2b00      	cmp	r3, #0
 8016286:	f43f aab6 	beq.w	80157f6 <_dtoa_r+0x6e>
 801628a:	f10a 0308 	add.w	r3, sl, #8
 801628e:	f7ff bab0 	b.w	80157f2 <_dtoa_r+0x6a>
 8016292:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016294:	2b01      	cmp	r3, #1
 8016296:	f77f ae3a 	ble.w	8015f0e <_dtoa_r+0x786>
 801629a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801629c:	930a      	str	r3, [sp, #40]	@ 0x28
 801629e:	2001      	movs	r0, #1
 80162a0:	e658      	b.n	8015f54 <_dtoa_r+0x7cc>
 80162a2:	9b00      	ldr	r3, [sp, #0]
 80162a4:	2b00      	cmp	r3, #0
 80162a6:	f77f aed9 	ble.w	801605c <_dtoa_r+0x8d4>
 80162aa:	4656      	mov	r6, sl
 80162ac:	4621      	mov	r1, r4
 80162ae:	4648      	mov	r0, r9
 80162b0:	f7ff f9df 	bl	8015672 <quorem>
 80162b4:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80162b8:	f806 8b01 	strb.w	r8, [r6], #1
 80162bc:	9b00      	ldr	r3, [sp, #0]
 80162be:	eba6 020a 	sub.w	r2, r6, sl
 80162c2:	4293      	cmp	r3, r2
 80162c4:	ddb5      	ble.n	8016232 <_dtoa_r+0xaaa>
 80162c6:	4649      	mov	r1, r9
 80162c8:	2300      	movs	r3, #0
 80162ca:	220a      	movs	r2, #10
 80162cc:	4658      	mov	r0, fp
 80162ce:	f000 fba3 	bl	8016a18 <__multadd>
 80162d2:	4681      	mov	r9, r0
 80162d4:	e7ea      	b.n	80162ac <_dtoa_r+0xb24>
 80162d6:	bf00      	nop
 80162d8:	0801e96b 	.word	0x0801e96b
 80162dc:	0801e95e 	.word	0x0801e95e

080162e0 <_malloc_trim_r>:
 80162e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80162e4:	4606      	mov	r6, r0
 80162e6:	2008      	movs	r0, #8
 80162e8:	4689      	mov	r9, r1
 80162ea:	f002 fb8b 	bl	8018a04 <sysconf>
 80162ee:	4f24      	ldr	r7, [pc, #144]	@ (8016380 <_malloc_trim_r+0xa0>)
 80162f0:	4680      	mov	r8, r0
 80162f2:	4630      	mov	r0, r6
 80162f4:	f000 fb56 	bl	80169a4 <__malloc_lock>
 80162f8:	68bb      	ldr	r3, [r7, #8]
 80162fa:	685d      	ldr	r5, [r3, #4]
 80162fc:	f025 0503 	bic.w	r5, r5, #3
 8016300:	f1a5 0411 	sub.w	r4, r5, #17
 8016304:	eba4 0409 	sub.w	r4, r4, r9
 8016308:	4444      	add	r4, r8
 801630a:	fbb4 f4f8 	udiv	r4, r4, r8
 801630e:	3c01      	subs	r4, #1
 8016310:	fb08 f404 	mul.w	r4, r8, r4
 8016314:	45a0      	cmp	r8, r4
 8016316:	dd05      	ble.n	8016324 <_malloc_trim_r+0x44>
 8016318:	4630      	mov	r0, r6
 801631a:	f000 fb49 	bl	80169b0 <__malloc_unlock>
 801631e:	2000      	movs	r0, #0
 8016320:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8016324:	2100      	movs	r1, #0
 8016326:	4630      	mov	r0, r6
 8016328:	f002 fb48 	bl	80189bc <_sbrk_r>
 801632c:	68bb      	ldr	r3, [r7, #8]
 801632e:	442b      	add	r3, r5
 8016330:	4298      	cmp	r0, r3
 8016332:	d1f1      	bne.n	8016318 <_malloc_trim_r+0x38>
 8016334:	4261      	negs	r1, r4
 8016336:	4630      	mov	r0, r6
 8016338:	f002 fb40 	bl	80189bc <_sbrk_r>
 801633c:	3001      	adds	r0, #1
 801633e:	d110      	bne.n	8016362 <_malloc_trim_r+0x82>
 8016340:	2100      	movs	r1, #0
 8016342:	4630      	mov	r0, r6
 8016344:	f002 fb3a 	bl	80189bc <_sbrk_r>
 8016348:	68ba      	ldr	r2, [r7, #8]
 801634a:	1a83      	subs	r3, r0, r2
 801634c:	2b0f      	cmp	r3, #15
 801634e:	dde3      	ble.n	8016318 <_malloc_trim_r+0x38>
 8016350:	490c      	ldr	r1, [pc, #48]	@ (8016384 <_malloc_trim_r+0xa4>)
 8016352:	6809      	ldr	r1, [r1, #0]
 8016354:	1a40      	subs	r0, r0, r1
 8016356:	490c      	ldr	r1, [pc, #48]	@ (8016388 <_malloc_trim_r+0xa8>)
 8016358:	f043 0301 	orr.w	r3, r3, #1
 801635c:	6008      	str	r0, [r1, #0]
 801635e:	6053      	str	r3, [r2, #4]
 8016360:	e7da      	b.n	8016318 <_malloc_trim_r+0x38>
 8016362:	68bb      	ldr	r3, [r7, #8]
 8016364:	4a08      	ldr	r2, [pc, #32]	@ (8016388 <_malloc_trim_r+0xa8>)
 8016366:	1b2d      	subs	r5, r5, r4
 8016368:	f045 0501 	orr.w	r5, r5, #1
 801636c:	605d      	str	r5, [r3, #4]
 801636e:	6813      	ldr	r3, [r2, #0]
 8016370:	4630      	mov	r0, r6
 8016372:	1b1b      	subs	r3, r3, r4
 8016374:	6013      	str	r3, [r2, #0]
 8016376:	f000 fb1b 	bl	80169b0 <__malloc_unlock>
 801637a:	2001      	movs	r0, #1
 801637c:	e7d0      	b.n	8016320 <_malloc_trim_r+0x40>
 801637e:	bf00      	nop
 8016380:	200004d4 	.word	0x200004d4
 8016384:	200004cc 	.word	0x200004cc
 8016388:	20001884 	.word	0x20001884

0801638c <_free_r>:
 801638c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801638e:	4604      	mov	r4, r0
 8016390:	460f      	mov	r7, r1
 8016392:	2900      	cmp	r1, #0
 8016394:	f000 80b1 	beq.w	80164fa <_free_r+0x16e>
 8016398:	f000 fb04 	bl	80169a4 <__malloc_lock>
 801639c:	f857 2c04 	ldr.w	r2, [r7, #-4]
 80163a0:	4d56      	ldr	r5, [pc, #344]	@ (80164fc <_free_r+0x170>)
 80163a2:	f022 0001 	bic.w	r0, r2, #1
 80163a6:	f1a7 0308 	sub.w	r3, r7, #8
 80163aa:	eb03 0c00 	add.w	ip, r3, r0
 80163ae:	68a9      	ldr	r1, [r5, #8]
 80163b0:	f8dc 6004 	ldr.w	r6, [ip, #4]
 80163b4:	4561      	cmp	r1, ip
 80163b6:	f026 0603 	bic.w	r6, r6, #3
 80163ba:	f002 0201 	and.w	r2, r2, #1
 80163be:	d11b      	bne.n	80163f8 <_free_r+0x6c>
 80163c0:	4406      	add	r6, r0
 80163c2:	b93a      	cbnz	r2, 80163d4 <_free_r+0x48>
 80163c4:	f857 2c08 	ldr.w	r2, [r7, #-8]
 80163c8:	1a9b      	subs	r3, r3, r2
 80163ca:	4416      	add	r6, r2
 80163cc:	e9d3 1202 	ldrd	r1, r2, [r3, #8]
 80163d0:	60ca      	str	r2, [r1, #12]
 80163d2:	6091      	str	r1, [r2, #8]
 80163d4:	f046 0201 	orr.w	r2, r6, #1
 80163d8:	605a      	str	r2, [r3, #4]
 80163da:	60ab      	str	r3, [r5, #8]
 80163dc:	4b48      	ldr	r3, [pc, #288]	@ (8016500 <_free_r+0x174>)
 80163de:	681b      	ldr	r3, [r3, #0]
 80163e0:	42b3      	cmp	r3, r6
 80163e2:	d804      	bhi.n	80163ee <_free_r+0x62>
 80163e4:	4b47      	ldr	r3, [pc, #284]	@ (8016504 <_free_r+0x178>)
 80163e6:	4620      	mov	r0, r4
 80163e8:	6819      	ldr	r1, [r3, #0]
 80163ea:	f7ff ff79 	bl	80162e0 <_malloc_trim_r>
 80163ee:	4620      	mov	r0, r4
 80163f0:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80163f4:	f000 badc 	b.w	80169b0 <__malloc_unlock>
 80163f8:	f8cc 6004 	str.w	r6, [ip, #4]
 80163fc:	2a00      	cmp	r2, #0
 80163fe:	d138      	bne.n	8016472 <_free_r+0xe6>
 8016400:	f857 1c08 	ldr.w	r1, [r7, #-8]
 8016404:	1a5b      	subs	r3, r3, r1
 8016406:	4408      	add	r0, r1
 8016408:	6899      	ldr	r1, [r3, #8]
 801640a:	f105 0708 	add.w	r7, r5, #8
 801640e:	42b9      	cmp	r1, r7
 8016410:	d031      	beq.n	8016476 <_free_r+0xea>
 8016412:	68df      	ldr	r7, [r3, #12]
 8016414:	60cf      	str	r7, [r1, #12]
 8016416:	60b9      	str	r1, [r7, #8]
 8016418:	eb0c 0106 	add.w	r1, ip, r6
 801641c:	6849      	ldr	r1, [r1, #4]
 801641e:	07c9      	lsls	r1, r1, #31
 8016420:	d40b      	bmi.n	801643a <_free_r+0xae>
 8016422:	f8dc 1008 	ldr.w	r1, [ip, #8]
 8016426:	4430      	add	r0, r6
 8016428:	bb3a      	cbnz	r2, 801647a <_free_r+0xee>
 801642a:	4e37      	ldr	r6, [pc, #220]	@ (8016508 <_free_r+0x17c>)
 801642c:	42b1      	cmp	r1, r6
 801642e:	d124      	bne.n	801647a <_free_r+0xee>
 8016430:	e9c5 3304 	strd	r3, r3, [r5, #16]
 8016434:	e9c3 1102 	strd	r1, r1, [r3, #8]
 8016438:	2201      	movs	r2, #1
 801643a:	f040 0101 	orr.w	r1, r0, #1
 801643e:	6059      	str	r1, [r3, #4]
 8016440:	5018      	str	r0, [r3, r0]
 8016442:	2a00      	cmp	r2, #0
 8016444:	d1d3      	bne.n	80163ee <_free_r+0x62>
 8016446:	f5b0 7f00 	cmp.w	r0, #512	@ 0x200
 801644a:	d21b      	bcs.n	8016484 <_free_r+0xf8>
 801644c:	08c2      	lsrs	r2, r0, #3
 801644e:	2101      	movs	r1, #1
 8016450:	0940      	lsrs	r0, r0, #5
 8016452:	4081      	lsls	r1, r0
 8016454:	6868      	ldr	r0, [r5, #4]
 8016456:	3201      	adds	r2, #1
 8016458:	4301      	orrs	r1, r0
 801645a:	6069      	str	r1, [r5, #4]
 801645c:	f855 0032 	ldr.w	r0, [r5, r2, lsl #3]
 8016460:	eb05 01c2 	add.w	r1, r5, r2, lsl #3
 8016464:	3908      	subs	r1, #8
 8016466:	e9c3 0102 	strd	r0, r1, [r3, #8]
 801646a:	f845 3032 	str.w	r3, [r5, r2, lsl #3]
 801646e:	60c3      	str	r3, [r0, #12]
 8016470:	e7bd      	b.n	80163ee <_free_r+0x62>
 8016472:	2200      	movs	r2, #0
 8016474:	e7d0      	b.n	8016418 <_free_r+0x8c>
 8016476:	2201      	movs	r2, #1
 8016478:	e7ce      	b.n	8016418 <_free_r+0x8c>
 801647a:	f8dc 600c 	ldr.w	r6, [ip, #12]
 801647e:	60ce      	str	r6, [r1, #12]
 8016480:	60b1      	str	r1, [r6, #8]
 8016482:	e7da      	b.n	801643a <_free_r+0xae>
 8016484:	f5b0 6f20 	cmp.w	r0, #2560	@ 0xa00
 8016488:	ea4f 2250 	mov.w	r2, r0, lsr #9
 801648c:	d214      	bcs.n	80164b8 <_free_r+0x12c>
 801648e:	0982      	lsrs	r2, r0, #6
 8016490:	3238      	adds	r2, #56	@ 0x38
 8016492:	1c51      	adds	r1, r2, #1
 8016494:	eb05 06c2 	add.w	r6, r5, r2, lsl #3
 8016498:	f855 1031 	ldr.w	r1, [r5, r1, lsl #3]
 801649c:	428e      	cmp	r6, r1
 801649e:	d125      	bne.n	80164ec <_free_r+0x160>
 80164a0:	2001      	movs	r0, #1
 80164a2:	1092      	asrs	r2, r2, #2
 80164a4:	fa00 f202 	lsl.w	r2, r0, r2
 80164a8:	6868      	ldr	r0, [r5, #4]
 80164aa:	4302      	orrs	r2, r0
 80164ac:	606a      	str	r2, [r5, #4]
 80164ae:	e9c3 1602 	strd	r1, r6, [r3, #8]
 80164b2:	60b3      	str	r3, [r6, #8]
 80164b4:	60cb      	str	r3, [r1, #12]
 80164b6:	e79a      	b.n	80163ee <_free_r+0x62>
 80164b8:	2a14      	cmp	r2, #20
 80164ba:	d801      	bhi.n	80164c0 <_free_r+0x134>
 80164bc:	325b      	adds	r2, #91	@ 0x5b
 80164be:	e7e8      	b.n	8016492 <_free_r+0x106>
 80164c0:	2a54      	cmp	r2, #84	@ 0x54
 80164c2:	d802      	bhi.n	80164ca <_free_r+0x13e>
 80164c4:	0b02      	lsrs	r2, r0, #12
 80164c6:	326e      	adds	r2, #110	@ 0x6e
 80164c8:	e7e3      	b.n	8016492 <_free_r+0x106>
 80164ca:	f5b2 7faa 	cmp.w	r2, #340	@ 0x154
 80164ce:	d802      	bhi.n	80164d6 <_free_r+0x14a>
 80164d0:	0bc2      	lsrs	r2, r0, #15
 80164d2:	3277      	adds	r2, #119	@ 0x77
 80164d4:	e7dd      	b.n	8016492 <_free_r+0x106>
 80164d6:	f240 5154 	movw	r1, #1364	@ 0x554
 80164da:	428a      	cmp	r2, r1
 80164dc:	bf9a      	itte	ls
 80164de:	0c82      	lsrls	r2, r0, #18
 80164e0:	327c      	addls	r2, #124	@ 0x7c
 80164e2:	227e      	movhi	r2, #126	@ 0x7e
 80164e4:	e7d5      	b.n	8016492 <_free_r+0x106>
 80164e6:	6889      	ldr	r1, [r1, #8]
 80164e8:	428e      	cmp	r6, r1
 80164ea:	d004      	beq.n	80164f6 <_free_r+0x16a>
 80164ec:	684a      	ldr	r2, [r1, #4]
 80164ee:	f022 0203 	bic.w	r2, r2, #3
 80164f2:	4282      	cmp	r2, r0
 80164f4:	d8f7      	bhi.n	80164e6 <_free_r+0x15a>
 80164f6:	68ce      	ldr	r6, [r1, #12]
 80164f8:	e7d9      	b.n	80164ae <_free_r+0x122>
 80164fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80164fc:	200004d4 	.word	0x200004d4
 8016500:	200004d0 	.word	0x200004d0
 8016504:	200018b4 	.word	0x200018b4
 8016508:	200004dc 	.word	0x200004dc

0801650c <_malloc_r>:
 801650c:	f101 030b 	add.w	r3, r1, #11
 8016510:	2b16      	cmp	r3, #22
 8016512:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016516:	4605      	mov	r5, r0
 8016518:	d906      	bls.n	8016528 <_malloc_r+0x1c>
 801651a:	f033 0707 	bics.w	r7, r3, #7
 801651e:	d504      	bpl.n	801652a <_malloc_r+0x1e>
 8016520:	230c      	movs	r3, #12
 8016522:	602b      	str	r3, [r5, #0]
 8016524:	2400      	movs	r4, #0
 8016526:	e1a3      	b.n	8016870 <_malloc_r+0x364>
 8016528:	2710      	movs	r7, #16
 801652a:	42b9      	cmp	r1, r7
 801652c:	d8f8      	bhi.n	8016520 <_malloc_r+0x14>
 801652e:	4628      	mov	r0, r5
 8016530:	f000 fa38 	bl	80169a4 <__malloc_lock>
 8016534:	f5b7 7ffc 	cmp.w	r7, #504	@ 0x1f8
 8016538:	4eaf      	ldr	r6, [pc, #700]	@ (80167f8 <_malloc_r+0x2ec>)
 801653a:	d237      	bcs.n	80165ac <_malloc_r+0xa0>
 801653c:	f107 0208 	add.w	r2, r7, #8
 8016540:	4432      	add	r2, r6
 8016542:	f1a2 0108 	sub.w	r1, r2, #8
 8016546:	6854      	ldr	r4, [r2, #4]
 8016548:	428c      	cmp	r4, r1
 801654a:	ea4f 03d7 	mov.w	r3, r7, lsr #3
 801654e:	d102      	bne.n	8016556 <_malloc_r+0x4a>
 8016550:	68d4      	ldr	r4, [r2, #12]
 8016552:	42a2      	cmp	r2, r4
 8016554:	d010      	beq.n	8016578 <_malloc_r+0x6c>
 8016556:	6863      	ldr	r3, [r4, #4]
 8016558:	e9d4 1202 	ldrd	r1, r2, [r4, #8]
 801655c:	f023 0303 	bic.w	r3, r3, #3
 8016560:	60ca      	str	r2, [r1, #12]
 8016562:	4423      	add	r3, r4
 8016564:	6091      	str	r1, [r2, #8]
 8016566:	685a      	ldr	r2, [r3, #4]
 8016568:	f042 0201 	orr.w	r2, r2, #1
 801656c:	605a      	str	r2, [r3, #4]
 801656e:	4628      	mov	r0, r5
 8016570:	f000 fa1e 	bl	80169b0 <__malloc_unlock>
 8016574:	3408      	adds	r4, #8
 8016576:	e17b      	b.n	8016870 <_malloc_r+0x364>
 8016578:	3302      	adds	r3, #2
 801657a:	6934      	ldr	r4, [r6, #16]
 801657c:	499f      	ldr	r1, [pc, #636]	@ (80167fc <_malloc_r+0x2f0>)
 801657e:	428c      	cmp	r4, r1
 8016580:	d077      	beq.n	8016672 <_malloc_r+0x166>
 8016582:	6862      	ldr	r2, [r4, #4]
 8016584:	f022 0c03 	bic.w	ip, r2, #3
 8016588:	ebac 0007 	sub.w	r0, ip, r7
 801658c:	280f      	cmp	r0, #15
 801658e:	dd48      	ble.n	8016622 <_malloc_r+0x116>
 8016590:	19e2      	adds	r2, r4, r7
 8016592:	f040 0301 	orr.w	r3, r0, #1
 8016596:	f047 0701 	orr.w	r7, r7, #1
 801659a:	6067      	str	r7, [r4, #4]
 801659c:	e9c6 2204 	strd	r2, r2, [r6, #16]
 80165a0:	e9c2 1102 	strd	r1, r1, [r2, #8]
 80165a4:	6053      	str	r3, [r2, #4]
 80165a6:	f844 000c 	str.w	r0, [r4, ip]
 80165aa:	e7e0      	b.n	801656e <_malloc_r+0x62>
 80165ac:	0a7b      	lsrs	r3, r7, #9
 80165ae:	d02a      	beq.n	8016606 <_malloc_r+0xfa>
 80165b0:	2b04      	cmp	r3, #4
 80165b2:	d812      	bhi.n	80165da <_malloc_r+0xce>
 80165b4:	09bb      	lsrs	r3, r7, #6
 80165b6:	3338      	adds	r3, #56	@ 0x38
 80165b8:	1c5a      	adds	r2, r3, #1
 80165ba:	eb06 02c2 	add.w	r2, r6, r2, lsl #3
 80165be:	f1a2 0c08 	sub.w	ip, r2, #8
 80165c2:	6854      	ldr	r4, [r2, #4]
 80165c4:	4564      	cmp	r4, ip
 80165c6:	d006      	beq.n	80165d6 <_malloc_r+0xca>
 80165c8:	6862      	ldr	r2, [r4, #4]
 80165ca:	f022 0203 	bic.w	r2, r2, #3
 80165ce:	1bd0      	subs	r0, r2, r7
 80165d0:	280f      	cmp	r0, #15
 80165d2:	dd1c      	ble.n	801660e <_malloc_r+0x102>
 80165d4:	3b01      	subs	r3, #1
 80165d6:	3301      	adds	r3, #1
 80165d8:	e7cf      	b.n	801657a <_malloc_r+0x6e>
 80165da:	2b14      	cmp	r3, #20
 80165dc:	d801      	bhi.n	80165e2 <_malloc_r+0xd6>
 80165de:	335b      	adds	r3, #91	@ 0x5b
 80165e0:	e7ea      	b.n	80165b8 <_malloc_r+0xac>
 80165e2:	2b54      	cmp	r3, #84	@ 0x54
 80165e4:	d802      	bhi.n	80165ec <_malloc_r+0xe0>
 80165e6:	0b3b      	lsrs	r3, r7, #12
 80165e8:	336e      	adds	r3, #110	@ 0x6e
 80165ea:	e7e5      	b.n	80165b8 <_malloc_r+0xac>
 80165ec:	f5b3 7faa 	cmp.w	r3, #340	@ 0x154
 80165f0:	d802      	bhi.n	80165f8 <_malloc_r+0xec>
 80165f2:	0bfb      	lsrs	r3, r7, #15
 80165f4:	3377      	adds	r3, #119	@ 0x77
 80165f6:	e7df      	b.n	80165b8 <_malloc_r+0xac>
 80165f8:	f240 5254 	movw	r2, #1364	@ 0x554
 80165fc:	4293      	cmp	r3, r2
 80165fe:	d804      	bhi.n	801660a <_malloc_r+0xfe>
 8016600:	0cbb      	lsrs	r3, r7, #18
 8016602:	337c      	adds	r3, #124	@ 0x7c
 8016604:	e7d8      	b.n	80165b8 <_malloc_r+0xac>
 8016606:	233f      	movs	r3, #63	@ 0x3f
 8016608:	e7d6      	b.n	80165b8 <_malloc_r+0xac>
 801660a:	237e      	movs	r3, #126	@ 0x7e
 801660c:	e7d4      	b.n	80165b8 <_malloc_r+0xac>
 801660e:	2800      	cmp	r0, #0
 8016610:	68e1      	ldr	r1, [r4, #12]
 8016612:	db04      	blt.n	801661e <_malloc_r+0x112>
 8016614:	68a3      	ldr	r3, [r4, #8]
 8016616:	60d9      	str	r1, [r3, #12]
 8016618:	608b      	str	r3, [r1, #8]
 801661a:	18a3      	adds	r3, r4, r2
 801661c:	e7a3      	b.n	8016566 <_malloc_r+0x5a>
 801661e:	460c      	mov	r4, r1
 8016620:	e7d0      	b.n	80165c4 <_malloc_r+0xb8>
 8016622:	2800      	cmp	r0, #0
 8016624:	e9c6 1104 	strd	r1, r1, [r6, #16]
 8016628:	db07      	blt.n	801663a <_malloc_r+0x12e>
 801662a:	44a4      	add	ip, r4
 801662c:	f8dc 3004 	ldr.w	r3, [ip, #4]
 8016630:	f043 0301 	orr.w	r3, r3, #1
 8016634:	f8cc 3004 	str.w	r3, [ip, #4]
 8016638:	e799      	b.n	801656e <_malloc_r+0x62>
 801663a:	f5bc 7f00 	cmp.w	ip, #512	@ 0x200
 801663e:	6870      	ldr	r0, [r6, #4]
 8016640:	f080 8095 	bcs.w	801676e <_malloc_r+0x262>
 8016644:	ea4f 02dc 	mov.w	r2, ip, lsr #3
 8016648:	ea4f 1e5c 	mov.w	lr, ip, lsr #5
 801664c:	f04f 0c01 	mov.w	ip, #1
 8016650:	3201      	adds	r2, #1
 8016652:	fa0c fc0e 	lsl.w	ip, ip, lr
 8016656:	ea4c 0000 	orr.w	r0, ip, r0
 801665a:	6070      	str	r0, [r6, #4]
 801665c:	f856 c032 	ldr.w	ip, [r6, r2, lsl #3]
 8016660:	eb06 00c2 	add.w	r0, r6, r2, lsl #3
 8016664:	3808      	subs	r0, #8
 8016666:	e9c4 c002 	strd	ip, r0, [r4, #8]
 801666a:	f846 4032 	str.w	r4, [r6, r2, lsl #3]
 801666e:	f8cc 400c 	str.w	r4, [ip, #12]
 8016672:	1098      	asrs	r0, r3, #2
 8016674:	2201      	movs	r2, #1
 8016676:	4082      	lsls	r2, r0
 8016678:	6870      	ldr	r0, [r6, #4]
 801667a:	4290      	cmp	r0, r2
 801667c:	d326      	bcc.n	80166cc <_malloc_r+0x1c0>
 801667e:	4210      	tst	r0, r2
 8016680:	d106      	bne.n	8016690 <_malloc_r+0x184>
 8016682:	f023 0303 	bic.w	r3, r3, #3
 8016686:	0052      	lsls	r2, r2, #1
 8016688:	4210      	tst	r0, r2
 801668a:	f103 0304 	add.w	r3, r3, #4
 801668e:	d0fa      	beq.n	8016686 <_malloc_r+0x17a>
 8016690:	eb06 08c3 	add.w	r8, r6, r3, lsl #3
 8016694:	46c1      	mov	r9, r8
 8016696:	469e      	mov	lr, r3
 8016698:	f8d9 400c 	ldr.w	r4, [r9, #12]
 801669c:	454c      	cmp	r4, r9
 801669e:	f040 80b9 	bne.w	8016814 <_malloc_r+0x308>
 80166a2:	f10e 0e01 	add.w	lr, lr, #1
 80166a6:	f01e 0f03 	tst.w	lr, #3
 80166aa:	f109 0908 	add.w	r9, r9, #8
 80166ae:	d1f3      	bne.n	8016698 <_malloc_r+0x18c>
 80166b0:	0798      	lsls	r0, r3, #30
 80166b2:	f040 80e3 	bne.w	801687c <_malloc_r+0x370>
 80166b6:	6873      	ldr	r3, [r6, #4]
 80166b8:	ea23 0302 	bic.w	r3, r3, r2
 80166bc:	6073      	str	r3, [r6, #4]
 80166be:	6870      	ldr	r0, [r6, #4]
 80166c0:	0052      	lsls	r2, r2, #1
 80166c2:	4290      	cmp	r0, r2
 80166c4:	d302      	bcc.n	80166cc <_malloc_r+0x1c0>
 80166c6:	2a00      	cmp	r2, #0
 80166c8:	f040 80e5 	bne.w	8016896 <_malloc_r+0x38a>
 80166cc:	f8d6 a008 	ldr.w	sl, [r6, #8]
 80166d0:	f8da 3004 	ldr.w	r3, [sl, #4]
 80166d4:	f023 0903 	bic.w	r9, r3, #3
 80166d8:	45b9      	cmp	r9, r7
 80166da:	d304      	bcc.n	80166e6 <_malloc_r+0x1da>
 80166dc:	eba9 0207 	sub.w	r2, r9, r7
 80166e0:	2a0f      	cmp	r2, #15
 80166e2:	f300 8141 	bgt.w	8016968 <_malloc_r+0x45c>
 80166e6:	4b46      	ldr	r3, [pc, #280]	@ (8016800 <_malloc_r+0x2f4>)
 80166e8:	6819      	ldr	r1, [r3, #0]
 80166ea:	3110      	adds	r1, #16
 80166ec:	4439      	add	r1, r7
 80166ee:	2008      	movs	r0, #8
 80166f0:	9101      	str	r1, [sp, #4]
 80166f2:	f002 f987 	bl	8018a04 <sysconf>
 80166f6:	4a43      	ldr	r2, [pc, #268]	@ (8016804 <_malloc_r+0x2f8>)
 80166f8:	9901      	ldr	r1, [sp, #4]
 80166fa:	6813      	ldr	r3, [r2, #0]
 80166fc:	3301      	adds	r3, #1
 80166fe:	bf1f      	itttt	ne
 8016700:	f101 31ff 	addne.w	r1, r1, #4294967295
 8016704:	1809      	addne	r1, r1, r0
 8016706:	4243      	negne	r3, r0
 8016708:	4019      	andne	r1, r3
 801670a:	4680      	mov	r8, r0
 801670c:	4628      	mov	r0, r5
 801670e:	9101      	str	r1, [sp, #4]
 8016710:	f002 f954 	bl	80189bc <_sbrk_r>
 8016714:	1c42      	adds	r2, r0, #1
 8016716:	eb0a 0b09 	add.w	fp, sl, r9
 801671a:	4604      	mov	r4, r0
 801671c:	f000 80f7 	beq.w	801690e <_malloc_r+0x402>
 8016720:	4583      	cmp	fp, r0
 8016722:	9901      	ldr	r1, [sp, #4]
 8016724:	4a37      	ldr	r2, [pc, #220]	@ (8016804 <_malloc_r+0x2f8>)
 8016726:	d902      	bls.n	801672e <_malloc_r+0x222>
 8016728:	45b2      	cmp	sl, r6
 801672a:	f040 80f0 	bne.w	801690e <_malloc_r+0x402>
 801672e:	4b36      	ldr	r3, [pc, #216]	@ (8016808 <_malloc_r+0x2fc>)
 8016730:	6818      	ldr	r0, [r3, #0]
 8016732:	45a3      	cmp	fp, r4
 8016734:	eb00 0e01 	add.w	lr, r0, r1
 8016738:	f8c3 e000 	str.w	lr, [r3]
 801673c:	f108 3cff 	add.w	ip, r8, #4294967295
 8016740:	f040 80ab 	bne.w	801689a <_malloc_r+0x38e>
 8016744:	ea1b 0f0c 	tst.w	fp, ip
 8016748:	f040 80a7 	bne.w	801689a <_malloc_r+0x38e>
 801674c:	68b2      	ldr	r2, [r6, #8]
 801674e:	4449      	add	r1, r9
 8016750:	f041 0101 	orr.w	r1, r1, #1
 8016754:	6051      	str	r1, [r2, #4]
 8016756:	4a2d      	ldr	r2, [pc, #180]	@ (801680c <_malloc_r+0x300>)
 8016758:	681b      	ldr	r3, [r3, #0]
 801675a:	6811      	ldr	r1, [r2, #0]
 801675c:	428b      	cmp	r3, r1
 801675e:	bf88      	it	hi
 8016760:	6013      	strhi	r3, [r2, #0]
 8016762:	4a2b      	ldr	r2, [pc, #172]	@ (8016810 <_malloc_r+0x304>)
 8016764:	6811      	ldr	r1, [r2, #0]
 8016766:	428b      	cmp	r3, r1
 8016768:	bf88      	it	hi
 801676a:	6013      	strhi	r3, [r2, #0]
 801676c:	e0cf      	b.n	801690e <_malloc_r+0x402>
 801676e:	f5bc 6f20 	cmp.w	ip, #2560	@ 0xa00
 8016772:	ea4f 225c 	mov.w	r2, ip, lsr #9
 8016776:	d218      	bcs.n	80167aa <_malloc_r+0x29e>
 8016778:	ea4f 129c 	mov.w	r2, ip, lsr #6
 801677c:	3238      	adds	r2, #56	@ 0x38
 801677e:	f102 0e01 	add.w	lr, r2, #1
 8016782:	eb06 08c2 	add.w	r8, r6, r2, lsl #3
 8016786:	f856 e03e 	ldr.w	lr, [r6, lr, lsl #3]
 801678a:	45f0      	cmp	r8, lr
 801678c:	d12b      	bne.n	80167e6 <_malloc_r+0x2da>
 801678e:	1092      	asrs	r2, r2, #2
 8016790:	f04f 0c01 	mov.w	ip, #1
 8016794:	fa0c f202 	lsl.w	r2, ip, r2
 8016798:	4302      	orrs	r2, r0
 801679a:	6072      	str	r2, [r6, #4]
 801679c:	e9c4 e802 	strd	lr, r8, [r4, #8]
 80167a0:	f8c8 4008 	str.w	r4, [r8, #8]
 80167a4:	f8ce 400c 	str.w	r4, [lr, #12]
 80167a8:	e763      	b.n	8016672 <_malloc_r+0x166>
 80167aa:	2a14      	cmp	r2, #20
 80167ac:	d801      	bhi.n	80167b2 <_malloc_r+0x2a6>
 80167ae:	325b      	adds	r2, #91	@ 0x5b
 80167b0:	e7e5      	b.n	801677e <_malloc_r+0x272>
 80167b2:	2a54      	cmp	r2, #84	@ 0x54
 80167b4:	d803      	bhi.n	80167be <_malloc_r+0x2b2>
 80167b6:	ea4f 321c 	mov.w	r2, ip, lsr #12
 80167ba:	326e      	adds	r2, #110	@ 0x6e
 80167bc:	e7df      	b.n	801677e <_malloc_r+0x272>
 80167be:	f5b2 7faa 	cmp.w	r2, #340	@ 0x154
 80167c2:	d803      	bhi.n	80167cc <_malloc_r+0x2c0>
 80167c4:	ea4f 32dc 	mov.w	r2, ip, lsr #15
 80167c8:	3277      	adds	r2, #119	@ 0x77
 80167ca:	e7d8      	b.n	801677e <_malloc_r+0x272>
 80167cc:	f240 5e54 	movw	lr, #1364	@ 0x554
 80167d0:	4572      	cmp	r2, lr
 80167d2:	bf9a      	itte	ls
 80167d4:	ea4f 429c 	movls.w	r2, ip, lsr #18
 80167d8:	327c      	addls	r2, #124	@ 0x7c
 80167da:	227e      	movhi	r2, #126	@ 0x7e
 80167dc:	e7cf      	b.n	801677e <_malloc_r+0x272>
 80167de:	f8de e008 	ldr.w	lr, [lr, #8]
 80167e2:	45f0      	cmp	r8, lr
 80167e4:	d005      	beq.n	80167f2 <_malloc_r+0x2e6>
 80167e6:	f8de 2004 	ldr.w	r2, [lr, #4]
 80167ea:	f022 0203 	bic.w	r2, r2, #3
 80167ee:	4562      	cmp	r2, ip
 80167f0:	d8f5      	bhi.n	80167de <_malloc_r+0x2d2>
 80167f2:	f8de 800c 	ldr.w	r8, [lr, #12]
 80167f6:	e7d1      	b.n	801679c <_malloc_r+0x290>
 80167f8:	200004d4 	.word	0x200004d4
 80167fc:	200004dc 	.word	0x200004dc
 8016800:	200018b4 	.word	0x200018b4
 8016804:	200004cc 	.word	0x200004cc
 8016808:	20001884 	.word	0x20001884
 801680c:	200018b0 	.word	0x200018b0
 8016810:	200018ac 	.word	0x200018ac
 8016814:	6860      	ldr	r0, [r4, #4]
 8016816:	f8d4 c00c 	ldr.w	ip, [r4, #12]
 801681a:	f020 0003 	bic.w	r0, r0, #3
 801681e:	eba0 0a07 	sub.w	sl, r0, r7
 8016822:	f1ba 0f0f 	cmp.w	sl, #15
 8016826:	dd12      	ble.n	801684e <_malloc_r+0x342>
 8016828:	68a3      	ldr	r3, [r4, #8]
 801682a:	19e2      	adds	r2, r4, r7
 801682c:	f047 0701 	orr.w	r7, r7, #1
 8016830:	6067      	str	r7, [r4, #4]
 8016832:	f8c3 c00c 	str.w	ip, [r3, #12]
 8016836:	f8cc 3008 	str.w	r3, [ip, #8]
 801683a:	f04a 0301 	orr.w	r3, sl, #1
 801683e:	e9c6 2204 	strd	r2, r2, [r6, #16]
 8016842:	e9c2 1102 	strd	r1, r1, [r2, #8]
 8016846:	6053      	str	r3, [r2, #4]
 8016848:	f844 a000 	str.w	sl, [r4, r0]
 801684c:	e68f      	b.n	801656e <_malloc_r+0x62>
 801684e:	f1ba 0f00 	cmp.w	sl, #0
 8016852:	db11      	blt.n	8016878 <_malloc_r+0x36c>
 8016854:	4420      	add	r0, r4
 8016856:	6843      	ldr	r3, [r0, #4]
 8016858:	f043 0301 	orr.w	r3, r3, #1
 801685c:	6043      	str	r3, [r0, #4]
 801685e:	f854 3f08 	ldr.w	r3, [r4, #8]!
 8016862:	4628      	mov	r0, r5
 8016864:	f8c3 c00c 	str.w	ip, [r3, #12]
 8016868:	f8cc 3008 	str.w	r3, [ip, #8]
 801686c:	f000 f8a0 	bl	80169b0 <__malloc_unlock>
 8016870:	4620      	mov	r0, r4
 8016872:	b003      	add	sp, #12
 8016874:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016878:	4664      	mov	r4, ip
 801687a:	e70f      	b.n	801669c <_malloc_r+0x190>
 801687c:	f858 0908 	ldr.w	r0, [r8], #-8
 8016880:	4540      	cmp	r0, r8
 8016882:	f103 33ff 	add.w	r3, r3, #4294967295
 8016886:	f43f af13 	beq.w	80166b0 <_malloc_r+0x1a4>
 801688a:	e718      	b.n	80166be <_malloc_r+0x1b2>
 801688c:	3304      	adds	r3, #4
 801688e:	0052      	lsls	r2, r2, #1
 8016890:	4210      	tst	r0, r2
 8016892:	d0fb      	beq.n	801688c <_malloc_r+0x380>
 8016894:	e6fc      	b.n	8016690 <_malloc_r+0x184>
 8016896:	4673      	mov	r3, lr
 8016898:	e7fa      	b.n	8016890 <_malloc_r+0x384>
 801689a:	6810      	ldr	r0, [r2, #0]
 801689c:	3001      	adds	r0, #1
 801689e:	bf1b      	ittet	ne
 80168a0:	eba4 0b0b 	subne.w	fp, r4, fp
 80168a4:	eb0b 020e 	addne.w	r2, fp, lr
 80168a8:	6014      	streq	r4, [r2, #0]
 80168aa:	601a      	strne	r2, [r3, #0]
 80168ac:	f014 0b07 	ands.w	fp, r4, #7
 80168b0:	bf1a      	itte	ne
 80168b2:	f1cb 0008 	rsbne	r0, fp, #8
 80168b6:	1824      	addne	r4, r4, r0
 80168b8:	4658      	moveq	r0, fp
 80168ba:	1862      	adds	r2, r4, r1
 80168bc:	ea02 010c 	and.w	r1, r2, ip
 80168c0:	4480      	add	r8, r0
 80168c2:	eba8 0801 	sub.w	r8, r8, r1
 80168c6:	ea08 080c 	and.w	r8, r8, ip
 80168ca:	4641      	mov	r1, r8
 80168cc:	4628      	mov	r0, r5
 80168ce:	9201      	str	r2, [sp, #4]
 80168d0:	f002 f874 	bl	80189bc <_sbrk_r>
 80168d4:	1c43      	adds	r3, r0, #1
 80168d6:	9a01      	ldr	r2, [sp, #4]
 80168d8:	4b28      	ldr	r3, [pc, #160]	@ (801697c <_malloc_r+0x470>)
 80168da:	d107      	bne.n	80168ec <_malloc_r+0x3e0>
 80168dc:	f1bb 0f00 	cmp.w	fp, #0
 80168e0:	d023      	beq.n	801692a <_malloc_r+0x41e>
 80168e2:	f1ab 0008 	sub.w	r0, fp, #8
 80168e6:	4410      	add	r0, r2
 80168e8:	f04f 0800 	mov.w	r8, #0
 80168ec:	681a      	ldr	r2, [r3, #0]
 80168ee:	60b4      	str	r4, [r6, #8]
 80168f0:	1b00      	subs	r0, r0, r4
 80168f2:	4440      	add	r0, r8
 80168f4:	4442      	add	r2, r8
 80168f6:	f040 0001 	orr.w	r0, r0, #1
 80168fa:	45b2      	cmp	sl, r6
 80168fc:	601a      	str	r2, [r3, #0]
 80168fe:	6060      	str	r0, [r4, #4]
 8016900:	f43f af29 	beq.w	8016756 <_malloc_r+0x24a>
 8016904:	f1b9 0f0f 	cmp.w	r9, #15
 8016908:	d812      	bhi.n	8016930 <_malloc_r+0x424>
 801690a:	2301      	movs	r3, #1
 801690c:	6063      	str	r3, [r4, #4]
 801690e:	68b3      	ldr	r3, [r6, #8]
 8016910:	685b      	ldr	r3, [r3, #4]
 8016912:	f023 0303 	bic.w	r3, r3, #3
 8016916:	42bb      	cmp	r3, r7
 8016918:	eba3 0207 	sub.w	r2, r3, r7
 801691c:	d301      	bcc.n	8016922 <_malloc_r+0x416>
 801691e:	2a0f      	cmp	r2, #15
 8016920:	dc22      	bgt.n	8016968 <_malloc_r+0x45c>
 8016922:	4628      	mov	r0, r5
 8016924:	f000 f844 	bl	80169b0 <__malloc_unlock>
 8016928:	e5fc      	b.n	8016524 <_malloc_r+0x18>
 801692a:	4610      	mov	r0, r2
 801692c:	46d8      	mov	r8, fp
 801692e:	e7dd      	b.n	80168ec <_malloc_r+0x3e0>
 8016930:	f8da 2004 	ldr.w	r2, [sl, #4]
 8016934:	f1a9 090c 	sub.w	r9, r9, #12
 8016938:	f029 0907 	bic.w	r9, r9, #7
 801693c:	f002 0201 	and.w	r2, r2, #1
 8016940:	ea42 0209 	orr.w	r2, r2, r9
 8016944:	f8ca 2004 	str.w	r2, [sl, #4]
 8016948:	2105      	movs	r1, #5
 801694a:	eb0a 0209 	add.w	r2, sl, r9
 801694e:	f1b9 0f0f 	cmp.w	r9, #15
 8016952:	e9c2 1101 	strd	r1, r1, [r2, #4]
 8016956:	f67f aefe 	bls.w	8016756 <_malloc_r+0x24a>
 801695a:	f10a 0108 	add.w	r1, sl, #8
 801695e:	4628      	mov	r0, r5
 8016960:	f7ff fd14 	bl	801638c <_free_r>
 8016964:	4b05      	ldr	r3, [pc, #20]	@ (801697c <_malloc_r+0x470>)
 8016966:	e6f6      	b.n	8016756 <_malloc_r+0x24a>
 8016968:	68b4      	ldr	r4, [r6, #8]
 801696a:	f047 0301 	orr.w	r3, r7, #1
 801696e:	4427      	add	r7, r4
 8016970:	f042 0201 	orr.w	r2, r2, #1
 8016974:	6063      	str	r3, [r4, #4]
 8016976:	60b7      	str	r7, [r6, #8]
 8016978:	607a      	str	r2, [r7, #4]
 801697a:	e5f8      	b.n	801656e <_malloc_r+0x62>
 801697c:	20001884 	.word	0x20001884

08016980 <__ascii_mbtowc>:
 8016980:	b082      	sub	sp, #8
 8016982:	b901      	cbnz	r1, 8016986 <__ascii_mbtowc+0x6>
 8016984:	a901      	add	r1, sp, #4
 8016986:	b142      	cbz	r2, 801699a <__ascii_mbtowc+0x1a>
 8016988:	b14b      	cbz	r3, 801699e <__ascii_mbtowc+0x1e>
 801698a:	7813      	ldrb	r3, [r2, #0]
 801698c:	600b      	str	r3, [r1, #0]
 801698e:	7812      	ldrb	r2, [r2, #0]
 8016990:	1e10      	subs	r0, r2, #0
 8016992:	bf18      	it	ne
 8016994:	2001      	movne	r0, #1
 8016996:	b002      	add	sp, #8
 8016998:	4770      	bx	lr
 801699a:	4610      	mov	r0, r2
 801699c:	e7fb      	b.n	8016996 <__ascii_mbtowc+0x16>
 801699e:	f06f 0001 	mvn.w	r0, #1
 80169a2:	e7f8      	b.n	8016996 <__ascii_mbtowc+0x16>

080169a4 <__malloc_lock>:
 80169a4:	4801      	ldr	r0, [pc, #4]	@ (80169ac <__malloc_lock+0x8>)
 80169a6:	f7fe be07 	b.w	80155b8 <__retarget_lock_acquire_recursive>
 80169aa:	bf00      	nop
 80169ac:	2000187c 	.word	0x2000187c

080169b0 <__malloc_unlock>:
 80169b0:	4801      	ldr	r0, [pc, #4]	@ (80169b8 <__malloc_unlock+0x8>)
 80169b2:	f7fe be02 	b.w	80155ba <__retarget_lock_release_recursive>
 80169b6:	bf00      	nop
 80169b8:	2000187c 	.word	0x2000187c

080169bc <_Balloc>:
 80169bc:	6c43      	ldr	r3, [r0, #68]	@ 0x44
 80169be:	b570      	push	{r4, r5, r6, lr}
 80169c0:	4605      	mov	r5, r0
 80169c2:	460c      	mov	r4, r1
 80169c4:	b17b      	cbz	r3, 80169e6 <_Balloc+0x2a>
 80169c6:	6c6b      	ldr	r3, [r5, #68]	@ 0x44
 80169c8:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 80169cc:	b9a0      	cbnz	r0, 80169f8 <_Balloc+0x3c>
 80169ce:	2101      	movs	r1, #1
 80169d0:	fa01 f604 	lsl.w	r6, r1, r4
 80169d4:	1d72      	adds	r2, r6, #5
 80169d6:	0092      	lsls	r2, r2, #2
 80169d8:	4628      	mov	r0, r5
 80169da:	f002 f85f 	bl	8018a9c <_calloc_r>
 80169de:	b148      	cbz	r0, 80169f4 <_Balloc+0x38>
 80169e0:	e9c0 4601 	strd	r4, r6, [r0, #4]
 80169e4:	e00b      	b.n	80169fe <_Balloc+0x42>
 80169e6:	2221      	movs	r2, #33	@ 0x21
 80169e8:	2104      	movs	r1, #4
 80169ea:	f002 f857 	bl	8018a9c <_calloc_r>
 80169ee:	6468      	str	r0, [r5, #68]	@ 0x44
 80169f0:	2800      	cmp	r0, #0
 80169f2:	d1e8      	bne.n	80169c6 <_Balloc+0xa>
 80169f4:	2000      	movs	r0, #0
 80169f6:	bd70      	pop	{r4, r5, r6, pc}
 80169f8:	6802      	ldr	r2, [r0, #0]
 80169fa:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
 80169fe:	2300      	movs	r3, #0
 8016a00:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8016a04:	e7f7      	b.n	80169f6 <_Balloc+0x3a>

08016a06 <_Bfree>:
 8016a06:	b131      	cbz	r1, 8016a16 <_Bfree+0x10>
 8016a08:	6c43      	ldr	r3, [r0, #68]	@ 0x44
 8016a0a:	684a      	ldr	r2, [r1, #4]
 8016a0c:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8016a10:	6008      	str	r0, [r1, #0]
 8016a12:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8016a16:	4770      	bx	lr

08016a18 <__multadd>:
 8016a18:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016a1c:	690d      	ldr	r5, [r1, #16]
 8016a1e:	4607      	mov	r7, r0
 8016a20:	460c      	mov	r4, r1
 8016a22:	461e      	mov	r6, r3
 8016a24:	f101 0c14 	add.w	ip, r1, #20
 8016a28:	2000      	movs	r0, #0
 8016a2a:	f8dc 3000 	ldr.w	r3, [ip]
 8016a2e:	b299      	uxth	r1, r3
 8016a30:	fb02 6101 	mla	r1, r2, r1, r6
 8016a34:	0c1e      	lsrs	r6, r3, #16
 8016a36:	0c0b      	lsrs	r3, r1, #16
 8016a38:	fb02 3306 	mla	r3, r2, r6, r3
 8016a3c:	b289      	uxth	r1, r1
 8016a3e:	3001      	adds	r0, #1
 8016a40:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8016a44:	4285      	cmp	r5, r0
 8016a46:	f84c 1b04 	str.w	r1, [ip], #4
 8016a4a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8016a4e:	dcec      	bgt.n	8016a2a <__multadd+0x12>
 8016a50:	b30e      	cbz	r6, 8016a96 <__multadd+0x7e>
 8016a52:	68a3      	ldr	r3, [r4, #8]
 8016a54:	42ab      	cmp	r3, r5
 8016a56:	dc19      	bgt.n	8016a8c <__multadd+0x74>
 8016a58:	6861      	ldr	r1, [r4, #4]
 8016a5a:	4638      	mov	r0, r7
 8016a5c:	3101      	adds	r1, #1
 8016a5e:	f7ff ffad 	bl	80169bc <_Balloc>
 8016a62:	4680      	mov	r8, r0
 8016a64:	b928      	cbnz	r0, 8016a72 <__multadd+0x5a>
 8016a66:	4602      	mov	r2, r0
 8016a68:	4b0c      	ldr	r3, [pc, #48]	@ (8016a9c <__multadd+0x84>)
 8016a6a:	480d      	ldr	r0, [pc, #52]	@ (8016aa0 <__multadd+0x88>)
 8016a6c:	21ba      	movs	r1, #186	@ 0xba
 8016a6e:	f7fc f8c3 	bl	8012bf8 <__assert_func>
 8016a72:	6922      	ldr	r2, [r4, #16]
 8016a74:	3202      	adds	r2, #2
 8016a76:	f104 010c 	add.w	r1, r4, #12
 8016a7a:	0092      	lsls	r2, r2, #2
 8016a7c:	300c      	adds	r0, #12
 8016a7e:	f7fe fd9d 	bl	80155bc <memcpy>
 8016a82:	4621      	mov	r1, r4
 8016a84:	4638      	mov	r0, r7
 8016a86:	f7ff ffbe 	bl	8016a06 <_Bfree>
 8016a8a:	4644      	mov	r4, r8
 8016a8c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8016a90:	3501      	adds	r5, #1
 8016a92:	615e      	str	r6, [r3, #20]
 8016a94:	6125      	str	r5, [r4, #16]
 8016a96:	4620      	mov	r0, r4
 8016a98:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016a9c:	0801e96b 	.word	0x0801e96b
 8016aa0:	0801e9d4 	.word	0x0801e9d4

08016aa4 <__hi0bits>:
 8016aa4:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8016aa8:	4603      	mov	r3, r0
 8016aaa:	bf36      	itet	cc
 8016aac:	0403      	lslcc	r3, r0, #16
 8016aae:	2000      	movcs	r0, #0
 8016ab0:	2010      	movcc	r0, #16
 8016ab2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8016ab6:	bf3c      	itt	cc
 8016ab8:	021b      	lslcc	r3, r3, #8
 8016aba:	3008      	addcc	r0, #8
 8016abc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8016ac0:	bf3c      	itt	cc
 8016ac2:	011b      	lslcc	r3, r3, #4
 8016ac4:	3004      	addcc	r0, #4
 8016ac6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8016aca:	bf3c      	itt	cc
 8016acc:	009b      	lslcc	r3, r3, #2
 8016ace:	3002      	addcc	r0, #2
 8016ad0:	2b00      	cmp	r3, #0
 8016ad2:	db05      	blt.n	8016ae0 <__hi0bits+0x3c>
 8016ad4:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8016ad8:	f100 0001 	add.w	r0, r0, #1
 8016adc:	bf08      	it	eq
 8016ade:	2020      	moveq	r0, #32
 8016ae0:	4770      	bx	lr

08016ae2 <__lo0bits>:
 8016ae2:	6803      	ldr	r3, [r0, #0]
 8016ae4:	4602      	mov	r2, r0
 8016ae6:	f013 0007 	ands.w	r0, r3, #7
 8016aea:	d00b      	beq.n	8016b04 <__lo0bits+0x22>
 8016aec:	07d9      	lsls	r1, r3, #31
 8016aee:	d421      	bmi.n	8016b34 <__lo0bits+0x52>
 8016af0:	0798      	lsls	r0, r3, #30
 8016af2:	bf49      	itett	mi
 8016af4:	085b      	lsrmi	r3, r3, #1
 8016af6:	089b      	lsrpl	r3, r3, #2
 8016af8:	2001      	movmi	r0, #1
 8016afa:	6013      	strmi	r3, [r2, #0]
 8016afc:	bf5c      	itt	pl
 8016afe:	6013      	strpl	r3, [r2, #0]
 8016b00:	2002      	movpl	r0, #2
 8016b02:	4770      	bx	lr
 8016b04:	b299      	uxth	r1, r3
 8016b06:	b909      	cbnz	r1, 8016b0c <__lo0bits+0x2a>
 8016b08:	0c1b      	lsrs	r3, r3, #16
 8016b0a:	2010      	movs	r0, #16
 8016b0c:	b2d9      	uxtb	r1, r3
 8016b0e:	b909      	cbnz	r1, 8016b14 <__lo0bits+0x32>
 8016b10:	3008      	adds	r0, #8
 8016b12:	0a1b      	lsrs	r3, r3, #8
 8016b14:	0719      	lsls	r1, r3, #28
 8016b16:	bf04      	itt	eq
 8016b18:	091b      	lsreq	r3, r3, #4
 8016b1a:	3004      	addeq	r0, #4
 8016b1c:	0799      	lsls	r1, r3, #30
 8016b1e:	bf04      	itt	eq
 8016b20:	089b      	lsreq	r3, r3, #2
 8016b22:	3002      	addeq	r0, #2
 8016b24:	07d9      	lsls	r1, r3, #31
 8016b26:	d403      	bmi.n	8016b30 <__lo0bits+0x4e>
 8016b28:	085b      	lsrs	r3, r3, #1
 8016b2a:	f100 0001 	add.w	r0, r0, #1
 8016b2e:	d003      	beq.n	8016b38 <__lo0bits+0x56>
 8016b30:	6013      	str	r3, [r2, #0]
 8016b32:	4770      	bx	lr
 8016b34:	2000      	movs	r0, #0
 8016b36:	4770      	bx	lr
 8016b38:	2020      	movs	r0, #32
 8016b3a:	4770      	bx	lr

08016b3c <__i2b>:
 8016b3c:	b510      	push	{r4, lr}
 8016b3e:	460c      	mov	r4, r1
 8016b40:	2101      	movs	r1, #1
 8016b42:	f7ff ff3b 	bl	80169bc <_Balloc>
 8016b46:	4602      	mov	r2, r0
 8016b48:	b928      	cbnz	r0, 8016b56 <__i2b+0x1a>
 8016b4a:	4b05      	ldr	r3, [pc, #20]	@ (8016b60 <__i2b+0x24>)
 8016b4c:	4805      	ldr	r0, [pc, #20]	@ (8016b64 <__i2b+0x28>)
 8016b4e:	f240 1145 	movw	r1, #325	@ 0x145
 8016b52:	f7fc f851 	bl	8012bf8 <__assert_func>
 8016b56:	2301      	movs	r3, #1
 8016b58:	6144      	str	r4, [r0, #20]
 8016b5a:	6103      	str	r3, [r0, #16]
 8016b5c:	bd10      	pop	{r4, pc}
 8016b5e:	bf00      	nop
 8016b60:	0801e96b 	.word	0x0801e96b
 8016b64:	0801e9d4 	.word	0x0801e9d4

08016b68 <__multiply>:
 8016b68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016b6c:	4614      	mov	r4, r2
 8016b6e:	690a      	ldr	r2, [r1, #16]
 8016b70:	6923      	ldr	r3, [r4, #16]
 8016b72:	429a      	cmp	r2, r3
 8016b74:	bfa8      	it	ge
 8016b76:	4623      	movge	r3, r4
 8016b78:	460f      	mov	r7, r1
 8016b7a:	bfa4      	itt	ge
 8016b7c:	460c      	movge	r4, r1
 8016b7e:	461f      	movge	r7, r3
 8016b80:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8016b84:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8016b88:	68a3      	ldr	r3, [r4, #8]
 8016b8a:	6861      	ldr	r1, [r4, #4]
 8016b8c:	eb0a 0609 	add.w	r6, sl, r9
 8016b90:	42b3      	cmp	r3, r6
 8016b92:	b085      	sub	sp, #20
 8016b94:	bfb8      	it	lt
 8016b96:	3101      	addlt	r1, #1
 8016b98:	f7ff ff10 	bl	80169bc <_Balloc>
 8016b9c:	b930      	cbnz	r0, 8016bac <__multiply+0x44>
 8016b9e:	4602      	mov	r2, r0
 8016ba0:	4b44      	ldr	r3, [pc, #272]	@ (8016cb4 <__multiply+0x14c>)
 8016ba2:	4845      	ldr	r0, [pc, #276]	@ (8016cb8 <__multiply+0x150>)
 8016ba4:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8016ba8:	f7fc f826 	bl	8012bf8 <__assert_func>
 8016bac:	f100 0514 	add.w	r5, r0, #20
 8016bb0:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8016bb4:	462b      	mov	r3, r5
 8016bb6:	2200      	movs	r2, #0
 8016bb8:	4543      	cmp	r3, r8
 8016bba:	d321      	bcc.n	8016c00 <__multiply+0x98>
 8016bbc:	f107 0114 	add.w	r1, r7, #20
 8016bc0:	f104 0214 	add.w	r2, r4, #20
 8016bc4:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8016bc8:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8016bcc:	9302      	str	r3, [sp, #8]
 8016bce:	1b13      	subs	r3, r2, r4
 8016bd0:	3b15      	subs	r3, #21
 8016bd2:	f023 0303 	bic.w	r3, r3, #3
 8016bd6:	3304      	adds	r3, #4
 8016bd8:	f104 0715 	add.w	r7, r4, #21
 8016bdc:	42ba      	cmp	r2, r7
 8016bde:	bf38      	it	cc
 8016be0:	2304      	movcc	r3, #4
 8016be2:	9301      	str	r3, [sp, #4]
 8016be4:	9b02      	ldr	r3, [sp, #8]
 8016be6:	9103      	str	r1, [sp, #12]
 8016be8:	428b      	cmp	r3, r1
 8016bea:	d80c      	bhi.n	8016c06 <__multiply+0x9e>
 8016bec:	2e00      	cmp	r6, #0
 8016bee:	dd03      	ble.n	8016bf8 <__multiply+0x90>
 8016bf0:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8016bf4:	2b00      	cmp	r3, #0
 8016bf6:	d05b      	beq.n	8016cb0 <__multiply+0x148>
 8016bf8:	6106      	str	r6, [r0, #16]
 8016bfa:	b005      	add	sp, #20
 8016bfc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016c00:	f843 2b04 	str.w	r2, [r3], #4
 8016c04:	e7d8      	b.n	8016bb8 <__multiply+0x50>
 8016c06:	f8b1 a000 	ldrh.w	sl, [r1]
 8016c0a:	f1ba 0f00 	cmp.w	sl, #0
 8016c0e:	d024      	beq.n	8016c5a <__multiply+0xf2>
 8016c10:	f104 0e14 	add.w	lr, r4, #20
 8016c14:	46a9      	mov	r9, r5
 8016c16:	f04f 0c00 	mov.w	ip, #0
 8016c1a:	f85e 7b04 	ldr.w	r7, [lr], #4
 8016c1e:	f8d9 3000 	ldr.w	r3, [r9]
 8016c22:	fa1f fb87 	uxth.w	fp, r7
 8016c26:	b29b      	uxth	r3, r3
 8016c28:	fb0a 330b 	mla	r3, sl, fp, r3
 8016c2c:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8016c30:	f8d9 7000 	ldr.w	r7, [r9]
 8016c34:	4463      	add	r3, ip
 8016c36:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8016c3a:	fb0a c70b 	mla	r7, sl, fp, ip
 8016c3e:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8016c42:	b29b      	uxth	r3, r3
 8016c44:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8016c48:	4572      	cmp	r2, lr
 8016c4a:	f849 3b04 	str.w	r3, [r9], #4
 8016c4e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8016c52:	d8e2      	bhi.n	8016c1a <__multiply+0xb2>
 8016c54:	9b01      	ldr	r3, [sp, #4]
 8016c56:	f845 c003 	str.w	ip, [r5, r3]
 8016c5a:	9b03      	ldr	r3, [sp, #12]
 8016c5c:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8016c60:	3104      	adds	r1, #4
 8016c62:	f1b9 0f00 	cmp.w	r9, #0
 8016c66:	d021      	beq.n	8016cac <__multiply+0x144>
 8016c68:	682b      	ldr	r3, [r5, #0]
 8016c6a:	f104 0c14 	add.w	ip, r4, #20
 8016c6e:	46ae      	mov	lr, r5
 8016c70:	f04f 0a00 	mov.w	sl, #0
 8016c74:	f8bc b000 	ldrh.w	fp, [ip]
 8016c78:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8016c7c:	fb09 770b 	mla	r7, r9, fp, r7
 8016c80:	4457      	add	r7, sl
 8016c82:	b29b      	uxth	r3, r3
 8016c84:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8016c88:	f84e 3b04 	str.w	r3, [lr], #4
 8016c8c:	f85c 3b04 	ldr.w	r3, [ip], #4
 8016c90:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8016c94:	f8be 3000 	ldrh.w	r3, [lr]
 8016c98:	fb09 330a 	mla	r3, r9, sl, r3
 8016c9c:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8016ca0:	4562      	cmp	r2, ip
 8016ca2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8016ca6:	d8e5      	bhi.n	8016c74 <__multiply+0x10c>
 8016ca8:	9f01      	ldr	r7, [sp, #4]
 8016caa:	51eb      	str	r3, [r5, r7]
 8016cac:	3504      	adds	r5, #4
 8016cae:	e799      	b.n	8016be4 <__multiply+0x7c>
 8016cb0:	3e01      	subs	r6, #1
 8016cb2:	e79b      	b.n	8016bec <__multiply+0x84>
 8016cb4:	0801e96b 	.word	0x0801e96b
 8016cb8:	0801e9d4 	.word	0x0801e9d4

08016cbc <__pow5mult>:
 8016cbc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8016cc0:	4615      	mov	r5, r2
 8016cc2:	f012 0203 	ands.w	r2, r2, #3
 8016cc6:	4607      	mov	r7, r0
 8016cc8:	460e      	mov	r6, r1
 8016cca:	d007      	beq.n	8016cdc <__pow5mult+0x20>
 8016ccc:	4c1a      	ldr	r4, [pc, #104]	@ (8016d38 <__pow5mult+0x7c>)
 8016cce:	3a01      	subs	r2, #1
 8016cd0:	2300      	movs	r3, #0
 8016cd2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8016cd6:	f7ff fe9f 	bl	8016a18 <__multadd>
 8016cda:	4606      	mov	r6, r0
 8016cdc:	10ad      	asrs	r5, r5, #2
 8016cde:	d027      	beq.n	8016d30 <__pow5mult+0x74>
 8016ce0:	6c3c      	ldr	r4, [r7, #64]	@ 0x40
 8016ce2:	b944      	cbnz	r4, 8016cf6 <__pow5mult+0x3a>
 8016ce4:	f240 2171 	movw	r1, #625	@ 0x271
 8016ce8:	4638      	mov	r0, r7
 8016cea:	f7ff ff27 	bl	8016b3c <__i2b>
 8016cee:	2300      	movs	r3, #0
 8016cf0:	6438      	str	r0, [r7, #64]	@ 0x40
 8016cf2:	4604      	mov	r4, r0
 8016cf4:	6003      	str	r3, [r0, #0]
 8016cf6:	f04f 0900 	mov.w	r9, #0
 8016cfa:	07eb      	lsls	r3, r5, #31
 8016cfc:	d50a      	bpl.n	8016d14 <__pow5mult+0x58>
 8016cfe:	4631      	mov	r1, r6
 8016d00:	4622      	mov	r2, r4
 8016d02:	4638      	mov	r0, r7
 8016d04:	f7ff ff30 	bl	8016b68 <__multiply>
 8016d08:	4631      	mov	r1, r6
 8016d0a:	4680      	mov	r8, r0
 8016d0c:	4638      	mov	r0, r7
 8016d0e:	f7ff fe7a 	bl	8016a06 <_Bfree>
 8016d12:	4646      	mov	r6, r8
 8016d14:	106d      	asrs	r5, r5, #1
 8016d16:	d00b      	beq.n	8016d30 <__pow5mult+0x74>
 8016d18:	6820      	ldr	r0, [r4, #0]
 8016d1a:	b938      	cbnz	r0, 8016d2c <__pow5mult+0x70>
 8016d1c:	4622      	mov	r2, r4
 8016d1e:	4621      	mov	r1, r4
 8016d20:	4638      	mov	r0, r7
 8016d22:	f7ff ff21 	bl	8016b68 <__multiply>
 8016d26:	6020      	str	r0, [r4, #0]
 8016d28:	f8c0 9000 	str.w	r9, [r0]
 8016d2c:	4604      	mov	r4, r0
 8016d2e:	e7e4      	b.n	8016cfa <__pow5mult+0x3e>
 8016d30:	4630      	mov	r0, r6
 8016d32:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8016d36:	bf00      	nop
 8016d38:	0801ea30 	.word	0x0801ea30

08016d3c <__lshift>:
 8016d3c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8016d40:	460c      	mov	r4, r1
 8016d42:	6849      	ldr	r1, [r1, #4]
 8016d44:	6923      	ldr	r3, [r4, #16]
 8016d46:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8016d4a:	68a3      	ldr	r3, [r4, #8]
 8016d4c:	4607      	mov	r7, r0
 8016d4e:	4691      	mov	r9, r2
 8016d50:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8016d54:	f108 0601 	add.w	r6, r8, #1
 8016d58:	42b3      	cmp	r3, r6
 8016d5a:	db0b      	blt.n	8016d74 <__lshift+0x38>
 8016d5c:	4638      	mov	r0, r7
 8016d5e:	f7ff fe2d 	bl	80169bc <_Balloc>
 8016d62:	4605      	mov	r5, r0
 8016d64:	b948      	cbnz	r0, 8016d7a <__lshift+0x3e>
 8016d66:	4602      	mov	r2, r0
 8016d68:	4b28      	ldr	r3, [pc, #160]	@ (8016e0c <__lshift+0xd0>)
 8016d6a:	4829      	ldr	r0, [pc, #164]	@ (8016e10 <__lshift+0xd4>)
 8016d6c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8016d70:	f7fb ff42 	bl	8012bf8 <__assert_func>
 8016d74:	3101      	adds	r1, #1
 8016d76:	005b      	lsls	r3, r3, #1
 8016d78:	e7ee      	b.n	8016d58 <__lshift+0x1c>
 8016d7a:	2300      	movs	r3, #0
 8016d7c:	f100 0114 	add.w	r1, r0, #20
 8016d80:	f100 0210 	add.w	r2, r0, #16
 8016d84:	4618      	mov	r0, r3
 8016d86:	4553      	cmp	r3, sl
 8016d88:	db33      	blt.n	8016df2 <__lshift+0xb6>
 8016d8a:	6920      	ldr	r0, [r4, #16]
 8016d8c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8016d90:	f104 0314 	add.w	r3, r4, #20
 8016d94:	f019 091f 	ands.w	r9, r9, #31
 8016d98:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8016d9c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8016da0:	d02b      	beq.n	8016dfa <__lshift+0xbe>
 8016da2:	f1c9 0e20 	rsb	lr, r9, #32
 8016da6:	468a      	mov	sl, r1
 8016da8:	2200      	movs	r2, #0
 8016daa:	6818      	ldr	r0, [r3, #0]
 8016dac:	fa00 f009 	lsl.w	r0, r0, r9
 8016db0:	4310      	orrs	r0, r2
 8016db2:	f84a 0b04 	str.w	r0, [sl], #4
 8016db6:	f853 2b04 	ldr.w	r2, [r3], #4
 8016dba:	459c      	cmp	ip, r3
 8016dbc:	fa22 f20e 	lsr.w	r2, r2, lr
 8016dc0:	d8f3      	bhi.n	8016daa <__lshift+0x6e>
 8016dc2:	ebac 0304 	sub.w	r3, ip, r4
 8016dc6:	3b15      	subs	r3, #21
 8016dc8:	f023 0303 	bic.w	r3, r3, #3
 8016dcc:	3304      	adds	r3, #4
 8016dce:	f104 0015 	add.w	r0, r4, #21
 8016dd2:	4584      	cmp	ip, r0
 8016dd4:	bf38      	it	cc
 8016dd6:	2304      	movcc	r3, #4
 8016dd8:	50ca      	str	r2, [r1, r3]
 8016dda:	b10a      	cbz	r2, 8016de0 <__lshift+0xa4>
 8016ddc:	f108 0602 	add.w	r6, r8, #2
 8016de0:	3e01      	subs	r6, #1
 8016de2:	4638      	mov	r0, r7
 8016de4:	612e      	str	r6, [r5, #16]
 8016de6:	4621      	mov	r1, r4
 8016de8:	f7ff fe0d 	bl	8016a06 <_Bfree>
 8016dec:	4628      	mov	r0, r5
 8016dee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016df2:	f842 0f04 	str.w	r0, [r2, #4]!
 8016df6:	3301      	adds	r3, #1
 8016df8:	e7c5      	b.n	8016d86 <__lshift+0x4a>
 8016dfa:	3904      	subs	r1, #4
 8016dfc:	f853 2b04 	ldr.w	r2, [r3], #4
 8016e00:	f841 2f04 	str.w	r2, [r1, #4]!
 8016e04:	459c      	cmp	ip, r3
 8016e06:	d8f9      	bhi.n	8016dfc <__lshift+0xc0>
 8016e08:	e7ea      	b.n	8016de0 <__lshift+0xa4>
 8016e0a:	bf00      	nop
 8016e0c:	0801e96b 	.word	0x0801e96b
 8016e10:	0801e9d4 	.word	0x0801e9d4

08016e14 <__mcmp>:
 8016e14:	690a      	ldr	r2, [r1, #16]
 8016e16:	4603      	mov	r3, r0
 8016e18:	6900      	ldr	r0, [r0, #16]
 8016e1a:	1a80      	subs	r0, r0, r2
 8016e1c:	b530      	push	{r4, r5, lr}
 8016e1e:	d10e      	bne.n	8016e3e <__mcmp+0x2a>
 8016e20:	3314      	adds	r3, #20
 8016e22:	3114      	adds	r1, #20
 8016e24:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8016e28:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8016e2c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8016e30:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8016e34:	4295      	cmp	r5, r2
 8016e36:	d003      	beq.n	8016e40 <__mcmp+0x2c>
 8016e38:	d205      	bcs.n	8016e46 <__mcmp+0x32>
 8016e3a:	f04f 30ff 	mov.w	r0, #4294967295
 8016e3e:	bd30      	pop	{r4, r5, pc}
 8016e40:	42a3      	cmp	r3, r4
 8016e42:	d3f3      	bcc.n	8016e2c <__mcmp+0x18>
 8016e44:	e7fb      	b.n	8016e3e <__mcmp+0x2a>
 8016e46:	2001      	movs	r0, #1
 8016e48:	e7f9      	b.n	8016e3e <__mcmp+0x2a>
	...

08016e4c <__mdiff>:
 8016e4c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016e50:	4689      	mov	r9, r1
 8016e52:	4606      	mov	r6, r0
 8016e54:	4611      	mov	r1, r2
 8016e56:	4648      	mov	r0, r9
 8016e58:	4614      	mov	r4, r2
 8016e5a:	f7ff ffdb 	bl	8016e14 <__mcmp>
 8016e5e:	1e05      	subs	r5, r0, #0
 8016e60:	d112      	bne.n	8016e88 <__mdiff+0x3c>
 8016e62:	4629      	mov	r1, r5
 8016e64:	4630      	mov	r0, r6
 8016e66:	f7ff fda9 	bl	80169bc <_Balloc>
 8016e6a:	4602      	mov	r2, r0
 8016e6c:	b928      	cbnz	r0, 8016e7a <__mdiff+0x2e>
 8016e6e:	4b3f      	ldr	r3, [pc, #252]	@ (8016f6c <__mdiff+0x120>)
 8016e70:	f240 2137 	movw	r1, #567	@ 0x237
 8016e74:	483e      	ldr	r0, [pc, #248]	@ (8016f70 <__mdiff+0x124>)
 8016e76:	f7fb febf 	bl	8012bf8 <__assert_func>
 8016e7a:	2301      	movs	r3, #1
 8016e7c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8016e80:	4610      	mov	r0, r2
 8016e82:	b003      	add	sp, #12
 8016e84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016e88:	bfbc      	itt	lt
 8016e8a:	464b      	movlt	r3, r9
 8016e8c:	46a1      	movlt	r9, r4
 8016e8e:	4630      	mov	r0, r6
 8016e90:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8016e94:	bfba      	itte	lt
 8016e96:	461c      	movlt	r4, r3
 8016e98:	2501      	movlt	r5, #1
 8016e9a:	2500      	movge	r5, #0
 8016e9c:	f7ff fd8e 	bl	80169bc <_Balloc>
 8016ea0:	4602      	mov	r2, r0
 8016ea2:	b918      	cbnz	r0, 8016eac <__mdiff+0x60>
 8016ea4:	4b31      	ldr	r3, [pc, #196]	@ (8016f6c <__mdiff+0x120>)
 8016ea6:	f240 2145 	movw	r1, #581	@ 0x245
 8016eaa:	e7e3      	b.n	8016e74 <__mdiff+0x28>
 8016eac:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8016eb0:	6926      	ldr	r6, [r4, #16]
 8016eb2:	60c5      	str	r5, [r0, #12]
 8016eb4:	f109 0310 	add.w	r3, r9, #16
 8016eb8:	f109 0514 	add.w	r5, r9, #20
 8016ebc:	f104 0e14 	add.w	lr, r4, #20
 8016ec0:	f100 0b14 	add.w	fp, r0, #20
 8016ec4:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8016ec8:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8016ecc:	9301      	str	r3, [sp, #4]
 8016ece:	46d9      	mov	r9, fp
 8016ed0:	f04f 0c00 	mov.w	ip, #0
 8016ed4:	9b01      	ldr	r3, [sp, #4]
 8016ed6:	f85e 0b04 	ldr.w	r0, [lr], #4
 8016eda:	f853 af04 	ldr.w	sl, [r3, #4]!
 8016ede:	9301      	str	r3, [sp, #4]
 8016ee0:	fa1f f38a 	uxth.w	r3, sl
 8016ee4:	4619      	mov	r1, r3
 8016ee6:	b283      	uxth	r3, r0
 8016ee8:	1acb      	subs	r3, r1, r3
 8016eea:	0c00      	lsrs	r0, r0, #16
 8016eec:	4463      	add	r3, ip
 8016eee:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8016ef2:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8016ef6:	b29b      	uxth	r3, r3
 8016ef8:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8016efc:	4576      	cmp	r6, lr
 8016efe:	f849 3b04 	str.w	r3, [r9], #4
 8016f02:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8016f06:	d8e5      	bhi.n	8016ed4 <__mdiff+0x88>
 8016f08:	1b33      	subs	r3, r6, r4
 8016f0a:	3b15      	subs	r3, #21
 8016f0c:	f023 0303 	bic.w	r3, r3, #3
 8016f10:	3415      	adds	r4, #21
 8016f12:	3304      	adds	r3, #4
 8016f14:	42a6      	cmp	r6, r4
 8016f16:	bf38      	it	cc
 8016f18:	2304      	movcc	r3, #4
 8016f1a:	441d      	add	r5, r3
 8016f1c:	445b      	add	r3, fp
 8016f1e:	461e      	mov	r6, r3
 8016f20:	462c      	mov	r4, r5
 8016f22:	4544      	cmp	r4, r8
 8016f24:	d30e      	bcc.n	8016f44 <__mdiff+0xf8>
 8016f26:	f108 0103 	add.w	r1, r8, #3
 8016f2a:	1b49      	subs	r1, r1, r5
 8016f2c:	f021 0103 	bic.w	r1, r1, #3
 8016f30:	3d03      	subs	r5, #3
 8016f32:	45a8      	cmp	r8, r5
 8016f34:	bf38      	it	cc
 8016f36:	2100      	movcc	r1, #0
 8016f38:	440b      	add	r3, r1
 8016f3a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8016f3e:	b191      	cbz	r1, 8016f66 <__mdiff+0x11a>
 8016f40:	6117      	str	r7, [r2, #16]
 8016f42:	e79d      	b.n	8016e80 <__mdiff+0x34>
 8016f44:	f854 1b04 	ldr.w	r1, [r4], #4
 8016f48:	46e6      	mov	lr, ip
 8016f4a:	0c08      	lsrs	r0, r1, #16
 8016f4c:	fa1c fc81 	uxtah	ip, ip, r1
 8016f50:	4471      	add	r1, lr
 8016f52:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8016f56:	b289      	uxth	r1, r1
 8016f58:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8016f5c:	f846 1b04 	str.w	r1, [r6], #4
 8016f60:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8016f64:	e7dd      	b.n	8016f22 <__mdiff+0xd6>
 8016f66:	3f01      	subs	r7, #1
 8016f68:	e7e7      	b.n	8016f3a <__mdiff+0xee>
 8016f6a:	bf00      	nop
 8016f6c:	0801e96b 	.word	0x0801e96b
 8016f70:	0801e9d4 	.word	0x0801e9d4

08016f74 <__d2b>:
 8016f74:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8016f78:	460f      	mov	r7, r1
 8016f7a:	2101      	movs	r1, #1
 8016f7c:	ec59 8b10 	vmov	r8, r9, d0
 8016f80:	4616      	mov	r6, r2
 8016f82:	f7ff fd1b 	bl	80169bc <_Balloc>
 8016f86:	4604      	mov	r4, r0
 8016f88:	b930      	cbnz	r0, 8016f98 <__d2b+0x24>
 8016f8a:	4602      	mov	r2, r0
 8016f8c:	4b23      	ldr	r3, [pc, #140]	@ (801701c <__d2b+0xa8>)
 8016f8e:	4824      	ldr	r0, [pc, #144]	@ (8017020 <__d2b+0xac>)
 8016f90:	f240 310f 	movw	r1, #783	@ 0x30f
 8016f94:	f7fb fe30 	bl	8012bf8 <__assert_func>
 8016f98:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8016f9c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8016fa0:	b10d      	cbz	r5, 8016fa6 <__d2b+0x32>
 8016fa2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8016fa6:	9301      	str	r3, [sp, #4]
 8016fa8:	f1b8 0300 	subs.w	r3, r8, #0
 8016fac:	d023      	beq.n	8016ff6 <__d2b+0x82>
 8016fae:	4668      	mov	r0, sp
 8016fb0:	9300      	str	r3, [sp, #0]
 8016fb2:	f7ff fd96 	bl	8016ae2 <__lo0bits>
 8016fb6:	e9dd 1200 	ldrd	r1, r2, [sp]
 8016fba:	b1d0      	cbz	r0, 8016ff2 <__d2b+0x7e>
 8016fbc:	f1c0 0320 	rsb	r3, r0, #32
 8016fc0:	fa02 f303 	lsl.w	r3, r2, r3
 8016fc4:	430b      	orrs	r3, r1
 8016fc6:	40c2      	lsrs	r2, r0
 8016fc8:	6163      	str	r3, [r4, #20]
 8016fca:	9201      	str	r2, [sp, #4]
 8016fcc:	9b01      	ldr	r3, [sp, #4]
 8016fce:	61a3      	str	r3, [r4, #24]
 8016fd0:	2b00      	cmp	r3, #0
 8016fd2:	bf0c      	ite	eq
 8016fd4:	2201      	moveq	r2, #1
 8016fd6:	2202      	movne	r2, #2
 8016fd8:	6122      	str	r2, [r4, #16]
 8016fda:	b1a5      	cbz	r5, 8017006 <__d2b+0x92>
 8016fdc:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8016fe0:	4405      	add	r5, r0
 8016fe2:	603d      	str	r5, [r7, #0]
 8016fe4:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8016fe8:	6030      	str	r0, [r6, #0]
 8016fea:	4620      	mov	r0, r4
 8016fec:	b003      	add	sp, #12
 8016fee:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8016ff2:	6161      	str	r1, [r4, #20]
 8016ff4:	e7ea      	b.n	8016fcc <__d2b+0x58>
 8016ff6:	a801      	add	r0, sp, #4
 8016ff8:	f7ff fd73 	bl	8016ae2 <__lo0bits>
 8016ffc:	9b01      	ldr	r3, [sp, #4]
 8016ffe:	6163      	str	r3, [r4, #20]
 8017000:	3020      	adds	r0, #32
 8017002:	2201      	movs	r2, #1
 8017004:	e7e8      	b.n	8016fd8 <__d2b+0x64>
 8017006:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 801700a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 801700e:	6038      	str	r0, [r7, #0]
 8017010:	6918      	ldr	r0, [r3, #16]
 8017012:	f7ff fd47 	bl	8016aa4 <__hi0bits>
 8017016:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801701a:	e7e5      	b.n	8016fe8 <__d2b+0x74>
 801701c:	0801e96b 	.word	0x0801e96b
 8017020:	0801e9d4 	.word	0x0801e9d4

08017024 <_realloc_r>:
 8017024:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017028:	4682      	mov	sl, r0
 801702a:	4693      	mov	fp, r2
 801702c:	460c      	mov	r4, r1
 801702e:	b929      	cbnz	r1, 801703c <_realloc_r+0x18>
 8017030:	4611      	mov	r1, r2
 8017032:	b003      	add	sp, #12
 8017034:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017038:	f7ff ba68 	b.w	801650c <_malloc_r>
 801703c:	f7ff fcb2 	bl	80169a4 <__malloc_lock>
 8017040:	f10b 080b 	add.w	r8, fp, #11
 8017044:	f854 5c04 	ldr.w	r5, [r4, #-4]
 8017048:	f1b8 0f16 	cmp.w	r8, #22
 801704c:	f1a4 0908 	sub.w	r9, r4, #8
 8017050:	f025 0603 	bic.w	r6, r5, #3
 8017054:	d908      	bls.n	8017068 <_realloc_r+0x44>
 8017056:	f038 0807 	bics.w	r8, r8, #7
 801705a:	d507      	bpl.n	801706c <_realloc_r+0x48>
 801705c:	230c      	movs	r3, #12
 801705e:	f8ca 3000 	str.w	r3, [sl]
 8017062:	f04f 0b00 	mov.w	fp, #0
 8017066:	e032      	b.n	80170ce <_realloc_r+0xaa>
 8017068:	f04f 0810 	mov.w	r8, #16
 801706c:	45c3      	cmp	fp, r8
 801706e:	d8f5      	bhi.n	801705c <_realloc_r+0x38>
 8017070:	4546      	cmp	r6, r8
 8017072:	f280 8174 	bge.w	801735e <_realloc_r+0x33a>
 8017076:	4b9e      	ldr	r3, [pc, #632]	@ (80172f0 <_realloc_r+0x2cc>)
 8017078:	f8d3 c008 	ldr.w	ip, [r3, #8]
 801707c:	eb09 0106 	add.w	r1, r9, r6
 8017080:	458c      	cmp	ip, r1
 8017082:	6848      	ldr	r0, [r1, #4]
 8017084:	d005      	beq.n	8017092 <_realloc_r+0x6e>
 8017086:	f020 0201 	bic.w	r2, r0, #1
 801708a:	440a      	add	r2, r1
 801708c:	6852      	ldr	r2, [r2, #4]
 801708e:	07d7      	lsls	r7, r2, #31
 8017090:	d449      	bmi.n	8017126 <_realloc_r+0x102>
 8017092:	f020 0003 	bic.w	r0, r0, #3
 8017096:	458c      	cmp	ip, r1
 8017098:	eb06 0700 	add.w	r7, r6, r0
 801709c:	d11b      	bne.n	80170d6 <_realloc_r+0xb2>
 801709e:	f108 0210 	add.w	r2, r8, #16
 80170a2:	42ba      	cmp	r2, r7
 80170a4:	dc41      	bgt.n	801712a <_realloc_r+0x106>
 80170a6:	eb09 0208 	add.w	r2, r9, r8
 80170aa:	eba7 0708 	sub.w	r7, r7, r8
 80170ae:	f047 0701 	orr.w	r7, r7, #1
 80170b2:	609a      	str	r2, [r3, #8]
 80170b4:	6057      	str	r7, [r2, #4]
 80170b6:	f854 3c04 	ldr.w	r3, [r4, #-4]
 80170ba:	f003 0301 	and.w	r3, r3, #1
 80170be:	ea43 0308 	orr.w	r3, r3, r8
 80170c2:	f844 3c04 	str.w	r3, [r4, #-4]
 80170c6:	4650      	mov	r0, sl
 80170c8:	f7ff fc72 	bl	80169b0 <__malloc_unlock>
 80170cc:	46a3      	mov	fp, r4
 80170ce:	4658      	mov	r0, fp
 80170d0:	b003      	add	sp, #12
 80170d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80170d6:	45b8      	cmp	r8, r7
 80170d8:	dc27      	bgt.n	801712a <_realloc_r+0x106>
 80170da:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
 80170de:	60d3      	str	r3, [r2, #12]
 80170e0:	609a      	str	r2, [r3, #8]
 80170e2:	f8d9 3004 	ldr.w	r3, [r9, #4]
 80170e6:	eba7 0008 	sub.w	r0, r7, r8
 80170ea:	280f      	cmp	r0, #15
 80170ec:	f003 0301 	and.w	r3, r3, #1
 80170f0:	eb09 0207 	add.w	r2, r9, r7
 80170f4:	f240 8135 	bls.w	8017362 <_realloc_r+0x33e>
 80170f8:	eb09 0108 	add.w	r1, r9, r8
 80170fc:	ea48 0303 	orr.w	r3, r8, r3
 8017100:	f040 0001 	orr.w	r0, r0, #1
 8017104:	f8c9 3004 	str.w	r3, [r9, #4]
 8017108:	6048      	str	r0, [r1, #4]
 801710a:	6853      	ldr	r3, [r2, #4]
 801710c:	f043 0301 	orr.w	r3, r3, #1
 8017110:	6053      	str	r3, [r2, #4]
 8017112:	3108      	adds	r1, #8
 8017114:	4650      	mov	r0, sl
 8017116:	f7ff f939 	bl	801638c <_free_r>
 801711a:	4650      	mov	r0, sl
 801711c:	f7ff fc48 	bl	80169b0 <__malloc_unlock>
 8017120:	f109 0b08 	add.w	fp, r9, #8
 8017124:	e7d3      	b.n	80170ce <_realloc_r+0xaa>
 8017126:	2000      	movs	r0, #0
 8017128:	4601      	mov	r1, r0
 801712a:	07ea      	lsls	r2, r5, #31
 801712c:	f100 80c7 	bmi.w	80172be <_realloc_r+0x29a>
 8017130:	f854 5c08 	ldr.w	r5, [r4, #-8]
 8017134:	eba9 0505 	sub.w	r5, r9, r5
 8017138:	686a      	ldr	r2, [r5, #4]
 801713a:	f022 0203 	bic.w	r2, r2, #3
 801713e:	4432      	add	r2, r6
 8017140:	9201      	str	r2, [sp, #4]
 8017142:	2900      	cmp	r1, #0
 8017144:	f000 8086 	beq.w	8017254 <_realloc_r+0x230>
 8017148:	458c      	cmp	ip, r1
 801714a:	eb00 0702 	add.w	r7, r0, r2
 801714e:	d149      	bne.n	80171e4 <_realloc_r+0x1c0>
 8017150:	f108 0210 	add.w	r2, r8, #16
 8017154:	42ba      	cmp	r2, r7
 8017156:	dc7d      	bgt.n	8017254 <_realloc_r+0x230>
 8017158:	46ab      	mov	fp, r5
 801715a:	68ea      	ldr	r2, [r5, #12]
 801715c:	f85b 1f08 	ldr.w	r1, [fp, #8]!
 8017160:	60ca      	str	r2, [r1, #12]
 8017162:	6091      	str	r1, [r2, #8]
 8017164:	1f32      	subs	r2, r6, #4
 8017166:	2a24      	cmp	r2, #36	@ 0x24
 8017168:	d836      	bhi.n	80171d8 <_realloc_r+0x1b4>
 801716a:	2a13      	cmp	r2, #19
 801716c:	d932      	bls.n	80171d4 <_realloc_r+0x1b0>
 801716e:	6821      	ldr	r1, [r4, #0]
 8017170:	60a9      	str	r1, [r5, #8]
 8017172:	6861      	ldr	r1, [r4, #4]
 8017174:	60e9      	str	r1, [r5, #12]
 8017176:	2a1b      	cmp	r2, #27
 8017178:	d81a      	bhi.n	80171b0 <_realloc_r+0x18c>
 801717a:	3408      	adds	r4, #8
 801717c:	f105 0210 	add.w	r2, r5, #16
 8017180:	6821      	ldr	r1, [r4, #0]
 8017182:	6011      	str	r1, [r2, #0]
 8017184:	6861      	ldr	r1, [r4, #4]
 8017186:	6051      	str	r1, [r2, #4]
 8017188:	68a1      	ldr	r1, [r4, #8]
 801718a:	6091      	str	r1, [r2, #8]
 801718c:	eb05 0208 	add.w	r2, r5, r8
 8017190:	eba7 0708 	sub.w	r7, r7, r8
 8017194:	f047 0701 	orr.w	r7, r7, #1
 8017198:	609a      	str	r2, [r3, #8]
 801719a:	6057      	str	r7, [r2, #4]
 801719c:	686b      	ldr	r3, [r5, #4]
 801719e:	f003 0301 	and.w	r3, r3, #1
 80171a2:	ea43 0308 	orr.w	r3, r3, r8
 80171a6:	606b      	str	r3, [r5, #4]
 80171a8:	4650      	mov	r0, sl
 80171aa:	f7ff fc01 	bl	80169b0 <__malloc_unlock>
 80171ae:	e78e      	b.n	80170ce <_realloc_r+0xaa>
 80171b0:	68a1      	ldr	r1, [r4, #8]
 80171b2:	6129      	str	r1, [r5, #16]
 80171b4:	68e1      	ldr	r1, [r4, #12]
 80171b6:	6169      	str	r1, [r5, #20]
 80171b8:	2a24      	cmp	r2, #36	@ 0x24
 80171ba:	bf01      	itttt	eq
 80171bc:	6922      	ldreq	r2, [r4, #16]
 80171be:	61aa      	streq	r2, [r5, #24]
 80171c0:	6961      	ldreq	r1, [r4, #20]
 80171c2:	61e9      	streq	r1, [r5, #28]
 80171c4:	bf19      	ittee	ne
 80171c6:	3410      	addne	r4, #16
 80171c8:	f105 0218 	addne.w	r2, r5, #24
 80171cc:	f105 0220 	addeq.w	r2, r5, #32
 80171d0:	3418      	addeq	r4, #24
 80171d2:	e7d5      	b.n	8017180 <_realloc_r+0x15c>
 80171d4:	465a      	mov	r2, fp
 80171d6:	e7d3      	b.n	8017180 <_realloc_r+0x15c>
 80171d8:	4621      	mov	r1, r4
 80171da:	4658      	mov	r0, fp
 80171dc:	f7fe f93a 	bl	8015454 <memmove>
 80171e0:	4b43      	ldr	r3, [pc, #268]	@ (80172f0 <_realloc_r+0x2cc>)
 80171e2:	e7d3      	b.n	801718c <_realloc_r+0x168>
 80171e4:	45b8      	cmp	r8, r7
 80171e6:	dc35      	bgt.n	8017254 <_realloc_r+0x230>
 80171e8:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
 80171ec:	4628      	mov	r0, r5
 80171ee:	60d3      	str	r3, [r2, #12]
 80171f0:	609a      	str	r2, [r3, #8]
 80171f2:	f850 2f08 	ldr.w	r2, [r0, #8]!
 80171f6:	68eb      	ldr	r3, [r5, #12]
 80171f8:	60d3      	str	r3, [r2, #12]
 80171fa:	609a      	str	r2, [r3, #8]
 80171fc:	1f32      	subs	r2, r6, #4
 80171fe:	2a24      	cmp	r2, #36	@ 0x24
 8017200:	d824      	bhi.n	801724c <_realloc_r+0x228>
 8017202:	2a13      	cmp	r2, #19
 8017204:	d908      	bls.n	8017218 <_realloc_r+0x1f4>
 8017206:	6823      	ldr	r3, [r4, #0]
 8017208:	60ab      	str	r3, [r5, #8]
 801720a:	6863      	ldr	r3, [r4, #4]
 801720c:	60eb      	str	r3, [r5, #12]
 801720e:	2a1b      	cmp	r2, #27
 8017210:	d80a      	bhi.n	8017228 <_realloc_r+0x204>
 8017212:	3408      	adds	r4, #8
 8017214:	f105 0010 	add.w	r0, r5, #16
 8017218:	6823      	ldr	r3, [r4, #0]
 801721a:	6003      	str	r3, [r0, #0]
 801721c:	6863      	ldr	r3, [r4, #4]
 801721e:	6043      	str	r3, [r0, #4]
 8017220:	68a3      	ldr	r3, [r4, #8]
 8017222:	6083      	str	r3, [r0, #8]
 8017224:	46a9      	mov	r9, r5
 8017226:	e75c      	b.n	80170e2 <_realloc_r+0xbe>
 8017228:	68a3      	ldr	r3, [r4, #8]
 801722a:	612b      	str	r3, [r5, #16]
 801722c:	68e3      	ldr	r3, [r4, #12]
 801722e:	616b      	str	r3, [r5, #20]
 8017230:	2a24      	cmp	r2, #36	@ 0x24
 8017232:	bf01      	itttt	eq
 8017234:	6923      	ldreq	r3, [r4, #16]
 8017236:	61ab      	streq	r3, [r5, #24]
 8017238:	6963      	ldreq	r3, [r4, #20]
 801723a:	61eb      	streq	r3, [r5, #28]
 801723c:	bf19      	ittee	ne
 801723e:	3410      	addne	r4, #16
 8017240:	f105 0018 	addne.w	r0, r5, #24
 8017244:	f105 0020 	addeq.w	r0, r5, #32
 8017248:	3418      	addeq	r4, #24
 801724a:	e7e5      	b.n	8017218 <_realloc_r+0x1f4>
 801724c:	4621      	mov	r1, r4
 801724e:	f7fe f901 	bl	8015454 <memmove>
 8017252:	e7e7      	b.n	8017224 <_realloc_r+0x200>
 8017254:	9b01      	ldr	r3, [sp, #4]
 8017256:	4598      	cmp	r8, r3
 8017258:	dc31      	bgt.n	80172be <_realloc_r+0x29a>
 801725a:	4628      	mov	r0, r5
 801725c:	68eb      	ldr	r3, [r5, #12]
 801725e:	f850 2f08 	ldr.w	r2, [r0, #8]!
 8017262:	60d3      	str	r3, [r2, #12]
 8017264:	609a      	str	r2, [r3, #8]
 8017266:	1f32      	subs	r2, r6, #4
 8017268:	2a24      	cmp	r2, #36	@ 0x24
 801726a:	d824      	bhi.n	80172b6 <_realloc_r+0x292>
 801726c:	2a13      	cmp	r2, #19
 801726e:	d908      	bls.n	8017282 <_realloc_r+0x25e>
 8017270:	6823      	ldr	r3, [r4, #0]
 8017272:	60ab      	str	r3, [r5, #8]
 8017274:	6863      	ldr	r3, [r4, #4]
 8017276:	60eb      	str	r3, [r5, #12]
 8017278:	2a1b      	cmp	r2, #27
 801727a:	d80a      	bhi.n	8017292 <_realloc_r+0x26e>
 801727c:	3408      	adds	r4, #8
 801727e:	f105 0010 	add.w	r0, r5, #16
 8017282:	6823      	ldr	r3, [r4, #0]
 8017284:	6003      	str	r3, [r0, #0]
 8017286:	6863      	ldr	r3, [r4, #4]
 8017288:	6043      	str	r3, [r0, #4]
 801728a:	68a3      	ldr	r3, [r4, #8]
 801728c:	6083      	str	r3, [r0, #8]
 801728e:	9f01      	ldr	r7, [sp, #4]
 8017290:	e7c8      	b.n	8017224 <_realloc_r+0x200>
 8017292:	68a3      	ldr	r3, [r4, #8]
 8017294:	612b      	str	r3, [r5, #16]
 8017296:	68e3      	ldr	r3, [r4, #12]
 8017298:	616b      	str	r3, [r5, #20]
 801729a:	2a24      	cmp	r2, #36	@ 0x24
 801729c:	bf01      	itttt	eq
 801729e:	6923      	ldreq	r3, [r4, #16]
 80172a0:	61ab      	streq	r3, [r5, #24]
 80172a2:	6963      	ldreq	r3, [r4, #20]
 80172a4:	61eb      	streq	r3, [r5, #28]
 80172a6:	bf19      	ittee	ne
 80172a8:	3410      	addne	r4, #16
 80172aa:	f105 0018 	addne.w	r0, r5, #24
 80172ae:	f105 0020 	addeq.w	r0, r5, #32
 80172b2:	3418      	addeq	r4, #24
 80172b4:	e7e5      	b.n	8017282 <_realloc_r+0x25e>
 80172b6:	4621      	mov	r1, r4
 80172b8:	f7fe f8cc 	bl	8015454 <memmove>
 80172bc:	e7e7      	b.n	801728e <_realloc_r+0x26a>
 80172be:	4659      	mov	r1, fp
 80172c0:	4650      	mov	r0, sl
 80172c2:	f7ff f923 	bl	801650c <_malloc_r>
 80172c6:	4683      	mov	fp, r0
 80172c8:	b918      	cbnz	r0, 80172d2 <_realloc_r+0x2ae>
 80172ca:	4650      	mov	r0, sl
 80172cc:	f7ff fb70 	bl	80169b0 <__malloc_unlock>
 80172d0:	e6c7      	b.n	8017062 <_realloc_r+0x3e>
 80172d2:	f854 3c04 	ldr.w	r3, [r4, #-4]
 80172d6:	f023 0301 	bic.w	r3, r3, #1
 80172da:	444b      	add	r3, r9
 80172dc:	f1a0 0208 	sub.w	r2, r0, #8
 80172e0:	4293      	cmp	r3, r2
 80172e2:	d107      	bne.n	80172f4 <_realloc_r+0x2d0>
 80172e4:	f850 7c04 	ldr.w	r7, [r0, #-4]
 80172e8:	f027 0703 	bic.w	r7, r7, #3
 80172ec:	4437      	add	r7, r6
 80172ee:	e6f8      	b.n	80170e2 <_realloc_r+0xbe>
 80172f0:	200004d4 	.word	0x200004d4
 80172f4:	1f32      	subs	r2, r6, #4
 80172f6:	2a24      	cmp	r2, #36	@ 0x24
 80172f8:	d82d      	bhi.n	8017356 <_realloc_r+0x332>
 80172fa:	2a13      	cmp	r2, #19
 80172fc:	d928      	bls.n	8017350 <_realloc_r+0x32c>
 80172fe:	6823      	ldr	r3, [r4, #0]
 8017300:	6003      	str	r3, [r0, #0]
 8017302:	6863      	ldr	r3, [r4, #4]
 8017304:	6043      	str	r3, [r0, #4]
 8017306:	2a1b      	cmp	r2, #27
 8017308:	d80e      	bhi.n	8017328 <_realloc_r+0x304>
 801730a:	f104 0208 	add.w	r2, r4, #8
 801730e:	f100 0308 	add.w	r3, r0, #8
 8017312:	6811      	ldr	r1, [r2, #0]
 8017314:	6019      	str	r1, [r3, #0]
 8017316:	6851      	ldr	r1, [r2, #4]
 8017318:	6059      	str	r1, [r3, #4]
 801731a:	6892      	ldr	r2, [r2, #8]
 801731c:	609a      	str	r2, [r3, #8]
 801731e:	4621      	mov	r1, r4
 8017320:	4650      	mov	r0, sl
 8017322:	f7ff f833 	bl	801638c <_free_r>
 8017326:	e73f      	b.n	80171a8 <_realloc_r+0x184>
 8017328:	68a3      	ldr	r3, [r4, #8]
 801732a:	6083      	str	r3, [r0, #8]
 801732c:	68e3      	ldr	r3, [r4, #12]
 801732e:	60c3      	str	r3, [r0, #12]
 8017330:	2a24      	cmp	r2, #36	@ 0x24
 8017332:	bf01      	itttt	eq
 8017334:	6923      	ldreq	r3, [r4, #16]
 8017336:	6103      	streq	r3, [r0, #16]
 8017338:	6961      	ldreq	r1, [r4, #20]
 801733a:	6141      	streq	r1, [r0, #20]
 801733c:	bf19      	ittee	ne
 801733e:	f104 0210 	addne.w	r2, r4, #16
 8017342:	f100 0310 	addne.w	r3, r0, #16
 8017346:	f104 0218 	addeq.w	r2, r4, #24
 801734a:	f100 0318 	addeq.w	r3, r0, #24
 801734e:	e7e0      	b.n	8017312 <_realloc_r+0x2ee>
 8017350:	4603      	mov	r3, r0
 8017352:	4622      	mov	r2, r4
 8017354:	e7dd      	b.n	8017312 <_realloc_r+0x2ee>
 8017356:	4621      	mov	r1, r4
 8017358:	f7fe f87c 	bl	8015454 <memmove>
 801735c:	e7df      	b.n	801731e <_realloc_r+0x2fa>
 801735e:	4637      	mov	r7, r6
 8017360:	e6bf      	b.n	80170e2 <_realloc_r+0xbe>
 8017362:	431f      	orrs	r7, r3
 8017364:	f8c9 7004 	str.w	r7, [r9, #4]
 8017368:	6853      	ldr	r3, [r2, #4]
 801736a:	f043 0301 	orr.w	r3, r3, #1
 801736e:	6053      	str	r3, [r2, #4]
 8017370:	e6d3      	b.n	801711a <_realloc_r+0xf6>
 8017372:	bf00      	nop

08017374 <__ascii_wctomb>:
 8017374:	4603      	mov	r3, r0
 8017376:	4608      	mov	r0, r1
 8017378:	b141      	cbz	r1, 801738c <__ascii_wctomb+0x18>
 801737a:	2aff      	cmp	r2, #255	@ 0xff
 801737c:	d904      	bls.n	8017388 <__ascii_wctomb+0x14>
 801737e:	228a      	movs	r2, #138	@ 0x8a
 8017380:	601a      	str	r2, [r3, #0]
 8017382:	f04f 30ff 	mov.w	r0, #4294967295
 8017386:	4770      	bx	lr
 8017388:	700a      	strb	r2, [r1, #0]
 801738a:	2001      	movs	r0, #1
 801738c:	4770      	bx	lr
	...

08017390 <_wcrtomb_r>:
 8017390:	b5f0      	push	{r4, r5, r6, r7, lr}
 8017392:	4c09      	ldr	r4, [pc, #36]	@ (80173b8 <_wcrtomb_r+0x28>)
 8017394:	b085      	sub	sp, #20
 8017396:	f8d4 70e0 	ldr.w	r7, [r4, #224]	@ 0xe0
 801739a:	4605      	mov	r5, r0
 801739c:	461e      	mov	r6, r3
 801739e:	b909      	cbnz	r1, 80173a4 <_wcrtomb_r+0x14>
 80173a0:	460a      	mov	r2, r1
 80173a2:	a901      	add	r1, sp, #4
 80173a4:	47b8      	blx	r7
 80173a6:	1c43      	adds	r3, r0, #1
 80173a8:	bf01      	itttt	eq
 80173aa:	2300      	moveq	r3, #0
 80173ac:	6033      	streq	r3, [r6, #0]
 80173ae:	238a      	moveq	r3, #138	@ 0x8a
 80173b0:	602b      	streq	r3, [r5, #0]
 80173b2:	b005      	add	sp, #20
 80173b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80173b6:	bf00      	nop
 80173b8:	20000234 	.word	0x20000234
 80173bc:	00000000 	.word	0x00000000

080173c0 <_svfprintf_r>:
 80173c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80173c4:	b0d3      	sub	sp, #332	@ 0x14c
 80173c6:	468b      	mov	fp, r1
 80173c8:	4691      	mov	r9, r2
 80173ca:	461e      	mov	r6, r3
 80173cc:	9003      	str	r0, [sp, #12]
 80173ce:	f7fe f87d 	bl	80154cc <_localeconv_r>
 80173d2:	6803      	ldr	r3, [r0, #0]
 80173d4:	9316      	str	r3, [sp, #88]	@ 0x58
 80173d6:	4618      	mov	r0, r3
 80173d8:	f7e8 ff6a 	bl	80002b0 <strlen>
 80173dc:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 80173e0:	900d      	str	r0, [sp, #52]	@ 0x34
 80173e2:	061b      	lsls	r3, r3, #24
 80173e4:	d515      	bpl.n	8017412 <_svfprintf_r+0x52>
 80173e6:	f8db 3010 	ldr.w	r3, [fp, #16]
 80173ea:	b993      	cbnz	r3, 8017412 <_svfprintf_r+0x52>
 80173ec:	9803      	ldr	r0, [sp, #12]
 80173ee:	2140      	movs	r1, #64	@ 0x40
 80173f0:	f7ff f88c 	bl	801650c <_malloc_r>
 80173f4:	f8cb 0000 	str.w	r0, [fp]
 80173f8:	f8cb 0010 	str.w	r0, [fp, #16]
 80173fc:	b930      	cbnz	r0, 801740c <_svfprintf_r+0x4c>
 80173fe:	9a03      	ldr	r2, [sp, #12]
 8017400:	230c      	movs	r3, #12
 8017402:	6013      	str	r3, [r2, #0]
 8017404:	f04f 33ff 	mov.w	r3, #4294967295
 8017408:	930f      	str	r3, [sp, #60]	@ 0x3c
 801740a:	e1f7      	b.n	80177fc <_svfprintf_r+0x43c>
 801740c:	2340      	movs	r3, #64	@ 0x40
 801740e:	f8cb 3014 	str.w	r3, [fp, #20]
 8017412:	ed9f 7b93 	vldr	d7, [pc, #588]	@ 8017660 <_svfprintf_r+0x2a0>
 8017416:	2300      	movs	r3, #0
 8017418:	e9cd 3327 	strd	r3, r3, [sp, #156]	@ 0x9c
 801741c:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8017420:	e9cd 3318 	strd	r3, r3, [sp, #96]	@ 0x60
 8017424:	ac29      	add	r4, sp, #164	@ 0xa4
 8017426:	9426      	str	r4, [sp, #152]	@ 0x98
 8017428:	9304      	str	r3, [sp, #16]
 801742a:	9309      	str	r3, [sp, #36]	@ 0x24
 801742c:	9312      	str	r3, [sp, #72]	@ 0x48
 801742e:	9317      	str	r3, [sp, #92]	@ 0x5c
 8017430:	930f      	str	r3, [sp, #60]	@ 0x3c
 8017432:	464b      	mov	r3, r9
 8017434:	461d      	mov	r5, r3
 8017436:	f813 2b01 	ldrb.w	r2, [r3], #1
 801743a:	b10a      	cbz	r2, 8017440 <_svfprintf_r+0x80>
 801743c:	2a25      	cmp	r2, #37	@ 0x25
 801743e:	d1f9      	bne.n	8017434 <_svfprintf_r+0x74>
 8017440:	ebb5 0709 	subs.w	r7, r5, r9
 8017444:	d00d      	beq.n	8017462 <_svfprintf_r+0xa2>
 8017446:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 8017448:	443b      	add	r3, r7
 801744a:	9328      	str	r3, [sp, #160]	@ 0xa0
 801744c:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 801744e:	3301      	adds	r3, #1
 8017450:	2b07      	cmp	r3, #7
 8017452:	e9c4 9700 	strd	r9, r7, [r4]
 8017456:	9327      	str	r3, [sp, #156]	@ 0x9c
 8017458:	dc75      	bgt.n	8017546 <_svfprintf_r+0x186>
 801745a:	3408      	adds	r4, #8
 801745c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801745e:	443b      	add	r3, r7
 8017460:	930f      	str	r3, [sp, #60]	@ 0x3c
 8017462:	782b      	ldrb	r3, [r5, #0]
 8017464:	2b00      	cmp	r3, #0
 8017466:	f001 8148 	beq.w	80186fa <_svfprintf_r+0x133a>
 801746a:	2200      	movs	r2, #0
 801746c:	1c6b      	adds	r3, r5, #1
 801746e:	f88d 207b 	strb.w	r2, [sp, #123]	@ 0x7b
 8017472:	f04f 38ff 	mov.w	r8, #4294967295
 8017476:	920e      	str	r2, [sp, #56]	@ 0x38
 8017478:	4615      	mov	r5, r2
 801747a:	f813 2b01 	ldrb.w	r2, [r3], #1
 801747e:	9206      	str	r2, [sp, #24]
 8017480:	930c      	str	r3, [sp, #48]	@ 0x30
 8017482:	9b06      	ldr	r3, [sp, #24]
 8017484:	3b20      	subs	r3, #32
 8017486:	2b5a      	cmp	r3, #90	@ 0x5a
 8017488:	f200 85a4 	bhi.w	8017fd4 <_svfprintf_r+0xc14>
 801748c:	e8df f013 	tbh	[pc, r3, lsl #1]
 8017490:	05a2009d 	.word	0x05a2009d
 8017494:	00a505a2 	.word	0x00a505a2
 8017498:	05a205a2 	.word	0x05a205a2
 801749c:	008505a2 	.word	0x008505a2
 80174a0:	05a205a2 	.word	0x05a205a2
 80174a4:	00b200a8 	.word	0x00b200a8
 80174a8:	00af05a2 	.word	0x00af05a2
 80174ac:	05a200b4 	.word	0x05a200b4
 80174b0:	00d100ce 	.word	0x00d100ce
 80174b4:	00d100d1 	.word	0x00d100d1
 80174b8:	00d100d1 	.word	0x00d100d1
 80174bc:	00d100d1 	.word	0x00d100d1
 80174c0:	00d100d1 	.word	0x00d100d1
 80174c4:	05a205a2 	.word	0x05a205a2
 80174c8:	05a205a2 	.word	0x05a205a2
 80174cc:	05a205a2 	.word	0x05a205a2
 80174d0:	014705a2 	.word	0x014705a2
 80174d4:	010805a2 	.word	0x010805a2
 80174d8:	0147011b 	.word	0x0147011b
 80174dc:	01470147 	.word	0x01470147
 80174e0:	05a205a2 	.word	0x05a205a2
 80174e4:	05a205a2 	.word	0x05a205a2
 80174e8:	05a200e2 	.word	0x05a200e2
 80174ec:	049d05a2 	.word	0x049d05a2
 80174f0:	05a205a2 	.word	0x05a205a2
 80174f4:	04e705a2 	.word	0x04e705a2
 80174f8:	050805a2 	.word	0x050805a2
 80174fc:	05a205a2 	.word	0x05a205a2
 8017500:	05a2052a 	.word	0x05a2052a
 8017504:	05a205a2 	.word	0x05a205a2
 8017508:	05a205a2 	.word	0x05a205a2
 801750c:	05a205a2 	.word	0x05a205a2
 8017510:	014705a2 	.word	0x014705a2
 8017514:	010805a2 	.word	0x010805a2
 8017518:	0147011d 	.word	0x0147011d
 801751c:	01470147 	.word	0x01470147
 8017520:	011d00ee 	.word	0x011d00ee
 8017524:	05a20102 	.word	0x05a20102
 8017528:	05a200fb 	.word	0x05a200fb
 801752c:	049f047e 	.word	0x049f047e
 8017530:	010204d6 	.word	0x010204d6
 8017534:	04e705a2 	.word	0x04e705a2
 8017538:	050a009b 	.word	0x050a009b
 801753c:	05a205a2 	.word	0x05a205a2
 8017540:	05a20065 	.word	0x05a20065
 8017544:	009b      	.short	0x009b
 8017546:	9803      	ldr	r0, [sp, #12]
 8017548:	aa26      	add	r2, sp, #152	@ 0x98
 801754a:	4659      	mov	r1, fp
 801754c:	f001 fadb 	bl	8018b06 <__ssprint_r>
 8017550:	2800      	cmp	r0, #0
 8017552:	f040 814e 	bne.w	80177f2 <_svfprintf_r+0x432>
 8017556:	ac29      	add	r4, sp, #164	@ 0xa4
 8017558:	e780      	b.n	801745c <_svfprintf_r+0x9c>
 801755a:	4b43      	ldr	r3, [pc, #268]	@ (8017668 <_svfprintf_r+0x2a8>)
 801755c:	9319      	str	r3, [sp, #100]	@ 0x64
 801755e:	f015 0320 	ands.w	r3, r5, #32
 8017562:	f000 84c2 	beq.w	8017eea <_svfprintf_r+0xb2a>
 8017566:	3607      	adds	r6, #7
 8017568:	f026 0307 	bic.w	r3, r6, #7
 801756c:	461a      	mov	r2, r3
 801756e:	685f      	ldr	r7, [r3, #4]
 8017570:	f852 6b08 	ldr.w	r6, [r2], #8
 8017574:	9207      	str	r2, [sp, #28]
 8017576:	07eb      	lsls	r3, r5, #31
 8017578:	d50a      	bpl.n	8017590 <_svfprintf_r+0x1d0>
 801757a:	ea56 0307 	orrs.w	r3, r6, r7
 801757e:	d007      	beq.n	8017590 <_svfprintf_r+0x1d0>
 8017580:	2330      	movs	r3, #48	@ 0x30
 8017582:	f88d 307c 	strb.w	r3, [sp, #124]	@ 0x7c
 8017586:	9b06      	ldr	r3, [sp, #24]
 8017588:	f88d 307d 	strb.w	r3, [sp, #125]	@ 0x7d
 801758c:	f045 0502 	orr.w	r5, r5, #2
 8017590:	f425 6580 	bic.w	r5, r5, #1024	@ 0x400
 8017594:	2302      	movs	r3, #2
 8017596:	f000 bc28 	b.w	8017dea <_svfprintf_r+0xa2a>
 801759a:	9803      	ldr	r0, [sp, #12]
 801759c:	f7fd ff96 	bl	80154cc <_localeconv_r>
 80175a0:	6843      	ldr	r3, [r0, #4]
 80175a2:	9317      	str	r3, [sp, #92]	@ 0x5c
 80175a4:	4618      	mov	r0, r3
 80175a6:	f7e8 fe83 	bl	80002b0 <strlen>
 80175aa:	9012      	str	r0, [sp, #72]	@ 0x48
 80175ac:	9803      	ldr	r0, [sp, #12]
 80175ae:	f7fd ff8d 	bl	80154cc <_localeconv_r>
 80175b2:	6883      	ldr	r3, [r0, #8]
 80175b4:	9309      	str	r3, [sp, #36]	@ 0x24
 80175b6:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80175b8:	b12b      	cbz	r3, 80175c6 <_svfprintf_r+0x206>
 80175ba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80175bc:	b11b      	cbz	r3, 80175c6 <_svfprintf_r+0x206>
 80175be:	781b      	ldrb	r3, [r3, #0]
 80175c0:	b10b      	cbz	r3, 80175c6 <_svfprintf_r+0x206>
 80175c2:	f445 6580 	orr.w	r5, r5, #1024	@ 0x400
 80175c6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80175c8:	e757      	b.n	801747a <_svfprintf_r+0xba>
 80175ca:	f89d 307b 	ldrb.w	r3, [sp, #123]	@ 0x7b
 80175ce:	2b00      	cmp	r3, #0
 80175d0:	d1f9      	bne.n	80175c6 <_svfprintf_r+0x206>
 80175d2:	2320      	movs	r3, #32
 80175d4:	f88d 307b 	strb.w	r3, [sp, #123]	@ 0x7b
 80175d8:	e7f5      	b.n	80175c6 <_svfprintf_r+0x206>
 80175da:	f045 0501 	orr.w	r5, r5, #1
 80175de:	e7f2      	b.n	80175c6 <_svfprintf_r+0x206>
 80175e0:	f856 3b04 	ldr.w	r3, [r6], #4
 80175e4:	930e      	str	r3, [sp, #56]	@ 0x38
 80175e6:	2b00      	cmp	r3, #0
 80175e8:	daed      	bge.n	80175c6 <_svfprintf_r+0x206>
 80175ea:	425b      	negs	r3, r3
 80175ec:	930e      	str	r3, [sp, #56]	@ 0x38
 80175ee:	f045 0504 	orr.w	r5, r5, #4
 80175f2:	e7e8      	b.n	80175c6 <_svfprintf_r+0x206>
 80175f4:	232b      	movs	r3, #43	@ 0x2b
 80175f6:	e7ed      	b.n	80175d4 <_svfprintf_r+0x214>
 80175f8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80175fa:	f813 2b01 	ldrb.w	r2, [r3], #1
 80175fe:	9206      	str	r2, [sp, #24]
 8017600:	2a2a      	cmp	r2, #42	@ 0x2a
 8017602:	d10f      	bne.n	8017624 <_svfprintf_r+0x264>
 8017604:	f856 2b04 	ldr.w	r2, [r6], #4
 8017608:	930c      	str	r3, [sp, #48]	@ 0x30
 801760a:	ea42 78e2 	orr.w	r8, r2, r2, asr #31
 801760e:	e7da      	b.n	80175c6 <_svfprintf_r+0x206>
 8017610:	fb01 2808 	mla	r8, r1, r8, r2
 8017614:	f813 2b01 	ldrb.w	r2, [r3], #1
 8017618:	9206      	str	r2, [sp, #24]
 801761a:	9a06      	ldr	r2, [sp, #24]
 801761c:	3a30      	subs	r2, #48	@ 0x30
 801761e:	2a09      	cmp	r2, #9
 8017620:	d9f6      	bls.n	8017610 <_svfprintf_r+0x250>
 8017622:	e72d      	b.n	8017480 <_svfprintf_r+0xc0>
 8017624:	f04f 0800 	mov.w	r8, #0
 8017628:	210a      	movs	r1, #10
 801762a:	e7f6      	b.n	801761a <_svfprintf_r+0x25a>
 801762c:	f045 0580 	orr.w	r5, r5, #128	@ 0x80
 8017630:	e7c9      	b.n	80175c6 <_svfprintf_r+0x206>
 8017632:	2200      	movs	r2, #0
 8017634:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8017636:	920e      	str	r2, [sp, #56]	@ 0x38
 8017638:	210a      	movs	r1, #10
 801763a:	9a06      	ldr	r2, [sp, #24]
 801763c:	980e      	ldr	r0, [sp, #56]	@ 0x38
 801763e:	3a30      	subs	r2, #48	@ 0x30
 8017640:	fb01 2200 	mla	r2, r1, r0, r2
 8017644:	920e      	str	r2, [sp, #56]	@ 0x38
 8017646:	f813 2b01 	ldrb.w	r2, [r3], #1
 801764a:	9206      	str	r2, [sp, #24]
 801764c:	3a30      	subs	r2, #48	@ 0x30
 801764e:	2a09      	cmp	r2, #9
 8017650:	d9f3      	bls.n	801763a <_svfprintf_r+0x27a>
 8017652:	e715      	b.n	8017480 <_svfprintf_r+0xc0>
 8017654:	f045 0508 	orr.w	r5, r5, #8
 8017658:	e7b5      	b.n	80175c6 <_svfprintf_r+0x206>
 801765a:	bf00      	nop
 801765c:	f3af 8000 	nop.w
	...
 8017668:	0801e8f0 	.word	0x0801e8f0
 801766c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801766e:	781b      	ldrb	r3, [r3, #0]
 8017670:	2b68      	cmp	r3, #104	@ 0x68
 8017672:	bf01      	itttt	eq
 8017674:	9b0c      	ldreq	r3, [sp, #48]	@ 0x30
 8017676:	3301      	addeq	r3, #1
 8017678:	930c      	streq	r3, [sp, #48]	@ 0x30
 801767a:	f445 7500 	orreq.w	r5, r5, #512	@ 0x200
 801767e:	bf18      	it	ne
 8017680:	f045 0540 	orrne.w	r5, r5, #64	@ 0x40
 8017684:	e79f      	b.n	80175c6 <_svfprintf_r+0x206>
 8017686:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8017688:	781b      	ldrb	r3, [r3, #0]
 801768a:	2b6c      	cmp	r3, #108	@ 0x6c
 801768c:	d105      	bne.n	801769a <_svfprintf_r+0x2da>
 801768e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8017690:	3301      	adds	r3, #1
 8017692:	930c      	str	r3, [sp, #48]	@ 0x30
 8017694:	f045 0520 	orr.w	r5, r5, #32
 8017698:	e795      	b.n	80175c6 <_svfprintf_r+0x206>
 801769a:	f045 0510 	orr.w	r5, r5, #16
 801769e:	e792      	b.n	80175c6 <_svfprintf_r+0x206>
 80176a0:	4632      	mov	r2, r6
 80176a2:	f852 3b04 	ldr.w	r3, [r2], #4
 80176a6:	f88d 30e4 	strb.w	r3, [sp, #228]	@ 0xe4
 80176aa:	2300      	movs	r3, #0
 80176ac:	9207      	str	r2, [sp, #28]
 80176ae:	f88d 307b 	strb.w	r3, [sp, #123]	@ 0x7b
 80176b2:	469a      	mov	sl, r3
 80176b4:	f04f 0801 	mov.w	r8, #1
 80176b8:	9310      	str	r3, [sp, #64]	@ 0x40
 80176ba:	461f      	mov	r7, r3
 80176bc:	9308      	str	r3, [sp, #32]
 80176be:	461e      	mov	r6, r3
 80176c0:	f10d 09e4 	add.w	r9, sp, #228	@ 0xe4
 80176c4:	e1d2      	b.n	8017a6c <_svfprintf_r+0x6ac>
 80176c6:	f045 0510 	orr.w	r5, r5, #16
 80176ca:	06af      	lsls	r7, r5, #26
 80176cc:	d512      	bpl.n	80176f4 <_svfprintf_r+0x334>
 80176ce:	3607      	adds	r6, #7
 80176d0:	f026 0307 	bic.w	r3, r6, #7
 80176d4:	461a      	mov	r2, r3
 80176d6:	685f      	ldr	r7, [r3, #4]
 80176d8:	f852 6b08 	ldr.w	r6, [r2], #8
 80176dc:	9207      	str	r2, [sp, #28]
 80176de:	2f00      	cmp	r7, #0
 80176e0:	da06      	bge.n	80176f0 <_svfprintf_r+0x330>
 80176e2:	4276      	negs	r6, r6
 80176e4:	f04f 032d 	mov.w	r3, #45	@ 0x2d
 80176e8:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 80176ec:	f88d 307b 	strb.w	r3, [sp, #123]	@ 0x7b
 80176f0:	2301      	movs	r3, #1
 80176f2:	e37d      	b.n	8017df0 <_svfprintf_r+0xa30>
 80176f4:	4633      	mov	r3, r6
 80176f6:	06ee      	lsls	r6, r5, #27
 80176f8:	f853 7b04 	ldr.w	r7, [r3], #4
 80176fc:	9307      	str	r3, [sp, #28]
 80176fe:	d502      	bpl.n	8017706 <_svfprintf_r+0x346>
 8017700:	463e      	mov	r6, r7
 8017702:	17ff      	asrs	r7, r7, #31
 8017704:	e7eb      	b.n	80176de <_svfprintf_r+0x31e>
 8017706:	0668      	lsls	r0, r5, #25
 8017708:	d503      	bpl.n	8017712 <_svfprintf_r+0x352>
 801770a:	b23e      	sxth	r6, r7
 801770c:	f347 37c0 	sbfx	r7, r7, #15, #1
 8017710:	e7e5      	b.n	80176de <_svfprintf_r+0x31e>
 8017712:	05a9      	lsls	r1, r5, #22
 8017714:	d5f4      	bpl.n	8017700 <_svfprintf_r+0x340>
 8017716:	b27e      	sxtb	r6, r7
 8017718:	f347 17c0 	sbfx	r7, r7, #7, #1
 801771c:	e7df      	b.n	80176de <_svfprintf_r+0x31e>
 801771e:	3607      	adds	r6, #7
 8017720:	f026 0307 	bic.w	r3, r6, #7
 8017724:	ecb3 7b02 	vldmia	r3!, {d7}
 8017728:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 801772c:	9307      	str	r3, [sp, #28]
 801772e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8017730:	931a      	str	r3, [sp, #104]	@ 0x68
 8017732:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8017734:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8017738:	931b      	str	r3, [sp, #108]	@ 0x6c
 801773a:	e9dd 011a 	ldrd	r0, r1, [sp, #104]	@ 0x68
 801773e:	4b81      	ldr	r3, [pc, #516]	@ (8017944 <_svfprintf_r+0x584>)
 8017740:	f04f 32ff 	mov.w	r2, #4294967295
 8017744:	f7e9 fa12 	bl	8000b6c <__aeabi_dcmpun>
 8017748:	bb10      	cbnz	r0, 8017790 <_svfprintf_r+0x3d0>
 801774a:	e9dd 011a 	ldrd	r0, r1, [sp, #104]	@ 0x68
 801774e:	4b7d      	ldr	r3, [pc, #500]	@ (8017944 <_svfprintf_r+0x584>)
 8017750:	f04f 32ff 	mov.w	r2, #4294967295
 8017754:	f7e9 f9ec 	bl	8000b30 <__aeabi_dcmple>
 8017758:	b9d0      	cbnz	r0, 8017790 <_svfprintf_r+0x3d0>
 801775a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 801775e:	2200      	movs	r2, #0
 8017760:	2300      	movs	r3, #0
 8017762:	f7e9 f9db 	bl	8000b1c <__aeabi_dcmplt>
 8017766:	b110      	cbz	r0, 801776e <_svfprintf_r+0x3ae>
 8017768:	232d      	movs	r3, #45	@ 0x2d
 801776a:	f88d 307b 	strb.w	r3, [sp, #123]	@ 0x7b
 801776e:	4a76      	ldr	r2, [pc, #472]	@ (8017948 <_svfprintf_r+0x588>)
 8017770:	4b76      	ldr	r3, [pc, #472]	@ (801794c <_svfprintf_r+0x58c>)
 8017772:	9906      	ldr	r1, [sp, #24]
 8017774:	f025 0580 	bic.w	r5, r5, #128	@ 0x80
 8017778:	2947      	cmp	r1, #71	@ 0x47
 801777a:	bfd4      	ite	le
 801777c:	4691      	movle	r9, r2
 801777e:	4699      	movgt	r9, r3
 8017780:	f04f 0a00 	mov.w	sl, #0
 8017784:	f04f 0803 	mov.w	r8, #3
 8017788:	f8cd a040 	str.w	sl, [sp, #64]	@ 0x40
 801778c:	f000 bfec 	b.w	8018768 <_svfprintf_r+0x13a8>
 8017790:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	@ 0x28
 8017794:	4610      	mov	r0, r2
 8017796:	4619      	mov	r1, r3
 8017798:	f7e9 f9e8 	bl	8000b6c <__aeabi_dcmpun>
 801779c:	4682      	mov	sl, r0
 801779e:	b140      	cbz	r0, 80177b2 <_svfprintf_r+0x3f2>
 80177a0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80177a2:	4a6b      	ldr	r2, [pc, #428]	@ (8017950 <_svfprintf_r+0x590>)
 80177a4:	2b00      	cmp	r3, #0
 80177a6:	bfbc      	itt	lt
 80177a8:	232d      	movlt	r3, #45	@ 0x2d
 80177aa:	f88d 307b 	strblt.w	r3, [sp, #123]	@ 0x7b
 80177ae:	4b69      	ldr	r3, [pc, #420]	@ (8017954 <_svfprintf_r+0x594>)
 80177b0:	e7df      	b.n	8017772 <_svfprintf_r+0x3b2>
 80177b2:	9b06      	ldr	r3, [sp, #24]
 80177b4:	2b61      	cmp	r3, #97	@ 0x61
 80177b6:	d025      	beq.n	8017804 <_svfprintf_r+0x444>
 80177b8:	2b41      	cmp	r3, #65	@ 0x41
 80177ba:	d125      	bne.n	8017808 <_svfprintf_r+0x448>
 80177bc:	2358      	movs	r3, #88	@ 0x58
 80177be:	2230      	movs	r2, #48	@ 0x30
 80177c0:	f1b8 0f63 	cmp.w	r8, #99	@ 0x63
 80177c4:	f88d 207c 	strb.w	r2, [sp, #124]	@ 0x7c
 80177c8:	f88d 307d 	strb.w	r3, [sp, #125]	@ 0x7d
 80177cc:	f045 0502 	orr.w	r5, r5, #2
 80177d0:	f340 80a5 	ble.w	801791e <_svfprintf_r+0x55e>
 80177d4:	9803      	ldr	r0, [sp, #12]
 80177d6:	f108 0101 	add.w	r1, r8, #1
 80177da:	f7fe fe97 	bl	801650c <_malloc_r>
 80177de:	4681      	mov	r9, r0
 80177e0:	2800      	cmp	r0, #0
 80177e2:	f040 80a1 	bne.w	8017928 <_svfprintf_r+0x568>
 80177e6:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 80177ea:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80177ee:	f8ab 300c 	strh.w	r3, [fp, #12]
 80177f2:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 80177f6:	065b      	lsls	r3, r3, #25
 80177f8:	f53f ae04 	bmi.w	8017404 <_svfprintf_r+0x44>
 80177fc:	980f      	ldr	r0, [sp, #60]	@ 0x3c
 80177fe:	b053      	add	sp, #332	@ 0x14c
 8017800:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017804:	2378      	movs	r3, #120	@ 0x78
 8017806:	e7da      	b.n	80177be <_svfprintf_r+0x3fe>
 8017808:	f1b8 3fff 	cmp.w	r8, #4294967295
 801780c:	f000 808e 	beq.w	801792c <_svfprintf_r+0x56c>
 8017810:	9b06      	ldr	r3, [sp, #24]
 8017812:	f023 0320 	bic.w	r3, r3, #32
 8017816:	2b47      	cmp	r3, #71	@ 0x47
 8017818:	d105      	bne.n	8017826 <_svfprintf_r+0x466>
 801781a:	f1b8 0f00 	cmp.w	r8, #0
 801781e:	d102      	bne.n	8017826 <_svfprintf_r+0x466>
 8017820:	46c2      	mov	sl, r8
 8017822:	f04f 0801 	mov.w	r8, #1
 8017826:	f445 7380 	orr.w	r3, r5, #256	@ 0x100
 801782a:	9311      	str	r3, [sp, #68]	@ 0x44
 801782c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801782e:	2b00      	cmp	r3, #0
 8017830:	da7f      	bge.n	8017932 <_svfprintf_r+0x572>
 8017832:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8017834:	9314      	str	r3, [sp, #80]	@ 0x50
 8017836:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8017838:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 801783c:	9315      	str	r3, [sp, #84]	@ 0x54
 801783e:	232d      	movs	r3, #45	@ 0x2d
 8017840:	931c      	str	r3, [sp, #112]	@ 0x70
 8017842:	9b06      	ldr	r3, [sp, #24]
 8017844:	f023 0320 	bic.w	r3, r3, #32
 8017848:	2b41      	cmp	r3, #65	@ 0x41
 801784a:	9308      	str	r3, [sp, #32]
 801784c:	f040 81e6 	bne.w	8017c1c <_svfprintf_r+0x85c>
 8017850:	a820      	add	r0, sp, #128	@ 0x80
 8017852:	ed9d 0b14 	vldr	d0, [sp, #80]	@ 0x50
 8017856:	f7fd febf 	bl	80155d8 <frexp>
 801785a:	2200      	movs	r2, #0
 801785c:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 8017860:	ec51 0b10 	vmov	r0, r1, d0
 8017864:	f7e8 fee8 	bl	8000638 <__aeabi_dmul>
 8017868:	4602      	mov	r2, r0
 801786a:	460b      	mov	r3, r1
 801786c:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8017870:	2200      	movs	r2, #0
 8017872:	2300      	movs	r3, #0
 8017874:	f7e9 f948 	bl	8000b08 <__aeabi_dcmpeq>
 8017878:	b108      	cbz	r0, 801787e <_svfprintf_r+0x4be>
 801787a:	2301      	movs	r3, #1
 801787c:	9320      	str	r3, [sp, #128]	@ 0x80
 801787e:	4a36      	ldr	r2, [pc, #216]	@ (8017958 <_svfprintf_r+0x598>)
 8017880:	4b36      	ldr	r3, [pc, #216]	@ (801795c <_svfprintf_r+0x59c>)
 8017882:	9906      	ldr	r1, [sp, #24]
 8017884:	2961      	cmp	r1, #97	@ 0x61
 8017886:	bf18      	it	ne
 8017888:	461a      	movne	r2, r3
 801788a:	9210      	str	r2, [sp, #64]	@ 0x40
 801788c:	f108 37ff 	add.w	r7, r8, #4294967295
 8017890:	464e      	mov	r6, r9
 8017892:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8017896:	4b32      	ldr	r3, [pc, #200]	@ (8017960 <_svfprintf_r+0x5a0>)
 8017898:	2200      	movs	r2, #0
 801789a:	f7e8 fecd 	bl	8000638 <__aeabi_dmul>
 801789e:	4602      	mov	r2, r0
 80178a0:	460b      	mov	r3, r1
 80178a2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80178a6:	f7e9 f977 	bl	8000b98 <__aeabi_d2iz>
 80178aa:	9013      	str	r0, [sp, #76]	@ 0x4c
 80178ac:	f7e8 fe5a 	bl	8000564 <__aeabi_i2d>
 80178b0:	4602      	mov	r2, r0
 80178b2:	460b      	mov	r3, r1
 80178b4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80178b8:	f7e8 fd06 	bl	80002c8 <__aeabi_dsub>
 80178bc:	4602      	mov	r2, r0
 80178be:	460b      	mov	r3, r1
 80178c0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80178c4:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80178c6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80178c8:	5c9b      	ldrb	r3, [r3, r2]
 80178ca:	f806 3b01 	strb.w	r3, [r6], #1
 80178ce:	1c7a      	adds	r2, r7, #1
 80178d0:	d006      	beq.n	80178e0 <_svfprintf_r+0x520>
 80178d2:	1e7b      	subs	r3, r7, #1
 80178d4:	931d      	str	r3, [sp, #116]	@ 0x74
 80178d6:	2200      	movs	r2, #0
 80178d8:	2300      	movs	r3, #0
 80178da:	f7e9 f915 	bl	8000b08 <__aeabi_dcmpeq>
 80178de:	b370      	cbz	r0, 801793e <_svfprintf_r+0x57e>
 80178e0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80178e4:	4b1f      	ldr	r3, [pc, #124]	@ (8017964 <_svfprintf_r+0x5a4>)
 80178e6:	2200      	movs	r2, #0
 80178e8:	f7e9 f936 	bl	8000b58 <__aeabi_dcmpgt>
 80178ec:	2800      	cmp	r0, #0
 80178ee:	d13b      	bne.n	8017968 <_svfprintf_r+0x5a8>
 80178f0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80178f4:	4b1b      	ldr	r3, [pc, #108]	@ (8017964 <_svfprintf_r+0x5a4>)
 80178f6:	2200      	movs	r2, #0
 80178f8:	f7e9 f906 	bl	8000b08 <__aeabi_dcmpeq>
 80178fc:	b110      	cbz	r0, 8017904 <_svfprintf_r+0x544>
 80178fe:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8017900:	07db      	lsls	r3, r3, #31
 8017902:	d431      	bmi.n	8017968 <_svfprintf_r+0x5a8>
 8017904:	4633      	mov	r3, r6
 8017906:	19f1      	adds	r1, r6, r7
 8017908:	2030      	movs	r0, #48	@ 0x30
 801790a:	1aca      	subs	r2, r1, r3
 801790c:	2a00      	cmp	r2, #0
 801790e:	f280 8182 	bge.w	8017c16 <_svfprintf_r+0x856>
 8017912:	1c7b      	adds	r3, r7, #1
 8017914:	3701      	adds	r7, #1
 8017916:	bfb8      	it	lt
 8017918:	2300      	movlt	r3, #0
 801791a:	441e      	add	r6, r3
 801791c:	e038      	b.n	8017990 <_svfprintf_r+0x5d0>
 801791e:	f04f 0a00 	mov.w	sl, #0
 8017922:	f10d 09e4 	add.w	r9, sp, #228	@ 0xe4
 8017926:	e77e      	b.n	8017826 <_svfprintf_r+0x466>
 8017928:	4682      	mov	sl, r0
 801792a:	e77c      	b.n	8017826 <_svfprintf_r+0x466>
 801792c:	f04f 0806 	mov.w	r8, #6
 8017930:	e779      	b.n	8017826 <_svfprintf_r+0x466>
 8017932:	ed9d 7b0a 	vldr	d7, [sp, #40]	@ 0x28
 8017936:	2300      	movs	r3, #0
 8017938:	ed8d 7b14 	vstr	d7, [sp, #80]	@ 0x50
 801793c:	e780      	b.n	8017840 <_svfprintf_r+0x480>
 801793e:	9f1d      	ldr	r7, [sp, #116]	@ 0x74
 8017940:	e7a7      	b.n	8017892 <_svfprintf_r+0x4d2>
 8017942:	bf00      	nop
 8017944:	7fefffff 	.word	0x7fefffff
 8017948:	0801e8e0 	.word	0x0801e8e0
 801794c:	0801e8e4 	.word	0x0801e8e4
 8017950:	0801e8e8 	.word	0x0801e8e8
 8017954:	0801e8ec 	.word	0x0801e8ec
 8017958:	0801e8f0 	.word	0x0801e8f0
 801795c:	0801e901 	.word	0x0801e901
 8017960:	40300000 	.word	0x40300000
 8017964:	3fe00000 	.word	0x3fe00000
 8017968:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801796a:	9624      	str	r6, [sp, #144]	@ 0x90
 801796c:	7bd9      	ldrb	r1, [r3, #15]
 801796e:	2030      	movs	r0, #48	@ 0x30
 8017970:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8017972:	1e53      	subs	r3, r2, #1
 8017974:	9324      	str	r3, [sp, #144]	@ 0x90
 8017976:	f812 3c01 	ldrb.w	r3, [r2, #-1]
 801797a:	428b      	cmp	r3, r1
 801797c:	f000 8148 	beq.w	8017c10 <_svfprintf_r+0x850>
 8017980:	2b39      	cmp	r3, #57	@ 0x39
 8017982:	bf0b      	itete	eq
 8017984:	9b10      	ldreq	r3, [sp, #64]	@ 0x40
 8017986:	3301      	addne	r3, #1
 8017988:	7a9b      	ldrbeq	r3, [r3, #10]
 801798a:	b2db      	uxtbne	r3, r3
 801798c:	f802 3c01 	strb.w	r3, [r2, #-1]
 8017990:	eba6 0309 	sub.w	r3, r6, r9
 8017994:	9304      	str	r3, [sp, #16]
 8017996:	9b08      	ldr	r3, [sp, #32]
 8017998:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 801799a:	2b47      	cmp	r3, #71	@ 0x47
 801799c:	f040 8187 	bne.w	8017cae <_svfprintf_r+0x8ee>
 80179a0:	1cf1      	adds	r1, r6, #3
 80179a2:	db02      	blt.n	80179aa <_svfprintf_r+0x5ea>
 80179a4:	4546      	cmp	r6, r8
 80179a6:	f340 81a5 	ble.w	8017cf4 <_svfprintf_r+0x934>
 80179aa:	9b06      	ldr	r3, [sp, #24]
 80179ac:	3b02      	subs	r3, #2
 80179ae:	9306      	str	r3, [sp, #24]
 80179b0:	9906      	ldr	r1, [sp, #24]
 80179b2:	f89d 2018 	ldrb.w	r2, [sp, #24]
 80179b6:	f021 0120 	bic.w	r1, r1, #32
 80179ba:	2941      	cmp	r1, #65	@ 0x41
 80179bc:	bf08      	it	eq
 80179be:	320f      	addeq	r2, #15
 80179c0:	f106 33ff 	add.w	r3, r6, #4294967295
 80179c4:	bf06      	itte	eq
 80179c6:	b2d2      	uxtbeq	r2, r2
 80179c8:	2101      	moveq	r1, #1
 80179ca:	2100      	movne	r1, #0
 80179cc:	2b00      	cmp	r3, #0
 80179ce:	9320      	str	r3, [sp, #128]	@ 0x80
 80179d0:	bfb8      	it	lt
 80179d2:	f1c6 0301 	rsblt	r3, r6, #1
 80179d6:	f88d 2088 	strb.w	r2, [sp, #136]	@ 0x88
 80179da:	bfb4      	ite	lt
 80179dc:	222d      	movlt	r2, #45	@ 0x2d
 80179de:	222b      	movge	r2, #43	@ 0x2b
 80179e0:	2b09      	cmp	r3, #9
 80179e2:	f88d 2089 	strb.w	r2, [sp, #137]	@ 0x89
 80179e6:	f340 8178 	ble.w	8017cda <_svfprintf_r+0x91a>
 80179ea:	f10d 0097 	add.w	r0, sp, #151	@ 0x97
 80179ee:	270a      	movs	r7, #10
 80179f0:	4602      	mov	r2, r0
 80179f2:	fbb3 f6f7 	udiv	r6, r3, r7
 80179f6:	fb07 3116 	mls	r1, r7, r6, r3
 80179fa:	3130      	adds	r1, #48	@ 0x30
 80179fc:	f802 1c01 	strb.w	r1, [r2, #-1]
 8017a00:	4619      	mov	r1, r3
 8017a02:	2963      	cmp	r1, #99	@ 0x63
 8017a04:	f100 30ff 	add.w	r0, r0, #4294967295
 8017a08:	4633      	mov	r3, r6
 8017a0a:	dcf1      	bgt.n	80179f0 <_svfprintf_r+0x630>
 8017a0c:	3330      	adds	r3, #48	@ 0x30
 8017a0e:	1e91      	subs	r1, r2, #2
 8017a10:	f800 3c01 	strb.w	r3, [r0, #-1]
 8017a14:	f10d 0689 	add.w	r6, sp, #137	@ 0x89
 8017a18:	460b      	mov	r3, r1
 8017a1a:	f10d 0097 	add.w	r0, sp, #151	@ 0x97
 8017a1e:	4283      	cmp	r3, r0
 8017a20:	f0c0 8156 	bcc.w	8017cd0 <_svfprintf_r+0x910>
 8017a24:	f10d 0399 	add.w	r3, sp, #153	@ 0x99
 8017a28:	1a9b      	subs	r3, r3, r2
 8017a2a:	4281      	cmp	r1, r0
 8017a2c:	bf88      	it	hi
 8017a2e:	2300      	movhi	r3, #0
 8017a30:	f10d 028a 	add.w	r2, sp, #138	@ 0x8a
 8017a34:	441a      	add	r2, r3
 8017a36:	ab22      	add	r3, sp, #136	@ 0x88
 8017a38:	1ad3      	subs	r3, r2, r3
 8017a3a:	9a04      	ldr	r2, [sp, #16]
 8017a3c:	9318      	str	r3, [sp, #96]	@ 0x60
 8017a3e:	2a01      	cmp	r2, #1
 8017a40:	eb03 0802 	add.w	r8, r3, r2
 8017a44:	dc01      	bgt.n	8017a4a <_svfprintf_r+0x68a>
 8017a46:	07ea      	lsls	r2, r5, #31
 8017a48:	d501      	bpl.n	8017a4e <_svfprintf_r+0x68e>
 8017a4a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8017a4c:	4498      	add	r8, r3
 8017a4e:	f425 6580 	bic.w	r5, r5, #1024	@ 0x400
 8017a52:	2700      	movs	r7, #0
 8017a54:	f445 7380 	orr.w	r3, r5, #256	@ 0x100
 8017a58:	9311      	str	r3, [sp, #68]	@ 0x44
 8017a5a:	9708      	str	r7, [sp, #32]
 8017a5c:	463e      	mov	r6, r7
 8017a5e:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 8017a60:	2b00      	cmp	r3, #0
 8017a62:	f040 818f 	bne.w	8017d84 <_svfprintf_r+0x9c4>
 8017a66:	2300      	movs	r3, #0
 8017a68:	9d11      	ldr	r5, [sp, #68]	@ 0x44
 8017a6a:	9310      	str	r3, [sp, #64]	@ 0x40
 8017a6c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8017a6e:	4543      	cmp	r3, r8
 8017a70:	bfb8      	it	lt
 8017a72:	4643      	movlt	r3, r8
 8017a74:	9311      	str	r3, [sp, #68]	@ 0x44
 8017a76:	f89d 307b 	ldrb.w	r3, [sp, #123]	@ 0x7b
 8017a7a:	b113      	cbz	r3, 8017a82 <_svfprintf_r+0x6c2>
 8017a7c:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8017a7e:	3301      	adds	r3, #1
 8017a80:	9311      	str	r3, [sp, #68]	@ 0x44
 8017a82:	f015 0302 	ands.w	r3, r5, #2
 8017a86:	931c      	str	r3, [sp, #112]	@ 0x70
 8017a88:	bf1e      	ittt	ne
 8017a8a:	9b11      	ldrne	r3, [sp, #68]	@ 0x44
 8017a8c:	3302      	addne	r3, #2
 8017a8e:	9311      	strne	r3, [sp, #68]	@ 0x44
 8017a90:	f015 0384 	ands.w	r3, r5, #132	@ 0x84
 8017a94:	931d      	str	r3, [sp, #116]	@ 0x74
 8017a96:	d122      	bne.n	8017ade <_svfprintf_r+0x71e>
 8017a98:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8017a9a:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8017a9c:	1a9b      	subs	r3, r3, r2
 8017a9e:	2b00      	cmp	r3, #0
 8017aa0:	9313      	str	r3, [sp, #76]	@ 0x4c
 8017aa2:	dd1c      	ble.n	8017ade <_svfprintf_r+0x71e>
 8017aa4:	9813      	ldr	r0, [sp, #76]	@ 0x4c
 8017aa6:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	@ 0x9c
 8017aaa:	2810      	cmp	r0, #16
 8017aac:	489e      	ldr	r0, [pc, #632]	@ (8017d28 <_svfprintf_r+0x968>)
 8017aae:	6020      	str	r0, [r4, #0]
 8017ab0:	f102 0201 	add.w	r2, r2, #1
 8017ab4:	f104 0108 	add.w	r1, r4, #8
 8017ab8:	f300 8298 	bgt.w	8017fec <_svfprintf_r+0xc2c>
 8017abc:	9813      	ldr	r0, [sp, #76]	@ 0x4c
 8017abe:	6060      	str	r0, [r4, #4]
 8017ac0:	4403      	add	r3, r0
 8017ac2:	2a07      	cmp	r2, #7
 8017ac4:	e9cd 2327 	strd	r2, r3, [sp, #156]	@ 0x9c
 8017ac8:	f340 82a5 	ble.w	8018016 <_svfprintf_r+0xc56>
 8017acc:	9803      	ldr	r0, [sp, #12]
 8017ace:	aa26      	add	r2, sp, #152	@ 0x98
 8017ad0:	4659      	mov	r1, fp
 8017ad2:	f001 f818 	bl	8018b06 <__ssprint_r>
 8017ad6:	2800      	cmp	r0, #0
 8017ad8:	f040 85ed 	bne.w	80186b6 <_svfprintf_r+0x12f6>
 8017adc:	ac29      	add	r4, sp, #164	@ 0xa4
 8017ade:	f89d 207b 	ldrb.w	r2, [sp, #123]	@ 0x7b
 8017ae2:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 8017ae4:	b16a      	cbz	r2, 8017b02 <_svfprintf_r+0x742>
 8017ae6:	f10d 027b 	add.w	r2, sp, #123	@ 0x7b
 8017aea:	6022      	str	r2, [r4, #0]
 8017aec:	2201      	movs	r2, #1
 8017aee:	4413      	add	r3, r2
 8017af0:	9328      	str	r3, [sp, #160]	@ 0xa0
 8017af2:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 8017af4:	6062      	str	r2, [r4, #4]
 8017af6:	4413      	add	r3, r2
 8017af8:	2b07      	cmp	r3, #7
 8017afa:	9327      	str	r3, [sp, #156]	@ 0x9c
 8017afc:	f300 828d 	bgt.w	801801a <_svfprintf_r+0xc5a>
 8017b00:	3408      	adds	r4, #8
 8017b02:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8017b04:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 8017b06:	b162      	cbz	r2, 8017b22 <_svfprintf_r+0x762>
 8017b08:	aa1f      	add	r2, sp, #124	@ 0x7c
 8017b0a:	6022      	str	r2, [r4, #0]
 8017b0c:	2202      	movs	r2, #2
 8017b0e:	4413      	add	r3, r2
 8017b10:	9328      	str	r3, [sp, #160]	@ 0xa0
 8017b12:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 8017b14:	6062      	str	r2, [r4, #4]
 8017b16:	3301      	adds	r3, #1
 8017b18:	2b07      	cmp	r3, #7
 8017b1a:	9327      	str	r3, [sp, #156]	@ 0x9c
 8017b1c:	f300 8287 	bgt.w	801802e <_svfprintf_r+0xc6e>
 8017b20:	3408      	adds	r4, #8
 8017b22:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8017b24:	2b80      	cmp	r3, #128	@ 0x80
 8017b26:	d122      	bne.n	8017b6e <_svfprintf_r+0x7ae>
 8017b28:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8017b2a:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8017b2c:	1a9b      	subs	r3, r3, r2
 8017b2e:	2b00      	cmp	r3, #0
 8017b30:	9313      	str	r3, [sp, #76]	@ 0x4c
 8017b32:	dd1c      	ble.n	8017b6e <_svfprintf_r+0x7ae>
 8017b34:	9813      	ldr	r0, [sp, #76]	@ 0x4c
 8017b36:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	@ 0x9c
 8017b3a:	2810      	cmp	r0, #16
 8017b3c:	487b      	ldr	r0, [pc, #492]	@ (8017d2c <_svfprintf_r+0x96c>)
 8017b3e:	6020      	str	r0, [r4, #0]
 8017b40:	f102 0201 	add.w	r2, r2, #1
 8017b44:	f104 0108 	add.w	r1, r4, #8
 8017b48:	f300 827b 	bgt.w	8018042 <_svfprintf_r+0xc82>
 8017b4c:	9813      	ldr	r0, [sp, #76]	@ 0x4c
 8017b4e:	6060      	str	r0, [r4, #4]
 8017b50:	4403      	add	r3, r0
 8017b52:	2a07      	cmp	r2, #7
 8017b54:	e9cd 2327 	strd	r2, r3, [sp, #156]	@ 0x9c
 8017b58:	f340 8288 	ble.w	801806c <_svfprintf_r+0xcac>
 8017b5c:	9803      	ldr	r0, [sp, #12]
 8017b5e:	aa26      	add	r2, sp, #152	@ 0x98
 8017b60:	4659      	mov	r1, fp
 8017b62:	f000 ffd0 	bl	8018b06 <__ssprint_r>
 8017b66:	2800      	cmp	r0, #0
 8017b68:	f040 85a5 	bne.w	80186b6 <_svfprintf_r+0x12f6>
 8017b6c:	ac29      	add	r4, sp, #164	@ 0xa4
 8017b6e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8017b70:	eba3 0308 	sub.w	r3, r3, r8
 8017b74:	2b00      	cmp	r3, #0
 8017b76:	9310      	str	r3, [sp, #64]	@ 0x40
 8017b78:	dd1c      	ble.n	8017bb4 <_svfprintf_r+0x7f4>
 8017b7a:	9810      	ldr	r0, [sp, #64]	@ 0x40
 8017b7c:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	@ 0x9c
 8017b80:	2810      	cmp	r0, #16
 8017b82:	486a      	ldr	r0, [pc, #424]	@ (8017d2c <_svfprintf_r+0x96c>)
 8017b84:	6020      	str	r0, [r4, #0]
 8017b86:	f102 0201 	add.w	r2, r2, #1
 8017b8a:	f104 0108 	add.w	r1, r4, #8
 8017b8e:	f300 826f 	bgt.w	8018070 <_svfprintf_r+0xcb0>
 8017b92:	9810      	ldr	r0, [sp, #64]	@ 0x40
 8017b94:	6060      	str	r0, [r4, #4]
 8017b96:	4403      	add	r3, r0
 8017b98:	2a07      	cmp	r2, #7
 8017b9a:	e9cd 2327 	strd	r2, r3, [sp, #156]	@ 0x9c
 8017b9e:	f340 827c 	ble.w	801809a <_svfprintf_r+0xcda>
 8017ba2:	9803      	ldr	r0, [sp, #12]
 8017ba4:	aa26      	add	r2, sp, #152	@ 0x98
 8017ba6:	4659      	mov	r1, fp
 8017ba8:	f000 ffad 	bl	8018b06 <__ssprint_r>
 8017bac:	2800      	cmp	r0, #0
 8017bae:	f040 8582 	bne.w	80186b6 <_svfprintf_r+0x12f6>
 8017bb2:	ac29      	add	r4, sp, #164	@ 0xa4
 8017bb4:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 8017bb6:	9310      	str	r3, [sp, #64]	@ 0x40
 8017bb8:	05ea      	lsls	r2, r5, #23
 8017bba:	f100 8275 	bmi.w	80180a8 <_svfprintf_r+0xce8>
 8017bbe:	4443      	add	r3, r8
 8017bc0:	9328      	str	r3, [sp, #160]	@ 0xa0
 8017bc2:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 8017bc4:	3301      	adds	r3, #1
 8017bc6:	2b07      	cmp	r3, #7
 8017bc8:	e9c4 9800 	strd	r9, r8, [r4]
 8017bcc:	9327      	str	r3, [sp, #156]	@ 0x9c
 8017bce:	f300 82b1 	bgt.w	8018134 <_svfprintf_r+0xd74>
 8017bd2:	3408      	adds	r4, #8
 8017bd4:	076a      	lsls	r2, r5, #29
 8017bd6:	f100 8550 	bmi.w	801867a <_svfprintf_r+0x12ba>
 8017bda:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8017bde:	9911      	ldr	r1, [sp, #68]	@ 0x44
 8017be0:	428a      	cmp	r2, r1
 8017be2:	bfac      	ite	ge
 8017be4:	189b      	addge	r3, r3, r2
 8017be6:	185b      	addlt	r3, r3, r1
 8017be8:	930f      	str	r3, [sp, #60]	@ 0x3c
 8017bea:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 8017bec:	b13b      	cbz	r3, 8017bfe <_svfprintf_r+0x83e>
 8017bee:	9803      	ldr	r0, [sp, #12]
 8017bf0:	aa26      	add	r2, sp, #152	@ 0x98
 8017bf2:	4659      	mov	r1, fp
 8017bf4:	f000 ff87 	bl	8018b06 <__ssprint_r>
 8017bf8:	2800      	cmp	r0, #0
 8017bfa:	f040 855c 	bne.w	80186b6 <_svfprintf_r+0x12f6>
 8017bfe:	2300      	movs	r3, #0
 8017c00:	9327      	str	r3, [sp, #156]	@ 0x9c
 8017c02:	f1ba 0f00 	cmp.w	sl, #0
 8017c06:	f040 8572 	bne.w	80186ee <_svfprintf_r+0x132e>
 8017c0a:	9e07      	ldr	r6, [sp, #28]
 8017c0c:	ac29      	add	r4, sp, #164	@ 0xa4
 8017c0e:	e0c6      	b.n	8017d9e <_svfprintf_r+0x9de>
 8017c10:	f802 0c01 	strb.w	r0, [r2, #-1]
 8017c14:	e6ac      	b.n	8017970 <_svfprintf_r+0x5b0>
 8017c16:	f803 0b01 	strb.w	r0, [r3], #1
 8017c1a:	e676      	b.n	801790a <_svfprintf_r+0x54a>
 8017c1c:	9b08      	ldr	r3, [sp, #32]
 8017c1e:	2b46      	cmp	r3, #70	@ 0x46
 8017c20:	d005      	beq.n	8017c2e <_svfprintf_r+0x86e>
 8017c22:	2b45      	cmp	r3, #69	@ 0x45
 8017c24:	d11a      	bne.n	8017c5c <_svfprintf_r+0x89c>
 8017c26:	f108 0601 	add.w	r6, r8, #1
 8017c2a:	2102      	movs	r1, #2
 8017c2c:	e001      	b.n	8017c32 <_svfprintf_r+0x872>
 8017c2e:	4646      	mov	r6, r8
 8017c30:	2103      	movs	r1, #3
 8017c32:	ab24      	add	r3, sp, #144	@ 0x90
 8017c34:	9301      	str	r3, [sp, #4]
 8017c36:	ab21      	add	r3, sp, #132	@ 0x84
 8017c38:	9300      	str	r3, [sp, #0]
 8017c3a:	ed9d 0b14 	vldr	d0, [sp, #80]	@ 0x50
 8017c3e:	ab20      	add	r3, sp, #128	@ 0x80
 8017c40:	9803      	ldr	r0, [sp, #12]
 8017c42:	4632      	mov	r2, r6
 8017c44:	f7fd fda0 	bl	8015788 <_dtoa_r>
 8017c48:	9b08      	ldr	r3, [sp, #32]
 8017c4a:	2b47      	cmp	r3, #71	@ 0x47
 8017c4c:	4681      	mov	r9, r0
 8017c4e:	d119      	bne.n	8017c84 <_svfprintf_r+0x8c4>
 8017c50:	07e8      	lsls	r0, r5, #31
 8017c52:	d405      	bmi.n	8017c60 <_svfprintf_r+0x8a0>
 8017c54:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8017c56:	eba3 0309 	sub.w	r3, r3, r9
 8017c5a:	e69b      	b.n	8017994 <_svfprintf_r+0x5d4>
 8017c5c:	4646      	mov	r6, r8
 8017c5e:	e7e4      	b.n	8017c2a <_svfprintf_r+0x86a>
 8017c60:	eb09 0706 	add.w	r7, r9, r6
 8017c64:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	@ 0x50
 8017c68:	2200      	movs	r2, #0
 8017c6a:	2300      	movs	r3, #0
 8017c6c:	f7e8 ff4c 	bl	8000b08 <__aeabi_dcmpeq>
 8017c70:	b100      	cbz	r0, 8017c74 <_svfprintf_r+0x8b4>
 8017c72:	9724      	str	r7, [sp, #144]	@ 0x90
 8017c74:	2230      	movs	r2, #48	@ 0x30
 8017c76:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8017c78:	429f      	cmp	r7, r3
 8017c7a:	d9eb      	bls.n	8017c54 <_svfprintf_r+0x894>
 8017c7c:	1c59      	adds	r1, r3, #1
 8017c7e:	9124      	str	r1, [sp, #144]	@ 0x90
 8017c80:	701a      	strb	r2, [r3, #0]
 8017c82:	e7f8      	b.n	8017c76 <_svfprintf_r+0x8b6>
 8017c84:	9b08      	ldr	r3, [sp, #32]
 8017c86:	2b46      	cmp	r3, #70	@ 0x46
 8017c88:	eb00 0706 	add.w	r7, r0, r6
 8017c8c:	d1ea      	bne.n	8017c64 <_svfprintf_r+0x8a4>
 8017c8e:	7803      	ldrb	r3, [r0, #0]
 8017c90:	2b30      	cmp	r3, #48	@ 0x30
 8017c92:	d109      	bne.n	8017ca8 <_svfprintf_r+0x8e8>
 8017c94:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	@ 0x50
 8017c98:	2200      	movs	r2, #0
 8017c9a:	2300      	movs	r3, #0
 8017c9c:	f7e8 ff34 	bl	8000b08 <__aeabi_dcmpeq>
 8017ca0:	b910      	cbnz	r0, 8017ca8 <_svfprintf_r+0x8e8>
 8017ca2:	f1c6 0601 	rsb	r6, r6, #1
 8017ca6:	9620      	str	r6, [sp, #128]	@ 0x80
 8017ca8:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8017caa:	441f      	add	r7, r3
 8017cac:	e7da      	b.n	8017c64 <_svfprintf_r+0x8a4>
 8017cae:	9b08      	ldr	r3, [sp, #32]
 8017cb0:	2b46      	cmp	r3, #70	@ 0x46
 8017cb2:	f47f ae7d 	bne.w	80179b0 <_svfprintf_r+0x5f0>
 8017cb6:	f005 0301 	and.w	r3, r5, #1
 8017cba:	2e00      	cmp	r6, #0
 8017cbc:	ea43 0308 	orr.w	r3, r3, r8
 8017cc0:	dd25      	ble.n	8017d0e <_svfprintf_r+0x94e>
 8017cc2:	b37b      	cbz	r3, 8017d24 <_svfprintf_r+0x964>
 8017cc4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8017cc6:	18f3      	adds	r3, r6, r3
 8017cc8:	4498      	add	r8, r3
 8017cca:	2366      	movs	r3, #102	@ 0x66
 8017ccc:	9306      	str	r3, [sp, #24]
 8017cce:	e033      	b.n	8017d38 <_svfprintf_r+0x978>
 8017cd0:	f813 7b01 	ldrb.w	r7, [r3], #1
 8017cd4:	f806 7f01 	strb.w	r7, [r6, #1]!
 8017cd8:	e6a1      	b.n	8017a1e <_svfprintf_r+0x65e>
 8017cda:	b941      	cbnz	r1, 8017cee <_svfprintf_r+0x92e>
 8017cdc:	2230      	movs	r2, #48	@ 0x30
 8017cde:	f88d 208a 	strb.w	r2, [sp, #138]	@ 0x8a
 8017ce2:	f10d 028b 	add.w	r2, sp, #139	@ 0x8b
 8017ce6:	3330      	adds	r3, #48	@ 0x30
 8017ce8:	f802 3b01 	strb.w	r3, [r2], #1
 8017cec:	e6a3      	b.n	8017a36 <_svfprintf_r+0x676>
 8017cee:	f10d 028a 	add.w	r2, sp, #138	@ 0x8a
 8017cf2:	e7f8      	b.n	8017ce6 <_svfprintf_r+0x926>
 8017cf4:	9b04      	ldr	r3, [sp, #16]
 8017cf6:	429e      	cmp	r6, r3
 8017cf8:	da0d      	bge.n	8017d16 <_svfprintf_r+0x956>
 8017cfa:	9b04      	ldr	r3, [sp, #16]
 8017cfc:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8017cfe:	2e00      	cmp	r6, #0
 8017d00:	eb03 0802 	add.w	r8, r3, r2
 8017d04:	dc0c      	bgt.n	8017d20 <_svfprintf_r+0x960>
 8017d06:	f1c6 0301 	rsb	r3, r6, #1
 8017d0a:	4498      	add	r8, r3
 8017d0c:	e008      	b.n	8017d20 <_svfprintf_r+0x960>
 8017d0e:	b17b      	cbz	r3, 8017d30 <_svfprintf_r+0x970>
 8017d10:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8017d12:	3301      	adds	r3, #1
 8017d14:	e7d8      	b.n	8017cc8 <_svfprintf_r+0x908>
 8017d16:	07eb      	lsls	r3, r5, #31
 8017d18:	d521      	bpl.n	8017d5e <_svfprintf_r+0x99e>
 8017d1a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8017d1c:	eb06 0803 	add.w	r8, r6, r3
 8017d20:	2367      	movs	r3, #103	@ 0x67
 8017d22:	e7d3      	b.n	8017ccc <_svfprintf_r+0x90c>
 8017d24:	46b0      	mov	r8, r6
 8017d26:	e7d0      	b.n	8017cca <_svfprintf_r+0x90a>
 8017d28:	0801ec41 	.word	0x0801ec41
 8017d2c:	0801ec31 	.word	0x0801ec31
 8017d30:	2366      	movs	r3, #102	@ 0x66
 8017d32:	9306      	str	r3, [sp, #24]
 8017d34:	f04f 0801 	mov.w	r8, #1
 8017d38:	f415 6380 	ands.w	r3, r5, #1024	@ 0x400
 8017d3c:	9308      	str	r3, [sp, #32]
 8017d3e:	d01f      	beq.n	8017d80 <_svfprintf_r+0x9c0>
 8017d40:	2700      	movs	r7, #0
 8017d42:	2e00      	cmp	r6, #0
 8017d44:	9708      	str	r7, [sp, #32]
 8017d46:	f77f ae8a 	ble.w	8017a5e <_svfprintf_r+0x69e>
 8017d4a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8017d4c:	781b      	ldrb	r3, [r3, #0]
 8017d4e:	2bff      	cmp	r3, #255	@ 0xff
 8017d50:	d107      	bne.n	8017d62 <_svfprintf_r+0x9a2>
 8017d52:	9b08      	ldr	r3, [sp, #32]
 8017d54:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8017d56:	443b      	add	r3, r7
 8017d58:	fb02 8803 	mla	r8, r2, r3, r8
 8017d5c:	e67f      	b.n	8017a5e <_svfprintf_r+0x69e>
 8017d5e:	46b0      	mov	r8, r6
 8017d60:	e7de      	b.n	8017d20 <_svfprintf_r+0x960>
 8017d62:	42b3      	cmp	r3, r6
 8017d64:	daf5      	bge.n	8017d52 <_svfprintf_r+0x992>
 8017d66:	1af6      	subs	r6, r6, r3
 8017d68:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8017d6a:	785b      	ldrb	r3, [r3, #1]
 8017d6c:	b133      	cbz	r3, 8017d7c <_svfprintf_r+0x9bc>
 8017d6e:	9b08      	ldr	r3, [sp, #32]
 8017d70:	3301      	adds	r3, #1
 8017d72:	9308      	str	r3, [sp, #32]
 8017d74:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8017d76:	3301      	adds	r3, #1
 8017d78:	9309      	str	r3, [sp, #36]	@ 0x24
 8017d7a:	e7e6      	b.n	8017d4a <_svfprintf_r+0x98a>
 8017d7c:	3701      	adds	r7, #1
 8017d7e:	e7e4      	b.n	8017d4a <_svfprintf_r+0x98a>
 8017d80:	9f08      	ldr	r7, [sp, #32]
 8017d82:	e66c      	b.n	8017a5e <_svfprintf_r+0x69e>
 8017d84:	232d      	movs	r3, #45	@ 0x2d
 8017d86:	f88d 307b 	strb.w	r3, [sp, #123]	@ 0x7b
 8017d8a:	e66c      	b.n	8017a66 <_svfprintf_r+0x6a6>
 8017d8c:	06af      	lsls	r7, r5, #26
 8017d8e:	d50a      	bpl.n	8017da6 <_svfprintf_r+0x9e6>
 8017d90:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8017d92:	6833      	ldr	r3, [r6, #0]
 8017d94:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8017d96:	17d2      	asrs	r2, r2, #31
 8017d98:	e9c3 1200 	strd	r1, r2, [r3]
 8017d9c:	3604      	adds	r6, #4
 8017d9e:	f8dd 9030 	ldr.w	r9, [sp, #48]	@ 0x30
 8017da2:	f7ff bb46 	b.w	8017432 <_svfprintf_r+0x72>
 8017da6:	06e8      	lsls	r0, r5, #27
 8017da8:	d503      	bpl.n	8017db2 <_svfprintf_r+0x9f2>
 8017daa:	6833      	ldr	r3, [r6, #0]
 8017dac:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8017dae:	601a      	str	r2, [r3, #0]
 8017db0:	e7f4      	b.n	8017d9c <_svfprintf_r+0x9dc>
 8017db2:	0669      	lsls	r1, r5, #25
 8017db4:	d503      	bpl.n	8017dbe <_svfprintf_r+0x9fe>
 8017db6:	6833      	ldr	r3, [r6, #0]
 8017db8:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8017dba:	801a      	strh	r2, [r3, #0]
 8017dbc:	e7ee      	b.n	8017d9c <_svfprintf_r+0x9dc>
 8017dbe:	05aa      	lsls	r2, r5, #22
 8017dc0:	d5f3      	bpl.n	8017daa <_svfprintf_r+0x9ea>
 8017dc2:	6833      	ldr	r3, [r6, #0]
 8017dc4:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8017dc6:	701a      	strb	r2, [r3, #0]
 8017dc8:	e7e8      	b.n	8017d9c <_svfprintf_r+0x9dc>
 8017dca:	f045 0510 	orr.w	r5, r5, #16
 8017dce:	f015 0320 	ands.w	r3, r5, #32
 8017dd2:	d020      	beq.n	8017e16 <_svfprintf_r+0xa56>
 8017dd4:	3607      	adds	r6, #7
 8017dd6:	f026 0307 	bic.w	r3, r6, #7
 8017dda:	461a      	mov	r2, r3
 8017ddc:	685f      	ldr	r7, [r3, #4]
 8017dde:	f852 6b08 	ldr.w	r6, [r2], #8
 8017de2:	9207      	str	r2, [sp, #28]
 8017de4:	f425 6580 	bic.w	r5, r5, #1024	@ 0x400
 8017de8:	2300      	movs	r3, #0
 8017dea:	2200      	movs	r2, #0
 8017dec:	f88d 207b 	strb.w	r2, [sp, #123]	@ 0x7b
 8017df0:	f1b8 3fff 	cmp.w	r8, #4294967295
 8017df4:	f000 848c 	beq.w	8018710 <_svfprintf_r+0x1350>
 8017df8:	f025 0280 	bic.w	r2, r5, #128	@ 0x80
 8017dfc:	9208      	str	r2, [sp, #32]
 8017dfe:	ea56 0207 	orrs.w	r2, r6, r7
 8017e02:	f040 848a 	bne.w	801871a <_svfprintf_r+0x135a>
 8017e06:	f1b8 0f00 	cmp.w	r8, #0
 8017e0a:	f000 80db 	beq.w	8017fc4 <_svfprintf_r+0xc04>
 8017e0e:	2b01      	cmp	r3, #1
 8017e10:	f040 8486 	bne.w	8018720 <_svfprintf_r+0x1360>
 8017e14:	e083      	b.n	8017f1e <_svfprintf_r+0xb5e>
 8017e16:	4632      	mov	r2, r6
 8017e18:	f015 0710 	ands.w	r7, r5, #16
 8017e1c:	f852 6b04 	ldr.w	r6, [r2], #4
 8017e20:	9207      	str	r2, [sp, #28]
 8017e22:	d001      	beq.n	8017e28 <_svfprintf_r+0xa68>
 8017e24:	461f      	mov	r7, r3
 8017e26:	e7dd      	b.n	8017de4 <_svfprintf_r+0xa24>
 8017e28:	f015 0340 	ands.w	r3, r5, #64	@ 0x40
 8017e2c:	d001      	beq.n	8017e32 <_svfprintf_r+0xa72>
 8017e2e:	b2b6      	uxth	r6, r6
 8017e30:	e7d8      	b.n	8017de4 <_svfprintf_r+0xa24>
 8017e32:	f415 7700 	ands.w	r7, r5, #512	@ 0x200
 8017e36:	d0d5      	beq.n	8017de4 <_svfprintf_r+0xa24>
 8017e38:	b2f6      	uxtb	r6, r6
 8017e3a:	e7f3      	b.n	8017e24 <_svfprintf_r+0xa64>
 8017e3c:	4633      	mov	r3, r6
 8017e3e:	2278      	movs	r2, #120	@ 0x78
 8017e40:	f853 6b04 	ldr.w	r6, [r3], #4
 8017e44:	9307      	str	r3, [sp, #28]
 8017e46:	f647 0330 	movw	r3, #30768	@ 0x7830
 8017e4a:	f8ad 307c 	strh.w	r3, [sp, #124]	@ 0x7c
 8017e4e:	4b94      	ldr	r3, [pc, #592]	@ (80180a0 <_svfprintf_r+0xce0>)
 8017e50:	9319      	str	r3, [sp, #100]	@ 0x64
 8017e52:	2700      	movs	r7, #0
 8017e54:	f045 0502 	orr.w	r5, r5, #2
 8017e58:	2302      	movs	r3, #2
 8017e5a:	9206      	str	r2, [sp, #24]
 8017e5c:	e7c5      	b.n	8017dea <_svfprintf_r+0xa2a>
 8017e5e:	4633      	mov	r3, r6
 8017e60:	f1b8 3fff 	cmp.w	r8, #4294967295
 8017e64:	f853 9b04 	ldr.w	r9, [r3], #4
 8017e68:	9307      	str	r3, [sp, #28]
 8017e6a:	f04f 0600 	mov.w	r6, #0
 8017e6e:	f88d 607b 	strb.w	r6, [sp, #123]	@ 0x7b
 8017e72:	d00f      	beq.n	8017e94 <_svfprintf_r+0xad4>
 8017e74:	4642      	mov	r2, r8
 8017e76:	4631      	mov	r1, r6
 8017e78:	4648      	mov	r0, r9
 8017e7a:	f7e8 f9c9 	bl	8000210 <memchr>
 8017e7e:	4682      	mov	sl, r0
 8017e80:	2800      	cmp	r0, #0
 8017e82:	f43f ac81 	beq.w	8017788 <_svfprintf_r+0x3c8>
 8017e86:	eba0 0809 	sub.w	r8, r0, r9
 8017e8a:	46b2      	mov	sl, r6
 8017e8c:	9610      	str	r6, [sp, #64]	@ 0x40
 8017e8e:	4637      	mov	r7, r6
 8017e90:	9608      	str	r6, [sp, #32]
 8017e92:	e5eb      	b.n	8017a6c <_svfprintf_r+0x6ac>
 8017e94:	4648      	mov	r0, r9
 8017e96:	f7e8 fa0b 	bl	80002b0 <strlen>
 8017e9a:	46b2      	mov	sl, r6
 8017e9c:	4680      	mov	r8, r0
 8017e9e:	e473      	b.n	8017788 <_svfprintf_r+0x3c8>
 8017ea0:	f045 0510 	orr.w	r5, r5, #16
 8017ea4:	f015 0320 	ands.w	r3, r5, #32
 8017ea8:	d009      	beq.n	8017ebe <_svfprintf_r+0xafe>
 8017eaa:	3607      	adds	r6, #7
 8017eac:	f026 0307 	bic.w	r3, r6, #7
 8017eb0:	461a      	mov	r2, r3
 8017eb2:	685f      	ldr	r7, [r3, #4]
 8017eb4:	f852 6b08 	ldr.w	r6, [r2], #8
 8017eb8:	9207      	str	r2, [sp, #28]
 8017eba:	2301      	movs	r3, #1
 8017ebc:	e795      	b.n	8017dea <_svfprintf_r+0xa2a>
 8017ebe:	4632      	mov	r2, r6
 8017ec0:	f015 0710 	ands.w	r7, r5, #16
 8017ec4:	f852 6b04 	ldr.w	r6, [r2], #4
 8017ec8:	9207      	str	r2, [sp, #28]
 8017eca:	d001      	beq.n	8017ed0 <_svfprintf_r+0xb10>
 8017ecc:	461f      	mov	r7, r3
 8017ece:	e7f4      	b.n	8017eba <_svfprintf_r+0xafa>
 8017ed0:	f015 0340 	ands.w	r3, r5, #64	@ 0x40
 8017ed4:	d001      	beq.n	8017eda <_svfprintf_r+0xb1a>
 8017ed6:	b2b6      	uxth	r6, r6
 8017ed8:	e7ef      	b.n	8017eba <_svfprintf_r+0xafa>
 8017eda:	f415 7700 	ands.w	r7, r5, #512	@ 0x200
 8017ede:	d0ec      	beq.n	8017eba <_svfprintf_r+0xafa>
 8017ee0:	b2f6      	uxtb	r6, r6
 8017ee2:	e7f3      	b.n	8017ecc <_svfprintf_r+0xb0c>
 8017ee4:	4b6f      	ldr	r3, [pc, #444]	@ (80180a4 <_svfprintf_r+0xce4>)
 8017ee6:	f7ff bb39 	b.w	801755c <_svfprintf_r+0x19c>
 8017eea:	4632      	mov	r2, r6
 8017eec:	f015 0710 	ands.w	r7, r5, #16
 8017ef0:	f852 6b04 	ldr.w	r6, [r2], #4
 8017ef4:	9207      	str	r2, [sp, #28]
 8017ef6:	d002      	beq.n	8017efe <_svfprintf_r+0xb3e>
 8017ef8:	461f      	mov	r7, r3
 8017efa:	f7ff bb3c 	b.w	8017576 <_svfprintf_r+0x1b6>
 8017efe:	f015 0340 	ands.w	r3, r5, #64	@ 0x40
 8017f02:	d002      	beq.n	8017f0a <_svfprintf_r+0xb4a>
 8017f04:	b2b6      	uxth	r6, r6
 8017f06:	f7ff bb36 	b.w	8017576 <_svfprintf_r+0x1b6>
 8017f0a:	f415 7700 	ands.w	r7, r5, #512	@ 0x200
 8017f0e:	f43f ab32 	beq.w	8017576 <_svfprintf_r+0x1b6>
 8017f12:	b2f6      	uxtb	r6, r6
 8017f14:	e7f0      	b.n	8017ef8 <_svfprintf_r+0xb38>
 8017f16:	2e0a      	cmp	r6, #10
 8017f18:	f177 0300 	sbcs.w	r3, r7, #0
 8017f1c:	d207      	bcs.n	8017f2e <_svfprintf_r+0xb6e>
 8017f1e:	3630      	adds	r6, #48	@ 0x30
 8017f20:	b2f6      	uxtb	r6, r6
 8017f22:	f88d 6147 	strb.w	r6, [sp, #327]	@ 0x147
 8017f26:	f20d 1947 	addw	r9, sp, #327	@ 0x147
 8017f2a:	f000 bc15 	b.w	8018758 <_svfprintf_r+0x1398>
 8017f2e:	2300      	movs	r3, #0
 8017f30:	9304      	str	r3, [sp, #16]
 8017f32:	9b08      	ldr	r3, [sp, #32]
 8017f34:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8017f38:	ad52      	add	r5, sp, #328	@ 0x148
 8017f3a:	9310      	str	r3, [sp, #64]	@ 0x40
 8017f3c:	220a      	movs	r2, #10
 8017f3e:	2300      	movs	r3, #0
 8017f40:	4630      	mov	r0, r6
 8017f42:	4639      	mov	r1, r7
 8017f44:	f7e8 fe50 	bl	8000be8 <__aeabi_uldivmod>
 8017f48:	9b04      	ldr	r3, [sp, #16]
 8017f4a:	9011      	str	r0, [sp, #68]	@ 0x44
 8017f4c:	3301      	adds	r3, #1
 8017f4e:	9304      	str	r3, [sp, #16]
 8017f50:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8017f52:	3230      	adds	r2, #48	@ 0x30
 8017f54:	468a      	mov	sl, r1
 8017f56:	f105 39ff 	add.w	r9, r5, #4294967295
 8017f5a:	f805 2c01 	strb.w	r2, [r5, #-1]
 8017f5e:	b1d3      	cbz	r3, 8017f96 <_svfprintf_r+0xbd6>
 8017f60:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8017f62:	9a04      	ldr	r2, [sp, #16]
 8017f64:	781b      	ldrb	r3, [r3, #0]
 8017f66:	429a      	cmp	r2, r3
 8017f68:	d115      	bne.n	8017f96 <_svfprintf_r+0xbd6>
 8017f6a:	2aff      	cmp	r2, #255	@ 0xff
 8017f6c:	d013      	beq.n	8017f96 <_svfprintf_r+0xbd6>
 8017f6e:	2e0a      	cmp	r6, #10
 8017f70:	f177 0300 	sbcs.w	r3, r7, #0
 8017f74:	d30f      	bcc.n	8017f96 <_svfprintf_r+0xbd6>
 8017f76:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8017f78:	9917      	ldr	r1, [sp, #92]	@ 0x5c
 8017f7a:	eba9 0903 	sub.w	r9, r9, r3
 8017f7e:	461a      	mov	r2, r3
 8017f80:	4648      	mov	r0, r9
 8017f82:	f7fd fa89 	bl	8015498 <strncpy>
 8017f86:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8017f88:	785b      	ldrb	r3, [r3, #1]
 8017f8a:	b11b      	cbz	r3, 8017f94 <_svfprintf_r+0xbd4>
 8017f8c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8017f8e:	3301      	adds	r3, #1
 8017f90:	9309      	str	r3, [sp, #36]	@ 0x24
 8017f92:	2300      	movs	r3, #0
 8017f94:	9304      	str	r3, [sp, #16]
 8017f96:	2e0a      	cmp	r6, #10
 8017f98:	f177 0700 	sbcs.w	r7, r7, #0
 8017f9c:	f0c0 83dc 	bcc.w	8018758 <_svfprintf_r+0x1398>
 8017fa0:	9e11      	ldr	r6, [sp, #68]	@ 0x44
 8017fa2:	4657      	mov	r7, sl
 8017fa4:	464d      	mov	r5, r9
 8017fa6:	e7c9      	b.n	8017f3c <_svfprintf_r+0xb7c>
 8017fa8:	f006 030f 	and.w	r3, r6, #15
 8017fac:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8017fae:	0936      	lsrs	r6, r6, #4
 8017fb0:	5cd3      	ldrb	r3, [r2, r3]
 8017fb2:	f809 3d01 	strb.w	r3, [r9, #-1]!
 8017fb6:	ea46 7607 	orr.w	r6, r6, r7, lsl #28
 8017fba:	093f      	lsrs	r7, r7, #4
 8017fbc:	ea56 0307 	orrs.w	r3, r6, r7
 8017fc0:	d1f2      	bne.n	8017fa8 <_svfprintf_r+0xbe8>
 8017fc2:	e3c9      	b.n	8018758 <_svfprintf_r+0x1398>
 8017fc4:	b91b      	cbnz	r3, 8017fce <_svfprintf_r+0xc0e>
 8017fc6:	07e9      	lsls	r1, r5, #31
 8017fc8:	d501      	bpl.n	8017fce <_svfprintf_r+0xc0e>
 8017fca:	2630      	movs	r6, #48	@ 0x30
 8017fcc:	e7a9      	b.n	8017f22 <_svfprintf_r+0xb62>
 8017fce:	f50d 79a4 	add.w	r9, sp, #328	@ 0x148
 8017fd2:	e3c1      	b.n	8018758 <_svfprintf_r+0x1398>
 8017fd4:	9b06      	ldr	r3, [sp, #24]
 8017fd6:	2b00      	cmp	r3, #0
 8017fd8:	f000 838f 	beq.w	80186fa <_svfprintf_r+0x133a>
 8017fdc:	f88d 30e4 	strb.w	r3, [sp, #228]	@ 0xe4
 8017fe0:	2300      	movs	r3, #0
 8017fe2:	f88d 307b 	strb.w	r3, [sp, #123]	@ 0x7b
 8017fe6:	9607      	str	r6, [sp, #28]
 8017fe8:	f7ff bb63 	b.w	80176b2 <_svfprintf_r+0x2f2>
 8017fec:	2010      	movs	r0, #16
 8017fee:	4403      	add	r3, r0
 8017ff0:	2a07      	cmp	r2, #7
 8017ff2:	e9cd 2327 	strd	r2, r3, [sp, #156]	@ 0x9c
 8017ff6:	6060      	str	r0, [r4, #4]
 8017ff8:	dd08      	ble.n	801800c <_svfprintf_r+0xc4c>
 8017ffa:	9803      	ldr	r0, [sp, #12]
 8017ffc:	aa26      	add	r2, sp, #152	@ 0x98
 8017ffe:	4659      	mov	r1, fp
 8018000:	f000 fd81 	bl	8018b06 <__ssprint_r>
 8018004:	2800      	cmp	r0, #0
 8018006:	f040 8356 	bne.w	80186b6 <_svfprintf_r+0x12f6>
 801800a:	a929      	add	r1, sp, #164	@ 0xa4
 801800c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 801800e:	3b10      	subs	r3, #16
 8018010:	9313      	str	r3, [sp, #76]	@ 0x4c
 8018012:	460c      	mov	r4, r1
 8018014:	e546      	b.n	8017aa4 <_svfprintf_r+0x6e4>
 8018016:	460c      	mov	r4, r1
 8018018:	e561      	b.n	8017ade <_svfprintf_r+0x71e>
 801801a:	9803      	ldr	r0, [sp, #12]
 801801c:	aa26      	add	r2, sp, #152	@ 0x98
 801801e:	4659      	mov	r1, fp
 8018020:	f000 fd71 	bl	8018b06 <__ssprint_r>
 8018024:	2800      	cmp	r0, #0
 8018026:	f040 8346 	bne.w	80186b6 <_svfprintf_r+0x12f6>
 801802a:	ac29      	add	r4, sp, #164	@ 0xa4
 801802c:	e569      	b.n	8017b02 <_svfprintf_r+0x742>
 801802e:	9803      	ldr	r0, [sp, #12]
 8018030:	aa26      	add	r2, sp, #152	@ 0x98
 8018032:	4659      	mov	r1, fp
 8018034:	f000 fd67 	bl	8018b06 <__ssprint_r>
 8018038:	2800      	cmp	r0, #0
 801803a:	f040 833c 	bne.w	80186b6 <_svfprintf_r+0x12f6>
 801803e:	ac29      	add	r4, sp, #164	@ 0xa4
 8018040:	e56f      	b.n	8017b22 <_svfprintf_r+0x762>
 8018042:	2010      	movs	r0, #16
 8018044:	4403      	add	r3, r0
 8018046:	2a07      	cmp	r2, #7
 8018048:	e9cd 2327 	strd	r2, r3, [sp, #156]	@ 0x9c
 801804c:	6060      	str	r0, [r4, #4]
 801804e:	dd08      	ble.n	8018062 <_svfprintf_r+0xca2>
 8018050:	9803      	ldr	r0, [sp, #12]
 8018052:	aa26      	add	r2, sp, #152	@ 0x98
 8018054:	4659      	mov	r1, fp
 8018056:	f000 fd56 	bl	8018b06 <__ssprint_r>
 801805a:	2800      	cmp	r0, #0
 801805c:	f040 832b 	bne.w	80186b6 <_svfprintf_r+0x12f6>
 8018060:	a929      	add	r1, sp, #164	@ 0xa4
 8018062:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8018064:	3b10      	subs	r3, #16
 8018066:	9313      	str	r3, [sp, #76]	@ 0x4c
 8018068:	460c      	mov	r4, r1
 801806a:	e563      	b.n	8017b34 <_svfprintf_r+0x774>
 801806c:	460c      	mov	r4, r1
 801806e:	e57e      	b.n	8017b6e <_svfprintf_r+0x7ae>
 8018070:	2010      	movs	r0, #16
 8018072:	4403      	add	r3, r0
 8018074:	2a07      	cmp	r2, #7
 8018076:	e9cd 2327 	strd	r2, r3, [sp, #156]	@ 0x9c
 801807a:	6060      	str	r0, [r4, #4]
 801807c:	dd08      	ble.n	8018090 <_svfprintf_r+0xcd0>
 801807e:	9803      	ldr	r0, [sp, #12]
 8018080:	aa26      	add	r2, sp, #152	@ 0x98
 8018082:	4659      	mov	r1, fp
 8018084:	f000 fd3f 	bl	8018b06 <__ssprint_r>
 8018088:	2800      	cmp	r0, #0
 801808a:	f040 8314 	bne.w	80186b6 <_svfprintf_r+0x12f6>
 801808e:	a929      	add	r1, sp, #164	@ 0xa4
 8018090:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8018092:	3b10      	subs	r3, #16
 8018094:	9310      	str	r3, [sp, #64]	@ 0x40
 8018096:	460c      	mov	r4, r1
 8018098:	e56f      	b.n	8017b7a <_svfprintf_r+0x7ba>
 801809a:	460c      	mov	r4, r1
 801809c:	e58a      	b.n	8017bb4 <_svfprintf_r+0x7f4>
 801809e:	bf00      	nop
 80180a0:	0801e8f0 	.word	0x0801e8f0
 80180a4:	0801e901 	.word	0x0801e901
 80180a8:	9b06      	ldr	r3, [sp, #24]
 80180aa:	2b65      	cmp	r3, #101	@ 0x65
 80180ac:	f340 8246 	ble.w	801853c <_svfprintf_r+0x117c>
 80180b0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80180b4:	2200      	movs	r2, #0
 80180b6:	2300      	movs	r3, #0
 80180b8:	f7e8 fd26 	bl	8000b08 <__aeabi_dcmpeq>
 80180bc:	2800      	cmp	r0, #0
 80180be:	d06a      	beq.n	8018196 <_svfprintf_r+0xdd6>
 80180c0:	4b73      	ldr	r3, [pc, #460]	@ (8018290 <_svfprintf_r+0xed0>)
 80180c2:	6023      	str	r3, [r4, #0]
 80180c4:	2301      	movs	r3, #1
 80180c6:	6063      	str	r3, [r4, #4]
 80180c8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80180ca:	3301      	adds	r3, #1
 80180cc:	9328      	str	r3, [sp, #160]	@ 0xa0
 80180ce:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 80180d0:	3301      	adds	r3, #1
 80180d2:	2b07      	cmp	r3, #7
 80180d4:	9327      	str	r3, [sp, #156]	@ 0x9c
 80180d6:	dc37      	bgt.n	8018148 <_svfprintf_r+0xd88>
 80180d8:	3408      	adds	r4, #8
 80180da:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80180dc:	9a04      	ldr	r2, [sp, #16]
 80180de:	4293      	cmp	r3, r2
 80180e0:	db02      	blt.n	80180e8 <_svfprintf_r+0xd28>
 80180e2:	07ef      	lsls	r7, r5, #31
 80180e4:	f57f ad76 	bpl.w	8017bd4 <_svfprintf_r+0x814>
 80180e8:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80180ea:	6023      	str	r3, [r4, #0]
 80180ec:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80180ee:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80180f0:	6063      	str	r3, [r4, #4]
 80180f2:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 80180f4:	4413      	add	r3, r2
 80180f6:	9328      	str	r3, [sp, #160]	@ 0xa0
 80180f8:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 80180fa:	3301      	adds	r3, #1
 80180fc:	2b07      	cmp	r3, #7
 80180fe:	9327      	str	r3, [sp, #156]	@ 0x9c
 8018100:	dc2c      	bgt.n	801815c <_svfprintf_r+0xd9c>
 8018102:	3408      	adds	r4, #8
 8018104:	9b04      	ldr	r3, [sp, #16]
 8018106:	1e5e      	subs	r6, r3, #1
 8018108:	2e00      	cmp	r6, #0
 801810a:	f77f ad63 	ble.w	8017bd4 <_svfprintf_r+0x814>
 801810e:	4f61      	ldr	r7, [pc, #388]	@ (8018294 <_svfprintf_r+0xed4>)
 8018110:	f04f 0810 	mov.w	r8, #16
 8018114:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	@ 0x9c
 8018118:	2e10      	cmp	r6, #16
 801811a:	f103 0301 	add.w	r3, r3, #1
 801811e:	f104 0108 	add.w	r1, r4, #8
 8018122:	6027      	str	r7, [r4, #0]
 8018124:	dc24      	bgt.n	8018170 <_svfprintf_r+0xdb0>
 8018126:	6066      	str	r6, [r4, #4]
 8018128:	2b07      	cmp	r3, #7
 801812a:	4416      	add	r6, r2
 801812c:	e9cd 3627 	strd	r3, r6, [sp, #156]	@ 0x9c
 8018130:	f340 82a0 	ble.w	8018674 <_svfprintf_r+0x12b4>
 8018134:	9803      	ldr	r0, [sp, #12]
 8018136:	aa26      	add	r2, sp, #152	@ 0x98
 8018138:	4659      	mov	r1, fp
 801813a:	f000 fce4 	bl	8018b06 <__ssprint_r>
 801813e:	2800      	cmp	r0, #0
 8018140:	f040 82b9 	bne.w	80186b6 <_svfprintf_r+0x12f6>
 8018144:	ac29      	add	r4, sp, #164	@ 0xa4
 8018146:	e545      	b.n	8017bd4 <_svfprintf_r+0x814>
 8018148:	9803      	ldr	r0, [sp, #12]
 801814a:	aa26      	add	r2, sp, #152	@ 0x98
 801814c:	4659      	mov	r1, fp
 801814e:	f000 fcda 	bl	8018b06 <__ssprint_r>
 8018152:	2800      	cmp	r0, #0
 8018154:	f040 82af 	bne.w	80186b6 <_svfprintf_r+0x12f6>
 8018158:	ac29      	add	r4, sp, #164	@ 0xa4
 801815a:	e7be      	b.n	80180da <_svfprintf_r+0xd1a>
 801815c:	9803      	ldr	r0, [sp, #12]
 801815e:	aa26      	add	r2, sp, #152	@ 0x98
 8018160:	4659      	mov	r1, fp
 8018162:	f000 fcd0 	bl	8018b06 <__ssprint_r>
 8018166:	2800      	cmp	r0, #0
 8018168:	f040 82a5 	bne.w	80186b6 <_svfprintf_r+0x12f6>
 801816c:	ac29      	add	r4, sp, #164	@ 0xa4
 801816e:	e7c9      	b.n	8018104 <_svfprintf_r+0xd44>
 8018170:	3210      	adds	r2, #16
 8018172:	2b07      	cmp	r3, #7
 8018174:	e9cd 3227 	strd	r3, r2, [sp, #156]	@ 0x9c
 8018178:	f8c4 8004 	str.w	r8, [r4, #4]
 801817c:	dd08      	ble.n	8018190 <_svfprintf_r+0xdd0>
 801817e:	9803      	ldr	r0, [sp, #12]
 8018180:	aa26      	add	r2, sp, #152	@ 0x98
 8018182:	4659      	mov	r1, fp
 8018184:	f000 fcbf 	bl	8018b06 <__ssprint_r>
 8018188:	2800      	cmp	r0, #0
 801818a:	f040 8294 	bne.w	80186b6 <_svfprintf_r+0x12f6>
 801818e:	a929      	add	r1, sp, #164	@ 0xa4
 8018190:	3e10      	subs	r6, #16
 8018192:	460c      	mov	r4, r1
 8018194:	e7be      	b.n	8018114 <_svfprintf_r+0xd54>
 8018196:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8018198:	2b00      	cmp	r3, #0
 801819a:	dc7d      	bgt.n	8018298 <_svfprintf_r+0xed8>
 801819c:	4b3c      	ldr	r3, [pc, #240]	@ (8018290 <_svfprintf_r+0xed0>)
 801819e:	6023      	str	r3, [r4, #0]
 80181a0:	2301      	movs	r3, #1
 80181a2:	6063      	str	r3, [r4, #4]
 80181a4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80181a6:	3301      	adds	r3, #1
 80181a8:	9328      	str	r3, [sp, #160]	@ 0xa0
 80181aa:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 80181ac:	3301      	adds	r3, #1
 80181ae:	2b07      	cmp	r3, #7
 80181b0:	9327      	str	r3, [sp, #156]	@ 0x9c
 80181b2:	dc46      	bgt.n	8018242 <_svfprintf_r+0xe82>
 80181b4:	3408      	adds	r4, #8
 80181b6:	9904      	ldr	r1, [sp, #16]
 80181b8:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80181ba:	9a28      	ldr	r2, [sp, #160]	@ 0xa0
 80181bc:	430b      	orrs	r3, r1
 80181be:	f005 0101 	and.w	r1, r5, #1
 80181c2:	430b      	orrs	r3, r1
 80181c4:	f43f ad06 	beq.w	8017bd4 <_svfprintf_r+0x814>
 80181c8:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80181ca:	6023      	str	r3, [r4, #0]
 80181cc:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80181ce:	6063      	str	r3, [r4, #4]
 80181d0:	441a      	add	r2, r3
 80181d2:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 80181d4:	9228      	str	r2, [sp, #160]	@ 0xa0
 80181d6:	3301      	adds	r3, #1
 80181d8:	2b07      	cmp	r3, #7
 80181da:	9327      	str	r3, [sp, #156]	@ 0x9c
 80181dc:	dc3b      	bgt.n	8018256 <_svfprintf_r+0xe96>
 80181de:	f104 0308 	add.w	r3, r4, #8
 80181e2:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 80181e4:	2e00      	cmp	r6, #0
 80181e6:	da1b      	bge.n	8018220 <_svfprintf_r+0xe60>
 80181e8:	4f2a      	ldr	r7, [pc, #168]	@ (8018294 <_svfprintf_r+0xed4>)
 80181ea:	4276      	negs	r6, r6
 80181ec:	461a      	mov	r2, r3
 80181ee:	2410      	movs	r4, #16
 80181f0:	e9dd 1027 	ldrd	r1, r0, [sp, #156]	@ 0x9c
 80181f4:	2e10      	cmp	r6, #16
 80181f6:	f101 0101 	add.w	r1, r1, #1
 80181fa:	f103 0308 	add.w	r3, r3, #8
 80181fe:	6017      	str	r7, [r2, #0]
 8018200:	dc33      	bgt.n	801826a <_svfprintf_r+0xeaa>
 8018202:	6056      	str	r6, [r2, #4]
 8018204:	2907      	cmp	r1, #7
 8018206:	4406      	add	r6, r0
 8018208:	e9cd 1627 	strd	r1, r6, [sp, #156]	@ 0x9c
 801820c:	dd08      	ble.n	8018220 <_svfprintf_r+0xe60>
 801820e:	9803      	ldr	r0, [sp, #12]
 8018210:	aa26      	add	r2, sp, #152	@ 0x98
 8018212:	4659      	mov	r1, fp
 8018214:	f000 fc77 	bl	8018b06 <__ssprint_r>
 8018218:	2800      	cmp	r0, #0
 801821a:	f040 824c 	bne.w	80186b6 <_svfprintf_r+0x12f6>
 801821e:	ab29      	add	r3, sp, #164	@ 0xa4
 8018220:	9a04      	ldr	r2, [sp, #16]
 8018222:	9904      	ldr	r1, [sp, #16]
 8018224:	605a      	str	r2, [r3, #4]
 8018226:	9a28      	ldr	r2, [sp, #160]	@ 0xa0
 8018228:	f8c3 9000 	str.w	r9, [r3]
 801822c:	440a      	add	r2, r1
 801822e:	9228      	str	r2, [sp, #160]	@ 0xa0
 8018230:	9a27      	ldr	r2, [sp, #156]	@ 0x9c
 8018232:	3201      	adds	r2, #1
 8018234:	2a07      	cmp	r2, #7
 8018236:	9227      	str	r2, [sp, #156]	@ 0x9c
 8018238:	f73f af7c 	bgt.w	8018134 <_svfprintf_r+0xd74>
 801823c:	f103 0408 	add.w	r4, r3, #8
 8018240:	e4c8      	b.n	8017bd4 <_svfprintf_r+0x814>
 8018242:	9803      	ldr	r0, [sp, #12]
 8018244:	aa26      	add	r2, sp, #152	@ 0x98
 8018246:	4659      	mov	r1, fp
 8018248:	f000 fc5d 	bl	8018b06 <__ssprint_r>
 801824c:	2800      	cmp	r0, #0
 801824e:	f040 8232 	bne.w	80186b6 <_svfprintf_r+0x12f6>
 8018252:	ac29      	add	r4, sp, #164	@ 0xa4
 8018254:	e7af      	b.n	80181b6 <_svfprintf_r+0xdf6>
 8018256:	9803      	ldr	r0, [sp, #12]
 8018258:	aa26      	add	r2, sp, #152	@ 0x98
 801825a:	4659      	mov	r1, fp
 801825c:	f000 fc53 	bl	8018b06 <__ssprint_r>
 8018260:	2800      	cmp	r0, #0
 8018262:	f040 8228 	bne.w	80186b6 <_svfprintf_r+0x12f6>
 8018266:	ab29      	add	r3, sp, #164	@ 0xa4
 8018268:	e7bb      	b.n	80181e2 <_svfprintf_r+0xe22>
 801826a:	3010      	adds	r0, #16
 801826c:	2907      	cmp	r1, #7
 801826e:	e9cd 1027 	strd	r1, r0, [sp, #156]	@ 0x9c
 8018272:	6054      	str	r4, [r2, #4]
 8018274:	dd08      	ble.n	8018288 <_svfprintf_r+0xec8>
 8018276:	9803      	ldr	r0, [sp, #12]
 8018278:	aa26      	add	r2, sp, #152	@ 0x98
 801827a:	4659      	mov	r1, fp
 801827c:	f000 fc43 	bl	8018b06 <__ssprint_r>
 8018280:	2800      	cmp	r0, #0
 8018282:	f040 8218 	bne.w	80186b6 <_svfprintf_r+0x12f6>
 8018286:	ab29      	add	r3, sp, #164	@ 0xa4
 8018288:	3e10      	subs	r6, #16
 801828a:	461a      	mov	r2, r3
 801828c:	e7b0      	b.n	80181f0 <_svfprintf_r+0xe30>
 801828e:	bf00      	nop
 8018290:	0801e912 	.word	0x0801e912
 8018294:	0801ec31 	.word	0x0801ec31
 8018298:	9b04      	ldr	r3, [sp, #16]
 801829a:	444b      	add	r3, r9
 801829c:	9306      	str	r3, [sp, #24]
 801829e:	9b04      	ldr	r3, [sp, #16]
 80182a0:	42b3      	cmp	r3, r6
 80182a2:	bfa8      	it	ge
 80182a4:	4633      	movge	r3, r6
 80182a6:	2b00      	cmp	r3, #0
 80182a8:	4698      	mov	r8, r3
 80182aa:	dd0b      	ble.n	80182c4 <_svfprintf_r+0xf04>
 80182ac:	e9c4 9300 	strd	r9, r3, [r4]
 80182b0:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80182b2:	4443      	add	r3, r8
 80182b4:	9328      	str	r3, [sp, #160]	@ 0xa0
 80182b6:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 80182b8:	3301      	adds	r3, #1
 80182ba:	2b07      	cmp	r3, #7
 80182bc:	9327      	str	r3, [sp, #156]	@ 0x9c
 80182be:	f300 8089 	bgt.w	80183d4 <_svfprintf_r+0x1014>
 80182c2:	3408      	adds	r4, #8
 80182c4:	4643      	mov	r3, r8
 80182c6:	2b00      	cmp	r3, #0
 80182c8:	bfac      	ite	ge
 80182ca:	eba6 0808 	subge.w	r8, r6, r8
 80182ce:	46b0      	movlt	r8, r6
 80182d0:	f1b8 0f00 	cmp.w	r8, #0
 80182d4:	dd1b      	ble.n	801830e <_svfprintf_r+0xf4e>
 80182d6:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	@ 0x9c
 80182da:	4897      	ldr	r0, [pc, #604]	@ (8018538 <_svfprintf_r+0x1178>)
 80182dc:	6020      	str	r0, [r4, #0]
 80182de:	f1b8 0f10 	cmp.w	r8, #16
 80182e2:	f102 0201 	add.w	r2, r2, #1
 80182e6:	f104 0108 	add.w	r1, r4, #8
 80182ea:	dc7d      	bgt.n	80183e8 <_svfprintf_r+0x1028>
 80182ec:	4443      	add	r3, r8
 80182ee:	2a07      	cmp	r2, #7
 80182f0:	e9cd 2327 	strd	r2, r3, [sp, #156]	@ 0x9c
 80182f4:	f8c4 8004 	str.w	r8, [r4, #4]
 80182f8:	f340 808a 	ble.w	8018410 <_svfprintf_r+0x1050>
 80182fc:	9803      	ldr	r0, [sp, #12]
 80182fe:	aa26      	add	r2, sp, #152	@ 0x98
 8018300:	4659      	mov	r1, fp
 8018302:	f000 fc00 	bl	8018b06 <__ssprint_r>
 8018306:	2800      	cmp	r0, #0
 8018308:	f040 81d5 	bne.w	80186b6 <_svfprintf_r+0x12f6>
 801830c:	ac29      	add	r4, sp, #164	@ 0xa4
 801830e:	eb09 0806 	add.w	r8, r9, r6
 8018312:	056e      	lsls	r6, r5, #21
 8018314:	d508      	bpl.n	8018328 <_svfprintf_r+0xf68>
 8018316:	9b08      	ldr	r3, [sp, #32]
 8018318:	2b00      	cmp	r3, #0
 801831a:	d17b      	bne.n	8018414 <_svfprintf_r+0x1054>
 801831c:	2f00      	cmp	r7, #0
 801831e:	d17b      	bne.n	8018418 <_svfprintf_r+0x1058>
 8018320:	9b06      	ldr	r3, [sp, #24]
 8018322:	4598      	cmp	r8, r3
 8018324:	bf28      	it	cs
 8018326:	4698      	movcs	r8, r3
 8018328:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 801832a:	9a04      	ldr	r2, [sp, #16]
 801832c:	4293      	cmp	r3, r2
 801832e:	db01      	blt.n	8018334 <_svfprintf_r+0xf74>
 8018330:	07e8      	lsls	r0, r5, #31
 8018332:	d50e      	bpl.n	8018352 <_svfprintf_r+0xf92>
 8018334:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8018336:	6023      	str	r3, [r4, #0]
 8018338:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801833a:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801833c:	6063      	str	r3, [r4, #4]
 801833e:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 8018340:	4413      	add	r3, r2
 8018342:	9328      	str	r3, [sp, #160]	@ 0xa0
 8018344:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 8018346:	3301      	adds	r3, #1
 8018348:	2b07      	cmp	r3, #7
 801834a:	9327      	str	r3, [sp, #156]	@ 0x9c
 801834c:	f300 80df 	bgt.w	801850e <_svfprintf_r+0x114e>
 8018350:	3408      	adds	r4, #8
 8018352:	9b04      	ldr	r3, [sp, #16]
 8018354:	9f20      	ldr	r7, [sp, #128]	@ 0x80
 8018356:	1bdf      	subs	r7, r3, r7
 8018358:	9b06      	ldr	r3, [sp, #24]
 801835a:	eba3 0308 	sub.w	r3, r3, r8
 801835e:	429f      	cmp	r7, r3
 8018360:	bfa8      	it	ge
 8018362:	461f      	movge	r7, r3
 8018364:	2f00      	cmp	r7, #0
 8018366:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 8018368:	dd0a      	ble.n	8018380 <_svfprintf_r+0xfc0>
 801836a:	443b      	add	r3, r7
 801836c:	9328      	str	r3, [sp, #160]	@ 0xa0
 801836e:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 8018370:	3301      	adds	r3, #1
 8018372:	2b07      	cmp	r3, #7
 8018374:	e9c4 8700 	strd	r8, r7, [r4]
 8018378:	9327      	str	r3, [sp, #156]	@ 0x9c
 801837a:	f300 80d2 	bgt.w	8018522 <_svfprintf_r+0x1162>
 801837e:	3408      	adds	r4, #8
 8018380:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8018382:	9b04      	ldr	r3, [sp, #16]
 8018384:	2f00      	cmp	r7, #0
 8018386:	eba3 0606 	sub.w	r6, r3, r6
 801838a:	bfa8      	it	ge
 801838c:	1bf6      	subge	r6, r6, r7
 801838e:	2e00      	cmp	r6, #0
 8018390:	f77f ac20 	ble.w	8017bd4 <_svfprintf_r+0x814>
 8018394:	4f68      	ldr	r7, [pc, #416]	@ (8018538 <_svfprintf_r+0x1178>)
 8018396:	f04f 0810 	mov.w	r8, #16
 801839a:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	@ 0x9c
 801839e:	2e10      	cmp	r6, #16
 80183a0:	f103 0301 	add.w	r3, r3, #1
 80183a4:	f104 0108 	add.w	r1, r4, #8
 80183a8:	6027      	str	r7, [r4, #0]
 80183aa:	f77f aebc 	ble.w	8018126 <_svfprintf_r+0xd66>
 80183ae:	3210      	adds	r2, #16
 80183b0:	2b07      	cmp	r3, #7
 80183b2:	e9cd 3227 	strd	r3, r2, [sp, #156]	@ 0x9c
 80183b6:	f8c4 8004 	str.w	r8, [r4, #4]
 80183ba:	dd08      	ble.n	80183ce <_svfprintf_r+0x100e>
 80183bc:	9803      	ldr	r0, [sp, #12]
 80183be:	aa26      	add	r2, sp, #152	@ 0x98
 80183c0:	4659      	mov	r1, fp
 80183c2:	f000 fba0 	bl	8018b06 <__ssprint_r>
 80183c6:	2800      	cmp	r0, #0
 80183c8:	f040 8175 	bne.w	80186b6 <_svfprintf_r+0x12f6>
 80183cc:	a929      	add	r1, sp, #164	@ 0xa4
 80183ce:	3e10      	subs	r6, #16
 80183d0:	460c      	mov	r4, r1
 80183d2:	e7e2      	b.n	801839a <_svfprintf_r+0xfda>
 80183d4:	9803      	ldr	r0, [sp, #12]
 80183d6:	aa26      	add	r2, sp, #152	@ 0x98
 80183d8:	4659      	mov	r1, fp
 80183da:	f000 fb94 	bl	8018b06 <__ssprint_r>
 80183de:	2800      	cmp	r0, #0
 80183e0:	f040 8169 	bne.w	80186b6 <_svfprintf_r+0x12f6>
 80183e4:	ac29      	add	r4, sp, #164	@ 0xa4
 80183e6:	e76d      	b.n	80182c4 <_svfprintf_r+0xf04>
 80183e8:	2010      	movs	r0, #16
 80183ea:	4403      	add	r3, r0
 80183ec:	2a07      	cmp	r2, #7
 80183ee:	e9cd 2327 	strd	r2, r3, [sp, #156]	@ 0x9c
 80183f2:	6060      	str	r0, [r4, #4]
 80183f4:	dd08      	ble.n	8018408 <_svfprintf_r+0x1048>
 80183f6:	9803      	ldr	r0, [sp, #12]
 80183f8:	aa26      	add	r2, sp, #152	@ 0x98
 80183fa:	4659      	mov	r1, fp
 80183fc:	f000 fb83 	bl	8018b06 <__ssprint_r>
 8018400:	2800      	cmp	r0, #0
 8018402:	f040 8158 	bne.w	80186b6 <_svfprintf_r+0x12f6>
 8018406:	a929      	add	r1, sp, #164	@ 0xa4
 8018408:	f1a8 0810 	sub.w	r8, r8, #16
 801840c:	460c      	mov	r4, r1
 801840e:	e762      	b.n	80182d6 <_svfprintf_r+0xf16>
 8018410:	460c      	mov	r4, r1
 8018412:	e77c      	b.n	801830e <_svfprintf_r+0xf4e>
 8018414:	2f00      	cmp	r7, #0
 8018416:	d04a      	beq.n	80184ae <_svfprintf_r+0x10ee>
 8018418:	3f01      	subs	r7, #1
 801841a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 801841c:	6023      	str	r3, [r4, #0]
 801841e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8018420:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8018422:	6063      	str	r3, [r4, #4]
 8018424:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 8018426:	4413      	add	r3, r2
 8018428:	9328      	str	r3, [sp, #160]	@ 0xa0
 801842a:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 801842c:	3301      	adds	r3, #1
 801842e:	2b07      	cmp	r3, #7
 8018430:	9327      	str	r3, [sp, #156]	@ 0x9c
 8018432:	dc43      	bgt.n	80184bc <_svfprintf_r+0x10fc>
 8018434:	3408      	adds	r4, #8
 8018436:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8018438:	781a      	ldrb	r2, [r3, #0]
 801843a:	9b06      	ldr	r3, [sp, #24]
 801843c:	eba3 0308 	sub.w	r3, r3, r8
 8018440:	429a      	cmp	r2, r3
 8018442:	bfa8      	it	ge
 8018444:	461a      	movge	r2, r3
 8018446:	2a00      	cmp	r2, #0
 8018448:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 801844a:	4691      	mov	r9, r2
 801844c:	dd09      	ble.n	8018462 <_svfprintf_r+0x10a2>
 801844e:	4413      	add	r3, r2
 8018450:	9328      	str	r3, [sp, #160]	@ 0xa0
 8018452:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 8018454:	3301      	adds	r3, #1
 8018456:	2b07      	cmp	r3, #7
 8018458:	e9c4 8200 	strd	r8, r2, [r4]
 801845c:	9327      	str	r3, [sp, #156]	@ 0x9c
 801845e:	dc37      	bgt.n	80184d0 <_svfprintf_r+0x1110>
 8018460:	3408      	adds	r4, #8
 8018462:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8018464:	781e      	ldrb	r6, [r3, #0]
 8018466:	f1b9 0f00 	cmp.w	r9, #0
 801846a:	bfa8      	it	ge
 801846c:	eba6 0609 	subge.w	r6, r6, r9
 8018470:	2e00      	cmp	r6, #0
 8018472:	dd18      	ble.n	80184a6 <_svfprintf_r+0x10e6>
 8018474:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	@ 0x9c
 8018478:	482f      	ldr	r0, [pc, #188]	@ (8018538 <_svfprintf_r+0x1178>)
 801847a:	6020      	str	r0, [r4, #0]
 801847c:	2e10      	cmp	r6, #16
 801847e:	f103 0301 	add.w	r3, r3, #1
 8018482:	f104 0108 	add.w	r1, r4, #8
 8018486:	dc2d      	bgt.n	80184e4 <_svfprintf_r+0x1124>
 8018488:	6066      	str	r6, [r4, #4]
 801848a:	2b07      	cmp	r3, #7
 801848c:	4416      	add	r6, r2
 801848e:	e9cd 3627 	strd	r3, r6, [sp, #156]	@ 0x9c
 8018492:	dd3a      	ble.n	801850a <_svfprintf_r+0x114a>
 8018494:	9803      	ldr	r0, [sp, #12]
 8018496:	aa26      	add	r2, sp, #152	@ 0x98
 8018498:	4659      	mov	r1, fp
 801849a:	f000 fb34 	bl	8018b06 <__ssprint_r>
 801849e:	2800      	cmp	r0, #0
 80184a0:	f040 8109 	bne.w	80186b6 <_svfprintf_r+0x12f6>
 80184a4:	ac29      	add	r4, sp, #164	@ 0xa4
 80184a6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80184a8:	781b      	ldrb	r3, [r3, #0]
 80184aa:	4498      	add	r8, r3
 80184ac:	e733      	b.n	8018316 <_svfprintf_r+0xf56>
 80184ae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80184b0:	3b01      	subs	r3, #1
 80184b2:	9309      	str	r3, [sp, #36]	@ 0x24
 80184b4:	9b08      	ldr	r3, [sp, #32]
 80184b6:	3b01      	subs	r3, #1
 80184b8:	9308      	str	r3, [sp, #32]
 80184ba:	e7ae      	b.n	801841a <_svfprintf_r+0x105a>
 80184bc:	9803      	ldr	r0, [sp, #12]
 80184be:	aa26      	add	r2, sp, #152	@ 0x98
 80184c0:	4659      	mov	r1, fp
 80184c2:	f000 fb20 	bl	8018b06 <__ssprint_r>
 80184c6:	2800      	cmp	r0, #0
 80184c8:	f040 80f5 	bne.w	80186b6 <_svfprintf_r+0x12f6>
 80184cc:	ac29      	add	r4, sp, #164	@ 0xa4
 80184ce:	e7b2      	b.n	8018436 <_svfprintf_r+0x1076>
 80184d0:	9803      	ldr	r0, [sp, #12]
 80184d2:	aa26      	add	r2, sp, #152	@ 0x98
 80184d4:	4659      	mov	r1, fp
 80184d6:	f000 fb16 	bl	8018b06 <__ssprint_r>
 80184da:	2800      	cmp	r0, #0
 80184dc:	f040 80eb 	bne.w	80186b6 <_svfprintf_r+0x12f6>
 80184e0:	ac29      	add	r4, sp, #164	@ 0xa4
 80184e2:	e7be      	b.n	8018462 <_svfprintf_r+0x10a2>
 80184e4:	2010      	movs	r0, #16
 80184e6:	4402      	add	r2, r0
 80184e8:	2b07      	cmp	r3, #7
 80184ea:	e9cd 3227 	strd	r3, r2, [sp, #156]	@ 0x9c
 80184ee:	6060      	str	r0, [r4, #4]
 80184f0:	dd08      	ble.n	8018504 <_svfprintf_r+0x1144>
 80184f2:	9803      	ldr	r0, [sp, #12]
 80184f4:	aa26      	add	r2, sp, #152	@ 0x98
 80184f6:	4659      	mov	r1, fp
 80184f8:	f000 fb05 	bl	8018b06 <__ssprint_r>
 80184fc:	2800      	cmp	r0, #0
 80184fe:	f040 80da 	bne.w	80186b6 <_svfprintf_r+0x12f6>
 8018502:	a929      	add	r1, sp, #164	@ 0xa4
 8018504:	3e10      	subs	r6, #16
 8018506:	460c      	mov	r4, r1
 8018508:	e7b4      	b.n	8018474 <_svfprintf_r+0x10b4>
 801850a:	460c      	mov	r4, r1
 801850c:	e7cb      	b.n	80184a6 <_svfprintf_r+0x10e6>
 801850e:	9803      	ldr	r0, [sp, #12]
 8018510:	aa26      	add	r2, sp, #152	@ 0x98
 8018512:	4659      	mov	r1, fp
 8018514:	f000 faf7 	bl	8018b06 <__ssprint_r>
 8018518:	2800      	cmp	r0, #0
 801851a:	f040 80cc 	bne.w	80186b6 <_svfprintf_r+0x12f6>
 801851e:	ac29      	add	r4, sp, #164	@ 0xa4
 8018520:	e717      	b.n	8018352 <_svfprintf_r+0xf92>
 8018522:	9803      	ldr	r0, [sp, #12]
 8018524:	aa26      	add	r2, sp, #152	@ 0x98
 8018526:	4659      	mov	r1, fp
 8018528:	f000 faed 	bl	8018b06 <__ssprint_r>
 801852c:	2800      	cmp	r0, #0
 801852e:	f040 80c2 	bne.w	80186b6 <_svfprintf_r+0x12f6>
 8018532:	ac29      	add	r4, sp, #164	@ 0xa4
 8018534:	e724      	b.n	8018380 <_svfprintf_r+0xfc0>
 8018536:	bf00      	nop
 8018538:	0801ec31 	.word	0x0801ec31
 801853c:	9904      	ldr	r1, [sp, #16]
 801853e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8018540:	9a27      	ldr	r2, [sp, #156]	@ 0x9c
 8018542:	2901      	cmp	r1, #1
 8018544:	f103 0301 	add.w	r3, r3, #1
 8018548:	f102 0201 	add.w	r2, r2, #1
 801854c:	f104 0608 	add.w	r6, r4, #8
 8018550:	dc02      	bgt.n	8018558 <_svfprintf_r+0x1198>
 8018552:	07e9      	lsls	r1, r5, #31
 8018554:	f140 8083 	bpl.w	801865e <_svfprintf_r+0x129e>
 8018558:	2101      	movs	r1, #1
 801855a:	2a07      	cmp	r2, #7
 801855c:	e9cd 2327 	strd	r2, r3, [sp, #156]	@ 0x9c
 8018560:	f8c4 9000 	str.w	r9, [r4]
 8018564:	6061      	str	r1, [r4, #4]
 8018566:	dd08      	ble.n	801857a <_svfprintf_r+0x11ba>
 8018568:	9803      	ldr	r0, [sp, #12]
 801856a:	aa26      	add	r2, sp, #152	@ 0x98
 801856c:	4659      	mov	r1, fp
 801856e:	f000 faca 	bl	8018b06 <__ssprint_r>
 8018572:	2800      	cmp	r0, #0
 8018574:	f040 809f 	bne.w	80186b6 <_svfprintf_r+0x12f6>
 8018578:	ae29      	add	r6, sp, #164	@ 0xa4
 801857a:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 801857c:	6033      	str	r3, [r6, #0]
 801857e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8018580:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8018582:	6073      	str	r3, [r6, #4]
 8018584:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 8018586:	4413      	add	r3, r2
 8018588:	9328      	str	r3, [sp, #160]	@ 0xa0
 801858a:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 801858c:	3301      	adds	r3, #1
 801858e:	2b07      	cmp	r3, #7
 8018590:	9327      	str	r3, [sp, #156]	@ 0x9c
 8018592:	dc33      	bgt.n	80185fc <_svfprintf_r+0x123c>
 8018594:	3608      	adds	r6, #8
 8018596:	9b04      	ldr	r3, [sp, #16]
 8018598:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 801859c:	1e5c      	subs	r4, r3, #1
 801859e:	2200      	movs	r2, #0
 80185a0:	2300      	movs	r3, #0
 80185a2:	e9dd 8727 	ldrd	r8, r7, [sp, #156]	@ 0x9c
 80185a6:	f7e8 faaf 	bl	8000b08 <__aeabi_dcmpeq>
 80185aa:	2800      	cmp	r0, #0
 80185ac:	d12f      	bne.n	801860e <_svfprintf_r+0x124e>
 80185ae:	f109 0201 	add.w	r2, r9, #1
 80185b2:	e9c6 2400 	strd	r2, r4, [r6]
 80185b6:	9a04      	ldr	r2, [sp, #16]
 80185b8:	f108 0301 	add.w	r3, r8, #1
 80185bc:	3f01      	subs	r7, #1
 80185be:	4417      	add	r7, r2
 80185c0:	2b07      	cmp	r3, #7
 80185c2:	e9cd 3727 	strd	r3, r7, [sp, #156]	@ 0x9c
 80185c6:	dd53      	ble.n	8018670 <_svfprintf_r+0x12b0>
 80185c8:	9803      	ldr	r0, [sp, #12]
 80185ca:	aa26      	add	r2, sp, #152	@ 0x98
 80185cc:	4659      	mov	r1, fp
 80185ce:	f000 fa9a 	bl	8018b06 <__ssprint_r>
 80185d2:	2800      	cmp	r0, #0
 80185d4:	d16f      	bne.n	80186b6 <_svfprintf_r+0x12f6>
 80185d6:	ae29      	add	r6, sp, #164	@ 0xa4
 80185d8:	ab22      	add	r3, sp, #136	@ 0x88
 80185da:	6033      	str	r3, [r6, #0]
 80185dc:	9b18      	ldr	r3, [sp, #96]	@ 0x60
 80185de:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 80185e0:	6073      	str	r3, [r6, #4]
 80185e2:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 80185e4:	4413      	add	r3, r2
 80185e6:	9328      	str	r3, [sp, #160]	@ 0xa0
 80185e8:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 80185ea:	3301      	adds	r3, #1
 80185ec:	2b07      	cmp	r3, #7
 80185ee:	9327      	str	r3, [sp, #156]	@ 0x9c
 80185f0:	f73f ada0 	bgt.w	8018134 <_svfprintf_r+0xd74>
 80185f4:	f106 0408 	add.w	r4, r6, #8
 80185f8:	f7ff baec 	b.w	8017bd4 <_svfprintf_r+0x814>
 80185fc:	9803      	ldr	r0, [sp, #12]
 80185fe:	aa26      	add	r2, sp, #152	@ 0x98
 8018600:	4659      	mov	r1, fp
 8018602:	f000 fa80 	bl	8018b06 <__ssprint_r>
 8018606:	2800      	cmp	r0, #0
 8018608:	d155      	bne.n	80186b6 <_svfprintf_r+0x12f6>
 801860a:	ae29      	add	r6, sp, #164	@ 0xa4
 801860c:	e7c3      	b.n	8018596 <_svfprintf_r+0x11d6>
 801860e:	9b04      	ldr	r3, [sp, #16]
 8018610:	2b01      	cmp	r3, #1
 8018612:	dde1      	ble.n	80185d8 <_svfprintf_r+0x1218>
 8018614:	4f57      	ldr	r7, [pc, #348]	@ (8018774 <_svfprintf_r+0x13b4>)
 8018616:	f04f 0810 	mov.w	r8, #16
 801861a:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	@ 0x9c
 801861e:	2c10      	cmp	r4, #16
 8018620:	f103 0301 	add.w	r3, r3, #1
 8018624:	f106 0108 	add.w	r1, r6, #8
 8018628:	6037      	str	r7, [r6, #0]
 801862a:	dc07      	bgt.n	801863c <_svfprintf_r+0x127c>
 801862c:	6074      	str	r4, [r6, #4]
 801862e:	2b07      	cmp	r3, #7
 8018630:	4414      	add	r4, r2
 8018632:	e9cd 3427 	strd	r3, r4, [sp, #156]	@ 0x9c
 8018636:	dcc7      	bgt.n	80185c8 <_svfprintf_r+0x1208>
 8018638:	460e      	mov	r6, r1
 801863a:	e7cd      	b.n	80185d8 <_svfprintf_r+0x1218>
 801863c:	3210      	adds	r2, #16
 801863e:	2b07      	cmp	r3, #7
 8018640:	e9cd 3227 	strd	r3, r2, [sp, #156]	@ 0x9c
 8018644:	f8c6 8004 	str.w	r8, [r6, #4]
 8018648:	dd06      	ble.n	8018658 <_svfprintf_r+0x1298>
 801864a:	9803      	ldr	r0, [sp, #12]
 801864c:	aa26      	add	r2, sp, #152	@ 0x98
 801864e:	4659      	mov	r1, fp
 8018650:	f000 fa59 	bl	8018b06 <__ssprint_r>
 8018654:	bb78      	cbnz	r0, 80186b6 <_svfprintf_r+0x12f6>
 8018656:	a929      	add	r1, sp, #164	@ 0xa4
 8018658:	3c10      	subs	r4, #16
 801865a:	460e      	mov	r6, r1
 801865c:	e7dd      	b.n	801861a <_svfprintf_r+0x125a>
 801865e:	2101      	movs	r1, #1
 8018660:	2a07      	cmp	r2, #7
 8018662:	e9cd 2327 	strd	r2, r3, [sp, #156]	@ 0x9c
 8018666:	f8c4 9000 	str.w	r9, [r4]
 801866a:	6061      	str	r1, [r4, #4]
 801866c:	ddb4      	ble.n	80185d8 <_svfprintf_r+0x1218>
 801866e:	e7ab      	b.n	80185c8 <_svfprintf_r+0x1208>
 8018670:	3608      	adds	r6, #8
 8018672:	e7b1      	b.n	80185d8 <_svfprintf_r+0x1218>
 8018674:	460c      	mov	r4, r1
 8018676:	f7ff baad 	b.w	8017bd4 <_svfprintf_r+0x814>
 801867a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801867c:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 801867e:	1a9d      	subs	r5, r3, r2
 8018680:	2d00      	cmp	r5, #0
 8018682:	f77f aaaa 	ble.w	8017bda <_svfprintf_r+0x81a>
 8018686:	4e3c      	ldr	r6, [pc, #240]	@ (8018778 <_svfprintf_r+0x13b8>)
 8018688:	2710      	movs	r7, #16
 801868a:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	@ 0x9c
 801868e:	2d10      	cmp	r5, #16
 8018690:	f103 0301 	add.w	r3, r3, #1
 8018694:	6026      	str	r6, [r4, #0]
 8018696:	dc18      	bgt.n	80186ca <_svfprintf_r+0x130a>
 8018698:	442a      	add	r2, r5
 801869a:	2b07      	cmp	r3, #7
 801869c:	e9cd 3227 	strd	r3, r2, [sp, #156]	@ 0x9c
 80186a0:	6065      	str	r5, [r4, #4]
 80186a2:	f77f aa9a 	ble.w	8017bda <_svfprintf_r+0x81a>
 80186a6:	9803      	ldr	r0, [sp, #12]
 80186a8:	aa26      	add	r2, sp, #152	@ 0x98
 80186aa:	4659      	mov	r1, fp
 80186ac:	f000 fa2b 	bl	8018b06 <__ssprint_r>
 80186b0:	2800      	cmp	r0, #0
 80186b2:	f43f aa92 	beq.w	8017bda <_svfprintf_r+0x81a>
 80186b6:	f1ba 0f00 	cmp.w	sl, #0
 80186ba:	f43f a89a 	beq.w	80177f2 <_svfprintf_r+0x432>
 80186be:	9803      	ldr	r0, [sp, #12]
 80186c0:	4651      	mov	r1, sl
 80186c2:	f7fd fe63 	bl	801638c <_free_r>
 80186c6:	f7ff b894 	b.w	80177f2 <_svfprintf_r+0x432>
 80186ca:	3210      	adds	r2, #16
 80186cc:	2b07      	cmp	r3, #7
 80186ce:	e9cd 3227 	strd	r3, r2, [sp, #156]	@ 0x9c
 80186d2:	6067      	str	r7, [r4, #4]
 80186d4:	dc02      	bgt.n	80186dc <_svfprintf_r+0x131c>
 80186d6:	3408      	adds	r4, #8
 80186d8:	3d10      	subs	r5, #16
 80186da:	e7d6      	b.n	801868a <_svfprintf_r+0x12ca>
 80186dc:	9803      	ldr	r0, [sp, #12]
 80186de:	aa26      	add	r2, sp, #152	@ 0x98
 80186e0:	4659      	mov	r1, fp
 80186e2:	f000 fa10 	bl	8018b06 <__ssprint_r>
 80186e6:	2800      	cmp	r0, #0
 80186e8:	d1e5      	bne.n	80186b6 <_svfprintf_r+0x12f6>
 80186ea:	ac29      	add	r4, sp, #164	@ 0xa4
 80186ec:	e7f4      	b.n	80186d8 <_svfprintf_r+0x1318>
 80186ee:	9803      	ldr	r0, [sp, #12]
 80186f0:	4651      	mov	r1, sl
 80186f2:	f7fd fe4b 	bl	801638c <_free_r>
 80186f6:	f7ff ba88 	b.w	8017c0a <_svfprintf_r+0x84a>
 80186fa:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 80186fc:	2b00      	cmp	r3, #0
 80186fe:	f43f a878 	beq.w	80177f2 <_svfprintf_r+0x432>
 8018702:	9803      	ldr	r0, [sp, #12]
 8018704:	aa26      	add	r2, sp, #152	@ 0x98
 8018706:	4659      	mov	r1, fp
 8018708:	f000 f9fd 	bl	8018b06 <__ssprint_r>
 801870c:	f7ff b871 	b.w	80177f2 <_svfprintf_r+0x432>
 8018710:	ea56 0207 	orrs.w	r2, r6, r7
 8018714:	9508      	str	r5, [sp, #32]
 8018716:	f43f ab7a 	beq.w	8017e0e <_svfprintf_r+0xa4e>
 801871a:	2b01      	cmp	r3, #1
 801871c:	f43f abfb 	beq.w	8017f16 <_svfprintf_r+0xb56>
 8018720:	2b02      	cmp	r3, #2
 8018722:	f50d 79a4 	add.w	r9, sp, #328	@ 0x148
 8018726:	f43f ac3f 	beq.w	8017fa8 <_svfprintf_r+0xbe8>
 801872a:	f006 0307 	and.w	r3, r6, #7
 801872e:	08f6      	lsrs	r6, r6, #3
 8018730:	ea46 7647 	orr.w	r6, r6, r7, lsl #29
 8018734:	08ff      	lsrs	r7, r7, #3
 8018736:	3330      	adds	r3, #48	@ 0x30
 8018738:	ea56 0107 	orrs.w	r1, r6, r7
 801873c:	464a      	mov	r2, r9
 801873e:	f809 3d01 	strb.w	r3, [r9, #-1]!
 8018742:	d1f2      	bne.n	801872a <_svfprintf_r+0x136a>
 8018744:	9908      	ldr	r1, [sp, #32]
 8018746:	07c8      	lsls	r0, r1, #31
 8018748:	d506      	bpl.n	8018758 <_svfprintf_r+0x1398>
 801874a:	2b30      	cmp	r3, #48	@ 0x30
 801874c:	d004      	beq.n	8018758 <_svfprintf_r+0x1398>
 801874e:	2330      	movs	r3, #48	@ 0x30
 8018750:	f809 3c01 	strb.w	r3, [r9, #-1]
 8018754:	f1a2 0902 	sub.w	r9, r2, #2
 8018758:	ab52      	add	r3, sp, #328	@ 0x148
 801875a:	9d08      	ldr	r5, [sp, #32]
 801875c:	f8cd 8040 	str.w	r8, [sp, #64]	@ 0x40
 8018760:	f04f 0a00 	mov.w	sl, #0
 8018764:	eba3 0809 	sub.w	r8, r3, r9
 8018768:	4657      	mov	r7, sl
 801876a:	f8cd a020 	str.w	sl, [sp, #32]
 801876e:	4656      	mov	r6, sl
 8018770:	f7ff b97c 	b.w	8017a6c <_svfprintf_r+0x6ac>
 8018774:	0801ec31 	.word	0x0801ec31
 8018778:	0801ec41 	.word	0x0801ec41

0801877c <_fclose_r>:
 801877c:	b570      	push	{r4, r5, r6, lr}
 801877e:	4605      	mov	r5, r0
 8018780:	460c      	mov	r4, r1
 8018782:	b1b1      	cbz	r1, 80187b2 <_fclose_r+0x36>
 8018784:	b118      	cbz	r0, 801878e <_fclose_r+0x12>
 8018786:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 8018788:	b90b      	cbnz	r3, 801878e <_fclose_r+0x12>
 801878a:	f7fc fb05 	bl	8014d98 <__sinit>
 801878e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8018790:	07de      	lsls	r6, r3, #31
 8018792:	d405      	bmi.n	80187a0 <_fclose_r+0x24>
 8018794:	89a3      	ldrh	r3, [r4, #12]
 8018796:	0598      	lsls	r0, r3, #22
 8018798:	d402      	bmi.n	80187a0 <_fclose_r+0x24>
 801879a:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801879c:	f7fc ff0c 	bl	80155b8 <__retarget_lock_acquire_recursive>
 80187a0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80187a4:	b943      	cbnz	r3, 80187b8 <_fclose_r+0x3c>
 80187a6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80187a8:	07d9      	lsls	r1, r3, #31
 80187aa:	d402      	bmi.n	80187b2 <_fclose_r+0x36>
 80187ac:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80187ae:	f7fc ff04 	bl	80155ba <__retarget_lock_release_recursive>
 80187b2:	2600      	movs	r6, #0
 80187b4:	4630      	mov	r0, r6
 80187b6:	bd70      	pop	{r4, r5, r6, pc}
 80187b8:	4621      	mov	r1, r4
 80187ba:	4628      	mov	r0, r5
 80187bc:	f7fc f9b2 	bl	8014b24 <__sflush_r>
 80187c0:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 80187c2:	4606      	mov	r6, r0
 80187c4:	b133      	cbz	r3, 80187d4 <_fclose_r+0x58>
 80187c6:	69e1      	ldr	r1, [r4, #28]
 80187c8:	4628      	mov	r0, r5
 80187ca:	4798      	blx	r3
 80187cc:	2800      	cmp	r0, #0
 80187ce:	bfb8      	it	lt
 80187d0:	f04f 36ff 	movlt.w	r6, #4294967295
 80187d4:	89a3      	ldrh	r3, [r4, #12]
 80187d6:	061a      	lsls	r2, r3, #24
 80187d8:	d503      	bpl.n	80187e2 <_fclose_r+0x66>
 80187da:	6921      	ldr	r1, [r4, #16]
 80187dc:	4628      	mov	r0, r5
 80187de:	f7fd fdd5 	bl	801638c <_free_r>
 80187e2:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80187e4:	b141      	cbz	r1, 80187f8 <_fclose_r+0x7c>
 80187e6:	f104 0340 	add.w	r3, r4, #64	@ 0x40
 80187ea:	4299      	cmp	r1, r3
 80187ec:	d002      	beq.n	80187f4 <_fclose_r+0x78>
 80187ee:	4628      	mov	r0, r5
 80187f0:	f7fd fdcc 	bl	801638c <_free_r>
 80187f4:	2300      	movs	r3, #0
 80187f6:	6323      	str	r3, [r4, #48]	@ 0x30
 80187f8:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 80187fa:	b121      	cbz	r1, 8018806 <_fclose_r+0x8a>
 80187fc:	4628      	mov	r0, r5
 80187fe:	f7fd fdc5 	bl	801638c <_free_r>
 8018802:	2300      	movs	r3, #0
 8018804:	6463      	str	r3, [r4, #68]	@ 0x44
 8018806:	f7fc fabb 	bl	8014d80 <__sfp_lock_acquire>
 801880a:	2300      	movs	r3, #0
 801880c:	81a3      	strh	r3, [r4, #12]
 801880e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8018810:	07db      	lsls	r3, r3, #31
 8018812:	d402      	bmi.n	801881a <_fclose_r+0x9e>
 8018814:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8018816:	f7fc fed0 	bl	80155ba <__retarget_lock_release_recursive>
 801881a:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801881c:	f7fc fecb 	bl	80155b6 <__retarget_lock_close_recursive>
 8018820:	f7fc fab4 	bl	8014d8c <__sfp_lock_release>
 8018824:	e7c6      	b.n	80187b4 <_fclose_r+0x38>

08018826 <__swhatbuf_r>:
 8018826:	b570      	push	{r4, r5, r6, lr}
 8018828:	460c      	mov	r4, r1
 801882a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801882e:	2900      	cmp	r1, #0
 8018830:	b096      	sub	sp, #88	@ 0x58
 8018832:	4615      	mov	r5, r2
 8018834:	461e      	mov	r6, r3
 8018836:	da07      	bge.n	8018848 <__swhatbuf_r+0x22>
 8018838:	89a1      	ldrh	r1, [r4, #12]
 801883a:	f011 0180 	ands.w	r1, r1, #128	@ 0x80
 801883e:	d117      	bne.n	8018870 <__swhatbuf_r+0x4a>
 8018840:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8018844:	4608      	mov	r0, r1
 8018846:	e00f      	b.n	8018868 <__swhatbuf_r+0x42>
 8018848:	466a      	mov	r2, sp
 801884a:	f000 f881 	bl	8018950 <_fstat_r>
 801884e:	2800      	cmp	r0, #0
 8018850:	dbf2      	blt.n	8018838 <__swhatbuf_r+0x12>
 8018852:	9901      	ldr	r1, [sp, #4]
 8018854:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8018858:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 801885c:	4259      	negs	r1, r3
 801885e:	4159      	adcs	r1, r3
 8018860:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8018864:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8018868:	6031      	str	r1, [r6, #0]
 801886a:	602b      	str	r3, [r5, #0]
 801886c:	b016      	add	sp, #88	@ 0x58
 801886e:	bd70      	pop	{r4, r5, r6, pc}
 8018870:	2100      	movs	r1, #0
 8018872:	2340      	movs	r3, #64	@ 0x40
 8018874:	e7e6      	b.n	8018844 <__swhatbuf_r+0x1e>

08018876 <__smakebuf_r>:
 8018876:	898b      	ldrh	r3, [r1, #12]
 8018878:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801887a:	079d      	lsls	r5, r3, #30
 801887c:	4606      	mov	r6, r0
 801887e:	460c      	mov	r4, r1
 8018880:	d507      	bpl.n	8018892 <__smakebuf_r+0x1c>
 8018882:	f104 0343 	add.w	r3, r4, #67	@ 0x43
 8018886:	6023      	str	r3, [r4, #0]
 8018888:	6123      	str	r3, [r4, #16]
 801888a:	2301      	movs	r3, #1
 801888c:	6163      	str	r3, [r4, #20]
 801888e:	b003      	add	sp, #12
 8018890:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8018892:	ab01      	add	r3, sp, #4
 8018894:	466a      	mov	r2, sp
 8018896:	f7ff ffc6 	bl	8018826 <__swhatbuf_r>
 801889a:	9f00      	ldr	r7, [sp, #0]
 801889c:	4605      	mov	r5, r0
 801889e:	4639      	mov	r1, r7
 80188a0:	4630      	mov	r0, r6
 80188a2:	f7fd fe33 	bl	801650c <_malloc_r>
 80188a6:	b948      	cbnz	r0, 80188bc <__smakebuf_r+0x46>
 80188a8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80188ac:	059a      	lsls	r2, r3, #22
 80188ae:	d4ee      	bmi.n	801888e <__smakebuf_r+0x18>
 80188b0:	f023 0303 	bic.w	r3, r3, #3
 80188b4:	f043 0302 	orr.w	r3, r3, #2
 80188b8:	81a3      	strh	r3, [r4, #12]
 80188ba:	e7e2      	b.n	8018882 <__smakebuf_r+0xc>
 80188bc:	89a3      	ldrh	r3, [r4, #12]
 80188be:	6020      	str	r0, [r4, #0]
 80188c0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80188c4:	81a3      	strh	r3, [r4, #12]
 80188c6:	9b01      	ldr	r3, [sp, #4]
 80188c8:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80188cc:	b15b      	cbz	r3, 80188e6 <__smakebuf_r+0x70>
 80188ce:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80188d2:	4630      	mov	r0, r6
 80188d4:	f000 f84e 	bl	8018974 <_isatty_r>
 80188d8:	b128      	cbz	r0, 80188e6 <__smakebuf_r+0x70>
 80188da:	89a3      	ldrh	r3, [r4, #12]
 80188dc:	f023 0303 	bic.w	r3, r3, #3
 80188e0:	f043 0301 	orr.w	r3, r3, #1
 80188e4:	81a3      	strh	r3, [r4, #12]
 80188e6:	89a3      	ldrh	r3, [r4, #12]
 80188e8:	431d      	orrs	r5, r3
 80188ea:	81a5      	strh	r5, [r4, #12]
 80188ec:	e7cf      	b.n	801888e <__smakebuf_r+0x18>

080188ee <_raise_r>:
 80188ee:	291f      	cmp	r1, #31
 80188f0:	b538      	push	{r3, r4, r5, lr}
 80188f2:	4605      	mov	r5, r0
 80188f4:	460c      	mov	r4, r1
 80188f6:	d904      	bls.n	8018902 <_raise_r+0x14>
 80188f8:	2316      	movs	r3, #22
 80188fa:	6003      	str	r3, [r0, #0]
 80188fc:	f04f 30ff 	mov.w	r0, #4294967295
 8018900:	bd38      	pop	{r3, r4, r5, pc}
 8018902:	f8d0 2118 	ldr.w	r2, [r0, #280]	@ 0x118
 8018906:	b112      	cbz	r2, 801890e <_raise_r+0x20>
 8018908:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801890c:	b94b      	cbnz	r3, 8018922 <_raise_r+0x34>
 801890e:	4628      	mov	r0, r5
 8018910:	f000 f852 	bl	80189b8 <_getpid_r>
 8018914:	4622      	mov	r2, r4
 8018916:	4601      	mov	r1, r0
 8018918:	4628      	mov	r0, r5
 801891a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801891e:	f000 b839 	b.w	8018994 <_kill_r>
 8018922:	2b01      	cmp	r3, #1
 8018924:	d00a      	beq.n	801893c <_raise_r+0x4e>
 8018926:	1c59      	adds	r1, r3, #1
 8018928:	d103      	bne.n	8018932 <_raise_r+0x44>
 801892a:	2316      	movs	r3, #22
 801892c:	6003      	str	r3, [r0, #0]
 801892e:	2001      	movs	r0, #1
 8018930:	e7e6      	b.n	8018900 <_raise_r+0x12>
 8018932:	2100      	movs	r1, #0
 8018934:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8018938:	4620      	mov	r0, r4
 801893a:	4798      	blx	r3
 801893c:	2000      	movs	r0, #0
 801893e:	e7df      	b.n	8018900 <_raise_r+0x12>

08018940 <raise>:
 8018940:	4b02      	ldr	r3, [pc, #8]	@ (801894c <raise+0xc>)
 8018942:	4601      	mov	r1, r0
 8018944:	6818      	ldr	r0, [r3, #0]
 8018946:	f7ff bfd2 	b.w	80188ee <_raise_r>
 801894a:	bf00      	nop
 801894c:	200003a0 	.word	0x200003a0

08018950 <_fstat_r>:
 8018950:	b538      	push	{r3, r4, r5, lr}
 8018952:	4d07      	ldr	r5, [pc, #28]	@ (8018970 <_fstat_r+0x20>)
 8018954:	2300      	movs	r3, #0
 8018956:	4604      	mov	r4, r0
 8018958:	4608      	mov	r0, r1
 801895a:	4611      	mov	r1, r2
 801895c:	602b      	str	r3, [r5, #0]
 801895e:	f7ea fc01 	bl	8003164 <_fstat>
 8018962:	1c43      	adds	r3, r0, #1
 8018964:	d102      	bne.n	801896c <_fstat_r+0x1c>
 8018966:	682b      	ldr	r3, [r5, #0]
 8018968:	b103      	cbz	r3, 801896c <_fstat_r+0x1c>
 801896a:	6023      	str	r3, [r4, #0]
 801896c:	bd38      	pop	{r3, r4, r5, pc}
 801896e:	bf00      	nop
 8018970:	20001878 	.word	0x20001878

08018974 <_isatty_r>:
 8018974:	b538      	push	{r3, r4, r5, lr}
 8018976:	4d06      	ldr	r5, [pc, #24]	@ (8018990 <_isatty_r+0x1c>)
 8018978:	2300      	movs	r3, #0
 801897a:	4604      	mov	r4, r0
 801897c:	4608      	mov	r0, r1
 801897e:	602b      	str	r3, [r5, #0]
 8018980:	f7ea fc00 	bl	8003184 <_isatty>
 8018984:	1c43      	adds	r3, r0, #1
 8018986:	d102      	bne.n	801898e <_isatty_r+0x1a>
 8018988:	682b      	ldr	r3, [r5, #0]
 801898a:	b103      	cbz	r3, 801898e <_isatty_r+0x1a>
 801898c:	6023      	str	r3, [r4, #0]
 801898e:	bd38      	pop	{r3, r4, r5, pc}
 8018990:	20001878 	.word	0x20001878

08018994 <_kill_r>:
 8018994:	b538      	push	{r3, r4, r5, lr}
 8018996:	4d07      	ldr	r5, [pc, #28]	@ (80189b4 <_kill_r+0x20>)
 8018998:	2300      	movs	r3, #0
 801899a:	4604      	mov	r4, r0
 801899c:	4608      	mov	r0, r1
 801899e:	4611      	mov	r1, r2
 80189a0:	602b      	str	r3, [r5, #0]
 80189a2:	f7ea fb9b 	bl	80030dc <_kill>
 80189a6:	1c43      	adds	r3, r0, #1
 80189a8:	d102      	bne.n	80189b0 <_kill_r+0x1c>
 80189aa:	682b      	ldr	r3, [r5, #0]
 80189ac:	b103      	cbz	r3, 80189b0 <_kill_r+0x1c>
 80189ae:	6023      	str	r3, [r4, #0]
 80189b0:	bd38      	pop	{r3, r4, r5, pc}
 80189b2:	bf00      	nop
 80189b4:	20001878 	.word	0x20001878

080189b8 <_getpid_r>:
 80189b8:	f7ea bb88 	b.w	80030cc <_getpid>

080189bc <_sbrk_r>:
 80189bc:	b538      	push	{r3, r4, r5, lr}
 80189be:	4d06      	ldr	r5, [pc, #24]	@ (80189d8 <_sbrk_r+0x1c>)
 80189c0:	2300      	movs	r3, #0
 80189c2:	4604      	mov	r4, r0
 80189c4:	4608      	mov	r0, r1
 80189c6:	602b      	str	r3, [r5, #0]
 80189c8:	f7ea fbf4 	bl	80031b4 <_sbrk>
 80189cc:	1c43      	adds	r3, r0, #1
 80189ce:	d102      	bne.n	80189d6 <_sbrk_r+0x1a>
 80189d0:	682b      	ldr	r3, [r5, #0]
 80189d2:	b103      	cbz	r3, 80189d6 <_sbrk_r+0x1a>
 80189d4:	6023      	str	r3, [r4, #0]
 80189d6:	bd38      	pop	{r3, r4, r5, pc}
 80189d8:	20001878 	.word	0x20001878

080189dc <__libc_fini_array>:
 80189dc:	b538      	push	{r3, r4, r5, lr}
 80189de:	4d07      	ldr	r5, [pc, #28]	@ (80189fc <__libc_fini_array+0x20>)
 80189e0:	4c07      	ldr	r4, [pc, #28]	@ (8018a00 <__libc_fini_array+0x24>)
 80189e2:	1b64      	subs	r4, r4, r5
 80189e4:	10a4      	asrs	r4, r4, #2
 80189e6:	b91c      	cbnz	r4, 80189f0 <__libc_fini_array+0x14>
 80189e8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80189ec:	f000 beae 	b.w	801974c <_fini>
 80189f0:	3c01      	subs	r4, #1
 80189f2:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 80189f6:	4798      	blx	r3
 80189f8:	e7f5      	b.n	80189e6 <__libc_fini_array+0xa>
 80189fa:	bf00      	nop
 80189fc:	0801f034 	.word	0x0801f034
 8018a00:	0801f038 	.word	0x0801f038

08018a04 <sysconf>:
 8018a04:	2808      	cmp	r0, #8
 8018a06:	b508      	push	{r3, lr}
 8018a08:	d006      	beq.n	8018a18 <sysconf+0x14>
 8018a0a:	f7fc fda9 	bl	8015560 <__errno>
 8018a0e:	2316      	movs	r3, #22
 8018a10:	6003      	str	r3, [r0, #0]
 8018a12:	f04f 30ff 	mov.w	r0, #4294967295
 8018a16:	bd08      	pop	{r3, pc}
 8018a18:	2080      	movs	r0, #128	@ 0x80
 8018a1a:	e7fc      	b.n	8018a16 <sysconf+0x12>

08018a1c <__register_exitproc>:
 8018a1c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8018a20:	f8df a074 	ldr.w	sl, [pc, #116]	@ 8018a98 <__register_exitproc+0x7c>
 8018a24:	4606      	mov	r6, r0
 8018a26:	f8da 0000 	ldr.w	r0, [sl]
 8018a2a:	4698      	mov	r8, r3
 8018a2c:	460f      	mov	r7, r1
 8018a2e:	4691      	mov	r9, r2
 8018a30:	f7fc fdc2 	bl	80155b8 <__retarget_lock_acquire_recursive>
 8018a34:	4b16      	ldr	r3, [pc, #88]	@ (8018a90 <__register_exitproc+0x74>)
 8018a36:	681c      	ldr	r4, [r3, #0]
 8018a38:	b90c      	cbnz	r4, 8018a3e <__register_exitproc+0x22>
 8018a3a:	4c16      	ldr	r4, [pc, #88]	@ (8018a94 <__register_exitproc+0x78>)
 8018a3c:	601c      	str	r4, [r3, #0]
 8018a3e:	6865      	ldr	r5, [r4, #4]
 8018a40:	f8da 0000 	ldr.w	r0, [sl]
 8018a44:	2d1f      	cmp	r5, #31
 8018a46:	dd05      	ble.n	8018a54 <__register_exitproc+0x38>
 8018a48:	f7fc fdb7 	bl	80155ba <__retarget_lock_release_recursive>
 8018a4c:	f04f 30ff 	mov.w	r0, #4294967295
 8018a50:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8018a54:	b19e      	cbz	r6, 8018a7e <__register_exitproc+0x62>
 8018a56:	eb04 0185 	add.w	r1, r4, r5, lsl #2
 8018a5a:	2201      	movs	r2, #1
 8018a5c:	f8c1 9088 	str.w	r9, [r1, #136]	@ 0x88
 8018a60:	f8d4 3188 	ldr.w	r3, [r4, #392]	@ 0x188
 8018a64:	40aa      	lsls	r2, r5
 8018a66:	4313      	orrs	r3, r2
 8018a68:	f8c4 3188 	str.w	r3, [r4, #392]	@ 0x188
 8018a6c:	2e02      	cmp	r6, #2
 8018a6e:	f8c1 8108 	str.w	r8, [r1, #264]	@ 0x108
 8018a72:	bf02      	ittt	eq
 8018a74:	f8d4 318c 	ldreq.w	r3, [r4, #396]	@ 0x18c
 8018a78:	4313      	orreq	r3, r2
 8018a7a:	f8c4 318c 	streq.w	r3, [r4, #396]	@ 0x18c
 8018a7e:	1c6b      	adds	r3, r5, #1
 8018a80:	3502      	adds	r5, #2
 8018a82:	6063      	str	r3, [r4, #4]
 8018a84:	f844 7025 	str.w	r7, [r4, r5, lsl #2]
 8018a88:	f7fc fd97 	bl	80155ba <__retarget_lock_release_recursive>
 8018a8c:	2000      	movs	r0, #0
 8018a8e:	e7df      	b.n	8018a50 <__register_exitproc+0x34>
 8018a90:	20001880 	.word	0x20001880
 8018a94:	200018b8 	.word	0x200018b8
 8018a98:	200004c8 	.word	0x200004c8

08018a9c <_calloc_r>:
 8018a9c:	b538      	push	{r3, r4, r5, lr}
 8018a9e:	fba1 1502 	umull	r1, r5, r1, r2
 8018aa2:	b935      	cbnz	r5, 8018ab2 <_calloc_r+0x16>
 8018aa4:	f7fd fd32 	bl	801650c <_malloc_r>
 8018aa8:	4604      	mov	r4, r0
 8018aaa:	b938      	cbnz	r0, 8018abc <_calloc_r+0x20>
 8018aac:	2400      	movs	r4, #0
 8018aae:	4620      	mov	r0, r4
 8018ab0:	bd38      	pop	{r3, r4, r5, pc}
 8018ab2:	f7fc fd55 	bl	8015560 <__errno>
 8018ab6:	230c      	movs	r3, #12
 8018ab8:	6003      	str	r3, [r0, #0]
 8018aba:	e7f7      	b.n	8018aac <_calloc_r+0x10>
 8018abc:	f850 2c04 	ldr.w	r2, [r0, #-4]
 8018ac0:	f022 0203 	bic.w	r2, r2, #3
 8018ac4:	3a04      	subs	r2, #4
 8018ac6:	2a24      	cmp	r2, #36	@ 0x24
 8018ac8:	d819      	bhi.n	8018afe <_calloc_r+0x62>
 8018aca:	2a13      	cmp	r2, #19
 8018acc:	d915      	bls.n	8018afa <_calloc_r+0x5e>
 8018ace:	2a1b      	cmp	r2, #27
 8018ad0:	e9c0 5500 	strd	r5, r5, [r0]
 8018ad4:	d806      	bhi.n	8018ae4 <_calloc_r+0x48>
 8018ad6:	f100 0308 	add.w	r3, r0, #8
 8018ada:	2200      	movs	r2, #0
 8018adc:	e9c3 2200 	strd	r2, r2, [r3]
 8018ae0:	609a      	str	r2, [r3, #8]
 8018ae2:	e7e4      	b.n	8018aae <_calloc_r+0x12>
 8018ae4:	2a24      	cmp	r2, #36	@ 0x24
 8018ae6:	e9c0 5502 	strd	r5, r5, [r0, #8]
 8018aea:	bf11      	iteee	ne
 8018aec:	f100 0310 	addne.w	r3, r0, #16
 8018af0:	6105      	streq	r5, [r0, #16]
 8018af2:	f100 0318 	addeq.w	r3, r0, #24
 8018af6:	6145      	streq	r5, [r0, #20]
 8018af8:	e7ef      	b.n	8018ada <_calloc_r+0x3e>
 8018afa:	4603      	mov	r3, r0
 8018afc:	e7ed      	b.n	8018ada <_calloc_r+0x3e>
 8018afe:	4629      	mov	r1, r5
 8018b00:	f7fc fcc2 	bl	8015488 <memset>
 8018b04:	e7d3      	b.n	8018aae <_calloc_r+0x12>

08018b06 <__ssprint_r>:
 8018b06:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018b0a:	6893      	ldr	r3, [r2, #8]
 8018b0c:	f8d2 b000 	ldr.w	fp, [r2]
 8018b10:	9001      	str	r0, [sp, #4]
 8018b12:	460c      	mov	r4, r1
 8018b14:	4617      	mov	r7, r2
 8018b16:	2b00      	cmp	r3, #0
 8018b18:	d157      	bne.n	8018bca <__ssprint_r+0xc4>
 8018b1a:	2000      	movs	r0, #0
 8018b1c:	2300      	movs	r3, #0
 8018b1e:	607b      	str	r3, [r7, #4]
 8018b20:	b003      	add	sp, #12
 8018b22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018b26:	e9db a800 	ldrd	sl, r8, [fp]
 8018b2a:	f10b 0b08 	add.w	fp, fp, #8
 8018b2e:	68a6      	ldr	r6, [r4, #8]
 8018b30:	6820      	ldr	r0, [r4, #0]
 8018b32:	f1b8 0f00 	cmp.w	r8, #0
 8018b36:	d0f6      	beq.n	8018b26 <__ssprint_r+0x20>
 8018b38:	45b0      	cmp	r8, r6
 8018b3a:	d32e      	bcc.n	8018b9a <__ssprint_r+0x94>
 8018b3c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8018b40:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8018b44:	d029      	beq.n	8018b9a <__ssprint_r+0x94>
 8018b46:	6921      	ldr	r1, [r4, #16]
 8018b48:	6965      	ldr	r5, [r4, #20]
 8018b4a:	eba0 0901 	sub.w	r9, r0, r1
 8018b4e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8018b52:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8018b56:	f109 0001 	add.w	r0, r9, #1
 8018b5a:	106d      	asrs	r5, r5, #1
 8018b5c:	4440      	add	r0, r8
 8018b5e:	4285      	cmp	r5, r0
 8018b60:	bf38      	it	cc
 8018b62:	4605      	movcc	r5, r0
 8018b64:	0553      	lsls	r3, r2, #21
 8018b66:	d534      	bpl.n	8018bd2 <__ssprint_r+0xcc>
 8018b68:	9801      	ldr	r0, [sp, #4]
 8018b6a:	4629      	mov	r1, r5
 8018b6c:	f7fd fcce 	bl	801650c <_malloc_r>
 8018b70:	4606      	mov	r6, r0
 8018b72:	2800      	cmp	r0, #0
 8018b74:	d038      	beq.n	8018be8 <__ssprint_r+0xe2>
 8018b76:	464a      	mov	r2, r9
 8018b78:	6921      	ldr	r1, [r4, #16]
 8018b7a:	f7fc fd1f 	bl	80155bc <memcpy>
 8018b7e:	89a2      	ldrh	r2, [r4, #12]
 8018b80:	f422 6290 	bic.w	r2, r2, #1152	@ 0x480
 8018b84:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8018b88:	81a2      	strh	r2, [r4, #12]
 8018b8a:	6126      	str	r6, [r4, #16]
 8018b8c:	6165      	str	r5, [r4, #20]
 8018b8e:	444e      	add	r6, r9
 8018b90:	eba5 0509 	sub.w	r5, r5, r9
 8018b94:	6026      	str	r6, [r4, #0]
 8018b96:	60a5      	str	r5, [r4, #8]
 8018b98:	4646      	mov	r6, r8
 8018b9a:	4546      	cmp	r6, r8
 8018b9c:	bf28      	it	cs
 8018b9e:	4646      	movcs	r6, r8
 8018ba0:	4632      	mov	r2, r6
 8018ba2:	4651      	mov	r1, sl
 8018ba4:	6820      	ldr	r0, [r4, #0]
 8018ba6:	f7fc fc55 	bl	8015454 <memmove>
 8018baa:	68a2      	ldr	r2, [r4, #8]
 8018bac:	1b92      	subs	r2, r2, r6
 8018bae:	60a2      	str	r2, [r4, #8]
 8018bb0:	6822      	ldr	r2, [r4, #0]
 8018bb2:	4432      	add	r2, r6
 8018bb4:	6022      	str	r2, [r4, #0]
 8018bb6:	68ba      	ldr	r2, [r7, #8]
 8018bb8:	eba2 0308 	sub.w	r3, r2, r8
 8018bbc:	44c2      	add	sl, r8
 8018bbe:	60bb      	str	r3, [r7, #8]
 8018bc0:	2b00      	cmp	r3, #0
 8018bc2:	d0aa      	beq.n	8018b1a <__ssprint_r+0x14>
 8018bc4:	f04f 0800 	mov.w	r8, #0
 8018bc8:	e7b1      	b.n	8018b2e <__ssprint_r+0x28>
 8018bca:	f04f 0a00 	mov.w	sl, #0
 8018bce:	46d0      	mov	r8, sl
 8018bd0:	e7ad      	b.n	8018b2e <__ssprint_r+0x28>
 8018bd2:	9801      	ldr	r0, [sp, #4]
 8018bd4:	462a      	mov	r2, r5
 8018bd6:	f7fe fa25 	bl	8017024 <_realloc_r>
 8018bda:	4606      	mov	r6, r0
 8018bdc:	2800      	cmp	r0, #0
 8018bde:	d1d4      	bne.n	8018b8a <__ssprint_r+0x84>
 8018be0:	6921      	ldr	r1, [r4, #16]
 8018be2:	9801      	ldr	r0, [sp, #4]
 8018be4:	f7fd fbd2 	bl	801638c <_free_r>
 8018be8:	9a01      	ldr	r2, [sp, #4]
 8018bea:	230c      	movs	r3, #12
 8018bec:	6013      	str	r3, [r2, #0]
 8018bee:	89a3      	ldrh	r3, [r4, #12]
 8018bf0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8018bf4:	81a3      	strh	r3, [r4, #12]
 8018bf6:	2300      	movs	r3, #0
 8018bf8:	60bb      	str	r3, [r7, #8]
 8018bfa:	f04f 30ff 	mov.w	r0, #4294967295
 8018bfe:	e78d      	b.n	8018b1c <__ssprint_r+0x16>

08018c00 <sqrtf>:
 8018c00:	b508      	push	{r3, lr}
 8018c02:	ed2d 8b02 	vpush	{d8}
 8018c06:	eeb0 8a40 	vmov.f32	s16, s0
 8018c0a:	f000 f8a1 	bl	8018d50 <__ieee754_sqrtf>
 8018c0e:	eeb4 8a48 	vcmp.f32	s16, s16
 8018c12:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8018c16:	d60c      	bvs.n	8018c32 <sqrtf+0x32>
 8018c18:	eddf 8a07 	vldr	s17, [pc, #28]	@ 8018c38 <sqrtf+0x38>
 8018c1c:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8018c20:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8018c24:	d505      	bpl.n	8018c32 <sqrtf+0x32>
 8018c26:	f7fc fc9b 	bl	8015560 <__errno>
 8018c2a:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 8018c2e:	2321      	movs	r3, #33	@ 0x21
 8018c30:	6003      	str	r3, [r0, #0]
 8018c32:	ecbd 8b02 	vpop	{d8}
 8018c36:	bd08      	pop	{r3, pc}
 8018c38:	00000000 	.word	0x00000000

08018c3c <cosf>:
 8018c3c:	ee10 3a10 	vmov	r3, s0
 8018c40:	b507      	push	{r0, r1, r2, lr}
 8018c42:	4a1e      	ldr	r2, [pc, #120]	@ (8018cbc <cosf+0x80>)
 8018c44:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8018c48:	4293      	cmp	r3, r2
 8018c4a:	d806      	bhi.n	8018c5a <cosf+0x1e>
 8018c4c:	eddf 0a1c 	vldr	s1, [pc, #112]	@ 8018cc0 <cosf+0x84>
 8018c50:	b003      	add	sp, #12
 8018c52:	f85d eb04 	ldr.w	lr, [sp], #4
 8018c56:	f000 b87f 	b.w	8018d58 <__kernel_cosf>
 8018c5a:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8018c5e:	d304      	bcc.n	8018c6a <cosf+0x2e>
 8018c60:	ee30 0a40 	vsub.f32	s0, s0, s0
 8018c64:	b003      	add	sp, #12
 8018c66:	f85d fb04 	ldr.w	pc, [sp], #4
 8018c6a:	4668      	mov	r0, sp
 8018c6c:	f000 f914 	bl	8018e98 <__ieee754_rem_pio2f>
 8018c70:	f000 0003 	and.w	r0, r0, #3
 8018c74:	2801      	cmp	r0, #1
 8018c76:	d009      	beq.n	8018c8c <cosf+0x50>
 8018c78:	2802      	cmp	r0, #2
 8018c7a:	d010      	beq.n	8018c9e <cosf+0x62>
 8018c7c:	b9b0      	cbnz	r0, 8018cac <cosf+0x70>
 8018c7e:	eddd 0a01 	vldr	s1, [sp, #4]
 8018c82:	ed9d 0a00 	vldr	s0, [sp]
 8018c86:	f000 f867 	bl	8018d58 <__kernel_cosf>
 8018c8a:	e7eb      	b.n	8018c64 <cosf+0x28>
 8018c8c:	eddd 0a01 	vldr	s1, [sp, #4]
 8018c90:	ed9d 0a00 	vldr	s0, [sp]
 8018c94:	f000 f8b8 	bl	8018e08 <__kernel_sinf>
 8018c98:	eeb1 0a40 	vneg.f32	s0, s0
 8018c9c:	e7e2      	b.n	8018c64 <cosf+0x28>
 8018c9e:	eddd 0a01 	vldr	s1, [sp, #4]
 8018ca2:	ed9d 0a00 	vldr	s0, [sp]
 8018ca6:	f000 f857 	bl	8018d58 <__kernel_cosf>
 8018caa:	e7f5      	b.n	8018c98 <cosf+0x5c>
 8018cac:	eddd 0a01 	vldr	s1, [sp, #4]
 8018cb0:	ed9d 0a00 	vldr	s0, [sp]
 8018cb4:	2001      	movs	r0, #1
 8018cb6:	f000 f8a7 	bl	8018e08 <__kernel_sinf>
 8018cba:	e7d3      	b.n	8018c64 <cosf+0x28>
 8018cbc:	3f490fd8 	.word	0x3f490fd8
 8018cc0:	00000000 	.word	0x00000000

08018cc4 <sinf>:
 8018cc4:	ee10 3a10 	vmov	r3, s0
 8018cc8:	b507      	push	{r0, r1, r2, lr}
 8018cca:	4a1f      	ldr	r2, [pc, #124]	@ (8018d48 <sinf+0x84>)
 8018ccc:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8018cd0:	4293      	cmp	r3, r2
 8018cd2:	d807      	bhi.n	8018ce4 <sinf+0x20>
 8018cd4:	eddf 0a1d 	vldr	s1, [pc, #116]	@ 8018d4c <sinf+0x88>
 8018cd8:	2000      	movs	r0, #0
 8018cda:	b003      	add	sp, #12
 8018cdc:	f85d eb04 	ldr.w	lr, [sp], #4
 8018ce0:	f000 b892 	b.w	8018e08 <__kernel_sinf>
 8018ce4:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8018ce8:	d304      	bcc.n	8018cf4 <sinf+0x30>
 8018cea:	ee30 0a40 	vsub.f32	s0, s0, s0
 8018cee:	b003      	add	sp, #12
 8018cf0:	f85d fb04 	ldr.w	pc, [sp], #4
 8018cf4:	4668      	mov	r0, sp
 8018cf6:	f000 f8cf 	bl	8018e98 <__ieee754_rem_pio2f>
 8018cfa:	f000 0003 	and.w	r0, r0, #3
 8018cfe:	2801      	cmp	r0, #1
 8018d00:	d00a      	beq.n	8018d18 <sinf+0x54>
 8018d02:	2802      	cmp	r0, #2
 8018d04:	d00f      	beq.n	8018d26 <sinf+0x62>
 8018d06:	b9c0      	cbnz	r0, 8018d3a <sinf+0x76>
 8018d08:	eddd 0a01 	vldr	s1, [sp, #4]
 8018d0c:	ed9d 0a00 	vldr	s0, [sp]
 8018d10:	2001      	movs	r0, #1
 8018d12:	f000 f879 	bl	8018e08 <__kernel_sinf>
 8018d16:	e7ea      	b.n	8018cee <sinf+0x2a>
 8018d18:	eddd 0a01 	vldr	s1, [sp, #4]
 8018d1c:	ed9d 0a00 	vldr	s0, [sp]
 8018d20:	f000 f81a 	bl	8018d58 <__kernel_cosf>
 8018d24:	e7e3      	b.n	8018cee <sinf+0x2a>
 8018d26:	eddd 0a01 	vldr	s1, [sp, #4]
 8018d2a:	ed9d 0a00 	vldr	s0, [sp]
 8018d2e:	2001      	movs	r0, #1
 8018d30:	f000 f86a 	bl	8018e08 <__kernel_sinf>
 8018d34:	eeb1 0a40 	vneg.f32	s0, s0
 8018d38:	e7d9      	b.n	8018cee <sinf+0x2a>
 8018d3a:	eddd 0a01 	vldr	s1, [sp, #4]
 8018d3e:	ed9d 0a00 	vldr	s0, [sp]
 8018d42:	f000 f809 	bl	8018d58 <__kernel_cosf>
 8018d46:	e7f5      	b.n	8018d34 <sinf+0x70>
 8018d48:	3f490fd8 	.word	0x3f490fd8
 8018d4c:	00000000 	.word	0x00000000

08018d50 <__ieee754_sqrtf>:
 8018d50:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8018d54:	4770      	bx	lr
	...

08018d58 <__kernel_cosf>:
 8018d58:	ee10 3a10 	vmov	r3, s0
 8018d5c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8018d60:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 8018d64:	eef0 6a40 	vmov.f32	s13, s0
 8018d68:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8018d6c:	d204      	bcs.n	8018d78 <__kernel_cosf+0x20>
 8018d6e:	eefd 7ae6 	vcvt.s32.f32	s15, s13
 8018d72:	ee17 2a90 	vmov	r2, s15
 8018d76:	b342      	cbz	r2, 8018dca <__kernel_cosf+0x72>
 8018d78:	ee26 7aa6 	vmul.f32	s14, s13, s13
 8018d7c:	eddf 7a1a 	vldr	s15, [pc, #104]	@ 8018de8 <__kernel_cosf+0x90>
 8018d80:	ed9f 6a1a 	vldr	s12, [pc, #104]	@ 8018dec <__kernel_cosf+0x94>
 8018d84:	4a1a      	ldr	r2, [pc, #104]	@ (8018df0 <__kernel_cosf+0x98>)
 8018d86:	eea7 6a27 	vfma.f32	s12, s14, s15
 8018d8a:	4293      	cmp	r3, r2
 8018d8c:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8018df4 <__kernel_cosf+0x9c>
 8018d90:	eee6 7a07 	vfma.f32	s15, s12, s14
 8018d94:	ed9f 6a18 	vldr	s12, [pc, #96]	@ 8018df8 <__kernel_cosf+0xa0>
 8018d98:	eea7 6a87 	vfma.f32	s12, s15, s14
 8018d9c:	eddf 7a17 	vldr	s15, [pc, #92]	@ 8018dfc <__kernel_cosf+0xa4>
 8018da0:	eee6 7a07 	vfma.f32	s15, s12, s14
 8018da4:	ed9f 6a16 	vldr	s12, [pc, #88]	@ 8018e00 <__kernel_cosf+0xa8>
 8018da8:	eea7 6a87 	vfma.f32	s12, s15, s14
 8018dac:	ee60 0ae6 	vnmul.f32	s1, s1, s13
 8018db0:	ee26 6a07 	vmul.f32	s12, s12, s14
 8018db4:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8018db8:	eee7 0a06 	vfma.f32	s1, s14, s12
 8018dbc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8018dc0:	d804      	bhi.n	8018dcc <__kernel_cosf+0x74>
 8018dc2:	ee77 7ae0 	vsub.f32	s15, s15, s1
 8018dc6:	ee30 0a67 	vsub.f32	s0, s0, s15
 8018dca:	4770      	bx	lr
 8018dcc:	4a0d      	ldr	r2, [pc, #52]	@ (8018e04 <__kernel_cosf+0xac>)
 8018dce:	4293      	cmp	r3, r2
 8018dd0:	bf9a      	itte	ls
 8018dd2:	f103 437f 	addls.w	r3, r3, #4278190080	@ 0xff000000
 8018dd6:	ee07 3a10 	vmovls	s14, r3
 8018dda:	eeb5 7a02 	vmovhi.f32	s14, #82	@ 0x3e900000  0.2812500
 8018dde:	ee30 0a47 	vsub.f32	s0, s0, s14
 8018de2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8018de6:	e7ec      	b.n	8018dc2 <__kernel_cosf+0x6a>
 8018de8:	ad47d74e 	.word	0xad47d74e
 8018dec:	310f74f6 	.word	0x310f74f6
 8018df0:	3e999999 	.word	0x3e999999
 8018df4:	b493f27c 	.word	0xb493f27c
 8018df8:	37d00d01 	.word	0x37d00d01
 8018dfc:	bab60b61 	.word	0xbab60b61
 8018e00:	3d2aaaab 	.word	0x3d2aaaab
 8018e04:	3f480000 	.word	0x3f480000

08018e08 <__kernel_sinf>:
 8018e08:	ee10 3a10 	vmov	r3, s0
 8018e0c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8018e10:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 8018e14:	d204      	bcs.n	8018e20 <__kernel_sinf+0x18>
 8018e16:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8018e1a:	ee17 3a90 	vmov	r3, s15
 8018e1e:	b35b      	cbz	r3, 8018e78 <__kernel_sinf+0x70>
 8018e20:	ee20 7a00 	vmul.f32	s14, s0, s0
 8018e24:	eddf 7a15 	vldr	s15, [pc, #84]	@ 8018e7c <__kernel_sinf+0x74>
 8018e28:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 8018e80 <__kernel_sinf+0x78>
 8018e2c:	eea7 6a27 	vfma.f32	s12, s14, s15
 8018e30:	eddf 7a14 	vldr	s15, [pc, #80]	@ 8018e84 <__kernel_sinf+0x7c>
 8018e34:	eee6 7a07 	vfma.f32	s15, s12, s14
 8018e38:	ed9f 6a13 	vldr	s12, [pc, #76]	@ 8018e88 <__kernel_sinf+0x80>
 8018e3c:	eea7 6a87 	vfma.f32	s12, s15, s14
 8018e40:	eddf 7a12 	vldr	s15, [pc, #72]	@ 8018e8c <__kernel_sinf+0x84>
 8018e44:	ee60 6a07 	vmul.f32	s13, s0, s14
 8018e48:	eee6 7a07 	vfma.f32	s15, s12, s14
 8018e4c:	b930      	cbnz	r0, 8018e5c <__kernel_sinf+0x54>
 8018e4e:	ed9f 6a10 	vldr	s12, [pc, #64]	@ 8018e90 <__kernel_sinf+0x88>
 8018e52:	eea7 6a27 	vfma.f32	s12, s14, s15
 8018e56:	eea6 0a26 	vfma.f32	s0, s12, s13
 8018e5a:	4770      	bx	lr
 8018e5c:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 8018e60:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 8018e64:	eee0 7a86 	vfma.f32	s15, s1, s12
 8018e68:	eed7 0a87 	vfnms.f32	s1, s15, s14
 8018e6c:	eddf 7a09 	vldr	s15, [pc, #36]	@ 8018e94 <__kernel_sinf+0x8c>
 8018e70:	eee6 0aa7 	vfma.f32	s1, s13, s15
 8018e74:	ee30 0a60 	vsub.f32	s0, s0, s1
 8018e78:	4770      	bx	lr
 8018e7a:	bf00      	nop
 8018e7c:	2f2ec9d3 	.word	0x2f2ec9d3
 8018e80:	b2d72f34 	.word	0xb2d72f34
 8018e84:	3638ef1b 	.word	0x3638ef1b
 8018e88:	b9500d01 	.word	0xb9500d01
 8018e8c:	3c088889 	.word	0x3c088889
 8018e90:	be2aaaab 	.word	0xbe2aaaab
 8018e94:	3e2aaaab 	.word	0x3e2aaaab

08018e98 <__ieee754_rem_pio2f>:
 8018e98:	b5f0      	push	{r4, r5, r6, r7, lr}
 8018e9a:	ee10 6a10 	vmov	r6, s0
 8018e9e:	4b88      	ldr	r3, [pc, #544]	@ (80190c0 <__ieee754_rem_pio2f+0x228>)
 8018ea0:	f026 4500 	bic.w	r5, r6, #2147483648	@ 0x80000000
 8018ea4:	429d      	cmp	r5, r3
 8018ea6:	b087      	sub	sp, #28
 8018ea8:	4604      	mov	r4, r0
 8018eaa:	d805      	bhi.n	8018eb8 <__ieee754_rem_pio2f+0x20>
 8018eac:	2300      	movs	r3, #0
 8018eae:	ed80 0a00 	vstr	s0, [r0]
 8018eb2:	6043      	str	r3, [r0, #4]
 8018eb4:	2000      	movs	r0, #0
 8018eb6:	e022      	b.n	8018efe <__ieee754_rem_pio2f+0x66>
 8018eb8:	4b82      	ldr	r3, [pc, #520]	@ (80190c4 <__ieee754_rem_pio2f+0x22c>)
 8018eba:	429d      	cmp	r5, r3
 8018ebc:	d83a      	bhi.n	8018f34 <__ieee754_rem_pio2f+0x9c>
 8018ebe:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 8018ec2:	2e00      	cmp	r6, #0
 8018ec4:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 80190c8 <__ieee754_rem_pio2f+0x230>
 8018ec8:	4a80      	ldr	r2, [pc, #512]	@ (80190cc <__ieee754_rem_pio2f+0x234>)
 8018eca:	f023 030f 	bic.w	r3, r3, #15
 8018ece:	dd18      	ble.n	8018f02 <__ieee754_rem_pio2f+0x6a>
 8018ed0:	4293      	cmp	r3, r2
 8018ed2:	ee70 7a47 	vsub.f32	s15, s0, s14
 8018ed6:	bf09      	itett	eq
 8018ed8:	ed9f 7a7d 	vldreq	s14, [pc, #500]	@ 80190d0 <__ieee754_rem_pio2f+0x238>
 8018edc:	eddf 6a7d 	vldrne	s13, [pc, #500]	@ 80190d4 <__ieee754_rem_pio2f+0x23c>
 8018ee0:	eddf 6a7d 	vldreq	s13, [pc, #500]	@ 80190d8 <__ieee754_rem_pio2f+0x240>
 8018ee4:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 8018ee8:	ee37 7ae6 	vsub.f32	s14, s15, s13
 8018eec:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8018ef0:	ed80 7a00 	vstr	s14, [r0]
 8018ef4:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8018ef8:	edc0 7a01 	vstr	s15, [r0, #4]
 8018efc:	2001      	movs	r0, #1
 8018efe:	b007      	add	sp, #28
 8018f00:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8018f02:	4293      	cmp	r3, r2
 8018f04:	ee70 7a07 	vadd.f32	s15, s0, s14
 8018f08:	bf09      	itett	eq
 8018f0a:	ed9f 7a71 	vldreq	s14, [pc, #452]	@ 80190d0 <__ieee754_rem_pio2f+0x238>
 8018f0e:	eddf 6a71 	vldrne	s13, [pc, #452]	@ 80190d4 <__ieee754_rem_pio2f+0x23c>
 8018f12:	eddf 6a71 	vldreq	s13, [pc, #452]	@ 80190d8 <__ieee754_rem_pio2f+0x240>
 8018f16:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 8018f1a:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8018f1e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8018f22:	ed80 7a00 	vstr	s14, [r0]
 8018f26:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8018f2a:	edc0 7a01 	vstr	s15, [r0, #4]
 8018f2e:	f04f 30ff 	mov.w	r0, #4294967295
 8018f32:	e7e4      	b.n	8018efe <__ieee754_rem_pio2f+0x66>
 8018f34:	4b69      	ldr	r3, [pc, #420]	@ (80190dc <__ieee754_rem_pio2f+0x244>)
 8018f36:	429d      	cmp	r5, r3
 8018f38:	d873      	bhi.n	8019022 <__ieee754_rem_pio2f+0x18a>
 8018f3a:	f000 f8dd 	bl	80190f8 <fabsf>
 8018f3e:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 80190e0 <__ieee754_rem_pio2f+0x248>
 8018f42:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8018f46:	eee0 7a07 	vfma.f32	s15, s0, s14
 8018f4a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8018f4e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8018f52:	ee17 0a90 	vmov	r0, s15
 8018f56:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 80190c8 <__ieee754_rem_pio2f+0x230>
 8018f5a:	eea7 0a67 	vfms.f32	s0, s14, s15
 8018f5e:	281f      	cmp	r0, #31
 8018f60:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 80190d4 <__ieee754_rem_pio2f+0x23c>
 8018f64:	ee67 7a27 	vmul.f32	s15, s14, s15
 8018f68:	eeb1 6a47 	vneg.f32	s12, s14
 8018f6c:	ee70 6a67 	vsub.f32	s13, s0, s15
 8018f70:	ee16 1a90 	vmov	r1, s13
 8018f74:	dc09      	bgt.n	8018f8a <__ieee754_rem_pio2f+0xf2>
 8018f76:	4a5b      	ldr	r2, [pc, #364]	@ (80190e4 <__ieee754_rem_pio2f+0x24c>)
 8018f78:	1e47      	subs	r7, r0, #1
 8018f7a:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 8018f7e:	f852 2027 	ldr.w	r2, [r2, r7, lsl #2]
 8018f82:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8018f86:	4293      	cmp	r3, r2
 8018f88:	d107      	bne.n	8018f9a <__ieee754_rem_pio2f+0x102>
 8018f8a:	f3c1 52c7 	ubfx	r2, r1, #23, #8
 8018f8e:	ebc2 52d5 	rsb	r2, r2, r5, lsr #23
 8018f92:	2a08      	cmp	r2, #8
 8018f94:	ea4f 53e5 	mov.w	r3, r5, asr #23
 8018f98:	dc14      	bgt.n	8018fc4 <__ieee754_rem_pio2f+0x12c>
 8018f9a:	6021      	str	r1, [r4, #0]
 8018f9c:	ed94 7a00 	vldr	s14, [r4]
 8018fa0:	ee30 0a47 	vsub.f32	s0, s0, s14
 8018fa4:	2e00      	cmp	r6, #0
 8018fa6:	ee30 0a67 	vsub.f32	s0, s0, s15
 8018faa:	ed84 0a01 	vstr	s0, [r4, #4]
 8018fae:	daa6      	bge.n	8018efe <__ieee754_rem_pio2f+0x66>
 8018fb0:	eeb1 7a47 	vneg.f32	s14, s14
 8018fb4:	eeb1 0a40 	vneg.f32	s0, s0
 8018fb8:	ed84 7a00 	vstr	s14, [r4]
 8018fbc:	ed84 0a01 	vstr	s0, [r4, #4]
 8018fc0:	4240      	negs	r0, r0
 8018fc2:	e79c      	b.n	8018efe <__ieee754_rem_pio2f+0x66>
 8018fc4:	eddf 5a42 	vldr	s11, [pc, #264]	@ 80190d0 <__ieee754_rem_pio2f+0x238>
 8018fc8:	eef0 6a40 	vmov.f32	s13, s0
 8018fcc:	eee6 6a25 	vfma.f32	s13, s12, s11
 8018fd0:	ee70 7a66 	vsub.f32	s15, s0, s13
 8018fd4:	eee6 7a25 	vfma.f32	s15, s12, s11
 8018fd8:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 80190d8 <__ieee754_rem_pio2f+0x240>
 8018fdc:	eed7 7a25 	vfnms.f32	s15, s14, s11
 8018fe0:	ee76 5ae7 	vsub.f32	s11, s13, s15
 8018fe4:	ee15 2a90 	vmov	r2, s11
 8018fe8:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 8018fec:	1a5b      	subs	r3, r3, r1
 8018fee:	2b19      	cmp	r3, #25
 8018ff0:	dc04      	bgt.n	8018ffc <__ieee754_rem_pio2f+0x164>
 8018ff2:	edc4 5a00 	vstr	s11, [r4]
 8018ff6:	eeb0 0a66 	vmov.f32	s0, s13
 8018ffa:	e7cf      	b.n	8018f9c <__ieee754_rem_pio2f+0x104>
 8018ffc:	eddf 5a3a 	vldr	s11, [pc, #232]	@ 80190e8 <__ieee754_rem_pio2f+0x250>
 8019000:	eeb0 0a66 	vmov.f32	s0, s13
 8019004:	eea6 0a25 	vfma.f32	s0, s12, s11
 8019008:	ee76 7ac0 	vsub.f32	s15, s13, s0
 801900c:	eddf 6a37 	vldr	s13, [pc, #220]	@ 80190ec <__ieee754_rem_pio2f+0x254>
 8019010:	eee6 7a25 	vfma.f32	s15, s12, s11
 8019014:	eed7 7a26 	vfnms.f32	s15, s14, s13
 8019018:	ee30 7a67 	vsub.f32	s14, s0, s15
 801901c:	ed84 7a00 	vstr	s14, [r4]
 8019020:	e7bc      	b.n	8018f9c <__ieee754_rem_pio2f+0x104>
 8019022:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 8019026:	d306      	bcc.n	8019036 <__ieee754_rem_pio2f+0x19e>
 8019028:	ee70 7a40 	vsub.f32	s15, s0, s0
 801902c:	edc0 7a01 	vstr	s15, [r0, #4]
 8019030:	edc0 7a00 	vstr	s15, [r0]
 8019034:	e73e      	b.n	8018eb4 <__ieee754_rem_pio2f+0x1c>
 8019036:	15ea      	asrs	r2, r5, #23
 8019038:	3a86      	subs	r2, #134	@ 0x86
 801903a:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 801903e:	ee07 3a90 	vmov	s15, r3
 8019042:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8019046:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 80190f0 <__ieee754_rem_pio2f+0x258>
 801904a:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 801904e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8019052:	ed8d 7a03 	vstr	s14, [sp, #12]
 8019056:	ee67 7aa6 	vmul.f32	s15, s15, s13
 801905a:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 801905e:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8019062:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8019066:	ed8d 7a04 	vstr	s14, [sp, #16]
 801906a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 801906e:	eef5 7a40 	vcmp.f32	s15, #0.0
 8019072:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019076:	edcd 7a05 	vstr	s15, [sp, #20]
 801907a:	d11e      	bne.n	80190ba <__ieee754_rem_pio2f+0x222>
 801907c:	eeb5 7a40 	vcmp.f32	s14, #0.0
 8019080:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019084:	bf0c      	ite	eq
 8019086:	2301      	moveq	r3, #1
 8019088:	2302      	movne	r3, #2
 801908a:	491a      	ldr	r1, [pc, #104]	@ (80190f4 <__ieee754_rem_pio2f+0x25c>)
 801908c:	9101      	str	r1, [sp, #4]
 801908e:	2102      	movs	r1, #2
 8019090:	9100      	str	r1, [sp, #0]
 8019092:	a803      	add	r0, sp, #12
 8019094:	4621      	mov	r1, r4
 8019096:	f000 f837 	bl	8019108 <__kernel_rem_pio2f>
 801909a:	2e00      	cmp	r6, #0
 801909c:	f6bf af2f 	bge.w	8018efe <__ieee754_rem_pio2f+0x66>
 80190a0:	edd4 7a00 	vldr	s15, [r4]
 80190a4:	eef1 7a67 	vneg.f32	s15, s15
 80190a8:	edc4 7a00 	vstr	s15, [r4]
 80190ac:	edd4 7a01 	vldr	s15, [r4, #4]
 80190b0:	eef1 7a67 	vneg.f32	s15, s15
 80190b4:	edc4 7a01 	vstr	s15, [r4, #4]
 80190b8:	e782      	b.n	8018fc0 <__ieee754_rem_pio2f+0x128>
 80190ba:	2303      	movs	r3, #3
 80190bc:	e7e5      	b.n	801908a <__ieee754_rem_pio2f+0x1f2>
 80190be:	bf00      	nop
 80190c0:	3f490fd8 	.word	0x3f490fd8
 80190c4:	4016cbe3 	.word	0x4016cbe3
 80190c8:	3fc90f80 	.word	0x3fc90f80
 80190cc:	3fc90fd0 	.word	0x3fc90fd0
 80190d0:	37354400 	.word	0x37354400
 80190d4:	37354443 	.word	0x37354443
 80190d8:	2e85a308 	.word	0x2e85a308
 80190dc:	43490f80 	.word	0x43490f80
 80190e0:	3f22f984 	.word	0x3f22f984
 80190e4:	0801ec54 	.word	0x0801ec54
 80190e8:	2e85a300 	.word	0x2e85a300
 80190ec:	248d3132 	.word	0x248d3132
 80190f0:	43800000 	.word	0x43800000
 80190f4:	0801ecd4 	.word	0x0801ecd4

080190f8 <fabsf>:
 80190f8:	ee10 3a10 	vmov	r3, s0
 80190fc:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8019100:	ee00 3a10 	vmov	s0, r3
 8019104:	4770      	bx	lr
	...

08019108 <__kernel_rem_pio2f>:
 8019108:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801910c:	ed2d 8b04 	vpush	{d8-d9}
 8019110:	b0d9      	sub	sp, #356	@ 0x164
 8019112:	4690      	mov	r8, r2
 8019114:	9001      	str	r0, [sp, #4]
 8019116:	4ab9      	ldr	r2, [pc, #740]	@ (80193fc <__kernel_rem_pio2f+0x2f4>)
 8019118:	9866      	ldr	r0, [sp, #408]	@ 0x198
 801911a:	f118 0f04 	cmn.w	r8, #4
 801911e:	f852 a020 	ldr.w	sl, [r2, r0, lsl #2]
 8019122:	460f      	mov	r7, r1
 8019124:	f103 3bff 	add.w	fp, r3, #4294967295
 8019128:	db27      	blt.n	801917a <__kernel_rem_pio2f+0x72>
 801912a:	f1b8 0203 	subs.w	r2, r8, #3
 801912e:	bf48      	it	mi
 8019130:	f108 0204 	addmi.w	r2, r8, #4
 8019134:	10d2      	asrs	r2, r2, #3
 8019136:	1c55      	adds	r5, r2, #1
 8019138:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 801913a:	ed9f 7ab4 	vldr	s14, [pc, #720]	@ 801940c <__kernel_rem_pio2f+0x304>
 801913e:	00e8      	lsls	r0, r5, #3
 8019140:	eba2 060b 	sub.w	r6, r2, fp
 8019144:	9002      	str	r0, [sp, #8]
 8019146:	eba8 05c5 	sub.w	r5, r8, r5, lsl #3
 801914a:	eb0a 0c0b 	add.w	ip, sl, fp
 801914e:	ac1c      	add	r4, sp, #112	@ 0x70
 8019150:	eb01 0e86 	add.w	lr, r1, r6, lsl #2
 8019154:	2000      	movs	r0, #0
 8019156:	4560      	cmp	r0, ip
 8019158:	dd11      	ble.n	801917e <__kernel_rem_pio2f+0x76>
 801915a:	a91c      	add	r1, sp, #112	@ 0x70
 801915c:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 8019160:	f50d 7988 	add.w	r9, sp, #272	@ 0x110
 8019164:	f04f 0c00 	mov.w	ip, #0
 8019168:	45d4      	cmp	ip, sl
 801916a:	dc27      	bgt.n	80191bc <__kernel_rem_pio2f+0xb4>
 801916c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8019170:	eddf 7aa6 	vldr	s15, [pc, #664]	@ 801940c <__kernel_rem_pio2f+0x304>
 8019174:	4606      	mov	r6, r0
 8019176:	2400      	movs	r4, #0
 8019178:	e016      	b.n	80191a8 <__kernel_rem_pio2f+0xa0>
 801917a:	2200      	movs	r2, #0
 801917c:	e7db      	b.n	8019136 <__kernel_rem_pio2f+0x2e>
 801917e:	42c6      	cmn	r6, r0
 8019180:	bf5d      	ittte	pl
 8019182:	f85e 1020 	ldrpl.w	r1, [lr, r0, lsl #2]
 8019186:	ee07 1a90 	vmovpl	s15, r1
 801918a:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 801918e:	eef0 7a47 	vmovmi.f32	s15, s14
 8019192:	ece4 7a01 	vstmia	r4!, {s15}
 8019196:	3001      	adds	r0, #1
 8019198:	e7dd      	b.n	8019156 <__kernel_rem_pio2f+0x4e>
 801919a:	ecfe 6a01 	vldmia	lr!, {s13}
 801919e:	ed96 7a00 	vldr	s14, [r6]
 80191a2:	eee6 7a87 	vfma.f32	s15, s13, s14
 80191a6:	3401      	adds	r4, #1
 80191a8:	455c      	cmp	r4, fp
 80191aa:	f1a6 0604 	sub.w	r6, r6, #4
 80191ae:	ddf4      	ble.n	801919a <__kernel_rem_pio2f+0x92>
 80191b0:	ece9 7a01 	vstmia	r9!, {s15}
 80191b4:	f10c 0c01 	add.w	ip, ip, #1
 80191b8:	3004      	adds	r0, #4
 80191ba:	e7d5      	b.n	8019168 <__kernel_rem_pio2f+0x60>
 80191bc:	a908      	add	r1, sp, #32
 80191be:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80191c2:	9104      	str	r1, [sp, #16]
 80191c4:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 80191c6:	eddf 8a90 	vldr	s17, [pc, #576]	@ 8019408 <__kernel_rem_pio2f+0x300>
 80191ca:	ed9f 9a8e 	vldr	s18, [pc, #568]	@ 8019404 <__kernel_rem_pio2f+0x2fc>
 80191ce:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 80191d2:	9203      	str	r2, [sp, #12]
 80191d4:	4654      	mov	r4, sl
 80191d6:	00a2      	lsls	r2, r4, #2
 80191d8:	9205      	str	r2, [sp, #20]
 80191da:	aa58      	add	r2, sp, #352	@ 0x160
 80191dc:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 80191e0:	ed12 0a14 	vldr	s0, [r2, #-80]	@ 0xffffffb0
 80191e4:	a944      	add	r1, sp, #272	@ 0x110
 80191e6:	aa08      	add	r2, sp, #32
 80191e8:	eb01 0084 	add.w	r0, r1, r4, lsl #2
 80191ec:	4694      	mov	ip, r2
 80191ee:	4626      	mov	r6, r4
 80191f0:	2e00      	cmp	r6, #0
 80191f2:	f1a0 0004 	sub.w	r0, r0, #4
 80191f6:	dc4c      	bgt.n	8019292 <__kernel_rem_pio2f+0x18a>
 80191f8:	4628      	mov	r0, r5
 80191fa:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80191fe:	f000 f9f5 	bl	80195ec <scalbnf>
 8019202:	eeb0 8a40 	vmov.f32	s16, s0
 8019206:	eeb4 0a00 	vmov.f32	s0, #64	@ 0x3e000000  0.125
 801920a:	ee28 0a00 	vmul.f32	s0, s16, s0
 801920e:	f000 fa53 	bl	80196b8 <floorf>
 8019212:	eef2 7a00 	vmov.f32	s15, #32	@ 0x41000000  8.0
 8019216:	eea0 8a67 	vfms.f32	s16, s0, s15
 801921a:	2d00      	cmp	r5, #0
 801921c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8019220:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 8019224:	ee17 9a90 	vmov	r9, s15
 8019228:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801922c:	ee38 8a67 	vsub.f32	s16, s16, s15
 8019230:	dd41      	ble.n	80192b6 <__kernel_rem_pio2f+0x1ae>
 8019232:	f104 3cff 	add.w	ip, r4, #4294967295
 8019236:	a908      	add	r1, sp, #32
 8019238:	f1c5 0e08 	rsb	lr, r5, #8
 801923c:	f851 602c 	ldr.w	r6, [r1, ip, lsl #2]
 8019240:	fa46 f00e 	asr.w	r0, r6, lr
 8019244:	4481      	add	r9, r0
 8019246:	fa00 f00e 	lsl.w	r0, r0, lr
 801924a:	1a36      	subs	r6, r6, r0
 801924c:	f1c5 0007 	rsb	r0, r5, #7
 8019250:	f841 602c 	str.w	r6, [r1, ip, lsl #2]
 8019254:	4106      	asrs	r6, r0
 8019256:	2e00      	cmp	r6, #0
 8019258:	dd3c      	ble.n	80192d4 <__kernel_rem_pio2f+0x1cc>
 801925a:	f04f 0e00 	mov.w	lr, #0
 801925e:	f109 0901 	add.w	r9, r9, #1
 8019262:	4670      	mov	r0, lr
 8019264:	4574      	cmp	r4, lr
 8019266:	dc68      	bgt.n	801933a <__kernel_rem_pio2f+0x232>
 8019268:	2d00      	cmp	r5, #0
 801926a:	dd03      	ble.n	8019274 <__kernel_rem_pio2f+0x16c>
 801926c:	2d01      	cmp	r5, #1
 801926e:	d074      	beq.n	801935a <__kernel_rem_pio2f+0x252>
 8019270:	2d02      	cmp	r5, #2
 8019272:	d07d      	beq.n	8019370 <__kernel_rem_pio2f+0x268>
 8019274:	2e02      	cmp	r6, #2
 8019276:	d12d      	bne.n	80192d4 <__kernel_rem_pio2f+0x1cc>
 8019278:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 801927c:	ee30 8a48 	vsub.f32	s16, s0, s16
 8019280:	b340      	cbz	r0, 80192d4 <__kernel_rem_pio2f+0x1cc>
 8019282:	4628      	mov	r0, r5
 8019284:	9306      	str	r3, [sp, #24]
 8019286:	f000 f9b1 	bl	80195ec <scalbnf>
 801928a:	9b06      	ldr	r3, [sp, #24]
 801928c:	ee38 8a40 	vsub.f32	s16, s16, s0
 8019290:	e020      	b.n	80192d4 <__kernel_rem_pio2f+0x1cc>
 8019292:	ee60 7a28 	vmul.f32	s15, s0, s17
 8019296:	3e01      	subs	r6, #1
 8019298:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801929c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80192a0:	eea7 0ac9 	vfms.f32	s0, s15, s18
 80192a4:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 80192a8:	ecac 0a01 	vstmia	ip!, {s0}
 80192ac:	ed90 0a00 	vldr	s0, [r0]
 80192b0:	ee37 0a80 	vadd.f32	s0, s15, s0
 80192b4:	e79c      	b.n	80191f0 <__kernel_rem_pio2f+0xe8>
 80192b6:	d105      	bne.n	80192c4 <__kernel_rem_pio2f+0x1bc>
 80192b8:	1e60      	subs	r0, r4, #1
 80192ba:	a908      	add	r1, sp, #32
 80192bc:	f851 6020 	ldr.w	r6, [r1, r0, lsl #2]
 80192c0:	11f6      	asrs	r6, r6, #7
 80192c2:	e7c8      	b.n	8019256 <__kernel_rem_pio2f+0x14e>
 80192c4:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 80192c8:	eeb4 8ae7 	vcmpe.f32	s16, s15
 80192cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80192d0:	da31      	bge.n	8019336 <__kernel_rem_pio2f+0x22e>
 80192d2:	2600      	movs	r6, #0
 80192d4:	eeb5 8a40 	vcmp.f32	s16, #0.0
 80192d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80192dc:	f040 8098 	bne.w	8019410 <__kernel_rem_pio2f+0x308>
 80192e0:	1e60      	subs	r0, r4, #1
 80192e2:	2200      	movs	r2, #0
 80192e4:	4550      	cmp	r0, sl
 80192e6:	da4b      	bge.n	8019380 <__kernel_rem_pio2f+0x278>
 80192e8:	2a00      	cmp	r2, #0
 80192ea:	d065      	beq.n	80193b8 <__kernel_rem_pio2f+0x2b0>
 80192ec:	3c01      	subs	r4, #1
 80192ee:	ab08      	add	r3, sp, #32
 80192f0:	3d08      	subs	r5, #8
 80192f2:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 80192f6:	2b00      	cmp	r3, #0
 80192f8:	d0f8      	beq.n	80192ec <__kernel_rem_pio2f+0x1e4>
 80192fa:	4628      	mov	r0, r5
 80192fc:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8019300:	f000 f974 	bl	80195ec <scalbnf>
 8019304:	1c63      	adds	r3, r4, #1
 8019306:	aa44      	add	r2, sp, #272	@ 0x110
 8019308:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 8019408 <__kernel_rem_pio2f+0x300>
 801930c:	0099      	lsls	r1, r3, #2
 801930e:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8019312:	4623      	mov	r3, r4
 8019314:	2b00      	cmp	r3, #0
 8019316:	f280 80a9 	bge.w	801946c <__kernel_rem_pio2f+0x364>
 801931a:	4623      	mov	r3, r4
 801931c:	2b00      	cmp	r3, #0
 801931e:	f2c0 80c7 	blt.w	80194b0 <__kernel_rem_pio2f+0x3a8>
 8019322:	aa44      	add	r2, sp, #272	@ 0x110
 8019324:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 8019328:	f8df c0d4 	ldr.w	ip, [pc, #212]	@ 8019400 <__kernel_rem_pio2f+0x2f8>
 801932c:	eddf 7a37 	vldr	s15, [pc, #220]	@ 801940c <__kernel_rem_pio2f+0x304>
 8019330:	2000      	movs	r0, #0
 8019332:	1ae2      	subs	r2, r4, r3
 8019334:	e0b1      	b.n	801949a <__kernel_rem_pio2f+0x392>
 8019336:	2602      	movs	r6, #2
 8019338:	e78f      	b.n	801925a <__kernel_rem_pio2f+0x152>
 801933a:	f852 1b04 	ldr.w	r1, [r2], #4
 801933e:	b948      	cbnz	r0, 8019354 <__kernel_rem_pio2f+0x24c>
 8019340:	b121      	cbz	r1, 801934c <__kernel_rem_pio2f+0x244>
 8019342:	f5c1 7180 	rsb	r1, r1, #256	@ 0x100
 8019346:	f842 1c04 	str.w	r1, [r2, #-4]
 801934a:	2101      	movs	r1, #1
 801934c:	f10e 0e01 	add.w	lr, lr, #1
 8019350:	4608      	mov	r0, r1
 8019352:	e787      	b.n	8019264 <__kernel_rem_pio2f+0x15c>
 8019354:	f1c1 01ff 	rsb	r1, r1, #255	@ 0xff
 8019358:	e7f5      	b.n	8019346 <__kernel_rem_pio2f+0x23e>
 801935a:	f104 3cff 	add.w	ip, r4, #4294967295
 801935e:	aa08      	add	r2, sp, #32
 8019360:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 8019364:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8019368:	a908      	add	r1, sp, #32
 801936a:	f841 202c 	str.w	r2, [r1, ip, lsl #2]
 801936e:	e781      	b.n	8019274 <__kernel_rem_pio2f+0x16c>
 8019370:	f104 3cff 	add.w	ip, r4, #4294967295
 8019374:	aa08      	add	r2, sp, #32
 8019376:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 801937a:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 801937e:	e7f3      	b.n	8019368 <__kernel_rem_pio2f+0x260>
 8019380:	a908      	add	r1, sp, #32
 8019382:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 8019386:	3801      	subs	r0, #1
 8019388:	430a      	orrs	r2, r1
 801938a:	e7ab      	b.n	80192e4 <__kernel_rem_pio2f+0x1dc>
 801938c:	3201      	adds	r2, #1
 801938e:	f850 6d04 	ldr.w	r6, [r0, #-4]!
 8019392:	2e00      	cmp	r6, #0
 8019394:	d0fa      	beq.n	801938c <__kernel_rem_pio2f+0x284>
 8019396:	9905      	ldr	r1, [sp, #20]
 8019398:	f501 71b0 	add.w	r1, r1, #352	@ 0x160
 801939c:	eb0d 0001 	add.w	r0, sp, r1
 80193a0:	18e6      	adds	r6, r4, r3
 80193a2:	a91c      	add	r1, sp, #112	@ 0x70
 80193a4:	f104 0c01 	add.w	ip, r4, #1
 80193a8:	384c      	subs	r0, #76	@ 0x4c
 80193aa:	eb01 0686 	add.w	r6, r1, r6, lsl #2
 80193ae:	4422      	add	r2, r4
 80193b0:	4562      	cmp	r2, ip
 80193b2:	da04      	bge.n	80193be <__kernel_rem_pio2f+0x2b6>
 80193b4:	4614      	mov	r4, r2
 80193b6:	e70e      	b.n	80191d6 <__kernel_rem_pio2f+0xce>
 80193b8:	9804      	ldr	r0, [sp, #16]
 80193ba:	2201      	movs	r2, #1
 80193bc:	e7e7      	b.n	801938e <__kernel_rem_pio2f+0x286>
 80193be:	9903      	ldr	r1, [sp, #12]
 80193c0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80193c4:	f851 102c 	ldr.w	r1, [r1, ip, lsl #2]
 80193c8:	9105      	str	r1, [sp, #20]
 80193ca:	ee07 1a90 	vmov	s15, r1
 80193ce:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80193d2:	2400      	movs	r4, #0
 80193d4:	ece6 7a01 	vstmia	r6!, {s15}
 80193d8:	eddf 7a0c 	vldr	s15, [pc, #48]	@ 801940c <__kernel_rem_pio2f+0x304>
 80193dc:	46b1      	mov	r9, r6
 80193de:	455c      	cmp	r4, fp
 80193e0:	dd04      	ble.n	80193ec <__kernel_rem_pio2f+0x2e4>
 80193e2:	ece0 7a01 	vstmia	r0!, {s15}
 80193e6:	f10c 0c01 	add.w	ip, ip, #1
 80193ea:	e7e1      	b.n	80193b0 <__kernel_rem_pio2f+0x2a8>
 80193ec:	ecfe 6a01 	vldmia	lr!, {s13}
 80193f0:	ed39 7a01 	vldmdb	r9!, {s14}
 80193f4:	3401      	adds	r4, #1
 80193f6:	eee6 7a87 	vfma.f32	s15, s13, s14
 80193fa:	e7f0      	b.n	80193de <__kernel_rem_pio2f+0x2d6>
 80193fc:	0801f018 	.word	0x0801f018
 8019400:	0801efec 	.word	0x0801efec
 8019404:	43800000 	.word	0x43800000
 8019408:	3b800000 	.word	0x3b800000
 801940c:	00000000 	.word	0x00000000
 8019410:	9b02      	ldr	r3, [sp, #8]
 8019412:	eeb0 0a48 	vmov.f32	s0, s16
 8019416:	eba3 0008 	sub.w	r0, r3, r8
 801941a:	f000 f8e7 	bl	80195ec <scalbnf>
 801941e:	ed1f 7a07 	vldr	s14, [pc, #-28]	@ 8019404 <__kernel_rem_pio2f+0x2fc>
 8019422:	eeb4 0ac7 	vcmpe.f32	s0, s14
 8019426:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801942a:	db19      	blt.n	8019460 <__kernel_rem_pio2f+0x358>
 801942c:	ed5f 7a0a 	vldr	s15, [pc, #-40]	@ 8019408 <__kernel_rem_pio2f+0x300>
 8019430:	ee60 7a27 	vmul.f32	s15, s0, s15
 8019434:	aa08      	add	r2, sp, #32
 8019436:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801943a:	3508      	adds	r5, #8
 801943c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8019440:	eea7 0ac7 	vfms.f32	s0, s15, s14
 8019444:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8019448:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 801944c:	ee10 3a10 	vmov	r3, s0
 8019450:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 8019454:	ee17 3a90 	vmov	r3, s15
 8019458:	3401      	adds	r4, #1
 801945a:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 801945e:	e74c      	b.n	80192fa <__kernel_rem_pio2f+0x1f2>
 8019460:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8019464:	aa08      	add	r2, sp, #32
 8019466:	ee10 3a10 	vmov	r3, s0
 801946a:	e7f6      	b.n	801945a <__kernel_rem_pio2f+0x352>
 801946c:	a808      	add	r0, sp, #32
 801946e:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 8019472:	9001      	str	r0, [sp, #4]
 8019474:	ee07 0a90 	vmov	s15, r0
 8019478:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801947c:	3b01      	subs	r3, #1
 801947e:	ee67 7a80 	vmul.f32	s15, s15, s0
 8019482:	ee20 0a07 	vmul.f32	s0, s0, s14
 8019486:	ed62 7a01 	vstmdb	r2!, {s15}
 801948a:	e743      	b.n	8019314 <__kernel_rem_pio2f+0x20c>
 801948c:	ecfc 6a01 	vldmia	ip!, {s13}
 8019490:	ecb5 7a01 	vldmia	r5!, {s14}
 8019494:	eee6 7a87 	vfma.f32	s15, s13, s14
 8019498:	3001      	adds	r0, #1
 801949a:	4550      	cmp	r0, sl
 801949c:	dc01      	bgt.n	80194a2 <__kernel_rem_pio2f+0x39a>
 801949e:	4282      	cmp	r2, r0
 80194a0:	daf4      	bge.n	801948c <__kernel_rem_pio2f+0x384>
 80194a2:	a858      	add	r0, sp, #352	@ 0x160
 80194a4:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 80194a8:	ed42 7a28 	vstr	s15, [r2, #-160]	@ 0xffffff60
 80194ac:	3b01      	subs	r3, #1
 80194ae:	e735      	b.n	801931c <__kernel_rem_pio2f+0x214>
 80194b0:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 80194b2:	2b02      	cmp	r3, #2
 80194b4:	dc09      	bgt.n	80194ca <__kernel_rem_pio2f+0x3c2>
 80194b6:	2b00      	cmp	r3, #0
 80194b8:	dc2b      	bgt.n	8019512 <__kernel_rem_pio2f+0x40a>
 80194ba:	d044      	beq.n	8019546 <__kernel_rem_pio2f+0x43e>
 80194bc:	f009 0007 	and.w	r0, r9, #7
 80194c0:	b059      	add	sp, #356	@ 0x164
 80194c2:	ecbd 8b04 	vpop	{d8-d9}
 80194c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80194ca:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 80194cc:	2b03      	cmp	r3, #3
 80194ce:	d1f5      	bne.n	80194bc <__kernel_rem_pio2f+0x3b4>
 80194d0:	aa30      	add	r2, sp, #192	@ 0xc0
 80194d2:	1f0b      	subs	r3, r1, #4
 80194d4:	4413      	add	r3, r2
 80194d6:	461a      	mov	r2, r3
 80194d8:	4620      	mov	r0, r4
 80194da:	2800      	cmp	r0, #0
 80194dc:	f1a2 0204 	sub.w	r2, r2, #4
 80194e0:	dc52      	bgt.n	8019588 <__kernel_rem_pio2f+0x480>
 80194e2:	4622      	mov	r2, r4
 80194e4:	2a01      	cmp	r2, #1
 80194e6:	f1a3 0304 	sub.w	r3, r3, #4
 80194ea:	dc5d      	bgt.n	80195a8 <__kernel_rem_pio2f+0x4a0>
 80194ec:	ab30      	add	r3, sp, #192	@ 0xc0
 80194ee:	ed5f 7a39 	vldr	s15, [pc, #-228]	@ 801940c <__kernel_rem_pio2f+0x304>
 80194f2:	440b      	add	r3, r1
 80194f4:	2c01      	cmp	r4, #1
 80194f6:	dc67      	bgt.n	80195c8 <__kernel_rem_pio2f+0x4c0>
 80194f8:	eddd 6a30 	vldr	s13, [sp, #192]	@ 0xc0
 80194fc:	ed9d 7a31 	vldr	s14, [sp, #196]	@ 0xc4
 8019500:	2e00      	cmp	r6, #0
 8019502:	d167      	bne.n	80195d4 <__kernel_rem_pio2f+0x4cc>
 8019504:	edc7 6a00 	vstr	s13, [r7]
 8019508:	ed87 7a01 	vstr	s14, [r7, #4]
 801950c:	edc7 7a02 	vstr	s15, [r7, #8]
 8019510:	e7d4      	b.n	80194bc <__kernel_rem_pio2f+0x3b4>
 8019512:	ab30      	add	r3, sp, #192	@ 0xc0
 8019514:	ed1f 7a43 	vldr	s14, [pc, #-268]	@ 801940c <__kernel_rem_pio2f+0x304>
 8019518:	440b      	add	r3, r1
 801951a:	4622      	mov	r2, r4
 801951c:	2a00      	cmp	r2, #0
 801951e:	da24      	bge.n	801956a <__kernel_rem_pio2f+0x462>
 8019520:	b34e      	cbz	r6, 8019576 <__kernel_rem_pio2f+0x46e>
 8019522:	eef1 7a47 	vneg.f32	s15, s14
 8019526:	edc7 7a00 	vstr	s15, [r7]
 801952a:	eddd 7a30 	vldr	s15, [sp, #192]	@ 0xc0
 801952e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8019532:	aa31      	add	r2, sp, #196	@ 0xc4
 8019534:	2301      	movs	r3, #1
 8019536:	429c      	cmp	r4, r3
 8019538:	da20      	bge.n	801957c <__kernel_rem_pio2f+0x474>
 801953a:	b10e      	cbz	r6, 8019540 <__kernel_rem_pio2f+0x438>
 801953c:	eef1 7a67 	vneg.f32	s15, s15
 8019540:	edc7 7a01 	vstr	s15, [r7, #4]
 8019544:	e7ba      	b.n	80194bc <__kernel_rem_pio2f+0x3b4>
 8019546:	ab30      	add	r3, sp, #192	@ 0xc0
 8019548:	ed5f 7a50 	vldr	s15, [pc, #-320]	@ 801940c <__kernel_rem_pio2f+0x304>
 801954c:	440b      	add	r3, r1
 801954e:	2c00      	cmp	r4, #0
 8019550:	da05      	bge.n	801955e <__kernel_rem_pio2f+0x456>
 8019552:	b10e      	cbz	r6, 8019558 <__kernel_rem_pio2f+0x450>
 8019554:	eef1 7a67 	vneg.f32	s15, s15
 8019558:	edc7 7a00 	vstr	s15, [r7]
 801955c:	e7ae      	b.n	80194bc <__kernel_rem_pio2f+0x3b4>
 801955e:	ed33 7a01 	vldmdb	r3!, {s14}
 8019562:	3c01      	subs	r4, #1
 8019564:	ee77 7a87 	vadd.f32	s15, s15, s14
 8019568:	e7f1      	b.n	801954e <__kernel_rem_pio2f+0x446>
 801956a:	ed73 7a01 	vldmdb	r3!, {s15}
 801956e:	3a01      	subs	r2, #1
 8019570:	ee37 7a27 	vadd.f32	s14, s14, s15
 8019574:	e7d2      	b.n	801951c <__kernel_rem_pio2f+0x414>
 8019576:	eef0 7a47 	vmov.f32	s15, s14
 801957a:	e7d4      	b.n	8019526 <__kernel_rem_pio2f+0x41e>
 801957c:	ecb2 7a01 	vldmia	r2!, {s14}
 8019580:	3301      	adds	r3, #1
 8019582:	ee77 7a87 	vadd.f32	s15, s15, s14
 8019586:	e7d6      	b.n	8019536 <__kernel_rem_pio2f+0x42e>
 8019588:	edd2 7a00 	vldr	s15, [r2]
 801958c:	edd2 6a01 	vldr	s13, [r2, #4]
 8019590:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8019594:	3801      	subs	r0, #1
 8019596:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801959a:	ed82 7a00 	vstr	s14, [r2]
 801959e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80195a2:	edc2 7a01 	vstr	s15, [r2, #4]
 80195a6:	e798      	b.n	80194da <__kernel_rem_pio2f+0x3d2>
 80195a8:	edd3 7a00 	vldr	s15, [r3]
 80195ac:	edd3 6a01 	vldr	s13, [r3, #4]
 80195b0:	ee37 7aa6 	vadd.f32	s14, s15, s13
 80195b4:	3a01      	subs	r2, #1
 80195b6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80195ba:	ed83 7a00 	vstr	s14, [r3]
 80195be:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80195c2:	edc3 7a01 	vstr	s15, [r3, #4]
 80195c6:	e78d      	b.n	80194e4 <__kernel_rem_pio2f+0x3dc>
 80195c8:	ed33 7a01 	vldmdb	r3!, {s14}
 80195cc:	3c01      	subs	r4, #1
 80195ce:	ee77 7a87 	vadd.f32	s15, s15, s14
 80195d2:	e78f      	b.n	80194f4 <__kernel_rem_pio2f+0x3ec>
 80195d4:	eef1 6a66 	vneg.f32	s13, s13
 80195d8:	eeb1 7a47 	vneg.f32	s14, s14
 80195dc:	edc7 6a00 	vstr	s13, [r7]
 80195e0:	ed87 7a01 	vstr	s14, [r7, #4]
 80195e4:	eef1 7a67 	vneg.f32	s15, s15
 80195e8:	e790      	b.n	801950c <__kernel_rem_pio2f+0x404>
 80195ea:	bf00      	nop

080195ec <scalbnf>:
 80195ec:	ee10 3a10 	vmov	r3, s0
 80195f0:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 80195f4:	d02b      	beq.n	801964e <scalbnf+0x62>
 80195f6:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 80195fa:	d302      	bcc.n	8019602 <scalbnf+0x16>
 80195fc:	ee30 0a00 	vadd.f32	s0, s0, s0
 8019600:	4770      	bx	lr
 8019602:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 8019606:	d123      	bne.n	8019650 <scalbnf+0x64>
 8019608:	4b24      	ldr	r3, [pc, #144]	@ (801969c <scalbnf+0xb0>)
 801960a:	eddf 7a25 	vldr	s15, [pc, #148]	@ 80196a0 <scalbnf+0xb4>
 801960e:	4298      	cmp	r0, r3
 8019610:	ee20 0a27 	vmul.f32	s0, s0, s15
 8019614:	db17      	blt.n	8019646 <scalbnf+0x5a>
 8019616:	ee10 3a10 	vmov	r3, s0
 801961a:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 801961e:	3a19      	subs	r2, #25
 8019620:	f24c 3150 	movw	r1, #50000	@ 0xc350
 8019624:	4288      	cmp	r0, r1
 8019626:	dd15      	ble.n	8019654 <scalbnf+0x68>
 8019628:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 80196a4 <scalbnf+0xb8>
 801962c:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 80196a8 <scalbnf+0xbc>
 8019630:	ee10 3a10 	vmov	r3, s0
 8019634:	eeb0 7a67 	vmov.f32	s14, s15
 8019638:	2b00      	cmp	r3, #0
 801963a:	bfb8      	it	lt
 801963c:	eef0 7a66 	vmovlt.f32	s15, s13
 8019640:	ee27 0a87 	vmul.f32	s0, s15, s14
 8019644:	4770      	bx	lr
 8019646:	eddf 7a19 	vldr	s15, [pc, #100]	@ 80196ac <scalbnf+0xc0>
 801964a:	ee27 0a80 	vmul.f32	s0, s15, s0
 801964e:	4770      	bx	lr
 8019650:	0dd2      	lsrs	r2, r2, #23
 8019652:	e7e5      	b.n	8019620 <scalbnf+0x34>
 8019654:	4410      	add	r0, r2
 8019656:	28fe      	cmp	r0, #254	@ 0xfe
 8019658:	dce6      	bgt.n	8019628 <scalbnf+0x3c>
 801965a:	2800      	cmp	r0, #0
 801965c:	dd06      	ble.n	801966c <scalbnf+0x80>
 801965e:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8019662:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 8019666:	ee00 3a10 	vmov	s0, r3
 801966a:	4770      	bx	lr
 801966c:	f110 0f16 	cmn.w	r0, #22
 8019670:	da09      	bge.n	8019686 <scalbnf+0x9a>
 8019672:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 80196ac <scalbnf+0xc0>
 8019676:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 80196b0 <scalbnf+0xc4>
 801967a:	ee10 3a10 	vmov	r3, s0
 801967e:	eeb0 7a67 	vmov.f32	s14, s15
 8019682:	2b00      	cmp	r3, #0
 8019684:	e7d9      	b.n	801963a <scalbnf+0x4e>
 8019686:	3019      	adds	r0, #25
 8019688:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 801968c:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 8019690:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 80196b4 <scalbnf+0xc8>
 8019694:	ee07 3a90 	vmov	s15, r3
 8019698:	e7d7      	b.n	801964a <scalbnf+0x5e>
 801969a:	bf00      	nop
 801969c:	ffff3cb0 	.word	0xffff3cb0
 80196a0:	4c000000 	.word	0x4c000000
 80196a4:	7149f2ca 	.word	0x7149f2ca
 80196a8:	f149f2ca 	.word	0xf149f2ca
 80196ac:	0da24260 	.word	0x0da24260
 80196b0:	8da24260 	.word	0x8da24260
 80196b4:	33000000 	.word	0x33000000

080196b8 <floorf>:
 80196b8:	ee10 3a10 	vmov	r3, s0
 80196bc:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 80196c0:	3a7f      	subs	r2, #127	@ 0x7f
 80196c2:	2a16      	cmp	r2, #22
 80196c4:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80196c8:	dc2b      	bgt.n	8019722 <floorf+0x6a>
 80196ca:	2a00      	cmp	r2, #0
 80196cc:	da12      	bge.n	80196f4 <floorf+0x3c>
 80196ce:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8019734 <floorf+0x7c>
 80196d2:	ee30 0a27 	vadd.f32	s0, s0, s15
 80196d6:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 80196da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80196de:	dd06      	ble.n	80196ee <floorf+0x36>
 80196e0:	2b00      	cmp	r3, #0
 80196e2:	da24      	bge.n	801972e <floorf+0x76>
 80196e4:	2900      	cmp	r1, #0
 80196e6:	4b14      	ldr	r3, [pc, #80]	@ (8019738 <floorf+0x80>)
 80196e8:	bf08      	it	eq
 80196ea:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 80196ee:	ee00 3a10 	vmov	s0, r3
 80196f2:	4770      	bx	lr
 80196f4:	4911      	ldr	r1, [pc, #68]	@ (801973c <floorf+0x84>)
 80196f6:	4111      	asrs	r1, r2
 80196f8:	420b      	tst	r3, r1
 80196fa:	d0fa      	beq.n	80196f2 <floorf+0x3a>
 80196fc:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 8019734 <floorf+0x7c>
 8019700:	ee30 0a27 	vadd.f32	s0, s0, s15
 8019704:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8019708:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801970c:	ddef      	ble.n	80196ee <floorf+0x36>
 801970e:	2b00      	cmp	r3, #0
 8019710:	bfbe      	ittt	lt
 8019712:	f44f 0000 	movlt.w	r0, #8388608	@ 0x800000
 8019716:	fa40 f202 	asrlt.w	r2, r0, r2
 801971a:	189b      	addlt	r3, r3, r2
 801971c:	ea23 0301 	bic.w	r3, r3, r1
 8019720:	e7e5      	b.n	80196ee <floorf+0x36>
 8019722:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8019726:	d3e4      	bcc.n	80196f2 <floorf+0x3a>
 8019728:	ee30 0a00 	vadd.f32	s0, s0, s0
 801972c:	4770      	bx	lr
 801972e:	2300      	movs	r3, #0
 8019730:	e7dd      	b.n	80196ee <floorf+0x36>
 8019732:	bf00      	nop
 8019734:	7149f2ca 	.word	0x7149f2ca
 8019738:	bf800000 	.word	0xbf800000
 801973c:	007fffff 	.word	0x007fffff

08019740 <_init>:
 8019740:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8019742:	bf00      	nop
 8019744:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8019746:	bc08      	pop	{r3}
 8019748:	469e      	mov	lr, r3
 801974a:	4770      	bx	lr

0801974c <_fini>:
 801974c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801974e:	bf00      	nop
 8019750:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8019752:	bc08      	pop	{r3}
 8019754:	469e      	mov	lr, r3
 8019756:	4770      	bx	lr
