template: "../doc/core/template.lyx"
source_list:
    bus_sampling:
        vhdl_file: "../src/bus_sampling/bus_sampling.vhd"
        lyx_output: "../doc/core/entity_docs/bus_sampling.lyx"
    fault_confinement:
        vhdl_file: "../src/can_core/fault_confinement.vhd"
        lyx_output: "../doc/core/entity_docs/fault_confinement.lyx"
    protocol_control:
        vhdl_file: "../src/can_core/protocol_control.vhd"
        lyx_output: "../doc/core/entity_docs/protocol_control.lyx"
    protocol_control_fsm:
        vhdl_file: "../src/can_core/protocol_control_fsm.vhd"
        lyx_output: "../doc/core/entity_docs/protocol_control_fsm.lyx"
    can_core:
        vhdl_file: "../src/can_core/can_core.vhd"
        lyx_output: "../doc/core/entity_docs/can_core.lyx"
    can_top_level:
        vhdl_file: "../src/can_top_level.vhd"
        lyx_output: "../doc/core/entity_docs/can_top_level.lyx"
    operation_control:
        vhdl_file: "../src/can_core/operation_control.vhd"
        lyx_output: "../doc/core/entity_docs/operation_control.lyx"
    bit_stuffing:
        vhdl_file: "../src/can_core/bit_stuffing.vhd"
        lyx_output: "../doc/core/entity_docs/bit_stuffing.lyx"
    bit_destuffing:
        vhdl_file: "../src/can_core/bit_destuffing.vhd"
        lyx_output: "../doc/core/entity_docs/bit_destuffing.lyx"
    can_crc:
        vhdl_file: "../src/can_core/can_crc.vhd"
        lyx_output: "../doc/core/entity_docs/can_crc.lyx"
    prescaler:
        vhdl_file: "../src/prescaler/prescaler.vhd"
        lyx_output: "../doc/core/entity_docs/prescaler.lyx"
    frame_filters:
        vhdl_file: "../src/frame_filters/frame_filters.vhd"
        lyx_output: "../doc/core/entity_docs/frame_filters.lyx"
    memory_registers:
        vhdl_file: "../src/memory_registers/memory_registers.vhd"
        lyx_output: "../doc/core/entity_docs/memory_registers.lyx"
    rx_buffer:
        vhdl_file: "../src/rx_buffer/rx_buffer.vhd"
        lyx_output: "../doc/core/entity_docs/rx_buffer.lyx"
    txt_buffer:
        vhdl_file: "../src/txt_buffer/txt_buffer.vhd"
        lyx_output: "../doc/core/entity_docs/txt_buffer.lyx"
    tx_arbitrator:
        vhdl_file: "../src/tx_arbitrator/tx_arbitrator.vhd"
        lyx_output: "../doc/core/entity_docs/tx_arbitrator.lyx"
    int_manager:
        vhdl_file: "../src/interrupt_manager/int_manager.vhd"
        lyx_output: "../doc/core/entity_docs/int_manager.lyx"
    trigger_mux:
        vhdl_file: "../src/can_core/trigger_mux.vhd"
        lyx_output: "../doc/core/entity_docs/trigger_mux.lyx"
    
