Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Dec 16 23:15:23 2022
| Host         : LAPTOP-2O846HLK running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Board_control_sets_placed.rpt
| Design       : Board
| Device       : xc7a35ti
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    49 |
|    Minimum number of control sets                        |    49 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    27 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    49 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |    45 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              26 |           10 |
| No           | No                    | Yes                    |              26 |           11 |
| No           | Yes                   | No                     |              14 |           10 |
| Yes          | No                    | No                     |             131 |           70 |
| Yes          | No                    | Yes                    |            1088 |          465 |
| Yes          | Yes                   | No                     |              16 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------+------------------------------------------+-----------------------------------+------------------+----------------+--------------+
|       Clock Signal      |               Enable Signal              |          Set/Reset Signal         | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------+------------------------------------------+-----------------------------------+------------------+----------------+--------------+
|  Head/ControlUnit/Bc_Op |                                          |                                   |                1 |              1 |         1.00 |
|  slowclock_BUFG         |                                          |                                   |                5 |              9 |         1.80 |
|  slowclock_BUFG         | Head/Instruction/instr_out_reg[2]_0      |                                   |                3 |             11 |         3.67 |
|  slowclock_BUFG         |                                          | Head/imm_ext/imm_temp[27]_i_1_n_0 |               10 |             14 |         1.40 |
|  CLK100MHZ_IBUF_BUFG    |                                          |                                   |                4 |             16 |         4.00 |
|  slowclock_BUFG         | Head/ALU_Control/DataMem_rd_reg          |                                   |                8 |             16 |         2.00 |
|  slowclock_BUFG         | Head/ALU_Control/DataMem_rd_reg          | Head/ALU_Control/DataMem_rd_reg_0 |                5 |             16 |         3.20 |
|  slowclock_BUFG         | Head/ALU_Control/Data_we_reg[0]          |                                   |               11 |             16 |         1.45 |
|  slowclock_BUFG         | Head/ControlUnit/Instr_rd                |                                   |                4 |             24 |         6.00 |
|  slowclock_BUFG         |                                          | Head/RegisterFile/btnU            |               11 |             26 |         2.36 |
|  slowclock_BUFG         | Head/Instruction/RegFile_we_reg_inv_1[0] | Head/RegisterFile/btnU            |               15 |             32 |         2.13 |
|  slowclock_BUFG         | Head/Instruction/instr_out_reg[10]_0[0]  | Head/RegisterFile/btnU            |               16 |             32 |         2.00 |
|  slowclock_BUFG         | Head/Instruction/instr_out_reg[11]_0[0]  | Head/RegisterFile/btnU            |               18 |             32 |         1.78 |
|  slowclock_BUFG         | Head/Instruction/instr_out_reg[10]_3[0]  | Head/RegisterFile/btnU            |               14 |             32 |         2.29 |
|  slowclock_BUFG         | Head/Instruction/instr_out_reg[11]_1[0]  | Head/RegisterFile/btnU            |               12 |             32 |         2.67 |
|  slowclock_BUFG         | Head/Instruction/instr_out_reg[10]_1[0]  | Head/RegisterFile/btnU            |               14 |             32 |         2.29 |
|  slowclock_BUFG         | Head/Instruction/instr_out_reg[10]_4[0]  | Head/RegisterFile/btnU            |               10 |             32 |         3.20 |
|  slowclock_BUFG         | Head/Instruction/RegFile_we_reg_inv[0]   | Head/RegisterFile/btnU            |               13 |             32 |         2.46 |
|  slowclock_BUFG         | Head/Instruction/E[0]                    | Head/RegisterFile/btnU            |               11 |             32 |         2.91 |
|  slowclock_BUFG         | Head/Instruction/instr_out_reg[11]_3[0]  | Head/RegisterFile/btnU            |               11 |             32 |         2.91 |
|  slowclock_BUFG         | Head/Instruction/RegFile_we_reg_inv_0[0] | Head/RegisterFile/btnU            |               13 |             32 |         2.46 |
|  slowclock_BUFG         | Head/Instruction/instr_out_reg[11]_4[0]  | Head/RegisterFile/btnU            |               18 |             32 |         1.78 |
|  slowclock_BUFG         | Head/Instruction/instr_out_reg[8]_4[0]   | Head/RegisterFile/btnU            |               15 |             32 |         2.13 |
|  slowclock_BUFG         | Head/Instruction/instr_out_reg[9]_3[0]   | Head/RegisterFile/btnU            |               15 |             32 |         2.13 |
|  slowclock_BUFG         | Head/Instruction/instr_out_reg[8]_0[0]   | Head/RegisterFile/btnU            |               15 |             32 |         2.13 |
|  slowclock_BUFG         | Head/Instruction/instr_out_reg[9]_1[0]   | Head/RegisterFile/btnU            |               14 |             32 |         2.29 |
|  slowclock_BUFG         | Head/Instruction/instr_out_reg[9]_0[0]   | Head/RegisterFile/btnU            |               19 |             32 |         1.68 |
|  slowclock_BUFG         | Head/Instruction/instr_out_reg[8]_7[0]   | Head/RegisterFile/btnU            |               10 |             32 |         3.20 |
|  slowclock_BUFG         | Head/Instruction/instr_out_reg[8]_6[0]   | Head/RegisterFile/btnU            |               10 |             32 |         3.20 |
|  slowclock_BUFG         | Head/Instruction/instr_out_reg[8]_1[0]   | Head/RegisterFile/btnU            |               18 |             32 |         1.78 |
|  slowclock_BUFG         | Head/Instruction/instr_out_reg[8]_3[0]   | Head/RegisterFile/btnU            |               17 |             32 |         1.88 |
|  slowclock_BUFG         | Head/Instruction/instr_out_reg[7]_1[0]   | Head/RegisterFile/btnU            |                9 |             32 |         3.56 |
|  slowclock_BUFG         | Head/Instruction/instr_out_reg[7]_2[0]   | Head/RegisterFile/btnU            |               10 |             32 |         3.20 |
|  slowclock_BUFG         | Head/Instruction/instr_out_reg[8]_2[0]   | Head/RegisterFile/btnU            |               15 |             32 |         2.13 |
|  slowclock_BUFG         | Head/Instruction/instr_out_reg[8]_8[0]   | Head/RegisterFile/btnU            |               17 |             32 |         1.88 |
|  slowclock_BUFG         | Head/Instruction/instr_out_reg[7]_0[0]   | Head/RegisterFile/btnU            |               13 |             32 |         2.46 |
|  slowclock_BUFG         | Head/Instruction/instr_out_reg[10]_5[0]  | Head/RegisterFile/btnU            |               13 |             32 |         2.46 |
|  slowclock_BUFG         | Head/Instruction/instr_out_reg[9]_2[0]   | Head/RegisterFile/btnU            |               14 |             32 |         2.29 |
|  slowclock_BUFG         | Head/Instruction/instr_out_reg[8]_5[0]   | Head/RegisterFile/btnU            |               10 |             32 |         3.20 |
|  slowclock_BUFG         | Head/Instruction/instr_out_reg[11]_2[0]  | Head/RegisterFile/btnU            |               13 |             32 |         2.46 |
|  slowclock_BUFG         | Head/Instruction/instr_out_reg[13]_0[0]  |                                   |               24 |             32 |         1.33 |
|  slowclock_BUFG         | Head/Instruction/instr_out_reg[10]_2[0]  | Head/RegisterFile/btnU            |               13 |             32 |         2.46 |
|  slowclock_BUFG         | Head/ControlUnit/PC_we                   | Head/RegisterFile/btnU            |                9 |             32 |         3.56 |
|  slowclock_BUFG         | Head/ControlUnit/E[0]                    |                                   |               20 |             32 |         1.60 |
|  slowclock_BUFG         | Head/ControlUnit/p_0_in                  | Head/RegisterFile/btnU            |               31 |             64 |         2.06 |
|  slowclock_BUFG         | Head/ALU_Control/Data_we_reg_2           |                                   |               32 |            128 |         4.00 |
|  slowclock_BUFG         | Head/ALU_Control/Data_we_reg_1           |                                   |               32 |            128 |         4.00 |
|  slowclock_BUFG         | Head/ALU_Control/Data_we_reg_3           |                                   |               32 |            128 |         4.00 |
|  slowclock_BUFG         | Head/ALU_Control/Data_we_reg_0           |                                   |               32 |            128 |         4.00 |
+-------------------------+------------------------------------------+-----------------------------------+------------------+----------------+--------------+


