// Generated by CIRCT unknown git version
// Standard header to adapt well known macros to our needs.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

module TLWidthWidget_8(
  input          clock,
                 reset,
                 auto_in_a_valid,
  input  [2:0]   auto_in_a_bits_opcode,
                 auto_in_a_bits_size,
  input  [3:0]   auto_in_a_bits_source,
  input  [31:0]  auto_in_a_bits_address,
  input  [7:0]   auto_in_a_bits_mask,
  input  [63:0]  auto_in_a_bits_data,
  input          auto_in_d_ready,
                 auto_out_a_ready,
                 auto_out_d_valid,
  input  [2:0]   auto_out_d_bits_opcode,
                 auto_out_d_bits_size,
  input  [3:0]   auto_out_d_bits_source,
  input          auto_out_d_bits_denied,
  input  [127:0] auto_out_d_bits_data,
  input          auto_out_d_bits_corrupt,
  output         auto_in_a_ready,
                 auto_in_d_valid,
  output [2:0]   auto_in_d_bits_opcode,
  output [1:0]   auto_in_d_bits_param,
  output [2:0]   auto_in_d_bits_size,
  output [3:0]   auto_in_d_bits_source,
  output         auto_in_d_bits_denied,
  output [63:0]  auto_in_d_bits_data,
  output         auto_in_d_bits_corrupt,
                 auto_out_a_valid,
  output [2:0]   auto_out_a_bits_opcode,
                 auto_out_a_bits_size,
  output [3:0]   auto_out_a_bits_source,
  output [31:0]  auto_out_a_bits_address,
  output [15:0]  auto_out_a_bits_mask,
  output [127:0] auto_out_a_bits_data,
  output         auto_out_d_ready
);

  wire         _repeated_repeater_io_deq_valid;	// @[Repeater.scala:35:26]
  wire [2:0]   _repeated_repeater_io_deq_bits_opcode;	// @[Repeater.scala:35:26]
  wire [2:0]   _repeated_repeater_io_deq_bits_size;	// @[Repeater.scala:35:26]
  wire [3:0]   _repeated_repeater_io_deq_bits_source;	// @[Repeater.scala:35:26]
  wire [127:0] _repeated_repeater_io_deq_bits_data;	// @[Repeater.scala:35:26]
  wire [10:0]  _limit_T_1 = 11'hF << auto_in_a_bits_size;	// @[package.scala:235:71]
  reg          count;	// @[WidthWidget.scala:35:27]
  wire         last = count == ~(_limit_T_1[3]) | auto_in_a_bits_opcode[2];	// @[Edges.scala:92:37, WidthWidget.scala:35:27, :37:{26,36}, package.scala:235:{46,71,76}]
  wire         _enable_T_2 = count & ~(_limit_T_1[3]);	// @[WidthWidget.scala:35:27, :38:63, package.scala:235:{46,71,76}]
  wire         bundleIn_0_a_ready = auto_out_a_ready | ~last;	// @[WidthWidget.scala:37:36, :71:{29,32}]
  reg          x1_a_bits_data_rdata_written_once;	// @[WidthWidget.scala:57:41]
  wire         x1_a_bits_data_masked_enable_0 = ~_enable_T_2 | ~x1_a_bits_data_rdata_written_once;	// @[WidthWidget.scala:38:{47,63}, :57:41, :58:{42,45}]
  reg  [63:0]  x1_a_bits_data_rdata_0;	// @[WidthWidget.scala:61:24]
  wire         x1_a_bits_mask_acc = auto_in_a_bits_size[2] | (&(auto_in_a_bits_size[1:0])) & ~(auto_in_a_bits_address[3]);	// @[Misc.scala:205:21, :208:26, :209:26, :210:20, :214:{29,38}, OneHot.scala:63:49]
  wire         x1_a_bits_mask_acc_1 = auto_in_a_bits_size[2] | (&(auto_in_a_bits_size[1:0])) & auto_in_a_bits_address[3];	// @[Misc.scala:205:21, :208:26, :209:26, :214:{29,38}, OneHot.scala:63:49]
  wire         x1_a_bits_mask_size_1 = auto_in_a_bits_size[1:0] == 2'h2;	// @[Misc.scala:208:26, OneHot.scala:63:49, :64:12]
  wire         x1_a_bits_mask_eq_2 = ~(auto_in_a_bits_address[3]) & ~(auto_in_a_bits_address[2]);	// @[Misc.scala:209:26, :210:20, :213:27]
  wire         x1_a_bits_mask_acc_2 = x1_a_bits_mask_acc | x1_a_bits_mask_size_1 & x1_a_bits_mask_eq_2;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire         x1_a_bits_mask_eq_3 = ~(auto_in_a_bits_address[3]) & auto_in_a_bits_address[2];	// @[Misc.scala:209:26, :210:20, :213:27]
  wire         x1_a_bits_mask_acc_3 = x1_a_bits_mask_acc | x1_a_bits_mask_size_1 & x1_a_bits_mask_eq_3;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire         x1_a_bits_mask_eq_4 = auto_in_a_bits_address[3] & ~(auto_in_a_bits_address[2]);	// @[Misc.scala:209:26, :210:20, :213:27]
  wire         x1_a_bits_mask_acc_4 = x1_a_bits_mask_acc_1 | x1_a_bits_mask_size_1 & x1_a_bits_mask_eq_4;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire         x1_a_bits_mask_eq_5 = auto_in_a_bits_address[3] & auto_in_a_bits_address[2];	// @[Misc.scala:209:26, :213:27]
  wire         x1_a_bits_mask_acc_5 = x1_a_bits_mask_acc_1 | x1_a_bits_mask_size_1 & x1_a_bits_mask_eq_5;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire         x1_a_bits_mask_size_2 = auto_in_a_bits_size[1:0] == 2'h1;	// @[Misc.scala:208:26, OneHot.scala:63:49, WidthWidget.scala:45:24]
  wire         x1_a_bits_mask_eq_6 = x1_a_bits_mask_eq_2 & ~(auto_in_a_bits_address[1]);	// @[Misc.scala:209:26, :210:20, :213:27]
  wire         x1_a_bits_mask_acc_6 = x1_a_bits_mask_acc_2 | x1_a_bits_mask_size_2 & x1_a_bits_mask_eq_6;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire         x1_a_bits_mask_eq_7 = x1_a_bits_mask_eq_2 & auto_in_a_bits_address[1];	// @[Misc.scala:209:26, :213:27]
  wire         x1_a_bits_mask_acc_7 = x1_a_bits_mask_acc_2 | x1_a_bits_mask_size_2 & x1_a_bits_mask_eq_7;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire         x1_a_bits_mask_eq_8 = x1_a_bits_mask_eq_3 & ~(auto_in_a_bits_address[1]);	// @[Misc.scala:209:26, :210:20, :213:27]
  wire         x1_a_bits_mask_acc_8 = x1_a_bits_mask_acc_3 | x1_a_bits_mask_size_2 & x1_a_bits_mask_eq_8;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire         x1_a_bits_mask_eq_9 = x1_a_bits_mask_eq_3 & auto_in_a_bits_address[1];	// @[Misc.scala:209:26, :213:27]
  wire         x1_a_bits_mask_acc_9 = x1_a_bits_mask_acc_3 | x1_a_bits_mask_size_2 & x1_a_bits_mask_eq_9;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire         x1_a_bits_mask_eq_10 = x1_a_bits_mask_eq_4 & ~(auto_in_a_bits_address[1]);	// @[Misc.scala:209:26, :210:20, :213:27]
  wire         x1_a_bits_mask_acc_10 = x1_a_bits_mask_acc_4 | x1_a_bits_mask_size_2 & x1_a_bits_mask_eq_10;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire         x1_a_bits_mask_eq_11 = x1_a_bits_mask_eq_4 & auto_in_a_bits_address[1];	// @[Misc.scala:209:26, :213:27]
  wire         x1_a_bits_mask_acc_11 = x1_a_bits_mask_acc_4 | x1_a_bits_mask_size_2 & x1_a_bits_mask_eq_11;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire         x1_a_bits_mask_eq_12 = x1_a_bits_mask_eq_5 & ~(auto_in_a_bits_address[1]);	// @[Misc.scala:209:26, :210:20, :213:27]
  wire         x1_a_bits_mask_acc_12 = x1_a_bits_mask_acc_5 | x1_a_bits_mask_size_2 & x1_a_bits_mask_eq_12;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  wire         x1_a_bits_mask_eq_13 = x1_a_bits_mask_eq_5 & auto_in_a_bits_address[1];	// @[Misc.scala:209:26, :213:27]
  wire         x1_a_bits_mask_acc_13 = x1_a_bits_mask_acc_5 | x1_a_bits_mask_size_2 & x1_a_bits_mask_eq_13;	// @[Misc.scala:208:26, :213:27, :214:{29,38}]
  reg          x1_a_bits_mask_rdata_written_once;	// @[WidthWidget.scala:57:41]
  wire         x1_a_bits_mask_masked_enable_0 = ~_enable_T_2 | ~x1_a_bits_mask_rdata_written_once;	// @[WidthWidget.scala:38:{47,63}, :57:41, :58:{42,45}]
  reg  [7:0]   x1_a_bits_mask_rdata_0;	// @[WidthWidget.scala:61:24]
  wire [10:0]  _repeat_limit_T_1 = 11'hF << _repeated_repeater_io_deq_bits_size;	// @[Repeater.scala:35:26, package.scala:235:71]
  reg          repeat_count;	// @[WidthWidget.scala:100:26]
  wire         repeat_last = repeat_count == ~(_repeat_limit_T_1[3]) | ~(_repeated_repeater_io_deq_bits_opcode[0]);	// @[Edges.scala:106:36, Repeater.scala:35:26, WidthWidget.scala:100:26, :102:{25,35,38}, package.scala:235:{46,71,76}]
  reg          repeat_sel_sel_sources_0;	// @[WidthWidget.scala:181:27]
  reg          repeat_sel_sel_sources_1;	// @[WidthWidget.scala:181:27]
  reg          repeat_sel_sel_sources_2;	// @[WidthWidget.scala:181:27]
  reg          repeat_sel_sel_sources_3;	// @[WidthWidget.scala:181:27]
  reg          repeat_sel_sel_sources_4;	// @[WidthWidget.scala:181:27]
  reg          repeat_sel_sel_sources_5;	// @[WidthWidget.scala:181:27]
  reg          repeat_sel_sel_sources_6;	// @[WidthWidget.scala:181:27]
  reg          repeat_sel_sel_sources_7;	// @[WidthWidget.scala:181:27]
  reg          repeat_sel_sel_sources_8;	// @[WidthWidget.scala:181:27]
  reg          repeat_sel_sel_sources_9;	// @[WidthWidget.scala:181:27]
  reg          repeat_sel_hold_r;	// @[Reg.scala:19:16]
  wire [15:0]  _GEN = {{repeat_sel_sel_sources_0}, {repeat_sel_sel_sources_0}, {repeat_sel_sel_sources_0}, {repeat_sel_sel_sources_0}, {repeat_sel_sel_sources_0}, {repeat_sel_sel_sources_0}, {repeat_sel_sel_sources_9}, {repeat_sel_sel_sources_8}, {repeat_sel_sel_sources_7}, {repeat_sel_sel_sources_6}, {repeat_sel_sel_sources_5}, {repeat_sel_sel_sources_4}, {repeat_sel_sel_sources_3}, {repeat_sel_sel_sources_2}, {repeat_sel_sel_sources_1}, {repeat_sel_sel_sources_0}};	// @[Reg.scala:20:22, WidthWidget.scala:181:27]
  wire         _GEN_0 = _GEN[_repeated_repeater_io_deq_bits_source];	// @[Reg.scala:20:22, Repeater.scala:35:26]
  wire         _repeat_sel_sel_T = bundleIn_0_a_ready & auto_in_a_valid;	// @[Decoupled.scala:51:35, WidthWidget.scala:71:29]
  wire         _x1_a_bits_data_T_2 = _repeat_sel_sel_T & ~last;	// @[Decoupled.scala:51:35, WidthWidget.scala:37:36, :64:25, :71:32]
  wire         _x1_a_bits_mask_T_4 = _repeat_sel_sel_T & ~last;	// @[Decoupled.scala:51:35, WidthWidget.scala:37:36, :64:25, :71:32]
  always @(posedge clock) begin
    if (reset) begin
      count <= 1'h0;	// @[WidthWidget.scala:35:27]
      x1_a_bits_data_rdata_written_once <= 1'h0;	// @[WidthWidget.scala:57:41]
      x1_a_bits_mask_rdata_written_once <= 1'h0;	// @[WidthWidget.scala:57:41]
      repeat_count <= 1'h0;	// @[WidthWidget.scala:100:26]
    end
    else begin
      if (_repeat_sel_sel_T)	// @[Decoupled.scala:51:35]
        count <= ~last & count - 1'h1;	// @[WidthWidget.scala:35:27, :37:36, :45:{15,24}, :47:21, :48:17]
      x1_a_bits_data_rdata_written_once <= _x1_a_bits_data_T_2 | x1_a_bits_data_rdata_written_once;	// @[WidthWidget.scala:57:41, :64:{25,35}, :65:30]
      x1_a_bits_mask_rdata_written_once <= _x1_a_bits_mask_T_4 | x1_a_bits_mask_rdata_written_once;	// @[WidthWidget.scala:57:41, :64:{25,35}, :65:30]
      if (auto_in_d_ready & _repeated_repeater_io_deq_valid)	// @[Decoupled.scala:51:35, Repeater.scala:35:26]
        repeat_count <= ~repeat_last & repeat_count - 1'h1;	// @[WidthWidget.scala:100:26, :102:35, :105:{15,24}, :106:{21,29}]
    end
    if (_x1_a_bits_data_T_2 & x1_a_bits_data_masked_enable_0)	// @[WidthWidget.scala:58:42, :61:24, :63:88, :64:{25,35}, :66:56]
      x1_a_bits_data_rdata_0 <= auto_in_a_bits_data;	// @[WidthWidget.scala:61:24]
    if (_x1_a_bits_mask_T_4 & x1_a_bits_mask_masked_enable_0)	// @[WidthWidget.scala:58:42, :61:24, :63:88, :64:{25,35}, :66:56]
      x1_a_bits_mask_rdata_0 <= auto_in_a_bits_mask;	// @[WidthWidget.scala:61:24]
    if (_repeat_sel_sel_T & auto_in_a_bits_source == 4'h0)	// @[Decoupled.scala:51:35, WidthWidget.scala:181:27, :183:28, :184:37]
      repeat_sel_sel_sources_0 <= auto_in_a_bits_address[3];	// @[WidthWidget.scala:181:27, :182:38]
    if (_repeat_sel_sel_T & auto_in_a_bits_source == 4'h1)	// @[Decoupled.scala:51:35, WidthWidget.scala:181:27, :183:28, :184:37]
      repeat_sel_sel_sources_1 <= auto_in_a_bits_address[3];	// @[WidthWidget.scala:181:27, :182:38]
    if (_repeat_sel_sel_T & auto_in_a_bits_source == 4'h2)	// @[Decoupled.scala:51:35, WidthWidget.scala:181:27, :183:28, :184:37]
      repeat_sel_sel_sources_2 <= auto_in_a_bits_address[3];	// @[WidthWidget.scala:181:27, :182:38]
    if (_repeat_sel_sel_T & auto_in_a_bits_source == 4'h3)	// @[Decoupled.scala:51:35, WidthWidget.scala:181:27, :183:28, :184:37]
      repeat_sel_sel_sources_3 <= auto_in_a_bits_address[3];	// @[WidthWidget.scala:181:27, :182:38]
    if (_repeat_sel_sel_T & auto_in_a_bits_source == 4'h4)	// @[Decoupled.scala:51:35, WidthWidget.scala:181:27, :183:28, :184:37]
      repeat_sel_sel_sources_4 <= auto_in_a_bits_address[3];	// @[WidthWidget.scala:181:27, :182:38]
    if (_repeat_sel_sel_T & auto_in_a_bits_source == 4'h5)	// @[Decoupled.scala:51:35, WidthWidget.scala:181:27, :183:28, :184:37]
      repeat_sel_sel_sources_5 <= auto_in_a_bits_address[3];	// @[WidthWidget.scala:181:27, :182:38]
    if (_repeat_sel_sel_T & auto_in_a_bits_source == 4'h6)	// @[Decoupled.scala:51:35, WidthWidget.scala:181:27, :183:28, :184:37]
      repeat_sel_sel_sources_6 <= auto_in_a_bits_address[3];	// @[WidthWidget.scala:181:27, :182:38]
    if (_repeat_sel_sel_T & auto_in_a_bits_source == 4'h7)	// @[Decoupled.scala:51:35, WidthWidget.scala:181:27, :183:28, :184:37]
      repeat_sel_sel_sources_7 <= auto_in_a_bits_address[3];	// @[WidthWidget.scala:181:27, :182:38]
    if (_repeat_sel_sel_T & auto_in_a_bits_source == 4'h8)	// @[Decoupled.scala:51:35, WidthWidget.scala:181:27, :183:28, :184:37]
      repeat_sel_sel_sources_8 <= auto_in_a_bits_address[3];	// @[WidthWidget.scala:181:27, :182:38]
    if (_repeat_sel_sel_T & auto_in_a_bits_source == 4'h9)	// @[Decoupled.scala:51:35, WidthWidget.scala:181:27, :183:28, :184:37]
      repeat_sel_sel_sources_9 <= auto_in_a_bits_address[3];	// @[WidthWidget.scala:181:27, :182:38]
    if (repeat_count) begin	// @[WidthWidget.scala:100:26]
    end
    else	// @[WidthWidget.scala:100:26]
      repeat_sel_hold_r <= _GEN_0;	// @[Reg.scala:19:16, :20:22]
  end // always @(posedge)
  `ifndef SYNTHESIS
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM_0;
    logic [31:0] _RANDOM_1;
    logic [31:0] _RANDOM_2;
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        _RANDOM_0 = `RANDOM;
        _RANDOM_1 = `RANDOM;
        _RANDOM_2 = `RANDOM;
        count = _RANDOM_0[0];	// @[WidthWidget.scala:35:27]
        x1_a_bits_data_rdata_written_once = _RANDOM_0[2];	// @[WidthWidget.scala:35:27, :57:41]
        x1_a_bits_data_rdata_0 = {_RANDOM_0[31:3], _RANDOM_1, _RANDOM_2[2:0]};	// @[WidthWidget.scala:35:27, :61:24]
        x1_a_bits_mask_rdata_written_once = _RANDOM_2[3];	// @[WidthWidget.scala:57:41, :61:24]
        x1_a_bits_mask_rdata_0 = _RANDOM_2[11:4];	// @[WidthWidget.scala:61:24]
        repeat_count = _RANDOM_2[12];	// @[WidthWidget.scala:61:24, :100:26]
        repeat_sel_sel_sources_0 = _RANDOM_2[13];	// @[WidthWidget.scala:61:24, :181:27]
        repeat_sel_sel_sources_1 = _RANDOM_2[14];	// @[WidthWidget.scala:61:24, :181:27]
        repeat_sel_sel_sources_2 = _RANDOM_2[15];	// @[WidthWidget.scala:61:24, :181:27]
        repeat_sel_sel_sources_3 = _RANDOM_2[16];	// @[WidthWidget.scala:61:24, :181:27]
        repeat_sel_sel_sources_4 = _RANDOM_2[17];	// @[WidthWidget.scala:61:24, :181:27]
        repeat_sel_sel_sources_5 = _RANDOM_2[18];	// @[WidthWidget.scala:61:24, :181:27]
        repeat_sel_sel_sources_6 = _RANDOM_2[19];	// @[WidthWidget.scala:61:24, :181:27]
        repeat_sel_sel_sources_7 = _RANDOM_2[20];	// @[WidthWidget.scala:61:24, :181:27]
        repeat_sel_sel_sources_8 = _RANDOM_2[21];	// @[WidthWidget.scala:61:24, :181:27]
        repeat_sel_sel_sources_9 = _RANDOM_2[22];	// @[WidthWidget.scala:61:24, :181:27]
        repeat_sel_hold_r = _RANDOM_2[23];	// @[Reg.scala:19:16, WidthWidget.scala:61:24]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // not def SYNTHESIS
  Repeater_9 repeated_repeater (	// @[Repeater.scala:35:26]
    .clock               (clock),
    .reset               (reset),
    .io_repeat           (~repeat_last),	// @[WidthWidget.scala:102:35, :143:7]
    .io_enq_valid        (auto_out_d_valid),
    .io_enq_bits_opcode  (auto_out_d_bits_opcode),
    .io_enq_bits_size    (auto_out_d_bits_size),
    .io_enq_bits_source  (auto_out_d_bits_source),
    .io_enq_bits_denied  (auto_out_d_bits_denied),
    .io_enq_bits_data    (auto_out_d_bits_data),
    .io_enq_bits_corrupt (auto_out_d_bits_corrupt),
    .io_deq_ready        (auto_in_d_ready),
    .io_enq_ready        (auto_out_d_ready),
    .io_deq_valid        (_repeated_repeater_io_deq_valid),
    .io_deq_bits_opcode  (_repeated_repeater_io_deq_bits_opcode),
    .io_deq_bits_param   (auto_in_d_bits_param),
    .io_deq_bits_size    (_repeated_repeater_io_deq_bits_size),
    .io_deq_bits_source  (_repeated_repeater_io_deq_bits_source),
    .io_deq_bits_denied  (auto_in_d_bits_denied),
    .io_deq_bits_data    (_repeated_repeater_io_deq_bits_data),
    .io_deq_bits_corrupt (auto_in_d_bits_corrupt)
  );
  assign auto_in_a_ready = bundleIn_0_a_ready;	// @[WidthWidget.scala:71:29]
  assign auto_in_d_valid = _repeated_repeater_io_deq_valid;	// @[Repeater.scala:35:26]
  assign auto_in_d_bits_opcode = _repeated_repeater_io_deq_bits_opcode;	// @[Repeater.scala:35:26]
  assign auto_in_d_bits_size = _repeated_repeater_io_deq_bits_size;	// @[Repeater.scala:35:26]
  assign auto_in_d_bits_source = _repeated_repeater_io_deq_bits_source;	// @[Repeater.scala:35:26]
  assign auto_in_d_bits_data = (repeat_count ? repeat_sel_hold_r : _GEN_0) & _repeat_limit_T_1[3] | repeat_count ? _repeated_repeater_io_deq_bits_data[127:64] : auto_out_d_bits_data[63:0];	// @[Reg.scala:19:16, :20:22, Repeater.scala:35:26, WidthWidget.scala:100:26, :116:25, :117:16, :121:24, :132:30, :159:37, :160:31, package.scala:235:{71,76}]
  assign auto_out_a_valid = auto_in_a_valid & last;	// @[WidthWidget.scala:37:36, :72:29]
  assign auto_out_a_bits_opcode = auto_in_a_bits_opcode;
  assign auto_out_a_bits_size = auto_in_a_bits_size;
  assign auto_out_a_bits_source = auto_in_a_bits_source;
  assign auto_out_a_bits_address = auto_in_a_bits_address;
  assign auto_out_a_bits_mask = {x1_a_bits_mask_acc_13 | x1_a_bits_mask_eq_13 & auto_in_a_bits_address[0], x1_a_bits_mask_acc_13 | x1_a_bits_mask_eq_13 & ~(auto_in_a_bits_address[0]), x1_a_bits_mask_acc_12 | x1_a_bits_mask_eq_12 & auto_in_a_bits_address[0], x1_a_bits_mask_acc_12 | x1_a_bits_mask_eq_12 & ~(auto_in_a_bits_address[0]), x1_a_bits_mask_acc_11 | x1_a_bits_mask_eq_11 & auto_in_a_bits_address[0], x1_a_bits_mask_acc_11 | x1_a_bits_mask_eq_11 & ~(auto_in_a_bits_address[0]), x1_a_bits_mask_acc_10 | x1_a_bits_mask_eq_10 & auto_in_a_bits_address[0], x1_a_bits_mask_acc_10 | x1_a_bits_mask_eq_10 & ~(auto_in_a_bits_address[0]), x1_a_bits_mask_acc_9 | x1_a_bits_mask_eq_9 & auto_in_a_bits_address[0], x1_a_bits_mask_acc_9 | x1_a_bits_mask_eq_9 & ~(auto_in_a_bits_address[0]), x1_a_bits_mask_acc_8 | x1_a_bits_mask_eq_8 & auto_in_a_bits_address[0], x1_a_bits_mask_acc_8 | x1_a_bits_mask_eq_8 & ~(auto_in_a_bits_address[0]), x1_a_bits_mask_acc_7 | x1_a_bits_mask_eq_7 & auto_in_a_bits_address[0], x1_a_bits_mask_acc_7 | x1_a_bits_mask_eq_7 & ~(auto_in_a_bits_address[0]), x1_a_bits_mask_acc_6 | x1_a_bits_mask_eq_6 & auto_in_a_bits_address[0], x1_a_bits_mask_acc_6 | x1_a_bits_mask_eq_6 & ~(auto_in_a_bits_address[0])} & (auto_in_a_bits_opcode[2] ? 16'hFFFF : {auto_in_a_bits_mask, x1_a_bits_mask_masked_enable_0 ? auto_in_a_bits_mask : x1_a_bits_mask_rdata_0});	// @[Cat.scala:33:92, Edges.scala:92:37, Misc.scala:209:26, :210:20, :213:27, :214:29, WidthWidget.scala:58:42, :61:24, :63:88, :80:{88,93,119}]
  assign auto_out_a_bits_data = {auto_in_a_bits_data, x1_a_bits_data_masked_enable_0 ? auto_in_a_bits_data : x1_a_bits_data_rdata_0};	// @[Cat.scala:33:92, WidthWidget.scala:58:42, :61:24, :63:88]
endmodule

