
---------- Begin Simulation Statistics ----------
final_tick                               197208560500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  85107                       # Simulator instruction rate (inst/s)
host_mem_usage                                 686140                       # Number of bytes of host memory used
host_op_rate                                   156746                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1174.99                       # Real time elapsed on the host
host_tick_rate                              167838936                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     184174809                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.197209                       # Number of seconds simulated
sim_ticks                                197208560500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.955819                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                10560993                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             10565661                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1454                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          10562127                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 30                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             215                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              185                       # Number of indirect misses.
system.cpu.branchPred.lookups                10570372                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    2728                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           97                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     184174809                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.944171                       # CPI: cycles per instruction
system.cpu.discardedOps                          4292                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           44895234                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           2086462                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           169184                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       177817133                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.253539                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        394417121                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                97640484     53.02%     53.02% # Class of committed instruction
system.cpu.op_class_0::IntMult                 114699      0.06%     53.08% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      8      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      8      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      6      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     1      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               23      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::MemRead                2082680      1.13%     54.21% # Class of committed instruction
system.cpu.op_class_0::MemWrite              84336900     45.79%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                184174809                       # Class of committed instruction
system.cpu.tickCycles                       216599988                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    18                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       654132                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1312418                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           57                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       661071                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          127                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1322334                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            127                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 197208560500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                324                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       653887                       # Transaction distribution
system.membus.trans_dist::CleanEvict              239                       # Transaction distribution
system.membus.trans_dist::ReadExReq            657968                       # Transaction distribution
system.membus.trans_dist::ReadExResp           657968                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           324                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1970710                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1970710                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    671835648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               671835648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            658292                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  658292    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              658292                       # Request fanout histogram
system.membus.respLayer1.occupancy        21961667750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             11.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         22237000000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              11.3                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 197208560500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              1883                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1313167                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          255                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1902                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           659380                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          659380                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           319                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         1564                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          893                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1982704                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1983597                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       293888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    675954688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              676248576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          654253                       # Total snoops (count)
system.tol2bus.snoopTraffic                 334790144                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1315516                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000140                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.011826                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1315332     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    184      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1315516                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5937447000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        5618026994                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2711999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 197208560500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  102                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 2862                       # number of demand (read+write) hits
system.l2.demand_hits::total                     2964                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 102                       # number of overall hits
system.l2.overall_hits::.cpu.data                2862                       # number of overall hits
system.l2.overall_hits::total                    2964                       # number of overall hits
system.l2.demand_misses::.cpu.inst                217                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             658082                       # number of demand (read+write) misses
system.l2.demand_misses::total                 658299                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               217                       # number of overall misses
system.l2.overall_misses::.cpu.data            658082                       # number of overall misses
system.l2.overall_misses::total                658299                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     29076500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  91375126000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      91404202500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     29076500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  91375126000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     91404202500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              319                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           660944                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               661263                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             319                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          660944                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              661263                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.680251                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.995670                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.995518                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.680251                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.995670                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.995518                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 133993.087558                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 138850.669066                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 138849.067825                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 133993.087558                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 138850.669066                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 138849.067825                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              653887                       # number of writebacks
system.l2.writebacks::total                    653887                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   7                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  7                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           216                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        658076                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            658292                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          216                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       658076                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           658292                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     26800000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  84793733000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  84820533000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     26800000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  84793733000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  84820533000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.677116                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.995661                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.995507                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.677116                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.995661                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.995507                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 124074.074074                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 128850.973140                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 128849.405735                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 124074.074074                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 128850.973140                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 128849.405735                       # average overall mshr miss latency
system.l2.replacements                         654253                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       659280                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           659280                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       659280                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       659280                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          230                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              230                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          230                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          230                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              1412                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1412                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          657968                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              657968                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  91358362000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   91358362000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        659380                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            659380                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.997859                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.997859                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 138849.247988                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 138849.247988                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       657968                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         657968                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  84778682000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  84778682000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.997859                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.997859                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 128849.247988                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 128849.247988                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            102                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                102                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          217                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              217                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     29076500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     29076500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          319                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            319                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.680251                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.680251                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 133993.087558                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 133993.087558                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          216                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          216                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     26800000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     26800000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.677116                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.677116                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 124074.074074                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 124074.074074                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          1450                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              1450                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          114                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             114                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     16764000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     16764000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         1564                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          1564                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.072890                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.072890                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 147052.631579                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 147052.631579                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          108                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          108                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     15051000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     15051000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.069054                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.069054                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 139361.111111                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 139361.111111                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 197208560500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4032.483300                       # Cycle average of tags in use
system.l2.tags.total_refs                     1322270                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    658349                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.008464                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    112000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.323285                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         3.062959                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4029.097056                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000079                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000748                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.983666                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.984493                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          303                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          710                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  11236565                       # Number of tag accesses
system.l2.tags.data_accesses                 11236565                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 197208560500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         110592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      336934912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          337045504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       110592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        110592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    334790144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       334790144                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             216                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          658076                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              658292                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       653887                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             653887                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            560787                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data        1708520721                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1709081508                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       560787                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           560787                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1697645088                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1697645088                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1697645088                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           560787                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data       1708520721                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3406726596                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5231096.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1728.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   5264608.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000191208750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       216428                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       216428                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             6501910                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            5014784                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      658292                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     653887                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5266336                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5231096                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            329232                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            329272                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            329304                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            329224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            329080                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            329192                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            329208                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            329040                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            328952                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            328992                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           328944                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           329232                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           329248                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           329184                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           329248                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           328984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            326920                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            327033                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            327120                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            327056                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            327000                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            327032                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            327024                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            326912                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            326784                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            326784                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           326720                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           326976                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           326976                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           326952                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           326928                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           326848                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       8.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      31.03                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 261812006500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                26331680000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            360555806500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     49714.26                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                68464.26                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  4817339                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 4795716                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 91.47                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.68                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5266336                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5231096                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  658161                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  658161                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  658161                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  658162                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  658163                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  658163                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  658166                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  658166                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     129                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     129                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    129                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    128                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    127                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    127                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    124                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    124                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                 216285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                 216301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 216307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 216309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 216313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 216318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 216340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 216362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 218930                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 218941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 218948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 218955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 218959                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 221137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 221146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 221153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 218643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 218636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                 218623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                 218614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                 218607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                 216428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                 216398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                 216369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       884344                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    759.696191                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   681.605979                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   283.125650                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        27505      3.11%      3.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2207      0.25%      3.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2545      0.29%      3.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        28959      3.27%      6.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       363824     41.14%     48.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          677      0.08%     48.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           15      0.00%     48.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        20486      2.32%     50.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       438126     49.54%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       884344                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       216428                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.332896                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     24.153854                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     56.101586                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023       216425    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::25600-26623            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        216428                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       216428                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      24.170001                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     24.145977                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.177372                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               62      0.03%      0.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               14      0.01%      0.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               13      0.01%      0.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                5      0.00%      0.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               11      0.01%      0.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                5      0.00%      0.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               16      0.01%      0.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               32      0.01%      0.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24           211551     97.75%     97.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               16      0.01%     97.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                3      0.00%     97.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.00%     97.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                2      0.00%     97.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                2      0.00%     97.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32             4695      2.17%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        216428                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              337045504                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               334788160                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               337045504                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            334790144                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1709.08                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1697.64                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1709.08                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1697.65                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        26.61                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    13.35                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   13.26                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  197208514000                       # Total gap between requests
system.mem_ctrls.avgGap                     150290.86                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       110592                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    336934912                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    334788160                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 560787.015125542763                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1708520721.137762308121                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1697635027.359778404236                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1728                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      5264608                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5231096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst    108290000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data 360447516500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 4933277954250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     62667.82                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     68466.16                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks    943067.75                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    91.58                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           3156258420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1677587340                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         18798077760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13650132960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     15566987280.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      48597134670                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      34804184640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       136250363070                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        690.894770                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  88597148000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   6585020000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 102026392500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           3157972020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1678498140                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         18803561280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        13656026340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     15566987280.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      48680224710                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      34734214080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       136277483850                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        691.032293                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  88422850000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   6585020000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 102200690500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    197208560500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 197208560500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     31712121                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         31712121                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     31712121                       # number of overall hits
system.cpu.icache.overall_hits::total        31712121                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          319                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            319                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          319                       # number of overall misses
system.cpu.icache.overall_misses::total           319                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     31699500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     31699500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     31699500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     31699500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     31712440                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     31712440                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     31712440                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     31712440                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000010                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000010                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000010                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000010                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 99371.473354                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 99371.473354                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 99371.473354                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 99371.473354                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          255                       # number of writebacks
system.cpu.icache.writebacks::total               255                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          319                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          319                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          319                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          319                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     31380500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     31380500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     31380500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     31380500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 98371.473354                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 98371.473354                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 98371.473354                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 98371.473354                       # average overall mshr miss latency
system.cpu.icache.replacements                    255                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     31712121                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        31712121                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          319                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           319                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     31699500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     31699500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     31712440                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     31712440                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000010                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000010                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 99371.473354                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 99371.473354                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          319                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          319                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     31380500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     31380500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 98371.473354                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 98371.473354                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 197208560500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            63.997120                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            31712440                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               319                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          99412.037618                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            122500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    63.997120                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999955                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999955                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           64                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          63425199                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         63425199                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 197208560500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 197208560500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 197208560500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     85062020                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         85062020                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     85062077                       # number of overall hits
system.cpu.dcache.overall_hits::total        85062077                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1318534                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1318534                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1318548                       # number of overall misses
system.cpu.dcache.overall_misses::total       1318548                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 190939471000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 190939471000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 190939471000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 190939471000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     86380554                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     86380554                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     86380625                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     86380625                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.015264                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.015264                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.015264                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.015264                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 144811.943416                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 144811.943416                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 144810.405840                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 144810.405840                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       659280                       # number of writebacks
system.cpu.dcache.writebacks::total            659280                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       657596                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       657596                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       657596                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       657596                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       660938                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       660938                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       660944                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       660944                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  92396485500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  92396485500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  92397170500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  92397170500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.007651                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007651                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.007652                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007652                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 139795.995237                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 139795.995237                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 139795.762576                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 139795.762576                       # average overall mshr miss latency
system.cpu.dcache.replacements                 660816                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2042453                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2042453                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         1573                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1573                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     37540000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     37540000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2044026                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2044026                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000770                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000770                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 23865.225683                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 23865.225683                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           15                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1558                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1558                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     34145000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     34145000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000762                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000762                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 21915.917843                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 21915.917843                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     83019567                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       83019567                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      1316961                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1316961                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 190901931000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 190901931000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     84336528                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     84336528                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.015616                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.015616                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 144956.404176                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 144956.404176                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       657581                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       657581                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       659380                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       659380                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  92362340500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  92362340500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.007818                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.007818                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 140074.525312                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 140074.525312                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           57                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            57                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           14                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           14                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.197183                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.197183                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            6                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            6                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       685000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       685000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.084507                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.084507                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 114166.666667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 114166.666667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 197208560500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           127.968961                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            85723089                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            660944                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            129.697961                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            273500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   127.968961                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999758                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999758                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           93                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         173422330                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        173422330                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 197208560500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 197208560500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
