// Seed: 3281997908
module module_0 (
    input  logic id_0,
    output logic id_1,
    input  tri   id_2,
    input  logic id_3
);
  logic id_4 = 1'b0;
  assign id_4 = 1'b0;
  logic id_5 = id_0;
  type_17(
      id_3 - id_2[1] == id_4, id_4, id_3
  );
  logic id_6;
  logic id_7;
  logic id_8;
  logic id_9 = id_7;
  logic id_10;
  logic id_11;
endmodule
