PROJECT: module_top
		working_path: "C:/Users/jwang1/Desktop/module/module/module_top/dd/module_top/syn_results"
		module: module_top
		verilog_file_list: "C:/lscc/diamond/3.4/cae_library/synthesis/verilog/ecp5um.v" "C:/lscc/diamond/3.4/cae_library/synthesis/verilog/pmi_def.v" "C:/Users/jwang1/Desktop/module/module/module_top/dd/module_top/module_top.v"
		vlog_std_v2001: true
		constraint_file_name: "C:/Users/jwang1/Desktop/module/module/module_top/dd/module_top/module_top.fdc"
		suffix_name: edn
		output_file_name: module_top
		write_prf: true
		disable_io_insertion: true
		force_gsr: false
		frequency: 100
		fanout_limit: 50
		retiming: false
		pipe: false
		part: LFE5UM-25F
		speed_grade: 6
		
