# Reading pref.tcl
# do {D:/lscc/latticeproject/lab8/sim1/sim1.mdo}
# Loading project sim1
# Model Technology ModelSim - Lattice FPGA Edition vcom 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 20:09:27 on Nov 26,2022
# vcom -reportprogress 300 -work work D:/lscc/latticeproject/lab8/sim1/LCD_dis.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity LCD_display
# -- Compiling architecture behavioral of LCD_display
# End time: 20:09:27 on Nov 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vcom 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 20:09:27 on Nov 26,2022
# vcom -reportprogress 300 -work work D:/lscc/latticeproject/lab8/sim1/datato595.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity dataTo595
# -- Compiling architecture Series2Parallel of dataTo595
# End time: 20:09:28 on Nov 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vcom 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 20:09:28 on Nov 26,2022
# vcom -reportprogress 300 -work work D:/lscc/latticeproject/lab8/sim1/timeencoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity timeencoder
# -- Compiling architecture encoder of timeencoder
# End time: 20:09:28 on Nov 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vcom 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 20:09:28 on Nov 26,2022
# vcom -reportprogress 300 -work work D:/lscc/latticeproject/lab8/sim1/modestate.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ModeCtrler
# -- Compiling architecture ModeCtrl of ModeCtrler
# End time: 20:09:28 on Nov 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vcom 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 20:09:28 on Nov 26,2022
# vcom -reportprogress 300 -work work D:/lscc/latticeproject/lab8/sim1/modekey.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CycleSampler
# -- Compiling architecture CycleSample of CycleSampler
# End time: 20:09:28 on Nov 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vcom 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 20:09:28 on Nov 26,2022
# vcom -reportprogress 300 -work work D:/lscc/latticeproject/lab8/sim1/adc_i2c.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity adc_i2c
# -- Compiling architecture behavioral of adc_i2c
# ** Warning: D:/lscc/latticeproject/lab8/sim1/adc_i2c.vhd(19): (vcom-1236) Shared variables must be of a protected type.
# ** Warning: D:/lscc/latticeproject/lab8/sim1/adc_i2c.vhd(20): (vcom-1236) Shared variables must be of a protected type.
# ** Warning: D:/lscc/latticeproject/lab8/sim1/adc_i2c.vhd(21): (vcom-1236) Shared variables must be of a protected type.
# ** Warning: D:/lscc/latticeproject/lab8/sim1/adc_i2c.vhd(22): (vcom-1236) Shared variables must be of a protected type.
# ** Warning: D:/lscc/latticeproject/lab8/sim1/adc_i2c.vhd(23): (vcom-1236) Shared variables must be of a protected type.
# ** Warning: D:/lscc/latticeproject/lab8/sim1/adc_i2c.vhd(24): (vcom-1236) Shared variables must be of a protected type.
# ** Warning: D:/lscc/latticeproject/lab8/sim1/adc_i2c.vhd(25): (vcom-1236) Shared variables must be of a protected type.
# ** Warning: D:/lscc/latticeproject/lab8/sim1/adc_i2c.vhd(26): (vcom-1236) Shared variables must be of a protected type.
# End time: 20:09:28 on Nov 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 8
# Model Technology ModelSim - Lattice FPGA Edition vcom 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 20:09:28 on Nov 26,2022
# vcom -reportprogress 300 -work work D:/lscc/latticeproject/lab8/sim1/top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity dianya
# -- Compiling architecture behavioral of dianya
# End time: 20:09:28 on Nov 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L work -L pmi_work -L ovi_machxo2 dianya 
# Start time: 20:09:29 on Nov 26,2022
# //  ModelSim - Lattice FPGA Edition 2020.3 Oct 14 2020
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim - Lattice FPGA Edition and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.dianya(behavioral)
# Loading work.adc_i2c(behavioral)
# Loading work.cyclesampler(cyclesample)
# Loading work.modectrler(modectrl)
# Loading work.timeencoder(encoder)
# Loading work.datato595(series2parallel)
# Loading work.lcd_display(behavioral)
# .main_pane.wave.interior.cs.body.pw.wf
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dianya/tm
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dianya/tm
# ** Fatal: (vsim-3734) Index value 36 is out of range 35 downto 0.
#    Time: 0 ps  Iteration: 0  Process: /dianya/tm/line__93 File: D:/lscc/latticeproject/lab8/sim1/timeencoder.vhd
# Fatal error in ForLoop loop at D:/lscc/latticeproject/lab8/sim1/timeencoder.vhd line 98
# 
# HDL call sequence:
# Stopped at D:/lscc/latticeproject/lab8/sim1/timeencoder.vhd 98 ForLoop loop
# 
run -all
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at D:/lscc/latticeproject/lab8/sim1/timeencoder.vhd 98 ForLoop loop
# 
# WARNING: No extended dataflow license exists
# End time: 20:09:57 on Nov 26,2022, Elapsed time: 0:00:28
# Errors: 1, Warnings: 12
