# Bus Adder System with 7-Segment Display (Proteus)

This project is a digital logic circuit designed in Proteus.  
It includes a custom bus, two 4-bit adders, and 7-segment display modules that shows the result of the addition.


ğŸ“˜ How It Works?
1. Two 4-bit binary inputs enter the system through the bus.  
2. Adders compute the sum.  
3. The output passes through the 7-segment encoder.  
4. The final value appears on the display.


This project is free to use for academic and learning purposes.


### Ø³ÛŒØ³ØªÙ… Ø¨Ø§Ø³ + Ø¬Ù…Ø¹â€ŒÚ©Ù†Ù†Ø¯Ù‡ + Ø³ÙˆÙ†â€ŒØ³Ú¯Ù…Ù†Øª (Ù¾Ø±ÙˆØªØ¦ÙˆØ³)

Ø§ÛŒÙ† Ù¾Ø±ÙˆÚ˜Ù‡ ÛŒÚ© Ù…Ø¯Ø§Ø± Ù…Ù†Ø·Ù‚ÛŒ Ø¯ÛŒØ¬ÛŒØªØ§Ù„ Ø·Ø±Ø§Ø­ÛŒâ€ŒØ´Ø¯Ù‡ Ø¯Ø± Ù¾Ø±ÙˆØªØ¦ÙˆØ³ Ø§Ø³Øª.  
Ù¾Ø±ÙˆÚ˜Ù‡ Ø´Ø§Ù…Ù„ ÛŒÚ© Ø¨Ø§Ø³ Ø·Ø±Ø§Ø­ÛŒâ€ŒØ´Ø¯Ù‡ØŒ Ø¯Ùˆ Ø¬Ù…Ø¹â€ŒÚ©Ù†Ù†Ø¯Ù‡â€ŒÛŒ Û´ Ø¨ÛŒØªÛŒ Ùˆ Ù…Ø§Ú˜ÙˆÙ„ Ù‡Ø§ÛŒ Ø³ÙˆÙ†â€ŒØ³Ú¯Ù…Ù†Øª Ø¨Ø±Ø§ÛŒ Ù†Ù…Ø§ÛŒØ´ Ø®Ø±ÙˆØ¬ÛŒ Ø§Ø³Øª.

ğŸ“˜ Ú†Ú¯ÙˆÙ†Ù‡ Ú©Ø§Ø± Ù…ÛŒ Ú©Ù†Ø¯ØŸ 
Û±. Ø¯Ùˆ ÙˆØ±ÙˆØ¯ÛŒ Û´ Ø¨ÛŒØªÛŒ Ø§Ø² Ø·Ø±ÛŒÙ‚ Ø¨Ø§Ø³ ÙˆØ§Ø±Ø¯ Ù…Ø¯Ø§Ø± Ù…ÛŒâ€ŒØ´ÙˆÙ†Ø¯.  
Û². Ø¬Ù…Ø¹â€ŒÚ©Ù†Ù†Ø¯Ù‡â€ŒÙ‡Ø§ Ù†ØªÛŒØ¬Ù‡ Ø±Ø§ Ù…Ø­Ø§Ø³Ø¨Ù‡ Ù…ÛŒâ€ŒÚ©Ù†Ù†Ø¯.  
Û³. Ø®Ø±ÙˆØ¬ÛŒ ÙˆØ§Ø±Ø¯ Ø³ÙˆÙ†â€ŒØ³Ú¯Ù…Ù†Øª Ù…ÛŒâ€ŒØ´ÙˆØ¯.  
Û´. Ù…Ù‚Ø¯Ø§Ø± Ù†Ù‡Ø§ÛŒÛŒ Ø±ÙˆÛŒ Ù†Ù…Ø§ÛŒØ´Ú¯Ø± Ø¯ÛŒØ¯Ù‡ Ù…ÛŒâ€ŒØ´ÙˆØ¯.

Ø§ÛŒÙ† Ù¾Ø±ÙˆÚ˜Ù‡ Ø¨Ø±Ø§ÛŒ Ø§Ø³ØªÙØ§Ø¯Ù‡â€ŒÛŒ Ø¢Ù…ÙˆØ²Ø´ÛŒ Ùˆ Ø¯Ø§Ù†Ø´Ú¯Ø§Ù‡ÛŒ Ø¢Ø²Ø§Ø¯ Ø§Ø³Øª.



Designed by Rojina ;) 
GitHub: github.com/RojinaAghazadeh


