// Copyright (C) 1991-2012 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 32-bit"
// VERSION "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Full Version"

// DATE "03/08/2019 12:51:43"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module experiment2 (
	altera_reserved_tms,
	altera_reserved_tck,
	altera_reserved_tdi,
	altera_reserved_tdo,
	push_button_i_external_connection_export,
	switch_i_external_connection_export,
	led_red_o_external_connection_export,
	clock_50_i_clk_in_reset_reset_n,
	led_green_o_external_connection_export,
	clock_50_i_clk_in_clk,
	sram_0_external_interface_DQ,
	sram_0_external_interface_ADDR,
	sram_0_external_interface_LB_N,
	sram_0_external_interface_UB_N,
	sram_0_external_interface_CE_N,
	sram_0_external_interface_OE_N,
	sram_0_external_interface_WE_N);
input 	altera_reserved_tms;
input 	altera_reserved_tck;
input 	altera_reserved_tdi;
output 	altera_reserved_tdo;
input 	[3:0] push_button_i_external_connection_export;
input 	[16:0] switch_i_external_connection_export;
output 	[17:0] led_red_o_external_connection_export;
input 	clock_50_i_clk_in_reset_reset_n;
output 	[8:0] led_green_o_external_connection_export;
input 	clock_50_i_clk_in_clk;
inout 	[15:0] sram_0_external_interface_DQ;
output 	[17:0] sram_0_external_interface_ADDR;
output 	sram_0_external_interface_LB_N;
output 	sram_0_external_interface_UB_N;
output 	sram_0_external_interface_CE_N;
output 	sram_0_external_interface_OE_N;
output 	sram_0_external_interface_WE_N;

// Design Ports Information
// sram_0_external_interface_DQ[0]	=>  Location: PIN_AD8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// sram_0_external_interface_DQ[1]	=>  Location: PIN_AE6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// sram_0_external_interface_DQ[2]	=>  Location: PIN_AF6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// sram_0_external_interface_DQ[3]	=>  Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// sram_0_external_interface_DQ[4]	=>  Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// sram_0_external_interface_DQ[5]	=>  Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// sram_0_external_interface_DQ[6]	=>  Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// sram_0_external_interface_DQ[7]	=>  Location: PIN_Y11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// sram_0_external_interface_DQ[8]	=>  Location: PIN_AE7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// sram_0_external_interface_DQ[9]	=>  Location: PIN_AF7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// sram_0_external_interface_DQ[10]	=>  Location: PIN_AE8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// sram_0_external_interface_DQ[11]	=>  Location: PIN_AF8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// sram_0_external_interface_DQ[12]	=>  Location: PIN_W11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// sram_0_external_interface_DQ[13]	=>  Location: PIN_W12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// sram_0_external_interface_DQ[14]	=>  Location: PIN_AC9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// sram_0_external_interface_DQ[15]	=>  Location: PIN_AC10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// led_red_o_external_connection_export[0]	=>  Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// led_red_o_external_connection_export[1]	=>  Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// led_red_o_external_connection_export[2]	=>  Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// led_red_o_external_connection_export[3]	=>  Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// led_red_o_external_connection_export[4]	=>  Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// led_red_o_external_connection_export[5]	=>  Location: PIN_AD23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// led_red_o_external_connection_export[6]	=>  Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// led_red_o_external_connection_export[7]	=>  Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// led_red_o_external_connection_export[8]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// led_red_o_external_connection_export[9]	=>  Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// led_red_o_external_connection_export[10]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// led_red_o_external_connection_export[11]	=>  Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// led_red_o_external_connection_export[12]	=>  Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// led_red_o_external_connection_export[13]	=>  Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// led_red_o_external_connection_export[14]	=>  Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// led_red_o_external_connection_export[15]	=>  Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// led_red_o_external_connection_export[16]	=>  Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// led_red_o_external_connection_export[17]	=>  Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// led_green_o_external_connection_export[0]	=>  Location: PIN_AE22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// led_green_o_external_connection_export[1]	=>  Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// led_green_o_external_connection_export[2]	=>  Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// led_green_o_external_connection_export[3]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// led_green_o_external_connection_export[4]	=>  Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// led_green_o_external_connection_export[5]	=>  Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// led_green_o_external_connection_export[6]	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// led_green_o_external_connection_export[7]	=>  Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// led_green_o_external_connection_export[8]	=>  Location: PIN_Y12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// sram_0_external_interface_ADDR[0]	=>  Location: PIN_AE4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// sram_0_external_interface_ADDR[1]	=>  Location: PIN_AF4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// sram_0_external_interface_ADDR[2]	=>  Location: PIN_AC5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// sram_0_external_interface_ADDR[3]	=>  Location: PIN_AC6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// sram_0_external_interface_ADDR[4]	=>  Location: PIN_AD4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// sram_0_external_interface_ADDR[5]	=>  Location: PIN_AD5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// sram_0_external_interface_ADDR[6]	=>  Location: PIN_AE5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// sram_0_external_interface_ADDR[7]	=>  Location: PIN_AF5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// sram_0_external_interface_ADDR[8]	=>  Location: PIN_AD6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// sram_0_external_interface_ADDR[9]	=>  Location: PIN_AD7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// sram_0_external_interface_ADDR[10]	=>  Location: PIN_V10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// sram_0_external_interface_ADDR[11]	=>  Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// sram_0_external_interface_ADDR[12]	=>  Location: PIN_AC7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// sram_0_external_interface_ADDR[13]	=>  Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// sram_0_external_interface_ADDR[14]	=>  Location: PIN_W10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// sram_0_external_interface_ADDR[15]	=>  Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// sram_0_external_interface_ADDR[16]	=>  Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// sram_0_external_interface_ADDR[17]	=>  Location: PIN_AC8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// sram_0_external_interface_LB_N	=>  Location: PIN_AE9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// sram_0_external_interface_UB_N	=>  Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// sram_0_external_interface_CE_N	=>  Location: PIN_AC11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// sram_0_external_interface_OE_N	=>  Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// sram_0_external_interface_WE_N	=>  Location: PIN_AE10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// clock_50_i_clk_in_clk	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// clock_50_i_clk_in_reset_reset_n	=>  Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// push_button_i_external_connection_export[0]	=>  Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// switch_i_external_connection_export[0]	=>  Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// push_button_i_external_connection_export[1]	=>  Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// switch_i_external_connection_export[1]	=>  Location: PIN_N26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// push_button_i_external_connection_export[2]	=>  Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// switch_i_external_connection_export[2]	=>  Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// push_button_i_external_connection_export[3]	=>  Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// switch_i_external_connection_export[3]	=>  Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// switch_i_external_connection_export[4]	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// switch_i_external_connection_export[5]	=>  Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// switch_i_external_connection_export[6]	=>  Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// switch_i_external_connection_export[7]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// switch_i_external_connection_export[8]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// switch_i_external_connection_export[9]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// switch_i_external_connection_export[10]	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// switch_i_external_connection_export[11]	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// switch_i_external_connection_export[12]	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// switch_i_external_connection_export[13]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// switch_i_external_connection_export[14]	=>  Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// switch_i_external_connection_export[15]	=>  Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// switch_i_external_connection_export[16]	=>  Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// altera_reserved_tms	=>  Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// altera_reserved_tck	=>  Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// altera_reserved_tdi	=>  Location: PIN_M8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// altera_reserved_tdo	=>  Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("experiment2_v.sdo");
// synopsys translate_on

wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[0]~5_combout ;
wire \cpu_0|Add1~6_combout ;
wire \cpu_0|Add1~8_combout ;
wire \cpu_0|Add1~12_combout ;
wire \cpu_0|Add1~14_combout ;
wire \cpu_0|Add1~16_combout ;
wire \cpu_0|Add1~18_combout ;
wire \cpu_0|Add1~24_combout ;
wire \cpu_0|Add1~26_combout ;
wire \cpu_0|Add1~28_combout ;
wire \cpu_0|Add1~30_combout ;
wire \cpu_0|Add2~20_combout ;
wire \cpu_0|Add2~32_combout ;
wire \cpu_0|Add2~34_combout ;
wire \cpu_0|Add2~36_combout ;
wire \cpu_0|Add2~38_combout ;
wire \cpu_0|E_src2[18]~2_combout ;
wire \cpu_0|E_src2[17]~3_combout ;
wire \cpu_0|Add1~42_combout ;
wire \cpu_0|Add1~46_combout ;
wire \cpu_0|Add1~48_combout ;
wire \cpu_0|Add1~50_combout ;
wire \cpu_0|Add1~53 ;
wire \cpu_0|Add1~55 ;
wire \cpu_0|Add1~54_combout ;
wire \cpu_0|Add1~57 ;
wire \cpu_0|Add1~56_combout ;
wire \cpu_0|Add1~59 ;
wire \cpu_0|Add1~58_combout ;
wire \cpu_0|Add1~61 ;
wire \cpu_0|Add1~60_combout ;
wire \cpu_0|Add1~63 ;
wire \cpu_0|Add1~62_combout ;
wire \cpu_0|Add1~64_combout ;
wire \cpu_0|Add2~42_combout ;
wire \cpu_0|Add2~46_combout ;
wire \cpu_0|Add2~48_combout ;
wire \cpu_0|Add2~50_combout ;
wire \cpu_0|Add2~54_combout ;
wire \cpu_0|Add2~56_combout ;
wire \cpu_0|Add2~58_combout ;
wire \cpu_0|Add2~60_combout ;
wire \cpu_0|av_ld_byte1_data[2]~2_combout ;
wire \cpu_0|av_ld_byte1_data[7]~7_combout ;
wire \cpu_0|E_src2[28]~5_combout ;
wire \cpu_0|E_src2[26]~7_combout ;
wire \cpu_0|E_src2[21]~11_combout ;
wire \cpu_0|E_src2[30]~13_combout ;
wire \cpu_0|E_src2[29]~14_combout ;
wire \cpu_0|E_shift_rot_cnt[3]~12 ;
wire \cpu_0|E_shift_rot_cnt[4]~13_combout ;
wire \jtag_uart_0|Add0~2_combout ;
wire \jtag_uart_0|Add0~6_combout ;
wire \jtag_uart_0|Add0~8_combout ;
wire \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~7_combout ;
wire \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~11_combout ;
wire \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~16 ;
wire \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~18 ;
wire \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~17_combout ;
wire \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]~19_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|length[1]~16_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|length[2]~18_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|length[4]~22_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|length[5]~24_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|length[6]~26_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|length[7]~28_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|length[10]~34_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|length[11]~36_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|Add2~2_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|Add2~6_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|Add2~8_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|Add2~16_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|Add1~1 ;
wire \custom_counter_component_0|custom_counter_unit_inst|Add1~0_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|Add1~3 ;
wire \custom_counter_component_0|custom_counter_unit_inst|Add1~2_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|Add1~5 ;
wire \custom_counter_component_0|custom_counter_unit_inst|Add1~4_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|Add1~7 ;
wire \custom_counter_component_0|custom_counter_unit_inst|Add1~6_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|Add1~9 ;
wire \custom_counter_component_0|custom_counter_unit_inst|Add1~8_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|Add1~11 ;
wire \custom_counter_component_0|custom_counter_unit_inst|Add1~10_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|Add1~13 ;
wire \custom_counter_component_0|custom_counter_unit_inst|Add1~12_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|Add1~15 ;
wire \custom_counter_component_0|custom_counter_unit_inst|Add1~14_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|Add1~17 ;
wire \custom_counter_component_0|custom_counter_unit_inst|Add1~16_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|Add1~19 ;
wire \custom_counter_component_0|custom_counter_unit_inst|Add1~18_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|Add1~21 ;
wire \custom_counter_component_0|custom_counter_unit_inst|Add1~20_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|Add1~23 ;
wire \custom_counter_component_0|custom_counter_unit_inst|Add1~22_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|Add1~25 ;
wire \custom_counter_component_0|custom_counter_unit_inst|Add1~24_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|Add1~27 ;
wire \custom_counter_component_0|custom_counter_unit_inst|Add1~26_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|Add1~29 ;
wire \custom_counter_component_0|custom_counter_unit_inst|Add1~28_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|Add1~30_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|LessThan2~1_cout ;
wire \custom_counter_component_0|custom_counter_unit_inst|LessThan2~3_cout ;
wire \custom_counter_component_0|custom_counter_unit_inst|LessThan2~5_cout ;
wire \custom_counter_component_0|custom_counter_unit_inst|LessThan2~7_cout ;
wire \custom_counter_component_0|custom_counter_unit_inst|LessThan2~9_cout ;
wire \custom_counter_component_0|custom_counter_unit_inst|LessThan2~11_cout ;
wire \custom_counter_component_0|custom_counter_unit_inst|LessThan2~13_cout ;
wire \custom_counter_component_0|custom_counter_unit_inst|LessThan2~15_cout ;
wire \custom_counter_component_0|custom_counter_unit_inst|LessThan2~17_cout ;
wire \custom_counter_component_0|custom_counter_unit_inst|LessThan2~19_cout ;
wire \custom_counter_component_0|custom_counter_unit_inst|LessThan2~21_cout ;
wire \custom_counter_component_0|custom_counter_unit_inst|LessThan2~23_cout ;
wire \custom_counter_component_0|custom_counter_unit_inst|LessThan2~25_cout ;
wire \custom_counter_component_0|custom_counter_unit_inst|LessThan2~27_cout ;
wire \custom_counter_component_0|custom_counter_unit_inst|LessThan2~29_cout ;
wire \custom_counter_component_0|custom_counter_unit_inst|LessThan2~30_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|LessThan3~1_cout ;
wire \custom_counter_component_0|custom_counter_unit_inst|LessThan3~3_cout ;
wire \custom_counter_component_0|custom_counter_unit_inst|LessThan3~5_cout ;
wire \custom_counter_component_0|custom_counter_unit_inst|LessThan3~7_cout ;
wire \custom_counter_component_0|custom_counter_unit_inst|LessThan3~9_cout ;
wire \custom_counter_component_0|custom_counter_unit_inst|LessThan3~11_cout ;
wire \custom_counter_component_0|custom_counter_unit_inst|LessThan3~13_cout ;
wire \custom_counter_component_0|custom_counter_unit_inst|LessThan3~15_cout ;
wire \custom_counter_component_0|custom_counter_unit_inst|LessThan3~17_cout ;
wire \custom_counter_component_0|custom_counter_unit_inst|LessThan3~19_cout ;
wire \custom_counter_component_0|custom_counter_unit_inst|LessThan3~21_cout ;
wire \custom_counter_component_0|custom_counter_unit_inst|LessThan3~23_cout ;
wire \custom_counter_component_0|custom_counter_unit_inst|LessThan3~25_cout ;
wire \custom_counter_component_0|custom_counter_unit_inst|LessThan3~27_cout ;
wire \custom_counter_component_0|custom_counter_unit_inst|LessThan3~29_cout ;
wire \custom_counter_component_0|custom_counter_unit_inst|LessThan3~30_combout ;
wire \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|tdo~reg0_regout ;
wire \led_green_o|always0~0_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|DRsize.000~regout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~10_combout ;
wire \cpu_0_data_master_translator|av_waitrequest~0_combout ;
wire \cmd_xbar_demux_001|sink_ready~0_combout ;
wire \led_green_o_s1_translator|read_latency_shift_reg~4_combout ;
wire \addr_router|Equal1~3_combout ;
wire \switch_i_s1_translator|wait_latency_counter[1]~0_combout ;
wire \cpu_0_data_master_translator|end_begintransfer~regout ;
wire \cpu_0_data_master_translator|av_waitrequest~2_combout ;
wire \rsp_xbar_mux_001|WideOr1~1_combout ;
wire \cpu_0_data_master_translator|av_waitrequest~3_combout ;
wire \cmd_xbar_demux_001|WideOr0~4_combout ;
wire \cpu_0_data_master_translator|av_waitrequest~4_combout ;
wire \cpu_0|E_logic_result[19]~2_combout ;
wire \cpu_0|E_logic_result[17]~4_combout ;
wire \cpu_0|E_logic_result[16]~5_combout ;
wire \cpu_0|E_logic_result[11]~10_combout ;
wire \cpu_0|E_logic_result[7]~14_combout ;
wire \cpu_0|E_logic_result[2]~18_combout ;
wire \led_red_o_s1_translator|av_waitrequest_generated~0_combout ;
wire \led_red_o_s1_translator|read_latency_shift_reg~5_combout ;
wire \led_red_o_s1_translator|read_latency_shift_reg~6_combout ;
wire \cpu_0|R_ctrl_uncond_cti_non_br~regout ;
wire \cmd_xbar_demux|src1_valid~0_combout ;
wire \cpu_0|F_pc_no_crst_nxt[9]~4_combout ;
wire \cpu_0_instruction_master_translator|read_accepted~1_combout ;
wire \cpu_0|F_pc_no_crst_nxt[17]~8_combout ;
wire \cpu_0|av_ld_waiting_for_data_nxt~0_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~11_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~12_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~regout ;
wire \cpu_0|R_wr_dst_reg~regout ;
wire \cpu_0|W_rf_wren~combout ;
wire \cpu_0|W_rf_wr_data[0]~0_combout ;
wire \custom_counter_component_0_avalon_slave_0_translator|wait_latency_counter~1_combout ;
wire \custom_counter_component_0_avalon_slave_0_translator|Add0~0_combout ;
wire \push_button_i_s1_translator|wait_latency_counter[1]~0_combout ;
wire \cpu_0_jtag_debug_module_translator|av_begintransfer~1_combout ;
wire \switch_i_s1_translator|Add0~0_combout ;
wire \switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \cpu_0_data_master_translator|end_begintransfer~0_combout ;
wire \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]~regout ;
wire \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][19]~regout ;
wire \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][51]~regout ;
wire \cpu_0|Equal2~2_combout ;
wire \cpu_0|R_src2_lo[5]~1_combout ;
wire \cpu_0|R_src2_lo[4]~2_combout ;
wire \cpu_0|Equal2~7_combout ;
wire \cpu_0|D_ctrl_br_cmp~1_combout ;
wire \cpu_0|R_src2_lo[7]~15_combout ;
wire \led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~0_combout ;
wire \cpu_0|wait_for_one_post_bret_inst~regout ;
wire \cpu_0|D_ctrl_exception~0_combout ;
wire \cpu_0|D_ctrl_exception~2_combout ;
wire \cpu_0|D_ctrl_uncond_cti_non_br~0_combout ;
wire \cpu_0|D_ctrl_uncond_cti_non_br~1_combout ;
wire \cpu_0|Equal122~0_combout ;
wire \cpu_0|Equal122~1_combout ;
wire \cpu_0|Equal122~2_combout ;
wire \cpu_0|Equal122~3_combout ;
wire \cpu_0|Equal122~4_combout ;
wire \cpu_0|E_logic_result[21]~25_combout ;
wire \cpu_0|E_logic_result[0]~27_combout ;
wire \cpu_0|E_logic_result[24]~29_combout ;
wire \cpu_0|E_logic_result[30]~31_combout ;
wire \cpu_0|E_logic_result[29]~32_combout ;
wire \cpu_0|Equal122~8_combout ;
wire \cpu_0|E_invert_arith_src_msb~regout ;
wire \cpu_0|av_ld_waiting_for_data~regout ;
wire \cpu_0|av_ld_waiting_for_data_nxt~1_combout ;
wire \cpu_0|av_ld_aligning_data_nxt~1_combout ;
wire \cpu_0|E_stall~3_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~0_combout ;
wire \cpu_0|D_wr_dst_reg~2_combout ;
wire \cpu_0|D_ctrl_implicit_dst_eretaddr~4_combout ;
wire \cpu_0|D_ctrl_implicit_dst_eretaddr~5_combout ;
wire \cpu_0|Equal2~12_combout ;
wire \cpu_0|D_wr_dst_reg~combout ;
wire \rsp_xbar_mux_001|src_payload~0_combout ;
wire \rsp_xbar_mux_001|src_data[0]~2_combout ;
wire \custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~0_combout ;
wire \push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout ;
wire \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][75]~regout ;
wire \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~7_combout ;
wire \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][19]~regout ;
wire \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~8_combout ;
wire \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][51]~regout ;
wire \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~10_combout ;
wire \rsp_xbar_mux|src_payload~4_combout ;
wire \rsp_xbar_mux|src_payload~6_combout ;
wire \cpu_0|F_iw[14]~28_combout ;
wire \cpu_0|D_ctrl_hi_imm16~0_combout ;
wire \cpu_0|D_ctrl_force_src2_zero~0_combout ;
wire \cpu_0|D_ctrl_force_src2_zero~1_combout ;
wire \cpu_0|F_iw[7]~37_combout ;
wire \cpu_0|F_iw[6]~39_combout ;
wire \rsp_xbar_mux|src_payload~9_combout ;
wire \cpu_0|D_ctrl_unsigned_lo_imm16~0_combout ;
wire \rsp_xbar_mux|src_payload~10_combout ;
wire \cpu_0|F_iw[18]~44_combout ;
wire \cpu_0|F_iw[17]~45_combout ;
wire \rsp_xbar_mux_001|src_payload~2_combout ;
wire \rsp_xbar_mux_001|src_data[1]~5_combout ;
wire \rsp_xbar_mux_001|src_data[2]~8_combout ;
wire \rsp_xbar_mux_001|src_payload~6_combout ;
wire \rsp_xbar_mux_001|src_data[3]~14_combout ;
wire \cpu_0|av_ld_byte0_data_nxt[4]~12_combout ;
wire \cpu_0|av_ld_byte0_data_nxt[5]~17_combout ;
wire \cpu_0|av_ld_byte0_data_nxt[6]~23_combout ;
wire \cpu_0|av_ld_byte0_data_nxt[7]~29_combout ;
wire \rsp_xbar_mux_001|src_data[8]~17_combout ;
wire \width_adapter_001|data_reg~0_combout ;
wire \cpu_0|W_ipending_reg_nxt[1]~2_combout ;
wire \jtag_uart_0|ien_AF~regout ;
wire \cpu_0|wait_for_one_post_bret_inst~0_combout ;
wire \width_adapter_001|data_reg~1_combout ;
wire \rsp_xbar_mux_001|src_data[10]~22_combout ;
wire \rsp_xbar_mux_001|src_data[10]~23_combout ;
wire \rsp_xbar_mux_001|src_data[10]~24_combout ;
wire \rsp_xbar_mux_001|src_data[13]~28_combout ;
wire \rsp_xbar_mux_001|src_data[13]~29_combout ;
wire \rsp_xbar_mux_001|src_data[13]~30_combout ;
wire \rsp_xbar_mux_001|src_data[14]~31_combout ;
wire \rsp_xbar_mux_001|src_data[14]~32_combout ;
wire \rsp_xbar_mux_001|src_data[14]~33_combout ;
wire \rsp_xbar_mux_001|src_data[15]~34_combout ;
wire \rsp_xbar_mux_001|src_data[15]~35_combout ;
wire \rsp_xbar_mux_001|src_data[15]~36_combout ;
wire \rsp_xbar_mux_001|src_data[16]~38_combout ;
wire \rsp_xbar_mux_001|src_data[17]~40_combout ;
wire \cpu_0|E_invert_arith_src_msb~0_combout ;
wire \cpu_0|E_invert_arith_src_msb~1_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~1_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|comb~1_combout ;
wire \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|read_req~regout ;
wire \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count~3_combout ;
wire \jtag_uart_0|av_readdata[0]~1_combout ;
wire \cpu_0|Equal127~3_combout ;
wire \cpu_0|R_ctrl_rot_right~regout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|sync2_udr~regout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|monitor_go~regout ;
wire \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][51]~regout ;
wire \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~12_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[11]~9_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[13]~10_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[12]~11_combout ;
wire \width_adapter_001|data_reg~8_combout ;
wire \width_adapter_001|data_reg~9_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[14]~13_combout ;
wire \width_adapter_001|data_reg~10_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[9]~16_combout ;
wire \cpu_0|F_iw[27]~46_combout ;
wire \cpu_0|F_iw[29]~50_combout ;
wire \cpu_0|F_iw[31]~54_combout ;
wire \width_adapter_001|data_reg~12_combout ;
wire \width_adapter_001|data_reg~15_combout ;
wire \rsp_xbar_mux_001|src_payload~13_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[21]~21_combout ;
wire \rsp_xbar_mux_001|src_payload~15_combout ;
wire \rsp_xbar_mux_001|src_data[18]~44_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[20]~22_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[18]~24_combout ;
wire \jtag_uart_0|av_readdata[3]~4_combout ;
wire \jtag_uart_0|av_readdata[6]~7_combout ;
wire \jtag_uart_0|av_readdata[7]~8_combout ;
wire \push_button_i|edge_capture~1_combout ;
wire \push_button_i|edge_capture~3_combout ;
wire \jtag_uart_0|LessThan0~0_combout ;
wire \jtag_uart_0|LessThan1~1_combout ;
wire \jtag_uart_0|ac~regout ;
wire \rsp_xbar_mux_001|src_payload~16_combout ;
wire \rsp_xbar_mux_001|src_data[21]~45_combout ;
wire \jtag_uart_0|woverflow~regout ;
wire \rsp_xbar_mux_001|src_data[22]~46_combout ;
wire \jtag_uart_0|rvalid~regout ;
wire \rsp_xbar_mux_001|src_payload~18_combout ;
wire \rsp_xbar_mux_001|src_payload~19_combout ;
wire \cpu_0|av_ld_byte3_data_nxt~0_combout ;
wire \cpu_0|av_ld_byte3_data_nxt~4_combout ;
wire \cpu_0_jtag_debug_module_translator|end_begintransfer~regout ;
wire \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout ;
wire \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout ;
wire \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count~5_combout ;
wire \cpu_0|D_ctrl_rot_right~0_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~31_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~3_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|monitor_go~0_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[27]~26_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[28]~27_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[30]~29_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[31]~30_combout ;
wire \cpu_0|av_ld_byte3_data_nxt~6_combout ;
wire \cpu_0|av_ld_byte3_data_nxt~8_combout ;
wire \push_button_i|read_mux_out[1]~10_combout ;
wire \custom_counter_component_0|Selector29~0_combout ;
wire \push_button_i|read_mux_out[3]~12_combout ;
wire \custom_counter_component_0|Selector25~0_combout ;
wire \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout ;
wire \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ;
wire \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout ;
wire \custom_counter_component_0|Selector21~0_combout ;
wire \jtag_uart_0|ac~0_combout ;
wire \jtag_uart_0|ac~1_combout ;
wire \custom_counter_component_0|Selector18~0_combout ;
wire \custom_counter_component_0|Selector17~0_combout ;
wire \jtag_uart_0|woverflow~0_combout ;
wire \jtag_uart_0|woverflow~1_combout ;
wire \cpu_0|av_ld_byte3_data_nxt~14_combout ;
wire \custom_counter_component_0|Selector16~0_combout ;
wire \jtag_uart_0|rvalid~0_combout ;
wire \custom_counter_component_0|Selector14~0_combout ;
wire \cpu_0|W_alu_result[26]~22_combout ;
wire \cpu_0|E_alu_result[28]~23_combout ;
wire \cpu_0|E_alu_result[28]~24_combout ;
wire \cpu_0|E_alu_result[27]~25_combout ;
wire \cpu_0|E_alu_result[26]~27_combout ;
wire \cpu_0|E_alu_result[25]~29_combout ;
wire \cpu_0|E_alu_result[25]~30_combout ;
wire \cpu_0|E_alu_result[23]~31_combout ;
wire \cpu_0|E_alu_result[23]~32_combout ;
wire \cpu_0|E_alu_result[21]~35_combout ;
wire \cpu_0|E_alu_result[21]~36_combout ;
wire \cpu_0|E_alu_result[24]~37_combout ;
wire \cpu_0|E_alu_result[24]~38_combout ;
wire \cpu_0|E_alu_result[30]~41_combout ;
wire \cpu_0|E_alu_result[30]~42_combout ;
wire \cpu_0|E_alu_result[29]~43_combout ;
wire \cpu_0|E_alu_result[29]~44_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~37_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~4_combout ;
wire \cpu_0_jtag_debug_module_translator|end_begintransfer~0_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~39_combout ;
wire \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ;
wire \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ;
wire \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout ;
wire \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count~6_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~49_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~5_combout ;
wire \custom_counter_component_0|Selector13~0_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|Equal0~2_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|state_flag~0_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~51_combout ;
wire \custom_counter_component_0|Selector10~0_combout ;
wire \custom_counter_component_0|Selector9~0_combout ;
wire \custom_counter_component_0|Selector8~0_combout ;
wire \custom_counter_component_0|Selector6~0_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~55_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~8_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~57_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~59_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~61_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~9_combout ;
wire \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~14_combout ;
wire \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count~7_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|s_j[1]~2_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|s_j[1]~3_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|s_j[1]~4_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|s_j[1]~5_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|s_j[1]~6_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|s_j[1]~7_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|s_j[1]~8_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|s_j[1]~9_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|s_j[1]~10_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|s_j[1]~11_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|LessThan4~8_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|LessThan4~11_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~14_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|s_i~1_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|s_i~2_combout ;
wire \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~16_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|s_i~3_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|s_i~4_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|s_j~17_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|s_j~18_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|s_i~7_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|s_i~8_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~15_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|s_i~9_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~17_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~18_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~19_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~21_combout ;
wire \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count~8_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|i~3_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|min~0_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|max[9]~0_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|max[9]~1_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|min~1_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|min[3]~2_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|min~3_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|min~4_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|min~5_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|min~6_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|min~7_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|min~8_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|min~9_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|min~10_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|min~11_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|min~12_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|min~13_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|max~2_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|min~14_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|min~15_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|min~16_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|min~17_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~66_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~68_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~70_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~78_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~22_combout ;
wire \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count~9_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~24_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~25_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~26_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~27_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~29_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~30_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~31_combout ;
wire \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count~10_combout ;
wire \led_green_o_s1_translator|read_latency_shift_reg~7_combout ;
wire \cpu_0|F_pc_no_crst_nxt[17]~9_combout ;
wire \cpu_0|E_alu_result[28]~45_combout ;
wire \cpu_0|E_alu_result[23]~49_combout ;
wire \cpu_0|E_alu_result[21]~51_combout ;
wire \cpu_0|E_alu_result[30]~54_combout ;
wire \cpu_0|E_alu_result[29]~55_combout ;
wire \led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout ;
wire \led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout ;
wire \cmd_xbar_mux|arb|top_priority_reg[0]~1_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[2]~0_combout ;
wire \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~21_combout ;
wire \custom_counter_component_0|write_enable_a[0]~1_combout ;
wire \altera_internal_jtag~TCKUTAP ;
wire \auto_hub|hub_info_reg|word_counter[0]~8 ;
wire \auto_hub|hub_info_reg|word_counter[0]~7_combout ;
wire \auto_hub|hub_info_reg|word_counter[1]~12 ;
wire \auto_hub|hub_info_reg|word_counter[1]~11_combout ;
wire \auto_hub|hub_info_reg|word_counter[2]~14 ;
wire \auto_hub|hub_info_reg|word_counter[2]~13_combout ;
wire \auto_hub|hub_info_reg|word_counter[3]~16 ;
wire \auto_hub|hub_info_reg|word_counter[3]~15_combout ;
wire \auto_hub|hub_info_reg|word_counter[4]~17_combout ;
wire \auto_hub|irf_reg[1][2]~regout ;
wire \auto_hub|irf_reg[1][3]~regout ;
wire \auto_hub|irf_reg[1][4]~regout ;
wire \auto_hub|irf_reg[2][1]~regout ;
wire \auto_hub|irf_reg[2][2]~regout ;
wire \auto_hub|irf_reg[2][3]~regout ;
wire \auto_hub|irf_reg[2][4]~regout ;
wire \auto_hub|tdo_bypass_reg~regout ;
wire \auto_hub|tdo~0_combout ;
wire \auto_hub|tdo~1_combout ;
wire \auto_hub|tdo~2_combout ;
wire \auto_hub|tdo~3_combout ;
wire \auto_hub|irf_reg[1][0]~1_combout ;
wire \auto_hub|irf_reg[1][0]~3_combout ;
wire \auto_hub|shadow_irf_reg[1][2]~regout ;
wire \auto_hub|irf_reg~7_combout ;
wire \auto_hub|shadow_irf_reg[1][3]~regout ;
wire \auto_hub|irf_reg~8_combout ;
wire \auto_hub|shadow_irf_reg[1][4]~regout ;
wire \auto_hub|irf_reg~9_combout ;
wire \auto_hub|shadow_irf_reg[2][1]~regout ;
wire \auto_hub|irf_reg~13_combout ;
wire \auto_hub|shadow_irf_reg[2][2]~regout ;
wire \auto_hub|irf_reg~14_combout ;
wire \auto_hub|shadow_irf_reg[2][3]~regout ;
wire \auto_hub|irf_reg~15_combout ;
wire \auto_hub|shadow_irf_reg[2][4]~regout ;
wire \auto_hub|irf_reg~16_combout ;
wire \auto_hub|virtual_dr_scan_reg~regout ;
wire \auto_hub|node_ena~2_combout ;
wire \auto_hub|tdo_bypass_reg~0_combout ;
wire \auto_hub|irsr_reg[6]~3_combout ;
wire \auto_hub|irsr_reg[2]~9_combout ;
wire \auto_hub|hub_info_reg|WORD_SR~0_combout ;
wire \auto_hub|hub_info_reg|WORD_SR~1_combout ;
wire \auto_hub|hub_info_reg|WORD_SR~2_combout ;
wire \auto_hub|hub_info_reg|WORD_SR~3_combout ;
wire \auto_hub|hub_info_reg|WORD_SR~4_combout ;
wire \auto_hub|hub_info_reg|WORD_SR~5_combout ;
wire \auto_hub|hub_info_reg|WORD_SR~6_combout ;
wire \auto_hub|hub_info_reg|clear_signal~combout ;
wire \auto_hub|hub_info_reg|WORD_SR[1]~7_combout ;
wire \auto_hub|hub_mode_reg[1]~0_combout ;
wire \auto_hub|reset_ena_reg_proc~0_combout ;
wire \auto_hub|shadow_irf_reg~4_combout ;
wire \auto_hub|shadow_irf_reg~5_combout ;
wire \auto_hub|shadow_irf_reg~6_combout ;
wire \auto_hub|irsr_reg[4]~14_combout ;
wire \auto_hub|shadow_irf_reg~10_combout ;
wire \auto_hub|shadow_irf_reg~11_combout ;
wire \auto_hub|shadow_irf_reg~12_combout ;
wire \auto_hub|shadow_irf_reg~13_combout ;
wire \auto_hub|Equal0~2_combout ;
wire \auto_hub|reset_ena_reg~regout ;
wire \auto_hub|hub_info_reg|word_counter[2]~9_combout ;
wire \auto_hub|hub_info_reg|word_counter[2]~10_combout ;
wire \auto_hub|hub_info_reg|WORD_SR~8_combout ;
wire \auto_hub|hub_info_reg|WORD_SR~9_combout ;
wire \auto_hub|shadow_jsm|tms_cnt~1_combout ;
wire \auto_hub|hub_info_reg|WORD_SR~10_combout ;
wire \auto_hub|hub_info_reg|WORD_SR~11_combout ;
wire \auto_hub|hub_info_reg|WORD_SR~12_combout ;
wire \auto_hub|hub_info_reg|WORD_SR~13_combout ;
wire \auto_hub|hub_info_reg|WORD_SR~14_combout ;
wire \auto_hub|hub_info_reg|word_counter[2]~19_combout ;
wire \auto_hub|clr_reg~_wirecell_combout ;
wire \auto_hub|shadow_jsm|state[0]~_wirecell_combout ;
wire \altera_internal_jtag~TCKUTAPclkctrl_outclk ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[0]~feeder_combout ;
wire \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|tdo~reg0feeder_combout ;
wire \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rdata[1]~feeder_combout ;
wire \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rdata[2]~feeder_combout ;
wire \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rdata[5]~feeder_combout ;
wire \jtag_uart_0|ien_AF~feeder_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[1]~feeder_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|ir_out[0]~feeder_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|ir_out[1]~feeder_combout ;
wire \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]~feeder_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|sync2_udr~feeder_combout ;
wire \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][51]~feeder_combout ;
wire \push_button_i|d2_data_in[0]~feeder_combout ;
wire \push_button_i|d2_data_in[2]~feeder_combout ;
wire \switch_i_s1_translator|av_readdata_pre[10]~feeder_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|start_pos[1]~feeder_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|start_pos[2]~feeder_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|start_pos[4]~feeder_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|start_pos[5]~feeder_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|start_pos[7]~feeder_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|start_pos[8]~feeder_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|start_pos[9]~feeder_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[9]~feeder_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|min[11]~feeder_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|min[6]~feeder_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|min[4]~feeder_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|min[2]~feeder_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|min[12]~feeder_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|min[13]~feeder_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|min[14]~feeder_combout ;
wire \push_button_i|d1_data_in[2]~feeder_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|DRsize.000~feeder_combout ;
wire \sram_0_external_interface_DQ[0]~0 ;
wire \sram_0_external_interface_DQ[1]~1 ;
wire \sram_0_external_interface_DQ[2]~2 ;
wire \sram_0_external_interface_DQ[3]~3 ;
wire \sram_0_external_interface_DQ[4]~4 ;
wire \sram_0_external_interface_DQ[5]~5 ;
wire \sram_0_external_interface_DQ[6]~6 ;
wire \sram_0_external_interface_DQ[7]~7 ;
wire \sram_0_external_interface_DQ[8]~8 ;
wire \sram_0_external_interface_DQ[9]~9 ;
wire \sram_0_external_interface_DQ[10]~10 ;
wire \sram_0_external_interface_DQ[11]~11 ;
wire \sram_0_external_interface_DQ[12]~12 ;
wire \sram_0_external_interface_DQ[13]~13 ;
wire \sram_0_external_interface_DQ[14]~14 ;
wire \sram_0_external_interface_DQ[15]~15 ;
wire \clock_50_i_clk_in_clk~combout ;
wire \clock_50_i_clk_in_clk~clkctrl_outclk ;
wire \cmd_xbar_mux_001|arb|top_priority_reg[0]~1_combout ;
wire \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ;
wire \clock_50_i_clk_in_reset_reset_n~combout ;
wire \~GND~combout ;
wire \altera_reserved_tck~combout ;
wire \altera_reserved_tdi~combout ;
wire \auto_hub|tdo~4_combout ;
wire \auto_hub|tdo~regout ;
wire \auto_hub|tdo~_wirecell_combout ;
wire \altera_internal_jtag~TMSUTAP ;
wire \auto_hub|shadow_jsm|state~6_combout ;
wire \auto_hub|shadow_jsm|state~7_combout ;
wire \auto_hub|shadow_jsm|state~4_combout ;
wire \auto_hub|shadow_jsm|state~5_combout ;
wire \auto_hub|irf_proc~0_combout ;
wire \auto_hub|node_ena_proc~0_combout ;
wire \auto_hub|shadow_jsm|state~8_combout ;
wire \auto_hub|shadow_jsm|state~9_combout ;
wire \auto_hub|shadow_jsm|state~10_combout ;
wire \auto_hub|shadow_jsm|state~11_combout ;
wire \auto_hub|shadow_jsm|state~12_combout ;
wire \auto_hub|virtual_ir_dr_scan_proc~0_combout ;
wire \auto_hub|shadow_jsm|state~2_combout ;
wire \auto_hub|shadow_jsm|state~3_combout ;
wire \auto_hub|irsr_reg[4]~15_combout ;
wire \altera_internal_jtag~TDIUTAP ;
wire \auto_hub|shadow_jsm|tms_cnt~2_combout ;
wire \auto_hub|shadow_jsm|tms_cnt~0_combout ;
wire \auto_hub|shadow_jsm|state~0_combout ;
wire \auto_hub|shadow_jsm|state[0]~clkctrl_outclk ;
wire \auto_hub|jtag_ir_reg[5]~feeder_combout ;
wire \auto_hub|jtag_ir_reg[1]~feeder_combout ;
wire \auto_hub|jtag_ir_reg[0]~feeder_combout ;
wire \auto_hub|Equal0~1_combout ;
wire \auto_hub|Equal0~0_combout ;
wire \auto_hub|Equal1~0_combout ;
wire \auto_hub|virtual_ir_scan_reg~regout ;
wire \auto_hub|irsr_reg[2]~4_combout ;
wire \auto_hub|irsr_reg[5]~6_combout ;
wire \auto_hub|shadow_jsm|state~1_combout ;
wire \auto_hub|irsr_reg~11_combout ;
wire \auto_hub|irsr_reg~13_combout ;
wire \auto_hub|Equal3~1_combout ;
wire \auto_hub|Equal3~0_combout ;
wire \auto_hub|irsr_reg[6]~2_combout ;
wire \auto_hub|irsr_reg[6]~5_combout ;
wire \auto_hub|Equal9~0_combout ;
wire \auto_hub|hub_mode_reg[1]~1_combout ;
wire \auto_hub|hub_mode_reg[1]~3_combout ;
wire \auto_hub|shadow_irf_reg~7_combout ;
wire \auto_hub|irf_reg[2][0]~11_combout ;
wire \auto_hub|shadow_irf_reg[2][3]~8_combout ;
wire \auto_hub|shadow_irf_reg[2][0]~9_combout ;
wire \auto_hub|shadow_irf_reg[2][0]~regout ;
wire \auto_hub|irf_reg~10_combout ;
wire \auto_hub|irf_reg[1][0]~2_combout ;
wire \auto_hub|irf_reg[2][0]~12_combout ;
wire \auto_hub|irf_reg[2][0]~regout ;
wire \auto_hub|irsr_reg~8_combout ;
wire \auto_hub|hub_mode_reg[2]~2_combout ;
wire \auto_hub|hub_mode_reg[2]~4_combout ;
wire \auto_hub|hub_mode_reg[2]~5_combout ;
wire \auto_hub|clr_reg_proc~0_combout ;
wire \auto_hub|clr_reg~regout ;
wire \auto_hub|clr_reg~clkctrl_outclk ;
wire \auto_hub|hub_mode_reg[0]~6_combout ;
wire \auto_hub|irsr_reg[2]~10_combout ;
wire \auto_hub|irsr_reg[2]~17_combout ;
wire \auto_hub|irsr_reg[4]~16_combout ;
wire \auto_hub|irsr_reg[2]~7_combout ;
wire \auto_hub|irsr_reg~12_combout ;
wire \auto_hub|shadow_irf_reg~3_combout ;
wire \auto_hub|shadow_irf_reg[1][2]~1_combout ;
wire \auto_hub|shadow_irf_reg[1][0]~2_combout ;
wire \auto_hub|shadow_irf_reg[1][1]~regout ;
wire \auto_hub|irf_reg~6_combout ;
wire \auto_hub|irf_reg[1][0]~4_combout ;
wire \auto_hub|irf_reg[1][0]~5_combout ;
wire \auto_hub|irf_reg[1][1]~regout ;
wire \auto_hub|node_ena_proc~1_combout ;
wire \auto_hub|node_ena~0_combout ;
wire \auto_hub|node_ena~1_combout ;
wire \auto_hub|node_ena~3_combout ;
wire \auto_hub|node_ena[1]~reg0_regout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~19_combout ;
wire \auto_hub|shadow_irf_reg~0_combout ;
wire \auto_hub|shadow_irf_reg[1][0]~regout ;
wire \auto_hub|irf_reg~0_combout ;
wire \auto_hub|irf_reg[1][0]~regout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_uir~0_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1~regout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|sync2_uir~feeder_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|sync2_uir~regout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jxuir~0_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jxuir~regout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_udr~0_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer2|din_s1~regout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer2|dreg[0]~feeder_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~0_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|enable_action_strobe~regout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~28_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_cdr~combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[36]~29_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~13_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout ;
wire \jtag_uart_0|av_waitrequest~4_combout ;
wire \jtag_uart_0|av_waitrequest~regout ;
wire \jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout ;
wire \jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout ;
wire \cpu_0_jtag_debug_module_translator|wait_latency_counter~1_combout ;
wire \cpu_0_jtag_debug_module_translator|Add0~0_combout ;
wire \cpu_0_jtag_debug_module_translator|wait_latency_counter~2_combout ;
wire \cmd_xbar_mux|arb|top_priority_reg[1]~feeder_combout ;
wire \cmd_xbar_mux|packet_in_progress~0_combout ;
wire \cmd_xbar_mux|packet_in_progress~regout ;
wire \cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]~regout ;
wire \cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout ;
wire \cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~1_combout ;
wire \cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout ;
wire \rsp_xbar_demux|src0_valid~combout ;
wire \push_button_i_s1_translator|waitrequest_reset_override~feeder_combout ;
wire \push_button_i_s1_translator|waitrequest_reset_override~regout ;
wire \cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|m0_write~0_combout ;
wire \rsp_xbar_mux|src_payload~5_combout ;
wire \width_adapter_001|data_reg~6_combout ;
wire \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|local_read~0_combout ;
wire \rsp_xbar_mux|src_payload~0_combout ;
wire \cpu_0|F_pc_plus_one[0]~1 ;
wire \cpu_0|F_pc_plus_one[1]~2_combout ;
wire \cpu_0|F_iw[2]~18_combout ;
wire \cpu_0|d_writedata[24]~0_combout ;
wire \cmd_xbar_mux|src_payload~19_combout ;
wire \width_adapter_001|data_reg~5_combout ;
wire \cpu_0|F_iw[11]~23_combout ;
wire \cpu_0|F_valid~2_combout ;
wire \cpu_0|D_ctrl_b_is_dst~0_combout ;
wire \cpu_0|D_ctrl_b_is_dst~1_combout ;
wire \rsp_xbar_mux|src_payload~2_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[20]~feeder_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|Equal1~0_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|comb~0_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_reg_readdata~0_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[26]~6_combout ;
wire \cpu_0|F_iw[26]~16_combout ;
wire \cpu_0|F_iw[26]~17_combout ;
wire \cpu_0|F_iw[21]~41_combout ;
wire \cpu_0|D_dst_regnum[4]~3_combout ;
wire \cpu_0|Equal2~5_combout ;
wire \cpu_0|D_logic_op[0]~1_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[5]~12_combout ;
wire \cpu_0|F_iw[5]~27_combout ;
wire \cpu_0|D_ctrl_hi_imm16~1_combout ;
wire \cpu_0|R_ctrl_hi_imm16~regout ;
wire \cpu_0|R_src2_lo~0_combout ;
wire \cpu_0|D_ctrl_jmp_direct~0_combout ;
wire \cpu_0|R_ctrl_jmp_direct~regout ;
wire \cpu_0|R_src1~26_combout ;
wire \cpu_0|F_iw[27]~47_combout ;
wire \cpu_0|F_iw[28]~48_combout ;
wire \cpu_0|F_iw[28]~49_combout ;
wire \cpu_0|F_iw[29]~51_combout ;
wire \cpu_0|F_iw[30]~52_combout ;
wire \cpu_0|F_iw[30]~53_combout ;
wire \cpu_0|F_iw[31]~55_combout ;
wire \rsp_xbar_mux_001|src_payload~5_combout ;
wire \cpu_0|E_src1[2]~18_combout ;
wire \cpu_0|F_pc_plus_one[0]~0_combout ;
wire \cpu_0|R_ctrl_br_nxt~0_combout ;
wire \cpu_0|R_ctrl_br~regout ;
wire \cpu_0|D_valid~regout ;
wire \cpu_0|R_valid~regout ;
wire \cpu_0|D_ctrl_exception~1_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[2]~9_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~10_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~41_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~42_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[18]~21_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~40_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[26]~feeder_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|Mux37~0_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|DRsize.100~regout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[35]~6_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer|din_s1~feeder_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer|din_s1~regout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~23_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~22_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~24_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[2]~10 ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[3]~11_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[3]~12 ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[4]~13_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout ;
wire \cpu_0|Equal1~0_combout ;
wire \rsp_xbar_demux_001|src1_valid~0_combout ;
wire \led_green_o_s1_translator|read_latency_shift_reg~8_combout ;
wire \custom_counter_component_0|always2~5_combout ;
wire \addr_router_001|Equal2~3_combout ;
wire \custom_counter_component_0|always2~2_combout ;
wire \led_red_o_s1_translator|wait_latency_counter[0]~0_combout ;
wire \custom_counter_component_0_avalon_slave_0_translator|wait_latency_counter~2_combout ;
wire \custom_counter_component_0_avalon_slave_0_translator|wait_latency_counter[1]~0_combout ;
wire \led_green_o_s1_translator|read_latency_shift_reg~5_combout ;
wire \cmd_xbar_demux_001|sink_ready~5_combout ;
wire \custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout ;
wire \custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout ;
wire \cmd_xbar_demux_001|sink_ready~1_combout ;
wire \cmd_xbar_demux_001|sink_ready~2_combout ;
wire \custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout ;
wire \rsp_xbar_mux_001|WideOr1~0_combout ;
wire \rsp_xbar_mux_001|WideOr1~combout ;
wire \cpu_0|D_ctrl_ld~4_combout ;
wire \cpu_0|R_ctrl_ld~regout ;
wire \cpu_0|d_read_nxt~combout ;
wire \cpu_0|d_read~regout ;
wire \cpu_0|av_ld_align_cycle_nxt[0]~0_combout ;
wire \cpu_0|av_ld_align_cycle_nxt[1]~1_combout ;
wire \cpu_0|av_ld_aligning_data_nxt~0_combout ;
wire \cpu_0|av_ld_aligning_data_nxt~2_combout ;
wire \cpu_0|av_ld_aligning_data~regout ;
wire \cpu_0|av_ld_rshift8~1_combout ;
wire \rsp_xbar_mux_001|src_payload~7_combout ;
wire \push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \addr_router_001|Equal5~0_combout ;
wire \push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout ;
wire \push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout ;
wire \push_button_i_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout ;
wire \push_button_i_s1_translator_avalon_universal_slave_0_agent|m0_write~1_combout ;
wire \push_button_i_s1_translator|wait_latency_counter[1]~1_combout ;
wire \push_button_i_s1_translator|wait_latency_counter~3_combout ;
wire \push_button_i_s1_translator|read_latency_shift_reg~2_combout ;
wire \push_button_i_s1_translator|read_latency_shift_reg~3_combout ;
wire \push_button_i_s1_translator|read_latency_shift_reg~4_combout ;
wire \push_button_i_s1_translator|wait_latency_counter~2_combout ;
wire \push_button_i|read_mux_out~8_combout ;
wire \push_button_i|edge_capture_wr_strobe~0_combout ;
wire \push_button_i|edge_capture~2_combout ;
wire \cpu_0|Equal101~0_combout ;
wire \cpu_0|D_ctrl_br_cmp~0_combout ;
wire \cpu_0|D_ctrl_br_cmp~2_combout ;
wire \cpu_0|R_ctrl_br_cmp~regout ;
wire \cpu_0|Equal101~1_combout ;
wire \cpu_0|Equal101~2_combout ;
wire \cpu_0|R_ctrl_rdctl_inst~regout ;
wire \cpu_0|E_alu_result~22_combout ;
wire \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout ;
wire \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|state~1_combout ;
wire \auto_hub|node_ena~4_combout ;
wire \auto_hub|node_ena~5_combout ;
wire \auto_hub|node_ena[2]~reg0_regout ;
wire \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout ;
wire \jtag_uart_0|t_dav~regout ;
wire \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0_combout ;
wire \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~regout ;
wire \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|write_stalled~0_combout ;
wire \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|state~0_combout ;
wire \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|state~2_combout ;
wire \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|state~regout ;
wire \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count[9]~0_combout ;
wire \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count[9]~1_combout ;
wire \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count~4_combout ;
wire \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count~2_combout ;
wire \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|write_stalled~1_combout ;
wire \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|write_stalled~regout ;
wire \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|write_valid~regout ;
wire \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|t_pause~0_combout ;
wire \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rst2~feeder_combout ;
wire \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rst2~regout ;
wire \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|t_ena~0_combout ;
wire \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_regout ;
wire \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout ;
wire \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ;
wire \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout ;
wire \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ;
wire \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout ;
wire \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout ;
wire \jtag_uart_0|av_waitrequest~3_combout ;
wire \jtag_uart_0|fifo_rd~0_combout ;
wire \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout ;
wire \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout ;
wire \jtag_uart_0|wr_rfifo~combout ;
wire \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|wdata[0]~feeder_combout ;
wire \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ;
wire \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ;
wire \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ;
wire \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ;
wire \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ;
wire \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ;
wire \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ;
wire \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ;
wire \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ;
wire \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ;
wire \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ;
wire \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout ;
wire \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ;
wire \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout ;
wire \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ;
wire \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout ;
wire \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ;
wire \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout ;
wire \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ;
wire \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout ;
wire \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ;
wire \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout ;
wire \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~8_combout ;
wire \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~1_combout ;
wire \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~2_combout ;
wire \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|read~0_combout ;
wire \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|read~regout ;
wire \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|read1~feeder_combout ;
wire \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|read1~regout ;
wire \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|read2~regout ;
wire \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rvalid0~0_combout ;
wire \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rvalid0~1_combout ;
wire \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rvalid0~regout ;
wire \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rvalid~regout ;
wire \cpu_0_data_master_translator|uav_write~0_combout ;
wire \jtag_uart_0|fifo_wr~0_combout ;
wire \jtag_uart_0|fifo_wr~regout ;
wire \jtag_uart_0|r_val~regout ;
wire \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rvalid0~2_combout ;
wire \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|r_ena1~regout ;
wire \jtag_uart_0|r_val~0_combout ;
wire \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ;
wire \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ;
wire \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ;
wire \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ;
wire \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ;
wire \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ;
wire \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ;
wire \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ;
wire \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ;
wire \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ;
wire \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ;
wire \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout ;
wire \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ;
wire \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout ;
wire \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ;
wire \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout ;
wire \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ;
wire \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout ;
wire \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ;
wire \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout ;
wire \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ;
wire \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout ;
wire \cpu_0|D_ctrl_ld_signed~0_combout ;
wire \cpu_0|R_ctrl_ld_signed~regout ;
wire \cpu_0|Equal2~4_combout ;
wire \cpu_0|D_ctrl_alu_force_xor~7_combout ;
wire \cpu_0|D_ctrl_alu_force_xor~5_combout ;
wire \cpu_0|D_ctrl_alu_force_xor~6_combout ;
wire \cpu_0|D_ctrl_alu_force_xor~9_combout ;
wire \cpu_0|D_ctrl_alu_force_xor~8_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[4]~14 ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[5]~15_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[30]~feeder_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~30_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[36]~feeder_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~20_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|Mux6~0_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|Mux6~1_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[31]~7_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|always1~0_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|monitor_error~0_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|monitor_error~regout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~25_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|resetlatch~0_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|resetlatch~regout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~63_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~62_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~60_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~58_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[29]~feeder_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[5]~16 ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[6]~17_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[6]~18 ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[7]~19_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[7]~20 ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[8]~21_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[32]~feeder_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[8]~22 ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[9]~23_combout ;
wire \cpu_0|d_writedata[25]~1_combout ;
wire \cmd_xbar_mux|src_payload~17_combout ;
wire \cpu_0|d_writedata[26]~2_combout ;
wire \cmd_xbar_mux|src_payload~18_combout ;
wire \cpu_0|d_writedata[27]~3_combout ;
wire \cmd_xbar_mux|src_payload~10_combout ;
wire \addr_router_001|Equal6~2_combout ;
wire \switch_i_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout ;
wire \switch_i_s1_translator|wait_latency_counter~3_combout ;
wire \switch_i_s1_translator|wait_latency_counter~2_combout ;
wire \switch_i_s1_translator|wait_latency_counter[1]~1_combout ;
wire \addr_router_001|Equal6~3_combout ;
wire \switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout ;
wire \switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout ;
wire \switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout ;
wire \cmd_xbar_demux_001|WideOr0~1_combout ;
wire \switch_i_s1_translator|read_latency_shift_reg~2_combout ;
wire \led_red_o_s1_translator|wait_latency_counter~3_combout ;
wire \led_red_o|always0~0_combout ;
wire \addr_router_001|Equal4~0_combout ;
wire \led_red_o|always0~1_combout ;
wire \cpu_0|av_ld_byte0_data_nxt[6]~24_combout ;
wire \rsp_xbar_demux|src1_valid~combout ;
wire \jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~1_combout ;
wire \cpu_0|av_ld_byte0_data_nxt[6]~25_combout ;
wire \cpu_0|av_ld_byte0_data_nxt[6]~22_combout ;
wire \cpu_0|av_ld_byte0_data_nxt[6]~26_combout ;
wire \cpu_0|av_ld_byte1_data[6]~6_combout ;
wire \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|cp_ready~0_combout ;
wire \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~4_combout ;
wire \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout ;
wire \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]~0_combout ;
wire \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]~1_combout ;
wire \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][58]~regout ;
wire \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~5_combout ;
wire \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][50]~feeder_combout ;
wire \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout ;
wire \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|always1~0_combout ;
wire \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][50]~regout ;
wire \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout ;
wire \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout ;
wire \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][50]~regout ;
wire \rsp_xbar_mux_001|src_payload~12_combout ;
wire \rsp_xbar_mux_001|src_payload~17_combout ;
wire \cpu_0|av_ld_byte2_data[6]~6_combout ;
wire \cpu_0|av_ld_byte3_data_nxt~15_combout ;
wire \cpu_0|av_ld_byte1_data_en~2_combout ;
wire \cpu_0|av_ld_byte0_data_nxt[6]~34_combout ;
wire \cpu_0|av_ld_byte0_data[5]~0_combout ;
wire \cpu_0|W_rf_wr_data[6]~10_combout ;
wire \cpu_0|W_rf_wr_data[7]~11_combout ;
wire \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ;
wire \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ;
wire \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout ;
wire \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ;
wire \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout ;
wire \jtag_uart_0|Add0~1 ;
wire \jtag_uart_0|Add0~3 ;
wire \jtag_uart_0|Add0~5 ;
wire \jtag_uart_0|Add0~7 ;
wire \jtag_uart_0|Add0~9 ;
wire \jtag_uart_0|Add0~11 ;
wire \jtag_uart_0|Add0~12_combout ;
wire \jtag_uart_0|Add0~10_combout ;
wire \jtag_uart_0|Add0~4_combout ;
wire \jtag_uart_0|Add0~0_combout ;
wire \jtag_uart_0|LessThan1~0_combout ;
wire \jtag_uart_0|LessThan1~2_combout ;
wire \jtag_uart_0|fifo_AF~regout ;
wire \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|jupdate~0_combout ;
wire \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|jupdate~1_combout ;
wire \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|jupdate~regout ;
wire \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|jupdate1~feeder_combout ;
wire \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|jupdate1~regout ;
wire \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|jupdate2~regout ;
wire \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|always2~0_combout ;
wire \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|write~0_combout ;
wire \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|wdata[1]~0_combout ;
wire \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|write~regout ;
wire \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|write1~feeder_combout ;
wire \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|write1~regout ;
wire \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|write2~regout ;
wire \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|always2~1_combout ;
wire \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|t_pause~1_combout ;
wire \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0_regout ;
wire \jtag_uart_0|pause_irq~0_combout ;
wire \jtag_uart_0|pause_irq~regout ;
wire \jtag_uart_0|av_readdata[8]~0_combout ;
wire \width_adapter_001|data_reg~11_combout ;
wire \rsp_xbar_mux_001|src_data[9]~20_combout ;
wire \led_red_o_s1_translator|read_latency_shift_reg~8_combout ;
wire \custom_counter_component_0|always2~3_combout ;
wire \width_adapter_001|data_reg~7_combout ;
wire \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout ;
wire \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ;
wire \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout ;
wire \switch_i_s1_translator|av_readdata_pre[12]~feeder_combout ;
wire \rsp_xbar_mux_001|src_data[12]~26_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|j[0]~10_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|i~2_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|i~0_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|state_flag~6_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|state_flag~7_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|state_flag~4_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|state_flag~5_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|state_flag~2_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|state_flag~3_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|s_j[1]~0_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|state_flag~1_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|j[8]~27 ;
wire \custom_counter_component_0|custom_counter_unit_inst|j[9]~28_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|Add0~1 ;
wire \custom_counter_component_0|custom_counter_unit_inst|Add0~3 ;
wire \custom_counter_component_0|custom_counter_unit_inst|Add0~4_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|i~4_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|Add0~5 ;
wire \custom_counter_component_0|custom_counter_unit_inst|Add0~6_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|i~5_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|Add0~7 ;
wire \custom_counter_component_0|custom_counter_unit_inst|Add0~9 ;
wire \custom_counter_component_0|custom_counter_unit_inst|Add0~10_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|i~7_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|Add0~11 ;
wire \custom_counter_component_0|custom_counter_unit_inst|Add0~12_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|i~8_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|Add0~13 ;
wire \custom_counter_component_0|custom_counter_unit_inst|Add0~14_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|i~9_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|Add0~15 ;
wire \custom_counter_component_0|custom_counter_unit_inst|Add0~17 ;
wire \custom_counter_component_0|custom_counter_unit_inst|Add0~18_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|j[5]~30_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|address[2]~11_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|i[8]~1_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|Add0~0_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|j[0]~11 ;
wire \custom_counter_component_0|custom_counter_unit_inst|j[1]~13 ;
wire \custom_counter_component_0|custom_counter_unit_inst|j[2]~15 ;
wire \custom_counter_component_0|custom_counter_unit_inst|j[3]~16_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|j[3]~17 ;
wire \custom_counter_component_0|custom_counter_unit_inst|j[4]~19 ;
wire \custom_counter_component_0|custom_counter_unit_inst|j[5]~20_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|j[5]~21 ;
wire \custom_counter_component_0|custom_counter_unit_inst|j[6]~23 ;
wire \custom_counter_component_0|custom_counter_unit_inst|j[7]~24_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|j[7]~25 ;
wire \custom_counter_component_0|custom_counter_unit_inst|j[8]~26_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|Add0~16_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|s_j~20_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|s_j~15_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|s_j~14_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|s_j~13_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|s_j~1_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|Add4~1 ;
wire \custom_counter_component_0|custom_counter_unit_inst|Add4~3 ;
wire \custom_counter_component_0|custom_counter_unit_inst|Add4~5 ;
wire \custom_counter_component_0|custom_counter_unit_inst|Add4~6_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|Add4~2_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|Add4~0_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|Add2~0_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|LessThan4~2_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|j[2]~14_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|j[1]~12_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|Add0~2_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|Add2~1 ;
wire \custom_counter_component_0|custom_counter_unit_inst|Add2~3 ;
wire \custom_counter_component_0|custom_counter_unit_inst|Add2~4_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|Add4~4_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|LessThan4~3_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|LessThan4~4_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|j[4]~18_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|Add0~8_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|s_j~16_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|Add4~7 ;
wire \custom_counter_component_0|custom_counter_unit_inst|Add4~8_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|LessThan4~14_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|Add2~5 ;
wire \custom_counter_component_0|custom_counter_unit_inst|Add2~7 ;
wire \custom_counter_component_0|custom_counter_unit_inst|Add2~9 ;
wire \custom_counter_component_0|custom_counter_unit_inst|Add2~10_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|s_i~5_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|Add4~9 ;
wire \custom_counter_component_0|custom_counter_unit_inst|Add4~10_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|LessThan4~5_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|Add2~11 ;
wire \custom_counter_component_0|custom_counter_unit_inst|Add2~12_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|LessThan4~6_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|s_j~19_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|s_i~6_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|Add4~11 ;
wire \custom_counter_component_0|custom_counter_unit_inst|Add4~13 ;
wire \custom_counter_component_0|custom_counter_unit_inst|Add4~14_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|Add2~13 ;
wire \custom_counter_component_0|custom_counter_unit_inst|Add2~14_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|LessThan4~7_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|Add2~15 ;
wire \custom_counter_component_0|custom_counter_unit_inst|Add2~17 ;
wire \custom_counter_component_0|custom_counter_unit_inst|Add2~18_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|LessThan4~9_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|Add4~15 ;
wire \custom_counter_component_0|custom_counter_unit_inst|Add4~16_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|LessThan4~10_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|Add2~19 ;
wire \custom_counter_component_0|custom_counter_unit_inst|Add2~20_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|Add4~22_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|Add4~20_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|LessThan4~12_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|LessThan4~13_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|s_j[1]~12_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|Add4~17 ;
wire \custom_counter_component_0|custom_counter_unit_inst|Add4~19 ;
wire \custom_counter_component_0|custom_counter_unit_inst|Add4~21 ;
wire \custom_counter_component_0|custom_counter_unit_inst|Add4~23 ;
wire \custom_counter_component_0|custom_counter_unit_inst|Add4~24_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|Add4~12_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|length[0]~14 ;
wire \custom_counter_component_0|custom_counter_unit_inst|length[1]~17 ;
wire \custom_counter_component_0|custom_counter_unit_inst|length[2]~19 ;
wire \custom_counter_component_0|custom_counter_unit_inst|length[3]~21 ;
wire \custom_counter_component_0|custom_counter_unit_inst|length[4]~23 ;
wire \custom_counter_component_0|custom_counter_unit_inst|length[5]~25 ;
wire \custom_counter_component_0|custom_counter_unit_inst|length[6]~27 ;
wire \custom_counter_component_0|custom_counter_unit_inst|length[7]~29 ;
wire \custom_counter_component_0|custom_counter_unit_inst|length[8]~31 ;
wire \custom_counter_component_0|custom_counter_unit_inst|length[9]~33 ;
wire \custom_counter_component_0|custom_counter_unit_inst|length[10]~35 ;
wire \custom_counter_component_0|custom_counter_unit_inst|length[11]~37 ;
wire \custom_counter_component_0|custom_counter_unit_inst|length[15]~38_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|Equal0~0_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|length[0]~15_combout ;
wire \custom_counter_component_0|Selector19~0_combout ;
wire \custom_counter_component_0|readdata[0]~0_combout ;
wire \rsp_xbar_mux_001|src_data[12]~25_combout ;
wire \rsp_xbar_mux_001|src_data[12]~27_combout ;
wire \cpu_0|av_ld_byte1_data[4]~4_combout ;
wire \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout ;
wire \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout ;
wire \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ;
wire \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout ;
wire \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ;
wire \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout ;
wire \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ;
wire \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout ;
wire \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ;
wire \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout ;
wire \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~8 ;
wire \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~10 ;
wire \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~12 ;
wire \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~14 ;
wire \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~15_combout ;
wire \custom_counter_component_0|Selector11~0_combout ;
wire \custom_counter_component_0|always1~2_combout ;
wire \rsp_xbar_mux_001|src_data[20]~42_combout ;
wire \cpu_0|av_ld_byte2_data[4]~2_combout ;
wire \cpu_0|av_ld_byte3_data_nxt~7_combout ;
wire \cpu_0|W_rf_wr_data[12]~16_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|s_i~0_combout ;
wire \custom_counter_component_0|Selector15~0_combout ;
wire \cmd_xbar_mux|src_payload~2_combout ;
wire \cmd_xbar_mux|src_payload~4_combout ;
wire \cmd_xbar_mux|src_payload~1_combout ;
wire \cmd_xbar_mux|src_payload~13_combout ;
wire \cmd_xbar_mux|src_payload~21_combout ;
wire \cpu_0|av_ld_byte2_data[5]~5_combout ;
wire \cpu_0|R_ctrl_shift_rot~regout ;
wire \cpu_0|W_alu_result[26]~21_combout ;
wire \cpu_0|av_ld_byte2_data[7]~7_combout ;
wire \cpu_0|av_ld_byte3_data_nxt~16_combout ;
wire \cpu_0|av_ld_byte3_data_nxt~17_combout ;
wire \cpu_0|W_rf_wr_data[23]~29_combout ;
wire \cpu_0|E_alu_result[24]~52_combout ;
wire \cpu_0|W_rf_wr_data[24]~32_combout ;
wire \cpu_0|E_alu_result[25]~48_combout ;
wire \cpu_0|av_ld_byte3_data_nxt~3_combout ;
wire \cpu_0|av_ld_byte3_data_nxt~5_combout ;
wire \cpu_0|W_rf_wr_data[25]~28_combout ;
wire \cpu_0|W_rf_wr_data[28]~25_combout ;
wire \cpu_0|W_rf_wr_data[29]~35_combout ;
wire \cpu_0|W_rf_wr_data[30]~34_combout ;
wire \cpu_0|R_src1[30]~39_combout ;
wire \cpu_0|R_src1[29]~40_combout ;
wire \cpu_0|R_src1[28]~30_combout ;
wire \cpu_0|R_src1[27]~31_combout ;
wire \cpu_0|E_src2[25]~8_combout ;
wire \cpu_0|Equal2~13_combout ;
wire \cpu_0|D_ctrl_unsigned_lo_imm16~1_combout ;
wire \cpu_0|R_ctrl_unsigned_lo_imm16~regout ;
wire \cpu_0|R_src2_hi~0_combout ;
wire \cpu_0|R_src1[24]~37_combout ;
wire \cpu_0|E_shift_rot_cnt[0]~5_combout ;
wire \cpu_0|R_src2_lo[0]~6_combout ;
wire \cpu_0|E_new_inst~regout ;
wire \cpu_0|E_shift_rot_cnt[0]~6 ;
wire \cpu_0|E_shift_rot_cnt[1]~7_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[9]~24 ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[10]~25_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|Equal0~1_combout ;
wire \cmd_xbar_mux|src_payload~16_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[12]~feeder_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~16_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~53_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~7_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|cfgdout[19]~0_combout ;
wire \cmd_xbar_mux|src_payload~15_combout ;
wire \cmd_xbar_mux|src_payload~26_combout ;
wire \cpu_0|E_st_data[18]~2_combout ;
wire \cmd_xbar_mux|src_payload~25_combout ;
wire \cpu_0|E_st_data[19]~3_combout ;
wire \cmd_xbar_mux|src_payload~24_combout ;
wire \cpu_0|E_st_data[20]~4_combout ;
wire \cmd_xbar_mux|src_payload~23_combout ;
wire \cpu_0|E_st_data[21]~5_combout ;
wire \cmd_xbar_mux|src_payload~22_combout ;
wire \cpu_0|E_st_data[22]~6_combout ;
wire \cmd_xbar_mux|src_payload~5_combout ;
wire \cpu_0|E_st_data[23]~7_combout ;
wire \cmd_xbar_mux|src_payload~6_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[20]~feeder_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~32_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[23]~feeder_combout ;
wire \cpu_0|E_mem_byte_en[2]~5_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~15_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonRd~1_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonRd~regout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonRd1~regout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[0]~10_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~14_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~28_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[18]~8_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~6_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~33_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~34_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~29_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[19]~7_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[19]~21_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~35_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~36_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~52_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~54_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[18]~feeder_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~24_combout ;
wire \cmd_xbar_mux|src_payload~7_combout ;
wire \cmd_xbar_mux|src_payload~8_combout ;
wire \cmd_xbar_mux|src_payload~9_combout ;
wire \cmd_xbar_mux|src_payload~27_combout ;
wire \cmd_xbar_mux|src_payload~28_combout ;
wire \cmd_xbar_mux|src_payload~29_combout ;
wire \cmd_xbar_mux|src_payload~30_combout ;
wire \cmd_xbar_mux|src_payload~31_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~31_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|Equal0~3_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[29]~9_combout ;
wire \cpu_0|E_mem_byte_en[3]~4_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~33_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~32_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~18_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~17_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~22_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[12]~4_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[18]~82_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|DRsize.010~regout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~67_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[15]~9_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~69_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[15]~feeder_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[10]~5_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~28_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~74_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~75_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[2]~13_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[13]~feeder_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~25_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~20_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~23_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~64_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~65_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[14]~feeder_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~19_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~72_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~73_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~76_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~77_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~79_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[10]~feeder_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~26_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~27_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[5]~3_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~80_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~81_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~71_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[8]~feeder_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[4]~2_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|Mux30~0_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[7]~8_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[7]~feeder_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[2]~1_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~56_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~38_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~23_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[16]~feeder_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~12_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~45_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~46_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[17]~feeder_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[6]~feeder_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~13_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~26_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~27_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[4]~feeder_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~11_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[7]~19_combout ;
wire \cpu_0|F_iw[7]~38_combout ;
wire \cpu_0|R_src2_lo[1]~5_combout ;
wire \cpu_0|E_shift_rot_cnt[1]~8 ;
wire \cpu_0|E_shift_rot_cnt[2]~9_combout ;
wire \cpu_0|R_src2_lo[2]~4_combout ;
wire \cpu_0|E_shift_rot_cnt[2]~10 ;
wire \cpu_0|E_shift_rot_cnt[3]~11_combout ;
wire \cpu_0|E_stall~1_combout ;
wire \cpu_0|E_stall~0_combout ;
wire \cpu_0|E_stall~2_combout ;
wire \cpu_0|E_stall~4_combout ;
wire \cpu_0|E_valid~0_combout ;
wire \cpu_0|E_valid~regout ;
wire \cpu_0|R_src1[23]~34_combout ;
wire \cpu_0|R_src1[21]~36_combout ;
wire \cpu_0|E_src1[19]~1_combout ;
wire \cpu_0|R_src2_lo[15]~7_combout ;
wire \cpu_0|R_src2_lo[14]~8_combout ;
wire \cpu_0|F_iw[18]~57_combout ;
wire \cpu_0|R_src2_lo[12]~10_combout ;
wire \cpu_0|R_src2_lo[9]~13_combout ;
wire \cpu_0|E_src1[8]~12_combout ;
wire \cpu_0|W_valid~0_combout ;
wire \cpu_0|W_valid~regout ;
wire \cpu_0|F_pc_plus_one[5]~11 ;
wire \cpu_0|F_pc_plus_one[6]~12_combout ;
wire \cpu_0|R_src1[0]~29_combout ;
wire \cpu_0|Add1~1 ;
wire \cpu_0|Add1~3 ;
wire \cpu_0|Add1~5 ;
wire \cpu_0|Add1~7 ;
wire \cpu_0|Add1~9 ;
wire \cpu_0|Add1~11 ;
wire \cpu_0|Add1~13 ;
wire \cpu_0|Add1~15 ;
wire \cpu_0|Add1~17 ;
wire \cpu_0|Add1~19 ;
wire \cpu_0|Add1~21 ;
wire \cpu_0|Add1~23 ;
wire \cpu_0|Add1~25 ;
wire \cpu_0|Add1~27 ;
wire \cpu_0|Add1~29 ;
wire \cpu_0|Add1~31 ;
wire \cpu_0|Add1~33 ;
wire \cpu_0|Add1~35 ;
wire \cpu_0|Add1~36_combout ;
wire \cpu_0|D_ctrl_alu_subtract~3_combout ;
wire \cpu_0|D_ctrl_alu_subtract~4_combout ;
wire \cpu_0|D_ctrl_alu_subtract~0_combout ;
wire \cpu_0|D_ctrl_alu_subtract~1_combout ;
wire \cpu_0|Equal2~6_combout ;
wire \cpu_0|D_ctrl_logic~9_combout ;
wire \cpu_0|Equal2~1_combout ;
wire \cpu_0|D_ctrl_alu_subtract~2_combout ;
wire \cpu_0|E_alu_sub~0_combout ;
wire \cpu_0|E_alu_sub~regout ;
wire \cpu_0|F_pc[16]~13_combout ;
wire \cpu_0|E_src1[12]~8_combout ;
wire \cpu_0|F_pc_plus_one[6]~13 ;
wire \cpu_0|F_pc_plus_one[7]~14_combout ;
wire \cpu_0|F_pc_plus_one[7]~15 ;
wire \cpu_0|F_pc_plus_one[8]~17 ;
wire \cpu_0|F_pc_plus_one[9]~19 ;
wire \cpu_0|F_pc_plus_one[10]~20_combout ;
wire \cpu_0|F_iw[17]~58_combout ;
wire \cpu_0|R_src2_lo[11]~11_combout ;
wire \cpu_0|Add2~1 ;
wire \cpu_0|Add2~3 ;
wire \cpu_0|Add2~5 ;
wire \cpu_0|Add2~7 ;
wire \cpu_0|Add2~9 ;
wire \cpu_0|Add2~11 ;
wire \cpu_0|Add2~13 ;
wire \cpu_0|Add2~15 ;
wire \cpu_0|Add2~17 ;
wire \cpu_0|Add2~19 ;
wire \cpu_0|Add2~21 ;
wire \cpu_0|Add2~23 ;
wire \cpu_0|Add2~25 ;
wire \cpu_0|Add2~27 ;
wire \cpu_0|Add2~28_combout ;
wire \cpu_0|F_pc[12]~9_combout ;
wire \cpu_0|F_pc_plus_one[10]~21 ;
wire \cpu_0|F_pc_plus_one[11]~23 ;
wire \cpu_0|F_pc_plus_one[12]~24_combout ;
wire \cpu_0|F_pc_plus_one[12]~25 ;
wire \cpu_0|F_pc_plus_one[13]~27 ;
wire \cpu_0|F_pc_plus_one[14]~29 ;
wire \cpu_0|F_pc_plus_one[15]~30_combout ;
wire \cpu_0|F_pc_plus_one[15]~31 ;
wire \cpu_0|F_pc_plus_one[16]~32_combout ;
wire \cpu_0|F_pc_plus_one[16]~33 ;
wire \cpu_0|F_pc_plus_one[17]~34_combout ;
wire \cpu_0|E_src2[16]~4_combout ;
wire \cpu_0|Add2~29 ;
wire \cpu_0|Add2~31 ;
wire \cpu_0|Add2~33 ;
wire \cpu_0|Add2~35 ;
wire \cpu_0|Add2~37 ;
wire \cpu_0|Add2~39 ;
wire \cpu_0|Add2~41 ;
wire \cpu_0|Add2~43 ;
wire \cpu_0|Add2~45 ;
wire \cpu_0|Add2~47 ;
wire \cpu_0|Add2~49 ;
wire \cpu_0|Add2~51 ;
wire \cpu_0|Add2~53 ;
wire \cpu_0|Add2~55 ;
wire \cpu_0|Add2~57 ;
wire \cpu_0|Add2~59 ;
wire \cpu_0|Add2~61 ;
wire \cpu_0|Add2~62_combout ;
wire \cpu_0|D_ctrl_shift_logical~1_combout ;
wire \cpu_0|R_ctrl_shift_logical~regout ;
wire \cpu_0|D_ctrl_shift_rot_right~0_combout ;
wire \cpu_0|R_ctrl_shift_rot_right~regout ;
wire \cpu_0|E_shift_rot_result_nxt[2]~18_combout ;
wire \cpu_0|E_shift_rot_result_nxt[1]~20_combout ;
wire \cpu_0|E_shift_rot_result_nxt[0]~21_combout ;
wire \cpu_0|E_shift_rot_fill_bit~0_combout ;
wire \cpu_0|E_shift_rot_result_nxt[28]~27_combout ;
wire \cpu_0|E_shift_rot_result_nxt[29]~31_combout ;
wire \cpu_0|E_shift_rot_result_nxt[30]~25_combout ;
wire \cpu_0|E_shift_rot_result_nxt[31]~23_combout ;
wire \cpu_0|R_src1[31]~38_combout ;
wire \cpu_0|E_logic_result[31]~30_combout ;
wire \cpu_0|E_alu_result[31]~39_combout ;
wire \cpu_0|E_alu_result[31]~40_combout ;
wire \cpu_0|E_alu_result[31]~53_combout ;
wire \cpu_0|W_rf_wr_data[31]~33_combout ;
wire \cpu_0|E_src2[27]~6_combout ;
wire \cpu_0|E_logic_result[27]~20_combout ;
wire \cpu_0|E_shift_rot_result_nxt[23]~24_combout ;
wire \cpu_0|E_shift_rot_result_nxt[24]~26_combout ;
wire \cpu_0|E_shift_rot_result_nxt[25]~30_combout ;
wire \cpu_0|R_src1[25]~33_combout ;
wire \cpu_0|E_shift_rot_result_nxt[26]~29_combout ;
wire \cpu_0|E_shift_rot_result_nxt[27]~28_combout ;
wire \cpu_0|E_alu_result[27]~26_combout ;
wire \cpu_0|E_alu_result[27]~46_combout ;
wire \cpu_0|W_rf_wr_data[27]~26_combout ;
wire \cpu_0|R_src1[26]~32_combout ;
wire \cpu_0|E_src2[24]~12_combout ;
wire \cpu_0|E_src2[19]~1_combout ;
wire \cpu_0|F_iw[9]~31_combout ;
wire \cpu_0|F_iw[9]~32_combout ;
wire \cpu_0|Add1~37 ;
wire \cpu_0|Add1~39 ;
wire \cpu_0|Add1~41 ;
wire \cpu_0|Add1~43 ;
wire \cpu_0|Add1~45 ;
wire \cpu_0|Add1~47 ;
wire \cpu_0|Add1~49 ;
wire \cpu_0|Add1~51 ;
wire \cpu_0|Add1~52_combout ;
wire \cpu_0|Add2~52_combout ;
wire \cpu_0|E_alu_result[26]~28_combout ;
wire \cpu_0|E_alu_result[26]~47_combout ;
wire \cpu_0|W_rf_wr_data[26]~27_combout ;
wire \cpu_0|R_src1[22]~35_combout ;
wire \cpu_0|E_src2[22]~10_combout ;
wire \cpu_0|E_logic_result[22]~24_combout ;
wire \cpu_0|E_shift_rot_result_nxt[17]~4_combout ;
wire \cpu_0|E_shift_rot_result_nxt[18]~3_combout ;
wire \cpu_0|E_shift_rot_result_nxt[19]~2_combout ;
wire \cpu_0|E_shift_rot_result_nxt[20]~1_combout ;
wire \cpu_0|E_src1[20]~0_combout ;
wire \cpu_0|Add1~40_combout ;
wire \cpu_0|Add2~40_combout ;
wire \cpu_0|E_arith_result[20]~1_combout ;
wire \cpu_0|D_ctrl_exception~5_combout ;
wire \cpu_0|Equal101~3_combout ;
wire \cpu_0|D_ctrl_implicit_dst_eretaddr~6_combout ;
wire \cpu_0|D_ctrl_exception~combout ;
wire \cpu_0|R_ctrl_exception~regout ;
wire \cpu_0|F_pc_no_crst_nxt[18]~6_combout ;
wire \cpu_0|F_pc_no_crst_nxt[18]~7_combout ;
wire \cpu_0|F_pc_plus_one[17]~35 ;
wire \cpu_0|F_pc_plus_one[18]~36_combout ;
wire \cpu_0|E_shift_rot_result_nxt[21]~19_combout ;
wire \cpu_0|E_shift_rot_result_nxt[22]~22_combout ;
wire \cpu_0|E_alu_result[22]~33_combout ;
wire \cpu_0|Add1~44_combout ;
wire \cpu_0|Add2~44_combout ;
wire \cpu_0|E_alu_result[22]~34_combout ;
wire \cpu_0|E_alu_result[22]~50_combout ;
wire \cpu_0|W_rf_wr_data[22]~30_combout ;
wire \cpu_0|d_writedata[30]~6_combout ;
wire \cmd_xbar_mux|src_payload~14_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[29]~28_combout ;
wire \cpu_0|av_ld_byte3_data_nxt~12_combout ;
wire \cpu_0|av_ld_byte3_data_nxt~13_combout ;
wire \cpu_0|W_rf_wr_data[21]~31_combout ;
wire \cpu_0|E_src2[20]~0_combout ;
wire \cpu_0|E_logic_result[20]~1_combout ;
wire \cpu_0|W_alu_result[20]~0_combout ;
wire \cpu_0|W_rf_wr_data[20]~22_combout ;
wire \cmd_xbar_mux|src_payload~20_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[19]~23_combout ;
wire \rsp_xbar_mux_001|src_payload~14_combout ;
wire \custom_counter_component_0|Selector12~0_combout ;
wire \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~13_combout ;
wire \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout ;
wire \rsp_xbar_mux_001|src_data[19]~43_combout ;
wire \cpu_0|av_ld_byte2_data[3]~3_combout ;
wire \cpu_0|av_ld_byte3_data_nxt~9_combout ;
wire \cpu_0|Add1~38_combout ;
wire \cpu_0|E_arith_result[19]~2_combout ;
wire \cpu_0|W_alu_result[19]~1_combout ;
wire \cpu_0|W_rf_wr_data[19]~23_combout ;
wire \cpu_0|E_src1[18]~2_combout ;
wire \cpu_0|E_logic_result[18]~3_combout ;
wire \cpu_0|W_alu_result[18]~2_combout ;
wire \cpu_0|av_ld_byte2_data[2]~4_combout ;
wire \cpu_0|av_ld_byte3_data_nxt~10_combout ;
wire \cpu_0|av_ld_byte3_data_nxt~11_combout ;
wire \cpu_0|W_rf_wr_data[18]~24_combout ;
wire \cpu_0|E_src1[17]~3_combout ;
wire \cpu_0|Add1~34_combout ;
wire \cpu_0|F_pc[15]~12_combout ;
wire \cpu_0|W_alu_result[17]~3_combout ;
wire \cpu_0|W_rf_wr_data[17]~21_combout ;
wire \cpu_0|E_st_data[16]~0_combout ;
wire \led_red_o|data_out[16]~feeder_combout ;
wire \rsp_xbar_mux_001|src_data[16]~37_combout ;
wire \rsp_xbar_mux_001|src_data[16]~39_combout ;
wire \cpu_0|av_ld_byte2_data[0]~0_combout ;
wire \custom_counter_component_0|Selector7~0_combout ;
wire \cpu_0|av_ld_byte3_data_nxt~1_combout ;
wire \cpu_0|av_ld_byte3_data_nxt~2_combout ;
wire \cpu_0|W_rf_wr_data[16]~20_combout ;
wire \cpu_0|E_src1[15]~5_combout ;
wire \cpu_0|F_pc_plus_one[13]~26_combout ;
wire \cpu_0|Add2~30_combout ;
wire \cpu_0|F_pc[13]~10_combout ;
wire \cpu_0|E_logic_result[15]~6_combout ;
wire \cpu_0|W_alu_result[15]~5_combout ;
wire \cpu_0|E_shift_rot_result_nxt[16]~5_combout ;
wire \cpu_0|E_shift_rot_result_nxt[11]~10_combout ;
wire \cpu_0|E_shift_rot_result_nxt[12]~9_combout ;
wire \cpu_0|E_shift_rot_result_nxt[13]~8_combout ;
wire \cpu_0|E_shift_rot_result_nxt[14]~7_combout ;
wire \cpu_0|E_shift_rot_result_nxt[15]~6_combout ;
wire \cpu_0|W_rf_wr_data[15]~19_combout ;
wire \cpu_0|E_src1[14]~6_combout ;
wire \cpu_0|E_logic_result[14]~7_combout ;
wire \cpu_0|W_alu_result[14]~6_combout ;
wire \cpu_0|W_rf_wr_data[14]~18_combout ;
wire \cpu_0|E_src1[13]~7_combout ;
wire \cpu_0|F_pc_plus_one[11]~22_combout ;
wire \cpu_0|Add2~26_combout ;
wire \cpu_0|F_pc[11]~8_combout ;
wire \cpu_0|R_src2_lo[13]~9_combout ;
wire \cpu_0|E_logic_result[13]~8_combout ;
wire \cpu_0|W_alu_result[13]~7_combout ;
wire \cpu_0|W_rf_wr_data[13]~17_combout ;
wire \cpu_0|E_src1[11]~9_combout ;
wire \cpu_0|F_pc_plus_one[9]~18_combout ;
wire \cpu_0|Add1~22_combout ;
wire \cpu_0|Add2~22_combout ;
wire \cpu_0|E_arith_result[11]~3_combout ;
wire \cpu_0|W_alu_result[11]~9_combout ;
wire \custom_counter_component_0|always2~4_combout ;
wire \custom_counter_component_0|write_enable_a[0]~0_combout ;
wire \custom_counter_component_0|write_data_a[0]~0_combout ;
wire \custom_counter_component_0|address_a[0]~feeder_combout ;
wire \cpu_0|E_st_data[17]~1_combout ;
wire \custom_counter_component_0|address_a[2]~feeder_combout ;
wire \custom_counter_component_0|address_a[4]~feeder_combout ;
wire \custom_counter_component_0|address_a[6]~feeder_combout ;
wire \custom_counter_component_0|address_a[7]~feeder_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|Equal0~1_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|address~0_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|Equal0~2_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|address[2]~1_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|address[2]~2_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|address~3_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|address~4_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|address~5_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|i~6_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|address~6_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|address~7_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|j[6]~22_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|address~8_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|address~9_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|i~10_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|address~10_combout ;
wire \custom_counter_component_0|write_data_a[12]~feeder_combout ;
wire \custom_counter_component_0|write_data_a[13]~feeder_combout ;
wire \custom_counter_component_0|write_data_a[14]~feeder_combout ;
wire \custom_counter_component_0|write_data_a[15]~feeder_combout ;
wire \custom_counter_component_0|Selector20~0_combout ;
wire \rsp_xbar_mux_001|src_payload~9_combout ;
wire \rsp_xbar_mux_001|src_payload~10_combout ;
wire \rsp_xbar_mux_001|src_payload~11_combout ;
wire \cpu_0|av_ld_byte1_data[3]~3_combout ;
wire \cpu_0|W_rf_wr_data[11]~15_combout ;
wire \cpu_0|E_src1[10]~10_combout ;
wire \cpu_0|F_pc_plus_one[8]~16_combout ;
wire \cpu_0|E_logic_result[10]~11_combout ;
wire \cpu_0|W_alu_result[10]~10_combout ;
wire \cpu_0|E_shift_rot_result_nxt[6]~16_combout ;
wire \cpu_0|E_shift_rot_result_nxt[7]~14_combout ;
wire \cpu_0|E_shift_rot_result_nxt[8]~13_combout ;
wire \cpu_0|E_shift_rot_result_nxt[9]~12_combout ;
wire \cpu_0|E_shift_rot_result_nxt[10]~11_combout ;
wire \cpu_0|W_rf_wr_data[10]~14_combout ;
wire \cpu_0|d_writedata[31]~7_combout ;
wire \custom_counter_component_0|start~0_combout ;
wire \custom_counter_component_0|start~regout ;
wire \custom_counter_component_0|custom_counter_unit_inst|s_j~21_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|Add4~18_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|length[9]~32_combout ;
wire \custom_counter_component_0|Selector22~0_combout ;
wire \rsp_xbar_mux_001|src_data[9]~19_combout ;
wire \rsp_xbar_mux_001|src_data[9]~21_combout ;
wire \cpu_0|av_ld_byte1_data[1]~1_combout ;
wire \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~9_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[17]~25_combout ;
wire \rsp_xbar_mux_001|src_data[17]~41_combout ;
wire \cpu_0|av_ld_byte2_data[1]~1_combout ;
wire \cpu_0|W_rf_wr_data[9]~13_combout ;
wire \cpu_0|d_writedata[29]~5_combout ;
wire \cmd_xbar_mux|src_payload~11_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[8]~18_combout ;
wire \rsp_xbar_mux_001|src_data[8]~18_combout ;
wire \led_green_o|data_out[8]~feeder_combout ;
wire \led_green_o_s1_translator|read_latency_shift_reg~6_combout ;
wire \addr_router_001|Equal3~0_combout ;
wire \led_green_o_s1_translator|wait_latency_counter[0]~1_combout ;
wire \led_green_o_s1_translator|wait_latency_counter~3_combout ;
wire \led_green_o_s1_translator|wait_latency_counter~2_combout ;
wire \led_green_o_s1_translator|av_waitrequest_generated~0_combout ;
wire \led_green_o_s1_translator|av_waitrequest_generated~1_combout ;
wire \led_green_o_s1_translator|wait_latency_counter[0]~0_combout ;
wire \led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout ;
wire \led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~0_combout ;
wire \led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout ;
wire \led_green_o|always0~1_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|length[8]~30_combout ;
wire \custom_counter_component_0|Selector23~0_combout ;
wire \rsp_xbar_mux_001|src_data[8]~16_combout ;
wire \width_adapter_001|data_reg~13_combout ;
wire \rsp_xbar_mux_001|src_payload~8_combout ;
wire \cpu_0|av_ld_byte1_data[0]~0_combout ;
wire \cpu_0|W_rf_wr_data[8]~12_combout ;
wire \cpu_0|d_writedata[28]~4_combout ;
wire \cmd_xbar_mux|src_payload~12_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[8]~6_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[11]~feeder_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[15]~15_combout ;
wire \rsp_xbar_mux|src_payload~8_combout ;
wire \cpu_0|F_iw[15]~30_combout ;
wire \cpu_0|D_logic_op[1]~0_combout ;
wire \cpu_0|Add2~0_combout ;
wire \cpu_0|E_logic_result[0]~28_combout ;
wire \cpu_0|W_alu_result[0]~19_combout ;
wire \cpu_0|W_alu_result[1]~20_combout ;
wire \cpu_0|av_ld_rshift8~0_combout ;
wire \cpu_0|av_ld_byte0_data_nxt[7]~30_combout ;
wire \width_adapter_001|data_reg~14_combout ;
wire \cpu_0|av_ld_byte0_data_nxt[7]~27_combout ;
wire \led_green_o|data_out[7]~feeder_combout ;
wire \custom_counter_component_0|write_data_a[0]~1_combout ;
wire \custom_counter_component_0|write_data_a[0]~_wirecell_combout ;
wire \custom_counter_component_0|write_data_a[2]~feeder_combout ;
wire \custom_counter_component_0|write_data_a[8]~feeder_combout ;
wire \custom_counter_component_0|Selector24~0_combout ;
wire \cpu_0|av_ld_byte0_data_nxt[7]~28_combout ;
wire \cpu_0|av_ld_byte0_data_nxt[7]~31_combout ;
wire \cpu_0|av_ld_byte0_data_nxt[7]~35_combout ;
wire \cpu_0|av_fill_bit~0_combout ;
wire \cpu_0|av_ld_byte1_data[5]~5_combout ;
wire \led_green_o|data_out[5]~feeder_combout ;
wire \custom_counter_component_0|Selector26~0_combout ;
wire \cpu_0|av_ld_byte0_data_nxt[5]~18_combout ;
wire \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~17_combout ;
wire \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|wdata[2]~feeder_combout ;
wire \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~11_combout ;
wire \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rdata[6]~feeder_combout ;
wire \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|r_ena~0_combout ;
wire \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~19_combout ;
wire \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~18_combout ;
wire \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|wdata[3]~feeder_combout ;
wire \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|wdata[5]~feeder_combout ;
wire \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|wdata[6]~feeder_combout ;
wire \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|wdata[7]~feeder_combout ;
wire \jtag_uart_0|av_readdata[5]~6_combout ;
wire \cpu_0|av_ld_byte0_data_nxt[5]~20_combout ;
wire \cpu_0|av_ld_byte0_data_nxt[5]~19_combout ;
wire \cpu_0|av_ld_byte0_data_nxt[5]~21_combout ;
wire \cpu_0|av_ld_byte0_data_nxt[5]~33_combout ;
wire \cpu_0|W_rf_wr_data[5]~9_combout ;
wire \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~13_combout ;
wire \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~12_combout ;
wire \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~9_combout ;
wire \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~10_combout ;
wire \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~5_combout ;
wire \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~7_combout ;
wire \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~0_combout ;
wire \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~3_combout ;
wire \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0_combout ;
wire \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~1_combout ;
wire \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~regout ;
wire \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~6_combout ;
wire \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~15_combout ;
wire \jtag_uart_0|av_readdata[4]~5_combout ;
wire \cpu_0|av_ld_byte0_data_nxt[4]~15_combout ;
wire \cpu_0|av_ld_byte0_data_nxt[4]~14_combout ;
wire \custom_counter_component_0|Selector27~0_combout ;
wire \cpu_0|av_ld_byte0_data_nxt[4]~13_combout ;
wire \cpu_0|av_ld_byte0_data_nxt[4]~16_combout ;
wire \cpu_0|av_ld_byte0_data_nxt[4]~32_combout ;
wire \cpu_0|W_rf_wr_data[4]~8_combout ;
wire \rsp_xbar_mux_001|src_data[3]~13_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|length[3]~20_combout ;
wire \custom_counter_component_0|Selector28~0_combout ;
wire \rsp_xbar_mux_001|src_data[3]~12_combout ;
wire \rsp_xbar_mux_001|src_data[3]~15_combout ;
wire \cpu_0|av_ld_byte0_data_nxt[3]~11_combout ;
wire \cpu_0|W_rf_wr_data[3]~7_combout ;
wire \cpu_0|R_src1[1]~28_combout ;
wire \cpu_0|Add1~2_combout ;
wire \cpu_0|Add2~2_combout ;
wire \cpu_0|E_arith_result[1]~6_combout ;
wire \cpu_0|Add1~0_combout ;
wire \cpu_0|E_arith_result[0]~5_combout ;
wire \cpu_0|E_mem_byte_en[1]~6_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~30_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~11_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~43_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~44_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[28]~feeder_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|Equal0~0_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[0]~0_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~14_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~15_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[2]~feeder_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~2_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~16_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~17_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[3]~feeder_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[16]~14_combout ;
wire \rsp_xbar_mux|src_payload~7_combout ;
wire \cpu_0|F_iw[16]~29_combout ;
wire \cpu_0|D_ctrl_exception~3_combout ;
wire \cpu_0|D_ctrl_exception~4_combout ;
wire \cpu_0|D_ctrl_retaddr~3_combout ;
wire \cpu_0|D_ctrl_retaddr~4_combout ;
wire \cpu_0|R_ctrl_retaddr~regout ;
wire \cpu_0|R_src1~27_combout ;
wire \cpu_0|Add2~4_combout ;
wire \cpu_0|Add1~4_combout ;
wire \cpu_0|E_arith_result[2]~4_combout ;
wire \cpu_0|W_alu_result[2]~18_combout ;
wire \jtag_uart_0|av_waitrequest~2_combout ;
wire \jtag_uart_0|fifo_rd~1_combout ;
wire \jtag_uart_0|read_0~regout ;
wire \jtag_uart_0|av_readdata[2]~3_combout ;
wire \rsp_xbar_mux_001|src_data[2]~10_combout ;
wire \push_button_i|read_mux_out[2]~11_combout ;
wire \led_red_o|data_out[2]~feeder_combout ;
wire \rsp_xbar_mux_001|src_data[2]~9_combout ;
wire \rsp_xbar_mux_001|src_data[2]~11_combout ;
wire \width_adapter_001|data_reg~3_combout ;
wire \rsp_xbar_mux_001|src_payload~4_combout ;
wire \cpu_0|av_ld_byte0_data_nxt[2]~10_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|done_search~0_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|done_search~regout ;
wire \custom_counter_component_0|done_search_buf~feeder_combout ;
wire \custom_counter_component_0|done_search_buf~regout ;
wire \custom_counter_component_0|counter_expire_irq~0_combout ;
wire \custom_counter_component_0|counter_expire_irq~regout ;
wire \cpu_0|W_ienable_reg[2]~feeder_combout ;
wire \cpu_0|Equal101~7_combout ;
wire \cpu_0|R_ctrl_wrctl_inst~regout ;
wire \cpu_0|Equal127~1_combout ;
wire \cpu_0|W_ienable_reg_nxt~0_combout ;
wire \cpu_0|W_ipending_reg_nxt[2]~0_combout ;
wire \cpu_0|E_control_rd_data[2]~5_combout ;
wire \cpu_0|W_rf_wr_data[2]~5_combout ;
wire \cpu_0|W_rf_wr_data[2]~6_combout ;
wire \cpu_0|E_src1[9]~11_combout ;
wire \cpu_0|Add2~18_combout ;
wire \cpu_0|F_pc[7]~5_combout ;
wire \cpu_0|E_logic_result[9]~12_combout ;
wire \cpu_0|W_alu_result[9]~11_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[6]~20_combout ;
wire \cpu_0|F_iw[6]~40_combout ;
wire \cpu_0|E_control_rd_data[1]~3_combout ;
wire \custom_counter_component_0|Equal0~0_combout ;
wire \push_button_i|always1~0_combout ;
wire \push_button_i|d1_data_in[1]~feeder_combout ;
wire \push_button_i|d2_data_in[1]~feeder_combout ;
wire \push_button_i|edge_capture~0_combout ;
wire \cpu_0|W_ipending_reg_nxt[1]~1_combout ;
wire \cpu_0|W_ienable_reg[1]~feeder_combout ;
wire \cpu_0|W_ipending_reg_nxt[1]~3_combout ;
wire \cpu_0|E_control_rd_data[1]~4_combout ;
wire \cpu_0|W_rf_wr_data[1]~3_combout ;
wire \custom_counter_component_0|Selector30~0_combout ;
wire \led_green_o|data_out[1]~feeder_combout ;
wire \rsp_xbar_mux_001|src_data[1]~4_combout ;
wire \jtag_uart_0|ien_AE~feeder_combout ;
wire \jtag_uart_0|ien_AE~0_combout ;
wire \jtag_uart_0|ien_AE~regout ;
wire \jtag_uart_0|av_readdata[1]~2_combout ;
wire \rsp_xbar_mux_001|src_data[1]~6_combout ;
wire \rsp_xbar_mux_001|src_payload~3_combout ;
wire \rsp_xbar_mux_001|src_data[1]~7_combout ;
wire \cpu_0|av_ld_byte0_data_nxt[1]~9_combout ;
wire \cpu_0|W_rf_wr_data[1]~4_combout ;
wire \cpu_0|R_src2_lo[8]~14_combout ;
wire \cpu_0|Add2~16_combout ;
wire \cpu_0|F_pc[6]~4_combout ;
wire \cpu_0|E_logic_result[8]~13_combout ;
wire \cpu_0|W_alu_result[8]~12_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[10]~17_combout ;
wire \cpu_0|F_iw[10]~33_combout ;
wire \cpu_0|F_iw[10]~34_combout ;
wire \cpu_0|E_src1[6]~14_combout ;
wire \cpu_0|F_pc_plus_one[3]~7 ;
wire \cpu_0|F_pc_plus_one[4]~8_combout ;
wire \cpu_0|Add2~12_combout ;
wire \cpu_0|F_pc[4]~2_combout ;
wire \cpu_0|F_pc_plus_one[4]~9 ;
wire \cpu_0|F_pc_plus_one[5]~10_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[23]~3_combout ;
wire \cpu_0|F_iw[23]~10_combout ;
wire \cpu_0|F_iw[23]~11_combout ;
wire \cpu_0|R_src2_lo[6]~16_combout ;
wire \cpu_0|E_logic_result[6]~16_combout ;
wire \cpu_0|W_alu_result[6]~14_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[22]~2_combout ;
wire \cpu_0|F_iw[22]~8_combout ;
wire \cpu_0|F_iw[22]~9_combout ;
wire \cpu_0|R_src2_lo[10]~12_combout ;
wire \cpu_0|Add1~20_combout ;
wire \cpu_0|F_pc[8]~6_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[25]~5_combout ;
wire \cpu_0|F_iw[25]~14_combout ;
wire \cpu_0|F_iw[25]~15_combout ;
wire \cpu_0|D_dst_regnum[3]~4_combout ;
wire \cmd_xbar_mux|src_payload~3_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[1]~1_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[1]~8_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|monitor_ready~1_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|monitor_ready~regout ;
wire \cpu_0_jtag_debug_module_translator|av_readdata_pre[1]~3_combout ;
wire \width_adapter_001|data_reg~4_combout ;
wire \rsp_xbar_mux|src_payload~3_combout ;
wire \cpu_0|F_iw[1]~22_combout ;
wire \cpu_0|Equal2~0_combout ;
wire \cpu_0|D_ctrl_retaddr~0_combout ;
wire \cpu_0|Equal2~8_combout ;
wire \cpu_0|D_ctrl_logic~8_combout ;
wire \cpu_0|R_ctrl_logic~regout ;
wire \cpu_0|W_alu_result[4]~16_combout ;
wire \cpu_0|E_shift_rot_result_nxt[5]~0_combout ;
wire \cpu_0|E_shift_rot_result_nxt[4]~15_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[24]~4_combout ;
wire \cpu_0|F_iw[24]~12_combout ;
wire \cpu_0|F_iw[24]~13_combout ;
wire \rsp_xbar_mux|src_payload~11_combout ;
wire \cpu_0|F_iw[19]~43_combout ;
wire \cpu_0|D_dst_regnum[2]~5_combout ;
wire \cpu_0|E_src1[4]~16_combout ;
wire \cpu_0|F_pc_plus_one[1]~3 ;
wire \cpu_0|F_pc_plus_one[2]~4_combout ;
wire \cpu_0|Add2~8_combout ;
wire \cpu_0|F_pc[2]~1_combout ;
wire \cpu_0|F_pc_plus_one[2]~5 ;
wire \cpu_0|F_pc_plus_one[3]~6_combout ;
wire \cpu_0|Add2~10_combout ;
wire \cpu_0|Add1~10_combout ;
wire \cpu_0|E_arith_result[5]~0_combout ;
wire \cpu_0|F_pc_no_crst_nxt[3]~3_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|Equal0~0_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|Equal0~1_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[2]~7_combout ;
wire \cpu_0_jtag_debug_module_translator|av_readdata_pre[2]~2_combout ;
wire \cpu_0|F_iw[2]~19_combout ;
wire \cpu_0|Equal2~10_combout ;
wire \cpu_0|Equal101~6_combout ;
wire \cpu_0|D_ctrl_force_src2_zero~2_combout ;
wire \cpu_0|D_ctrl_retaddr~1_combout ;
wire \cpu_0|D_ctrl_retaddr~2_combout ;
wire \cpu_0|Equal2~9_combout ;
wire \cpu_0|Equal101~4_combout ;
wire \cpu_0|Equal101~5_combout ;
wire \cpu_0|D_ctrl_force_src2_zero~3_combout ;
wire \cpu_0|R_ctrl_force_src2_zero~regout ;
wire \cpu_0|R_src2_hi[15]~1_combout ;
wire \cpu_0|R_src2_hi[15]~2_combout ;
wire \cpu_0|Add2~63 ;
wire \cpu_0|Add2~64_combout ;
wire \cpu_0|E_arith_result[32]~7_combout ;
wire \cpu_0|E_src2[23]~9_combout ;
wire \cpu_0|E_logic_result[23]~23_combout ;
wire \cpu_0|E_logic_result[25]~22_combout ;
wire \cpu_0|E_logic_result[26]~21_combout ;
wire \cpu_0|Equal122~6_combout ;
wire \cpu_0|E_src1[3]~17_combout ;
wire \cpu_0|E_logic_result[3]~17_combout ;
wire \cpu_0|E_logic_result[28]~19_combout ;
wire \cpu_0|E_logic_result[4]~15_combout ;
wire \cpu_0|Equal122~5_combout ;
wire \cpu_0|E_logic_result[1]~26_combout ;
wire \cpu_0|Equal122~7_combout ;
wire \cpu_0|Equal122~9_combout ;
wire \cpu_0|D_logic_op_raw[1]~1_combout ;
wire \cpu_0|D_logic_op_raw[0]~0_combout ;
wire \cpu_0|E_cmp_result~0_combout ;
wire \cpu_0|E_cmp_result~1_combout ;
wire \cpu_0|W_cmp_result~regout ;
wire \cpu_0|F_pc_sel_nxt~0_combout ;
wire \cpu_0|F_pc_sel_nxt.10~0_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[4]~0_combout ;
wire \cpu_0|F_iw[4]~6_combout ;
wire \cpu_0|Equal132~0_combout ;
wire \cpu_0|D_ctrl_implicit_dst_retaddr~0_combout ;
wire \cpu_0|D_dst_regnum[1]~0_combout ;
wire \cpu_0|D_dst_regnum[1]~2_combout ;
wire \cpu_0|E_src1[5]~15_combout ;
wire \cpu_0|E_logic_result[5]~0_combout ;
wire \cpu_0|W_alu_result[5]~15_combout ;
wire \cmd_xbar_demux_001|src1_valid~3_combout ;
wire \cmd_xbar_demux_001|src1_valid~2_combout ;
wire \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|local_read~1_combout ;
wire \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][74]~regout ;
wire \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~6_combout ;
wire \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]~regout ;
wire \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout ;
wire \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~regout ;
wire \sram_0|is_read~0_combout ;
wire \sram_0|is_read~regout ;
wire \sram_0|readdatavalid~regout ;
wire \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|rp_valid~combout ;
wire \cpu_0|F_iw[13]~24_combout ;
wire \cpu_0|D_ctrl_break~0_combout ;
wire \cpu_0|D_ctrl_break~1_combout ;
wire \cpu_0|R_ctrl_break~regout ;
wire \cpu_0|W_status_reg_pie_inst_nxt~0_combout ;
wire \cpu_0|F_pc_no_crst_nxt[0]~2_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|Equal0~2_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|monitor_ready~0_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_single_step_mode~0_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_single_step_mode~regout ;
wire \cpu_0_jtag_debug_module_translator|av_readdata_pre[3]~0_combout ;
wire \rsp_xbar_mux|src_payload~1_combout ;
wire \cpu_0|F_iw[3]~7_combout ;
wire \cpu_0|E_mem_byte_en[0]~7_combout ;
wire \width_adapter|address_reg[13]~1_combout ;
wire \width_adapter|out_data[16]~19_combout ;
wire \width_adapter|out_data[17]~18_combout ;
wire \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|WideOr0~combout ;
wire \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|cp_ready~combout ;
wire \width_adapter|count~0_combout ;
wire \width_adapter|use_reg~0_combout ;
wire \width_adapter|use_reg~regout ;
wire \width_adapter|address_reg~0_combout ;
wire \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~4_combout ;
wire \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][19]~regout ;
wire \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][49]~regout ;
wire \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~11_combout ;
wire \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][48]~regout ;
wire \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~9_combout ;
wire \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][48]~regout ;
wire \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|comb~0_combout ;
wire \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|comb~0_combout ;
wire \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|Add2~0_combout ;
wire \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|comb~1_combout ;
wire \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|Add2~1 ;
wire \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|Add2~2_combout ;
wire \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base~0_combout ;
wire \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout ;
wire \width_adapter_001|data_reg~2_combout ;
wire \cpu_0|F_iw[0]~20_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[0]~1_combout ;
wire \cpu_0_jtag_debug_module_translator|av_readdata_pre[0]~1_combout ;
wire \cpu_0|F_iw[0]~21_combout ;
wire \cpu_0|Equal2~3_combout ;
wire \cpu_0|Equal2~11_combout ;
wire \cpu_0|D_dst_regnum[4]~1_combout ;
wire \cpu_0|D_dst_regnum[0]~6_combout ;
wire \cmd_xbar_mux|src_payload~0_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[0]~2_combout ;
wire \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ;
wire \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout ;
wire \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout ;
wire \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout ;
wire \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout ;
wire \jtag_uart_0|LessThan0~1_combout ;
wire \jtag_uart_0|fifo_AE~regout ;
wire \cpu_0|W_ipending_reg_nxt[0]~4_combout ;
wire \cpu_0|W_status_reg_pie_inst_nxt~2_combout ;
wire \cpu_0|W_status_reg_pie_inst_nxt~3_combout ;
wire \cpu_0|D_ctrl_crst~0_combout ;
wire \cpu_0|D_ctrl_crst~1_combout ;
wire \cpu_0|R_ctrl_crst~regout ;
wire \cpu_0|W_estatus_reg_inst_nxt~0_combout ;
wire \cpu_0|W_estatus_reg_inst_nxt~1_combout ;
wire \cpu_0|W_estatus_reg~regout ;
wire \cpu_0|W_status_reg_pie_inst_nxt~1_combout ;
wire \cpu_0|W_status_reg_pie_inst_nxt~4_combout ;
wire \cpu_0|W_status_reg_pie~regout ;
wire \cpu_0|D_iw[28]~0_combout ;
wire \cpu_0|F_iw[14]~56_combout ;
wire \cpu_0|hbreak_enabled~0_combout ;
wire \cpu_0|hbreak_enabled~regout ;
wire \cpu_0|hbreak_pending_nxt~0_combout ;
wire \cpu_0|hbreak_pending~regout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|probepresent~0_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|probepresent~regout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|jtag_break~0_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|jtag_break~1_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|jtag_break~regout ;
wire \cpu_0|hbreak_req~0_combout ;
wire \cpu_0|D_iw[28]~1_combout ;
wire \cpu_0|F_iw[20]~42_combout ;
wire \cpu_0|E_src1[16]~4_combout ;
wire \cpu_0|F_pc_plus_one[14]~28_combout ;
wire \cpu_0|Add1~32_combout ;
wire \cpu_0|F_pc[14]~11_combout ;
wire \addr_router|Equal1~1_combout ;
wire \addr_router|Equal1~2_combout ;
wire \cmd_xbar_mux_001|last_cycle~0_combout ;
wire \cpu_0_instruction_master_translator|read_accepted~0_combout ;
wire \cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|cp_ready~0_combout ;
wire \cpu_0|i_read_nxt~0_combout ;
wire \cpu_0|i_read~regout ;
wire \cpu_0_instruction_master_translator|read_accepted~2_combout ;
wire \cpu_0_instruction_master_translator|read_accepted~3_combout ;
wire \cpu_0_instruction_master_translator|read_accepted~regout ;
wire \cmd_xbar_demux|src0_valid~0_combout ;
wire \cpu_0|Add2~24_combout ;
wire \cpu_0|F_pc[10]~7_combout ;
wire \cpu_0|F_pc_no_crst_nxt[9]~5_combout ;
wire \addr_router|Equal1~0_combout ;
wire \cmd_xbar_demux|src0_valid~1_combout ;
wire \addr_router_001|Equal1~3_combout ;
wire \cpu_0|E_logic_result[12]~9_combout ;
wire \cpu_0|W_alu_result[12]~8_combout ;
wire \addr_router_001|Equal1~4_combout ;
wire \cmd_xbar_demux_001|src0_valid~0_combout ;
wire \cmd_xbar_mux|arb|grant[1]~1_combout ;
wire \cmd_xbar_mux|update_grant~0_combout ;
wire \cmd_xbar_mux|update_grant~1_combout ;
wire \cmd_xbar_mux|arb|top_priority_reg[0]~0_combout ;
wire \cmd_xbar_mux|arb|grant[0]~0_combout ;
wire \cmd_xbar_mux|WideOr1~combout ;
wire \cpu_0_jtag_debug_module_translator|wait_latency_counter[0]~0_combout ;
wire \cpu_0_jtag_debug_module_translator|read_latency_shift_reg~1_combout ;
wire \cpu_0|F_iw[12]~25_combout ;
wire \cpu_0|F_iw[12]~26_combout ;
wire \cpu_0|D_ctrl_shift_logical~0_combout ;
wire \cpu_0|R_src2_use_imm~0_combout ;
wire \cpu_0|D_wr_dst_reg~3_combout ;
wire \cpu_0|R_src2_use_imm~1_combout ;
wire \cpu_0|R_src2_use_imm~regout ;
wire \cpu_0|R_src2_lo[3]~3_combout ;
wire \cpu_0|Add2~6_combout ;
wire \cpu_0|F_pc[1]~0_combout ;
wire \cpu_0|W_alu_result[3]~17_combout ;
wire \cpu_0|E_shift_rot_result_nxt[3]~17_combout ;
wire \addr_router_001|Equal7~0_combout ;
wire \jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout ;
wire \addr_router_001|Equal1~2_combout ;
wire \addr_router_001|Equal1~5_combout ;
wire \addr_router_001|src_channel[1]~3_combout ;
wire \addr_router_001|src_channel[1]~2_combout ;
wire \cmd_xbar_demux_001|WideOr0~2_combout ;
wire \cmd_xbar_demux_001|WideOr0~3_combout ;
wire \cmd_xbar_demux_001|sink_ready~3_combout ;
wire \cmd_xbar_demux_001|sink_ready~4_combout ;
wire \cpu_0_data_master_translator|av_waitrequest~1_combout ;
wire \cpu_0|D_ctrl_st~0_combout ;
wire \cpu_0|R_ctrl_st~regout ;
wire \cpu_0|d_write_nxt~0_combout ;
wire \cpu_0|d_write_nxt~combout ;
wire \cpu_0|the_experiment2_cpu_0_test_bench|d_write~regout ;
wire \cpu_0_data_master_translator|write_accepted~0_combout ;
wire \cpu_0_data_master_translator|write_accepted~regout ;
wire \cpu_0_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout ;
wire \cmd_xbar_mux_001|WideOr1~combout ;
wire \cmd_xbar_mux_001|packet_in_progress~0_combout ;
wire \cmd_xbar_mux_001|packet_in_progress~regout ;
wire \cmd_xbar_mux_001|update_grant~0_combout ;
wire \width_adapter|endofpacket_reg~regout ;
wire \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout ;
wire \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~3_combout ;
wire \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout ;
wire \rsp_xbar_demux_001|src0_valid~0_combout ;
wire \cpu_0|F_iw[8]~35_combout ;
wire \cpu_0|F_iw[8]~36_combout ;
wire \cpu_0|Equal127~0_combout ;
wire \cpu_0|E_control_rd_data[0]~0_combout ;
wire \cpu_0|Equal127~2_combout ;
wire \cpu_0|W_bstatus_reg_inst_nxt~0_combout ;
wire \cpu_0|W_bstatus_reg_inst_nxt~1_combout ;
wire \cpu_0|W_bstatus_reg~regout ;
wire \cpu_0|E_control_rd_data[0]~1_combout ;
wire \cpu_0|E_control_rd_data[0]~2_combout ;
wire \cpu_0|W_rf_wr_data[0]~1_combout ;
wire \push_button_i|read_mux_out[0]~9_combout ;
wire \led_red_o|data_out[0]~feeder_combout ;
wire \rsp_xbar_mux_001|src_data[0]~1_combout ;
wire \custom_counter_component_0|custom_counter_unit_inst|length[0]~13_combout ;
wire \custom_counter_component_0|Selector31~0_combout ;
wire \rsp_xbar_mux_001|src_data[0]~0_combout ;
wire \rsp_xbar_mux_001|src_payload~1_combout ;
wire \rsp_xbar_mux_001|src_data[0]~3_combout ;
wire \cpu_0|av_ld_byte0_data_nxt[0]~8_combout ;
wire \cpu_0|W_rf_wr_data[0]~2_combout ;
wire \cpu_0|E_src1[7]~13_combout ;
wire \cpu_0|Add2~14_combout ;
wire \cpu_0|F_pc[5]~3_combout ;
wire \cpu_0|W_alu_result[7]~13_combout ;
wire \addr_router_001|Equal2~1_combout ;
wire \addr_router_001|Equal2~0_combout ;
wire \addr_router_001|Equal2~2_combout ;
wire \led_red_o_s1_translator|av_waitrequest_generated~1_combout ;
wire \led_red_o_s1_translator|wait_latency_counter[0]~1_combout ;
wire \led_red_o_s1_translator|wait_latency_counter[0]~2_combout ;
wire \led_red_o_s1_translator|wait_latency_counter~4_combout ;
wire \led_red_o_s1_translator|read_latency_shift_reg~7_combout ;
wire \led_red_o_s1_translator|read_latency_shift_reg~4_combout ;
wire \cmd_xbar_demux_001|WideOr0~0_combout ;
wire \cmd_xbar_demux_001|WideOr0~combout ;
wire \cpu_0_data_master_translator|read_accepted~0_combout ;
wire \cpu_0_data_master_translator|read_accepted~regout ;
wire \cpu_0_data_master_translator|uav_read~0_combout ;
wire \cpu_0_jtag_debug_module_translator|av_begintransfer~0_combout ;
wire \cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~0_combout ;
wire \cpu_0_jtag_debug_module_translator|read_latency_shift_reg~0_combout ;
wire \cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout ;
wire \cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout ;
wire \cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \cpu_0_jtag_debug_module_translator|av_begintransfer~2_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonRd~0_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonWr~0_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonWr~regout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~16_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~47_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~48_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~50_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[24]~feeder_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~12_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~18_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~20_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[22]~feeder_combout ;
wire \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|resetrequest~regout ;
wire \rst_controller|merged_reset~0_combout ;
wire \rst_controller|merged_reset~0clkctrl_outclk ;
wire \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout ;
wire \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout ;
wire \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ;
wire \cmd_xbar_mux_001|arb|top_priority_reg[0]~0_combout ;
wire \cmd_xbar_mux_001|arb|grant[0]~0_combout ;
wire \cmd_xbar_mux_001|arb|grant[1]~1_combout ;
wire \cmd_xbar_mux_001|src_payload~0_combout ;
wire \cmd_xbar_mux_001|src_payload~16_combout ;
wire \sram_0|is_write~0_combout ;
wire \sram_0|is_write~regout ;
wire \cmd_xbar_mux_001|src_payload~1_combout ;
wire \cmd_xbar_mux_001|src_payload~17_combout ;
wire \cmd_xbar_mux_001|src_payload~2_combout ;
wire \cmd_xbar_mux_001|src_payload~18_combout ;
wire \cmd_xbar_mux_001|src_payload~3_combout ;
wire \cmd_xbar_mux_001|src_payload~19_combout ;
wire \cmd_xbar_mux_001|src_payload~4_combout ;
wire \cmd_xbar_mux_001|src_payload~20_combout ;
wire \cmd_xbar_mux_001|src_payload~5_combout ;
wire \cmd_xbar_mux_001|src_payload~21_combout ;
wire \cmd_xbar_mux_001|src_payload~6_combout ;
wire \cmd_xbar_mux_001|src_payload~22_combout ;
wire \cmd_xbar_mux_001|src_payload~7_combout ;
wire \cmd_xbar_mux_001|src_payload~23_combout ;
wire \cmd_xbar_mux_001|src_payload~8_combout ;
wire \cmd_xbar_mux_001|src_payload~24_combout ;
wire \cmd_xbar_mux_001|src_payload~9_combout ;
wire \cmd_xbar_mux_001|src_payload~25_combout ;
wire \cmd_xbar_mux_001|src_payload~10_combout ;
wire \cmd_xbar_mux_001|src_payload~26_combout ;
wire \cmd_xbar_mux_001|src_payload~11_combout ;
wire \cmd_xbar_mux_001|src_payload~27_combout ;
wire \cmd_xbar_mux_001|src_payload~12_combout ;
wire \cmd_xbar_mux_001|src_payload~28_combout ;
wire \cmd_xbar_mux_001|src_payload~13_combout ;
wire \cmd_xbar_mux_001|src_payload~29_combout ;
wire \cmd_xbar_mux_001|src_payload~14_combout ;
wire \cmd_xbar_mux_001|src_payload~30_combout ;
wire \cmd_xbar_mux_001|src_payload~15_combout ;
wire \cmd_xbar_mux_001|src_payload~31_combout ;
wire \led_red_o|data_out[7]~feeder_combout ;
wire \led_red_o|data_out[8]~feeder_combout ;
wire \led_red_o|data_out[9]~feeder_combout ;
wire \led_red_o|data_out[13]~feeder_combout ;
wire \led_red_o|data_out[14]~feeder_combout ;
wire \led_red_o|data_out[15]~feeder_combout ;
wire \led_red_o|data_out[17]~feeder_combout ;
wire \width_adapter|out_data[19]~0_combout ;
wire \width_adapter|out_data[20]~1_combout ;
wire \width_adapter|out_data[21]~2_combout ;
wire \width_adapter|out_data[22]~3_combout ;
wire \width_adapter|out_data[23]~4_combout ;
wire \width_adapter|out_data[24]~5_combout ;
wire \width_adapter|out_data[25]~6_combout ;
wire \width_adapter|out_data[26]~7_combout ;
wire \width_adapter|out_data[27]~8_combout ;
wire \width_adapter|out_data[28]~9_combout ;
wire \width_adapter|out_data[29]~10_combout ;
wire \width_adapter|out_data[30]~11_combout ;
wire \width_adapter|out_data[31]~12_combout ;
wire \width_adapter|out_data[32]~13_combout ;
wire \width_adapter|out_data[33]~14_combout ;
wire \cpu_0|W_alu_result[16]~4_combout ;
wire \width_adapter|out_data[34]~15_combout ;
wire \width_adapter|out_data[35]~16_combout ;
wire \width_adapter|out_data[36]~17_combout ;
wire \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|m0_write~0_combout ;
wire \cmd_xbar_mux_001|src_valid~0_combout ;
wire \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|m0_write~combout ;
wire \sram_0|SRAM_LB_N~0_combout ;
wire \sram_0|SRAM_LB_N~1_combout ;
wire \sram_0|SRAM_LB_N~regout ;
wire \sram_0|SRAM_UB_N~0_combout ;
wire \sram_0|SRAM_UB_N~regout ;
wire \sram_0|SRAM_CE_N~regout ;
wire \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|m0_read~combout ;
wire \sram_0|SRAM_OE_N~regout ;
wire \sram_0|SRAM_WE_N~regout ;
wire \altera_reserved_tms~combout ;
wire \altera_internal_jtag~TDO ;
wire [31:0] \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable ;
wire [10:0] \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift ;
wire [3:0] \push_button_i|read_mux_out ;
wire [3:0] \custom_counter_component_0|custom_counter_unit_inst|state_flag ;
wire [9:0] \custom_counter_component_0|custom_counter_unit_inst|i ;
wire [0:0] \cpu_0_jtag_debug_module_translator|read_latency_shift_reg ;
wire [0:0] \led_green_o_s1_translator|read_latency_shift_reg ;
wire [1:0] \cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used ;
wire [9:0] \auto_hub|jtag_ir_reg ;
wire [2:0] \auto_hub|shadow_jsm|tms_cnt ;
wire [3:0] \auto_hub|hub_info_reg|WORD_SR ;
wire [0:0] \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer2|dreg ;
wire [5:0] \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q ;
wire [5:0] \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q ;
wire [0:0] \led_red_o_s1_translator|read_latency_shift_reg ;
wire [0:0] \push_button_i_s1_translator|read_latency_shift_reg ;
wire [0:0] \switch_i_s1_translator|read_latency_shift_reg ;
wire [1:0] \custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used ;
wire [1:0] \jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used ;
wire [31:0] \cpu_0|W_ienable_reg ;
wire [1:0] \cpu_0|R_compare_op ;
wire [31:0] \cpu_0|D_iw ;
wire [31:0] \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b ;
wire [0:0] \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer|dreg ;
wire [15:0] \sram_0|readdata ;
wire [31:0] \jtag_uart_0|av_readdata ;
wire [5:0] \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q ;
wire [7:0] \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rdata ;
wire [3:0] \push_button_i|irq_mask ;
wire [31:0] \led_green_o|readdata ;
wire [31:0] \custom_counter_component_0|readdata ;
wire [15:0] \custom_counter_component_0|custom_counter_unit_inst|start_pos ;
wire [15:0] \custom_counter_component_0|custom_counter_unit_inst|max ;
wire [8:0] \custom_counter_component_0|custom_counter_unit_inst|address ;
wire [31:0] \cpu_0_jtag_debug_module_translator|av_readdata_pre ;
wire [31:0] \custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre ;
wire [31:0] \led_green_o_s1_translator|av_readdata_pre ;
wire [20:0] \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset ;
wire [2:0] \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used ;
wire [91:0] \cmd_xbar_mux|src_data ;
wire [20:0] \width_adapter|address_reg ;
wire [6:0] \auto_hub|irsr_reg ;
wire [15:0] \auto_hub|shadow_jsm|state ;
wire [31:0] \led_red_o_s1_translator|av_readdata_pre ;
wire [31:0] \push_button_i_s1_translator|av_readdata_pre ;
wire [31:0] \switch_i_s1_translator|av_readdata_pre ;
wire [1:0] \push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used ;
wire [91:0] \cmd_xbar_mux_001|src_data ;
wire [1:0] \cmd_xbar_mux_001|saved_grant ;
wire [1:0] \cmd_xbar_mux_001|arb|top_priority_reg ;
wire [7:0] \cpu_0|av_ld_byte3_data ;
wire [7:0] \cpu_0|av_ld_byte0_data ;
wire [31:0] \cpu_0|W_control_rd_data ;
wire [31:0] \cpu_0|E_shift_rot_result ;
wire [31:0] \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b ;
wire [31:0] \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg ;
wire [31:0] \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a ;
wire [31:0] \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg ;
wire [37:0] \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr ;
wire [37:0] \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo ;
wire [17:0] \sram_0|SRAM_ADDR ;
wire [7:0] \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b ;
wire [9:0] \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count ;
wire [3:0] \push_button_i|edge_capture ;
wire [31:0] \led_red_o|readdata ;
wire [8:0] \led_green_o|data_out ;
wire [8:0] \custom_counter_component_0|address_a ;
wire [15:0] \custom_counter_component_0|custom_counter_unit_inst|s_j ;
wire [15:0] \custom_counter_component_0|custom_counter_unit_inst|length ;
wire [0:0] \jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg ;
wire [20:0] \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base ;
wire [1:0] \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain ;
wire [1:0] \cmd_xbar_mux|saved_grant ;
wire [91:0] \rsp_xbar_mux_001|src_data ;
wire [15:0] \width_adapter|data_reg ;
wire [91:0] \width_adapter_001|out_data ;
wire [3:0] \push_button_i_external_connection_export~combout ;
wire [0:0] \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg ;
wire [0:0] \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg ;
wire [5:0] \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q ;
wire [7:0] \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b ;
wire [1:0] \switch_i_s1_translator|wait_latency_counter ;
wire [1:0] \led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used ;
wire [101:0] \cmd_xbar_mux_001|src_payload ;
wire [31:0] \cpu_0|d_writedata ;
wire [7:0] \cpu_0|av_ld_byte2_data ;
wire [31:0] \cpu_0|W_ipending_reg ;
wire [31:0] \cpu_0|W_alu_result ;
wire [1:0] \cpu_0|R_logic_op ;
wire [31:0] \cpu_0|E_src2 ;
wire [4:0] \cpu_0|E_shift_rot_cnt ;
wire [31:0] \cpu_0|E_arith_src2 ;
wire [10:0] \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg ;
wire [1:0] \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|ir_out ;
wire [1:0] \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|ir ;
wire [5:0] \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q ;
wire [7:0] \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|wdata ;
wire [31:0] \switch_i|readdata ;
wire [31:0] \push_button_i|readdata ;
wire [3:0] \push_button_i|d2_data_in ;
wire [17:0] \led_red_o|data_out ;
wire [15:0] \custom_counter_component_0|write_enable_a ;
wire [15:0] \custom_counter_component_0|custom_counter_unit_inst|s_i ;
wire [9:0] \custom_counter_component_0|custom_counter_unit_inst|j ;
wire [15:0] \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_b ;
wire [1:0] \cpu_0_jtag_debug_module_translator|wait_latency_counter ;
wire [1:0] \custom_counter_component_0_avalon_slave_0_translator|wait_latency_counter ;
wire [1:0] \led_green_o_s1_translator|wait_latency_counter ;
wire [31:0] \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre ;
wire [1:0] \cmd_xbar_mux|arb|top_priority_reg ;
wire [0:0] \width_adapter|count ;
wire [15:0] \width_adapter_001|data_reg ;
wire [16:0] \switch_i_external_connection_export~combout ;
wire [2:0] \auto_hub|hub_mode_reg ;
wire [4:0] \auto_hub|hub_info_reg|word_counter ;
wire [5:0] \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q ;
wire [1:0] \led_red_o_s1_translator|wait_latency_counter ;
wire [1:0] \push_button_i_s1_translator|wait_latency_counter ;
wire [1:0] \led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used ;
wire [1:0] \switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used ;
wire [3:0] \cpu_0|d_byteenable ;
wire [7:0] \cpu_0|av_ld_byte1_data ;
wire [1:0] \cpu_0|av_ld_align_cycle ;
wire [4:0] \cpu_0|R_dst_regnum ;
wire [18:0] \cpu_0|F_pc ;
wire [31:0] \cpu_0|E_src1 ;
wire [31:0] \cpu_0|E_arith_src1 ;
wire [31:0] \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b ;
wire [15:0] \sram_0|writedata_reg ;
wire [16:0] \switch_i|read_mux_out ;
wire [3:0] \push_button_i|d1_data_in ;
wire [15:0] \custom_counter_component_0|write_data_a ;
wire [15:0] \custom_counter_component_0|custom_counter_unit_inst|min ;
wire [15:0] \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_a ;
wire [0:0] \custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg ;
wire [20:0] \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|p1_burst_uncompress_address_offset ;
wire [3:0] \width_adapter|byteen_reg ;

wire [31:0] \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [31:0] \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [15:0] \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [15:0] \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [7:0] \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus ;
wire [15:0] \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [15:0] \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [7:0] \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus ;
wire [8:0] \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [8:0] \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [6:0] \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [6:0] \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;

assign \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [0] = \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [1] = \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [2] = \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [3] = \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [4] = \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [5] = \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [6] = \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [7] = \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [8] = \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [9] = \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [10] = \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [11] = \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [12] = \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [13] = \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [14] = \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [15] = \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [16] = \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [17] = \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [18] = \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [19] = \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [20] = \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [21] = \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [22] = \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [23] = \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [24] = \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [25] = \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [26] = \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [27] = \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [28] = \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [29] = \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [30] = \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [31] = \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

assign \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b [0] = \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b [1] = \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b [2] = \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b [3] = \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b [4] = \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b [5] = \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b [6] = \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b [7] = \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b [8] = \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b [9] = \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b [10] = \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b [11] = \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b [12] = \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b [13] = \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b [14] = \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b [15] = \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b [16] = \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b [17] = \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b [18] = \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b [19] = \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b [20] = \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b [21] = \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b [22] = \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b [23] = \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b [24] = \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b [25] = \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b [26] = \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b [27] = \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b [28] = \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b [29] = \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b [30] = \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b [31] = \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

assign \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a [0] = \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a [1] = \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a [2] = \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a [3] = \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a [4] = \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a [5] = \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a [6] = \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a [7] = \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a [16] = \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a [17] = \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a [18] = \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a [19] = \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a [20] = \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a [21] = \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a [22] = \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a [23] = \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];

assign \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [0] = \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [1] = \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [2] = \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [3] = \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [4] = \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [5] = \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [6] = \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [7] = \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [16] = \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [17] = \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [18] = \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [19] = \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [20] = \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [21] = \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [22] = \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [23] = \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];

assign \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b [0] = \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [0];
assign \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b [1] = \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [1];
assign \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b [2] = \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [2];
assign \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b [3] = \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [3];
assign \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b [4] = \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [4];
assign \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b [5] = \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [5];
assign \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b [6] = \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [6];
assign \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b [7] = \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [7];

assign \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a [8] = \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];
assign \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a [9] = \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [1];
assign \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a [10] = \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [2];
assign \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a [11] = \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [3];
assign \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a [12] = \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [4];
assign \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a [13] = \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [5];
assign \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a [14] = \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [6];
assign \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a [15] = \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [7];
assign \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a [24] = \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [8];
assign \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a [25] = \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [9];
assign \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a [26] = \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [10];
assign \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a [27] = \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [11];
assign \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a [28] = \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [12];
assign \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a [29] = \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [13];
assign \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a [30] = \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [14];
assign \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a [31] = \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [15];

assign \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [8] = \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];
assign \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [9] = \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus [1];
assign \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [10] = \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus [2];
assign \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [11] = \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus [3];
assign \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [12] = \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus [4];
assign \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [13] = \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus [5];
assign \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [14] = \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus [6];
assign \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [15] = \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus [7];
assign \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [24] = \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus [8];
assign \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [25] = \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus [9];
assign \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [26] = \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus [10];
assign \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [27] = \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus [11];
assign \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [28] = \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus [12];
assign \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [29] = \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus [13];
assign \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [30] = \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus [14];
assign \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [31] = \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus [15];

assign \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b [0] = \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [0];
assign \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b [1] = \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [1];
assign \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b [2] = \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [2];
assign \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b [3] = \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [3];
assign \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b [4] = \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [4];
assign \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b [5] = \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [5];
assign \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b [6] = \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [6];
assign \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b [7] = \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [7];

assign \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_a [0] = \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_a [1] = \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_a [2] = \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_a [3] = \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_a [4] = \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_a [5] = \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_a [6] = \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_a [7] = \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_a [8] = \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];

assign \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_b [0] = \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_b [1] = \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_b [2] = \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_b [3] = \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_b [4] = \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_b [5] = \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_b [6] = \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_b [7] = \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_b [8] = \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];

assign \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_a [9] = \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];
assign \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_a [10] = \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [1];
assign \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_a [11] = \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [2];
assign \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_a [12] = \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [3];
assign \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_a [13] = \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [4];
assign \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_a [14] = \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [5];
assign \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_a [15] = \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [6];

assign \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_b [9] = \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];
assign \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_b [10] = \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus [1];
assign \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_b [11] = \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus [2];
assign \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_b [12] = \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus [3];
assign \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_b [13] = \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus [4];
assign \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_b [14] = \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus [5];
assign \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_b [15] = \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus [6];

// Location: LCFF_X47_Y22_N1
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[0]~5_combout ),
	.sdata(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~10_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [0]));

// Location: LCCOMB_X47_Y22_N0
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[0]~5 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[0]~5_combout  = 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|DRsize.000~regout  & 
// ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [1]))) # 
// (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|DRsize.000~regout  & (\altera_internal_jtag~TDIUTAP ))

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|DRsize.000~regout ),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(vcc),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [1]),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[0]~5 .lut_mask = 16'hEE44;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X52_Y18
cycloneii_ram_block \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 (
	.portawe(\cpu_0|W_rf_wren~combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu_0|W_rf_wr_data[31]~33_combout ,\cpu_0|W_rf_wr_data[30]~34_combout ,\cpu_0|W_rf_wr_data[29]~35_combout ,\cpu_0|W_rf_wr_data[28]~25_combout ,\cpu_0|W_rf_wr_data[27]~26_combout ,\cpu_0|W_rf_wr_data[26]~27_combout ,\cpu_0|W_rf_wr_data[25]~28_combout ,
\cpu_0|W_rf_wr_data[24]~32_combout ,\cpu_0|W_rf_wr_data[23]~29_combout ,\cpu_0|W_rf_wr_data[22]~30_combout ,\cpu_0|W_rf_wr_data[21]~31_combout ,\cpu_0|W_rf_wr_data[20]~22_combout ,\cpu_0|W_rf_wr_data[19]~23_combout ,\cpu_0|W_rf_wr_data[18]~24_combout ,
\cpu_0|W_rf_wr_data[17]~21_combout ,\cpu_0|W_rf_wr_data[16]~20_combout ,\cpu_0|W_rf_wr_data[15]~19_combout ,\cpu_0|W_rf_wr_data[14]~18_combout ,\cpu_0|W_rf_wr_data[13]~17_combout ,\cpu_0|W_rf_wr_data[12]~16_combout ,\cpu_0|W_rf_wr_data[11]~15_combout ,
\cpu_0|W_rf_wr_data[10]~14_combout ,\cpu_0|W_rf_wr_data[9]~13_combout ,\cpu_0|W_rf_wr_data[8]~12_combout ,\cpu_0|W_rf_wr_data[7]~11_combout ,\cpu_0|W_rf_wr_data[6]~10_combout ,\cpu_0|W_rf_wr_data[5]~9_combout ,\cpu_0|W_rf_wr_data[4]~8_combout ,
\cpu_0|W_rf_wr_data[3]~7_combout ,\cpu_0|W_rf_wr_data[2]~6_combout ,\cpu_0|W_rf_wr_data[1]~4_combout ,\cpu_0|W_rf_wr_data[0]~2_combout }),
	.portaaddr({\cpu_0|R_dst_regnum [4],\cpu_0|R_dst_regnum [3],\cpu_0|R_dst_regnum [2],\cpu_0|R_dst_regnum [1],\cpu_0|R_dst_regnum [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(32'b00000000000000000000000000000000),
	.portbaddr({\cpu_0|D_iw [26],\cpu_0|D_iw [25],\cpu_0|D_iw [24],\cpu_0|D_iw [23],\cpu_0|D_iw [22]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .init_file = "experiment2_cpu_0_rf_ram_b.mif";
defparam \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .logical_ram_name = "experiment2_cpu_0:cpu_0|experiment2_cpu_0_register_bank_b_module:experiment2_cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_ihg1:auto_generated|ALTSYNCRAM";
defparam \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_width = 32;
defparam \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_byte_enable_clear = "none";
defparam \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_in_clear = "none";
defparam \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_width = 32;
defparam \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clear = "none";
defparam \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clock = "clock0";
defparam \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .mem_init0 = 1024'hDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEF;
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N22
cycloneii_lcell_comb \cpu_0|Add1~6 (
// Equation(s):
// \cpu_0|Add1~6_combout  = (\cpu_0|E_src1 [3] & ((\cpu_0|E_src2 [3] & (!\cpu_0|Add1~5 )) # (!\cpu_0|E_src2 [3] & (\cpu_0|Add1~5  & VCC)))) # (!\cpu_0|E_src1 [3] & ((\cpu_0|E_src2 [3] & ((\cpu_0|Add1~5 ) # (GND))) # (!\cpu_0|E_src2 [3] & (!\cpu_0|Add1~5 ))))
// \cpu_0|Add1~7  = CARRY((\cpu_0|E_src1 [3] & (\cpu_0|E_src2 [3] & !\cpu_0|Add1~5 )) # (!\cpu_0|E_src1 [3] & ((\cpu_0|E_src2 [3]) # (!\cpu_0|Add1~5 ))))

	.dataa(\cpu_0|E_src1 [3]),
	.datab(\cpu_0|E_src2 [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu_0|Add1~5 ),
	.combout(\cpu_0|Add1~6_combout ),
	.cout(\cpu_0|Add1~7 ));
// synopsys translate_off
defparam \cpu_0|Add1~6 .lut_mask = 16'h694D;
defparam \cpu_0|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N24
cycloneii_lcell_comb \cpu_0|Add1~8 (
// Equation(s):
// \cpu_0|Add1~8_combout  = ((\cpu_0|E_src2 [4] $ (\cpu_0|E_src1 [4] $ (\cpu_0|Add1~7 )))) # (GND)
// \cpu_0|Add1~9  = CARRY((\cpu_0|E_src2 [4] & (\cpu_0|E_src1 [4] & !\cpu_0|Add1~7 )) # (!\cpu_0|E_src2 [4] & ((\cpu_0|E_src1 [4]) # (!\cpu_0|Add1~7 ))))

	.dataa(\cpu_0|E_src2 [4]),
	.datab(\cpu_0|E_src1 [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu_0|Add1~7 ),
	.combout(\cpu_0|Add1~8_combout ),
	.cout(\cpu_0|Add1~9 ));
// synopsys translate_off
defparam \cpu_0|Add1~8 .lut_mask = 16'h964D;
defparam \cpu_0|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X45_Y18_N13
cycloneii_lcell_ff \cpu_0|E_src2[18] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|E_src2[18]~2_combout ),
	.sdata(\cpu_0|D_iw [8]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(\cpu_0|R_src2_hi~0_combout ),
	.sload(\cpu_0|R_ctrl_hi_imm16~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|E_src2 [18]));

// Location: LCFF_X45_Y18_N7
cycloneii_lcell_ff \cpu_0|E_src2[17] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|E_src2[17]~3_combout ),
	.sdata(\cpu_0|D_iw [7]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(\cpu_0|R_src2_hi~0_combout ),
	.sload(\cpu_0|R_ctrl_hi_imm16~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|E_src2 [17]));

// Location: LCCOMB_X42_Y20_N28
cycloneii_lcell_comb \cpu_0|Add1~12 (
// Equation(s):
// \cpu_0|Add1~12_combout  = ((\cpu_0|E_src1 [6] $ (\cpu_0|E_src2 [6] $ (\cpu_0|Add1~11 )))) # (GND)
// \cpu_0|Add1~13  = CARRY((\cpu_0|E_src1 [6] & ((!\cpu_0|Add1~11 ) # (!\cpu_0|E_src2 [6]))) # (!\cpu_0|E_src1 [6] & (!\cpu_0|E_src2 [6] & !\cpu_0|Add1~11 )))

	.dataa(\cpu_0|E_src1 [6]),
	.datab(\cpu_0|E_src2 [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu_0|Add1~11 ),
	.combout(\cpu_0|Add1~12_combout ),
	.cout(\cpu_0|Add1~13 ));
// synopsys translate_off
defparam \cpu_0|Add1~12 .lut_mask = 16'h962B;
defparam \cpu_0|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N30
cycloneii_lcell_comb \cpu_0|Add1~14 (
// Equation(s):
// \cpu_0|Add1~14_combout  = (\cpu_0|E_src2 [7] & ((\cpu_0|E_src1 [7] & (!\cpu_0|Add1~13 )) # (!\cpu_0|E_src1 [7] & ((\cpu_0|Add1~13 ) # (GND))))) # (!\cpu_0|E_src2 [7] & ((\cpu_0|E_src1 [7] & (\cpu_0|Add1~13  & VCC)) # (!\cpu_0|E_src1 [7] & (!\cpu_0|Add1~13 
// ))))
// \cpu_0|Add1~15  = CARRY((\cpu_0|E_src2 [7] & ((!\cpu_0|Add1~13 ) # (!\cpu_0|E_src1 [7]))) # (!\cpu_0|E_src2 [7] & (!\cpu_0|E_src1 [7] & !\cpu_0|Add1~13 )))

	.dataa(\cpu_0|E_src2 [7]),
	.datab(\cpu_0|E_src1 [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu_0|Add1~13 ),
	.combout(\cpu_0|Add1~14_combout ),
	.cout(\cpu_0|Add1~15 ));
// synopsys translate_off
defparam \cpu_0|Add1~14 .lut_mask = 16'h692B;
defparam \cpu_0|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N0
cycloneii_lcell_comb \cpu_0|Add1~16 (
// Equation(s):
// \cpu_0|Add1~16_combout  = ((\cpu_0|E_src2 [8] $ (\cpu_0|E_src1 [8] $ (\cpu_0|Add1~15 )))) # (GND)
// \cpu_0|Add1~17  = CARRY((\cpu_0|E_src2 [8] & (\cpu_0|E_src1 [8] & !\cpu_0|Add1~15 )) # (!\cpu_0|E_src2 [8] & ((\cpu_0|E_src1 [8]) # (!\cpu_0|Add1~15 ))))

	.dataa(\cpu_0|E_src2 [8]),
	.datab(\cpu_0|E_src1 [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu_0|Add1~15 ),
	.combout(\cpu_0|Add1~16_combout ),
	.cout(\cpu_0|Add1~17 ));
// synopsys translate_off
defparam \cpu_0|Add1~16 .lut_mask = 16'h964D;
defparam \cpu_0|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N2
cycloneii_lcell_comb \cpu_0|Add1~18 (
// Equation(s):
// \cpu_0|Add1~18_combout  = (\cpu_0|E_src1 [9] & ((\cpu_0|E_src2 [9] & (!\cpu_0|Add1~17 )) # (!\cpu_0|E_src2 [9] & (\cpu_0|Add1~17  & VCC)))) # (!\cpu_0|E_src1 [9] & ((\cpu_0|E_src2 [9] & ((\cpu_0|Add1~17 ) # (GND))) # (!\cpu_0|E_src2 [9] & (!\cpu_0|Add1~17 
// ))))
// \cpu_0|Add1~19  = CARRY((\cpu_0|E_src1 [9] & (\cpu_0|E_src2 [9] & !\cpu_0|Add1~17 )) # (!\cpu_0|E_src1 [9] & ((\cpu_0|E_src2 [9]) # (!\cpu_0|Add1~17 ))))

	.dataa(\cpu_0|E_src1 [9]),
	.datab(\cpu_0|E_src2 [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu_0|Add1~17 ),
	.combout(\cpu_0|Add1~18_combout ),
	.cout(\cpu_0|Add1~19 ));
// synopsys translate_off
defparam \cpu_0|Add1~18 .lut_mask = 16'h694D;
defparam \cpu_0|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N8
cycloneii_lcell_comb \cpu_0|Add1~24 (
// Equation(s):
// \cpu_0|Add1~24_combout  = ((\cpu_0|E_src1 [12] $ (\cpu_0|E_src2 [12] $ (\cpu_0|Add1~23 )))) # (GND)
// \cpu_0|Add1~25  = CARRY((\cpu_0|E_src1 [12] & ((!\cpu_0|Add1~23 ) # (!\cpu_0|E_src2 [12]))) # (!\cpu_0|E_src1 [12] & (!\cpu_0|E_src2 [12] & !\cpu_0|Add1~23 )))

	.dataa(\cpu_0|E_src1 [12]),
	.datab(\cpu_0|E_src2 [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu_0|Add1~23 ),
	.combout(\cpu_0|Add1~24_combout ),
	.cout(\cpu_0|Add1~25 ));
// synopsys translate_off
defparam \cpu_0|Add1~24 .lut_mask = 16'h962B;
defparam \cpu_0|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N10
cycloneii_lcell_comb \cpu_0|Add1~26 (
// Equation(s):
// \cpu_0|Add1~26_combout  = (\cpu_0|E_src2 [13] & ((\cpu_0|E_src1 [13] & (!\cpu_0|Add1~25 )) # (!\cpu_0|E_src1 [13] & ((\cpu_0|Add1~25 ) # (GND))))) # (!\cpu_0|E_src2 [13] & ((\cpu_0|E_src1 [13] & (\cpu_0|Add1~25  & VCC)) # (!\cpu_0|E_src1 [13] & 
// (!\cpu_0|Add1~25 ))))
// \cpu_0|Add1~27  = CARRY((\cpu_0|E_src2 [13] & ((!\cpu_0|Add1~25 ) # (!\cpu_0|E_src1 [13]))) # (!\cpu_0|E_src2 [13] & (!\cpu_0|E_src1 [13] & !\cpu_0|Add1~25 )))

	.dataa(\cpu_0|E_src2 [13]),
	.datab(\cpu_0|E_src1 [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu_0|Add1~25 ),
	.combout(\cpu_0|Add1~26_combout ),
	.cout(\cpu_0|Add1~27 ));
// synopsys translate_off
defparam \cpu_0|Add1~26 .lut_mask = 16'h692B;
defparam \cpu_0|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N12
cycloneii_lcell_comb \cpu_0|Add1~28 (
// Equation(s):
// \cpu_0|Add1~28_combout  = ((\cpu_0|E_src1 [14] $ (\cpu_0|E_src2 [14] $ (\cpu_0|Add1~27 )))) # (GND)
// \cpu_0|Add1~29  = CARRY((\cpu_0|E_src1 [14] & ((!\cpu_0|Add1~27 ) # (!\cpu_0|E_src2 [14]))) # (!\cpu_0|E_src1 [14] & (!\cpu_0|E_src2 [14] & !\cpu_0|Add1~27 )))

	.dataa(\cpu_0|E_src1 [14]),
	.datab(\cpu_0|E_src2 [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu_0|Add1~27 ),
	.combout(\cpu_0|Add1~28_combout ),
	.cout(\cpu_0|Add1~29 ));
// synopsys translate_off
defparam \cpu_0|Add1~28 .lut_mask = 16'h962B;
defparam \cpu_0|Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N14
cycloneii_lcell_comb \cpu_0|Add1~30 (
// Equation(s):
// \cpu_0|Add1~30_combout  = (\cpu_0|E_src1 [15] & ((\cpu_0|E_src2 [15] & (!\cpu_0|Add1~29 )) # (!\cpu_0|E_src2 [15] & (\cpu_0|Add1~29  & VCC)))) # (!\cpu_0|E_src1 [15] & ((\cpu_0|E_src2 [15] & ((\cpu_0|Add1~29 ) # (GND))) # (!\cpu_0|E_src2 [15] & 
// (!\cpu_0|Add1~29 ))))
// \cpu_0|Add1~31  = CARRY((\cpu_0|E_src1 [15] & (\cpu_0|E_src2 [15] & !\cpu_0|Add1~29 )) # (!\cpu_0|E_src1 [15] & ((\cpu_0|E_src2 [15]) # (!\cpu_0|Add1~29 ))))

	.dataa(\cpu_0|E_src1 [15]),
	.datab(\cpu_0|E_src2 [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu_0|Add1~29 ),
	.combout(\cpu_0|Add1~30_combout ),
	.cout(\cpu_0|Add1~31 ));
// synopsys translate_off
defparam \cpu_0|Add1~30 .lut_mask = 16'h694D;
defparam \cpu_0|Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N4
cycloneii_lcell_comb \cpu_0|Add2~20 (
// Equation(s):
// \cpu_0|Add2~20_combout  = ((\cpu_0|E_src2 [10] $ (\cpu_0|E_src1 [10] $ (!\cpu_0|Add2~19 )))) # (GND)
// \cpu_0|Add2~21  = CARRY((\cpu_0|E_src2 [10] & ((\cpu_0|E_src1 [10]) # (!\cpu_0|Add2~19 ))) # (!\cpu_0|E_src2 [10] & (\cpu_0|E_src1 [10] & !\cpu_0|Add2~19 )))

	.dataa(\cpu_0|E_src2 [10]),
	.datab(\cpu_0|E_src1 [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu_0|Add2~19 ),
	.combout(\cpu_0|Add2~20_combout ),
	.cout(\cpu_0|Add2~21 ));
// synopsys translate_off
defparam \cpu_0|Add2~20 .lut_mask = 16'h698E;
defparam \cpu_0|Add2~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N16
cycloneii_lcell_comb \cpu_0|Add2~32 (
// Equation(s):
// \cpu_0|Add2~32_combout  = ((\cpu_0|E_src1 [16] $ (\cpu_0|E_src2 [16] $ (!\cpu_0|Add2~31 )))) # (GND)
// \cpu_0|Add2~33  = CARRY((\cpu_0|E_src1 [16] & ((\cpu_0|E_src2 [16]) # (!\cpu_0|Add2~31 ))) # (!\cpu_0|E_src1 [16] & (\cpu_0|E_src2 [16] & !\cpu_0|Add2~31 )))

	.dataa(\cpu_0|E_src1 [16]),
	.datab(\cpu_0|E_src2 [16]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu_0|Add2~31 ),
	.combout(\cpu_0|Add2~32_combout ),
	.cout(\cpu_0|Add2~33 ));
// synopsys translate_off
defparam \cpu_0|Add2~32 .lut_mask = 16'h698E;
defparam \cpu_0|Add2~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N18
cycloneii_lcell_comb \cpu_0|Add2~34 (
// Equation(s):
// \cpu_0|Add2~34_combout  = (\cpu_0|E_src2 [17] & ((\cpu_0|E_src1 [17] & (\cpu_0|Add2~33  & VCC)) # (!\cpu_0|E_src1 [17] & (!\cpu_0|Add2~33 )))) # (!\cpu_0|E_src2 [17] & ((\cpu_0|E_src1 [17] & (!\cpu_0|Add2~33 )) # (!\cpu_0|E_src1 [17] & ((\cpu_0|Add2~33 ) 
// # (GND)))))
// \cpu_0|Add2~35  = CARRY((\cpu_0|E_src2 [17] & (!\cpu_0|E_src1 [17] & !\cpu_0|Add2~33 )) # (!\cpu_0|E_src2 [17] & ((!\cpu_0|Add2~33 ) # (!\cpu_0|E_src1 [17]))))

	.dataa(\cpu_0|E_src2 [17]),
	.datab(\cpu_0|E_src1 [17]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu_0|Add2~33 ),
	.combout(\cpu_0|Add2~34_combout ),
	.cout(\cpu_0|Add2~35 ));
// synopsys translate_off
defparam \cpu_0|Add2~34 .lut_mask = 16'h9617;
defparam \cpu_0|Add2~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N20
cycloneii_lcell_comb \cpu_0|Add2~36 (
// Equation(s):
// \cpu_0|Add2~36_combout  = ((\cpu_0|E_src2 [18] $ (\cpu_0|E_src1 [18] $ (!\cpu_0|Add2~35 )))) # (GND)
// \cpu_0|Add2~37  = CARRY((\cpu_0|E_src2 [18] & ((\cpu_0|E_src1 [18]) # (!\cpu_0|Add2~35 ))) # (!\cpu_0|E_src2 [18] & (\cpu_0|E_src1 [18] & !\cpu_0|Add2~35 )))

	.dataa(\cpu_0|E_src2 [18]),
	.datab(\cpu_0|E_src1 [18]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu_0|Add2~35 ),
	.combout(\cpu_0|Add2~36_combout ),
	.cout(\cpu_0|Add2~37 ));
// synopsys translate_off
defparam \cpu_0|Add2~36 .lut_mask = 16'h698E;
defparam \cpu_0|Add2~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N22
cycloneii_lcell_comb \cpu_0|Add2~38 (
// Equation(s):
// \cpu_0|Add2~38_combout  = (\cpu_0|E_src2 [19] & ((\cpu_0|E_src1 [19] & (\cpu_0|Add2~37  & VCC)) # (!\cpu_0|E_src1 [19] & (!\cpu_0|Add2~37 )))) # (!\cpu_0|E_src2 [19] & ((\cpu_0|E_src1 [19] & (!\cpu_0|Add2~37 )) # (!\cpu_0|E_src1 [19] & ((\cpu_0|Add2~37 ) 
// # (GND)))))
// \cpu_0|Add2~39  = CARRY((\cpu_0|E_src2 [19] & (!\cpu_0|E_src1 [19] & !\cpu_0|Add2~37 )) # (!\cpu_0|E_src2 [19] & ((!\cpu_0|Add2~37 ) # (!\cpu_0|E_src1 [19]))))

	.dataa(\cpu_0|E_src2 [19]),
	.datab(\cpu_0|E_src1 [19]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu_0|Add2~37 ),
	.combout(\cpu_0|Add2~38_combout ),
	.cout(\cpu_0|Add2~39 ));
// synopsys translate_off
defparam \cpu_0|Add2~38 .lut_mask = 16'h9617;
defparam \cpu_0|Add2~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M4K_X52_Y19
cycloneii_ram_block \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 (
	.portawe(\cpu_0|W_rf_wren~combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu_0|W_rf_wr_data[31]~33_combout ,\cpu_0|W_rf_wr_data[30]~34_combout ,\cpu_0|W_rf_wr_data[29]~35_combout ,\cpu_0|W_rf_wr_data[28]~25_combout ,\cpu_0|W_rf_wr_data[27]~26_combout ,\cpu_0|W_rf_wr_data[26]~27_combout ,\cpu_0|W_rf_wr_data[25]~28_combout ,
\cpu_0|W_rf_wr_data[24]~32_combout ,\cpu_0|W_rf_wr_data[23]~29_combout ,\cpu_0|W_rf_wr_data[22]~30_combout ,\cpu_0|W_rf_wr_data[21]~31_combout ,\cpu_0|W_rf_wr_data[20]~22_combout ,\cpu_0|W_rf_wr_data[19]~23_combout ,\cpu_0|W_rf_wr_data[18]~24_combout ,
\cpu_0|W_rf_wr_data[17]~21_combout ,\cpu_0|W_rf_wr_data[16]~20_combout ,\cpu_0|W_rf_wr_data[15]~19_combout ,\cpu_0|W_rf_wr_data[14]~18_combout ,\cpu_0|W_rf_wr_data[13]~17_combout ,\cpu_0|W_rf_wr_data[12]~16_combout ,\cpu_0|W_rf_wr_data[11]~15_combout ,
\cpu_0|W_rf_wr_data[10]~14_combout ,\cpu_0|W_rf_wr_data[9]~13_combout ,\cpu_0|W_rf_wr_data[8]~12_combout ,\cpu_0|W_rf_wr_data[7]~11_combout ,\cpu_0|W_rf_wr_data[6]~10_combout ,\cpu_0|W_rf_wr_data[5]~9_combout ,\cpu_0|W_rf_wr_data[4]~8_combout ,
\cpu_0|W_rf_wr_data[3]~7_combout ,\cpu_0|W_rf_wr_data[2]~6_combout ,\cpu_0|W_rf_wr_data[1]~4_combout ,\cpu_0|W_rf_wr_data[0]~2_combout }),
	.portaaddr({\cpu_0|R_dst_regnum [4],\cpu_0|R_dst_regnum [3],\cpu_0|R_dst_regnum [2],\cpu_0|R_dst_regnum [1],\cpu_0|R_dst_regnum [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(32'b00000000000000000000000000000000),
	.portbaddr({\cpu_0|D_iw [31],\cpu_0|D_iw [30],\cpu_0|D_iw [29],\cpu_0|D_iw [28],\cpu_0|D_iw [27]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .init_file = "experiment2_cpu_0_rf_ram_a.mif";
defparam \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .logical_ram_name = "experiment2_cpu_0:cpu_0|experiment2_cpu_0_register_bank_a_module:experiment2_cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_hhg1:auto_generated|ALTSYNCRAM";
defparam \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_width = 32;
defparam \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_byte_enable_clear = "none";
defparam \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_in_clear = "none";
defparam \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_width = 32;
defparam \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clear = "none";
defparam \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clock = "clock0";
defparam \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .mem_init0 = 1024'hDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEF;
// synopsys translate_on

// Location: LCCOMB_X45_Y18_N12
cycloneii_lcell_comb \cpu_0|E_src2[18]~2 (
// Equation(s):
// \cpu_0|E_src2[18]~2_combout  = (\cpu_0|R_src2_use_imm~regout  & (\cpu_0|D_iw [21])) # (!\cpu_0|R_src2_use_imm~regout  & ((\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [18])))

	.dataa(\cpu_0|D_iw [21]),
	.datab(\cpu_0|R_src2_use_imm~regout ),
	.datac(vcc),
	.datad(\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [18]),
	.cin(gnd),
	.combout(\cpu_0|E_src2[18]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_src2[18]~2 .lut_mask = 16'hBB88;
defparam \cpu_0|E_src2[18]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y18_N6
cycloneii_lcell_comb \cpu_0|E_src2[17]~3 (
// Equation(s):
// \cpu_0|E_src2[17]~3_combout  = (\cpu_0|R_src2_use_imm~regout  & (\cpu_0|D_iw [21])) # (!\cpu_0|R_src2_use_imm~regout  & ((\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [17])))

	.dataa(\cpu_0|D_iw [21]),
	.datab(\cpu_0|R_src2_use_imm~regout ),
	.datac(vcc),
	.datad(\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [17]),
	.cin(gnd),
	.combout(\cpu_0|E_src2[17]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_src2[17]~3 .lut_mask = 16'hBB88;
defparam \cpu_0|E_src2[17]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y16_N3
cycloneii_lcell_ff \cpu_0|av_ld_byte1_data[2] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|av_ld_byte1_data[2]~2_combout ),
	.sdata(\cpu_0|av_ld_byte2_data [2]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\cpu_0|av_ld_rshift8~1_combout ),
	.ena(\cpu_0|av_ld_byte1_data_en~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|av_ld_byte1_data [2]));

// Location: LCFF_X38_Y16_N1
cycloneii_lcell_ff \cpu_0|av_ld_byte1_data[7] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|av_ld_byte1_data[7]~7_combout ),
	.sdata(\cpu_0|av_ld_byte2_data [7]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\cpu_0|av_ld_rshift8~1_combout ),
	.ena(\cpu_0|av_ld_byte1_data_en~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|av_ld_byte1_data [7]));

// Location: LCFF_X45_Y18_N3
cycloneii_lcell_ff \cpu_0|E_src2[28] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|E_src2[28]~5_combout ),
	.sdata(\cpu_0|D_iw [18]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(\cpu_0|R_src2_hi~0_combout ),
	.sload(\cpu_0|R_ctrl_hi_imm16~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|E_src2 [28]));

// Location: LCFF_X45_Y18_N31
cycloneii_lcell_ff \cpu_0|E_src2[26] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|E_src2[26]~7_combout ),
	.sdata(\cpu_0|D_iw [16]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(\cpu_0|R_src2_hi~0_combout ),
	.sload(\cpu_0|R_ctrl_hi_imm16~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|E_src2 [26]));

// Location: LCFF_X46_Y18_N7
cycloneii_lcell_ff \cpu_0|E_src2[21] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|E_src2[21]~11_combout ),
	.sdata(\cpu_0|D_iw [11]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(\cpu_0|R_src2_hi~0_combout ),
	.sload(\cpu_0|R_ctrl_hi_imm16~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|E_src2 [21]));

// Location: LCFF_X46_Y18_N19
cycloneii_lcell_ff \cpu_0|E_src2[30] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|E_src2[30]~13_combout ),
	.sdata(\cpu_0|D_iw [20]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(\cpu_0|R_src2_hi~0_combout ),
	.sload(\cpu_0|R_ctrl_hi_imm16~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|E_src2 [30]));

// Location: LCFF_X46_Y18_N21
cycloneii_lcell_ff \cpu_0|E_src2[29] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|E_src2[29]~14_combout ),
	.sdata(\cpu_0|D_iw [19]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(\cpu_0|R_src2_hi~0_combout ),
	.sload(\cpu_0|R_ctrl_hi_imm16~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|E_src2 [29]));

// Location: LCCOMB_X42_Y19_N26
cycloneii_lcell_comb \cpu_0|Add1~42 (
// Equation(s):
// \cpu_0|Add1~42_combout  = (\cpu_0|E_src2 [21] & ((\cpu_0|E_src1 [21] & (!\cpu_0|Add1~41 )) # (!\cpu_0|E_src1 [21] & ((\cpu_0|Add1~41 ) # (GND))))) # (!\cpu_0|E_src2 [21] & ((\cpu_0|E_src1 [21] & (\cpu_0|Add1~41  & VCC)) # (!\cpu_0|E_src1 [21] & 
// (!\cpu_0|Add1~41 ))))
// \cpu_0|Add1~43  = CARRY((\cpu_0|E_src2 [21] & ((!\cpu_0|Add1~41 ) # (!\cpu_0|E_src1 [21]))) # (!\cpu_0|E_src2 [21] & (!\cpu_0|E_src1 [21] & !\cpu_0|Add1~41 )))

	.dataa(\cpu_0|E_src2 [21]),
	.datab(\cpu_0|E_src1 [21]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu_0|Add1~41 ),
	.combout(\cpu_0|Add1~42_combout ),
	.cout(\cpu_0|Add1~43 ));
// synopsys translate_off
defparam \cpu_0|Add1~42 .lut_mask = 16'h692B;
defparam \cpu_0|Add1~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N30
cycloneii_lcell_comb \cpu_0|Add1~46 (
// Equation(s):
// \cpu_0|Add1~46_combout  = (\cpu_0|E_src2 [23] & ((\cpu_0|E_src1 [23] & (!\cpu_0|Add1~45 )) # (!\cpu_0|E_src1 [23] & ((\cpu_0|Add1~45 ) # (GND))))) # (!\cpu_0|E_src2 [23] & ((\cpu_0|E_src1 [23] & (\cpu_0|Add1~45  & VCC)) # (!\cpu_0|E_src1 [23] & 
// (!\cpu_0|Add1~45 ))))
// \cpu_0|Add1~47  = CARRY((\cpu_0|E_src2 [23] & ((!\cpu_0|Add1~45 ) # (!\cpu_0|E_src1 [23]))) # (!\cpu_0|E_src2 [23] & (!\cpu_0|E_src1 [23] & !\cpu_0|Add1~45 )))

	.dataa(\cpu_0|E_src2 [23]),
	.datab(\cpu_0|E_src1 [23]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu_0|Add1~45 ),
	.combout(\cpu_0|Add1~46_combout ),
	.cout(\cpu_0|Add1~47 ));
// synopsys translate_off
defparam \cpu_0|Add1~46 .lut_mask = 16'h692B;
defparam \cpu_0|Add1~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N0
cycloneii_lcell_comb \cpu_0|Add1~48 (
// Equation(s):
// \cpu_0|Add1~48_combout  = ((\cpu_0|E_src1 [24] $ (\cpu_0|E_src2 [24] $ (\cpu_0|Add1~47 )))) # (GND)
// \cpu_0|Add1~49  = CARRY((\cpu_0|E_src1 [24] & ((!\cpu_0|Add1~47 ) # (!\cpu_0|E_src2 [24]))) # (!\cpu_0|E_src1 [24] & (!\cpu_0|E_src2 [24] & !\cpu_0|Add1~47 )))

	.dataa(\cpu_0|E_src1 [24]),
	.datab(\cpu_0|E_src2 [24]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu_0|Add1~47 ),
	.combout(\cpu_0|Add1~48_combout ),
	.cout(\cpu_0|Add1~49 ));
// synopsys translate_off
defparam \cpu_0|Add1~48 .lut_mask = 16'h962B;
defparam \cpu_0|Add1~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N2
cycloneii_lcell_comb \cpu_0|Add1~50 (
// Equation(s):
// \cpu_0|Add1~50_combout  = (\cpu_0|E_src1 [25] & ((\cpu_0|E_src2 [25] & (!\cpu_0|Add1~49 )) # (!\cpu_0|E_src2 [25] & (\cpu_0|Add1~49  & VCC)))) # (!\cpu_0|E_src1 [25] & ((\cpu_0|E_src2 [25] & ((\cpu_0|Add1~49 ) # (GND))) # (!\cpu_0|E_src2 [25] & 
// (!\cpu_0|Add1~49 ))))
// \cpu_0|Add1~51  = CARRY((\cpu_0|E_src1 [25] & (\cpu_0|E_src2 [25] & !\cpu_0|Add1~49 )) # (!\cpu_0|E_src1 [25] & ((\cpu_0|E_src2 [25]) # (!\cpu_0|Add1~49 ))))

	.dataa(\cpu_0|E_src1 [25]),
	.datab(\cpu_0|E_src2 [25]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu_0|Add1~49 ),
	.combout(\cpu_0|Add1~50_combout ),
	.cout(\cpu_0|Add1~51 ));
// synopsys translate_off
defparam \cpu_0|Add1~50 .lut_mask = 16'h694D;
defparam \cpu_0|Add1~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N4
cycloneii_lcell_comb \cpu_0|Add1~52 (
// Equation(s):
// \cpu_0|Add1~52_combout  = ((\cpu_0|E_src2 [26] $ (\cpu_0|E_src1 [26] $ (\cpu_0|Add1~51 )))) # (GND)
// \cpu_0|Add1~53  = CARRY((\cpu_0|E_src2 [26] & (\cpu_0|E_src1 [26] & !\cpu_0|Add1~51 )) # (!\cpu_0|E_src2 [26] & ((\cpu_0|E_src1 [26]) # (!\cpu_0|Add1~51 ))))

	.dataa(\cpu_0|E_src2 [26]),
	.datab(\cpu_0|E_src1 [26]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu_0|Add1~51 ),
	.combout(\cpu_0|Add1~52_combout ),
	.cout(\cpu_0|Add1~53 ));
// synopsys translate_off
defparam \cpu_0|Add1~52 .lut_mask = 16'h964D;
defparam \cpu_0|Add1~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N6
cycloneii_lcell_comb \cpu_0|Add1~54 (
// Equation(s):
// \cpu_0|Add1~54_combout  = (\cpu_0|E_src1 [27] & ((\cpu_0|E_src2 [27] & (!\cpu_0|Add1~53 )) # (!\cpu_0|E_src2 [27] & (\cpu_0|Add1~53  & VCC)))) # (!\cpu_0|E_src1 [27] & ((\cpu_0|E_src2 [27] & ((\cpu_0|Add1~53 ) # (GND))) # (!\cpu_0|E_src2 [27] & 
// (!\cpu_0|Add1~53 ))))
// \cpu_0|Add1~55  = CARRY((\cpu_0|E_src1 [27] & (\cpu_0|E_src2 [27] & !\cpu_0|Add1~53 )) # (!\cpu_0|E_src1 [27] & ((\cpu_0|E_src2 [27]) # (!\cpu_0|Add1~53 ))))

	.dataa(\cpu_0|E_src1 [27]),
	.datab(\cpu_0|E_src2 [27]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu_0|Add1~53 ),
	.combout(\cpu_0|Add1~54_combout ),
	.cout(\cpu_0|Add1~55 ));
// synopsys translate_off
defparam \cpu_0|Add1~54 .lut_mask = 16'h694D;
defparam \cpu_0|Add1~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N8
cycloneii_lcell_comb \cpu_0|Add1~56 (
// Equation(s):
// \cpu_0|Add1~56_combout  = ((\cpu_0|E_src1 [28] $ (\cpu_0|E_src2 [28] $ (\cpu_0|Add1~55 )))) # (GND)
// \cpu_0|Add1~57  = CARRY((\cpu_0|E_src1 [28] & ((!\cpu_0|Add1~55 ) # (!\cpu_0|E_src2 [28]))) # (!\cpu_0|E_src1 [28] & (!\cpu_0|E_src2 [28] & !\cpu_0|Add1~55 )))

	.dataa(\cpu_0|E_src1 [28]),
	.datab(\cpu_0|E_src2 [28]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu_0|Add1~55 ),
	.combout(\cpu_0|Add1~56_combout ),
	.cout(\cpu_0|Add1~57 ));
// synopsys translate_off
defparam \cpu_0|Add1~56 .lut_mask = 16'h962B;
defparam \cpu_0|Add1~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N10
cycloneii_lcell_comb \cpu_0|Add1~58 (
// Equation(s):
// \cpu_0|Add1~58_combout  = (\cpu_0|E_src2 [29] & ((\cpu_0|E_src1 [29] & (!\cpu_0|Add1~57 )) # (!\cpu_0|E_src1 [29] & ((\cpu_0|Add1~57 ) # (GND))))) # (!\cpu_0|E_src2 [29] & ((\cpu_0|E_src1 [29] & (\cpu_0|Add1~57  & VCC)) # (!\cpu_0|E_src1 [29] & 
// (!\cpu_0|Add1~57 ))))
// \cpu_0|Add1~59  = CARRY((\cpu_0|E_src2 [29] & ((!\cpu_0|Add1~57 ) # (!\cpu_0|E_src1 [29]))) # (!\cpu_0|E_src2 [29] & (!\cpu_0|E_src1 [29] & !\cpu_0|Add1~57 )))

	.dataa(\cpu_0|E_src2 [29]),
	.datab(\cpu_0|E_src1 [29]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu_0|Add1~57 ),
	.combout(\cpu_0|Add1~58_combout ),
	.cout(\cpu_0|Add1~59 ));
// synopsys translate_off
defparam \cpu_0|Add1~58 .lut_mask = 16'h692B;
defparam \cpu_0|Add1~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N12
cycloneii_lcell_comb \cpu_0|Add1~60 (
// Equation(s):
// \cpu_0|Add1~60_combout  = ((\cpu_0|E_src1 [30] $ (\cpu_0|E_src2 [30] $ (\cpu_0|Add1~59 )))) # (GND)
// \cpu_0|Add1~61  = CARRY((\cpu_0|E_src1 [30] & ((!\cpu_0|Add1~59 ) # (!\cpu_0|E_src2 [30]))) # (!\cpu_0|E_src1 [30] & (!\cpu_0|E_src2 [30] & !\cpu_0|Add1~59 )))

	.dataa(\cpu_0|E_src1 [30]),
	.datab(\cpu_0|E_src2 [30]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu_0|Add1~59 ),
	.combout(\cpu_0|Add1~60_combout ),
	.cout(\cpu_0|Add1~61 ));
// synopsys translate_off
defparam \cpu_0|Add1~60 .lut_mask = 16'h962B;
defparam \cpu_0|Add1~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N14
cycloneii_lcell_comb \cpu_0|Add1~62 (
// Equation(s):
// \cpu_0|Add1~62_combout  = (\cpu_0|E_arith_src2 [31] & ((\cpu_0|E_arith_src1 [31] & (!\cpu_0|Add1~61 )) # (!\cpu_0|E_arith_src1 [31] & ((\cpu_0|Add1~61 ) # (GND))))) # (!\cpu_0|E_arith_src2 [31] & ((\cpu_0|E_arith_src1 [31] & (\cpu_0|Add1~61  & VCC)) # 
// (!\cpu_0|E_arith_src1 [31] & (!\cpu_0|Add1~61 ))))
// \cpu_0|Add1~63  = CARRY((\cpu_0|E_arith_src2 [31] & ((!\cpu_0|Add1~61 ) # (!\cpu_0|E_arith_src1 [31]))) # (!\cpu_0|E_arith_src2 [31] & (!\cpu_0|E_arith_src1 [31] & !\cpu_0|Add1~61 )))

	.dataa(\cpu_0|E_arith_src2 [31]),
	.datab(\cpu_0|E_arith_src1 [31]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu_0|Add1~61 ),
	.combout(\cpu_0|Add1~62_combout ),
	.cout(\cpu_0|Add1~63 ));
// synopsys translate_off
defparam \cpu_0|Add1~62 .lut_mask = 16'h692B;
defparam \cpu_0|Add1~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N16
cycloneii_lcell_comb \cpu_0|Add1~64 (
// Equation(s):
// \cpu_0|Add1~64_combout  = \cpu_0|Add1~63 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu_0|Add1~63 ),
	.combout(\cpu_0|Add1~64_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|Add1~64 .lut_mask = 16'hF0F0;
defparam \cpu_0|Add1~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N26
cycloneii_lcell_comb \cpu_0|Add2~42 (
// Equation(s):
// \cpu_0|Add2~42_combout  = (\cpu_0|E_src2 [21] & ((\cpu_0|E_src1 [21] & (\cpu_0|Add2~41  & VCC)) # (!\cpu_0|E_src1 [21] & (!\cpu_0|Add2~41 )))) # (!\cpu_0|E_src2 [21] & ((\cpu_0|E_src1 [21] & (!\cpu_0|Add2~41 )) # (!\cpu_0|E_src1 [21] & ((\cpu_0|Add2~41 ) 
// # (GND)))))
// \cpu_0|Add2~43  = CARRY((\cpu_0|E_src2 [21] & (!\cpu_0|E_src1 [21] & !\cpu_0|Add2~41 )) # (!\cpu_0|E_src2 [21] & ((!\cpu_0|Add2~41 ) # (!\cpu_0|E_src1 [21]))))

	.dataa(\cpu_0|E_src2 [21]),
	.datab(\cpu_0|E_src1 [21]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu_0|Add2~41 ),
	.combout(\cpu_0|Add2~42_combout ),
	.cout(\cpu_0|Add2~43 ));
// synopsys translate_off
defparam \cpu_0|Add2~42 .lut_mask = 16'h9617;
defparam \cpu_0|Add2~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N30
cycloneii_lcell_comb \cpu_0|Add2~46 (
// Equation(s):
// \cpu_0|Add2~46_combout  = (\cpu_0|E_src2 [23] & ((\cpu_0|E_src1 [23] & (\cpu_0|Add2~45  & VCC)) # (!\cpu_0|E_src1 [23] & (!\cpu_0|Add2~45 )))) # (!\cpu_0|E_src2 [23] & ((\cpu_0|E_src1 [23] & (!\cpu_0|Add2~45 )) # (!\cpu_0|E_src1 [23] & ((\cpu_0|Add2~45 ) 
// # (GND)))))
// \cpu_0|Add2~47  = CARRY((\cpu_0|E_src2 [23] & (!\cpu_0|E_src1 [23] & !\cpu_0|Add2~45 )) # (!\cpu_0|E_src2 [23] & ((!\cpu_0|Add2~45 ) # (!\cpu_0|E_src1 [23]))))

	.dataa(\cpu_0|E_src2 [23]),
	.datab(\cpu_0|E_src1 [23]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu_0|Add2~45 ),
	.combout(\cpu_0|Add2~46_combout ),
	.cout(\cpu_0|Add2~47 ));
// synopsys translate_off
defparam \cpu_0|Add2~46 .lut_mask = 16'h9617;
defparam \cpu_0|Add2~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N0
cycloneii_lcell_comb \cpu_0|Add2~48 (
// Equation(s):
// \cpu_0|Add2~48_combout  = ((\cpu_0|E_src2 [24] $ (\cpu_0|E_src1 [24] $ (!\cpu_0|Add2~47 )))) # (GND)
// \cpu_0|Add2~49  = CARRY((\cpu_0|E_src2 [24] & ((\cpu_0|E_src1 [24]) # (!\cpu_0|Add2~47 ))) # (!\cpu_0|E_src2 [24] & (\cpu_0|E_src1 [24] & !\cpu_0|Add2~47 )))

	.dataa(\cpu_0|E_src2 [24]),
	.datab(\cpu_0|E_src1 [24]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu_0|Add2~47 ),
	.combout(\cpu_0|Add2~48_combout ),
	.cout(\cpu_0|Add2~49 ));
// synopsys translate_off
defparam \cpu_0|Add2~48 .lut_mask = 16'h698E;
defparam \cpu_0|Add2~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N2
cycloneii_lcell_comb \cpu_0|Add2~50 (
// Equation(s):
// \cpu_0|Add2~50_combout  = (\cpu_0|E_src1 [25] & ((\cpu_0|E_src2 [25] & (\cpu_0|Add2~49  & VCC)) # (!\cpu_0|E_src2 [25] & (!\cpu_0|Add2~49 )))) # (!\cpu_0|E_src1 [25] & ((\cpu_0|E_src2 [25] & (!\cpu_0|Add2~49 )) # (!\cpu_0|E_src2 [25] & ((\cpu_0|Add2~49 ) 
// # (GND)))))
// \cpu_0|Add2~51  = CARRY((\cpu_0|E_src1 [25] & (!\cpu_0|E_src2 [25] & !\cpu_0|Add2~49 )) # (!\cpu_0|E_src1 [25] & ((!\cpu_0|Add2~49 ) # (!\cpu_0|E_src2 [25]))))

	.dataa(\cpu_0|E_src1 [25]),
	.datab(\cpu_0|E_src2 [25]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu_0|Add2~49 ),
	.combout(\cpu_0|Add2~50_combout ),
	.cout(\cpu_0|Add2~51 ));
// synopsys translate_off
defparam \cpu_0|Add2~50 .lut_mask = 16'h9617;
defparam \cpu_0|Add2~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N6
cycloneii_lcell_comb \cpu_0|Add2~54 (
// Equation(s):
// \cpu_0|Add2~54_combout  = (\cpu_0|E_src2 [27] & ((\cpu_0|E_src1 [27] & (\cpu_0|Add2~53  & VCC)) # (!\cpu_0|E_src1 [27] & (!\cpu_0|Add2~53 )))) # (!\cpu_0|E_src2 [27] & ((\cpu_0|E_src1 [27] & (!\cpu_0|Add2~53 )) # (!\cpu_0|E_src1 [27] & ((\cpu_0|Add2~53 ) 
// # (GND)))))
// \cpu_0|Add2~55  = CARRY((\cpu_0|E_src2 [27] & (!\cpu_0|E_src1 [27] & !\cpu_0|Add2~53 )) # (!\cpu_0|E_src2 [27] & ((!\cpu_0|Add2~53 ) # (!\cpu_0|E_src1 [27]))))

	.dataa(\cpu_0|E_src2 [27]),
	.datab(\cpu_0|E_src1 [27]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu_0|Add2~53 ),
	.combout(\cpu_0|Add2~54_combout ),
	.cout(\cpu_0|Add2~55 ));
// synopsys translate_off
defparam \cpu_0|Add2~54 .lut_mask = 16'h9617;
defparam \cpu_0|Add2~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N8
cycloneii_lcell_comb \cpu_0|Add2~56 (
// Equation(s):
// \cpu_0|Add2~56_combout  = ((\cpu_0|E_src2 [28] $ (\cpu_0|E_src1 [28] $ (!\cpu_0|Add2~55 )))) # (GND)
// \cpu_0|Add2~57  = CARRY((\cpu_0|E_src2 [28] & ((\cpu_0|E_src1 [28]) # (!\cpu_0|Add2~55 ))) # (!\cpu_0|E_src2 [28] & (\cpu_0|E_src1 [28] & !\cpu_0|Add2~55 )))

	.dataa(\cpu_0|E_src2 [28]),
	.datab(\cpu_0|E_src1 [28]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu_0|Add2~55 ),
	.combout(\cpu_0|Add2~56_combout ),
	.cout(\cpu_0|Add2~57 ));
// synopsys translate_off
defparam \cpu_0|Add2~56 .lut_mask = 16'h698E;
defparam \cpu_0|Add2~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N10
cycloneii_lcell_comb \cpu_0|Add2~58 (
// Equation(s):
// \cpu_0|Add2~58_combout  = (\cpu_0|E_src2 [29] & ((\cpu_0|E_src1 [29] & (\cpu_0|Add2~57  & VCC)) # (!\cpu_0|E_src1 [29] & (!\cpu_0|Add2~57 )))) # (!\cpu_0|E_src2 [29] & ((\cpu_0|E_src1 [29] & (!\cpu_0|Add2~57 )) # (!\cpu_0|E_src1 [29] & ((\cpu_0|Add2~57 ) 
// # (GND)))))
// \cpu_0|Add2~59  = CARRY((\cpu_0|E_src2 [29] & (!\cpu_0|E_src1 [29] & !\cpu_0|Add2~57 )) # (!\cpu_0|E_src2 [29] & ((!\cpu_0|Add2~57 ) # (!\cpu_0|E_src1 [29]))))

	.dataa(\cpu_0|E_src2 [29]),
	.datab(\cpu_0|E_src1 [29]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu_0|Add2~57 ),
	.combout(\cpu_0|Add2~58_combout ),
	.cout(\cpu_0|Add2~59 ));
// synopsys translate_off
defparam \cpu_0|Add2~58 .lut_mask = 16'h9617;
defparam \cpu_0|Add2~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N12
cycloneii_lcell_comb \cpu_0|Add2~60 (
// Equation(s):
// \cpu_0|Add2~60_combout  = ((\cpu_0|E_src2 [30] $ (\cpu_0|E_src1 [30] $ (!\cpu_0|Add2~59 )))) # (GND)
// \cpu_0|Add2~61  = CARRY((\cpu_0|E_src2 [30] & ((\cpu_0|E_src1 [30]) # (!\cpu_0|Add2~59 ))) # (!\cpu_0|E_src2 [30] & (\cpu_0|E_src1 [30] & !\cpu_0|Add2~59 )))

	.dataa(\cpu_0|E_src2 [30]),
	.datab(\cpu_0|E_src1 [30]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu_0|Add2~59 ),
	.combout(\cpu_0|Add2~60_combout ),
	.cout(\cpu_0|Add2~61 ));
// synopsys translate_off
defparam \cpu_0|Add2~60 .lut_mask = 16'h698E;
defparam \cpu_0|Add2~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X42_Y21_N9
cycloneii_lcell_ff \cpu_0|E_shift_rot_cnt[4] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|E_shift_rot_cnt[4]~13_combout ),
	.sdata(\cpu_0|E_src2 [4]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\cpu_0|E_new_inst~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|E_shift_rot_cnt [4]));

// Location: M4K_X52_Y21
cycloneii_ram_block \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0 (
	.portawe(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|comb~1_combout ),
	.portaaddrstall(gnd),
	.portbrewe(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonWr~regout ),
	.portbaddrstall(gnd),
	.clk0(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.clk1(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cmd_xbar_mux|src_payload~6_combout ,\cmd_xbar_mux|src_payload~5_combout ,\cmd_xbar_mux|src_payload~22_combout ,\cmd_xbar_mux|src_payload~23_combout ,\cmd_xbar_mux|src_payload~24_combout ,\cmd_xbar_mux|src_payload~25_combout ,
\cmd_xbar_mux|src_payload~26_combout ,\cmd_xbar_mux|src_payload~15_combout ,\cmd_xbar_mux|src_payload~20_combout ,\cmd_xbar_mux|src_payload~21_combout ,\cmd_xbar_mux|src_payload~13_combout ,\cmd_xbar_mux|src_payload~1_combout ,
\cmd_xbar_mux|src_payload~4_combout ,\cmd_xbar_mux|src_payload~2_combout ,\cmd_xbar_mux|src_payload~3_combout ,\cmd_xbar_mux|src_payload~0_combout }),
	.portaaddr({\cmd_xbar_mux|src_data [45],\cmd_xbar_mux|src_data [44],\cmd_xbar_mux|src_data [43],\cmd_xbar_mux|src_data [42],\cmd_xbar_mux|src_data [41],\cmd_xbar_mux|src_data [40],\cmd_xbar_mux|src_data [39],\cmd_xbar_mux|src_data [38]}),
	.portabyteenamasks({\cmd_xbar_mux|src_data [34],\cmd_xbar_mux|src_data [32]}),
	.portbdatain({\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg [23],\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg [22],\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg [21],
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg [20],\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg [19],\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg [18],
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg [17],\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg [16],\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg [7],
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg [6],\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg [5],\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg [4],
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg [3],\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg [2],\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg [1],
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg [0]}),
	.portbaddr({\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg [9],\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg [8],\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg [7],
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg [6],\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg [5],\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg [4],
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg [3],\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0 .init_file = "experiment2_cpu_0_ociram_default_contents.mif";
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0 .logical_ram_name = "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_ocimem:the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component_module:experiment2_cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_ub82:auto_generated|ALTSYNCRAM";
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0 .operation_mode = "bidir_dual_port";
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_enable_mask_width = 2;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_size = 8;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_width = 16;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0 .port_b_byte_enable_clear = "none";
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_in_clear = "none";
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_in_clock = "clock1";
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_width = 16;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0 .port_b_last_address = 255;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 256;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clear = "none";
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clock = "clock1";
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000040000150820;
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N2
cycloneii_lcell_comb \cpu_0|av_ld_byte1_data[2]~2 (
// Equation(s):
// \cpu_0|av_ld_byte1_data[2]~2_combout  = (\cpu_0|av_ld_aligning_data~regout  & (\cpu_0|av_fill_bit~0_combout )) # (!\cpu_0|av_ld_aligning_data~regout  & ((\rsp_xbar_mux_001|src_data [10])))

	.dataa(\cpu_0|av_ld_aligning_data~regout ),
	.datab(\cpu_0|av_fill_bit~0_combout ),
	.datac(vcc),
	.datad(\rsp_xbar_mux_001|src_data [10]),
	.cin(gnd),
	.combout(\cpu_0|av_ld_byte1_data[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|av_ld_byte1_data[2]~2 .lut_mask = 16'hDD88;
defparam \cpu_0|av_ld_byte1_data[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N0
cycloneii_lcell_comb \cpu_0|av_ld_byte1_data[7]~7 (
// Equation(s):
// \cpu_0|av_ld_byte1_data[7]~7_combout  = (\cpu_0|av_ld_aligning_data~regout  & (\cpu_0|av_fill_bit~0_combout )) # (!\cpu_0|av_ld_aligning_data~regout  & ((\rsp_xbar_mux_001|src_data [15])))

	.dataa(\cpu_0|av_ld_aligning_data~regout ),
	.datab(\cpu_0|av_fill_bit~0_combout ),
	.datac(vcc),
	.datad(\rsp_xbar_mux_001|src_data [15]),
	.cin(gnd),
	.combout(\cpu_0|av_ld_byte1_data[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|av_ld_byte1_data[7]~7 .lut_mask = 16'hDD88;
defparam \cpu_0|av_ld_byte1_data[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y17_N1
cycloneii_lcell_ff \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~7_combout ),
	.sdata(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [0]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\jtag_uart_0|read_0~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [16]));

// Location: LCCOMB_X45_Y18_N2
cycloneii_lcell_comb \cpu_0|E_src2[28]~5 (
// Equation(s):
// \cpu_0|E_src2[28]~5_combout  = (\cpu_0|R_src2_use_imm~regout  & (\cpu_0|D_iw [21])) # (!\cpu_0|R_src2_use_imm~regout  & ((\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [28])))

	.dataa(\cpu_0|D_iw [21]),
	.datab(\cpu_0|R_src2_use_imm~regout ),
	.datac(vcc),
	.datad(\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [28]),
	.cin(gnd),
	.combout(\cpu_0|E_src2[28]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_src2[28]~5 .lut_mask = 16'hBB88;
defparam \cpu_0|E_src2[28]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y18_N30
cycloneii_lcell_comb \cpu_0|E_src2[26]~7 (
// Equation(s):
// \cpu_0|E_src2[26]~7_combout  = (\cpu_0|R_src2_use_imm~regout  & ((\cpu_0|D_iw [21]))) # (!\cpu_0|R_src2_use_imm~regout  & (\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [26]))

	.dataa(\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [26]),
	.datab(\cpu_0|R_src2_use_imm~regout ),
	.datac(vcc),
	.datad(\cpu_0|D_iw [21]),
	.cin(gnd),
	.combout(\cpu_0|E_src2[26]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_src2[26]~7 .lut_mask = 16'hEE22;
defparam \cpu_0|E_src2[26]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y18_N6
cycloneii_lcell_comb \cpu_0|E_src2[21]~11 (
// Equation(s):
// \cpu_0|E_src2[21]~11_combout  = (\cpu_0|R_src2_use_imm~regout  & (\cpu_0|D_iw [21])) # (!\cpu_0|R_src2_use_imm~regout  & ((\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [21])))

	.dataa(\cpu_0|D_iw [21]),
	.datab(\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [21]),
	.datac(vcc),
	.datad(\cpu_0|R_src2_use_imm~regout ),
	.cin(gnd),
	.combout(\cpu_0|E_src2[21]~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_src2[21]~11 .lut_mask = 16'hAACC;
defparam \cpu_0|E_src2[21]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y18_N18
cycloneii_lcell_comb \cpu_0|E_src2[30]~13 (
// Equation(s):
// \cpu_0|E_src2[30]~13_combout  = (\cpu_0|R_src2_use_imm~regout  & (\cpu_0|D_iw [21])) # (!\cpu_0|R_src2_use_imm~regout  & ((\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [30])))

	.dataa(\cpu_0|D_iw [21]),
	.datab(\cpu_0|R_src2_use_imm~regout ),
	.datac(vcc),
	.datad(\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [30]),
	.cin(gnd),
	.combout(\cpu_0|E_src2[30]~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_src2[30]~13 .lut_mask = 16'hBB88;
defparam \cpu_0|E_src2[30]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y18_N20
cycloneii_lcell_comb \cpu_0|E_src2[29]~14 (
// Equation(s):
// \cpu_0|E_src2[29]~14_combout  = (\cpu_0|R_src2_use_imm~regout  & (\cpu_0|D_iw [21])) # (!\cpu_0|R_src2_use_imm~regout  & ((\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [29])))

	.dataa(\cpu_0|D_iw [21]),
	.datab(\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [29]),
	.datac(vcc),
	.datad(\cpu_0|R_src2_use_imm~regout ),
	.cin(gnd),
	.combout(\cpu_0|E_src2[29]~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_src2[29]~14 .lut_mask = 16'hAACC;
defparam \cpu_0|E_src2[29]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N6
cycloneii_lcell_comb \cpu_0|E_shift_rot_cnt[3]~11 (
// Equation(s):
// \cpu_0|E_shift_rot_cnt[3]~11_combout  = (\cpu_0|E_shift_rot_cnt [3] & (\cpu_0|E_shift_rot_cnt[2]~10  & VCC)) # (!\cpu_0|E_shift_rot_cnt [3] & (!\cpu_0|E_shift_rot_cnt[2]~10 ))
// \cpu_0|E_shift_rot_cnt[3]~12  = CARRY((!\cpu_0|E_shift_rot_cnt [3] & !\cpu_0|E_shift_rot_cnt[2]~10 ))

	.dataa(\cpu_0|E_shift_rot_cnt [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu_0|E_shift_rot_cnt[2]~10 ),
	.combout(\cpu_0|E_shift_rot_cnt[3]~11_combout ),
	.cout(\cpu_0|E_shift_rot_cnt[3]~12 ));
// synopsys translate_off
defparam \cpu_0|E_shift_rot_cnt[3]~11 .lut_mask = 16'hA505;
defparam \cpu_0|E_shift_rot_cnt[3]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N8
cycloneii_lcell_comb \cpu_0|E_shift_rot_cnt[4]~13 (
// Equation(s):
// \cpu_0|E_shift_rot_cnt[4]~13_combout  = \cpu_0|E_shift_rot_cnt [4] $ (\cpu_0|E_shift_rot_cnt[3]~12 )

	.dataa(vcc),
	.datab(\cpu_0|E_shift_rot_cnt [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu_0|E_shift_rot_cnt[3]~12 ),
	.combout(\cpu_0|E_shift_rot_cnt[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_shift_rot_cnt[4]~13 .lut_mask = 16'h3C3C;
defparam \cpu_0|E_shift_rot_cnt[4]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M4K_X26_Y18
cycloneii_ram_block \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 (
	.portawe(\jtag_uart_0|wr_rfifo~combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.clk1(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.ena0(\jtag_uart_0|wr_rfifo~combout ),
	.ena1(\jtag_uart_0|fifo_rd~0_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|wdata [7],\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|wdata [6],\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|wdata [5],\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|wdata [4],
\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|wdata [3],\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|wdata [2],\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|wdata [1],\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|wdata [0]}),
	.portaaddr({\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q [5],\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q [4],
\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q [3],\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q [2],
\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q [1],\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(8'b00000000),
	.portbaddr({\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [5],\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [4],
\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [3],\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [2],
\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [1],\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .data_interleave_offset_in_bits = 1;
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .data_interleave_width_in_bits = 1;
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .logical_ram_name = "experiment2_jtag_uart_0:jtag_uart_0|experiment2_jtag_uart_0_scfifo_r:the_experiment2_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ALTSYNCRAM";
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .mixed_port_feed_through_mode = "dont_care";
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .operation_mode = "dual_port";
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_a_address_clear = "none";
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_a_address_width = 6;
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_a_byte_enable_clear = "none";
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_a_byte_enable_clock = "none";
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_a_data_in_clear = "none";
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_a_data_out_clear = "none";
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_a_data_out_clock = "none";
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_a_data_width = 8;
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_a_first_address = 0;
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_a_first_bit_number = 0;
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_a_last_address = 63;
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_a_logical_ram_depth = 64;
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_a_logical_ram_width = 8;
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_a_write_enable_clear = "none";
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_b_address_clear = "none";
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_b_address_clock = "clock1";
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_b_address_width = 6;
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_b_byte_enable_clear = "none";
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_b_data_in_clear = "none";
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_b_data_out_clear = "none";
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_b_data_out_clock = "none";
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_b_data_width = 8;
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_b_first_address = 0;
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_b_first_bit_number = 0;
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_b_last_address = 63;
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_b_logical_ram_depth = 64;
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_b_logical_ram_width = 8;
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_b_read_enable_write_enable_clear = "none";
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_b_read_enable_write_enable_clock = "clock1";
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .ram_block_type = "M4K";
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X52_Y20
cycloneii_ram_block \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8 (
	.portawe(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|comb~1_combout ),
	.portaaddrstall(gnd),
	.portbrewe(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonWr~regout ),
	.portbaddrstall(gnd),
	.clk0(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.clk1(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cmd_xbar_mux|src_payload~31_combout ,\cmd_xbar_mux|src_payload~30_combout ,\cmd_xbar_mux|src_payload~29_combout ,\cmd_xbar_mux|src_payload~28_combout ,\cmd_xbar_mux|src_payload~27_combout ,\cmd_xbar_mux|src_payload~9_combout ,
\cmd_xbar_mux|src_payload~8_combout ,\cmd_xbar_mux|src_payload~7_combout ,\cmd_xbar_mux|src_payload~16_combout ,\cmd_xbar_mux|src_payload~14_combout ,\cmd_xbar_mux|src_payload~11_combout ,\cmd_xbar_mux|src_payload~12_combout ,
\cmd_xbar_mux|src_payload~10_combout ,\cmd_xbar_mux|src_payload~18_combout ,\cmd_xbar_mux|src_payload~17_combout ,\cmd_xbar_mux|src_payload~19_combout }),
	.portaaddr({\cmd_xbar_mux|src_data [45],\cmd_xbar_mux|src_data [44],\cmd_xbar_mux|src_data [43],\cmd_xbar_mux|src_data [42],\cmd_xbar_mux|src_data [41],\cmd_xbar_mux|src_data [40],\cmd_xbar_mux|src_data [39],\cmd_xbar_mux|src_data [38]}),
	.portabyteenamasks({\cmd_xbar_mux|src_data [35],\cmd_xbar_mux|src_data [33]}),
	.portbdatain({\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg [31],\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg [30],\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg [29],
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg [28],\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg [27],\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg [26],
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg [25],\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg [24],\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg [15],
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg [14],\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg [13],\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg [12],
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg [11],\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg [10],\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg [9],
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg [8]}),
	.portbaddr({\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg [9],\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg [8],\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg [7],
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg [6],\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg [5],\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg [4],
\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg [3],\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8 .init_file = "experiment2_cpu_0_ociram_default_contents.mif";
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8 .logical_ram_name = "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_ocimem:the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component_module:experiment2_cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_ub82:auto_generated|ALTSYNCRAM";
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "old";
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8 .operation_mode = "bidir_dual_port";
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8 .port_a_address_width = 8;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8 .port_a_byte_enable_clear = "none";
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8 .port_a_byte_enable_mask_width = 2;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8 .port_a_byte_size = 8;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8 .port_a_data_in_clear = "none";
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8 .port_a_data_width = 16;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8 .port_a_last_address = 255;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 256;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8 .port_a_write_enable_clear = "none";
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8 .port_b_address_width = 8;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8 .port_b_byte_enable_clear = "none";
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8 .port_b_data_in_clear = "none";
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8 .port_b_data_in_clock = "clock1";
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8 .port_b_data_width = 16;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8 .port_b_last_address = 255;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 256;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8 .port_b_logical_ram_width = 32;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8 .port_b_read_enable_write_enable_clear = "none";
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8 .port_b_read_enable_write_enable_clock = "clock1";
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8 .ram_block_type = "M4K";
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8 .safe_write = "err_on_2clk";
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000150000;
// synopsys translate_on

// Location: LCFF_X29_Y17_N5
cycloneii_lcell_ff \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~11_combout ),
	.sdata(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [2]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\jtag_uart_0|read_0~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [18]));

// Location: LCCOMB_X29_Y16_N12
cycloneii_lcell_comb \jtag_uart_0|Add0~2 (
// Equation(s):
// \jtag_uart_0|Add0~2_combout  = (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [2] & ((\jtag_uart_0|Add0~1 ) # (GND))) # 
// (!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [2] & (!\jtag_uart_0|Add0~1 ))
// \jtag_uart_0|Add0~3  = CARRY((\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [2]) # (!\jtag_uart_0|Add0~1 ))

	.dataa(vcc),
	.datab(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\jtag_uart_0|Add0~1 ),
	.combout(\jtag_uart_0|Add0~2_combout ),
	.cout(\jtag_uart_0|Add0~3 ));
// synopsys translate_off
defparam \jtag_uart_0|Add0~2 .lut_mask = 16'hC3CF;
defparam \jtag_uart_0|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N16
cycloneii_lcell_comb \jtag_uart_0|Add0~6 (
// Equation(s):
// \jtag_uart_0|Add0~6_combout  = (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [4] & ((\jtag_uart_0|Add0~5 ) # (GND))) # 
// (!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [4] & (!\jtag_uart_0|Add0~5 ))
// \jtag_uart_0|Add0~7  = CARRY((\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [4]) # (!\jtag_uart_0|Add0~5 ))

	.dataa(vcc),
	.datab(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\jtag_uart_0|Add0~5 ),
	.combout(\jtag_uart_0|Add0~6_combout ),
	.cout(\jtag_uart_0|Add0~7 ));
// synopsys translate_off
defparam \jtag_uart_0|Add0~6 .lut_mask = 16'hC3CF;
defparam \jtag_uart_0|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N18
cycloneii_lcell_comb \jtag_uart_0|Add0~8 (
// Equation(s):
// \jtag_uart_0|Add0~8_combout  = (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [5] & (!\jtag_uart_0|Add0~7  & VCC)) # 
// (!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [5] & (\jtag_uart_0|Add0~7  $ (GND)))
// \jtag_uart_0|Add0~9  = CARRY((!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [5] & !\jtag_uart_0|Add0~7 ))

	.dataa(vcc),
	.datab(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\jtag_uart_0|Add0~7 ),
	.combout(\jtag_uart_0|Add0~8_combout ),
	.cout(\jtag_uart_0|Add0~9 ));
// synopsys translate_off
defparam \jtag_uart_0|Add0~8 .lut_mask = 16'h3C03;
defparam \jtag_uart_0|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X29_Y17_N11
cycloneii_lcell_ff \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~17_combout ),
	.sdata(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [5]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\jtag_uart_0|read_0~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [21]));

// Location: LCFF_X29_Y17_N13
cycloneii_lcell_ff \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]~19_combout ),
	.sdata(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout ),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\jtag_uart_0|read_0~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [22]));

// Location: LCCOMB_X29_Y17_N0
cycloneii_lcell_comb \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~7 (
// Equation(s):
// \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~7_combout  = \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [0] $ (GND)
// \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~8  = CARRY(!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [0])

	.dataa(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~7_combout ),
	.cout(\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~8 ));
// synopsys translate_off
defparam \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~7 .lut_mask = 16'hAA55;
defparam \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X26_Y17
cycloneii_ram_block \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 (
	.portawe(\jtag_uart_0|fifo_wr~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.clk1(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.ena0(\jtag_uart_0|fifo_wr~regout ),
	.ena1(\jtag_uart_0|r_val~0_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu_0|d_writedata [7],\cpu_0|d_writedata [6],\cpu_0|d_writedata [5],\cpu_0|d_writedata [4],\cpu_0|d_writedata [3],\cpu_0|d_writedata [2],\cpu_0|d_writedata [1],\cpu_0|d_writedata [0]}),
	.portaaddr({\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q [5],\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q [4],
\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q [3],\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q [2],
\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q [1],\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(8'b00000000),
	.portbaddr({\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [5],\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [4],
\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [3],\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [2],
\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [1],\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .data_interleave_offset_in_bits = 1;
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .data_interleave_width_in_bits = 1;
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .logical_ram_name = "experiment2_jtag_uart_0:jtag_uart_0|experiment2_jtag_uart_0_scfifo_w:the_experiment2_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ALTSYNCRAM";
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .mixed_port_feed_through_mode = "dont_care";
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .operation_mode = "dual_port";
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_a_address_clear = "none";
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_a_address_width = 6;
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_a_byte_enable_clear = "none";
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_a_byte_enable_clock = "none";
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_a_data_in_clear = "none";
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_a_data_out_clear = "none";
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_a_data_out_clock = "none";
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_a_data_width = 8;
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_a_first_address = 0;
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_a_first_bit_number = 0;
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_a_last_address = 63;
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_a_logical_ram_depth = 64;
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_a_logical_ram_width = 8;
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_a_write_enable_clear = "none";
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_b_address_clear = "none";
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_b_address_clock = "clock1";
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_b_address_width = 6;
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_b_byte_enable_clear = "none";
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_b_data_in_clear = "none";
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_b_data_out_clear = "none";
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_b_data_out_clock = "none";
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_b_data_width = 8;
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_b_first_address = 0;
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_b_first_bit_number = 0;
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_b_last_address = 63;
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_b_logical_ram_depth = 64;
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_b_logical_ram_width = 8;
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_b_read_enable_write_enable_clear = "none";
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .port_b_read_enable_write_enable_clock = "clock1";
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .ram_block_type = "M4K";
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X26_Y21
cycloneii_ram_block \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(!\custom_counter_component_0|write_enable_a [0]),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\custom_counter_component_0|write_data_a [8],\custom_counter_component_0|write_data_a [7],\custom_counter_component_0|write_data_a [6],\custom_counter_component_0|write_data_a [5],\custom_counter_component_0|write_data_a [4],\custom_counter_component_0|write_data_a [3],
\custom_counter_component_0|write_data_a [2],\custom_counter_component_0|write_data_a [1],\custom_counter_component_0|write_data_a[0]~_wirecell_combout }),
	.portaaddr({\custom_counter_component_0|address_a [8],\custom_counter_component_0|address_a [7],\custom_counter_component_0|address_a [6],\custom_counter_component_0|address_a [5],\custom_counter_component_0|address_a [4],\custom_counter_component_0|address_a [3],
\custom_counter_component_0|address_a [2],\custom_counter_component_0|address_a [1],\custom_counter_component_0|address_a [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbaddr({\custom_counter_component_0|custom_counter_unit_inst|address [8],\custom_counter_component_0|custom_counter_unit_inst|address [7],\custom_counter_component_0|custom_counter_unit_inst|address [6],\custom_counter_component_0|custom_counter_unit_inst|address [5],
\custom_counter_component_0|custom_counter_unit_inst|address [4],\custom_counter_component_0|custom_counter_unit_inst|address [3],\custom_counter_component_0|custom_counter_unit_inst|address [2],\custom_counter_component_0|custom_counter_unit_inst|address [1],
\custom_counter_component_0|custom_counter_unit_inst|address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "custom_counter_component:custom_counter_component_0|dual_port_ram_unit:dual_port_ram_unit_inst|altsyncram:altsyncram_component|altsyncram_vq92:auto_generated|ALTSYNCRAM";
defparam \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "bidir_dual_port";
defparam \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 9;
defparam \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 9;
defparam \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 511;
defparam \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 512;
defparam \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 9;
defparam \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_byte_enable_clear = "none";
defparam \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_in_clear = "none";
defparam \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_in_clock = "clock0";
defparam \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 9;
defparam \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 511;
defparam \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 512;
defparam \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 16;
defparam \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clear = "none";
defparam \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clock = "clock0";
defparam \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N4
cycloneii_lcell_comb \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~11 (
// Equation(s):
// \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~11_combout  = (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [2] & 
// (!\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~10  & VCC)) # (!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [2] & 
// (\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~10  $ (GND)))
// \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~12  = CARRY((!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [2] & !\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~10 
// ))

	.dataa(vcc),
	.datab(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~10 ),
	.combout(\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~11_combout ),
	.cout(\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~12 ));
// synopsys translate_off
defparam \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~11 .lut_mask = 16'h3C03;
defparam \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N8
cycloneii_lcell_comb \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~15 (
// Equation(s):
// \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~15_combout  = (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [4] & 
// (!\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~14  & VCC)) # (!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [4] & 
// (\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~14  $ (GND)))
// \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~16  = CARRY((!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [4] & !\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~14 
// ))

	.dataa(vcc),
	.datab(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~14 ),
	.combout(\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~15_combout ),
	.cout(\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~16 ));
// synopsys translate_off
defparam \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~15 .lut_mask = 16'h3C03;
defparam \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X29_Y20_N9
cycloneii_lcell_ff \custom_counter_component_0|custom_counter_unit_inst|length[1] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\custom_counter_component_0|custom_counter_unit_inst|length[1]~16_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\custom_counter_component_0|custom_counter_unit_inst|length[0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|custom_counter_unit_inst|length [1]));

// Location: LCFF_X29_Y20_N11
cycloneii_lcell_ff \custom_counter_component_0|custom_counter_unit_inst|length[2] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\custom_counter_component_0|custom_counter_unit_inst|length[2]~18_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\custom_counter_component_0|custom_counter_unit_inst|length[0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|custom_counter_unit_inst|length [2]));

// Location: LCFF_X29_Y20_N15
cycloneii_lcell_ff \custom_counter_component_0|custom_counter_unit_inst|length[4] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\custom_counter_component_0|custom_counter_unit_inst|length[4]~22_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\custom_counter_component_0|custom_counter_unit_inst|length[0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|custom_counter_unit_inst|length [4]));

// Location: LCFF_X29_Y20_N17
cycloneii_lcell_ff \custom_counter_component_0|custom_counter_unit_inst|length[5] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\custom_counter_component_0|custom_counter_unit_inst|length[5]~24_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\custom_counter_component_0|custom_counter_unit_inst|length[0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|custom_counter_unit_inst|length [5]));

// Location: LCFF_X29_Y20_N19
cycloneii_lcell_ff \custom_counter_component_0|custom_counter_unit_inst|length[6] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\custom_counter_component_0|custom_counter_unit_inst|length[6]~26_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\custom_counter_component_0|custom_counter_unit_inst|length[0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|custom_counter_unit_inst|length [6]));

// Location: LCFF_X29_Y20_N21
cycloneii_lcell_ff \custom_counter_component_0|custom_counter_unit_inst|length[7] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\custom_counter_component_0|custom_counter_unit_inst|length[7]~28_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\custom_counter_component_0|custom_counter_unit_inst|length[0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|custom_counter_unit_inst|length [7]));

// Location: M4K_X26_Y20
cycloneii_ram_block \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(!\custom_counter_component_0|write_enable_a [0]),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\custom_counter_component_0|write_data_a [15],\custom_counter_component_0|write_data_a [14],\custom_counter_component_0|write_data_a [13],\custom_counter_component_0|write_data_a [12],\custom_counter_component_0|write_data_a [11],\custom_counter_component_0|write_data_a [10],
\custom_counter_component_0|write_data_a [9]}),
	.portaaddr({\custom_counter_component_0|address_a [8],\custom_counter_component_0|address_a [7],\custom_counter_component_0|address_a [6],\custom_counter_component_0|address_a [5],\custom_counter_component_0|address_a [4],\custom_counter_component_0|address_a [3],
\custom_counter_component_0|address_a [2],\custom_counter_component_0|address_a [1],\custom_counter_component_0|address_a [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbaddr({\custom_counter_component_0|custom_counter_unit_inst|address [8],\custom_counter_component_0|custom_counter_unit_inst|address [7],\custom_counter_component_0|custom_counter_unit_inst|address [6],\custom_counter_component_0|custom_counter_unit_inst|address [5],
\custom_counter_component_0|custom_counter_unit_inst|address [4],\custom_counter_component_0|custom_counter_unit_inst|address [3],\custom_counter_component_0|custom_counter_unit_inst|address [2],\custom_counter_component_0|custom_counter_unit_inst|address [1],
\custom_counter_component_0|custom_counter_unit_inst|address [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "custom_counter_component:custom_counter_component_0|dual_port_ram_unit:dual_port_ram_unit_inst|altsyncram:altsyncram_component|altsyncram_vq92:auto_generated|ALTSYNCRAM";
defparam \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "bidir_dual_port";
defparam \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 9;
defparam \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clear = "none";
defparam \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_in_clear = "none";
defparam \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 7;
defparam \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 511;
defparam \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 512;
defparam \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 16;
defparam \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clear = "none";
defparam \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clock = "clock0";
defparam \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 9;
defparam \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_byte_enable_clear = "none";
defparam \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_in_clear = "none";
defparam \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_in_clock = "clock0";
defparam \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 7;
defparam \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_last_address = 511;
defparam \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 512;
defparam \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_width = 16;
defparam \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_enable_write_enable_clear = "none";
defparam \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_enable_write_enable_clock = "clock0";
defparam \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M4K";
defparam \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|ram_block1a9 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCFF_X29_Y20_N27
cycloneii_lcell_ff \custom_counter_component_0|custom_counter_unit_inst|length[10] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\custom_counter_component_0|custom_counter_unit_inst|length[10]~34_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\custom_counter_component_0|custom_counter_unit_inst|length[0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|custom_counter_unit_inst|length [10]));

// Location: LCFF_X29_Y20_N29
cycloneii_lcell_ff \custom_counter_component_0|custom_counter_unit_inst|length[11] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\custom_counter_component_0|custom_counter_unit_inst|length[11]~36_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\custom_counter_component_0|custom_counter_unit_inst|length[0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|custom_counter_unit_inst|length [11]));

// Location: LCCOMB_X29_Y17_N10
cycloneii_lcell_comb \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~17 (
// Equation(s):
// \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~17_combout  = (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [5] & 
// ((\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~16 ) # (GND))) # (!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [5] & 
// (!\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~16 ))
// \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~18  = CARRY((\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [5]) # 
// (!\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~16 ))

	.dataa(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~16 ),
	.combout(\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~17_combout ),
	.cout(\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~18 ));
// synopsys translate_off
defparam \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~17 .lut_mask = 16'hA5AF;
defparam \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N12
cycloneii_lcell_comb \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]~19 (
// Equation(s):
// \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]~19_combout  = \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~18  $ (!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout ),
	.cin(\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~18 ),
	.combout(\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]~19_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]~19 .lut_mask = 16'hF00F;
defparam \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N8
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|length[1]~16 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|length[1]~16_combout  = (\custom_counter_component_0|custom_counter_unit_inst|Add4~2_combout  & (!\custom_counter_component_0|custom_counter_unit_inst|length[0]~14 )) # 
// (!\custom_counter_component_0|custom_counter_unit_inst|Add4~2_combout  & ((\custom_counter_component_0|custom_counter_unit_inst|length[0]~14 ) # (GND)))
// \custom_counter_component_0|custom_counter_unit_inst|length[1]~17  = CARRY((!\custom_counter_component_0|custom_counter_unit_inst|length[0]~14 ) # (!\custom_counter_component_0|custom_counter_unit_inst|Add4~2_combout ))

	.dataa(vcc),
	.datab(\custom_counter_component_0|custom_counter_unit_inst|Add4~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\custom_counter_component_0|custom_counter_unit_inst|length[0]~14 ),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|length[1]~16_combout ),
	.cout(\custom_counter_component_0|custom_counter_unit_inst|length[1]~17 ));
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|length[1]~16 .lut_mask = 16'h3C3F;
defparam \custom_counter_component_0|custom_counter_unit_inst|length[1]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N10
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|length[2]~18 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|length[2]~18_combout  = (\custom_counter_component_0|custom_counter_unit_inst|Add4~4_combout  & (\custom_counter_component_0|custom_counter_unit_inst|length[1]~17  $ (GND))) # 
// (!\custom_counter_component_0|custom_counter_unit_inst|Add4~4_combout  & (!\custom_counter_component_0|custom_counter_unit_inst|length[1]~17  & VCC))
// \custom_counter_component_0|custom_counter_unit_inst|length[2]~19  = CARRY((\custom_counter_component_0|custom_counter_unit_inst|Add4~4_combout  & !\custom_counter_component_0|custom_counter_unit_inst|length[1]~17 ))

	.dataa(\custom_counter_component_0|custom_counter_unit_inst|Add4~4_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\custom_counter_component_0|custom_counter_unit_inst|length[1]~17 ),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|length[2]~18_combout ),
	.cout(\custom_counter_component_0|custom_counter_unit_inst|length[2]~19 ));
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|length[2]~18 .lut_mask = 16'hA50A;
defparam \custom_counter_component_0|custom_counter_unit_inst|length[2]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N14
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|length[4]~22 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|length[4]~22_combout  = (\custom_counter_component_0|custom_counter_unit_inst|Add4~8_combout  & (\custom_counter_component_0|custom_counter_unit_inst|length[3]~21  $ (GND))) # 
// (!\custom_counter_component_0|custom_counter_unit_inst|Add4~8_combout  & (!\custom_counter_component_0|custom_counter_unit_inst|length[3]~21  & VCC))
// \custom_counter_component_0|custom_counter_unit_inst|length[4]~23  = CARRY((\custom_counter_component_0|custom_counter_unit_inst|Add4~8_combout  & !\custom_counter_component_0|custom_counter_unit_inst|length[3]~21 ))

	.dataa(\custom_counter_component_0|custom_counter_unit_inst|Add4~8_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\custom_counter_component_0|custom_counter_unit_inst|length[3]~21 ),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|length[4]~22_combout ),
	.cout(\custom_counter_component_0|custom_counter_unit_inst|length[4]~23 ));
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|length[4]~22 .lut_mask = 16'hA50A;
defparam \custom_counter_component_0|custom_counter_unit_inst|length[4]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N16
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|length[5]~24 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|length[5]~24_combout  = (\custom_counter_component_0|custom_counter_unit_inst|Add4~10_combout  & (!\custom_counter_component_0|custom_counter_unit_inst|length[4]~23 )) # 
// (!\custom_counter_component_0|custom_counter_unit_inst|Add4~10_combout  & ((\custom_counter_component_0|custom_counter_unit_inst|length[4]~23 ) # (GND)))
// \custom_counter_component_0|custom_counter_unit_inst|length[5]~25  = CARRY((!\custom_counter_component_0|custom_counter_unit_inst|length[4]~23 ) # (!\custom_counter_component_0|custom_counter_unit_inst|Add4~10_combout ))

	.dataa(\custom_counter_component_0|custom_counter_unit_inst|Add4~10_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\custom_counter_component_0|custom_counter_unit_inst|length[4]~23 ),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|length[5]~24_combout ),
	.cout(\custom_counter_component_0|custom_counter_unit_inst|length[5]~25 ));
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|length[5]~24 .lut_mask = 16'h5A5F;
defparam \custom_counter_component_0|custom_counter_unit_inst|length[5]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N18
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|length[6]~26 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|length[6]~26_combout  = (\custom_counter_component_0|custom_counter_unit_inst|Add4~12_combout  & (\custom_counter_component_0|custom_counter_unit_inst|length[5]~25  $ (GND))) # 
// (!\custom_counter_component_0|custom_counter_unit_inst|Add4~12_combout  & (!\custom_counter_component_0|custom_counter_unit_inst|length[5]~25  & VCC))
// \custom_counter_component_0|custom_counter_unit_inst|length[6]~27  = CARRY((\custom_counter_component_0|custom_counter_unit_inst|Add4~12_combout  & !\custom_counter_component_0|custom_counter_unit_inst|length[5]~25 ))

	.dataa(vcc),
	.datab(\custom_counter_component_0|custom_counter_unit_inst|Add4~12_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\custom_counter_component_0|custom_counter_unit_inst|length[5]~25 ),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|length[6]~26_combout ),
	.cout(\custom_counter_component_0|custom_counter_unit_inst|length[6]~27 ));
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|length[6]~26 .lut_mask = 16'hC30C;
defparam \custom_counter_component_0|custom_counter_unit_inst|length[6]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N20
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|length[7]~28 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|length[7]~28_combout  = (\custom_counter_component_0|custom_counter_unit_inst|Add4~14_combout  & (!\custom_counter_component_0|custom_counter_unit_inst|length[6]~27 )) # 
// (!\custom_counter_component_0|custom_counter_unit_inst|Add4~14_combout  & ((\custom_counter_component_0|custom_counter_unit_inst|length[6]~27 ) # (GND)))
// \custom_counter_component_0|custom_counter_unit_inst|length[7]~29  = CARRY((!\custom_counter_component_0|custom_counter_unit_inst|length[6]~27 ) # (!\custom_counter_component_0|custom_counter_unit_inst|Add4~14_combout ))

	.dataa(vcc),
	.datab(\custom_counter_component_0|custom_counter_unit_inst|Add4~14_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\custom_counter_component_0|custom_counter_unit_inst|length[6]~27 ),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|length[7]~28_combout ),
	.cout(\custom_counter_component_0|custom_counter_unit_inst|length[7]~29 ));
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|length[7]~28 .lut_mask = 16'h3C3F;
defparam \custom_counter_component_0|custom_counter_unit_inst|length[7]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N26
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|length[10]~34 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|length[10]~34_combout  = (\custom_counter_component_0|custom_counter_unit_inst|Add4~20_combout  & (\custom_counter_component_0|custom_counter_unit_inst|length[9]~33  $ (GND))) # 
// (!\custom_counter_component_0|custom_counter_unit_inst|Add4~20_combout  & (!\custom_counter_component_0|custom_counter_unit_inst|length[9]~33  & VCC))
// \custom_counter_component_0|custom_counter_unit_inst|length[10]~35  = CARRY((\custom_counter_component_0|custom_counter_unit_inst|Add4~20_combout  & !\custom_counter_component_0|custom_counter_unit_inst|length[9]~33 ))

	.dataa(vcc),
	.datab(\custom_counter_component_0|custom_counter_unit_inst|Add4~20_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\custom_counter_component_0|custom_counter_unit_inst|length[9]~33 ),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|length[10]~34_combout ),
	.cout(\custom_counter_component_0|custom_counter_unit_inst|length[10]~35 ));
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|length[10]~34 .lut_mask = 16'hC30C;
defparam \custom_counter_component_0|custom_counter_unit_inst|length[10]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N28
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|length[11]~36 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|length[11]~36_combout  = (\custom_counter_component_0|custom_counter_unit_inst|Add4~22_combout  & (!\custom_counter_component_0|custom_counter_unit_inst|length[10]~35 )) # 
// (!\custom_counter_component_0|custom_counter_unit_inst|Add4~22_combout  & ((\custom_counter_component_0|custom_counter_unit_inst|length[10]~35 ) # (GND)))
// \custom_counter_component_0|custom_counter_unit_inst|length[11]~37  = CARRY((!\custom_counter_component_0|custom_counter_unit_inst|length[10]~35 ) # (!\custom_counter_component_0|custom_counter_unit_inst|Add4~22_combout ))

	.dataa(vcc),
	.datab(\custom_counter_component_0|custom_counter_unit_inst|Add4~22_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\custom_counter_component_0|custom_counter_unit_inst|length[10]~35 ),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|length[11]~36_combout ),
	.cout(\custom_counter_component_0|custom_counter_unit_inst|length[11]~37 ));
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|length[11]~36 .lut_mask = 16'h3C3F;
defparam \custom_counter_component_0|custom_counter_unit_inst|length[11]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N6
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|Add2~2 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|Add2~2_combout  = (\custom_counter_component_0|custom_counter_unit_inst|i [1] & ((\custom_counter_component_0|custom_counter_unit_inst|j [1] & 
// (!\custom_counter_component_0|custom_counter_unit_inst|Add2~1 )) # (!\custom_counter_component_0|custom_counter_unit_inst|j [1] & ((\custom_counter_component_0|custom_counter_unit_inst|Add2~1 ) # (GND))))) # 
// (!\custom_counter_component_0|custom_counter_unit_inst|i [1] & ((\custom_counter_component_0|custom_counter_unit_inst|j [1] & (\custom_counter_component_0|custom_counter_unit_inst|Add2~1  & VCC)) # (!\custom_counter_component_0|custom_counter_unit_inst|j 
// [1] & (!\custom_counter_component_0|custom_counter_unit_inst|Add2~1 ))))
// \custom_counter_component_0|custom_counter_unit_inst|Add2~3  = CARRY((\custom_counter_component_0|custom_counter_unit_inst|i [1] & ((!\custom_counter_component_0|custom_counter_unit_inst|Add2~1 ) # (!\custom_counter_component_0|custom_counter_unit_inst|j 
// [1]))) # (!\custom_counter_component_0|custom_counter_unit_inst|i [1] & (!\custom_counter_component_0|custom_counter_unit_inst|j [1] & !\custom_counter_component_0|custom_counter_unit_inst|Add2~1 )))

	.dataa(\custom_counter_component_0|custom_counter_unit_inst|i [1]),
	.datab(\custom_counter_component_0|custom_counter_unit_inst|j [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\custom_counter_component_0|custom_counter_unit_inst|Add2~1 ),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|Add2~2_combout ),
	.cout(\custom_counter_component_0|custom_counter_unit_inst|Add2~3 ));
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|Add2~2 .lut_mask = 16'h692B;
defparam \custom_counter_component_0|custom_counter_unit_inst|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N10
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|Add2~6 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|Add2~6_combout  = (\custom_counter_component_0|custom_counter_unit_inst|i [3] & ((\custom_counter_component_0|custom_counter_unit_inst|j [3] & 
// (!\custom_counter_component_0|custom_counter_unit_inst|Add2~5 )) # (!\custom_counter_component_0|custom_counter_unit_inst|j [3] & ((\custom_counter_component_0|custom_counter_unit_inst|Add2~5 ) # (GND))))) # 
// (!\custom_counter_component_0|custom_counter_unit_inst|i [3] & ((\custom_counter_component_0|custom_counter_unit_inst|j [3] & (\custom_counter_component_0|custom_counter_unit_inst|Add2~5  & VCC)) # (!\custom_counter_component_0|custom_counter_unit_inst|j 
// [3] & (!\custom_counter_component_0|custom_counter_unit_inst|Add2~5 ))))
// \custom_counter_component_0|custom_counter_unit_inst|Add2~7  = CARRY((\custom_counter_component_0|custom_counter_unit_inst|i [3] & ((!\custom_counter_component_0|custom_counter_unit_inst|Add2~5 ) # (!\custom_counter_component_0|custom_counter_unit_inst|j 
// [3]))) # (!\custom_counter_component_0|custom_counter_unit_inst|i [3] & (!\custom_counter_component_0|custom_counter_unit_inst|j [3] & !\custom_counter_component_0|custom_counter_unit_inst|Add2~5 )))

	.dataa(\custom_counter_component_0|custom_counter_unit_inst|i [3]),
	.datab(\custom_counter_component_0|custom_counter_unit_inst|j [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\custom_counter_component_0|custom_counter_unit_inst|Add2~5 ),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|Add2~6_combout ),
	.cout(\custom_counter_component_0|custom_counter_unit_inst|Add2~7 ));
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|Add2~6 .lut_mask = 16'h692B;
defparam \custom_counter_component_0|custom_counter_unit_inst|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N12
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|Add2~8 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|Add2~8_combout  = ((\custom_counter_component_0|custom_counter_unit_inst|i [4] $ (\custom_counter_component_0|custom_counter_unit_inst|j [4] $ 
// (\custom_counter_component_0|custom_counter_unit_inst|Add2~7 )))) # (GND)
// \custom_counter_component_0|custom_counter_unit_inst|Add2~9  = CARRY((\custom_counter_component_0|custom_counter_unit_inst|i [4] & (\custom_counter_component_0|custom_counter_unit_inst|j [4] & !\custom_counter_component_0|custom_counter_unit_inst|Add2~7 
// )) # (!\custom_counter_component_0|custom_counter_unit_inst|i [4] & ((\custom_counter_component_0|custom_counter_unit_inst|j [4]) # (!\custom_counter_component_0|custom_counter_unit_inst|Add2~7 ))))

	.dataa(\custom_counter_component_0|custom_counter_unit_inst|i [4]),
	.datab(\custom_counter_component_0|custom_counter_unit_inst|j [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\custom_counter_component_0|custom_counter_unit_inst|Add2~7 ),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|Add2~8_combout ),
	.cout(\custom_counter_component_0|custom_counter_unit_inst|Add2~9 ));
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|Add2~8 .lut_mask = 16'h964D;
defparam \custom_counter_component_0|custom_counter_unit_inst|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N20
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|Add2~16 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|Add2~16_combout  = ((\custom_counter_component_0|custom_counter_unit_inst|i [8] $ (\custom_counter_component_0|custom_counter_unit_inst|j [8] $ 
// (\custom_counter_component_0|custom_counter_unit_inst|Add2~15 )))) # (GND)
// \custom_counter_component_0|custom_counter_unit_inst|Add2~17  = CARRY((\custom_counter_component_0|custom_counter_unit_inst|i [8] & (\custom_counter_component_0|custom_counter_unit_inst|j [8] & !\custom_counter_component_0|custom_counter_unit_inst|Add2~15 
// )) # (!\custom_counter_component_0|custom_counter_unit_inst|i [8] & ((\custom_counter_component_0|custom_counter_unit_inst|j [8]) # (!\custom_counter_component_0|custom_counter_unit_inst|Add2~15 ))))

	.dataa(\custom_counter_component_0|custom_counter_unit_inst|i [8]),
	.datab(\custom_counter_component_0|custom_counter_unit_inst|j [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\custom_counter_component_0|custom_counter_unit_inst|Add2~15 ),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|Add2~16_combout ),
	.cout(\custom_counter_component_0|custom_counter_unit_inst|Add2~17 ));
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|Add2~16 .lut_mask = 16'h964D;
defparam \custom_counter_component_0|custom_counter_unit_inst|Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X24_Y21_N21
cycloneii_lcell_ff \custom_counter_component_0|custom_counter_unit_inst|min[0] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\custom_counter_component_0|custom_counter_unit_inst|min~13_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(!\custom_counter_component_0|start~regout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|custom_counter_unit_inst|min [0]));

// Location: LCCOMB_X23_Y21_N0
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|Add1~0 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|Add1~0_combout  = (\custom_counter_component_0|custom_counter_unit_inst|max [0] & ((GND) # (!\custom_counter_component_0|custom_counter_unit_inst|min [0]))) # 
// (!\custom_counter_component_0|custom_counter_unit_inst|max [0] & (\custom_counter_component_0|custom_counter_unit_inst|min [0] $ (GND)))
// \custom_counter_component_0|custom_counter_unit_inst|Add1~1  = CARRY((\custom_counter_component_0|custom_counter_unit_inst|max [0]) # (!\custom_counter_component_0|custom_counter_unit_inst|min [0]))

	.dataa(\custom_counter_component_0|custom_counter_unit_inst|max [0]),
	.datab(\custom_counter_component_0|custom_counter_unit_inst|min [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|Add1~0_combout ),
	.cout(\custom_counter_component_0|custom_counter_unit_inst|Add1~1 ));
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|Add1~0 .lut_mask = 16'h66BB;
defparam \custom_counter_component_0|custom_counter_unit_inst|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N2
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|Add1~2 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|Add1~2_combout  = (\custom_counter_component_0|custom_counter_unit_inst|max [1] & ((\custom_counter_component_0|custom_counter_unit_inst|min [1] & 
// (!\custom_counter_component_0|custom_counter_unit_inst|Add1~1 )) # (!\custom_counter_component_0|custom_counter_unit_inst|min [1] & (\custom_counter_component_0|custom_counter_unit_inst|Add1~1  & VCC)))) # 
// (!\custom_counter_component_0|custom_counter_unit_inst|max [1] & ((\custom_counter_component_0|custom_counter_unit_inst|min [1] & ((\custom_counter_component_0|custom_counter_unit_inst|Add1~1 ) # (GND))) # 
// (!\custom_counter_component_0|custom_counter_unit_inst|min [1] & (!\custom_counter_component_0|custom_counter_unit_inst|Add1~1 ))))
// \custom_counter_component_0|custom_counter_unit_inst|Add1~3  = CARRY((\custom_counter_component_0|custom_counter_unit_inst|max [1] & (\custom_counter_component_0|custom_counter_unit_inst|min [1] & 
// !\custom_counter_component_0|custom_counter_unit_inst|Add1~1 )) # (!\custom_counter_component_0|custom_counter_unit_inst|max [1] & ((\custom_counter_component_0|custom_counter_unit_inst|min [1]) # 
// (!\custom_counter_component_0|custom_counter_unit_inst|Add1~1 ))))

	.dataa(\custom_counter_component_0|custom_counter_unit_inst|max [1]),
	.datab(\custom_counter_component_0|custom_counter_unit_inst|min [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\custom_counter_component_0|custom_counter_unit_inst|Add1~1 ),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|Add1~2_combout ),
	.cout(\custom_counter_component_0|custom_counter_unit_inst|Add1~3 ));
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|Add1~2 .lut_mask = 16'h694D;
defparam \custom_counter_component_0|custom_counter_unit_inst|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N4
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|Add1~4 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|Add1~4_combout  = ((\custom_counter_component_0|custom_counter_unit_inst|min [2] $ (\custom_counter_component_0|custom_counter_unit_inst|max [2] $ 
// (\custom_counter_component_0|custom_counter_unit_inst|Add1~3 )))) # (GND)
// \custom_counter_component_0|custom_counter_unit_inst|Add1~5  = CARRY((\custom_counter_component_0|custom_counter_unit_inst|min [2] & (\custom_counter_component_0|custom_counter_unit_inst|max [2] & 
// !\custom_counter_component_0|custom_counter_unit_inst|Add1~3 )) # (!\custom_counter_component_0|custom_counter_unit_inst|min [2] & ((\custom_counter_component_0|custom_counter_unit_inst|max [2]) # 
// (!\custom_counter_component_0|custom_counter_unit_inst|Add1~3 ))))

	.dataa(\custom_counter_component_0|custom_counter_unit_inst|min [2]),
	.datab(\custom_counter_component_0|custom_counter_unit_inst|max [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\custom_counter_component_0|custom_counter_unit_inst|Add1~3 ),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|Add1~4_combout ),
	.cout(\custom_counter_component_0|custom_counter_unit_inst|Add1~5 ));
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|Add1~4 .lut_mask = 16'h964D;
defparam \custom_counter_component_0|custom_counter_unit_inst|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N6
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|Add1~6 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|Add1~6_combout  = (\custom_counter_component_0|custom_counter_unit_inst|min [3] & ((\custom_counter_component_0|custom_counter_unit_inst|max [3] & 
// (!\custom_counter_component_0|custom_counter_unit_inst|Add1~5 )) # (!\custom_counter_component_0|custom_counter_unit_inst|max [3] & ((\custom_counter_component_0|custom_counter_unit_inst|Add1~5 ) # (GND))))) # 
// (!\custom_counter_component_0|custom_counter_unit_inst|min [3] & ((\custom_counter_component_0|custom_counter_unit_inst|max [3] & (\custom_counter_component_0|custom_counter_unit_inst|Add1~5  & VCC)) # 
// (!\custom_counter_component_0|custom_counter_unit_inst|max [3] & (!\custom_counter_component_0|custom_counter_unit_inst|Add1~5 ))))
// \custom_counter_component_0|custom_counter_unit_inst|Add1~7  = CARRY((\custom_counter_component_0|custom_counter_unit_inst|min [3] & ((!\custom_counter_component_0|custom_counter_unit_inst|Add1~5 ) # 
// (!\custom_counter_component_0|custom_counter_unit_inst|max [3]))) # (!\custom_counter_component_0|custom_counter_unit_inst|min [3] & (!\custom_counter_component_0|custom_counter_unit_inst|max [3] & 
// !\custom_counter_component_0|custom_counter_unit_inst|Add1~5 )))

	.dataa(\custom_counter_component_0|custom_counter_unit_inst|min [3]),
	.datab(\custom_counter_component_0|custom_counter_unit_inst|max [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\custom_counter_component_0|custom_counter_unit_inst|Add1~5 ),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|Add1~6_combout ),
	.cout(\custom_counter_component_0|custom_counter_unit_inst|Add1~7 ));
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|Add1~6 .lut_mask = 16'h692B;
defparam \custom_counter_component_0|custom_counter_unit_inst|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N8
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|Add1~8 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|Add1~8_combout  = ((\custom_counter_component_0|custom_counter_unit_inst|min [4] $ (\custom_counter_component_0|custom_counter_unit_inst|max [4] $ 
// (\custom_counter_component_0|custom_counter_unit_inst|Add1~7 )))) # (GND)
// \custom_counter_component_0|custom_counter_unit_inst|Add1~9  = CARRY((\custom_counter_component_0|custom_counter_unit_inst|min [4] & (\custom_counter_component_0|custom_counter_unit_inst|max [4] & 
// !\custom_counter_component_0|custom_counter_unit_inst|Add1~7 )) # (!\custom_counter_component_0|custom_counter_unit_inst|min [4] & ((\custom_counter_component_0|custom_counter_unit_inst|max [4]) # 
// (!\custom_counter_component_0|custom_counter_unit_inst|Add1~7 ))))

	.dataa(\custom_counter_component_0|custom_counter_unit_inst|min [4]),
	.datab(\custom_counter_component_0|custom_counter_unit_inst|max [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\custom_counter_component_0|custom_counter_unit_inst|Add1~7 ),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|Add1~8_combout ),
	.cout(\custom_counter_component_0|custom_counter_unit_inst|Add1~9 ));
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|Add1~8 .lut_mask = 16'h964D;
defparam \custom_counter_component_0|custom_counter_unit_inst|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N10
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|Add1~10 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|Add1~10_combout  = (\custom_counter_component_0|custom_counter_unit_inst|min [5] & ((\custom_counter_component_0|custom_counter_unit_inst|max [5] & 
// (!\custom_counter_component_0|custom_counter_unit_inst|Add1~9 )) # (!\custom_counter_component_0|custom_counter_unit_inst|max [5] & ((\custom_counter_component_0|custom_counter_unit_inst|Add1~9 ) # (GND))))) # 
// (!\custom_counter_component_0|custom_counter_unit_inst|min [5] & ((\custom_counter_component_0|custom_counter_unit_inst|max [5] & (\custom_counter_component_0|custom_counter_unit_inst|Add1~9  & VCC)) # 
// (!\custom_counter_component_0|custom_counter_unit_inst|max [5] & (!\custom_counter_component_0|custom_counter_unit_inst|Add1~9 ))))
// \custom_counter_component_0|custom_counter_unit_inst|Add1~11  = CARRY((\custom_counter_component_0|custom_counter_unit_inst|min [5] & ((!\custom_counter_component_0|custom_counter_unit_inst|Add1~9 ) # 
// (!\custom_counter_component_0|custom_counter_unit_inst|max [5]))) # (!\custom_counter_component_0|custom_counter_unit_inst|min [5] & (!\custom_counter_component_0|custom_counter_unit_inst|max [5] & 
// !\custom_counter_component_0|custom_counter_unit_inst|Add1~9 )))

	.dataa(\custom_counter_component_0|custom_counter_unit_inst|min [5]),
	.datab(\custom_counter_component_0|custom_counter_unit_inst|max [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\custom_counter_component_0|custom_counter_unit_inst|Add1~9 ),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|Add1~10_combout ),
	.cout(\custom_counter_component_0|custom_counter_unit_inst|Add1~11 ));
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|Add1~10 .lut_mask = 16'h692B;
defparam \custom_counter_component_0|custom_counter_unit_inst|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N12
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|Add1~12 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|Add1~12_combout  = ((\custom_counter_component_0|custom_counter_unit_inst|max [6] $ (\custom_counter_component_0|custom_counter_unit_inst|min [6] $ 
// (\custom_counter_component_0|custom_counter_unit_inst|Add1~11 )))) # (GND)
// \custom_counter_component_0|custom_counter_unit_inst|Add1~13  = CARRY((\custom_counter_component_0|custom_counter_unit_inst|max [6] & ((!\custom_counter_component_0|custom_counter_unit_inst|Add1~11 ) # 
// (!\custom_counter_component_0|custom_counter_unit_inst|min [6]))) # (!\custom_counter_component_0|custom_counter_unit_inst|max [6] & (!\custom_counter_component_0|custom_counter_unit_inst|min [6] & 
// !\custom_counter_component_0|custom_counter_unit_inst|Add1~11 )))

	.dataa(\custom_counter_component_0|custom_counter_unit_inst|max [6]),
	.datab(\custom_counter_component_0|custom_counter_unit_inst|min [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\custom_counter_component_0|custom_counter_unit_inst|Add1~11 ),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|Add1~12_combout ),
	.cout(\custom_counter_component_0|custom_counter_unit_inst|Add1~13 ));
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|Add1~12 .lut_mask = 16'h962B;
defparam \custom_counter_component_0|custom_counter_unit_inst|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N14
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|Add1~14 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|Add1~14_combout  = (\custom_counter_component_0|custom_counter_unit_inst|max [7] & ((\custom_counter_component_0|custom_counter_unit_inst|min [7] & 
// (!\custom_counter_component_0|custom_counter_unit_inst|Add1~13 )) # (!\custom_counter_component_0|custom_counter_unit_inst|min [7] & (\custom_counter_component_0|custom_counter_unit_inst|Add1~13  & VCC)))) # 
// (!\custom_counter_component_0|custom_counter_unit_inst|max [7] & ((\custom_counter_component_0|custom_counter_unit_inst|min [7] & ((\custom_counter_component_0|custom_counter_unit_inst|Add1~13 ) # (GND))) # 
// (!\custom_counter_component_0|custom_counter_unit_inst|min [7] & (!\custom_counter_component_0|custom_counter_unit_inst|Add1~13 ))))
// \custom_counter_component_0|custom_counter_unit_inst|Add1~15  = CARRY((\custom_counter_component_0|custom_counter_unit_inst|max [7] & (\custom_counter_component_0|custom_counter_unit_inst|min [7] & 
// !\custom_counter_component_0|custom_counter_unit_inst|Add1~13 )) # (!\custom_counter_component_0|custom_counter_unit_inst|max [7] & ((\custom_counter_component_0|custom_counter_unit_inst|min [7]) # 
// (!\custom_counter_component_0|custom_counter_unit_inst|Add1~13 ))))

	.dataa(\custom_counter_component_0|custom_counter_unit_inst|max [7]),
	.datab(\custom_counter_component_0|custom_counter_unit_inst|min [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\custom_counter_component_0|custom_counter_unit_inst|Add1~13 ),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|Add1~14_combout ),
	.cout(\custom_counter_component_0|custom_counter_unit_inst|Add1~15 ));
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|Add1~14 .lut_mask = 16'h694D;
defparam \custom_counter_component_0|custom_counter_unit_inst|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N16
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|Add1~16 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|Add1~16_combout  = ((\custom_counter_component_0|custom_counter_unit_inst|max [8] $ (\custom_counter_component_0|custom_counter_unit_inst|min [8] $ 
// (\custom_counter_component_0|custom_counter_unit_inst|Add1~15 )))) # (GND)
// \custom_counter_component_0|custom_counter_unit_inst|Add1~17  = CARRY((\custom_counter_component_0|custom_counter_unit_inst|max [8] & ((!\custom_counter_component_0|custom_counter_unit_inst|Add1~15 ) # 
// (!\custom_counter_component_0|custom_counter_unit_inst|min [8]))) # (!\custom_counter_component_0|custom_counter_unit_inst|max [8] & (!\custom_counter_component_0|custom_counter_unit_inst|min [8] & 
// !\custom_counter_component_0|custom_counter_unit_inst|Add1~15 )))

	.dataa(\custom_counter_component_0|custom_counter_unit_inst|max [8]),
	.datab(\custom_counter_component_0|custom_counter_unit_inst|min [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\custom_counter_component_0|custom_counter_unit_inst|Add1~15 ),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|Add1~16_combout ),
	.cout(\custom_counter_component_0|custom_counter_unit_inst|Add1~17 ));
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|Add1~16 .lut_mask = 16'h962B;
defparam \custom_counter_component_0|custom_counter_unit_inst|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N18
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|Add1~18 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|Add1~18_combout  = (\custom_counter_component_0|custom_counter_unit_inst|min [9] & ((\custom_counter_component_0|custom_counter_unit_inst|max [9] & 
// (!\custom_counter_component_0|custom_counter_unit_inst|Add1~17 )) # (!\custom_counter_component_0|custom_counter_unit_inst|max [9] & ((\custom_counter_component_0|custom_counter_unit_inst|Add1~17 ) # (GND))))) # 
// (!\custom_counter_component_0|custom_counter_unit_inst|min [9] & ((\custom_counter_component_0|custom_counter_unit_inst|max [9] & (\custom_counter_component_0|custom_counter_unit_inst|Add1~17  & VCC)) # 
// (!\custom_counter_component_0|custom_counter_unit_inst|max [9] & (!\custom_counter_component_0|custom_counter_unit_inst|Add1~17 ))))
// \custom_counter_component_0|custom_counter_unit_inst|Add1~19  = CARRY((\custom_counter_component_0|custom_counter_unit_inst|min [9] & ((!\custom_counter_component_0|custom_counter_unit_inst|Add1~17 ) # 
// (!\custom_counter_component_0|custom_counter_unit_inst|max [9]))) # (!\custom_counter_component_0|custom_counter_unit_inst|min [9] & (!\custom_counter_component_0|custom_counter_unit_inst|max [9] & 
// !\custom_counter_component_0|custom_counter_unit_inst|Add1~17 )))

	.dataa(\custom_counter_component_0|custom_counter_unit_inst|min [9]),
	.datab(\custom_counter_component_0|custom_counter_unit_inst|max [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\custom_counter_component_0|custom_counter_unit_inst|Add1~17 ),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|Add1~18_combout ),
	.cout(\custom_counter_component_0|custom_counter_unit_inst|Add1~19 ));
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|Add1~18 .lut_mask = 16'h692B;
defparam \custom_counter_component_0|custom_counter_unit_inst|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N20
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|Add1~20 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|Add1~20_combout  = ((\custom_counter_component_0|custom_counter_unit_inst|min [10] $ (\custom_counter_component_0|custom_counter_unit_inst|max [10] $ 
// (\custom_counter_component_0|custom_counter_unit_inst|Add1~19 )))) # (GND)
// \custom_counter_component_0|custom_counter_unit_inst|Add1~21  = CARRY((\custom_counter_component_0|custom_counter_unit_inst|min [10] & (\custom_counter_component_0|custom_counter_unit_inst|max [10] & 
// !\custom_counter_component_0|custom_counter_unit_inst|Add1~19 )) # (!\custom_counter_component_0|custom_counter_unit_inst|min [10] & ((\custom_counter_component_0|custom_counter_unit_inst|max [10]) # 
// (!\custom_counter_component_0|custom_counter_unit_inst|Add1~19 ))))

	.dataa(\custom_counter_component_0|custom_counter_unit_inst|min [10]),
	.datab(\custom_counter_component_0|custom_counter_unit_inst|max [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\custom_counter_component_0|custom_counter_unit_inst|Add1~19 ),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|Add1~20_combout ),
	.cout(\custom_counter_component_0|custom_counter_unit_inst|Add1~21 ));
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|Add1~20 .lut_mask = 16'h964D;
defparam \custom_counter_component_0|custom_counter_unit_inst|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N22
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|Add1~22 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|Add1~22_combout  = (\custom_counter_component_0|custom_counter_unit_inst|max [11] & ((\custom_counter_component_0|custom_counter_unit_inst|min [11] & 
// (!\custom_counter_component_0|custom_counter_unit_inst|Add1~21 )) # (!\custom_counter_component_0|custom_counter_unit_inst|min [11] & (\custom_counter_component_0|custom_counter_unit_inst|Add1~21  & VCC)))) # 
// (!\custom_counter_component_0|custom_counter_unit_inst|max [11] & ((\custom_counter_component_0|custom_counter_unit_inst|min [11] & ((\custom_counter_component_0|custom_counter_unit_inst|Add1~21 ) # (GND))) # 
// (!\custom_counter_component_0|custom_counter_unit_inst|min [11] & (!\custom_counter_component_0|custom_counter_unit_inst|Add1~21 ))))
// \custom_counter_component_0|custom_counter_unit_inst|Add1~23  = CARRY((\custom_counter_component_0|custom_counter_unit_inst|max [11] & (\custom_counter_component_0|custom_counter_unit_inst|min [11] & 
// !\custom_counter_component_0|custom_counter_unit_inst|Add1~21 )) # (!\custom_counter_component_0|custom_counter_unit_inst|max [11] & ((\custom_counter_component_0|custom_counter_unit_inst|min [11]) # 
// (!\custom_counter_component_0|custom_counter_unit_inst|Add1~21 ))))

	.dataa(\custom_counter_component_0|custom_counter_unit_inst|max [11]),
	.datab(\custom_counter_component_0|custom_counter_unit_inst|min [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\custom_counter_component_0|custom_counter_unit_inst|Add1~21 ),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|Add1~22_combout ),
	.cout(\custom_counter_component_0|custom_counter_unit_inst|Add1~23 ));
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|Add1~22 .lut_mask = 16'h694D;
defparam \custom_counter_component_0|custom_counter_unit_inst|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N24
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|Add1~24 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|Add1~24_combout  = ((\custom_counter_component_0|custom_counter_unit_inst|max [12] $ (\custom_counter_component_0|custom_counter_unit_inst|min [12] $ 
// (\custom_counter_component_0|custom_counter_unit_inst|Add1~23 )))) # (GND)
// \custom_counter_component_0|custom_counter_unit_inst|Add1~25  = CARRY((\custom_counter_component_0|custom_counter_unit_inst|max [12] & ((!\custom_counter_component_0|custom_counter_unit_inst|Add1~23 ) # 
// (!\custom_counter_component_0|custom_counter_unit_inst|min [12]))) # (!\custom_counter_component_0|custom_counter_unit_inst|max [12] & (!\custom_counter_component_0|custom_counter_unit_inst|min [12] & 
// !\custom_counter_component_0|custom_counter_unit_inst|Add1~23 )))

	.dataa(\custom_counter_component_0|custom_counter_unit_inst|max [12]),
	.datab(\custom_counter_component_0|custom_counter_unit_inst|min [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\custom_counter_component_0|custom_counter_unit_inst|Add1~23 ),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|Add1~24_combout ),
	.cout(\custom_counter_component_0|custom_counter_unit_inst|Add1~25 ));
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|Add1~24 .lut_mask = 16'h962B;
defparam \custom_counter_component_0|custom_counter_unit_inst|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N26
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|Add1~26 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|Add1~26_combout  = (\custom_counter_component_0|custom_counter_unit_inst|max [13] & ((\custom_counter_component_0|custom_counter_unit_inst|min [13] & 
// (!\custom_counter_component_0|custom_counter_unit_inst|Add1~25 )) # (!\custom_counter_component_0|custom_counter_unit_inst|min [13] & (\custom_counter_component_0|custom_counter_unit_inst|Add1~25  & VCC)))) # 
// (!\custom_counter_component_0|custom_counter_unit_inst|max [13] & ((\custom_counter_component_0|custom_counter_unit_inst|min [13] & ((\custom_counter_component_0|custom_counter_unit_inst|Add1~25 ) # (GND))) # 
// (!\custom_counter_component_0|custom_counter_unit_inst|min [13] & (!\custom_counter_component_0|custom_counter_unit_inst|Add1~25 ))))
// \custom_counter_component_0|custom_counter_unit_inst|Add1~27  = CARRY((\custom_counter_component_0|custom_counter_unit_inst|max [13] & (\custom_counter_component_0|custom_counter_unit_inst|min [13] & 
// !\custom_counter_component_0|custom_counter_unit_inst|Add1~25 )) # (!\custom_counter_component_0|custom_counter_unit_inst|max [13] & ((\custom_counter_component_0|custom_counter_unit_inst|min [13]) # 
// (!\custom_counter_component_0|custom_counter_unit_inst|Add1~25 ))))

	.dataa(\custom_counter_component_0|custom_counter_unit_inst|max [13]),
	.datab(\custom_counter_component_0|custom_counter_unit_inst|min [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\custom_counter_component_0|custom_counter_unit_inst|Add1~25 ),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|Add1~26_combout ),
	.cout(\custom_counter_component_0|custom_counter_unit_inst|Add1~27 ));
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|Add1~26 .lut_mask = 16'h694D;
defparam \custom_counter_component_0|custom_counter_unit_inst|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N28
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|Add1~28 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|Add1~28_combout  = ((\custom_counter_component_0|custom_counter_unit_inst|min [14] $ (\custom_counter_component_0|custom_counter_unit_inst|max [14] $ 
// (\custom_counter_component_0|custom_counter_unit_inst|Add1~27 )))) # (GND)
// \custom_counter_component_0|custom_counter_unit_inst|Add1~29  = CARRY((\custom_counter_component_0|custom_counter_unit_inst|min [14] & (\custom_counter_component_0|custom_counter_unit_inst|max [14] & 
// !\custom_counter_component_0|custom_counter_unit_inst|Add1~27 )) # (!\custom_counter_component_0|custom_counter_unit_inst|min [14] & ((\custom_counter_component_0|custom_counter_unit_inst|max [14]) # 
// (!\custom_counter_component_0|custom_counter_unit_inst|Add1~27 ))))

	.dataa(\custom_counter_component_0|custom_counter_unit_inst|min [14]),
	.datab(\custom_counter_component_0|custom_counter_unit_inst|max [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\custom_counter_component_0|custom_counter_unit_inst|Add1~27 ),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|Add1~28_combout ),
	.cout(\custom_counter_component_0|custom_counter_unit_inst|Add1~29 ));
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|Add1~28 .lut_mask = 16'h964D;
defparam \custom_counter_component_0|custom_counter_unit_inst|Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N30
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|Add1~30 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|Add1~30_combout  = \custom_counter_component_0|custom_counter_unit_inst|max [15] $ (\custom_counter_component_0|custom_counter_unit_inst|Add1~29  $ 
// (!\custom_counter_component_0|custom_counter_unit_inst|min [15]))

	.dataa(\custom_counter_component_0|custom_counter_unit_inst|max [15]),
	.datab(vcc),
	.datac(vcc),
	.datad(\custom_counter_component_0|custom_counter_unit_inst|min [15]),
	.cin(\custom_counter_component_0|custom_counter_unit_inst|Add1~29 ),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|Add1~30_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|Add1~30 .lut_mask = 16'h5AA5;
defparam \custom_counter_component_0|custom_counter_unit_inst|Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N0
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|LessThan2~1 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|LessThan2~1_cout  = CARRY((!\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_b [0] & \custom_counter_component_0|custom_counter_unit_inst|min [0]))

	.dataa(\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_b [0]),
	.datab(\custom_counter_component_0|custom_counter_unit_inst|min [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\custom_counter_component_0|custom_counter_unit_inst|LessThan2~1_cout ));
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|LessThan2~1 .lut_mask = 16'h0044;
defparam \custom_counter_component_0|custom_counter_unit_inst|LessThan2~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N2
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|LessThan2~3 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|LessThan2~3_cout  = CARRY((\custom_counter_component_0|custom_counter_unit_inst|min [1] & (\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_b [1] & 
// !\custom_counter_component_0|custom_counter_unit_inst|LessThan2~1_cout )) # (!\custom_counter_component_0|custom_counter_unit_inst|min [1] & ((\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_b [1]) # 
// (!\custom_counter_component_0|custom_counter_unit_inst|LessThan2~1_cout ))))

	.dataa(\custom_counter_component_0|custom_counter_unit_inst|min [1]),
	.datab(\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_b [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\custom_counter_component_0|custom_counter_unit_inst|LessThan2~1_cout ),
	.combout(),
	.cout(\custom_counter_component_0|custom_counter_unit_inst|LessThan2~3_cout ));
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|LessThan2~3 .lut_mask = 16'h004D;
defparam \custom_counter_component_0|custom_counter_unit_inst|LessThan2~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N4
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|LessThan2~5 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|LessThan2~5_cout  = CARRY((\custom_counter_component_0|custom_counter_unit_inst|min [2] & ((!\custom_counter_component_0|custom_counter_unit_inst|LessThan2~3_cout ) # 
// (!\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_b [2]))) # (!\custom_counter_component_0|custom_counter_unit_inst|min [2] & 
// (!\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_b [2] & !\custom_counter_component_0|custom_counter_unit_inst|LessThan2~3_cout )))

	.dataa(\custom_counter_component_0|custom_counter_unit_inst|min [2]),
	.datab(\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_b [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\custom_counter_component_0|custom_counter_unit_inst|LessThan2~3_cout ),
	.combout(),
	.cout(\custom_counter_component_0|custom_counter_unit_inst|LessThan2~5_cout ));
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|LessThan2~5 .lut_mask = 16'h002B;
defparam \custom_counter_component_0|custom_counter_unit_inst|LessThan2~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N6
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|LessThan2~7 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|LessThan2~7_cout  = CARRY((\custom_counter_component_0|custom_counter_unit_inst|min [3] & (\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_b [3] & 
// !\custom_counter_component_0|custom_counter_unit_inst|LessThan2~5_cout )) # (!\custom_counter_component_0|custom_counter_unit_inst|min [3] & ((\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_b [3]) # 
// (!\custom_counter_component_0|custom_counter_unit_inst|LessThan2~5_cout ))))

	.dataa(\custom_counter_component_0|custom_counter_unit_inst|min [3]),
	.datab(\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_b [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\custom_counter_component_0|custom_counter_unit_inst|LessThan2~5_cout ),
	.combout(),
	.cout(\custom_counter_component_0|custom_counter_unit_inst|LessThan2~7_cout ));
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|LessThan2~7 .lut_mask = 16'h004D;
defparam \custom_counter_component_0|custom_counter_unit_inst|LessThan2~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N8
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|LessThan2~9 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|LessThan2~9_cout  = CARRY((\custom_counter_component_0|custom_counter_unit_inst|min [4] & ((!\custom_counter_component_0|custom_counter_unit_inst|LessThan2~7_cout ) # 
// (!\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_b [4]))) # (!\custom_counter_component_0|custom_counter_unit_inst|min [4] & 
// (!\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_b [4] & !\custom_counter_component_0|custom_counter_unit_inst|LessThan2~7_cout )))

	.dataa(\custom_counter_component_0|custom_counter_unit_inst|min [4]),
	.datab(\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_b [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\custom_counter_component_0|custom_counter_unit_inst|LessThan2~7_cout ),
	.combout(),
	.cout(\custom_counter_component_0|custom_counter_unit_inst|LessThan2~9_cout ));
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|LessThan2~9 .lut_mask = 16'h002B;
defparam \custom_counter_component_0|custom_counter_unit_inst|LessThan2~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N10
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|LessThan2~11 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|LessThan2~11_cout  = CARRY((\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_b [5] & ((!\custom_counter_component_0|custom_counter_unit_inst|LessThan2~9_cout ) # 
// (!\custom_counter_component_0|custom_counter_unit_inst|min [5]))) # (!\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_b [5] & (!\custom_counter_component_0|custom_counter_unit_inst|min [5] & 
// !\custom_counter_component_0|custom_counter_unit_inst|LessThan2~9_cout )))

	.dataa(\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_b [5]),
	.datab(\custom_counter_component_0|custom_counter_unit_inst|min [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\custom_counter_component_0|custom_counter_unit_inst|LessThan2~9_cout ),
	.combout(),
	.cout(\custom_counter_component_0|custom_counter_unit_inst|LessThan2~11_cout ));
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|LessThan2~11 .lut_mask = 16'h002B;
defparam \custom_counter_component_0|custom_counter_unit_inst|LessThan2~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N12
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|LessThan2~13 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|LessThan2~13_cout  = CARRY((\custom_counter_component_0|custom_counter_unit_inst|min [6] & ((!\custom_counter_component_0|custom_counter_unit_inst|LessThan2~11_cout ) # 
// (!\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_b [6]))) # (!\custom_counter_component_0|custom_counter_unit_inst|min [6] & 
// (!\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_b [6] & !\custom_counter_component_0|custom_counter_unit_inst|LessThan2~11_cout )))

	.dataa(\custom_counter_component_0|custom_counter_unit_inst|min [6]),
	.datab(\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_b [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\custom_counter_component_0|custom_counter_unit_inst|LessThan2~11_cout ),
	.combout(),
	.cout(\custom_counter_component_0|custom_counter_unit_inst|LessThan2~13_cout ));
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|LessThan2~13 .lut_mask = 16'h002B;
defparam \custom_counter_component_0|custom_counter_unit_inst|LessThan2~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N14
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|LessThan2~15 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|LessThan2~15_cout  = CARRY((\custom_counter_component_0|custom_counter_unit_inst|min [7] & (\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_b [7] & 
// !\custom_counter_component_0|custom_counter_unit_inst|LessThan2~13_cout )) # (!\custom_counter_component_0|custom_counter_unit_inst|min [7] & ((\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_b [7]) # 
// (!\custom_counter_component_0|custom_counter_unit_inst|LessThan2~13_cout ))))

	.dataa(\custom_counter_component_0|custom_counter_unit_inst|min [7]),
	.datab(\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_b [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\custom_counter_component_0|custom_counter_unit_inst|LessThan2~13_cout ),
	.combout(),
	.cout(\custom_counter_component_0|custom_counter_unit_inst|LessThan2~15_cout ));
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|LessThan2~15 .lut_mask = 16'h004D;
defparam \custom_counter_component_0|custom_counter_unit_inst|LessThan2~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N16
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|LessThan2~17 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|LessThan2~17_cout  = CARRY((\custom_counter_component_0|custom_counter_unit_inst|min [8] & ((!\custom_counter_component_0|custom_counter_unit_inst|LessThan2~15_cout ) # 
// (!\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_b [8]))) # (!\custom_counter_component_0|custom_counter_unit_inst|min [8] & 
// (!\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_b [8] & !\custom_counter_component_0|custom_counter_unit_inst|LessThan2~15_cout )))

	.dataa(\custom_counter_component_0|custom_counter_unit_inst|min [8]),
	.datab(\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_b [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\custom_counter_component_0|custom_counter_unit_inst|LessThan2~15_cout ),
	.combout(),
	.cout(\custom_counter_component_0|custom_counter_unit_inst|LessThan2~17_cout ));
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|LessThan2~17 .lut_mask = 16'h002B;
defparam \custom_counter_component_0|custom_counter_unit_inst|LessThan2~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N18
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|LessThan2~19 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|LessThan2~19_cout  = CARRY((\custom_counter_component_0|custom_counter_unit_inst|min [9] & (\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_b [9] & 
// !\custom_counter_component_0|custom_counter_unit_inst|LessThan2~17_cout )) # (!\custom_counter_component_0|custom_counter_unit_inst|min [9] & ((\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_b [9]) # 
// (!\custom_counter_component_0|custom_counter_unit_inst|LessThan2~17_cout ))))

	.dataa(\custom_counter_component_0|custom_counter_unit_inst|min [9]),
	.datab(\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_b [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\custom_counter_component_0|custom_counter_unit_inst|LessThan2~17_cout ),
	.combout(),
	.cout(\custom_counter_component_0|custom_counter_unit_inst|LessThan2~19_cout ));
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|LessThan2~19 .lut_mask = 16'h004D;
defparam \custom_counter_component_0|custom_counter_unit_inst|LessThan2~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N20
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|LessThan2~21 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|LessThan2~21_cout  = CARRY((\custom_counter_component_0|custom_counter_unit_inst|min [10] & ((!\custom_counter_component_0|custom_counter_unit_inst|LessThan2~19_cout ) # 
// (!\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_b [10]))) # (!\custom_counter_component_0|custom_counter_unit_inst|min [10] & 
// (!\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_b [10] & !\custom_counter_component_0|custom_counter_unit_inst|LessThan2~19_cout )))

	.dataa(\custom_counter_component_0|custom_counter_unit_inst|min [10]),
	.datab(\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_b [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\custom_counter_component_0|custom_counter_unit_inst|LessThan2~19_cout ),
	.combout(),
	.cout(\custom_counter_component_0|custom_counter_unit_inst|LessThan2~21_cout ));
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|LessThan2~21 .lut_mask = 16'h002B;
defparam \custom_counter_component_0|custom_counter_unit_inst|LessThan2~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N22
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|LessThan2~23 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|LessThan2~23_cout  = CARRY((\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_b [11] & ((!\custom_counter_component_0|custom_counter_unit_inst|LessThan2~21_cout ) 
// # (!\custom_counter_component_0|custom_counter_unit_inst|min [11]))) # (!\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_b [11] & (!\custom_counter_component_0|custom_counter_unit_inst|min [11] & 
// !\custom_counter_component_0|custom_counter_unit_inst|LessThan2~21_cout )))

	.dataa(\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_b [11]),
	.datab(\custom_counter_component_0|custom_counter_unit_inst|min [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\custom_counter_component_0|custom_counter_unit_inst|LessThan2~21_cout ),
	.combout(),
	.cout(\custom_counter_component_0|custom_counter_unit_inst|LessThan2~23_cout ));
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|LessThan2~23 .lut_mask = 16'h002B;
defparam \custom_counter_component_0|custom_counter_unit_inst|LessThan2~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N24
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|LessThan2~25 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|LessThan2~25_cout  = CARRY((\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_b [12] & (\custom_counter_component_0|custom_counter_unit_inst|min [12] & 
// !\custom_counter_component_0|custom_counter_unit_inst|LessThan2~23_cout )) # (!\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_b [12] & ((\custom_counter_component_0|custom_counter_unit_inst|min [12]) # 
// (!\custom_counter_component_0|custom_counter_unit_inst|LessThan2~23_cout ))))

	.dataa(\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_b [12]),
	.datab(\custom_counter_component_0|custom_counter_unit_inst|min [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\custom_counter_component_0|custom_counter_unit_inst|LessThan2~23_cout ),
	.combout(),
	.cout(\custom_counter_component_0|custom_counter_unit_inst|LessThan2~25_cout ));
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|LessThan2~25 .lut_mask = 16'h004D;
defparam \custom_counter_component_0|custom_counter_unit_inst|LessThan2~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N26
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|LessThan2~27 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|LessThan2~27_cout  = CARRY((\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_b [13] & ((!\custom_counter_component_0|custom_counter_unit_inst|LessThan2~25_cout ) 
// # (!\custom_counter_component_0|custom_counter_unit_inst|min [13]))) # (!\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_b [13] & (!\custom_counter_component_0|custom_counter_unit_inst|min [13] & 
// !\custom_counter_component_0|custom_counter_unit_inst|LessThan2~25_cout )))

	.dataa(\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_b [13]),
	.datab(\custom_counter_component_0|custom_counter_unit_inst|min [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\custom_counter_component_0|custom_counter_unit_inst|LessThan2~25_cout ),
	.combout(),
	.cout(\custom_counter_component_0|custom_counter_unit_inst|LessThan2~27_cout ));
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|LessThan2~27 .lut_mask = 16'h002B;
defparam \custom_counter_component_0|custom_counter_unit_inst|LessThan2~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N28
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|LessThan2~29 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|LessThan2~29_cout  = CARRY((\custom_counter_component_0|custom_counter_unit_inst|min [14] & ((!\custom_counter_component_0|custom_counter_unit_inst|LessThan2~27_cout ) # 
// (!\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_b [14]))) # (!\custom_counter_component_0|custom_counter_unit_inst|min [14] & 
// (!\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_b [14] & !\custom_counter_component_0|custom_counter_unit_inst|LessThan2~27_cout )))

	.dataa(\custom_counter_component_0|custom_counter_unit_inst|min [14]),
	.datab(\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_b [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\custom_counter_component_0|custom_counter_unit_inst|LessThan2~27_cout ),
	.combout(),
	.cout(\custom_counter_component_0|custom_counter_unit_inst|LessThan2~29_cout ));
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|LessThan2~29 .lut_mask = 16'h002B;
defparam \custom_counter_component_0|custom_counter_unit_inst|LessThan2~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N30
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|LessThan2~30 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|LessThan2~30_combout  = (\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_b [15] & (\custom_counter_component_0|custom_counter_unit_inst|LessThan2~29_cout  & 
// \custom_counter_component_0|custom_counter_unit_inst|min [15])) # (!\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_b [15] & ((\custom_counter_component_0|custom_counter_unit_inst|LessThan2~29_cout ) # 
// (\custom_counter_component_0|custom_counter_unit_inst|min [15])))

	.dataa(vcc),
	.datab(\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_b [15]),
	.datac(vcc),
	.datad(\custom_counter_component_0|custom_counter_unit_inst|min [15]),
	.cin(\custom_counter_component_0|custom_counter_unit_inst|LessThan2~29_cout ),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|LessThan2~30_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|LessThan2~30 .lut_mask = 16'hF330;
defparam \custom_counter_component_0|custom_counter_unit_inst|LessThan2~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N0
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|LessThan3~1 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|LessThan3~1_cout  = CARRY((\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_b [0] & !\custom_counter_component_0|custom_counter_unit_inst|max [0]))

	.dataa(\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_b [0]),
	.datab(\custom_counter_component_0|custom_counter_unit_inst|max [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\custom_counter_component_0|custom_counter_unit_inst|LessThan3~1_cout ));
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|LessThan3~1 .lut_mask = 16'h0022;
defparam \custom_counter_component_0|custom_counter_unit_inst|LessThan3~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N2
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|LessThan3~3 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|LessThan3~3_cout  = CARRY((\custom_counter_component_0|custom_counter_unit_inst|max [1] & ((!\custom_counter_component_0|custom_counter_unit_inst|LessThan3~1_cout ) # 
// (!\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_b [1]))) # (!\custom_counter_component_0|custom_counter_unit_inst|max [1] & 
// (!\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_b [1] & !\custom_counter_component_0|custom_counter_unit_inst|LessThan3~1_cout )))

	.dataa(\custom_counter_component_0|custom_counter_unit_inst|max [1]),
	.datab(\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_b [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\custom_counter_component_0|custom_counter_unit_inst|LessThan3~1_cout ),
	.combout(),
	.cout(\custom_counter_component_0|custom_counter_unit_inst|LessThan3~3_cout ));
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|LessThan3~3 .lut_mask = 16'h002B;
defparam \custom_counter_component_0|custom_counter_unit_inst|LessThan3~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N4
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|LessThan3~5 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|LessThan3~5_cout  = CARRY((\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_b [2] & ((!\custom_counter_component_0|custom_counter_unit_inst|LessThan3~3_cout ) # 
// (!\custom_counter_component_0|custom_counter_unit_inst|max [2]))) # (!\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_b [2] & (!\custom_counter_component_0|custom_counter_unit_inst|max [2] & 
// !\custom_counter_component_0|custom_counter_unit_inst|LessThan3~3_cout )))

	.dataa(\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_b [2]),
	.datab(\custom_counter_component_0|custom_counter_unit_inst|max [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\custom_counter_component_0|custom_counter_unit_inst|LessThan3~3_cout ),
	.combout(),
	.cout(\custom_counter_component_0|custom_counter_unit_inst|LessThan3~5_cout ));
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|LessThan3~5 .lut_mask = 16'h002B;
defparam \custom_counter_component_0|custom_counter_unit_inst|LessThan3~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N6
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|LessThan3~7 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|LessThan3~7_cout  = CARRY((\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_b [3] & (\custom_counter_component_0|custom_counter_unit_inst|max [3] & 
// !\custom_counter_component_0|custom_counter_unit_inst|LessThan3~5_cout )) # (!\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_b [3] & ((\custom_counter_component_0|custom_counter_unit_inst|max [3]) # 
// (!\custom_counter_component_0|custom_counter_unit_inst|LessThan3~5_cout ))))

	.dataa(\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_b [3]),
	.datab(\custom_counter_component_0|custom_counter_unit_inst|max [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\custom_counter_component_0|custom_counter_unit_inst|LessThan3~5_cout ),
	.combout(),
	.cout(\custom_counter_component_0|custom_counter_unit_inst|LessThan3~7_cout ));
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|LessThan3~7 .lut_mask = 16'h004D;
defparam \custom_counter_component_0|custom_counter_unit_inst|LessThan3~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N8
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|LessThan3~9 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|LessThan3~9_cout  = CARRY((\custom_counter_component_0|custom_counter_unit_inst|max [4] & (\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_b [4] & 
// !\custom_counter_component_0|custom_counter_unit_inst|LessThan3~7_cout )) # (!\custom_counter_component_0|custom_counter_unit_inst|max [4] & ((\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_b [4]) # 
// (!\custom_counter_component_0|custom_counter_unit_inst|LessThan3~7_cout ))))

	.dataa(\custom_counter_component_0|custom_counter_unit_inst|max [4]),
	.datab(\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_b [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\custom_counter_component_0|custom_counter_unit_inst|LessThan3~7_cout ),
	.combout(),
	.cout(\custom_counter_component_0|custom_counter_unit_inst|LessThan3~9_cout ));
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|LessThan3~9 .lut_mask = 16'h004D;
defparam \custom_counter_component_0|custom_counter_unit_inst|LessThan3~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N10
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|LessThan3~11 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|LessThan3~11_cout  = CARRY((\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_b [5] & (\custom_counter_component_0|custom_counter_unit_inst|max [5] & 
// !\custom_counter_component_0|custom_counter_unit_inst|LessThan3~9_cout )) # (!\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_b [5] & ((\custom_counter_component_0|custom_counter_unit_inst|max [5]) # 
// (!\custom_counter_component_0|custom_counter_unit_inst|LessThan3~9_cout ))))

	.dataa(\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_b [5]),
	.datab(\custom_counter_component_0|custom_counter_unit_inst|max [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\custom_counter_component_0|custom_counter_unit_inst|LessThan3~9_cout ),
	.combout(),
	.cout(\custom_counter_component_0|custom_counter_unit_inst|LessThan3~11_cout ));
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|LessThan3~11 .lut_mask = 16'h004D;
defparam \custom_counter_component_0|custom_counter_unit_inst|LessThan3~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N12
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|LessThan3~13 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|LessThan3~13_cout  = CARRY((\custom_counter_component_0|custom_counter_unit_inst|max [6] & (\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_b [6] & 
// !\custom_counter_component_0|custom_counter_unit_inst|LessThan3~11_cout )) # (!\custom_counter_component_0|custom_counter_unit_inst|max [6] & ((\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_b [6]) # 
// (!\custom_counter_component_0|custom_counter_unit_inst|LessThan3~11_cout ))))

	.dataa(\custom_counter_component_0|custom_counter_unit_inst|max [6]),
	.datab(\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_b [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\custom_counter_component_0|custom_counter_unit_inst|LessThan3~11_cout ),
	.combout(),
	.cout(\custom_counter_component_0|custom_counter_unit_inst|LessThan3~13_cout ));
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|LessThan3~13 .lut_mask = 16'h004D;
defparam \custom_counter_component_0|custom_counter_unit_inst|LessThan3~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N14
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|LessThan3~15 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|LessThan3~15_cout  = CARRY((\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_b [7] & (\custom_counter_component_0|custom_counter_unit_inst|max [7] & 
// !\custom_counter_component_0|custom_counter_unit_inst|LessThan3~13_cout )) # (!\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_b [7] & ((\custom_counter_component_0|custom_counter_unit_inst|max [7]) # 
// (!\custom_counter_component_0|custom_counter_unit_inst|LessThan3~13_cout ))))

	.dataa(\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_b [7]),
	.datab(\custom_counter_component_0|custom_counter_unit_inst|max [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\custom_counter_component_0|custom_counter_unit_inst|LessThan3~13_cout ),
	.combout(),
	.cout(\custom_counter_component_0|custom_counter_unit_inst|LessThan3~15_cout ));
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|LessThan3~15 .lut_mask = 16'h004D;
defparam \custom_counter_component_0|custom_counter_unit_inst|LessThan3~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N16
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|LessThan3~17 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|LessThan3~17_cout  = CARRY((\custom_counter_component_0|custom_counter_unit_inst|max [8] & (\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_b [8] & 
// !\custom_counter_component_0|custom_counter_unit_inst|LessThan3~15_cout )) # (!\custom_counter_component_0|custom_counter_unit_inst|max [8] & ((\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_b [8]) # 
// (!\custom_counter_component_0|custom_counter_unit_inst|LessThan3~15_cout ))))

	.dataa(\custom_counter_component_0|custom_counter_unit_inst|max [8]),
	.datab(\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_b [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\custom_counter_component_0|custom_counter_unit_inst|LessThan3~15_cout ),
	.combout(),
	.cout(\custom_counter_component_0|custom_counter_unit_inst|LessThan3~17_cout ));
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|LessThan3~17 .lut_mask = 16'h004D;
defparam \custom_counter_component_0|custom_counter_unit_inst|LessThan3~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N18
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|LessThan3~19 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|LessThan3~19_cout  = CARRY((\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_b [9] & (\custom_counter_component_0|custom_counter_unit_inst|max [9] & 
// !\custom_counter_component_0|custom_counter_unit_inst|LessThan3~17_cout )) # (!\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_b [9] & ((\custom_counter_component_0|custom_counter_unit_inst|max [9]) # 
// (!\custom_counter_component_0|custom_counter_unit_inst|LessThan3~17_cout ))))

	.dataa(\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_b [9]),
	.datab(\custom_counter_component_0|custom_counter_unit_inst|max [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\custom_counter_component_0|custom_counter_unit_inst|LessThan3~17_cout ),
	.combout(),
	.cout(\custom_counter_component_0|custom_counter_unit_inst|LessThan3~19_cout ));
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|LessThan3~19 .lut_mask = 16'h004D;
defparam \custom_counter_component_0|custom_counter_unit_inst|LessThan3~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N20
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|LessThan3~21 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|LessThan3~21_cout  = CARRY((\custom_counter_component_0|custom_counter_unit_inst|max [10] & (\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_b [10] & 
// !\custom_counter_component_0|custom_counter_unit_inst|LessThan3~19_cout )) # (!\custom_counter_component_0|custom_counter_unit_inst|max [10] & ((\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_b [10]) # 
// (!\custom_counter_component_0|custom_counter_unit_inst|LessThan3~19_cout ))))

	.dataa(\custom_counter_component_0|custom_counter_unit_inst|max [10]),
	.datab(\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_b [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\custom_counter_component_0|custom_counter_unit_inst|LessThan3~19_cout ),
	.combout(),
	.cout(\custom_counter_component_0|custom_counter_unit_inst|LessThan3~21_cout ));
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|LessThan3~21 .lut_mask = 16'h004D;
defparam \custom_counter_component_0|custom_counter_unit_inst|LessThan3~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N22
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|LessThan3~23 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|LessThan3~23_cout  = CARRY((\custom_counter_component_0|custom_counter_unit_inst|max [11] & ((!\custom_counter_component_0|custom_counter_unit_inst|LessThan3~21_cout ) # 
// (!\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_b [11]))) # (!\custom_counter_component_0|custom_counter_unit_inst|max [11] & 
// (!\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_b [11] & !\custom_counter_component_0|custom_counter_unit_inst|LessThan3~21_cout )))

	.dataa(\custom_counter_component_0|custom_counter_unit_inst|max [11]),
	.datab(\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_b [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\custom_counter_component_0|custom_counter_unit_inst|LessThan3~21_cout ),
	.combout(),
	.cout(\custom_counter_component_0|custom_counter_unit_inst|LessThan3~23_cout ));
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|LessThan3~23 .lut_mask = 16'h002B;
defparam \custom_counter_component_0|custom_counter_unit_inst|LessThan3~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N24
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|LessThan3~25 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|LessThan3~25_cout  = CARRY((\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_b [12] & ((!\custom_counter_component_0|custom_counter_unit_inst|LessThan3~23_cout ) 
// # (!\custom_counter_component_0|custom_counter_unit_inst|max [12]))) # (!\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_b [12] & (!\custom_counter_component_0|custom_counter_unit_inst|max [12] & 
// !\custom_counter_component_0|custom_counter_unit_inst|LessThan3~23_cout )))

	.dataa(\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_b [12]),
	.datab(\custom_counter_component_0|custom_counter_unit_inst|max [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\custom_counter_component_0|custom_counter_unit_inst|LessThan3~23_cout ),
	.combout(),
	.cout(\custom_counter_component_0|custom_counter_unit_inst|LessThan3~25_cout ));
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|LessThan3~25 .lut_mask = 16'h002B;
defparam \custom_counter_component_0|custom_counter_unit_inst|LessThan3~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N26
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|LessThan3~27 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|LessThan3~27_cout  = CARRY((\custom_counter_component_0|custom_counter_unit_inst|max [13] & ((!\custom_counter_component_0|custom_counter_unit_inst|LessThan3~25_cout ) # 
// (!\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_b [13]))) # (!\custom_counter_component_0|custom_counter_unit_inst|max [13] & 
// (!\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_b [13] & !\custom_counter_component_0|custom_counter_unit_inst|LessThan3~25_cout )))

	.dataa(\custom_counter_component_0|custom_counter_unit_inst|max [13]),
	.datab(\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_b [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\custom_counter_component_0|custom_counter_unit_inst|LessThan3~25_cout ),
	.combout(),
	.cout(\custom_counter_component_0|custom_counter_unit_inst|LessThan3~27_cout ));
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|LessThan3~27 .lut_mask = 16'h002B;
defparam \custom_counter_component_0|custom_counter_unit_inst|LessThan3~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N28
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|LessThan3~29 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|LessThan3~29_cout  = CARRY((\custom_counter_component_0|custom_counter_unit_inst|max [14] & (\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_b [14] & 
// !\custom_counter_component_0|custom_counter_unit_inst|LessThan3~27_cout )) # (!\custom_counter_component_0|custom_counter_unit_inst|max [14] & ((\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_b [14]) # 
// (!\custom_counter_component_0|custom_counter_unit_inst|LessThan3~27_cout ))))

	.dataa(\custom_counter_component_0|custom_counter_unit_inst|max [14]),
	.datab(\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_b [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\custom_counter_component_0|custom_counter_unit_inst|LessThan3~27_cout ),
	.combout(),
	.cout(\custom_counter_component_0|custom_counter_unit_inst|LessThan3~29_cout ));
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|LessThan3~29 .lut_mask = 16'h004D;
defparam \custom_counter_component_0|custom_counter_unit_inst|LessThan3~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N30
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|LessThan3~30 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|LessThan3~30_combout  = (\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_b [15] & ((\custom_counter_component_0|custom_counter_unit_inst|LessThan3~29_cout ) # 
// (!\custom_counter_component_0|custom_counter_unit_inst|max [15]))) # (!\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_b [15] & (\custom_counter_component_0|custom_counter_unit_inst|LessThan3~29_cout  & 
// !\custom_counter_component_0|custom_counter_unit_inst|max [15]))

	.dataa(vcc),
	.datab(\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_b [15]),
	.datac(vcc),
	.datad(\custom_counter_component_0|custom_counter_unit_inst|max [15]),
	.cin(\custom_counter_component_0|custom_counter_unit_inst|LessThan3~29_cout ),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|LessThan3~30_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|LessThan3~30 .lut_mask = 16'hC0FC;
defparam \custom_counter_component_0|custom_counter_unit_inst|LessThan3~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X47_Y21_N17
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|ir_out[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|ir_out[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|ir_out [0]));

// Location: LCFF_X37_Y21_N1
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|ir_out[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|ir_out[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|ir_out [1]));

// Location: LCFF_X27_Y21_N1
cycloneii_lcell_ff \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|tdo~reg0 (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|tdo~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|tdo~reg0_regout ));

// Location: LCFF_X32_Y16_N7
cycloneii_lcell_ff \led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]));

// Location: LCCOMB_X31_Y17_N20
cycloneii_lcell_comb \led_green_o|always0~0 (
// Equation(s):
// \led_green_o|always0~0_combout  = (!\cpu_0|W_alu_result [3] & (!\led_green_o_s1_translator|wait_latency_counter [0] & (!\led_green_o_s1_translator|wait_latency_counter [1] & !\cpu_0|W_alu_result [2])))

	.dataa(\cpu_0|W_alu_result [3]),
	.datab(\led_green_o_s1_translator|wait_latency_counter [0]),
	.datac(\led_green_o_s1_translator|wait_latency_counter [1]),
	.datad(\cpu_0|W_alu_result [2]),
	.cin(gnd),
	.combout(\led_green_o|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \led_green_o|always0~0 .lut_mask = 16'h0001;
defparam \led_green_o|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y18_N13
cycloneii_lcell_ff \width_adapter|address_reg[2] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cmd_xbar_mux_001|src_data [38]),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\width_adapter|address_reg[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\width_adapter|address_reg [2]));

// Location: LCFF_X46_Y20_N27
cycloneii_lcell_ff \width_adapter|address_reg[5] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cmd_xbar_mux_001|src_data [41]),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\width_adapter|address_reg[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\width_adapter|address_reg [5]));

// Location: LCFF_X37_Y18_N3
cycloneii_lcell_ff \width_adapter|address_reg[9] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cmd_xbar_mux_001|src_data [45]),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\width_adapter|address_reg[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\width_adapter|address_reg [9]));

// Location: LCFF_X42_Y17_N3
cycloneii_lcell_ff \cpu_0|F_pc[17] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|F_pc_no_crst_nxt[17]~8_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|W_valid~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|F_pc [17]));

// Location: LCFF_X50_Y22_N9
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[2]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [1]));

// Location: LCFF_X48_Y22_N17
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|DRsize.000 (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|DRsize.000~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_uir~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|DRsize.000~regout ));

// Location: LCFF_X47_Y21_N27
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg [0]));

// Location: LCCOMB_X47_Y21_N26
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~10 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~10_combout  = 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_cdr~combout  & 
// (((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [0])))) # 
// (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_cdr~combout  & 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|Mux37~0_combout  & 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg [0])))

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|Mux37~0_combout ),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_cdr~combout ),
	.datac(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg [0]),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [0]),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~10 .lut_mask = 16'hEC20;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N10
cycloneii_lcell_comb \cpu_0_data_master_translator|av_waitrequest~0 (
// Equation(s):
// \cpu_0_data_master_translator|av_waitrequest~0_combout  = (!\cpu_0_data_master_translator|write_accepted~regout  & !\cpu_0|d_read~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\cpu_0_data_master_translator|write_accepted~regout ),
	.datad(\cpu_0|d_read~regout ),
	.cin(gnd),
	.combout(\cpu_0_data_master_translator|av_waitrequest~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0_data_master_translator|av_waitrequest~0 .lut_mask = 16'h000F;
defparam \cpu_0_data_master_translator|av_waitrequest~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y17_N11
cycloneii_lcell_ff \custom_counter_component_0_avalon_slave_0_translator|wait_latency_counter[0] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\custom_counter_component_0_avalon_slave_0_translator|wait_latency_counter~1_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0_avalon_slave_0_translator|wait_latency_counter [0]));

// Location: LCCOMB_X32_Y17_N20
cycloneii_lcell_comb \cmd_xbar_demux_001|sink_ready~0 (
// Equation(s):
// \cmd_xbar_demux_001|sink_ready~0_combout  = (!\cpu_0|W_alu_result [5] & (!\cpu_0|W_alu_result [6] & (\custom_counter_component_0_avalon_slave_0_translator|wait_latency_counter [0] $ (\cpu_0_data_master_translator|uav_write~0_combout ))))

	.dataa(\custom_counter_component_0_avalon_slave_0_translator|wait_latency_counter [0]),
	.datab(\cpu_0|W_alu_result [5]),
	.datac(\cpu_0|W_alu_result [6]),
	.datad(\cpu_0_data_master_translator|uav_write~0_combout ),
	.cin(gnd),
	.combout(\cmd_xbar_demux_001|sink_ready~0_combout ),
	.cout());
// synopsys translate_off
defparam \cmd_xbar_demux_001|sink_ready~0 .lut_mask = 16'h0102;
defparam \cmd_xbar_demux_001|sink_ready~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N10
cycloneii_lcell_comb \led_green_o_s1_translator|read_latency_shift_reg~4 (
// Equation(s):
// \led_green_o_s1_translator|read_latency_shift_reg~4_combout  = (\led_green_o_s1_translator|read_latency_shift_reg~7_combout  & (!\led_green_o_s1_translator|wait_latency_counter [1] & 
// (!\led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & \addr_router_001|Equal3~0_combout )))

	.dataa(\led_green_o_s1_translator|read_latency_shift_reg~7_combout ),
	.datab(\led_green_o_s1_translator|wait_latency_counter [1]),
	.datac(\led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datad(\addr_router_001|Equal3~0_combout ),
	.cin(gnd),
	.combout(\led_green_o_s1_translator|read_latency_shift_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \led_green_o_s1_translator|read_latency_shift_reg~4 .lut_mask = 16'h0200;
defparam \led_green_o_s1_translator|read_latency_shift_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N12
cycloneii_lcell_comb \addr_router|Equal1~3 (
// Equation(s):
// \addr_router|Equal1~3_combout  = (!\cpu_0|F_pc [15] & !\cpu_0|F_pc [16])

	.dataa(vcc),
	.datab(vcc),
	.datac(\cpu_0|F_pc [15]),
	.datad(\cpu_0|F_pc [16]),
	.cin(gnd),
	.combout(\addr_router|Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \addr_router|Equal1~3 .lut_mask = 16'h000F;
defparam \addr_router|Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N12
cycloneii_lcell_comb \switch_i_s1_translator|wait_latency_counter[1]~0 (
// Equation(s):
// \switch_i_s1_translator|wait_latency_counter[1]~0_combout  = (\cpu_0|W_alu_result [4]) # (((\switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]) # (!\addr_router_001|Equal6~2_combout )) # 
// (!\cpu_0_data_master_translator|uav_write~0_combout ))

	.dataa(\cpu_0|W_alu_result [4]),
	.datab(\cpu_0_data_master_translator|uav_write~0_combout ),
	.datac(\addr_router_001|Equal6~2_combout ),
	.datad(\switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\switch_i_s1_translator|wait_latency_counter[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \switch_i_s1_translator|wait_latency_counter[1]~0 .lut_mask = 16'hFFBF;
defparam \switch_i_s1_translator|wait_latency_counter[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y15_N3
cycloneii_lcell_ff \cpu_0_data_master_translator|end_begintransfer (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0_data_master_translator|end_begintransfer~0_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0_data_master_translator|end_begintransfer~regout ));

// Location: LCCOMB_X38_Y17_N28
cycloneii_lcell_comb \cpu_0_data_master_translator|av_waitrequest~2 (
// Equation(s):
// \cpu_0_data_master_translator|av_waitrequest~2_combout  = (!\cpu_0_data_master_translator|end_begintransfer~regout  & (!\cpu_0|d_read~regout  & !\cpu_0_data_master_translator|write_accepted~regout ))

	.dataa(\cpu_0_data_master_translator|end_begintransfer~regout ),
	.datab(vcc),
	.datac(\cpu_0|d_read~regout ),
	.datad(\cpu_0_data_master_translator|write_accepted~regout ),
	.cin(gnd),
	.combout(\cpu_0_data_master_translator|av_waitrequest~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0_data_master_translator|av_waitrequest~2 .lut_mask = 16'h0005;
defparam \cpu_0_data_master_translator|av_waitrequest~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N6
cycloneii_lcell_comb \rsp_xbar_mux_001|WideOr1~1 (
// Equation(s):
// \rsp_xbar_mux_001|WideOr1~1_combout  = (!\switch_i_s1_translator|read_latency_shift_reg [0] & (!\jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & (!\push_button_i_s1_translator|read_latency_shift_reg [0] & 
// !\led_red_o_s1_translator|read_latency_shift_reg [0])))

	.dataa(\switch_i_s1_translator|read_latency_shift_reg [0]),
	.datab(\jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datac(\push_button_i_s1_translator|read_latency_shift_reg [0]),
	.datad(\led_red_o_s1_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\rsp_xbar_mux_001|WideOr1~1_combout ),
	.cout());
// synopsys translate_off
defparam \rsp_xbar_mux_001|WideOr1~1 .lut_mask = 16'h0001;
defparam \rsp_xbar_mux_001|WideOr1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N8
cycloneii_lcell_comb \cpu_0_data_master_translator|av_waitrequest~3 (
// Equation(s):
// \cpu_0_data_master_translator|av_waitrequest~3_combout  = (\cpu_0_data_master_translator|av_waitrequest~2_combout ) # ((\cpu_0|d_read~regout  & (\rsp_xbar_mux_001|WideOr1~combout )) # (!\cpu_0|d_read~regout  & 
// ((!\cpu_0|the_experiment2_cpu_0_test_bench|d_write~regout ))))

	.dataa(\cpu_0_data_master_translator|av_waitrequest~2_combout ),
	.datab(\rsp_xbar_mux_001|WideOr1~combout ),
	.datac(\cpu_0|d_read~regout ),
	.datad(\cpu_0|the_experiment2_cpu_0_test_bench|d_write~regout ),
	.cin(gnd),
	.combout(\cpu_0_data_master_translator|av_waitrequest~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0_data_master_translator|av_waitrequest~3 .lut_mask = 16'hEAEF;
defparam \cpu_0_data_master_translator|av_waitrequest~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N18
cycloneii_lcell_comb \cmd_xbar_demux_001|WideOr0~4 (
// Equation(s):
// \cmd_xbar_demux_001|WideOr0~4_combout  = (\cmd_xbar_demux_001|WideOr0~3_combout ) # (\cmd_xbar_demux_001|sink_ready~4_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\cmd_xbar_demux_001|WideOr0~3_combout ),
	.datad(\cmd_xbar_demux_001|sink_ready~4_combout ),
	.cin(gnd),
	.combout(\cmd_xbar_demux_001|WideOr0~4_combout ),
	.cout());
// synopsys translate_off
defparam \cmd_xbar_demux_001|WideOr0~4 .lut_mask = 16'hFFF0;
defparam \cmd_xbar_demux_001|WideOr0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N12
cycloneii_lcell_comb \cpu_0_data_master_translator|av_waitrequest~4 (
// Equation(s):
// \cpu_0_data_master_translator|av_waitrequest~4_combout  = (\cpu_0_data_master_translator|av_waitrequest~3_combout ) # ((\cpu_0_data_master_translator|av_waitrequest~0_combout  & (!\cmd_xbar_demux_001|WideOr0~4_combout  & 
// !\cmd_xbar_demux_001|WideOr0~0_combout )))

	.dataa(\cpu_0_data_master_translator|av_waitrequest~0_combout ),
	.datab(\cmd_xbar_demux_001|WideOr0~4_combout ),
	.datac(\cpu_0_data_master_translator|av_waitrequest~3_combout ),
	.datad(\cmd_xbar_demux_001|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\cpu_0_data_master_translator|av_waitrequest~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0_data_master_translator|av_waitrequest~4 .lut_mask = 16'hF0F2;
defparam \cpu_0_data_master_translator|av_waitrequest~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y18_N31
cycloneii_lcell_ff \cpu_0|E_src2[5] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|R_src2_lo[5]~1_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|E_src2 [5]));

// Location: LCFF_X45_Y18_N9
cycloneii_lcell_ff \cpu_0|E_src2[4] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|R_src2_lo[4]~2_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|E_src2 [4]));

// Location: LCFF_X46_Y18_N23
cycloneii_lcell_ff \cpu_0|E_src2[7] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|R_src2_lo[7]~15_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|E_src2 [7]));

// Location: LCCOMB_X42_Y17_N16
cycloneii_lcell_comb \cpu_0|E_logic_result[19]~2 (
// Equation(s):
// \cpu_0|E_logic_result[19]~2_combout  = (\cpu_0|E_src2 [19] & (\cpu_0|R_logic_op [1] $ (((\cpu_0|R_logic_op [0] & \cpu_0|E_src1 [19]))))) # (!\cpu_0|E_src2 [19] & ((\cpu_0|R_logic_op [1] & ((\cpu_0|E_src1 [19]))) # (!\cpu_0|R_logic_op [1] & 
// (!\cpu_0|R_logic_op [0] & !\cpu_0|E_src1 [19]))))

	.dataa(\cpu_0|R_logic_op [0]),
	.datab(\cpu_0|R_logic_op [1]),
	.datac(\cpu_0|E_src2 [19]),
	.datad(\cpu_0|E_src1 [19]),
	.cin(gnd),
	.combout(\cpu_0|E_logic_result[19]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_logic_result[19]~2 .lut_mask = 16'h6CC1;
defparam \cpu_0|E_logic_result[19]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N14
cycloneii_lcell_comb \cpu_0|E_logic_result[17]~4 (
// Equation(s):
// \cpu_0|E_logic_result[17]~4_combout  = (\cpu_0|E_src2 [17] & (\cpu_0|R_logic_op [1] $ (((\cpu_0|R_logic_op [0] & \cpu_0|E_src1 [17]))))) # (!\cpu_0|E_src2 [17] & ((\cpu_0|E_src1 [17] & ((\cpu_0|R_logic_op [1]))) # (!\cpu_0|E_src1 [17] & 
// (!\cpu_0|R_logic_op [0] & !\cpu_0|R_logic_op [1]))))

	.dataa(\cpu_0|E_src2 [17]),
	.datab(\cpu_0|R_logic_op [0]),
	.datac(\cpu_0|E_src1 [17]),
	.datad(\cpu_0|R_logic_op [1]),
	.cin(gnd),
	.combout(\cpu_0|E_logic_result[17]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_logic_result[17]~4 .lut_mask = 16'h7A81;
defparam \cpu_0|E_logic_result[17]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N30
cycloneii_lcell_comb \cpu_0|E_logic_result[16]~5 (
// Equation(s):
// \cpu_0|E_logic_result[16]~5_combout  = (\cpu_0|E_src1 [16] & (\cpu_0|R_logic_op [1] $ (((\cpu_0|R_logic_op [0] & \cpu_0|E_src2 [16]))))) # (!\cpu_0|E_src1 [16] & ((\cpu_0|R_logic_op [1] & ((\cpu_0|E_src2 [16]))) # (!\cpu_0|R_logic_op [1] & 
// (!\cpu_0|R_logic_op [0] & !\cpu_0|E_src2 [16]))))

	.dataa(\cpu_0|E_src1 [16]),
	.datab(\cpu_0|R_logic_op [1]),
	.datac(\cpu_0|R_logic_op [0]),
	.datad(\cpu_0|E_src2 [16]),
	.cin(gnd),
	.combout(\cpu_0|E_logic_result[16]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_logic_result[16]~5 .lut_mask = 16'h6C89;
defparam \cpu_0|E_logic_result[16]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N6
cycloneii_lcell_comb \cpu_0|E_logic_result[11]~10 (
// Equation(s):
// \cpu_0|E_logic_result[11]~10_combout  = (\cpu_0|E_src2 [11] & (\cpu_0|R_logic_op [1] $ (((\cpu_0|R_logic_op [0] & \cpu_0|E_src1 [11]))))) # (!\cpu_0|E_src2 [11] & ((\cpu_0|R_logic_op [1] & ((\cpu_0|E_src1 [11]))) # (!\cpu_0|R_logic_op [1] & 
// (!\cpu_0|R_logic_op [0] & !\cpu_0|E_src1 [11]))))

	.dataa(\cpu_0|R_logic_op [1]),
	.datab(\cpu_0|R_logic_op [0]),
	.datac(\cpu_0|E_src2 [11]),
	.datad(\cpu_0|E_src1 [11]),
	.cin(gnd),
	.combout(\cpu_0|E_logic_result[11]~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_logic_result[11]~10 .lut_mask = 16'h6AA1;
defparam \cpu_0|E_logic_result[11]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N14
cycloneii_lcell_comb \cpu_0|E_logic_result[7]~14 (
// Equation(s):
// \cpu_0|E_logic_result[7]~14_combout  = (\cpu_0|E_src1 [7] & (\cpu_0|R_logic_op [1] $ (((\cpu_0|R_logic_op [0] & \cpu_0|E_src2 [7]))))) # (!\cpu_0|E_src1 [7] & ((\cpu_0|R_logic_op [1] & ((\cpu_0|E_src2 [7]))) # (!\cpu_0|R_logic_op [1] & (!\cpu_0|R_logic_op 
// [0] & !\cpu_0|E_src2 [7]))))

	.dataa(\cpu_0|E_src1 [7]),
	.datab(\cpu_0|R_logic_op [1]),
	.datac(\cpu_0|R_logic_op [0]),
	.datad(\cpu_0|E_src2 [7]),
	.cin(gnd),
	.combout(\cpu_0|E_logic_result[7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_logic_result[7]~14 .lut_mask = 16'h6C89;
defparam \cpu_0|E_logic_result[7]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N2
cycloneii_lcell_comb \cpu_0|E_logic_result[2]~18 (
// Equation(s):
// \cpu_0|E_logic_result[2]~18_combout  = (\cpu_0|E_src2 [2] & (\cpu_0|R_logic_op [1] $ (((\cpu_0|R_logic_op [0] & \cpu_0|E_src1 [2]))))) # (!\cpu_0|E_src2 [2] & ((\cpu_0|R_logic_op [1] & ((\cpu_0|E_src1 [2]))) # (!\cpu_0|R_logic_op [1] & (!\cpu_0|R_logic_op 
// [0] & !\cpu_0|E_src1 [2]))))

	.dataa(\cpu_0|R_logic_op [1]),
	.datab(\cpu_0|R_logic_op [0]),
	.datac(\cpu_0|E_src2 [2]),
	.datad(\cpu_0|E_src1 [2]),
	.cin(gnd),
	.combout(\cpu_0|E_logic_result[2]~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_logic_result[2]~18 .lut_mask = 16'h6AA1;
defparam \cpu_0|E_logic_result[2]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N10
cycloneii_lcell_comb \led_red_o_s1_translator|av_waitrequest_generated~0 (
// Equation(s):
// \led_red_o_s1_translator|av_waitrequest_generated~0_combout  = (\cpu_0|W_alu_result [6]) # ((\cpu_0|W_alu_result [4]) # ((\led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]) # (!\cpu_0|W_alu_result [5])))

	.dataa(\cpu_0|W_alu_result [6]),
	.datab(\cpu_0|W_alu_result [4]),
	.datac(\cpu_0|W_alu_result [5]),
	.datad(\led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\led_red_o_s1_translator|av_waitrequest_generated~0_combout ),
	.cout());
// synopsys translate_off
defparam \led_red_o_s1_translator|av_waitrequest_generated~0 .lut_mask = 16'hFFEF;
defparam \led_red_o_s1_translator|av_waitrequest_generated~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y16_N27
cycloneii_lcell_ff \led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~0_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0]));

// Location: LCCOMB_X40_Y16_N2
cycloneii_lcell_comb \led_red_o_s1_translator|read_latency_shift_reg~5 (
// Equation(s):
// \led_red_o_s1_translator|read_latency_shift_reg~5_combout  = (!\cpu_0|W_alu_result [6] & !\cpu_0|W_alu_result [4])

	.dataa(\cpu_0|W_alu_result [6]),
	.datab(vcc),
	.datac(\cpu_0|W_alu_result [4]),
	.datad(vcc),
	.cin(gnd),
	.combout(\led_red_o_s1_translator|read_latency_shift_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \led_red_o_s1_translator|read_latency_shift_reg~5 .lut_mask = 16'h0505;
defparam \led_red_o_s1_translator|read_latency_shift_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y16_N28
cycloneii_lcell_comb \led_red_o_s1_translator|read_latency_shift_reg~6 (
// Equation(s):
// \led_red_o_s1_translator|read_latency_shift_reg~6_combout  = (\cpu_0|W_alu_result [5] & (\led_red_o_s1_translator|read_latency_shift_reg~5_combout  & (\push_button_i_s1_translator|waitrequest_reset_override~regout  & \addr_router_001|Equal2~2_combout )))

	.dataa(\cpu_0|W_alu_result [5]),
	.datab(\led_red_o_s1_translator|read_latency_shift_reg~5_combout ),
	.datac(\push_button_i_s1_translator|waitrequest_reset_override~regout ),
	.datad(\addr_router_001|Equal2~2_combout ),
	.cin(gnd),
	.combout(\led_red_o_s1_translator|read_latency_shift_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \led_red_o_s1_translator|read_latency_shift_reg~6 .lut_mask = 16'h8000;
defparam \led_red_o_s1_translator|read_latency_shift_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y19_N5
cycloneii_lcell_ff \cpu_0|R_ctrl_uncond_cti_non_br (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|D_ctrl_uncond_cti_non_br~1_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|R_ctrl_uncond_cti_non_br~regout ));

// Location: LCCOMB_X35_Y15_N14
cycloneii_lcell_comb \cmd_xbar_demux|src1_valid~0 (
// Equation(s):
// \cmd_xbar_demux|src1_valid~0_combout  = (\cmd_xbar_demux|src0_valid~0_combout  & (((!\addr_router|Equal1~0_combout ) # (!\addr_router|Equal1~1_combout )) # (!\addr_router|Equal1~3_combout )))

	.dataa(\addr_router|Equal1~3_combout ),
	.datab(\cmd_xbar_demux|src0_valid~0_combout ),
	.datac(\addr_router|Equal1~1_combout ),
	.datad(\addr_router|Equal1~0_combout ),
	.cin(gnd),
	.combout(\cmd_xbar_demux|src1_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \cmd_xbar_demux|src1_valid~0 .lut_mask = 16'h4CCC;
defparam \cmd_xbar_demux|src1_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y20_N22
cycloneii_lcell_comb \cpu_0|F_pc_no_crst_nxt[9]~4 (
// Equation(s):
// \cpu_0|F_pc_no_crst_nxt[9]~4_combout  = (\cpu_0|R_ctrl_break~regout ) # ((\cpu_0|F_pc_sel_nxt.10~0_combout  & ((\cpu_0|F_pc_plus_one[9]~18_combout ))) # (!\cpu_0|F_pc_sel_nxt.10~0_combout  & (\cpu_0|E_arith_result[11]~3_combout )))

	.dataa(\cpu_0|F_pc_sel_nxt.10~0_combout ),
	.datab(\cpu_0|E_arith_result[11]~3_combout ),
	.datac(\cpu_0|F_pc_plus_one[9]~18_combout ),
	.datad(\cpu_0|R_ctrl_break~regout ),
	.cin(gnd),
	.combout(\cpu_0|F_pc_no_crst_nxt[9]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|F_pc_no_crst_nxt[9]~4 .lut_mask = 16'hFFE4;
defparam \cpu_0|F_pc_no_crst_nxt[9]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N20
cycloneii_lcell_comb \cpu_0_instruction_master_translator|read_accepted~1 (
// Equation(s):
// \cpu_0_instruction_master_translator|read_accepted~1_combout  = (\addr_router|Equal1~3_combout  & (\addr_router|Equal1~1_combout  & (\cmd_xbar_mux|saved_grant [0] & \addr_router|Equal1~0_combout )))

	.dataa(\addr_router|Equal1~3_combout ),
	.datab(\addr_router|Equal1~1_combout ),
	.datac(\cmd_xbar_mux|saved_grant [0]),
	.datad(\addr_router|Equal1~0_combout ),
	.cin(gnd),
	.combout(\cpu_0_instruction_master_translator|read_accepted~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0_instruction_master_translator|read_accepted~1 .lut_mask = 16'h8000;
defparam \cpu_0_instruction_master_translator|read_accepted~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N2
cycloneii_lcell_comb \cpu_0|F_pc_no_crst_nxt[17]~8 (
// Equation(s):
// \cpu_0|F_pc_no_crst_nxt[17]~8_combout  = (!\cpu_0|F_pc_no_crst_nxt[17]~9_combout  & (!\cpu_0|R_ctrl_exception~regout  & ((\cpu_0|F_pc_sel_nxt.10~0_combout ) # (!\cpu_0|E_arith_result[19]~2_combout ))))

	.dataa(\cpu_0|F_pc_no_crst_nxt[17]~9_combout ),
	.datab(\cpu_0|E_arith_result[19]~2_combout ),
	.datac(\cpu_0|F_pc_sel_nxt.10~0_combout ),
	.datad(\cpu_0|R_ctrl_exception~regout ),
	.cin(gnd),
	.combout(\cpu_0|F_pc_no_crst_nxt[17]~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|F_pc_no_crst_nxt[17]~8 .lut_mask = 16'h0051;
defparam \cpu_0|F_pc_no_crst_nxt[17]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N24
cycloneii_lcell_comb \cpu_0|av_ld_waiting_for_data_nxt~0 (
// Equation(s):
// \cpu_0|av_ld_waiting_for_data_nxt~0_combout  = (\cpu_0|E_new_inst~regout  & \cpu_0|R_ctrl_ld~regout )

	.dataa(\cpu_0|E_new_inst~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_0|R_ctrl_ld~regout ),
	.cin(gnd),
	.combout(\cpu_0|av_ld_waiting_for_data_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|av_ld_waiting_for_data_nxt~0 .lut_mask = 16'hAA00;
defparam \cpu_0|av_ld_waiting_for_data_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y22_N19
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg[0] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg [0]));

// Location: LCCOMB_X49_Y22_N12
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~11 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~11_combout  = (\auto_hub|irf_reg[1][1]~regout  & 
// ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg [0]))) # (!\auto_hub|irf_reg[1][1]~regout  & (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg [0]))

	.dataa(vcc),
	.datab(\auto_hub|irf_reg[1][1]~regout ),
	.datac(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg [0]),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg [0]),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~11 .lut_mask = 16'hFC30;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N8
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~12 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~12_combout  = 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout  & 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~11_combout  & (!\auto_hub|irf_reg[1][0]~regout ))) # 
// (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout  & 
// (((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [2]))))

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~11_combout ),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.datac(\auto_hub|irf_reg[1][0]~regout ),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [2]),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~12 .lut_mask = 16'h3B08;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y21_N5
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1 (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|monitor_ready~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~regout ));

// Location: LCFF_X44_Y17_N29
cycloneii_lcell_ff \cpu_0|R_wr_dst_reg (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|D_wr_dst_reg~combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|R_wr_dst_reg~regout ));

// Location: LCCOMB_X45_Y19_N8
cycloneii_lcell_comb \cpu_0|W_rf_wren (
// Equation(s):
// \cpu_0|W_rf_wren~combout  = ((\cpu_0|W_valid~regout  & \cpu_0|R_wr_dst_reg~regout )) # (!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout )

	.dataa(\cpu_0|W_valid~regout ),
	.datab(vcc),
	.datac(\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout ),
	.datad(\cpu_0|R_wr_dst_reg~regout ),
	.cin(gnd),
	.combout(\cpu_0|W_rf_wren~combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|W_rf_wren .lut_mask = 16'hAF0F;
defparam \cpu_0|W_rf_wren .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N6
cycloneii_lcell_comb \cpu_0|W_rf_wr_data[0]~0 (
// Equation(s):
// \cpu_0|W_rf_wr_data[0]~0_combout  = (\cpu_0|R_ctrl_br_cmp~regout  & \cpu_0|W_cmp_result~regout )

	.dataa(\cpu_0|R_ctrl_br_cmp~regout ),
	.datab(vcc),
	.datac(\cpu_0|W_cmp_result~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu_0|W_rf_wr_data[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|W_rf_wr_data[0]~0 .lut_mask = 16'hA0A0;
defparam \cpu_0|W_rf_wr_data[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y17_N7
cycloneii_lcell_ff \custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~0_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0]));

// Location: LCCOMB_X32_Y17_N10
cycloneii_lcell_comb \custom_counter_component_0_avalon_slave_0_translator|wait_latency_counter~1 (
// Equation(s):
// \custom_counter_component_0_avalon_slave_0_translator|wait_latency_counter~1_combout  = (\led_red_o_s1_translator|wait_latency_counter[0]~0_combout  & (\custom_counter_component_0|always2~2_combout  & 
// (!\custom_counter_component_0_avalon_slave_0_translator|wait_latency_counter [0] & !\custom_counter_component_0_avalon_slave_0_translator|wait_latency_counter[1]~0_combout )))

	.dataa(\led_red_o_s1_translator|wait_latency_counter[0]~0_combout ),
	.datab(\custom_counter_component_0|always2~2_combout ),
	.datac(\custom_counter_component_0_avalon_slave_0_translator|wait_latency_counter [0]),
	.datad(\custom_counter_component_0_avalon_slave_0_translator|wait_latency_counter[1]~0_combout ),
	.cin(gnd),
	.combout(\custom_counter_component_0_avalon_slave_0_translator|wait_latency_counter~1_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0_avalon_slave_0_translator|wait_latency_counter~1 .lut_mask = 16'h0008;
defparam \custom_counter_component_0_avalon_slave_0_translator|wait_latency_counter~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N12
cycloneii_lcell_comb \custom_counter_component_0_avalon_slave_0_translator|Add0~0 (
// Equation(s):
// \custom_counter_component_0_avalon_slave_0_translator|Add0~0_combout  = \custom_counter_component_0_avalon_slave_0_translator|wait_latency_counter [0] $ (\custom_counter_component_0_avalon_slave_0_translator|wait_latency_counter [1])

	.dataa(\custom_counter_component_0_avalon_slave_0_translator|wait_latency_counter [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(\custom_counter_component_0_avalon_slave_0_translator|wait_latency_counter [1]),
	.cin(gnd),
	.combout(\custom_counter_component_0_avalon_slave_0_translator|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0_avalon_slave_0_translator|Add0~0 .lut_mask = 16'h55AA;
defparam \custom_counter_component_0_avalon_slave_0_translator|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N4
cycloneii_lcell_comb \push_button_i_s1_translator|wait_latency_counter[1]~0 (
// Equation(s):
// \push_button_i_s1_translator|wait_latency_counter[1]~0_combout  = (!\push_button_i_s1_translator|wait_latency_counter [1] & (\push_button_i_s1_translator_avalon_universal_slave_0_agent|m0_write~1_combout  $ 
// (\push_button_i_s1_translator|wait_latency_counter [0])))

	.dataa(\push_button_i_s1_translator|wait_latency_counter [1]),
	.datab(\push_button_i_s1_translator_avalon_universal_slave_0_agent|m0_write~1_combout ),
	.datac(\push_button_i_s1_translator|wait_latency_counter [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\push_button_i_s1_translator|wait_latency_counter[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \push_button_i_s1_translator|wait_latency_counter[1]~0 .lut_mask = 16'h1414;
defparam \push_button_i_s1_translator|wait_latency_counter[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y18_N11
cycloneii_lcell_ff \push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0]));

// Location: LCCOMB_X34_Y16_N28
cycloneii_lcell_comb \cpu_0_jtag_debug_module_translator|av_begintransfer~1 (
// Equation(s):
// \cpu_0_jtag_debug_module_translator|av_begintransfer~1_combout  = (\cmd_xbar_mux|saved_grant [1] & ((\cpu_0_data_master_translator|uav_write~0_combout ) # ((\cpu_0|d_read~regout  & !\cpu_0_data_master_translator|read_accepted~regout ))))

	.dataa(\cmd_xbar_mux|saved_grant [1]),
	.datab(\cpu_0_data_master_translator|uav_write~0_combout ),
	.datac(\cpu_0|d_read~regout ),
	.datad(\cpu_0_data_master_translator|read_accepted~regout ),
	.cin(gnd),
	.combout(\cpu_0_jtag_debug_module_translator|av_begintransfer~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0_jtag_debug_module_translator|av_begintransfer~1 .lut_mask = 16'h88A8;
defparam \cpu_0_jtag_debug_module_translator|av_begintransfer~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y16_N3
cycloneii_lcell_ff \cmd_xbar_mux|arb|top_priority_reg[0] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cmd_xbar_mux|arb|top_priority_reg[0]~1_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cmd_xbar_mux|arb|top_priority_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cmd_xbar_mux|arb|top_priority_reg [0]));

// Location: LCCOMB_X31_Y16_N16
cycloneii_lcell_comb \switch_i_s1_translator|Add0~0 (
// Equation(s):
// \switch_i_s1_translator|Add0~0_combout  = \switch_i_s1_translator|wait_latency_counter [1] $ (\switch_i_s1_translator|wait_latency_counter [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\switch_i_s1_translator|wait_latency_counter [1]),
	.datad(\switch_i_s1_translator|wait_latency_counter [0]),
	.cin(gnd),
	.combout(\switch_i_s1_translator|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \switch_i_s1_translator|Add0~0 .lut_mask = 16'h0FF0;
defparam \switch_i_s1_translator|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N20
cycloneii_lcell_comb \switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout  = (\switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0] & (!\cpu_0_data_master_translator|read_accepted~regout  & 
// (!\switch_i_s1_translator|read_latency_shift_reg [0] & \cpu_0|d_read~regout )))

	.dataa(\switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0]),
	.datab(\cpu_0_data_master_translator|read_accepted~regout ),
	.datac(\switch_i_s1_translator|read_latency_shift_reg [0]),
	.datad(\cpu_0|d_read~regout ),
	.cin(gnd),
	.combout(\switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 16'h0200;
defparam \switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N2
cycloneii_lcell_comb \cpu_0_data_master_translator|end_begintransfer~0 (
// Equation(s):
// \cpu_0_data_master_translator|end_begintransfer~0_combout  = (!\cmd_xbar_demux_001|WideOr0~4_combout  & (!\cmd_xbar_demux_001|WideOr0~0_combout  & ((\cpu_0_data_master_translator|end_begintransfer~regout ) # 
// (\cpu_0_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout ))))

	.dataa(\cmd_xbar_demux_001|WideOr0~4_combout ),
	.datab(\cmd_xbar_demux_001|WideOr0~0_combout ),
	.datac(\cpu_0_data_master_translator|end_begintransfer~regout ),
	.datad(\cpu_0_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout ),
	.cin(gnd),
	.combout(\cpu_0_data_master_translator|end_begintransfer~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0_data_master_translator|end_begintransfer~0 .lut_mask = 16'h1110;
defparam \cpu_0_data_master_translator|end_begintransfer~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y15_N13
cycloneii_lcell_ff \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]~regout ));

// Location: LCFF_X32_Y15_N15
cycloneii_lcell_ff \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][19] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~8_combout ),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][19]~regout ));

// Location: LCFF_X33_Y15_N17
cycloneii_lcell_ff \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][51] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~10_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][51]~regout ));

// Location: LCCOMB_X47_Y20_N0
cycloneii_lcell_comb \cpu_0|Equal2~2 (
// Equation(s):
// \cpu_0|Equal2~2_combout  = (\cpu_0|D_iw [3] & (!\cpu_0|D_iw [0] & (!\cpu_0|D_iw [1] & !\cpu_0|D_iw [4])))

	.dataa(\cpu_0|D_iw [3]),
	.datab(\cpu_0|D_iw [0]),
	.datac(\cpu_0|D_iw [1]),
	.datad(\cpu_0|D_iw [4]),
	.cin(gnd),
	.combout(\cpu_0|Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|Equal2~2 .lut_mask = 16'h0002;
defparam \cpu_0|Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y18_N30
cycloneii_lcell_comb \cpu_0|R_src2_lo[5]~1 (
// Equation(s):
// \cpu_0|R_src2_lo[5]~1_combout  = (!\cpu_0|R_src2_lo~0_combout  & ((\cpu_0|R_src2_use_imm~regout  & (\cpu_0|D_iw [11])) # (!\cpu_0|R_src2_use_imm~regout  & ((\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [5])))))

	.dataa(\cpu_0|R_src2_use_imm~regout ),
	.datab(\cpu_0|R_src2_lo~0_combout ),
	.datac(\cpu_0|D_iw [11]),
	.datad(\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [5]),
	.cin(gnd),
	.combout(\cpu_0|R_src2_lo[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|R_src2_lo[5]~1 .lut_mask = 16'h3120;
defparam \cpu_0|R_src2_lo[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y18_N8
cycloneii_lcell_comb \cpu_0|R_src2_lo[4]~2 (
// Equation(s):
// \cpu_0|R_src2_lo[4]~2_combout  = (!\cpu_0|R_src2_lo~0_combout  & ((\cpu_0|R_src2_use_imm~regout  & (\cpu_0|D_iw [10])) # (!\cpu_0|R_src2_use_imm~regout  & ((\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [4])))))

	.dataa(\cpu_0|R_src2_lo~0_combout ),
	.datab(\cpu_0|R_src2_use_imm~regout ),
	.datac(\cpu_0|D_iw [10]),
	.datad(\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [4]),
	.cin(gnd),
	.combout(\cpu_0|R_src2_lo[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|R_src2_lo[4]~2 .lut_mask = 16'h5140;
defparam \cpu_0|R_src2_lo[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y20_N16
cycloneii_lcell_comb \cpu_0|Equal2~7 (
// Equation(s):
// \cpu_0|Equal2~7_combout  = (!\cpu_0|D_iw [3] & (!\cpu_0|D_iw [0] & (!\cpu_0|D_iw [1] & \cpu_0|D_iw [4])))

	.dataa(\cpu_0|D_iw [3]),
	.datab(\cpu_0|D_iw [0]),
	.datac(\cpu_0|D_iw [1]),
	.datad(\cpu_0|D_iw [4]),
	.cin(gnd),
	.combout(\cpu_0|Equal2~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|Equal2~7 .lut_mask = 16'h0100;
defparam \cpu_0|Equal2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y17_N12
cycloneii_lcell_comb \cpu_0|D_ctrl_br_cmp~1 (
// Equation(s):
// \cpu_0|D_ctrl_br_cmp~1_combout  = (\cpu_0|Equal2~2_combout ) # ((\cpu_0|Equal2~7_combout ) # ((!\cpu_0|D_iw [5] & \cpu_0|Equal2~4_combout )))

	.dataa(\cpu_0|Equal2~2_combout ),
	.datab(\cpu_0|Equal2~7_combout ),
	.datac(\cpu_0|D_iw [5]),
	.datad(\cpu_0|Equal2~4_combout ),
	.cin(gnd),
	.combout(\cpu_0|D_ctrl_br_cmp~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|D_ctrl_br_cmp~1 .lut_mask = 16'hEFEE;
defparam \cpu_0|D_ctrl_br_cmp~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y18_N22
cycloneii_lcell_comb \cpu_0|R_src2_lo[7]~15 (
// Equation(s):
// \cpu_0|R_src2_lo[7]~15_combout  = (!\cpu_0|R_src2_lo~0_combout  & ((\cpu_0|R_src2_use_imm~regout  & ((\cpu_0|D_iw [13]))) # (!\cpu_0|R_src2_use_imm~regout  & (\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [7]))))

	.dataa(\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [7]),
	.datab(\cpu_0|R_src2_lo~0_combout ),
	.datac(\cpu_0|D_iw [13]),
	.datad(\cpu_0|R_src2_use_imm~regout ),
	.cin(gnd),
	.combout(\cpu_0|R_src2_lo[7]~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|R_src2_lo[7]~15 .lut_mask = 16'h3022;
defparam \cpu_0|R_src2_lo[7]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N26
cycloneii_lcell_comb \led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~0 (
// Equation(s):
// \led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~0_combout  = (\led_red_o_s1_translator|read_latency_shift_reg~8_combout ) # ((\led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0] & 
// ((\led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]) # (!\led_red_o_s1_translator|read_latency_shift_reg [0]))))

	.dataa(\led_red_o_s1_translator|read_latency_shift_reg~8_combout ),
	.datab(\led_red_o_s1_translator|read_latency_shift_reg [0]),
	.datac(\led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0]),
	.datad(\led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~0 .lut_mask = 16'hFABA;
defparam \led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y18_N21
cycloneii_lcell_ff \width_adapter_001|data_reg[4] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\width_adapter_001|data_reg~0_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|rp_valid~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\width_adapter_001|data_reg [4]));

// Location: LCFF_X37_Y20_N25
cycloneii_lcell_ff \cpu_0|wait_for_one_post_bret_inst (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|wait_for_one_post_bret_inst~0_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|wait_for_one_post_bret_inst~regout ));

// Location: LCFF_X34_Y18_N7
cycloneii_lcell_ff \width_adapter_001|data_reg[3] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\width_adapter_001|data_reg~1_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|rp_valid~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\width_adapter_001|data_reg [3]));

// Location: LCCOMB_X46_Y17_N24
cycloneii_lcell_comb \cpu_0|D_ctrl_exception~0 (
// Equation(s):
// \cpu_0|D_ctrl_exception~0_combout  = (\cpu_0|D_iw [13] & (((!\cpu_0|D_iw [14] & \cpu_0|D_iw [11])) # (!\cpu_0|D_iw [12])))

	.dataa(\cpu_0|D_iw [13]),
	.datab(\cpu_0|D_iw [14]),
	.datac(\cpu_0|D_iw [11]),
	.datad(\cpu_0|D_iw [12]),
	.cin(gnd),
	.combout(\cpu_0|D_ctrl_exception~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|D_ctrl_exception~0 .lut_mask = 16'h20AA;
defparam \cpu_0|D_ctrl_exception~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N4
cycloneii_lcell_comb \cpu_0|D_ctrl_exception~2 (
// Equation(s):
// \cpu_0|D_ctrl_exception~2_combout  = ((!\cpu_0|D_iw [5]) # (!\cpu_0|D_iw [12])) # (!\cpu_0|D_iw [11])

	.dataa(\cpu_0|D_iw [11]),
	.datab(vcc),
	.datac(\cpu_0|D_iw [12]),
	.datad(\cpu_0|D_iw [5]),
	.cin(gnd),
	.combout(\cpu_0|D_ctrl_exception~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|D_ctrl_exception~2 .lut_mask = 16'h5FFF;
defparam \cpu_0|D_ctrl_exception~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y20_N4
cycloneii_lcell_comb \cpu_0|D_ctrl_uncond_cti_non_br~0 (
// Equation(s):
// \cpu_0|D_ctrl_uncond_cti_non_br~0_combout  = (!\cpu_0|D_iw [12] & (\cpu_0|Equal101~4_combout  & ((\cpu_0|D_iw [15]) # (\cpu_0|D_iw [13]))))

	.dataa(\cpu_0|D_iw [15]),
	.datab(\cpu_0|D_iw [12]),
	.datac(\cpu_0|Equal101~4_combout ),
	.datad(\cpu_0|D_iw [13]),
	.cin(gnd),
	.combout(\cpu_0|D_ctrl_uncond_cti_non_br~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|D_ctrl_uncond_cti_non_br~0 .lut_mask = 16'h3020;
defparam \cpu_0|D_ctrl_uncond_cti_non_br~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y19_N4
cycloneii_lcell_comb \cpu_0|D_ctrl_uncond_cti_non_br~1 (
// Equation(s):
// \cpu_0|D_ctrl_uncond_cti_non_br~1_combout  = (\cpu_0|D_ctrl_uncond_cti_non_br~0_combout ) # ((\cpu_0|D_ctrl_jmp_direct~0_combout ) # (\cpu_0|Equal101~5_combout ))

	.dataa(vcc),
	.datab(\cpu_0|D_ctrl_uncond_cti_non_br~0_combout ),
	.datac(\cpu_0|D_ctrl_jmp_direct~0_combout ),
	.datad(\cpu_0|Equal101~5_combout ),
	.cin(gnd),
	.combout(\cpu_0|D_ctrl_uncond_cti_non_br~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|D_ctrl_uncond_cti_non_br~1 .lut_mask = 16'hFFFC;
defparam \cpu_0|D_ctrl_uncond_cti_non_br~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N0
cycloneii_lcell_comb \cpu_0|Equal122~0 (
// Equation(s):
// \cpu_0|Equal122~0_combout  = (!\cpu_0|E_logic_result[19]~2_combout  & (!\cpu_0|E_logic_result[18]~3_combout  & (!\cpu_0|E_logic_result[17]~4_combout  & !\cpu_0|E_logic_result[20]~1_combout )))

	.dataa(\cpu_0|E_logic_result[19]~2_combout ),
	.datab(\cpu_0|E_logic_result[18]~3_combout ),
	.datac(\cpu_0|E_logic_result[17]~4_combout ),
	.datad(\cpu_0|E_logic_result[20]~1_combout ),
	.cin(gnd),
	.combout(\cpu_0|Equal122~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|Equal122~0 .lut_mask = 16'h0001;
defparam \cpu_0|Equal122~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N30
cycloneii_lcell_comb \cpu_0|Equal122~1 (
// Equation(s):
// \cpu_0|Equal122~1_combout  = (!\cpu_0|E_logic_result[16]~5_combout  & (!\cpu_0|E_logic_result[13]~8_combout  & (!\cpu_0|E_logic_result[14]~7_combout  & !\cpu_0|E_logic_result[15]~6_combout )))

	.dataa(\cpu_0|E_logic_result[16]~5_combout ),
	.datab(\cpu_0|E_logic_result[13]~8_combout ),
	.datac(\cpu_0|E_logic_result[14]~7_combout ),
	.datad(\cpu_0|E_logic_result[15]~6_combout ),
	.cin(gnd),
	.combout(\cpu_0|Equal122~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|Equal122~1 .lut_mask = 16'h0001;
defparam \cpu_0|Equal122~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y16_N4
cycloneii_lcell_comb \cpu_0|Equal122~2 (
// Equation(s):
// \cpu_0|Equal122~2_combout  = (!\cpu_0|E_logic_result[11]~10_combout  & (!\cpu_0|E_logic_result[10]~11_combout  & (!\cpu_0|E_logic_result[12]~9_combout  & !\cpu_0|E_logic_result[9]~12_combout )))

	.dataa(\cpu_0|E_logic_result[11]~10_combout ),
	.datab(\cpu_0|E_logic_result[10]~11_combout ),
	.datac(\cpu_0|E_logic_result[12]~9_combout ),
	.datad(\cpu_0|E_logic_result[9]~12_combout ),
	.cin(gnd),
	.combout(\cpu_0|Equal122~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|Equal122~2 .lut_mask = 16'h0001;
defparam \cpu_0|Equal122~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y16_N8
cycloneii_lcell_comb \cpu_0|Equal122~3 (
// Equation(s):
// \cpu_0|Equal122~3_combout  = (!\cpu_0|E_logic_result[7]~14_combout  & (!\cpu_0|E_logic_result[6]~16_combout  & (!\cpu_0|E_logic_result[5]~0_combout  & !\cpu_0|E_logic_result[8]~13_combout )))

	.dataa(\cpu_0|E_logic_result[7]~14_combout ),
	.datab(\cpu_0|E_logic_result[6]~16_combout ),
	.datac(\cpu_0|E_logic_result[5]~0_combout ),
	.datad(\cpu_0|E_logic_result[8]~13_combout ),
	.cin(gnd),
	.combout(\cpu_0|Equal122~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|Equal122~3 .lut_mask = 16'h0001;
defparam \cpu_0|Equal122~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y17_N10
cycloneii_lcell_comb \cpu_0|Equal122~4 (
// Equation(s):
// \cpu_0|Equal122~4_combout  = (\cpu_0|Equal122~1_combout  & (\cpu_0|Equal122~3_combout  & (\cpu_0|Equal122~0_combout  & \cpu_0|Equal122~2_combout )))

	.dataa(\cpu_0|Equal122~1_combout ),
	.datab(\cpu_0|Equal122~3_combout ),
	.datac(\cpu_0|Equal122~0_combout ),
	.datad(\cpu_0|Equal122~2_combout ),
	.cin(gnd),
	.combout(\cpu_0|Equal122~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|Equal122~4 .lut_mask = 16'h8000;
defparam \cpu_0|Equal122~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N4
cycloneii_lcell_comb \cpu_0|E_logic_result[21]~25 (
// Equation(s):
// \cpu_0|E_logic_result[21]~25_combout  = (\cpu_0|E_src2 [21] & (\cpu_0|R_logic_op [1] $ (((\cpu_0|R_logic_op [0] & \cpu_0|E_src1 [21]))))) # (!\cpu_0|E_src2 [21] & ((\cpu_0|R_logic_op [1] & ((\cpu_0|E_src1 [21]))) # (!\cpu_0|R_logic_op [1] & 
// (!\cpu_0|R_logic_op [0] & !\cpu_0|E_src1 [21]))))

	.dataa(\cpu_0|R_logic_op [0]),
	.datab(\cpu_0|E_src2 [21]),
	.datac(\cpu_0|R_logic_op [1]),
	.datad(\cpu_0|E_src1 [21]),
	.cin(gnd),
	.combout(\cpu_0|E_logic_result[21]~25_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_logic_result[21]~25 .lut_mask = 16'h78C1;
defparam \cpu_0|E_logic_result[21]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N24
cycloneii_lcell_comb \cpu_0|E_logic_result[0]~27 (
// Equation(s):
// \cpu_0|E_logic_result[0]~27_combout  = (\cpu_0|R_logic_op [0] & (\cpu_0|E_src2 [0] & \cpu_0|E_src1 [0])) # (!\cpu_0|R_logic_op [0] & (!\cpu_0|E_src2 [0] & !\cpu_0|E_src1 [0]))

	.dataa(\cpu_0|R_logic_op [0]),
	.datab(\cpu_0|E_src2 [0]),
	.datac(vcc),
	.datad(\cpu_0|E_src1 [0]),
	.cin(gnd),
	.combout(\cpu_0|E_logic_result[0]~27_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_logic_result[0]~27 .lut_mask = 16'h8811;
defparam \cpu_0|E_logic_result[0]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N24
cycloneii_lcell_comb \cpu_0|E_logic_result[24]~29 (
// Equation(s):
// \cpu_0|E_logic_result[24]~29_combout  = (\cpu_0|E_src1 [24] & (\cpu_0|R_logic_op [1] $ (((\cpu_0|R_logic_op [0] & \cpu_0|E_src2 [24]))))) # (!\cpu_0|E_src1 [24] & ((\cpu_0|R_logic_op [1] & ((\cpu_0|E_src2 [24]))) # (!\cpu_0|R_logic_op [1] & 
// (!\cpu_0|R_logic_op [0] & !\cpu_0|E_src2 [24]))))

	.dataa(\cpu_0|R_logic_op [0]),
	.datab(\cpu_0|R_logic_op [1]),
	.datac(\cpu_0|E_src1 [24]),
	.datad(\cpu_0|E_src2 [24]),
	.cin(gnd),
	.combout(\cpu_0|E_logic_result[24]~29_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_logic_result[24]~29 .lut_mask = 16'h6CC1;
defparam \cpu_0|E_logic_result[24]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N18
cycloneii_lcell_comb \cpu_0|E_logic_result[30]~31 (
// Equation(s):
// \cpu_0|E_logic_result[30]~31_combout  = (\cpu_0|E_src2 [30] & (\cpu_0|R_logic_op [1] $ (((\cpu_0|R_logic_op [0] & \cpu_0|E_src1 [30]))))) # (!\cpu_0|E_src2 [30] & ((\cpu_0|R_logic_op [1] & ((\cpu_0|E_src1 [30]))) # (!\cpu_0|R_logic_op [1] & 
// (!\cpu_0|R_logic_op [0] & !\cpu_0|E_src1 [30]))))

	.dataa(\cpu_0|E_src2 [30]),
	.datab(\cpu_0|R_logic_op [0]),
	.datac(\cpu_0|R_logic_op [1]),
	.datad(\cpu_0|E_src1 [30]),
	.cin(gnd),
	.combout(\cpu_0|E_logic_result[30]~31_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_logic_result[30]~31 .lut_mask = 16'h78A1;
defparam \cpu_0|E_logic_result[30]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N22
cycloneii_lcell_comb \cpu_0|E_logic_result[29]~32 (
// Equation(s):
// \cpu_0|E_logic_result[29]~32_combout  = (\cpu_0|E_src1 [29] & (\cpu_0|R_logic_op [1] $ (((\cpu_0|R_logic_op [0] & \cpu_0|E_src2 [29]))))) # (!\cpu_0|E_src1 [29] & ((\cpu_0|E_src2 [29] & ((\cpu_0|R_logic_op [1]))) # (!\cpu_0|E_src2 [29] & 
// (!\cpu_0|R_logic_op [0] & !\cpu_0|R_logic_op [1]))))

	.dataa(\cpu_0|E_src1 [29]),
	.datab(\cpu_0|R_logic_op [0]),
	.datac(\cpu_0|E_src2 [29]),
	.datad(\cpu_0|R_logic_op [1]),
	.cin(gnd),
	.combout(\cpu_0|E_logic_result[29]~32_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_logic_result[29]~32 .lut_mask = 16'h7A81;
defparam \cpu_0|E_logic_result[29]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N8
cycloneii_lcell_comb \cpu_0|Equal122~8 (
// Equation(s):
// \cpu_0|Equal122~8_combout  = (!\cpu_0|E_logic_result[30]~31_combout  & (!\cpu_0|E_logic_result[29]~32_combout  & (!\cpu_0|E_logic_result[24]~29_combout  & !\cpu_0|E_logic_result[31]~30_combout )))

	.dataa(\cpu_0|E_logic_result[30]~31_combout ),
	.datab(\cpu_0|E_logic_result[29]~32_combout ),
	.datac(\cpu_0|E_logic_result[24]~29_combout ),
	.datad(\cpu_0|E_logic_result[31]~30_combout ),
	.cin(gnd),
	.combout(\cpu_0|Equal122~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|Equal122~8 .lut_mask = 16'h0001;
defparam \cpu_0|Equal122~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y20_N13
cycloneii_lcell_ff \cpu_0|E_invert_arith_src_msb (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|E_invert_arith_src_msb~1_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|E_invert_arith_src_msb~regout ));

// Location: LCCOMB_X44_Y20_N0
cycloneii_lcell_comb \cpu_0|E_arith_src1[31] (
// Equation(s):
// \cpu_0|E_arith_src1 [31] = \cpu_0|E_invert_arith_src_msb~regout  $ (\cpu_0|E_src1 [31])

	.dataa(\cpu_0|E_invert_arith_src_msb~regout ),
	.datab(vcc),
	.datac(\cpu_0|E_src1 [31]),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu_0|E_arith_src1 [31]),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_arith_src1[31] .lut_mask = 16'h5A5A;
defparam \cpu_0|E_arith_src1[31] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y17_N17
cycloneii_lcell_ff \cpu_0|av_ld_waiting_for_data (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|av_ld_waiting_for_data_nxt~1_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|av_ld_waiting_for_data~regout ));

// Location: LCCOMB_X38_Y17_N16
cycloneii_lcell_comb \cpu_0|av_ld_waiting_for_data_nxt~1 (
// Equation(s):
// \cpu_0|av_ld_waiting_for_data_nxt~1_combout  = (\cpu_0|av_ld_waiting_for_data~regout  & (((\rsp_xbar_mux_001|WideOr1~combout ) # (!\cpu_0|d_read~regout )))) # (!\cpu_0|av_ld_waiting_for_data~regout  & (\cpu_0|av_ld_waiting_for_data_nxt~0_combout ))

	.dataa(\cpu_0|av_ld_waiting_for_data_nxt~0_combout ),
	.datab(\cpu_0|d_read~regout ),
	.datac(\cpu_0|av_ld_waiting_for_data~regout ),
	.datad(\rsp_xbar_mux_001|WideOr1~combout ),
	.cin(gnd),
	.combout(\cpu_0|av_ld_waiting_for_data_nxt~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|av_ld_waiting_for_data_nxt~1 .lut_mask = 16'hFA3A;
defparam \cpu_0|av_ld_waiting_for_data_nxt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N20
cycloneii_lcell_comb \cpu_0|av_ld_aligning_data_nxt~1 (
// Equation(s):
// \cpu_0|av_ld_aligning_data_nxt~1_combout  = (!\cpu_0|av_ld_aligning_data~regout  & !\cpu_0|D_iw [4])

	.dataa(vcc),
	.datab(\cpu_0|av_ld_aligning_data~regout ),
	.datac(vcc),
	.datad(\cpu_0|D_iw [4]),
	.cin(gnd),
	.combout(\cpu_0|av_ld_aligning_data_nxt~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|av_ld_aligning_data_nxt~1 .lut_mask = 16'h0033;
defparam \cpu_0|av_ld_aligning_data_nxt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N6
cycloneii_lcell_comb \cpu_0|E_stall~3 (
// Equation(s):
// \cpu_0|E_stall~3_combout  = (\cpu_0|E_valid~regout  & ((\cpu_0|av_ld_waiting_for_data_nxt~1_combout ) # ((\cpu_0|av_ld_aligning_data_nxt~2_combout  & !\cpu_0|D_iw [4]))))

	.dataa(\cpu_0|E_valid~regout ),
	.datab(\cpu_0|av_ld_aligning_data_nxt~2_combout ),
	.datac(\cpu_0|av_ld_waiting_for_data_nxt~1_combout ),
	.datad(\cpu_0|D_iw [4]),
	.cin(gnd),
	.combout(\cpu_0|E_stall~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_stall~3 .lut_mask = 16'hA0A8;
defparam \cpu_0|E_stall~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y22_N23
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg[1] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg [1]));

// Location: LCFF_X47_Y22_N23
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[0] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [0]));

// Location: LCCOMB_X49_Y22_N18
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~0 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~0_combout  = (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [0] & 
// ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [36]) # 
// ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [37]) # 
// (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ))))

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [36]),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [0]),
	.datac(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [37]),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~0 .lut_mask = 16'hCC8C;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y19_N5
cycloneii_lcell_ff \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count~3_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count [8]));

// Location: LCFF_X27_Y19_N11
cycloneii_lcell_ff \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rdata[7] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b [7]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|r_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rdata [7]));

// Location: LCCOMB_X44_Y17_N2
cycloneii_lcell_comb \cpu_0|D_wr_dst_reg~2 (
// Equation(s):
// \cpu_0|D_wr_dst_reg~2_combout  = ((\cpu_0|D_iw [2] & (\cpu_0|D_iw [1] & !\cpu_0|D_iw [0]))) # (!\cpu_0|D_wr_dst_reg~3_combout )

	.dataa(\cpu_0|D_iw [2]),
	.datab(\cpu_0|D_iw [1]),
	.datac(\cpu_0|D_wr_dst_reg~3_combout ),
	.datad(\cpu_0|D_iw [0]),
	.cin(gnd),
	.combout(\cpu_0|D_wr_dst_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|D_wr_dst_reg~2 .lut_mask = 16'h0F8F;
defparam \cpu_0|D_wr_dst_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y17_N22
cycloneii_lcell_comb \cpu_0|D_ctrl_implicit_dst_eretaddr~4 (
// Equation(s):
// \cpu_0|D_ctrl_implicit_dst_eretaddr~4_combout  = (\cpu_0|D_iw [13] & (!\cpu_0|D_iw [14] & ((\cpu_0|D_iw [11]) # (!\cpu_0|D_iw [12]))))

	.dataa(\cpu_0|D_iw [13]),
	.datab(\cpu_0|D_iw [14]),
	.datac(\cpu_0|D_iw [11]),
	.datad(\cpu_0|D_iw [12]),
	.cin(gnd),
	.combout(\cpu_0|D_ctrl_implicit_dst_eretaddr~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|D_ctrl_implicit_dst_eretaddr~4 .lut_mask = 16'h2022;
defparam \cpu_0|D_ctrl_implicit_dst_eretaddr~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y17_N8
cycloneii_lcell_comb \cpu_0|D_ctrl_implicit_dst_eretaddr~5 (
// Equation(s):
// \cpu_0|D_ctrl_implicit_dst_eretaddr~5_combout  = (\cpu_0|Equal2~9_combout  & (\cpu_0|D_ctrl_implicit_dst_eretaddr~4_combout  & (\cpu_0|Equal101~3_combout  & \cpu_0|Equal2~0_combout )))

	.dataa(\cpu_0|Equal2~9_combout ),
	.datab(\cpu_0|D_ctrl_implicit_dst_eretaddr~4_combout ),
	.datac(\cpu_0|Equal101~3_combout ),
	.datad(\cpu_0|Equal2~0_combout ),
	.cin(gnd),
	.combout(\cpu_0|D_ctrl_implicit_dst_eretaddr~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|D_ctrl_implicit_dst_eretaddr~5 .lut_mask = 16'h8000;
defparam \cpu_0|D_ctrl_implicit_dst_eretaddr~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y17_N26
cycloneii_lcell_comb \cpu_0|Equal2~12 (
// Equation(s):
// \cpu_0|Equal2~12_combout  = (!\cpu_0|D_dst_regnum[3]~4_combout  & (!\cpu_0|D_dst_regnum[1]~2_combout  & !\cpu_0|D_dst_regnum[4]~3_combout ))

	.dataa(\cpu_0|D_dst_regnum[3]~4_combout ),
	.datab(vcc),
	.datac(\cpu_0|D_dst_regnum[1]~2_combout ),
	.datad(\cpu_0|D_dst_regnum[4]~3_combout ),
	.cin(gnd),
	.combout(\cpu_0|Equal2~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|Equal2~12 .lut_mask = 16'h0005;
defparam \cpu_0|Equal2~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y17_N28
cycloneii_lcell_comb \cpu_0|D_wr_dst_reg (
// Equation(s):
// \cpu_0|D_wr_dst_reg~combout  = (!\cpu_0|D_wr_dst_reg~2_combout  & ((\cpu_0|D_dst_regnum[0]~6_combout ) # ((\cpu_0|D_dst_regnum[2]~5_combout ) # (!\cpu_0|Equal2~12_combout ))))

	.dataa(\cpu_0|D_dst_regnum[0]~6_combout ),
	.datab(\cpu_0|D_dst_regnum[2]~5_combout ),
	.datac(\cpu_0|D_wr_dst_reg~2_combout ),
	.datad(\cpu_0|Equal2~12_combout ),
	.cin(gnd),
	.combout(\cpu_0|D_wr_dst_reg~combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|D_wr_dst_reg .lut_mask = 16'h0E0F;
defparam \cpu_0|D_wr_dst_reg .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N0
cycloneii_lcell_comb \rsp_xbar_mux_001|src_payload~0 (
// Equation(s):
// \rsp_xbar_mux_001|src_payload~0_combout  = (\rsp_xbar_demux_001|src1_valid~0_combout  & ((\width_adapter_001|data_reg [0]) # ((!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout  & \sram_0|readdata 
// [0]))))

	.dataa(\width_adapter_001|data_reg [0]),
	.datab(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout ),
	.datac(\sram_0|readdata [0]),
	.datad(\rsp_xbar_demux_001|src1_valid~0_combout ),
	.cin(gnd),
	.combout(\rsp_xbar_mux_001|src_payload~0_combout ),
	.cout());
// synopsys translate_off
defparam \rsp_xbar_mux_001|src_payload~0 .lut_mask = 16'hBA00;
defparam \rsp_xbar_mux_001|src_payload~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y19_N29
cycloneii_lcell_ff \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\jtag_uart_0|av_readdata[0]~1_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [0]));

// Location: LCFF_X33_Y19_N17
cycloneii_lcell_ff \switch_i_s1_translator|av_readdata_pre[0] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\switch_i|readdata [0]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\switch_i_s1_translator|av_readdata_pre [0]));

// Location: LCCOMB_X33_Y19_N16
cycloneii_lcell_comb \rsp_xbar_mux_001|src_data[0]~2 (
// Equation(s):
// \rsp_xbar_mux_001|src_data[0]~2_combout  = (\switch_i_s1_translator|read_latency_shift_reg [0] & ((\switch_i_s1_translator|av_readdata_pre [0]) # ((\jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & 
// \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [0])))) # (!\switch_i_s1_translator|read_latency_shift_reg [0] & (\jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ((\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre 
// [0]))))

	.dataa(\switch_i_s1_translator|read_latency_shift_reg [0]),
	.datab(\jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datac(\switch_i_s1_translator|av_readdata_pre [0]),
	.datad(\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [0]),
	.cin(gnd),
	.combout(\rsp_xbar_mux_001|src_data[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \rsp_xbar_mux_001|src_data[0]~2 .lut_mask = 16'hECA0;
defparam \rsp_xbar_mux_001|src_data[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N6
cycloneii_lcell_comb \custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~0 (
// Equation(s):
// \custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~0_combout  = (\custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout ) # 
// ((\custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0] & ((\custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]) # 
// (!\custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg [0]))))

	.dataa(\custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout ),
	.datab(\custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datac(\custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0]),
	.datad(\custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~0 .lut_mask = 16'hEAFA;
defparam \custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N10
cycloneii_lcell_comb \push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3 (
// Equation(s):
// \push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout  = (\push_button_i_s1_translator|read_latency_shift_reg~4_combout ) # ((\push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0] & 
// ((\push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]) # (!\push_button_i_s1_translator|read_latency_shift_reg [0]))))

	.dataa(\push_button_i_s1_translator|read_latency_shift_reg [0]),
	.datab(\push_button_i_s1_translator|read_latency_shift_reg~4_combout ),
	.datac(\push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0]),
	.datad(\push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3 .lut_mask = 16'hFCDC;
defparam \push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y15_N9
cycloneii_lcell_ff \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][75] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~7_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][75]~regout ));

// Location: LCCOMB_X35_Y15_N8
cycloneii_lcell_comb \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~7 (
// Equation(s):
// \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~7_combout  = (\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [2] & 
// (\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][75]~regout )) # (!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [2] & 
// ((\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout )))

	.dataa(vcc),
	.datab(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [2]),
	.datac(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][75]~regout ),
	.datad(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout ),
	.cin(gnd),
	.combout(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~7_combout ),
	.cout());
// synopsys translate_off
defparam \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~7 .lut_mask = 16'hF3C0;
defparam \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y15_N27
cycloneii_lcell_ff \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][19] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~8_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][19]~regout ));

// Location: LCCOMB_X35_Y15_N26
cycloneii_lcell_comb \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~8 (
// Equation(s):
// \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~8_combout  = (\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [2] & 
// (((\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][19]~regout )))) # (!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [2] & (\width_adapter|address_reg [1] & 
// ((\width_adapter|use_reg~regout ))))

	.dataa(\width_adapter|address_reg [1]),
	.datab(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [2]),
	.datac(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][19]~regout ),
	.datad(\width_adapter|use_reg~regout ),
	.cin(gnd),
	.combout(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~8_combout ),
	.cout());
// synopsys translate_off
defparam \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~8 .lut_mask = 16'hE2C0;
defparam \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y15_N11
cycloneii_lcell_ff \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][51] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][51]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][51]~regout ));

// Location: LCCOMB_X33_Y15_N16
cycloneii_lcell_comb \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~10 (
// Equation(s):
// \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~10_combout  = (\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][51]~regout ) # 
// (!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1])

	.dataa(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][51]~regout ),
	.datab(vcc),
	.datac(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~10_combout ),
	.cout());
// synopsys translate_off
defparam \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~10 .lut_mask = 16'hAFAF;
defparam \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y17_N13
cycloneii_lcell_ff \cpu_0_jtag_debug_module_translator|av_readdata_pre[11] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[11]~9_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0_jtag_debug_module_translator|av_readdata_pre [11]));

// Location: LCCOMB_X33_Y17_N2
cycloneii_lcell_comb \rsp_xbar_mux|src_payload~4 (
// Equation(s):
// \rsp_xbar_mux|src_payload~4_combout  = (\cpu_0_jtag_debug_module_translator|av_readdata_pre [11] & (\cpu_0_jtag_debug_module_translator|read_latency_shift_reg [0] & 
// !\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout ))

	.dataa(\cpu_0_jtag_debug_module_translator|av_readdata_pre [11]),
	.datab(\cpu_0_jtag_debug_module_translator|read_latency_shift_reg [0]),
	.datac(vcc),
	.datad(\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout ),
	.cin(gnd),
	.combout(\rsp_xbar_mux|src_payload~4_combout ),
	.cout());
// synopsys translate_off
defparam \rsp_xbar_mux|src_payload~4 .lut_mask = 16'h0088;
defparam \rsp_xbar_mux|src_payload~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y20_N7
cycloneii_lcell_ff \cpu_0_jtag_debug_module_translator|av_readdata_pre[13] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[13]~10_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0_jtag_debug_module_translator|av_readdata_pre [13]));

// Location: LCFF_X34_Y20_N13
cycloneii_lcell_ff \cpu_0_jtag_debug_module_translator|av_readdata_pre[12] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[12]~11_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0_jtag_debug_module_translator|av_readdata_pre [12]));

// Location: LCFF_X35_Y17_N3
cycloneii_lcell_ff \width_adapter_001|data_reg[5] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\width_adapter_001|data_reg~8_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|rp_valid~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\width_adapter_001|data_reg [5]));

// Location: LCCOMB_X34_Y17_N14
cycloneii_lcell_comb \rsp_xbar_mux|src_payload~6 (
// Equation(s):
// \rsp_xbar_mux|src_payload~6_combout  = (\rsp_xbar_demux_001|src0_valid~0_combout  & ((\width_adapter_001|data_reg [5]) # ((!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout  & \sram_0|readdata 
// [5]))))

	.dataa(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout ),
	.datab(\rsp_xbar_demux_001|src0_valid~0_combout ),
	.datac(\sram_0|readdata [5]),
	.datad(\width_adapter_001|data_reg [5]),
	.cin(gnd),
	.combout(\rsp_xbar_mux|src_payload~6_combout ),
	.cout());
// synopsys translate_off
defparam \rsp_xbar_mux|src_payload~6 .lut_mask = 16'hCC40;
defparam \rsp_xbar_mux|src_payload~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y17_N5
cycloneii_lcell_ff \width_adapter_001|data_reg[14] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\width_adapter_001|data_reg~9_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|rp_valid~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\width_adapter_001|data_reg [14]));

// Location: LCCOMB_X36_Y16_N22
cycloneii_lcell_comb \width_adapter_001|out_data[14] (
// Equation(s):
// \width_adapter_001|out_data [14] = (\width_adapter_001|data_reg [14]) # ((!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout  & \sram_0|readdata [14]))

	.dataa(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout ),
	.datab(vcc),
	.datac(\sram_0|readdata [14]),
	.datad(\width_adapter_001|data_reg [14]),
	.cin(gnd),
	.combout(\width_adapter_001|out_data [14]),
	.cout());
// synopsys translate_off
defparam \width_adapter_001|out_data[14] .lut_mask = 16'hFF50;
defparam \width_adapter_001|out_data[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y20_N7
cycloneii_lcell_ff \cpu_0_jtag_debug_module_translator|av_readdata_pre[14] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[14]~13_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0_jtag_debug_module_translator|av_readdata_pre [14]));

// Location: LCCOMB_X37_Y20_N0
cycloneii_lcell_comb \cpu_0|F_iw[14]~28 (
// Equation(s):
// \cpu_0|F_iw[14]~28_combout  = (\rsp_xbar_demux_001|src0_valid~0_combout  & ((\width_adapter_001|out_data [14]) # ((\rsp_xbar_demux|src0_valid~combout  & \cpu_0_jtag_debug_module_translator|av_readdata_pre [14])))) # 
// (!\rsp_xbar_demux_001|src0_valid~0_combout  & (\rsp_xbar_demux|src0_valid~combout  & (\cpu_0_jtag_debug_module_translator|av_readdata_pre [14])))

	.dataa(\rsp_xbar_demux_001|src0_valid~0_combout ),
	.datab(\rsp_xbar_demux|src0_valid~combout ),
	.datac(\cpu_0_jtag_debug_module_translator|av_readdata_pre [14]),
	.datad(\width_adapter_001|out_data [14]),
	.cin(gnd),
	.combout(\cpu_0|F_iw[14]~28_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|F_iw[14]~28 .lut_mask = 16'hEAC0;
defparam \cpu_0|F_iw[14]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y17_N7
cycloneii_lcell_ff \width_adapter_001|data_reg[15] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\width_adapter_001|data_reg~10_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|rp_valid~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\width_adapter_001|data_reg [15]));

// Location: LCCOMB_X47_Y20_N24
cycloneii_lcell_comb \cpu_0|D_ctrl_hi_imm16~0 (
// Equation(s):
// \cpu_0|D_ctrl_hi_imm16~0_combout  = (!\cpu_0|D_iw [0] & (!\cpu_0|D_iw [1] & ((\cpu_0|D_iw [3]) # (\cpu_0|D_iw [4]))))

	.dataa(\cpu_0|D_iw [3]),
	.datab(\cpu_0|D_iw [0]),
	.datac(\cpu_0|D_iw [1]),
	.datad(\cpu_0|D_iw [4]),
	.cin(gnd),
	.combout(\cpu_0|D_ctrl_hi_imm16~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|D_ctrl_hi_imm16~0 .lut_mask = 16'h0302;
defparam \cpu_0|D_ctrl_hi_imm16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N6
cycloneii_lcell_comb \cpu_0|D_ctrl_force_src2_zero~0 (
// Equation(s):
// \cpu_0|D_ctrl_force_src2_zero~0_combout  = (\cpu_0|D_iw [13] & ((\cpu_0|D_iw [15] & ((!\cpu_0|D_iw [14]))) # (!\cpu_0|D_iw [15] & (!\cpu_0|D_iw [16])))) # (!\cpu_0|D_iw [13] & (!\cpu_0|D_iw [16] & (\cpu_0|D_iw [15])))

	.dataa(\cpu_0|D_iw [13]),
	.datab(\cpu_0|D_iw [16]),
	.datac(\cpu_0|D_iw [15]),
	.datad(\cpu_0|D_iw [14]),
	.cin(gnd),
	.combout(\cpu_0|D_ctrl_force_src2_zero~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|D_ctrl_force_src2_zero~0 .lut_mask = 16'h12B2;
defparam \cpu_0|D_ctrl_force_src2_zero~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N10
cycloneii_lcell_comb \cpu_0|D_ctrl_force_src2_zero~1 (
// Equation(s):
// \cpu_0|D_ctrl_force_src2_zero~1_combout  = (\cpu_0|D_ctrl_force_src2_zero~0_combout  & ((\cpu_0|D_iw [11]) # (\cpu_0|D_iw [16])))

	.dataa(\cpu_0|D_ctrl_force_src2_zero~0_combout ),
	.datab(vcc),
	.datac(\cpu_0|D_iw [11]),
	.datad(\cpu_0|D_iw [16]),
	.cin(gnd),
	.combout(\cpu_0|D_ctrl_force_src2_zero~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|D_ctrl_force_src2_zero~1 .lut_mask = 16'hAAA0;
defparam \cpu_0|D_ctrl_force_src2_zero~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y17_N17
cycloneii_lcell_ff \cpu_0_jtag_debug_module_translator|av_readdata_pre[9] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[9]~16_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0_jtag_debug_module_translator|av_readdata_pre [9]));

// Location: LCFF_X34_Y18_N13
cycloneii_lcell_ff \width_adapter_001|data_reg[10] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\width_adapter_001|data_reg~12_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|rp_valid~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\width_adapter_001|data_reg [10]));

// Location: LCCOMB_X34_Y18_N4
cycloneii_lcell_comb \width_adapter_001|out_data[10] (
// Equation(s):
// \width_adapter_001|out_data [10] = (\width_adapter_001|data_reg [10]) # ((!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout  & \sram_0|readdata [10]))

	.dataa(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout ),
	.datab(vcc),
	.datac(\sram_0|readdata [10]),
	.datad(\width_adapter_001|data_reg [10]),
	.cin(gnd),
	.combout(\width_adapter_001|out_data [10]),
	.cout());
// synopsys translate_off
defparam \width_adapter_001|out_data[10] .lut_mask = 16'hFF50;
defparam \width_adapter_001|out_data[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N26
cycloneii_lcell_comb \cpu_0|F_iw[7]~37 (
// Equation(s):
// \cpu_0|F_iw[7]~37_combout  = (\rsp_xbar_demux_001|src0_valid~0_combout  & ((\width_adapter_001|data_reg [7]) # ((\sram_0|readdata [7] & !\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout ))))

	.dataa(\rsp_xbar_demux_001|src0_valid~0_combout ),
	.datab(\width_adapter_001|data_reg [7]),
	.datac(\sram_0|readdata [7]),
	.datad(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout ),
	.cin(gnd),
	.combout(\cpu_0|F_iw[7]~37_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|F_iw[7]~37 .lut_mask = 16'h88A8;
defparam \cpu_0|F_iw[7]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y17_N23
cycloneii_lcell_ff \width_adapter_001|data_reg[6] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\width_adapter_001|data_reg~15_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|rp_valid~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\width_adapter_001|data_reg [6]));

// Location: LCCOMB_X36_Y18_N24
cycloneii_lcell_comb \cpu_0|F_iw[6]~39 (
// Equation(s):
// \cpu_0|F_iw[6]~39_combout  = (\rsp_xbar_demux_001|src0_valid~0_combout  & ((\width_adapter_001|data_reg [6]) # ((!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout  & \sram_0|readdata [6]))))

	.dataa(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout ),
	.datab(\rsp_xbar_demux_001|src0_valid~0_combout ),
	.datac(\sram_0|readdata [6]),
	.datad(\width_adapter_001|data_reg [6]),
	.cin(gnd),
	.combout(\cpu_0|F_iw[6]~39_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|F_iw[6]~39 .lut_mask = 16'hCC40;
defparam \cpu_0|F_iw[6]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y17_N3
cycloneii_lcell_ff \cpu_0_jtag_debug_module_translator|av_readdata_pre[21] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[21]~21_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0_jtag_debug_module_translator|av_readdata_pre [21]));

// Location: LCCOMB_X34_Y17_N24
cycloneii_lcell_comb \rsp_xbar_mux|src_payload~9 (
// Equation(s):
// \rsp_xbar_mux|src_payload~9_combout  = (\cpu_0_jtag_debug_module_translator|read_latency_shift_reg [0] & (!\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout  & \cpu_0_jtag_debug_module_translator|av_readdata_pre 
// [21]))

	.dataa(\cpu_0_jtag_debug_module_translator|read_latency_shift_reg [0]),
	.datab(vcc),
	.datac(\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout ),
	.datad(\cpu_0_jtag_debug_module_translator|av_readdata_pre [21]),
	.cin(gnd),
	.combout(\rsp_xbar_mux|src_payload~9_combout ),
	.cout());
// synopsys translate_off
defparam \rsp_xbar_mux|src_payload~9 .lut_mask = 16'h0A00;
defparam \rsp_xbar_mux|src_payload~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y17_N20
cycloneii_lcell_comb \cpu_0|D_ctrl_unsigned_lo_imm16~0 (
// Equation(s):
// \cpu_0|D_ctrl_unsigned_lo_imm16~0_combout  = (\cpu_0|Equal2~7_combout  & (\cpu_0|D_iw [2] $ ((\cpu_0|D_iw [5])))) # (!\cpu_0|Equal2~7_combout  & (\cpu_0|Equal2~2_combout  & (\cpu_0|D_iw [2] $ (\cpu_0|D_iw [5]))))

	.dataa(\cpu_0|D_iw [2]),
	.datab(\cpu_0|Equal2~7_combout ),
	.datac(\cpu_0|D_iw [5]),
	.datad(\cpu_0|Equal2~2_combout ),
	.cin(gnd),
	.combout(\cpu_0|D_ctrl_unsigned_lo_imm16~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|D_ctrl_unsigned_lo_imm16~0 .lut_mask = 16'h5A48;
defparam \cpu_0|D_ctrl_unsigned_lo_imm16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y17_N29
cycloneii_lcell_ff \cpu_0_jtag_debug_module_translator|av_readdata_pre[20] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[20]~22_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0_jtag_debug_module_translator|av_readdata_pre [20]));

// Location: LCCOMB_X34_Y17_N10
cycloneii_lcell_comb \rsp_xbar_mux|src_payload~10 (
// Equation(s):
// \rsp_xbar_mux|src_payload~10_combout  = (\cpu_0_jtag_debug_module_translator|read_latency_shift_reg [0] & (!\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout  & 
// \cpu_0_jtag_debug_module_translator|av_readdata_pre [20]))

	.dataa(\cpu_0_jtag_debug_module_translator|read_latency_shift_reg [0]),
	.datab(vcc),
	.datac(\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout ),
	.datad(\cpu_0_jtag_debug_module_translator|av_readdata_pre [20]),
	.cin(gnd),
	.combout(\rsp_xbar_mux|src_payload~10_combout ),
	.cout());
// synopsys translate_off
defparam \rsp_xbar_mux|src_payload~10 .lut_mask = 16'h0A00;
defparam \rsp_xbar_mux|src_payload~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y17_N25
cycloneii_lcell_ff \cpu_0_jtag_debug_module_translator|av_readdata_pre[18] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[18]~24_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0_jtag_debug_module_translator|av_readdata_pre [18]));

// Location: LCCOMB_X37_Y20_N18
cycloneii_lcell_comb \cpu_0|F_iw[18]~44 (
// Equation(s):
// \cpu_0|F_iw[18]~44_combout  = (\cpu_0_jtag_debug_module_translator|av_readdata_pre [18] & ((\rsp_xbar_demux|src0_valid~combout ) # ((\rsp_xbar_mux|src_payload~2_combout  & \sram_0|readdata [2])))) # (!\cpu_0_jtag_debug_module_translator|av_readdata_pre 
// [18] & (((\rsp_xbar_mux|src_payload~2_combout  & \sram_0|readdata [2]))))

	.dataa(\cpu_0_jtag_debug_module_translator|av_readdata_pre [18]),
	.datab(\rsp_xbar_demux|src0_valid~combout ),
	.datac(\rsp_xbar_mux|src_payload~2_combout ),
	.datad(\sram_0|readdata [2]),
	.cin(gnd),
	.combout(\cpu_0|F_iw[18]~44_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|F_iw[18]~44 .lut_mask = 16'hF888;
defparam \cpu_0|F_iw[18]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N28
cycloneii_lcell_comb \cpu_0|F_iw[17]~45 (
// Equation(s):
// \cpu_0|F_iw[17]~45_combout  = (\cpu_0_jtag_debug_module_translator|av_readdata_pre [17] & ((\rsp_xbar_demux|src0_valid~combout ) # ((\sram_0|readdata [1] & \rsp_xbar_mux|src_payload~2_combout )))) # (!\cpu_0_jtag_debug_module_translator|av_readdata_pre 
// [17] & (\sram_0|readdata [1] & (\rsp_xbar_mux|src_payload~2_combout )))

	.dataa(\cpu_0_jtag_debug_module_translator|av_readdata_pre [17]),
	.datab(\sram_0|readdata [1]),
	.datac(\rsp_xbar_mux|src_payload~2_combout ),
	.datad(\rsp_xbar_demux|src0_valid~combout ),
	.cin(gnd),
	.combout(\cpu_0|F_iw[17]~45_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|F_iw[17]~45 .lut_mask = 16'hEAC0;
defparam \cpu_0|F_iw[17]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N6
cycloneii_lcell_comb \rsp_xbar_mux_001|src_payload~2 (
// Equation(s):
// \rsp_xbar_mux_001|src_payload~2_combout  = (\rsp_xbar_demux_001|src1_valid~0_combout  & ((\width_adapter_001|data_reg [1]) # ((!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout  & \sram_0|readdata 
// [1]))))

	.dataa(\width_adapter_001|data_reg [1]),
	.datab(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout ),
	.datac(\rsp_xbar_demux_001|src1_valid~0_combout ),
	.datad(\sram_0|readdata [1]),
	.cin(gnd),
	.combout(\rsp_xbar_mux_001|src_payload~2_combout ),
	.cout());
// synopsys translate_off
defparam \rsp_xbar_mux_001|src_payload~2 .lut_mask = 16'hB0A0;
defparam \rsp_xbar_mux_001|src_payload~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y19_N7
cycloneii_lcell_ff \push_button_i_s1_translator|av_readdata_pre[1] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\push_button_i|readdata [1]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\push_button_i_s1_translator|av_readdata_pre [1]));

// Location: LCFF_X36_Y19_N27
cycloneii_lcell_ff \led_red_o_s1_translator|av_readdata_pre[1] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\led_red_o|readdata [1]),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\led_red_o_s1_translator|av_readdata_pre [1]));

// Location: LCCOMB_X36_Y19_N6
cycloneii_lcell_comb \rsp_xbar_mux_001|src_data[1]~5 (
// Equation(s):
// \rsp_xbar_mux_001|src_data[1]~5_combout  = (\led_red_o_s1_translator|read_latency_shift_reg [0] & ((\led_red_o_s1_translator|av_readdata_pre [1]) # ((\push_button_i_s1_translator|read_latency_shift_reg [0] & \push_button_i_s1_translator|av_readdata_pre 
// [1])))) # (!\led_red_o_s1_translator|read_latency_shift_reg [0] & (\push_button_i_s1_translator|read_latency_shift_reg [0] & (\push_button_i_s1_translator|av_readdata_pre [1])))

	.dataa(\led_red_o_s1_translator|read_latency_shift_reg [0]),
	.datab(\push_button_i_s1_translator|read_latency_shift_reg [0]),
	.datac(\push_button_i_s1_translator|av_readdata_pre [1]),
	.datad(\led_red_o_s1_translator|av_readdata_pre [1]),
	.cin(gnd),
	.combout(\rsp_xbar_mux_001|src_data[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \rsp_xbar_mux_001|src_data[1]~5 .lut_mask = 16'hEAC0;
defparam \rsp_xbar_mux_001|src_data[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y19_N19
cycloneii_lcell_ff \led_green_o_s1_translator|av_readdata_pre[2] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\led_green_o|readdata [2]),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\led_green_o_s1_translator|av_readdata_pre [2]));

// Location: LCFF_X36_Y19_N5
cycloneii_lcell_ff \custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre[2] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\custom_counter_component_0|readdata [2]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre [2]));

// Location: LCCOMB_X36_Y19_N4
cycloneii_lcell_comb \rsp_xbar_mux_001|src_data[2]~8 (
// Equation(s):
// \rsp_xbar_mux_001|src_data[2]~8_combout  = (\custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg [0] & ((\custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre [2]) # 
// ((\led_green_o_s1_translator|read_latency_shift_reg [0] & \led_green_o_s1_translator|av_readdata_pre [2])))) # (!\custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg [0] & (\led_green_o_s1_translator|read_latency_shift_reg [0] & 
// ((\led_green_o_s1_translator|av_readdata_pre [2]))))

	.dataa(\custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg [0]),
	.datab(\led_green_o_s1_translator|read_latency_shift_reg [0]),
	.datac(\custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre [2]),
	.datad(\led_green_o_s1_translator|av_readdata_pre [2]),
	.cin(gnd),
	.combout(\rsp_xbar_mux_001|src_data[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \rsp_xbar_mux_001|src_data[2]~8 .lut_mask = 16'hECA0;
defparam \rsp_xbar_mux_001|src_data[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N24
cycloneii_lcell_comb \rsp_xbar_mux_001|src_payload~6 (
// Equation(s):
// \rsp_xbar_mux_001|src_payload~6_combout  = (\rsp_xbar_demux_001|src1_valid~0_combout  & ((\width_adapter_001|data_reg [3]) # ((\sram_0|readdata [3] & 
// !\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout ))))

	.dataa(\width_adapter_001|data_reg [3]),
	.datab(\sram_0|readdata [3]),
	.datac(\rsp_xbar_demux_001|src1_valid~0_combout ),
	.datad(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout ),
	.cin(gnd),
	.combout(\rsp_xbar_mux_001|src_payload~6_combout ),
	.cout());
// synopsys translate_off
defparam \rsp_xbar_mux_001|src_payload~6 .lut_mask = 16'hA0E0;
defparam \rsp_xbar_mux_001|src_payload~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y18_N23
cycloneii_lcell_ff \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\jtag_uart_0|av_readdata[3]~4_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [3]));

// Location: LCFF_X33_Y18_N21
cycloneii_lcell_ff \switch_i_s1_translator|av_readdata_pre[3] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\switch_i|readdata [3]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\switch_i_s1_translator|av_readdata_pre [3]));

// Location: LCCOMB_X33_Y18_N20
cycloneii_lcell_comb \rsp_xbar_mux_001|src_data[3]~14 (
// Equation(s):
// \rsp_xbar_mux_001|src_data[3]~14_combout  = (\switch_i_s1_translator|read_latency_shift_reg [0] & ((\switch_i_s1_translator|av_readdata_pre [3]) # ((\jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & 
// \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [3])))) # (!\switch_i_s1_translator|read_latency_shift_reg [0] & (\jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ((\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre 
// [3]))))

	.dataa(\switch_i_s1_translator|read_latency_shift_reg [0]),
	.datab(\jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datac(\switch_i_s1_translator|av_readdata_pre [3]),
	.datad(\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [3]),
	.cin(gnd),
	.combout(\rsp_xbar_mux_001|src_data[3]~14_combout ),
	.cout());
// synopsys translate_off
defparam \rsp_xbar_mux_001|src_data[3]~14 .lut_mask = 16'hECA0;
defparam \rsp_xbar_mux_001|src_data[3]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N10
cycloneii_lcell_comb \cpu_0|av_ld_byte0_data_nxt[4]~12 (
// Equation(s):
// \cpu_0|av_ld_byte0_data_nxt[4]~12_combout  = (\rsp_xbar_demux_001|src1_valid~0_combout  & ((\width_adapter_001|data_reg [4]) # ((!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout  & \sram_0|readdata 
// [4]))))

	.dataa(\rsp_xbar_demux_001|src1_valid~0_combout ),
	.datab(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout ),
	.datac(\width_adapter_001|data_reg [4]),
	.datad(\sram_0|readdata [4]),
	.cin(gnd),
	.combout(\cpu_0|av_ld_byte0_data_nxt[4]~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|av_ld_byte0_data_nxt[4]~12 .lut_mask = 16'hA2A0;
defparam \cpu_0|av_ld_byte0_data_nxt[4]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N6
cycloneii_lcell_comb \cpu_0|av_ld_byte0_data_nxt[5]~17 (
// Equation(s):
// \cpu_0|av_ld_byte0_data_nxt[5]~17_combout  = (\rsp_xbar_demux_001|src1_valid~0_combout  & ((\width_adapter_001|data_reg [5]) # ((!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout  & \sram_0|readdata 
// [5]))))

	.dataa(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout ),
	.datab(\sram_0|readdata [5]),
	.datac(\rsp_xbar_demux_001|src1_valid~0_combout ),
	.datad(\width_adapter_001|data_reg [5]),
	.cin(gnd),
	.combout(\cpu_0|av_ld_byte0_data_nxt[5]~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|av_ld_byte0_data_nxt[5]~17 .lut_mask = 16'hF040;
defparam \cpu_0|av_ld_byte0_data_nxt[5]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y19_N3
cycloneii_lcell_ff \led_green_o_s1_translator|av_readdata_pre[6] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\led_green_o|readdata [6]),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\led_green_o_s1_translator|av_readdata_pre [6]));

// Location: LCFF_X30_Y19_N23
cycloneii_lcell_ff \custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre[6] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\custom_counter_component_0|readdata [6]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre [6]));

// Location: LCCOMB_X30_Y19_N22
cycloneii_lcell_comb \cpu_0|av_ld_byte0_data_nxt[6]~23 (
// Equation(s):
// \cpu_0|av_ld_byte0_data_nxt[6]~23_combout  = (\led_green_o_s1_translator|read_latency_shift_reg [0] & ((\led_green_o_s1_translator|av_readdata_pre [6]) # ((\custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre [6] & 
// \custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg [0])))) # (!\led_green_o_s1_translator|read_latency_shift_reg [0] & (((\custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre [6] & 
// \custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg [0]))))

	.dataa(\led_green_o_s1_translator|read_latency_shift_reg [0]),
	.datab(\led_green_o_s1_translator|av_readdata_pre [6]),
	.datac(\custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre [6]),
	.datad(\custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\cpu_0|av_ld_byte0_data_nxt[6]~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|av_ld_byte0_data_nxt[6]~23 .lut_mask = 16'hF888;
defparam \cpu_0|av_ld_byte0_data_nxt[6]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y18_N7
cycloneii_lcell_ff \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\jtag_uart_0|av_readdata[6]~7_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [6]));

// Location: LCFF_X34_Y19_N23
cycloneii_lcell_ff \switch_i_s1_translator|av_readdata_pre[7] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\switch_i|readdata [7]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\switch_i_s1_translator|av_readdata_pre [7]));

// Location: LCFF_X34_Y19_N7
cycloneii_lcell_ff \led_red_o_s1_translator|av_readdata_pre[7] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\led_red_o|readdata [7]),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\led_red_o_s1_translator|av_readdata_pre [7]));

// Location: LCCOMB_X34_Y19_N22
cycloneii_lcell_comb \cpu_0|av_ld_byte0_data_nxt[7]~29 (
// Equation(s):
// \cpu_0|av_ld_byte0_data_nxt[7]~29_combout  = (\led_red_o_s1_translator|read_latency_shift_reg [0] & ((\led_red_o_s1_translator|av_readdata_pre [7]) # ((\switch_i_s1_translator|read_latency_shift_reg [0] & \switch_i_s1_translator|av_readdata_pre [7])))) # 
// (!\led_red_o_s1_translator|read_latency_shift_reg [0] & (\switch_i_s1_translator|read_latency_shift_reg [0] & (\switch_i_s1_translator|av_readdata_pre [7])))

	.dataa(\led_red_o_s1_translator|read_latency_shift_reg [0]),
	.datab(\switch_i_s1_translator|read_latency_shift_reg [0]),
	.datac(\switch_i_s1_translator|av_readdata_pre [7]),
	.datad(\led_red_o_s1_translator|av_readdata_pre [7]),
	.cin(gnd),
	.combout(\cpu_0|av_ld_byte0_data_nxt[7]~29_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|av_ld_byte0_data_nxt[7]~29 .lut_mask = 16'hEAC0;
defparam \cpu_0|av_ld_byte0_data_nxt[7]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y18_N29
cycloneii_lcell_ff \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\jtag_uart_0|av_readdata[7]~8_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [7]));

// Location: LCFF_X34_Y19_N11
cycloneii_lcell_ff \switch_i_s1_translator|av_readdata_pre[8] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\switch_i|readdata [8]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\switch_i_s1_translator|av_readdata_pre [8]));

// Location: LCFF_X34_Y19_N29
cycloneii_lcell_ff \led_red_o_s1_translator|av_readdata_pre[8] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\led_red_o|readdata [8]),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\led_red_o_s1_translator|av_readdata_pre [8]));

// Location: LCCOMB_X34_Y19_N10
cycloneii_lcell_comb \rsp_xbar_mux_001|src_data[8]~17 (
// Equation(s):
// \rsp_xbar_mux_001|src_data[8]~17_combout  = (\led_red_o_s1_translator|read_latency_shift_reg [0] & ((\led_red_o_s1_translator|av_readdata_pre [8]) # ((\switch_i_s1_translator|read_latency_shift_reg [0] & \switch_i_s1_translator|av_readdata_pre [8])))) # 
// (!\led_red_o_s1_translator|read_latency_shift_reg [0] & (\switch_i_s1_translator|read_latency_shift_reg [0] & (\switch_i_s1_translator|av_readdata_pre [8])))

	.dataa(\led_red_o_s1_translator|read_latency_shift_reg [0]),
	.datab(\switch_i_s1_translator|read_latency_shift_reg [0]),
	.datac(\switch_i_s1_translator|av_readdata_pre [8]),
	.datad(\led_red_o_s1_translator|av_readdata_pre [8]),
	.cin(gnd),
	.combout(\rsp_xbar_mux_001|src_data[8]~17_combout ),
	.cout());
// synopsys translate_off
defparam \rsp_xbar_mux_001|src_data[8]~17 .lut_mask = 16'hEAC0;
defparam \rsp_xbar_mux_001|src_data[8]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N20
cycloneii_lcell_comb \width_adapter_001|data_reg~0 (
// Equation(s):
// \width_adapter_001|data_reg~0_combout  = (!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout  & (!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout  & 
// ((\width_adapter_001|data_reg [4]) # (\sram_0|readdata [4]))))

	.dataa(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout ),
	.datab(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout ),
	.datac(\width_adapter_001|data_reg [4]),
	.datad(\sram_0|readdata [4]),
	.cin(gnd),
	.combout(\width_adapter_001|data_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \width_adapter_001|data_reg~0 .lut_mask = 16'h1110;
defparam \width_adapter_001|data_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y21_N27
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[2] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[2]~0_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable [2]));

// Location: LCFF_X40_Y21_N25
cycloneii_lcell_ff \push_button_i|edge_capture[0] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\push_button_i|edge_capture~1_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\push_button_i|edge_capture [0]));

// Location: LCFF_X32_Y18_N7
cycloneii_lcell_ff \push_button_i|irq_mask[2] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|d_writedata [2]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\push_button_i|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\push_button_i|irq_mask [2]));

// Location: LCFF_X32_Y18_N17
cycloneii_lcell_ff \push_button_i|irq_mask[3] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|d_writedata [3]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\push_button_i|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\push_button_i|irq_mask [3]));

// Location: LCFF_X32_Y18_N21
cycloneii_lcell_ff \push_button_i|edge_capture[2] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\push_button_i|edge_capture~3_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\push_button_i|edge_capture [2]));

// Location: LCCOMB_X32_Y18_N6
cycloneii_lcell_comb \cpu_0|W_ipending_reg_nxt[1]~2 (
// Equation(s):
// \cpu_0|W_ipending_reg_nxt[1]~2_combout  = (\push_button_i|edge_capture [2] & ((\push_button_i|irq_mask [2]) # ((\push_button_i|edge_capture [3] & \push_button_i|irq_mask [3])))) # (!\push_button_i|edge_capture [2] & (\push_button_i|edge_capture [3] & 
// ((\push_button_i|irq_mask [3]))))

	.dataa(\push_button_i|edge_capture [2]),
	.datab(\push_button_i|edge_capture [3]),
	.datac(\push_button_i|irq_mask [2]),
	.datad(\push_button_i|irq_mask [3]),
	.cin(gnd),
	.combout(\cpu_0|W_ipending_reg_nxt[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|W_ipending_reg_nxt[1]~2 .lut_mask = 16'hECA0;
defparam \cpu_0|W_ipending_reg_nxt[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y19_N25
cycloneii_lcell_ff \jtag_uart_0|ien_AF (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\jtag_uart_0|ien_AF~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|ien_AE~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\jtag_uart_0|ien_AF~regout ));

// Location: LCCOMB_X37_Y20_N24
cycloneii_lcell_comb \cpu_0|wait_for_one_post_bret_inst~0 (
// Equation(s):
// \cpu_0|wait_for_one_post_bret_inst~0_combout  = (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_single_step_mode~regout  & ((\cpu_0|hbreak_enabled~regout ) # ((!\cpu_0|F_valid~2_combout  & 
// \cpu_0|wait_for_one_post_bret_inst~regout ))))

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_single_step_mode~regout ),
	.datab(\cpu_0|F_valid~2_combout ),
	.datac(\cpu_0|wait_for_one_post_bret_inst~regout ),
	.datad(\cpu_0|hbreak_enabled~regout ),
	.cin(gnd),
	.combout(\cpu_0|wait_for_one_post_bret_inst~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|wait_for_one_post_bret_inst~0 .lut_mask = 16'hAA20;
defparam \cpu_0|wait_for_one_post_bret_inst~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N6
cycloneii_lcell_comb \width_adapter_001|data_reg~1 (
// Equation(s):
// \width_adapter_001|data_reg~1_combout  = (!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout  & (!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout  & 
// ((\width_adapter_001|data_reg [3]) # (\sram_0|readdata [3]))))

	.dataa(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout ),
	.datab(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout ),
	.datac(\width_adapter_001|data_reg [3]),
	.datad(\sram_0|readdata [3]),
	.cin(gnd),
	.combout(\width_adapter_001|data_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \width_adapter_001|data_reg~1 .lut_mask = 16'h1110;
defparam \width_adapter_001|data_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y17_N29
cycloneii_lcell_ff \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[9] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\jtag_uart_0|av_readdata [9]),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [9]));

// Location: LCFF_X33_Y20_N23
cycloneii_lcell_ff \led_red_o_s1_translator|av_readdata_pre[10] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\led_red_o|readdata [10]),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\led_red_o_s1_translator|av_readdata_pre [10]));

// Location: LCFF_X33_Y20_N7
cycloneii_lcell_ff \custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre[10] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\custom_counter_component_0|readdata [10]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre [10]));

// Location: LCCOMB_X33_Y20_N6
cycloneii_lcell_comb \rsp_xbar_mux_001|src_data[10]~22 (
// Equation(s):
// \rsp_xbar_mux_001|src_data[10]~22_combout  = (\led_red_o_s1_translator|read_latency_shift_reg [0] & ((\led_red_o_s1_translator|av_readdata_pre [10]) # ((\custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg [0] & 
// \custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre [10])))) # (!\led_red_o_s1_translator|read_latency_shift_reg [0] & (\custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg [0] & 
// (\custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre [10])))

	.dataa(\led_red_o_s1_translator|read_latency_shift_reg [0]),
	.datab(\custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg [0]),
	.datac(\custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre [10]),
	.datad(\led_red_o_s1_translator|av_readdata_pre [10]),
	.cin(gnd),
	.combout(\rsp_xbar_mux_001|src_data[10]~22_combout ),
	.cout());
// synopsys translate_off
defparam \rsp_xbar_mux_001|src_data[10]~22 .lut_mask = 16'hEAC0;
defparam \rsp_xbar_mux_001|src_data[10]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y20_N19
cycloneii_lcell_ff \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[10] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\jtag_uart_0|ac~regout ),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [10]));

// Location: LCFF_X33_Y20_N27
cycloneii_lcell_ff \switch_i_s1_translator|av_readdata_pre[10] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\switch_i_s1_translator|av_readdata_pre[10]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\switch_i_s1_translator|av_readdata_pre [10]));

// Location: LCCOMB_X33_Y20_N18
cycloneii_lcell_comb \rsp_xbar_mux_001|src_data[10]~23 (
// Equation(s):
// \rsp_xbar_mux_001|src_data[10]~23_combout  = (\jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ((\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [10]) # ((\switch_i_s1_translator|read_latency_shift_reg [0] & 
// \switch_i_s1_translator|av_readdata_pre [10])))) # (!\jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & (\switch_i_s1_translator|read_latency_shift_reg [0] & ((\switch_i_s1_translator|av_readdata_pre [10]))))

	.dataa(\jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datab(\switch_i_s1_translator|read_latency_shift_reg [0]),
	.datac(\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [10]),
	.datad(\switch_i_s1_translator|av_readdata_pre [10]),
	.cin(gnd),
	.combout(\rsp_xbar_mux_001|src_data[10]~23_combout ),
	.cout());
// synopsys translate_off
defparam \rsp_xbar_mux_001|src_data[10]~23 .lut_mask = 16'hECA0;
defparam \rsp_xbar_mux_001|src_data[10]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N0
cycloneii_lcell_comb \rsp_xbar_mux_001|src_data[10]~24 (
// Equation(s):
// \rsp_xbar_mux_001|src_data[10]~24_combout  = (\rsp_xbar_mux_001|src_data[10]~23_combout ) # ((\rsp_xbar_mux_001|src_data[10]~22_combout ) # ((\cpu_0_jtag_debug_module_translator|av_readdata_pre [10] & \rsp_xbar_demux|src1_valid~combout )))

	.dataa(\cpu_0_jtag_debug_module_translator|av_readdata_pre [10]),
	.datab(\rsp_xbar_mux_001|src_data[10]~23_combout ),
	.datac(\rsp_xbar_demux|src1_valid~combout ),
	.datad(\rsp_xbar_mux_001|src_data[10]~22_combout ),
	.cin(gnd),
	.combout(\rsp_xbar_mux_001|src_data[10]~24_combout ),
	.cout());
// synopsys translate_off
defparam \rsp_xbar_mux_001|src_data[10]~24 .lut_mask = 16'hFFEC;
defparam \rsp_xbar_mux_001|src_data[10]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N26
cycloneii_lcell_comb \rsp_xbar_mux_001|src_data[10] (
// Equation(s):
// \rsp_xbar_mux_001|src_data [10] = (\rsp_xbar_mux_001|src_data[10]~24_combout ) # ((\width_adapter_001|out_data [10] & \rsp_xbar_demux_001|src1_valid~0_combout ))

	.dataa(\width_adapter_001|out_data [10]),
	.datab(\rsp_xbar_demux_001|src1_valid~0_combout ),
	.datac(vcc),
	.datad(\rsp_xbar_mux_001|src_data[10]~24_combout ),
	.cin(gnd),
	.combout(\rsp_xbar_mux_001|src_data [10]),
	.cout());
// synopsys translate_off
defparam \rsp_xbar_mux_001|src_data[10] .lut_mask = 16'hFF88;
defparam \rsp_xbar_mux_001|src_data[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y17_N25
cycloneii_lcell_ff \led_red_o_s1_translator|av_readdata_pre[11] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\led_red_o|readdata [11]),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\led_red_o_s1_translator|av_readdata_pre [11]));

// Location: LCFF_X35_Y20_N15
cycloneii_lcell_ff \led_red_o_s1_translator|av_readdata_pre[13] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\led_red_o|readdata [13]),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\led_red_o_s1_translator|av_readdata_pre [13]));

// Location: LCFF_X35_Y20_N17
cycloneii_lcell_ff \custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre[13] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\custom_counter_component_0|readdata [13]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre [13]));

// Location: LCCOMB_X35_Y20_N16
cycloneii_lcell_comb \rsp_xbar_mux_001|src_data[13]~28 (
// Equation(s):
// \rsp_xbar_mux_001|src_data[13]~28_combout  = (\led_red_o_s1_translator|read_latency_shift_reg [0] & ((\led_red_o_s1_translator|av_readdata_pre [13]) # ((\custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre [13] & 
// \custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg [0])))) # (!\led_red_o_s1_translator|read_latency_shift_reg [0] & (((\custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre [13] & 
// \custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg [0]))))

	.dataa(\led_red_o_s1_translator|read_latency_shift_reg [0]),
	.datab(\led_red_o_s1_translator|av_readdata_pre [13]),
	.datac(\custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre [13]),
	.datad(\custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\rsp_xbar_mux_001|src_data[13]~28_combout ),
	.cout());
// synopsys translate_off
defparam \rsp_xbar_mux_001|src_data[13]~28 .lut_mask = 16'hF888;
defparam \rsp_xbar_mux_001|src_data[13]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y20_N3
cycloneii_lcell_ff \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~21_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [13]));

// Location: LCFF_X35_Y20_N21
cycloneii_lcell_ff \switch_i_s1_translator|av_readdata_pre[13] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\switch_i|readdata [13]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\switch_i_s1_translator|av_readdata_pre [13]));

// Location: LCCOMB_X35_Y20_N20
cycloneii_lcell_comb \rsp_xbar_mux_001|src_data[13]~29 (
// Equation(s):
// \rsp_xbar_mux_001|src_data[13]~29_combout  = (\switch_i_s1_translator|read_latency_shift_reg [0] & ((\switch_i_s1_translator|av_readdata_pre [13]) # ((\jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & 
// \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [13])))) # (!\switch_i_s1_translator|read_latency_shift_reg [0] & (\jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ((\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre 
// [13]))))

	.dataa(\switch_i_s1_translator|read_latency_shift_reg [0]),
	.datab(\jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datac(\switch_i_s1_translator|av_readdata_pre [13]),
	.datad(\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [13]),
	.cin(gnd),
	.combout(\rsp_xbar_mux_001|src_data[13]~29_combout ),
	.cout());
// synopsys translate_off
defparam \rsp_xbar_mux_001|src_data[13]~29 .lut_mask = 16'hECA0;
defparam \rsp_xbar_mux_001|src_data[13]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N30
cycloneii_lcell_comb \rsp_xbar_mux_001|src_data[13]~30 (
// Equation(s):
// \rsp_xbar_mux_001|src_data[13]~30_combout  = (\rsp_xbar_mux_001|src_data[13]~29_combout ) # ((\cpu_0_jtag_debug_module_translator|av_readdata_pre [13] & (\cpu_0_jtag_debug_module_translator|read_latency_shift_reg [0] & 
// \cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout )))

	.dataa(\cpu_0_jtag_debug_module_translator|av_readdata_pre [13]),
	.datab(\rsp_xbar_mux_001|src_data[13]~29_combout ),
	.datac(\cpu_0_jtag_debug_module_translator|read_latency_shift_reg [0]),
	.datad(\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout ),
	.cin(gnd),
	.combout(\rsp_xbar_mux_001|src_data[13]~30_combout ),
	.cout());
// synopsys translate_off
defparam \rsp_xbar_mux_001|src_data[13]~30 .lut_mask = 16'hECCC;
defparam \rsp_xbar_mux_001|src_data[13]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N8
cycloneii_lcell_comb \rsp_xbar_mux_001|src_data[13] (
// Equation(s):
// \rsp_xbar_mux_001|src_data [13] = (\rsp_xbar_mux_001|src_data[13]~30_combout ) # ((\rsp_xbar_mux_001|src_data[13]~28_combout ) # ((\rsp_xbar_demux_001|src1_valid~0_combout  & \width_adapter_001|out_data [13])))

	.dataa(\rsp_xbar_demux_001|src1_valid~0_combout ),
	.datab(\rsp_xbar_mux_001|src_data[13]~30_combout ),
	.datac(\rsp_xbar_mux_001|src_data[13]~28_combout ),
	.datad(\width_adapter_001|out_data [13]),
	.cin(gnd),
	.combout(\rsp_xbar_mux_001|src_data [13]),
	.cout());
// synopsys translate_off
defparam \rsp_xbar_mux_001|src_data[13] .lut_mask = 16'hFEFC;
defparam \rsp_xbar_mux_001|src_data[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y20_N3
cycloneii_lcell_ff \led_red_o_s1_translator|av_readdata_pre[14] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\led_red_o|readdata [14]),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\led_red_o_s1_translator|av_readdata_pre [14]));

// Location: LCFF_X34_Y20_N21
cycloneii_lcell_ff \custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre[14] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\custom_counter_component_0|readdata [14]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre [14]));

// Location: LCCOMB_X34_Y20_N20
cycloneii_lcell_comb \rsp_xbar_mux_001|src_data[14]~31 (
// Equation(s):
// \rsp_xbar_mux_001|src_data[14]~31_combout  = (\led_red_o_s1_translator|read_latency_shift_reg [0] & ((\led_red_o_s1_translator|av_readdata_pre [14]) # ((\custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre [14] & 
// \custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg [0])))) # (!\led_red_o_s1_translator|read_latency_shift_reg [0] & (((\custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre [14] & 
// \custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg [0]))))

	.dataa(\led_red_o_s1_translator|read_latency_shift_reg [0]),
	.datab(\led_red_o_s1_translator|av_readdata_pre [14]),
	.datac(\custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre [14]),
	.datad(\custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\rsp_xbar_mux_001|src_data[14]~31_combout ),
	.cout());
// synopsys translate_off
defparam \rsp_xbar_mux_001|src_data[14]~31 .lut_mask = 16'hF888;
defparam \rsp_xbar_mux_001|src_data[14]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y16_N25
cycloneii_lcell_ff \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[14] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\jtag_uart_0|woverflow~regout ),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [14]));

// Location: LCFF_X30_Y16_N27
cycloneii_lcell_ff \switch_i_s1_translator|av_readdata_pre[14] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\switch_i|readdata [14]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\switch_i_s1_translator|av_readdata_pre [14]));

// Location: LCCOMB_X30_Y16_N24
cycloneii_lcell_comb \rsp_xbar_mux_001|src_data[14]~32 (
// Equation(s):
// \rsp_xbar_mux_001|src_data[14]~32_combout  = (\jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ((\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [14]) # ((\switch_i_s1_translator|av_readdata_pre [14] & 
// \switch_i_s1_translator|read_latency_shift_reg [0])))) # (!\jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & (\switch_i_s1_translator|av_readdata_pre [14] & ((\switch_i_s1_translator|read_latency_shift_reg [0]))))

	.dataa(\jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datab(\switch_i_s1_translator|av_readdata_pre [14]),
	.datac(\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [14]),
	.datad(\switch_i_s1_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\rsp_xbar_mux_001|src_data[14]~32_combout ),
	.cout());
// synopsys translate_off
defparam \rsp_xbar_mux_001|src_data[14]~32 .lut_mask = 16'hECA0;
defparam \rsp_xbar_mux_001|src_data[14]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N28
cycloneii_lcell_comb \rsp_xbar_mux_001|src_data[14]~33 (
// Equation(s):
// \rsp_xbar_mux_001|src_data[14]~33_combout  = (\rsp_xbar_mux_001|src_data[14]~31_combout ) # ((\rsp_xbar_mux_001|src_data[14]~32_combout ) # ((\cpu_0_jtag_debug_module_translator|av_readdata_pre [14] & \rsp_xbar_demux|src1_valid~combout )))

	.dataa(\cpu_0_jtag_debug_module_translator|av_readdata_pre [14]),
	.datab(\rsp_xbar_mux_001|src_data[14]~31_combout ),
	.datac(\rsp_xbar_mux_001|src_data[14]~32_combout ),
	.datad(\rsp_xbar_demux|src1_valid~combout ),
	.cin(gnd),
	.combout(\rsp_xbar_mux_001|src_data[14]~33_combout ),
	.cout());
// synopsys translate_off
defparam \rsp_xbar_mux_001|src_data[14]~33 .lut_mask = 16'hFEFC;
defparam \rsp_xbar_mux_001|src_data[14]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N10
cycloneii_lcell_comb \rsp_xbar_mux_001|src_data[14] (
// Equation(s):
// \rsp_xbar_mux_001|src_data [14] = (\rsp_xbar_mux_001|src_data[14]~33_combout ) # ((\rsp_xbar_demux_001|src1_valid~0_combout  & \width_adapter_001|out_data [14]))

	.dataa(\rsp_xbar_demux_001|src1_valid~0_combout ),
	.datab(\rsp_xbar_mux_001|src_data[14]~33_combout ),
	.datac(vcc),
	.datad(\width_adapter_001|out_data [14]),
	.cin(gnd),
	.combout(\rsp_xbar_mux_001|src_data [14]),
	.cout());
// synopsys translate_off
defparam \rsp_xbar_mux_001|src_data[14] .lut_mask = 16'hEECC;
defparam \rsp_xbar_mux_001|src_data[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y16_N13
cycloneii_lcell_ff \led_red_o_s1_translator|av_readdata_pre[15] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\led_red_o|readdata [15]),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\led_red_o_s1_translator|av_readdata_pre [15]));

// Location: LCFF_X35_Y16_N15
cycloneii_lcell_ff \custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre[15] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\custom_counter_component_0|readdata [15]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre [15]));

// Location: LCCOMB_X35_Y16_N14
cycloneii_lcell_comb \rsp_xbar_mux_001|src_data[15]~34 (
// Equation(s):
// \rsp_xbar_mux_001|src_data[15]~34_combout  = (\led_red_o_s1_translator|read_latency_shift_reg [0] & ((\led_red_o_s1_translator|av_readdata_pre [15]) # ((\custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg [0] & 
// \custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre [15])))) # (!\led_red_o_s1_translator|read_latency_shift_reg [0] & (\custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg [0] & 
// (\custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre [15])))

	.dataa(\led_red_o_s1_translator|read_latency_shift_reg [0]),
	.datab(\custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg [0]),
	.datac(\custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre [15]),
	.datad(\led_red_o_s1_translator|av_readdata_pre [15]),
	.cin(gnd),
	.combout(\rsp_xbar_mux_001|src_data[15]~34_combout ),
	.cout());
// synopsys translate_off
defparam \rsp_xbar_mux_001|src_data[15]~34 .lut_mask = 16'hEAC0;
defparam \rsp_xbar_mux_001|src_data[15]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y16_N17
cycloneii_lcell_ff \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[15] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\jtag_uart_0|rvalid~regout ),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [15]));

// Location: LCFF_X35_Y16_N3
cycloneii_lcell_ff \switch_i_s1_translator|av_readdata_pre[15] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\switch_i|readdata [15]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\switch_i_s1_translator|av_readdata_pre [15]));

// Location: LCCOMB_X35_Y16_N16
cycloneii_lcell_comb \rsp_xbar_mux_001|src_data[15]~35 (
// Equation(s):
// \rsp_xbar_mux_001|src_data[15]~35_combout  = (\jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ((\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [15]) # ((\switch_i_s1_translator|read_latency_shift_reg [0] & 
// \switch_i_s1_translator|av_readdata_pre [15])))) # (!\jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & (\switch_i_s1_translator|read_latency_shift_reg [0] & ((\switch_i_s1_translator|av_readdata_pre [15]))))

	.dataa(\jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datab(\switch_i_s1_translator|read_latency_shift_reg [0]),
	.datac(\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [15]),
	.datad(\switch_i_s1_translator|av_readdata_pre [15]),
	.cin(gnd),
	.combout(\rsp_xbar_mux_001|src_data[15]~35_combout ),
	.cout());
// synopsys translate_off
defparam \rsp_xbar_mux_001|src_data[15]~35 .lut_mask = 16'hECA0;
defparam \rsp_xbar_mux_001|src_data[15]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N4
cycloneii_lcell_comb \rsp_xbar_mux_001|src_data[15]~36 (
// Equation(s):
// \rsp_xbar_mux_001|src_data[15]~36_combout  = (\rsp_xbar_mux_001|src_data[15]~35_combout ) # ((\rsp_xbar_mux_001|src_data[15]~34_combout ) # ((\cpu_0_jtag_debug_module_translator|av_readdata_pre [15] & \rsp_xbar_demux|src1_valid~combout )))

	.dataa(\rsp_xbar_mux_001|src_data[15]~35_combout ),
	.datab(\cpu_0_jtag_debug_module_translator|av_readdata_pre [15]),
	.datac(\rsp_xbar_mux_001|src_data[15]~34_combout ),
	.datad(\rsp_xbar_demux|src1_valid~combout ),
	.cin(gnd),
	.combout(\rsp_xbar_mux_001|src_data[15]~36_combout ),
	.cout());
// synopsys translate_off
defparam \rsp_xbar_mux_001|src_data[15]~36 .lut_mask = 16'hFEFA;
defparam \rsp_xbar_mux_001|src_data[15]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N22
cycloneii_lcell_comb \rsp_xbar_mux_001|src_data[15] (
// Equation(s):
// \rsp_xbar_mux_001|src_data [15] = (\rsp_xbar_mux_001|src_data[15]~36_combout ) # ((\rsp_xbar_demux_001|src1_valid~0_combout  & \width_adapter_001|out_data [15]))

	.dataa(vcc),
	.datab(\rsp_xbar_demux_001|src1_valid~0_combout ),
	.datac(\rsp_xbar_mux_001|src_data[15]~36_combout ),
	.datad(\width_adapter_001|out_data [15]),
	.cin(gnd),
	.combout(\rsp_xbar_mux_001|src_data [15]),
	.cout());
// synopsys translate_off
defparam \rsp_xbar_mux_001|src_data[15] .lut_mask = 16'hFCF0;
defparam \rsp_xbar_mux_001|src_data[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y17_N21
cycloneii_lcell_ff \switch_i_s1_translator|av_readdata_pre[16] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\switch_i|readdata [16]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\switch_i_s1_translator|av_readdata_pre [16]));

// Location: LCCOMB_X37_Y17_N20
cycloneii_lcell_comb \rsp_xbar_mux_001|src_data[16]~38 (
// Equation(s):
// \rsp_xbar_mux_001|src_data[16]~38_combout  = (\jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ((\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [16]) # ((\switch_i_s1_translator|read_latency_shift_reg [0] & 
// \switch_i_s1_translator|av_readdata_pre [16])))) # (!\jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & (\switch_i_s1_translator|read_latency_shift_reg [0] & (\switch_i_s1_translator|av_readdata_pre [16])))

	.dataa(\jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datab(\switch_i_s1_translator|read_latency_shift_reg [0]),
	.datac(\switch_i_s1_translator|av_readdata_pre [16]),
	.datad(\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [16]),
	.cin(gnd),
	.combout(\rsp_xbar_mux_001|src_data[16]~38_combout ),
	.cout());
// synopsys translate_off
defparam \rsp_xbar_mux_001|src_data[16]~38 .lut_mask = 16'hEAC0;
defparam \rsp_xbar_mux_001|src_data[16]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y20_N9
cycloneii_lcell_ff \led_red_o_s1_translator|av_readdata_pre[17] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\led_red_o|readdata [17]),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\led_red_o_s1_translator|av_readdata_pre [17]));

// Location: LCFF_X37_Y20_N11
cycloneii_lcell_ff \custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre[17] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\custom_counter_component_0|readdata [17]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre [17]));

// Location: LCCOMB_X37_Y20_N10
cycloneii_lcell_comb \rsp_xbar_mux_001|src_data[17]~40 (
// Equation(s):
// \rsp_xbar_mux_001|src_data[17]~40_combout  = (\led_red_o_s1_translator|read_latency_shift_reg [0] & ((\led_red_o_s1_translator|av_readdata_pre [17]) # ((\custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre [17] & 
// \custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg [0])))) # (!\led_red_o_s1_translator|read_latency_shift_reg [0] & (((\custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre [17] & 
// \custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg [0]))))

	.dataa(\led_red_o_s1_translator|read_latency_shift_reg [0]),
	.datab(\led_red_o_s1_translator|av_readdata_pre [17]),
	.datac(\custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre [17]),
	.datad(\custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\rsp_xbar_mux_001|src_data[17]~40_combout ),
	.cout());
// synopsys translate_off
defparam \rsp_xbar_mux_001|src_data[17]~40 .lut_mask = 16'hF888;
defparam \rsp_xbar_mux_001|src_data[17]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y20_N18
cycloneii_lcell_comb \cpu_0|E_invert_arith_src_msb~0 (
// Equation(s):
// \cpu_0|E_invert_arith_src_msb~0_combout  = (\cpu_0|D_iw [2] & ((\cpu_0|Equal2~6_combout ) # ((\cpu_0|Equal2~1_combout )))) # (!\cpu_0|D_iw [2] & (((!\cpu_0|D_ctrl_logic~9_combout ))))

	.dataa(\cpu_0|D_iw [2]),
	.datab(\cpu_0|Equal2~6_combout ),
	.datac(\cpu_0|D_ctrl_logic~9_combout ),
	.datad(\cpu_0|Equal2~1_combout ),
	.cin(gnd),
	.combout(\cpu_0|E_invert_arith_src_msb~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_invert_arith_src_msb~0 .lut_mask = 16'hAF8D;
defparam \cpu_0|E_invert_arith_src_msb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N12
cycloneii_lcell_comb \cpu_0|E_invert_arith_src_msb~1 (
// Equation(s):
// \cpu_0|E_invert_arith_src_msb~1_combout  = (\cpu_0|R_valid~regout  & (((!\cpu_0|D_iw [5] & \cpu_0|E_invert_arith_src_msb~0_combout )) # (!\cpu_0|D_ctrl_alu_subtract~4_combout )))

	.dataa(\cpu_0|R_valid~regout ),
	.datab(\cpu_0|D_ctrl_alu_subtract~4_combout ),
	.datac(\cpu_0|D_iw [5]),
	.datad(\cpu_0|E_invert_arith_src_msb~0_combout ),
	.cin(gnd),
	.combout(\cpu_0|E_invert_arith_src_msb~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_invert_arith_src_msb~1 .lut_mask = 16'h2A22;
defparam \cpu_0|E_invert_arith_src_msb~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y22_N19
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[1] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [1]));

// Location: LCCOMB_X49_Y22_N22
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~1 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~1_combout  = (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [1] & 
// ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [36]) # 
// ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [37]) # 
// (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ))))

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [36]),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [1]),
	.datac(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [37]),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~1 .lut_mask = 16'hCC8C;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N16
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|comb~1 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|comb~1_combout  = (\cmd_xbar_mux|WideOr1~combout  & (\cmd_xbar_mux|src_data [46] & (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|comb~0_combout  & 
// \cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|m0_write~0_combout )))

	.dataa(\cmd_xbar_mux|WideOr1~combout ),
	.datab(\cmd_xbar_mux|src_data [46]),
	.datac(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|comb~0_combout ),
	.datad(\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|m0_write~0_combout ),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|comb~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|comb~1 .lut_mask = 16'h8000;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|comb~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y19_N9
cycloneii_lcell_ff \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|read_req (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift [9]),
	.aclr(\auto_hub|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|write_stalled~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|read_req~regout ));

// Location: LCFF_X29_Y19_N21
cycloneii_lcell_ff \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count~5_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count [7]));

// Location: LCCOMB_X29_Y19_N4
cycloneii_lcell_comb \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count~3 (
	.dataa(vcc),
	.datab(\auto_hub|shadow_jsm|state [4]),
	.datac(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count [7]),
	.datad(vcc),
	.cin(gnd),
	.combout(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count~3_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count~3 .lut_mask = 16'hC0C0;
defparam \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N28
cycloneii_lcell_comb \jtag_uart_0|av_readdata[0]~1 (
// Equation(s):
// \jtag_uart_0|av_readdata[0]~1_combout  = (\jtag_uart_0|read_0~regout  & ((\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b [0]))) # (!\jtag_uart_0|read_0~regout  & (\jtag_uart_0|ien_AF~regout ))

	.dataa(\jtag_uart_0|ien_AF~regout ),
	.datab(\jtag_uart_0|read_0~regout ),
	.datac(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\jtag_uart_0|av_readdata[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart_0|av_readdata[0]~1 .lut_mask = 16'hE2E2;
defparam \jtag_uart_0|av_readdata[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y19_N15
cycloneii_lcell_ff \switch_i|readdata[0] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\switch_i|read_mux_out [0]),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\switch_i|readdata [0]));

// Location: LCCOMB_X45_Y17_N2
cycloneii_lcell_comb \cpu_0|Equal127~3 (
// Equation(s):
// \cpu_0|Equal127~3_combout  = (\cpu_0|D_iw [6] & (!\cpu_0|D_iw [8] & (!\cpu_0|D_iw [7] & \cpu_0|R_ctrl_wrctl_inst~regout )))

	.dataa(\cpu_0|D_iw [6]),
	.datab(\cpu_0|D_iw [8]),
	.datac(\cpu_0|D_iw [7]),
	.datad(\cpu_0|R_ctrl_wrctl_inst~regout ),
	.cin(gnd),
	.combout(\cpu_0|Equal127~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|Equal127~3 .lut_mask = 16'h0200;
defparam \cpu_0|Equal127~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y18_N11
cycloneii_lcell_ff \cpu_0|R_ctrl_rot_right (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|D_ctrl_rot_right~0_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|R_ctrl_rot_right~regout ));

// Location: LCFF_X49_Y22_N3
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg[21] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg [21]));

// Location: LCFF_X30_Y22_N13
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|sync2_udr (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|sync2_udr~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|sync2_udr~regout ));

// Location: LCFF_X41_Y21_N13
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|monitor_go (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|monitor_go~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|monitor_go~regout ));

// Location: LCFF_X35_Y15_N23
cycloneii_lcell_ff \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][51] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~12_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][51]~regout ));

// Location: LCCOMB_X35_Y15_N22
cycloneii_lcell_comb \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~12 (
// Equation(s):
// \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~12_combout  = (\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][51]~regout ) # 
// (!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [2])

	.dataa(vcc),
	.datab(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [2]),
	.datac(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][51]~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~12_combout ),
	.cout());
// synopsys translate_off
defparam \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~12 .lut_mask = 16'hF3F3;
defparam \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N12
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[11]~9 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[11]~9_combout  = (\cmd_xbar_mux|src_data [46] & ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a 
// [11]))) # (!\cmd_xbar_mux|src_data [46] & (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_reg_readdata~0_combout ))

	.dataa(vcc),
	.datab(\cmd_xbar_mux|src_data [46]),
	.datac(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[11]~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[11]~9 .lut_mask = 16'hFC30;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[11]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N6
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[13]~10 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[13]~10_combout  = (\cmd_xbar_mux|src_data [46] & ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a 
// [13]))) # (!\cmd_xbar_mux|src_data [46] & (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_reg_readdata~0_combout ))

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a [13]),
	.datac(\cmd_xbar_mux|src_data [46]),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[13]~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[13]~10 .lut_mask = 16'hCACA;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[13]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N12
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[12]~11 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[12]~11_combout  = (\cmd_xbar_mux|src_data [46] & ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a 
// [12]))) # (!\cmd_xbar_mux|src_data [46] & (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_reg_readdata~0_combout ))

	.dataa(\cmd_xbar_mux|src_data [46]),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.datac(vcc),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[12]~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[12]~11 .lut_mask = 16'hEE44;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[12]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N2
cycloneii_lcell_comb \width_adapter_001|data_reg~8 (
// Equation(s):
// \width_adapter_001|data_reg~8_combout  = (!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout  & (!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout  & 
// ((\sram_0|readdata [5]) # (\width_adapter_001|data_reg [5]))))

	.dataa(\sram_0|readdata [5]),
	.datab(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout ),
	.datac(\width_adapter_001|data_reg [5]),
	.datad(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout ),
	.cin(gnd),
	.combout(\width_adapter_001|data_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \width_adapter_001|data_reg~8 .lut_mask = 16'h0032;
defparam \width_adapter_001|data_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N4
cycloneii_lcell_comb \width_adapter_001|data_reg~9 (
// Equation(s):
// \width_adapter_001|data_reg~9_combout  = (!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout  & (!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout  & 
// ((\sram_0|readdata [14]) # (\width_adapter_001|data_reg [14]))))

	.dataa(\sram_0|readdata [14]),
	.datab(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout ),
	.datac(\width_adapter_001|data_reg [14]),
	.datad(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout ),
	.cin(gnd),
	.combout(\width_adapter_001|data_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \width_adapter_001|data_reg~9 .lut_mask = 16'h0032;
defparam \width_adapter_001|data_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N6
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[14]~13 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[14]~13_combout  = (\cmd_xbar_mux|src_data [46] & ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a 
// [14]))) # (!\cmd_xbar_mux|src_data [46] & (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_reg_readdata~0_combout ))

	.dataa(vcc),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.datac(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a [14]),
	.datad(\cmd_xbar_mux|src_data [46]),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[14]~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[14]~13 .lut_mask = 16'hF0CC;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[14]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N6
cycloneii_lcell_comb \width_adapter_001|data_reg~10 (
// Equation(s):
// \width_adapter_001|data_reg~10_combout  = (!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout  & (!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout  & 
// ((\sram_0|readdata [15]) # (\width_adapter_001|data_reg [15]))))

	.dataa(\sram_0|readdata [15]),
	.datab(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout ),
	.datac(\width_adapter_001|data_reg [15]),
	.datad(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout ),
	.cin(gnd),
	.combout(\width_adapter_001|data_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \width_adapter_001|data_reg~10 .lut_mask = 16'h0032;
defparam \width_adapter_001|data_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N16
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[9]~16 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[9]~16_combout  = (\cmd_xbar_mux|src_data [46] & ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a 
// [9]))) # (!\cmd_xbar_mux|src_data [46] & (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_reg_readdata~0_combout ))

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a [9]),
	.datac(\cmd_xbar_mux|src_data [46]),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[9]~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[9]~16 .lut_mask = 16'hCACA;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[9]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y17_N23
cycloneii_lcell_ff \cpu_0_jtag_debug_module_translator|av_readdata_pre[27] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[27]~26_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0_jtag_debug_module_translator|av_readdata_pre [27]));

// Location: LCCOMB_X36_Y16_N6
cycloneii_lcell_comb \cpu_0|F_iw[27]~46 (
// Equation(s):
// \cpu_0|F_iw[27]~46_combout  = (!\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout  & (\cpu_0_jtag_debug_module_translator|read_latency_shift_reg [0] & \cpu_0_jtag_debug_module_translator|av_readdata_pre [27]))

	.dataa(vcc),
	.datab(\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout ),
	.datac(\cpu_0_jtag_debug_module_translator|read_latency_shift_reg [0]),
	.datad(\cpu_0_jtag_debug_module_translator|av_readdata_pre [27]),
	.cin(gnd),
	.combout(\cpu_0|F_iw[27]~46_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|F_iw[27]~46 .lut_mask = 16'h3000;
defparam \cpu_0|F_iw[27]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y16_N17
cycloneii_lcell_ff \cpu_0_jtag_debug_module_translator|av_readdata_pre[28] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[28]~27_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0_jtag_debug_module_translator|av_readdata_pre [28]));

// Location: LCCOMB_X35_Y20_N12
cycloneii_lcell_comb \cpu_0|F_iw[29]~50 (
// Equation(s):
// \cpu_0|F_iw[29]~50_combout  = (\cpu_0_jtag_debug_module_translator|av_readdata_pre [29] & (\cpu_0_jtag_debug_module_translator|read_latency_shift_reg [0] & !\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout ))

	.dataa(\cpu_0_jtag_debug_module_translator|av_readdata_pre [29]),
	.datab(vcc),
	.datac(\cpu_0_jtag_debug_module_translator|read_latency_shift_reg [0]),
	.datad(\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout ),
	.cin(gnd),
	.combout(\cpu_0|F_iw[29]~50_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|F_iw[29]~50 .lut_mask = 16'h00A0;
defparam \cpu_0|F_iw[29]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y16_N21
cycloneii_lcell_ff \cpu_0_jtag_debug_module_translator|av_readdata_pre[30] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[30]~29_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0_jtag_debug_module_translator|av_readdata_pre [30]));

// Location: LCFF_X35_Y16_N11
cycloneii_lcell_ff \cpu_0_jtag_debug_module_translator|av_readdata_pre[31] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[31]~30_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0_jtag_debug_module_translator|av_readdata_pre [31]));

// Location: LCCOMB_X35_Y16_N20
cycloneii_lcell_comb \cpu_0|F_iw[31]~54 (
// Equation(s):
// \cpu_0|F_iw[31]~54_combout  = (\cpu_0_jtag_debug_module_translator|av_readdata_pre [31] & (\cpu_0_jtag_debug_module_translator|read_latency_shift_reg [0] & !\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout ))

	.dataa(\cpu_0_jtag_debug_module_translator|av_readdata_pre [31]),
	.datab(vcc),
	.datac(\cpu_0_jtag_debug_module_translator|read_latency_shift_reg [0]),
	.datad(\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout ),
	.cin(gnd),
	.combout(\cpu_0|F_iw[31]~54_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|F_iw[31]~54 .lut_mask = 16'h00A0;
defparam \cpu_0|F_iw[31]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N12
cycloneii_lcell_comb \width_adapter_001|data_reg~12 (
// Equation(s):
// \width_adapter_001|data_reg~12_combout  = (!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout  & (!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout  & 
// ((\width_adapter_001|data_reg [10]) # (\sram_0|readdata [10]))))

	.dataa(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout ),
	.datab(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout ),
	.datac(\width_adapter_001|data_reg [10]),
	.datad(\sram_0|readdata [10]),
	.cin(gnd),
	.combout(\width_adapter_001|data_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \width_adapter_001|data_reg~12 .lut_mask = 16'h1110;
defparam \width_adapter_001|data_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N22
cycloneii_lcell_comb \width_adapter_001|data_reg~15 (
// Equation(s):
// \width_adapter_001|data_reg~15_combout  = (!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout  & (!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout  & 
// ((\sram_0|readdata [6]) # (\width_adapter_001|data_reg [6]))))

	.dataa(\sram_0|readdata [6]),
	.datab(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout ),
	.datac(\width_adapter_001|data_reg [6]),
	.datad(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout ),
	.cin(gnd),
	.combout(\width_adapter_001|data_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \width_adapter_001|data_reg~15 .lut_mask = 16'h0032;
defparam \width_adapter_001|data_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N20
cycloneii_lcell_comb \rsp_xbar_mux_001|src_payload~13 (
// Equation(s):
// \rsp_xbar_mux_001|src_payload~13_combout  = (\cpu_0_jtag_debug_module_translator|read_latency_shift_reg [0] & (\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout  & 
// \cpu_0_jtag_debug_module_translator|av_readdata_pre [20]))

	.dataa(\cpu_0_jtag_debug_module_translator|read_latency_shift_reg [0]),
	.datab(vcc),
	.datac(\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout ),
	.datad(\cpu_0_jtag_debug_module_translator|av_readdata_pre [20]),
	.cin(gnd),
	.combout(\rsp_xbar_mux_001|src_payload~13_combout ),
	.cout());
// synopsys translate_off
defparam \rsp_xbar_mux_001|src_payload~13 .lut_mask = 16'hA000;
defparam \rsp_xbar_mux_001|src_payload~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y17_N2
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[21]~21 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[21]~21_combout  = (\cmd_xbar_mux|src_data [46] & ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a 
// [21]))) # (!\cmd_xbar_mux|src_data [46] & (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_reg_readdata~0_combout ))

	.dataa(vcc),
	.datab(\cmd_xbar_mux|src_data [46]),
	.datac(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[21]~21 .lut_mask = 16'hFC30;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N2
cycloneii_lcell_comb \rsp_xbar_mux_001|src_payload~15 (
// Equation(s):
// \rsp_xbar_mux_001|src_payload~15_combout  = (\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout  & (\cpu_0_jtag_debug_module_translator|read_latency_shift_reg [0] & 
// \cpu_0_jtag_debug_module_translator|av_readdata_pre [18]))

	.dataa(\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout ),
	.datab(\cpu_0_jtag_debug_module_translator|read_latency_shift_reg [0]),
	.datac(\cpu_0_jtag_debug_module_translator|av_readdata_pre [18]),
	.datad(vcc),
	.cin(gnd),
	.combout(\rsp_xbar_mux_001|src_payload~15_combout ),
	.cout());
// synopsys translate_off
defparam \rsp_xbar_mux_001|src_payload~15 .lut_mask = 16'h8080;
defparam \rsp_xbar_mux_001|src_payload~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y18_N29
cycloneii_lcell_ff \custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre[18] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\custom_counter_component_0|readdata [18]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre [18]));

// Location: LCCOMB_X34_Y18_N28
cycloneii_lcell_comb \rsp_xbar_mux_001|src_data[18]~44 (
// Equation(s):
// \rsp_xbar_mux_001|src_data[18]~44_combout  = (\jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ((\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [18]) # 
// ((\custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg [0] & \custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre [18])))) # (!\jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & 
// (\custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg [0] & (\custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre [18])))

	.dataa(\jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datab(\custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg [0]),
	.datac(\custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre [18]),
	.datad(\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [18]),
	.cin(gnd),
	.combout(\rsp_xbar_mux_001|src_data[18]~44_combout ),
	.cout());
// synopsys translate_off
defparam \rsp_xbar_mux_001|src_data[18]~44 .lut_mask = 16'hEAC0;
defparam \rsp_xbar_mux_001|src_data[18]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N22
cycloneii_lcell_comb \rsp_xbar_mux_001|src_data[18] (
// Equation(s):
// \rsp_xbar_mux_001|src_data [18] = (\rsp_xbar_mux_001|src_payload~15_combout ) # ((\rsp_xbar_mux_001|src_data[18]~44_combout ) # ((\rsp_xbar_mux_001|src_payload~12_combout  & \sram_0|readdata [2])))

	.dataa(\rsp_xbar_mux_001|src_payload~12_combout ),
	.datab(\rsp_xbar_mux_001|src_payload~15_combout ),
	.datac(\sram_0|readdata [2]),
	.datad(\rsp_xbar_mux_001|src_data[18]~44_combout ),
	.cin(gnd),
	.combout(\rsp_xbar_mux_001|src_data [18]),
	.cout());
// synopsys translate_off
defparam \rsp_xbar_mux_001|src_data[18] .lut_mask = 16'hFFEC;
defparam \rsp_xbar_mux_001|src_data[18] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y17_N28
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[20]~22 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[20]~22_combout  = (\cmd_xbar_mux|src_data [46] & ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a 
// [20]))) # (!\cmd_xbar_mux|src_data [46] & (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_reg_readdata~0_combout ))

	.dataa(vcc),
	.datab(\cmd_xbar_mux|src_data [46]),
	.datac(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[20]~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[20]~22 .lut_mask = 16'hFC30;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[20]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y17_N24
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[18]~24 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[18]~24_combout  = (\cmd_xbar_mux|src_data [46] & ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a 
// [18]))) # (!\cmd_xbar_mux|src_data [46] & (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_reg_readdata~0_combout ))

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.datab(vcc),
	.datac(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a [18]),
	.datad(\cmd_xbar_mux|src_data [46]),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[18]~24_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[18]~24 .lut_mask = 16'hF0AA;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[18]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y21_N13
cycloneii_lcell_ff \push_button_i|readdata[1] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\push_button_i|read_mux_out [1]),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\push_button_i|readdata [1]));

// Location: LCCOMB_X36_Y19_N26
cycloneii_lcell_comb \led_red_o|readdata[1] (
// Equation(s):
// \led_red_o|readdata [1] = (!\cpu_0|W_alu_result [3] & (\led_red_o|data_out [1] & !\cpu_0|W_alu_result [2]))

	.dataa(vcc),
	.datab(\cpu_0|W_alu_result [3]),
	.datac(\led_red_o|data_out [1]),
	.datad(\cpu_0|W_alu_result [2]),
	.cin(gnd),
	.combout(\led_red_o|readdata [1]),
	.cout());
// synopsys translate_off
defparam \led_red_o|readdata[1] .lut_mask = 16'h0030;
defparam \led_red_o|readdata[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N18
cycloneii_lcell_comb \led_green_o|readdata[2] (
// Equation(s):
// \led_green_o|readdata [2] = (\led_green_o|data_out [2] & (!\cpu_0|W_alu_result [3] & !\cpu_0|W_alu_result [2]))

	.dataa(vcc),
	.datab(\led_green_o|data_out [2]),
	.datac(\cpu_0|W_alu_result [3]),
	.datad(\cpu_0|W_alu_result [2]),
	.cin(gnd),
	.combout(\led_green_o|readdata [2]),
	.cout());
// synopsys translate_off
defparam \led_green_o|readdata[2] .lut_mask = 16'h000C;
defparam \led_green_o|readdata[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y20_N9
cycloneii_lcell_ff \custom_counter_component_0|readdata[2] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\custom_counter_component_0|Selector29~0_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\custom_counter_component_0|readdata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|readdata [2]));

// Location: LCCOMB_X33_Y18_N22
cycloneii_lcell_comb \jtag_uart_0|av_readdata[3]~4 (
// Equation(s):
// \jtag_uart_0|av_readdata[3]~4_combout  = (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b [3] & \jtag_uart_0|read_0~regout )

	.dataa(vcc),
	.datab(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b [3]),
	.datac(\jtag_uart_0|read_0~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\jtag_uart_0|av_readdata[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart_0|av_readdata[3]~4 .lut_mask = 16'hC0C0;
defparam \jtag_uart_0|av_readdata[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y18_N27
cycloneii_lcell_ff \switch_i|readdata[3] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\switch_i|read_mux_out [3]),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\switch_i|readdata [3]));

// Location: LCCOMB_X30_Y19_N2
cycloneii_lcell_comb \led_green_o|readdata[6] (
// Equation(s):
// \led_green_o|readdata [6] = (!\cpu_0|W_alu_result [2] & (\led_green_o|data_out [6] & !\cpu_0|W_alu_result [3]))

	.dataa(\cpu_0|W_alu_result [2]),
	.datab(vcc),
	.datac(\led_green_o|data_out [6]),
	.datad(\cpu_0|W_alu_result [3]),
	.cin(gnd),
	.combout(\led_green_o|readdata [6]),
	.cout());
// synopsys translate_off
defparam \led_green_o|readdata[6] .lut_mask = 16'h0050;
defparam \led_green_o|readdata[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y19_N31
cycloneii_lcell_ff \custom_counter_component_0|readdata[6] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\custom_counter_component_0|Selector25~0_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\custom_counter_component_0|readdata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|readdata [6]));

// Location: LCCOMB_X36_Y18_N6
cycloneii_lcell_comb \jtag_uart_0|av_readdata[6]~7 (
// Equation(s):
// \jtag_uart_0|av_readdata[6]~7_combout  = (\jtag_uart_0|read_0~regout  & \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b [6])

	.dataa(vcc),
	.datab(\jtag_uart_0|read_0~regout ),
	.datac(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b [6]),
	.datad(vcc),
	.cin(gnd),
	.combout(\jtag_uart_0|av_readdata[6]~7_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart_0|av_readdata[6]~7 .lut_mask = 16'hC0C0;
defparam \jtag_uart_0|av_readdata[6]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y19_N17
cycloneii_lcell_ff \switch_i|readdata[7] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\switch_i|read_mux_out [7]),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\switch_i|readdata [7]));

// Location: LCCOMB_X34_Y19_N6
cycloneii_lcell_comb \led_red_o|readdata[7] (
// Equation(s):
// \led_red_o|readdata [7] = (\led_red_o|data_out [7] & (!\cpu_0|W_alu_result [2] & !\cpu_0|W_alu_result [3]))

	.dataa(\led_red_o|data_out [7]),
	.datab(vcc),
	.datac(\cpu_0|W_alu_result [2]),
	.datad(\cpu_0|W_alu_result [3]),
	.cin(gnd),
	.combout(\led_red_o|readdata [7]),
	.cout());
// synopsys translate_off
defparam \led_red_o|readdata[7] .lut_mask = 16'h000A;
defparam \led_red_o|readdata[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N28
cycloneii_lcell_comb \jtag_uart_0|av_readdata[7]~8 (
// Equation(s):
// \jtag_uart_0|av_readdata[7]~8_combout  = (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b [7] & \jtag_uart_0|read_0~regout )

	.dataa(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b [7]),
	.datab(vcc),
	.datac(\jtag_uart_0|read_0~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\jtag_uart_0|av_readdata[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart_0|av_readdata[7]~8 .lut_mask = 16'hA0A0;
defparam \jtag_uart_0|av_readdata[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y19_N5
cycloneii_lcell_ff \switch_i|readdata[8] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\switch_i|read_mux_out [8]),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\switch_i|readdata [8]));

// Location: LCCOMB_X34_Y19_N28
cycloneii_lcell_comb \led_red_o|readdata[8] (
// Equation(s):
// \led_red_o|readdata [8] = (!\cpu_0|W_alu_result [3] & (!\cpu_0|W_alu_result [2] & \led_red_o|data_out [8]))

	.dataa(vcc),
	.datab(\cpu_0|W_alu_result [3]),
	.datac(\cpu_0|W_alu_result [2]),
	.datad(\led_red_o|data_out [8]),
	.cin(gnd),
	.combout(\led_red_o|readdata [8]),
	.cout());
// synopsys translate_off
defparam \led_red_o|readdata[8] .lut_mask = 16'h0300;
defparam \led_red_o|readdata[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y21_N3
cycloneii_lcell_ff \push_button_i|d1_data_in[0] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\push_button_i_external_connection_export~combout [0]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\push_button_i|d1_data_in [0]));

// Location: LCFF_X40_Y21_N29
cycloneii_lcell_ff \push_button_i|d2_data_in[0] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\push_button_i|d2_data_in[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\push_button_i|d2_data_in [0]));

// Location: LCCOMB_X40_Y21_N24
cycloneii_lcell_comb \push_button_i|edge_capture~1 (
// Equation(s):
// \push_button_i|edge_capture~1_combout  = (!\push_button_i|edge_capture_wr_strobe~0_combout  & ((\push_button_i|edge_capture [0]) # ((!\push_button_i|d2_data_in [0] & \push_button_i|d1_data_in [0]))))

	.dataa(\push_button_i|edge_capture_wr_strobe~0_combout ),
	.datab(\push_button_i|d2_data_in [0]),
	.datac(\push_button_i|edge_capture [0]),
	.datad(\push_button_i|d1_data_in [0]),
	.cin(gnd),
	.combout(\push_button_i|edge_capture~1_combout ),
	.cout());
// synopsys translate_off
defparam \push_button_i|edge_capture~1 .lut_mask = 16'h5150;
defparam \push_button_i|edge_capture~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y18_N9
cycloneii_lcell_ff \push_button_i|d2_data_in[3] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\push_button_i|d1_data_in [3]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\push_button_i|d2_data_in [3]));

// Location: LCFF_X32_Y18_N27
cycloneii_lcell_ff \push_button_i|d1_data_in[2] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\push_button_i|d1_data_in[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\push_button_i|d1_data_in [2]));

// Location: LCFF_X32_Y18_N13
cycloneii_lcell_ff \push_button_i|d2_data_in[2] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\push_button_i|d2_data_in[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\push_button_i|d2_data_in [2]));

// Location: LCCOMB_X32_Y18_N20
cycloneii_lcell_comb \push_button_i|edge_capture~3 (
// Equation(s):
// \push_button_i|edge_capture~3_combout  = (!\push_button_i|edge_capture_wr_strobe~0_combout  & ((\push_button_i|edge_capture [2]) # ((!\push_button_i|d2_data_in [2] & \push_button_i|d1_data_in [2]))))

	.dataa(\push_button_i|d2_data_in [2]),
	.datab(\push_button_i|d1_data_in [2]),
	.datac(\push_button_i|edge_capture [2]),
	.datad(\push_button_i|edge_capture_wr_strobe~0_combout ),
	.cin(gnd),
	.combout(\push_button_i|edge_capture~3_combout ),
	.cout());
// synopsys translate_off
defparam \push_button_i|edge_capture~3 .lut_mask = 16'h00F4;
defparam \push_button_i|edge_capture~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N0
cycloneii_lcell_comb \jtag_uart_0|LessThan0~0 (
// Equation(s):
// \jtag_uart_0|LessThan0~0_combout  = (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [3] & 
// ((\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [2]) # ((\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [1]) # 
// (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [0]))))

	.dataa(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [2]),
	.datab(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [1]),
	.datac(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [0]),
	.datad(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [3]),
	.cin(gnd),
	.combout(\jtag_uart_0|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart_0|LessThan0~0 .lut_mask = 16'hFE00;
defparam \jtag_uart_0|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N6
cycloneii_lcell_comb \jtag_uart_0|LessThan1~1 (
// Equation(s):
// \jtag_uart_0|LessThan1~1_combout  = (\jtag_uart_0|Add0~6_combout ) # (\jtag_uart_0|Add0~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\jtag_uart_0|Add0~6_combout ),
	.datad(\jtag_uart_0|Add0~8_combout ),
	.cin(gnd),
	.combout(\jtag_uart_0|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart_0|LessThan1~1 .lut_mask = 16'hFFF0;
defparam \jtag_uart_0|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N22
cycloneii_lcell_comb \led_red_o|readdata[10] (
// Equation(s):
// \led_red_o|readdata [10] = (\led_red_o|data_out [10] & (!\cpu_0|W_alu_result [2] & !\cpu_0|W_alu_result [3]))

	.dataa(\led_red_o|data_out [10]),
	.datab(vcc),
	.datac(\cpu_0|W_alu_result [2]),
	.datad(\cpu_0|W_alu_result [3]),
	.cin(gnd),
	.combout(\led_red_o|readdata [10]),
	.cout());
// synopsys translate_off
defparam \led_red_o|readdata[10] .lut_mask = 16'h000A;
defparam \led_red_o|readdata[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y20_N21
cycloneii_lcell_ff \custom_counter_component_0|readdata[10] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\custom_counter_component_0|Selector21~0_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\custom_counter_component_0|readdata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|readdata [10]));

// Location: LCFF_X33_Y20_N5
cycloneii_lcell_ff \jtag_uart_0|ac (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\jtag_uart_0|ac~1_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\jtag_uart_0|ac~regout ));

// Location: LCFF_X33_Y20_N31
cycloneii_lcell_ff \switch_i|readdata[10] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\switch_i|read_mux_out [10]),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\switch_i|readdata [10]));

// Location: LCCOMB_X33_Y17_N24
cycloneii_lcell_comb \led_red_o|readdata[11] (
// Equation(s):
// \led_red_o|readdata [11] = (\led_red_o|data_out [11] & (!\cpu_0|W_alu_result [3] & !\cpu_0|W_alu_result [2]))

	.dataa(\led_red_o|data_out [11]),
	.datab(vcc),
	.datac(\cpu_0|W_alu_result [3]),
	.datad(\cpu_0|W_alu_result [2]),
	.cin(gnd),
	.combout(\led_red_o|readdata [11]),
	.cout());
// synopsys translate_off
defparam \led_red_o|readdata[11] .lut_mask = 16'h000A;
defparam \led_red_o|readdata[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N14
cycloneii_lcell_comb \led_red_o|readdata[13] (
// Equation(s):
// \led_red_o|readdata [13] = (!\cpu_0|W_alu_result [3] & (!\cpu_0|W_alu_result [2] & \led_red_o|data_out [13]))

	.dataa(vcc),
	.datab(\cpu_0|W_alu_result [3]),
	.datac(\cpu_0|W_alu_result [2]),
	.datad(\led_red_o|data_out [13]),
	.cin(gnd),
	.combout(\led_red_o|readdata [13]),
	.cout());
// synopsys translate_off
defparam \led_red_o|readdata[13] .lut_mask = 16'h0300;
defparam \led_red_o|readdata[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y20_N31
cycloneii_lcell_ff \custom_counter_component_0|readdata[13] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\custom_counter_component_0|Selector18~0_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\custom_counter_component_0|readdata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|readdata [13]));

// Location: LCFF_X35_Y19_N19
cycloneii_lcell_ff \switch_i|readdata[13] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\switch_i|read_mux_out [13]),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\switch_i|readdata [13]));

// Location: LCCOMB_X34_Y17_N26
cycloneii_lcell_comb \rsp_xbar_mux_001|src_payload~16 (
// Equation(s):
// \rsp_xbar_mux_001|src_payload~16_combout  = (\cpu_0_jtag_debug_module_translator|read_latency_shift_reg [0] & (\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout  & 
// \cpu_0_jtag_debug_module_translator|av_readdata_pre [21]))

	.dataa(\cpu_0_jtag_debug_module_translator|read_latency_shift_reg [0]),
	.datab(vcc),
	.datac(\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout ),
	.datad(\cpu_0_jtag_debug_module_translator|av_readdata_pre [21]),
	.cin(gnd),
	.combout(\rsp_xbar_mux_001|src_payload~16_combout ),
	.cout());
// synopsys translate_off
defparam \rsp_xbar_mux_001|src_payload~16 .lut_mask = 16'hA000;
defparam \rsp_xbar_mux_001|src_payload~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y17_N13
cycloneii_lcell_ff \custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre[21] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\custom_counter_component_0|readdata [21]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre [21]));

// Location: LCCOMB_X34_Y17_N12
cycloneii_lcell_comb \rsp_xbar_mux_001|src_data[21]~45 (
// Equation(s):
// \rsp_xbar_mux_001|src_data[21]~45_combout  = (\custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg [0] & ((\custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre [21]) # 
// ((\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [21] & \jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0])))) # (!\custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg [0] & 
// (\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [21] & ((\jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]))))

	.dataa(\custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg [0]),
	.datab(\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [21]),
	.datac(\custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre [21]),
	.datad(\jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\rsp_xbar_mux_001|src_data[21]~45_combout ),
	.cout());
// synopsys translate_off
defparam \rsp_xbar_mux_001|src_data[21]~45 .lut_mask = 16'hECA0;
defparam \rsp_xbar_mux_001|src_data[21]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N30
cycloneii_lcell_comb \rsp_xbar_mux_001|src_data[21] (
// Equation(s):
// \rsp_xbar_mux_001|src_data [21] = (\rsp_xbar_mux_001|src_data[21]~45_combout ) # ((\rsp_xbar_mux_001|src_payload~16_combout ) # ((\sram_0|readdata [5] & \rsp_xbar_mux_001|src_payload~12_combout )))

	.dataa(\rsp_xbar_mux_001|src_data[21]~45_combout ),
	.datab(\rsp_xbar_mux_001|src_payload~16_combout ),
	.datac(\sram_0|readdata [5]),
	.datad(\rsp_xbar_mux_001|src_payload~12_combout ),
	.cin(gnd),
	.combout(\rsp_xbar_mux_001|src_data [21]),
	.cout());
// synopsys translate_off
defparam \rsp_xbar_mux_001|src_data[21] .lut_mask = 16'hFEEE;
defparam \rsp_xbar_mux_001|src_data[21] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N2
cycloneii_lcell_comb \led_red_o|readdata[14] (
// Equation(s):
// \led_red_o|readdata [14] = (\led_red_o|data_out [14] & (!\cpu_0|W_alu_result [2] & !\cpu_0|W_alu_result [3]))

	.dataa(\led_red_o|data_out [14]),
	.datab(\cpu_0|W_alu_result [2]),
	.datac(\cpu_0|W_alu_result [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\led_red_o|readdata [14]),
	.cout());
// synopsys translate_off
defparam \led_red_o|readdata[14] .lut_mask = 16'h0202;
defparam \led_red_o|readdata[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y20_N25
cycloneii_lcell_ff \custom_counter_component_0|readdata[14] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\custom_counter_component_0|Selector17~0_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\custom_counter_component_0|readdata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|readdata [14]));

// Location: LCFF_X30_Y16_N5
cycloneii_lcell_ff \jtag_uart_0|woverflow (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\jtag_uart_0|woverflow~1_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\jtag_uart_0|woverflow~regout ));

// Location: LCFF_X33_Y18_N5
cycloneii_lcell_ff \switch_i|readdata[14] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\switch_i|read_mux_out [14]),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\switch_i|readdata [14]));

// Location: LCFF_X36_Y18_N13
cycloneii_lcell_ff \custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre[22] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\custom_counter_component_0|readdata [22]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre [22]));

// Location: LCCOMB_X36_Y18_N12
cycloneii_lcell_comb \rsp_xbar_mux_001|src_data[22]~46 (
// Equation(s):
// \rsp_xbar_mux_001|src_data[22]~46_combout  = (\jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ((\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [22]) # 
// ((\custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg [0] & \custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre [22])))) # (!\jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & 
// (\custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg [0] & (\custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre [22])))

	.dataa(\jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datab(\custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg [0]),
	.datac(\custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre [22]),
	.datad(\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [22]),
	.cin(gnd),
	.combout(\rsp_xbar_mux_001|src_data[22]~46_combout ),
	.cout());
// synopsys translate_off
defparam \rsp_xbar_mux_001|src_data[22]~46 .lut_mask = 16'hEAC0;
defparam \rsp_xbar_mux_001|src_data[22]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N12
cycloneii_lcell_comb \led_red_o|readdata[15] (
// Equation(s):
// \led_red_o|readdata [15] = (\led_red_o|data_out [15] & (!\cpu_0|W_alu_result [3] & !\cpu_0|W_alu_result [2]))

	.dataa(\led_red_o|data_out [15]),
	.datab(vcc),
	.datac(\cpu_0|W_alu_result [3]),
	.datad(\cpu_0|W_alu_result [2]),
	.cin(gnd),
	.combout(\led_red_o|readdata [15]),
	.cout());
// synopsys translate_off
defparam \led_red_o|readdata[15] .lut_mask = 16'h000A;
defparam \led_red_o|readdata[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y20_N23
cycloneii_lcell_ff \custom_counter_component_0|readdata[15] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\custom_counter_component_0|Selector16~0_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\custom_counter_component_0|readdata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|readdata [15]));

// Location: LCFF_X28_Y16_N13
cycloneii_lcell_ff \jtag_uart_0|rvalid (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\jtag_uart_0|rvalid~0_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\jtag_uart_0|rvalid~regout ));

// Location: LCFF_X36_Y19_N11
cycloneii_lcell_ff \switch_i|readdata[15] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\switch_i|read_mux_out [15]),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\switch_i|readdata [15]));

// Location: LCFF_X36_Y17_N13
cycloneii_lcell_ff \custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre[23] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\custom_counter_component_0|readdata [23]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre [23]));

// Location: LCCOMB_X36_Y17_N12
cycloneii_lcell_comb \rsp_xbar_mux_001|src_payload~18 (
// Equation(s):
// \rsp_xbar_mux_001|src_payload~18_combout  = (\custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg [0] & ((\custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre [23]) # ((\rsp_xbar_demux|src1_valid~combout  & 
// \cpu_0_jtag_debug_module_translator|av_readdata_pre [23])))) # (!\custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg [0] & (\rsp_xbar_demux|src1_valid~combout  & ((\cpu_0_jtag_debug_module_translator|av_readdata_pre [23]))))

	.dataa(\custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg [0]),
	.datab(\rsp_xbar_demux|src1_valid~combout ),
	.datac(\custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre [23]),
	.datad(\cpu_0_jtag_debug_module_translator|av_readdata_pre [23]),
	.cin(gnd),
	.combout(\rsp_xbar_mux_001|src_payload~18_combout ),
	.cout());
// synopsys translate_off
defparam \rsp_xbar_mux_001|src_payload~18 .lut_mask = 16'hECA0;
defparam \rsp_xbar_mux_001|src_payload~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N14
cycloneii_lcell_comb \rsp_xbar_mux_001|src_payload~19 (
// Equation(s):
// \rsp_xbar_mux_001|src_payload~19_combout  = (\rsp_xbar_mux_001|src_payload~18_combout ) # ((\rsp_xbar_mux_001|src_payload~12_combout  & \sram_0|readdata [7]))

	.dataa(\rsp_xbar_mux_001|src_payload~18_combout ),
	.datab(\rsp_xbar_mux_001|src_payload~12_combout ),
	.datac(vcc),
	.datad(\sram_0|readdata [7]),
	.cin(gnd),
	.combout(\rsp_xbar_mux_001|src_payload~19_combout ),
	.cout());
// synopsys translate_off
defparam \rsp_xbar_mux_001|src_payload~19 .lut_mask = 16'hEEAA;
defparam \rsp_xbar_mux_001|src_payload~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y17_N15
cycloneii_lcell_ff \switch_i|readdata[16] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\switch_i|read_mux_out [16]),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\switch_i|readdata [16]));

// Location: LCCOMB_X36_Y17_N16
cycloneii_lcell_comb \cpu_0|av_ld_byte3_data_nxt~0 (
// Equation(s):
// \cpu_0|av_ld_byte3_data_nxt~0_combout  = (\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout  & (\sram_0|readdata [8] & \rsp_xbar_demux_001|src1_valid~0_combout ))

	.dataa(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout ),
	.datab(\sram_0|readdata [8]),
	.datac(\rsp_xbar_demux_001|src1_valid~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu_0|av_ld_byte3_data_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|av_ld_byte3_data_nxt~0 .lut_mask = 16'h8080;
defparam \cpu_0|av_ld_byte3_data_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N8
cycloneii_lcell_comb \led_red_o|readdata[17] (
// Equation(s):
// \led_red_o|readdata [17] = (\led_red_o|data_out [17] & (!\cpu_0|W_alu_result [2] & !\cpu_0|W_alu_result [3]))

	.dataa(\led_red_o|data_out [17]),
	.datab(\cpu_0|W_alu_result [2]),
	.datac(\cpu_0|W_alu_result [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\led_red_o|readdata [17]),
	.cout());
// synopsys translate_off
defparam \led_red_o|readdata[17] .lut_mask = 16'h0202;
defparam \led_red_o|readdata[17] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y20_N21
cycloneii_lcell_ff \custom_counter_component_0|readdata[17] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\custom_counter_component_0|Selector14~0_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\custom_counter_component_0|always1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|readdata [17]));

// Location: LCFF_X36_Y17_N31
cycloneii_lcell_ff \custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre[25] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\custom_counter_component_0|readdata [25]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre [25]));

// Location: LCCOMB_X36_Y17_N30
cycloneii_lcell_comb \cpu_0|av_ld_byte3_data_nxt~4 (
// Equation(s):
// \cpu_0|av_ld_byte3_data_nxt~4_combout  = (\custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg [0] & ((\custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre [25]) # ((\rsp_xbar_demux|src1_valid~combout  & 
// \cpu_0_jtag_debug_module_translator|av_readdata_pre [25])))) # (!\custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg [0] & (\rsp_xbar_demux|src1_valid~combout  & ((\cpu_0_jtag_debug_module_translator|av_readdata_pre [25]))))

	.dataa(\custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg [0]),
	.datab(\rsp_xbar_demux|src1_valid~combout ),
	.datac(\custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre [25]),
	.datad(\cpu_0_jtag_debug_module_translator|av_readdata_pre [25]),
	.cin(gnd),
	.combout(\cpu_0|av_ld_byte3_data_nxt~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|av_ld_byte3_data_nxt~4 .lut_mask = 16'hECA0;
defparam \cpu_0|av_ld_byte3_data_nxt~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y18_N23
cycloneii_lcell_ff \cpu_0|W_alu_result[28] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|E_alu_result[28]~45_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|W_alu_result [28]));

// Location: LCFF_X38_Y18_N15
cycloneii_lcell_ff \cpu_0|W_alu_result[23] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|E_alu_result[23]~49_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|W_alu_result [23]));

// Location: LCFF_X38_Y18_N3
cycloneii_lcell_ff \cpu_0|W_alu_result[21] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|E_alu_result[21]~51_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|W_alu_result [21]));

// Location: LCFF_X43_Y18_N25
cycloneii_lcell_ff \cpu_0|W_alu_result[30] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|E_alu_result[30]~54_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|W_alu_result [30]));

// Location: LCFF_X38_Y18_N13
cycloneii_lcell_ff \cpu_0|W_alu_result[29] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|E_alu_result[29]~55_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|W_alu_result [29]));

// Location: LCFF_X49_Y22_N21
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg[3] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg [3]));

// Location: LCFF_X38_Y15_N7
cycloneii_lcell_ff \cpu_0_jtag_debug_module_translator|end_begintransfer (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0_jtag_debug_module_translator|end_begintransfer~0_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\push_button_i_s1_translator|waitrequest_reset_override~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0_jtag_debug_module_translator|end_begintransfer~regout ));

// Location: LCCOMB_X28_Y16_N6
cycloneii_lcell_comb \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0 (
// Equation(s):
// \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout  = (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [3] & 
// (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout  & (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [5] & 
// \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [4])))

	.dataa(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [3]),
	.datab(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout ),
	.datac(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [5]),
	.datad(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [4]),
	.cin(gnd),
	.combout(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0 .lut_mask = 16'h8000;
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y19_N3
cycloneii_lcell_ff \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rdata[1] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rdata[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|r_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rdata [1]));

// Location: LCFF_X29_Y17_N21
cycloneii_lcell_ff \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout ));

// Location: LCFF_X29_Y19_N23
cycloneii_lcell_ff \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count~6_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count [6]));

// Location: LCCOMB_X29_Y19_N20
cycloneii_lcell_comb \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count~5 (
	.dataa(vcc),
	.datab(\auto_hub|shadow_jsm|state [4]),
	.datac(vcc),
	.datad(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count [6]),
	.cin(gnd),
	.combout(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count~5_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count~5 .lut_mask = 16'hCC00;
defparam \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N14
cycloneii_lcell_comb \switch_i|read_mux_out[0] (
// Equation(s):
// \switch_i|read_mux_out [0] = (\switch_i_external_connection_export~combout [0] & (!\cpu_0|W_alu_result [3] & !\cpu_0|W_alu_result [2]))

	.dataa(\switch_i_external_connection_export~combout [0]),
	.datab(\cpu_0|W_alu_result [3]),
	.datac(vcc),
	.datad(\cpu_0|W_alu_result [2]),
	.cin(gnd),
	.combout(\switch_i|read_mux_out [0]),
	.cout());
// synopsys translate_off
defparam \switch_i|read_mux_out[0] .lut_mask = 16'h0022;
defparam \switch_i|read_mux_out[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N10
cycloneii_lcell_comb \cpu_0|D_ctrl_rot_right~0 (
// Equation(s):
// \cpu_0|D_ctrl_rot_right~0_combout  = (\cpu_0|D_iw [14] & (!\cpu_0|D_iw [15] & \cpu_0|D_ctrl_shift_logical~0_combout ))

	.dataa(vcc),
	.datab(\cpu_0|D_iw [14]),
	.datac(\cpu_0|D_iw [15]),
	.datad(\cpu_0|D_ctrl_shift_logical~0_combout ),
	.cin(gnd),
	.combout(\cpu_0|D_ctrl_rot_right~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|D_ctrl_rot_right~0 .lut_mask = 16'h0C00;
defparam \cpu_0|D_ctrl_rot_right~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y22_N7
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg[22] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg [22]));

// Location: LCCOMB_X49_Y21_N12
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~31 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~31_combout  = (\auto_hub|irf_reg[1][1]~regout  & 
// ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg [22]))) # (!\auto_hub|irf_reg[1][1]~regout  & (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg [22]))

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg [22]),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg [22]),
	.datac(\auto_hub|irf_reg[1][1]~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~31_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~31 .lut_mask = 16'hCACA;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y22_N2
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~3 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~3_combout  = (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [21] & 
// ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [36]) # 
// ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [37]) # 
// (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ))))

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [36]),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [21]),
	.datac(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [37]),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~3 .lut_mask = 16'hCC8C;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N12
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|monitor_go~0 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|monitor_go~0_combout  = 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout  & 
// ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [23]) # ((!\auto_hub|shadow_jsm|state [1] & 
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|monitor_go~regout )))) # 
// (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout  & (!\auto_hub|shadow_jsm|state [1] & 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|monitor_go~regout )))

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout ),
	.datab(\auto_hub|shadow_jsm|state [1]),
	.datac(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|monitor_go~regout ),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [23]),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|monitor_go~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|monitor_go~0 .lut_mask = 16'hBA30;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|monitor_go~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y17_N22
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[27]~26 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[27]~26_combout  = (\cmd_xbar_mux|src_data [46] & ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a 
// [27]))) # (!\cmd_xbar_mux|src_data [46] & (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_reg_readdata~0_combout ))

	.dataa(vcc),
	.datab(\cmd_xbar_mux|src_data [46]),
	.datac(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a [27]),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[27]~26_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[27]~26 .lut_mask = 16'hFC30;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[27]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N16
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[28]~27 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[28]~27_combout  = (\cmd_xbar_mux|src_data [46] & ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a 
// [28]))) # (!\cmd_xbar_mux|src_data [46] & (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_reg_readdata~0_combout ))

	.dataa(\cmd_xbar_mux|src_data [46]),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.datac(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a [28]),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[28]~27_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[28]~27 .lut_mask = 16'hE4E4;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[28]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N20
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[30]~29 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[30]~29_combout  = (\cmd_xbar_mux|src_data [46] & ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a 
// [30]))) # (!\cmd_xbar_mux|src_data [46] & (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_reg_readdata~0_combout ))

	.dataa(\cmd_xbar_mux|src_data [46]),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.datac(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a [30]),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[30]~29_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[30]~29 .lut_mask = 16'hE4E4;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[30]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N10
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[31]~30 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[31]~30_combout  = (\cmd_xbar_mux|src_data [46] & ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a 
// [31]))) # (!\cmd_xbar_mux|src_data [46] & (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_reg_readdata~0_combout ))

	.dataa(vcc),
	.datab(\cmd_xbar_mux|src_data [46]),
	.datac(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a [31]),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[31]~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[31]~30 .lut_mask = 16'hFC30;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[31]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N8
cycloneii_lcell_comb \cpu_0|av_ld_byte3_data_nxt~6 (
// Equation(s):
// \cpu_0|av_ld_byte3_data_nxt~6_combout  = (\cpu_0_jtag_debug_module_translator|av_readdata_pre [28] & ((\rsp_xbar_demux|src1_valid~combout ) # ((\rsp_xbar_mux_001|src_payload~12_combout  & \sram_0|readdata [12])))) # 
// (!\cpu_0_jtag_debug_module_translator|av_readdata_pre [28] & (\rsp_xbar_mux_001|src_payload~12_combout  & (\sram_0|readdata [12])))

	.dataa(\cpu_0_jtag_debug_module_translator|av_readdata_pre [28]),
	.datab(\rsp_xbar_mux_001|src_payload~12_combout ),
	.datac(\sram_0|readdata [12]),
	.datad(\rsp_xbar_demux|src1_valid~combout ),
	.cin(gnd),
	.combout(\cpu_0|av_ld_byte3_data_nxt~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|av_ld_byte3_data_nxt~6 .lut_mask = 16'hEAC0;
defparam \cpu_0|av_ld_byte3_data_nxt~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N10
cycloneii_lcell_comb \cpu_0|av_ld_byte3_data_nxt~8 (
// Equation(s):
// \cpu_0|av_ld_byte3_data_nxt~8_combout  = (\rsp_xbar_demux|src1_valid~combout  & ((\cpu_0_jtag_debug_module_translator|av_readdata_pre [27]) # ((\sram_0|readdata [11] & \rsp_xbar_mux_001|src_payload~12_combout )))) # (!\rsp_xbar_demux|src1_valid~combout  & 
// (\sram_0|readdata [11] & (\rsp_xbar_mux_001|src_payload~12_combout )))

	.dataa(\rsp_xbar_demux|src1_valid~combout ),
	.datab(\sram_0|readdata [11]),
	.datac(\rsp_xbar_mux_001|src_payload~12_combout ),
	.datad(\cpu_0_jtag_debug_module_translator|av_readdata_pre [27]),
	.cin(gnd),
	.combout(\cpu_0|av_ld_byte3_data_nxt~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|av_ld_byte3_data_nxt~8 .lut_mask = 16'hEAC0;
defparam \cpu_0|av_ld_byte3_data_nxt~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y20_N3
cycloneii_lcell_ff \custom_counter_component_0|readdata[18] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\custom_counter_component_0|Selector13~0_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\custom_counter_component_0|always1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|readdata [18]));

// Location: LCCOMB_X40_Y21_N20
cycloneii_lcell_comb \push_button_i|read_mux_out[1]~10 (
// Equation(s):
// \push_button_i|read_mux_out[1]~10_combout  = (!\cpu_0|W_alu_result [2] & ((\cpu_0|W_alu_result [3] & ((\push_button_i|irq_mask [1]))) # (!\cpu_0|W_alu_result [3] & (\push_button_i_external_connection_export~combout [1]))))

	.dataa(\push_button_i_external_connection_export~combout [1]),
	.datab(\cpu_0|W_alu_result [2]),
	.datac(\push_button_i|irq_mask [1]),
	.datad(\cpu_0|W_alu_result [3]),
	.cin(gnd),
	.combout(\push_button_i|read_mux_out[1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \push_button_i|read_mux_out[1]~10 .lut_mask = 16'h3022;
defparam \push_button_i|read_mux_out[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N8
cycloneii_lcell_comb \custom_counter_component_0|Selector29~0 (
// Equation(s):
// \custom_counter_component_0|Selector29~0_combout  = (\cpu_0|W_alu_result [2] & (\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_a [2])) # (!\cpu_0|W_alu_result [2] & ((\cpu_0|W_alu_result [3] & 
// ((\custom_counter_component_0|custom_counter_unit_inst|length [2]))) # (!\cpu_0|W_alu_result [3] & (\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_a [2]))))

	.dataa(\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_a [2]),
	.datab(\custom_counter_component_0|custom_counter_unit_inst|length [2]),
	.datac(\cpu_0|W_alu_result [2]),
	.datad(\cpu_0|W_alu_result [3]),
	.cin(gnd),
	.combout(\custom_counter_component_0|Selector29~0_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|Selector29~0 .lut_mask = 16'hACAA;
defparam \custom_counter_component_0|Selector29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N16
cycloneii_lcell_comb \push_button_i|read_mux_out[3]~12 (
// Equation(s):
// \push_button_i|read_mux_out[3]~12_combout  = (!\cpu_0|W_alu_result [2] & ((\cpu_0|W_alu_result [3] & ((\push_button_i|irq_mask [3]))) # (!\cpu_0|W_alu_result [3] & (\push_button_i_external_connection_export~combout [3]))))

	.dataa(\push_button_i_external_connection_export~combout [3]),
	.datab(\cpu_0|W_alu_result [3]),
	.datac(\push_button_i|irq_mask [3]),
	.datad(\cpu_0|W_alu_result [2]),
	.cin(gnd),
	.combout(\push_button_i|read_mux_out[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \push_button_i|read_mux_out[3]~12 .lut_mask = 16'h00E2;
defparam \push_button_i|read_mux_out[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N26
cycloneii_lcell_comb \switch_i|read_mux_out[3] (
// Equation(s):
// \switch_i|read_mux_out [3] = (\switch_i_external_connection_export~combout [3] & (!\cpu_0|W_alu_result [3] & !\cpu_0|W_alu_result [2]))

	.dataa(\switch_i_external_connection_export~combout [3]),
	.datab(\cpu_0|W_alu_result [3]),
	.datac(vcc),
	.datad(\cpu_0|W_alu_result [2]),
	.cin(gnd),
	.combout(\switch_i|read_mux_out [3]),
	.cout());
// synopsys translate_off
defparam \switch_i|read_mux_out[3] .lut_mask = 16'h0022;
defparam \switch_i|read_mux_out[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N30
cycloneii_lcell_comb \custom_counter_component_0|Selector25~0 (
// Equation(s):
// \custom_counter_component_0|Selector25~0_combout  = (\cpu_0|W_alu_result [2] & (\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_a [6])) # (!\cpu_0|W_alu_result [2] & ((\cpu_0|W_alu_result [3] & 
// ((\custom_counter_component_0|custom_counter_unit_inst|length [6]))) # (!\cpu_0|W_alu_result [3] & (\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_a [6]))))

	.dataa(\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_a [6]),
	.datab(\custom_counter_component_0|custom_counter_unit_inst|length [6]),
	.datac(\cpu_0|W_alu_result [2]),
	.datad(\cpu_0|W_alu_result [3]),
	.cin(gnd),
	.combout(\custom_counter_component_0|Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|Selector25~0 .lut_mask = 16'hACAA;
defparam \custom_counter_component_0|Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N16
cycloneii_lcell_comb \switch_i|read_mux_out[7] (
// Equation(s):
// \switch_i|read_mux_out [7] = (!\cpu_0|W_alu_result [3] & (!\cpu_0|W_alu_result [2] & \switch_i_external_connection_export~combout [7]))

	.dataa(vcc),
	.datab(\cpu_0|W_alu_result [3]),
	.datac(\cpu_0|W_alu_result [2]),
	.datad(\switch_i_external_connection_export~combout [7]),
	.cin(gnd),
	.combout(\switch_i|read_mux_out [7]),
	.cout());
// synopsys translate_off
defparam \switch_i|read_mux_out[7] .lut_mask = 16'h0300;
defparam \switch_i|read_mux_out[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N4
cycloneii_lcell_comb \switch_i|read_mux_out[8] (
// Equation(s):
// \switch_i|read_mux_out [8] = (\switch_i_external_connection_export~combout [8] & (!\cpu_0|W_alu_result [2] & !\cpu_0|W_alu_result [3]))

	.dataa(\switch_i_external_connection_export~combout [8]),
	.datab(vcc),
	.datac(\cpu_0|W_alu_result [2]),
	.datad(\cpu_0|W_alu_result [3]),
	.cin(gnd),
	.combout(\switch_i|read_mux_out [8]),
	.cout());
// synopsys translate_off
defparam \switch_i|read_mux_out[8] .lut_mask = 16'h000A;
defparam \switch_i|read_mux_out[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N14
cycloneii_lcell_comb \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1 (
// Equation(s):
// \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout  = (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [2] & 
// (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [1] & (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [0] & 
// \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [3])))

	.dataa(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [2]),
	.datab(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [1]),
	.datac(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [0]),
	.datad(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [3]),
	.cin(gnd),
	.combout(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1 .lut_mask = 16'h8000;
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N4
cycloneii_lcell_comb \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 (
// Equation(s):
// \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout  = (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout ) # 
// ((!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout  & \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_regout ))

	.dataa(vcc),
	.datab(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout ),
	.datac(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_regout ),
	.datad(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout ),
	.cin(gnd),
	.combout(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 .lut_mask = 16'hFF30;
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N10
cycloneii_lcell_comb \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2 (
// Equation(s):
// \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout  = (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [3]) # 
// ((\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [1]) # ((\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [2]) # 
// (!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [0])))

	.dataa(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [3]),
	.datab(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [1]),
	.datac(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [0]),
	.datad(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [2]),
	.cin(gnd),
	.combout(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2 .lut_mask = 16'hFFEF;
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N20
cycloneii_lcell_comb \custom_counter_component_0|Selector21~0 (
// Equation(s):
// \custom_counter_component_0|Selector21~0_combout  = (\cpu_0|W_alu_result [2] & (\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_a [10])) # (!\cpu_0|W_alu_result [2] & ((\cpu_0|W_alu_result [3] & 
// ((\custom_counter_component_0|custom_counter_unit_inst|length [10]))) # (!\cpu_0|W_alu_result [3] & (\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_a [10]))))

	.dataa(\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_a [10]),
	.datab(\custom_counter_component_0|custom_counter_unit_inst|length [10]),
	.datac(\cpu_0|W_alu_result [2]),
	.datad(\cpu_0|W_alu_result [3]),
	.cin(gnd),
	.combout(\custom_counter_component_0|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|Selector21~0 .lut_mask = 16'hACAA;
defparam \custom_counter_component_0|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N12
cycloneii_lcell_comb \jtag_uart_0|ac~0 (
// Equation(s):
// \jtag_uart_0|ac~0_combout  = (\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_regout ) # (\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0_regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_regout ),
	.datad(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0_regout ),
	.cin(gnd),
	.combout(\jtag_uart_0|ac~0_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart_0|ac~0 .lut_mask = 16'hFFF0;
defparam \jtag_uart_0|ac~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N4
cycloneii_lcell_comb \jtag_uart_0|ac~1 (
// Equation(s):
// \jtag_uart_0|ac~1_combout  = (\jtag_uart_0|ac~0_combout ) # ((\jtag_uart_0|ac~regout  & ((!\cpu_0|d_writedata [10]) # (!\jtag_uart_0|ien_AE~0_combout ))))

	.dataa(\jtag_uart_0|ac~0_combout ),
	.datab(\jtag_uart_0|ien_AE~0_combout ),
	.datac(\jtag_uart_0|ac~regout ),
	.datad(\cpu_0|d_writedata [10]),
	.cin(gnd),
	.combout(\jtag_uart_0|ac~1_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart_0|ac~1 .lut_mask = 16'hBAFA;
defparam \jtag_uart_0|ac~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N30
cycloneii_lcell_comb \switch_i|read_mux_out[10] (
// Equation(s):
// \switch_i|read_mux_out [10] = (\switch_i_external_connection_export~combout [10] & (!\cpu_0|W_alu_result [2] & !\cpu_0|W_alu_result [3]))

	.dataa(vcc),
	.datab(\switch_i_external_connection_export~combout [10]),
	.datac(\cpu_0|W_alu_result [2]),
	.datad(\cpu_0|W_alu_result [3]),
	.cin(gnd),
	.combout(\switch_i|read_mux_out [10]),
	.cout());
// synopsys translate_off
defparam \switch_i|read_mux_out[10] .lut_mask = 16'h000C;
defparam \switch_i|read_mux_out[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N30
cycloneii_lcell_comb \custom_counter_component_0|Selector18~0 (
// Equation(s):
// \custom_counter_component_0|Selector18~0_combout  = (\cpu_0|W_alu_result [2] & (\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_a [13])) # (!\cpu_0|W_alu_result [2] & ((\cpu_0|W_alu_result [3] & 
// ((\custom_counter_component_0|custom_counter_unit_inst|length [15]))) # (!\cpu_0|W_alu_result [3] & (\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_a [13]))))

	.dataa(\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_a [13]),
	.datab(\cpu_0|W_alu_result [2]),
	.datac(\cpu_0|W_alu_result [3]),
	.datad(\custom_counter_component_0|custom_counter_unit_inst|length [15]),
	.cin(gnd),
	.combout(\custom_counter_component_0|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|Selector18~0 .lut_mask = 16'hBA8A;
defparam \custom_counter_component_0|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N18
cycloneii_lcell_comb \switch_i|read_mux_out[13] (
// Equation(s):
// \switch_i|read_mux_out [13] = (!\cpu_0|W_alu_result [3] & (\switch_i_external_connection_export~combout [13] & !\cpu_0|W_alu_result [2]))

	.dataa(vcc),
	.datab(\cpu_0|W_alu_result [3]),
	.datac(\switch_i_external_connection_export~combout [13]),
	.datad(\cpu_0|W_alu_result [2]),
	.cin(gnd),
	.combout(\switch_i|read_mux_out [13]),
	.cout());
// synopsys translate_off
defparam \switch_i|read_mux_out[13] .lut_mask = 16'h0030;
defparam \switch_i|read_mux_out[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y20_N13
cycloneii_lcell_ff \custom_counter_component_0|readdata[21] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\custom_counter_component_0|Selector10~0_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\custom_counter_component_0|always1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|readdata [21]));

// Location: LCCOMB_X34_Y20_N24
cycloneii_lcell_comb \custom_counter_component_0|Selector17~0 (
// Equation(s):
// \custom_counter_component_0|Selector17~0_combout  = (\cpu_0|W_alu_result [3] & ((\cpu_0|W_alu_result [2] & (\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_a [14])) # (!\cpu_0|W_alu_result [2] & 
// ((\custom_counter_component_0|custom_counter_unit_inst|length [15]))))) # (!\cpu_0|W_alu_result [3] & (\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_a [14]))

	.dataa(\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_a [14]),
	.datab(\cpu_0|W_alu_result [3]),
	.datac(\cpu_0|W_alu_result [2]),
	.datad(\custom_counter_component_0|custom_counter_unit_inst|length [15]),
	.cin(gnd),
	.combout(\custom_counter_component_0|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|Selector17~0 .lut_mask = 16'hAEA2;
defparam \custom_counter_component_0|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N2
cycloneii_lcell_comb \jtag_uart_0|woverflow~0 (
// Equation(s):
// \jtag_uart_0|woverflow~0_combout  = (\addr_router_001|Equal7~0_combout  & (\cpu_0_data_master_translator|uav_write~0_combout  & (!\cpu_0|W_alu_result [2] & \jtag_uart_0|av_waitrequest~2_combout )))

	.dataa(\addr_router_001|Equal7~0_combout ),
	.datab(\cpu_0_data_master_translator|uav_write~0_combout ),
	.datac(\cpu_0|W_alu_result [2]),
	.datad(\jtag_uart_0|av_waitrequest~2_combout ),
	.cin(gnd),
	.combout(\jtag_uart_0|woverflow~0_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart_0|woverflow~0 .lut_mask = 16'h0800;
defparam \jtag_uart_0|woverflow~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N4
cycloneii_lcell_comb \jtag_uart_0|woverflow~1 (
// Equation(s):
// \jtag_uart_0|woverflow~1_combout  = (\jtag_uart_0|woverflow~0_combout  & (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout )) # (!\jtag_uart_0|woverflow~0_combout  & ((\jtag_uart_0|woverflow~regout )))

	.dataa(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout ),
	.datab(vcc),
	.datac(\jtag_uart_0|woverflow~regout ),
	.datad(\jtag_uart_0|woverflow~0_combout ),
	.cin(gnd),
	.combout(\jtag_uart_0|woverflow~1_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart_0|woverflow~1 .lut_mask = 16'hAAF0;
defparam \jtag_uart_0|woverflow~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N4
cycloneii_lcell_comb \switch_i|read_mux_out[14] (
// Equation(s):
// \switch_i|read_mux_out [14] = (\switch_i_external_connection_export~combout [14] & (!\cpu_0|W_alu_result [3] & !\cpu_0|W_alu_result [2]))

	.dataa(\switch_i_external_connection_export~combout [14]),
	.datab(\cpu_0|W_alu_result [3]),
	.datac(vcc),
	.datad(\cpu_0|W_alu_result [2]),
	.cin(gnd),
	.combout(\switch_i|read_mux_out [14]),
	.cout());
// synopsys translate_off
defparam \switch_i|read_mux_out[14] .lut_mask = 16'h0022;
defparam \switch_i|read_mux_out[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y20_N31
cycloneii_lcell_ff \custom_counter_component_0|readdata[22] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\custom_counter_component_0|Selector9~0_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\custom_counter_component_0|always1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|readdata [22]));

// Location: LCCOMB_X36_Y16_N14
cycloneii_lcell_comb \cpu_0|av_ld_byte3_data_nxt~14 (
// Equation(s):
// \cpu_0|av_ld_byte3_data_nxt~14_combout  = (\rsp_xbar_demux|src1_valid~combout  & ((\cpu_0_jtag_debug_module_translator|av_readdata_pre [30]) # ((\rsp_xbar_mux_001|src_payload~12_combout  & \sram_0|readdata [14])))) # (!\rsp_xbar_demux|src1_valid~combout  
// & (\rsp_xbar_mux_001|src_payload~12_combout  & ((\sram_0|readdata [14]))))

	.dataa(\rsp_xbar_demux|src1_valid~combout ),
	.datab(\rsp_xbar_mux_001|src_payload~12_combout ),
	.datac(\cpu_0_jtag_debug_module_translator|av_readdata_pre [30]),
	.datad(\sram_0|readdata [14]),
	.cin(gnd),
	.combout(\cpu_0|av_ld_byte3_data_nxt~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|av_ld_byte3_data_nxt~14 .lut_mask = 16'hECA0;
defparam \cpu_0|av_ld_byte3_data_nxt~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N22
cycloneii_lcell_comb \custom_counter_component_0|Selector16~0 (
// Equation(s):
// \custom_counter_component_0|Selector16~0_combout  = (\cpu_0|W_alu_result [2] & (\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_a [15])) # (!\cpu_0|W_alu_result [2] & ((\cpu_0|W_alu_result [3] & 
// ((\custom_counter_component_0|custom_counter_unit_inst|length [15]))) # (!\cpu_0|W_alu_result [3] & (\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_a [15]))))

	.dataa(\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_a [15]),
	.datab(\cpu_0|W_alu_result [2]),
	.datac(\cpu_0|W_alu_result [3]),
	.datad(\custom_counter_component_0|custom_counter_unit_inst|length [15]),
	.cin(gnd),
	.combout(\custom_counter_component_0|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|Selector16~0 .lut_mask = 16'hBA8A;
defparam \custom_counter_component_0|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N12
cycloneii_lcell_comb \jtag_uart_0|rvalid~0 (
// Equation(s):
// \jtag_uart_0|rvalid~0_combout  = (\jtag_uart_0|fifo_rd~1_combout  & (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout )) # (!\jtag_uart_0|fifo_rd~1_combout  & ((\jtag_uart_0|rvalid~regout )))

	.dataa(vcc),
	.datab(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout ),
	.datac(\jtag_uart_0|rvalid~regout ),
	.datad(\jtag_uart_0|fifo_rd~1_combout ),
	.cin(gnd),
	.combout(\jtag_uart_0|rvalid~0_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart_0|rvalid~0 .lut_mask = 16'hCCF0;
defparam \jtag_uart_0|rvalid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N10
cycloneii_lcell_comb \switch_i|read_mux_out[15] (
// Equation(s):
// \switch_i|read_mux_out [15] = (!\cpu_0|W_alu_result [3] & (\switch_i_external_connection_export~combout [15] & !\cpu_0|W_alu_result [2]))

	.dataa(vcc),
	.datab(\cpu_0|W_alu_result [3]),
	.datac(\switch_i_external_connection_export~combout [15]),
	.datad(\cpu_0|W_alu_result [2]),
	.cin(gnd),
	.combout(\switch_i|read_mux_out [15]),
	.cout());
// synopsys translate_off
defparam \switch_i|read_mux_out[15] .lut_mask = 16'h0030;
defparam \switch_i|read_mux_out[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y20_N1
cycloneii_lcell_ff \custom_counter_component_0|readdata[23] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\custom_counter_component_0|Selector8~0_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\custom_counter_component_0|always1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|readdata [23]));

// Location: LCCOMB_X37_Y17_N14
cycloneii_lcell_comb \switch_i|read_mux_out[16] (
// Equation(s):
// \switch_i|read_mux_out [16] = (!\cpu_0|W_alu_result [3] & (!\cpu_0|W_alu_result [2] & \switch_i_external_connection_export~combout [16]))

	.dataa(\cpu_0|W_alu_result [3]),
	.datab(\cpu_0|W_alu_result [2]),
	.datac(\switch_i_external_connection_export~combout [16]),
	.datad(vcc),
	.cin(gnd),
	.combout(\switch_i|read_mux_out [16]),
	.cout());
// synopsys translate_off
defparam \switch_i|read_mux_out[16] .lut_mask = 16'h1010;
defparam \switch_i|read_mux_out[16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y20_N11
cycloneii_lcell_ff \custom_counter_component_0|custom_counter_unit_inst|start_pos[1] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\custom_counter_component_0|custom_counter_unit_inst|start_pos[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\custom_counter_component_0|custom_counter_unit_inst|length[0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|custom_counter_unit_inst|start_pos [1]));

// Location: LCCOMB_X31_Y20_N20
cycloneii_lcell_comb \custom_counter_component_0|Selector14~0 (
// Equation(s):
// \custom_counter_component_0|Selector14~0_combout  = (\cpu_0|W_alu_result [2] & (((\custom_counter_component_0|readdata [17])))) # (!\cpu_0|W_alu_result [2] & (\cpu_0|W_alu_result [3] & (\custom_counter_component_0|custom_counter_unit_inst|start_pos [1])))

	.dataa(\cpu_0|W_alu_result [3]),
	.datab(\custom_counter_component_0|custom_counter_unit_inst|start_pos [1]),
	.datac(\custom_counter_component_0|readdata [17]),
	.datad(\cpu_0|W_alu_result [2]),
	.cin(gnd),
	.combout(\custom_counter_component_0|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|Selector14~0 .lut_mask = 16'hF088;
defparam \custom_counter_component_0|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y20_N5
cycloneii_lcell_ff \custom_counter_component_0|readdata[25] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\custom_counter_component_0|Selector6~0_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\custom_counter_component_0|always1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|readdata [25]));

// Location: LCCOMB_X40_Y18_N10
cycloneii_lcell_comb \cpu_0|W_alu_result[26]~22 (
// Equation(s):
// \cpu_0|W_alu_result[26]~22_combout  = (\cpu_0|R_ctrl_shift_rot~regout ) # ((!\cpu_0|R_ctrl_logic~regout  & \cpu_0|E_alu_sub~regout ))

	.dataa(\cpu_0|R_ctrl_logic~regout ),
	.datab(\cpu_0|E_alu_sub~regout ),
	.datac(vcc),
	.datad(\cpu_0|R_ctrl_shift_rot~regout ),
	.cin(gnd),
	.combout(\cpu_0|W_alu_result[26]~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|W_alu_result[26]~22 .lut_mask = 16'hFF44;
defparam \cpu_0|W_alu_result[26]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N0
cycloneii_lcell_comb \cpu_0|E_alu_result[28]~23 (
// Equation(s):
// \cpu_0|E_alu_result[28]~23_combout  = (\cpu_0|W_alu_result[26]~22_combout  & ((\cpu_0|E_shift_rot_result [28]) # ((!\cpu_0|W_alu_result[26]~21_combout )))) # (!\cpu_0|W_alu_result[26]~22_combout  & (((\cpu_0|W_alu_result[26]~21_combout  & 
// \cpu_0|E_logic_result[28]~19_combout ))))

	.dataa(\cpu_0|W_alu_result[26]~22_combout ),
	.datab(\cpu_0|E_shift_rot_result [28]),
	.datac(\cpu_0|W_alu_result[26]~21_combout ),
	.datad(\cpu_0|E_logic_result[28]~19_combout ),
	.cin(gnd),
	.combout(\cpu_0|E_alu_result[28]~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_alu_result[28]~23 .lut_mask = 16'hDA8A;
defparam \cpu_0|E_alu_result[28]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y16_N0
cycloneii_lcell_comb \cpu_0|E_alu_result[28]~24 (
// Equation(s):
// \cpu_0|E_alu_result[28]~24_combout  = (\cpu_0|W_alu_result[26]~21_combout  & (((\cpu_0|E_alu_result[28]~23_combout )))) # (!\cpu_0|W_alu_result[26]~21_combout  & ((\cpu_0|E_alu_result[28]~23_combout  & (\cpu_0|Add1~56_combout )) # 
// (!\cpu_0|E_alu_result[28]~23_combout  & ((\cpu_0|Add2~56_combout )))))

	.dataa(\cpu_0|W_alu_result[26]~21_combout ),
	.datab(\cpu_0|Add1~56_combout ),
	.datac(\cpu_0|Add2~56_combout ),
	.datad(\cpu_0|E_alu_result[28]~23_combout ),
	.cin(gnd),
	.combout(\cpu_0|E_alu_result[28]~24_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_alu_result[28]~24 .lut_mask = 16'hEE50;
defparam \cpu_0|E_alu_result[28]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N20
cycloneii_lcell_comb \cpu_0|E_alu_result[27]~25 (
// Equation(s):
// \cpu_0|E_alu_result[27]~25_combout  = (\cpu_0|W_alu_result[26]~22_combout  & ((\cpu_0|W_alu_result[26]~21_combout ) # ((\cpu_0|Add1~54_combout )))) # (!\cpu_0|W_alu_result[26]~22_combout  & (!\cpu_0|W_alu_result[26]~21_combout  & ((\cpu_0|Add2~54_combout 
// ))))

	.dataa(\cpu_0|W_alu_result[26]~22_combout ),
	.datab(\cpu_0|W_alu_result[26]~21_combout ),
	.datac(\cpu_0|Add1~54_combout ),
	.datad(\cpu_0|Add2~54_combout ),
	.cin(gnd),
	.combout(\cpu_0|E_alu_result[27]~25_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_alu_result[27]~25 .lut_mask = 16'hB9A8;
defparam \cpu_0|E_alu_result[27]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N24
cycloneii_lcell_comb \cpu_0|E_alu_result[26]~27 (
// Equation(s):
// \cpu_0|E_alu_result[26]~27_combout  = (\cpu_0|W_alu_result[26]~22_combout  & (((\cpu_0|E_shift_rot_result [26])) # (!\cpu_0|W_alu_result[26]~21_combout ))) # (!\cpu_0|W_alu_result[26]~22_combout  & (\cpu_0|W_alu_result[26]~21_combout  & 
// ((\cpu_0|E_logic_result[26]~21_combout ))))

	.dataa(\cpu_0|W_alu_result[26]~22_combout ),
	.datab(\cpu_0|W_alu_result[26]~21_combout ),
	.datac(\cpu_0|E_shift_rot_result [26]),
	.datad(\cpu_0|E_logic_result[26]~21_combout ),
	.cin(gnd),
	.combout(\cpu_0|E_alu_result[26]~27_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_alu_result[26]~27 .lut_mask = 16'hE6A2;
defparam \cpu_0|E_alu_result[26]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N20
cycloneii_lcell_comb \cpu_0|E_alu_result[25]~29 (
// Equation(s):
// \cpu_0|E_alu_result[25]~29_combout  = (\cpu_0|W_alu_result[26]~21_combout  & (((\cpu_0|W_alu_result[26]~22_combout )))) # (!\cpu_0|W_alu_result[26]~21_combout  & ((\cpu_0|W_alu_result[26]~22_combout  & (\cpu_0|Add1~50_combout )) # 
// (!\cpu_0|W_alu_result[26]~22_combout  & ((\cpu_0|Add2~50_combout )))))

	.dataa(\cpu_0|W_alu_result[26]~21_combout ),
	.datab(\cpu_0|Add1~50_combout ),
	.datac(\cpu_0|Add2~50_combout ),
	.datad(\cpu_0|W_alu_result[26]~22_combout ),
	.cin(gnd),
	.combout(\cpu_0|E_alu_result[25]~29_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_alu_result[25]~29 .lut_mask = 16'hEE50;
defparam \cpu_0|E_alu_result[25]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N30
cycloneii_lcell_comb \cpu_0|E_alu_result[25]~30 (
// Equation(s):
// \cpu_0|E_alu_result[25]~30_combout  = (\cpu_0|E_alu_result[25]~29_combout  & (((\cpu_0|E_shift_rot_result [25]) # (!\cpu_0|W_alu_result[26]~21_combout )))) # (!\cpu_0|E_alu_result[25]~29_combout  & (\cpu_0|E_logic_result[25]~22_combout  & 
// ((\cpu_0|W_alu_result[26]~21_combout ))))

	.dataa(\cpu_0|E_alu_result[25]~29_combout ),
	.datab(\cpu_0|E_logic_result[25]~22_combout ),
	.datac(\cpu_0|E_shift_rot_result [25]),
	.datad(\cpu_0|W_alu_result[26]~21_combout ),
	.cin(gnd),
	.combout(\cpu_0|E_alu_result[25]~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_alu_result[25]~30 .lut_mask = 16'hE4AA;
defparam \cpu_0|E_alu_result[25]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N12
cycloneii_lcell_comb \cpu_0|E_alu_result[23]~31 (
// Equation(s):
// \cpu_0|E_alu_result[23]~31_combout  = (\cpu_0|W_alu_result[26]~22_combout  & ((\cpu_0|W_alu_result[26]~21_combout ) # ((\cpu_0|Add1~46_combout )))) # (!\cpu_0|W_alu_result[26]~22_combout  & (!\cpu_0|W_alu_result[26]~21_combout  & ((\cpu_0|Add2~46_combout 
// ))))

	.dataa(\cpu_0|W_alu_result[26]~22_combout ),
	.datab(\cpu_0|W_alu_result[26]~21_combout ),
	.datac(\cpu_0|Add1~46_combout ),
	.datad(\cpu_0|Add2~46_combout ),
	.cin(gnd),
	.combout(\cpu_0|E_alu_result[23]~31_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_alu_result[23]~31 .lut_mask = 16'hB9A8;
defparam \cpu_0|E_alu_result[23]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N30
cycloneii_lcell_comb \cpu_0|E_alu_result[23]~32 (
// Equation(s):
// \cpu_0|E_alu_result[23]~32_combout  = (\cpu_0|W_alu_result[26]~21_combout  & ((\cpu_0|E_alu_result[23]~31_combout  & ((\cpu_0|E_shift_rot_result [23]))) # (!\cpu_0|E_alu_result[23]~31_combout  & (\cpu_0|E_logic_result[23]~23_combout )))) # 
// (!\cpu_0|W_alu_result[26]~21_combout  & (\cpu_0|E_alu_result[23]~31_combout ))

	.dataa(\cpu_0|W_alu_result[26]~21_combout ),
	.datab(\cpu_0|E_alu_result[23]~31_combout ),
	.datac(\cpu_0|E_logic_result[23]~23_combout ),
	.datad(\cpu_0|E_shift_rot_result [23]),
	.cin(gnd),
	.combout(\cpu_0|E_alu_result[23]~32_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_alu_result[23]~32 .lut_mask = 16'hEC64;
defparam \cpu_0|E_alu_result[23]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N12
cycloneii_lcell_comb \cpu_0|E_alu_result[21]~35 (
// Equation(s):
// \cpu_0|E_alu_result[21]~35_combout  = (\cpu_0|W_alu_result[26]~21_combout  & (((\cpu_0|W_alu_result[26]~22_combout )))) # (!\cpu_0|W_alu_result[26]~21_combout  & ((\cpu_0|W_alu_result[26]~22_combout  & (\cpu_0|Add1~42_combout )) # 
// (!\cpu_0|W_alu_result[26]~22_combout  & ((\cpu_0|Add2~42_combout )))))

	.dataa(\cpu_0|Add1~42_combout ),
	.datab(\cpu_0|W_alu_result[26]~21_combout ),
	.datac(\cpu_0|Add2~42_combout ),
	.datad(\cpu_0|W_alu_result[26]~22_combout ),
	.cin(gnd),
	.combout(\cpu_0|E_alu_result[21]~35_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_alu_result[21]~35 .lut_mask = 16'hEE30;
defparam \cpu_0|E_alu_result[21]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N6
cycloneii_lcell_comb \cpu_0|E_alu_result[21]~36 (
// Equation(s):
// \cpu_0|E_alu_result[21]~36_combout  = (\cpu_0|W_alu_result[26]~21_combout  & ((\cpu_0|E_alu_result[21]~35_combout  & (\cpu_0|E_shift_rot_result [21])) # (!\cpu_0|E_alu_result[21]~35_combout  & ((\cpu_0|E_logic_result[21]~25_combout ))))) # 
// (!\cpu_0|W_alu_result[26]~21_combout  & (((\cpu_0|E_alu_result[21]~35_combout ))))

	.dataa(\cpu_0|E_shift_rot_result [21]),
	.datab(\cpu_0|W_alu_result[26]~21_combout ),
	.datac(\cpu_0|E_logic_result[21]~25_combout ),
	.datad(\cpu_0|E_alu_result[21]~35_combout ),
	.cin(gnd),
	.combout(\cpu_0|E_alu_result[21]~36_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_alu_result[21]~36 .lut_mask = 16'hBBC0;
defparam \cpu_0|E_alu_result[21]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N2
cycloneii_lcell_comb \cpu_0|E_alu_result[24]~37 (
// Equation(s):
// \cpu_0|E_alu_result[24]~37_combout  = (\cpu_0|W_alu_result[26]~22_combout  & (((\cpu_0|E_shift_rot_result [24])) # (!\cpu_0|W_alu_result[26]~21_combout ))) # (!\cpu_0|W_alu_result[26]~22_combout  & (\cpu_0|W_alu_result[26]~21_combout  & 
// ((\cpu_0|E_logic_result[24]~29_combout ))))

	.dataa(\cpu_0|W_alu_result[26]~22_combout ),
	.datab(\cpu_0|W_alu_result[26]~21_combout ),
	.datac(\cpu_0|E_shift_rot_result [24]),
	.datad(\cpu_0|E_logic_result[24]~29_combout ),
	.cin(gnd),
	.combout(\cpu_0|E_alu_result[24]~37_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_alu_result[24]~37 .lut_mask = 16'hE6A2;
defparam \cpu_0|E_alu_result[24]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N4
cycloneii_lcell_comb \cpu_0|E_alu_result[24]~38 (
// Equation(s):
// \cpu_0|E_alu_result[24]~38_combout  = (\cpu_0|W_alu_result[26]~21_combout  & (((\cpu_0|E_alu_result[24]~37_combout )))) # (!\cpu_0|W_alu_result[26]~21_combout  & ((\cpu_0|E_alu_result[24]~37_combout  & ((\cpu_0|Add1~48_combout ))) # 
// (!\cpu_0|E_alu_result[24]~37_combout  & (\cpu_0|Add2~48_combout ))))

	.dataa(\cpu_0|Add2~48_combout ),
	.datab(\cpu_0|W_alu_result[26]~21_combout ),
	.datac(\cpu_0|Add1~48_combout ),
	.datad(\cpu_0|E_alu_result[24]~37_combout ),
	.cin(gnd),
	.combout(\cpu_0|E_alu_result[24]~38_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_alu_result[24]~38 .lut_mask = 16'hFC22;
defparam \cpu_0|E_alu_result[24]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N20
cycloneii_lcell_comb \cpu_0|E_alu_result[30]~41 (
// Equation(s):
// \cpu_0|E_alu_result[30]~41_combout  = (\cpu_0|W_alu_result[26]~22_combout  & (((\cpu_0|E_shift_rot_result [30]) # (!\cpu_0|W_alu_result[26]~21_combout )))) # (!\cpu_0|W_alu_result[26]~22_combout  & (\cpu_0|E_logic_result[30]~31_combout  & 
// ((\cpu_0|W_alu_result[26]~21_combout ))))

	.dataa(\cpu_0|W_alu_result[26]~22_combout ),
	.datab(\cpu_0|E_logic_result[30]~31_combout ),
	.datac(\cpu_0|E_shift_rot_result [30]),
	.datad(\cpu_0|W_alu_result[26]~21_combout ),
	.cin(gnd),
	.combout(\cpu_0|E_alu_result[30]~41_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_alu_result[30]~41 .lut_mask = 16'hE4AA;
defparam \cpu_0|E_alu_result[30]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N30
cycloneii_lcell_comb \cpu_0|E_alu_result[30]~42 (
// Equation(s):
// \cpu_0|E_alu_result[30]~42_combout  = (\cpu_0|W_alu_result[26]~21_combout  & (((\cpu_0|E_alu_result[30]~41_combout )))) # (!\cpu_0|W_alu_result[26]~21_combout  & ((\cpu_0|E_alu_result[30]~41_combout  & (\cpu_0|Add1~60_combout )) # 
// (!\cpu_0|E_alu_result[30]~41_combout  & ((\cpu_0|Add2~60_combout )))))

	.dataa(\cpu_0|Add1~60_combout ),
	.datab(\cpu_0|W_alu_result[26]~21_combout ),
	.datac(\cpu_0|E_alu_result[30]~41_combout ),
	.datad(\cpu_0|Add2~60_combout ),
	.cin(gnd),
	.combout(\cpu_0|E_alu_result[30]~42_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_alu_result[30]~42 .lut_mask = 16'hE3E0;
defparam \cpu_0|E_alu_result[30]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N20
cycloneii_lcell_comb \cpu_0|E_alu_result[29]~43 (
// Equation(s):
// \cpu_0|E_alu_result[29]~43_combout  = (\cpu_0|W_alu_result[26]~22_combout  & ((\cpu_0|Add1~58_combout ) # ((\cpu_0|W_alu_result[26]~21_combout )))) # (!\cpu_0|W_alu_result[26]~22_combout  & (((!\cpu_0|W_alu_result[26]~21_combout  & \cpu_0|Add2~58_combout 
// ))))

	.dataa(\cpu_0|Add1~58_combout ),
	.datab(\cpu_0|W_alu_result[26]~22_combout ),
	.datac(\cpu_0|W_alu_result[26]~21_combout ),
	.datad(\cpu_0|Add2~58_combout ),
	.cin(gnd),
	.combout(\cpu_0|E_alu_result[29]~43_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_alu_result[29]~43 .lut_mask = 16'hCBC8;
defparam \cpu_0|E_alu_result[29]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N6
cycloneii_lcell_comb \cpu_0|E_alu_result[29]~44 (
// Equation(s):
// \cpu_0|E_alu_result[29]~44_combout  = (\cpu_0|E_alu_result[29]~43_combout  & ((\cpu_0|E_shift_rot_result [29]) # ((!\cpu_0|W_alu_result[26]~21_combout )))) # (!\cpu_0|E_alu_result[29]~43_combout  & (((\cpu_0|W_alu_result[26]~21_combout  & 
// \cpu_0|E_logic_result[29]~32_combout ))))

	.dataa(\cpu_0|E_alu_result[29]~43_combout ),
	.datab(\cpu_0|E_shift_rot_result [29]),
	.datac(\cpu_0|W_alu_result[26]~21_combout ),
	.datad(\cpu_0|E_logic_result[29]~32_combout ),
	.cin(gnd),
	.combout(\cpu_0|E_alu_result[29]~44_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_alu_result[29]~44 .lut_mask = 16'hDA8A;
defparam \cpu_0|E_alu_result[29]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y22_N29
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg[4] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg [4]));

// Location: LCCOMB_X51_Y22_N26
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~37 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~37_combout  = (\auto_hub|irf_reg[1][1]~regout  & 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg [4])) # (!\auto_hub|irf_reg[1][1]~regout  & ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg [4])))

	.dataa(vcc),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg [4]),
	.datac(\auto_hub|irf_reg[1][1]~regout ),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg [4]),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~37_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~37 .lut_mask = 16'hCFC0;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y22_N20
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~4 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~4_combout  = (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [3] & 
// ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [36]) # 
// ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [37]) # 
// (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ))))

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [36]),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [3]),
	.datac(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [37]),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~4 .lut_mask = 16'hCC8C;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N6
cycloneii_lcell_comb \cpu_0_jtag_debug_module_translator|end_begintransfer~0 (
// Equation(s):
// \cpu_0_jtag_debug_module_translator|end_begintransfer~0_combout  = (!\cpu_0_jtag_debug_module_translator|wait_latency_counter[0]~0_combout  & ((\cpu_0_jtag_debug_module_translator|av_begintransfer~2_combout ) # 
// (\cpu_0_jtag_debug_module_translator|end_begintransfer~regout )))

	.dataa(\cpu_0_jtag_debug_module_translator|wait_latency_counter[0]~0_combout ),
	.datab(\cpu_0_jtag_debug_module_translator|av_begintransfer~2_combout ),
	.datac(\cpu_0_jtag_debug_module_translator|end_begintransfer~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu_0_jtag_debug_module_translator|end_begintransfer~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0_jtag_debug_module_translator|end_begintransfer~0 .lut_mask = 16'h5454;
defparam \cpu_0_jtag_debug_module_translator|end_begintransfer~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y22_N31
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg[25] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg [25]));

// Location: LCCOMB_X49_Y21_N24
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~39 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~39_combout  = (\auto_hub|irf_reg[1][1]~regout  & 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg [25])) # (!\auto_hub|irf_reg[1][1]~regout  & ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg [25])))

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg [25]),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg [25]),
	.datac(\auto_hub|irf_reg[1][1]~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~39_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~39 .lut_mask = 16'hACAC;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y19_N13
cycloneii_lcell_ff \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rdata[2] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rdata[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|r_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rdata [2]));

// Location: LCCOMB_X28_Y17_N16
cycloneii_lcell_comb \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 (
// Equation(s):
// \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout  = (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [4]) # 
// ((\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [1]) # ((\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [2]) # 
// (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [5])))

	.dataa(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [4]),
	.datab(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [1]),
	.datac(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [2]),
	.datad(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [5]),
	.cin(gnd),
	.combout(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 .lut_mask = 16'hFFFE;
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N18
cycloneii_lcell_comb \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1 (
// Equation(s):
// \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout  = ((\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ) # 
// ((\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [3]) # (!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [0]))) # 
// (!\jtag_uart_0|r_val~0_combout )

	.dataa(\jtag_uart_0|r_val~0_combout ),
	.datab(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ),
	.datac(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [0]),
	.datad(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [3]),
	.cin(gnd),
	.combout(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1 .lut_mask = 16'hFFDF;
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N20
cycloneii_lcell_comb \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2 (
// Equation(s):
// \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout  = (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout ) # ((\jtag_uart_0|fifo_wr~regout ) # 
// ((\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout  & \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout )))

	.dataa(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ),
	.datab(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout ),
	.datac(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout ),
	.datad(\jtag_uart_0|fifo_wr~regout ),
	.cin(gnd),
	.combout(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2 .lut_mask = 16'hFFEC;
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y19_N17
cycloneii_lcell_ff \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count~7_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count [5]));

// Location: LCCOMB_X29_Y19_N22
cycloneii_lcell_comb \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count~6 (
	.dataa(vcc),
	.datab(\auto_hub|shadow_jsm|state [4]),
	.datac(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count [5]),
	.datad(vcc),
	.cin(gnd),
	.combout(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count~6_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count~6 .lut_mask = 16'hC0C0;
defparam \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y20_N9
cycloneii_lcell_ff \custom_counter_component_0|write_enable_a[0] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\custom_counter_component_0|write_enable_a[0]~1_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\custom_counter_component_0|write_enable_a[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|write_enable_a [0]));

// Location: LCFF_X50_Y21_N19
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg[23] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg [23]));

// Location: LCCOMB_X49_Y21_N20
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~49 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~49_combout  = (\auto_hub|irf_reg[1][1]~regout  & 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg [23])) # (!\auto_hub|irf_reg[1][1]~regout  & ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg [23])))

	.dataa(vcc),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg [23]),
	.datac(\auto_hub|irf_reg[1][1]~regout ),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg [23]),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~49_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~49 .lut_mask = 16'hCFC0;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y22_N6
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~5 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~5_combout  = (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [22] & 
// ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [36]) # 
// ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [37]) # 
// (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ))))

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [36]),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [22]),
	.datac(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [37]),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~5 .lut_mask = 16'hCC8C;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y22_N21
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[9] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[9]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [9]));

// Location: LCFF_X27_Y20_N13
cycloneii_lcell_ff \custom_counter_component_0|custom_counter_unit_inst|start_pos[4] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\custom_counter_component_0|custom_counter_unit_inst|start_pos[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\custom_counter_component_0|custom_counter_unit_inst|length[0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|custom_counter_unit_inst|start_pos [4]));

// Location: LCFF_X27_Y20_N23
cycloneii_lcell_ff \custom_counter_component_0|custom_counter_unit_inst|start_pos[3] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\custom_counter_component_0|custom_counter_unit_inst|s_i [3]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\custom_counter_component_0|custom_counter_unit_inst|length[0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|custom_counter_unit_inst|start_pos [3]));

// Location: LCFF_X31_Y20_N7
cycloneii_lcell_ff \custom_counter_component_0|custom_counter_unit_inst|start_pos[2] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\custom_counter_component_0|custom_counter_unit_inst|start_pos[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\custom_counter_component_0|custom_counter_unit_inst|length[0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|custom_counter_unit_inst|start_pos [2]));

// Location: LCCOMB_X31_Y20_N2
cycloneii_lcell_comb \custom_counter_component_0|Selector13~0 (
// Equation(s):
// \custom_counter_component_0|Selector13~0_combout  = (\cpu_0|W_alu_result [2] & (((\custom_counter_component_0|readdata [18])))) # (!\cpu_0|W_alu_result [2] & (\custom_counter_component_0|custom_counter_unit_inst|start_pos [2] & (\cpu_0|W_alu_result [3])))

	.dataa(\custom_counter_component_0|custom_counter_unit_inst|start_pos [2]),
	.datab(\cpu_0|W_alu_result [3]),
	.datac(\custom_counter_component_0|readdata [18]),
	.datad(\cpu_0|W_alu_result [2]),
	.cin(gnd),
	.combout(\custom_counter_component_0|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|Selector13~0 .lut_mask = 16'hF088;
defparam \custom_counter_component_0|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y21_N24
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|Equal0~2 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|Equal0~2_combout  = (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg [4] & 
// (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg [2] & \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg [3]))

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg [4]),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg [2]),
	.datac(vcc),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg [3]),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|Equal0~2 .lut_mask = 16'h1100;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y20_N25
cycloneii_lcell_ff \custom_counter_component_0|custom_counter_unit_inst|s_i[1] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\custom_counter_component_0|custom_counter_unit_inst|s_i~1_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\custom_counter_component_0|custom_counter_unit_inst|s_j[1]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|custom_counter_unit_inst|s_i [1]));

// Location: LCFF_X25_Y20_N11
cycloneii_lcell_ff \custom_counter_component_0|custom_counter_unit_inst|s_i[2] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\custom_counter_component_0|custom_counter_unit_inst|s_i~2_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\custom_counter_component_0|custom_counter_unit_inst|s_j[1]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|custom_counter_unit_inst|s_i [2]));

// Location: LCFF_X27_Y20_N21
cycloneii_lcell_ff \custom_counter_component_0|custom_counter_unit_inst|s_i[3] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\custom_counter_component_0|custom_counter_unit_inst|s_i~3_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\custom_counter_component_0|custom_counter_unit_inst|s_j[1]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|custom_counter_unit_inst|s_i [3]));

// Location: LCFF_X27_Y20_N1
cycloneii_lcell_ff \custom_counter_component_0|custom_counter_unit_inst|s_i[4] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\custom_counter_component_0|custom_counter_unit_inst|s_i~4_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\custom_counter_component_0|custom_counter_unit_inst|s_j[1]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|custom_counter_unit_inst|s_i [4]));

// Location: LCFF_X27_Y20_N3
cycloneii_lcell_ff \custom_counter_component_0|custom_counter_unit_inst|s_j[5] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\custom_counter_component_0|custom_counter_unit_inst|s_j~17_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\custom_counter_component_0|custom_counter_unit_inst|s_j[1]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|custom_counter_unit_inst|s_j [5]));

// Location: LCFF_X27_Y20_N15
cycloneii_lcell_ff \custom_counter_component_0|custom_counter_unit_inst|s_j[6] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\custom_counter_component_0|custom_counter_unit_inst|s_j~18_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\custom_counter_component_0|custom_counter_unit_inst|s_j[1]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|custom_counter_unit_inst|s_j [6]));

// Location: LCFF_X21_Y20_N9
cycloneii_lcell_ff \custom_counter_component_0|custom_counter_unit_inst|s_i[7] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\custom_counter_component_0|custom_counter_unit_inst|s_i~7_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\custom_counter_component_0|custom_counter_unit_inst|s_j[1]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|custom_counter_unit_inst|s_i [7]));

// Location: LCFF_X25_Y20_N23
cycloneii_lcell_ff \custom_counter_component_0|custom_counter_unit_inst|s_i[8] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\custom_counter_component_0|custom_counter_unit_inst|s_i~8_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\custom_counter_component_0|custom_counter_unit_inst|s_j[1]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|custom_counter_unit_inst|s_i [8]));

// Location: LCCOMB_X25_Y21_N2
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|state_flag~0 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|state_flag~0_combout  = ((\custom_counter_component_0|custom_counter_unit_inst|state_flag [1]) # ((\custom_counter_component_0|custom_counter_unit_inst|state_flag [3]) # 
// (\custom_counter_component_0|custom_counter_unit_inst|state_flag [0]))) # (!\custom_counter_component_0|custom_counter_unit_inst|j [9])

	.dataa(\custom_counter_component_0|custom_counter_unit_inst|j [9]),
	.datab(\custom_counter_component_0|custom_counter_unit_inst|state_flag [1]),
	.datac(\custom_counter_component_0|custom_counter_unit_inst|state_flag [3]),
	.datad(\custom_counter_component_0|custom_counter_unit_inst|state_flag [0]),
	.cin(gnd),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|state_flag~0_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|state_flag~0 .lut_mask = 16'hFFFD;
defparam \custom_counter_component_0|custom_counter_unit_inst|state_flag~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y21_N21
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg[18] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg [18]));

// Location: LCCOMB_X48_Y22_N10
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~51 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~51_combout  = (\auto_hub|irf_reg[1][1]~regout  & 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg [18])) # (!\auto_hub|irf_reg[1][1]~regout  & ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg [18])))

	.dataa(vcc),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg [18]),
	.datac(\auto_hub|irf_reg[1][1]~regout ),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg [18]),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~51_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~51 .lut_mask = 16'hCFC0;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y20_N3
cycloneii_lcell_ff \custom_counter_component_0|custom_counter_unit_inst|s_i[9] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\custom_counter_component_0|custom_counter_unit_inst|s_i~9_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\custom_counter_component_0|custom_counter_unit_inst|s_j[1]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|custom_counter_unit_inst|s_i [9]));

// Location: LCFF_X27_Y20_N5
cycloneii_lcell_ff \custom_counter_component_0|custom_counter_unit_inst|start_pos[5] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\custom_counter_component_0|custom_counter_unit_inst|start_pos[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\custom_counter_component_0|custom_counter_unit_inst|length[0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|custom_counter_unit_inst|start_pos [5]));

// Location: LCCOMB_X31_Y20_N12
cycloneii_lcell_comb \custom_counter_component_0|Selector10~0 (
// Equation(s):
// \custom_counter_component_0|Selector10~0_combout  = (\cpu_0|W_alu_result [2] & (((\custom_counter_component_0|readdata [21])))) # (!\cpu_0|W_alu_result [2] & (\custom_counter_component_0|custom_counter_unit_inst|start_pos [5] & (\cpu_0|W_alu_result [3])))

	.dataa(\custom_counter_component_0|custom_counter_unit_inst|start_pos [5]),
	.datab(\cpu_0|W_alu_result [3]),
	.datac(\custom_counter_component_0|readdata [21]),
	.datad(\cpu_0|W_alu_result [2]),
	.cin(gnd),
	.combout(\custom_counter_component_0|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|Selector10~0 .lut_mask = 16'hF088;
defparam \custom_counter_component_0|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y20_N31
cycloneii_lcell_ff \custom_counter_component_0|custom_counter_unit_inst|start_pos[6] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\custom_counter_component_0|custom_counter_unit_inst|s_i [6]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\custom_counter_component_0|custom_counter_unit_inst|length[0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|custom_counter_unit_inst|start_pos [6]));

// Location: LCCOMB_X31_Y20_N30
cycloneii_lcell_comb \custom_counter_component_0|Selector9~0 (
// Equation(s):
// \custom_counter_component_0|Selector9~0_combout  = (\cpu_0|W_alu_result [2] & (((\custom_counter_component_0|readdata [22])))) # (!\cpu_0|W_alu_result [2] & (\cpu_0|W_alu_result [3] & (\custom_counter_component_0|custom_counter_unit_inst|start_pos [6])))

	.dataa(\cpu_0|W_alu_result [3]),
	.datab(\custom_counter_component_0|custom_counter_unit_inst|start_pos [6]),
	.datac(\custom_counter_component_0|readdata [22]),
	.datad(\cpu_0|W_alu_result [2]),
	.cin(gnd),
	.combout(\custom_counter_component_0|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|Selector9~0 .lut_mask = 16'hF088;
defparam \custom_counter_component_0|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y20_N17
cycloneii_lcell_ff \custom_counter_component_0|custom_counter_unit_inst|start_pos[7] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\custom_counter_component_0|custom_counter_unit_inst|start_pos[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\custom_counter_component_0|custom_counter_unit_inst|length[0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|custom_counter_unit_inst|start_pos [7]));

// Location: LCCOMB_X31_Y20_N0
cycloneii_lcell_comb \custom_counter_component_0|Selector8~0 (
// Equation(s):
// \custom_counter_component_0|Selector8~0_combout  = (\cpu_0|W_alu_result [2] & (((\custom_counter_component_0|readdata [23])))) # (!\cpu_0|W_alu_result [2] & (\custom_counter_component_0|custom_counter_unit_inst|start_pos [7] & (\cpu_0|W_alu_result [3])))

	.dataa(\custom_counter_component_0|custom_counter_unit_inst|start_pos [7]),
	.datab(\cpu_0|W_alu_result [3]),
	.datac(\custom_counter_component_0|readdata [23]),
	.datad(\cpu_0|W_alu_result [2]),
	.cin(gnd),
	.combout(\custom_counter_component_0|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|Selector8~0 .lut_mask = 16'hF088;
defparam \custom_counter_component_0|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y20_N11
cycloneii_lcell_ff \custom_counter_component_0|custom_counter_unit_inst|start_pos[8] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\custom_counter_component_0|custom_counter_unit_inst|start_pos[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\custom_counter_component_0|custom_counter_unit_inst|length[0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|custom_counter_unit_inst|start_pos [8]));

// Location: LCFF_X31_Y20_N29
cycloneii_lcell_ff \custom_counter_component_0|custom_counter_unit_inst|start_pos[9] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\custom_counter_component_0|custom_counter_unit_inst|start_pos[9]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\custom_counter_component_0|custom_counter_unit_inst|length[0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|custom_counter_unit_inst|start_pos [9]));

// Location: LCCOMB_X31_Y20_N4
cycloneii_lcell_comb \custom_counter_component_0|Selector6~0 (
// Equation(s):
// \custom_counter_component_0|Selector6~0_combout  = (\cpu_0|W_alu_result [2] & (((\custom_counter_component_0|readdata [25])))) # (!\cpu_0|W_alu_result [2] & (\cpu_0|W_alu_result [3] & (\custom_counter_component_0|custom_counter_unit_inst|start_pos [9])))

	.dataa(\cpu_0|W_alu_result [3]),
	.datab(\custom_counter_component_0|custom_counter_unit_inst|start_pos [9]),
	.datac(\custom_counter_component_0|readdata [25]),
	.datad(\cpu_0|W_alu_result [2]),
	.cin(gnd),
	.combout(\custom_counter_component_0|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|Selector6~0 .lut_mask = 16'hF088;
defparam \custom_counter_component_0|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y21_N17
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg[5] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~17_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg [5]));

// Location: LCCOMB_X50_Y20_N2
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~55 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~55_combout  = (\auto_hub|irf_reg[1][1]~regout  & 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg [5])) # (!\auto_hub|irf_reg[1][1]~regout  & ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg [5])))

	.dataa(vcc),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg [5]),
	.datac(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg [5]),
	.datad(\auto_hub|irf_reg[1][1]~regout ),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~55_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~55 .lut_mask = 16'hCCF0;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y22_N28
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~8 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~8_combout  = (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [4] & 
// ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [36]) # 
// ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [37]) # 
// (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ))))

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [36]),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [4]),
	.datac(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [37]),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~8 .lut_mask = 16'hCC8C;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y21_N11
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg[28] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg [28]));

// Location: LCCOMB_X50_Y20_N20
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~57 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~57_combout  = (\auto_hub|irf_reg[1][1]~regout  & 
// ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg [28]))) # (!\auto_hub|irf_reg[1][1]~regout  & (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg [28]))

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg [28]),
	.datab(\auto_hub|irf_reg[1][1]~regout ),
	.datac(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg [28]),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~57_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~57 .lut_mask = 16'hE2E2;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y21_N13
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg[29] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg [29]));

// Location: LCCOMB_X51_Y21_N20
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~59 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~59_combout  = (\auto_hub|irf_reg[1][1]~regout  & 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg [29])) # (!\auto_hub|irf_reg[1][1]~regout  & ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg [29])))

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg [29]),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg [29]),
	.datac(vcc),
	.datad(\auto_hub|irf_reg[1][1]~regout ),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~59_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~59 .lut_mask = 16'hAACC;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y21_N9
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg[31] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~21_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg [31]));

// Location: LCCOMB_X50_Y20_N18
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~61 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~61_combout  = (\auto_hub|irf_reg[1][1]~regout  & 
// ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg [31]))) # (!\auto_hub|irf_reg[1][1]~regout  & (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg [31]))

	.dataa(vcc),
	.datab(\auto_hub|irf_reg[1][1]~regout ),
	.datac(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg [31]),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg [31]),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~61_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~61 .lut_mask = 16'hFC30;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y22_N30
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~9 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~9_combout  = (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [25] & 
// ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [37]) # 
// ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [36]) # 
// (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ))))

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [37]),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [25]),
	.datac(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [36]),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~9 .lut_mask = 16'hCC8C;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y19_N15
cycloneii_lcell_ff \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rdata[3] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b [3]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|r_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rdata [3]));

// Location: LCCOMB_X27_Y19_N14
cycloneii_lcell_comb \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~14 (
	.dataa(vcc),
	.datab(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count [9]),
	.datac(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rdata [3]),
	.datad(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift [6]),
	.cin(gnd),
	.combout(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~14_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~14 .lut_mask = 16'hFC30;
defparam \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y19_N13
cycloneii_lcell_ff \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count~8_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count [4]));

// Location: LCCOMB_X29_Y19_N16
cycloneii_lcell_comb \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count~7 (
	.dataa(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count [4]),
	.datab(vcc),
	.datac(\auto_hub|shadow_jsm|state [4]),
	.datad(vcc),
	.cin(gnd),
	.combout(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count~7_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count~7 .lut_mask = 16'hA0A0;
defparam \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y20_N3
cycloneii_lcell_ff \custom_counter_component_0|custom_counter_unit_inst|i[1] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\custom_counter_component_0|custom_counter_unit_inst|i~3_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\custom_counter_component_0|custom_counter_unit_inst|i[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|custom_counter_unit_inst|i [1]));

// Location: LCFF_X19_Y21_N1
cycloneii_lcell_ff \custom_counter_component_0|custom_counter_unit_inst|max[11] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\custom_counter_component_0|custom_counter_unit_inst|min~0_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\custom_counter_component_0|custom_counter_unit_inst|max[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|custom_counter_unit_inst|max [11]));

// Location: LCFF_X19_Y21_N3
cycloneii_lcell_ff \custom_counter_component_0|custom_counter_unit_inst|min[11] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\custom_counter_component_0|custom_counter_unit_inst|min[11]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\custom_counter_component_0|custom_counter_unit_inst|min[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|custom_counter_unit_inst|min [11]));

// Location: LCFF_X19_Y21_N5
cycloneii_lcell_ff \custom_counter_component_0|custom_counter_unit_inst|max[10] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\custom_counter_component_0|custom_counter_unit_inst|min~3_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\custom_counter_component_0|custom_counter_unit_inst|max[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|custom_counter_unit_inst|max [10]));

// Location: LCFF_X19_Y21_N7
cycloneii_lcell_ff \custom_counter_component_0|custom_counter_unit_inst|min[10] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\custom_counter_component_0|custom_counter_unit_inst|min~3_combout ),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\custom_counter_component_0|custom_counter_unit_inst|min[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|custom_counter_unit_inst|min [10]));

// Location: LCFF_X19_Y21_N17
cycloneii_lcell_ff \custom_counter_component_0|custom_counter_unit_inst|max[9] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\custom_counter_component_0|custom_counter_unit_inst|min~4_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\custom_counter_component_0|custom_counter_unit_inst|max[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|custom_counter_unit_inst|max [9]));

// Location: LCFF_X19_Y21_N19
cycloneii_lcell_ff \custom_counter_component_0|custom_counter_unit_inst|min[9] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\custom_counter_component_0|custom_counter_unit_inst|min~4_combout ),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\custom_counter_component_0|custom_counter_unit_inst|min[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|custom_counter_unit_inst|min [9]));

// Location: LCFF_X19_Y21_N21
cycloneii_lcell_ff \custom_counter_component_0|custom_counter_unit_inst|max[8] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\custom_counter_component_0|custom_counter_unit_inst|min~5_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\custom_counter_component_0|custom_counter_unit_inst|max[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|custom_counter_unit_inst|max [8]));

// Location: LCFF_X19_Y21_N23
cycloneii_lcell_ff \custom_counter_component_0|custom_counter_unit_inst|min[8] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\custom_counter_component_0|custom_counter_unit_inst|min~5_combout ),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\custom_counter_component_0|custom_counter_unit_inst|min[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|custom_counter_unit_inst|min [8]));

// Location: LCFF_X19_Y21_N25
cycloneii_lcell_ff \custom_counter_component_0|custom_counter_unit_inst|max[7] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\custom_counter_component_0|custom_counter_unit_inst|min~6_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\custom_counter_component_0|custom_counter_unit_inst|max[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|custom_counter_unit_inst|max [7]));

// Location: LCFF_X19_Y21_N11
cycloneii_lcell_ff \custom_counter_component_0|custom_counter_unit_inst|min[7] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\custom_counter_component_0|custom_counter_unit_inst|min~6_combout ),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\custom_counter_component_0|custom_counter_unit_inst|min[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|custom_counter_unit_inst|min [7]));

// Location: LCFF_X19_Y21_N29
cycloneii_lcell_ff \custom_counter_component_0|custom_counter_unit_inst|max[6] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\custom_counter_component_0|custom_counter_unit_inst|min~7_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\custom_counter_component_0|custom_counter_unit_inst|max[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|custom_counter_unit_inst|max [6]));

// Location: LCFF_X19_Y21_N15
cycloneii_lcell_ff \custom_counter_component_0|custom_counter_unit_inst|min[6] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\custom_counter_component_0|custom_counter_unit_inst|min[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\custom_counter_component_0|custom_counter_unit_inst|min[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|custom_counter_unit_inst|min [6]));

// Location: LCFF_X19_Y21_N9
cycloneii_lcell_ff \custom_counter_component_0|custom_counter_unit_inst|max[5] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\custom_counter_component_0|custom_counter_unit_inst|min~8_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\custom_counter_component_0|custom_counter_unit_inst|max[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|custom_counter_unit_inst|max [5]));

// Location: LCFF_X19_Y21_N27
cycloneii_lcell_ff \custom_counter_component_0|custom_counter_unit_inst|min[5] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\custom_counter_component_0|custom_counter_unit_inst|min~8_combout ),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\custom_counter_component_0|custom_counter_unit_inst|min[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|custom_counter_unit_inst|min [5]));

// Location: LCFF_X22_Y21_N29
cycloneii_lcell_ff \custom_counter_component_0|custom_counter_unit_inst|max[4] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\custom_counter_component_0|custom_counter_unit_inst|min~9_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\custom_counter_component_0|custom_counter_unit_inst|max[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|custom_counter_unit_inst|max [4]));

// Location: LCFF_X22_Y21_N31
cycloneii_lcell_ff \custom_counter_component_0|custom_counter_unit_inst|min[4] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\custom_counter_component_0|custom_counter_unit_inst|min[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\custom_counter_component_0|custom_counter_unit_inst|min[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|custom_counter_unit_inst|min [4]));

// Location: LCFF_X22_Y21_N25
cycloneii_lcell_ff \custom_counter_component_0|custom_counter_unit_inst|max[3] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\custom_counter_component_0|custom_counter_unit_inst|min~10_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\custom_counter_component_0|custom_counter_unit_inst|max[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|custom_counter_unit_inst|max [3]));

// Location: LCFF_X22_Y21_N11
cycloneii_lcell_ff \custom_counter_component_0|custom_counter_unit_inst|min[3] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\custom_counter_component_0|custom_counter_unit_inst|min~10_combout ),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\custom_counter_component_0|custom_counter_unit_inst|min[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|custom_counter_unit_inst|min [3]));

// Location: LCFF_X22_Y21_N13
cycloneii_lcell_ff \custom_counter_component_0|custom_counter_unit_inst|max[2] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\custom_counter_component_0|custom_counter_unit_inst|min~11_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\custom_counter_component_0|custom_counter_unit_inst|max[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|custom_counter_unit_inst|max [2]));

// Location: LCFF_X22_Y21_N15
cycloneii_lcell_ff \custom_counter_component_0|custom_counter_unit_inst|min[2] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\custom_counter_component_0|custom_counter_unit_inst|min[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\custom_counter_component_0|custom_counter_unit_inst|min[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|custom_counter_unit_inst|min [2]));

// Location: LCFF_X22_Y21_N9
cycloneii_lcell_ff \custom_counter_component_0|custom_counter_unit_inst|max[1] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\custom_counter_component_0|custom_counter_unit_inst|min~12_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\custom_counter_component_0|custom_counter_unit_inst|max[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|custom_counter_unit_inst|max [1]));

// Location: LCFF_X22_Y21_N3
cycloneii_lcell_ff \custom_counter_component_0|custom_counter_unit_inst|min[1] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\custom_counter_component_0|custom_counter_unit_inst|min~12_combout ),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\custom_counter_component_0|custom_counter_unit_inst|min[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|custom_counter_unit_inst|min [1]));

// Location: LCFF_X22_Y21_N21
cycloneii_lcell_ff \custom_counter_component_0|custom_counter_unit_inst|max[0] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\custom_counter_component_0|custom_counter_unit_inst|max~2_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\custom_counter_component_0|custom_counter_unit_inst|max[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|custom_counter_unit_inst|max [0]));

// Location: LCFF_X22_Y21_N7
cycloneii_lcell_ff \custom_counter_component_0|custom_counter_unit_inst|max[12] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\custom_counter_component_0|custom_counter_unit_inst|min~14_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\custom_counter_component_0|custom_counter_unit_inst|max[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|custom_counter_unit_inst|max [12]));

// Location: LCFF_X22_Y21_N1
cycloneii_lcell_ff \custom_counter_component_0|custom_counter_unit_inst|min[12] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\custom_counter_component_0|custom_counter_unit_inst|min[12]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\custom_counter_component_0|custom_counter_unit_inst|min[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|custom_counter_unit_inst|min [12]));

// Location: LCCOMB_X24_Y21_N4
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|s_j[1]~2 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|s_j[1]~2_combout  = ((\custom_counter_component_0|custom_counter_unit_inst|Add1~24_combout  & ((\custom_counter_component_0|custom_counter_unit_inst|Add2~20_combout ) # 
// (!\custom_counter_component_0|custom_counter_unit_inst|Add1~22_combout ))) # (!\custom_counter_component_0|custom_counter_unit_inst|Add1~24_combout  & ((\custom_counter_component_0|custom_counter_unit_inst|Add1~22_combout ) # 
// (!\custom_counter_component_0|custom_counter_unit_inst|Add2~20_combout )))) # (!\custom_counter_component_0|custom_counter_unit_inst|state_flag [2])

	.dataa(\custom_counter_component_0|custom_counter_unit_inst|state_flag [2]),
	.datab(\custom_counter_component_0|custom_counter_unit_inst|Add1~24_combout ),
	.datac(\custom_counter_component_0|custom_counter_unit_inst|Add2~20_combout ),
	.datad(\custom_counter_component_0|custom_counter_unit_inst|Add1~22_combout ),
	.cin(gnd),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|s_j[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|s_j[1]~2 .lut_mask = 16'hF7DF;
defparam \custom_counter_component_0|custom_counter_unit_inst|s_j[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y21_N27
cycloneii_lcell_ff \custom_counter_component_0|custom_counter_unit_inst|max[13] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\custom_counter_component_0|custom_counter_unit_inst|min~15_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\custom_counter_component_0|custom_counter_unit_inst|max[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|custom_counter_unit_inst|max [13]));

// Location: LCFF_X22_Y21_N5
cycloneii_lcell_ff \custom_counter_component_0|custom_counter_unit_inst|min[13] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\custom_counter_component_0|custom_counter_unit_inst|min[13]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\custom_counter_component_0|custom_counter_unit_inst|min[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|custom_counter_unit_inst|min [13]));

// Location: LCFF_X19_Y21_N13
cycloneii_lcell_ff \custom_counter_component_0|custom_counter_unit_inst|max[14] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\custom_counter_component_0|custom_counter_unit_inst|min~16_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\custom_counter_component_0|custom_counter_unit_inst|max[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|custom_counter_unit_inst|max [14]));

// Location: LCFF_X19_Y21_N31
cycloneii_lcell_ff \custom_counter_component_0|custom_counter_unit_inst|min[14] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\custom_counter_component_0|custom_counter_unit_inst|min[14]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\custom_counter_component_0|custom_counter_unit_inst|min[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|custom_counter_unit_inst|min [14]));

// Location: LCCOMB_X24_Y21_N14
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|s_j[1]~3 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|s_j[1]~3_combout  = (\custom_counter_component_0|custom_counter_unit_inst|Add1~26_combout  & (((!\custom_counter_component_0|custom_counter_unit_inst|Add1~28_combout ) # 
// (!\custom_counter_component_0|custom_counter_unit_inst|Add1~20_combout )) # (!\custom_counter_component_0|custom_counter_unit_inst|Add1~24_combout ))) # (!\custom_counter_component_0|custom_counter_unit_inst|Add1~26_combout  & 
// ((\custom_counter_component_0|custom_counter_unit_inst|Add1~24_combout ) # ((\custom_counter_component_0|custom_counter_unit_inst|Add1~20_combout ) # (\custom_counter_component_0|custom_counter_unit_inst|Add1~28_combout ))))

	.dataa(\custom_counter_component_0|custom_counter_unit_inst|Add1~26_combout ),
	.datab(\custom_counter_component_0|custom_counter_unit_inst|Add1~24_combout ),
	.datac(\custom_counter_component_0|custom_counter_unit_inst|Add1~20_combout ),
	.datad(\custom_counter_component_0|custom_counter_unit_inst|Add1~28_combout ),
	.cin(gnd),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|s_j[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|s_j[1]~3 .lut_mask = 16'h7FFE;
defparam \custom_counter_component_0|custom_counter_unit_inst|s_j[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N0
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|s_j[1]~4 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|s_j[1]~4_combout  = (\custom_counter_component_0|custom_counter_unit_inst|Add2~2_combout  & ((\custom_counter_component_0|custom_counter_unit_inst|Add1~0_combout  $ 
// (\custom_counter_component_0|custom_counter_unit_inst|Add2~0_combout )) # (!\custom_counter_component_0|custom_counter_unit_inst|Add1~2_combout ))) # (!\custom_counter_component_0|custom_counter_unit_inst|Add2~2_combout  & 
// ((\custom_counter_component_0|custom_counter_unit_inst|Add1~2_combout ) # (\custom_counter_component_0|custom_counter_unit_inst|Add1~0_combout  $ (\custom_counter_component_0|custom_counter_unit_inst|Add2~0_combout ))))

	.dataa(\custom_counter_component_0|custom_counter_unit_inst|Add2~2_combout ),
	.datab(\custom_counter_component_0|custom_counter_unit_inst|Add1~0_combout ),
	.datac(\custom_counter_component_0|custom_counter_unit_inst|Add2~0_combout ),
	.datad(\custom_counter_component_0|custom_counter_unit_inst|Add1~2_combout ),
	.cin(gnd),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|s_j[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|s_j[1]~4 .lut_mask = 16'h7DBE;
defparam \custom_counter_component_0|custom_counter_unit_inst|s_j[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y21_N9
cycloneii_lcell_ff \custom_counter_component_0|custom_counter_unit_inst|max[15] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\custom_counter_component_0|custom_counter_unit_inst|min~17_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\custom_counter_component_0|custom_counter_unit_inst|max[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|custom_counter_unit_inst|max [15]));

// Location: LCFF_X25_Y21_N27
cycloneii_lcell_ff \custom_counter_component_0|custom_counter_unit_inst|min[15] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\custom_counter_component_0|custom_counter_unit_inst|min~17_combout ),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\custom_counter_component_0|custom_counter_unit_inst|min[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|custom_counter_unit_inst|min [15]));

// Location: LCCOMB_X24_Y21_N24
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|s_j[1]~5 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|s_j[1]~5_combout  = (\custom_counter_component_0|custom_counter_unit_inst|s_j[1]~4_combout ) # ((\custom_counter_component_0|custom_counter_unit_inst|Add1~24_combout  $ 
// (\custom_counter_component_0|custom_counter_unit_inst|Add1~30_combout )) # (!\custom_counter_component_0|custom_counter_unit_inst|s_j[1]~0_combout ))

	.dataa(\custom_counter_component_0|custom_counter_unit_inst|s_j[1]~4_combout ),
	.datab(\custom_counter_component_0|custom_counter_unit_inst|Add1~24_combout ),
	.datac(\custom_counter_component_0|custom_counter_unit_inst|Add1~30_combout ),
	.datad(\custom_counter_component_0|custom_counter_unit_inst|s_j[1]~0_combout ),
	.cin(gnd),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|s_j[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|s_j[1]~5 .lut_mask = 16'hBEFF;
defparam \custom_counter_component_0|custom_counter_unit_inst|s_j[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N10
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|s_j[1]~6 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|s_j[1]~6_combout  = (\custom_counter_component_0|custom_counter_unit_inst|Add1~16_combout  & ((\custom_counter_component_0|custom_counter_unit_inst|Add2~18_combout  $ 
// (\custom_counter_component_0|custom_counter_unit_inst|Add1~18_combout )) # (!\custom_counter_component_0|custom_counter_unit_inst|Add2~16_combout ))) # (!\custom_counter_component_0|custom_counter_unit_inst|Add1~16_combout  & 
// ((\custom_counter_component_0|custom_counter_unit_inst|Add2~16_combout ) # (\custom_counter_component_0|custom_counter_unit_inst|Add2~18_combout  $ (\custom_counter_component_0|custom_counter_unit_inst|Add1~18_combout ))))

	.dataa(\custom_counter_component_0|custom_counter_unit_inst|Add1~16_combout ),
	.datab(\custom_counter_component_0|custom_counter_unit_inst|Add2~16_combout ),
	.datac(\custom_counter_component_0|custom_counter_unit_inst|Add2~18_combout ),
	.datad(\custom_counter_component_0|custom_counter_unit_inst|Add1~18_combout ),
	.cin(gnd),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|s_j[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|s_j[1]~6 .lut_mask = 16'h6FF6;
defparam \custom_counter_component_0|custom_counter_unit_inst|s_j[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N0
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|s_j[1]~7 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|s_j[1]~7_combout  = (\custom_counter_component_0|custom_counter_unit_inst|Add2~6_combout  & ((\custom_counter_component_0|custom_counter_unit_inst|Add2~4_combout  $ 
// (\custom_counter_component_0|custom_counter_unit_inst|Add1~4_combout )) # (!\custom_counter_component_0|custom_counter_unit_inst|Add1~6_combout ))) # (!\custom_counter_component_0|custom_counter_unit_inst|Add2~6_combout  & 
// ((\custom_counter_component_0|custom_counter_unit_inst|Add1~6_combout ) # (\custom_counter_component_0|custom_counter_unit_inst|Add2~4_combout  $ (\custom_counter_component_0|custom_counter_unit_inst|Add1~4_combout ))))

	.dataa(\custom_counter_component_0|custom_counter_unit_inst|Add2~6_combout ),
	.datab(\custom_counter_component_0|custom_counter_unit_inst|Add1~6_combout ),
	.datac(\custom_counter_component_0|custom_counter_unit_inst|Add2~4_combout ),
	.datad(\custom_counter_component_0|custom_counter_unit_inst|Add1~4_combout ),
	.cin(gnd),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|s_j[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|s_j[1]~7 .lut_mask = 16'h6FF6;
defparam \custom_counter_component_0|custom_counter_unit_inst|s_j[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N2
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|s_j[1]~8 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|s_j[1]~8_combout  = (\custom_counter_component_0|custom_counter_unit_inst|Add2~8_combout  & ((\custom_counter_component_0|custom_counter_unit_inst|Add2~10_combout  $ 
// (\custom_counter_component_0|custom_counter_unit_inst|Add1~10_combout )) # (!\custom_counter_component_0|custom_counter_unit_inst|Add1~8_combout ))) # (!\custom_counter_component_0|custom_counter_unit_inst|Add2~8_combout  & 
// ((\custom_counter_component_0|custom_counter_unit_inst|Add1~8_combout ) # (\custom_counter_component_0|custom_counter_unit_inst|Add2~10_combout  $ (\custom_counter_component_0|custom_counter_unit_inst|Add1~10_combout ))))

	.dataa(\custom_counter_component_0|custom_counter_unit_inst|Add2~8_combout ),
	.datab(\custom_counter_component_0|custom_counter_unit_inst|Add1~8_combout ),
	.datac(\custom_counter_component_0|custom_counter_unit_inst|Add2~10_combout ),
	.datad(\custom_counter_component_0|custom_counter_unit_inst|Add1~10_combout ),
	.cin(gnd),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|s_j[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|s_j[1]~8 .lut_mask = 16'h6FF6;
defparam \custom_counter_component_0|custom_counter_unit_inst|s_j[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N0
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|s_j[1]~9 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|s_j[1]~9_combout  = (\custom_counter_component_0|custom_counter_unit_inst|Add1~12_combout  & ((\custom_counter_component_0|custom_counter_unit_inst|Add1~14_combout  $ 
// (\custom_counter_component_0|custom_counter_unit_inst|Add2~14_combout )) # (!\custom_counter_component_0|custom_counter_unit_inst|Add2~12_combout ))) # (!\custom_counter_component_0|custom_counter_unit_inst|Add1~12_combout  & 
// ((\custom_counter_component_0|custom_counter_unit_inst|Add2~12_combout ) # (\custom_counter_component_0|custom_counter_unit_inst|Add1~14_combout  $ (\custom_counter_component_0|custom_counter_unit_inst|Add2~14_combout ))))

	.dataa(\custom_counter_component_0|custom_counter_unit_inst|Add1~12_combout ),
	.datab(\custom_counter_component_0|custom_counter_unit_inst|Add1~14_combout ),
	.datac(\custom_counter_component_0|custom_counter_unit_inst|Add2~12_combout ),
	.datad(\custom_counter_component_0|custom_counter_unit_inst|Add2~14_combout ),
	.cin(gnd),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|s_j[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|s_j[1]~9 .lut_mask = 16'h7BDE;
defparam \custom_counter_component_0|custom_counter_unit_inst|s_j[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N12
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|s_j[1]~10 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|s_j[1]~10_combout  = (\custom_counter_component_0|custom_counter_unit_inst|s_j[1]~6_combout ) # ((\custom_counter_component_0|custom_counter_unit_inst|s_j[1]~8_combout ) # 
// ((\custom_counter_component_0|custom_counter_unit_inst|s_j[1]~9_combout ) # (\custom_counter_component_0|custom_counter_unit_inst|s_j[1]~7_combout )))

	.dataa(\custom_counter_component_0|custom_counter_unit_inst|s_j[1]~6_combout ),
	.datab(\custom_counter_component_0|custom_counter_unit_inst|s_j[1]~8_combout ),
	.datac(\custom_counter_component_0|custom_counter_unit_inst|s_j[1]~9_combout ),
	.datad(\custom_counter_component_0|custom_counter_unit_inst|s_j[1]~7_combout ),
	.cin(gnd),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|s_j[1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|s_j[1]~10 .lut_mask = 16'hFFFE;
defparam \custom_counter_component_0|custom_counter_unit_inst|s_j[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N30
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|s_j[1]~11 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|s_j[1]~11_combout  = (\custom_counter_component_0|custom_counter_unit_inst|s_j[1]~5_combout ) # ((\custom_counter_component_0|custom_counter_unit_inst|s_j[1]~2_combout ) # 
// ((\custom_counter_component_0|custom_counter_unit_inst|s_j[1]~3_combout ) # (\custom_counter_component_0|custom_counter_unit_inst|s_j[1]~10_combout )))

	.dataa(\custom_counter_component_0|custom_counter_unit_inst|s_j[1]~5_combout ),
	.datab(\custom_counter_component_0|custom_counter_unit_inst|s_j[1]~2_combout ),
	.datac(\custom_counter_component_0|custom_counter_unit_inst|s_j[1]~3_combout ),
	.datad(\custom_counter_component_0|custom_counter_unit_inst|s_j[1]~10_combout ),
	.cin(gnd),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|s_j[1]~11_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|s_j[1]~11 .lut_mask = 16'hFFFE;
defparam \custom_counter_component_0|custom_counter_unit_inst|s_j[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N6
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|LessThan4~8 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|LessThan4~8_combout  = (\custom_counter_component_0|custom_counter_unit_inst|Add2~20_combout  & (!\custom_counter_component_0|custom_counter_unit_inst|Add4~22_combout  & 
// !\custom_counter_component_0|custom_counter_unit_inst|Add4~20_combout )) # (!\custom_counter_component_0|custom_counter_unit_inst|Add2~20_combout  & (\custom_counter_component_0|custom_counter_unit_inst|Add4~22_combout  & 
// \custom_counter_component_0|custom_counter_unit_inst|Add4~20_combout ))

	.dataa(vcc),
	.datab(\custom_counter_component_0|custom_counter_unit_inst|Add2~20_combout ),
	.datac(\custom_counter_component_0|custom_counter_unit_inst|Add4~22_combout ),
	.datad(\custom_counter_component_0|custom_counter_unit_inst|Add4~20_combout ),
	.cin(gnd),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|LessThan4~8_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|LessThan4~8 .lut_mask = 16'h300C;
defparam \custom_counter_component_0|custom_counter_unit_inst|LessThan4~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N30
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|LessThan4~11 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|LessThan4~11_combout  = (\custom_counter_component_0|custom_counter_unit_inst|Add2~16_combout  & (!\custom_counter_component_0|custom_counter_unit_inst|Add4~16_combout  & 
// (\custom_counter_component_0|custom_counter_unit_inst|Add4~18_combout  $ (!\custom_counter_component_0|custom_counter_unit_inst|Add2~18_combout ))))

	.dataa(\custom_counter_component_0|custom_counter_unit_inst|Add2~16_combout ),
	.datab(\custom_counter_component_0|custom_counter_unit_inst|Add4~18_combout ),
	.datac(\custom_counter_component_0|custom_counter_unit_inst|Add4~16_combout ),
	.datad(\custom_counter_component_0|custom_counter_unit_inst|Add2~18_combout ),
	.cin(gnd),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|LessThan4~11_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|LessThan4~11 .lut_mask = 16'h0802;
defparam \custom_counter_component_0|custom_counter_unit_inst|LessThan4~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y21_N18
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~14 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~14_combout  = (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [23] & 
// (((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [36]) # 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [37])) # 
// (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout )))

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [23]),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.datac(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [36]),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [37]),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~14 .lut_mask = 16'hAAA2;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N24
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|s_i~1 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|s_i~1_combout  = (\custom_counter_component_0|custom_counter_unit_inst|i [1] & \custom_counter_component_0|start~regout )

	.dataa(\custom_counter_component_0|custom_counter_unit_inst|i [1]),
	.datab(vcc),
	.datac(\custom_counter_component_0|start~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|s_i~1_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|s_i~1 .lut_mask = 16'hA0A0;
defparam \custom_counter_component_0|custom_counter_unit_inst|s_i~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N10
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|s_i~2 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|s_i~2_combout  = (\custom_counter_component_0|custom_counter_unit_inst|i [2] & \custom_counter_component_0|start~regout )

	.dataa(vcc),
	.datab(\custom_counter_component_0|custom_counter_unit_inst|i [2]),
	.datac(\custom_counter_component_0|start~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|s_i~2_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|s_i~2 .lut_mask = 16'hC0C0;
defparam \custom_counter_component_0|custom_counter_unit_inst|s_i~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y19_N9
cycloneii_lcell_ff \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rdata[4] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b [4]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|r_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rdata [4]));

// Location: LCCOMB_X27_Y19_N8
cycloneii_lcell_comb \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~16 (
	.dataa(vcc),
	.datab(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count [9]),
	.datac(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rdata [4]),
	.datad(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift [7]),
	.cin(gnd),
	.combout(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~16_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~16 .lut_mask = 16'hFC30;
defparam \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N20
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|s_i~3 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|s_i~3_combout  = (\custom_counter_component_0|custom_counter_unit_inst|i [3] & \custom_counter_component_0|start~regout )

	.dataa(\custom_counter_component_0|custom_counter_unit_inst|i [3]),
	.datab(vcc),
	.datac(\custom_counter_component_0|start~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|s_i~3_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|s_i~3 .lut_mask = 16'hA0A0;
defparam \custom_counter_component_0|custom_counter_unit_inst|s_i~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y19_N27
cycloneii_lcell_ff \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rdata[5] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rdata[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|r_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rdata [5]));

// Location: LCCOMB_X27_Y20_N0
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|s_i~4 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|s_i~4_combout  = (\custom_counter_component_0|start~regout  & \custom_counter_component_0|custom_counter_unit_inst|i [4])

	.dataa(vcc),
	.datab(vcc),
	.datac(\custom_counter_component_0|start~regout ),
	.datad(\custom_counter_component_0|custom_counter_unit_inst|i [4]),
	.cin(gnd),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|s_i~4_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|s_i~4 .lut_mask = 16'hF000;
defparam \custom_counter_component_0|custom_counter_unit_inst|s_i~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N2
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|s_j~17 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|s_j~17_combout  = (\custom_counter_component_0|start~regout  & \custom_counter_component_0|custom_counter_unit_inst|j [5])

	.dataa(\custom_counter_component_0|start~regout ),
	.datab(vcc),
	.datac(\custom_counter_component_0|custom_counter_unit_inst|j [5]),
	.datad(vcc),
	.cin(gnd),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|s_j~17_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|s_j~17 .lut_mask = 16'hA0A0;
defparam \custom_counter_component_0|custom_counter_unit_inst|s_j~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N14
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|s_j~18 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|s_j~18_combout  = (\custom_counter_component_0|custom_counter_unit_inst|j [6] & \custom_counter_component_0|start~regout )

	.dataa(\custom_counter_component_0|custom_counter_unit_inst|j [6]),
	.datab(vcc),
	.datac(\custom_counter_component_0|start~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|s_j~18_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|s_j~18 .lut_mask = 16'hA0A0;
defparam \custom_counter_component_0|custom_counter_unit_inst|s_j~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N8
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|s_i~7 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|s_i~7_combout  = (\custom_counter_component_0|custom_counter_unit_inst|i [7] & \custom_counter_component_0|start~regout )

	.dataa(vcc),
	.datab(\custom_counter_component_0|custom_counter_unit_inst|i [7]),
	.datac(vcc),
	.datad(\custom_counter_component_0|start~regout ),
	.cin(gnd),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|s_i~7_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|s_i~7 .lut_mask = 16'hCC00;
defparam \custom_counter_component_0|custom_counter_unit_inst|s_i~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N22
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|s_i~8 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|s_i~8_combout  = (\custom_counter_component_0|start~regout  & \custom_counter_component_0|custom_counter_unit_inst|i [8])

	.dataa(\custom_counter_component_0|start~regout ),
	.datab(vcc),
	.datac(\custom_counter_component_0|custom_counter_unit_inst|i [8]),
	.datad(vcc),
	.cin(gnd),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|s_i~8_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|s_i~8 .lut_mask = 16'hA0A0;
defparam \custom_counter_component_0|custom_counter_unit_inst|s_i~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y21_N27
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg[6] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~22_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg [6]));

// Location: LCCOMB_X50_Y21_N20
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~15 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~15_combout  = (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [18] & 
// (((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [36]) # 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [37])) # 
// (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout )))

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [18]),
	.datac(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [36]),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [37]),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~15 .lut_mask = 16'hCCC4;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N2
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|s_i~9 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|s_i~9_combout  = (\custom_counter_component_0|start~regout  & \custom_counter_component_0|custom_counter_unit_inst|i [9])

	.dataa(\custom_counter_component_0|start~regout ),
	.datab(vcc),
	.datac(\custom_counter_component_0|custom_counter_unit_inst|i [9]),
	.datad(vcc),
	.cin(gnd),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|s_i~9_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|s_i~9 .lut_mask = 16'hA0A0;
defparam \custom_counter_component_0|custom_counter_unit_inst|s_i~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y21_N16
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~17 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~17_combout  = (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [5] & 
// (((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [36]) # 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [37])) # 
// (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout )))

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [5]),
	.datac(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [36]),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [37]),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~17 .lut_mask = 16'hCCC4;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y21_N10
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~18 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~18_combout  = (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [28] & 
// (((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [36]) # 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [37])) # 
// (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout )))

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [28]),
	.datac(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [36]),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [37]),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~18 .lut_mask = 16'hCCC4;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y21_N12
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~19 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~19_combout  = (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [29] & 
// (((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [36]) # 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [37])) # 
// (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout )))

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [29]),
	.datac(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [36]),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [37]),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~19 .lut_mask = 16'hCCC4;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y21_N8
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~21 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~21_combout  = (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [31] & 
// (((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [36]) # 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [37])) # 
// (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout )))

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [31]),
	.datac(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [36]),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [37]),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~21 .lut_mask = 16'hCCC4;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y19_N7
cycloneii_lcell_ff \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count~9_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count [3]));

// Location: LCCOMB_X29_Y19_N12
cycloneii_lcell_comb \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count~8 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|shadow_jsm|state [4]),
	.datad(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count [3]),
	.cin(gnd),
	.combout(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count~8_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count~8 .lut_mask = 16'hF000;
defparam \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N2
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|i~3 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|i~3_combout  = (\custom_counter_component_0|custom_counter_unit_inst|Add0~2_combout  & \custom_counter_component_0|start~regout )

	.dataa(vcc),
	.datab(\custom_counter_component_0|custom_counter_unit_inst|Add0~2_combout ),
	.datac(vcc),
	.datad(\custom_counter_component_0|start~regout ),
	.cin(gnd),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|i~3_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|i~3 .lut_mask = 16'hCC00;
defparam \custom_counter_component_0|custom_counter_unit_inst|i~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N0
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|min~0 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|min~0_combout  = (\custom_counter_component_0|start~regout  & \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_b [11])

	.dataa(vcc),
	.datab(vcc),
	.datac(\custom_counter_component_0|start~regout ),
	.datad(\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_b [11]),
	.cin(gnd),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|min~0_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|min~0 .lut_mask = 16'hF000;
defparam \custom_counter_component_0|custom_counter_unit_inst|min~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N16
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|max[9]~0 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|max[9]~0_combout  = (\custom_counter_component_0|custom_counter_unit_inst|state_flag [2] & ((\custom_counter_component_0|custom_counter_unit_inst|LessThan2~30_combout ) # 
// (!\custom_counter_component_0|custom_counter_unit_inst|LessThan3~30_combout )))

	.dataa(\custom_counter_component_0|custom_counter_unit_inst|state_flag [2]),
	.datab(\custom_counter_component_0|custom_counter_unit_inst|LessThan3~30_combout ),
	.datac(vcc),
	.datad(\custom_counter_component_0|custom_counter_unit_inst|LessThan2~30_combout ),
	.cin(gnd),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|max[9]~0_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|max[9]~0 .lut_mask = 16'hAA22;
defparam \custom_counter_component_0|custom_counter_unit_inst|max[9]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N18
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|max[9]~1 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|max[9]~1_combout  = ((\custom_counter_component_0|custom_counter_unit_inst|state_flag [1] & (!\custom_counter_component_0|custom_counter_unit_inst|max[9]~0_combout  & 
// \custom_counter_component_0|custom_counter_unit_inst|Equal0~2_combout ))) # (!\custom_counter_component_0|start~regout )

	.dataa(\custom_counter_component_0|start~regout ),
	.datab(\custom_counter_component_0|custom_counter_unit_inst|state_flag [1]),
	.datac(\custom_counter_component_0|custom_counter_unit_inst|max[9]~0_combout ),
	.datad(\custom_counter_component_0|custom_counter_unit_inst|Equal0~2_combout ),
	.cin(gnd),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|max[9]~1_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|max[9]~1 .lut_mask = 16'h5D55;
defparam \custom_counter_component_0|custom_counter_unit_inst|max[9]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N12
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|min~1 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|min~1_combout  = (\custom_counter_component_0|custom_counter_unit_inst|state_flag [1] & (\custom_counter_component_0|custom_counter_unit_inst|Equal0~2_combout  & 
// ((\custom_counter_component_0|custom_counter_unit_inst|LessThan2~30_combout ) # (!\custom_counter_component_0|custom_counter_unit_inst|state_flag [2]))))

	.dataa(\custom_counter_component_0|custom_counter_unit_inst|state_flag [2]),
	.datab(\custom_counter_component_0|custom_counter_unit_inst|state_flag [1]),
	.datac(\custom_counter_component_0|custom_counter_unit_inst|Equal0~2_combout ),
	.datad(\custom_counter_component_0|custom_counter_unit_inst|LessThan2~30_combout ),
	.cin(gnd),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|min~1_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|min~1 .lut_mask = 16'hC040;
defparam \custom_counter_component_0|custom_counter_unit_inst|min~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N6
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|min[3]~2 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|min[3]~2_combout  = (\custom_counter_component_0|custom_counter_unit_inst|min~1_combout ) # (!\custom_counter_component_0|start~regout )

	.dataa(vcc),
	.datab(\custom_counter_component_0|start~regout ),
	.datac(vcc),
	.datad(\custom_counter_component_0|custom_counter_unit_inst|min~1_combout ),
	.cin(gnd),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|min[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|min[3]~2 .lut_mask = 16'hFF33;
defparam \custom_counter_component_0|custom_counter_unit_inst|min[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N4
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|min~3 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|min~3_combout  = (\custom_counter_component_0|start~regout  & \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_b [10])

	.dataa(vcc),
	.datab(vcc),
	.datac(\custom_counter_component_0|start~regout ),
	.datad(\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_b [10]),
	.cin(gnd),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|min~3_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|min~3 .lut_mask = 16'hF000;
defparam \custom_counter_component_0|custom_counter_unit_inst|min~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N16
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|min~4 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|min~4_combout  = (\custom_counter_component_0|start~regout  & \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_b [9])

	.dataa(\custom_counter_component_0|start~regout ),
	.datab(vcc),
	.datac(\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_b [9]),
	.datad(vcc),
	.cin(gnd),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|min~4_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|min~4 .lut_mask = 16'hA0A0;
defparam \custom_counter_component_0|custom_counter_unit_inst|min~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N20
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|min~5 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|min~5_combout  = (\custom_counter_component_0|start~regout  & \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_b [8])

	.dataa(vcc),
	.datab(vcc),
	.datac(\custom_counter_component_0|start~regout ),
	.datad(\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_b [8]),
	.cin(gnd),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|min~5_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|min~5 .lut_mask = 16'hF000;
defparam \custom_counter_component_0|custom_counter_unit_inst|min~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N24
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|min~6 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|min~6_combout  = (\custom_counter_component_0|start~regout  & \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_b [7])

	.dataa(vcc),
	.datab(vcc),
	.datac(\custom_counter_component_0|start~regout ),
	.datad(\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_b [7]),
	.cin(gnd),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|min~6_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|min~6 .lut_mask = 16'hF000;
defparam \custom_counter_component_0|custom_counter_unit_inst|min~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N28
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|min~7 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|min~7_combout  = (\custom_counter_component_0|start~regout  & \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_b [6])

	.dataa(\custom_counter_component_0|start~regout ),
	.datab(vcc),
	.datac(\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_b [6]),
	.datad(vcc),
	.cin(gnd),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|min~7_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|min~7 .lut_mask = 16'hA0A0;
defparam \custom_counter_component_0|custom_counter_unit_inst|min~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N8
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|min~8 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|min~8_combout  = (\custom_counter_component_0|start~regout  & \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_b [5])

	.dataa(vcc),
	.datab(vcc),
	.datac(\custom_counter_component_0|start~regout ),
	.datad(\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_b [5]),
	.cin(gnd),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|min~8_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|min~8 .lut_mask = 16'hF000;
defparam \custom_counter_component_0|custom_counter_unit_inst|min~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N28
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|min~9 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|min~9_combout  = (\custom_counter_component_0|start~regout  & \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_b [4])

	.dataa(\custom_counter_component_0|start~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_b [4]),
	.cin(gnd),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|min~9_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|min~9 .lut_mask = 16'hAA00;
defparam \custom_counter_component_0|custom_counter_unit_inst|min~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N24
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|min~10 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|min~10_combout  = (\custom_counter_component_0|start~regout  & \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_b [3])

	.dataa(\custom_counter_component_0|start~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_b [3]),
	.cin(gnd),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|min~10_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|min~10 .lut_mask = 16'hAA00;
defparam \custom_counter_component_0|custom_counter_unit_inst|min~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N12
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|min~11 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|min~11_combout  = (\custom_counter_component_0|start~regout  & \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_b [2])

	.dataa(\custom_counter_component_0|start~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_b [2]),
	.cin(gnd),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|min~11_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|min~11 .lut_mask = 16'hAA00;
defparam \custom_counter_component_0|custom_counter_unit_inst|min~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N8
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|min~12 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|min~12_combout  = (\custom_counter_component_0|start~regout  & \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_b [1])

	.dataa(\custom_counter_component_0|start~regout ),
	.datab(vcc),
	.datac(\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_b [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|min~12_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|min~12 .lut_mask = 16'hA0A0;
defparam \custom_counter_component_0|custom_counter_unit_inst|min~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N20
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|min~13 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|min~13_combout  = (\custom_counter_component_0|custom_counter_unit_inst|min~1_combout  & (\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_b [0])) # 
// (!\custom_counter_component_0|custom_counter_unit_inst|min~1_combout  & ((\custom_counter_component_0|custom_counter_unit_inst|min [0])))

	.dataa(\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_b [0]),
	.datab(\custom_counter_component_0|custom_counter_unit_inst|min~1_combout ),
	.datac(\custom_counter_component_0|custom_counter_unit_inst|min [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|min~13_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|min~13 .lut_mask = 16'hB8B8;
defparam \custom_counter_component_0|custom_counter_unit_inst|min~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N20
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|max~2 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|max~2_combout  = (\custom_counter_component_0|start~regout  & \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_b [0])

	.dataa(\custom_counter_component_0|start~regout ),
	.datab(vcc),
	.datac(\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_b [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|max~2_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|max~2 .lut_mask = 16'hA0A0;
defparam \custom_counter_component_0|custom_counter_unit_inst|max~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N6
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|min~14 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|min~14_combout  = (\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_b [12] & \custom_counter_component_0|start~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_b [12]),
	.datad(\custom_counter_component_0|start~regout ),
	.cin(gnd),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|min~14_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|min~14 .lut_mask = 16'hF000;
defparam \custom_counter_component_0|custom_counter_unit_inst|min~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N26
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|min~15 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|min~15_combout  = (\custom_counter_component_0|start~regout  & \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_b [13])

	.dataa(\custom_counter_component_0|start~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_b [13]),
	.cin(gnd),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|min~15_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|min~15 .lut_mask = 16'hAA00;
defparam \custom_counter_component_0|custom_counter_unit_inst|min~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N12
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|min~16 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|min~16_combout  = (\custom_counter_component_0|start~regout  & \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_b [14])

	.dataa(\custom_counter_component_0|start~regout ),
	.datab(vcc),
	.datac(\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_b [14]),
	.datad(vcc),
	.cin(gnd),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|min~16_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|min~16 .lut_mask = 16'hA0A0;
defparam \custom_counter_component_0|custom_counter_unit_inst|min~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N8
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|min~17 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|min~17_combout  = (\custom_counter_component_0|start~regout  & \custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_b [15])

	.dataa(vcc),
	.datab(\custom_counter_component_0|start~regout ),
	.datac(vcc),
	.datad(\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_b [15]),
	.cin(gnd),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|min~17_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|min~17 .lut_mask = 16'hCC00;
defparam \custom_counter_component_0|custom_counter_unit_inst|min~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y21_N15
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg[15] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~24_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg [15]));

// Location: LCCOMB_X51_Y21_N6
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~66 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~66_combout  = (\auto_hub|irf_reg[1][1]~regout  & 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg [15])) # (!\auto_hub|irf_reg[1][1]~regout  & ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg [15])))

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg [15]),
	.datab(vcc),
	.datac(\auto_hub|irf_reg[1][1]~regout ),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg [15]),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~66_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~66 .lut_mask = 16'hAFA0;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y21_N1
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg[14] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~25_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg [14]));

// Location: LCCOMB_X47_Y22_N12
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~68 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~68_combout  = (\auto_hub|irf_reg[1][1]~regout  & 
// ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg [14]))) # (!\auto_hub|irf_reg[1][1]~regout  & (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg [14]))

	.dataa(vcc),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg [14]),
	.datac(\auto_hub|irf_reg[1][1]~regout ),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg [14]),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~68_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~68 .lut_mask = 16'hFC0C;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y21_N3
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg[7] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~26_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg [7]));

// Location: LCCOMB_X51_Y22_N4
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~70 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~70_combout  = (\auto_hub|irf_reg[1][1]~regout  & 
// ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg [7]))) # (!\auto_hub|irf_reg[1][1]~regout  & (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg [7]))

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg [7]),
	.datab(vcc),
	.datac(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg [7]),
	.datad(\auto_hub|irf_reg[1][1]~regout ),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~70_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~70 .lut_mask = 16'hF0AA;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y21_N5
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg[11] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~27_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg [11]));

// Location: LCFF_X51_Y22_N11
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg[10] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~29_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg [10]));

// Location: LCFF_X50_Y21_N23
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg[9] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~30_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg [9]));

// Location: LCCOMB_X51_Y22_N30
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~78 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~78_combout  = (\auto_hub|irf_reg[1][1]~regout  & 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg [9])) # (!\auto_hub|irf_reg[1][1]~regout  & ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg [9])))

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg [9]),
	.datab(\auto_hub|irf_reg[1][1]~regout ),
	.datac(vcc),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg [9]),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~78_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~78 .lut_mask = 16'hBB88;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y22_N15
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg[8] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~31_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg [8]));

// Location: LCCOMB_X50_Y21_N26
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~22 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~22_combout  = (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [6] & 
// ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [37]) # 
// ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [36]) # 
// (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ))))

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [37]),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [6]),
	.datac(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [36]),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~22 .lut_mask = 16'hC8CC;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y19_N15
cycloneii_lcell_ff \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count~10_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count [2]));

// Location: LCCOMB_X29_Y19_N6
cycloneii_lcell_comb \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count~9 (
	.dataa(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count [2]),
	.datab(vcc),
	.datac(\auto_hub|shadow_jsm|state [4]),
	.datad(vcc),
	.cin(gnd),
	.combout(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count~9_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count~9 .lut_mask = 16'hA0A0;
defparam \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y21_N14
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~24 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~24_combout  = (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [15] & 
// (((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [36]) # 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [37])) # 
// (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout )))

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [15]),
	.datac(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [36]),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [37]),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~24_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~24 .lut_mask = 16'hCCC4;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y21_N0
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~25 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~25_combout  = (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [14] & 
// ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [36]) # 
// ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [37]) # 
// (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ))))

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [36]),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.datac(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [14]),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [37]),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~25_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~25 .lut_mask = 16'hF0B0;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y21_N2
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~26 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~26_combout  = (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [7] & 
// (((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [36]) # 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [37])) # 
// (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout )))

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [7]),
	.datac(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [36]),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [37]),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~26_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~26 .lut_mask = 16'hCCC4;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y21_N4
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~27 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~27_combout  = (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [11] & 
// ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [36]) # 
// ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [37]) # 
// (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ))))

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [36]),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.datac(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [11]),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [37]),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~27_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~27 .lut_mask = 16'hF0B0;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y22_N10
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~29 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~29_combout  = (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [10] & 
// ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [36]) # 
// ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [37]) # 
// (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ))))

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [36]),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [10]),
	.datac(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [37]),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~29_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~29 .lut_mask = 16'hC8CC;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y21_N22
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~30 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~30_combout  = (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [9] & 
// (((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [36]) # 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [37])) # 
// (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout )))

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [9]),
	.datac(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [36]),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [37]),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~30 .lut_mask = 16'hCCC4;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y22_N14
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~31 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~31_combout  = (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [8] & 
// ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [36]) # 
// ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [37]) # 
// (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ))))

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [36]),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [8]),
	.datac(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [37]),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~31_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~31 .lut_mask = 16'hCC8C;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N14
cycloneii_lcell_comb \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count~10 (
	.dataa(vcc),
	.datab(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count [1]),
	.datac(vcc),
	.datad(\auto_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count~10_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count~10 .lut_mask = 16'hCC00;
defparam \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N12
cycloneii_lcell_comb \led_green_o_s1_translator|read_latency_shift_reg~7 (
// Equation(s):
// \led_green_o_s1_translator|read_latency_shift_reg~7_combout  = (\push_button_i_s1_translator|waitrequest_reset_override~regout  & (\led_green_o_s1_translator|wait_latency_counter [0] $ (((\cpu_0|the_experiment2_cpu_0_test_bench|d_write~regout  & 
// !\cpu_0_data_master_translator|write_accepted~regout )))))

	.dataa(\push_button_i_s1_translator|waitrequest_reset_override~regout ),
	.datab(\led_green_o_s1_translator|wait_latency_counter [0]),
	.datac(\cpu_0|the_experiment2_cpu_0_test_bench|d_write~regout ),
	.datad(\cpu_0_data_master_translator|write_accepted~regout ),
	.cin(gnd),
	.combout(\led_green_o_s1_translator|read_latency_shift_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \led_green_o_s1_translator|read_latency_shift_reg~7 .lut_mask = 16'h8828;
defparam \led_green_o_s1_translator|read_latency_shift_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N6
cycloneii_lcell_comb \cpu_0|F_pc_no_crst_nxt[17]~9 (
// Equation(s):
// \cpu_0|F_pc_no_crst_nxt[17]~9_combout  = (!\cpu_0|R_ctrl_break~regout  & (\cpu_0|F_pc_plus_one[17]~34_combout  & ((\cpu_0|R_ctrl_exception~regout ) # (!\cpu_0|F_pc_sel_nxt~0_combout ))))

	.dataa(\cpu_0|R_ctrl_exception~regout ),
	.datab(\cpu_0|R_ctrl_break~regout ),
	.datac(\cpu_0|F_pc_plus_one[17]~34_combout ),
	.datad(\cpu_0|F_pc_sel_nxt~0_combout ),
	.cin(gnd),
	.combout(\cpu_0|F_pc_no_crst_nxt[17]~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|F_pc_no_crst_nxt[17]~9 .lut_mask = 16'h2030;
defparam \cpu_0|F_pc_no_crst_nxt[17]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N12
cycloneii_lcell_comb \push_button_i|read_mux_out[1] (
// Equation(s):
// \push_button_i|read_mux_out [1] = (\push_button_i|read_mux_out[1]~10_combout ) # ((\cpu_0|W_alu_result [2] & (\cpu_0|W_alu_result [3] & \push_button_i|edge_capture [1])))

	.dataa(\push_button_i|read_mux_out[1]~10_combout ),
	.datab(\cpu_0|W_alu_result [2]),
	.datac(\cpu_0|W_alu_result [3]),
	.datad(\push_button_i|edge_capture [1]),
	.cin(gnd),
	.combout(\push_button_i|read_mux_out [1]),
	.cout());
// synopsys translate_off
defparam \push_button_i|read_mux_out[1] .lut_mask = 16'hEAAA;
defparam \push_button_i|read_mux_out[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N22
cycloneii_lcell_comb \cpu_0|E_alu_result[28]~45 (
// Equation(s):
// \cpu_0|E_alu_result[28]~45_combout  = (!\cpu_0|R_ctrl_rdctl_inst~regout  & (\cpu_0|E_alu_result[28]~24_combout  & !\cpu_0|R_ctrl_br_cmp~regout ))

	.dataa(\cpu_0|R_ctrl_rdctl_inst~regout ),
	.datab(\cpu_0|E_alu_result[28]~24_combout ),
	.datac(\cpu_0|R_ctrl_br_cmp~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu_0|E_alu_result[28]~45_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_alu_result[28]~45 .lut_mask = 16'h0404;
defparam \cpu_0|E_alu_result[28]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N14
cycloneii_lcell_comb \cpu_0|E_alu_result[23]~49 (
// Equation(s):
// \cpu_0|E_alu_result[23]~49_combout  = (!\cpu_0|R_ctrl_rdctl_inst~regout  & (!\cpu_0|R_ctrl_br_cmp~regout  & \cpu_0|E_alu_result[23]~32_combout ))

	.dataa(\cpu_0|R_ctrl_rdctl_inst~regout ),
	.datab(vcc),
	.datac(\cpu_0|R_ctrl_br_cmp~regout ),
	.datad(\cpu_0|E_alu_result[23]~32_combout ),
	.cin(gnd),
	.combout(\cpu_0|E_alu_result[23]~49_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_alu_result[23]~49 .lut_mask = 16'h0500;
defparam \cpu_0|E_alu_result[23]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N2
cycloneii_lcell_comb \cpu_0|E_alu_result[21]~51 (
// Equation(s):
// \cpu_0|E_alu_result[21]~51_combout  = (!\cpu_0|R_ctrl_rdctl_inst~regout  & (\cpu_0|E_alu_result[21]~36_combout  & !\cpu_0|R_ctrl_br_cmp~regout ))

	.dataa(\cpu_0|R_ctrl_rdctl_inst~regout ),
	.datab(\cpu_0|E_alu_result[21]~36_combout ),
	.datac(\cpu_0|R_ctrl_br_cmp~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu_0|E_alu_result[21]~51_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_alu_result[21]~51 .lut_mask = 16'h0404;
defparam \cpu_0|E_alu_result[21]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N24
cycloneii_lcell_comb \cpu_0|E_alu_result[30]~54 (
// Equation(s):
// \cpu_0|E_alu_result[30]~54_combout  = (!\cpu_0|R_ctrl_br_cmp~regout  & (!\cpu_0|R_ctrl_rdctl_inst~regout  & \cpu_0|E_alu_result[30]~42_combout ))

	.dataa(vcc),
	.datab(\cpu_0|R_ctrl_br_cmp~regout ),
	.datac(\cpu_0|R_ctrl_rdctl_inst~regout ),
	.datad(\cpu_0|E_alu_result[30]~42_combout ),
	.cin(gnd),
	.combout(\cpu_0|E_alu_result[30]~54_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_alu_result[30]~54 .lut_mask = 16'h0300;
defparam \cpu_0|E_alu_result[30]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N12
cycloneii_lcell_comb \cpu_0|E_alu_result[29]~55 (
// Equation(s):
// \cpu_0|E_alu_result[29]~55_combout  = (!\cpu_0|R_ctrl_br_cmp~regout  & (\cpu_0|E_alu_result[29]~44_combout  & !\cpu_0|R_ctrl_rdctl_inst~regout ))

	.dataa(\cpu_0|R_ctrl_br_cmp~regout ),
	.datab(vcc),
	.datac(\cpu_0|E_alu_result[29]~44_combout ),
	.datad(\cpu_0|R_ctrl_rdctl_inst~regout ),
	.cin(gnd),
	.combout(\cpu_0|E_alu_result[29]~55_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_alu_result[29]~55 .lut_mask = 16'h0050;
defparam \cpu_0|E_alu_result[29]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N14
cycloneii_lcell_comb \led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1 (
// Equation(s):
// \led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout  = (!\cpu_0_data_master_translator|read_accepted~regout  & (\led_red_o_s1_translator|wait_latency_counter[0]~1_combout  & (\cpu_0|d_read~regout  & 
// \led_red_o_s1_translator|read_latency_shift_reg~6_combout )))

	.dataa(\cpu_0_data_master_translator|read_accepted~regout ),
	.datab(\led_red_o_s1_translator|wait_latency_counter[0]~1_combout ),
	.datac(\cpu_0|d_read~regout ),
	.datad(\led_red_o_s1_translator|read_latency_shift_reg~6_combout ),
	.cin(gnd),
	.combout(\led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1 .lut_mask = 16'h4000;
defparam \led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N6
cycloneii_lcell_comb \led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2 (
// Equation(s):
// \led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout  = (\led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0] & (!\led_red_o_s1_translator|read_latency_shift_reg [0] & 
// ((\led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout ) # (\led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1])))) # (!\led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used 
// [0] & (((\led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]))))

	.dataa(\led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0]),
	.datab(\led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout ),
	.datac(\led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datad(\led_red_o_s1_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2 .lut_mask = 16'h50F8;
defparam \led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N2
cycloneii_lcell_comb \cmd_xbar_mux|arb|top_priority_reg[0]~1 (
// Equation(s):
// \cmd_xbar_mux|arb|top_priority_reg[0]~1_combout  = !\cmd_xbar_mux|arb|grant[1]~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cmd_xbar_mux|arb|grant[1]~1_combout ),
	.cin(gnd),
	.combout(\cmd_xbar_mux|arb|top_priority_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cmd_xbar_mux|arb|top_priority_reg[0]~1 .lut_mask = 16'h00FF;
defparam \cmd_xbar_mux|arb|top_priority_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N26
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[2]~0 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[2]~0_combout  = !\cmd_xbar_mux|src_payload~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cmd_xbar_mux|src_payload~2_combout ),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[2]~0 .lut_mask = 16'h00FF;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N2
cycloneii_lcell_comb \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~21 (
// Equation(s):
// \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~21_combout  = !\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout ),
	.cin(gnd),
	.combout(\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~21_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~21 .lut_mask = 16'h00FF;
defparam \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N8
cycloneii_lcell_comb \custom_counter_component_0|write_enable_a[0]~1 (
// Equation(s):
// \custom_counter_component_0|write_enable_a[0]~1_combout  = !\cpu_0|d_writedata [25]

	.dataa(vcc),
	.datab(vcc),
	.datac(\cpu_0|d_writedata [25]),
	.datad(vcc),
	.cin(gnd),
	.combout(\custom_counter_component_0|write_enable_a[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|write_enable_a[0]~1 .lut_mask = 16'h0F0F;
defparam \custom_counter_component_0|write_enable_a[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: JTAG_X1_Y19_N0
cycloneii_jtag altera_internal_jtag(
	.tms(\altera_reserved_tms~combout ),
	.tck(\altera_reserved_tck~combout ),
	.tdi(\altera_reserved_tdi~combout ),
	.ntrst(gnd),
	.tdoutap(gnd),
	.tdouser(\auto_hub|tdo~_wirecell_combout ),
	.tdo(\altera_internal_jtag~TDO ),
	.tmsutap(\altera_internal_jtag~TMSUTAP ),
	.tckutap(\altera_internal_jtag~TCKUTAP ),
	.tdiutap(\altera_internal_jtag~TDIUTAP ),
	.shiftuser(),
	.clkdruser(),
	.updateuser(),
	.runidleuser(),
	.usr1user());

// Location: LCFF_X28_Y22_N13
cycloneii_lcell_ff \auto_hub|hub_info_reg|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|hub_info_reg|word_counter[0]~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\auto_hub|hub_info_reg|word_counter[2]~19_combout ),
	.sload(gnd),
	.ena(\auto_hub|hub_info_reg|word_counter[2]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|hub_info_reg|word_counter [0]));

// Location: LCFF_X28_Y22_N17
cycloneii_lcell_ff \auto_hub|hub_info_reg|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|hub_info_reg|word_counter[2]~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\auto_hub|hub_info_reg|word_counter[2]~19_combout ),
	.sload(gnd),
	.ena(\auto_hub|hub_info_reg|word_counter[2]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|hub_info_reg|word_counter [2]));

// Location: LCFF_X28_Y22_N19
cycloneii_lcell_ff \auto_hub|hub_info_reg|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|hub_info_reg|word_counter[3]~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\auto_hub|hub_info_reg|word_counter[2]~19_combout ),
	.sload(gnd),
	.ena(\auto_hub|hub_info_reg|word_counter[2]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|hub_info_reg|word_counter [3]));

// Location: LCFF_X28_Y22_N21
cycloneii_lcell_ff \auto_hub|hub_info_reg|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|hub_info_reg|word_counter[4]~17_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\auto_hub|hub_info_reg|word_counter[2]~19_combout ),
	.sload(gnd),
	.ena(\auto_hub|hub_info_reg|word_counter[2]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|hub_info_reg|word_counter [4]));

// Location: LCFF_X28_Y22_N15
cycloneii_lcell_ff \auto_hub|hub_info_reg|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|hub_info_reg|word_counter[1]~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\auto_hub|hub_info_reg|word_counter[2]~19_combout ),
	.sload(gnd),
	.ena(\auto_hub|hub_info_reg|word_counter[2]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|hub_info_reg|word_counter [1]));

// Location: LCCOMB_X28_Y22_N12
cycloneii_lcell_comb \auto_hub|hub_info_reg|word_counter[0]~7 (
	.dataa(\auto_hub|hub_info_reg|word_counter [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|hub_info_reg|word_counter[0]~7_combout ),
	.cout(\auto_hub|hub_info_reg|word_counter[0]~8 ));
// synopsys translate_off
defparam \auto_hub|hub_info_reg|word_counter[0]~7 .lut_mask = 16'h55AA;
defparam \auto_hub|hub_info_reg|word_counter[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N14
cycloneii_lcell_comb \auto_hub|hub_info_reg|word_counter[1]~11 (
	.dataa(vcc),
	.datab(\auto_hub|hub_info_reg|word_counter [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_hub|hub_info_reg|word_counter[0]~8 ),
	.combout(\auto_hub|hub_info_reg|word_counter[1]~11_combout ),
	.cout(\auto_hub|hub_info_reg|word_counter[1]~12 ));
// synopsys translate_off
defparam \auto_hub|hub_info_reg|word_counter[1]~11 .lut_mask = 16'h3C3F;
defparam \auto_hub|hub_info_reg|word_counter[1]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N16
cycloneii_lcell_comb \auto_hub|hub_info_reg|word_counter[2]~13 (
	.dataa(\auto_hub|hub_info_reg|word_counter [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_hub|hub_info_reg|word_counter[1]~12 ),
	.combout(\auto_hub|hub_info_reg|word_counter[2]~13_combout ),
	.cout(\auto_hub|hub_info_reg|word_counter[2]~14 ));
// synopsys translate_off
defparam \auto_hub|hub_info_reg|word_counter[2]~13 .lut_mask = 16'hA50A;
defparam \auto_hub|hub_info_reg|word_counter[2]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N18
cycloneii_lcell_comb \auto_hub|hub_info_reg|word_counter[3]~15 (
	.dataa(vcc),
	.datab(\auto_hub|hub_info_reg|word_counter [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_hub|hub_info_reg|word_counter[2]~14 ),
	.combout(\auto_hub|hub_info_reg|word_counter[3]~15_combout ),
	.cout(\auto_hub|hub_info_reg|word_counter[3]~16 ));
// synopsys translate_off
defparam \auto_hub|hub_info_reg|word_counter[3]~15 .lut_mask = 16'h3C3F;
defparam \auto_hub|hub_info_reg|word_counter[3]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N20
cycloneii_lcell_comb \auto_hub|hub_info_reg|word_counter[4]~17 (
	.dataa(\auto_hub|hub_info_reg|word_counter [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_hub|hub_info_reg|word_counter[3]~16 ),
	.combout(\auto_hub|hub_info_reg|word_counter[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|hub_info_reg|word_counter[4]~17 .lut_mask = 16'hA5A5;
defparam \auto_hub|hub_info_reg|word_counter[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X32_Y23_N13
cycloneii_lcell_ff \auto_hub|irf_reg[1][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|irf_reg~7_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irf_reg[1][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|irf_reg[1][2]~regout ));

// Location: LCFF_X32_Y23_N31
cycloneii_lcell_ff \auto_hub|irf_reg[1][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|irf_reg~8_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irf_reg[1][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|irf_reg[1][3]~regout ));

// Location: LCFF_X32_Y23_N9
cycloneii_lcell_ff \auto_hub|irf_reg[1][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|irf_reg~9_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irf_reg[1][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|irf_reg[1][4]~regout ));

// Location: LCFF_X31_Y23_N11
cycloneii_lcell_ff \auto_hub|irf_reg[2][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|irf_reg~13_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irf_reg[2][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|irf_reg[2][1]~regout ));

// Location: LCFF_X31_Y23_N21
cycloneii_lcell_ff \auto_hub|irf_reg[2][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|irf_reg~14_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irf_reg[2][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|irf_reg[2][2]~regout ));

// Location: LCFF_X33_Y23_N1
cycloneii_lcell_ff \auto_hub|irf_reg[2][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|irf_reg~15_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irf_reg[2][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|irf_reg[2][3]~regout ));

// Location: LCFF_X31_Y23_N31
cycloneii_lcell_ff \auto_hub|irf_reg[2][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|irf_reg~16_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irf_reg[2][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|irf_reg[2][4]~regout ));

// Location: LCFF_X30_Y23_N7
cycloneii_lcell_ff \auto_hub|tdo_bypass_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|tdo_bypass_reg~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|tdo_bypass_reg~regout ));

// Location: LCCOMB_X28_Y23_N30
cycloneii_lcell_comb \auto_hub|tdo~0 (
	.dataa(\auto_hub|tdo_bypass_reg~regout ),
	.datab(\auto_hub|Equal3~0_combout ),
	.datac(\auto_hub|virtual_ir_scan_reg~regout ),
	.datad(\auto_hub|Equal9~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|tdo~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|tdo~0 .lut_mask = 16'h0002;
defparam \auto_hub|tdo~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y22_N1
cycloneii_lcell_ff \auto_hub|hub_info_reg|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|hub_info_reg|WORD_SR~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|hub_info_reg|WORD_SR[1]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|hub_info_reg|WORD_SR [0]));

// Location: LCCOMB_X28_Y23_N24
cycloneii_lcell_comb \auto_hub|tdo~1 (
	.dataa(\auto_hub|hub_info_reg|WORD_SR [0]),
	.datab(\auto_hub|irsr_reg [5]),
	.datac(\auto_hub|Equal3~0_combout ),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [0]),
	.cin(gnd),
	.combout(\auto_hub|tdo~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|tdo~1 .lut_mask = 16'hEC20;
defparam \auto_hub|tdo~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N26
cycloneii_lcell_comb \auto_hub|tdo~2 (
	.dataa(\auto_hub|irsr_reg [6]),
	.datab(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|tdo~reg0_regout ),
	.datac(\auto_hub|virtual_ir_scan_reg~regout ),
	.datad(\auto_hub|tdo~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|tdo~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|tdo~2 .lut_mask = 16'h0D08;
defparam \auto_hub|tdo~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N20
cycloneii_lcell_comb \auto_hub|tdo~3 (
	.dataa(\auto_hub|irsr_reg [0]),
	.datab(\auto_hub|tdo~0_combout ),
	.datac(\auto_hub|virtual_ir_scan_reg~regout ),
	.datad(\auto_hub|tdo~2_combout ),
	.cin(gnd),
	.combout(\auto_hub|tdo~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|tdo~3 .lut_mask = 16'hFFEC;
defparam \auto_hub|tdo~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N2
cycloneii_lcell_comb \auto_hub|irf_reg[1][0]~1 (
	.dataa(\auto_hub|hub_mode_reg [1]),
	.datab(\auto_hub|irsr_reg [5]),
	.datac(vcc),
	.datad(\auto_hub|irsr_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|irf_reg[1][0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|irf_reg[1][0]~1 .lut_mask = 16'h5566;
defparam \auto_hub|irf_reg[1][0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N10
cycloneii_lcell_comb \auto_hub|irf_reg[1][0]~3 (
	.dataa(\auto_hub|irsr_reg [0]),
	.datab(\auto_hub|irsr_reg [2]),
	.datac(\auto_hub|hub_mode_reg [1]),
	.datad(\auto_hub|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|irf_reg[1][0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|irf_reg[1][0]~3 .lut_mask = 16'h1000;
defparam \auto_hub|irf_reg[1][0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y23_N7
cycloneii_lcell_ff \auto_hub|shadow_irf_reg[1][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|shadow_irf_reg~4_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|shadow_irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|shadow_irf_reg[1][2]~regout ));

// Location: LCCOMB_X32_Y23_N12
cycloneii_lcell_comb \auto_hub|irf_reg~7 (
	.dataa(\auto_hub|irsr_reg [2]),
	.datab(vcc),
	.datac(\auto_hub|hub_mode_reg [1]),
	.datad(\auto_hub|shadow_irf_reg[1][2]~regout ),
	.cin(gnd),
	.combout(\auto_hub|irf_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|irf_reg~7 .lut_mask = 16'hFA0A;
defparam \auto_hub|irf_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y23_N25
cycloneii_lcell_ff \auto_hub|shadow_irf_reg[1][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|shadow_irf_reg~5_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|shadow_irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|shadow_irf_reg[1][3]~regout ));

// Location: LCCOMB_X32_Y23_N30
cycloneii_lcell_comb \auto_hub|irf_reg~8 (
	.dataa(\auto_hub|hub_mode_reg [1]),
	.datab(\auto_hub|irsr_reg [3]),
	.datac(\auto_hub|shadow_irf_reg[1][3]~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|irf_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|irf_reg~8 .lut_mask = 16'hE4E4;
defparam \auto_hub|irf_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y23_N19
cycloneii_lcell_ff \auto_hub|shadow_irf_reg[1][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|shadow_irf_reg~6_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|shadow_irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|shadow_irf_reg[1][4]~regout ));

// Location: LCCOMB_X32_Y23_N8
cycloneii_lcell_comb \auto_hub|irf_reg~9 (
	.dataa(\auto_hub|hub_mode_reg [1]),
	.datab(vcc),
	.datac(\auto_hub|irsr_reg [4]),
	.datad(\auto_hub|shadow_irf_reg[1][4]~regout ),
	.cin(gnd),
	.combout(\auto_hub|irf_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|irf_reg~9 .lut_mask = 16'hFA50;
defparam \auto_hub|irf_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y23_N23
cycloneii_lcell_ff \auto_hub|shadow_irf_reg[2][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|shadow_irf_reg~10_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|shadow_irf_reg[2][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|shadow_irf_reg[2][1]~regout ));

// Location: LCCOMB_X31_Y23_N10
cycloneii_lcell_comb \auto_hub|irf_reg~13 (
	.dataa(\auto_hub|irsr_reg [1]),
	.datab(vcc),
	.datac(\auto_hub|hub_mode_reg [1]),
	.datad(\auto_hub|shadow_irf_reg[2][1]~regout ),
	.cin(gnd),
	.combout(\auto_hub|irf_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|irf_reg~13 .lut_mask = 16'hFA0A;
defparam \auto_hub|irf_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y23_N9
cycloneii_lcell_ff \auto_hub|shadow_irf_reg[2][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|shadow_irf_reg~11_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|shadow_irf_reg[2][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|shadow_irf_reg[2][2]~regout ));

// Location: LCCOMB_X31_Y23_N20
cycloneii_lcell_comb \auto_hub|irf_reg~14 (
	.dataa(\auto_hub|irsr_reg [2]),
	.datab(\auto_hub|shadow_irf_reg[2][2]~regout ),
	.datac(\auto_hub|hub_mode_reg [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|irf_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|irf_reg~14 .lut_mask = 16'hCACA;
defparam \auto_hub|irf_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y23_N3
cycloneii_lcell_ff \auto_hub|shadow_irf_reg[2][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|shadow_irf_reg~12_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|shadow_irf_reg[2][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|shadow_irf_reg[2][3]~regout ));

// Location: LCCOMB_X33_Y23_N0
cycloneii_lcell_comb \auto_hub|irf_reg~15 (
	.dataa(vcc),
	.datab(\auto_hub|irsr_reg [3]),
	.datac(\auto_hub|hub_mode_reg [1]),
	.datad(\auto_hub|shadow_irf_reg[2][3]~regout ),
	.cin(gnd),
	.combout(\auto_hub|irf_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|irf_reg~15 .lut_mask = 16'hFC0C;
defparam \auto_hub|irf_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y23_N3
cycloneii_lcell_ff \auto_hub|shadow_irf_reg[2][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|shadow_irf_reg~13_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|shadow_irf_reg[2][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|shadow_irf_reg[2][4]~regout ));

// Location: LCCOMB_X31_Y23_N30
cycloneii_lcell_comb \auto_hub|irf_reg~16 (
	.dataa(vcc),
	.datab(\auto_hub|irsr_reg [4]),
	.datac(\auto_hub|hub_mode_reg [1]),
	.datad(\auto_hub|shadow_irf_reg[2][4]~regout ),
	.cin(gnd),
	.combout(\auto_hub|irf_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|irf_reg~16 .lut_mask = 16'hFC0C;
defparam \auto_hub|irf_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y22_N13
cycloneii_lcell_ff \auto_hub|virtual_dr_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|Equal0~2_combout ),
	.sdata(gnd),
	.aclr(!\auto_hub|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|virtual_dr_scan_reg~regout ));

// Location: LCCOMB_X31_Y22_N6
cycloneii_lcell_comb \auto_hub|node_ena~2 (
	.dataa(\auto_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|shadow_jsm|state [15]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|virtual_dr_scan_reg~regout ),
	.cin(gnd),
	.combout(\auto_hub|node_ena~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|node_ena~2 .lut_mask = 16'h6C20;
defparam \auto_hub|node_ena~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N6
cycloneii_lcell_comb \auto_hub|tdo_bypass_reg~0 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(\auto_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|tdo_bypass_reg~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|tdo_bypass_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|tdo_bypass_reg~0 .lut_mask = 16'hB8B8;
defparam \auto_hub|tdo_bypass_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N20
cycloneii_lcell_comb \auto_hub|irsr_reg[6]~3 (
	.dataa(\auto_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|irsr_reg [6]),
	.datac(\auto_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|virtual_ir_scan_reg~regout ),
	.cin(gnd),
	.combout(\auto_hub|irsr_reg[6]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|irsr_reg[6]~3 .lut_mask = 16'h04CC;
defparam \auto_hub|irsr_reg[6]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N10
cycloneii_lcell_comb \auto_hub|irsr_reg[2]~9 (
	.dataa(\auto_hub|irsr_reg [3]),
	.datab(vcc),
	.datac(\auto_hub|irsr_reg [4]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|irsr_reg[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|irsr_reg[2]~9 .lut_mask = 16'hFAFA;
defparam \auto_hub|irsr_reg[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N0
cycloneii_lcell_comb \auto_hub|hub_info_reg|WORD_SR~0 (
	.dataa(\auto_hub|hub_info_reg|word_counter [0]),
	.datab(vcc),
	.datac(\auto_hub|hub_info_reg|word_counter [2]),
	.datad(\auto_hub|hub_info_reg|word_counter [3]),
	.cin(gnd),
	.combout(\auto_hub|hub_info_reg|WORD_SR~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|hub_info_reg|WORD_SR~0 .lut_mask = 16'hA0A5;
defparam \auto_hub|hub_info_reg|WORD_SR~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N2
cycloneii_lcell_comb \auto_hub|hub_info_reg|WORD_SR~1 (
	.dataa(\auto_hub|hub_info_reg|word_counter [4]),
	.datab(\auto_hub|shadow_jsm|state [8]),
	.datac(\auto_hub|virtual_ir_scan_reg~regout ),
	.datad(\auto_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|hub_info_reg|WORD_SR~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|hub_info_reg|WORD_SR~1 .lut_mask = 16'h0015;
defparam \auto_hub|hub_info_reg|WORD_SR~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N28
cycloneii_lcell_comb \auto_hub|hub_info_reg|WORD_SR~2 (
	.dataa(vcc),
	.datab(\auto_hub|hub_info_reg|WORD_SR~1_combout ),
	.datac(\auto_hub|hub_info_reg|word_counter [1]),
	.datad(\auto_hub|hub_info_reg|WORD_SR~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|hub_info_reg|WORD_SR~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|hub_info_reg|WORD_SR~2 .lut_mask = 16'h0C00;
defparam \auto_hub|hub_info_reg|WORD_SR~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N30
cycloneii_lcell_comb \auto_hub|hub_info_reg|WORD_SR~3 (
	.dataa(\auto_hub|virtual_ir_scan_reg~regout ),
	.datab(\auto_hub|shadow_jsm|state [8]),
	.datac(\auto_hub|hub_info_reg|word_counter [1]),
	.datad(\auto_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|hub_info_reg|WORD_SR~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|hub_info_reg|WORD_SR~3 .lut_mask = 16'h0070;
defparam \auto_hub|hub_info_reg|WORD_SR~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N8
cycloneii_lcell_comb \auto_hub|hub_info_reg|WORD_SR~4 (
	.dataa(\auto_hub|hub_info_reg|word_counter [4]),
	.datab(\auto_hub|hub_info_reg|word_counter [3]),
	.datac(\auto_hub|hub_info_reg|word_counter [2]),
	.datad(\auto_hub|hub_info_reg|WORD_SR~3_combout ),
	.cin(gnd),
	.combout(\auto_hub|hub_info_reg|WORD_SR~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|hub_info_reg|WORD_SR~4 .lut_mask = 16'h4000;
defparam \auto_hub|hub_info_reg|WORD_SR~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y22_N27
cycloneii_lcell_ff \auto_hub|hub_info_reg|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|hub_info_reg|WORD_SR~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|hub_info_reg|WORD_SR[1]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|hub_info_reg|WORD_SR [1]));

// Location: LCCOMB_X29_Y22_N28
cycloneii_lcell_comb \auto_hub|hub_info_reg|WORD_SR~5 (
	.dataa(\auto_hub|shadow_jsm|state [8]),
	.datab(vcc),
	.datac(\auto_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|virtual_ir_scan_reg~regout ),
	.cin(gnd),
	.combout(\auto_hub|hub_info_reg|WORD_SR~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|hub_info_reg|WORD_SR~5 .lut_mask = 16'h50F0;
defparam \auto_hub|hub_info_reg|WORD_SR~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N0
cycloneii_lcell_comb \auto_hub|hub_info_reg|WORD_SR~6 (
	.dataa(\auto_hub|hub_info_reg|WORD_SR~4_combout ),
	.datab(\auto_hub|hub_info_reg|WORD_SR~5_combout ),
	.datac(\auto_hub|hub_info_reg|WORD_SR~2_combout ),
	.datad(\auto_hub|hub_info_reg|WORD_SR [1]),
	.cin(gnd),
	.combout(\auto_hub|hub_info_reg|WORD_SR~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|hub_info_reg|WORD_SR~6 .lut_mask = 16'hFEFA;
defparam \auto_hub|hub_info_reg|WORD_SR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N14
cycloneii_lcell_comb \auto_hub|hub_info_reg|clear_signal (
	.dataa(\auto_hub|shadow_jsm|state [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|virtual_ir_scan_reg~regout ),
	.cin(gnd),
	.combout(\auto_hub|hub_info_reg|clear_signal~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|hub_info_reg|clear_signal .lut_mask = 16'hAA00;
defparam \auto_hub|hub_info_reg|clear_signal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N24
cycloneii_lcell_comb \auto_hub|hub_info_reg|WORD_SR[1]~7 (
	.dataa(\auto_hub|virtual_dr_scan_reg~regout ),
	.datab(\auto_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|hub_info_reg|clear_signal~combout ),
	.cin(gnd),
	.combout(\auto_hub|hub_info_reg|WORD_SR[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|hub_info_reg|WORD_SR[1]~7 .lut_mask = 16'hFFA8;
defparam \auto_hub|hub_info_reg|WORD_SR[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N6
cycloneii_lcell_comb \auto_hub|hub_mode_reg[1]~0 (
	.dataa(vcc),
	.datab(\auto_hub|irsr_reg [1]),
	.datac(\auto_hub|irsr_reg [2]),
	.datad(\auto_hub|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|hub_mode_reg[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|hub_mode_reg[1]~0 .lut_mask = 16'h0300;
defparam \auto_hub|hub_mode_reg[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N10
cycloneii_lcell_comb \auto_hub|reset_ena_reg_proc~0 (
	.dataa(\auto_hub|shadow_jsm|state [7]),
	.datab(\auto_hub|shadow_jsm|state [5]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|virtual_ir_scan_reg~regout ),
	.cin(gnd),
	.combout(\auto_hub|reset_ena_reg_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|reset_ena_reg_proc~0 .lut_mask = 16'hE000;
defparam \auto_hub|reset_ena_reg_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N6
cycloneii_lcell_comb \auto_hub|shadow_irf_reg~4 (
	.dataa(\auto_hub|shadow_jsm|state [3]),
	.datab(vcc),
	.datac(\auto_hub|irf_reg[1][2]~regout ),
	.datad(\auto_hub|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|shadow_irf_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|shadow_irf_reg~4 .lut_mask = 16'hF5A0;
defparam \auto_hub|shadow_irf_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N24
cycloneii_lcell_comb \auto_hub|shadow_irf_reg~5 (
	.dataa(\auto_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|irsr_reg [3]),
	.datac(vcc),
	.datad(\auto_hub|irf_reg[1][3]~regout ),
	.cin(gnd),
	.combout(\auto_hub|shadow_irf_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|shadow_irf_reg~5 .lut_mask = 16'hEE44;
defparam \auto_hub|shadow_irf_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N18
cycloneii_lcell_comb \auto_hub|shadow_irf_reg~6 (
	.dataa(\auto_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|irf_reg[1][4]~regout ),
	.datac(\auto_hub|irsr_reg [4]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|shadow_irf_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|shadow_irf_reg~6 .lut_mask = 16'hD8D8;
defparam \auto_hub|shadow_irf_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N30
cycloneii_lcell_comb \auto_hub|irsr_reg[4]~14 (
	.dataa(vcc),
	.datab(\auto_hub|shadow_jsm|state [3]),
	.datac(vcc),
	.datad(\auto_hub|irsr_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|irsr_reg[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|irsr_reg[4]~14 .lut_mask = 16'h3300;
defparam \auto_hub|irsr_reg[4]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N22
cycloneii_lcell_comb \auto_hub|shadow_irf_reg~10 (
	.dataa(\auto_hub|shadow_jsm|state [3]),
	.datab(vcc),
	.datac(\auto_hub|irsr_reg [1]),
	.datad(\auto_hub|irf_reg[2][1]~regout ),
	.cin(gnd),
	.combout(\auto_hub|shadow_irf_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|shadow_irf_reg~10 .lut_mask = 16'hFA50;
defparam \auto_hub|shadow_irf_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N8
cycloneii_lcell_comb \auto_hub|shadow_irf_reg~11 (
	.dataa(\auto_hub|irsr_reg [2]),
	.datab(vcc),
	.datac(\auto_hub|irf_reg[2][2]~regout ),
	.datad(\auto_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|shadow_irf_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|shadow_irf_reg~11 .lut_mask = 16'hF0AA;
defparam \auto_hub|shadow_irf_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N2
cycloneii_lcell_comb \auto_hub|shadow_irf_reg~12 (
	.dataa(\auto_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|irsr_reg [3]),
	.datac(vcc),
	.datad(\auto_hub|irf_reg[2][3]~regout ),
	.cin(gnd),
	.combout(\auto_hub|shadow_irf_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|shadow_irf_reg~12 .lut_mask = 16'hEE44;
defparam \auto_hub|shadow_irf_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N2
cycloneii_lcell_comb \auto_hub|shadow_irf_reg~13 (
	.dataa(\auto_hub|shadow_jsm|state [3]),
	.datab(vcc),
	.datac(\auto_hub|irsr_reg [4]),
	.datad(\auto_hub|irf_reg[2][4]~regout ),
	.cin(gnd),
	.combout(\auto_hub|shadow_irf_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|shadow_irf_reg~13 .lut_mask = 16'hFA50;
defparam \auto_hub|shadow_irf_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N12
cycloneii_lcell_comb \auto_hub|Equal0~2 (
	.dataa(\auto_hub|Equal0~1_combout ),
	.datab(\auto_hub|jtag_ir_reg [1]),
	.datac(\auto_hub|Equal0~0_combout ),
	.datad(\auto_hub|jtag_ir_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|Equal0~2 .lut_mask = 16'h0020;
defparam \auto_hub|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y22_N11
cycloneii_lcell_ff \auto_hub|reset_ena_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|reset_ena_reg_proc~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|reset_ena_reg~regout ));

// Location: LCFF_X31_Y22_N21
cycloneii_lcell_ff \auto_hub|shadow_jsm|tms_cnt[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|shadow_jsm|tms_cnt~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|shadow_jsm|tms_cnt [0]));

// Location: LCCOMB_X28_Y22_N10
cycloneii_lcell_comb \auto_hub|hub_info_reg|word_counter[2]~9 (
	.dataa(\auto_hub|hub_info_reg|word_counter [4]),
	.datab(\auto_hub|hub_info_reg|word_counter [3]),
	.datac(\auto_hub|hub_info_reg|word_counter [2]),
	.datad(\auto_hub|hub_info_reg|word_counter [0]),
	.cin(gnd),
	.combout(\auto_hub|hub_info_reg|word_counter[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|hub_info_reg|word_counter[2]~9 .lut_mask = 16'hFFF7;
defparam \auto_hub|hub_info_reg|word_counter[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N2
cycloneii_lcell_comb \auto_hub|hub_info_reg|word_counter[2]~10 (
	.dataa(\auto_hub|virtual_dr_scan_reg~regout ),
	.datab(\auto_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|hub_info_reg|clear_signal~combout ),
	.cin(gnd),
	.combout(\auto_hub|hub_info_reg|word_counter[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|hub_info_reg|word_counter[2]~10 .lut_mask = 16'hFF20;
defparam \auto_hub|hub_info_reg|word_counter[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N22
cycloneii_lcell_comb \auto_hub|hub_info_reg|WORD_SR~8 (
	.dataa(\auto_hub|hub_info_reg|word_counter [0]),
	.datab(vcc),
	.datac(\auto_hub|hub_info_reg|word_counter [2]),
	.datad(\auto_hub|hub_info_reg|word_counter [3]),
	.cin(gnd),
	.combout(\auto_hub|hub_info_reg|WORD_SR~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|hub_info_reg|WORD_SR~8 .lut_mask = 16'h050F;
defparam \auto_hub|hub_info_reg|WORD_SR~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y22_N5
cycloneii_lcell_ff \auto_hub|hub_info_reg|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|hub_info_reg|WORD_SR~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|hub_info_reg|WORD_SR[1]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|hub_info_reg|WORD_SR [2]));

// Location: LCCOMB_X29_Y22_N26
cycloneii_lcell_comb \auto_hub|hub_info_reg|WORD_SR~9 (
	.dataa(\auto_hub|hub_info_reg|WORD_SR [2]),
	.datab(\auto_hub|hub_info_reg|WORD_SR~8_combout ),
	.datac(\auto_hub|hub_info_reg|WORD_SR~3_combout ),
	.datad(\auto_hub|hub_info_reg|WORD_SR~5_combout ),
	.cin(gnd),
	.combout(\auto_hub|hub_info_reg|WORD_SR~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|hub_info_reg|WORD_SR~9 .lut_mask = 16'hEAC0;
defparam \auto_hub|hub_info_reg|WORD_SR~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N20
cycloneii_lcell_comb \auto_hub|shadow_jsm|tms_cnt~1 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(vcc),
	.datac(\auto_hub|shadow_jsm|tms_cnt [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|shadow_jsm|tms_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|shadow_jsm|tms_cnt~1 .lut_mask = 16'h0A0A;
defparam \auto_hub|shadow_jsm|tms_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N24
cycloneii_lcell_comb \auto_hub|hub_info_reg|WORD_SR~10 (
	.dataa(\auto_hub|hub_info_reg|word_counter [0]),
	.datab(\auto_hub|hub_info_reg|word_counter [3]),
	.datac(\auto_hub|hub_info_reg|word_counter [2]),
	.datad(\auto_hub|hub_info_reg|WORD_SR~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|hub_info_reg|WORD_SR~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|hub_info_reg|WORD_SR~10 .lut_mask = 16'h0100;
defparam \auto_hub|hub_info_reg|WORD_SR~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N26
cycloneii_lcell_comb \auto_hub|hub_info_reg|WORD_SR~11 (
	.dataa(\auto_hub|hub_info_reg|word_counter [4]),
	.datab(\auto_hub|hub_info_reg|WORD_SR~3_combout ),
	.datac(\auto_hub|hub_info_reg|word_counter [2]),
	.datad(\auto_hub|hub_info_reg|word_counter [0]),
	.cin(gnd),
	.combout(\auto_hub|hub_info_reg|WORD_SR~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|hub_info_reg|WORD_SR~11 .lut_mask = 16'h0C8C;
defparam \auto_hub|hub_info_reg|WORD_SR~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y22_N7
cycloneii_lcell_ff \auto_hub|hub_info_reg|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|hub_info_reg|WORD_SR~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|hub_info_reg|WORD_SR[1]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|hub_info_reg|WORD_SR [3]));

// Location: LCCOMB_X29_Y22_N4
cycloneii_lcell_comb \auto_hub|hub_info_reg|WORD_SR~12 (
	.dataa(\auto_hub|hub_info_reg|WORD_SR [3]),
	.datab(\auto_hub|hub_info_reg|WORD_SR~11_combout ),
	.datac(\auto_hub|hub_info_reg|WORD_SR~10_combout ),
	.datad(\auto_hub|hub_info_reg|WORD_SR~5_combout ),
	.cin(gnd),
	.combout(\auto_hub|hub_info_reg|WORD_SR~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|hub_info_reg|WORD_SR~12 .lut_mask = 16'hFEFC;
defparam \auto_hub|hub_info_reg|WORD_SR~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N4
cycloneii_lcell_comb \auto_hub|hub_info_reg|WORD_SR~13 (
	.dataa(\auto_hub|hub_info_reg|word_counter [0]),
	.datab(\auto_hub|hub_info_reg|word_counter [1]),
	.datac(\auto_hub|hub_info_reg|word_counter [2]),
	.datad(\auto_hub|hub_info_reg|word_counter [3]),
	.cin(gnd),
	.combout(\auto_hub|hub_info_reg|WORD_SR~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|hub_info_reg|WORD_SR~13 .lut_mask = 16'h4044;
defparam \auto_hub|hub_info_reg|WORD_SR~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N6
cycloneii_lcell_comb \auto_hub|hub_info_reg|WORD_SR~14 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(\auto_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|hub_info_reg|clear_signal~combout ),
	.datad(\auto_hub|hub_info_reg|WORD_SR~13_combout ),
	.cin(gnd),
	.combout(\auto_hub|hub_info_reg|WORD_SR~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|hub_info_reg|WORD_SR~14 .lut_mask = 16'h0B08;
defparam \auto_hub|hub_info_reg|WORD_SR~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N6
cycloneii_lcell_comb \auto_hub|hub_info_reg|word_counter[2]~19 (
	.dataa(\auto_hub|virtual_ir_scan_reg~regout ),
	.datab(\auto_hub|shadow_jsm|state [8]),
	.datac(\auto_hub|hub_info_reg|word_counter [1]),
	.datad(\auto_hub|hub_info_reg|word_counter[2]~9_combout ),
	.cin(gnd),
	.combout(\auto_hub|hub_info_reg|word_counter[2]~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|hub_info_reg|word_counter[2]~19 .lut_mask = 16'h888F;
defparam \auto_hub|hub_info_reg|word_counter[2]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \push_button_i_external_connection_export[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\push_button_i_external_connection_export~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(push_button_i_external_connection_export[0]));
// synopsys translate_off
defparam \push_button_i_external_connection_export[0]~I .input_async_reset = "none";
defparam \push_button_i_external_connection_export[0]~I .input_power_up = "low";
defparam \push_button_i_external_connection_export[0]~I .input_register_mode = "none";
defparam \push_button_i_external_connection_export[0]~I .input_sync_reset = "none";
defparam \push_button_i_external_connection_export[0]~I .oe_async_reset = "none";
defparam \push_button_i_external_connection_export[0]~I .oe_power_up = "low";
defparam \push_button_i_external_connection_export[0]~I .oe_register_mode = "none";
defparam \push_button_i_external_connection_export[0]~I .oe_sync_reset = "none";
defparam \push_button_i_external_connection_export[0]~I .operation_mode = "input";
defparam \push_button_i_external_connection_export[0]~I .output_async_reset = "none";
defparam \push_button_i_external_connection_export[0]~I .output_power_up = "low";
defparam \push_button_i_external_connection_export[0]~I .output_register_mode = "none";
defparam \push_button_i_external_connection_export[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \switch_i_external_connection_export[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\switch_i_external_connection_export~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(switch_i_external_connection_export[0]));
// synopsys translate_off
defparam \switch_i_external_connection_export[0]~I .input_async_reset = "none";
defparam \switch_i_external_connection_export[0]~I .input_power_up = "low";
defparam \switch_i_external_connection_export[0]~I .input_register_mode = "none";
defparam \switch_i_external_connection_export[0]~I .input_sync_reset = "none";
defparam \switch_i_external_connection_export[0]~I .oe_async_reset = "none";
defparam \switch_i_external_connection_export[0]~I .oe_power_up = "low";
defparam \switch_i_external_connection_export[0]~I .oe_register_mode = "none";
defparam \switch_i_external_connection_export[0]~I .oe_sync_reset = "none";
defparam \switch_i_external_connection_export[0]~I .operation_mode = "input";
defparam \switch_i_external_connection_export[0]~I .output_async_reset = "none";
defparam \switch_i_external_connection_export[0]~I .output_power_up = "low";
defparam \switch_i_external_connection_export[0]~I .output_register_mode = "none";
defparam \switch_i_external_connection_export[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \switch_i_external_connection_export[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\switch_i_external_connection_export~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(switch_i_external_connection_export[1]));
// synopsys translate_off
defparam \switch_i_external_connection_export[1]~I .input_async_reset = "none";
defparam \switch_i_external_connection_export[1]~I .input_power_up = "low";
defparam \switch_i_external_connection_export[1]~I .input_register_mode = "none";
defparam \switch_i_external_connection_export[1]~I .input_sync_reset = "none";
defparam \switch_i_external_connection_export[1]~I .oe_async_reset = "none";
defparam \switch_i_external_connection_export[1]~I .oe_power_up = "low";
defparam \switch_i_external_connection_export[1]~I .oe_register_mode = "none";
defparam \switch_i_external_connection_export[1]~I .oe_sync_reset = "none";
defparam \switch_i_external_connection_export[1]~I .operation_mode = "input";
defparam \switch_i_external_connection_export[1]~I .output_async_reset = "none";
defparam \switch_i_external_connection_export[1]~I .output_power_up = "low";
defparam \switch_i_external_connection_export[1]~I .output_register_mode = "none";
defparam \switch_i_external_connection_export[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \switch_i_external_connection_export[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\switch_i_external_connection_export~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(switch_i_external_connection_export[2]));
// synopsys translate_off
defparam \switch_i_external_connection_export[2]~I .input_async_reset = "none";
defparam \switch_i_external_connection_export[2]~I .input_power_up = "low";
defparam \switch_i_external_connection_export[2]~I .input_register_mode = "none";
defparam \switch_i_external_connection_export[2]~I .input_sync_reset = "none";
defparam \switch_i_external_connection_export[2]~I .oe_async_reset = "none";
defparam \switch_i_external_connection_export[2]~I .oe_power_up = "low";
defparam \switch_i_external_connection_export[2]~I .oe_register_mode = "none";
defparam \switch_i_external_connection_export[2]~I .oe_sync_reset = "none";
defparam \switch_i_external_connection_export[2]~I .operation_mode = "input";
defparam \switch_i_external_connection_export[2]~I .output_async_reset = "none";
defparam \switch_i_external_connection_export[2]~I .output_power_up = "low";
defparam \switch_i_external_connection_export[2]~I .output_register_mode = "none";
defparam \switch_i_external_connection_export[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \switch_i_external_connection_export[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\switch_i_external_connection_export~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(switch_i_external_connection_export[3]));
// synopsys translate_off
defparam \switch_i_external_connection_export[3]~I .input_async_reset = "none";
defparam \switch_i_external_connection_export[3]~I .input_power_up = "low";
defparam \switch_i_external_connection_export[3]~I .input_register_mode = "none";
defparam \switch_i_external_connection_export[3]~I .input_sync_reset = "none";
defparam \switch_i_external_connection_export[3]~I .oe_async_reset = "none";
defparam \switch_i_external_connection_export[3]~I .oe_power_up = "low";
defparam \switch_i_external_connection_export[3]~I .oe_register_mode = "none";
defparam \switch_i_external_connection_export[3]~I .oe_sync_reset = "none";
defparam \switch_i_external_connection_export[3]~I .operation_mode = "input";
defparam \switch_i_external_connection_export[3]~I .output_async_reset = "none";
defparam \switch_i_external_connection_export[3]~I .output_power_up = "low";
defparam \switch_i_external_connection_export[3]~I .output_register_mode = "none";
defparam \switch_i_external_connection_export[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \switch_i_external_connection_export[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\switch_i_external_connection_export~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(switch_i_external_connection_export[6]));
// synopsys translate_off
defparam \switch_i_external_connection_export[6]~I .input_async_reset = "none";
defparam \switch_i_external_connection_export[6]~I .input_power_up = "low";
defparam \switch_i_external_connection_export[6]~I .input_register_mode = "none";
defparam \switch_i_external_connection_export[6]~I .input_sync_reset = "none";
defparam \switch_i_external_connection_export[6]~I .oe_async_reset = "none";
defparam \switch_i_external_connection_export[6]~I .oe_power_up = "low";
defparam \switch_i_external_connection_export[6]~I .oe_register_mode = "none";
defparam \switch_i_external_connection_export[6]~I .oe_sync_reset = "none";
defparam \switch_i_external_connection_export[6]~I .operation_mode = "input";
defparam \switch_i_external_connection_export[6]~I .output_async_reset = "none";
defparam \switch_i_external_connection_export[6]~I .output_power_up = "low";
defparam \switch_i_external_connection_export[6]~I .output_register_mode = "none";
defparam \switch_i_external_connection_export[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \switch_i_external_connection_export[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\switch_i_external_connection_export~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(switch_i_external_connection_export[7]));
// synopsys translate_off
defparam \switch_i_external_connection_export[7]~I .input_async_reset = "none";
defparam \switch_i_external_connection_export[7]~I .input_power_up = "low";
defparam \switch_i_external_connection_export[7]~I .input_register_mode = "none";
defparam \switch_i_external_connection_export[7]~I .input_sync_reset = "none";
defparam \switch_i_external_connection_export[7]~I .oe_async_reset = "none";
defparam \switch_i_external_connection_export[7]~I .oe_power_up = "low";
defparam \switch_i_external_connection_export[7]~I .oe_register_mode = "none";
defparam \switch_i_external_connection_export[7]~I .oe_sync_reset = "none";
defparam \switch_i_external_connection_export[7]~I .operation_mode = "input";
defparam \switch_i_external_connection_export[7]~I .output_async_reset = "none";
defparam \switch_i_external_connection_export[7]~I .output_power_up = "low";
defparam \switch_i_external_connection_export[7]~I .output_register_mode = "none";
defparam \switch_i_external_connection_export[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \switch_i_external_connection_export[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\switch_i_external_connection_export~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(switch_i_external_connection_export[8]));
// synopsys translate_off
defparam \switch_i_external_connection_export[8]~I .input_async_reset = "none";
defparam \switch_i_external_connection_export[8]~I .input_power_up = "low";
defparam \switch_i_external_connection_export[8]~I .input_register_mode = "none";
defparam \switch_i_external_connection_export[8]~I .input_sync_reset = "none";
defparam \switch_i_external_connection_export[8]~I .oe_async_reset = "none";
defparam \switch_i_external_connection_export[8]~I .oe_power_up = "low";
defparam \switch_i_external_connection_export[8]~I .oe_register_mode = "none";
defparam \switch_i_external_connection_export[8]~I .oe_sync_reset = "none";
defparam \switch_i_external_connection_export[8]~I .operation_mode = "input";
defparam \switch_i_external_connection_export[8]~I .output_async_reset = "none";
defparam \switch_i_external_connection_export[8]~I .output_power_up = "low";
defparam \switch_i_external_connection_export[8]~I .output_register_mode = "none";
defparam \switch_i_external_connection_export[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \switch_i_external_connection_export[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\switch_i_external_connection_export~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(switch_i_external_connection_export[10]));
// synopsys translate_off
defparam \switch_i_external_connection_export[10]~I .input_async_reset = "none";
defparam \switch_i_external_connection_export[10]~I .input_power_up = "low";
defparam \switch_i_external_connection_export[10]~I .input_register_mode = "none";
defparam \switch_i_external_connection_export[10]~I .input_sync_reset = "none";
defparam \switch_i_external_connection_export[10]~I .oe_async_reset = "none";
defparam \switch_i_external_connection_export[10]~I .oe_power_up = "low";
defparam \switch_i_external_connection_export[10]~I .oe_register_mode = "none";
defparam \switch_i_external_connection_export[10]~I .oe_sync_reset = "none";
defparam \switch_i_external_connection_export[10]~I .operation_mode = "input";
defparam \switch_i_external_connection_export[10]~I .output_async_reset = "none";
defparam \switch_i_external_connection_export[10]~I .output_power_up = "low";
defparam \switch_i_external_connection_export[10]~I .output_register_mode = "none";
defparam \switch_i_external_connection_export[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \switch_i_external_connection_export[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\switch_i_external_connection_export~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(switch_i_external_connection_export[13]));
// synopsys translate_off
defparam \switch_i_external_connection_export[13]~I .input_async_reset = "none";
defparam \switch_i_external_connection_export[13]~I .input_power_up = "low";
defparam \switch_i_external_connection_export[13]~I .input_register_mode = "none";
defparam \switch_i_external_connection_export[13]~I .input_sync_reset = "none";
defparam \switch_i_external_connection_export[13]~I .oe_async_reset = "none";
defparam \switch_i_external_connection_export[13]~I .oe_power_up = "low";
defparam \switch_i_external_connection_export[13]~I .oe_register_mode = "none";
defparam \switch_i_external_connection_export[13]~I .oe_sync_reset = "none";
defparam \switch_i_external_connection_export[13]~I .operation_mode = "input";
defparam \switch_i_external_connection_export[13]~I .output_async_reset = "none";
defparam \switch_i_external_connection_export[13]~I .output_power_up = "low";
defparam \switch_i_external_connection_export[13]~I .output_register_mode = "none";
defparam \switch_i_external_connection_export[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \switch_i_external_connection_export[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\switch_i_external_connection_export~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(switch_i_external_connection_export[14]));
// synopsys translate_off
defparam \switch_i_external_connection_export[14]~I .input_async_reset = "none";
defparam \switch_i_external_connection_export[14]~I .input_power_up = "low";
defparam \switch_i_external_connection_export[14]~I .input_register_mode = "none";
defparam \switch_i_external_connection_export[14]~I .input_sync_reset = "none";
defparam \switch_i_external_connection_export[14]~I .oe_async_reset = "none";
defparam \switch_i_external_connection_export[14]~I .oe_power_up = "low";
defparam \switch_i_external_connection_export[14]~I .oe_register_mode = "none";
defparam \switch_i_external_connection_export[14]~I .oe_sync_reset = "none";
defparam \switch_i_external_connection_export[14]~I .operation_mode = "input";
defparam \switch_i_external_connection_export[14]~I .output_async_reset = "none";
defparam \switch_i_external_connection_export[14]~I .output_power_up = "low";
defparam \switch_i_external_connection_export[14]~I .output_register_mode = "none";
defparam \switch_i_external_connection_export[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \switch_i_external_connection_export[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\switch_i_external_connection_export~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(switch_i_external_connection_export[15]));
// synopsys translate_off
defparam \switch_i_external_connection_export[15]~I .input_async_reset = "none";
defparam \switch_i_external_connection_export[15]~I .input_power_up = "low";
defparam \switch_i_external_connection_export[15]~I .input_register_mode = "none";
defparam \switch_i_external_connection_export[15]~I .input_sync_reset = "none";
defparam \switch_i_external_connection_export[15]~I .oe_async_reset = "none";
defparam \switch_i_external_connection_export[15]~I .oe_power_up = "low";
defparam \switch_i_external_connection_export[15]~I .oe_register_mode = "none";
defparam \switch_i_external_connection_export[15]~I .oe_sync_reset = "none";
defparam \switch_i_external_connection_export[15]~I .operation_mode = "input";
defparam \switch_i_external_connection_export[15]~I .output_async_reset = "none";
defparam \switch_i_external_connection_export[15]~I .output_power_up = "low";
defparam \switch_i_external_connection_export[15]~I .output_register_mode = "none";
defparam \switch_i_external_connection_export[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \switch_i_external_connection_export[16]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\switch_i_external_connection_export~combout [16]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(switch_i_external_connection_export[16]));
// synopsys translate_off
defparam \switch_i_external_connection_export[16]~I .input_async_reset = "none";
defparam \switch_i_external_connection_export[16]~I .input_power_up = "low";
defparam \switch_i_external_connection_export[16]~I .input_register_mode = "none";
defparam \switch_i_external_connection_export[16]~I .input_sync_reset = "none";
defparam \switch_i_external_connection_export[16]~I .oe_async_reset = "none";
defparam \switch_i_external_connection_export[16]~I .oe_power_up = "low";
defparam \switch_i_external_connection_export[16]~I .oe_register_mode = "none";
defparam \switch_i_external_connection_export[16]~I .oe_sync_reset = "none";
defparam \switch_i_external_connection_export[16]~I .operation_mode = "input";
defparam \switch_i_external_connection_export[16]~I .output_async_reset = "none";
defparam \switch_i_external_connection_export[16]~I .output_power_up = "low";
defparam \switch_i_external_connection_export[16]~I .output_register_mode = "none";
defparam \switch_i_external_connection_export[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G0
cycloneii_clkctrl \altera_internal_jtag~TCKUTAPclkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\altera_internal_jtag~TCKUTAP }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ));
// synopsys translate_off
defparam \altera_internal_jtag~TCKUTAPclkctrl .clock_type = "global clock";
defparam \altera_internal_jtag~TCKUTAPclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X47_Y22_N22
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[0]~feeder (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[0]~feeder_combout  = 
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [0]),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[0]~feeder .lut_mask = 16'hFF00;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N0
cycloneii_lcell_comb \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|tdo~reg0feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift [0]),
	.cin(gnd),
	.combout(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|tdo~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|tdo~reg0feeder .lut_mask = 16'hFF00;
defparam \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|tdo~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N2
cycloneii_lcell_comb \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rdata[1]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b [1]),
	.cin(gnd),
	.combout(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rdata[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rdata[1]~feeder .lut_mask = 16'hFF00;
defparam \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rdata[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N12
cycloneii_lcell_comb \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rdata[2]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b [2]),
	.cin(gnd),
	.combout(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rdata[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rdata[2]~feeder .lut_mask = 16'hFF00;
defparam \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rdata[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N26
cycloneii_lcell_comb \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rdata[5]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b [5]),
	.cin(gnd),
	.combout(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rdata[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rdata[5]~feeder .lut_mask = 16'hFF00;
defparam \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rdata[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N24
cycloneii_lcell_comb \jtag_uart_0|ien_AF~feeder (
// Equation(s):
// \jtag_uart_0|ien_AF~feeder_combout  = \cpu_0|d_writedata [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_0|d_writedata [0]),
	.cin(gnd),
	.combout(\jtag_uart_0|ien_AF~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart_0|ien_AF~feeder .lut_mask = 16'hFF00;
defparam \jtag_uart_0|ien_AF~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y22_N18
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[1]~feeder (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[1]~feeder_combout  = 
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [1]),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[1]~feeder .lut_mask = 16'hFF00;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y21_N16
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|ir_out[0]~feeder (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|ir_out[0]~feeder_combout  = 
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg [0]),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|ir_out[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|ir_out[0]~feeder .lut_mask = 16'hFF00;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|ir_out[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N0
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|ir_out[1]~feeder (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|ir_out[1]~feeder_combout  = 
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer|dreg [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer|dreg [0]),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|ir_out[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|ir_out[1]~feeder .lut_mask = 16'hFF00;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|ir_out[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N12
cycloneii_lcell_comb \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]~feeder (
// Equation(s):
// \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]~feeder_combout  = \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~7_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~7_combout ),
	.cin(gnd),
	.combout(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]~feeder .lut_mask = 16'hFF00;
defparam \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N12
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|sync2_udr~feeder (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|sync2_udr~feeder_combout  = 
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer2|dreg [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer2|dreg [0]),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|sync2_udr~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|sync2_udr~feeder .lut_mask = 16'hFF00;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|sync2_udr~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N10
cycloneii_lcell_comb \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][51]~feeder (
// Equation(s):
// \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][51]~feeder_combout  = \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~12_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~12_combout ),
	.cin(gnd),
	.combout(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][51]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][51]~feeder .lut_mask = 16'hFF00;
defparam \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][51]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N28
cycloneii_lcell_comb \push_button_i|d2_data_in[0]~feeder (
// Equation(s):
// \push_button_i|d2_data_in[0]~feeder_combout  = \push_button_i|d1_data_in [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\push_button_i|d1_data_in [0]),
	.cin(gnd),
	.combout(\push_button_i|d2_data_in[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \push_button_i|d2_data_in[0]~feeder .lut_mask = 16'hFF00;
defparam \push_button_i|d2_data_in[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N12
cycloneii_lcell_comb \push_button_i|d2_data_in[2]~feeder (
// Equation(s):
// \push_button_i|d2_data_in[2]~feeder_combout  = \push_button_i|d1_data_in [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\push_button_i|d1_data_in [2]),
	.cin(gnd),
	.combout(\push_button_i|d2_data_in[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \push_button_i|d2_data_in[2]~feeder .lut_mask = 16'hFF00;
defparam \push_button_i|d2_data_in[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N26
cycloneii_lcell_comb \switch_i_s1_translator|av_readdata_pre[10]~feeder (
// Equation(s):
// \switch_i_s1_translator|av_readdata_pre[10]~feeder_combout  = \switch_i|readdata [10]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\switch_i|readdata [10]),
	.cin(gnd),
	.combout(\switch_i_s1_translator|av_readdata_pre[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \switch_i_s1_translator|av_readdata_pre[10]~feeder .lut_mask = 16'hFF00;
defparam \switch_i_s1_translator|av_readdata_pre[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N10
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|start_pos[1]~feeder (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|start_pos[1]~feeder_combout  = \custom_counter_component_0|custom_counter_unit_inst|s_i [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\custom_counter_component_0|custom_counter_unit_inst|s_i [1]),
	.cin(gnd),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|start_pos[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|start_pos[1]~feeder .lut_mask = 16'hFF00;
defparam \custom_counter_component_0|custom_counter_unit_inst|start_pos[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N6
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|start_pos[2]~feeder (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|start_pos[2]~feeder_combout  = \custom_counter_component_0|custom_counter_unit_inst|s_i [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\custom_counter_component_0|custom_counter_unit_inst|s_i [2]),
	.cin(gnd),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|start_pos[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|start_pos[2]~feeder .lut_mask = 16'hFF00;
defparam \custom_counter_component_0|custom_counter_unit_inst|start_pos[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N12
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|start_pos[4]~feeder (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|start_pos[4]~feeder_combout  = \custom_counter_component_0|custom_counter_unit_inst|s_i [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\custom_counter_component_0|custom_counter_unit_inst|s_i [4]),
	.cin(gnd),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|start_pos[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|start_pos[4]~feeder .lut_mask = 16'hFF00;
defparam \custom_counter_component_0|custom_counter_unit_inst|start_pos[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N4
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|start_pos[5]~feeder (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|start_pos[5]~feeder_combout  = \custom_counter_component_0|custom_counter_unit_inst|s_i [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\custom_counter_component_0|custom_counter_unit_inst|s_i [5]),
	.cin(gnd),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|start_pos[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|start_pos[5]~feeder .lut_mask = 16'hFF00;
defparam \custom_counter_component_0|custom_counter_unit_inst|start_pos[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N16
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|start_pos[7]~feeder (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|start_pos[7]~feeder_combout  = \custom_counter_component_0|custom_counter_unit_inst|s_i [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\custom_counter_component_0|custom_counter_unit_inst|s_i [7]),
	.cin(gnd),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|start_pos[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|start_pos[7]~feeder .lut_mask = 16'hFF00;
defparam \custom_counter_component_0|custom_counter_unit_inst|start_pos[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N10
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|start_pos[8]~feeder (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|start_pos[8]~feeder_combout  = \custom_counter_component_0|custom_counter_unit_inst|s_i [8]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\custom_counter_component_0|custom_counter_unit_inst|s_i [8]),
	.cin(gnd),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|start_pos[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|start_pos[8]~feeder .lut_mask = 16'hFF00;
defparam \custom_counter_component_0|custom_counter_unit_inst|start_pos[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N28
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|start_pos[9]~feeder (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|start_pos[9]~feeder_combout  = \custom_counter_component_0|custom_counter_unit_inst|s_i [9]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\custom_counter_component_0|custom_counter_unit_inst|s_i [9]),
	.cin(gnd),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|start_pos[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|start_pos[9]~feeder .lut_mask = 16'hFF00;
defparam \custom_counter_component_0|custom_counter_unit_inst|start_pos[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N20
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[9]~feeder (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[9]~feeder_combout  = 
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [9]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [9]),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[9]~feeder .lut_mask = 16'hFF00;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N2
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|min[11]~feeder (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|min[11]~feeder_combout  = \custom_counter_component_0|custom_counter_unit_inst|min~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\custom_counter_component_0|custom_counter_unit_inst|min~0_combout ),
	.cin(gnd),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|min[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|min[11]~feeder .lut_mask = 16'hFF00;
defparam \custom_counter_component_0|custom_counter_unit_inst|min[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N14
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|min[6]~feeder (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|min[6]~feeder_combout  = \custom_counter_component_0|custom_counter_unit_inst|min~7_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\custom_counter_component_0|custom_counter_unit_inst|min~7_combout ),
	.cin(gnd),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|min[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|min[6]~feeder .lut_mask = 16'hFF00;
defparam \custom_counter_component_0|custom_counter_unit_inst|min[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N30
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|min[4]~feeder (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|min[4]~feeder_combout  = \custom_counter_component_0|custom_counter_unit_inst|min~9_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\custom_counter_component_0|custom_counter_unit_inst|min~9_combout ),
	.cin(gnd),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|min[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|min[4]~feeder .lut_mask = 16'hFF00;
defparam \custom_counter_component_0|custom_counter_unit_inst|min[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N14
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|min[2]~feeder (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|min[2]~feeder_combout  = \custom_counter_component_0|custom_counter_unit_inst|min~11_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\custom_counter_component_0|custom_counter_unit_inst|min~11_combout ),
	.cin(gnd),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|min[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|min[2]~feeder .lut_mask = 16'hFF00;
defparam \custom_counter_component_0|custom_counter_unit_inst|min[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N0
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|min[12]~feeder (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|min[12]~feeder_combout  = \custom_counter_component_0|custom_counter_unit_inst|min~14_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\custom_counter_component_0|custom_counter_unit_inst|min~14_combout ),
	.cin(gnd),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|min[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|min[12]~feeder .lut_mask = 16'hFF00;
defparam \custom_counter_component_0|custom_counter_unit_inst|min[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N4
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|min[13]~feeder (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|min[13]~feeder_combout  = \custom_counter_component_0|custom_counter_unit_inst|min~15_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\custom_counter_component_0|custom_counter_unit_inst|min~15_combout ),
	.cin(gnd),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|min[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|min[13]~feeder .lut_mask = 16'hFF00;
defparam \custom_counter_component_0|custom_counter_unit_inst|min[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N30
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|min[14]~feeder (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|min[14]~feeder_combout  = \custom_counter_component_0|custom_counter_unit_inst|min~16_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\custom_counter_component_0|custom_counter_unit_inst|min~16_combout ),
	.cin(gnd),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|min[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|min[14]~feeder .lut_mask = 16'hFF00;
defparam \custom_counter_component_0|custom_counter_unit_inst|min[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N26
cycloneii_lcell_comb \push_button_i|d1_data_in[2]~feeder (
// Equation(s):
// \push_button_i|d1_data_in[2]~feeder_combout  = \push_button_i_external_connection_export~combout [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\push_button_i_external_connection_export~combout [2]),
	.cin(gnd),
	.combout(\push_button_i|d1_data_in[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \push_button_i|d1_data_in[2]~feeder .lut_mask = 16'hFF00;
defparam \push_button_i|d1_data_in[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y22_N16
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|DRsize.000~feeder (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|DRsize.000~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|DRsize.000~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|DRsize.000~feeder .lut_mask = 16'hFFFF;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|DRsize.000~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AD8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \sram_0_external_interface_DQ[0]~I (
	.datain(\sram_0|writedata_reg [0]),
	.oe(\sram_0|is_write~regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\sram_0_external_interface_DQ[0]~0 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sram_0_external_interface_DQ[0]));
// synopsys translate_off
defparam \sram_0_external_interface_DQ[0]~I .input_async_reset = "none";
defparam \sram_0_external_interface_DQ[0]~I .input_power_up = "low";
defparam \sram_0_external_interface_DQ[0]~I .input_register_mode = "none";
defparam \sram_0_external_interface_DQ[0]~I .input_sync_reset = "none";
defparam \sram_0_external_interface_DQ[0]~I .oe_async_reset = "none";
defparam \sram_0_external_interface_DQ[0]~I .oe_power_up = "low";
defparam \sram_0_external_interface_DQ[0]~I .oe_register_mode = "none";
defparam \sram_0_external_interface_DQ[0]~I .oe_sync_reset = "none";
defparam \sram_0_external_interface_DQ[0]~I .operation_mode = "bidir";
defparam \sram_0_external_interface_DQ[0]~I .output_async_reset = "none";
defparam \sram_0_external_interface_DQ[0]~I .output_power_up = "low";
defparam \sram_0_external_interface_DQ[0]~I .output_register_mode = "none";
defparam \sram_0_external_interface_DQ[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \sram_0_external_interface_DQ[1]~I (
	.datain(\sram_0|writedata_reg [1]),
	.oe(\sram_0|is_write~regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\sram_0_external_interface_DQ[1]~1 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sram_0_external_interface_DQ[1]));
// synopsys translate_off
defparam \sram_0_external_interface_DQ[1]~I .input_async_reset = "none";
defparam \sram_0_external_interface_DQ[1]~I .input_power_up = "low";
defparam \sram_0_external_interface_DQ[1]~I .input_register_mode = "none";
defparam \sram_0_external_interface_DQ[1]~I .input_sync_reset = "none";
defparam \sram_0_external_interface_DQ[1]~I .oe_async_reset = "none";
defparam \sram_0_external_interface_DQ[1]~I .oe_power_up = "low";
defparam \sram_0_external_interface_DQ[1]~I .oe_register_mode = "none";
defparam \sram_0_external_interface_DQ[1]~I .oe_sync_reset = "none";
defparam \sram_0_external_interface_DQ[1]~I .operation_mode = "bidir";
defparam \sram_0_external_interface_DQ[1]~I .output_async_reset = "none";
defparam \sram_0_external_interface_DQ[1]~I .output_power_up = "low";
defparam \sram_0_external_interface_DQ[1]~I .output_register_mode = "none";
defparam \sram_0_external_interface_DQ[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \sram_0_external_interface_DQ[2]~I (
	.datain(\sram_0|writedata_reg [2]),
	.oe(\sram_0|is_write~regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\sram_0_external_interface_DQ[2]~2 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sram_0_external_interface_DQ[2]));
// synopsys translate_off
defparam \sram_0_external_interface_DQ[2]~I .input_async_reset = "none";
defparam \sram_0_external_interface_DQ[2]~I .input_power_up = "low";
defparam \sram_0_external_interface_DQ[2]~I .input_register_mode = "none";
defparam \sram_0_external_interface_DQ[2]~I .input_sync_reset = "none";
defparam \sram_0_external_interface_DQ[2]~I .oe_async_reset = "none";
defparam \sram_0_external_interface_DQ[2]~I .oe_power_up = "low";
defparam \sram_0_external_interface_DQ[2]~I .oe_register_mode = "none";
defparam \sram_0_external_interface_DQ[2]~I .oe_sync_reset = "none";
defparam \sram_0_external_interface_DQ[2]~I .operation_mode = "bidir";
defparam \sram_0_external_interface_DQ[2]~I .output_async_reset = "none";
defparam \sram_0_external_interface_DQ[2]~I .output_power_up = "low";
defparam \sram_0_external_interface_DQ[2]~I .output_register_mode = "none";
defparam \sram_0_external_interface_DQ[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \sram_0_external_interface_DQ[3]~I (
	.datain(\sram_0|writedata_reg [3]),
	.oe(\sram_0|is_write~regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\sram_0_external_interface_DQ[3]~3 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sram_0_external_interface_DQ[3]));
// synopsys translate_off
defparam \sram_0_external_interface_DQ[3]~I .input_async_reset = "none";
defparam \sram_0_external_interface_DQ[3]~I .input_power_up = "low";
defparam \sram_0_external_interface_DQ[3]~I .input_register_mode = "none";
defparam \sram_0_external_interface_DQ[3]~I .input_sync_reset = "none";
defparam \sram_0_external_interface_DQ[3]~I .oe_async_reset = "none";
defparam \sram_0_external_interface_DQ[3]~I .oe_power_up = "low";
defparam \sram_0_external_interface_DQ[3]~I .oe_register_mode = "none";
defparam \sram_0_external_interface_DQ[3]~I .oe_sync_reset = "none";
defparam \sram_0_external_interface_DQ[3]~I .operation_mode = "bidir";
defparam \sram_0_external_interface_DQ[3]~I .output_async_reset = "none";
defparam \sram_0_external_interface_DQ[3]~I .output_power_up = "low";
defparam \sram_0_external_interface_DQ[3]~I .output_register_mode = "none";
defparam \sram_0_external_interface_DQ[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \sram_0_external_interface_DQ[4]~I (
	.datain(\sram_0|writedata_reg [4]),
	.oe(\sram_0|is_write~regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\sram_0_external_interface_DQ[4]~4 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sram_0_external_interface_DQ[4]));
// synopsys translate_off
defparam \sram_0_external_interface_DQ[4]~I .input_async_reset = "none";
defparam \sram_0_external_interface_DQ[4]~I .input_power_up = "low";
defparam \sram_0_external_interface_DQ[4]~I .input_register_mode = "none";
defparam \sram_0_external_interface_DQ[4]~I .input_sync_reset = "none";
defparam \sram_0_external_interface_DQ[4]~I .oe_async_reset = "none";
defparam \sram_0_external_interface_DQ[4]~I .oe_power_up = "low";
defparam \sram_0_external_interface_DQ[4]~I .oe_register_mode = "none";
defparam \sram_0_external_interface_DQ[4]~I .oe_sync_reset = "none";
defparam \sram_0_external_interface_DQ[4]~I .operation_mode = "bidir";
defparam \sram_0_external_interface_DQ[4]~I .output_async_reset = "none";
defparam \sram_0_external_interface_DQ[4]~I .output_power_up = "low";
defparam \sram_0_external_interface_DQ[4]~I .output_register_mode = "none";
defparam \sram_0_external_interface_DQ[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \sram_0_external_interface_DQ[5]~I (
	.datain(\sram_0|writedata_reg [5]),
	.oe(\sram_0|is_write~regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\sram_0_external_interface_DQ[5]~5 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sram_0_external_interface_DQ[5]));
// synopsys translate_off
defparam \sram_0_external_interface_DQ[5]~I .input_async_reset = "none";
defparam \sram_0_external_interface_DQ[5]~I .input_power_up = "low";
defparam \sram_0_external_interface_DQ[5]~I .input_register_mode = "none";
defparam \sram_0_external_interface_DQ[5]~I .input_sync_reset = "none";
defparam \sram_0_external_interface_DQ[5]~I .oe_async_reset = "none";
defparam \sram_0_external_interface_DQ[5]~I .oe_power_up = "low";
defparam \sram_0_external_interface_DQ[5]~I .oe_register_mode = "none";
defparam \sram_0_external_interface_DQ[5]~I .oe_sync_reset = "none";
defparam \sram_0_external_interface_DQ[5]~I .operation_mode = "bidir";
defparam \sram_0_external_interface_DQ[5]~I .output_async_reset = "none";
defparam \sram_0_external_interface_DQ[5]~I .output_power_up = "low";
defparam \sram_0_external_interface_DQ[5]~I .output_register_mode = "none";
defparam \sram_0_external_interface_DQ[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \sram_0_external_interface_DQ[6]~I (
	.datain(\sram_0|writedata_reg [6]),
	.oe(\sram_0|is_write~regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\sram_0_external_interface_DQ[6]~6 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sram_0_external_interface_DQ[6]));
// synopsys translate_off
defparam \sram_0_external_interface_DQ[6]~I .input_async_reset = "none";
defparam \sram_0_external_interface_DQ[6]~I .input_power_up = "low";
defparam \sram_0_external_interface_DQ[6]~I .input_register_mode = "none";
defparam \sram_0_external_interface_DQ[6]~I .input_sync_reset = "none";
defparam \sram_0_external_interface_DQ[6]~I .oe_async_reset = "none";
defparam \sram_0_external_interface_DQ[6]~I .oe_power_up = "low";
defparam \sram_0_external_interface_DQ[6]~I .oe_register_mode = "none";
defparam \sram_0_external_interface_DQ[6]~I .oe_sync_reset = "none";
defparam \sram_0_external_interface_DQ[6]~I .operation_mode = "bidir";
defparam \sram_0_external_interface_DQ[6]~I .output_async_reset = "none";
defparam \sram_0_external_interface_DQ[6]~I .output_power_up = "low";
defparam \sram_0_external_interface_DQ[6]~I .output_register_mode = "none";
defparam \sram_0_external_interface_DQ[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \sram_0_external_interface_DQ[7]~I (
	.datain(\sram_0|writedata_reg [7]),
	.oe(\sram_0|is_write~regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\sram_0_external_interface_DQ[7]~7 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sram_0_external_interface_DQ[7]));
// synopsys translate_off
defparam \sram_0_external_interface_DQ[7]~I .input_async_reset = "none";
defparam \sram_0_external_interface_DQ[7]~I .input_power_up = "low";
defparam \sram_0_external_interface_DQ[7]~I .input_register_mode = "none";
defparam \sram_0_external_interface_DQ[7]~I .input_sync_reset = "none";
defparam \sram_0_external_interface_DQ[7]~I .oe_async_reset = "none";
defparam \sram_0_external_interface_DQ[7]~I .oe_power_up = "low";
defparam \sram_0_external_interface_DQ[7]~I .oe_register_mode = "none";
defparam \sram_0_external_interface_DQ[7]~I .oe_sync_reset = "none";
defparam \sram_0_external_interface_DQ[7]~I .operation_mode = "bidir";
defparam \sram_0_external_interface_DQ[7]~I .output_async_reset = "none";
defparam \sram_0_external_interface_DQ[7]~I .output_power_up = "low";
defparam \sram_0_external_interface_DQ[7]~I .output_register_mode = "none";
defparam \sram_0_external_interface_DQ[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \sram_0_external_interface_DQ[8]~I (
	.datain(\sram_0|writedata_reg [8]),
	.oe(\sram_0|is_write~regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\sram_0_external_interface_DQ[8]~8 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sram_0_external_interface_DQ[8]));
// synopsys translate_off
defparam \sram_0_external_interface_DQ[8]~I .input_async_reset = "none";
defparam \sram_0_external_interface_DQ[8]~I .input_power_up = "low";
defparam \sram_0_external_interface_DQ[8]~I .input_register_mode = "none";
defparam \sram_0_external_interface_DQ[8]~I .input_sync_reset = "none";
defparam \sram_0_external_interface_DQ[8]~I .oe_async_reset = "none";
defparam \sram_0_external_interface_DQ[8]~I .oe_power_up = "low";
defparam \sram_0_external_interface_DQ[8]~I .oe_register_mode = "none";
defparam \sram_0_external_interface_DQ[8]~I .oe_sync_reset = "none";
defparam \sram_0_external_interface_DQ[8]~I .operation_mode = "bidir";
defparam \sram_0_external_interface_DQ[8]~I .output_async_reset = "none";
defparam \sram_0_external_interface_DQ[8]~I .output_power_up = "low";
defparam \sram_0_external_interface_DQ[8]~I .output_register_mode = "none";
defparam \sram_0_external_interface_DQ[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \sram_0_external_interface_DQ[9]~I (
	.datain(\sram_0|writedata_reg [9]),
	.oe(\sram_0|is_write~regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\sram_0_external_interface_DQ[9]~9 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sram_0_external_interface_DQ[9]));
// synopsys translate_off
defparam \sram_0_external_interface_DQ[9]~I .input_async_reset = "none";
defparam \sram_0_external_interface_DQ[9]~I .input_power_up = "low";
defparam \sram_0_external_interface_DQ[9]~I .input_register_mode = "none";
defparam \sram_0_external_interface_DQ[9]~I .input_sync_reset = "none";
defparam \sram_0_external_interface_DQ[9]~I .oe_async_reset = "none";
defparam \sram_0_external_interface_DQ[9]~I .oe_power_up = "low";
defparam \sram_0_external_interface_DQ[9]~I .oe_register_mode = "none";
defparam \sram_0_external_interface_DQ[9]~I .oe_sync_reset = "none";
defparam \sram_0_external_interface_DQ[9]~I .operation_mode = "bidir";
defparam \sram_0_external_interface_DQ[9]~I .output_async_reset = "none";
defparam \sram_0_external_interface_DQ[9]~I .output_power_up = "low";
defparam \sram_0_external_interface_DQ[9]~I .output_register_mode = "none";
defparam \sram_0_external_interface_DQ[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \sram_0_external_interface_DQ[10]~I (
	.datain(\sram_0|writedata_reg [10]),
	.oe(\sram_0|is_write~regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\sram_0_external_interface_DQ[10]~10 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sram_0_external_interface_DQ[10]));
// synopsys translate_off
defparam \sram_0_external_interface_DQ[10]~I .input_async_reset = "none";
defparam \sram_0_external_interface_DQ[10]~I .input_power_up = "low";
defparam \sram_0_external_interface_DQ[10]~I .input_register_mode = "none";
defparam \sram_0_external_interface_DQ[10]~I .input_sync_reset = "none";
defparam \sram_0_external_interface_DQ[10]~I .oe_async_reset = "none";
defparam \sram_0_external_interface_DQ[10]~I .oe_power_up = "low";
defparam \sram_0_external_interface_DQ[10]~I .oe_register_mode = "none";
defparam \sram_0_external_interface_DQ[10]~I .oe_sync_reset = "none";
defparam \sram_0_external_interface_DQ[10]~I .operation_mode = "bidir";
defparam \sram_0_external_interface_DQ[10]~I .output_async_reset = "none";
defparam \sram_0_external_interface_DQ[10]~I .output_power_up = "low";
defparam \sram_0_external_interface_DQ[10]~I .output_register_mode = "none";
defparam \sram_0_external_interface_DQ[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \sram_0_external_interface_DQ[11]~I (
	.datain(\sram_0|writedata_reg [11]),
	.oe(\sram_0|is_write~regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\sram_0_external_interface_DQ[11]~11 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sram_0_external_interface_DQ[11]));
// synopsys translate_off
defparam \sram_0_external_interface_DQ[11]~I .input_async_reset = "none";
defparam \sram_0_external_interface_DQ[11]~I .input_power_up = "low";
defparam \sram_0_external_interface_DQ[11]~I .input_register_mode = "none";
defparam \sram_0_external_interface_DQ[11]~I .input_sync_reset = "none";
defparam \sram_0_external_interface_DQ[11]~I .oe_async_reset = "none";
defparam \sram_0_external_interface_DQ[11]~I .oe_power_up = "low";
defparam \sram_0_external_interface_DQ[11]~I .oe_register_mode = "none";
defparam \sram_0_external_interface_DQ[11]~I .oe_sync_reset = "none";
defparam \sram_0_external_interface_DQ[11]~I .operation_mode = "bidir";
defparam \sram_0_external_interface_DQ[11]~I .output_async_reset = "none";
defparam \sram_0_external_interface_DQ[11]~I .output_power_up = "low";
defparam \sram_0_external_interface_DQ[11]~I .output_register_mode = "none";
defparam \sram_0_external_interface_DQ[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \sram_0_external_interface_DQ[12]~I (
	.datain(\sram_0|writedata_reg [12]),
	.oe(\sram_0|is_write~regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\sram_0_external_interface_DQ[12]~12 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sram_0_external_interface_DQ[12]));
// synopsys translate_off
defparam \sram_0_external_interface_DQ[12]~I .input_async_reset = "none";
defparam \sram_0_external_interface_DQ[12]~I .input_power_up = "low";
defparam \sram_0_external_interface_DQ[12]~I .input_register_mode = "none";
defparam \sram_0_external_interface_DQ[12]~I .input_sync_reset = "none";
defparam \sram_0_external_interface_DQ[12]~I .oe_async_reset = "none";
defparam \sram_0_external_interface_DQ[12]~I .oe_power_up = "low";
defparam \sram_0_external_interface_DQ[12]~I .oe_register_mode = "none";
defparam \sram_0_external_interface_DQ[12]~I .oe_sync_reset = "none";
defparam \sram_0_external_interface_DQ[12]~I .operation_mode = "bidir";
defparam \sram_0_external_interface_DQ[12]~I .output_async_reset = "none";
defparam \sram_0_external_interface_DQ[12]~I .output_power_up = "low";
defparam \sram_0_external_interface_DQ[12]~I .output_register_mode = "none";
defparam \sram_0_external_interface_DQ[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \sram_0_external_interface_DQ[13]~I (
	.datain(\sram_0|writedata_reg [13]),
	.oe(\sram_0|is_write~regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\sram_0_external_interface_DQ[13]~13 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sram_0_external_interface_DQ[13]));
// synopsys translate_off
defparam \sram_0_external_interface_DQ[13]~I .input_async_reset = "none";
defparam \sram_0_external_interface_DQ[13]~I .input_power_up = "low";
defparam \sram_0_external_interface_DQ[13]~I .input_register_mode = "none";
defparam \sram_0_external_interface_DQ[13]~I .input_sync_reset = "none";
defparam \sram_0_external_interface_DQ[13]~I .oe_async_reset = "none";
defparam \sram_0_external_interface_DQ[13]~I .oe_power_up = "low";
defparam \sram_0_external_interface_DQ[13]~I .oe_register_mode = "none";
defparam \sram_0_external_interface_DQ[13]~I .oe_sync_reset = "none";
defparam \sram_0_external_interface_DQ[13]~I .operation_mode = "bidir";
defparam \sram_0_external_interface_DQ[13]~I .output_async_reset = "none";
defparam \sram_0_external_interface_DQ[13]~I .output_power_up = "low";
defparam \sram_0_external_interface_DQ[13]~I .output_register_mode = "none";
defparam \sram_0_external_interface_DQ[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \sram_0_external_interface_DQ[14]~I (
	.datain(\sram_0|writedata_reg [14]),
	.oe(\sram_0|is_write~regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\sram_0_external_interface_DQ[14]~14 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sram_0_external_interface_DQ[14]));
// synopsys translate_off
defparam \sram_0_external_interface_DQ[14]~I .input_async_reset = "none";
defparam \sram_0_external_interface_DQ[14]~I .input_power_up = "low";
defparam \sram_0_external_interface_DQ[14]~I .input_register_mode = "none";
defparam \sram_0_external_interface_DQ[14]~I .input_sync_reset = "none";
defparam \sram_0_external_interface_DQ[14]~I .oe_async_reset = "none";
defparam \sram_0_external_interface_DQ[14]~I .oe_power_up = "low";
defparam \sram_0_external_interface_DQ[14]~I .oe_register_mode = "none";
defparam \sram_0_external_interface_DQ[14]~I .oe_sync_reset = "none";
defparam \sram_0_external_interface_DQ[14]~I .operation_mode = "bidir";
defparam \sram_0_external_interface_DQ[14]~I .output_async_reset = "none";
defparam \sram_0_external_interface_DQ[14]~I .output_power_up = "low";
defparam \sram_0_external_interface_DQ[14]~I .output_register_mode = "none";
defparam \sram_0_external_interface_DQ[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \sram_0_external_interface_DQ[15]~I (
	.datain(\sram_0|writedata_reg [15]),
	.oe(\sram_0|is_write~regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\sram_0_external_interface_DQ[15]~15 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sram_0_external_interface_DQ[15]));
// synopsys translate_off
defparam \sram_0_external_interface_DQ[15]~I .input_async_reset = "none";
defparam \sram_0_external_interface_DQ[15]~I .input_power_up = "low";
defparam \sram_0_external_interface_DQ[15]~I .input_register_mode = "none";
defparam \sram_0_external_interface_DQ[15]~I .input_sync_reset = "none";
defparam \sram_0_external_interface_DQ[15]~I .oe_async_reset = "none";
defparam \sram_0_external_interface_DQ[15]~I .oe_power_up = "low";
defparam \sram_0_external_interface_DQ[15]~I .oe_register_mode = "none";
defparam \sram_0_external_interface_DQ[15]~I .oe_sync_reset = "none";
defparam \sram_0_external_interface_DQ[15]~I .operation_mode = "bidir";
defparam \sram_0_external_interface_DQ[15]~I .output_async_reset = "none";
defparam \sram_0_external_interface_DQ[15]~I .output_power_up = "low";
defparam \sram_0_external_interface_DQ[15]~I .output_register_mode = "none";
defparam \sram_0_external_interface_DQ[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \clock_50_i_clk_in_clk~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clock_50_i_clk_in_clk~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clock_50_i_clk_in_clk));
// synopsys translate_off
defparam \clock_50_i_clk_in_clk~I .input_async_reset = "none";
defparam \clock_50_i_clk_in_clk~I .input_power_up = "low";
defparam \clock_50_i_clk_in_clk~I .input_register_mode = "none";
defparam \clock_50_i_clk_in_clk~I .input_sync_reset = "none";
defparam \clock_50_i_clk_in_clk~I .oe_async_reset = "none";
defparam \clock_50_i_clk_in_clk~I .oe_power_up = "low";
defparam \clock_50_i_clk_in_clk~I .oe_register_mode = "none";
defparam \clock_50_i_clk_in_clk~I .oe_sync_reset = "none";
defparam \clock_50_i_clk_in_clk~I .operation_mode = "input";
defparam \clock_50_i_clk_in_clk~I .output_async_reset = "none";
defparam \clock_50_i_clk_in_clk~I .output_power_up = "low";
defparam \clock_50_i_clk_in_clk~I .output_register_mode = "none";
defparam \clock_50_i_clk_in_clk~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneii_clkctrl \clock_50_i_clk_in_clk~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\clock_50_i_clk_in_clk~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clock_50_i_clk_in_clk~clkctrl_outclk ));
// synopsys translate_off
defparam \clock_50_i_clk_in_clk~clkctrl .clock_type = "global clock";
defparam \clock_50_i_clk_in_clk~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N10
cycloneii_lcell_comb \cmd_xbar_mux_001|arb|top_priority_reg[0]~1 (
// Equation(s):
// \cmd_xbar_mux_001|arb|top_priority_reg[0]~1_combout  = !\cmd_xbar_mux_001|arb|grant[1]~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cmd_xbar_mux_001|arb|grant[1]~1_combout ),
	.cin(gnd),
	.combout(\cmd_xbar_mux_001|arb|top_priority_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cmd_xbar_mux_001|arb|top_priority_reg[0]~1 .lut_mask = 16'h00FF;
defparam \cmd_xbar_mux_001|arb|top_priority_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N0
cycloneii_lcell_comb \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder (
// Equation(s):
// \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .lut_mask = 16'hFFFF;
defparam \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \clock_50_i_clk_in_reset_reset_n~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clock_50_i_clk_in_reset_reset_n~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clock_50_i_clk_in_reset_reset_n));
// synopsys translate_off
defparam \clock_50_i_clk_in_reset_reset_n~I .input_async_reset = "none";
defparam \clock_50_i_clk_in_reset_reset_n~I .input_power_up = "low";
defparam \clock_50_i_clk_in_reset_reset_n~I .input_register_mode = "none";
defparam \clock_50_i_clk_in_reset_reset_n~I .input_sync_reset = "none";
defparam \clock_50_i_clk_in_reset_reset_n~I .oe_async_reset = "none";
defparam \clock_50_i_clk_in_reset_reset_n~I .oe_power_up = "low";
defparam \clock_50_i_clk_in_reset_reset_n~I .oe_register_mode = "none";
defparam \clock_50_i_clk_in_reset_reset_n~I .oe_sync_reset = "none";
defparam \clock_50_i_clk_in_reset_reset_n~I .operation_mode = "input";
defparam \clock_50_i_clk_in_reset_reset_n~I .output_async_reset = "none";
defparam \clock_50_i_clk_in_reset_reset_n~I .output_power_up = "low";
defparam \clock_50_i_clk_in_reset_reset_n~I .output_register_mode = "none";
defparam \clock_50_i_clk_in_reset_reset_n~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N16
cycloneii_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \altera_reserved_tck~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\altera_reserved_tck~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(altera_reserved_tck));
// synopsys translate_off
defparam \altera_reserved_tck~I .input_async_reset = "none";
defparam \altera_reserved_tck~I .input_power_up = "low";
defparam \altera_reserved_tck~I .input_register_mode = "none";
defparam \altera_reserved_tck~I .input_sync_reset = "none";
defparam \altera_reserved_tck~I .oe_async_reset = "none";
defparam \altera_reserved_tck~I .oe_power_up = "low";
defparam \altera_reserved_tck~I .oe_register_mode = "none";
defparam \altera_reserved_tck~I .oe_sync_reset = "none";
defparam \altera_reserved_tck~I .operation_mode = "input";
defparam \altera_reserved_tck~I .output_async_reset = "none";
defparam \altera_reserved_tck~I .output_power_up = "low";
defparam \altera_reserved_tck~I .output_register_mode = "none";
defparam \altera_reserved_tck~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \altera_reserved_tdi~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\altera_reserved_tdi~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(altera_reserved_tdi));
// synopsys translate_off
defparam \altera_reserved_tdi~I .input_async_reset = "none";
defparam \altera_reserved_tdi~I .input_power_up = "low";
defparam \altera_reserved_tdi~I .input_register_mode = "none";
defparam \altera_reserved_tdi~I .input_sync_reset = "none";
defparam \altera_reserved_tdi~I .oe_async_reset = "none";
defparam \altera_reserved_tdi~I .oe_power_up = "low";
defparam \altera_reserved_tdi~I .oe_register_mode = "none";
defparam \altera_reserved_tdi~I .oe_sync_reset = "none";
defparam \altera_reserved_tdi~I .operation_mode = "input";
defparam \altera_reserved_tdi~I .output_async_reset = "none";
defparam \altera_reserved_tdi~I .output_power_up = "low";
defparam \altera_reserved_tdi~I .output_register_mode = "none";
defparam \altera_reserved_tdi~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N16
cycloneii_lcell_comb \auto_hub|tdo~4 (
	.dataa(\auto_hub|tdo~3_combout ),
	.datab(\auto_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|tdo~regout ),
	.datad(\auto_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|tdo~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|tdo~4 .lut_mask = 16'h5574;
defparam \auto_hub|tdo~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y23_N17
cycloneii_lcell_ff \auto_hub|tdo (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|tdo~4_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|shadow_jsm|state [8]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|tdo~regout ));

// Location: LCCOMB_X28_Y23_N22
cycloneii_lcell_comb \auto_hub|tdo~_wirecell (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|tdo~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|tdo~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|tdo~_wirecell .lut_mask = 16'h0F0F;
defparam \auto_hub|tdo~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N10
cycloneii_lcell_comb \auto_hub|shadow_jsm|state~6 (
	.dataa(\auto_hub|shadow_jsm|state [5]),
	.datab(vcc),
	.datac(\auto_hub|shadow_jsm|state [6]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|shadow_jsm|state~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|shadow_jsm|state~6 .lut_mask = 16'hFAFA;
defparam \auto_hub|shadow_jsm|state~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y22_N11
cycloneii_lcell_ff \auto_hub|shadow_jsm|state[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|shadow_jsm|state~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|shadow_jsm|state [6]));

// Location: LCCOMB_X30_Y23_N26
cycloneii_lcell_comb \auto_hub|shadow_jsm|state~7 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|shadow_jsm|state [6]),
	.cin(gnd),
	.combout(\auto_hub|shadow_jsm|state~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|shadow_jsm|state~7 .lut_mask = 16'hF000;
defparam \auto_hub|shadow_jsm|state~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y23_N27
cycloneii_lcell_ff \auto_hub|shadow_jsm|state[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|shadow_jsm|state~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|shadow_jsm|state [7]));

// Location: LCCOMB_X30_Y22_N8
cycloneii_lcell_comb \auto_hub|shadow_jsm|state~4 (
	.dataa(\auto_hub|shadow_jsm|state [3]),
	.datab(vcc),
	.datac(\auto_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|shadow_jsm|state [7]),
	.cin(gnd),
	.combout(\auto_hub|shadow_jsm|state~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|shadow_jsm|state~4 .lut_mask = 16'hFFFA;
defparam \auto_hub|shadow_jsm|state~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y22_N9
cycloneii_lcell_ff \auto_hub|shadow_jsm|state[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|shadow_jsm|state~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|shadow_jsm|state [4]));

// Location: LCCOMB_X30_Y23_N16
cycloneii_lcell_comb \auto_hub|shadow_jsm|state~5 (
	.dataa(vcc),
	.datab(\auto_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|shadow_jsm|state [3]),
	.datad(\altera_internal_jtag~TMSUTAP ),
	.cin(gnd),
	.combout(\auto_hub|shadow_jsm|state~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|shadow_jsm|state~5 .lut_mask = 16'hFC00;
defparam \auto_hub|shadow_jsm|state~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y23_N17
cycloneii_lcell_ff \auto_hub|shadow_jsm|state[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|shadow_jsm|state~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|shadow_jsm|state [5]));

// Location: LCCOMB_X31_Y22_N2
cycloneii_lcell_comb \auto_hub|irf_proc~0 (
	.dataa(\auto_hub|shadow_jsm|state [7]),
	.datab(\auto_hub|shadow_jsm|state [5]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|irf_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|irf_proc~0 .lut_mask = 16'hE0E0;
defparam \auto_hub|irf_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y22_N3
cycloneii_lcell_ff \auto_hub|shadow_jsm|state[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|irf_proc~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|shadow_jsm|state [8]));

// Location: LCCOMB_X31_Y22_N4
cycloneii_lcell_comb \auto_hub|node_ena_proc~0 (
	.dataa(vcc),
	.datab(\auto_hub|shadow_jsm|state [2]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|node_ena_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|node_ena_proc~0 .lut_mask = 16'hC0C0;
defparam \auto_hub|node_ena_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y22_N5
cycloneii_lcell_ff \auto_hub|shadow_jsm|state[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|node_ena_proc~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|shadow_jsm|state [9]));

// Location: LCCOMB_X31_Y22_N22
cycloneii_lcell_comb \auto_hub|shadow_jsm|state~8 (
	.dataa(vcc),
	.datab(\auto_hub|shadow_jsm|state [9]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|shadow_jsm|state~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|shadow_jsm|state~8 .lut_mask = 16'h0C0C;
defparam \auto_hub|shadow_jsm|state~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y22_N23
cycloneii_lcell_ff \auto_hub|shadow_jsm|state[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|shadow_jsm|state~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|shadow_jsm|state [10]));

// Location: LCCOMB_X30_Y22_N4
cycloneii_lcell_comb \auto_hub|shadow_jsm|state~9 (
	.dataa(vcc),
	.datab(\auto_hub|shadow_jsm|state [14]),
	.datac(\auto_hub|shadow_jsm|state [11]),
	.datad(\auto_hub|shadow_jsm|state [10]),
	.cin(gnd),
	.combout(\auto_hub|shadow_jsm|state~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|shadow_jsm|state~9 .lut_mask = 16'hFFFC;
defparam \auto_hub|shadow_jsm|state~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y22_N5
cycloneii_lcell_ff \auto_hub|shadow_jsm|state[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|shadow_jsm|state~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|shadow_jsm|state [11]));

// Location: LCCOMB_X31_Y22_N0
cycloneii_lcell_comb \auto_hub|shadow_jsm|state~10 (
	.dataa(vcc),
	.datab(\auto_hub|shadow_jsm|state [11]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|shadow_jsm|state [10]),
	.cin(gnd),
	.combout(\auto_hub|shadow_jsm|state~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|shadow_jsm|state~10 .lut_mask = 16'hF0C0;
defparam \auto_hub|shadow_jsm|state~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y22_N1
cycloneii_lcell_ff \auto_hub|shadow_jsm|state[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|shadow_jsm|state~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|shadow_jsm|state [12]));

// Location: LCCOMB_X30_Y22_N6
cycloneii_lcell_comb \auto_hub|shadow_jsm|state~11 (
	.dataa(vcc),
	.datab(\auto_hub|shadow_jsm|state [12]),
	.datac(\auto_hub|shadow_jsm|state [13]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|shadow_jsm|state~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|shadow_jsm|state~11 .lut_mask = 16'hFCFC;
defparam \auto_hub|shadow_jsm|state~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y22_N7
cycloneii_lcell_ff \auto_hub|shadow_jsm|state[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|shadow_jsm|state~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|shadow_jsm|state [13]));

// Location: LCCOMB_X30_Y23_N12
cycloneii_lcell_comb \auto_hub|shadow_jsm|state~12 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|shadow_jsm|state [13]),
	.cin(gnd),
	.combout(\auto_hub|shadow_jsm|state~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|shadow_jsm|state~12 .lut_mask = 16'hF000;
defparam \auto_hub|shadow_jsm|state~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y23_N13
cycloneii_lcell_ff \auto_hub|shadow_jsm|state[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|shadow_jsm|state~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|shadow_jsm|state [14]));

// Location: LCCOMB_X31_Y22_N18
cycloneii_lcell_comb \auto_hub|virtual_ir_dr_scan_proc~0 (
	.dataa(vcc),
	.datab(\auto_hub|shadow_jsm|state [14]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|shadow_jsm|state [12]),
	.cin(gnd),
	.combout(\auto_hub|virtual_ir_dr_scan_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|virtual_ir_dr_scan_proc~0 .lut_mask = 16'hF0C0;
defparam \auto_hub|virtual_ir_dr_scan_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y22_N19
cycloneii_lcell_ff \auto_hub|shadow_jsm|state[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|virtual_ir_dr_scan_proc~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|shadow_jsm|state [15]));

// Location: LCCOMB_X31_Y22_N14
cycloneii_lcell_comb \auto_hub|shadow_jsm|state~2 (
	.dataa(\auto_hub|shadow_jsm|state [1]),
	.datab(\auto_hub|shadow_jsm|state [8]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|shadow_jsm|state [15]),
	.cin(gnd),
	.combout(\auto_hub|shadow_jsm|state~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|shadow_jsm|state~2 .lut_mask = 16'hF0E0;
defparam \auto_hub|shadow_jsm|state~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y22_N15
cycloneii_lcell_ff \auto_hub|shadow_jsm|state[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|shadow_jsm|state~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|shadow_jsm|state [2]));

// Location: LCCOMB_X31_Y22_N24
cycloneii_lcell_comb \auto_hub|shadow_jsm|state~3 (
	.dataa(vcc),
	.datab(\auto_hub|shadow_jsm|state [2]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|shadow_jsm|state~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|shadow_jsm|state~3 .lut_mask = 16'h0C0C;
defparam \auto_hub|shadow_jsm|state~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y22_N25
cycloneii_lcell_ff \auto_hub|shadow_jsm|state[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|shadow_jsm|state~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|shadow_jsm|state [3]));

// Location: LCCOMB_X29_Y23_N24
cycloneii_lcell_comb \auto_hub|irsr_reg[4]~15 (
	.dataa(\~GND~combout ),
	.datab(\auto_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|irsr_reg[2]~7_combout ),
	.datad(\~GND~combout ),
	.cin(gnd),
	.combout(\auto_hub|irsr_reg[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|irsr_reg[4]~15 .lut_mask = 16'h8C80;
defparam \auto_hub|irsr_reg[4]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N26
cycloneii_lcell_comb \auto_hub|shadow_jsm|tms_cnt~2 (
	.dataa(\auto_hub|shadow_jsm|tms_cnt [0]),
	.datab(vcc),
	.datac(\auto_hub|shadow_jsm|tms_cnt [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|shadow_jsm|tms_cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|shadow_jsm|tms_cnt~2 .lut_mask = 16'h5A5A;
defparam \auto_hub|shadow_jsm|tms_cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y22_N27
cycloneii_lcell_ff \auto_hub|shadow_jsm|tms_cnt[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|shadow_jsm|tms_cnt~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|shadow_jsm|tms_cnt [1]));

// Location: LCCOMB_X31_Y22_N8
cycloneii_lcell_comb \auto_hub|shadow_jsm|tms_cnt~0 (
	.dataa(\auto_hub|shadow_jsm|tms_cnt [0]),
	.datab(vcc),
	.datac(\auto_hub|shadow_jsm|tms_cnt [2]),
	.datad(\auto_hub|shadow_jsm|tms_cnt [1]),
	.cin(gnd),
	.combout(\auto_hub|shadow_jsm|tms_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|shadow_jsm|tms_cnt~0 .lut_mask = 16'h5AF0;
defparam \auto_hub|shadow_jsm|tms_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y22_N9
cycloneii_lcell_ff \auto_hub|shadow_jsm|tms_cnt[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|shadow_jsm|tms_cnt~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|shadow_jsm|tms_cnt [2]));

// Location: LCCOMB_X31_Y22_N28
cycloneii_lcell_comb \auto_hub|shadow_jsm|state~0 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(\auto_hub|shadow_jsm|state [9]),
	.datac(\auto_hub|shadow_jsm|state [0]),
	.datad(\auto_hub|shadow_jsm|tms_cnt [2]),
	.cin(gnd),
	.combout(\auto_hub|shadow_jsm|state~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|shadow_jsm|state~0 .lut_mask = 16'h5575;
defparam \auto_hub|shadow_jsm|state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y22_N29
cycloneii_lcell_ff \auto_hub|shadow_jsm|state[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|shadow_jsm|state~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|shadow_jsm|state [0]));

// Location: CLKCTRL_G10
cycloneii_clkctrl \auto_hub|shadow_jsm|state[0]~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\auto_hub|shadow_jsm|state [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\auto_hub|shadow_jsm|state[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \auto_hub|shadow_jsm|state[0]~clkctrl .clock_type = "global clock";
defparam \auto_hub|shadow_jsm|state[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCFF_X32_Y22_N13
cycloneii_lcell_ff \auto_hub|jtag_ir_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\altera_internal_jtag~TDIUTAP ),
	.aclr(!\auto_hub|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_ir_reg [9]));

// Location: LCFF_X32_Y22_N23
cycloneii_lcell_ff \auto_hub|jtag_ir_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_hub|jtag_ir_reg [9]),
	.aclr(!\auto_hub|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_ir_reg [8]));

// Location: LCFF_X32_Y22_N9
cycloneii_lcell_ff \auto_hub|jtag_ir_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_hub|jtag_ir_reg [8]),
	.aclr(!\auto_hub|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_ir_reg [7]));

// Location: LCFF_X32_Y22_N19
cycloneii_lcell_ff \auto_hub|jtag_ir_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_hub|jtag_ir_reg [7]),
	.aclr(!\auto_hub|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_ir_reg [6]));

// Location: LCCOMB_X32_Y22_N24
cycloneii_lcell_comb \auto_hub|jtag_ir_reg[5]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_ir_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|jtag_ir_reg[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_ir_reg[5]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_ir_reg[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y22_N25
cycloneii_lcell_ff \auto_hub|jtag_ir_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_ir_reg[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\auto_hub|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_ir_reg [5]));

// Location: LCFF_X32_Y22_N27
cycloneii_lcell_ff \auto_hub|jtag_ir_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_hub|jtag_ir_reg [5]),
	.aclr(!\auto_hub|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_ir_reg [4]));

// Location: LCFF_X32_Y22_N5
cycloneii_lcell_ff \auto_hub|jtag_ir_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_hub|jtag_ir_reg [4]),
	.aclr(!\auto_hub|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_ir_reg [3]));

// Location: LCFF_X32_Y22_N7
cycloneii_lcell_ff \auto_hub|jtag_ir_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_hub|jtag_ir_reg [3]),
	.aclr(!\auto_hub|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_ir_reg [2]));

// Location: LCCOMB_X32_Y22_N10
cycloneii_lcell_comb \auto_hub|jtag_ir_reg[1]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_ir_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_ir_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_ir_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_ir_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y22_N11
cycloneii_lcell_ff \auto_hub|jtag_ir_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_ir_reg[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\auto_hub|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_ir_reg [1]));

// Location: LCCOMB_X32_Y22_N20
cycloneii_lcell_comb \auto_hub|jtag_ir_reg[0]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_ir_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_ir_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_ir_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_ir_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y22_N21
cycloneii_lcell_ff \auto_hub|jtag_ir_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_ir_reg[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\auto_hub|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_ir_reg [0]));

// Location: LCCOMB_X32_Y22_N4
cycloneii_lcell_comb \auto_hub|Equal0~1 (
	.dataa(\auto_hub|jtag_ir_reg [5]),
	.datab(\auto_hub|jtag_ir_reg [4]),
	.datac(\auto_hub|jtag_ir_reg [3]),
	.datad(\auto_hub|jtag_ir_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|Equal0~1 .lut_mask = 16'h1000;
defparam \auto_hub|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N12
cycloneii_lcell_comb \auto_hub|Equal0~0 (
	.dataa(\auto_hub|jtag_ir_reg [8]),
	.datab(\auto_hub|jtag_ir_reg [7]),
	.datac(\auto_hub|jtag_ir_reg [9]),
	.datad(\auto_hub|jtag_ir_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|Equal0~0 .lut_mask = 16'h0001;
defparam \auto_hub|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N16
cycloneii_lcell_comb \auto_hub|Equal1~0 (
	.dataa(\auto_hub|jtag_ir_reg [1]),
	.datab(\auto_hub|jtag_ir_reg [0]),
	.datac(\auto_hub|Equal0~1_combout ),
	.datad(\auto_hub|Equal0~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|Equal1~0 .lut_mask = 16'h2000;
defparam \auto_hub|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y22_N17
cycloneii_lcell_ff \auto_hub|virtual_ir_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|Equal1~0_combout ),
	.sdata(gnd),
	.aclr(!\auto_hub|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|virtual_ir_scan_reg~regout ));

// Location: LCCOMB_X29_Y23_N14
cycloneii_lcell_comb \auto_hub|irsr_reg[2]~4 (
	.dataa(\auto_hub|shadow_jsm|state [4]),
	.datab(vcc),
	.datac(\auto_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|virtual_ir_scan_reg~regout ),
	.cin(gnd),
	.combout(\auto_hub|irsr_reg[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|irsr_reg[2]~4 .lut_mask = 16'h0A00;
defparam \auto_hub|irsr_reg[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N18
cycloneii_lcell_comb \auto_hub|irsr_reg[5]~6 (
	.dataa(\auto_hub|irsr_reg [6]),
	.datab(vcc),
	.datac(\auto_hub|irsr_reg [5]),
	.datad(\auto_hub|irsr_reg[2]~4_combout ),
	.cin(gnd),
	.combout(\auto_hub|irsr_reg[5]~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|irsr_reg[5]~6 .lut_mask = 16'hAAF0;
defparam \auto_hub|irsr_reg[5]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N14
cycloneii_lcell_comb \auto_hub|shadow_jsm|state~1 (
	.dataa(\auto_hub|shadow_jsm|state [0]),
	.datab(\auto_hub|shadow_jsm|state [15]),
	.datac(\auto_hub|shadow_jsm|state [1]),
	.datad(\auto_hub|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\auto_hub|shadow_jsm|state~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|shadow_jsm|state~1 .lut_mask = 16'hFFFD;
defparam \auto_hub|shadow_jsm|state~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y22_N15
cycloneii_lcell_ff \auto_hub|shadow_jsm|state[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|shadow_jsm|state~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|shadow_jsm|state [1]));

// Location: LCCOMB_X30_Y23_N2
cycloneii_lcell_comb \auto_hub|irsr_reg~11 (
	.dataa(\~GND~combout ),
	.datab(\~GND~combout ),
	.datac(vcc),
	.datad(\auto_hub|irsr_reg[2]~7_combout ),
	.cin(gnd),
	.combout(\auto_hub|irsr_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|irsr_reg~11 .lut_mask = 16'hCCAA;
defparam \auto_hub|irsr_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N22
cycloneii_lcell_comb \auto_hub|irsr_reg~13 (
	.dataa(\~GND~combout ),
	.datab(\~GND~combout ),
	.datac(vcc),
	.datad(\auto_hub|irsr_reg[2]~7_combout ),
	.cin(gnd),
	.combout(\auto_hub|irsr_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|irsr_reg~13 .lut_mask = 16'hAACC;
defparam \auto_hub|irsr_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y23_N23
cycloneii_lcell_ff \auto_hub|irsr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|irsr_reg~13_combout ),
	.sdata(\auto_hub|irsr_reg [4]),
	.aclr(\auto_hub|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\auto_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|irsr_reg[2]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|irsr_reg [3]));

// Location: LCFF_X30_Y23_N3
cycloneii_lcell_ff \auto_hub|irsr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|irsr_reg~11_combout ),
	.sdata(\auto_hub|irsr_reg [3]),
	.aclr(\auto_hub|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\auto_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|irsr_reg[2]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|irsr_reg [2]));

// Location: LCCOMB_X28_Y23_N0
cycloneii_lcell_comb \auto_hub|Equal3~1 (
	.dataa(vcc),
	.datab(\auto_hub|irsr_reg [1]),
	.datac(\auto_hub|irsr_reg [2]),
	.datad(\auto_hub|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|Equal3~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|Equal3~1 .lut_mask = 16'h0C00;
defparam \auto_hub|Equal3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N4
cycloneii_lcell_comb \auto_hub|Equal3~0 (
	.dataa(vcc),
	.datab(\auto_hub|irsr_reg [1]),
	.datac(\auto_hub|irsr_reg [2]),
	.datad(\auto_hub|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|Equal3~0 .lut_mask = 16'h0003;
defparam \auto_hub|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N18
cycloneii_lcell_comb \auto_hub|irsr_reg[6]~2 (
	.dataa(\~GND~combout ),
	.datab(\~GND~combout ),
	.datac(\auto_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|virtual_ir_scan_reg~regout ),
	.cin(gnd),
	.combout(\auto_hub|irsr_reg[6]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|irsr_reg[6]~2 .lut_mask = 16'hE000;
defparam \auto_hub|irsr_reg[6]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N24
cycloneii_lcell_comb \auto_hub|irsr_reg[6]~5 (
	.dataa(\auto_hub|irsr_reg[6]~3_combout ),
	.datab(\auto_hub|irsr_reg[6]~2_combout ),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\auto_hub|irsr_reg[2]~4_combout ),
	.cin(gnd),
	.combout(\auto_hub|irsr_reg[6]~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|irsr_reg[6]~5 .lut_mask = 16'hFEEE;
defparam \auto_hub|irsr_reg[6]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y23_N25
cycloneii_lcell_ff \auto_hub|irsr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|irsr_reg[6]~5_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|irsr_reg [6]));

// Location: LCCOMB_X28_Y23_N18
cycloneii_lcell_comb \auto_hub|Equal9~0 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|irsr_reg [6]),
	.datad(\auto_hub|irsr_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|Equal9~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|Equal9~0 .lut_mask = 16'hFFF0;
defparam \auto_hub|Equal9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N2
cycloneii_lcell_comb \auto_hub|hub_mode_reg[1]~1 (
	.dataa(\auto_hub|reset_ena_reg_proc~0_combout ),
	.datab(\auto_hub|Equal3~1_combout ),
	.datac(\auto_hub|Equal3~0_combout ),
	.datad(\auto_hub|Equal9~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|hub_mode_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|hub_mode_reg[1]~1 .lut_mask = 16'h0002;
defparam \auto_hub|hub_mode_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N14
cycloneii_lcell_comb \auto_hub|hub_mode_reg[1]~3 (
	.dataa(\auto_hub|hub_mode_reg[1]~0_combout ),
	.datab(\auto_hub|hub_mode_reg[1]~1_combout ),
	.datac(\auto_hub|hub_mode_reg [1]),
	.datad(\auto_hub|hub_mode_reg[2]~2_combout ),
	.cin(gnd),
	.combout(\auto_hub|hub_mode_reg[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|hub_mode_reg[1]~3 .lut_mask = 16'hF8B8;
defparam \auto_hub|hub_mode_reg[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y23_N15
cycloneii_lcell_ff \auto_hub|hub_mode_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|hub_mode_reg[1]~3_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|hub_mode_reg [1]));

// Location: LCCOMB_X31_Y23_N26
cycloneii_lcell_comb \auto_hub|shadow_irf_reg~7 (
	.dataa(\auto_hub|irsr_reg [0]),
	.datab(\auto_hub|irf_reg[2][0]~regout ),
	.datac(vcc),
	.datad(\auto_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|shadow_irf_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|shadow_irf_reg~7 .lut_mask = 16'hCCAA;
defparam \auto_hub|shadow_irf_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N22
cycloneii_lcell_comb \auto_hub|irf_reg[2][0]~11 (
	.dataa(vcc),
	.datab(\auto_hub|irsr_reg [5]),
	.datac(vcc),
	.datad(\auto_hub|irsr_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|irf_reg[2][0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|irf_reg[2][0]~11 .lut_mask = 16'h3300;
defparam \auto_hub|irf_reg[2][0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N28
cycloneii_lcell_comb \auto_hub|shadow_irf_reg[2][3]~8 (
	.dataa(\auto_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|irf_reg[2][0]~11_combout ),
	.datac(\auto_hub|hub_mode_reg [1]),
	.datad(\auto_hub|irf_proc~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|shadow_irf_reg[2][3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|shadow_irf_reg[2][3]~8 .lut_mask = 16'h1555;
defparam \auto_hub|shadow_irf_reg[2][3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N14
cycloneii_lcell_comb \auto_hub|shadow_irf_reg[2][0]~9 (
	.dataa(\auto_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|shadow_irf_reg[2][3]~8_combout ),
	.datac(\auto_hub|virtual_ir_scan_reg~regout ),
	.datad(\auto_hub|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|shadow_irf_reg[2][0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|shadow_irf_reg[2][0]~9 .lut_mask = 16'h1030;
defparam \auto_hub|shadow_irf_reg[2][0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y23_N27
cycloneii_lcell_ff \auto_hub|shadow_irf_reg[2][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|shadow_irf_reg~7_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|shadow_irf_reg[2][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|shadow_irf_reg[2][0]~regout ));

// Location: LCCOMB_X31_Y23_N0
cycloneii_lcell_comb \auto_hub|irf_reg~10 (
	.dataa(\auto_hub|irsr_reg [0]),
	.datab(vcc),
	.datac(\auto_hub|hub_mode_reg [1]),
	.datad(\auto_hub|shadow_irf_reg[2][0]~regout ),
	.cin(gnd),
	.combout(\auto_hub|irf_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|irf_reg~10 .lut_mask = 16'hFA0A;
defparam \auto_hub|irf_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N8
cycloneii_lcell_comb \auto_hub|irf_reg[1][0]~2 (
	.dataa(\auto_hub|irf_reg[1][0]~1_combout ),
	.datab(\auto_hub|irf_proc~0_combout ),
	.datac(\auto_hub|virtual_ir_scan_reg~regout ),
	.datad(\auto_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|irf_reg[1][0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|irf_reg[1][0]~2 .lut_mask = 16'h0080;
defparam \auto_hub|irf_reg[1][0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N4
cycloneii_lcell_comb \auto_hub|irf_reg[2][0]~12 (
	.dataa(\auto_hub|irf_reg[1][0]~3_combout ),
	.datab(\auto_hub|irf_reg[1][0]~2_combout ),
	.datac(\auto_hub|hub_mode_reg [1]),
	.datad(\auto_hub|irf_reg[2][0]~11_combout ),
	.cin(gnd),
	.combout(\auto_hub|irf_reg[2][0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|irf_reg[2][0]~12 .lut_mask = 16'h8C88;
defparam \auto_hub|irf_reg[2][0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y23_N1
cycloneii_lcell_ff \auto_hub|irf_reg[2][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|irf_reg~10_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irf_reg[2][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|irf_reg[2][0]~regout ));

// Location: LCCOMB_X30_Y23_N8
cycloneii_lcell_comb \auto_hub|irsr_reg~8 (
	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|ir_out [0]),
	.datab(\auto_hub|irsr_reg[2]~7_combout ),
	.datac(vcc),
	.datad(\auto_hub|irf_reg[2][0]~regout ),
	.cin(gnd),
	.combout(\auto_hub|irsr_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|irsr_reg~8 .lut_mask = 16'hEE22;
defparam \auto_hub|irsr_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y23_N9
cycloneii_lcell_ff \auto_hub|irsr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|irsr_reg~8_combout ),
	.sdata(\auto_hub|irsr_reg [1]),
	.aclr(\auto_hub|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\auto_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|irsr_reg[2]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|irsr_reg [0]));

// Location: LCCOMB_X28_Y23_N28
cycloneii_lcell_comb \auto_hub|hub_mode_reg[2]~2 (
	.dataa(vcc),
	.datab(\auto_hub|irsr_reg [1]),
	.datac(\auto_hub|irsr_reg [2]),
	.datad(\auto_hub|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|hub_mode_reg[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|hub_mode_reg[2]~2 .lut_mask = 16'hC000;
defparam \auto_hub|hub_mode_reg[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N26
cycloneii_lcell_comb \auto_hub|hub_mode_reg[2]~4 (
	.dataa(\auto_hub|hub_mode_reg [1]),
	.datab(\auto_hub|irsr_reg [5]),
	.datac(vcc),
	.datad(\auto_hub|irsr_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|hub_mode_reg[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|hub_mode_reg[2]~4 .lut_mask = 16'h0011;
defparam \auto_hub|hub_mode_reg[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N8
cycloneii_lcell_comb \auto_hub|hub_mode_reg[2]~5 (
	.dataa(\auto_hub|reset_ena_reg~regout ),
	.datab(\auto_hub|hub_mode_reg[2]~2_combout ),
	.datac(\auto_hub|hub_mode_reg [2]),
	.datad(\auto_hub|hub_mode_reg[2]~4_combout ),
	.cin(gnd),
	.combout(\auto_hub|hub_mode_reg[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|hub_mode_reg[2]~5 .lut_mask = 16'hD850;
defparam \auto_hub|hub_mode_reg[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y23_N9
cycloneii_lcell_ff \auto_hub|hub_mode_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|hub_mode_reg[2]~5_combout ),
	.sdata(gnd),
	.aclr(!\auto_hub|virtual_ir_scan_reg~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|hub_mode_reg [2]));

// Location: LCCOMB_X29_Y23_N0
cycloneii_lcell_comb \auto_hub|clr_reg_proc~0 (
	.dataa(vcc),
	.datab(\auto_hub|shadow_jsm|state [1]),
	.datac(\auto_hub|hub_mode_reg [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|clr_reg_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|clr_reg_proc~0 .lut_mask = 16'hC0C0;
defparam \auto_hub|clr_reg_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y23_N1
cycloneii_lcell_ff \auto_hub|clr_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|clr_reg_proc~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|clr_reg~regout ));

// Location: CLKCTRL_G11
cycloneii_clkctrl \auto_hub|clr_reg~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\auto_hub|clr_reg~regout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\auto_hub|clr_reg~clkctrl_outclk ));
// synopsys translate_off
defparam \auto_hub|clr_reg~clkctrl .clock_type = "global clock";
defparam \auto_hub|clr_reg~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCFF_X30_Y23_N19
cycloneii_lcell_ff \auto_hub|irsr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|irsr_reg[5]~6_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|irsr_reg [5]));

// Location: LCCOMB_X28_Y23_N12
cycloneii_lcell_comb \auto_hub|hub_mode_reg[0]~6 (
	.dataa(\auto_hub|reset_ena_reg_proc~0_combout ),
	.datab(\auto_hub|Equal3~1_combout ),
	.datac(\auto_hub|hub_mode_reg [0]),
	.datad(\auto_hub|Equal9~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|hub_mode_reg[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|hub_mode_reg[0]~6 .lut_mask = 16'h50D8;
defparam \auto_hub|hub_mode_reg[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y23_N13
cycloneii_lcell_ff \auto_hub|hub_mode_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|hub_mode_reg[0]~6_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|hub_mode_reg [0]));

// Location: LCCOMB_X29_Y23_N4
cycloneii_lcell_comb \auto_hub|irsr_reg[2]~10 (
	.dataa(\auto_hub|irsr_reg[2]~9_combout ),
	.datab(\auto_hub|irsr_reg [5]),
	.datac(\auto_hub|irsr_reg [6]),
	.datad(\auto_hub|hub_mode_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|irsr_reg[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|irsr_reg[2]~10 .lut_mask = 16'hAAFC;
defparam \auto_hub|irsr_reg[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N28
cycloneii_lcell_comb \auto_hub|irsr_reg[2]~17 (
	.dataa(\auto_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|irsr_reg[2]~10_combout ),
	.datac(\auto_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|virtual_ir_scan_reg~regout ),
	.cin(gnd),
	.combout(\auto_hub|irsr_reg[2]~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|irsr_reg[2]~17 .lut_mask = 16'hCA00;
defparam \auto_hub|irsr_reg[2]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N4
cycloneii_lcell_comb \auto_hub|irsr_reg[4]~16 (
	.dataa(\auto_hub|irsr_reg[4]~14_combout ),
	.datab(\auto_hub|irsr_reg[4]~15_combout ),
	.datac(\auto_hub|irsr_reg [4]),
	.datad(\auto_hub|irsr_reg[2]~17_combout ),
	.cin(gnd),
	.combout(\auto_hub|irsr_reg[4]~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|irsr_reg[4]~16 .lut_mask = 16'hEEF0;
defparam \auto_hub|irsr_reg[4]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y23_N5
cycloneii_lcell_ff \auto_hub|irsr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|irsr_reg[4]~16_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|irsr_reg [4]));

// Location: LCCOMB_X29_Y23_N16
cycloneii_lcell_comb \auto_hub|irsr_reg[2]~7 (
	.dataa(\auto_hub|hub_mode_reg [0]),
	.datab(vcc),
	.datac(\auto_hub|irsr_reg [4]),
	.datad(\auto_hub|irsr_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|irsr_reg[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|irsr_reg[2]~7 .lut_mask = 16'hF5A0;
defparam \auto_hub|irsr_reg[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N20
cycloneii_lcell_comb \auto_hub|irsr_reg~12 (
	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|ir_out [1]),
	.datab(\~GND~combout ),
	.datac(vcc),
	.datad(\auto_hub|irsr_reg[2]~7_combout ),
	.cin(gnd),
	.combout(\auto_hub|irsr_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|irsr_reg~12 .lut_mask = 16'hCCAA;
defparam \auto_hub|irsr_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y23_N21
cycloneii_lcell_ff \auto_hub|irsr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|irsr_reg~12_combout ),
	.sdata(\auto_hub|irsr_reg [2]),
	.aclr(\auto_hub|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\auto_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|irsr_reg[2]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|irsr_reg [1]));

// Location: LCCOMB_X32_Y23_N28
cycloneii_lcell_comb \auto_hub|shadow_irf_reg~3 (
	.dataa(\auto_hub|shadow_jsm|state [3]),
	.datab(vcc),
	.datac(\auto_hub|irsr_reg [1]),
	.datad(\auto_hub|irf_reg[1][1]~regout ),
	.cin(gnd),
	.combout(\auto_hub|shadow_irf_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|shadow_irf_reg~3 .lut_mask = 16'hFA50;
defparam \auto_hub|shadow_irf_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N24
cycloneii_lcell_comb \auto_hub|shadow_irf_reg[1][2]~1 (
	.dataa(\auto_hub|irf_reg[1][0]~4_combout ),
	.datab(\auto_hub|irf_proc~0_combout ),
	.datac(\auto_hub|hub_mode_reg [1]),
	.datad(\auto_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|shadow_irf_reg[1][2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|shadow_irf_reg[1][2]~1 .lut_mask = 16'h007F;
defparam \auto_hub|shadow_irf_reg[1][2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N18
cycloneii_lcell_comb \auto_hub|shadow_irf_reg[1][0]~2 (
	.dataa(\auto_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|virtual_ir_scan_reg~regout ),
	.datac(\auto_hub|shadow_irf_reg[1][2]~1_combout ),
	.datad(\auto_hub|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|shadow_irf_reg[1][0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|shadow_irf_reg[1][0]~2 .lut_mask = 16'h040C;
defparam \auto_hub|shadow_irf_reg[1][0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y23_N29
cycloneii_lcell_ff \auto_hub|shadow_irf_reg[1][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|shadow_irf_reg~3_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|shadow_irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|shadow_irf_reg[1][1]~regout ));

// Location: LCCOMB_X32_Y23_N26
cycloneii_lcell_comb \auto_hub|irf_reg~6 (
	.dataa(\auto_hub|hub_mode_reg [1]),
	.datab(vcc),
	.datac(\auto_hub|irsr_reg [1]),
	.datad(\auto_hub|shadow_irf_reg[1][1]~regout ),
	.cin(gnd),
	.combout(\auto_hub|irf_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|irf_reg~6 .lut_mask = 16'hFA50;
defparam \auto_hub|irf_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N12
cycloneii_lcell_comb \auto_hub|irf_reg[1][0]~4 (
	.dataa(vcc),
	.datab(\auto_hub|irsr_reg [5]),
	.datac(vcc),
	.datad(\auto_hub|irsr_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|irf_reg[1][0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|irf_reg[1][0]~4 .lut_mask = 16'h00CC;
defparam \auto_hub|irf_reg[1][0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N16
cycloneii_lcell_comb \auto_hub|irf_reg[1][0]~5 (
	.dataa(\auto_hub|irf_reg[1][0]~3_combout ),
	.datab(\auto_hub|irf_reg[1][0]~2_combout ),
	.datac(\auto_hub|irf_reg[1][0]~4_combout ),
	.datad(\auto_hub|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|irf_reg[1][0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|irf_reg[1][0]~5 .lut_mask = 16'h88C8;
defparam \auto_hub|irf_reg[1][0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y23_N27
cycloneii_lcell_ff \auto_hub|irf_reg[1][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|irf_reg~6_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irf_reg[1][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|irf_reg[1][1]~regout ));

// Location: LCCOMB_X30_Y23_N14
cycloneii_lcell_comb \auto_hub|node_ena_proc~1 (
	.dataa(vcc),
	.datab(\auto_hub|shadow_jsm|state [4]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|node_ena_proc~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|node_ena_proc~1 .lut_mask = 16'hC0C0;
defparam \auto_hub|node_ena_proc~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N12
cycloneii_lcell_comb \auto_hub|node_ena~0 (
	.dataa(\auto_hub|node_ena_proc~1_combout ),
	.datab(\auto_hub|irf_reg[1][0]~4_combout ),
	.datac(\auto_hub|hub_mode_reg [1]),
	.datad(\auto_hub|node_ena_proc~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|node_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|node_ena~0 .lut_mask = 16'hFFF1;
defparam \auto_hub|node_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N0
cycloneii_lcell_comb \auto_hub|node_ena~1 (
	.dataa(\auto_hub|irsr_reg [6]),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\auto_hub|node_ena_proc~1_combout ),
	.datad(\auto_hub|node_ena~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|node_ena~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|node_ena~1 .lut_mask = 16'h002F;
defparam \auto_hub|node_ena~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N16
cycloneii_lcell_comb \auto_hub|node_ena~3 (
	.dataa(\auto_hub|node_ena~2_combout ),
	.datab(\auto_hub|shadow_jsm|state [15]),
	.datac(\auto_hub|node_ena_proc~0_combout ),
	.datad(\auto_hub|virtual_ir_scan_reg~regout ),
	.cin(gnd),
	.combout(\auto_hub|node_ena~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|node_ena~3 .lut_mask = 16'hFEF8;
defparam \auto_hub|node_ena~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y21_N1
cycloneii_lcell_ff \auto_hub|node_ena[1]~reg0 (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|node_ena~1_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|node_ena~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|node_ena[1]~reg0_regout ));

// Location: LCCOMB_X29_Y22_N10
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout  = ((\auto_hub|virtual_ir_scan_reg~regout ) # (!\auto_hub|shadow_jsm|state [4])) # 
// (!\auto_hub|node_ena[1]~reg0_regout )

	.dataa(vcc),
	.datab(\auto_hub|node_ena[1]~reg0_regout ),
	.datac(\auto_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|virtual_ir_scan_reg~regout ),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0 .lut_mask = 16'hFF3F;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y22_N0
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~19 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~19_combout  = ((\auto_hub|irf_reg[1][0]~regout  & !\auto_hub|irf_reg[1][1]~regout )) # 
// (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout )

	.dataa(\auto_hub|irf_reg[1][0]~regout ),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.datac(\auto_hub|irf_reg[1][1]~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~19 .lut_mask = 16'h3B3B;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N2
cycloneii_lcell_comb \auto_hub|shadow_irf_reg~0 (
	.dataa(\auto_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|irsr_reg [0]),
	.datac(\auto_hub|irf_reg[1][0]~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|shadow_irf_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|shadow_irf_reg~0 .lut_mask = 16'hE4E4;
defparam \auto_hub|shadow_irf_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y23_N3
cycloneii_lcell_ff \auto_hub|shadow_irf_reg[1][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|shadow_irf_reg~0_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|shadow_irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|shadow_irf_reg[1][0]~regout ));

// Location: LCCOMB_X32_Y23_N16
cycloneii_lcell_comb \auto_hub|irf_reg~0 (
	.dataa(\auto_hub|hub_mode_reg [1]),
	.datab(vcc),
	.datac(\auto_hub|irsr_reg [0]),
	.datad(\auto_hub|shadow_irf_reg[1][0]~regout ),
	.cin(gnd),
	.combout(\auto_hub|irf_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|irf_reg~0 .lut_mask = 16'hFA50;
defparam \auto_hub|irf_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y23_N17
cycloneii_lcell_ff \auto_hub|irf_reg[1][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|irf_reg~0_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|irf_reg[1][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|irf_reg[1][0]~regout ));

// Location: LCCOMB_X30_Y22_N0
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_uir~0 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_uir~0_combout  = (\auto_hub|shadow_jsm|state [8] & (\auto_hub|node_ena[1]~reg0_regout  & 
// \auto_hub|virtual_ir_scan_reg~regout ))

	.dataa(\auto_hub|shadow_jsm|state [8]),
	.datab(vcc),
	.datac(\auto_hub|node_ena[1]~reg0_regout ),
	.datad(\auto_hub|virtual_ir_scan_reg~regout ),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_uir~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_uir~0 .lut_mask = 16'hA000;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_uir~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y22_N1
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1 (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_uir~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1~regout ));

// Location: LCCOMB_X30_Y22_N30
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder_combout  = 
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1~regout ),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder .lut_mask = 16'hFF00;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y22_N31
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg [0]));

// Location: LCCOMB_X30_Y22_N24
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|sync2_uir~feeder (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|sync2_uir~feeder_combout  = 
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg [0]),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|sync2_uir~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|sync2_uir~feeder .lut_mask = 16'hFF00;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|sync2_uir~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y22_N25
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|sync2_uir (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|sync2_uir~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|sync2_uir~regout ));

// Location: LCCOMB_X30_Y22_N16
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jxuir~0 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jxuir~0_combout  = 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg [0] & 
// !\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|sync2_uir~regout )

	.dataa(vcc),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg [0]),
	.datac(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|sync2_uir~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jxuir~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jxuir~0 .lut_mask = 16'h0C0C;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jxuir~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y22_N17
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jxuir (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jxuir~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jxuir~regout ));

// Location: LCFF_X46_Y21_N27
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|ir[0] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_hub|irf_reg[1][0]~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jxuir~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|ir [0]));

// Location: LCFF_X46_Y21_N17
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|ir[1] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_hub|irf_reg[1][1]~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jxuir~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|ir [1]));

// Location: LCCOMB_X30_Y22_N18
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_udr~0 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_udr~0_combout  = (\auto_hub|shadow_jsm|state [8] & (\auto_hub|node_ena[1]~reg0_regout  & 
// !\auto_hub|virtual_ir_scan_reg~regout ))

	.dataa(\auto_hub|shadow_jsm|state [8]),
	.datab(vcc),
	.datac(\auto_hub|node_ena[1]~reg0_regout ),
	.datad(\auto_hub|virtual_ir_scan_reg~regout ),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_udr~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_udr~0 .lut_mask = 16'h00A0;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_udr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y22_N19
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer2|din_s1 (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_udr~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer2|din_s1~regout ));

// Location: LCCOMB_X30_Y22_N2
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer2|dreg[0]~feeder (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer2|dreg[0]~feeder_combout  = 
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer2|din_s1~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer2|din_s1~regout ),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer2|dreg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer2|dreg[0]~feeder .lut_mask = 16'hFF00;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer2|dreg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y22_N3
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer2|dreg[0] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer2|dreg[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer2|dreg [0]));

// Location: LCCOMB_X30_Y22_N22
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~0 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~0_combout  = 
// (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|sync2_udr~regout  & 
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer2|dreg [0])

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|sync2_udr~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|the_altera_std_synchronizer2|dreg [0]),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~0 .lut_mask = 16'h5500;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y22_N23
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout ));

// Location: LCFF_X48_Y21_N27
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|enable_action_strobe (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|enable_action_strobe~regout ));

// Location: LCCOMB_X46_Y21_N16
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout  = 
// (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|ir [0] & 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|ir [1] & 
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|enable_action_strobe~regout ))

	.dataa(vcc),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|ir [0]),
	.datac(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|ir [1]),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|enable_action_strobe~regout ),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0 .lut_mask = 16'h3000;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N12
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~28 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~28_combout  = (\auto_hub|node_ena[1]~reg0_regout  & (\auto_hub|shadow_jsm|state [4] & (\altera_internal_jtag~TDIUTAP  & 
// !\auto_hub|virtual_ir_scan_reg~regout )))

	.dataa(\auto_hub|node_ena[1]~reg0_regout ),
	.datab(\auto_hub|shadow_jsm|state [4]),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\auto_hub|virtual_ir_scan_reg~regout ),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~28_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~28 .lut_mask = 16'h0080;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N16
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_cdr (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_cdr~combout  = ((\auto_hub|virtual_ir_scan_reg~regout ) # (!\auto_hub|shadow_jsm|state [3])) # 
// (!\auto_hub|node_ena[1]~reg0_regout )

	.dataa(vcc),
	.datab(\auto_hub|node_ena[1]~reg0_regout ),
	.datac(\auto_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|virtual_ir_scan_reg~regout ),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_cdr~combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_cdr .lut_mask = 16'hFF3F;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_cdr .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y22_N4
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[36]~29 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[36]~29_combout  = 
// ((!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_cdr~combout  & (\auto_hub|irf_reg[1][1]~regout  $ (\auto_hub|irf_reg[1][0]~regout )))) # 
// (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout )

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_cdr~combout ),
	.datac(\auto_hub|irf_reg[1][1]~regout ),
	.datad(\auto_hub|irf_reg[1][0]~regout ),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[36]~29_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[36]~29 .lut_mask = 16'h5775;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[36]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y22_N13
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[37] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~28_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[36]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [37]));

// Location: LCFF_X49_Y20_N9
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[37] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [37]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [37]));

// Location: LCCOMB_X50_Y21_N24
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~13 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~13_combout  = (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [24] & 
// ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [36]) # 
// ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [37]) # 
// (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ))))

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [36]),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.datac(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [24]),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [37]),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~13 .lut_mask = 16'hF0B0;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y21_N25
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg[24] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg [24]));

// Location: LCCOMB_X48_Y21_N26
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout  = 
// (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|ir [0] & 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|enable_action_strobe~regout  & 
// !\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|ir [1]))

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|ir [0]),
	.datab(vcc),
	.datac(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|enable_action_strobe~regout ),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|ir [1]),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0 .lut_mask = 16'h0050;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N14
cycloneii_lcell_comb \jtag_uart_0|av_waitrequest~4 (
// Equation(s):
// \jtag_uart_0|av_waitrequest~4_combout  = (\addr_router_001|Equal7~0_combout  & (!\jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & (!\jtag_uart_0|av_waitrequest~regout  & 
// \cpu_0_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout )))

	.dataa(\addr_router_001|Equal7~0_combout ),
	.datab(\jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datac(\jtag_uart_0|av_waitrequest~regout ),
	.datad(\cpu_0_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout ),
	.cin(gnd),
	.combout(\jtag_uart_0|av_waitrequest~4_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart_0|av_waitrequest~4 .lut_mask = 16'h0200;
defparam \jtag_uart_0|av_waitrequest~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y16_N15
cycloneii_lcell_ff \jtag_uart_0|av_waitrequest (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\jtag_uart_0|av_waitrequest~4_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\jtag_uart_0|av_waitrequest~regout ));

// Location: LCCOMB_X30_Y16_N16
cycloneii_lcell_comb \jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0 (
// Equation(s):
// \jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout  = (\addr_router_001|Equal7~0_combout  & (\jtag_uart_0|av_waitrequest~regout  & (\cpu_0_data_master_translator|uav_read~0_combout  & 
// !\jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1])))

	.dataa(\addr_router_001|Equal7~0_combout ),
	.datab(\jtag_uart_0|av_waitrequest~regout ),
	.datac(\cpu_0_data_master_translator|uav_read~0_combout ),
	.datad(\jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0 .lut_mask = 16'h0080;
defparam \jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N28
cycloneii_lcell_comb \jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2 (
// Equation(s):
// \jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout  = (\jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout ) # 
// ((\jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0] & ((\jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]) # 
// (!\jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]))))

	.dataa(\jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datab(\jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datac(\jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0]),
	.datad(\jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout ),
	.cin(gnd),
	.combout(\jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2 .lut_mask = 16'hFFD0;
defparam \jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y16_N29
cycloneii_lcell_ff \jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0]));

// Location: LCCOMB_X38_Y21_N0
cycloneii_lcell_comb \cpu_0_jtag_debug_module_translator|wait_latency_counter~1 (
// Equation(s):
// \cpu_0_jtag_debug_module_translator|wait_latency_counter~1_combout  = (\push_button_i_s1_translator|waitrequest_reset_override~regout  & (\cpu_0_jtag_debug_module_translator|av_begintransfer~2_combout  & 
// (!\cpu_0_jtag_debug_module_translator|wait_latency_counter [0] & !\cpu_0_jtag_debug_module_translator|wait_latency_counter[0]~0_combout )))

	.dataa(\push_button_i_s1_translator|waitrequest_reset_override~regout ),
	.datab(\cpu_0_jtag_debug_module_translator|av_begintransfer~2_combout ),
	.datac(\cpu_0_jtag_debug_module_translator|wait_latency_counter [0]),
	.datad(\cpu_0_jtag_debug_module_translator|wait_latency_counter[0]~0_combout ),
	.cin(gnd),
	.combout(\cpu_0_jtag_debug_module_translator|wait_latency_counter~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0_jtag_debug_module_translator|wait_latency_counter~1 .lut_mask = 16'h0008;
defparam \cpu_0_jtag_debug_module_translator|wait_latency_counter~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y21_N1
cycloneii_lcell_ff \cpu_0_jtag_debug_module_translator|wait_latency_counter[0] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0_jtag_debug_module_translator|wait_latency_counter~1_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0_jtag_debug_module_translator|wait_latency_counter [0]));

// Location: LCCOMB_X38_Y21_N4
cycloneii_lcell_comb \cpu_0_jtag_debug_module_translator|Add0~0 (
// Equation(s):
// \cpu_0_jtag_debug_module_translator|Add0~0_combout  = \cpu_0_jtag_debug_module_translator|wait_latency_counter [0] $ (\cpu_0_jtag_debug_module_translator|wait_latency_counter [1])

	.dataa(vcc),
	.datab(\cpu_0_jtag_debug_module_translator|wait_latency_counter [0]),
	.datac(vcc),
	.datad(\cpu_0_jtag_debug_module_translator|wait_latency_counter [1]),
	.cin(gnd),
	.combout(\cpu_0_jtag_debug_module_translator|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0_jtag_debug_module_translator|Add0~0 .lut_mask = 16'h33CC;
defparam \cpu_0_jtag_debug_module_translator|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N28
cycloneii_lcell_comb \cpu_0_jtag_debug_module_translator|wait_latency_counter~2 (
// Equation(s):
// \cpu_0_jtag_debug_module_translator|wait_latency_counter~2_combout  = (\push_button_i_s1_translator|waitrequest_reset_override~regout  & (\cpu_0_jtag_debug_module_translator|av_begintransfer~2_combout  & (\cpu_0_jtag_debug_module_translator|Add0~0_combout 
//  & !\cpu_0_jtag_debug_module_translator|wait_latency_counter[0]~0_combout )))

	.dataa(\push_button_i_s1_translator|waitrequest_reset_override~regout ),
	.datab(\cpu_0_jtag_debug_module_translator|av_begintransfer~2_combout ),
	.datac(\cpu_0_jtag_debug_module_translator|Add0~0_combout ),
	.datad(\cpu_0_jtag_debug_module_translator|wait_latency_counter[0]~0_combout ),
	.cin(gnd),
	.combout(\cpu_0_jtag_debug_module_translator|wait_latency_counter~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0_jtag_debug_module_translator|wait_latency_counter~2 .lut_mask = 16'h0080;
defparam \cpu_0_jtag_debug_module_translator|wait_latency_counter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y21_N29
cycloneii_lcell_ff \cpu_0_jtag_debug_module_translator|wait_latency_counter[1] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0_jtag_debug_module_translator|wait_latency_counter~2_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0_jtag_debug_module_translator|wait_latency_counter [1]));

// Location: LCCOMB_X33_Y16_N24
cycloneii_lcell_comb \cmd_xbar_mux|arb|top_priority_reg[1]~feeder (
// Equation(s):
// \cmd_xbar_mux|arb|top_priority_reg[1]~feeder_combout  = \cmd_xbar_mux|arb|grant[0]~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cmd_xbar_mux|arb|grant[0]~0_combout ),
	.cin(gnd),
	.combout(\cmd_xbar_mux|arb|top_priority_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cmd_xbar_mux|arb|top_priority_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \cmd_xbar_mux|arb|top_priority_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N14
cycloneii_lcell_comb \cmd_xbar_mux|packet_in_progress~0 (
// Equation(s):
// \cmd_xbar_mux|packet_in_progress~0_combout  = !\cmd_xbar_mux|update_grant~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cmd_xbar_mux|update_grant~1_combout ),
	.cin(gnd),
	.combout(\cmd_xbar_mux|packet_in_progress~0_combout ),
	.cout());
// synopsys translate_off
defparam \cmd_xbar_mux|packet_in_progress~0 .lut_mask = 16'h00FF;
defparam \cmd_xbar_mux|packet_in_progress~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y16_N15
cycloneii_lcell_ff \cmd_xbar_mux|packet_in_progress (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cmd_xbar_mux|packet_in_progress~0_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cmd_xbar_mux|packet_in_progress~regout ));

// Location: LCFF_X35_Y19_N23
cycloneii_lcell_ff \sram_0|readdata[4] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\sram_0_external_interface_DQ[4]~4 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\sram_0|readdata [4]));

// Location: LCFF_X36_Y18_N31
cycloneii_lcell_ff \cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]~regout ));

// Location: LCCOMB_X36_Y18_N30
cycloneii_lcell_comb \cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0 (
// Equation(s):
// \cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout  = (\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & 
// ((\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]~regout ))) # (!\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & (\cmd_xbar_mux|saved_grant [1]))

	.dataa(\cmd_xbar_mux|saved_grant [1]),
	.datab(vcc),
	.datac(\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]~regout ),
	.datad(\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0 .lut_mask = 16'hF0AA;
defparam \cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N2
cycloneii_lcell_comb \cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~1 (
// Equation(s):
// \cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~1_combout  = (\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0] & ((\cpu_0_jtag_debug_module_translator|read_latency_shift_reg 
// [0] & ((\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout ))) # (!\cpu_0_jtag_debug_module_translator|read_latency_shift_reg [0] & 
// (\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout )))) # (!\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0] & 
// (((\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout ))))

	.dataa(\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0]),
	.datab(\cpu_0_jtag_debug_module_translator|read_latency_shift_reg [0]),
	.datac(\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout ),
	.datad(\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout ),
	.cin(gnd),
	.combout(\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~1 .lut_mask = 16'hFD20;
defparam \cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y18_N3
cycloneii_lcell_ff \cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~1_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout ));

// Location: LCCOMB_X33_Y18_N0
cycloneii_lcell_comb \rsp_xbar_demux|src0_valid (
// Equation(s):
// \rsp_xbar_demux|src0_valid~combout  = (\cpu_0_jtag_debug_module_translator|read_latency_shift_reg [0] & !\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout )

	.dataa(vcc),
	.datab(\cpu_0_jtag_debug_module_translator|read_latency_shift_reg [0]),
	.datac(vcc),
	.datad(\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout ),
	.cin(gnd),
	.combout(\rsp_xbar_demux|src0_valid~combout ),
	.cout());
// synopsys translate_off
defparam \rsp_xbar_demux|src0_valid .lut_mask = 16'h00CC;
defparam \rsp_xbar_demux|src0_valid .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N8
cycloneii_lcell_comb \push_button_i_s1_translator|waitrequest_reset_override~feeder (
// Equation(s):
// \push_button_i_s1_translator|waitrequest_reset_override~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\push_button_i_s1_translator|waitrequest_reset_override~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \push_button_i_s1_translator|waitrequest_reset_override~feeder .lut_mask = 16'hFFFF;
defparam \push_button_i_s1_translator|waitrequest_reset_override~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y15_N9
cycloneii_lcell_ff \push_button_i_s1_translator|waitrequest_reset_override (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\push_button_i_s1_translator|waitrequest_reset_override~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\push_button_i_s1_translator|waitrequest_reset_override~regout ));

// Location: LCCOMB_X38_Y21_N18
cycloneii_lcell_comb \cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|m0_write~0 (
// Equation(s):
// \cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|m0_write~0_combout  = (!\cpu_0_data_master_translator|write_accepted~regout  & (\cmd_xbar_mux|saved_grant [1] & 
// (!\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & \cpu_0|the_experiment2_cpu_0_test_bench|d_write~regout )))

	.dataa(\cpu_0_data_master_translator|write_accepted~regout ),
	.datab(\cmd_xbar_mux|saved_grant [1]),
	.datac(\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datad(\cpu_0|the_experiment2_cpu_0_test_bench|d_write~regout ),
	.cin(gnd),
	.combout(\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|m0_write~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|m0_write~0 .lut_mask = 16'h0400;
defparam \cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|m0_write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N0
cycloneii_lcell_comb \rsp_xbar_mux|src_payload~5 (
// Equation(s):
// \rsp_xbar_mux|src_payload~5_combout  = (\cpu_0_jtag_debug_module_translator|av_readdata_pre [13] & (\cpu_0_jtag_debug_module_translator|read_latency_shift_reg [0] & 
// !\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout ))

	.dataa(\cpu_0_jtag_debug_module_translator|av_readdata_pre [13]),
	.datab(vcc),
	.datac(\cpu_0_jtag_debug_module_translator|read_latency_shift_reg [0]),
	.datad(\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout ),
	.cin(gnd),
	.combout(\rsp_xbar_mux|src_payload~5_combout ),
	.cout());
// synopsys translate_off
defparam \rsp_xbar_mux|src_payload~5 .lut_mask = 16'h00A0;
defparam \rsp_xbar_mux|src_payload~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y20_N27
cycloneii_lcell_ff \sram_0|readdata[13] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\sram_0_external_interface_DQ[13]~13 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\sram_0|readdata [13]));

// Location: LCCOMB_X35_Y17_N30
cycloneii_lcell_comb \width_adapter_001|data_reg~6 (
// Equation(s):
// \width_adapter_001|data_reg~6_combout  = (!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout  & (!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout  & 
// ((\sram_0|readdata [13]) # (\width_adapter_001|data_reg [13]))))

	.dataa(\sram_0|readdata [13]),
	.datab(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout ),
	.datac(\width_adapter_001|data_reg [13]),
	.datad(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout ),
	.cin(gnd),
	.combout(\width_adapter_001|data_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \width_adapter_001|data_reg~6 .lut_mask = 16'h0032;
defparam \width_adapter_001|data_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N30
cycloneii_lcell_comb \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|local_read~0 (
// Equation(s):
// \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|local_read~0_combout  = (\cmd_xbar_mux_001|saved_grant [1] & ((\cpu_0_data_master_translator|uav_read~0_combout ) # ((\cmd_xbar_mux_001|saved_grant [0] & 
// \cmd_xbar_demux|src0_valid~0_combout )))) # (!\cmd_xbar_mux_001|saved_grant [1] & (\cmd_xbar_mux_001|saved_grant [0] & (\cmd_xbar_demux|src0_valid~0_combout )))

	.dataa(\cmd_xbar_mux_001|saved_grant [1]),
	.datab(\cmd_xbar_mux_001|saved_grant [0]),
	.datac(\cmd_xbar_demux|src0_valid~0_combout ),
	.datad(\cpu_0_data_master_translator|uav_read~0_combout ),
	.cin(gnd),
	.combout(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|local_read~0_combout ),
	.cout());
// synopsys translate_off
defparam \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|local_read~0 .lut_mask = 16'hEAC0;
defparam \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|local_read~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N22
cycloneii_lcell_comb \rsp_xbar_mux|src_payload~0 (
// Equation(s):
// \rsp_xbar_mux|src_payload~0_combout  = (\rsp_xbar_demux_001|src0_valid~0_combout  & ((\width_adapter_001|data_reg [4]) # ((!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout  & \sram_0|readdata 
// [4]))))

	.dataa(\width_adapter_001|data_reg [4]),
	.datab(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout ),
	.datac(\sram_0|readdata [4]),
	.datad(\rsp_xbar_demux_001|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\rsp_xbar_mux|src_payload~0_combout ),
	.cout());
// synopsys translate_off
defparam \rsp_xbar_mux|src_payload~0 .lut_mask = 16'hBA00;
defparam \rsp_xbar_mux|src_payload~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N14
cycloneii_lcell_comb \cpu_0|F_pc_plus_one[0]~0 (
// Equation(s):
// \cpu_0|F_pc_plus_one[0]~0_combout  = \cpu_0|F_pc [0] $ (VCC)
// \cpu_0|F_pc_plus_one[0]~1  = CARRY(\cpu_0|F_pc [0])

	.dataa(\cpu_0|F_pc [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu_0|F_pc_plus_one[0]~0_combout ),
	.cout(\cpu_0|F_pc_plus_one[0]~1 ));
// synopsys translate_off
defparam \cpu_0|F_pc_plus_one[0]~0 .lut_mask = 16'h55AA;
defparam \cpu_0|F_pc_plus_one[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N16
cycloneii_lcell_comb \cpu_0|F_pc_plus_one[1]~2 (
// Equation(s):
// \cpu_0|F_pc_plus_one[1]~2_combout  = (\cpu_0|F_pc [1] & (!\cpu_0|F_pc_plus_one[0]~1 )) # (!\cpu_0|F_pc [1] & ((\cpu_0|F_pc_plus_one[0]~1 ) # (GND)))
// \cpu_0|F_pc_plus_one[1]~3  = CARRY((!\cpu_0|F_pc_plus_one[0]~1 ) # (!\cpu_0|F_pc [1]))

	.dataa(vcc),
	.datab(\cpu_0|F_pc [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu_0|F_pc_plus_one[0]~1 ),
	.combout(\cpu_0|F_pc_plus_one[1]~2_combout ),
	.cout(\cpu_0|F_pc_plus_one[1]~3 ));
// synopsys translate_off
defparam \cpu_0|F_pc_plus_one[1]~2 .lut_mask = 16'h3C3F;
defparam \cpu_0|F_pc_plus_one[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X35_Y19_N21
cycloneii_lcell_ff \sram_0|readdata[2] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\sram_0_external_interface_DQ[2]~2 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\sram_0|readdata [2]));

// Location: LCCOMB_X35_Y19_N20
cycloneii_lcell_comb \cpu_0|F_iw[2]~18 (
// Equation(s):
// \cpu_0|F_iw[2]~18_combout  = (\rsp_xbar_demux_001|src0_valid~0_combout  & ((\width_adapter_001|data_reg [2]) # ((!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout  & \sram_0|readdata [2]))))

	.dataa(\width_adapter_001|data_reg [2]),
	.datab(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout ),
	.datac(\sram_0|readdata [2]),
	.datad(\rsp_xbar_demux_001|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\cpu_0|F_iw[2]~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|F_iw[2]~18 .lut_mask = 16'hBA00;
defparam \cpu_0|F_iw[2]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y18_N8
cycloneii_lcell_comb \cpu_0|d_writedata[24]~0 (
// Equation(s):
// \cpu_0|d_writedata[24]~0_combout  = (\cpu_0|Equal132~0_combout  & ((\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [0]))) # (!\cpu_0|Equal132~0_combout  & 
// (\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [8]))

	.dataa(\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [8]),
	.datab(\cpu_0|Equal132~0_combout ),
	.datac(vcc),
	.datad(\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [0]),
	.cin(gnd),
	.combout(\cpu_0|d_writedata[24]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|d_writedata[24]~0 .lut_mask = 16'hEE22;
defparam \cpu_0|d_writedata[24]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y20_N11
cycloneii_lcell_ff \cpu_0|d_writedata[8] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|d_writedata[24]~0_combout ),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|d_writedata [8]));

// Location: LCCOMB_X46_Y20_N10
cycloneii_lcell_comb \cmd_xbar_mux|src_payload~19 (
// Equation(s):
// \cmd_xbar_mux|src_payload~19_combout  = (\cpu_0|d_writedata [8] & \cmd_xbar_mux|saved_grant [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\cpu_0|d_writedata [8]),
	.datad(\cmd_xbar_mux|saved_grant [1]),
	.cin(gnd),
	.combout(\cmd_xbar_mux|src_payload~19_combout ),
	.cout());
// synopsys translate_off
defparam \cmd_xbar_mux|src_payload~19 .lut_mask = 16'hF000;
defparam \cmd_xbar_mux|src_payload~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y18_N27
cycloneii_lcell_ff \sram_0|readdata[11] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\sram_0_external_interface_DQ[11]~11 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\sram_0|readdata [11]));

// Location: LCCOMB_X34_Y18_N0
cycloneii_lcell_comb \width_adapter_001|data_reg~5 (
// Equation(s):
// \width_adapter_001|data_reg~5_combout  = (!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout  & (!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout  & 
// ((\width_adapter_001|data_reg [11]) # (\sram_0|readdata [11]))))

	.dataa(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout ),
	.datab(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout ),
	.datac(\width_adapter_001|data_reg [11]),
	.datad(\sram_0|readdata [11]),
	.cin(gnd),
	.combout(\width_adapter_001|data_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \width_adapter_001|data_reg~5 .lut_mask = 16'h1110;
defparam \width_adapter_001|data_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y18_N1
cycloneii_lcell_ff \width_adapter_001|data_reg[11] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\width_adapter_001|data_reg~5_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|rp_valid~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\width_adapter_001|data_reg [11]));

// Location: LCCOMB_X34_Y18_N26
cycloneii_lcell_comb \width_adapter_001|out_data[11] (
// Equation(s):
// \width_adapter_001|out_data [11] = (\width_adapter_001|data_reg [11]) # ((!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout  & \sram_0|readdata [11]))

	.dataa(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout ),
	.datab(vcc),
	.datac(\sram_0|readdata [11]),
	.datad(\width_adapter_001|data_reg [11]),
	.cin(gnd),
	.combout(\width_adapter_001|out_data [11]),
	.cout());
// synopsys translate_off
defparam \width_adapter_001|out_data[11] .lut_mask = 16'hFF50;
defparam \width_adapter_001|out_data[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N24
cycloneii_lcell_comb \cpu_0|F_iw[11]~23 (
// Equation(s):
// \cpu_0|F_iw[11]~23_combout  = (\rsp_xbar_mux|src_payload~4_combout ) # (((\width_adapter_001|out_data [11] & \rsp_xbar_demux_001|src0_valid~0_combout )) # (!\cpu_0|D_iw[28]~1_combout ))

	.dataa(\rsp_xbar_mux|src_payload~4_combout ),
	.datab(\width_adapter_001|out_data [11]),
	.datac(\rsp_xbar_demux_001|src0_valid~0_combout ),
	.datad(\cpu_0|D_iw[28]~1_combout ),
	.cin(gnd),
	.combout(\cpu_0|F_iw[11]~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|F_iw[11]~23 .lut_mask = 16'hEAFF;
defparam \cpu_0|F_iw[11]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N4
cycloneii_lcell_comb \cpu_0|F_valid~2 (
// Equation(s):
// \cpu_0|F_valid~2_combout  = (!\cpu_0|i_read~regout  & ((\rsp_xbar_demux_001|src0_valid~0_combout ) # ((\cpu_0_jtag_debug_module_translator|read_latency_shift_reg [0] & 
// !\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout ))))

	.dataa(\cpu_0|i_read~regout ),
	.datab(\rsp_xbar_demux_001|src0_valid~0_combout ),
	.datac(\cpu_0_jtag_debug_module_translator|read_latency_shift_reg [0]),
	.datad(\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout ),
	.cin(gnd),
	.combout(\cpu_0|F_valid~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|F_valid~2 .lut_mask = 16'h4454;
defparam \cpu_0|F_valid~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y20_N25
cycloneii_lcell_ff \cpu_0|D_iw[11] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|F_iw[11]~23_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|F_valid~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|D_iw [11]));

// Location: LCCOMB_X36_Y19_N22
cycloneii_lcell_comb \cpu_0|D_ctrl_b_is_dst~0 (
// Equation(s):
// \cpu_0|D_ctrl_b_is_dst~0_combout  = (\cpu_0|D_iw [1]) # ((\cpu_0|D_iw [5] & (!\cpu_0|D_iw [3] & !\cpu_0|D_iw [4])))

	.dataa(\cpu_0|D_iw [5]),
	.datab(\cpu_0|D_iw [3]),
	.datac(\cpu_0|D_iw [1]),
	.datad(\cpu_0|D_iw [4]),
	.cin(gnd),
	.combout(\cpu_0|D_ctrl_b_is_dst~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|D_ctrl_b_is_dst~0 .lut_mask = 16'hF0F2;
defparam \cpu_0|D_ctrl_b_is_dst~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y17_N20
cycloneii_lcell_comb \cpu_0|D_ctrl_b_is_dst~1 (
// Equation(s):
// \cpu_0|D_ctrl_b_is_dst~1_combout  = (\cpu_0|D_iw [0] & (((\cpu_0|D_iw [1]) # (!\cpu_0|D_iw [2])))) # (!\cpu_0|D_iw [0] & ((\cpu_0|D_iw [2] & (!\cpu_0|D_ctrl_b_is_dst~0_combout )) # (!\cpu_0|D_iw [2] & ((!\cpu_0|D_iw [1])))))

	.dataa(\cpu_0|D_iw [0]),
	.datab(\cpu_0|D_ctrl_b_is_dst~0_combout ),
	.datac(\cpu_0|D_iw [1]),
	.datad(\cpu_0|D_iw [2]),
	.cin(gnd),
	.combout(\cpu_0|D_ctrl_b_is_dst~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|D_ctrl_b_is_dst~1 .lut_mask = 16'hB1AF;
defparam \cpu_0|D_ctrl_b_is_dst~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N18
cycloneii_lcell_comb \rsp_xbar_mux|src_payload~2 (
// Equation(s):
// \rsp_xbar_mux|src_payload~2_combout  = (!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][50]~regout  & (\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout  & 
// \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|rp_valid~combout ))

	.dataa(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][50]~regout ),
	.datab(vcc),
	.datac(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout ),
	.datad(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|rp_valid~combout ),
	.cin(gnd),
	.combout(\rsp_xbar_mux|src_payload~2_combout ),
	.cout());
// synopsys translate_off
defparam \rsp_xbar_mux|src_payload~2 .lut_mask = 16'h5000;
defparam \rsp_xbar_mux|src_payload~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N14
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[20]~feeder (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[20]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[20]~feeder .lut_mask = 16'hFFFF;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N20
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|Equal1~0 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|Equal1~0_combout  = (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|Equal0~1_combout  & (\cmd_xbar_mux|src_data [38] & 
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|Equal0~0_combout ))

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|Equal0~1_combout ),
	.datab(vcc),
	.datac(\cmd_xbar_mux|src_data [38]),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|Equal0~0_combout ),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|Equal1~0 .lut_mask = 16'hA000;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N14
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|comb~0 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|comb~0_combout  = (!\cpu_0_jtag_debug_module_translator|wait_latency_counter [1] & (!\cpu_0_jtag_debug_module_translator|wait_latency_counter [0] & \cpu_0|hbreak_enabled~regout ))

	.dataa(vcc),
	.datab(\cpu_0_jtag_debug_module_translator|wait_latency_counter [1]),
	.datac(\cpu_0_jtag_debug_module_translator|wait_latency_counter [0]),
	.datad(\cpu_0|hbreak_enabled~regout ),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|comb~0 .lut_mask = 16'h0300;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N30
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|take_action_oci_intr_mask_reg~0 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout  = (\cmd_xbar_mux|WideOr1~combout  & (\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|m0_write~0_combout  & 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|Equal1~0_combout  & \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|comb~0_combout )))

	.dataa(\cmd_xbar_mux|WideOr1~combout ),
	.datab(\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|m0_write~0_combout ),
	.datac(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|Equal1~0_combout ),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|comb~0_combout ),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|take_action_oci_intr_mask_reg~0 .lut_mask = 16'h8000;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|take_action_oci_intr_mask_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y21_N15
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[20] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[20]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable [20]));

// Location: LCCOMB_X38_Y21_N24
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_reg_readdata~0 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_reg_readdata~0_combout  = (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|Equal0~1_combout  & 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable [20] & (\cmd_xbar_mux|src_data [38] & \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|Equal0~0_combout )))

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|Equal0~1_combout ),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable [20]),
	.datac(\cmd_xbar_mux|src_data [38]),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|Equal0~0_combout ),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_reg_readdata~0 .lut_mask = 16'h8000;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_reg_readdata~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y17_N18
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[26]~6 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[26]~6_combout  = (\cmd_xbar_mux|src_data [46] & (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a 
// [26])) # (!\cmd_xbar_mux|src_data [46] & ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_reg_readdata~0_combout )))

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a [26]),
	.datab(vcc),
	.datac(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.datad(\cmd_xbar_mux|src_data [46]),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[26]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[26]~6 .lut_mask = 16'hAAF0;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[26]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y17_N19
cycloneii_lcell_ff \cpu_0_jtag_debug_module_translator|av_readdata_pre[26] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[26]~6_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0_jtag_debug_module_translator|av_readdata_pre [26]));

// Location: LCCOMB_X36_Y16_N2
cycloneii_lcell_comb \cpu_0|F_iw[26]~16 (
// Equation(s):
// \cpu_0|F_iw[26]~16_combout  = (\cpu_0_jtag_debug_module_translator|read_latency_shift_reg [0] & (!\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout  & \cpu_0_jtag_debug_module_translator|av_readdata_pre [26]))

	.dataa(\cpu_0_jtag_debug_module_translator|read_latency_shift_reg [0]),
	.datab(\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout ),
	.datac(\cpu_0_jtag_debug_module_translator|av_readdata_pre [26]),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu_0|F_iw[26]~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|F_iw[26]~16 .lut_mask = 16'h2020;
defparam \cpu_0|F_iw[26]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N0
cycloneii_lcell_comb \cpu_0|F_iw[26]~17 (
// Equation(s):
// \cpu_0|F_iw[26]~17_combout  = (\cpu_0|D_iw[28]~1_combout  & ((\cpu_0|F_iw[26]~16_combout ) # ((\sram_0|readdata [10] & \rsp_xbar_mux|src_payload~2_combout ))))

	.dataa(\sram_0|readdata [10]),
	.datab(\rsp_xbar_mux|src_payload~2_combout ),
	.datac(\cpu_0|D_iw[28]~1_combout ),
	.datad(\cpu_0|F_iw[26]~16_combout ),
	.cin(gnd),
	.combout(\cpu_0|F_iw[26]~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|F_iw[26]~17 .lut_mask = 16'hF080;
defparam \cpu_0|F_iw[26]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y16_N1
cycloneii_lcell_ff \cpu_0|D_iw[26] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|F_iw[26]~17_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|F_valid~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|D_iw [26]));

// Location: LCFF_X34_Y17_N15
cycloneii_lcell_ff \sram_0|readdata[5] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\sram_0_external_interface_DQ[5]~5 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\sram_0|readdata [5]));

// Location: LCCOMB_X34_Y17_N2
cycloneii_lcell_comb \cpu_0|F_iw[21]~41 (
// Equation(s):
// \cpu_0|F_iw[21]~41_combout  = (\rsp_xbar_mux|src_payload~9_combout ) # (((\sram_0|readdata [5] & \rsp_xbar_mux|src_payload~2_combout )) # (!\cpu_0|D_iw[28]~1_combout ))

	.dataa(\rsp_xbar_mux|src_payload~9_combout ),
	.datab(\sram_0|readdata [5]),
	.datac(\cpu_0|D_iw[28]~1_combout ),
	.datad(\rsp_xbar_mux|src_payload~2_combout ),
	.cin(gnd),
	.combout(\cpu_0|F_iw[21]~41_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|F_iw[21]~41 .lut_mask = 16'hEFAF;
defparam \cpu_0|F_iw[21]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y17_N3
cycloneii_lcell_ff \cpu_0|D_iw[21] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|F_iw[21]~41_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|F_valid~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|D_iw [21]));

// Location: LCCOMB_X44_Y17_N30
cycloneii_lcell_comb \cpu_0|D_dst_regnum[4]~3 (
// Equation(s):
// \cpu_0|D_dst_regnum[4]~3_combout  = (\cpu_0|D_dst_regnum[4]~1_combout ) # ((\cpu_0|D_ctrl_b_is_dst~1_combout  & (\cpu_0|D_iw [26])) # (!\cpu_0|D_ctrl_b_is_dst~1_combout  & ((\cpu_0|D_iw [21]))))

	.dataa(\cpu_0|D_ctrl_b_is_dst~1_combout ),
	.datab(\cpu_0|D_iw [26]),
	.datac(\cpu_0|D_dst_regnum[4]~1_combout ),
	.datad(\cpu_0|D_iw [21]),
	.cin(gnd),
	.combout(\cpu_0|D_dst_regnum[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|D_dst_regnum[4]~3 .lut_mask = 16'hFDF8;
defparam \cpu_0|D_dst_regnum[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y17_N31
cycloneii_lcell_ff \cpu_0|R_dst_regnum[4] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|D_dst_regnum[4]~3_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|R_dst_regnum [4]));

// Location: LCFF_X36_Y18_N25
cycloneii_lcell_ff \sram_0|readdata[6] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\sram_0_external_interface_DQ[6]~6 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\sram_0|readdata [6]));

// Location: LCCOMB_X47_Y17_N6
cycloneii_lcell_comb \cpu_0|Equal2~5 (
// Equation(s):
// \cpu_0|Equal2~5_combout  = (\cpu_0|D_iw [5] & (\cpu_0|Equal2~0_combout  & !\cpu_0|D_iw [2]))

	.dataa(\cpu_0|D_iw [5]),
	.datab(vcc),
	.datac(\cpu_0|Equal2~0_combout ),
	.datad(\cpu_0|D_iw [2]),
	.cin(gnd),
	.combout(\cpu_0|Equal2~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|Equal2~5 .lut_mask = 16'h00A0;
defparam \cpu_0|Equal2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N28
cycloneii_lcell_comb \cpu_0|D_logic_op[0]~1 (
// Equation(s):
// \cpu_0|D_logic_op[0]~1_combout  = (\cpu_0|D_ctrl_alu_force_xor~8_combout ) # ((\cpu_0|Equal2~5_combout  & (\cpu_0|D_iw [14])) # (!\cpu_0|Equal2~5_combout  & ((\cpu_0|D_iw [3]))))

	.dataa(\cpu_0|D_ctrl_alu_force_xor~8_combout ),
	.datab(\cpu_0|Equal2~5_combout ),
	.datac(\cpu_0|D_iw [14]),
	.datad(\cpu_0|D_iw [3]),
	.cin(gnd),
	.combout(\cpu_0|D_logic_op[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|D_logic_op[0]~1 .lut_mask = 16'hFBEA;
defparam \cpu_0|D_logic_op[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y20_N29
cycloneii_lcell_ff \cpu_0|R_logic_op[0] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|D_logic_op[0]~1_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|R_logic_op [0]));

// Location: LCCOMB_X40_Y17_N20
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[5]~12 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[5]~12_combout  = (\cmd_xbar_mux|src_data [46] & (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a 
// [5])) # (!\cmd_xbar_mux|src_data [46] & ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_reg_readdata~0_combout )))

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a [5]),
	.datab(vcc),
	.datac(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.datad(\cmd_xbar_mux|src_data [46]),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[5]~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[5]~12 .lut_mask = 16'hAAF0;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[5]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y17_N21
cycloneii_lcell_ff \cpu_0_jtag_debug_module_translator|av_readdata_pre[5] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[5]~12_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0_jtag_debug_module_translator|av_readdata_pre [5]));

// Location: LCCOMB_X34_Y17_N8
cycloneii_lcell_comb \cpu_0|F_iw[5]~27 (
// Equation(s):
// \cpu_0|F_iw[5]~27_combout  = (\rsp_xbar_mux|src_payload~6_combout ) # (((\rsp_xbar_demux|src0_valid~combout  & \cpu_0_jtag_debug_module_translator|av_readdata_pre [5])) # (!\cpu_0|D_iw[28]~1_combout ))

	.dataa(\rsp_xbar_mux|src_payload~6_combout ),
	.datab(\rsp_xbar_demux|src0_valid~combout ),
	.datac(\cpu_0|D_iw[28]~1_combout ),
	.datad(\cpu_0_jtag_debug_module_translator|av_readdata_pre [5]),
	.cin(gnd),
	.combout(\cpu_0|F_iw[5]~27_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|F_iw[5]~27 .lut_mask = 16'hEFAF;
defparam \cpu_0|F_iw[5]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y17_N9
cycloneii_lcell_ff \cpu_0|D_iw[5] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|F_iw[5]~27_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|F_valid~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|D_iw [5]));

// Location: LCCOMB_X44_Y20_N8
cycloneii_lcell_comb \cpu_0|D_ctrl_hi_imm16~1 (
// Equation(s):
// \cpu_0|D_ctrl_hi_imm16~1_combout  = (\cpu_0|D_ctrl_hi_imm16~0_combout  & (\cpu_0|D_iw [2] & \cpu_0|D_iw [5]))

	.dataa(\cpu_0|D_ctrl_hi_imm16~0_combout ),
	.datab(\cpu_0|D_iw [2]),
	.datac(\cpu_0|D_iw [5]),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu_0|D_ctrl_hi_imm16~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|D_ctrl_hi_imm16~1 .lut_mask = 16'h8080;
defparam \cpu_0|D_ctrl_hi_imm16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y20_N9
cycloneii_lcell_ff \cpu_0|R_ctrl_hi_imm16 (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|D_ctrl_hi_imm16~1_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|R_ctrl_hi_imm16~regout ));

// Location: LCCOMB_X44_Y20_N4
cycloneii_lcell_comb \cpu_0|R_src2_lo~0 (
// Equation(s):
// \cpu_0|R_src2_lo~0_combout  = (\cpu_0|R_ctrl_force_src2_zero~regout ) # (\cpu_0|R_ctrl_hi_imm16~regout )

	.dataa(vcc),
	.datab(\cpu_0|R_ctrl_force_src2_zero~regout ),
	.datac(\cpu_0|R_ctrl_hi_imm16~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu_0|R_src2_lo~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|R_src2_lo~0 .lut_mask = 16'hFCFC;
defparam \cpu_0|R_src2_lo~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y19_N30
cycloneii_lcell_comb \cpu_0|D_ctrl_jmp_direct~0 (
// Equation(s):
// \cpu_0|D_ctrl_jmp_direct~0_combout  = (\cpu_0|Equal132~0_combout  & (!\cpu_0|D_iw [1] & (!\cpu_0|D_iw [2] & !\cpu_0|D_iw [5])))

	.dataa(\cpu_0|Equal132~0_combout ),
	.datab(\cpu_0|D_iw [1]),
	.datac(\cpu_0|D_iw [2]),
	.datad(\cpu_0|D_iw [5]),
	.cin(gnd),
	.combout(\cpu_0|D_ctrl_jmp_direct~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|D_ctrl_jmp_direct~0 .lut_mask = 16'h0002;
defparam \cpu_0|D_ctrl_jmp_direct~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y19_N31
cycloneii_lcell_ff \cpu_0|R_ctrl_jmp_direct (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|D_ctrl_jmp_direct~0_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|R_ctrl_jmp_direct~regout ));

// Location: LCCOMB_X48_Y19_N24
cycloneii_lcell_comb \cpu_0|R_src1~26 (
// Equation(s):
// \cpu_0|R_src1~26_combout  = (!\cpu_0|R_ctrl_jmp_direct~regout ) # (!\cpu_0|E_valid~regout )

	.dataa(\cpu_0|E_valid~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_0|R_ctrl_jmp_direct~regout ),
	.cin(gnd),
	.combout(\cpu_0|R_src1~26_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|R_src1~26 .lut_mask = 16'h55FF;
defparam \cpu_0|R_src1~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N24
cycloneii_lcell_comb \cpu_0|F_iw[27]~47 (
// Equation(s):
// \cpu_0|F_iw[27]~47_combout  = (\cpu_0|D_iw[28]~1_combout  & ((\cpu_0|F_iw[27]~46_combout ) # ((\rsp_xbar_mux|src_payload~2_combout  & \sram_0|readdata [11]))))

	.dataa(\cpu_0|F_iw[27]~46_combout ),
	.datab(\rsp_xbar_mux|src_payload~2_combout ),
	.datac(\cpu_0|D_iw[28]~1_combout ),
	.datad(\sram_0|readdata [11]),
	.cin(gnd),
	.combout(\cpu_0|F_iw[27]~47_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|F_iw[27]~47 .lut_mask = 16'hE0A0;
defparam \cpu_0|F_iw[27]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y16_N25
cycloneii_lcell_ff \cpu_0|D_iw[27] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|F_iw[27]~47_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|F_valid~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|D_iw [27]));

// Location: LCFF_X36_Y16_N5
cycloneii_lcell_ff \sram_0|readdata[12] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\sram_0_external_interface_DQ[12]~12 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\sram_0|readdata [12]));

// Location: LCCOMB_X36_Y16_N26
cycloneii_lcell_comb \cpu_0|F_iw[28]~48 (
// Equation(s):
// \cpu_0|F_iw[28]~48_combout  = (\cpu_0_jtag_debug_module_translator|av_readdata_pre [28] & (\cpu_0_jtag_debug_module_translator|read_latency_shift_reg [0] & !\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout ))

	.dataa(\cpu_0_jtag_debug_module_translator|av_readdata_pre [28]),
	.datab(vcc),
	.datac(\cpu_0_jtag_debug_module_translator|read_latency_shift_reg [0]),
	.datad(\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout ),
	.cin(gnd),
	.combout(\cpu_0|F_iw[28]~48_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|F_iw[28]~48 .lut_mask = 16'h00A0;
defparam \cpu_0|F_iw[28]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N18
cycloneii_lcell_comb \cpu_0|F_iw[28]~49 (
// Equation(s):
// \cpu_0|F_iw[28]~49_combout  = (\cpu_0|D_iw[28]~1_combout  & ((\cpu_0|F_iw[28]~48_combout ) # ((\rsp_xbar_mux|src_payload~2_combout  & \sram_0|readdata [12]))))

	.dataa(\rsp_xbar_mux|src_payload~2_combout ),
	.datab(\sram_0|readdata [12]),
	.datac(\cpu_0|D_iw[28]~1_combout ),
	.datad(\cpu_0|F_iw[28]~48_combout ),
	.cin(gnd),
	.combout(\cpu_0|F_iw[28]~49_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|F_iw[28]~49 .lut_mask = 16'hF080;
defparam \cpu_0|F_iw[28]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y16_N19
cycloneii_lcell_ff \cpu_0|D_iw[28] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|F_iw[28]~49_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|F_valid~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|D_iw [28]));

// Location: LCCOMB_X35_Y20_N28
cycloneii_lcell_comb \cpu_0|F_iw[29]~51 (
// Equation(s):
// \cpu_0|F_iw[29]~51_combout  = (\cpu_0|D_iw[28]~1_combout  & ((\cpu_0|F_iw[29]~50_combout ) # ((\sram_0|readdata [13] & \rsp_xbar_mux|src_payload~2_combout ))))

	.dataa(\cpu_0|F_iw[29]~50_combout ),
	.datab(\sram_0|readdata [13]),
	.datac(\rsp_xbar_mux|src_payload~2_combout ),
	.datad(\cpu_0|D_iw[28]~1_combout ),
	.cin(gnd),
	.combout(\cpu_0|F_iw[29]~51_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|F_iw[29]~51 .lut_mask = 16'hEA00;
defparam \cpu_0|F_iw[29]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y20_N29
cycloneii_lcell_ff \cpu_0|D_iw[29] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|F_iw[29]~51_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|F_valid~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|D_iw [29]));

// Location: LCCOMB_X36_Y16_N30
cycloneii_lcell_comb \cpu_0|F_iw[30]~52 (
// Equation(s):
// \cpu_0|F_iw[30]~52_combout  = (\cpu_0_jtag_debug_module_translator|av_readdata_pre [30] & (\cpu_0_jtag_debug_module_translator|read_latency_shift_reg [0] & !\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout ))

	.dataa(\cpu_0_jtag_debug_module_translator|av_readdata_pre [30]),
	.datab(vcc),
	.datac(\cpu_0_jtag_debug_module_translator|read_latency_shift_reg [0]),
	.datad(\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout ),
	.cin(gnd),
	.combout(\cpu_0|F_iw[30]~52_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|F_iw[30]~52 .lut_mask = 16'h00A0;
defparam \cpu_0|F_iw[30]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y16_N23
cycloneii_lcell_ff \sram_0|readdata[14] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\sram_0_external_interface_DQ[14]~14 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\sram_0|readdata [14]));

// Location: LCCOMB_X36_Y16_N12
cycloneii_lcell_comb \cpu_0|F_iw[30]~53 (
// Equation(s):
// \cpu_0|F_iw[30]~53_combout  = (\cpu_0|D_iw[28]~1_combout  & ((\cpu_0|F_iw[30]~52_combout ) # ((\rsp_xbar_mux|src_payload~2_combout  & \sram_0|readdata [14]))))

	.dataa(\rsp_xbar_mux|src_payload~2_combout ),
	.datab(\cpu_0|F_iw[30]~52_combout ),
	.datac(\cpu_0|D_iw[28]~1_combout ),
	.datad(\sram_0|readdata [14]),
	.cin(gnd),
	.combout(\cpu_0|F_iw[30]~53_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|F_iw[30]~53 .lut_mask = 16'hE0C0;
defparam \cpu_0|F_iw[30]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y16_N13
cycloneii_lcell_ff \cpu_0|D_iw[30] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|F_iw[30]~53_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|F_valid~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|D_iw [30]));

// Location: LCFF_X35_Y16_N31
cycloneii_lcell_ff \sram_0|readdata[15] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\sram_0_external_interface_DQ[15]~15 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\sram_0|readdata [15]));

// Location: LCCOMB_X35_Y16_N24
cycloneii_lcell_comb \cpu_0|F_iw[31]~55 (
// Equation(s):
// \cpu_0|F_iw[31]~55_combout  = (\cpu_0|D_iw[28]~1_combout  & ((\cpu_0|F_iw[31]~54_combout ) # ((\sram_0|readdata [15] & \rsp_xbar_mux|src_payload~2_combout ))))

	.dataa(\cpu_0|F_iw[31]~54_combout ),
	.datab(\sram_0|readdata [15]),
	.datac(\cpu_0|D_iw[28]~1_combout ),
	.datad(\rsp_xbar_mux|src_payload~2_combout ),
	.cin(gnd),
	.combout(\cpu_0|F_iw[31]~55_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|F_iw[31]~55 .lut_mask = 16'hE0A0;
defparam \cpu_0|F_iw[31]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y16_N25
cycloneii_lcell_ff \cpu_0|D_iw[31] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|F_iw[31]~55_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|F_valid~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|D_iw [31]));

// Location: LCCOMB_X36_Y19_N14
cycloneii_lcell_comb \rsp_xbar_mux_001|src_payload~5 (
// Equation(s):
// \rsp_xbar_mux_001|src_payload~5_combout  = (\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout  & (\cpu_0_jtag_debug_module_translator|read_latency_shift_reg [0] & 
// \cpu_0_jtag_debug_module_translator|av_readdata_pre [2]))

	.dataa(\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout ),
	.datab(\cpu_0_jtag_debug_module_translator|read_latency_shift_reg [0]),
	.datac(vcc),
	.datad(\cpu_0_jtag_debug_module_translator|av_readdata_pre [2]),
	.cin(gnd),
	.combout(\rsp_xbar_mux_001|src_payload~5_combout ),
	.cout());
// synopsys translate_off
defparam \rsp_xbar_mux_001|src_payload~5 .lut_mask = 16'h8800;
defparam \rsp_xbar_mux_001|src_payload~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N2
cycloneii_lcell_comb \cpu_0|E_src1[2]~18 (
// Equation(s):
// \cpu_0|E_src1[2]~18_combout  = (\cpu_0|R_src1~26_combout  & (\cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b [2])) # (!\cpu_0|R_src1~26_combout  & ((\cpu_0|D_iw [6])))

	.dataa(\cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b [2]),
	.datab(\cpu_0|R_src1~26_combout ),
	.datac(vcc),
	.datad(\cpu_0|D_iw [6]),
	.cin(gnd),
	.combout(\cpu_0|E_src1[2]~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_src1[2]~18 .lut_mask = 16'hBB88;
defparam \cpu_0|E_src1[2]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y17_N4
cycloneii_lcell_comb \cpu_0|R_ctrl_br_nxt~0 (
// Equation(s):
// \cpu_0|R_ctrl_br_nxt~0_combout  = (\cpu_0|D_iw [1] & (!\cpu_0|D_iw [0] & \cpu_0|D_iw [2]))

	.dataa(\cpu_0|D_iw [1]),
	.datab(\cpu_0|D_iw [0]),
	.datac(\cpu_0|D_iw [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu_0|R_ctrl_br_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|R_ctrl_br_nxt~0 .lut_mask = 16'h2020;
defparam \cpu_0|R_ctrl_br_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y17_N5
cycloneii_lcell_ff \cpu_0|R_ctrl_br (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|R_ctrl_br_nxt~0_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|R_ctrl_br~regout ));

// Location: LCFF_X35_Y20_N5
cycloneii_lcell_ff \cpu_0|D_valid (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|F_valid~2_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|D_valid~regout ));

// Location: LCFF_X43_Y17_N3
cycloneii_lcell_ff \cpu_0|R_valid (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|D_valid~regout ),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|R_valid~regout ));

// Location: LCCOMB_X37_Y17_N16
cycloneii_lcell_comb \cpu_0|D_ctrl_exception~1 (
// Equation(s):
// \cpu_0|D_ctrl_exception~1_combout  = ((\cpu_0|D_iw [2]) # ((!\cpu_0|D_iw [15] & \cpu_0|D_iw [14]))) # (!\cpu_0|D_iw [13])

	.dataa(\cpu_0|D_iw [15]),
	.datab(\cpu_0|D_iw [13]),
	.datac(\cpu_0|D_iw [2]),
	.datad(\cpu_0|D_iw [14]),
	.cin(gnd),
	.combout(\cpu_0|D_ctrl_exception~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|D_ctrl_exception~1 .lut_mask = 16'hF7F3;
defparam \cpu_0|D_ctrl_exception~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y16_N6
cycloneii_lcell_comb \cmd_xbar_mux|src_data[32] (
// Equation(s):
// \cmd_xbar_mux|src_data [32] = (\cmd_xbar_mux|saved_grant [0]) # ((\cpu_0|d_byteenable [0] & \cmd_xbar_mux|saved_grant [1]))

	.dataa(\cmd_xbar_mux|saved_grant [0]),
	.datab(vcc),
	.datac(\cpu_0|d_byteenable [0]),
	.datad(\cmd_xbar_mux|saved_grant [1]),
	.cin(gnd),
	.combout(\cmd_xbar_mux|src_data [32]),
	.cout());
// synopsys translate_off
defparam \cmd_xbar_mux|src_data[32] .lut_mask = 16'hFAAA;
defparam \cmd_xbar_mux|src_data[32] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y20_N2
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[2]~9 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[2]~9_combout  = \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg [2] $ (VCC)
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[2]~10  = CARRY(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg [2])

	.dataa(vcc),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[2]~9_combout ),
	.cout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[2]~10 ));
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[2]~9 .lut_mask = 16'h33CC;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y22_N0
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~10 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~10_combout  = (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [26] & 
// ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [36]) # 
// ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [37]) # 
// (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ))))

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [36]),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [26]),
	.datac(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [37]),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~10 .lut_mask = 16'hCC8C;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y22_N1
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg[26] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg [26]));

// Location: LCCOMB_X50_Y20_N22
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~41 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~41_combout  = (\auto_hub|irf_reg[1][1]~regout  & 
// ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg [26]))) # (!\auto_hub|irf_reg[1][1]~regout  & (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg [26]))

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg [26]),
	.datab(\auto_hub|irf_reg[1][1]~regout ),
	.datac(vcc),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg [26]),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~41_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~41 .lut_mask = 16'hEE22;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y21_N4
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~42 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~42_combout  = 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [28] & 
// (((!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~19_combout  & 
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~41_combout )) # 
// (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ))) # 
// (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [28] & 
// (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~19_combout  & 
// ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~41_combout ))))

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [28]),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~19_combout ),
	.datac(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~41_combout ),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~42_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~42 .lut_mask = 16'h3B0A;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y22_N20
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[18]~21 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[18]~21_combout  = 
// ((!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_cdr~combout  & ((!\auto_hub|irf_reg[1][0]~regout ) # (!\auto_hub|irf_reg[1][1]~regout )))) # 
// (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout )

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_cdr~combout ),
	.datac(\auto_hub|irf_reg[1][1]~regout ),
	.datad(\auto_hub|irf_reg[1][0]~regout ),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[18]~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[18]~21 .lut_mask = 16'h5777;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[18]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y21_N5
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[27] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~42_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[18]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [27]));

// Location: LCCOMB_X49_Y21_N10
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~40 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~40_combout  = 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~39_combout  & 
// (((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [27] & 
// !\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout )) # 
// (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~19_combout ))) # 
// (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~39_combout  & 
// (((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [27] & 
// !\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ))))

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~39_combout ),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~19_combout ),
	.datac(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [27]),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~40_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~40 .lut_mask = 16'h22F2;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y21_N11
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[26] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~40_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[18]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [26]));

// Location: LCCOMB_X49_Y21_N16
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[26]~feeder (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[26]~feeder_combout  = 
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [26]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [26]),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[26]~feeder .lut_mask = 16'hFF00;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y21_N17
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[26] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[26]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [26]));

// Location: LCCOMB_X48_Y22_N2
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|Mux37~0 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|Mux37~0_combout  = (!\auto_hub|irf_reg[1][0]~regout  & !\auto_hub|irf_reg[1][1]~regout )

	.dataa(\auto_hub|irf_reg[1][0]~regout ),
	.datab(vcc),
	.datac(\auto_hub|irf_reg[1][1]~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|Mux37~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|Mux37~0 .lut_mask = 16'h0505;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|Mux37~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y22_N3
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|DRsize.100 (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|Mux37~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_uir~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|DRsize.100~regout ));

// Location: LCCOMB_X47_Y22_N10
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[35]~6 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[35]~6_combout  = 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|DRsize.100~regout  & ((\altera_internal_jtag~TDIUTAP ))) # 
// (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|DRsize.100~regout  & 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [36]))

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [36]),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(vcc),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|DRsize.100~regout ),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[35]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[35]~6 .lut_mask = 16'hCCAA;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[35]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N4
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer|din_s1~feeder (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer|din_s1~feeder_combout  = \cpu_0|hbreak_enabled~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_0|hbreak_enabled~regout ),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer|din_s1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer|din_s1~feeder .lut_mask = 16'hFF00;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer|din_s1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y21_N5
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer|din_s1 (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer|din_s1~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer|din_s1~regout ));

// Location: LCFF_X37_Y21_N3
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer|dreg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer|din_s1~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer|dreg [0]));

// Location: LCCOMB_X37_Y21_N2
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~23 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~23_combout  = (\auto_hub|shadow_jsm|state [3] & (\auto_hub|node_ena[1]~reg0_regout  & 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer|dreg [0] & !\auto_hub|virtual_ir_scan_reg~regout )))

	.dataa(\auto_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|node_ena[1]~reg0_regout ),
	.datac(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|the_altera_std_synchronizer|dreg [0]),
	.datad(\auto_hub|virtual_ir_scan_reg~regout ),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~23 .lut_mask = 16'h0080;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y22_N6
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~22 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~22_combout  = 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [35] & 
// ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_cdr~combout ) # ((\auto_hub|irf_reg[1][0]~regout  & \auto_hub|irf_reg[1][1]~regout ))))

	.dataa(\auto_hub|irf_reg[1][0]~regout ),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_cdr~combout ),
	.datac(\auto_hub|irf_reg[1][1]~regout ),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [35]),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~22 .lut_mask = 16'hEC00;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y22_N24
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~24 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~24_combout  = 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~22_combout ) # ((!\auto_hub|irf_reg[1][0]~regout  & 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~23_combout  & !\auto_hub|irf_reg[1][1]~regout )))

	.dataa(\auto_hub|irf_reg[1][0]~regout ),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~23_combout ),
	.datac(\auto_hub|irf_reg[1][1]~regout ),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~22_combout ),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~24_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~24 .lut_mask = 16'hFF04;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y22_N11
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[35] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[35]~6_combout ),
	.sdata(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~24_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [35]));

// Location: LCFF_X48_Y21_N23
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[35] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [35]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [35]));

// Location: LCCOMB_X48_Y21_N22
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout  = 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [34] & 
// (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [35] & 
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout ))

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [34]),
	.datab(vcc),
	.datac(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [35]),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout ),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a .lut_mask = 16'h0A00;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y20_N3
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[2] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[2]~9_combout ),
	.sdata(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [26]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout ),
	.ena(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg [2]));

// Location: LCCOMB_X51_Y20_N4
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[3]~11 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[3]~11_combout  = (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg [3] & 
// (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[2]~10 )) # (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg [3] & 
// ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[2]~10 ) # (GND)))
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[3]~12  = CARRY((!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[2]~10 ) # 
// (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg [3]))

	.dataa(vcc),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[2]~10 ),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[3]~11_combout ),
	.cout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[3]~12 ));
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[3]~11 .lut_mask = 16'h3C3F;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[3]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X49_Y21_N3
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[27] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [27]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [27]));

// Location: LCFF_X51_Y20_N5
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[3] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[3]~11_combout ),
	.sdata(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [27]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout ),
	.ena(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg [3]));

// Location: LCCOMB_X51_Y20_N6
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[4]~13 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[4]~13_combout  = (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg [4] & 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[3]~12  $ (GND))) # (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg [4] & 
// (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[3]~12  & VCC))
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[4]~14  = CARRY((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg [4] & 
// !\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[3]~12 ))

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[3]~12 ),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[4]~13_combout ),
	.cout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[4]~14 ));
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[4]~13 .lut_mask = 16'hA50A;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[4]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y21_N26
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout  = 
// (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|ir [1] & 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|enable_action_strobe~regout  & 
// (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|ir [0] & 
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [35])))

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|ir [1]),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|enable_action_strobe~regout ),
	.datac(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|ir [0]),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [35]),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b .lut_mask = 16'h0400;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N26
cycloneii_lcell_comb \cpu_0|Equal1~0 (
// Equation(s):
// \cpu_0|Equal1~0_combout  = (\cpu_0|D_iw [3] & !\cpu_0|D_iw [4])

	.dataa(vcc),
	.datab(\cpu_0|D_iw [3]),
	.datac(vcc),
	.datad(\cpu_0|D_iw [4]),
	.cin(gnd),
	.combout(\cpu_0|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|Equal1~0 .lut_mask = 16'h00CC;
defparam \cpu_0|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N24
cycloneii_lcell_comb \rsp_xbar_demux_001|src1_valid~0 (
// Equation(s):
// \rsp_xbar_demux_001|src1_valid~0_combout  = (\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][50]~regout  & (\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|rp_valid~combout  & 
// ((\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout ) # (\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout ))))

	.dataa(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][50]~regout ),
	.datab(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout ),
	.datac(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout ),
	.datad(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|rp_valid~combout ),
	.cin(gnd),
	.combout(\rsp_xbar_demux_001|src1_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \rsp_xbar_demux_001|src1_valid~0 .lut_mask = 16'hA800;
defparam \rsp_xbar_demux_001|src1_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N28
cycloneii_lcell_comb \led_green_o_s1_translator|read_latency_shift_reg~8 (
// Equation(s):
// \led_green_o_s1_translator|read_latency_shift_reg~8_combout  = (\led_green_o_s1_translator|read_latency_shift_reg~4_combout  & (!\cpu_0_data_master_translator|read_accepted~regout  & \cpu_0|d_read~regout ))

	.dataa(\led_green_o_s1_translator|read_latency_shift_reg~4_combout ),
	.datab(\cpu_0_data_master_translator|read_accepted~regout ),
	.datac(\cpu_0|d_read~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\led_green_o_s1_translator|read_latency_shift_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \led_green_o_s1_translator|read_latency_shift_reg~8 .lut_mask = 16'h2020;
defparam \led_green_o_s1_translator|read_latency_shift_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y17_N29
cycloneii_lcell_ff \led_green_o_s1_translator|read_latency_shift_reg[0] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\led_green_o_s1_translator|read_latency_shift_reg~8_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\led_green_o_s1_translator|read_latency_shift_reg [0]));

// Location: LCCOMB_X32_Y17_N26
cycloneii_lcell_comb \custom_counter_component_0|always2~5 (
// Equation(s):
// \custom_counter_component_0|always2~5_combout  = (\addr_router_001|Equal2~3_combout  & (!\cpu_0_data_master_translator|write_accepted~regout  & (!\custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & 
// \cpu_0|the_experiment2_cpu_0_test_bench|d_write~regout )))

	.dataa(\addr_router_001|Equal2~3_combout ),
	.datab(\cpu_0_data_master_translator|write_accepted~regout ),
	.datac(\custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datad(\cpu_0|the_experiment2_cpu_0_test_bench|d_write~regout ),
	.cin(gnd),
	.combout(\custom_counter_component_0|always2~5_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|always2~5 .lut_mask = 16'h0200;
defparam \custom_counter_component_0|always2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y16_N30
cycloneii_lcell_comb \addr_router_001|Equal2~3 (
// Equation(s):
// \addr_router_001|Equal2~3_combout  = (!\cpu_0|W_alu_result [6] & (!\cpu_0|W_alu_result [5] & (!\cpu_0|W_alu_result [4] & \addr_router_001|Equal2~2_combout )))

	.dataa(\cpu_0|W_alu_result [6]),
	.datab(\cpu_0|W_alu_result [5]),
	.datac(\cpu_0|W_alu_result [4]),
	.datad(\addr_router_001|Equal2~2_combout ),
	.cin(gnd),
	.combout(\addr_router_001|Equal2~3_combout ),
	.cout());
// synopsys translate_off
defparam \addr_router_001|Equal2~3 .lut_mask = 16'h0100;
defparam \addr_router_001|Equal2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N2
cycloneii_lcell_comb \custom_counter_component_0|always2~2 (
// Equation(s):
// \custom_counter_component_0|always2~2_combout  = (!\custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & \addr_router_001|Equal2~3_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datad(\addr_router_001|Equal2~3_combout ),
	.cin(gnd),
	.combout(\custom_counter_component_0|always2~2_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|always2~2 .lut_mask = 16'h0F00;
defparam \custom_counter_component_0|always2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N20
cycloneii_lcell_comb \led_red_o_s1_translator|wait_latency_counter[0]~0 (
// Equation(s):
// \led_red_o_s1_translator|wait_latency_counter[0]~0_combout  = (\cpu_0_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout  & \push_button_i_s1_translator|waitrequest_reset_override~regout )

	.dataa(vcc),
	.datab(\cpu_0_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout ),
	.datac(\push_button_i_s1_translator|waitrequest_reset_override~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\led_red_o_s1_translator|wait_latency_counter[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \led_red_o_s1_translator|wait_latency_counter[0]~0 .lut_mask = 16'hC0C0;
defparam \led_red_o_s1_translator|wait_latency_counter[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N22
cycloneii_lcell_comb \custom_counter_component_0_avalon_slave_0_translator|wait_latency_counter~2 (
// Equation(s):
// \custom_counter_component_0_avalon_slave_0_translator|wait_latency_counter~2_combout  = (\custom_counter_component_0_avalon_slave_0_translator|Add0~0_combout  & (\custom_counter_component_0|always2~2_combout  & 
// (\led_red_o_s1_translator|wait_latency_counter[0]~0_combout  & !\custom_counter_component_0_avalon_slave_0_translator|wait_latency_counter[1]~0_combout )))

	.dataa(\custom_counter_component_0_avalon_slave_0_translator|Add0~0_combout ),
	.datab(\custom_counter_component_0|always2~2_combout ),
	.datac(\led_red_o_s1_translator|wait_latency_counter[0]~0_combout ),
	.datad(\custom_counter_component_0_avalon_slave_0_translator|wait_latency_counter[1]~0_combout ),
	.cin(gnd),
	.combout(\custom_counter_component_0_avalon_slave_0_translator|wait_latency_counter~2_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0_avalon_slave_0_translator|wait_latency_counter~2 .lut_mask = 16'h0080;
defparam \custom_counter_component_0_avalon_slave_0_translator|wait_latency_counter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y17_N23
cycloneii_lcell_ff \custom_counter_component_0_avalon_slave_0_translator|wait_latency_counter[1] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\custom_counter_component_0_avalon_slave_0_translator|wait_latency_counter~2_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0_avalon_slave_0_translator|wait_latency_counter [1]));

// Location: LCCOMB_X32_Y17_N0
cycloneii_lcell_comb \custom_counter_component_0_avalon_slave_0_translator|wait_latency_counter[1]~0 (
// Equation(s):
// \custom_counter_component_0_avalon_slave_0_translator|wait_latency_counter[1]~0_combout  = (!\custom_counter_component_0_avalon_slave_0_translator|wait_latency_counter [1] & (\custom_counter_component_0_avalon_slave_0_translator|wait_latency_counter [0] $ 
// (\custom_counter_component_0|always2~5_combout )))

	.dataa(\custom_counter_component_0_avalon_slave_0_translator|wait_latency_counter [0]),
	.datab(\custom_counter_component_0|always2~5_combout ),
	.datac(vcc),
	.datad(\custom_counter_component_0_avalon_slave_0_translator|wait_latency_counter [1]),
	.cin(gnd),
	.combout(\custom_counter_component_0_avalon_slave_0_translator|wait_latency_counter[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0_avalon_slave_0_translator|wait_latency_counter[1]~0 .lut_mask = 16'h0066;
defparam \custom_counter_component_0_avalon_slave_0_translator|wait_latency_counter[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N10
cycloneii_lcell_comb \led_green_o_s1_translator|read_latency_shift_reg~5 (
// Equation(s):
// \led_green_o_s1_translator|read_latency_shift_reg~5_combout  = (!\cpu_0|W_alu_result [6] & !\cpu_0|W_alu_result [5])

	.dataa(\cpu_0|W_alu_result [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_0|W_alu_result [5]),
	.cin(gnd),
	.combout(\led_green_o_s1_translator|read_latency_shift_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \led_green_o_s1_translator|read_latency_shift_reg~5 .lut_mask = 16'h0055;
defparam \led_green_o_s1_translator|read_latency_shift_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N18
cycloneii_lcell_comb \cmd_xbar_demux_001|sink_ready~5 (
// Equation(s):
// \cmd_xbar_demux_001|sink_ready~5_combout  = (\push_button_i_s1_translator|waitrequest_reset_override~regout  & (!\cpu_0|W_alu_result [4] & (\led_green_o_s1_translator|read_latency_shift_reg~5_combout  & \addr_router_001|Equal2~2_combout )))

	.dataa(\push_button_i_s1_translator|waitrequest_reset_override~regout ),
	.datab(\cpu_0|W_alu_result [4]),
	.datac(\led_green_o_s1_translator|read_latency_shift_reg~5_combout ),
	.datad(\addr_router_001|Equal2~2_combout ),
	.cin(gnd),
	.combout(\cmd_xbar_demux_001|sink_ready~5_combout ),
	.cout());
// synopsys translate_off
defparam \cmd_xbar_demux_001|sink_ready~5 .lut_mask = 16'h2000;
defparam \cmd_xbar_demux_001|sink_ready~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N30
cycloneii_lcell_comb \custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1 (
// Equation(s):
// \custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout  = (!\cpu_0_data_master_translator|read_accepted~regout  & 
// (\custom_counter_component_0_avalon_slave_0_translator|wait_latency_counter[1]~0_combout  & (\cmd_xbar_demux_001|sink_ready~5_combout  & \cpu_0|d_read~regout )))

	.dataa(\cpu_0_data_master_translator|read_accepted~regout ),
	.datab(\custom_counter_component_0_avalon_slave_0_translator|wait_latency_counter[1]~0_combout ),
	.datac(\cmd_xbar_demux_001|sink_ready~5_combout ),
	.datad(\cpu_0|d_read~regout ),
	.cin(gnd),
	.combout(\custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1 .lut_mask = 16'h4000;
defparam \custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N8
cycloneii_lcell_comb \custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2 (
// Equation(s):
// \custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout  = (\custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0] & 
// (!\custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg [0] & ((\custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout ) # 
// (\custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1])))) # (!\custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0] & 
// (((\custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]))))

	.dataa(\custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0]),
	.datab(\custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout ),
	.datac(\custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datad(\custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2 .lut_mask = 16'h50F8;
defparam \custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y17_N9
cycloneii_lcell_ff \custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]));

// Location: LCCOMB_X32_Y17_N16
cycloneii_lcell_comb \cmd_xbar_demux_001|sink_ready~1 (
// Equation(s):
// \cmd_xbar_demux_001|sink_ready~1_combout  = (!\cpu_0|W_alu_result [4] & (!\custom_counter_component_0_avalon_slave_0_translator|wait_latency_counter [1] & \push_button_i_s1_translator|waitrequest_reset_override~regout ))

	.dataa(\cpu_0|W_alu_result [4]),
	.datab(\custom_counter_component_0_avalon_slave_0_translator|wait_latency_counter [1]),
	.datac(\push_button_i_s1_translator|waitrequest_reset_override~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\cmd_xbar_demux_001|sink_ready~1_combout ),
	.cout());
// synopsys translate_off
defparam \cmd_xbar_demux_001|sink_ready~1 .lut_mask = 16'h1010;
defparam \cmd_xbar_demux_001|sink_ready~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N18
cycloneii_lcell_comb \cmd_xbar_demux_001|sink_ready~2 (
// Equation(s):
// \cmd_xbar_demux_001|sink_ready~2_combout  = (\cmd_xbar_demux_001|sink_ready~0_combout  & (!\custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & (\cmd_xbar_demux_001|sink_ready~1_combout  & 
// \addr_router_001|Equal2~2_combout )))

	.dataa(\cmd_xbar_demux_001|sink_ready~0_combout ),
	.datab(\custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datac(\cmd_xbar_demux_001|sink_ready~1_combout ),
	.datad(\addr_router_001|Equal2~2_combout ),
	.cin(gnd),
	.combout(\cmd_xbar_demux_001|sink_ready~2_combout ),
	.cout());
// synopsys translate_off
defparam \cmd_xbar_demux_001|sink_ready~2 .lut_mask = 16'h2000;
defparam \cmd_xbar_demux_001|sink_ready~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N28
cycloneii_lcell_comb \custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2 (
// Equation(s):
// \custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout  = (!\cpu_0_data_master_translator|read_accepted~regout  & (\cmd_xbar_demux_001|sink_ready~2_combout  & \cpu_0|d_read~regout ))

	.dataa(\cpu_0_data_master_translator|read_accepted~regout ),
	.datab(\cmd_xbar_demux_001|sink_ready~2_combout ),
	.datac(vcc),
	.datad(\cpu_0|d_read~regout ),
	.cin(gnd),
	.combout(\custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2 .lut_mask = 16'h4400;
defparam \custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y17_N29
cycloneii_lcell_ff \custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg[0] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg [0]));

// Location: LCCOMB_X33_Y19_N8
cycloneii_lcell_comb \rsp_xbar_mux_001|WideOr1~0 (
// Equation(s):
// \rsp_xbar_mux_001|WideOr1~0_combout  = (!\led_green_o_s1_translator|read_latency_shift_reg [0] & (!\custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg [0] & ((!\cpu_0_jtag_debug_module_translator|read_latency_shift_reg [0]) # 
// (!\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout ))))

	.dataa(\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout ),
	.datab(\cpu_0_jtag_debug_module_translator|read_latency_shift_reg [0]),
	.datac(\led_green_o_s1_translator|read_latency_shift_reg [0]),
	.datad(\custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\rsp_xbar_mux_001|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \rsp_xbar_mux_001|WideOr1~0 .lut_mask = 16'h0007;
defparam \rsp_xbar_mux_001|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N22
cycloneii_lcell_comb \rsp_xbar_mux_001|WideOr1 (
// Equation(s):
// \rsp_xbar_mux_001|WideOr1~combout  = (\rsp_xbar_mux_001|WideOr1~1_combout  & (!\rsp_xbar_demux_001|src1_valid~0_combout  & \rsp_xbar_mux_001|WideOr1~0_combout ))

	.dataa(\rsp_xbar_mux_001|WideOr1~1_combout ),
	.datab(\rsp_xbar_demux_001|src1_valid~0_combout ),
	.datac(\rsp_xbar_mux_001|WideOr1~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\rsp_xbar_mux_001|WideOr1~combout ),
	.cout());
// synopsys translate_off
defparam \rsp_xbar_mux_001|WideOr1 .lut_mask = 16'h2020;
defparam \rsp_xbar_mux_001|WideOr1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y20_N10
cycloneii_lcell_comb \cpu_0|D_ctrl_ld~4 (
// Equation(s):
// \cpu_0|D_ctrl_ld~4_combout  = (\cpu_0|D_iw [0] & (\cpu_0|D_iw [1] & ((\cpu_0|D_iw [2]) # (!\cpu_0|D_iw [4]))))

	.dataa(\cpu_0|D_iw [4]),
	.datab(\cpu_0|D_iw [0]),
	.datac(\cpu_0|D_iw [1]),
	.datad(\cpu_0|D_iw [2]),
	.cin(gnd),
	.combout(\cpu_0|D_ctrl_ld~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|D_ctrl_ld~4 .lut_mask = 16'hC040;
defparam \cpu_0|D_ctrl_ld~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y20_N11
cycloneii_lcell_ff \cpu_0|R_ctrl_ld (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|D_ctrl_ld~4_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|R_ctrl_ld~regout ));

// Location: LCCOMB_X38_Y17_N0
cycloneii_lcell_comb \cpu_0|d_read_nxt (
// Equation(s):
// \cpu_0|d_read_nxt~combout  = (\cpu_0|E_new_inst~regout  & ((\cpu_0|R_ctrl_ld~regout ) # ((\rsp_xbar_mux_001|WideOr1~combout  & \cpu_0|d_read~regout )))) # (!\cpu_0|E_new_inst~regout  & (\rsp_xbar_mux_001|WideOr1~combout  & (\cpu_0|d_read~regout )))

	.dataa(\cpu_0|E_new_inst~regout ),
	.datab(\rsp_xbar_mux_001|WideOr1~combout ),
	.datac(\cpu_0|d_read~regout ),
	.datad(\cpu_0|R_ctrl_ld~regout ),
	.cin(gnd),
	.combout(\cpu_0|d_read_nxt~combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|d_read_nxt .lut_mask = 16'hEAC0;
defparam \cpu_0|d_read_nxt .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y17_N1
cycloneii_lcell_ff \cpu_0|d_read (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|d_read_nxt~combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|d_read~regout ));

// Location: LCCOMB_X37_Y19_N8
cycloneii_lcell_comb \cpu_0|av_ld_align_cycle_nxt[0]~0 (
// Equation(s):
// \cpu_0|av_ld_align_cycle_nxt[0]~0_combout  = (!\cpu_0|av_ld_align_cycle [0] & ((\rsp_xbar_mux_001|WideOr1~combout ) # (!\cpu_0|d_read~regout )))

	.dataa(vcc),
	.datab(\cpu_0|d_read~regout ),
	.datac(\cpu_0|av_ld_align_cycle [0]),
	.datad(\rsp_xbar_mux_001|WideOr1~combout ),
	.cin(gnd),
	.combout(\cpu_0|av_ld_align_cycle_nxt[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|av_ld_align_cycle_nxt[0]~0 .lut_mask = 16'h0F03;
defparam \cpu_0|av_ld_align_cycle_nxt[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y19_N9
cycloneii_lcell_ff \cpu_0|av_ld_align_cycle[0] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|av_ld_align_cycle_nxt[0]~0_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|av_ld_align_cycle [0]));

// Location: LCCOMB_X37_Y19_N28
cycloneii_lcell_comb \cpu_0|av_ld_align_cycle_nxt[1]~1 (
// Equation(s):
// \cpu_0|av_ld_align_cycle_nxt[1]~1_combout  = (\rsp_xbar_mux_001|WideOr1~combout  & (\cpu_0|av_ld_align_cycle [0] $ ((\cpu_0|av_ld_align_cycle [1])))) # (!\rsp_xbar_mux_001|WideOr1~combout  & (!\cpu_0|d_read~regout  & (\cpu_0|av_ld_align_cycle [0] $ 
// (\cpu_0|av_ld_align_cycle [1]))))

	.dataa(\rsp_xbar_mux_001|WideOr1~combout ),
	.datab(\cpu_0|av_ld_align_cycle [0]),
	.datac(\cpu_0|av_ld_align_cycle [1]),
	.datad(\cpu_0|d_read~regout ),
	.cin(gnd),
	.combout(\cpu_0|av_ld_align_cycle_nxt[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|av_ld_align_cycle_nxt[1]~1 .lut_mask = 16'h283C;
defparam \cpu_0|av_ld_align_cycle_nxt[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y19_N29
cycloneii_lcell_ff \cpu_0|av_ld_align_cycle[1] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|av_ld_align_cycle_nxt[1]~1_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|av_ld_align_cycle [1]));

// Location: LCCOMB_X37_Y19_N6
cycloneii_lcell_comb \cpu_0|av_ld_aligning_data_nxt~0 (
// Equation(s):
// \cpu_0|av_ld_aligning_data_nxt~0_combout  = (\cpu_0|av_ld_aligning_data~regout  & ((\cpu_0|Equal1~0_combout  $ (!\cpu_0|av_ld_align_cycle [0])) # (!\cpu_0|av_ld_align_cycle [1])))

	.dataa(\cpu_0|av_ld_aligning_data~regout ),
	.datab(\cpu_0|Equal1~0_combout ),
	.datac(\cpu_0|av_ld_align_cycle [0]),
	.datad(\cpu_0|av_ld_align_cycle [1]),
	.cin(gnd),
	.combout(\cpu_0|av_ld_aligning_data_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|av_ld_aligning_data_nxt~0 .lut_mask = 16'h82AA;
defparam \cpu_0|av_ld_aligning_data_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N18
cycloneii_lcell_comb \cpu_0|av_ld_aligning_data_nxt~2 (
// Equation(s):
// \cpu_0|av_ld_aligning_data_nxt~2_combout  = (\cpu_0|av_ld_aligning_data_nxt~0_combout ) # ((\cpu_0|av_ld_aligning_data_nxt~1_combout  & (\cpu_0|d_read~regout  & !\rsp_xbar_mux_001|WideOr1~combout )))

	.dataa(\cpu_0|av_ld_aligning_data_nxt~1_combout ),
	.datab(\cpu_0|av_ld_aligning_data_nxt~0_combout ),
	.datac(\cpu_0|d_read~regout ),
	.datad(\rsp_xbar_mux_001|WideOr1~combout ),
	.cin(gnd),
	.combout(\cpu_0|av_ld_aligning_data_nxt~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|av_ld_aligning_data_nxt~2 .lut_mask = 16'hCCEC;
defparam \cpu_0|av_ld_aligning_data_nxt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y17_N19
cycloneii_lcell_ff \cpu_0|av_ld_aligning_data (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|av_ld_aligning_data_nxt~2_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|av_ld_aligning_data~regout ));

// Location: LCCOMB_X38_Y16_N30
cycloneii_lcell_comb \cpu_0|av_ld_rshift8~1 (
// Equation(s):
// \cpu_0|av_ld_rshift8~1_combout  = (!\cpu_0|av_ld_aligning_data~regout ) # (!\cpu_0|av_ld_rshift8~0_combout )

	.dataa(\cpu_0|av_ld_rshift8~0_combout ),
	.datab(vcc),
	.datac(\cpu_0|av_ld_aligning_data~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu_0|av_ld_rshift8~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|av_ld_rshift8~1 .lut_mask = 16'h5F5F;
defparam \cpu_0|av_ld_rshift8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N6
cycloneii_lcell_comb \rsp_xbar_mux_001|src_payload~7 (
// Equation(s):
// \rsp_xbar_mux_001|src_payload~7_combout  = (\cpu_0_jtag_debug_module_translator|read_latency_shift_reg [0] & (\cpu_0_jtag_debug_module_translator|av_readdata_pre [3] & 
// \cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout ))

	.dataa(vcc),
	.datab(\cpu_0_jtag_debug_module_translator|read_latency_shift_reg [0]),
	.datac(\cpu_0_jtag_debug_module_translator|av_readdata_pre [3]),
	.datad(\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout ),
	.cin(gnd),
	.combout(\rsp_xbar_mux_001|src_payload~7_combout ),
	.cout());
// synopsys translate_off
defparam \rsp_xbar_mux_001|src_payload~7 .lut_mask = 16'hC000;
defparam \rsp_xbar_mux_001|src_payload~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N20
cycloneii_lcell_comb \push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout  = (\push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0] & (!\cpu_0_data_master_translator|read_accepted~regout  & 
// (\cpu_0|d_read~regout  & !\push_button_i_s1_translator|read_latency_shift_reg [0])))

	.dataa(\push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0]),
	.datab(\cpu_0_data_master_translator|read_accepted~regout ),
	.datac(\cpu_0|d_read~regout ),
	.datad(\push_button_i_s1_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 16'h0020;
defparam \push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y16_N14
cycloneii_lcell_comb \addr_router_001|Equal5~0 (
// Equation(s):
// \addr_router_001|Equal5~0_combout  = (!\cpu_0|W_alu_result [6] & (\cpu_0|W_alu_result [5] & (\cpu_0|W_alu_result [4] & \addr_router_001|Equal2~2_combout )))

	.dataa(\cpu_0|W_alu_result [6]),
	.datab(\cpu_0|W_alu_result [5]),
	.datac(\cpu_0|W_alu_result [4]),
	.datad(\addr_router_001|Equal2~2_combout ),
	.cin(gnd),
	.combout(\addr_router_001|Equal5~0_combout ),
	.cout());
// synopsys translate_off
defparam \addr_router_001|Equal5~0 .lut_mask = 16'h4000;
defparam \addr_router_001|Equal5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N30
cycloneii_lcell_comb \push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1 (
// Equation(s):
// \push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout  = (\push_button_i_s1_translator|wait_latency_counter[1]~0_combout  & (\push_button_i_s1_translator|waitrequest_reset_override~regout  & 
// (\push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout  & \addr_router_001|Equal5~0_combout )))

	.dataa(\push_button_i_s1_translator|wait_latency_counter[1]~0_combout ),
	.datab(\push_button_i_s1_translator|waitrequest_reset_override~regout ),
	.datac(\push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout ),
	.datad(\addr_router_001|Equal5~0_combout ),
	.cin(gnd),
	.combout(\push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1 .lut_mask = 16'h8000;
defparam \push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N28
cycloneii_lcell_comb \push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2 (
// Equation(s):
// \push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout  = (\push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout ) # 
// ((\push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & ((!\push_button_i_s1_translator|read_latency_shift_reg [0]) # (!\push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0]))))

	.dataa(\push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0]),
	.datab(\push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout ),
	.datac(\push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datad(\push_button_i_s1_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2 .lut_mask = 16'hDCFC;
defparam \push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y18_N29
cycloneii_lcell_ff \push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]));

// Location: LCCOMB_X31_Y18_N22
cycloneii_lcell_comb \push_button_i_s1_translator_avalon_universal_slave_0_agent|m0_write~0 (
// Equation(s):
// \push_button_i_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout  = (\cpu_0|W_alu_result [5] & (!\push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & (!\cpu_0|W_alu_result [6] & \cpu_0|W_alu_result [4])))

	.dataa(\cpu_0|W_alu_result [5]),
	.datab(\push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datac(\cpu_0|W_alu_result [6]),
	.datad(\cpu_0|W_alu_result [4]),
	.cin(gnd),
	.combout(\push_button_i_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout ),
	.cout());
// synopsys translate_off
defparam \push_button_i_s1_translator_avalon_universal_slave_0_agent|m0_write~0 .lut_mask = 16'h0200;
defparam \push_button_i_s1_translator_avalon_universal_slave_0_agent|m0_write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N24
cycloneii_lcell_comb \push_button_i_s1_translator_avalon_universal_slave_0_agent|m0_write~1 (
// Equation(s):
// \push_button_i_s1_translator_avalon_universal_slave_0_agent|m0_write~1_combout  = (\addr_router_001|Equal2~2_combout  & (\push_button_i_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout  & 
// (!\cpu_0_data_master_translator|write_accepted~regout  & \cpu_0|the_experiment2_cpu_0_test_bench|d_write~regout )))

	.dataa(\addr_router_001|Equal2~2_combout ),
	.datab(\push_button_i_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout ),
	.datac(\cpu_0_data_master_translator|write_accepted~regout ),
	.datad(\cpu_0|the_experiment2_cpu_0_test_bench|d_write~regout ),
	.cin(gnd),
	.combout(\push_button_i_s1_translator_avalon_universal_slave_0_agent|m0_write~1_combout ),
	.cout());
// synopsys translate_off
defparam \push_button_i_s1_translator_avalon_universal_slave_0_agent|m0_write~1 .lut_mask = 16'h0800;
defparam \push_button_i_s1_translator_avalon_universal_slave_0_agent|m0_write~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N16
cycloneii_lcell_comb \push_button_i_s1_translator|wait_latency_counter[1]~1 (
// Equation(s):
// \push_button_i_s1_translator|wait_latency_counter[1]~1_combout  = (!\push_button_i_s1_translator|wait_latency_counter[1]~0_combout  & (!\push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & 
// (\led_red_o_s1_translator|wait_latency_counter[0]~0_combout  & \addr_router_001|Equal5~0_combout )))

	.dataa(\push_button_i_s1_translator|wait_latency_counter[1]~0_combout ),
	.datab(\push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datac(\led_red_o_s1_translator|wait_latency_counter[0]~0_combout ),
	.datad(\addr_router_001|Equal5~0_combout ),
	.cin(gnd),
	.combout(\push_button_i_s1_translator|wait_latency_counter[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \push_button_i_s1_translator|wait_latency_counter[1]~1 .lut_mask = 16'h1000;
defparam \push_button_i_s1_translator|wait_latency_counter[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N24
cycloneii_lcell_comb \push_button_i_s1_translator|wait_latency_counter~3 (
// Equation(s):
// \push_button_i_s1_translator|wait_latency_counter~3_combout  = (\push_button_i_s1_translator|wait_latency_counter[1]~1_combout  & (\push_button_i_s1_translator|wait_latency_counter [0] $ (\push_button_i_s1_translator|wait_latency_counter [1])))

	.dataa(\push_button_i_s1_translator|wait_latency_counter [0]),
	.datab(vcc),
	.datac(\push_button_i_s1_translator|wait_latency_counter [1]),
	.datad(\push_button_i_s1_translator|wait_latency_counter[1]~1_combout ),
	.cin(gnd),
	.combout(\push_button_i_s1_translator|wait_latency_counter~3_combout ),
	.cout());
// synopsys translate_off
defparam \push_button_i_s1_translator|wait_latency_counter~3 .lut_mask = 16'h5A00;
defparam \push_button_i_s1_translator|wait_latency_counter~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y18_N25
cycloneii_lcell_ff \push_button_i_s1_translator|wait_latency_counter[1] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\push_button_i_s1_translator|wait_latency_counter~3_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\push_button_i_s1_translator|wait_latency_counter [1]));

// Location: LCCOMB_X31_Y18_N2
cycloneii_lcell_comb \push_button_i_s1_translator|read_latency_shift_reg~2 (
// Equation(s):
// \push_button_i_s1_translator|read_latency_shift_reg~2_combout  = (!\push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & (\push_button_i_s1_translator|waitrequest_reset_override~regout  & 
// !\push_button_i_s1_translator|wait_latency_counter [1]))

	.dataa(vcc),
	.datab(\push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datac(\push_button_i_s1_translator|waitrequest_reset_override~regout ),
	.datad(\push_button_i_s1_translator|wait_latency_counter [1]),
	.cin(gnd),
	.combout(\push_button_i_s1_translator|read_latency_shift_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \push_button_i_s1_translator|read_latency_shift_reg~2 .lut_mask = 16'h0030;
defparam \push_button_i_s1_translator|read_latency_shift_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N18
cycloneii_lcell_comb \push_button_i_s1_translator|read_latency_shift_reg~3 (
// Equation(s):
// \push_button_i_s1_translator|read_latency_shift_reg~3_combout  = (\addr_router_001|Equal5~0_combout  & (\push_button_i_s1_translator|read_latency_shift_reg~2_combout  & (\push_button_i_s1_translator|wait_latency_counter [0] $ 
// (\push_button_i_s1_translator_avalon_universal_slave_0_agent|m0_write~1_combout ))))

	.dataa(\push_button_i_s1_translator|wait_latency_counter [0]),
	.datab(\push_button_i_s1_translator_avalon_universal_slave_0_agent|m0_write~1_combout ),
	.datac(\addr_router_001|Equal5~0_combout ),
	.datad(\push_button_i_s1_translator|read_latency_shift_reg~2_combout ),
	.cin(gnd),
	.combout(\push_button_i_s1_translator|read_latency_shift_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \push_button_i_s1_translator|read_latency_shift_reg~3 .lut_mask = 16'h6000;
defparam \push_button_i_s1_translator|read_latency_shift_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N6
cycloneii_lcell_comb \push_button_i_s1_translator|read_latency_shift_reg~4 (
// Equation(s):
// \push_button_i_s1_translator|read_latency_shift_reg~4_combout  = (\cpu_0|d_read~regout  & (!\cpu_0_data_master_translator|read_accepted~regout  & \push_button_i_s1_translator|read_latency_shift_reg~3_combout ))

	.dataa(\cpu_0|d_read~regout ),
	.datab(\cpu_0_data_master_translator|read_accepted~regout ),
	.datac(\push_button_i_s1_translator|read_latency_shift_reg~3_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\push_button_i_s1_translator|read_latency_shift_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \push_button_i_s1_translator|read_latency_shift_reg~4 .lut_mask = 16'h2020;
defparam \push_button_i_s1_translator|read_latency_shift_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y18_N7
cycloneii_lcell_ff \push_button_i_s1_translator|read_latency_shift_reg[0] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\push_button_i_s1_translator|read_latency_shift_reg~4_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\push_button_i_s1_translator|read_latency_shift_reg [0]));

// Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \push_button_i_external_connection_export[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\push_button_i_external_connection_export~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(push_button_i_external_connection_export[3]));
// synopsys translate_off
defparam \push_button_i_external_connection_export[3]~I .input_async_reset = "none";
defparam \push_button_i_external_connection_export[3]~I .input_power_up = "low";
defparam \push_button_i_external_connection_export[3]~I .input_register_mode = "none";
defparam \push_button_i_external_connection_export[3]~I .input_sync_reset = "none";
defparam \push_button_i_external_connection_export[3]~I .oe_async_reset = "none";
defparam \push_button_i_external_connection_export[3]~I .oe_power_up = "low";
defparam \push_button_i_external_connection_export[3]~I .oe_register_mode = "none";
defparam \push_button_i_external_connection_export[3]~I .oe_sync_reset = "none";
defparam \push_button_i_external_connection_export[3]~I .operation_mode = "input";
defparam \push_button_i_external_connection_export[3]~I .output_async_reset = "none";
defparam \push_button_i_external_connection_export[3]~I .output_power_up = "low";
defparam \push_button_i_external_connection_export[3]~I .output_register_mode = "none";
defparam \push_button_i_external_connection_export[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X32_Y18_N15
cycloneii_lcell_ff \push_button_i|d1_data_in[3] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\push_button_i_external_connection_export~combout [3]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\push_button_i|d1_data_in [3]));

// Location: LCCOMB_X31_Y19_N16
cycloneii_lcell_comb \push_button_i_s1_translator|wait_latency_counter~2 (
// Equation(s):
// \push_button_i_s1_translator|wait_latency_counter~2_combout  = (!\push_button_i_s1_translator|wait_latency_counter [0] & \push_button_i_s1_translator|wait_latency_counter[1]~1_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\push_button_i_s1_translator|wait_latency_counter [0]),
	.datad(\push_button_i_s1_translator|wait_latency_counter[1]~1_combout ),
	.cin(gnd),
	.combout(\push_button_i_s1_translator|wait_latency_counter~2_combout ),
	.cout());
// synopsys translate_off
defparam \push_button_i_s1_translator|wait_latency_counter~2 .lut_mask = 16'h0F00;
defparam \push_button_i_s1_translator|wait_latency_counter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y19_N17
cycloneii_lcell_ff \push_button_i_s1_translator|wait_latency_counter[0] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\push_button_i_s1_translator|wait_latency_counter~2_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\push_button_i_s1_translator|wait_latency_counter [0]));

// Location: LCCOMB_X33_Y18_N8
cycloneii_lcell_comb \push_button_i|read_mux_out~8 (
// Equation(s):
// \push_button_i|read_mux_out~8_combout  = (\cpu_0|W_alu_result [3] & \cpu_0|W_alu_result [2])

	.dataa(vcc),
	.datab(\cpu_0|W_alu_result [3]),
	.datac(vcc),
	.datad(\cpu_0|W_alu_result [2]),
	.cin(gnd),
	.combout(\push_button_i|read_mux_out~8_combout ),
	.cout());
// synopsys translate_off
defparam \push_button_i|read_mux_out~8 .lut_mask = 16'hCC00;
defparam \push_button_i|read_mux_out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N28
cycloneii_lcell_comb \push_button_i|edge_capture_wr_strobe~0 (
// Equation(s):
// \push_button_i|edge_capture_wr_strobe~0_combout  = (!\push_button_i_s1_translator|wait_latency_counter [1] & (\push_button_i_s1_translator_avalon_universal_slave_0_agent|m0_write~1_combout  & (!\push_button_i_s1_translator|wait_latency_counter [0] & 
// \push_button_i|read_mux_out~8_combout )))

	.dataa(\push_button_i_s1_translator|wait_latency_counter [1]),
	.datab(\push_button_i_s1_translator_avalon_universal_slave_0_agent|m0_write~1_combout ),
	.datac(\push_button_i_s1_translator|wait_latency_counter [0]),
	.datad(\push_button_i|read_mux_out~8_combout ),
	.cin(gnd),
	.combout(\push_button_i|edge_capture_wr_strobe~0_combout ),
	.cout());
// synopsys translate_off
defparam \push_button_i|edge_capture_wr_strobe~0 .lut_mask = 16'h0400;
defparam \push_button_i|edge_capture_wr_strobe~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N2
cycloneii_lcell_comb \push_button_i|edge_capture~2 (
// Equation(s):
// \push_button_i|edge_capture~2_combout  = (!\push_button_i|edge_capture_wr_strobe~0_combout  & ((\push_button_i|edge_capture [3]) # ((!\push_button_i|d2_data_in [3] & \push_button_i|d1_data_in [3]))))

	.dataa(\push_button_i|d2_data_in [3]),
	.datab(\push_button_i|d1_data_in [3]),
	.datac(\push_button_i|edge_capture [3]),
	.datad(\push_button_i|edge_capture_wr_strobe~0_combout ),
	.cin(gnd),
	.combout(\push_button_i|edge_capture~2_combout ),
	.cout());
// synopsys translate_off
defparam \push_button_i|edge_capture~2 .lut_mask = 16'h00F4;
defparam \push_button_i|edge_capture~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y18_N3
cycloneii_lcell_ff \push_button_i|edge_capture[3] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\push_button_i|edge_capture~2_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\push_button_i|edge_capture [3]));

// Location: LCCOMB_X32_Y18_N0
cycloneii_lcell_comb \push_button_i|read_mux_out[3] (
// Equation(s):
// \push_button_i|read_mux_out [3] = (\push_button_i|read_mux_out[3]~12_combout ) # ((\cpu_0|W_alu_result [3] & (\push_button_i|edge_capture [3] & \cpu_0|W_alu_result [2])))

	.dataa(\push_button_i|read_mux_out[3]~12_combout ),
	.datab(\cpu_0|W_alu_result [3]),
	.datac(\push_button_i|edge_capture [3]),
	.datad(\cpu_0|W_alu_result [2]),
	.cin(gnd),
	.combout(\push_button_i|read_mux_out [3]),
	.cout());
// synopsys translate_off
defparam \push_button_i|read_mux_out[3] .lut_mask = 16'hEAAA;
defparam \push_button_i|read_mux_out[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y18_N1
cycloneii_lcell_ff \push_button_i|readdata[3] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\push_button_i|read_mux_out [3]),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\push_button_i|readdata [3]));

// Location: LCFF_X33_Y18_N17
cycloneii_lcell_ff \push_button_i_s1_translator|av_readdata_pre[3] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\push_button_i|readdata [3]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\push_button_i_s1_translator|av_readdata_pre [3]));

// Location: LCCOMB_X46_Y17_N4
cycloneii_lcell_comb \cpu_0|Equal101~0 (
// Equation(s):
// \cpu_0|Equal101~0_combout  = (!\cpu_0|D_iw [11] & (!\cpu_0|D_iw [13] & !\cpu_0|D_iw [12]))

	.dataa(vcc),
	.datab(\cpu_0|D_iw [11]),
	.datac(\cpu_0|D_iw [13]),
	.datad(\cpu_0|D_iw [12]),
	.cin(gnd),
	.combout(\cpu_0|Equal101~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|Equal101~0 .lut_mask = 16'h0003;
defparam \cpu_0|Equal101~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y17_N18
cycloneii_lcell_comb \cpu_0|D_ctrl_br_cmp~0 (
// Equation(s):
// \cpu_0|D_ctrl_br_cmp~0_combout  = (\cpu_0|D_iw [5] & ((\cpu_0|Equal2~3_combout ) # ((\cpu_0|Equal101~0_combout  & \cpu_0|Equal2~0_combout ))))

	.dataa(\cpu_0|D_iw [5]),
	.datab(\cpu_0|Equal2~3_combout ),
	.datac(\cpu_0|Equal101~0_combout ),
	.datad(\cpu_0|Equal2~0_combout ),
	.cin(gnd),
	.combout(\cpu_0|D_ctrl_br_cmp~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|D_ctrl_br_cmp~0 .lut_mask = 16'hA888;
defparam \cpu_0|D_ctrl_br_cmp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y17_N22
cycloneii_lcell_comb \cpu_0|D_ctrl_br_cmp~2 (
// Equation(s):
// \cpu_0|D_ctrl_br_cmp~2_combout  = (\cpu_0|R_ctrl_br_nxt~0_combout ) # ((!\cpu_0|D_iw [2] & ((\cpu_0|D_ctrl_br_cmp~1_combout ) # (\cpu_0|D_ctrl_br_cmp~0_combout ))))

	.dataa(\cpu_0|D_ctrl_br_cmp~1_combout ),
	.datab(\cpu_0|R_ctrl_br_nxt~0_combout ),
	.datac(\cpu_0|D_iw [2]),
	.datad(\cpu_0|D_ctrl_br_cmp~0_combout ),
	.cin(gnd),
	.combout(\cpu_0|D_ctrl_br_cmp~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|D_ctrl_br_cmp~2 .lut_mask = 16'hCFCE;
defparam \cpu_0|D_ctrl_br_cmp~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y17_N23
cycloneii_lcell_ff \cpu_0|R_ctrl_br_cmp (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|D_ctrl_br_cmp~2_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|R_ctrl_br_cmp~regout ));

// Location: LCCOMB_X46_Y17_N30
cycloneii_lcell_comb \cpu_0|Equal101~1 (
// Equation(s):
// \cpu_0|Equal101~1_combout  = (!\cpu_0|D_iw [15] & (!\cpu_0|D_iw [11] & \cpu_0|D_iw [16]))

	.dataa(\cpu_0|D_iw [15]),
	.datab(\cpu_0|D_iw [11]),
	.datac(vcc),
	.datad(\cpu_0|D_iw [16]),
	.cin(gnd),
	.combout(\cpu_0|Equal101~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|Equal101~1 .lut_mask = 16'h1100;
defparam \cpu_0|Equal101~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y17_N0
cycloneii_lcell_comb \cpu_0|Equal101~2 (
// Equation(s):
// \cpu_0|Equal101~2_combout  = (\cpu_0|D_ctrl_retaddr~0_combout  & (!\cpu_0|D_iw [14] & (\cpu_0|D_iw [12] & \cpu_0|Equal101~1_combout )))

	.dataa(\cpu_0|D_ctrl_retaddr~0_combout ),
	.datab(\cpu_0|D_iw [14]),
	.datac(\cpu_0|D_iw [12]),
	.datad(\cpu_0|Equal101~1_combout ),
	.cin(gnd),
	.combout(\cpu_0|Equal101~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|Equal101~2 .lut_mask = 16'h2000;
defparam \cpu_0|Equal101~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y17_N1
cycloneii_lcell_ff \cpu_0|R_ctrl_rdctl_inst (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|Equal101~2_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|R_ctrl_rdctl_inst~regout ));

// Location: LCCOMB_X38_Y18_N10
cycloneii_lcell_comb \cpu_0|E_alu_result~22 (
// Equation(s):
// \cpu_0|E_alu_result~22_combout  = (\cpu_0|R_ctrl_br_cmp~regout ) # (\cpu_0|R_ctrl_rdctl_inst~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\cpu_0|R_ctrl_br_cmp~regout ),
	.datad(\cpu_0|R_ctrl_rdctl_inst~regout ),
	.cin(gnd),
	.combout(\cpu_0|E_alu_result~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_alu_result~22 .lut_mask = 16'hFFF0;
defparam \cpu_0|E_alu_result~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N14
cycloneii_lcell_comb \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 (
// Equation(s):
// \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout  = \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [0] $ (((VCC) # 
// (!\jtag_uart_0|wr_rfifo~combout )))
// \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  = CARRY(\jtag_uart_0|wr_rfifo~combout  $ 
// (!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [0]))

	.dataa(\jtag_uart_0|wr_rfifo~combout ),
	.datab(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout ),
	.cout(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 .lut_mask = 16'h3399;
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N14
cycloneii_lcell_comb \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|state~1 (
	.dataa(vcc),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\auto_hub|shadow_jsm|state [4]),
	.datad(vcc),
	.cin(gnd),
	.combout(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|state~1_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|state~1 .lut_mask = 16'hC0C0;
defparam \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|state~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N6
cycloneii_lcell_comb \auto_hub|node_ena~4 (
	.dataa(\auto_hub|node_ena_proc~1_combout ),
	.datab(\auto_hub|irf_reg[2][0]~11_combout ),
	.datac(\auto_hub|hub_mode_reg [1]),
	.datad(\auto_hub|node_ena_proc~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|node_ena~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|node_ena~4 .lut_mask = 16'hFFF1;
defparam \auto_hub|node_ena~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N2
cycloneii_lcell_comb \auto_hub|node_ena~5 (
	.dataa(\auto_hub|irsr_reg [6]),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\auto_hub|node_ena_proc~1_combout ),
	.datad(\auto_hub|node_ena~4_combout ),
	.cin(gnd),
	.combout(\auto_hub|node_ena~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|node_ena~5 .lut_mask = 16'h004F;
defparam \auto_hub|node_ena~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y21_N3
cycloneii_lcell_ff \auto_hub|node_ena[2]~reg0 (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|node_ena~5_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|node_ena~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|node_ena[2]~reg0_regout ));

// Location: LCCOMB_X29_Y22_N30
cycloneii_lcell_comb \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4 (
	.dataa(\auto_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|node_ena[2]~reg0_regout ),
	.datac(\auto_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|virtual_ir_scan_reg~regout ),
	.cin(gnd),
	.combout(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4 .lut_mask = 16'h00C8;
defparam \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y19_N15
cycloneii_lcell_ff \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|state~1_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift [10]));

// Location: LCFF_X29_Y16_N9
cycloneii_lcell_ff \jtag_uart_0|t_dav (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout ),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\jtag_uart_0|t_dav~regout ));

// Location: LCCOMB_X29_Y19_N30
cycloneii_lcell_comb \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0 (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\jtag_uart_0|t_dav~regout ),
	.cin(gnd),
	.combout(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0 .lut_mask = 16'h00FF;
defparam \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y19_N31
cycloneii_lcell_ff \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|tck_t_dav (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~regout ));

// Location: LCCOMB_X28_Y19_N0
cycloneii_lcell_comb \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|write_stalled~0 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift [10]),
	.datac(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|write_stalled~regout ),
	.datad(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~regout ),
	.cin(gnd),
	.combout(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|write_stalled~0_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|write_stalled~0 .lut_mask = 16'hD0DC;
defparam \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|write_stalled~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N8
cycloneii_lcell_comb \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|state~0 (
	.dataa(\auto_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|node_ena[2]~reg0_regout ),
	.datac(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|state~regout ),
	.datad(\auto_hub|virtual_ir_scan_reg~regout ),
	.cin(gnd),
	.combout(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|state~0_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|state~0 .lut_mask = 16'hF070;
defparam \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N0
cycloneii_lcell_comb \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|state~2 (
	.dataa(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|jupdate~0_combout ),
	.datab(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|state~1_combout ),
	.datac(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|state~regout ),
	.datad(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|state~0_combout ),
	.cin(gnd),
	.combout(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|state~2_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|state~2 .lut_mask = 16'hFF08;
defparam \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|state~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y19_N1
cycloneii_lcell_ff \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|state (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|state~2_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|state~regout ));

// Location: LCCOMB_X30_Y22_N26
cycloneii_lcell_comb \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count[9]~0 (
	.dataa(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count [8]),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|state~regout ),
	.datad(\auto_hub|irf_reg[2][0]~regout ),
	.cin(gnd),
	.combout(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count[9]~0_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count[9]~0 .lut_mask = 16'hAAAE;
defparam \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count[9]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N0
cycloneii_lcell_comb \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count[9]~1 (
	.dataa(vcc),
	.datab(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count[9]~0_combout ),
	.datac(vcc),
	.datad(\auto_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count[9]~1_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count[9]~1 .lut_mask = 16'h33FF;
defparam \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count[9]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y19_N1
cycloneii_lcell_ff \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count[9]~1_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count [9]));

// Location: LCCOMB_X29_Y19_N24
cycloneii_lcell_comb \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count~4 (
	.dataa(vcc),
	.datab(\auto_hub|shadow_jsm|state [4]),
	.datac(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count [9]),
	.datad(vcc),
	.cin(gnd),
	.combout(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count~4_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count~4 .lut_mask = 16'h0C0C;
defparam \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y19_N25
cycloneii_lcell_ff \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count~4_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count [0]));

// Location: LCCOMB_X29_Y19_N18
cycloneii_lcell_comb \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count~2 (
	.dataa(vcc),
	.datab(\auto_hub|shadow_jsm|state [4]),
	.datac(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count~2_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count~2 .lut_mask = 16'hC0C0;
defparam \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y19_N19
cycloneii_lcell_ff \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count~2_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count [1]));

// Location: LCCOMB_X28_Y19_N22
cycloneii_lcell_comb \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|write_stalled~1 (
	.dataa(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|jupdate~0_combout ),
	.datab(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count [1]),
	.datac(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|state~regout ),
	.datad(\auto_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|write_stalled~1_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|write_stalled~1 .lut_mask = 16'h8000;
defparam \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|write_stalled~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y19_N1
cycloneii_lcell_ff \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|write_stalled (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|write_stalled~0_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|write_stalled~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|write_stalled~regout ));

// Location: LCFF_X28_Y19_N25
cycloneii_lcell_ff \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|write_valid (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift [10]),
	.aclr(\auto_hub|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|write_stalled~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|write_valid~regout ));

// Location: LCCOMB_X28_Y19_N24
cycloneii_lcell_comb \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|t_pause~0 (
	.dataa(vcc),
	.datab(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|write_stalled~regout ),
	.datac(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|write_valid~regout ),
	.datad(\jtag_uart_0|t_dav~regout ),
	.cin(gnd),
	.combout(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|t_pause~0_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|t_pause~0 .lut_mask = 16'hFFCF;
defparam \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|t_pause~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N10
cycloneii_lcell_comb \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rst2~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\push_button_i_s1_translator|waitrequest_reset_override~regout ),
	.cin(gnd),
	.combout(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rst2~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rst2~feeder .lut_mask = 16'hFF00;
defparam \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rst2~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y18_N11
cycloneii_lcell_ff \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rst2 (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rst2~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rst2~regout ));

// Location: LCCOMB_X28_Y18_N20
cycloneii_lcell_comb \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|t_ena~0 (
	.dataa(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|always2~1_combout ),
	.datab(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|t_pause~0_combout ),
	.datac(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_regout ),
	.datad(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rst2~regout ),
	.cin(gnd),
	.combout(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|t_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|t_ena~0 .lut_mask = 16'hA200;
defparam \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|t_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y18_N21
cycloneii_lcell_ff \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0 (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|t_ena~0_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_regout ));

// Location: LCCOMB_X28_Y16_N30
cycloneii_lcell_comb \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4 (
// Equation(s):
// \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout  = (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout  & (\jtag_uart_0|fifo_rd~1_combout  $ 
// (((!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout  & \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_regout ))))) # 
// (!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout  & (!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout  & 
// (\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_regout )))

	.dataa(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout ),
	.datab(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout ),
	.datac(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_regout ),
	.datad(\jtag_uart_0|fifo_rd~1_combout ),
	.cin(gnd),
	.combout(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4 .lut_mask = 16'h9A30;
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y16_N15
cycloneii_lcell_ff \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[0] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [0]));

// Location: LCCOMB_X28_Y16_N16
cycloneii_lcell_comb \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 (
// Equation(s):
// \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout  = 
// (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  & (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [1] $ 
// (((\jtag_uart_0|wr_rfifo~combout ) # (VCC))))) # (!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  & 
// (((\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [1]) # (GND))))
// \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  = CARRY((\jtag_uart_0|wr_rfifo~combout  $ 
// (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [1])) # (!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ))

	.dataa(\jtag_uart_0|wr_rfifo~combout ),
	.datab(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ),
	.combout(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout ),
	.cout(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 .lut_mask = 16'h3C6F;
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X28_Y16_N17
cycloneii_lcell_ff \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[1] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [1]));

// Location: LCCOMB_X28_Y16_N18
cycloneii_lcell_comb \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 (
// Equation(s):
// \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout  = 
// (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  & (((\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [2] & VCC)))) # 
// (!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  & (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [2] $ (((VCC) # 
// (!\jtag_uart_0|wr_rfifo~combout )))))
// \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  = 
// CARRY((!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  & (\jtag_uart_0|wr_rfifo~combout  $ 
// (!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [2]))))

	.dataa(\jtag_uart_0|wr_rfifo~combout ),
	.datab(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ),
	.combout(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout ),
	.cout(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 .lut_mask = 16'hC309;
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X28_Y16_N19
cycloneii_lcell_ff \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[2] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [2]));

// Location: LCCOMB_X28_Y16_N8
cycloneii_lcell_comb \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1 (
// Equation(s):
// \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout  = (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [1] & 
// (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [0] & (\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_regout  & 
// \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [2])))

	.dataa(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [1]),
	.datab(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [0]),
	.datac(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_regout ),
	.datad(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [2]),
	.cin(gnd),
	.combout(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1 .lut_mask = 16'h8000;
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N22
cycloneii_lcell_comb \jtag_uart_0|av_waitrequest~3 (
// Equation(s):
// \jtag_uart_0|av_waitrequest~3_combout  = (!\jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & (!\jtag_uart_0|av_waitrequest~regout  & \addr_router_001|Equal7~0_combout ))

	.dataa(vcc),
	.datab(\jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datac(\jtag_uart_0|av_waitrequest~regout ),
	.datad(\addr_router_001|Equal7~0_combout ),
	.cin(gnd),
	.combout(\jtag_uart_0|av_waitrequest~3_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart_0|av_waitrequest~3 .lut_mask = 16'h0300;
defparam \jtag_uart_0|av_waitrequest~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N8
cycloneii_lcell_comb \jtag_uart_0|fifo_rd~0 (
// Equation(s):
// \jtag_uart_0|fifo_rd~0_combout  = (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout  & (\cpu_0_data_master_translator|uav_read~0_combout  & (!\cpu_0|W_alu_result [2] & 
// \jtag_uart_0|av_waitrequest~3_combout )))

	.dataa(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout ),
	.datab(\cpu_0_data_master_translator|uav_read~0_combout ),
	.datac(\cpu_0|W_alu_result [2]),
	.datad(\jtag_uart_0|av_waitrequest~3_combout ),
	.cin(gnd),
	.combout(\jtag_uart_0|fifo_rd~0_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart_0|fifo_rd~0 .lut_mask = 16'h0800;
defparam \jtag_uart_0|fifo_rd~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N0
cycloneii_lcell_comb \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2 (
// Equation(s):
// \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout  = (!\jtag_uart_0|fifo_rd~0_combout  & ((\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout ) # 
// ((\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout  & \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout ))))

	.dataa(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout ),
	.datab(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout ),
	.datac(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout ),
	.datad(\jtag_uart_0|fifo_rd~0_combout ),
	.cin(gnd),
	.combout(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2 .lut_mask = 16'h00F8;
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y16_N1
cycloneii_lcell_ff \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout ));

// Location: LCCOMB_X28_Y16_N26
cycloneii_lcell_comb \jtag_uart_0|wr_rfifo (
// Equation(s):
// \jtag_uart_0|wr_rfifo~combout  = (!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout  & \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_regout )

	.dataa(vcc),
	.datab(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout ),
	.datac(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\jtag_uart_0|wr_rfifo~combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart_0|wr_rfifo .lut_mask = 16'h3030;
defparam \jtag_uart_0|wr_rfifo .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N6
cycloneii_lcell_comb \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|wdata[0]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|wdata[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|wdata[0]~feeder .lut_mask = 16'hFF00;
defparam \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|wdata[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y19_N7
cycloneii_lcell_ff \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|wdata[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|wdata[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|write_stalled~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|wdata [0]));

// Location: LCCOMB_X27_Y18_N2
cycloneii_lcell_comb \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 (
// Equation(s):
// \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout  = \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q [0] $ (VCC)
// \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  = CARRY(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q [0])

	.dataa(vcc),
	.datab(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ),
	.cout(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .lut_mask = 16'h33CC;
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X27_Y18_N3
cycloneii_lcell_ff \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[0] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|wr_rfifo~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q [0]));

// Location: LCCOMB_X27_Y18_N4
cycloneii_lcell_comb \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 (
// Equation(s):
// \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout  = (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q [1] & 
// (!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT )) # (!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q [1] & 
// ((\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ) # (GND)))
// \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  = CARRY((!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ) # 
// (!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q [1]))

	.dataa(vcc),
	.datab(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.combout(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ),
	.cout(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .lut_mask = 16'h3C3F;
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X27_Y18_N5
cycloneii_lcell_ff \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[1] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|wr_rfifo~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q [1]));

// Location: LCCOMB_X27_Y18_N6
cycloneii_lcell_comb \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 (
// Equation(s):
// \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout  = (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q [2] & 
// (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  $ (GND))) # (!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q [2] & 
// (!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  & VCC))
// \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  = CARRY((\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q [2] & 
// !\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ))

	.dataa(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.combout(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ),
	.cout(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .lut_mask = 16'hA50A;
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X27_Y18_N7
cycloneii_lcell_ff \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[2] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|wr_rfifo~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q [2]));

// Location: LCCOMB_X27_Y18_N8
cycloneii_lcell_comb \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 (
// Equation(s):
// \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout  = (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q [3] & 
// (!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT )) # (!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q [3] & 
// ((\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ) # (GND)))
// \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  = CARRY((!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ) # 
// (!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q [3]))

	.dataa(vcc),
	.datab(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.combout(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ),
	.cout(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .lut_mask = 16'h3C3F;
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X27_Y18_N9
cycloneii_lcell_ff \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[3] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|wr_rfifo~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q [3]));

// Location: LCCOMB_X27_Y18_N10
cycloneii_lcell_comb \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 (
// Equation(s):
// \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout  = (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q [4] & 
// (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  $ (GND))) # (!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q [4] & 
// (!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  & VCC))
// \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  = CARRY((\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q [4] & 
// !\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ))

	.dataa(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.combout(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ),
	.cout(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .lut_mask = 16'hA50A;
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X27_Y18_N11
cycloneii_lcell_ff \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[4] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|wr_rfifo~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q [4]));

// Location: LCCOMB_X27_Y18_N12
cycloneii_lcell_comb \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 (
// Equation(s):
// \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout  = \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  $ 
// (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q [5])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q [5]),
	.cin(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.combout(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .lut_mask = 16'h0FF0;
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X27_Y18_N13
cycloneii_lcell_ff \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[5] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|wr_rfifo~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|safe_q [5]));

// Location: LCCOMB_X25_Y18_N2
cycloneii_lcell_comb \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 (
// Equation(s):
// \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout  = \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [0] $ (VCC)
// \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT  = CARRY(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [0])

	.dataa(vcc),
	.datab(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout ),
	.cout(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 .lut_mask = 16'h33CC;
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X25_Y18_N3
cycloneii_lcell_ff \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[0] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|fifo_rd~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [0]));

// Location: LCCOMB_X25_Y18_N4
cycloneii_lcell_comb \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 (
// Equation(s):
// \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout  = (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [1] & 
// (!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT )) # (!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [1] & 
// ((\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ) # (GND)))
// \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  = CARRY((!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ) # 
// (!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [1]))

	.dataa(vcc),
	.datab(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ),
	.combout(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout ),
	.cout(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 .lut_mask = 16'h3C3F;
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X25_Y18_N5
cycloneii_lcell_ff \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[1] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|fifo_rd~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [1]));

// Location: LCCOMB_X25_Y18_N6
cycloneii_lcell_comb \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 (
// Equation(s):
// \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout  = (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [2] & 
// (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  $ (GND))) # (!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [2] & 
// (!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  & VCC))
// \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT  = CARRY((\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [2] & 
// !\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ))

	.dataa(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ),
	.combout(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout ),
	.cout(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 .lut_mask = 16'hA50A;
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X25_Y18_N7
cycloneii_lcell_ff \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[2] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|fifo_rd~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [2]));

// Location: LCCOMB_X25_Y18_N8
cycloneii_lcell_comb \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 (
// Equation(s):
// \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout  = (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [3] & 
// (!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT )) # (!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [3] & 
// ((\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ) # (GND)))
// \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  = CARRY((!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ) # 
// (!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [3]))

	.dataa(vcc),
	.datab(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ),
	.combout(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout ),
	.cout(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 .lut_mask = 16'h3C3F;
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X25_Y18_N9
cycloneii_lcell_ff \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[3] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|fifo_rd~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [3]));

// Location: LCCOMB_X25_Y18_N10
cycloneii_lcell_comb \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 (
// Equation(s):
// \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout  = (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [4] & 
// (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  $ (GND))) # (!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [4] & 
// (!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  & VCC))
// \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT  = CARRY((\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [4] & 
// !\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ))

	.dataa(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ),
	.combout(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout ),
	.cout(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 .lut_mask = 16'hA50A;
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X25_Y18_N11
cycloneii_lcell_ff \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[4] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|fifo_rd~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [4]));

// Location: LCCOMB_X25_Y18_N12
cycloneii_lcell_comb \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 (
// Equation(s):
// \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout  = \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT  $ 
// (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [5])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [5]),
	.cin(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ),
	.combout(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 .lut_mask = 16'h0FF0;
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X25_Y18_N13
cycloneii_lcell_ff \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[5] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|fifo_rd~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [5]));

// Location: LCCOMB_X29_Y19_N10
cycloneii_lcell_comb \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~8 (
	.dataa(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rdata [7]),
	.datab(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift [10]),
	.datac(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count [9]),
	.datad(vcc),
	.cin(gnd),
	.combout(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~8_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~8 .lut_mask = 16'hCACA;
defparam \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y19_N11
cycloneii_lcell_ff \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~8_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|clr_reg~clkctrl_outclk ),
	.sclr(!\auto_hub|shadow_jsm|state [4]),
	.sload(gnd),
	.ena(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift [9]));

// Location: LCCOMB_X28_Y19_N26
cycloneii_lcell_comb \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~1 (
	.dataa(vcc),
	.datab(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count [1]),
	.datac(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift [9]),
	.datad(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~regout ),
	.cin(gnd),
	.combout(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~1_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~1 .lut_mask = 16'h0CCC;
defparam \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N28
cycloneii_lcell_comb \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~2 (
	.dataa(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|state~regout ),
	.datab(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~1_combout ),
	.datac(\auto_hub|irf_reg[2][0]~regout ),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~2_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~2 .lut_mask = 16'h0D08;
defparam \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N12
cycloneii_lcell_comb \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|read~0 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|read~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|read~0_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|read~0 .lut_mask = 16'h0F0F;
defparam \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|read~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y19_N13
cycloneii_lcell_ff \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|read (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|read~0_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|write_stalled~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|read~regout ));

// Location: LCCOMB_X28_Y18_N8
cycloneii_lcell_comb \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|read1~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|read~regout ),
	.cin(gnd),
	.combout(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|read1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|read1~feeder .lut_mask = 16'hFF00;
defparam \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|read1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y18_N9
cycloneii_lcell_ff \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|read1 (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|read1~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|read1~regout ));

// Location: LCFF_X28_Y18_N31
cycloneii_lcell_ff \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|read2 (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|read1~regout ),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|read2~regout ));

// Location: LCCOMB_X28_Y18_N30
cycloneii_lcell_comb \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rvalid0~0 (
	.dataa(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|read_req~regout ),
	.datab(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|read1~regout ),
	.datac(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|read2~regout ),
	.datad(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~regout ),
	.cin(gnd),
	.combout(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rvalid0~0_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rvalid0~0 .lut_mask = 16'hD7FF;
defparam \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rvalid0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N22
cycloneii_lcell_comb \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rvalid0~1 (
	.dataa(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|r_ena~0_combout ),
	.datab(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rvalid0~0_combout ),
	.datac(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rvalid0~regout ),
	.datad(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rst2~regout ),
	.cin(gnd),
	.combout(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rvalid0~1_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rvalid0~1 .lut_mask = 16'hC8FA;
defparam \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rvalid0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y18_N23
cycloneii_lcell_ff \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rvalid0 (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rvalid0~1_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rvalid0~regout ));

// Location: LCFF_X29_Y15_N1
cycloneii_lcell_ff \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rvalid (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rvalid0~regout ),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rvalid~regout ));

// Location: LCCOMB_X31_Y15_N0
cycloneii_lcell_comb \cpu_0_data_master_translator|uav_write~0 (
// Equation(s):
// \cpu_0_data_master_translator|uav_write~0_combout  = (!\cpu_0_data_master_translator|write_accepted~regout  & \cpu_0|the_experiment2_cpu_0_test_bench|d_write~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\cpu_0_data_master_translator|write_accepted~regout ),
	.datad(\cpu_0|the_experiment2_cpu_0_test_bench|d_write~regout ),
	.cin(gnd),
	.combout(\cpu_0_data_master_translator|uav_write~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0_data_master_translator|uav_write~0 .lut_mask = 16'h0F00;
defparam \cpu_0_data_master_translator|uav_write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N0
cycloneii_lcell_comb \jtag_uart_0|fifo_wr~0 (
// Equation(s):
// \jtag_uart_0|fifo_wr~0_combout  = (!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout  & (\jtag_uart_0|av_waitrequest~3_combout  & (!\cpu_0|W_alu_result [2] & 
// \cpu_0_data_master_translator|uav_write~0_combout )))

	.dataa(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout ),
	.datab(\jtag_uart_0|av_waitrequest~3_combout ),
	.datac(\cpu_0|W_alu_result [2]),
	.datad(\cpu_0_data_master_translator|uav_write~0_combout ),
	.cin(gnd),
	.combout(\jtag_uart_0|fifo_wr~0_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart_0|fifo_wr~0 .lut_mask = 16'h0400;
defparam \jtag_uart_0|fifo_wr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y16_N1
cycloneii_lcell_ff \jtag_uart_0|fifo_wr (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\jtag_uart_0|fifo_wr~0_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\jtag_uart_0|fifo_wr~regout ));

// Location: LCFF_X29_Y17_N31
cycloneii_lcell_ff \jtag_uart_0|r_val (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\jtag_uart_0|r_val~0_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\jtag_uart_0|r_val~regout ));

// Location: LCCOMB_X29_Y17_N24
cycloneii_lcell_comb \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rvalid0~2 (
	.dataa(vcc),
	.datab(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rvalid0~regout ),
	.datac(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|r_ena1~regout ),
	.datad(\jtag_uart_0|r_val~regout ),
	.cin(gnd),
	.combout(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rvalid0~2_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rvalid0~2 .lut_mask = 16'h0333;
defparam \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rvalid0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y17_N25
cycloneii_lcell_ff \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|r_ena1 (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rvalid0~2_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|r_ena1~regout ));

// Location: LCCOMB_X29_Y17_N30
cycloneii_lcell_comb \jtag_uart_0|r_val~0 (
// Equation(s):
// \jtag_uart_0|r_val~0_combout  = (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout  & (!\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rvalid0~regout  & 
// ((!\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|r_ena1~regout ) # (!\jtag_uart_0|r_val~regout ))))

	.dataa(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout ),
	.datab(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rvalid0~regout ),
	.datac(\jtag_uart_0|r_val~regout ),
	.datad(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|r_ena1~regout ),
	.cin(gnd),
	.combout(\jtag_uart_0|r_val~0_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart_0|r_val~0 .lut_mask = 16'h0222;
defparam \jtag_uart_0|r_val~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N2
cycloneii_lcell_comb \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 (
// Equation(s):
// \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout  = \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q [0] $ (VCC)
// \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  = CARRY(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q [0])

	.dataa(vcc),
	.datab(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ),
	.cout(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .lut_mask = 16'h33CC;
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X28_Y17_N3
cycloneii_lcell_ff \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[0] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|fifo_wr~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q [0]));

// Location: LCCOMB_X28_Y17_N4
cycloneii_lcell_comb \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 (
// Equation(s):
// \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout  = (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q [1] & 
// (!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT )) # (!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q [1] & 
// ((\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ) # (GND)))
// \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  = CARRY((!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ) # 
// (!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q [1]))

	.dataa(vcc),
	.datab(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.combout(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ),
	.cout(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .lut_mask = 16'h3C3F;
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X28_Y17_N5
cycloneii_lcell_ff \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[1] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|fifo_wr~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q [1]));

// Location: LCCOMB_X28_Y17_N6
cycloneii_lcell_comb \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 (
// Equation(s):
// \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout  = (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q [2] & 
// (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  $ (GND))) # (!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q [2] & 
// (!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  & VCC))
// \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  = CARRY((\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q [2] & 
// !\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ))

	.dataa(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.combout(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ),
	.cout(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .lut_mask = 16'hA50A;
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X28_Y17_N7
cycloneii_lcell_ff \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[2] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|fifo_wr~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q [2]));

// Location: LCCOMB_X28_Y17_N8
cycloneii_lcell_comb \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 (
// Equation(s):
// \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout  = (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q [3] & 
// (!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT )) # (!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q [3] & 
// ((\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ) # (GND)))
// \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  = CARRY((!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ) # 
// (!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q [3]))

	.dataa(vcc),
	.datab(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.combout(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ),
	.cout(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .lut_mask = 16'h3C3F;
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X28_Y17_N9
cycloneii_lcell_ff \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[3] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|fifo_wr~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q [3]));

// Location: LCCOMB_X28_Y17_N10
cycloneii_lcell_comb \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 (
// Equation(s):
// \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout  = (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q [4] & 
// (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  $ (GND))) # (!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q [4] & 
// (!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  & VCC))
// \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  = CARRY((\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q [4] & 
// !\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ))

	.dataa(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.combout(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ),
	.cout(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .lut_mask = 16'hA50A;
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X28_Y17_N11
cycloneii_lcell_ff \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[4] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|fifo_wr~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q [4]));

// Location: LCCOMB_X28_Y17_N12
cycloneii_lcell_comb \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 (
// Equation(s):
// \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout  = \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  $ 
// (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q [5])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q [5]),
	.cin(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.combout(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .lut_mask = 16'h0FF0;
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X28_Y17_N13
cycloneii_lcell_ff \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[5] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|fifo_wr~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|safe_q [5]));

// Location: LCCOMB_X27_Y17_N10
cycloneii_lcell_comb \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 (
// Equation(s):
// \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout  = \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [0] $ (VCC)
// \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT  = CARRY(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [0])

	.dataa(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout ),
	.cout(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 .lut_mask = 16'h55AA;
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X27_Y17_N11
cycloneii_lcell_ff \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[0] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|r_val~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [0]));

// Location: LCCOMB_X27_Y17_N12
cycloneii_lcell_comb \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 (
// Equation(s):
// \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout  = (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [1] & 
// (!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT )) # (!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [1] & 
// ((\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ) # (GND)))
// \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  = CARRY((!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ) # 
// (!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [1]))

	.dataa(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ),
	.combout(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout ),
	.cout(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 .lut_mask = 16'h5A5F;
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X27_Y17_N13
cycloneii_lcell_ff \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[1] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|r_val~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [1]));

// Location: LCCOMB_X27_Y17_N14
cycloneii_lcell_comb \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 (
// Equation(s):
// \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout  = (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [2] & 
// (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  $ (GND))) # (!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [2] & 
// (!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  & VCC))
// \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT  = CARRY((\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [2] & 
// !\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ))

	.dataa(vcc),
	.datab(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ),
	.combout(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout ),
	.cout(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 .lut_mask = 16'hC30C;
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X27_Y17_N15
cycloneii_lcell_ff \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[2] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|r_val~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [2]));

// Location: LCCOMB_X27_Y17_N16
cycloneii_lcell_comb \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 (
// Equation(s):
// \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout  = (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [3] & 
// (!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT )) # (!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [3] & 
// ((\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ) # (GND)))
// \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  = CARRY((!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ) # 
// (!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [3]))

	.dataa(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ),
	.combout(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout ),
	.cout(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 .lut_mask = 16'h5A5F;
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X27_Y17_N17
cycloneii_lcell_ff \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[3] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|r_val~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [3]));

// Location: LCCOMB_X27_Y17_N18
cycloneii_lcell_comb \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 (
// Equation(s):
// \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout  = (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [4] & 
// (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  $ (GND))) # (!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [4] & 
// (!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  & VCC))
// \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT  = CARRY((\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [4] & 
// !\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ))

	.dataa(vcc),
	.datab(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ),
	.combout(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout ),
	.cout(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 .lut_mask = 16'hC30C;
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X27_Y17_N19
cycloneii_lcell_ff \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[4] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|r_val~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [4]));

// Location: LCCOMB_X27_Y17_N20
cycloneii_lcell_comb \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 (
// Equation(s):
// \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout  = \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [5] $ 
// (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT )

	.dataa(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ),
	.combout(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 .lut_mask = 16'h5A5A;
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X27_Y17_N21
cycloneii_lcell_ff \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[5] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|r_val~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|safe_q [5]));

// Location: LCCOMB_X37_Y19_N0
cycloneii_lcell_comb \cpu_0|D_ctrl_ld_signed~0 (
// Equation(s):
// \cpu_0|D_ctrl_ld_signed~0_combout  = (\cpu_0|D_iw [0] & (\cpu_0|D_iw [2] & \cpu_0|D_iw [1]))

	.dataa(vcc),
	.datab(\cpu_0|D_iw [0]),
	.datac(\cpu_0|D_iw [2]),
	.datad(\cpu_0|D_iw [1]),
	.cin(gnd),
	.combout(\cpu_0|D_ctrl_ld_signed~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|D_ctrl_ld_signed~0 .lut_mask = 16'hC000;
defparam \cpu_0|D_ctrl_ld_signed~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y19_N1
cycloneii_lcell_ff \cpu_0|R_ctrl_ld_signed (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|D_ctrl_ld_signed~0_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|R_ctrl_ld_signed~regout ));

// Location: LCCOMB_X47_Y20_N20
cycloneii_lcell_comb \cpu_0|Equal2~4 (
// Equation(s):
// \cpu_0|Equal2~4_combout  = (\cpu_0|D_iw [3] & (!\cpu_0|D_iw [0] & (!\cpu_0|D_iw [1] & \cpu_0|D_iw [4])))

	.dataa(\cpu_0|D_iw [3]),
	.datab(\cpu_0|D_iw [0]),
	.datac(\cpu_0|D_iw [1]),
	.datad(\cpu_0|D_iw [4]),
	.cin(gnd),
	.combout(\cpu_0|Equal2~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|Equal2~4 .lut_mask = 16'h0200;
defparam \cpu_0|Equal2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y17_N26
cycloneii_lcell_comb \cpu_0|D_ctrl_alu_force_xor~7 (
// Equation(s):
// \cpu_0|D_ctrl_alu_force_xor~7_combout  = (\cpu_0|Equal2~2_combout ) # ((\cpu_0|D_iw [5] & (\cpu_0|Equal2~3_combout )) # (!\cpu_0|D_iw [5] & ((\cpu_0|Equal2~4_combout ))))

	.dataa(\cpu_0|Equal2~2_combout ),
	.datab(\cpu_0|Equal2~3_combout ),
	.datac(\cpu_0|D_iw [5]),
	.datad(\cpu_0|Equal2~4_combout ),
	.cin(gnd),
	.combout(\cpu_0|D_ctrl_alu_force_xor~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|D_ctrl_alu_force_xor~7 .lut_mask = 16'hEFEA;
defparam \cpu_0|D_ctrl_alu_force_xor~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y17_N14
cycloneii_lcell_comb \cpu_0|D_ctrl_alu_force_xor~5 (
// Equation(s):
// \cpu_0|D_ctrl_alu_force_xor~5_combout  = (\cpu_0|D_iw [5] & ((\cpu_0|D_iw [16] & (!\cpu_0|D_iw [15])) # (!\cpu_0|D_iw [16] & ((\cpu_0|D_iw [14])))))

	.dataa(\cpu_0|D_iw [15]),
	.datab(\cpu_0|D_iw [16]),
	.datac(\cpu_0|D_iw [5]),
	.datad(\cpu_0|D_iw [14]),
	.cin(gnd),
	.combout(\cpu_0|D_ctrl_alu_force_xor~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|D_ctrl_alu_force_xor~5 .lut_mask = 16'h7040;
defparam \cpu_0|D_ctrl_alu_force_xor~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y17_N16
cycloneii_lcell_comb \cpu_0|D_ctrl_alu_force_xor~6 (
// Equation(s):
// \cpu_0|D_ctrl_alu_force_xor~6_combout  = (\cpu_0|Equal2~0_combout  & ((\cpu_0|D_iw [2]) # ((\cpu_0|Equal101~0_combout  & \cpu_0|D_ctrl_alu_force_xor~5_combout ))))

	.dataa(\cpu_0|D_iw [2]),
	.datab(\cpu_0|Equal101~0_combout ),
	.datac(\cpu_0|Equal2~0_combout ),
	.datad(\cpu_0|D_ctrl_alu_force_xor~5_combout ),
	.cin(gnd),
	.combout(\cpu_0|D_ctrl_alu_force_xor~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|D_ctrl_alu_force_xor~6 .lut_mask = 16'hE0A0;
defparam \cpu_0|D_ctrl_alu_force_xor~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y20_N12
cycloneii_lcell_comb \cpu_0|D_ctrl_alu_force_xor~9 (
// Equation(s):
// \cpu_0|D_ctrl_alu_force_xor~9_combout  = (!\cpu_0|D_iw [0] & (\cpu_0|D_iw [1] & !\cpu_0|D_iw [4]))

	.dataa(vcc),
	.datab(\cpu_0|D_iw [0]),
	.datac(\cpu_0|D_iw [1]),
	.datad(\cpu_0|D_iw [4]),
	.cin(gnd),
	.combout(\cpu_0|D_ctrl_alu_force_xor~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|D_ctrl_alu_force_xor~9 .lut_mask = 16'h0030;
defparam \cpu_0|D_ctrl_alu_force_xor~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y17_N28
cycloneii_lcell_comb \cpu_0|D_ctrl_alu_force_xor~8 (
// Equation(s):
// \cpu_0|D_ctrl_alu_force_xor~8_combout  = (\cpu_0|D_ctrl_alu_force_xor~6_combout ) # ((\cpu_0|D_ctrl_alu_force_xor~9_combout ) # ((!\cpu_0|D_iw [2] & \cpu_0|D_ctrl_alu_force_xor~7_combout )))

	.dataa(\cpu_0|D_iw [2]),
	.datab(\cpu_0|D_ctrl_alu_force_xor~7_combout ),
	.datac(\cpu_0|D_ctrl_alu_force_xor~6_combout ),
	.datad(\cpu_0|D_ctrl_alu_force_xor~9_combout ),
	.cin(gnd),
	.combout(\cpu_0|D_ctrl_alu_force_xor~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|D_ctrl_alu_force_xor~8 .lut_mask = 16'hFFF4;
defparam \cpu_0|D_ctrl_alu_force_xor~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y20_N8
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[5]~15 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[5]~15_combout  = (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg [5] & 
// (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[4]~14 )) # (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg [5] & 
// ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[4]~14 ) # (GND)))
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[5]~16  = CARRY((!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[4]~14 ) # 
// (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg [5]))

	.dataa(vcc),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[4]~14 ),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[5]~15_combout ),
	.cout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[5]~16 ));
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[5]~15 .lut_mask = 16'h3C3F;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[5]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y21_N2
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[30]~feeder (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[30]~feeder_combout  = 
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [30]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [30]),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[30]~feeder .lut_mask = 16'hFF00;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y21_N3
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[30] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[30]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [30]));

// Location: LCCOMB_X29_Y22_N22
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~30 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~30_combout  = 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [37] & (\auto_hub|node_ena[1]~reg0_regout  & (\auto_hub|shadow_jsm|state [4] & !\auto_hub|virtual_ir_scan_reg~regout )))

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [37]),
	.datab(\auto_hub|node_ena[1]~reg0_regout ),
	.datac(\auto_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|virtual_ir_scan_reg~regout ),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~30 .lut_mask = 16'h0080;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y22_N23
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[36] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~30_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[36]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [36]));

// Location: LCCOMB_X47_Y22_N8
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[36]~feeder (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[36]~feeder_combout  = 
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [36]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [36]),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[36]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[36]~feeder .lut_mask = 16'hFF00;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[36]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y22_N9
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[36] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[36]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [36]));

// Location: LCCOMB_X50_Y21_N30
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~20 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~20_combout  = (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [30] & 
// (((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [36]) # 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [37])) # 
// (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout )))

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [30]),
	.datac(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [36]),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [37]),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~20 .lut_mask = 16'hCCC4;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y21_N31
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg[30] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg [30]));

// Location: LCCOMB_X50_Y20_N14
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|Mux6~0 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|Mux6~0_combout  = (!\auto_hub|irf_reg[1][0]~regout  & ((\auto_hub|irf_reg[1][1]~regout  & 
// ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg [30]))) # (!\auto_hub|irf_reg[1][1]~regout  & (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg [30]))))

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg [30]),
	.datab(\auto_hub|irf_reg[1][1]~regout ),
	.datac(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg [30]),
	.datad(\auto_hub|irf_reg[1][0]~regout ),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|Mux6~0 .lut_mask = 16'h00E2;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y20_N16
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|Mux6~1 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|Mux6~1_combout  = 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|Mux6~0_combout ) # 
// ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [31] & (\auto_hub|irf_reg[1][1]~regout  & \auto_hub|irf_reg[1][0]~regout )))

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [31]),
	.datab(\auto_hub|irf_reg[1][1]~regout ),
	.datac(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|Mux6~0_combout ),
	.datad(\auto_hub|irf_reg[1][0]~regout ),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|Mux6~1 .lut_mask = 16'hF8F0;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y20_N0
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[31]~7 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[31]~7_combout  = 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_cdr~combout  & 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [31])) # 
// (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_cdr~combout  & 
// ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|Mux6~1_combout )))

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_cdr~combout ),
	.datab(vcc),
	.datac(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [31]),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|Mux6~1_combout ),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[31]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[31]~7 .lut_mask = 16'hF5A0;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[31]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y21_N15
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[25] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [25]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [25]));

// Location: LCFF_X48_Y21_N21
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[34] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [34]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [34]));

// Location: LCCOMB_X48_Y21_N20
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|always1~0 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|always1~0_combout  = (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [35] & 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [25] & 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [34] & 
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout )))

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [35]),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [25]),
	.datac(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [34]),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout ),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|always1~0 .lut_mask = 16'h4000;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N16
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|monitor_error~0 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|monitor_error~0_combout  = (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|always1~0_combout  & 
// ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|monitor_error~regout ) # ((\cpu_0|d_writedata [1] & \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|monitor_ready~0_combout ))))

	.dataa(\cpu_0|d_writedata [1]),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|monitor_ready~0_combout ),
	.datac(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|monitor_error~regout ),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|always1~0_combout ),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|monitor_error~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|monitor_error~0 .lut_mask = 16'h00F8;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|monitor_error~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y21_N17
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|monitor_error (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|monitor_error~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|monitor_error~regout ));

// Location: LCCOMB_X47_Y21_N30
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~25 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~25_combout  = 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout  & 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|Mux37~0_combout  & (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|monitor_error~regout ))) # 
// (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout  & 
// (((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [35]))))

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|Mux37~0_combout ),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|monitor_error~regout ),
	.datac(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [35]),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~25_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~25 .lut_mask = 16'h88F0;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y21_N31
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[34] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~25_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[18]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [34]));

// Location: LCCOMB_X48_Y21_N30
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|resetlatch~0 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|resetlatch~0_combout  = 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout  & 
// (((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|resetlatch~regout  & !\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [24])))) # 
// (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout  & 
// (((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|resetlatch~regout )) # (!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout )))

	.dataa(\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout ),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout ),
	.datac(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|resetlatch~regout ),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [24]),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|resetlatch~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|resetlatch~0 .lut_mask = 16'h31F1;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|resetlatch~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y21_N31
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|resetlatch (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|resetlatch~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|resetlatch~regout ));

// Location: LCCOMB_X47_Y21_N14
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~63 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~63_combout  = 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout  & 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|Mux37~0_combout  & ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|resetlatch~regout )))) # 
// (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout  & 
// (((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [34]))))

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|Mux37~0_combout ),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [34]),
	.datac(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|resetlatch~regout ),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~63_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~63 .lut_mask = 16'hAC0C;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y21_N15
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[33] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~63_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[18]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [33]));

// Location: LCCOMB_X47_Y21_N12
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~62 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~62_combout  = 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~61_combout  & 
// (((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [33] & 
// !\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout )) # 
// (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~19_combout ))) # 
// (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~61_combout  & 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [33] & 
// (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout )))

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~61_combout ),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [33]),
	.datac(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~19_combout ),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~62_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~62 .lut_mask = 16'h0CAE;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y21_N13
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[32] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~62_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[18]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [32]));

// Location: LCFF_X50_Y20_N1
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[31] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[31]~7_combout ),
	.sdata(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [32]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [31]));

// Location: LCCOMB_X47_Y21_N18
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~60 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~60_combout  = 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~59_combout  & 
// (((!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout  & 
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [31])) # 
// (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~19_combout ))) # 
// (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~59_combout  & 
// (((!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout  & 
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [31]))))

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~59_combout ),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~19_combout ),
	.datac(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [31]),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~60_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~60 .lut_mask = 16'h2F22;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y21_N19
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[30] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~60_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[18]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [30]));

// Location: LCCOMB_X47_Y21_N8
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~58 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~58_combout  = 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~57_combout  & 
// (((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [30] & 
// !\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout )) # 
// (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~19_combout ))) # 
// (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~57_combout  & 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [30] & 
// (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout )))

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~57_combout ),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [30]),
	.datac(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~19_combout ),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~58_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~58 .lut_mask = 16'h0CAE;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y21_N9
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[29] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~58_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[18]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [29]));

// Location: LCCOMB_X48_Y21_N4
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[29]~feeder (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[29]~feeder_combout  = 
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [29]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [29]),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[29]~feeder .lut_mask = 16'hFF00;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y21_N5
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[29] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[29]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [29]));

// Location: LCFF_X51_Y20_N9
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[5] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[5]~15_combout ),
	.sdata(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [29]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout ),
	.ena(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg [5]));

// Location: LCCOMB_X51_Y20_N10
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[6]~17 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[6]~17_combout  = (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg [6] & 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[5]~16  $ (GND))) # (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg [6] & 
// (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[5]~16  & VCC))
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[6]~18  = CARRY((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg [6] & 
// !\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[5]~16 ))

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[5]~16 ),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[6]~17_combout ),
	.cout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[6]~18 ));
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[6]~17 .lut_mask = 16'hA50A;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[6]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X51_Y20_N11
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[6] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[6]~17_combout ),
	.sdata(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [30]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout ),
	.ena(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg [6]));

// Location: LCCOMB_X51_Y20_N12
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[7]~19 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[7]~19_combout  = (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg [7] & 
// (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[6]~18 )) # (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg [7] & 
// ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[6]~18 ) # (GND)))
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[7]~20  = CARRY((!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[6]~18 ) # 
// (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg [7]))

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[6]~18 ),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[7]~19_combout ),
	.cout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[7]~20 ));
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[7]~19 .lut_mask = 16'h5A5F;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[7]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X49_Y20_N27
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[31] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [31]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [31]));

// Location: LCFF_X51_Y20_N13
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[7] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[7]~19_combout ),
	.sdata(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [31]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout ),
	.ena(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg [7]));

// Location: LCCOMB_X51_Y20_N14
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[8]~21 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[8]~21_combout  = (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg [8] & 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[7]~20  $ (GND))) # (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg [8] & 
// (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[7]~20  & VCC))
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[8]~22  = CARRY((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg [8] & 
// !\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[7]~20 ))

	.dataa(vcc),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[7]~20 ),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[8]~21_combout ),
	.cout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[8]~22 ));
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[8]~21 .lut_mask = 16'hC30C;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[8]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y21_N8
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[32]~feeder (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[32]~feeder_combout  = 
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [32]

	.dataa(vcc),
	.datab(vcc),
	.datac(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [32]),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[32]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[32]~feeder .lut_mask = 16'hF0F0;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[32]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y21_N9
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[32] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[32]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [32]));

// Location: LCFF_X51_Y20_N15
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[8] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[8]~21_combout ),
	.sdata(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [32]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout ),
	.ena(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg [8]));

// Location: LCCOMB_X51_Y20_N16
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[9]~23 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[9]~23_combout  = (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg [9] & 
// (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[8]~22 )) # (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg [9] & 
// ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[8]~22 ) # (GND)))
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[9]~24  = CARRY((!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[8]~22 ) # 
// (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg [9]))

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg [9]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[8]~22 ),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[9]~23_combout ),
	.cout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[9]~24 ));
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[9]~23 .lut_mask = 16'h5A5F;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[9]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X48_Y21_N7
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[33] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [33]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [33]));

// Location: LCFF_X51_Y20_N17
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[9] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[9]~23_combout ),
	.sdata(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [33]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout ),
	.ena(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg [9]));

// Location: LCCOMB_X47_Y18_N18
cycloneii_lcell_comb \cpu_0|d_writedata[25]~1 (
// Equation(s):
// \cpu_0|d_writedata[25]~1_combout  = (\cpu_0|Equal132~0_combout  & ((\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [1]))) # (!\cpu_0|Equal132~0_combout  & 
// (\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [9]))

	.dataa(\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [9]),
	.datab(\cpu_0|Equal132~0_combout ),
	.datac(vcc),
	.datad(\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [1]),
	.cin(gnd),
	.combout(\cpu_0|d_writedata[25]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|d_writedata[25]~1 .lut_mask = 16'hEE22;
defparam \cpu_0|d_writedata[25]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y20_N29
cycloneii_lcell_ff \cpu_0|d_writedata[9] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|d_writedata[25]~1_combout ),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|d_writedata [9]));

// Location: LCCOMB_X46_Y20_N28
cycloneii_lcell_comb \cmd_xbar_mux|src_payload~17 (
// Equation(s):
// \cmd_xbar_mux|src_payload~17_combout  = (\cpu_0|d_writedata [9] & \cmd_xbar_mux|saved_grant [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\cpu_0|d_writedata [9]),
	.datad(\cmd_xbar_mux|saved_grant [1]),
	.cin(gnd),
	.combout(\cmd_xbar_mux|src_payload~17_combout ),
	.cout());
// synopsys translate_off
defparam \cmd_xbar_mux|src_payload~17 .lut_mask = 16'hF000;
defparam \cmd_xbar_mux|src_payload~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y18_N28
cycloneii_lcell_comb \cpu_0|d_writedata[26]~2 (
// Equation(s):
// \cpu_0|d_writedata[26]~2_combout  = (\cpu_0|Equal132~0_combout  & ((\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [2]))) # (!\cpu_0|Equal132~0_combout  & 
// (\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [10]))

	.dataa(\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [10]),
	.datab(\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [2]),
	.datac(vcc),
	.datad(\cpu_0|Equal132~0_combout ),
	.cin(gnd),
	.combout(\cpu_0|d_writedata[26]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|d_writedata[26]~2 .lut_mask = 16'hCCAA;
defparam \cpu_0|d_writedata[26]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y20_N3
cycloneii_lcell_ff \cpu_0|d_writedata[10] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|d_writedata[26]~2_combout ),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|d_writedata [10]));

// Location: LCCOMB_X33_Y20_N2
cycloneii_lcell_comb \cmd_xbar_mux|src_payload~18 (
// Equation(s):
// \cmd_xbar_mux|src_payload~18_combout  = (\cpu_0|d_writedata [10] & \cmd_xbar_mux|saved_grant [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\cpu_0|d_writedata [10]),
	.datad(\cmd_xbar_mux|saved_grant [1]),
	.cin(gnd),
	.combout(\cmd_xbar_mux|src_payload~18_combout ),
	.cout());
// synopsys translate_off
defparam \cmd_xbar_mux|src_payload~18 .lut_mask = 16'hF000;
defparam \cmd_xbar_mux|src_payload~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y18_N30
cycloneii_lcell_comb \cpu_0|d_writedata[27]~3 (
// Equation(s):
// \cpu_0|d_writedata[27]~3_combout  = (\cpu_0|Equal132~0_combout  & ((\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [3]))) # (!\cpu_0|Equal132~0_combout  & 
// (\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [11]))

	.dataa(\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [11]),
	.datab(\cpu_0|Equal132~0_combout ),
	.datac(vcc),
	.datad(\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [3]),
	.cin(gnd),
	.combout(\cpu_0|d_writedata[27]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|d_writedata[27]~3 .lut_mask = 16'hEE22;
defparam \cpu_0|d_writedata[27]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y20_N23
cycloneii_lcell_ff \cpu_0|d_writedata[11] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|d_writedata[27]~3_combout ),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|d_writedata [11]));

// Location: LCCOMB_X46_Y20_N22
cycloneii_lcell_comb \cmd_xbar_mux|src_payload~10 (
// Equation(s):
// \cmd_xbar_mux|src_payload~10_combout  = (\cpu_0|d_writedata [11] & \cmd_xbar_mux|saved_grant [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\cpu_0|d_writedata [11]),
	.datad(\cmd_xbar_mux|saved_grant [1]),
	.cin(gnd),
	.combout(\cmd_xbar_mux|src_payload~10_combout ),
	.cout());
// synopsys translate_off
defparam \cmd_xbar_mux|src_payload~10 .lut_mask = 16'hF000;
defparam \cmd_xbar_mux|src_payload~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N24
cycloneii_lcell_comb \addr_router_001|Equal6~2 (
// Equation(s):
// \addr_router_001|Equal6~2_combout  = (!\cpu_0|W_alu_result [5] & \cpu_0|W_alu_result [6])

	.dataa(\cpu_0|W_alu_result [5]),
	.datab(vcc),
	.datac(\cpu_0|W_alu_result [6]),
	.datad(vcc),
	.cin(gnd),
	.combout(\addr_router_001|Equal6~2_combout ),
	.cout());
// synopsys translate_off
defparam \addr_router_001|Equal6~2 .lut_mask = 16'h5050;
defparam \addr_router_001|Equal6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N30
cycloneii_lcell_comb \switch_i_s1_translator_avalon_universal_slave_0_agent|m0_write~0 (
// Equation(s):
// \switch_i_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout  = (!\cpu_0|W_alu_result [4] & (!\switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & (\addr_router_001|Equal6~2_combout  & 
// \addr_router_001|Equal2~2_combout )))

	.dataa(\cpu_0|W_alu_result [4]),
	.datab(\switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datac(\addr_router_001|Equal6~2_combout ),
	.datad(\addr_router_001|Equal2~2_combout ),
	.cin(gnd),
	.combout(\switch_i_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout ),
	.cout());
// synopsys translate_off
defparam \switch_i_s1_translator_avalon_universal_slave_0_agent|m0_write~0 .lut_mask = 16'h1000;
defparam \switch_i_s1_translator_avalon_universal_slave_0_agent|m0_write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N8
cycloneii_lcell_comb \switch_i_s1_translator|wait_latency_counter~3 (
// Equation(s):
// \switch_i_s1_translator|wait_latency_counter~3_combout  = (\switch_i_s1_translator|Add0~0_combout  & (\switch_i_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout  & (!\switch_i_s1_translator|wait_latency_counter[1]~1_combout  & 
// \led_red_o_s1_translator|wait_latency_counter[0]~0_combout )))

	.dataa(\switch_i_s1_translator|Add0~0_combout ),
	.datab(\switch_i_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout ),
	.datac(\switch_i_s1_translator|wait_latency_counter[1]~1_combout ),
	.datad(\led_red_o_s1_translator|wait_latency_counter[0]~0_combout ),
	.cin(gnd),
	.combout(\switch_i_s1_translator|wait_latency_counter~3_combout ),
	.cout());
// synopsys translate_off
defparam \switch_i_s1_translator|wait_latency_counter~3 .lut_mask = 16'h0800;
defparam \switch_i_s1_translator|wait_latency_counter~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y16_N9
cycloneii_lcell_ff \switch_i_s1_translator|wait_latency_counter[1] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\switch_i_s1_translator|wait_latency_counter~3_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\switch_i_s1_translator|wait_latency_counter [1]));

// Location: LCCOMB_X31_Y16_N6
cycloneii_lcell_comb \switch_i_s1_translator|wait_latency_counter~2 (
// Equation(s):
// \switch_i_s1_translator|wait_latency_counter~2_combout  = (\led_red_o_s1_translator|wait_latency_counter[0]~0_combout  & (!\switch_i_s1_translator|wait_latency_counter[1]~1_combout  & (!\switch_i_s1_translator|wait_latency_counter [0] & 
// \switch_i_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout )))

	.dataa(\led_red_o_s1_translator|wait_latency_counter[0]~0_combout ),
	.datab(\switch_i_s1_translator|wait_latency_counter[1]~1_combout ),
	.datac(\switch_i_s1_translator|wait_latency_counter [0]),
	.datad(\switch_i_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout ),
	.cin(gnd),
	.combout(\switch_i_s1_translator|wait_latency_counter~2_combout ),
	.cout());
// synopsys translate_off
defparam \switch_i_s1_translator|wait_latency_counter~2 .lut_mask = 16'h0200;
defparam \switch_i_s1_translator|wait_latency_counter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y16_N7
cycloneii_lcell_ff \switch_i_s1_translator|wait_latency_counter[0] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\switch_i_s1_translator|wait_latency_counter~2_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\switch_i_s1_translator|wait_latency_counter [0]));

// Location: LCCOMB_X31_Y16_N14
cycloneii_lcell_comb \switch_i_s1_translator|wait_latency_counter[1]~1 (
// Equation(s):
// \switch_i_s1_translator|wait_latency_counter[1]~1_combout  = (!\switch_i_s1_translator|wait_latency_counter [1] & (\switch_i_s1_translator|wait_latency_counter [0] $ (((!\switch_i_s1_translator|wait_latency_counter[1]~0_combout  & 
// \addr_router_001|Equal2~2_combout )))))

	.dataa(\switch_i_s1_translator|wait_latency_counter[1]~0_combout ),
	.datab(\addr_router_001|Equal2~2_combout ),
	.datac(\switch_i_s1_translator|wait_latency_counter [1]),
	.datad(\switch_i_s1_translator|wait_latency_counter [0]),
	.cin(gnd),
	.combout(\switch_i_s1_translator|wait_latency_counter[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \switch_i_s1_translator|wait_latency_counter[1]~1 .lut_mask = 16'h0B04;
defparam \switch_i_s1_translator|wait_latency_counter[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y16_N22
cycloneii_lcell_comb \addr_router_001|Equal6~3 (
// Equation(s):
// \addr_router_001|Equal6~3_combout  = (\cpu_0|W_alu_result [6] & (!\cpu_0|W_alu_result [5] & (!\cpu_0|W_alu_result [4] & \addr_router_001|Equal2~2_combout )))

	.dataa(\cpu_0|W_alu_result [6]),
	.datab(\cpu_0|W_alu_result [5]),
	.datac(\cpu_0|W_alu_result [4]),
	.datad(\addr_router_001|Equal2~2_combout ),
	.cin(gnd),
	.combout(\addr_router_001|Equal6~3_combout ),
	.cout());
// synopsys translate_off
defparam \addr_router_001|Equal6~3 .lut_mask = 16'h0200;
defparam \addr_router_001|Equal6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N22
cycloneii_lcell_comb \switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1 (
// Equation(s):
// \switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout  = (\switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout  & (\switch_i_s1_translator|wait_latency_counter[1]~1_combout  & 
// (\push_button_i_s1_translator|waitrequest_reset_override~regout  & \addr_router_001|Equal6~3_combout )))

	.dataa(\switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout ),
	.datab(\switch_i_s1_translator|wait_latency_counter[1]~1_combout ),
	.datac(\push_button_i_s1_translator|waitrequest_reset_override~regout ),
	.datad(\addr_router_001|Equal6~3_combout ),
	.cin(gnd),
	.combout(\switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1 .lut_mask = 16'h8000;
defparam \switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N10
cycloneii_lcell_comb \switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3 (
// Equation(s):
// \switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout  = (\switch_i_s1_translator|read_latency_shift_reg~2_combout ) # ((\switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0] & 
// ((\switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]) # (!\switch_i_s1_translator|read_latency_shift_reg [0]))))

	.dataa(\switch_i_s1_translator|read_latency_shift_reg [0]),
	.datab(\switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datac(\switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0]),
	.datad(\switch_i_s1_translator|read_latency_shift_reg~2_combout ),
	.cin(gnd),
	.combout(\switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3 .lut_mask = 16'hFFD0;
defparam \switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y16_N11
cycloneii_lcell_ff \switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0]));

// Location: LCCOMB_X31_Y16_N26
cycloneii_lcell_comb \switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2 (
// Equation(s):
// \switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout  = (\switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout ) # ((\switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used 
// [1] & ((!\switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0]) # (!\switch_i_s1_translator|read_latency_shift_reg [0]))))

	.dataa(\switch_i_s1_translator|read_latency_shift_reg [0]),
	.datab(\switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout ),
	.datac(\switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datad(\switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0]),
	.cin(gnd),
	.combout(\switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2 .lut_mask = 16'hDCFC;
defparam \switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y16_N27
cycloneii_lcell_ff \switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]));

// Location: LCCOMB_X31_Y16_N0
cycloneii_lcell_comb \cmd_xbar_demux_001|WideOr0~1 (
// Equation(s):
// \cmd_xbar_demux_001|WideOr0~1_combout  = (\push_button_i_s1_translator|waitrequest_reset_override~regout  & (!\switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & (\switch_i_s1_translator|wait_latency_counter[1]~1_combout  & 
// \addr_router_001|Equal6~3_combout )))

	.dataa(\push_button_i_s1_translator|waitrequest_reset_override~regout ),
	.datab(\switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datac(\switch_i_s1_translator|wait_latency_counter[1]~1_combout ),
	.datad(\addr_router_001|Equal6~3_combout ),
	.cin(gnd),
	.combout(\cmd_xbar_demux_001|WideOr0~1_combout ),
	.cout());
// synopsys translate_off
defparam \cmd_xbar_demux_001|WideOr0~1 .lut_mask = 16'h2000;
defparam \cmd_xbar_demux_001|WideOr0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N18
cycloneii_lcell_comb \switch_i_s1_translator|read_latency_shift_reg~2 (
// Equation(s):
// \switch_i_s1_translator|read_latency_shift_reg~2_combout  = (\cmd_xbar_demux_001|WideOr0~1_combout  & (!\cpu_0_data_master_translator|read_accepted~regout  & \cpu_0|d_read~regout ))

	.dataa(vcc),
	.datab(\cmd_xbar_demux_001|WideOr0~1_combout ),
	.datac(\cpu_0_data_master_translator|read_accepted~regout ),
	.datad(\cpu_0|d_read~regout ),
	.cin(gnd),
	.combout(\switch_i_s1_translator|read_latency_shift_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \switch_i_s1_translator|read_latency_shift_reg~2 .lut_mask = 16'h0C00;
defparam \switch_i_s1_translator|read_latency_shift_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y16_N19
cycloneii_lcell_ff \switch_i_s1_translator|read_latency_shift_reg[0] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\switch_i_s1_translator|read_latency_shift_reg~2_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\switch_i_s1_translator|read_latency_shift_reg [0]));

// Location: LCCOMB_X34_Y19_N24
cycloneii_lcell_comb \switch_i|read_mux_out[6] (
// Equation(s):
// \switch_i|read_mux_out [6] = (\switch_i_external_connection_export~combout [6] & (!\cpu_0|W_alu_result [2] & !\cpu_0|W_alu_result [3]))

	.dataa(\switch_i_external_connection_export~combout [6]),
	.datab(vcc),
	.datac(\cpu_0|W_alu_result [2]),
	.datad(\cpu_0|W_alu_result [3]),
	.cin(gnd),
	.combout(\switch_i|read_mux_out [6]),
	.cout());
// synopsys translate_off
defparam \switch_i|read_mux_out[6] .lut_mask = 16'h000A;
defparam \switch_i|read_mux_out[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y19_N25
cycloneii_lcell_ff \switch_i|readdata[6] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\switch_i|read_mux_out [6]),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\switch_i|readdata [6]));

// Location: LCFF_X34_Y19_N3
cycloneii_lcell_ff \switch_i_s1_translator|av_readdata_pre[6] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\switch_i|readdata [6]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\switch_i_s1_translator|av_readdata_pre [6]));

// Location: LCFF_X36_Y18_N1
cycloneii_lcell_ff \cpu_0|d_writedata[6] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [6]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|d_writedata [6]));

// Location: LCCOMB_X32_Y16_N24
cycloneii_lcell_comb \led_red_o_s1_translator|wait_latency_counter~3 (
// Equation(s):
// \led_red_o_s1_translator|wait_latency_counter~3_combout  = (\led_red_o_s1_translator|wait_latency_counter[0]~2_combout  & (\led_red_o_s1_translator|wait_latency_counter [1] $ (\led_red_o_s1_translator|wait_latency_counter [0])))

	.dataa(vcc),
	.datab(\led_red_o_s1_translator|wait_latency_counter[0]~2_combout ),
	.datac(\led_red_o_s1_translator|wait_latency_counter [1]),
	.datad(\led_red_o_s1_translator|wait_latency_counter [0]),
	.cin(gnd),
	.combout(\led_red_o_s1_translator|wait_latency_counter~3_combout ),
	.cout());
// synopsys translate_off
defparam \led_red_o_s1_translator|wait_latency_counter~3 .lut_mask = 16'h0CC0;
defparam \led_red_o_s1_translator|wait_latency_counter~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y16_N25
cycloneii_lcell_ff \led_red_o_s1_translator|wait_latency_counter[1] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\led_red_o_s1_translator|wait_latency_counter~3_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\led_red_o_s1_translator|wait_latency_counter [1]));

// Location: LCCOMB_X32_Y16_N12
cycloneii_lcell_comb \led_red_o|always0~0 (
// Equation(s):
// \led_red_o|always0~0_combout  = (!\cpu_0|W_alu_result [3] & (!\led_red_o_s1_translator|wait_latency_counter [0] & (!\led_red_o_s1_translator|wait_latency_counter [1] & !\cpu_0|W_alu_result [2])))

	.dataa(\cpu_0|W_alu_result [3]),
	.datab(\led_red_o_s1_translator|wait_latency_counter [0]),
	.datac(\led_red_o_s1_translator|wait_latency_counter [1]),
	.datad(\cpu_0|W_alu_result [2]),
	.cin(gnd),
	.combout(\led_red_o|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \led_red_o|always0~0 .lut_mask = 16'h0001;
defparam \led_red_o|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y16_N0
cycloneii_lcell_comb \addr_router_001|Equal4~0 (
// Equation(s):
// \addr_router_001|Equal4~0_combout  = (!\cpu_0|W_alu_result [6] & (\cpu_0|W_alu_result [5] & (!\cpu_0|W_alu_result [4] & \addr_router_001|Equal2~2_combout )))

	.dataa(\cpu_0|W_alu_result [6]),
	.datab(\cpu_0|W_alu_result [5]),
	.datac(\cpu_0|W_alu_result [4]),
	.datad(\addr_router_001|Equal2~2_combout ),
	.cin(gnd),
	.combout(\addr_router_001|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \addr_router_001|Equal4~0 .lut_mask = 16'h0400;
defparam \addr_router_001|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N0
cycloneii_lcell_comb \led_red_o|always0~1 (
// Equation(s):
// \led_red_o|always0~1_combout  = (!\led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & (\cpu_0_data_master_translator|uav_write~0_combout  & (\led_red_o|always0~0_combout  & \addr_router_001|Equal4~0_combout )))

	.dataa(\led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datab(\cpu_0_data_master_translator|uav_write~0_combout ),
	.datac(\led_red_o|always0~0_combout ),
	.datad(\addr_router_001|Equal4~0_combout ),
	.cin(gnd),
	.combout(\led_red_o|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \led_red_o|always0~1 .lut_mask = 16'h4000;
defparam \led_red_o|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y18_N29
cycloneii_lcell_ff \led_red_o|data_out[6] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|d_writedata [6]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\led_red_o|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\led_red_o|data_out [6]));

// Location: LCCOMB_X34_Y19_N12
cycloneii_lcell_comb \led_red_o|readdata[6] (
// Equation(s):
// \led_red_o|readdata [6] = (!\cpu_0|W_alu_result [2] & (\led_red_o|data_out [6] & !\cpu_0|W_alu_result [3]))

	.dataa(\cpu_0|W_alu_result [2]),
	.datab(\led_red_o|data_out [6]),
	.datac(vcc),
	.datad(\cpu_0|W_alu_result [3]),
	.cin(gnd),
	.combout(\led_red_o|readdata [6]),
	.cout());
// synopsys translate_off
defparam \led_red_o|readdata[6] .lut_mask = 16'h0044;
defparam \led_red_o|readdata[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y19_N13
cycloneii_lcell_ff \led_red_o_s1_translator|av_readdata_pre[6] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\led_red_o|readdata [6]),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\led_red_o_s1_translator|av_readdata_pre [6]));

// Location: LCCOMB_X34_Y19_N2
cycloneii_lcell_comb \cpu_0|av_ld_byte0_data_nxt[6]~24 (
// Equation(s):
// \cpu_0|av_ld_byte0_data_nxt[6]~24_combout  = (\led_red_o_s1_translator|read_latency_shift_reg [0] & ((\led_red_o_s1_translator|av_readdata_pre [6]) # ((\switch_i_s1_translator|read_latency_shift_reg [0] & \switch_i_s1_translator|av_readdata_pre [6])))) # 
// (!\led_red_o_s1_translator|read_latency_shift_reg [0] & (\switch_i_s1_translator|read_latency_shift_reg [0] & (\switch_i_s1_translator|av_readdata_pre [6])))

	.dataa(\led_red_o_s1_translator|read_latency_shift_reg [0]),
	.datab(\switch_i_s1_translator|read_latency_shift_reg [0]),
	.datac(\switch_i_s1_translator|av_readdata_pre [6]),
	.datad(\led_red_o_s1_translator|av_readdata_pre [6]),
	.cin(gnd),
	.combout(\cpu_0|av_ld_byte0_data_nxt[6]~24_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|av_ld_byte0_data_nxt[6]~24 .lut_mask = 16'hEAC0;
defparam \cpu_0|av_ld_byte0_data_nxt[6]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N18
cycloneii_lcell_comb \rsp_xbar_demux|src1_valid (
// Equation(s):
// \rsp_xbar_demux|src1_valid~combout  = (\cpu_0_jtag_debug_module_translator|read_latency_shift_reg [0] & \cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\cpu_0_jtag_debug_module_translator|read_latency_shift_reg [0]),
	.datad(\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout ),
	.cin(gnd),
	.combout(\rsp_xbar_demux|src1_valid~combout ),
	.cout());
// synopsys translate_off
defparam \rsp_xbar_demux|src1_valid .lut_mask = 16'hF000;
defparam \rsp_xbar_demux|src1_valid .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N20
cycloneii_lcell_comb \jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~1 (
// Equation(s):
// \jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~1_combout  = (\push_button_i_s1_translator|waitrequest_reset_override~regout  & \jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout )

	.dataa(\push_button_i_s1_translator|waitrequest_reset_override~regout ),
	.datab(vcc),
	.datac(\jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~1 .lut_mask = 16'hA0A0;
defparam \jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y16_N21
cycloneii_lcell_ff \jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~1_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]));

// Location: LCCOMB_X36_Y18_N8
cycloneii_lcell_comb \cpu_0|av_ld_byte0_data_nxt[6]~25 (
// Equation(s):
// \cpu_0|av_ld_byte0_data_nxt[6]~25_combout  = (\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [6] & ((\jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]) # ((\cpu_0_jtag_debug_module_translator|av_readdata_pre [6] & 
// \rsp_xbar_demux|src1_valid~combout )))) # (!\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [6] & (\cpu_0_jtag_debug_module_translator|av_readdata_pre [6] & (\rsp_xbar_demux|src1_valid~combout )))

	.dataa(\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [6]),
	.datab(\cpu_0_jtag_debug_module_translator|av_readdata_pre [6]),
	.datac(\rsp_xbar_demux|src1_valid~combout ),
	.datad(\jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\cpu_0|av_ld_byte0_data_nxt[6]~25_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|av_ld_byte0_data_nxt[6]~25 .lut_mask = 16'hEAC0;
defparam \cpu_0|av_ld_byte0_data_nxt[6]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N20
cycloneii_lcell_comb \cpu_0|av_ld_byte0_data_nxt[6]~22 (
// Equation(s):
// \cpu_0|av_ld_byte0_data_nxt[6]~22_combout  = (\rsp_xbar_demux_001|src1_valid~0_combout  & ((\width_adapter_001|data_reg [6]) # ((!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout  & \sram_0|readdata 
// [6]))))

	.dataa(\width_adapter_001|data_reg [6]),
	.datab(\rsp_xbar_demux_001|src1_valid~0_combout ),
	.datac(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout ),
	.datad(\sram_0|readdata [6]),
	.cin(gnd),
	.combout(\cpu_0|av_ld_byte0_data_nxt[6]~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|av_ld_byte0_data_nxt[6]~22 .lut_mask = 16'h8C88;
defparam \cpu_0|av_ld_byte0_data_nxt[6]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N2
cycloneii_lcell_comb \cpu_0|av_ld_byte0_data_nxt[6]~26 (
// Equation(s):
// \cpu_0|av_ld_byte0_data_nxt[6]~26_combout  = (\cpu_0|av_ld_byte0_data_nxt[6]~23_combout ) # ((\cpu_0|av_ld_byte0_data_nxt[6]~24_combout ) # ((\cpu_0|av_ld_byte0_data_nxt[6]~25_combout ) # (\cpu_0|av_ld_byte0_data_nxt[6]~22_combout )))

	.dataa(\cpu_0|av_ld_byte0_data_nxt[6]~23_combout ),
	.datab(\cpu_0|av_ld_byte0_data_nxt[6]~24_combout ),
	.datac(\cpu_0|av_ld_byte0_data_nxt[6]~25_combout ),
	.datad(\cpu_0|av_ld_byte0_data_nxt[6]~22_combout ),
	.cin(gnd),
	.combout(\cpu_0|av_ld_byte0_data_nxt[6]~26_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|av_ld_byte0_data_nxt[6]~26 .lut_mask = 16'hFFFE;
defparam \cpu_0|av_ld_byte0_data_nxt[6]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N10
cycloneii_lcell_comb \cpu_0|av_ld_byte1_data[6]~6 (
// Equation(s):
// \cpu_0|av_ld_byte1_data[6]~6_combout  = (\cpu_0|av_ld_aligning_data~regout  & ((\cpu_0|av_fill_bit~0_combout ))) # (!\cpu_0|av_ld_aligning_data~regout  & (\rsp_xbar_mux_001|src_data [14]))

	.dataa(\rsp_xbar_mux_001|src_data [14]),
	.datab(\cpu_0|av_fill_bit~0_combout ),
	.datac(vcc),
	.datad(\cpu_0|av_ld_aligning_data~regout ),
	.cin(gnd),
	.combout(\cpu_0|av_ld_byte1_data[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|av_ld_byte1_data[6]~6 .lut_mask = 16'hCCAA;
defparam \cpu_0|av_ld_byte1_data[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N26
cycloneii_lcell_comb \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|cp_ready~0 (
// Equation(s):
// \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|cp_ready~0_combout  = (!\push_button_i_s1_translator|waitrequest_reset_override~regout  & \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|WideOr0~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\push_button_i_s1_translator|waitrequest_reset_override~regout ),
	.datad(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|WideOr0~combout ),
	.cin(gnd),
	.combout(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|cp_ready~0_combout ),
	.cout());
// synopsys translate_off
defparam \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|cp_ready~0 .lut_mask = 16'h0F00;
defparam \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|cp_ready~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N18
cycloneii_lcell_comb \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~4 (
// Equation(s):
// \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~4_combout  = (\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [2]) # 
// ((\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0] & (\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|local_read~1_combout  & 
// !\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|cp_ready~0_combout )))

	.dataa(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0]),
	.datab(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|local_read~1_combout ),
	.datac(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [2]),
	.datad(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|cp_ready~0_combout ),
	.cin(gnd),
	.combout(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~4 .lut_mask = 16'hF0F8;
defparam \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N16
cycloneii_lcell_comb \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3 (
// Equation(s):
// \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout  = \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|comb~0_combout  $ 
// (((!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|cp_ready~0_combout  & (\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|local_read~1_combout  & 
// !\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [2]))))

	.dataa(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|comb~0_combout ),
	.datab(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|cp_ready~0_combout ),
	.datac(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|local_read~1_combout ),
	.datad(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [2]),
	.cin(gnd),
	.combout(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3 .lut_mask = 16'hAA9A;
defparam \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y15_N19
cycloneii_lcell_ff \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~4_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]));

// Location: LCCOMB_X34_Y15_N22
cycloneii_lcell_comb \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]~0 (
// Equation(s):
// \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]~0_combout  = (\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & 
// ((\push_button_i_s1_translator|waitrequest_reset_override~regout ) # (!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|WideOr0~combout )))

	.dataa(vcc),
	.datab(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datac(\push_button_i_s1_translator|waitrequest_reset_override~regout ),
	.datad(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|WideOr0~combout ),
	.cin(gnd),
	.combout(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]~0 .lut_mask = 16'hC0CC;
defparam \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N6
cycloneii_lcell_comb \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]~1 (
// Equation(s):
// \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]~1_combout  = (!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|comb~0_combout  & 
// ((\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [2]) # ((\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|local_read~1_combout  & 
// \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]~0_combout ))))

	.dataa(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|comb~0_combout ),
	.datab(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|local_read~1_combout ),
	.datac(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [2]),
	.datad(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]~0_combout ),
	.cin(gnd),
	.combout(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]~1 .lut_mask = 16'h5450;
defparam \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y15_N7
cycloneii_lcell_ff \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]~1_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [2]));

// Location: LCFF_X35_Y15_N7
cycloneii_lcell_ff \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][58] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~5_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][58]~regout ));

// Location: LCCOMB_X35_Y15_N6
cycloneii_lcell_comb \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~5 (
// Equation(s):
// \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~5_combout  = (\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [2] & 
// ((\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][58]~regout ))) # (!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [2] & (\cmd_xbar_mux_001|saved_grant [1]))

	.dataa(\cmd_xbar_mux_001|saved_grant [1]),
	.datab(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [2]),
	.datac(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][58]~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~5_combout ),
	.cout());
// synopsys translate_off
defparam \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~5 .lut_mask = 16'hE2E2;
defparam \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N24
cycloneii_lcell_comb \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][50]~feeder (
// Equation(s):
// \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][50]~feeder_combout  = \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~5_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~5_combout ),
	.cin(gnd),
	.combout(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][50]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][50]~feeder .lut_mask = 16'hFF00;
defparam \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][50]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N4
cycloneii_lcell_comb \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2 (
// Equation(s):
// \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout  = (\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]) # 
// ((\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|local_read~1_combout  & (!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [2] & 
// !\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|cp_ready~0_combout )))

	.dataa(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datab(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|local_read~1_combout ),
	.datac(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [2]),
	.datad(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|cp_ready~0_combout ),
	.cin(gnd),
	.combout(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2 .lut_mask = 16'hAAAE;
defparam \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y15_N5
cycloneii_lcell_ff \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0]));

// Location: LCCOMB_X33_Y15_N30
cycloneii_lcell_comb \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|always1~0 (
// Equation(s):
// \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|always1~0_combout  = ((\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0] & ((\sram_0|readdatavalid~regout ) # 
// (\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~regout )))) # (!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1])

	.dataa(\sram_0|readdatavalid~regout ),
	.datab(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0]),
	.datac(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datad(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~regout ),
	.cin(gnd),
	.combout(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|always1~0 .lut_mask = 16'hCF8F;
defparam \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y15_N25
cycloneii_lcell_ff \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][50] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][50]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][50]~regout ));

// Location: LCCOMB_X33_Y15_N8
cycloneii_lcell_comb \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0 (
// Equation(s):
// \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout  = (\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & 
// (\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][50]~regout )) # (!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & ((\cmd_xbar_mux_001|saved_grant [1])))

	.dataa(vcc),
	.datab(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][50]~regout ),
	.datac(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datad(\cmd_xbar_mux_001|saved_grant [1]),
	.cin(gnd),
	.combout(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout ),
	.cout());
// synopsys translate_off
defparam \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0 .lut_mask = 16'hCFC0;
defparam \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y15_N26
cycloneii_lcell_comb \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0 (
// Equation(s):
// \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout  = (\sram_0|readdatavalid~regout ) # ((\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~regout ) # 
// (!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0]))

	.dataa(\sram_0|readdatavalid~regout ),
	.datab(vcc),
	.datac(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0]),
	.datad(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~regout ),
	.cin(gnd),
	.combout(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0 .lut_mask = 16'hFFAF;
defparam \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y15_N9
cycloneii_lcell_ff \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][50] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][50]~regout ));

// Location: LCCOMB_X35_Y16_N0
cycloneii_lcell_comb \rsp_xbar_mux_001|src_payload~12 (
// Equation(s):
// \rsp_xbar_mux_001|src_payload~12_combout  = (\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout  & (\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][50]~regout  & 
// \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|rp_valid~combout ))

	.dataa(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout ),
	.datab(vcc),
	.datac(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][50]~regout ),
	.datad(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|rp_valid~combout ),
	.cin(gnd),
	.combout(\rsp_xbar_mux_001|src_payload~12_combout ),
	.cout());
// synopsys translate_off
defparam \rsp_xbar_mux_001|src_payload~12 .lut_mask = 16'hA000;
defparam \rsp_xbar_mux_001|src_payload~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N10
cycloneii_lcell_comb \rsp_xbar_mux_001|src_payload~17 (
// Equation(s):
// \rsp_xbar_mux_001|src_payload~17_combout  = (\cpu_0_jtag_debug_module_translator|read_latency_shift_reg [0] & (\cpu_0_jtag_debug_module_translator|av_readdata_pre [22] & 
// \cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout ))

	.dataa(vcc),
	.datab(\cpu_0_jtag_debug_module_translator|read_latency_shift_reg [0]),
	.datac(\cpu_0_jtag_debug_module_translator|av_readdata_pre [22]),
	.datad(\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout ),
	.cin(gnd),
	.combout(\rsp_xbar_mux_001|src_payload~17_combout ),
	.cout());
// synopsys translate_off
defparam \rsp_xbar_mux_001|src_payload~17 .lut_mask = 16'hC000;
defparam \rsp_xbar_mux_001|src_payload~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N22
cycloneii_lcell_comb \rsp_xbar_mux_001|src_data[22] (
// Equation(s):
// \rsp_xbar_mux_001|src_data [22] = (\rsp_xbar_mux_001|src_data[22]~46_combout ) # ((\rsp_xbar_mux_001|src_payload~17_combout ) # ((\rsp_xbar_mux_001|src_payload~12_combout  & \sram_0|readdata [6])))

	.dataa(\rsp_xbar_mux_001|src_data[22]~46_combout ),
	.datab(\rsp_xbar_mux_001|src_payload~12_combout ),
	.datac(\rsp_xbar_mux_001|src_payload~17_combout ),
	.datad(\sram_0|readdata [6]),
	.cin(gnd),
	.combout(\rsp_xbar_mux_001|src_data [22]),
	.cout());
// synopsys translate_off
defparam \rsp_xbar_mux_001|src_data[22] .lut_mask = 16'hFEFA;
defparam \rsp_xbar_mux_001|src_data[22] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N18
cycloneii_lcell_comb \cpu_0|av_ld_byte2_data[6]~6 (
// Equation(s):
// \cpu_0|av_ld_byte2_data[6]~6_combout  = (\cpu_0|av_ld_aligning_data~regout  & (\cpu_0|av_fill_bit~0_combout )) # (!\cpu_0|av_ld_aligning_data~regout  & ((\rsp_xbar_mux_001|src_data [22])))

	.dataa(\cpu_0|av_ld_aligning_data~regout ),
	.datab(\cpu_0|av_fill_bit~0_combout ),
	.datac(vcc),
	.datad(\rsp_xbar_mux_001|src_data [22]),
	.cin(gnd),
	.combout(\cpu_0|av_ld_byte2_data[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|av_ld_byte2_data[6]~6 .lut_mask = 16'hDD88;
defparam \cpu_0|av_ld_byte2_data[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N30
cycloneii_lcell_comb \cpu_0|av_ld_byte3_data_nxt~15 (
// Equation(s):
// \cpu_0|av_ld_byte3_data_nxt~15_combout  = (\cpu_0|av_ld_aligning_data~regout  & ((\cpu_0|av_fill_bit~0_combout ))) # (!\cpu_0|av_ld_aligning_data~regout  & (\cpu_0|av_ld_byte3_data_nxt~14_combout ))

	.dataa(\cpu_0|av_ld_byte3_data_nxt~14_combout ),
	.datab(vcc),
	.datac(\cpu_0|av_fill_bit~0_combout ),
	.datad(\cpu_0|av_ld_aligning_data~regout ),
	.cin(gnd),
	.combout(\cpu_0|av_ld_byte3_data_nxt~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|av_ld_byte3_data_nxt~15 .lut_mask = 16'hF0AA;
defparam \cpu_0|av_ld_byte3_data_nxt~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y16_N31
cycloneii_lcell_ff \cpu_0|av_ld_byte3_data[6] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|av_ld_byte3_data_nxt~15_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|av_ld_rshift8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|av_ld_byte3_data [6]));

// Location: LCFF_X38_Y16_N19
cycloneii_lcell_ff \cpu_0|av_ld_byte2_data[6] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|av_ld_byte2_data[6]~6_combout ),
	.sdata(\cpu_0|av_ld_byte3_data [6]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\cpu_0|av_ld_rshift8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|av_ld_byte2_data [6]));

// Location: LCCOMB_X38_Y16_N28
cycloneii_lcell_comb \cpu_0|av_ld_byte1_data_en~2 (
// Equation(s):
// \cpu_0|av_ld_byte1_data_en~2_combout  = (\cpu_0|av_ld_rshift8~0_combout ) # (((\cpu_0|D_iw [4]) # (!\cpu_0|D_iw [3])) # (!\cpu_0|av_ld_aligning_data~regout ))

	.dataa(\cpu_0|av_ld_rshift8~0_combout ),
	.datab(\cpu_0|av_ld_aligning_data~regout ),
	.datac(\cpu_0|D_iw [3]),
	.datad(\cpu_0|D_iw [4]),
	.cin(gnd),
	.combout(\cpu_0|av_ld_byte1_data_en~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|av_ld_byte1_data_en~2 .lut_mask = 16'hFFBF;
defparam \cpu_0|av_ld_byte1_data_en~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y16_N11
cycloneii_lcell_ff \cpu_0|av_ld_byte1_data[6] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|av_ld_byte1_data[6]~6_combout ),
	.sdata(\cpu_0|av_ld_byte2_data [6]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\cpu_0|av_ld_rshift8~1_combout ),
	.ena(\cpu_0|av_ld_byte1_data_en~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|av_ld_byte1_data [6]));

// Location: LCCOMB_X37_Y19_N12
cycloneii_lcell_comb \cpu_0|av_ld_byte0_data_nxt[6]~34 (
// Equation(s):
// \cpu_0|av_ld_byte0_data_nxt[6]~34_combout  = (\cpu_0|av_ld_rshift8~0_combout  & ((\cpu_0|av_ld_aligning_data~regout  & ((\cpu_0|av_ld_byte1_data [6]))) # (!\cpu_0|av_ld_aligning_data~regout  & (\cpu_0|av_ld_byte0_data_nxt[6]~26_combout )))) # 
// (!\cpu_0|av_ld_rshift8~0_combout  & (\cpu_0|av_ld_byte0_data_nxt[6]~26_combout ))

	.dataa(\cpu_0|av_ld_rshift8~0_combout ),
	.datab(\cpu_0|av_ld_byte0_data_nxt[6]~26_combout ),
	.datac(\cpu_0|av_ld_byte1_data [6]),
	.datad(\cpu_0|av_ld_aligning_data~regout ),
	.cin(gnd),
	.combout(\cpu_0|av_ld_byte0_data_nxt[6]~34_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|av_ld_byte0_data_nxt[6]~34 .lut_mask = 16'hE4CC;
defparam \cpu_0|av_ld_byte0_data_nxt[6]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N4
cycloneii_lcell_comb \cpu_0|av_ld_byte0_data[5]~0 (
// Equation(s):
// \cpu_0|av_ld_byte0_data[5]~0_combout  = (\cpu_0|av_ld_rshift8~0_combout ) # (!\cpu_0|av_ld_aligning_data~regout )

	.dataa(\cpu_0|av_ld_rshift8~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_0|av_ld_aligning_data~regout ),
	.cin(gnd),
	.combout(\cpu_0|av_ld_byte0_data[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|av_ld_byte0_data[5]~0 .lut_mask = 16'hAAFF;
defparam \cpu_0|av_ld_byte0_data[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y19_N13
cycloneii_lcell_ff \cpu_0|av_ld_byte0_data[6] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|av_ld_byte0_data_nxt[6]~34_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|av_ld_byte0_data[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|av_ld_byte0_data [6]));

// Location: LCCOMB_X38_Y19_N26
cycloneii_lcell_comb \cpu_0|W_rf_wr_data[6]~10 (
// Equation(s):
// \cpu_0|W_rf_wr_data[6]~10_combout  = (\cpu_0|R_ctrl_ld~regout  & (((\cpu_0|av_ld_byte0_data [6])))) # (!\cpu_0|R_ctrl_ld~regout  & (\cpu_0|W_alu_result [6] & (!\cpu_0|E_alu_result~22_combout )))

	.dataa(\cpu_0|W_alu_result [6]),
	.datab(\cpu_0|R_ctrl_ld~regout ),
	.datac(\cpu_0|E_alu_result~22_combout ),
	.datad(\cpu_0|av_ld_byte0_data [6]),
	.cin(gnd),
	.combout(\cpu_0|W_rf_wr_data[6]~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|W_rf_wr_data[6]~10 .lut_mask = 16'hCE02;
defparam \cpu_0|W_rf_wr_data[6]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N28
cycloneii_lcell_comb \cpu_0|W_rf_wr_data[7]~11 (
// Equation(s):
// \cpu_0|W_rf_wr_data[7]~11_combout  = (\cpu_0|R_ctrl_ld~regout  & (((\cpu_0|av_ld_byte0_data [7])))) # (!\cpu_0|R_ctrl_ld~regout  & (\cpu_0|W_alu_result [7] & ((!\cpu_0|E_alu_result~22_combout ))))

	.dataa(\cpu_0|W_alu_result [7]),
	.datab(\cpu_0|av_ld_byte0_data [7]),
	.datac(\cpu_0|E_alu_result~22_combout ),
	.datad(\cpu_0|R_ctrl_ld~regout ),
	.cin(gnd),
	.combout(\cpu_0|W_rf_wr_data[7]~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|W_rf_wr_data[7]~11 .lut_mask = 16'hCC0A;
defparam \cpu_0|W_rf_wr_data[7]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N20
cycloneii_lcell_comb \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 (
// Equation(s):
// \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout  = 
// (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  & (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [3] $ 
// (((\jtag_uart_0|wr_rfifo~combout ) # (VCC))))) # (!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  & 
// ((\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [3]) # ((GND))))
// \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  = CARRY((\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [3] $ 
// (\jtag_uart_0|wr_rfifo~combout )) # (!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ))

	.dataa(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [3]),
	.datab(\jtag_uart_0|wr_rfifo~combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ),
	.combout(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout ),
	.cout(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 .lut_mask = 16'h5A6F;
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N22
cycloneii_lcell_comb \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 (
// Equation(s):
// \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout  = 
// (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  & (((\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [4] & VCC)))) # 
// (!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  & (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [4] $ (((VCC) # 
// (!\jtag_uart_0|wr_rfifo~combout )))))
// \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT  = 
// CARRY((!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  & (\jtag_uart_0|wr_rfifo~combout  $ 
// (!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [4]))))

	.dataa(\jtag_uart_0|wr_rfifo~combout ),
	.datab(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ),
	.combout(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout ),
	.cout(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 .lut_mask = 16'hC309;
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X28_Y16_N23
cycloneii_lcell_ff \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[4] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [4]));

// Location: LCCOMB_X28_Y16_N24
cycloneii_lcell_comb \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 (
// Equation(s):
// \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout  = \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [5] $ 
// (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT )

	.dataa(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ),
	.combout(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 .lut_mask = 16'h5A5A;
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X28_Y16_N25
cycloneii_lcell_ff \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[5] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [5]));

// Location: LCCOMB_X29_Y16_N10
cycloneii_lcell_comb \jtag_uart_0|Add0~0 (
// Equation(s):
// \jtag_uart_0|Add0~0_combout  = (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [0] & (!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q 
// [1] & VCC)) # (!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [0] & (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [1] $ (GND)))
// \jtag_uart_0|Add0~1  = CARRY((!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [0] & !\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q 
// [1]))

	.dataa(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [0]),
	.datab(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\jtag_uart_0|Add0~0_combout ),
	.cout(\jtag_uart_0|Add0~1 ));
// synopsys translate_off
defparam \jtag_uart_0|Add0~0 .lut_mask = 16'h6611;
defparam \jtag_uart_0|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N14
cycloneii_lcell_comb \jtag_uart_0|Add0~4 (
// Equation(s):
// \jtag_uart_0|Add0~4_combout  = (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [3] & (!\jtag_uart_0|Add0~3  & VCC)) # 
// (!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [3] & (\jtag_uart_0|Add0~3  $ (GND)))
// \jtag_uart_0|Add0~5  = CARRY((!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [3] & !\jtag_uart_0|Add0~3 ))

	.dataa(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\jtag_uart_0|Add0~3 ),
	.combout(\jtag_uart_0|Add0~4_combout ),
	.cout(\jtag_uart_0|Add0~5 ));
// synopsys translate_off
defparam \jtag_uart_0|Add0~4 .lut_mask = 16'h5A05;
defparam \jtag_uart_0|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N20
cycloneii_lcell_comb \jtag_uart_0|Add0~10 (
// Equation(s):
// \jtag_uart_0|Add0~10_combout  = (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout  & (!\jtag_uart_0|Add0~9 )) # 
// (!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout  & (\jtag_uart_0|Add0~9  & VCC))
// \jtag_uart_0|Add0~11  = CARRY((\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout  & !\jtag_uart_0|Add0~9 ))

	.dataa(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\jtag_uart_0|Add0~9 ),
	.combout(\jtag_uart_0|Add0~10_combout ),
	.cout(\jtag_uart_0|Add0~11 ));
// synopsys translate_off
defparam \jtag_uart_0|Add0~10 .lut_mask = 16'h5A0A;
defparam \jtag_uart_0|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N22
cycloneii_lcell_comb \jtag_uart_0|Add0~12 (
// Equation(s):
// \jtag_uart_0|Add0~12_combout  = !\jtag_uart_0|Add0~11 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\jtag_uart_0|Add0~11 ),
	.combout(\jtag_uart_0|Add0~12_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart_0|Add0~12 .lut_mask = 16'h0F0F;
defparam \jtag_uart_0|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N28
cycloneii_lcell_comb \jtag_uart_0|LessThan1~0 (
// Equation(s):
// \jtag_uart_0|LessThan1~0_combout  = (\jtag_uart_0|Add0~4_combout  & ((\jtag_uart_0|Add0~2_combout ) # ((\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [0]) # (\jtag_uart_0|Add0~0_combout ))))

	.dataa(\jtag_uart_0|Add0~2_combout ),
	.datab(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [0]),
	.datac(\jtag_uart_0|Add0~4_combout ),
	.datad(\jtag_uart_0|Add0~0_combout ),
	.cin(gnd),
	.combout(\jtag_uart_0|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart_0|LessThan1~0 .lut_mask = 16'hF0E0;
defparam \jtag_uart_0|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N26
cycloneii_lcell_comb \jtag_uart_0|LessThan1~2 (
// Equation(s):
// \jtag_uart_0|LessThan1~2_combout  = (!\jtag_uart_0|LessThan1~1_combout  & (\jtag_uart_0|Add0~12_combout  & (!\jtag_uart_0|Add0~10_combout  & !\jtag_uart_0|LessThan1~0_combout )))

	.dataa(\jtag_uart_0|LessThan1~1_combout ),
	.datab(\jtag_uart_0|Add0~12_combout ),
	.datac(\jtag_uart_0|Add0~10_combout ),
	.datad(\jtag_uart_0|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\jtag_uart_0|LessThan1~2_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart_0|LessThan1~2 .lut_mask = 16'h0004;
defparam \jtag_uart_0|LessThan1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y16_N27
cycloneii_lcell_ff \jtag_uart_0|fifo_AF (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\jtag_uart_0|LessThan1~2_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\jtag_uart_0|fifo_AF~regout ));

// Location: LCCOMB_X29_Y22_N18
cycloneii_lcell_comb \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|jupdate~0 (
	.dataa(vcc),
	.datab(\auto_hub|node_ena[2]~reg0_regout ),
	.datac(\auto_hub|irf_reg[2][0]~regout ),
	.datad(\auto_hub|virtual_ir_scan_reg~regout ),
	.cin(gnd),
	.combout(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|jupdate~0_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|jupdate~0 .lut_mask = 16'h000C;
defparam \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|jupdate~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N24
cycloneii_lcell_comb \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|jupdate~1 (
	.dataa(\auto_hub|shadow_jsm|state [8]),
	.datab(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|jupdate~0_combout ),
	.datac(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|jupdate~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|jupdate~1_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|jupdate~1 .lut_mask = 16'h7878;
defparam \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|jupdate~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y21_N25
cycloneii_lcell_ff \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|jupdate (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|jupdate~1_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|jupdate~regout ));

// Location: LCCOMB_X28_Y18_N24
cycloneii_lcell_comb \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|jupdate1~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|jupdate~regout ),
	.cin(gnd),
	.combout(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|jupdate1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|jupdate1~feeder .lut_mask = 16'hFF00;
defparam \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|jupdate1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y18_N25
cycloneii_lcell_ff \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|jupdate1 (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|jupdate1~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|jupdate1~regout ));

// Location: LCFF_X28_Y18_N15
cycloneii_lcell_ff \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|jupdate2 (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|jupdate1~regout ),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|jupdate2~regout ));

// Location: LCCOMB_X28_Y18_N14
cycloneii_lcell_comb \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|always2~0 (
	.dataa(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|jupdate1~regout ),
	.datab(vcc),
	.datac(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|jupdate2~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|always2~0_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|always2~0 .lut_mask = 16'h5A5A;
defparam \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|always2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N26
cycloneii_lcell_comb \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|write~0 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|write~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|write~0_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|write~0 .lut_mask = 16'h0F0F;
defparam \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N28
cycloneii_lcell_comb \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|wdata[1]~0 (
	.dataa(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count [8]),
	.datab(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|jupdate~0_combout ),
	.datac(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|state~regout ),
	.datad(\auto_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|wdata[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|wdata[1]~0 .lut_mask = 16'h8000;
defparam \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|wdata[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y18_N27
cycloneii_lcell_ff \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|write (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|write~0_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|wdata[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|write~regout ));

// Location: LCCOMB_X28_Y18_N4
cycloneii_lcell_comb \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|write1~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|write~regout ),
	.cin(gnd),
	.combout(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|write1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|write1~feeder .lut_mask = 16'hFF00;
defparam \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|write1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y18_N5
cycloneii_lcell_ff \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|write1 (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|write1~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|write1~regout ));

// Location: LCFF_X28_Y18_N7
cycloneii_lcell_ff \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|write2 (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|write1~regout ),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|write2~regout ));

// Location: LCCOMB_X28_Y18_N6
cycloneii_lcell_comb \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|always2~1 (
	.dataa(vcc),
	.datab(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|write1~regout ),
	.datac(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|write2~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|always2~1_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|always2~1 .lut_mask = 16'h3C3C;
defparam \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|always2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N2
cycloneii_lcell_comb \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|t_pause~1 (
	.dataa(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rst2~regout ),
	.datab(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|t_pause~0_combout ),
	.datac(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|always2~0_combout ),
	.datad(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|always2~1_combout ),
	.cin(gnd),
	.combout(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|t_pause~1_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|t_pause~1 .lut_mask = 16'hA8A0;
defparam \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|t_pause~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y18_N3
cycloneii_lcell_ff \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0 (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|t_pause~1_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0_regout ));

// Location: LCCOMB_X33_Y19_N10
cycloneii_lcell_comb \jtag_uart_0|pause_irq~0 (
// Equation(s):
// \jtag_uart_0|pause_irq~0_combout  = (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout  & ((\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0_regout ) # 
// ((\jtag_uart_0|pause_irq~regout  & !\jtag_uart_0|read_0~regout )))) # (!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout  & (((\jtag_uart_0|pause_irq~regout  & !\jtag_uart_0|read_0~regout ))))

	.dataa(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout ),
	.datab(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0_regout ),
	.datac(\jtag_uart_0|pause_irq~regout ),
	.datad(\jtag_uart_0|read_0~regout ),
	.cin(gnd),
	.combout(\jtag_uart_0|pause_irq~0_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart_0|pause_irq~0 .lut_mask = 16'h88F8;
defparam \jtag_uart_0|pause_irq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y19_N11
cycloneii_lcell_ff \jtag_uart_0|pause_irq (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\jtag_uart_0|pause_irq~0_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\jtag_uart_0|pause_irq~regout ));

// Location: LCCOMB_X33_Y19_N26
cycloneii_lcell_comb \jtag_uart_0|av_readdata[8]~0 (
// Equation(s):
// \jtag_uart_0|av_readdata[8]~0_combout  = (\jtag_uart_0|ien_AF~regout  & ((\jtag_uart_0|fifo_AF~regout ) # (\jtag_uart_0|pause_irq~regout )))

	.dataa(\jtag_uart_0|ien_AF~regout ),
	.datab(vcc),
	.datac(\jtag_uart_0|fifo_AF~regout ),
	.datad(\jtag_uart_0|pause_irq~regout ),
	.cin(gnd),
	.combout(\jtag_uart_0|av_readdata[8]~0_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart_0|av_readdata[8]~0 .lut_mask = 16'hAAA0;
defparam \jtag_uart_0|av_readdata[8]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y19_N27
cycloneii_lcell_ff \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[8] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\jtag_uart_0|av_readdata[8]~0_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [8]));

// Location: LCFF_X33_Y17_N19
cycloneii_lcell_ff \sram_0|readdata[9] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\sram_0_external_interface_DQ[9]~9 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\sram_0|readdata [9]));

// Location: LCCOMB_X35_Y17_N24
cycloneii_lcell_comb \width_adapter_001|data_reg~11 (
// Equation(s):
// \width_adapter_001|data_reg~11_combout  = (!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout  & (!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout  & 
// ((\sram_0|readdata [9]) # (\width_adapter_001|data_reg [9]))))

	.dataa(\sram_0|readdata [9]),
	.datab(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout ),
	.datac(\width_adapter_001|data_reg [9]),
	.datad(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout ),
	.cin(gnd),
	.combout(\width_adapter_001|data_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \width_adapter_001|data_reg~11 .lut_mask = 16'h0032;
defparam \width_adapter_001|data_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y17_N25
cycloneii_lcell_ff \width_adapter_001|data_reg[9] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\width_adapter_001|data_reg~11_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|rp_valid~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\width_adapter_001|data_reg [9]));

// Location: LCCOMB_X33_Y17_N18
cycloneii_lcell_comb \width_adapter_001|out_data[9] (
// Equation(s):
// \width_adapter_001|out_data [9] = (\width_adapter_001|data_reg [9]) # ((!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout  & \sram_0|readdata [9]))

	.dataa(vcc),
	.datab(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout ),
	.datac(\sram_0|readdata [9]),
	.datad(\width_adapter_001|data_reg [9]),
	.cin(gnd),
	.combout(\width_adapter_001|out_data [9]),
	.cout());
// synopsys translate_off
defparam \width_adapter_001|out_data[9] .lut_mask = 16'hFF30;
defparam \width_adapter_001|out_data[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \switch_i_external_connection_export[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\switch_i_external_connection_export~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(switch_i_external_connection_export[9]));
// synopsys translate_off
defparam \switch_i_external_connection_export[9]~I .input_async_reset = "none";
defparam \switch_i_external_connection_export[9]~I .input_power_up = "low";
defparam \switch_i_external_connection_export[9]~I .input_register_mode = "none";
defparam \switch_i_external_connection_export[9]~I .input_sync_reset = "none";
defparam \switch_i_external_connection_export[9]~I .oe_async_reset = "none";
defparam \switch_i_external_connection_export[9]~I .oe_power_up = "low";
defparam \switch_i_external_connection_export[9]~I .oe_register_mode = "none";
defparam \switch_i_external_connection_export[9]~I .oe_sync_reset = "none";
defparam \switch_i_external_connection_export[9]~I .operation_mode = "input";
defparam \switch_i_external_connection_export[9]~I .output_async_reset = "none";
defparam \switch_i_external_connection_export[9]~I .output_power_up = "low";
defparam \switch_i_external_connection_export[9]~I .output_register_mode = "none";
defparam \switch_i_external_connection_export[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N14
cycloneii_lcell_comb \switch_i|read_mux_out[9] (
// Equation(s):
// \switch_i|read_mux_out [9] = (!\cpu_0|W_alu_result [2] & (!\cpu_0|W_alu_result [3] & \switch_i_external_connection_export~combout [9]))

	.dataa(\cpu_0|W_alu_result [2]),
	.datab(vcc),
	.datac(\cpu_0|W_alu_result [3]),
	.datad(\switch_i_external_connection_export~combout [9]),
	.cin(gnd),
	.combout(\switch_i|read_mux_out [9]),
	.cout());
// synopsys translate_off
defparam \switch_i|read_mux_out[9] .lut_mask = 16'h0500;
defparam \switch_i|read_mux_out[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y17_N15
cycloneii_lcell_ff \switch_i|readdata[9] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\switch_i|read_mux_out [9]),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\switch_i|readdata [9]));

// Location: LCFF_X33_Y17_N29
cycloneii_lcell_ff \switch_i_s1_translator|av_readdata_pre[9] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\switch_i|readdata [9]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\switch_i_s1_translator|av_readdata_pre [9]));

// Location: LCCOMB_X33_Y17_N28
cycloneii_lcell_comb \rsp_xbar_mux_001|src_data[9]~20 (
// Equation(s):
// \rsp_xbar_mux_001|src_data[9]~20_combout  = (\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [9] & ((\jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]) # ((\switch_i_s1_translator|av_readdata_pre [9] & 
// \switch_i_s1_translator|read_latency_shift_reg [0])))) # (!\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [9] & (((\switch_i_s1_translator|av_readdata_pre [9] & \switch_i_s1_translator|read_latency_shift_reg [0]))))

	.dataa(\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [9]),
	.datab(\jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datac(\switch_i_s1_translator|av_readdata_pre [9]),
	.datad(\switch_i_s1_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\rsp_xbar_mux_001|src_data[9]~20_combout ),
	.cout());
// synopsys translate_off
defparam \rsp_xbar_mux_001|src_data[9]~20 .lut_mask = 16'hF888;
defparam \rsp_xbar_mux_001|src_data[9]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N16
cycloneii_lcell_comb \led_red_o_s1_translator|read_latency_shift_reg~8 (
// Equation(s):
// \led_red_o_s1_translator|read_latency_shift_reg~8_combout  = (!\cpu_0_data_master_translator|read_accepted~regout  & (\led_red_o_s1_translator|read_latency_shift_reg~4_combout  & \cpu_0|d_read~regout ))

	.dataa(\cpu_0_data_master_translator|read_accepted~regout ),
	.datab(\led_red_o_s1_translator|read_latency_shift_reg~4_combout ),
	.datac(\cpu_0|d_read~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\led_red_o_s1_translator|read_latency_shift_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \led_red_o_s1_translator|read_latency_shift_reg~8 .lut_mask = 16'h4040;
defparam \led_red_o_s1_translator|read_latency_shift_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y16_N17
cycloneii_lcell_ff \led_red_o_s1_translator|read_latency_shift_reg[0] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\led_red_o_s1_translator|read_latency_shift_reg~8_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\led_red_o_s1_translator|read_latency_shift_reg [0]));

// Location: LCCOMB_X32_Y17_N14
cycloneii_lcell_comb \custom_counter_component_0|always2~3 (
// Equation(s):
// \custom_counter_component_0|always2~3_combout  = (!\custom_counter_component_0_avalon_slave_0_translator|wait_latency_counter [0] & (\custom_counter_component_0|always2~5_combout  & (\push_button_i|read_mux_out~8_combout  & 
// !\custom_counter_component_0_avalon_slave_0_translator|wait_latency_counter [1])))

	.dataa(\custom_counter_component_0_avalon_slave_0_translator|wait_latency_counter [0]),
	.datab(\custom_counter_component_0|always2~5_combout ),
	.datac(\push_button_i|read_mux_out~8_combout ),
	.datad(\custom_counter_component_0_avalon_slave_0_translator|wait_latency_counter [1]),
	.cin(gnd),
	.combout(\custom_counter_component_0|always2~3_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|always2~3 .lut_mask = 16'h0040;
defparam \custom_counter_component_0|always2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N16
cycloneii_lcell_comb \width_adapter_001|data_reg~7 (
// Equation(s):
// \width_adapter_001|data_reg~7_combout  = (!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout  & (!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout  & 
// ((\sram_0|readdata [12]) # (\width_adapter_001|data_reg [12]))))

	.dataa(\sram_0|readdata [12]),
	.datab(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout ),
	.datac(\width_adapter_001|data_reg [12]),
	.datad(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout ),
	.cin(gnd),
	.combout(\width_adapter_001|data_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \width_adapter_001|data_reg~7 .lut_mask = 16'h0032;
defparam \width_adapter_001|data_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y17_N17
cycloneii_lcell_ff \width_adapter_001|data_reg[12] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\width_adapter_001|data_reg~7_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|rp_valid~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\width_adapter_001|data_reg [12]));

// Location: LCCOMB_X36_Y16_N4
cycloneii_lcell_comb \width_adapter_001|out_data[12] (
// Equation(s):
// \width_adapter_001|out_data [12] = (\width_adapter_001|data_reg [12]) # ((!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout  & \sram_0|readdata [12]))

	.dataa(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout ),
	.datab(vcc),
	.datac(\sram_0|readdata [12]),
	.datad(\width_adapter_001|data_reg [12]),
	.cin(gnd),
	.combout(\width_adapter_001|out_data [12]),
	.cout());
// synopsys translate_off
defparam \width_adapter_001|out_data[12] .lut_mask = 16'hFF50;
defparam \width_adapter_001|out_data[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N28
cycloneii_lcell_comb \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3 (
// Equation(s):
// \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout  = (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout ) # 
// ((\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [4]) # ((\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [5]) # 
// (\jtag_uart_0|wr_rfifo~combout )))

	.dataa(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout ),
	.datab(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [4]),
	.datac(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [5]),
	.datad(\jtag_uart_0|wr_rfifo~combout ),
	.cin(gnd),
	.combout(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3 .lut_mask = 16'hFFFE;
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N2
cycloneii_lcell_comb \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1 (
// Equation(s):
// \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout  = (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ) # 
// ((\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout  & ((\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout ) # (!\jtag_uart_0|fifo_rd~1_combout 
// ))))

	.dataa(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ),
	.datab(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout ),
	.datac(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout ),
	.datad(\jtag_uart_0|fifo_rd~1_combout ),
	.cin(gnd),
	.combout(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1 .lut_mask = 16'hEAFA;
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y16_N3
cycloneii_lcell_ff \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout ));

// Location: LCFF_X34_Y20_N27
cycloneii_lcell_ff \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[12] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout ),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [12]));

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \switch_i_external_connection_export[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\switch_i_external_connection_export~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(switch_i_external_connection_export[12]));
// synopsys translate_off
defparam \switch_i_external_connection_export[12]~I .input_async_reset = "none";
defparam \switch_i_external_connection_export[12]~I .input_power_up = "low";
defparam \switch_i_external_connection_export[12]~I .input_register_mode = "none";
defparam \switch_i_external_connection_export[12]~I .input_sync_reset = "none";
defparam \switch_i_external_connection_export[12]~I .oe_async_reset = "none";
defparam \switch_i_external_connection_export[12]~I .oe_power_up = "low";
defparam \switch_i_external_connection_export[12]~I .oe_register_mode = "none";
defparam \switch_i_external_connection_export[12]~I .oe_sync_reset = "none";
defparam \switch_i_external_connection_export[12]~I .operation_mode = "input";
defparam \switch_i_external_connection_export[12]~I .output_async_reset = "none";
defparam \switch_i_external_connection_export[12]~I .output_power_up = "low";
defparam \switch_i_external_connection_export[12]~I .output_register_mode = "none";
defparam \switch_i_external_connection_export[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N0
cycloneii_lcell_comb \switch_i|read_mux_out[12] (
// Equation(s):
// \switch_i|read_mux_out [12] = (\switch_i_external_connection_export~combout [12] & (!\cpu_0|W_alu_result [2] & !\cpu_0|W_alu_result [3]))

	.dataa(vcc),
	.datab(\switch_i_external_connection_export~combout [12]),
	.datac(\cpu_0|W_alu_result [2]),
	.datad(\cpu_0|W_alu_result [3]),
	.cin(gnd),
	.combout(\switch_i|read_mux_out [12]),
	.cout());
// synopsys translate_off
defparam \switch_i|read_mux_out[12] .lut_mask = 16'h000C;
defparam \switch_i|read_mux_out[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y19_N1
cycloneii_lcell_ff \switch_i|readdata[12] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\switch_i|read_mux_out [12]),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\switch_i|readdata [12]));

// Location: LCCOMB_X34_Y20_N0
cycloneii_lcell_comb \switch_i_s1_translator|av_readdata_pre[12]~feeder (
// Equation(s):
// \switch_i_s1_translator|av_readdata_pre[12]~feeder_combout  = \switch_i|readdata [12]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\switch_i|readdata [12]),
	.cin(gnd),
	.combout(\switch_i_s1_translator|av_readdata_pre[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \switch_i_s1_translator|av_readdata_pre[12]~feeder .lut_mask = 16'hFF00;
defparam \switch_i_s1_translator|av_readdata_pre[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y20_N1
cycloneii_lcell_ff \switch_i_s1_translator|av_readdata_pre[12] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\switch_i_s1_translator|av_readdata_pre[12]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\switch_i_s1_translator|av_readdata_pre [12]));

// Location: LCCOMB_X34_Y20_N26
cycloneii_lcell_comb \rsp_xbar_mux_001|src_data[12]~26 (
// Equation(s):
// \rsp_xbar_mux_001|src_data[12]~26_combout  = (\jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ((\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [12]) # ((\switch_i_s1_translator|read_latency_shift_reg [0] & 
// \switch_i_s1_translator|av_readdata_pre [12])))) # (!\jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & (\switch_i_s1_translator|read_latency_shift_reg [0] & ((\switch_i_s1_translator|av_readdata_pre [12]))))

	.dataa(\jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datab(\switch_i_s1_translator|read_latency_shift_reg [0]),
	.datac(\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [12]),
	.datad(\switch_i_s1_translator|av_readdata_pre [12]),
	.cin(gnd),
	.combout(\rsp_xbar_mux_001|src_data[12]~26_combout ),
	.cout());
// synopsys translate_off
defparam \rsp_xbar_mux_001|src_data[12]~26 .lut_mask = 16'hECA0;
defparam \rsp_xbar_mux_001|src_data[12]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N4
cycloneii_lcell_comb \led_red_o|readdata[12] (
// Equation(s):
// \led_red_o|readdata [12] = (\led_red_o|data_out [12] & (!\cpu_0|W_alu_result [3] & !\cpu_0|W_alu_result [2]))

	.dataa(\led_red_o|data_out [12]),
	.datab(\cpu_0|W_alu_result [3]),
	.datac(\cpu_0|W_alu_result [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\led_red_o|readdata [12]),
	.cout());
// synopsys translate_off
defparam \led_red_o|readdata[12] .lut_mask = 16'h0202;
defparam \led_red_o|readdata[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y20_N5
cycloneii_lcell_ff \led_red_o_s1_translator|av_readdata_pre[12] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\led_red_o|readdata [12]),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\led_red_o_s1_translator|av_readdata_pre [12]));

// Location: LCCOMB_X22_Y20_N8
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|j[0]~10 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|j[0]~10_combout  = \custom_counter_component_0|custom_counter_unit_inst|j [0] $ (VCC)
// \custom_counter_component_0|custom_counter_unit_inst|j[0]~11  = CARRY(\custom_counter_component_0|custom_counter_unit_inst|j [0])

	.dataa(vcc),
	.datab(\custom_counter_component_0|custom_counter_unit_inst|j [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|j[0]~10_combout ),
	.cout(\custom_counter_component_0|custom_counter_unit_inst|j[0]~11 ));
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|j[0]~10 .lut_mask = 16'h33CC;
defparam \custom_counter_component_0|custom_counter_unit_inst|j[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N2
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|i~2 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|i~2_combout  = (\custom_counter_component_0|custom_counter_unit_inst|Add0~0_combout  & \custom_counter_component_0|start~regout )

	.dataa(\custom_counter_component_0|custom_counter_unit_inst|Add0~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\custom_counter_component_0|start~regout ),
	.cin(gnd),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|i~2_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|i~2 .lut_mask = 16'hAA00;
defparam \custom_counter_component_0|custom_counter_unit_inst|i~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N0
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|i~0 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|i~0_combout  = (\custom_counter_component_0|custom_counter_unit_inst|Add0~18_combout  & \custom_counter_component_0|start~regout )

	.dataa(\custom_counter_component_0|custom_counter_unit_inst|Add0~18_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\custom_counter_component_0|start~regout ),
	.cin(gnd),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|i~0_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|i~0 .lut_mask = 16'hAA00;
defparam \custom_counter_component_0|custom_counter_unit_inst|i~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y20_N1
cycloneii_lcell_ff \custom_counter_component_0|custom_counter_unit_inst|i[9] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\custom_counter_component_0|custom_counter_unit_inst|i~0_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\custom_counter_component_0|custom_counter_unit_inst|i[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|custom_counter_unit_inst|i [9]));

// Location: LCCOMB_X25_Y21_N0
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|state_flag~6 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|state_flag~6_combout  = (\custom_counter_component_0|custom_counter_unit_inst|j [9] & (!\custom_counter_component_0|custom_counter_unit_inst|state_flag [1] & 
// \custom_counter_component_0|custom_counter_unit_inst|state_flag [2]))

	.dataa(\custom_counter_component_0|custom_counter_unit_inst|j [9]),
	.datab(\custom_counter_component_0|custom_counter_unit_inst|state_flag [1]),
	.datac(vcc),
	.datad(\custom_counter_component_0|custom_counter_unit_inst|state_flag [2]),
	.cin(gnd),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|state_flag~6_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|state_flag~6 .lut_mask = 16'h2200;
defparam \custom_counter_component_0|custom_counter_unit_inst|state_flag~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N18
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|state_flag~7 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|state_flag~7_combout  = (\custom_counter_component_0|custom_counter_unit_inst|state_flag [0] & (!\custom_counter_component_0|custom_counter_unit_inst|Equal0~0_combout  & 
// ((\custom_counter_component_0|custom_counter_unit_inst|state_flag [3])))) # (!\custom_counter_component_0|custom_counter_unit_inst|state_flag [0] & (((!\custom_counter_component_0|custom_counter_unit_inst|state_flag~6_combout  & 
// !\custom_counter_component_0|custom_counter_unit_inst|state_flag [3]))))

	.dataa(\custom_counter_component_0|custom_counter_unit_inst|Equal0~0_combout ),
	.datab(\custom_counter_component_0|custom_counter_unit_inst|state_flag~6_combout ),
	.datac(\custom_counter_component_0|custom_counter_unit_inst|state_flag [0]),
	.datad(\custom_counter_component_0|custom_counter_unit_inst|state_flag [3]),
	.cin(gnd),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|state_flag~7_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|state_flag~7 .lut_mask = 16'h5003;
defparam \custom_counter_component_0|custom_counter_unit_inst|state_flag~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y21_N19
cycloneii_lcell_ff \custom_counter_component_0|custom_counter_unit_inst|state_flag[0] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\custom_counter_component_0|custom_counter_unit_inst|state_flag~7_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(!\custom_counter_component_0|start~regout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|custom_counter_unit_inst|state_flag [0]));

// Location: LCCOMB_X25_Y21_N30
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|state_flag~4 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|state_flag~4_combout  = (!\custom_counter_component_0|custom_counter_unit_inst|state_flag [2] & (!\custom_counter_component_0|custom_counter_unit_inst|state_flag [1] & 
// (\custom_counter_component_0|custom_counter_unit_inst|i [9] & !\custom_counter_component_0|custom_counter_unit_inst|state_flag [0])))

	.dataa(\custom_counter_component_0|custom_counter_unit_inst|state_flag [2]),
	.datab(\custom_counter_component_0|custom_counter_unit_inst|state_flag [1]),
	.datac(\custom_counter_component_0|custom_counter_unit_inst|i [9]),
	.datad(\custom_counter_component_0|custom_counter_unit_inst|state_flag [0]),
	.cin(gnd),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|state_flag~4_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|state_flag~4 .lut_mask = 16'h0010;
defparam \custom_counter_component_0|custom_counter_unit_inst|state_flag~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N0
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|state_flag~5 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|state_flag~5_combout  = (\custom_counter_component_0|start~regout  & ((\custom_counter_component_0|custom_counter_unit_inst|state_flag [3]) # 
// (\custom_counter_component_0|custom_counter_unit_inst|state_flag~4_combout )))

	.dataa(vcc),
	.datab(\custom_counter_component_0|start~regout ),
	.datac(\custom_counter_component_0|custom_counter_unit_inst|state_flag [3]),
	.datad(\custom_counter_component_0|custom_counter_unit_inst|state_flag~4_combout ),
	.cin(gnd),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|state_flag~5_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|state_flag~5 .lut_mask = 16'hCCC0;
defparam \custom_counter_component_0|custom_counter_unit_inst|state_flag~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y21_N1
cycloneii_lcell_ff \custom_counter_component_0|custom_counter_unit_inst|state_flag[3] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\custom_counter_component_0|custom_counter_unit_inst|state_flag~5_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|custom_counter_unit_inst|state_flag [3]));

// Location: LCCOMB_X25_Y21_N4
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|state_flag~2 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|state_flag~2_combout  = (\custom_counter_component_0|custom_counter_unit_inst|state_flag [1] & (((\custom_counter_component_0|custom_counter_unit_inst|state_flag [3]) # 
// (!\custom_counter_component_0|custom_counter_unit_inst|state_flag [0])))) # (!\custom_counter_component_0|custom_counter_unit_inst|state_flag [1] & (\custom_counter_component_0|custom_counter_unit_inst|state_flag [0] & 
// ((!\custom_counter_component_0|custom_counter_unit_inst|state_flag [3]) # (!\custom_counter_component_0|custom_counter_unit_inst|state_flag [2]))))

	.dataa(\custom_counter_component_0|custom_counter_unit_inst|state_flag [2]),
	.datab(\custom_counter_component_0|custom_counter_unit_inst|state_flag [1]),
	.datac(\custom_counter_component_0|custom_counter_unit_inst|state_flag [3]),
	.datad(\custom_counter_component_0|custom_counter_unit_inst|state_flag [0]),
	.cin(gnd),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|state_flag~2_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|state_flag~2 .lut_mask = 16'hD3CC;
defparam \custom_counter_component_0|custom_counter_unit_inst|state_flag~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N28
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|state_flag~3 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|state_flag~3_combout  = (\custom_counter_component_0|start~regout  & \custom_counter_component_0|custom_counter_unit_inst|state_flag~2_combout )

	.dataa(vcc),
	.datab(\custom_counter_component_0|start~regout ),
	.datac(vcc),
	.datad(\custom_counter_component_0|custom_counter_unit_inst|state_flag~2_combout ),
	.cin(gnd),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|state_flag~3_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|state_flag~3 .lut_mask = 16'hCC00;
defparam \custom_counter_component_0|custom_counter_unit_inst|state_flag~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y21_N29
cycloneii_lcell_ff \custom_counter_component_0|custom_counter_unit_inst|state_flag[1] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\custom_counter_component_0|custom_counter_unit_inst|state_flag~3_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|custom_counter_unit_inst|state_flag [1]));

// Location: LCCOMB_X25_Y21_N24
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|s_j[1]~0 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|s_j[1]~0_combout  = (\custom_counter_component_0|custom_counter_unit_inst|state_flag [1] & (!\custom_counter_component_0|custom_counter_unit_inst|state_flag [3] & 
// \custom_counter_component_0|custom_counter_unit_inst|state_flag [0]))

	.dataa(vcc),
	.datab(\custom_counter_component_0|custom_counter_unit_inst|state_flag [1]),
	.datac(\custom_counter_component_0|custom_counter_unit_inst|state_flag [3]),
	.datad(\custom_counter_component_0|custom_counter_unit_inst|state_flag [0]),
	.cin(gnd),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|s_j[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|s_j[1]~0 .lut_mask = 16'h0C00;
defparam \custom_counter_component_0|custom_counter_unit_inst|s_j[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N2
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|state_flag~1 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|state_flag~1_combout  = (\custom_counter_component_0|start~regout  & ((\custom_counter_component_0|custom_counter_unit_inst|s_j[1]~0_combout ) # 
// ((\custom_counter_component_0|custom_counter_unit_inst|state_flag~0_combout  & \custom_counter_component_0|custom_counter_unit_inst|state_flag [2]))))

	.dataa(\custom_counter_component_0|custom_counter_unit_inst|state_flag~0_combout ),
	.datab(\custom_counter_component_0|start~regout ),
	.datac(\custom_counter_component_0|custom_counter_unit_inst|state_flag [2]),
	.datad(\custom_counter_component_0|custom_counter_unit_inst|s_j[1]~0_combout ),
	.cin(gnd),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|state_flag~1_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|state_flag~1 .lut_mask = 16'hCC80;
defparam \custom_counter_component_0|custom_counter_unit_inst|state_flag~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y21_N3
cycloneii_lcell_ff \custom_counter_component_0|custom_counter_unit_inst|state_flag[2] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\custom_counter_component_0|custom_counter_unit_inst|state_flag~1_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|custom_counter_unit_inst|state_flag [2]));

// Location: LCCOMB_X22_Y20_N24
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|j[8]~26 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|j[8]~26_combout  = (\custom_counter_component_0|custom_counter_unit_inst|j [8] & (\custom_counter_component_0|custom_counter_unit_inst|j[7]~25  $ (GND))) # 
// (!\custom_counter_component_0|custom_counter_unit_inst|j [8] & (!\custom_counter_component_0|custom_counter_unit_inst|j[7]~25  & VCC))
// \custom_counter_component_0|custom_counter_unit_inst|j[8]~27  = CARRY((\custom_counter_component_0|custom_counter_unit_inst|j [8] & !\custom_counter_component_0|custom_counter_unit_inst|j[7]~25 ))

	.dataa(\custom_counter_component_0|custom_counter_unit_inst|j [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\custom_counter_component_0|custom_counter_unit_inst|j[7]~25 ),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|j[8]~26_combout ),
	.cout(\custom_counter_component_0|custom_counter_unit_inst|j[8]~27 ));
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|j[8]~26 .lut_mask = 16'hA50A;
defparam \custom_counter_component_0|custom_counter_unit_inst|j[8]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N26
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|j[9]~28 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|j[9]~28_combout  = \custom_counter_component_0|custom_counter_unit_inst|j[8]~27  $ (\custom_counter_component_0|custom_counter_unit_inst|j [9])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\custom_counter_component_0|custom_counter_unit_inst|j [9]),
	.cin(\custom_counter_component_0|custom_counter_unit_inst|j[8]~27 ),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|j[9]~28_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|j[9]~28 .lut_mask = 16'h0FF0;
defparam \custom_counter_component_0|custom_counter_unit_inst|j[9]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N10
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|Add0~0 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|Add0~0_combout  = \custom_counter_component_0|custom_counter_unit_inst|i [0] $ (VCC)
// \custom_counter_component_0|custom_counter_unit_inst|Add0~1  = CARRY(\custom_counter_component_0|custom_counter_unit_inst|i [0])

	.dataa(vcc),
	.datab(\custom_counter_component_0|custom_counter_unit_inst|i [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|Add0~0_combout ),
	.cout(\custom_counter_component_0|custom_counter_unit_inst|Add0~1 ));
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|Add0~0 .lut_mask = 16'h33CC;
defparam \custom_counter_component_0|custom_counter_unit_inst|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N12
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|Add0~2 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|Add0~2_combout  = (\custom_counter_component_0|custom_counter_unit_inst|i [1] & (!\custom_counter_component_0|custom_counter_unit_inst|Add0~1 )) # 
// (!\custom_counter_component_0|custom_counter_unit_inst|i [1] & ((\custom_counter_component_0|custom_counter_unit_inst|Add0~1 ) # (GND)))
// \custom_counter_component_0|custom_counter_unit_inst|Add0~3  = CARRY((!\custom_counter_component_0|custom_counter_unit_inst|Add0~1 ) # (!\custom_counter_component_0|custom_counter_unit_inst|i [1]))

	.dataa(\custom_counter_component_0|custom_counter_unit_inst|i [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\custom_counter_component_0|custom_counter_unit_inst|Add0~1 ),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|Add0~2_combout ),
	.cout(\custom_counter_component_0|custom_counter_unit_inst|Add0~3 ));
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|Add0~2 .lut_mask = 16'h5A5F;
defparam \custom_counter_component_0|custom_counter_unit_inst|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N14
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|Add0~4 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|Add0~4_combout  = (\custom_counter_component_0|custom_counter_unit_inst|i [2] & (\custom_counter_component_0|custom_counter_unit_inst|Add0~3  $ (GND))) # 
// (!\custom_counter_component_0|custom_counter_unit_inst|i [2] & (!\custom_counter_component_0|custom_counter_unit_inst|Add0~3  & VCC))
// \custom_counter_component_0|custom_counter_unit_inst|Add0~5  = CARRY((\custom_counter_component_0|custom_counter_unit_inst|i [2] & !\custom_counter_component_0|custom_counter_unit_inst|Add0~3 ))

	.dataa(vcc),
	.datab(\custom_counter_component_0|custom_counter_unit_inst|i [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\custom_counter_component_0|custom_counter_unit_inst|Add0~3 ),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|Add0~4_combout ),
	.cout(\custom_counter_component_0|custom_counter_unit_inst|Add0~5 ));
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|Add0~4 .lut_mask = 16'hC30C;
defparam \custom_counter_component_0|custom_counter_unit_inst|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N28
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|i~4 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|i~4_combout  = (\custom_counter_component_0|custom_counter_unit_inst|Add0~4_combout  & \custom_counter_component_0|start~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\custom_counter_component_0|custom_counter_unit_inst|Add0~4_combout ),
	.datad(\custom_counter_component_0|start~regout ),
	.cin(gnd),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|i~4_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|i~4 .lut_mask = 16'hF000;
defparam \custom_counter_component_0|custom_counter_unit_inst|i~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y20_N29
cycloneii_lcell_ff \custom_counter_component_0|custom_counter_unit_inst|i[2] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\custom_counter_component_0|custom_counter_unit_inst|i~4_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\custom_counter_component_0|custom_counter_unit_inst|i[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|custom_counter_unit_inst|i [2]));

// Location: LCCOMB_X21_Y20_N16
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|Add0~6 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|Add0~6_combout  = (\custom_counter_component_0|custom_counter_unit_inst|i [3] & (!\custom_counter_component_0|custom_counter_unit_inst|Add0~5 )) # 
// (!\custom_counter_component_0|custom_counter_unit_inst|i [3] & ((\custom_counter_component_0|custom_counter_unit_inst|Add0~5 ) # (GND)))
// \custom_counter_component_0|custom_counter_unit_inst|Add0~7  = CARRY((!\custom_counter_component_0|custom_counter_unit_inst|Add0~5 ) # (!\custom_counter_component_0|custom_counter_unit_inst|i [3]))

	.dataa(vcc),
	.datab(\custom_counter_component_0|custom_counter_unit_inst|i [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\custom_counter_component_0|custom_counter_unit_inst|Add0~5 ),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|Add0~6_combout ),
	.cout(\custom_counter_component_0|custom_counter_unit_inst|Add0~7 ));
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|Add0~6 .lut_mask = 16'h3C3F;
defparam \custom_counter_component_0|custom_counter_unit_inst|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N4
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|i~5 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|i~5_combout  = (\custom_counter_component_0|custom_counter_unit_inst|Add0~6_combout  & \custom_counter_component_0|start~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\custom_counter_component_0|custom_counter_unit_inst|Add0~6_combout ),
	.datad(\custom_counter_component_0|start~regout ),
	.cin(gnd),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|i~5_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|i~5 .lut_mask = 16'hF000;
defparam \custom_counter_component_0|custom_counter_unit_inst|i~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y20_N5
cycloneii_lcell_ff \custom_counter_component_0|custom_counter_unit_inst|i[3] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\custom_counter_component_0|custom_counter_unit_inst|i~5_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\custom_counter_component_0|custom_counter_unit_inst|i[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|custom_counter_unit_inst|i [3]));

// Location: LCCOMB_X21_Y20_N18
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|Add0~8 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|Add0~8_combout  = (\custom_counter_component_0|custom_counter_unit_inst|i [4] & (\custom_counter_component_0|custom_counter_unit_inst|Add0~7  $ (GND))) # 
// (!\custom_counter_component_0|custom_counter_unit_inst|i [4] & (!\custom_counter_component_0|custom_counter_unit_inst|Add0~7  & VCC))
// \custom_counter_component_0|custom_counter_unit_inst|Add0~9  = CARRY((\custom_counter_component_0|custom_counter_unit_inst|i [4] & !\custom_counter_component_0|custom_counter_unit_inst|Add0~7 ))

	.dataa(\custom_counter_component_0|custom_counter_unit_inst|i [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\custom_counter_component_0|custom_counter_unit_inst|Add0~7 ),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|Add0~8_combout ),
	.cout(\custom_counter_component_0|custom_counter_unit_inst|Add0~9 ));
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|Add0~8 .lut_mask = 16'hA50A;
defparam \custom_counter_component_0|custom_counter_unit_inst|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N20
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|Add0~10 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|Add0~10_combout  = (\custom_counter_component_0|custom_counter_unit_inst|i [5] & (!\custom_counter_component_0|custom_counter_unit_inst|Add0~9 )) # 
// (!\custom_counter_component_0|custom_counter_unit_inst|i [5] & ((\custom_counter_component_0|custom_counter_unit_inst|Add0~9 ) # (GND)))
// \custom_counter_component_0|custom_counter_unit_inst|Add0~11  = CARRY((!\custom_counter_component_0|custom_counter_unit_inst|Add0~9 ) # (!\custom_counter_component_0|custom_counter_unit_inst|i [5]))

	.dataa(vcc),
	.datab(\custom_counter_component_0|custom_counter_unit_inst|i [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\custom_counter_component_0|custom_counter_unit_inst|Add0~9 ),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|Add0~10_combout ),
	.cout(\custom_counter_component_0|custom_counter_unit_inst|Add0~11 ));
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|Add0~10 .lut_mask = 16'h3C3F;
defparam \custom_counter_component_0|custom_counter_unit_inst|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N30
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|i~7 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|i~7_combout  = (\custom_counter_component_0|custom_counter_unit_inst|Add0~10_combout  & \custom_counter_component_0|start~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\custom_counter_component_0|custom_counter_unit_inst|Add0~10_combout ),
	.datad(\custom_counter_component_0|start~regout ),
	.cin(gnd),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|i~7_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|i~7 .lut_mask = 16'hF000;
defparam \custom_counter_component_0|custom_counter_unit_inst|i~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y20_N31
cycloneii_lcell_ff \custom_counter_component_0|custom_counter_unit_inst|i[5] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\custom_counter_component_0|custom_counter_unit_inst|i~7_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\custom_counter_component_0|custom_counter_unit_inst|i[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|custom_counter_unit_inst|i [5]));

// Location: LCCOMB_X21_Y20_N22
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|Add0~12 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|Add0~12_combout  = (\custom_counter_component_0|custom_counter_unit_inst|i [6] & (\custom_counter_component_0|custom_counter_unit_inst|Add0~11  $ (GND))) # 
// (!\custom_counter_component_0|custom_counter_unit_inst|i [6] & (!\custom_counter_component_0|custom_counter_unit_inst|Add0~11  & VCC))
// \custom_counter_component_0|custom_counter_unit_inst|Add0~13  = CARRY((\custom_counter_component_0|custom_counter_unit_inst|i [6] & !\custom_counter_component_0|custom_counter_unit_inst|Add0~11 ))

	.dataa(vcc),
	.datab(\custom_counter_component_0|custom_counter_unit_inst|i [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\custom_counter_component_0|custom_counter_unit_inst|Add0~11 ),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|Add0~12_combout ),
	.cout(\custom_counter_component_0|custom_counter_unit_inst|Add0~13 ));
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|Add0~12 .lut_mask = 16'hC30C;
defparam \custom_counter_component_0|custom_counter_unit_inst|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N0
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|i~8 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|i~8_combout  = (\custom_counter_component_0|custom_counter_unit_inst|Add0~12_combout  & \custom_counter_component_0|start~regout )

	.dataa(vcc),
	.datab(\custom_counter_component_0|custom_counter_unit_inst|Add0~12_combout ),
	.datac(vcc),
	.datad(\custom_counter_component_0|start~regout ),
	.cin(gnd),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|i~8_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|i~8 .lut_mask = 16'hCC00;
defparam \custom_counter_component_0|custom_counter_unit_inst|i~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y20_N1
cycloneii_lcell_ff \custom_counter_component_0|custom_counter_unit_inst|i[6] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\custom_counter_component_0|custom_counter_unit_inst|i~8_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\custom_counter_component_0|custom_counter_unit_inst|i[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|custom_counter_unit_inst|i [6]));

// Location: LCCOMB_X21_Y20_N24
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|Add0~14 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|Add0~14_combout  = (\custom_counter_component_0|custom_counter_unit_inst|i [7] & (!\custom_counter_component_0|custom_counter_unit_inst|Add0~13 )) # 
// (!\custom_counter_component_0|custom_counter_unit_inst|i [7] & ((\custom_counter_component_0|custom_counter_unit_inst|Add0~13 ) # (GND)))
// \custom_counter_component_0|custom_counter_unit_inst|Add0~15  = CARRY((!\custom_counter_component_0|custom_counter_unit_inst|Add0~13 ) # (!\custom_counter_component_0|custom_counter_unit_inst|i [7]))

	.dataa(vcc),
	.datab(\custom_counter_component_0|custom_counter_unit_inst|i [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\custom_counter_component_0|custom_counter_unit_inst|Add0~13 ),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|Add0~14_combout ),
	.cout(\custom_counter_component_0|custom_counter_unit_inst|Add0~15 ));
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|Add0~14 .lut_mask = 16'h3C3F;
defparam \custom_counter_component_0|custom_counter_unit_inst|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N30
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|i~9 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|i~9_combout  = (\custom_counter_component_0|custom_counter_unit_inst|Add0~14_combout  & \custom_counter_component_0|start~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\custom_counter_component_0|custom_counter_unit_inst|Add0~14_combout ),
	.datad(\custom_counter_component_0|start~regout ),
	.cin(gnd),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|i~9_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|i~9 .lut_mask = 16'hF000;
defparam \custom_counter_component_0|custom_counter_unit_inst|i~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y20_N31
cycloneii_lcell_ff \custom_counter_component_0|custom_counter_unit_inst|i[7] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\custom_counter_component_0|custom_counter_unit_inst|i~9_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\custom_counter_component_0|custom_counter_unit_inst|i[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|custom_counter_unit_inst|i [7]));

// Location: LCCOMB_X21_Y20_N26
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|Add0~16 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|Add0~16_combout  = (\custom_counter_component_0|custom_counter_unit_inst|i [8] & (\custom_counter_component_0|custom_counter_unit_inst|Add0~15  $ (GND))) # 
// (!\custom_counter_component_0|custom_counter_unit_inst|i [8] & (!\custom_counter_component_0|custom_counter_unit_inst|Add0~15  & VCC))
// \custom_counter_component_0|custom_counter_unit_inst|Add0~17  = CARRY((\custom_counter_component_0|custom_counter_unit_inst|i [8] & !\custom_counter_component_0|custom_counter_unit_inst|Add0~15 ))

	.dataa(\custom_counter_component_0|custom_counter_unit_inst|i [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\custom_counter_component_0|custom_counter_unit_inst|Add0~15 ),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|Add0~16_combout ),
	.cout(\custom_counter_component_0|custom_counter_unit_inst|Add0~17 ));
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|Add0~16 .lut_mask = 16'hA50A;
defparam \custom_counter_component_0|custom_counter_unit_inst|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N28
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|Add0~18 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|Add0~18_combout  = \custom_counter_component_0|custom_counter_unit_inst|i [9] $ (\custom_counter_component_0|custom_counter_unit_inst|Add0~17 )

	.dataa(vcc),
	.datab(\custom_counter_component_0|custom_counter_unit_inst|i [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\custom_counter_component_0|custom_counter_unit_inst|Add0~17 ),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|Add0~18 .lut_mask = 16'h3C3C;
defparam \custom_counter_component_0|custom_counter_unit_inst|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N20
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|j[5]~30 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|j[5]~30_combout  = ((\custom_counter_component_0|custom_counter_unit_inst|state_flag [1] & (!\custom_counter_component_0|custom_counter_unit_inst|state_flag [3] & 
// \custom_counter_component_0|custom_counter_unit_inst|state_flag [0]))) # (!\custom_counter_component_0|start~regout )

	.dataa(\custom_counter_component_0|start~regout ),
	.datab(\custom_counter_component_0|custom_counter_unit_inst|state_flag [1]),
	.datac(\custom_counter_component_0|custom_counter_unit_inst|state_flag [3]),
	.datad(\custom_counter_component_0|custom_counter_unit_inst|state_flag [0]),
	.cin(gnd),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|j[5]~30_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|j[5]~30 .lut_mask = 16'h5D55;
defparam \custom_counter_component_0|custom_counter_unit_inst|j[5]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y20_N27
cycloneii_lcell_ff \custom_counter_component_0|custom_counter_unit_inst|j[9] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\custom_counter_component_0|custom_counter_unit_inst|j[9]~28_combout ),
	.sdata(\custom_counter_component_0|custom_counter_unit_inst|Add0~18_combout ),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(!\custom_counter_component_0|start~regout ),
	.sload(!\custom_counter_component_0|custom_counter_unit_inst|state_flag [2]),
	.ena(\custom_counter_component_0|custom_counter_unit_inst|j[5]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|custom_counter_unit_inst|j [9]));

// Location: LCCOMB_X25_Y21_N22
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|address[2]~11 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|address[2]~11_combout  = (!\custom_counter_component_0|custom_counter_unit_inst|state_flag [1] & (!\custom_counter_component_0|custom_counter_unit_inst|state_flag [3] & 
// !\custom_counter_component_0|custom_counter_unit_inst|state_flag [0]))

	.dataa(vcc),
	.datab(\custom_counter_component_0|custom_counter_unit_inst|state_flag [1]),
	.datac(\custom_counter_component_0|custom_counter_unit_inst|state_flag [3]),
	.datad(\custom_counter_component_0|custom_counter_unit_inst|state_flag [0]),
	.cin(gnd),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|address[2]~11_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|address[2]~11 .lut_mask = 16'h0003;
defparam \custom_counter_component_0|custom_counter_unit_inst|address[2]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N6
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|i[8]~1 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|i[8]~1_combout  = ((\custom_counter_component_0|custom_counter_unit_inst|state_flag [2] & (\custom_counter_component_0|custom_counter_unit_inst|j [9] & 
// \custom_counter_component_0|custom_counter_unit_inst|address[2]~11_combout ))) # (!\custom_counter_component_0|start~regout )

	.dataa(\custom_counter_component_0|start~regout ),
	.datab(\custom_counter_component_0|custom_counter_unit_inst|state_flag [2]),
	.datac(\custom_counter_component_0|custom_counter_unit_inst|j [9]),
	.datad(\custom_counter_component_0|custom_counter_unit_inst|address[2]~11_combout ),
	.cin(gnd),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|i[8]~1_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|i[8]~1 .lut_mask = 16'hD555;
defparam \custom_counter_component_0|custom_counter_unit_inst|i[8]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y20_N3
cycloneii_lcell_ff \custom_counter_component_0|custom_counter_unit_inst|i[0] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\custom_counter_component_0|custom_counter_unit_inst|i~2_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\custom_counter_component_0|custom_counter_unit_inst|i[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|custom_counter_unit_inst|i [0]));

// Location: LCFF_X22_Y20_N9
cycloneii_lcell_ff \custom_counter_component_0|custom_counter_unit_inst|j[0] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\custom_counter_component_0|custom_counter_unit_inst|j[0]~10_combout ),
	.sdata(\custom_counter_component_0|custom_counter_unit_inst|Add0~0_combout ),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(!\custom_counter_component_0|start~regout ),
	.sload(!\custom_counter_component_0|custom_counter_unit_inst|state_flag [2]),
	.ena(\custom_counter_component_0|custom_counter_unit_inst|j[5]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|custom_counter_unit_inst|j [0]));

// Location: LCCOMB_X22_Y20_N10
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|j[1]~12 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|j[1]~12_combout  = (\custom_counter_component_0|custom_counter_unit_inst|j [1] & (!\custom_counter_component_0|custom_counter_unit_inst|j[0]~11 )) # 
// (!\custom_counter_component_0|custom_counter_unit_inst|j [1] & ((\custom_counter_component_0|custom_counter_unit_inst|j[0]~11 ) # (GND)))
// \custom_counter_component_0|custom_counter_unit_inst|j[1]~13  = CARRY((!\custom_counter_component_0|custom_counter_unit_inst|j[0]~11 ) # (!\custom_counter_component_0|custom_counter_unit_inst|j [1]))

	.dataa(\custom_counter_component_0|custom_counter_unit_inst|j [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\custom_counter_component_0|custom_counter_unit_inst|j[0]~11 ),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|j[1]~12_combout ),
	.cout(\custom_counter_component_0|custom_counter_unit_inst|j[1]~13 ));
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|j[1]~12 .lut_mask = 16'h5A5F;
defparam \custom_counter_component_0|custom_counter_unit_inst|j[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N12
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|j[2]~14 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|j[2]~14_combout  = (\custom_counter_component_0|custom_counter_unit_inst|j [2] & (\custom_counter_component_0|custom_counter_unit_inst|j[1]~13  $ (GND))) # 
// (!\custom_counter_component_0|custom_counter_unit_inst|j [2] & (!\custom_counter_component_0|custom_counter_unit_inst|j[1]~13  & VCC))
// \custom_counter_component_0|custom_counter_unit_inst|j[2]~15  = CARRY((\custom_counter_component_0|custom_counter_unit_inst|j [2] & !\custom_counter_component_0|custom_counter_unit_inst|j[1]~13 ))

	.dataa(\custom_counter_component_0|custom_counter_unit_inst|j [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\custom_counter_component_0|custom_counter_unit_inst|j[1]~13 ),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|j[2]~14_combout ),
	.cout(\custom_counter_component_0|custom_counter_unit_inst|j[2]~15 ));
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|j[2]~14 .lut_mask = 16'hA50A;
defparam \custom_counter_component_0|custom_counter_unit_inst|j[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N14
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|j[3]~16 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|j[3]~16_combout  = (\custom_counter_component_0|custom_counter_unit_inst|j [3] & (!\custom_counter_component_0|custom_counter_unit_inst|j[2]~15 )) # 
// (!\custom_counter_component_0|custom_counter_unit_inst|j [3] & ((\custom_counter_component_0|custom_counter_unit_inst|j[2]~15 ) # (GND)))
// \custom_counter_component_0|custom_counter_unit_inst|j[3]~17  = CARRY((!\custom_counter_component_0|custom_counter_unit_inst|j[2]~15 ) # (!\custom_counter_component_0|custom_counter_unit_inst|j [3]))

	.dataa(vcc),
	.datab(\custom_counter_component_0|custom_counter_unit_inst|j [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\custom_counter_component_0|custom_counter_unit_inst|j[2]~15 ),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|j[3]~16_combout ),
	.cout(\custom_counter_component_0|custom_counter_unit_inst|j[3]~17 ));
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|j[3]~16 .lut_mask = 16'h3C3F;
defparam \custom_counter_component_0|custom_counter_unit_inst|j[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X22_Y20_N15
cycloneii_lcell_ff \custom_counter_component_0|custom_counter_unit_inst|j[3] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\custom_counter_component_0|custom_counter_unit_inst|j[3]~16_combout ),
	.sdata(\custom_counter_component_0|custom_counter_unit_inst|Add0~6_combout ),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(!\custom_counter_component_0|start~regout ),
	.sload(!\custom_counter_component_0|custom_counter_unit_inst|state_flag [2]),
	.ena(\custom_counter_component_0|custom_counter_unit_inst|j[5]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|custom_counter_unit_inst|j [3]));

// Location: LCCOMB_X22_Y20_N16
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|j[4]~18 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|j[4]~18_combout  = (\custom_counter_component_0|custom_counter_unit_inst|j [4] & (\custom_counter_component_0|custom_counter_unit_inst|j[3]~17  $ (GND))) # 
// (!\custom_counter_component_0|custom_counter_unit_inst|j [4] & (!\custom_counter_component_0|custom_counter_unit_inst|j[3]~17  & VCC))
// \custom_counter_component_0|custom_counter_unit_inst|j[4]~19  = CARRY((\custom_counter_component_0|custom_counter_unit_inst|j [4] & !\custom_counter_component_0|custom_counter_unit_inst|j[3]~17 ))

	.dataa(\custom_counter_component_0|custom_counter_unit_inst|j [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\custom_counter_component_0|custom_counter_unit_inst|j[3]~17 ),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|j[4]~18_combout ),
	.cout(\custom_counter_component_0|custom_counter_unit_inst|j[4]~19 ));
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|j[4]~18 .lut_mask = 16'hA50A;
defparam \custom_counter_component_0|custom_counter_unit_inst|j[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N18
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|j[5]~20 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|j[5]~20_combout  = (\custom_counter_component_0|custom_counter_unit_inst|j [5] & (!\custom_counter_component_0|custom_counter_unit_inst|j[4]~19 )) # 
// (!\custom_counter_component_0|custom_counter_unit_inst|j [5] & ((\custom_counter_component_0|custom_counter_unit_inst|j[4]~19 ) # (GND)))
// \custom_counter_component_0|custom_counter_unit_inst|j[5]~21  = CARRY((!\custom_counter_component_0|custom_counter_unit_inst|j[4]~19 ) # (!\custom_counter_component_0|custom_counter_unit_inst|j [5]))

	.dataa(vcc),
	.datab(\custom_counter_component_0|custom_counter_unit_inst|j [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\custom_counter_component_0|custom_counter_unit_inst|j[4]~19 ),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|j[5]~20_combout ),
	.cout(\custom_counter_component_0|custom_counter_unit_inst|j[5]~21 ));
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|j[5]~20 .lut_mask = 16'h3C3F;
defparam \custom_counter_component_0|custom_counter_unit_inst|j[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X22_Y20_N19
cycloneii_lcell_ff \custom_counter_component_0|custom_counter_unit_inst|j[5] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\custom_counter_component_0|custom_counter_unit_inst|j[5]~20_combout ),
	.sdata(\custom_counter_component_0|custom_counter_unit_inst|Add0~10_combout ),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(!\custom_counter_component_0|start~regout ),
	.sload(!\custom_counter_component_0|custom_counter_unit_inst|state_flag [2]),
	.ena(\custom_counter_component_0|custom_counter_unit_inst|j[5]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|custom_counter_unit_inst|j [5]));

// Location: LCCOMB_X22_Y20_N20
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|j[6]~22 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|j[6]~22_combout  = (\custom_counter_component_0|custom_counter_unit_inst|j [6] & (\custom_counter_component_0|custom_counter_unit_inst|j[5]~21  $ (GND))) # 
// (!\custom_counter_component_0|custom_counter_unit_inst|j [6] & (!\custom_counter_component_0|custom_counter_unit_inst|j[5]~21  & VCC))
// \custom_counter_component_0|custom_counter_unit_inst|j[6]~23  = CARRY((\custom_counter_component_0|custom_counter_unit_inst|j [6] & !\custom_counter_component_0|custom_counter_unit_inst|j[5]~21 ))

	.dataa(\custom_counter_component_0|custom_counter_unit_inst|j [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\custom_counter_component_0|custom_counter_unit_inst|j[5]~21 ),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|j[6]~22_combout ),
	.cout(\custom_counter_component_0|custom_counter_unit_inst|j[6]~23 ));
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|j[6]~22 .lut_mask = 16'hA50A;
defparam \custom_counter_component_0|custom_counter_unit_inst|j[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N22
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|j[7]~24 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|j[7]~24_combout  = (\custom_counter_component_0|custom_counter_unit_inst|j [7] & (!\custom_counter_component_0|custom_counter_unit_inst|j[6]~23 )) # 
// (!\custom_counter_component_0|custom_counter_unit_inst|j [7] & ((\custom_counter_component_0|custom_counter_unit_inst|j[6]~23 ) # (GND)))
// \custom_counter_component_0|custom_counter_unit_inst|j[7]~25  = CARRY((!\custom_counter_component_0|custom_counter_unit_inst|j[6]~23 ) # (!\custom_counter_component_0|custom_counter_unit_inst|j [7]))

	.dataa(vcc),
	.datab(\custom_counter_component_0|custom_counter_unit_inst|j [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\custom_counter_component_0|custom_counter_unit_inst|j[6]~23 ),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|j[7]~24_combout ),
	.cout(\custom_counter_component_0|custom_counter_unit_inst|j[7]~25 ));
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|j[7]~24 .lut_mask = 16'h3C3F;
defparam \custom_counter_component_0|custom_counter_unit_inst|j[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X22_Y20_N23
cycloneii_lcell_ff \custom_counter_component_0|custom_counter_unit_inst|j[7] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\custom_counter_component_0|custom_counter_unit_inst|j[7]~24_combout ),
	.sdata(\custom_counter_component_0|custom_counter_unit_inst|Add0~14_combout ),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(!\custom_counter_component_0|start~regout ),
	.sload(!\custom_counter_component_0|custom_counter_unit_inst|state_flag [2]),
	.ena(\custom_counter_component_0|custom_counter_unit_inst|j[5]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|custom_counter_unit_inst|j [7]));

// Location: LCFF_X22_Y20_N25
cycloneii_lcell_ff \custom_counter_component_0|custom_counter_unit_inst|j[8] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\custom_counter_component_0|custom_counter_unit_inst|j[8]~26_combout ),
	.sdata(\custom_counter_component_0|custom_counter_unit_inst|Add0~16_combout ),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(!\custom_counter_component_0|start~regout ),
	.sload(!\custom_counter_component_0|custom_counter_unit_inst|state_flag [2]),
	.ena(\custom_counter_component_0|custom_counter_unit_inst|j[5]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|custom_counter_unit_inst|j [8]));

// Location: LCCOMB_X25_Y20_N28
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|s_j~20 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|s_j~20_combout  = (\custom_counter_component_0|start~regout  & \custom_counter_component_0|custom_counter_unit_inst|j [8])

	.dataa(\custom_counter_component_0|start~regout ),
	.datab(vcc),
	.datac(\custom_counter_component_0|custom_counter_unit_inst|j [8]),
	.datad(vcc),
	.cin(gnd),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|s_j~20_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|s_j~20 .lut_mask = 16'hA0A0;
defparam \custom_counter_component_0|custom_counter_unit_inst|s_j~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N26
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|s_j~15 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|s_j~15_combout  = (\custom_counter_component_0|custom_counter_unit_inst|j [3] & \custom_counter_component_0|start~regout )

	.dataa(\custom_counter_component_0|custom_counter_unit_inst|j [3]),
	.datab(vcc),
	.datac(\custom_counter_component_0|start~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|s_j~15_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|s_j~15 .lut_mask = 16'hA0A0;
defparam \custom_counter_component_0|custom_counter_unit_inst|s_j~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y20_N27
cycloneii_lcell_ff \custom_counter_component_0|custom_counter_unit_inst|s_j[3] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\custom_counter_component_0|custom_counter_unit_inst|s_j~15_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\custom_counter_component_0|custom_counter_unit_inst|s_j[1]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|custom_counter_unit_inst|s_j [3]));

// Location: LCCOMB_X27_Y20_N8
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|s_j~14 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|s_j~14_combout  = (\custom_counter_component_0|custom_counter_unit_inst|j [2] & \custom_counter_component_0|start~regout )

	.dataa(\custom_counter_component_0|custom_counter_unit_inst|j [2]),
	.datab(vcc),
	.datac(\custom_counter_component_0|start~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|s_j~14_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|s_j~14 .lut_mask = 16'hA0A0;
defparam \custom_counter_component_0|custom_counter_unit_inst|s_j~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y20_N9
cycloneii_lcell_ff \custom_counter_component_0|custom_counter_unit_inst|s_j[2] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\custom_counter_component_0|custom_counter_unit_inst|s_j~14_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\custom_counter_component_0|custom_counter_unit_inst|s_j[1]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|custom_counter_unit_inst|s_j [2]));

// Location: LCCOMB_X25_Y20_N30
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|s_j~13 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|s_j~13_combout  = (\custom_counter_component_0|custom_counter_unit_inst|j [1] & \custom_counter_component_0|start~regout )

	.dataa(\custom_counter_component_0|custom_counter_unit_inst|j [1]),
	.datab(vcc),
	.datac(\custom_counter_component_0|start~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|s_j~13_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|s_j~13 .lut_mask = 16'hA0A0;
defparam \custom_counter_component_0|custom_counter_unit_inst|s_j~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y20_N31
cycloneii_lcell_ff \custom_counter_component_0|custom_counter_unit_inst|s_j[1] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\custom_counter_component_0|custom_counter_unit_inst|s_j~13_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\custom_counter_component_0|custom_counter_unit_inst|s_j[1]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|custom_counter_unit_inst|s_j [1]));

// Location: LCCOMB_X25_Y20_N26
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|s_j~1 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|s_j~1_combout  = (\custom_counter_component_0|custom_counter_unit_inst|j [0] & \custom_counter_component_0|start~regout )

	.dataa(\custom_counter_component_0|custom_counter_unit_inst|j [0]),
	.datab(vcc),
	.datac(\custom_counter_component_0|start~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|s_j~1_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|s_j~1 .lut_mask = 16'hA0A0;
defparam \custom_counter_component_0|custom_counter_unit_inst|s_j~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y20_N27
cycloneii_lcell_ff \custom_counter_component_0|custom_counter_unit_inst|s_j[0] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\custom_counter_component_0|custom_counter_unit_inst|s_j~1_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\custom_counter_component_0|custom_counter_unit_inst|s_j[1]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|custom_counter_unit_inst|s_j [0]));

// Location: LCCOMB_X28_Y20_N4
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|Add4~0 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|Add4~0_combout  = (\custom_counter_component_0|custom_counter_unit_inst|s_i [0] & (\custom_counter_component_0|custom_counter_unit_inst|s_j [0] $ (VCC))) # 
// (!\custom_counter_component_0|custom_counter_unit_inst|s_i [0] & ((\custom_counter_component_0|custom_counter_unit_inst|s_j [0]) # (GND)))
// \custom_counter_component_0|custom_counter_unit_inst|Add4~1  = CARRY((\custom_counter_component_0|custom_counter_unit_inst|s_j [0]) # (!\custom_counter_component_0|custom_counter_unit_inst|s_i [0]))

	.dataa(\custom_counter_component_0|custom_counter_unit_inst|s_i [0]),
	.datab(\custom_counter_component_0|custom_counter_unit_inst|s_j [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|Add4~0_combout ),
	.cout(\custom_counter_component_0|custom_counter_unit_inst|Add4~1 ));
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|Add4~0 .lut_mask = 16'h66DD;
defparam \custom_counter_component_0|custom_counter_unit_inst|Add4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N6
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|Add4~2 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|Add4~2_combout  = (\custom_counter_component_0|custom_counter_unit_inst|s_i [1] & ((\custom_counter_component_0|custom_counter_unit_inst|s_j [1] & 
// (!\custom_counter_component_0|custom_counter_unit_inst|Add4~1 )) # (!\custom_counter_component_0|custom_counter_unit_inst|s_j [1] & ((\custom_counter_component_0|custom_counter_unit_inst|Add4~1 ) # (GND))))) # 
// (!\custom_counter_component_0|custom_counter_unit_inst|s_i [1] & ((\custom_counter_component_0|custom_counter_unit_inst|s_j [1] & (\custom_counter_component_0|custom_counter_unit_inst|Add4~1  & VCC)) # 
// (!\custom_counter_component_0|custom_counter_unit_inst|s_j [1] & (!\custom_counter_component_0|custom_counter_unit_inst|Add4~1 ))))
// \custom_counter_component_0|custom_counter_unit_inst|Add4~3  = CARRY((\custom_counter_component_0|custom_counter_unit_inst|s_i [1] & ((!\custom_counter_component_0|custom_counter_unit_inst|Add4~1 ) # 
// (!\custom_counter_component_0|custom_counter_unit_inst|s_j [1]))) # (!\custom_counter_component_0|custom_counter_unit_inst|s_i [1] & (!\custom_counter_component_0|custom_counter_unit_inst|s_j [1] & 
// !\custom_counter_component_0|custom_counter_unit_inst|Add4~1 )))

	.dataa(\custom_counter_component_0|custom_counter_unit_inst|s_i [1]),
	.datab(\custom_counter_component_0|custom_counter_unit_inst|s_j [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\custom_counter_component_0|custom_counter_unit_inst|Add4~1 ),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|Add4~2_combout ),
	.cout(\custom_counter_component_0|custom_counter_unit_inst|Add4~3 ));
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|Add4~2 .lut_mask = 16'h692B;
defparam \custom_counter_component_0|custom_counter_unit_inst|Add4~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N8
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|Add4~4 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|Add4~4_combout  = ((\custom_counter_component_0|custom_counter_unit_inst|s_i [2] $ (\custom_counter_component_0|custom_counter_unit_inst|s_j [2] $ 
// (\custom_counter_component_0|custom_counter_unit_inst|Add4~3 )))) # (GND)
// \custom_counter_component_0|custom_counter_unit_inst|Add4~5  = CARRY((\custom_counter_component_0|custom_counter_unit_inst|s_i [2] & (\custom_counter_component_0|custom_counter_unit_inst|s_j [2] & 
// !\custom_counter_component_0|custom_counter_unit_inst|Add4~3 )) # (!\custom_counter_component_0|custom_counter_unit_inst|s_i [2] & ((\custom_counter_component_0|custom_counter_unit_inst|s_j [2]) # 
// (!\custom_counter_component_0|custom_counter_unit_inst|Add4~3 ))))

	.dataa(\custom_counter_component_0|custom_counter_unit_inst|s_i [2]),
	.datab(\custom_counter_component_0|custom_counter_unit_inst|s_j [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\custom_counter_component_0|custom_counter_unit_inst|Add4~3 ),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|Add4~4_combout ),
	.cout(\custom_counter_component_0|custom_counter_unit_inst|Add4~5 ));
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|Add4~4 .lut_mask = 16'h964D;
defparam \custom_counter_component_0|custom_counter_unit_inst|Add4~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N10
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|Add4~6 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|Add4~6_combout  = (\custom_counter_component_0|custom_counter_unit_inst|s_i [3] & ((\custom_counter_component_0|custom_counter_unit_inst|s_j [3] & 
// (!\custom_counter_component_0|custom_counter_unit_inst|Add4~5 )) # (!\custom_counter_component_0|custom_counter_unit_inst|s_j [3] & ((\custom_counter_component_0|custom_counter_unit_inst|Add4~5 ) # (GND))))) # 
// (!\custom_counter_component_0|custom_counter_unit_inst|s_i [3] & ((\custom_counter_component_0|custom_counter_unit_inst|s_j [3] & (\custom_counter_component_0|custom_counter_unit_inst|Add4~5  & VCC)) # 
// (!\custom_counter_component_0|custom_counter_unit_inst|s_j [3] & (!\custom_counter_component_0|custom_counter_unit_inst|Add4~5 ))))
// \custom_counter_component_0|custom_counter_unit_inst|Add4~7  = CARRY((\custom_counter_component_0|custom_counter_unit_inst|s_i [3] & ((!\custom_counter_component_0|custom_counter_unit_inst|Add4~5 ) # 
// (!\custom_counter_component_0|custom_counter_unit_inst|s_j [3]))) # (!\custom_counter_component_0|custom_counter_unit_inst|s_i [3] & (!\custom_counter_component_0|custom_counter_unit_inst|s_j [3] & 
// !\custom_counter_component_0|custom_counter_unit_inst|Add4~5 )))

	.dataa(\custom_counter_component_0|custom_counter_unit_inst|s_i [3]),
	.datab(\custom_counter_component_0|custom_counter_unit_inst|s_j [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\custom_counter_component_0|custom_counter_unit_inst|Add4~5 ),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|Add4~6_combout ),
	.cout(\custom_counter_component_0|custom_counter_unit_inst|Add4~7 ));
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|Add4~6 .lut_mask = 16'h692B;
defparam \custom_counter_component_0|custom_counter_unit_inst|Add4~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N4
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|Add2~0 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|Add2~0_combout  = (\custom_counter_component_0|custom_counter_unit_inst|i [0] & (\custom_counter_component_0|custom_counter_unit_inst|j [0] $ (VCC))) # 
// (!\custom_counter_component_0|custom_counter_unit_inst|i [0] & ((\custom_counter_component_0|custom_counter_unit_inst|j [0]) # (GND)))
// \custom_counter_component_0|custom_counter_unit_inst|Add2~1  = CARRY((\custom_counter_component_0|custom_counter_unit_inst|j [0]) # (!\custom_counter_component_0|custom_counter_unit_inst|i [0]))

	.dataa(\custom_counter_component_0|custom_counter_unit_inst|i [0]),
	.datab(\custom_counter_component_0|custom_counter_unit_inst|j [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|Add2~0_combout ),
	.cout(\custom_counter_component_0|custom_counter_unit_inst|Add2~1 ));
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|Add2~0 .lut_mask = 16'h66DD;
defparam \custom_counter_component_0|custom_counter_unit_inst|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N2
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|LessThan4~2 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|LessThan4~2_combout  = (\custom_counter_component_0|custom_counter_unit_inst|Add2~2_combout  & (((!\custom_counter_component_0|custom_counter_unit_inst|Add4~0_combout  & 
// \custom_counter_component_0|custom_counter_unit_inst|Add2~0_combout )) # (!\custom_counter_component_0|custom_counter_unit_inst|Add4~2_combout ))) # (!\custom_counter_component_0|custom_counter_unit_inst|Add2~2_combout  & 
// (!\custom_counter_component_0|custom_counter_unit_inst|Add4~2_combout  & (!\custom_counter_component_0|custom_counter_unit_inst|Add4~0_combout  & \custom_counter_component_0|custom_counter_unit_inst|Add2~0_combout )))

	.dataa(\custom_counter_component_0|custom_counter_unit_inst|Add2~2_combout ),
	.datab(\custom_counter_component_0|custom_counter_unit_inst|Add4~2_combout ),
	.datac(\custom_counter_component_0|custom_counter_unit_inst|Add4~0_combout ),
	.datad(\custom_counter_component_0|custom_counter_unit_inst|Add2~0_combout ),
	.cin(gnd),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|LessThan4~2_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|LessThan4~2 .lut_mask = 16'h2B22;
defparam \custom_counter_component_0|custom_counter_unit_inst|LessThan4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y20_N13
cycloneii_lcell_ff \custom_counter_component_0|custom_counter_unit_inst|j[2] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\custom_counter_component_0|custom_counter_unit_inst|j[2]~14_combout ),
	.sdata(\custom_counter_component_0|custom_counter_unit_inst|Add0~4_combout ),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(!\custom_counter_component_0|start~regout ),
	.sload(!\custom_counter_component_0|custom_counter_unit_inst|state_flag [2]),
	.ena(\custom_counter_component_0|custom_counter_unit_inst|j[5]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|custom_counter_unit_inst|j [2]));

// Location: LCFF_X22_Y20_N11
cycloneii_lcell_ff \custom_counter_component_0|custom_counter_unit_inst|j[1] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\custom_counter_component_0|custom_counter_unit_inst|j[1]~12_combout ),
	.sdata(\custom_counter_component_0|custom_counter_unit_inst|Add0~2_combout ),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(!\custom_counter_component_0|start~regout ),
	.sload(!\custom_counter_component_0|custom_counter_unit_inst|state_flag [2]),
	.ena(\custom_counter_component_0|custom_counter_unit_inst|j[5]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|custom_counter_unit_inst|j [1]));

// Location: LCCOMB_X24_Y20_N8
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|Add2~4 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|Add2~4_combout  = ((\custom_counter_component_0|custom_counter_unit_inst|i [2] $ (\custom_counter_component_0|custom_counter_unit_inst|j [2] $ 
// (\custom_counter_component_0|custom_counter_unit_inst|Add2~3 )))) # (GND)
// \custom_counter_component_0|custom_counter_unit_inst|Add2~5  = CARRY((\custom_counter_component_0|custom_counter_unit_inst|i [2] & (\custom_counter_component_0|custom_counter_unit_inst|j [2] & !\custom_counter_component_0|custom_counter_unit_inst|Add2~3 
// )) # (!\custom_counter_component_0|custom_counter_unit_inst|i [2] & ((\custom_counter_component_0|custom_counter_unit_inst|j [2]) # (!\custom_counter_component_0|custom_counter_unit_inst|Add2~3 ))))

	.dataa(\custom_counter_component_0|custom_counter_unit_inst|i [2]),
	.datab(\custom_counter_component_0|custom_counter_unit_inst|j [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\custom_counter_component_0|custom_counter_unit_inst|Add2~3 ),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|Add2~4_combout ),
	.cout(\custom_counter_component_0|custom_counter_unit_inst|Add2~5 ));
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|Add2~4 .lut_mask = 16'h964D;
defparam \custom_counter_component_0|custom_counter_unit_inst|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N4
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|LessThan4~3 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|LessThan4~3_combout  = (\custom_counter_component_0|custom_counter_unit_inst|LessThan4~2_combout  & ((\custom_counter_component_0|custom_counter_unit_inst|Add2~4_combout ) # 
// (!\custom_counter_component_0|custom_counter_unit_inst|Add4~4_combout ))) # (!\custom_counter_component_0|custom_counter_unit_inst|LessThan4~2_combout  & (\custom_counter_component_0|custom_counter_unit_inst|Add2~4_combout  & 
// !\custom_counter_component_0|custom_counter_unit_inst|Add4~4_combout ))

	.dataa(vcc),
	.datab(\custom_counter_component_0|custom_counter_unit_inst|LessThan4~2_combout ),
	.datac(\custom_counter_component_0|custom_counter_unit_inst|Add2~4_combout ),
	.datad(\custom_counter_component_0|custom_counter_unit_inst|Add4~4_combout ),
	.cin(gnd),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|LessThan4~3_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|LessThan4~3 .lut_mask = 16'hC0FC;
defparam \custom_counter_component_0|custom_counter_unit_inst|LessThan4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N26
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|LessThan4~4 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|LessThan4~4_combout  = (\custom_counter_component_0|custom_counter_unit_inst|Add2~6_combout  & ((\custom_counter_component_0|custom_counter_unit_inst|LessThan4~3_combout ) # 
// (!\custom_counter_component_0|custom_counter_unit_inst|Add4~6_combout ))) # (!\custom_counter_component_0|custom_counter_unit_inst|Add2~6_combout  & (!\custom_counter_component_0|custom_counter_unit_inst|Add4~6_combout  & 
// \custom_counter_component_0|custom_counter_unit_inst|LessThan4~3_combout ))

	.dataa(\custom_counter_component_0|custom_counter_unit_inst|Add2~6_combout ),
	.datab(\custom_counter_component_0|custom_counter_unit_inst|Add4~6_combout ),
	.datac(\custom_counter_component_0|custom_counter_unit_inst|LessThan4~3_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|LessThan4~4_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|LessThan4~4 .lut_mask = 16'hB2B2;
defparam \custom_counter_component_0|custom_counter_unit_inst|LessThan4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y20_N17
cycloneii_lcell_ff \custom_counter_component_0|custom_counter_unit_inst|j[4] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\custom_counter_component_0|custom_counter_unit_inst|j[4]~18_combout ),
	.sdata(\custom_counter_component_0|custom_counter_unit_inst|Add0~8_combout ),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(!\custom_counter_component_0|start~regout ),
	.sload(!\custom_counter_component_0|custom_counter_unit_inst|state_flag [2]),
	.ena(\custom_counter_component_0|custom_counter_unit_inst|j[5]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|custom_counter_unit_inst|j [4]));

// Location: LCCOMB_X27_Y20_N6
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|s_j~16 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|s_j~16_combout  = (\custom_counter_component_0|start~regout  & \custom_counter_component_0|custom_counter_unit_inst|j [4])

	.dataa(vcc),
	.datab(vcc),
	.datac(\custom_counter_component_0|start~regout ),
	.datad(\custom_counter_component_0|custom_counter_unit_inst|j [4]),
	.cin(gnd),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|s_j~16_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|s_j~16 .lut_mask = 16'hF000;
defparam \custom_counter_component_0|custom_counter_unit_inst|s_j~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y20_N7
cycloneii_lcell_ff \custom_counter_component_0|custom_counter_unit_inst|s_j[4] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\custom_counter_component_0|custom_counter_unit_inst|s_j~16_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\custom_counter_component_0|custom_counter_unit_inst|s_j[1]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|custom_counter_unit_inst|s_j [4]));

// Location: LCCOMB_X28_Y20_N12
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|Add4~8 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|Add4~8_combout  = ((\custom_counter_component_0|custom_counter_unit_inst|s_i [4] $ (\custom_counter_component_0|custom_counter_unit_inst|s_j [4] $ 
// (\custom_counter_component_0|custom_counter_unit_inst|Add4~7 )))) # (GND)
// \custom_counter_component_0|custom_counter_unit_inst|Add4~9  = CARRY((\custom_counter_component_0|custom_counter_unit_inst|s_i [4] & (\custom_counter_component_0|custom_counter_unit_inst|s_j [4] & 
// !\custom_counter_component_0|custom_counter_unit_inst|Add4~7 )) # (!\custom_counter_component_0|custom_counter_unit_inst|s_i [4] & ((\custom_counter_component_0|custom_counter_unit_inst|s_j [4]) # 
// (!\custom_counter_component_0|custom_counter_unit_inst|Add4~7 ))))

	.dataa(\custom_counter_component_0|custom_counter_unit_inst|s_i [4]),
	.datab(\custom_counter_component_0|custom_counter_unit_inst|s_j [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\custom_counter_component_0|custom_counter_unit_inst|Add4~7 ),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|Add4~8_combout ),
	.cout(\custom_counter_component_0|custom_counter_unit_inst|Add4~9 ));
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|Add4~8 .lut_mask = 16'h964D;
defparam \custom_counter_component_0|custom_counter_unit_inst|Add4~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N30
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|LessThan4~14 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|LessThan4~14_combout  = (\custom_counter_component_0|custom_counter_unit_inst|Add2~8_combout  & ((\custom_counter_component_0|custom_counter_unit_inst|LessThan4~4_combout ) # 
// (!\custom_counter_component_0|custom_counter_unit_inst|Add4~8_combout ))) # (!\custom_counter_component_0|custom_counter_unit_inst|Add2~8_combout  & (\custom_counter_component_0|custom_counter_unit_inst|LessThan4~4_combout  & 
// !\custom_counter_component_0|custom_counter_unit_inst|Add4~8_combout ))

	.dataa(\custom_counter_component_0|custom_counter_unit_inst|Add2~8_combout ),
	.datab(\custom_counter_component_0|custom_counter_unit_inst|LessThan4~4_combout ),
	.datac(\custom_counter_component_0|custom_counter_unit_inst|Add4~8_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|LessThan4~14_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|LessThan4~14 .lut_mask = 16'h8E8E;
defparam \custom_counter_component_0|custom_counter_unit_inst|LessThan4~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N14
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|Add2~10 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|Add2~10_combout  = (\custom_counter_component_0|custom_counter_unit_inst|j [5] & ((\custom_counter_component_0|custom_counter_unit_inst|i [5] & 
// (!\custom_counter_component_0|custom_counter_unit_inst|Add2~9 )) # (!\custom_counter_component_0|custom_counter_unit_inst|i [5] & (\custom_counter_component_0|custom_counter_unit_inst|Add2~9  & VCC)))) # 
// (!\custom_counter_component_0|custom_counter_unit_inst|j [5] & ((\custom_counter_component_0|custom_counter_unit_inst|i [5] & ((\custom_counter_component_0|custom_counter_unit_inst|Add2~9 ) # (GND))) # 
// (!\custom_counter_component_0|custom_counter_unit_inst|i [5] & (!\custom_counter_component_0|custom_counter_unit_inst|Add2~9 ))))
// \custom_counter_component_0|custom_counter_unit_inst|Add2~11  = CARRY((\custom_counter_component_0|custom_counter_unit_inst|j [5] & (\custom_counter_component_0|custom_counter_unit_inst|i [5] & !\custom_counter_component_0|custom_counter_unit_inst|Add2~9 
// )) # (!\custom_counter_component_0|custom_counter_unit_inst|j [5] & ((\custom_counter_component_0|custom_counter_unit_inst|i [5]) # (!\custom_counter_component_0|custom_counter_unit_inst|Add2~9 ))))

	.dataa(\custom_counter_component_0|custom_counter_unit_inst|j [5]),
	.datab(\custom_counter_component_0|custom_counter_unit_inst|i [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\custom_counter_component_0|custom_counter_unit_inst|Add2~9 ),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|Add2~10_combout ),
	.cout(\custom_counter_component_0|custom_counter_unit_inst|Add2~11 ));
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|Add2~10 .lut_mask = 16'h694D;
defparam \custom_counter_component_0|custom_counter_unit_inst|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N28
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|s_i~5 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|s_i~5_combout  = (\custom_counter_component_0|start~regout  & \custom_counter_component_0|custom_counter_unit_inst|i [5])

	.dataa(vcc),
	.datab(vcc),
	.datac(\custom_counter_component_0|start~regout ),
	.datad(\custom_counter_component_0|custom_counter_unit_inst|i [5]),
	.cin(gnd),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|s_i~5_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|s_i~5 .lut_mask = 16'hF000;
defparam \custom_counter_component_0|custom_counter_unit_inst|s_i~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y20_N29
cycloneii_lcell_ff \custom_counter_component_0|custom_counter_unit_inst|s_i[5] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\custom_counter_component_0|custom_counter_unit_inst|s_i~5_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\custom_counter_component_0|custom_counter_unit_inst|s_j[1]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|custom_counter_unit_inst|s_i [5]));

// Location: LCCOMB_X28_Y20_N14
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|Add4~10 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|Add4~10_combout  = (\custom_counter_component_0|custom_counter_unit_inst|s_j [5] & ((\custom_counter_component_0|custom_counter_unit_inst|s_i [5] & 
// (!\custom_counter_component_0|custom_counter_unit_inst|Add4~9 )) # (!\custom_counter_component_0|custom_counter_unit_inst|s_i [5] & (\custom_counter_component_0|custom_counter_unit_inst|Add4~9  & VCC)))) # 
// (!\custom_counter_component_0|custom_counter_unit_inst|s_j [5] & ((\custom_counter_component_0|custom_counter_unit_inst|s_i [5] & ((\custom_counter_component_0|custom_counter_unit_inst|Add4~9 ) # (GND))) # 
// (!\custom_counter_component_0|custom_counter_unit_inst|s_i [5] & (!\custom_counter_component_0|custom_counter_unit_inst|Add4~9 ))))
// \custom_counter_component_0|custom_counter_unit_inst|Add4~11  = CARRY((\custom_counter_component_0|custom_counter_unit_inst|s_j [5] & (\custom_counter_component_0|custom_counter_unit_inst|s_i [5] & 
// !\custom_counter_component_0|custom_counter_unit_inst|Add4~9 )) # (!\custom_counter_component_0|custom_counter_unit_inst|s_j [5] & ((\custom_counter_component_0|custom_counter_unit_inst|s_i [5]) # 
// (!\custom_counter_component_0|custom_counter_unit_inst|Add4~9 ))))

	.dataa(\custom_counter_component_0|custom_counter_unit_inst|s_j [5]),
	.datab(\custom_counter_component_0|custom_counter_unit_inst|s_i [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\custom_counter_component_0|custom_counter_unit_inst|Add4~9 ),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|Add4~10_combout ),
	.cout(\custom_counter_component_0|custom_counter_unit_inst|Add4~11 ));
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|Add4~10 .lut_mask = 16'h694D;
defparam \custom_counter_component_0|custom_counter_unit_inst|Add4~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N28
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|LessThan4~5 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|LessThan4~5_combout  = (\custom_counter_component_0|custom_counter_unit_inst|LessThan4~14_combout  & ((\custom_counter_component_0|custom_counter_unit_inst|Add2~10_combout ) # 
// (!\custom_counter_component_0|custom_counter_unit_inst|Add4~10_combout ))) # (!\custom_counter_component_0|custom_counter_unit_inst|LessThan4~14_combout  & (\custom_counter_component_0|custom_counter_unit_inst|Add2~10_combout  & 
// !\custom_counter_component_0|custom_counter_unit_inst|Add4~10_combout ))

	.dataa(vcc),
	.datab(\custom_counter_component_0|custom_counter_unit_inst|LessThan4~14_combout ),
	.datac(\custom_counter_component_0|custom_counter_unit_inst|Add2~10_combout ),
	.datad(\custom_counter_component_0|custom_counter_unit_inst|Add4~10_combout ),
	.cin(gnd),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|LessThan4~5_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|LessThan4~5 .lut_mask = 16'hC0FC;
defparam \custom_counter_component_0|custom_counter_unit_inst|LessThan4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N16
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|Add2~12 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|Add2~12_combout  = ((\custom_counter_component_0|custom_counter_unit_inst|j [6] $ (\custom_counter_component_0|custom_counter_unit_inst|i [6] $ 
// (\custom_counter_component_0|custom_counter_unit_inst|Add2~11 )))) # (GND)
// \custom_counter_component_0|custom_counter_unit_inst|Add2~13  = CARRY((\custom_counter_component_0|custom_counter_unit_inst|j [6] & ((!\custom_counter_component_0|custom_counter_unit_inst|Add2~11 ) # 
// (!\custom_counter_component_0|custom_counter_unit_inst|i [6]))) # (!\custom_counter_component_0|custom_counter_unit_inst|j [6] & (!\custom_counter_component_0|custom_counter_unit_inst|i [6] & !\custom_counter_component_0|custom_counter_unit_inst|Add2~11 
// )))

	.dataa(\custom_counter_component_0|custom_counter_unit_inst|j [6]),
	.datab(\custom_counter_component_0|custom_counter_unit_inst|i [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\custom_counter_component_0|custom_counter_unit_inst|Add2~11 ),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|Add2~12_combout ),
	.cout(\custom_counter_component_0|custom_counter_unit_inst|Add2~13 ));
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|Add2~12 .lut_mask = 16'h962B;
defparam \custom_counter_component_0|custom_counter_unit_inst|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N26
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|LessThan4~6 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|LessThan4~6_combout  = (\custom_counter_component_0|custom_counter_unit_inst|Add4~12_combout  & (\custom_counter_component_0|custom_counter_unit_inst|LessThan4~5_combout  & 
// \custom_counter_component_0|custom_counter_unit_inst|Add2~12_combout )) # (!\custom_counter_component_0|custom_counter_unit_inst|Add4~12_combout  & ((\custom_counter_component_0|custom_counter_unit_inst|LessThan4~5_combout ) # 
// (\custom_counter_component_0|custom_counter_unit_inst|Add2~12_combout )))

	.dataa(\custom_counter_component_0|custom_counter_unit_inst|Add4~12_combout ),
	.datab(\custom_counter_component_0|custom_counter_unit_inst|LessThan4~5_combout ),
	.datac(\custom_counter_component_0|custom_counter_unit_inst|Add2~12_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|LessThan4~6_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|LessThan4~6 .lut_mask = 16'hD4D4;
defparam \custom_counter_component_0|custom_counter_unit_inst|LessThan4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N18
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|s_j~19 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|s_j~19_combout  = (\custom_counter_component_0|custom_counter_unit_inst|j [7] & \custom_counter_component_0|start~regout )

	.dataa(\custom_counter_component_0|custom_counter_unit_inst|j [7]),
	.datab(vcc),
	.datac(\custom_counter_component_0|start~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|s_j~19_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|s_j~19 .lut_mask = 16'hA0A0;
defparam \custom_counter_component_0|custom_counter_unit_inst|s_j~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y20_N19
cycloneii_lcell_ff \custom_counter_component_0|custom_counter_unit_inst|s_j[7] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\custom_counter_component_0|custom_counter_unit_inst|s_j~19_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\custom_counter_component_0|custom_counter_unit_inst|s_j[1]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|custom_counter_unit_inst|s_j [7]));

// Location: LCCOMB_X27_Y20_N24
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|s_i~6 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|s_i~6_combout  = (\custom_counter_component_0|start~regout  & \custom_counter_component_0|custom_counter_unit_inst|i [6])

	.dataa(\custom_counter_component_0|start~regout ),
	.datab(vcc),
	.datac(\custom_counter_component_0|custom_counter_unit_inst|i [6]),
	.datad(vcc),
	.cin(gnd),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|s_i~6_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|s_i~6 .lut_mask = 16'hA0A0;
defparam \custom_counter_component_0|custom_counter_unit_inst|s_i~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y20_N25
cycloneii_lcell_ff \custom_counter_component_0|custom_counter_unit_inst|s_i[6] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\custom_counter_component_0|custom_counter_unit_inst|s_i~6_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\custom_counter_component_0|custom_counter_unit_inst|s_j[1]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|custom_counter_unit_inst|s_i [6]));

// Location: LCCOMB_X28_Y20_N16
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|Add4~12 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|Add4~12_combout  = ((\custom_counter_component_0|custom_counter_unit_inst|s_j [6] $ (\custom_counter_component_0|custom_counter_unit_inst|s_i [6] $ 
// (\custom_counter_component_0|custom_counter_unit_inst|Add4~11 )))) # (GND)
// \custom_counter_component_0|custom_counter_unit_inst|Add4~13  = CARRY((\custom_counter_component_0|custom_counter_unit_inst|s_j [6] & ((!\custom_counter_component_0|custom_counter_unit_inst|Add4~11 ) # 
// (!\custom_counter_component_0|custom_counter_unit_inst|s_i [6]))) # (!\custom_counter_component_0|custom_counter_unit_inst|s_j [6] & (!\custom_counter_component_0|custom_counter_unit_inst|s_i [6] & 
// !\custom_counter_component_0|custom_counter_unit_inst|Add4~11 )))

	.dataa(\custom_counter_component_0|custom_counter_unit_inst|s_j [6]),
	.datab(\custom_counter_component_0|custom_counter_unit_inst|s_i [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\custom_counter_component_0|custom_counter_unit_inst|Add4~11 ),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|Add4~12_combout ),
	.cout(\custom_counter_component_0|custom_counter_unit_inst|Add4~13 ));
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|Add4~12 .lut_mask = 16'h962B;
defparam \custom_counter_component_0|custom_counter_unit_inst|Add4~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N18
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|Add4~14 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|Add4~14_combout  = (\custom_counter_component_0|custom_counter_unit_inst|s_i [7] & ((\custom_counter_component_0|custom_counter_unit_inst|s_j [7] & 
// (!\custom_counter_component_0|custom_counter_unit_inst|Add4~13 )) # (!\custom_counter_component_0|custom_counter_unit_inst|s_j [7] & ((\custom_counter_component_0|custom_counter_unit_inst|Add4~13 ) # (GND))))) # 
// (!\custom_counter_component_0|custom_counter_unit_inst|s_i [7] & ((\custom_counter_component_0|custom_counter_unit_inst|s_j [7] & (\custom_counter_component_0|custom_counter_unit_inst|Add4~13  & VCC)) # 
// (!\custom_counter_component_0|custom_counter_unit_inst|s_j [7] & (!\custom_counter_component_0|custom_counter_unit_inst|Add4~13 ))))
// \custom_counter_component_0|custom_counter_unit_inst|Add4~15  = CARRY((\custom_counter_component_0|custom_counter_unit_inst|s_i [7] & ((!\custom_counter_component_0|custom_counter_unit_inst|Add4~13 ) # 
// (!\custom_counter_component_0|custom_counter_unit_inst|s_j [7]))) # (!\custom_counter_component_0|custom_counter_unit_inst|s_i [7] & (!\custom_counter_component_0|custom_counter_unit_inst|s_j [7] & 
// !\custom_counter_component_0|custom_counter_unit_inst|Add4~13 )))

	.dataa(\custom_counter_component_0|custom_counter_unit_inst|s_i [7]),
	.datab(\custom_counter_component_0|custom_counter_unit_inst|s_j [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\custom_counter_component_0|custom_counter_unit_inst|Add4~13 ),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|Add4~14_combout ),
	.cout(\custom_counter_component_0|custom_counter_unit_inst|Add4~15 ));
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|Add4~14 .lut_mask = 16'h692B;
defparam \custom_counter_component_0|custom_counter_unit_inst|Add4~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N18
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|Add2~14 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|Add2~14_combout  = (\custom_counter_component_0|custom_counter_unit_inst|j [7] & ((\custom_counter_component_0|custom_counter_unit_inst|i [7] & 
// (!\custom_counter_component_0|custom_counter_unit_inst|Add2~13 )) # (!\custom_counter_component_0|custom_counter_unit_inst|i [7] & (\custom_counter_component_0|custom_counter_unit_inst|Add2~13  & VCC)))) # 
// (!\custom_counter_component_0|custom_counter_unit_inst|j [7] & ((\custom_counter_component_0|custom_counter_unit_inst|i [7] & ((\custom_counter_component_0|custom_counter_unit_inst|Add2~13 ) # (GND))) # 
// (!\custom_counter_component_0|custom_counter_unit_inst|i [7] & (!\custom_counter_component_0|custom_counter_unit_inst|Add2~13 ))))
// \custom_counter_component_0|custom_counter_unit_inst|Add2~15  = CARRY((\custom_counter_component_0|custom_counter_unit_inst|j [7] & (\custom_counter_component_0|custom_counter_unit_inst|i [7] & !\custom_counter_component_0|custom_counter_unit_inst|Add2~13 
// )) # (!\custom_counter_component_0|custom_counter_unit_inst|j [7] & ((\custom_counter_component_0|custom_counter_unit_inst|i [7]) # (!\custom_counter_component_0|custom_counter_unit_inst|Add2~13 ))))

	.dataa(\custom_counter_component_0|custom_counter_unit_inst|j [7]),
	.datab(\custom_counter_component_0|custom_counter_unit_inst|i [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\custom_counter_component_0|custom_counter_unit_inst|Add2~13 ),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|Add2~14_combout ),
	.cout(\custom_counter_component_0|custom_counter_unit_inst|Add2~15 ));
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|Add2~14 .lut_mask = 16'h694D;
defparam \custom_counter_component_0|custom_counter_unit_inst|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N28
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|LessThan4~7 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|LessThan4~7_combout  = (\custom_counter_component_0|custom_counter_unit_inst|LessThan4~6_combout  & ((\custom_counter_component_0|custom_counter_unit_inst|Add2~14_combout ) # 
// (!\custom_counter_component_0|custom_counter_unit_inst|Add4~14_combout ))) # (!\custom_counter_component_0|custom_counter_unit_inst|LessThan4~6_combout  & (!\custom_counter_component_0|custom_counter_unit_inst|Add4~14_combout  & 
// \custom_counter_component_0|custom_counter_unit_inst|Add2~14_combout ))

	.dataa(vcc),
	.datab(\custom_counter_component_0|custom_counter_unit_inst|LessThan4~6_combout ),
	.datac(\custom_counter_component_0|custom_counter_unit_inst|Add4~14_combout ),
	.datad(\custom_counter_component_0|custom_counter_unit_inst|Add2~14_combout ),
	.cin(gnd),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|LessThan4~7_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|LessThan4~7 .lut_mask = 16'hCF0C;
defparam \custom_counter_component_0|custom_counter_unit_inst|LessThan4~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N22
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|Add2~18 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|Add2~18_combout  = (\custom_counter_component_0|custom_counter_unit_inst|i [9] & ((\custom_counter_component_0|custom_counter_unit_inst|j [9] & 
// (!\custom_counter_component_0|custom_counter_unit_inst|Add2~17 )) # (!\custom_counter_component_0|custom_counter_unit_inst|j [9] & ((\custom_counter_component_0|custom_counter_unit_inst|Add2~17 ) # (GND))))) # 
// (!\custom_counter_component_0|custom_counter_unit_inst|i [9] & ((\custom_counter_component_0|custom_counter_unit_inst|j [9] & (\custom_counter_component_0|custom_counter_unit_inst|Add2~17  & VCC)) # (!\custom_counter_component_0|custom_counter_unit_inst|j 
// [9] & (!\custom_counter_component_0|custom_counter_unit_inst|Add2~17 ))))
// \custom_counter_component_0|custom_counter_unit_inst|Add2~19  = CARRY((\custom_counter_component_0|custom_counter_unit_inst|i [9] & ((!\custom_counter_component_0|custom_counter_unit_inst|Add2~17 ) # 
// (!\custom_counter_component_0|custom_counter_unit_inst|j [9]))) # (!\custom_counter_component_0|custom_counter_unit_inst|i [9] & (!\custom_counter_component_0|custom_counter_unit_inst|j [9] & !\custom_counter_component_0|custom_counter_unit_inst|Add2~17 
// )))

	.dataa(\custom_counter_component_0|custom_counter_unit_inst|i [9]),
	.datab(\custom_counter_component_0|custom_counter_unit_inst|j [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\custom_counter_component_0|custom_counter_unit_inst|Add2~17 ),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|Add2~18_combout ),
	.cout(\custom_counter_component_0|custom_counter_unit_inst|Add2~19 ));
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|Add2~18 .lut_mask = 16'h692B;
defparam \custom_counter_component_0|custom_counter_unit_inst|Add2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N24
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|LessThan4~9 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|LessThan4~9_combout  = (\custom_counter_component_0|custom_counter_unit_inst|LessThan4~8_combout  & (\custom_counter_component_0|custom_counter_unit_inst|Add2~18_combout  $ 
// (!\custom_counter_component_0|custom_counter_unit_inst|Add4~18_combout )))

	.dataa(\custom_counter_component_0|custom_counter_unit_inst|LessThan4~8_combout ),
	.datab(vcc),
	.datac(\custom_counter_component_0|custom_counter_unit_inst|Add2~18_combout ),
	.datad(\custom_counter_component_0|custom_counter_unit_inst|Add4~18_combout ),
	.cin(gnd),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|LessThan4~9_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|LessThan4~9 .lut_mask = 16'hA00A;
defparam \custom_counter_component_0|custom_counter_unit_inst|LessThan4~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N20
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|Add4~16 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|Add4~16_combout  = ((\custom_counter_component_0|custom_counter_unit_inst|s_i [8] $ (\custom_counter_component_0|custom_counter_unit_inst|s_j [8] $ 
// (\custom_counter_component_0|custom_counter_unit_inst|Add4~15 )))) # (GND)
// \custom_counter_component_0|custom_counter_unit_inst|Add4~17  = CARRY((\custom_counter_component_0|custom_counter_unit_inst|s_i [8] & (\custom_counter_component_0|custom_counter_unit_inst|s_j [8] & 
// !\custom_counter_component_0|custom_counter_unit_inst|Add4~15 )) # (!\custom_counter_component_0|custom_counter_unit_inst|s_i [8] & ((\custom_counter_component_0|custom_counter_unit_inst|s_j [8]) # 
// (!\custom_counter_component_0|custom_counter_unit_inst|Add4~15 ))))

	.dataa(\custom_counter_component_0|custom_counter_unit_inst|s_i [8]),
	.datab(\custom_counter_component_0|custom_counter_unit_inst|s_j [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\custom_counter_component_0|custom_counter_unit_inst|Add4~15 ),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|Add4~16_combout ),
	.cout(\custom_counter_component_0|custom_counter_unit_inst|Add4~17 ));
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|Add4~16 .lut_mask = 16'h964D;
defparam \custom_counter_component_0|custom_counter_unit_inst|Add4~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N2
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|LessThan4~10 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|LessThan4~10_combout  = (\custom_counter_component_0|custom_counter_unit_inst|LessThan4~7_combout  & (\custom_counter_component_0|custom_counter_unit_inst|LessThan4~9_combout  & 
// (\custom_counter_component_0|custom_counter_unit_inst|Add2~16_combout  $ (!\custom_counter_component_0|custom_counter_unit_inst|Add4~16_combout ))))

	.dataa(\custom_counter_component_0|custom_counter_unit_inst|Add2~16_combout ),
	.datab(\custom_counter_component_0|custom_counter_unit_inst|LessThan4~7_combout ),
	.datac(\custom_counter_component_0|custom_counter_unit_inst|LessThan4~9_combout ),
	.datad(\custom_counter_component_0|custom_counter_unit_inst|Add4~16_combout ),
	.cin(gnd),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|LessThan4~10_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|LessThan4~10 .lut_mask = 16'h8040;
defparam \custom_counter_component_0|custom_counter_unit_inst|LessThan4~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N24
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|Add2~20 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|Add2~20_combout  = !\custom_counter_component_0|custom_counter_unit_inst|Add2~19 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\custom_counter_component_0|custom_counter_unit_inst|Add2~19 ),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|Add2~20_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|Add2~20 .lut_mask = 16'h0F0F;
defparam \custom_counter_component_0|custom_counter_unit_inst|Add2~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N26
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|Add4~22 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|Add4~22_combout  = !\custom_counter_component_0|custom_counter_unit_inst|Add4~21 
// \custom_counter_component_0|custom_counter_unit_inst|Add4~23  = CARRY(!\custom_counter_component_0|custom_counter_unit_inst|Add4~21 )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\custom_counter_component_0|custom_counter_unit_inst|Add4~21 ),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|Add4~22_combout ),
	.cout(\custom_counter_component_0|custom_counter_unit_inst|Add4~23 ));
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|Add4~22 .lut_mask = 16'h0F0F;
defparam \custom_counter_component_0|custom_counter_unit_inst|Add4~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N24
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|Add4~20 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|Add4~20_combout  = \custom_counter_component_0|custom_counter_unit_inst|Add4~19  $ (GND)
// \custom_counter_component_0|custom_counter_unit_inst|Add4~21  = CARRY(!\custom_counter_component_0|custom_counter_unit_inst|Add4~19 )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\custom_counter_component_0|custom_counter_unit_inst|Add4~19 ),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|Add4~20_combout ),
	.cout(\custom_counter_component_0|custom_counter_unit_inst|Add4~21 ));
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|Add4~20 .lut_mask = 16'hF00F;
defparam \custom_counter_component_0|custom_counter_unit_inst|Add4~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N12
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|LessThan4~12 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|LessThan4~12_combout  = (\custom_counter_component_0|custom_counter_unit_inst|LessThan4~11_combout  & (((!\custom_counter_component_0|custom_counter_unit_inst|Add4~22_combout  & 
// !\custom_counter_component_0|custom_counter_unit_inst|Add4~20_combout )) # (!\custom_counter_component_0|custom_counter_unit_inst|Add2~20_combout ))) # (!\custom_counter_component_0|custom_counter_unit_inst|LessThan4~11_combout  & 
// (!\custom_counter_component_0|custom_counter_unit_inst|Add2~20_combout  & ((!\custom_counter_component_0|custom_counter_unit_inst|Add4~20_combout ) # (!\custom_counter_component_0|custom_counter_unit_inst|Add4~22_combout ))))

	.dataa(\custom_counter_component_0|custom_counter_unit_inst|LessThan4~11_combout ),
	.datab(\custom_counter_component_0|custom_counter_unit_inst|Add2~20_combout ),
	.datac(\custom_counter_component_0|custom_counter_unit_inst|Add4~22_combout ),
	.datad(\custom_counter_component_0|custom_counter_unit_inst|Add4~20_combout ),
	.cin(gnd),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|LessThan4~12_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|LessThan4~12 .lut_mask = 16'h233B;
defparam \custom_counter_component_0|custom_counter_unit_inst|LessThan4~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N14
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|LessThan4~13 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|LessThan4~13_combout  = (\custom_counter_component_0|custom_counter_unit_inst|LessThan4~12_combout ) # ((\custom_counter_component_0|custom_counter_unit_inst|LessThan4~8_combout  & 
// (\custom_counter_component_0|custom_counter_unit_inst|Add2~18_combout  & !\custom_counter_component_0|custom_counter_unit_inst|Add4~18_combout )))

	.dataa(\custom_counter_component_0|custom_counter_unit_inst|LessThan4~8_combout ),
	.datab(\custom_counter_component_0|custom_counter_unit_inst|LessThan4~12_combout ),
	.datac(\custom_counter_component_0|custom_counter_unit_inst|Add2~18_combout ),
	.datad(\custom_counter_component_0|custom_counter_unit_inst|Add4~18_combout ),
	.cin(gnd),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|LessThan4~13_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|LessThan4~13 .lut_mask = 16'hCCEC;
defparam \custom_counter_component_0|custom_counter_unit_inst|LessThan4~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N22
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|s_j[1]~12 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|s_j[1]~12_combout  = ((!\custom_counter_component_0|custom_counter_unit_inst|s_j[1]~11_combout  & ((\custom_counter_component_0|custom_counter_unit_inst|LessThan4~10_combout ) # 
// (\custom_counter_component_0|custom_counter_unit_inst|LessThan4~13_combout )))) # (!\custom_counter_component_0|start~regout )

	.dataa(\custom_counter_component_0|custom_counter_unit_inst|s_j[1]~11_combout ),
	.datab(\custom_counter_component_0|custom_counter_unit_inst|LessThan4~10_combout ),
	.datac(\custom_counter_component_0|custom_counter_unit_inst|LessThan4~13_combout ),
	.datad(\custom_counter_component_0|start~regout ),
	.cin(gnd),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|s_j[1]~12_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|s_j[1]~12 .lut_mask = 16'h54FF;
defparam \custom_counter_component_0|custom_counter_unit_inst|s_j[1]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y20_N29
cycloneii_lcell_ff \custom_counter_component_0|custom_counter_unit_inst|s_j[8] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\custom_counter_component_0|custom_counter_unit_inst|s_j~20_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\custom_counter_component_0|custom_counter_unit_inst|s_j[1]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|custom_counter_unit_inst|s_j [8]));

// Location: LCCOMB_X28_Y20_N22
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|Add4~18 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|Add4~18_combout  = (\custom_counter_component_0|custom_counter_unit_inst|s_i [9] & ((\custom_counter_component_0|custom_counter_unit_inst|s_j [9] & 
// (!\custom_counter_component_0|custom_counter_unit_inst|Add4~17 )) # (!\custom_counter_component_0|custom_counter_unit_inst|s_j [9] & ((\custom_counter_component_0|custom_counter_unit_inst|Add4~17 ) # (GND))))) # 
// (!\custom_counter_component_0|custom_counter_unit_inst|s_i [9] & ((\custom_counter_component_0|custom_counter_unit_inst|s_j [9] & (\custom_counter_component_0|custom_counter_unit_inst|Add4~17  & VCC)) # 
// (!\custom_counter_component_0|custom_counter_unit_inst|s_j [9] & (!\custom_counter_component_0|custom_counter_unit_inst|Add4~17 ))))
// \custom_counter_component_0|custom_counter_unit_inst|Add4~19  = CARRY((\custom_counter_component_0|custom_counter_unit_inst|s_i [9] & ((!\custom_counter_component_0|custom_counter_unit_inst|Add4~17 ) # 
// (!\custom_counter_component_0|custom_counter_unit_inst|s_j [9]))) # (!\custom_counter_component_0|custom_counter_unit_inst|s_i [9] & (!\custom_counter_component_0|custom_counter_unit_inst|s_j [9] & 
// !\custom_counter_component_0|custom_counter_unit_inst|Add4~17 )))

	.dataa(\custom_counter_component_0|custom_counter_unit_inst|s_i [9]),
	.datab(\custom_counter_component_0|custom_counter_unit_inst|s_j [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\custom_counter_component_0|custom_counter_unit_inst|Add4~17 ),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|Add4~18_combout ),
	.cout(\custom_counter_component_0|custom_counter_unit_inst|Add4~19 ));
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|Add4~18 .lut_mask = 16'h692B;
defparam \custom_counter_component_0|custom_counter_unit_inst|Add4~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N28
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|Add4~24 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|Add4~24_combout  = \custom_counter_component_0|custom_counter_unit_inst|Add4~23 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\custom_counter_component_0|custom_counter_unit_inst|Add4~23 ),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|Add4~24_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|Add4~24 .lut_mask = 16'hF0F0;
defparam \custom_counter_component_0|custom_counter_unit_inst|Add4~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N6
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|length[0]~13 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|length[0]~13_combout  = \custom_counter_component_0|custom_counter_unit_inst|Add4~0_combout  $ (VCC)
// \custom_counter_component_0|custom_counter_unit_inst|length[0]~14  = CARRY(\custom_counter_component_0|custom_counter_unit_inst|Add4~0_combout )

	.dataa(vcc),
	.datab(\custom_counter_component_0|custom_counter_unit_inst|Add4~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|length[0]~13_combout ),
	.cout(\custom_counter_component_0|custom_counter_unit_inst|length[0]~14 ));
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|length[0]~13 .lut_mask = 16'h33CC;
defparam \custom_counter_component_0|custom_counter_unit_inst|length[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N12
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|length[3]~20 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|length[3]~20_combout  = (\custom_counter_component_0|custom_counter_unit_inst|Add4~6_combout  & (!\custom_counter_component_0|custom_counter_unit_inst|length[2]~19 )) # 
// (!\custom_counter_component_0|custom_counter_unit_inst|Add4~6_combout  & ((\custom_counter_component_0|custom_counter_unit_inst|length[2]~19 ) # (GND)))
// \custom_counter_component_0|custom_counter_unit_inst|length[3]~21  = CARRY((!\custom_counter_component_0|custom_counter_unit_inst|length[2]~19 ) # (!\custom_counter_component_0|custom_counter_unit_inst|Add4~6_combout ))

	.dataa(\custom_counter_component_0|custom_counter_unit_inst|Add4~6_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\custom_counter_component_0|custom_counter_unit_inst|length[2]~19 ),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|length[3]~20_combout ),
	.cout(\custom_counter_component_0|custom_counter_unit_inst|length[3]~21 ));
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|length[3]~20 .lut_mask = 16'h5A5F;
defparam \custom_counter_component_0|custom_counter_unit_inst|length[3]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N22
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|length[8]~30 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|length[8]~30_combout  = (\custom_counter_component_0|custom_counter_unit_inst|Add4~16_combout  & (\custom_counter_component_0|custom_counter_unit_inst|length[7]~29  $ (GND))) # 
// (!\custom_counter_component_0|custom_counter_unit_inst|Add4~16_combout  & (!\custom_counter_component_0|custom_counter_unit_inst|length[7]~29  & VCC))
// \custom_counter_component_0|custom_counter_unit_inst|length[8]~31  = CARRY((\custom_counter_component_0|custom_counter_unit_inst|Add4~16_combout  & !\custom_counter_component_0|custom_counter_unit_inst|length[7]~29 ))

	.dataa(\custom_counter_component_0|custom_counter_unit_inst|Add4~16_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\custom_counter_component_0|custom_counter_unit_inst|length[7]~29 ),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|length[8]~30_combout ),
	.cout(\custom_counter_component_0|custom_counter_unit_inst|length[8]~31 ));
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|length[8]~30 .lut_mask = 16'hA50A;
defparam \custom_counter_component_0|custom_counter_unit_inst|length[8]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N24
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|length[9]~32 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|length[9]~32_combout  = (\custom_counter_component_0|custom_counter_unit_inst|Add4~18_combout  & (!\custom_counter_component_0|custom_counter_unit_inst|length[8]~31 )) # 
// (!\custom_counter_component_0|custom_counter_unit_inst|Add4~18_combout  & ((\custom_counter_component_0|custom_counter_unit_inst|length[8]~31 ) # (GND)))
// \custom_counter_component_0|custom_counter_unit_inst|length[9]~33  = CARRY((!\custom_counter_component_0|custom_counter_unit_inst|length[8]~31 ) # (!\custom_counter_component_0|custom_counter_unit_inst|Add4~18_combout ))

	.dataa(vcc),
	.datab(\custom_counter_component_0|custom_counter_unit_inst|Add4~18_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\custom_counter_component_0|custom_counter_unit_inst|length[8]~31 ),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|length[9]~32_combout ),
	.cout(\custom_counter_component_0|custom_counter_unit_inst|length[9]~33 ));
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|length[9]~32 .lut_mask = 16'h3C3F;
defparam \custom_counter_component_0|custom_counter_unit_inst|length[9]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N30
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|length[15]~38 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|length[15]~38_combout  = \custom_counter_component_0|custom_counter_unit_inst|length[11]~37  $ (!\custom_counter_component_0|custom_counter_unit_inst|Add4~24_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\custom_counter_component_0|custom_counter_unit_inst|Add4~24_combout ),
	.cin(\custom_counter_component_0|custom_counter_unit_inst|length[11]~37 ),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|length[15]~38_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|length[15]~38 .lut_mask = 16'hF00F;
defparam \custom_counter_component_0|custom_counter_unit_inst|length[15]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N6
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|Equal0~0 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|Equal0~0_combout  = (!\custom_counter_component_0|custom_counter_unit_inst|state_flag [1] & !\custom_counter_component_0|custom_counter_unit_inst|state_flag [2])

	.dataa(vcc),
	.datab(\custom_counter_component_0|custom_counter_unit_inst|state_flag [1]),
	.datac(vcc),
	.datad(\custom_counter_component_0|custom_counter_unit_inst|state_flag [2]),
	.cin(gnd),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|Equal0~0 .lut_mask = 16'h0033;
defparam \custom_counter_component_0|custom_counter_unit_inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N16
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|length[0]~15 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|length[0]~15_combout  = (\custom_counter_component_0|start~regout  & (\custom_counter_component_0|custom_counter_unit_inst|state_flag [0] & 
// (\custom_counter_component_0|custom_counter_unit_inst|Equal0~0_combout  & \custom_counter_component_0|custom_counter_unit_inst|state_flag [3])))

	.dataa(\custom_counter_component_0|start~regout ),
	.datab(\custom_counter_component_0|custom_counter_unit_inst|state_flag [0]),
	.datac(\custom_counter_component_0|custom_counter_unit_inst|Equal0~0_combout ),
	.datad(\custom_counter_component_0|custom_counter_unit_inst|state_flag [3]),
	.cin(gnd),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|length[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|length[0]~15 .lut_mask = 16'h8000;
defparam \custom_counter_component_0|custom_counter_unit_inst|length[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y20_N31
cycloneii_lcell_ff \custom_counter_component_0|custom_counter_unit_inst|length[15] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\custom_counter_component_0|custom_counter_unit_inst|length[15]~38_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\custom_counter_component_0|custom_counter_unit_inst|length[0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|custom_counter_unit_inst|length [15]));

// Location: LCCOMB_X34_Y20_N8
cycloneii_lcell_comb \custom_counter_component_0|Selector19~0 (
// Equation(s):
// \custom_counter_component_0|Selector19~0_combout  = (\cpu_0|W_alu_result [2] & (\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_a [12])) # (!\cpu_0|W_alu_result [2] & ((\cpu_0|W_alu_result [3] & 
// ((\custom_counter_component_0|custom_counter_unit_inst|length [15]))) # (!\cpu_0|W_alu_result [3] & (\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_a [12]))))

	.dataa(\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_a [12]),
	.datab(\cpu_0|W_alu_result [2]),
	.datac(\cpu_0|W_alu_result [3]),
	.datad(\custom_counter_component_0|custom_counter_unit_inst|length [15]),
	.cin(gnd),
	.combout(\custom_counter_component_0|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|Selector19~0 .lut_mask = 16'hBA8A;
defparam \custom_counter_component_0|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N24
cycloneii_lcell_comb \custom_counter_component_0|readdata[0]~0 (
// Equation(s):
// \custom_counter_component_0|readdata[0]~0_combout  = (\addr_router_001|Equal2~3_combout  & (\cpu_0_data_master_translator|uav_read~0_combout  & (!\custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & 
// !\cpu_0|W_alu_result [2])))

	.dataa(\addr_router_001|Equal2~3_combout ),
	.datab(\cpu_0_data_master_translator|uav_read~0_combout ),
	.datac(\custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datad(\cpu_0|W_alu_result [2]),
	.cin(gnd),
	.combout(\custom_counter_component_0|readdata[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|readdata[0]~0 .lut_mask = 16'h0008;
defparam \custom_counter_component_0|readdata[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y20_N9
cycloneii_lcell_ff \custom_counter_component_0|readdata[12] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\custom_counter_component_0|Selector19~0_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\custom_counter_component_0|readdata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|readdata [12]));

// Location: LCFF_X34_Y20_N15
cycloneii_lcell_ff \custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre[12] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\custom_counter_component_0|readdata [12]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre [12]));

// Location: LCCOMB_X34_Y20_N14
cycloneii_lcell_comb \rsp_xbar_mux_001|src_data[12]~25 (
// Equation(s):
// \rsp_xbar_mux_001|src_data[12]~25_combout  = (\led_red_o_s1_translator|read_latency_shift_reg [0] & ((\led_red_o_s1_translator|av_readdata_pre [12]) # ((\custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre [12] & 
// \custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg [0])))) # (!\led_red_o_s1_translator|read_latency_shift_reg [0] & (((\custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre [12] & 
// \custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg [0]))))

	.dataa(\led_red_o_s1_translator|read_latency_shift_reg [0]),
	.datab(\led_red_o_s1_translator|av_readdata_pre [12]),
	.datac(\custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre [12]),
	.datad(\custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\rsp_xbar_mux_001|src_data[12]~25_combout ),
	.cout());
// synopsys translate_off
defparam \rsp_xbar_mux_001|src_data[12]~25 .lut_mask = 16'hF888;
defparam \rsp_xbar_mux_001|src_data[12]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N18
cycloneii_lcell_comb \rsp_xbar_mux_001|src_data[12]~27 (
// Equation(s):
// \rsp_xbar_mux_001|src_data[12]~27_combout  = (\rsp_xbar_mux_001|src_data[12]~26_combout ) # ((\rsp_xbar_mux_001|src_data[12]~25_combout ) # ((\cpu_0_jtag_debug_module_translator|av_readdata_pre [12] & \rsp_xbar_demux|src1_valid~combout )))

	.dataa(\cpu_0_jtag_debug_module_translator|av_readdata_pre [12]),
	.datab(\rsp_xbar_mux_001|src_data[12]~26_combout ),
	.datac(\rsp_xbar_mux_001|src_data[12]~25_combout ),
	.datad(\rsp_xbar_demux|src1_valid~combout ),
	.cin(gnd),
	.combout(\rsp_xbar_mux_001|src_data[12]~27_combout ),
	.cout());
// synopsys translate_off
defparam \rsp_xbar_mux_001|src_data[12]~27 .lut_mask = 16'hFEFC;
defparam \rsp_xbar_mux_001|src_data[12]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N30
cycloneii_lcell_comb \rsp_xbar_mux_001|src_data[12] (
// Equation(s):
// \rsp_xbar_mux_001|src_data [12] = (\rsp_xbar_mux_001|src_data[12]~27_combout ) # ((\width_adapter_001|out_data [12] & \rsp_xbar_demux_001|src1_valid~0_combout ))

	.dataa(vcc),
	.datab(\width_adapter_001|out_data [12]),
	.datac(\rsp_xbar_mux_001|src_data[12]~27_combout ),
	.datad(\rsp_xbar_demux_001|src1_valid~0_combout ),
	.cin(gnd),
	.combout(\rsp_xbar_mux_001|src_data [12]),
	.cout());
// synopsys translate_off
defparam \rsp_xbar_mux_001|src_data[12] .lut_mask = 16'hFCF0;
defparam \rsp_xbar_mux_001|src_data[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N8
cycloneii_lcell_comb \cpu_0|av_ld_byte1_data[4]~4 (
// Equation(s):
// \cpu_0|av_ld_byte1_data[4]~4_combout  = (\cpu_0|av_ld_aligning_data~regout  & (\cpu_0|av_fill_bit~0_combout )) # (!\cpu_0|av_ld_aligning_data~regout  & ((\rsp_xbar_mux_001|src_data [12])))

	.dataa(\cpu_0|av_ld_aligning_data~regout ),
	.datab(\cpu_0|av_fill_bit~0_combout ),
	.datac(vcc),
	.datad(\rsp_xbar_mux_001|src_data [12]),
	.cin(gnd),
	.combout(\cpu_0|av_ld_byte1_data[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|av_ld_byte1_data[4]~4 .lut_mask = 16'hDD88;
defparam \cpu_0|av_ld_byte1_data[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N20
cycloneii_lcell_comb \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 (
// Equation(s):
// \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout  = \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [0] $ (((VCC) # 
// (!\jtag_uart_0|fifo_wr~regout )))
// \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  = CARRY(\jtag_uart_0|fifo_wr~regout  $ 
// (!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [0]))

	.dataa(\jtag_uart_0|fifo_wr~regout ),
	.datab(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout ),
	.cout(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 .lut_mask = 16'h3399;
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N0
cycloneii_lcell_comb \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0 (
// Equation(s):
// \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout  = \jtag_uart_0|r_val~0_combout  $ (\jtag_uart_0|fifo_wr~regout )

	.dataa(\jtag_uart_0|r_val~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\jtag_uart_0|fifo_wr~regout ),
	.cin(gnd),
	.combout(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0 .lut_mask = 16'h55AA;
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y17_N21
cycloneii_lcell_ff \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[0] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [0]));

// Location: LCCOMB_X28_Y17_N22
cycloneii_lcell_comb \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 (
// Equation(s):
// \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout  = 
// (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  & (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [1] $ 
// (((\jtag_uart_0|fifo_wr~regout ) # (VCC))))) # (!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  & 
// (((\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [1]) # (GND))))
// \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  = CARRY((\jtag_uart_0|fifo_wr~regout  $ 
// (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [1])) # (!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ))

	.dataa(\jtag_uart_0|fifo_wr~regout ),
	.datab(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ),
	.combout(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout ),
	.cout(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 .lut_mask = 16'h3C6F;
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X28_Y17_N23
cycloneii_lcell_ff \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[1] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [1]));

// Location: LCCOMB_X28_Y17_N24
cycloneii_lcell_comb \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 (
// Equation(s):
// \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout  = 
// (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  & (((\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [2] & VCC)))) # 
// (!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  & (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [2] $ (((VCC) # 
// (!\jtag_uart_0|fifo_wr~regout )))))
// \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  = 
// CARRY((!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  & (\jtag_uart_0|fifo_wr~regout  $ 
// (!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [2]))))

	.dataa(\jtag_uart_0|fifo_wr~regout ),
	.datab(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ),
	.combout(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout ),
	.cout(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 .lut_mask = 16'hC309;
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X28_Y17_N25
cycloneii_lcell_ff \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[2] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [2]));

// Location: LCCOMB_X28_Y17_N26
cycloneii_lcell_comb \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 (
// Equation(s):
// \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout  = 
// (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  & (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [3] $ 
// (((\jtag_uart_0|fifo_wr~regout ) # (VCC))))) # (!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  & 
// (((\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [3]) # (GND))))
// \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  = CARRY((\jtag_uart_0|fifo_wr~regout  $ 
// (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [3])) # (!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ))

	.dataa(\jtag_uart_0|fifo_wr~regout ),
	.datab(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ),
	.combout(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout ),
	.cout(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 .lut_mask = 16'h3C6F;
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X28_Y17_N27
cycloneii_lcell_ff \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[3] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [3]));

// Location: LCCOMB_X28_Y17_N28
cycloneii_lcell_comb \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 (
// Equation(s):
// \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout  = 
// (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  & (((\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [4] & VCC)))) # 
// (!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  & (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [4] $ (((VCC) # 
// (!\jtag_uart_0|fifo_wr~regout )))))
// \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT  = 
// CARRY((!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  & (\jtag_uart_0|fifo_wr~regout  $ 
// (!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [4]))))

	.dataa(\jtag_uart_0|fifo_wr~regout ),
	.datab(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ),
	.combout(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout ),
	.cout(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 .lut_mask = 16'hC309;
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X28_Y17_N29
cycloneii_lcell_ff \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[4] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [4]));

// Location: LCCOMB_X29_Y17_N2
cycloneii_lcell_comb \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~9 (
// Equation(s):
// \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~9_combout  = (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [1] & ((\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~8 
// ) # (GND))) # (!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [1] & (!\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~8 ))
// \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~10  = CARRY((\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [1]) # (!\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~8 
// ))

	.dataa(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~8 ),
	.combout(\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~9_combout ),
	.cout(\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~10 ));
// synopsys translate_off
defparam \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~9 .lut_mask = 16'hA5AF;
defparam \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N6
cycloneii_lcell_comb \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~13 (
// Equation(s):
// \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~13_combout  = (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [3] & 
// ((\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~12 ) # (GND))) # (!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [3] & 
// (!\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~12 ))
// \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~14  = CARRY((\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [3]) # 
// (!\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~12 ))

	.dataa(vcc),
	.datab(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~12 ),
	.combout(\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~13_combout ),
	.cout(\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~14 ));
// synopsys translate_off
defparam \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~13 .lut_mask = 16'hC3CF;
defparam \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X29_Y17_N9
cycloneii_lcell_ff \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~15_combout ),
	.sdata(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [4]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\jtag_uart_0|read_0~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [20]));

// Location: LCCOMB_X31_Y20_N22
cycloneii_lcell_comb \custom_counter_component_0|Selector11~0 (
// Equation(s):
// \custom_counter_component_0|Selector11~0_combout  = (\cpu_0|W_alu_result [2] & (((\custom_counter_component_0|readdata [20])))) # (!\cpu_0|W_alu_result [2] & (\custom_counter_component_0|custom_counter_unit_inst|start_pos [4] & (\cpu_0|W_alu_result [3])))

	.dataa(\custom_counter_component_0|custom_counter_unit_inst|start_pos [4]),
	.datab(\cpu_0|W_alu_result [3]),
	.datac(\custom_counter_component_0|readdata [20]),
	.datad(\cpu_0|W_alu_result [2]),
	.cin(gnd),
	.combout(\custom_counter_component_0|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|Selector11~0 .lut_mask = 16'hF088;
defparam \custom_counter_component_0|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N4
cycloneii_lcell_comb \custom_counter_component_0|always1~2 (
// Equation(s):
// \custom_counter_component_0|always1~2_combout  = (!\cpu_0_data_master_translator|read_accepted~regout  & (\cpu_0|d_read~regout  & (!\custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & 
// \addr_router_001|Equal2~3_combout )))

	.dataa(\cpu_0_data_master_translator|read_accepted~regout ),
	.datab(\cpu_0|d_read~regout ),
	.datac(\custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datad(\addr_router_001|Equal2~3_combout ),
	.cin(gnd),
	.combout(\custom_counter_component_0|always1~2_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|always1~2 .lut_mask = 16'h0400;
defparam \custom_counter_component_0|always1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y20_N23
cycloneii_lcell_ff \custom_counter_component_0|readdata[20] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\custom_counter_component_0|Selector11~0_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\custom_counter_component_0|always1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|readdata [20]));

// Location: LCFF_X34_Y17_N23
cycloneii_lcell_ff \custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre[20] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\custom_counter_component_0|readdata [20]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre [20]));

// Location: LCCOMB_X34_Y17_N22
cycloneii_lcell_comb \rsp_xbar_mux_001|src_data[20]~42 (
// Equation(s):
// \rsp_xbar_mux_001|src_data[20]~42_combout  = (\custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg [0] & ((\custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre [20]) # 
// ((\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [20] & \jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0])))) # (!\custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg [0] & 
// (\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [20] & ((\jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]))))

	.dataa(\custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg [0]),
	.datab(\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [20]),
	.datac(\custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre [20]),
	.datad(\jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\rsp_xbar_mux_001|src_data[20]~42_combout ),
	.cout());
// synopsys translate_off
defparam \rsp_xbar_mux_001|src_data[20]~42 .lut_mask = 16'hECA0;
defparam \rsp_xbar_mux_001|src_data[20]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N16
cycloneii_lcell_comb \rsp_xbar_mux_001|src_data[20] (
// Equation(s):
// \rsp_xbar_mux_001|src_data [20] = (\rsp_xbar_mux_001|src_payload~13_combout ) # ((\rsp_xbar_mux_001|src_data[20]~42_combout ) # ((\sram_0|readdata [4] & \rsp_xbar_mux_001|src_payload~12_combout )))

	.dataa(\rsp_xbar_mux_001|src_payload~13_combout ),
	.datab(\rsp_xbar_mux_001|src_data[20]~42_combout ),
	.datac(\sram_0|readdata [4]),
	.datad(\rsp_xbar_mux_001|src_payload~12_combout ),
	.cin(gnd),
	.combout(\rsp_xbar_mux_001|src_data [20]),
	.cout());
// synopsys translate_off
defparam \rsp_xbar_mux_001|src_data[20] .lut_mask = 16'hFEEE;
defparam \rsp_xbar_mux_001|src_data[20] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N20
cycloneii_lcell_comb \cpu_0|av_ld_byte2_data[4]~2 (
// Equation(s):
// \cpu_0|av_ld_byte2_data[4]~2_combout  = (\cpu_0|av_ld_aligning_data~regout  & (\cpu_0|av_fill_bit~0_combout )) # (!\cpu_0|av_ld_aligning_data~regout  & ((\rsp_xbar_mux_001|src_data [20])))

	.dataa(\cpu_0|av_ld_aligning_data~regout ),
	.datab(\cpu_0|av_fill_bit~0_combout ),
	.datac(vcc),
	.datad(\rsp_xbar_mux_001|src_data [20]),
	.cin(gnd),
	.combout(\cpu_0|av_ld_byte2_data[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|av_ld_byte2_data[4]~2 .lut_mask = 16'hDD88;
defparam \cpu_0|av_ld_byte2_data[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N28
cycloneii_lcell_comb \cpu_0|av_ld_byte3_data_nxt~7 (
// Equation(s):
// \cpu_0|av_ld_byte3_data_nxt~7_combout  = (\cpu_0|av_ld_aligning_data~regout  & ((\cpu_0|av_fill_bit~0_combout ))) # (!\cpu_0|av_ld_aligning_data~regout  & (\cpu_0|av_ld_byte3_data_nxt~6_combout ))

	.dataa(\cpu_0|av_ld_byte3_data_nxt~6_combout ),
	.datab(vcc),
	.datac(\cpu_0|av_fill_bit~0_combout ),
	.datad(\cpu_0|av_ld_aligning_data~regout ),
	.cin(gnd),
	.combout(\cpu_0|av_ld_byte3_data_nxt~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|av_ld_byte3_data_nxt~7 .lut_mask = 16'hF0AA;
defparam \cpu_0|av_ld_byte3_data_nxt~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y16_N29
cycloneii_lcell_ff \cpu_0|av_ld_byte3_data[4] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|av_ld_byte3_data_nxt~7_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|av_ld_rshift8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|av_ld_byte3_data [4]));

// Location: LCFF_X38_Y16_N21
cycloneii_lcell_ff \cpu_0|av_ld_byte2_data[4] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|av_ld_byte2_data[4]~2_combout ),
	.sdata(\cpu_0|av_ld_byte3_data [4]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\cpu_0|av_ld_rshift8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|av_ld_byte2_data [4]));

// Location: LCFF_X38_Y16_N9
cycloneii_lcell_ff \cpu_0|av_ld_byte1_data[4] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|av_ld_byte1_data[4]~4_combout ),
	.sdata(\cpu_0|av_ld_byte2_data [4]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\cpu_0|av_ld_rshift8~1_combout ),
	.ena(\cpu_0|av_ld_byte1_data_en~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|av_ld_byte1_data [4]));

// Location: LCCOMB_X42_Y16_N18
cycloneii_lcell_comb \cpu_0|W_rf_wr_data[12]~16 (
// Equation(s):
// \cpu_0|W_rf_wr_data[12]~16_combout  = (\cpu_0|R_ctrl_ld~regout  & (((\cpu_0|av_ld_byte1_data [4])))) # (!\cpu_0|R_ctrl_ld~regout  & (\cpu_0|W_alu_result [12] & (!\cpu_0|E_alu_result~22_combout )))

	.dataa(\cpu_0|W_alu_result [12]),
	.datab(\cpu_0|E_alu_result~22_combout ),
	.datac(\cpu_0|av_ld_byte1_data [4]),
	.datad(\cpu_0|R_ctrl_ld~regout ),
	.cin(gnd),
	.combout(\cpu_0|W_rf_wr_data[12]~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|W_rf_wr_data[12]~16 .lut_mask = 16'hF022;
defparam \cpu_0|W_rf_wr_data[12]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N12
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|s_i~0 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|s_i~0_combout  = (\custom_counter_component_0|custom_counter_unit_inst|i [0] & \custom_counter_component_0|start~regout )

	.dataa(vcc),
	.datab(\custom_counter_component_0|custom_counter_unit_inst|i [0]),
	.datac(\custom_counter_component_0|start~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|s_i~0_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|s_i~0 .lut_mask = 16'hC0C0;
defparam \custom_counter_component_0|custom_counter_unit_inst|s_i~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y20_N13
cycloneii_lcell_ff \custom_counter_component_0|custom_counter_unit_inst|s_i[0] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\custom_counter_component_0|custom_counter_unit_inst|s_i~0_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\custom_counter_component_0|custom_counter_unit_inst|s_j[1]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|custom_counter_unit_inst|s_i [0]));

// Location: LCFF_X27_Y20_N17
cycloneii_lcell_ff \custom_counter_component_0|custom_counter_unit_inst|start_pos[0] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\custom_counter_component_0|custom_counter_unit_inst|s_i [0]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\custom_counter_component_0|custom_counter_unit_inst|length[0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|custom_counter_unit_inst|start_pos [0]));

// Location: LCCOMB_X31_Y20_N18
cycloneii_lcell_comb \custom_counter_component_0|Selector15~0 (
// Equation(s):
// \custom_counter_component_0|Selector15~0_combout  = (\cpu_0|W_alu_result [2] & (((\custom_counter_component_0|readdata [16])))) # (!\cpu_0|W_alu_result [2] & (\cpu_0|W_alu_result [3] & (\custom_counter_component_0|custom_counter_unit_inst|start_pos [0])))

	.dataa(\cpu_0|W_alu_result [3]),
	.datab(\custom_counter_component_0|custom_counter_unit_inst|start_pos [0]),
	.datac(\custom_counter_component_0|readdata [16]),
	.datad(\cpu_0|W_alu_result [2]),
	.cin(gnd),
	.combout(\custom_counter_component_0|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|Selector15~0 .lut_mask = 16'hF088;
defparam \custom_counter_component_0|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y20_N19
cycloneii_lcell_ff \custom_counter_component_0|readdata[16] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\custom_counter_component_0|Selector15~0_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\custom_counter_component_0|always1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|readdata [16]));

// Location: LCFF_X37_Y17_N27
cycloneii_lcell_ff \custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre[16] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\custom_counter_component_0|readdata [16]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre [16]));

// Location: LCCOMB_X37_Y18_N18
cycloneii_lcell_comb \cmd_xbar_mux|src_payload~2 (
// Equation(s):
// \cmd_xbar_mux|src_payload~2_combout  = (\cmd_xbar_mux|saved_grant [1] & \cpu_0|d_writedata [2])

	.dataa(vcc),
	.datab(\cmd_xbar_mux|saved_grant [1]),
	.datac(\cpu_0|d_writedata [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\cmd_xbar_mux|src_payload~2_combout ),
	.cout());
// synopsys translate_off
defparam \cmd_xbar_mux|src_payload~2 .lut_mask = 16'hC0C0;
defparam \cmd_xbar_mux|src_payload~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y20_N30
cycloneii_lcell_comb \cmd_xbar_mux|src_payload~4 (
// Equation(s):
// \cmd_xbar_mux|src_payload~4_combout  = (\cpu_0|d_writedata [3] & \cmd_xbar_mux|saved_grant [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\cpu_0|d_writedata [3]),
	.datad(\cmd_xbar_mux|saved_grant [1]),
	.cin(gnd),
	.combout(\cmd_xbar_mux|src_payload~4_combout ),
	.cout());
// synopsys translate_off
defparam \cmd_xbar_mux|src_payload~4 .lut_mask = 16'hF000;
defparam \cmd_xbar_mux|src_payload~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y16_N9
cycloneii_lcell_ff \cpu_0|d_writedata[4] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [4]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|d_writedata [4]));

// Location: LCCOMB_X34_Y16_N8
cycloneii_lcell_comb \cmd_xbar_mux|src_payload~1 (
// Equation(s):
// \cmd_xbar_mux|src_payload~1_combout  = (\cmd_xbar_mux|saved_grant [1] & \cpu_0|d_writedata [4])

	.dataa(\cmd_xbar_mux|saved_grant [1]),
	.datab(vcc),
	.datac(\cpu_0|d_writedata [4]),
	.datad(vcc),
	.cin(gnd),
	.combout(\cmd_xbar_mux|src_payload~1_combout ),
	.cout());
// synopsys translate_off
defparam \cmd_xbar_mux|src_payload~1 .lut_mask = 16'hA0A0;
defparam \cmd_xbar_mux|src_payload~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y20_N25
cycloneii_lcell_ff \cpu_0|d_writedata[5] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [5]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|d_writedata [5]));

// Location: LCCOMB_X46_Y20_N24
cycloneii_lcell_comb \cmd_xbar_mux|src_payload~13 (
// Equation(s):
// \cmd_xbar_mux|src_payload~13_combout  = (\cpu_0|d_writedata [5] & \cmd_xbar_mux|saved_grant [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\cpu_0|d_writedata [5]),
	.datad(\cmd_xbar_mux|saved_grant [1]),
	.cin(gnd),
	.combout(\cmd_xbar_mux|src_payload~13_combout ),
	.cout());
// synopsys translate_off
defparam \cmd_xbar_mux|src_payload~13 .lut_mask = 16'hF000;
defparam \cmd_xbar_mux|src_payload~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N0
cycloneii_lcell_comb \cmd_xbar_mux|src_payload~21 (
// Equation(s):
// \cmd_xbar_mux|src_payload~21_combout  = (\cpu_0|d_writedata [6] & \cmd_xbar_mux|saved_grant [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\cpu_0|d_writedata [6]),
	.datad(\cmd_xbar_mux|saved_grant [1]),
	.cin(gnd),
	.combout(\cmd_xbar_mux|src_payload~21_combout ),
	.cout());
// synopsys translate_off
defparam \cmd_xbar_mux|src_payload~21 .lut_mask = 16'hF000;
defparam \cmd_xbar_mux|src_payload~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N16
cycloneii_lcell_comb \cpu_0|av_ld_byte2_data[5]~5 (
// Equation(s):
// \cpu_0|av_ld_byte2_data[5]~5_combout  = (\cpu_0|av_ld_aligning_data~regout  & ((\cpu_0|av_fill_bit~0_combout ))) # (!\cpu_0|av_ld_aligning_data~regout  & (\rsp_xbar_mux_001|src_data [21]))

	.dataa(\rsp_xbar_mux_001|src_data [21]),
	.datab(\cpu_0|av_ld_aligning_data~regout ),
	.datac(vcc),
	.datad(\cpu_0|av_fill_bit~0_combout ),
	.cin(gnd),
	.combout(\cpu_0|av_ld_byte2_data[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|av_ld_byte2_data[5]~5 .lut_mask = 16'hEE22;
defparam \cpu_0|av_ld_byte2_data[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y17_N1
cycloneii_lcell_ff \cpu_0|R_ctrl_shift_rot (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|D_ctrl_shift_logical~0_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|R_ctrl_shift_rot~regout ));

// Location: LCCOMB_X40_Y18_N0
cycloneii_lcell_comb \cpu_0|W_alu_result[26]~21 (
// Equation(s):
// \cpu_0|W_alu_result[26]~21_combout  = (\cpu_0|R_ctrl_logic~regout ) # (\cpu_0|R_ctrl_shift_rot~regout )

	.dataa(\cpu_0|R_ctrl_logic~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_0|R_ctrl_shift_rot~regout ),
	.cin(gnd),
	.combout(\cpu_0|W_alu_result[26]~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|W_alu_result[26]~21 .lut_mask = 16'hFFAA;
defparam \cpu_0|W_alu_result[26]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N0
cycloneii_lcell_comb \cpu_0|av_ld_byte2_data[7]~7 (
// Equation(s):
// \cpu_0|av_ld_byte2_data[7]~7_combout  = (\cpu_0|av_ld_aligning_data~regout  & ((\cpu_0|av_fill_bit~0_combout ))) # (!\cpu_0|av_ld_aligning_data~regout  & (\rsp_xbar_mux_001|src_payload~19_combout ))

	.dataa(\rsp_xbar_mux_001|src_payload~19_combout ),
	.datab(\cpu_0|av_fill_bit~0_combout ),
	.datac(vcc),
	.datad(\cpu_0|av_ld_aligning_data~regout ),
	.cin(gnd),
	.combout(\cpu_0|av_ld_byte2_data[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|av_ld_byte2_data[7]~7 .lut_mask = 16'hCCAA;
defparam \cpu_0|av_ld_byte2_data[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N6
cycloneii_lcell_comb \cpu_0|av_ld_byte3_data_nxt~16 (
// Equation(s):
// \cpu_0|av_ld_byte3_data_nxt~16_combout  = (\cpu_0_jtag_debug_module_translator|av_readdata_pre [31] & ((\rsp_xbar_demux|src1_valid~combout ) # ((\sram_0|readdata [15] & \rsp_xbar_mux_001|src_payload~12_combout )))) # 
// (!\cpu_0_jtag_debug_module_translator|av_readdata_pre [31] & (\sram_0|readdata [15] & (\rsp_xbar_mux_001|src_payload~12_combout )))

	.dataa(\cpu_0_jtag_debug_module_translator|av_readdata_pre [31]),
	.datab(\sram_0|readdata [15]),
	.datac(\rsp_xbar_mux_001|src_payload~12_combout ),
	.datad(\rsp_xbar_demux|src1_valid~combout ),
	.cin(gnd),
	.combout(\cpu_0|av_ld_byte3_data_nxt~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|av_ld_byte3_data_nxt~16 .lut_mask = 16'hEAC0;
defparam \cpu_0|av_ld_byte3_data_nxt~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N24
cycloneii_lcell_comb \cpu_0|av_ld_byte3_data_nxt~17 (
// Equation(s):
// \cpu_0|av_ld_byte3_data_nxt~17_combout  = (\cpu_0|av_ld_aligning_data~regout  & (\cpu_0|av_fill_bit~0_combout )) # (!\cpu_0|av_ld_aligning_data~regout  & ((\cpu_0|av_ld_byte3_data_nxt~16_combout )))

	.dataa(vcc),
	.datab(\cpu_0|av_fill_bit~0_combout ),
	.datac(\cpu_0|av_ld_byte3_data_nxt~16_combout ),
	.datad(\cpu_0|av_ld_aligning_data~regout ),
	.cin(gnd),
	.combout(\cpu_0|av_ld_byte3_data_nxt~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|av_ld_byte3_data_nxt~17 .lut_mask = 16'hCCF0;
defparam \cpu_0|av_ld_byte3_data_nxt~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y16_N25
cycloneii_lcell_ff \cpu_0|av_ld_byte3_data[7] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|av_ld_byte3_data_nxt~17_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|av_ld_rshift8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|av_ld_byte3_data [7]));

// Location: LCFF_X37_Y16_N1
cycloneii_lcell_ff \cpu_0|av_ld_byte2_data[7] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|av_ld_byte2_data[7]~7_combout ),
	.sdata(\cpu_0|av_ld_byte3_data [7]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\cpu_0|av_ld_rshift8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|av_ld_byte2_data [7]));

// Location: LCCOMB_X37_Y16_N22
cycloneii_lcell_comb \cpu_0|W_rf_wr_data[23]~29 (
// Equation(s):
// \cpu_0|W_rf_wr_data[23]~29_combout  = (\cpu_0|R_ctrl_ld~regout  & (((\cpu_0|av_ld_byte2_data [7])))) # (!\cpu_0|R_ctrl_ld~regout  & (\cpu_0|W_alu_result [23] & ((!\cpu_0|E_alu_result~22_combout ))))

	.dataa(\cpu_0|W_alu_result [23]),
	.datab(\cpu_0|av_ld_byte2_data [7]),
	.datac(\cpu_0|E_alu_result~22_combout ),
	.datad(\cpu_0|R_ctrl_ld~regout ),
	.cin(gnd),
	.combout(\cpu_0|W_rf_wr_data[23]~29_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|W_rf_wr_data[23]~29 .lut_mask = 16'hCC0A;
defparam \cpu_0|W_rf_wr_data[23]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N28
cycloneii_lcell_comb \cpu_0|E_alu_result[24]~52 (
// Equation(s):
// \cpu_0|E_alu_result[24]~52_combout  = (\cpu_0|E_alu_result[24]~38_combout  & (!\cpu_0|R_ctrl_br_cmp~regout  & !\cpu_0|R_ctrl_rdctl_inst~regout ))

	.dataa(\cpu_0|E_alu_result[24]~38_combout ),
	.datab(\cpu_0|R_ctrl_br_cmp~regout ),
	.datac(\cpu_0|R_ctrl_rdctl_inst~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu_0|E_alu_result[24]~52_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_alu_result[24]~52 .lut_mask = 16'h0202;
defparam \cpu_0|E_alu_result[24]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y18_N29
cycloneii_lcell_ff \cpu_0|W_alu_result[24] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|E_alu_result[24]~52_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|W_alu_result [24]));

// Location: LCCOMB_X37_Y16_N8
cycloneii_lcell_comb \cpu_0|W_rf_wr_data[24]~32 (
// Equation(s):
// \cpu_0|W_rf_wr_data[24]~32_combout  = (\cpu_0|R_ctrl_ld~regout  & (\cpu_0|av_ld_byte3_data [0])) # (!\cpu_0|R_ctrl_ld~regout  & (((\cpu_0|W_alu_result [24] & !\cpu_0|E_alu_result~22_combout ))))

	.dataa(\cpu_0|av_ld_byte3_data [0]),
	.datab(\cpu_0|W_alu_result [24]),
	.datac(\cpu_0|E_alu_result~22_combout ),
	.datad(\cpu_0|R_ctrl_ld~regout ),
	.cin(gnd),
	.combout(\cpu_0|W_rf_wr_data[24]~32_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|W_rf_wr_data[24]~32 .lut_mask = 16'hAA0C;
defparam \cpu_0|W_rf_wr_data[24]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N28
cycloneii_lcell_comb \cpu_0|E_alu_result[25]~48 (
// Equation(s):
// \cpu_0|E_alu_result[25]~48_combout  = (\cpu_0|E_alu_result[25]~30_combout  & (!\cpu_0|R_ctrl_br_cmp~regout  & !\cpu_0|R_ctrl_rdctl_inst~regout ))

	.dataa(\cpu_0|E_alu_result[25]~30_combout ),
	.datab(vcc),
	.datac(\cpu_0|R_ctrl_br_cmp~regout ),
	.datad(\cpu_0|R_ctrl_rdctl_inst~regout ),
	.cin(gnd),
	.combout(\cpu_0|E_alu_result[25]~48_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_alu_result[25]~48 .lut_mask = 16'h000A;
defparam \cpu_0|E_alu_result[25]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y18_N29
cycloneii_lcell_ff \cpu_0|W_alu_result[25] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|E_alu_result[25]~48_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|W_alu_result [25]));

// Location: LCCOMB_X36_Y17_N20
cycloneii_lcell_comb \cpu_0|av_ld_byte3_data_nxt~3 (
// Equation(s):
// \cpu_0|av_ld_byte3_data_nxt~3_combout  = (\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout  & (\sram_0|readdata [9] & \rsp_xbar_demux_001|src1_valid~0_combout ))

	.dataa(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout ),
	.datab(vcc),
	.datac(\sram_0|readdata [9]),
	.datad(\rsp_xbar_demux_001|src1_valid~0_combout ),
	.cin(gnd),
	.combout(\cpu_0|av_ld_byte3_data_nxt~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|av_ld_byte3_data_nxt~3 .lut_mask = 16'hA000;
defparam \cpu_0|av_ld_byte3_data_nxt~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N26
cycloneii_lcell_comb \cpu_0|av_ld_byte3_data_nxt~5 (
// Equation(s):
// \cpu_0|av_ld_byte3_data_nxt~5_combout  = (\cpu_0|av_ld_aligning_data~regout  & (((\cpu_0|av_fill_bit~0_combout )))) # (!\cpu_0|av_ld_aligning_data~regout  & ((\cpu_0|av_ld_byte3_data_nxt~4_combout ) # ((\cpu_0|av_ld_byte3_data_nxt~3_combout ))))

	.dataa(\cpu_0|av_ld_byte3_data_nxt~4_combout ),
	.datab(\cpu_0|av_ld_byte3_data_nxt~3_combout ),
	.datac(\cpu_0|av_fill_bit~0_combout ),
	.datad(\cpu_0|av_ld_aligning_data~regout ),
	.cin(gnd),
	.combout(\cpu_0|av_ld_byte3_data_nxt~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|av_ld_byte3_data_nxt~5 .lut_mask = 16'hF0EE;
defparam \cpu_0|av_ld_byte3_data_nxt~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y16_N27
cycloneii_lcell_ff \cpu_0|av_ld_byte3_data[1] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|av_ld_byte3_data_nxt~5_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|av_ld_rshift8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|av_ld_byte3_data [1]));

// Location: LCCOMB_X37_Y16_N14
cycloneii_lcell_comb \cpu_0|W_rf_wr_data[25]~28 (
// Equation(s):
// \cpu_0|W_rf_wr_data[25]~28_combout  = (\cpu_0|R_ctrl_ld~regout  & (((\cpu_0|av_ld_byte3_data [1])))) # (!\cpu_0|R_ctrl_ld~regout  & (\cpu_0|W_alu_result [25] & (!\cpu_0|E_alu_result~22_combout )))

	.dataa(\cpu_0|R_ctrl_ld~regout ),
	.datab(\cpu_0|W_alu_result [25]),
	.datac(\cpu_0|E_alu_result~22_combout ),
	.datad(\cpu_0|av_ld_byte3_data [1]),
	.cin(gnd),
	.combout(\cpu_0|W_rf_wr_data[25]~28_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|W_rf_wr_data[25]~28 .lut_mask = 16'hAE04;
defparam \cpu_0|W_rf_wr_data[25]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N4
cycloneii_lcell_comb \cpu_0|W_rf_wr_data[28]~25 (
// Equation(s):
// \cpu_0|W_rf_wr_data[28]~25_combout  = (\cpu_0|R_ctrl_ld~regout  & (((\cpu_0|av_ld_byte3_data [4])))) # (!\cpu_0|R_ctrl_ld~regout  & (\cpu_0|W_alu_result [28] & ((!\cpu_0|E_alu_result~22_combout ))))

	.dataa(\cpu_0|W_alu_result [28]),
	.datab(\cpu_0|av_ld_byte3_data [4]),
	.datac(\cpu_0|E_alu_result~22_combout ),
	.datad(\cpu_0|R_ctrl_ld~regout ),
	.cin(gnd),
	.combout(\cpu_0|W_rf_wr_data[28]~25_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|W_rf_wr_data[28]~25 .lut_mask = 16'hCC0A;
defparam \cpu_0|W_rf_wr_data[28]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N30
cycloneii_lcell_comb \cpu_0|W_rf_wr_data[29]~35 (
// Equation(s):
// \cpu_0|W_rf_wr_data[29]~35_combout  = (\cpu_0|R_ctrl_ld~regout  & (((\cpu_0|av_ld_byte3_data [5])))) # (!\cpu_0|R_ctrl_ld~regout  & (\cpu_0|W_alu_result [29] & ((!\cpu_0|E_alu_result~22_combout ))))

	.dataa(\cpu_0|W_alu_result [29]),
	.datab(\cpu_0|R_ctrl_ld~regout ),
	.datac(\cpu_0|av_ld_byte3_data [5]),
	.datad(\cpu_0|E_alu_result~22_combout ),
	.cin(gnd),
	.combout(\cpu_0|W_rf_wr_data[29]~35_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|W_rf_wr_data[29]~35 .lut_mask = 16'hC0E2;
defparam \cpu_0|W_rf_wr_data[29]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N0
cycloneii_lcell_comb \cpu_0|W_rf_wr_data[30]~34 (
// Equation(s):
// \cpu_0|W_rf_wr_data[30]~34_combout  = (\cpu_0|R_ctrl_ld~regout  & (((\cpu_0|av_ld_byte3_data [6])))) # (!\cpu_0|R_ctrl_ld~regout  & (\cpu_0|W_alu_result [30] & ((!\cpu_0|E_alu_result~22_combout ))))

	.dataa(\cpu_0|W_alu_result [30]),
	.datab(\cpu_0|av_ld_byte3_data [6]),
	.datac(\cpu_0|E_alu_result~22_combout ),
	.datad(\cpu_0|R_ctrl_ld~regout ),
	.cin(gnd),
	.combout(\cpu_0|W_rf_wr_data[30]~34_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|W_rf_wr_data[30]~34 .lut_mask = 16'hCC0A;
defparam \cpu_0|W_rf_wr_data[30]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y19_N28
cycloneii_lcell_comb \cpu_0|R_src1[30]~39 (
// Equation(s):
// \cpu_0|R_src1[30]~39_combout  = (\cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b [30] & (!\cpu_0|R_src1~27_combout  & ((!\cpu_0|R_ctrl_jmp_direct~regout ) # (!\cpu_0|E_valid~regout ))))

	.dataa(\cpu_0|E_valid~regout ),
	.datab(\cpu_0|R_ctrl_jmp_direct~regout ),
	.datac(\cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b [30]),
	.datad(\cpu_0|R_src1~27_combout ),
	.cin(gnd),
	.combout(\cpu_0|R_src1[30]~39_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|R_src1[30]~39 .lut_mask = 16'h0070;
defparam \cpu_0|R_src1[30]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y19_N29
cycloneii_lcell_ff \cpu_0|E_src1[30] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|R_src1[30]~39_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|E_src1 [30]));

// Location: LCCOMB_X48_Y19_N22
cycloneii_lcell_comb \cpu_0|R_src1[29]~40 (
// Equation(s):
// \cpu_0|R_src1[29]~40_combout  = (!\cpu_0|R_src1~27_combout  & (\cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b [29] & ((!\cpu_0|R_ctrl_jmp_direct~regout ) # (!\cpu_0|E_valid~regout ))))

	.dataa(\cpu_0|E_valid~regout ),
	.datab(\cpu_0|R_src1~27_combout ),
	.datac(\cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b [29]),
	.datad(\cpu_0|R_ctrl_jmp_direct~regout ),
	.cin(gnd),
	.combout(\cpu_0|R_src1[29]~40_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|R_src1[29]~40 .lut_mask = 16'h1030;
defparam \cpu_0|R_src1[29]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y19_N23
cycloneii_lcell_ff \cpu_0|E_src1[29] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|R_src1[29]~40_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|E_src1 [29]));

// Location: LCCOMB_X48_Y19_N2
cycloneii_lcell_comb \cpu_0|R_src1[28]~30 (
// Equation(s):
// \cpu_0|R_src1[28]~30_combout  = (!\cpu_0|R_src1~27_combout  & (\cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b [28] & ((!\cpu_0|R_ctrl_jmp_direct~regout ) # (!\cpu_0|E_valid~regout ))))

	.dataa(\cpu_0|E_valid~regout ),
	.datab(\cpu_0|R_src1~27_combout ),
	.datac(\cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b [28]),
	.datad(\cpu_0|R_ctrl_jmp_direct~regout ),
	.cin(gnd),
	.combout(\cpu_0|R_src1[28]~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|R_src1[28]~30 .lut_mask = 16'h1030;
defparam \cpu_0|R_src1[28]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y19_N3
cycloneii_lcell_ff \cpu_0|E_src1[28] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|R_src1[28]~30_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|E_src1 [28]));

// Location: LCCOMB_X48_Y19_N12
cycloneii_lcell_comb \cpu_0|R_src1[27]~31 (
// Equation(s):
// \cpu_0|R_src1[27]~31_combout  = (!\cpu_0|R_src1~27_combout  & (\cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b [27] & ((!\cpu_0|R_ctrl_jmp_direct~regout ) # (!\cpu_0|E_valid~regout ))))

	.dataa(\cpu_0|E_valid~regout ),
	.datab(\cpu_0|R_src1~27_combout ),
	.datac(\cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b [27]),
	.datad(\cpu_0|R_ctrl_jmp_direct~regout ),
	.cin(gnd),
	.combout(\cpu_0|R_src1[27]~31_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|R_src1[27]~31 .lut_mask = 16'h1030;
defparam \cpu_0|R_src1[27]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y19_N13
cycloneii_lcell_ff \cpu_0|E_src1[27] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|R_src1[27]~31_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|E_src1 [27]));

// Location: LCCOMB_X46_Y18_N16
cycloneii_lcell_comb \cpu_0|E_src2[25]~8 (
// Equation(s):
// \cpu_0|E_src2[25]~8_combout  = (\cpu_0|R_src2_use_imm~regout  & (\cpu_0|D_iw [21])) # (!\cpu_0|R_src2_use_imm~regout  & ((\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [25])))

	.dataa(\cpu_0|D_iw [21]),
	.datab(\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [25]),
	.datac(vcc),
	.datad(\cpu_0|R_src2_use_imm~regout ),
	.cin(gnd),
	.combout(\cpu_0|E_src2[25]~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_src2[25]~8 .lut_mask = 16'hAACC;
defparam \cpu_0|E_src2[25]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y17_N10
cycloneii_lcell_comb \cpu_0|Equal2~13 (
// Equation(s):
// \cpu_0|Equal2~13_combout  = (\cpu_0|D_iw [2] & (!\cpu_0|D_iw [5] & \cpu_0|Equal2~4_combout ))

	.dataa(\cpu_0|D_iw [2]),
	.datab(vcc),
	.datac(\cpu_0|D_iw [5]),
	.datad(\cpu_0|Equal2~4_combout ),
	.cin(gnd),
	.combout(\cpu_0|Equal2~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|Equal2~13 .lut_mask = 16'h0A00;
defparam \cpu_0|Equal2~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N30
cycloneii_lcell_comb \cpu_0|D_ctrl_unsigned_lo_imm16~1 (
// Equation(s):
// \cpu_0|D_ctrl_unsigned_lo_imm16~1_combout  = (\cpu_0|D_ctrl_unsigned_lo_imm16~0_combout ) # ((\cpu_0|Equal2~13_combout ) # ((\cpu_0|D_ctrl_shift_logical~0_combout  & !\cpu_0|D_iw [11])))

	.dataa(\cpu_0|D_ctrl_unsigned_lo_imm16~0_combout ),
	.datab(\cpu_0|D_ctrl_shift_logical~0_combout ),
	.datac(\cpu_0|Equal2~13_combout ),
	.datad(\cpu_0|D_iw [11]),
	.cin(gnd),
	.combout(\cpu_0|D_ctrl_unsigned_lo_imm16~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|D_ctrl_unsigned_lo_imm16~1 .lut_mask = 16'hFAFE;
defparam \cpu_0|D_ctrl_unsigned_lo_imm16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y20_N31
cycloneii_lcell_ff \cpu_0|R_ctrl_unsigned_lo_imm16 (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|D_ctrl_unsigned_lo_imm16~1_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|R_ctrl_unsigned_lo_imm16~regout ));

// Location: LCCOMB_X44_Y20_N16
cycloneii_lcell_comb \cpu_0|R_src2_hi~0 (
// Equation(s):
// \cpu_0|R_src2_hi~0_combout  = (\cpu_0|R_ctrl_unsigned_lo_imm16~regout ) # (\cpu_0|R_ctrl_force_src2_zero~regout )

	.dataa(vcc),
	.datab(\cpu_0|R_ctrl_unsigned_lo_imm16~regout ),
	.datac(vcc),
	.datad(\cpu_0|R_ctrl_force_src2_zero~regout ),
	.cin(gnd),
	.combout(\cpu_0|R_src2_hi~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|R_src2_hi~0 .lut_mask = 16'hFFCC;
defparam \cpu_0|R_src2_hi~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y18_N17
cycloneii_lcell_ff \cpu_0|E_src2[25] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|E_src2[25]~8_combout ),
	.sdata(\cpu_0|D_iw [15]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(\cpu_0|R_src2_hi~0_combout ),
	.sload(\cpu_0|R_ctrl_hi_imm16~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|E_src2 [25]));

// Location: LCCOMB_X48_Y19_N8
cycloneii_lcell_comb \cpu_0|R_src1[24]~37 (
// Equation(s):
// \cpu_0|R_src1[24]~37_combout  = (!\cpu_0|R_src1~27_combout  & (\cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b [24] & ((!\cpu_0|R_ctrl_jmp_direct~regout ) # (!\cpu_0|E_valid~regout ))))

	.dataa(\cpu_0|E_valid~regout ),
	.datab(\cpu_0|R_src1~27_combout ),
	.datac(\cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b [24]),
	.datad(\cpu_0|R_ctrl_jmp_direct~regout ),
	.cin(gnd),
	.combout(\cpu_0|R_src1[24]~37_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|R_src1[24]~37 .lut_mask = 16'h1030;
defparam \cpu_0|R_src1[24]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y19_N9
cycloneii_lcell_ff \cpu_0|E_src1[24] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|R_src1[24]~37_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|E_src1 [24]));

// Location: LCCOMB_X42_Y21_N0
cycloneii_lcell_comb \cpu_0|E_shift_rot_cnt[0]~5 (
// Equation(s):
// \cpu_0|E_shift_rot_cnt[0]~5_combout  = \cpu_0|E_shift_rot_cnt [0] $ (VCC)
// \cpu_0|E_shift_rot_cnt[0]~6  = CARRY(\cpu_0|E_shift_rot_cnt [0])

	.dataa(vcc),
	.datab(\cpu_0|E_shift_rot_cnt [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu_0|E_shift_rot_cnt[0]~5_combout ),
	.cout(\cpu_0|E_shift_rot_cnt[0]~6 ));
// synopsys translate_off
defparam \cpu_0|E_shift_rot_cnt[0]~5 .lut_mask = 16'h33CC;
defparam \cpu_0|E_shift_rot_cnt[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N6
cycloneii_lcell_comb \cpu_0|R_src2_lo[0]~6 (
// Equation(s):
// \cpu_0|R_src2_lo[0]~6_combout  = (!\cpu_0|R_src2_lo~0_combout  & ((\cpu_0|R_src2_use_imm~regout  & ((\cpu_0|D_iw [6]))) # (!\cpu_0|R_src2_use_imm~regout  & (\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [0]))))

	.dataa(\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [0]),
	.datab(\cpu_0|R_src2_use_imm~regout ),
	.datac(\cpu_0|R_src2_lo~0_combout ),
	.datad(\cpu_0|D_iw [6]),
	.cin(gnd),
	.combout(\cpu_0|R_src2_lo[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|R_src2_lo[0]~6 .lut_mask = 16'h0E02;
defparam \cpu_0|R_src2_lo[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y20_N7
cycloneii_lcell_ff \cpu_0|E_src2[0] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|R_src2_lo[0]~6_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|E_src2 [0]));

// Location: LCFF_X38_Y17_N11
cycloneii_lcell_ff \cpu_0|E_new_inst (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|R_valid~regout ),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|E_new_inst~regout ));

// Location: LCFF_X42_Y21_N1
cycloneii_lcell_ff \cpu_0|E_shift_rot_cnt[0] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|E_shift_rot_cnt[0]~5_combout ),
	.sdata(\cpu_0|E_src2 [0]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\cpu_0|E_new_inst~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|E_shift_rot_cnt [0]));

// Location: LCCOMB_X42_Y21_N2
cycloneii_lcell_comb \cpu_0|E_shift_rot_cnt[1]~7 (
// Equation(s):
// \cpu_0|E_shift_rot_cnt[1]~7_combout  = (\cpu_0|E_shift_rot_cnt [1] & (\cpu_0|E_shift_rot_cnt[0]~6  & VCC)) # (!\cpu_0|E_shift_rot_cnt [1] & (!\cpu_0|E_shift_rot_cnt[0]~6 ))
// \cpu_0|E_shift_rot_cnt[1]~8  = CARRY((!\cpu_0|E_shift_rot_cnt [1] & !\cpu_0|E_shift_rot_cnt[0]~6 ))

	.dataa(vcc),
	.datab(\cpu_0|E_shift_rot_cnt [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu_0|E_shift_rot_cnt[0]~6 ),
	.combout(\cpu_0|E_shift_rot_cnt[1]~7_combout ),
	.cout(\cpu_0|E_shift_rot_cnt[1]~8 ));
// synopsys translate_off
defparam \cpu_0|E_shift_rot_cnt[1]~7 .lut_mask = 16'hC303;
defparam \cpu_0|E_shift_rot_cnt[1]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y20_N18
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[10]~25 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[10]~25_combout  = \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[9]~24  $ 
// (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg [10])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg [10]),
	.cin(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[9]~24 ),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[10]~25_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[10]~25 .lut_mask = 16'hF00F;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[10]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y21_N28
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|Equal0~1 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|Equal0~1_combout  = (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg [4] & 
// (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg [2] & !\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg [3]))

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg [4]),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg [2]),
	.datac(vcc),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg [3]),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|Equal0~1 .lut_mask = 16'h0011;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y20_N7
cycloneii_lcell_ff \cpu_0|d_writedata[15] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|d_writedata[31]~7_combout ),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|d_writedata [15]));

// Location: LCCOMB_X46_Y20_N6
cycloneii_lcell_comb \cmd_xbar_mux|src_payload~16 (
// Equation(s):
// \cmd_xbar_mux|src_payload~16_combout  = (\cpu_0|d_writedata [15] & \cmd_xbar_mux|saved_grant [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\cpu_0|d_writedata [15]),
	.datad(\cmd_xbar_mux|saved_grant [1]),
	.cin(gnd),
	.combout(\cmd_xbar_mux|src_payload~16_combout ),
	.cout());
// synopsys translate_off
defparam \cmd_xbar_mux|src_payload~16 .lut_mask = 16'hF000;
defparam \cmd_xbar_mux|src_payload~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N28
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[12]~feeder (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[12]~feeder_combout  = 
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [12]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [12]),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[12]~feeder .lut_mask = 16'hFF00;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y22_N29
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[12] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[12]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [12]));

// Location: LCCOMB_X50_Y21_N6
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~16 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~16_combout  = (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [17] & 
// (((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [36]) # 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [37])) # 
// (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout )))

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [17]),
	.datac(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [36]),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [37]),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~16 .lut_mask = 16'hCCC4;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y21_N7
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg[17] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg [17]));

// Location: LCCOMB_X48_Y22_N4
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~53 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~53_combout  = (\auto_hub|irf_reg[1][1]~regout  & 
// ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg [17]))) # (!\auto_hub|irf_reg[1][1]~regout  & (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg [17]))

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg [17]),
	.datab(vcc),
	.datac(\auto_hub|irf_reg[1][1]~regout ),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg [17]),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~53_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~53 .lut_mask = 16'hFA0A;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y20_N7
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[19] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [19]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [19]));

// Location: LCCOMB_X49_Y22_N10
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~7 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~7_combout  = (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [19] & 
// ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [36]) # 
// ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [37]) # 
// (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ))))

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [36]),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [19]),
	.datac(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [37]),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~7 .lut_mask = 16'hCC8C;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y22_N11
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg[19] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg [19]));

// Location: LCCOMB_X51_Y21_N10
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|cfgdout[19]~0 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|cfgdout[19]~0_combout  = (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg [3]) # 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg [4] $ (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg [2]))

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg [4]),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg [2]),
	.datac(vcc),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg [3]),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|cfgdout[19]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|cfgdout[19]~0 .lut_mask = 16'hFF66;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|cfgdout[19]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N6
cycloneii_lcell_comb \cmd_xbar_mux|src_payload~15 (
// Equation(s):
// \cmd_xbar_mux|src_payload~15_combout  = (\cmd_xbar_mux|saved_grant [1] & \cpu_0|d_writedata [16])

	.dataa(vcc),
	.datab(vcc),
	.datac(\cmd_xbar_mux|saved_grant [1]),
	.datad(\cpu_0|d_writedata [16]),
	.cin(gnd),
	.combout(\cmd_xbar_mux|src_payload~15_combout ),
	.cout());
// synopsys translate_off
defparam \cmd_xbar_mux|src_payload~15 .lut_mask = 16'hF000;
defparam \cmd_xbar_mux|src_payload~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N30
cycloneii_lcell_comb \cmd_xbar_mux|src_payload~26 (
// Equation(s):
// \cmd_xbar_mux|src_payload~26_combout  = (\cpu_0|d_writedata [17] & \cmd_xbar_mux|saved_grant [1])

	.dataa(\cpu_0|d_writedata [17]),
	.datab(vcc),
	.datac(\cmd_xbar_mux|saved_grant [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\cmd_xbar_mux|src_payload~26_combout ),
	.cout());
// synopsys translate_off
defparam \cmd_xbar_mux|src_payload~26 .lut_mask = 16'hA0A0;
defparam \cmd_xbar_mux|src_payload~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y18_N18
cycloneii_lcell_comb \cpu_0|E_st_data[18]~2 (
// Equation(s):
// \cpu_0|E_st_data[18]~2_combout  = (\cpu_0|D_iw [4] & (\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [18])) # (!\cpu_0|D_iw [4] & ((\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [2])))

	.dataa(\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [18]),
	.datab(vcc),
	.datac(\cpu_0|D_iw [4]),
	.datad(\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [2]),
	.cin(gnd),
	.combout(\cpu_0|E_st_data[18]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_st_data[18]~2 .lut_mask = 16'hAFA0;
defparam \cpu_0|E_st_data[18]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y18_N19
cycloneii_lcell_ff \cpu_0|d_writedata[18] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|E_st_data[18]~2_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|d_writedata [18]));

// Location: LCCOMB_X45_Y16_N14
cycloneii_lcell_comb \cmd_xbar_mux|src_payload~25 (
// Equation(s):
// \cmd_xbar_mux|src_payload~25_combout  = (\cmd_xbar_mux|saved_grant [1] & \cpu_0|d_writedata [18])

	.dataa(\cmd_xbar_mux|saved_grant [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_0|d_writedata [18]),
	.cin(gnd),
	.combout(\cmd_xbar_mux|src_payload~25_combout ),
	.cout());
// synopsys translate_off
defparam \cmd_xbar_mux|src_payload~25 .lut_mask = 16'hAA00;
defparam \cmd_xbar_mux|src_payload~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y18_N4
cycloneii_lcell_comb \cpu_0|E_st_data[19]~3 (
// Equation(s):
// \cpu_0|E_st_data[19]~3_combout  = (\cpu_0|D_iw [4] & (\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [19])) # (!\cpu_0|D_iw [4] & ((\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [3])))

	.dataa(\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [19]),
	.datab(\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [3]),
	.datac(\cpu_0|D_iw [4]),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu_0|E_st_data[19]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_st_data[19]~3 .lut_mask = 16'hACAC;
defparam \cpu_0|E_st_data[19]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y18_N5
cycloneii_lcell_ff \cpu_0|d_writedata[19] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|E_st_data[19]~3_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|d_writedata [19]));

// Location: LCCOMB_X36_Y21_N4
cycloneii_lcell_comb \cmd_xbar_mux|src_payload~24 (
// Equation(s):
// \cmd_xbar_mux|src_payload~24_combout  = (\cmd_xbar_mux|saved_grant [1] & \cpu_0|d_writedata [19])

	.dataa(vcc),
	.datab(vcc),
	.datac(\cmd_xbar_mux|saved_grant [1]),
	.datad(\cpu_0|d_writedata [19]),
	.cin(gnd),
	.combout(\cmd_xbar_mux|src_payload~24_combout ),
	.cout());
// synopsys translate_off
defparam \cmd_xbar_mux|src_payload~24 .lut_mask = 16'hF000;
defparam \cmd_xbar_mux|src_payload~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y18_N22
cycloneii_lcell_comb \cpu_0|E_st_data[20]~4 (
// Equation(s):
// \cpu_0|E_st_data[20]~4_combout  = (\cpu_0|D_iw [4] & ((\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [20]))) # (!\cpu_0|D_iw [4] & (\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [4]))

	.dataa(\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [4]),
	.datab(vcc),
	.datac(\cpu_0|D_iw [4]),
	.datad(\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [20]),
	.cin(gnd),
	.combout(\cpu_0|E_st_data[20]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_st_data[20]~4 .lut_mask = 16'hFA0A;
defparam \cpu_0|E_st_data[20]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y18_N23
cycloneii_lcell_ff \cpu_0|d_writedata[20] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|E_st_data[20]~4_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|d_writedata [20]));

// Location: LCCOMB_X36_Y21_N10
cycloneii_lcell_comb \cmd_xbar_mux|src_payload~23 (
// Equation(s):
// \cmd_xbar_mux|src_payload~23_combout  = (\cmd_xbar_mux|saved_grant [1] & \cpu_0|d_writedata [20])

	.dataa(vcc),
	.datab(vcc),
	.datac(\cmd_xbar_mux|saved_grant [1]),
	.datad(\cpu_0|d_writedata [20]),
	.cin(gnd),
	.combout(\cmd_xbar_mux|src_payload~23_combout ),
	.cout());
// synopsys translate_off
defparam \cmd_xbar_mux|src_payload~23 .lut_mask = 16'hF000;
defparam \cmd_xbar_mux|src_payload~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y18_N10
cycloneii_lcell_comb \cpu_0|E_st_data[21]~5 (
// Equation(s):
// \cpu_0|E_st_data[21]~5_combout  = (\cpu_0|D_iw [4] & (\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [21])) # (!\cpu_0|D_iw [4] & ((\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [5])))

	.dataa(vcc),
	.datab(\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [21]),
	.datac(\cpu_0|D_iw [4]),
	.datad(\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [5]),
	.cin(gnd),
	.combout(\cpu_0|E_st_data[21]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_st_data[21]~5 .lut_mask = 16'hCFC0;
defparam \cpu_0|E_st_data[21]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y18_N11
cycloneii_lcell_ff \cpu_0|d_writedata[21] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|E_st_data[21]~5_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|d_writedata [21]));

// Location: LCCOMB_X36_Y21_N8
cycloneii_lcell_comb \cmd_xbar_mux|src_payload~22 (
// Equation(s):
// \cmd_xbar_mux|src_payload~22_combout  = (\cmd_xbar_mux|saved_grant [1] & \cpu_0|d_writedata [21])

	.dataa(vcc),
	.datab(vcc),
	.datac(\cmd_xbar_mux|saved_grant [1]),
	.datad(\cpu_0|d_writedata [21]),
	.cin(gnd),
	.combout(\cmd_xbar_mux|src_payload~22_combout ),
	.cout());
// synopsys translate_off
defparam \cmd_xbar_mux|src_payload~22 .lut_mask = 16'hF000;
defparam \cmd_xbar_mux|src_payload~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y18_N12
cycloneii_lcell_comb \cpu_0|E_st_data[22]~6 (
// Equation(s):
// \cpu_0|E_st_data[22]~6_combout  = (\cpu_0|D_iw [4] & (\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [22])) # (!\cpu_0|D_iw [4] & ((\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [6])))

	.dataa(vcc),
	.datab(\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [22]),
	.datac(\cpu_0|D_iw [4]),
	.datad(\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [6]),
	.cin(gnd),
	.combout(\cpu_0|E_st_data[22]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_st_data[22]~6 .lut_mask = 16'hCFC0;
defparam \cpu_0|E_st_data[22]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y18_N13
cycloneii_lcell_ff \cpu_0|d_writedata[22] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|E_st_data[22]~6_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|d_writedata [22]));

// Location: LCCOMB_X36_Y21_N2
cycloneii_lcell_comb \cmd_xbar_mux|src_payload~5 (
// Equation(s):
// \cmd_xbar_mux|src_payload~5_combout  = (\cmd_xbar_mux|saved_grant [1] & \cpu_0|d_writedata [22])

	.dataa(vcc),
	.datab(vcc),
	.datac(\cmd_xbar_mux|saved_grant [1]),
	.datad(\cpu_0|d_writedata [22]),
	.cin(gnd),
	.combout(\cmd_xbar_mux|src_payload~5_combout ),
	.cout());
// synopsys translate_off
defparam \cmd_xbar_mux|src_payload~5 .lut_mask = 16'hF000;
defparam \cmd_xbar_mux|src_payload~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y18_N14
cycloneii_lcell_comb \cpu_0|E_st_data[23]~7 (
// Equation(s):
// \cpu_0|E_st_data[23]~7_combout  = (\cpu_0|D_iw [4] & ((\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [23]))) # (!\cpu_0|D_iw [4] & (\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [7]))

	.dataa(\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [7]),
	.datab(\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [23]),
	.datac(\cpu_0|D_iw [4]),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu_0|E_st_data[23]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_st_data[23]~7 .lut_mask = 16'hCACA;
defparam \cpu_0|E_st_data[23]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y18_N15
cycloneii_lcell_ff \cpu_0|d_writedata[23] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|E_st_data[23]~7_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|d_writedata [23]));

// Location: LCCOMB_X36_Y21_N28
cycloneii_lcell_comb \cmd_xbar_mux|src_payload~6 (
// Equation(s):
// \cmd_xbar_mux|src_payload~6_combout  = (\cmd_xbar_mux|saved_grant [1] & \cpu_0|d_writedata [23])

	.dataa(vcc),
	.datab(vcc),
	.datac(\cmd_xbar_mux|saved_grant [1]),
	.datad(\cpu_0|d_writedata [23]),
	.cin(gnd),
	.combout(\cmd_xbar_mux|src_payload~6_combout ),
	.cout());
// synopsys translate_off
defparam \cmd_xbar_mux|src_payload~6 .lut_mask = 16'hF000;
defparam \cmd_xbar_mux|src_payload~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y21_N28
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[20]~feeder (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[20]~feeder_combout  = 
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [20]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [20]),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[20]~feeder .lut_mask = 16'hFF00;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y21_N29
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[20] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[20]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [20]));

// Location: LCCOMB_X49_Y21_N0
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~32 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~32_combout  = 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~31_combout  & 
// (((!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout  & 
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [24])) # 
// (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~19_combout ))) # 
// (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~31_combout  & 
// (((!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout  & 
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [24]))))

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~31_combout ),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~19_combout ),
	.datac(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [24]),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~32_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~32 .lut_mask = 16'h2F22;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y21_N1
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[23] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~32_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[18]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [23]));

// Location: LCCOMB_X49_Y20_N4
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[23]~feeder (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[23]~feeder_combout  = 
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [23]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [23]),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[23]~feeder .lut_mask = 16'hFF00;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y20_N5
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[23] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[23]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [23]));

// Location: LCCOMB_X40_Y20_N14
cycloneii_lcell_comb \cpu_0|E_mem_byte_en[2]~5 (
// Equation(s):
// \cpu_0|E_mem_byte_en[2]~5_combout  = (\cpu_0|D_iw [4]) # ((\cpu_0|E_arith_result[1]~6_combout  & ((\cpu_0|D_iw [3]) # (!\cpu_0|E_arith_result[0]~5_combout ))))

	.dataa(\cpu_0|E_arith_result[0]~5_combout ),
	.datab(\cpu_0|D_iw [3]),
	.datac(\cpu_0|E_arith_result[1]~6_combout ),
	.datad(\cpu_0|D_iw [4]),
	.cin(gnd),
	.combout(\cpu_0|E_mem_byte_en[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_mem_byte_en[2]~5 .lut_mask = 16'hFFD0;
defparam \cpu_0|E_mem_byte_en[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y20_N15
cycloneii_lcell_ff \cpu_0|d_byteenable[2] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|E_mem_byte_en[2]~5_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|d_byteenable [2]));

// Location: LCCOMB_X45_Y16_N0
cycloneii_lcell_comb \cmd_xbar_mux|src_data[34] (
// Equation(s):
// \cmd_xbar_mux|src_data [34] = (\cmd_xbar_mux|saved_grant [0]) # ((\cmd_xbar_mux|saved_grant [1] & \cpu_0|d_byteenable [2]))

	.dataa(\cmd_xbar_mux|saved_grant [1]),
	.datab(\cpu_0|d_byteenable [2]),
	.datac(\cmd_xbar_mux|saved_grant [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\cmd_xbar_mux|src_data [34]),
	.cout());
// synopsys translate_off
defparam \cmd_xbar_mux|src_data[34] .lut_mask = 16'hF8F8;
defparam \cmd_xbar_mux|src_data[34] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y20_N28
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~15 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~15_combout  = 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout  & 
// (((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [26])))) # 
// (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout  & (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg 
// [10] & ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [23]))))

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg [10]),
	.datac(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [26]),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [23]),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~15 .lut_mask = 16'hB1A0;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y21_N14
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonRd~1 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonRd~1_combout  = (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonRd~regout  & 
// (((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonRd~0_combout ) # 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout )))) # 
// (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonRd~regout  & 
// (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout  & 
// ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout ))))

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonRd~0_combout ),
	.datac(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonRd~regout ),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout ),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonRd~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonRd~1 .lut_mask = 16'hF5C0;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonRd~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y21_N15
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonRd (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonRd~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonRd~regout ));

// Location: LCFF_X48_Y21_N1
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonRd1 (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonRd~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonRd1~regout ));

// Location: LCCOMB_X48_Y21_N0
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[0]~10 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[0]~10_combout  = 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout  & 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [35])) # 
// (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout  & 
// ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonRd1~regout )))

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [35]),
	.datab(vcc),
	.datac(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonRd1~regout ),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout ),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[0]~10 .lut_mask = 16'hAAF0;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y20_N29
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[23] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg [23]));

// Location: LCCOMB_X51_Y20_N0
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~14 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~14_combout  = 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout  & 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [25])) # 
// (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout  & 
// (((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [22] & !\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg 
// [10]))))

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [25]),
	.datac(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [22]),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg [10]),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~14 .lut_mask = 16'h88D8;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y20_N1
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[22] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg [22]));

// Location: LCCOMB_X49_Y20_N14
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~28 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~28_combout  = 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout  & 
// (((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [23])))) # 
// (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout  & (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg 
// [10] & ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [20]))))

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg [10]),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [23]),
	.datac(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [20]),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~28_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~28 .lut_mask = 16'hCC50;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y20_N15
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[20] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~28_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg [20]));

// Location: LCCOMB_X51_Y21_N0
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[18]~8 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[18]~8_combout  = (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg [10] & 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|Equal0~2_combout )) # (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg [10] & 
// ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [18])))

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|Equal0~2_combout ),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg [10]),
	.datac(vcc),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [18]),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[18]~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[18]~8 .lut_mask = 16'hBB88;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[18]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y22_N24
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~6 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~6_combout  = (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [20] & 
// ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [37]) # 
// ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [36]) # 
// (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ))))

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [20]),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [37]),
	.datac(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [36]),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~6 .lut_mask = 16'hAA8A;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y22_N25
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg[20] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg [20]));

// Location: LCCOMB_X48_Y22_N20
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~33 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~33_combout  = (\auto_hub|irf_reg[1][1]~regout  & 
// ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg [20]))) # (!\auto_hub|irf_reg[1][1]~regout  & (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg [20]))

	.dataa(vcc),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg [20]),
	.datac(\auto_hub|irf_reg[1][1]~regout ),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg [20]),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~33_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~33 .lut_mask = 16'hFC0C;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y22_N26
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~34 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~34_combout  = 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [22] & 
// (((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~33_combout  & 
// !\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~19_combout )) # 
// (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ))) # 
// (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [22] & 
// (((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~33_combout  & 
// !\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~19_combout ))))

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [22]),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.datac(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~33_combout ),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~19_combout ),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~34_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~34 .lut_mask = 16'h22F2;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y22_N27
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[21] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~34_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[18]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [21]));

// Location: LCFF_X48_Y21_N11
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[21] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [21]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [21]));

// Location: LCFF_X51_Y21_N1
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[18] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[18]~8_combout ),
	.sdata(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [21]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.ena(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg [18]));

// Location: LCCOMB_X49_Y20_N16
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~29 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~29_combout  = 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout  & 
// (((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [20])))) # 
// (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout  & (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg 
// [10] & ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [17]))))

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg [10]),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [20]),
	.datac(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [17]),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~29_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~29 .lut_mask = 16'hCC50;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y20_N17
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[17] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~29_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg [17]));

// Location: LCCOMB_X53_Y21_N26
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[19]~7 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[19]~7_combout  = (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg [10] & 
// (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|cfgdout[19]~0_combout )) # (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg [10] & 
// ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [19])))

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg [10]),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|cfgdout[19]~0_combout ),
	.datac(vcc),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [19]),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[19]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[19]~7 .lut_mask = 16'h7722;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[19]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y21_N12
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[19]~21 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[19]~21_combout  = 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout ) # 
// ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonRd1~regout  & 
// !\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout ))

	.dataa(vcc),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonRd1~regout ),
	.datac(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout ),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[19]~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[19]~21 .lut_mask = 16'hF0FC;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[19]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y21_N27
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[19] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[19]~7_combout ),
	.sdata(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [22]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.ena(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[19]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg [19]));

// Location: LCCOMB_X48_Y22_N14
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~35 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~35_combout  = (\auto_hub|irf_reg[1][1]~regout  & 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg [19])) # (!\auto_hub|irf_reg[1][1]~regout  & ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg [19])))

	.dataa(vcc),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg [19]),
	.datac(\auto_hub|irf_reg[1][1]~regout ),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg [19]),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~35_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~35 .lut_mask = 16'hCFC0;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y22_N28
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~36 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~36_combout  = 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [21] & 
// (((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~35_combout  & 
// !\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~19_combout )) # 
// (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ))) # 
// (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [21] & 
// (((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~35_combout  & 
// !\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~19_combout ))))

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [21]),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.datac(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~35_combout ),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~19_combout ),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~36_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~36 .lut_mask = 16'h22F2;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y22_N29
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[20] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~36_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[18]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [20]));

// Location: LCCOMB_X48_Y22_N8
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~52 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~52_combout  = 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~51_combout  & 
// (((!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout  & 
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [20])) # 
// (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~19_combout ))) # 
// (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~51_combout  & 
// (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout  & 
// ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [20]))))

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~51_combout ),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.datac(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~19_combout ),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [20]),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~52_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~52 .lut_mask = 16'h3B0A;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y22_N9
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[19] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~52_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[18]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [19]));

// Location: LCCOMB_X48_Y22_N18
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~54 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~54_combout  = 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~19_combout  & 
// (((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [19] & 
// !\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout )))) # 
// (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~19_combout  & 
// ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~53_combout ) # 
// ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [19] & 
// !\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ))))

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~19_combout ),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~53_combout ),
	.datac(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [19]),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~54_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~54 .lut_mask = 16'h44F4;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y22_N19
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[18] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~54_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[18]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [18]));

// Location: LCCOMB_X51_Y21_N30
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[18]~feeder (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[18]~feeder_combout  = 
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [18]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [18]),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[18]~feeder .lut_mask = 16'hFF00;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y21_N31
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[18] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[18]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [18]));

// Location: LCCOMB_X51_Y21_N4
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~24 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~24_combout  = 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout  & 
// (((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [18])))) # 
// (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout  & 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [15] & (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg [10])))

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [15]),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.datac(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg [10]),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [18]),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~24_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~24 .lut_mask = 16'hCE02;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y21_N5
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[15] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~24_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg [15]));

// Location: LCFF_X47_Y18_N9
cycloneii_lcell_ff \cpu_0|d_writedata[24] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|d_writedata[24]~0_combout ),
	.sdata(\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [24]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\cpu_0|D_iw [4]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|d_writedata [24]));

// Location: LCCOMB_X48_Y20_N0
cycloneii_lcell_comb \cmd_xbar_mux|src_payload~7 (
// Equation(s):
// \cmd_xbar_mux|src_payload~7_combout  = (\cmd_xbar_mux|saved_grant [1] & \cpu_0|d_writedata [24])

	.dataa(vcc),
	.datab(vcc),
	.datac(\cmd_xbar_mux|saved_grant [1]),
	.datad(\cpu_0|d_writedata [24]),
	.cin(gnd),
	.combout(\cmd_xbar_mux|src_payload~7_combout ),
	.cout());
// synopsys translate_off
defparam \cmd_xbar_mux|src_payload~7 .lut_mask = 16'hF000;
defparam \cmd_xbar_mux|src_payload~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y18_N19
cycloneii_lcell_ff \cpu_0|d_writedata[25] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|d_writedata[25]~1_combout ),
	.sdata(\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [25]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\cpu_0|D_iw [4]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|d_writedata [25]));

// Location: LCCOMB_X48_Y20_N26
cycloneii_lcell_comb \cmd_xbar_mux|src_payload~8 (
// Equation(s):
// \cmd_xbar_mux|src_payload~8_combout  = (\cmd_xbar_mux|saved_grant [1] & \cpu_0|d_writedata [25])

	.dataa(vcc),
	.datab(vcc),
	.datac(\cmd_xbar_mux|saved_grant [1]),
	.datad(\cpu_0|d_writedata [25]),
	.cin(gnd),
	.combout(\cmd_xbar_mux|src_payload~8_combout ),
	.cout());
// synopsys translate_off
defparam \cmd_xbar_mux|src_payload~8 .lut_mask = 16'hF000;
defparam \cmd_xbar_mux|src_payload~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y18_N29
cycloneii_lcell_ff \cpu_0|d_writedata[26] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|d_writedata[26]~2_combout ),
	.sdata(\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [26]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\cpu_0|D_iw [4]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|d_writedata [26]));

// Location: LCCOMB_X48_Y20_N20
cycloneii_lcell_comb \cmd_xbar_mux|src_payload~9 (
// Equation(s):
// \cmd_xbar_mux|src_payload~9_combout  = (\cmd_xbar_mux|saved_grant [1] & \cpu_0|d_writedata [26])

	.dataa(vcc),
	.datab(vcc),
	.datac(\cmd_xbar_mux|saved_grant [1]),
	.datad(\cpu_0|d_writedata [26]),
	.cin(gnd),
	.combout(\cmd_xbar_mux|src_payload~9_combout ),
	.cout());
// synopsys translate_off
defparam \cmd_xbar_mux|src_payload~9 .lut_mask = 16'hF000;
defparam \cmd_xbar_mux|src_payload~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y18_N31
cycloneii_lcell_ff \cpu_0|d_writedata[27] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|d_writedata[27]~3_combout ),
	.sdata(\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [27]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\cpu_0|D_iw [4]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|d_writedata [27]));

// Location: LCCOMB_X48_Y20_N22
cycloneii_lcell_comb \cmd_xbar_mux|src_payload~27 (
// Equation(s):
// \cmd_xbar_mux|src_payload~27_combout  = (\cmd_xbar_mux|saved_grant [1] & \cpu_0|d_writedata [27])

	.dataa(vcc),
	.datab(vcc),
	.datac(\cmd_xbar_mux|saved_grant [1]),
	.datad(\cpu_0|d_writedata [27]),
	.cin(gnd),
	.combout(\cmd_xbar_mux|src_payload~27_combout ),
	.cout());
// synopsys translate_off
defparam \cmd_xbar_mux|src_payload~27 .lut_mask = 16'hF000;
defparam \cmd_xbar_mux|src_payload~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y18_N25
cycloneii_lcell_ff \cpu_0|d_writedata[28] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|d_writedata[28]~4_combout ),
	.sdata(\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [28]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\cpu_0|D_iw [4]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|d_writedata [28]));

// Location: LCCOMB_X48_Y20_N8
cycloneii_lcell_comb \cmd_xbar_mux|src_payload~28 (
// Equation(s):
// \cmd_xbar_mux|src_payload~28_combout  = (\cmd_xbar_mux|saved_grant [1] & \cpu_0|d_writedata [28])

	.dataa(vcc),
	.datab(vcc),
	.datac(\cmd_xbar_mux|saved_grant [1]),
	.datad(\cpu_0|d_writedata [28]),
	.cin(gnd),
	.combout(\cmd_xbar_mux|src_payload~28_combout ),
	.cout());
// synopsys translate_off
defparam \cmd_xbar_mux|src_payload~28 .lut_mask = 16'hF000;
defparam \cmd_xbar_mux|src_payload~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y18_N11
cycloneii_lcell_ff \cpu_0|d_writedata[29] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|d_writedata[29]~5_combout ),
	.sdata(\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [29]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\cpu_0|D_iw [4]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|d_writedata [29]));

// Location: LCCOMB_X48_Y20_N10
cycloneii_lcell_comb \cmd_xbar_mux|src_payload~29 (
// Equation(s):
// \cmd_xbar_mux|src_payload~29_combout  = (\cmd_xbar_mux|saved_grant [1] & \cpu_0|d_writedata [29])

	.dataa(vcc),
	.datab(vcc),
	.datac(\cmd_xbar_mux|saved_grant [1]),
	.datad(\cpu_0|d_writedata [29]),
	.cin(gnd),
	.combout(\cmd_xbar_mux|src_payload~29_combout ),
	.cout());
// synopsys translate_off
defparam \cmd_xbar_mux|src_payload~29 .lut_mask = 16'hF000;
defparam \cmd_xbar_mux|src_payload~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y18_N5
cycloneii_lcell_ff \cpu_0|d_writedata[30] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|d_writedata[30]~6_combout ),
	.sdata(\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [30]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\cpu_0|D_iw [4]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|d_writedata [30]));

// Location: LCCOMB_X48_Y20_N28
cycloneii_lcell_comb \cmd_xbar_mux|src_payload~30 (
// Equation(s):
// \cmd_xbar_mux|src_payload~30_combout  = (\cmd_xbar_mux|saved_grant [1] & \cpu_0|d_writedata [30])

	.dataa(vcc),
	.datab(vcc),
	.datac(\cmd_xbar_mux|saved_grant [1]),
	.datad(\cpu_0|d_writedata [30]),
	.cin(gnd),
	.combout(\cmd_xbar_mux|src_payload~30_combout ),
	.cout());
// synopsys translate_off
defparam \cmd_xbar_mux|src_payload~30 .lut_mask = 16'hF000;
defparam \cmd_xbar_mux|src_payload~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y20_N30
cycloneii_lcell_comb \cmd_xbar_mux|src_payload~31 (
// Equation(s):
// \cmd_xbar_mux|src_payload~31_combout  = (\cmd_xbar_mux|saved_grant [1] & \cpu_0|d_writedata [31])

	.dataa(vcc),
	.datab(\cmd_xbar_mux|saved_grant [1]),
	.datac(\cpu_0|d_writedata [31]),
	.datad(vcc),
	.cin(gnd),
	.combout(\cmd_xbar_mux|src_payload~31_combout ),
	.cout());
// synopsys translate_off
defparam \cmd_xbar_mux|src_payload~31 .lut_mask = 16'hC0C0;
defparam \cmd_xbar_mux|src_payload~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y20_N12
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~31 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~31_combout  = 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout  & 
// (((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [31])))) # 
// (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout  & 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [28] & ((!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg 
// [10]))))

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [28]),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [31]),
	.datac(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg [10]),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~31_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~31 .lut_mask = 16'hCC0A;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y20_N13
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[28] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~31_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg [28]));

// Location: LCCOMB_X51_Y21_N2
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|Equal0~3 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|Equal0~3_combout  = (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg [4] & 
// (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg [2] & !\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg [3]))

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg [4]),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg [2]),
	.datac(vcc),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg [3]),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|Equal0~3 .lut_mask = 16'h0022;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y21_N22
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[29]~9 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[29]~9_combout  = (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg [10] & 
// ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|Equal0~3_combout ))) # (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg [10] & 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [29]))

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [29]),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg [10]),
	.datac(vcc),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|Equal0~3_combout ),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[29]~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[29]~9 .lut_mask = 16'hEE22;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[29]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y21_N23
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[29] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[29]~9_combout ),
	.sdata(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [32]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.ena(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg [29]));

// Location: LCCOMB_X40_Y20_N2
cycloneii_lcell_comb \cpu_0|E_mem_byte_en[3]~4 (
// Equation(s):
// \cpu_0|E_mem_byte_en[3]~4_combout  = (\cpu_0|D_iw [4]) # ((\cpu_0|E_arith_result[1]~6_combout  & ((\cpu_0|E_arith_result[0]~5_combout ) # (\cpu_0|D_iw [3]))))

	.dataa(\cpu_0|E_arith_result[0]~5_combout ),
	.datab(\cpu_0|D_iw [3]),
	.datac(\cpu_0|E_arith_result[1]~6_combout ),
	.datad(\cpu_0|D_iw [4]),
	.cin(gnd),
	.combout(\cpu_0|E_mem_byte_en[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_mem_byte_en[3]~4 .lut_mask = 16'hFFE0;
defparam \cpu_0|E_mem_byte_en[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y20_N3
cycloneii_lcell_ff \cpu_0|d_byteenable[3] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|E_mem_byte_en[3]~4_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|d_byteenable [3]));

// Location: LCCOMB_X45_Y16_N10
cycloneii_lcell_comb \cmd_xbar_mux|src_data[35] (
// Equation(s):
// \cmd_xbar_mux|src_data [35] = (\cmd_xbar_mux|saved_grant [0]) # ((\cmd_xbar_mux|saved_grant [1] & \cpu_0|d_byteenable [3]))

	.dataa(\cmd_xbar_mux|saved_grant [1]),
	.datab(vcc),
	.datac(\cmd_xbar_mux|saved_grant [0]),
	.datad(\cpu_0|d_byteenable [3]),
	.cin(gnd),
	.combout(\cmd_xbar_mux|src_data [35]),
	.cout());
// synopsys translate_off
defparam \cmd_xbar_mux|src_data[35] .lut_mask = 16'hFAF0;
defparam \cmd_xbar_mux|src_data[35] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y20_N22
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~33 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~33_combout  = 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout  & 
// (((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [34])))) # 
// (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout  & (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg 
// [10] & ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [31]))))

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg [10]),
	.datac(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [34]),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [31]),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~33_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~33 .lut_mask = 16'hB1A0;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y20_N23
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[31] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~33_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg [31]));

// Location: LCCOMB_X49_Y20_N30
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~32 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~32_combout  = 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout  & 
// (((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [33])))) # 
// (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout  & (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg 
// [10] & ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [30]))))

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg [10]),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.datac(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [33]),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [30]),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~32_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~32 .lut_mask = 16'hD1C0;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y20_N31
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[30] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~32_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg [30]));

// Location: LCCOMB_X51_Y20_N26
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~18 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~18_combout  = 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout  & 
// (((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [29])))) # 
// (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout  & (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg 
// [10] & ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [26]))))

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg [10]),
	.datac(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [29]),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [26]),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~18 .lut_mask = 16'hB1A0;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y20_N27
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[26] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg [26]));

// Location: LCCOMB_X51_Y20_N24
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~17 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~17_combout  = 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout  & 
// (((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [28])))) # 
// (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout  & (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg 
// [10] & ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [25]))))

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg [10]),
	.datac(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [28]),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [25]),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~17 .lut_mask = 16'hB1A0;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y20_N25
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[25] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~17_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg [25]));

// Location: LCCOMB_X49_Y20_N24
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~22 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~22_combout  = 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout  & 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [17])) # 
// (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout  & (((!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg 
// [10] & \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [14]))))

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [17]),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.datac(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg [10]),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [14]),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~22 .lut_mask = 16'h8B88;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y20_N25
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[14] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~22_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg [14]));

// Location: LCCOMB_X51_Y22_N12
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[12]~4 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[12]~4_combout  = (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg [10] & 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|Equal0~0_combout )) # (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg [10] & 
// ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [12])))

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg [10]),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|Equal0~0_combout ),
	.datac(vcc),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [12]),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[12]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[12]~4 .lut_mask = 16'hDD88;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[12]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y22_N30
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[18]~82 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[18]~82_combout  = (\auto_hub|irf_reg[1][0]~regout  & \auto_hub|irf_reg[1][1]~regout )

	.dataa(\auto_hub|irf_reg[1][0]~regout ),
	.datab(vcc),
	.datac(\auto_hub|irf_reg[1][1]~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[18]~82_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[18]~82 .lut_mask = 16'hA0A0;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[18]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y22_N31
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|DRsize.010 (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[18]~82_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_uir~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|DRsize.010~regout ));

// Location: LCCOMB_X49_Y21_N22
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~67 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~67_combout  = 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~66_combout  & 
// (((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [17] & 
// !\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout )) # 
// (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~19_combout ))) # 
// (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~66_combout  & 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [17] & 
// (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout )))

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~66_combout ),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [17]),
	.datac(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~19_combout ),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~67_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~67 .lut_mask = 16'h0CAE;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y21_N23
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[16] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~67_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[18]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [16]));

// Location: LCCOMB_X47_Y22_N28
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[15]~9 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[15]~9_combout  = 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|DRsize.010~regout  & (\altera_internal_jtag~TDIUTAP )) # 
// (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|DRsize.010~regout  & 
// ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [16])))

	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|DRsize.010~regout ),
	.datac(vcc),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [16]),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[15]~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[15]~9 .lut_mask = 16'hBB88;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[15]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y22_N14
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~69 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~69_combout  = 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_cdr~combout  & 
// (((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [15])))) # 
// (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_cdr~combout  & 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~68_combout  & (!\auto_hub|irf_reg[1][0]~regout )))

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~68_combout ),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_cdr~combout ),
	.datac(\auto_hub|irf_reg[1][0]~regout ),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [15]),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~69_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~69 .lut_mask = 16'hCE02;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y22_N29
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[15]~9_combout ),
	.sdata(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~69_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [15]));

// Location: LCCOMB_X47_Y22_N16
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[15]~feeder (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[15]~feeder_combout  = 
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [15]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [15]),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[15]~feeder .lut_mask = 16'hFF00;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y22_N17
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[15] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[15]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [15]));

// Location: LCFF_X51_Y22_N13
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[12] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[12]~4_combout ),
	.sdata(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [15]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.ena(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg [12]));

// Location: LCCOMB_X51_Y22_N22
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[10]~5 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[10]~5_combout  = (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg [10] & 
// ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|Equal0~0_combout ))) # (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg [10] & 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [10]))

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg [10]),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [10]),
	.datac(vcc),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|Equal0~0_combout ),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[10]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[10]~5 .lut_mask = 16'hEE44;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[10]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y22_N14
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~28 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~28_combout  = (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [12] & 
// ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [36]) # 
// ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [37]) # 
// (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ))))

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [36]),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [12]),
	.datac(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [37]),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~28_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~28 .lut_mask = 16'hC8CC;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y22_N15
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg[12] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~28_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg [12]));

// Location: LCCOMB_X51_Y22_N24
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~74 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~74_combout  = (\auto_hub|irf_reg[1][1]~regout  & 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg [12])) # (!\auto_hub|irf_reg[1][1]~regout  & ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg [12])))

	.dataa(vcc),
	.datab(\auto_hub|irf_reg[1][1]~regout ),
	.datac(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg [12]),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg [12]),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~74_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~74 .lut_mask = 16'hF3C0;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N12
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~75 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~75_combout  = 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout  & (((!\auto_hub|irf_reg[1][0]~regout  & 
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~74_combout )))) # 
// (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout  & 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [14]))

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [14]),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.datac(\auto_hub|irf_reg[1][0]~regout ),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~74_combout ),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~75_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~75 .lut_mask = 16'h2E22;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N20
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[2]~13 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[2]~13_combout  = (\auto_hub|node_ena[1]~reg0_regout  & (!\auto_hub|virtual_ir_scan_reg~regout  & 
// ((\auto_hub|shadow_jsm|state [3]) # (\auto_hub|shadow_jsm|state [4]))))

	.dataa(\auto_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|node_ena[1]~reg0_regout ),
	.datac(\auto_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|virtual_ir_scan_reg~regout ),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[2]~13 .lut_mask = 16'h00C8;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y22_N13
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~75_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[2]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [13]));

// Location: LCCOMB_X50_Y22_N14
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[13]~feeder (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[13]~feeder_combout  = 
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [13]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [13]),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[13]~feeder .lut_mask = 16'hFF00;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y22_N15
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[13] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[13]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [13]));

// Location: LCFF_X51_Y22_N23
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[10] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[10]~5_combout ),
	.sdata(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [13]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.ena(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg [10]));

// Location: LCCOMB_X51_Y22_N6
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~25 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~25_combout  = 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout  & 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [12])) # 
// (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout  & (((!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg 
// [10] & \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [9]))))

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [12]),
	.datac(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg [10]),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [9]),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~25_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~25 .lut_mask = 16'h8D88;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y22_N7
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[9] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~25_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg [9]));

// Location: LCCOMB_X49_Y20_N22
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~20 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~20_combout  = 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout  & 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [16])) # 
// (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout  & 
// (((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [13] & !\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg 
// [10]))))

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [16]),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.datac(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [13]),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg [10]),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~20 .lut_mask = 16'h88B8;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y20_N23
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[13] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg [13]));

// Location: LCCOMB_X50_Y21_N28
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~23 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~23_combout  = (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [13] & 
// (((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [36]) # 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [37])) # 
// (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout )))

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [13]),
	.datac(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [36]),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [37]),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~23 .lut_mask = 16'hCCC4;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y21_N29
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg[13] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~23_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg [13]));

// Location: LCCOMB_X47_Y22_N2
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~64 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~64_combout  = (\auto_hub|irf_reg[1][1]~regout  & 
// ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg [13]))) # (!\auto_hub|irf_reg[1][1]~regout  & (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg [13]))

	.dataa(vcc),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg [13]),
	.datac(\auto_hub|irf_reg[1][1]~regout ),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg [13]),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~64_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~64 .lut_mask = 16'hFC0C;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N6
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~65 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~65_combout  = 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout  & (!\auto_hub|irf_reg[1][0]~regout  & 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~64_combout ))) # 
// (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout  & 
// (((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [15]))))

	.dataa(\auto_hub|irf_reg[1][0]~regout ),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.datac(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~64_combout ),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [15]),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~65_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~65 .lut_mask = 16'h7340;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y22_N7
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~65_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[2]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [14]));

// Location: LCCOMB_X50_Y22_N10
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[14]~feeder (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[14]~feeder_combout  = 
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [14]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [14]),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[14]~feeder .lut_mask = 16'hFF00;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y22_N11
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[14] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[14]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [14]));

// Location: LCCOMB_X51_Y20_N20
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~19 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~19_combout  = 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout  & 
// (((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [14])))) # 
// (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout  & 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [11] & ((!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg 
// [10]))))

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [11]),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [14]),
	.datac(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg [10]),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~19 .lut_mask = 16'hC0CA;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y20_N21
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[11] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg [11]));

// Location: LCCOMB_X50_Y22_N4
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~72 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~72_combout  = (\auto_hub|irf_reg[1][1]~regout  & 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg [11])) # (!\auto_hub|irf_reg[1][1]~regout  & ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg [11])))

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg [11]),
	.datab(\auto_hub|irf_reg[1][1]~regout ),
	.datac(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg [11]),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~72_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~72 .lut_mask = 16'hB8B8;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N2
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~73 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~73_combout  = 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout  & (!\auto_hub|irf_reg[1][0]~regout  & 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~72_combout ))) # 
// (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout  & 
// (((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [13]))))

	.dataa(\auto_hub|irf_reg[1][0]~regout ),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.datac(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~72_combout ),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [13]),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~73_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~73 .lut_mask = 16'h7340;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y22_N3
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~73_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[2]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [12]));

// Location: LCCOMB_X51_Y22_N28
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~76 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~76_combout  = (\auto_hub|irf_reg[1][1]~regout  & 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg [10])) # (!\auto_hub|irf_reg[1][1]~regout  & ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg [10])))

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg [10]),
	.datab(\auto_hub|irf_reg[1][1]~regout ),
	.datac(vcc),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg [10]),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~76_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~76 .lut_mask = 16'hBB88;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N30
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~77 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~77_combout  = 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout  & (((!\auto_hub|irf_reg[1][0]~regout  & 
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~76_combout )))) # 
// (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout  & 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [12]))

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [12]),
	.datac(\auto_hub|irf_reg[1][0]~regout ),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~76_combout ),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~77_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~77 .lut_mask = 16'h4E44;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y22_N31
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~77_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[2]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [11]));

// Location: LCCOMB_X50_Y22_N0
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~79 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~79_combout  = 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout  & 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~78_combout  & ((!\auto_hub|irf_reg[1][0]~regout )))) # 
// (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout  & 
// (((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [11]))))

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~78_combout ),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [11]),
	.datac(\auto_hub|irf_reg[1][0]~regout ),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~79_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~79 .lut_mask = 16'h0ACC;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y22_N1
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~79_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[2]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [10]));

// Location: LCCOMB_X50_Y22_N18
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[10]~feeder (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[10]~feeder_combout  = 
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [10]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [10]),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[10]~feeder .lut_mask = 16'hFF00;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y22_N19
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[10] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[10]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [10]));

// Location: LCCOMB_X51_Y22_N16
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~26 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~26_combout  = 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout  & 
// (((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [10])))) # 
// (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout  & (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg 
// [10] & ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [7]))))

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg [10]),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [10]),
	.datac(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [7]),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~26_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~26 .lut_mask = 16'hCC50;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y22_N17
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[7] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~26_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg [7]));

// Location: LCCOMB_X49_Y20_N28
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~27 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~27_combout  = 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout  & 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [9])) # 
// (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout  & (((!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg 
// [10] & \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [6]))))

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [9]),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.datac(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg [10]),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [6]),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~27_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~27 .lut_mask = 16'h8B88;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y20_N29
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[6] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~27_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg [6]));

// Location: LCCOMB_X53_Y21_N16
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[5]~3 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[5]~3_combout  = (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg [10] & 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|Equal0~1_combout )) # (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg [10] & 
// ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [5])))

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg [10]),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|Equal0~1_combout ),
	.datac(vcc),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [5]),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[5]~3 .lut_mask = 16'hDD88;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N22
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~80 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~80_combout  = (\auto_hub|irf_reg[1][1]~regout  & 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg [8])) # (!\auto_hub|irf_reg[1][1]~regout  & ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg [8])))

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg [8]),
	.datab(\auto_hub|irf_reg[1][1]~regout ),
	.datac(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg [8]),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~80_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~80 .lut_mask = 16'hB8B8;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N26
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~81 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~81_combout  = 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout  & (!\auto_hub|irf_reg[1][0]~regout  & 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~80_combout ))) # 
// (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout  & 
// (((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [10]))))

	.dataa(\auto_hub|irf_reg[1][0]~regout ),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~80_combout ),
	.datac(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [10]),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~81_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~81 .lut_mask = 16'h44F0;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y22_N27
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~81_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[2]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [9]));

// Location: LCCOMB_X50_Y22_N24
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~71 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~71_combout  = 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout  & 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~70_combout  & (!\auto_hub|irf_reg[1][0]~regout ))) # 
// (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout  & 
// (((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [9]))))

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~70_combout ),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.datac(\auto_hub|irf_reg[1][0]~regout ),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [9]),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~71_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~71 .lut_mask = 16'h3B08;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y22_N25
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~71_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[2]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [8]));

// Location: LCCOMB_X53_Y21_N24
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[8]~feeder (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[8]~feeder_combout  = 
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [8]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [8]),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[8]~feeder .lut_mask = 16'hFF00;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y21_N25
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[8] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [8]));

// Location: LCFF_X53_Y21_N17
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[5] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[5]~3_combout ),
	.sdata(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [8]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.ena(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[19]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg [5]));

// Location: LCCOMB_X51_Y22_N18
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[4]~2 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[4]~2_combout  = (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg [10] & 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|Equal0~0_combout )) # (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg [10] & 
// ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [4])))

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg [10]),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|Equal0~0_combout ),
	.datac(vcc),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [4]),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[4]~2 .lut_mask = 16'hDD88;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y20_N4
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|Mux30~0 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|Mux30~0_combout  = (!\auto_hub|irf_reg[1][0]~regout  & ((\auto_hub|irf_reg[1][1]~regout  & 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg [6])) # (!\auto_hub|irf_reg[1][1]~regout  & ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg [6])))))

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg [6]),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg [6]),
	.datac(\auto_hub|irf_reg[1][0]~regout ),
	.datad(\auto_hub|irf_reg[1][1]~regout ),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|Mux30~0 .lut_mask = 16'h0A0C;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y20_N26
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[7]~8 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[7]~8_combout  = 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_cdr~combout  & 
// ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [7]))) # 
// (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_cdr~combout  & 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|Mux30~0_combout ))

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_cdr~combout ),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|Mux30~0_combout ),
	.datac(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [7]),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[7]~8 .lut_mask = 16'hE4E4;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y20_N27
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[7]~8_combout ),
	.sdata(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [8]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [7]));

// Location: LCCOMB_X53_Y21_N28
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[7]~feeder (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[7]~feeder_combout  = 
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [7]),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[7]~feeder .lut_mask = 16'hF0F0;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y21_N29
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[7] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [7]));

// Location: LCFF_X51_Y22_N19
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[4] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[4]~2_combout ),
	.sdata(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.ena(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg [4]));

// Location: LCCOMB_X51_Y22_N0
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[2]~1 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[2]~1_combout  = (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg [10] & 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|Equal0~0_combout )) # (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg [10] & 
// ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [2])))

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg [10]),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|Equal0~0_combout ),
	.datac(vcc),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [2]),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[2]~1 .lut_mask = 16'hDD88;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y20_N28
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~56 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~56_combout  = 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout  & 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~55_combout  & (!\auto_hub|irf_reg[1][0]~regout ))) # 
// (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout  & 
// (((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [7]))))

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~55_combout ),
	.datab(\auto_hub|irf_reg[1][0]~regout ),
	.datac(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [7]),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~56_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~56 .lut_mask = 16'h2F20;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y20_N29
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~56_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[2]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [6]));

// Location: LCCOMB_X50_Y20_N10
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~38 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~38_combout  = 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout  & 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~37_combout  & ((!\auto_hub|irf_reg[1][0]~regout )))) # 
// (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout  & 
// (((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [6]))))

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~37_combout ),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [6]),
	.datac(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.datad(\auto_hub|irf_reg[1][0]~regout ),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~38_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~38 .lut_mask = 16'h0CAC;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y20_N11
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~38_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[2]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [5]));

// Location: LCFF_X49_Y20_N1
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[5] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [5]));

// Location: LCFF_X51_Y22_N1
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[2] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[2]~1_combout ),
	.sdata(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.ena(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg [2]));

// Location: LCCOMB_X49_Y20_N2
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~23 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~23_combout  = 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout  & 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [19])) # 
// (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout  & (((!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg 
// [10] & \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [16]))))

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [19]),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.datac(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg [10]),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [16]),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~23 .lut_mask = 16'h8B88;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y20_N3
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[16] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~23_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg [16]));

// Location: LCCOMB_X47_Y22_N30
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[16]~feeder (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[16]~feeder_combout  = 
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [16]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [16]),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[16]~feeder .lut_mask = 16'hFF00;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y22_N31
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[16] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[16]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [16]));

// Location: LCCOMB_X49_Y22_N4
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~12 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~12_combout  = (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [16] & 
// ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [36]) # 
// ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [37]) # 
// (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ))))

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [36]),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [16]),
	.datac(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [37]),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~12 .lut_mask = 16'hCC8C;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y22_N5
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg[16] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg [16]));

// Location: LCCOMB_X48_Y22_N24
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~45 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~45_combout  = (\auto_hub|irf_reg[1][1]~regout  & 
// ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg [16]))) # (!\auto_hub|irf_reg[1][1]~regout  & (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg [16]))

	.dataa(vcc),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg [16]),
	.datac(\auto_hub|irf_reg[1][1]~regout ),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg [16]),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~45_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~45 .lut_mask = 16'hFC0C;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y22_N6
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~46 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~46_combout  = 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~19_combout  & 
// (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout  & 
// ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [18])))) # 
// (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~19_combout  & 
// ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~45_combout ) # 
// ((!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout  & 
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [18]))))

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~19_combout ),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.datac(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~45_combout ),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [18]),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~46_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~46 .lut_mask = 16'h7350;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y22_N7
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[17] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~46_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[18]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [17]));

// Location: LCCOMB_X49_Y21_N28
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[17]~feeder (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[17]~feeder_combout  = 
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [17]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [17]),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[17]~feeder .lut_mask = 16'hFF00;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y21_N29
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[17] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[17]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [17]));

// Location: LCFF_X51_Y20_N19
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[10] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[10]~25_combout ),
	.sdata(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [17]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout ),
	.ena(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg [10]));

// Location: LCCOMB_X53_Y21_N30
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[6]~feeder (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[6]~feeder_combout  = 
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [6]),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[6]~feeder .lut_mask = 16'hF0F0;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y21_N31
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[6] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [6]));

// Location: LCCOMB_X51_Y21_N26
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~13 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~13_combout  = 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout  & 
// (((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [6])))) # 
// (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout  & 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [3] & (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg [10])))

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [3]),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg [10]),
	.datac(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [6]),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~13 .lut_mask = 16'hF022;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y21_N27
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[3] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg [3]));

// Location: LCCOMB_X51_Y21_N16
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~26 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~26_combout  = (\auto_hub|irf_reg[1][1]~regout  & 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg [3])) # (!\auto_hub|irf_reg[1][1]~regout  & ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg [3])))

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg [3]),
	.datab(vcc),
	.datac(\auto_hub|irf_reg[1][1]~regout ),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg [3]),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~26_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~26 .lut_mask = 16'hAFA0;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y20_N24
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~27 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~27_combout  = 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout  & (((!\auto_hub|irf_reg[1][0]~regout  & 
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~26_combout )))) # 
// (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout  & 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [5]))

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [5]),
	.datab(\auto_hub|irf_reg[1][0]~regout ),
	.datac(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~26_combout ),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~27_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~27 .lut_mask = 16'h3A0A;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y20_N25
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~27_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[2]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [4]));

// Location: LCCOMB_X49_Y20_N20
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[4]~feeder (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[4]~feeder_combout  = 
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [4]),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[4]~feeder .lut_mask = 16'hFF00;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y20_N21
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[4] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [4]));

// Location: LCCOMB_X51_Y21_N18
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~11 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~11_combout  = 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout  & 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [4])) # 
// (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout  & (((!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg 
// [10] & \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [1]))))

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [4]),
	.datac(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg [10]),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [1]),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~11 .lut_mask = 16'h8D88;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y21_N19
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[1] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg [1]));

// Location: LCCOMB_X40_Y17_N8
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[7]~19 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[7]~19_combout  = (\cmd_xbar_mux|src_data [46] & ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a 
// [7]))) # (!\cmd_xbar_mux|src_data [46] & (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_reg_readdata~0_combout ))

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.datab(vcc),
	.datac(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a [7]),
	.datad(\cmd_xbar_mux|src_data [46]),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[7]~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[7]~19 .lut_mask = 16'hF0AA;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[7]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y17_N9
cycloneii_lcell_ff \cpu_0_jtag_debug_module_translator|av_readdata_pre[7] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[7]~19_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0_jtag_debug_module_translator|av_readdata_pre [7]));

// Location: LCCOMB_X36_Y18_N16
cycloneii_lcell_comb \cpu_0|F_iw[7]~38 (
// Equation(s):
// \cpu_0|F_iw[7]~38_combout  = (\cpu_0|D_iw[28]~1_combout  & ((\cpu_0|F_iw[7]~37_combout ) # ((\rsp_xbar_demux|src0_valid~combout  & \cpu_0_jtag_debug_module_translator|av_readdata_pre [7]))))

	.dataa(\cpu_0|F_iw[7]~37_combout ),
	.datab(\cpu_0|D_iw[28]~1_combout ),
	.datac(\rsp_xbar_demux|src0_valid~combout ),
	.datad(\cpu_0_jtag_debug_module_translator|av_readdata_pre [7]),
	.cin(gnd),
	.combout(\cpu_0|F_iw[7]~38_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|F_iw[7]~38 .lut_mask = 16'hC888;
defparam \cpu_0|F_iw[7]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y18_N17
cycloneii_lcell_ff \cpu_0|D_iw[7] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|F_iw[7]~38_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|F_valid~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|D_iw [7]));

// Location: LCCOMB_X47_Y18_N26
cycloneii_lcell_comb \cpu_0|R_src2_lo[1]~5 (
// Equation(s):
// \cpu_0|R_src2_lo[1]~5_combout  = (!\cpu_0|R_src2_lo~0_combout  & ((\cpu_0|R_src2_use_imm~regout  & (\cpu_0|D_iw [7])) # (!\cpu_0|R_src2_use_imm~regout  & ((\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [1])))))

	.dataa(\cpu_0|R_src2_use_imm~regout ),
	.datab(\cpu_0|D_iw [7]),
	.datac(\cpu_0|R_src2_lo~0_combout ),
	.datad(\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [1]),
	.cin(gnd),
	.combout(\cpu_0|R_src2_lo[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|R_src2_lo[1]~5 .lut_mask = 16'h0D08;
defparam \cpu_0|R_src2_lo[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y18_N27
cycloneii_lcell_ff \cpu_0|E_src2[1] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|R_src2_lo[1]~5_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|E_src2 [1]));

// Location: LCFF_X42_Y21_N3
cycloneii_lcell_ff \cpu_0|E_shift_rot_cnt[1] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|E_shift_rot_cnt[1]~7_combout ),
	.sdata(\cpu_0|E_src2 [1]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\cpu_0|E_new_inst~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|E_shift_rot_cnt [1]));

// Location: LCCOMB_X42_Y21_N4
cycloneii_lcell_comb \cpu_0|E_shift_rot_cnt[2]~9 (
// Equation(s):
// \cpu_0|E_shift_rot_cnt[2]~9_combout  = (\cpu_0|E_shift_rot_cnt [2] & ((GND) # (!\cpu_0|E_shift_rot_cnt[1]~8 ))) # (!\cpu_0|E_shift_rot_cnt [2] & (\cpu_0|E_shift_rot_cnt[1]~8  $ (GND)))
// \cpu_0|E_shift_rot_cnt[2]~10  = CARRY((\cpu_0|E_shift_rot_cnt [2]) # (!\cpu_0|E_shift_rot_cnt[1]~8 ))

	.dataa(vcc),
	.datab(\cpu_0|E_shift_rot_cnt [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu_0|E_shift_rot_cnt[1]~8 ),
	.combout(\cpu_0|E_shift_rot_cnt[2]~9_combout ),
	.cout(\cpu_0|E_shift_rot_cnt[2]~10 ));
// synopsys translate_off
defparam \cpu_0|E_shift_rot_cnt[2]~9 .lut_mask = 16'h3CCF;
defparam \cpu_0|E_shift_rot_cnt[2]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y18_N20
cycloneii_lcell_comb \cpu_0|R_src2_lo[2]~4 (
// Equation(s):
// \cpu_0|R_src2_lo[2]~4_combout  = (!\cpu_0|R_src2_lo~0_combout  & ((\cpu_0|R_src2_use_imm~regout  & (\cpu_0|D_iw [8])) # (!\cpu_0|R_src2_use_imm~regout  & ((\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [2])))))

	.dataa(\cpu_0|D_iw [8]),
	.datab(\cpu_0|R_src2_use_imm~regout ),
	.datac(\cpu_0|R_src2_lo~0_combout ),
	.datad(\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [2]),
	.cin(gnd),
	.combout(\cpu_0|R_src2_lo[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|R_src2_lo[2]~4 .lut_mask = 16'h0B08;
defparam \cpu_0|R_src2_lo[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y18_N21
cycloneii_lcell_ff \cpu_0|E_src2[2] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|R_src2_lo[2]~4_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|E_src2 [2]));

// Location: LCFF_X42_Y21_N5
cycloneii_lcell_ff \cpu_0|E_shift_rot_cnt[2] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|E_shift_rot_cnt[2]~9_combout ),
	.sdata(\cpu_0|E_src2 [2]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\cpu_0|E_new_inst~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|E_shift_rot_cnt [2]));

// Location: LCFF_X42_Y21_N7
cycloneii_lcell_ff \cpu_0|E_shift_rot_cnt[3] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|E_shift_rot_cnt[3]~11_combout ),
	.sdata(\cpu_0|E_src2 [3]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\cpu_0|E_new_inst~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|E_shift_rot_cnt [3]));

// Location: LCCOMB_X38_Y17_N4
cycloneii_lcell_comb \cpu_0|E_stall~1 (
// Equation(s):
// \cpu_0|E_stall~1_combout  = (\cpu_0|E_new_inst~regout ) # ((\cpu_0|E_shift_rot_cnt [1]) # ((\cpu_0|E_shift_rot_cnt [2]) # (\cpu_0|E_shift_rot_cnt [0])))

	.dataa(\cpu_0|E_new_inst~regout ),
	.datab(\cpu_0|E_shift_rot_cnt [1]),
	.datac(\cpu_0|E_shift_rot_cnt [2]),
	.datad(\cpu_0|E_shift_rot_cnt [0]),
	.cin(gnd),
	.combout(\cpu_0|E_stall~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_stall~1 .lut_mask = 16'hFFFE;
defparam \cpu_0|E_stall~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N2
cycloneii_lcell_comb \cpu_0|E_stall~0 (
// Equation(s):
// \cpu_0|E_stall~0_combout  = (\cpu_0|E_valid~regout  & \cpu_0|R_ctrl_shift_rot~regout )

	.dataa(\cpu_0|E_valid~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_0|R_ctrl_shift_rot~regout ),
	.cin(gnd),
	.combout(\cpu_0|E_stall~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_stall~0 .lut_mask = 16'hAA00;
defparam \cpu_0|E_stall~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N14
cycloneii_lcell_comb \cpu_0|E_stall~2 (
// Equation(s):
// \cpu_0|E_stall~2_combout  = (\cpu_0|E_stall~0_combout  & ((\cpu_0|E_shift_rot_cnt [4]) # ((\cpu_0|E_shift_rot_cnt [3]) # (\cpu_0|E_stall~1_combout ))))

	.dataa(\cpu_0|E_shift_rot_cnt [4]),
	.datab(\cpu_0|E_shift_rot_cnt [3]),
	.datac(\cpu_0|E_stall~1_combout ),
	.datad(\cpu_0|E_stall~0_combout ),
	.cin(gnd),
	.combout(\cpu_0|E_stall~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_stall~2 .lut_mask = 16'hFE00;
defparam \cpu_0|E_stall~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N10
cycloneii_lcell_comb \cpu_0|E_stall~4 (
// Equation(s):
// \cpu_0|E_stall~4_combout  = (\cpu_0|E_stall~2_combout ) # ((\cpu_0|R_ctrl_ld~regout  & ((\cpu_0|E_stall~3_combout ) # (\cpu_0|E_new_inst~regout ))))

	.dataa(\cpu_0|E_stall~3_combout ),
	.datab(\cpu_0|E_stall~2_combout ),
	.datac(\cpu_0|E_new_inst~regout ),
	.datad(\cpu_0|R_ctrl_ld~regout ),
	.cin(gnd),
	.combout(\cpu_0|E_stall~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_stall~4 .lut_mask = 16'hFECC;
defparam \cpu_0|E_stall~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y17_N12
cycloneii_lcell_comb \cpu_0|E_valid~0 (
// Equation(s):
// \cpu_0|E_valid~0_combout  = (\cpu_0|d_write_nxt~combout ) # ((\cpu_0|E_stall~4_combout ) # (\cpu_0|R_valid~regout ))

	.dataa(vcc),
	.datab(\cpu_0|d_write_nxt~combout ),
	.datac(\cpu_0|E_stall~4_combout ),
	.datad(\cpu_0|R_valid~regout ),
	.cin(gnd),
	.combout(\cpu_0|E_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_valid~0 .lut_mask = 16'hFFFC;
defparam \cpu_0|E_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y17_N13
cycloneii_lcell_ff \cpu_0|E_valid (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|E_valid~0_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|E_valid~regout ));

// Location: LCCOMB_X48_Y19_N18
cycloneii_lcell_comb \cpu_0|R_src1[23]~34 (
// Equation(s):
// \cpu_0|R_src1[23]~34_combout  = (\cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b [23] & (!\cpu_0|R_src1~27_combout  & ((!\cpu_0|E_valid~regout ) # (!\cpu_0|R_ctrl_jmp_direct~regout ))))

	.dataa(\cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b [23]),
	.datab(\cpu_0|R_ctrl_jmp_direct~regout ),
	.datac(\cpu_0|R_src1~27_combout ),
	.datad(\cpu_0|E_valid~regout ),
	.cin(gnd),
	.combout(\cpu_0|R_src1[23]~34_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|R_src1[23]~34 .lut_mask = 16'h020A;
defparam \cpu_0|R_src1[23]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y19_N19
cycloneii_lcell_ff \cpu_0|E_src1[23] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|R_src1[23]~34_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|E_src1 [23]));

// Location: LCCOMB_X48_Y19_N6
cycloneii_lcell_comb \cpu_0|R_src1[21]~36 (
// Equation(s):
// \cpu_0|R_src1[21]~36_combout  = (!\cpu_0|R_src1~27_combout  & (\cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b [21] & ((!\cpu_0|R_ctrl_jmp_direct~regout ) # (!\cpu_0|E_valid~regout ))))

	.dataa(\cpu_0|E_valid~regout ),
	.datab(\cpu_0|R_src1~27_combout ),
	.datac(\cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b [21]),
	.datad(\cpu_0|R_ctrl_jmp_direct~regout ),
	.cin(gnd),
	.combout(\cpu_0|R_src1[21]~36_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|R_src1[21]~36 .lut_mask = 16'h1030;
defparam \cpu_0|R_src1[21]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y19_N7
cycloneii_lcell_ff \cpu_0|E_src1[21] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|R_src1[21]~36_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|E_src1 [21]));

// Location: LCCOMB_X42_Y17_N18
cycloneii_lcell_comb \cpu_0|E_src1[19]~1 (
// Equation(s):
// \cpu_0|E_src1[19]~1_combout  = (\cpu_0|R_src1~26_combout  & ((\cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b [19]))) # (!\cpu_0|R_src1~26_combout  & (\cpu_0|D_iw [23]))

	.dataa(\cpu_0|D_iw [23]),
	.datab(\cpu_0|R_src1~26_combout ),
	.datac(vcc),
	.datad(\cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b [19]),
	.cin(gnd),
	.combout(\cpu_0|E_src1[19]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_src1[19]~1 .lut_mask = 16'hEE22;
defparam \cpu_0|E_src1[19]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y18_N14
cycloneii_lcell_comb \cpu_0|R_src2_lo[15]~7 (
// Equation(s):
// \cpu_0|R_src2_lo[15]~7_combout  = (!\cpu_0|R_src2_lo~0_combout  & ((\cpu_0|R_src2_use_imm~regout  & (\cpu_0|D_iw [21])) # (!\cpu_0|R_src2_use_imm~regout  & ((\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [15])))))

	.dataa(\cpu_0|D_iw [21]),
	.datab(\cpu_0|R_src2_use_imm~regout ),
	.datac(\cpu_0|R_src2_lo~0_combout ),
	.datad(\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [15]),
	.cin(gnd),
	.combout(\cpu_0|R_src2_lo[15]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|R_src2_lo[15]~7 .lut_mask = 16'h0B08;
defparam \cpu_0|R_src2_lo[15]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y18_N15
cycloneii_lcell_ff \cpu_0|E_src2[15] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|R_src2_lo[15]~7_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|E_src2 [15]));

// Location: LCCOMB_X46_Y18_N0
cycloneii_lcell_comb \cpu_0|R_src2_lo[14]~8 (
// Equation(s):
// \cpu_0|R_src2_lo[14]~8_combout  = (!\cpu_0|R_src2_lo~0_combout  & ((\cpu_0|R_src2_use_imm~regout  & (\cpu_0|D_iw [20])) # (!\cpu_0|R_src2_use_imm~regout  & ((\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [14])))))

	.dataa(\cpu_0|D_iw [20]),
	.datab(\cpu_0|R_src2_lo~0_combout ),
	.datac(\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [14]),
	.datad(\cpu_0|R_src2_use_imm~regout ),
	.cin(gnd),
	.combout(\cpu_0|R_src2_lo[14]~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|R_src2_lo[14]~8 .lut_mask = 16'h2230;
defparam \cpu_0|R_src2_lo[14]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y18_N1
cycloneii_lcell_ff \cpu_0|E_src2[14] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|R_src2_lo[14]~8_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|E_src2 [14]));

// Location: LCCOMB_X37_Y20_N2
cycloneii_lcell_comb \cpu_0|F_iw[18]~57 (
// Equation(s):
// \cpu_0|F_iw[18]~57_combout  = (\cpu_0|F_iw[18]~44_combout  & ((\cpu_0|D_iw[28]~0_combout ) # ((\cpu_0|hbreak_req~0_combout  & !\cpu_0|hbreak_enabled~regout )))) # (!\cpu_0|F_iw[18]~44_combout  & (\cpu_0|hbreak_req~0_combout  & 
// (!\cpu_0|hbreak_enabled~regout )))

	.dataa(\cpu_0|F_iw[18]~44_combout ),
	.datab(\cpu_0|hbreak_req~0_combout ),
	.datac(\cpu_0|hbreak_enabled~regout ),
	.datad(\cpu_0|D_iw[28]~0_combout ),
	.cin(gnd),
	.combout(\cpu_0|F_iw[18]~57_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|F_iw[18]~57 .lut_mask = 16'hAE0C;
defparam \cpu_0|F_iw[18]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y20_N3
cycloneii_lcell_ff \cpu_0|D_iw[18] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|F_iw[18]~57_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|F_valid~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|D_iw [18]));

// Location: LCCOMB_X44_Y19_N0
cycloneii_lcell_comb \cpu_0|R_src2_lo[12]~10 (
// Equation(s):
// \cpu_0|R_src2_lo[12]~10_combout  = (!\cpu_0|R_src2_lo~0_combout  & ((\cpu_0|R_src2_use_imm~regout  & ((\cpu_0|D_iw [18]))) # (!\cpu_0|R_src2_use_imm~regout  & (\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [12]))))

	.dataa(\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [12]),
	.datab(\cpu_0|D_iw [18]),
	.datac(\cpu_0|R_src2_use_imm~regout ),
	.datad(\cpu_0|R_src2_lo~0_combout ),
	.cin(gnd),
	.combout(\cpu_0|R_src2_lo[12]~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|R_src2_lo[12]~10 .lut_mask = 16'h00CA;
defparam \cpu_0|R_src2_lo[12]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y19_N1
cycloneii_lcell_ff \cpu_0|E_src2[12] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|R_src2_lo[12]~10_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|E_src2 [12]));

// Location: LCCOMB_X46_Y18_N28
cycloneii_lcell_comb \cpu_0|R_src2_lo[9]~13 (
// Equation(s):
// \cpu_0|R_src2_lo[9]~13_combout  = (!\cpu_0|R_src2_lo~0_combout  & ((\cpu_0|R_src2_use_imm~regout  & ((\cpu_0|D_iw [15]))) # (!\cpu_0|R_src2_use_imm~regout  & (\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [9]))))

	.dataa(\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [9]),
	.datab(\cpu_0|R_src2_lo~0_combout ),
	.datac(\cpu_0|D_iw [15]),
	.datad(\cpu_0|R_src2_use_imm~regout ),
	.cin(gnd),
	.combout(\cpu_0|R_src2_lo[9]~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|R_src2_lo[9]~13 .lut_mask = 16'h3022;
defparam \cpu_0|R_src2_lo[9]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y18_N29
cycloneii_lcell_ff \cpu_0|E_src2[9] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|R_src2_lo[9]~13_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|E_src2 [9]));

// Location: LCCOMB_X44_Y19_N14
cycloneii_lcell_comb \cpu_0|E_src1[8]~12 (
// Equation(s):
// \cpu_0|E_src1[8]~12_combout  = (\cpu_0|R_src1~26_combout  & (\cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b [8])) # (!\cpu_0|R_src1~26_combout  & ((\cpu_0|D_iw [12])))

	.dataa(\cpu_0|R_src1~26_combout ),
	.datab(\cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b [8]),
	.datac(vcc),
	.datad(\cpu_0|D_iw [12]),
	.cin(gnd),
	.combout(\cpu_0|E_src1[8]~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_src1[8]~12 .lut_mask = 16'hDD88;
defparam \cpu_0|E_src1[8]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y17_N16
cycloneii_lcell_comb \cpu_0|W_valid~0 (
// Equation(s):
// \cpu_0|W_valid~0_combout  = (!\cpu_0|d_write_nxt~combout  & (!\cpu_0|E_stall~4_combout  & \cpu_0|E_valid~regout ))

	.dataa(vcc),
	.datab(\cpu_0|d_write_nxt~combout ),
	.datac(\cpu_0|E_stall~4_combout ),
	.datad(\cpu_0|E_valid~regout ),
	.cin(gnd),
	.combout(\cpu_0|W_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|W_valid~0 .lut_mask = 16'h0300;
defparam \cpu_0|W_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y17_N17
cycloneii_lcell_ff \cpu_0|W_valid (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|W_valid~0_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|W_valid~regout ));

// Location: LCFF_X43_Y16_N5
cycloneii_lcell_ff \cpu_0|F_pc[6] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|F_pc[6]~4_combout ),
	.sdata(\cpu_0|F_pc_plus_one[6]~12_combout ),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(\cpu_0|W_status_reg_pie_inst_nxt~0_combout ),
	.sload(\cpu_0|F_pc_sel_nxt.10~0_combout ),
	.ena(\cpu_0|W_valid~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|F_pc [6]));

// Location: LCCOMB_X41_Y18_N24
cycloneii_lcell_comb \cpu_0|F_pc_plus_one[5]~10 (
// Equation(s):
// \cpu_0|F_pc_plus_one[5]~10_combout  = (\cpu_0|F_pc [5] & (!\cpu_0|F_pc_plus_one[4]~9 )) # (!\cpu_0|F_pc [5] & ((\cpu_0|F_pc_plus_one[4]~9 ) # (GND)))
// \cpu_0|F_pc_plus_one[5]~11  = CARRY((!\cpu_0|F_pc_plus_one[4]~9 ) # (!\cpu_0|F_pc [5]))

	.dataa(vcc),
	.datab(\cpu_0|F_pc [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu_0|F_pc_plus_one[4]~9 ),
	.combout(\cpu_0|F_pc_plus_one[5]~10_combout ),
	.cout(\cpu_0|F_pc_plus_one[5]~11 ));
// synopsys translate_off
defparam \cpu_0|F_pc_plus_one[5]~10 .lut_mask = 16'h3C3F;
defparam \cpu_0|F_pc_plus_one[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N26
cycloneii_lcell_comb \cpu_0|F_pc_plus_one[6]~12 (
// Equation(s):
// \cpu_0|F_pc_plus_one[6]~12_combout  = (\cpu_0|F_pc [6] & (\cpu_0|F_pc_plus_one[5]~11  $ (GND))) # (!\cpu_0|F_pc [6] & (!\cpu_0|F_pc_plus_one[5]~11  & VCC))
// \cpu_0|F_pc_plus_one[6]~13  = CARRY((\cpu_0|F_pc [6] & !\cpu_0|F_pc_plus_one[5]~11 ))

	.dataa(vcc),
	.datab(\cpu_0|F_pc [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu_0|F_pc_plus_one[5]~11 ),
	.combout(\cpu_0|F_pc_plus_one[6]~12_combout ),
	.cout(\cpu_0|F_pc_plus_one[6]~13 ));
// synopsys translate_off
defparam \cpu_0|F_pc_plus_one[6]~12 .lut_mask = 16'hC30C;
defparam \cpu_0|F_pc_plus_one[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X44_Y19_N15
cycloneii_lcell_ff \cpu_0|E_src1[8] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|E_src1[8]~12_combout ),
	.sdata(\cpu_0|F_pc_plus_one[6]~12_combout ),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\cpu_0|R_src1~27_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|E_src1 [8]));

// Location: LCCOMB_X48_Y19_N26
cycloneii_lcell_comb \cpu_0|R_src1[0]~29 (
// Equation(s):
// \cpu_0|R_src1[0]~29_combout  = (!\cpu_0|R_src1~27_combout  & (\cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b [0] & ((!\cpu_0|R_ctrl_jmp_direct~regout ) # (!\cpu_0|E_valid~regout ))))

	.dataa(\cpu_0|E_valid~regout ),
	.datab(\cpu_0|R_src1~27_combout ),
	.datac(\cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b [0]),
	.datad(\cpu_0|R_ctrl_jmp_direct~regout ),
	.cin(gnd),
	.combout(\cpu_0|R_src1[0]~29_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|R_src1[0]~29 .lut_mask = 16'h1030;
defparam \cpu_0|R_src1[0]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y19_N27
cycloneii_lcell_ff \cpu_0|E_src1[0] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|R_src1[0]~29_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|E_src1 [0]));

// Location: LCCOMB_X42_Y20_N16
cycloneii_lcell_comb \cpu_0|Add1~0 (
// Equation(s):
// \cpu_0|Add1~0_combout  = (\cpu_0|E_src2 [0] & (\cpu_0|E_src1 [0] $ (VCC))) # (!\cpu_0|E_src2 [0] & ((\cpu_0|E_src1 [0]) # (GND)))
// \cpu_0|Add1~1  = CARRY((\cpu_0|E_src1 [0]) # (!\cpu_0|E_src2 [0]))

	.dataa(\cpu_0|E_src2 [0]),
	.datab(\cpu_0|E_src1 [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu_0|Add1~0_combout ),
	.cout(\cpu_0|Add1~1 ));
// synopsys translate_off
defparam \cpu_0|Add1~0 .lut_mask = 16'h66DD;
defparam \cpu_0|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N18
cycloneii_lcell_comb \cpu_0|Add1~2 (
// Equation(s):
// \cpu_0|Add1~2_combout  = (\cpu_0|E_src2 [1] & ((\cpu_0|E_src1 [1] & (!\cpu_0|Add1~1 )) # (!\cpu_0|E_src1 [1] & ((\cpu_0|Add1~1 ) # (GND))))) # (!\cpu_0|E_src2 [1] & ((\cpu_0|E_src1 [1] & (\cpu_0|Add1~1  & VCC)) # (!\cpu_0|E_src1 [1] & (!\cpu_0|Add1~1 ))))
// \cpu_0|Add1~3  = CARRY((\cpu_0|E_src2 [1] & ((!\cpu_0|Add1~1 ) # (!\cpu_0|E_src1 [1]))) # (!\cpu_0|E_src2 [1] & (!\cpu_0|E_src1 [1] & !\cpu_0|Add1~1 )))

	.dataa(\cpu_0|E_src2 [1]),
	.datab(\cpu_0|E_src1 [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu_0|Add1~1 ),
	.combout(\cpu_0|Add1~2_combout ),
	.cout(\cpu_0|Add1~3 ));
// synopsys translate_off
defparam \cpu_0|Add1~2 .lut_mask = 16'h692B;
defparam \cpu_0|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N20
cycloneii_lcell_comb \cpu_0|Add1~4 (
// Equation(s):
// \cpu_0|Add1~4_combout  = ((\cpu_0|E_src1 [2] $ (\cpu_0|E_src2 [2] $ (\cpu_0|Add1~3 )))) # (GND)
// \cpu_0|Add1~5  = CARRY((\cpu_0|E_src1 [2] & ((!\cpu_0|Add1~3 ) # (!\cpu_0|E_src2 [2]))) # (!\cpu_0|E_src1 [2] & (!\cpu_0|E_src2 [2] & !\cpu_0|Add1~3 )))

	.dataa(\cpu_0|E_src1 [2]),
	.datab(\cpu_0|E_src2 [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu_0|Add1~3 ),
	.combout(\cpu_0|Add1~4_combout ),
	.cout(\cpu_0|Add1~5 ));
// synopsys translate_off
defparam \cpu_0|Add1~4 .lut_mask = 16'h962B;
defparam \cpu_0|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N26
cycloneii_lcell_comb \cpu_0|Add1~10 (
// Equation(s):
// \cpu_0|Add1~10_combout  = (\cpu_0|E_src2 [5] & ((\cpu_0|E_src1 [5] & (!\cpu_0|Add1~9 )) # (!\cpu_0|E_src1 [5] & ((\cpu_0|Add1~9 ) # (GND))))) # (!\cpu_0|E_src2 [5] & ((\cpu_0|E_src1 [5] & (\cpu_0|Add1~9  & VCC)) # (!\cpu_0|E_src1 [5] & (!\cpu_0|Add1~9 
// ))))
// \cpu_0|Add1~11  = CARRY((\cpu_0|E_src2 [5] & ((!\cpu_0|Add1~9 ) # (!\cpu_0|E_src1 [5]))) # (!\cpu_0|E_src2 [5] & (!\cpu_0|E_src1 [5] & !\cpu_0|Add1~9 )))

	.dataa(\cpu_0|E_src2 [5]),
	.datab(\cpu_0|E_src1 [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu_0|Add1~9 ),
	.combout(\cpu_0|Add1~10_combout ),
	.cout(\cpu_0|Add1~11 ));
// synopsys translate_off
defparam \cpu_0|Add1~10 .lut_mask = 16'h692B;
defparam \cpu_0|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N4
cycloneii_lcell_comb \cpu_0|Add1~20 (
// Equation(s):
// \cpu_0|Add1~20_combout  = ((\cpu_0|E_src1 [10] $ (\cpu_0|E_src2 [10] $ (\cpu_0|Add1~19 )))) # (GND)
// \cpu_0|Add1~21  = CARRY((\cpu_0|E_src1 [10] & ((!\cpu_0|Add1~19 ) # (!\cpu_0|E_src2 [10]))) # (!\cpu_0|E_src1 [10] & (!\cpu_0|E_src2 [10] & !\cpu_0|Add1~19 )))

	.dataa(\cpu_0|E_src1 [10]),
	.datab(\cpu_0|E_src2 [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu_0|Add1~19 ),
	.combout(\cpu_0|Add1~20_combout ),
	.cout(\cpu_0|Add1~21 ));
// synopsys translate_off
defparam \cpu_0|Add1~20 .lut_mask = 16'h962B;
defparam \cpu_0|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N6
cycloneii_lcell_comb \cpu_0|Add1~22 (
// Equation(s):
// \cpu_0|Add1~22_combout  = (\cpu_0|E_src2 [11] & ((\cpu_0|E_src1 [11] & (!\cpu_0|Add1~21 )) # (!\cpu_0|E_src1 [11] & ((\cpu_0|Add1~21 ) # (GND))))) # (!\cpu_0|E_src2 [11] & ((\cpu_0|E_src1 [11] & (\cpu_0|Add1~21  & VCC)) # (!\cpu_0|E_src1 [11] & 
// (!\cpu_0|Add1~21 ))))
// \cpu_0|Add1~23  = CARRY((\cpu_0|E_src2 [11] & ((!\cpu_0|Add1~21 ) # (!\cpu_0|E_src1 [11]))) # (!\cpu_0|E_src2 [11] & (!\cpu_0|E_src1 [11] & !\cpu_0|Add1~21 )))

	.dataa(\cpu_0|E_src2 [11]),
	.datab(\cpu_0|E_src1 [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu_0|Add1~21 ),
	.combout(\cpu_0|Add1~22_combout ),
	.cout(\cpu_0|Add1~23 ));
// synopsys translate_off
defparam \cpu_0|Add1~22 .lut_mask = 16'h692B;
defparam \cpu_0|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N16
cycloneii_lcell_comb \cpu_0|Add1~32 (
// Equation(s):
// \cpu_0|Add1~32_combout  = ((\cpu_0|E_src2 [16] $ (\cpu_0|E_src1 [16] $ (\cpu_0|Add1~31 )))) # (GND)
// \cpu_0|Add1~33  = CARRY((\cpu_0|E_src2 [16] & (\cpu_0|E_src1 [16] & !\cpu_0|Add1~31 )) # (!\cpu_0|E_src2 [16] & ((\cpu_0|E_src1 [16]) # (!\cpu_0|Add1~31 ))))

	.dataa(\cpu_0|E_src2 [16]),
	.datab(\cpu_0|E_src1 [16]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu_0|Add1~31 ),
	.combout(\cpu_0|Add1~32_combout ),
	.cout(\cpu_0|Add1~33 ));
// synopsys translate_off
defparam \cpu_0|Add1~32 .lut_mask = 16'h964D;
defparam \cpu_0|Add1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N18
cycloneii_lcell_comb \cpu_0|Add1~34 (
// Equation(s):
// \cpu_0|Add1~34_combout  = (\cpu_0|E_src2 [17] & ((\cpu_0|E_src1 [17] & (!\cpu_0|Add1~33 )) # (!\cpu_0|E_src1 [17] & ((\cpu_0|Add1~33 ) # (GND))))) # (!\cpu_0|E_src2 [17] & ((\cpu_0|E_src1 [17] & (\cpu_0|Add1~33  & VCC)) # (!\cpu_0|E_src1 [17] & 
// (!\cpu_0|Add1~33 ))))
// \cpu_0|Add1~35  = CARRY((\cpu_0|E_src2 [17] & ((!\cpu_0|Add1~33 ) # (!\cpu_0|E_src1 [17]))) # (!\cpu_0|E_src2 [17] & (!\cpu_0|E_src1 [17] & !\cpu_0|Add1~33 )))

	.dataa(\cpu_0|E_src2 [17]),
	.datab(\cpu_0|E_src1 [17]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu_0|Add1~33 ),
	.combout(\cpu_0|Add1~34_combout ),
	.cout(\cpu_0|Add1~35 ));
// synopsys translate_off
defparam \cpu_0|Add1~34 .lut_mask = 16'h692B;
defparam \cpu_0|Add1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N20
cycloneii_lcell_comb \cpu_0|Add1~36 (
// Equation(s):
// \cpu_0|Add1~36_combout  = ((\cpu_0|E_src2 [18] $ (\cpu_0|E_src1 [18] $ (\cpu_0|Add1~35 )))) # (GND)
// \cpu_0|Add1~37  = CARRY((\cpu_0|E_src2 [18] & (\cpu_0|E_src1 [18] & !\cpu_0|Add1~35 )) # (!\cpu_0|E_src2 [18] & ((\cpu_0|E_src1 [18]) # (!\cpu_0|Add1~35 ))))

	.dataa(\cpu_0|E_src2 [18]),
	.datab(\cpu_0|E_src1 [18]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu_0|Add1~35 ),
	.combout(\cpu_0|Add1~36_combout ),
	.cout(\cpu_0|Add1~37 ));
// synopsys translate_off
defparam \cpu_0|Add1~36 .lut_mask = 16'h964D;
defparam \cpu_0|Add1~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y17_N12
cycloneii_lcell_comb \cpu_0|D_ctrl_alu_subtract~3 (
// Equation(s):
// \cpu_0|D_ctrl_alu_subtract~3_combout  = (!\cpu_0|D_iw [16] & (\cpu_0|D_iw [15] $ (\cpu_0|D_iw [14])))

	.dataa(\cpu_0|D_iw [15]),
	.datab(\cpu_0|D_iw [16]),
	.datac(vcc),
	.datad(\cpu_0|D_iw [14]),
	.cin(gnd),
	.combout(\cpu_0|D_ctrl_alu_subtract~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|D_ctrl_alu_subtract~3 .lut_mask = 16'h1122;
defparam \cpu_0|D_ctrl_alu_subtract~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y20_N18
cycloneii_lcell_comb \cpu_0|D_ctrl_alu_subtract~4 (
// Equation(s):
// \cpu_0|D_ctrl_alu_subtract~4_combout  = ((!\cpu_0|Equal2~5_combout ) # (!\cpu_0|D_ctrl_alu_subtract~3_combout )) # (!\cpu_0|Equal101~0_combout )

	.dataa(\cpu_0|Equal101~0_combout ),
	.datab(vcc),
	.datac(\cpu_0|D_ctrl_alu_subtract~3_combout ),
	.datad(\cpu_0|Equal2~5_combout ),
	.cin(gnd),
	.combout(\cpu_0|D_ctrl_alu_subtract~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|D_ctrl_alu_subtract~4 .lut_mask = 16'h5FFF;
defparam \cpu_0|D_ctrl_alu_subtract~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y17_N26
cycloneii_lcell_comb \cpu_0|D_ctrl_alu_subtract~0 (
// Equation(s):
// \cpu_0|D_ctrl_alu_subtract~0_combout  = (\cpu_0|D_iw [11] & (\cpu_0|D_iw [15] & ((\cpu_0|D_iw [14])))) # (!\cpu_0|D_iw [11] & (\cpu_0|D_iw [16] & (\cpu_0|D_iw [15] $ (\cpu_0|D_iw [14]))))

	.dataa(\cpu_0|D_iw [15]),
	.datab(\cpu_0|D_iw [11]),
	.datac(\cpu_0|D_iw [16]),
	.datad(\cpu_0|D_iw [14]),
	.cin(gnd),
	.combout(\cpu_0|D_ctrl_alu_subtract~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|D_ctrl_alu_subtract~0 .lut_mask = 16'h9820;
defparam \cpu_0|D_ctrl_alu_subtract~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y20_N8
cycloneii_lcell_comb \cpu_0|D_ctrl_alu_subtract~1 (
// Equation(s):
// \cpu_0|D_ctrl_alu_subtract~1_combout  = (\cpu_0|Equal2~5_combout  & (!\cpu_0|D_iw [12] & (\cpu_0|D_ctrl_alu_subtract~0_combout  & !\cpu_0|D_iw [13])))

	.dataa(\cpu_0|Equal2~5_combout ),
	.datab(\cpu_0|D_iw [12]),
	.datac(\cpu_0|D_ctrl_alu_subtract~0_combout ),
	.datad(\cpu_0|D_iw [13]),
	.cin(gnd),
	.combout(\cpu_0|D_ctrl_alu_subtract~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|D_ctrl_alu_subtract~1 .lut_mask = 16'h0020;
defparam \cpu_0|D_ctrl_alu_subtract~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y20_N30
cycloneii_lcell_comb \cpu_0|Equal2~6 (
// Equation(s):
// \cpu_0|Equal2~6_combout  = (!\cpu_0|D_iw [3] & (!\cpu_0|D_iw [0] & (\cpu_0|D_iw [1] & \cpu_0|D_iw [4])))

	.dataa(\cpu_0|D_iw [3]),
	.datab(\cpu_0|D_iw [0]),
	.datac(\cpu_0|D_iw [1]),
	.datad(\cpu_0|D_iw [4]),
	.cin(gnd),
	.combout(\cpu_0|Equal2~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|Equal2~6 .lut_mask = 16'h1000;
defparam \cpu_0|Equal2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y20_N14
cycloneii_lcell_comb \cpu_0|D_ctrl_logic~9 (
// Equation(s):
// \cpu_0|D_ctrl_logic~9_combout  = (\cpu_0|D_iw [0]) # ((\cpu_0|D_iw [1]) # (\cpu_0|D_iw [3] $ (!\cpu_0|D_iw [4])))

	.dataa(\cpu_0|D_iw [3]),
	.datab(\cpu_0|D_iw [0]),
	.datac(\cpu_0|D_iw [1]),
	.datad(\cpu_0|D_iw [4]),
	.cin(gnd),
	.combout(\cpu_0|D_ctrl_logic~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|D_ctrl_logic~9 .lut_mask = 16'hFEFD;
defparam \cpu_0|D_ctrl_logic~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y20_N22
cycloneii_lcell_comb \cpu_0|Equal2~1 (
// Equation(s):
// \cpu_0|Equal2~1_combout  = (\cpu_0|D_iw [3] & (!\cpu_0|D_iw [0] & (\cpu_0|D_iw [1] & !\cpu_0|D_iw [4])))

	.dataa(\cpu_0|D_iw [3]),
	.datab(\cpu_0|D_iw [0]),
	.datac(\cpu_0|D_iw [1]),
	.datad(\cpu_0|D_iw [4]),
	.cin(gnd),
	.combout(\cpu_0|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|Equal2~1 .lut_mask = 16'h0020;
defparam \cpu_0|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y20_N26
cycloneii_lcell_comb \cpu_0|D_ctrl_alu_subtract~2 (
// Equation(s):
// \cpu_0|D_ctrl_alu_subtract~2_combout  = (\cpu_0|Equal2~1_combout ) # ((\cpu_0|D_iw [2] & (\cpu_0|Equal2~6_combout )) # (!\cpu_0|D_iw [2] & ((!\cpu_0|D_ctrl_logic~9_combout ))))

	.dataa(\cpu_0|D_iw [2]),
	.datab(\cpu_0|Equal2~6_combout ),
	.datac(\cpu_0|D_ctrl_logic~9_combout ),
	.datad(\cpu_0|Equal2~1_combout ),
	.cin(gnd),
	.combout(\cpu_0|D_ctrl_alu_subtract~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|D_ctrl_alu_subtract~2 .lut_mask = 16'hFF8D;
defparam \cpu_0|D_ctrl_alu_subtract~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N22
cycloneii_lcell_comb \cpu_0|E_alu_sub~0 (
// Equation(s):
// \cpu_0|E_alu_sub~0_combout  = (\cpu_0|R_valid~regout  & (((\cpu_0|D_ctrl_alu_subtract~1_combout ) # (\cpu_0|D_ctrl_alu_subtract~2_combout )) # (!\cpu_0|D_ctrl_alu_subtract~4_combout )))

	.dataa(\cpu_0|R_valid~regout ),
	.datab(\cpu_0|D_ctrl_alu_subtract~4_combout ),
	.datac(\cpu_0|D_ctrl_alu_subtract~1_combout ),
	.datad(\cpu_0|D_ctrl_alu_subtract~2_combout ),
	.cin(gnd),
	.combout(\cpu_0|E_alu_sub~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_alu_sub~0 .lut_mask = 16'hAAA2;
defparam \cpu_0|E_alu_sub~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y20_N23
cycloneii_lcell_ff \cpu_0|E_alu_sub (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|E_alu_sub~0_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|E_alu_sub~regout ));

// Location: LCCOMB_X44_Y20_N28
cycloneii_lcell_comb \cpu_0|F_pc[16]~13 (
// Equation(s):
// \cpu_0|F_pc[16]~13_combout  = (\cpu_0|E_alu_sub~regout  & ((\cpu_0|Add1~36_combout ))) # (!\cpu_0|E_alu_sub~regout  & (\cpu_0|Add2~36_combout ))

	.dataa(\cpu_0|Add2~36_combout ),
	.datab(\cpu_0|Add1~36_combout ),
	.datac(vcc),
	.datad(\cpu_0|E_alu_sub~regout ),
	.cin(gnd),
	.combout(\cpu_0|F_pc[16]~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|F_pc[16]~13 .lut_mask = 16'hCCAA;
defparam \cpu_0|F_pc[16]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N10
cycloneii_lcell_comb \cpu_0|E_src1[12]~8 (
// Equation(s):
// \cpu_0|E_src1[12]~8_combout  = (\cpu_0|R_src1~26_combout  & (\cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b [12])) # (!\cpu_0|R_src1~26_combout  & ((\cpu_0|D_iw [16])))

	.dataa(\cpu_0|R_src1~26_combout ),
	.datab(\cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b [12]),
	.datac(vcc),
	.datad(\cpu_0|D_iw [16]),
	.cin(gnd),
	.combout(\cpu_0|E_src1[12]~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_src1[12]~8 .lut_mask = 16'hDD88;
defparam \cpu_0|E_src1[12]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N28
cycloneii_lcell_comb \cpu_0|F_pc_plus_one[7]~14 (
// Equation(s):
// \cpu_0|F_pc_plus_one[7]~14_combout  = (\cpu_0|F_pc [7] & (!\cpu_0|F_pc_plus_one[6]~13 )) # (!\cpu_0|F_pc [7] & ((\cpu_0|F_pc_plus_one[6]~13 ) # (GND)))
// \cpu_0|F_pc_plus_one[7]~15  = CARRY((!\cpu_0|F_pc_plus_one[6]~13 ) # (!\cpu_0|F_pc [7]))

	.dataa(vcc),
	.datab(\cpu_0|F_pc [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu_0|F_pc_plus_one[6]~13 ),
	.combout(\cpu_0|F_pc_plus_one[7]~14_combout ),
	.cout(\cpu_0|F_pc_plus_one[7]~15 ));
// synopsys translate_off
defparam \cpu_0|F_pc_plus_one[7]~14 .lut_mask = 16'h3C3F;
defparam \cpu_0|F_pc_plus_one[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X43_Y16_N31
cycloneii_lcell_ff \cpu_0|F_pc[7] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|F_pc[7]~5_combout ),
	.sdata(\cpu_0|F_pc_plus_one[7]~14_combout ),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(\cpu_0|W_status_reg_pie_inst_nxt~0_combout ),
	.sload(\cpu_0|F_pc_sel_nxt.10~0_combout ),
	.ena(\cpu_0|W_valid~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|F_pc [7]));

// Location: LCCOMB_X41_Y18_N30
cycloneii_lcell_comb \cpu_0|F_pc_plus_one[8]~16 (
// Equation(s):
// \cpu_0|F_pc_plus_one[8]~16_combout  = (\cpu_0|F_pc [8] & (\cpu_0|F_pc_plus_one[7]~15  $ (GND))) # (!\cpu_0|F_pc [8] & (!\cpu_0|F_pc_plus_one[7]~15  & VCC))
// \cpu_0|F_pc_plus_one[8]~17  = CARRY((\cpu_0|F_pc [8] & !\cpu_0|F_pc_plus_one[7]~15 ))

	.dataa(\cpu_0|F_pc [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu_0|F_pc_plus_one[7]~15 ),
	.combout(\cpu_0|F_pc_plus_one[8]~16_combout ),
	.cout(\cpu_0|F_pc_plus_one[8]~17 ));
// synopsys translate_off
defparam \cpu_0|F_pc_plus_one[8]~16 .lut_mask = 16'hA50A;
defparam \cpu_0|F_pc_plus_one[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N0
cycloneii_lcell_comb \cpu_0|F_pc_plus_one[9]~18 (
// Equation(s):
// \cpu_0|F_pc_plus_one[9]~18_combout  = (\cpu_0|F_pc [9] & (!\cpu_0|F_pc_plus_one[8]~17 )) # (!\cpu_0|F_pc [9] & ((\cpu_0|F_pc_plus_one[8]~17 ) # (GND)))
// \cpu_0|F_pc_plus_one[9]~19  = CARRY((!\cpu_0|F_pc_plus_one[8]~17 ) # (!\cpu_0|F_pc [9]))

	.dataa(\cpu_0|F_pc [9]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu_0|F_pc_plus_one[8]~17 ),
	.combout(\cpu_0|F_pc_plus_one[9]~18_combout ),
	.cout(\cpu_0|F_pc_plus_one[9]~19 ));
// synopsys translate_off
defparam \cpu_0|F_pc_plus_one[9]~18 .lut_mask = 16'h5A5F;
defparam \cpu_0|F_pc_plus_one[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N2
cycloneii_lcell_comb \cpu_0|F_pc_plus_one[10]~20 (
// Equation(s):
// \cpu_0|F_pc_plus_one[10]~20_combout  = (\cpu_0|F_pc [10] & (\cpu_0|F_pc_plus_one[9]~19  $ (GND))) # (!\cpu_0|F_pc [10] & (!\cpu_0|F_pc_plus_one[9]~19  & VCC))
// \cpu_0|F_pc_plus_one[10]~21  = CARRY((\cpu_0|F_pc [10] & !\cpu_0|F_pc_plus_one[9]~19 ))

	.dataa(\cpu_0|F_pc [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu_0|F_pc_plus_one[9]~19 ),
	.combout(\cpu_0|F_pc_plus_one[10]~20_combout ),
	.cout(\cpu_0|F_pc_plus_one[10]~21 ));
// synopsys translate_off
defparam \cpu_0|F_pc_plus_one[10]~20 .lut_mask = 16'hA50A;
defparam \cpu_0|F_pc_plus_one[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X44_Y19_N11
cycloneii_lcell_ff \cpu_0|E_src1[12] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|E_src1[12]~8_combout ),
	.sdata(\cpu_0|F_pc_plus_one[10]~20_combout ),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\cpu_0|R_src1~27_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|E_src1 [12]));

// Location: LCCOMB_X37_Y20_N20
cycloneii_lcell_comb \cpu_0|F_iw[17]~58 (
// Equation(s):
// \cpu_0|F_iw[17]~58_combout  = (\cpu_0|F_iw[17]~45_combout  & (((\cpu_0|hbreak_enabled~regout )) # (!\cpu_0|hbreak_req~0_combout ))) # (!\cpu_0|F_iw[17]~45_combout  & (!\cpu_0|D_iw[28]~0_combout  & ((\cpu_0|hbreak_enabled~regout ) # 
// (!\cpu_0|hbreak_req~0_combout ))))

	.dataa(\cpu_0|F_iw[17]~45_combout ),
	.datab(\cpu_0|hbreak_req~0_combout ),
	.datac(\cpu_0|hbreak_enabled~regout ),
	.datad(\cpu_0|D_iw[28]~0_combout ),
	.cin(gnd),
	.combout(\cpu_0|F_iw[17]~58_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|F_iw[17]~58 .lut_mask = 16'hA2F3;
defparam \cpu_0|F_iw[17]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y20_N21
cycloneii_lcell_ff \cpu_0|D_iw[17] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|F_iw[17]~58_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|F_valid~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|D_iw [17]));

// Location: LCCOMB_X44_Y17_N10
cycloneii_lcell_comb \cpu_0|R_src2_lo[11]~11 (
// Equation(s):
// \cpu_0|R_src2_lo[11]~11_combout  = (!\cpu_0|R_src2_lo~0_combout  & ((\cpu_0|R_src2_use_imm~regout  & (\cpu_0|D_iw [17])) # (!\cpu_0|R_src2_use_imm~regout  & ((\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [11])))))

	.dataa(\cpu_0|R_src2_lo~0_combout ),
	.datab(\cpu_0|R_src2_use_imm~regout ),
	.datac(\cpu_0|D_iw [17]),
	.datad(\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [11]),
	.cin(gnd),
	.combout(\cpu_0|R_src2_lo[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|R_src2_lo[11]~11 .lut_mask = 16'h5140;
defparam \cpu_0|R_src2_lo[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y17_N11
cycloneii_lcell_ff \cpu_0|E_src2[11] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|R_src2_lo[11]~11_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|E_src2 [11]));

// Location: LCCOMB_X43_Y20_N16
cycloneii_lcell_comb \cpu_0|Add2~0 (
// Equation(s):
// \cpu_0|Add2~0_combout  = (\cpu_0|E_src1 [0] & (\cpu_0|E_src2 [0] $ (VCC))) # (!\cpu_0|E_src1 [0] & (\cpu_0|E_src2 [0] & VCC))
// \cpu_0|Add2~1  = CARRY((\cpu_0|E_src1 [0] & \cpu_0|E_src2 [0]))

	.dataa(\cpu_0|E_src1 [0]),
	.datab(\cpu_0|E_src2 [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu_0|Add2~0_combout ),
	.cout(\cpu_0|Add2~1 ));
// synopsys translate_off
defparam \cpu_0|Add2~0 .lut_mask = 16'h6688;
defparam \cpu_0|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N18
cycloneii_lcell_comb \cpu_0|Add2~2 (
// Equation(s):
// \cpu_0|Add2~2_combout  = (\cpu_0|E_src1 [1] & ((\cpu_0|E_src2 [1] & (\cpu_0|Add2~1  & VCC)) # (!\cpu_0|E_src2 [1] & (!\cpu_0|Add2~1 )))) # (!\cpu_0|E_src1 [1] & ((\cpu_0|E_src2 [1] & (!\cpu_0|Add2~1 )) # (!\cpu_0|E_src2 [1] & ((\cpu_0|Add2~1 ) # (GND)))))
// \cpu_0|Add2~3  = CARRY((\cpu_0|E_src1 [1] & (!\cpu_0|E_src2 [1] & !\cpu_0|Add2~1 )) # (!\cpu_0|E_src1 [1] & ((!\cpu_0|Add2~1 ) # (!\cpu_0|E_src2 [1]))))

	.dataa(\cpu_0|E_src1 [1]),
	.datab(\cpu_0|E_src2 [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu_0|Add2~1 ),
	.combout(\cpu_0|Add2~2_combout ),
	.cout(\cpu_0|Add2~3 ));
// synopsys translate_off
defparam \cpu_0|Add2~2 .lut_mask = 16'h9617;
defparam \cpu_0|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N20
cycloneii_lcell_comb \cpu_0|Add2~4 (
// Equation(s):
// \cpu_0|Add2~4_combout  = ((\cpu_0|E_src2 [2] $ (\cpu_0|E_src1 [2] $ (!\cpu_0|Add2~3 )))) # (GND)
// \cpu_0|Add2~5  = CARRY((\cpu_0|E_src2 [2] & ((\cpu_0|E_src1 [2]) # (!\cpu_0|Add2~3 ))) # (!\cpu_0|E_src2 [2] & (\cpu_0|E_src1 [2] & !\cpu_0|Add2~3 )))

	.dataa(\cpu_0|E_src2 [2]),
	.datab(\cpu_0|E_src1 [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu_0|Add2~3 ),
	.combout(\cpu_0|Add2~4_combout ),
	.cout(\cpu_0|Add2~5 ));
// synopsys translate_off
defparam \cpu_0|Add2~4 .lut_mask = 16'h698E;
defparam \cpu_0|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N22
cycloneii_lcell_comb \cpu_0|Add2~6 (
// Equation(s):
// \cpu_0|Add2~6_combout  = (\cpu_0|E_src1 [3] & ((\cpu_0|E_src2 [3] & (\cpu_0|Add2~5  & VCC)) # (!\cpu_0|E_src2 [3] & (!\cpu_0|Add2~5 )))) # (!\cpu_0|E_src1 [3] & ((\cpu_0|E_src2 [3] & (!\cpu_0|Add2~5 )) # (!\cpu_0|E_src2 [3] & ((\cpu_0|Add2~5 ) # (GND)))))
// \cpu_0|Add2~7  = CARRY((\cpu_0|E_src1 [3] & (!\cpu_0|E_src2 [3] & !\cpu_0|Add2~5 )) # (!\cpu_0|E_src1 [3] & ((!\cpu_0|Add2~5 ) # (!\cpu_0|E_src2 [3]))))

	.dataa(\cpu_0|E_src1 [3]),
	.datab(\cpu_0|E_src2 [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu_0|Add2~5 ),
	.combout(\cpu_0|Add2~6_combout ),
	.cout(\cpu_0|Add2~7 ));
// synopsys translate_off
defparam \cpu_0|Add2~6 .lut_mask = 16'h9617;
defparam \cpu_0|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N24
cycloneii_lcell_comb \cpu_0|Add2~8 (
// Equation(s):
// \cpu_0|Add2~8_combout  = ((\cpu_0|E_src2 [4] $ (\cpu_0|E_src1 [4] $ (!\cpu_0|Add2~7 )))) # (GND)
// \cpu_0|Add2~9  = CARRY((\cpu_0|E_src2 [4] & ((\cpu_0|E_src1 [4]) # (!\cpu_0|Add2~7 ))) # (!\cpu_0|E_src2 [4] & (\cpu_0|E_src1 [4] & !\cpu_0|Add2~7 )))

	.dataa(\cpu_0|E_src2 [4]),
	.datab(\cpu_0|E_src1 [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu_0|Add2~7 ),
	.combout(\cpu_0|Add2~8_combout ),
	.cout(\cpu_0|Add2~9 ));
// synopsys translate_off
defparam \cpu_0|Add2~8 .lut_mask = 16'h698E;
defparam \cpu_0|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N26
cycloneii_lcell_comb \cpu_0|Add2~10 (
// Equation(s):
// \cpu_0|Add2~10_combout  = (\cpu_0|E_src2 [5] & ((\cpu_0|E_src1 [5] & (\cpu_0|Add2~9  & VCC)) # (!\cpu_0|E_src1 [5] & (!\cpu_0|Add2~9 )))) # (!\cpu_0|E_src2 [5] & ((\cpu_0|E_src1 [5] & (!\cpu_0|Add2~9 )) # (!\cpu_0|E_src1 [5] & ((\cpu_0|Add2~9 ) # 
// (GND)))))
// \cpu_0|Add2~11  = CARRY((\cpu_0|E_src2 [5] & (!\cpu_0|E_src1 [5] & !\cpu_0|Add2~9 )) # (!\cpu_0|E_src2 [5] & ((!\cpu_0|Add2~9 ) # (!\cpu_0|E_src1 [5]))))

	.dataa(\cpu_0|E_src2 [5]),
	.datab(\cpu_0|E_src1 [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu_0|Add2~9 ),
	.combout(\cpu_0|Add2~10_combout ),
	.cout(\cpu_0|Add2~11 ));
// synopsys translate_off
defparam \cpu_0|Add2~10 .lut_mask = 16'h9617;
defparam \cpu_0|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N28
cycloneii_lcell_comb \cpu_0|Add2~12 (
// Equation(s):
// \cpu_0|Add2~12_combout  = ((\cpu_0|E_src2 [6] $ (\cpu_0|E_src1 [6] $ (!\cpu_0|Add2~11 )))) # (GND)
// \cpu_0|Add2~13  = CARRY((\cpu_0|E_src2 [6] & ((\cpu_0|E_src1 [6]) # (!\cpu_0|Add2~11 ))) # (!\cpu_0|E_src2 [6] & (\cpu_0|E_src1 [6] & !\cpu_0|Add2~11 )))

	.dataa(\cpu_0|E_src2 [6]),
	.datab(\cpu_0|E_src1 [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu_0|Add2~11 ),
	.combout(\cpu_0|Add2~12_combout ),
	.cout(\cpu_0|Add2~13 ));
// synopsys translate_off
defparam \cpu_0|Add2~12 .lut_mask = 16'h698E;
defparam \cpu_0|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N30
cycloneii_lcell_comb \cpu_0|Add2~14 (
// Equation(s):
// \cpu_0|Add2~14_combout  = (\cpu_0|E_src2 [7] & ((\cpu_0|E_src1 [7] & (\cpu_0|Add2~13  & VCC)) # (!\cpu_0|E_src1 [7] & (!\cpu_0|Add2~13 )))) # (!\cpu_0|E_src2 [7] & ((\cpu_0|E_src1 [7] & (!\cpu_0|Add2~13 )) # (!\cpu_0|E_src1 [7] & ((\cpu_0|Add2~13 ) # 
// (GND)))))
// \cpu_0|Add2~15  = CARRY((\cpu_0|E_src2 [7] & (!\cpu_0|E_src1 [7] & !\cpu_0|Add2~13 )) # (!\cpu_0|E_src2 [7] & ((!\cpu_0|Add2~13 ) # (!\cpu_0|E_src1 [7]))))

	.dataa(\cpu_0|E_src2 [7]),
	.datab(\cpu_0|E_src1 [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu_0|Add2~13 ),
	.combout(\cpu_0|Add2~14_combout ),
	.cout(\cpu_0|Add2~15 ));
// synopsys translate_off
defparam \cpu_0|Add2~14 .lut_mask = 16'h9617;
defparam \cpu_0|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N0
cycloneii_lcell_comb \cpu_0|Add2~16 (
// Equation(s):
// \cpu_0|Add2~16_combout  = ((\cpu_0|E_src1 [8] $ (\cpu_0|E_src2 [8] $ (!\cpu_0|Add2~15 )))) # (GND)
// \cpu_0|Add2~17  = CARRY((\cpu_0|E_src1 [8] & ((\cpu_0|E_src2 [8]) # (!\cpu_0|Add2~15 ))) # (!\cpu_0|E_src1 [8] & (\cpu_0|E_src2 [8] & !\cpu_0|Add2~15 )))

	.dataa(\cpu_0|E_src1 [8]),
	.datab(\cpu_0|E_src2 [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu_0|Add2~15 ),
	.combout(\cpu_0|Add2~16_combout ),
	.cout(\cpu_0|Add2~17 ));
// synopsys translate_off
defparam \cpu_0|Add2~16 .lut_mask = 16'h698E;
defparam \cpu_0|Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N2
cycloneii_lcell_comb \cpu_0|Add2~18 (
// Equation(s):
// \cpu_0|Add2~18_combout  = (\cpu_0|E_src2 [9] & ((\cpu_0|E_src1 [9] & (\cpu_0|Add2~17  & VCC)) # (!\cpu_0|E_src1 [9] & (!\cpu_0|Add2~17 )))) # (!\cpu_0|E_src2 [9] & ((\cpu_0|E_src1 [9] & (!\cpu_0|Add2~17 )) # (!\cpu_0|E_src1 [9] & ((\cpu_0|Add2~17 ) # 
// (GND)))))
// \cpu_0|Add2~19  = CARRY((\cpu_0|E_src2 [9] & (!\cpu_0|E_src1 [9] & !\cpu_0|Add2~17 )) # (!\cpu_0|E_src2 [9] & ((!\cpu_0|Add2~17 ) # (!\cpu_0|E_src1 [9]))))

	.dataa(\cpu_0|E_src2 [9]),
	.datab(\cpu_0|E_src1 [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu_0|Add2~17 ),
	.combout(\cpu_0|Add2~18_combout ),
	.cout(\cpu_0|Add2~19 ));
// synopsys translate_off
defparam \cpu_0|Add2~18 .lut_mask = 16'h9617;
defparam \cpu_0|Add2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N6
cycloneii_lcell_comb \cpu_0|Add2~22 (
// Equation(s):
// \cpu_0|Add2~22_combout  = (\cpu_0|E_src1 [11] & ((\cpu_0|E_src2 [11] & (\cpu_0|Add2~21  & VCC)) # (!\cpu_0|E_src2 [11] & (!\cpu_0|Add2~21 )))) # (!\cpu_0|E_src1 [11] & ((\cpu_0|E_src2 [11] & (!\cpu_0|Add2~21 )) # (!\cpu_0|E_src2 [11] & ((\cpu_0|Add2~21 ) 
// # (GND)))))
// \cpu_0|Add2~23  = CARRY((\cpu_0|E_src1 [11] & (!\cpu_0|E_src2 [11] & !\cpu_0|Add2~21 )) # (!\cpu_0|E_src1 [11] & ((!\cpu_0|Add2~21 ) # (!\cpu_0|E_src2 [11]))))

	.dataa(\cpu_0|E_src1 [11]),
	.datab(\cpu_0|E_src2 [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu_0|Add2~21 ),
	.combout(\cpu_0|Add2~22_combout ),
	.cout(\cpu_0|Add2~23 ));
// synopsys translate_off
defparam \cpu_0|Add2~22 .lut_mask = 16'h9617;
defparam \cpu_0|Add2~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N8
cycloneii_lcell_comb \cpu_0|Add2~24 (
// Equation(s):
// \cpu_0|Add2~24_combout  = ((\cpu_0|E_src2 [12] $ (\cpu_0|E_src1 [12] $ (!\cpu_0|Add2~23 )))) # (GND)
// \cpu_0|Add2~25  = CARRY((\cpu_0|E_src2 [12] & ((\cpu_0|E_src1 [12]) # (!\cpu_0|Add2~23 ))) # (!\cpu_0|E_src2 [12] & (\cpu_0|E_src1 [12] & !\cpu_0|Add2~23 )))

	.dataa(\cpu_0|E_src2 [12]),
	.datab(\cpu_0|E_src1 [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu_0|Add2~23 ),
	.combout(\cpu_0|Add2~24_combout ),
	.cout(\cpu_0|Add2~25 ));
// synopsys translate_off
defparam \cpu_0|Add2~24 .lut_mask = 16'h698E;
defparam \cpu_0|Add2~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N10
cycloneii_lcell_comb \cpu_0|Add2~26 (
// Equation(s):
// \cpu_0|Add2~26_combout  = (\cpu_0|E_src2 [13] & ((\cpu_0|E_src1 [13] & (\cpu_0|Add2~25  & VCC)) # (!\cpu_0|E_src1 [13] & (!\cpu_0|Add2~25 )))) # (!\cpu_0|E_src2 [13] & ((\cpu_0|E_src1 [13] & (!\cpu_0|Add2~25 )) # (!\cpu_0|E_src1 [13] & ((\cpu_0|Add2~25 ) 
// # (GND)))))
// \cpu_0|Add2~27  = CARRY((\cpu_0|E_src2 [13] & (!\cpu_0|E_src1 [13] & !\cpu_0|Add2~25 )) # (!\cpu_0|E_src2 [13] & ((!\cpu_0|Add2~25 ) # (!\cpu_0|E_src1 [13]))))

	.dataa(\cpu_0|E_src2 [13]),
	.datab(\cpu_0|E_src1 [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu_0|Add2~25 ),
	.combout(\cpu_0|Add2~26_combout ),
	.cout(\cpu_0|Add2~27 ));
// synopsys translate_off
defparam \cpu_0|Add2~26 .lut_mask = 16'h9617;
defparam \cpu_0|Add2~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N12
cycloneii_lcell_comb \cpu_0|Add2~28 (
// Equation(s):
// \cpu_0|Add2~28_combout  = ((\cpu_0|E_src1 [14] $ (\cpu_0|E_src2 [14] $ (!\cpu_0|Add2~27 )))) # (GND)
// \cpu_0|Add2~29  = CARRY((\cpu_0|E_src1 [14] & ((\cpu_0|E_src2 [14]) # (!\cpu_0|Add2~27 ))) # (!\cpu_0|E_src1 [14] & (\cpu_0|E_src2 [14] & !\cpu_0|Add2~27 )))

	.dataa(\cpu_0|E_src1 [14]),
	.datab(\cpu_0|E_src2 [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu_0|Add2~27 ),
	.combout(\cpu_0|Add2~28_combout ),
	.cout(\cpu_0|Add2~29 ));
// synopsys translate_off
defparam \cpu_0|Add2~28 .lut_mask = 16'h698E;
defparam \cpu_0|Add2~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N22
cycloneii_lcell_comb \cpu_0|F_pc[12]~9 (
// Equation(s):
// \cpu_0|F_pc[12]~9_combout  = (\cpu_0|E_alu_sub~regout  & (\cpu_0|Add1~28_combout )) # (!\cpu_0|E_alu_sub~regout  & ((\cpu_0|Add2~28_combout )))

	.dataa(\cpu_0|Add1~28_combout ),
	.datab(\cpu_0|Add2~28_combout ),
	.datac(vcc),
	.datad(\cpu_0|E_alu_sub~regout ),
	.cin(gnd),
	.combout(\cpu_0|F_pc[12]~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|F_pc[12]~9 .lut_mask = 16'hAACC;
defparam \cpu_0|F_pc[12]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N4
cycloneii_lcell_comb \cpu_0|F_pc_plus_one[11]~22 (
// Equation(s):
// \cpu_0|F_pc_plus_one[11]~22_combout  = (\cpu_0|F_pc [11] & (!\cpu_0|F_pc_plus_one[10]~21 )) # (!\cpu_0|F_pc [11] & ((\cpu_0|F_pc_plus_one[10]~21 ) # (GND)))
// \cpu_0|F_pc_plus_one[11]~23  = CARRY((!\cpu_0|F_pc_plus_one[10]~21 ) # (!\cpu_0|F_pc [11]))

	.dataa(\cpu_0|F_pc [11]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu_0|F_pc_plus_one[10]~21 ),
	.combout(\cpu_0|F_pc_plus_one[11]~22_combout ),
	.cout(\cpu_0|F_pc_plus_one[11]~23 ));
// synopsys translate_off
defparam \cpu_0|F_pc_plus_one[11]~22 .lut_mask = 16'h5A5F;
defparam \cpu_0|F_pc_plus_one[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N6
cycloneii_lcell_comb \cpu_0|F_pc_plus_one[12]~24 (
// Equation(s):
// \cpu_0|F_pc_plus_one[12]~24_combout  = (\cpu_0|F_pc [12] & (\cpu_0|F_pc_plus_one[11]~23  $ (GND))) # (!\cpu_0|F_pc [12] & (!\cpu_0|F_pc_plus_one[11]~23  & VCC))
// \cpu_0|F_pc_plus_one[12]~25  = CARRY((\cpu_0|F_pc [12] & !\cpu_0|F_pc_plus_one[11]~23 ))

	.dataa(vcc),
	.datab(\cpu_0|F_pc [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu_0|F_pc_plus_one[11]~23 ),
	.combout(\cpu_0|F_pc_plus_one[12]~24_combout ),
	.cout(\cpu_0|F_pc_plus_one[12]~25 ));
// synopsys translate_off
defparam \cpu_0|F_pc_plus_one[12]~24 .lut_mask = 16'hC30C;
defparam \cpu_0|F_pc_plus_one[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X41_Y17_N23
cycloneii_lcell_ff \cpu_0|F_pc[12] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|F_pc[12]~9_combout ),
	.sdata(\cpu_0|F_pc_plus_one[12]~24_combout ),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(\cpu_0|W_status_reg_pie_inst_nxt~0_combout ),
	.sload(\cpu_0|F_pc_sel_nxt.10~0_combout ),
	.ena(\cpu_0|W_valid~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|F_pc [12]));

// Location: LCCOMB_X41_Y17_N8
cycloneii_lcell_comb \cpu_0|F_pc_plus_one[13]~26 (
// Equation(s):
// \cpu_0|F_pc_plus_one[13]~26_combout  = (\cpu_0|F_pc [13] & (!\cpu_0|F_pc_plus_one[12]~25 )) # (!\cpu_0|F_pc [13] & ((\cpu_0|F_pc_plus_one[12]~25 ) # (GND)))
// \cpu_0|F_pc_plus_one[13]~27  = CARRY((!\cpu_0|F_pc_plus_one[12]~25 ) # (!\cpu_0|F_pc [13]))

	.dataa(\cpu_0|F_pc [13]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu_0|F_pc_plus_one[12]~25 ),
	.combout(\cpu_0|F_pc_plus_one[13]~26_combout ),
	.cout(\cpu_0|F_pc_plus_one[13]~27 ));
// synopsys translate_off
defparam \cpu_0|F_pc_plus_one[13]~26 .lut_mask = 16'h5A5F;
defparam \cpu_0|F_pc_plus_one[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N10
cycloneii_lcell_comb \cpu_0|F_pc_plus_one[14]~28 (
// Equation(s):
// \cpu_0|F_pc_plus_one[14]~28_combout  = (\cpu_0|F_pc [14] & (\cpu_0|F_pc_plus_one[13]~27  $ (GND))) # (!\cpu_0|F_pc [14] & (!\cpu_0|F_pc_plus_one[13]~27  & VCC))
// \cpu_0|F_pc_plus_one[14]~29  = CARRY((\cpu_0|F_pc [14] & !\cpu_0|F_pc_plus_one[13]~27 ))

	.dataa(vcc),
	.datab(\cpu_0|F_pc [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu_0|F_pc_plus_one[13]~27 ),
	.combout(\cpu_0|F_pc_plus_one[14]~28_combout ),
	.cout(\cpu_0|F_pc_plus_one[14]~29 ));
// synopsys translate_off
defparam \cpu_0|F_pc_plus_one[14]~28 .lut_mask = 16'hC30C;
defparam \cpu_0|F_pc_plus_one[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N12
cycloneii_lcell_comb \cpu_0|F_pc_plus_one[15]~30 (
// Equation(s):
// \cpu_0|F_pc_plus_one[15]~30_combout  = (\cpu_0|F_pc [15] & (!\cpu_0|F_pc_plus_one[14]~29 )) # (!\cpu_0|F_pc [15] & ((\cpu_0|F_pc_plus_one[14]~29 ) # (GND)))
// \cpu_0|F_pc_plus_one[15]~31  = CARRY((!\cpu_0|F_pc_plus_one[14]~29 ) # (!\cpu_0|F_pc [15]))

	.dataa(vcc),
	.datab(\cpu_0|F_pc [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu_0|F_pc_plus_one[14]~29 ),
	.combout(\cpu_0|F_pc_plus_one[15]~30_combout ),
	.cout(\cpu_0|F_pc_plus_one[15]~31 ));
// synopsys translate_off
defparam \cpu_0|F_pc_plus_one[15]~30 .lut_mask = 16'h3C3F;
defparam \cpu_0|F_pc_plus_one[15]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X41_Y17_N29
cycloneii_lcell_ff \cpu_0|F_pc[15] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|F_pc[15]~12_combout ),
	.sdata(\cpu_0|F_pc_plus_one[15]~30_combout ),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(\cpu_0|W_status_reg_pie_inst_nxt~0_combout ),
	.sload(\cpu_0|F_pc_sel_nxt.10~0_combout ),
	.ena(\cpu_0|W_valid~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|F_pc [15]));

// Location: LCCOMB_X41_Y17_N14
cycloneii_lcell_comb \cpu_0|F_pc_plus_one[16]~32 (
// Equation(s):
// \cpu_0|F_pc_plus_one[16]~32_combout  = (\cpu_0|F_pc [16] & (\cpu_0|F_pc_plus_one[15]~31  $ (GND))) # (!\cpu_0|F_pc [16] & (!\cpu_0|F_pc_plus_one[15]~31  & VCC))
// \cpu_0|F_pc_plus_one[16]~33  = CARRY((\cpu_0|F_pc [16] & !\cpu_0|F_pc_plus_one[15]~31 ))

	.dataa(vcc),
	.datab(\cpu_0|F_pc [16]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu_0|F_pc_plus_one[15]~31 ),
	.combout(\cpu_0|F_pc_plus_one[16]~32_combout ),
	.cout(\cpu_0|F_pc_plus_one[16]~33 ));
// synopsys translate_off
defparam \cpu_0|F_pc_plus_one[16]~32 .lut_mask = 16'hC30C;
defparam \cpu_0|F_pc_plus_one[16]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X44_Y20_N29
cycloneii_lcell_ff \cpu_0|F_pc[16] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|F_pc[16]~13_combout ),
	.sdata(\cpu_0|F_pc_plus_one[16]~32_combout ),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(\cpu_0|W_status_reg_pie_inst_nxt~0_combout ),
	.sload(\cpu_0|F_pc_sel_nxt.10~0_combout ),
	.ena(\cpu_0|W_valid~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|F_pc [16]));

// Location: LCCOMB_X41_Y17_N16
cycloneii_lcell_comb \cpu_0|F_pc_plus_one[17]~34 (
// Equation(s):
// \cpu_0|F_pc_plus_one[17]~34_combout  = (\cpu_0|F_pc [17] & ((\cpu_0|F_pc_plus_one[16]~33 ) # (GND))) # (!\cpu_0|F_pc [17] & (!\cpu_0|F_pc_plus_one[16]~33 ))
// \cpu_0|F_pc_plus_one[17]~35  = CARRY((\cpu_0|F_pc [17]) # (!\cpu_0|F_pc_plus_one[16]~33 ))

	.dataa(\cpu_0|F_pc [17]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu_0|F_pc_plus_one[16]~33 ),
	.combout(\cpu_0|F_pc_plus_one[17]~34_combout ),
	.cout(\cpu_0|F_pc_plus_one[17]~35 ));
// synopsys translate_off
defparam \cpu_0|F_pc_plus_one[17]~34 .lut_mask = 16'hA5AF;
defparam \cpu_0|F_pc_plus_one[17]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X42_Y17_N19
cycloneii_lcell_ff \cpu_0|E_src1[19] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|E_src1[19]~1_combout ),
	.sdata(\cpu_0|F_pc_plus_one[17]~34_combout ),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\cpu_0|R_src1~27_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|E_src1 [19]));

// Location: LCCOMB_X45_Y18_N24
cycloneii_lcell_comb \cpu_0|E_src2[16]~4 (
// Equation(s):
// \cpu_0|E_src2[16]~4_combout  = (\cpu_0|R_src2_use_imm~regout  & (\cpu_0|D_iw [21])) # (!\cpu_0|R_src2_use_imm~regout  & ((\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [16])))

	.dataa(\cpu_0|D_iw [21]),
	.datab(\cpu_0|R_src2_use_imm~regout ),
	.datac(vcc),
	.datad(\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [16]),
	.cin(gnd),
	.combout(\cpu_0|E_src2[16]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_src2[16]~4 .lut_mask = 16'hBB88;
defparam \cpu_0|E_src2[16]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y18_N25
cycloneii_lcell_ff \cpu_0|E_src2[16] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|E_src2[16]~4_combout ),
	.sdata(\cpu_0|D_iw [6]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(\cpu_0|R_src2_hi~0_combout ),
	.sload(\cpu_0|R_ctrl_hi_imm16~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|E_src2 [16]));

// Location: LCCOMB_X43_Y19_N14
cycloneii_lcell_comb \cpu_0|Add2~30 (
// Equation(s):
// \cpu_0|Add2~30_combout  = (\cpu_0|E_src2 [15] & ((\cpu_0|E_src1 [15] & (\cpu_0|Add2~29  & VCC)) # (!\cpu_0|E_src1 [15] & (!\cpu_0|Add2~29 )))) # (!\cpu_0|E_src2 [15] & ((\cpu_0|E_src1 [15] & (!\cpu_0|Add2~29 )) # (!\cpu_0|E_src1 [15] & ((\cpu_0|Add2~29 ) 
// # (GND)))))
// \cpu_0|Add2~31  = CARRY((\cpu_0|E_src2 [15] & (!\cpu_0|E_src1 [15] & !\cpu_0|Add2~29 )) # (!\cpu_0|E_src2 [15] & ((!\cpu_0|Add2~29 ) # (!\cpu_0|E_src1 [15]))))

	.dataa(\cpu_0|E_src2 [15]),
	.datab(\cpu_0|E_src1 [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu_0|Add2~29 ),
	.combout(\cpu_0|Add2~30_combout ),
	.cout(\cpu_0|Add2~31 ));
// synopsys translate_off
defparam \cpu_0|Add2~30 .lut_mask = 16'h9617;
defparam \cpu_0|Add2~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N24
cycloneii_lcell_comb \cpu_0|Add2~40 (
// Equation(s):
// \cpu_0|Add2~40_combout  = ((\cpu_0|E_src1 [20] $ (\cpu_0|E_src2 [20] $ (!\cpu_0|Add2~39 )))) # (GND)
// \cpu_0|Add2~41  = CARRY((\cpu_0|E_src1 [20] & ((\cpu_0|E_src2 [20]) # (!\cpu_0|Add2~39 ))) # (!\cpu_0|E_src1 [20] & (\cpu_0|E_src2 [20] & !\cpu_0|Add2~39 )))

	.dataa(\cpu_0|E_src1 [20]),
	.datab(\cpu_0|E_src2 [20]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu_0|Add2~39 ),
	.combout(\cpu_0|Add2~40_combout ),
	.cout(\cpu_0|Add2~41 ));
// synopsys translate_off
defparam \cpu_0|Add2~40 .lut_mask = 16'h698E;
defparam \cpu_0|Add2~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N28
cycloneii_lcell_comb \cpu_0|Add2~44 (
// Equation(s):
// \cpu_0|Add2~44_combout  = ((\cpu_0|E_src2 [22] $ (\cpu_0|E_src1 [22] $ (!\cpu_0|Add2~43 )))) # (GND)
// \cpu_0|Add2~45  = CARRY((\cpu_0|E_src2 [22] & ((\cpu_0|E_src1 [22]) # (!\cpu_0|Add2~43 ))) # (!\cpu_0|E_src2 [22] & (\cpu_0|E_src1 [22] & !\cpu_0|Add2~43 )))

	.dataa(\cpu_0|E_src2 [22]),
	.datab(\cpu_0|E_src1 [22]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu_0|Add2~43 ),
	.combout(\cpu_0|Add2~44_combout ),
	.cout(\cpu_0|Add2~45 ));
// synopsys translate_off
defparam \cpu_0|Add2~44 .lut_mask = 16'h698E;
defparam \cpu_0|Add2~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N4
cycloneii_lcell_comb \cpu_0|Add2~52 (
// Equation(s):
// \cpu_0|Add2~52_combout  = ((\cpu_0|E_src2 [26] $ (\cpu_0|E_src1 [26] $ (!\cpu_0|Add2~51 )))) # (GND)
// \cpu_0|Add2~53  = CARRY((\cpu_0|E_src2 [26] & ((\cpu_0|E_src1 [26]) # (!\cpu_0|Add2~51 ))) # (!\cpu_0|E_src2 [26] & (\cpu_0|E_src1 [26] & !\cpu_0|Add2~51 )))

	.dataa(\cpu_0|E_src2 [26]),
	.datab(\cpu_0|E_src1 [26]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu_0|Add2~51 ),
	.combout(\cpu_0|Add2~52_combout ),
	.cout(\cpu_0|Add2~53 ));
// synopsys translate_off
defparam \cpu_0|Add2~52 .lut_mask = 16'h698E;
defparam \cpu_0|Add2~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N14
cycloneii_lcell_comb \cpu_0|Add2~62 (
// Equation(s):
// \cpu_0|Add2~62_combout  = (\cpu_0|E_arith_src1 [31] & ((\cpu_0|E_arith_src2 [31] & (\cpu_0|Add2~61  & VCC)) # (!\cpu_0|E_arith_src2 [31] & (!\cpu_0|Add2~61 )))) # (!\cpu_0|E_arith_src1 [31] & ((\cpu_0|E_arith_src2 [31] & (!\cpu_0|Add2~61 )) # 
// (!\cpu_0|E_arith_src2 [31] & ((\cpu_0|Add2~61 ) # (GND)))))
// \cpu_0|Add2~63  = CARRY((\cpu_0|E_arith_src1 [31] & (!\cpu_0|E_arith_src2 [31] & !\cpu_0|Add2~61 )) # (!\cpu_0|E_arith_src1 [31] & ((!\cpu_0|Add2~61 ) # (!\cpu_0|E_arith_src2 [31]))))

	.dataa(\cpu_0|E_arith_src1 [31]),
	.datab(\cpu_0|E_arith_src2 [31]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu_0|Add2~61 ),
	.combout(\cpu_0|Add2~62_combout ),
	.cout(\cpu_0|Add2~63 ));
// synopsys translate_off
defparam \cpu_0|Add2~62 .lut_mask = 16'h9617;
defparam \cpu_0|Add2~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N4
cycloneii_lcell_comb \cpu_0|D_ctrl_shift_logical~1 (
// Equation(s):
// \cpu_0|D_ctrl_shift_logical~1_combout  = (\cpu_0|D_iw [15] & (!\cpu_0|D_iw [16] & \cpu_0|D_ctrl_shift_logical~0_combout ))

	.dataa(vcc),
	.datab(\cpu_0|D_iw [15]),
	.datac(\cpu_0|D_iw [16]),
	.datad(\cpu_0|D_ctrl_shift_logical~0_combout ),
	.cin(gnd),
	.combout(\cpu_0|D_ctrl_shift_logical~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|D_ctrl_shift_logical~1 .lut_mask = 16'h0C00;
defparam \cpu_0|D_ctrl_shift_logical~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y18_N5
cycloneii_lcell_ff \cpu_0|R_ctrl_shift_logical (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|D_ctrl_shift_logical~1_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|R_ctrl_shift_logical~regout ));

// Location: LCCOMB_X37_Y17_N24
cycloneii_lcell_comb \cpu_0|D_ctrl_shift_rot_right~0 (
// Equation(s):
// \cpu_0|D_ctrl_shift_rot_right~0_combout  = (\cpu_0|Equal2~5_combout  & (\cpu_0|D_iw [14] & (\cpu_0|D_iw [12] & !\cpu_0|D_iw [13])))

	.dataa(\cpu_0|Equal2~5_combout ),
	.datab(\cpu_0|D_iw [14]),
	.datac(\cpu_0|D_iw [12]),
	.datad(\cpu_0|D_iw [13]),
	.cin(gnd),
	.combout(\cpu_0|D_ctrl_shift_rot_right~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|D_ctrl_shift_rot_right~0 .lut_mask = 16'h0080;
defparam \cpu_0|D_ctrl_shift_rot_right~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y17_N25
cycloneii_lcell_ff \cpu_0|R_ctrl_shift_rot_right (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|D_ctrl_shift_rot_right~0_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|R_ctrl_shift_rot_right~regout ));

// Location: LCCOMB_X41_Y20_N26
cycloneii_lcell_comb \cpu_0|E_shift_rot_result_nxt[2]~18 (
// Equation(s):
// \cpu_0|E_shift_rot_result_nxt[2]~18_combout  = (\cpu_0|R_ctrl_shift_rot_right~regout  & (\cpu_0|E_shift_rot_result [3])) # (!\cpu_0|R_ctrl_shift_rot_right~regout  & ((\cpu_0|E_shift_rot_result [1])))

	.dataa(\cpu_0|E_shift_rot_result [3]),
	.datab(\cpu_0|R_ctrl_shift_rot_right~regout ),
	.datac(vcc),
	.datad(\cpu_0|E_shift_rot_result [1]),
	.cin(gnd),
	.combout(\cpu_0|E_shift_rot_result_nxt[2]~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_shift_rot_result_nxt[2]~18 .lut_mask = 16'hBB88;
defparam \cpu_0|E_shift_rot_result_nxt[2]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y20_N27
cycloneii_lcell_ff \cpu_0|E_shift_rot_result[2] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|E_shift_rot_result_nxt[2]~18_combout ),
	.sdata(\cpu_0|E_src1 [2]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\cpu_0|E_new_inst~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|E_shift_rot_result [2]));

// Location: LCCOMB_X41_Y20_N12
cycloneii_lcell_comb \cpu_0|E_shift_rot_result_nxt[1]~20 (
// Equation(s):
// \cpu_0|E_shift_rot_result_nxt[1]~20_combout  = (\cpu_0|R_ctrl_shift_rot_right~regout  & ((\cpu_0|E_shift_rot_result [2]))) # (!\cpu_0|R_ctrl_shift_rot_right~regout  & (\cpu_0|E_shift_rot_result [0]))

	.dataa(\cpu_0|E_shift_rot_result [0]),
	.datab(\cpu_0|E_shift_rot_result [2]),
	.datac(vcc),
	.datad(\cpu_0|R_ctrl_shift_rot_right~regout ),
	.cin(gnd),
	.combout(\cpu_0|E_shift_rot_result_nxt[1]~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_shift_rot_result_nxt[1]~20 .lut_mask = 16'hCCAA;
defparam \cpu_0|E_shift_rot_result_nxt[1]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y20_N13
cycloneii_lcell_ff \cpu_0|E_shift_rot_result[1] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|E_shift_rot_result_nxt[1]~20_combout ),
	.sdata(\cpu_0|E_src1 [1]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\cpu_0|E_new_inst~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|E_shift_rot_result [1]));

// Location: LCCOMB_X44_Y18_N16
cycloneii_lcell_comb \cpu_0|E_shift_rot_result_nxt[0]~21 (
// Equation(s):
// \cpu_0|E_shift_rot_result_nxt[0]~21_combout  = (\cpu_0|R_ctrl_shift_rot_right~regout  & (\cpu_0|E_shift_rot_result [1])) # (!\cpu_0|R_ctrl_shift_rot_right~regout  & ((\cpu_0|E_shift_rot_fill_bit~0_combout )))

	.dataa(\cpu_0|R_ctrl_shift_rot_right~regout ),
	.datab(\cpu_0|E_shift_rot_result [1]),
	.datac(vcc),
	.datad(\cpu_0|E_shift_rot_fill_bit~0_combout ),
	.cin(gnd),
	.combout(\cpu_0|E_shift_rot_result_nxt[0]~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_shift_rot_result_nxt[0]~21 .lut_mask = 16'hDD88;
defparam \cpu_0|E_shift_rot_result_nxt[0]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y18_N17
cycloneii_lcell_ff \cpu_0|E_shift_rot_result[0] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|E_shift_rot_result_nxt[0]~21_combout ),
	.sdata(\cpu_0|E_src1 [0]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\cpu_0|E_new_inst~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|E_shift_rot_result [0]));

// Location: LCCOMB_X44_Y18_N30
cycloneii_lcell_comb \cpu_0|E_shift_rot_fill_bit~0 (
// Equation(s):
// \cpu_0|E_shift_rot_fill_bit~0_combout  = (!\cpu_0|R_ctrl_shift_logical~regout  & ((\cpu_0|R_ctrl_rot_right~regout  & (\cpu_0|E_shift_rot_result [0])) # (!\cpu_0|R_ctrl_rot_right~regout  & ((\cpu_0|E_shift_rot_result [31])))))

	.dataa(\cpu_0|R_ctrl_rot_right~regout ),
	.datab(\cpu_0|R_ctrl_shift_logical~regout ),
	.datac(\cpu_0|E_shift_rot_result [0]),
	.datad(\cpu_0|E_shift_rot_result [31]),
	.cin(gnd),
	.combout(\cpu_0|E_shift_rot_fill_bit~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_shift_rot_fill_bit~0 .lut_mask = 16'h3120;
defparam \cpu_0|E_shift_rot_fill_bit~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N14
cycloneii_lcell_comb \cpu_0|E_shift_rot_result_nxt[28]~27 (
// Equation(s):
// \cpu_0|E_shift_rot_result_nxt[28]~27_combout  = (\cpu_0|R_ctrl_shift_rot_right~regout  & ((\cpu_0|E_shift_rot_result [29]))) # (!\cpu_0|R_ctrl_shift_rot_right~regout  & (\cpu_0|E_shift_rot_result [27]))

	.dataa(\cpu_0|E_shift_rot_result [27]),
	.datab(\cpu_0|E_shift_rot_result [29]),
	.datac(vcc),
	.datad(\cpu_0|R_ctrl_shift_rot_right~regout ),
	.cin(gnd),
	.combout(\cpu_0|E_shift_rot_result_nxt[28]~27_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_shift_rot_result_nxt[28]~27 .lut_mask = 16'hCCAA;
defparam \cpu_0|E_shift_rot_result_nxt[28]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y18_N15
cycloneii_lcell_ff \cpu_0|E_shift_rot_result[28] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|E_shift_rot_result_nxt[28]~27_combout ),
	.sdata(\cpu_0|E_src1 [28]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\cpu_0|E_new_inst~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|E_shift_rot_result [28]));

// Location: LCCOMB_X44_Y18_N18
cycloneii_lcell_comb \cpu_0|E_shift_rot_result_nxt[29]~31 (
// Equation(s):
// \cpu_0|E_shift_rot_result_nxt[29]~31_combout  = (\cpu_0|R_ctrl_shift_rot_right~regout  & ((\cpu_0|E_shift_rot_result [30]))) # (!\cpu_0|R_ctrl_shift_rot_right~regout  & (\cpu_0|E_shift_rot_result [28]))

	.dataa(\cpu_0|R_ctrl_shift_rot_right~regout ),
	.datab(\cpu_0|E_shift_rot_result [28]),
	.datac(vcc),
	.datad(\cpu_0|E_shift_rot_result [30]),
	.cin(gnd),
	.combout(\cpu_0|E_shift_rot_result_nxt[29]~31_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_shift_rot_result_nxt[29]~31 .lut_mask = 16'hEE44;
defparam \cpu_0|E_shift_rot_result_nxt[29]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y18_N19
cycloneii_lcell_ff \cpu_0|E_shift_rot_result[29] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|E_shift_rot_result_nxt[29]~31_combout ),
	.sdata(\cpu_0|E_src1 [29]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\cpu_0|E_new_inst~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|E_shift_rot_result [29]));

// Location: LCCOMB_X44_Y18_N12
cycloneii_lcell_comb \cpu_0|E_shift_rot_result_nxt[30]~25 (
// Equation(s):
// \cpu_0|E_shift_rot_result_nxt[30]~25_combout  = (\cpu_0|R_ctrl_shift_rot_right~regout  & ((\cpu_0|E_shift_rot_result [31]))) # (!\cpu_0|R_ctrl_shift_rot_right~regout  & (\cpu_0|E_shift_rot_result [29]))

	.dataa(\cpu_0|R_ctrl_shift_rot_right~regout ),
	.datab(\cpu_0|E_shift_rot_result [29]),
	.datac(vcc),
	.datad(\cpu_0|E_shift_rot_result [31]),
	.cin(gnd),
	.combout(\cpu_0|E_shift_rot_result_nxt[30]~25_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_shift_rot_result_nxt[30]~25 .lut_mask = 16'hEE44;
defparam \cpu_0|E_shift_rot_result_nxt[30]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y18_N13
cycloneii_lcell_ff \cpu_0|E_shift_rot_result[30] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|E_shift_rot_result_nxt[30]~25_combout ),
	.sdata(\cpu_0|E_src1 [30]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\cpu_0|E_new_inst~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|E_shift_rot_result [30]));

// Location: LCCOMB_X44_Y18_N26
cycloneii_lcell_comb \cpu_0|E_shift_rot_result_nxt[31]~23 (
// Equation(s):
// \cpu_0|E_shift_rot_result_nxt[31]~23_combout  = (\cpu_0|R_ctrl_shift_rot_right~regout  & (\cpu_0|E_shift_rot_fill_bit~0_combout )) # (!\cpu_0|R_ctrl_shift_rot_right~regout  & ((\cpu_0|E_shift_rot_result [30])))

	.dataa(\cpu_0|R_ctrl_shift_rot_right~regout ),
	.datab(\cpu_0|E_shift_rot_fill_bit~0_combout ),
	.datac(vcc),
	.datad(\cpu_0|E_shift_rot_result [30]),
	.cin(gnd),
	.combout(\cpu_0|E_shift_rot_result_nxt[31]~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_shift_rot_result_nxt[31]~23 .lut_mask = 16'hDD88;
defparam \cpu_0|E_shift_rot_result_nxt[31]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y19_N10
cycloneii_lcell_comb \cpu_0|R_src1[31]~38 (
// Equation(s):
// \cpu_0|R_src1[31]~38_combout  = (!\cpu_0|R_src1~27_combout  & (\cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b [31] & ((!\cpu_0|R_ctrl_jmp_direct~regout ) # (!\cpu_0|E_valid~regout ))))

	.dataa(\cpu_0|E_valid~regout ),
	.datab(\cpu_0|R_src1~27_combout ),
	.datac(\cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b [31]),
	.datad(\cpu_0|R_ctrl_jmp_direct~regout ),
	.cin(gnd),
	.combout(\cpu_0|R_src1[31]~38_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|R_src1[31]~38 .lut_mask = 16'h1030;
defparam \cpu_0|R_src1[31]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y19_N11
cycloneii_lcell_ff \cpu_0|E_src1[31] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|R_src1[31]~38_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|E_src1 [31]));

// Location: LCFF_X44_Y18_N27
cycloneii_lcell_ff \cpu_0|E_shift_rot_result[31] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|E_shift_rot_result_nxt[31]~23_combout ),
	.sdata(\cpu_0|E_src1 [31]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\cpu_0|E_new_inst~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|E_shift_rot_result [31]));

// Location: LCCOMB_X44_Y18_N28
cycloneii_lcell_comb \cpu_0|E_logic_result[31]~30 (
// Equation(s):
// \cpu_0|E_logic_result[31]~30_combout  = (\cpu_0|E_src1 [31] & (\cpu_0|R_logic_op [1] $ (((\cpu_0|R_logic_op [0] & \cpu_0|E_src2 [31]))))) # (!\cpu_0|E_src1 [31] & ((\cpu_0|R_logic_op [1] & ((\cpu_0|E_src2 [31]))) # (!\cpu_0|R_logic_op [1] & 
// (!\cpu_0|R_logic_op [0] & !\cpu_0|E_src2 [31]))))

	.dataa(\cpu_0|R_logic_op [1]),
	.datab(\cpu_0|R_logic_op [0]),
	.datac(\cpu_0|E_src1 [31]),
	.datad(\cpu_0|E_src2 [31]),
	.cin(gnd),
	.combout(\cpu_0|E_logic_result[31]~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_logic_result[31]~30 .lut_mask = 16'h6AA1;
defparam \cpu_0|E_logic_result[31]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y18_N2
cycloneii_lcell_comb \cpu_0|E_alu_result[31]~39 (
// Equation(s):
// \cpu_0|E_alu_result[31]~39_combout  = (\cpu_0|W_alu_result[26]~22_combout  & ((\cpu_0|E_shift_rot_result [31]) # ((!\cpu_0|W_alu_result[26]~21_combout )))) # (!\cpu_0|W_alu_result[26]~22_combout  & (((\cpu_0|W_alu_result[26]~21_combout  & 
// \cpu_0|E_logic_result[31]~30_combout ))))

	.dataa(\cpu_0|W_alu_result[26]~22_combout ),
	.datab(\cpu_0|E_shift_rot_result [31]),
	.datac(\cpu_0|W_alu_result[26]~21_combout ),
	.datad(\cpu_0|E_logic_result[31]~30_combout ),
	.cin(gnd),
	.combout(\cpu_0|E_alu_result[31]~39_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_alu_result[31]~39 .lut_mask = 16'hDA8A;
defparam \cpu_0|E_alu_result[31]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N26
cycloneii_lcell_comb \cpu_0|E_alu_result[31]~40 (
// Equation(s):
// \cpu_0|E_alu_result[31]~40_combout  = (\cpu_0|W_alu_result[26]~21_combout  & (((\cpu_0|E_alu_result[31]~39_combout )))) # (!\cpu_0|W_alu_result[26]~21_combout  & ((\cpu_0|E_alu_result[31]~39_combout  & (\cpu_0|Add1~62_combout )) # 
// (!\cpu_0|E_alu_result[31]~39_combout  & ((\cpu_0|Add2~62_combout )))))

	.dataa(\cpu_0|Add1~62_combout ),
	.datab(\cpu_0|W_alu_result[26]~21_combout ),
	.datac(\cpu_0|Add2~62_combout ),
	.datad(\cpu_0|E_alu_result[31]~39_combout ),
	.cin(gnd),
	.combout(\cpu_0|E_alu_result[31]~40_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_alu_result[31]~40 .lut_mask = 16'hEE30;
defparam \cpu_0|E_alu_result[31]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N22
cycloneii_lcell_comb \cpu_0|E_alu_result[31]~53 (
// Equation(s):
// \cpu_0|E_alu_result[31]~53_combout  = (!\cpu_0|R_ctrl_br_cmp~regout  & (!\cpu_0|R_ctrl_rdctl_inst~regout  & \cpu_0|E_alu_result[31]~40_combout ))

	.dataa(vcc),
	.datab(\cpu_0|R_ctrl_br_cmp~regout ),
	.datac(\cpu_0|R_ctrl_rdctl_inst~regout ),
	.datad(\cpu_0|E_alu_result[31]~40_combout ),
	.cin(gnd),
	.combout(\cpu_0|E_alu_result[31]~53_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_alu_result[31]~53 .lut_mask = 16'h0300;
defparam \cpu_0|E_alu_result[31]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y18_N23
cycloneii_lcell_ff \cpu_0|W_alu_result[31] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|E_alu_result[31]~53_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|W_alu_result [31]));

// Location: LCCOMB_X37_Y16_N18
cycloneii_lcell_comb \cpu_0|W_rf_wr_data[31]~33 (
// Equation(s):
// \cpu_0|W_rf_wr_data[31]~33_combout  = (\cpu_0|R_ctrl_ld~regout  & (((\cpu_0|av_ld_byte3_data [7])))) # (!\cpu_0|R_ctrl_ld~regout  & (!\cpu_0|E_alu_result~22_combout  & ((\cpu_0|W_alu_result [31]))))

	.dataa(\cpu_0|R_ctrl_ld~regout ),
	.datab(\cpu_0|E_alu_result~22_combout ),
	.datac(\cpu_0|av_ld_byte3_data [7]),
	.datad(\cpu_0|W_alu_result [31]),
	.cin(gnd),
	.combout(\cpu_0|W_rf_wr_data[31]~33_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|W_rf_wr_data[31]~33 .lut_mask = 16'hB1A0;
defparam \cpu_0|W_rf_wr_data[31]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y18_N28
cycloneii_lcell_comb \cpu_0|E_src2[27]~6 (
// Equation(s):
// \cpu_0|E_src2[27]~6_combout  = (\cpu_0|R_src2_use_imm~regout  & (\cpu_0|D_iw [21])) # (!\cpu_0|R_src2_use_imm~regout  & ((\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [27])))

	.dataa(\cpu_0|D_iw [21]),
	.datab(\cpu_0|R_src2_use_imm~regout ),
	.datac(vcc),
	.datad(\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [27]),
	.cin(gnd),
	.combout(\cpu_0|E_src2[27]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_src2[27]~6 .lut_mask = 16'hBB88;
defparam \cpu_0|E_src2[27]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y18_N29
cycloneii_lcell_ff \cpu_0|E_src2[27] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|E_src2[27]~6_combout ),
	.sdata(\cpu_0|D_iw [17]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(\cpu_0|R_src2_hi~0_combout ),
	.sload(\cpu_0|R_ctrl_hi_imm16~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|E_src2 [27]));

// Location: LCCOMB_X46_Y19_N26
cycloneii_lcell_comb \cpu_0|E_logic_result[27]~20 (
// Equation(s):
// \cpu_0|E_logic_result[27]~20_combout  = (\cpu_0|E_src1 [27] & (\cpu_0|R_logic_op [1] $ (((\cpu_0|R_logic_op [0] & \cpu_0|E_src2 [27]))))) # (!\cpu_0|E_src1 [27] & ((\cpu_0|R_logic_op [1] & ((\cpu_0|E_src2 [27]))) # (!\cpu_0|R_logic_op [1] & 
// (!\cpu_0|R_logic_op [0] & !\cpu_0|E_src2 [27]))))

	.dataa(\cpu_0|E_src1 [27]),
	.datab(\cpu_0|R_logic_op [1]),
	.datac(\cpu_0|R_logic_op [0]),
	.datad(\cpu_0|E_src2 [27]),
	.cin(gnd),
	.combout(\cpu_0|E_logic_result[27]~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_logic_result[27]~20 .lut_mask = 16'h6C89;
defparam \cpu_0|E_logic_result[27]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N26
cycloneii_lcell_comb \cpu_0|E_shift_rot_result_nxt[23]~24 (
// Equation(s):
// \cpu_0|E_shift_rot_result_nxt[23]~24_combout  = (\cpu_0|R_ctrl_shift_rot_right~regout  & ((\cpu_0|E_shift_rot_result [24]))) # (!\cpu_0|R_ctrl_shift_rot_right~regout  & (\cpu_0|E_shift_rot_result [22]))

	.dataa(\cpu_0|E_shift_rot_result [22]),
	.datab(\cpu_0|R_ctrl_shift_rot_right~regout ),
	.datac(vcc),
	.datad(\cpu_0|E_shift_rot_result [24]),
	.cin(gnd),
	.combout(\cpu_0|E_shift_rot_result_nxt[23]~24_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_shift_rot_result_nxt[23]~24 .lut_mask = 16'hEE22;
defparam \cpu_0|E_shift_rot_result_nxt[23]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y18_N27
cycloneii_lcell_ff \cpu_0|E_shift_rot_result[23] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|E_shift_rot_result_nxt[23]~24_combout ),
	.sdata(\cpu_0|E_src1 [23]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\cpu_0|E_new_inst~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|E_shift_rot_result [23]));

// Location: LCCOMB_X42_Y18_N28
cycloneii_lcell_comb \cpu_0|E_shift_rot_result_nxt[24]~26 (
// Equation(s):
// \cpu_0|E_shift_rot_result_nxt[24]~26_combout  = (\cpu_0|R_ctrl_shift_rot_right~regout  & (\cpu_0|E_shift_rot_result [25])) # (!\cpu_0|R_ctrl_shift_rot_right~regout  & ((\cpu_0|E_shift_rot_result [23])))

	.dataa(\cpu_0|E_shift_rot_result [25]),
	.datab(\cpu_0|R_ctrl_shift_rot_right~regout ),
	.datac(vcc),
	.datad(\cpu_0|E_shift_rot_result [23]),
	.cin(gnd),
	.combout(\cpu_0|E_shift_rot_result_nxt[24]~26_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_shift_rot_result_nxt[24]~26 .lut_mask = 16'hBB88;
defparam \cpu_0|E_shift_rot_result_nxt[24]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y18_N29
cycloneii_lcell_ff \cpu_0|E_shift_rot_result[24] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|E_shift_rot_result_nxt[24]~26_combout ),
	.sdata(\cpu_0|E_src1 [24]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\cpu_0|E_new_inst~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|E_shift_rot_result [24]));

// Location: LCCOMB_X42_Y18_N24
cycloneii_lcell_comb \cpu_0|E_shift_rot_result_nxt[25]~30 (
// Equation(s):
// \cpu_0|E_shift_rot_result_nxt[25]~30_combout  = (\cpu_0|R_ctrl_shift_rot_right~regout  & (\cpu_0|E_shift_rot_result [26])) # (!\cpu_0|R_ctrl_shift_rot_right~regout  & ((\cpu_0|E_shift_rot_result [24])))

	.dataa(\cpu_0|R_ctrl_shift_rot_right~regout ),
	.datab(\cpu_0|E_shift_rot_result [26]),
	.datac(vcc),
	.datad(\cpu_0|E_shift_rot_result [24]),
	.cin(gnd),
	.combout(\cpu_0|E_shift_rot_result_nxt[25]~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_shift_rot_result_nxt[25]~30 .lut_mask = 16'hDD88;
defparam \cpu_0|E_shift_rot_result_nxt[25]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y19_N16
cycloneii_lcell_comb \cpu_0|R_src1[25]~33 (
// Equation(s):
// \cpu_0|R_src1[25]~33_combout  = (!\cpu_0|R_src1~27_combout  & (\cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b [25] & ((!\cpu_0|R_ctrl_jmp_direct~regout ) # (!\cpu_0|E_valid~regout ))))

	.dataa(\cpu_0|E_valid~regout ),
	.datab(\cpu_0|R_src1~27_combout ),
	.datac(\cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b [25]),
	.datad(\cpu_0|R_ctrl_jmp_direct~regout ),
	.cin(gnd),
	.combout(\cpu_0|R_src1[25]~33_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|R_src1[25]~33 .lut_mask = 16'h1030;
defparam \cpu_0|R_src1[25]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y19_N17
cycloneii_lcell_ff \cpu_0|E_src1[25] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|R_src1[25]~33_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|E_src1 [25]));

// Location: LCFF_X42_Y18_N25
cycloneii_lcell_ff \cpu_0|E_shift_rot_result[25] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|E_shift_rot_result_nxt[25]~30_combout ),
	.sdata(\cpu_0|E_src1 [25]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\cpu_0|E_new_inst~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|E_shift_rot_result [25]));

// Location: LCCOMB_X42_Y18_N22
cycloneii_lcell_comb \cpu_0|E_shift_rot_result_nxt[26]~29 (
// Equation(s):
// \cpu_0|E_shift_rot_result_nxt[26]~29_combout  = (\cpu_0|R_ctrl_shift_rot_right~regout  & (\cpu_0|E_shift_rot_result [27])) # (!\cpu_0|R_ctrl_shift_rot_right~regout  & ((\cpu_0|E_shift_rot_result [25])))

	.dataa(\cpu_0|E_shift_rot_result [27]),
	.datab(\cpu_0|R_ctrl_shift_rot_right~regout ),
	.datac(vcc),
	.datad(\cpu_0|E_shift_rot_result [25]),
	.cin(gnd),
	.combout(\cpu_0|E_shift_rot_result_nxt[26]~29_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_shift_rot_result_nxt[26]~29 .lut_mask = 16'hBB88;
defparam \cpu_0|E_shift_rot_result_nxt[26]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y18_N23
cycloneii_lcell_ff \cpu_0|E_shift_rot_result[26] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|E_shift_rot_result_nxt[26]~29_combout ),
	.sdata(\cpu_0|E_src1 [26]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\cpu_0|E_new_inst~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|E_shift_rot_result [26]));

// Location: LCCOMB_X44_Y18_N24
cycloneii_lcell_comb \cpu_0|E_shift_rot_result_nxt[27]~28 (
// Equation(s):
// \cpu_0|E_shift_rot_result_nxt[27]~28_combout  = (\cpu_0|R_ctrl_shift_rot_right~regout  & (\cpu_0|E_shift_rot_result [28])) # (!\cpu_0|R_ctrl_shift_rot_right~regout  & ((\cpu_0|E_shift_rot_result [26])))

	.dataa(\cpu_0|R_ctrl_shift_rot_right~regout ),
	.datab(\cpu_0|E_shift_rot_result [28]),
	.datac(vcc),
	.datad(\cpu_0|E_shift_rot_result [26]),
	.cin(gnd),
	.combout(\cpu_0|E_shift_rot_result_nxt[27]~28_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_shift_rot_result_nxt[27]~28 .lut_mask = 16'hDD88;
defparam \cpu_0|E_shift_rot_result_nxt[27]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y18_N25
cycloneii_lcell_ff \cpu_0|E_shift_rot_result[27] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|E_shift_rot_result_nxt[27]~28_combout ),
	.sdata(\cpu_0|E_src1 [27]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\cpu_0|E_new_inst~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|E_shift_rot_result [27]));

// Location: LCCOMB_X40_Y18_N6
cycloneii_lcell_comb \cpu_0|E_alu_result[27]~26 (
// Equation(s):
// \cpu_0|E_alu_result[27]~26_combout  = (\cpu_0|E_alu_result[27]~25_combout  & (((\cpu_0|E_shift_rot_result [27])) # (!\cpu_0|W_alu_result[26]~21_combout ))) # (!\cpu_0|E_alu_result[27]~25_combout  & (\cpu_0|W_alu_result[26]~21_combout  & 
// (\cpu_0|E_logic_result[27]~20_combout )))

	.dataa(\cpu_0|E_alu_result[27]~25_combout ),
	.datab(\cpu_0|W_alu_result[26]~21_combout ),
	.datac(\cpu_0|E_logic_result[27]~20_combout ),
	.datad(\cpu_0|E_shift_rot_result [27]),
	.cin(gnd),
	.combout(\cpu_0|E_alu_result[27]~26_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_alu_result[27]~26 .lut_mask = 16'hEA62;
defparam \cpu_0|E_alu_result[27]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N8
cycloneii_lcell_comb \cpu_0|E_alu_result[27]~46 (
// Equation(s):
// \cpu_0|E_alu_result[27]~46_combout  = (!\cpu_0|R_ctrl_br_cmp~regout  & (\cpu_0|E_alu_result[27]~26_combout  & !\cpu_0|R_ctrl_rdctl_inst~regout ))

	.dataa(\cpu_0|R_ctrl_br_cmp~regout ),
	.datab(vcc),
	.datac(\cpu_0|E_alu_result[27]~26_combout ),
	.datad(\cpu_0|R_ctrl_rdctl_inst~regout ),
	.cin(gnd),
	.combout(\cpu_0|E_alu_result[27]~46_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_alu_result[27]~46 .lut_mask = 16'h0050;
defparam \cpu_0|E_alu_result[27]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y18_N9
cycloneii_lcell_ff \cpu_0|W_alu_result[27] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|E_alu_result[27]~46_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|W_alu_result [27]));

// Location: LCCOMB_X37_Y16_N16
cycloneii_lcell_comb \cpu_0|W_rf_wr_data[27]~26 (
// Equation(s):
// \cpu_0|W_rf_wr_data[27]~26_combout  = (\cpu_0|R_ctrl_ld~regout  & (\cpu_0|av_ld_byte3_data [3])) # (!\cpu_0|R_ctrl_ld~regout  & (((\cpu_0|W_alu_result [27] & !\cpu_0|E_alu_result~22_combout ))))

	.dataa(\cpu_0|av_ld_byte3_data [3]),
	.datab(\cpu_0|W_alu_result [27]),
	.datac(\cpu_0|E_alu_result~22_combout ),
	.datad(\cpu_0|R_ctrl_ld~regout ),
	.cin(gnd),
	.combout(\cpu_0|W_rf_wr_data[27]~26_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|W_rf_wr_data[27]~26 .lut_mask = 16'hAA0C;
defparam \cpu_0|W_rf_wr_data[27]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y19_N14
cycloneii_lcell_comb \cpu_0|R_src1[26]~32 (
// Equation(s):
// \cpu_0|R_src1[26]~32_combout  = (!\cpu_0|R_src1~27_combout  & (\cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b [26] & ((!\cpu_0|R_ctrl_jmp_direct~regout ) # (!\cpu_0|E_valid~regout ))))

	.dataa(\cpu_0|E_valid~regout ),
	.datab(\cpu_0|R_src1~27_combout ),
	.datac(\cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b [26]),
	.datad(\cpu_0|R_ctrl_jmp_direct~regout ),
	.cin(gnd),
	.combout(\cpu_0|R_src1[26]~32_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|R_src1[26]~32 .lut_mask = 16'h1030;
defparam \cpu_0|R_src1[26]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y19_N15
cycloneii_lcell_ff \cpu_0|E_src1[26] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|R_src1[26]~32_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|E_src1 [26]));

// Location: LCCOMB_X46_Y18_N8
cycloneii_lcell_comb \cpu_0|E_src2[24]~12 (
// Equation(s):
// \cpu_0|E_src2[24]~12_combout  = (\cpu_0|R_src2_use_imm~regout  & (\cpu_0|D_iw [21])) # (!\cpu_0|R_src2_use_imm~regout  & ((\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [24])))

	.dataa(\cpu_0|D_iw [21]),
	.datab(\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [24]),
	.datac(vcc),
	.datad(\cpu_0|R_src2_use_imm~regout ),
	.cin(gnd),
	.combout(\cpu_0|E_src2[24]~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_src2[24]~12 .lut_mask = 16'hAACC;
defparam \cpu_0|E_src2[24]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y18_N9
cycloneii_lcell_ff \cpu_0|E_src2[24] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|E_src2[24]~12_combout ),
	.sdata(\cpu_0|D_iw [14]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(\cpu_0|R_src2_hi~0_combout ),
	.sload(\cpu_0|R_ctrl_hi_imm16~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|E_src2 [24]));

// Location: LCCOMB_X45_Y18_N10
cycloneii_lcell_comb \cpu_0|E_src2[19]~1 (
// Equation(s):
// \cpu_0|E_src2[19]~1_combout  = (\cpu_0|R_src2_use_imm~regout  & ((\cpu_0|D_iw [21]))) # (!\cpu_0|R_src2_use_imm~regout  & (\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [19]))

	.dataa(\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [19]),
	.datab(\cpu_0|R_src2_use_imm~regout ),
	.datac(vcc),
	.datad(\cpu_0|D_iw [21]),
	.cin(gnd),
	.combout(\cpu_0|E_src2[19]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_src2[19]~1 .lut_mask = 16'hEE22;
defparam \cpu_0|E_src2[19]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N26
cycloneii_lcell_comb \cpu_0|F_iw[9]~31 (
// Equation(s):
// \cpu_0|F_iw[9]~31_combout  = (\cpu_0_jtag_debug_module_translator|av_readdata_pre [9] & (\cpu_0_jtag_debug_module_translator|read_latency_shift_reg [0] & !\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout ))

	.dataa(\cpu_0_jtag_debug_module_translator|av_readdata_pre [9]),
	.datab(vcc),
	.datac(\cpu_0_jtag_debug_module_translator|read_latency_shift_reg [0]),
	.datad(\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout ),
	.cin(gnd),
	.combout(\cpu_0|F_iw[9]~31_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|F_iw[9]~31 .lut_mask = 16'h00A0;
defparam \cpu_0|F_iw[9]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N0
cycloneii_lcell_comb \cpu_0|F_iw[9]~32 (
// Equation(s):
// \cpu_0|F_iw[9]~32_combout  = (\cpu_0|D_iw[28]~1_combout  & ((\cpu_0|F_iw[9]~31_combout ) # ((\rsp_xbar_demux_001|src0_valid~0_combout  & \width_adapter_001|out_data [9]))))

	.dataa(\rsp_xbar_demux_001|src0_valid~0_combout ),
	.datab(\cpu_0|F_iw[9]~31_combout ),
	.datac(\width_adapter_001|out_data [9]),
	.datad(\cpu_0|D_iw[28]~1_combout ),
	.cin(gnd),
	.combout(\cpu_0|F_iw[9]~32_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|F_iw[9]~32 .lut_mask = 16'hEC00;
defparam \cpu_0|F_iw[9]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y17_N1
cycloneii_lcell_ff \cpu_0|D_iw[9] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|F_iw[9]~32_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|F_valid~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|D_iw [9]));

// Location: LCFF_X45_Y18_N11
cycloneii_lcell_ff \cpu_0|E_src2[19] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|E_src2[19]~1_combout ),
	.sdata(\cpu_0|D_iw [9]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(\cpu_0|R_src2_hi~0_combout ),
	.sload(\cpu_0|R_ctrl_hi_imm16~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|E_src2 [19]));

// Location: LCCOMB_X42_Y19_N22
cycloneii_lcell_comb \cpu_0|Add1~38 (
// Equation(s):
// \cpu_0|Add1~38_combout  = (\cpu_0|E_src1 [19] & ((\cpu_0|E_src2 [19] & (!\cpu_0|Add1~37 )) # (!\cpu_0|E_src2 [19] & (\cpu_0|Add1~37  & VCC)))) # (!\cpu_0|E_src1 [19] & ((\cpu_0|E_src2 [19] & ((\cpu_0|Add1~37 ) # (GND))) # (!\cpu_0|E_src2 [19] & 
// (!\cpu_0|Add1~37 ))))
// \cpu_0|Add1~39  = CARRY((\cpu_0|E_src1 [19] & (\cpu_0|E_src2 [19] & !\cpu_0|Add1~37 )) # (!\cpu_0|E_src1 [19] & ((\cpu_0|E_src2 [19]) # (!\cpu_0|Add1~37 ))))

	.dataa(\cpu_0|E_src1 [19]),
	.datab(\cpu_0|E_src2 [19]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu_0|Add1~37 ),
	.combout(\cpu_0|Add1~38_combout ),
	.cout(\cpu_0|Add1~39 ));
// synopsys translate_off
defparam \cpu_0|Add1~38 .lut_mask = 16'h694D;
defparam \cpu_0|Add1~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N24
cycloneii_lcell_comb \cpu_0|Add1~40 (
// Equation(s):
// \cpu_0|Add1~40_combout  = ((\cpu_0|E_src1 [20] $ (\cpu_0|E_src2 [20] $ (\cpu_0|Add1~39 )))) # (GND)
// \cpu_0|Add1~41  = CARRY((\cpu_0|E_src1 [20] & ((!\cpu_0|Add1~39 ) # (!\cpu_0|E_src2 [20]))) # (!\cpu_0|E_src1 [20] & (!\cpu_0|E_src2 [20] & !\cpu_0|Add1~39 )))

	.dataa(\cpu_0|E_src1 [20]),
	.datab(\cpu_0|E_src2 [20]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu_0|Add1~39 ),
	.combout(\cpu_0|Add1~40_combout ),
	.cout(\cpu_0|Add1~41 ));
// synopsys translate_off
defparam \cpu_0|Add1~40 .lut_mask = 16'h962B;
defparam \cpu_0|Add1~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N28
cycloneii_lcell_comb \cpu_0|Add1~44 (
// Equation(s):
// \cpu_0|Add1~44_combout  = ((\cpu_0|E_src2 [22] $ (\cpu_0|E_src1 [22] $ (\cpu_0|Add1~43 )))) # (GND)
// \cpu_0|Add1~45  = CARRY((\cpu_0|E_src2 [22] & (\cpu_0|E_src1 [22] & !\cpu_0|Add1~43 )) # (!\cpu_0|E_src2 [22] & ((\cpu_0|E_src1 [22]) # (!\cpu_0|Add1~43 ))))

	.dataa(\cpu_0|E_src2 [22]),
	.datab(\cpu_0|E_src1 [22]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu_0|Add1~43 ),
	.combout(\cpu_0|Add1~44_combout ),
	.cout(\cpu_0|Add1~45 ));
// synopsys translate_off
defparam \cpu_0|Add1~44 .lut_mask = 16'h964D;
defparam \cpu_0|Add1~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N18
cycloneii_lcell_comb \cpu_0|E_alu_result[26]~28 (
// Equation(s):
// \cpu_0|E_alu_result[26]~28_combout  = (\cpu_0|E_alu_result[26]~27_combout  & ((\cpu_0|W_alu_result[26]~21_combout ) # ((\cpu_0|Add1~52_combout )))) # (!\cpu_0|E_alu_result[26]~27_combout  & (!\cpu_0|W_alu_result[26]~21_combout  & ((\cpu_0|Add2~52_combout 
// ))))

	.dataa(\cpu_0|E_alu_result[26]~27_combout ),
	.datab(\cpu_0|W_alu_result[26]~21_combout ),
	.datac(\cpu_0|Add1~52_combout ),
	.datad(\cpu_0|Add2~52_combout ),
	.cin(gnd),
	.combout(\cpu_0|E_alu_result[26]~28_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_alu_result[26]~28 .lut_mask = 16'hB9A8;
defparam \cpu_0|E_alu_result[26]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N26
cycloneii_lcell_comb \cpu_0|E_alu_result[26]~47 (
// Equation(s):
// \cpu_0|E_alu_result[26]~47_combout  = (!\cpu_0|R_ctrl_br_cmp~regout  & (\cpu_0|E_alu_result[26]~28_combout  & !\cpu_0|R_ctrl_rdctl_inst~regout ))

	.dataa(\cpu_0|R_ctrl_br_cmp~regout ),
	.datab(vcc),
	.datac(\cpu_0|E_alu_result[26]~28_combout ),
	.datad(\cpu_0|R_ctrl_rdctl_inst~regout ),
	.cin(gnd),
	.combout(\cpu_0|E_alu_result[26]~47_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_alu_result[26]~47 .lut_mask = 16'h0050;
defparam \cpu_0|E_alu_result[26]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y18_N27
cycloneii_lcell_ff \cpu_0|W_alu_result[26] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|E_alu_result[26]~47_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|W_alu_result [26]));

// Location: LCCOMB_X37_Y16_N2
cycloneii_lcell_comb \cpu_0|W_rf_wr_data[26]~27 (
// Equation(s):
// \cpu_0|W_rf_wr_data[26]~27_combout  = (\cpu_0|R_ctrl_ld~regout  & (\cpu_0|av_ld_byte3_data [2])) # (!\cpu_0|R_ctrl_ld~regout  & (((\cpu_0|W_alu_result [26] & !\cpu_0|E_alu_result~22_combout ))))

	.dataa(\cpu_0|av_ld_byte3_data [2]),
	.datab(\cpu_0|W_alu_result [26]),
	.datac(\cpu_0|E_alu_result~22_combout ),
	.datad(\cpu_0|R_ctrl_ld~regout ),
	.cin(gnd),
	.combout(\cpu_0|W_rf_wr_data[26]~27_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|W_rf_wr_data[26]~27 .lut_mask = 16'hAA0C;
defparam \cpu_0|W_rf_wr_data[26]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y19_N20
cycloneii_lcell_comb \cpu_0|R_src1[22]~35 (
// Equation(s):
// \cpu_0|R_src1[22]~35_combout  = (!\cpu_0|R_src1~27_combout  & (\cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b [22] & ((!\cpu_0|R_ctrl_jmp_direct~regout ) # (!\cpu_0|E_valid~regout ))))

	.dataa(\cpu_0|E_valid~regout ),
	.datab(\cpu_0|R_src1~27_combout ),
	.datac(\cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b [22]),
	.datad(\cpu_0|R_ctrl_jmp_direct~regout ),
	.cin(gnd),
	.combout(\cpu_0|R_src1[22]~35_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|R_src1[22]~35 .lut_mask = 16'h1030;
defparam \cpu_0|R_src1[22]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y19_N21
cycloneii_lcell_ff \cpu_0|E_src1[22] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|R_src1[22]~35_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|E_src1 [22]));

// Location: LCCOMB_X46_Y18_N4
cycloneii_lcell_comb \cpu_0|E_src2[22]~10 (
// Equation(s):
// \cpu_0|E_src2[22]~10_combout  = (\cpu_0|R_src2_use_imm~regout  & (\cpu_0|D_iw [21])) # (!\cpu_0|R_src2_use_imm~regout  & ((\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [22])))

	.dataa(\cpu_0|D_iw [21]),
	.datab(\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [22]),
	.datac(vcc),
	.datad(\cpu_0|R_src2_use_imm~regout ),
	.cin(gnd),
	.combout(\cpu_0|E_src2[22]~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_src2[22]~10 .lut_mask = 16'hAACC;
defparam \cpu_0|E_src2[22]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y18_N5
cycloneii_lcell_ff \cpu_0|E_src2[22] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|E_src2[22]~10_combout ),
	.sdata(\cpu_0|D_iw [12]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(\cpu_0|R_src2_hi~0_combout ),
	.sload(\cpu_0|R_ctrl_hi_imm16~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|E_src2 [22]));

// Location: LCCOMB_X41_Y19_N26
cycloneii_lcell_comb \cpu_0|E_logic_result[22]~24 (
// Equation(s):
// \cpu_0|E_logic_result[22]~24_combout  = (\cpu_0|E_src1 [22] & (\cpu_0|R_logic_op [1] $ (((\cpu_0|R_logic_op [0] & \cpu_0|E_src2 [22]))))) # (!\cpu_0|E_src1 [22] & ((\cpu_0|R_logic_op [1] & ((\cpu_0|E_src2 [22]))) # (!\cpu_0|R_logic_op [1] & 
// (!\cpu_0|R_logic_op [0] & !\cpu_0|E_src2 [22]))))

	.dataa(\cpu_0|R_logic_op [0]),
	.datab(\cpu_0|R_logic_op [1]),
	.datac(\cpu_0|E_src1 [22]),
	.datad(\cpu_0|E_src2 [22]),
	.cin(gnd),
	.combout(\cpu_0|E_logic_result[22]~24_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_logic_result[22]~24 .lut_mask = 16'h6CC1;
defparam \cpu_0|E_logic_result[22]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N14
cycloneii_lcell_comb \cpu_0|E_shift_rot_result_nxt[17]~4 (
// Equation(s):
// \cpu_0|E_shift_rot_result_nxt[17]~4_combout  = (\cpu_0|R_ctrl_shift_rot_right~regout  & ((\cpu_0|E_shift_rot_result [18]))) # (!\cpu_0|R_ctrl_shift_rot_right~regout  & (\cpu_0|E_shift_rot_result [16]))

	.dataa(\cpu_0|E_shift_rot_result [16]),
	.datab(\cpu_0|R_ctrl_shift_rot_right~regout ),
	.datac(vcc),
	.datad(\cpu_0|E_shift_rot_result [18]),
	.cin(gnd),
	.combout(\cpu_0|E_shift_rot_result_nxt[17]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_shift_rot_result_nxt[17]~4 .lut_mask = 16'hEE22;
defparam \cpu_0|E_shift_rot_result_nxt[17]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y19_N15
cycloneii_lcell_ff \cpu_0|E_shift_rot_result[17] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|E_shift_rot_result_nxt[17]~4_combout ),
	.sdata(\cpu_0|E_src1 [17]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\cpu_0|E_new_inst~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|E_shift_rot_result [17]));

// Location: LCCOMB_X41_Y19_N28
cycloneii_lcell_comb \cpu_0|E_shift_rot_result_nxt[18]~3 (
// Equation(s):
// \cpu_0|E_shift_rot_result_nxt[18]~3_combout  = (\cpu_0|R_ctrl_shift_rot_right~regout  & ((\cpu_0|E_shift_rot_result [19]))) # (!\cpu_0|R_ctrl_shift_rot_right~regout  & (\cpu_0|E_shift_rot_result [17]))

	.dataa(\cpu_0|R_ctrl_shift_rot_right~regout ),
	.datab(\cpu_0|E_shift_rot_result [17]),
	.datac(vcc),
	.datad(\cpu_0|E_shift_rot_result [19]),
	.cin(gnd),
	.combout(\cpu_0|E_shift_rot_result_nxt[18]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_shift_rot_result_nxt[18]~3 .lut_mask = 16'hEE44;
defparam \cpu_0|E_shift_rot_result_nxt[18]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y19_N29
cycloneii_lcell_ff \cpu_0|E_shift_rot_result[18] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|E_shift_rot_result_nxt[18]~3_combout ),
	.sdata(\cpu_0|E_src1 [18]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\cpu_0|E_new_inst~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|E_shift_rot_result [18]));

// Location: LCCOMB_X41_Y19_N2
cycloneii_lcell_comb \cpu_0|E_shift_rot_result_nxt[19]~2 (
// Equation(s):
// \cpu_0|E_shift_rot_result_nxt[19]~2_combout  = (\cpu_0|R_ctrl_shift_rot_right~regout  & ((\cpu_0|E_shift_rot_result [20]))) # (!\cpu_0|R_ctrl_shift_rot_right~regout  & (\cpu_0|E_shift_rot_result [18]))

	.dataa(\cpu_0|R_ctrl_shift_rot_right~regout ),
	.datab(\cpu_0|E_shift_rot_result [18]),
	.datac(vcc),
	.datad(\cpu_0|E_shift_rot_result [20]),
	.cin(gnd),
	.combout(\cpu_0|E_shift_rot_result_nxt[19]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_shift_rot_result_nxt[19]~2 .lut_mask = 16'hEE44;
defparam \cpu_0|E_shift_rot_result_nxt[19]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y19_N3
cycloneii_lcell_ff \cpu_0|E_shift_rot_result[19] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|E_shift_rot_result_nxt[19]~2_combout ),
	.sdata(\cpu_0|E_src1 [19]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\cpu_0|E_new_inst~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|E_shift_rot_result [19]));

// Location: LCCOMB_X41_Y19_N0
cycloneii_lcell_comb \cpu_0|E_shift_rot_result_nxt[20]~1 (
// Equation(s):
// \cpu_0|E_shift_rot_result_nxt[20]~1_combout  = (\cpu_0|R_ctrl_shift_rot_right~regout  & ((\cpu_0|E_shift_rot_result [21]))) # (!\cpu_0|R_ctrl_shift_rot_right~regout  & (\cpu_0|E_shift_rot_result [19]))

	.dataa(\cpu_0|R_ctrl_shift_rot_right~regout ),
	.datab(\cpu_0|E_shift_rot_result [19]),
	.datac(vcc),
	.datad(\cpu_0|E_shift_rot_result [21]),
	.cin(gnd),
	.combout(\cpu_0|E_shift_rot_result_nxt[20]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_shift_rot_result_nxt[20]~1 .lut_mask = 16'hEE44;
defparam \cpu_0|E_shift_rot_result_nxt[20]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N0
cycloneii_lcell_comb \cpu_0|E_src1[20]~0 (
// Equation(s):
// \cpu_0|E_src1[20]~0_combout  = (\cpu_0|R_src1~26_combout  & (\cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b [20])) # (!\cpu_0|R_src1~26_combout  & ((\cpu_0|D_iw [24])))

	.dataa(\cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b [20]),
	.datab(\cpu_0|D_iw [24]),
	.datac(vcc),
	.datad(\cpu_0|R_src1~26_combout ),
	.cin(gnd),
	.combout(\cpu_0|E_src1[20]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_src1[20]~0 .lut_mask = 16'hAACC;
defparam \cpu_0|E_src1[20]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N30
cycloneii_lcell_comb \cpu_0|E_arith_result[20]~1 (
// Equation(s):
// \cpu_0|E_arith_result[20]~1_combout  = (\cpu_0|E_alu_sub~regout  & (\cpu_0|Add1~40_combout )) # (!\cpu_0|E_alu_sub~regout  & ((\cpu_0|Add2~40_combout )))

	.dataa(vcc),
	.datab(\cpu_0|Add1~40_combout ),
	.datac(\cpu_0|E_alu_sub~regout ),
	.datad(\cpu_0|Add2~40_combout ),
	.cin(gnd),
	.combout(\cpu_0|E_arith_result[20]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_arith_result[20]~1 .lut_mask = 16'hCFC0;
defparam \cpu_0|E_arith_result[20]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y17_N28
cycloneii_lcell_comb \cpu_0|D_ctrl_exception~5 (
// Equation(s):
// \cpu_0|D_ctrl_exception~5_combout  = ((\cpu_0|D_iw [12]) # ((!\cpu_0|D_ctrl_break~0_combout ) # (!\cpu_0|D_iw [14]))) # (!\cpu_0|D_iw [15])

	.dataa(\cpu_0|D_iw [15]),
	.datab(\cpu_0|D_iw [12]),
	.datac(\cpu_0|D_iw [14]),
	.datad(\cpu_0|D_ctrl_break~0_combout ),
	.cin(gnd),
	.combout(\cpu_0|D_ctrl_exception~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|D_ctrl_exception~5 .lut_mask = 16'hDFFF;
defparam \cpu_0|D_ctrl_exception~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y17_N2
cycloneii_lcell_comb \cpu_0|Equal101~3 (
// Equation(s):
// \cpu_0|Equal101~3_combout  = (!\cpu_0|D_iw [15] & \cpu_0|D_iw [16])

	.dataa(\cpu_0|D_iw [15]),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_0|D_iw [16]),
	.cin(gnd),
	.combout(\cpu_0|Equal101~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|Equal101~3 .lut_mask = 16'h5500;
defparam \cpu_0|Equal101~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y17_N30
cycloneii_lcell_comb \cpu_0|D_ctrl_implicit_dst_eretaddr~6 (
// Equation(s):
// \cpu_0|D_ctrl_implicit_dst_eretaddr~6_combout  = (\cpu_0|D_iw [5] & (\cpu_0|Equal101~3_combout  & (\cpu_0|Equal2~0_combout  & !\cpu_0|D_iw [2])))

	.dataa(\cpu_0|D_iw [5]),
	.datab(\cpu_0|Equal101~3_combout ),
	.datac(\cpu_0|Equal2~0_combout ),
	.datad(\cpu_0|D_iw [2]),
	.cin(gnd),
	.combout(\cpu_0|D_ctrl_implicit_dst_eretaddr~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|D_ctrl_implicit_dst_eretaddr~6 .lut_mask = 16'h0080;
defparam \cpu_0|D_ctrl_implicit_dst_eretaddr~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y17_N8
cycloneii_lcell_comb \cpu_0|D_ctrl_exception (
// Equation(s):
// \cpu_0|D_ctrl_exception~combout  = (((\cpu_0|D_ctrl_exception~0_combout  & \cpu_0|D_ctrl_implicit_dst_eretaddr~6_combout )) # (!\cpu_0|D_ctrl_exception~4_combout )) # (!\cpu_0|D_ctrl_exception~5_combout )

	.dataa(\cpu_0|D_ctrl_exception~0_combout ),
	.datab(\cpu_0|D_ctrl_exception~5_combout ),
	.datac(\cpu_0|D_ctrl_exception~4_combout ),
	.datad(\cpu_0|D_ctrl_implicit_dst_eretaddr~6_combout ),
	.cin(gnd),
	.combout(\cpu_0|D_ctrl_exception~combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|D_ctrl_exception .lut_mask = 16'hBF3F;
defparam \cpu_0|D_ctrl_exception .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y17_N9
cycloneii_lcell_ff \cpu_0|R_ctrl_exception (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|D_ctrl_exception~combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|R_ctrl_exception~regout ));

// Location: LCCOMB_X42_Y17_N20
cycloneii_lcell_comb \cpu_0|F_pc_no_crst_nxt[18]~6 (
// Equation(s):
// \cpu_0|F_pc_no_crst_nxt[18]~6_combout  = (!\cpu_0|R_ctrl_exception~regout  & ((\cpu_0|F_pc_sel_nxt.10~0_combout  & ((\cpu_0|F_pc_plus_one[18]~36_combout ))) # (!\cpu_0|F_pc_sel_nxt.10~0_combout  & (\cpu_0|E_arith_result[20]~1_combout ))))

	.dataa(\cpu_0|F_pc_sel_nxt.10~0_combout ),
	.datab(\cpu_0|E_arith_result[20]~1_combout ),
	.datac(\cpu_0|F_pc_plus_one[18]~36_combout ),
	.datad(\cpu_0|R_ctrl_exception~regout ),
	.cin(gnd),
	.combout(\cpu_0|F_pc_no_crst_nxt[18]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|F_pc_no_crst_nxt[18]~6 .lut_mask = 16'h00E4;
defparam \cpu_0|F_pc_no_crst_nxt[18]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N24
cycloneii_lcell_comb \cpu_0|F_pc_no_crst_nxt[18]~7 (
// Equation(s):
// \cpu_0|F_pc_no_crst_nxt[18]~7_combout  = (\cpu_0|F_pc_no_crst_nxt[18]~6_combout ) # ((\cpu_0|R_ctrl_break~regout  & !\cpu_0|R_ctrl_exception~regout ))

	.dataa(vcc),
	.datab(\cpu_0|R_ctrl_break~regout ),
	.datac(\cpu_0|F_pc_no_crst_nxt[18]~6_combout ),
	.datad(\cpu_0|R_ctrl_exception~regout ),
	.cin(gnd),
	.combout(\cpu_0|F_pc_no_crst_nxt[18]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|F_pc_no_crst_nxt[18]~7 .lut_mask = 16'hF0FC;
defparam \cpu_0|F_pc_no_crst_nxt[18]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y17_N25
cycloneii_lcell_ff \cpu_0|F_pc[18] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|F_pc_no_crst_nxt[18]~7_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|W_valid~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|F_pc [18]));

// Location: LCCOMB_X41_Y17_N18
cycloneii_lcell_comb \cpu_0|F_pc_plus_one[18]~36 (
// Equation(s):
// \cpu_0|F_pc_plus_one[18]~36_combout  = \cpu_0|F_pc_plus_one[17]~35  $ (!\cpu_0|F_pc [18])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_0|F_pc [18]),
	.cin(\cpu_0|F_pc_plus_one[17]~35 ),
	.combout(\cpu_0|F_pc_plus_one[18]~36_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|F_pc_plus_one[18]~36 .lut_mask = 16'hF00F;
defparam \cpu_0|F_pc_plus_one[18]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X42_Y17_N1
cycloneii_lcell_ff \cpu_0|E_src1[20] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|E_src1[20]~0_combout ),
	.sdata(\cpu_0|F_pc_plus_one[18]~36_combout ),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\cpu_0|R_src1~27_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|E_src1 [20]));

// Location: LCFF_X41_Y19_N1
cycloneii_lcell_ff \cpu_0|E_shift_rot_result[20] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|E_shift_rot_result_nxt[20]~1_combout ),
	.sdata(\cpu_0|E_src1 [20]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\cpu_0|E_new_inst~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|E_shift_rot_result [20]));

// Location: LCCOMB_X41_Y19_N10
cycloneii_lcell_comb \cpu_0|E_shift_rot_result_nxt[21]~19 (
// Equation(s):
// \cpu_0|E_shift_rot_result_nxt[21]~19_combout  = (\cpu_0|R_ctrl_shift_rot_right~regout  & (\cpu_0|E_shift_rot_result [22])) # (!\cpu_0|R_ctrl_shift_rot_right~regout  & ((\cpu_0|E_shift_rot_result [20])))

	.dataa(\cpu_0|E_shift_rot_result [22]),
	.datab(\cpu_0|R_ctrl_shift_rot_right~regout ),
	.datac(vcc),
	.datad(\cpu_0|E_shift_rot_result [20]),
	.cin(gnd),
	.combout(\cpu_0|E_shift_rot_result_nxt[21]~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_shift_rot_result_nxt[21]~19 .lut_mask = 16'hBB88;
defparam \cpu_0|E_shift_rot_result_nxt[21]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y19_N11
cycloneii_lcell_ff \cpu_0|E_shift_rot_result[21] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|E_shift_rot_result_nxt[21]~19_combout ),
	.sdata(\cpu_0|E_src1 [21]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\cpu_0|E_new_inst~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|E_shift_rot_result [21]));

// Location: LCCOMB_X41_Y19_N20
cycloneii_lcell_comb \cpu_0|E_shift_rot_result_nxt[22]~22 (
// Equation(s):
// \cpu_0|E_shift_rot_result_nxt[22]~22_combout  = (\cpu_0|R_ctrl_shift_rot_right~regout  & (\cpu_0|E_shift_rot_result [23])) # (!\cpu_0|R_ctrl_shift_rot_right~regout  & ((\cpu_0|E_shift_rot_result [21])))

	.dataa(\cpu_0|R_ctrl_shift_rot_right~regout ),
	.datab(\cpu_0|E_shift_rot_result [23]),
	.datac(vcc),
	.datad(\cpu_0|E_shift_rot_result [21]),
	.cin(gnd),
	.combout(\cpu_0|E_shift_rot_result_nxt[22]~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_shift_rot_result_nxt[22]~22 .lut_mask = 16'hDD88;
defparam \cpu_0|E_shift_rot_result_nxt[22]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y19_N21
cycloneii_lcell_ff \cpu_0|E_shift_rot_result[22] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|E_shift_rot_result_nxt[22]~22_combout ),
	.sdata(\cpu_0|E_src1 [22]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\cpu_0|E_new_inst~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|E_shift_rot_result [22]));

// Location: LCCOMB_X40_Y18_N16
cycloneii_lcell_comb \cpu_0|E_alu_result[22]~33 (
// Equation(s):
// \cpu_0|E_alu_result[22]~33_combout  = (\cpu_0|W_alu_result[26]~22_combout  & (((\cpu_0|E_shift_rot_result [22])) # (!\cpu_0|W_alu_result[26]~21_combout ))) # (!\cpu_0|W_alu_result[26]~22_combout  & (\cpu_0|W_alu_result[26]~21_combout  & 
// (\cpu_0|E_logic_result[22]~24_combout )))

	.dataa(\cpu_0|W_alu_result[26]~22_combout ),
	.datab(\cpu_0|W_alu_result[26]~21_combout ),
	.datac(\cpu_0|E_logic_result[22]~24_combout ),
	.datad(\cpu_0|E_shift_rot_result [22]),
	.cin(gnd),
	.combout(\cpu_0|E_alu_result[22]~33_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_alu_result[22]~33 .lut_mask = 16'hEA62;
defparam \cpu_0|E_alu_result[22]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y16_N2
cycloneii_lcell_comb \cpu_0|E_alu_result[22]~34 (
// Equation(s):
// \cpu_0|E_alu_result[22]~34_combout  = (\cpu_0|W_alu_result[26]~21_combout  & (\cpu_0|E_alu_result[22]~33_combout )) # (!\cpu_0|W_alu_result[26]~21_combout  & ((\cpu_0|E_alu_result[22]~33_combout  & (\cpu_0|Add1~44_combout )) # 
// (!\cpu_0|E_alu_result[22]~33_combout  & ((\cpu_0|Add2~44_combout )))))

	.dataa(\cpu_0|W_alu_result[26]~21_combout ),
	.datab(\cpu_0|E_alu_result[22]~33_combout ),
	.datac(\cpu_0|Add1~44_combout ),
	.datad(\cpu_0|Add2~44_combout ),
	.cin(gnd),
	.combout(\cpu_0|E_alu_result[22]~34_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_alu_result[22]~34 .lut_mask = 16'hD9C8;
defparam \cpu_0|E_alu_result[22]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N24
cycloneii_lcell_comb \cpu_0|E_alu_result[22]~50 (
// Equation(s):
// \cpu_0|E_alu_result[22]~50_combout  = (!\cpu_0|R_ctrl_br_cmp~regout  & (\cpu_0|E_alu_result[22]~34_combout  & !\cpu_0|R_ctrl_rdctl_inst~regout ))

	.dataa(\cpu_0|R_ctrl_br_cmp~regout ),
	.datab(\cpu_0|E_alu_result[22]~34_combout ),
	.datac(vcc),
	.datad(\cpu_0|R_ctrl_rdctl_inst~regout ),
	.cin(gnd),
	.combout(\cpu_0|E_alu_result[22]~50_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_alu_result[22]~50 .lut_mask = 16'h0044;
defparam \cpu_0|E_alu_result[22]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y18_N25
cycloneii_lcell_ff \cpu_0|W_alu_result[22] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|E_alu_result[22]~50_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|W_alu_result [22]));

// Location: LCCOMB_X37_Y18_N4
cycloneii_lcell_comb \cpu_0|W_rf_wr_data[22]~30 (
// Equation(s):
// \cpu_0|W_rf_wr_data[22]~30_combout  = (\cpu_0|R_ctrl_ld~regout  & (((\cpu_0|av_ld_byte2_data [6])))) # (!\cpu_0|R_ctrl_ld~regout  & (!\cpu_0|E_alu_result~22_combout  & (\cpu_0|W_alu_result [22])))

	.dataa(\cpu_0|E_alu_result~22_combout ),
	.datab(\cpu_0|W_alu_result [22]),
	.datac(\cpu_0|av_ld_byte2_data [6]),
	.datad(\cpu_0|R_ctrl_ld~regout ),
	.cin(gnd),
	.combout(\cpu_0|W_rf_wr_data[22]~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|W_rf_wr_data[22]~30 .lut_mask = 16'hF044;
defparam \cpu_0|W_rf_wr_data[22]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y18_N4
cycloneii_lcell_comb \cpu_0|d_writedata[30]~6 (
// Equation(s):
// \cpu_0|d_writedata[30]~6_combout  = (\cpu_0|Equal132~0_combout  & (\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [6])) # (!\cpu_0|Equal132~0_combout  & 
// ((\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [14])))

	.dataa(\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [6]),
	.datab(\cpu_0|Equal132~0_combout ),
	.datac(vcc),
	.datad(\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [14]),
	.cin(gnd),
	.combout(\cpu_0|d_writedata[30]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|d_writedata[30]~6 .lut_mask = 16'hBB88;
defparam \cpu_0|d_writedata[30]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y20_N13
cycloneii_lcell_ff \cpu_0|d_writedata[14] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|d_writedata[30]~6_combout ),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|d_writedata [14]));

// Location: LCCOMB_X46_Y20_N12
cycloneii_lcell_comb \cmd_xbar_mux|src_payload~14 (
// Equation(s):
// \cmd_xbar_mux|src_payload~14_combout  = (\cpu_0|d_writedata [14] & \cmd_xbar_mux|saved_grant [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\cpu_0|d_writedata [14]),
	.datad(\cmd_xbar_mux|saved_grant [1]),
	.cin(gnd),
	.combout(\cmd_xbar_mux|src_payload~14_combout ),
	.cout());
// synopsys translate_off
defparam \cmd_xbar_mux|src_payload~14 .lut_mask = 16'hF000;
defparam \cmd_xbar_mux|src_payload~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N10
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[29]~28 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[29]~28_combout  = (\cmd_xbar_mux|src_data [46] & ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a 
// [29]))) # (!\cmd_xbar_mux|src_data [46] & (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_reg_readdata~0_combout ))

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.datab(vcc),
	.datac(\cmd_xbar_mux|src_data [46]),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a [29]),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[29]~28_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[29]~28 .lut_mask = 16'hFA0A;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[29]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y20_N11
cycloneii_lcell_ff \cpu_0_jtag_debug_module_translator|av_readdata_pre[29] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[29]~28_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0_jtag_debug_module_translator|av_readdata_pre [29]));

// Location: LCCOMB_X35_Y20_N22
cycloneii_lcell_comb \cpu_0|av_ld_byte3_data_nxt~12 (
// Equation(s):
// \cpu_0|av_ld_byte3_data_nxt~12_combout  = (\rsp_xbar_demux|src1_valid~combout  & ((\cpu_0_jtag_debug_module_translator|av_readdata_pre [29]) # ((\sram_0|readdata [13] & \rsp_xbar_mux_001|src_payload~12_combout )))) # (!\rsp_xbar_demux|src1_valid~combout  
// & (\sram_0|readdata [13] & (\rsp_xbar_mux_001|src_payload~12_combout )))

	.dataa(\rsp_xbar_demux|src1_valid~combout ),
	.datab(\sram_0|readdata [13]),
	.datac(\rsp_xbar_mux_001|src_payload~12_combout ),
	.datad(\cpu_0_jtag_debug_module_translator|av_readdata_pre [29]),
	.cin(gnd),
	.combout(\cpu_0|av_ld_byte3_data_nxt~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|av_ld_byte3_data_nxt~12 .lut_mask = 16'hEAC0;
defparam \cpu_0|av_ld_byte3_data_nxt~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N6
cycloneii_lcell_comb \cpu_0|av_ld_byte3_data_nxt~13 (
// Equation(s):
// \cpu_0|av_ld_byte3_data_nxt~13_combout  = (\cpu_0|av_ld_aligning_data~regout  & ((\cpu_0|av_fill_bit~0_combout ))) # (!\cpu_0|av_ld_aligning_data~regout  & (\cpu_0|av_ld_byte3_data_nxt~12_combout ))

	.dataa(vcc),
	.datab(\cpu_0|av_ld_byte3_data_nxt~12_combout ),
	.datac(\cpu_0|av_fill_bit~0_combout ),
	.datad(\cpu_0|av_ld_aligning_data~regout ),
	.cin(gnd),
	.combout(\cpu_0|av_ld_byte3_data_nxt~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|av_ld_byte3_data_nxt~13 .lut_mask = 16'hF0CC;
defparam \cpu_0|av_ld_byte3_data_nxt~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y16_N7
cycloneii_lcell_ff \cpu_0|av_ld_byte3_data[5] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|av_ld_byte3_data_nxt~13_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|av_ld_rshift8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|av_ld_byte3_data [5]));

// Location: LCFF_X38_Y18_N17
cycloneii_lcell_ff \cpu_0|av_ld_byte2_data[5] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|av_ld_byte2_data[5]~5_combout ),
	.sdata(\cpu_0|av_ld_byte3_data [5]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\cpu_0|av_ld_rshift8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|av_ld_byte2_data [5]));

// Location: LCCOMB_X37_Y18_N6
cycloneii_lcell_comb \cpu_0|W_rf_wr_data[21]~31 (
// Equation(s):
// \cpu_0|W_rf_wr_data[21]~31_combout  = (\cpu_0|R_ctrl_ld~regout  & (((\cpu_0|av_ld_byte2_data [5])))) # (!\cpu_0|R_ctrl_ld~regout  & (\cpu_0|W_alu_result [21] & (!\cpu_0|E_alu_result~22_combout )))

	.dataa(\cpu_0|W_alu_result [21]),
	.datab(\cpu_0|E_alu_result~22_combout ),
	.datac(\cpu_0|av_ld_byte2_data [5]),
	.datad(\cpu_0|R_ctrl_ld~regout ),
	.cin(gnd),
	.combout(\cpu_0|W_rf_wr_data[21]~31_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|W_rf_wr_data[21]~31 .lut_mask = 16'hF022;
defparam \cpu_0|W_rf_wr_data[21]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y18_N0
cycloneii_lcell_comb \cpu_0|E_src2[20]~0 (
// Equation(s):
// \cpu_0|E_src2[20]~0_combout  = (\cpu_0|R_src2_use_imm~regout  & (\cpu_0|D_iw [21])) # (!\cpu_0|R_src2_use_imm~regout  & ((\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [20])))

	.dataa(\cpu_0|D_iw [21]),
	.datab(\cpu_0|R_src2_use_imm~regout ),
	.datac(vcc),
	.datad(\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [20]),
	.cin(gnd),
	.combout(\cpu_0|E_src2[20]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_src2[20]~0 .lut_mask = 16'hBB88;
defparam \cpu_0|E_src2[20]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y18_N1
cycloneii_lcell_ff \cpu_0|E_src2[20] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|E_src2[20]~0_combout ),
	.sdata(\cpu_0|D_iw [10]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(\cpu_0|R_src2_hi~0_combout ),
	.sload(\cpu_0|R_ctrl_hi_imm16~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|E_src2 [20]));

// Location: LCCOMB_X42_Y17_N28
cycloneii_lcell_comb \cpu_0|E_logic_result[20]~1 (
// Equation(s):
// \cpu_0|E_logic_result[20]~1_combout  = (\cpu_0|E_src1 [20] & (\cpu_0|R_logic_op [1] $ (((\cpu_0|E_src2 [20] & \cpu_0|R_logic_op [0]))))) # (!\cpu_0|E_src1 [20] & ((\cpu_0|R_logic_op [1] & (\cpu_0|E_src2 [20])) # (!\cpu_0|R_logic_op [1] & (!\cpu_0|E_src2 
// [20] & !\cpu_0|R_logic_op [0]))))

	.dataa(\cpu_0|E_src1 [20]),
	.datab(\cpu_0|R_logic_op [1]),
	.datac(\cpu_0|E_src2 [20]),
	.datad(\cpu_0|R_logic_op [0]),
	.cin(gnd),
	.combout(\cpu_0|E_logic_result[20]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_logic_result[20]~1 .lut_mask = 16'h68C9;
defparam \cpu_0|E_logic_result[20]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N8
cycloneii_lcell_comb \cpu_0|W_alu_result[20]~0 (
// Equation(s):
// \cpu_0|W_alu_result[20]~0_combout  = (\cpu_0|R_ctrl_logic~regout  & ((\cpu_0|E_logic_result[20]~1_combout ))) # (!\cpu_0|R_ctrl_logic~regout  & (\cpu_0|E_arith_result[20]~1_combout ))

	.dataa(\cpu_0|E_arith_result[20]~1_combout ),
	.datab(\cpu_0|R_ctrl_logic~regout ),
	.datac(vcc),
	.datad(\cpu_0|E_logic_result[20]~1_combout ),
	.cin(gnd),
	.combout(\cpu_0|W_alu_result[20]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|W_alu_result[20]~0 .lut_mask = 16'hEE22;
defparam \cpu_0|W_alu_result[20]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y16_N9
cycloneii_lcell_ff \cpu_0|W_alu_result[20] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|W_alu_result[20]~0_combout ),
	.sdata(\cpu_0|E_shift_rot_result [20]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(\cpu_0|E_alu_result~22_combout ),
	.sload(\cpu_0|R_ctrl_shift_rot~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|W_alu_result [20]));

// Location: LCCOMB_X41_Y16_N18
cycloneii_lcell_comb \cpu_0|W_rf_wr_data[20]~22 (
// Equation(s):
// \cpu_0|W_rf_wr_data[20]~22_combout  = (\cpu_0|R_ctrl_ld~regout  & (((\cpu_0|av_ld_byte2_data [4])))) # (!\cpu_0|R_ctrl_ld~regout  & (!\cpu_0|E_alu_result~22_combout  & (\cpu_0|W_alu_result [20])))

	.dataa(\cpu_0|R_ctrl_ld~regout ),
	.datab(\cpu_0|E_alu_result~22_combout ),
	.datac(\cpu_0|W_alu_result [20]),
	.datad(\cpu_0|av_ld_byte2_data [4]),
	.cin(gnd),
	.combout(\cpu_0|W_rf_wr_data[20]~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|W_rf_wr_data[20]~22 .lut_mask = 16'hBA10;
defparam \cpu_0|W_rf_wr_data[20]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y18_N13
cycloneii_lcell_ff \cpu_0|d_writedata[7] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [7]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|d_writedata [7]));

// Location: LCCOMB_X41_Y18_N12
cycloneii_lcell_comb \cmd_xbar_mux|src_payload~20 (
// Equation(s):
// \cmd_xbar_mux|src_payload~20_combout  = (\cpu_0|d_writedata [7] & \cmd_xbar_mux|saved_grant [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\cpu_0|d_writedata [7]),
	.datad(\cmd_xbar_mux|saved_grant [1]),
	.cin(gnd),
	.combout(\cmd_xbar_mux|src_payload~20_combout ),
	.cout());
// synopsys translate_off
defparam \cmd_xbar_mux|src_payload~20 .lut_mask = 16'hF000;
defparam \cmd_xbar_mux|src_payload~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y17_N6
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[19]~23 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[19]~23_combout  = (\cmd_xbar_mux|src_data [46] & (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a 
// [19])) # (!\cmd_xbar_mux|src_data [46] & ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_reg_readdata~0_combout )))

	.dataa(vcc),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a [19]),
	.datac(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.datad(\cmd_xbar_mux|src_data [46]),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[19]~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[19]~23 .lut_mask = 16'hCCF0;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[19]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y17_N7
cycloneii_lcell_ff \cpu_0_jtag_debug_module_translator|av_readdata_pre[19] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[19]~23_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0_jtag_debug_module_translator|av_readdata_pre [19]));

// Location: LCCOMB_X34_Y18_N14
cycloneii_lcell_comb \rsp_xbar_mux_001|src_payload~14 (
// Equation(s):
// \rsp_xbar_mux_001|src_payload~14_combout  = (\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout  & (\cpu_0_jtag_debug_module_translator|read_latency_shift_reg [0] & 
// \cpu_0_jtag_debug_module_translator|av_readdata_pre [19]))

	.dataa(\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout ),
	.datab(\cpu_0_jtag_debug_module_translator|read_latency_shift_reg [0]),
	.datac(vcc),
	.datad(\cpu_0_jtag_debug_module_translator|av_readdata_pre [19]),
	.cin(gnd),
	.combout(\rsp_xbar_mux_001|src_payload~14_combout ),
	.cout());
// synopsys translate_off
defparam \rsp_xbar_mux_001|src_payload~14 .lut_mask = 16'h8800;
defparam \rsp_xbar_mux_001|src_payload~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N24
cycloneii_lcell_comb \custom_counter_component_0|Selector12~0 (
// Equation(s):
// \custom_counter_component_0|Selector12~0_combout  = (\cpu_0|W_alu_result [2] & (((\custom_counter_component_0|readdata [19])))) # (!\cpu_0|W_alu_result [2] & (\custom_counter_component_0|custom_counter_unit_inst|start_pos [3] & (\cpu_0|W_alu_result [3])))

	.dataa(\custom_counter_component_0|custom_counter_unit_inst|start_pos [3]),
	.datab(\cpu_0|W_alu_result [3]),
	.datac(\custom_counter_component_0|readdata [19]),
	.datad(\cpu_0|W_alu_result [2]),
	.cin(gnd),
	.combout(\custom_counter_component_0|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|Selector12~0 .lut_mask = 16'hF088;
defparam \custom_counter_component_0|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y20_N25
cycloneii_lcell_ff \custom_counter_component_0|readdata[19] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\custom_counter_component_0|Selector12~0_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\custom_counter_component_0|always1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|readdata [19]));

// Location: LCFF_X33_Y18_N11
cycloneii_lcell_ff \custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre[19] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\custom_counter_component_0|readdata [19]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre [19]));

// Location: LCFF_X28_Y16_N21
cycloneii_lcell_ff \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[3] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [3]));

// Location: LCFF_X29_Y17_N7
cycloneii_lcell_ff \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~13_combout ),
	.sdata(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [3]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\jtag_uart_0|read_0~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [19]));

// Location: LCCOMB_X33_Y18_N10
cycloneii_lcell_comb \rsp_xbar_mux_001|src_data[19]~43 (
// Equation(s):
// \rsp_xbar_mux_001|src_data[19]~43_combout  = (\custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg [0] & ((\custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre [19]) # 
// ((\jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [19])))) # (!\custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg [0] & 
// (\jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ((\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [19]))))

	.dataa(\custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg [0]),
	.datab(\jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datac(\custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre [19]),
	.datad(\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [19]),
	.cin(gnd),
	.combout(\rsp_xbar_mux_001|src_data[19]~43_combout ),
	.cout());
// synopsys translate_off
defparam \rsp_xbar_mux_001|src_data[19]~43 .lut_mask = 16'hECA0;
defparam \rsp_xbar_mux_001|src_data[19]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N16
cycloneii_lcell_comb \rsp_xbar_mux_001|src_data[19] (
// Equation(s):
// \rsp_xbar_mux_001|src_data [19] = (\rsp_xbar_mux_001|src_payload~14_combout ) # ((\rsp_xbar_mux_001|src_data[19]~43_combout ) # ((\sram_0|readdata [3] & \rsp_xbar_mux_001|src_payload~12_combout )))

	.dataa(\sram_0|readdata [3]),
	.datab(\rsp_xbar_mux_001|src_payload~14_combout ),
	.datac(\rsp_xbar_mux_001|src_payload~12_combout ),
	.datad(\rsp_xbar_mux_001|src_data[19]~43_combout ),
	.cin(gnd),
	.combout(\rsp_xbar_mux_001|src_data [19]),
	.cout());
// synopsys translate_off
defparam \rsp_xbar_mux_001|src_data[19] .lut_mask = 16'hFFEC;
defparam \rsp_xbar_mux_001|src_data[19] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N24
cycloneii_lcell_comb \cpu_0|av_ld_byte2_data[3]~3 (
// Equation(s):
// \cpu_0|av_ld_byte2_data[3]~3_combout  = (\cpu_0|av_ld_aligning_data~regout  & (\cpu_0|av_fill_bit~0_combout )) # (!\cpu_0|av_ld_aligning_data~regout  & ((\rsp_xbar_mux_001|src_data [19])))

	.dataa(\cpu_0|av_ld_aligning_data~regout ),
	.datab(\cpu_0|av_fill_bit~0_combout ),
	.datac(vcc),
	.datad(\rsp_xbar_mux_001|src_data [19]),
	.cin(gnd),
	.combout(\cpu_0|av_ld_byte2_data[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|av_ld_byte2_data[3]~3 .lut_mask = 16'hDD88;
defparam \cpu_0|av_ld_byte2_data[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N12
cycloneii_lcell_comb \cpu_0|av_ld_byte3_data_nxt~9 (
// Equation(s):
// \cpu_0|av_ld_byte3_data_nxt~9_combout  = (\cpu_0|av_ld_aligning_data~regout  & ((\cpu_0|av_fill_bit~0_combout ))) # (!\cpu_0|av_ld_aligning_data~regout  & (\cpu_0|av_ld_byte3_data_nxt~8_combout ))

	.dataa(\cpu_0|av_ld_byte3_data_nxt~8_combout ),
	.datab(vcc),
	.datac(\cpu_0|av_fill_bit~0_combout ),
	.datad(\cpu_0|av_ld_aligning_data~regout ),
	.cin(gnd),
	.combout(\cpu_0|av_ld_byte3_data_nxt~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|av_ld_byte3_data_nxt~9 .lut_mask = 16'hF0AA;
defparam \cpu_0|av_ld_byte3_data_nxt~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y16_N13
cycloneii_lcell_ff \cpu_0|av_ld_byte3_data[3] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|av_ld_byte3_data_nxt~9_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|av_ld_rshift8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|av_ld_byte3_data [3]));

// Location: LCFF_X38_Y16_N25
cycloneii_lcell_ff \cpu_0|av_ld_byte2_data[3] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|av_ld_byte2_data[3]~3_combout ),
	.sdata(\cpu_0|av_ld_byte3_data [3]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\cpu_0|av_ld_rshift8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|av_ld_byte2_data [3]));

// Location: LCCOMB_X42_Y17_N26
cycloneii_lcell_comb \cpu_0|E_arith_result[19]~2 (
// Equation(s):
// \cpu_0|E_arith_result[19]~2_combout  = (\cpu_0|E_alu_sub~regout  & ((\cpu_0|Add1~38_combout ))) # (!\cpu_0|E_alu_sub~regout  & (\cpu_0|Add2~38_combout ))

	.dataa(\cpu_0|Add2~38_combout ),
	.datab(\cpu_0|Add1~38_combout ),
	.datac(\cpu_0|E_alu_sub~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu_0|E_arith_result[19]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_arith_result[19]~2 .lut_mask = 16'hCACA;
defparam \cpu_0|E_arith_result[19]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N26
cycloneii_lcell_comb \cpu_0|W_alu_result[19]~1 (
// Equation(s):
// \cpu_0|W_alu_result[19]~1_combout  = (\cpu_0|R_ctrl_logic~regout  & (\cpu_0|E_logic_result[19]~2_combout )) # (!\cpu_0|R_ctrl_logic~regout  & ((\cpu_0|E_arith_result[19]~2_combout )))

	.dataa(\cpu_0|E_logic_result[19]~2_combout ),
	.datab(\cpu_0|R_ctrl_logic~regout ),
	.datac(vcc),
	.datad(\cpu_0|E_arith_result[19]~2_combout ),
	.cin(gnd),
	.combout(\cpu_0|W_alu_result[19]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|W_alu_result[19]~1 .lut_mask = 16'hBB88;
defparam \cpu_0|W_alu_result[19]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y16_N27
cycloneii_lcell_ff \cpu_0|W_alu_result[19] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|W_alu_result[19]~1_combout ),
	.sdata(\cpu_0|E_shift_rot_result [19]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(\cpu_0|E_alu_result~22_combout ),
	.sload(\cpu_0|R_ctrl_shift_rot~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|W_alu_result [19]));

// Location: LCCOMB_X41_Y16_N20
cycloneii_lcell_comb \cpu_0|W_rf_wr_data[19]~23 (
// Equation(s):
// \cpu_0|W_rf_wr_data[19]~23_combout  = (\cpu_0|R_ctrl_ld~regout  & (((\cpu_0|av_ld_byte2_data [3])))) # (!\cpu_0|R_ctrl_ld~regout  & (!\cpu_0|E_alu_result~22_combout  & ((\cpu_0|W_alu_result [19]))))

	.dataa(\cpu_0|R_ctrl_ld~regout ),
	.datab(\cpu_0|E_alu_result~22_combout ),
	.datac(\cpu_0|av_ld_byte2_data [3]),
	.datad(\cpu_0|W_alu_result [19]),
	.cin(gnd),
	.combout(\cpu_0|W_rf_wr_data[19]~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|W_rf_wr_data[19]~23 .lut_mask = 16'hB1A0;
defparam \cpu_0|W_rf_wr_data[19]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N4
cycloneii_lcell_comb \cpu_0|E_src1[18]~2 (
// Equation(s):
// \cpu_0|E_src1[18]~2_combout  = (\cpu_0|R_src1~26_combout  & ((\cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b [18]))) # (!\cpu_0|R_src1~26_combout  & (\cpu_0|D_iw [22]))

	.dataa(\cpu_0|D_iw [22]),
	.datab(\cpu_0|R_src1~26_combout ),
	.datac(vcc),
	.datad(\cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b [18]),
	.cin(gnd),
	.combout(\cpu_0|E_src1[18]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_src1[18]~2 .lut_mask = 16'hEE22;
defparam \cpu_0|E_src1[18]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y17_N5
cycloneii_lcell_ff \cpu_0|E_src1[18] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|E_src1[18]~2_combout ),
	.sdata(\cpu_0|F_pc_plus_one[16]~32_combout ),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\cpu_0|R_src1~27_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|E_src1 [18]));

// Location: LCCOMB_X42_Y17_N12
cycloneii_lcell_comb \cpu_0|E_logic_result[18]~3 (
// Equation(s):
// \cpu_0|E_logic_result[18]~3_combout  = (\cpu_0|E_src2 [18] & (\cpu_0|R_logic_op [1] $ (((\cpu_0|E_src1 [18] & \cpu_0|R_logic_op [0]))))) # (!\cpu_0|E_src2 [18] & ((\cpu_0|R_logic_op [1] & (\cpu_0|E_src1 [18])) # (!\cpu_0|R_logic_op [1] & (!\cpu_0|E_src1 
// [18] & !\cpu_0|R_logic_op [0]))))

	.dataa(\cpu_0|E_src2 [18]),
	.datab(\cpu_0|R_logic_op [1]),
	.datac(\cpu_0|E_src1 [18]),
	.datad(\cpu_0|R_logic_op [0]),
	.cin(gnd),
	.combout(\cpu_0|E_logic_result[18]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_logic_result[18]~3 .lut_mask = 16'h68C9;
defparam \cpu_0|E_logic_result[18]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N4
cycloneii_lcell_comb \cpu_0|W_alu_result[18]~2 (
// Equation(s):
// \cpu_0|W_alu_result[18]~2_combout  = (\cpu_0|R_ctrl_logic~regout  & ((\cpu_0|E_logic_result[18]~3_combout ))) # (!\cpu_0|R_ctrl_logic~regout  & (\cpu_0|F_pc[16]~13_combout ))

	.dataa(\cpu_0|F_pc[16]~13_combout ),
	.datab(\cpu_0|R_ctrl_logic~regout ),
	.datac(vcc),
	.datad(\cpu_0|E_logic_result[18]~3_combout ),
	.cin(gnd),
	.combout(\cpu_0|W_alu_result[18]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|W_alu_result[18]~2 .lut_mask = 16'hEE22;
defparam \cpu_0|W_alu_result[18]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y16_N5
cycloneii_lcell_ff \cpu_0|W_alu_result[18] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|W_alu_result[18]~2_combout ),
	.sdata(\cpu_0|E_shift_rot_result [18]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(\cpu_0|E_alu_result~22_combout ),
	.sload(\cpu_0|R_ctrl_shift_rot~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|W_alu_result [18]));

// Location: LCCOMB_X38_Y16_N16
cycloneii_lcell_comb \cpu_0|av_ld_byte2_data[2]~4 (
// Equation(s):
// \cpu_0|av_ld_byte2_data[2]~4_combout  = (\cpu_0|av_ld_aligning_data~regout  & ((\cpu_0|av_fill_bit~0_combout ))) # (!\cpu_0|av_ld_aligning_data~regout  & (\rsp_xbar_mux_001|src_data [18]))

	.dataa(\rsp_xbar_mux_001|src_data [18]),
	.datab(\cpu_0|av_fill_bit~0_combout ),
	.datac(vcc),
	.datad(\cpu_0|av_ld_aligning_data~regout ),
	.cin(gnd),
	.combout(\cpu_0|av_ld_byte2_data[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|av_ld_byte2_data[2]~4 .lut_mask = 16'hCCAA;
defparam \cpu_0|av_ld_byte2_data[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y18_N5
cycloneii_lcell_ff \sram_0|readdata[10] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\sram_0_external_interface_DQ[10]~10 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\sram_0|readdata [10]));

// Location: LCCOMB_X36_Y16_N28
cycloneii_lcell_comb \cpu_0|av_ld_byte3_data_nxt~10 (
// Equation(s):
// \cpu_0|av_ld_byte3_data_nxt~10_combout  = (\rsp_xbar_demux|src1_valid~combout  & ((\cpu_0_jtag_debug_module_translator|av_readdata_pre [26]) # ((\rsp_xbar_mux_001|src_payload~12_combout  & \sram_0|readdata [10])))) # (!\rsp_xbar_demux|src1_valid~combout  
// & (((\rsp_xbar_mux_001|src_payload~12_combout  & \sram_0|readdata [10]))))

	.dataa(\rsp_xbar_demux|src1_valid~combout ),
	.datab(\cpu_0_jtag_debug_module_translator|av_readdata_pre [26]),
	.datac(\rsp_xbar_mux_001|src_payload~12_combout ),
	.datad(\sram_0|readdata [10]),
	.cin(gnd),
	.combout(\cpu_0|av_ld_byte3_data_nxt~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|av_ld_byte3_data_nxt~10 .lut_mask = 16'hF888;
defparam \cpu_0|av_ld_byte3_data_nxt~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N20
cycloneii_lcell_comb \cpu_0|av_ld_byte3_data_nxt~11 (
// Equation(s):
// \cpu_0|av_ld_byte3_data_nxt~11_combout  = (\cpu_0|av_ld_aligning_data~regout  & ((\cpu_0|av_fill_bit~0_combout ))) # (!\cpu_0|av_ld_aligning_data~regout  & (\cpu_0|av_ld_byte3_data_nxt~10_combout ))

	.dataa(vcc),
	.datab(\cpu_0|av_ld_byte3_data_nxt~10_combout ),
	.datac(\cpu_0|av_fill_bit~0_combout ),
	.datad(\cpu_0|av_ld_aligning_data~regout ),
	.cin(gnd),
	.combout(\cpu_0|av_ld_byte3_data_nxt~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|av_ld_byte3_data_nxt~11 .lut_mask = 16'hF0CC;
defparam \cpu_0|av_ld_byte3_data_nxt~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y16_N21
cycloneii_lcell_ff \cpu_0|av_ld_byte3_data[2] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|av_ld_byte3_data_nxt~11_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|av_ld_rshift8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|av_ld_byte3_data [2]));

// Location: LCFF_X38_Y16_N17
cycloneii_lcell_ff \cpu_0|av_ld_byte2_data[2] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|av_ld_byte2_data[2]~4_combout ),
	.sdata(\cpu_0|av_ld_byte3_data [2]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\cpu_0|av_ld_rshift8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|av_ld_byte2_data [2]));

// Location: LCCOMB_X41_Y16_N22
cycloneii_lcell_comb \cpu_0|W_rf_wr_data[18]~24 (
// Equation(s):
// \cpu_0|W_rf_wr_data[18]~24_combout  = (\cpu_0|R_ctrl_ld~regout  & (((\cpu_0|av_ld_byte2_data [2])))) # (!\cpu_0|R_ctrl_ld~regout  & (!\cpu_0|E_alu_result~22_combout  & (\cpu_0|W_alu_result [18])))

	.dataa(\cpu_0|R_ctrl_ld~regout ),
	.datab(\cpu_0|E_alu_result~22_combout ),
	.datac(\cpu_0|W_alu_result [18]),
	.datad(\cpu_0|av_ld_byte2_data [2]),
	.cin(gnd),
	.combout(\cpu_0|W_rf_wr_data[18]~24_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|W_rf_wr_data[18]~24 .lut_mask = 16'hBA10;
defparam \cpu_0|W_rf_wr_data[18]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N4
cycloneii_lcell_comb \cpu_0|E_src1[17]~3 (
// Equation(s):
// \cpu_0|E_src1[17]~3_combout  = (\cpu_0|R_src1~26_combout  & ((\cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b [17]))) # (!\cpu_0|R_src1~26_combout  & (\cpu_0|D_iw [21]))

	.dataa(\cpu_0|D_iw [21]),
	.datab(\cpu_0|R_src1~26_combout ),
	.datac(vcc),
	.datad(\cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b [17]),
	.cin(gnd),
	.combout(\cpu_0|E_src1[17]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_src1[17]~3 .lut_mask = 16'hEE22;
defparam \cpu_0|E_src1[17]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y19_N5
cycloneii_lcell_ff \cpu_0|E_src1[17] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|E_src1[17]~3_combout ),
	.sdata(\cpu_0|F_pc_plus_one[15]~30_combout ),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\cpu_0|R_src1~27_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|E_src1 [17]));

// Location: LCCOMB_X41_Y17_N28
cycloneii_lcell_comb \cpu_0|F_pc[15]~12 (
// Equation(s):
// \cpu_0|F_pc[15]~12_combout  = (\cpu_0|E_alu_sub~regout  & ((\cpu_0|Add1~34_combout ))) # (!\cpu_0|E_alu_sub~regout  & (\cpu_0|Add2~34_combout ))

	.dataa(\cpu_0|Add2~34_combout ),
	.datab(\cpu_0|Add1~34_combout ),
	.datac(vcc),
	.datad(\cpu_0|E_alu_sub~regout ),
	.cin(gnd),
	.combout(\cpu_0|F_pc[15]~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|F_pc[15]~12 .lut_mask = 16'hCCAA;
defparam \cpu_0|F_pc[15]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N14
cycloneii_lcell_comb \cpu_0|W_alu_result[17]~3 (
// Equation(s):
// \cpu_0|W_alu_result[17]~3_combout  = (\cpu_0|R_ctrl_logic~regout  & (\cpu_0|E_logic_result[17]~4_combout )) # (!\cpu_0|R_ctrl_logic~regout  & ((\cpu_0|F_pc[15]~12_combout )))

	.dataa(\cpu_0|E_logic_result[17]~4_combout ),
	.datab(\cpu_0|R_ctrl_logic~regout ),
	.datac(vcc),
	.datad(\cpu_0|F_pc[15]~12_combout ),
	.cin(gnd),
	.combout(\cpu_0|W_alu_result[17]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|W_alu_result[17]~3 .lut_mask = 16'hBB88;
defparam \cpu_0|W_alu_result[17]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y16_N15
cycloneii_lcell_ff \cpu_0|W_alu_result[17] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|W_alu_result[17]~3_combout ),
	.sdata(\cpu_0|E_shift_rot_result [17]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(\cpu_0|E_alu_result~22_combout ),
	.sload(\cpu_0|R_ctrl_shift_rot~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|W_alu_result [17]));

// Location: LCCOMB_X41_Y16_N30
cycloneii_lcell_comb \cpu_0|W_rf_wr_data[17]~21 (
// Equation(s):
// \cpu_0|W_rf_wr_data[17]~21_combout  = (\cpu_0|R_ctrl_ld~regout  & (\cpu_0|av_ld_byte2_data [1])) # (!\cpu_0|R_ctrl_ld~regout  & (((!\cpu_0|E_alu_result~22_combout  & \cpu_0|W_alu_result [17]))))

	.dataa(\cpu_0|av_ld_byte2_data [1]),
	.datab(\cpu_0|E_alu_result~22_combout ),
	.datac(\cpu_0|R_ctrl_ld~regout ),
	.datad(\cpu_0|W_alu_result [17]),
	.cin(gnd),
	.combout(\cpu_0|W_rf_wr_data[17]~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|W_rf_wr_data[17]~21 .lut_mask = 16'hA3A0;
defparam \cpu_0|W_rf_wr_data[17]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N0
cycloneii_lcell_comb \cpu_0|E_st_data[16]~0 (
// Equation(s):
// \cpu_0|E_st_data[16]~0_combout  = (\cpu_0|D_iw [4] & ((\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [16]))) # (!\cpu_0|D_iw [4] & (\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [0]))

	.dataa(\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [0]),
	.datab(\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [16]),
	.datac(vcc),
	.datad(\cpu_0|D_iw [4]),
	.cin(gnd),
	.combout(\cpu_0|E_st_data[16]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_st_data[16]~0 .lut_mask = 16'hCCAA;
defparam \cpu_0|E_st_data[16]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y20_N1
cycloneii_lcell_ff \cpu_0|d_writedata[16] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|E_st_data[16]~0_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|d_writedata [16]));

// Location: LCCOMB_X36_Y21_N22
cycloneii_lcell_comb \led_red_o|data_out[16]~feeder (
// Equation(s):
// \led_red_o|data_out[16]~feeder_combout  = \cpu_0|d_writedata [16]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_0|d_writedata [16]),
	.cin(gnd),
	.combout(\led_red_o|data_out[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \led_red_o|data_out[16]~feeder .lut_mask = 16'hFF00;
defparam \led_red_o|data_out[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y21_N23
cycloneii_lcell_ff \led_red_o|data_out[16] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\led_red_o|data_out[16]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\led_red_o|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\led_red_o|data_out [16]));

// Location: LCCOMB_X37_Y17_N2
cycloneii_lcell_comb \led_red_o|readdata[16] (
// Equation(s):
// \led_red_o|readdata [16] = (!\cpu_0|W_alu_result [2] & (!\cpu_0|W_alu_result [3] & \led_red_o|data_out [16]))

	.dataa(vcc),
	.datab(\cpu_0|W_alu_result [2]),
	.datac(\cpu_0|W_alu_result [3]),
	.datad(\led_red_o|data_out [16]),
	.cin(gnd),
	.combout(\led_red_o|readdata [16]),
	.cout());
// synopsys translate_off
defparam \led_red_o|readdata[16] .lut_mask = 16'h0300;
defparam \led_red_o|readdata[16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y17_N3
cycloneii_lcell_ff \led_red_o_s1_translator|av_readdata_pre[16] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\led_red_o|readdata [16]),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\led_red_o_s1_translator|av_readdata_pre [16]));

// Location: LCCOMB_X37_Y17_N26
cycloneii_lcell_comb \rsp_xbar_mux_001|src_data[16]~37 (
// Equation(s):
// \rsp_xbar_mux_001|src_data[16]~37_combout  = (\led_red_o_s1_translator|read_latency_shift_reg [0] & ((\led_red_o_s1_translator|av_readdata_pre [16]) # ((\custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg [0] & 
// \custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre [16])))) # (!\led_red_o_s1_translator|read_latency_shift_reg [0] & (\custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg [0] & 
// (\custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre [16])))

	.dataa(\led_red_o_s1_translator|read_latency_shift_reg [0]),
	.datab(\custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg [0]),
	.datac(\custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre [16]),
	.datad(\led_red_o_s1_translator|av_readdata_pre [16]),
	.cin(gnd),
	.combout(\rsp_xbar_mux_001|src_data[16]~37_combout ),
	.cout());
// synopsys translate_off
defparam \rsp_xbar_mux_001|src_data[16]~37 .lut_mask = 16'hEAC0;
defparam \rsp_xbar_mux_001|src_data[16]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N12
cycloneii_lcell_comb \rsp_xbar_mux_001|src_data[16]~39 (
// Equation(s):
// \rsp_xbar_mux_001|src_data[16]~39_combout  = (\rsp_xbar_mux_001|src_data[16]~38_combout ) # ((\rsp_xbar_mux_001|src_data[16]~37_combout ) # ((\cpu_0_jtag_debug_module_translator|av_readdata_pre [16] & \rsp_xbar_demux|src1_valid~combout )))

	.dataa(\rsp_xbar_mux_001|src_data[16]~38_combout ),
	.datab(\cpu_0_jtag_debug_module_translator|av_readdata_pre [16]),
	.datac(\rsp_xbar_demux|src1_valid~combout ),
	.datad(\rsp_xbar_mux_001|src_data[16]~37_combout ),
	.cin(gnd),
	.combout(\rsp_xbar_mux_001|src_data[16]~39_combout ),
	.cout());
// synopsys translate_off
defparam \rsp_xbar_mux_001|src_data[16]~39 .lut_mask = 16'hFFEA;
defparam \rsp_xbar_mux_001|src_data[16]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N0
cycloneii_lcell_comb \rsp_xbar_mux_001|src_data[16] (
// Equation(s):
// \rsp_xbar_mux_001|src_data [16] = (\rsp_xbar_mux_001|src_data[16]~39_combout ) # ((\sram_0|readdata [0] & \rsp_xbar_mux_001|src_payload~12_combout ))

	.dataa(\sram_0|readdata [0]),
	.datab(vcc),
	.datac(\rsp_xbar_mux_001|src_payload~12_combout ),
	.datad(\rsp_xbar_mux_001|src_data[16]~39_combout ),
	.cin(gnd),
	.combout(\rsp_xbar_mux_001|src_data [16]),
	.cout());
// synopsys translate_off
defparam \rsp_xbar_mux_001|src_data[16] .lut_mask = 16'hFFA0;
defparam \rsp_xbar_mux_001|src_data[16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N14
cycloneii_lcell_comb \cpu_0|av_ld_byte2_data[0]~0 (
// Equation(s):
// \cpu_0|av_ld_byte2_data[0]~0_combout  = (\cpu_0|av_ld_aligning_data~regout  & (\cpu_0|av_fill_bit~0_combout )) # (!\cpu_0|av_ld_aligning_data~regout  & ((\rsp_xbar_mux_001|src_data [16])))

	.dataa(\cpu_0|av_ld_aligning_data~regout ),
	.datab(\cpu_0|av_fill_bit~0_combout ),
	.datac(vcc),
	.datad(\rsp_xbar_mux_001|src_data [16]),
	.cin(gnd),
	.combout(\cpu_0|av_ld_byte2_data[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|av_ld_byte2_data[0]~0 .lut_mask = 16'hDD88;
defparam \cpu_0|av_ld_byte2_data[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N26
cycloneii_lcell_comb \custom_counter_component_0|Selector7~0 (
// Equation(s):
// \custom_counter_component_0|Selector7~0_combout  = (\cpu_0|W_alu_result [2] & (((\custom_counter_component_0|readdata [24])))) # (!\cpu_0|W_alu_result [2] & (\custom_counter_component_0|custom_counter_unit_inst|start_pos [8] & (\cpu_0|W_alu_result [3])))

	.dataa(\custom_counter_component_0|custom_counter_unit_inst|start_pos [8]),
	.datab(\cpu_0|W_alu_result [3]),
	.datac(\custom_counter_component_0|readdata [24]),
	.datad(\cpu_0|W_alu_result [2]),
	.cin(gnd),
	.combout(\custom_counter_component_0|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|Selector7~0 .lut_mask = 16'hF088;
defparam \custom_counter_component_0|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y20_N27
cycloneii_lcell_ff \custom_counter_component_0|readdata[24] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\custom_counter_component_0|Selector7~0_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\custom_counter_component_0|always1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|readdata [24]));

// Location: LCFF_X36_Y17_N11
cycloneii_lcell_ff \custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre[24] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\custom_counter_component_0|readdata [24]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre [24]));

// Location: LCCOMB_X36_Y17_N10
cycloneii_lcell_comb \cpu_0|av_ld_byte3_data_nxt~1 (
// Equation(s):
// \cpu_0|av_ld_byte3_data_nxt~1_combout  = (\custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg [0] & ((\custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre [24]) # ((\rsp_xbar_demux|src1_valid~combout  & 
// \cpu_0_jtag_debug_module_translator|av_readdata_pre [24])))) # (!\custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg [0] & (\rsp_xbar_demux|src1_valid~combout  & ((\cpu_0_jtag_debug_module_translator|av_readdata_pre [24]))))

	.dataa(\custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg [0]),
	.datab(\rsp_xbar_demux|src1_valid~combout ),
	.datac(\custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre [24]),
	.datad(\cpu_0_jtag_debug_module_translator|av_readdata_pre [24]),
	.cin(gnd),
	.combout(\cpu_0|av_ld_byte3_data_nxt~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|av_ld_byte3_data_nxt~1 .lut_mask = 16'hECA0;
defparam \cpu_0|av_ld_byte3_data_nxt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N10
cycloneii_lcell_comb \cpu_0|av_ld_byte3_data_nxt~2 (
// Equation(s):
// \cpu_0|av_ld_byte3_data_nxt~2_combout  = (\cpu_0|av_ld_aligning_data~regout  & (((\cpu_0|av_fill_bit~0_combout )))) # (!\cpu_0|av_ld_aligning_data~regout  & ((\cpu_0|av_ld_byte3_data_nxt~0_combout ) # ((\cpu_0|av_ld_byte3_data_nxt~1_combout ))))

	.dataa(\cpu_0|av_ld_byte3_data_nxt~0_combout ),
	.datab(\cpu_0|av_fill_bit~0_combout ),
	.datac(\cpu_0|av_ld_byte3_data_nxt~1_combout ),
	.datad(\cpu_0|av_ld_aligning_data~regout ),
	.cin(gnd),
	.combout(\cpu_0|av_ld_byte3_data_nxt~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|av_ld_byte3_data_nxt~2 .lut_mask = 16'hCCFA;
defparam \cpu_0|av_ld_byte3_data_nxt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y16_N11
cycloneii_lcell_ff \cpu_0|av_ld_byte3_data[0] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|av_ld_byte3_data_nxt~2_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|av_ld_rshift8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|av_ld_byte3_data [0]));

// Location: LCFF_X38_Y16_N15
cycloneii_lcell_ff \cpu_0|av_ld_byte2_data[0] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|av_ld_byte2_data[0]~0_combout ),
	.sdata(\cpu_0|av_ld_byte3_data [0]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\cpu_0|av_ld_rshift8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|av_ld_byte2_data [0]));

// Location: LCCOMB_X38_Y20_N28
cycloneii_lcell_comb \cpu_0|W_rf_wr_data[16]~20 (
// Equation(s):
// \cpu_0|W_rf_wr_data[16]~20_combout  = (\cpu_0|R_ctrl_ld~regout  & (((\cpu_0|av_ld_byte2_data [0])))) # (!\cpu_0|R_ctrl_ld~regout  & (\cpu_0|W_alu_result [16] & (!\cpu_0|E_alu_result~22_combout )))

	.dataa(\cpu_0|W_alu_result [16]),
	.datab(\cpu_0|E_alu_result~22_combout ),
	.datac(\cpu_0|av_ld_byte2_data [0]),
	.datad(\cpu_0|R_ctrl_ld~regout ),
	.cin(gnd),
	.combout(\cpu_0|W_rf_wr_data[16]~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|W_rf_wr_data[16]~20 .lut_mask = 16'hF022;
defparam \cpu_0|W_rf_wr_data[16]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N10
cycloneii_lcell_comb \cpu_0|E_src1[15]~5 (
// Equation(s):
// \cpu_0|E_src1[15]~5_combout  = (\cpu_0|R_src1~26_combout  & ((\cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b [15]))) # (!\cpu_0|R_src1~26_combout  & (\cpu_0|D_iw [19]))

	.dataa(\cpu_0|D_iw [19]),
	.datab(\cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b [15]),
	.datac(vcc),
	.datad(\cpu_0|R_src1~26_combout ),
	.cin(gnd),
	.combout(\cpu_0|E_src1[15]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_src1[15]~5 .lut_mask = 16'hCCAA;
defparam \cpu_0|E_src1[15]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y20_N11
cycloneii_lcell_ff \cpu_0|E_src1[15] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|E_src1[15]~5_combout ),
	.sdata(\cpu_0|F_pc_plus_one[13]~26_combout ),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\cpu_0|R_src1~27_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|E_src1 [15]));

// Location: LCCOMB_X41_Y17_N24
cycloneii_lcell_comb \cpu_0|F_pc[13]~10 (
// Equation(s):
// \cpu_0|F_pc[13]~10_combout  = (\cpu_0|E_alu_sub~regout  & (\cpu_0|Add1~30_combout )) # (!\cpu_0|E_alu_sub~regout  & ((\cpu_0|Add2~30_combout )))

	.dataa(\cpu_0|Add1~30_combout ),
	.datab(\cpu_0|Add2~30_combout ),
	.datac(vcc),
	.datad(\cpu_0|E_alu_sub~regout ),
	.cin(gnd),
	.combout(\cpu_0|F_pc[13]~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|F_pc[13]~10 .lut_mask = 16'hAACC;
defparam \cpu_0|F_pc[13]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N22
cycloneii_lcell_comb \cpu_0|E_logic_result[15]~6 (
// Equation(s):
// \cpu_0|E_logic_result[15]~6_combout  = (\cpu_0|E_src1 [15] & (\cpu_0|R_logic_op [1] $ (((\cpu_0|R_logic_op [0] & \cpu_0|E_src2 [15]))))) # (!\cpu_0|E_src1 [15] & ((\cpu_0|R_logic_op [1] & ((\cpu_0|E_src2 [15]))) # (!\cpu_0|R_logic_op [1] & 
// (!\cpu_0|R_logic_op [0] & !\cpu_0|E_src2 [15]))))

	.dataa(\cpu_0|R_logic_op [1]),
	.datab(\cpu_0|R_logic_op [0]),
	.datac(\cpu_0|E_src1 [15]),
	.datad(\cpu_0|E_src2 [15]),
	.cin(gnd),
	.combout(\cpu_0|E_logic_result[15]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_logic_result[15]~6 .lut_mask = 16'h6AA1;
defparam \cpu_0|E_logic_result[15]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N26
cycloneii_lcell_comb \cpu_0|W_alu_result[15]~5 (
// Equation(s):
// \cpu_0|W_alu_result[15]~5_combout  = (\cpu_0|R_ctrl_logic~regout  & ((\cpu_0|E_logic_result[15]~6_combout ))) # (!\cpu_0|R_ctrl_logic~regout  & (\cpu_0|F_pc[13]~10_combout ))

	.dataa(\cpu_0|R_ctrl_logic~regout ),
	.datab(\cpu_0|F_pc[13]~10_combout ),
	.datac(vcc),
	.datad(\cpu_0|E_logic_result[15]~6_combout ),
	.cin(gnd),
	.combout(\cpu_0|W_alu_result[15]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|W_alu_result[15]~5 .lut_mask = 16'hEE44;
defparam \cpu_0|W_alu_result[15]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N16
cycloneii_lcell_comb \cpu_0|E_shift_rot_result_nxt[16]~5 (
// Equation(s):
// \cpu_0|E_shift_rot_result_nxt[16]~5_combout  = (\cpu_0|R_ctrl_shift_rot_right~regout  & (\cpu_0|E_shift_rot_result [17])) # (!\cpu_0|R_ctrl_shift_rot_right~regout  & ((\cpu_0|E_shift_rot_result [15])))

	.dataa(\cpu_0|R_ctrl_shift_rot_right~regout ),
	.datab(\cpu_0|E_shift_rot_result [17]),
	.datac(vcc),
	.datad(\cpu_0|E_shift_rot_result [15]),
	.cin(gnd),
	.combout(\cpu_0|E_shift_rot_result_nxt[16]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_shift_rot_result_nxt[16]~5 .lut_mask = 16'hDD88;
defparam \cpu_0|E_shift_rot_result_nxt[16]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y19_N17
cycloneii_lcell_ff \cpu_0|E_shift_rot_result[16] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|E_shift_rot_result_nxt[16]~5_combout ),
	.sdata(\cpu_0|E_src1 [16]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\cpu_0|E_new_inst~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|E_shift_rot_result [16]));

// Location: LCCOMB_X41_Y20_N10
cycloneii_lcell_comb \cpu_0|E_shift_rot_result_nxt[11]~10 (
// Equation(s):
// \cpu_0|E_shift_rot_result_nxt[11]~10_combout  = (\cpu_0|R_ctrl_shift_rot_right~regout  & ((\cpu_0|E_shift_rot_result [12]))) # (!\cpu_0|R_ctrl_shift_rot_right~regout  & (\cpu_0|E_shift_rot_result [10]))

	.dataa(\cpu_0|E_shift_rot_result [10]),
	.datab(\cpu_0|R_ctrl_shift_rot_right~regout ),
	.datac(vcc),
	.datad(\cpu_0|E_shift_rot_result [12]),
	.cin(gnd),
	.combout(\cpu_0|E_shift_rot_result_nxt[11]~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_shift_rot_result_nxt[11]~10 .lut_mask = 16'hEE22;
defparam \cpu_0|E_shift_rot_result_nxt[11]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y20_N11
cycloneii_lcell_ff \cpu_0|E_shift_rot_result[11] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|E_shift_rot_result_nxt[11]~10_combout ),
	.sdata(\cpu_0|E_src1 [11]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\cpu_0|E_new_inst~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|E_shift_rot_result [11]));

// Location: LCCOMB_X41_Y20_N0
cycloneii_lcell_comb \cpu_0|E_shift_rot_result_nxt[12]~9 (
// Equation(s):
// \cpu_0|E_shift_rot_result_nxt[12]~9_combout  = (\cpu_0|R_ctrl_shift_rot_right~regout  & (\cpu_0|E_shift_rot_result [13])) # (!\cpu_0|R_ctrl_shift_rot_right~regout  & ((\cpu_0|E_shift_rot_result [11])))

	.dataa(\cpu_0|R_ctrl_shift_rot_right~regout ),
	.datab(\cpu_0|E_shift_rot_result [13]),
	.datac(vcc),
	.datad(\cpu_0|E_shift_rot_result [11]),
	.cin(gnd),
	.combout(\cpu_0|E_shift_rot_result_nxt[12]~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_shift_rot_result_nxt[12]~9 .lut_mask = 16'hDD88;
defparam \cpu_0|E_shift_rot_result_nxt[12]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y20_N1
cycloneii_lcell_ff \cpu_0|E_shift_rot_result[12] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|E_shift_rot_result_nxt[12]~9_combout ),
	.sdata(\cpu_0|E_src1 [12]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\cpu_0|E_new_inst~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|E_shift_rot_result [12]));

// Location: LCCOMB_X41_Y20_N22
cycloneii_lcell_comb \cpu_0|E_shift_rot_result_nxt[13]~8 (
// Equation(s):
// \cpu_0|E_shift_rot_result_nxt[13]~8_combout  = (\cpu_0|R_ctrl_shift_rot_right~regout  & ((\cpu_0|E_shift_rot_result [14]))) # (!\cpu_0|R_ctrl_shift_rot_right~regout  & (\cpu_0|E_shift_rot_result [12]))

	.dataa(\cpu_0|R_ctrl_shift_rot_right~regout ),
	.datab(\cpu_0|E_shift_rot_result [12]),
	.datac(vcc),
	.datad(\cpu_0|E_shift_rot_result [14]),
	.cin(gnd),
	.combout(\cpu_0|E_shift_rot_result_nxt[13]~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_shift_rot_result_nxt[13]~8 .lut_mask = 16'hEE44;
defparam \cpu_0|E_shift_rot_result_nxt[13]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y20_N23
cycloneii_lcell_ff \cpu_0|E_shift_rot_result[13] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|E_shift_rot_result_nxt[13]~8_combout ),
	.sdata(\cpu_0|E_src1 [13]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\cpu_0|E_new_inst~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|E_shift_rot_result [13]));

// Location: LCCOMB_X41_Y20_N28
cycloneii_lcell_comb \cpu_0|E_shift_rot_result_nxt[14]~7 (
// Equation(s):
// \cpu_0|E_shift_rot_result_nxt[14]~7_combout  = (\cpu_0|R_ctrl_shift_rot_right~regout  & ((\cpu_0|E_shift_rot_result [15]))) # (!\cpu_0|R_ctrl_shift_rot_right~regout  & (\cpu_0|E_shift_rot_result [13]))

	.dataa(\cpu_0|R_ctrl_shift_rot_right~regout ),
	.datab(\cpu_0|E_shift_rot_result [13]),
	.datac(vcc),
	.datad(\cpu_0|E_shift_rot_result [15]),
	.cin(gnd),
	.combout(\cpu_0|E_shift_rot_result_nxt[14]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_shift_rot_result_nxt[14]~7 .lut_mask = 16'hEE44;
defparam \cpu_0|E_shift_rot_result_nxt[14]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y20_N29
cycloneii_lcell_ff \cpu_0|E_shift_rot_result[14] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|E_shift_rot_result_nxt[14]~7_combout ),
	.sdata(\cpu_0|E_src1 [14]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\cpu_0|E_new_inst~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|E_shift_rot_result [14]));

// Location: LCCOMB_X41_Y20_N2
cycloneii_lcell_comb \cpu_0|E_shift_rot_result_nxt[15]~6 (
// Equation(s):
// \cpu_0|E_shift_rot_result_nxt[15]~6_combout  = (\cpu_0|R_ctrl_shift_rot_right~regout  & (\cpu_0|E_shift_rot_result [16])) # (!\cpu_0|R_ctrl_shift_rot_right~regout  & ((\cpu_0|E_shift_rot_result [14])))

	.dataa(\cpu_0|R_ctrl_shift_rot_right~regout ),
	.datab(\cpu_0|E_shift_rot_result [16]),
	.datac(vcc),
	.datad(\cpu_0|E_shift_rot_result [14]),
	.cin(gnd),
	.combout(\cpu_0|E_shift_rot_result_nxt[15]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_shift_rot_result_nxt[15]~6 .lut_mask = 16'hDD88;
defparam \cpu_0|E_shift_rot_result_nxt[15]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y20_N3
cycloneii_lcell_ff \cpu_0|E_shift_rot_result[15] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|E_shift_rot_result_nxt[15]~6_combout ),
	.sdata(\cpu_0|E_src1 [15]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\cpu_0|E_new_inst~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|E_shift_rot_result [15]));

// Location: LCFF_X38_Y20_N27
cycloneii_lcell_ff \cpu_0|W_alu_result[15] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|W_alu_result[15]~5_combout ),
	.sdata(\cpu_0|E_shift_rot_result [15]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(\cpu_0|E_alu_result~22_combout ),
	.sload(\cpu_0|R_ctrl_shift_rot~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|W_alu_result [15]));

// Location: LCCOMB_X38_Y20_N18
cycloneii_lcell_comb \cpu_0|W_rf_wr_data[15]~19 (
// Equation(s):
// \cpu_0|W_rf_wr_data[15]~19_combout  = (\cpu_0|R_ctrl_ld~regout  & (\cpu_0|av_ld_byte1_data [7])) # (!\cpu_0|R_ctrl_ld~regout  & (((\cpu_0|W_alu_result [15] & !\cpu_0|E_alu_result~22_combout ))))

	.dataa(\cpu_0|av_ld_byte1_data [7]),
	.datab(\cpu_0|W_alu_result [15]),
	.datac(\cpu_0|E_alu_result~22_combout ),
	.datad(\cpu_0|R_ctrl_ld~regout ),
	.cin(gnd),
	.combout(\cpu_0|W_rf_wr_data[15]~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|W_rf_wr_data[15]~19 .lut_mask = 16'hAA0C;
defparam \cpu_0|W_rf_wr_data[15]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N16
cycloneii_lcell_comb \cpu_0|E_src1[14]~6 (
// Equation(s):
// \cpu_0|E_src1[14]~6_combout  = (\cpu_0|R_src1~26_combout  & (\cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b [14])) # (!\cpu_0|R_src1~26_combout  & ((\cpu_0|D_iw [18])))

	.dataa(\cpu_0|R_src1~26_combout ),
	.datab(\cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b [14]),
	.datac(vcc),
	.datad(\cpu_0|D_iw [18]),
	.cin(gnd),
	.combout(\cpu_0|E_src1[14]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_src1[14]~6 .lut_mask = 16'hDD88;
defparam \cpu_0|E_src1[14]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y19_N17
cycloneii_lcell_ff \cpu_0|E_src1[14] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|E_src1[14]~6_combout ),
	.sdata(\cpu_0|F_pc_plus_one[12]~24_combout ),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\cpu_0|R_src1~27_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|E_src1 [14]));

// Location: LCCOMB_X44_Y19_N8
cycloneii_lcell_comb \cpu_0|E_logic_result[14]~7 (
// Equation(s):
// \cpu_0|E_logic_result[14]~7_combout  = (\cpu_0|E_src1 [14] & (\cpu_0|R_logic_op [1] $ (((\cpu_0|R_logic_op [0] & \cpu_0|E_src2 [14]))))) # (!\cpu_0|E_src1 [14] & ((\cpu_0|R_logic_op [1] & ((\cpu_0|E_src2 [14]))) # (!\cpu_0|R_logic_op [1] & 
// (!\cpu_0|R_logic_op [0] & !\cpu_0|E_src2 [14]))))

	.dataa(\cpu_0|R_logic_op [1]),
	.datab(\cpu_0|R_logic_op [0]),
	.datac(\cpu_0|E_src1 [14]),
	.datad(\cpu_0|E_src2 [14]),
	.cin(gnd),
	.combout(\cpu_0|E_logic_result[14]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_logic_result[14]~7 .lut_mask = 16'h6AA1;
defparam \cpu_0|E_logic_result[14]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N20
cycloneii_lcell_comb \cpu_0|W_alu_result[14]~6 (
// Equation(s):
// \cpu_0|W_alu_result[14]~6_combout  = (\cpu_0|R_ctrl_logic~regout  & (\cpu_0|E_logic_result[14]~7_combout )) # (!\cpu_0|R_ctrl_logic~regout  & ((\cpu_0|F_pc[12]~9_combout )))

	.dataa(\cpu_0|R_ctrl_logic~regout ),
	.datab(\cpu_0|E_logic_result[14]~7_combout ),
	.datac(vcc),
	.datad(\cpu_0|F_pc[12]~9_combout ),
	.cin(gnd),
	.combout(\cpu_0|W_alu_result[14]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|W_alu_result[14]~6 .lut_mask = 16'hDD88;
defparam \cpu_0|W_alu_result[14]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y20_N21
cycloneii_lcell_ff \cpu_0|W_alu_result[14] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|W_alu_result[14]~6_combout ),
	.sdata(\cpu_0|E_shift_rot_result [14]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(\cpu_0|E_alu_result~22_combout ),
	.sload(\cpu_0|R_ctrl_shift_rot~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|W_alu_result [14]));

// Location: LCCOMB_X38_Y20_N16
cycloneii_lcell_comb \cpu_0|W_rf_wr_data[14]~18 (
// Equation(s):
// \cpu_0|W_rf_wr_data[14]~18_combout  = (\cpu_0|R_ctrl_ld~regout  & (\cpu_0|av_ld_byte1_data [6])) # (!\cpu_0|R_ctrl_ld~regout  & (((!\cpu_0|E_alu_result~22_combout  & \cpu_0|W_alu_result [14]))))

	.dataa(\cpu_0|av_ld_byte1_data [6]),
	.datab(\cpu_0|E_alu_result~22_combout ),
	.datac(\cpu_0|W_alu_result [14]),
	.datad(\cpu_0|R_ctrl_ld~regout ),
	.cin(gnd),
	.combout(\cpu_0|W_rf_wr_data[14]~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|W_rf_wr_data[14]~18 .lut_mask = 16'hAA30;
defparam \cpu_0|W_rf_wr_data[14]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y17_N16
cycloneii_lcell_comb \cpu_0|E_src1[13]~7 (
// Equation(s):
// \cpu_0|E_src1[13]~7_combout  = (\cpu_0|R_src1~26_combout  & ((\cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b [13]))) # (!\cpu_0|R_src1~26_combout  & (\cpu_0|D_iw [17]))

	.dataa(\cpu_0|D_iw [17]),
	.datab(\cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b [13]),
	.datac(vcc),
	.datad(\cpu_0|R_src1~26_combout ),
	.cin(gnd),
	.combout(\cpu_0|E_src1[13]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_src1[13]~7 .lut_mask = 16'hCCAA;
defparam \cpu_0|E_src1[13]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y17_N17
cycloneii_lcell_ff \cpu_0|E_src1[13] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|E_src1[13]~7_combout ),
	.sdata(\cpu_0|F_pc_plus_one[11]~22_combout ),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\cpu_0|R_src1~27_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|E_src1 [13]));

// Location: LCCOMB_X41_Y17_N20
cycloneii_lcell_comb \cpu_0|F_pc[11]~8 (
// Equation(s):
// \cpu_0|F_pc[11]~8_combout  = (\cpu_0|E_alu_sub~regout  & (\cpu_0|Add1~26_combout )) # (!\cpu_0|E_alu_sub~regout  & ((\cpu_0|Add2~26_combout )))

	.dataa(\cpu_0|Add1~26_combout ),
	.datab(\cpu_0|Add2~26_combout ),
	.datac(vcc),
	.datad(\cpu_0|E_alu_sub~regout ),
	.cin(gnd),
	.combout(\cpu_0|F_pc[11]~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|F_pc[11]~8 .lut_mask = 16'hAACC;
defparam \cpu_0|F_pc[11]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y18_N26
cycloneii_lcell_comb \cpu_0|R_src2_lo[13]~9 (
// Equation(s):
// \cpu_0|R_src2_lo[13]~9_combout  = (!\cpu_0|R_src2_lo~0_combout  & ((\cpu_0|R_src2_use_imm~regout  & (\cpu_0|D_iw [19])) # (!\cpu_0|R_src2_use_imm~regout  & ((\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [13])))))

	.dataa(\cpu_0|D_iw [19]),
	.datab(\cpu_0|R_src2_lo~0_combout ),
	.datac(\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [13]),
	.datad(\cpu_0|R_src2_use_imm~regout ),
	.cin(gnd),
	.combout(\cpu_0|R_src2_lo[13]~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|R_src2_lo[13]~9 .lut_mask = 16'h2230;
defparam \cpu_0|R_src2_lo[13]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y18_N27
cycloneii_lcell_ff \cpu_0|E_src2[13] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|R_src2_lo[13]~9_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|E_src2 [13]));

// Location: LCCOMB_X44_Y19_N2
cycloneii_lcell_comb \cpu_0|E_logic_result[13]~8 (
// Equation(s):
// \cpu_0|E_logic_result[13]~8_combout  = (\cpu_0|E_src1 [13] & (\cpu_0|R_logic_op [1] $ (((\cpu_0|R_logic_op [0] & \cpu_0|E_src2 [13]))))) # (!\cpu_0|E_src1 [13] & ((\cpu_0|R_logic_op [1] & ((\cpu_0|E_src2 [13]))) # (!\cpu_0|R_logic_op [1] & 
// (!\cpu_0|R_logic_op [0] & !\cpu_0|E_src2 [13]))))

	.dataa(\cpu_0|R_logic_op [1]),
	.datab(\cpu_0|R_logic_op [0]),
	.datac(\cpu_0|E_src1 [13]),
	.datad(\cpu_0|E_src2 [13]),
	.cin(gnd),
	.combout(\cpu_0|E_logic_result[13]~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_logic_result[13]~8 .lut_mask = 16'h6AA1;
defparam \cpu_0|E_logic_result[13]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N22
cycloneii_lcell_comb \cpu_0|W_alu_result[13]~7 (
// Equation(s):
// \cpu_0|W_alu_result[13]~7_combout  = (\cpu_0|R_ctrl_logic~regout  & ((\cpu_0|E_logic_result[13]~8_combout ))) # (!\cpu_0|R_ctrl_logic~regout  & (\cpu_0|F_pc[11]~8_combout ))

	.dataa(\cpu_0|R_ctrl_logic~regout ),
	.datab(\cpu_0|F_pc[11]~8_combout ),
	.datac(vcc),
	.datad(\cpu_0|E_logic_result[13]~8_combout ),
	.cin(gnd),
	.combout(\cpu_0|W_alu_result[13]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|W_alu_result[13]~7 .lut_mask = 16'hEE44;
defparam \cpu_0|W_alu_result[13]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y20_N23
cycloneii_lcell_ff \cpu_0|W_alu_result[13] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|W_alu_result[13]~7_combout ),
	.sdata(\cpu_0|E_shift_rot_result [13]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(\cpu_0|E_alu_result~22_combout ),
	.sload(\cpu_0|R_ctrl_shift_rot~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|W_alu_result [13]));

// Location: LCCOMB_X37_Y18_N22
cycloneii_lcell_comb \cpu_0|W_rf_wr_data[13]~17 (
// Equation(s):
// \cpu_0|W_rf_wr_data[13]~17_combout  = (\cpu_0|R_ctrl_ld~regout  & (\cpu_0|av_ld_byte1_data [5])) # (!\cpu_0|R_ctrl_ld~regout  & (((!\cpu_0|E_alu_result~22_combout  & \cpu_0|W_alu_result [13]))))

	.dataa(\cpu_0|av_ld_byte1_data [5]),
	.datab(\cpu_0|E_alu_result~22_combout ),
	.datac(\cpu_0|W_alu_result [13]),
	.datad(\cpu_0|R_ctrl_ld~regout ),
	.cin(gnd),
	.combout(\cpu_0|W_rf_wr_data[13]~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|W_rf_wr_data[13]~17 .lut_mask = 16'hAA30;
defparam \cpu_0|W_rf_wr_data[13]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N24
cycloneii_lcell_comb \cpu_0|E_src1[11]~9 (
// Equation(s):
// \cpu_0|E_src1[11]~9_combout  = (\cpu_0|R_src1~26_combout  & ((\cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b [11]))) # (!\cpu_0|R_src1~26_combout  & (\cpu_0|D_iw [15]))

	.dataa(\cpu_0|D_iw [15]),
	.datab(\cpu_0|R_src1~26_combout ),
	.datac(vcc),
	.datad(\cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b [11]),
	.cin(gnd),
	.combout(\cpu_0|E_src1[11]~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_src1[11]~9 .lut_mask = 16'hEE22;
defparam \cpu_0|E_src1[11]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y19_N25
cycloneii_lcell_ff \cpu_0|E_src1[11] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|E_src1[11]~9_combout ),
	.sdata(\cpu_0|F_pc_plus_one[9]~18_combout ),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\cpu_0|R_src1~27_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|E_src1 [11]));

// Location: LCCOMB_X45_Y20_N26
cycloneii_lcell_comb \cpu_0|E_arith_result[11]~3 (
// Equation(s):
// \cpu_0|E_arith_result[11]~3_combout  = (\cpu_0|E_alu_sub~regout  & (\cpu_0|Add1~22_combout )) # (!\cpu_0|E_alu_sub~regout  & ((\cpu_0|Add2~22_combout )))

	.dataa(vcc),
	.datab(\cpu_0|Add1~22_combout ),
	.datac(\cpu_0|Add2~22_combout ),
	.datad(\cpu_0|E_alu_sub~regout ),
	.cin(gnd),
	.combout(\cpu_0|E_arith_result[11]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_arith_result[11]~3 .lut_mask = 16'hCCF0;
defparam \cpu_0|E_arith_result[11]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y16_N26
cycloneii_lcell_comb \cpu_0|W_alu_result[11]~9 (
// Equation(s):
// \cpu_0|W_alu_result[11]~9_combout  = (\cpu_0|R_ctrl_logic~regout  & (\cpu_0|E_logic_result[11]~10_combout )) # (!\cpu_0|R_ctrl_logic~regout  & ((\cpu_0|E_arith_result[11]~3_combout )))

	.dataa(\cpu_0|E_logic_result[11]~10_combout ),
	.datab(\cpu_0|E_arith_result[11]~3_combout ),
	.datac(vcc),
	.datad(\cpu_0|R_ctrl_logic~regout ),
	.cin(gnd),
	.combout(\cpu_0|W_alu_result[11]~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|W_alu_result[11]~9 .lut_mask = 16'hAACC;
defparam \cpu_0|W_alu_result[11]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y16_N27
cycloneii_lcell_ff \cpu_0|W_alu_result[11] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|W_alu_result[11]~9_combout ),
	.sdata(\cpu_0|E_shift_rot_result [11]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(\cpu_0|E_alu_result~22_combout ),
	.sload(\cpu_0|R_ctrl_shift_rot~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|W_alu_result [11]));

// Location: LCCOMB_X33_Y19_N4
cycloneii_lcell_comb \custom_counter_component_0|always2~4 (
// Equation(s):
// \custom_counter_component_0|always2~4_combout  = (!\custom_counter_component_0_avalon_slave_0_translator|wait_latency_counter [0] & !\custom_counter_component_0_avalon_slave_0_translator|wait_latency_counter [1])

	.dataa(\custom_counter_component_0_avalon_slave_0_translator|wait_latency_counter [0]),
	.datab(vcc),
	.datac(\custom_counter_component_0_avalon_slave_0_translator|wait_latency_counter [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\custom_counter_component_0|always2~4_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|always2~4 .lut_mask = 16'h0505;
defparam \custom_counter_component_0|always2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N0
cycloneii_lcell_comb \custom_counter_component_0|write_enable_a[0]~0 (
// Equation(s):
// \custom_counter_component_0|write_enable_a[0]~0_combout  = (\custom_counter_component_0|always2~5_combout  & (!\cpu_0|W_alu_result [3] & (\custom_counter_component_0|always2~4_combout  & \cpu_0|W_alu_result [2])))

	.dataa(\custom_counter_component_0|always2~5_combout ),
	.datab(\cpu_0|W_alu_result [3]),
	.datac(\custom_counter_component_0|always2~4_combout ),
	.datad(\cpu_0|W_alu_result [2]),
	.cin(gnd),
	.combout(\custom_counter_component_0|write_enable_a[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|write_enable_a[0]~0 .lut_mask = 16'h2000;
defparam \custom_counter_component_0|write_enable_a[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N30
cycloneii_lcell_comb \custom_counter_component_0|write_data_a[0]~0 (
// Equation(s):
// \custom_counter_component_0|write_data_a[0]~0_combout  = (\cpu_0|d_writedata [25] & \custom_counter_component_0|write_enable_a[0]~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\cpu_0|d_writedata [25]),
	.datad(\custom_counter_component_0|write_enable_a[0]~0_combout ),
	.cin(gnd),
	.combout(\custom_counter_component_0|write_data_a[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|write_data_a[0]~0 .lut_mask = 16'hF000;
defparam \custom_counter_component_0|write_data_a[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y20_N7
cycloneii_lcell_ff \custom_counter_component_0|write_data_a[9] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|d_writedata [9]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\custom_counter_component_0|write_data_a[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|write_data_a [9]));

// Location: LCCOMB_X30_Y20_N2
cycloneii_lcell_comb \custom_counter_component_0|address_a[0]~feeder (
// Equation(s):
// \custom_counter_component_0|address_a[0]~feeder_combout  = \cpu_0|d_writedata [16]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_0|d_writedata [16]),
	.cin(gnd),
	.combout(\custom_counter_component_0|address_a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|address_a[0]~feeder .lut_mask = 16'hFF00;
defparam \custom_counter_component_0|address_a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y20_N3
cycloneii_lcell_ff \custom_counter_component_0|address_a[0] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\custom_counter_component_0|address_a[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\custom_counter_component_0|write_enable_a[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|address_a [0]));

// Location: LCCOMB_X47_Y18_N16
cycloneii_lcell_comb \cpu_0|E_st_data[17]~1 (
// Equation(s):
// \cpu_0|E_st_data[17]~1_combout  = (\cpu_0|D_iw [4] & ((\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [17]))) # (!\cpu_0|D_iw [4] & (\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [1]))

	.dataa(\cpu_0|D_iw [4]),
	.datab(\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [1]),
	.datac(vcc),
	.datad(\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [17]),
	.cin(gnd),
	.combout(\cpu_0|E_st_data[17]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_st_data[17]~1 .lut_mask = 16'hEE44;
defparam \cpu_0|E_st_data[17]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y18_N17
cycloneii_lcell_ff \cpu_0|d_writedata[17] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|E_st_data[17]~1_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|d_writedata [17]));

// Location: LCFF_X30_Y20_N5
cycloneii_lcell_ff \custom_counter_component_0|address_a[1] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|d_writedata [17]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\custom_counter_component_0|write_enable_a[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|address_a [1]));

// Location: LCCOMB_X30_Y20_N22
cycloneii_lcell_comb \custom_counter_component_0|address_a[2]~feeder (
// Equation(s):
// \custom_counter_component_0|address_a[2]~feeder_combout  = \cpu_0|d_writedata [18]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_0|d_writedata [18]),
	.cin(gnd),
	.combout(\custom_counter_component_0|address_a[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|address_a[2]~feeder .lut_mask = 16'hFF00;
defparam \custom_counter_component_0|address_a[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y20_N23
cycloneii_lcell_ff \custom_counter_component_0|address_a[2] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\custom_counter_component_0|address_a[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\custom_counter_component_0|write_enable_a[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|address_a [2]));

// Location: LCFF_X30_Y20_N1
cycloneii_lcell_ff \custom_counter_component_0|address_a[3] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|d_writedata [19]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\custom_counter_component_0|write_enable_a[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|address_a [3]));

// Location: LCCOMB_X30_Y20_N10
cycloneii_lcell_comb \custom_counter_component_0|address_a[4]~feeder (
// Equation(s):
// \custom_counter_component_0|address_a[4]~feeder_combout  = \cpu_0|d_writedata [20]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_0|d_writedata [20]),
	.cin(gnd),
	.combout(\custom_counter_component_0|address_a[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|address_a[4]~feeder .lut_mask = 16'hFF00;
defparam \custom_counter_component_0|address_a[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y20_N11
cycloneii_lcell_ff \custom_counter_component_0|address_a[4] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\custom_counter_component_0|address_a[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\custom_counter_component_0|write_enable_a[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|address_a [4]));

// Location: LCFF_X30_Y20_N13
cycloneii_lcell_ff \custom_counter_component_0|address_a[5] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|d_writedata [21]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\custom_counter_component_0|write_enable_a[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|address_a [5]));

// Location: LCCOMB_X30_Y20_N14
cycloneii_lcell_comb \custom_counter_component_0|address_a[6]~feeder (
// Equation(s):
// \custom_counter_component_0|address_a[6]~feeder_combout  = \cpu_0|d_writedata [22]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_0|d_writedata [22]),
	.cin(gnd),
	.combout(\custom_counter_component_0|address_a[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|address_a[6]~feeder .lut_mask = 16'hFF00;
defparam \custom_counter_component_0|address_a[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y20_N15
cycloneii_lcell_ff \custom_counter_component_0|address_a[6] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\custom_counter_component_0|address_a[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\custom_counter_component_0|write_enable_a[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|address_a [6]));

// Location: LCCOMB_X30_Y20_N16
cycloneii_lcell_comb \custom_counter_component_0|address_a[7]~feeder (
// Equation(s):
// \custom_counter_component_0|address_a[7]~feeder_combout  = \cpu_0|d_writedata [23]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_0|d_writedata [23]),
	.cin(gnd),
	.combout(\custom_counter_component_0|address_a[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|address_a[7]~feeder .lut_mask = 16'hFF00;
defparam \custom_counter_component_0|address_a[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y20_N17
cycloneii_lcell_ff \custom_counter_component_0|address_a[7] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\custom_counter_component_0|address_a[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\custom_counter_component_0|write_enable_a[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|address_a [7]));

// Location: LCFF_X30_Y20_N27
cycloneii_lcell_ff \custom_counter_component_0|address_a[8] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|d_writedata [24]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\custom_counter_component_0|write_enable_a[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|address_a [8]));

// Location: LCCOMB_X25_Y21_N10
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|Equal0~1 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|Equal0~1_combout  = (!\custom_counter_component_0|custom_counter_unit_inst|state_flag [2] & (!\custom_counter_component_0|custom_counter_unit_inst|state_flag [1] & 
// (!\custom_counter_component_0|custom_counter_unit_inst|state_flag [3] & !\custom_counter_component_0|custom_counter_unit_inst|state_flag [0])))

	.dataa(\custom_counter_component_0|custom_counter_unit_inst|state_flag [2]),
	.datab(\custom_counter_component_0|custom_counter_unit_inst|state_flag [1]),
	.datac(\custom_counter_component_0|custom_counter_unit_inst|state_flag [3]),
	.datad(\custom_counter_component_0|custom_counter_unit_inst|state_flag [0]),
	.cin(gnd),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|Equal0~1 .lut_mask = 16'h0001;
defparam \custom_counter_component_0|custom_counter_unit_inst|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N16
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|address~0 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|address~0_combout  = (\custom_counter_component_0|custom_counter_unit_inst|Equal0~1_combout  & (\custom_counter_component_0|custom_counter_unit_inst|i [0])) # 
// (!\custom_counter_component_0|custom_counter_unit_inst|Equal0~1_combout  & ((\custom_counter_component_0|custom_counter_unit_inst|j [0])))

	.dataa(vcc),
	.datab(\custom_counter_component_0|custom_counter_unit_inst|Equal0~1_combout ),
	.datac(\custom_counter_component_0|custom_counter_unit_inst|i [0]),
	.datad(\custom_counter_component_0|custom_counter_unit_inst|j [0]),
	.cin(gnd),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|address~0_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|address~0 .lut_mask = 16'hF3C0;
defparam \custom_counter_component_0|custom_counter_unit_inst|address~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N28
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|Equal0~2 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|Equal0~2_combout  = (!\custom_counter_component_0|custom_counter_unit_inst|state_flag [0] & !\custom_counter_component_0|custom_counter_unit_inst|state_flag [3])

	.dataa(vcc),
	.datab(\custom_counter_component_0|custom_counter_unit_inst|state_flag [0]),
	.datac(\custom_counter_component_0|custom_counter_unit_inst|state_flag [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|Equal0~2 .lut_mask = 16'h0303;
defparam \custom_counter_component_0|custom_counter_unit_inst|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N14
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|address[2]~1 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|address[2]~1_combout  = ((\custom_counter_component_0|custom_counter_unit_inst|state_flag [1]) # ((\custom_counter_component_0|custom_counter_unit_inst|j [9]) # 
// (!\custom_counter_component_0|custom_counter_unit_inst|Equal0~2_combout ))) # (!\custom_counter_component_0|custom_counter_unit_inst|state_flag [2])

	.dataa(\custom_counter_component_0|custom_counter_unit_inst|state_flag [2]),
	.datab(\custom_counter_component_0|custom_counter_unit_inst|state_flag [1]),
	.datac(\custom_counter_component_0|custom_counter_unit_inst|j [9]),
	.datad(\custom_counter_component_0|custom_counter_unit_inst|Equal0~2_combout ),
	.cin(gnd),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|address[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|address[2]~1 .lut_mask = 16'hFDFF;
defparam \custom_counter_component_0|custom_counter_unit_inst|address[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N18
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|address[2]~2 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|address[2]~2_combout  = (((!\custom_counter_component_0|custom_counter_unit_inst|i [9] & \custom_counter_component_0|custom_counter_unit_inst|Equal0~1_combout )) # 
// (!\custom_counter_component_0|custom_counter_unit_inst|address[2]~1_combout )) # (!\custom_counter_component_0|start~regout )

	.dataa(\custom_counter_component_0|start~regout ),
	.datab(\custom_counter_component_0|custom_counter_unit_inst|i [9]),
	.datac(\custom_counter_component_0|custom_counter_unit_inst|Equal0~1_combout ),
	.datad(\custom_counter_component_0|custom_counter_unit_inst|address[2]~1_combout ),
	.cin(gnd),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|address[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|address[2]~2 .lut_mask = 16'h75FF;
defparam \custom_counter_component_0|custom_counter_unit_inst|address[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y20_N17
cycloneii_lcell_ff \custom_counter_component_0|custom_counter_unit_inst|address[0] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\custom_counter_component_0|custom_counter_unit_inst|address~0_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(!\custom_counter_component_0|start~regout ),
	.sload(gnd),
	.ena(\custom_counter_component_0|custom_counter_unit_inst|address[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|custom_counter_unit_inst|address [0]));

// Location: LCCOMB_X25_Y20_N2
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|address~3 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|address~3_combout  = (\custom_counter_component_0|custom_counter_unit_inst|Equal0~1_combout  & (\custom_counter_component_0|custom_counter_unit_inst|i [1])) # 
// (!\custom_counter_component_0|custom_counter_unit_inst|Equal0~1_combout  & ((\custom_counter_component_0|custom_counter_unit_inst|j [1])))

	.dataa(\custom_counter_component_0|custom_counter_unit_inst|i [1]),
	.datab(\custom_counter_component_0|custom_counter_unit_inst|Equal0~1_combout ),
	.datac(vcc),
	.datad(\custom_counter_component_0|custom_counter_unit_inst|j [1]),
	.cin(gnd),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|address~3_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|address~3 .lut_mask = 16'hBB88;
defparam \custom_counter_component_0|custom_counter_unit_inst|address~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y20_N3
cycloneii_lcell_ff \custom_counter_component_0|custom_counter_unit_inst|address[1] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\custom_counter_component_0|custom_counter_unit_inst|address~3_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(!\custom_counter_component_0|start~regout ),
	.sload(gnd),
	.ena(\custom_counter_component_0|custom_counter_unit_inst|address[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|custom_counter_unit_inst|address [1]));

// Location: LCCOMB_X25_Y20_N4
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|address~4 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|address~4_combout  = (\custom_counter_component_0|custom_counter_unit_inst|Equal0~1_combout  & ((\custom_counter_component_0|custom_counter_unit_inst|i [2]))) # 
// (!\custom_counter_component_0|custom_counter_unit_inst|Equal0~1_combout  & (\custom_counter_component_0|custom_counter_unit_inst|j [2]))

	.dataa(\custom_counter_component_0|custom_counter_unit_inst|j [2]),
	.datab(\custom_counter_component_0|custom_counter_unit_inst|i [2]),
	.datac(vcc),
	.datad(\custom_counter_component_0|custom_counter_unit_inst|Equal0~1_combout ),
	.cin(gnd),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|address~4_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|address~4 .lut_mask = 16'hCCAA;
defparam \custom_counter_component_0|custom_counter_unit_inst|address~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y20_N5
cycloneii_lcell_ff \custom_counter_component_0|custom_counter_unit_inst|address[2] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\custom_counter_component_0|custom_counter_unit_inst|address~4_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(!\custom_counter_component_0|start~regout ),
	.sload(gnd),
	.ena(\custom_counter_component_0|custom_counter_unit_inst|address[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|custom_counter_unit_inst|address [2]));

// Location: LCCOMB_X25_Y20_N6
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|address~5 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|address~5_combout  = (\custom_counter_component_0|custom_counter_unit_inst|Equal0~1_combout  & ((\custom_counter_component_0|custom_counter_unit_inst|i [3]))) # 
// (!\custom_counter_component_0|custom_counter_unit_inst|Equal0~1_combout  & (\custom_counter_component_0|custom_counter_unit_inst|j [3]))

	.dataa(\custom_counter_component_0|custom_counter_unit_inst|j [3]),
	.datab(vcc),
	.datac(\custom_counter_component_0|custom_counter_unit_inst|i [3]),
	.datad(\custom_counter_component_0|custom_counter_unit_inst|Equal0~1_combout ),
	.cin(gnd),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|address~5_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|address~5 .lut_mask = 16'hF0AA;
defparam \custom_counter_component_0|custom_counter_unit_inst|address~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y20_N7
cycloneii_lcell_ff \custom_counter_component_0|custom_counter_unit_inst|address[3] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\custom_counter_component_0|custom_counter_unit_inst|address~5_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(!\custom_counter_component_0|start~regout ),
	.sload(gnd),
	.ena(\custom_counter_component_0|custom_counter_unit_inst|address[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|custom_counter_unit_inst|address [3]));

// Location: LCCOMB_X21_Y20_N6
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|i~6 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|i~6_combout  = (\custom_counter_component_0|custom_counter_unit_inst|Add0~8_combout  & \custom_counter_component_0|start~regout )

	.dataa(vcc),
	.datab(\custom_counter_component_0|custom_counter_unit_inst|Add0~8_combout ),
	.datac(vcc),
	.datad(\custom_counter_component_0|start~regout ),
	.cin(gnd),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|i~6_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|i~6 .lut_mask = 16'hCC00;
defparam \custom_counter_component_0|custom_counter_unit_inst|i~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y20_N7
cycloneii_lcell_ff \custom_counter_component_0|custom_counter_unit_inst|i[4] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\custom_counter_component_0|custom_counter_unit_inst|i~6_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\custom_counter_component_0|custom_counter_unit_inst|i[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|custom_counter_unit_inst|i [4]));

// Location: LCCOMB_X25_Y20_N8
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|address~6 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|address~6_combout  = (\custom_counter_component_0|custom_counter_unit_inst|Equal0~1_combout  & ((\custom_counter_component_0|custom_counter_unit_inst|i [4]))) # 
// (!\custom_counter_component_0|custom_counter_unit_inst|Equal0~1_combout  & (\custom_counter_component_0|custom_counter_unit_inst|j [4]))

	.dataa(vcc),
	.datab(\custom_counter_component_0|custom_counter_unit_inst|j [4]),
	.datac(\custom_counter_component_0|custom_counter_unit_inst|i [4]),
	.datad(\custom_counter_component_0|custom_counter_unit_inst|Equal0~1_combout ),
	.cin(gnd),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|address~6_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|address~6 .lut_mask = 16'hF0CC;
defparam \custom_counter_component_0|custom_counter_unit_inst|address~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y20_N9
cycloneii_lcell_ff \custom_counter_component_0|custom_counter_unit_inst|address[4] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\custom_counter_component_0|custom_counter_unit_inst|address~6_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(!\custom_counter_component_0|start~regout ),
	.sload(gnd),
	.ena(\custom_counter_component_0|custom_counter_unit_inst|address[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|custom_counter_unit_inst|address [4]));

// Location: LCCOMB_X25_Y20_N18
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|address~7 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|address~7_combout  = (\custom_counter_component_0|custom_counter_unit_inst|Equal0~1_combout  & (\custom_counter_component_0|custom_counter_unit_inst|i [5])) # 
// (!\custom_counter_component_0|custom_counter_unit_inst|Equal0~1_combout  & ((\custom_counter_component_0|custom_counter_unit_inst|j [5])))

	.dataa(vcc),
	.datab(\custom_counter_component_0|custom_counter_unit_inst|i [5]),
	.datac(\custom_counter_component_0|custom_counter_unit_inst|j [5]),
	.datad(\custom_counter_component_0|custom_counter_unit_inst|Equal0~1_combout ),
	.cin(gnd),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|address~7_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|address~7 .lut_mask = 16'hCCF0;
defparam \custom_counter_component_0|custom_counter_unit_inst|address~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y20_N19
cycloneii_lcell_ff \custom_counter_component_0|custom_counter_unit_inst|address[5] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\custom_counter_component_0|custom_counter_unit_inst|address~7_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(!\custom_counter_component_0|start~regout ),
	.sload(gnd),
	.ena(\custom_counter_component_0|custom_counter_unit_inst|address[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|custom_counter_unit_inst|address [5]));

// Location: LCFF_X22_Y20_N21
cycloneii_lcell_ff \custom_counter_component_0|custom_counter_unit_inst|j[6] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\custom_counter_component_0|custom_counter_unit_inst|j[6]~22_combout ),
	.sdata(\custom_counter_component_0|custom_counter_unit_inst|Add0~12_combout ),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(!\custom_counter_component_0|start~regout ),
	.sload(!\custom_counter_component_0|custom_counter_unit_inst|state_flag [2]),
	.ena(\custom_counter_component_0|custom_counter_unit_inst|j[5]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|custom_counter_unit_inst|j [6]));

// Location: LCCOMB_X25_Y20_N20
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|address~8 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|address~8_combout  = (\custom_counter_component_0|custom_counter_unit_inst|Equal0~1_combout  & ((\custom_counter_component_0|custom_counter_unit_inst|i [6]))) # 
// (!\custom_counter_component_0|custom_counter_unit_inst|Equal0~1_combout  & (\custom_counter_component_0|custom_counter_unit_inst|j [6]))

	.dataa(vcc),
	.datab(\custom_counter_component_0|custom_counter_unit_inst|j [6]),
	.datac(\custom_counter_component_0|custom_counter_unit_inst|i [6]),
	.datad(\custom_counter_component_0|custom_counter_unit_inst|Equal0~1_combout ),
	.cin(gnd),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|address~8_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|address~8 .lut_mask = 16'hF0CC;
defparam \custom_counter_component_0|custom_counter_unit_inst|address~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y20_N21
cycloneii_lcell_ff \custom_counter_component_0|custom_counter_unit_inst|address[6] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\custom_counter_component_0|custom_counter_unit_inst|address~8_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(!\custom_counter_component_0|start~regout ),
	.sload(gnd),
	.ena(\custom_counter_component_0|custom_counter_unit_inst|address[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|custom_counter_unit_inst|address [6]));

// Location: LCCOMB_X25_Y20_N14
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|address~9 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|address~9_combout  = (\custom_counter_component_0|custom_counter_unit_inst|Equal0~1_combout  & ((\custom_counter_component_0|custom_counter_unit_inst|i [7]))) # 
// (!\custom_counter_component_0|custom_counter_unit_inst|Equal0~1_combout  & (\custom_counter_component_0|custom_counter_unit_inst|j [7]))

	.dataa(vcc),
	.datab(\custom_counter_component_0|custom_counter_unit_inst|j [7]),
	.datac(\custom_counter_component_0|custom_counter_unit_inst|i [7]),
	.datad(\custom_counter_component_0|custom_counter_unit_inst|Equal0~1_combout ),
	.cin(gnd),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|address~9_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|address~9 .lut_mask = 16'hF0CC;
defparam \custom_counter_component_0|custom_counter_unit_inst|address~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y20_N15
cycloneii_lcell_ff \custom_counter_component_0|custom_counter_unit_inst|address[7] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\custom_counter_component_0|custom_counter_unit_inst|address~9_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(!\custom_counter_component_0|start~regout ),
	.sload(gnd),
	.ena(\custom_counter_component_0|custom_counter_unit_inst|address[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|custom_counter_unit_inst|address [7]));

// Location: LCCOMB_X22_Y20_N4
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|i~10 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|i~10_combout  = (\custom_counter_component_0|custom_counter_unit_inst|Add0~16_combout  & \custom_counter_component_0|start~regout )

	.dataa(\custom_counter_component_0|custom_counter_unit_inst|Add0~16_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\custom_counter_component_0|start~regout ),
	.cin(gnd),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|i~10_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|i~10 .lut_mask = 16'hAA00;
defparam \custom_counter_component_0|custom_counter_unit_inst|i~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y20_N5
cycloneii_lcell_ff \custom_counter_component_0|custom_counter_unit_inst|i[8] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\custom_counter_component_0|custom_counter_unit_inst|i~10_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\custom_counter_component_0|custom_counter_unit_inst|i[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|custom_counter_unit_inst|i [8]));

// Location: LCCOMB_X25_Y20_N0
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|address~10 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|address~10_combout  = (\custom_counter_component_0|custom_counter_unit_inst|Equal0~1_combout  & (\custom_counter_component_0|custom_counter_unit_inst|i [8])) # 
// (!\custom_counter_component_0|custom_counter_unit_inst|Equal0~1_combout  & ((\custom_counter_component_0|custom_counter_unit_inst|j [8])))

	.dataa(vcc),
	.datab(\custom_counter_component_0|custom_counter_unit_inst|i [8]),
	.datac(\custom_counter_component_0|custom_counter_unit_inst|j [8]),
	.datad(\custom_counter_component_0|custom_counter_unit_inst|Equal0~1_combout ),
	.cin(gnd),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|address~10_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|address~10 .lut_mask = 16'hCCF0;
defparam \custom_counter_component_0|custom_counter_unit_inst|address~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y20_N1
cycloneii_lcell_ff \custom_counter_component_0|custom_counter_unit_inst|address[8] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\custom_counter_component_0|custom_counter_unit_inst|address~10_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(!\custom_counter_component_0|start~regout ),
	.sload(gnd),
	.ena(\custom_counter_component_0|custom_counter_unit_inst|address[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|custom_counter_unit_inst|address [8]));

// Location: LCFF_X30_Y20_N25
cycloneii_lcell_ff \custom_counter_component_0|write_data_a[10] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|d_writedata [10]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\custom_counter_component_0|write_data_a[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|write_data_a [10]));

// Location: LCFF_X30_Y20_N19
cycloneii_lcell_ff \custom_counter_component_0|write_data_a[11] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|d_writedata [11]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\custom_counter_component_0|write_data_a[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|write_data_a [11]));

// Location: LCCOMB_X30_Y20_N28
cycloneii_lcell_comb \custom_counter_component_0|write_data_a[12]~feeder (
// Equation(s):
// \custom_counter_component_0|write_data_a[12]~feeder_combout  = \cpu_0|d_writedata [12]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_0|d_writedata [12]),
	.cin(gnd),
	.combout(\custom_counter_component_0|write_data_a[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|write_data_a[12]~feeder .lut_mask = 16'hFF00;
defparam \custom_counter_component_0|write_data_a[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y20_N29
cycloneii_lcell_ff \custom_counter_component_0|write_data_a[12] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\custom_counter_component_0|write_data_a[12]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\custom_counter_component_0|write_data_a[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|write_data_a [12]));

// Location: LCCOMB_X32_Y20_N26
cycloneii_lcell_comb \custom_counter_component_0|write_data_a[13]~feeder (
// Equation(s):
// \custom_counter_component_0|write_data_a[13]~feeder_combout  = \cpu_0|d_writedata [13]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_0|d_writedata [13]),
	.cin(gnd),
	.combout(\custom_counter_component_0|write_data_a[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|write_data_a[13]~feeder .lut_mask = 16'hFF00;
defparam \custom_counter_component_0|write_data_a[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y20_N27
cycloneii_lcell_ff \custom_counter_component_0|write_data_a[13] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\custom_counter_component_0|write_data_a[13]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\custom_counter_component_0|write_data_a[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|write_data_a [13]));

// Location: LCCOMB_X32_Y20_N4
cycloneii_lcell_comb \custom_counter_component_0|write_data_a[14]~feeder (
// Equation(s):
// \custom_counter_component_0|write_data_a[14]~feeder_combout  = \cpu_0|d_writedata [14]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_0|d_writedata [14]),
	.cin(gnd),
	.combout(\custom_counter_component_0|write_data_a[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|write_data_a[14]~feeder .lut_mask = 16'hFF00;
defparam \custom_counter_component_0|write_data_a[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y20_N5
cycloneii_lcell_ff \custom_counter_component_0|write_data_a[14] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\custom_counter_component_0|write_data_a[14]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\custom_counter_component_0|write_data_a[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|write_data_a [14]));

// Location: LCCOMB_X32_Y20_N22
cycloneii_lcell_comb \custom_counter_component_0|write_data_a[15]~feeder (
// Equation(s):
// \custom_counter_component_0|write_data_a[15]~feeder_combout  = \cpu_0|d_writedata [15]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_0|d_writedata [15]),
	.cin(gnd),
	.combout(\custom_counter_component_0|write_data_a[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|write_data_a[15]~feeder .lut_mask = 16'hFF00;
defparam \custom_counter_component_0|write_data_a[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y20_N23
cycloneii_lcell_ff \custom_counter_component_0|write_data_a[15] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\custom_counter_component_0|write_data_a[15]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\custom_counter_component_0|write_data_a[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|write_data_a [15]));

// Location: LCCOMB_X33_Y20_N10
cycloneii_lcell_comb \custom_counter_component_0|Selector20~0 (
// Equation(s):
// \custom_counter_component_0|Selector20~0_combout  = (\cpu_0|W_alu_result [2] & (((\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_a [11])))) # (!\cpu_0|W_alu_result [2] & ((\cpu_0|W_alu_result [3] & 
// (\custom_counter_component_0|custom_counter_unit_inst|length [11])) # (!\cpu_0|W_alu_result [3] & ((\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_a [11])))))

	.dataa(\custom_counter_component_0|custom_counter_unit_inst|length [11]),
	.datab(\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_a [11]),
	.datac(\cpu_0|W_alu_result [2]),
	.datad(\cpu_0|W_alu_result [3]),
	.cin(gnd),
	.combout(\custom_counter_component_0|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|Selector20~0 .lut_mask = 16'hCACC;
defparam \custom_counter_component_0|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y20_N11
cycloneii_lcell_ff \custom_counter_component_0|readdata[11] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\custom_counter_component_0|Selector20~0_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\custom_counter_component_0|readdata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|readdata [11]));

// Location: LCFF_X33_Y17_N11
cycloneii_lcell_ff \custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre[11] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\custom_counter_component_0|readdata [11]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre [11]));

// Location: LCCOMB_X33_Y17_N10
cycloneii_lcell_comb \rsp_xbar_mux_001|src_payload~9 (
// Equation(s):
// \rsp_xbar_mux_001|src_payload~9_combout  = (\led_red_o_s1_translator|av_readdata_pre [11] & ((\led_red_o_s1_translator|read_latency_shift_reg [0]) # ((\custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre [11] & 
// \custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg [0])))) # (!\led_red_o_s1_translator|av_readdata_pre [11] & (((\custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre [11] & 
// \custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg [0]))))

	.dataa(\led_red_o_s1_translator|av_readdata_pre [11]),
	.datab(\led_red_o_s1_translator|read_latency_shift_reg [0]),
	.datac(\custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre [11]),
	.datad(\custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\rsp_xbar_mux_001|src_payload~9_combout ),
	.cout());
// synopsys translate_off
defparam \rsp_xbar_mux_001|src_payload~9 .lut_mask = 16'hF888;
defparam \rsp_xbar_mux_001|src_payload~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \switch_i_external_connection_export[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\switch_i_external_connection_export~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(switch_i_external_connection_export[11]));
// synopsys translate_off
defparam \switch_i_external_connection_export[11]~I .input_async_reset = "none";
defparam \switch_i_external_connection_export[11]~I .input_power_up = "low";
defparam \switch_i_external_connection_export[11]~I .input_register_mode = "none";
defparam \switch_i_external_connection_export[11]~I .input_sync_reset = "none";
defparam \switch_i_external_connection_export[11]~I .oe_async_reset = "none";
defparam \switch_i_external_connection_export[11]~I .oe_power_up = "low";
defparam \switch_i_external_connection_export[11]~I .oe_register_mode = "none";
defparam \switch_i_external_connection_export[11]~I .oe_sync_reset = "none";
defparam \switch_i_external_connection_export[11]~I .operation_mode = "input";
defparam \switch_i_external_connection_export[11]~I .output_async_reset = "none";
defparam \switch_i_external_connection_export[11]~I .output_power_up = "low";
defparam \switch_i_external_connection_export[11]~I .output_register_mode = "none";
defparam \switch_i_external_connection_export[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N4
cycloneii_lcell_comb \switch_i|read_mux_out[11] (
// Equation(s):
// \switch_i|read_mux_out [11] = (\switch_i_external_connection_export~combout [11] & (!\cpu_0|W_alu_result [3] & !\cpu_0|W_alu_result [2]))

	.dataa(vcc),
	.datab(\switch_i_external_connection_export~combout [11]),
	.datac(\cpu_0|W_alu_result [3]),
	.datad(\cpu_0|W_alu_result [2]),
	.cin(gnd),
	.combout(\switch_i|read_mux_out [11]),
	.cout());
// synopsys translate_off
defparam \switch_i|read_mux_out[11] .lut_mask = 16'h000C;
defparam \switch_i|read_mux_out[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y17_N5
cycloneii_lcell_ff \switch_i|readdata[11] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\switch_i|read_mux_out [11]),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\switch_i|readdata [11]));

// Location: LCFF_X33_Y17_N21
cycloneii_lcell_ff \switch_i_s1_translator|av_readdata_pre[11] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\switch_i|readdata [11]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\switch_i_s1_translator|av_readdata_pre [11]));

// Location: LCCOMB_X33_Y17_N20
cycloneii_lcell_comb \rsp_xbar_mux_001|src_payload~10 (
// Equation(s):
// \rsp_xbar_mux_001|src_payload~10_combout  = (\cpu_0_jtag_debug_module_translator|av_readdata_pre [11] & ((\rsp_xbar_demux|src1_valid~combout ) # ((\switch_i_s1_translator|av_readdata_pre [11] & \switch_i_s1_translator|read_latency_shift_reg [0])))) # 
// (!\cpu_0_jtag_debug_module_translator|av_readdata_pre [11] & (((\switch_i_s1_translator|av_readdata_pre [11] & \switch_i_s1_translator|read_latency_shift_reg [0]))))

	.dataa(\cpu_0_jtag_debug_module_translator|av_readdata_pre [11]),
	.datab(\rsp_xbar_demux|src1_valid~combout ),
	.datac(\switch_i_s1_translator|av_readdata_pre [11]),
	.datad(\switch_i_s1_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\rsp_xbar_mux_001|src_payload~10_combout ),
	.cout());
// synopsys translate_off
defparam \rsp_xbar_mux_001|src_payload~10 .lut_mask = 16'hF888;
defparam \rsp_xbar_mux_001|src_payload~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N12
cycloneii_lcell_comb \rsp_xbar_mux_001|src_payload~11 (
// Equation(s):
// \rsp_xbar_mux_001|src_payload~11_combout  = (\rsp_xbar_mux_001|src_payload~9_combout ) # ((\rsp_xbar_mux_001|src_payload~10_combout ) # ((\width_adapter_001|out_data [11] & \rsp_xbar_demux_001|src1_valid~0_combout )))

	.dataa(\width_adapter_001|out_data [11]),
	.datab(\rsp_xbar_mux_001|src_payload~9_combout ),
	.datac(\rsp_xbar_mux_001|src_payload~10_combout ),
	.datad(\rsp_xbar_demux_001|src1_valid~0_combout ),
	.cin(gnd),
	.combout(\rsp_xbar_mux_001|src_payload~11_combout ),
	.cout());
// synopsys translate_off
defparam \rsp_xbar_mux_001|src_payload~11 .lut_mask = 16'hFEFC;
defparam \rsp_xbar_mux_001|src_payload~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N12
cycloneii_lcell_comb \cpu_0|av_ld_byte1_data[3]~3 (
// Equation(s):
// \cpu_0|av_ld_byte1_data[3]~3_combout  = (\cpu_0|av_ld_aligning_data~regout  & (\cpu_0|av_fill_bit~0_combout )) # (!\cpu_0|av_ld_aligning_data~regout  & ((\rsp_xbar_mux_001|src_payload~11_combout )))

	.dataa(\cpu_0|av_ld_aligning_data~regout ),
	.datab(\cpu_0|av_fill_bit~0_combout ),
	.datac(vcc),
	.datad(\rsp_xbar_mux_001|src_payload~11_combout ),
	.cin(gnd),
	.combout(\cpu_0|av_ld_byte1_data[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|av_ld_byte1_data[3]~3 .lut_mask = 16'hDD88;
defparam \cpu_0|av_ld_byte1_data[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y16_N13
cycloneii_lcell_ff \cpu_0|av_ld_byte1_data[3] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|av_ld_byte1_data[3]~3_combout ),
	.sdata(\cpu_0|av_ld_byte2_data [3]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\cpu_0|av_ld_rshift8~1_combout ),
	.ena(\cpu_0|av_ld_byte1_data_en~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|av_ld_byte1_data [3]));

// Location: LCCOMB_X42_Y16_N0
cycloneii_lcell_comb \cpu_0|W_rf_wr_data[11]~15 (
// Equation(s):
// \cpu_0|W_rf_wr_data[11]~15_combout  = (\cpu_0|R_ctrl_ld~regout  & (((\cpu_0|av_ld_byte1_data [3])))) # (!\cpu_0|R_ctrl_ld~regout  & (\cpu_0|W_alu_result [11] & ((!\cpu_0|E_alu_result~22_combout ))))

	.dataa(\cpu_0|R_ctrl_ld~regout ),
	.datab(\cpu_0|W_alu_result [11]),
	.datac(\cpu_0|av_ld_byte1_data [3]),
	.datad(\cpu_0|E_alu_result~22_combout ),
	.cin(gnd),
	.combout(\cpu_0|W_rf_wr_data[11]~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|W_rf_wr_data[11]~15 .lut_mask = 16'hA0E4;
defparam \cpu_0|W_rf_wr_data[11]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N20
cycloneii_lcell_comb \cpu_0|E_src1[10]~10 (
// Equation(s):
// \cpu_0|E_src1[10]~10_combout  = (\cpu_0|R_src1~26_combout  & ((\cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b [10]))) # (!\cpu_0|R_src1~26_combout  & (\cpu_0|D_iw [14]))

	.dataa(\cpu_0|R_src1~26_combout ),
	.datab(\cpu_0|D_iw [14]),
	.datac(vcc),
	.datad(\cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b [10]),
	.cin(gnd),
	.combout(\cpu_0|E_src1[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_src1[10]~10 .lut_mask = 16'hEE44;
defparam \cpu_0|E_src1[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y19_N21
cycloneii_lcell_ff \cpu_0|E_src1[10] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|E_src1[10]~10_combout ),
	.sdata(\cpu_0|F_pc_plus_one[8]~16_combout ),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\cpu_0|R_src1~27_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|E_src1 [10]));

// Location: LCCOMB_X44_Y19_N24
cycloneii_lcell_comb \cpu_0|E_logic_result[10]~11 (
// Equation(s):
// \cpu_0|E_logic_result[10]~11_combout  = (\cpu_0|E_src2 [10] & (\cpu_0|R_logic_op [1] $ (((\cpu_0|E_src1 [10] & \cpu_0|R_logic_op [0]))))) # (!\cpu_0|E_src2 [10] & ((\cpu_0|R_logic_op [1] & (\cpu_0|E_src1 [10])) # (!\cpu_0|R_logic_op [1] & (!\cpu_0|E_src1 
// [10] & !\cpu_0|R_logic_op [0]))))

	.dataa(\cpu_0|R_logic_op [1]),
	.datab(\cpu_0|E_src2 [10]),
	.datac(\cpu_0|E_src1 [10]),
	.datad(\cpu_0|R_logic_op [0]),
	.cin(gnd),
	.combout(\cpu_0|E_logic_result[10]~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_logic_result[10]~11 .lut_mask = 16'h68A9;
defparam \cpu_0|E_logic_result[10]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y16_N28
cycloneii_lcell_comb \cpu_0|W_alu_result[10]~10 (
// Equation(s):
// \cpu_0|W_alu_result[10]~10_combout  = (\cpu_0|R_ctrl_logic~regout  & (\cpu_0|E_logic_result[10]~11_combout )) # (!\cpu_0|R_ctrl_logic~regout  & ((\cpu_0|F_pc[8]~6_combout )))

	.dataa(\cpu_0|R_ctrl_logic~regout ),
	.datab(\cpu_0|E_logic_result[10]~11_combout ),
	.datac(vcc),
	.datad(\cpu_0|F_pc[8]~6_combout ),
	.cin(gnd),
	.combout(\cpu_0|W_alu_result[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|W_alu_result[10]~10 .lut_mask = 16'hDD88;
defparam \cpu_0|W_alu_result[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N6
cycloneii_lcell_comb \cpu_0|E_shift_rot_result_nxt[6]~16 (
// Equation(s):
// \cpu_0|E_shift_rot_result_nxt[6]~16_combout  = (\cpu_0|R_ctrl_shift_rot_right~regout  & ((\cpu_0|E_shift_rot_result [7]))) # (!\cpu_0|R_ctrl_shift_rot_right~regout  & (\cpu_0|E_shift_rot_result [5]))

	.dataa(\cpu_0|E_shift_rot_result [5]),
	.datab(\cpu_0|E_shift_rot_result [7]),
	.datac(vcc),
	.datad(\cpu_0|R_ctrl_shift_rot_right~regout ),
	.cin(gnd),
	.combout(\cpu_0|E_shift_rot_result_nxt[6]~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_shift_rot_result_nxt[6]~16 .lut_mask = 16'hCCAA;
defparam \cpu_0|E_shift_rot_result_nxt[6]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y20_N7
cycloneii_lcell_ff \cpu_0|E_shift_rot_result[6] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|E_shift_rot_result_nxt[6]~16_combout ),
	.sdata(\cpu_0|E_src1 [6]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\cpu_0|E_new_inst~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|E_shift_rot_result [6]));

// Location: LCCOMB_X41_Y20_N18
cycloneii_lcell_comb \cpu_0|E_shift_rot_result_nxt[7]~14 (
// Equation(s):
// \cpu_0|E_shift_rot_result_nxt[7]~14_combout  = (\cpu_0|R_ctrl_shift_rot_right~regout  & (\cpu_0|E_shift_rot_result [8])) # (!\cpu_0|R_ctrl_shift_rot_right~regout  & ((\cpu_0|E_shift_rot_result [6])))

	.dataa(\cpu_0|R_ctrl_shift_rot_right~regout ),
	.datab(\cpu_0|E_shift_rot_result [8]),
	.datac(vcc),
	.datad(\cpu_0|E_shift_rot_result [6]),
	.cin(gnd),
	.combout(\cpu_0|E_shift_rot_result_nxt[7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_shift_rot_result_nxt[7]~14 .lut_mask = 16'hDD88;
defparam \cpu_0|E_shift_rot_result_nxt[7]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y20_N19
cycloneii_lcell_ff \cpu_0|E_shift_rot_result[7] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|E_shift_rot_result_nxt[7]~14_combout ),
	.sdata(\cpu_0|E_src1 [7]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\cpu_0|E_new_inst~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|E_shift_rot_result [7]));

// Location: LCCOMB_X41_Y20_N8
cycloneii_lcell_comb \cpu_0|E_shift_rot_result_nxt[8]~13 (
// Equation(s):
// \cpu_0|E_shift_rot_result_nxt[8]~13_combout  = (\cpu_0|R_ctrl_shift_rot_right~regout  & ((\cpu_0|E_shift_rot_result [9]))) # (!\cpu_0|R_ctrl_shift_rot_right~regout  & (\cpu_0|E_shift_rot_result [7]))

	.dataa(\cpu_0|R_ctrl_shift_rot_right~regout ),
	.datab(\cpu_0|E_shift_rot_result [7]),
	.datac(vcc),
	.datad(\cpu_0|E_shift_rot_result [9]),
	.cin(gnd),
	.combout(\cpu_0|E_shift_rot_result_nxt[8]~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_shift_rot_result_nxt[8]~13 .lut_mask = 16'hEE44;
defparam \cpu_0|E_shift_rot_result_nxt[8]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y20_N9
cycloneii_lcell_ff \cpu_0|E_shift_rot_result[8] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|E_shift_rot_result_nxt[8]~13_combout ),
	.sdata(\cpu_0|E_src1 [8]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\cpu_0|E_new_inst~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|E_shift_rot_result [8]));

// Location: LCCOMB_X41_Y20_N30
cycloneii_lcell_comb \cpu_0|E_shift_rot_result_nxt[9]~12 (
// Equation(s):
// \cpu_0|E_shift_rot_result_nxt[9]~12_combout  = (\cpu_0|R_ctrl_shift_rot_right~regout  & (\cpu_0|E_shift_rot_result [10])) # (!\cpu_0|R_ctrl_shift_rot_right~regout  & ((\cpu_0|E_shift_rot_result [8])))

	.dataa(\cpu_0|E_shift_rot_result [10]),
	.datab(\cpu_0|E_shift_rot_result [8]),
	.datac(vcc),
	.datad(\cpu_0|R_ctrl_shift_rot_right~regout ),
	.cin(gnd),
	.combout(\cpu_0|E_shift_rot_result_nxt[9]~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_shift_rot_result_nxt[9]~12 .lut_mask = 16'hAACC;
defparam \cpu_0|E_shift_rot_result_nxt[9]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y20_N31
cycloneii_lcell_ff \cpu_0|E_shift_rot_result[9] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|E_shift_rot_result_nxt[9]~12_combout ),
	.sdata(\cpu_0|E_src1 [9]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\cpu_0|E_new_inst~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|E_shift_rot_result [9]));

// Location: LCCOMB_X41_Y20_N20
cycloneii_lcell_comb \cpu_0|E_shift_rot_result_nxt[10]~11 (
// Equation(s):
// \cpu_0|E_shift_rot_result_nxt[10]~11_combout  = (\cpu_0|R_ctrl_shift_rot_right~regout  & ((\cpu_0|E_shift_rot_result [11]))) # (!\cpu_0|R_ctrl_shift_rot_right~regout  & (\cpu_0|E_shift_rot_result [9]))

	.dataa(\cpu_0|R_ctrl_shift_rot_right~regout ),
	.datab(\cpu_0|E_shift_rot_result [9]),
	.datac(vcc),
	.datad(\cpu_0|E_shift_rot_result [11]),
	.cin(gnd),
	.combout(\cpu_0|E_shift_rot_result_nxt[10]~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_shift_rot_result_nxt[10]~11 .lut_mask = 16'hEE44;
defparam \cpu_0|E_shift_rot_result_nxt[10]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y20_N21
cycloneii_lcell_ff \cpu_0|E_shift_rot_result[10] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|E_shift_rot_result_nxt[10]~11_combout ),
	.sdata(\cpu_0|E_src1 [10]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\cpu_0|E_new_inst~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|E_shift_rot_result [10]));

// Location: LCFF_X42_Y16_N29
cycloneii_lcell_ff \cpu_0|W_alu_result[10] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|W_alu_result[10]~10_combout ),
	.sdata(\cpu_0|E_shift_rot_result [10]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(\cpu_0|E_alu_result~22_combout ),
	.sload(\cpu_0|R_ctrl_shift_rot~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|W_alu_result [10]));

// Location: LCCOMB_X35_Y19_N24
cycloneii_lcell_comb \cpu_0|W_rf_wr_data[10]~14 (
// Equation(s):
// \cpu_0|W_rf_wr_data[10]~14_combout  = (\cpu_0|R_ctrl_ld~regout  & (\cpu_0|av_ld_byte1_data [2])) # (!\cpu_0|R_ctrl_ld~regout  & (((!\cpu_0|E_alu_result~22_combout  & \cpu_0|W_alu_result [10]))))

	.dataa(\cpu_0|av_ld_byte1_data [2]),
	.datab(\cpu_0|E_alu_result~22_combout ),
	.datac(\cpu_0|W_alu_result [10]),
	.datad(\cpu_0|R_ctrl_ld~regout ),
	.cin(gnd),
	.combout(\cpu_0|W_rf_wr_data[10]~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|W_rf_wr_data[10]~14 .lut_mask = 16'hAA30;
defparam \cpu_0|W_rf_wr_data[10]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y18_N22
cycloneii_lcell_comb \cpu_0|d_writedata[31]~7 (
// Equation(s):
// \cpu_0|d_writedata[31]~7_combout  = (\cpu_0|Equal132~0_combout  & (\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [7])) # (!\cpu_0|Equal132~0_combout  & 
// ((\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [15])))

	.dataa(\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [7]),
	.datab(\cpu_0|Equal132~0_combout ),
	.datac(vcc),
	.datad(\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [15]),
	.cin(gnd),
	.combout(\cpu_0|d_writedata[31]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|d_writedata[31]~7 .lut_mask = 16'hBB88;
defparam \cpu_0|d_writedata[31]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y18_N23
cycloneii_lcell_ff \cpu_0|d_writedata[31] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|d_writedata[31]~7_combout ),
	.sdata(\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [31]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\cpu_0|D_iw [4]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|d_writedata [31]));

// Location: LCCOMB_X24_Y21_N26
cycloneii_lcell_comb \custom_counter_component_0|start~0 (
// Equation(s):
// \custom_counter_component_0|start~0_combout  = (\custom_counter_component_0|always2~3_combout  & ((\cpu_0|d_writedata [31]))) # (!\custom_counter_component_0|always2~3_combout  & (\custom_counter_component_0|start~regout ))

	.dataa(vcc),
	.datab(\custom_counter_component_0|always2~3_combout ),
	.datac(\custom_counter_component_0|start~regout ),
	.datad(\cpu_0|d_writedata [31]),
	.cin(gnd),
	.combout(\custom_counter_component_0|start~0_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|start~0 .lut_mask = 16'hFC30;
defparam \custom_counter_component_0|start~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y21_N27
cycloneii_lcell_ff \custom_counter_component_0|start (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\custom_counter_component_0|start~0_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|start~regout ));

// Location: LCCOMB_X28_Y20_N0
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|s_j~21 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|s_j~21_combout  = (\custom_counter_component_0|custom_counter_unit_inst|j [9] & \custom_counter_component_0|start~regout )

	.dataa(\custom_counter_component_0|custom_counter_unit_inst|j [9]),
	.datab(vcc),
	.datac(\custom_counter_component_0|start~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|s_j~21_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|s_j~21 .lut_mask = 16'hA0A0;
defparam \custom_counter_component_0|custom_counter_unit_inst|s_j~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y20_N1
cycloneii_lcell_ff \custom_counter_component_0|custom_counter_unit_inst|s_j[9] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\custom_counter_component_0|custom_counter_unit_inst|s_j~21_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\custom_counter_component_0|custom_counter_unit_inst|s_j[1]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|custom_counter_unit_inst|s_j [9]));

// Location: LCFF_X29_Y20_N25
cycloneii_lcell_ff \custom_counter_component_0|custom_counter_unit_inst|length[9] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\custom_counter_component_0|custom_counter_unit_inst|length[9]~32_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\custom_counter_component_0|custom_counter_unit_inst|length[0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|custom_counter_unit_inst|length [9]));

// Location: LCCOMB_X30_Y19_N4
cycloneii_lcell_comb \custom_counter_component_0|Selector22~0 (
// Equation(s):
// \custom_counter_component_0|Selector22~0_combout  = (\cpu_0|W_alu_result [2] & (((\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_a [9])))) # (!\cpu_0|W_alu_result [2] & ((\cpu_0|W_alu_result [3] & 
// (\custom_counter_component_0|custom_counter_unit_inst|length [9])) # (!\cpu_0|W_alu_result [3] & ((\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_a [9])))))

	.dataa(\cpu_0|W_alu_result [2]),
	.datab(\custom_counter_component_0|custom_counter_unit_inst|length [9]),
	.datac(\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_a [9]),
	.datad(\cpu_0|W_alu_result [3]),
	.cin(gnd),
	.combout(\custom_counter_component_0|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|Selector22~0 .lut_mask = 16'hE4F0;
defparam \custom_counter_component_0|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y19_N5
cycloneii_lcell_ff \custom_counter_component_0|readdata[9] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\custom_counter_component_0|Selector22~0_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\custom_counter_component_0|readdata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|readdata [9]));

// Location: LCFF_X33_Y17_N7
cycloneii_lcell_ff \custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre[9] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\custom_counter_component_0|readdata [9]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre [9]));

// Location: LCCOMB_X33_Y17_N30
cycloneii_lcell_comb \led_red_o|readdata[9] (
// Equation(s):
// \led_red_o|readdata [9] = (\led_red_o|data_out [9] & (!\cpu_0|W_alu_result [3] & !\cpu_0|W_alu_result [2]))

	.dataa(\led_red_o|data_out [9]),
	.datab(vcc),
	.datac(\cpu_0|W_alu_result [3]),
	.datad(\cpu_0|W_alu_result [2]),
	.cin(gnd),
	.combout(\led_red_o|readdata [9]),
	.cout());
// synopsys translate_off
defparam \led_red_o|readdata[9] .lut_mask = 16'h000A;
defparam \led_red_o|readdata[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y17_N31
cycloneii_lcell_ff \led_red_o_s1_translator|av_readdata_pre[9] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\led_red_o|readdata [9]),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\led_red_o_s1_translator|av_readdata_pre [9]));

// Location: LCCOMB_X33_Y17_N6
cycloneii_lcell_comb \rsp_xbar_mux_001|src_data[9]~19 (
// Equation(s):
// \rsp_xbar_mux_001|src_data[9]~19_combout  = (\custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg [0] & ((\custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre [9]) # 
// ((\led_red_o_s1_translator|read_latency_shift_reg [0] & \led_red_o_s1_translator|av_readdata_pre [9])))) # (!\custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg [0] & (\led_red_o_s1_translator|read_latency_shift_reg [0] & 
// ((\led_red_o_s1_translator|av_readdata_pre [9]))))

	.dataa(\custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg [0]),
	.datab(\led_red_o_s1_translator|read_latency_shift_reg [0]),
	.datac(\custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre [9]),
	.datad(\led_red_o_s1_translator|av_readdata_pre [9]),
	.cin(gnd),
	.combout(\rsp_xbar_mux_001|src_data[9]~19_combout ),
	.cout());
// synopsys translate_off
defparam \rsp_xbar_mux_001|src_data[9]~19 .lut_mask = 16'hECA0;
defparam \rsp_xbar_mux_001|src_data[9]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N22
cycloneii_lcell_comb \rsp_xbar_mux_001|src_data[9]~21 (
// Equation(s):
// \rsp_xbar_mux_001|src_data[9]~21_combout  = (\rsp_xbar_mux_001|src_data[9]~20_combout ) # ((\rsp_xbar_mux_001|src_data[9]~19_combout ) # ((\cpu_0_jtag_debug_module_translator|av_readdata_pre [9] & \rsp_xbar_demux|src1_valid~combout )))

	.dataa(\cpu_0_jtag_debug_module_translator|av_readdata_pre [9]),
	.datab(\rsp_xbar_mux_001|src_data[9]~20_combout ),
	.datac(\rsp_xbar_demux|src1_valid~combout ),
	.datad(\rsp_xbar_mux_001|src_data[9]~19_combout ),
	.cin(gnd),
	.combout(\rsp_xbar_mux_001|src_data[9]~21_combout ),
	.cout());
// synopsys translate_off
defparam \rsp_xbar_mux_001|src_data[9]~21 .lut_mask = 16'hFFEC;
defparam \rsp_xbar_mux_001|src_data[9]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N8
cycloneii_lcell_comb \rsp_xbar_mux_001|src_data[9] (
// Equation(s):
// \rsp_xbar_mux_001|src_data [9] = (\rsp_xbar_mux_001|src_data[9]~21_combout ) # ((\rsp_xbar_demux_001|src1_valid~0_combout  & \width_adapter_001|out_data [9]))

	.dataa(vcc),
	.datab(\rsp_xbar_demux_001|src1_valid~0_combout ),
	.datac(\width_adapter_001|out_data [9]),
	.datad(\rsp_xbar_mux_001|src_data[9]~21_combout ),
	.cin(gnd),
	.combout(\rsp_xbar_mux_001|src_data [9]),
	.cout());
// synopsys translate_off
defparam \rsp_xbar_mux_001|src_data[9] .lut_mask = 16'hFFC0;
defparam \rsp_xbar_mux_001|src_data[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N22
cycloneii_lcell_comb \cpu_0|av_ld_byte1_data[1]~1 (
// Equation(s):
// \cpu_0|av_ld_byte1_data[1]~1_combout  = (\cpu_0|av_ld_aligning_data~regout  & (\cpu_0|av_fill_bit~0_combout )) # (!\cpu_0|av_ld_aligning_data~regout  & ((\rsp_xbar_mux_001|src_data [9])))

	.dataa(\cpu_0|av_ld_aligning_data~regout ),
	.datab(\cpu_0|av_fill_bit~0_combout ),
	.datac(vcc),
	.datad(\rsp_xbar_mux_001|src_data [9]),
	.cin(gnd),
	.combout(\cpu_0|av_ld_byte1_data[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|av_ld_byte1_data[1]~1 .lut_mask = 16'hDD88;
defparam \cpu_0|av_ld_byte1_data[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y17_N3
cycloneii_lcell_ff \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~9_combout ),
	.sdata(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [1]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\jtag_uart_0|read_0~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [17]));

// Location: LCCOMB_X40_Y17_N10
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[17]~25 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[17]~25_combout  = (\cmd_xbar_mux|src_data [46] & ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a 
// [17]))) # (!\cmd_xbar_mux|src_data [46] & (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_reg_readdata~0_combout ))

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.datab(vcc),
	.datac(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a [17]),
	.datad(\cmd_xbar_mux|src_data [46]),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[17]~25_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[17]~25 .lut_mask = 16'hF0AA;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[17]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y17_N11
cycloneii_lcell_ff \cpu_0_jtag_debug_module_translator|av_readdata_pre[17] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[17]~25_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0_jtag_debug_module_translator|av_readdata_pre [17]));

// Location: LCCOMB_X37_Y20_N4
cycloneii_lcell_comb \rsp_xbar_mux_001|src_data[17]~41 (
// Equation(s):
// \rsp_xbar_mux_001|src_data[17]~41_combout  = (\rsp_xbar_demux|src1_valid~combout  & ((\cpu_0_jtag_debug_module_translator|av_readdata_pre [17]) # ((\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [17] & 
// \jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0])))) # (!\rsp_xbar_demux|src1_valid~combout  & (\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [17] & (\jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0])))

	.dataa(\rsp_xbar_demux|src1_valid~combout ),
	.datab(\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [17]),
	.datac(\jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datad(\cpu_0_jtag_debug_module_translator|av_readdata_pre [17]),
	.cin(gnd),
	.combout(\rsp_xbar_mux_001|src_data[17]~41_combout ),
	.cout());
// synopsys translate_off
defparam \rsp_xbar_mux_001|src_data[17]~41 .lut_mask = 16'hEAC0;
defparam \rsp_xbar_mux_001|src_data[17]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y20_N31
cycloneii_lcell_ff \sram_0|readdata[1] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\sram_0_external_interface_DQ[1]~1 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\sram_0|readdata [1]));

// Location: LCCOMB_X37_Y20_N14
cycloneii_lcell_comb \rsp_xbar_mux_001|src_data[17] (
// Equation(s):
// \rsp_xbar_mux_001|src_data [17] = (\rsp_xbar_mux_001|src_data[17]~40_combout ) # ((\rsp_xbar_mux_001|src_data[17]~41_combout ) # ((\rsp_xbar_mux_001|src_payload~12_combout  & \sram_0|readdata [1])))

	.dataa(\rsp_xbar_mux_001|src_data[17]~40_combout ),
	.datab(\rsp_xbar_mux_001|src_data[17]~41_combout ),
	.datac(\rsp_xbar_mux_001|src_payload~12_combout ),
	.datad(\sram_0|readdata [1]),
	.cin(gnd),
	.combout(\rsp_xbar_mux_001|src_data [17]),
	.cout());
// synopsys translate_off
defparam \rsp_xbar_mux_001|src_data[17] .lut_mask = 16'hFEEE;
defparam \rsp_xbar_mux_001|src_data[17] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N4
cycloneii_lcell_comb \cpu_0|av_ld_byte2_data[1]~1 (
// Equation(s):
// \cpu_0|av_ld_byte2_data[1]~1_combout  = (\cpu_0|av_ld_aligning_data~regout  & (\cpu_0|av_fill_bit~0_combout )) # (!\cpu_0|av_ld_aligning_data~regout  & ((\rsp_xbar_mux_001|src_data [17])))

	.dataa(\cpu_0|av_ld_aligning_data~regout ),
	.datab(\cpu_0|av_fill_bit~0_combout ),
	.datac(vcc),
	.datad(\rsp_xbar_mux_001|src_data [17]),
	.cin(gnd),
	.combout(\cpu_0|av_ld_byte2_data[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|av_ld_byte2_data[1]~1 .lut_mask = 16'hDD88;
defparam \cpu_0|av_ld_byte2_data[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y16_N5
cycloneii_lcell_ff \cpu_0|av_ld_byte2_data[1] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|av_ld_byte2_data[1]~1_combout ),
	.sdata(\cpu_0|av_ld_byte3_data [1]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\cpu_0|av_ld_rshift8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|av_ld_byte2_data [1]));

// Location: LCFF_X38_Y16_N23
cycloneii_lcell_ff \cpu_0|av_ld_byte1_data[1] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|av_ld_byte1_data[1]~1_combout ),
	.sdata(\cpu_0|av_ld_byte2_data [1]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\cpu_0|av_ld_rshift8~1_combout ),
	.ena(\cpu_0|av_ld_byte1_data_en~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|av_ld_byte1_data [1]));

// Location: LCCOMB_X38_Y19_N22
cycloneii_lcell_comb \cpu_0|W_rf_wr_data[9]~13 (
// Equation(s):
// \cpu_0|W_rf_wr_data[9]~13_combout  = (\cpu_0|R_ctrl_ld~regout  & (((\cpu_0|av_ld_byte1_data [1])))) # (!\cpu_0|R_ctrl_ld~regout  & (\cpu_0|W_alu_result [9] & ((!\cpu_0|E_alu_result~22_combout ))))

	.dataa(\cpu_0|W_alu_result [9]),
	.datab(\cpu_0|av_ld_byte1_data [1]),
	.datac(\cpu_0|E_alu_result~22_combout ),
	.datad(\cpu_0|R_ctrl_ld~regout ),
	.cin(gnd),
	.combout(\cpu_0|W_rf_wr_data[9]~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|W_rf_wr_data[9]~13 .lut_mask = 16'hCC0A;
defparam \cpu_0|W_rf_wr_data[9]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y18_N10
cycloneii_lcell_comb \cpu_0|d_writedata[29]~5 (
// Equation(s):
// \cpu_0|d_writedata[29]~5_combout  = (\cpu_0|Equal132~0_combout  & ((\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [5]))) # (!\cpu_0|Equal132~0_combout  & 
// (\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [13]))

	.dataa(\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [13]),
	.datab(\cpu_0|Equal132~0_combout ),
	.datac(vcc),
	.datad(\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [5]),
	.cin(gnd),
	.combout(\cpu_0|d_writedata[29]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|d_writedata[29]~5 .lut_mask = 16'hEE22;
defparam \cpu_0|d_writedata[29]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y20_N3
cycloneii_lcell_ff \cpu_0|d_writedata[13] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|d_writedata[29]~5_combout ),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|d_writedata [13]));

// Location: LCCOMB_X46_Y20_N2
cycloneii_lcell_comb \cmd_xbar_mux|src_payload~11 (
// Equation(s):
// \cmd_xbar_mux|src_payload~11_combout  = (\cpu_0|d_writedata [13] & \cmd_xbar_mux|saved_grant [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\cpu_0|d_writedata [13]),
	.datad(\cmd_xbar_mux|saved_grant [1]),
	.cin(gnd),
	.combout(\cmd_xbar_mux|src_payload~11_combout ),
	.cout());
// synopsys translate_off
defparam \cmd_xbar_mux|src_payload~11 .lut_mask = 16'hF000;
defparam \cmd_xbar_mux|src_payload~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y17_N14
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[8]~18 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[8]~18_combout  = (\cmd_xbar_mux|src_data [46] & ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a 
// [8]))) # (!\cmd_xbar_mux|src_data [46] & (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_reg_readdata~0_combout ))

	.dataa(vcc),
	.datab(\cmd_xbar_mux|src_data [46]),
	.datac(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[8]~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[8]~18 .lut_mask = 16'hFC30;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[8]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y17_N15
cycloneii_lcell_ff \cpu_0_jtag_debug_module_translator|av_readdata_pre[8] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[8]~18_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0_jtag_debug_module_translator|av_readdata_pre [8]));

// Location: LCCOMB_X34_Y19_N30
cycloneii_lcell_comb \rsp_xbar_mux_001|src_data[8]~18 (
// Equation(s):
// \rsp_xbar_mux_001|src_data[8]~18_combout  = (\jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ((\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [8]) # ((\cpu_0_jtag_debug_module_translator|av_readdata_pre [8] & 
// \rsp_xbar_demux|src1_valid~combout )))) # (!\jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & (((\cpu_0_jtag_debug_module_translator|av_readdata_pre [8] & \rsp_xbar_demux|src1_valid~combout ))))

	.dataa(\jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datab(\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [8]),
	.datac(\cpu_0_jtag_debug_module_translator|av_readdata_pre [8]),
	.datad(\rsp_xbar_demux|src1_valid~combout ),
	.cin(gnd),
	.combout(\rsp_xbar_mux_001|src_data[8]~18_combout ),
	.cout());
// synopsys translate_off
defparam \rsp_xbar_mux_001|src_data[8]~18 .lut_mask = 16'hF888;
defparam \rsp_xbar_mux_001|src_data[8]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N16
cycloneii_lcell_comb \led_green_o|data_out[8]~feeder (
// Equation(s):
// \led_green_o|data_out[8]~feeder_combout  = \cpu_0|d_writedata [8]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_0|d_writedata [8]),
	.cin(gnd),
	.combout(\led_green_o|data_out[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \led_green_o|data_out[8]~feeder .lut_mask = 16'hFF00;
defparam \led_green_o|data_out[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N0
cycloneii_lcell_comb \led_green_o_s1_translator|read_latency_shift_reg~6 (
// Equation(s):
// \led_green_o_s1_translator|read_latency_shift_reg~6_combout  = (\push_button_i_s1_translator|waitrequest_reset_override~regout  & (\cpu_0|W_alu_result [4] & (\led_green_o_s1_translator|read_latency_shift_reg~5_combout  & \addr_router_001|Equal2~2_combout 
// )))

	.dataa(\push_button_i_s1_translator|waitrequest_reset_override~regout ),
	.datab(\cpu_0|W_alu_result [4]),
	.datac(\led_green_o_s1_translator|read_latency_shift_reg~5_combout ),
	.datad(\addr_router_001|Equal2~2_combout ),
	.cin(gnd),
	.combout(\led_green_o_s1_translator|read_latency_shift_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \led_green_o_s1_translator|read_latency_shift_reg~6 .lut_mask = 16'h8000;
defparam \led_green_o_s1_translator|read_latency_shift_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y16_N10
cycloneii_lcell_comb \addr_router_001|Equal3~0 (
// Equation(s):
// \addr_router_001|Equal3~0_combout  = (!\cpu_0|W_alu_result [6] & (!\cpu_0|W_alu_result [5] & (\cpu_0|W_alu_result [4] & \addr_router_001|Equal2~2_combout )))

	.dataa(\cpu_0|W_alu_result [6]),
	.datab(\cpu_0|W_alu_result [5]),
	.datac(\cpu_0|W_alu_result [4]),
	.datad(\addr_router_001|Equal2~2_combout ),
	.cin(gnd),
	.combout(\addr_router_001|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \addr_router_001|Equal3~0 .lut_mask = 16'h1000;
defparam \addr_router_001|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N4
cycloneii_lcell_comb \led_green_o_s1_translator|wait_latency_counter[0]~1 (
// Equation(s):
// \led_green_o_s1_translator|wait_latency_counter[0]~1_combout  = (\led_red_o_s1_translator|wait_latency_counter[0]~0_combout  & (!\led_green_o_s1_translator|wait_latency_counter[0]~0_combout  & 
// (!\led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & \addr_router_001|Equal3~0_combout )))

	.dataa(\led_red_o_s1_translator|wait_latency_counter[0]~0_combout ),
	.datab(\led_green_o_s1_translator|wait_latency_counter[0]~0_combout ),
	.datac(\led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datad(\addr_router_001|Equal3~0_combout ),
	.cin(gnd),
	.combout(\led_green_o_s1_translator|wait_latency_counter[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \led_green_o_s1_translator|wait_latency_counter[0]~1 .lut_mask = 16'h0200;
defparam \led_green_o_s1_translator|wait_latency_counter[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N2
cycloneii_lcell_comb \led_green_o_s1_translator|wait_latency_counter~3 (
// Equation(s):
// \led_green_o_s1_translator|wait_latency_counter~3_combout  = (\led_green_o_s1_translator|wait_latency_counter[0]~1_combout  & !\led_green_o_s1_translator|wait_latency_counter [0])

	.dataa(vcc),
	.datab(\led_green_o_s1_translator|wait_latency_counter[0]~1_combout ),
	.datac(\led_green_o_s1_translator|wait_latency_counter [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\led_green_o_s1_translator|wait_latency_counter~3_combout ),
	.cout());
// synopsys translate_off
defparam \led_green_o_s1_translator|wait_latency_counter~3 .lut_mask = 16'h0C0C;
defparam \led_green_o_s1_translator|wait_latency_counter~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y17_N3
cycloneii_lcell_ff \led_green_o_s1_translator|wait_latency_counter[0] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\led_green_o_s1_translator|wait_latency_counter~3_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\led_green_o_s1_translator|wait_latency_counter [0]));

// Location: LCCOMB_X31_Y17_N8
cycloneii_lcell_comb \led_green_o_s1_translator|wait_latency_counter~2 (
// Equation(s):
// \led_green_o_s1_translator|wait_latency_counter~2_combout  = (\led_green_o_s1_translator|wait_latency_counter[0]~1_combout  & (\led_green_o_s1_translator|wait_latency_counter [1] $ (\led_green_o_s1_translator|wait_latency_counter [0])))

	.dataa(vcc),
	.datab(\led_green_o_s1_translator|wait_latency_counter[0]~1_combout ),
	.datac(\led_green_o_s1_translator|wait_latency_counter [1]),
	.datad(\led_green_o_s1_translator|wait_latency_counter [0]),
	.cin(gnd),
	.combout(\led_green_o_s1_translator|wait_latency_counter~2_combout ),
	.cout());
// synopsys translate_off
defparam \led_green_o_s1_translator|wait_latency_counter~2 .lut_mask = 16'h0CC0;
defparam \led_green_o_s1_translator|wait_latency_counter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y17_N9
cycloneii_lcell_ff \led_green_o_s1_translator|wait_latency_counter[1] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\led_green_o_s1_translator|wait_latency_counter~2_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\led_green_o_s1_translator|wait_latency_counter [1]));

// Location: LCCOMB_X31_Y17_N22
cycloneii_lcell_comb \led_green_o_s1_translator|av_waitrequest_generated~0 (
// Equation(s):
// \led_green_o_s1_translator|av_waitrequest_generated~0_combout  = (\cpu_0|W_alu_result [5]) # ((\cpu_0|W_alu_result [6]) # ((\led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]) # (!\cpu_0|W_alu_result [4])))

	.dataa(\cpu_0|W_alu_result [5]),
	.datab(\cpu_0|W_alu_result [6]),
	.datac(\led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datad(\cpu_0|W_alu_result [4]),
	.cin(gnd),
	.combout(\led_green_o_s1_translator|av_waitrequest_generated~0_combout ),
	.cout());
// synopsys translate_off
defparam \led_green_o_s1_translator|av_waitrequest_generated~0 .lut_mask = 16'hFEFF;
defparam \led_green_o_s1_translator|av_waitrequest_generated~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N24
cycloneii_lcell_comb \led_green_o_s1_translator|av_waitrequest_generated~1 (
// Equation(s):
// \led_green_o_s1_translator|av_waitrequest_generated~1_combout  = \led_green_o_s1_translator|wait_latency_counter [0] $ (((\addr_router_001|Equal2~2_combout  & (\cpu_0_data_master_translator|uav_write~0_combout  & 
// !\led_green_o_s1_translator|av_waitrequest_generated~0_combout ))))

	.dataa(\addr_router_001|Equal2~2_combout ),
	.datab(\led_green_o_s1_translator|wait_latency_counter [0]),
	.datac(\cpu_0_data_master_translator|uav_write~0_combout ),
	.datad(\led_green_o_s1_translator|av_waitrequest_generated~0_combout ),
	.cin(gnd),
	.combout(\led_green_o_s1_translator|av_waitrequest_generated~1_combout ),
	.cout());
// synopsys translate_off
defparam \led_green_o_s1_translator|av_waitrequest_generated~1 .lut_mask = 16'hCC6C;
defparam \led_green_o_s1_translator|av_waitrequest_generated~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N26
cycloneii_lcell_comb \led_green_o_s1_translator|wait_latency_counter[0]~0 (
// Equation(s):
// \led_green_o_s1_translator|wait_latency_counter[0]~0_combout  = (!\led_green_o_s1_translator|wait_latency_counter [1] & \led_green_o_s1_translator|av_waitrequest_generated~1_combout )

	.dataa(vcc),
	.datab(\led_green_o_s1_translator|wait_latency_counter [1]),
	.datac(\led_green_o_s1_translator|av_waitrequest_generated~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\led_green_o_s1_translator|wait_latency_counter[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \led_green_o_s1_translator|wait_latency_counter[0]~0 .lut_mask = 16'h3030;
defparam \led_green_o_s1_translator|wait_latency_counter[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N30
cycloneii_lcell_comb \led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1 (
// Equation(s):
// \led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout  = (\cpu_0|d_read~regout  & (\led_green_o_s1_translator|read_latency_shift_reg~6_combout  & (!\cpu_0_data_master_translator|read_accepted~regout  & 
// \led_green_o_s1_translator|wait_latency_counter[0]~0_combout )))

	.dataa(\cpu_0|d_read~regout ),
	.datab(\led_green_o_s1_translator|read_latency_shift_reg~6_combout ),
	.datac(\cpu_0_data_master_translator|read_accepted~regout ),
	.datad(\led_green_o_s1_translator|wait_latency_counter[0]~0_combout ),
	.cin(gnd),
	.combout(\led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1 .lut_mask = 16'h0800;
defparam \led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N6
cycloneii_lcell_comb \led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~0 (
// Equation(s):
// \led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~0_combout  = (\led_green_o_s1_translator|read_latency_shift_reg~8_combout ) # ((\led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0] & 
// ((\led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]) # (!\led_green_o_s1_translator|read_latency_shift_reg [0]))))

	.dataa(\led_green_o_s1_translator|read_latency_shift_reg [0]),
	.datab(\led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datac(\led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0]),
	.datad(\led_green_o_s1_translator|read_latency_shift_reg~8_combout ),
	.cin(gnd),
	.combout(\led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~0 .lut_mask = 16'hFFD0;
defparam \led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y17_N7
cycloneii_lcell_ff \led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~0_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0]));

// Location: LCCOMB_X31_Y17_N14
cycloneii_lcell_comb \led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2 (
// Equation(s):
// \led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout  = (\led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0] & (!\led_green_o_s1_translator|read_latency_shift_reg [0] & 
// ((\led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout ) # (\led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1])))) # 
// (!\led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0] & (((\led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]))))

	.dataa(\led_green_o_s1_translator|read_latency_shift_reg [0]),
	.datab(\led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout ),
	.datac(\led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datad(\led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0]),
	.cin(gnd),
	.combout(\led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2 .lut_mask = 16'h54F0;
defparam \led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y17_N15
cycloneii_lcell_ff \led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]));

// Location: LCCOMB_X31_Y17_N16
cycloneii_lcell_comb \led_green_o|always0~1 (
// Equation(s):
// \led_green_o|always0~1_combout  = (\led_green_o|always0~0_combout  & (!\led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & (\cpu_0_data_master_translator|uav_write~0_combout  & \addr_router_001|Equal3~0_combout )))

	.dataa(\led_green_o|always0~0_combout ),
	.datab(\led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datac(\cpu_0_data_master_translator|uav_write~0_combout ),
	.datad(\addr_router_001|Equal3~0_combout ),
	.cin(gnd),
	.combout(\led_green_o|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \led_green_o|always0~1 .lut_mask = 16'h2000;
defparam \led_green_o|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y17_N17
cycloneii_lcell_ff \led_green_o|data_out[8] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\led_green_o|data_out[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\led_green_o|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\led_green_o|data_out [8]));

// Location: LCCOMB_X30_Y19_N12
cycloneii_lcell_comb \led_green_o|readdata[8] (
// Equation(s):
// \led_green_o|readdata [8] = (!\cpu_0|W_alu_result [2] & (\led_green_o|data_out [8] & !\cpu_0|W_alu_result [3]))

	.dataa(\cpu_0|W_alu_result [2]),
	.datab(\led_green_o|data_out [8]),
	.datac(vcc),
	.datad(\cpu_0|W_alu_result [3]),
	.cin(gnd),
	.combout(\led_green_o|readdata [8]),
	.cout());
// synopsys translate_off
defparam \led_green_o|readdata[8] .lut_mask = 16'h0044;
defparam \led_green_o|readdata[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y19_N13
cycloneii_lcell_ff \led_green_o_s1_translator|av_readdata_pre[8] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\led_green_o|readdata [8]),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\led_green_o_s1_translator|av_readdata_pre [8]));

// Location: LCFF_X29_Y20_N23
cycloneii_lcell_ff \custom_counter_component_0|custom_counter_unit_inst|length[8] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\custom_counter_component_0|custom_counter_unit_inst|length[8]~30_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\custom_counter_component_0|custom_counter_unit_inst|length[0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|custom_counter_unit_inst|length [8]));

// Location: LCCOMB_X30_Y19_N20
cycloneii_lcell_comb \custom_counter_component_0|Selector23~0 (
// Equation(s):
// \custom_counter_component_0|Selector23~0_combout  = (\cpu_0|W_alu_result [2] & (\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_a [8])) # (!\cpu_0|W_alu_result [2] & ((\cpu_0|W_alu_result [3] & 
// ((\custom_counter_component_0|custom_counter_unit_inst|length [8]))) # (!\cpu_0|W_alu_result [3] & (\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_a [8]))))

	.dataa(\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_a [8]),
	.datab(\custom_counter_component_0|custom_counter_unit_inst|length [8]),
	.datac(\cpu_0|W_alu_result [2]),
	.datad(\cpu_0|W_alu_result [3]),
	.cin(gnd),
	.combout(\custom_counter_component_0|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|Selector23~0 .lut_mask = 16'hACAA;
defparam \custom_counter_component_0|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y19_N21
cycloneii_lcell_ff \custom_counter_component_0|readdata[8] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\custom_counter_component_0|Selector23~0_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\custom_counter_component_0|readdata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|readdata [8]));

// Location: LCFF_X34_Y19_N15
cycloneii_lcell_ff \custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre[8] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\custom_counter_component_0|readdata [8]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre [8]));

// Location: LCCOMB_X34_Y19_N14
cycloneii_lcell_comb \rsp_xbar_mux_001|src_data[8]~16 (
// Equation(s):
// \rsp_xbar_mux_001|src_data[8]~16_combout  = (\led_green_o_s1_translator|read_latency_shift_reg [0] & ((\led_green_o_s1_translator|av_readdata_pre [8]) # ((\custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre [8] & 
// \custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg [0])))) # (!\led_green_o_s1_translator|read_latency_shift_reg [0] & (((\custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre [8] & 
// \custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg [0]))))

	.dataa(\led_green_o_s1_translator|read_latency_shift_reg [0]),
	.datab(\led_green_o_s1_translator|av_readdata_pre [8]),
	.datac(\custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre [8]),
	.datad(\custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\rsp_xbar_mux_001|src_data[8]~16_combout ),
	.cout());
// synopsys translate_off
defparam \rsp_xbar_mux_001|src_data[8]~16 .lut_mask = 16'hF888;
defparam \rsp_xbar_mux_001|src_data[8]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y17_N23
cycloneii_lcell_ff \sram_0|readdata[8] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\sram_0_external_interface_DQ[8]~8 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\sram_0|readdata [8]));

// Location: LCCOMB_X35_Y17_N10
cycloneii_lcell_comb \width_adapter_001|data_reg~13 (
// Equation(s):
// \width_adapter_001|data_reg~13_combout  = (!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout  & (!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout  & 
// ((\width_adapter_001|data_reg [8]) # (\sram_0|readdata [8]))))

	.dataa(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout ),
	.datab(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout ),
	.datac(\width_adapter_001|data_reg [8]),
	.datad(\sram_0|readdata [8]),
	.cin(gnd),
	.combout(\width_adapter_001|data_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \width_adapter_001|data_reg~13 .lut_mask = 16'h1110;
defparam \width_adapter_001|data_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y17_N11
cycloneii_lcell_ff \width_adapter_001|data_reg[8] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\width_adapter_001|data_reg~13_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|rp_valid~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\width_adapter_001|data_reg [8]));

// Location: LCCOMB_X34_Y19_N26
cycloneii_lcell_comb \rsp_xbar_mux_001|src_payload~8 (
// Equation(s):
// \rsp_xbar_mux_001|src_payload~8_combout  = (\rsp_xbar_demux_001|src1_valid~0_combout  & ((\width_adapter_001|data_reg [8]) # ((!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout  & \sram_0|readdata 
// [8]))))

	.dataa(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout ),
	.datab(\rsp_xbar_demux_001|src1_valid~0_combout ),
	.datac(\sram_0|readdata [8]),
	.datad(\width_adapter_001|data_reg [8]),
	.cin(gnd),
	.combout(\rsp_xbar_mux_001|src_payload~8_combout ),
	.cout());
// synopsys translate_off
defparam \rsp_xbar_mux_001|src_payload~8 .lut_mask = 16'hCC40;
defparam \rsp_xbar_mux_001|src_payload~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N18
cycloneii_lcell_comb \rsp_xbar_mux_001|src_data[8] (
// Equation(s):
// \rsp_xbar_mux_001|src_data [8] = (\rsp_xbar_mux_001|src_data[8]~17_combout ) # ((\rsp_xbar_mux_001|src_data[8]~18_combout ) # ((\rsp_xbar_mux_001|src_data[8]~16_combout ) # (\rsp_xbar_mux_001|src_payload~8_combout )))

	.dataa(\rsp_xbar_mux_001|src_data[8]~17_combout ),
	.datab(\rsp_xbar_mux_001|src_data[8]~18_combout ),
	.datac(\rsp_xbar_mux_001|src_data[8]~16_combout ),
	.datad(\rsp_xbar_mux_001|src_payload~8_combout ),
	.cin(gnd),
	.combout(\rsp_xbar_mux_001|src_data [8]),
	.cout());
// synopsys translate_off
defparam \rsp_xbar_mux_001|src_data[8] .lut_mask = 16'hFFFE;
defparam \rsp_xbar_mux_001|src_data[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N26
cycloneii_lcell_comb \cpu_0|av_ld_byte1_data[0]~0 (
// Equation(s):
// \cpu_0|av_ld_byte1_data[0]~0_combout  = (\cpu_0|av_ld_aligning_data~regout  & (\cpu_0|av_fill_bit~0_combout )) # (!\cpu_0|av_ld_aligning_data~regout  & ((\rsp_xbar_mux_001|src_data [8])))

	.dataa(\cpu_0|av_ld_aligning_data~regout ),
	.datab(\cpu_0|av_fill_bit~0_combout ),
	.datac(vcc),
	.datad(\rsp_xbar_mux_001|src_data [8]),
	.cin(gnd),
	.combout(\cpu_0|av_ld_byte1_data[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|av_ld_byte1_data[0]~0 .lut_mask = 16'hDD88;
defparam \cpu_0|av_ld_byte1_data[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y16_N27
cycloneii_lcell_ff \cpu_0|av_ld_byte1_data[0] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|av_ld_byte1_data[0]~0_combout ),
	.sdata(\cpu_0|av_ld_byte2_data [0]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\cpu_0|av_ld_rshift8~1_combout ),
	.ena(\cpu_0|av_ld_byte1_data_en~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|av_ld_byte1_data [0]));

// Location: LCCOMB_X38_Y18_N20
cycloneii_lcell_comb \cpu_0|W_rf_wr_data[8]~12 (
// Equation(s):
// \cpu_0|W_rf_wr_data[8]~12_combout  = (\cpu_0|R_ctrl_ld~regout  & (((\cpu_0|av_ld_byte1_data [0])))) # (!\cpu_0|R_ctrl_ld~regout  & (!\cpu_0|E_alu_result~22_combout  & (\cpu_0|W_alu_result [8])))

	.dataa(\cpu_0|E_alu_result~22_combout ),
	.datab(\cpu_0|W_alu_result [8]),
	.datac(\cpu_0|av_ld_byte1_data [0]),
	.datad(\cpu_0|R_ctrl_ld~regout ),
	.cin(gnd),
	.combout(\cpu_0|W_rf_wr_data[8]~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|W_rf_wr_data[8]~12 .lut_mask = 16'hF044;
defparam \cpu_0|W_rf_wr_data[8]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y18_N24
cycloneii_lcell_comb \cpu_0|d_writedata[28]~4 (
// Equation(s):
// \cpu_0|d_writedata[28]~4_combout  = (\cpu_0|Equal132~0_combout  & ((\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [4]))) # (!\cpu_0|Equal132~0_combout  & 
// (\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [12]))

	.dataa(\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [12]),
	.datab(\cpu_0|Equal132~0_combout ),
	.datac(vcc),
	.datad(\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [4]),
	.cin(gnd),
	.combout(\cpu_0|d_writedata[28]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|d_writedata[28]~4 .lut_mask = 16'hEE22;
defparam \cpu_0|d_writedata[28]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y20_N9
cycloneii_lcell_ff \cpu_0|d_writedata[12] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|d_writedata[28]~4_combout ),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|d_writedata [12]));

// Location: LCCOMB_X46_Y20_N8
cycloneii_lcell_comb \cmd_xbar_mux|src_payload~12 (
// Equation(s):
// \cmd_xbar_mux|src_payload~12_combout  = (\cpu_0|d_writedata [12] & \cmd_xbar_mux|saved_grant [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\cpu_0|d_writedata [12]),
	.datad(\cmd_xbar_mux|saved_grant [1]),
	.cin(gnd),
	.combout(\cmd_xbar_mux|src_payload~12_combout ),
	.cout());
// synopsys translate_off
defparam \cmd_xbar_mux|src_payload~12 .lut_mask = 16'hF000;
defparam \cmd_xbar_mux|src_payload~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y22_N8
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[8]~6 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[8]~6_combout  = (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg [10] & 
// ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|Equal0~0_combout ))) # (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg [10] & 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [8]))

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg [10]),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [8]),
	.datac(vcc),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|Equal0~0_combout ),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[8]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[8]~6 .lut_mask = 16'hEE44;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[8]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y22_N16
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[11]~feeder (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[11]~feeder_combout  = 
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [11]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [11]),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[11]~feeder .lut_mask = 16'hFF00;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y22_N17
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[11] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[11]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [11]));

// Location: LCFF_X51_Y22_N9
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[8] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[8]~6_combout ),
	.sdata(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [11]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.ena(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg [8]));

// Location: LCCOMB_X35_Y16_N26
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[15]~15 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[15]~15_combout  = (\cmd_xbar_mux|src_data [46] & ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a 
// [15]))) # (!\cmd_xbar_mux|src_data [46] & (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_reg_readdata~0_combout ))

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a [15]),
	.datac(\cmd_xbar_mux|src_data [46]),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[15]~15 .lut_mask = 16'hCACA;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y16_N27
cycloneii_lcell_ff \cpu_0_jtag_debug_module_translator|av_readdata_pre[15] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[15]~15_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0_jtag_debug_module_translator|av_readdata_pre [15]));

// Location: LCCOMB_X35_Y16_N28
cycloneii_lcell_comb \rsp_xbar_mux|src_payload~8 (
// Equation(s):
// \rsp_xbar_mux|src_payload~8_combout  = (\cpu_0_jtag_debug_module_translator|av_readdata_pre [15] & (\cpu_0_jtag_debug_module_translator|read_latency_shift_reg [0] & 
// !\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout ))

	.dataa(vcc),
	.datab(\cpu_0_jtag_debug_module_translator|av_readdata_pre [15]),
	.datac(\cpu_0_jtag_debug_module_translator|read_latency_shift_reg [0]),
	.datad(\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout ),
	.cin(gnd),
	.combout(\rsp_xbar_mux|src_payload~8_combout ),
	.cout());
// synopsys translate_off
defparam \rsp_xbar_mux|src_payload~8 .lut_mask = 16'h00C0;
defparam \rsp_xbar_mux|src_payload~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N30
cycloneii_lcell_comb \width_adapter_001|out_data[15] (
// Equation(s):
// \width_adapter_001|out_data [15] = (\width_adapter_001|data_reg [15]) # ((\sram_0|readdata [15] & !\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout ))

	.dataa(\width_adapter_001|data_reg [15]),
	.datab(vcc),
	.datac(\sram_0|readdata [15]),
	.datad(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout ),
	.cin(gnd),
	.combout(\width_adapter_001|out_data [15]),
	.cout());
// synopsys translate_off
defparam \width_adapter_001|out_data[15] .lut_mask = 16'hAAFA;
defparam \width_adapter_001|out_data[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N8
cycloneii_lcell_comb \cpu_0|F_iw[15]~30 (
// Equation(s):
// \cpu_0|F_iw[15]~30_combout  = (\rsp_xbar_mux|src_payload~8_combout ) # (((\rsp_xbar_demux_001|src0_valid~0_combout  & \width_adapter_001|out_data [15])) # (!\cpu_0|D_iw[28]~1_combout ))

	.dataa(\rsp_xbar_demux_001|src0_valid~0_combout ),
	.datab(\rsp_xbar_mux|src_payload~8_combout ),
	.datac(\cpu_0|D_iw[28]~1_combout ),
	.datad(\width_adapter_001|out_data [15]),
	.cin(gnd),
	.combout(\cpu_0|F_iw[15]~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|F_iw[15]~30 .lut_mask = 16'hEFCF;
defparam \cpu_0|F_iw[15]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y16_N9
cycloneii_lcell_ff \cpu_0|D_iw[15] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|F_iw[15]~30_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|F_valid~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|D_iw [15]));

// Location: LCCOMB_X40_Y20_N18
cycloneii_lcell_comb \cpu_0|D_logic_op[1]~0 (
// Equation(s):
// \cpu_0|D_logic_op[1]~0_combout  = (\cpu_0|D_ctrl_alu_force_xor~8_combout ) # ((\cpu_0|Equal2~5_combout  & ((\cpu_0|D_iw [15]))) # (!\cpu_0|Equal2~5_combout  & (\cpu_0|D_iw [4])))

	.dataa(\cpu_0|D_iw [4]),
	.datab(\cpu_0|Equal2~5_combout ),
	.datac(\cpu_0|D_ctrl_alu_force_xor~8_combout ),
	.datad(\cpu_0|D_iw [15]),
	.cin(gnd),
	.combout(\cpu_0|D_logic_op[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|D_logic_op[1]~0 .lut_mask = 16'hFEF2;
defparam \cpu_0|D_logic_op[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y20_N19
cycloneii_lcell_ff \cpu_0|R_logic_op[1] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|D_logic_op[1]~0_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|R_logic_op [1]));

// Location: LCCOMB_X41_Y19_N18
cycloneii_lcell_comb \cpu_0|E_logic_result[0]~28 (
// Equation(s):
// \cpu_0|E_logic_result[0]~28_combout  = (\cpu_0|R_logic_op [1] & ((\cpu_0|R_logic_op [0] & ((\cpu_0|Add2~0_combout ))) # (!\cpu_0|R_logic_op [0] & (!\cpu_0|E_logic_result[0]~27_combout )))) # (!\cpu_0|R_logic_op [1] & (\cpu_0|E_logic_result[0]~27_combout 
// ))

	.dataa(\cpu_0|E_logic_result[0]~27_combout ),
	.datab(\cpu_0|R_logic_op [1]),
	.datac(\cpu_0|Add2~0_combout ),
	.datad(\cpu_0|R_logic_op [0]),
	.cin(gnd),
	.combout(\cpu_0|E_logic_result[0]~28_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_logic_result[0]~28 .lut_mask = 16'hE266;
defparam \cpu_0|E_logic_result[0]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N22
cycloneii_lcell_comb \cpu_0|W_alu_result[0]~19 (
// Equation(s):
// \cpu_0|W_alu_result[0]~19_combout  = (\cpu_0|R_ctrl_logic~regout  & ((\cpu_0|E_logic_result[0]~28_combout ))) # (!\cpu_0|R_ctrl_logic~regout  & (\cpu_0|E_arith_result[0]~5_combout ))

	.dataa(\cpu_0|E_arith_result[0]~5_combout ),
	.datab(\cpu_0|E_logic_result[0]~28_combout ),
	.datac(vcc),
	.datad(\cpu_0|R_ctrl_logic~regout ),
	.cin(gnd),
	.combout(\cpu_0|W_alu_result[0]~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|W_alu_result[0]~19 .lut_mask = 16'hCCAA;
defparam \cpu_0|W_alu_result[0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y20_N23
cycloneii_lcell_ff \cpu_0|W_alu_result[0] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|W_alu_result[0]~19_combout ),
	.sdata(\cpu_0|E_shift_rot_result [0]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(\cpu_0|E_alu_result~22_combout ),
	.sload(\cpu_0|R_ctrl_shift_rot~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|W_alu_result [0]));

// Location: LCCOMB_X38_Y19_N24
cycloneii_lcell_comb \cpu_0|W_alu_result[1]~20 (
// Equation(s):
// \cpu_0|W_alu_result[1]~20_combout  = (\cpu_0|R_ctrl_logic~regout  & (\cpu_0|E_logic_result[1]~26_combout )) # (!\cpu_0|R_ctrl_logic~regout  & ((\cpu_0|E_arith_result[1]~6_combout )))

	.dataa(\cpu_0|E_logic_result[1]~26_combout ),
	.datab(\cpu_0|E_arith_result[1]~6_combout ),
	.datac(vcc),
	.datad(\cpu_0|R_ctrl_logic~regout ),
	.cin(gnd),
	.combout(\cpu_0|W_alu_result[1]~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|W_alu_result[1]~20 .lut_mask = 16'hAACC;
defparam \cpu_0|W_alu_result[1]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y19_N25
cycloneii_lcell_ff \cpu_0|W_alu_result[1] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|W_alu_result[1]~20_combout ),
	.sdata(\cpu_0|E_shift_rot_result [1]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(\cpu_0|E_alu_result~22_combout ),
	.sload(\cpu_0|R_ctrl_shift_rot~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|W_alu_result [1]));

// Location: LCCOMB_X37_Y19_N10
cycloneii_lcell_comb \cpu_0|av_ld_rshift8~0 (
// Equation(s):
// \cpu_0|av_ld_rshift8~0_combout  = (\cpu_0|av_ld_align_cycle [1] & (!\cpu_0|av_ld_align_cycle [0] & (\cpu_0|W_alu_result [0] & \cpu_0|W_alu_result [1]))) # (!\cpu_0|av_ld_align_cycle [1] & ((\cpu_0|W_alu_result [1]) # ((!\cpu_0|av_ld_align_cycle [0] & 
// \cpu_0|W_alu_result [0]))))

	.dataa(\cpu_0|av_ld_align_cycle [1]),
	.datab(\cpu_0|av_ld_align_cycle [0]),
	.datac(\cpu_0|W_alu_result [0]),
	.datad(\cpu_0|W_alu_result [1]),
	.cin(gnd),
	.combout(\cpu_0|av_ld_rshift8~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|av_ld_rshift8~0 .lut_mask = 16'h7510;
defparam \cpu_0|av_ld_rshift8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N18
cycloneii_lcell_comb \cpu_0|av_ld_byte0_data_nxt[7]~30 (
// Equation(s):
// \cpu_0|av_ld_byte0_data_nxt[7]~30_combout  = (\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [7] & ((\jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]) # ((\rsp_xbar_demux|src1_valid~combout  & 
// \cpu_0_jtag_debug_module_translator|av_readdata_pre [7])))) # (!\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [7] & (((\rsp_xbar_demux|src1_valid~combout  & \cpu_0_jtag_debug_module_translator|av_readdata_pre [7]))))

	.dataa(\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [7]),
	.datab(\jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datac(\rsp_xbar_demux|src1_valid~combout ),
	.datad(\cpu_0_jtag_debug_module_translator|av_readdata_pre [7]),
	.cin(gnd),
	.combout(\cpu_0|av_ld_byte0_data_nxt[7]~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|av_ld_byte0_data_nxt[7]~30 .lut_mask = 16'hF888;
defparam \cpu_0|av_ld_byte0_data_nxt[7]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N28
cycloneii_lcell_comb \width_adapter_001|data_reg~14 (
// Equation(s):
// \width_adapter_001|data_reg~14_combout  = (!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout  & (!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout  & 
// ((\sram_0|readdata [7]) # (\width_adapter_001|data_reg [7]))))

	.dataa(\sram_0|readdata [7]),
	.datab(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout ),
	.datac(\width_adapter_001|data_reg [7]),
	.datad(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout ),
	.cin(gnd),
	.combout(\width_adapter_001|data_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \width_adapter_001|data_reg~14 .lut_mask = 16'h0032;
defparam \width_adapter_001|data_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y17_N29
cycloneii_lcell_ff \width_adapter_001|data_reg[7] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\width_adapter_001|data_reg~14_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|rp_valid~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\width_adapter_001|data_reg [7]));

// Location: LCFF_X36_Y17_N27
cycloneii_lcell_ff \sram_0|readdata[7] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\sram_0_external_interface_DQ[7]~7 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\sram_0|readdata [7]));

// Location: LCCOMB_X36_Y17_N8
cycloneii_lcell_comb \cpu_0|av_ld_byte0_data_nxt[7]~27 (
// Equation(s):
// \cpu_0|av_ld_byte0_data_nxt[7]~27_combout  = (\rsp_xbar_demux_001|src1_valid~0_combout  & ((\width_adapter_001|data_reg [7]) # ((!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout  & \sram_0|readdata 
// [7]))))

	.dataa(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout ),
	.datab(\width_adapter_001|data_reg [7]),
	.datac(\rsp_xbar_demux_001|src1_valid~0_combout ),
	.datad(\sram_0|readdata [7]),
	.cin(gnd),
	.combout(\cpu_0|av_ld_byte0_data_nxt[7]~27_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|av_ld_byte0_data_nxt[7]~27 .lut_mask = 16'hD0C0;
defparam \cpu_0|av_ld_byte0_data_nxt[7]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N22
cycloneii_lcell_comb \led_green_o|data_out[7]~feeder (
// Equation(s):
// \led_green_o|data_out[7]~feeder_combout  = \cpu_0|d_writedata [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_0|d_writedata [7]),
	.cin(gnd),
	.combout(\led_green_o|data_out[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \led_green_o|data_out[7]~feeder .lut_mask = 16'hFF00;
defparam \led_green_o|data_out[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y17_N23
cycloneii_lcell_ff \led_green_o|data_out[7] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\led_green_o|data_out[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\led_green_o|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\led_green_o|data_out [7]));

// Location: LCCOMB_X30_Y19_N28
cycloneii_lcell_comb \led_green_o|readdata[7] (
// Equation(s):
// \led_green_o|readdata [7] = (!\cpu_0|W_alu_result [2] & (\led_green_o|data_out [7] & !\cpu_0|W_alu_result [3]))

	.dataa(\cpu_0|W_alu_result [2]),
	.datab(\led_green_o|data_out [7]),
	.datac(vcc),
	.datad(\cpu_0|W_alu_result [3]),
	.cin(gnd),
	.combout(\led_green_o|readdata [7]),
	.cout());
// synopsys translate_off
defparam \led_green_o|readdata[7] .lut_mask = 16'h0044;
defparam \led_green_o|readdata[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y19_N29
cycloneii_lcell_ff \led_green_o_s1_translator|av_readdata_pre[7] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\led_green_o|readdata [7]),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\led_green_o_s1_translator|av_readdata_pre [7]));

// Location: LCCOMB_X30_Y18_N30
cycloneii_lcell_comb \custom_counter_component_0|write_data_a[0]~1 (
// Equation(s):
// \custom_counter_component_0|write_data_a[0]~1_combout  = !\cpu_0|d_writedata [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_0|d_writedata [0]),
	.cin(gnd),
	.combout(\custom_counter_component_0|write_data_a[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|write_data_a[0]~1 .lut_mask = 16'h00FF;
defparam \custom_counter_component_0|write_data_a[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y18_N31
cycloneii_lcell_ff \custom_counter_component_0|write_data_a[0] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\custom_counter_component_0|write_data_a[0]~1_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\custom_counter_component_0|write_data_a[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|write_data_a [0]));

// Location: LCCOMB_X30_Y18_N6
cycloneii_lcell_comb \custom_counter_component_0|write_data_a[0]~_wirecell (
// Equation(s):
// \custom_counter_component_0|write_data_a[0]~_wirecell_combout  = !\custom_counter_component_0|write_data_a [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\custom_counter_component_0|write_data_a [0]),
	.cin(gnd),
	.combout(\custom_counter_component_0|write_data_a[0]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|write_data_a[0]~_wirecell .lut_mask = 16'h00FF;
defparam \custom_counter_component_0|write_data_a[0]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y18_N1
cycloneii_lcell_ff \custom_counter_component_0|write_data_a[1] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|d_writedata [1]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\custom_counter_component_0|write_data_a[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|write_data_a [1]));

// Location: LCCOMB_X30_Y18_N26
cycloneii_lcell_comb \custom_counter_component_0|write_data_a[2]~feeder (
// Equation(s):
// \custom_counter_component_0|write_data_a[2]~feeder_combout  = \cpu_0|d_writedata [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_0|d_writedata [2]),
	.cin(gnd),
	.combout(\custom_counter_component_0|write_data_a[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|write_data_a[2]~feeder .lut_mask = 16'hFF00;
defparam \custom_counter_component_0|write_data_a[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y18_N27
cycloneii_lcell_ff \custom_counter_component_0|write_data_a[2] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\custom_counter_component_0|write_data_a[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\custom_counter_component_0|write_data_a[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|write_data_a [2]));

// Location: LCFF_X30_Y18_N21
cycloneii_lcell_ff \custom_counter_component_0|write_data_a[3] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|d_writedata [3]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\custom_counter_component_0|write_data_a[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|write_data_a [3]));

// Location: LCFF_X30_Y18_N15
cycloneii_lcell_ff \custom_counter_component_0|write_data_a[4] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|d_writedata [4]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\custom_counter_component_0|write_data_a[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|write_data_a [4]));

// Location: LCFF_X30_Y18_N9
cycloneii_lcell_ff \custom_counter_component_0|write_data_a[5] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|d_writedata [5]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\custom_counter_component_0|write_data_a[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|write_data_a [5]));

// Location: LCFF_X30_Y18_N11
cycloneii_lcell_ff \custom_counter_component_0|write_data_a[6] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|d_writedata [6]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\custom_counter_component_0|write_data_a[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|write_data_a [6]));

// Location: LCFF_X30_Y18_N5
cycloneii_lcell_ff \custom_counter_component_0|write_data_a[7] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|d_writedata [7]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\custom_counter_component_0|write_data_a[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|write_data_a [7]));

// Location: LCCOMB_X30_Y20_N20
cycloneii_lcell_comb \custom_counter_component_0|write_data_a[8]~feeder (
// Equation(s):
// \custom_counter_component_0|write_data_a[8]~feeder_combout  = \cpu_0|d_writedata [8]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_0|d_writedata [8]),
	.cin(gnd),
	.combout(\custom_counter_component_0|write_data_a[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|write_data_a[8]~feeder .lut_mask = 16'hFF00;
defparam \custom_counter_component_0|write_data_a[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y20_N21
cycloneii_lcell_ff \custom_counter_component_0|write_data_a[8] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\custom_counter_component_0|write_data_a[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\custom_counter_component_0|write_data_a[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|write_data_a [8]));

// Location: LCCOMB_X30_Y19_N16
cycloneii_lcell_comb \custom_counter_component_0|Selector24~0 (
// Equation(s):
// \custom_counter_component_0|Selector24~0_combout  = (\cpu_0|W_alu_result [2] & (((\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_a [7])))) # (!\cpu_0|W_alu_result [2] & ((\cpu_0|W_alu_result [3] & 
// (\custom_counter_component_0|custom_counter_unit_inst|length [7])) # (!\cpu_0|W_alu_result [3] & ((\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_a [7])))))

	.dataa(\custom_counter_component_0|custom_counter_unit_inst|length [7]),
	.datab(\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_a [7]),
	.datac(\cpu_0|W_alu_result [2]),
	.datad(\cpu_0|W_alu_result [3]),
	.cin(gnd),
	.combout(\custom_counter_component_0|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|Selector24~0 .lut_mask = 16'hCACC;
defparam \custom_counter_component_0|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y19_N17
cycloneii_lcell_ff \custom_counter_component_0|readdata[7] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\custom_counter_component_0|Selector24~0_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\custom_counter_component_0|readdata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|readdata [7]));

// Location: LCFF_X30_Y19_N7
cycloneii_lcell_ff \custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre[7] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\custom_counter_component_0|readdata [7]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre [7]));

// Location: LCCOMB_X30_Y19_N6
cycloneii_lcell_comb \cpu_0|av_ld_byte0_data_nxt[7]~28 (
// Equation(s):
// \cpu_0|av_ld_byte0_data_nxt[7]~28_combout  = (\led_green_o_s1_translator|read_latency_shift_reg [0] & ((\led_green_o_s1_translator|av_readdata_pre [7]) # ((\custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre [7] & 
// \custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg [0])))) # (!\led_green_o_s1_translator|read_latency_shift_reg [0] & (((\custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre [7] & 
// \custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg [0]))))

	.dataa(\led_green_o_s1_translator|read_latency_shift_reg [0]),
	.datab(\led_green_o_s1_translator|av_readdata_pre [7]),
	.datac(\custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre [7]),
	.datad(\custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\cpu_0|av_ld_byte0_data_nxt[7]~28_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|av_ld_byte0_data_nxt[7]~28 .lut_mask = 16'hF888;
defparam \cpu_0|av_ld_byte0_data_nxt[7]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N20
cycloneii_lcell_comb \cpu_0|av_ld_byte0_data_nxt[7]~31 (
// Equation(s):
// \cpu_0|av_ld_byte0_data_nxt[7]~31_combout  = (\cpu_0|av_ld_byte0_data_nxt[7]~29_combout ) # ((\cpu_0|av_ld_byte0_data_nxt[7]~30_combout ) # ((\cpu_0|av_ld_byte0_data_nxt[7]~27_combout ) # (\cpu_0|av_ld_byte0_data_nxt[7]~28_combout )))

	.dataa(\cpu_0|av_ld_byte0_data_nxt[7]~29_combout ),
	.datab(\cpu_0|av_ld_byte0_data_nxt[7]~30_combout ),
	.datac(\cpu_0|av_ld_byte0_data_nxt[7]~27_combout ),
	.datad(\cpu_0|av_ld_byte0_data_nxt[7]~28_combout ),
	.cin(gnd),
	.combout(\cpu_0|av_ld_byte0_data_nxt[7]~31_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|av_ld_byte0_data_nxt[7]~31 .lut_mask = 16'hFFFE;
defparam \cpu_0|av_ld_byte0_data_nxt[7]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N22
cycloneii_lcell_comb \cpu_0|av_ld_byte0_data_nxt[7]~35 (
// Equation(s):
// \cpu_0|av_ld_byte0_data_nxt[7]~35_combout  = (\cpu_0|av_ld_rshift8~0_combout  & ((\cpu_0|av_ld_aligning_data~regout  & (\cpu_0|av_ld_byte1_data [7])) # (!\cpu_0|av_ld_aligning_data~regout  & ((\cpu_0|av_ld_byte0_data_nxt[7]~31_combout ))))) # 
// (!\cpu_0|av_ld_rshift8~0_combout  & (((\cpu_0|av_ld_byte0_data_nxt[7]~31_combout ))))

	.dataa(\cpu_0|av_ld_byte1_data [7]),
	.datab(\cpu_0|av_ld_rshift8~0_combout ),
	.datac(\cpu_0|av_ld_byte0_data_nxt[7]~31_combout ),
	.datad(\cpu_0|av_ld_aligning_data~regout ),
	.cin(gnd),
	.combout(\cpu_0|av_ld_byte0_data_nxt[7]~35_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|av_ld_byte0_data_nxt[7]~35 .lut_mask = 16'hB8F0;
defparam \cpu_0|av_ld_byte0_data_nxt[7]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y19_N23
cycloneii_lcell_ff \cpu_0|av_ld_byte0_data[7] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|av_ld_byte0_data_nxt[7]~35_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|av_ld_byte0_data[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|av_ld_byte0_data [7]));

// Location: LCCOMB_X37_Y19_N14
cycloneii_lcell_comb \cpu_0|av_fill_bit~0 (
// Equation(s):
// \cpu_0|av_fill_bit~0_combout  = (\cpu_0|R_ctrl_ld_signed~regout  & ((\cpu_0|Equal1~0_combout  & (\cpu_0|av_ld_byte1_data [7])) # (!\cpu_0|Equal1~0_combout  & ((\cpu_0|av_ld_byte0_data [7])))))

	.dataa(\cpu_0|av_ld_byte1_data [7]),
	.datab(\cpu_0|Equal1~0_combout ),
	.datac(\cpu_0|R_ctrl_ld_signed~regout ),
	.datad(\cpu_0|av_ld_byte0_data [7]),
	.cin(gnd),
	.combout(\cpu_0|av_fill_bit~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|av_fill_bit~0 .lut_mask = 16'hB080;
defparam \cpu_0|av_fill_bit~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N6
cycloneii_lcell_comb \cpu_0|av_ld_byte1_data[5]~5 (
// Equation(s):
// \cpu_0|av_ld_byte1_data[5]~5_combout  = (\cpu_0|av_ld_aligning_data~regout  & ((\cpu_0|av_fill_bit~0_combout ))) # (!\cpu_0|av_ld_aligning_data~regout  & (\rsp_xbar_mux_001|src_data [13]))

	.dataa(\rsp_xbar_mux_001|src_data [13]),
	.datab(\cpu_0|av_fill_bit~0_combout ),
	.datac(vcc),
	.datad(\cpu_0|av_ld_aligning_data~regout ),
	.cin(gnd),
	.combout(\cpu_0|av_ld_byte1_data[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|av_ld_byte1_data[5]~5 .lut_mask = 16'hCCAA;
defparam \cpu_0|av_ld_byte1_data[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y16_N7
cycloneii_lcell_ff \cpu_0|av_ld_byte1_data[5] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|av_ld_byte1_data[5]~5_combout ),
	.sdata(\cpu_0|av_ld_byte2_data [5]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\cpu_0|av_ld_rshift8~1_combout ),
	.ena(\cpu_0|av_ld_byte1_data_en~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|av_ld_byte1_data [5]));

// Location: LCCOMB_X30_Y17_N2
cycloneii_lcell_comb \led_green_o|data_out[5]~feeder (
// Equation(s):
// \led_green_o|data_out[5]~feeder_combout  = \cpu_0|d_writedata [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_0|d_writedata [5]),
	.cin(gnd),
	.combout(\led_green_o|data_out[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \led_green_o|data_out[5]~feeder .lut_mask = 16'hFF00;
defparam \led_green_o|data_out[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y17_N3
cycloneii_lcell_ff \led_green_o|data_out[5] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\led_green_o|data_out[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\led_green_o|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\led_green_o|data_out [5]));

// Location: LCCOMB_X30_Y19_N26
cycloneii_lcell_comb \led_green_o|readdata[5] (
// Equation(s):
// \led_green_o|readdata [5] = (!\cpu_0|W_alu_result [2] & (\led_green_o|data_out [5] & !\cpu_0|W_alu_result [3]))

	.dataa(\cpu_0|W_alu_result [2]),
	.datab(vcc),
	.datac(\led_green_o|data_out [5]),
	.datad(\cpu_0|W_alu_result [3]),
	.cin(gnd),
	.combout(\led_green_o|readdata [5]),
	.cout());
// synopsys translate_off
defparam \led_green_o|readdata[5] .lut_mask = 16'h0050;
defparam \led_green_o|readdata[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y19_N27
cycloneii_lcell_ff \led_green_o_s1_translator|av_readdata_pre[5] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\led_green_o|readdata [5]),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\led_green_o_s1_translator|av_readdata_pre [5]));

// Location: LCCOMB_X30_Y19_N8
cycloneii_lcell_comb \custom_counter_component_0|Selector26~0 (
// Equation(s):
// \custom_counter_component_0|Selector26~0_combout  = (\cpu_0|W_alu_result [2] & (((\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_a [5])))) # (!\cpu_0|W_alu_result [2] & ((\cpu_0|W_alu_result [3] & 
// (\custom_counter_component_0|custom_counter_unit_inst|length [5])) # (!\cpu_0|W_alu_result [3] & ((\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_a [5])))))

	.dataa(\custom_counter_component_0|custom_counter_unit_inst|length [5]),
	.datab(\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_a [5]),
	.datac(\cpu_0|W_alu_result [2]),
	.datad(\cpu_0|W_alu_result [3]),
	.cin(gnd),
	.combout(\custom_counter_component_0|Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|Selector26~0 .lut_mask = 16'hCACC;
defparam \custom_counter_component_0|Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y19_N9
cycloneii_lcell_ff \custom_counter_component_0|readdata[5] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\custom_counter_component_0|Selector26~0_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\custom_counter_component_0|readdata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|readdata [5]));

// Location: LCFF_X30_Y19_N19
cycloneii_lcell_ff \custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre[5] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\custom_counter_component_0|readdata [5]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre [5]));

// Location: LCCOMB_X30_Y19_N18
cycloneii_lcell_comb \cpu_0|av_ld_byte0_data_nxt[5]~18 (
// Equation(s):
// \cpu_0|av_ld_byte0_data_nxt[5]~18_combout  = (\led_green_o_s1_translator|read_latency_shift_reg [0] & ((\led_green_o_s1_translator|av_readdata_pre [5]) # ((\custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre [5] & 
// \custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg [0])))) # (!\led_green_o_s1_translator|read_latency_shift_reg [0] & (((\custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre [5] & 
// \custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg [0]))))

	.dataa(\led_green_o_s1_translator|read_latency_shift_reg [0]),
	.datab(\led_green_o_s1_translator|av_readdata_pre [5]),
	.datac(\custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre [5]),
	.datad(\custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\cpu_0|av_ld_byte0_data_nxt[5]~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|av_ld_byte0_data_nxt[5]~18 .lut_mask = 16'hF888;
defparam \cpu_0|av_ld_byte0_data_nxt[5]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N4
cycloneii_lcell_comb \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~17 (
	.dataa(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~16_combout ),
	.datab(\auto_hub|irf_reg[2][0]~regout ),
	.datac(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~6_combout ),
	.datad(\auto_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~17_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~17 .lut_mask = 16'hA8CC;
defparam \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y19_N5
cycloneii_lcell_ff \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~17_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift [6]));

// Location: LCCOMB_X28_Y18_N18
cycloneii_lcell_comb \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|wdata[2]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift [6]),
	.cin(gnd),
	.combout(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|wdata[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|wdata[2]~feeder .lut_mask = 16'hFF00;
defparam \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|wdata[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y18_N19
cycloneii_lcell_ff \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|wdata[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|wdata[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|wdata[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|wdata [2]));

// Location: LCCOMB_X28_Y19_N10
cycloneii_lcell_comb \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~11 (
	.dataa(\auto_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|irf_reg[2][0]~regout ),
	.datac(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~6_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~11_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~11 .lut_mask = 16'hA8A8;
defparam \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N20
cycloneii_lcell_comb \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rdata[6]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b [6]),
	.cin(gnd),
	.combout(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rdata[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rdata[6]~feeder .lut_mask = 16'hFF00;
defparam \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rdata[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N6
cycloneii_lcell_comb \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|r_ena~0 (
	.dataa(vcc),
	.datab(\jtag_uart_0|r_val~regout ),
	.datac(vcc),
	.datad(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|r_ena1~regout ),
	.cin(gnd),
	.combout(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|r_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|r_ena~0 .lut_mask = 16'hCC00;
defparam \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|r_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y19_N21
cycloneii_lcell_ff \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rdata[6] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rdata[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|r_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rdata [6]));

// Location: LCCOMB_X29_Y19_N28
cycloneii_lcell_comb \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~19 (
	.dataa(vcc),
	.datab(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rdata [6]),
	.datac(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count [9]),
	.datad(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift [9]),
	.cin(gnd),
	.combout(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~19_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~19 .lut_mask = 16'hFC0C;
defparam \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y19_N29
cycloneii_lcell_ff \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~19_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|clr_reg~clkctrl_outclk ),
	.sclr(!\auto_hub|shadow_jsm|state [4]),
	.sload(gnd),
	.ena(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift [8]));

// Location: LCCOMB_X29_Y19_N2
cycloneii_lcell_comb \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~18 (
	.dataa(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rdata [5]),
	.datab(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count [9]),
	.datac(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~11_combout ),
	.datad(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift [8]),
	.cin(gnd),
	.combout(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~18_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~18 .lut_mask = 16'hE020;
defparam \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y19_N3
cycloneii_lcell_ff \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~18_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift [7]));

// Location: LCCOMB_X28_Y18_N12
cycloneii_lcell_comb \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|wdata[3]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift [7]),
	.cin(gnd),
	.combout(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|wdata[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|wdata[3]~feeder .lut_mask = 16'hFF00;
defparam \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|wdata[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y18_N13
cycloneii_lcell_ff \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|wdata[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|wdata[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|wdata[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|wdata [3]));

// Location: LCFF_X28_Y18_N17
cycloneii_lcell_ff \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|wdata[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift [8]),
	.aclr(\auto_hub|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|wdata[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|wdata [4]));

// Location: LCCOMB_X28_Y18_N0
cycloneii_lcell_comb \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|wdata[5]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift [9]),
	.cin(gnd),
	.combout(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|wdata[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|wdata[5]~feeder .lut_mask = 16'hFF00;
defparam \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|wdata[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y18_N1
cycloneii_lcell_ff \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|wdata[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|wdata[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|wdata[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|wdata [5]));

// Location: LCCOMB_X27_Y21_N26
cycloneii_lcell_comb \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|wdata[6]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift [10]),
	.cin(gnd),
	.combout(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|wdata[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|wdata[6]~feeder .lut_mask = 16'hFF00;
defparam \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|wdata[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y21_N27
cycloneii_lcell_ff \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|wdata[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|wdata[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|wdata[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|wdata [6]));

// Location: LCCOMB_X27_Y21_N28
cycloneii_lcell_comb \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|wdata[7]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|wdata[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|wdata[7]~feeder .lut_mask = 16'hFF00;
defparam \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|wdata[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y21_N29
cycloneii_lcell_ff \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|wdata[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|wdata[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|wdata[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|wdata [7]));

// Location: LCCOMB_X34_Y17_N0
cycloneii_lcell_comb \jtag_uart_0|av_readdata[5]~6 (
// Equation(s):
// \jtag_uart_0|av_readdata[5]~6_combout  = (\jtag_uart_0|read_0~regout  & \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b [5])

	.dataa(\jtag_uart_0|read_0~regout ),
	.datab(vcc),
	.datac(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b [5]),
	.datad(vcc),
	.cin(gnd),
	.combout(\jtag_uart_0|av_readdata[5]~6_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart_0|av_readdata[5]~6 .lut_mask = 16'hA0A0;
defparam \jtag_uart_0|av_readdata[5]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y17_N1
cycloneii_lcell_ff \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\jtag_uart_0|av_readdata[5]~6_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [5]));

// Location: LCCOMB_X34_Y17_N18
cycloneii_lcell_comb \cpu_0|av_ld_byte0_data_nxt[5]~20 (
// Equation(s):
// \cpu_0|av_ld_byte0_data_nxt[5]~20_combout  = (\jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ((\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [5]) # ((\rsp_xbar_demux|src1_valid~combout  & 
// \cpu_0_jtag_debug_module_translator|av_readdata_pre [5])))) # (!\jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & (((\rsp_xbar_demux|src1_valid~combout  & \cpu_0_jtag_debug_module_translator|av_readdata_pre [5]))))

	.dataa(\jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datab(\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [5]),
	.datac(\rsp_xbar_demux|src1_valid~combout ),
	.datad(\cpu_0_jtag_debug_module_translator|av_readdata_pre [5]),
	.cin(gnd),
	.combout(\cpu_0|av_ld_byte0_data_nxt[5]~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|av_ld_byte0_data_nxt[5]~20 .lut_mask = 16'hF888;
defparam \cpu_0|av_ld_byte0_data_nxt[5]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \switch_i_external_connection_export[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\switch_i_external_connection_export~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(switch_i_external_connection_export[5]));
// synopsys translate_off
defparam \switch_i_external_connection_export[5]~I .input_async_reset = "none";
defparam \switch_i_external_connection_export[5]~I .input_power_up = "low";
defparam \switch_i_external_connection_export[5]~I .input_register_mode = "none";
defparam \switch_i_external_connection_export[5]~I .input_sync_reset = "none";
defparam \switch_i_external_connection_export[5]~I .oe_async_reset = "none";
defparam \switch_i_external_connection_export[5]~I .oe_power_up = "low";
defparam \switch_i_external_connection_export[5]~I .oe_register_mode = "none";
defparam \switch_i_external_connection_export[5]~I .oe_sync_reset = "none";
defparam \switch_i_external_connection_export[5]~I .operation_mode = "input";
defparam \switch_i_external_connection_export[5]~I .output_async_reset = "none";
defparam \switch_i_external_connection_export[5]~I .output_power_up = "low";
defparam \switch_i_external_connection_export[5]~I .output_register_mode = "none";
defparam \switch_i_external_connection_export[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N8
cycloneii_lcell_comb \switch_i|read_mux_out[5] (
// Equation(s):
// \switch_i|read_mux_out [5] = (!\cpu_0|W_alu_result [3] & (!\cpu_0|W_alu_result [2] & \switch_i_external_connection_export~combout [5]))

	.dataa(vcc),
	.datab(\cpu_0|W_alu_result [3]),
	.datac(\cpu_0|W_alu_result [2]),
	.datad(\switch_i_external_connection_export~combout [5]),
	.cin(gnd),
	.combout(\switch_i|read_mux_out [5]),
	.cout());
// synopsys translate_off
defparam \switch_i|read_mux_out[5] .lut_mask = 16'h0300;
defparam \switch_i|read_mux_out[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y19_N9
cycloneii_lcell_ff \switch_i|readdata[5] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\switch_i|read_mux_out [5]),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\switch_i|readdata [5]));

// Location: LCFF_X34_Y19_N21
cycloneii_lcell_ff \switch_i_s1_translator|av_readdata_pre[5] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\switch_i|readdata [5]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\switch_i_s1_translator|av_readdata_pre [5]));

// Location: LCFF_X30_Y18_N19
cycloneii_lcell_ff \led_red_o|data_out[5] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|d_writedata [5]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\led_red_o|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\led_red_o|data_out [5]));

// Location: LCCOMB_X35_Y19_N4
cycloneii_lcell_comb \led_red_o|readdata[5] (
// Equation(s):
// \led_red_o|readdata [5] = (!\cpu_0|W_alu_result [2] & (\led_red_o|data_out [5] & !\cpu_0|W_alu_result [3]))

	.dataa(vcc),
	.datab(\cpu_0|W_alu_result [2]),
	.datac(\led_red_o|data_out [5]),
	.datad(\cpu_0|W_alu_result [3]),
	.cin(gnd),
	.combout(\led_red_o|readdata [5]),
	.cout());
// synopsys translate_off
defparam \led_red_o|readdata[5] .lut_mask = 16'h0030;
defparam \led_red_o|readdata[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y19_N5
cycloneii_lcell_ff \led_red_o_s1_translator|av_readdata_pre[5] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\led_red_o|readdata [5]),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\led_red_o_s1_translator|av_readdata_pre [5]));

// Location: LCCOMB_X34_Y19_N20
cycloneii_lcell_comb \cpu_0|av_ld_byte0_data_nxt[5]~19 (
// Equation(s):
// \cpu_0|av_ld_byte0_data_nxt[5]~19_combout  = (\led_red_o_s1_translator|read_latency_shift_reg [0] & ((\led_red_o_s1_translator|av_readdata_pre [5]) # ((\switch_i_s1_translator|read_latency_shift_reg [0] & \switch_i_s1_translator|av_readdata_pre [5])))) # 
// (!\led_red_o_s1_translator|read_latency_shift_reg [0] & (\switch_i_s1_translator|read_latency_shift_reg [0] & (\switch_i_s1_translator|av_readdata_pre [5])))

	.dataa(\led_red_o_s1_translator|read_latency_shift_reg [0]),
	.datab(\switch_i_s1_translator|read_latency_shift_reg [0]),
	.datac(\switch_i_s1_translator|av_readdata_pre [5]),
	.datad(\led_red_o_s1_translator|av_readdata_pre [5]),
	.cin(gnd),
	.combout(\cpu_0|av_ld_byte0_data_nxt[5]~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|av_ld_byte0_data_nxt[5]~19 .lut_mask = 16'hEAC0;
defparam \cpu_0|av_ld_byte0_data_nxt[5]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N24
cycloneii_lcell_comb \cpu_0|av_ld_byte0_data_nxt[5]~21 (
// Equation(s):
// \cpu_0|av_ld_byte0_data_nxt[5]~21_combout  = (\cpu_0|av_ld_byte0_data_nxt[5]~17_combout ) # ((\cpu_0|av_ld_byte0_data_nxt[5]~18_combout ) # ((\cpu_0|av_ld_byte0_data_nxt[5]~20_combout ) # (\cpu_0|av_ld_byte0_data_nxt[5]~19_combout )))

	.dataa(\cpu_0|av_ld_byte0_data_nxt[5]~17_combout ),
	.datab(\cpu_0|av_ld_byte0_data_nxt[5]~18_combout ),
	.datac(\cpu_0|av_ld_byte0_data_nxt[5]~20_combout ),
	.datad(\cpu_0|av_ld_byte0_data_nxt[5]~19_combout ),
	.cin(gnd),
	.combout(\cpu_0|av_ld_byte0_data_nxt[5]~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|av_ld_byte0_data_nxt[5]~21 .lut_mask = 16'hFFFE;
defparam \cpu_0|av_ld_byte0_data_nxt[5]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N18
cycloneii_lcell_comb \cpu_0|av_ld_byte0_data_nxt[5]~33 (
// Equation(s):
// \cpu_0|av_ld_byte0_data_nxt[5]~33_combout  = (\cpu_0|av_ld_rshift8~0_combout  & ((\cpu_0|av_ld_aligning_data~regout  & (\cpu_0|av_ld_byte1_data [5])) # (!\cpu_0|av_ld_aligning_data~regout  & ((\cpu_0|av_ld_byte0_data_nxt[5]~21_combout ))))) # 
// (!\cpu_0|av_ld_rshift8~0_combout  & (((\cpu_0|av_ld_byte0_data_nxt[5]~21_combout ))))

	.dataa(\cpu_0|av_ld_rshift8~0_combout ),
	.datab(\cpu_0|av_ld_byte1_data [5]),
	.datac(\cpu_0|av_ld_byte0_data_nxt[5]~21_combout ),
	.datad(\cpu_0|av_ld_aligning_data~regout ),
	.cin(gnd),
	.combout(\cpu_0|av_ld_byte0_data_nxt[5]~33_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|av_ld_byte0_data_nxt[5]~33 .lut_mask = 16'hD8F0;
defparam \cpu_0|av_ld_byte0_data_nxt[5]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y19_N19
cycloneii_lcell_ff \cpu_0|av_ld_byte0_data[5] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|av_ld_byte0_data_nxt[5]~33_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|av_ld_byte0_data[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|av_ld_byte0_data [5]));

// Location: LCCOMB_X38_Y19_N8
cycloneii_lcell_comb \cpu_0|W_rf_wr_data[5]~9 (
// Equation(s):
// \cpu_0|W_rf_wr_data[5]~9_combout  = (\cpu_0|R_ctrl_ld~regout  & (((\cpu_0|av_ld_byte0_data [5])))) # (!\cpu_0|R_ctrl_ld~regout  & (\cpu_0|W_alu_result [5] & (!\cpu_0|E_alu_result~22_combout )))

	.dataa(\cpu_0|R_ctrl_ld~regout ),
	.datab(\cpu_0|W_alu_result [5]),
	.datac(\cpu_0|E_alu_result~22_combout ),
	.datad(\cpu_0|av_ld_byte0_data [5]),
	.cin(gnd),
	.combout(\cpu_0|W_rf_wr_data[5]~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|W_rf_wr_data[5]~9 .lut_mask = 16'hAE04;
defparam \cpu_0|W_rf_wr_data[5]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y18_N19
cycloneii_lcell_ff \cpu_0|d_writedata[2] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [2]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|d_writedata [2]));

// Location: LCFF_X27_Y19_N29
cycloneii_lcell_ff \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rdata[0] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b [0]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|r_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rdata [0]));

// Location: LCCOMB_X27_Y19_N24
cycloneii_lcell_comb \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~13 (
	.dataa(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rdata [2]),
	.datab(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count [9]),
	.datac(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~11_combout ),
	.datad(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift [5]),
	.cin(gnd),
	.combout(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~13_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~13 .lut_mask = 16'hE020;
defparam \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y19_N25
cycloneii_lcell_ff \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~13_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift [4]));

// Location: LCCOMB_X29_Y19_N26
cycloneii_lcell_comb \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~12 (
	.dataa(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rdata [1]),
	.datab(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~11_combout ),
	.datac(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count [9]),
	.datad(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift [4]),
	.cin(gnd),
	.combout(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~12_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~12 .lut_mask = 16'hC808;
defparam \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y19_N27
cycloneii_lcell_ff \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~12_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift [3]));

// Location: LCCOMB_X27_Y19_N28
cycloneii_lcell_comb \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~9 (
	.dataa(vcc),
	.datab(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count [9]),
	.datac(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rdata [0]),
	.datad(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift [3]),
	.cin(gnd),
	.combout(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~9_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~9 .lut_mask = 16'hFC30;
defparam \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N30
cycloneii_lcell_comb \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~10 (
	.dataa(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~6_combout ),
	.datab(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~9_combout ),
	.datac(\auto_hub|irf_reg[2][0]~regout ),
	.datad(\auto_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~10_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~10 .lut_mask = 16'hC8F0;
defparam \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y19_N31
cycloneii_lcell_ff \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~10_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift [2]));

// Location: LCCOMB_X28_Y19_N2
cycloneii_lcell_comb \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~5 (
	.dataa(vcc),
	.datab(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|write_stalled~regout ),
	.datac(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count [9]),
	.datad(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift [2]),
	.cin(gnd),
	.combout(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~5_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~5 .lut_mask = 16'hFC0C;
defparam \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N16
cycloneii_lcell_comb \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~7 (
	.dataa(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~6_combout ),
	.datab(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~5_combout ),
	.datac(\auto_hub|irf_reg[2][0]~regout ),
	.datad(\auto_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~7_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~7 .lut_mask = 16'hC8F0;
defparam \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y19_N17
cycloneii_lcell_ff \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~7_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift [1]));

// Location: LCCOMB_X29_Y15_N0
cycloneii_lcell_comb \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~0 (
	.dataa(vcc),
	.datab(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count [9]),
	.datac(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|rvalid~regout ),
	.datad(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift [1]),
	.cin(gnd),
	.combout(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~0_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~0 .lut_mask = 16'hFC30;
defparam \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N8
cycloneii_lcell_comb \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~3 (
	.dataa(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|state~regout ),
	.datab(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~2_combout ),
	.datac(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~regout ),
	.datad(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~0_combout ),
	.cin(gnd),
	.combout(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~3_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~3 .lut_mask = 16'hF7C4;
defparam \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y19_N9
cycloneii_lcell_ff \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~3_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|clr_reg~clkctrl_outclk ),
	.sclr(!\auto_hub|shadow_jsm|state [4]),
	.sload(gnd),
	.ena(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift [0]));

// Location: LCCOMB_X30_Y22_N20
cycloneii_lcell_comb \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0 (
	.dataa(\auto_hub|shadow_jsm|state [4]),
	.datab(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count [0]),
	.datac(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|state~regout ),
	.datad(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|jupdate~0_combout ),
	.cin(gnd),
	.combout(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0 .lut_mask = 16'h8000;
defparam \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N8
cycloneii_lcell_comb \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~1 (
	.dataa(vcc),
	.datab(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift [0]),
	.datac(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~regout ),
	.datad(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0_combout ),
	.cin(gnd),
	.combout(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~1_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~1 .lut_mask = 16'hCCF0;
defparam \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y21_N9
cycloneii_lcell_ff \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~1_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~regout ));

// Location: LCCOMB_X28_Y19_N20
cycloneii_lcell_comb \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~6 (
	.dataa(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift [9]),
	.datab(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|count [1]),
	.datac(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|state~regout ),
	.datad(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~regout ),
	.cin(gnd),
	.combout(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~6_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~6 .lut_mask = 16'hBF3F;
defparam \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N18
cycloneii_lcell_comb \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~15 (
	.dataa(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~14_combout ),
	.datab(\auto_hub|irf_reg[2][0]~regout ),
	.datac(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~6_combout ),
	.datad(\auto_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~15_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~15 .lut_mask = 16'hA8CC;
defparam \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y19_N19
cycloneii_lcell_ff \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift~15_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift [5]));

// Location: LCFF_X28_Y18_N29
cycloneii_lcell_ff \jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|wdata[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift [5]),
	.aclr(\auto_hub|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|wdata[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\jtag_uart_0|experiment2_jtag_uart_0_alt_jtag_atlantic|wdata [1]));

// Location: LCCOMB_X29_Y18_N26
cycloneii_lcell_comb \jtag_uart_0|av_readdata[4]~5 (
// Equation(s):
// \jtag_uart_0|av_readdata[4]~5_combout  = (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b [4] & \jtag_uart_0|read_0~regout )

	.dataa(vcc),
	.datab(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b [4]),
	.datac(\jtag_uart_0|read_0~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\jtag_uart_0|av_readdata[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart_0|av_readdata[4]~5 .lut_mask = 16'hC0C0;
defparam \jtag_uart_0|av_readdata[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y18_N27
cycloneii_lcell_ff \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\jtag_uart_0|av_readdata[4]~5_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [4]));

// Location: LCCOMB_X40_Y17_N4
cycloneii_lcell_comb \cpu_0|av_ld_byte0_data_nxt[4]~15 (
// Equation(s):
// \cpu_0|av_ld_byte0_data_nxt[4]~15_combout  = (\jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ((\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [4]) # ((\rsp_xbar_demux|src1_valid~combout  & 
// \cpu_0_jtag_debug_module_translator|av_readdata_pre [4])))) # (!\jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & (((\rsp_xbar_demux|src1_valid~combout  & \cpu_0_jtag_debug_module_translator|av_readdata_pre [4]))))

	.dataa(\jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datab(\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [4]),
	.datac(\rsp_xbar_demux|src1_valid~combout ),
	.datad(\cpu_0_jtag_debug_module_translator|av_readdata_pre [4]),
	.cin(gnd),
	.combout(\cpu_0|av_ld_byte0_data_nxt[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|av_ld_byte0_data_nxt[4]~15 .lut_mask = 16'hF888;
defparam \cpu_0|av_ld_byte0_data_nxt[4]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \switch_i_external_connection_export[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\switch_i_external_connection_export~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(switch_i_external_connection_export[4]));
// synopsys translate_off
defparam \switch_i_external_connection_export[4]~I .input_async_reset = "none";
defparam \switch_i_external_connection_export[4]~I .input_power_up = "low";
defparam \switch_i_external_connection_export[4]~I .input_register_mode = "none";
defparam \switch_i_external_connection_export[4]~I .input_sync_reset = "none";
defparam \switch_i_external_connection_export[4]~I .oe_async_reset = "none";
defparam \switch_i_external_connection_export[4]~I .oe_power_up = "low";
defparam \switch_i_external_connection_export[4]~I .oe_register_mode = "none";
defparam \switch_i_external_connection_export[4]~I .oe_sync_reset = "none";
defparam \switch_i_external_connection_export[4]~I .operation_mode = "input";
defparam \switch_i_external_connection_export[4]~I .output_async_reset = "none";
defparam \switch_i_external_connection_export[4]~I .output_power_up = "low";
defparam \switch_i_external_connection_export[4]~I .output_register_mode = "none";
defparam \switch_i_external_connection_export[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N14
cycloneii_lcell_comb \switch_i|read_mux_out[4] (
// Equation(s):
// \switch_i|read_mux_out [4] = (!\cpu_0|W_alu_result [2] & (\switch_i_external_connection_export~combout [4] & !\cpu_0|W_alu_result [3]))

	.dataa(vcc),
	.datab(\cpu_0|W_alu_result [2]),
	.datac(\switch_i_external_connection_export~combout [4]),
	.datad(\cpu_0|W_alu_result [3]),
	.cin(gnd),
	.combout(\switch_i|read_mux_out [4]),
	.cout());
// synopsys translate_off
defparam \switch_i|read_mux_out[4] .lut_mask = 16'h0030;
defparam \switch_i|read_mux_out[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y19_N15
cycloneii_lcell_ff \switch_i|readdata[4] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\switch_i|read_mux_out [4]),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\switch_i|readdata [4]));

// Location: LCFF_X35_Y19_N29
cycloneii_lcell_ff \switch_i_s1_translator|av_readdata_pre[4] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\switch_i|readdata [4]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\switch_i_s1_translator|av_readdata_pre [4]));

// Location: LCCOMB_X35_Y19_N12
cycloneii_lcell_comb \led_red_o|readdata[4] (
// Equation(s):
// \led_red_o|readdata [4] = (\led_red_o|data_out [4] & (!\cpu_0|W_alu_result [2] & !\cpu_0|W_alu_result [3]))

	.dataa(\led_red_o|data_out [4]),
	.datab(\cpu_0|W_alu_result [2]),
	.datac(vcc),
	.datad(\cpu_0|W_alu_result [3]),
	.cin(gnd),
	.combout(\led_red_o|readdata [4]),
	.cout());
// synopsys translate_off
defparam \led_red_o|readdata[4] .lut_mask = 16'h0022;
defparam \led_red_o|readdata[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y19_N13
cycloneii_lcell_ff \led_red_o_s1_translator|av_readdata_pre[4] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\led_red_o|readdata [4]),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\led_red_o_s1_translator|av_readdata_pre [4]));

// Location: LCCOMB_X35_Y19_N28
cycloneii_lcell_comb \cpu_0|av_ld_byte0_data_nxt[4]~14 (
// Equation(s):
// \cpu_0|av_ld_byte0_data_nxt[4]~14_combout  = (\led_red_o_s1_translator|read_latency_shift_reg [0] & ((\led_red_o_s1_translator|av_readdata_pre [4]) # ((\switch_i_s1_translator|read_latency_shift_reg [0] & \switch_i_s1_translator|av_readdata_pre [4])))) # 
// (!\led_red_o_s1_translator|read_latency_shift_reg [0] & (\switch_i_s1_translator|read_latency_shift_reg [0] & (\switch_i_s1_translator|av_readdata_pre [4])))

	.dataa(\led_red_o_s1_translator|read_latency_shift_reg [0]),
	.datab(\switch_i_s1_translator|read_latency_shift_reg [0]),
	.datac(\switch_i_s1_translator|av_readdata_pre [4]),
	.datad(\led_red_o_s1_translator|av_readdata_pre [4]),
	.cin(gnd),
	.combout(\cpu_0|av_ld_byte0_data_nxt[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|av_ld_byte0_data_nxt[4]~14 .lut_mask = 16'hEAC0;
defparam \cpu_0|av_ld_byte0_data_nxt[4]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y17_N1
cycloneii_lcell_ff \led_green_o|data_out[4] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|d_writedata [4]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\led_green_o|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\led_green_o|data_out [4]));

// Location: LCCOMB_X30_Y19_N0
cycloneii_lcell_comb \led_green_o|readdata[4] (
// Equation(s):
// \led_green_o|readdata [4] = (!\cpu_0|W_alu_result [2] & (\led_green_o|data_out [4] & !\cpu_0|W_alu_result [3]))

	.dataa(\cpu_0|W_alu_result [2]),
	.datab(\led_green_o|data_out [4]),
	.datac(vcc),
	.datad(\cpu_0|W_alu_result [3]),
	.cin(gnd),
	.combout(\led_green_o|readdata [4]),
	.cout());
// synopsys translate_off
defparam \led_green_o|readdata[4] .lut_mask = 16'h0044;
defparam \led_green_o|readdata[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y19_N1
cycloneii_lcell_ff \led_green_o_s1_translator|av_readdata_pre[4] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\led_green_o|readdata [4]),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\led_green_o_s1_translator|av_readdata_pre [4]));

// Location: LCCOMB_X30_Y19_N14
cycloneii_lcell_comb \custom_counter_component_0|Selector27~0 (
// Equation(s):
// \custom_counter_component_0|Selector27~0_combout  = (\cpu_0|W_alu_result [2] & (((\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_a [4])))) # (!\cpu_0|W_alu_result [2] & ((\cpu_0|W_alu_result [3] & 
// (\custom_counter_component_0|custom_counter_unit_inst|length [4])) # (!\cpu_0|W_alu_result [3] & ((\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_a [4])))))

	.dataa(\custom_counter_component_0|custom_counter_unit_inst|length [4]),
	.datab(\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_a [4]),
	.datac(\cpu_0|W_alu_result [2]),
	.datad(\cpu_0|W_alu_result [3]),
	.cin(gnd),
	.combout(\custom_counter_component_0|Selector27~0_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|Selector27~0 .lut_mask = 16'hCACC;
defparam \custom_counter_component_0|Selector27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y19_N15
cycloneii_lcell_ff \custom_counter_component_0|readdata[4] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\custom_counter_component_0|Selector27~0_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\custom_counter_component_0|readdata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|readdata [4]));

// Location: LCFF_X30_Y19_N25
cycloneii_lcell_ff \custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre[4] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\custom_counter_component_0|readdata [4]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre [4]));

// Location: LCCOMB_X30_Y19_N24
cycloneii_lcell_comb \cpu_0|av_ld_byte0_data_nxt[4]~13 (
// Equation(s):
// \cpu_0|av_ld_byte0_data_nxt[4]~13_combout  = (\led_green_o_s1_translator|read_latency_shift_reg [0] & ((\led_green_o_s1_translator|av_readdata_pre [4]) # ((\custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre [4] & 
// \custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg [0])))) # (!\led_green_o_s1_translator|read_latency_shift_reg [0] & (((\custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre [4] & 
// \custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg [0]))))

	.dataa(\led_green_o_s1_translator|read_latency_shift_reg [0]),
	.datab(\led_green_o_s1_translator|av_readdata_pre [4]),
	.datac(\custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre [4]),
	.datad(\custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\cpu_0|av_ld_byte0_data_nxt[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|av_ld_byte0_data_nxt[4]~13 .lut_mask = 16'hF888;
defparam \cpu_0|av_ld_byte0_data_nxt[4]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N30
cycloneii_lcell_comb \cpu_0|av_ld_byte0_data_nxt[4]~16 (
// Equation(s):
// \cpu_0|av_ld_byte0_data_nxt[4]~16_combout  = (\cpu_0|av_ld_byte0_data_nxt[4]~12_combout ) # ((\cpu_0|av_ld_byte0_data_nxt[4]~15_combout ) # ((\cpu_0|av_ld_byte0_data_nxt[4]~14_combout ) # (\cpu_0|av_ld_byte0_data_nxt[4]~13_combout )))

	.dataa(\cpu_0|av_ld_byte0_data_nxt[4]~12_combout ),
	.datab(\cpu_0|av_ld_byte0_data_nxt[4]~15_combout ),
	.datac(\cpu_0|av_ld_byte0_data_nxt[4]~14_combout ),
	.datad(\cpu_0|av_ld_byte0_data_nxt[4]~13_combout ),
	.cin(gnd),
	.combout(\cpu_0|av_ld_byte0_data_nxt[4]~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|av_ld_byte0_data_nxt[4]~16 .lut_mask = 16'hFFFE;
defparam \cpu_0|av_ld_byte0_data_nxt[4]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N16
cycloneii_lcell_comb \cpu_0|av_ld_byte0_data_nxt[4]~32 (
// Equation(s):
// \cpu_0|av_ld_byte0_data_nxt[4]~32_combout  = (\cpu_0|av_ld_rshift8~0_combout  & ((\cpu_0|av_ld_aligning_data~regout  & ((\cpu_0|av_ld_byte1_data [4]))) # (!\cpu_0|av_ld_aligning_data~regout  & (\cpu_0|av_ld_byte0_data_nxt[4]~16_combout )))) # 
// (!\cpu_0|av_ld_rshift8~0_combout  & (\cpu_0|av_ld_byte0_data_nxt[4]~16_combout ))

	.dataa(\cpu_0|av_ld_rshift8~0_combout ),
	.datab(\cpu_0|av_ld_byte0_data_nxt[4]~16_combout ),
	.datac(\cpu_0|av_ld_byte1_data [4]),
	.datad(\cpu_0|av_ld_aligning_data~regout ),
	.cin(gnd),
	.combout(\cpu_0|av_ld_byte0_data_nxt[4]~32_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|av_ld_byte0_data_nxt[4]~32 .lut_mask = 16'hE4CC;
defparam \cpu_0|av_ld_byte0_data_nxt[4]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y19_N17
cycloneii_lcell_ff \cpu_0|av_ld_byte0_data[4] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|av_ld_byte0_data_nxt[4]~32_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|av_ld_byte0_data[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|av_ld_byte0_data [4]));

// Location: LCCOMB_X38_Y19_N6
cycloneii_lcell_comb \cpu_0|W_rf_wr_data[4]~8 (
// Equation(s):
// \cpu_0|W_rf_wr_data[4]~8_combout  = (\cpu_0|R_ctrl_ld~regout  & (((\cpu_0|av_ld_byte0_data [4])))) # (!\cpu_0|R_ctrl_ld~regout  & (\cpu_0|W_alu_result [4] & (!\cpu_0|E_alu_result~22_combout )))

	.dataa(\cpu_0|R_ctrl_ld~regout ),
	.datab(\cpu_0|W_alu_result [4]),
	.datac(\cpu_0|E_alu_result~22_combout ),
	.datad(\cpu_0|av_ld_byte0_data [4]),
	.cin(gnd),
	.combout(\cpu_0|W_rf_wr_data[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|W_rf_wr_data[4]~8 .lut_mask = 16'hAE04;
defparam \cpu_0|W_rf_wr_data[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y20_N31
cycloneii_lcell_ff \cpu_0|d_writedata[3] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [3]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|d_writedata [3]));

// Location: LCFF_X30_Y18_N23
cycloneii_lcell_ff \led_red_o|data_out[3] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|d_writedata [3]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\led_red_o|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\led_red_o|data_out [3]));

// Location: LCCOMB_X33_Y18_N2
cycloneii_lcell_comb \led_red_o|readdata[3] (
// Equation(s):
// \led_red_o|readdata [3] = (!\cpu_0|W_alu_result [3] & (\led_red_o|data_out [3] & !\cpu_0|W_alu_result [2]))

	.dataa(vcc),
	.datab(\cpu_0|W_alu_result [3]),
	.datac(\led_red_o|data_out [3]),
	.datad(\cpu_0|W_alu_result [2]),
	.cin(gnd),
	.combout(\led_red_o|readdata [3]),
	.cout());
// synopsys translate_off
defparam \led_red_o|readdata[3] .lut_mask = 16'h0030;
defparam \led_red_o|readdata[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y18_N3
cycloneii_lcell_ff \led_red_o_s1_translator|av_readdata_pre[3] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\led_red_o|readdata [3]),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\led_red_o_s1_translator|av_readdata_pre [3]));

// Location: LCCOMB_X33_Y18_N16
cycloneii_lcell_comb \rsp_xbar_mux_001|src_data[3]~13 (
// Equation(s):
// \rsp_xbar_mux_001|src_data[3]~13_combout  = (\led_red_o_s1_translator|read_latency_shift_reg [0] & ((\led_red_o_s1_translator|av_readdata_pre [3]) # ((\push_button_i_s1_translator|read_latency_shift_reg [0] & \push_button_i_s1_translator|av_readdata_pre 
// [3])))) # (!\led_red_o_s1_translator|read_latency_shift_reg [0] & (\push_button_i_s1_translator|read_latency_shift_reg [0] & (\push_button_i_s1_translator|av_readdata_pre [3])))

	.dataa(\led_red_o_s1_translator|read_latency_shift_reg [0]),
	.datab(\push_button_i_s1_translator|read_latency_shift_reg [0]),
	.datac(\push_button_i_s1_translator|av_readdata_pre [3]),
	.datad(\led_red_o_s1_translator|av_readdata_pre [3]),
	.cin(gnd),
	.combout(\rsp_xbar_mux_001|src_data[3]~13_combout ),
	.cout());
// synopsys translate_off
defparam \rsp_xbar_mux_001|src_data[3]~13 .lut_mask = 16'hEAC0;
defparam \rsp_xbar_mux_001|src_data[3]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y20_N13
cycloneii_lcell_ff \custom_counter_component_0|custom_counter_unit_inst|length[3] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\custom_counter_component_0|custom_counter_unit_inst|length[3]~20_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\custom_counter_component_0|custom_counter_unit_inst|length[0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|custom_counter_unit_inst|length [3]));

// Location: LCCOMB_X30_Y19_N10
cycloneii_lcell_comb \custom_counter_component_0|Selector28~0 (
// Equation(s):
// \custom_counter_component_0|Selector28~0_combout  = (\cpu_0|W_alu_result [2] & (((\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_a [3])))) # (!\cpu_0|W_alu_result [2] & ((\cpu_0|W_alu_result [3] & 
// (\custom_counter_component_0|custom_counter_unit_inst|length [3])) # (!\cpu_0|W_alu_result [3] & ((\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_a [3])))))

	.dataa(\cpu_0|W_alu_result [2]),
	.datab(\custom_counter_component_0|custom_counter_unit_inst|length [3]),
	.datac(\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_a [3]),
	.datad(\cpu_0|W_alu_result [3]),
	.cin(gnd),
	.combout(\custom_counter_component_0|Selector28~0_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|Selector28~0 .lut_mask = 16'hE4F0;
defparam \custom_counter_component_0|Selector28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y19_N11
cycloneii_lcell_ff \custom_counter_component_0|readdata[3] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\custom_counter_component_0|Selector28~0_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\custom_counter_component_0|readdata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|readdata [3]));

// Location: LCFF_X33_Y18_N19
cycloneii_lcell_ff \custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre[3] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\custom_counter_component_0|readdata [3]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre [3]));

// Location: LCFF_X30_Y17_N7
cycloneii_lcell_ff \led_green_o|data_out[3] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|d_writedata [3]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\led_green_o|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\led_green_o|data_out [3]));

// Location: LCCOMB_X33_Y18_N30
cycloneii_lcell_comb \led_green_o|readdata[3] (
// Equation(s):
// \led_green_o|readdata [3] = (!\cpu_0|W_alu_result [3] & (\led_green_o|data_out [3] & !\cpu_0|W_alu_result [2]))

	.dataa(vcc),
	.datab(\cpu_0|W_alu_result [3]),
	.datac(\led_green_o|data_out [3]),
	.datad(\cpu_0|W_alu_result [2]),
	.cin(gnd),
	.combout(\led_green_o|readdata [3]),
	.cout());
// synopsys translate_off
defparam \led_green_o|readdata[3] .lut_mask = 16'h0030;
defparam \led_green_o|readdata[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y18_N31
cycloneii_lcell_ff \led_green_o_s1_translator|av_readdata_pre[3] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\led_green_o|readdata [3]),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\led_green_o_s1_translator|av_readdata_pre [3]));

// Location: LCCOMB_X33_Y18_N18
cycloneii_lcell_comb \rsp_xbar_mux_001|src_data[3]~12 (
// Equation(s):
// \rsp_xbar_mux_001|src_data[3]~12_combout  = (\custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg [0] & ((\custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre [3]) # 
// ((\led_green_o_s1_translator|read_latency_shift_reg [0] & \led_green_o_s1_translator|av_readdata_pre [3])))) # (!\custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg [0] & (\led_green_o_s1_translator|read_latency_shift_reg [0] & 
// ((\led_green_o_s1_translator|av_readdata_pre [3]))))

	.dataa(\custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg [0]),
	.datab(\led_green_o_s1_translator|read_latency_shift_reg [0]),
	.datac(\custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre [3]),
	.datad(\led_green_o_s1_translator|av_readdata_pre [3]),
	.cin(gnd),
	.combout(\rsp_xbar_mux_001|src_data[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \rsp_xbar_mux_001|src_data[3]~12 .lut_mask = 16'hECA0;
defparam \rsp_xbar_mux_001|src_data[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N12
cycloneii_lcell_comb \rsp_xbar_mux_001|src_data[3]~15 (
// Equation(s):
// \rsp_xbar_mux_001|src_data[3]~15_combout  = (\rsp_xbar_mux_001|src_data[3]~14_combout ) # ((\rsp_xbar_mux_001|src_payload~7_combout ) # ((\rsp_xbar_mux_001|src_data[3]~13_combout ) # (\rsp_xbar_mux_001|src_data[3]~12_combout )))

	.dataa(\rsp_xbar_mux_001|src_data[3]~14_combout ),
	.datab(\rsp_xbar_mux_001|src_payload~7_combout ),
	.datac(\rsp_xbar_mux_001|src_data[3]~13_combout ),
	.datad(\rsp_xbar_mux_001|src_data[3]~12_combout ),
	.cin(gnd),
	.combout(\rsp_xbar_mux_001|src_data[3]~15_combout ),
	.cout());
// synopsys translate_off
defparam \rsp_xbar_mux_001|src_data[3]~15 .lut_mask = 16'hFFFE;
defparam \rsp_xbar_mux_001|src_data[3]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N18
cycloneii_lcell_comb \cpu_0|av_ld_byte0_data_nxt[3]~11 (
// Equation(s):
// \cpu_0|av_ld_byte0_data_nxt[3]~11_combout  = (\cpu_0|av_ld_rshift8~1_combout  & ((\rsp_xbar_mux_001|src_payload~6_combout ) # ((\rsp_xbar_mux_001|src_data[3]~15_combout )))) # (!\cpu_0|av_ld_rshift8~1_combout  & (((\cpu_0|av_ld_byte1_data [3]))))

	.dataa(\rsp_xbar_mux_001|src_payload~6_combout ),
	.datab(\cpu_0|av_ld_rshift8~1_combout ),
	.datac(\rsp_xbar_mux_001|src_data[3]~15_combout ),
	.datad(\cpu_0|av_ld_byte1_data [3]),
	.cin(gnd),
	.combout(\cpu_0|av_ld_byte0_data_nxt[3]~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|av_ld_byte0_data_nxt[3]~11 .lut_mask = 16'hFBC8;
defparam \cpu_0|av_ld_byte0_data_nxt[3]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y19_N19
cycloneii_lcell_ff \cpu_0|av_ld_byte0_data[3] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|av_ld_byte0_data_nxt[3]~11_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|av_ld_byte0_data[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|av_ld_byte0_data [3]));

// Location: LCCOMB_X38_Y19_N12
cycloneii_lcell_comb \cpu_0|W_rf_wr_data[3]~7 (
// Equation(s):
// \cpu_0|W_rf_wr_data[3]~7_combout  = (\cpu_0|R_ctrl_ld~regout  & (((\cpu_0|av_ld_byte0_data [3])))) # (!\cpu_0|R_ctrl_ld~regout  & (\cpu_0|W_alu_result [3] & ((!\cpu_0|E_alu_result~22_combout ))))

	.dataa(\cpu_0|W_alu_result [3]),
	.datab(\cpu_0|av_ld_byte0_data [3]),
	.datac(\cpu_0|E_alu_result~22_combout ),
	.datad(\cpu_0|R_ctrl_ld~regout ),
	.cin(gnd),
	.combout(\cpu_0|W_rf_wr_data[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|W_rf_wr_data[3]~7 .lut_mask = 16'hCC0A;
defparam \cpu_0|W_rf_wr_data[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y19_N0
cycloneii_lcell_comb \cpu_0|R_src1[1]~28 (
// Equation(s):
// \cpu_0|R_src1[1]~28_combout  = (!\cpu_0|R_src1~27_combout  & (\cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b [1] & ((!\cpu_0|R_ctrl_jmp_direct~regout ) # (!\cpu_0|E_valid~regout ))))

	.dataa(\cpu_0|E_valid~regout ),
	.datab(\cpu_0|R_src1~27_combout ),
	.datac(\cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b [1]),
	.datad(\cpu_0|R_ctrl_jmp_direct~regout ),
	.cin(gnd),
	.combout(\cpu_0|R_src1[1]~28_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|R_src1[1]~28 .lut_mask = 16'h1030;
defparam \cpu_0|R_src1[1]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y19_N1
cycloneii_lcell_ff \cpu_0|E_src1[1] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|R_src1[1]~28_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|E_src1 [1]));

// Location: LCCOMB_X40_Y20_N20
cycloneii_lcell_comb \cpu_0|E_arith_result[1]~6 (
// Equation(s):
// \cpu_0|E_arith_result[1]~6_combout  = (\cpu_0|E_alu_sub~regout  & (\cpu_0|Add1~2_combout )) # (!\cpu_0|E_alu_sub~regout  & ((\cpu_0|Add2~2_combout )))

	.dataa(vcc),
	.datab(\cpu_0|Add1~2_combout ),
	.datac(\cpu_0|Add2~2_combout ),
	.datad(\cpu_0|E_alu_sub~regout ),
	.cin(gnd),
	.combout(\cpu_0|E_arith_result[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_arith_result[1]~6 .lut_mask = 16'hCCF0;
defparam \cpu_0|E_arith_result[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N8
cycloneii_lcell_comb \cpu_0|E_arith_result[0]~5 (
// Equation(s):
// \cpu_0|E_arith_result[0]~5_combout  = (\cpu_0|E_alu_sub~regout  & ((\cpu_0|Add1~0_combout ))) # (!\cpu_0|E_alu_sub~regout  & (\cpu_0|Add2~0_combout ))

	.dataa(vcc),
	.datab(\cpu_0|Add2~0_combout ),
	.datac(\cpu_0|Add1~0_combout ),
	.datad(\cpu_0|E_alu_sub~regout ),
	.cin(gnd),
	.combout(\cpu_0|E_arith_result[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_arith_result[0]~5 .lut_mask = 16'hF0CC;
defparam \cpu_0|E_arith_result[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y16_N12
cycloneii_lcell_comb \cpu_0|E_mem_byte_en[1]~6 (
// Equation(s):
// \cpu_0|E_mem_byte_en[1]~6_combout  = (\cpu_0|D_iw [4]) # ((!\cpu_0|E_arith_result[1]~6_combout  & ((\cpu_0|D_iw [3]) # (\cpu_0|E_arith_result[0]~5_combout ))))

	.dataa(\cpu_0|D_iw [4]),
	.datab(\cpu_0|D_iw [3]),
	.datac(\cpu_0|E_arith_result[1]~6_combout ),
	.datad(\cpu_0|E_arith_result[0]~5_combout ),
	.cin(gnd),
	.combout(\cpu_0|E_mem_byte_en[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_mem_byte_en[1]~6 .lut_mask = 16'hAFAE;
defparam \cpu_0|E_mem_byte_en[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y16_N13
cycloneii_lcell_ff \cpu_0|d_byteenable[1] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|E_mem_byte_en[1]~6_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|d_byteenable [1]));

// Location: LCCOMB_X45_Y16_N4
cycloneii_lcell_comb \cmd_xbar_mux|src_data[33] (
// Equation(s):
// \cmd_xbar_mux|src_data [33] = (\cmd_xbar_mux|saved_grant [0]) # ((\cmd_xbar_mux|saved_grant [1] & \cpu_0|d_byteenable [1]))

	.dataa(\cmd_xbar_mux|saved_grant [1]),
	.datab(vcc),
	.datac(\cmd_xbar_mux|saved_grant [0]),
	.datad(\cpu_0|d_byteenable [1]),
	.cin(gnd),
	.combout(\cmd_xbar_mux|src_data [33]),
	.cout());
// synopsys translate_off
defparam \cmd_xbar_mux|src_data[33] .lut_mask = 16'hFAF0;
defparam \cmd_xbar_mux|src_data[33] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y20_N18
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~30 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~30_combout  = 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout  & 
// (((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [30])))) # 
// (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout  & (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg 
// [10] & (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [27])))

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg [10]),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.datac(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [27]),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [30]),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~30 .lut_mask = 16'hDC10;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y20_N19
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[27] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~30_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg [27]));

// Location: LCCOMB_X49_Y22_N26
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~11 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~11_combout  = (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [27] & 
// ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [37]) # 
// ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [36]) # 
// (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ))))

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [37]),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [27]),
	.datac(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [36]),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~11 .lut_mask = 16'hCC8C;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y22_N27
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg[27] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg [27]));

// Location: LCCOMB_X50_Y20_N8
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~43 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~43_combout  = (\auto_hub|irf_reg[1][1]~regout  & 
// ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg [27]))) # (!\auto_hub|irf_reg[1][1]~regout  & (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg [27]))

	.dataa(vcc),
	.datab(\auto_hub|irf_reg[1][1]~regout ),
	.datac(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg [27]),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg [27]),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~43_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~43 .lut_mask = 16'hFC30;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y21_N6
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~44 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~44_combout  = 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [29] & 
// (((!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~19_combout  & 
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~43_combout )) # 
// (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ))) # 
// (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [29] & 
// (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~19_combout  & 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~43_combout )))

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [29]),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~19_combout ),
	.datac(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~43_combout ),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~44_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~44 .lut_mask = 16'h30BA;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y21_N7
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[28] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~44_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[18]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [28]));

// Location: LCCOMB_X48_Y21_N18
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[28]~feeder (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[28]~feeder_combout  = 
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [28]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [28]),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[28]~feeder .lut_mask = 16'hFF00;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y21_N19
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[28] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[28]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [28]));

// Location: LCFF_X51_Y20_N7
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[4] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg[4]~13_combout ),
	.sdata(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [28]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout ),
	.ena(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg [4]));

// Location: LCCOMB_X51_Y22_N2
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|Equal0~0 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|Equal0~0_combout  = (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg [2] & 
// (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg [3] & !\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg [4]))

	.dataa(vcc),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg [2]),
	.datac(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg [3]),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg [4]),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|Equal0~0 .lut_mask = 16'h000C;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y22_N16
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[0]~0 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[0]~0_combout  = (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg [10] & 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|Equal0~0_combout )) # (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg [10] & 
// ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [0])))

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg [10]),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|Equal0~0_combout ),
	.datac(vcc),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [0]),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[0]~0 .lut_mask = 16'hDD88;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y21_N12
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~14 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~14_combout  = (\auto_hub|irf_reg[1][1]~regout  & 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg [1])) # (!\auto_hub|irf_reg[1][1]~regout  & ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg [1])))

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg [1]),
	.datab(vcc),
	.datac(\auto_hub|irf_reg[1][1]~regout ),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg [1]),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~14 .lut_mask = 16'hAFA0;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y20_N12
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~15 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~15_combout  = 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout  & (((!\auto_hub|irf_reg[1][0]~regout  & 
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~14_combout )))) # 
// (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout  & 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [3]))

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [3]),
	.datab(\auto_hub|irf_reg[1][0]~regout ),
	.datac(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~14_combout ),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~15 .lut_mask = 16'h3A0A;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y20_N13
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[2]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [2]));

// Location: LCCOMB_X47_Y22_N26
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[2]~feeder (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[2]~feeder_combout  = 
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[2]~feeder .lut_mask = 16'hF0F0;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y22_N27
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[2] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [2]));

// Location: LCCOMB_X49_Y22_N8
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~2 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~2_combout  = (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [2] & 
// ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [36]) # 
// ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [37]) # 
// (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ))))

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [36]),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [2]),
	.datac(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [37]),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~2 .lut_mask = 16'hCC8C;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y22_N9
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg[2] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg [2]));

// Location: LCCOMB_X51_Y22_N20
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~16 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~16_combout  = (\auto_hub|irf_reg[1][1]~regout  & 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg [2])) # (!\auto_hub|irf_reg[1][1]~regout  & ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg [2])))

	.dataa(vcc),
	.datab(\auto_hub|irf_reg[1][1]~regout ),
	.datac(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg [2]),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg [2]),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~16 .lut_mask = 16'hF3C0;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y20_N30
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~17 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~17_combout  = 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout  & (((!\auto_hub|irf_reg[1][0]~regout  & 
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~16_combout )))) # 
// (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout  & 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [4]))

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [4]),
	.datab(\auto_hub|irf_reg[1][0]~regout ),
	.datac(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~16_combout ),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~17 .lut_mask = 16'h3A0A;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y20_N31
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~17_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[2]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [3]));

// Location: LCCOMB_X49_Y20_N10
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[3]~feeder (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[3]~feeder_combout  = 
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [3]),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[3]~feeder .lut_mask = 16'hFF00;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y20_N11
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[3] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [3]));

// Location: LCFF_X49_Y22_N17
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[0] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[0]~0_combout ),
	.sdata(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.ena(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg [0]));

// Location: LCCOMB_X37_Y17_N28
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[16]~14 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[16]~14_combout  = (\cmd_xbar_mux|src_data [46] & ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a 
// [16]))) # (!\cmd_xbar_mux|src_data [46] & (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_reg_readdata~0_combout ))

	.dataa(vcc),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.datac(\cmd_xbar_mux|src_data [46]),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[16]~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[16]~14 .lut_mask = 16'hFC0C;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[16]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y17_N29
cycloneii_lcell_ff \cpu_0_jtag_debug_module_translator|av_readdata_pre[16] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[16]~14_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0_jtag_debug_module_translator|av_readdata_pre [16]));

// Location: LCCOMB_X37_Y17_N30
cycloneii_lcell_comb \rsp_xbar_mux|src_payload~7 (
// Equation(s):
// \rsp_xbar_mux|src_payload~7_combout  = (!\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout  & (\cpu_0_jtag_debug_module_translator|read_latency_shift_reg [0] & \cpu_0_jtag_debug_module_translator|av_readdata_pre 
// [16]))

	.dataa(\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout ),
	.datab(vcc),
	.datac(\cpu_0_jtag_debug_module_translator|read_latency_shift_reg [0]),
	.datad(\cpu_0_jtag_debug_module_translator|av_readdata_pre [16]),
	.cin(gnd),
	.combout(\rsp_xbar_mux|src_payload~7_combout ),
	.cout());
// synopsys translate_off
defparam \rsp_xbar_mux|src_payload~7 .lut_mask = 16'h5000;
defparam \rsp_xbar_mux|src_payload~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N22
cycloneii_lcell_comb \cpu_0|F_iw[16]~29 (
// Equation(s):
// \cpu_0|F_iw[16]~29_combout  = (\rsp_xbar_mux|src_payload~7_combout ) # (((\sram_0|readdata [0] & \rsp_xbar_mux|src_payload~2_combout )) # (!\cpu_0|D_iw[28]~1_combout ))

	.dataa(\sram_0|readdata [0]),
	.datab(\rsp_xbar_mux|src_payload~7_combout ),
	.datac(\rsp_xbar_mux|src_payload~2_combout ),
	.datad(\cpu_0|D_iw[28]~1_combout ),
	.cin(gnd),
	.combout(\cpu_0|F_iw[16]~29_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|F_iw[16]~29 .lut_mask = 16'hECFF;
defparam \cpu_0|F_iw[16]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y17_N23
cycloneii_lcell_ff \cpu_0|D_iw[16] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|F_iw[16]~29_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|F_valid~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|D_iw [16]));

// Location: LCCOMB_X47_Y17_N22
cycloneii_lcell_comb \cpu_0|D_ctrl_exception~3 (
// Equation(s):
// \cpu_0|D_ctrl_exception~3_combout  = (\cpu_0|D_ctrl_exception~2_combout ) # ((\cpu_0|D_ctrl_exception~1_combout ) # ((\cpu_0|D_iw [16]) # (!\cpu_0|Equal2~0_combout )))

	.dataa(\cpu_0|D_ctrl_exception~2_combout ),
	.datab(\cpu_0|D_ctrl_exception~1_combout ),
	.datac(\cpu_0|Equal2~0_combout ),
	.datad(\cpu_0|D_iw [16]),
	.cin(gnd),
	.combout(\cpu_0|D_ctrl_exception~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|D_ctrl_exception~3 .lut_mask = 16'hFFEF;
defparam \cpu_0|D_ctrl_exception~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y17_N0
cycloneii_lcell_comb \cpu_0|D_ctrl_exception~4 (
// Equation(s):
// \cpu_0|D_ctrl_exception~4_combout  = (\cpu_0|D_ctrl_exception~3_combout  & (((!\cpu_0|D_iw [2]) # (!\cpu_0|Equal2~3_combout )) # (!\cpu_0|D_iw [5])))

	.dataa(\cpu_0|D_iw [5]),
	.datab(\cpu_0|D_ctrl_exception~3_combout ),
	.datac(\cpu_0|Equal2~3_combout ),
	.datad(\cpu_0|D_iw [2]),
	.cin(gnd),
	.combout(\cpu_0|D_ctrl_exception~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|D_ctrl_exception~4 .lut_mask = 16'h4CCC;
defparam \cpu_0|D_ctrl_exception~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y17_N20
cycloneii_lcell_comb \cpu_0|D_ctrl_retaddr~3 (
// Equation(s):
// \cpu_0|D_ctrl_retaddr~3_combout  = (!\cpu_0|D_iw [14] & (((!\cpu_0|D_iw [15] & \cpu_0|D_iw [11])) # (!\cpu_0|D_iw [12])))

	.dataa(\cpu_0|D_iw [15]),
	.datab(\cpu_0|D_iw [14]),
	.datac(\cpu_0|D_iw [11]),
	.datad(\cpu_0|D_iw [12]),
	.cin(gnd),
	.combout(\cpu_0|D_ctrl_retaddr~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|D_ctrl_retaddr~3 .lut_mask = 16'h1033;
defparam \cpu_0|D_ctrl_retaddr~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y17_N0
cycloneii_lcell_comb \cpu_0|D_ctrl_retaddr~4 (
// Equation(s):
// \cpu_0|D_ctrl_retaddr~4_combout  = (((\cpu_0|D_ctrl_retaddr~3_combout  & \cpu_0|D_ctrl_break~0_combout )) # (!\cpu_0|D_ctrl_exception~4_combout )) # (!\cpu_0|D_ctrl_retaddr~2_combout )

	.dataa(\cpu_0|D_ctrl_retaddr~2_combout ),
	.datab(\cpu_0|D_ctrl_exception~4_combout ),
	.datac(\cpu_0|D_ctrl_retaddr~3_combout ),
	.datad(\cpu_0|D_ctrl_break~0_combout ),
	.cin(gnd),
	.combout(\cpu_0|D_ctrl_retaddr~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|D_ctrl_retaddr~4 .lut_mask = 16'hF777;
defparam \cpu_0|D_ctrl_retaddr~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y17_N1
cycloneii_lcell_ff \cpu_0|R_ctrl_retaddr (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|D_ctrl_retaddr~4_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|R_ctrl_retaddr~regout ));

// Location: LCCOMB_X43_Y17_N2
cycloneii_lcell_comb \cpu_0|R_src1~27 (
// Equation(s):
// \cpu_0|R_src1~27_combout  = (\cpu_0|E_valid~regout  & ((\cpu_0|R_ctrl_br~regout ) # ((\cpu_0|R_valid~regout  & \cpu_0|R_ctrl_retaddr~regout )))) # (!\cpu_0|E_valid~regout  & (((\cpu_0|R_valid~regout  & \cpu_0|R_ctrl_retaddr~regout ))))

	.dataa(\cpu_0|E_valid~regout ),
	.datab(\cpu_0|R_ctrl_br~regout ),
	.datac(\cpu_0|R_valid~regout ),
	.datad(\cpu_0|R_ctrl_retaddr~regout ),
	.cin(gnd),
	.combout(\cpu_0|R_src1~27_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|R_src1~27 .lut_mask = 16'hF888;
defparam \cpu_0|R_src1~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y19_N3
cycloneii_lcell_ff \cpu_0|E_src1[2] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|E_src1[2]~18_combout ),
	.sdata(\cpu_0|F_pc_plus_one[0]~0_combout ),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\cpu_0|R_src1~27_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|E_src1 [2]));

// Location: LCCOMB_X45_Y20_N12
cycloneii_lcell_comb \cpu_0|E_arith_result[2]~4 (
// Equation(s):
// \cpu_0|E_arith_result[2]~4_combout  = (\cpu_0|E_alu_sub~regout  & ((\cpu_0|Add1~4_combout ))) # (!\cpu_0|E_alu_sub~regout  & (\cpu_0|Add2~4_combout ))

	.dataa(vcc),
	.datab(\cpu_0|Add2~4_combout ),
	.datac(\cpu_0|Add1~4_combout ),
	.datad(\cpu_0|E_alu_sub~regout ),
	.cin(gnd),
	.combout(\cpu_0|E_arith_result[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_arith_result[2]~4 .lut_mask = 16'hF0CC;
defparam \cpu_0|E_arith_result[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N12
cycloneii_lcell_comb \cpu_0|W_alu_result[2]~18 (
// Equation(s):
// \cpu_0|W_alu_result[2]~18_combout  = (\cpu_0|R_ctrl_logic~regout  & (\cpu_0|E_logic_result[2]~18_combout )) # (!\cpu_0|R_ctrl_logic~regout  & ((\cpu_0|E_arith_result[2]~4_combout )))

	.dataa(\cpu_0|E_logic_result[2]~18_combout ),
	.datab(\cpu_0|E_arith_result[2]~4_combout ),
	.datac(vcc),
	.datad(\cpu_0|R_ctrl_logic~regout ),
	.cin(gnd),
	.combout(\cpu_0|W_alu_result[2]~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|W_alu_result[2]~18 .lut_mask = 16'hAACC;
defparam \cpu_0|W_alu_result[2]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y20_N13
cycloneii_lcell_ff \cpu_0|W_alu_result[2] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|W_alu_result[2]~18_combout ),
	.sdata(\cpu_0|E_shift_rot_result [2]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(\cpu_0|E_alu_result~22_combout ),
	.sload(\cpu_0|R_ctrl_shift_rot~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|W_alu_result [2]));

// Location: LCCOMB_X30_Y16_N6
cycloneii_lcell_comb \jtag_uart_0|av_waitrequest~2 (
// Equation(s):
// \jtag_uart_0|av_waitrequest~2_combout  = (!\jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & !\jtag_uart_0|av_waitrequest~regout )

	.dataa(vcc),
	.datab(\jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datac(\jtag_uart_0|av_waitrequest~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\jtag_uart_0|av_waitrequest~2_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart_0|av_waitrequest~2 .lut_mask = 16'h0303;
defparam \jtag_uart_0|av_waitrequest~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N12
cycloneii_lcell_comb \jtag_uart_0|fifo_rd~1 (
// Equation(s):
// \jtag_uart_0|fifo_rd~1_combout  = (\addr_router_001|Equal7~0_combout  & (!\cpu_0|W_alu_result [2] & (\cpu_0_data_master_translator|uav_read~0_combout  & \jtag_uart_0|av_waitrequest~2_combout )))

	.dataa(\addr_router_001|Equal7~0_combout ),
	.datab(\cpu_0|W_alu_result [2]),
	.datac(\cpu_0_data_master_translator|uav_read~0_combout ),
	.datad(\jtag_uart_0|av_waitrequest~2_combout ),
	.cin(gnd),
	.combout(\jtag_uart_0|fifo_rd~1_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart_0|fifo_rd~1 .lut_mask = 16'h2000;
defparam \jtag_uart_0|fifo_rd~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y16_N13
cycloneii_lcell_ff \jtag_uart_0|read_0 (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\jtag_uart_0|fifo_rd~1_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\jtag_uart_0|read_0~regout ));

// Location: LCCOMB_X29_Y18_N0
cycloneii_lcell_comb \jtag_uart_0|av_readdata[2]~3 (
// Equation(s):
// \jtag_uart_0|av_readdata[2]~3_combout  = (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b [2] & \jtag_uart_0|read_0~regout )

	.dataa(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b [2]),
	.datab(vcc),
	.datac(\jtag_uart_0|read_0~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\jtag_uart_0|av_readdata[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart_0|av_readdata[2]~3 .lut_mask = 16'hA0A0;
defparam \jtag_uart_0|av_readdata[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y18_N1
cycloneii_lcell_ff \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\jtag_uart_0|av_readdata[2]~3_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [2]));

// Location: LCCOMB_X36_Y19_N20
cycloneii_lcell_comb \switch_i|read_mux_out[2] (
// Equation(s):
// \switch_i|read_mux_out [2] = (\switch_i_external_connection_export~combout [2] & (!\cpu_0|W_alu_result [2] & !\cpu_0|W_alu_result [3]))

	.dataa(\switch_i_external_connection_export~combout [2]),
	.datab(\cpu_0|W_alu_result [2]),
	.datac(vcc),
	.datad(\cpu_0|W_alu_result [3]),
	.cin(gnd),
	.combout(\switch_i|read_mux_out [2]),
	.cout());
// synopsys translate_off
defparam \switch_i|read_mux_out[2] .lut_mask = 16'h0022;
defparam \switch_i|read_mux_out[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y19_N21
cycloneii_lcell_ff \switch_i|readdata[2] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\switch_i|read_mux_out [2]),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\switch_i|readdata [2]));

// Location: LCFF_X36_Y19_N1
cycloneii_lcell_ff \switch_i_s1_translator|av_readdata_pre[2] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\switch_i|readdata [2]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\switch_i_s1_translator|av_readdata_pre [2]));

// Location: LCCOMB_X36_Y19_N0
cycloneii_lcell_comb \rsp_xbar_mux_001|src_data[2]~10 (
// Equation(s):
// \rsp_xbar_mux_001|src_data[2]~10_combout  = (\switch_i_s1_translator|read_latency_shift_reg [0] & ((\switch_i_s1_translator|av_readdata_pre [2]) # ((\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [2] & 
// \jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0])))) # (!\switch_i_s1_translator|read_latency_shift_reg [0] & (\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [2] & 
// ((\jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]))))

	.dataa(\switch_i_s1_translator|read_latency_shift_reg [0]),
	.datab(\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [2]),
	.datac(\switch_i_s1_translator|av_readdata_pre [2]),
	.datad(\jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\rsp_xbar_mux_001|src_data[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \rsp_xbar_mux_001|src_data[2]~10 .lut_mask = 16'hECA0;
defparam \rsp_xbar_mux_001|src_data[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \push_button_i_external_connection_export[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\push_button_i_external_connection_export~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(push_button_i_external_connection_export[2]));
// synopsys translate_off
defparam \push_button_i_external_connection_export[2]~I .input_async_reset = "none";
defparam \push_button_i_external_connection_export[2]~I .input_power_up = "low";
defparam \push_button_i_external_connection_export[2]~I .input_register_mode = "none";
defparam \push_button_i_external_connection_export[2]~I .input_sync_reset = "none";
defparam \push_button_i_external_connection_export[2]~I .oe_async_reset = "none";
defparam \push_button_i_external_connection_export[2]~I .oe_power_up = "low";
defparam \push_button_i_external_connection_export[2]~I .oe_register_mode = "none";
defparam \push_button_i_external_connection_export[2]~I .oe_sync_reset = "none";
defparam \push_button_i_external_connection_export[2]~I .operation_mode = "input";
defparam \push_button_i_external_connection_export[2]~I .output_async_reset = "none";
defparam \push_button_i_external_connection_export[2]~I .output_power_up = "low";
defparam \push_button_i_external_connection_export[2]~I .output_register_mode = "none";
defparam \push_button_i_external_connection_export[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N30
cycloneii_lcell_comb \push_button_i|read_mux_out[2]~11 (
// Equation(s):
// \push_button_i|read_mux_out[2]~11_combout  = (!\cpu_0|W_alu_result [2] & ((\cpu_0|W_alu_result [3] & (\push_button_i|irq_mask [2])) # (!\cpu_0|W_alu_result [3] & ((\push_button_i_external_connection_export~combout [2])))))

	.dataa(\push_button_i|irq_mask [2]),
	.datab(\cpu_0|W_alu_result [2]),
	.datac(\cpu_0|W_alu_result [3]),
	.datad(\push_button_i_external_connection_export~combout [2]),
	.cin(gnd),
	.combout(\push_button_i|read_mux_out[2]~11_combout ),
	.cout());
// synopsys translate_off
defparam \push_button_i|read_mux_out[2]~11 .lut_mask = 16'h2320;
defparam \push_button_i|read_mux_out[2]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N22
cycloneii_lcell_comb \push_button_i|read_mux_out[2] (
// Equation(s):
// \push_button_i|read_mux_out [2] = (\push_button_i|read_mux_out[2]~11_combout ) # ((\push_button_i|edge_capture [2] & (\cpu_0|W_alu_result [3] & \cpu_0|W_alu_result [2])))

	.dataa(\push_button_i|edge_capture [2]),
	.datab(\cpu_0|W_alu_result [3]),
	.datac(\push_button_i|read_mux_out[2]~11_combout ),
	.datad(\cpu_0|W_alu_result [2]),
	.cin(gnd),
	.combout(\push_button_i|read_mux_out [2]),
	.cout());
// synopsys translate_off
defparam \push_button_i|read_mux_out[2] .lut_mask = 16'hF8F0;
defparam \push_button_i|read_mux_out[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y18_N23
cycloneii_lcell_ff \push_button_i|readdata[2] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\push_button_i|read_mux_out [2]),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\push_button_i|readdata [2]));

// Location: LCFF_X35_Y19_N1
cycloneii_lcell_ff \push_button_i_s1_translator|av_readdata_pre[2] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\push_button_i|readdata [2]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\push_button_i_s1_translator|av_readdata_pre [2]));

// Location: LCCOMB_X30_Y18_N12
cycloneii_lcell_comb \led_red_o|data_out[2]~feeder (
// Equation(s):
// \led_red_o|data_out[2]~feeder_combout  = \cpu_0|d_writedata [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_0|d_writedata [2]),
	.cin(gnd),
	.combout(\led_red_o|data_out[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \led_red_o|data_out[2]~feeder .lut_mask = 16'hFF00;
defparam \led_red_o|data_out[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y18_N13
cycloneii_lcell_ff \led_red_o|data_out[2] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\led_red_o|data_out[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\led_red_o|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\led_red_o|data_out [2]));

// Location: LCCOMB_X35_Y19_N30
cycloneii_lcell_comb \led_red_o|readdata[2] (
// Equation(s):
// \led_red_o|readdata [2] = (!\cpu_0|W_alu_result [2] & (\led_red_o|data_out [2] & !\cpu_0|W_alu_result [3]))

	.dataa(vcc),
	.datab(\cpu_0|W_alu_result [2]),
	.datac(\led_red_o|data_out [2]),
	.datad(\cpu_0|W_alu_result [3]),
	.cin(gnd),
	.combout(\led_red_o|readdata [2]),
	.cout());
// synopsys translate_off
defparam \led_red_o|readdata[2] .lut_mask = 16'h0030;
defparam \led_red_o|readdata[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y19_N31
cycloneii_lcell_ff \led_red_o_s1_translator|av_readdata_pre[2] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\led_red_o|readdata [2]),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\led_red_o_s1_translator|av_readdata_pre [2]));

// Location: LCCOMB_X35_Y19_N0
cycloneii_lcell_comb \rsp_xbar_mux_001|src_data[2]~9 (
// Equation(s):
// \rsp_xbar_mux_001|src_data[2]~9_combout  = (\led_red_o_s1_translator|read_latency_shift_reg [0] & ((\led_red_o_s1_translator|av_readdata_pre [2]) # ((\push_button_i_s1_translator|read_latency_shift_reg [0] & \push_button_i_s1_translator|av_readdata_pre 
// [2])))) # (!\led_red_o_s1_translator|read_latency_shift_reg [0] & (\push_button_i_s1_translator|read_latency_shift_reg [0] & (\push_button_i_s1_translator|av_readdata_pre [2])))

	.dataa(\led_red_o_s1_translator|read_latency_shift_reg [0]),
	.datab(\push_button_i_s1_translator|read_latency_shift_reg [0]),
	.datac(\push_button_i_s1_translator|av_readdata_pre [2]),
	.datad(\led_red_o_s1_translator|av_readdata_pre [2]),
	.cin(gnd),
	.combout(\rsp_xbar_mux_001|src_data[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \rsp_xbar_mux_001|src_data[2]~9 .lut_mask = 16'hEAC0;
defparam \rsp_xbar_mux_001|src_data[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N26
cycloneii_lcell_comb \rsp_xbar_mux_001|src_data[2]~11 (
// Equation(s):
// \rsp_xbar_mux_001|src_data[2]~11_combout  = (\rsp_xbar_mux_001|src_data[2]~8_combout ) # ((\rsp_xbar_mux_001|src_payload~5_combout ) # ((\rsp_xbar_mux_001|src_data[2]~10_combout ) # (\rsp_xbar_mux_001|src_data[2]~9_combout )))

	.dataa(\rsp_xbar_mux_001|src_data[2]~8_combout ),
	.datab(\rsp_xbar_mux_001|src_payload~5_combout ),
	.datac(\rsp_xbar_mux_001|src_data[2]~10_combout ),
	.datad(\rsp_xbar_mux_001|src_data[2]~9_combout ),
	.cin(gnd),
	.combout(\rsp_xbar_mux_001|src_data[2]~11_combout ),
	.cout());
// synopsys translate_off
defparam \rsp_xbar_mux_001|src_data[2]~11 .lut_mask = 16'hFFFE;
defparam \rsp_xbar_mux_001|src_data[2]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N30
cycloneii_lcell_comb \width_adapter_001|data_reg~3 (
// Equation(s):
// \width_adapter_001|data_reg~3_combout  = (!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout  & (!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout  & 
// ((\sram_0|readdata [2]) # (\width_adapter_001|data_reg [2]))))

	.dataa(\sram_0|readdata [2]),
	.datab(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout ),
	.datac(\width_adapter_001|data_reg [2]),
	.datad(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout ),
	.cin(gnd),
	.combout(\width_adapter_001|data_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \width_adapter_001|data_reg~3 .lut_mask = 16'h0032;
defparam \width_adapter_001|data_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y18_N31
cycloneii_lcell_ff \width_adapter_001|data_reg[2] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\width_adapter_001|data_reg~3_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|rp_valid~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\width_adapter_001|data_reg [2]));

// Location: LCCOMB_X35_Y19_N6
cycloneii_lcell_comb \rsp_xbar_mux_001|src_payload~4 (
// Equation(s):
// \rsp_xbar_mux_001|src_payload~4_combout  = (\rsp_xbar_demux_001|src1_valid~0_combout  & ((\width_adapter_001|data_reg [2]) # ((!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout  & \sram_0|readdata 
// [2]))))

	.dataa(\rsp_xbar_demux_001|src1_valid~0_combout ),
	.datab(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout ),
	.datac(\width_adapter_001|data_reg [2]),
	.datad(\sram_0|readdata [2]),
	.cin(gnd),
	.combout(\rsp_xbar_mux_001|src_payload~4_combout ),
	.cout());
// synopsys translate_off
defparam \rsp_xbar_mux_001|src_payload~4 .lut_mask = 16'hA2A0;
defparam \rsp_xbar_mux_001|src_payload~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N2
cycloneii_lcell_comb \cpu_0|av_ld_byte0_data_nxt[2]~10 (
// Equation(s):
// \cpu_0|av_ld_byte0_data_nxt[2]~10_combout  = (\cpu_0|av_ld_rshift8~1_combout  & (((\rsp_xbar_mux_001|src_data[2]~11_combout ) # (\rsp_xbar_mux_001|src_payload~4_combout )))) # (!\cpu_0|av_ld_rshift8~1_combout  & (\cpu_0|av_ld_byte1_data [2]))

	.dataa(\cpu_0|av_ld_byte1_data [2]),
	.datab(\rsp_xbar_mux_001|src_data[2]~11_combout ),
	.datac(\cpu_0|av_ld_rshift8~1_combout ),
	.datad(\rsp_xbar_mux_001|src_payload~4_combout ),
	.cin(gnd),
	.combout(\cpu_0|av_ld_byte0_data_nxt[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|av_ld_byte0_data_nxt[2]~10 .lut_mask = 16'hFACA;
defparam \cpu_0|av_ld_byte0_data_nxt[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y19_N3
cycloneii_lcell_ff \cpu_0|av_ld_byte0_data[2] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|av_ld_byte0_data_nxt[2]~10_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|av_ld_byte0_data[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|av_ld_byte0_data [2]));

// Location: LCCOMB_X24_Y21_N16
cycloneii_lcell_comb \custom_counter_component_0|custom_counter_unit_inst|done_search~0 (
// Equation(s):
// \custom_counter_component_0|custom_counter_unit_inst|done_search~0_combout  = (\custom_counter_component_0|custom_counter_unit_inst|done_search~regout ) # ((\custom_counter_component_0|custom_counter_unit_inst|Equal0~0_combout  & 
// (\custom_counter_component_0|custom_counter_unit_inst|state_flag [0] & \custom_counter_component_0|custom_counter_unit_inst|state_flag [3])))

	.dataa(\custom_counter_component_0|custom_counter_unit_inst|Equal0~0_combout ),
	.datab(\custom_counter_component_0|custom_counter_unit_inst|state_flag [0]),
	.datac(\custom_counter_component_0|custom_counter_unit_inst|done_search~regout ),
	.datad(\custom_counter_component_0|custom_counter_unit_inst|state_flag [3]),
	.cin(gnd),
	.combout(\custom_counter_component_0|custom_counter_unit_inst|done_search~0_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|custom_counter_unit_inst|done_search~0 .lut_mask = 16'hF8F0;
defparam \custom_counter_component_0|custom_counter_unit_inst|done_search~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y21_N17
cycloneii_lcell_ff \custom_counter_component_0|custom_counter_unit_inst|done_search (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\custom_counter_component_0|custom_counter_unit_inst|done_search~0_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(!\custom_counter_component_0|start~regout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|custom_counter_unit_inst|done_search~regout ));

// Location: LCCOMB_X24_Y21_N8
cycloneii_lcell_comb \custom_counter_component_0|done_search_buf~feeder (
// Equation(s):
// \custom_counter_component_0|done_search_buf~feeder_combout  = \custom_counter_component_0|custom_counter_unit_inst|done_search~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\custom_counter_component_0|custom_counter_unit_inst|done_search~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\custom_counter_component_0|done_search_buf~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|done_search_buf~feeder .lut_mask = 16'hF0F0;
defparam \custom_counter_component_0|done_search_buf~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y21_N9
cycloneii_lcell_ff \custom_counter_component_0|done_search_buf (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\custom_counter_component_0|done_search_buf~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|done_search_buf~regout ));

// Location: LCCOMB_X24_Y21_N22
cycloneii_lcell_comb \custom_counter_component_0|counter_expire_irq~0 (
// Equation(s):
// \custom_counter_component_0|counter_expire_irq~0_combout  = (!\custom_counter_component_0|always2~3_combout  & ((\custom_counter_component_0|counter_expire_irq~regout ) # ((\custom_counter_component_0|custom_counter_unit_inst|done_search~regout  & 
// !\custom_counter_component_0|done_search_buf~regout ))))

	.dataa(\custom_counter_component_0|custom_counter_unit_inst|done_search~regout ),
	.datab(\custom_counter_component_0|done_search_buf~regout ),
	.datac(\custom_counter_component_0|counter_expire_irq~regout ),
	.datad(\custom_counter_component_0|always2~3_combout ),
	.cin(gnd),
	.combout(\custom_counter_component_0|counter_expire_irq~0_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|counter_expire_irq~0 .lut_mask = 16'h00F2;
defparam \custom_counter_component_0|counter_expire_irq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y21_N23
cycloneii_lcell_ff \custom_counter_component_0|counter_expire_irq (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\custom_counter_component_0|counter_expire_irq~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|counter_expire_irq~regout ));

// Location: LCCOMB_X41_Y21_N30
cycloneii_lcell_comb \cpu_0|W_ienable_reg[2]~feeder (
// Equation(s):
// \cpu_0|W_ienable_reg[2]~feeder_combout  = \cpu_0|E_src1 [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(\cpu_0|E_src1 [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu_0|W_ienable_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|W_ienable_reg[2]~feeder .lut_mask = 16'hF0F0;
defparam \cpu_0|W_ienable_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y17_N28
cycloneii_lcell_comb \cpu_0|Equal101~7 (
// Equation(s):
// \cpu_0|Equal101~7_combout  = (\cpu_0|D_ctrl_retaddr~0_combout  & (\cpu_0|D_iw [14] & (\cpu_0|D_iw [12] & \cpu_0|Equal101~1_combout )))

	.dataa(\cpu_0|D_ctrl_retaddr~0_combout ),
	.datab(\cpu_0|D_iw [14]),
	.datac(\cpu_0|D_iw [12]),
	.datad(\cpu_0|Equal101~1_combout ),
	.cin(gnd),
	.combout(\cpu_0|Equal101~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|Equal101~7 .lut_mask = 16'h8000;
defparam \cpu_0|Equal101~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y17_N29
cycloneii_lcell_ff \cpu_0|R_ctrl_wrctl_inst (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|Equal101~7_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|R_ctrl_wrctl_inst~regout ));

// Location: LCCOMB_X45_Y17_N14
cycloneii_lcell_comb \cpu_0|Equal127~1 (
// Equation(s):
// \cpu_0|Equal127~1_combout  = (!\cpu_0|D_iw [8] & \cpu_0|R_ctrl_wrctl_inst~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\cpu_0|D_iw [8]),
	.datad(\cpu_0|R_ctrl_wrctl_inst~regout ),
	.cin(gnd),
	.combout(\cpu_0|Equal127~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|Equal127~1 .lut_mask = 16'h0F00;
defparam \cpu_0|Equal127~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y17_N6
cycloneii_lcell_comb \cpu_0|W_ienable_reg_nxt~0 (
// Equation(s):
// \cpu_0|W_ienable_reg_nxt~0_combout  = (\cpu_0|D_iw [7] & (\cpu_0|E_valid~regout  & (\cpu_0|Equal127~1_combout  & \cpu_0|D_iw [6])))

	.dataa(\cpu_0|D_iw [7]),
	.datab(\cpu_0|E_valid~regout ),
	.datac(\cpu_0|Equal127~1_combout ),
	.datad(\cpu_0|D_iw [6]),
	.cin(gnd),
	.combout(\cpu_0|W_ienable_reg_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|W_ienable_reg_nxt~0 .lut_mask = 16'h8000;
defparam \cpu_0|W_ienable_reg_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y21_N31
cycloneii_lcell_ff \cpu_0|W_ienable_reg[2] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|W_ienable_reg[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|W_ienable_reg_nxt~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|W_ienable_reg [2]));

// Location: LCCOMB_X41_Y21_N24
cycloneii_lcell_comb \cpu_0|W_ipending_reg_nxt[2]~0 (
// Equation(s):
// \cpu_0|W_ipending_reg_nxt[2]~0_combout  = (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable [2] & (\custom_counter_component_0|counter_expire_irq~regout  & \cpu_0|W_ienable_reg [2]))

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable [2]),
	.datab(vcc),
	.datac(\custom_counter_component_0|counter_expire_irq~regout ),
	.datad(\cpu_0|W_ienable_reg [2]),
	.cin(gnd),
	.combout(\cpu_0|W_ipending_reg_nxt[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|W_ipending_reg_nxt[2]~0 .lut_mask = 16'h5000;
defparam \cpu_0|W_ipending_reg_nxt[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y21_N25
cycloneii_lcell_ff \cpu_0|W_ipending_reg[2] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|W_ipending_reg_nxt[2]~0_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|W_ipending_reg [2]));

// Location: LCCOMB_X40_Y21_N10
cycloneii_lcell_comb \cpu_0|E_control_rd_data[2]~5 (
// Equation(s):
// \cpu_0|E_control_rd_data[2]~5_combout  = (\cpu_0|E_control_rd_data[1]~3_combout  & ((\cpu_0|D_iw [8] & ((\cpu_0|W_ipending_reg [2]))) # (!\cpu_0|D_iw [8] & (\cpu_0|W_ienable_reg [2]))))

	.dataa(\cpu_0|W_ienable_reg [2]),
	.datab(\cpu_0|E_control_rd_data[1]~3_combout ),
	.datac(\cpu_0|W_ipending_reg [2]),
	.datad(\cpu_0|D_iw [8]),
	.cin(gnd),
	.combout(\cpu_0|E_control_rd_data[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_control_rd_data[2]~5 .lut_mask = 16'hC088;
defparam \cpu_0|E_control_rd_data[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y21_N11
cycloneii_lcell_ff \cpu_0|W_control_rd_data[2] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|E_control_rd_data[2]~5_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|W_control_rd_data [2]));

// Location: LCCOMB_X35_Y19_N8
cycloneii_lcell_comb \cpu_0|W_rf_wr_data[2]~5 (
// Equation(s):
// \cpu_0|W_rf_wr_data[2]~5_combout  = (\cpu_0|R_ctrl_rdctl_inst~regout  & (\cpu_0|W_control_rd_data [2])) # (!\cpu_0|R_ctrl_rdctl_inst~regout  & ((\cpu_0|W_alu_result [2])))

	.dataa(\cpu_0|R_ctrl_rdctl_inst~regout ),
	.datab(\cpu_0|W_control_rd_data [2]),
	.datac(vcc),
	.datad(\cpu_0|W_alu_result [2]),
	.cin(gnd),
	.combout(\cpu_0|W_rf_wr_data[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|W_rf_wr_data[2]~5 .lut_mask = 16'hDD88;
defparam \cpu_0|W_rf_wr_data[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N16
cycloneii_lcell_comb \cpu_0|W_rf_wr_data[2]~6 (
// Equation(s):
// \cpu_0|W_rf_wr_data[2]~6_combout  = (\cpu_0|R_ctrl_ld~regout  & (((\cpu_0|av_ld_byte0_data [2])))) # (!\cpu_0|R_ctrl_ld~regout  & (!\cpu_0|R_ctrl_br_cmp~regout  & ((\cpu_0|W_rf_wr_data[2]~5_combout ))))

	.dataa(\cpu_0|R_ctrl_br_cmp~regout ),
	.datab(\cpu_0|av_ld_byte0_data [2]),
	.datac(\cpu_0|W_rf_wr_data[2]~5_combout ),
	.datad(\cpu_0|R_ctrl_ld~regout ),
	.cin(gnd),
	.combout(\cpu_0|W_rf_wr_data[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|W_rf_wr_data[2]~6 .lut_mask = 16'hCC50;
defparam \cpu_0|W_rf_wr_data[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y19_N24
cycloneii_lcell_comb \cpu_0|E_src1[9]~11 (
// Equation(s):
// \cpu_0|E_src1[9]~11_combout  = (\cpu_0|R_src1~26_combout  & ((\cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b [9]))) # (!\cpu_0|R_src1~26_combout  & (\cpu_0|D_iw [13]))

	.dataa(\cpu_0|D_iw [13]),
	.datab(\cpu_0|R_src1~26_combout ),
	.datac(vcc),
	.datad(\cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b [9]),
	.cin(gnd),
	.combout(\cpu_0|E_src1[9]~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_src1[9]~11 .lut_mask = 16'hEE22;
defparam \cpu_0|E_src1[9]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y19_N25
cycloneii_lcell_ff \cpu_0|E_src1[9] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|E_src1[9]~11_combout ),
	.sdata(\cpu_0|F_pc_plus_one[7]~14_combout ),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\cpu_0|R_src1~27_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|E_src1 [9]));

// Location: LCCOMB_X43_Y16_N30
cycloneii_lcell_comb \cpu_0|F_pc[7]~5 (
// Equation(s):
// \cpu_0|F_pc[7]~5_combout  = (\cpu_0|E_alu_sub~regout  & (\cpu_0|Add1~18_combout )) # (!\cpu_0|E_alu_sub~regout  & ((\cpu_0|Add2~18_combout )))

	.dataa(\cpu_0|Add1~18_combout ),
	.datab(\cpu_0|Add2~18_combout ),
	.datac(vcc),
	.datad(\cpu_0|E_alu_sub~regout ),
	.cin(gnd),
	.combout(\cpu_0|F_pc[7]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|F_pc[7]~5 .lut_mask = 16'hAACC;
defparam \cpu_0|F_pc[7]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N18
cycloneii_lcell_comb \cpu_0|E_logic_result[9]~12 (
// Equation(s):
// \cpu_0|E_logic_result[9]~12_combout  = (\cpu_0|E_src2 [9] & (\cpu_0|R_logic_op [1] $ (((\cpu_0|R_logic_op [0] & \cpu_0|E_src1 [9]))))) # (!\cpu_0|E_src2 [9] & ((\cpu_0|R_logic_op [1] & ((\cpu_0|E_src1 [9]))) # (!\cpu_0|R_logic_op [1] & (!\cpu_0|R_logic_op 
// [0] & !\cpu_0|E_src1 [9]))))

	.dataa(\cpu_0|R_logic_op [1]),
	.datab(\cpu_0|R_logic_op [0]),
	.datac(\cpu_0|E_src2 [9]),
	.datad(\cpu_0|E_src1 [9]),
	.cin(gnd),
	.combout(\cpu_0|E_logic_result[9]~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_logic_result[9]~12 .lut_mask = 16'h6AA1;
defparam \cpu_0|E_logic_result[9]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y16_N6
cycloneii_lcell_comb \cpu_0|W_alu_result[9]~11 (
// Equation(s):
// \cpu_0|W_alu_result[9]~11_combout  = (\cpu_0|R_ctrl_logic~regout  & ((\cpu_0|E_logic_result[9]~12_combout ))) # (!\cpu_0|R_ctrl_logic~regout  & (\cpu_0|F_pc[7]~5_combout ))

	.dataa(\cpu_0|R_ctrl_logic~regout ),
	.datab(\cpu_0|F_pc[7]~5_combout ),
	.datac(vcc),
	.datad(\cpu_0|E_logic_result[9]~12_combout ),
	.cin(gnd),
	.combout(\cpu_0|W_alu_result[9]~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|W_alu_result[9]~11 .lut_mask = 16'hEE44;
defparam \cpu_0|W_alu_result[9]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y16_N7
cycloneii_lcell_ff \cpu_0|W_alu_result[9] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|W_alu_result[9]~11_combout ),
	.sdata(\cpu_0|E_shift_rot_result [9]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(\cpu_0|E_alu_result~22_combout ),
	.sload(\cpu_0|R_ctrl_shift_rot~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|W_alu_result [9]));

// Location: LCCOMB_X35_Y18_N24
cycloneii_lcell_comb \cmd_xbar_mux|src_data[45] (
// Equation(s):
// \cmd_xbar_mux|src_data [45] = (\cpu_0|F_pc [7] & ((\cmd_xbar_mux|saved_grant [0]) # ((\cmd_xbar_mux|saved_grant [1] & \cpu_0|W_alu_result [9])))) # (!\cpu_0|F_pc [7] & (((\cmd_xbar_mux|saved_grant [1] & \cpu_0|W_alu_result [9]))))

	.dataa(\cpu_0|F_pc [7]),
	.datab(\cmd_xbar_mux|saved_grant [0]),
	.datac(\cmd_xbar_mux|saved_grant [1]),
	.datad(\cpu_0|W_alu_result [9]),
	.cin(gnd),
	.combout(\cmd_xbar_mux|src_data [45]),
	.cout());
// synopsys translate_off
defparam \cmd_xbar_mux|src_data[45] .lut_mask = 16'hF888;
defparam \cmd_xbar_mux|src_data[45] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N18
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[6]~20 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[6]~20_combout  = (\cmd_xbar_mux|src_data [46] & ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a 
// [6]))) # (!\cmd_xbar_mux|src_data [46] & (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_reg_readdata~0_combout ))

	.dataa(\cmd_xbar_mux|src_data [46]),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.datac(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a [6]),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[6]~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[6]~20 .lut_mask = 16'hE4E4;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[6]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y18_N19
cycloneii_lcell_ff \cpu_0_jtag_debug_module_translator|av_readdata_pre[6] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[6]~20_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0_jtag_debug_module_translator|av_readdata_pre [6]));

// Location: LCCOMB_X36_Y18_N26
cycloneii_lcell_comb \cpu_0|F_iw[6]~40 (
// Equation(s):
// \cpu_0|F_iw[6]~40_combout  = (\cpu_0|D_iw[28]~1_combout  & ((\cpu_0|F_iw[6]~39_combout ) # ((\cpu_0_jtag_debug_module_translator|av_readdata_pre [6] & \rsp_xbar_demux|src0_valid~combout ))))

	.dataa(\cpu_0|F_iw[6]~39_combout ),
	.datab(\cpu_0_jtag_debug_module_translator|av_readdata_pre [6]),
	.datac(\rsp_xbar_demux|src0_valid~combout ),
	.datad(\cpu_0|D_iw[28]~1_combout ),
	.cin(gnd),
	.combout(\cpu_0|F_iw[6]~40_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|F_iw[6]~40 .lut_mask = 16'hEA00;
defparam \cpu_0|F_iw[6]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y18_N27
cycloneii_lcell_ff \cpu_0|D_iw[6] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|F_iw[6]~40_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|F_valid~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|D_iw [6]));

// Location: LCCOMB_X40_Y21_N0
cycloneii_lcell_comb \cpu_0|E_control_rd_data[1]~3 (
// Equation(s):
// \cpu_0|E_control_rd_data[1]~3_combout  = (\cpu_0|D_iw [7] & (\cpu_0|D_iw [6] & !\cpu_0|D_iw [8])) # (!\cpu_0|D_iw [7] & (!\cpu_0|D_iw [6] & \cpu_0|D_iw [8]))

	.dataa(\cpu_0|D_iw [7]),
	.datab(vcc),
	.datac(\cpu_0|D_iw [6]),
	.datad(\cpu_0|D_iw [8]),
	.cin(gnd),
	.combout(\cpu_0|E_control_rd_data[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_control_rd_data[1]~3 .lut_mask = 16'h05A0;
defparam \cpu_0|E_control_rd_data[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N8
cycloneii_lcell_comb \custom_counter_component_0|Equal0~0 (
// Equation(s):
// \custom_counter_component_0|Equal0~0_combout  = (\cpu_0|W_alu_result [3] & !\cpu_0|W_alu_result [2])

	.dataa(\cpu_0|W_alu_result [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_0|W_alu_result [2]),
	.cin(gnd),
	.combout(\custom_counter_component_0|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|Equal0~0 .lut_mask = 16'h00AA;
defparam \custom_counter_component_0|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N10
cycloneii_lcell_comb \push_button_i|always1~0 (
// Equation(s):
// \push_button_i|always1~0_combout  = (!\push_button_i_s1_translator|wait_latency_counter [1] & (\push_button_i_s1_translator_avalon_universal_slave_0_agent|m0_write~1_combout  & (!\push_button_i_s1_translator|wait_latency_counter [0] & 
// \custom_counter_component_0|Equal0~0_combout )))

	.dataa(\push_button_i_s1_translator|wait_latency_counter [1]),
	.datab(\push_button_i_s1_translator_avalon_universal_slave_0_agent|m0_write~1_combout ),
	.datac(\push_button_i_s1_translator|wait_latency_counter [0]),
	.datad(\custom_counter_component_0|Equal0~0_combout ),
	.cin(gnd),
	.combout(\push_button_i|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \push_button_i|always1~0 .lut_mask = 16'h0400;
defparam \push_button_i|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y21_N21
cycloneii_lcell_ff \push_button_i|irq_mask[1] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|d_writedata [1]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\push_button_i|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\push_button_i|irq_mask [1]));

// Location: LCFF_X40_Y21_N27
cycloneii_lcell_ff \push_button_i|irq_mask[0] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|d_writedata [0]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\push_button_i|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\push_button_i|irq_mask [0]));

// Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \push_button_i_external_connection_export[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\push_button_i_external_connection_export~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(push_button_i_external_connection_export[1]));
// synopsys translate_off
defparam \push_button_i_external_connection_export[1]~I .input_async_reset = "none";
defparam \push_button_i_external_connection_export[1]~I .input_power_up = "low";
defparam \push_button_i_external_connection_export[1]~I .input_register_mode = "none";
defparam \push_button_i_external_connection_export[1]~I .input_sync_reset = "none";
defparam \push_button_i_external_connection_export[1]~I .oe_async_reset = "none";
defparam \push_button_i_external_connection_export[1]~I .oe_power_up = "low";
defparam \push_button_i_external_connection_export[1]~I .oe_register_mode = "none";
defparam \push_button_i_external_connection_export[1]~I .oe_sync_reset = "none";
defparam \push_button_i_external_connection_export[1]~I .operation_mode = "input";
defparam \push_button_i_external_connection_export[1]~I .output_async_reset = "none";
defparam \push_button_i_external_connection_export[1]~I .output_power_up = "low";
defparam \push_button_i_external_connection_export[1]~I .output_register_mode = "none";
defparam \push_button_i_external_connection_export[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N22
cycloneii_lcell_comb \push_button_i|d1_data_in[1]~feeder (
// Equation(s):
// \push_button_i|d1_data_in[1]~feeder_combout  = \push_button_i_external_connection_export~combout [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\push_button_i_external_connection_export~combout [1]),
	.cin(gnd),
	.combout(\push_button_i|d1_data_in[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \push_button_i|d1_data_in[1]~feeder .lut_mask = 16'hFF00;
defparam \push_button_i|d1_data_in[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y21_N23
cycloneii_lcell_ff \push_button_i|d1_data_in[1] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\push_button_i|d1_data_in[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\push_button_i|d1_data_in [1]));

// Location: LCCOMB_X40_Y21_N8
cycloneii_lcell_comb \push_button_i|d2_data_in[1]~feeder (
// Equation(s):
// \push_button_i|d2_data_in[1]~feeder_combout  = \push_button_i|d1_data_in [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\push_button_i|d1_data_in [1]),
	.cin(gnd),
	.combout(\push_button_i|d2_data_in[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \push_button_i|d2_data_in[1]~feeder .lut_mask = 16'hFF00;
defparam \push_button_i|d2_data_in[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y21_N9
cycloneii_lcell_ff \push_button_i|d2_data_in[1] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\push_button_i|d2_data_in[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\push_button_i|d2_data_in [1]));

// Location: LCCOMB_X40_Y21_N30
cycloneii_lcell_comb \push_button_i|edge_capture~0 (
// Equation(s):
// \push_button_i|edge_capture~0_combout  = (!\push_button_i|edge_capture_wr_strobe~0_combout  & ((\push_button_i|edge_capture [1]) # ((!\push_button_i|d2_data_in [1] & \push_button_i|d1_data_in [1]))))

	.dataa(\push_button_i|edge_capture_wr_strobe~0_combout ),
	.datab(\push_button_i|d2_data_in [1]),
	.datac(\push_button_i|edge_capture [1]),
	.datad(\push_button_i|d1_data_in [1]),
	.cin(gnd),
	.combout(\push_button_i|edge_capture~0_combout ),
	.cout());
// synopsys translate_off
defparam \push_button_i|edge_capture~0 .lut_mask = 16'h5150;
defparam \push_button_i|edge_capture~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y21_N31
cycloneii_lcell_ff \push_button_i|edge_capture[1] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\push_button_i|edge_capture~0_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\push_button_i|edge_capture [1]));

// Location: LCCOMB_X40_Y21_N26
cycloneii_lcell_comb \cpu_0|W_ipending_reg_nxt[1]~1 (
// Equation(s):
// \cpu_0|W_ipending_reg_nxt[1]~1_combout  = (\push_button_i|edge_capture [0] & ((\push_button_i|irq_mask [0]) # ((\push_button_i|irq_mask [1] & \push_button_i|edge_capture [1])))) # (!\push_button_i|edge_capture [0] & (\push_button_i|irq_mask [1] & 
// ((\push_button_i|edge_capture [1]))))

	.dataa(\push_button_i|edge_capture [0]),
	.datab(\push_button_i|irq_mask [1]),
	.datac(\push_button_i|irq_mask [0]),
	.datad(\push_button_i|edge_capture [1]),
	.cin(gnd),
	.combout(\cpu_0|W_ipending_reg_nxt[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|W_ipending_reg_nxt[1]~1 .lut_mask = 16'hECA0;
defparam \cpu_0|W_ipending_reg_nxt[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N4
cycloneii_lcell_comb \cpu_0|W_ienable_reg[1]~feeder (
// Equation(s):
// \cpu_0|W_ienable_reg[1]~feeder_combout  = \cpu_0|E_src1 [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_0|E_src1 [1]),
	.cin(gnd),
	.combout(\cpu_0|W_ienable_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|W_ienable_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \cpu_0|W_ienable_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y21_N5
cycloneii_lcell_ff \cpu_0|W_ienable_reg[1] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|W_ienable_reg[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|W_ienable_reg_nxt~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|W_ienable_reg [1]));

// Location: LCCOMB_X40_Y21_N4
cycloneii_lcell_comb \cpu_0|W_ipending_reg_nxt[1]~3 (
// Equation(s):
// \cpu_0|W_ipending_reg_nxt[1]~3_combout  = (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable [1] & (\cpu_0|W_ienable_reg [1] & ((\cpu_0|W_ipending_reg_nxt[1]~2_combout ) # (\cpu_0|W_ipending_reg_nxt[1]~1_combout 
// ))))

	.dataa(\cpu_0|W_ipending_reg_nxt[1]~2_combout ),
	.datab(\cpu_0|W_ipending_reg_nxt[1]~1_combout ),
	.datac(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable [1]),
	.datad(\cpu_0|W_ienable_reg [1]),
	.cin(gnd),
	.combout(\cpu_0|W_ipending_reg_nxt[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|W_ipending_reg_nxt[1]~3 .lut_mask = 16'h0E00;
defparam \cpu_0|W_ipending_reg_nxt[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y21_N5
cycloneii_lcell_ff \cpu_0|W_ipending_reg[1] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|W_ipending_reg_nxt[1]~3_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|W_ipending_reg [1]));

// Location: LCCOMB_X40_Y21_N16
cycloneii_lcell_comb \cpu_0|E_control_rd_data[1]~4 (
// Equation(s):
// \cpu_0|E_control_rd_data[1]~4_combout  = (\cpu_0|E_control_rd_data[1]~3_combout  & ((\cpu_0|D_iw [8] & ((\cpu_0|W_ipending_reg [1]))) # (!\cpu_0|D_iw [8] & (\cpu_0|W_ienable_reg [1]))))

	.dataa(\cpu_0|W_ienable_reg [1]),
	.datab(\cpu_0|E_control_rd_data[1]~3_combout ),
	.datac(\cpu_0|W_ipending_reg [1]),
	.datad(\cpu_0|D_iw [8]),
	.cin(gnd),
	.combout(\cpu_0|E_control_rd_data[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_control_rd_data[1]~4 .lut_mask = 16'hC088;
defparam \cpu_0|E_control_rd_data[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y21_N17
cycloneii_lcell_ff \cpu_0|W_control_rd_data[1] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|E_control_rd_data[1]~4_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|W_control_rd_data [1]));

// Location: LCCOMB_X38_Y19_N30
cycloneii_lcell_comb \cpu_0|W_rf_wr_data[1]~3 (
// Equation(s):
// \cpu_0|W_rf_wr_data[1]~3_combout  = (\cpu_0|R_ctrl_rdctl_inst~regout  & (\cpu_0|W_control_rd_data [1])) # (!\cpu_0|R_ctrl_rdctl_inst~regout  & ((\cpu_0|W_alu_result [1])))

	.dataa(vcc),
	.datab(\cpu_0|W_control_rd_data [1]),
	.datac(\cpu_0|W_alu_result [1]),
	.datad(\cpu_0|R_ctrl_rdctl_inst~regout ),
	.cin(gnd),
	.combout(\cpu_0|W_rf_wr_data[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|W_rf_wr_data[1]~3 .lut_mask = 16'hCCF0;
defparam \cpu_0|W_rf_wr_data[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N16
cycloneii_lcell_comb \custom_counter_component_0|Selector30~0 (
// Equation(s):
// \custom_counter_component_0|Selector30~0_combout  = (\cpu_0|W_alu_result [2] & (((\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_a [1])))) # (!\cpu_0|W_alu_result [2] & ((\cpu_0|W_alu_result [3] & 
// (\custom_counter_component_0|custom_counter_unit_inst|length [1])) # (!\cpu_0|W_alu_result [3] & ((\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_a [1])))))

	.dataa(\custom_counter_component_0|custom_counter_unit_inst|length [1]),
	.datab(\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_a [1]),
	.datac(\cpu_0|W_alu_result [2]),
	.datad(\cpu_0|W_alu_result [3]),
	.cin(gnd),
	.combout(\custom_counter_component_0|Selector30~0_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|Selector30~0 .lut_mask = 16'hCACC;
defparam \custom_counter_component_0|Selector30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y20_N17
cycloneii_lcell_ff \custom_counter_component_0|readdata[1] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\custom_counter_component_0|Selector30~0_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\custom_counter_component_0|readdata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|readdata [1]));

// Location: LCFF_X36_Y19_N31
cycloneii_lcell_ff \custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre[1] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\custom_counter_component_0|readdata [1]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre [1]));

// Location: LCCOMB_X30_Y17_N10
cycloneii_lcell_comb \led_green_o|data_out[1]~feeder (
// Equation(s):
// \led_green_o|data_out[1]~feeder_combout  = \cpu_0|d_writedata [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_0|d_writedata [1]),
	.cin(gnd),
	.combout(\led_green_o|data_out[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \led_green_o|data_out[1]~feeder .lut_mask = 16'hFF00;
defparam \led_green_o|data_out[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y17_N11
cycloneii_lcell_ff \led_green_o|data_out[1] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\led_green_o|data_out[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\led_green_o|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\led_green_o|data_out [1]));

// Location: LCCOMB_X36_Y19_N28
cycloneii_lcell_comb \led_green_o|readdata[1] (
// Equation(s):
// \led_green_o|readdata [1] = (!\cpu_0|W_alu_result [3] & (\led_green_o|data_out [1] & !\cpu_0|W_alu_result [2]))

	.dataa(vcc),
	.datab(\cpu_0|W_alu_result [3]),
	.datac(\led_green_o|data_out [1]),
	.datad(\cpu_0|W_alu_result [2]),
	.cin(gnd),
	.combout(\led_green_o|readdata [1]),
	.cout());
// synopsys translate_off
defparam \led_green_o|readdata[1] .lut_mask = 16'h0030;
defparam \led_green_o|readdata[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y19_N29
cycloneii_lcell_ff \led_green_o_s1_translator|av_readdata_pre[1] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\led_green_o|readdata [1]),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\led_green_o_s1_translator|av_readdata_pre [1]));

// Location: LCCOMB_X36_Y19_N30
cycloneii_lcell_comb \rsp_xbar_mux_001|src_data[1]~4 (
// Equation(s):
// \rsp_xbar_mux_001|src_data[1]~4_combout  = (\custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg [0] & ((\custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre [1]) # 
// ((\led_green_o_s1_translator|read_latency_shift_reg [0] & \led_green_o_s1_translator|av_readdata_pre [1])))) # (!\custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg [0] & (\led_green_o_s1_translator|read_latency_shift_reg [0] & 
// ((\led_green_o_s1_translator|av_readdata_pre [1]))))

	.dataa(\custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg [0]),
	.datab(\led_green_o_s1_translator|read_latency_shift_reg [0]),
	.datac(\custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre [1]),
	.datad(\led_green_o_s1_translator|av_readdata_pre [1]),
	.cin(gnd),
	.combout(\rsp_xbar_mux_001|src_data[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \rsp_xbar_mux_001|src_data[1]~4 .lut_mask = 16'hECA0;
defparam \rsp_xbar_mux_001|src_data[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N18
cycloneii_lcell_comb \jtag_uart_0|ien_AE~feeder (
// Equation(s):
// \jtag_uart_0|ien_AE~feeder_combout  = \cpu_0|d_writedata [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(\cpu_0|d_writedata [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\jtag_uart_0|ien_AE~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart_0|ien_AE~feeder .lut_mask = 16'hF0F0;
defparam \jtag_uart_0|ien_AE~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N30
cycloneii_lcell_comb \jtag_uart_0|ien_AE~0 (
// Equation(s):
// \jtag_uart_0|ien_AE~0_combout  = (\addr_router_001|Equal7~0_combout  & (\cpu_0_data_master_translator|uav_write~0_combout  & (\cpu_0|W_alu_result [2] & \jtag_uart_0|av_waitrequest~2_combout )))

	.dataa(\addr_router_001|Equal7~0_combout ),
	.datab(\cpu_0_data_master_translator|uav_write~0_combout ),
	.datac(\cpu_0|W_alu_result [2]),
	.datad(\jtag_uart_0|av_waitrequest~2_combout ),
	.cin(gnd),
	.combout(\jtag_uart_0|ien_AE~0_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart_0|ien_AE~0 .lut_mask = 16'h8000;
defparam \jtag_uart_0|ien_AE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y17_N19
cycloneii_lcell_ff \jtag_uart_0|ien_AE (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\jtag_uart_0|ien_AE~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|ien_AE~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\jtag_uart_0|ien_AE~regout ));

// Location: LCCOMB_X29_Y17_N14
cycloneii_lcell_comb \jtag_uart_0|av_readdata[1]~2 (
// Equation(s):
// \jtag_uart_0|av_readdata[1]~2_combout  = (\jtag_uart_0|read_0~regout  & (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b [1])) # (!\jtag_uart_0|read_0~regout  & ((\jtag_uart_0|ien_AE~regout )))

	.dataa(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram2|q_b [1]),
	.datab(vcc),
	.datac(\jtag_uart_0|read_0~regout ),
	.datad(\jtag_uart_0|ien_AE~regout ),
	.cin(gnd),
	.combout(\jtag_uart_0|av_readdata[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart_0|av_readdata[1]~2 .lut_mask = 16'hAFA0;
defparam \jtag_uart_0|av_readdata[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y17_N15
cycloneii_lcell_ff \jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\jtag_uart_0|av_readdata[1]~2_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [1]));

// Location: LCCOMB_X36_Y19_N24
cycloneii_lcell_comb \switch_i|read_mux_out[1] (
// Equation(s):
// \switch_i|read_mux_out [1] = (\switch_i_external_connection_export~combout [1] & (!\cpu_0|W_alu_result [2] & !\cpu_0|W_alu_result [3]))

	.dataa(\switch_i_external_connection_export~combout [1]),
	.datab(\cpu_0|W_alu_result [2]),
	.datac(vcc),
	.datad(\cpu_0|W_alu_result [3]),
	.cin(gnd),
	.combout(\switch_i|read_mux_out [1]),
	.cout());
// synopsys translate_off
defparam \switch_i|read_mux_out[1] .lut_mask = 16'h0022;
defparam \switch_i|read_mux_out[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y19_N25
cycloneii_lcell_ff \switch_i|readdata[1] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\switch_i|read_mux_out [1]),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\switch_i|readdata [1]));

// Location: LCFF_X36_Y19_N9
cycloneii_lcell_ff \switch_i_s1_translator|av_readdata_pre[1] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\switch_i|readdata [1]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\switch_i_s1_translator|av_readdata_pre [1]));

// Location: LCCOMB_X36_Y19_N8
cycloneii_lcell_comb \rsp_xbar_mux_001|src_data[1]~6 (
// Equation(s):
// \rsp_xbar_mux_001|src_data[1]~6_combout  = (\switch_i_s1_translator|read_latency_shift_reg [0] & ((\switch_i_s1_translator|av_readdata_pre [1]) # ((\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [1] & 
// \jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0])))) # (!\switch_i_s1_translator|read_latency_shift_reg [0] & (\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [1] & 
// ((\jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]))))

	.dataa(\switch_i_s1_translator|read_latency_shift_reg [0]),
	.datab(\jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [1]),
	.datac(\switch_i_s1_translator|av_readdata_pre [1]),
	.datad(\jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\rsp_xbar_mux_001|src_data[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \rsp_xbar_mux_001|src_data[1]~6 .lut_mask = 16'hECA0;
defparam \rsp_xbar_mux_001|src_data[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N12
cycloneii_lcell_comb \rsp_xbar_mux_001|src_payload~3 (
// Equation(s):
// \rsp_xbar_mux_001|src_payload~3_combout  = (\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout  & (\cpu_0_jtag_debug_module_translator|read_latency_shift_reg [0] & 
// \cpu_0_jtag_debug_module_translator|av_readdata_pre [1]))

	.dataa(\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout ),
	.datab(\cpu_0_jtag_debug_module_translator|read_latency_shift_reg [0]),
	.datac(\cpu_0_jtag_debug_module_translator|av_readdata_pre [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\rsp_xbar_mux_001|src_payload~3_combout ),
	.cout());
// synopsys translate_off
defparam \rsp_xbar_mux_001|src_payload~3 .lut_mask = 16'h8080;
defparam \rsp_xbar_mux_001|src_payload~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N2
cycloneii_lcell_comb \rsp_xbar_mux_001|src_data[1]~7 (
// Equation(s):
// \rsp_xbar_mux_001|src_data[1]~7_combout  = (\rsp_xbar_mux_001|src_data[1]~5_combout ) # ((\rsp_xbar_mux_001|src_data[1]~4_combout ) # ((\rsp_xbar_mux_001|src_data[1]~6_combout ) # (\rsp_xbar_mux_001|src_payload~3_combout )))

	.dataa(\rsp_xbar_mux_001|src_data[1]~5_combout ),
	.datab(\rsp_xbar_mux_001|src_data[1]~4_combout ),
	.datac(\rsp_xbar_mux_001|src_data[1]~6_combout ),
	.datad(\rsp_xbar_mux_001|src_payload~3_combout ),
	.cin(gnd),
	.combout(\rsp_xbar_mux_001|src_data[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \rsp_xbar_mux_001|src_data[1]~7 .lut_mask = 16'hFFFE;
defparam \rsp_xbar_mux_001|src_data[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N20
cycloneii_lcell_comb \cpu_0|av_ld_byte0_data_nxt[1]~9 (
// Equation(s):
// \cpu_0|av_ld_byte0_data_nxt[1]~9_combout  = (\cpu_0|av_ld_rshift8~1_combout  & ((\rsp_xbar_mux_001|src_payload~2_combout ) # ((\rsp_xbar_mux_001|src_data[1]~7_combout )))) # (!\cpu_0|av_ld_rshift8~1_combout  & (((\cpu_0|av_ld_byte1_data [1]))))

	.dataa(\rsp_xbar_mux_001|src_payload~2_combout ),
	.datab(\cpu_0|av_ld_rshift8~1_combout ),
	.datac(\rsp_xbar_mux_001|src_data[1]~7_combout ),
	.datad(\cpu_0|av_ld_byte1_data [1]),
	.cin(gnd),
	.combout(\cpu_0|av_ld_byte0_data_nxt[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|av_ld_byte0_data_nxt[1]~9 .lut_mask = 16'hFBC8;
defparam \cpu_0|av_ld_byte0_data_nxt[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y19_N21
cycloneii_lcell_ff \cpu_0|av_ld_byte0_data[1] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|av_ld_byte0_data_nxt[1]~9_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|av_ld_byte0_data[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|av_ld_byte0_data [1]));

// Location: LCCOMB_X38_Y19_N16
cycloneii_lcell_comb \cpu_0|W_rf_wr_data[1]~4 (
// Equation(s):
// \cpu_0|W_rf_wr_data[1]~4_combout  = (\cpu_0|R_ctrl_ld~regout  & (((\cpu_0|av_ld_byte0_data [1])))) # (!\cpu_0|R_ctrl_ld~regout  & (!\cpu_0|R_ctrl_br_cmp~regout  & (\cpu_0|W_rf_wr_data[1]~3_combout )))

	.dataa(\cpu_0|R_ctrl_br_cmp~regout ),
	.datab(\cpu_0|W_rf_wr_data[1]~3_combout ),
	.datac(\cpu_0|av_ld_byte0_data [1]),
	.datad(\cpu_0|R_ctrl_ld~regout ),
	.cin(gnd),
	.combout(\cpu_0|W_rf_wr_data[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|W_rf_wr_data[1]~4 .lut_mask = 16'hF044;
defparam \cpu_0|W_rf_wr_data[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N12
cycloneii_lcell_comb \cpu_0|R_src2_lo[8]~14 (
// Equation(s):
// \cpu_0|R_src2_lo[8]~14_combout  = (!\cpu_0|R_src2_lo~0_combout  & ((\cpu_0|R_src2_use_imm~regout  & (\cpu_0|D_iw [14])) # (!\cpu_0|R_src2_use_imm~regout  & ((\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [8])))))

	.dataa(\cpu_0|D_iw [14]),
	.datab(\cpu_0|R_src2_lo~0_combout ),
	.datac(\cpu_0|R_src2_use_imm~regout ),
	.datad(\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [8]),
	.cin(gnd),
	.combout(\cpu_0|R_src2_lo[8]~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|R_src2_lo[8]~14 .lut_mask = 16'h2320;
defparam \cpu_0|R_src2_lo[8]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y19_N13
cycloneii_lcell_ff \cpu_0|E_src2[8] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|R_src2_lo[8]~14_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|E_src2 [8]));

// Location: LCCOMB_X43_Y16_N4
cycloneii_lcell_comb \cpu_0|F_pc[6]~4 (
// Equation(s):
// \cpu_0|F_pc[6]~4_combout  = (\cpu_0|E_alu_sub~regout  & (\cpu_0|Add1~16_combout )) # (!\cpu_0|E_alu_sub~regout  & ((\cpu_0|Add2~16_combout )))

	.dataa(\cpu_0|Add1~16_combout ),
	.datab(\cpu_0|Add2~16_combout ),
	.datac(vcc),
	.datad(\cpu_0|E_alu_sub~regout ),
	.cin(gnd),
	.combout(\cpu_0|F_pc[6]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|F_pc[6]~4 .lut_mask = 16'hAACC;
defparam \cpu_0|F_pc[6]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N28
cycloneii_lcell_comb \cpu_0|E_logic_result[8]~13 (
// Equation(s):
// \cpu_0|E_logic_result[8]~13_combout  = (\cpu_0|E_src1 [8] & (\cpu_0|R_logic_op [1] $ (((\cpu_0|R_logic_op [0] & \cpu_0|E_src2 [8]))))) # (!\cpu_0|E_src1 [8] & ((\cpu_0|R_logic_op [1] & ((\cpu_0|E_src2 [8]))) # (!\cpu_0|R_logic_op [1] & (!\cpu_0|R_logic_op 
// [0] & !\cpu_0|E_src2 [8]))))

	.dataa(\cpu_0|R_logic_op [1]),
	.datab(\cpu_0|R_logic_op [0]),
	.datac(\cpu_0|E_src1 [8]),
	.datad(\cpu_0|E_src2 [8]),
	.cin(gnd),
	.combout(\cpu_0|E_logic_result[8]~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_logic_result[8]~13 .lut_mask = 16'h6AA1;
defparam \cpu_0|E_logic_result[8]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y16_N18
cycloneii_lcell_comb \cpu_0|W_alu_result[8]~12 (
// Equation(s):
// \cpu_0|W_alu_result[8]~12_combout  = (\cpu_0|R_ctrl_logic~regout  & ((\cpu_0|E_logic_result[8]~13_combout ))) # (!\cpu_0|R_ctrl_logic~regout  & (\cpu_0|F_pc[6]~4_combout ))

	.dataa(\cpu_0|R_ctrl_logic~regout ),
	.datab(\cpu_0|F_pc[6]~4_combout ),
	.datac(vcc),
	.datad(\cpu_0|E_logic_result[8]~13_combout ),
	.cin(gnd),
	.combout(\cpu_0|W_alu_result[8]~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|W_alu_result[8]~12 .lut_mask = 16'hEE44;
defparam \cpu_0|W_alu_result[8]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y16_N19
cycloneii_lcell_ff \cpu_0|W_alu_result[8] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|W_alu_result[8]~12_combout ),
	.sdata(\cpu_0|E_shift_rot_result [8]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(\cpu_0|E_alu_result~22_combout ),
	.sload(\cpu_0|R_ctrl_shift_rot~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|W_alu_result [8]));

// Location: LCCOMB_X41_Y18_N4
cycloneii_lcell_comb \cmd_xbar_mux|src_data[44] (
// Equation(s):
// \cmd_xbar_mux|src_data [44] = (\cmd_xbar_mux|saved_grant [0] & ((\cpu_0|F_pc [6]) # ((\cmd_xbar_mux|saved_grant [1] & \cpu_0|W_alu_result [8])))) # (!\cmd_xbar_mux|saved_grant [0] & (\cmd_xbar_mux|saved_grant [1] & (\cpu_0|W_alu_result [8])))

	.dataa(\cmd_xbar_mux|saved_grant [0]),
	.datab(\cmd_xbar_mux|saved_grant [1]),
	.datac(\cpu_0|W_alu_result [8]),
	.datad(\cpu_0|F_pc [6]),
	.cin(gnd),
	.combout(\cmd_xbar_mux|src_data [44]),
	.cout());
// synopsys translate_off
defparam \cmd_xbar_mux|src_data[44] .lut_mask = 16'hEAC0;
defparam \cmd_xbar_mux|src_data[44] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N24
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[10]~17 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[10]~17_combout  = (\cmd_xbar_mux|src_data [46] & ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a 
// [10]))) # (!\cmd_xbar_mux|src_data [46] & (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_reg_readdata~0_combout ))

	.dataa(vcc),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.datac(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a [10]),
	.datad(\cmd_xbar_mux|src_data [46]),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[10]~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[10]~17 .lut_mask = 16'hF0CC;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[10]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y20_N25
cycloneii_lcell_ff \cpu_0_jtag_debug_module_translator|av_readdata_pre[10] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[10]~17_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0_jtag_debug_module_translator|av_readdata_pre [10]));

// Location: LCCOMB_X33_Y20_N28
cycloneii_lcell_comb \cpu_0|F_iw[10]~33 (
// Equation(s):
// \cpu_0|F_iw[10]~33_combout  = (\cpu_0_jtag_debug_module_translator|read_latency_shift_reg [0] & (!\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout  & \cpu_0_jtag_debug_module_translator|av_readdata_pre [10]))

	.dataa(\cpu_0_jtag_debug_module_translator|read_latency_shift_reg [0]),
	.datab(\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout ),
	.datac(\cpu_0_jtag_debug_module_translator|av_readdata_pre [10]),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu_0|F_iw[10]~33_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|F_iw[10]~33 .lut_mask = 16'h2020;
defparam \cpu_0|F_iw[10]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N16
cycloneii_lcell_comb \cpu_0|F_iw[10]~34 (
// Equation(s):
// \cpu_0|F_iw[10]~34_combout  = (\cpu_0|D_iw[28]~1_combout  & ((\cpu_0|F_iw[10]~33_combout ) # ((\width_adapter_001|out_data [10] & \rsp_xbar_demux_001|src0_valid~0_combout ))))

	.dataa(\width_adapter_001|out_data [10]),
	.datab(\rsp_xbar_demux_001|src0_valid~0_combout ),
	.datac(\cpu_0|F_iw[10]~33_combout ),
	.datad(\cpu_0|D_iw[28]~1_combout ),
	.cin(gnd),
	.combout(\cpu_0|F_iw[10]~34_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|F_iw[10]~34 .lut_mask = 16'hF800;
defparam \cpu_0|F_iw[10]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y19_N17
cycloneii_lcell_ff \cpu_0|D_iw[10] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|F_iw[10]~34_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|F_valid~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|D_iw [10]));

// Location: LCCOMB_X40_Y19_N10
cycloneii_lcell_comb \cpu_0|E_src1[6]~14 (
// Equation(s):
// \cpu_0|E_src1[6]~14_combout  = (\cpu_0|R_src1~26_combout  & (\cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b [6])) # (!\cpu_0|R_src1~26_combout  & ((\cpu_0|D_iw [10])))

	.dataa(\cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b [6]),
	.datab(\cpu_0|R_src1~26_combout ),
	.datac(vcc),
	.datad(\cpu_0|D_iw [10]),
	.cin(gnd),
	.combout(\cpu_0|E_src1[6]~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_src1[6]~14 .lut_mask = 16'hBB88;
defparam \cpu_0|E_src1[6]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N20
cycloneii_lcell_comb \cpu_0|F_pc_plus_one[3]~6 (
// Equation(s):
// \cpu_0|F_pc_plus_one[3]~6_combout  = (\cpu_0|F_pc [3] & (!\cpu_0|F_pc_plus_one[2]~5 )) # (!\cpu_0|F_pc [3] & ((\cpu_0|F_pc_plus_one[2]~5 ) # (GND)))
// \cpu_0|F_pc_plus_one[3]~7  = CARRY((!\cpu_0|F_pc_plus_one[2]~5 ) # (!\cpu_0|F_pc [3]))

	.dataa(\cpu_0|F_pc [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu_0|F_pc_plus_one[2]~5 ),
	.combout(\cpu_0|F_pc_plus_one[3]~6_combout ),
	.cout(\cpu_0|F_pc_plus_one[3]~7 ));
// synopsys translate_off
defparam \cpu_0|F_pc_plus_one[3]~6 .lut_mask = 16'h5A5F;
defparam \cpu_0|F_pc_plus_one[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N22
cycloneii_lcell_comb \cpu_0|F_pc_plus_one[4]~8 (
// Equation(s):
// \cpu_0|F_pc_plus_one[4]~8_combout  = (\cpu_0|F_pc [4] & (\cpu_0|F_pc_plus_one[3]~7  $ (GND))) # (!\cpu_0|F_pc [4] & (!\cpu_0|F_pc_plus_one[3]~7  & VCC))
// \cpu_0|F_pc_plus_one[4]~9  = CARRY((\cpu_0|F_pc [4] & !\cpu_0|F_pc_plus_one[3]~7 ))

	.dataa(vcc),
	.datab(\cpu_0|F_pc [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu_0|F_pc_plus_one[3]~7 ),
	.combout(\cpu_0|F_pc_plus_one[4]~8_combout ),
	.cout(\cpu_0|F_pc_plus_one[4]~9 ));
// synopsys translate_off
defparam \cpu_0|F_pc_plus_one[4]~8 .lut_mask = 16'hC30C;
defparam \cpu_0|F_pc_plus_one[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X40_Y19_N11
cycloneii_lcell_ff \cpu_0|E_src1[6] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|E_src1[6]~14_combout ),
	.sdata(\cpu_0|F_pc_plus_one[4]~8_combout ),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\cpu_0|R_src1~27_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|E_src1 [6]));

// Location: LCCOMB_X43_Y16_N0
cycloneii_lcell_comb \cpu_0|F_pc[4]~2 (
// Equation(s):
// \cpu_0|F_pc[4]~2_combout  = (\cpu_0|E_alu_sub~regout  & (\cpu_0|Add1~12_combout )) # (!\cpu_0|E_alu_sub~regout  & ((\cpu_0|Add2~12_combout )))

	.dataa(\cpu_0|Add1~12_combout ),
	.datab(\cpu_0|Add2~12_combout ),
	.datac(vcc),
	.datad(\cpu_0|E_alu_sub~regout ),
	.cin(gnd),
	.combout(\cpu_0|F_pc[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|F_pc[4]~2 .lut_mask = 16'hAACC;
defparam \cpu_0|F_pc[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y16_N1
cycloneii_lcell_ff \cpu_0|F_pc[4] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|F_pc[4]~2_combout ),
	.sdata(\cpu_0|F_pc_plus_one[4]~8_combout ),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(\cpu_0|W_status_reg_pie_inst_nxt~0_combout ),
	.sload(\cpu_0|F_pc_sel_nxt.10~0_combout ),
	.ena(\cpu_0|W_valid~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|F_pc [4]));

// Location: LCFF_X43_Y16_N11
cycloneii_lcell_ff \cpu_0|F_pc[5] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|F_pc[5]~3_combout ),
	.sdata(\cpu_0|F_pc_plus_one[5]~10_combout ),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(\cpu_0|W_status_reg_pie_inst_nxt~0_combout ),
	.sload(\cpu_0|F_pc_sel_nxt.10~0_combout ),
	.ena(\cpu_0|W_valid~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|F_pc [5]));

// Location: LCCOMB_X37_Y18_N10
cycloneii_lcell_comb \cmd_xbar_mux|src_data[43] (
// Equation(s):
// \cmd_xbar_mux|src_data [43] = (\cmd_xbar_mux|saved_grant [0] & ((\cpu_0|F_pc [5]) # ((\cmd_xbar_mux|saved_grant [1] & \cpu_0|W_alu_result [7])))) # (!\cmd_xbar_mux|saved_grant [0] & (\cmd_xbar_mux|saved_grant [1] & ((\cpu_0|W_alu_result [7]))))

	.dataa(\cmd_xbar_mux|saved_grant [0]),
	.datab(\cmd_xbar_mux|saved_grant [1]),
	.datac(\cpu_0|F_pc [5]),
	.datad(\cpu_0|W_alu_result [7]),
	.cin(gnd),
	.combout(\cmd_xbar_mux|src_data [43]),
	.cout());
// synopsys translate_off
defparam \cmd_xbar_mux|src_data[43] .lut_mask = 16'hECA0;
defparam \cmd_xbar_mux|src_data[43] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y17_N12
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[23]~3 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[23]~3_combout  = (\cmd_xbar_mux|src_data [46] & ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a 
// [23]))) # (!\cmd_xbar_mux|src_data [46] & (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_reg_readdata~0_combout ))

	.dataa(vcc),
	.datab(\cmd_xbar_mux|src_data [46]),
	.datac(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[23]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[23]~3 .lut_mask = 16'hFC30;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[23]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y17_N13
cycloneii_lcell_ff \cpu_0_jtag_debug_module_translator|av_readdata_pre[23] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[23]~3_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0_jtag_debug_module_translator|av_readdata_pre [23]));

// Location: LCCOMB_X36_Y17_N0
cycloneii_lcell_comb \cpu_0|F_iw[23]~10 (
// Equation(s):
// \cpu_0|F_iw[23]~10_combout  = (!\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout  & (\cpu_0_jtag_debug_module_translator|read_latency_shift_reg [0] & \cpu_0_jtag_debug_module_translator|av_readdata_pre [23]))

	.dataa(vcc),
	.datab(\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout ),
	.datac(\cpu_0_jtag_debug_module_translator|read_latency_shift_reg [0]),
	.datad(\cpu_0_jtag_debug_module_translator|av_readdata_pre [23]),
	.cin(gnd),
	.combout(\cpu_0|F_iw[23]~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|F_iw[23]~10 .lut_mask = 16'h3000;
defparam \cpu_0|F_iw[23]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N24
cycloneii_lcell_comb \cpu_0|F_iw[23]~11 (
// Equation(s):
// \cpu_0|F_iw[23]~11_combout  = (\cpu_0|D_iw[28]~1_combout  & ((\cpu_0|F_iw[23]~10_combout ) # ((\rsp_xbar_mux|src_payload~2_combout  & \sram_0|readdata [7]))))

	.dataa(\rsp_xbar_mux|src_payload~2_combout ),
	.datab(\cpu_0|F_iw[23]~10_combout ),
	.datac(\cpu_0|D_iw[28]~1_combout ),
	.datad(\sram_0|readdata [7]),
	.cin(gnd),
	.combout(\cpu_0|F_iw[23]~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|F_iw[23]~11 .lut_mask = 16'hE0C0;
defparam \cpu_0|F_iw[23]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y17_N25
cycloneii_lcell_ff \cpu_0|D_iw[23] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|F_iw[23]~11_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|F_valid~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|D_iw [23]));

// Location: LCCOMB_X46_Y18_N24
cycloneii_lcell_comb \cpu_0|R_src2_lo[6]~16 (
// Equation(s):
// \cpu_0|R_src2_lo[6]~16_combout  = (!\cpu_0|R_src2_lo~0_combout  & ((\cpu_0|R_src2_use_imm~regout  & (\cpu_0|D_iw [12])) # (!\cpu_0|R_src2_use_imm~regout  & ((\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [6])))))

	.dataa(\cpu_0|R_src2_use_imm~regout ),
	.datab(\cpu_0|R_src2_lo~0_combout ),
	.datac(\cpu_0|D_iw [12]),
	.datad(\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [6]),
	.cin(gnd),
	.combout(\cpu_0|R_src2_lo[6]~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|R_src2_lo[6]~16 .lut_mask = 16'h3120;
defparam \cpu_0|R_src2_lo[6]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y18_N25
cycloneii_lcell_ff \cpu_0|E_src2[6] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|R_src2_lo[6]~16_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|E_src2 [6]));

// Location: LCCOMB_X42_Y20_N14
cycloneii_lcell_comb \cpu_0|E_logic_result[6]~16 (
// Equation(s):
// \cpu_0|E_logic_result[6]~16_combout  = (\cpu_0|E_src2 [6] & (\cpu_0|R_logic_op [1] $ (((\cpu_0|R_logic_op [0] & \cpu_0|E_src1 [6]))))) # (!\cpu_0|E_src2 [6] & ((\cpu_0|R_logic_op [1] & ((\cpu_0|E_src1 [6]))) # (!\cpu_0|R_logic_op [1] & (!\cpu_0|R_logic_op 
// [0] & !\cpu_0|E_src1 [6]))))

	.dataa(\cpu_0|R_logic_op [1]),
	.datab(\cpu_0|R_logic_op [0]),
	.datac(\cpu_0|E_src2 [6]),
	.datad(\cpu_0|E_src1 [6]),
	.cin(gnd),
	.combout(\cpu_0|E_logic_result[6]~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_logic_result[6]~16 .lut_mask = 16'h6AA1;
defparam \cpu_0|E_logic_result[6]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y16_N6
cycloneii_lcell_comb \cpu_0|W_alu_result[6]~14 (
// Equation(s):
// \cpu_0|W_alu_result[6]~14_combout  = (\cpu_0|R_ctrl_logic~regout  & ((\cpu_0|E_logic_result[6]~16_combout ))) # (!\cpu_0|R_ctrl_logic~regout  & (\cpu_0|F_pc[4]~2_combout ))

	.dataa(\cpu_0|F_pc[4]~2_combout ),
	.datab(\cpu_0|E_logic_result[6]~16_combout ),
	.datac(vcc),
	.datad(\cpu_0|R_ctrl_logic~regout ),
	.cin(gnd),
	.combout(\cpu_0|W_alu_result[6]~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|W_alu_result[6]~14 .lut_mask = 16'hCCAA;
defparam \cpu_0|W_alu_result[6]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y16_N7
cycloneii_lcell_ff \cpu_0|W_alu_result[6] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|W_alu_result[6]~14_combout ),
	.sdata(\cpu_0|E_shift_rot_result [6]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(\cpu_0|E_alu_result~22_combout ),
	.sload(\cpu_0|R_ctrl_shift_rot~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|W_alu_result [6]));

// Location: LCCOMB_X37_Y18_N24
cycloneii_lcell_comb \cmd_xbar_mux|src_data[42] (
// Equation(s):
// \cmd_xbar_mux|src_data [42] = (\cmd_xbar_mux|saved_grant [0] & ((\cpu_0|F_pc [4]) # ((\cpu_0|W_alu_result [6] & \cmd_xbar_mux|saved_grant [1])))) # (!\cmd_xbar_mux|saved_grant [0] & (\cpu_0|W_alu_result [6] & (\cmd_xbar_mux|saved_grant [1])))

	.dataa(\cmd_xbar_mux|saved_grant [0]),
	.datab(\cpu_0|W_alu_result [6]),
	.datac(\cmd_xbar_mux|saved_grant [1]),
	.datad(\cpu_0|F_pc [4]),
	.cin(gnd),
	.combout(\cmd_xbar_mux|src_data [42]),
	.cout());
// synopsys translate_off
defparam \cmd_xbar_mux|src_data[42] .lut_mask = 16'hEAC0;
defparam \cmd_xbar_mux|src_data[42] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N4
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[22]~2 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[22]~2_combout  = (\cmd_xbar_mux|src_data [46] & ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a 
// [22]))) # (!\cmd_xbar_mux|src_data [46] & (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_reg_readdata~0_combout ))

	.dataa(\cmd_xbar_mux|src_data [46]),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.datac(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a [22]),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[22]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[22]~2 .lut_mask = 16'hE4E4;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[22]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y18_N5
cycloneii_lcell_ff \cpu_0_jtag_debug_module_translator|av_readdata_pre[22] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[22]~2_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0_jtag_debug_module_translator|av_readdata_pre [22]));

// Location: LCCOMB_X36_Y18_N14
cycloneii_lcell_comb \cpu_0|F_iw[22]~8 (
// Equation(s):
// \cpu_0|F_iw[22]~8_combout  = (\cpu_0_jtag_debug_module_translator|read_latency_shift_reg [0] & (\cpu_0_jtag_debug_module_translator|av_readdata_pre [22] & !\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout ))

	.dataa(vcc),
	.datab(\cpu_0_jtag_debug_module_translator|read_latency_shift_reg [0]),
	.datac(\cpu_0_jtag_debug_module_translator|av_readdata_pre [22]),
	.datad(\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout ),
	.cin(gnd),
	.combout(\cpu_0|F_iw[22]~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|F_iw[22]~8 .lut_mask = 16'h00C0;
defparam \cpu_0|F_iw[22]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N28
cycloneii_lcell_comb \cpu_0|F_iw[22]~9 (
// Equation(s):
// \cpu_0|F_iw[22]~9_combout  = (\cpu_0|D_iw[28]~1_combout  & ((\cpu_0|F_iw[22]~8_combout ) # ((\rsp_xbar_mux|src_payload~2_combout  & \sram_0|readdata [6]))))

	.dataa(\rsp_xbar_mux|src_payload~2_combout ),
	.datab(\sram_0|readdata [6]),
	.datac(\cpu_0|F_iw[22]~8_combout ),
	.datad(\cpu_0|D_iw[28]~1_combout ),
	.cin(gnd),
	.combout(\cpu_0|F_iw[22]~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|F_iw[22]~9 .lut_mask = 16'hF800;
defparam \cpu_0|F_iw[22]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y18_N29
cycloneii_lcell_ff \cpu_0|D_iw[22] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|F_iw[22]~9_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|F_valid~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|D_iw [22]));

// Location: LCCOMB_X44_Y19_N26
cycloneii_lcell_comb \cpu_0|R_src2_lo[10]~12 (
// Equation(s):
// \cpu_0|R_src2_lo[10]~12_combout  = (!\cpu_0|R_src2_lo~0_combout  & ((\cpu_0|R_src2_use_imm~regout  & (\cpu_0|D_iw [16])) # (!\cpu_0|R_src2_use_imm~regout  & ((\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [10])))))

	.dataa(\cpu_0|D_iw [16]),
	.datab(\cpu_0|R_src2_use_imm~regout ),
	.datac(\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [10]),
	.datad(\cpu_0|R_src2_lo~0_combout ),
	.cin(gnd),
	.combout(\cpu_0|R_src2_lo[10]~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|R_src2_lo[10]~12 .lut_mask = 16'h00B8;
defparam \cpu_0|R_src2_lo[10]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y19_N27
cycloneii_lcell_ff \cpu_0|E_src2[10] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|R_src2_lo[10]~12_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|E_src2 [10]));

// Location: LCCOMB_X43_Y16_N24
cycloneii_lcell_comb \cpu_0|F_pc[8]~6 (
// Equation(s):
// \cpu_0|F_pc[8]~6_combout  = (\cpu_0|E_alu_sub~regout  & ((\cpu_0|Add1~20_combout ))) # (!\cpu_0|E_alu_sub~regout  & (\cpu_0|Add2~20_combout ))

	.dataa(\cpu_0|Add2~20_combout ),
	.datab(\cpu_0|Add1~20_combout ),
	.datac(vcc),
	.datad(\cpu_0|E_alu_sub~regout ),
	.cin(gnd),
	.combout(\cpu_0|F_pc[8]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|F_pc[8]~6 .lut_mask = 16'hCCAA;
defparam \cpu_0|F_pc[8]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y16_N25
cycloneii_lcell_ff \cpu_0|F_pc[8] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|F_pc[8]~6_combout ),
	.sdata(\cpu_0|F_pc_plus_one[8]~16_combout ),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(\cpu_0|W_status_reg_pie_inst_nxt~0_combout ),
	.sload(\cpu_0|F_pc_sel_nxt.10~0_combout ),
	.ena(\cpu_0|W_valid~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|F_pc [8]));

// Location: LCCOMB_X35_Y18_N6
cycloneii_lcell_comb \cmd_xbar_mux|src_data[46] (
// Equation(s):
// \cmd_xbar_mux|src_data [46] = (\cpu_0|W_alu_result [10] & (!\cmd_xbar_mux|saved_grant [1] & ((!\cpu_0|F_pc [8]) # (!\cmd_xbar_mux|saved_grant [0])))) # (!\cpu_0|W_alu_result [10] & (((!\cpu_0|F_pc [8])) # (!\cmd_xbar_mux|saved_grant [0])))

	.dataa(\cpu_0|W_alu_result [10]),
	.datab(\cmd_xbar_mux|saved_grant [0]),
	.datac(\cmd_xbar_mux|saved_grant [1]),
	.datad(\cpu_0|F_pc [8]),
	.cin(gnd),
	.combout(\cmd_xbar_mux|src_data [46]),
	.cout());
// synopsys translate_off
defparam \cmd_xbar_mux|src_data[46] .lut_mask = 16'h135F;
defparam \cmd_xbar_mux|src_data[46] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y17_N0
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[25]~5 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[25]~5_combout  = (\cmd_xbar_mux|src_data [46] & ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a 
// [25]))) # (!\cmd_xbar_mux|src_data [46] & (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_reg_readdata~0_combout ))

	.dataa(vcc),
	.datab(\cmd_xbar_mux|src_data [46]),
	.datac(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a [25]),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[25]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[25]~5 .lut_mask = 16'hFC30;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[25]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y17_N1
cycloneii_lcell_ff \cpu_0_jtag_debug_module_translator|av_readdata_pre[25] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[25]~5_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0_jtag_debug_module_translator|av_readdata_pre [25]));

// Location: LCCOMB_X33_Y17_N8
cycloneii_lcell_comb \cpu_0|F_iw[25]~14 (
// Equation(s):
// \cpu_0|F_iw[25]~14_combout  = (!\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout  & (\cpu_0_jtag_debug_module_translator|read_latency_shift_reg [0] & \cpu_0_jtag_debug_module_translator|av_readdata_pre [25]))

	.dataa(vcc),
	.datab(\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout ),
	.datac(\cpu_0_jtag_debug_module_translator|read_latency_shift_reg [0]),
	.datad(\cpu_0_jtag_debug_module_translator|av_readdata_pre [25]),
	.cin(gnd),
	.combout(\cpu_0|F_iw[25]~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|F_iw[25]~14 .lut_mask = 16'h3000;
defparam \cpu_0|F_iw[25]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N28
cycloneii_lcell_comb \cpu_0|F_iw[25]~15 (
// Equation(s):
// \cpu_0|F_iw[25]~15_combout  = (\cpu_0|D_iw[28]~1_combout  & ((\cpu_0|F_iw[25]~14_combout ) # ((\sram_0|readdata [9] & \rsp_xbar_mux|src_payload~2_combout ))))

	.dataa(\sram_0|readdata [9]),
	.datab(\cpu_0|D_iw[28]~1_combout ),
	.datac(\cpu_0|F_iw[25]~14_combout ),
	.datad(\rsp_xbar_mux|src_payload~2_combout ),
	.cin(gnd),
	.combout(\cpu_0|F_iw[25]~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|F_iw[25]~15 .lut_mask = 16'hC8C0;
defparam \cpu_0|F_iw[25]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y17_N29
cycloneii_lcell_ff \cpu_0|D_iw[25] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|F_iw[25]~15_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|F_valid~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|D_iw [25]));

// Location: LCCOMB_X44_Y17_N12
cycloneii_lcell_comb \cpu_0|D_dst_regnum[3]~4 (
// Equation(s):
// \cpu_0|D_dst_regnum[3]~4_combout  = (\cpu_0|D_dst_regnum[4]~1_combout ) # ((\cpu_0|D_ctrl_b_is_dst~1_combout  & ((\cpu_0|D_iw [25]))) # (!\cpu_0|D_ctrl_b_is_dst~1_combout  & (\cpu_0|D_iw [20])))

	.dataa(\cpu_0|D_iw [20]),
	.datab(\cpu_0|D_dst_regnum[4]~1_combout ),
	.datac(\cpu_0|D_ctrl_b_is_dst~1_combout ),
	.datad(\cpu_0|D_iw [25]),
	.cin(gnd),
	.combout(\cpu_0|D_dst_regnum[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|D_dst_regnum[3]~4 .lut_mask = 16'hFECE;
defparam \cpu_0|D_dst_regnum[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y17_N13
cycloneii_lcell_ff \cpu_0|R_dst_regnum[3] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|D_dst_regnum[3]~4_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|R_dst_regnum [3]));

// Location: LCFF_X37_Y18_N17
cycloneii_lcell_ff \cpu_0|d_writedata[1] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [1]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|d_writedata [1]));

// Location: LCCOMB_X37_Y18_N16
cycloneii_lcell_comb \cmd_xbar_mux|src_payload~3 (
// Equation(s):
// \cmd_xbar_mux|src_payload~3_combout  = (\cmd_xbar_mux|saved_grant [1] & \cpu_0|d_writedata [1])

	.dataa(vcc),
	.datab(\cmd_xbar_mux|saved_grant [1]),
	.datac(\cpu_0|d_writedata [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\cmd_xbar_mux|src_payload~3_combout ),
	.cout());
// synopsys translate_off
defparam \cmd_xbar_mux|src_payload~3 .lut_mask = 16'hC0C0;
defparam \cmd_xbar_mux|src_payload~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N12
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[1]~1 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[1]~1_combout  = !\cmd_xbar_mux|src_payload~3_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\cmd_xbar_mux|src_payload~3_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[1]~1 .lut_mask = 16'h0F0F;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y21_N13
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[1] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[1]~1_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable [1]));

// Location: LCCOMB_X41_Y21_N14
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[1]~8 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[1]~8_combout  = (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|Equal0~1_combout  & (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable 
// [1] & (\cmd_xbar_mux|src_data [38] & \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|Equal0~0_combout )))

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|Equal0~1_combout ),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable [1]),
	.datac(\cmd_xbar_mux|src_data [38]),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|Equal0~0_combout ),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[1]~8 .lut_mask = 16'h2000;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N18
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|monitor_ready~1 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|monitor_ready~1_combout  = (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|always1~0_combout  & 
// ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|monitor_ready~regout ) # ((\cpu_0|d_writedata [0] & \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|monitor_ready~0_combout ))))

	.dataa(\cpu_0|d_writedata [0]),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|monitor_ready~0_combout ),
	.datac(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|monitor_ready~regout ),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|always1~0_combout ),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|monitor_ready~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|monitor_ready~1 .lut_mask = 16'h00F8;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|monitor_ready~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y21_N19
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|monitor_ready (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|monitor_ready~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|monitor_ready~regout ));

// Location: LCCOMB_X41_Y21_N22
cycloneii_lcell_comb \cpu_0_jtag_debug_module_translator|av_readdata_pre[1]~3 (
// Equation(s):
// \cpu_0_jtag_debug_module_translator|av_readdata_pre[1]~3_combout  = (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|Equal0~2_combout  & 
// ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|monitor_ready~regout ))) # (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|Equal0~2_combout  & 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[1]~8_combout ))

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|Equal0~2_combout ),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[1]~8_combout ),
	.datac(vcc),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|monitor_ready~regout ),
	.cin(gnd),
	.combout(\cpu_0_jtag_debug_module_translator|av_readdata_pre[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0_jtag_debug_module_translator|av_readdata_pre[1]~3 .lut_mask = 16'hEE44;
defparam \cpu_0_jtag_debug_module_translator|av_readdata_pre[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y21_N23
cycloneii_lcell_ff \cpu_0_jtag_debug_module_translator|av_readdata_pre[1] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0_jtag_debug_module_translator|av_readdata_pre[1]~3_combout ),
	.sdata(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a [1]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\cmd_xbar_mux|src_data [46]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0_jtag_debug_module_translator|av_readdata_pre [1]));

// Location: LCCOMB_X35_Y17_N20
cycloneii_lcell_comb \width_adapter_001|data_reg~4 (
// Equation(s):
// \width_adapter_001|data_reg~4_combout  = (!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout  & (!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout  & 
// ((\sram_0|readdata [1]) # (\width_adapter_001|data_reg [1]))))

	.dataa(\sram_0|readdata [1]),
	.datab(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout ),
	.datac(\width_adapter_001|data_reg [1]),
	.datad(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout ),
	.cin(gnd),
	.combout(\width_adapter_001|data_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \width_adapter_001|data_reg~4 .lut_mask = 16'h0032;
defparam \width_adapter_001|data_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y17_N21
cycloneii_lcell_ff \width_adapter_001|data_reg[1] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\width_adapter_001|data_reg~4_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|rp_valid~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\width_adapter_001|data_reg [1]));

// Location: LCCOMB_X37_Y20_N30
cycloneii_lcell_comb \rsp_xbar_mux|src_payload~3 (
// Equation(s):
// \rsp_xbar_mux|src_payload~3_combout  = (\rsp_xbar_demux_001|src0_valid~0_combout  & ((\width_adapter_001|data_reg [1]) # ((!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout  & \sram_0|readdata 
// [1]))))

	.dataa(\rsp_xbar_demux_001|src0_valid~0_combout ),
	.datab(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout ),
	.datac(\sram_0|readdata [1]),
	.datad(\width_adapter_001|data_reg [1]),
	.cin(gnd),
	.combout(\rsp_xbar_mux|src_payload~3_combout ),
	.cout());
// synopsys translate_off
defparam \rsp_xbar_mux|src_payload~3 .lut_mask = 16'hAA20;
defparam \rsp_xbar_mux|src_payload~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N16
cycloneii_lcell_comb \cpu_0|F_iw[1]~22 (
// Equation(s):
// \cpu_0|F_iw[1]~22_combout  = ((\rsp_xbar_mux|src_payload~3_combout ) # ((\rsp_xbar_demux|src0_valid~combout  & \cpu_0_jtag_debug_module_translator|av_readdata_pre [1]))) # (!\cpu_0|D_iw[28]~1_combout )

	.dataa(\rsp_xbar_demux|src0_valid~combout ),
	.datab(\cpu_0|D_iw[28]~1_combout ),
	.datac(\cpu_0_jtag_debug_module_translator|av_readdata_pre [1]),
	.datad(\rsp_xbar_mux|src_payload~3_combout ),
	.cin(gnd),
	.combout(\cpu_0|F_iw[1]~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|F_iw[1]~22 .lut_mask = 16'hFFB3;
defparam \cpu_0|F_iw[1]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y19_N17
cycloneii_lcell_ff \cpu_0|D_iw[1] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|F_iw[1]~22_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|F_valid~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|D_iw [1]));

// Location: LCCOMB_X47_Y20_N28
cycloneii_lcell_comb \cpu_0|Equal2~0 (
// Equation(s):
// \cpu_0|Equal2~0_combout  = (\cpu_0|D_iw [3] & (!\cpu_0|D_iw [0] & (\cpu_0|D_iw [1] & \cpu_0|D_iw [4])))

	.dataa(\cpu_0|D_iw [3]),
	.datab(\cpu_0|D_iw [0]),
	.datac(\cpu_0|D_iw [1]),
	.datad(\cpu_0|D_iw [4]),
	.cin(gnd),
	.combout(\cpu_0|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|Equal2~0 .lut_mask = 16'h2000;
defparam \cpu_0|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y17_N24
cycloneii_lcell_comb \cpu_0|D_ctrl_retaddr~0 (
// Equation(s):
// \cpu_0|D_ctrl_retaddr~0_combout  = (\cpu_0|D_iw [5] & (\cpu_0|D_iw [13] & (\cpu_0|Equal2~0_combout  & !\cpu_0|D_iw [2])))

	.dataa(\cpu_0|D_iw [5]),
	.datab(\cpu_0|D_iw [13]),
	.datac(\cpu_0|Equal2~0_combout ),
	.datad(\cpu_0|D_iw [2]),
	.cin(gnd),
	.combout(\cpu_0|D_ctrl_retaddr~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|D_ctrl_retaddr~0 .lut_mask = 16'h0080;
defparam \cpu_0|D_ctrl_retaddr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y20_N4
cycloneii_lcell_comb \cpu_0|Equal2~8 (
// Equation(s):
// \cpu_0|Equal2~8_combout  = (!\cpu_0|D_iw [16] & (\cpu_0|D_iw [12] & (!\cpu_0|D_iw [11] & \cpu_0|D_ctrl_retaddr~0_combout )))

	.dataa(\cpu_0|D_iw [16]),
	.datab(\cpu_0|D_iw [12]),
	.datac(\cpu_0|D_iw [11]),
	.datad(\cpu_0|D_ctrl_retaddr~0_combout ),
	.cin(gnd),
	.combout(\cpu_0|Equal2~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|Equal2~8 .lut_mask = 16'h0400;
defparam \cpu_0|Equal2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y20_N8
cycloneii_lcell_comb \cpu_0|D_ctrl_logic~8 (
// Equation(s):
// \cpu_0|D_ctrl_logic~8_combout  = (\cpu_0|Equal2~8_combout ) # ((\cpu_0|D_iw [2] & ((\cpu_0|Equal2~4_combout ) # (!\cpu_0|D_ctrl_logic~9_combout ))))

	.dataa(\cpu_0|D_iw [2]),
	.datab(\cpu_0|Equal2~8_combout ),
	.datac(\cpu_0|D_ctrl_logic~9_combout ),
	.datad(\cpu_0|Equal2~4_combout ),
	.cin(gnd),
	.combout(\cpu_0|D_ctrl_logic~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|D_ctrl_logic~8 .lut_mask = 16'hEECE;
defparam \cpu_0|D_ctrl_logic~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y20_N9
cycloneii_lcell_ff \cpu_0|R_ctrl_logic (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|D_ctrl_logic~8_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|R_ctrl_logic~regout ));

// Location: LCCOMB_X40_Y20_N24
cycloneii_lcell_comb \cpu_0|W_alu_result[4]~16 (
// Equation(s):
// \cpu_0|W_alu_result[4]~16_combout  = (\cpu_0|R_ctrl_logic~regout  & (\cpu_0|E_logic_result[4]~15_combout )) # (!\cpu_0|R_ctrl_logic~regout  & ((\cpu_0|F_pc[2]~1_combout )))

	.dataa(\cpu_0|E_logic_result[4]~15_combout ),
	.datab(\cpu_0|F_pc[2]~1_combout ),
	.datac(vcc),
	.datad(\cpu_0|R_ctrl_logic~regout ),
	.cin(gnd),
	.combout(\cpu_0|W_alu_result[4]~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|W_alu_result[4]~16 .lut_mask = 16'hAACC;
defparam \cpu_0|W_alu_result[4]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N16
cycloneii_lcell_comb \cpu_0|E_shift_rot_result_nxt[5]~0 (
// Equation(s):
// \cpu_0|E_shift_rot_result_nxt[5]~0_combout  = (\cpu_0|R_ctrl_shift_rot_right~regout  & (\cpu_0|E_shift_rot_result [6])) # (!\cpu_0|R_ctrl_shift_rot_right~regout  & ((\cpu_0|E_shift_rot_result [4])))

	.dataa(\cpu_0|E_shift_rot_result [6]),
	.datab(\cpu_0|E_shift_rot_result [4]),
	.datac(vcc),
	.datad(\cpu_0|R_ctrl_shift_rot_right~regout ),
	.cin(gnd),
	.combout(\cpu_0|E_shift_rot_result_nxt[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_shift_rot_result_nxt[5]~0 .lut_mask = 16'hAACC;
defparam \cpu_0|E_shift_rot_result_nxt[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y20_N17
cycloneii_lcell_ff \cpu_0|E_shift_rot_result[5] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|E_shift_rot_result_nxt[5]~0_combout ),
	.sdata(\cpu_0|E_src1 [5]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\cpu_0|E_new_inst~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|E_shift_rot_result [5]));

// Location: LCCOMB_X41_Y20_N4
cycloneii_lcell_comb \cpu_0|E_shift_rot_result_nxt[4]~15 (
// Equation(s):
// \cpu_0|E_shift_rot_result_nxt[4]~15_combout  = (\cpu_0|R_ctrl_shift_rot_right~regout  & ((\cpu_0|E_shift_rot_result [5]))) # (!\cpu_0|R_ctrl_shift_rot_right~regout  & (\cpu_0|E_shift_rot_result [3]))

	.dataa(\cpu_0|E_shift_rot_result [3]),
	.datab(\cpu_0|E_shift_rot_result [5]),
	.datac(vcc),
	.datad(\cpu_0|R_ctrl_shift_rot_right~regout ),
	.cin(gnd),
	.combout(\cpu_0|E_shift_rot_result_nxt[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_shift_rot_result_nxt[4]~15 .lut_mask = 16'hCCAA;
defparam \cpu_0|E_shift_rot_result_nxt[4]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y20_N5
cycloneii_lcell_ff \cpu_0|E_shift_rot_result[4] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|E_shift_rot_result_nxt[4]~15_combout ),
	.sdata(\cpu_0|E_src1 [4]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\cpu_0|E_new_inst~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|E_shift_rot_result [4]));

// Location: LCFF_X40_Y20_N25
cycloneii_lcell_ff \cpu_0|W_alu_result[4] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|W_alu_result[4]~16_combout ),
	.sdata(\cpu_0|E_shift_rot_result [4]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(\cpu_0|E_alu_result~22_combout ),
	.sload(\cpu_0|R_ctrl_shift_rot~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|W_alu_result [4]));

// Location: LCCOMB_X46_Y20_N4
cycloneii_lcell_comb \cmd_xbar_mux|src_data[40] (
// Equation(s):
// \cmd_xbar_mux|src_data [40] = (\cmd_xbar_mux|saved_grant [1] & ((\cpu_0|W_alu_result [4]) # ((\cpu_0|F_pc [2] & \cmd_xbar_mux|saved_grant [0])))) # (!\cmd_xbar_mux|saved_grant [1] & (((\cpu_0|F_pc [2] & \cmd_xbar_mux|saved_grant [0]))))

	.dataa(\cmd_xbar_mux|saved_grant [1]),
	.datab(\cpu_0|W_alu_result [4]),
	.datac(\cpu_0|F_pc [2]),
	.datad(\cmd_xbar_mux|saved_grant [0]),
	.cin(gnd),
	.combout(\cmd_xbar_mux|src_data [40]),
	.cout());
// synopsys translate_off
defparam \cmd_xbar_mux|src_data[40] .lut_mask = 16'hF888;
defparam \cmd_xbar_mux|src_data[40] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y17_N30
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[24]~4 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[24]~4_combout  = (\cmd_xbar_mux|src_data [46] & (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a 
// [24])) # (!\cmd_xbar_mux|src_data [46] & ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_reg_readdata~0_combout )))

	.dataa(vcc),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a [24]),
	.datac(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.datad(\cmd_xbar_mux|src_data [46]),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[24]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[24]~4 .lut_mask = 16'hCCF0;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[24]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y17_N31
cycloneii_lcell_ff \cpu_0_jtag_debug_module_translator|av_readdata_pre[24] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[24]~4_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0_jtag_debug_module_translator|av_readdata_pre [24]));

// Location: LCCOMB_X36_Y17_N4
cycloneii_lcell_comb \cpu_0|F_iw[24]~12 (
// Equation(s):
// \cpu_0|F_iw[24]~12_combout  = (!\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout  & (\cpu_0_jtag_debug_module_translator|read_latency_shift_reg [0] & \cpu_0_jtag_debug_module_translator|av_readdata_pre [24]))

	.dataa(vcc),
	.datab(\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout ),
	.datac(\cpu_0_jtag_debug_module_translator|read_latency_shift_reg [0]),
	.datad(\cpu_0_jtag_debug_module_translator|av_readdata_pre [24]),
	.cin(gnd),
	.combout(\cpu_0|F_iw[24]~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|F_iw[24]~12 .lut_mask = 16'h3000;
defparam \cpu_0|F_iw[24]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N2
cycloneii_lcell_comb \cpu_0|F_iw[24]~13 (
// Equation(s):
// \cpu_0|F_iw[24]~13_combout  = (\cpu_0|D_iw[28]~1_combout  & ((\cpu_0|F_iw[24]~12_combout ) # ((\rsp_xbar_mux|src_payload~2_combout  & \sram_0|readdata [8]))))

	.dataa(\rsp_xbar_mux|src_payload~2_combout ),
	.datab(\cpu_0|F_iw[24]~12_combout ),
	.datac(\cpu_0|D_iw[28]~1_combout ),
	.datad(\sram_0|readdata [8]),
	.cin(gnd),
	.combout(\cpu_0|F_iw[24]~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|F_iw[24]~13 .lut_mask = 16'hE0C0;
defparam \cpu_0|F_iw[24]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y17_N3
cycloneii_lcell_ff \cpu_0|D_iw[24] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|F_iw[24]~13_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|F_valid~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|D_iw [24]));

// Location: LCCOMB_X34_Y17_N4
cycloneii_lcell_comb \rsp_xbar_mux|src_payload~11 (
// Equation(s):
// \rsp_xbar_mux|src_payload~11_combout  = (\cpu_0_jtag_debug_module_translator|read_latency_shift_reg [0] & (!\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout  & 
// \cpu_0_jtag_debug_module_translator|av_readdata_pre [19]))

	.dataa(\cpu_0_jtag_debug_module_translator|read_latency_shift_reg [0]),
	.datab(vcc),
	.datac(\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout ),
	.datad(\cpu_0_jtag_debug_module_translator|av_readdata_pre [19]),
	.cin(gnd),
	.combout(\rsp_xbar_mux|src_payload~11_combout ),
	.cout());
// synopsys translate_off
defparam \rsp_xbar_mux|src_payload~11 .lut_mask = 16'h0A00;
defparam \rsp_xbar_mux|src_payload~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N6
cycloneii_lcell_comb \cpu_0|F_iw[19]~43 (
// Equation(s):
// \cpu_0|F_iw[19]~43_combout  = (\rsp_xbar_mux|src_payload~11_combout ) # (((\sram_0|readdata [3] & \rsp_xbar_mux|src_payload~2_combout )) # (!\cpu_0|D_iw[28]~1_combout ))

	.dataa(\sram_0|readdata [3]),
	.datab(\rsp_xbar_mux|src_payload~11_combout ),
	.datac(\rsp_xbar_mux|src_payload~2_combout ),
	.datad(\cpu_0|D_iw[28]~1_combout ),
	.cin(gnd),
	.combout(\cpu_0|F_iw[19]~43_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|F_iw[19]~43 .lut_mask = 16'hECFF;
defparam \cpu_0|F_iw[19]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y20_N7
cycloneii_lcell_ff \cpu_0|D_iw[19] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|F_iw[19]~43_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|F_valid~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|D_iw [19]));

// Location: LCCOMB_X44_Y17_N18
cycloneii_lcell_comb \cpu_0|D_dst_regnum[2]~5 (
// Equation(s):
// \cpu_0|D_dst_regnum[2]~5_combout  = (\cpu_0|D_dst_regnum[4]~1_combout ) # ((\cpu_0|D_ctrl_b_is_dst~1_combout  & (\cpu_0|D_iw [24])) # (!\cpu_0|D_ctrl_b_is_dst~1_combout  & ((\cpu_0|D_iw [19]))))

	.dataa(\cpu_0|D_ctrl_b_is_dst~1_combout ),
	.datab(\cpu_0|D_iw [24]),
	.datac(\cpu_0|D_dst_regnum[4]~1_combout ),
	.datad(\cpu_0|D_iw [19]),
	.cin(gnd),
	.combout(\cpu_0|D_dst_regnum[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|D_dst_regnum[2]~5 .lut_mask = 16'hFDF8;
defparam \cpu_0|D_dst_regnum[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y17_N19
cycloneii_lcell_ff \cpu_0|R_dst_regnum[2] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|D_dst_regnum[2]~5_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|R_dst_regnum [2]));

// Location: LCCOMB_X42_Y20_N0
cycloneii_lcell_comb \cpu_0|E_src1[4]~16 (
// Equation(s):
// \cpu_0|E_src1[4]~16_combout  = (\cpu_0|R_src1~26_combout  & ((\cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b [4]))) # (!\cpu_0|R_src1~26_combout  & (\cpu_0|D_iw [8]))

	.dataa(\cpu_0|R_src1~26_combout ),
	.datab(\cpu_0|D_iw [8]),
	.datac(vcc),
	.datad(\cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b [4]),
	.cin(gnd),
	.combout(\cpu_0|E_src1[4]~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_src1[4]~16 .lut_mask = 16'hEE44;
defparam \cpu_0|E_src1[4]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N18
cycloneii_lcell_comb \cpu_0|F_pc_plus_one[2]~4 (
// Equation(s):
// \cpu_0|F_pc_plus_one[2]~4_combout  = (\cpu_0|F_pc [2] & (\cpu_0|F_pc_plus_one[1]~3  $ (GND))) # (!\cpu_0|F_pc [2] & (!\cpu_0|F_pc_plus_one[1]~3  & VCC))
// \cpu_0|F_pc_plus_one[2]~5  = CARRY((\cpu_0|F_pc [2] & !\cpu_0|F_pc_plus_one[1]~3 ))

	.dataa(vcc),
	.datab(\cpu_0|F_pc [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu_0|F_pc_plus_one[1]~3 ),
	.combout(\cpu_0|F_pc_plus_one[2]~4_combout ),
	.cout(\cpu_0|F_pc_plus_one[2]~5 ));
// synopsys translate_off
defparam \cpu_0|F_pc_plus_one[2]~4 .lut_mask = 16'hC30C;
defparam \cpu_0|F_pc_plus_one[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X42_Y20_N1
cycloneii_lcell_ff \cpu_0|E_src1[4] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|E_src1[4]~16_combout ),
	.sdata(\cpu_0|F_pc_plus_one[2]~4_combout ),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\cpu_0|R_src1~27_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|E_src1 [4]));

// Location: LCCOMB_X44_Y20_N10
cycloneii_lcell_comb \cpu_0|F_pc[2]~1 (
// Equation(s):
// \cpu_0|F_pc[2]~1_combout  = (\cpu_0|E_alu_sub~regout  & (\cpu_0|Add1~8_combout )) # (!\cpu_0|E_alu_sub~regout  & ((\cpu_0|Add2~8_combout )))

	.dataa(\cpu_0|Add1~8_combout ),
	.datab(\cpu_0|Add2~8_combout ),
	.datac(vcc),
	.datad(\cpu_0|E_alu_sub~regout ),
	.cin(gnd),
	.combout(\cpu_0|F_pc[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|F_pc[2]~1 .lut_mask = 16'hAACC;
defparam \cpu_0|F_pc[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y20_N11
cycloneii_lcell_ff \cpu_0|F_pc[2] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|F_pc[2]~1_combout ),
	.sdata(\cpu_0|F_pc_plus_one[2]~4_combout ),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(\cpu_0|W_status_reg_pie_inst_nxt~0_combout ),
	.sload(\cpu_0|F_pc_sel_nxt.10~0_combout ),
	.ena(\cpu_0|W_valid~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|F_pc [2]));

// Location: LCCOMB_X45_Y20_N16
cycloneii_lcell_comb \cpu_0|E_arith_result[5]~0 (
// Equation(s):
// \cpu_0|E_arith_result[5]~0_combout  = (\cpu_0|E_alu_sub~regout  & ((\cpu_0|Add1~10_combout ))) # (!\cpu_0|E_alu_sub~regout  & (\cpu_0|Add2~10_combout ))

	.dataa(vcc),
	.datab(\cpu_0|Add2~10_combout ),
	.datac(\cpu_0|Add1~10_combout ),
	.datad(\cpu_0|E_alu_sub~regout ),
	.cin(gnd),
	.combout(\cpu_0|E_arith_result[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_arith_result[5]~0 .lut_mask = 16'hF0CC;
defparam \cpu_0|E_arith_result[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N2
cycloneii_lcell_comb \cpu_0|F_pc_no_crst_nxt[3]~3 (
// Equation(s):
// \cpu_0|F_pc_no_crst_nxt[3]~3_combout  = (\cpu_0|W_status_reg_pie_inst_nxt~0_combout ) # ((\cpu_0|F_pc_sel_nxt.10~0_combout  & (\cpu_0|F_pc_plus_one[3]~6_combout )) # (!\cpu_0|F_pc_sel_nxt.10~0_combout  & ((\cpu_0|E_arith_result[5]~0_combout ))))

	.dataa(\cpu_0|F_pc_sel_nxt.10~0_combout ),
	.datab(\cpu_0|F_pc_plus_one[3]~6_combout ),
	.datac(\cpu_0|E_arith_result[5]~0_combout ),
	.datad(\cpu_0|W_status_reg_pie_inst_nxt~0_combout ),
	.cin(gnd),
	.combout(\cpu_0|F_pc_no_crst_nxt[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|F_pc_no_crst_nxt[3]~3 .lut_mask = 16'hFFD8;
defparam \cpu_0|F_pc_no_crst_nxt[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y19_N3
cycloneii_lcell_ff \cpu_0|F_pc[3] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|F_pc_no_crst_nxt[3]~3_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|W_valid~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|F_pc [3]));

// Location: LCCOMB_X46_Y20_N14
cycloneii_lcell_comb \cmd_xbar_mux|src_data[41] (
// Equation(s):
// \cmd_xbar_mux|src_data [41] = (\cmd_xbar_mux|saved_grant [1] & ((\cpu_0|W_alu_result [5]) # ((\cmd_xbar_mux|saved_grant [0] & \cpu_0|F_pc [3])))) # (!\cmd_xbar_mux|saved_grant [1] & (((\cmd_xbar_mux|saved_grant [0] & \cpu_0|F_pc [3]))))

	.dataa(\cmd_xbar_mux|saved_grant [1]),
	.datab(\cpu_0|W_alu_result [5]),
	.datac(\cmd_xbar_mux|saved_grant [0]),
	.datad(\cpu_0|F_pc [3]),
	.cin(gnd),
	.combout(\cmd_xbar_mux|src_data [41]),
	.cout());
// synopsys translate_off
defparam \cmd_xbar_mux|src_data[41] .lut_mask = 16'hF888;
defparam \cmd_xbar_mux|src_data[41] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N0
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|Equal0~0 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|Equal0~0_combout  = (!\cmd_xbar_mux|src_data [39] & (!\cmd_xbar_mux|src_data [41] & (!\cmd_xbar_mux|src_data [42] & !\cmd_xbar_mux|src_data [40])))

	.dataa(\cmd_xbar_mux|src_data [39]),
	.datab(\cmd_xbar_mux|src_data [41]),
	.datac(\cmd_xbar_mux|src_data [42]),
	.datad(\cmd_xbar_mux|src_data [40]),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|Equal0~0 .lut_mask = 16'h0001;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N10
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|Equal0~1 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|Equal0~1_combout  = (!\cmd_xbar_mux|src_data [43] & (!\cmd_xbar_mux|src_data [46] & (!\cmd_xbar_mux|src_data [44] & !\cmd_xbar_mux|src_data [45])))

	.dataa(\cmd_xbar_mux|src_data [43]),
	.datab(\cmd_xbar_mux|src_data [46]),
	.datac(\cmd_xbar_mux|src_data [44]),
	.datad(\cmd_xbar_mux|src_data [45]),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|Equal0~1 .lut_mask = 16'h0001;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N2
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[2]~7 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[2]~7_combout  = (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable [2] & 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|Equal0~0_combout  & (\cmd_xbar_mux|src_data [38] & \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|Equal0~1_combout )))

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable [2]),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|Equal0~0_combout ),
	.datac(\cmd_xbar_mux|src_data [38]),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|Equal0~1_combout ),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[2]~7 .lut_mask = 16'h4000;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N28
cycloneii_lcell_comb \cpu_0_jtag_debug_module_translator|av_readdata_pre[2]~2 (
// Equation(s):
// \cpu_0_jtag_debug_module_translator|av_readdata_pre[2]~2_combout  = (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|Equal0~2_combout  & 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|monitor_go~regout )) # (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|Equal0~2_combout  & 
// ((\cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[2]~7_combout )))

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|monitor_go~regout ),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[2]~7_combout ),
	.datac(vcc),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|Equal0~2_combout ),
	.cin(gnd),
	.combout(\cpu_0_jtag_debug_module_translator|av_readdata_pre[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0_jtag_debug_module_translator|av_readdata_pre[2]~2 .lut_mask = 16'hAACC;
defparam \cpu_0_jtag_debug_module_translator|av_readdata_pre[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y21_N29
cycloneii_lcell_ff \cpu_0_jtag_debug_module_translator|av_readdata_pre[2] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0_jtag_debug_module_translator|av_readdata_pre[2]~2_combout ),
	.sdata(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a [2]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\cmd_xbar_mux|src_data [46]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0_jtag_debug_module_translator|av_readdata_pre [2]));

// Location: LCCOMB_X40_Y19_N20
cycloneii_lcell_comb \cpu_0|F_iw[2]~19 (
// Equation(s):
// \cpu_0|F_iw[2]~19_combout  = (\cpu_0|D_iw[28]~1_combout  & ((\cpu_0|F_iw[2]~18_combout ) # ((\rsp_xbar_demux|src0_valid~combout  & \cpu_0_jtag_debug_module_translator|av_readdata_pre [2]))))

	.dataa(\rsp_xbar_demux|src0_valid~combout ),
	.datab(\cpu_0|F_iw[2]~18_combout ),
	.datac(\cpu_0_jtag_debug_module_translator|av_readdata_pre [2]),
	.datad(\cpu_0|D_iw[28]~1_combout ),
	.cin(gnd),
	.combout(\cpu_0|F_iw[2]~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|F_iw[2]~19 .lut_mask = 16'hEC00;
defparam \cpu_0|F_iw[2]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y19_N21
cycloneii_lcell_ff \cpu_0|D_iw[2] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|F_iw[2]~19_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|F_valid~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|D_iw [2]));

// Location: LCCOMB_X47_Y20_N6
cycloneii_lcell_comb \cpu_0|Equal2~10 (
// Equation(s):
// \cpu_0|Equal2~10_combout  = (!\cpu_0|D_iw [3] & (\cpu_0|D_iw [0] & (!\cpu_0|D_iw [1] & !\cpu_0|D_iw [4])))

	.dataa(\cpu_0|D_iw [3]),
	.datab(\cpu_0|D_iw [0]),
	.datac(\cpu_0|D_iw [1]),
	.datad(\cpu_0|D_iw [4]),
	.cin(gnd),
	.combout(\cpu_0|Equal2~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|Equal2~10 .lut_mask = 16'h0004;
defparam \cpu_0|Equal2~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N18
cycloneii_lcell_comb \cpu_0|Equal101~6 (
// Equation(s):
// \cpu_0|Equal101~6_combout  = (!\cpu_0|D_iw [5] & (!\cpu_0|D_iw [2] & \cpu_0|Equal2~10_combout ))

	.dataa(\cpu_0|D_iw [5]),
	.datab(vcc),
	.datac(\cpu_0|D_iw [2]),
	.datad(\cpu_0|Equal2~10_combout ),
	.cin(gnd),
	.combout(\cpu_0|Equal101~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|Equal101~6 .lut_mask = 16'h0500;
defparam \cpu_0|Equal101~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N8
cycloneii_lcell_comb \cpu_0|D_ctrl_force_src2_zero~2 (
// Equation(s):
// \cpu_0|D_ctrl_force_src2_zero~2_combout  = (\cpu_0|Equal101~6_combout ) # ((\cpu_0|D_ctrl_force_src2_zero~1_combout  & (!\cpu_0|D_iw [12] & \cpu_0|Equal2~5_combout )))

	.dataa(\cpu_0|D_ctrl_force_src2_zero~1_combout ),
	.datab(\cpu_0|Equal101~6_combout ),
	.datac(\cpu_0|D_iw [12]),
	.datad(\cpu_0|Equal2~5_combout ),
	.cin(gnd),
	.combout(\cpu_0|D_ctrl_force_src2_zero~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|D_ctrl_force_src2_zero~2 .lut_mask = 16'hCECC;
defparam \cpu_0|D_ctrl_force_src2_zero~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y17_N16
cycloneii_lcell_comb \cpu_0|D_ctrl_retaddr~1 (
// Equation(s):
// \cpu_0|D_ctrl_retaddr~1_combout  = (\cpu_0|D_iw [14] & (!\cpu_0|D_iw [12] & (\cpu_0|D_iw [15] $ (\cpu_0|D_iw [16]))))

	.dataa(\cpu_0|D_iw [15]),
	.datab(\cpu_0|D_iw [14]),
	.datac(\cpu_0|D_iw [16]),
	.datad(\cpu_0|D_iw [12]),
	.cin(gnd),
	.combout(\cpu_0|D_ctrl_retaddr~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|D_ctrl_retaddr~1 .lut_mask = 16'h0048;
defparam \cpu_0|D_ctrl_retaddr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y17_N10
cycloneii_lcell_comb \cpu_0|D_ctrl_retaddr~2 (
// Equation(s):
// \cpu_0|D_ctrl_retaddr~2_combout  = (\cpu_0|D_ctrl_exception~5_combout  & (!\cpu_0|D_ctrl_implicit_dst_retaddr~0_combout  & ((!\cpu_0|D_ctrl_retaddr~1_combout ) # (!\cpu_0|D_ctrl_retaddr~0_combout ))))

	.dataa(\cpu_0|D_ctrl_retaddr~0_combout ),
	.datab(\cpu_0|D_ctrl_exception~5_combout ),
	.datac(\cpu_0|D_ctrl_retaddr~1_combout ),
	.datad(\cpu_0|D_ctrl_implicit_dst_retaddr~0_combout ),
	.cin(gnd),
	.combout(\cpu_0|D_ctrl_retaddr~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|D_ctrl_retaddr~2 .lut_mask = 16'h004C;
defparam \cpu_0|D_ctrl_retaddr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y20_N28
cycloneii_lcell_comb \cpu_0|Equal2~9 (
// Equation(s):
// \cpu_0|Equal2~9_combout  = (!\cpu_0|D_iw [2] & \cpu_0|D_iw [5])

	.dataa(vcc),
	.datab(\cpu_0|D_iw [2]),
	.datac(vcc),
	.datad(\cpu_0|D_iw [5]),
	.cin(gnd),
	.combout(\cpu_0|Equal2~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|Equal2~9 .lut_mask = 16'h3300;
defparam \cpu_0|Equal2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y20_N24
cycloneii_lcell_comb \cpu_0|Equal101~4 (
// Equation(s):
// \cpu_0|Equal101~4_combout  = (\cpu_0|D_iw [11] & (!\cpu_0|D_iw [16] & (\cpu_0|Equal2~0_combout  & \cpu_0|Equal2~9_combout )))

	.dataa(\cpu_0|D_iw [11]),
	.datab(\cpu_0|D_iw [16]),
	.datac(\cpu_0|Equal2~0_combout ),
	.datad(\cpu_0|Equal2~9_combout ),
	.cin(gnd),
	.combout(\cpu_0|Equal101~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|Equal101~4 .lut_mask = 16'h2000;
defparam \cpu_0|Equal101~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y20_N10
cycloneii_lcell_comb \cpu_0|Equal101~5 (
// Equation(s):
// \cpu_0|Equal101~5_combout  = (!\cpu_0|D_iw [15] & (!\cpu_0|D_iw [12] & (\cpu_0|Equal101~4_combout  & !\cpu_0|D_iw [13])))

	.dataa(\cpu_0|D_iw [15]),
	.datab(\cpu_0|D_iw [12]),
	.datac(\cpu_0|Equal101~4_combout ),
	.datad(\cpu_0|D_iw [13]),
	.cin(gnd),
	.combout(\cpu_0|Equal101~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|Equal101~5 .lut_mask = 16'h0010;
defparam \cpu_0|Equal101~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N26
cycloneii_lcell_comb \cpu_0|D_ctrl_force_src2_zero~3 (
// Equation(s):
// \cpu_0|D_ctrl_force_src2_zero~3_combout  = (\cpu_0|D_ctrl_force_src2_zero~2_combout ) # ((\cpu_0|Equal101~5_combout ) # (!\cpu_0|D_ctrl_retaddr~2_combout ))

	.dataa(vcc),
	.datab(\cpu_0|D_ctrl_force_src2_zero~2_combout ),
	.datac(\cpu_0|D_ctrl_retaddr~2_combout ),
	.datad(\cpu_0|Equal101~5_combout ),
	.cin(gnd),
	.combout(\cpu_0|D_ctrl_force_src2_zero~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|D_ctrl_force_src2_zero~3 .lut_mask = 16'hFFCF;
defparam \cpu_0|D_ctrl_force_src2_zero~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y20_N27
cycloneii_lcell_ff \cpu_0|R_ctrl_force_src2_zero (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|D_ctrl_force_src2_zero~3_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|R_ctrl_force_src2_zero~regout ));

// Location: LCCOMB_X45_Y18_N16
cycloneii_lcell_comb \cpu_0|R_src2_hi[15]~1 (
// Equation(s):
// \cpu_0|R_src2_hi[15]~1_combout  = (\cpu_0|R_src2_use_imm~regout  & (\cpu_0|D_iw [21])) # (!\cpu_0|R_src2_use_imm~regout  & ((\cpu_0|R_ctrl_hi_imm16~regout  & (\cpu_0|D_iw [21])) # (!\cpu_0|R_ctrl_hi_imm16~regout  & 
// ((\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [31])))))

	.dataa(\cpu_0|D_iw [21]),
	.datab(\cpu_0|R_src2_use_imm~regout ),
	.datac(\cpu_0|R_ctrl_hi_imm16~regout ),
	.datad(\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [31]),
	.cin(gnd),
	.combout(\cpu_0|R_src2_hi[15]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|R_src2_hi[15]~1 .lut_mask = 16'hABA8;
defparam \cpu_0|R_src2_hi[15]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N18
cycloneii_lcell_comb \cpu_0|R_src2_hi[15]~2 (
// Equation(s):
// \cpu_0|R_src2_hi[15]~2_combout  = (!\cpu_0|R_ctrl_force_src2_zero~regout  & (\cpu_0|R_src2_hi[15]~1_combout  & !\cpu_0|R_ctrl_unsigned_lo_imm16~regout ))

	.dataa(vcc),
	.datab(\cpu_0|R_ctrl_force_src2_zero~regout ),
	.datac(\cpu_0|R_src2_hi[15]~1_combout ),
	.datad(\cpu_0|R_ctrl_unsigned_lo_imm16~regout ),
	.cin(gnd),
	.combout(\cpu_0|R_src2_hi[15]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|R_src2_hi[15]~2 .lut_mask = 16'h0030;
defparam \cpu_0|R_src2_hi[15]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y20_N19
cycloneii_lcell_ff \cpu_0|E_src2[31] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|R_src2_hi[15]~2_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|E_src2 [31]));

// Location: LCCOMB_X44_Y20_N6
cycloneii_lcell_comb \cpu_0|E_arith_src2[31] (
// Equation(s):
// \cpu_0|E_arith_src2 [31] = \cpu_0|E_invert_arith_src_msb~regout  $ (\cpu_0|E_src2 [31])

	.dataa(\cpu_0|E_invert_arith_src_msb~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_0|E_src2 [31]),
	.cin(gnd),
	.combout(\cpu_0|E_arith_src2 [31]),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_arith_src2[31] .lut_mask = 16'h55AA;
defparam \cpu_0|E_arith_src2[31] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N16
cycloneii_lcell_comb \cpu_0|Add2~64 (
// Equation(s):
// \cpu_0|Add2~64_combout  = !\cpu_0|Add2~63 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu_0|Add2~63 ),
	.combout(\cpu_0|Add2~64_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|Add2~64 .lut_mask = 16'h0F0F;
defparam \cpu_0|Add2~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y17_N14
cycloneii_lcell_comb \cpu_0|E_arith_result[32]~7 (
// Equation(s):
// \cpu_0|E_arith_result[32]~7_combout  = (\cpu_0|E_alu_sub~regout  & (\cpu_0|Add1~64_combout )) # (!\cpu_0|E_alu_sub~regout  & ((\cpu_0|Add2~64_combout )))

	.dataa(\cpu_0|Add1~64_combout ),
	.datab(vcc),
	.datac(\cpu_0|Add2~64_combout ),
	.datad(\cpu_0|E_alu_sub~regout ),
	.cin(gnd),
	.combout(\cpu_0|E_arith_result[32]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_arith_result[32]~7 .lut_mask = 16'hAAF0;
defparam \cpu_0|E_arith_result[32]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y18_N2
cycloneii_lcell_comb \cpu_0|E_src2[23]~9 (
// Equation(s):
// \cpu_0|E_src2[23]~9_combout  = (\cpu_0|R_src2_use_imm~regout  & (\cpu_0|D_iw [21])) # (!\cpu_0|R_src2_use_imm~regout  & ((\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [23])))

	.dataa(\cpu_0|D_iw [21]),
	.datab(\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [23]),
	.datac(vcc),
	.datad(\cpu_0|R_src2_use_imm~regout ),
	.cin(gnd),
	.combout(\cpu_0|E_src2[23]~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_src2[23]~9 .lut_mask = 16'hAACC;
defparam \cpu_0|E_src2[23]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y18_N3
cycloneii_lcell_ff \cpu_0|E_src2[23] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|E_src2[23]~9_combout ),
	.sdata(\cpu_0|D_iw [13]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(\cpu_0|R_src2_hi~0_combout ),
	.sload(\cpu_0|R_ctrl_hi_imm16~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|E_src2 [23]));

// Location: LCCOMB_X46_Y19_N6
cycloneii_lcell_comb \cpu_0|E_logic_result[23]~23 (
// Equation(s):
// \cpu_0|E_logic_result[23]~23_combout  = (\cpu_0|E_src1 [23] & (\cpu_0|R_logic_op [1] $ (((\cpu_0|R_logic_op [0] & \cpu_0|E_src2 [23]))))) # (!\cpu_0|E_src1 [23] & ((\cpu_0|R_logic_op [1] & ((\cpu_0|E_src2 [23]))) # (!\cpu_0|R_logic_op [1] & 
// (!\cpu_0|R_logic_op [0] & !\cpu_0|E_src2 [23]))))

	.dataa(\cpu_0|E_src1 [23]),
	.datab(\cpu_0|R_logic_op [1]),
	.datac(\cpu_0|R_logic_op [0]),
	.datad(\cpu_0|E_src2 [23]),
	.cin(gnd),
	.combout(\cpu_0|E_logic_result[23]~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_logic_result[23]~23 .lut_mask = 16'h6C89;
defparam \cpu_0|E_logic_result[23]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N18
cycloneii_lcell_comb \cpu_0|E_logic_result[25]~22 (
// Equation(s):
// \cpu_0|E_logic_result[25]~22_combout  = (\cpu_0|E_src1 [25] & (\cpu_0|R_logic_op [1] $ (((\cpu_0|R_logic_op [0] & \cpu_0|E_src2 [25]))))) # (!\cpu_0|E_src1 [25] & ((\cpu_0|R_logic_op [1] & ((\cpu_0|E_src2 [25]))) # (!\cpu_0|R_logic_op [1] & 
// (!\cpu_0|R_logic_op [0] & !\cpu_0|E_src2 [25]))))

	.dataa(\cpu_0|R_logic_op [0]),
	.datab(\cpu_0|R_logic_op [1]),
	.datac(\cpu_0|E_src1 [25]),
	.datad(\cpu_0|E_src2 [25]),
	.cin(gnd),
	.combout(\cpu_0|E_logic_result[25]~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_logic_result[25]~22 .lut_mask = 16'h6CC1;
defparam \cpu_0|E_logic_result[25]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N20
cycloneii_lcell_comb \cpu_0|E_logic_result[26]~21 (
// Equation(s):
// \cpu_0|E_logic_result[26]~21_combout  = (\cpu_0|E_src2 [26] & (\cpu_0|R_logic_op [1] $ (((\cpu_0|R_logic_op [0] & \cpu_0|E_src1 [26]))))) # (!\cpu_0|E_src2 [26] & ((\cpu_0|R_logic_op [1] & ((\cpu_0|E_src1 [26]))) # (!\cpu_0|R_logic_op [1] & 
// (!\cpu_0|R_logic_op [0] & !\cpu_0|E_src1 [26]))))

	.dataa(\cpu_0|E_src2 [26]),
	.datab(\cpu_0|R_logic_op [1]),
	.datac(\cpu_0|R_logic_op [0]),
	.datad(\cpu_0|E_src1 [26]),
	.cin(gnd),
	.combout(\cpu_0|E_logic_result[26]~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_logic_result[26]~21 .lut_mask = 16'h6C89;
defparam \cpu_0|E_logic_result[26]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N26
cycloneii_lcell_comb \cpu_0|Equal122~6 (
// Equation(s):
// \cpu_0|Equal122~6_combout  = (!\cpu_0|E_logic_result[27]~20_combout  & (!\cpu_0|E_logic_result[23]~23_combout  & (!\cpu_0|E_logic_result[25]~22_combout  & !\cpu_0|E_logic_result[26]~21_combout )))

	.dataa(\cpu_0|E_logic_result[27]~20_combout ),
	.datab(\cpu_0|E_logic_result[23]~23_combout ),
	.datac(\cpu_0|E_logic_result[25]~22_combout ),
	.datad(\cpu_0|E_logic_result[26]~21_combout ),
	.cin(gnd),
	.combout(\cpu_0|Equal122~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|Equal122~6 .lut_mask = 16'h0001;
defparam \cpu_0|Equal122~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N0
cycloneii_lcell_comb \cpu_0|E_src1[3]~17 (
// Equation(s):
// \cpu_0|E_src1[3]~17_combout  = (\cpu_0|R_src1~26_combout  & ((\cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b [3]))) # (!\cpu_0|R_src1~26_combout  & (\cpu_0|D_iw [7]))

	.dataa(\cpu_0|D_iw [7]),
	.datab(\cpu_0|R_src1~26_combout ),
	.datac(vcc),
	.datad(\cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b [3]),
	.cin(gnd),
	.combout(\cpu_0|E_src1[3]~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_src1[3]~17 .lut_mask = 16'hEE22;
defparam \cpu_0|E_src1[3]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y19_N1
cycloneii_lcell_ff \cpu_0|E_src1[3] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|E_src1[3]~17_combout ),
	.sdata(\cpu_0|F_pc_plus_one[1]~2_combout ),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\cpu_0|R_src1~27_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|E_src1 [3]));

// Location: LCCOMB_X42_Y20_N8
cycloneii_lcell_comb \cpu_0|E_logic_result[3]~17 (
// Equation(s):
// \cpu_0|E_logic_result[3]~17_combout  = (\cpu_0|E_src2 [3] & (\cpu_0|R_logic_op [1] $ (((\cpu_0|R_logic_op [0] & \cpu_0|E_src1 [3]))))) # (!\cpu_0|E_src2 [3] & ((\cpu_0|R_logic_op [1] & ((\cpu_0|E_src1 [3]))) # (!\cpu_0|R_logic_op [1] & (!\cpu_0|R_logic_op 
// [0] & !\cpu_0|E_src1 [3]))))

	.dataa(\cpu_0|R_logic_op [1]),
	.datab(\cpu_0|R_logic_op [0]),
	.datac(\cpu_0|E_src2 [3]),
	.datad(\cpu_0|E_src1 [3]),
	.cin(gnd),
	.combout(\cpu_0|E_logic_result[3]~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_logic_result[3]~17 .lut_mask = 16'h6AA1;
defparam \cpu_0|E_logic_result[3]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N8
cycloneii_lcell_comb \cpu_0|E_logic_result[28]~19 (
// Equation(s):
// \cpu_0|E_logic_result[28]~19_combout  = (\cpu_0|E_src2 [28] & (\cpu_0|R_logic_op [1] $ (((\cpu_0|R_logic_op [0] & \cpu_0|E_src1 [28]))))) # (!\cpu_0|E_src2 [28] & ((\cpu_0|R_logic_op [1] & ((\cpu_0|E_src1 [28]))) # (!\cpu_0|R_logic_op [1] & 
// (!\cpu_0|R_logic_op [0] & !\cpu_0|E_src1 [28]))))

	.dataa(\cpu_0|E_src2 [28]),
	.datab(\cpu_0|R_logic_op [1]),
	.datac(\cpu_0|R_logic_op [0]),
	.datad(\cpu_0|E_src1 [28]),
	.cin(gnd),
	.combout(\cpu_0|E_logic_result[28]~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_logic_result[28]~19 .lut_mask = 16'h6C89;
defparam \cpu_0|E_logic_result[28]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N4
cycloneii_lcell_comb \cpu_0|E_logic_result[4]~15 (
// Equation(s):
// \cpu_0|E_logic_result[4]~15_combout  = (\cpu_0|E_src2 [4] & (\cpu_0|R_logic_op [1] $ (((\cpu_0|R_logic_op [0] & \cpu_0|E_src1 [4]))))) # (!\cpu_0|E_src2 [4] & ((\cpu_0|R_logic_op [1] & ((\cpu_0|E_src1 [4]))) # (!\cpu_0|R_logic_op [1] & (!\cpu_0|R_logic_op 
// [0] & !\cpu_0|E_src1 [4]))))

	.dataa(\cpu_0|E_src2 [4]),
	.datab(\cpu_0|R_logic_op [0]),
	.datac(\cpu_0|R_logic_op [1]),
	.datad(\cpu_0|E_src1 [4]),
	.cin(gnd),
	.combout(\cpu_0|E_logic_result[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_logic_result[4]~15 .lut_mask = 16'h78A1;
defparam \cpu_0|E_logic_result[4]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N8
cycloneii_lcell_comb \cpu_0|Equal122~5 (
// Equation(s):
// \cpu_0|Equal122~5_combout  = (!\cpu_0|E_logic_result[2]~18_combout  & (!\cpu_0|E_logic_result[3]~17_combout  & (!\cpu_0|E_logic_result[28]~19_combout  & !\cpu_0|E_logic_result[4]~15_combout )))

	.dataa(\cpu_0|E_logic_result[2]~18_combout ),
	.datab(\cpu_0|E_logic_result[3]~17_combout ),
	.datac(\cpu_0|E_logic_result[28]~19_combout ),
	.datad(\cpu_0|E_logic_result[4]~15_combout ),
	.cin(gnd),
	.combout(\cpu_0|Equal122~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|Equal122~5 .lut_mask = 16'h0001;
defparam \cpu_0|Equal122~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N22
cycloneii_lcell_comb \cpu_0|E_logic_result[1]~26 (
// Equation(s):
// \cpu_0|E_logic_result[1]~26_combout  = (\cpu_0|E_src2 [1] & (\cpu_0|R_logic_op [1] $ (((\cpu_0|R_logic_op [0] & \cpu_0|E_src1 [1]))))) # (!\cpu_0|E_src2 [1] & ((\cpu_0|R_logic_op [1] & ((\cpu_0|E_src1 [1]))) # (!\cpu_0|R_logic_op [1] & (!\cpu_0|R_logic_op 
// [0] & !\cpu_0|E_src1 [1]))))

	.dataa(\cpu_0|E_src2 [1]),
	.datab(\cpu_0|R_logic_op [1]),
	.datac(\cpu_0|R_logic_op [0]),
	.datad(\cpu_0|E_src1 [1]),
	.cin(gnd),
	.combout(\cpu_0|E_logic_result[1]~26_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_logic_result[1]~26 .lut_mask = 16'h6C89;
defparam \cpu_0|E_logic_result[1]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N28
cycloneii_lcell_comb \cpu_0|Equal122~7 (
// Equation(s):
// \cpu_0|Equal122~7_combout  = (!\cpu_0|E_logic_result[21]~25_combout  & (!\cpu_0|E_logic_result[22]~24_combout  & (!\cpu_0|E_logic_result[0]~28_combout  & !\cpu_0|E_logic_result[1]~26_combout )))

	.dataa(\cpu_0|E_logic_result[21]~25_combout ),
	.datab(\cpu_0|E_logic_result[22]~24_combout ),
	.datac(\cpu_0|E_logic_result[0]~28_combout ),
	.datad(\cpu_0|E_logic_result[1]~26_combout ),
	.cin(gnd),
	.combout(\cpu_0|Equal122~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|Equal122~7 .lut_mask = 16'h0001;
defparam \cpu_0|Equal122~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N22
cycloneii_lcell_comb \cpu_0|Equal122~9 (
// Equation(s):
// \cpu_0|Equal122~9_combout  = (\cpu_0|Equal122~8_combout  & (\cpu_0|Equal122~6_combout  & (\cpu_0|Equal122~5_combout  & \cpu_0|Equal122~7_combout )))

	.dataa(\cpu_0|Equal122~8_combout ),
	.datab(\cpu_0|Equal122~6_combout ),
	.datac(\cpu_0|Equal122~5_combout ),
	.datad(\cpu_0|Equal122~7_combout ),
	.cin(gnd),
	.combout(\cpu_0|Equal122~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|Equal122~9 .lut_mask = 16'h8000;
defparam \cpu_0|Equal122~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y17_N24
cycloneii_lcell_comb \cpu_0|D_logic_op_raw[1]~1 (
// Equation(s):
// \cpu_0|D_logic_op_raw[1]~1_combout  = (\cpu_0|Equal2~0_combout  & ((\cpu_0|Equal2~9_combout  & ((\cpu_0|D_iw [15]))) # (!\cpu_0|Equal2~9_combout  & (\cpu_0|D_iw [4])))) # (!\cpu_0|Equal2~0_combout  & (\cpu_0|D_iw [4]))

	.dataa(\cpu_0|Equal2~0_combout ),
	.datab(\cpu_0|D_iw [4]),
	.datac(\cpu_0|D_iw [15]),
	.datad(\cpu_0|Equal2~9_combout ),
	.cin(gnd),
	.combout(\cpu_0|D_logic_op_raw[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|D_logic_op_raw[1]~1 .lut_mask = 16'hE4CC;
defparam \cpu_0|D_logic_op_raw[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y17_N25
cycloneii_lcell_ff \cpu_0|R_compare_op[1] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|D_logic_op_raw[1]~1_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|R_compare_op [1]));

// Location: LCCOMB_X43_Y17_N30
cycloneii_lcell_comb \cpu_0|D_logic_op_raw[0]~0 (
// Equation(s):
// \cpu_0|D_logic_op_raw[0]~0_combout  = (\cpu_0|Equal2~0_combout  & ((\cpu_0|Equal2~9_combout  & (\cpu_0|D_iw [14])) # (!\cpu_0|Equal2~9_combout  & ((\cpu_0|D_iw [3]))))) # (!\cpu_0|Equal2~0_combout  & (((\cpu_0|D_iw [3]))))

	.dataa(\cpu_0|Equal2~0_combout ),
	.datab(\cpu_0|D_iw [14]),
	.datac(\cpu_0|D_iw [3]),
	.datad(\cpu_0|Equal2~9_combout ),
	.cin(gnd),
	.combout(\cpu_0|D_logic_op_raw[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|D_logic_op_raw[0]~0 .lut_mask = 16'hD8F0;
defparam \cpu_0|D_logic_op_raw[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y17_N31
cycloneii_lcell_ff \cpu_0|R_compare_op[0] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|D_logic_op_raw[0]~0_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|R_compare_op [0]));

// Location: LCCOMB_X43_Y17_N20
cycloneii_lcell_comb \cpu_0|E_cmp_result~0 (
// Equation(s):
// \cpu_0|E_cmp_result~0_combout  = (\cpu_0|R_compare_op [1] & (\cpu_0|R_compare_op [0] & ((!\cpu_0|Equal122~9_combout ) # (!\cpu_0|Equal122~4_combout )))) # (!\cpu_0|R_compare_op [1] & (\cpu_0|Equal122~4_combout  & (\cpu_0|Equal122~9_combout  & 
// !\cpu_0|R_compare_op [0])))

	.dataa(\cpu_0|Equal122~4_combout ),
	.datab(\cpu_0|Equal122~9_combout ),
	.datac(\cpu_0|R_compare_op [1]),
	.datad(\cpu_0|R_compare_op [0]),
	.cin(gnd),
	.combout(\cpu_0|E_cmp_result~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_cmp_result~0 .lut_mask = 16'h7008;
defparam \cpu_0|E_cmp_result~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y17_N18
cycloneii_lcell_comb \cpu_0|E_cmp_result~1 (
// Equation(s):
// \cpu_0|E_cmp_result~1_combout  = (\cpu_0|E_cmp_result~0_combout ) # ((\cpu_0|R_compare_op [1] & (\cpu_0|E_arith_result[32]~7_combout  & !\cpu_0|R_compare_op [0])) # (!\cpu_0|R_compare_op [1] & (!\cpu_0|E_arith_result[32]~7_combout  & \cpu_0|R_compare_op 
// [0])))

	.dataa(\cpu_0|R_compare_op [1]),
	.datab(\cpu_0|E_arith_result[32]~7_combout ),
	.datac(\cpu_0|E_cmp_result~0_combout ),
	.datad(\cpu_0|R_compare_op [0]),
	.cin(gnd),
	.combout(\cpu_0|E_cmp_result~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_cmp_result~1 .lut_mask = 16'hF1F8;
defparam \cpu_0|E_cmp_result~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y17_N19
cycloneii_lcell_ff \cpu_0|W_cmp_result (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|E_cmp_result~1_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|W_cmp_result~regout ));

// Location: LCCOMB_X43_Y17_N6
cycloneii_lcell_comb \cpu_0|F_pc_sel_nxt~0 (
// Equation(s):
// \cpu_0|F_pc_sel_nxt~0_combout  = (\cpu_0|R_ctrl_uncond_cti_non_br~regout ) # ((\cpu_0|W_cmp_result~regout  & \cpu_0|R_ctrl_br~regout ))

	.dataa(\cpu_0|R_ctrl_uncond_cti_non_br~regout ),
	.datab(\cpu_0|W_cmp_result~regout ),
	.datac(\cpu_0|R_ctrl_br~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu_0|F_pc_sel_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|F_pc_sel_nxt~0 .lut_mask = 16'hEAEA;
defparam \cpu_0|F_pc_sel_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N10
cycloneii_lcell_comb \cpu_0|F_pc_sel_nxt.10~0 (
// Equation(s):
// \cpu_0|F_pc_sel_nxt.10~0_combout  = (\cpu_0|R_ctrl_exception~regout ) # ((\cpu_0|R_ctrl_break~regout ) # (!\cpu_0|F_pc_sel_nxt~0_combout ))

	.dataa(\cpu_0|R_ctrl_exception~regout ),
	.datab(\cpu_0|R_ctrl_break~regout ),
	.datac(vcc),
	.datad(\cpu_0|F_pc_sel_nxt~0_combout ),
	.cin(gnd),
	.combout(\cpu_0|F_pc_sel_nxt.10~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|F_pc_sel_nxt.10~0 .lut_mask = 16'hEEFF;
defparam \cpu_0|F_pc_sel_nxt.10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y20_N25
cycloneii_lcell_ff \cpu_0|F_pc[1] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|F_pc[1]~0_combout ),
	.sdata(\cpu_0|F_pc_plus_one[1]~2_combout ),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(\cpu_0|W_status_reg_pie_inst_nxt~0_combout ),
	.sload(\cpu_0|F_pc_sel_nxt.10~0_combout ),
	.ena(\cpu_0|W_valid~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|F_pc [1]));

// Location: LCCOMB_X41_Y18_N2
cycloneii_lcell_comb \cmd_xbar_mux|src_data[39] (
// Equation(s):
// \cmd_xbar_mux|src_data [39] = (\cmd_xbar_mux|saved_grant [0] & ((\cpu_0|F_pc [1]) # ((\cmd_xbar_mux|saved_grant [1] & \cpu_0|W_alu_result [3])))) # (!\cmd_xbar_mux|saved_grant [0] & (\cmd_xbar_mux|saved_grant [1] & (\cpu_0|W_alu_result [3])))

	.dataa(\cmd_xbar_mux|saved_grant [0]),
	.datab(\cmd_xbar_mux|saved_grant [1]),
	.datac(\cpu_0|W_alu_result [3]),
	.datad(\cpu_0|F_pc [1]),
	.cin(gnd),
	.combout(\cmd_xbar_mux|src_data [39]),
	.cout());
// synopsys translate_off
defparam \cmd_xbar_mux|src_data[39] .lut_mask = 16'hEAC0;
defparam \cmd_xbar_mux|src_data[39] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y17_N26
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[4]~0 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[4]~0_combout  = (\cmd_xbar_mux|src_data [46] & (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a 
// [4])) # (!\cmd_xbar_mux|src_data [46] & ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_reg_readdata~0_combout )))

	.dataa(vcc),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a [4]),
	.datac(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.datad(\cmd_xbar_mux|src_data [46]),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[4]~0 .lut_mask = 16'hCCF0;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y17_N27
cycloneii_lcell_ff \cpu_0_jtag_debug_module_translator|av_readdata_pre[4] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[4]~0_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0_jtag_debug_module_translator|av_readdata_pre [4]));

// Location: LCCOMB_X40_Y17_N16
cycloneii_lcell_comb \cpu_0|F_iw[4]~6 (
// Equation(s):
// \cpu_0|F_iw[4]~6_combout  = ((\rsp_xbar_mux|src_payload~0_combout ) # ((\rsp_xbar_demux|src0_valid~combout  & \cpu_0_jtag_debug_module_translator|av_readdata_pre [4]))) # (!\cpu_0|D_iw[28]~1_combout )

	.dataa(\cpu_0|D_iw[28]~1_combout ),
	.datab(\rsp_xbar_demux|src0_valid~combout ),
	.datac(\rsp_xbar_mux|src_payload~0_combout ),
	.datad(\cpu_0_jtag_debug_module_translator|av_readdata_pre [4]),
	.cin(gnd),
	.combout(\cpu_0|F_iw[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|F_iw[4]~6 .lut_mask = 16'hFDF5;
defparam \cpu_0|F_iw[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y17_N17
cycloneii_lcell_ff \cpu_0|D_iw[4] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|F_iw[4]~6_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|F_valid~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|D_iw [4]));

// Location: LCCOMB_X40_Y20_N16
cycloneii_lcell_comb \cpu_0|Equal132~0 (
// Equation(s):
// \cpu_0|Equal132~0_combout  = (!\cpu_0|D_iw [3] & !\cpu_0|D_iw [4])

	.dataa(vcc),
	.datab(\cpu_0|D_iw [3]),
	.datac(vcc),
	.datad(\cpu_0|D_iw [4]),
	.cin(gnd),
	.combout(\cpu_0|Equal132~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|Equal132~0 .lut_mask = 16'h0033;
defparam \cpu_0|Equal132~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y17_N4
cycloneii_lcell_comb \cpu_0|D_ctrl_implicit_dst_retaddr~0 (
// Equation(s):
// \cpu_0|D_ctrl_implicit_dst_retaddr~0_combout  = (!\cpu_0|D_iw [5] & (\cpu_0|Equal132~0_combout  & (!\cpu_0|D_iw [0] & !\cpu_0|D_iw [2])))

	.dataa(\cpu_0|D_iw [5]),
	.datab(\cpu_0|Equal132~0_combout ),
	.datac(\cpu_0|D_iw [0]),
	.datad(\cpu_0|D_iw [2]),
	.cin(gnd),
	.combout(\cpu_0|D_ctrl_implicit_dst_retaddr~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|D_ctrl_implicit_dst_retaddr~0 .lut_mask = 16'h0004;
defparam \cpu_0|D_ctrl_implicit_dst_retaddr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y17_N22
cycloneii_lcell_comb \cpu_0|D_dst_regnum[1]~0 (
// Equation(s):
// \cpu_0|D_dst_regnum[1]~0_combout  = (\cpu_0|D_ctrl_b_is_dst~1_combout  & (\cpu_0|D_iw [23])) # (!\cpu_0|D_ctrl_b_is_dst~1_combout  & ((\cpu_0|D_iw [18])))

	.dataa(\cpu_0|D_ctrl_b_is_dst~1_combout ),
	.datab(\cpu_0|D_iw [23]),
	.datac(\cpu_0|D_iw [18]),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu_0|D_dst_regnum[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|D_dst_regnum[1]~0 .lut_mask = 16'hD8D8;
defparam \cpu_0|D_dst_regnum[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y17_N24
cycloneii_lcell_comb \cpu_0|D_dst_regnum[1]~2 (
// Equation(s):
// \cpu_0|D_dst_regnum[1]~2_combout  = (\cpu_0|D_ctrl_implicit_dst_retaddr~0_combout ) # ((!\cpu_0|D_dst_regnum[4]~1_combout  & \cpu_0|D_dst_regnum[1]~0_combout ))

	.dataa(vcc),
	.datab(\cpu_0|D_dst_regnum[4]~1_combout ),
	.datac(\cpu_0|D_ctrl_implicit_dst_retaddr~0_combout ),
	.datad(\cpu_0|D_dst_regnum[1]~0_combout ),
	.cin(gnd),
	.combout(\cpu_0|D_dst_regnum[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|D_dst_regnum[1]~2 .lut_mask = 16'hF3F0;
defparam \cpu_0|D_dst_regnum[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y17_N25
cycloneii_lcell_ff \cpu_0|R_dst_regnum[1] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|D_dst_regnum[1]~2_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|R_dst_regnum [1]));

// Location: LCCOMB_X43_Y20_N0
cycloneii_lcell_comb \cpu_0|E_src1[5]~15 (
// Equation(s):
// \cpu_0|E_src1[5]~15_combout  = (\cpu_0|R_src1~26_combout  & (\cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b [5])) # (!\cpu_0|R_src1~26_combout  & ((\cpu_0|D_iw [9])))

	.dataa(\cpu_0|R_src1~26_combout ),
	.datab(\cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b [5]),
	.datac(vcc),
	.datad(\cpu_0|D_iw [9]),
	.cin(gnd),
	.combout(\cpu_0|E_src1[5]~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_src1[5]~15 .lut_mask = 16'hDD88;
defparam \cpu_0|E_src1[5]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y20_N1
cycloneii_lcell_ff \cpu_0|E_src1[5] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|E_src1[5]~15_combout ),
	.sdata(\cpu_0|F_pc_plus_one[3]~6_combout ),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\cpu_0|R_src1~27_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|E_src1 [5]));

// Location: LCCOMB_X42_Y20_N10
cycloneii_lcell_comb \cpu_0|E_logic_result[5]~0 (
// Equation(s):
// \cpu_0|E_logic_result[5]~0_combout  = (\cpu_0|E_src2 [5] & (\cpu_0|R_logic_op [1] $ (((\cpu_0|E_src1 [5] & \cpu_0|R_logic_op [0]))))) # (!\cpu_0|E_src2 [5] & ((\cpu_0|E_src1 [5] & (\cpu_0|R_logic_op [1])) # (!\cpu_0|E_src1 [5] & (!\cpu_0|R_logic_op [1] & 
// !\cpu_0|R_logic_op [0]))))

	.dataa(\cpu_0|E_src2 [5]),
	.datab(\cpu_0|E_src1 [5]),
	.datac(\cpu_0|R_logic_op [1]),
	.datad(\cpu_0|R_logic_op [0]),
	.cin(gnd),
	.combout(\cpu_0|E_logic_result[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_logic_result[5]~0 .lut_mask = 16'h68E1;
defparam \cpu_0|E_logic_result[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y16_N24
cycloneii_lcell_comb \cpu_0|W_alu_result[5]~15 (
// Equation(s):
// \cpu_0|W_alu_result[5]~15_combout  = (\cpu_0|R_ctrl_logic~regout  & (\cpu_0|E_logic_result[5]~0_combout )) # (!\cpu_0|R_ctrl_logic~regout  & ((\cpu_0|E_arith_result[5]~0_combout )))

	.dataa(\cpu_0|R_ctrl_logic~regout ),
	.datab(\cpu_0|E_logic_result[5]~0_combout ),
	.datac(vcc),
	.datad(\cpu_0|E_arith_result[5]~0_combout ),
	.cin(gnd),
	.combout(\cpu_0|W_alu_result[5]~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|W_alu_result[5]~15 .lut_mask = 16'hDD88;
defparam \cpu_0|W_alu_result[5]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y16_N25
cycloneii_lcell_ff \cpu_0|W_alu_result[5] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|W_alu_result[5]~15_combout ),
	.sdata(\cpu_0|E_shift_rot_result [5]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(\cpu_0|E_alu_result~22_combout ),
	.sload(\cpu_0|R_ctrl_shift_rot~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|W_alu_result [5]));

// Location: LCCOMB_X40_Y16_N26
cycloneii_lcell_comb \cmd_xbar_demux_001|src1_valid~3 (
// Equation(s):
// \cmd_xbar_demux_001|src1_valid~3_combout  = (\cpu_0|W_alu_result [6] & ((\cpu_0|W_alu_result [5]) # ((\cpu_0|W_alu_result [4] & \cpu_0|W_alu_result [3]))))

	.dataa(\cpu_0|W_alu_result [4]),
	.datab(\cpu_0|W_alu_result [3]),
	.datac(\cpu_0|W_alu_result [5]),
	.datad(\cpu_0|W_alu_result [6]),
	.cin(gnd),
	.combout(\cmd_xbar_demux_001|src1_valid~3_combout ),
	.cout());
// synopsys translate_off
defparam \cmd_xbar_demux_001|src1_valid~3 .lut_mask = 16'hF800;
defparam \cmd_xbar_demux_001|src1_valid~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y16_N20
cycloneii_lcell_comb \cmd_xbar_demux_001|src1_valid~2 (
// Equation(s):
// \cmd_xbar_demux_001|src1_valid~2_combout  = (\addr_router_001|Equal1~5_combout  & (\cpu_0_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout  & ((\cmd_xbar_demux_001|src1_valid~3_combout ) # (!\addr_router_001|Equal2~2_combout ))))

	.dataa(\addr_router_001|Equal1~5_combout ),
	.datab(\cmd_xbar_demux_001|src1_valid~3_combout ),
	.datac(\cpu_0_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout ),
	.datad(\addr_router_001|Equal2~2_combout ),
	.cin(gnd),
	.combout(\cmd_xbar_demux_001|src1_valid~2_combout ),
	.cout());
// synopsys translate_off
defparam \cmd_xbar_demux_001|src1_valid~2 .lut_mask = 16'h80A0;
defparam \cmd_xbar_demux_001|src1_valid~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N28
cycloneii_lcell_comb \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|local_read~1 (
// Equation(s):
// \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|local_read~1_combout  = (\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|local_read~0_combout  & ((\cmd_xbar_mux_001|src_valid~0_combout ) # 
// ((\cmd_xbar_mux_001|saved_grant [1] & \cmd_xbar_demux_001|src1_valid~2_combout ))))

	.dataa(\cmd_xbar_mux_001|src_valid~0_combout ),
	.datab(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|local_read~0_combout ),
	.datac(\cmd_xbar_mux_001|saved_grant [1]),
	.datad(\cmd_xbar_demux_001|src1_valid~2_combout ),
	.cin(gnd),
	.combout(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|local_read~1_combout ),
	.cout());
// synopsys translate_off
defparam \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|local_read~1 .lut_mask = 16'hC888;
defparam \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|local_read~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y15_N25
cycloneii_lcell_ff \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][74] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~6_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][74]~regout ));

// Location: LCCOMB_X34_Y15_N24
cycloneii_lcell_comb \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~6 (
// Equation(s):
// \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~6_combout  = (\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [2] & 
// (((\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][74]~regout )))) # (!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [2] & 
// (\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|local_read~1_combout  & ((!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|WideOr0~combout ))))

	.dataa(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [2]),
	.datab(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|local_read~1_combout ),
	.datac(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][74]~regout ),
	.datad(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|WideOr0~combout ),
	.cin(gnd),
	.combout(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~6_combout ),
	.cout());
// synopsys translate_off
defparam \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~6 .lut_mask = 16'hA0E4;
defparam \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y15_N19
cycloneii_lcell_ff \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~6_combout ),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]~regout ));

// Location: LCCOMB_X34_Y15_N30
cycloneii_lcell_comb \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1 (
// Equation(s):
// \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout  = (\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & 
// (((\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]~regout )))) # (!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & 
// (!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|WideOr0~combout  & (\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|local_read~1_combout )))

	.dataa(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|WideOr0~combout ),
	.datab(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|local_read~1_combout ),
	.datac(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]~regout ),
	.datad(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout ),
	.cout());
// synopsys translate_off
defparam \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1 .lut_mask = 16'hF044;
defparam \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y15_N31
cycloneii_lcell_ff \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~regout ));

// Location: LCCOMB_X34_Y15_N14
cycloneii_lcell_comb \sram_0|is_read~0 (
// Equation(s):
// \sram_0|is_read~0_combout  = (!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [2] & (\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|local_read~1_combout  & 
// (\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout  & \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|WideOr0~combout )))

	.dataa(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [2]),
	.datab(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|local_read~1_combout ),
	.datac(\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout ),
	.datad(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|WideOr0~combout ),
	.cin(gnd),
	.combout(\sram_0|is_read~0_combout ),
	.cout());
// synopsys translate_off
defparam \sram_0|is_read~0 .lut_mask = 16'h4000;
defparam \sram_0|is_read~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y15_N15
cycloneii_lcell_ff \sram_0|is_read (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\sram_0|is_read~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\sram_0|is_read~regout ));

// Location: LCFF_X34_Y15_N5
cycloneii_lcell_ff \sram_0|readdatavalid (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\sram_0|is_read~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\sram_0|readdatavalid~regout ));

// Location: LCCOMB_X34_Y15_N4
cycloneii_lcell_comb \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|rp_valid (
// Equation(s):
// \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|rp_valid~combout  = (\sram_0|readdatavalid~regout ) # ((\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~regout  & 
// \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0]))

	.dataa(vcc),
	.datab(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~regout ),
	.datac(\sram_0|readdatavalid~regout ),
	.datad(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0]),
	.cin(gnd),
	.combout(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|rp_valid~combout ),
	.cout());
// synopsys translate_off
defparam \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|rp_valid .lut_mask = 16'hFCF0;
defparam \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|rp_valid .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y17_N31
cycloneii_lcell_ff \width_adapter_001|data_reg[13] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\width_adapter_001|data_reg~6_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|rp_valid~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\width_adapter_001|data_reg [13]));

// Location: LCCOMB_X35_Y20_N26
cycloneii_lcell_comb \width_adapter_001|out_data[13] (
// Equation(s):
// \width_adapter_001|out_data [13] = (\width_adapter_001|data_reg [13]) # ((!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout  & \sram_0|readdata [13]))

	.dataa(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout ),
	.datab(vcc),
	.datac(\sram_0|readdata [13]),
	.datad(\width_adapter_001|data_reg [13]),
	.cin(gnd),
	.combout(\width_adapter_001|out_data [13]),
	.cout());
// synopsys translate_off
defparam \width_adapter_001|out_data[13] .lut_mask = 16'hFF50;
defparam \width_adapter_001|out_data[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N18
cycloneii_lcell_comb \cpu_0|F_iw[13]~24 (
// Equation(s):
// \cpu_0|F_iw[13]~24_combout  = ((\rsp_xbar_mux|src_payload~5_combout ) # ((\rsp_xbar_demux_001|src0_valid~0_combout  & \width_adapter_001|out_data [13]))) # (!\cpu_0|D_iw[28]~1_combout )

	.dataa(\cpu_0|D_iw[28]~1_combout ),
	.datab(\rsp_xbar_mux|src_payload~5_combout ),
	.datac(\rsp_xbar_demux_001|src0_valid~0_combout ),
	.datad(\width_adapter_001|out_data [13]),
	.cin(gnd),
	.combout(\cpu_0|F_iw[13]~24_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|F_iw[13]~24 .lut_mask = 16'hFDDD;
defparam \cpu_0|F_iw[13]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y20_N19
cycloneii_lcell_ff \cpu_0|D_iw[13] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|F_iw[13]~24_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|F_valid~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|D_iw [13]));

// Location: LCCOMB_X47_Y17_N2
cycloneii_lcell_comb \cpu_0|D_ctrl_break~0 (
// Equation(s):
// \cpu_0|D_ctrl_break~0_combout  = (\cpu_0|Equal2~9_combout  & (\cpu_0|D_iw [13] & (\cpu_0|Equal2~0_combout  & \cpu_0|D_iw [16])))

	.dataa(\cpu_0|Equal2~9_combout ),
	.datab(\cpu_0|D_iw [13]),
	.datac(\cpu_0|Equal2~0_combout ),
	.datad(\cpu_0|D_iw [16]),
	.cin(gnd),
	.combout(\cpu_0|D_ctrl_break~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|D_ctrl_break~0 .lut_mask = 16'h8000;
defparam \cpu_0|D_ctrl_break~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y17_N18
cycloneii_lcell_comb \cpu_0|D_ctrl_break~1 (
// Equation(s):
// \cpu_0|D_ctrl_break~1_combout  = (\cpu_0|D_iw [15] & (!\cpu_0|D_iw [12] & (!\cpu_0|D_iw [14] & \cpu_0|D_ctrl_break~0_combout )))

	.dataa(\cpu_0|D_iw [15]),
	.datab(\cpu_0|D_iw [12]),
	.datac(\cpu_0|D_iw [14]),
	.datad(\cpu_0|D_ctrl_break~0_combout ),
	.cin(gnd),
	.combout(\cpu_0|D_ctrl_break~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|D_ctrl_break~1 .lut_mask = 16'h0200;
defparam \cpu_0|D_ctrl_break~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y17_N19
cycloneii_lcell_ff \cpu_0|R_ctrl_break (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|D_ctrl_break~1_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|R_ctrl_break~regout ));

// Location: LCCOMB_X42_Y17_N8
cycloneii_lcell_comb \cpu_0|W_status_reg_pie_inst_nxt~0 (
// Equation(s):
// \cpu_0|W_status_reg_pie_inst_nxt~0_combout  = (\cpu_0|R_ctrl_break~regout ) # (\cpu_0|R_ctrl_exception~regout )

	.dataa(vcc),
	.datab(\cpu_0|R_ctrl_break~regout ),
	.datac(vcc),
	.datad(\cpu_0|R_ctrl_exception~regout ),
	.cin(gnd),
	.combout(\cpu_0|W_status_reg_pie_inst_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|W_status_reg_pie_inst_nxt~0 .lut_mask = 16'hFFCC;
defparam \cpu_0|W_status_reg_pie_inst_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N22
cycloneii_lcell_comb \cpu_0|F_pc_no_crst_nxt[0]~2 (
// Equation(s):
// \cpu_0|F_pc_no_crst_nxt[0]~2_combout  = (!\cpu_0|W_status_reg_pie_inst_nxt~0_combout  & ((\cpu_0|F_pc_sel_nxt~0_combout  & (\cpu_0|E_arith_result[2]~4_combout )) # (!\cpu_0|F_pc_sel_nxt~0_combout  & ((\cpu_0|F_pc_plus_one[0]~0_combout )))))

	.dataa(\cpu_0|E_arith_result[2]~4_combout ),
	.datab(\cpu_0|W_status_reg_pie_inst_nxt~0_combout ),
	.datac(\cpu_0|F_pc_plus_one[0]~0_combout ),
	.datad(\cpu_0|F_pc_sel_nxt~0_combout ),
	.cin(gnd),
	.combout(\cpu_0|F_pc_no_crst_nxt[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|F_pc_no_crst_nxt[0]~2 .lut_mask = 16'h2230;
defparam \cpu_0|F_pc_no_crst_nxt[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y17_N23
cycloneii_lcell_ff \cpu_0|F_pc[0] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|F_pc_no_crst_nxt[0]~2_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|W_valid~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|F_pc [0]));

// Location: LCCOMB_X34_Y16_N30
cycloneii_lcell_comb \cmd_xbar_mux|src_data[38] (
// Equation(s):
// \cmd_xbar_mux|src_data [38] = (\cpu_0|W_alu_result [2] & ((\cmd_xbar_mux|saved_grant [1]) # ((\cmd_xbar_mux|saved_grant [0] & \cpu_0|F_pc [0])))) # (!\cpu_0|W_alu_result [2] & (\cmd_xbar_mux|saved_grant [0] & ((\cpu_0|F_pc [0]))))

	.dataa(\cpu_0|W_alu_result [2]),
	.datab(\cmd_xbar_mux|saved_grant [0]),
	.datac(\cmd_xbar_mux|saved_grant [1]),
	.datad(\cpu_0|F_pc [0]),
	.cin(gnd),
	.combout(\cmd_xbar_mux|src_data [38]),
	.cout());
// synopsys translate_off
defparam \cmd_xbar_mux|src_data[38] .lut_mask = 16'hECA0;
defparam \cmd_xbar_mux|src_data[38] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N6
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|Equal0~2 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|Equal0~2_combout  = (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|Equal0~1_combout  & (!\cmd_xbar_mux|src_data [38] & 
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|Equal0~0_combout ))

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|Equal0~1_combout ),
	.datab(vcc),
	.datac(\cmd_xbar_mux|src_data [38]),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|Equal0~0_combout ),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|Equal0~2 .lut_mask = 16'h0A00;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N16
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|monitor_ready~0 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|monitor_ready~0_combout  = (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|comb~0_combout  & 
// (\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|m0_write~0_combout  & (\cmd_xbar_mux|WideOr1~combout  & \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|Equal0~2_combout )))

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|comb~0_combout ),
	.datab(\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|m0_write~0_combout ),
	.datac(\cmd_xbar_mux|WideOr1~combout ),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|Equal0~2_combout ),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|monitor_ready~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|monitor_ready~0 .lut_mask = 16'h8000;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|monitor_ready~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N20
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_single_step_mode~0 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_single_step_mode~0_combout  = (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|monitor_ready~0_combout  & (\cmd_xbar_mux|saved_grant [1] & 
// ((\cpu_0|d_writedata [3])))) # (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|monitor_ready~0_combout  & (((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_single_step_mode~regout ))))

	.dataa(\cmd_xbar_mux|saved_grant [1]),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|monitor_ready~0_combout ),
	.datac(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_single_step_mode~regout ),
	.datad(\cpu_0|d_writedata [3]),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_single_step_mode~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_single_step_mode~0 .lut_mask = 16'hB830;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_single_step_mode~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y21_N21
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_single_step_mode (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_single_step_mode~0_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_single_step_mode~regout ));

// Location: LCCOMB_X41_Y21_N8
cycloneii_lcell_comb \cpu_0_jtag_debug_module_translator|av_readdata_pre[3]~0 (
// Equation(s):
// \cpu_0_jtag_debug_module_translator|av_readdata_pre[3]~0_combout  = (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|Equal0~2_combout  & 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_single_step_mode~regout )) # (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|Equal0~2_combout  & 
// ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_reg_readdata~0_combout )))

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|Equal0~2_combout ),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_single_step_mode~regout ),
	.datac(vcc),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.cin(gnd),
	.combout(\cpu_0_jtag_debug_module_translator|av_readdata_pre[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0_jtag_debug_module_translator|av_readdata_pre[3]~0 .lut_mask = 16'hDD88;
defparam \cpu_0_jtag_debug_module_translator|av_readdata_pre[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y21_N9
cycloneii_lcell_ff \cpu_0_jtag_debug_module_translator|av_readdata_pre[3] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0_jtag_debug_module_translator|av_readdata_pre[3]~0_combout ),
	.sdata(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a [3]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\cmd_xbar_mux|src_data [46]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0_jtag_debug_module_translator|av_readdata_pre [3]));

// Location: LCFF_X33_Y18_N15
cycloneii_lcell_ff \sram_0|readdata[3] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\sram_0_external_interface_DQ[3]~3 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\sram_0|readdata [3]));

// Location: LCCOMB_X33_Y18_N14
cycloneii_lcell_comb \rsp_xbar_mux|src_payload~1 (
// Equation(s):
// \rsp_xbar_mux|src_payload~1_combout  = (\rsp_xbar_demux_001|src0_valid~0_combout  & ((\width_adapter_001|data_reg [3]) # ((\sram_0|readdata [3] & !\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout 
// ))))

	.dataa(\width_adapter_001|data_reg [3]),
	.datab(\rsp_xbar_demux_001|src0_valid~0_combout ),
	.datac(\sram_0|readdata [3]),
	.datad(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout ),
	.cin(gnd),
	.combout(\rsp_xbar_mux|src_payload~1_combout ),
	.cout());
// synopsys translate_off
defparam \rsp_xbar_mux|src_payload~1 .lut_mask = 16'h88C8;
defparam \rsp_xbar_mux|src_payload~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N28
cycloneii_lcell_comb \cpu_0|F_iw[3]~7 (
// Equation(s):
// \cpu_0|F_iw[3]~7_combout  = ((\rsp_xbar_mux|src_payload~1_combout ) # ((\rsp_xbar_demux|src0_valid~combout  & \cpu_0_jtag_debug_module_translator|av_readdata_pre [3]))) # (!\cpu_0|D_iw[28]~1_combout )

	.dataa(\cpu_0|D_iw[28]~1_combout ),
	.datab(\rsp_xbar_demux|src0_valid~combout ),
	.datac(\cpu_0_jtag_debug_module_translator|av_readdata_pre [3]),
	.datad(\rsp_xbar_mux|src_payload~1_combout ),
	.cin(gnd),
	.combout(\cpu_0|F_iw[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|F_iw[3]~7 .lut_mask = 16'hFFD5;
defparam \cpu_0|F_iw[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y18_N29
cycloneii_lcell_ff \cpu_0|D_iw[3] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|F_iw[3]~7_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|F_valid~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|D_iw [3]));

// Location: LCCOMB_X45_Y16_N24
cycloneii_lcell_comb \cpu_0|E_mem_byte_en[0]~7 (
// Equation(s):
// \cpu_0|E_mem_byte_en[0]~7_combout  = (\cpu_0|D_iw [4]) # ((!\cpu_0|E_arith_result[1]~6_combout  & ((\cpu_0|D_iw [3]) # (!\cpu_0|E_arith_result[0]~5_combout ))))

	.dataa(\cpu_0|D_iw [4]),
	.datab(\cpu_0|D_iw [3]),
	.datac(\cpu_0|E_arith_result[1]~6_combout ),
	.datad(\cpu_0|E_arith_result[0]~5_combout ),
	.cin(gnd),
	.combout(\cpu_0|E_mem_byte_en[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_mem_byte_en[0]~7 .lut_mask = 16'hAEAF;
defparam \cpu_0|E_mem_byte_en[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y16_N25
cycloneii_lcell_ff \cpu_0|d_byteenable[0] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|E_mem_byte_en[0]~7_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|d_byteenable [0]));

// Location: LCCOMB_X45_Y16_N26
cycloneii_lcell_comb \cmd_xbar_mux_001|src_data[34] (
// Equation(s):
// \cmd_xbar_mux_001|src_data [34] = (\cmd_xbar_mux_001|saved_grant [0]) # ((\cpu_0|d_byteenable [2] & \cmd_xbar_mux_001|saved_grant [1]))

	.dataa(\cmd_xbar_mux_001|saved_grant [0]),
	.datab(vcc),
	.datac(\cpu_0|d_byteenable [2]),
	.datad(\cmd_xbar_mux_001|saved_grant [1]),
	.cin(gnd),
	.combout(\cmd_xbar_mux_001|src_data [34]),
	.cout());
// synopsys translate_off
defparam \cmd_xbar_mux_001|src_data[34] .lut_mask = 16'hFAAA;
defparam \cmd_xbar_mux_001|src_data[34] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N2
cycloneii_lcell_comb \width_adapter|address_reg[13]~1 (
// Equation(s):
// \width_adapter|address_reg[13]~1_combout  = ((!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [2] & ((\push_button_i_s1_translator|waitrequest_reset_override~regout ) # 
// (!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|WideOr0~combout )))) # (!\width_adapter|use_reg~regout )

	.dataa(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [2]),
	.datab(\push_button_i_s1_translator|waitrequest_reset_override~regout ),
	.datac(\width_adapter|use_reg~regout ),
	.datad(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|WideOr0~combout ),
	.cin(gnd),
	.combout(\width_adapter|address_reg[13]~1_combout ),
	.cout());
// synopsys translate_off
defparam \width_adapter|address_reg[13]~1 .lut_mask = 16'h4F5F;
defparam \width_adapter|address_reg[13]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y16_N27
cycloneii_lcell_ff \width_adapter|byteen_reg[0] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cmd_xbar_mux_001|src_data [34]),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(\width_adapter|use_reg~regout ),
	.sload(gnd),
	.ena(\width_adapter|address_reg[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\width_adapter|byteen_reg [0]));

// Location: LCCOMB_X45_Y16_N18
cycloneii_lcell_comb \width_adapter|out_data[16]~19 (
// Equation(s):
// \width_adapter|out_data[16]~19_combout  = (\width_adapter|use_reg~regout  & (((\width_adapter|byteen_reg [0])))) # (!\width_adapter|use_reg~regout  & (\cmd_xbar_mux_001|saved_grant [1] & (\cpu_0|d_byteenable [0])))

	.dataa(\width_adapter|use_reg~regout ),
	.datab(\cmd_xbar_mux_001|saved_grant [1]),
	.datac(\cpu_0|d_byteenable [0]),
	.datad(\width_adapter|byteen_reg [0]),
	.cin(gnd),
	.combout(\width_adapter|out_data[16]~19_combout ),
	.cout());
// synopsys translate_off
defparam \width_adapter|out_data[16]~19 .lut_mask = 16'hEA40;
defparam \width_adapter|out_data[16]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y16_N8
cycloneii_lcell_comb \cmd_xbar_mux_001|src_data[35] (
// Equation(s):
// \cmd_xbar_mux_001|src_data [35] = (\cmd_xbar_mux_001|saved_grant [0]) # ((\cmd_xbar_mux_001|saved_grant [1] & \cpu_0|d_byteenable [3]))

	.dataa(vcc),
	.datab(\cmd_xbar_mux_001|saved_grant [1]),
	.datac(\cmd_xbar_mux_001|saved_grant [0]),
	.datad(\cpu_0|d_byteenable [3]),
	.cin(gnd),
	.combout(\cmd_xbar_mux_001|src_data [35]),
	.cout());
// synopsys translate_off
defparam \cmd_xbar_mux_001|src_data[35] .lut_mask = 16'hFCF0;
defparam \cmd_xbar_mux_001|src_data[35] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y16_N9
cycloneii_lcell_ff \width_adapter|byteen_reg[1] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cmd_xbar_mux_001|src_data [35]),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(\width_adapter|use_reg~regout ),
	.sload(gnd),
	.ena(\width_adapter|address_reg[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\width_adapter|byteen_reg [1]));

// Location: LCCOMB_X45_Y16_N30
cycloneii_lcell_comb \width_adapter|out_data[17]~18 (
// Equation(s):
// \width_adapter|out_data[17]~18_combout  = (\width_adapter|use_reg~regout  & (((\width_adapter|byteen_reg [1])))) # (!\width_adapter|use_reg~regout  & (\cpu_0|d_byteenable [1] & (\cmd_xbar_mux_001|saved_grant [1])))

	.dataa(\cpu_0|d_byteenable [1]),
	.datab(\cmd_xbar_mux_001|saved_grant [1]),
	.datac(\width_adapter|byteen_reg [1]),
	.datad(\width_adapter|use_reg~regout ),
	.cin(gnd),
	.combout(\width_adapter|out_data[17]~18_combout ),
	.cout());
// synopsys translate_off
defparam \width_adapter|out_data[17]~18 .lut_mask = 16'hF088;
defparam \width_adapter|out_data[17]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y16_N28
cycloneii_lcell_comb \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|WideOr0 (
// Equation(s):
// \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|WideOr0~combout  = (\width_adapter|out_data[16]~19_combout ) # ((\width_adapter|out_data[17]~18_combout ) # ((!\width_adapter|use_reg~regout  & \cmd_xbar_mux_001|saved_grant [0])))

	.dataa(\width_adapter|use_reg~regout ),
	.datab(\width_adapter|out_data[16]~19_combout ),
	.datac(\cmd_xbar_mux_001|saved_grant [0]),
	.datad(\width_adapter|out_data[17]~18_combout ),
	.cin(gnd),
	.combout(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|WideOr0~combout ),
	.cout());
// synopsys translate_off
defparam \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|WideOr0 .lut_mask = 16'hFFDC;
defparam \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|WideOr0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N8
cycloneii_lcell_comb \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|cp_ready (
// Equation(s):
// \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|cp_ready~combout  = (\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [2]) # ((!\push_button_i_s1_translator|waitrequest_reset_override~regout  & 
// \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|WideOr0~combout ))

	.dataa(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [2]),
	.datab(vcc),
	.datac(\push_button_i_s1_translator|waitrequest_reset_override~regout ),
	.datad(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|WideOr0~combout ),
	.cin(gnd),
	.combout(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|cp_ready~combout ),
	.cout());
// synopsys translate_off
defparam \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|cp_ready .lut_mask = 16'hAFAA;
defparam \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|cp_ready .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N10
cycloneii_lcell_comb \width_adapter|count~0 (
// Equation(s):
// \width_adapter|count~0_combout  = (\width_adapter|use_reg~regout  & ((\width_adapter|count [0] $ (!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|cp_ready~combout )))) # (!\width_adapter|use_reg~regout  & ((\width_adapter|count [0]) # 
// ((\cmd_xbar_mux_001|WideOr1~combout  & !\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|cp_ready~combout ))))

	.dataa(\width_adapter|use_reg~regout ),
	.datab(\cmd_xbar_mux_001|WideOr1~combout ),
	.datac(\width_adapter|count [0]),
	.datad(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|cp_ready~combout ),
	.cin(gnd),
	.combout(\width_adapter|count~0_combout ),
	.cout());
// synopsys translate_off
defparam \width_adapter|count~0 .lut_mask = 16'hF05E;
defparam \width_adapter|count~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y15_N11
cycloneii_lcell_ff \width_adapter|count[0] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\width_adapter|count~0_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\width_adapter|count [0]));

// Location: LCCOMB_X35_Y15_N12
cycloneii_lcell_comb \width_adapter|use_reg~0 (
// Equation(s):
// \width_adapter|use_reg~0_combout  = (\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|cp_ready~combout  & (((\width_adapter|use_reg~regout )))) # (!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|cp_ready~combout  & 
// ((\width_adapter|use_reg~regout  & ((!\width_adapter|count [0]))) # (!\width_adapter|use_reg~regout  & (\cmd_xbar_mux_001|WideOr1~combout ))))

	.dataa(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|cp_ready~combout ),
	.datab(\cmd_xbar_mux_001|WideOr1~combout ),
	.datac(\width_adapter|use_reg~regout ),
	.datad(\width_adapter|count [0]),
	.cin(gnd),
	.combout(\width_adapter|use_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \width_adapter|use_reg~0 .lut_mask = 16'hA4F4;
defparam \width_adapter|use_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y15_N13
cycloneii_lcell_ff \width_adapter|use_reg (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\width_adapter|use_reg~0_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\width_adapter|use_reg~regout ));

// Location: LCCOMB_X35_Y15_N16
cycloneii_lcell_comb \width_adapter|address_reg~0 (
// Equation(s):
// \width_adapter|address_reg~0_combout  = \width_adapter|address_reg [1] $ (((!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [2] & ((\push_button_i_s1_translator|waitrequest_reset_override~regout ) # 
// (!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|WideOr0~combout )))))

	.dataa(\push_button_i_s1_translator|waitrequest_reset_override~regout ),
	.datab(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [2]),
	.datac(\width_adapter|address_reg [1]),
	.datad(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|WideOr0~combout ),
	.cin(gnd),
	.combout(\width_adapter|address_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \width_adapter|address_reg~0 .lut_mask = 16'hD2C3;
defparam \width_adapter|address_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y15_N17
cycloneii_lcell_ff \width_adapter|address_reg[1] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\width_adapter|address_reg~0_combout ),
	.sdata(vcc),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\width_adapter|use_reg~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\width_adapter|address_reg [1]));

// Location: LCCOMB_X33_Y15_N28
cycloneii_lcell_comb \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~4 (
// Equation(s):
// \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~4_combout  = (\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & 
// (\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][19]~regout )) # (!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & (((\width_adapter|use_reg~regout  & 
// \width_adapter|address_reg [1]))))

	.dataa(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][19]~regout ),
	.datab(\width_adapter|use_reg~regout ),
	.datac(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datad(\width_adapter|address_reg [1]),
	.cin(gnd),
	.combout(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~4_combout ),
	.cout());
// synopsys translate_off
defparam \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~4 .lut_mask = 16'hACA0;
defparam \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y15_N29
cycloneii_lcell_ff \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][19] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~4_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][19]~regout ));

// Location: LCFF_X35_Y15_N21
cycloneii_lcell_ff \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][49] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~11_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][49]~regout ));

// Location: LCCOMB_X35_Y15_N20
cycloneii_lcell_comb \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~11 (
// Equation(s):
// \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~11_combout  = (\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [2] & 
// (((\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][49]~regout )))) # (!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [2] & ((\cmd_xbar_mux_001|saved_grant [1]) # 
// ((\cmd_xbar_mux_001|saved_grant [0]))))

	.dataa(\cmd_xbar_mux_001|saved_grant [1]),
	.datab(\cmd_xbar_mux_001|saved_grant [0]),
	.datac(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][49]~regout ),
	.datad(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [2]),
	.cin(gnd),
	.combout(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~11_combout ),
	.cout());
// synopsys translate_off
defparam \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~11 .lut_mask = 16'hF0EE;
defparam \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y15_N17
cycloneii_lcell_ff \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][48] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~11_combout ),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][48]~regout ));

// Location: LCCOMB_X33_Y15_N4
cycloneii_lcell_comb \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~9 (
// Equation(s):
// \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~9_combout  = (\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & 
// (\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][48]~regout )) # (!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & (((\cmd_xbar_mux_001|saved_grant [0]) # 
// (\cmd_xbar_mux_001|saved_grant [1]))))

	.dataa(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datab(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][48]~regout ),
	.datac(\cmd_xbar_mux_001|saved_grant [0]),
	.datad(\cmd_xbar_mux_001|saved_grant [1]),
	.cin(gnd),
	.combout(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~9_combout ),
	.cout());
// synopsys translate_off
defparam \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~9 .lut_mask = 16'hDDD8;
defparam \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y15_N5
cycloneii_lcell_ff \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][48] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~9_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][48]~regout ));

// Location: LCCOMB_X33_Y15_N10
cycloneii_lcell_comb \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|comb~0 (
// Equation(s):
// \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|comb~0_combout  = (\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0] & ((\sram_0|readdatavalid~regout ) # 
// (\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~regout )))

	.dataa(\sram_0|readdatavalid~regout ),
	.datab(vcc),
	.datac(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0]),
	.datad(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~regout ),
	.cin(gnd),
	.combout(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|comb~0 .lut_mask = 16'hF0A0;
defparam \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y15_N6
cycloneii_lcell_comb \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|comb~0 (
// Equation(s):
// \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|comb~0_combout  = (\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|comb~0_combout  & 
// (\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][19]~regout )) # (!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|comb~0_combout  & 
// ((\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset [1])))

	.dataa(vcc),
	.datab(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][19]~regout ),
	.datac(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset [1]),
	.datad(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|comb~0_combout ),
	.cin(gnd),
	.combout(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|comb~0 .lut_mask = 16'hCCF0;
defparam \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y15_N12
cycloneii_lcell_comb \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|Add2~0 (
// Equation(s):
// \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|Add2~0_combout  = (\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][51]~regout  & 
// (\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|comb~1_combout  & VCC)) # (!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][51]~regout  & 
// (\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|comb~1_combout  $ (VCC)))
// \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|Add2~1  = CARRY((!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][51]~regout  & 
// \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|comb~1_combout ))

	.dataa(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][51]~regout ),
	.datab(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|comb~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|Add2~0_combout ),
	.cout(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|Add2~1 ));
// synopsys translate_off
defparam \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|Add2~0 .lut_mask = 16'h9944;
defparam \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y15_N2
cycloneii_lcell_comb \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|p1_burst_uncompress_address_offset[0] (
// Equation(s):
// \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|p1_burst_uncompress_address_offset [0] = (\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][48]~regout  & 
// \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|Add2~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][48]~regout ),
	.datad(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|Add2~0_combout ),
	.cin(gnd),
	.combout(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|p1_burst_uncompress_address_offset [0]),
	.cout());
// synopsys translate_off
defparam \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|p1_burst_uncompress_address_offset[0] .lut_mask = 16'hF000;
defparam \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|p1_burst_uncompress_address_offset[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y15_N3
cycloneii_lcell_ff \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset[0] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|p1_burst_uncompress_address_offset [0]),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset [0]));

// Location: LCCOMB_X33_Y15_N20
cycloneii_lcell_comb \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|comb~1 (
// Equation(s):
// \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|comb~1_combout  = (\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset [0] & (((!\sram_0|readdatavalid~regout  & 
// !\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~regout )) # (!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0])))

	.dataa(\sram_0|readdatavalid~regout ),
	.datab(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset [0]),
	.datac(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0]),
	.datad(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~regout ),
	.cin(gnd),
	.combout(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|comb~1_combout ),
	.cout());
// synopsys translate_off
defparam \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|comb~1 .lut_mask = 16'h0C4C;
defparam \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|comb~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y15_N14
cycloneii_lcell_comb \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|Add2~2 (
// Equation(s):
// \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|Add2~2_combout  = \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][51]~regout  $ 
// (\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|Add2~1  $ (\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|comb~0_combout ))

	.dataa(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][51]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|comb~0_combout ),
	.cin(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|Add2~1 ),
	.combout(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|Add2~2_combout ),
	.cout());
// synopsys translate_off
defparam \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|Add2~2 .lut_mask = 16'hA55A;
defparam \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y15_N24
cycloneii_lcell_comb \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|p1_burst_uncompress_address_offset[1] (
// Equation(s):
// \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|p1_burst_uncompress_address_offset [1] = (\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][48]~regout  & 
// \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|Add2~2_combout )

	.dataa(vcc),
	.datab(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][48]~regout ),
	.datac(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|Add2~2_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|p1_burst_uncompress_address_offset [1]),
	.cout());
// synopsys translate_off
defparam \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|p1_burst_uncompress_address_offset[1] .lut_mask = 16'hC0C0;
defparam \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|p1_burst_uncompress_address_offset[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y15_N25
cycloneii_lcell_ff \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset[1] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|p1_burst_uncompress_address_offset [1]),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset [1]));

// Location: LCCOMB_X33_Y15_N22
cycloneii_lcell_comb \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base~0 (
// Equation(s):
// \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base~0_combout  = (!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][48]~regout  & 
// \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][19]~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][48]~regout ),
	.datad(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][19]~regout ),
	.cin(gnd),
	.combout(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base~0_combout ),
	.cout());
// synopsys translate_off
defparam \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base~0 .lut_mask = 16'h0F00;
defparam \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y15_N23
cycloneii_lcell_ff \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base[1] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base~0_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base [1]));

// Location: LCCOMB_X33_Y15_N0
cycloneii_lcell_comb \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0 (
// Equation(s):
// \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout  = (\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|comb~0_combout  & 
// (\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][19]~regout )) # (!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|comb~0_combout  & 
// (((\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset [1]) # (\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base [1]))))

	.dataa(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|comb~0_combout ),
	.datab(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][19]~regout ),
	.datac(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_offset [1]),
	.datad(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|burst_uncompress_address_base [1]),
	.cin(gnd),
	.combout(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0 .lut_mask = 16'hDDD8;
defparam \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y17_N1
cycloneii_lcell_ff \sram_0|readdata[0] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\sram_0_external_interface_DQ[0]~0 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\sram_0|readdata [0]));

// Location: LCCOMB_X34_Y18_N8
cycloneii_lcell_comb \width_adapter_001|data_reg~2 (
// Equation(s):
// \width_adapter_001|data_reg~2_combout  = (!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout  & (!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout  & 
// ((\width_adapter_001|data_reg [0]) # (\sram_0|readdata [0]))))

	.dataa(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout ),
	.datab(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout ),
	.datac(\width_adapter_001|data_reg [0]),
	.datad(\sram_0|readdata [0]),
	.cin(gnd),
	.combout(\width_adapter_001|data_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \width_adapter_001|data_reg~2 .lut_mask = 16'h1110;
defparam \width_adapter_001|data_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y18_N9
cycloneii_lcell_ff \width_adapter_001|data_reg[0] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\width_adapter_001|data_reg~2_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|rp_valid~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\width_adapter_001|data_reg [0]));

// Location: LCCOMB_X35_Y17_N18
cycloneii_lcell_comb \cpu_0|F_iw[0]~20 (
// Equation(s):
// \cpu_0|F_iw[0]~20_combout  = (\rsp_xbar_demux_001|src0_valid~0_combout  & ((\width_adapter_001|data_reg [0]) # ((\sram_0|readdata [0] & !\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout ))))

	.dataa(\sram_0|readdata [0]),
	.datab(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout ),
	.datac(\width_adapter_001|data_reg [0]),
	.datad(\rsp_xbar_demux_001|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\cpu_0|F_iw[0]~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|F_iw[0]~20 .lut_mask = 16'hF200;
defparam \cpu_0|F_iw[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N2
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[0]~1 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[0]~1_combout  = (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable [0] & 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|Equal0~1_combout  & (\cmd_xbar_mux|src_data [38] & \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|Equal0~0_combout )))

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable [0]),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|Equal0~1_combout ),
	.datac(\cmd_xbar_mux|src_data [38]),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|Equal0~0_combout ),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[0]~1 .lut_mask = 16'h4000;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N26
cycloneii_lcell_comb \cpu_0_jtag_debug_module_translator|av_readdata_pre[0]~1 (
// Equation(s):
// \cpu_0_jtag_debug_module_translator|av_readdata_pre[0]~1_combout  = (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|Equal0~2_combout  & 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|monitor_error~regout )) # (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|Equal0~2_combout  & 
// ((\cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[0]~1_combout )))

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|monitor_error~regout ),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|readdata[0]~1_combout ),
	.datac(vcc),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|Equal0~2_combout ),
	.cin(gnd),
	.combout(\cpu_0_jtag_debug_module_translator|av_readdata_pre[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0_jtag_debug_module_translator|av_readdata_pre[0]~1 .lut_mask = 16'hAACC;
defparam \cpu_0_jtag_debug_module_translator|av_readdata_pre[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y21_N27
cycloneii_lcell_ff \cpu_0_jtag_debug_module_translator|av_readdata_pre[0] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0_jtag_debug_module_translator|av_readdata_pre[0]~1_combout ),
	.sdata(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a [0]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\cmd_xbar_mux|src_data [46]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0_jtag_debug_module_translator|av_readdata_pre [0]));

// Location: LCCOMB_X33_Y19_N24
cycloneii_lcell_comb \cpu_0|F_iw[0]~21 (
// Equation(s):
// \cpu_0|F_iw[0]~21_combout  = (\cpu_0|D_iw[28]~1_combout  & ((\cpu_0|F_iw[0]~20_combout ) # ((\rsp_xbar_demux|src0_valid~combout  & \cpu_0_jtag_debug_module_translator|av_readdata_pre [0]))))

	.dataa(\cpu_0|D_iw[28]~1_combout ),
	.datab(\rsp_xbar_demux|src0_valid~combout ),
	.datac(\cpu_0|F_iw[0]~20_combout ),
	.datad(\cpu_0_jtag_debug_module_translator|av_readdata_pre [0]),
	.cin(gnd),
	.combout(\cpu_0|F_iw[0]~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|F_iw[0]~21 .lut_mask = 16'hA8A0;
defparam \cpu_0|F_iw[0]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y19_N25
cycloneii_lcell_ff \cpu_0|D_iw[0] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|F_iw[0]~21_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|F_valid~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|D_iw [0]));

// Location: LCCOMB_X47_Y20_N2
cycloneii_lcell_comb \cpu_0|Equal2~3 (
// Equation(s):
// \cpu_0|Equal2~3_combout  = (!\cpu_0|D_iw [3] & (!\cpu_0|D_iw [0] & (!\cpu_0|D_iw [1] & !\cpu_0|D_iw [4])))

	.dataa(\cpu_0|D_iw [3]),
	.datab(\cpu_0|D_iw [0]),
	.datac(\cpu_0|D_iw [1]),
	.datad(\cpu_0|D_iw [4]),
	.cin(gnd),
	.combout(\cpu_0|Equal2~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|Equal2~3 .lut_mask = 16'h0001;
defparam \cpu_0|Equal2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y17_N14
cycloneii_lcell_comb \cpu_0|Equal2~11 (
// Equation(s):
// \cpu_0|Equal2~11_combout  = (\cpu_0|D_iw [2] & (\cpu_0|Equal2~3_combout  & \cpu_0|D_iw [5]))

	.dataa(\cpu_0|D_iw [2]),
	.datab(\cpu_0|Equal2~3_combout ),
	.datac(\cpu_0|D_iw [5]),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu_0|Equal2~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|Equal2~11 .lut_mask = 16'h8080;
defparam \cpu_0|Equal2~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y17_N8
cycloneii_lcell_comb \cpu_0|D_dst_regnum[4]~1 (
// Equation(s):
// \cpu_0|D_dst_regnum[4]~1_combout  = (\cpu_0|D_ctrl_implicit_dst_eretaddr~5_combout ) # ((\cpu_0|Equal2~11_combout ) # ((\cpu_0|D_ctrl_implicit_dst_retaddr~0_combout ) # (!\cpu_0|D_ctrl_exception~3_combout )))

	.dataa(\cpu_0|D_ctrl_implicit_dst_eretaddr~5_combout ),
	.datab(\cpu_0|Equal2~11_combout ),
	.datac(\cpu_0|D_ctrl_implicit_dst_retaddr~0_combout ),
	.datad(\cpu_0|D_ctrl_exception~3_combout ),
	.cin(gnd),
	.combout(\cpu_0|D_dst_regnum[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|D_dst_regnum[4]~1 .lut_mask = 16'hFEFF;
defparam \cpu_0|D_dst_regnum[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y17_N6
cycloneii_lcell_comb \cpu_0|D_dst_regnum[0]~6 (
// Equation(s):
// \cpu_0|D_dst_regnum[0]~6_combout  = (\cpu_0|D_dst_regnum[4]~1_combout ) # ((\cpu_0|D_ctrl_b_is_dst~1_combout  & ((\cpu_0|D_iw [22]))) # (!\cpu_0|D_ctrl_b_is_dst~1_combout  & (\cpu_0|D_iw [17])))

	.dataa(\cpu_0|D_iw [17]),
	.datab(\cpu_0|D_dst_regnum[4]~1_combout ),
	.datac(\cpu_0|D_ctrl_b_is_dst~1_combout ),
	.datad(\cpu_0|D_iw [22]),
	.cin(gnd),
	.combout(\cpu_0|D_dst_regnum[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|D_dst_regnum[0]~6 .lut_mask = 16'hFECE;
defparam \cpu_0|D_dst_regnum[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y17_N7
cycloneii_lcell_ff \cpu_0|R_dst_regnum[0] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|D_dst_regnum[0]~6_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|R_dst_regnum [0]));

// Location: LCFF_X46_Y20_N21
cycloneii_lcell_ff \cpu_0|d_writedata[0] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [0]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|d_writedata [0]));

// Location: LCCOMB_X46_Y20_N20
cycloneii_lcell_comb \cmd_xbar_mux|src_payload~0 (
// Equation(s):
// \cmd_xbar_mux|src_payload~0_combout  = (\cpu_0|d_writedata [0] & \cmd_xbar_mux|saved_grant [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\cpu_0|d_writedata [0]),
	.datad(\cmd_xbar_mux|saved_grant [1]),
	.cin(gnd),
	.combout(\cmd_xbar_mux|src_payload~0_combout ),
	.cout());
// synopsys translate_off
defparam \cmd_xbar_mux|src_payload~0 .lut_mask = 16'hF000;
defparam \cmd_xbar_mux|src_payload~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N6
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[0]~2 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[0]~2_combout  = !\cmd_xbar_mux|src_payload~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\cmd_xbar_mux|src_payload~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[0]~2 .lut_mask = 16'h0F0F;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y21_N7
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[0] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[0]~2_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable [0]));

// Location: LCCOMB_X28_Y17_N30
cycloneii_lcell_comb \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 (
// Equation(s):
// \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout  = \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT 
//  $ (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [5])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [5]),
	.cin(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ),
	.combout(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 .lut_mask = 16'h0FF0;
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X28_Y17_N31
cycloneii_lcell_ff \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[5] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [5]));

// Location: LCCOMB_X29_Y17_N22
cycloneii_lcell_comb \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0 (
// Equation(s):
// \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout  = (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout  & 
// (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [4] & (\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [5] & 
// \jtag_uart_0|fifo_wr~regout )))

	.dataa(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~regout ),
	.datab(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [4]),
	.datac(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [5]),
	.datad(\jtag_uart_0|fifo_wr~regout ),
	.cin(gnd),
	.combout(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0 .lut_mask = 16'h8000;
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N26
cycloneii_lcell_comb \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2 (
// Equation(s):
// \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout  = (!\jtag_uart_0|r_val~0_combout  & ((\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout ) # 
// ((\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout  & \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout ))))

	.dataa(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout ),
	.datab(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout ),
	.datac(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout ),
	.datad(\jtag_uart_0|r_val~0_combout ),
	.cin(gnd),
	.combout(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2 .lut_mask = 16'h00F8;
defparam \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y17_N27
cycloneii_lcell_ff \jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout ));

// Location: LCCOMB_X29_Y17_N16
cycloneii_lcell_comb \jtag_uart_0|LessThan0~1 (
// Equation(s):
// \jtag_uart_0|LessThan0~1_combout  = (!\jtag_uart_0|LessThan0~0_combout  & (!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [4] & 
// (!\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [5] & !\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout )))

	.dataa(\jtag_uart_0|LessThan0~0_combout ),
	.datab(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [4]),
	.datac(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|safe_q [5]),
	.datad(\jtag_uart_0|the_experiment2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~regout ),
	.cin(gnd),
	.combout(\jtag_uart_0|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart_0|LessThan0~1 .lut_mask = 16'h0001;
defparam \jtag_uart_0|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y17_N17
cycloneii_lcell_ff \jtag_uart_0|fifo_AE (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\jtag_uart_0|LessThan0~1_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\jtag_uart_0|fifo_AE~regout ));

// Location: LCCOMB_X29_Y17_N28
cycloneii_lcell_comb \jtag_uart_0|av_readdata[9] (
// Equation(s):
// \jtag_uart_0|av_readdata [9] = (\jtag_uart_0|ien_AE~regout  & \jtag_uart_0|fifo_AE~regout )

	.dataa(vcc),
	.datab(\jtag_uart_0|ien_AE~regout ),
	.datac(\jtag_uart_0|fifo_AE~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\jtag_uart_0|av_readdata [9]),
	.cout());
// synopsys translate_off
defparam \jtag_uart_0|av_readdata[9] .lut_mask = 16'hC0C0;
defparam \jtag_uart_0|av_readdata[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y20_N1
cycloneii_lcell_ff \cpu_0|W_ienable_reg[0] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|E_src1 [0]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|W_ienable_reg_nxt~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|W_ienable_reg [0]));

// Location: LCCOMB_X42_Y20_N6
cycloneii_lcell_comb \cpu_0|W_ipending_reg_nxt[0]~4 (
// Equation(s):
// \cpu_0|W_ipending_reg_nxt[0]~4_combout  = (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable [0] & (\cpu_0|W_ienable_reg [0] & ((\jtag_uart_0|av_readdata[8]~0_combout ) # (\jtag_uart_0|av_readdata [9]))))

	.dataa(\jtag_uart_0|av_readdata[8]~0_combout ),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable [0]),
	.datac(\jtag_uart_0|av_readdata [9]),
	.datad(\cpu_0|W_ienable_reg [0]),
	.cin(gnd),
	.combout(\cpu_0|W_ipending_reg_nxt[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|W_ipending_reg_nxt[0]~4 .lut_mask = 16'h3200;
defparam \cpu_0|W_ipending_reg_nxt[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y20_N7
cycloneii_lcell_ff \cpu_0|W_ipending_reg[0] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|W_ipending_reg_nxt[0]~4_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|W_ipending_reg [0]));

// Location: LCCOMB_X45_Y17_N24
cycloneii_lcell_comb \cpu_0|W_status_reg_pie_inst_nxt~2 (
// Equation(s):
// \cpu_0|W_status_reg_pie_inst_nxt~2_combout  = (\cpu_0|Equal127~0_combout  & ((\cpu_0|Equal127~1_combout  & (\cpu_0|E_src1 [0])) # (!\cpu_0|Equal127~1_combout  & ((\cpu_0|W_status_reg_pie~regout ))))) # (!\cpu_0|Equal127~0_combout  & 
// (((\cpu_0|W_status_reg_pie~regout ))))

	.dataa(\cpu_0|Equal127~0_combout ),
	.datab(\cpu_0|Equal127~1_combout ),
	.datac(\cpu_0|E_src1 [0]),
	.datad(\cpu_0|W_status_reg_pie~regout ),
	.cin(gnd),
	.combout(\cpu_0|W_status_reg_pie_inst_nxt~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|W_status_reg_pie_inst_nxt~2 .lut_mask = 16'hF780;
defparam \cpu_0|W_status_reg_pie_inst_nxt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y17_N26
cycloneii_lcell_comb \cpu_0|W_status_reg_pie_inst_nxt~3 (
// Equation(s):
// \cpu_0|W_status_reg_pie_inst_nxt~3_combout  = (\cpu_0|Equal101~5_combout  & (\cpu_0|W_bstatus_reg~regout  & (\cpu_0|D_iw [14]))) # (!\cpu_0|Equal101~5_combout  & (((\cpu_0|W_status_reg_pie_inst_nxt~2_combout ))))

	.dataa(\cpu_0|W_bstatus_reg~regout ),
	.datab(\cpu_0|D_iw [14]),
	.datac(\cpu_0|W_status_reg_pie_inst_nxt~2_combout ),
	.datad(\cpu_0|Equal101~5_combout ),
	.cin(gnd),
	.combout(\cpu_0|W_status_reg_pie_inst_nxt~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|W_status_reg_pie_inst_nxt~3 .lut_mask = 16'h88F0;
defparam \cpu_0|W_status_reg_pie_inst_nxt~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y17_N6
cycloneii_lcell_comb \cpu_0|D_ctrl_crst~0 (
// Equation(s):
// \cpu_0|D_ctrl_crst~0_combout  = (\cpu_0|D_iw [15] & \cpu_0|D_iw [16])

	.dataa(\cpu_0|D_iw [15]),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_0|D_iw [16]),
	.cin(gnd),
	.combout(\cpu_0|D_ctrl_crst~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|D_ctrl_crst~0 .lut_mask = 16'hAA00;
defparam \cpu_0|D_ctrl_crst~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y17_N20
cycloneii_lcell_comb \cpu_0|D_ctrl_crst~1 (
// Equation(s):
// \cpu_0|D_ctrl_crst~1_combout  = (\cpu_0|D_ctrl_retaddr~0_combout  & (\cpu_0|D_iw [14] & (\cpu_0|D_iw [12] & \cpu_0|D_ctrl_crst~0_combout )))

	.dataa(\cpu_0|D_ctrl_retaddr~0_combout ),
	.datab(\cpu_0|D_iw [14]),
	.datac(\cpu_0|D_iw [12]),
	.datad(\cpu_0|D_ctrl_crst~0_combout ),
	.cin(gnd),
	.combout(\cpu_0|D_ctrl_crst~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|D_ctrl_crst~1 .lut_mask = 16'h8000;
defparam \cpu_0|D_ctrl_crst~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y17_N21
cycloneii_lcell_ff \cpu_0|R_ctrl_crst (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|D_ctrl_crst~1_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|R_ctrl_crst~regout ));

// Location: LCCOMB_X45_Y17_N4
cycloneii_lcell_comb \cpu_0|W_estatus_reg_inst_nxt~0 (
// Equation(s):
// \cpu_0|W_estatus_reg_inst_nxt~0_combout  = (!\cpu_0|R_ctrl_exception~regout  & ((\cpu_0|Equal127~3_combout  & (\cpu_0|E_src1 [0])) # (!\cpu_0|Equal127~3_combout  & ((\cpu_0|W_estatus_reg~regout )))))

	.dataa(\cpu_0|Equal127~3_combout ),
	.datab(\cpu_0|R_ctrl_exception~regout ),
	.datac(\cpu_0|E_src1 [0]),
	.datad(\cpu_0|W_estatus_reg~regout ),
	.cin(gnd),
	.combout(\cpu_0|W_estatus_reg_inst_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|W_estatus_reg_inst_nxt~0 .lut_mask = 16'h3120;
defparam \cpu_0|W_estatus_reg_inst_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y17_N22
cycloneii_lcell_comb \cpu_0|W_estatus_reg_inst_nxt~1 (
// Equation(s):
// \cpu_0|W_estatus_reg_inst_nxt~1_combout  = (!\cpu_0|R_ctrl_crst~regout  & ((\cpu_0|W_estatus_reg_inst_nxt~0_combout ) # ((\cpu_0|R_ctrl_exception~regout  & \cpu_0|W_status_reg_pie~regout ))))

	.dataa(\cpu_0|R_ctrl_crst~regout ),
	.datab(\cpu_0|W_estatus_reg_inst_nxt~0_combout ),
	.datac(\cpu_0|R_ctrl_exception~regout ),
	.datad(\cpu_0|W_status_reg_pie~regout ),
	.cin(gnd),
	.combout(\cpu_0|W_estatus_reg_inst_nxt~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|W_estatus_reg_inst_nxt~1 .lut_mask = 16'h5444;
defparam \cpu_0|W_estatus_reg_inst_nxt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y17_N23
cycloneii_lcell_ff \cpu_0|W_estatus_reg (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|W_estatus_reg_inst_nxt~1_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|E_valid~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|W_estatus_reg~regout ));

// Location: LCCOMB_X45_Y17_N10
cycloneii_lcell_comb \cpu_0|W_status_reg_pie_inst_nxt~1 (
// Equation(s):
// \cpu_0|W_status_reg_pie_inst_nxt~1_combout  = (\cpu_0|Equal101~5_combout  & (!\cpu_0|D_iw [14] & \cpu_0|W_estatus_reg~regout ))

	.dataa(\cpu_0|Equal101~5_combout ),
	.datab(\cpu_0|D_iw [14]),
	.datac(vcc),
	.datad(\cpu_0|W_estatus_reg~regout ),
	.cin(gnd),
	.combout(\cpu_0|W_status_reg_pie_inst_nxt~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|W_status_reg_pie_inst_nxt~1 .lut_mask = 16'h2200;
defparam \cpu_0|W_status_reg_pie_inst_nxt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y17_N18
cycloneii_lcell_comb \cpu_0|W_status_reg_pie_inst_nxt~4 (
// Equation(s):
// \cpu_0|W_status_reg_pie_inst_nxt~4_combout  = (!\cpu_0|W_status_reg_pie_inst_nxt~0_combout  & (!\cpu_0|R_ctrl_crst~regout  & ((\cpu_0|W_status_reg_pie_inst_nxt~3_combout ) # (\cpu_0|W_status_reg_pie_inst_nxt~1_combout ))))

	.dataa(\cpu_0|W_status_reg_pie_inst_nxt~0_combout ),
	.datab(\cpu_0|W_status_reg_pie_inst_nxt~3_combout ),
	.datac(\cpu_0|R_ctrl_crst~regout ),
	.datad(\cpu_0|W_status_reg_pie_inst_nxt~1_combout ),
	.cin(gnd),
	.combout(\cpu_0|W_status_reg_pie_inst_nxt~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|W_status_reg_pie_inst_nxt~4 .lut_mask = 16'h0504;
defparam \cpu_0|W_status_reg_pie_inst_nxt~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y17_N19
cycloneii_lcell_ff \cpu_0|W_status_reg_pie (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|W_status_reg_pie_inst_nxt~4_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|E_valid~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|W_status_reg_pie~regout ));

// Location: LCCOMB_X40_Y21_N6
cycloneii_lcell_comb \cpu_0|D_iw[28]~0 (
// Equation(s):
// \cpu_0|D_iw[28]~0_combout  = ((!\cpu_0|W_ipending_reg [1] & (!\cpu_0|W_ipending_reg [0] & !\cpu_0|W_ipending_reg [2]))) # (!\cpu_0|W_status_reg_pie~regout )

	.dataa(\cpu_0|W_ipending_reg [1]),
	.datab(\cpu_0|W_ipending_reg [0]),
	.datac(\cpu_0|W_ipending_reg [2]),
	.datad(\cpu_0|W_status_reg_pie~regout ),
	.cin(gnd),
	.combout(\cpu_0|D_iw[28]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|D_iw[28]~0 .lut_mask = 16'h01FF;
defparam \cpu_0|D_iw[28]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N16
cycloneii_lcell_comb \cpu_0|F_iw[14]~56 (
// Equation(s):
// \cpu_0|F_iw[14]~56_combout  = (\cpu_0|F_iw[14]~28_combout  & (((\cpu_0|hbreak_enabled~regout )) # (!\cpu_0|hbreak_req~0_combout ))) # (!\cpu_0|F_iw[14]~28_combout  & (!\cpu_0|D_iw[28]~0_combout  & ((\cpu_0|hbreak_enabled~regout ) # 
// (!\cpu_0|hbreak_req~0_combout ))))

	.dataa(\cpu_0|F_iw[14]~28_combout ),
	.datab(\cpu_0|hbreak_req~0_combout ),
	.datac(\cpu_0|hbreak_enabled~regout ),
	.datad(\cpu_0|D_iw[28]~0_combout ),
	.cin(gnd),
	.combout(\cpu_0|F_iw[14]~56_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|F_iw[14]~56 .lut_mask = 16'hA2F3;
defparam \cpu_0|F_iw[14]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y20_N17
cycloneii_lcell_ff \cpu_0|D_iw[14] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|F_iw[14]~56_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|F_valid~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|D_iw [14]));

// Location: LCCOMB_X45_Y20_N6
cycloneii_lcell_comb \cpu_0|hbreak_enabled~0 (
// Equation(s):
// \cpu_0|hbreak_enabled~0_combout  = (\cpu_0|R_ctrl_break~regout ) # ((\cpu_0|hbreak_enabled~regout  & ((!\cpu_0|Equal101~5_combout ) # (!\cpu_0|D_iw [14]))))

	.dataa(\cpu_0|R_ctrl_break~regout ),
	.datab(\cpu_0|D_iw [14]),
	.datac(\cpu_0|hbreak_enabled~regout ),
	.datad(\cpu_0|Equal101~5_combout ),
	.cin(gnd),
	.combout(\cpu_0|hbreak_enabled~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|hbreak_enabled~0 .lut_mask = 16'hBAFA;
defparam \cpu_0|hbreak_enabled~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y20_N7
cycloneii_lcell_ff \cpu_0|hbreak_enabled (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|hbreak_enabled~0_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|E_valid~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|hbreak_enabled~regout ));

// Location: LCCOMB_X37_Y20_N22
cycloneii_lcell_comb \cpu_0|hbreak_pending_nxt~0 (
// Equation(s):
// \cpu_0|hbreak_pending_nxt~0_combout  = (!\cpu_0|hbreak_enabled~regout  & ((\cpu_0|hbreak_pending~regout ) # (\cpu_0|hbreak_req~0_combout )))

	.dataa(vcc),
	.datab(\cpu_0|hbreak_enabled~regout ),
	.datac(\cpu_0|hbreak_pending~regout ),
	.datad(\cpu_0|hbreak_req~0_combout ),
	.cin(gnd),
	.combout(\cpu_0|hbreak_pending_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|hbreak_pending_nxt~0 .lut_mask = 16'h3330;
defparam \cpu_0|hbreak_pending_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y20_N23
cycloneii_lcell_ff \cpu_0|hbreak_pending (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|hbreak_pending_nxt~0_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|hbreak_pending~regout ));

// Location: LCCOMB_X48_Y18_N18
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|probepresent~0 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|probepresent~0_combout  = (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [19]) # 
// ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|probepresent~regout  & !\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [18]))

	.dataa(vcc),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [19]),
	.datac(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|probepresent~regout ),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [18]),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|probepresent~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|probepresent~0 .lut_mask = 16'hCCFC;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|probepresent~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y18_N19
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|probepresent (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|probepresent~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|probepresent~regout ));

// Location: LCCOMB_X48_Y21_N10
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|jtag_break~0 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|jtag_break~0_combout  = 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout  & 
// ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [21]) # ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|jtag_break~regout  & 
// !\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [20])))) # 
// (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout  & 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|jtag_break~regout ))

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|jtag_break~regout ),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout ),
	.datac(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [21]),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [20]),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|jtag_break~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|jtag_break~0 .lut_mask = 16'hE2EA;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|jtag_break~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y21_N24
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|jtag_break~1 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|jtag_break~1_combout  = (\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout  & 
// (((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|jtag_break~0_combout )))) # (!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout  & 
// ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout  & 
// ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|jtag_break~0_combout ))) # 
// (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout  & 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|probepresent~regout ))))

	.dataa(\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout ),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout ),
	.datac(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|probepresent~regout ),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|jtag_break~0_combout ),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|jtag_break~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|jtag_break~1 .lut_mask = 16'hFE10;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|jtag_break~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y21_N25
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|jtag_break (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|jtag_break~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|jtag_break~regout ));

// Location: LCCOMB_X37_Y20_N26
cycloneii_lcell_comb \cpu_0|hbreak_req~0 (
// Equation(s):
// \cpu_0|hbreak_req~0_combout  = (\cpu_0|wait_for_one_post_bret_inst~regout  & (\cpu_0|W_valid~regout  & ((\cpu_0|hbreak_pending~regout ) # (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|jtag_break~regout )))) # 
// (!\cpu_0|wait_for_one_post_bret_inst~regout  & ((\cpu_0|hbreak_pending~regout ) # ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|jtag_break~regout ))))

	.dataa(\cpu_0|wait_for_one_post_bret_inst~regout ),
	.datab(\cpu_0|hbreak_pending~regout ),
	.datac(\cpu_0|W_valid~regout ),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|jtag_break~regout ),
	.cin(gnd),
	.combout(\cpu_0|hbreak_req~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|hbreak_req~0 .lut_mask = 16'hF5C4;
defparam \cpu_0|hbreak_req~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N12
cycloneii_lcell_comb \cpu_0|D_iw[28]~1 (
// Equation(s):
// \cpu_0|D_iw[28]~1_combout  = (\cpu_0|D_iw[28]~0_combout  & ((\cpu_0|hbreak_enabled~regout ) # (!\cpu_0|hbreak_req~0_combout )))

	.dataa(vcc),
	.datab(\cpu_0|hbreak_req~0_combout ),
	.datac(\cpu_0|hbreak_enabled~regout ),
	.datad(\cpu_0|D_iw[28]~0_combout ),
	.cin(gnd),
	.combout(\cpu_0|D_iw[28]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|D_iw[28]~1 .lut_mask = 16'hF300;
defparam \cpu_0|D_iw[28]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N28
cycloneii_lcell_comb \cpu_0|F_iw[20]~42 (
// Equation(s):
// \cpu_0|F_iw[20]~42_combout  = (\rsp_xbar_mux|src_payload~10_combout ) # (((\sram_0|readdata [4] & \rsp_xbar_mux|src_payload~2_combout )) # (!\cpu_0|D_iw[28]~1_combout ))

	.dataa(\rsp_xbar_mux|src_payload~10_combout ),
	.datab(\sram_0|readdata [4]),
	.datac(\cpu_0|D_iw[28]~1_combout ),
	.datad(\rsp_xbar_mux|src_payload~2_combout ),
	.cin(gnd),
	.combout(\cpu_0|F_iw[20]~42_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|F_iw[20]~42 .lut_mask = 16'hEFAF;
defparam \cpu_0|F_iw[20]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y17_N29
cycloneii_lcell_ff \cpu_0|D_iw[20] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|F_iw[20]~42_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|F_valid~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|D_iw [20]));

// Location: LCCOMB_X40_Y19_N14
cycloneii_lcell_comb \cpu_0|E_src1[16]~4 (
// Equation(s):
// \cpu_0|E_src1[16]~4_combout  = (\cpu_0|R_src1~26_combout  & ((\cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b [16]))) # (!\cpu_0|R_src1~26_combout  & (\cpu_0|D_iw [20]))

	.dataa(\cpu_0|R_src1~26_combout ),
	.datab(\cpu_0|D_iw [20]),
	.datac(vcc),
	.datad(\cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b [16]),
	.cin(gnd),
	.combout(\cpu_0|E_src1[16]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_src1[16]~4 .lut_mask = 16'hEE44;
defparam \cpu_0|E_src1[16]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y19_N15
cycloneii_lcell_ff \cpu_0|E_src1[16] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|E_src1[16]~4_combout ),
	.sdata(\cpu_0|F_pc_plus_one[14]~28_combout ),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\cpu_0|R_src1~27_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|E_src1 [16]));

// Location: LCCOMB_X41_Y17_N26
cycloneii_lcell_comb \cpu_0|F_pc[14]~11 (
// Equation(s):
// \cpu_0|F_pc[14]~11_combout  = (\cpu_0|E_alu_sub~regout  & ((\cpu_0|Add1~32_combout ))) # (!\cpu_0|E_alu_sub~regout  & (\cpu_0|Add2~32_combout ))

	.dataa(\cpu_0|Add2~32_combout ),
	.datab(\cpu_0|Add1~32_combout ),
	.datac(vcc),
	.datad(\cpu_0|E_alu_sub~regout ),
	.cin(gnd),
	.combout(\cpu_0|F_pc[14]~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|F_pc[14]~11 .lut_mask = 16'hCCAA;
defparam \cpu_0|F_pc[14]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y17_N27
cycloneii_lcell_ff \cpu_0|F_pc[14] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|F_pc[14]~11_combout ),
	.sdata(\cpu_0|F_pc_plus_one[14]~28_combout ),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(\cpu_0|W_status_reg_pie_inst_nxt~0_combout ),
	.sload(\cpu_0|F_pc_sel_nxt.10~0_combout ),
	.ena(\cpu_0|W_valid~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|F_pc [14]));

// Location: LCFF_X41_Y17_N25
cycloneii_lcell_ff \cpu_0|F_pc[13] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|F_pc[13]~10_combout ),
	.sdata(\cpu_0|F_pc_plus_one[13]~26_combout ),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(\cpu_0|W_status_reg_pie_inst_nxt~0_combout ),
	.sload(\cpu_0|F_pc_sel_nxt.10~0_combout ),
	.ena(\cpu_0|W_valid~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|F_pc [13]));

// Location: LCCOMB_X38_Y20_N14
cycloneii_lcell_comb \addr_router|Equal1~1 (
// Equation(s):
// \addr_router|Equal1~1_combout  = (!\cpu_0|F_pc [11] & (!\cpu_0|F_pc [14] & (!\cpu_0|F_pc [13] & !\cpu_0|F_pc [12])))

	.dataa(\cpu_0|F_pc [11]),
	.datab(\cpu_0|F_pc [14]),
	.datac(\cpu_0|F_pc [13]),
	.datad(\cpu_0|F_pc [12]),
	.cin(gnd),
	.combout(\addr_router|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \addr_router|Equal1~1 .lut_mask = 16'h0001;
defparam \addr_router|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N2
cycloneii_lcell_comb \addr_router|Equal1~2 (
// Equation(s):
// \addr_router|Equal1~2_combout  = (\addr_router|Equal1~0_combout  & (\addr_router|Equal1~1_combout  & (!\cpu_0|F_pc [15] & !\cpu_0|F_pc [16])))

	.dataa(\addr_router|Equal1~0_combout ),
	.datab(\addr_router|Equal1~1_combout ),
	.datac(\cpu_0|F_pc [15]),
	.datad(\cpu_0|F_pc [16]),
	.cin(gnd),
	.combout(\addr_router|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \addr_router|Equal1~2 .lut_mask = 16'h0008;
defparam \addr_router|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N12
cycloneii_lcell_comb \cmd_xbar_mux_001|last_cycle~0 (
// Equation(s):
// \cmd_xbar_mux_001|last_cycle~0_combout  = (!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [2] & (\width_adapter|count [0] & ((\push_button_i_s1_translator|waitrequest_reset_override~regout ) # 
// (!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|WideOr0~combout ))))

	.dataa(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [2]),
	.datab(\push_button_i_s1_translator|waitrequest_reset_override~regout ),
	.datac(\width_adapter|count [0]),
	.datad(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|WideOr0~combout ),
	.cin(gnd),
	.combout(\cmd_xbar_mux_001|last_cycle~0_combout ),
	.cout());
// synopsys translate_off
defparam \cmd_xbar_mux_001|last_cycle~0 .lut_mask = 16'h4050;
defparam \cmd_xbar_mux_001|last_cycle~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N2
cycloneii_lcell_comb \cpu_0_instruction_master_translator|read_accepted~0 (
// Equation(s):
// \cpu_0_instruction_master_translator|read_accepted~0_combout  = (\cmd_xbar_mux_001|saved_grant [0] & (!\addr_router|Equal1~2_combout  & \cmd_xbar_mux_001|last_cycle~0_combout ))

	.dataa(vcc),
	.datab(\cmd_xbar_mux_001|saved_grant [0]),
	.datac(\addr_router|Equal1~2_combout ),
	.datad(\cmd_xbar_mux_001|last_cycle~0_combout ),
	.cin(gnd),
	.combout(\cpu_0_instruction_master_translator|read_accepted~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0_instruction_master_translator|read_accepted~0 .lut_mask = 16'h0C00;
defparam \cpu_0_instruction_master_translator|read_accepted~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N16
cycloneii_lcell_comb \cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|cp_ready~0 (
// Equation(s):
// \cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|cp_ready~0_combout  = ((\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]) # (!\cpu_0_jtag_debug_module_translator|wait_latency_counter[0]~0_combout 
// )) # (!\push_button_i_s1_translator|waitrequest_reset_override~regout )

	.dataa(\push_button_i_s1_translator|waitrequest_reset_override~regout ),
	.datab(vcc),
	.datac(\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datad(\cpu_0_jtag_debug_module_translator|wait_latency_counter[0]~0_combout ),
	.cin(gnd),
	.combout(\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|cp_ready~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|cp_ready~0 .lut_mask = 16'hF5FF;
defparam \cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|cp_ready~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N28
cycloneii_lcell_comb \cpu_0|i_read_nxt~0 (
// Equation(s):
// \cpu_0|i_read_nxt~0_combout  = (!\cpu_0|W_valid~regout  & ((\rsp_xbar_demux|src0_valid~combout ) # ((\rsp_xbar_demux_001|src0_valid~0_combout ) # (\cpu_0|i_read~regout ))))

	.dataa(\rsp_xbar_demux|src0_valid~combout ),
	.datab(\rsp_xbar_demux_001|src0_valid~0_combout ),
	.datac(\cpu_0|i_read~regout ),
	.datad(\cpu_0|W_valid~regout ),
	.cin(gnd),
	.combout(\cpu_0|i_read_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|i_read_nxt~0 .lut_mask = 16'h00FE;
defparam \cpu_0|i_read_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y15_N29
cycloneii_lcell_ff \cpu_0|i_read (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|i_read_nxt~0_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|i_read~regout ));

// Location: LCCOMB_X36_Y15_N6
cycloneii_lcell_comb \cpu_0_instruction_master_translator|read_accepted~2 (
// Equation(s):
// \cpu_0_instruction_master_translator|read_accepted~2_combout  = (!\cpu_0|i_read~regout  & ((\cpu_0_instruction_master_translator|read_accepted~0_combout ) # ((\cpu_0_instruction_master_translator|read_accepted~1_combout  & 
// !\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|cp_ready~0_combout ))))

	.dataa(\cpu_0_instruction_master_translator|read_accepted~1_combout ),
	.datab(\cpu_0_instruction_master_translator|read_accepted~0_combout ),
	.datac(\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|cp_ready~0_combout ),
	.datad(\cpu_0|i_read~regout ),
	.cin(gnd),
	.combout(\cpu_0_instruction_master_translator|read_accepted~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0_instruction_master_translator|read_accepted~2 .lut_mask = 16'h00CE;
defparam \cpu_0_instruction_master_translator|read_accepted~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N22
cycloneii_lcell_comb \cpu_0_instruction_master_translator|read_accepted~3 (
// Equation(s):
// \cpu_0_instruction_master_translator|read_accepted~3_combout  = (!\rsp_xbar_demux|src0_valid~combout  & (!\rsp_xbar_demux_001|src0_valid~0_combout  & ((\cpu_0_instruction_master_translator|read_accepted~regout ) # 
// (\cpu_0_instruction_master_translator|read_accepted~2_combout ))))

	.dataa(\rsp_xbar_demux|src0_valid~combout ),
	.datab(\rsp_xbar_demux_001|src0_valid~0_combout ),
	.datac(\cpu_0_instruction_master_translator|read_accepted~regout ),
	.datad(\cpu_0_instruction_master_translator|read_accepted~2_combout ),
	.cin(gnd),
	.combout(\cpu_0_instruction_master_translator|read_accepted~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0_instruction_master_translator|read_accepted~3 .lut_mask = 16'h1110;
defparam \cpu_0_instruction_master_translator|read_accepted~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y15_N23
cycloneii_lcell_ff \cpu_0_instruction_master_translator|read_accepted (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0_instruction_master_translator|read_accepted~3_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0_instruction_master_translator|read_accepted~regout ));

// Location: LCCOMB_X36_Y15_N10
cycloneii_lcell_comb \cmd_xbar_demux|src0_valid~0 (
// Equation(s):
// \cmd_xbar_demux|src0_valid~0_combout  = (!\cpu_0_instruction_master_translator|read_accepted~regout  & !\cpu_0|i_read~regout )

	.dataa(vcc),
	.datab(\cpu_0_instruction_master_translator|read_accepted~regout ),
	.datac(vcc),
	.datad(\cpu_0|i_read~regout ),
	.cin(gnd),
	.combout(\cmd_xbar_demux|src0_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \cmd_xbar_demux|src0_valid~0 .lut_mask = 16'h0033;
defparam \cmd_xbar_demux|src0_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y16_N2
cycloneii_lcell_comb \cpu_0|F_pc[10]~7 (
// Equation(s):
// \cpu_0|F_pc[10]~7_combout  = (\cpu_0|E_alu_sub~regout  & (\cpu_0|Add1~24_combout )) # (!\cpu_0|E_alu_sub~regout  & ((\cpu_0|Add2~24_combout )))

	.dataa(\cpu_0|Add1~24_combout ),
	.datab(\cpu_0|Add2~24_combout ),
	.datac(vcc),
	.datad(\cpu_0|E_alu_sub~regout ),
	.cin(gnd),
	.combout(\cpu_0|F_pc[10]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|F_pc[10]~7 .lut_mask = 16'hAACC;
defparam \cpu_0|F_pc[10]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y16_N3
cycloneii_lcell_ff \cpu_0|F_pc[10] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|F_pc[10]~7_combout ),
	.sdata(\cpu_0|F_pc_plus_one[10]~20_combout ),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(\cpu_0|W_status_reg_pie_inst_nxt~0_combout ),
	.sload(\cpu_0|F_pc_sel_nxt.10~0_combout ),
	.ena(\cpu_0|W_valid~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|F_pc [10]));

// Location: LCCOMB_X45_Y19_N28
cycloneii_lcell_comb \cpu_0|F_pc_no_crst_nxt[9]~5 (
// Equation(s):
// \cpu_0|F_pc_no_crst_nxt[9]~5_combout  = (\cpu_0|F_pc_no_crst_nxt[9]~4_combout  & !\cpu_0|R_ctrl_exception~regout )

	.dataa(\cpu_0|F_pc_no_crst_nxt[9]~4_combout ),
	.datab(vcc),
	.datac(\cpu_0|R_ctrl_exception~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu_0|F_pc_no_crst_nxt[9]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|F_pc_no_crst_nxt[9]~5 .lut_mask = 16'h0A0A;
defparam \cpu_0|F_pc_no_crst_nxt[9]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y19_N29
cycloneii_lcell_ff \cpu_0|F_pc[9] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|F_pc_no_crst_nxt[9]~5_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|W_valid~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|F_pc [9]));

// Location: LCCOMB_X41_Y17_N30
cycloneii_lcell_comb \addr_router|Equal1~0 (
// Equation(s):
// \addr_router|Equal1~0_combout  = (\cpu_0|F_pc [17] & (\cpu_0|F_pc [18] & (!\cpu_0|F_pc [10] & \cpu_0|F_pc [9])))

	.dataa(\cpu_0|F_pc [17]),
	.datab(\cpu_0|F_pc [18]),
	.datac(\cpu_0|F_pc [10]),
	.datad(\cpu_0|F_pc [9]),
	.cin(gnd),
	.combout(\addr_router|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \addr_router|Equal1~0 .lut_mask = 16'h0800;
defparam \addr_router|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N0
cycloneii_lcell_comb \cmd_xbar_demux|src0_valid~1 (
// Equation(s):
// \cmd_xbar_demux|src0_valid~1_combout  = (\addr_router|Equal1~3_combout  & (\cmd_xbar_demux|src0_valid~0_combout  & (\addr_router|Equal1~1_combout  & \addr_router|Equal1~0_combout )))

	.dataa(\addr_router|Equal1~3_combout ),
	.datab(\cmd_xbar_demux|src0_valid~0_combout ),
	.datac(\addr_router|Equal1~1_combout ),
	.datad(\addr_router|Equal1~0_combout ),
	.cin(gnd),
	.combout(\cmd_xbar_demux|src0_valid~1_combout ),
	.cout());
// synopsys translate_off
defparam \cmd_xbar_demux|src0_valid~1 .lut_mask = 16'h8000;
defparam \cmd_xbar_demux|src0_valid~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N6
cycloneii_lcell_comb \addr_router_001|Equal1~3 (
// Equation(s):
// \addr_router_001|Equal1~3_combout  = (!\cpu_0|W_alu_result [16] & (!\cpu_0|W_alu_result [15] & (!\cpu_0|W_alu_result [14] & !\cpu_0|W_alu_result [13])))

	.dataa(\cpu_0|W_alu_result [16]),
	.datab(\cpu_0|W_alu_result [15]),
	.datac(\cpu_0|W_alu_result [14]),
	.datad(\cpu_0|W_alu_result [13]),
	.cin(gnd),
	.combout(\addr_router_001|Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \addr_router_001|Equal1~3 .lut_mask = 16'h0001;
defparam \addr_router_001|Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N4
cycloneii_lcell_comb \cpu_0|E_logic_result[12]~9 (
// Equation(s):
// \cpu_0|E_logic_result[12]~9_combout  = (\cpu_0|E_src2 [12] & (\cpu_0|R_logic_op [1] $ (((\cpu_0|R_logic_op [0] & \cpu_0|E_src1 [12]))))) # (!\cpu_0|E_src2 [12] & ((\cpu_0|R_logic_op [1] & ((\cpu_0|E_src1 [12]))) # (!\cpu_0|R_logic_op [1] & 
// (!\cpu_0|R_logic_op [0] & !\cpu_0|E_src1 [12]))))

	.dataa(\cpu_0|R_logic_op [1]),
	.datab(\cpu_0|E_src2 [12]),
	.datac(\cpu_0|R_logic_op [0]),
	.datad(\cpu_0|E_src1 [12]),
	.cin(gnd),
	.combout(\cpu_0|E_logic_result[12]~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_logic_result[12]~9 .lut_mask = 16'h6A89;
defparam \cpu_0|E_logic_result[12]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y16_N24
cycloneii_lcell_comb \cpu_0|W_alu_result[12]~8 (
// Equation(s):
// \cpu_0|W_alu_result[12]~8_combout  = (\cpu_0|R_ctrl_logic~regout  & ((\cpu_0|E_logic_result[12]~9_combout ))) # (!\cpu_0|R_ctrl_logic~regout  & (\cpu_0|F_pc[10]~7_combout ))

	.dataa(\cpu_0|F_pc[10]~7_combout ),
	.datab(\cpu_0|E_logic_result[12]~9_combout ),
	.datac(vcc),
	.datad(\cpu_0|R_ctrl_logic~regout ),
	.cin(gnd),
	.combout(\cpu_0|W_alu_result[12]~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|W_alu_result[12]~8 .lut_mask = 16'hCCAA;
defparam \cpu_0|W_alu_result[12]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y16_N25
cycloneii_lcell_ff \cpu_0|W_alu_result[12] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|W_alu_result[12]~8_combout ),
	.sdata(\cpu_0|E_shift_rot_result [12]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(\cpu_0|E_alu_result~22_combout ),
	.sload(\cpu_0|R_ctrl_shift_rot~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|W_alu_result [12]));

// Location: LCCOMB_X42_Y16_N30
cycloneii_lcell_comb \addr_router_001|Equal1~4 (
// Equation(s):
// \addr_router_001|Equal1~4_combout  = (\cpu_0|W_alu_result [12]) # (!\cpu_0|W_alu_result [11])

	.dataa(vcc),
	.datab(\cpu_0|W_alu_result [11]),
	.datac(\cpu_0|W_alu_result [12]),
	.datad(vcc),
	.cin(gnd),
	.combout(\addr_router_001|Equal1~4_combout ),
	.cout());
// synopsys translate_off
defparam \addr_router_001|Equal1~4 .lut_mask = 16'hF3F3;
defparam \addr_router_001|Equal1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N6
cycloneii_lcell_comb \cmd_xbar_demux_001|src0_valid~0 (
// Equation(s):
// \cmd_xbar_demux_001|src0_valid~0_combout  = (\addr_router_001|Equal1~2_combout  & (\addr_router_001|Equal1~3_combout  & (!\addr_router_001|Equal1~4_combout  & \cpu_0_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout )))

	.dataa(\addr_router_001|Equal1~2_combout ),
	.datab(\addr_router_001|Equal1~3_combout ),
	.datac(\addr_router_001|Equal1~4_combout ),
	.datad(\cpu_0_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout ),
	.cin(gnd),
	.combout(\cmd_xbar_demux_001|src0_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \cmd_xbar_demux_001|src0_valid~0 .lut_mask = 16'h0800;
defparam \cmd_xbar_demux_001|src0_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N20
cycloneii_lcell_comb \cmd_xbar_mux|arb|grant[1]~1 (
// Equation(s):
// \cmd_xbar_mux|arb|grant[1]~1_combout  = (\cmd_xbar_demux_001|src0_valid~0_combout  & ((\cmd_xbar_mux|arb|top_priority_reg [1]) # ((!\cmd_xbar_mux|arb|top_priority_reg [0] & !\cmd_xbar_demux|src0_valid~1_combout ))))

	.dataa(\cmd_xbar_mux|arb|top_priority_reg [0]),
	.datab(\cmd_xbar_mux|arb|top_priority_reg [1]),
	.datac(\cmd_xbar_demux|src0_valid~1_combout ),
	.datad(\cmd_xbar_demux_001|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\cmd_xbar_mux|arb|grant[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cmd_xbar_mux|arb|grant[1]~1 .lut_mask = 16'hCD00;
defparam \cmd_xbar_mux|arb|grant[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y16_N21
cycloneii_lcell_ff \cmd_xbar_mux|saved_grant[1] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cmd_xbar_mux|arb|grant[1]~1_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cmd_xbar_mux|update_grant~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cmd_xbar_mux|saved_grant [1]));

// Location: LCCOMB_X34_Y16_N24
cycloneii_lcell_comb \cmd_xbar_mux|update_grant~0 (
// Equation(s):
// \cmd_xbar_mux|update_grant~0_combout  = (!\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & (\push_button_i_s1_translator|waitrequest_reset_override~regout  & ((\cmd_xbar_mux|saved_grant [0]) # 
// (\cmd_xbar_mux|saved_grant [1]))))

	.dataa(\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datab(\cmd_xbar_mux|saved_grant [0]),
	.datac(\cmd_xbar_mux|saved_grant [1]),
	.datad(\push_button_i_s1_translator|waitrequest_reset_override~regout ),
	.cin(gnd),
	.combout(\cmd_xbar_mux|update_grant~0_combout ),
	.cout());
// synopsys translate_off
defparam \cmd_xbar_mux|update_grant~0 .lut_mask = 16'h5400;
defparam \cmd_xbar_mux|update_grant~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N18
cycloneii_lcell_comb \cmd_xbar_mux|update_grant~1 (
// Equation(s):
// \cmd_xbar_mux|update_grant~1_combout  = (\cmd_xbar_mux|WideOr1~combout  & (\cpu_0_jtag_debug_module_translator|wait_latency_counter[0]~0_combout  & ((\cmd_xbar_mux|update_grant~0_combout )))) # (!\cmd_xbar_mux|WideOr1~combout  & 
// (((!\cmd_xbar_mux|packet_in_progress~regout ))))

	.dataa(\cpu_0_jtag_debug_module_translator|wait_latency_counter[0]~0_combout ),
	.datab(\cmd_xbar_mux|packet_in_progress~regout ),
	.datac(\cmd_xbar_mux|update_grant~0_combout ),
	.datad(\cmd_xbar_mux|WideOr1~combout ),
	.cin(gnd),
	.combout(\cmd_xbar_mux|update_grant~1_combout ),
	.cout());
// synopsys translate_off
defparam \cmd_xbar_mux|update_grant~1 .lut_mask = 16'hA033;
defparam \cmd_xbar_mux|update_grant~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N12
cycloneii_lcell_comb \cmd_xbar_mux|arb|top_priority_reg[0]~0 (
// Equation(s):
// \cmd_xbar_mux|arb|top_priority_reg[0]~0_combout  = (\cmd_xbar_mux|update_grant~1_combout  & ((\cmd_xbar_demux|src0_valid~1_combout ) # (\cmd_xbar_demux_001|src0_valid~0_combout )))

	.dataa(vcc),
	.datab(\cmd_xbar_mux|update_grant~1_combout ),
	.datac(\cmd_xbar_demux|src0_valid~1_combout ),
	.datad(\cmd_xbar_demux_001|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\cmd_xbar_mux|arb|top_priority_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cmd_xbar_mux|arb|top_priority_reg[0]~0 .lut_mask = 16'hCCC0;
defparam \cmd_xbar_mux|arb|top_priority_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y16_N25
cycloneii_lcell_ff \cmd_xbar_mux|arb|top_priority_reg[1] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cmd_xbar_mux|arb|top_priority_reg[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cmd_xbar_mux|arb|top_priority_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cmd_xbar_mux|arb|top_priority_reg [1]));

// Location: LCCOMB_X34_Y16_N2
cycloneii_lcell_comb \cmd_xbar_mux|arb|grant[0]~0 (
// Equation(s):
// \cmd_xbar_mux|arb|grant[0]~0_combout  = (\cmd_xbar_demux|src0_valid~1_combout  & (((\cmd_xbar_mux|arb|top_priority_reg [1] & !\cmd_xbar_demux_001|src0_valid~0_combout )) # (!\cmd_xbar_mux|arb|top_priority_reg [0])))

	.dataa(\cmd_xbar_mux|arb|top_priority_reg [0]),
	.datab(\cmd_xbar_mux|arb|top_priority_reg [1]),
	.datac(\cmd_xbar_demux|src0_valid~1_combout ),
	.datad(\cmd_xbar_demux_001|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\cmd_xbar_mux|arb|grant[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cmd_xbar_mux|arb|grant[0]~0 .lut_mask = 16'h50D0;
defparam \cmd_xbar_mux|arb|grant[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y16_N3
cycloneii_lcell_ff \cmd_xbar_mux|saved_grant[0] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cmd_xbar_mux|arb|grant[0]~0_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cmd_xbar_mux|update_grant~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cmd_xbar_mux|saved_grant [0]));

// Location: LCCOMB_X34_Y16_N0
cycloneii_lcell_comb \cmd_xbar_mux|WideOr1 (
// Equation(s):
// \cmd_xbar_mux|WideOr1~combout  = (\cmd_xbar_mux|saved_grant [1] & ((\cmd_xbar_demux_001|src0_valid~0_combout ) # ((\cmd_xbar_mux|saved_grant [0] & \cmd_xbar_demux|src0_valid~1_combout )))) # (!\cmd_xbar_mux|saved_grant [1] & (\cmd_xbar_mux|saved_grant [0] 
// & (\cmd_xbar_demux|src0_valid~1_combout )))

	.dataa(\cmd_xbar_mux|saved_grant [1]),
	.datab(\cmd_xbar_mux|saved_grant [0]),
	.datac(\cmd_xbar_demux|src0_valid~1_combout ),
	.datad(\cmd_xbar_demux_001|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\cmd_xbar_mux|WideOr1~combout ),
	.cout());
// synopsys translate_off
defparam \cmd_xbar_mux|WideOr1 .lut_mask = 16'hEAC0;
defparam \cmd_xbar_mux|WideOr1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N22
cycloneii_lcell_comb \cpu_0_jtag_debug_module_translator|wait_latency_counter[0]~0 (
// Equation(s):
// \cpu_0_jtag_debug_module_translator|wait_latency_counter[0]~0_combout  = (!\cpu_0_jtag_debug_module_translator|wait_latency_counter [1] & (\cpu_0_jtag_debug_module_translator|wait_latency_counter [0] $ (((\cmd_xbar_mux|WideOr1~combout  & 
// \cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|m0_write~0_combout )))))

	.dataa(\cpu_0_jtag_debug_module_translator|wait_latency_counter [0]),
	.datab(\cpu_0_jtag_debug_module_translator|wait_latency_counter [1]),
	.datac(\cmd_xbar_mux|WideOr1~combout ),
	.datad(\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|m0_write~0_combout ),
	.cin(gnd),
	.combout(\cpu_0_jtag_debug_module_translator|wait_latency_counter[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0_jtag_debug_module_translator|wait_latency_counter[0]~0 .lut_mask = 16'h1222;
defparam \cpu_0_jtag_debug_module_translator|wait_latency_counter[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N22
cycloneii_lcell_comb \cpu_0_jtag_debug_module_translator|read_latency_shift_reg~1 (
// Equation(s):
// \cpu_0_jtag_debug_module_translator|read_latency_shift_reg~1_combout  = (\push_button_i_s1_translator|waitrequest_reset_override~regout  & (\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~0_combout  & 
// (!\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & \cpu_0_jtag_debug_module_translator|wait_latency_counter[0]~0_combout )))

	.dataa(\push_button_i_s1_translator|waitrequest_reset_override~regout ),
	.datab(\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~0_combout ),
	.datac(\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datad(\cpu_0_jtag_debug_module_translator|wait_latency_counter[0]~0_combout ),
	.cin(gnd),
	.combout(\cpu_0_jtag_debug_module_translator|read_latency_shift_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0_jtag_debug_module_translator|read_latency_shift_reg~1 .lut_mask = 16'h0800;
defparam \cpu_0_jtag_debug_module_translator|read_latency_shift_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y16_N23
cycloneii_lcell_ff \cpu_0_jtag_debug_module_translator|read_latency_shift_reg[0] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0_jtag_debug_module_translator|read_latency_shift_reg~1_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0_jtag_debug_module_translator|read_latency_shift_reg [0]));

// Location: LCCOMB_X34_Y20_N16
cycloneii_lcell_comb \cpu_0|F_iw[12]~25 (
// Equation(s):
// \cpu_0|F_iw[12]~25_combout  = (\cpu_0_jtag_debug_module_translator|av_readdata_pre [12] & (\cpu_0_jtag_debug_module_translator|read_latency_shift_reg [0] & !\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout ))

	.dataa(\cpu_0_jtag_debug_module_translator|av_readdata_pre [12]),
	.datab(\cpu_0_jtag_debug_module_translator|read_latency_shift_reg [0]),
	.datac(vcc),
	.datad(\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout ),
	.cin(gnd),
	.combout(\cpu_0|F_iw[12]~25_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|F_iw[12]~25 .lut_mask = 16'h0088;
defparam \cpu_0|F_iw[12]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N30
cycloneii_lcell_comb \cpu_0|F_iw[12]~26 (
// Equation(s):
// \cpu_0|F_iw[12]~26_combout  = (\cpu_0|D_iw[28]~1_combout  & ((\cpu_0|F_iw[12]~25_combout ) # ((\width_adapter_001|out_data [12] & \rsp_xbar_demux_001|src0_valid~0_combout ))))

	.dataa(\width_adapter_001|out_data [12]),
	.datab(\rsp_xbar_demux_001|src0_valid~0_combout ),
	.datac(\cpu_0|F_iw[12]~25_combout ),
	.datad(\cpu_0|D_iw[28]~1_combout ),
	.cin(gnd),
	.combout(\cpu_0|F_iw[12]~26_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|F_iw[12]~26 .lut_mask = 16'hF800;
defparam \cpu_0|F_iw[12]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y19_N31
cycloneii_lcell_ff \cpu_0|D_iw[12] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|F_iw[12]~26_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|F_valid~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|D_iw [12]));

// Location: LCCOMB_X43_Y17_N0
cycloneii_lcell_comb \cpu_0|D_ctrl_shift_logical~0 (
// Equation(s):
// \cpu_0|D_ctrl_shift_logical~0_combout  = (\cpu_0|Equal2~0_combout  & (\cpu_0|D_iw [12] & (!\cpu_0|D_iw [13] & \cpu_0|Equal2~9_combout )))

	.dataa(\cpu_0|Equal2~0_combout ),
	.datab(\cpu_0|D_iw [12]),
	.datac(\cpu_0|D_iw [13]),
	.datad(\cpu_0|Equal2~9_combout ),
	.cin(gnd),
	.combout(\cpu_0|D_ctrl_shift_logical~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|D_ctrl_shift_logical~0 .lut_mask = 16'h0800;
defparam \cpu_0|D_ctrl_shift_logical~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y17_N4
cycloneii_lcell_comb \cpu_0|R_src2_use_imm~0 (
// Equation(s):
// \cpu_0|R_src2_use_imm~0_combout  = (\cpu_0|R_valid~regout  & ((\cpu_0|R_ctrl_br_nxt~0_combout ) # ((\cpu_0|D_ctrl_shift_logical~0_combout  & !\cpu_0|D_iw [11])))) # (!\cpu_0|R_valid~regout  & (\cpu_0|D_ctrl_shift_logical~0_combout  & ((!\cpu_0|D_iw 
// [11]))))

	.dataa(\cpu_0|R_valid~regout ),
	.datab(\cpu_0|D_ctrl_shift_logical~0_combout ),
	.datac(\cpu_0|R_ctrl_br_nxt~0_combout ),
	.datad(\cpu_0|D_iw [11]),
	.cin(gnd),
	.combout(\cpu_0|R_src2_use_imm~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|R_src2_use_imm~0 .lut_mask = 16'hA0EC;
defparam \cpu_0|R_src2_use_imm~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y17_N14
cycloneii_lcell_comb \cpu_0|D_wr_dst_reg~3 (
// Equation(s):
// \cpu_0|D_wr_dst_reg~3_combout  = (\cpu_0|D_iw [1]) # (!\cpu_0|D_iw [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\cpu_0|D_iw [1]),
	.datad(\cpu_0|D_iw [0]),
	.cin(gnd),
	.combout(\cpu_0|D_wr_dst_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|D_wr_dst_reg~3 .lut_mask = 16'hF0FF;
defparam \cpu_0|D_wr_dst_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y17_N0
cycloneii_lcell_comb \cpu_0|R_src2_use_imm~1 (
// Equation(s):
// \cpu_0|R_src2_use_imm~1_combout  = (\cpu_0|D_ctrl_b_is_dst~1_combout ) # ((\cpu_0|R_src2_use_imm~0_combout ) # ((!\cpu_0|D_wr_dst_reg~3_combout  & \cpu_0|D_iw [2])))

	.dataa(\cpu_0|D_ctrl_b_is_dst~1_combout ),
	.datab(\cpu_0|R_src2_use_imm~0_combout ),
	.datac(\cpu_0|D_wr_dst_reg~3_combout ),
	.datad(\cpu_0|D_iw [2]),
	.cin(gnd),
	.combout(\cpu_0|R_src2_use_imm~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|R_src2_use_imm~1 .lut_mask = 16'hEFEE;
defparam \cpu_0|R_src2_use_imm~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y17_N1
cycloneii_lcell_ff \cpu_0|R_src2_use_imm (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|R_src2_use_imm~1_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|R_src2_use_imm~regout ));

// Location: LCCOMB_X45_Y18_N26
cycloneii_lcell_comb \cpu_0|R_src2_lo[3]~3 (
// Equation(s):
// \cpu_0|R_src2_lo[3]~3_combout  = (!\cpu_0|R_src2_lo~0_combout  & ((\cpu_0|R_src2_use_imm~regout  & (\cpu_0|D_iw [9])) # (!\cpu_0|R_src2_use_imm~regout  & ((\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [3])))))

	.dataa(\cpu_0|R_src2_lo~0_combout ),
	.datab(\cpu_0|R_src2_use_imm~regout ),
	.datac(\cpu_0|D_iw [9]),
	.datad(\cpu_0|experiment2_cpu_0_register_bank_b|the_altsyncram|auto_generated|q_b [3]),
	.cin(gnd),
	.combout(\cpu_0|R_src2_lo[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|R_src2_lo[3]~3 .lut_mask = 16'h5140;
defparam \cpu_0|R_src2_lo[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y18_N27
cycloneii_lcell_ff \cpu_0|E_src2[3] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|R_src2_lo[3]~3_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|E_src2 [3]));

// Location: LCCOMB_X44_Y20_N24
cycloneii_lcell_comb \cpu_0|F_pc[1]~0 (
// Equation(s):
// \cpu_0|F_pc[1]~0_combout  = (\cpu_0|E_alu_sub~regout  & (\cpu_0|Add1~6_combout )) # (!\cpu_0|E_alu_sub~regout  & ((\cpu_0|Add2~6_combout )))

	.dataa(\cpu_0|Add1~6_combout ),
	.datab(\cpu_0|Add2~6_combout ),
	.datac(vcc),
	.datad(\cpu_0|E_alu_sub~regout ),
	.cin(gnd),
	.combout(\cpu_0|F_pc[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|F_pc[1]~0 .lut_mask = 16'hAACC;
defparam \cpu_0|F_pc[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N26
cycloneii_lcell_comb \cpu_0|W_alu_result[3]~17 (
// Equation(s):
// \cpu_0|W_alu_result[3]~17_combout  = (\cpu_0|R_ctrl_logic~regout  & (\cpu_0|E_logic_result[3]~17_combout )) # (!\cpu_0|R_ctrl_logic~regout  & ((\cpu_0|F_pc[1]~0_combout )))

	.dataa(\cpu_0|E_logic_result[3]~17_combout ),
	.datab(\cpu_0|F_pc[1]~0_combout ),
	.datac(vcc),
	.datad(\cpu_0|R_ctrl_logic~regout ),
	.cin(gnd),
	.combout(\cpu_0|W_alu_result[3]~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|W_alu_result[3]~17 .lut_mask = 16'hAACC;
defparam \cpu_0|W_alu_result[3]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N24
cycloneii_lcell_comb \cpu_0|E_shift_rot_result_nxt[3]~17 (
// Equation(s):
// \cpu_0|E_shift_rot_result_nxt[3]~17_combout  = (\cpu_0|R_ctrl_shift_rot_right~regout  & (\cpu_0|E_shift_rot_result [4])) # (!\cpu_0|R_ctrl_shift_rot_right~regout  & ((\cpu_0|E_shift_rot_result [2])))

	.dataa(\cpu_0|R_ctrl_shift_rot_right~regout ),
	.datab(\cpu_0|E_shift_rot_result [4]),
	.datac(vcc),
	.datad(\cpu_0|E_shift_rot_result [2]),
	.cin(gnd),
	.combout(\cpu_0|E_shift_rot_result_nxt[3]~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_shift_rot_result_nxt[3]~17 .lut_mask = 16'hDD88;
defparam \cpu_0|E_shift_rot_result_nxt[3]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y20_N25
cycloneii_lcell_ff \cpu_0|E_shift_rot_result[3] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|E_shift_rot_result_nxt[3]~17_combout ),
	.sdata(\cpu_0|E_src1 [3]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\cpu_0|E_new_inst~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|E_shift_rot_result [3]));

// Location: LCFF_X40_Y20_N27
cycloneii_lcell_ff \cpu_0|W_alu_result[3] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|W_alu_result[3]~17_combout ),
	.sdata(\cpu_0|E_shift_rot_result [3]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(\cpu_0|E_alu_result~22_combout ),
	.sload(\cpu_0|R_ctrl_shift_rot~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|W_alu_result [3]));

// Location: LCCOMB_X31_Y16_N4
cycloneii_lcell_comb \addr_router_001|Equal7~0 (
// Equation(s):
// \addr_router_001|Equal7~0_combout  = (\addr_router_001|Equal6~2_combout  & (!\cpu_0|W_alu_result [3] & (\cpu_0|W_alu_result [4] & \addr_router_001|Equal2~2_combout )))

	.dataa(\addr_router_001|Equal6~2_combout ),
	.datab(\cpu_0|W_alu_result [3]),
	.datac(\cpu_0|W_alu_result [4]),
	.datad(\addr_router_001|Equal2~2_combout ),
	.cin(gnd),
	.combout(\addr_router_001|Equal7~0_combout ),
	.cout());
// synopsys translate_off
defparam \addr_router_001|Equal7~0 .lut_mask = 16'h2000;
defparam \addr_router_001|Equal7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N28
cycloneii_lcell_comb \jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout  = (\jtag_uart_0|av_waitrequest~regout  & (!\cpu_0_data_master_translator|read_accepted~regout  & (\addr_router_001|Equal7~0_combout  & 
// \cpu_0|d_read~regout )))

	.dataa(\jtag_uart_0|av_waitrequest~regout ),
	.datab(\cpu_0_data_master_translator|read_accepted~regout ),
	.datac(\addr_router_001|Equal7~0_combout ),
	.datad(\cpu_0|d_read~regout ),
	.cin(gnd),
	.combout(\jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 16'h2000;
defparam \jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N18
cycloneii_lcell_comb \jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1 (
// Equation(s):
// \jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout  = (\jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0] & 
// (!\jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ((\jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]) # 
// (\jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout )))) # (!\jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0] & 
// (((\jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]))))

	.dataa(\jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datab(\jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0]),
	.datac(\jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datad(\jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout ),
	.cin(gnd),
	.combout(\jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1 .lut_mask = 16'h7470;
defparam \jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y16_N19
cycloneii_lcell_ff \jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]));

// Location: LCCOMB_X41_Y16_N28
cycloneii_lcell_comb \addr_router_001|Equal1~2 (
// Equation(s):
// \addr_router_001|Equal1~2_combout  = (!\cpu_0|W_alu_result [17] & (\cpu_0|W_alu_result [20] & (!\cpu_0|W_alu_result [18] & !\cpu_0|W_alu_result [19])))

	.dataa(\cpu_0|W_alu_result [17]),
	.datab(\cpu_0|W_alu_result [20]),
	.datac(\cpu_0|W_alu_result [18]),
	.datad(\cpu_0|W_alu_result [19]),
	.cin(gnd),
	.combout(\addr_router_001|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \addr_router_001|Equal1~2 .lut_mask = 16'h0004;
defparam \addr_router_001|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y16_N22
cycloneii_lcell_comb \addr_router_001|Equal1~5 (
// Equation(s):
// \addr_router_001|Equal1~5_combout  = (((\cpu_0|W_alu_result [12]) # (!\cpu_0|W_alu_result [11])) # (!\addr_router_001|Equal1~2_combout )) # (!\addr_router_001|Equal1~3_combout )

	.dataa(\addr_router_001|Equal1~3_combout ),
	.datab(\addr_router_001|Equal1~2_combout ),
	.datac(\cpu_0|W_alu_result [12]),
	.datad(\cpu_0|W_alu_result [11]),
	.cin(gnd),
	.combout(\addr_router_001|Equal1~5_combout ),
	.cout());
// synopsys translate_off
defparam \addr_router_001|Equal1~5 .lut_mask = 16'hF7FF;
defparam \addr_router_001|Equal1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y16_N12
cycloneii_lcell_comb \addr_router_001|src_channel[1]~3 (
// Equation(s):
// \addr_router_001|src_channel[1]~3_combout  = (\cpu_0|W_alu_result [5]) # (((\cpu_0|W_alu_result [4] & \cpu_0|W_alu_result [3])) # (!\cpu_0|W_alu_result [6]))

	.dataa(\cpu_0|W_alu_result [4]),
	.datab(\cpu_0|W_alu_result [3]),
	.datac(\cpu_0|W_alu_result [5]),
	.datad(\cpu_0|W_alu_result [6]),
	.cin(gnd),
	.combout(\addr_router_001|src_channel[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \addr_router_001|src_channel[1]~3 .lut_mask = 16'hF8FF;
defparam \addr_router_001|src_channel[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y16_N16
cycloneii_lcell_comb \addr_router_001|src_channel[1]~2 (
// Equation(s):
// \addr_router_001|src_channel[1]~2_combout  = (\addr_router_001|Equal1~5_combout  & (((\cpu_0|W_alu_result [6] & \addr_router_001|src_channel[1]~3_combout )) # (!\addr_router_001|Equal2~2_combout )))

	.dataa(\cpu_0|W_alu_result [6]),
	.datab(\addr_router_001|Equal2~2_combout ),
	.datac(\addr_router_001|Equal1~5_combout ),
	.datad(\addr_router_001|src_channel[1]~3_combout ),
	.cin(gnd),
	.combout(\addr_router_001|src_channel[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \addr_router_001|src_channel[1]~2 .lut_mask = 16'hB030;
defparam \addr_router_001|src_channel[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N14
cycloneii_lcell_comb \cmd_xbar_demux_001|WideOr0~2 (
// Equation(s):
// \cmd_xbar_demux_001|WideOr0~2_combout  = (\cmd_xbar_demux_001|WideOr0~1_combout ) # ((\cmd_xbar_mux_001|saved_grant [1] & (\addr_router_001|src_channel[1]~2_combout  & \cmd_xbar_mux_001|last_cycle~0_combout )))

	.dataa(\cmd_xbar_demux_001|WideOr0~1_combout ),
	.datab(\cmd_xbar_mux_001|saved_grant [1]),
	.datac(\addr_router_001|src_channel[1]~2_combout ),
	.datad(\cmd_xbar_mux_001|last_cycle~0_combout ),
	.cin(gnd),
	.combout(\cmd_xbar_demux_001|WideOr0~2_combout ),
	.cout());
// synopsys translate_off
defparam \cmd_xbar_demux_001|WideOr0~2 .lut_mask = 16'hEAAA;
defparam \cmd_xbar_demux_001|WideOr0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N10
cycloneii_lcell_comb \cmd_xbar_demux_001|WideOr0~3 (
// Equation(s):
// \cmd_xbar_demux_001|WideOr0~3_combout  = (\cmd_xbar_demux_001|WideOr0~2_combout ) # ((\addr_router_001|Equal7~0_combout  & (!\jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & 
// \jtag_uart_0|av_waitrequest~regout )))

	.dataa(\addr_router_001|Equal7~0_combout ),
	.datab(\jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datac(\jtag_uart_0|av_waitrequest~regout ),
	.datad(\cmd_xbar_demux_001|WideOr0~2_combout ),
	.cin(gnd),
	.combout(\cmd_xbar_demux_001|WideOr0~3_combout ),
	.cout());
// synopsys translate_off
defparam \cmd_xbar_demux_001|WideOr0~3 .lut_mask = 16'hFF20;
defparam \cmd_xbar_demux_001|WideOr0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N26
cycloneii_lcell_comb \cmd_xbar_demux_001|sink_ready~3 (
// Equation(s):
// \cmd_xbar_demux_001|sink_ready~3_combout  = (\cmd_xbar_mux|saved_grant [1] & (\addr_router_001|Equal1~3_combout  & (!\addr_router_001|Equal1~4_combout  & \addr_router_001|Equal1~2_combout )))

	.dataa(\cmd_xbar_mux|saved_grant [1]),
	.datab(\addr_router_001|Equal1~3_combout ),
	.datac(\addr_router_001|Equal1~4_combout ),
	.datad(\addr_router_001|Equal1~2_combout ),
	.cin(gnd),
	.combout(\cmd_xbar_demux_001|sink_ready~3_combout ),
	.cout());
// synopsys translate_off
defparam \cmd_xbar_demux_001|sink_ready~3 .lut_mask = 16'h0800;
defparam \cmd_xbar_demux_001|sink_ready~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N4
cycloneii_lcell_comb \cmd_xbar_demux_001|sink_ready~4 (
// Equation(s):
// \cmd_xbar_demux_001|sink_ready~4_combout  = (\push_button_i_s1_translator|waitrequest_reset_override~regout  & (\cmd_xbar_demux_001|sink_ready~3_combout  & (!\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & 
// \cpu_0_jtag_debug_module_translator|wait_latency_counter[0]~0_combout )))

	.dataa(\push_button_i_s1_translator|waitrequest_reset_override~regout ),
	.datab(\cmd_xbar_demux_001|sink_ready~3_combout ),
	.datac(\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datad(\cpu_0_jtag_debug_module_translator|wait_latency_counter[0]~0_combout ),
	.cin(gnd),
	.combout(\cmd_xbar_demux_001|sink_ready~4_combout ),
	.cout());
// synopsys translate_off
defparam \cmd_xbar_demux_001|sink_ready~4 .lut_mask = 16'h0800;
defparam \cmd_xbar_demux_001|sink_ready~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N4
cycloneii_lcell_comb \cpu_0_data_master_translator|av_waitrequest~1 (
// Equation(s):
// \cpu_0_data_master_translator|av_waitrequest~1_combout  = (\cpu_0_data_master_translator|av_waitrequest~0_combout  & (!\cmd_xbar_demux_001|WideOr0~0_combout  & (!\cmd_xbar_demux_001|WideOr0~3_combout  & !\cmd_xbar_demux_001|sink_ready~4_combout )))

	.dataa(\cpu_0_data_master_translator|av_waitrequest~0_combout ),
	.datab(\cmd_xbar_demux_001|WideOr0~0_combout ),
	.datac(\cmd_xbar_demux_001|WideOr0~3_combout ),
	.datad(\cmd_xbar_demux_001|sink_ready~4_combout ),
	.cin(gnd),
	.combout(\cpu_0_data_master_translator|av_waitrequest~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0_data_master_translator|av_waitrequest~1 .lut_mask = 16'h0002;
defparam \cpu_0_data_master_translator|av_waitrequest~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y17_N26
cycloneii_lcell_comb \cpu_0|D_ctrl_st~0 (
// Equation(s):
// \cpu_0|D_ctrl_st~0_combout  = (!\cpu_0|D_iw [1] & (\cpu_0|D_iw [0] & \cpu_0|D_iw [2]))

	.dataa(\cpu_0|D_iw [1]),
	.datab(\cpu_0|D_iw [0]),
	.datac(\cpu_0|D_iw [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu_0|D_ctrl_st~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|D_ctrl_st~0 .lut_mask = 16'h4040;
defparam \cpu_0|D_ctrl_st~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y17_N27
cycloneii_lcell_ff \cpu_0|R_ctrl_st (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|D_ctrl_st~0_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|R_ctrl_st~regout ));

// Location: LCCOMB_X43_Y17_N28
cycloneii_lcell_comb \cpu_0|d_write_nxt~0 (
// Equation(s):
// \cpu_0|d_write_nxt~0_combout  = (\cpu_0|E_new_inst~regout  & \cpu_0|R_ctrl_st~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\cpu_0|E_new_inst~regout ),
	.datad(\cpu_0|R_ctrl_st~regout ),
	.cin(gnd),
	.combout(\cpu_0|d_write_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|d_write_nxt~0 .lut_mask = 16'hF000;
defparam \cpu_0|d_write_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y17_N8
cycloneii_lcell_comb \cpu_0|d_write_nxt (
// Equation(s):
// \cpu_0|d_write_nxt~combout  = (\cpu_0|d_write_nxt~0_combout ) # ((\cpu_0|the_experiment2_cpu_0_test_bench|d_write~regout  & ((\cpu_0_data_master_translator|av_waitrequest~3_combout ) # (\cpu_0_data_master_translator|av_waitrequest~1_combout ))))

	.dataa(\cpu_0_data_master_translator|av_waitrequest~3_combout ),
	.datab(\cpu_0_data_master_translator|av_waitrequest~1_combout ),
	.datac(\cpu_0|the_experiment2_cpu_0_test_bench|d_write~regout ),
	.datad(\cpu_0|d_write_nxt~0_combout ),
	.cin(gnd),
	.combout(\cpu_0|d_write_nxt~combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|d_write_nxt .lut_mask = 16'hFFE0;
defparam \cpu_0|d_write_nxt .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y17_N9
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_test_bench|d_write (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|d_write_nxt~combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_test_bench|d_write~regout ));

// Location: LCCOMB_X31_Y18_N0
cycloneii_lcell_comb \cpu_0_data_master_translator|write_accepted~0 (
// Equation(s):
// \cpu_0_data_master_translator|write_accepted~0_combout  = (\cpu_0_data_master_translator|av_waitrequest~4_combout  & ((\cpu_0_data_master_translator|write_accepted~regout ) # ((\cmd_xbar_demux_001|WideOr0~combout  & 
// \cpu_0|the_experiment2_cpu_0_test_bench|d_write~regout ))))

	.dataa(\cpu_0_data_master_translator|av_waitrequest~4_combout ),
	.datab(\cmd_xbar_demux_001|WideOr0~combout ),
	.datac(\cpu_0_data_master_translator|write_accepted~regout ),
	.datad(\cpu_0|the_experiment2_cpu_0_test_bench|d_write~regout ),
	.cin(gnd),
	.combout(\cpu_0_data_master_translator|write_accepted~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0_data_master_translator|write_accepted~0 .lut_mask = 16'hA8A0;
defparam \cpu_0_data_master_translator|write_accepted~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y18_N1
cycloneii_lcell_ff \cpu_0_data_master_translator|write_accepted (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0_data_master_translator|write_accepted~0_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0_data_master_translator|write_accepted~regout ));

// Location: LCCOMB_X32_Y16_N18
cycloneii_lcell_comb \cpu_0_data_master_translator_avalon_universal_master_0_agent|cp_valid (
// Equation(s):
// \cpu_0_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout  = (\cpu_0_data_master_translator|read_accepted~regout  & (!\cpu_0_data_master_translator|write_accepted~regout  & ((\cpu_0|the_experiment2_cpu_0_test_bench|d_write~regout )))) 
// # (!\cpu_0_data_master_translator|read_accepted~regout  & ((\cpu_0|d_read~regout ) # ((!\cpu_0_data_master_translator|write_accepted~regout  & \cpu_0|the_experiment2_cpu_0_test_bench|d_write~regout ))))

	.dataa(\cpu_0_data_master_translator|read_accepted~regout ),
	.datab(\cpu_0_data_master_translator|write_accepted~regout ),
	.datac(\cpu_0|d_read~regout ),
	.datad(\cpu_0|the_experiment2_cpu_0_test_bench|d_write~regout ),
	.cin(gnd),
	.combout(\cpu_0_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0_data_master_translator_avalon_universal_master_0_agent|cp_valid .lut_mask = 16'h7350;
defparam \cpu_0_data_master_translator_avalon_universal_master_0_agent|cp_valid .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N18
cycloneii_lcell_comb \cmd_xbar_mux_001|WideOr1 (
// Equation(s):
// \cmd_xbar_mux_001|WideOr1~combout  = (\cmd_xbar_mux_001|src_valid~0_combout ) # ((\cpu_0_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout  & (\cmd_xbar_mux_001|saved_grant [1] & \addr_router_001|src_channel[1]~2_combout )))

	.dataa(\cmd_xbar_mux_001|src_valid~0_combout ),
	.datab(\cpu_0_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout ),
	.datac(\cmd_xbar_mux_001|saved_grant [1]),
	.datad(\addr_router_001|src_channel[1]~2_combout ),
	.cin(gnd),
	.combout(\cmd_xbar_mux_001|WideOr1~combout ),
	.cout());
// synopsys translate_off
defparam \cmd_xbar_mux_001|WideOr1 .lut_mask = 16'hEAAA;
defparam \cmd_xbar_mux_001|WideOr1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N16
cycloneii_lcell_comb \cmd_xbar_mux_001|packet_in_progress~0 (
// Equation(s):
// \cmd_xbar_mux_001|packet_in_progress~0_combout  = !\cmd_xbar_mux_001|update_grant~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\cmd_xbar_mux_001|update_grant~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\cmd_xbar_mux_001|packet_in_progress~0_combout ),
	.cout());
// synopsys translate_off
defparam \cmd_xbar_mux_001|packet_in_progress~0 .lut_mask = 16'h0F0F;
defparam \cmd_xbar_mux_001|packet_in_progress~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y15_N17
cycloneii_lcell_ff \cmd_xbar_mux_001|packet_in_progress (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cmd_xbar_mux_001|packet_in_progress~0_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cmd_xbar_mux_001|packet_in_progress~regout ));

// Location: LCCOMB_X35_Y15_N24
cycloneii_lcell_comb \cmd_xbar_mux_001|update_grant~0 (
// Equation(s):
// \cmd_xbar_mux_001|update_grant~0_combout  = (\cmd_xbar_mux_001|WideOr1~combout  & (\cmd_xbar_mux_001|last_cycle~0_combout  & ((\cmd_xbar_mux_001|src_payload [0])))) # (!\cmd_xbar_mux_001|WideOr1~combout  & (((!\cmd_xbar_mux_001|packet_in_progress~regout 
// ))))

	.dataa(\cmd_xbar_mux_001|last_cycle~0_combout ),
	.datab(\cmd_xbar_mux_001|WideOr1~combout ),
	.datac(\cmd_xbar_mux_001|packet_in_progress~regout ),
	.datad(\cmd_xbar_mux_001|src_payload [0]),
	.cin(gnd),
	.combout(\cmd_xbar_mux_001|update_grant~0_combout ),
	.cout());
// synopsys translate_off
defparam \cmd_xbar_mux_001|update_grant~0 .lut_mask = 16'h8B03;
defparam \cmd_xbar_mux_001|update_grant~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y15_N1
cycloneii_lcell_ff \cmd_xbar_mux_001|saved_grant[0] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cmd_xbar_mux_001|arb|grant[0]~0_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cmd_xbar_mux_001|update_grant~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cmd_xbar_mux_001|saved_grant [0]));

// Location: LCCOMB_X36_Y20_N24
cycloneii_lcell_comb \cmd_xbar_mux_001|src_payload[0] (
// Equation(s):
// \cmd_xbar_mux_001|src_payload [0] = (\cmd_xbar_mux_001|saved_grant [1]) # (\cmd_xbar_mux_001|saved_grant [0])

	.dataa(\cmd_xbar_mux_001|saved_grant [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(\cmd_xbar_mux_001|saved_grant [0]),
	.cin(gnd),
	.combout(\cmd_xbar_mux_001|src_payload [0]),
	.cout());
// synopsys translate_off
defparam \cmd_xbar_mux_001|src_payload[0] .lut_mask = 16'hFFAA;
defparam \cmd_xbar_mux_001|src_payload[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y20_N25
cycloneii_lcell_ff \width_adapter|endofpacket_reg (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cmd_xbar_mux_001|src_payload [0]),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\width_adapter|use_reg~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\width_adapter|endofpacket_reg~regout ));

// Location: LCCOMB_X35_Y15_N28
cycloneii_lcell_comb \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2 (
// Equation(s):
// \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout  = (\width_adapter|count [0] & (\width_adapter|endofpacket_reg~regout  & \width_adapter|use_reg~regout ))

	.dataa(\width_adapter|count [0]),
	.datab(vcc),
	.datac(\width_adapter|endofpacket_reg~regout ),
	.datad(\width_adapter|use_reg~regout ),
	.cin(gnd),
	.combout(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout ),
	.cout());
// synopsys translate_off
defparam \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2 .lut_mask = 16'hA000;
defparam \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y15_N18
cycloneii_lcell_comb \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~3 (
// Equation(s):
// \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~3_combout  = (\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & 
// (\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]~regout )) # (!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & 
// ((\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout )))

	.dataa(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]~regout ),
	.datab(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout ),
	.datac(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~3_combout ),
	.cout());
// synopsys translate_off
defparam \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~3 .lut_mask = 16'hACAC;
defparam \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y15_N19
cycloneii_lcell_ff \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~3_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout ));

// Location: LCCOMB_X34_Y18_N10
cycloneii_lcell_comb \rsp_xbar_demux_001|src0_valid~0 (
// Equation(s):
// \rsp_xbar_demux_001|src0_valid~0_combout  = (!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][50]~regout  & (\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|rp_valid~combout  & 
// ((\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout ) # (\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout ))))

	.dataa(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][50]~regout ),
	.datab(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]~regout ),
	.datac(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout ),
	.datad(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|rp_valid~combout ),
	.cin(gnd),
	.combout(\rsp_xbar_demux_001|src0_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \rsp_xbar_demux_001|src0_valid~0 .lut_mask = 16'h5400;
defparam \rsp_xbar_demux_001|src0_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N22
cycloneii_lcell_comb \cpu_0|F_iw[8]~35 (
// Equation(s):
// \cpu_0|F_iw[8]~35_combout  = (\rsp_xbar_demux_001|src0_valid~0_combout  & ((\width_adapter_001|data_reg [8]) # ((!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout  & \sram_0|readdata [8]))))

	.dataa(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|uncompressor|source_addr[1]~0_combout ),
	.datab(\rsp_xbar_demux_001|src0_valid~0_combout ),
	.datac(\sram_0|readdata [8]),
	.datad(\width_adapter_001|data_reg [8]),
	.cin(gnd),
	.combout(\cpu_0|F_iw[8]~35_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|F_iw[8]~35 .lut_mask = 16'hCC40;
defparam \cpu_0|F_iw[8]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N6
cycloneii_lcell_comb \cpu_0|F_iw[8]~36 (
// Equation(s):
// \cpu_0|F_iw[8]~36_combout  = (\cpu_0|D_iw[28]~1_combout  & ((\cpu_0|F_iw[8]~35_combout ) # ((\rsp_xbar_demux|src0_valid~combout  & \cpu_0_jtag_debug_module_translator|av_readdata_pre [8]))))

	.dataa(\rsp_xbar_demux|src0_valid~combout ),
	.datab(\cpu_0|F_iw[8]~35_combout ),
	.datac(\cpu_0|D_iw[28]~1_combout ),
	.datad(\cpu_0_jtag_debug_module_translator|av_readdata_pre [8]),
	.cin(gnd),
	.combout(\cpu_0|F_iw[8]~36_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|F_iw[8]~36 .lut_mask = 16'hE0C0;
defparam \cpu_0|F_iw[8]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y17_N7
cycloneii_lcell_ff \cpu_0|D_iw[8] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|F_iw[8]~36_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|F_valid~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|D_iw [8]));

// Location: LCCOMB_X45_Y17_N12
cycloneii_lcell_comb \cpu_0|Equal127~0 (
// Equation(s):
// \cpu_0|Equal127~0_combout  = (!\cpu_0|D_iw [7] & !\cpu_0|D_iw [6])

	.dataa(\cpu_0|D_iw [7]),
	.datab(vcc),
	.datac(\cpu_0|D_iw [6]),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu_0|Equal127~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|Equal127~0 .lut_mask = 16'h0505;
defparam \cpu_0|Equal127~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y17_N16
cycloneii_lcell_comb \cpu_0|E_control_rd_data[0]~0 (
// Equation(s):
// \cpu_0|E_control_rd_data[0]~0_combout  = (\cpu_0|D_iw [7] & (((\cpu_0|D_iw [6])))) # (!\cpu_0|D_iw [7] & ((\cpu_0|D_iw [6] & (\cpu_0|W_estatus_reg~regout )) # (!\cpu_0|D_iw [6] & ((\cpu_0|W_status_reg_pie~regout )))))

	.dataa(\cpu_0|D_iw [7]),
	.datab(\cpu_0|W_estatus_reg~regout ),
	.datac(\cpu_0|D_iw [6]),
	.datad(\cpu_0|W_status_reg_pie~regout ),
	.cin(gnd),
	.combout(\cpu_0|E_control_rd_data[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_control_rd_data[0]~0 .lut_mask = 16'hE5E0;
defparam \cpu_0|E_control_rd_data[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y17_N30
cycloneii_lcell_comb \cpu_0|Equal127~2 (
// Equation(s):
// \cpu_0|Equal127~2_combout  = (!\cpu_0|D_iw [6] & (!\cpu_0|D_iw [8] & (\cpu_0|D_iw [7] & \cpu_0|R_ctrl_wrctl_inst~regout )))

	.dataa(\cpu_0|D_iw [6]),
	.datab(\cpu_0|D_iw [8]),
	.datac(\cpu_0|D_iw [7]),
	.datad(\cpu_0|R_ctrl_wrctl_inst~regout ),
	.cin(gnd),
	.combout(\cpu_0|Equal127~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|Equal127~2 .lut_mask = 16'h1000;
defparam \cpu_0|Equal127~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y17_N8
cycloneii_lcell_comb \cpu_0|W_bstatus_reg_inst_nxt~0 (
// Equation(s):
// \cpu_0|W_bstatus_reg_inst_nxt~0_combout  = (!\cpu_0|R_ctrl_break~regout  & ((\cpu_0|Equal127~2_combout  & (\cpu_0|E_src1 [0])) # (!\cpu_0|Equal127~2_combout  & ((\cpu_0|W_bstatus_reg~regout )))))

	.dataa(\cpu_0|R_ctrl_break~regout ),
	.datab(\cpu_0|Equal127~2_combout ),
	.datac(\cpu_0|E_src1 [0]),
	.datad(\cpu_0|W_bstatus_reg~regout ),
	.cin(gnd),
	.combout(\cpu_0|W_bstatus_reg_inst_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|W_bstatus_reg_inst_nxt~0 .lut_mask = 16'h5140;
defparam \cpu_0|W_bstatus_reg_inst_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y20_N14
cycloneii_lcell_comb \cpu_0|W_bstatus_reg_inst_nxt~1 (
// Equation(s):
// \cpu_0|W_bstatus_reg_inst_nxt~1_combout  = (\cpu_0|W_bstatus_reg_inst_nxt~0_combout ) # ((\cpu_0|W_status_reg_pie~regout  & \cpu_0|R_ctrl_break~regout ))

	.dataa(vcc),
	.datab(\cpu_0|W_bstatus_reg_inst_nxt~0_combout ),
	.datac(\cpu_0|W_status_reg_pie~regout ),
	.datad(\cpu_0|R_ctrl_break~regout ),
	.cin(gnd),
	.combout(\cpu_0|W_bstatus_reg_inst_nxt~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|W_bstatus_reg_inst_nxt~1 .lut_mask = 16'hFCCC;
defparam \cpu_0|W_bstatus_reg_inst_nxt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y20_N15
cycloneii_lcell_ff \cpu_0|W_bstatus_reg (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|W_bstatus_reg_inst_nxt~1_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|E_valid~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|W_bstatus_reg~regout ));

// Location: LCCOMB_X45_Y20_N0
cycloneii_lcell_comb \cpu_0|E_control_rd_data[0]~1 (
// Equation(s):
// \cpu_0|E_control_rd_data[0]~1_combout  = (\cpu_0|D_iw [7] & ((\cpu_0|E_control_rd_data[0]~0_combout  & (\cpu_0|W_ienable_reg [0])) # (!\cpu_0|E_control_rd_data[0]~0_combout  & ((\cpu_0|W_bstatus_reg~regout ))))) # (!\cpu_0|D_iw [7] & 
// (\cpu_0|E_control_rd_data[0]~0_combout ))

	.dataa(\cpu_0|D_iw [7]),
	.datab(\cpu_0|E_control_rd_data[0]~0_combout ),
	.datac(\cpu_0|W_ienable_reg [0]),
	.datad(\cpu_0|W_bstatus_reg~regout ),
	.cin(gnd),
	.combout(\cpu_0|E_control_rd_data[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_control_rd_data[0]~1 .lut_mask = 16'hE6C4;
defparam \cpu_0|E_control_rd_data[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N12
cycloneii_lcell_comb \cpu_0|E_control_rd_data[0]~2 (
// Equation(s):
// \cpu_0|E_control_rd_data[0]~2_combout  = (\cpu_0|D_iw [8] & (\cpu_0|W_ipending_reg [0] & (\cpu_0|Equal127~0_combout ))) # (!\cpu_0|D_iw [8] & (((\cpu_0|E_control_rd_data[0]~1_combout ))))

	.dataa(\cpu_0|W_ipending_reg [0]),
	.datab(\cpu_0|D_iw [8]),
	.datac(\cpu_0|Equal127~0_combout ),
	.datad(\cpu_0|E_control_rd_data[0]~1_combout ),
	.cin(gnd),
	.combout(\cpu_0|E_control_rd_data[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_control_rd_data[0]~2 .lut_mask = 16'hB380;
defparam \cpu_0|E_control_rd_data[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y20_N13
cycloneii_lcell_ff \cpu_0|W_control_rd_data[0] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|E_control_rd_data[0]~2_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|W_control_rd_data [0]));

// Location: LCCOMB_X38_Y18_N0
cycloneii_lcell_comb \cpu_0|W_rf_wr_data[0]~1 (
// Equation(s):
// \cpu_0|W_rf_wr_data[0]~1_combout  = (!\cpu_0|R_ctrl_br_cmp~regout  & ((\cpu_0|R_ctrl_rdctl_inst~regout  & ((\cpu_0|W_control_rd_data [0]))) # (!\cpu_0|R_ctrl_rdctl_inst~regout  & (\cpu_0|W_alu_result [0]))))

	.dataa(\cpu_0|W_alu_result [0]),
	.datab(\cpu_0|W_control_rd_data [0]),
	.datac(\cpu_0|R_ctrl_br_cmp~regout ),
	.datad(\cpu_0|R_ctrl_rdctl_inst~regout ),
	.cin(gnd),
	.combout(\cpu_0|W_rf_wr_data[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|W_rf_wr_data[0]~1 .lut_mask = 16'h0C0A;
defparam \cpu_0|W_rf_wr_data[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N14
cycloneii_lcell_comb \push_button_i|read_mux_out[0]~9 (
// Equation(s):
// \push_button_i|read_mux_out[0]~9_combout  = (!\cpu_0|W_alu_result [2] & ((\cpu_0|W_alu_result [3] & ((\push_button_i|irq_mask [0]))) # (!\cpu_0|W_alu_result [3] & (\push_button_i_external_connection_export~combout [0]))))

	.dataa(\push_button_i_external_connection_export~combout [0]),
	.datab(\cpu_0|W_alu_result [3]),
	.datac(\cpu_0|W_alu_result [2]),
	.datad(\push_button_i|irq_mask [0]),
	.cin(gnd),
	.combout(\push_button_i|read_mux_out[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \push_button_i|read_mux_out[0]~9 .lut_mask = 16'h0E02;
defparam \push_button_i|read_mux_out[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N18
cycloneii_lcell_comb \push_button_i|read_mux_out[0] (
// Equation(s):
// \push_button_i|read_mux_out [0] = (\push_button_i|read_mux_out[0]~9_combout ) # ((\push_button_i|edge_capture [0] & (\cpu_0|W_alu_result [2] & \cpu_0|W_alu_result [3])))

	.dataa(\push_button_i|edge_capture [0]),
	.datab(\cpu_0|W_alu_result [2]),
	.datac(\push_button_i|read_mux_out[0]~9_combout ),
	.datad(\cpu_0|W_alu_result [3]),
	.cin(gnd),
	.combout(\push_button_i|read_mux_out [0]),
	.cout());
// synopsys translate_off
defparam \push_button_i|read_mux_out[0] .lut_mask = 16'hF8F0;
defparam \push_button_i|read_mux_out[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y21_N19
cycloneii_lcell_ff \push_button_i|readdata[0] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\push_button_i|read_mux_out [0]),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\push_button_i|readdata [0]));

// Location: LCFF_X33_Y19_N19
cycloneii_lcell_ff \push_button_i_s1_translator|av_readdata_pre[0] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\push_button_i|readdata [0]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\push_button_i_s1_translator|av_readdata_pre [0]));

// Location: LCCOMB_X30_Y18_N16
cycloneii_lcell_comb \led_red_o|data_out[0]~feeder (
// Equation(s):
// \led_red_o|data_out[0]~feeder_combout  = \cpu_0|d_writedata [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_0|d_writedata [0]),
	.cin(gnd),
	.combout(\led_red_o|data_out[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \led_red_o|data_out[0]~feeder .lut_mask = 16'hFF00;
defparam \led_red_o|data_out[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y18_N17
cycloneii_lcell_ff \led_red_o|data_out[0] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\led_red_o|data_out[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\led_red_o|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\led_red_o|data_out [0]));

// Location: LCCOMB_X33_Y19_N30
cycloneii_lcell_comb \led_red_o|readdata[0] (
// Equation(s):
// \led_red_o|readdata [0] = (!\cpu_0|W_alu_result [3] & (\led_red_o|data_out [0] & !\cpu_0|W_alu_result [2]))

	.dataa(vcc),
	.datab(\cpu_0|W_alu_result [3]),
	.datac(\led_red_o|data_out [0]),
	.datad(\cpu_0|W_alu_result [2]),
	.cin(gnd),
	.combout(\led_red_o|readdata [0]),
	.cout());
// synopsys translate_off
defparam \led_red_o|readdata[0] .lut_mask = 16'h0030;
defparam \led_red_o|readdata[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y19_N31
cycloneii_lcell_ff \led_red_o_s1_translator|av_readdata_pre[0] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\led_red_o|readdata [0]),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\led_red_o_s1_translator|av_readdata_pre [0]));

// Location: LCCOMB_X33_Y19_N18
cycloneii_lcell_comb \rsp_xbar_mux_001|src_data[0]~1 (
// Equation(s):
// \rsp_xbar_mux_001|src_data[0]~1_combout  = (\push_button_i_s1_translator|read_latency_shift_reg [0] & ((\push_button_i_s1_translator|av_readdata_pre [0]) # ((\led_red_o_s1_translator|read_latency_shift_reg [0] & \led_red_o_s1_translator|av_readdata_pre 
// [0])))) # (!\push_button_i_s1_translator|read_latency_shift_reg [0] & (\led_red_o_s1_translator|read_latency_shift_reg [0] & ((\led_red_o_s1_translator|av_readdata_pre [0]))))

	.dataa(\push_button_i_s1_translator|read_latency_shift_reg [0]),
	.datab(\led_red_o_s1_translator|read_latency_shift_reg [0]),
	.datac(\push_button_i_s1_translator|av_readdata_pre [0]),
	.datad(\led_red_o_s1_translator|av_readdata_pre [0]),
	.cin(gnd),
	.combout(\rsp_xbar_mux_001|src_data[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \rsp_xbar_mux_001|src_data[0]~1 .lut_mask = 16'hECA0;
defparam \rsp_xbar_mux_001|src_data[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y20_N7
cycloneii_lcell_ff \custom_counter_component_0|custom_counter_unit_inst|length[0] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\custom_counter_component_0|custom_counter_unit_inst|length[0]~13_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\custom_counter_component_0|custom_counter_unit_inst|length[0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|custom_counter_unit_inst|length [0]));

// Location: LCCOMB_X33_Y20_N14
cycloneii_lcell_comb \custom_counter_component_0|Selector31~0 (
// Equation(s):
// \custom_counter_component_0|Selector31~0_combout  = (\cpu_0|W_alu_result [2] & (\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_a [0])) # (!\cpu_0|W_alu_result [2] & ((\cpu_0|W_alu_result [3] & 
// ((\custom_counter_component_0|custom_counter_unit_inst|length [0]))) # (!\cpu_0|W_alu_result [3] & (\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_a [0]))))

	.dataa(\custom_counter_component_0|dual_port_ram_unit_inst|altsyncram_component|auto_generated|q_a [0]),
	.datab(\cpu_0|W_alu_result [2]),
	.datac(\custom_counter_component_0|custom_counter_unit_inst|length [0]),
	.datad(\cpu_0|W_alu_result [3]),
	.cin(gnd),
	.combout(\custom_counter_component_0|Selector31~0_combout ),
	.cout());
// synopsys translate_off
defparam \custom_counter_component_0|Selector31~0 .lut_mask = 16'hB8AA;
defparam \custom_counter_component_0|Selector31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y20_N15
cycloneii_lcell_ff \custom_counter_component_0|readdata[0] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\custom_counter_component_0|Selector31~0_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\custom_counter_component_0|readdata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0|readdata [0]));

// Location: LCFF_X33_Y19_N21
cycloneii_lcell_ff \custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre[0] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\custom_counter_component_0|readdata [0]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre [0]));

// Location: LCFF_X30_Y17_N9
cycloneii_lcell_ff \led_green_o|data_out[0] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|d_writedata [0]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\led_green_o|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\led_green_o|data_out [0]));

// Location: LCCOMB_X33_Y19_N22
cycloneii_lcell_comb \led_green_o|readdata[0] (
// Equation(s):
// \led_green_o|readdata [0] = (!\cpu_0|W_alu_result [3] & (\led_green_o|data_out [0] & !\cpu_0|W_alu_result [2]))

	.dataa(vcc),
	.datab(\cpu_0|W_alu_result [3]),
	.datac(\led_green_o|data_out [0]),
	.datad(\cpu_0|W_alu_result [2]),
	.cin(gnd),
	.combout(\led_green_o|readdata [0]),
	.cout());
// synopsys translate_off
defparam \led_green_o|readdata[0] .lut_mask = 16'h0030;
defparam \led_green_o|readdata[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y19_N23
cycloneii_lcell_ff \led_green_o_s1_translator|av_readdata_pre[0] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\led_green_o|readdata [0]),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\led_green_o_s1_translator|av_readdata_pre [0]));

// Location: LCCOMB_X33_Y19_N20
cycloneii_lcell_comb \rsp_xbar_mux_001|src_data[0]~0 (
// Equation(s):
// \rsp_xbar_mux_001|src_data[0]~0_combout  = (\custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg [0] & ((\custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre [0]) # 
// ((\led_green_o_s1_translator|read_latency_shift_reg [0] & \led_green_o_s1_translator|av_readdata_pre [0])))) # (!\custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg [0] & (\led_green_o_s1_translator|read_latency_shift_reg [0] & 
// ((\led_green_o_s1_translator|av_readdata_pre [0]))))

	.dataa(\custom_counter_component_0_avalon_slave_0_translator|read_latency_shift_reg [0]),
	.datab(\led_green_o_s1_translator|read_latency_shift_reg [0]),
	.datac(\custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre [0]),
	.datad(\led_green_o_s1_translator|av_readdata_pre [0]),
	.cin(gnd),
	.combout(\rsp_xbar_mux_001|src_data[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \rsp_xbar_mux_001|src_data[0]~0 .lut_mask = 16'hECA0;
defparam \rsp_xbar_mux_001|src_data[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N2
cycloneii_lcell_comb \rsp_xbar_mux_001|src_payload~1 (
// Equation(s):
// \rsp_xbar_mux_001|src_payload~1_combout  = (\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout  & (\cpu_0_jtag_debug_module_translator|read_latency_shift_reg [0] & 
// \cpu_0_jtag_debug_module_translator|av_readdata_pre [0]))

	.dataa(\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]~regout ),
	.datab(\cpu_0_jtag_debug_module_translator|read_latency_shift_reg [0]),
	.datac(vcc),
	.datad(\cpu_0_jtag_debug_module_translator|av_readdata_pre [0]),
	.cin(gnd),
	.combout(\rsp_xbar_mux_001|src_payload~1_combout ),
	.cout());
// synopsys translate_off
defparam \rsp_xbar_mux_001|src_payload~1 .lut_mask = 16'h8800;
defparam \rsp_xbar_mux_001|src_payload~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N12
cycloneii_lcell_comb \rsp_xbar_mux_001|src_data[0]~3 (
// Equation(s):
// \rsp_xbar_mux_001|src_data[0]~3_combout  = (\rsp_xbar_mux_001|src_data[0]~2_combout ) # ((\rsp_xbar_mux_001|src_data[0]~1_combout ) # ((\rsp_xbar_mux_001|src_data[0]~0_combout ) # (\rsp_xbar_mux_001|src_payload~1_combout )))

	.dataa(\rsp_xbar_mux_001|src_data[0]~2_combout ),
	.datab(\rsp_xbar_mux_001|src_data[0]~1_combout ),
	.datac(\rsp_xbar_mux_001|src_data[0]~0_combout ),
	.datad(\rsp_xbar_mux_001|src_payload~1_combout ),
	.cin(gnd),
	.combout(\rsp_xbar_mux_001|src_data[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \rsp_xbar_mux_001|src_data[0]~3 .lut_mask = 16'hFFFE;
defparam \rsp_xbar_mux_001|src_data[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N4
cycloneii_lcell_comb \cpu_0|av_ld_byte0_data_nxt[0]~8 (
// Equation(s):
// \cpu_0|av_ld_byte0_data_nxt[0]~8_combout  = (\cpu_0|av_ld_rshift8~1_combout  & ((\rsp_xbar_mux_001|src_payload~0_combout ) # ((\rsp_xbar_mux_001|src_data[0]~3_combout )))) # (!\cpu_0|av_ld_rshift8~1_combout  & (((\cpu_0|av_ld_byte1_data [0]))))

	.dataa(\rsp_xbar_mux_001|src_payload~0_combout ),
	.datab(\cpu_0|av_ld_rshift8~1_combout ),
	.datac(\cpu_0|av_ld_byte1_data [0]),
	.datad(\rsp_xbar_mux_001|src_data[0]~3_combout ),
	.cin(gnd),
	.combout(\cpu_0|av_ld_byte0_data_nxt[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|av_ld_byte0_data_nxt[0]~8 .lut_mask = 16'hFCB8;
defparam \cpu_0|av_ld_byte0_data_nxt[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y18_N5
cycloneii_lcell_ff \cpu_0|av_ld_byte0_data[0] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|av_ld_byte0_data_nxt[0]~8_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|av_ld_byte0_data[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|av_ld_byte0_data [0]));

// Location: LCCOMB_X38_Y18_N18
cycloneii_lcell_comb \cpu_0|W_rf_wr_data[0]~2 (
// Equation(s):
// \cpu_0|W_rf_wr_data[0]~2_combout  = (\cpu_0|R_ctrl_ld~regout  & (((\cpu_0|av_ld_byte0_data [0])))) # (!\cpu_0|R_ctrl_ld~regout  & ((\cpu_0|W_rf_wr_data[0]~0_combout ) # ((\cpu_0|W_rf_wr_data[0]~1_combout ))))

	.dataa(\cpu_0|W_rf_wr_data[0]~0_combout ),
	.datab(\cpu_0|W_rf_wr_data[0]~1_combout ),
	.datac(\cpu_0|av_ld_byte0_data [0]),
	.datad(\cpu_0|R_ctrl_ld~regout ),
	.cin(gnd),
	.combout(\cpu_0|W_rf_wr_data[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|W_rf_wr_data[0]~2 .lut_mask = 16'hF0EE;
defparam \cpu_0|W_rf_wr_data[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N4
cycloneii_lcell_comb \cpu_0|E_src1[7]~13 (
// Equation(s):
// \cpu_0|E_src1[7]~13_combout  = (\cpu_0|R_src1~26_combout  & (\cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b [7])) # (!\cpu_0|R_src1~26_combout  & ((\cpu_0|D_iw [11])))

	.dataa(\cpu_0|R_src1~26_combout ),
	.datab(\cpu_0|experiment2_cpu_0_register_bank_a|the_altsyncram|auto_generated|q_b [7]),
	.datac(vcc),
	.datad(\cpu_0|D_iw [11]),
	.cin(gnd),
	.combout(\cpu_0|E_src1[7]~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|E_src1[7]~13 .lut_mask = 16'hDD88;
defparam \cpu_0|E_src1[7]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y20_N5
cycloneii_lcell_ff \cpu_0|E_src1[7] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|E_src1[7]~13_combout ),
	.sdata(\cpu_0|F_pc_plus_one[5]~10_combout ),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\cpu_0|R_src1~27_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|E_src1 [7]));

// Location: LCCOMB_X43_Y16_N10
cycloneii_lcell_comb \cpu_0|F_pc[5]~3 (
// Equation(s):
// \cpu_0|F_pc[5]~3_combout  = (\cpu_0|E_alu_sub~regout  & (\cpu_0|Add1~14_combout )) # (!\cpu_0|E_alu_sub~regout  & ((\cpu_0|Add2~14_combout )))

	.dataa(\cpu_0|Add1~14_combout ),
	.datab(\cpu_0|Add2~14_combout ),
	.datac(vcc),
	.datad(\cpu_0|E_alu_sub~regout ),
	.cin(gnd),
	.combout(\cpu_0|F_pc[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|F_pc[5]~3 .lut_mask = 16'hAACC;
defparam \cpu_0|F_pc[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y16_N4
cycloneii_lcell_comb \cpu_0|W_alu_result[7]~13 (
// Equation(s):
// \cpu_0|W_alu_result[7]~13_combout  = (\cpu_0|R_ctrl_logic~regout  & (\cpu_0|E_logic_result[7]~14_combout )) # (!\cpu_0|R_ctrl_logic~regout  & ((\cpu_0|F_pc[5]~3_combout )))

	.dataa(\cpu_0|E_logic_result[7]~14_combout ),
	.datab(\cpu_0|F_pc[5]~3_combout ),
	.datac(vcc),
	.datad(\cpu_0|R_ctrl_logic~regout ),
	.cin(gnd),
	.combout(\cpu_0|W_alu_result[7]~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|W_alu_result[7]~13 .lut_mask = 16'hAACC;
defparam \cpu_0|W_alu_result[7]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y16_N5
cycloneii_lcell_ff \cpu_0|W_alu_result[7] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|W_alu_result[7]~13_combout ),
	.sdata(\cpu_0|E_shift_rot_result [7]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(\cpu_0|E_alu_result~22_combout ),
	.sload(\cpu_0|R_ctrl_shift_rot~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|W_alu_result [7]));

// Location: LCCOMB_X42_Y16_N14
cycloneii_lcell_comb \addr_router_001|Equal2~1 (
// Equation(s):
// \addr_router_001|Equal2~1_combout  = (!\cpu_0|W_alu_result [8] & !\cpu_0|W_alu_result [7])

	.dataa(\cpu_0|W_alu_result [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_0|W_alu_result [7]),
	.cin(gnd),
	.combout(\addr_router_001|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \addr_router_001|Equal2~1 .lut_mask = 16'h0055;
defparam \addr_router_001|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y16_N20
cycloneii_lcell_comb \addr_router_001|Equal2~0 (
// Equation(s):
// \addr_router_001|Equal2~0_combout  = (!\cpu_0|W_alu_result [9] & (!\cpu_0|W_alu_result [11] & (\cpu_0|W_alu_result [12] & !\cpu_0|W_alu_result [10])))

	.dataa(\cpu_0|W_alu_result [9]),
	.datab(\cpu_0|W_alu_result [11]),
	.datac(\cpu_0|W_alu_result [12]),
	.datad(\cpu_0|W_alu_result [10]),
	.cin(gnd),
	.combout(\addr_router_001|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \addr_router_001|Equal2~0 .lut_mask = 16'h0010;
defparam \addr_router_001|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y16_N16
cycloneii_lcell_comb \addr_router_001|Equal2~2 (
// Equation(s):
// \addr_router_001|Equal2~2_combout  = (\addr_router_001|Equal1~3_combout  & (\addr_router_001|Equal2~1_combout  & (\addr_router_001|Equal2~0_combout  & \addr_router_001|Equal1~2_combout )))

	.dataa(\addr_router_001|Equal1~3_combout ),
	.datab(\addr_router_001|Equal2~1_combout ),
	.datac(\addr_router_001|Equal2~0_combout ),
	.datad(\addr_router_001|Equal1~2_combout ),
	.cin(gnd),
	.combout(\addr_router_001|Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \addr_router_001|Equal2~2 .lut_mask = 16'h8000;
defparam \addr_router_001|Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N20
cycloneii_lcell_comb \led_red_o_s1_translator|av_waitrequest_generated~1 (
// Equation(s):
// \led_red_o_s1_translator|av_waitrequest_generated~1_combout  = \led_red_o_s1_translator|wait_latency_counter [0] $ (((!\led_red_o_s1_translator|av_waitrequest_generated~0_combout  & (\addr_router_001|Equal2~2_combout  & 
// \cpu_0_data_master_translator|uav_write~0_combout ))))

	.dataa(\led_red_o_s1_translator|av_waitrequest_generated~0_combout ),
	.datab(\led_red_o_s1_translator|wait_latency_counter [0]),
	.datac(\addr_router_001|Equal2~2_combout ),
	.datad(\cpu_0_data_master_translator|uav_write~0_combout ),
	.cin(gnd),
	.combout(\led_red_o_s1_translator|av_waitrequest_generated~1_combout ),
	.cout());
// synopsys translate_off
defparam \led_red_o_s1_translator|av_waitrequest_generated~1 .lut_mask = 16'h9CCC;
defparam \led_red_o_s1_translator|av_waitrequest_generated~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N30
cycloneii_lcell_comb \led_red_o_s1_translator|wait_latency_counter[0]~1 (
// Equation(s):
// \led_red_o_s1_translator|wait_latency_counter[0]~1_combout  = (!\led_red_o_s1_translator|wait_latency_counter [1] & \led_red_o_s1_translator|av_waitrequest_generated~1_combout )

	.dataa(\led_red_o_s1_translator|wait_latency_counter [1]),
	.datab(vcc),
	.datac(\led_red_o_s1_translator|av_waitrequest_generated~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\led_red_o_s1_translator|wait_latency_counter[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \led_red_o_s1_translator|wait_latency_counter[0]~1 .lut_mask = 16'h5050;
defparam \led_red_o_s1_translator|wait_latency_counter[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N8
cycloneii_lcell_comb \led_red_o_s1_translator|wait_latency_counter[0]~2 (
// Equation(s):
// \led_red_o_s1_translator|wait_latency_counter[0]~2_combout  = (!\led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & (!\led_red_o_s1_translator|wait_latency_counter[0]~1_combout  & 
// (\led_red_o_s1_translator|wait_latency_counter[0]~0_combout  & \addr_router_001|Equal4~0_combout )))

	.dataa(\led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datab(\led_red_o_s1_translator|wait_latency_counter[0]~1_combout ),
	.datac(\led_red_o_s1_translator|wait_latency_counter[0]~0_combout ),
	.datad(\addr_router_001|Equal4~0_combout ),
	.cin(gnd),
	.combout(\led_red_o_s1_translator|wait_latency_counter[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \led_red_o_s1_translator|wait_latency_counter[0]~2 .lut_mask = 16'h1000;
defparam \led_red_o_s1_translator|wait_latency_counter[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N2
cycloneii_lcell_comb \led_red_o_s1_translator|wait_latency_counter~4 (
// Equation(s):
// \led_red_o_s1_translator|wait_latency_counter~4_combout  = (\led_red_o_s1_translator|wait_latency_counter[0]~2_combout  & !\led_red_o_s1_translator|wait_latency_counter [0])

	.dataa(vcc),
	.datab(\led_red_o_s1_translator|wait_latency_counter[0]~2_combout ),
	.datac(\led_red_o_s1_translator|wait_latency_counter [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\led_red_o_s1_translator|wait_latency_counter~4_combout ),
	.cout());
// synopsys translate_off
defparam \led_red_o_s1_translator|wait_latency_counter~4 .lut_mask = 16'h0C0C;
defparam \led_red_o_s1_translator|wait_latency_counter~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y16_N3
cycloneii_lcell_ff \led_red_o_s1_translator|wait_latency_counter[0] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\led_red_o_s1_translator|wait_latency_counter~4_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\led_red_o_s1_translator|wait_latency_counter [0]));

// Location: LCCOMB_X32_Y16_N4
cycloneii_lcell_comb \led_red_o_s1_translator|read_latency_shift_reg~7 (
// Equation(s):
// \led_red_o_s1_translator|read_latency_shift_reg~7_combout  = (\push_button_i_s1_translator|waitrequest_reset_override~regout  & (\led_red_o_s1_translator|wait_latency_counter [0] $ (((!\cpu_0_data_master_translator|write_accepted~regout  & 
// \cpu_0|the_experiment2_cpu_0_test_bench|d_write~regout )))))

	.dataa(\push_button_i_s1_translator|waitrequest_reset_override~regout ),
	.datab(\led_red_o_s1_translator|wait_latency_counter [0]),
	.datac(\cpu_0_data_master_translator|write_accepted~regout ),
	.datad(\cpu_0|the_experiment2_cpu_0_test_bench|d_write~regout ),
	.cin(gnd),
	.combout(\led_red_o_s1_translator|read_latency_shift_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \led_red_o_s1_translator|read_latency_shift_reg~7 .lut_mask = 16'h8288;
defparam \led_red_o_s1_translator|read_latency_shift_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N28
cycloneii_lcell_comb \led_red_o_s1_translator|read_latency_shift_reg~4 (
// Equation(s):
// \led_red_o_s1_translator|read_latency_shift_reg~4_combout  = (!\led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & (\led_red_o_s1_translator|read_latency_shift_reg~7_combout  & (!\led_red_o_s1_translator|wait_latency_counter 
// [1] & \addr_router_001|Equal4~0_combout )))

	.dataa(\led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datab(\led_red_o_s1_translator|read_latency_shift_reg~7_combout ),
	.datac(\led_red_o_s1_translator|wait_latency_counter [1]),
	.datad(\addr_router_001|Equal4~0_combout ),
	.cin(gnd),
	.combout(\led_red_o_s1_translator|read_latency_shift_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \led_red_o_s1_translator|read_latency_shift_reg~4 .lut_mask = 16'h0400;
defparam \led_red_o_s1_translator|read_latency_shift_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N22
cycloneii_lcell_comb \cmd_xbar_demux_001|WideOr0~0 (
// Equation(s):
// \cmd_xbar_demux_001|WideOr0~0_combout  = (\led_green_o_s1_translator|read_latency_shift_reg~4_combout ) # ((\led_red_o_s1_translator|read_latency_shift_reg~4_combout ) # ((\cmd_xbar_demux_001|sink_ready~2_combout ) # 
// (\push_button_i_s1_translator|read_latency_shift_reg~3_combout )))

	.dataa(\led_green_o_s1_translator|read_latency_shift_reg~4_combout ),
	.datab(\led_red_o_s1_translator|read_latency_shift_reg~4_combout ),
	.datac(\cmd_xbar_demux_001|sink_ready~2_combout ),
	.datad(\push_button_i_s1_translator|read_latency_shift_reg~3_combout ),
	.cin(gnd),
	.combout(\cmd_xbar_demux_001|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cmd_xbar_demux_001|WideOr0~0 .lut_mask = 16'hFFFE;
defparam \cmd_xbar_demux_001|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N14
cycloneii_lcell_comb \cmd_xbar_demux_001|WideOr0 (
// Equation(s):
// \cmd_xbar_demux_001|WideOr0~combout  = (\cmd_xbar_demux_001|WideOr0~0_combout ) # ((\cmd_xbar_demux_001|WideOr0~3_combout ) # (\cmd_xbar_demux_001|sink_ready~4_combout ))

	.dataa(vcc),
	.datab(\cmd_xbar_demux_001|WideOr0~0_combout ),
	.datac(\cmd_xbar_demux_001|WideOr0~3_combout ),
	.datad(\cmd_xbar_demux_001|sink_ready~4_combout ),
	.cin(gnd),
	.combout(\cmd_xbar_demux_001|WideOr0~combout ),
	.cout());
// synopsys translate_off
defparam \cmd_xbar_demux_001|WideOr0 .lut_mask = 16'hFFFC;
defparam \cmd_xbar_demux_001|WideOr0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N26
cycloneii_lcell_comb \cpu_0_data_master_translator|read_accepted~0 (
// Equation(s):
// \cpu_0_data_master_translator|read_accepted~0_combout  = (\rsp_xbar_mux_001|WideOr1~combout  & ((\cpu_0_data_master_translator|read_accepted~regout ) # ((\cpu_0|d_read~regout  & \cmd_xbar_demux_001|WideOr0~combout ))))

	.dataa(\cpu_0|d_read~regout ),
	.datab(\cmd_xbar_demux_001|WideOr0~combout ),
	.datac(\cpu_0_data_master_translator|read_accepted~regout ),
	.datad(\rsp_xbar_mux_001|WideOr1~combout ),
	.cin(gnd),
	.combout(\cpu_0_data_master_translator|read_accepted~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0_data_master_translator|read_accepted~0 .lut_mask = 16'hF800;
defparam \cpu_0_data_master_translator|read_accepted~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y18_N27
cycloneii_lcell_ff \cpu_0_data_master_translator|read_accepted (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0_data_master_translator|read_accepted~0_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0_data_master_translator|read_accepted~regout ));

// Location: LCCOMB_X31_Y16_N2
cycloneii_lcell_comb \cpu_0_data_master_translator|uav_read~0 (
// Equation(s):
// \cpu_0_data_master_translator|uav_read~0_combout  = (!\cpu_0_data_master_translator|read_accepted~regout  & \cpu_0|d_read~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\cpu_0_data_master_translator|read_accepted~regout ),
	.datad(\cpu_0|d_read~regout ),
	.cin(gnd),
	.combout(\cpu_0_data_master_translator|uav_read~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0_data_master_translator|uav_read~0 .lut_mask = 16'h0F00;
defparam \cpu_0_data_master_translator|uav_read~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N10
cycloneii_lcell_comb \cpu_0_jtag_debug_module_translator|av_begintransfer~0 (
// Equation(s):
// \cpu_0_jtag_debug_module_translator|av_begintransfer~0_combout  = (!\cpu_0_instruction_master_translator|read_accepted~regout  & (!\cpu_0|i_read~regout  & \cmd_xbar_mux|saved_grant [0]))

	.dataa(vcc),
	.datab(\cpu_0_instruction_master_translator|read_accepted~regout ),
	.datac(\cpu_0|i_read~regout ),
	.datad(\cmd_xbar_mux|saved_grant [0]),
	.cin(gnd),
	.combout(\cpu_0_jtag_debug_module_translator|av_begintransfer~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0_jtag_debug_module_translator|av_begintransfer~0 .lut_mask = 16'h0300;
defparam \cpu_0_jtag_debug_module_translator|av_begintransfer~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N10
cycloneii_lcell_comb \cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~0 (
// Equation(s):
// \cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~0_combout  = (\cmd_xbar_mux|WideOr1~combout  & ((\cpu_0_jtag_debug_module_translator|av_begintransfer~0_combout ) # ((\cpu_0_data_master_translator|uav_read~0_combout  & 
// \cmd_xbar_mux|saved_grant [1]))))

	.dataa(\cmd_xbar_mux|WideOr1~combout ),
	.datab(\cpu_0_data_master_translator|uav_read~0_combout ),
	.datac(\cmd_xbar_mux|saved_grant [1]),
	.datad(\cpu_0_jtag_debug_module_translator|av_begintransfer~0_combout ),
	.cin(gnd),
	.combout(\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~0 .lut_mask = 16'hAA80;
defparam \cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N8
cycloneii_lcell_comb \cpu_0_jtag_debug_module_translator|read_latency_shift_reg~0 (
// Equation(s):
// \cpu_0_jtag_debug_module_translator|read_latency_shift_reg~0_combout  = (\push_button_i_s1_translator|waitrequest_reset_override~regout  & (\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~0_combout  & 
// \cpu_0_jtag_debug_module_translator|wait_latency_counter[0]~0_combout ))

	.dataa(\push_button_i_s1_translator|waitrequest_reset_override~regout ),
	.datab(\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~0_combout ),
	.datac(vcc),
	.datad(\cpu_0_jtag_debug_module_translator|wait_latency_counter[0]~0_combout ),
	.cin(gnd),
	.combout(\cpu_0_jtag_debug_module_translator|read_latency_shift_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0_jtag_debug_module_translator|read_latency_shift_reg~0 .lut_mask = 16'h8800;
defparam \cpu_0_jtag_debug_module_translator|read_latency_shift_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N30
cycloneii_lcell_comb \cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1 (
// Equation(s):
// \cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout  = (\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0] & 
// ((\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]) # (!\cpu_0_jtag_debug_module_translator|read_latency_shift_reg [0])))

	.dataa(vcc),
	.datab(\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datac(\cpu_0_jtag_debug_module_translator|read_latency_shift_reg [0]),
	.datad(\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0]),
	.cin(gnd),
	.combout(\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1 .lut_mask = 16'hCF00;
defparam \cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N18
cycloneii_lcell_comb \cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2 (
// Equation(s):
// \cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout  = (\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout ) # 
// ((!\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|cp_ready~0_combout  & \cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~0_combout ))

	.dataa(vcc),
	.datab(\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout ),
	.datac(\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|cp_ready~0_combout ),
	.datad(\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~0_combout ),
	.cin(gnd),
	.combout(\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2 .lut_mask = 16'hCFCC;
defparam \cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y15_N19
cycloneii_lcell_ff \cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0]));

// Location: LCCOMB_X36_Y15_N4
cycloneii_lcell_comb \cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout  = (\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0] & (!\cpu_0_jtag_debug_module_translator|read_latency_shift_reg 
// [0] & ((\cpu_0_jtag_debug_module_translator|read_latency_shift_reg~0_combout ) # (\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1])))) # 
// (!\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0] & (((\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]))))

	.dataa(\cpu_0_jtag_debug_module_translator|read_latency_shift_reg [0]),
	.datab(\cpu_0_jtag_debug_module_translator|read_latency_shift_reg~0_combout ),
	.datac(\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datad(\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0]),
	.cin(gnd),
	.combout(\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 16'h54F0;
defparam \cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y15_N5
cycloneii_lcell_ff \cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]));

// Location: LCCOMB_X38_Y21_N8
cycloneii_lcell_comb \cpu_0_jtag_debug_module_translator|av_begintransfer~2 (
// Equation(s):
// \cpu_0_jtag_debug_module_translator|av_begintransfer~2_combout  = (!\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & (\cmd_xbar_mux|WideOr1~combout  & 
// ((\cpu_0_jtag_debug_module_translator|av_begintransfer~1_combout ) # (\cpu_0_jtag_debug_module_translator|av_begintransfer~0_combout ))))

	.dataa(\cpu_0_jtag_debug_module_translator|av_begintransfer~1_combout ),
	.datab(\cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datac(\cmd_xbar_mux|WideOr1~combout ),
	.datad(\cpu_0_jtag_debug_module_translator|av_begintransfer~0_combout ),
	.cin(gnd),
	.combout(\cpu_0_jtag_debug_module_translator|av_begintransfer~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0_jtag_debug_module_translator|av_begintransfer~2 .lut_mask = 16'h3020;
defparam \cpu_0_jtag_debug_module_translator|av_begintransfer~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y18_N24
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonRd~0 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonRd~0_combout  = (!\cpu_0_jtag_debug_module_translator|end_begintransfer~regout  & (\cpu_0_jtag_debug_module_translator|av_begintransfer~2_combout  & 
// !\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|resetrequest~regout ))

	.dataa(\cpu_0_jtag_debug_module_translator|end_begintransfer~regout ),
	.datab(\cpu_0_jtag_debug_module_translator|av_begintransfer~2_combout ),
	.datac(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|resetrequest~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonRd~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonRd~0 .lut_mask = 16'h0404;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonRd~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y21_N16
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonWr~0 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonWr~0_combout  = 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout  & 
// ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [35]) # ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonWr~regout )))) # 
// (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout  & 
// (((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonWr~regout  & \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonRd~0_combout ))))

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [35]),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout ),
	.datac(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonWr~regout ),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonRd~0_combout ),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonWr~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonWr~0 .lut_mask = 16'hF8C8;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonWr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y21_N17
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonWr (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonWr~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonWr~regout ));

// Location: LCCOMB_X51_Y20_N30
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~16 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~16_combout  = 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout  & 
// (((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [27])))) # 
// (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout  & 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [24] & ((!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg 
// [10]))))

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [24]),
	.datac(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [27]),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg [10]),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~16 .lut_mask = 16'hA0E4;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y20_N31
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[24] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg [24]));

// Location: LCCOMB_X49_Y21_N18
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~47 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~47_combout  = (\auto_hub|irf_reg[1][1]~regout  & 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg [24])) # (!\auto_hub|irf_reg[1][1]~regout  & ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg [24])))

	.dataa(\auto_hub|irf_reg[1][1]~regout ),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg [24]),
	.datac(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg [24]),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~47_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~47 .lut_mask = 16'hD8D8;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y21_N8
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~48 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~48_combout  = 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [26] & 
// (((!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~19_combout  & 
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~47_combout )) # 
// (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ))) # 
// (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [26] & 
// (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~19_combout  & 
// ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~47_combout ))))

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [26]),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~19_combout ),
	.datac(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~47_combout ),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~48_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~48 .lut_mask = 16'h3B0A;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y21_N9
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[25] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~48_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[18]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [25]));

// Location: LCCOMB_X49_Y21_N26
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~50 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~50_combout  = 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~49_combout  & 
// (((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [25] & 
// !\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout )) # 
// (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~19_combout ))) # 
// (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~49_combout  & 
// (((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [25] & 
// !\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ))))

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~49_combout ),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~19_combout ),
	.datac(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [25]),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~50_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~50 .lut_mask = 16'h22F2;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y21_N27
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[24] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~50_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[18]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [24]));

// Location: LCCOMB_X49_Y21_N30
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[24]~feeder (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[24]~feeder_combout  = 
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [24]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [24]),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[24]~feeder .lut_mask = 16'hFF00;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y21_N31
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[24] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[24]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [24]));

// Location: LCCOMB_X51_Y21_N14
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~12 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~12_combout  = 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout  & 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [24])) # 
// (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout  & (((!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg 
// [10] & \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [21]))))

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [24]),
	.datac(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonAReg [10]),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b [21]),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~12 .lut_mask = 16'h8D88;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y21_N15
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[21] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg [21]));

// Location: LCCOMB_X48_Y22_N22
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~18 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~18_combout  = (\auto_hub|irf_reg[1][1]~regout  & 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg [21])) # (!\auto_hub|irf_reg[1][1]~regout  & ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg [21])))

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_break|break_readreg [21]),
	.datab(vcc),
	.datac(\auto_hub|irf_reg[1][1]~regout ),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_ocimem|MonDReg [21]),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~18 .lut_mask = 16'hAFA0;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y22_N12
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~20 (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~20_combout  = 
// (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~19_combout  & 
// (((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [23] & 
// !\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout )))) # 
// (!\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~19_combout  & 
// ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~18_combout ) # 
// ((\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [23] & 
// !\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ))))

	.dataa(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~19_combout ),
	.datab(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~18_combout ),
	.datac(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [23]),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~20 .lut_mask = 16'h44F4;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y22_N13
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[22] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr[18]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [22]));

// Location: LCCOMB_X48_Y21_N8
cycloneii_lcell_comb \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[22]~feeder (
// Equation(s):
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[22]~feeder_combout  = 
// \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [22]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_tck|sr [22]),
	.cin(gnd),
	.combout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[22]~feeder .lut_mask = 16'hFF00;
defparam \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y21_N9
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[22] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo[22]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [22]));

// Location: LCFF_X48_Y18_N25
cycloneii_lcell_ff \cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|resetrequest (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|jdo [22]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_jtag_debug_module_wrapper|the_experiment2_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|resetrequest~regout ));

// Location: LCCOMB_X35_Y12_N8
cycloneii_lcell_comb \rst_controller|merged_reset~0 (
// Equation(s):
// \rst_controller|merged_reset~0_combout  = (\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|resetrequest~regout ) # (!\clock_50_i_clk_in_reset_reset_n~combout )

	.dataa(vcc),
	.datab(\clock_50_i_clk_in_reset_reset_n~combout ),
	.datac(vcc),
	.datad(\cpu_0|the_experiment2_cpu_0_nios2_oci|the_experiment2_cpu_0_nios2_oci_debug|resetrequest~regout ),
	.cin(gnd),
	.combout(\rst_controller|merged_reset~0_combout ),
	.cout());
// synopsys translate_off
defparam \rst_controller|merged_reset~0 .lut_mask = 16'hFF33;
defparam \rst_controller|merged_reset~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G13
cycloneii_clkctrl \rst_controller|merged_reset~0clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\rst_controller|merged_reset~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\rst_controller|merged_reset~0clkctrl_outclk ));
// synopsys translate_off
defparam \rst_controller|merged_reset~0clkctrl .clock_type = "global clock";
defparam \rst_controller|merged_reset~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCFF_X45_Y19_N1
cycloneii_lcell_ff \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(\rst_controller|merged_reset~0clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [1]));

// Location: LCCOMB_X45_Y19_N14
cycloneii_lcell_comb \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder (
// Equation(s):
// \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout  = \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [1]),
	.cin(gnd),
	.combout(\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder .lut_mask = 16'hFF00;
defparam \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y19_N15
cycloneii_lcell_ff \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(\rst_controller|merged_reset~0clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [0]));

// Location: LCFF_X45_Y19_N9
cycloneii_lcell_ff \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [0]),
	.aclr(\rst_controller|merged_reset~0clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout ));

// Location: CLKCTRL_G14
cycloneii_clkctrl \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ));
// synopsys translate_off
defparam \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl .clock_type = "global clock";
defparam \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N12
cycloneii_lcell_comb \cmd_xbar_mux_001|arb|top_priority_reg[0]~0 (
// Equation(s):
// \cmd_xbar_mux_001|arb|top_priority_reg[0]~0_combout  = (\cmd_xbar_mux_001|update_grant~0_combout  & ((\cmd_xbar_demux|src1_valid~0_combout ) # (\cmd_xbar_demux_001|src1_valid~2_combout )))

	.dataa(\cmd_xbar_demux|src1_valid~0_combout ),
	.datab(vcc),
	.datac(\cmd_xbar_mux_001|update_grant~0_combout ),
	.datad(\cmd_xbar_demux_001|src1_valid~2_combout ),
	.cin(gnd),
	.combout(\cmd_xbar_mux_001|arb|top_priority_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cmd_xbar_mux_001|arb|top_priority_reg[0]~0 .lut_mask = 16'hF0A0;
defparam \cmd_xbar_mux_001|arb|top_priority_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y15_N11
cycloneii_lcell_ff \cmd_xbar_mux_001|arb|top_priority_reg[0] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cmd_xbar_mux_001|arb|top_priority_reg[0]~1_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cmd_xbar_mux_001|arb|top_priority_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cmd_xbar_mux_001|arb|top_priority_reg [0]));

// Location: LCCOMB_X36_Y15_N0
cycloneii_lcell_comb \cmd_xbar_mux_001|arb|grant[0]~0 (
// Equation(s):
// \cmd_xbar_mux_001|arb|grant[0]~0_combout  = (\cmd_xbar_demux|src1_valid~0_combout  & (((\cmd_xbar_mux_001|arb|top_priority_reg [1] & !\cmd_xbar_demux_001|src1_valid~2_combout )) # (!\cmd_xbar_mux_001|arb|top_priority_reg [0])))

	.dataa(\cmd_xbar_demux|src1_valid~0_combout ),
	.datab(\cmd_xbar_mux_001|arb|top_priority_reg [1]),
	.datac(\cmd_xbar_mux_001|arb|top_priority_reg [0]),
	.datad(\cmd_xbar_demux_001|src1_valid~2_combout ),
	.cin(gnd),
	.combout(\cmd_xbar_mux_001|arb|grant[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cmd_xbar_mux_001|arb|grant[0]~0 .lut_mask = 16'h0A8A;
defparam \cmd_xbar_mux_001|arb|grant[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y15_N25
cycloneii_lcell_ff \cmd_xbar_mux_001|arb|top_priority_reg[1] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cmd_xbar_mux_001|arb|grant[0]~0_combout ),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cmd_xbar_mux_001|arb|top_priority_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cmd_xbar_mux_001|arb|top_priority_reg [1]));

// Location: LCCOMB_X36_Y15_N26
cycloneii_lcell_comb \cmd_xbar_mux_001|arb|grant[1]~1 (
// Equation(s):
// \cmd_xbar_mux_001|arb|grant[1]~1_combout  = (\cmd_xbar_demux_001|src1_valid~2_combout  & ((\cmd_xbar_mux_001|arb|top_priority_reg [1]) # ((!\cmd_xbar_demux|src1_valid~0_combout  & !\cmd_xbar_mux_001|arb|top_priority_reg [0]))))

	.dataa(\cmd_xbar_demux|src1_valid~0_combout ),
	.datab(\cmd_xbar_mux_001|arb|top_priority_reg [1]),
	.datac(\cmd_xbar_mux_001|arb|top_priority_reg [0]),
	.datad(\cmd_xbar_demux_001|src1_valid~2_combout ),
	.cin(gnd),
	.combout(\cmd_xbar_mux_001|arb|grant[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cmd_xbar_mux_001|arb|grant[1]~1 .lut_mask = 16'hCD00;
defparam \cmd_xbar_mux_001|arb|grant[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y15_N27
cycloneii_lcell_ff \cmd_xbar_mux_001|saved_grant[1] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cmd_xbar_mux_001|arb|grant[1]~1_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cmd_xbar_mux_001|update_grant~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cmd_xbar_mux_001|saved_grant [1]));

// Location: LCCOMB_X35_Y18_N8
cycloneii_lcell_comb \cmd_xbar_mux_001|src_payload~0 (
// Equation(s):
// \cmd_xbar_mux_001|src_payload~0_combout  = (\cmd_xbar_mux_001|saved_grant [1] & \cpu_0|d_writedata [0])

	.dataa(vcc),
	.datab(\cmd_xbar_mux_001|saved_grant [1]),
	.datac(vcc),
	.datad(\cpu_0|d_writedata [0]),
	.cin(gnd),
	.combout(\cmd_xbar_mux_001|src_payload~0_combout ),
	.cout());
// synopsys translate_off
defparam \cmd_xbar_mux_001|src_payload~0 .lut_mask = 16'hCC00;
defparam \cmd_xbar_mux_001|src_payload~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N24
cycloneii_lcell_comb \cmd_xbar_mux_001|src_payload~16 (
// Equation(s):
// \cmd_xbar_mux_001|src_payload~16_combout  = (\cmd_xbar_mux_001|saved_grant [1] & \cpu_0|d_writedata [16])

	.dataa(\cmd_xbar_mux_001|saved_grant [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_0|d_writedata [16]),
	.cin(gnd),
	.combout(\cmd_xbar_mux_001|src_payload~16_combout ),
	.cout());
// synopsys translate_off
defparam \cmd_xbar_mux_001|src_payload~16 .lut_mask = 16'hAA00;
defparam \cmd_xbar_mux_001|src_payload~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y21_N25
cycloneii_lcell_ff \width_adapter|data_reg[0] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cmd_xbar_mux_001|src_payload~16_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(\width_adapter|use_reg~regout ),
	.sload(gnd),
	.ena(\width_adapter|address_reg[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\width_adapter|data_reg [0]));

// Location: LCFF_X35_Y18_N9
cycloneii_lcell_ff \sram_0|writedata_reg[0] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cmd_xbar_mux_001|src_payload~0_combout ),
	.sdata(\width_adapter|data_reg [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\width_adapter|use_reg~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\sram_0|writedata_reg [0]));

// Location: LCCOMB_X23_Y1_N8
cycloneii_lcell_comb \sram_0|is_write~0 (
// Equation(s):
// \sram_0|is_write~0_combout  = (!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|m0_write~combout  & \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout )

	.dataa(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|m0_write~combout ),
	.datab(vcc),
	.datac(\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\sram_0|is_write~0_combout ),
	.cout());
// synopsys translate_off
defparam \sram_0|is_write~0 .lut_mask = 16'h5050;
defparam \sram_0|is_write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y1_N9
cycloneii_lcell_ff \sram_0|is_write (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\sram_0|is_write~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\sram_0|is_write~regout ));

// Location: LCCOMB_X35_Y18_N10
cycloneii_lcell_comb \cmd_xbar_mux_001|src_payload~1 (
// Equation(s):
// \cmd_xbar_mux_001|src_payload~1_combout  = (\cmd_xbar_mux_001|saved_grant [1] & \cpu_0|d_writedata [1])

	.dataa(vcc),
	.datab(\cmd_xbar_mux_001|saved_grant [1]),
	.datac(vcc),
	.datad(\cpu_0|d_writedata [1]),
	.cin(gnd),
	.combout(\cmd_xbar_mux_001|src_payload~1_combout ),
	.cout());
// synopsys translate_off
defparam \cmd_xbar_mux_001|src_payload~1 .lut_mask = 16'hCC00;
defparam \cmd_xbar_mux_001|src_payload~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N18
cycloneii_lcell_comb \cmd_xbar_mux_001|src_payload~17 (
// Equation(s):
// \cmd_xbar_mux_001|src_payload~17_combout  = (\cpu_0|d_writedata [17] & \cmd_xbar_mux_001|saved_grant [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\cpu_0|d_writedata [17]),
	.datad(\cmd_xbar_mux_001|saved_grant [1]),
	.cin(gnd),
	.combout(\cmd_xbar_mux_001|src_payload~17_combout ),
	.cout());
// synopsys translate_off
defparam \cmd_xbar_mux_001|src_payload~17 .lut_mask = 16'hF000;
defparam \cmd_xbar_mux_001|src_payload~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y21_N19
cycloneii_lcell_ff \width_adapter|data_reg[1] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cmd_xbar_mux_001|src_payload~17_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(\width_adapter|use_reg~regout ),
	.sload(gnd),
	.ena(\width_adapter|address_reg[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\width_adapter|data_reg [1]));

// Location: LCFF_X35_Y18_N11
cycloneii_lcell_ff \sram_0|writedata_reg[1] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cmd_xbar_mux_001|src_payload~1_combout ),
	.sdata(\width_adapter|data_reg [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\width_adapter|use_reg~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\sram_0|writedata_reg [1]));

// Location: LCCOMB_X35_Y18_N20
cycloneii_lcell_comb \cmd_xbar_mux_001|src_payload~2 (
// Equation(s):
// \cmd_xbar_mux_001|src_payload~2_combout  = (\cmd_xbar_mux_001|saved_grant [1] & \cpu_0|d_writedata [2])

	.dataa(vcc),
	.datab(\cmd_xbar_mux_001|saved_grant [1]),
	.datac(vcc),
	.datad(\cpu_0|d_writedata [2]),
	.cin(gnd),
	.combout(\cmd_xbar_mux_001|src_payload~2_combout ),
	.cout());
// synopsys translate_off
defparam \cmd_xbar_mux_001|src_payload~2 .lut_mask = 16'hCC00;
defparam \cmd_xbar_mux_001|src_payload~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y16_N20
cycloneii_lcell_comb \cmd_xbar_mux_001|src_payload~18 (
// Equation(s):
// \cmd_xbar_mux_001|src_payload~18_combout  = (\cmd_xbar_mux_001|saved_grant [1] & \cpu_0|d_writedata [18])

	.dataa(vcc),
	.datab(\cmd_xbar_mux_001|saved_grant [1]),
	.datac(vcc),
	.datad(\cpu_0|d_writedata [18]),
	.cin(gnd),
	.combout(\cmd_xbar_mux_001|src_payload~18_combout ),
	.cout());
// synopsys translate_off
defparam \cmd_xbar_mux_001|src_payload~18 .lut_mask = 16'hCC00;
defparam \cmd_xbar_mux_001|src_payload~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y16_N21
cycloneii_lcell_ff \width_adapter|data_reg[2] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cmd_xbar_mux_001|src_payload~18_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(\width_adapter|use_reg~regout ),
	.sload(gnd),
	.ena(\width_adapter|address_reg[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\width_adapter|data_reg [2]));

// Location: LCFF_X35_Y18_N21
cycloneii_lcell_ff \sram_0|writedata_reg[2] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cmd_xbar_mux_001|src_payload~2_combout ),
	.sdata(\width_adapter|data_reg [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\width_adapter|use_reg~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\sram_0|writedata_reg [2]));

// Location: LCCOMB_X35_Y18_N22
cycloneii_lcell_comb \cmd_xbar_mux_001|src_payload~3 (
// Equation(s):
// \cmd_xbar_mux_001|src_payload~3_combout  = (\cpu_0|d_writedata [3] & \cmd_xbar_mux_001|saved_grant [1])

	.dataa(\cpu_0|d_writedata [3]),
	.datab(\cmd_xbar_mux_001|saved_grant [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\cmd_xbar_mux_001|src_payload~3_combout ),
	.cout());
// synopsys translate_off
defparam \cmd_xbar_mux_001|src_payload~3 .lut_mask = 16'h8888;
defparam \cmd_xbar_mux_001|src_payload~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N20
cycloneii_lcell_comb \cmd_xbar_mux_001|src_payload~19 (
// Equation(s):
// \cmd_xbar_mux_001|src_payload~19_combout  = (\cmd_xbar_mux_001|saved_grant [1] & \cpu_0|d_writedata [19])

	.dataa(\cmd_xbar_mux_001|saved_grant [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_0|d_writedata [19]),
	.cin(gnd),
	.combout(\cmd_xbar_mux_001|src_payload~19_combout ),
	.cout());
// synopsys translate_off
defparam \cmd_xbar_mux_001|src_payload~19 .lut_mask = 16'hAA00;
defparam \cmd_xbar_mux_001|src_payload~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y21_N21
cycloneii_lcell_ff \width_adapter|data_reg[3] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cmd_xbar_mux_001|src_payload~19_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(\width_adapter|use_reg~regout ),
	.sload(gnd),
	.ena(\width_adapter|address_reg[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\width_adapter|data_reg [3]));

// Location: LCFF_X35_Y18_N23
cycloneii_lcell_ff \sram_0|writedata_reg[3] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cmd_xbar_mux_001|src_payload~3_combout ),
	.sdata(\width_adapter|data_reg [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\width_adapter|use_reg~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\sram_0|writedata_reg [3]));

// Location: LCCOMB_X35_Y18_N0
cycloneii_lcell_comb \cmd_xbar_mux_001|src_payload~4 (
// Equation(s):
// \cmd_xbar_mux_001|src_payload~4_combout  = (\cpu_0|d_writedata [4] & \cmd_xbar_mux_001|saved_grant [1])

	.dataa(\cpu_0|d_writedata [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(\cmd_xbar_mux_001|saved_grant [1]),
	.cin(gnd),
	.combout(\cmd_xbar_mux_001|src_payload~4_combout ),
	.cout());
// synopsys translate_off
defparam \cmd_xbar_mux_001|src_payload~4 .lut_mask = 16'hAA00;
defparam \cmd_xbar_mux_001|src_payload~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N14
cycloneii_lcell_comb \cmd_xbar_mux_001|src_payload~20 (
// Equation(s):
// \cmd_xbar_mux_001|src_payload~20_combout  = (\cmd_xbar_mux_001|saved_grant [1] & \cpu_0|d_writedata [20])

	.dataa(\cmd_xbar_mux_001|saved_grant [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_0|d_writedata [20]),
	.cin(gnd),
	.combout(\cmd_xbar_mux_001|src_payload~20_combout ),
	.cout());
// synopsys translate_off
defparam \cmd_xbar_mux_001|src_payload~20 .lut_mask = 16'hAA00;
defparam \cmd_xbar_mux_001|src_payload~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y21_N15
cycloneii_lcell_ff \width_adapter|data_reg[4] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cmd_xbar_mux_001|src_payload~20_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(\width_adapter|use_reg~regout ),
	.sload(gnd),
	.ena(\width_adapter|address_reg[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\width_adapter|data_reg [4]));

// Location: LCFF_X35_Y18_N1
cycloneii_lcell_ff \sram_0|writedata_reg[4] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cmd_xbar_mux_001|src_payload~4_combout ),
	.sdata(\width_adapter|data_reg [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\width_adapter|use_reg~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\sram_0|writedata_reg [4]));

// Location: LCCOMB_X35_Y18_N2
cycloneii_lcell_comb \cmd_xbar_mux_001|src_payload~5 (
// Equation(s):
// \cmd_xbar_mux_001|src_payload~5_combout  = (\cpu_0|d_writedata [5] & \cmd_xbar_mux_001|saved_grant [1])

	.dataa(\cpu_0|d_writedata [5]),
	.datab(\cmd_xbar_mux_001|saved_grant [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\cmd_xbar_mux_001|src_payload~5_combout ),
	.cout());
// synopsys translate_off
defparam \cmd_xbar_mux_001|src_payload~5 .lut_mask = 16'h8888;
defparam \cmd_xbar_mux_001|src_payload~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N0
cycloneii_lcell_comb \cmd_xbar_mux_001|src_payload~21 (
// Equation(s):
// \cmd_xbar_mux_001|src_payload~21_combout  = (\cmd_xbar_mux_001|saved_grant [1] & \cpu_0|d_writedata [21])

	.dataa(\cmd_xbar_mux_001|saved_grant [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_0|d_writedata [21]),
	.cin(gnd),
	.combout(\cmd_xbar_mux_001|src_payload~21_combout ),
	.cout());
// synopsys translate_off
defparam \cmd_xbar_mux_001|src_payload~21 .lut_mask = 16'hAA00;
defparam \cmd_xbar_mux_001|src_payload~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y21_N1
cycloneii_lcell_ff \width_adapter|data_reg[5] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cmd_xbar_mux_001|src_payload~21_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(\width_adapter|use_reg~regout ),
	.sload(gnd),
	.ena(\width_adapter|address_reg[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\width_adapter|data_reg [5]));

// Location: LCFF_X35_Y18_N3
cycloneii_lcell_ff \sram_0|writedata_reg[5] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cmd_xbar_mux_001|src_payload~5_combout ),
	.sdata(\width_adapter|data_reg [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\width_adapter|use_reg~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\sram_0|writedata_reg [5]));

// Location: LCCOMB_X35_Y18_N12
cycloneii_lcell_comb \cmd_xbar_mux_001|src_payload~6 (
// Equation(s):
// \cmd_xbar_mux_001|src_payload~6_combout  = (\cpu_0|d_writedata [6] & \cmd_xbar_mux_001|saved_grant [1])

	.dataa(\cpu_0|d_writedata [6]),
	.datab(\cmd_xbar_mux_001|saved_grant [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\cmd_xbar_mux_001|src_payload~6_combout ),
	.cout());
// synopsys translate_off
defparam \cmd_xbar_mux_001|src_payload~6 .lut_mask = 16'h8888;
defparam \cmd_xbar_mux_001|src_payload~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N26
cycloneii_lcell_comb \cmd_xbar_mux_001|src_payload~22 (
// Equation(s):
// \cmd_xbar_mux_001|src_payload~22_combout  = (\cmd_xbar_mux_001|saved_grant [1] & \cpu_0|d_writedata [22])

	.dataa(\cmd_xbar_mux_001|saved_grant [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_0|d_writedata [22]),
	.cin(gnd),
	.combout(\cmd_xbar_mux_001|src_payload~22_combout ),
	.cout());
// synopsys translate_off
defparam \cmd_xbar_mux_001|src_payload~22 .lut_mask = 16'hAA00;
defparam \cmd_xbar_mux_001|src_payload~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y21_N27
cycloneii_lcell_ff \width_adapter|data_reg[6] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cmd_xbar_mux_001|src_payload~22_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(\width_adapter|use_reg~regout ),
	.sload(gnd),
	.ena(\width_adapter|address_reg[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\width_adapter|data_reg [6]));

// Location: LCFF_X35_Y18_N13
cycloneii_lcell_ff \sram_0|writedata_reg[6] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cmd_xbar_mux_001|src_payload~6_combout ),
	.sdata(\width_adapter|data_reg [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\width_adapter|use_reg~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\sram_0|writedata_reg [6]));

// Location: LCCOMB_X35_Y18_N30
cycloneii_lcell_comb \cmd_xbar_mux_001|src_payload~7 (
// Equation(s):
// \cmd_xbar_mux_001|src_payload~7_combout  = (\cmd_xbar_mux_001|saved_grant [1] & \cpu_0|d_writedata [7])

	.dataa(vcc),
	.datab(\cmd_xbar_mux_001|saved_grant [1]),
	.datac(vcc),
	.datad(\cpu_0|d_writedata [7]),
	.cin(gnd),
	.combout(\cmd_xbar_mux_001|src_payload~7_combout ),
	.cout());
// synopsys translate_off
defparam \cmd_xbar_mux_001|src_payload~7 .lut_mask = 16'hCC00;
defparam \cmd_xbar_mux_001|src_payload~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N12
cycloneii_lcell_comb \cmd_xbar_mux_001|src_payload~23 (
// Equation(s):
// \cmd_xbar_mux_001|src_payload~23_combout  = (\cmd_xbar_mux_001|saved_grant [1] & \cpu_0|d_writedata [23])

	.dataa(\cmd_xbar_mux_001|saved_grant [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_0|d_writedata [23]),
	.cin(gnd),
	.combout(\cmd_xbar_mux_001|src_payload~23_combout ),
	.cout());
// synopsys translate_off
defparam \cmd_xbar_mux_001|src_payload~23 .lut_mask = 16'hAA00;
defparam \cmd_xbar_mux_001|src_payload~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y21_N13
cycloneii_lcell_ff \width_adapter|data_reg[7] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cmd_xbar_mux_001|src_payload~23_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(\width_adapter|use_reg~regout ),
	.sload(gnd),
	.ena(\width_adapter|address_reg[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\width_adapter|data_reg [7]));

// Location: LCFF_X35_Y18_N31
cycloneii_lcell_ff \sram_0|writedata_reg[7] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cmd_xbar_mux_001|src_payload~7_combout ),
	.sdata(\width_adapter|data_reg [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\width_adapter|use_reg~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\sram_0|writedata_reg [7]));

// Location: LCCOMB_X35_Y18_N16
cycloneii_lcell_comb \cmd_xbar_mux_001|src_payload~8 (
// Equation(s):
// \cmd_xbar_mux_001|src_payload~8_combout  = (\cmd_xbar_mux_001|saved_grant [1] & \cpu_0|d_writedata [8])

	.dataa(vcc),
	.datab(\cmd_xbar_mux_001|saved_grant [1]),
	.datac(vcc),
	.datad(\cpu_0|d_writedata [8]),
	.cin(gnd),
	.combout(\cmd_xbar_mux_001|src_payload~8_combout ),
	.cout());
// synopsys translate_off
defparam \cmd_xbar_mux_001|src_payload~8 .lut_mask = 16'hCC00;
defparam \cmd_xbar_mux_001|src_payload~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y20_N16
cycloneii_lcell_comb \cmd_xbar_mux_001|src_payload~24 (
// Equation(s):
// \cmd_xbar_mux_001|src_payload~24_combout  = (\cmd_xbar_mux_001|saved_grant [1] & \cpu_0|d_writedata [24])

	.dataa(vcc),
	.datab(\cmd_xbar_mux_001|saved_grant [1]),
	.datac(vcc),
	.datad(\cpu_0|d_writedata [24]),
	.cin(gnd),
	.combout(\cmd_xbar_mux_001|src_payload~24_combout ),
	.cout());
// synopsys translate_off
defparam \cmd_xbar_mux_001|src_payload~24 .lut_mask = 16'hCC00;
defparam \cmd_xbar_mux_001|src_payload~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y20_N17
cycloneii_lcell_ff \width_adapter|data_reg[8] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cmd_xbar_mux_001|src_payload~24_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(\width_adapter|use_reg~regout ),
	.sload(gnd),
	.ena(\width_adapter|address_reg[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\width_adapter|data_reg [8]));

// Location: LCFF_X35_Y18_N17
cycloneii_lcell_ff \sram_0|writedata_reg[8] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cmd_xbar_mux_001|src_payload~8_combout ),
	.sdata(\width_adapter|data_reg [8]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\width_adapter|use_reg~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\sram_0|writedata_reg [8]));

// Location: LCCOMB_X36_Y20_N16
cycloneii_lcell_comb \cmd_xbar_mux_001|src_payload~9 (
// Equation(s):
// \cmd_xbar_mux_001|src_payload~9_combout  = (\cmd_xbar_mux_001|saved_grant [1] & \cpu_0|d_writedata [9])

	.dataa(\cmd_xbar_mux_001|saved_grant [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_0|d_writedata [9]),
	.cin(gnd),
	.combout(\cmd_xbar_mux_001|src_payload~9_combout ),
	.cout());
// synopsys translate_off
defparam \cmd_xbar_mux_001|src_payload~9 .lut_mask = 16'hAA00;
defparam \cmd_xbar_mux_001|src_payload~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y20_N18
cycloneii_lcell_comb \cmd_xbar_mux_001|src_payload~25 (
// Equation(s):
// \cmd_xbar_mux_001|src_payload~25_combout  = (\cmd_xbar_mux_001|saved_grant [1] & \cpu_0|d_writedata [25])

	.dataa(vcc),
	.datab(\cmd_xbar_mux_001|saved_grant [1]),
	.datac(vcc),
	.datad(\cpu_0|d_writedata [25]),
	.cin(gnd),
	.combout(\cmd_xbar_mux_001|src_payload~25_combout ),
	.cout());
// synopsys translate_off
defparam \cmd_xbar_mux_001|src_payload~25 .lut_mask = 16'hCC00;
defparam \cmd_xbar_mux_001|src_payload~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y20_N19
cycloneii_lcell_ff \width_adapter|data_reg[9] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cmd_xbar_mux_001|src_payload~25_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(\width_adapter|use_reg~regout ),
	.sload(gnd),
	.ena(\width_adapter|address_reg[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\width_adapter|data_reg [9]));

// Location: LCFF_X36_Y20_N17
cycloneii_lcell_ff \sram_0|writedata_reg[9] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cmd_xbar_mux_001|src_payload~9_combout ),
	.sdata(\width_adapter|data_reg [9]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\width_adapter|use_reg~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\sram_0|writedata_reg [9]));

// Location: LCCOMB_X36_Y20_N18
cycloneii_lcell_comb \cmd_xbar_mux_001|src_payload~10 (
// Equation(s):
// \cmd_xbar_mux_001|src_payload~10_combout  = (\cpu_0|d_writedata [10] & \cmd_xbar_mux_001|saved_grant [1])

	.dataa(vcc),
	.datab(\cpu_0|d_writedata [10]),
	.datac(vcc),
	.datad(\cmd_xbar_mux_001|saved_grant [1]),
	.cin(gnd),
	.combout(\cmd_xbar_mux_001|src_payload~10_combout ),
	.cout());
// synopsys translate_off
defparam \cmd_xbar_mux_001|src_payload~10 .lut_mask = 16'hCC00;
defparam \cmd_xbar_mux_001|src_payload~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y20_N12
cycloneii_lcell_comb \cmd_xbar_mux_001|src_payload~26 (
// Equation(s):
// \cmd_xbar_mux_001|src_payload~26_combout  = (\cmd_xbar_mux_001|saved_grant [1] & \cpu_0|d_writedata [26])

	.dataa(vcc),
	.datab(\cmd_xbar_mux_001|saved_grant [1]),
	.datac(vcc),
	.datad(\cpu_0|d_writedata [26]),
	.cin(gnd),
	.combout(\cmd_xbar_mux_001|src_payload~26_combout ),
	.cout());
// synopsys translate_off
defparam \cmd_xbar_mux_001|src_payload~26 .lut_mask = 16'hCC00;
defparam \cmd_xbar_mux_001|src_payload~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y20_N13
cycloneii_lcell_ff \width_adapter|data_reg[10] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cmd_xbar_mux_001|src_payload~26_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(\width_adapter|use_reg~regout ),
	.sload(gnd),
	.ena(\width_adapter|address_reg[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\width_adapter|data_reg [10]));

// Location: LCFF_X36_Y20_N19
cycloneii_lcell_ff \sram_0|writedata_reg[10] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cmd_xbar_mux_001|src_payload~10_combout ),
	.sdata(\width_adapter|data_reg [10]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\width_adapter|use_reg~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\sram_0|writedata_reg [10]));

// Location: LCCOMB_X36_Y20_N12
cycloneii_lcell_comb \cmd_xbar_mux_001|src_payload~11 (
// Equation(s):
// \cmd_xbar_mux_001|src_payload~11_combout  = (\cpu_0|d_writedata [11] & \cmd_xbar_mux_001|saved_grant [1])

	.dataa(\cpu_0|d_writedata [11]),
	.datab(vcc),
	.datac(vcc),
	.datad(\cmd_xbar_mux_001|saved_grant [1]),
	.cin(gnd),
	.combout(\cmd_xbar_mux_001|src_payload~11_combout ),
	.cout());
// synopsys translate_off
defparam \cmd_xbar_mux_001|src_payload~11 .lut_mask = 16'hAA00;
defparam \cmd_xbar_mux_001|src_payload~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y20_N14
cycloneii_lcell_comb \cmd_xbar_mux_001|src_payload~27 (
// Equation(s):
// \cmd_xbar_mux_001|src_payload~27_combout  = (\cmd_xbar_mux_001|saved_grant [1] & \cpu_0|d_writedata [27])

	.dataa(vcc),
	.datab(\cmd_xbar_mux_001|saved_grant [1]),
	.datac(vcc),
	.datad(\cpu_0|d_writedata [27]),
	.cin(gnd),
	.combout(\cmd_xbar_mux_001|src_payload~27_combout ),
	.cout());
// synopsys translate_off
defparam \cmd_xbar_mux_001|src_payload~27 .lut_mask = 16'hCC00;
defparam \cmd_xbar_mux_001|src_payload~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y20_N15
cycloneii_lcell_ff \width_adapter|data_reg[11] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cmd_xbar_mux_001|src_payload~27_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(\width_adapter|use_reg~regout ),
	.sload(gnd),
	.ena(\width_adapter|address_reg[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\width_adapter|data_reg [11]));

// Location: LCFF_X36_Y20_N13
cycloneii_lcell_ff \sram_0|writedata_reg[11] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cmd_xbar_mux_001|src_payload~11_combout ),
	.sdata(\width_adapter|data_reg [11]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\width_adapter|use_reg~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\sram_0|writedata_reg [11]));

// Location: LCCOMB_X36_Y20_N30
cycloneii_lcell_comb \cmd_xbar_mux_001|src_payload~12 (
// Equation(s):
// \cmd_xbar_mux_001|src_payload~12_combout  = (\cmd_xbar_mux_001|saved_grant [1] & \cpu_0|d_writedata [12])

	.dataa(\cmd_xbar_mux_001|saved_grant [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_0|d_writedata [12]),
	.cin(gnd),
	.combout(\cmd_xbar_mux_001|src_payload~12_combout ),
	.cout());
// synopsys translate_off
defparam \cmd_xbar_mux_001|src_payload~12 .lut_mask = 16'hAA00;
defparam \cmd_xbar_mux_001|src_payload~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y20_N24
cycloneii_lcell_comb \cmd_xbar_mux_001|src_payload~28 (
// Equation(s):
// \cmd_xbar_mux_001|src_payload~28_combout  = (\cmd_xbar_mux_001|saved_grant [1] & \cpu_0|d_writedata [28])

	.dataa(vcc),
	.datab(\cmd_xbar_mux_001|saved_grant [1]),
	.datac(vcc),
	.datad(\cpu_0|d_writedata [28]),
	.cin(gnd),
	.combout(\cmd_xbar_mux_001|src_payload~28_combout ),
	.cout());
// synopsys translate_off
defparam \cmd_xbar_mux_001|src_payload~28 .lut_mask = 16'hCC00;
defparam \cmd_xbar_mux_001|src_payload~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y20_N25
cycloneii_lcell_ff \width_adapter|data_reg[12] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cmd_xbar_mux_001|src_payload~28_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(\width_adapter|use_reg~regout ),
	.sload(gnd),
	.ena(\width_adapter|address_reg[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\width_adapter|data_reg [12]));

// Location: LCFF_X36_Y20_N31
cycloneii_lcell_ff \sram_0|writedata_reg[12] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cmd_xbar_mux_001|src_payload~12_combout ),
	.sdata(\width_adapter|data_reg [12]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\width_adapter|use_reg~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\sram_0|writedata_reg [12]));

// Location: LCCOMB_X36_Y20_N8
cycloneii_lcell_comb \cmd_xbar_mux_001|src_payload~13 (
// Equation(s):
// \cmd_xbar_mux_001|src_payload~13_combout  = (\cmd_xbar_mux_001|saved_grant [1] & \cpu_0|d_writedata [13])

	.dataa(\cmd_xbar_mux_001|saved_grant [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_0|d_writedata [13]),
	.cin(gnd),
	.combout(\cmd_xbar_mux_001|src_payload~13_combout ),
	.cout());
// synopsys translate_off
defparam \cmd_xbar_mux_001|src_payload~13 .lut_mask = 16'hAA00;
defparam \cmd_xbar_mux_001|src_payload~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y20_N2
cycloneii_lcell_comb \cmd_xbar_mux_001|src_payload~29 (
// Equation(s):
// \cmd_xbar_mux_001|src_payload~29_combout  = (\cmd_xbar_mux_001|saved_grant [1] & \cpu_0|d_writedata [29])

	.dataa(vcc),
	.datab(\cmd_xbar_mux_001|saved_grant [1]),
	.datac(vcc),
	.datad(\cpu_0|d_writedata [29]),
	.cin(gnd),
	.combout(\cmd_xbar_mux_001|src_payload~29_combout ),
	.cout());
// synopsys translate_off
defparam \cmd_xbar_mux_001|src_payload~29 .lut_mask = 16'hCC00;
defparam \cmd_xbar_mux_001|src_payload~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y20_N3
cycloneii_lcell_ff \width_adapter|data_reg[13] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cmd_xbar_mux_001|src_payload~29_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(\width_adapter|use_reg~regout ),
	.sload(gnd),
	.ena(\width_adapter|address_reg[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\width_adapter|data_reg [13]));

// Location: LCFF_X36_Y20_N9
cycloneii_lcell_ff \sram_0|writedata_reg[13] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cmd_xbar_mux_001|src_payload~13_combout ),
	.sdata(\width_adapter|data_reg [13]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\width_adapter|use_reg~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\sram_0|writedata_reg [13]));

// Location: LCCOMB_X36_Y20_N26
cycloneii_lcell_comb \cmd_xbar_mux_001|src_payload~14 (
// Equation(s):
// \cmd_xbar_mux_001|src_payload~14_combout  = (\cmd_xbar_mux_001|saved_grant [1] & \cpu_0|d_writedata [14])

	.dataa(\cmd_xbar_mux_001|saved_grant [1]),
	.datab(\cpu_0|d_writedata [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\cmd_xbar_mux_001|src_payload~14_combout ),
	.cout());
// synopsys translate_off
defparam \cmd_xbar_mux_001|src_payload~14 .lut_mask = 16'h8888;
defparam \cmd_xbar_mux_001|src_payload~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y20_N4
cycloneii_lcell_comb \cmd_xbar_mux_001|src_payload~30 (
// Equation(s):
// \cmd_xbar_mux_001|src_payload~30_combout  = (\cmd_xbar_mux_001|saved_grant [1] & \cpu_0|d_writedata [30])

	.dataa(vcc),
	.datab(\cmd_xbar_mux_001|saved_grant [1]),
	.datac(vcc),
	.datad(\cpu_0|d_writedata [30]),
	.cin(gnd),
	.combout(\cmd_xbar_mux_001|src_payload~30_combout ),
	.cout());
// synopsys translate_off
defparam \cmd_xbar_mux_001|src_payload~30 .lut_mask = 16'hCC00;
defparam \cmd_xbar_mux_001|src_payload~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y20_N5
cycloneii_lcell_ff \width_adapter|data_reg[14] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cmd_xbar_mux_001|src_payload~30_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(\width_adapter|use_reg~regout ),
	.sload(gnd),
	.ena(\width_adapter|address_reg[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\width_adapter|data_reg [14]));

// Location: LCFF_X36_Y20_N27
cycloneii_lcell_ff \sram_0|writedata_reg[14] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cmd_xbar_mux_001|src_payload~14_combout ),
	.sdata(\width_adapter|data_reg [14]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\width_adapter|use_reg~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\sram_0|writedata_reg [14]));

// Location: LCCOMB_X36_Y20_N20
cycloneii_lcell_comb \cmd_xbar_mux_001|src_payload~15 (
// Equation(s):
// \cmd_xbar_mux_001|src_payload~15_combout  = (\cmd_xbar_mux_001|saved_grant [1] & \cpu_0|d_writedata [15])

	.dataa(\cmd_xbar_mux_001|saved_grant [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_0|d_writedata [15]),
	.cin(gnd),
	.combout(\cmd_xbar_mux_001|src_payload~15_combout ),
	.cout());
// synopsys translate_off
defparam \cmd_xbar_mux_001|src_payload~15 .lut_mask = 16'hAA00;
defparam \cmd_xbar_mux_001|src_payload~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y20_N6
cycloneii_lcell_comb \cmd_xbar_mux_001|src_payload~31 (
// Equation(s):
// \cmd_xbar_mux_001|src_payload~31_combout  = (\cpu_0|d_writedata [31] & \cmd_xbar_mux_001|saved_grant [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\cpu_0|d_writedata [31]),
	.datad(\cmd_xbar_mux_001|saved_grant [1]),
	.cin(gnd),
	.combout(\cmd_xbar_mux_001|src_payload~31_combout ),
	.cout());
// synopsys translate_off
defparam \cmd_xbar_mux_001|src_payload~31 .lut_mask = 16'hF000;
defparam \cmd_xbar_mux_001|src_payload~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y20_N7
cycloneii_lcell_ff \width_adapter|data_reg[15] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cmd_xbar_mux_001|src_payload~31_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(\width_adapter|use_reg~regout ),
	.sload(gnd),
	.ena(\width_adapter|address_reg[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\width_adapter|data_reg [15]));

// Location: LCFF_X36_Y20_N21
cycloneii_lcell_ff \sram_0|writedata_reg[15] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cmd_xbar_mux_001|src_payload~15_combout ),
	.sdata(\width_adapter|data_reg [15]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\width_adapter|use_reg~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\sram_0|writedata_reg [15]));

// Location: LCFF_X30_Y18_N3
cycloneii_lcell_ff \led_red_o|data_out[1] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|d_writedata [1]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\led_red_o|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\led_red_o|data_out [1]));

// Location: LCFF_X30_Y18_N25
cycloneii_lcell_ff \led_red_o|data_out[4] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|d_writedata [4]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\led_red_o|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\led_red_o|data_out [4]));

// Location: LCCOMB_X32_Y20_N16
cycloneii_lcell_comb \led_red_o|data_out[7]~feeder (
// Equation(s):
// \led_red_o|data_out[7]~feeder_combout  = \cpu_0|d_writedata [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_0|d_writedata [7]),
	.cin(gnd),
	.combout(\led_red_o|data_out[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \led_red_o|data_out[7]~feeder .lut_mask = 16'hFF00;
defparam \led_red_o|data_out[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y20_N17
cycloneii_lcell_ff \led_red_o|data_out[7] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\led_red_o|data_out[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\led_red_o|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\led_red_o|data_out [7]));

// Location: LCCOMB_X32_Y20_N10
cycloneii_lcell_comb \led_red_o|data_out[8]~feeder (
// Equation(s):
// \led_red_o|data_out[8]~feeder_combout  = \cpu_0|d_writedata [8]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_0|d_writedata [8]),
	.cin(gnd),
	.combout(\led_red_o|data_out[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \led_red_o|data_out[8]~feeder .lut_mask = 16'hFF00;
defparam \led_red_o|data_out[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y20_N11
cycloneii_lcell_ff \led_red_o|data_out[8] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\led_red_o|data_out[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\led_red_o|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\led_red_o|data_out [8]));

// Location: LCCOMB_X32_Y20_N12
cycloneii_lcell_comb \led_red_o|data_out[9]~feeder (
// Equation(s):
// \led_red_o|data_out[9]~feeder_combout  = \cpu_0|d_writedata [9]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_0|d_writedata [9]),
	.cin(gnd),
	.combout(\led_red_o|data_out[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \led_red_o|data_out[9]~feeder .lut_mask = 16'hFF00;
defparam \led_red_o|data_out[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y20_N13
cycloneii_lcell_ff \led_red_o|data_out[9] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\led_red_o|data_out[9]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\led_red_o|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\led_red_o|data_out [9]));

// Location: LCFF_X32_Y20_N15
cycloneii_lcell_ff \led_red_o|data_out[10] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|d_writedata [10]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\led_red_o|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\led_red_o|data_out [10]));

// Location: LCFF_X32_Y20_N1
cycloneii_lcell_ff \led_red_o|data_out[11] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|d_writedata [11]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\led_red_o|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\led_red_o|data_out [11]));

// Location: LCFF_X32_Y20_N19
cycloneii_lcell_ff \led_red_o|data_out[12] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|d_writedata [12]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\led_red_o|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\led_red_o|data_out [12]));

// Location: LCCOMB_X32_Y20_N28
cycloneii_lcell_comb \led_red_o|data_out[13]~feeder (
// Equation(s):
// \led_red_o|data_out[13]~feeder_combout  = \cpu_0|d_writedata [13]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_0|d_writedata [13]),
	.cin(gnd),
	.combout(\led_red_o|data_out[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \led_red_o|data_out[13]~feeder .lut_mask = 16'hFF00;
defparam \led_red_o|data_out[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y20_N29
cycloneii_lcell_ff \led_red_o|data_out[13] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\led_red_o|data_out[13]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\led_red_o|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\led_red_o|data_out [13]));

// Location: LCCOMB_X32_Y20_N6
cycloneii_lcell_comb \led_red_o|data_out[14]~feeder (
// Equation(s):
// \led_red_o|data_out[14]~feeder_combout  = \cpu_0|d_writedata [14]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_0|d_writedata [14]),
	.cin(gnd),
	.combout(\led_red_o|data_out[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \led_red_o|data_out[14]~feeder .lut_mask = 16'hFF00;
defparam \led_red_o|data_out[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y20_N7
cycloneii_lcell_ff \led_red_o|data_out[14] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\led_red_o|data_out[14]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\led_red_o|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\led_red_o|data_out [14]));

// Location: LCCOMB_X32_Y20_N24
cycloneii_lcell_comb \led_red_o|data_out[15]~feeder (
// Equation(s):
// \led_red_o|data_out[15]~feeder_combout  = \cpu_0|d_writedata [15]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu_0|d_writedata [15]),
	.cin(gnd),
	.combout(\led_red_o|data_out[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \led_red_o|data_out[15]~feeder .lut_mask = 16'hFF00;
defparam \led_red_o|data_out[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y20_N25
cycloneii_lcell_ff \led_red_o|data_out[15] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\led_red_o|data_out[15]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\led_red_o|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\led_red_o|data_out [15]));

// Location: LCCOMB_X36_Y21_N16
cycloneii_lcell_comb \led_red_o|data_out[17]~feeder (
// Equation(s):
// \led_red_o|data_out[17]~feeder_combout  = \cpu_0|d_writedata [17]

	.dataa(vcc),
	.datab(vcc),
	.datac(\cpu_0|d_writedata [17]),
	.datad(vcc),
	.cin(gnd),
	.combout(\led_red_o|data_out[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \led_red_o|data_out[17]~feeder .lut_mask = 16'hF0F0;
defparam \led_red_o|data_out[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y21_N17
cycloneii_lcell_ff \led_red_o|data_out[17] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\led_red_o|data_out[17]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\led_red_o|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\led_red_o|data_out [17]));

// Location: LCFF_X30_Y17_N21
cycloneii_lcell_ff \led_green_o|data_out[2] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|d_writedata [2]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\led_green_o|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\led_green_o|data_out [2]));

// Location: LCFF_X30_Y17_N29
cycloneii_lcell_ff \led_green_o|data_out[6] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu_0|d_writedata [6]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\led_green_o|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\led_green_o|data_out [6]));

// Location: LCCOMB_X35_Y15_N2
cycloneii_lcell_comb \width_adapter|out_data[19]~0 (
// Equation(s):
// \width_adapter|out_data[19]~0_combout  = (\width_adapter|address_reg [1] & \width_adapter|use_reg~regout )

	.dataa(\width_adapter|address_reg [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(\width_adapter|use_reg~regout ),
	.cin(gnd),
	.combout(\width_adapter|out_data[19]~0_combout ),
	.cout());
// synopsys translate_off
defparam \width_adapter|out_data[19]~0 .lut_mask = 16'hAA00;
defparam \width_adapter|out_data[19]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y15_N3
cycloneii_lcell_ff \sram_0|SRAM_ADDR[0] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\width_adapter|out_data[19]~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\sram_0|SRAM_ADDR [0]));

// Location: LCCOMB_X37_Y18_N12
cycloneii_lcell_comb \cmd_xbar_mux_001|src_data[38] (
// Equation(s):
// \cmd_xbar_mux_001|src_data [38] = (\cpu_0|F_pc [0] & ((\cmd_xbar_mux_001|saved_grant [0]) # ((\cmd_xbar_mux_001|saved_grant [1] & \cpu_0|W_alu_result [2])))) # (!\cpu_0|F_pc [0] & (\cmd_xbar_mux_001|saved_grant [1] & ((\cpu_0|W_alu_result [2]))))

	.dataa(\cpu_0|F_pc [0]),
	.datab(\cmd_xbar_mux_001|saved_grant [1]),
	.datac(\cmd_xbar_mux_001|saved_grant [0]),
	.datad(\cpu_0|W_alu_result [2]),
	.cin(gnd),
	.combout(\cmd_xbar_mux_001|src_data [38]),
	.cout());
// synopsys translate_off
defparam \cmd_xbar_mux_001|src_data[38] .lut_mask = 16'hECA0;
defparam \cmd_xbar_mux_001|src_data[38] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N8
cycloneii_lcell_comb \width_adapter|out_data[20]~1 (
// Equation(s):
// \width_adapter|out_data[20]~1_combout  = (\width_adapter|use_reg~regout  & (\width_adapter|address_reg [2])) # (!\width_adapter|use_reg~regout  & ((\cmd_xbar_mux_001|src_data [38])))

	.dataa(\width_adapter|address_reg [2]),
	.datab(vcc),
	.datac(\width_adapter|use_reg~regout ),
	.datad(\cmd_xbar_mux_001|src_data [38]),
	.cin(gnd),
	.combout(\width_adapter|out_data[20]~1_combout ),
	.cout());
// synopsys translate_off
defparam \width_adapter|out_data[20]~1 .lut_mask = 16'hAFA0;
defparam \width_adapter|out_data[20]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y18_N9
cycloneii_lcell_ff \sram_0|SRAM_ADDR[1] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\width_adapter|out_data[20]~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\sram_0|SRAM_ADDR [1]));

// Location: LCCOMB_X41_Y18_N6
cycloneii_lcell_comb \cmd_xbar_mux_001|src_data[39] (
// Equation(s):
// \cmd_xbar_mux_001|src_data [39] = (\cmd_xbar_mux_001|saved_grant [0] & ((\cpu_0|F_pc [1]) # ((\cmd_xbar_mux_001|saved_grant [1] & \cpu_0|W_alu_result [3])))) # (!\cmd_xbar_mux_001|saved_grant [0] & (\cmd_xbar_mux_001|saved_grant [1] & (\cpu_0|W_alu_result 
// [3])))

	.dataa(\cmd_xbar_mux_001|saved_grant [0]),
	.datab(\cmd_xbar_mux_001|saved_grant [1]),
	.datac(\cpu_0|W_alu_result [3]),
	.datad(\cpu_0|F_pc [1]),
	.cin(gnd),
	.combout(\cmd_xbar_mux_001|src_data [39]),
	.cout());
// synopsys translate_off
defparam \cmd_xbar_mux_001|src_data[39] .lut_mask = 16'hEAC0;
defparam \cmd_xbar_mux_001|src_data[39] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y18_N7
cycloneii_lcell_ff \width_adapter|address_reg[3] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cmd_xbar_mux_001|src_data [39]),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\width_adapter|address_reg[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\width_adapter|address_reg [3]));

// Location: LCCOMB_X41_Y18_N8
cycloneii_lcell_comb \width_adapter|out_data[21]~2 (
// Equation(s):
// \width_adapter|out_data[21]~2_combout  = (\width_adapter|use_reg~regout  & ((\width_adapter|address_reg [3]))) # (!\width_adapter|use_reg~regout  & (\cmd_xbar_mux_001|src_data [39]))

	.dataa(vcc),
	.datab(\cmd_xbar_mux_001|src_data [39]),
	.datac(\width_adapter|use_reg~regout ),
	.datad(\width_adapter|address_reg [3]),
	.cin(gnd),
	.combout(\width_adapter|out_data[21]~2_combout ),
	.cout());
// synopsys translate_off
defparam \width_adapter|out_data[21]~2 .lut_mask = 16'hFC0C;
defparam \width_adapter|out_data[21]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y18_N9
cycloneii_lcell_ff \sram_0|SRAM_ADDR[2] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\width_adapter|out_data[21]~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\sram_0|SRAM_ADDR [2]));

// Location: LCCOMB_X46_Y20_N0
cycloneii_lcell_comb \cmd_xbar_mux_001|src_data[40] (
// Equation(s):
// \cmd_xbar_mux_001|src_data [40] = (\cmd_xbar_mux_001|saved_grant [0] & ((\cpu_0|F_pc [2]) # ((\cpu_0|W_alu_result [4] & \cmd_xbar_mux_001|saved_grant [1])))) # (!\cmd_xbar_mux_001|saved_grant [0] & (\cpu_0|W_alu_result [4] & 
// ((\cmd_xbar_mux_001|saved_grant [1]))))

	.dataa(\cmd_xbar_mux_001|saved_grant [0]),
	.datab(\cpu_0|W_alu_result [4]),
	.datac(\cpu_0|F_pc [2]),
	.datad(\cmd_xbar_mux_001|saved_grant [1]),
	.cin(gnd),
	.combout(\cmd_xbar_mux_001|src_data [40]),
	.cout());
// synopsys translate_off
defparam \cmd_xbar_mux_001|src_data[40] .lut_mask = 16'hECA0;
defparam \cmd_xbar_mux_001|src_data[40] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y20_N1
cycloneii_lcell_ff \width_adapter|address_reg[4] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cmd_xbar_mux_001|src_data [40]),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\width_adapter|address_reg[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\width_adapter|address_reg [4]));

// Location: LCCOMB_X46_Y20_N16
cycloneii_lcell_comb \width_adapter|out_data[22]~3 (
// Equation(s):
// \width_adapter|out_data[22]~3_combout  = (\width_adapter|use_reg~regout  & ((\width_adapter|address_reg [4]))) # (!\width_adapter|use_reg~regout  & (\cmd_xbar_mux_001|src_data [40]))

	.dataa(\cmd_xbar_mux_001|src_data [40]),
	.datab(\width_adapter|address_reg [4]),
	.datac(\width_adapter|use_reg~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\width_adapter|out_data[22]~3_combout ),
	.cout());
// synopsys translate_off
defparam \width_adapter|out_data[22]~3 .lut_mask = 16'hCACA;
defparam \width_adapter|out_data[22]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y20_N17
cycloneii_lcell_ff \sram_0|SRAM_ADDR[3] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\width_adapter|out_data[22]~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\sram_0|SRAM_ADDR [3]));

// Location: LCCOMB_X46_Y20_N26
cycloneii_lcell_comb \cmd_xbar_mux_001|src_data[41] (
// Equation(s):
// \cmd_xbar_mux_001|src_data [41] = (\cpu_0|F_pc [3] & ((\cmd_xbar_mux_001|saved_grant [0]) # ((\cpu_0|W_alu_result [5] & \cmd_xbar_mux_001|saved_grant [1])))) # (!\cpu_0|F_pc [3] & (\cpu_0|W_alu_result [5] & ((\cmd_xbar_mux_001|saved_grant [1]))))

	.dataa(\cpu_0|F_pc [3]),
	.datab(\cpu_0|W_alu_result [5]),
	.datac(\cmd_xbar_mux_001|saved_grant [0]),
	.datad(\cmd_xbar_mux_001|saved_grant [1]),
	.cin(gnd),
	.combout(\cmd_xbar_mux_001|src_data [41]),
	.cout());
// synopsys translate_off
defparam \cmd_xbar_mux_001|src_data[41] .lut_mask = 16'hECA0;
defparam \cmd_xbar_mux_001|src_data[41] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y20_N18
cycloneii_lcell_comb \width_adapter|out_data[23]~4 (
// Equation(s):
// \width_adapter|out_data[23]~4_combout  = (\width_adapter|use_reg~regout  & (\width_adapter|address_reg [5])) # (!\width_adapter|use_reg~regout  & ((\cmd_xbar_mux_001|src_data [41])))

	.dataa(\width_adapter|address_reg [5]),
	.datab(\cmd_xbar_mux_001|src_data [41]),
	.datac(\width_adapter|use_reg~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\width_adapter|out_data[23]~4_combout ),
	.cout());
// synopsys translate_off
defparam \width_adapter|out_data[23]~4 .lut_mask = 16'hACAC;
defparam \width_adapter|out_data[23]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y20_N19
cycloneii_lcell_ff \sram_0|SRAM_ADDR[4] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\width_adapter|out_data[23]~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\sram_0|SRAM_ADDR [4]));

// Location: LCCOMB_X37_Y18_N14
cycloneii_lcell_comb \cmd_xbar_mux_001|src_data[42] (
// Equation(s):
// \cmd_xbar_mux_001|src_data [42] = (\cmd_xbar_mux_001|saved_grant [0] & ((\cpu_0|F_pc [4]) # ((\cmd_xbar_mux_001|saved_grant [1] & \cpu_0|W_alu_result [6])))) # (!\cmd_xbar_mux_001|saved_grant [0] & (\cmd_xbar_mux_001|saved_grant [1] & (\cpu_0|W_alu_result 
// [6])))

	.dataa(\cmd_xbar_mux_001|saved_grant [0]),
	.datab(\cmd_xbar_mux_001|saved_grant [1]),
	.datac(\cpu_0|W_alu_result [6]),
	.datad(\cpu_0|F_pc [4]),
	.cin(gnd),
	.combout(\cmd_xbar_mux_001|src_data [42]),
	.cout());
// synopsys translate_off
defparam \cmd_xbar_mux_001|src_data[42] .lut_mask = 16'hEAC0;
defparam \cmd_xbar_mux_001|src_data[42] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y18_N15
cycloneii_lcell_ff \width_adapter|address_reg[6] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cmd_xbar_mux_001|src_data [42]),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\width_adapter|address_reg[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\width_adapter|address_reg [6]));

// Location: LCCOMB_X37_Y18_N26
cycloneii_lcell_comb \width_adapter|out_data[24]~5 (
// Equation(s):
// \width_adapter|out_data[24]~5_combout  = (\width_adapter|use_reg~regout  & (\width_adapter|address_reg [6])) # (!\width_adapter|use_reg~regout  & ((\cmd_xbar_mux_001|src_data [42])))

	.dataa(vcc),
	.datab(\width_adapter|address_reg [6]),
	.datac(\width_adapter|use_reg~regout ),
	.datad(\cmd_xbar_mux_001|src_data [42]),
	.cin(gnd),
	.combout(\width_adapter|out_data[24]~5_combout ),
	.cout());
// synopsys translate_off
defparam \width_adapter|out_data[24]~5 .lut_mask = 16'hCFC0;
defparam \width_adapter|out_data[24]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y18_N27
cycloneii_lcell_ff \sram_0|SRAM_ADDR[5] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\width_adapter|out_data[24]~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\sram_0|SRAM_ADDR [5]));

// Location: LCCOMB_X37_Y18_N0
cycloneii_lcell_comb \cmd_xbar_mux_001|src_data[43] (
// Equation(s):
// \cmd_xbar_mux_001|src_data [43] = (\cpu_0|F_pc [5] & ((\cmd_xbar_mux_001|saved_grant [0]) # ((\cmd_xbar_mux_001|saved_grant [1] & \cpu_0|W_alu_result [7])))) # (!\cpu_0|F_pc [5] & (\cmd_xbar_mux_001|saved_grant [1] & ((\cpu_0|W_alu_result [7]))))

	.dataa(\cpu_0|F_pc [5]),
	.datab(\cmd_xbar_mux_001|saved_grant [1]),
	.datac(\cmd_xbar_mux_001|saved_grant [0]),
	.datad(\cpu_0|W_alu_result [7]),
	.cin(gnd),
	.combout(\cmd_xbar_mux_001|src_data [43]),
	.cout());
// synopsys translate_off
defparam \cmd_xbar_mux_001|src_data[43] .lut_mask = 16'hECA0;
defparam \cmd_xbar_mux_001|src_data[43] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y18_N1
cycloneii_lcell_ff \width_adapter|address_reg[7] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cmd_xbar_mux_001|src_data [43]),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\width_adapter|address_reg[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\width_adapter|address_reg [7]));

// Location: LCCOMB_X37_Y18_N20
cycloneii_lcell_comb \width_adapter|out_data[25]~6 (
// Equation(s):
// \width_adapter|out_data[25]~6_combout  = (\width_adapter|use_reg~regout  & ((\width_adapter|address_reg [7]))) # (!\width_adapter|use_reg~regout  & (\cmd_xbar_mux_001|src_data [43]))

	.dataa(\cmd_xbar_mux_001|src_data [43]),
	.datab(\width_adapter|address_reg [7]),
	.datac(\width_adapter|use_reg~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\width_adapter|out_data[25]~6_combout ),
	.cout());
// synopsys translate_off
defparam \width_adapter|out_data[25]~6 .lut_mask = 16'hCACA;
defparam \width_adapter|out_data[25]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y18_N21
cycloneii_lcell_ff \sram_0|SRAM_ADDR[6] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\width_adapter|out_data[25]~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\sram_0|SRAM_ADDR [6]));

// Location: LCCOMB_X41_Y18_N0
cycloneii_lcell_comb \cmd_xbar_mux_001|src_data[44] (
// Equation(s):
// \cmd_xbar_mux_001|src_data [44] = (\cmd_xbar_mux_001|saved_grant [0] & ((\cpu_0|F_pc [6]) # ((\cmd_xbar_mux_001|saved_grant [1] & \cpu_0|W_alu_result [8])))) # (!\cmd_xbar_mux_001|saved_grant [0] & (\cmd_xbar_mux_001|saved_grant [1] & (\cpu_0|W_alu_result 
// [8])))

	.dataa(\cmd_xbar_mux_001|saved_grant [0]),
	.datab(\cmd_xbar_mux_001|saved_grant [1]),
	.datac(\cpu_0|W_alu_result [8]),
	.datad(\cpu_0|F_pc [6]),
	.cin(gnd),
	.combout(\cmd_xbar_mux_001|src_data [44]),
	.cout());
// synopsys translate_off
defparam \cmd_xbar_mux_001|src_data[44] .lut_mask = 16'hEAC0;
defparam \cmd_xbar_mux_001|src_data[44] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y18_N1
cycloneii_lcell_ff \width_adapter|address_reg[8] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cmd_xbar_mux_001|src_data [44]),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\width_adapter|address_reg[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\width_adapter|address_reg [8]));

// Location: LCCOMB_X41_Y18_N10
cycloneii_lcell_comb \width_adapter|out_data[26]~7 (
// Equation(s):
// \width_adapter|out_data[26]~7_combout  = (\width_adapter|use_reg~regout  & ((\width_adapter|address_reg [8]))) # (!\width_adapter|use_reg~regout  & (\cmd_xbar_mux_001|src_data [44]))

	.dataa(\cmd_xbar_mux_001|src_data [44]),
	.datab(vcc),
	.datac(\width_adapter|use_reg~regout ),
	.datad(\width_adapter|address_reg [8]),
	.cin(gnd),
	.combout(\width_adapter|out_data[26]~7_combout ),
	.cout());
// synopsys translate_off
defparam \width_adapter|out_data[26]~7 .lut_mask = 16'hFA0A;
defparam \width_adapter|out_data[26]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y18_N11
cycloneii_lcell_ff \sram_0|SRAM_ADDR[7] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\width_adapter|out_data[26]~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\sram_0|SRAM_ADDR [7]));

// Location: LCCOMB_X37_Y18_N2
cycloneii_lcell_comb \cmd_xbar_mux_001|src_data[45] (
// Equation(s):
// \cmd_xbar_mux_001|src_data [45] = (\cpu_0|W_alu_result [9] & ((\cmd_xbar_mux_001|saved_grant [1]) # ((\cmd_xbar_mux_001|saved_grant [0] & \cpu_0|F_pc [7])))) # (!\cpu_0|W_alu_result [9] & (((\cmd_xbar_mux_001|saved_grant [0] & \cpu_0|F_pc [7]))))

	.dataa(\cpu_0|W_alu_result [9]),
	.datab(\cmd_xbar_mux_001|saved_grant [1]),
	.datac(\cmd_xbar_mux_001|saved_grant [0]),
	.datad(\cpu_0|F_pc [7]),
	.cin(gnd),
	.combout(\cmd_xbar_mux_001|src_data [45]),
	.cout());
// synopsys translate_off
defparam \cmd_xbar_mux_001|src_data[45] .lut_mask = 16'hF888;
defparam \cmd_xbar_mux_001|src_data[45] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N22
cycloneii_lcell_comb \width_adapter|out_data[27]~8 (
// Equation(s):
// \width_adapter|out_data[27]~8_combout  = (\width_adapter|use_reg~regout  & (\width_adapter|address_reg [9])) # (!\width_adapter|use_reg~regout  & ((\cmd_xbar_mux_001|src_data [45])))

	.dataa(\width_adapter|address_reg [9]),
	.datab(\cmd_xbar_mux_001|src_data [45]),
	.datac(vcc),
	.datad(\width_adapter|use_reg~regout ),
	.cin(gnd),
	.combout(\width_adapter|out_data[27]~8_combout ),
	.cout());
// synopsys translate_off
defparam \width_adapter|out_data[27]~8 .lut_mask = 16'hAACC;
defparam \width_adapter|out_data[27]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y20_N23
cycloneii_lcell_ff \sram_0|SRAM_ADDR[8] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\width_adapter|out_data[27]~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\sram_0|SRAM_ADDR [8]));

// Location: LCCOMB_X35_Y18_N28
cycloneii_lcell_comb \cmd_xbar_mux_001|src_data[46] (
// Equation(s):
// \cmd_xbar_mux_001|src_data [46] = (\cpu_0|W_alu_result [10] & ((\cmd_xbar_mux_001|saved_grant [1]) # ((\cmd_xbar_mux_001|saved_grant [0] & \cpu_0|F_pc [8])))) # (!\cpu_0|W_alu_result [10] & (((\cmd_xbar_mux_001|saved_grant [0] & \cpu_0|F_pc [8]))))

	.dataa(\cpu_0|W_alu_result [10]),
	.datab(\cmd_xbar_mux_001|saved_grant [1]),
	.datac(\cmd_xbar_mux_001|saved_grant [0]),
	.datad(\cpu_0|F_pc [8]),
	.cin(gnd),
	.combout(\cmd_xbar_mux_001|src_data [46]),
	.cout());
// synopsys translate_off
defparam \cmd_xbar_mux_001|src_data[46] .lut_mask = 16'hF888;
defparam \cmd_xbar_mux_001|src_data[46] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y18_N29
cycloneii_lcell_ff \width_adapter|address_reg[10] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cmd_xbar_mux_001|src_data [46]),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\width_adapter|address_reg[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\width_adapter|address_reg [10]));

// Location: LCCOMB_X35_Y18_N26
cycloneii_lcell_comb \width_adapter|out_data[28]~9 (
// Equation(s):
// \width_adapter|out_data[28]~9_combout  = (\width_adapter|use_reg~regout  & ((\width_adapter|address_reg [10]))) # (!\width_adapter|use_reg~regout  & (\cmd_xbar_mux_001|src_data [46]))

	.dataa(vcc),
	.datab(\width_adapter|use_reg~regout ),
	.datac(\cmd_xbar_mux_001|src_data [46]),
	.datad(\width_adapter|address_reg [10]),
	.cin(gnd),
	.combout(\width_adapter|out_data[28]~9_combout ),
	.cout());
// synopsys translate_off
defparam \width_adapter|out_data[28]~9 .lut_mask = 16'hFC30;
defparam \width_adapter|out_data[28]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y18_N27
cycloneii_lcell_ff \sram_0|SRAM_ADDR[9] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\width_adapter|out_data[28]~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\sram_0|SRAM_ADDR [9]));

// Location: LCCOMB_X42_Y16_N2
cycloneii_lcell_comb \cmd_xbar_mux_001|src_data[47] (
// Equation(s):
// \cmd_xbar_mux_001|src_data [47] = (\cmd_xbar_mux_001|saved_grant [1] & ((\cpu_0|W_alu_result [11]) # ((\cpu_0|F_pc [9] & \cmd_xbar_mux_001|saved_grant [0])))) # (!\cmd_xbar_mux_001|saved_grant [1] & (((\cpu_0|F_pc [9] & \cmd_xbar_mux_001|saved_grant 
// [0]))))

	.dataa(\cmd_xbar_mux_001|saved_grant [1]),
	.datab(\cpu_0|W_alu_result [11]),
	.datac(\cpu_0|F_pc [9]),
	.datad(\cmd_xbar_mux_001|saved_grant [0]),
	.cin(gnd),
	.combout(\cmd_xbar_mux_001|src_data [47]),
	.cout());
// synopsys translate_off
defparam \cmd_xbar_mux_001|src_data[47] .lut_mask = 16'hF888;
defparam \cmd_xbar_mux_001|src_data[47] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y16_N3
cycloneii_lcell_ff \width_adapter|address_reg[11] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cmd_xbar_mux_001|src_data [47]),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\width_adapter|address_reg[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\width_adapter|address_reg [11]));

// Location: LCCOMB_X42_Y16_N8
cycloneii_lcell_comb \width_adapter|out_data[29]~10 (
// Equation(s):
// \width_adapter|out_data[29]~10_combout  = (\width_adapter|use_reg~regout  & ((\width_adapter|address_reg [11]))) # (!\width_adapter|use_reg~regout  & (\cmd_xbar_mux_001|src_data [47]))

	.dataa(\cmd_xbar_mux_001|src_data [47]),
	.datab(vcc),
	.datac(\width_adapter|use_reg~regout ),
	.datad(\width_adapter|address_reg [11]),
	.cin(gnd),
	.combout(\width_adapter|out_data[29]~10_combout ),
	.cout());
// synopsys translate_off
defparam \width_adapter|out_data[29]~10 .lut_mask = 16'hFA0A;
defparam \width_adapter|out_data[29]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y16_N9
cycloneii_lcell_ff \sram_0|SRAM_ADDR[10] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\width_adapter|out_data[29]~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\sram_0|SRAM_ADDR [10]));

// Location: LCCOMB_X42_Y16_N12
cycloneii_lcell_comb \cmd_xbar_mux_001|src_data[48] (
// Equation(s):
// \cmd_xbar_mux_001|src_data [48] = (\cmd_xbar_mux_001|saved_grant [1] & ((\cpu_0|W_alu_result [12]) # ((\cmd_xbar_mux_001|saved_grant [0] & \cpu_0|F_pc [10])))) # (!\cmd_xbar_mux_001|saved_grant [1] & (\cmd_xbar_mux_001|saved_grant [0] & ((\cpu_0|F_pc 
// [10]))))

	.dataa(\cmd_xbar_mux_001|saved_grant [1]),
	.datab(\cmd_xbar_mux_001|saved_grant [0]),
	.datac(\cpu_0|W_alu_result [12]),
	.datad(\cpu_0|F_pc [10]),
	.cin(gnd),
	.combout(\cmd_xbar_mux_001|src_data [48]),
	.cout());
// synopsys translate_off
defparam \cmd_xbar_mux_001|src_data[48] .lut_mask = 16'hECA0;
defparam \cmd_xbar_mux_001|src_data[48] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y16_N13
cycloneii_lcell_ff \width_adapter|address_reg[12] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cmd_xbar_mux_001|src_data [48]),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\width_adapter|address_reg[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\width_adapter|address_reg [12]));

// Location: LCCOMB_X42_Y16_N10
cycloneii_lcell_comb \width_adapter|out_data[30]~11 (
// Equation(s):
// \width_adapter|out_data[30]~11_combout  = (\width_adapter|use_reg~regout  & (\width_adapter|address_reg [12])) # (!\width_adapter|use_reg~regout  & ((\cmd_xbar_mux_001|src_data [48])))

	.dataa(\width_adapter|use_reg~regout ),
	.datab(\width_adapter|address_reg [12]),
	.datac(vcc),
	.datad(\cmd_xbar_mux_001|src_data [48]),
	.cin(gnd),
	.combout(\width_adapter|out_data[30]~11_combout ),
	.cout());
// synopsys translate_off
defparam \width_adapter|out_data[30]~11 .lut_mask = 16'hDD88;
defparam \width_adapter|out_data[30]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y16_N11
cycloneii_lcell_ff \sram_0|SRAM_ADDR[11] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\width_adapter|out_data[30]~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\sram_0|SRAM_ADDR [11]));

// Location: LCFF_X41_Y17_N21
cycloneii_lcell_ff \cpu_0|F_pc[11] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|F_pc[11]~8_combout ),
	.sdata(\cpu_0|F_pc_plus_one[11]~22_combout ),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(\cpu_0|W_status_reg_pie_inst_nxt~0_combout ),
	.sload(\cpu_0|F_pc_sel_nxt.10~0_combout ),
	.ena(\cpu_0|W_valid~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|F_pc [11]));

// Location: LCCOMB_X37_Y18_N28
cycloneii_lcell_comb \cmd_xbar_mux_001|src_data[49] (
// Equation(s):
// \cmd_xbar_mux_001|src_data [49] = (\cmd_xbar_mux_001|saved_grant [0] & ((\cpu_0|F_pc [11]) # ((\cmd_xbar_mux_001|saved_grant [1] & \cpu_0|W_alu_result [13])))) # (!\cmd_xbar_mux_001|saved_grant [0] & (\cmd_xbar_mux_001|saved_grant [1] & 
// (\cpu_0|W_alu_result [13])))

	.dataa(\cmd_xbar_mux_001|saved_grant [0]),
	.datab(\cmd_xbar_mux_001|saved_grant [1]),
	.datac(\cpu_0|W_alu_result [13]),
	.datad(\cpu_0|F_pc [11]),
	.cin(gnd),
	.combout(\cmd_xbar_mux_001|src_data [49]),
	.cout());
// synopsys translate_off
defparam \cmd_xbar_mux_001|src_data[49] .lut_mask = 16'hEAC0;
defparam \cmd_xbar_mux_001|src_data[49] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y18_N29
cycloneii_lcell_ff \width_adapter|address_reg[13] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cmd_xbar_mux_001|src_data [49]),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\width_adapter|address_reg[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\width_adapter|address_reg [13]));

// Location: LCCOMB_X37_Y18_N30
cycloneii_lcell_comb \width_adapter|out_data[31]~12 (
// Equation(s):
// \width_adapter|out_data[31]~12_combout  = (\width_adapter|use_reg~regout  & (\width_adapter|address_reg [13])) # (!\width_adapter|use_reg~regout  & ((\cmd_xbar_mux_001|src_data [49])))

	.dataa(\width_adapter|use_reg~regout ),
	.datab(\width_adapter|address_reg [13]),
	.datac(vcc),
	.datad(\cmd_xbar_mux_001|src_data [49]),
	.cin(gnd),
	.combout(\width_adapter|out_data[31]~12_combout ),
	.cout());
// synopsys translate_off
defparam \width_adapter|out_data[31]~12 .lut_mask = 16'hDD88;
defparam \width_adapter|out_data[31]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y18_N31
cycloneii_lcell_ff \sram_0|SRAM_ADDR[12] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\width_adapter|out_data[31]~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\sram_0|SRAM_ADDR [12]));

// Location: LCCOMB_X38_Y20_N24
cycloneii_lcell_comb \cmd_xbar_mux_001|src_data[50] (
// Equation(s):
// \cmd_xbar_mux_001|src_data [50] = (\cmd_xbar_mux_001|saved_grant [0] & ((\cpu_0|F_pc [12]) # ((\cmd_xbar_mux_001|saved_grant [1] & \cpu_0|W_alu_result [14])))) # (!\cmd_xbar_mux_001|saved_grant [0] & (\cmd_xbar_mux_001|saved_grant [1] & 
// (\cpu_0|W_alu_result [14])))

	.dataa(\cmd_xbar_mux_001|saved_grant [0]),
	.datab(\cmd_xbar_mux_001|saved_grant [1]),
	.datac(\cpu_0|W_alu_result [14]),
	.datad(\cpu_0|F_pc [12]),
	.cin(gnd),
	.combout(\cmd_xbar_mux_001|src_data [50]),
	.cout());
// synopsys translate_off
defparam \cmd_xbar_mux_001|src_data[50] .lut_mask = 16'hEAC0;
defparam \cmd_xbar_mux_001|src_data[50] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y20_N25
cycloneii_lcell_ff \width_adapter|address_reg[14] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cmd_xbar_mux_001|src_data [50]),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\width_adapter|address_reg[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\width_adapter|address_reg [14]));

// Location: LCCOMB_X38_Y20_N8
cycloneii_lcell_comb \width_adapter|out_data[32]~13 (
// Equation(s):
// \width_adapter|out_data[32]~13_combout  = (\width_adapter|use_reg~regout  & ((\width_adapter|address_reg [14]))) # (!\width_adapter|use_reg~regout  & (\cmd_xbar_mux_001|src_data [50]))

	.dataa(\cmd_xbar_mux_001|src_data [50]),
	.datab(\width_adapter|address_reg [14]),
	.datac(vcc),
	.datad(\width_adapter|use_reg~regout ),
	.cin(gnd),
	.combout(\width_adapter|out_data[32]~13_combout ),
	.cout());
// synopsys translate_off
defparam \width_adapter|out_data[32]~13 .lut_mask = 16'hCCAA;
defparam \width_adapter|out_data[32]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y20_N9
cycloneii_lcell_ff \sram_0|SRAM_ADDR[13] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\width_adapter|out_data[32]~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\sram_0|SRAM_ADDR [13]));

// Location: LCCOMB_X38_Y20_N2
cycloneii_lcell_comb \cmd_xbar_mux_001|src_data[51] (
// Equation(s):
// \cmd_xbar_mux_001|src_data [51] = (\cmd_xbar_mux_001|saved_grant [0] & ((\cpu_0|F_pc [13]) # ((\cmd_xbar_mux_001|saved_grant [1] & \cpu_0|W_alu_result [15])))) # (!\cmd_xbar_mux_001|saved_grant [0] & (\cmd_xbar_mux_001|saved_grant [1] & 
// ((\cpu_0|W_alu_result [15]))))

	.dataa(\cmd_xbar_mux_001|saved_grant [0]),
	.datab(\cmd_xbar_mux_001|saved_grant [1]),
	.datac(\cpu_0|F_pc [13]),
	.datad(\cpu_0|W_alu_result [15]),
	.cin(gnd),
	.combout(\cmd_xbar_mux_001|src_data [51]),
	.cout());
// synopsys translate_off
defparam \cmd_xbar_mux_001|src_data[51] .lut_mask = 16'hECA0;
defparam \cmd_xbar_mux_001|src_data[51] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y20_N3
cycloneii_lcell_ff \width_adapter|address_reg[15] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cmd_xbar_mux_001|src_data [51]),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\width_adapter|address_reg[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\width_adapter|address_reg [15]));

// Location: LCCOMB_X38_Y20_N10
cycloneii_lcell_comb \width_adapter|out_data[33]~14 (
// Equation(s):
// \width_adapter|out_data[33]~14_combout  = (\width_adapter|use_reg~regout  & (\width_adapter|address_reg [15])) # (!\width_adapter|use_reg~regout  & ((\cmd_xbar_mux_001|src_data [51])))

	.dataa(vcc),
	.datab(\width_adapter|address_reg [15]),
	.datac(\cmd_xbar_mux_001|src_data [51]),
	.datad(\width_adapter|use_reg~regout ),
	.cin(gnd),
	.combout(\width_adapter|out_data[33]~14_combout ),
	.cout());
// synopsys translate_off
defparam \width_adapter|out_data[33]~14 .lut_mask = 16'hCCF0;
defparam \width_adapter|out_data[33]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y20_N11
cycloneii_lcell_ff \sram_0|SRAM_ADDR[14] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\width_adapter|out_data[33]~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\sram_0|SRAM_ADDR [14]));

// Location: LCCOMB_X38_Y20_N0
cycloneii_lcell_comb \cpu_0|W_alu_result[16]~4 (
// Equation(s):
// \cpu_0|W_alu_result[16]~4_combout  = (\cpu_0|R_ctrl_logic~regout  & (\cpu_0|E_logic_result[16]~5_combout )) # (!\cpu_0|R_ctrl_logic~regout  & ((\cpu_0|F_pc[14]~11_combout )))

	.dataa(\cpu_0|E_logic_result[16]~5_combout ),
	.datab(\cpu_0|F_pc[14]~11_combout ),
	.datac(vcc),
	.datad(\cpu_0|R_ctrl_logic~regout ),
	.cin(gnd),
	.combout(\cpu_0|W_alu_result[16]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_0|W_alu_result[16]~4 .lut_mask = 16'hAACC;
defparam \cpu_0|W_alu_result[16]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y20_N1
cycloneii_lcell_ff \cpu_0|W_alu_result[16] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cpu_0|W_alu_result[16]~4_combout ),
	.sdata(\cpu_0|E_shift_rot_result [16]),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(\cpu_0|E_alu_result~22_combout ),
	.sload(\cpu_0|R_ctrl_shift_rot~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu_0|W_alu_result [16]));

// Location: LCCOMB_X38_Y20_N4
cycloneii_lcell_comb \cmd_xbar_mux_001|src_data[52] (
// Equation(s):
// \cmd_xbar_mux_001|src_data [52] = (\cmd_xbar_mux_001|saved_grant [0] & ((\cpu_0|F_pc [14]) # ((\cmd_xbar_mux_001|saved_grant [1] & \cpu_0|W_alu_result [16])))) # (!\cmd_xbar_mux_001|saved_grant [0] & (((\cmd_xbar_mux_001|saved_grant [1] & 
// \cpu_0|W_alu_result [16]))))

	.dataa(\cmd_xbar_mux_001|saved_grant [0]),
	.datab(\cpu_0|F_pc [14]),
	.datac(\cmd_xbar_mux_001|saved_grant [1]),
	.datad(\cpu_0|W_alu_result [16]),
	.cin(gnd),
	.combout(\cmd_xbar_mux_001|src_data [52]),
	.cout());
// synopsys translate_off
defparam \cmd_xbar_mux_001|src_data[52] .lut_mask = 16'hF888;
defparam \cmd_xbar_mux_001|src_data[52] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y20_N5
cycloneii_lcell_ff \width_adapter|address_reg[16] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cmd_xbar_mux_001|src_data [52]),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\width_adapter|address_reg[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\width_adapter|address_reg [16]));

// Location: LCCOMB_X38_Y20_N12
cycloneii_lcell_comb \width_adapter|out_data[34]~15 (
// Equation(s):
// \width_adapter|out_data[34]~15_combout  = (\width_adapter|use_reg~regout  & ((\width_adapter|address_reg [16]))) # (!\width_adapter|use_reg~regout  & (\cmd_xbar_mux_001|src_data [52]))

	.dataa(\width_adapter|use_reg~regout ),
	.datab(\cmd_xbar_mux_001|src_data [52]),
	.datac(vcc),
	.datad(\width_adapter|address_reg [16]),
	.cin(gnd),
	.combout(\width_adapter|out_data[34]~15_combout ),
	.cout());
// synopsys translate_off
defparam \width_adapter|out_data[34]~15 .lut_mask = 16'hEE44;
defparam \width_adapter|out_data[34]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y20_N13
cycloneii_lcell_ff \sram_0|SRAM_ADDR[15] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\width_adapter|out_data[34]~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\sram_0|SRAM_ADDR [15]));

// Location: LCCOMB_X41_Y16_N6
cycloneii_lcell_comb \cmd_xbar_mux_001|src_data[53] (
// Equation(s):
// \cmd_xbar_mux_001|src_data [53] = (\cpu_0|W_alu_result [17] & ((\cmd_xbar_mux_001|saved_grant [1]) # ((\cmd_xbar_mux_001|saved_grant [0] & \cpu_0|F_pc [15])))) # (!\cpu_0|W_alu_result [17] & (\cmd_xbar_mux_001|saved_grant [0] & (\cpu_0|F_pc [15])))

	.dataa(\cpu_0|W_alu_result [17]),
	.datab(\cmd_xbar_mux_001|saved_grant [0]),
	.datac(\cpu_0|F_pc [15]),
	.datad(\cmd_xbar_mux_001|saved_grant [1]),
	.cin(gnd),
	.combout(\cmd_xbar_mux_001|src_data [53]),
	.cout());
// synopsys translate_off
defparam \cmd_xbar_mux_001|src_data[53] .lut_mask = 16'hEAC0;
defparam \cmd_xbar_mux_001|src_data[53] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y16_N7
cycloneii_lcell_ff \width_adapter|address_reg[17] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cmd_xbar_mux_001|src_data [53]),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\width_adapter|address_reg[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\width_adapter|address_reg [17]));

// Location: LCCOMB_X41_Y16_N24
cycloneii_lcell_comb \width_adapter|out_data[35]~16 (
// Equation(s):
// \width_adapter|out_data[35]~16_combout  = (\width_adapter|use_reg~regout  & ((\width_adapter|address_reg [17]))) # (!\width_adapter|use_reg~regout  & (\cmd_xbar_mux_001|src_data [53]))

	.dataa(vcc),
	.datab(\width_adapter|use_reg~regout ),
	.datac(\cmd_xbar_mux_001|src_data [53]),
	.datad(\width_adapter|address_reg [17]),
	.cin(gnd),
	.combout(\width_adapter|out_data[35]~16_combout ),
	.cout());
// synopsys translate_off
defparam \width_adapter|out_data[35]~16 .lut_mask = 16'hFC30;
defparam \width_adapter|out_data[35]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y16_N25
cycloneii_lcell_ff \sram_0|SRAM_ADDR[16] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\width_adapter|out_data[35]~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\sram_0|SRAM_ADDR [16]));

// Location: LCCOMB_X41_Y16_N16
cycloneii_lcell_comb \cmd_xbar_mux_001|src_data[54] (
// Equation(s):
// \cmd_xbar_mux_001|src_data [54] = (\cmd_xbar_mux_001|saved_grant [0] & ((\cpu_0|F_pc [16]) # ((\cmd_xbar_mux_001|saved_grant [1] & \cpu_0|W_alu_result [18])))) # (!\cmd_xbar_mux_001|saved_grant [0] & (\cmd_xbar_mux_001|saved_grant [1] & 
// (\cpu_0|W_alu_result [18])))

	.dataa(\cmd_xbar_mux_001|saved_grant [0]),
	.datab(\cmd_xbar_mux_001|saved_grant [1]),
	.datac(\cpu_0|W_alu_result [18]),
	.datad(\cpu_0|F_pc [16]),
	.cin(gnd),
	.combout(\cmd_xbar_mux_001|src_data [54]),
	.cout());
// synopsys translate_off
defparam \cmd_xbar_mux_001|src_data[54] .lut_mask = 16'hEAC0;
defparam \cmd_xbar_mux_001|src_data[54] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y16_N17
cycloneii_lcell_ff \width_adapter|address_reg[18] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\cmd_xbar_mux_001|src_data [54]),
	.sdata(gnd),
	.aclr(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\width_adapter|address_reg[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\width_adapter|address_reg [18]));

// Location: LCCOMB_X41_Y16_N10
cycloneii_lcell_comb \width_adapter|out_data[36]~17 (
// Equation(s):
// \width_adapter|out_data[36]~17_combout  = (\width_adapter|use_reg~regout  & (\width_adapter|address_reg [18])) # (!\width_adapter|use_reg~regout  & ((\cmd_xbar_mux_001|src_data [54])))

	.dataa(vcc),
	.datab(\width_adapter|address_reg [18]),
	.datac(\cmd_xbar_mux_001|src_data [54]),
	.datad(\width_adapter|use_reg~regout ),
	.cin(gnd),
	.combout(\width_adapter|out_data[36]~17_combout ),
	.cout());
// synopsys translate_off
defparam \width_adapter|out_data[36]~17 .lut_mask = 16'hCCF0;
defparam \width_adapter|out_data[36]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y16_N11
cycloneii_lcell_ff \sram_0|SRAM_ADDR[17] (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\width_adapter|out_data[36]~17_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\sram_0|SRAM_ADDR [17]));

// Location: LCCOMB_X34_Y15_N0
cycloneii_lcell_comb \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|m0_write~0 (
// Equation(s):
// \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|m0_write~0_combout  = (!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [2] & (\cpu_0_data_master_translator|uav_write~0_combout  & 
// (\cmd_xbar_mux_001|saved_grant [1] & \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|WideOr0~combout )))

	.dataa(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [2]),
	.datab(\cpu_0_data_master_translator|uav_write~0_combout ),
	.datac(\cmd_xbar_mux_001|saved_grant [1]),
	.datad(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|WideOr0~combout ),
	.cin(gnd),
	.combout(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|m0_write~0_combout ),
	.cout());
// synopsys translate_off
defparam \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|m0_write~0 .lut_mask = 16'h4000;
defparam \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|m0_write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N24
cycloneii_lcell_comb \cmd_xbar_mux_001|src_valid~0 (
// Equation(s):
// \cmd_xbar_mux_001|src_valid~0_combout  = (!\addr_router|Equal1~2_combout  & (!\cpu_0_instruction_master_translator|read_accepted~regout  & (\cmd_xbar_mux_001|saved_grant [0] & !\cpu_0|i_read~regout )))

	.dataa(\addr_router|Equal1~2_combout ),
	.datab(\cpu_0_instruction_master_translator|read_accepted~regout ),
	.datac(\cmd_xbar_mux_001|saved_grant [0]),
	.datad(\cpu_0|i_read~regout ),
	.cin(gnd),
	.combout(\cmd_xbar_mux_001|src_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \cmd_xbar_mux_001|src_valid~0 .lut_mask = 16'h0010;
defparam \cmd_xbar_mux_001|src_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N20
cycloneii_lcell_comb \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|m0_write (
// Equation(s):
// \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|m0_write~combout  = ((!\cmd_xbar_mux_001|src_valid~0_combout  & ((!\cmd_xbar_demux_001|src1_valid~2_combout ) # (!\cmd_xbar_mux_001|saved_grant [1])))) # 
// (!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|m0_write~0_combout )

	.dataa(\cmd_xbar_mux_001|saved_grant [1]),
	.datab(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|m0_write~0_combout ),
	.datac(\cmd_xbar_mux_001|src_valid~0_combout ),
	.datad(\cmd_xbar_demux_001|src1_valid~2_combout ),
	.cin(gnd),
	.combout(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|m0_write~combout ),
	.cout());
// synopsys translate_off
defparam \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|m0_write .lut_mask = 16'h373F;
defparam \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|m0_write .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y16_N2
cycloneii_lcell_comb \sram_0|SRAM_LB_N~0 (
// Equation(s):
// \sram_0|SRAM_LB_N~0_combout  = (\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|m0_write~combout  & ((\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [2]) # 
// ((!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|WideOr0~combout ) # (!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|local_read~1_combout ))))

	.dataa(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [2]),
	.datab(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|local_read~1_combout ),
	.datac(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|m0_write~combout ),
	.datad(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|WideOr0~combout ),
	.cin(gnd),
	.combout(\sram_0|SRAM_LB_N~0_combout ),
	.cout());
// synopsys translate_off
defparam \sram_0|SRAM_LB_N~0 .lut_mask = 16'hB0F0;
defparam \sram_0|SRAM_LB_N~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y16_N22
cycloneii_lcell_comb \sram_0|SRAM_LB_N~1 (
// Equation(s):
// \sram_0|SRAM_LB_N~1_combout  = (\sram_0|SRAM_LB_N~0_combout ) # ((!\width_adapter|out_data[16]~19_combout  & ((\width_adapter|use_reg~regout ) # (!\cmd_xbar_mux_001|saved_grant [0]))))

	.dataa(\width_adapter|use_reg~regout ),
	.datab(\width_adapter|out_data[16]~19_combout ),
	.datac(\cmd_xbar_mux_001|saved_grant [0]),
	.datad(\sram_0|SRAM_LB_N~0_combout ),
	.cin(gnd),
	.combout(\sram_0|SRAM_LB_N~1_combout ),
	.cout());
// synopsys translate_off
defparam \sram_0|SRAM_LB_N~1 .lut_mask = 16'hFF23;
defparam \sram_0|SRAM_LB_N~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y16_N23
cycloneii_lcell_ff \sram_0|SRAM_LB_N (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\sram_0|SRAM_LB_N~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\sram_0|SRAM_LB_N~regout ));

// Location: LCCOMB_X45_Y16_N16
cycloneii_lcell_comb \sram_0|SRAM_UB_N~0 (
// Equation(s):
// \sram_0|SRAM_UB_N~0_combout  = (\sram_0|SRAM_LB_N~0_combout ) # ((!\width_adapter|out_data[17]~18_combout  & ((\width_adapter|use_reg~regout ) # (!\cmd_xbar_mux_001|saved_grant [0]))))

	.dataa(\width_adapter|use_reg~regout ),
	.datab(\width_adapter|out_data[17]~18_combout ),
	.datac(\cmd_xbar_mux_001|saved_grant [0]),
	.datad(\sram_0|SRAM_LB_N~0_combout ),
	.cin(gnd),
	.combout(\sram_0|SRAM_UB_N~0_combout ),
	.cout());
// synopsys translate_off
defparam \sram_0|SRAM_UB_N~0 .lut_mask = 16'hFF23;
defparam \sram_0|SRAM_UB_N~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y16_N17
cycloneii_lcell_ff \sram_0|SRAM_UB_N (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\sram_0|SRAM_UB_N~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\sram_0|SRAM_UB_N~regout ));

// Location: LCFF_X45_Y16_N3
cycloneii_lcell_ff \sram_0|SRAM_CE_N (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\sram_0|SRAM_LB_N~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\sram_0|SRAM_CE_N~regout ));

// Location: LCCOMB_X34_Y15_N10
cycloneii_lcell_comb \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|m0_read (
// Equation(s):
// \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|m0_read~combout  = (\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [2]) # 
// ((!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|WideOr0~combout ) # (!\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|local_read~1_combout ))

	.dataa(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [2]),
	.datab(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|local_read~1_combout ),
	.datac(vcc),
	.datad(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|WideOr0~combout ),
	.cin(gnd),
	.combout(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|m0_read~combout ),
	.cout());
// synopsys translate_off
defparam \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|m0_read .lut_mask = 16'hBBFF;
defparam \sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|m0_read .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y15_N11
cycloneii_lcell_ff \sram_0|SRAM_OE_N (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|m0_read~combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\sram_0|SRAM_OE_N~regout ));

// Location: LCFF_X34_Y15_N21
cycloneii_lcell_ff \sram_0|SRAM_WE_N (
	.clk(\clock_50_i_clk_in_clk~clkctrl_outclk ),
	.datain(\sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|m0_write~combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\sram_0|SRAM_WE_N~regout ));

// Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \altera_reserved_tms~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\altera_reserved_tms~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(altera_reserved_tms));
// synopsys translate_off
defparam \altera_reserved_tms~I .input_async_reset = "none";
defparam \altera_reserved_tms~I .input_power_up = "low";
defparam \altera_reserved_tms~I .input_register_mode = "none";
defparam \altera_reserved_tms~I .input_sync_reset = "none";
defparam \altera_reserved_tms~I .oe_async_reset = "none";
defparam \altera_reserved_tms~I .oe_power_up = "low";
defparam \altera_reserved_tms~I .oe_register_mode = "none";
defparam \altera_reserved_tms~I .oe_sync_reset = "none";
defparam \altera_reserved_tms~I .operation_mode = "input";
defparam \altera_reserved_tms~I .output_async_reset = "none";
defparam \altera_reserved_tms~I .output_power_up = "low";
defparam \altera_reserved_tms~I .output_register_mode = "none";
defparam \altera_reserved_tms~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N6
cycloneii_lcell_comb \auto_hub|clr_reg~_wirecell (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|clr_reg~regout ),
	.cin(gnd),
	.combout(\auto_hub|clr_reg~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|clr_reg~_wirecell .lut_mask = 16'h00FF;
defparam \auto_hub|clr_reg~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N30
cycloneii_lcell_comb \auto_hub|shadow_jsm|state[0]~_wirecell (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|shadow_jsm|state [0]),
	.cin(gnd),
	.combout(\auto_hub|shadow_jsm|state[0]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|shadow_jsm|state[0]~_wirecell .lut_mask = 16'h00FF;
defparam \auto_hub|shadow_jsm|state[0]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \led_red_o_external_connection_export[0]~I (
	.datain(\led_red_o|data_out [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(led_red_o_external_connection_export[0]));
// synopsys translate_off
defparam \led_red_o_external_connection_export[0]~I .input_async_reset = "none";
defparam \led_red_o_external_connection_export[0]~I .input_power_up = "low";
defparam \led_red_o_external_connection_export[0]~I .input_register_mode = "none";
defparam \led_red_o_external_connection_export[0]~I .input_sync_reset = "none";
defparam \led_red_o_external_connection_export[0]~I .oe_async_reset = "none";
defparam \led_red_o_external_connection_export[0]~I .oe_power_up = "low";
defparam \led_red_o_external_connection_export[0]~I .oe_register_mode = "none";
defparam \led_red_o_external_connection_export[0]~I .oe_sync_reset = "none";
defparam \led_red_o_external_connection_export[0]~I .operation_mode = "output";
defparam \led_red_o_external_connection_export[0]~I .output_async_reset = "none";
defparam \led_red_o_external_connection_export[0]~I .output_power_up = "low";
defparam \led_red_o_external_connection_export[0]~I .output_register_mode = "none";
defparam \led_red_o_external_connection_export[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \led_red_o_external_connection_export[1]~I (
	.datain(\led_red_o|data_out [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(led_red_o_external_connection_export[1]));
// synopsys translate_off
defparam \led_red_o_external_connection_export[1]~I .input_async_reset = "none";
defparam \led_red_o_external_connection_export[1]~I .input_power_up = "low";
defparam \led_red_o_external_connection_export[1]~I .input_register_mode = "none";
defparam \led_red_o_external_connection_export[1]~I .input_sync_reset = "none";
defparam \led_red_o_external_connection_export[1]~I .oe_async_reset = "none";
defparam \led_red_o_external_connection_export[1]~I .oe_power_up = "low";
defparam \led_red_o_external_connection_export[1]~I .oe_register_mode = "none";
defparam \led_red_o_external_connection_export[1]~I .oe_sync_reset = "none";
defparam \led_red_o_external_connection_export[1]~I .operation_mode = "output";
defparam \led_red_o_external_connection_export[1]~I .output_async_reset = "none";
defparam \led_red_o_external_connection_export[1]~I .output_power_up = "low";
defparam \led_red_o_external_connection_export[1]~I .output_register_mode = "none";
defparam \led_red_o_external_connection_export[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \led_red_o_external_connection_export[2]~I (
	.datain(\led_red_o|data_out [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(led_red_o_external_connection_export[2]));
// synopsys translate_off
defparam \led_red_o_external_connection_export[2]~I .input_async_reset = "none";
defparam \led_red_o_external_connection_export[2]~I .input_power_up = "low";
defparam \led_red_o_external_connection_export[2]~I .input_register_mode = "none";
defparam \led_red_o_external_connection_export[2]~I .input_sync_reset = "none";
defparam \led_red_o_external_connection_export[2]~I .oe_async_reset = "none";
defparam \led_red_o_external_connection_export[2]~I .oe_power_up = "low";
defparam \led_red_o_external_connection_export[2]~I .oe_register_mode = "none";
defparam \led_red_o_external_connection_export[2]~I .oe_sync_reset = "none";
defparam \led_red_o_external_connection_export[2]~I .operation_mode = "output";
defparam \led_red_o_external_connection_export[2]~I .output_async_reset = "none";
defparam \led_red_o_external_connection_export[2]~I .output_power_up = "low";
defparam \led_red_o_external_connection_export[2]~I .output_register_mode = "none";
defparam \led_red_o_external_connection_export[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \led_red_o_external_connection_export[3]~I (
	.datain(\led_red_o|data_out [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(led_red_o_external_connection_export[3]));
// synopsys translate_off
defparam \led_red_o_external_connection_export[3]~I .input_async_reset = "none";
defparam \led_red_o_external_connection_export[3]~I .input_power_up = "low";
defparam \led_red_o_external_connection_export[3]~I .input_register_mode = "none";
defparam \led_red_o_external_connection_export[3]~I .input_sync_reset = "none";
defparam \led_red_o_external_connection_export[3]~I .oe_async_reset = "none";
defparam \led_red_o_external_connection_export[3]~I .oe_power_up = "low";
defparam \led_red_o_external_connection_export[3]~I .oe_register_mode = "none";
defparam \led_red_o_external_connection_export[3]~I .oe_sync_reset = "none";
defparam \led_red_o_external_connection_export[3]~I .operation_mode = "output";
defparam \led_red_o_external_connection_export[3]~I .output_async_reset = "none";
defparam \led_red_o_external_connection_export[3]~I .output_power_up = "low";
defparam \led_red_o_external_connection_export[3]~I .output_register_mode = "none";
defparam \led_red_o_external_connection_export[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \led_red_o_external_connection_export[4]~I (
	.datain(\led_red_o|data_out [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(led_red_o_external_connection_export[4]));
// synopsys translate_off
defparam \led_red_o_external_connection_export[4]~I .input_async_reset = "none";
defparam \led_red_o_external_connection_export[4]~I .input_power_up = "low";
defparam \led_red_o_external_connection_export[4]~I .input_register_mode = "none";
defparam \led_red_o_external_connection_export[4]~I .input_sync_reset = "none";
defparam \led_red_o_external_connection_export[4]~I .oe_async_reset = "none";
defparam \led_red_o_external_connection_export[4]~I .oe_power_up = "low";
defparam \led_red_o_external_connection_export[4]~I .oe_register_mode = "none";
defparam \led_red_o_external_connection_export[4]~I .oe_sync_reset = "none";
defparam \led_red_o_external_connection_export[4]~I .operation_mode = "output";
defparam \led_red_o_external_connection_export[4]~I .output_async_reset = "none";
defparam \led_red_o_external_connection_export[4]~I .output_power_up = "low";
defparam \led_red_o_external_connection_export[4]~I .output_register_mode = "none";
defparam \led_red_o_external_connection_export[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \led_red_o_external_connection_export[5]~I (
	.datain(\led_red_o|data_out [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(led_red_o_external_connection_export[5]));
// synopsys translate_off
defparam \led_red_o_external_connection_export[5]~I .input_async_reset = "none";
defparam \led_red_o_external_connection_export[5]~I .input_power_up = "low";
defparam \led_red_o_external_connection_export[5]~I .input_register_mode = "none";
defparam \led_red_o_external_connection_export[5]~I .input_sync_reset = "none";
defparam \led_red_o_external_connection_export[5]~I .oe_async_reset = "none";
defparam \led_red_o_external_connection_export[5]~I .oe_power_up = "low";
defparam \led_red_o_external_connection_export[5]~I .oe_register_mode = "none";
defparam \led_red_o_external_connection_export[5]~I .oe_sync_reset = "none";
defparam \led_red_o_external_connection_export[5]~I .operation_mode = "output";
defparam \led_red_o_external_connection_export[5]~I .output_async_reset = "none";
defparam \led_red_o_external_connection_export[5]~I .output_power_up = "low";
defparam \led_red_o_external_connection_export[5]~I .output_register_mode = "none";
defparam \led_red_o_external_connection_export[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \led_red_o_external_connection_export[6]~I (
	.datain(\led_red_o|data_out [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(led_red_o_external_connection_export[6]));
// synopsys translate_off
defparam \led_red_o_external_connection_export[6]~I .input_async_reset = "none";
defparam \led_red_o_external_connection_export[6]~I .input_power_up = "low";
defparam \led_red_o_external_connection_export[6]~I .input_register_mode = "none";
defparam \led_red_o_external_connection_export[6]~I .input_sync_reset = "none";
defparam \led_red_o_external_connection_export[6]~I .oe_async_reset = "none";
defparam \led_red_o_external_connection_export[6]~I .oe_power_up = "low";
defparam \led_red_o_external_connection_export[6]~I .oe_register_mode = "none";
defparam \led_red_o_external_connection_export[6]~I .oe_sync_reset = "none";
defparam \led_red_o_external_connection_export[6]~I .operation_mode = "output";
defparam \led_red_o_external_connection_export[6]~I .output_async_reset = "none";
defparam \led_red_o_external_connection_export[6]~I .output_power_up = "low";
defparam \led_red_o_external_connection_export[6]~I .output_register_mode = "none";
defparam \led_red_o_external_connection_export[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \led_red_o_external_connection_export[7]~I (
	.datain(\led_red_o|data_out [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(led_red_o_external_connection_export[7]));
// synopsys translate_off
defparam \led_red_o_external_connection_export[7]~I .input_async_reset = "none";
defparam \led_red_o_external_connection_export[7]~I .input_power_up = "low";
defparam \led_red_o_external_connection_export[7]~I .input_register_mode = "none";
defparam \led_red_o_external_connection_export[7]~I .input_sync_reset = "none";
defparam \led_red_o_external_connection_export[7]~I .oe_async_reset = "none";
defparam \led_red_o_external_connection_export[7]~I .oe_power_up = "low";
defparam \led_red_o_external_connection_export[7]~I .oe_register_mode = "none";
defparam \led_red_o_external_connection_export[7]~I .oe_sync_reset = "none";
defparam \led_red_o_external_connection_export[7]~I .operation_mode = "output";
defparam \led_red_o_external_connection_export[7]~I .output_async_reset = "none";
defparam \led_red_o_external_connection_export[7]~I .output_power_up = "low";
defparam \led_red_o_external_connection_export[7]~I .output_register_mode = "none";
defparam \led_red_o_external_connection_export[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \led_red_o_external_connection_export[8]~I (
	.datain(\led_red_o|data_out [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(led_red_o_external_connection_export[8]));
// synopsys translate_off
defparam \led_red_o_external_connection_export[8]~I .input_async_reset = "none";
defparam \led_red_o_external_connection_export[8]~I .input_power_up = "low";
defparam \led_red_o_external_connection_export[8]~I .input_register_mode = "none";
defparam \led_red_o_external_connection_export[8]~I .input_sync_reset = "none";
defparam \led_red_o_external_connection_export[8]~I .oe_async_reset = "none";
defparam \led_red_o_external_connection_export[8]~I .oe_power_up = "low";
defparam \led_red_o_external_connection_export[8]~I .oe_register_mode = "none";
defparam \led_red_o_external_connection_export[8]~I .oe_sync_reset = "none";
defparam \led_red_o_external_connection_export[8]~I .operation_mode = "output";
defparam \led_red_o_external_connection_export[8]~I .output_async_reset = "none";
defparam \led_red_o_external_connection_export[8]~I .output_power_up = "low";
defparam \led_red_o_external_connection_export[8]~I .output_register_mode = "none";
defparam \led_red_o_external_connection_export[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \led_red_o_external_connection_export[9]~I (
	.datain(\led_red_o|data_out [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(led_red_o_external_connection_export[9]));
// synopsys translate_off
defparam \led_red_o_external_connection_export[9]~I .input_async_reset = "none";
defparam \led_red_o_external_connection_export[9]~I .input_power_up = "low";
defparam \led_red_o_external_connection_export[9]~I .input_register_mode = "none";
defparam \led_red_o_external_connection_export[9]~I .input_sync_reset = "none";
defparam \led_red_o_external_connection_export[9]~I .oe_async_reset = "none";
defparam \led_red_o_external_connection_export[9]~I .oe_power_up = "low";
defparam \led_red_o_external_connection_export[9]~I .oe_register_mode = "none";
defparam \led_red_o_external_connection_export[9]~I .oe_sync_reset = "none";
defparam \led_red_o_external_connection_export[9]~I .operation_mode = "output";
defparam \led_red_o_external_connection_export[9]~I .output_async_reset = "none";
defparam \led_red_o_external_connection_export[9]~I .output_power_up = "low";
defparam \led_red_o_external_connection_export[9]~I .output_register_mode = "none";
defparam \led_red_o_external_connection_export[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \led_red_o_external_connection_export[10]~I (
	.datain(\led_red_o|data_out [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(led_red_o_external_connection_export[10]));
// synopsys translate_off
defparam \led_red_o_external_connection_export[10]~I .input_async_reset = "none";
defparam \led_red_o_external_connection_export[10]~I .input_power_up = "low";
defparam \led_red_o_external_connection_export[10]~I .input_register_mode = "none";
defparam \led_red_o_external_connection_export[10]~I .input_sync_reset = "none";
defparam \led_red_o_external_connection_export[10]~I .oe_async_reset = "none";
defparam \led_red_o_external_connection_export[10]~I .oe_power_up = "low";
defparam \led_red_o_external_connection_export[10]~I .oe_register_mode = "none";
defparam \led_red_o_external_connection_export[10]~I .oe_sync_reset = "none";
defparam \led_red_o_external_connection_export[10]~I .operation_mode = "output";
defparam \led_red_o_external_connection_export[10]~I .output_async_reset = "none";
defparam \led_red_o_external_connection_export[10]~I .output_power_up = "low";
defparam \led_red_o_external_connection_export[10]~I .output_register_mode = "none";
defparam \led_red_o_external_connection_export[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \led_red_o_external_connection_export[11]~I (
	.datain(\led_red_o|data_out [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(led_red_o_external_connection_export[11]));
// synopsys translate_off
defparam \led_red_o_external_connection_export[11]~I .input_async_reset = "none";
defparam \led_red_o_external_connection_export[11]~I .input_power_up = "low";
defparam \led_red_o_external_connection_export[11]~I .input_register_mode = "none";
defparam \led_red_o_external_connection_export[11]~I .input_sync_reset = "none";
defparam \led_red_o_external_connection_export[11]~I .oe_async_reset = "none";
defparam \led_red_o_external_connection_export[11]~I .oe_power_up = "low";
defparam \led_red_o_external_connection_export[11]~I .oe_register_mode = "none";
defparam \led_red_o_external_connection_export[11]~I .oe_sync_reset = "none";
defparam \led_red_o_external_connection_export[11]~I .operation_mode = "output";
defparam \led_red_o_external_connection_export[11]~I .output_async_reset = "none";
defparam \led_red_o_external_connection_export[11]~I .output_power_up = "low";
defparam \led_red_o_external_connection_export[11]~I .output_register_mode = "none";
defparam \led_red_o_external_connection_export[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \led_red_o_external_connection_export[12]~I (
	.datain(\led_red_o|data_out [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(led_red_o_external_connection_export[12]));
// synopsys translate_off
defparam \led_red_o_external_connection_export[12]~I .input_async_reset = "none";
defparam \led_red_o_external_connection_export[12]~I .input_power_up = "low";
defparam \led_red_o_external_connection_export[12]~I .input_register_mode = "none";
defparam \led_red_o_external_connection_export[12]~I .input_sync_reset = "none";
defparam \led_red_o_external_connection_export[12]~I .oe_async_reset = "none";
defparam \led_red_o_external_connection_export[12]~I .oe_power_up = "low";
defparam \led_red_o_external_connection_export[12]~I .oe_register_mode = "none";
defparam \led_red_o_external_connection_export[12]~I .oe_sync_reset = "none";
defparam \led_red_o_external_connection_export[12]~I .operation_mode = "output";
defparam \led_red_o_external_connection_export[12]~I .output_async_reset = "none";
defparam \led_red_o_external_connection_export[12]~I .output_power_up = "low";
defparam \led_red_o_external_connection_export[12]~I .output_register_mode = "none";
defparam \led_red_o_external_connection_export[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \led_red_o_external_connection_export[13]~I (
	.datain(\led_red_o|data_out [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(led_red_o_external_connection_export[13]));
// synopsys translate_off
defparam \led_red_o_external_connection_export[13]~I .input_async_reset = "none";
defparam \led_red_o_external_connection_export[13]~I .input_power_up = "low";
defparam \led_red_o_external_connection_export[13]~I .input_register_mode = "none";
defparam \led_red_o_external_connection_export[13]~I .input_sync_reset = "none";
defparam \led_red_o_external_connection_export[13]~I .oe_async_reset = "none";
defparam \led_red_o_external_connection_export[13]~I .oe_power_up = "low";
defparam \led_red_o_external_connection_export[13]~I .oe_register_mode = "none";
defparam \led_red_o_external_connection_export[13]~I .oe_sync_reset = "none";
defparam \led_red_o_external_connection_export[13]~I .operation_mode = "output";
defparam \led_red_o_external_connection_export[13]~I .output_async_reset = "none";
defparam \led_red_o_external_connection_export[13]~I .output_power_up = "low";
defparam \led_red_o_external_connection_export[13]~I .output_register_mode = "none";
defparam \led_red_o_external_connection_export[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \led_red_o_external_connection_export[14]~I (
	.datain(\led_red_o|data_out [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(led_red_o_external_connection_export[14]));
// synopsys translate_off
defparam \led_red_o_external_connection_export[14]~I .input_async_reset = "none";
defparam \led_red_o_external_connection_export[14]~I .input_power_up = "low";
defparam \led_red_o_external_connection_export[14]~I .input_register_mode = "none";
defparam \led_red_o_external_connection_export[14]~I .input_sync_reset = "none";
defparam \led_red_o_external_connection_export[14]~I .oe_async_reset = "none";
defparam \led_red_o_external_connection_export[14]~I .oe_power_up = "low";
defparam \led_red_o_external_connection_export[14]~I .oe_register_mode = "none";
defparam \led_red_o_external_connection_export[14]~I .oe_sync_reset = "none";
defparam \led_red_o_external_connection_export[14]~I .operation_mode = "output";
defparam \led_red_o_external_connection_export[14]~I .output_async_reset = "none";
defparam \led_red_o_external_connection_export[14]~I .output_power_up = "low";
defparam \led_red_o_external_connection_export[14]~I .output_register_mode = "none";
defparam \led_red_o_external_connection_export[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \led_red_o_external_connection_export[15]~I (
	.datain(\led_red_o|data_out [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(led_red_o_external_connection_export[15]));
// synopsys translate_off
defparam \led_red_o_external_connection_export[15]~I .input_async_reset = "none";
defparam \led_red_o_external_connection_export[15]~I .input_power_up = "low";
defparam \led_red_o_external_connection_export[15]~I .input_register_mode = "none";
defparam \led_red_o_external_connection_export[15]~I .input_sync_reset = "none";
defparam \led_red_o_external_connection_export[15]~I .oe_async_reset = "none";
defparam \led_red_o_external_connection_export[15]~I .oe_power_up = "low";
defparam \led_red_o_external_connection_export[15]~I .oe_register_mode = "none";
defparam \led_red_o_external_connection_export[15]~I .oe_sync_reset = "none";
defparam \led_red_o_external_connection_export[15]~I .operation_mode = "output";
defparam \led_red_o_external_connection_export[15]~I .output_async_reset = "none";
defparam \led_red_o_external_connection_export[15]~I .output_power_up = "low";
defparam \led_red_o_external_connection_export[15]~I .output_register_mode = "none";
defparam \led_red_o_external_connection_export[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \led_red_o_external_connection_export[16]~I (
	.datain(\led_red_o|data_out [16]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(led_red_o_external_connection_export[16]));
// synopsys translate_off
defparam \led_red_o_external_connection_export[16]~I .input_async_reset = "none";
defparam \led_red_o_external_connection_export[16]~I .input_power_up = "low";
defparam \led_red_o_external_connection_export[16]~I .input_register_mode = "none";
defparam \led_red_o_external_connection_export[16]~I .input_sync_reset = "none";
defparam \led_red_o_external_connection_export[16]~I .oe_async_reset = "none";
defparam \led_red_o_external_connection_export[16]~I .oe_power_up = "low";
defparam \led_red_o_external_connection_export[16]~I .oe_register_mode = "none";
defparam \led_red_o_external_connection_export[16]~I .oe_sync_reset = "none";
defparam \led_red_o_external_connection_export[16]~I .operation_mode = "output";
defparam \led_red_o_external_connection_export[16]~I .output_async_reset = "none";
defparam \led_red_o_external_connection_export[16]~I .output_power_up = "low";
defparam \led_red_o_external_connection_export[16]~I .output_register_mode = "none";
defparam \led_red_o_external_connection_export[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \led_red_o_external_connection_export[17]~I (
	.datain(\led_red_o|data_out [17]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(led_red_o_external_connection_export[17]));
// synopsys translate_off
defparam \led_red_o_external_connection_export[17]~I .input_async_reset = "none";
defparam \led_red_o_external_connection_export[17]~I .input_power_up = "low";
defparam \led_red_o_external_connection_export[17]~I .input_register_mode = "none";
defparam \led_red_o_external_connection_export[17]~I .input_sync_reset = "none";
defparam \led_red_o_external_connection_export[17]~I .oe_async_reset = "none";
defparam \led_red_o_external_connection_export[17]~I .oe_power_up = "low";
defparam \led_red_o_external_connection_export[17]~I .oe_register_mode = "none";
defparam \led_red_o_external_connection_export[17]~I .oe_sync_reset = "none";
defparam \led_red_o_external_connection_export[17]~I .operation_mode = "output";
defparam \led_red_o_external_connection_export[17]~I .output_async_reset = "none";
defparam \led_red_o_external_connection_export[17]~I .output_power_up = "low";
defparam \led_red_o_external_connection_export[17]~I .output_register_mode = "none";
defparam \led_red_o_external_connection_export[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \led_green_o_external_connection_export[0]~I (
	.datain(\led_green_o|data_out [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(led_green_o_external_connection_export[0]));
// synopsys translate_off
defparam \led_green_o_external_connection_export[0]~I .input_async_reset = "none";
defparam \led_green_o_external_connection_export[0]~I .input_power_up = "low";
defparam \led_green_o_external_connection_export[0]~I .input_register_mode = "none";
defparam \led_green_o_external_connection_export[0]~I .input_sync_reset = "none";
defparam \led_green_o_external_connection_export[0]~I .oe_async_reset = "none";
defparam \led_green_o_external_connection_export[0]~I .oe_power_up = "low";
defparam \led_green_o_external_connection_export[0]~I .oe_register_mode = "none";
defparam \led_green_o_external_connection_export[0]~I .oe_sync_reset = "none";
defparam \led_green_o_external_connection_export[0]~I .operation_mode = "output";
defparam \led_green_o_external_connection_export[0]~I .output_async_reset = "none";
defparam \led_green_o_external_connection_export[0]~I .output_power_up = "low";
defparam \led_green_o_external_connection_export[0]~I .output_register_mode = "none";
defparam \led_green_o_external_connection_export[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \led_green_o_external_connection_export[1]~I (
	.datain(\led_green_o|data_out [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(led_green_o_external_connection_export[1]));
// synopsys translate_off
defparam \led_green_o_external_connection_export[1]~I .input_async_reset = "none";
defparam \led_green_o_external_connection_export[1]~I .input_power_up = "low";
defparam \led_green_o_external_connection_export[1]~I .input_register_mode = "none";
defparam \led_green_o_external_connection_export[1]~I .input_sync_reset = "none";
defparam \led_green_o_external_connection_export[1]~I .oe_async_reset = "none";
defparam \led_green_o_external_connection_export[1]~I .oe_power_up = "low";
defparam \led_green_o_external_connection_export[1]~I .oe_register_mode = "none";
defparam \led_green_o_external_connection_export[1]~I .oe_sync_reset = "none";
defparam \led_green_o_external_connection_export[1]~I .operation_mode = "output";
defparam \led_green_o_external_connection_export[1]~I .output_async_reset = "none";
defparam \led_green_o_external_connection_export[1]~I .output_power_up = "low";
defparam \led_green_o_external_connection_export[1]~I .output_register_mode = "none";
defparam \led_green_o_external_connection_export[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \led_green_o_external_connection_export[2]~I (
	.datain(\led_green_o|data_out [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(led_green_o_external_connection_export[2]));
// synopsys translate_off
defparam \led_green_o_external_connection_export[2]~I .input_async_reset = "none";
defparam \led_green_o_external_connection_export[2]~I .input_power_up = "low";
defparam \led_green_o_external_connection_export[2]~I .input_register_mode = "none";
defparam \led_green_o_external_connection_export[2]~I .input_sync_reset = "none";
defparam \led_green_o_external_connection_export[2]~I .oe_async_reset = "none";
defparam \led_green_o_external_connection_export[2]~I .oe_power_up = "low";
defparam \led_green_o_external_connection_export[2]~I .oe_register_mode = "none";
defparam \led_green_o_external_connection_export[2]~I .oe_sync_reset = "none";
defparam \led_green_o_external_connection_export[2]~I .operation_mode = "output";
defparam \led_green_o_external_connection_export[2]~I .output_async_reset = "none";
defparam \led_green_o_external_connection_export[2]~I .output_power_up = "low";
defparam \led_green_o_external_connection_export[2]~I .output_register_mode = "none";
defparam \led_green_o_external_connection_export[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \led_green_o_external_connection_export[3]~I (
	.datain(\led_green_o|data_out [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(led_green_o_external_connection_export[3]));
// synopsys translate_off
defparam \led_green_o_external_connection_export[3]~I .input_async_reset = "none";
defparam \led_green_o_external_connection_export[3]~I .input_power_up = "low";
defparam \led_green_o_external_connection_export[3]~I .input_register_mode = "none";
defparam \led_green_o_external_connection_export[3]~I .input_sync_reset = "none";
defparam \led_green_o_external_connection_export[3]~I .oe_async_reset = "none";
defparam \led_green_o_external_connection_export[3]~I .oe_power_up = "low";
defparam \led_green_o_external_connection_export[3]~I .oe_register_mode = "none";
defparam \led_green_o_external_connection_export[3]~I .oe_sync_reset = "none";
defparam \led_green_o_external_connection_export[3]~I .operation_mode = "output";
defparam \led_green_o_external_connection_export[3]~I .output_async_reset = "none";
defparam \led_green_o_external_connection_export[3]~I .output_power_up = "low";
defparam \led_green_o_external_connection_export[3]~I .output_register_mode = "none";
defparam \led_green_o_external_connection_export[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \led_green_o_external_connection_export[4]~I (
	.datain(\led_green_o|data_out [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(led_green_o_external_connection_export[4]));
// synopsys translate_off
defparam \led_green_o_external_connection_export[4]~I .input_async_reset = "none";
defparam \led_green_o_external_connection_export[4]~I .input_power_up = "low";
defparam \led_green_o_external_connection_export[4]~I .input_register_mode = "none";
defparam \led_green_o_external_connection_export[4]~I .input_sync_reset = "none";
defparam \led_green_o_external_connection_export[4]~I .oe_async_reset = "none";
defparam \led_green_o_external_connection_export[4]~I .oe_power_up = "low";
defparam \led_green_o_external_connection_export[4]~I .oe_register_mode = "none";
defparam \led_green_o_external_connection_export[4]~I .oe_sync_reset = "none";
defparam \led_green_o_external_connection_export[4]~I .operation_mode = "output";
defparam \led_green_o_external_connection_export[4]~I .output_async_reset = "none";
defparam \led_green_o_external_connection_export[4]~I .output_power_up = "low";
defparam \led_green_o_external_connection_export[4]~I .output_register_mode = "none";
defparam \led_green_o_external_connection_export[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \led_green_o_external_connection_export[5]~I (
	.datain(\led_green_o|data_out [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(led_green_o_external_connection_export[5]));
// synopsys translate_off
defparam \led_green_o_external_connection_export[5]~I .input_async_reset = "none";
defparam \led_green_o_external_connection_export[5]~I .input_power_up = "low";
defparam \led_green_o_external_connection_export[5]~I .input_register_mode = "none";
defparam \led_green_o_external_connection_export[5]~I .input_sync_reset = "none";
defparam \led_green_o_external_connection_export[5]~I .oe_async_reset = "none";
defparam \led_green_o_external_connection_export[5]~I .oe_power_up = "low";
defparam \led_green_o_external_connection_export[5]~I .oe_register_mode = "none";
defparam \led_green_o_external_connection_export[5]~I .oe_sync_reset = "none";
defparam \led_green_o_external_connection_export[5]~I .operation_mode = "output";
defparam \led_green_o_external_connection_export[5]~I .output_async_reset = "none";
defparam \led_green_o_external_connection_export[5]~I .output_power_up = "low";
defparam \led_green_o_external_connection_export[5]~I .output_register_mode = "none";
defparam \led_green_o_external_connection_export[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \led_green_o_external_connection_export[6]~I (
	.datain(\led_green_o|data_out [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(led_green_o_external_connection_export[6]));
// synopsys translate_off
defparam \led_green_o_external_connection_export[6]~I .input_async_reset = "none";
defparam \led_green_o_external_connection_export[6]~I .input_power_up = "low";
defparam \led_green_o_external_connection_export[6]~I .input_register_mode = "none";
defparam \led_green_o_external_connection_export[6]~I .input_sync_reset = "none";
defparam \led_green_o_external_connection_export[6]~I .oe_async_reset = "none";
defparam \led_green_o_external_connection_export[6]~I .oe_power_up = "low";
defparam \led_green_o_external_connection_export[6]~I .oe_register_mode = "none";
defparam \led_green_o_external_connection_export[6]~I .oe_sync_reset = "none";
defparam \led_green_o_external_connection_export[6]~I .operation_mode = "output";
defparam \led_green_o_external_connection_export[6]~I .output_async_reset = "none";
defparam \led_green_o_external_connection_export[6]~I .output_power_up = "low";
defparam \led_green_o_external_connection_export[6]~I .output_register_mode = "none";
defparam \led_green_o_external_connection_export[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \led_green_o_external_connection_export[7]~I (
	.datain(\led_green_o|data_out [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(led_green_o_external_connection_export[7]));
// synopsys translate_off
defparam \led_green_o_external_connection_export[7]~I .input_async_reset = "none";
defparam \led_green_o_external_connection_export[7]~I .input_power_up = "low";
defparam \led_green_o_external_connection_export[7]~I .input_register_mode = "none";
defparam \led_green_o_external_connection_export[7]~I .input_sync_reset = "none";
defparam \led_green_o_external_connection_export[7]~I .oe_async_reset = "none";
defparam \led_green_o_external_connection_export[7]~I .oe_power_up = "low";
defparam \led_green_o_external_connection_export[7]~I .oe_register_mode = "none";
defparam \led_green_o_external_connection_export[7]~I .oe_sync_reset = "none";
defparam \led_green_o_external_connection_export[7]~I .operation_mode = "output";
defparam \led_green_o_external_connection_export[7]~I .output_async_reset = "none";
defparam \led_green_o_external_connection_export[7]~I .output_power_up = "low";
defparam \led_green_o_external_connection_export[7]~I .output_register_mode = "none";
defparam \led_green_o_external_connection_export[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \led_green_o_external_connection_export[8]~I (
	.datain(\led_green_o|data_out [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(led_green_o_external_connection_export[8]));
// synopsys translate_off
defparam \led_green_o_external_connection_export[8]~I .input_async_reset = "none";
defparam \led_green_o_external_connection_export[8]~I .input_power_up = "low";
defparam \led_green_o_external_connection_export[8]~I .input_register_mode = "none";
defparam \led_green_o_external_connection_export[8]~I .input_sync_reset = "none";
defparam \led_green_o_external_connection_export[8]~I .oe_async_reset = "none";
defparam \led_green_o_external_connection_export[8]~I .oe_power_up = "low";
defparam \led_green_o_external_connection_export[8]~I .oe_register_mode = "none";
defparam \led_green_o_external_connection_export[8]~I .oe_sync_reset = "none";
defparam \led_green_o_external_connection_export[8]~I .operation_mode = "output";
defparam \led_green_o_external_connection_export[8]~I .output_async_reset = "none";
defparam \led_green_o_external_connection_export[8]~I .output_power_up = "low";
defparam \led_green_o_external_connection_export[8]~I .output_register_mode = "none";
defparam \led_green_o_external_connection_export[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \sram_0_external_interface_ADDR[0]~I (
	.datain(\sram_0|SRAM_ADDR [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sram_0_external_interface_ADDR[0]));
// synopsys translate_off
defparam \sram_0_external_interface_ADDR[0]~I .input_async_reset = "none";
defparam \sram_0_external_interface_ADDR[0]~I .input_power_up = "low";
defparam \sram_0_external_interface_ADDR[0]~I .input_register_mode = "none";
defparam \sram_0_external_interface_ADDR[0]~I .input_sync_reset = "none";
defparam \sram_0_external_interface_ADDR[0]~I .oe_async_reset = "none";
defparam \sram_0_external_interface_ADDR[0]~I .oe_power_up = "low";
defparam \sram_0_external_interface_ADDR[0]~I .oe_register_mode = "none";
defparam \sram_0_external_interface_ADDR[0]~I .oe_sync_reset = "none";
defparam \sram_0_external_interface_ADDR[0]~I .operation_mode = "output";
defparam \sram_0_external_interface_ADDR[0]~I .output_async_reset = "none";
defparam \sram_0_external_interface_ADDR[0]~I .output_power_up = "low";
defparam \sram_0_external_interface_ADDR[0]~I .output_register_mode = "none";
defparam \sram_0_external_interface_ADDR[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \sram_0_external_interface_ADDR[1]~I (
	.datain(\sram_0|SRAM_ADDR [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sram_0_external_interface_ADDR[1]));
// synopsys translate_off
defparam \sram_0_external_interface_ADDR[1]~I .input_async_reset = "none";
defparam \sram_0_external_interface_ADDR[1]~I .input_power_up = "low";
defparam \sram_0_external_interface_ADDR[1]~I .input_register_mode = "none";
defparam \sram_0_external_interface_ADDR[1]~I .input_sync_reset = "none";
defparam \sram_0_external_interface_ADDR[1]~I .oe_async_reset = "none";
defparam \sram_0_external_interface_ADDR[1]~I .oe_power_up = "low";
defparam \sram_0_external_interface_ADDR[1]~I .oe_register_mode = "none";
defparam \sram_0_external_interface_ADDR[1]~I .oe_sync_reset = "none";
defparam \sram_0_external_interface_ADDR[1]~I .operation_mode = "output";
defparam \sram_0_external_interface_ADDR[1]~I .output_async_reset = "none";
defparam \sram_0_external_interface_ADDR[1]~I .output_power_up = "low";
defparam \sram_0_external_interface_ADDR[1]~I .output_register_mode = "none";
defparam \sram_0_external_interface_ADDR[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \sram_0_external_interface_ADDR[2]~I (
	.datain(\sram_0|SRAM_ADDR [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sram_0_external_interface_ADDR[2]));
// synopsys translate_off
defparam \sram_0_external_interface_ADDR[2]~I .input_async_reset = "none";
defparam \sram_0_external_interface_ADDR[2]~I .input_power_up = "low";
defparam \sram_0_external_interface_ADDR[2]~I .input_register_mode = "none";
defparam \sram_0_external_interface_ADDR[2]~I .input_sync_reset = "none";
defparam \sram_0_external_interface_ADDR[2]~I .oe_async_reset = "none";
defparam \sram_0_external_interface_ADDR[2]~I .oe_power_up = "low";
defparam \sram_0_external_interface_ADDR[2]~I .oe_register_mode = "none";
defparam \sram_0_external_interface_ADDR[2]~I .oe_sync_reset = "none";
defparam \sram_0_external_interface_ADDR[2]~I .operation_mode = "output";
defparam \sram_0_external_interface_ADDR[2]~I .output_async_reset = "none";
defparam \sram_0_external_interface_ADDR[2]~I .output_power_up = "low";
defparam \sram_0_external_interface_ADDR[2]~I .output_register_mode = "none";
defparam \sram_0_external_interface_ADDR[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \sram_0_external_interface_ADDR[3]~I (
	.datain(\sram_0|SRAM_ADDR [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sram_0_external_interface_ADDR[3]));
// synopsys translate_off
defparam \sram_0_external_interface_ADDR[3]~I .input_async_reset = "none";
defparam \sram_0_external_interface_ADDR[3]~I .input_power_up = "low";
defparam \sram_0_external_interface_ADDR[3]~I .input_register_mode = "none";
defparam \sram_0_external_interface_ADDR[3]~I .input_sync_reset = "none";
defparam \sram_0_external_interface_ADDR[3]~I .oe_async_reset = "none";
defparam \sram_0_external_interface_ADDR[3]~I .oe_power_up = "low";
defparam \sram_0_external_interface_ADDR[3]~I .oe_register_mode = "none";
defparam \sram_0_external_interface_ADDR[3]~I .oe_sync_reset = "none";
defparam \sram_0_external_interface_ADDR[3]~I .operation_mode = "output";
defparam \sram_0_external_interface_ADDR[3]~I .output_async_reset = "none";
defparam \sram_0_external_interface_ADDR[3]~I .output_power_up = "low";
defparam \sram_0_external_interface_ADDR[3]~I .output_register_mode = "none";
defparam \sram_0_external_interface_ADDR[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \sram_0_external_interface_ADDR[4]~I (
	.datain(\sram_0|SRAM_ADDR [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sram_0_external_interface_ADDR[4]));
// synopsys translate_off
defparam \sram_0_external_interface_ADDR[4]~I .input_async_reset = "none";
defparam \sram_0_external_interface_ADDR[4]~I .input_power_up = "low";
defparam \sram_0_external_interface_ADDR[4]~I .input_register_mode = "none";
defparam \sram_0_external_interface_ADDR[4]~I .input_sync_reset = "none";
defparam \sram_0_external_interface_ADDR[4]~I .oe_async_reset = "none";
defparam \sram_0_external_interface_ADDR[4]~I .oe_power_up = "low";
defparam \sram_0_external_interface_ADDR[4]~I .oe_register_mode = "none";
defparam \sram_0_external_interface_ADDR[4]~I .oe_sync_reset = "none";
defparam \sram_0_external_interface_ADDR[4]~I .operation_mode = "output";
defparam \sram_0_external_interface_ADDR[4]~I .output_async_reset = "none";
defparam \sram_0_external_interface_ADDR[4]~I .output_power_up = "low";
defparam \sram_0_external_interface_ADDR[4]~I .output_register_mode = "none";
defparam \sram_0_external_interface_ADDR[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \sram_0_external_interface_ADDR[5]~I (
	.datain(\sram_0|SRAM_ADDR [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sram_0_external_interface_ADDR[5]));
// synopsys translate_off
defparam \sram_0_external_interface_ADDR[5]~I .input_async_reset = "none";
defparam \sram_0_external_interface_ADDR[5]~I .input_power_up = "low";
defparam \sram_0_external_interface_ADDR[5]~I .input_register_mode = "none";
defparam \sram_0_external_interface_ADDR[5]~I .input_sync_reset = "none";
defparam \sram_0_external_interface_ADDR[5]~I .oe_async_reset = "none";
defparam \sram_0_external_interface_ADDR[5]~I .oe_power_up = "low";
defparam \sram_0_external_interface_ADDR[5]~I .oe_register_mode = "none";
defparam \sram_0_external_interface_ADDR[5]~I .oe_sync_reset = "none";
defparam \sram_0_external_interface_ADDR[5]~I .operation_mode = "output";
defparam \sram_0_external_interface_ADDR[5]~I .output_async_reset = "none";
defparam \sram_0_external_interface_ADDR[5]~I .output_power_up = "low";
defparam \sram_0_external_interface_ADDR[5]~I .output_register_mode = "none";
defparam \sram_0_external_interface_ADDR[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \sram_0_external_interface_ADDR[6]~I (
	.datain(\sram_0|SRAM_ADDR [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sram_0_external_interface_ADDR[6]));
// synopsys translate_off
defparam \sram_0_external_interface_ADDR[6]~I .input_async_reset = "none";
defparam \sram_0_external_interface_ADDR[6]~I .input_power_up = "low";
defparam \sram_0_external_interface_ADDR[6]~I .input_register_mode = "none";
defparam \sram_0_external_interface_ADDR[6]~I .input_sync_reset = "none";
defparam \sram_0_external_interface_ADDR[6]~I .oe_async_reset = "none";
defparam \sram_0_external_interface_ADDR[6]~I .oe_power_up = "low";
defparam \sram_0_external_interface_ADDR[6]~I .oe_register_mode = "none";
defparam \sram_0_external_interface_ADDR[6]~I .oe_sync_reset = "none";
defparam \sram_0_external_interface_ADDR[6]~I .operation_mode = "output";
defparam \sram_0_external_interface_ADDR[6]~I .output_async_reset = "none";
defparam \sram_0_external_interface_ADDR[6]~I .output_power_up = "low";
defparam \sram_0_external_interface_ADDR[6]~I .output_register_mode = "none";
defparam \sram_0_external_interface_ADDR[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \sram_0_external_interface_ADDR[7]~I (
	.datain(\sram_0|SRAM_ADDR [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sram_0_external_interface_ADDR[7]));
// synopsys translate_off
defparam \sram_0_external_interface_ADDR[7]~I .input_async_reset = "none";
defparam \sram_0_external_interface_ADDR[7]~I .input_power_up = "low";
defparam \sram_0_external_interface_ADDR[7]~I .input_register_mode = "none";
defparam \sram_0_external_interface_ADDR[7]~I .input_sync_reset = "none";
defparam \sram_0_external_interface_ADDR[7]~I .oe_async_reset = "none";
defparam \sram_0_external_interface_ADDR[7]~I .oe_power_up = "low";
defparam \sram_0_external_interface_ADDR[7]~I .oe_register_mode = "none";
defparam \sram_0_external_interface_ADDR[7]~I .oe_sync_reset = "none";
defparam \sram_0_external_interface_ADDR[7]~I .operation_mode = "output";
defparam \sram_0_external_interface_ADDR[7]~I .output_async_reset = "none";
defparam \sram_0_external_interface_ADDR[7]~I .output_power_up = "low";
defparam \sram_0_external_interface_ADDR[7]~I .output_register_mode = "none";
defparam \sram_0_external_interface_ADDR[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \sram_0_external_interface_ADDR[8]~I (
	.datain(\sram_0|SRAM_ADDR [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sram_0_external_interface_ADDR[8]));
// synopsys translate_off
defparam \sram_0_external_interface_ADDR[8]~I .input_async_reset = "none";
defparam \sram_0_external_interface_ADDR[8]~I .input_power_up = "low";
defparam \sram_0_external_interface_ADDR[8]~I .input_register_mode = "none";
defparam \sram_0_external_interface_ADDR[8]~I .input_sync_reset = "none";
defparam \sram_0_external_interface_ADDR[8]~I .oe_async_reset = "none";
defparam \sram_0_external_interface_ADDR[8]~I .oe_power_up = "low";
defparam \sram_0_external_interface_ADDR[8]~I .oe_register_mode = "none";
defparam \sram_0_external_interface_ADDR[8]~I .oe_sync_reset = "none";
defparam \sram_0_external_interface_ADDR[8]~I .operation_mode = "output";
defparam \sram_0_external_interface_ADDR[8]~I .output_async_reset = "none";
defparam \sram_0_external_interface_ADDR[8]~I .output_power_up = "low";
defparam \sram_0_external_interface_ADDR[8]~I .output_register_mode = "none";
defparam \sram_0_external_interface_ADDR[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \sram_0_external_interface_ADDR[9]~I (
	.datain(\sram_0|SRAM_ADDR [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sram_0_external_interface_ADDR[9]));
// synopsys translate_off
defparam \sram_0_external_interface_ADDR[9]~I .input_async_reset = "none";
defparam \sram_0_external_interface_ADDR[9]~I .input_power_up = "low";
defparam \sram_0_external_interface_ADDR[9]~I .input_register_mode = "none";
defparam \sram_0_external_interface_ADDR[9]~I .input_sync_reset = "none";
defparam \sram_0_external_interface_ADDR[9]~I .oe_async_reset = "none";
defparam \sram_0_external_interface_ADDR[9]~I .oe_power_up = "low";
defparam \sram_0_external_interface_ADDR[9]~I .oe_register_mode = "none";
defparam \sram_0_external_interface_ADDR[9]~I .oe_sync_reset = "none";
defparam \sram_0_external_interface_ADDR[9]~I .operation_mode = "output";
defparam \sram_0_external_interface_ADDR[9]~I .output_async_reset = "none";
defparam \sram_0_external_interface_ADDR[9]~I .output_power_up = "low";
defparam \sram_0_external_interface_ADDR[9]~I .output_register_mode = "none";
defparam \sram_0_external_interface_ADDR[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \sram_0_external_interface_ADDR[10]~I (
	.datain(\sram_0|SRAM_ADDR [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sram_0_external_interface_ADDR[10]));
// synopsys translate_off
defparam \sram_0_external_interface_ADDR[10]~I .input_async_reset = "none";
defparam \sram_0_external_interface_ADDR[10]~I .input_power_up = "low";
defparam \sram_0_external_interface_ADDR[10]~I .input_register_mode = "none";
defparam \sram_0_external_interface_ADDR[10]~I .input_sync_reset = "none";
defparam \sram_0_external_interface_ADDR[10]~I .oe_async_reset = "none";
defparam \sram_0_external_interface_ADDR[10]~I .oe_power_up = "low";
defparam \sram_0_external_interface_ADDR[10]~I .oe_register_mode = "none";
defparam \sram_0_external_interface_ADDR[10]~I .oe_sync_reset = "none";
defparam \sram_0_external_interface_ADDR[10]~I .operation_mode = "output";
defparam \sram_0_external_interface_ADDR[10]~I .output_async_reset = "none";
defparam \sram_0_external_interface_ADDR[10]~I .output_power_up = "low";
defparam \sram_0_external_interface_ADDR[10]~I .output_register_mode = "none";
defparam \sram_0_external_interface_ADDR[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \sram_0_external_interface_ADDR[11]~I (
	.datain(\sram_0|SRAM_ADDR [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sram_0_external_interface_ADDR[11]));
// synopsys translate_off
defparam \sram_0_external_interface_ADDR[11]~I .input_async_reset = "none";
defparam \sram_0_external_interface_ADDR[11]~I .input_power_up = "low";
defparam \sram_0_external_interface_ADDR[11]~I .input_register_mode = "none";
defparam \sram_0_external_interface_ADDR[11]~I .input_sync_reset = "none";
defparam \sram_0_external_interface_ADDR[11]~I .oe_async_reset = "none";
defparam \sram_0_external_interface_ADDR[11]~I .oe_power_up = "low";
defparam \sram_0_external_interface_ADDR[11]~I .oe_register_mode = "none";
defparam \sram_0_external_interface_ADDR[11]~I .oe_sync_reset = "none";
defparam \sram_0_external_interface_ADDR[11]~I .operation_mode = "output";
defparam \sram_0_external_interface_ADDR[11]~I .output_async_reset = "none";
defparam \sram_0_external_interface_ADDR[11]~I .output_power_up = "low";
defparam \sram_0_external_interface_ADDR[11]~I .output_register_mode = "none";
defparam \sram_0_external_interface_ADDR[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \sram_0_external_interface_ADDR[12]~I (
	.datain(\sram_0|SRAM_ADDR [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sram_0_external_interface_ADDR[12]));
// synopsys translate_off
defparam \sram_0_external_interface_ADDR[12]~I .input_async_reset = "none";
defparam \sram_0_external_interface_ADDR[12]~I .input_power_up = "low";
defparam \sram_0_external_interface_ADDR[12]~I .input_register_mode = "none";
defparam \sram_0_external_interface_ADDR[12]~I .input_sync_reset = "none";
defparam \sram_0_external_interface_ADDR[12]~I .oe_async_reset = "none";
defparam \sram_0_external_interface_ADDR[12]~I .oe_power_up = "low";
defparam \sram_0_external_interface_ADDR[12]~I .oe_register_mode = "none";
defparam \sram_0_external_interface_ADDR[12]~I .oe_sync_reset = "none";
defparam \sram_0_external_interface_ADDR[12]~I .operation_mode = "output";
defparam \sram_0_external_interface_ADDR[12]~I .output_async_reset = "none";
defparam \sram_0_external_interface_ADDR[12]~I .output_power_up = "low";
defparam \sram_0_external_interface_ADDR[12]~I .output_register_mode = "none";
defparam \sram_0_external_interface_ADDR[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \sram_0_external_interface_ADDR[13]~I (
	.datain(\sram_0|SRAM_ADDR [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sram_0_external_interface_ADDR[13]));
// synopsys translate_off
defparam \sram_0_external_interface_ADDR[13]~I .input_async_reset = "none";
defparam \sram_0_external_interface_ADDR[13]~I .input_power_up = "low";
defparam \sram_0_external_interface_ADDR[13]~I .input_register_mode = "none";
defparam \sram_0_external_interface_ADDR[13]~I .input_sync_reset = "none";
defparam \sram_0_external_interface_ADDR[13]~I .oe_async_reset = "none";
defparam \sram_0_external_interface_ADDR[13]~I .oe_power_up = "low";
defparam \sram_0_external_interface_ADDR[13]~I .oe_register_mode = "none";
defparam \sram_0_external_interface_ADDR[13]~I .oe_sync_reset = "none";
defparam \sram_0_external_interface_ADDR[13]~I .operation_mode = "output";
defparam \sram_0_external_interface_ADDR[13]~I .output_async_reset = "none";
defparam \sram_0_external_interface_ADDR[13]~I .output_power_up = "low";
defparam \sram_0_external_interface_ADDR[13]~I .output_register_mode = "none";
defparam \sram_0_external_interface_ADDR[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \sram_0_external_interface_ADDR[14]~I (
	.datain(\sram_0|SRAM_ADDR [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sram_0_external_interface_ADDR[14]));
// synopsys translate_off
defparam \sram_0_external_interface_ADDR[14]~I .input_async_reset = "none";
defparam \sram_0_external_interface_ADDR[14]~I .input_power_up = "low";
defparam \sram_0_external_interface_ADDR[14]~I .input_register_mode = "none";
defparam \sram_0_external_interface_ADDR[14]~I .input_sync_reset = "none";
defparam \sram_0_external_interface_ADDR[14]~I .oe_async_reset = "none";
defparam \sram_0_external_interface_ADDR[14]~I .oe_power_up = "low";
defparam \sram_0_external_interface_ADDR[14]~I .oe_register_mode = "none";
defparam \sram_0_external_interface_ADDR[14]~I .oe_sync_reset = "none";
defparam \sram_0_external_interface_ADDR[14]~I .operation_mode = "output";
defparam \sram_0_external_interface_ADDR[14]~I .output_async_reset = "none";
defparam \sram_0_external_interface_ADDR[14]~I .output_power_up = "low";
defparam \sram_0_external_interface_ADDR[14]~I .output_register_mode = "none";
defparam \sram_0_external_interface_ADDR[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \sram_0_external_interface_ADDR[15]~I (
	.datain(\sram_0|SRAM_ADDR [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sram_0_external_interface_ADDR[15]));
// synopsys translate_off
defparam \sram_0_external_interface_ADDR[15]~I .input_async_reset = "none";
defparam \sram_0_external_interface_ADDR[15]~I .input_power_up = "low";
defparam \sram_0_external_interface_ADDR[15]~I .input_register_mode = "none";
defparam \sram_0_external_interface_ADDR[15]~I .input_sync_reset = "none";
defparam \sram_0_external_interface_ADDR[15]~I .oe_async_reset = "none";
defparam \sram_0_external_interface_ADDR[15]~I .oe_power_up = "low";
defparam \sram_0_external_interface_ADDR[15]~I .oe_register_mode = "none";
defparam \sram_0_external_interface_ADDR[15]~I .oe_sync_reset = "none";
defparam \sram_0_external_interface_ADDR[15]~I .operation_mode = "output";
defparam \sram_0_external_interface_ADDR[15]~I .output_async_reset = "none";
defparam \sram_0_external_interface_ADDR[15]~I .output_power_up = "low";
defparam \sram_0_external_interface_ADDR[15]~I .output_register_mode = "none";
defparam \sram_0_external_interface_ADDR[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \sram_0_external_interface_ADDR[16]~I (
	.datain(\sram_0|SRAM_ADDR [16]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sram_0_external_interface_ADDR[16]));
// synopsys translate_off
defparam \sram_0_external_interface_ADDR[16]~I .input_async_reset = "none";
defparam \sram_0_external_interface_ADDR[16]~I .input_power_up = "low";
defparam \sram_0_external_interface_ADDR[16]~I .input_register_mode = "none";
defparam \sram_0_external_interface_ADDR[16]~I .input_sync_reset = "none";
defparam \sram_0_external_interface_ADDR[16]~I .oe_async_reset = "none";
defparam \sram_0_external_interface_ADDR[16]~I .oe_power_up = "low";
defparam \sram_0_external_interface_ADDR[16]~I .oe_register_mode = "none";
defparam \sram_0_external_interface_ADDR[16]~I .oe_sync_reset = "none";
defparam \sram_0_external_interface_ADDR[16]~I .operation_mode = "output";
defparam \sram_0_external_interface_ADDR[16]~I .output_async_reset = "none";
defparam \sram_0_external_interface_ADDR[16]~I .output_power_up = "low";
defparam \sram_0_external_interface_ADDR[16]~I .output_register_mode = "none";
defparam \sram_0_external_interface_ADDR[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \sram_0_external_interface_ADDR[17]~I (
	.datain(\sram_0|SRAM_ADDR [17]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sram_0_external_interface_ADDR[17]));
// synopsys translate_off
defparam \sram_0_external_interface_ADDR[17]~I .input_async_reset = "none";
defparam \sram_0_external_interface_ADDR[17]~I .input_power_up = "low";
defparam \sram_0_external_interface_ADDR[17]~I .input_register_mode = "none";
defparam \sram_0_external_interface_ADDR[17]~I .input_sync_reset = "none";
defparam \sram_0_external_interface_ADDR[17]~I .oe_async_reset = "none";
defparam \sram_0_external_interface_ADDR[17]~I .oe_power_up = "low";
defparam \sram_0_external_interface_ADDR[17]~I .oe_register_mode = "none";
defparam \sram_0_external_interface_ADDR[17]~I .oe_sync_reset = "none";
defparam \sram_0_external_interface_ADDR[17]~I .operation_mode = "output";
defparam \sram_0_external_interface_ADDR[17]~I .output_async_reset = "none";
defparam \sram_0_external_interface_ADDR[17]~I .output_power_up = "low";
defparam \sram_0_external_interface_ADDR[17]~I .output_register_mode = "none";
defparam \sram_0_external_interface_ADDR[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \sram_0_external_interface_LB_N~I (
	.datain(\sram_0|SRAM_LB_N~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sram_0_external_interface_LB_N));
// synopsys translate_off
defparam \sram_0_external_interface_LB_N~I .input_async_reset = "none";
defparam \sram_0_external_interface_LB_N~I .input_power_up = "low";
defparam \sram_0_external_interface_LB_N~I .input_register_mode = "none";
defparam \sram_0_external_interface_LB_N~I .input_sync_reset = "none";
defparam \sram_0_external_interface_LB_N~I .oe_async_reset = "none";
defparam \sram_0_external_interface_LB_N~I .oe_power_up = "low";
defparam \sram_0_external_interface_LB_N~I .oe_register_mode = "none";
defparam \sram_0_external_interface_LB_N~I .oe_sync_reset = "none";
defparam \sram_0_external_interface_LB_N~I .operation_mode = "output";
defparam \sram_0_external_interface_LB_N~I .output_async_reset = "none";
defparam \sram_0_external_interface_LB_N~I .output_power_up = "low";
defparam \sram_0_external_interface_LB_N~I .output_register_mode = "none";
defparam \sram_0_external_interface_LB_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \sram_0_external_interface_UB_N~I (
	.datain(\sram_0|SRAM_UB_N~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sram_0_external_interface_UB_N));
// synopsys translate_off
defparam \sram_0_external_interface_UB_N~I .input_async_reset = "none";
defparam \sram_0_external_interface_UB_N~I .input_power_up = "low";
defparam \sram_0_external_interface_UB_N~I .input_register_mode = "none";
defparam \sram_0_external_interface_UB_N~I .input_sync_reset = "none";
defparam \sram_0_external_interface_UB_N~I .oe_async_reset = "none";
defparam \sram_0_external_interface_UB_N~I .oe_power_up = "low";
defparam \sram_0_external_interface_UB_N~I .oe_register_mode = "none";
defparam \sram_0_external_interface_UB_N~I .oe_sync_reset = "none";
defparam \sram_0_external_interface_UB_N~I .operation_mode = "output";
defparam \sram_0_external_interface_UB_N~I .output_async_reset = "none";
defparam \sram_0_external_interface_UB_N~I .output_power_up = "low";
defparam \sram_0_external_interface_UB_N~I .output_register_mode = "none";
defparam \sram_0_external_interface_UB_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \sram_0_external_interface_CE_N~I (
	.datain(\sram_0|SRAM_CE_N~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sram_0_external_interface_CE_N));
// synopsys translate_off
defparam \sram_0_external_interface_CE_N~I .input_async_reset = "none";
defparam \sram_0_external_interface_CE_N~I .input_power_up = "low";
defparam \sram_0_external_interface_CE_N~I .input_register_mode = "none";
defparam \sram_0_external_interface_CE_N~I .input_sync_reset = "none";
defparam \sram_0_external_interface_CE_N~I .oe_async_reset = "none";
defparam \sram_0_external_interface_CE_N~I .oe_power_up = "low";
defparam \sram_0_external_interface_CE_N~I .oe_register_mode = "none";
defparam \sram_0_external_interface_CE_N~I .oe_sync_reset = "none";
defparam \sram_0_external_interface_CE_N~I .operation_mode = "output";
defparam \sram_0_external_interface_CE_N~I .output_async_reset = "none";
defparam \sram_0_external_interface_CE_N~I .output_power_up = "low";
defparam \sram_0_external_interface_CE_N~I .output_register_mode = "none";
defparam \sram_0_external_interface_CE_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \sram_0_external_interface_OE_N~I (
	.datain(\sram_0|SRAM_OE_N~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sram_0_external_interface_OE_N));
// synopsys translate_off
defparam \sram_0_external_interface_OE_N~I .input_async_reset = "none";
defparam \sram_0_external_interface_OE_N~I .input_power_up = "low";
defparam \sram_0_external_interface_OE_N~I .input_register_mode = "none";
defparam \sram_0_external_interface_OE_N~I .input_sync_reset = "none";
defparam \sram_0_external_interface_OE_N~I .oe_async_reset = "none";
defparam \sram_0_external_interface_OE_N~I .oe_power_up = "low";
defparam \sram_0_external_interface_OE_N~I .oe_register_mode = "none";
defparam \sram_0_external_interface_OE_N~I .oe_sync_reset = "none";
defparam \sram_0_external_interface_OE_N~I .operation_mode = "output";
defparam \sram_0_external_interface_OE_N~I .output_async_reset = "none";
defparam \sram_0_external_interface_OE_N~I .output_power_up = "low";
defparam \sram_0_external_interface_OE_N~I .output_register_mode = "none";
defparam \sram_0_external_interface_OE_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \sram_0_external_interface_WE_N~I (
	.datain(\sram_0|SRAM_WE_N~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sram_0_external_interface_WE_N));
// synopsys translate_off
defparam \sram_0_external_interface_WE_N~I .input_async_reset = "none";
defparam \sram_0_external_interface_WE_N~I .input_power_up = "low";
defparam \sram_0_external_interface_WE_N~I .input_register_mode = "none";
defparam \sram_0_external_interface_WE_N~I .input_sync_reset = "none";
defparam \sram_0_external_interface_WE_N~I .oe_async_reset = "none";
defparam \sram_0_external_interface_WE_N~I .oe_power_up = "low";
defparam \sram_0_external_interface_WE_N~I .oe_register_mode = "none";
defparam \sram_0_external_interface_WE_N~I .oe_sync_reset = "none";
defparam \sram_0_external_interface_WE_N~I .operation_mode = "output";
defparam \sram_0_external_interface_WE_N~I .output_async_reset = "none";
defparam \sram_0_external_interface_WE_N~I .output_power_up = "low";
defparam \sram_0_external_interface_WE_N~I .output_register_mode = "none";
defparam \sram_0_external_interface_WE_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \altera_reserved_tdo~I (
	.datain(\altera_internal_jtag~TDO ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(altera_reserved_tdo));
// synopsys translate_off
defparam \altera_reserved_tdo~I .input_async_reset = "none";
defparam \altera_reserved_tdo~I .input_power_up = "low";
defparam \altera_reserved_tdo~I .input_register_mode = "none";
defparam \altera_reserved_tdo~I .input_sync_reset = "none";
defparam \altera_reserved_tdo~I .oe_async_reset = "none";
defparam \altera_reserved_tdo~I .oe_power_up = "low";
defparam \altera_reserved_tdo~I .oe_register_mode = "none";
defparam \altera_reserved_tdo~I .oe_sync_reset = "none";
defparam \altera_reserved_tdo~I .operation_mode = "output";
defparam \altera_reserved_tdo~I .output_async_reset = "none";
defparam \altera_reserved_tdo~I .output_power_up = "low";
defparam \altera_reserved_tdo~I .output_register_mode = "none";
defparam \altera_reserved_tdo~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
