|TOP
clk => clk.IN10
rst_n => rst_n.IN8
CS_N => CS_N.IN1
SPI_SCK => SPI_SCK.IN1
MOSI => MOSI.IN1
refresh => refresh.IN2
mode1 => mode1.IN1
mode2 => mode2.IN1
hyper_mode => hyper_mode.IN1
A_J => A_J.IN2
data_in[0] => data_in[0].IN3
data_in[1] => data_in[1].IN3
data_in[2] => data_in[2].IN3
data_in[3] => data_in[3].IN3
data_in[4] => data_in[4].IN3
data_in[5] => data_in[5].IN3
data_in[6] => data_in[6].IN3
data_in[7] => data_in[7].IN3
data_in[8] => data_in[8].IN3
data_in[9] => data_in[9].IN3
data_in[10] => data_in[10].IN3
data_in[11] => data_in[11].IN3
fifo_full << fifo:dcfifo_10x1024.wrfull
AD_clk << clk.DB_MAX_OUTPUT_PORT_TYPE
MISO << SPI:spi_inst.MISO
dds_o1[0] << dds:dds_1.dds_o
dds_o1[1] << dds:dds_1.dds_o
dds_o1[2] << dds:dds_1.dds_o
dds_o1[3] << dds:dds_1.dds_o
dds_o1[4] << dds:dds_1.dds_o
dds_o1[5] << dds:dds_1.dds_o
dds_o1[6] << dds:dds_1.dds_o
dds_o1[7] << dds:dds_1.dds_o
dds_o1[8] << dds:dds_1.dds_o
dds_o1[9] << dds:dds_1.dds_o
dds_o1[10] << dds:dds_1.dds_o
dds_o1[11] << dds:dds_1.dds_o
dds_o1[12] << dds:dds_1.dds_o
dds_o1[13] << dds:dds_1.dds_o
dds_o2[0] << dds:dds_2.dds_o
dds_o2[1] << dds:dds_2.dds_o
dds_o2[2] << dds:dds_2.dds_o
dds_o2[3] << dds:dds_2.dds_o
dds_o2[4] << dds:dds_2.dds_o
dds_o2[5] << dds:dds_2.dds_o
dds_o2[6] << dds:dds_2.dds_o
dds_o2[7] << dds:dds_2.dds_o
dds_o2[8] << dds:dds_2.dds_o
dds_o2[9] << dds:dds_2.dds_o
dds_o2[10] << dds:dds_2.dds_o
dds_o2[11] << dds:dds_2.dds_o
dds_o2[12] << dds:dds_2.dds_o
dds_o2[13] << dds:dds_2.dds_o
DA_clk1 << clk.DB_MAX_OUTPUT_PORT_TYPE
DA_clk2 << clk.DB_MAX_OUTPUT_PORT_TYPE
fifo_po_data[0] << fifo:dcfifo_10x1024.po_data
fifo_po_data[1] << fifo:dcfifo_10x1024.po_data
fifo_po_data[2] << fifo:dcfifo_10x1024.po_data
fifo_po_data[3] << fifo:dcfifo_10x1024.po_data
fifo_po_data[4] << fifo:dcfifo_10x1024.po_data
fifo_po_data[5] << fifo:dcfifo_10x1024.po_data
fifo_po_data[6] << fifo:dcfifo_10x1024.po_data
fifo_po_data[7] << fifo:dcfifo_10x1024.po_data
fifo_po_data[8] << fifo:dcfifo_10x1024.po_data
fifo_po_data[9] << fifo:dcfifo_10x1024.po_data
fifo_po_data[10] << fifo:dcfifo_10x1024.po_data
fifo_po_data[11] << fifo:dcfifo_10x1024.po_data
fifo_po_flag << fifo_po_flag.DB_MAX_OUTPUT_PORT_TYPE


|TOP|fifo:dcfifo_10x1024
rst_n => wrreq.PRESET
rst_n => rdreq.ACLR
clk => ~NO_FANOUT~
wrclk => wrclk.IN1
pi_data[0] => pi_data[0].IN1
pi_data[1] => pi_data[1].IN1
pi_data[2] => pi_data[2].IN1
pi_data[3] => pi_data[3].IN1
pi_data[4] => pi_data[4].IN1
pi_data[5] => pi_data[5].IN1
pi_data[6] => pi_data[6].IN1
pi_data[7] => pi_data[7].IN1
pi_data[8] => pi_data[8].IN1
pi_data[9] => pi_data[9].IN1
pi_data[10] => pi_data[10].IN1
pi_data[11] => pi_data[11].IN1
pi_flag => ~NO_FANOUT~
po_flag => rdreq.DATAIN
rdclk => rdclk.IN1
wrfull <= dcfifo_10x1024to10x1024:inst.wrfull
wrempty <= dcfifo_10x1024to10x1024:inst.wrempty
wrusedw[0] <= dcfifo_10x1024to10x1024:inst.wrusedw
wrusedw[1] <= dcfifo_10x1024to10x1024:inst.wrusedw
wrusedw[2] <= dcfifo_10x1024to10x1024:inst.wrusedw
wrusedw[3] <= dcfifo_10x1024to10x1024:inst.wrusedw
wrusedw[4] <= dcfifo_10x1024to10x1024:inst.wrusedw
wrusedw[5] <= dcfifo_10x1024to10x1024:inst.wrusedw
wrusedw[6] <= dcfifo_10x1024to10x1024:inst.wrusedw
wrusedw[7] <= dcfifo_10x1024to10x1024:inst.wrusedw
wrusedw[8] <= dcfifo_10x1024to10x1024:inst.wrusedw
wrusedw[9] <= dcfifo_10x1024to10x1024:inst.wrusedw
po_data[0] <= dcfifo_10x1024to10x1024:inst.q
po_data[1] <= dcfifo_10x1024to10x1024:inst.q
po_data[2] <= dcfifo_10x1024to10x1024:inst.q
po_data[3] <= dcfifo_10x1024to10x1024:inst.q
po_data[4] <= dcfifo_10x1024to10x1024:inst.q
po_data[5] <= dcfifo_10x1024to10x1024:inst.q
po_data[6] <= dcfifo_10x1024to10x1024:inst.q
po_data[7] <= dcfifo_10x1024to10x1024:inst.q
po_data[8] <= dcfifo_10x1024to10x1024:inst.q
po_data[9] <= dcfifo_10x1024to10x1024:inst.q
po_data[10] <= dcfifo_10x1024to10x1024:inst.q
po_data[11] <= dcfifo_10x1024to10x1024:inst.q


|TOP|fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
rdfull <= dcfifo:dcfifo_component.rdfull
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw
rdusedw[7] <= dcfifo:dcfifo_component.rdusedw
rdusedw[8] <= dcfifo:dcfifo_component.rdusedw
rdusedw[9] <= dcfifo:dcfifo_component.rdusedw
wrempty <= dcfifo:dcfifo_component.wrempty
wrfull <= dcfifo:dcfifo_component.wrfull
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw
wrusedw[7] <= dcfifo:dcfifo_component.wrusedw
wrusedw[8] <= dcfifo:dcfifo_component.wrusedw
wrusedw[9] <= dcfifo:dcfifo_component.wrusedw


|TOP|fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component
data[0] => dcfifo_mqi1:auto_generated.data[0]
data[1] => dcfifo_mqi1:auto_generated.data[1]
data[2] => dcfifo_mqi1:auto_generated.data[2]
data[3] => dcfifo_mqi1:auto_generated.data[3]
data[4] => dcfifo_mqi1:auto_generated.data[4]
data[5] => dcfifo_mqi1:auto_generated.data[5]
data[6] => dcfifo_mqi1:auto_generated.data[6]
data[7] => dcfifo_mqi1:auto_generated.data[7]
data[8] => dcfifo_mqi1:auto_generated.data[8]
data[9] => dcfifo_mqi1:auto_generated.data[9]
data[10] => dcfifo_mqi1:auto_generated.data[10]
data[11] => dcfifo_mqi1:auto_generated.data[11]
q[0] <= dcfifo_mqi1:auto_generated.q[0]
q[1] <= dcfifo_mqi1:auto_generated.q[1]
q[2] <= dcfifo_mqi1:auto_generated.q[2]
q[3] <= dcfifo_mqi1:auto_generated.q[3]
q[4] <= dcfifo_mqi1:auto_generated.q[4]
q[5] <= dcfifo_mqi1:auto_generated.q[5]
q[6] <= dcfifo_mqi1:auto_generated.q[6]
q[7] <= dcfifo_mqi1:auto_generated.q[7]
q[8] <= dcfifo_mqi1:auto_generated.q[8]
q[9] <= dcfifo_mqi1:auto_generated.q[9]
q[10] <= dcfifo_mqi1:auto_generated.q[10]
q[11] <= dcfifo_mqi1:auto_generated.q[11]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
rdclk => dcfifo_mqi1:auto_generated.rdclk
rdreq => dcfifo_mqi1:auto_generated.rdreq
wrclk => dcfifo_mqi1:auto_generated.wrclk
wrreq => dcfifo_mqi1:auto_generated.wrreq
aclr => ~NO_FANOUT~
rdempty <= dcfifo_mqi1:auto_generated.rdempty
rdfull <= dcfifo_mqi1:auto_generated.rdfull
wrempty <= dcfifo_mqi1:auto_generated.wrempty
wrfull <= dcfifo_mqi1:auto_generated.wrfull
rdusedw[0] <= dcfifo_mqi1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_mqi1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_mqi1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_mqi1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_mqi1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_mqi1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_mqi1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_mqi1:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_mqi1:auto_generated.rdusedw[8]
rdusedw[9] <= dcfifo_mqi1:auto_generated.rdusedw[9]
wrusedw[0] <= dcfifo_mqi1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_mqi1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_mqi1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_mqi1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_mqi1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_mqi1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_mqi1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_mqi1:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_mqi1:auto_generated.wrusedw[8]
wrusedw[9] <= dcfifo_mqi1:auto_generated.wrusedw[9]


|TOP|fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component|dcfifo_mqi1:auto_generated
data[0] => altsyncram_ce41:fifo_ram.data_a[0]
data[1] => altsyncram_ce41:fifo_ram.data_a[1]
data[2] => altsyncram_ce41:fifo_ram.data_a[2]
data[3] => altsyncram_ce41:fifo_ram.data_a[3]
data[4] => altsyncram_ce41:fifo_ram.data_a[4]
data[5] => altsyncram_ce41:fifo_ram.data_a[5]
data[6] => altsyncram_ce41:fifo_ram.data_a[6]
data[7] => altsyncram_ce41:fifo_ram.data_a[7]
data[8] => altsyncram_ce41:fifo_ram.data_a[8]
data[9] => altsyncram_ce41:fifo_ram.data_a[9]
data[10] => altsyncram_ce41:fifo_ram.data_a[10]
data[11] => altsyncram_ce41:fifo_ram.data_a[11]
q[0] <= altsyncram_ce41:fifo_ram.q_b[0]
q[1] <= altsyncram_ce41:fifo_ram.q_b[1]
q[2] <= altsyncram_ce41:fifo_ram.q_b[2]
q[3] <= altsyncram_ce41:fifo_ram.q_b[3]
q[4] <= altsyncram_ce41:fifo_ram.q_b[4]
q[5] <= altsyncram_ce41:fifo_ram.q_b[5]
q[6] <= altsyncram_ce41:fifo_ram.q_b[6]
q[7] <= altsyncram_ce41:fifo_ram.q_b[7]
q[8] <= altsyncram_ce41:fifo_ram.q_b[8]
q[9] <= altsyncram_ce41:fifo_ram.q_b[9]
q[10] <= altsyncram_ce41:fifo_ram.q_b[10]
q[11] <= altsyncram_ce41:fifo_ram.q_b[11]
rdclk => a_graycounter_4p6:rdptr_g1p.clock
rdclk => altsyncram_ce41:fifo_ram.clock1
rdclk => dffpipe_a09:rs_brp.clock
rdclk => dffpipe_a09:rs_bwp.clock
rdclk => alt_synch_pipe_qal:rs_dgwp.clock
rdclk => rdemp_eq_comp_lsb_aeb.CLK
rdclk => rdemp_eq_comp_msb_aeb.CLK
rdclk => rdptr_g[10].CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdclk => rs_dgwp_reg[10].CLK
rdclk => rs_dgwp_reg[9].CLK
rdclk => rs_dgwp_reg[8].CLK
rdclk => rs_dgwp_reg[7].CLK
rdclk => rs_dgwp_reg[6].CLK
rdclk => rs_dgwp_reg[5].CLK
rdclk => rs_dgwp_reg[4].CLK
rdclk => rs_dgwp_reg[3].CLK
rdclk => rs_dgwp_reg[2].CLK
rdclk => rs_dgwp_reg[1].CLK
rdclk => rs_dgwp_reg[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdfull <= cmpr_o76:rdfull_eq_comp.aeb
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_07c:wrptr_g1p.clock
wrclk => altsyncram_ce41:fifo_ram.clock0
wrclk => dffpipe_a09:ws_brp.clock
wrclk => dffpipe_a09:ws_bwp.clock
wrclk => alt_synch_pipe_ral:ws_dgrp.clock
wrclk => delayed_wrptr_g[10].CLK
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrfull_eq_comp_lsb_mux_reg.CLK
wrclk => wrfull_eq_comp_msb_mux_reg.CLK
wrclk => wrptr_g[10].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrclk => ws_dgrp_reg[10].CLK
wrclk => ws_dgrp_reg[9].CLK
wrclk => ws_dgrp_reg[8].CLK
wrclk => ws_dgrp_reg[7].CLK
wrclk => ws_dgrp_reg[6].CLK
wrclk => ws_dgrp_reg[5].CLK
wrclk => ws_dgrp_reg[4].CLK
wrclk => ws_dgrp_reg[3].CLK
wrclk => ws_dgrp_reg[2].CLK
wrclk => ws_dgrp_reg[1].CLK
wrclk => ws_dgrp_reg[0].CLK
wrempty <= cmpr_o76:wrempty_eq_comp.aeb
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[9] <= op_2.DB_MAX_OUTPUT_PORT_TYPE


|TOP|fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component|dcfifo_mqi1:auto_generated|a_gray2bin_7ib:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= gray[10].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN1
gray[10] => bin[10].DATAIN
gray[10] => xor9.IN0


|TOP|fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component|dcfifo_mqi1:auto_generated|a_gray2bin_7ib:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= gray[10].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN1
gray[10] => bin[10].DATAIN
gray[10] => xor9.IN0


|TOP|fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component|dcfifo_mqi1:auto_generated|a_gray2bin_7ib:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= gray[10].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN1
gray[10] => bin[10].DATAIN
gray[10] => xor9.IN0


|TOP|fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component|dcfifo_mqi1:auto_generated|a_gray2bin_7ib:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= gray[10].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN1
gray[10] => bin[10].DATAIN
gray[10] => xor9.IN0


|TOP|fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component|dcfifo_mqi1:auto_generated|a_graycounter_4p6:rdptr_g1p
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => counter5a9.CLK
clock => counter5a10.CLK
clock => parity6.CLK
clock => sub_parity7a[2].CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter5a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter5a10.DB_MAX_OUTPUT_PORT_TYPE


|TOP|fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component|dcfifo_mqi1:auto_generated|a_graycounter_07c:wrptr_g1p
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => counter8a10.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter8a10.DB_MAX_OUTPUT_PORT_TYPE


|TOP|fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component|dcfifo_mqi1:auto_generated|altsyncram_ce41:fifo_ram
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[5] => ram_block11a10.PORTAADDR5
address_a[5] => ram_block11a11.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[6] => ram_block11a8.PORTAADDR6
address_a[6] => ram_block11a9.PORTAADDR6
address_a[6] => ram_block11a10.PORTAADDR6
address_a[6] => ram_block11a11.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[7] => ram_block11a8.PORTAADDR7
address_a[7] => ram_block11a9.PORTAADDR7
address_a[7] => ram_block11a10.PORTAADDR7
address_a[7] => ram_block11a11.PORTAADDR7
address_a[8] => ram_block11a0.PORTAADDR8
address_a[8] => ram_block11a1.PORTAADDR8
address_a[8] => ram_block11a2.PORTAADDR8
address_a[8] => ram_block11a3.PORTAADDR8
address_a[8] => ram_block11a4.PORTAADDR8
address_a[8] => ram_block11a5.PORTAADDR8
address_a[8] => ram_block11a6.PORTAADDR8
address_a[8] => ram_block11a7.PORTAADDR8
address_a[8] => ram_block11a8.PORTAADDR8
address_a[8] => ram_block11a9.PORTAADDR8
address_a[8] => ram_block11a10.PORTAADDR8
address_a[8] => ram_block11a11.PORTAADDR8
address_a[9] => ram_block11a0.PORTAADDR9
address_a[9] => ram_block11a1.PORTAADDR9
address_a[9] => ram_block11a2.PORTAADDR9
address_a[9] => ram_block11a3.PORTAADDR9
address_a[9] => ram_block11a4.PORTAADDR9
address_a[9] => ram_block11a5.PORTAADDR9
address_a[9] => ram_block11a6.PORTAADDR9
address_a[9] => ram_block11a7.PORTAADDR9
address_a[9] => ram_block11a8.PORTAADDR9
address_a[9] => ram_block11a9.PORTAADDR9
address_a[9] => ram_block11a10.PORTAADDR9
address_a[9] => ram_block11a11.PORTAADDR9
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[5] => ram_block11a10.PORTBADDR5
address_b[5] => ram_block11a11.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[6] => ram_block11a8.PORTBADDR6
address_b[6] => ram_block11a9.PORTBADDR6
address_b[6] => ram_block11a10.PORTBADDR6
address_b[6] => ram_block11a11.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[7] => ram_block11a8.PORTBADDR7
address_b[7] => ram_block11a9.PORTBADDR7
address_b[7] => ram_block11a10.PORTBADDR7
address_b[7] => ram_block11a11.PORTBADDR7
address_b[8] => ram_block11a0.PORTBADDR8
address_b[8] => ram_block11a1.PORTBADDR8
address_b[8] => ram_block11a2.PORTBADDR8
address_b[8] => ram_block11a3.PORTBADDR8
address_b[8] => ram_block11a4.PORTBADDR8
address_b[8] => ram_block11a5.PORTBADDR8
address_b[8] => ram_block11a6.PORTBADDR8
address_b[8] => ram_block11a7.PORTBADDR8
address_b[8] => ram_block11a8.PORTBADDR8
address_b[8] => ram_block11a9.PORTBADDR8
address_b[8] => ram_block11a10.PORTBADDR8
address_b[8] => ram_block11a11.PORTBADDR8
address_b[9] => ram_block11a0.PORTBADDR9
address_b[9] => ram_block11a1.PORTBADDR9
address_b[9] => ram_block11a2.PORTBADDR9
address_b[9] => ram_block11a3.PORTBADDR9
address_b[9] => ram_block11a4.PORTBADDR9
address_b[9] => ram_block11a5.PORTBADDR9
address_b[9] => ram_block11a6.PORTBADDR9
address_b[9] => ram_block11a7.PORTBADDR9
address_b[9] => ram_block11a8.PORTBADDR9
address_b[9] => ram_block11a9.PORTBADDR9
address_b[9] => ram_block11a10.PORTBADDR9
address_b[9] => ram_block11a11.PORTBADDR9
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clocken1 => ram_block11a0.ENA1
clocken1 => ram_block11a1.ENA1
clocken1 => ram_block11a2.ENA1
clocken1 => ram_block11a3.ENA1
clocken1 => ram_block11a4.ENA1
clocken1 => ram_block11a5.ENA1
clocken1 => ram_block11a6.ENA1
clocken1 => ram_block11a7.ENA1
clocken1 => ram_block11a8.ENA1
clocken1 => ram_block11a9.ENA1
clocken1 => ram_block11a10.ENA1
clocken1 => ram_block11a11.ENA1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a8.PORTBDATAOUT
q_b[9] <= ram_block11a9.PORTBDATAOUT
q_b[10] <= ram_block11a10.PORTBDATAOUT
q_b[11] <= ram_block11a11.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a8.ENA0
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a9.ENA0
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a10.ENA0
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a11.ENA0


|TOP|fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component|dcfifo_mqi1:auto_generated|dffpipe_a09:rs_brp
clock => dffe12a[10].CLK
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
d[10] => dffe12a[10].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe12a[10].DB_MAX_OUTPUT_PORT_TYPE


|TOP|fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component|dcfifo_mqi1:auto_generated|dffpipe_a09:rs_bwp
clock => dffe12a[10].CLK
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
d[10] => dffe12a[10].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe12a[10].DB_MAX_OUTPUT_PORT_TYPE


|TOP|fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component|dcfifo_mqi1:auto_generated|alt_synch_pipe_qal:rs_dgwp
clock => dffpipe_b09:dffpipe13.clock
d[0] => dffpipe_b09:dffpipe13.d[0]
d[1] => dffpipe_b09:dffpipe13.d[1]
d[2] => dffpipe_b09:dffpipe13.d[2]
d[3] => dffpipe_b09:dffpipe13.d[3]
d[4] => dffpipe_b09:dffpipe13.d[4]
d[5] => dffpipe_b09:dffpipe13.d[5]
d[6] => dffpipe_b09:dffpipe13.d[6]
d[7] => dffpipe_b09:dffpipe13.d[7]
d[8] => dffpipe_b09:dffpipe13.d[8]
d[9] => dffpipe_b09:dffpipe13.d[9]
d[10] => dffpipe_b09:dffpipe13.d[10]
q[0] <= dffpipe_b09:dffpipe13.q[0]
q[1] <= dffpipe_b09:dffpipe13.q[1]
q[2] <= dffpipe_b09:dffpipe13.q[2]
q[3] <= dffpipe_b09:dffpipe13.q[3]
q[4] <= dffpipe_b09:dffpipe13.q[4]
q[5] <= dffpipe_b09:dffpipe13.q[5]
q[6] <= dffpipe_b09:dffpipe13.q[6]
q[7] <= dffpipe_b09:dffpipe13.q[7]
q[8] <= dffpipe_b09:dffpipe13.q[8]
q[9] <= dffpipe_b09:dffpipe13.q[9]
q[10] <= dffpipe_b09:dffpipe13.q[10]


|TOP|fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component|dcfifo_mqi1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe13
clock => dffe14a[10].CLK
clock => dffe14a[9].CLK
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clock => dffe15a[10].CLK
clock => dffe15a[9].CLK
clock => dffe15a[8].CLK
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
d[0] => dffe14a[0].IN0
d[1] => dffe14a[1].IN0
d[2] => dffe14a[2].IN0
d[3] => dffe14a[3].IN0
d[4] => dffe14a[4].IN0
d[5] => dffe14a[5].IN0
d[6] => dffe14a[6].IN0
d[7] => dffe14a[7].IN0
d[8] => dffe14a[8].IN0
d[9] => dffe14a[9].IN0
d[10] => dffe14a[10].IN0
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe15a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe15a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe15a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe15a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe15a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe15a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe15a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe15a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe15a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe15a[10].DB_MAX_OUTPUT_PORT_TYPE


|TOP|fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component|dcfifo_mqi1:auto_generated|dffpipe_a09:ws_brp
clock => dffe12a[10].CLK
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
d[10] => dffe12a[10].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe12a[10].DB_MAX_OUTPUT_PORT_TYPE


|TOP|fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component|dcfifo_mqi1:auto_generated|dffpipe_a09:ws_bwp
clock => dffe12a[10].CLK
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
d[10] => dffe12a[10].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe12a[10].DB_MAX_OUTPUT_PORT_TYPE


|TOP|fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component|dcfifo_mqi1:auto_generated|alt_synch_pipe_ral:ws_dgrp
clock => dffpipe_c09:dffpipe16.clock
d[0] => dffpipe_c09:dffpipe16.d[0]
d[1] => dffpipe_c09:dffpipe16.d[1]
d[2] => dffpipe_c09:dffpipe16.d[2]
d[3] => dffpipe_c09:dffpipe16.d[3]
d[4] => dffpipe_c09:dffpipe16.d[4]
d[5] => dffpipe_c09:dffpipe16.d[5]
d[6] => dffpipe_c09:dffpipe16.d[6]
d[7] => dffpipe_c09:dffpipe16.d[7]
d[8] => dffpipe_c09:dffpipe16.d[8]
d[9] => dffpipe_c09:dffpipe16.d[9]
d[10] => dffpipe_c09:dffpipe16.d[10]
q[0] <= dffpipe_c09:dffpipe16.q[0]
q[1] <= dffpipe_c09:dffpipe16.q[1]
q[2] <= dffpipe_c09:dffpipe16.q[2]
q[3] <= dffpipe_c09:dffpipe16.q[3]
q[4] <= dffpipe_c09:dffpipe16.q[4]
q[5] <= dffpipe_c09:dffpipe16.q[5]
q[6] <= dffpipe_c09:dffpipe16.q[6]
q[7] <= dffpipe_c09:dffpipe16.q[7]
q[8] <= dffpipe_c09:dffpipe16.q[8]
q[9] <= dffpipe_c09:dffpipe16.q[9]
q[10] <= dffpipe_c09:dffpipe16.q[10]


|TOP|fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component|dcfifo_mqi1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe16
clock => dffe17a[10].CLK
clock => dffe17a[9].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clock => dffe18a[10].CLK
clock => dffe18a[9].CLK
clock => dffe18a[8].CLK
clock => dffe18a[7].CLK
clock => dffe18a[6].CLK
clock => dffe18a[5].CLK
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
d[0] => dffe17a[0].IN0
d[1] => dffe17a[1].IN0
d[2] => dffe17a[2].IN0
d[3] => dffe17a[3].IN0
d[4] => dffe17a[4].IN0
d[5] => dffe17a[5].IN0
d[6] => dffe17a[6].IN0
d[7] => dffe17a[7].IN0
d[8] => dffe17a[8].IN0
d[9] => dffe17a[9].IN0
d[10] => dffe17a[10].IN0
q[0] <= dffe18a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe18a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe18a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe18a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe18a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe18a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe18a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe18a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe18a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe18a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe18a[10].DB_MAX_OUTPUT_PORT_TYPE


|TOP|fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component|dcfifo_mqi1:auto_generated|cmpr_c66:rdempty_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|TOP|fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component|dcfifo_mqi1:auto_generated|cmpr_b66:rdempty_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|TOP|fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component|dcfifo_mqi1:auto_generated|cmpr_c66:rdempty_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|TOP|fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component|dcfifo_mqi1:auto_generated|cmpr_b66:rdempty_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|TOP|fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component|dcfifo_mqi1:auto_generated|cmpr_o76:rdfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1


|TOP|fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component|dcfifo_mqi1:auto_generated|cmpr_o76:wrempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1


|TOP|fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component|dcfifo_mqi1:auto_generated|cmpr_c66:wrfull_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|TOP|fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component|dcfifo_mqi1:auto_generated|cmpr_b66:wrfull_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|TOP|fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component|dcfifo_mqi1:auto_generated|cmpr_c66:wrfull_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|TOP|fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component|dcfifo_mqi1:auto_generated|cmpr_b66:wrfull_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|TOP|fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component|dcfifo_mqi1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|TOP|fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component|dcfifo_mqi1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|TOP|fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component|dcfifo_mqi1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|TOP|fifo:dcfifo_10x1024|dcfifo_10x1024to10x1024:inst|dcfifo:dcfifo_component|dcfifo_mqi1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|TOP|SPI:spi_inst
clk => po_flag_r.CLK
clk => MISO~reg0.CLK
clk => po_state[0].CLK
clk => po_state[1].CLK
clk => po_state[2].CLK
clk => po_state[3].CLK
clk => po_state[4].CLK
clk => pi_data_tmp[0]~reg0.CLK
clk => pi_data_tmp[1]~reg0.CLK
clk => pi_data_tmp[2]~reg0.CLK
clk => pi_data_tmp[3]~reg0.CLK
clk => pi_data_tmp[4]~reg0.CLK
clk => pi_data_tmp[5]~reg0.CLK
clk => pi_data_tmp[6]~reg0.CLK
clk => pi_data_tmp[7]~reg0.CLK
clk => pi_data_tmp[8]~reg0.CLK
clk => pi_data_tmp[9]~reg0.CLK
clk => pi_data_tmp[10]~reg0.CLK
clk => pi_data_tmp[11]~reg0.CLK
clk => pi_data_tmp[12]~reg0.CLK
clk => pi_data_tmp[13]~reg0.CLK
clk => pi_data_tmp[14]~reg0.CLK
clk => pi_data_tmp[15]~reg0.CLK
clk => pi_data_tmp[16]~reg0.CLK
clk => pi_data_tmp[17]~reg0.CLK
clk => pi_data_tmp[18]~reg0.CLK
clk => pi_data_tmp[19]~reg0.CLK
clk => pi_data_tmp[20]~reg0.CLK
clk => pi_data_tmp[21]~reg0.CLK
clk => pi_data_tmp[22]~reg0.CLK
clk => pi_data_tmp[23]~reg0.CLK
clk => pi_data_tmp[24]~reg0.CLK
clk => pi_data_tmp[25]~reg0.CLK
clk => pi_data_tmp[26]~reg0.CLK
clk => pi_data_tmp[27]~reg0.CLK
clk => pi_data_tmp[28]~reg0.CLK
clk => pi_data_tmp[29]~reg0.CLK
clk => pi_data_tmp[30]~reg0.CLK
clk => pi_data_tmp[31]~reg0.CLK
clk => pi_flag_r1.CLK
clk => pi_flag_r0.CLK
clk => pi_state[0]~reg0.CLK
clk => pi_state[1]~reg0.CLK
clk => pi_state[2]~reg0.CLK
clk => pi_state[3]~reg0.CLK
clk => pi_state[4]~reg0.CLK
clk => pi_flag_r.CLK
clk => pi_data[0]~reg0.CLK
clk => pi_data[1]~reg0.CLK
clk => pi_data[2]~reg0.CLK
clk => pi_data[3]~reg0.CLK
clk => pi_data[4]~reg0.CLK
clk => pi_data[5]~reg0.CLK
clk => pi_data[6]~reg0.CLK
clk => pi_data[7]~reg0.CLK
clk => pi_data[8]~reg0.CLK
clk => pi_data[9]~reg0.CLK
clk => pi_data[10]~reg0.CLK
clk => pi_data[11]~reg0.CLK
clk => pi_data[12]~reg0.CLK
clk => pi_data[13]~reg0.CLK
clk => pi_data[14]~reg0.CLK
clk => pi_data[15]~reg0.CLK
clk => pi_data[16]~reg0.CLK
clk => pi_data[17]~reg0.CLK
clk => pi_data[18]~reg0.CLK
clk => pi_data[19]~reg0.CLK
clk => pi_data[20]~reg0.CLK
clk => pi_data[21]~reg0.CLK
clk => pi_data[22]~reg0.CLK
clk => pi_data[23]~reg0.CLK
clk => pi_data[24]~reg0.CLK
clk => pi_data[25]~reg0.CLK
clk => pi_data[26]~reg0.CLK
clk => pi_data[27]~reg0.CLK
clk => pi_data[28]~reg0.CLK
clk => pi_data[29]~reg0.CLK
clk => pi_data[30]~reg0.CLK
clk => pi_data[31]~reg0.CLK
clk => sck_p_d4~reg0.CLK
clk => sck_p_d3.CLK
clk => sck_p_d2.CLK
clk => sck_p_d1.CLK
clk => sck_p_d.CLK
clk => MOSI_r1.CLK
clk => MOSI_r0.CLK
clk => CS_N_r1.CLK
clk => CS_N_r0.CLK
clk => sck_r1.CLK
clk => sck_r0.CLK
rst_n => pi_state[0]~reg0.ACLR
rst_n => pi_state[1]~reg0.ACLR
rst_n => pi_state[2]~reg0.ACLR
rst_n => pi_state[3]~reg0.ACLR
rst_n => pi_state[4]~reg0.ACLR
rst_n => pi_flag_r.ACLR
rst_n => pi_data[0]~reg0.ACLR
rst_n => pi_data[1]~reg0.ACLR
rst_n => pi_data[2]~reg0.ACLR
rst_n => pi_data[3]~reg0.ACLR
rst_n => pi_data[4]~reg0.ACLR
rst_n => pi_data[5]~reg0.ACLR
rst_n => pi_data[6]~reg0.ACLR
rst_n => pi_data[7]~reg0.ACLR
rst_n => pi_data[8]~reg0.ACLR
rst_n => pi_data[9]~reg0.ACLR
rst_n => pi_data[10]~reg0.ACLR
rst_n => pi_data[11]~reg0.ACLR
rst_n => pi_data[12]~reg0.ACLR
rst_n => pi_data[13]~reg0.ACLR
rst_n => pi_data[14]~reg0.ACLR
rst_n => pi_data[15]~reg0.ACLR
rst_n => pi_data[16]~reg0.ACLR
rst_n => pi_data[17]~reg0.ACLR
rst_n => pi_data[18]~reg0.ACLR
rst_n => pi_data[19]~reg0.ACLR
rst_n => pi_data[20]~reg0.ACLR
rst_n => pi_data[21]~reg0.ACLR
rst_n => pi_data[22]~reg0.ACLR
rst_n => pi_data[23]~reg0.ACLR
rst_n => pi_data[24]~reg0.ACLR
rst_n => pi_data[25]~reg0.ACLR
rst_n => pi_data[26]~reg0.ACLR
rst_n => pi_data[27]~reg0.ACLR
rst_n => pi_data[28]~reg0.ACLR
rst_n => pi_data[29]~reg0.ACLR
rst_n => pi_data[30]~reg0.ACLR
rst_n => pi_data[31]~reg0.ACLR
rst_n => MISO~reg0.ACLR
rst_n => po_state[0].ACLR
rst_n => po_state[1].ACLR
rst_n => po_state[2].ACLR
rst_n => po_state[3].ACLR
rst_n => po_state[4].ACLR
rst_n => pi_data_tmp[0]~reg0.ACLR
rst_n => pi_data_tmp[1]~reg0.ACLR
rst_n => pi_data_tmp[2]~reg0.ACLR
rst_n => pi_data_tmp[3]~reg0.ACLR
rst_n => pi_data_tmp[4]~reg0.ACLR
rst_n => pi_data_tmp[5]~reg0.ACLR
rst_n => pi_data_tmp[6]~reg0.ACLR
rst_n => pi_data_tmp[7]~reg0.ACLR
rst_n => pi_data_tmp[8]~reg0.ACLR
rst_n => pi_data_tmp[9]~reg0.ACLR
rst_n => pi_data_tmp[10]~reg0.ACLR
rst_n => pi_data_tmp[11]~reg0.ACLR
rst_n => pi_data_tmp[12]~reg0.ACLR
rst_n => pi_data_tmp[13]~reg0.ACLR
rst_n => pi_data_tmp[14]~reg0.ACLR
rst_n => pi_data_tmp[15]~reg0.ACLR
rst_n => pi_data_tmp[16]~reg0.ACLR
rst_n => pi_data_tmp[17]~reg0.ACLR
rst_n => pi_data_tmp[18]~reg0.ACLR
rst_n => pi_data_tmp[19]~reg0.ACLR
rst_n => pi_data_tmp[20]~reg0.ACLR
rst_n => pi_data_tmp[21]~reg0.ACLR
rst_n => pi_data_tmp[22]~reg0.ACLR
rst_n => pi_data_tmp[23]~reg0.ACLR
rst_n => pi_data_tmp[24]~reg0.ACLR
rst_n => pi_data_tmp[25]~reg0.ACLR
rst_n => pi_data_tmp[26]~reg0.ACLR
rst_n => pi_data_tmp[27]~reg0.ACLR
rst_n => pi_data_tmp[28]~reg0.ACLR
rst_n => pi_data_tmp[29]~reg0.ACLR
rst_n => pi_data_tmp[30]~reg0.ACLR
rst_n => pi_data_tmp[31]~reg0.ACLR
rst_n => sck_p_d4~reg0.ACLR
rst_n => sck_p_d3.ACLR
rst_n => sck_p_d2.ACLR
rst_n => sck_p_d1.ACLR
rst_n => sck_p_d.ACLR
rst_n => MOSI_r1.PRESET
rst_n => MOSI_r0.PRESET
rst_n => CS_N_r1.PRESET
rst_n => CS_N_r0.PRESET
rst_n => sck_r1.ACLR
rst_n => sck_r0.ACLR
rst_n => po_flag_r.ACLR
rst_n => pi_flag_r1.ACLR
rst_n => pi_flag_r0.ACLR
CS_N => CS_N_r0.DATAIN
CS_N => always4.IN1
CS_N => always1.IN1
CS_N => always5.IN1
SCK => sck_r0.DATAIN
MOSI => MOSI_r0.DATAIN
po_data[0] => Mux0.IN5
po_data[1] => Mux0.IN6
po_data[2] => Mux0.IN7
po_data[3] => Mux0.IN8
po_data[4] => Mux0.IN9
po_data[5] => Mux0.IN10
po_data[6] => Mux0.IN11
po_data[7] => Mux0.IN12
po_data[8] => Mux0.IN13
po_data[9] => Mux0.IN14
po_data[10] => Mux0.IN15
po_data[11] => Mux0.IN16
po_data[12] => Mux0.IN17
po_data[13] => Mux0.IN18
po_data[14] => Mux0.IN19
po_data[15] => Mux0.IN20
po_data[16] => Mux0.IN21
po_data[17] => Mux0.IN22
po_data[18] => Mux0.IN23
po_data[19] => Mux0.IN24
po_data[20] => Mux0.IN25
po_data[21] => Mux0.IN26
po_data[22] => Mux0.IN27
po_data[23] => Mux0.IN28
po_data[24] => Mux0.IN29
po_data[25] => Mux0.IN30
po_data[26] => Mux0.IN31
po_data[27] => Mux0.IN32
po_data[28] => Mux0.IN33
po_data[29] => Mux0.IN34
po_data[30] => Mux0.IN35
po_data[31] => Mux0.IN36
MISO <= MISO~reg0.DB_MAX_OUTPUT_PORT_TYPE
pi_data[0] <= pi_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pi_data[1] <= pi_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pi_data[2] <= pi_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pi_data[3] <= pi_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pi_data[4] <= pi_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pi_data[5] <= pi_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pi_data[6] <= pi_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pi_data[7] <= pi_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pi_data[8] <= pi_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pi_data[9] <= pi_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pi_data[10] <= pi_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pi_data[11] <= pi_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pi_data[12] <= pi_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pi_data[13] <= pi_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pi_data[14] <= pi_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pi_data[15] <= pi_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pi_data[16] <= pi_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pi_data[17] <= pi_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pi_data[18] <= pi_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pi_data[19] <= pi_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pi_data[20] <= pi_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pi_data[21] <= pi_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pi_data[22] <= pi_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pi_data[23] <= pi_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pi_data[24] <= pi_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pi_data[25] <= pi_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pi_data[26] <= pi_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pi_data[27] <= pi_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pi_data[28] <= pi_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pi_data[29] <= pi_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pi_data[30] <= pi_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pi_data[31] <= pi_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pi_data_tmp[0] <= pi_data_tmp[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pi_data_tmp[1] <= pi_data_tmp[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pi_data_tmp[2] <= pi_data_tmp[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pi_data_tmp[3] <= pi_data_tmp[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pi_data_tmp[4] <= pi_data_tmp[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pi_data_tmp[5] <= pi_data_tmp[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pi_data_tmp[6] <= pi_data_tmp[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pi_data_tmp[7] <= pi_data_tmp[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pi_data_tmp[8] <= pi_data_tmp[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pi_data_tmp[9] <= pi_data_tmp[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pi_data_tmp[10] <= pi_data_tmp[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pi_data_tmp[11] <= pi_data_tmp[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pi_data_tmp[12] <= pi_data_tmp[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pi_data_tmp[13] <= pi_data_tmp[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pi_data_tmp[14] <= pi_data_tmp[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pi_data_tmp[15] <= pi_data_tmp[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pi_data_tmp[16] <= pi_data_tmp[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pi_data_tmp[17] <= pi_data_tmp[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pi_data_tmp[18] <= pi_data_tmp[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pi_data_tmp[19] <= pi_data_tmp[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pi_data_tmp[20] <= pi_data_tmp[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pi_data_tmp[21] <= pi_data_tmp[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pi_data_tmp[22] <= pi_data_tmp[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pi_data_tmp[23] <= pi_data_tmp[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pi_data_tmp[24] <= pi_data_tmp[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pi_data_tmp[25] <= pi_data_tmp[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pi_data_tmp[26] <= pi_data_tmp[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pi_data_tmp[27] <= pi_data_tmp[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pi_data_tmp[28] <= pi_data_tmp[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pi_data_tmp[29] <= pi_data_tmp[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pi_data_tmp[30] <= pi_data_tmp[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pi_data_tmp[31] <= pi_data_tmp[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sck_p_d4 <= sck_p_d4~reg0.DB_MAX_OUTPUT_PORT_TYPE
pi_state[0] <= pi_state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pi_state[1] <= pi_state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pi_state[2] <= pi_state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pi_state[3] <= pi_state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pi_state[4] <= pi_state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MOSI_r <= MOSI_r1.DB_MAX_OUTPUT_PORT_TYPE
pi_flag <= pi_flag.DB_MAX_OUTPUT_PORT_TYPE
po_flag <= po_flag_r.DB_MAX_OUTPUT_PORT_TYPE
SCK_clk <= sck_r1.DB_MAX_OUTPUT_PORT_TYPE


|TOP|Save_ram:saver
clk => Fre2[0]~reg0.CLK
clk => Fre2[1]~reg0.CLK
clk => Fre2[2]~reg0.CLK
clk => Fre2[3]~reg0.CLK
clk => Fre2[4]~reg0.CLK
clk => Fre2[5]~reg0.CLK
clk => Fre2[6]~reg0.CLK
clk => Fre2[7]~reg0.CLK
clk => Fre2[8]~reg0.CLK
clk => Fre2[9]~reg0.CLK
clk => Fre2[10]~reg0.CLK
clk => Fre2[11]~reg0.CLK
clk => Fre2[12]~reg0.CLK
clk => Fre2[13]~reg0.CLK
clk => Fre2[14]~reg0.CLK
clk => Fre2[15]~reg0.CLK
clk => Fre2[16]~reg0.CLK
clk => Fre2[17]~reg0.CLK
clk => Fre2[18]~reg0.CLK
clk => Fre2[19]~reg0.CLK
clk => Fre2[20]~reg0.CLK
clk => Fre2[21]~reg0.CLK
clk => Fre2[22]~reg0.CLK
clk => Fre2[23]~reg0.CLK
clk => Fre2[24]~reg0.CLK
clk => Fre2[25]~reg0.CLK
clk => Fre2[26]~reg0.CLK
clk => Fre2[27]~reg0.CLK
clk => Fre2[28]~reg0.CLK
clk => Fre2[29]~reg0.CLK
clk => Fre2[30]~reg0.CLK
clk => Fre2[31]~reg0.CLK
clk => Fre1[0]~reg0.CLK
clk => Fre1[1]~reg0.CLK
clk => Fre1[2]~reg0.CLK
clk => Fre1[3]~reg0.CLK
clk => Fre1[4]~reg0.CLK
clk => Fre1[5]~reg0.CLK
clk => Fre1[6]~reg0.CLK
clk => Fre1[7]~reg0.CLK
clk => Fre1[8]~reg0.CLK
clk => Fre1[9]~reg0.CLK
clk => Fre1[10]~reg0.CLK
clk => Fre1[11]~reg0.CLK
clk => Fre1[12]~reg0.CLK
clk => Fre1[13]~reg0.CLK
clk => Fre1[14]~reg0.CLK
clk => Fre1[15]~reg0.CLK
clk => Fre1[16]~reg0.CLK
clk => Fre1[17]~reg0.CLK
clk => Fre1[18]~reg0.CLK
clk => Fre1[19]~reg0.CLK
clk => Fre1[20]~reg0.CLK
clk => Fre1[21]~reg0.CLK
clk => Fre1[22]~reg0.CLK
clk => Fre1[23]~reg0.CLK
clk => Fre1[24]~reg0.CLK
clk => Fre1[25]~reg0.CLK
clk => Fre1[26]~reg0.CLK
clk => Fre1[27]~reg0.CLK
clk => Fre1[28]~reg0.CLK
clk => Fre1[29]~reg0.CLK
clk => Fre1[30]~reg0.CLK
clk => Fre1[31]~reg0.CLK
clk => Phase2[0]~reg0.CLK
clk => Phase2[1]~reg0.CLK
clk => Phase2[2]~reg0.CLK
clk => Phase2[3]~reg0.CLK
clk => Phase2[4]~reg0.CLK
clk => Phase2[5]~reg0.CLK
clk => Phase2[6]~reg0.CLK
clk => Phase2[7]~reg0.CLK
clk => Phase2[8]~reg0.CLK
clk => Phase2[9]~reg0.CLK
clk => Phase2[10]~reg0.CLK
clk => Phase2[11]~reg0.CLK
clk => Phase2[12]~reg0.CLK
clk => Phase2[13]~reg0.CLK
clk => Phase2[14]~reg0.CLK
clk => Phase2[15]~reg0.CLK
clk => Phase2[16]~reg0.CLK
clk => Phase2[17]~reg0.CLK
clk => Phase2[18]~reg0.CLK
clk => Phase2[19]~reg0.CLK
clk => Phase2[20]~reg0.CLK
clk => Phase2[21]~reg0.CLK
clk => Phase2[22]~reg0.CLK
clk => Phase2[23]~reg0.CLK
clk => Phase2[24]~reg0.CLK
clk => Phase2[25]~reg0.CLK
clk => Phase2[26]~reg0.CLK
clk => Phase2[27]~reg0.CLK
clk => Phase2[28]~reg0.CLK
clk => Phase2[29]~reg0.CLK
clk => Phase2[30]~reg0.CLK
clk => Phase2[31]~reg0.CLK
clk => Phase1[0]~reg0.CLK
clk => Phase1[1]~reg0.CLK
clk => Phase1[2]~reg0.CLK
clk => Phase1[3]~reg0.CLK
clk => Phase1[4]~reg0.CLK
clk => Phase1[5]~reg0.CLK
clk => Phase1[6]~reg0.CLK
clk => Phase1[7]~reg0.CLK
clk => Phase1[8]~reg0.CLK
clk => Phase1[9]~reg0.CLK
clk => Phase1[10]~reg0.CLK
clk => Phase1[11]~reg0.CLK
clk => Phase1[12]~reg0.CLK
clk => Phase1[13]~reg0.CLK
clk => Phase1[14]~reg0.CLK
clk => Phase1[15]~reg0.CLK
clk => Phase1[16]~reg0.CLK
clk => Phase1[17]~reg0.CLK
clk => Phase1[18]~reg0.CLK
clk => Phase1[19]~reg0.CLK
clk => Phase1[20]~reg0.CLK
clk => Phase1[21]~reg0.CLK
clk => Phase1[22]~reg0.CLK
clk => Phase1[23]~reg0.CLK
clk => Phase1[24]~reg0.CLK
clk => Phase1[25]~reg0.CLK
clk => Phase1[26]~reg0.CLK
clk => Phase1[27]~reg0.CLK
clk => Phase1[28]~reg0.CLK
clk => Phase1[29]~reg0.CLK
clk => Phase1[30]~reg0.CLK
clk => Phase1[31]~reg0.CLK
clk => Amp2[0]~reg0.CLK
clk => Amp2[1]~reg0.CLK
clk => Amp2[2]~reg0.CLK
clk => Amp2[3]~reg0.CLK
clk => Amp2[4]~reg0.CLK
clk => Amp2[5]~reg0.CLK
clk => Amp2[6]~reg0.CLK
clk => Amp2[7]~reg0.CLK
clk => Amp2[8]~reg0.CLK
clk => Amp2[9]~reg0.CLK
clk => Amp2[10]~reg0.CLK
clk => Amp2[11]~reg0.CLK
clk => Amp2[12]~reg0.CLK
clk => Amp2[13]~reg0.CLK
clk => Amp2[14]~reg0.CLK
clk => Amp2[15]~reg0.CLK
clk => Amp2[16]~reg0.CLK
clk => Amp2[17]~reg0.CLK
clk => Amp2[18]~reg0.CLK
clk => Amp2[19]~reg0.CLK
clk => Amp2[20]~reg0.CLK
clk => Amp2[21]~reg0.CLK
clk => Amp2[22]~reg0.CLK
clk => Amp2[23]~reg0.CLK
clk => Amp2[24]~reg0.CLK
clk => Amp2[25]~reg0.CLK
clk => Amp2[26]~reg0.CLK
clk => Amp2[27]~reg0.CLK
clk => Amp2[28]~reg0.CLK
clk => Amp2[29]~reg0.CLK
clk => Amp2[30]~reg0.CLK
clk => Amp2[31]~reg0.CLK
clk => Amp1[0]~reg0.CLK
clk => Amp1[1]~reg0.CLK
clk => Amp1[2]~reg0.CLK
clk => Amp1[3]~reg0.CLK
clk => Amp1[4]~reg0.CLK
clk => Amp1[5]~reg0.CLK
clk => Amp1[6]~reg0.CLK
clk => Amp1[7]~reg0.CLK
clk => Amp1[8]~reg0.CLK
clk => Amp1[9]~reg0.CLK
clk => Amp1[10]~reg0.CLK
clk => Amp1[11]~reg0.CLK
clk => Amp1[12]~reg0.CLK
clk => Amp1[13]~reg0.CLK
clk => Amp1[14]~reg0.CLK
clk => Amp1[15]~reg0.CLK
clk => Amp1[16]~reg0.CLK
clk => Amp1[17]~reg0.CLK
clk => Amp1[18]~reg0.CLK
clk => Amp1[19]~reg0.CLK
clk => Amp1[20]~reg0.CLK
clk => Amp1[21]~reg0.CLK
clk => Amp1[22]~reg0.CLK
clk => Amp1[23]~reg0.CLK
clk => Amp1[24]~reg0.CLK
clk => Amp1[25]~reg0.CLK
clk => Amp1[26]~reg0.CLK
clk => Amp1[27]~reg0.CLK
clk => Amp1[28]~reg0.CLK
clk => Amp1[29]~reg0.CLK
clk => Amp1[30]~reg0.CLK
clk => Amp1[31]~reg0.CLK
clk => idx[0]~reg0.CLK
clk => idx[1]~reg0.CLK
clk => idx[2]~reg0.CLK
clk => ram[0][0].CLK
clk => ram[0][1].CLK
clk => ram[0][2].CLK
clk => ram[0][3].CLK
clk => ram[0][4].CLK
clk => ram[0][5].CLK
clk => ram[0][6].CLK
clk => ram[0][7].CLK
clk => ram[0][8].CLK
clk => ram[0][9].CLK
clk => ram[0][10].CLK
clk => ram[0][11].CLK
clk => ram[0][12].CLK
clk => ram[0][13].CLK
clk => ram[0][14].CLK
clk => ram[0][15].CLK
clk => ram[0][16].CLK
clk => ram[0][17].CLK
clk => ram[0][18].CLK
clk => ram[0][19].CLK
clk => ram[0][20].CLK
clk => ram[0][21].CLK
clk => ram[0][22].CLK
clk => ram[0][23].CLK
clk => ram[0][24].CLK
clk => ram[0][25].CLK
clk => ram[0][26].CLK
clk => ram[0][27].CLK
clk => ram[0][28].CLK
clk => ram[0][29].CLK
clk => ram[0][30].CLK
clk => ram[0][31].CLK
clk => ram[1][0].CLK
clk => ram[1][1].CLK
clk => ram[1][2].CLK
clk => ram[1][3].CLK
clk => ram[1][4].CLK
clk => ram[1][5].CLK
clk => ram[1][6].CLK
clk => ram[1][7].CLK
clk => ram[1][8].CLK
clk => ram[1][9].CLK
clk => ram[1][10].CLK
clk => ram[1][11].CLK
clk => ram[1][12].CLK
clk => ram[1][13].CLK
clk => ram[1][14].CLK
clk => ram[1][15].CLK
clk => ram[1][16].CLK
clk => ram[1][17].CLK
clk => ram[1][18].CLK
clk => ram[1][19].CLK
clk => ram[1][20].CLK
clk => ram[1][21].CLK
clk => ram[1][22].CLK
clk => ram[1][23].CLK
clk => ram[1][24].CLK
clk => ram[1][25].CLK
clk => ram[1][26].CLK
clk => ram[1][27].CLK
clk => ram[1][28].CLK
clk => ram[1][29].CLK
clk => ram[1][30].CLK
clk => ram[1][31].CLK
clk => ram[2][0].CLK
clk => ram[2][1].CLK
clk => ram[2][2].CLK
clk => ram[2][3].CLK
clk => ram[2][4].CLK
clk => ram[2][5].CLK
clk => ram[2][6].CLK
clk => ram[2][7].CLK
clk => ram[2][8].CLK
clk => ram[2][9].CLK
clk => ram[2][10].CLK
clk => ram[2][11].CLK
clk => ram[2][12].CLK
clk => ram[2][13].CLK
clk => ram[2][14].CLK
clk => ram[2][15].CLK
clk => ram[2][16].CLK
clk => ram[2][17].CLK
clk => ram[2][18].CLK
clk => ram[2][19].CLK
clk => ram[2][20].CLK
clk => ram[2][21].CLK
clk => ram[2][22].CLK
clk => ram[2][23].CLK
clk => ram[2][24].CLK
clk => ram[2][25].CLK
clk => ram[2][26].CLK
clk => ram[2][27].CLK
clk => ram[2][28].CLK
clk => ram[2][29].CLK
clk => ram[2][30].CLK
clk => ram[2][31].CLK
clk => ram[3][0].CLK
clk => ram[3][1].CLK
clk => ram[3][2].CLK
clk => ram[3][3].CLK
clk => ram[3][4].CLK
clk => ram[3][5].CLK
clk => ram[3][6].CLK
clk => ram[3][7].CLK
clk => ram[3][8].CLK
clk => ram[3][9].CLK
clk => ram[3][10].CLK
clk => ram[3][11].CLK
clk => ram[3][12].CLK
clk => ram[3][13].CLK
clk => ram[3][14].CLK
clk => ram[3][15].CLK
clk => ram[3][16].CLK
clk => ram[3][17].CLK
clk => ram[3][18].CLK
clk => ram[3][19].CLK
clk => ram[3][20].CLK
clk => ram[3][21].CLK
clk => ram[3][22].CLK
clk => ram[3][23].CLK
clk => ram[3][24].CLK
clk => ram[3][25].CLK
clk => ram[3][26].CLK
clk => ram[3][27].CLK
clk => ram[3][28].CLK
clk => ram[3][29].CLK
clk => ram[3][30].CLK
clk => ram[3][31].CLK
clk => ram[4][0].CLK
clk => ram[4][1].CLK
clk => ram[4][2].CLK
clk => ram[4][3].CLK
clk => ram[4][4].CLK
clk => ram[4][5].CLK
clk => ram[4][6].CLK
clk => ram[4][7].CLK
clk => ram[4][8].CLK
clk => ram[4][9].CLK
clk => ram[4][10].CLK
clk => ram[4][11].CLK
clk => ram[4][12].CLK
clk => ram[4][13].CLK
clk => ram[4][14].CLK
clk => ram[4][15].CLK
clk => ram[4][16].CLK
clk => ram[4][17].CLK
clk => ram[4][18].CLK
clk => ram[4][19].CLK
clk => ram[4][20].CLK
clk => ram[4][21].CLK
clk => ram[4][22].CLK
clk => ram[4][23].CLK
clk => ram[4][24].CLK
clk => ram[4][25].CLK
clk => ram[4][26].CLK
clk => ram[4][27].CLK
clk => ram[4][28].CLK
clk => ram[4][29].CLK
clk => ram[4][30].CLK
clk => ram[4][31].CLK
clk => ram[5][0].CLK
clk => ram[5][1].CLK
clk => ram[5][2].CLK
clk => ram[5][3].CLK
clk => ram[5][4].CLK
clk => ram[5][5].CLK
clk => ram[5][6].CLK
clk => ram[5][7].CLK
clk => ram[5][8].CLK
clk => ram[5][9].CLK
clk => ram[5][10].CLK
clk => ram[5][11].CLK
clk => ram[5][12].CLK
clk => ram[5][13].CLK
clk => ram[5][14].CLK
clk => ram[5][15].CLK
clk => ram[5][16].CLK
clk => ram[5][17].CLK
clk => ram[5][18].CLK
clk => ram[5][19].CLK
clk => ram[5][20].CLK
clk => ram[5][21].CLK
clk => ram[5][22].CLK
clk => ram[5][23].CLK
clk => ram[5][24].CLK
clk => ram[5][25].CLK
clk => ram[5][26].CLK
clk => ram[5][27].CLK
clk => ram[5][28].CLK
clk => ram[5][29].CLK
clk => ram[5][30].CLK
clk => ram[5][31].CLK
rst_n => Fre2[0]~reg0.ACLR
rst_n => Fre2[1]~reg0.ACLR
rst_n => Fre2[2]~reg0.ACLR
rst_n => Fre2[3]~reg0.ACLR
rst_n => Fre2[4]~reg0.ACLR
rst_n => Fre2[5]~reg0.ACLR
rst_n => Fre2[6]~reg0.ACLR
rst_n => Fre2[7]~reg0.ACLR
rst_n => Fre2[8]~reg0.ACLR
rst_n => Fre2[9]~reg0.ACLR
rst_n => Fre2[10]~reg0.ACLR
rst_n => Fre2[11]~reg0.ACLR
rst_n => Fre2[12]~reg0.ACLR
rst_n => Fre2[13]~reg0.ACLR
rst_n => Fre2[14]~reg0.ACLR
rst_n => Fre2[15]~reg0.ACLR
rst_n => Fre2[16]~reg0.ACLR
rst_n => Fre2[17]~reg0.ACLR
rst_n => Fre2[18]~reg0.ACLR
rst_n => Fre2[19]~reg0.ACLR
rst_n => Fre2[20]~reg0.ACLR
rst_n => Fre2[21]~reg0.ACLR
rst_n => Fre2[22]~reg0.ACLR
rst_n => Fre2[23]~reg0.ACLR
rst_n => Fre2[24]~reg0.ACLR
rst_n => Fre2[25]~reg0.ACLR
rst_n => Fre2[26]~reg0.ACLR
rst_n => Fre2[27]~reg0.ACLR
rst_n => Fre2[28]~reg0.ACLR
rst_n => Fre2[29]~reg0.ACLR
rst_n => Fre2[30]~reg0.ACLR
rst_n => Fre2[31]~reg0.ACLR
rst_n => Fre1[0]~reg0.ACLR
rst_n => Fre1[1]~reg0.ACLR
rst_n => Fre1[2]~reg0.ACLR
rst_n => Fre1[3]~reg0.ACLR
rst_n => Fre1[4]~reg0.ACLR
rst_n => Fre1[5]~reg0.ACLR
rst_n => Fre1[6]~reg0.ACLR
rst_n => Fre1[7]~reg0.ACLR
rst_n => Fre1[8]~reg0.ACLR
rst_n => Fre1[9]~reg0.ACLR
rst_n => Fre1[10]~reg0.ACLR
rst_n => Fre1[11]~reg0.ACLR
rst_n => Fre1[12]~reg0.ACLR
rst_n => Fre1[13]~reg0.ACLR
rst_n => Fre1[14]~reg0.ACLR
rst_n => Fre1[15]~reg0.ACLR
rst_n => Fre1[16]~reg0.ACLR
rst_n => Fre1[17]~reg0.ACLR
rst_n => Fre1[18]~reg0.ACLR
rst_n => Fre1[19]~reg0.ACLR
rst_n => Fre1[20]~reg0.ACLR
rst_n => Fre1[21]~reg0.ACLR
rst_n => Fre1[22]~reg0.ACLR
rst_n => Fre1[23]~reg0.ACLR
rst_n => Fre1[24]~reg0.ACLR
rst_n => Fre1[25]~reg0.ACLR
rst_n => Fre1[26]~reg0.ACLR
rst_n => Fre1[27]~reg0.ACLR
rst_n => Fre1[28]~reg0.ACLR
rst_n => Fre1[29]~reg0.ACLR
rst_n => Fre1[30]~reg0.ACLR
rst_n => Fre1[31]~reg0.ACLR
rst_n => Phase2[0]~reg0.ACLR
rst_n => Phase2[1]~reg0.ACLR
rst_n => Phase2[2]~reg0.ACLR
rst_n => Phase2[3]~reg0.ACLR
rst_n => Phase2[4]~reg0.ACLR
rst_n => Phase2[5]~reg0.ACLR
rst_n => Phase2[6]~reg0.ACLR
rst_n => Phase2[7]~reg0.ACLR
rst_n => Phase2[8]~reg0.ACLR
rst_n => Phase2[9]~reg0.ACLR
rst_n => Phase2[10]~reg0.ACLR
rst_n => Phase2[11]~reg0.ACLR
rst_n => Phase2[12]~reg0.ACLR
rst_n => Phase2[13]~reg0.ACLR
rst_n => Phase2[14]~reg0.ACLR
rst_n => Phase2[15]~reg0.ACLR
rst_n => Phase2[16]~reg0.ACLR
rst_n => Phase2[17]~reg0.ACLR
rst_n => Phase2[18]~reg0.ACLR
rst_n => Phase2[19]~reg0.ACLR
rst_n => Phase2[20]~reg0.ACLR
rst_n => Phase2[21]~reg0.ACLR
rst_n => Phase2[22]~reg0.ACLR
rst_n => Phase2[23]~reg0.ACLR
rst_n => Phase2[24]~reg0.ACLR
rst_n => Phase2[25]~reg0.ACLR
rst_n => Phase2[26]~reg0.ACLR
rst_n => Phase2[27]~reg0.ACLR
rst_n => Phase2[28]~reg0.ACLR
rst_n => Phase2[29]~reg0.ACLR
rst_n => Phase2[30]~reg0.ACLR
rst_n => Phase2[31]~reg0.ACLR
rst_n => Phase1[0]~reg0.ACLR
rst_n => Phase1[1]~reg0.ACLR
rst_n => Phase1[2]~reg0.ACLR
rst_n => Phase1[3]~reg0.ACLR
rst_n => Phase1[4]~reg0.ACLR
rst_n => Phase1[5]~reg0.ACLR
rst_n => Phase1[6]~reg0.ACLR
rst_n => Phase1[7]~reg0.ACLR
rst_n => Phase1[8]~reg0.ACLR
rst_n => Phase1[9]~reg0.ACLR
rst_n => Phase1[10]~reg0.ACLR
rst_n => Phase1[11]~reg0.ACLR
rst_n => Phase1[12]~reg0.ACLR
rst_n => Phase1[13]~reg0.ACLR
rst_n => Phase1[14]~reg0.ACLR
rst_n => Phase1[15]~reg0.ACLR
rst_n => Phase1[16]~reg0.ACLR
rst_n => Phase1[17]~reg0.ACLR
rst_n => Phase1[18]~reg0.ACLR
rst_n => Phase1[19]~reg0.ACLR
rst_n => Phase1[20]~reg0.ACLR
rst_n => Phase1[21]~reg0.ACLR
rst_n => Phase1[22]~reg0.ACLR
rst_n => Phase1[23]~reg0.ACLR
rst_n => Phase1[24]~reg0.ACLR
rst_n => Phase1[25]~reg0.ACLR
rst_n => Phase1[26]~reg0.ACLR
rst_n => Phase1[27]~reg0.ACLR
rst_n => Phase1[28]~reg0.ACLR
rst_n => Phase1[29]~reg0.ACLR
rst_n => Phase1[30]~reg0.ACLR
rst_n => Phase1[31]~reg0.ACLR
rst_n => Amp2[0]~reg0.ACLR
rst_n => Amp2[1]~reg0.ACLR
rst_n => Amp2[2]~reg0.ACLR
rst_n => Amp2[3]~reg0.ACLR
rst_n => Amp2[4]~reg0.ACLR
rst_n => Amp2[5]~reg0.ACLR
rst_n => Amp2[6]~reg0.ACLR
rst_n => Amp2[7]~reg0.ACLR
rst_n => Amp2[8]~reg0.ACLR
rst_n => Amp2[9]~reg0.ACLR
rst_n => Amp2[10]~reg0.ACLR
rst_n => Amp2[11]~reg0.ACLR
rst_n => Amp2[12]~reg0.ACLR
rst_n => Amp2[13]~reg0.ACLR
rst_n => Amp2[14]~reg0.ACLR
rst_n => Amp2[15]~reg0.ACLR
rst_n => Amp2[16]~reg0.ACLR
rst_n => Amp2[17]~reg0.ACLR
rst_n => Amp2[18]~reg0.ACLR
rst_n => Amp2[19]~reg0.ACLR
rst_n => Amp2[20]~reg0.ACLR
rst_n => Amp2[21]~reg0.ACLR
rst_n => Amp2[22]~reg0.ACLR
rst_n => Amp2[23]~reg0.ACLR
rst_n => Amp2[24]~reg0.ACLR
rst_n => Amp2[25]~reg0.ACLR
rst_n => Amp2[26]~reg0.ACLR
rst_n => Amp2[27]~reg0.ACLR
rst_n => Amp2[28]~reg0.ACLR
rst_n => Amp2[29]~reg0.ACLR
rst_n => Amp2[30]~reg0.ACLR
rst_n => Amp2[31]~reg0.ACLR
rst_n => Amp1[0]~reg0.ACLR
rst_n => Amp1[1]~reg0.ACLR
rst_n => Amp1[2]~reg0.ACLR
rst_n => Amp1[3]~reg0.ACLR
rst_n => Amp1[4]~reg0.ACLR
rst_n => Amp1[5]~reg0.ACLR
rst_n => Amp1[6]~reg0.ACLR
rst_n => Amp1[7]~reg0.ACLR
rst_n => Amp1[8]~reg0.ACLR
rst_n => Amp1[9]~reg0.ACLR
rst_n => Amp1[10]~reg0.ACLR
rst_n => Amp1[11]~reg0.ACLR
rst_n => Amp1[12]~reg0.ACLR
rst_n => Amp1[13]~reg0.ACLR
rst_n => Amp1[14]~reg0.ACLR
rst_n => Amp1[15]~reg0.ACLR
rst_n => Amp1[16]~reg0.ACLR
rst_n => Amp1[17]~reg0.ACLR
rst_n => Amp1[18]~reg0.ACLR
rst_n => Amp1[19]~reg0.ACLR
rst_n => Amp1[20]~reg0.ACLR
rst_n => Amp1[21]~reg0.ACLR
rst_n => Amp1[22]~reg0.ACLR
rst_n => Amp1[23]~reg0.ACLR
rst_n => Amp1[24]~reg0.ACLR
rst_n => Amp1[25]~reg0.ACLR
rst_n => Amp1[26]~reg0.ACLR
rst_n => Amp1[27]~reg0.ACLR
rst_n => Amp1[28]~reg0.ACLR
rst_n => Amp1[29]~reg0.ACLR
rst_n => Amp1[30]~reg0.ACLR
rst_n => Amp1[31]~reg0.ACLR
rst_n => idx[0]~reg0.ACLR
rst_n => idx[1]~reg0.ACLR
rst_n => idx[2]~reg0.ACLR
rst_n => ram[0][0].ACLR
rst_n => ram[0][1].ACLR
rst_n => ram[0][2].ACLR
rst_n => ram[0][3].ACLR
rst_n => ram[0][4].ACLR
rst_n => ram[0][5].ACLR
rst_n => ram[0][6].ACLR
rst_n => ram[0][7].ACLR
rst_n => ram[0][8].ACLR
rst_n => ram[0][9].ACLR
rst_n => ram[0][10].ACLR
rst_n => ram[0][11].ACLR
rst_n => ram[0][12].ACLR
rst_n => ram[0][13].ACLR
rst_n => ram[0][14].ACLR
rst_n => ram[0][15].ACLR
rst_n => ram[0][16].ACLR
rst_n => ram[0][17].ACLR
rst_n => ram[0][18].ACLR
rst_n => ram[0][19].ACLR
rst_n => ram[0][20].ACLR
rst_n => ram[0][21].ACLR
rst_n => ram[0][22].ACLR
rst_n => ram[0][23].ACLR
rst_n => ram[0][24].ACLR
rst_n => ram[0][25].ACLR
rst_n => ram[0][26].ACLR
rst_n => ram[0][27].ACLR
rst_n => ram[0][28].ACLR
rst_n => ram[0][29].ACLR
rst_n => ram[0][30].ACLR
rst_n => ram[0][31].ACLR
rst_n => ram[1][0].ACLR
rst_n => ram[1][1].ACLR
rst_n => ram[1][2].ACLR
rst_n => ram[1][3].ACLR
rst_n => ram[1][4].ACLR
rst_n => ram[1][5].ACLR
rst_n => ram[1][6].ACLR
rst_n => ram[1][7].ACLR
rst_n => ram[1][8].ACLR
rst_n => ram[1][9].ACLR
rst_n => ram[1][10].ACLR
rst_n => ram[1][11].ACLR
rst_n => ram[1][12].ACLR
rst_n => ram[1][13].ACLR
rst_n => ram[1][14].ACLR
rst_n => ram[1][15].ACLR
rst_n => ram[1][16].ACLR
rst_n => ram[1][17].ACLR
rst_n => ram[1][18].ACLR
rst_n => ram[1][19].ACLR
rst_n => ram[1][20].ACLR
rst_n => ram[1][21].ACLR
rst_n => ram[1][22].ACLR
rst_n => ram[1][23].ACLR
rst_n => ram[1][24].ACLR
rst_n => ram[1][25].ACLR
rst_n => ram[1][26].ACLR
rst_n => ram[1][27].ACLR
rst_n => ram[1][28].ACLR
rst_n => ram[1][29].ACLR
rst_n => ram[1][30].ACLR
rst_n => ram[1][31].ACLR
rst_n => ram[2][0].ACLR
rst_n => ram[2][1].ACLR
rst_n => ram[2][2].ACLR
rst_n => ram[2][3].ACLR
rst_n => ram[2][4].ACLR
rst_n => ram[2][5].ACLR
rst_n => ram[2][6].ACLR
rst_n => ram[2][7].ACLR
rst_n => ram[2][8].ACLR
rst_n => ram[2][9].ACLR
rst_n => ram[2][10].ACLR
rst_n => ram[2][11].ACLR
rst_n => ram[2][12].ACLR
rst_n => ram[2][13].ACLR
rst_n => ram[2][14].ACLR
rst_n => ram[2][15].ACLR
rst_n => ram[2][16].ACLR
rst_n => ram[2][17].ACLR
rst_n => ram[2][18].ACLR
rst_n => ram[2][19].ACLR
rst_n => ram[2][20].ACLR
rst_n => ram[2][21].ACLR
rst_n => ram[2][22].ACLR
rst_n => ram[2][23].ACLR
rst_n => ram[2][24].ACLR
rst_n => ram[2][25].ACLR
rst_n => ram[2][26].ACLR
rst_n => ram[2][27].ACLR
rst_n => ram[2][28].ACLR
rst_n => ram[2][29].ACLR
rst_n => ram[2][30].ACLR
rst_n => ram[2][31].ACLR
rst_n => ram[3][0].ACLR
rst_n => ram[3][1].ACLR
rst_n => ram[3][2].ACLR
rst_n => ram[3][3].ACLR
rst_n => ram[3][4].ACLR
rst_n => ram[3][5].ACLR
rst_n => ram[3][6].ACLR
rst_n => ram[3][7].ACLR
rst_n => ram[3][8].ACLR
rst_n => ram[3][9].ACLR
rst_n => ram[3][10].ACLR
rst_n => ram[3][11].ACLR
rst_n => ram[3][12].ACLR
rst_n => ram[3][13].ACLR
rst_n => ram[3][14].ACLR
rst_n => ram[3][15].ACLR
rst_n => ram[3][16].ACLR
rst_n => ram[3][17].ACLR
rst_n => ram[3][18].ACLR
rst_n => ram[3][19].ACLR
rst_n => ram[3][20].ACLR
rst_n => ram[3][21].ACLR
rst_n => ram[3][22].ACLR
rst_n => ram[3][23].ACLR
rst_n => ram[3][24].ACLR
rst_n => ram[3][25].ACLR
rst_n => ram[3][26].ACLR
rst_n => ram[3][27].ACLR
rst_n => ram[3][28].ACLR
rst_n => ram[3][29].ACLR
rst_n => ram[3][30].ACLR
rst_n => ram[3][31].ACLR
rst_n => ram[4][0].ACLR
rst_n => ram[4][1].ACLR
rst_n => ram[4][2].ACLR
rst_n => ram[4][3].ACLR
rst_n => ram[4][4].ACLR
rst_n => ram[4][5].ACLR
rst_n => ram[4][6].ACLR
rst_n => ram[4][7].ACLR
rst_n => ram[4][8].ACLR
rst_n => ram[4][9].ACLR
rst_n => ram[4][10].ACLR
rst_n => ram[4][11].ACLR
rst_n => ram[4][12].ACLR
rst_n => ram[4][13].ACLR
rst_n => ram[4][14].ACLR
rst_n => ram[4][15].ACLR
rst_n => ram[4][16].ACLR
rst_n => ram[4][17].ACLR
rst_n => ram[4][18].ACLR
rst_n => ram[4][19].ACLR
rst_n => ram[4][20].ACLR
rst_n => ram[4][21].ACLR
rst_n => ram[4][22].ACLR
rst_n => ram[4][23].ACLR
rst_n => ram[4][24].ACLR
rst_n => ram[4][25].ACLR
rst_n => ram[4][26].ACLR
rst_n => ram[4][27].ACLR
rst_n => ram[4][28].ACLR
rst_n => ram[4][29].ACLR
rst_n => ram[4][30].ACLR
rst_n => ram[4][31].ACLR
rst_n => ram[5][0].ACLR
rst_n => ram[5][1].ACLR
rst_n => ram[5][2].ACLR
rst_n => ram[5][3].ACLR
rst_n => ram[5][4].ACLR
rst_n => ram[5][5].ACLR
rst_n => ram[5][6].ACLR
rst_n => ram[5][7].ACLR
rst_n => ram[5][8].ACLR
rst_n => ram[5][9].ACLR
rst_n => ram[5][10].ACLR
rst_n => ram[5][11].ACLR
rst_n => ram[5][12].ACLR
rst_n => ram[5][13].ACLR
rst_n => ram[5][14].ACLR
rst_n => ram[5][15].ACLR
rst_n => ram[5][16].ACLR
rst_n => ram[5][17].ACLR
rst_n => ram[5][18].ACLR
rst_n => ram[5][19].ACLR
rst_n => ram[5][20].ACLR
rst_n => ram[5][21].ACLR
rst_n => ram[5][22].ACLR
rst_n => ram[5][23].ACLR
rst_n => ram[5][24].ACLR
rst_n => ram[5][25].ACLR
rst_n => ram[5][26].ACLR
rst_n => ram[5][27].ACLR
rst_n => ram[5][28].ACLR
rst_n => ram[5][29].ACLR
rst_n => ram[5][30].ACLR
rst_n => ram[5][31].ACLR
data_in[0] => ram.DATAB
data_in[0] => ram.DATAB
data_in[0] => ram.DATAB
data_in[0] => ram.DATAB
data_in[0] => ram.DATAB
data_in[0] => ram.DATAB
data_in[1] => ram.DATAB
data_in[1] => ram.DATAB
data_in[1] => ram.DATAB
data_in[1] => ram.DATAB
data_in[1] => ram.DATAB
data_in[1] => ram.DATAB
data_in[2] => ram.DATAB
data_in[2] => ram.DATAB
data_in[2] => ram.DATAB
data_in[2] => ram.DATAB
data_in[2] => ram.DATAB
data_in[2] => ram.DATAB
data_in[3] => ram.DATAB
data_in[3] => ram.DATAB
data_in[3] => ram.DATAB
data_in[3] => ram.DATAB
data_in[3] => ram.DATAB
data_in[3] => ram.DATAB
data_in[4] => ram.DATAB
data_in[4] => ram.DATAB
data_in[4] => ram.DATAB
data_in[4] => ram.DATAB
data_in[4] => ram.DATAB
data_in[4] => ram.DATAB
data_in[5] => ram.DATAB
data_in[5] => ram.DATAB
data_in[5] => ram.DATAB
data_in[5] => ram.DATAB
data_in[5] => ram.DATAB
data_in[5] => ram.DATAB
data_in[6] => ram.DATAB
data_in[6] => ram.DATAB
data_in[6] => ram.DATAB
data_in[6] => ram.DATAB
data_in[6] => ram.DATAB
data_in[6] => ram.DATAB
data_in[7] => ram.DATAB
data_in[7] => ram.DATAB
data_in[7] => ram.DATAB
data_in[7] => ram.DATAB
data_in[7] => ram.DATAB
data_in[7] => ram.DATAB
data_in[8] => ram.DATAB
data_in[8] => ram.DATAB
data_in[8] => ram.DATAB
data_in[8] => ram.DATAB
data_in[8] => ram.DATAB
data_in[8] => ram.DATAB
data_in[9] => ram.DATAB
data_in[9] => ram.DATAB
data_in[9] => ram.DATAB
data_in[9] => ram.DATAB
data_in[9] => ram.DATAB
data_in[9] => ram.DATAB
data_in[10] => ram.DATAB
data_in[10] => ram.DATAB
data_in[10] => ram.DATAB
data_in[10] => ram.DATAB
data_in[10] => ram.DATAB
data_in[10] => ram.DATAB
data_in[11] => ram.DATAB
data_in[11] => ram.DATAB
data_in[11] => ram.DATAB
data_in[11] => ram.DATAB
data_in[11] => ram.DATAB
data_in[11] => ram.DATAB
data_in[12] => ram.DATAB
data_in[12] => ram.DATAB
data_in[12] => ram.DATAB
data_in[12] => ram.DATAB
data_in[12] => ram.DATAB
data_in[12] => ram.DATAB
data_in[13] => ram.DATAB
data_in[13] => ram.DATAB
data_in[13] => ram.DATAB
data_in[13] => ram.DATAB
data_in[13] => ram.DATAB
data_in[13] => ram.DATAB
data_in[14] => ram.DATAB
data_in[14] => ram.DATAB
data_in[14] => ram.DATAB
data_in[14] => ram.DATAB
data_in[14] => ram.DATAB
data_in[14] => ram.DATAB
data_in[15] => ram.DATAB
data_in[15] => ram.DATAB
data_in[15] => ram.DATAB
data_in[15] => ram.DATAB
data_in[15] => ram.DATAB
data_in[15] => ram.DATAB
data_in[16] => ram.DATAB
data_in[16] => ram.DATAB
data_in[16] => ram.DATAB
data_in[16] => ram.DATAB
data_in[16] => ram.DATAB
data_in[16] => ram.DATAB
data_in[17] => ram.DATAB
data_in[17] => ram.DATAB
data_in[17] => ram.DATAB
data_in[17] => ram.DATAB
data_in[17] => ram.DATAB
data_in[17] => ram.DATAB
data_in[18] => ram.DATAB
data_in[18] => ram.DATAB
data_in[18] => ram.DATAB
data_in[18] => ram.DATAB
data_in[18] => ram.DATAB
data_in[18] => ram.DATAB
data_in[19] => ram.DATAB
data_in[19] => ram.DATAB
data_in[19] => ram.DATAB
data_in[19] => ram.DATAB
data_in[19] => ram.DATAB
data_in[19] => ram.DATAB
data_in[20] => ram.DATAB
data_in[20] => ram.DATAB
data_in[20] => ram.DATAB
data_in[20] => ram.DATAB
data_in[20] => ram.DATAB
data_in[20] => ram.DATAB
data_in[21] => ram.DATAB
data_in[21] => ram.DATAB
data_in[21] => ram.DATAB
data_in[21] => ram.DATAB
data_in[21] => ram.DATAB
data_in[21] => ram.DATAB
data_in[22] => ram.DATAB
data_in[22] => ram.DATAB
data_in[22] => ram.DATAB
data_in[22] => ram.DATAB
data_in[22] => ram.DATAB
data_in[22] => ram.DATAB
data_in[23] => ram.DATAB
data_in[23] => ram.DATAB
data_in[23] => ram.DATAB
data_in[23] => ram.DATAB
data_in[23] => ram.DATAB
data_in[23] => ram.DATAB
data_in[24] => ram.DATAB
data_in[24] => ram.DATAB
data_in[24] => ram.DATAB
data_in[24] => ram.DATAB
data_in[24] => ram.DATAB
data_in[24] => ram.DATAB
data_in[25] => ram.DATAB
data_in[25] => ram.DATAB
data_in[25] => ram.DATAB
data_in[25] => ram.DATAB
data_in[25] => ram.DATAB
data_in[25] => ram.DATAB
data_in[26] => ram.DATAB
data_in[26] => ram.DATAB
data_in[26] => ram.DATAB
data_in[26] => ram.DATAB
data_in[26] => ram.DATAB
data_in[26] => ram.DATAB
data_in[27] => ram.DATAB
data_in[27] => ram.DATAB
data_in[27] => ram.DATAB
data_in[27] => ram.DATAB
data_in[27] => ram.DATAB
data_in[27] => ram.DATAB
data_in[28] => ram.DATAB
data_in[28] => ram.DATAB
data_in[28] => ram.DATAB
data_in[28] => ram.DATAB
data_in[28] => ram.DATAB
data_in[28] => ram.DATAB
data_in[29] => ram.DATAB
data_in[29] => ram.DATAB
data_in[29] => ram.DATAB
data_in[29] => ram.DATAB
data_in[29] => ram.DATAB
data_in[29] => ram.DATAB
data_in[30] => ram.DATAB
data_in[30] => ram.DATAB
data_in[30] => ram.DATAB
data_in[30] => ram.DATAB
data_in[30] => ram.DATAB
data_in[30] => ram.DATAB
data_in[31] => ram.DATAB
data_in[31] => ram.DATAB
data_in[31] => ram.DATAB
data_in[31] => ram.DATAB
data_in[31] => ram.DATAB
data_in[31] => ram.DATAB
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => ram.OUTPUTSELECT
pi_flag => idx.OUTPUTSELECT
pi_flag => idx.OUTPUTSELECT
pi_flag => idx.OUTPUTSELECT
pi_flag => always2.IN1
en => Amp1.OUTPUTSELECT
en => Amp1.OUTPUTSELECT
en => Amp1.OUTPUTSELECT
en => Amp1.OUTPUTSELECT
en => Amp1.OUTPUTSELECT
en => Amp1.OUTPUTSELECT
en => Amp1.OUTPUTSELECT
en => Amp1.OUTPUTSELECT
en => Amp1.OUTPUTSELECT
en => Amp1.OUTPUTSELECT
en => Amp1.OUTPUTSELECT
en => Amp1.OUTPUTSELECT
en => Amp1.OUTPUTSELECT
en => Amp1.OUTPUTSELECT
en => Amp1.OUTPUTSELECT
en => Amp1.OUTPUTSELECT
en => Amp1.OUTPUTSELECT
en => Amp1.OUTPUTSELECT
en => Amp1.OUTPUTSELECT
en => Amp1.OUTPUTSELECT
en => Amp1.OUTPUTSELECT
en => Amp1.OUTPUTSELECT
en => Amp1.OUTPUTSELECT
en => Amp1.OUTPUTSELECT
en => Amp1.OUTPUTSELECT
en => Amp1.OUTPUTSELECT
en => Amp1.OUTPUTSELECT
en => Amp1.OUTPUTSELECT
en => Amp1.OUTPUTSELECT
en => Amp1.OUTPUTSELECT
en => Amp1.OUTPUTSELECT
en => Amp1.OUTPUTSELECT
en => Amp2.OUTPUTSELECT
en => Amp2.OUTPUTSELECT
en => Amp2.OUTPUTSELECT
en => Amp2.OUTPUTSELECT
en => Amp2.OUTPUTSELECT
en => Amp2.OUTPUTSELECT
en => Amp2.OUTPUTSELECT
en => Amp2.OUTPUTSELECT
en => Amp2.OUTPUTSELECT
en => Amp2.OUTPUTSELECT
en => Amp2.OUTPUTSELECT
en => Amp2.OUTPUTSELECT
en => Amp2.OUTPUTSELECT
en => Amp2.OUTPUTSELECT
en => Amp2.OUTPUTSELECT
en => Amp2.OUTPUTSELECT
en => Amp2.OUTPUTSELECT
en => Amp2.OUTPUTSELECT
en => Amp2.OUTPUTSELECT
en => Amp2.OUTPUTSELECT
en => Amp2.OUTPUTSELECT
en => Amp2.OUTPUTSELECT
en => Amp2.OUTPUTSELECT
en => Amp2.OUTPUTSELECT
en => Amp2.OUTPUTSELECT
en => Amp2.OUTPUTSELECT
en => Amp2.OUTPUTSELECT
en => Amp2.OUTPUTSELECT
en => Amp2.OUTPUTSELECT
en => Amp2.OUTPUTSELECT
en => Amp2.OUTPUTSELECT
en => Amp2.OUTPUTSELECT
en => Phase1.OUTPUTSELECT
en => Phase1.OUTPUTSELECT
en => Phase1.OUTPUTSELECT
en => Phase1.OUTPUTSELECT
en => Phase1.OUTPUTSELECT
en => Phase1.OUTPUTSELECT
en => Phase1.OUTPUTSELECT
en => Phase1.OUTPUTSELECT
en => Phase1.OUTPUTSELECT
en => Phase1.OUTPUTSELECT
en => Phase1.OUTPUTSELECT
en => Phase1.OUTPUTSELECT
en => Phase1.OUTPUTSELECT
en => Phase1.OUTPUTSELECT
en => Phase1.OUTPUTSELECT
en => Phase1.OUTPUTSELECT
en => Phase1.OUTPUTSELECT
en => Phase1.OUTPUTSELECT
en => Phase1.OUTPUTSELECT
en => Phase1.OUTPUTSELECT
en => Phase1.OUTPUTSELECT
en => Phase1.OUTPUTSELECT
en => Phase1.OUTPUTSELECT
en => Phase1.OUTPUTSELECT
en => Phase1.OUTPUTSELECT
en => Phase1.OUTPUTSELECT
en => Phase1.OUTPUTSELECT
en => Phase1.OUTPUTSELECT
en => Phase1.OUTPUTSELECT
en => Phase1.OUTPUTSELECT
en => Phase1.OUTPUTSELECT
en => Phase1.OUTPUTSELECT
en => Phase2.OUTPUTSELECT
en => Phase2.OUTPUTSELECT
en => Phase2.OUTPUTSELECT
en => Phase2.OUTPUTSELECT
en => Phase2.OUTPUTSELECT
en => Phase2.OUTPUTSELECT
en => Phase2.OUTPUTSELECT
en => Phase2.OUTPUTSELECT
en => Phase2.OUTPUTSELECT
en => Phase2.OUTPUTSELECT
en => Phase2.OUTPUTSELECT
en => Phase2.OUTPUTSELECT
en => Phase2.OUTPUTSELECT
en => Phase2.OUTPUTSELECT
en => Phase2.OUTPUTSELECT
en => Phase2.OUTPUTSELECT
en => Phase2.OUTPUTSELECT
en => Phase2.OUTPUTSELECT
en => Phase2.OUTPUTSELECT
en => Phase2.OUTPUTSELECT
en => Phase2.OUTPUTSELECT
en => Phase2.OUTPUTSELECT
en => Phase2.OUTPUTSELECT
en => Phase2.OUTPUTSELECT
en => Phase2.OUTPUTSELECT
en => Phase2.OUTPUTSELECT
en => Phase2.OUTPUTSELECT
en => Phase2.OUTPUTSELECT
en => Phase2.OUTPUTSELECT
en => Phase2.OUTPUTSELECT
en => Phase2.OUTPUTSELECT
en => Phase2.OUTPUTSELECT
en => Fre1.OUTPUTSELECT
en => Fre1.OUTPUTSELECT
en => Fre1.OUTPUTSELECT
en => Fre1.OUTPUTSELECT
en => Fre1.OUTPUTSELECT
en => Fre1.OUTPUTSELECT
en => Fre1.OUTPUTSELECT
en => Fre1.OUTPUTSELECT
en => Fre1.OUTPUTSELECT
en => Fre1.OUTPUTSELECT
en => Fre1.OUTPUTSELECT
en => Fre1.OUTPUTSELECT
en => Fre1.OUTPUTSELECT
en => Fre1.OUTPUTSELECT
en => Fre1.OUTPUTSELECT
en => Fre1.OUTPUTSELECT
en => Fre1.OUTPUTSELECT
en => Fre1.OUTPUTSELECT
en => Fre1.OUTPUTSELECT
en => Fre1.OUTPUTSELECT
en => Fre1.OUTPUTSELECT
en => Fre1.OUTPUTSELECT
en => Fre1.OUTPUTSELECT
en => Fre1.OUTPUTSELECT
en => Fre1.OUTPUTSELECT
en => Fre1.OUTPUTSELECT
en => Fre1.OUTPUTSELECT
en => Fre1.OUTPUTSELECT
en => Fre1.OUTPUTSELECT
en => Fre1.OUTPUTSELECT
en => Fre1.OUTPUTSELECT
en => Fre1.OUTPUTSELECT
en => Fre2.OUTPUTSELECT
en => Fre2.OUTPUTSELECT
en => Fre2.OUTPUTSELECT
en => Fre2.OUTPUTSELECT
en => Fre2.OUTPUTSELECT
en => Fre2.OUTPUTSELECT
en => Fre2.OUTPUTSELECT
en => Fre2.OUTPUTSELECT
en => Fre2.OUTPUTSELECT
en => Fre2.OUTPUTSELECT
en => Fre2.OUTPUTSELECT
en => Fre2.OUTPUTSELECT
en => Fre2.OUTPUTSELECT
en => Fre2.OUTPUTSELECT
en => Fre2.OUTPUTSELECT
en => Fre2.OUTPUTSELECT
en => Fre2.OUTPUTSELECT
en => Fre2.OUTPUTSELECT
en => Fre2.OUTPUTSELECT
en => Fre2.OUTPUTSELECT
en => Fre2.OUTPUTSELECT
en => Fre2.OUTPUTSELECT
en => Fre2.OUTPUTSELECT
en => Fre2.OUTPUTSELECT
en => Fre2.OUTPUTSELECT
en => Fre2.OUTPUTSELECT
en => Fre2.OUTPUTSELECT
en => Fre2.OUTPUTSELECT
en => Fre2.OUTPUTSELECT
en => Fre2.OUTPUTSELECT
en => Fre2.OUTPUTSELECT
en => Fre2.OUTPUTSELECT
en => idx.OUTPUTSELECT
en => idx.OUTPUTSELECT
en => idx.OUTPUTSELECT
en => ram[5][31].ENA
en => ram[5][30].ENA
en => ram[5][29].ENA
en => ram[5][28].ENA
en => ram[5][27].ENA
en => ram[5][26].ENA
en => ram[5][25].ENA
en => ram[5][24].ENA
en => ram[5][23].ENA
en => ram[5][22].ENA
en => ram[5][21].ENA
en => ram[5][20].ENA
en => ram[5][19].ENA
en => ram[5][18].ENA
en => ram[5][17].ENA
en => ram[5][16].ENA
en => ram[5][15].ENA
en => ram[5][14].ENA
en => ram[5][13].ENA
en => ram[5][12].ENA
en => ram[5][11].ENA
en => ram[5][10].ENA
en => ram[5][9].ENA
en => ram[5][8].ENA
en => ram[5][7].ENA
en => ram[5][6].ENA
en => ram[5][5].ENA
en => ram[5][4].ENA
en => ram[5][3].ENA
en => ram[5][2].ENA
en => ram[5][1].ENA
en => ram[5][0].ENA
en => ram[4][31].ENA
en => ram[4][30].ENA
en => ram[4][29].ENA
en => ram[4][28].ENA
en => ram[4][27].ENA
en => ram[4][26].ENA
en => ram[4][25].ENA
en => ram[4][24].ENA
en => ram[4][23].ENA
en => ram[4][22].ENA
en => ram[4][21].ENA
en => ram[4][20].ENA
en => ram[4][19].ENA
en => ram[4][18].ENA
en => ram[4][17].ENA
en => ram[4][16].ENA
en => ram[4][15].ENA
en => ram[4][14].ENA
en => ram[4][13].ENA
en => ram[4][12].ENA
en => ram[4][11].ENA
en => ram[4][10].ENA
en => ram[4][9].ENA
en => ram[4][8].ENA
en => ram[4][7].ENA
en => ram[4][6].ENA
en => ram[4][5].ENA
en => ram[4][4].ENA
en => ram[4][3].ENA
en => ram[4][2].ENA
en => ram[4][1].ENA
en => ram[4][0].ENA
en => ram[3][31].ENA
en => ram[3][30].ENA
en => ram[3][29].ENA
en => ram[3][28].ENA
en => ram[3][27].ENA
en => ram[3][26].ENA
en => ram[3][25].ENA
en => ram[3][24].ENA
en => ram[3][23].ENA
en => ram[3][22].ENA
en => ram[3][21].ENA
en => ram[3][20].ENA
en => ram[3][19].ENA
en => ram[3][18].ENA
en => ram[3][17].ENA
en => ram[3][16].ENA
en => ram[3][15].ENA
en => ram[3][14].ENA
en => ram[3][13].ENA
en => ram[3][12].ENA
en => ram[3][11].ENA
en => ram[3][10].ENA
en => ram[3][9].ENA
en => ram[3][8].ENA
en => ram[3][7].ENA
en => ram[3][6].ENA
en => ram[3][5].ENA
en => ram[3][4].ENA
en => ram[3][3].ENA
en => ram[3][2].ENA
en => ram[3][1].ENA
en => ram[3][0].ENA
en => ram[2][31].ENA
en => ram[2][30].ENA
en => ram[2][29].ENA
en => ram[2][28].ENA
en => ram[2][27].ENA
en => ram[2][26].ENA
en => ram[2][25].ENA
en => ram[2][24].ENA
en => ram[2][23].ENA
en => ram[2][22].ENA
en => ram[2][21].ENA
en => ram[2][20].ENA
en => ram[2][19].ENA
en => ram[2][18].ENA
en => ram[2][17].ENA
en => ram[2][16].ENA
en => ram[2][15].ENA
en => ram[2][14].ENA
en => ram[2][13].ENA
en => ram[2][12].ENA
en => ram[2][11].ENA
en => ram[2][10].ENA
en => ram[2][9].ENA
en => ram[2][8].ENA
en => ram[2][7].ENA
en => ram[2][6].ENA
en => ram[2][5].ENA
en => ram[2][4].ENA
en => ram[2][3].ENA
en => ram[2][2].ENA
en => ram[2][1].ENA
en => ram[2][0].ENA
en => ram[1][31].ENA
en => ram[1][30].ENA
en => ram[1][29].ENA
en => ram[1][28].ENA
en => ram[1][27].ENA
en => ram[1][26].ENA
en => ram[1][25].ENA
en => ram[1][24].ENA
en => ram[1][23].ENA
en => ram[1][22].ENA
en => ram[1][21].ENA
en => ram[1][20].ENA
en => ram[1][19].ENA
en => ram[1][18].ENA
en => ram[1][17].ENA
en => ram[1][16].ENA
en => ram[1][15].ENA
en => ram[1][14].ENA
en => ram[1][13].ENA
en => ram[1][12].ENA
en => ram[1][11].ENA
en => ram[1][10].ENA
en => ram[1][9].ENA
en => ram[1][8].ENA
en => ram[1][7].ENA
en => ram[1][6].ENA
en => ram[1][5].ENA
en => ram[1][4].ENA
en => ram[1][3].ENA
en => ram[1][2].ENA
en => ram[1][1].ENA
en => ram[1][0].ENA
en => ram[0][31].ENA
en => ram[0][30].ENA
en => ram[0][29].ENA
en => ram[0][28].ENA
en => ram[0][27].ENA
en => ram[0][26].ENA
en => ram[0][25].ENA
en => ram[0][24].ENA
en => ram[0][23].ENA
en => ram[0][22].ENA
en => ram[0][21].ENA
en => ram[0][20].ENA
en => ram[0][19].ENA
en => ram[0][18].ENA
en => ram[0][17].ENA
en => ram[0][16].ENA
en => ram[0][15].ENA
en => ram[0][14].ENA
en => ram[0][13].ENA
en => ram[0][12].ENA
en => ram[0][11].ENA
en => ram[0][10].ENA
en => ram[0][9].ENA
en => ram[0][8].ENA
en => ram[0][7].ENA
en => ram[0][6].ENA
en => ram[0][5].ENA
en => ram[0][4].ENA
en => ram[0][3].ENA
en => ram[0][2].ENA
en => ram[0][1].ENA
en => ram[0][0].ENA
Amp1[0] <= Amp1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Amp1[1] <= Amp1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Amp1[2] <= Amp1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Amp1[3] <= Amp1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Amp1[4] <= Amp1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Amp1[5] <= Amp1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Amp1[6] <= Amp1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Amp1[7] <= Amp1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Amp1[8] <= Amp1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Amp1[9] <= Amp1[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Amp1[10] <= Amp1[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Amp1[11] <= Amp1[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Amp1[12] <= Amp1[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Amp1[13] <= Amp1[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Amp1[14] <= Amp1[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Amp1[15] <= Amp1[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Amp1[16] <= Amp1[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Amp1[17] <= Amp1[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Amp1[18] <= Amp1[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Amp1[19] <= Amp1[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Amp1[20] <= Amp1[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Amp1[21] <= Amp1[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Amp1[22] <= Amp1[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Amp1[23] <= Amp1[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Amp1[24] <= Amp1[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Amp1[25] <= Amp1[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Amp1[26] <= Amp1[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Amp1[27] <= Amp1[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Amp1[28] <= Amp1[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Amp1[29] <= Amp1[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Amp1[30] <= Amp1[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Amp1[31] <= Amp1[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Amp2[0] <= Amp2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Amp2[1] <= Amp2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Amp2[2] <= Amp2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Amp2[3] <= Amp2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Amp2[4] <= Amp2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Amp2[5] <= Amp2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Amp2[6] <= Amp2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Amp2[7] <= Amp2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Amp2[8] <= Amp2[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Amp2[9] <= Amp2[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Amp2[10] <= Amp2[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Amp2[11] <= Amp2[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Amp2[12] <= Amp2[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Amp2[13] <= Amp2[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Amp2[14] <= Amp2[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Amp2[15] <= Amp2[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Amp2[16] <= Amp2[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Amp2[17] <= Amp2[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Amp2[18] <= Amp2[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Amp2[19] <= Amp2[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Amp2[20] <= Amp2[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Amp2[21] <= Amp2[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Amp2[22] <= Amp2[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Amp2[23] <= Amp2[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Amp2[24] <= Amp2[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Amp2[25] <= Amp2[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Amp2[26] <= Amp2[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Amp2[27] <= Amp2[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Amp2[28] <= Amp2[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Amp2[29] <= Amp2[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Amp2[30] <= Amp2[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Amp2[31] <= Amp2[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Phase1[0] <= Phase1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Phase1[1] <= Phase1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Phase1[2] <= Phase1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Phase1[3] <= Phase1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Phase1[4] <= Phase1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Phase1[5] <= Phase1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Phase1[6] <= Phase1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Phase1[7] <= Phase1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Phase1[8] <= Phase1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Phase1[9] <= Phase1[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Phase1[10] <= Phase1[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Phase1[11] <= Phase1[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Phase1[12] <= Phase1[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Phase1[13] <= Phase1[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Phase1[14] <= Phase1[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Phase1[15] <= Phase1[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Phase1[16] <= Phase1[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Phase1[17] <= Phase1[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Phase1[18] <= Phase1[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Phase1[19] <= Phase1[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Phase1[20] <= Phase1[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Phase1[21] <= Phase1[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Phase1[22] <= Phase1[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Phase1[23] <= Phase1[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Phase1[24] <= Phase1[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Phase1[25] <= Phase1[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Phase1[26] <= Phase1[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Phase1[27] <= Phase1[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Phase1[28] <= Phase1[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Phase1[29] <= Phase1[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Phase1[30] <= Phase1[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Phase1[31] <= Phase1[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Phase2[0] <= Phase2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Phase2[1] <= Phase2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Phase2[2] <= Phase2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Phase2[3] <= Phase2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Phase2[4] <= Phase2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Phase2[5] <= Phase2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Phase2[6] <= Phase2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Phase2[7] <= Phase2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Phase2[8] <= Phase2[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Phase2[9] <= Phase2[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Phase2[10] <= Phase2[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Phase2[11] <= Phase2[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Phase2[12] <= Phase2[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Phase2[13] <= Phase2[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Phase2[14] <= Phase2[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Phase2[15] <= Phase2[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Phase2[16] <= Phase2[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Phase2[17] <= Phase2[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Phase2[18] <= Phase2[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Phase2[19] <= Phase2[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Phase2[20] <= Phase2[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Phase2[21] <= Phase2[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Phase2[22] <= Phase2[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Phase2[23] <= Phase2[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Phase2[24] <= Phase2[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Phase2[25] <= Phase2[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Phase2[26] <= Phase2[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Phase2[27] <= Phase2[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Phase2[28] <= Phase2[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Phase2[29] <= Phase2[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Phase2[30] <= Phase2[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Phase2[31] <= Phase2[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fre1[0] <= Fre1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fre1[1] <= Fre1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fre1[2] <= Fre1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fre1[3] <= Fre1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fre1[4] <= Fre1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fre1[5] <= Fre1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fre1[6] <= Fre1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fre1[7] <= Fre1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fre1[8] <= Fre1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fre1[9] <= Fre1[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fre1[10] <= Fre1[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fre1[11] <= Fre1[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fre1[12] <= Fre1[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fre1[13] <= Fre1[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fre1[14] <= Fre1[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fre1[15] <= Fre1[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fre1[16] <= Fre1[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fre1[17] <= Fre1[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fre1[18] <= Fre1[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fre1[19] <= Fre1[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fre1[20] <= Fre1[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fre1[21] <= Fre1[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fre1[22] <= Fre1[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fre1[23] <= Fre1[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fre1[24] <= Fre1[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fre1[25] <= Fre1[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fre1[26] <= Fre1[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fre1[27] <= Fre1[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fre1[28] <= Fre1[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fre1[29] <= Fre1[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fre1[30] <= Fre1[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fre1[31] <= Fre1[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fre2[0] <= Fre2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fre2[1] <= Fre2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fre2[2] <= Fre2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fre2[3] <= Fre2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fre2[4] <= Fre2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fre2[5] <= Fre2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fre2[6] <= Fre2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fre2[7] <= Fre2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fre2[8] <= Fre2[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fre2[9] <= Fre2[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fre2[10] <= Fre2[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fre2[11] <= Fre2[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fre2[12] <= Fre2[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fre2[13] <= Fre2[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fre2[14] <= Fre2[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fre2[15] <= Fre2[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fre2[16] <= Fre2[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fre2[17] <= Fre2[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fre2[18] <= Fre2[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fre2[19] <= Fre2[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fre2[20] <= Fre2[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fre2[21] <= Fre2[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fre2[22] <= Fre2[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fre2[23] <= Fre2[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fre2[24] <= Fre2[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fre2[25] <= Fre2[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fre2[26] <= Fre2[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fre2[27] <= Fre2[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fre2[28] <= Fre2[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fre2[29] <= Fre2[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fre2[30] <= Fre2[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fre2[31] <= Fre2[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idx[0] <= idx[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idx[1] <= idx[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
idx[2] <= idx[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TOP|save_hyper:hyper_saver
clk => f2[0].CLK
clk => f2[1].CLK
clk => f2[2].CLK
clk => f2[3].CLK
clk => f2[4].CLK
clk => f2[5].CLK
clk => f2[6].CLK
clk => f2[7].CLK
clk => f2[8].CLK
clk => f2[9].CLK
clk => f2[10].CLK
clk => f2[11].CLK
clk => f2[12].CLK
clk => f2[13].CLK
clk => f2[14].CLK
clk => f2[15].CLK
clk => f2[16].CLK
clk => f2[17].CLK
clk => f2[18].CLK
clk => f2[19].CLK
clk => f2[20].CLK
clk => f2[21].CLK
clk => f2[22].CLK
clk => f2[23].CLK
clk => f2[24].CLK
clk => f2[25].CLK
clk => f2[26].CLK
clk => f2[27].CLK
clk => f2[28].CLK
clk => f2[29].CLK
clk => f2[30].CLK
clk => f2[31].CLK
clk => f1[0].CLK
clk => f1[1].CLK
clk => f1[2].CLK
clk => f1[3].CLK
clk => f1[4].CLK
clk => f1[5].CLK
clk => f1[6].CLK
clk => f1[7].CLK
clk => f1[8].CLK
clk => f1[9].CLK
clk => f1[10].CLK
clk => f1[11].CLK
clk => f1[12].CLK
clk => f1[13].CLK
clk => f1[14].CLK
clk => f1[15].CLK
clk => f1[16].CLK
clk => f1[17].CLK
clk => f1[18].CLK
clk => f1[19].CLK
clk => f1[20].CLK
clk => f1[21].CLK
clk => f1[22].CLK
clk => f1[23].CLK
clk => f1[24].CLK
clk => f1[25].CLK
clk => f1[26].CLK
clk => f1[27].CLK
clk => f1[28].CLK
clk => f1[29].CLK
clk => f1[30].CLK
clk => f1[31].CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clk => count[10].CLK
rst_n => f2[0].ACLR
rst_n => f2[1].ACLR
rst_n => f2[2].ACLR
rst_n => f2[3].ACLR
rst_n => f2[4].ACLR
rst_n => f2[5].ACLR
rst_n => f2[6].ACLR
rst_n => f2[7].ACLR
rst_n => f2[8].ACLR
rst_n => f2[9].ACLR
rst_n => f2[10].ACLR
rst_n => f2[11].ACLR
rst_n => f2[12].ACLR
rst_n => f2[13].ACLR
rst_n => f2[14].ACLR
rst_n => f2[15].ACLR
rst_n => f2[16].ACLR
rst_n => f2[17].ACLR
rst_n => f2[18].ACLR
rst_n => f2[19].ACLR
rst_n => f2[20].ACLR
rst_n => f2[21].ACLR
rst_n => f2[22].ACLR
rst_n => f2[23].ACLR
rst_n => f2[24].ACLR
rst_n => f2[25].ACLR
rst_n => f2[26].ACLR
rst_n => f2[27].ACLR
rst_n => f2[28].ACLR
rst_n => f2[29].ACLR
rst_n => f2[30].ACLR
rst_n => f2[31].ACLR
rst_n => f1[0].ACLR
rst_n => f1[1].ACLR
rst_n => f1[2].ACLR
rst_n => f1[3].ACLR
rst_n => f1[4].ACLR
rst_n => f1[5].ACLR
rst_n => f1[6].ACLR
rst_n => f1[7].ACLR
rst_n => f1[8].ACLR
rst_n => f1[9].ACLR
rst_n => f1[10].ACLR
rst_n => f1[11].ACLR
rst_n => f1[12].ACLR
rst_n => f1[13].ACLR
rst_n => f1[14].ACLR
rst_n => f1[15].ACLR
rst_n => f1[16].ACLR
rst_n => f1[17].ACLR
rst_n => f1[18].ACLR
rst_n => f1[19].ACLR
rst_n => f1[20].ACLR
rst_n => f1[21].ACLR
rst_n => f1[22].ACLR
rst_n => f1[23].ACLR
rst_n => f1[24].ACLR
rst_n => f1[25].ACLR
rst_n => f1[26].ACLR
rst_n => f1[27].ACLR
rst_n => f1[28].ACLR
rst_n => f1[29].ACLR
rst_n => f1[30].ACLR
rst_n => f1[31].ACLR
rst_n => count[0].ACLR
rst_n => count[1].ACLR
rst_n => count[2].ACLR
rst_n => count[3].ACLR
rst_n => count[4].ACLR
rst_n => count[5].ACLR
rst_n => count[6].ACLR
rst_n => count[7].ACLR
rst_n => count[8].ACLR
rst_n => count[9].ACLR
rst_n => count[10].ACLR
en => f1.OUTPUTSELECT
en => f1.OUTPUTSELECT
en => f1.OUTPUTSELECT
en => f1.OUTPUTSELECT
en => f1.OUTPUTSELECT
en => f1.OUTPUTSELECT
en => f1.OUTPUTSELECT
en => f1.OUTPUTSELECT
en => f1.OUTPUTSELECT
en => f1.OUTPUTSELECT
en => f1.OUTPUTSELECT
en => f1.OUTPUTSELECT
en => f1.OUTPUTSELECT
en => f1.OUTPUTSELECT
en => f1.OUTPUTSELECT
en => f1.OUTPUTSELECT
en => f1.OUTPUTSELECT
en => f1.OUTPUTSELECT
en => f1.OUTPUTSELECT
en => f1.OUTPUTSELECT
en => f1.OUTPUTSELECT
en => f1.OUTPUTSELECT
en => f1.OUTPUTSELECT
en => f1.OUTPUTSELECT
en => f1.OUTPUTSELECT
en => f1.OUTPUTSELECT
en => f1.OUTPUTSELECT
en => f1.OUTPUTSELECT
en => f1.OUTPUTSELECT
en => f1.OUTPUTSELECT
en => f1.OUTPUTSELECT
en => f1.OUTPUTSELECT
en => f2.OUTPUTSELECT
en => f2.OUTPUTSELECT
en => f2.OUTPUTSELECT
en => f2.OUTPUTSELECT
en => f2.OUTPUTSELECT
en => f2.OUTPUTSELECT
en => f2.OUTPUTSELECT
en => f2.OUTPUTSELECT
en => f2.OUTPUTSELECT
en => f2.OUTPUTSELECT
en => f2.OUTPUTSELECT
en => f2.OUTPUTSELECT
en => f2.OUTPUTSELECT
en => f2.OUTPUTSELECT
en => f2.OUTPUTSELECT
en => f2.OUTPUTSELECT
en => f2.OUTPUTSELECT
en => f2.OUTPUTSELECT
en => f2.OUTPUTSELECT
en => f2.OUTPUTSELECT
en => f2.OUTPUTSELECT
en => f2.OUTPUTSELECT
en => f2.OUTPUTSELECT
en => f2.OUTPUTSELECT
en => f2.OUTPUTSELECT
en => f2.OUTPUTSELECT
en => f2.OUTPUTSELECT
en => f2.OUTPUTSELECT
en => f2.OUTPUTSELECT
en => f2.OUTPUTSELECT
en => f2.OUTPUTSELECT
en => f2.OUTPUTSELECT
en => count.OUTPUTSELECT
en => count.OUTPUTSELECT
en => count.OUTPUTSELECT
en => count.OUTPUTSELECT
en => count.OUTPUTSELECT
en => count.OUTPUTSELECT
en => count.OUTPUTSELECT
en => count.OUTPUTSELECT
en => count.OUTPUTSELECT
en => count.OUTPUTSELECT
en => count.OUTPUTSELECT
pi_flag => always0.IN1
pi_flag => count.OUTPUTSELECT
pi_flag => count.OUTPUTSELECT
pi_flag => count.OUTPUTSELECT
pi_flag => count.OUTPUTSELECT
pi_flag => count.OUTPUTSELECT
pi_flag => count.OUTPUTSELECT
pi_flag => count.OUTPUTSELECT
pi_flag => count.OUTPUTSELECT
pi_flag => count.OUTPUTSELECT
pi_flag => count.OUTPUTSELECT
pi_flag => count.OUTPUTSELECT
pi_flag => always1.IN1
pi_flag => always1.IN1
pi_data[0] => f2.DATAB
pi_data[0] => f1.DATAB
pi_data[1] => f2.DATAB
pi_data[1] => f1.DATAB
pi_data[2] => f2.DATAB
pi_data[2] => f1.DATAB
pi_data[3] => f2.DATAB
pi_data[3] => f1.DATAB
pi_data[4] => f2.DATAB
pi_data[4] => f1.DATAB
pi_data[5] => f2.DATAB
pi_data[5] => f1.DATAB
pi_data[6] => f2.DATAB
pi_data[6] => f1.DATAB
pi_data[7] => f2.DATAB
pi_data[7] => f1.DATAB
pi_data[8] => f2.DATAB
pi_data[8] => f1.DATAB
pi_data[9] => f2.DATAB
pi_data[9] => f1.DATAB
pi_data[10] => f2.DATAB
pi_data[10] => f1.DATAB
pi_data[11] => f2.DATAB
pi_data[11] => f1.DATAB
pi_data[12] => f2.DATAB
pi_data[12] => f1.DATAB
pi_data[13] => f2.DATAB
pi_data[13] => f1.DATAB
pi_data[14] => f2.DATAB
pi_data[14] => f1.DATAB
pi_data[15] => f2.DATAB
pi_data[15] => f1.DATAB
pi_data[16] => f2.DATAB
pi_data[16] => f1.DATAB
pi_data[17] => f2.DATAB
pi_data[17] => f1.DATAB
pi_data[18] => f2.DATAB
pi_data[18] => f1.DATAB
pi_data[19] => f2.DATAB
pi_data[19] => f1.DATAB
pi_data[20] => f2.DATAB
pi_data[20] => f1.DATAB
pi_data[21] => f2.DATAB
pi_data[21] => f1.DATAB
pi_data[22] => f2.DATAB
pi_data[22] => f1.DATAB
pi_data[23] => f2.DATAB
pi_data[23] => f1.DATAB
pi_data[24] => f2.DATAB
pi_data[24] => f1.DATAB
pi_data[25] => f2.DATAB
pi_data[25] => f1.DATAB
pi_data[26] => f2.DATAB
pi_data[26] => f1.DATAB
pi_data[27] => f2.DATAB
pi_data[27] => f1.DATAB
pi_data[28] => f2.DATAB
pi_data[28] => f1.DATAB
pi_data[29] => f2.DATAB
pi_data[29] => f1.DATAB
pi_data[30] => f2.DATAB
pi_data[30] => f1.DATAB
pi_data[31] => f2.DATAB
pi_data[31] => f1.DATAB
hyper_f1[0] <= f1[0].DB_MAX_OUTPUT_PORT_TYPE
hyper_f1[1] <= f1[1].DB_MAX_OUTPUT_PORT_TYPE
hyper_f1[2] <= f1[2].DB_MAX_OUTPUT_PORT_TYPE
hyper_f1[3] <= f1[3].DB_MAX_OUTPUT_PORT_TYPE
hyper_f1[4] <= f1[4].DB_MAX_OUTPUT_PORT_TYPE
hyper_f1[5] <= f1[5].DB_MAX_OUTPUT_PORT_TYPE
hyper_f1[6] <= f1[6].DB_MAX_OUTPUT_PORT_TYPE
hyper_f1[7] <= f1[7].DB_MAX_OUTPUT_PORT_TYPE
hyper_f1[8] <= f1[8].DB_MAX_OUTPUT_PORT_TYPE
hyper_f1[9] <= f1[9].DB_MAX_OUTPUT_PORT_TYPE
hyper_f1[10] <= f1[10].DB_MAX_OUTPUT_PORT_TYPE
hyper_f1[11] <= f1[11].DB_MAX_OUTPUT_PORT_TYPE
hyper_f1[12] <= f1[12].DB_MAX_OUTPUT_PORT_TYPE
hyper_f1[13] <= f1[13].DB_MAX_OUTPUT_PORT_TYPE
hyper_f1[14] <= f1[14].DB_MAX_OUTPUT_PORT_TYPE
hyper_f1[15] <= f1[15].DB_MAX_OUTPUT_PORT_TYPE
hyper_f1[16] <= f1[16].DB_MAX_OUTPUT_PORT_TYPE
hyper_f1[17] <= f1[17].DB_MAX_OUTPUT_PORT_TYPE
hyper_f1[18] <= f1[18].DB_MAX_OUTPUT_PORT_TYPE
hyper_f1[19] <= f1[19].DB_MAX_OUTPUT_PORT_TYPE
hyper_f1[20] <= f1[20].DB_MAX_OUTPUT_PORT_TYPE
hyper_f1[21] <= f1[21].DB_MAX_OUTPUT_PORT_TYPE
hyper_f1[22] <= f1[22].DB_MAX_OUTPUT_PORT_TYPE
hyper_f1[23] <= f1[23].DB_MAX_OUTPUT_PORT_TYPE
hyper_f1[24] <= f1[24].DB_MAX_OUTPUT_PORT_TYPE
hyper_f1[25] <= f1[25].DB_MAX_OUTPUT_PORT_TYPE
hyper_f1[26] <= f1[26].DB_MAX_OUTPUT_PORT_TYPE
hyper_f1[27] <= f1[27].DB_MAX_OUTPUT_PORT_TYPE
hyper_f1[28] <= f1[28].DB_MAX_OUTPUT_PORT_TYPE
hyper_f1[29] <= f1[29].DB_MAX_OUTPUT_PORT_TYPE
hyper_f1[30] <= f1[30].DB_MAX_OUTPUT_PORT_TYPE
hyper_f1[31] <= f1[31].DB_MAX_OUTPUT_PORT_TYPE
hyper_f2[0] <= f2[0].DB_MAX_OUTPUT_PORT_TYPE
hyper_f2[1] <= f2[1].DB_MAX_OUTPUT_PORT_TYPE
hyper_f2[2] <= f2[2].DB_MAX_OUTPUT_PORT_TYPE
hyper_f2[3] <= f2[3].DB_MAX_OUTPUT_PORT_TYPE
hyper_f2[4] <= f2[4].DB_MAX_OUTPUT_PORT_TYPE
hyper_f2[5] <= f2[5].DB_MAX_OUTPUT_PORT_TYPE
hyper_f2[6] <= f2[6].DB_MAX_OUTPUT_PORT_TYPE
hyper_f2[7] <= f2[7].DB_MAX_OUTPUT_PORT_TYPE
hyper_f2[8] <= f2[8].DB_MAX_OUTPUT_PORT_TYPE
hyper_f2[9] <= f2[9].DB_MAX_OUTPUT_PORT_TYPE
hyper_f2[10] <= f2[10].DB_MAX_OUTPUT_PORT_TYPE
hyper_f2[11] <= f2[11].DB_MAX_OUTPUT_PORT_TYPE
hyper_f2[12] <= f2[12].DB_MAX_OUTPUT_PORT_TYPE
hyper_f2[13] <= f2[13].DB_MAX_OUTPUT_PORT_TYPE
hyper_f2[14] <= f2[14].DB_MAX_OUTPUT_PORT_TYPE
hyper_f2[15] <= f2[15].DB_MAX_OUTPUT_PORT_TYPE
hyper_f2[16] <= f2[16].DB_MAX_OUTPUT_PORT_TYPE
hyper_f2[17] <= f2[17].DB_MAX_OUTPUT_PORT_TYPE
hyper_f2[18] <= f2[18].DB_MAX_OUTPUT_PORT_TYPE
hyper_f2[19] <= f2[19].DB_MAX_OUTPUT_PORT_TYPE
hyper_f2[20] <= f2[20].DB_MAX_OUTPUT_PORT_TYPE
hyper_f2[21] <= f2[21].DB_MAX_OUTPUT_PORT_TYPE
hyper_f2[22] <= f2[22].DB_MAX_OUTPUT_PORT_TYPE
hyper_f2[23] <= f2[23].DB_MAX_OUTPUT_PORT_TYPE
hyper_f2[24] <= f2[24].DB_MAX_OUTPUT_PORT_TYPE
hyper_f2[25] <= f2[25].DB_MAX_OUTPUT_PORT_TYPE
hyper_f2[26] <= f2[26].DB_MAX_OUTPUT_PORT_TYPE
hyper_f2[27] <= f2[27].DB_MAX_OUTPUT_PORT_TYPE
hyper_f2[28] <= f2[28].DB_MAX_OUTPUT_PORT_TYPE
hyper_f2[29] <= f2[29].DB_MAX_OUTPUT_PORT_TYPE
hyper_f2[30] <= f2[30].DB_MAX_OUTPUT_PORT_TYPE
hyper_f2[31] <= f2[31].DB_MAX_OUTPUT_PORT_TYPE


|TOP|dds:dds_1
clk => clk.IN3
rst_n => forward[0].ACLR
rst_n => forward[1].ACLR
rst_n => forward[2].ACLR
rst_n => forward[3].ACLR
rst_n => forward[4].ACLR
rst_n => forward[5].ACLR
rst_n => forward[6].ACLR
rst_n => forward[7].ACLR
rst_n => forward[8].ACLR
rst_n => forward[9].ACLR
rst_n => forward[10].ACLR
rst_n => forward[11].ACLR
rst_n => forward[12].ACLR
rst_n => forward[13].ACLR
rst_n => forward[14].ACLR
rst_n => forward[15].ACLR
rst_n => forward[16].ACLR
rst_n => forward[17].ACLR
rst_n => forward[18].ACLR
rst_n => forward[19].ACLR
rst_n => forward[20].ACLR
rst_n => forward[21].ACLR
rst_n => forward[22].ACLR
rst_n => forward[23].ACLR
rst_n => forward[24].ACLR
rst_n => forward[25].ACLR
rst_n => forward[26].ACLR
rst_n => forward[27].ACLR
rst_n => forward[28].ACLR
rst_n => forward[29].ACLR
rst_n => forward[30].ACLR
rst_n => forward[31].ACLR
rst_n => AP_dds[0].PRESET
rst_n => AP_dds[1].PRESET
rst_n => AP_dds[2].PRESET
rst_n => AP_dds[3].PRESET
rst_n => AP_dds[4].PRESET
rst_n => AP_dds[5].PRESET
rst_n => AP_dds[6].PRESET
rst_n => AP_dds[7].PRESET
rst_n => AP_dds[8].PRESET
rst_n => AP_dds[9].PRESET
rst_n => AP_dds[10].PRESET
rst_n => AP_dds[11].PRESET
rst_n => AP_dds[12].PRESET
rst_n => AP_dds[13].PRESET
Amp[0] => ~NO_FANOUT~
Amp[1] => ~NO_FANOUT~
Amp[2] => ~NO_FANOUT~
Amp[3] => ~NO_FANOUT~
Amp[4] => ~NO_FANOUT~
Amp[5] => ~NO_FANOUT~
Amp[6] => ~NO_FANOUT~
Amp[7] => ~NO_FANOUT~
Amp[8] => ~NO_FANOUT~
Amp[9] => ~NO_FANOUT~
Amp[10] => ~NO_FANOUT~
Amp[11] => ~NO_FANOUT~
Amp[12] => ~NO_FANOUT~
Amp[13] => ~NO_FANOUT~
Amp[14] => ~NO_FANOUT~
Amp[15] => ~NO_FANOUT~
Amp[16] => ~NO_FANOUT~
Amp[17] => ~NO_FANOUT~
Amp[18] => Mult0.IN13
Amp[19] => Mult0.IN12
Amp[20] => Mult0.IN11
Amp[21] => Mult0.IN10
Amp[22] => Mult0.IN9
Amp[23] => Mult0.IN8
Amp[24] => Mult0.IN7
Amp[25] => Mult0.IN6
Amp[26] => Mult0.IN5
Amp[27] => Mult0.IN4
Amp[28] => Mult0.IN3
Amp[29] => Mult0.IN2
Amp[30] => Mult0.IN1
Amp[31] => Mult0.IN0
Phase[0] => Add2.IN32
Phase[1] => Add2.IN31
Phase[2] => Add2.IN30
Phase[3] => Add2.IN29
Phase[4] => Add2.IN28
Phase[5] => Add2.IN27
Phase[6] => Add2.IN26
Phase[7] => Add2.IN25
Phase[8] => Add2.IN24
Phase[9] => Add2.IN23
Phase[10] => Add2.IN22
Phase[11] => Add2.IN21
Phase[12] => Add2.IN20
Phase[13] => Add2.IN19
Phase[14] => Add2.IN18
Phase[15] => Add2.IN17
Phase[16] => Add2.IN16
Phase[17] => Add2.IN15
Phase[18] => Add2.IN14
Phase[19] => Add2.IN13
Phase[20] => Add2.IN12
Phase[21] => Add2.IN11
Phase[22] => Add2.IN10
Phase[23] => Add2.IN9
Phase[24] => Add2.IN8
Phase[25] => Add2.IN7
Phase[26] => Add2.IN6
Phase[27] => Add2.IN5
Phase[28] => Add2.IN4
Phase[29] => Add2.IN3
Phase[30] => Add2.IN2
Phase[31] => Add2.IN1
Fre[0] => Add0.IN32
Fre[1] => Add0.IN31
Fre[2] => Add0.IN30
Fre[3] => Add0.IN29
Fre[4] => Add0.IN28
Fre[5] => Add0.IN27
Fre[6] => Add0.IN26
Fre[7] => Add0.IN25
Fre[8] => Add0.IN24
Fre[9] => Add0.IN23
Fre[10] => Add0.IN22
Fre[11] => Add0.IN21
Fre[12] => Add0.IN20
Fre[13] => Add0.IN19
Fre[14] => Add0.IN18
Fre[15] => Add0.IN17
Fre[16] => Add0.IN16
Fre[17] => Add0.IN15
Fre[18] => Add0.IN14
Fre[19] => Add0.IN13
Fre[20] => Add0.IN12
Fre[21] => Add0.IN11
Fre[22] => Add0.IN10
Fre[23] => Add0.IN9
Fre[24] => Add0.IN8
Fre[25] => Add0.IN7
Fre[26] => Add0.IN6
Fre[27] => Add0.IN5
Fre[28] => Add0.IN4
Fre[29] => Add0.IN3
Fre[30] => Add0.IN2
Fre[31] => Add0.IN1
refresh => forward.OUTPUTSELECT
refresh => forward.OUTPUTSELECT
refresh => forward.OUTPUTSELECT
refresh => forward.OUTPUTSELECT
refresh => forward.OUTPUTSELECT
refresh => forward.OUTPUTSELECT
refresh => forward.OUTPUTSELECT
refresh => forward.OUTPUTSELECT
refresh => forward.OUTPUTSELECT
refresh => forward.OUTPUTSELECT
refresh => forward.OUTPUTSELECT
refresh => forward.OUTPUTSELECT
refresh => forward.OUTPUTSELECT
refresh => forward.OUTPUTSELECT
refresh => forward.OUTPUTSELECT
refresh => forward.OUTPUTSELECT
refresh => forward.OUTPUTSELECT
refresh => forward.OUTPUTSELECT
refresh => forward.OUTPUTSELECT
refresh => forward.OUTPUTSELECT
refresh => forward.OUTPUTSELECT
refresh => forward.OUTPUTSELECT
refresh => forward.OUTPUTSELECT
refresh => forward.OUTPUTSELECT
refresh => forward.OUTPUTSELECT
refresh => forward.OUTPUTSELECT
refresh => forward.OUTPUTSELECT
refresh => forward.OUTPUTSELECT
refresh => forward.OUTPUTSELECT
refresh => forward.OUTPUTSELECT
refresh => forward.OUTPUTSELECT
refresh => forward.OUTPUTSELECT
mode => dds_o1[13].OUTPUTSELECT
mode => dds_o1[12].OUTPUTSELECT
mode => dds_o1[11].OUTPUTSELECT
mode => dds_o1[10].OUTPUTSELECT
mode => dds_o1[9].OUTPUTSELECT
mode => dds_o1[8].OUTPUTSELECT
mode => dds_o1[7].OUTPUTSELECT
mode => dds_o1[6].OUTPUTSELECT
mode => dds_o1[5].OUTPUTSELECT
mode => dds_o1[4].OUTPUTSELECT
mode => dds_o1[3].OUTPUTSELECT
mode => dds_o1[2].OUTPUTSELECT
mode => dds_o1[1].OUTPUTSELECT
mode => dds_o1[0].OUTPUTSELECT
adjust[0] => Add1.IN32
adjust[1] => Add1.IN31
adjust[2] => Add1.IN30
adjust[3] => Add1.IN29
adjust[4] => Add1.IN28
adjust[5] => Add1.IN27
adjust[6] => Add1.IN26
adjust[7] => Add1.IN25
adjust[8] => Add1.IN24
adjust[9] => Add1.IN23
adjust[10] => Add1.IN22
adjust[11] => Add1.IN21
adjust[12] => Add1.IN20
adjust[13] => Add1.IN19
adjust[14] => Add1.IN18
adjust[15] => Add1.IN17
adjust[16] => Add1.IN16
adjust[17] => Add1.IN15
adjust[18] => Add1.IN14
adjust[19] => Add1.IN13
adjust[20] => Add1.IN12
adjust[21] => Add1.IN11
adjust[22] => Add1.IN10
adjust[23] => Add1.IN9
adjust[24] => Add1.IN8
adjust[25] => Add1.IN7
adjust[26] => Add1.IN6
adjust[27] => Add1.IN5
adjust[28] => Add1.IN4
adjust[29] => Add1.IN3
adjust[30] => Add1.IN2
adjust[31] => Add1.IN1
A_J => dds_o.OUTPUTSELECT
A_J => dds_o.OUTPUTSELECT
A_J => dds_o.OUTPUTSELECT
A_J => dds_o.OUTPUTSELECT
A_J => dds_o.OUTPUTSELECT
A_J => dds_o.OUTPUTSELECT
A_J => dds_o.OUTPUTSELECT
A_J => dds_o.OUTPUTSELECT
A_J => dds_o.OUTPUTSELECT
A_J => dds_o.OUTPUTSELECT
A_J => dds_o.OUTPUTSELECT
A_J => dds_o.OUTPUTSELECT
A_J => dds_o.OUTPUTSELECT
A_J => dds_o.OUTPUTSELECT
sin_o[0] <= myrom:sin.q
sin_o[1] <= myrom:sin.q
sin_o[2] <= myrom:sin.q
sin_o[3] <= myrom:sin.q
sin_o[4] <= myrom:sin.q
sin_o[5] <= myrom:sin.q
sin_o[6] <= myrom:sin.q
sin_o[7] <= myrom:sin.q
sin_o[8] <= myrom:sin.q
sin_o[9] <= myrom:sin.q
sin_o[10] <= myrom:sin.q
sin_o[11] <= myrom:sin.q
sin_o[12] <= myrom:sin.q
sin_o[13] <= myrom:sin.q
cos_o[0] <= myrom:cos.q
cos_o[1] <= myrom:cos.q
cos_o[2] <= myrom:cos.q
cos_o[3] <= myrom:cos.q
cos_o[4] <= myrom:cos.q
cos_o[5] <= myrom:cos.q
cos_o[6] <= myrom:cos.q
cos_o[7] <= myrom:cos.q
cos_o[8] <= myrom:cos.q
cos_o[9] <= myrom:cos.q
cos_o[10] <= myrom:cos.q
cos_o[11] <= myrom:cos.q
cos_o[12] <= myrom:cos.q
cos_o[13] <= myrom:cos.q
dds_o[0] <= dds_o.DB_MAX_OUTPUT_PORT_TYPE
dds_o[1] <= dds_o.DB_MAX_OUTPUT_PORT_TYPE
dds_o[2] <= dds_o.DB_MAX_OUTPUT_PORT_TYPE
dds_o[3] <= dds_o.DB_MAX_OUTPUT_PORT_TYPE
dds_o[4] <= dds_o.DB_MAX_OUTPUT_PORT_TYPE
dds_o[5] <= dds_o.DB_MAX_OUTPUT_PORT_TYPE
dds_o[6] <= dds_o.DB_MAX_OUTPUT_PORT_TYPE
dds_o[7] <= dds_o.DB_MAX_OUTPUT_PORT_TYPE
dds_o[8] <= dds_o.DB_MAX_OUTPUT_PORT_TYPE
dds_o[9] <= dds_o.DB_MAX_OUTPUT_PORT_TYPE
dds_o[10] <= dds_o.DB_MAX_OUTPUT_PORT_TYPE
dds_o[11] <= dds_o.DB_MAX_OUTPUT_PORT_TYPE
dds_o[12] <= dds_o.DB_MAX_OUTPUT_PORT_TYPE
dds_o[13] <= dds_o.DB_MAX_OUTPUT_PORT_TYPE


|TOP|dds:dds_1|myrom:sin
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a


|TOP|dds:dds_1|myrom:sin|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_o291:auto_generated.address_a[0]
address_a[1] => altsyncram_o291:auto_generated.address_a[1]
address_a[2] => altsyncram_o291:auto_generated.address_a[2]
address_a[3] => altsyncram_o291:auto_generated.address_a[3]
address_a[4] => altsyncram_o291:auto_generated.address_a[4]
address_a[5] => altsyncram_o291:auto_generated.address_a[5]
address_a[6] => altsyncram_o291:auto_generated.address_a[6]
address_a[7] => altsyncram_o291:auto_generated.address_a[7]
address_a[8] => altsyncram_o291:auto_generated.address_a[8]
address_a[9] => altsyncram_o291:auto_generated.address_a[9]
address_a[10] => altsyncram_o291:auto_generated.address_a[10]
address_a[11] => altsyncram_o291:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_o291:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_o291:auto_generated.q_a[0]
q_a[1] <= altsyncram_o291:auto_generated.q_a[1]
q_a[2] <= altsyncram_o291:auto_generated.q_a[2]
q_a[3] <= altsyncram_o291:auto_generated.q_a[3]
q_a[4] <= altsyncram_o291:auto_generated.q_a[4]
q_a[5] <= altsyncram_o291:auto_generated.q_a[5]
q_a[6] <= altsyncram_o291:auto_generated.q_a[6]
q_a[7] <= altsyncram_o291:auto_generated.q_a[7]
q_a[8] <= altsyncram_o291:auto_generated.q_a[8]
q_a[9] <= altsyncram_o291:auto_generated.q_a[9]
q_a[10] <= altsyncram_o291:auto_generated.q_a[10]
q_a[11] <= altsyncram_o291:auto_generated.q_a[11]
q_a[12] <= altsyncram_o291:auto_generated.q_a[12]
q_a[13] <= altsyncram_o291:auto_generated.q_a[13]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|TOP|dds:dds_1|myrom:sin|altsyncram:altsyncram_component|altsyncram_o291:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT


|TOP|dds:dds_1|myrom:cos
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a


|TOP|dds:dds_1|myrom:cos|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_o291:auto_generated.address_a[0]
address_a[1] => altsyncram_o291:auto_generated.address_a[1]
address_a[2] => altsyncram_o291:auto_generated.address_a[2]
address_a[3] => altsyncram_o291:auto_generated.address_a[3]
address_a[4] => altsyncram_o291:auto_generated.address_a[4]
address_a[5] => altsyncram_o291:auto_generated.address_a[5]
address_a[6] => altsyncram_o291:auto_generated.address_a[6]
address_a[7] => altsyncram_o291:auto_generated.address_a[7]
address_a[8] => altsyncram_o291:auto_generated.address_a[8]
address_a[9] => altsyncram_o291:auto_generated.address_a[9]
address_a[10] => altsyncram_o291:auto_generated.address_a[10]
address_a[11] => altsyncram_o291:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_o291:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_o291:auto_generated.q_a[0]
q_a[1] <= altsyncram_o291:auto_generated.q_a[1]
q_a[2] <= altsyncram_o291:auto_generated.q_a[2]
q_a[3] <= altsyncram_o291:auto_generated.q_a[3]
q_a[4] <= altsyncram_o291:auto_generated.q_a[4]
q_a[5] <= altsyncram_o291:auto_generated.q_a[5]
q_a[6] <= altsyncram_o291:auto_generated.q_a[6]
q_a[7] <= altsyncram_o291:auto_generated.q_a[7]
q_a[8] <= altsyncram_o291:auto_generated.q_a[8]
q_a[9] <= altsyncram_o291:auto_generated.q_a[9]
q_a[10] <= altsyncram_o291:auto_generated.q_a[10]
q_a[11] <= altsyncram_o291:auto_generated.q_a[11]
q_a[12] <= altsyncram_o291:auto_generated.q_a[12]
q_a[13] <= altsyncram_o291:auto_generated.q_a[13]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|TOP|dds:dds_1|myrom:cos|altsyncram:altsyncram_component|altsyncram_o291:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT


|TOP|dds:dds_1|myrom:dds_sin_out
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a


|TOP|dds:dds_1|myrom:dds_sin_out|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_o291:auto_generated.address_a[0]
address_a[1] => altsyncram_o291:auto_generated.address_a[1]
address_a[2] => altsyncram_o291:auto_generated.address_a[2]
address_a[3] => altsyncram_o291:auto_generated.address_a[3]
address_a[4] => altsyncram_o291:auto_generated.address_a[4]
address_a[5] => altsyncram_o291:auto_generated.address_a[5]
address_a[6] => altsyncram_o291:auto_generated.address_a[6]
address_a[7] => altsyncram_o291:auto_generated.address_a[7]
address_a[8] => altsyncram_o291:auto_generated.address_a[8]
address_a[9] => altsyncram_o291:auto_generated.address_a[9]
address_a[10] => altsyncram_o291:auto_generated.address_a[10]
address_a[11] => altsyncram_o291:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_o291:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_o291:auto_generated.q_a[0]
q_a[1] <= altsyncram_o291:auto_generated.q_a[1]
q_a[2] <= altsyncram_o291:auto_generated.q_a[2]
q_a[3] <= altsyncram_o291:auto_generated.q_a[3]
q_a[4] <= altsyncram_o291:auto_generated.q_a[4]
q_a[5] <= altsyncram_o291:auto_generated.q_a[5]
q_a[6] <= altsyncram_o291:auto_generated.q_a[6]
q_a[7] <= altsyncram_o291:auto_generated.q_a[7]
q_a[8] <= altsyncram_o291:auto_generated.q_a[8]
q_a[9] <= altsyncram_o291:auto_generated.q_a[9]
q_a[10] <= altsyncram_o291:auto_generated.q_a[10]
q_a[11] <= altsyncram_o291:auto_generated.q_a[11]
q_a[12] <= altsyncram_o291:auto_generated.q_a[12]
q_a[13] <= altsyncram_o291:auto_generated.q_a[13]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|TOP|dds:dds_1|myrom:dds_sin_out|altsyncram:altsyncram_component|altsyncram_o291:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT


|TOP|dds:dds_2
clk => clk.IN3
rst_n => forward[0].ACLR
rst_n => forward[1].ACLR
rst_n => forward[2].ACLR
rst_n => forward[3].ACLR
rst_n => forward[4].ACLR
rst_n => forward[5].ACLR
rst_n => forward[6].ACLR
rst_n => forward[7].ACLR
rst_n => forward[8].ACLR
rst_n => forward[9].ACLR
rst_n => forward[10].ACLR
rst_n => forward[11].ACLR
rst_n => forward[12].ACLR
rst_n => forward[13].ACLR
rst_n => forward[14].ACLR
rst_n => forward[15].ACLR
rst_n => forward[16].ACLR
rst_n => forward[17].ACLR
rst_n => forward[18].ACLR
rst_n => forward[19].ACLR
rst_n => forward[20].ACLR
rst_n => forward[21].ACLR
rst_n => forward[22].ACLR
rst_n => forward[23].ACLR
rst_n => forward[24].ACLR
rst_n => forward[25].ACLR
rst_n => forward[26].ACLR
rst_n => forward[27].ACLR
rst_n => forward[28].ACLR
rst_n => forward[29].ACLR
rst_n => forward[30].ACLR
rst_n => forward[31].ACLR
rst_n => AP_dds[0].PRESET
rst_n => AP_dds[1].PRESET
rst_n => AP_dds[2].PRESET
rst_n => AP_dds[3].PRESET
rst_n => AP_dds[4].PRESET
rst_n => AP_dds[5].PRESET
rst_n => AP_dds[6].PRESET
rst_n => AP_dds[7].PRESET
rst_n => AP_dds[8].PRESET
rst_n => AP_dds[9].PRESET
rst_n => AP_dds[10].PRESET
rst_n => AP_dds[11].PRESET
rst_n => AP_dds[12].PRESET
rst_n => AP_dds[13].PRESET
Amp[0] => ~NO_FANOUT~
Amp[1] => ~NO_FANOUT~
Amp[2] => ~NO_FANOUT~
Amp[3] => ~NO_FANOUT~
Amp[4] => ~NO_FANOUT~
Amp[5] => ~NO_FANOUT~
Amp[6] => ~NO_FANOUT~
Amp[7] => ~NO_FANOUT~
Amp[8] => ~NO_FANOUT~
Amp[9] => ~NO_FANOUT~
Amp[10] => ~NO_FANOUT~
Amp[11] => ~NO_FANOUT~
Amp[12] => ~NO_FANOUT~
Amp[13] => ~NO_FANOUT~
Amp[14] => ~NO_FANOUT~
Amp[15] => ~NO_FANOUT~
Amp[16] => ~NO_FANOUT~
Amp[17] => ~NO_FANOUT~
Amp[18] => Mult0.IN13
Amp[19] => Mult0.IN12
Amp[20] => Mult0.IN11
Amp[21] => Mult0.IN10
Amp[22] => Mult0.IN9
Amp[23] => Mult0.IN8
Amp[24] => Mult0.IN7
Amp[25] => Mult0.IN6
Amp[26] => Mult0.IN5
Amp[27] => Mult0.IN4
Amp[28] => Mult0.IN3
Amp[29] => Mult0.IN2
Amp[30] => Mult0.IN1
Amp[31] => Mult0.IN0
Phase[0] => Add2.IN32
Phase[1] => Add2.IN31
Phase[2] => Add2.IN30
Phase[3] => Add2.IN29
Phase[4] => Add2.IN28
Phase[5] => Add2.IN27
Phase[6] => Add2.IN26
Phase[7] => Add2.IN25
Phase[8] => Add2.IN24
Phase[9] => Add2.IN23
Phase[10] => Add2.IN22
Phase[11] => Add2.IN21
Phase[12] => Add2.IN20
Phase[13] => Add2.IN19
Phase[14] => Add2.IN18
Phase[15] => Add2.IN17
Phase[16] => Add2.IN16
Phase[17] => Add2.IN15
Phase[18] => Add2.IN14
Phase[19] => Add2.IN13
Phase[20] => Add2.IN12
Phase[21] => Add2.IN11
Phase[22] => Add2.IN10
Phase[23] => Add2.IN9
Phase[24] => Add2.IN8
Phase[25] => Add2.IN7
Phase[26] => Add2.IN6
Phase[27] => Add2.IN5
Phase[28] => Add2.IN4
Phase[29] => Add2.IN3
Phase[30] => Add2.IN2
Phase[31] => Add2.IN1
Fre[0] => Add0.IN32
Fre[1] => Add0.IN31
Fre[2] => Add0.IN30
Fre[3] => Add0.IN29
Fre[4] => Add0.IN28
Fre[5] => Add0.IN27
Fre[6] => Add0.IN26
Fre[7] => Add0.IN25
Fre[8] => Add0.IN24
Fre[9] => Add0.IN23
Fre[10] => Add0.IN22
Fre[11] => Add0.IN21
Fre[12] => Add0.IN20
Fre[13] => Add0.IN19
Fre[14] => Add0.IN18
Fre[15] => Add0.IN17
Fre[16] => Add0.IN16
Fre[17] => Add0.IN15
Fre[18] => Add0.IN14
Fre[19] => Add0.IN13
Fre[20] => Add0.IN12
Fre[21] => Add0.IN11
Fre[22] => Add0.IN10
Fre[23] => Add0.IN9
Fre[24] => Add0.IN8
Fre[25] => Add0.IN7
Fre[26] => Add0.IN6
Fre[27] => Add0.IN5
Fre[28] => Add0.IN4
Fre[29] => Add0.IN3
Fre[30] => Add0.IN2
Fre[31] => Add0.IN1
refresh => forward.OUTPUTSELECT
refresh => forward.OUTPUTSELECT
refresh => forward.OUTPUTSELECT
refresh => forward.OUTPUTSELECT
refresh => forward.OUTPUTSELECT
refresh => forward.OUTPUTSELECT
refresh => forward.OUTPUTSELECT
refresh => forward.OUTPUTSELECT
refresh => forward.OUTPUTSELECT
refresh => forward.OUTPUTSELECT
refresh => forward.OUTPUTSELECT
refresh => forward.OUTPUTSELECT
refresh => forward.OUTPUTSELECT
refresh => forward.OUTPUTSELECT
refresh => forward.OUTPUTSELECT
refresh => forward.OUTPUTSELECT
refresh => forward.OUTPUTSELECT
refresh => forward.OUTPUTSELECT
refresh => forward.OUTPUTSELECT
refresh => forward.OUTPUTSELECT
refresh => forward.OUTPUTSELECT
refresh => forward.OUTPUTSELECT
refresh => forward.OUTPUTSELECT
refresh => forward.OUTPUTSELECT
refresh => forward.OUTPUTSELECT
refresh => forward.OUTPUTSELECT
refresh => forward.OUTPUTSELECT
refresh => forward.OUTPUTSELECT
refresh => forward.OUTPUTSELECT
refresh => forward.OUTPUTSELECT
refresh => forward.OUTPUTSELECT
refresh => forward.OUTPUTSELECT
mode => dds_o1[13].OUTPUTSELECT
mode => dds_o1[12].OUTPUTSELECT
mode => dds_o1[11].OUTPUTSELECT
mode => dds_o1[10].OUTPUTSELECT
mode => dds_o1[9].OUTPUTSELECT
mode => dds_o1[8].OUTPUTSELECT
mode => dds_o1[7].OUTPUTSELECT
mode => dds_o1[6].OUTPUTSELECT
mode => dds_o1[5].OUTPUTSELECT
mode => dds_o1[4].OUTPUTSELECT
mode => dds_o1[3].OUTPUTSELECT
mode => dds_o1[2].OUTPUTSELECT
mode => dds_o1[1].OUTPUTSELECT
mode => dds_o1[0].OUTPUTSELECT
adjust[0] => Add1.IN32
adjust[1] => Add1.IN31
adjust[2] => Add1.IN30
adjust[3] => Add1.IN29
adjust[4] => Add1.IN28
adjust[5] => Add1.IN27
adjust[6] => Add1.IN26
adjust[7] => Add1.IN25
adjust[8] => Add1.IN24
adjust[9] => Add1.IN23
adjust[10] => Add1.IN22
adjust[11] => Add1.IN21
adjust[12] => Add1.IN20
adjust[13] => Add1.IN19
adjust[14] => Add1.IN18
adjust[15] => Add1.IN17
adjust[16] => Add1.IN16
adjust[17] => Add1.IN15
adjust[18] => Add1.IN14
adjust[19] => Add1.IN13
adjust[20] => Add1.IN12
adjust[21] => Add1.IN11
adjust[22] => Add1.IN10
adjust[23] => Add1.IN9
adjust[24] => Add1.IN8
adjust[25] => Add1.IN7
adjust[26] => Add1.IN6
adjust[27] => Add1.IN5
adjust[28] => Add1.IN4
adjust[29] => Add1.IN3
adjust[30] => Add1.IN2
adjust[31] => Add1.IN1
A_J => dds_o.OUTPUTSELECT
A_J => dds_o.OUTPUTSELECT
A_J => dds_o.OUTPUTSELECT
A_J => dds_o.OUTPUTSELECT
A_J => dds_o.OUTPUTSELECT
A_J => dds_o.OUTPUTSELECT
A_J => dds_o.OUTPUTSELECT
A_J => dds_o.OUTPUTSELECT
A_J => dds_o.OUTPUTSELECT
A_J => dds_o.OUTPUTSELECT
A_J => dds_o.OUTPUTSELECT
A_J => dds_o.OUTPUTSELECT
A_J => dds_o.OUTPUTSELECT
A_J => dds_o.OUTPUTSELECT
sin_o[0] <= myrom:sin.q
sin_o[1] <= myrom:sin.q
sin_o[2] <= myrom:sin.q
sin_o[3] <= myrom:sin.q
sin_o[4] <= myrom:sin.q
sin_o[5] <= myrom:sin.q
sin_o[6] <= myrom:sin.q
sin_o[7] <= myrom:sin.q
sin_o[8] <= myrom:sin.q
sin_o[9] <= myrom:sin.q
sin_o[10] <= myrom:sin.q
sin_o[11] <= myrom:sin.q
sin_o[12] <= myrom:sin.q
sin_o[13] <= myrom:sin.q
cos_o[0] <= myrom:cos.q
cos_o[1] <= myrom:cos.q
cos_o[2] <= myrom:cos.q
cos_o[3] <= myrom:cos.q
cos_o[4] <= myrom:cos.q
cos_o[5] <= myrom:cos.q
cos_o[6] <= myrom:cos.q
cos_o[7] <= myrom:cos.q
cos_o[8] <= myrom:cos.q
cos_o[9] <= myrom:cos.q
cos_o[10] <= myrom:cos.q
cos_o[11] <= myrom:cos.q
cos_o[12] <= myrom:cos.q
cos_o[13] <= myrom:cos.q
dds_o[0] <= dds_o.DB_MAX_OUTPUT_PORT_TYPE
dds_o[1] <= dds_o.DB_MAX_OUTPUT_PORT_TYPE
dds_o[2] <= dds_o.DB_MAX_OUTPUT_PORT_TYPE
dds_o[3] <= dds_o.DB_MAX_OUTPUT_PORT_TYPE
dds_o[4] <= dds_o.DB_MAX_OUTPUT_PORT_TYPE
dds_o[5] <= dds_o.DB_MAX_OUTPUT_PORT_TYPE
dds_o[6] <= dds_o.DB_MAX_OUTPUT_PORT_TYPE
dds_o[7] <= dds_o.DB_MAX_OUTPUT_PORT_TYPE
dds_o[8] <= dds_o.DB_MAX_OUTPUT_PORT_TYPE
dds_o[9] <= dds_o.DB_MAX_OUTPUT_PORT_TYPE
dds_o[10] <= dds_o.DB_MAX_OUTPUT_PORT_TYPE
dds_o[11] <= dds_o.DB_MAX_OUTPUT_PORT_TYPE
dds_o[12] <= dds_o.DB_MAX_OUTPUT_PORT_TYPE
dds_o[13] <= dds_o.DB_MAX_OUTPUT_PORT_TYPE


|TOP|dds:dds_2|myrom:sin
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a


|TOP|dds:dds_2|myrom:sin|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_o291:auto_generated.address_a[0]
address_a[1] => altsyncram_o291:auto_generated.address_a[1]
address_a[2] => altsyncram_o291:auto_generated.address_a[2]
address_a[3] => altsyncram_o291:auto_generated.address_a[3]
address_a[4] => altsyncram_o291:auto_generated.address_a[4]
address_a[5] => altsyncram_o291:auto_generated.address_a[5]
address_a[6] => altsyncram_o291:auto_generated.address_a[6]
address_a[7] => altsyncram_o291:auto_generated.address_a[7]
address_a[8] => altsyncram_o291:auto_generated.address_a[8]
address_a[9] => altsyncram_o291:auto_generated.address_a[9]
address_a[10] => altsyncram_o291:auto_generated.address_a[10]
address_a[11] => altsyncram_o291:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_o291:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_o291:auto_generated.q_a[0]
q_a[1] <= altsyncram_o291:auto_generated.q_a[1]
q_a[2] <= altsyncram_o291:auto_generated.q_a[2]
q_a[3] <= altsyncram_o291:auto_generated.q_a[3]
q_a[4] <= altsyncram_o291:auto_generated.q_a[4]
q_a[5] <= altsyncram_o291:auto_generated.q_a[5]
q_a[6] <= altsyncram_o291:auto_generated.q_a[6]
q_a[7] <= altsyncram_o291:auto_generated.q_a[7]
q_a[8] <= altsyncram_o291:auto_generated.q_a[8]
q_a[9] <= altsyncram_o291:auto_generated.q_a[9]
q_a[10] <= altsyncram_o291:auto_generated.q_a[10]
q_a[11] <= altsyncram_o291:auto_generated.q_a[11]
q_a[12] <= altsyncram_o291:auto_generated.q_a[12]
q_a[13] <= altsyncram_o291:auto_generated.q_a[13]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|TOP|dds:dds_2|myrom:sin|altsyncram:altsyncram_component|altsyncram_o291:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT


|TOP|dds:dds_2|myrom:cos
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a


|TOP|dds:dds_2|myrom:cos|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_o291:auto_generated.address_a[0]
address_a[1] => altsyncram_o291:auto_generated.address_a[1]
address_a[2] => altsyncram_o291:auto_generated.address_a[2]
address_a[3] => altsyncram_o291:auto_generated.address_a[3]
address_a[4] => altsyncram_o291:auto_generated.address_a[4]
address_a[5] => altsyncram_o291:auto_generated.address_a[5]
address_a[6] => altsyncram_o291:auto_generated.address_a[6]
address_a[7] => altsyncram_o291:auto_generated.address_a[7]
address_a[8] => altsyncram_o291:auto_generated.address_a[8]
address_a[9] => altsyncram_o291:auto_generated.address_a[9]
address_a[10] => altsyncram_o291:auto_generated.address_a[10]
address_a[11] => altsyncram_o291:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_o291:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_o291:auto_generated.q_a[0]
q_a[1] <= altsyncram_o291:auto_generated.q_a[1]
q_a[2] <= altsyncram_o291:auto_generated.q_a[2]
q_a[3] <= altsyncram_o291:auto_generated.q_a[3]
q_a[4] <= altsyncram_o291:auto_generated.q_a[4]
q_a[5] <= altsyncram_o291:auto_generated.q_a[5]
q_a[6] <= altsyncram_o291:auto_generated.q_a[6]
q_a[7] <= altsyncram_o291:auto_generated.q_a[7]
q_a[8] <= altsyncram_o291:auto_generated.q_a[8]
q_a[9] <= altsyncram_o291:auto_generated.q_a[9]
q_a[10] <= altsyncram_o291:auto_generated.q_a[10]
q_a[11] <= altsyncram_o291:auto_generated.q_a[11]
q_a[12] <= altsyncram_o291:auto_generated.q_a[12]
q_a[13] <= altsyncram_o291:auto_generated.q_a[13]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|TOP|dds:dds_2|myrom:cos|altsyncram:altsyncram_component|altsyncram_o291:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT


|TOP|dds:dds_2|myrom:dds_sin_out
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a


|TOP|dds:dds_2|myrom:dds_sin_out|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_o291:auto_generated.address_a[0]
address_a[1] => altsyncram_o291:auto_generated.address_a[1]
address_a[2] => altsyncram_o291:auto_generated.address_a[2]
address_a[3] => altsyncram_o291:auto_generated.address_a[3]
address_a[4] => altsyncram_o291:auto_generated.address_a[4]
address_a[5] => altsyncram_o291:auto_generated.address_a[5]
address_a[6] => altsyncram_o291:auto_generated.address_a[6]
address_a[7] => altsyncram_o291:auto_generated.address_a[7]
address_a[8] => altsyncram_o291:auto_generated.address_a[8]
address_a[9] => altsyncram_o291:auto_generated.address_a[9]
address_a[10] => altsyncram_o291:auto_generated.address_a[10]
address_a[11] => altsyncram_o291:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_o291:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_o291:auto_generated.q_a[0]
q_a[1] <= altsyncram_o291:auto_generated.q_a[1]
q_a[2] <= altsyncram_o291:auto_generated.q_a[2]
q_a[3] <= altsyncram_o291:auto_generated.q_a[3]
q_a[4] <= altsyncram_o291:auto_generated.q_a[4]
q_a[5] <= altsyncram_o291:auto_generated.q_a[5]
q_a[6] <= altsyncram_o291:auto_generated.q_a[6]
q_a[7] <= altsyncram_o291:auto_generated.q_a[7]
q_a[8] <= altsyncram_o291:auto_generated.q_a[8]
q_a[9] <= altsyncram_o291:auto_generated.q_a[9]
q_a[10] <= altsyncram_o291:auto_generated.q_a[10]
q_a[11] <= altsyncram_o291:auto_generated.q_a[11]
q_a[12] <= altsyncram_o291:auto_generated.q_a[12]
q_a[13] <= altsyncram_o291:auto_generated.q_a[13]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|TOP|dds:dds_2|myrom:dds_sin_out|altsyncram:altsyncram_component|altsyncram_o291:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT


|TOP|PL_top:PL1
clk => clk.IN4
rst_n => rst_n.IN4
data_in[0] => data_b2[0].IN2
data_in[1] => data_b2[1].IN2
data_in[2] => data_b2[2].IN2
data_in[3] => Add0.IN18
data_in[3] => Add1.IN18
data_in[4] => Add0.IN17
data_in[4] => Add1.IN17
data_in[5] => Add0.IN16
data_in[5] => Add1.IN16
data_in[6] => Add0.IN15
data_in[6] => Add1.IN15
data_in[7] => Add0.IN14
data_in[7] => Add1.IN14
data_in[8] => Add0.IN13
data_in[8] => Add1.IN13
data_in[9] => Add0.IN12
data_in[9] => Add1.IN12
data_in[10] => Add0.IN11
data_in[10] => Add1.IN11
data_in[11] => Add0.IN10
data_in[11] => Add1.IN10
sin[0] => ~NO_FANOUT~
sin[1] => ~NO_FANOUT~
sin[2] => data_a1[0].IN1
sin[3] => data_a1[1].IN1
sin[4] => data_a1[2].IN1
sin[5] => data_a1[3].IN1
sin[6] => data_a1[4].IN1
sin[7] => data_a1[5].IN1
sin[8] => data_a1[6].IN1
sin[9] => data_a1[7].IN1
sin[10] => data_a1[8].IN1
sin[11] => data_a1[9].IN1
sin[12] => data_a1[10].IN1
sin[13] => data_a1[11].IN1
cos[0] => ~NO_FANOUT~
cos[1] => ~NO_FANOUT~
cos[2] => data_a2[0].IN1
cos[3] => data_a2[1].IN1
cos[4] => data_a2[2].IN1
cos[5] => data_a2[3].IN1
cos[6] => data_a2[4].IN1
cos[7] => data_a2[5].IN1
cos[8] => data_a2[6].IN1
cos[9] => data_a2[7].IN1
cos[10] => data_a2[8].IN1
cos[11] => data_a2[9].IN1
cos[12] => data_a2[10].IN1
cos[13] => data_a2[11].IN1
Fre[0] => LessThan0.IN64
Fre[1] => LessThan0.IN63
Fre[2] => LessThan0.IN62
Fre[3] => LessThan0.IN61
Fre[4] => LessThan0.IN60
Fre[5] => LessThan0.IN59
Fre[6] => LessThan0.IN58
Fre[7] => LessThan0.IN57
Fre[8] => LessThan0.IN56
Fre[9] => LessThan0.IN55
Fre[10] => LessThan0.IN54
Fre[11] => LessThan0.IN53
Fre[12] => LessThan0.IN52
Fre[13] => LessThan0.IN51
Fre[14] => LessThan0.IN50
Fre[15] => LessThan0.IN49
Fre[16] => LessThan0.IN48
Fre[17] => LessThan0.IN47
Fre[18] => LessThan0.IN46
Fre[19] => LessThan0.IN45
Fre[20] => LessThan0.IN44
Fre[21] => LessThan0.IN43
Fre[22] => LessThan0.IN42
Fre[23] => LessThan0.IN41
Fre[24] => LessThan0.IN40
Fre[25] => LessThan0.IN39
Fre[26] => LessThan0.IN38
Fre[27] => LessThan0.IN37
Fre[28] => LessThan0.IN36
Fre[29] => LessThan0.IN35
Fre[30] => LessThan0.IN34
Fre[31] => LessThan0.IN33
Phase[0] <= Phase_move[0].DB_MAX_OUTPUT_PORT_TYPE
Phase[1] <= Phase_move[1].DB_MAX_OUTPUT_PORT_TYPE
Phase[2] <= Phase_move[2].DB_MAX_OUTPUT_PORT_TYPE
Phase[3] <= Phase_move[3].DB_MAX_OUTPUT_PORT_TYPE
Phase[4] <= Phase_move[4].DB_MAX_OUTPUT_PORT_TYPE
Phase[5] <= Phase_move[5].DB_MAX_OUTPUT_PORT_TYPE
Phase[6] <= Phase_move[6].DB_MAX_OUTPUT_PORT_TYPE
Phase[7] <= Phase_move[7].DB_MAX_OUTPUT_PORT_TYPE
Phase[8] <= Phase_move[8].DB_MAX_OUTPUT_PORT_TYPE
Phase[9] <= Phase_move[9].DB_MAX_OUTPUT_PORT_TYPE
Phase[10] <= Phase_move[10].DB_MAX_OUTPUT_PORT_TYPE
Phase[11] <= Phase_move[11].DB_MAX_OUTPUT_PORT_TYPE
Phase[12] <= Phase_move[12].DB_MAX_OUTPUT_PORT_TYPE
Phase[13] <= Phase_move[13].DB_MAX_OUTPUT_PORT_TYPE
Phase[14] <= Phase_move[14].DB_MAX_OUTPUT_PORT_TYPE
Phase[15] <= Phase_move[15].DB_MAX_OUTPUT_PORT_TYPE
Phase[16] <= Phase_move[16].DB_MAX_OUTPUT_PORT_TYPE
Phase[17] <= Phase_move[17].DB_MAX_OUTPUT_PORT_TYPE
Phase[18] <= Phase_move[18].DB_MAX_OUTPUT_PORT_TYPE
Phase[19] <= Phase_move[19].DB_MAX_OUTPUT_PORT_TYPE
Phase[20] <= Phase_move[20].DB_MAX_OUTPUT_PORT_TYPE
Phase[21] <= Phase_move[21].DB_MAX_OUTPUT_PORT_TYPE
Phase[22] <= Phase_move[22].DB_MAX_OUTPUT_PORT_TYPE
Phase[23] <= Phase_move[23].DB_MAX_OUTPUT_PORT_TYPE
Phase[24] <= Phase_move[24].DB_MAX_OUTPUT_PORT_TYPE
Phase[25] <= Phase_move[25].DB_MAX_OUTPUT_PORT_TYPE
Phase[26] <= Phase_move[26].DB_MAX_OUTPUT_PORT_TYPE
Phase[27] <= Phase_move[27].DB_MAX_OUTPUT_PORT_TYPE
Phase[28] <= Phase_move[28].DB_MAX_OUTPUT_PORT_TYPE
Phase[29] <= Phase_move[29].DB_MAX_OUTPUT_PORT_TYPE
Phase[30] <= Phase_move[30].DB_MAX_OUTPUT_PORT_TYPE
Phase[31] <= Phase_move[31].DB_MAX_OUTPUT_PORT_TYPE
judge <= Lag_filter:Lag_filter2.data_o


|TOP|PL_top:PL1|Multiplier:Multiplier1
clk => ~NO_FANOUT~
rst_n => ~NO_FANOUT~
data_a[0] => data_a[0].IN1
data_a[1] => data_a[1].IN1
data_a[2] => data_a[2].IN1
data_a[3] => data_a[3].IN1
data_a[4] => data_a[4].IN1
data_a[5] => data_a[5].IN1
data_a[6] => data_a[6].IN1
data_a[7] => data_a[7].IN1
data_a[8] => data_a[8].IN1
data_a[9] => data_a[9].IN1
data_a[10] => data_a[10].IN1
data_a[11] => data_a[11].IN1
data_b[0] => data_b[0].IN1
data_b[1] => data_b[1].IN1
data_b[2] => data_b[2].IN1
data_b[3] => data_b[3].IN1
data_b[4] => data_b[4].IN1
data_b[5] => data_b[5].IN1
data_b[6] => data_b[6].IN1
data_b[7] => data_b[7].IN1
data_b[8] => data_b[8].IN1
data_b[9] => data_b[9].IN1
data_b[10] => data_b[10].IN1
data_b[11] => data_b[11].IN1
data_out[0] <= mult:mul.result
data_out[1] <= mult:mul.result
data_out[2] <= mult:mul.result
data_out[3] <= mult:mul.result
data_out[4] <= mult:mul.result
data_out[5] <= mult:mul.result
data_out[6] <= mult:mul.result
data_out[7] <= mult:mul.result
data_out[8] <= mult:mul.result
data_out[9] <= mult:mul.result
data_out[10] <= mult:mul.result
data_out[11] <= mult:mul.result
data_out[12] <= mult:mul.result
data_out[13] <= mult:mul.result
data_out[14] <= mult:mul.result
data_out[15] <= mult:mul.result
data_out[16] <= mult:mul.result
data_out[17] <= mult:mul.result
data_out[18] <= mult:mul.result
data_out[19] <= mult:mul.result
data_out[20] <= mult:mul.result
data_out[21] <= mult:mul.result
data_out[22] <= mult:mul.result
data_out[23] <= mult:mul.result


|TOP|PL_top:PL1|Multiplier:Multiplier1|mult:mul
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
result[0] <= lpm_mult:lpm_mult_component.result
result[1] <= lpm_mult:lpm_mult_component.result
result[2] <= lpm_mult:lpm_mult_component.result
result[3] <= lpm_mult:lpm_mult_component.result
result[4] <= lpm_mult:lpm_mult_component.result
result[5] <= lpm_mult:lpm_mult_component.result
result[6] <= lpm_mult:lpm_mult_component.result
result[7] <= lpm_mult:lpm_mult_component.result
result[8] <= lpm_mult:lpm_mult_component.result
result[9] <= lpm_mult:lpm_mult_component.result
result[10] <= lpm_mult:lpm_mult_component.result
result[11] <= lpm_mult:lpm_mult_component.result
result[12] <= lpm_mult:lpm_mult_component.result
result[13] <= lpm_mult:lpm_mult_component.result
result[14] <= lpm_mult:lpm_mult_component.result
result[15] <= lpm_mult:lpm_mult_component.result
result[16] <= lpm_mult:lpm_mult_component.result
result[17] <= lpm_mult:lpm_mult_component.result
result[18] <= lpm_mult:lpm_mult_component.result
result[19] <= lpm_mult:lpm_mult_component.result
result[20] <= lpm_mult:lpm_mult_component.result
result[21] <= lpm_mult:lpm_mult_component.result
result[22] <= lpm_mult:lpm_mult_component.result
result[23] <= lpm_mult:lpm_mult_component.result


|TOP|PL_top:PL1|Multiplier:Multiplier1|mult:mul|lpm_mult:lpm_mult_component
dataa[0] => mult_e8n:auto_generated.dataa[0]
dataa[1] => mult_e8n:auto_generated.dataa[1]
dataa[2] => mult_e8n:auto_generated.dataa[2]
dataa[3] => mult_e8n:auto_generated.dataa[3]
dataa[4] => mult_e8n:auto_generated.dataa[4]
dataa[5] => mult_e8n:auto_generated.dataa[5]
dataa[6] => mult_e8n:auto_generated.dataa[6]
dataa[7] => mult_e8n:auto_generated.dataa[7]
dataa[8] => mult_e8n:auto_generated.dataa[8]
dataa[9] => mult_e8n:auto_generated.dataa[9]
dataa[10] => mult_e8n:auto_generated.dataa[10]
dataa[11] => mult_e8n:auto_generated.dataa[11]
datab[0] => mult_e8n:auto_generated.datab[0]
datab[1] => mult_e8n:auto_generated.datab[1]
datab[2] => mult_e8n:auto_generated.datab[2]
datab[3] => mult_e8n:auto_generated.datab[3]
datab[4] => mult_e8n:auto_generated.datab[4]
datab[5] => mult_e8n:auto_generated.datab[5]
datab[6] => mult_e8n:auto_generated.datab[6]
datab[7] => mult_e8n:auto_generated.datab[7]
datab[8] => mult_e8n:auto_generated.datab[8]
datab[9] => mult_e8n:auto_generated.datab[9]
datab[10] => mult_e8n:auto_generated.datab[10]
datab[11] => mult_e8n:auto_generated.datab[11]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
clock => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mult_e8n:auto_generated.result[0]
result[1] <= mult_e8n:auto_generated.result[1]
result[2] <= mult_e8n:auto_generated.result[2]
result[3] <= mult_e8n:auto_generated.result[3]
result[4] <= mult_e8n:auto_generated.result[4]
result[5] <= mult_e8n:auto_generated.result[5]
result[6] <= mult_e8n:auto_generated.result[6]
result[7] <= mult_e8n:auto_generated.result[7]
result[8] <= mult_e8n:auto_generated.result[8]
result[9] <= mult_e8n:auto_generated.result[9]
result[10] <= mult_e8n:auto_generated.result[10]
result[11] <= mult_e8n:auto_generated.result[11]
result[12] <= mult_e8n:auto_generated.result[12]
result[13] <= mult_e8n:auto_generated.result[13]
result[14] <= mult_e8n:auto_generated.result[14]
result[15] <= mult_e8n:auto_generated.result[15]
result[16] <= mult_e8n:auto_generated.result[16]
result[17] <= mult_e8n:auto_generated.result[17]
result[18] <= mult_e8n:auto_generated.result[18]
result[19] <= mult_e8n:auto_generated.result[19]
result[20] <= mult_e8n:auto_generated.result[20]
result[21] <= mult_e8n:auto_generated.result[21]
result[22] <= mult_e8n:auto_generated.result[22]
result[23] <= mult_e8n:auto_generated.result[23]


|TOP|PL_top:PL1|Multiplier:Multiplier1|mult:mul|lpm_mult:lpm_mult_component|mult_e8n:auto_generated
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23


|TOP|PL_top:PL1|Multiplier:Multiplier2
clk => ~NO_FANOUT~
rst_n => ~NO_FANOUT~
data_a[0] => data_a[0].IN1
data_a[1] => data_a[1].IN1
data_a[2] => data_a[2].IN1
data_a[3] => data_a[3].IN1
data_a[4] => data_a[4].IN1
data_a[5] => data_a[5].IN1
data_a[6] => data_a[6].IN1
data_a[7] => data_a[7].IN1
data_a[8] => data_a[8].IN1
data_a[9] => data_a[9].IN1
data_a[10] => data_a[10].IN1
data_a[11] => data_a[11].IN1
data_b[0] => data_b[0].IN1
data_b[1] => data_b[1].IN1
data_b[2] => data_b[2].IN1
data_b[3] => data_b[3].IN1
data_b[4] => data_b[4].IN1
data_b[5] => data_b[5].IN1
data_b[6] => data_b[6].IN1
data_b[7] => data_b[7].IN1
data_b[8] => data_b[8].IN1
data_b[9] => data_b[9].IN1
data_b[10] => data_b[10].IN1
data_b[11] => data_b[11].IN1
data_out[0] <= mult:mul.result
data_out[1] <= mult:mul.result
data_out[2] <= mult:mul.result
data_out[3] <= mult:mul.result
data_out[4] <= mult:mul.result
data_out[5] <= mult:mul.result
data_out[6] <= mult:mul.result
data_out[7] <= mult:mul.result
data_out[8] <= mult:mul.result
data_out[9] <= mult:mul.result
data_out[10] <= mult:mul.result
data_out[11] <= mult:mul.result
data_out[12] <= mult:mul.result
data_out[13] <= mult:mul.result
data_out[14] <= mult:mul.result
data_out[15] <= mult:mul.result
data_out[16] <= mult:mul.result
data_out[17] <= mult:mul.result
data_out[18] <= mult:mul.result
data_out[19] <= mult:mul.result
data_out[20] <= mult:mul.result
data_out[21] <= mult:mul.result
data_out[22] <= mult:mul.result
data_out[23] <= mult:mul.result


|TOP|PL_top:PL1|Multiplier:Multiplier2|mult:mul
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
result[0] <= lpm_mult:lpm_mult_component.result
result[1] <= lpm_mult:lpm_mult_component.result
result[2] <= lpm_mult:lpm_mult_component.result
result[3] <= lpm_mult:lpm_mult_component.result
result[4] <= lpm_mult:lpm_mult_component.result
result[5] <= lpm_mult:lpm_mult_component.result
result[6] <= lpm_mult:lpm_mult_component.result
result[7] <= lpm_mult:lpm_mult_component.result
result[8] <= lpm_mult:lpm_mult_component.result
result[9] <= lpm_mult:lpm_mult_component.result
result[10] <= lpm_mult:lpm_mult_component.result
result[11] <= lpm_mult:lpm_mult_component.result
result[12] <= lpm_mult:lpm_mult_component.result
result[13] <= lpm_mult:lpm_mult_component.result
result[14] <= lpm_mult:lpm_mult_component.result
result[15] <= lpm_mult:lpm_mult_component.result
result[16] <= lpm_mult:lpm_mult_component.result
result[17] <= lpm_mult:lpm_mult_component.result
result[18] <= lpm_mult:lpm_mult_component.result
result[19] <= lpm_mult:lpm_mult_component.result
result[20] <= lpm_mult:lpm_mult_component.result
result[21] <= lpm_mult:lpm_mult_component.result
result[22] <= lpm_mult:lpm_mult_component.result
result[23] <= lpm_mult:lpm_mult_component.result


|TOP|PL_top:PL1|Multiplier:Multiplier2|mult:mul|lpm_mult:lpm_mult_component
dataa[0] => mult_e8n:auto_generated.dataa[0]
dataa[1] => mult_e8n:auto_generated.dataa[1]
dataa[2] => mult_e8n:auto_generated.dataa[2]
dataa[3] => mult_e8n:auto_generated.dataa[3]
dataa[4] => mult_e8n:auto_generated.dataa[4]
dataa[5] => mult_e8n:auto_generated.dataa[5]
dataa[6] => mult_e8n:auto_generated.dataa[6]
dataa[7] => mult_e8n:auto_generated.dataa[7]
dataa[8] => mult_e8n:auto_generated.dataa[8]
dataa[9] => mult_e8n:auto_generated.dataa[9]
dataa[10] => mult_e8n:auto_generated.dataa[10]
dataa[11] => mult_e8n:auto_generated.dataa[11]
datab[0] => mult_e8n:auto_generated.datab[0]
datab[1] => mult_e8n:auto_generated.datab[1]
datab[2] => mult_e8n:auto_generated.datab[2]
datab[3] => mult_e8n:auto_generated.datab[3]
datab[4] => mult_e8n:auto_generated.datab[4]
datab[5] => mult_e8n:auto_generated.datab[5]
datab[6] => mult_e8n:auto_generated.datab[6]
datab[7] => mult_e8n:auto_generated.datab[7]
datab[8] => mult_e8n:auto_generated.datab[8]
datab[9] => mult_e8n:auto_generated.datab[9]
datab[10] => mult_e8n:auto_generated.datab[10]
datab[11] => mult_e8n:auto_generated.datab[11]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
clock => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mult_e8n:auto_generated.result[0]
result[1] <= mult_e8n:auto_generated.result[1]
result[2] <= mult_e8n:auto_generated.result[2]
result[3] <= mult_e8n:auto_generated.result[3]
result[4] <= mult_e8n:auto_generated.result[4]
result[5] <= mult_e8n:auto_generated.result[5]
result[6] <= mult_e8n:auto_generated.result[6]
result[7] <= mult_e8n:auto_generated.result[7]
result[8] <= mult_e8n:auto_generated.result[8]
result[9] <= mult_e8n:auto_generated.result[9]
result[10] <= mult_e8n:auto_generated.result[10]
result[11] <= mult_e8n:auto_generated.result[11]
result[12] <= mult_e8n:auto_generated.result[12]
result[13] <= mult_e8n:auto_generated.result[13]
result[14] <= mult_e8n:auto_generated.result[14]
result[15] <= mult_e8n:auto_generated.result[15]
result[16] <= mult_e8n:auto_generated.result[16]
result[17] <= mult_e8n:auto_generated.result[17]
result[18] <= mult_e8n:auto_generated.result[18]
result[19] <= mult_e8n:auto_generated.result[19]
result[20] <= mult_e8n:auto_generated.result[20]
result[21] <= mult_e8n:auto_generated.result[21]
result[22] <= mult_e8n:auto_generated.result[22]
result[23] <= mult_e8n:auto_generated.result[23]


|TOP|PL_top:PL1|Multiplier:Multiplier2|mult:mul|lpm_mult:lpm_mult_component|mult_e8n:auto_generated
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23


|TOP|PL_top:PL1|Lag_filter:Lag_filter1
clk => cache[6].CLK
clk => cache[7].CLK
clk => cache[8].CLK
clk => cache[9].CLK
clk => cache[10].CLK
clk => cache[11].CLK
clk => cache[12].CLK
clk => cache[13].CLK
clk => cache[14].CLK
clk => cache[15].CLK
clk => cache[16].CLK
clk => cache[17].CLK
clk => cache[18].CLK
clk => cache[19].CLK
clk => cache[20].CLK
clk => cache[21].CLK
clk => cache[22].CLK
clk => cache[23].CLK
clk => cache[24].CLK
clk => cache[25].CLK
clk => cache[26].CLK
clk => cache[27].CLK
clk => cache[28].CLK
clk => cache[29].CLK
clk => cache[30].CLK
clk => cache[31].CLK
clk => cache[32].CLK
clk => cache[33].CLK
clk => cache[34].CLK
clk => cache[35].CLK
clk => cache[36].CLK
clk => cache[37].CLK
clk => cache[38].CLK
clk => cache[39].CLK
clk => cache[40].CLK
clk => cache[41].CLK
clk => cache[42].CLK
clk => cache[43].CLK
clk => cache[44].CLK
clk => cache[45].CLK
clk => cache[46].CLK
clk => cache[47].CLK
clk => data_o[0]~reg0.CLK
clk => data_o[1]~reg0.CLK
clk => data_o[2]~reg0.CLK
clk => data_o[3]~reg0.CLK
clk => data_o[4]~reg0.CLK
clk => data_o[5]~reg0.CLK
clk => data_o[6]~reg0.CLK
clk => data_o[7]~reg0.CLK
clk => data_o[8]~reg0.CLK
clk => data_o[9]~reg0.CLK
clk => data_o[10]~reg0.CLK
clk => data_o[11]~reg0.CLK
clk => data_o[12]~reg0.CLK
clk => data_o[13]~reg0.CLK
clk => data_o[14]~reg0.CLK
clk => data_o[15]~reg0.CLK
clk => data_o[16]~reg0.CLK
clk => data_o[17]~reg0.CLK
clk => data_o[18]~reg0.CLK
clk => data_o[19]~reg0.CLK
clk => data_o[20]~reg0.CLK
clk => data_o[21]~reg0.CLK
clk => data_o[22]~reg0.CLK
clk => data_o[23]~reg0.CLK
clk => last_data_o[0].CLK
clk => last_data_o[1].CLK
clk => last_data_o[2].CLK
clk => last_data_o[3].CLK
clk => last_data_o[4].CLK
clk => last_data_o[5].CLK
clk => last_data_o[6].CLK
clk => last_data_o[7].CLK
clk => last_data_o[8].CLK
clk => last_data_o[9].CLK
clk => last_data_o[10].CLK
clk => last_data_o[11].CLK
clk => last_data_o[12].CLK
clk => last_data_o[13].CLK
clk => last_data_o[14].CLK
clk => last_data_o[15].CLK
clk => last_data_o[16].CLK
clk => last_data_o[17].CLK
clk => last_data_o[18].CLK
clk => last_data_o[19].CLK
clk => last_data_o[20].CLK
clk => last_data_o[21].CLK
clk => last_data_o[22].CLK
clk => last_data_o[23].CLK
rst_n => cache[6].ACLR
rst_n => cache[7].ACLR
rst_n => cache[8].ACLR
rst_n => cache[9].ACLR
rst_n => cache[10].ACLR
rst_n => cache[11].ACLR
rst_n => cache[12].ACLR
rst_n => cache[13].ACLR
rst_n => cache[14].ACLR
rst_n => cache[15].ACLR
rst_n => cache[16].ACLR
rst_n => cache[17].ACLR
rst_n => cache[18].ACLR
rst_n => cache[19].ACLR
rst_n => cache[20].ACLR
rst_n => cache[21].ACLR
rst_n => cache[22].ACLR
rst_n => cache[23].ACLR
rst_n => cache[24].ACLR
rst_n => cache[25].ACLR
rst_n => cache[26].ACLR
rst_n => cache[27].ACLR
rst_n => cache[28].ACLR
rst_n => cache[29].ACLR
rst_n => cache[30].ACLR
rst_n => cache[31].ACLR
rst_n => cache[32].ACLR
rst_n => cache[33].ACLR
rst_n => cache[34].ACLR
rst_n => cache[35].ACLR
rst_n => cache[36].ACLR
rst_n => cache[37].ACLR
rst_n => cache[38].ACLR
rst_n => cache[39].ACLR
rst_n => cache[40].ACLR
rst_n => cache[41].ACLR
rst_n => cache[42].ACLR
rst_n => cache[43].ACLR
rst_n => cache[44].ACLR
rst_n => cache[45].ACLR
rst_n => cache[46].ACLR
rst_n => cache[47].ACLR
rst_n => data_o[0]~reg0.ACLR
rst_n => data_o[1]~reg0.ACLR
rst_n => data_o[2]~reg0.ACLR
rst_n => data_o[3]~reg0.ACLR
rst_n => data_o[4]~reg0.ACLR
rst_n => data_o[5]~reg0.ACLR
rst_n => data_o[6]~reg0.ACLR
rst_n => data_o[7]~reg0.ACLR
rst_n => data_o[8]~reg0.ACLR
rst_n => data_o[9]~reg0.ACLR
rst_n => data_o[10]~reg0.ACLR
rst_n => data_o[11]~reg0.ACLR
rst_n => data_o[12]~reg0.ACLR
rst_n => data_o[13]~reg0.ACLR
rst_n => data_o[14]~reg0.ACLR
rst_n => data_o[15]~reg0.ACLR
rst_n => data_o[16]~reg0.ACLR
rst_n => data_o[17]~reg0.ACLR
rst_n => data_o[18]~reg0.ACLR
rst_n => data_o[19]~reg0.ACLR
rst_n => data_o[20]~reg0.ACLR
rst_n => data_o[21]~reg0.ACLR
rst_n => data_o[22]~reg0.ACLR
rst_n => data_o[23]~reg0.ACLR
rst_n => last_data_o[0].ACLR
rst_n => last_data_o[1].ACLR
rst_n => last_data_o[2].ACLR
rst_n => last_data_o[3].ACLR
rst_n => last_data_o[4].ACLR
rst_n => last_data_o[5].ACLR
rst_n => last_data_o[6].ACLR
rst_n => last_data_o[7].ACLR
rst_n => last_data_o[8].ACLR
rst_n => last_data_o[9].ACLR
rst_n => last_data_o[10].ACLR
rst_n => last_data_o[11].ACLR
rst_n => last_data_o[12].ACLR
rst_n => last_data_o[13].ACLR
rst_n => last_data_o[14].ACLR
rst_n => last_data_o[15].ACLR
rst_n => last_data_o[16].ACLR
rst_n => last_data_o[17].ACLR
rst_n => last_data_o[18].ACLR
rst_n => last_data_o[19].ACLR
rst_n => last_data_o[20].ACLR
rst_n => last_data_o[21].ACLR
rst_n => last_data_o[22].ACLR
rst_n => last_data_o[23].ACLR
data_i[0] => Add0.IN96
data_i[1] => Add0.IN95
data_i[2] => Add0.IN94
data_i[3] => Add0.IN93
data_i[4] => Add0.IN92
data_i[5] => Add0.IN91
data_i[6] => Add0.IN90
data_i[7] => Add0.IN89
data_i[8] => Add0.IN88
data_i[9] => Add0.IN87
data_i[10] => Add0.IN86
data_i[11] => Add0.IN85
data_i[12] => Add0.IN84
data_i[13] => Add0.IN83
data_i[14] => Add0.IN82
data_i[15] => Add0.IN81
data_i[16] => Add0.IN80
data_i[17] => Add0.IN79
data_i[18] => Add0.IN78
data_i[19] => Add0.IN77
data_i[20] => Add0.IN76
data_i[21] => Add0.IN75
data_i[22] => Add0.IN74
data_i[23] => Add0.IN49
data_i[23] => Add0.IN50
data_i[23] => Add0.IN51
data_i[23] => Add0.IN52
data_i[23] => Add0.IN53
data_i[23] => Add0.IN54
data_i[23] => Add0.IN55
data_i[23] => Add0.IN56
data_i[23] => Add0.IN57
data_i[23] => Add0.IN58
data_i[23] => Add0.IN59
data_i[23] => Add0.IN60
data_i[23] => Add0.IN61
data_i[23] => Add0.IN62
data_i[23] => Add0.IN63
data_i[23] => Add0.IN64
data_i[23] => Add0.IN65
data_i[23] => Add0.IN66
data_i[23] => Add0.IN67
data_i[23] => Add0.IN68
data_i[23] => Add0.IN69
data_i[23] => Add0.IN70
data_i[23] => Add0.IN71
data_i[23] => Add0.IN72
data_i[23] => Add0.IN73
data_o[0] <= data_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[1] <= data_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[2] <= data_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[3] <= data_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[4] <= data_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[5] <= data_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[6] <= data_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[7] <= data_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[8] <= data_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[9] <= data_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[10] <= data_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[11] <= data_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[12] <= data_o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[13] <= data_o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[14] <= data_o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[15] <= data_o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[16] <= data_o[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[17] <= data_o[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[18] <= data_o[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[19] <= data_o[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[20] <= data_o[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[21] <= data_o[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[22] <= data_o[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[23] <= data_o[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TOP|PL_top:PL1|Lag_filter:Lag_filter2
clk => cache[6].CLK
clk => cache[7].CLK
clk => cache[8].CLK
clk => cache[9].CLK
clk => cache[10].CLK
clk => cache[11].CLK
clk => cache[12].CLK
clk => cache[13].CLK
clk => cache[14].CLK
clk => cache[15].CLK
clk => cache[16].CLK
clk => cache[17].CLK
clk => cache[18].CLK
clk => cache[19].CLK
clk => cache[20].CLK
clk => cache[21].CLK
clk => cache[22].CLK
clk => cache[23].CLK
clk => cache[24].CLK
clk => cache[25].CLK
clk => cache[26].CLK
clk => cache[27].CLK
clk => cache[28].CLK
clk => cache[29].CLK
clk => cache[30].CLK
clk => cache[31].CLK
clk => cache[32].CLK
clk => cache[33].CLK
clk => cache[34].CLK
clk => cache[35].CLK
clk => cache[36].CLK
clk => cache[37].CLK
clk => cache[38].CLK
clk => cache[39].CLK
clk => cache[40].CLK
clk => cache[41].CLK
clk => cache[42].CLK
clk => cache[43].CLK
clk => cache[44].CLK
clk => cache[45].CLK
clk => cache[46].CLK
clk => cache[47].CLK
clk => data_o[0]~reg0.CLK
clk => data_o[1]~reg0.CLK
clk => data_o[2]~reg0.CLK
clk => data_o[3]~reg0.CLK
clk => data_o[4]~reg0.CLK
clk => data_o[5]~reg0.CLK
clk => data_o[6]~reg0.CLK
clk => data_o[7]~reg0.CLK
clk => data_o[8]~reg0.CLK
clk => data_o[9]~reg0.CLK
clk => data_o[10]~reg0.CLK
clk => data_o[11]~reg0.CLK
clk => data_o[12]~reg0.CLK
clk => data_o[13]~reg0.CLK
clk => data_o[14]~reg0.CLK
clk => data_o[15]~reg0.CLK
clk => data_o[16]~reg0.CLK
clk => data_o[17]~reg0.CLK
clk => data_o[18]~reg0.CLK
clk => data_o[19]~reg0.CLK
clk => data_o[20]~reg0.CLK
clk => data_o[21]~reg0.CLK
clk => data_o[22]~reg0.CLK
clk => data_o[23]~reg0.CLK
clk => last_data_o[0].CLK
clk => last_data_o[1].CLK
clk => last_data_o[2].CLK
clk => last_data_o[3].CLK
clk => last_data_o[4].CLK
clk => last_data_o[5].CLK
clk => last_data_o[6].CLK
clk => last_data_o[7].CLK
clk => last_data_o[8].CLK
clk => last_data_o[9].CLK
clk => last_data_o[10].CLK
clk => last_data_o[11].CLK
clk => last_data_o[12].CLK
clk => last_data_o[13].CLK
clk => last_data_o[14].CLK
clk => last_data_o[15].CLK
clk => last_data_o[16].CLK
clk => last_data_o[17].CLK
clk => last_data_o[18].CLK
clk => last_data_o[19].CLK
clk => last_data_o[20].CLK
clk => last_data_o[21].CLK
clk => last_data_o[22].CLK
clk => last_data_o[23].CLK
rst_n => cache[6].ACLR
rst_n => cache[7].ACLR
rst_n => cache[8].ACLR
rst_n => cache[9].ACLR
rst_n => cache[10].ACLR
rst_n => cache[11].ACLR
rst_n => cache[12].ACLR
rst_n => cache[13].ACLR
rst_n => cache[14].ACLR
rst_n => cache[15].ACLR
rst_n => cache[16].ACLR
rst_n => cache[17].ACLR
rst_n => cache[18].ACLR
rst_n => cache[19].ACLR
rst_n => cache[20].ACLR
rst_n => cache[21].ACLR
rst_n => cache[22].ACLR
rst_n => cache[23].ACLR
rst_n => cache[24].ACLR
rst_n => cache[25].ACLR
rst_n => cache[26].ACLR
rst_n => cache[27].ACLR
rst_n => cache[28].ACLR
rst_n => cache[29].ACLR
rst_n => cache[30].ACLR
rst_n => cache[31].ACLR
rst_n => cache[32].ACLR
rst_n => cache[33].ACLR
rst_n => cache[34].ACLR
rst_n => cache[35].ACLR
rst_n => cache[36].ACLR
rst_n => cache[37].ACLR
rst_n => cache[38].ACLR
rst_n => cache[39].ACLR
rst_n => cache[40].ACLR
rst_n => cache[41].ACLR
rst_n => cache[42].ACLR
rst_n => cache[43].ACLR
rst_n => cache[44].ACLR
rst_n => cache[45].ACLR
rst_n => cache[46].ACLR
rst_n => cache[47].ACLR
rst_n => data_o[0]~reg0.ACLR
rst_n => data_o[1]~reg0.ACLR
rst_n => data_o[2]~reg0.ACLR
rst_n => data_o[3]~reg0.ACLR
rst_n => data_o[4]~reg0.ACLR
rst_n => data_o[5]~reg0.ACLR
rst_n => data_o[6]~reg0.ACLR
rst_n => data_o[7]~reg0.ACLR
rst_n => data_o[8]~reg0.ACLR
rst_n => data_o[9]~reg0.ACLR
rst_n => data_o[10]~reg0.ACLR
rst_n => data_o[11]~reg0.ACLR
rst_n => data_o[12]~reg0.ACLR
rst_n => data_o[13]~reg0.ACLR
rst_n => data_o[14]~reg0.ACLR
rst_n => data_o[15]~reg0.ACLR
rst_n => data_o[16]~reg0.ACLR
rst_n => data_o[17]~reg0.ACLR
rst_n => data_o[18]~reg0.ACLR
rst_n => data_o[19]~reg0.ACLR
rst_n => data_o[20]~reg0.ACLR
rst_n => data_o[21]~reg0.ACLR
rst_n => data_o[22]~reg0.ACLR
rst_n => data_o[23]~reg0.ACLR
rst_n => last_data_o[0].ACLR
rst_n => last_data_o[1].ACLR
rst_n => last_data_o[2].ACLR
rst_n => last_data_o[3].ACLR
rst_n => last_data_o[4].ACLR
rst_n => last_data_o[5].ACLR
rst_n => last_data_o[6].ACLR
rst_n => last_data_o[7].ACLR
rst_n => last_data_o[8].ACLR
rst_n => last_data_o[9].ACLR
rst_n => last_data_o[10].ACLR
rst_n => last_data_o[11].ACLR
rst_n => last_data_o[12].ACLR
rst_n => last_data_o[13].ACLR
rst_n => last_data_o[14].ACLR
rst_n => last_data_o[15].ACLR
rst_n => last_data_o[16].ACLR
rst_n => last_data_o[17].ACLR
rst_n => last_data_o[18].ACLR
rst_n => last_data_o[19].ACLR
rst_n => last_data_o[20].ACLR
rst_n => last_data_o[21].ACLR
rst_n => last_data_o[22].ACLR
rst_n => last_data_o[23].ACLR
data_i[0] => Add0.IN96
data_i[1] => Add0.IN95
data_i[2] => Add0.IN94
data_i[3] => Add0.IN93
data_i[4] => Add0.IN92
data_i[5] => Add0.IN91
data_i[6] => Add0.IN90
data_i[7] => Add0.IN89
data_i[8] => Add0.IN88
data_i[9] => Add0.IN87
data_i[10] => Add0.IN86
data_i[11] => Add0.IN85
data_i[12] => Add0.IN84
data_i[13] => Add0.IN83
data_i[14] => Add0.IN82
data_i[15] => Add0.IN81
data_i[16] => Add0.IN80
data_i[17] => Add0.IN79
data_i[18] => Add0.IN78
data_i[19] => Add0.IN77
data_i[20] => Add0.IN76
data_i[21] => Add0.IN75
data_i[22] => Add0.IN74
data_i[23] => Add0.IN49
data_i[23] => Add0.IN50
data_i[23] => Add0.IN51
data_i[23] => Add0.IN52
data_i[23] => Add0.IN53
data_i[23] => Add0.IN54
data_i[23] => Add0.IN55
data_i[23] => Add0.IN56
data_i[23] => Add0.IN57
data_i[23] => Add0.IN58
data_i[23] => Add0.IN59
data_i[23] => Add0.IN60
data_i[23] => Add0.IN61
data_i[23] => Add0.IN62
data_i[23] => Add0.IN63
data_i[23] => Add0.IN64
data_i[23] => Add0.IN65
data_i[23] => Add0.IN66
data_i[23] => Add0.IN67
data_i[23] => Add0.IN68
data_i[23] => Add0.IN69
data_i[23] => Add0.IN70
data_i[23] => Add0.IN71
data_i[23] => Add0.IN72
data_i[23] => Add0.IN73
data_o[0] <= data_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[1] <= data_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[2] <= data_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[3] <= data_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[4] <= data_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[5] <= data_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[6] <= data_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[7] <= data_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[8] <= data_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[9] <= data_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[10] <= data_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[11] <= data_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[12] <= data_o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[13] <= data_o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[14] <= data_o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[15] <= data_o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[16] <= data_o[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[17] <= data_o[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[18] <= data_o[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[19] <= data_o[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[20] <= data_o[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[21] <= data_o[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[22] <= data_o[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[23] <= data_o[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TOP|PL_top:PL2
clk => clk.IN4
rst_n => rst_n.IN4
data_in[0] => data_b2[0].IN2
data_in[1] => data_b2[1].IN2
data_in[2] => data_b2[2].IN2
data_in[3] => Add0.IN18
data_in[3] => Add1.IN18
data_in[4] => Add0.IN17
data_in[4] => Add1.IN17
data_in[5] => Add0.IN16
data_in[5] => Add1.IN16
data_in[6] => Add0.IN15
data_in[6] => Add1.IN15
data_in[7] => Add0.IN14
data_in[7] => Add1.IN14
data_in[8] => Add0.IN13
data_in[8] => Add1.IN13
data_in[9] => Add0.IN12
data_in[9] => Add1.IN12
data_in[10] => Add0.IN11
data_in[10] => Add1.IN11
data_in[11] => Add0.IN10
data_in[11] => Add1.IN10
sin[0] => ~NO_FANOUT~
sin[1] => ~NO_FANOUT~
sin[2] => data_a1[0].IN1
sin[3] => data_a1[1].IN1
sin[4] => data_a1[2].IN1
sin[5] => data_a1[3].IN1
sin[6] => data_a1[4].IN1
sin[7] => data_a1[5].IN1
sin[8] => data_a1[6].IN1
sin[9] => data_a1[7].IN1
sin[10] => data_a1[8].IN1
sin[11] => data_a1[9].IN1
sin[12] => data_a1[10].IN1
sin[13] => data_a1[11].IN1
cos[0] => ~NO_FANOUT~
cos[1] => ~NO_FANOUT~
cos[2] => data_a2[0].IN1
cos[3] => data_a2[1].IN1
cos[4] => data_a2[2].IN1
cos[5] => data_a2[3].IN1
cos[6] => data_a2[4].IN1
cos[7] => data_a2[5].IN1
cos[8] => data_a2[6].IN1
cos[9] => data_a2[7].IN1
cos[10] => data_a2[8].IN1
cos[11] => data_a2[9].IN1
cos[12] => data_a2[10].IN1
cos[13] => data_a2[11].IN1
Fre[0] => LessThan0.IN64
Fre[1] => LessThan0.IN63
Fre[2] => LessThan0.IN62
Fre[3] => LessThan0.IN61
Fre[4] => LessThan0.IN60
Fre[5] => LessThan0.IN59
Fre[6] => LessThan0.IN58
Fre[7] => LessThan0.IN57
Fre[8] => LessThan0.IN56
Fre[9] => LessThan0.IN55
Fre[10] => LessThan0.IN54
Fre[11] => LessThan0.IN53
Fre[12] => LessThan0.IN52
Fre[13] => LessThan0.IN51
Fre[14] => LessThan0.IN50
Fre[15] => LessThan0.IN49
Fre[16] => LessThan0.IN48
Fre[17] => LessThan0.IN47
Fre[18] => LessThan0.IN46
Fre[19] => LessThan0.IN45
Fre[20] => LessThan0.IN44
Fre[21] => LessThan0.IN43
Fre[22] => LessThan0.IN42
Fre[23] => LessThan0.IN41
Fre[24] => LessThan0.IN40
Fre[25] => LessThan0.IN39
Fre[26] => LessThan0.IN38
Fre[27] => LessThan0.IN37
Fre[28] => LessThan0.IN36
Fre[29] => LessThan0.IN35
Fre[30] => LessThan0.IN34
Fre[31] => LessThan0.IN33
Phase[0] <= Phase_move[0].DB_MAX_OUTPUT_PORT_TYPE
Phase[1] <= Phase_move[1].DB_MAX_OUTPUT_PORT_TYPE
Phase[2] <= Phase_move[2].DB_MAX_OUTPUT_PORT_TYPE
Phase[3] <= Phase_move[3].DB_MAX_OUTPUT_PORT_TYPE
Phase[4] <= Phase_move[4].DB_MAX_OUTPUT_PORT_TYPE
Phase[5] <= Phase_move[5].DB_MAX_OUTPUT_PORT_TYPE
Phase[6] <= Phase_move[6].DB_MAX_OUTPUT_PORT_TYPE
Phase[7] <= Phase_move[7].DB_MAX_OUTPUT_PORT_TYPE
Phase[8] <= Phase_move[8].DB_MAX_OUTPUT_PORT_TYPE
Phase[9] <= Phase_move[9].DB_MAX_OUTPUT_PORT_TYPE
Phase[10] <= Phase_move[10].DB_MAX_OUTPUT_PORT_TYPE
Phase[11] <= Phase_move[11].DB_MAX_OUTPUT_PORT_TYPE
Phase[12] <= Phase_move[12].DB_MAX_OUTPUT_PORT_TYPE
Phase[13] <= Phase_move[13].DB_MAX_OUTPUT_PORT_TYPE
Phase[14] <= Phase_move[14].DB_MAX_OUTPUT_PORT_TYPE
Phase[15] <= Phase_move[15].DB_MAX_OUTPUT_PORT_TYPE
Phase[16] <= Phase_move[16].DB_MAX_OUTPUT_PORT_TYPE
Phase[17] <= Phase_move[17].DB_MAX_OUTPUT_PORT_TYPE
Phase[18] <= Phase_move[18].DB_MAX_OUTPUT_PORT_TYPE
Phase[19] <= Phase_move[19].DB_MAX_OUTPUT_PORT_TYPE
Phase[20] <= Phase_move[20].DB_MAX_OUTPUT_PORT_TYPE
Phase[21] <= Phase_move[21].DB_MAX_OUTPUT_PORT_TYPE
Phase[22] <= Phase_move[22].DB_MAX_OUTPUT_PORT_TYPE
Phase[23] <= Phase_move[23].DB_MAX_OUTPUT_PORT_TYPE
Phase[24] <= Phase_move[24].DB_MAX_OUTPUT_PORT_TYPE
Phase[25] <= Phase_move[25].DB_MAX_OUTPUT_PORT_TYPE
Phase[26] <= Phase_move[26].DB_MAX_OUTPUT_PORT_TYPE
Phase[27] <= Phase_move[27].DB_MAX_OUTPUT_PORT_TYPE
Phase[28] <= Phase_move[28].DB_MAX_OUTPUT_PORT_TYPE
Phase[29] <= Phase_move[29].DB_MAX_OUTPUT_PORT_TYPE
Phase[30] <= Phase_move[30].DB_MAX_OUTPUT_PORT_TYPE
Phase[31] <= Phase_move[31].DB_MAX_OUTPUT_PORT_TYPE
judge <= Lag_filter:Lag_filter2.data_o


|TOP|PL_top:PL2|Multiplier:Multiplier1
clk => ~NO_FANOUT~
rst_n => ~NO_FANOUT~
data_a[0] => data_a[0].IN1
data_a[1] => data_a[1].IN1
data_a[2] => data_a[2].IN1
data_a[3] => data_a[3].IN1
data_a[4] => data_a[4].IN1
data_a[5] => data_a[5].IN1
data_a[6] => data_a[6].IN1
data_a[7] => data_a[7].IN1
data_a[8] => data_a[8].IN1
data_a[9] => data_a[9].IN1
data_a[10] => data_a[10].IN1
data_a[11] => data_a[11].IN1
data_b[0] => data_b[0].IN1
data_b[1] => data_b[1].IN1
data_b[2] => data_b[2].IN1
data_b[3] => data_b[3].IN1
data_b[4] => data_b[4].IN1
data_b[5] => data_b[5].IN1
data_b[6] => data_b[6].IN1
data_b[7] => data_b[7].IN1
data_b[8] => data_b[8].IN1
data_b[9] => data_b[9].IN1
data_b[10] => data_b[10].IN1
data_b[11] => data_b[11].IN1
data_out[0] <= mult:mul.result
data_out[1] <= mult:mul.result
data_out[2] <= mult:mul.result
data_out[3] <= mult:mul.result
data_out[4] <= mult:mul.result
data_out[5] <= mult:mul.result
data_out[6] <= mult:mul.result
data_out[7] <= mult:mul.result
data_out[8] <= mult:mul.result
data_out[9] <= mult:mul.result
data_out[10] <= mult:mul.result
data_out[11] <= mult:mul.result
data_out[12] <= mult:mul.result
data_out[13] <= mult:mul.result
data_out[14] <= mult:mul.result
data_out[15] <= mult:mul.result
data_out[16] <= mult:mul.result
data_out[17] <= mult:mul.result
data_out[18] <= mult:mul.result
data_out[19] <= mult:mul.result
data_out[20] <= mult:mul.result
data_out[21] <= mult:mul.result
data_out[22] <= mult:mul.result
data_out[23] <= mult:mul.result


|TOP|PL_top:PL2|Multiplier:Multiplier1|mult:mul
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
result[0] <= lpm_mult:lpm_mult_component.result
result[1] <= lpm_mult:lpm_mult_component.result
result[2] <= lpm_mult:lpm_mult_component.result
result[3] <= lpm_mult:lpm_mult_component.result
result[4] <= lpm_mult:lpm_mult_component.result
result[5] <= lpm_mult:lpm_mult_component.result
result[6] <= lpm_mult:lpm_mult_component.result
result[7] <= lpm_mult:lpm_mult_component.result
result[8] <= lpm_mult:lpm_mult_component.result
result[9] <= lpm_mult:lpm_mult_component.result
result[10] <= lpm_mult:lpm_mult_component.result
result[11] <= lpm_mult:lpm_mult_component.result
result[12] <= lpm_mult:lpm_mult_component.result
result[13] <= lpm_mult:lpm_mult_component.result
result[14] <= lpm_mult:lpm_mult_component.result
result[15] <= lpm_mult:lpm_mult_component.result
result[16] <= lpm_mult:lpm_mult_component.result
result[17] <= lpm_mult:lpm_mult_component.result
result[18] <= lpm_mult:lpm_mult_component.result
result[19] <= lpm_mult:lpm_mult_component.result
result[20] <= lpm_mult:lpm_mult_component.result
result[21] <= lpm_mult:lpm_mult_component.result
result[22] <= lpm_mult:lpm_mult_component.result
result[23] <= lpm_mult:lpm_mult_component.result


|TOP|PL_top:PL2|Multiplier:Multiplier1|mult:mul|lpm_mult:lpm_mult_component
dataa[0] => mult_e8n:auto_generated.dataa[0]
dataa[1] => mult_e8n:auto_generated.dataa[1]
dataa[2] => mult_e8n:auto_generated.dataa[2]
dataa[3] => mult_e8n:auto_generated.dataa[3]
dataa[4] => mult_e8n:auto_generated.dataa[4]
dataa[5] => mult_e8n:auto_generated.dataa[5]
dataa[6] => mult_e8n:auto_generated.dataa[6]
dataa[7] => mult_e8n:auto_generated.dataa[7]
dataa[8] => mult_e8n:auto_generated.dataa[8]
dataa[9] => mult_e8n:auto_generated.dataa[9]
dataa[10] => mult_e8n:auto_generated.dataa[10]
dataa[11] => mult_e8n:auto_generated.dataa[11]
datab[0] => mult_e8n:auto_generated.datab[0]
datab[1] => mult_e8n:auto_generated.datab[1]
datab[2] => mult_e8n:auto_generated.datab[2]
datab[3] => mult_e8n:auto_generated.datab[3]
datab[4] => mult_e8n:auto_generated.datab[4]
datab[5] => mult_e8n:auto_generated.datab[5]
datab[6] => mult_e8n:auto_generated.datab[6]
datab[7] => mult_e8n:auto_generated.datab[7]
datab[8] => mult_e8n:auto_generated.datab[8]
datab[9] => mult_e8n:auto_generated.datab[9]
datab[10] => mult_e8n:auto_generated.datab[10]
datab[11] => mult_e8n:auto_generated.datab[11]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
clock => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mult_e8n:auto_generated.result[0]
result[1] <= mult_e8n:auto_generated.result[1]
result[2] <= mult_e8n:auto_generated.result[2]
result[3] <= mult_e8n:auto_generated.result[3]
result[4] <= mult_e8n:auto_generated.result[4]
result[5] <= mult_e8n:auto_generated.result[5]
result[6] <= mult_e8n:auto_generated.result[6]
result[7] <= mult_e8n:auto_generated.result[7]
result[8] <= mult_e8n:auto_generated.result[8]
result[9] <= mult_e8n:auto_generated.result[9]
result[10] <= mult_e8n:auto_generated.result[10]
result[11] <= mult_e8n:auto_generated.result[11]
result[12] <= mult_e8n:auto_generated.result[12]
result[13] <= mult_e8n:auto_generated.result[13]
result[14] <= mult_e8n:auto_generated.result[14]
result[15] <= mult_e8n:auto_generated.result[15]
result[16] <= mult_e8n:auto_generated.result[16]
result[17] <= mult_e8n:auto_generated.result[17]
result[18] <= mult_e8n:auto_generated.result[18]
result[19] <= mult_e8n:auto_generated.result[19]
result[20] <= mult_e8n:auto_generated.result[20]
result[21] <= mult_e8n:auto_generated.result[21]
result[22] <= mult_e8n:auto_generated.result[22]
result[23] <= mult_e8n:auto_generated.result[23]


|TOP|PL_top:PL2|Multiplier:Multiplier1|mult:mul|lpm_mult:lpm_mult_component|mult_e8n:auto_generated
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23


|TOP|PL_top:PL2|Multiplier:Multiplier2
clk => ~NO_FANOUT~
rst_n => ~NO_FANOUT~
data_a[0] => data_a[0].IN1
data_a[1] => data_a[1].IN1
data_a[2] => data_a[2].IN1
data_a[3] => data_a[3].IN1
data_a[4] => data_a[4].IN1
data_a[5] => data_a[5].IN1
data_a[6] => data_a[6].IN1
data_a[7] => data_a[7].IN1
data_a[8] => data_a[8].IN1
data_a[9] => data_a[9].IN1
data_a[10] => data_a[10].IN1
data_a[11] => data_a[11].IN1
data_b[0] => data_b[0].IN1
data_b[1] => data_b[1].IN1
data_b[2] => data_b[2].IN1
data_b[3] => data_b[3].IN1
data_b[4] => data_b[4].IN1
data_b[5] => data_b[5].IN1
data_b[6] => data_b[6].IN1
data_b[7] => data_b[7].IN1
data_b[8] => data_b[8].IN1
data_b[9] => data_b[9].IN1
data_b[10] => data_b[10].IN1
data_b[11] => data_b[11].IN1
data_out[0] <= mult:mul.result
data_out[1] <= mult:mul.result
data_out[2] <= mult:mul.result
data_out[3] <= mult:mul.result
data_out[4] <= mult:mul.result
data_out[5] <= mult:mul.result
data_out[6] <= mult:mul.result
data_out[7] <= mult:mul.result
data_out[8] <= mult:mul.result
data_out[9] <= mult:mul.result
data_out[10] <= mult:mul.result
data_out[11] <= mult:mul.result
data_out[12] <= mult:mul.result
data_out[13] <= mult:mul.result
data_out[14] <= mult:mul.result
data_out[15] <= mult:mul.result
data_out[16] <= mult:mul.result
data_out[17] <= mult:mul.result
data_out[18] <= mult:mul.result
data_out[19] <= mult:mul.result
data_out[20] <= mult:mul.result
data_out[21] <= mult:mul.result
data_out[22] <= mult:mul.result
data_out[23] <= mult:mul.result


|TOP|PL_top:PL2|Multiplier:Multiplier2|mult:mul
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
result[0] <= lpm_mult:lpm_mult_component.result
result[1] <= lpm_mult:lpm_mult_component.result
result[2] <= lpm_mult:lpm_mult_component.result
result[3] <= lpm_mult:lpm_mult_component.result
result[4] <= lpm_mult:lpm_mult_component.result
result[5] <= lpm_mult:lpm_mult_component.result
result[6] <= lpm_mult:lpm_mult_component.result
result[7] <= lpm_mult:lpm_mult_component.result
result[8] <= lpm_mult:lpm_mult_component.result
result[9] <= lpm_mult:lpm_mult_component.result
result[10] <= lpm_mult:lpm_mult_component.result
result[11] <= lpm_mult:lpm_mult_component.result
result[12] <= lpm_mult:lpm_mult_component.result
result[13] <= lpm_mult:lpm_mult_component.result
result[14] <= lpm_mult:lpm_mult_component.result
result[15] <= lpm_mult:lpm_mult_component.result
result[16] <= lpm_mult:lpm_mult_component.result
result[17] <= lpm_mult:lpm_mult_component.result
result[18] <= lpm_mult:lpm_mult_component.result
result[19] <= lpm_mult:lpm_mult_component.result
result[20] <= lpm_mult:lpm_mult_component.result
result[21] <= lpm_mult:lpm_mult_component.result
result[22] <= lpm_mult:lpm_mult_component.result
result[23] <= lpm_mult:lpm_mult_component.result


|TOP|PL_top:PL2|Multiplier:Multiplier2|mult:mul|lpm_mult:lpm_mult_component
dataa[0] => mult_e8n:auto_generated.dataa[0]
dataa[1] => mult_e8n:auto_generated.dataa[1]
dataa[2] => mult_e8n:auto_generated.dataa[2]
dataa[3] => mult_e8n:auto_generated.dataa[3]
dataa[4] => mult_e8n:auto_generated.dataa[4]
dataa[5] => mult_e8n:auto_generated.dataa[5]
dataa[6] => mult_e8n:auto_generated.dataa[6]
dataa[7] => mult_e8n:auto_generated.dataa[7]
dataa[8] => mult_e8n:auto_generated.dataa[8]
dataa[9] => mult_e8n:auto_generated.dataa[9]
dataa[10] => mult_e8n:auto_generated.dataa[10]
dataa[11] => mult_e8n:auto_generated.dataa[11]
datab[0] => mult_e8n:auto_generated.datab[0]
datab[1] => mult_e8n:auto_generated.datab[1]
datab[2] => mult_e8n:auto_generated.datab[2]
datab[3] => mult_e8n:auto_generated.datab[3]
datab[4] => mult_e8n:auto_generated.datab[4]
datab[5] => mult_e8n:auto_generated.datab[5]
datab[6] => mult_e8n:auto_generated.datab[6]
datab[7] => mult_e8n:auto_generated.datab[7]
datab[8] => mult_e8n:auto_generated.datab[8]
datab[9] => mult_e8n:auto_generated.datab[9]
datab[10] => mult_e8n:auto_generated.datab[10]
datab[11] => mult_e8n:auto_generated.datab[11]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
clock => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mult_e8n:auto_generated.result[0]
result[1] <= mult_e8n:auto_generated.result[1]
result[2] <= mult_e8n:auto_generated.result[2]
result[3] <= mult_e8n:auto_generated.result[3]
result[4] <= mult_e8n:auto_generated.result[4]
result[5] <= mult_e8n:auto_generated.result[5]
result[6] <= mult_e8n:auto_generated.result[6]
result[7] <= mult_e8n:auto_generated.result[7]
result[8] <= mult_e8n:auto_generated.result[8]
result[9] <= mult_e8n:auto_generated.result[9]
result[10] <= mult_e8n:auto_generated.result[10]
result[11] <= mult_e8n:auto_generated.result[11]
result[12] <= mult_e8n:auto_generated.result[12]
result[13] <= mult_e8n:auto_generated.result[13]
result[14] <= mult_e8n:auto_generated.result[14]
result[15] <= mult_e8n:auto_generated.result[15]
result[16] <= mult_e8n:auto_generated.result[16]
result[17] <= mult_e8n:auto_generated.result[17]
result[18] <= mult_e8n:auto_generated.result[18]
result[19] <= mult_e8n:auto_generated.result[19]
result[20] <= mult_e8n:auto_generated.result[20]
result[21] <= mult_e8n:auto_generated.result[21]
result[22] <= mult_e8n:auto_generated.result[22]
result[23] <= mult_e8n:auto_generated.result[23]


|TOP|PL_top:PL2|Multiplier:Multiplier2|mult:mul|lpm_mult:lpm_mult_component|mult_e8n:auto_generated
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23


|TOP|PL_top:PL2|Lag_filter:Lag_filter1
clk => cache[6].CLK
clk => cache[7].CLK
clk => cache[8].CLK
clk => cache[9].CLK
clk => cache[10].CLK
clk => cache[11].CLK
clk => cache[12].CLK
clk => cache[13].CLK
clk => cache[14].CLK
clk => cache[15].CLK
clk => cache[16].CLK
clk => cache[17].CLK
clk => cache[18].CLK
clk => cache[19].CLK
clk => cache[20].CLK
clk => cache[21].CLK
clk => cache[22].CLK
clk => cache[23].CLK
clk => cache[24].CLK
clk => cache[25].CLK
clk => cache[26].CLK
clk => cache[27].CLK
clk => cache[28].CLK
clk => cache[29].CLK
clk => cache[30].CLK
clk => cache[31].CLK
clk => cache[32].CLK
clk => cache[33].CLK
clk => cache[34].CLK
clk => cache[35].CLK
clk => cache[36].CLK
clk => cache[37].CLK
clk => cache[38].CLK
clk => cache[39].CLK
clk => cache[40].CLK
clk => cache[41].CLK
clk => cache[42].CLK
clk => cache[43].CLK
clk => cache[44].CLK
clk => cache[45].CLK
clk => cache[46].CLK
clk => cache[47].CLK
clk => data_o[0]~reg0.CLK
clk => data_o[1]~reg0.CLK
clk => data_o[2]~reg0.CLK
clk => data_o[3]~reg0.CLK
clk => data_o[4]~reg0.CLK
clk => data_o[5]~reg0.CLK
clk => data_o[6]~reg0.CLK
clk => data_o[7]~reg0.CLK
clk => data_o[8]~reg0.CLK
clk => data_o[9]~reg0.CLK
clk => data_o[10]~reg0.CLK
clk => data_o[11]~reg0.CLK
clk => data_o[12]~reg0.CLK
clk => data_o[13]~reg0.CLK
clk => data_o[14]~reg0.CLK
clk => data_o[15]~reg0.CLK
clk => data_o[16]~reg0.CLK
clk => data_o[17]~reg0.CLK
clk => data_o[18]~reg0.CLK
clk => data_o[19]~reg0.CLK
clk => data_o[20]~reg0.CLK
clk => data_o[21]~reg0.CLK
clk => data_o[22]~reg0.CLK
clk => data_o[23]~reg0.CLK
clk => last_data_o[0].CLK
clk => last_data_o[1].CLK
clk => last_data_o[2].CLK
clk => last_data_o[3].CLK
clk => last_data_o[4].CLK
clk => last_data_o[5].CLK
clk => last_data_o[6].CLK
clk => last_data_o[7].CLK
clk => last_data_o[8].CLK
clk => last_data_o[9].CLK
clk => last_data_o[10].CLK
clk => last_data_o[11].CLK
clk => last_data_o[12].CLK
clk => last_data_o[13].CLK
clk => last_data_o[14].CLK
clk => last_data_o[15].CLK
clk => last_data_o[16].CLK
clk => last_data_o[17].CLK
clk => last_data_o[18].CLK
clk => last_data_o[19].CLK
clk => last_data_o[20].CLK
clk => last_data_o[21].CLK
clk => last_data_o[22].CLK
clk => last_data_o[23].CLK
rst_n => cache[6].ACLR
rst_n => cache[7].ACLR
rst_n => cache[8].ACLR
rst_n => cache[9].ACLR
rst_n => cache[10].ACLR
rst_n => cache[11].ACLR
rst_n => cache[12].ACLR
rst_n => cache[13].ACLR
rst_n => cache[14].ACLR
rst_n => cache[15].ACLR
rst_n => cache[16].ACLR
rst_n => cache[17].ACLR
rst_n => cache[18].ACLR
rst_n => cache[19].ACLR
rst_n => cache[20].ACLR
rst_n => cache[21].ACLR
rst_n => cache[22].ACLR
rst_n => cache[23].ACLR
rst_n => cache[24].ACLR
rst_n => cache[25].ACLR
rst_n => cache[26].ACLR
rst_n => cache[27].ACLR
rst_n => cache[28].ACLR
rst_n => cache[29].ACLR
rst_n => cache[30].ACLR
rst_n => cache[31].ACLR
rst_n => cache[32].ACLR
rst_n => cache[33].ACLR
rst_n => cache[34].ACLR
rst_n => cache[35].ACLR
rst_n => cache[36].ACLR
rst_n => cache[37].ACLR
rst_n => cache[38].ACLR
rst_n => cache[39].ACLR
rst_n => cache[40].ACLR
rst_n => cache[41].ACLR
rst_n => cache[42].ACLR
rst_n => cache[43].ACLR
rst_n => cache[44].ACLR
rst_n => cache[45].ACLR
rst_n => cache[46].ACLR
rst_n => cache[47].ACLR
rst_n => data_o[0]~reg0.ACLR
rst_n => data_o[1]~reg0.ACLR
rst_n => data_o[2]~reg0.ACLR
rst_n => data_o[3]~reg0.ACLR
rst_n => data_o[4]~reg0.ACLR
rst_n => data_o[5]~reg0.ACLR
rst_n => data_o[6]~reg0.ACLR
rst_n => data_o[7]~reg0.ACLR
rst_n => data_o[8]~reg0.ACLR
rst_n => data_o[9]~reg0.ACLR
rst_n => data_o[10]~reg0.ACLR
rst_n => data_o[11]~reg0.ACLR
rst_n => data_o[12]~reg0.ACLR
rst_n => data_o[13]~reg0.ACLR
rst_n => data_o[14]~reg0.ACLR
rst_n => data_o[15]~reg0.ACLR
rst_n => data_o[16]~reg0.ACLR
rst_n => data_o[17]~reg0.ACLR
rst_n => data_o[18]~reg0.ACLR
rst_n => data_o[19]~reg0.ACLR
rst_n => data_o[20]~reg0.ACLR
rst_n => data_o[21]~reg0.ACLR
rst_n => data_o[22]~reg0.ACLR
rst_n => data_o[23]~reg0.ACLR
rst_n => last_data_o[0].ACLR
rst_n => last_data_o[1].ACLR
rst_n => last_data_o[2].ACLR
rst_n => last_data_o[3].ACLR
rst_n => last_data_o[4].ACLR
rst_n => last_data_o[5].ACLR
rst_n => last_data_o[6].ACLR
rst_n => last_data_o[7].ACLR
rst_n => last_data_o[8].ACLR
rst_n => last_data_o[9].ACLR
rst_n => last_data_o[10].ACLR
rst_n => last_data_o[11].ACLR
rst_n => last_data_o[12].ACLR
rst_n => last_data_o[13].ACLR
rst_n => last_data_o[14].ACLR
rst_n => last_data_o[15].ACLR
rst_n => last_data_o[16].ACLR
rst_n => last_data_o[17].ACLR
rst_n => last_data_o[18].ACLR
rst_n => last_data_o[19].ACLR
rst_n => last_data_o[20].ACLR
rst_n => last_data_o[21].ACLR
rst_n => last_data_o[22].ACLR
rst_n => last_data_o[23].ACLR
data_i[0] => Add0.IN96
data_i[1] => Add0.IN95
data_i[2] => Add0.IN94
data_i[3] => Add0.IN93
data_i[4] => Add0.IN92
data_i[5] => Add0.IN91
data_i[6] => Add0.IN90
data_i[7] => Add0.IN89
data_i[8] => Add0.IN88
data_i[9] => Add0.IN87
data_i[10] => Add0.IN86
data_i[11] => Add0.IN85
data_i[12] => Add0.IN84
data_i[13] => Add0.IN83
data_i[14] => Add0.IN82
data_i[15] => Add0.IN81
data_i[16] => Add0.IN80
data_i[17] => Add0.IN79
data_i[18] => Add0.IN78
data_i[19] => Add0.IN77
data_i[20] => Add0.IN76
data_i[21] => Add0.IN75
data_i[22] => Add0.IN74
data_i[23] => Add0.IN49
data_i[23] => Add0.IN50
data_i[23] => Add0.IN51
data_i[23] => Add0.IN52
data_i[23] => Add0.IN53
data_i[23] => Add0.IN54
data_i[23] => Add0.IN55
data_i[23] => Add0.IN56
data_i[23] => Add0.IN57
data_i[23] => Add0.IN58
data_i[23] => Add0.IN59
data_i[23] => Add0.IN60
data_i[23] => Add0.IN61
data_i[23] => Add0.IN62
data_i[23] => Add0.IN63
data_i[23] => Add0.IN64
data_i[23] => Add0.IN65
data_i[23] => Add0.IN66
data_i[23] => Add0.IN67
data_i[23] => Add0.IN68
data_i[23] => Add0.IN69
data_i[23] => Add0.IN70
data_i[23] => Add0.IN71
data_i[23] => Add0.IN72
data_i[23] => Add0.IN73
data_o[0] <= data_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[1] <= data_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[2] <= data_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[3] <= data_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[4] <= data_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[5] <= data_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[6] <= data_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[7] <= data_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[8] <= data_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[9] <= data_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[10] <= data_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[11] <= data_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[12] <= data_o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[13] <= data_o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[14] <= data_o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[15] <= data_o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[16] <= data_o[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[17] <= data_o[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[18] <= data_o[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[19] <= data_o[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[20] <= data_o[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[21] <= data_o[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[22] <= data_o[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[23] <= data_o[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TOP|PL_top:PL2|Lag_filter:Lag_filter2
clk => cache[6].CLK
clk => cache[7].CLK
clk => cache[8].CLK
clk => cache[9].CLK
clk => cache[10].CLK
clk => cache[11].CLK
clk => cache[12].CLK
clk => cache[13].CLK
clk => cache[14].CLK
clk => cache[15].CLK
clk => cache[16].CLK
clk => cache[17].CLK
clk => cache[18].CLK
clk => cache[19].CLK
clk => cache[20].CLK
clk => cache[21].CLK
clk => cache[22].CLK
clk => cache[23].CLK
clk => cache[24].CLK
clk => cache[25].CLK
clk => cache[26].CLK
clk => cache[27].CLK
clk => cache[28].CLK
clk => cache[29].CLK
clk => cache[30].CLK
clk => cache[31].CLK
clk => cache[32].CLK
clk => cache[33].CLK
clk => cache[34].CLK
clk => cache[35].CLK
clk => cache[36].CLK
clk => cache[37].CLK
clk => cache[38].CLK
clk => cache[39].CLK
clk => cache[40].CLK
clk => cache[41].CLK
clk => cache[42].CLK
clk => cache[43].CLK
clk => cache[44].CLK
clk => cache[45].CLK
clk => cache[46].CLK
clk => cache[47].CLK
clk => data_o[0]~reg0.CLK
clk => data_o[1]~reg0.CLK
clk => data_o[2]~reg0.CLK
clk => data_o[3]~reg0.CLK
clk => data_o[4]~reg0.CLK
clk => data_o[5]~reg0.CLK
clk => data_o[6]~reg0.CLK
clk => data_o[7]~reg0.CLK
clk => data_o[8]~reg0.CLK
clk => data_o[9]~reg0.CLK
clk => data_o[10]~reg0.CLK
clk => data_o[11]~reg0.CLK
clk => data_o[12]~reg0.CLK
clk => data_o[13]~reg0.CLK
clk => data_o[14]~reg0.CLK
clk => data_o[15]~reg0.CLK
clk => data_o[16]~reg0.CLK
clk => data_o[17]~reg0.CLK
clk => data_o[18]~reg0.CLK
clk => data_o[19]~reg0.CLK
clk => data_o[20]~reg0.CLK
clk => data_o[21]~reg0.CLK
clk => data_o[22]~reg0.CLK
clk => data_o[23]~reg0.CLK
clk => last_data_o[0].CLK
clk => last_data_o[1].CLK
clk => last_data_o[2].CLK
clk => last_data_o[3].CLK
clk => last_data_o[4].CLK
clk => last_data_o[5].CLK
clk => last_data_o[6].CLK
clk => last_data_o[7].CLK
clk => last_data_o[8].CLK
clk => last_data_o[9].CLK
clk => last_data_o[10].CLK
clk => last_data_o[11].CLK
clk => last_data_o[12].CLK
clk => last_data_o[13].CLK
clk => last_data_o[14].CLK
clk => last_data_o[15].CLK
clk => last_data_o[16].CLK
clk => last_data_o[17].CLK
clk => last_data_o[18].CLK
clk => last_data_o[19].CLK
clk => last_data_o[20].CLK
clk => last_data_o[21].CLK
clk => last_data_o[22].CLK
clk => last_data_o[23].CLK
rst_n => cache[6].ACLR
rst_n => cache[7].ACLR
rst_n => cache[8].ACLR
rst_n => cache[9].ACLR
rst_n => cache[10].ACLR
rst_n => cache[11].ACLR
rst_n => cache[12].ACLR
rst_n => cache[13].ACLR
rst_n => cache[14].ACLR
rst_n => cache[15].ACLR
rst_n => cache[16].ACLR
rst_n => cache[17].ACLR
rst_n => cache[18].ACLR
rst_n => cache[19].ACLR
rst_n => cache[20].ACLR
rst_n => cache[21].ACLR
rst_n => cache[22].ACLR
rst_n => cache[23].ACLR
rst_n => cache[24].ACLR
rst_n => cache[25].ACLR
rst_n => cache[26].ACLR
rst_n => cache[27].ACLR
rst_n => cache[28].ACLR
rst_n => cache[29].ACLR
rst_n => cache[30].ACLR
rst_n => cache[31].ACLR
rst_n => cache[32].ACLR
rst_n => cache[33].ACLR
rst_n => cache[34].ACLR
rst_n => cache[35].ACLR
rst_n => cache[36].ACLR
rst_n => cache[37].ACLR
rst_n => cache[38].ACLR
rst_n => cache[39].ACLR
rst_n => cache[40].ACLR
rst_n => cache[41].ACLR
rst_n => cache[42].ACLR
rst_n => cache[43].ACLR
rst_n => cache[44].ACLR
rst_n => cache[45].ACLR
rst_n => cache[46].ACLR
rst_n => cache[47].ACLR
rst_n => data_o[0]~reg0.ACLR
rst_n => data_o[1]~reg0.ACLR
rst_n => data_o[2]~reg0.ACLR
rst_n => data_o[3]~reg0.ACLR
rst_n => data_o[4]~reg0.ACLR
rst_n => data_o[5]~reg0.ACLR
rst_n => data_o[6]~reg0.ACLR
rst_n => data_o[7]~reg0.ACLR
rst_n => data_o[8]~reg0.ACLR
rst_n => data_o[9]~reg0.ACLR
rst_n => data_o[10]~reg0.ACLR
rst_n => data_o[11]~reg0.ACLR
rst_n => data_o[12]~reg0.ACLR
rst_n => data_o[13]~reg0.ACLR
rst_n => data_o[14]~reg0.ACLR
rst_n => data_o[15]~reg0.ACLR
rst_n => data_o[16]~reg0.ACLR
rst_n => data_o[17]~reg0.ACLR
rst_n => data_o[18]~reg0.ACLR
rst_n => data_o[19]~reg0.ACLR
rst_n => data_o[20]~reg0.ACLR
rst_n => data_o[21]~reg0.ACLR
rst_n => data_o[22]~reg0.ACLR
rst_n => data_o[23]~reg0.ACLR
rst_n => last_data_o[0].ACLR
rst_n => last_data_o[1].ACLR
rst_n => last_data_o[2].ACLR
rst_n => last_data_o[3].ACLR
rst_n => last_data_o[4].ACLR
rst_n => last_data_o[5].ACLR
rst_n => last_data_o[6].ACLR
rst_n => last_data_o[7].ACLR
rst_n => last_data_o[8].ACLR
rst_n => last_data_o[9].ACLR
rst_n => last_data_o[10].ACLR
rst_n => last_data_o[11].ACLR
rst_n => last_data_o[12].ACLR
rst_n => last_data_o[13].ACLR
rst_n => last_data_o[14].ACLR
rst_n => last_data_o[15].ACLR
rst_n => last_data_o[16].ACLR
rst_n => last_data_o[17].ACLR
rst_n => last_data_o[18].ACLR
rst_n => last_data_o[19].ACLR
rst_n => last_data_o[20].ACLR
rst_n => last_data_o[21].ACLR
rst_n => last_data_o[22].ACLR
rst_n => last_data_o[23].ACLR
data_i[0] => Add0.IN96
data_i[1] => Add0.IN95
data_i[2] => Add0.IN94
data_i[3] => Add0.IN93
data_i[4] => Add0.IN92
data_i[5] => Add0.IN91
data_i[6] => Add0.IN90
data_i[7] => Add0.IN89
data_i[8] => Add0.IN88
data_i[9] => Add0.IN87
data_i[10] => Add0.IN86
data_i[11] => Add0.IN85
data_i[12] => Add0.IN84
data_i[13] => Add0.IN83
data_i[14] => Add0.IN82
data_i[15] => Add0.IN81
data_i[16] => Add0.IN80
data_i[17] => Add0.IN79
data_i[18] => Add0.IN78
data_i[19] => Add0.IN77
data_i[20] => Add0.IN76
data_i[21] => Add0.IN75
data_i[22] => Add0.IN74
data_i[23] => Add0.IN49
data_i[23] => Add0.IN50
data_i[23] => Add0.IN51
data_i[23] => Add0.IN52
data_i[23] => Add0.IN53
data_i[23] => Add0.IN54
data_i[23] => Add0.IN55
data_i[23] => Add0.IN56
data_i[23] => Add0.IN57
data_i[23] => Add0.IN58
data_i[23] => Add0.IN59
data_i[23] => Add0.IN60
data_i[23] => Add0.IN61
data_i[23] => Add0.IN62
data_i[23] => Add0.IN63
data_i[23] => Add0.IN64
data_i[23] => Add0.IN65
data_i[23] => Add0.IN66
data_i[23] => Add0.IN67
data_i[23] => Add0.IN68
data_i[23] => Add0.IN69
data_i[23] => Add0.IN70
data_i[23] => Add0.IN71
data_i[23] => Add0.IN72
data_i[23] => Add0.IN73
data_o[0] <= data_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[1] <= data_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[2] <= data_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[3] <= data_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[4] <= data_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[5] <= data_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[6] <= data_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[7] <= data_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[8] <= data_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[9] <= data_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[10] <= data_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[11] <= data_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[12] <= data_o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[13] <= data_o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[14] <= data_o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[15] <= data_o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[16] <= data_o[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[17] <= data_o[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[18] <= data_o[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[19] <= data_o[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[20] <= data_o[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[21] <= data_o[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[22] <= data_o[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[23] <= data_o[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE


