# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../ECE-4305_Lab-5.srcs/sources_1/new/FIFO_control_unit.sv" \
"../../../../ECE-4305_Lab-5.srcs/sources_1/new/FIFO_register_file.sv" \
"../../../../ECE-4305_Lab-5.srcs/sources_1/new/top.sv" \
"../../../../ECE-4305_Lab-5.srcs/sources_1/new/top_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
