Classic Timing Analyzer report for design8template
Tue Feb 04 21:14:20 2014
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLK_Y'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                          ;
+------------------------------+-------+---------------+----------------------------------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                                                                                                           ; To                                                                                                             ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 22.200 ns                        ; CLK_RST_LY                                                                                                     ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[0] ; --         ; CLK_Y    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 63.900 ns                        ; DFFE_1[2]                                                                                                      ; RGT_LZ[7]                                                                                                      ; CLK_Y      ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 7.200 ns                         ; ADC_BYTE_Y[4]                                                                                                  ; DFFE_1[3]                                                                                                      ; --         ; CLK_Y    ; 0            ;
; Clock Setup: 'CLK_Y'         ; N/A   ; None          ; 44.25 MHz ( period = 22.600 ns ) ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[5] ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[0] ; CLK_Y      ; CLK_Y    ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                                                                                                ;                                                                                                                ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EPF10K70RC240-4    ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK_Y           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK_Y'                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                           ; To                                                                                                             ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 44.25 MHz ( period = 22.600 ns )                    ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[5] ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[7] ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 18.600 ns               ;
; N/A                                     ; 44.25 MHz ( period = 22.600 ns )                    ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[5] ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[5] ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 18.600 ns               ;
; N/A                                     ; 44.25 MHz ( period = 22.600 ns )                    ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[5] ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[4] ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 18.600 ns               ;
; N/A                                     ; 44.25 MHz ( period = 22.600 ns )                    ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[5] ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[6] ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 18.600 ns               ;
; N/A                                     ; 44.25 MHz ( period = 22.600 ns )                    ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[5] ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[2] ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 18.600 ns               ;
; N/A                                     ; 44.25 MHz ( period = 22.600 ns )                    ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[5] ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[1] ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 18.600 ns               ;
; N/A                                     ; 44.25 MHz ( period = 22.600 ns )                    ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[5] ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[0] ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 18.600 ns               ;
; N/A                                     ; 44.84 MHz ( period = 22.300 ns )                    ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[4] ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[7] ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 18.300 ns               ;
; N/A                                     ; 44.84 MHz ( period = 22.300 ns )                    ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[6] ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[7] ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 18.300 ns               ;
; N/A                                     ; 44.84 MHz ( period = 22.300 ns )                    ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[2] ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[7] ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 18.300 ns               ;
; N/A                                     ; 44.84 MHz ( period = 22.300 ns )                    ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[0] ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[7] ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 18.300 ns               ;
; N/A                                     ; 44.84 MHz ( period = 22.300 ns )                    ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[4] ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[5] ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 18.300 ns               ;
; N/A                                     ; 44.84 MHz ( period = 22.300 ns )                    ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[6] ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[5] ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 18.300 ns               ;
; N/A                                     ; 44.84 MHz ( period = 22.300 ns )                    ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[2] ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[5] ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 18.300 ns               ;
; N/A                                     ; 44.84 MHz ( period = 22.300 ns )                    ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[0] ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[5] ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 18.300 ns               ;
; N/A                                     ; 44.84 MHz ( period = 22.300 ns )                    ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[4] ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[4] ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 18.300 ns               ;
; N/A                                     ; 44.84 MHz ( period = 22.300 ns )                    ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[6] ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[4] ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 18.300 ns               ;
; N/A                                     ; 44.84 MHz ( period = 22.300 ns )                    ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[2] ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[4] ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 18.300 ns               ;
; N/A                                     ; 44.84 MHz ( period = 22.300 ns )                    ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[0] ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[4] ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 18.300 ns               ;
; N/A                                     ; 44.84 MHz ( period = 22.300 ns )                    ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[4] ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[6] ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 18.300 ns               ;
; N/A                                     ; 44.84 MHz ( period = 22.300 ns )                    ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[6] ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[6] ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 18.300 ns               ;
; N/A                                     ; 44.84 MHz ( period = 22.300 ns )                    ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[2] ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[6] ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 18.300 ns               ;
; N/A                                     ; 44.84 MHz ( period = 22.300 ns )                    ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[0] ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[6] ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 18.300 ns               ;
; N/A                                     ; 44.84 MHz ( period = 22.300 ns )                    ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[4] ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[2] ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 18.300 ns               ;
; N/A                                     ; 44.84 MHz ( period = 22.300 ns )                    ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[6] ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[2] ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 18.300 ns               ;
; N/A                                     ; 44.84 MHz ( period = 22.300 ns )                    ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[2] ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[2] ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 18.300 ns               ;
; N/A                                     ; 44.84 MHz ( period = 22.300 ns )                    ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[0] ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[2] ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 18.300 ns               ;
; N/A                                     ; 44.84 MHz ( period = 22.300 ns )                    ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[4] ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[1] ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 18.300 ns               ;
; N/A                                     ; 44.84 MHz ( period = 22.300 ns )                    ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[6] ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[1] ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 18.300 ns               ;
; N/A                                     ; 44.84 MHz ( period = 22.300 ns )                    ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[2] ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[1] ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 18.300 ns               ;
; N/A                                     ; 44.84 MHz ( period = 22.300 ns )                    ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[0] ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[1] ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 18.300 ns               ;
; N/A                                     ; 44.84 MHz ( period = 22.300 ns )                    ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[4] ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[0] ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 18.300 ns               ;
; N/A                                     ; 44.84 MHz ( period = 22.300 ns )                    ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[6] ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[0] ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 18.300 ns               ;
; N/A                                     ; 44.84 MHz ( period = 22.300 ns )                    ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[2] ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[0] ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 18.300 ns               ;
; N/A                                     ; 44.84 MHz ( period = 22.300 ns )                    ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[0] ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[0] ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 18.300 ns               ;
; N/A                                     ; 45.45 MHz ( period = 22.000 ns )                    ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[1] ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[7] ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 18.000 ns               ;
; N/A                                     ; 45.45 MHz ( period = 22.000 ns )                    ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[1] ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[5] ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 18.000 ns               ;
; N/A                                     ; 45.45 MHz ( period = 22.000 ns )                    ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[1] ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[4] ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 18.000 ns               ;
; N/A                                     ; 45.45 MHz ( period = 22.000 ns )                    ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[1] ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[6] ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 18.000 ns               ;
; N/A                                     ; 45.45 MHz ( period = 22.000 ns )                    ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[1] ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[2] ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 18.000 ns               ;
; N/A                                     ; 45.45 MHz ( period = 22.000 ns )                    ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[1] ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[1] ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 18.000 ns               ;
; N/A                                     ; 45.45 MHz ( period = 22.000 ns )                    ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[1] ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[0] ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 18.000 ns               ;
; N/A                                     ; 51.55 MHz ( period = 19.400 ns )                    ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[7] ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[7] ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 15.400 ns               ;
; N/A                                     ; 51.55 MHz ( period = 19.400 ns )                    ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[7] ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[5] ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 15.400 ns               ;
; N/A                                     ; 51.55 MHz ( period = 19.400 ns )                    ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[7] ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[4] ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 15.400 ns               ;
; N/A                                     ; 51.55 MHz ( period = 19.400 ns )                    ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[7] ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[6] ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 15.400 ns               ;
; N/A                                     ; 51.55 MHz ( period = 19.400 ns )                    ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[7] ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[2] ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 15.400 ns               ;
; N/A                                     ; 51.55 MHz ( period = 19.400 ns )                    ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[7] ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[1] ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 15.400 ns               ;
; N/A                                     ; 51.55 MHz ( period = 19.400 ns )                    ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[7] ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[0] ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 15.400 ns               ;
; N/A                                     ; 52.08 MHz ( period = 19.200 ns )                    ; FSM_CTRL:FSM_CTRL_1|SYN_EN_Z                                                                                   ; DFFE_1[3]                                                                                                      ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 5.600 ns                ;
; N/A                                     ; 53.48 MHz ( period = 18.700 ns )                    ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\ADC_CLK:ADC_CNT[0]_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[2] ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\ADC_CLK:ADC_CNT[0]_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[6] ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 14.700 ns               ;
; N/A                                     ; 53.48 MHz ( period = 18.700 ns )                    ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\ADC_CLK:ADC_CNT[0]_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[0] ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\ADC_CLK:ADC_CNT[0]_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[6] ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 14.700 ns               ;
; N/A                                     ; 53.48 MHz ( period = 18.700 ns )                    ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\ADC_CLK:ADC_CNT[0]_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[3] ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\ADC_CLK:ADC_CNT[0]_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[6] ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 14.700 ns               ;
; N/A                                     ; 53.48 MHz ( period = 18.700 ns )                    ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\ADC_CLK:ADC_CNT[0]_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[2] ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\ADC_CLK:ADC_CNT[0]_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[5] ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 14.700 ns               ;
; N/A                                     ; 53.48 MHz ( period = 18.700 ns )                    ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\ADC_CLK:ADC_CNT[0]_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[0] ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\ADC_CLK:ADC_CNT[0]_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[5] ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 14.700 ns               ;
; N/A                                     ; 53.48 MHz ( period = 18.700 ns )                    ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\ADC_CLK:ADC_CNT[0]_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[3] ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\ADC_CLK:ADC_CNT[0]_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[5] ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 14.700 ns               ;
; N/A                                     ; 53.48 MHz ( period = 18.700 ns )                    ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\ADC_CLK:ADC_CNT[0]_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[2] ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\ADC_CLK:ADC_CNT[0]_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[2] ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 14.700 ns               ;
; N/A                                     ; 53.48 MHz ( period = 18.700 ns )                    ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\ADC_CLK:ADC_CNT[0]_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[0] ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\ADC_CLK:ADC_CNT[0]_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[2] ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 14.700 ns               ;
; N/A                                     ; 53.48 MHz ( period = 18.700 ns )                    ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\ADC_CLK:ADC_CNT[0]_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[3] ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\ADC_CLK:ADC_CNT[0]_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[2] ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 14.700 ns               ;
; N/A                                     ; 53.48 MHz ( period = 18.700 ns )                    ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\ADC_CLK:ADC_CNT[0]_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[2] ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\ADC_CLK:ADC_CNT[0]_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[1] ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 14.700 ns               ;
; N/A                                     ; 53.48 MHz ( period = 18.700 ns )                    ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\ADC_CLK:ADC_CNT[0]_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[0] ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\ADC_CLK:ADC_CNT[0]_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[1] ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 14.700 ns               ;
; N/A                                     ; 53.48 MHz ( period = 18.700 ns )                    ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\ADC_CLK:ADC_CNT[0]_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[3] ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\ADC_CLK:ADC_CNT[0]_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[1] ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 14.700 ns               ;
; N/A                                     ; 53.48 MHz ( period = 18.700 ns )                    ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\ADC_CLK:ADC_CNT[0]_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[2] ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\ADC_CLK:ADC_CNT[0]_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[0] ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 14.700 ns               ;
; N/A                                     ; 53.48 MHz ( period = 18.700 ns )                    ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\ADC_CLK:ADC_CNT[0]_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[0] ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\ADC_CLK:ADC_CNT[0]_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[0] ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 14.700 ns               ;
; N/A                                     ; 53.48 MHz ( period = 18.700 ns )                    ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\ADC_CLK:ADC_CNT[0]_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[3] ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\ADC_CLK:ADC_CNT[0]_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[0] ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 14.700 ns               ;
; N/A                                     ; 53.48 MHz ( period = 18.700 ns )                    ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\ADC_CLK:ADC_CNT[0]_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[2] ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\ADC_CLK:ADC_CNT[0]_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[3] ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 14.700 ns               ;
; N/A                                     ; 53.48 MHz ( period = 18.700 ns )                    ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\ADC_CLK:ADC_CNT[0]_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[0] ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\ADC_CLK:ADC_CNT[0]_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[3] ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 14.700 ns               ;
; N/A                                     ; 53.48 MHz ( period = 18.700 ns )                    ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\ADC_CLK:ADC_CNT[0]_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[3] ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\ADC_CLK:ADC_CNT[0]_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[3] ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 14.700 ns               ;
; N/A                                     ; 54.35 MHz ( period = 18.400 ns )                    ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\ADC_CLK:ADC_CNT[0]_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[1] ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\ADC_CLK:ADC_CNT[0]_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[6] ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 14.400 ns               ;
; N/A                                     ; 54.35 MHz ( period = 18.400 ns )                    ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\ADC_CLK:ADC_CNT[0]_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[1] ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\ADC_CLK:ADC_CNT[0]_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[5] ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 14.400 ns               ;
; N/A                                     ; 54.35 MHz ( period = 18.400 ns )                    ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\ADC_CLK:ADC_CNT[0]_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[1] ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\ADC_CLK:ADC_CNT[0]_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[2] ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 14.400 ns               ;
; N/A                                     ; 54.35 MHz ( period = 18.400 ns )                    ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\ADC_CLK:ADC_CNT[0]_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[1] ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\ADC_CLK:ADC_CNT[0]_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[1] ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 14.400 ns               ;
; N/A                                     ; 54.35 MHz ( period = 18.400 ns )                    ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\ADC_CLK:ADC_CNT[0]_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[1] ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\ADC_CLK:ADC_CNT[0]_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[0] ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 14.400 ns               ;
; N/A                                     ; 54.35 MHz ( period = 18.400 ns )                    ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\ADC_CLK:ADC_CNT[0]_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[1] ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\ADC_CLK:ADC_CNT[0]_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[3] ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 14.400 ns               ;
; N/A                                     ; 58.48 MHz ( period = 17.100 ns )                    ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[5] ; INT_CLK_GEN:INT_CLK_GEN_1|FSM_CLK_Z                                                                            ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 13.100 ns               ;
; N/A                                     ; 58.48 MHz ( period = 17.100 ns )                    ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\ADC_CLK:ADC_CNT[0]_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[5] ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\ADC_CLK:ADC_CNT[0]_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[6] ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 13.100 ns               ;
; N/A                                     ; 58.48 MHz ( period = 17.100 ns )                    ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\ADC_CLK:ADC_CNT[0]_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[5] ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\ADC_CLK:ADC_CNT[0]_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[5] ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 13.100 ns               ;
; N/A                                     ; 58.48 MHz ( period = 17.100 ns )                    ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\ADC_CLK:ADC_CNT[0]_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[5] ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\ADC_CLK:ADC_CNT[0]_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[2] ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 13.100 ns               ;
; N/A                                     ; 58.48 MHz ( period = 17.100 ns )                    ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\ADC_CLK:ADC_CNT[0]_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[5] ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\ADC_CLK:ADC_CNT[0]_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[1] ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 13.100 ns               ;
; N/A                                     ; 58.48 MHz ( period = 17.100 ns )                    ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\ADC_CLK:ADC_CNT[0]_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[5] ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\ADC_CLK:ADC_CNT[0]_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[0] ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 13.100 ns               ;
; N/A                                     ; 58.48 MHz ( period = 17.100 ns )                    ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\ADC_CLK:ADC_CNT[0]_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[5] ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\ADC_CLK:ADC_CNT[0]_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[3] ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 13.100 ns               ;
; N/A                                     ; 59.52 MHz ( period = 16.800 ns )                    ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[4] ; INT_CLK_GEN:INT_CLK_GEN_1|FSM_CLK_Z                                                                            ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 12.800 ns               ;
; N/A                                     ; 59.52 MHz ( period = 16.800 ns )                    ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[6] ; INT_CLK_GEN:INT_CLK_GEN_1|FSM_CLK_Z                                                                            ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 12.800 ns               ;
; N/A                                     ; 59.52 MHz ( period = 16.800 ns )                    ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[2] ; INT_CLK_GEN:INT_CLK_GEN_1|FSM_CLK_Z                                                                            ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 12.800 ns               ;
; N/A                                     ; 59.52 MHz ( period = 16.800 ns )                    ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[0] ; INT_CLK_GEN:INT_CLK_GEN_1|FSM_CLK_Z                                                                            ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 12.800 ns               ;
; N/A                                     ; 60.61 MHz ( period = 16.500 ns )                    ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[1] ; INT_CLK_GEN:INT_CLK_GEN_1|FSM_CLK_Z                                                                            ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 12.500 ns               ;
; N/A                                     ; 64.94 MHz ( period = 15.400 ns )                    ; FSM_CTRL:FSM_CTRL_1|SYN_EN_Z                                                                                   ; DFFE_1[6]                                                                                                      ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 3.700 ns                ;
; N/A                                     ; 71.94 MHz ( period = 13.900 ns )                    ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[7] ; INT_CLK_GEN:INT_CLK_GEN_1|FSM_CLK_Z                                                                            ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 9.900 ns                ;
; N/A                                     ; 75.19 MHz ( period = 13.300 ns )                    ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\ADC_CLK:ADC_CNT[0]_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[2] ; INT_CLK_GEN:INT_CLK_GEN_1|ADC_CLK_Z                                                                            ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 9.300 ns                ;
; N/A                                     ; 75.19 MHz ( period = 13.300 ns )                    ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\ADC_CLK:ADC_CNT[0]_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[0] ; INT_CLK_GEN:INT_CLK_GEN_1|ADC_CLK_Z                                                                            ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 9.300 ns                ;
; N/A                                     ; 75.19 MHz ( period = 13.300 ns )                    ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\ADC_CLK:ADC_CNT[0]_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[3] ; INT_CLK_GEN:INT_CLK_GEN_1|ADC_CLK_Z                                                                            ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 9.300 ns                ;
; N/A                                     ; 76.92 MHz ( period = 13.000 ns )                    ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\ADC_CLK:ADC_CNT[0]_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[1] ; INT_CLK_GEN:INT_CLK_GEN_1|ADC_CLK_Z                                                                            ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 9.000 ns                ;
; N/A                                     ; 80.65 MHz ( period = 12.400 ns )                    ; FSM_CTRL:FSM_CTRL_1|CURRENT_STATE.ADC_DONE                                                                     ; FSM_CTRL:FSM_CTRL_1|SYN_EN_Z                                                                                   ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 2.200 ns                ;
; N/A                                     ; 85.47 MHz ( period = 11.700 ns )                    ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\ADC_CLK:ADC_CNT[0]_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[5] ; INT_CLK_GEN:INT_CLK_GEN_1|ADC_CLK_Z                                                                            ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 7.700 ns                ;
; N/A                                     ; 87.72 MHz ( period = 11.400 ns )                    ; FSM_CTRL:FSM_CTRL_1|SYN_EN_Z                                                                                   ; DFFE_1[7]                                                                                                      ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 1.700 ns                ;
; N/A                                     ; 87.72 MHz ( period = 11.400 ns )                    ; FSM_CTRL:FSM_CTRL_1|SYN_EN_Z                                                                                   ; DFFE_1[0]                                                                                                      ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 1.700 ns                ;
; N/A                                     ; 87.72 MHz ( period = 11.400 ns )                    ; FSM_CTRL:FSM_CTRL_1|SYN_EN_Z                                                                                   ; DFFE_1[1]                                                                                                      ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 1.700 ns                ;
; N/A                                     ; 87.72 MHz ( period = 11.400 ns )                    ; FSM_CTRL:FSM_CTRL_1|SYN_EN_Z                                                                                   ; DFFE_1[2]                                                                                                      ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 1.700 ns                ;
; N/A                                     ; 87.72 MHz ( period = 11.400 ns )                    ; FSM_CTRL:FSM_CTRL_1|SYN_EN_Z                                                                                   ; DFFE_1[4]                                                                                                      ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 1.700 ns                ;
; N/A                                     ; 87.72 MHz ( period = 11.400 ns )                    ; FSM_CTRL:FSM_CTRL_1|SYN_EN_Z                                                                                   ; DFFE_1[5]                                                                                                      ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 1.700 ns                ;
; N/A                                     ; 103.09 MHz ( period = 9.700 ns )                    ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\ADC_CLK:ADC_CNT[0]_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[6] ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\ADC_CLK:ADC_CNT[0]_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[6] ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 5.700 ns                ;
; N/A                                     ; 103.09 MHz ( period = 9.700 ns )                    ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\ADC_CLK:ADC_CNT[0]_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[6] ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\ADC_CLK:ADC_CNT[0]_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[5] ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 5.700 ns                ;
; N/A                                     ; 103.09 MHz ( period = 9.700 ns )                    ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\ADC_CLK:ADC_CNT[0]_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[6] ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\ADC_CLK:ADC_CNT[0]_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[2] ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 5.700 ns                ;
; N/A                                     ; 103.09 MHz ( period = 9.700 ns )                    ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\ADC_CLK:ADC_CNT[0]_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[6] ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\ADC_CLK:ADC_CNT[0]_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[1] ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 5.700 ns                ;
; N/A                                     ; 103.09 MHz ( period = 9.700 ns )                    ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\ADC_CLK:ADC_CNT[0]_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[6] ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\ADC_CLK:ADC_CNT[0]_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[0] ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 5.700 ns                ;
; N/A                                     ; 103.09 MHz ( period = 9.700 ns )                    ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\ADC_CLK:ADC_CNT[0]_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[6] ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\ADC_CLK:ADC_CNT[0]_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[3] ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 5.700 ns                ;
; N/A                                     ; 104.17 MHz ( period = 9.600 ns )                    ; CLK_DOWN:CLK_DOWN_1|lpm_counter:\P1:CURRENT_CNT[1]_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]        ; CLK_DOWN:CLK_DOWN_1|lpm_counter:\P1:CURRENT_CNT[1]_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[9]        ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 5.500 ns                ;
; N/A                                     ; 105.26 MHz ( period = 9.500 ns )                    ; CLK_DOWN:CLK_DOWN_2|lpm_counter:\P1:CURRENT_CNT[1]_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0]        ; CLK_DOWN:CLK_DOWN_2|lpm_counter:\P1:CURRENT_CNT[1]_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[9]        ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 5.500 ns                ;
; N/A                                     ; 107.53 MHz ( period = 9.300 ns )                    ; CLK_DOWN:CLK_DOWN_1|lpm_counter:\P1:CURRENT_CNT[1]_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]        ; CLK_DOWN:CLK_DOWN_1|lpm_counter:\P1:CURRENT_CNT[1]_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[9]        ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 5.200 ns                ;
; N/A                                     ; 107.53 MHz ( period = 9.300 ns )                    ; CLK_DOWN:CLK_DOWN_1|lpm_counter:\P1:CURRENT_CNT[1]_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]        ; CLK_DOWN:CLK_DOWN_1|lpm_counter:\P1:CURRENT_CNT[1]_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[8]        ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 5.200 ns                ;
; N/A                                     ; 108.70 MHz ( period = 9.200 ns )                    ; CLK_DOWN:CLK_DOWN_2|lpm_counter:\P1:CURRENT_CNT[1]_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[1]        ; CLK_DOWN:CLK_DOWN_2|lpm_counter:\P1:CURRENT_CNT[1]_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[9]        ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 5.200 ns                ;
; N/A                                     ; 108.70 MHz ( period = 9.200 ns )                    ; CLK_DOWN:CLK_DOWN_2|lpm_counter:\P1:CURRENT_CNT[1]_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0]        ; CLK_DOWN:CLK_DOWN_2|lpm_counter:\P1:CURRENT_CNT[1]_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[8]        ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 5.200 ns                ;
; N/A                                     ; 111.11 MHz ( period = 9.000 ns )                    ; CLK_DOWN:CLK_DOWN_1|lpm_counter:\P1:CURRENT_CNT[1]_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]        ; CLK_DOWN:CLK_DOWN_1|lpm_counter:\P1:CURRENT_CNT[1]_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[9]        ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 4.900 ns                ;
; N/A                                     ; 111.11 MHz ( period = 9.000 ns )                    ; CLK_DOWN:CLK_DOWN_1|lpm_counter:\P1:CURRENT_CNT[1]_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]        ; CLK_DOWN:CLK_DOWN_1|lpm_counter:\P1:CURRENT_CNT[1]_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[8]        ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 4.900 ns                ;
; N/A                                     ; 111.11 MHz ( period = 9.000 ns )                    ; CLK_DOWN:CLK_DOWN_1|lpm_counter:\P1:CURRENT_CNT[1]_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]        ; CLK_DOWN:CLK_DOWN_1|lpm_counter:\P1:CURRENT_CNT[1]_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7]        ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 4.900 ns                ;
; N/A                                     ; 112.36 MHz ( period = 8.900 ns )                    ; CLK_DOWN:CLK_DOWN_2|lpm_counter:\P1:CURRENT_CNT[1]_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[2]        ; CLK_DOWN:CLK_DOWN_2|lpm_counter:\P1:CURRENT_CNT[1]_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[9]        ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 4.900 ns                ;
; N/A                                     ; 112.36 MHz ( period = 8.900 ns )                    ; CLK_DOWN:CLK_DOWN_2|lpm_counter:\P1:CURRENT_CNT[1]_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[1]        ; CLK_DOWN:CLK_DOWN_2|lpm_counter:\P1:CURRENT_CNT[1]_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[8]        ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 4.900 ns                ;
; N/A                                     ; 112.36 MHz ( period = 8.900 ns )                    ; CLK_DOWN:CLK_DOWN_2|lpm_counter:\P1:CURRENT_CNT[1]_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0]        ; CLK_DOWN:CLK_DOWN_2|lpm_counter:\P1:CURRENT_CNT[1]_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[7]        ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 4.900 ns                ;
; N/A                                     ; 113.64 MHz ( period = 8.800 ns )                    ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\ADC_CLK:ADC_CNT[0]_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[6] ; INT_CLK_GEN:INT_CLK_GEN_1|ADC_CLK_Z                                                                            ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 4.800 ns                ;
; N/A                                     ; 114.94 MHz ( period = 8.700 ns )                    ; CLK_DOWN:CLK_DOWN_1|lpm_counter:\P1:CURRENT_CNT[1]_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]        ; CLK_DOWN:CLK_DOWN_1|lpm_counter:\P1:CURRENT_CNT[1]_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[9]        ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 4.600 ns                ;
; N/A                                     ; 114.94 MHz ( period = 8.700 ns )                    ; CLK_DOWN:CLK_DOWN_1|lpm_counter:\P1:CURRENT_CNT[1]_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]        ; CLK_DOWN:CLK_DOWN_1|lpm_counter:\P1:CURRENT_CNT[1]_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[8]        ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 4.600 ns                ;
; N/A                                     ; 114.94 MHz ( period = 8.700 ns )                    ; CLK_DOWN:CLK_DOWN_1|lpm_counter:\P1:CURRENT_CNT[1]_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]        ; CLK_DOWN:CLK_DOWN_1|lpm_counter:\P1:CURRENT_CNT[1]_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7]        ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 4.600 ns                ;
; N/A                                     ; 114.94 MHz ( period = 8.700 ns )                    ; CLK_DOWN:CLK_DOWN_1|lpm_counter:\P1:CURRENT_CNT[1]_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]        ; CLK_DOWN:CLK_DOWN_1|lpm_counter:\P1:CURRENT_CNT[1]_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6]        ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 4.600 ns                ;
; N/A                                     ; 116.28 MHz ( period = 8.600 ns )                    ; CLK_DOWN:CLK_DOWN_2|lpm_counter:\P1:CURRENT_CNT[1]_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[3]        ; CLK_DOWN:CLK_DOWN_2|lpm_counter:\P1:CURRENT_CNT[1]_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[9]        ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 4.600 ns                ;
; N/A                                     ; 116.28 MHz ( period = 8.600 ns )                    ; CLK_DOWN:CLK_DOWN_2|lpm_counter:\P1:CURRENT_CNT[1]_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[2]        ; CLK_DOWN:CLK_DOWN_2|lpm_counter:\P1:CURRENT_CNT[1]_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[8]        ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 4.600 ns                ;
; N/A                                     ; 116.28 MHz ( period = 8.600 ns )                    ; CLK_DOWN:CLK_DOWN_2|lpm_counter:\P1:CURRENT_CNT[1]_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[1]        ; CLK_DOWN:CLK_DOWN_2|lpm_counter:\P1:CURRENT_CNT[1]_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[7]        ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 4.600 ns                ;
; N/A                                     ; 116.28 MHz ( period = 8.600 ns )                    ; CLK_DOWN:CLK_DOWN_2|lpm_counter:\P1:CURRENT_CNT[1]_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0]        ; CLK_DOWN:CLK_DOWN_2|lpm_counter:\P1:CURRENT_CNT[1]_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[6]        ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 4.600 ns                ;
; N/A                                     ; 117.65 MHz ( period = 8.500 ns )                    ; FSM_CTRL:FSM_CTRL_1|CURRENT_STATE.ADC_PROGRESS                                                                 ; FSM_CTRL:FSM_CTRL_1|CURRENT_STATE.ADC_DONE                                                                     ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 4.500 ns                ;
; N/A                                     ; 119.05 MHz ( period = 8.400 ns )                    ; FSM_CTRL:FSM_CTRL_1|CURRENT_STATE.ADC_DONE                                                                     ; FSM_CTRL:FSM_CTRL_1|CURRENT_STATE.ADC_LATCH                                                                    ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 4.400 ns                ;
; N/A                                     ; 119.05 MHz ( period = 8.400 ns )                    ; CLK_DOWN:CLK_DOWN_1|lpm_counter:\P1:CURRENT_CNT[1]_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4]        ; CLK_DOWN:CLK_DOWN_1|lpm_counter:\P1:CURRENT_CNT[1]_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[9]        ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 4.300 ns                ;
; N/A                                     ; 119.05 MHz ( period = 8.400 ns )                    ; CLK_DOWN:CLK_DOWN_1|lpm_counter:\P1:CURRENT_CNT[1]_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]        ; CLK_DOWN:CLK_DOWN_1|lpm_counter:\P1:CURRENT_CNT[1]_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[8]        ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 4.300 ns                ;
; N/A                                     ; 119.05 MHz ( period = 8.400 ns )                    ; CLK_DOWN:CLK_DOWN_1|lpm_counter:\P1:CURRENT_CNT[1]_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]        ; CLK_DOWN:CLK_DOWN_1|lpm_counter:\P1:CURRENT_CNT[1]_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7]        ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 4.300 ns                ;
; N/A                                     ; 119.05 MHz ( period = 8.400 ns )                    ; CLK_DOWN:CLK_DOWN_1|lpm_counter:\P1:CURRENT_CNT[1]_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]        ; CLK_DOWN:CLK_DOWN_1|lpm_counter:\P1:CURRENT_CNT[1]_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6]        ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 4.300 ns                ;
; N/A                                     ; 119.05 MHz ( period = 8.400 ns )                    ; CLK_DOWN:CLK_DOWN_1|lpm_counter:\P1:CURRENT_CNT[1]_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]        ; CLK_DOWN:CLK_DOWN_1|lpm_counter:\P1:CURRENT_CNT[1]_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5]        ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 4.300 ns                ;
; N/A                                     ; 120.48 MHz ( period = 8.300 ns )                    ; CLK_DOWN:CLK_DOWN_2|lpm_counter:\P1:CURRENT_CNT[1]_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[4]        ; CLK_DOWN:CLK_DOWN_2|lpm_counter:\P1:CURRENT_CNT[1]_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[9]        ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 4.300 ns                ;
; N/A                                     ; 120.48 MHz ( period = 8.300 ns )                    ; CLK_DOWN:CLK_DOWN_2|lpm_counter:\P1:CURRENT_CNT[1]_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[3]        ; CLK_DOWN:CLK_DOWN_2|lpm_counter:\P1:CURRENT_CNT[1]_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[8]        ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 4.300 ns                ;
; N/A                                     ; 120.48 MHz ( period = 8.300 ns )                    ; CLK_DOWN:CLK_DOWN_2|lpm_counter:\P1:CURRENT_CNT[1]_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[2]        ; CLK_DOWN:CLK_DOWN_2|lpm_counter:\P1:CURRENT_CNT[1]_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[7]        ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 4.300 ns                ;
; N/A                                     ; 120.48 MHz ( period = 8.300 ns )                    ; CLK_DOWN:CLK_DOWN_2|lpm_counter:\P1:CURRENT_CNT[1]_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[1]        ; CLK_DOWN:CLK_DOWN_2|lpm_counter:\P1:CURRENT_CNT[1]_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[6]        ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 4.300 ns                ;
; N/A                                     ; 120.48 MHz ( period = 8.300 ns )                    ; CLK_DOWN:CLK_DOWN_2|lpm_counter:\P1:CURRENT_CNT[1]_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0]        ; CLK_DOWN:CLK_DOWN_2|lpm_counter:\P1:CURRENT_CNT[1]_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[5]        ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 4.300 ns                ;
; N/A                                     ; 123.46 MHz ( period = 8.100 ns )                    ; CLK_DOWN:CLK_DOWN_1|lpm_counter:\P1:CURRENT_CNT[1]_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4]        ; CLK_DOWN:CLK_DOWN_1|lpm_counter:\P1:CURRENT_CNT[1]_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[8]        ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 4.000 ns                ;
; N/A                                     ; 123.46 MHz ( period = 8.100 ns )                    ; CLK_DOWN:CLK_DOWN_1|lpm_counter:\P1:CURRENT_CNT[1]_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]        ; CLK_DOWN:CLK_DOWN_1|lpm_counter:\P1:CURRENT_CNT[1]_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7]        ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 4.000 ns                ;
; N/A                                     ; 123.46 MHz ( period = 8.100 ns )                    ; CLK_DOWN:CLK_DOWN_1|lpm_counter:\P1:CURRENT_CNT[1]_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]        ; CLK_DOWN:CLK_DOWN_1|lpm_counter:\P1:CURRENT_CNT[1]_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6]        ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 4.000 ns                ;
; N/A                                     ; 123.46 MHz ( period = 8.100 ns )                    ; CLK_DOWN:CLK_DOWN_1|lpm_counter:\P1:CURRENT_CNT[1]_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]        ; CLK_DOWN:CLK_DOWN_1|lpm_counter:\P1:CURRENT_CNT[1]_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5]        ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 4.000 ns                ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                    ; CLK_DOWN:CLK_DOWN_2|lpm_counter:\P1:CURRENT_CNT[1]_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[4]        ; CLK_DOWN:CLK_DOWN_2|lpm_counter:\P1:CURRENT_CNT[1]_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[8]        ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 4.000 ns                ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                    ; CLK_DOWN:CLK_DOWN_2|lpm_counter:\P1:CURRENT_CNT[1]_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[3]        ; CLK_DOWN:CLK_DOWN_2|lpm_counter:\P1:CURRENT_CNT[1]_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[7]        ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 4.000 ns                ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                    ; CLK_DOWN:CLK_DOWN_2|lpm_counter:\P1:CURRENT_CNT[1]_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[2]        ; CLK_DOWN:CLK_DOWN_2|lpm_counter:\P1:CURRENT_CNT[1]_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[6]        ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 4.000 ns                ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                    ; CLK_DOWN:CLK_DOWN_2|lpm_counter:\P1:CURRENT_CNT[1]_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[1]        ; CLK_DOWN:CLK_DOWN_2|lpm_counter:\P1:CURRENT_CNT[1]_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[5]        ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 4.000 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; CLK_DOWN:CLK_DOWN_1|lpm_counter:\P1:CURRENT_CNT[1]_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4]        ; CLK_DOWN:CLK_DOWN_1|lpm_counter:\P1:CURRENT_CNT[1]_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7]        ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 3.700 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; CLK_DOWN:CLK_DOWN_1|lpm_counter:\P1:CURRENT_CNT[1]_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]        ; CLK_DOWN:CLK_DOWN_1|lpm_counter:\P1:CURRENT_CNT[1]_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6]        ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 3.700 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; CLK_DOWN:CLK_DOWN_1|lpm_counter:\P1:CURRENT_CNT[1]_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]        ; CLK_DOWN:CLK_DOWN_1|lpm_counter:\P1:CURRENT_CNT[1]_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5]        ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 3.700 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; CLK_DOWN:CLK_DOWN_2|lpm_counter:\P1:CURRENT_CNT[1]_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[4]        ; CLK_DOWN:CLK_DOWN_2|lpm_counter:\P1:CURRENT_CNT[1]_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[7]        ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 3.700 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; CLK_DOWN:CLK_DOWN_2|lpm_counter:\P1:CURRENT_CNT[1]_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[3]        ; CLK_DOWN:CLK_DOWN_2|lpm_counter:\P1:CURRENT_CNT[1]_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[6]        ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 3.700 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; CLK_DOWN:CLK_DOWN_2|lpm_counter:\P1:CURRENT_CNT[1]_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[2]        ; CLK_DOWN:CLK_DOWN_2|lpm_counter:\P1:CURRENT_CNT[1]_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[5]        ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 3.700 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; CLK_DOWN:CLK_DOWN_1|lpm_counter:\P1:CURRENT_CNT[1]_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4]        ; CLK_DOWN:CLK_DOWN_1|lpm_counter:\P1:CURRENT_CNT[1]_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6]        ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 3.400 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; CLK_DOWN:CLK_DOWN_1|lpm_counter:\P1:CURRENT_CNT[1]_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]        ; CLK_DOWN:CLK_DOWN_1|lpm_counter:\P1:CURRENT_CNT[1]_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5]        ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 3.400 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; CLK_DOWN:CLK_DOWN_2|lpm_counter:\P1:CURRENT_CNT[1]_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[4]        ; CLK_DOWN:CLK_DOWN_2|lpm_counter:\P1:CURRENT_CNT[1]_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[6]        ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 3.400 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; CLK_DOWN:CLK_DOWN_2|lpm_counter:\P1:CURRENT_CNT[1]_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[3]        ; CLK_DOWN:CLK_DOWN_2|lpm_counter:\P1:CURRENT_CNT[1]_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[5]        ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 3.400 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; CLK_DOWN:CLK_DOWN_1|lpm_counter:\P1:CURRENT_CNT[1]_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4]        ; CLK_DOWN:CLK_DOWN_1|lpm_counter:\P1:CURRENT_CNT[1]_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5]        ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 3.100 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; CLK_DOWN:CLK_DOWN_2|lpm_counter:\P1:CURRENT_CNT[1]_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[4]        ; CLK_DOWN:CLK_DOWN_2|lpm_counter:\P1:CURRENT_CNT[1]_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[5]        ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 3.100 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; CLK_DOWN:CLK_DOWN_1|lpm_counter:\P1:CURRENT_CNT[1]_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5]        ; CLK_DOWN:CLK_DOWN_1|lpm_counter:\P1:CURRENT_CNT[1]_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[9]        ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 2.900 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; CLK_DOWN:CLK_DOWN_2|lpm_counter:\P1:CURRENT_CNT[1]_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[5]        ; CLK_DOWN:CLK_DOWN_2|lpm_counter:\P1:CURRENT_CNT[1]_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[9]        ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 2.900 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; CLK_DOWN:CLK_DOWN_1|lpm_counter:\P1:CURRENT_CNT[1]_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]        ; CLK_DOWN:CLK_DOWN_1|lpm_counter:\P1:CURRENT_CNT[1]_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4]        ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 2.900 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; CLK_DOWN:CLK_DOWN_2|lpm_counter:\P1:CURRENT_CNT[1]_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0]        ; CLK_DOWN:CLK_DOWN_2|lpm_counter:\P1:CURRENT_CNT[1]_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[4]        ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 2.900 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; CLK_DOWN:CLK_DOWN_1|lpm_counter:\P1:CURRENT_CNT[1]_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6]        ; CLK_DOWN:CLK_DOWN_1|lpm_counter:\P1:CURRENT_CNT[1]_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[9]        ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 2.600 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; CLK_DOWN:CLK_DOWN_2|lpm_counter:\P1:CURRENT_CNT[1]_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[6]        ; CLK_DOWN:CLK_DOWN_2|lpm_counter:\P1:CURRENT_CNT[1]_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[9]        ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 2.600 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; CLK_DOWN:CLK_DOWN_1|lpm_counter:\P1:CURRENT_CNT[1]_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5]        ; CLK_DOWN:CLK_DOWN_1|lpm_counter:\P1:CURRENT_CNT[1]_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[8]        ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 2.600 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; CLK_DOWN:CLK_DOWN_1|lpm_counter:\P1:CURRENT_CNT[1]_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]        ; CLK_DOWN:CLK_DOWN_1|lpm_counter:\P1:CURRENT_CNT[1]_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4]        ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 2.600 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; CLK_DOWN:CLK_DOWN_1|lpm_counter:\P1:CURRENT_CNT[1]_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]        ; CLK_DOWN:CLK_DOWN_1|lpm_counter:\P1:CURRENT_CNT[1]_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]        ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 2.600 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; CLK_DOWN:CLK_DOWN_2|lpm_counter:\P1:CURRENT_CNT[1]_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[5]        ; CLK_DOWN:CLK_DOWN_2|lpm_counter:\P1:CURRENT_CNT[1]_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[8]        ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 2.600 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; CLK_DOWN:CLK_DOWN_2|lpm_counter:\P1:CURRENT_CNT[1]_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[1]        ; CLK_DOWN:CLK_DOWN_2|lpm_counter:\P1:CURRENT_CNT[1]_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[4]        ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 2.600 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; CLK_DOWN:CLK_DOWN_2|lpm_counter:\P1:CURRENT_CNT[1]_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0]        ; CLK_DOWN:CLK_DOWN_2|lpm_counter:\P1:CURRENT_CNT[1]_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[3]        ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 2.600 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; FSM_CTRL:FSM_CTRL_1|CURRENT_STATE.ADC_LATCH                                                                    ; FSM_CTRL:FSM_CTRL_1|CURRENT_STATE.ADC_READY                                                                    ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 2.500 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; INT_CLK_GEN:INT_CLK_GEN_1|FSM_CLK_Z                                                                            ; INT_CLK_GEN:INT_CLK_GEN_1|FSM_CLK_Z                                                                            ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 2.500 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; FSM_CTRL:FSM_CTRL_1|CURRENT_STATE.ADC_START                                                                    ; FSM_CTRL:FSM_CTRL_1|CURRENT_STATE.ADC_PROGRESS                                                                 ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 2.500 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; FSM_CTRL:FSM_CTRL_1|CURRENT_STATE.ADC_LATCH                                                                    ; FSM_CTRL:FSM_CTRL_1|CURRENT_STATE.ADC_READY~3                                                                  ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 2.500 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; CLK_DOWN:CLK_DOWN_1|lpm_counter:\P1:CURRENT_CNT[1]_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7]        ; CLK_DOWN:CLK_DOWN_1|lpm_counter:\P1:CURRENT_CNT[1]_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[9]        ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 2.300 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; CLK_DOWN:CLK_DOWN_2|lpm_counter:\P1:CURRENT_CNT[1]_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[7]        ; CLK_DOWN:CLK_DOWN_2|lpm_counter:\P1:CURRENT_CNT[1]_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[9]        ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 2.300 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; CLK_DOWN:CLK_DOWN_1|lpm_counter:\P1:CURRENT_CNT[1]_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6]        ; CLK_DOWN:CLK_DOWN_1|lpm_counter:\P1:CURRENT_CNT[1]_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[8]        ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 2.300 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; CLK_DOWN:CLK_DOWN_1|lpm_counter:\P1:CURRENT_CNT[1]_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5]        ; CLK_DOWN:CLK_DOWN_1|lpm_counter:\P1:CURRENT_CNT[1]_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7]        ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 2.300 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; CLK_DOWN:CLK_DOWN_1|lpm_counter:\P1:CURRENT_CNT[1]_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]        ; CLK_DOWN:CLK_DOWN_1|lpm_counter:\P1:CURRENT_CNT[1]_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4]        ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 2.300 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; CLK_DOWN:CLK_DOWN_1|lpm_counter:\P1:CURRENT_CNT[1]_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]        ; CLK_DOWN:CLK_DOWN_1|lpm_counter:\P1:CURRENT_CNT[1]_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]        ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 2.300 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; CLK_DOWN:CLK_DOWN_1|lpm_counter:\P1:CURRENT_CNT[1]_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]        ; CLK_DOWN:CLK_DOWN_1|lpm_counter:\P1:CURRENT_CNT[1]_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]        ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 2.300 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; CLK_DOWN:CLK_DOWN_2|lpm_counter:\P1:CURRENT_CNT[1]_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[6]        ; CLK_DOWN:CLK_DOWN_2|lpm_counter:\P1:CURRENT_CNT[1]_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[8]        ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 2.300 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; CLK_DOWN:CLK_DOWN_2|lpm_counter:\P1:CURRENT_CNT[1]_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[5]        ; CLK_DOWN:CLK_DOWN_2|lpm_counter:\P1:CURRENT_CNT[1]_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[7]        ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 2.300 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; CLK_DOWN:CLK_DOWN_2|lpm_counter:\P1:CURRENT_CNT[1]_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[2]        ; CLK_DOWN:CLK_DOWN_2|lpm_counter:\P1:CURRENT_CNT[1]_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[4]        ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 2.300 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; CLK_DOWN:CLK_DOWN_2|lpm_counter:\P1:CURRENT_CNT[1]_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[1]        ; CLK_DOWN:CLK_DOWN_2|lpm_counter:\P1:CURRENT_CNT[1]_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[3]        ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 2.300 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; CLK_DOWN:CLK_DOWN_2|lpm_counter:\P1:CURRENT_CNT[1]_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0]        ; CLK_DOWN:CLK_DOWN_2|lpm_counter:\P1:CURRENT_CNT[1]_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[2]        ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 2.300 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; FSM_CTRL:FSM_CTRL_1|CURRENT_STATE.ADC_READY                                                                    ; FSM_CTRL:FSM_CTRL_1|CURRENT_STATE.ADC_START                                                                    ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 2.200 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; INT_CLK_GEN:INT_CLK_GEN_1|ADC_CLK_Z                                                                            ; INT_CLK_GEN:INT_CLK_GEN_1|ADC_CLK_Z                                                                            ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 2.200 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; FSM_CTRL:FSM_CTRL_1|CURRENT_STATE.ADC_PROGRESS                                                                 ; FSM_CTRL:FSM_CTRL_1|CURRENT_STATE.ADC_PROGRESS                                                                 ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 2.200 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; CLK_DOWN:CLK_DOWN_2|lpm_counter:\P1:CURRENT_CNT[1]_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[5]        ; CLK_DOWN:CLK_DOWN_2|lpm_counter:\P1:CURRENT_CNT[1]_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[6]        ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 2.000 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; CLK_DOWN:CLK_DOWN_2|lpm_counter:\P1:CURRENT_CNT[1]_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[5]        ; CLK_DOWN:CLK_DOWN_2|lpm_counter:\P1:CURRENT_CNT[1]_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[5]        ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 2.000 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; CLK_DOWN:CLK_DOWN_2|lpm_counter:\P1:CURRENT_CNT[1]_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[4]        ; CLK_DOWN:CLK_DOWN_2|lpm_counter:\P1:CURRENT_CNT[1]_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[4]        ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 2.000 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; CLK_DOWN:CLK_DOWN_2|lpm_counter:\P1:CURRENT_CNT[1]_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[3]        ; CLK_DOWN:CLK_DOWN_2|lpm_counter:\P1:CURRENT_CNT[1]_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[4]        ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 2.000 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; CLK_DOWN:CLK_DOWN_2|lpm_counter:\P1:CURRENT_CNT[1]_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[3]        ; CLK_DOWN:CLK_DOWN_2|lpm_counter:\P1:CURRENT_CNT[1]_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[3]        ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 2.000 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; CLK_DOWN:CLK_DOWN_2|lpm_counter:\P1:CURRENT_CNT[1]_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[2]        ; CLK_DOWN:CLK_DOWN_2|lpm_counter:\P1:CURRENT_CNT[1]_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[3]        ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 2.000 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; CLK_DOWN:CLK_DOWN_2|lpm_counter:\P1:CURRENT_CNT[1]_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[2]        ; CLK_DOWN:CLK_DOWN_2|lpm_counter:\P1:CURRENT_CNT[1]_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[2]        ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 2.000 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; CLK_DOWN:CLK_DOWN_2|lpm_counter:\P1:CURRENT_CNT[1]_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[1]        ; CLK_DOWN:CLK_DOWN_2|lpm_counter:\P1:CURRENT_CNT[1]_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[2]        ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 2.000 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; CLK_DOWN:CLK_DOWN_2|lpm_counter:\P1:CURRENT_CNT[1]_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[1]        ; CLK_DOWN:CLK_DOWN_2|lpm_counter:\P1:CURRENT_CNT[1]_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[1]        ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 2.000 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; CLK_DOWN:CLK_DOWN_2|lpm_counter:\P1:CURRENT_CNT[1]_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0]        ; CLK_DOWN:CLK_DOWN_2|lpm_counter:\P1:CURRENT_CNT[1]_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[1]        ; CLK_Y      ; CLK_Y    ; None                        ; None                      ; 2.000 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                ;                                                                                                                ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                           ;
+-------+--------------+------------+---------------+----------------------------------------------------------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From          ; To                                                                                                             ; To Clock ;
+-------+--------------+------------+---------------+----------------------------------------------------------------------------------------------------------------+----------+
; N/A   ; None         ; 22.200 ns  ; CLK_RST_LY    ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[7] ; CLK_Y    ;
; N/A   ; None         ; 22.200 ns  ; CLK_RST_LY    ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[5] ; CLK_Y    ;
; N/A   ; None         ; 22.200 ns  ; CLK_RST_LY    ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[4] ; CLK_Y    ;
; N/A   ; None         ; 22.200 ns  ; CLK_RST_LY    ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[6] ; CLK_Y    ;
; N/A   ; None         ; 22.200 ns  ; CLK_RST_LY    ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[2] ; CLK_Y    ;
; N/A   ; None         ; 22.200 ns  ; CLK_RST_LY    ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[1] ; CLK_Y    ;
; N/A   ; None         ; 22.200 ns  ; CLK_RST_LY    ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[0] ; CLK_Y    ;
; N/A   ; None         ; 19.600 ns  ; CLK_RST_LY    ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\ADC_CLK:ADC_CNT[0]_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[6] ; CLK_Y    ;
; N/A   ; None         ; 19.600 ns  ; CLK_RST_LY    ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\ADC_CLK:ADC_CNT[0]_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[5] ; CLK_Y    ;
; N/A   ; None         ; 19.600 ns  ; CLK_RST_LY    ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\ADC_CLK:ADC_CNT[0]_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[2] ; CLK_Y    ;
; N/A   ; None         ; 19.600 ns  ; CLK_RST_LY    ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\ADC_CLK:ADC_CNT[0]_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[1] ; CLK_Y    ;
; N/A   ; None         ; 19.600 ns  ; CLK_RST_LY    ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\ADC_CLK:ADC_CNT[0]_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[0] ; CLK_Y    ;
; N/A   ; None         ; 19.600 ns  ; CLK_RST_LY    ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\ADC_CLK:ADC_CNT[0]_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[3] ; CLK_Y    ;
; N/A   ; None         ; 16.700 ns  ; CLK_RST_LY    ; INT_CLK_GEN:INT_CLK_GEN_1|FSM_CLK_Z                                                                            ; CLK_Y    ;
; N/A   ; None         ; 16.700 ns  ; CLK_RST_LY    ; INT_CLK_GEN:INT_CLK_GEN_1|ADC_CLK_Z                                                                            ; CLK_Y    ;
; N/A   ; None         ; 6.100 ns   ; SYN_RST_LY    ; FSM_CTRL:FSM_CTRL_1|CURRENT_STATE.ADC_LATCH                                                                    ; CLK_Y    ;
; N/A   ; None         ; 6.100 ns   ; SYN_RST_LY    ; FSM_CTRL:FSM_CTRL_1|CURRENT_STATE.ADC_START                                                                    ; CLK_Y    ;
; N/A   ; None         ; 6.100 ns   ; SYN_RST_LY    ; FSM_CTRL:FSM_CTRL_1|CURRENT_STATE.ADC_PROGRESS                                                                 ; CLK_Y    ;
; N/A   ; None         ; 6.000 ns   ; SYN_RST_LY    ; FSM_CTRL:FSM_CTRL_1|CURRENT_STATE.ADC_DONE                                                                     ; CLK_Y    ;
; N/A   ; None         ; 5.800 ns   ; SYN_RST_LY    ; FSM_CTRL:FSM_CTRL_1|CURRENT_STATE.ADC_READY                                                                    ; CLK_Y    ;
; N/A   ; None         ; 5.800 ns   ; SYN_RST_LY    ; FSM_CTRL:FSM_CTRL_1|CURRENT_STATE.ADC_READY~3                                                                  ; CLK_Y    ;
; N/A   ; None         ; 5.000 ns   ; ADC_INTR_LY   ; FSM_CTRL:FSM_CTRL_1|CURRENT_STATE.ADC_PROGRESS                                                                 ; CLK_Y    ;
; N/A   ; None         ; 4.900 ns   ; ADC_INTR_LY   ; FSM_CTRL:FSM_CTRL_1|CURRENT_STATE.ADC_DONE                                                                     ; CLK_Y    ;
; N/A   ; None         ; 4.300 ns   ; ADC_BYTE_Y[1] ; DFFE_1[0]                                                                                                      ; CLK_Y    ;
; N/A   ; None         ; 4.200 ns   ; ADC_BYTE_Y[2] ; DFFE_1[1]                                                                                                      ; CLK_Y    ;
; N/A   ; None         ; 2.100 ns   ; ADC_BYTE_Y[6] ; DFFE_1[5]                                                                                                      ; CLK_Y    ;
; N/A   ; None         ; 2.000 ns   ; ADC_BYTE_Y[7] ; DFFE_1[6]                                                                                                      ; CLK_Y    ;
; N/A   ; None         ; 1.800 ns   ; ADC_BYTE_Y[8] ; DFFE_1[7]                                                                                                      ; CLK_Y    ;
; N/A   ; None         ; 0.500 ns   ; ADC_BYTE_Y[5] ; DFFE_1[4]                                                                                                      ; CLK_Y    ;
; N/A   ; None         ; 0.500 ns   ; ADC_BYTE_Y[3] ; DFFE_1[2]                                                                                                      ; CLK_Y    ;
; N/A   ; None         ; -1.500 ns  ; ADC_BYTE_Y[4] ; DFFE_1[3]                                                                                                      ; CLK_Y    ;
+-------+--------------+------------+---------------+----------------------------------------------------------------------------------------------------------------+----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                     ;
+-------+--------------+------------+---------------------------------------------------------------------------------------------------------+--------------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                    ; To           ; From Clock ;
+-------+--------------+------------+---------------------------------------------------------------------------------------------------------+--------------+------------+
; N/A   ; None         ; 63.900 ns  ; DFFE_1[2]                                                                                               ; RGT_LZ[6]    ; CLK_Y      ;
; N/A   ; None         ; 63.900 ns  ; DFFE_1[2]                                                                                               ; RGT_LZ[7]    ; CLK_Y      ;
; N/A   ; None         ; 63.400 ns  ; DFFE_1[1]                                                                                               ; RGT_LZ[6]    ; CLK_Y      ;
; N/A   ; None         ; 63.400 ns  ; DFFE_1[1]                                                                                               ; RGT_LZ[7]    ; CLK_Y      ;
; N/A   ; None         ; 62.900 ns  ; DFFE_1[2]                                                                                               ; LFT_LZ[1]    ; CLK_Y      ;
; N/A   ; None         ; 62.800 ns  ; DFFE_1[2]                                                                                               ; LFT_LZ[2]    ; CLK_Y      ;
; N/A   ; None         ; 62.700 ns  ; DFFE_1[1]                                                                                               ; LFT_LZ[1]    ; CLK_Y      ;
; N/A   ; None         ; 62.600 ns  ; DFFE_1[0]                                                                                               ; LFT_LZ[1]    ; CLK_Y      ;
; N/A   ; None         ; 62.600 ns  ; DFFE_1[1]                                                                                               ; LFT_LZ[2]    ; CLK_Y      ;
; N/A   ; None         ; 62.500 ns  ; DFFE_1[2]                                                                                               ; RGT_LZ[1]    ; CLK_Y      ;
; N/A   ; None         ; 62.500 ns  ; DFFE_1[0]                                                                                               ; LFT_LZ[2]    ; CLK_Y      ;
; N/A   ; None         ; 62.400 ns  ; DFFE_1[2]                                                                                               ; RGT_LZ[3]    ; CLK_Y      ;
; N/A   ; None         ; 62.400 ns  ; DFFE_1[2]                                                                                               ; RGT_LZ[4]    ; CLK_Y      ;
; N/A   ; None         ; 62.300 ns  ; DFFE_1[0]                                                                                               ; RGT_LZ[2]    ; CLK_Y      ;
; N/A   ; None         ; 62.300 ns  ; DFFE_1[1]                                                                                               ; RGT_LZ[2]    ; CLK_Y      ;
; N/A   ; None         ; 62.300 ns  ; DFFE_1[2]                                                                                               ; RGT_LZ[2]    ; CLK_Y      ;
; N/A   ; None         ; 62.300 ns  ; DFFE_1[0]                                                                                               ; RGT_LZ[5]    ; CLK_Y      ;
; N/A   ; None         ; 62.300 ns  ; DFFE_1[1]                                                                                               ; RGT_LZ[5]    ; CLK_Y      ;
; N/A   ; None         ; 62.300 ns  ; DFFE_1[2]                                                                                               ; RGT_LZ[5]    ; CLK_Y      ;
; N/A   ; None         ; 62.000 ns  ; DFFE_1[0]                                                                                               ; RGT_LZ[1]    ; CLK_Y      ;
; N/A   ; None         ; 62.000 ns  ; DFFE_1[1]                                                                                               ; RGT_LZ[1]    ; CLK_Y      ;
; N/A   ; None         ; 61.900 ns  ; DFFE_1[1]                                                                                               ; RGT_LZ[3]    ; CLK_Y      ;
; N/A   ; None         ; 61.900 ns  ; DFFE_1[1]                                                                                               ; RGT_LZ[4]    ; CLK_Y      ;
; N/A   ; None         ; 61.500 ns  ; DFFE_1[6]                                                                                               ; RGT_LZ[6]    ; CLK_Y      ;
; N/A   ; None         ; 61.500 ns  ; DFFE_1[6]                                                                                               ; RGT_LZ[7]    ; CLK_Y      ;
; N/A   ; None         ; 61.400 ns  ; DFFE_1[2]                                                                                               ; LFT_LZ[6]    ; CLK_Y      ;
; N/A   ; None         ; 61.200 ns  ; DFFE_1[1]                                                                                               ; LFT_LZ[6]    ; CLK_Y      ;
; N/A   ; None         ; 61.100 ns  ; DFFE_1[0]                                                                                               ; LFT_LZ[3]    ; CLK_Y      ;
; N/A   ; None         ; 61.100 ns  ; DFFE_1[1]                                                                                               ; LFT_LZ[3]    ; CLK_Y      ;
; N/A   ; None         ; 61.100 ns  ; DFFE_1[2]                                                                                               ; LFT_LZ[3]    ; CLK_Y      ;
; N/A   ; None         ; 61.100 ns  ; DFFE_1[0]                                                                                               ; LFT_LZ[4]    ; CLK_Y      ;
; N/A   ; None         ; 61.100 ns  ; DFFE_1[1]                                                                                               ; LFT_LZ[4]    ; CLK_Y      ;
; N/A   ; None         ; 61.100 ns  ; DFFE_1[2]                                                                                               ; LFT_LZ[4]    ; CLK_Y      ;
; N/A   ; None         ; 61.100 ns  ; DFFE_1[0]                                                                                               ; LFT_LZ[6]    ; CLK_Y      ;
; N/A   ; None         ; 61.100 ns  ; DFFE_1[0]                                                                                               ; LFT_LZ[7]    ; CLK_Y      ;
; N/A   ; None         ; 61.100 ns  ; DFFE_1[1]                                                                                               ; LFT_LZ[7]    ; CLK_Y      ;
; N/A   ; None         ; 61.100 ns  ; DFFE_1[2]                                                                                               ; LFT_LZ[7]    ; CLK_Y      ;
; N/A   ; None         ; 60.900 ns  ; DFFE_1[0]                                                                                               ; RGT_LZ[6]    ; CLK_Y      ;
; N/A   ; None         ; 60.900 ns  ; DFFE_1[3]                                                                                               ; RGT_LZ[6]    ; CLK_Y      ;
; N/A   ; None         ; 60.900 ns  ; DFFE_1[0]                                                                                               ; RGT_LZ[7]    ; CLK_Y      ;
; N/A   ; None         ; 60.900 ns  ; DFFE_1[3]                                                                                               ; RGT_LZ[7]    ; CLK_Y      ;
; N/A   ; None         ; 60.700 ns  ; DFFE_1[3]                                                                                               ; RGT_LZ[2]    ; CLK_Y      ;
; N/A   ; None         ; 60.700 ns  ; DFFE_1[3]                                                                                               ; RGT_LZ[5]    ; CLK_Y      ;
; N/A   ; None         ; 60.700 ns  ; DFFE_1[3]                                                                                               ; LFT_LZ[1]    ; CLK_Y      ;
; N/A   ; None         ; 60.400 ns  ; DFFE_1[3]                                                                                               ; RGT_LZ[1]    ; CLK_Y      ;
; N/A   ; None         ; 60.100 ns  ; DFFE_1[6]                                                                                               ; RGT_LZ[1]    ; CLK_Y      ;
; N/A   ; None         ; 60.000 ns  ; DFFE_1[6]                                                                                               ; RGT_LZ[3]    ; CLK_Y      ;
; N/A   ; None         ; 60.000 ns  ; DFFE_1[6]                                                                                               ; RGT_LZ[4]    ; CLK_Y      ;
; N/A   ; None         ; 59.900 ns  ; DFFE_1[6]                                                                                               ; RGT_LZ[5]    ; CLK_Y      ;
; N/A   ; None         ; 59.900 ns  ; DFFE_1[4]                                                                                               ; LFT_LZ[1]    ; CLK_Y      ;
; N/A   ; None         ; 59.800 ns  ; DFFE_1[4]                                                                                               ; LFT_LZ[2]    ; CLK_Y      ;
; N/A   ; None         ; 59.500 ns  ; DFFE_1[6]                                                                                               ; RGT_LZ[2]    ; CLK_Y      ;
; N/A   ; None         ; 59.500 ns  ; DFFE_1[5]                                                                                               ; LFT_LZ[1]    ; CLK_Y      ;
; N/A   ; None         ; 59.500 ns  ; DFFE_1[3]                                                                                               ; LFT_LZ[2]    ; CLK_Y      ;
; N/A   ; None         ; 59.500 ns  ; DFFE_1[3]                                                                                               ; LFT_LZ[3]    ; CLK_Y      ;
; N/A   ; None         ; 59.500 ns  ; DFFE_1[3]                                                                                               ; LFT_LZ[4]    ; CLK_Y      ;
; N/A   ; None         ; 59.500 ns  ; DFFE_1[3]                                                                                               ; LFT_LZ[7]    ; CLK_Y      ;
; N/A   ; None         ; 59.400 ns  ; DFFE_1[0]                                                                                               ; RGT_LZ[3]    ; CLK_Y      ;
; N/A   ; None         ; 59.400 ns  ; DFFE_1[3]                                                                                               ; RGT_LZ[3]    ; CLK_Y      ;
; N/A   ; None         ; 59.400 ns  ; DFFE_1[0]                                                                                               ; RGT_LZ[4]    ; CLK_Y      ;
; N/A   ; None         ; 59.400 ns  ; DFFE_1[3]                                                                                               ; RGT_LZ[4]    ; CLK_Y      ;
; N/A   ; None         ; 59.400 ns  ; DFFE_1[5]                                                                                               ; LFT_LZ[2]    ; CLK_Y      ;
; N/A   ; None         ; 59.200 ns  ; DFFE_1[4]                                                                                               ; RGT_LZ[6]    ; CLK_Y      ;
; N/A   ; None         ; 59.200 ns  ; DFFE_1[4]                                                                                               ; RGT_LZ[7]    ; CLK_Y      ;
; N/A   ; None         ; 58.400 ns  ; DFFE_1[7]                                                                                               ; RGT_LZ[6]    ; CLK_Y      ;
; N/A   ; None         ; 58.400 ns  ; DFFE_1[7]                                                                                               ; RGT_LZ[7]    ; CLK_Y      ;
; N/A   ; None         ; 58.400 ns  ; DFFE_1[4]                                                                                               ; LFT_LZ[6]    ; CLK_Y      ;
; N/A   ; None         ; 58.200 ns  ; DFFE_1[4]                                                                                               ; RGT_LZ[2]    ; CLK_Y      ;
; N/A   ; None         ; 58.100 ns  ; DFFE_1[3]                                                                                               ; LFT_LZ[6]    ; CLK_Y      ;
; N/A   ; None         ; 58.000 ns  ; DFFE_1[5]                                                                                               ; LFT_LZ[6]    ; CLK_Y      ;
; N/A   ; None         ; 57.900 ns  ; DFFE_1[4]                                                                                               ; RGT_LZ[5]    ; CLK_Y      ;
; N/A   ; None         ; 57.900 ns  ; DFFE_1[5]                                                                                               ; LFT_LZ[3]    ; CLK_Y      ;
; N/A   ; None         ; 57.900 ns  ; DFFE_1[5]                                                                                               ; LFT_LZ[4]    ; CLK_Y      ;
; N/A   ; None         ; 57.900 ns  ; DFFE_1[5]                                                                                               ; LFT_LZ[7]    ; CLK_Y      ;
; N/A   ; None         ; 57.700 ns  ; DFFE_1[4]                                                                                               ; RGT_LZ[3]    ; CLK_Y      ;
; N/A   ; None         ; 57.700 ns  ; DFFE_1[4]                                                                                               ; RGT_LZ[4]    ; CLK_Y      ;
; N/A   ; None         ; 57.400 ns  ; DFFE_1[4]                                                                                               ; RGT_LZ[1]    ; CLK_Y      ;
; N/A   ; None         ; 57.000 ns  ; DFFE_1[7]                                                                                               ; RGT_LZ[1]    ; CLK_Y      ;
; N/A   ; None         ; 56.900 ns  ; DFFE_1[7]                                                                                               ; RGT_LZ[3]    ; CLK_Y      ;
; N/A   ; None         ; 56.900 ns  ; DFFE_1[7]                                                                                               ; RGT_LZ[4]    ; CLK_Y      ;
; N/A   ; None         ; 56.900 ns  ; DFFE_1[5]                                                                                               ; RGT_LZ[6]    ; CLK_Y      ;
; N/A   ; None         ; 56.900 ns  ; DFFE_1[5]                                                                                               ; RGT_LZ[7]    ; CLK_Y      ;
; N/A   ; None         ; 56.800 ns  ; DFFE_1[7]                                                                                               ; RGT_LZ[5]    ; CLK_Y      ;
; N/A   ; None         ; 56.600 ns  ; DFFE_1[7]                                                                                               ; LFT_LZ[1]    ; CLK_Y      ;
; N/A   ; None         ; 56.500 ns  ; DFFE_1[7]                                                                                               ; LFT_LZ[2]    ; CLK_Y      ;
; N/A   ; None         ; 56.400 ns  ; DFFE_1[7]                                                                                               ; RGT_LZ[2]    ; CLK_Y      ;
; N/A   ; None         ; 56.100 ns  ; DFFE_1[6]                                                                                               ; LFT_LZ[1]    ; CLK_Y      ;
; N/A   ; None         ; 56.000 ns  ; DFFE_1[6]                                                                                               ; LFT_LZ[2]    ; CLK_Y      ;
; N/A   ; None         ; 55.800 ns  ; DFFE_1[4]                                                                                               ; LFT_LZ[3]    ; CLK_Y      ;
; N/A   ; None         ; 55.800 ns  ; DFFE_1[4]                                                                                               ; LFT_LZ[4]    ; CLK_Y      ;
; N/A   ; None         ; 55.800 ns  ; DFFE_1[4]                                                                                               ; LFT_LZ[7]    ; CLK_Y      ;
; N/A   ; None         ; 55.500 ns  ; DFFE_1[5]                                                                                               ; RGT_LZ[1]    ; CLK_Y      ;
; N/A   ; None         ; 55.400 ns  ; DFFE_1[5]                                                                                               ; RGT_LZ[3]    ; CLK_Y      ;
; N/A   ; None         ; 55.400 ns  ; DFFE_1[5]                                                                                               ; RGT_LZ[4]    ; CLK_Y      ;
; N/A   ; None         ; 55.100 ns  ; DFFE_1[7]                                                                                               ; LFT_LZ[3]    ; CLK_Y      ;
; N/A   ; None         ; 55.100 ns  ; DFFE_1[7]                                                                                               ; LFT_LZ[4]    ; CLK_Y      ;
; N/A   ; None         ; 55.100 ns  ; DFFE_1[7]                                                                                               ; LFT_LZ[6]    ; CLK_Y      ;
; N/A   ; None         ; 55.100 ns  ; DFFE_1[7]                                                                                               ; LFT_LZ[7]    ; CLK_Y      ;
; N/A   ; None         ; 55.000 ns  ; DFFE_1[5]                                                                                               ; RGT_LZ[5]    ; CLK_Y      ;
; N/A   ; None         ; 54.900 ns  ; DFFE_1[5]                                                                                               ; RGT_LZ[2]    ; CLK_Y      ;
; N/A   ; None         ; 54.600 ns  ; DFFE_1[6]                                                                                               ; LFT_LZ[3]    ; CLK_Y      ;
; N/A   ; None         ; 54.600 ns  ; DFFE_1[6]                                                                                               ; LFT_LZ[4]    ; CLK_Y      ;
; N/A   ; None         ; 54.600 ns  ; DFFE_1[6]                                                                                               ; LFT_LZ[6]    ; CLK_Y      ;
; N/A   ; None         ; 54.600 ns  ; DFFE_1[6]                                                                                               ; LFT_LZ[7]    ; CLK_Y      ;
; N/A   ; None         ; 45.600 ns  ; DFFE_1[2]                                                                                               ; LFT_LZ[5]    ; CLK_Y      ;
; N/A   ; None         ; 45.500 ns  ; DFFE_1[1]                                                                                               ; LFT_LZ[5]    ; CLK_Y      ;
; N/A   ; None         ; 45.100 ns  ; DFFE_1[0]                                                                                               ; LFT_LZ[5]    ; CLK_Y      ;
; N/A   ; None         ; 44.200 ns  ; DFFE_1[3]                                                                                               ; LFT_LZ[5]    ; CLK_Y      ;
; N/A   ; None         ; 42.400 ns  ; DFFE_1[4]                                                                                               ; LFT_LZ[5]    ; CLK_Y      ;
; N/A   ; None         ; 39.100 ns  ; DFFE_1[5]                                                                                               ; LFT_LZ[5]    ; CLK_Y      ;
; N/A   ; None         ; 38.700 ns  ; DFFE_1[7]                                                                                               ; LFT_LZ[5]    ; CLK_Y      ;
; N/A   ; None         ; 38.500 ns  ; DFFE_1[6]                                                                                               ; LFT_LZ[5]    ; CLK_Y      ;
; N/A   ; None         ; 29.700 ns  ; FSM_CTRL:FSM_CTRL_1|CURRENT_STATE.ADC_READY                                                             ; ADC_CS_LZ    ; CLK_Y      ;
; N/A   ; None         ; 28.400 ns  ; FSM_CTRL:FSM_CTRL_1|CURRENT_STATE.ADC_START                                                             ; ADC_WR_LZ    ; CLK_Y      ;
; N/A   ; None         ; 28.400 ns  ; FSM_CTRL:FSM_CTRL_1|CURRENT_STATE.ADC_READY~3                                                           ; ADC_RD_LZ    ; CLK_Y      ;
; N/A   ; None         ; 27.600 ns  ; CLK_DOWN:CLK_DOWN_2|lpm_counter:\P1:CURRENT_CNT[1]_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[9] ; DB_FSM_CLK_Z ; CLK_Y      ;
; N/A   ; None         ; 26.000 ns  ; FSM_CTRL:FSM_CTRL_1|SYN_EN_Z                                                                            ; SYN_EN_Z     ; CLK_Y      ;
; N/A   ; None         ; 22.500 ns  ; CLK_DOWN:CLK_DOWN_1|lpm_counter:\P1:CURRENT_CNT[1]_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[9] ; DB_ADC_CLK_Z ; CLK_Y      ;
; N/A   ; None         ; 18.000 ns  ; INT_CLK_GEN:INT_CLK_GEN_1|ADC_CLK_Z                                                                     ; ADC_CLK_Z    ; CLK_Y      ;
+-------+--------------+------------+---------------------------------------------------------------------------------------------------------+--------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                   ;
+---------------+-------------+------------+---------------+----------------------------------------------------------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th  ; From          ; To                                                                                                             ; To Clock ;
+---------------+-------------+------------+---------------+----------------------------------------------------------------------------------------------------------------+----------+
; N/A           ; None        ; 7.200 ns   ; ADC_BYTE_Y[4] ; DFFE_1[3]                                                                                                      ; CLK_Y    ;
; N/A           ; None        ; 5.200 ns   ; ADC_BYTE_Y[5] ; DFFE_1[4]                                                                                                      ; CLK_Y    ;
; N/A           ; None        ; 5.200 ns   ; ADC_BYTE_Y[3] ; DFFE_1[2]                                                                                                      ; CLK_Y    ;
; N/A           ; None        ; 3.900 ns   ; ADC_BYTE_Y[8] ; DFFE_1[7]                                                                                                      ; CLK_Y    ;
; N/A           ; None        ; 3.700 ns   ; ADC_BYTE_Y[7] ; DFFE_1[6]                                                                                                      ; CLK_Y    ;
; N/A           ; None        ; 3.600 ns   ; ADC_BYTE_Y[6] ; DFFE_1[5]                                                                                                      ; CLK_Y    ;
; N/A           ; None        ; 1.500 ns   ; ADC_BYTE_Y[2] ; DFFE_1[1]                                                                                                      ; CLK_Y    ;
; N/A           ; None        ; 1.400 ns   ; ADC_BYTE_Y[1] ; DFFE_1[0]                                                                                                      ; CLK_Y    ;
; N/A           ; None        ; 0.800 ns   ; ADC_INTR_LY   ; FSM_CTRL:FSM_CTRL_1|CURRENT_STATE.ADC_DONE                                                                     ; CLK_Y    ;
; N/A           ; None        ; 0.700 ns   ; ADC_INTR_LY   ; FSM_CTRL:FSM_CTRL_1|CURRENT_STATE.ADC_PROGRESS                                                                 ; CLK_Y    ;
; N/A           ; None        ; -0.100 ns  ; SYN_RST_LY    ; FSM_CTRL:FSM_CTRL_1|CURRENT_STATE.ADC_READY                                                                    ; CLK_Y    ;
; N/A           ; None        ; -0.100 ns  ; SYN_RST_LY    ; FSM_CTRL:FSM_CTRL_1|CURRENT_STATE.ADC_READY~3                                                                  ; CLK_Y    ;
; N/A           ; None        ; -0.300 ns  ; SYN_RST_LY    ; FSM_CTRL:FSM_CTRL_1|CURRENT_STATE.ADC_DONE                                                                     ; CLK_Y    ;
; N/A           ; None        ; -0.400 ns  ; SYN_RST_LY    ; FSM_CTRL:FSM_CTRL_1|CURRENT_STATE.ADC_LATCH                                                                    ; CLK_Y    ;
; N/A           ; None        ; -0.400 ns  ; SYN_RST_LY    ; FSM_CTRL:FSM_CTRL_1|CURRENT_STATE.ADC_START                                                                    ; CLK_Y    ;
; N/A           ; None        ; -0.400 ns  ; SYN_RST_LY    ; FSM_CTRL:FSM_CTRL_1|CURRENT_STATE.ADC_PROGRESS                                                                 ; CLK_Y    ;
; N/A           ; None        ; -10.100 ns ; CLK_RST_LY    ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[7] ; CLK_Y    ;
; N/A           ; None        ; -10.100 ns ; CLK_RST_LY    ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[5] ; CLK_Y    ;
; N/A           ; None        ; -10.100 ns ; CLK_RST_LY    ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[4] ; CLK_Y    ;
; N/A           ; None        ; -10.100 ns ; CLK_RST_LY    ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[6] ; CLK_Y    ;
; N/A           ; None        ; -10.100 ns ; CLK_RST_LY    ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[2] ; CLK_Y    ;
; N/A           ; None        ; -10.100 ns ; CLK_RST_LY    ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[1] ; CLK_Y    ;
; N/A           ; None        ; -10.100 ns ; CLK_RST_LY    ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[0] ; CLK_Y    ;
; N/A           ; None        ; -10.200 ns ; CLK_RST_LY    ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\ADC_CLK:ADC_CNT[0]_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[6] ; CLK_Y    ;
; N/A           ; None        ; -10.200 ns ; CLK_RST_LY    ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\ADC_CLK:ADC_CNT[0]_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[5] ; CLK_Y    ;
; N/A           ; None        ; -10.200 ns ; CLK_RST_LY    ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\ADC_CLK:ADC_CNT[0]_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[2] ; CLK_Y    ;
; N/A           ; None        ; -10.200 ns ; CLK_RST_LY    ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\ADC_CLK:ADC_CNT[0]_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[1] ; CLK_Y    ;
; N/A           ; None        ; -10.200 ns ; CLK_RST_LY    ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\ADC_CLK:ADC_CNT[0]_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[0] ; CLK_Y    ;
; N/A           ; None        ; -10.200 ns ; CLK_RST_LY    ; INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\ADC_CLK:ADC_CNT[0]_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[3] ; CLK_Y    ;
; N/A           ; None        ; -11.000 ns ; CLK_RST_LY    ; INT_CLK_GEN:INT_CLK_GEN_1|FSM_CLK_Z                                                                            ; CLK_Y    ;
; N/A           ; None        ; -11.000 ns ; CLK_RST_LY    ; INT_CLK_GEN:INT_CLK_GEN_1|ADC_CLK_Z                                                                            ; CLK_Y    ;
+---------------+-------------+------------+---------------+----------------------------------------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Feb 04 21:14:19 2014
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off design8template -c design8template
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK_Y" is an undefined clock
Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "INT_CLK_GEN:INT_CLK_GEN_1|ADC_CLK_Z" as buffer
    Info: Detected ripple clock "INT_CLK_GEN:INT_CLK_GEN_1|FSM_CLK_Z" as buffer
Info: Clock "CLK_Y" has Internal fmax of 44.25 MHz between source register "INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[5]" and destination register "INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[7]" (period= 22.6 ns)
    Info: + Longest register to register delay is 18.600 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC6_I38; Fanout = 4; REG Node = 'INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[5]'
        Info: 2: + IC(2.800 ns) + CELL(2.700 ns) = 5.500 ns; Loc. = LC2_I39; Fanout = 1; COMB Node = 'INT_CLK_GEN:INT_CLK_GEN_1|LessThan1~0'
        Info: 3: + IC(0.500 ns) + CELL(2.700 ns) = 8.700 ns; Loc. = LC1_I39; Fanout = 2; COMB Node = 'INT_CLK_GEN:INT_CLK_GEN_1|LessThan1~2'
        Info: 4: + IC(2.700 ns) + CELL(2.400 ns) = 13.800 ns; Loc. = LC3_I37; Fanout = 7; COMB Node = 'INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[7]~1'
        Info: 5: + IC(2.800 ns) + CELL(2.000 ns) = 18.600 ns; Loc. = LC8_I38; Fanout = 2; REG Node = 'INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[7]'
        Info: Total cell delay = 9.800 ns ( 52.69 % )
        Info: Total interconnect delay = 8.800 ns ( 47.31 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "CLK_Y" to destination register is 7.000 ns
            Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 15; CLK Node = 'CLK_Y'
            Info: 2: + IC(4.100 ns) + CELL(0.000 ns) = 7.000 ns; Loc. = LC8_I38; Fanout = 2; REG Node = 'INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[7]'
            Info: Total cell delay = 2.900 ns ( 41.43 % )
            Info: Total interconnect delay = 4.100 ns ( 58.57 % )
        Info: - Longest clock path from clock "CLK_Y" to source register is 7.000 ns
            Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 15; CLK Node = 'CLK_Y'
            Info: 2: + IC(4.100 ns) + CELL(0.000 ns) = 7.000 ns; Loc. = LC6_I38; Fanout = 4; REG Node = 'INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[5]'
            Info: Total cell delay = 2.900 ns ( 41.43 % )
            Info: Total interconnect delay = 4.100 ns ( 58.57 % )
    Info: + Micro clock to output delay of source is 1.400 ns
    Info: + Micro setup delay of destination is 2.600 ns
Info: tsu for register "INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[7]" (data pin = "CLK_RST_LY", clock pin = "CLK_Y") is 22.200 ns
    Info: + Longest pin to register delay is 26.600 ns
        Info: 1: + IC(0.000 ns) + CELL(10.300 ns) = 10.300 ns; Loc. = PIN_29; Fanout = 38; PIN Node = 'CLK_RST_LY'
        Info: 2: + IC(8.800 ns) + CELL(2.700 ns) = 21.800 ns; Loc. = LC3_I37; Fanout = 7; COMB Node = 'INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[7]~1'
        Info: 3: + IC(2.800 ns) + CELL(2.000 ns) = 26.600 ns; Loc. = LC8_I38; Fanout = 2; REG Node = 'INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[7]'
        Info: Total cell delay = 15.000 ns ( 56.39 % )
        Info: Total interconnect delay = 11.600 ns ( 43.61 % )
    Info: + Micro setup delay of destination is 2.600 ns
    Info: - Shortest clock path from clock "CLK_Y" to destination register is 7.000 ns
        Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 15; CLK Node = 'CLK_Y'
        Info: 2: + IC(4.100 ns) + CELL(0.000 ns) = 7.000 ns; Loc. = LC8_I38; Fanout = 2; REG Node = 'INT_CLK_GEN:INT_CLK_GEN_1|lpm_counter:\FSM_CLK:FSM_CNT[0]_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[7]'
        Info: Total cell delay = 2.900 ns ( 41.43 % )
        Info: Total interconnect delay = 4.100 ns ( 58.57 % )
Info: tco from clock "CLK_Y" to destination pin "RGT_LZ[6]" through register "DFFE_1[2]" is 63.900 ns
    Info: + Longest clock path from clock "CLK_Y" to source register is 18.700 ns
        Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 15; CLK Node = 'CLK_Y'
        Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC1_I37; Fanout = 26; REG Node = 'INT_CLK_GEN:INT_CLK_GEN_1|FSM_CLK_Z'
        Info: 3: + IC(10.300 ns) + CELL(0.000 ns) = 18.700 ns; Loc. = LC5_I18; Fanout = 41; REG Node = 'DFFE_1[2]'
        Info: Total cell delay = 4.300 ns ( 22.99 % )
        Info: Total interconnect delay = 14.400 ns ( 77.01 % )
    Info: + Micro clock to output delay of source is 1.400 ns
    Info: + Longest register to pin delay is 43.800 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC5_I18; Fanout = 41; REG Node = 'DFFE_1[2]'
        Info: 2: + IC(9.600 ns) + CELL(2.700 ns) = 12.300 ns; Loc. = LC3_A52; Fanout = 3; COMB Node = 'TABLE:TABLE_1|Mux2~0'
        Info: 3: + IC(5.100 ns) + CELL(2.400 ns) = 19.800 ns; Loc. = LC2_C31; Fanout = 1; COMB Node = 'TABLE:TABLE_1|Mux5~4'
        Info: 4: + IC(2.700 ns) + CELL(2.700 ns) = 25.200 ns; Loc. = LC8_C32; Fanout = 1; COMB Node = 'TABLE:TABLE_1|Mux5~5'
        Info: 5: + IC(0.500 ns) + CELL(2.700 ns) = 28.400 ns; Loc. = LC1_C32; Fanout = 7; COMB Node = 'TABLE:TABLE_1|Mux5~11'
        Info: 6: + IC(3.700 ns) + CELL(2.700 ns) = 34.800 ns; Loc. = LC8_C42; Fanout = 1; COMB Node = 'SEG7DEC:SEG7DEC_1|Mux8~0'
        Info: 7: + IC(4.000 ns) + CELL(5.000 ns) = 43.800 ns; Loc. = PIN_18; Fanout = 0; PIN Node = 'RGT_LZ[6]'
        Info: Total cell delay = 18.200 ns ( 41.55 % )
        Info: Total interconnect delay = 25.600 ns ( 58.45 % )
Info: th for register "DFFE_1[3]" (data pin = "ADC_BYTE_Y[4]", clock pin = "CLK_Y") is 7.200 ns
    Info: + Longest clock path from clock "CLK_Y" to destination register is 18.700 ns
        Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 15; CLK Node = 'CLK_Y'
        Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC1_I37; Fanout = 26; REG Node = 'INT_CLK_GEN:INT_CLK_GEN_1|FSM_CLK_Z'
        Info: 3: + IC(10.300 ns) + CELL(0.000 ns) = 18.700 ns; Loc. = LC1_I51; Fanout = 40; REG Node = 'DFFE_1[3]'
        Info: Total cell delay = 4.300 ns ( 22.99 % )
        Info: Total interconnect delay = 14.400 ns ( 77.01 % )
    Info: + Micro hold delay of destination is 3.100 ns
    Info: - Shortest pin to register delay is 14.600 ns
        Info: 1: + IC(0.000 ns) + CELL(10.300 ns) = 10.300 ns; Loc. = PIN_54; Fanout = 1; PIN Node = 'ADC_BYTE_Y[4]'
        Info: 2: + IC(2.600 ns) + CELL(1.700 ns) = 14.600 ns; Loc. = LC1_I51; Fanout = 40; REG Node = 'DFFE_1[3]'
        Info: Total cell delay = 12.000 ns ( 82.19 % )
        Info: Total interconnect delay = 2.600 ns ( 17.81 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 174 megabytes
    Info: Processing ended: Tue Feb 04 21:14:20 2014
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


