
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//watch_clang_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004017e0 <.init>:
  4017e0:	stp	x29, x30, [sp, #-16]!
  4017e4:	mov	x29, sp
  4017e8:	bl	401cc0 <ferror@plt+0x60>
  4017ec:	ldp	x29, x30, [sp], #16
  4017f0:	ret

Disassembly of section .plt:

0000000000401800 <memcpy@plt-0x20>:
  401800:	stp	x16, x30, [sp, #-16]!
  401804:	adrp	x16, 416000 <ferror@plt+0x143a0>
  401808:	ldr	x17, [x16, #4088]
  40180c:	add	x16, x16, #0xff8
  401810:	br	x17
  401814:	nop
  401818:	nop
  40181c:	nop

0000000000401820 <memcpy@plt>:
  401820:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401824:	ldr	x17, [x16]
  401828:	add	x16, x16, #0x0
  40182c:	br	x17

0000000000401830 <_exit@plt>:
  401830:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401834:	ldr	x17, [x16, #8]
  401838:	add	x16, x16, #0x8
  40183c:	br	x17

0000000000401840 <strlen@plt>:
  401840:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401844:	ldr	x17, [x16, #16]
  401848:	add	x16, x16, #0x10
  40184c:	br	x17

0000000000401850 <fputs@plt>:
  401850:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401854:	ldr	x17, [x16, #24]
  401858:	add	x16, x16, #0x18
  40185c:	br	x17

0000000000401860 <exit@plt>:
  401860:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401864:	ldr	x17, [x16, #32]
  401868:	add	x16, x16, #0x20
  40186c:	br	x17

0000000000401870 <error@plt>:
  401870:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401874:	ldr	x17, [x16, #40]
  401878:	add	x16, x16, #0x28
  40187c:	br	x17

0000000000401880 <use_default_colors@plt>:
  401880:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401884:	ldr	x17, [x16, #48]
  401888:	add	x16, x16, #0x30
  40188c:	br	x17

0000000000401890 <strtod@plt>:
  401890:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401894:	ldr	x17, [x16, #56]
  401898:	add	x16, x16, #0x38
  40189c:	br	x17

00000000004018a0 <has_colors@plt>:
  4018a0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  4018a4:	ldr	x17, [x16, #64]
  4018a8:	add	x16, x16, #0x40
  4018ac:	br	x17

00000000004018b0 <waddch@plt>:
  4018b0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  4018b4:	ldr	x17, [x16, #72]
  4018b8:	add	x16, x16, #0x48
  4018bc:	br	x17

00000000004018c0 <pipe@plt>:
  4018c0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  4018c4:	ldr	x17, [x16, #80]
  4018c8:	add	x16, x16, #0x50
  4018cc:	br	x17

00000000004018d0 <__cxa_atexit@plt>:
  4018d0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  4018d4:	ldr	x17, [x16, #88]
  4018d8:	add	x16, x16, #0x58
  4018dc:	br	x17

00000000004018e0 <cbreak@plt>:
  4018e0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  4018e4:	ldr	x17, [x16, #96]
  4018e8:	add	x16, x16, #0x60
  4018ec:	br	x17

00000000004018f0 <ctime@plt>:
  4018f0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  4018f4:	ldr	x17, [x16, #104]
  4018f8:	add	x16, x16, #0x68
  4018fc:	br	x17

0000000000401900 <waddnstr@plt>:
  401900:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401904:	ldr	x17, [x16, #112]
  401908:	add	x16, x16, #0x70
  40190c:	br	x17

0000000000401910 <asprintf@plt>:
  401910:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401914:	ldr	x17, [x16, #120]
  401918:	add	x16, x16, #0x78
  40191c:	br	x17

0000000000401920 <fork@plt>:
  401920:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401924:	ldr	x17, [x16, #128]
  401928:	add	x16, x16, #0x80
  40192c:	br	x17

0000000000401930 <__fpending@plt>:
  401930:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401934:	ldr	x17, [x16, #136]
  401938:	add	x16, x16, #0x88
  40193c:	br	x17

0000000000401940 <snprintf@plt>:
  401940:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401944:	ldr	x17, [x16, #144]
  401948:	add	x16, x16, #0x90
  40194c:	br	x17

0000000000401950 <init_pair@plt>:
  401950:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401954:	ldr	x17, [x16, #152]
  401958:	add	x16, x16, #0x98
  40195c:	br	x17

0000000000401960 <signal@plt>:
  401960:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401964:	ldr	x17, [x16, #160]
  401968:	add	x16, x16, #0xa0
  40196c:	br	x17

0000000000401970 <fclose@plt>:
  401970:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401974:	ldr	x17, [x16, #168]
  401978:	add	x16, x16, #0xa8
  40197c:	br	x17

0000000000401980 <time@plt>:
  401980:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401984:	ldr	x17, [x16, #176]
  401988:	add	x16, x16, #0xb0
  40198c:	br	x17

0000000000401990 <wrefresh@plt>:
  401990:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401994:	ldr	x17, [x16, #184]
  401998:	add	x16, x16, #0xb8
  40199c:	br	x17

00000000004019a0 <initscr@plt>:
  4019a0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  4019a4:	ldr	x17, [x16, #192]
  4019a8:	add	x16, x16, #0xc0
  4019ac:	br	x17

00000000004019b0 <start_color@plt>:
  4019b0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  4019b4:	ldr	x17, [x16, #200]
  4019b8:	add	x16, x16, #0xc8
  4019bc:	br	x17

00000000004019c0 <bindtextdomain@plt>:
  4019c0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  4019c4:	ldr	x17, [x16, #208]
  4019c8:	add	x16, x16, #0xd0
  4019cc:	br	x17

00000000004019d0 <__libc_start_main@plt>:
  4019d0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  4019d4:	ldr	x17, [x16, #216]
  4019d8:	add	x16, x16, #0xd8
  4019dc:	br	x17

00000000004019e0 <fgetc@plt>:
  4019e0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  4019e4:	ldr	x17, [x16, #224]
  4019e8:	add	x16, x16, #0xe0
  4019ec:	br	x17

00000000004019f0 <fdopen@plt>:
  4019f0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  4019f4:	ldr	x17, [x16, #232]
  4019f8:	add	x16, x16, #0xe8
  4019fc:	br	x17

0000000000401a00 <gettimeofday@plt>:
  401a00:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401a04:	ldr	x17, [x16, #240]
  401a08:	add	x16, x16, #0xf0
  401a0c:	br	x17

0000000000401a10 <sleep@plt>:
  401a10:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401a14:	ldr	x17, [x16, #248]
  401a18:	add	x16, x16, #0xf8
  401a1c:	br	x17

0000000000401a20 <realloc@plt>:
  401a20:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401a24:	ldr	x17, [x16, #256]
  401a28:	add	x16, x16, #0x100
  401a2c:	br	x17

0000000000401a30 <winch@plt>:
  401a30:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401a34:	ldr	x17, [x16, #264]
  401a38:	add	x16, x16, #0x108
  401a3c:	br	x17

0000000000401a40 <beep@plt>:
  401a40:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401a44:	ldr	x17, [x16, #272]
  401a48:	add	x16, x16, #0x110
  401a4c:	br	x17

0000000000401a50 <getc@plt>:
  401a50:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401a54:	ldr	x17, [x16, #280]
  401a58:	add	x16, x16, #0x118
  401a5c:	br	x17

0000000000401a60 <putenv@plt>:
  401a60:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401a64:	ldr	x17, [x16, #288]
  401a68:	add	x16, x16, #0x120
  401a6c:	br	x17

0000000000401a70 <system@plt>:
  401a70:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401a74:	ldr	x17, [x16, #296]
  401a78:	add	x16, x16, #0x128
  401a7c:	br	x17

0000000000401a80 <strdup@plt>:
  401a80:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401a84:	ldr	x17, [x16, #304]
  401a88:	add	x16, x16, #0x130
  401a8c:	br	x17

0000000000401a90 <close@plt>:
  401a90:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401a94:	ldr	x17, [x16, #312]
  401a98:	add	x16, x16, #0x138
  401a9c:	br	x17

0000000000401aa0 <nonl@plt>:
  401aa0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401aa4:	ldr	x17, [x16, #320]
  401aa8:	add	x16, x16, #0x140
  401aac:	br	x17

0000000000401ab0 <__gmon_start__@plt>:
  401ab0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401ab4:	ldr	x17, [x16, #328]
  401ab8:	add	x16, x16, #0x148
  401abc:	br	x17

0000000000401ac0 <abort@plt>:
  401ac0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401ac4:	ldr	x17, [x16, #336]
  401ac8:	add	x16, x16, #0x150
  401acc:	br	x17

0000000000401ad0 <textdomain@plt>:
  401ad0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401ad4:	ldr	x17, [x16, #344]
  401ad8:	add	x16, x16, #0x158
  401adc:	br	x17

0000000000401ae0 <getopt_long@plt>:
  401ae0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401ae4:	ldr	x17, [x16, #352]
  401ae8:	add	x16, x16, #0x160
  401aec:	br	x17

0000000000401af0 <execvp@plt>:
  401af0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401af4:	ldr	x17, [x16, #360]
  401af8:	add	x16, x16, #0x168
  401afc:	br	x17

0000000000401b00 <__ctype_b_loc@plt>:
  401b00:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401b04:	ldr	x17, [x16, #368]
  401b08:	add	x16, x16, #0x170
  401b0c:	br	x17

0000000000401b10 <strtol@plt>:
  401b10:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401b14:	ldr	x17, [x16, #376]
  401b18:	add	x16, x16, #0x178
  401b1c:	br	x17

0000000000401b20 <free@plt>:
  401b20:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401b24:	ldr	x17, [x16, #384]
  401b28:	add	x16, x16, #0x180
  401b2c:	br	x17

0000000000401b30 <ungetc@plt>:
  401b30:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401b34:	ldr	x17, [x16, #392]
  401b38:	add	x16, x16, #0x188
  401b3c:	br	x17

0000000000401b40 <fflush@plt>:
  401b40:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401b44:	ldr	x17, [x16, #400]
  401b48:	add	x16, x16, #0x190
  401b4c:	br	x17

0000000000401b50 <endwin@plt>:
  401b50:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401b54:	ldr	x17, [x16, #408]
  401b58:	add	x16, x16, #0x198
  401b5c:	br	x17

0000000000401b60 <wclear@plt>:
  401b60:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401b64:	ldr	x17, [x16, #416]
  401b68:	add	x16, x16, #0x1a0
  401b6c:	br	x17

0000000000401b70 <sysconf@plt>:
  401b70:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401b74:	ldr	x17, [x16, #424]
  401b78:	add	x16, x16, #0x1a8
  401b7c:	br	x17

0000000000401b80 <gethostname@plt>:
  401b80:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401b84:	ldr	x17, [x16, #432]
  401b88:	add	x16, x16, #0x1b0
  401b8c:	br	x17

0000000000401b90 <noecho@plt>:
  401b90:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401b94:	ldr	x17, [x16, #440]
  401b98:	add	x16, x16, #0x1b8
  401b9c:	br	x17

0000000000401ba0 <usleep@plt>:
  401ba0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401ba4:	ldr	x17, [x16, #448]
  401ba8:	add	x16, x16, #0x1c0
  401bac:	br	x17

0000000000401bb0 <dcgettext@plt>:
  401bb0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401bb4:	ldr	x17, [x16, #456]
  401bb8:	add	x16, x16, #0x1c8
  401bbc:	br	x17

0000000000401bc0 <dup2@plt>:
  401bc0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401bc4:	ldr	x17, [x16, #464]
  401bc8:	add	x16, x16, #0x1d0
  401bcc:	br	x17

0000000000401bd0 <wmove@plt>:
  401bd0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401bd4:	ldr	x17, [x16, #472]
  401bd8:	add	x16, x16, #0x1d8
  401bdc:	br	x17

0000000000401be0 <printf@plt>:
  401be0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401be4:	ldr	x17, [x16, #480]
  401be8:	add	x16, x16, #0x1e0
  401bec:	br	x17

0000000000401bf0 <__errno_location@plt>:
  401bf0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401bf4:	ldr	x17, [x16, #488]
  401bf8:	add	x16, x16, #0x1e8
  401bfc:	br	x17

0000000000401c00 <getenv@plt>:
  401c00:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401c04:	ldr	x17, [x16, #496]
  401c08:	add	x16, x16, #0x1f0
  401c0c:	br	x17

0000000000401c10 <waitpid@plt>:
  401c10:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401c14:	ldr	x17, [x16, #504]
  401c18:	add	x16, x16, #0x1f8
  401c1c:	br	x17

0000000000401c20 <fprintf@plt>:
  401c20:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401c24:	ldr	x17, [x16, #512]
  401c28:	add	x16, x16, #0x200
  401c2c:	br	x17

0000000000401c30 <resizeterm@plt>:
  401c30:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401c34:	ldr	x17, [x16, #520]
  401c38:	add	x16, x16, #0x208
  401c3c:	br	x17

0000000000401c40 <ioctl@plt>:
  401c40:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401c44:	ldr	x17, [x16, #528]
  401c48:	add	x16, x16, #0x210
  401c4c:	br	x17

0000000000401c50 <setlocale@plt>:
  401c50:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401c54:	ldr	x17, [x16, #536]
  401c58:	add	x16, x16, #0x218
  401c5c:	br	x17

0000000000401c60 <ferror@plt>:
  401c60:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401c64:	ldr	x17, [x16, #544]
  401c68:	add	x16, x16, #0x220
  401c6c:	br	x17

Disassembly of section .text:

0000000000401c70 <.text>:
  401c70:	mov	x29, #0x0                   	// #0
  401c74:	mov	x30, #0x0                   	// #0
  401c78:	mov	x5, x0
  401c7c:	ldr	x1, [sp]
  401c80:	add	x2, sp, #0x8
  401c84:	mov	x6, sp
  401c88:	movz	x0, #0x0, lsl #48
  401c8c:	movk	x0, #0x0, lsl #32
  401c90:	movk	x0, #0x40, lsl #16
  401c94:	movk	x0, #0x1d7c
  401c98:	movz	x3, #0x0, lsl #48
  401c9c:	movk	x3, #0x0, lsl #32
  401ca0:	movk	x3, #0x40, lsl #16
  401ca4:	movk	x3, #0x61b0
  401ca8:	movz	x4, #0x0, lsl #48
  401cac:	movk	x4, #0x0, lsl #32
  401cb0:	movk	x4, #0x40, lsl #16
  401cb4:	movk	x4, #0x6230
  401cb8:	bl	4019d0 <__libc_start_main@plt>
  401cbc:	bl	401ac0 <abort@plt>
  401cc0:	adrp	x0, 416000 <ferror@plt+0x143a0>
  401cc4:	ldr	x0, [x0, #4064]
  401cc8:	cbz	x0, 401cd0 <ferror@plt+0x70>
  401ccc:	b	401ab0 <__gmon_start__@plt>
  401cd0:	ret
  401cd4:	nop
  401cd8:	adrp	x0, 417000 <ferror@plt+0x153a0>
  401cdc:	add	x0, x0, #0x3c8
  401ce0:	adrp	x1, 417000 <ferror@plt+0x153a0>
  401ce4:	add	x1, x1, #0x3c8
  401ce8:	cmp	x1, x0
  401cec:	b.eq	401d04 <ferror@plt+0xa4>  // b.none
  401cf0:	adrp	x1, 406000 <ferror@plt+0x43a0>
  401cf4:	ldr	x1, [x1, #616]
  401cf8:	cbz	x1, 401d04 <ferror@plt+0xa4>
  401cfc:	mov	x16, x1
  401d00:	br	x16
  401d04:	ret
  401d08:	adrp	x0, 417000 <ferror@plt+0x153a0>
  401d0c:	add	x0, x0, #0x3c8
  401d10:	adrp	x1, 417000 <ferror@plt+0x153a0>
  401d14:	add	x1, x1, #0x3c8
  401d18:	sub	x1, x1, x0
  401d1c:	lsr	x2, x1, #63
  401d20:	add	x1, x2, x1, asr #3
  401d24:	cmp	xzr, x1, asr #1
  401d28:	asr	x1, x1, #1
  401d2c:	b.eq	401d44 <ferror@plt+0xe4>  // b.none
  401d30:	adrp	x2, 406000 <ferror@plt+0x43a0>
  401d34:	ldr	x2, [x2, #624]
  401d38:	cbz	x2, 401d44 <ferror@plt+0xe4>
  401d3c:	mov	x16, x2
  401d40:	br	x16
  401d44:	ret
  401d48:	stp	x29, x30, [sp, #-32]!
  401d4c:	mov	x29, sp
  401d50:	str	x19, [sp, #16]
  401d54:	adrp	x19, 417000 <ferror@plt+0x153a0>
  401d58:	ldrb	w0, [x19, #1032]
  401d5c:	cbnz	w0, 401d6c <ferror@plt+0x10c>
  401d60:	bl	401cd8 <ferror@plt+0x78>
  401d64:	mov	w0, #0x1                   	// #1
  401d68:	strb	w0, [x19, #1032]
  401d6c:	ldr	x19, [sp, #16]
  401d70:	ldp	x29, x30, [sp], #32
  401d74:	ret
  401d78:	b	401d08 <ferror@plt+0xa8>
  401d7c:	sub	sp, sp, #0x120
  401d80:	stp	x26, x25, [sp, #224]
  401d84:	adrp	x25, 417000 <ferror@plt+0x153a0>
  401d88:	ldr	x8, [x25, #1024]
  401d8c:	stp	x22, x21, [sp, #256]
  401d90:	mov	x21, x1
  401d94:	adrp	x1, 406000 <ferror@plt+0x43a0>
  401d98:	mov	w22, w0
  401d9c:	adrp	x9, 417000 <ferror@plt+0x153a0>
  401da0:	add	x1, x1, #0x619
  401da4:	mov	w0, #0x6                   	// #6
  401da8:	stp	d9, d8, [sp, #176]
  401dac:	stp	x29, x30, [sp, #192]
  401db0:	stp	x28, x27, [sp, #208]
  401db4:	stp	x24, x23, [sp, #240]
  401db8:	stp	x20, x19, [sp, #272]
  401dbc:	add	x29, sp, #0xb0
  401dc0:	str	x8, [x9, #968]
  401dc4:	bl	401c50 <setlocale@plt>
  401dc8:	adrp	x19, 406000 <ferror@plt+0x43a0>
  401dcc:	add	x19, x19, #0x347
  401dd0:	adrp	x1, 406000 <ferror@plt+0x43a0>
  401dd4:	add	x1, x1, #0x351
  401dd8:	mov	x0, x19
  401ddc:	bl	4019c0 <bindtextdomain@plt>
  401de0:	mov	x0, x19
  401de4:	bl	401ad0 <textdomain@plt>
  401de8:	adrp	x0, 403000 <ferror@plt+0x13a0>
  401dec:	add	x0, x0, #0x564
  401df0:	bl	406238 <ferror@plt+0x45d8>
  401df4:	adrp	x8, 406000 <ferror@plt+0x43a0>
  401df8:	ldr	d9, [x8, #632]
  401dfc:	adrp	x19, 406000 <ferror@plt+0x43a0>
  401e00:	adrp	x20, 417000 <ferror@plt+0x153a0>
  401e04:	adrp	x26, 406000 <ferror@plt+0x43a0>
  401e08:	fmov	d8, #2.000000000000000000e+00
  401e0c:	add	x19, x19, #0x363
  401e10:	add	x20, x20, #0x238
  401e14:	add	x26, x26, #0x280
  401e18:	adrp	x28, 417000 <ferror@plt+0x153a0>
  401e1c:	adrp	x27, 417000 <ferror@plt+0x153a0>
  401e20:	mov	w23, #0x1                   	// #1
  401e24:	mov	w0, w22
  401e28:	mov	x1, x21
  401e2c:	mov	x2, x19
  401e30:	mov	x3, x20
  401e34:	mov	x4, xzr
  401e38:	bl	401ae0 <getopt_long@plt>
  401e3c:	sub	w8, w0, #0x62
  401e40:	cmp	w8, #0x16
  401e44:	b.hi	401f2c <ferror@plt+0x2cc>  // b.pmore
  401e48:	adr	x9, 401e58 <ferror@plt+0x1f8>
  401e4c:	ldrh	w10, [x26, x8, lsl #1]
  401e50:	add	x9, x9, x10, lsl #2
  401e54:	br	x9
  401e58:	ldr	w8, [x28, #1036]
  401e5c:	orr	w8, w8, #0x10
  401e60:	str	w8, [x28, #1036]
  401e64:	b	401e24 <ferror@plt+0x1c4>
  401e68:	ldr	w8, [x28, #1036]
  401e6c:	orr	w8, w8, #0x8
  401e70:	str	w8, [x28, #1036]
  401e74:	b	401e24 <ferror@plt+0x1c4>
  401e78:	adrp	x8, 417000 <ferror@plt+0x153a0>
  401e7c:	strb	w23, [x8, #1040]
  401e80:	b	401e24 <ferror@plt+0x1c4>
  401e84:	ldr	w8, [x28, #1036]
  401e88:	ldr	x9, [x27, #984]
  401e8c:	orr	w10, w8, #0x2
  401e90:	str	w10, [x28, #1036]
  401e94:	cbz	x9, 401e24 <ferror@plt+0x1c4>
  401e98:	orr	w8, w8, #0x6
  401e9c:	str	w8, [x28, #1036]
  401ea0:	b	401e24 <ferror@plt+0x1c4>
  401ea4:	ldr	x24, [x27, #984]
  401ea8:	adrp	x1, 406000 <ferror@plt+0x43a0>
  401eac:	mov	w2, #0x5                   	// #5
  401eb0:	mov	x0, xzr
  401eb4:	add	x1, x1, #0x373
  401eb8:	bl	401bb0 <dcgettext@plt>
  401ebc:	mov	x1, x0
  401ec0:	mov	x0, x24
  401ec4:	mov	x24, #0xffffffe00000        	// #281474974613504
  401ec8:	movk	x24, #0x41ef, lsl #48
  401ecc:	bl	4032b0 <ferror@plt+0x1650>
  401ed0:	fmax	d8, d0, d9
  401ed4:	fmov	d0, x24
  401ed8:	fcmp	d8, d0
  401edc:	b.le	401e24 <ferror@plt+0x1c4>
  401ee0:	mov	x8, #0xffffffe00000        	// #281474974613504
  401ee4:	movk	x8, #0x41ef, lsl #48
  401ee8:	fmov	d8, x8
  401eec:	b	401e24 <ferror@plt+0x1c4>
  401ef0:	ldr	w8, [x28, #1036]
  401ef4:	orr	w8, w8, #0x20
  401ef8:	str	w8, [x28, #1036]
  401efc:	b	401e24 <ferror@plt+0x1c4>
  401f00:	adrp	x8, 417000 <ferror@plt+0x153a0>
  401f04:	strb	w23, [x8, #1044]
  401f08:	b	401e24 <ferror@plt+0x1c4>
  401f0c:	ldr	w8, [x28, #1036]
  401f10:	orr	w8, w8, #0x40
  401f14:	str	w8, [x28, #1036]
  401f18:	b	401e24 <ferror@plt+0x1c4>
  401f1c:	ldr	w8, [x28, #1036]
  401f20:	orr	w8, w8, #0x80
  401f24:	str	w8, [x28, #1036]
  401f28:	b	401e24 <ferror@plt+0x1c4>
  401f2c:	cmn	w0, #0x1
  401f30:	b.ne	402a90 <ferror@plt+0xe30>  // b.any
  401f34:	adrp	x19, 417000 <ferror@plt+0x153a0>
  401f38:	ldrsw	x8, [x19, #992]
  401f3c:	cmp	w8, w22
  401f40:	b.ge	402a90 <ferror@plt+0xe30>  // b.tcont
  401f44:	add	x9, x21, x8, lsl #3
  401f48:	add	w8, w8, #0x1
  401f4c:	str	w8, [x19, #992]
  401f50:	ldr	x0, [x9]
  401f54:	str	x9, [sp, #16]
  401f58:	cbz	x0, 401fa8 <ferror@plt+0x348>
  401f5c:	bl	401a80 <strdup@plt>
  401f60:	mov	x20, x0
  401f64:	cbnz	x0, 401fac <ferror@plt+0x34c>
  401f68:	adrp	x2, 406000 <ferror@plt+0x43a0>
  401f6c:	add	x2, x2, #0x69f
  401f70:	mov	w0, #0x1                   	// #1
  401f74:	mov	w1, wzr
  401f78:	bl	401870 <error@plt>
  401f7c:	b	401fac <ferror@plt+0x34c>
  401f80:	adrp	x1, 406000 <ferror@plt+0x43a0>
  401f84:	add	x1, x1, #0x38c
  401f88:	mov	w2, #0x5                   	// #5
  401f8c:	mov	x0, xzr
  401f90:	bl	401bb0 <dcgettext@plt>
  401f94:	ldr	x1, [x25, #1024]
  401f98:	adrp	x2, 406000 <ferror@plt+0x43a0>
  401f9c:	add	x2, x2, #0x398
  401fa0:	bl	401be0 <printf@plt>
  401fa4:	b	402a68 <ferror@plt+0xe08>
  401fa8:	mov	x20, xzr
  401fac:	ldr	w25, [x19, #992]
  401fb0:	cmp	w25, w22
  401fb4:	b.ge	402048 <ferror@plt+0x3e8>  // b.tcont
  401fb8:	mov	x0, x20
  401fbc:	bl	401840 <strlen@plt>
  401fc0:	mov	x24, x0
  401fc4:	b	401ffc <ferror@plt+0x39c>
  401fc8:	ldrsw	x23, [x19, #992]
  401fcc:	add	x0, x20, w24, sxtw
  401fd0:	mov	w8, #0x20                  	// #32
  401fd4:	strb	w8, [x0], #1
  401fd8:	ldr	x1, [x21, x23, lsl #3]
  401fdc:	sxtw	x2, w25
  401fe0:	bl	401820 <memcpy@plt>
  401fe4:	add	w25, w23, #0x1
  401fe8:	add	w24, w27, #0x1
  401fec:	cmp	w25, w22
  401ff0:	strb	wzr, [x20, w24, sxtw]
  401ff4:	str	w25, [x19, #992]
  401ff8:	b.ge	402048 <ferror@plt+0x3e8>  // b.tcont
  401ffc:	ldr	x0, [x21, w25, sxtw #3]
  402000:	bl	401840 <strlen@plt>
  402004:	mov	x25, x0
  402008:	add	w27, w24, w25
  40200c:	add	w23, w27, #0x2
  402010:	sxtw	x26, w23
  402014:	mov	x0, x20
  402018:	mov	x1, x26
  40201c:	bl	401a20 <realloc@plt>
  402020:	mov	x20, x0
  402024:	cbnz	x0, 401fc8 <ferror@plt+0x368>
  402028:	cbz	w23, 401fc8 <ferror@plt+0x368>
  40202c:	adrp	x2, 406000 <ferror@plt+0x43a0>
  402030:	mov	w0, #0x1                   	// #1
  402034:	mov	w1, wzr
  402038:	add	x2, x2, #0x6b7
  40203c:	mov	x3, x26
  402040:	bl	401870 <error@plt>
  402044:	b	401fc8 <ferror@plt+0x368>
  402048:	str	x20, [sp, #32]
  40204c:	bl	402d30 <ferror@plt+0x10d0>
  402050:	adrp	x21, 402000 <ferror@plt+0x3a0>
  402054:	add	x21, x21, #0xf00
  402058:	mov	w0, #0x2                   	// #2
  40205c:	mov	x1, x21
  402060:	bl	401960 <signal@plt>
  402064:	mov	w0, #0xf                   	// #15
  402068:	mov	x1, x21
  40206c:	bl	401960 <signal@plt>
  402070:	mov	w0, #0x1                   	// #1
  402074:	mov	x1, x21
  402078:	mov	w19, #0x1                   	// #1
  40207c:	bl	401960 <signal@plt>
  402080:	adrp	x1, 402000 <ferror@plt+0x3a0>
  402084:	add	x1, x1, #0xf0c
  402088:	mov	w0, #0x1c                  	// #28
  40208c:	bl	401960 <signal@plt>
  402090:	adrp	x8, 417000 <ferror@plt+0x153a0>
  402094:	strb	w19, [x8, #1048]
  402098:	bl	4019a0 <initscr@plt>
  40209c:	ldrb	w8, [x28, #1036]
  4020a0:	adrp	x21, 417000 <ferror@plt+0x153a0>
  4020a4:	adrp	x24, 417000 <ferror@plt+0x153a0>
  4020a8:	adrp	x22, 417000 <ferror@plt+0x153a0>
  4020ac:	tbz	w8, #5, 402164 <ferror@plt+0x504>
  4020b0:	bl	4018a0 <has_colors@plt>
  4020b4:	tbz	w0, #0, 402144 <ferror@plt+0x4e4>
  4020b8:	bl	4019b0 <start_color@plt>
  4020bc:	bl	401880 <use_default_colors@plt>
  4020c0:	adrp	x19, 406000 <ferror@plt+0x43a0>
  4020c4:	mov	w8, wzr
  4020c8:	mov	w9, #0x1                   	// #1
  4020cc:	add	x19, x19, #0x2e2
  4020d0:	mov	w20, #0x9                   	// #9
  4020d4:	str	wzr, [x24, #1120]
  4020d8:	strb	w9, [x22, #1116]
  4020dc:	b	4020f8 <ferror@plt+0x498>
  4020e0:	mov	w10, wzr
  4020e4:	mov	w9, wzr
  4020e8:	add	w8, w8, #0x1
  4020ec:	cmp	w8, w10
  4020f0:	str	w8, [x24, #1120]
  4020f4:	b.ge	402154 <ferror@plt+0x4f4>  // b.tcont
  4020f8:	str	wzr, [x21, #1124]
  4020fc:	tbz	w9, #0, 4020e0 <ferror@plt+0x480>
  402100:	mov	w11, wzr
  402104:	mov	w10, #0x9                   	// #9
  402108:	ldrh	w1, [x19, w11, sxtw #1]
  40210c:	ldrh	w2, [x19, w8, sxtw #1]
  402110:	madd	w8, w10, w8, w11
  402114:	add	w0, w8, #0x1
  402118:	bl	401950 <init_pair@plt>
  40211c:	ldr	w8, [x21, #1124]
  402120:	ldrb	w9, [x22, #1116]
  402124:	add	w11, w8, #0x1
  402128:	ldr	w8, [x24, #1120]
  40212c:	cmp	w9, #0x0
  402130:	csel	w10, w20, wzr, ne  // ne = any
  402134:	cmp	w11, w10
  402138:	str	w11, [x21, #1124]
  40213c:	b.lt	402108 <ferror@plt+0x4a8>  // b.tstop
  402140:	b	4020e8 <ferror@plt+0x488>
  402144:	ldr	w8, [x28, #1036]
  402148:	orr	w8, w8, #0x20
  40214c:	str	w8, [x28, #1036]
  402150:	b	402164 <ferror@plt+0x504>
  402154:	adrp	x8, 417000 <ferror@plt+0x153a0>
  402158:	str	wzr, [x8, #1128]
  40215c:	str	wzr, [x21, #1124]
  402160:	str	wzr, [x24, #1120]
  402164:	bl	401aa0 <nonl@plt>
  402168:	bl	401b90 <noecho@plt>
  40216c:	bl	4018e0 <cbreak@plt>
  402170:	adrp	x8, 417000 <ferror@plt+0x153a0>
  402174:	ldrb	w8, [x8, #1044]
  402178:	cmp	w8, #0x1
  40217c:	b.ne	4021a0 <ferror@plt+0x540>  // b.any
  402180:	add	x0, sp, #0x40
  402184:	mov	x1, xzr
  402188:	bl	401a00 <gettimeofday@plt>
  40218c:	ldp	x8, x9, [sp, #64]
  402190:	mov	w10, #0x4240                	// #16960
  402194:	movk	w10, #0xf, lsl #16
  402198:	madd	x8, x8, x10, x9
  40219c:	str	x8, [sp, #8]
  4021a0:	fcvtzu	w8, d8
  4021a4:	str	w8, [sp, #28]
  4021a8:	mov	x8, #0x848000000000        	// #145685290680320
  4021ac:	movk	x8, #0x412e, lsl #48
  4021b0:	fmov	d0, x8
  4021b4:	fmul	d9, d8, d0
  4021b8:	adrp	x27, 417000 <ferror@plt+0x153a0>
  4021bc:	fcvtzu	w8, d9
  4021c0:	str	w8, [sp, #24]
  4021c4:	b	4021d0 <ferror@plt+0x570>
  4021c8:	ldr	w0, [sp, #28]
  4021cc:	bl	401a10 <sleep@plt>
  4021d0:	adrp	x8, 417000 <ferror@plt+0x153a0>
  4021d4:	ldrb	w8, [x8, #1052]
  4021d8:	cmp	w8, #0x1
  4021dc:	b.ne	402210 <ferror@plt+0x5b0>  // b.any
  4021e0:	bl	402d30 <ferror@plt+0x10d0>
  4021e4:	adrp	x8, 417000 <ferror@plt+0x153a0>
  4021e8:	ldr	w0, [x8, #952]
  4021ec:	adrp	x8, 417000 <ferror@plt+0x153a0>
  4021f0:	ldr	w1, [x8, #960]
  4021f4:	bl	401c30 <resizeterm@plt>
  4021f8:	ldr	x0, [x27, #1016]
  4021fc:	bl	401b60 <wclear@plt>
  402200:	adrp	x8, 417000 <ferror@plt+0x153a0>
  402204:	strb	wzr, [x8, #1052]
  402208:	adrp	x8, 417000 <ferror@plt+0x153a0>
  40220c:	strb	wzr, [x8, #1056]
  402210:	adrp	x8, 417000 <ferror@plt+0x153a0>
  402214:	ldrb	w8, [x8, #1040]
  402218:	tbnz	w8, #0, 402228 <ferror@plt+0x5c8>
  40221c:	ldr	x0, [sp, #32]
  402220:	mov	v0.16b, v8.16b
  402224:	bl	402f1c <ferror@plt+0x12bc>
  402228:	add	x0, sp, #0x30
  40222c:	bl	4018c0 <pipe@plt>
  402230:	tbz	w0, #31, 402260 <ferror@plt+0x600>
  402234:	bl	401bf0 <__errno_location@plt>
  402238:	ldr	w22, [x0]
  40223c:	adrp	x1, 406000 <ferror@plt+0x43a0>
  402240:	mov	w2, #0x5                   	// #5
  402244:	mov	x0, xzr
  402248:	add	x1, x1, #0x70f
  40224c:	bl	401bb0 <dcgettext@plt>
  402250:	mov	x2, x0
  402254:	mov	w0, #0x7                   	// #7
  402258:	mov	w1, w22
  40225c:	bl	401870 <error@plt>
  402260:	adrp	x8, 417000 <ferror@plt+0x153a0>
  402264:	ldr	x0, [x8, #1000]
  402268:	bl	401b40 <fflush@plt>
  40226c:	adrp	x8, 417000 <ferror@plt+0x153a0>
  402270:	ldr	x0, [x8, #976]
  402274:	bl	401b40 <fflush@plt>
  402278:	bl	401920 <fork@plt>
  40227c:	mov	w19, w0
  402280:	tbnz	w0, #31, 40233c <ferror@plt+0x6dc>
  402284:	cbnz	w19, 402368 <ferror@plt+0x708>
  402288:	ldr	w0, [sp, #48]
  40228c:	bl	401a90 <close@plt>
  402290:	mov	w0, #0x1                   	// #1
  402294:	bl	401a90 <close@plt>
  402298:	ldr	w0, [sp, #52]
  40229c:	mov	w1, #0x1                   	// #1
  4022a0:	bl	401bc0 <dup2@plt>
  4022a4:	tbz	w0, #31, 4022d4 <ferror@plt+0x674>
  4022a8:	bl	401bf0 <__errno_location@plt>
  4022ac:	ldr	w22, [x0]
  4022b0:	adrp	x1, 406000 <ferror@plt+0x43a0>
  4022b4:	mov	w2, #0x5                   	// #5
  4022b8:	mov	x0, xzr
  4022bc:	add	x1, x1, #0x741
  4022c0:	bl	401bb0 <dcgettext@plt>
  4022c4:	mov	x2, x0
  4022c8:	mov	w0, #0x3                   	// #3
  4022cc:	mov	w1, w22
  4022d0:	bl	401870 <error@plt>
  4022d4:	ldr	w0, [sp, #52]
  4022d8:	bl	401a90 <close@plt>
  4022dc:	mov	w0, #0x1                   	// #1
  4022e0:	mov	w1, #0x2                   	// #2
  4022e4:	bl	401bc0 <dup2@plt>
  4022e8:	ldrb	w8, [x28, #1036]
  4022ec:	tbz	w8, #3, 402b10 <ferror@plt+0xeb0>
  4022f0:	ldr	x1, [sp, #16]
  4022f4:	ldr	x0, [x1]
  4022f8:	bl	401af0 <execvp@plt>
  4022fc:	cmn	w0, #0x1
  402300:	b.ne	402368 <ferror@plt+0x708>  // b.any
  402304:	bl	401bf0 <__errno_location@plt>
  402308:	ldr	w22, [x0]
  40230c:	adrp	x1, 406000 <ferror@plt+0x43a0>
  402310:	mov	w2, #0x5                   	// #5
  402314:	mov	x0, xzr
  402318:	add	x1, x1, #0x74d
  40231c:	bl	401bb0 <dcgettext@plt>
  402320:	ldr	x8, [sp, #16]
  402324:	mov	x2, x0
  402328:	mov	w0, #0x4                   	// #4
  40232c:	mov	w1, w22
  402330:	ldr	x3, [x8]
  402334:	bl	401870 <error@plt>
  402338:	b	402368 <ferror@plt+0x708>
  40233c:	bl	401bf0 <__errno_location@plt>
  402340:	ldr	w22, [x0]
  402344:	adrp	x1, 406000 <ferror@plt+0x43a0>
  402348:	mov	w2, #0x5                   	// #5
  40234c:	mov	x0, xzr
  402350:	add	x1, x1, #0x72a
  402354:	bl	401bb0 <dcgettext@plt>
  402358:	mov	x2, x0
  40235c:	mov	w0, #0x2                   	// #2
  402360:	mov	w1, w22
  402364:	bl	401870 <error@plt>
  402368:	ldr	w0, [sp, #52]
  40236c:	str	w19, [sp, #40]
  402370:	bl	401a90 <close@plt>
  402374:	ldr	w0, [sp, #48]
  402378:	adrp	x1, 406000 <ferror@plt+0x43a0>
  40237c:	add	x1, x1, #0x2f8
  402380:	bl	4019f0 <fdopen@plt>
  402384:	mov	x22, x0
  402388:	cbnz	x0, 4023b8 <ferror@plt+0x758>
  40238c:	bl	401bf0 <__errno_location@plt>
  402390:	ldr	w23, [x0]
  402394:	adrp	x1, 406000 <ferror@plt+0x43a0>
  402398:	mov	w2, #0x5                   	// #5
  40239c:	mov	x0, xzr
  4023a0:	add	x1, x1, #0x764
  4023a4:	bl	401bb0 <dcgettext@plt>
  4023a8:	mov	x2, x0
  4023ac:	mov	w0, #0x5                   	// #5
  4023b0:	mov	w1, w23
  4023b4:	bl	401870 <error@plt>
  4023b8:	adrp	x8, 417000 <ferror@plt+0x153a0>
  4023bc:	ldrb	w9, [x8, #1040]
  4023c0:	adrp	x8, 417000 <ferror@plt+0x153a0>
  4023c4:	str	wzr, [x8, #1128]
  4023c8:	adrp	x8, 417000 <ferror@plt+0x153a0>
  4023cc:	ldr	x8, [x8, #952]
  4023d0:	cmp	w9, #0x0
  4023d4:	mov	w9, #0x2                   	// #2
  4023d8:	csel	x23, xzr, x9, ne  // ne = any
  4023dc:	mov	w19, wzr
  4023e0:	cmp	x8, x23
  4023e4:	str	wzr, [x21, #1124]
  4023e8:	str	wzr, [x24, #1120]
  4023ec:	b.le	40296c <ferror@plt+0xd0c>
  4023f0:	mov	w19, wzr
  4023f4:	mov	w20, #0x1                   	// #1
  4023f8:	b	402418 <ferror@plt+0x7b8>
  4023fc:	adrp	x8, 417000 <ferror@plt+0x153a0>
  402400:	ldr	x8, [x8, #952]
  402404:	adrp	x21, 417000 <ferror@plt+0x153a0>
  402408:	adrp	x24, 417000 <ferror@plt+0x153a0>
  40240c:	add	x23, x23, #0x1
  402410:	cmp	x8, x23
  402414:	b.le	40296c <ferror@plt+0xd0c>
  402418:	ldrb	w9, [x28, #1036]
  40241c:	tbz	w9, #5, 402470 <ferror@plt+0x810>
  402420:	ldr	x9, [x27, #1016]
  402424:	cbz	x9, 402470 <ferror@plt+0x810>
  402428:	adrp	x10, 417000 <ferror@plt+0x153a0>
  40242c:	ldrb	w10, [x10, #1116]
  402430:	ldr	w11, [x24, #1120]
  402434:	ldr	w12, [x21, #1124]
  402438:	adrp	x13, 417000 <ferror@plt+0x153a0>
  40243c:	cmp	w10, #0x0
  402440:	mov	w10, #0x9                   	// #9
  402444:	ldr	w13, [x13, #1128]
  402448:	csel	w10, w10, wzr, ne  // ne = any
  40244c:	madd	w10, w10, w11, w12
  402450:	lsl	w10, w10, #8
  402454:	add	w10, w10, #0x100
  402458:	orr	w11, w10, w13
  40245c:	and	w10, w10, #0xff00
  402460:	ubfx	w11, w11, #8, #8
  402464:	orr	w10, w10, w13
  402468:	str	w11, [x9, #116]
  40246c:	str	w10, [x9, #16]
  402470:	adrp	x9, 417000 <ferror@plt+0x153a0>
  402474:	ldr	x9, [x9, #960]
  402478:	cmp	x9, #0x1
  40247c:	b.lt	402964 <ferror@plt+0xd04>  // b.tstop
  402480:	str	w20, [sp, #44]
  402484:	mov	w25, wzr
  402488:	mov	w21, wzr
  40248c:	mov	w24, wzr
  402490:	mov	w20, wzr
  402494:	b	4024b8 <ferror@plt+0x858>
  402498:	ldr	x0, [x27, #1016]
  40249c:	mov	w1, w26
  4024a0:	bl	4018b0 <waddch@plt>
  4024a4:	adrp	x8, 417000 <ferror@plt+0x153a0>
  4024a8:	ldr	x8, [x8, #960]
  4024ac:	add	w25, w25, #0x1
  4024b0:	cmp	x8, w25, sxtw
  4024b4:	b.le	4023fc <ferror@plt+0x79c>
  4024b8:	cbz	w21, 40251c <ferror@plt+0x8bc>
  4024bc:	ldrb	w8, [x28, #1036]
  4024c0:	tbz	w8, #5, 40251c <ferror@plt+0x8bc>
  4024c4:	ldr	x8, [x27, #1016]
  4024c8:	cbz	x8, 40251c <ferror@plt+0x8bc>
  4024cc:	adrp	x9, 417000 <ferror@plt+0x153a0>
  4024d0:	ldrb	w9, [x9, #1116]
  4024d4:	adrp	x10, 417000 <ferror@plt+0x153a0>
  4024d8:	adrp	x11, 417000 <ferror@plt+0x153a0>
  4024dc:	ldr	w10, [x10, #1120]
  4024e0:	ldr	w11, [x11, #1124]
  4024e4:	adrp	x12, 417000 <ferror@plt+0x153a0>
  4024e8:	cmp	w9, #0x0
  4024ec:	mov	w9, #0x9                   	// #9
  4024f0:	ldr	w12, [x12, #1128]
  4024f4:	csel	w9, w9, wzr, ne  // ne = any
  4024f8:	madd	w9, w9, w10, w11
  4024fc:	lsl	w9, w9, #8
  402500:	add	w9, w9, #0x100
  402504:	orr	w10, w9, w12
  402508:	and	w9, w9, #0xff00
  40250c:	ubfx	w10, w10, #8, #8
  402510:	orr	w9, w9, w12
  402514:	str	w10, [x8, #116]
  402518:	str	w9, [x8, #16]
  40251c:	cbz	w20, 402528 <ferror@plt+0x8c8>
  402520:	mov	w21, wzr
  402524:	b	402540 <ferror@plt+0x8e0>
  402528:	cbz	w24, 4025bc <ferror@plt+0x95c>
  40252c:	mov	w20, wzr
  402530:	add	w8, w25, #0x1
  402534:	tst	w8, #0x7
  402538:	cset	w21, eq  // eq = none
  40253c:	csel	w24, wzr, w24, eq  // eq = none
  402540:	mov	w26, #0x20                  	// #32
  402544:	ldr	x0, [x27, #1016]
  402548:	mov	w1, w23
  40254c:	mov	w2, w25
  402550:	bl	401bd0 <wmove@plt>
  402554:	cbnz	w19, 402588 <ferror@plt+0x928>
  402558:	adrp	x8, 417000 <ferror@plt+0x153a0>
  40255c:	ldrb	w8, [x8, #1056]
  402560:	cbz	w8, 402588 <ferror@plt+0x928>
  402564:	ldrb	w8, [x28, #1036]
  402568:	tbnz	w8, #7, 402574 <ferror@plt+0x914>
  40256c:	mov	w19, wzr
  402570:	b	402588 <ferror@plt+0x928>
  402574:	ldr	x0, [x27, #1016]
  402578:	bl	401a30 <winch@plt>
  40257c:	eor	w8, w0, w26
  402580:	tst	w8, #0xff
  402584:	cset	w19, ne  // ne = any
  402588:	ldrb	w8, [x28, #1036]
  40258c:	ldr	x0, [x27, #1016]
  402590:	tbz	w8, #1, 40249c <ferror@plt+0x83c>
  402594:	bl	401a30 <winch@plt>
  402598:	adrp	x8, 417000 <ferror@plt+0x153a0>
  40259c:	ldrb	w9, [x8, #1056]
  4025a0:	tbz	w9, #0, 402498 <ferror@plt+0x838>
  4025a4:	eor	w9, w0, w26
  4025a8:	mov	w8, w0
  4025ac:	tst	w9, #0xff
  4025b0:	b.eq	40265c <ferror@plt+0x9fc>  // b.none
  4025b4:	ldr	x0, [x27, #1016]
  4025b8:	b	402670 <ferror@plt+0xa10>
  4025bc:	adrp	x21, 417000 <ferror@plt+0x153a0>
  4025c0:	adrp	x24, 417000 <ferror@plt+0x153a0>
  4025c4:	mov	x0, x22
  4025c8:	bl	401a50 <getc@plt>
  4025cc:	cmn	w0, #0x1
  4025d0:	b.eq	40269c <ferror@plt+0xa3c>  // b.none
  4025d4:	mov	w26, w0
  4025d8:	bl	401b00 <__ctype_b_loc@plt>
  4025dc:	sub	w8, w26, #0x9
  4025e0:	cmp	w8, #0x2
  4025e4:	b.cc	4026c8 <ferror@plt+0xa68>  // b.lo, b.ul, b.last
  4025e8:	ldr	x8, [x0]
  4025ec:	ldrh	w8, [x8, w26, sxtw #1]
  4025f0:	tbnz	w8, #14, 4026c8 <ferror@plt+0xa68>
  4025f4:	cmp	w26, #0x1b
  4025f8:	b.ne	4025c4 <ferror@plt+0x964>  // b.any
  4025fc:	ldr	w8, [x28, #1036]
  402600:	tbz	w8, #5, 4025c4 <ferror@plt+0x964>
  402604:	mov	x0, x22
  402608:	sub	w25, w25, #0x1
  40260c:	bl	401a50 <getc@plt>
  402610:	cmp	w0, #0x5b
  402614:	b.ne	402710 <ferror@plt+0xab0>  // b.any
  402618:	mov	x20, xzr
  40261c:	b	402634 <ferror@plt+0x9d4>
  402620:	add	x8, sp, #0x40
  402624:	strb	w0, [x8, x20]
  402628:	add	x20, x20, #0x1
  40262c:	cmp	x20, #0x64
  402630:	b.eq	402744 <ferror@plt+0xae4>  // b.none
  402634:	mov	x0, x22
  402638:	bl	401a50 <getc@plt>
  40263c:	cmp	w0, #0x6d
  402640:	b.eq	40273c <ferror@plt+0xadc>  // b.none
  402644:	cmp	w0, #0x3b
  402648:	b.eq	402620 <ferror@plt+0x9c0>  // b.none
  40264c:	sub	w8, w0, #0x30
  402650:	cmp	w8, #0x9
  402654:	b.ls	402620 <ferror@plt+0x9c0>  // b.plast
  402658:	b	402944 <ferror@plt+0xce4>
  40265c:	ldr	x0, [x27, #1016]
  402660:	cmp	w8, #0x100
  402664:	b.cc	40249c <ferror@plt+0x83c>  // b.lo, b.ul, b.last
  402668:	ldr	w8, [x28, #1036]
  40266c:	tbz	w8, #2, 40249c <ferror@plt+0x83c>
  402670:	cbz	x0, 402680 <ferror@plt+0xa20>
  402674:	mov	w8, #0x10000               	// #65536
  402678:	str	wzr, [x0, #116]
  40267c:	str	w8, [x0, #16]
  402680:	mov	w1, w26
  402684:	bl	4018b0 <waddch@plt>
  402688:	ldr	x8, [x27, #1016]
  40268c:	cbz	x8, 4024a4 <ferror@plt+0x844>
  402690:	str	wzr, [x8, #116]
  402694:	str	wzr, [x8, #16]
  402698:	b	4024a4 <ferror@plt+0x844>
  40269c:	mov	w24, wzr
  4026a0:	mov	w20, wzr
  4026a4:	ldrb	w8, [x28, #1036]
  4026a8:	tbz	w8, #5, 4026bc <ferror@plt+0xa5c>
  4026ac:	ldr	x8, [x27, #1016]
  4026b0:	cbz	x8, 4026bc <ferror@plt+0xa5c>
  4026b4:	str	wzr, [x8, #116]
  4026b8:	str	wzr, [x8, #16]
  4026bc:	cbz	w24, 402520 <ferror@plt+0x8c0>
  4026c0:	mov	w24, #0x1                   	// #1
  4026c4:	b	402530 <ferror@plt+0x8d0>
  4026c8:	cmp	w26, #0x9
  4026cc:	mov	w20, wzr
  4026d0:	b.eq	402734 <ferror@plt+0xad4>  // b.none
  4026d4:	cmp	w26, #0xa
  4026d8:	b.eq	40271c <ferror@plt+0xabc>  // b.none
  4026dc:	cmp	w26, #0x1b
  4026e0:	mov	w24, w20
  4026e4:	mov	w21, w20
  4026e8:	b.ne	402544 <ferror@plt+0x8e4>  // b.any
  4026ec:	ldrb	w8, [x28, #1036]
  4026f0:	adrp	x21, 417000 <ferror@plt+0x153a0>
  4026f4:	adrp	x24, 417000 <ferror@plt+0x153a0>
  4026f8:	tbnz	w8, #5, 402604 <ferror@plt+0x9a4>
  4026fc:	mov	w20, wzr
  402700:	mov	w24, wzr
  402704:	mov	w21, wzr
  402708:	mov	w26, #0x1b                  	// #27
  40270c:	b	402544 <ferror@plt+0x8e4>
  402710:	mov	x1, x22
  402714:	bl	401b30 <ungetc@plt>
  402718:	b	402944 <ferror@plt+0xce4>
  40271c:	ldr	w8, [sp, #44]
  402720:	mov	w24, wzr
  402724:	orr	w8, w25, w8
  402728:	cbz	w8, 402954 <ferror@plt+0xcf4>
  40272c:	mov	w20, #0x1                   	// #1
  402730:	b	4026a4 <ferror@plt+0xa44>
  402734:	mov	w24, #0x1                   	// #1
  402738:	b	4026a4 <ferror@plt+0xa44>
  40273c:	add	x8, sp, #0x40
  402740:	strb	wzr, [x8, x20]
  402744:	ldrb	w8, [sp, #64]
  402748:	cbz	w8, 402914 <ferror@plt+0xcb4>
  40274c:	add	x0, sp, #0x40
  402750:	str	x0, [sp, #56]
  402754:	b	402764 <ferror@plt+0xb04>
  402758:	ldr	x0, [sp, #56]
  40275c:	ldrb	w8, [x0], #1
  402760:	cbz	w8, 402944 <ferror@plt+0xce4>
  402764:	add	x1, sp, #0x38
  402768:	mov	w2, #0xa                   	// #10
  40276c:	bl	401b10 <strtol@plt>
  402770:	add	w8, w0, #0x1
  402774:	cmp	w8, #0x32
  402778:	b.hi	40288c <ferror@plt+0xc2c>  // b.pmore
  40277c:	adrp	x11, 406000 <ferror@plt+0x43a0>
  402780:	add	x11, x11, #0x2ae
  402784:	adr	x9, 402794 <ferror@plt+0xb34>
  402788:	ldrb	w10, [x11, x8]
  40278c:	add	x9, x9, x10, lsl #2
  402790:	br	x9
  402794:	adrp	x8, 417000 <ferror@plt+0x153a0>
  402798:	str	wzr, [x8, #1128]
  40279c:	str	wzr, [x21, #1124]
  4027a0:	str	wzr, [x24, #1120]
  4027a4:	ldr	x8, [x27, #1016]
  4027a8:	cbnz	x8, 4028a8 <ferror@plt+0xc48>
  4027ac:	b	402758 <ferror@plt+0xaf8>
  4027b0:	adrp	x9, 417000 <ferror@plt+0x153a0>
  4027b4:	ldr	w8, [x9, #1128]
  4027b8:	and	w8, w8, #0xfffbffff
  4027bc:	b	40287c <ferror@plt+0xc1c>
  4027c0:	adrp	x9, 417000 <ferror@plt+0x153a0>
  4027c4:	ldr	w8, [x9, #1128]
  4027c8:	and	w8, w8, #0x7fffffff
  4027cc:	b	40287c <ferror@plt+0xc1c>
  4027d0:	adrp	x9, 417000 <ferror@plt+0x153a0>
  4027d4:	ldr	w8, [x9, #1128]
  4027d8:	and	w8, w8, #0xfff7ffff
  4027dc:	b	40287c <ferror@plt+0xc1c>
  4027e0:	adrp	x9, 417000 <ferror@plt+0x153a0>
  4027e4:	ldr	w8, [x9, #1128]
  4027e8:	orr	w8, w8, #0x200000
  4027ec:	b	40287c <ferror@plt+0xc1c>
  4027f0:	adrp	x9, 417000 <ferror@plt+0x153a0>
  4027f4:	ldr	w8, [x9, #1128]
  4027f8:	orr	w8, w8, #0x20000
  4027fc:	b	40287c <ferror@plt+0xc1c>
  402800:	adrp	x9, 417000 <ferror@plt+0x153a0>
  402804:	ldr	w8, [x9, #1128]
  402808:	and	w8, w8, #0xfffdffff
  40280c:	b	40287c <ferror@plt+0xc1c>
  402810:	adrp	x9, 417000 <ferror@plt+0x153a0>
  402814:	ldr	w8, [x9, #1128]
  402818:	orr	w8, w8, #0x80000
  40281c:	b	40287c <ferror@plt+0xc1c>
  402820:	adrp	x9, 417000 <ferror@plt+0x153a0>
  402824:	ldr	w8, [x9, #1128]
  402828:	orr	w8, w8, #0x40000
  40282c:	b	40287c <ferror@plt+0xc1c>
  402830:	str	wzr, [x21, #1124]
  402834:	ldr	x8, [x27, #1016]
  402838:	cbnz	x8, 4028a8 <ferror@plt+0xc48>
  40283c:	b	402758 <ferror@plt+0xaf8>
  402840:	adrp	x9, 417000 <ferror@plt+0x153a0>
  402844:	ldr	w8, [x9, #1128]
  402848:	orr	w8, w8, #0x100000
  40284c:	b	40287c <ferror@plt+0xc1c>
  402850:	adrp	x9, 417000 <ferror@plt+0x153a0>
  402854:	ldr	w8, [x9, #1128]
  402858:	orr	w8, w8, #0x80000000
  40285c:	b	40287c <ferror@plt+0xc1c>
  402860:	adrp	x9, 417000 <ferror@plt+0x153a0>
  402864:	ldr	w8, [x9, #1128]
  402868:	and	w8, w8, #0xffcfffff
  40286c:	b	40287c <ferror@plt+0xc1c>
  402870:	adrp	x9, 417000 <ferror@plt+0x153a0>
  402874:	ldr	w8, [x9, #1128]
  402878:	and	w8, w8, #0xffdfffff
  40287c:	str	w8, [x9, #1128]
  402880:	ldr	x8, [x27, #1016]
  402884:	cbnz	x8, 4028a8 <ferror@plt+0xc48>
  402888:	b	402758 <ferror@plt+0xaf8>
  40288c:	sub	w8, w0, #0x1e
  402890:	cmp	w8, #0x7
  402894:	b.hi	4028f4 <ferror@plt+0xc94>  // b.pmore
  402898:	sub	w8, w0, #0x1d
  40289c:	str	w8, [x21, #1124]
  4028a0:	ldr	x8, [x27, #1016]
  4028a4:	cbz	x8, 402758 <ferror@plt+0xaf8>
  4028a8:	adrp	x9, 417000 <ferror@plt+0x153a0>
  4028ac:	ldrb	w9, [x9, #1116]
  4028b0:	ldr	w10, [x24, #1120]
  4028b4:	ldr	w11, [x21, #1124]
  4028b8:	adrp	x12, 417000 <ferror@plt+0x153a0>
  4028bc:	cmp	w9, #0x0
  4028c0:	mov	w9, #0x9                   	// #9
  4028c4:	ldr	w12, [x12, #1128]
  4028c8:	csel	w9, w9, wzr, ne  // ne = any
  4028cc:	madd	w9, w9, w10, w11
  4028d0:	lsl	w9, w9, #8
  4028d4:	add	w9, w9, #0x100
  4028d8:	orr	w10, w9, w12
  4028dc:	and	w9, w9, #0xff00
  4028e0:	ubfx	w10, w10, #8, #8
  4028e4:	orr	w9, w9, w12
  4028e8:	str	w10, [x8, #116]
  4028ec:	str	w9, [x8, #16]
  4028f0:	b	402758 <ferror@plt+0xaf8>
  4028f4:	and	w8, w0, #0xfffffff8
  4028f8:	cmp	w8, #0x28
  4028fc:	b.ne	402944 <ferror@plt+0xce4>  // b.any
  402900:	sub	w8, w0, #0x27
  402904:	str	w8, [x24, #1120]
  402908:	ldr	x8, [x27, #1016]
  40290c:	cbnz	x8, 4028a8 <ferror@plt+0xc48>
  402910:	b	402758 <ferror@plt+0xaf8>
  402914:	ldr	x8, [x27, #1016]
  402918:	adrp	x9, 417000 <ferror@plt+0x153a0>
  40291c:	str	wzr, [x9, #1128]
  402920:	str	wzr, [x21, #1124]
  402924:	str	wzr, [x24, #1120]
  402928:	cbz	x8, 40293c <ferror@plt+0xcdc>
  40292c:	mov	w9, #0x1                   	// #1
  402930:	str	w9, [x8, #116]
  402934:	mov	w9, #0x100                 	// #256
  402938:	str	w9, [x8, #16]
  40293c:	add	x8, sp, #0x40
  402940:	str	x8, [sp, #56]
  402944:	mov	w20, wzr
  402948:	mov	w24, wzr
  40294c:	mov	w21, wzr
  402950:	b	4024a4 <ferror@plt+0x844>
  402954:	mov	w25, #0xffffffff            	// #-1
  402958:	mov	w20, w24
  40295c:	mov	w21, w24
  402960:	b	4024a4 <ferror@plt+0x844>
  402964:	mov	w20, wzr
  402968:	b	40240c <ferror@plt+0x7ac>
  40296c:	mov	x0, x22
  402970:	bl	401970 <fclose@plt>
  402974:	ldr	w0, [sp, #40]
  402978:	add	x1, sp, #0x40
  40297c:	mov	w2, wzr
  402980:	bl	401c10 <waitpid@plt>
  402984:	tbz	w0, #31, 4029b4 <ferror@plt+0xd54>
  402988:	bl	401bf0 <__errno_location@plt>
  40298c:	ldr	w22, [x0]
  402990:	adrp	x1, 406000 <ferror@plt+0x43a0>
  402994:	mov	w2, #0x5                   	// #5
  402998:	mov	x0, xzr
  40299c:	add	x1, x1, #0x76b
  4029a0:	bl	401bb0 <dcgettext@plt>
  4029a4:	mov	x2, x0
  4029a8:	mov	w0, #0x8                   	// #8
  4029ac:	mov	w1, w22
  4029b0:	bl	401870 <error@plt>
  4029b4:	ldrh	w8, [sp, #64]
  4029b8:	tst	w8, #0xffffff7f
  4029bc:	b.eq	4029d4 <ferror@plt+0xd74>  // b.none
  4029c0:	ldr	w8, [x28, #1036]
  4029c4:	tbz	w8, #4, 4029d0 <ferror@plt+0xd70>
  4029c8:	bl	401a40 <beep@plt>
  4029cc:	ldr	w8, [x28, #1036]
  4029d0:	tbnz	w8, #6, 402a9c <ferror@plt+0xe3c>
  4029d4:	ldr	x0, [x27, #1016]
  4029d8:	adrp	x8, 417000 <ferror@plt+0x153a0>
  4029dc:	mov	w9, #0x1                   	// #1
  4029e0:	strb	w9, [x8, #1056]
  4029e4:	bl	401990 <wrefresh@plt>
  4029e8:	cbnz	w19, 402a64 <ferror@plt+0xe04>
  4029ec:	adrp	x8, 417000 <ferror@plt+0x153a0>
  4029f0:	ldrb	w8, [x8, #1044]
  4029f4:	cmp	w8, #0x1
  4029f8:	b.eq	402a1c <ferror@plt+0xdbc>  // b.none
  4029fc:	mov	x8, #0xc60000000000        	// #217703302299648
  402a00:	movk	x8, #0x40b0, lsl #48
  402a04:	fmov	d0, x8
  402a08:	fcmp	d8, d0
  402a0c:	b.pl	4021c8 <ferror@plt+0x568>  // b.nfrst
  402a10:	ldr	w0, [sp, #24]
  402a14:	bl	401ba0 <usleep@plt>
  402a18:	b	4021d0 <ferror@plt+0x570>
  402a1c:	add	x0, sp, #0x40
  402a20:	mov	x1, xzr
  402a24:	bl	401a00 <gettimeofday@plt>
  402a28:	ldr	x10, [sp, #8]
  402a2c:	ldp	x8, x9, [sp, #64]
  402a30:	ucvtf	d0, x10
  402a34:	mov	w10, #0x4240                	// #16960
  402a38:	fadd	d0, d9, d0
  402a3c:	movk	w10, #0xf, lsl #16
  402a40:	madd	x8, x8, x10, x9
  402a44:	fcvtzu	x9, d0
  402a48:	cmp	x8, x9
  402a4c:	str	x9, [sp, #8]
  402a50:	b.cs	4021d0 <ferror@plt+0x570>  // b.hs, b.nlast
  402a54:	ldr	x9, [sp, #8]
  402a58:	sub	w0, w9, w8
  402a5c:	bl	401ba0 <usleep@plt>
  402a60:	b	4021d0 <ferror@plt+0x570>
  402a64:	bl	401b50 <endwin@plt>
  402a68:	ldp	x20, x19, [sp, #272]
  402a6c:	ldp	x22, x21, [sp, #256]
  402a70:	ldp	x24, x23, [sp, #240]
  402a74:	ldp	x26, x25, [sp, #224]
  402a78:	ldp	x28, x27, [sp, #208]
  402a7c:	ldp	x29, x30, [sp, #192]
  402a80:	ldp	d9, d8, [sp, #176]
  402a84:	mov	w0, wzr
  402a88:	add	sp, sp, #0x120
  402a8c:	ret
  402a90:	adrp	x8, 417000 <ferror@plt+0x153a0>
  402a94:	ldr	x0, [x8, #976]
  402a98:	bl	402b34 <ferror@plt+0xed4>
  402a9c:	adrp	x8, 417000 <ferror@plt+0x153a0>
  402aa0:	ldr	w8, [x8, #952]
  402aa4:	ldr	x0, [x27, #1016]
  402aa8:	mov	w2, wzr
  402aac:	sub	w1, w8, #0x1
  402ab0:	bl	401bd0 <wmove@plt>
  402ab4:	cmn	w0, #0x1
  402ab8:	b.eq	402ae4 <ferror@plt+0xe84>  // b.none
  402abc:	ldr	x19, [x27, #1016]
  402ac0:	adrp	x1, 406000 <ferror@plt+0x43a0>
  402ac4:	add	x1, x1, #0x773
  402ac8:	mov	w2, #0x5                   	// #5
  402acc:	mov	x0, xzr
  402ad0:	bl	401bb0 <dcgettext@plt>
  402ad4:	mov	x1, x0
  402ad8:	mov	w2, #0xffffffff            	// #-1
  402adc:	mov	x0, x19
  402ae0:	bl	401900 <waddnstr@plt>
  402ae4:	ldr	x0, [x27, #1016]
  402ae8:	bl	401990 <wrefresh@plt>
  402aec:	adrp	x8, 417000 <ferror@plt+0x153a0>
  402af0:	ldr	x0, [x8, #1008]
  402af4:	bl	4019e0 <fgetc@plt>
  402af8:	bl	401b50 <endwin@plt>
  402afc:	mov	w0, #0x8                   	// #8
  402b00:	bl	401860 <exit@plt>
  402b04:	adrp	x8, 417000 <ferror@plt+0x153a0>
  402b08:	ldr	x0, [x8, #1000]
  402b0c:	bl	402b34 <ferror@plt+0xed4>
  402b10:	ldr	x0, [sp, #32]
  402b14:	bl	401a70 <system@plt>
  402b18:	tst	w0, #0x7f
  402b1c:	str	w0, [sp, #64]
  402b20:	b.ne	402b2c <ferror@plt+0xecc>  // b.any
  402b24:	ubfx	w0, w0, #8, #8
  402b28:	bl	401860 <exit@plt>
  402b2c:	mov	w0, #0x1                   	// #1
  402b30:	bl	401860 <exit@plt>
  402b34:	stp	x29, x30, [sp, #-32]!
  402b38:	adrp	x1, 406000 <ferror@plt+0x43a0>
  402b3c:	str	x19, [sp, #16]
  402b40:	mov	x19, x0
  402b44:	add	x1, x1, #0x3a9
  402b48:	mov	w2, #0x5                   	// #5
  402b4c:	mov	x0, xzr
  402b50:	mov	x29, sp
  402b54:	bl	401bb0 <dcgettext@plt>
  402b58:	mov	x1, x19
  402b5c:	bl	401850 <fputs@plt>
  402b60:	adrp	x1, 406000 <ferror@plt+0x43a0>
  402b64:	add	x1, x1, #0x3b2
  402b68:	mov	w2, #0x5                   	// #5
  402b6c:	mov	x0, xzr
  402b70:	bl	401bb0 <dcgettext@plt>
  402b74:	adrp	x8, 417000 <ferror@plt+0x153a0>
  402b78:	ldr	x2, [x8, #1024]
  402b7c:	mov	x1, x0
  402b80:	mov	x0, x19
  402b84:	bl	401c20 <fprintf@plt>
  402b88:	adrp	x1, 406000 <ferror@plt+0x43a0>
  402b8c:	add	x1, x1, #0x3c9
  402b90:	mov	w2, #0x5                   	// #5
  402b94:	mov	x0, xzr
  402b98:	bl	401bb0 <dcgettext@plt>
  402b9c:	mov	x1, x19
  402ba0:	bl	401850 <fputs@plt>
  402ba4:	adrp	x1, 406000 <ferror@plt+0x43a0>
  402ba8:	add	x1, x1, #0x3d4
  402bac:	mov	w2, #0x5                   	// #5
  402bb0:	mov	x0, xzr
  402bb4:	bl	401bb0 <dcgettext@plt>
  402bb8:	mov	x1, x19
  402bbc:	bl	401850 <fputs@plt>
  402bc0:	adrp	x1, 406000 <ferror@plt+0x43a0>
  402bc4:	add	x1, x1, #0x412
  402bc8:	mov	w2, #0x5                   	// #5
  402bcc:	mov	x0, xzr
  402bd0:	bl	401bb0 <dcgettext@plt>
  402bd4:	mov	x1, x19
  402bd8:	bl	401850 <fputs@plt>
  402bdc:	adrp	x1, 406000 <ferror@plt+0x43a0>
  402be0:	add	x1, x1, #0x455
  402be4:	mov	w2, #0x5                   	// #5
  402be8:	mov	x0, xzr
  402bec:	bl	401bb0 <dcgettext@plt>
  402bf0:	mov	x1, x19
  402bf4:	bl	401850 <fputs@plt>
  402bf8:	adrp	x1, 406000 <ferror@plt+0x43a0>
  402bfc:	add	x1, x1, #0x4b3
  402c00:	mov	w2, #0x5                   	// #5
  402c04:	mov	x0, xzr
  402c08:	bl	401bb0 <dcgettext@plt>
  402c0c:	mov	x1, x19
  402c10:	bl	401850 <fputs@plt>
  402c14:	adrp	x1, 406000 <ferror@plt+0x43a0>
  402c18:	add	x1, x1, #0x4f1
  402c1c:	mov	w2, #0x5                   	// #5
  402c20:	mov	x0, xzr
  402c24:	bl	401bb0 <dcgettext@plt>
  402c28:	mov	x1, x19
  402c2c:	bl	401850 <fputs@plt>
  402c30:	adrp	x1, 406000 <ferror@plt+0x43a0>
  402c34:	add	x1, x1, #0x531
  402c38:	mov	w2, #0x5                   	// #5
  402c3c:	mov	x0, xzr
  402c40:	bl	401bb0 <dcgettext@plt>
  402c44:	mov	x1, x19
  402c48:	bl	401850 <fputs@plt>
  402c4c:	adrp	x1, 406000 <ferror@plt+0x43a0>
  402c50:	add	x1, x1, #0x56b
  402c54:	mov	w2, #0x5                   	// #5
  402c58:	mov	x0, xzr
  402c5c:	bl	401bb0 <dcgettext@plt>
  402c60:	mov	x1, x19
  402c64:	bl	401850 <fputs@plt>
  402c68:	adrp	x1, 406000 <ferror@plt+0x43a0>
  402c6c:	add	x1, x1, #0x5ae
  402c70:	mov	w2, #0x5                   	// #5
  402c74:	mov	x0, xzr
  402c78:	bl	401bb0 <dcgettext@plt>
  402c7c:	mov	x1, x19
  402c80:	bl	401850 <fputs@plt>
  402c84:	adrp	x1, 406000 <ferror@plt+0x43a0>
  402c88:	add	x1, x1, #0x5d8
  402c8c:	mov	w2, #0x5                   	// #5
  402c90:	mov	x0, xzr
  402c94:	bl	401bb0 <dcgettext@plt>
  402c98:	mov	x1, x19
  402c9c:	bl	401850 <fputs@plt>
  402ca0:	adrp	x1, 406000 <ferror@plt+0x43a0>
  402ca4:	add	x1, x1, #0x618
  402ca8:	mov	w2, #0x5                   	// #5
  402cac:	mov	x0, xzr
  402cb0:	bl	401bb0 <dcgettext@plt>
  402cb4:	mov	x1, x19
  402cb8:	bl	401850 <fputs@plt>
  402cbc:	adrp	x1, 406000 <ferror@plt+0x43a0>
  402cc0:	add	x1, x1, #0x61a
  402cc4:	mov	w2, #0x5                   	// #5
  402cc8:	mov	x0, xzr
  402ccc:	bl	401bb0 <dcgettext@plt>
  402cd0:	mov	x1, x19
  402cd4:	bl	401850 <fputs@plt>
  402cd8:	adrp	x1, 406000 <ferror@plt+0x43a0>
  402cdc:	add	x1, x1, #0x646
  402ce0:	mov	w2, #0x5                   	// #5
  402ce4:	mov	x0, xzr
  402ce8:	bl	401bb0 <dcgettext@plt>
  402cec:	mov	x1, x19
  402cf0:	bl	401850 <fputs@plt>
  402cf4:	adrp	x1, 406000 <ferror@plt+0x43a0>
  402cf8:	add	x1, x1, #0x67b
  402cfc:	mov	w2, #0x5                   	// #5
  402d00:	mov	x0, xzr
  402d04:	bl	401bb0 <dcgettext@plt>
  402d08:	adrp	x2, 406000 <ferror@plt+0x43a0>
  402d0c:	mov	x1, x0
  402d10:	add	x2, x2, #0x696
  402d14:	mov	x0, x19
  402d18:	bl	401c20 <fprintf@plt>
  402d1c:	adrp	x8, 417000 <ferror@plt+0x153a0>
  402d20:	ldr	x8, [x8, #976]
  402d24:	cmp	x8, x19
  402d28:	cset	w0, eq  // eq = none
  402d2c:	bl	401860 <exit@plt>
  402d30:	stp	x29, x30, [sp, #-48]!
  402d34:	stp	x20, x19, [sp, #32]
  402d38:	adrp	x20, 417000 <ferror@plt+0x153a0>
  402d3c:	ldr	w8, [x20, #1060]
  402d40:	str	x21, [sp, #16]
  402d44:	mov	x29, sp
  402d48:	cbz	w8, 402e00 <ferror@plt+0x11a0>
  402d4c:	adrp	x21, 417000 <ferror@plt+0x153a0>
  402d50:	ldr	w8, [x21, #1088]
  402d54:	cbz	w8, 402e48 <ferror@plt+0x11e8>
  402d58:	add	x2, x29, #0x18
  402d5c:	mov	w0, #0x2                   	// #2
  402d60:	mov	w1, #0x5413                	// #21523
  402d64:	bl	401c40 <ioctl@plt>
  402d68:	cbnz	w0, 402df0 <ferror@plt+0x1190>
  402d6c:	ldr	w8, [x20, #1060]
  402d70:	ldr	w9, [x21, #1088]
  402d74:	orr	w10, w9, w8
  402d78:	tbz	w10, #31, 402df0 <ferror@plt+0x1190>
  402d7c:	tbz	w9, #31, 402db8 <ferror@plt+0x1158>
  402d80:	ldrh	w3, [x29, #24]
  402d84:	cbz	x3, 402db8 <ferror@plt+0x1158>
  402d88:	adrp	x19, 417000 <ferror@plt+0x153a0>
  402d8c:	add	x19, x19, #0x444
  402d90:	adrp	x2, 406000 <ferror@plt+0x43a0>
  402d94:	adrp	x8, 417000 <ferror@plt+0x153a0>
  402d98:	add	x2, x2, #0x6eb
  402d9c:	mov	w1, #0x18                  	// #24
  402da0:	mov	x0, x19
  402da4:	str	x3, [x8, #952]
  402da8:	bl	401940 <snprintf@plt>
  402dac:	mov	x0, x19
  402db0:	bl	401a60 <putenv@plt>
  402db4:	ldr	w8, [x20, #1060]
  402db8:	tbz	w8, #31, 402df0 <ferror@plt+0x1190>
  402dbc:	ldrh	w3, [x29, #26]
  402dc0:	cbz	x3, 402df0 <ferror@plt+0x1190>
  402dc4:	adrp	x19, 417000 <ferror@plt+0x153a0>
  402dc8:	add	x19, x19, #0x428
  402dcc:	adrp	x2, 406000 <ferror@plt+0x43a0>
  402dd0:	adrp	x8, 417000 <ferror@plt+0x153a0>
  402dd4:	add	x2, x2, #0x6d9
  402dd8:	mov	w1, #0x18                  	// #24
  402ddc:	mov	x0, x19
  402de0:	str	x3, [x8, #960]
  402de4:	bl	401940 <snprintf@plt>
  402de8:	mov	x0, x19
  402dec:	bl	401a60 <putenv@plt>
  402df0:	ldp	x20, x19, [sp, #32]
  402df4:	ldr	x21, [sp, #16]
  402df8:	ldp	x29, x30, [sp], #48
  402dfc:	ret
  402e00:	adrp	x0, 406000 <ferror@plt+0x43a0>
  402e04:	add	x0, x0, #0x6d1
  402e08:	bl	401c00 <getenv@plt>
  402e0c:	mov	w8, #0xffffffff            	// #-1
  402e10:	str	w8, [x20, #1060]
  402e14:	cbz	x0, 402d4c <ferror@plt+0x10ec>
  402e18:	ldrb	w8, [x0]
  402e1c:	cbz	w8, 402d4c <ferror@plt+0x10ec>
  402e20:	add	x1, x29, #0x18
  402e24:	mov	w2, wzr
  402e28:	bl	401b10 <strtol@plt>
  402e2c:	cmp	x0, #0x1
  402e30:	b.lt	402e90 <ferror@plt+0x1230>  // b.tstop
  402e34:	ldr	x8, [x29, #24]
  402e38:	ldrb	w8, [x8]
  402e3c:	cbnz	w8, 402e90 <ferror@plt+0x1230>
  402e40:	str	w0, [x20, #1060]
  402e44:	b	402e94 <ferror@plt+0x1234>
  402e48:	adrp	x0, 406000 <ferror@plt+0x43a0>
  402e4c:	add	x0, x0, #0x6e5
  402e50:	bl	401c00 <getenv@plt>
  402e54:	mov	w8, #0xffffffff            	// #-1
  402e58:	str	w8, [x21, #1088]
  402e5c:	cbz	x0, 402d58 <ferror@plt+0x10f8>
  402e60:	ldrb	w8, [x0]
  402e64:	cbz	w8, 402d58 <ferror@plt+0x10f8>
  402e68:	add	x1, x29, #0x18
  402e6c:	mov	w2, wzr
  402e70:	bl	401b10 <strtol@plt>
  402e74:	cmp	x0, #0x1
  402e78:	b.lt	402ec8 <ferror@plt+0x1268>  // b.tstop
  402e7c:	ldr	x8, [x29, #24]
  402e80:	ldrb	w8, [x8]
  402e84:	cbnz	w8, 402ec8 <ferror@plt+0x1268>
  402e88:	str	w0, [x21, #1088]
  402e8c:	b	402ecc <ferror@plt+0x126c>
  402e90:	ldr	w0, [x20, #1060]
  402e94:	adrp	x19, 417000 <ferror@plt+0x153a0>
  402e98:	add	x19, x19, #0x428
  402e9c:	adrp	x2, 406000 <ferror@plt+0x43a0>
  402ea0:	sxtw	x3, w0
  402ea4:	adrp	x8, 417000 <ferror@plt+0x153a0>
  402ea8:	add	x2, x2, #0x6d9
  402eac:	mov	w1, #0x18                  	// #24
  402eb0:	mov	x0, x19
  402eb4:	str	x3, [x8, #960]
  402eb8:	bl	401940 <snprintf@plt>
  402ebc:	mov	x0, x19
  402ec0:	bl	401a60 <putenv@plt>
  402ec4:	b	402d4c <ferror@plt+0x10ec>
  402ec8:	ldr	w0, [x21, #1088]
  402ecc:	adrp	x19, 417000 <ferror@plt+0x153a0>
  402ed0:	add	x19, x19, #0x444
  402ed4:	adrp	x2, 406000 <ferror@plt+0x43a0>
  402ed8:	sxtw	x3, w0
  402edc:	adrp	x8, 417000 <ferror@plt+0x153a0>
  402ee0:	add	x2, x2, #0x6eb
  402ee4:	mov	w1, #0x18                  	// #24
  402ee8:	mov	x0, x19
  402eec:	str	x3, [x8, #952]
  402ef0:	bl	401940 <snprintf@plt>
  402ef4:	mov	x0, x19
  402ef8:	bl	401a60 <putenv@plt>
  402efc:	b	402d58 <ferror@plt+0x10f8>
  402f00:	stp	x29, x30, [sp, #-16]!
  402f04:	mov	x29, sp
  402f08:	bl	403158 <ferror@plt+0x14f8>
  402f0c:	adrp	x8, 417000 <ferror@plt+0x153a0>
  402f10:	mov	w9, #0x1                   	// #1
  402f14:	strb	w9, [x8, #1052]
  402f18:	ret
  402f1c:	str	d8, [sp, #-96]!
  402f20:	stp	x29, x30, [sp, #8]
  402f24:	str	x27, [sp, #24]
  402f28:	stp	x26, x25, [sp, #32]
  402f2c:	stp	x24, x23, [sp, #48]
  402f30:	stp	x22, x21, [sp, #64]
  402f34:	stp	x20, x19, [sp, #80]
  402f38:	mov	x29, sp
  402f3c:	sub	sp, sp, #0x20
  402f40:	mov	x19, x0
  402f44:	mov	x0, xzr
  402f48:	mov	v8.16b, v0.16b
  402f4c:	bl	401980 <time@plt>
  402f50:	stur	x0, [x29, #-8]
  402f54:	sub	x0, x29, #0x8
  402f58:	bl	4018f0 <ctime@plt>
  402f5c:	mov	x20, x0
  402f60:	mov	w0, #0xb4                  	// #180
  402f64:	bl	401b70 <sysconf@plt>
  402f68:	add	w1, w0, #0x1
  402f6c:	add	x9, x1, #0xf
  402f70:	mov	x8, sp
  402f74:	and	x9, x9, #0x1fffffff0
  402f78:	mov	x23, sp
  402f7c:	sub	x22, x8, x9
  402f80:	mov	sp, x22
  402f84:	mov	x0, x22
  402f88:	bl	401b80 <gethostname@plt>
  402f8c:	adrp	x1, 406000 <ferror@plt+0x43a0>
  402f90:	add	x1, x1, #0x6f5
  402f94:	mov	w2, #0x5                   	// #5
  402f98:	mov	x0, xzr
  402f9c:	bl	401bb0 <dcgettext@plt>
  402fa0:	mov	x1, x0
  402fa4:	sub	x0, x29, #0x10
  402fa8:	mov	v0.16b, v8.16b
  402fac:	bl	401910 <asprintf@plt>
  402fb0:	adrp	x1, 406000 <ferror@plt+0x43a0>
  402fb4:	mov	w21, w0
  402fb8:	add	x1, x1, #0x703
  402fbc:	mov	w2, #0x5                   	// #5
  402fc0:	mov	x0, xzr
  402fc4:	bl	401bb0 <dcgettext@plt>
  402fc8:	mov	x1, x0
  402fcc:	sub	x0, x29, #0x18
  402fd0:	mov	x2, x22
  402fd4:	mov	x3, x20
  402fd8:	bl	401910 <asprintf@plt>
  402fdc:	adrp	x24, 417000 <ferror@plt+0x153a0>
  402fe0:	ldr	x8, [x24, #960]
  402fe4:	cmp	x8, w0, sxtw
  402fe8:	b.lt	403120 <ferror@plt+0x14c0>  // b.tstop
  402fec:	add	w25, w0, w21
  402ff0:	add	w9, w25, #0x1
  402ff4:	mov	w20, w0
  402ff8:	cmp	x8, w9, sxtw
  402ffc:	adrp	x22, 417000 <ferror@plt+0x153a0>
  403000:	b.lt	4030f0 <ferror@plt+0x1490>  // b.tstop
  403004:	ldr	x0, [x22, #1016]
  403008:	mov	w1, wzr
  40300c:	mov	w2, wzr
  403010:	bl	401bd0 <wmove@plt>
  403014:	cmn	w0, #0x1
  403018:	b.eq	40302c <ferror@plt+0x13cc>  // b.none
  40301c:	ldr	x0, [x22, #1016]
  403020:	ldur	x1, [x29, #-16]
  403024:	mov	w2, #0xffffffff            	// #-1
  403028:	bl	401900 <waddnstr@plt>
  40302c:	ldr	x26, [x24, #960]
  403030:	add	w8, w25, #0x2
  403034:	cmp	x26, w8, sxtw
  403038:	b.lt	4030f0 <ferror@plt+0x1490>  // b.tstop
  40303c:	add	w8, w25, #0x4
  403040:	cmp	x26, w8, sxtw
  403044:	b.ge	403054 <ferror@plt+0x13f4>  // b.tcont
  403048:	ldr	x0, [x22, #1016]
  40304c:	sub	w8, w26, w20
  403050:	b	4030ac <ferror@plt+0x144c>
  403054:	mov	x0, x19
  403058:	bl	401840 <strlen@plt>
  40305c:	ldr	x8, [x22, #1016]
  403060:	add	w27, w25, w0
  403064:	mov	w1, wzr
  403068:	mov	w2, w21
  40306c:	mov	x0, x8
  403070:	bl	401bd0 <wmove@plt>
  403074:	cmp	x26, w27, sxtw
  403078:	b.ge	4030d4 <ferror@plt+0x1474>  // b.tcont
  40307c:	cmn	w0, #0x1
  403080:	b.eq	4030a0 <ferror@plt+0x1440>  // b.none
  403084:	ldr	w8, [x24, #960]
  403088:	ldr	x0, [x22, #1016]
  40308c:	add	w9, w21, w20
  403090:	mov	x1, x19
  403094:	sub	w8, w8, w9
  403098:	sub	w2, w8, #0x4
  40309c:	bl	401900 <waddnstr@plt>
  4030a0:	ldr	w8, [x24, #960]
  4030a4:	ldr	x0, [x22, #1016]
  4030a8:	sub	w8, w8, w20
  4030ac:	sub	w2, w8, #0x4
  4030b0:	mov	w1, wzr
  4030b4:	bl	401bd0 <wmove@plt>
  4030b8:	cmn	w0, #0x1
  4030bc:	b.eq	4030f0 <ferror@plt+0x1490>  // b.none
  4030c0:	ldr	x0, [x22, #1016]
  4030c4:	adrp	x1, 406000 <ferror@plt+0x43a0>
  4030c8:	add	x1, x1, #0x70a
  4030cc:	mov	w2, #0xffffffff            	// #-1
  4030d0:	b	4030ec <ferror@plt+0x148c>
  4030d4:	cmn	w0, #0x1
  4030d8:	b.eq	4030f0 <ferror@plt+0x1490>  // b.none
  4030dc:	ldr	w8, [x24, #960]
  4030e0:	ldr	x0, [x22, #1016]
  4030e4:	mov	x1, x19
  4030e8:	sub	w2, w8, w25
  4030ec:	bl	401900 <waddnstr@plt>
  4030f0:	ldr	w8, [x24, #960]
  4030f4:	ldr	x0, [x22, #1016]
  4030f8:	mov	w1, wzr
  4030fc:	sub	w8, w8, w20
  403100:	add	w2, w8, #0x1
  403104:	bl	401bd0 <wmove@plt>
  403108:	cmn	w0, #0x1
  40310c:	b.eq	403120 <ferror@plt+0x14c0>  // b.none
  403110:	ldr	x0, [x22, #1016]
  403114:	ldur	x1, [x29, #-24]
  403118:	mov	w2, #0xffffffff            	// #-1
  40311c:	bl	401900 <waddnstr@plt>
  403120:	ldur	x0, [x29, #-16]
  403124:	bl	401b20 <free@plt>
  403128:	ldur	x0, [x29, #-24]
  40312c:	bl	401b20 <free@plt>
  403130:	mov	sp, x23
  403134:	mov	sp, x29
  403138:	ldp	x20, x19, [sp, #80]
  40313c:	ldp	x22, x21, [sp, #64]
  403140:	ldp	x24, x23, [sp, #48]
  403144:	ldp	x26, x25, [sp, #32]
  403148:	ldr	x27, [sp, #24]
  40314c:	ldp	x29, x30, [sp, #8]
  403150:	ldr	d8, [sp], #96
  403154:	ret
  403158:	stp	x29, x30, [sp, #-16]!
  40315c:	adrp	x8, 417000 <ferror@plt+0x153a0>
  403160:	ldrb	w8, [x8, #1048]
  403164:	mov	x29, sp
  403168:	cmp	w8, #0x1
  40316c:	b.ne	403174 <ferror@plt+0x1514>  // b.any
  403170:	bl	401b50 <endwin@plt>
  403174:	mov	w0, wzr
  403178:	bl	401860 <exit@plt>
  40317c:	stp	x29, x30, [sp, #-48]!
  403180:	stp	x20, x19, [sp, #32]
  403184:	mov	x29, sp
  403188:	mov	x20, x1
  40318c:	mov	x19, x0
  403190:	str	x21, [sp, #16]
  403194:	str	xzr, [x29, #24]
  403198:	cbz	x0, 4031c8 <ferror@plt+0x1568>
  40319c:	ldrb	w8, [x19]
  4031a0:	cbz	w8, 4031c8 <ferror@plt+0x1568>
  4031a4:	bl	401bf0 <__errno_location@plt>
  4031a8:	mov	x21, x0
  4031ac:	str	wzr, [x0]
  4031b0:	add	x1, x29, #0x18
  4031b4:	mov	w2, #0xa                   	// #10
  4031b8:	mov	x0, x19
  4031bc:	bl	401b10 <strtol@plt>
  4031c0:	ldr	w8, [x21]
  4031c4:	cbz	w8, 4031fc <ferror@plt+0x159c>
  4031c8:	bl	401bf0 <__errno_location@plt>
  4031cc:	ldr	w1, [x0]
  4031d0:	adrp	x2, 406000 <ferror@plt+0x43a0>
  4031d4:	add	x2, x2, #0x7f0
  4031d8:	mov	w0, #0x1                   	// #1
  4031dc:	mov	x3, x20
  4031e0:	mov	x4, x19
  4031e4:	bl	401870 <error@plt>
  4031e8:	mov	x0, xzr
  4031ec:	ldp	x20, x19, [sp, #32]
  4031f0:	ldr	x21, [sp, #16]
  4031f4:	ldp	x29, x30, [sp], #48
  4031f8:	ret
  4031fc:	ldr	x8, [x29, #24]
  403200:	cmp	x8, x19
  403204:	b.eq	4031c8 <ferror@plt+0x1568>  // b.none
  403208:	cbz	x8, 4031c8 <ferror@plt+0x1568>
  40320c:	ldrb	w8, [x8]
  403210:	cbnz	w8, 4031c8 <ferror@plt+0x1568>
  403214:	b	4031ec <ferror@plt+0x158c>
  403218:	stp	x29, x30, [sp, #-48]!
  40321c:	stp	x20, x19, [sp, #32]
  403220:	mov	x29, sp
  403224:	mov	x20, x1
  403228:	mov	x19, x0
  40322c:	str	x21, [sp, #16]
  403230:	str	xzr, [x29, #24]
  403234:	cbz	x0, 403260 <ferror@plt+0x1600>
  403238:	ldrb	w8, [x19]
  40323c:	cbz	w8, 403260 <ferror@plt+0x1600>
  403240:	bl	401bf0 <__errno_location@plt>
  403244:	mov	x21, x0
  403248:	str	wzr, [x0]
  40324c:	add	x1, x29, #0x18
  403250:	mov	x0, x19
  403254:	bl	401890 <strtod@plt>
  403258:	ldr	w8, [x21]
  40325c:	cbz	w8, 403294 <ferror@plt+0x1634>
  403260:	bl	401bf0 <__errno_location@plt>
  403264:	ldr	w1, [x0]
  403268:	adrp	x2, 406000 <ferror@plt+0x43a0>
  40326c:	add	x2, x2, #0x7f0
  403270:	mov	w0, #0x1                   	// #1
  403274:	mov	x3, x20
  403278:	mov	x4, x19
  40327c:	bl	401870 <error@plt>
  403280:	fmov	d0, xzr
  403284:	ldp	x20, x19, [sp, #32]
  403288:	ldr	x21, [sp, #16]
  40328c:	ldp	x29, x30, [sp], #48
  403290:	ret
  403294:	ldr	x8, [x29, #24]
  403298:	cmp	x8, x19
  40329c:	b.eq	403260 <ferror@plt+0x1600>  // b.none
  4032a0:	cbz	x8, 403260 <ferror@plt+0x1600>
  4032a4:	ldrb	w8, [x8]
  4032a8:	cbnz	w8, 403260 <ferror@plt+0x1600>
  4032ac:	b	403284 <ferror@plt+0x1624>
  4032b0:	sub	sp, sp, #0x90
  4032b4:	stp	x20, x19, [sp, #128]
  4032b8:	mov	x20, x1
  4032bc:	mov	x19, x0
  4032c0:	stp	x29, x30, [sp, #48]
  4032c4:	stp	x28, x27, [sp, #64]
  4032c8:	stp	x26, x25, [sp, #80]
  4032cc:	stp	x24, x23, [sp, #96]
  4032d0:	stp	x22, x21, [sp, #112]
  4032d4:	add	x29, sp, #0x30
  4032d8:	cbz	x0, 403474 <ferror@plt+0x1814>
  4032dc:	ldrb	w22, [x19]
  4032e0:	cbz	x22, 403474 <ferror@plt+0x1814>
  4032e4:	bl	401b00 <__ctype_b_loc@plt>
  4032e8:	ldr	x23, [x0]
  4032ec:	mov	x21, x0
  4032f0:	mov	x24, x19
  4032f4:	ldrh	w8, [x23, x22, lsl #1]
  4032f8:	tbz	w8, #13, 40330c <ferror@plt+0x16ac>
  4032fc:	mov	x24, x19
  403300:	ldrb	w22, [x24, #1]!
  403304:	ldrh	w8, [x23, x22, lsl #1]
  403308:	tbnz	w8, #13, 403300 <ferror@plt+0x16a0>
  40330c:	cmp	w22, #0x2b
  403310:	b.eq	403328 <ferror@plt+0x16c8>  // b.none
  403314:	cmp	w22, #0x2d
  403318:	b.ne	403334 <ferror@plt+0x16d4>  // b.any
  40331c:	add	x24, x24, #0x1
  403320:	mov	w22, #0x1                   	// #1
  403324:	b	403338 <ferror@plt+0x16d8>
  403328:	mov	w22, wzr
  40332c:	add	x24, x24, #0x1
  403330:	b	403338 <ferror@plt+0x16d8>
  403334:	mov	w22, wzr
  403338:	ldrb	w25, [x24]
  40333c:	adrp	x26, 406000 <ferror@plt+0x43a0>
  403340:	ldr	q0, [x26, #1968]
  403344:	ldrh	w27, [x23, x25, lsl #1]
  403348:	stur	q0, [x29, #-16]
  40334c:	tbz	w27, #11, 4033cc <ferror@plt+0x176c>
  403350:	adrp	x8, 406000 <ferror@plt+0x43a0>
  403354:	adrp	x9, 406000 <ferror@plt+0x43a0>
  403358:	ldr	q0, [x8, #1984]
  40335c:	ldr	q1, [x9, #2000]
  403360:	mov	w28, #0x1                   	// #1
  403364:	str	q1, [sp, #16]
  403368:	ldr	q1, [sp, #16]
  40336c:	bl	404ae8 <ferror@plt+0x2e88>
  403370:	ldrb	w8, [x24, x28]
  403374:	add	x28, x28, #0x1
  403378:	ldrh	w8, [x23, x8, lsl #1]
  40337c:	tbnz	w8, #11, 403368 <ferror@plt+0x1708>
  403380:	tbz	w27, #11, 4033cc <ferror@plt+0x176c>
  403384:	ldr	q2, [x26, #1968]
  403388:	stur	q2, [x29, #-16]
  40338c:	and	w8, w25, #0xff
  403390:	sub	w0, w8, #0x30
  403394:	str	q0, [sp]
  403398:	bl	405db0 <ferror@plt+0x4150>
  40339c:	mov	v1.16b, v0.16b
  4033a0:	ldr	q0, [sp]
  4033a4:	bl	404ae8 <ferror@plt+0x2e88>
  4033a8:	mov	v1.16b, v0.16b
  4033ac:	ldur	q0, [x29, #-16]
  4033b0:	bl	4036a0 <ferror@plt+0x1a40>
  4033b4:	stur	q0, [x29, #-16]
  4033b8:	ldp	q0, q1, [sp]
  4033bc:	bl	4041c8 <ferror@plt+0x2568>
  4033c0:	ldrb	w25, [x24, #1]!
  4033c4:	ldrh	w8, [x23, x25, lsl #1]
  4033c8:	tbnz	w8, #11, 40338c <ferror@plt+0x172c>
  4033cc:	cmp	w25, #0x2e
  4033d0:	b.eq	403404 <ferror@plt+0x17a4>  // b.none
  4033d4:	ldur	q1, [x29, #-16]
  4033d8:	cmp	w25, #0x2c
  4033dc:	b.eq	403404 <ferror@plt+0x17a4>  // b.none
  4033e0:	cbz	w25, 40349c <ferror@plt+0x183c>
  4033e4:	adrp	x2, 406000 <ferror@plt+0x43a0>
  4033e8:	add	x2, x2, #0x7f0
  4033ec:	mov	w0, #0x1                   	// #1
  4033f0:	mov	w1, #0x16                  	// #22
  4033f4:	mov	x3, x20
  4033f8:	mov	x4, x19
  4033fc:	bl	401870 <error@plt>
  403400:	ldr	x23, [x21]
  403404:	ldrb	w8, [x24, #1]
  403408:	ldrh	w9, [x23, x8, lsl #1]
  40340c:	tbz	w9, #11, 40346c <ferror@plt+0x180c>
  403410:	adrp	x9, 406000 <ferror@plt+0x43a0>
  403414:	adrp	x10, 406000 <ferror@plt+0x43a0>
  403418:	ldr	q1, [x9, #1984]
  40341c:	ldr	q0, [x10, #2000]
  403420:	add	x21, x24, #0x2
  403424:	str	q0, [sp]
  403428:	and	w8, w8, #0xff
  40342c:	sub	w0, w8, #0x30
  403430:	str	q1, [sp, #16]
  403434:	bl	405db0 <ferror@plt+0x4150>
  403438:	mov	v1.16b, v0.16b
  40343c:	ldr	q0, [sp, #16]
  403440:	bl	404ae8 <ferror@plt+0x2e88>
  403444:	mov	v1.16b, v0.16b
  403448:	ldur	q0, [x29, #-16]
  40344c:	bl	4036a0 <ferror@plt+0x1a40>
  403450:	stur	q0, [x29, #-16]
  403454:	ldp	q1, q0, [sp]
  403458:	bl	4041c8 <ferror@plt+0x2568>
  40345c:	ldrb	w8, [x21], #1
  403460:	mov	v1.16b, v0.16b
  403464:	ldrh	w9, [x23, x8, lsl #1]
  403468:	tbnz	w9, #11, 403428 <ferror@plt+0x17c8>
  40346c:	ldur	q1, [x29, #-16]
  403470:	cbz	w8, 40349c <ferror@plt+0x183c>
  403474:	bl	401bf0 <__errno_location@plt>
  403478:	ldr	w1, [x0]
  40347c:	adrp	x2, 406000 <ferror@plt+0x43a0>
  403480:	add	x2, x2, #0x7f0
  403484:	mov	w0, #0x1                   	// #1
  403488:	mov	x3, x20
  40348c:	mov	x4, x19
  403490:	bl	401870 <error@plt>
  403494:	fmov	d0, xzr
  403498:	b	4034bc <ferror@plt+0x185c>
  40349c:	adrp	x8, 406000 <ferror@plt+0x43a0>
  4034a0:	ldr	q0, [x8, #2016]
  4034a4:	stur	q1, [x29, #-16]
  4034a8:	bl	4052d0 <ferror@plt+0x3670>
  4034ac:	cmp	w22, #0x0
  4034b0:	b.ne	4034b8 <ferror@plt+0x1858>  // b.any
  4034b4:	ldur	q0, [x29, #-16]
  4034b8:	bl	405e30 <ferror@plt+0x41d0>
  4034bc:	ldp	x20, x19, [sp, #128]
  4034c0:	ldp	x22, x21, [sp, #112]
  4034c4:	ldp	x24, x23, [sp, #96]
  4034c8:	ldp	x26, x25, [sp, #80]
  4034cc:	ldp	x28, x27, [sp, #64]
  4034d0:	ldp	x29, x30, [sp, #48]
  4034d4:	add	sp, sp, #0x90
  4034d8:	ret
  4034dc:	stp	x29, x30, [sp, #-48]!
  4034e0:	str	x21, [sp, #16]
  4034e4:	stp	x20, x19, [sp, #32]
  4034e8:	mov	x29, sp
  4034ec:	mov	x20, x0
  4034f0:	bl	401930 <__fpending@plt>
  4034f4:	mov	x19, x0
  4034f8:	mov	x0, x20
  4034fc:	bl	401c60 <ferror@plt>
  403500:	mov	w21, w0
  403504:	mov	x0, x20
  403508:	bl	401970 <fclose@plt>
  40350c:	mov	w8, w0
  403510:	cbz	w21, 403534 <ferror@plt+0x18d4>
  403514:	cbnz	w8, 40352c <ferror@plt+0x18cc>
  403518:	bl	401bf0 <__errno_location@plt>
  40351c:	ldr	w8, [x0]
  403520:	cmp	w8, #0x20
  403524:	b.eq	40352c <ferror@plt+0x18cc>  // b.none
  403528:	str	wzr, [x0]
  40352c:	mov	w0, #0xffffffff            	// #-1
  403530:	b	403554 <ferror@plt+0x18f4>
  403534:	cmp	w8, #0x0
  403538:	csetm	w0, ne  // ne = any
  40353c:	cbnz	x19, 403554 <ferror@plt+0x18f4>
  403540:	cbz	w8, 403554 <ferror@plt+0x18f4>
  403544:	bl	401bf0 <__errno_location@plt>
  403548:	ldr	w8, [x0]
  40354c:	cmp	w8, #0x9
  403550:	csetm	w0, ne  // ne = any
  403554:	ldp	x20, x19, [sp, #32]
  403558:	ldr	x21, [sp, #16]
  40355c:	ldp	x29, x30, [sp], #48
  403560:	ret
  403564:	stp	x29, x30, [sp, #-48]!
  403568:	adrp	x8, 417000 <ferror@plt+0x153a0>
  40356c:	stp	x20, x19, [sp, #32]
  403570:	ldr	x20, [x8, #1000]
  403574:	str	x21, [sp, #16]
  403578:	mov	x29, sp
  40357c:	mov	x0, x20
  403580:	bl	401930 <__fpending@plt>
  403584:	mov	x19, x0
  403588:	mov	x0, x20
  40358c:	bl	401c60 <ferror@plt>
  403590:	mov	w21, w0
  403594:	mov	x0, x20
  403598:	bl	401970 <fclose@plt>
  40359c:	cbz	w21, 4035bc <ferror@plt+0x195c>
  4035a0:	cbnz	w0, 4035dc <ferror@plt+0x197c>
  4035a4:	bl	401bf0 <__errno_location@plt>
  4035a8:	ldr	w8, [x0]
  4035ac:	cmp	w8, #0x20
  4035b0:	b.eq	4035dc <ferror@plt+0x197c>  // b.none
  4035b4:	str	wzr, [x0]
  4035b8:	b	4035dc <ferror@plt+0x197c>
  4035bc:	cbnz	x19, 4035d8 <ferror@plt+0x1978>
  4035c0:	cbz	w0, 4035d8 <ferror@plt+0x1978>
  4035c4:	bl	401bf0 <__errno_location@plt>
  4035c8:	ldr	w8, [x0]
  4035cc:	cmp	w8, #0x9
  4035d0:	b.ne	4035dc <ferror@plt+0x197c>  // b.any
  4035d4:	b	4035ec <ferror@plt+0x198c>
  4035d8:	cbz	w0, 4035ec <ferror@plt+0x198c>
  4035dc:	bl	401bf0 <__errno_location@plt>
  4035e0:	ldr	w8, [x0]
  4035e4:	cmp	w8, #0x20
  4035e8:	b.ne	403668 <ferror@plt+0x1a08>  // b.any
  4035ec:	adrp	x8, 417000 <ferror@plt+0x153a0>
  4035f0:	ldr	x20, [x8, #976]
  4035f4:	mov	x0, x20
  4035f8:	bl	401930 <__fpending@plt>
  4035fc:	mov	x19, x0
  403600:	mov	x0, x20
  403604:	bl	401c60 <ferror@plt>
  403608:	mov	w21, w0
  40360c:	mov	x0, x20
  403610:	bl	401970 <fclose@plt>
  403614:	cbnz	w21, 403648 <ferror@plt+0x19e8>
  403618:	cbnz	x19, 403634 <ferror@plt+0x19d4>
  40361c:	cbz	w0, 403634 <ferror@plt+0x19d4>
  403620:	bl	401bf0 <__errno_location@plt>
  403624:	ldr	w8, [x0]
  403628:	cmp	w8, #0x9
  40362c:	b.eq	403638 <ferror@plt+0x19d8>  // b.none
  403630:	b	403660 <ferror@plt+0x1a00>
  403634:	cbnz	w0, 403660 <ferror@plt+0x1a00>
  403638:	ldp	x20, x19, [sp, #32]
  40363c:	ldr	x21, [sp, #16]
  403640:	ldp	x29, x30, [sp], #48
  403644:	ret
  403648:	cbnz	w0, 403660 <ferror@plt+0x1a00>
  40364c:	bl	401bf0 <__errno_location@plt>
  403650:	ldr	w8, [x0]
  403654:	cmp	w8, #0x20
  403658:	b.eq	403660 <ferror@plt+0x1a00>  // b.none
  40365c:	str	wzr, [x0]
  403660:	mov	w0, #0x1                   	// #1
  403664:	bl	401830 <_exit@plt>
  403668:	adrp	x1, 406000 <ferror@plt+0x43a0>
  40366c:	add	x1, x1, #0x7f9
  403670:	mov	w2, #0x5                   	// #5
  403674:	mov	x19, x0
  403678:	mov	x0, xzr
  40367c:	bl	401bb0 <dcgettext@plt>
  403680:	ldr	w1, [x19]
  403684:	adrp	x2, 406000 <ferror@plt+0x43a0>
  403688:	mov	x3, x0
  40368c:	add	x2, x2, #0x707
  403690:	mov	w0, wzr
  403694:	bl	401870 <error@plt>
  403698:	mov	w0, #0x1                   	// #1
  40369c:	bl	401830 <_exit@plt>
  4036a0:	stp	x29, x30, [sp, #-48]!
  4036a4:	mov	x29, sp
  4036a8:	str	q0, [sp, #16]
  4036ac:	str	q1, [sp, #32]
  4036b0:	ldp	x6, x1, [sp, #16]
  4036b4:	ldp	x0, x3, [sp, #32]
  4036b8:	mrs	x15, fpcr
  4036bc:	lsr	x7, x1, #63
  4036c0:	mov	x10, x0
  4036c4:	ubfiz	x4, x3, #3, #48
  4036c8:	lsr	x5, x3, #63
  4036cc:	mov	x12, x7
  4036d0:	ubfiz	x2, x1, #3, #48
  4036d4:	orr	x4, x4, x0, lsr #61
  4036d8:	ubfx	x8, x1, #48, #15
  4036dc:	ubfx	x0, x3, #48, #15
  4036e0:	and	w7, w7, #0xff
  4036e4:	mov	x16, x12
  4036e8:	cmp	x12, x5
  4036ec:	and	w11, w5, #0xff
  4036f0:	orr	x2, x2, x6, lsr #61
  4036f4:	mov	x1, x8
  4036f8:	lsl	x9, x6, #3
  4036fc:	mov	x3, x0
  403700:	lsl	x13, x10, #3
  403704:	b.eq	4038b0 <ferror@plt+0x1c50>  // b.none
  403708:	sub	w0, w8, w0
  40370c:	cmp	w0, #0x0
  403710:	b.le	40385c <ferror@plt+0x1bfc>
  403714:	cbz	x3, 403910 <ferror@plt+0x1cb0>
  403718:	orr	x4, x4, #0x8000000000000
  40371c:	mov	x3, #0x7fff                	// #32767
  403720:	cmp	x1, x3
  403724:	b.eq	403b14 <ferror@plt+0x1eb4>  // b.none
  403728:	cmp	w0, #0x74
  40372c:	b.gt	403b98 <ferror@plt+0x1f38>
  403730:	cmp	w0, #0x3f
  403734:	b.gt	403cf8 <ferror@plt+0x2098>
  403738:	mov	w3, #0x40                  	// #64
  40373c:	sub	w3, w3, w0
  403740:	lsr	x6, x13, x0
  403744:	lsl	x13, x13, x3
  403748:	cmp	x13, #0x0
  40374c:	cset	x5, ne  // ne = any
  403750:	lsl	x3, x4, x3
  403754:	orr	x3, x3, x6
  403758:	lsr	x0, x4, x0
  40375c:	orr	x3, x3, x5
  403760:	sub	x2, x2, x0
  403764:	subs	x9, x9, x3
  403768:	sbc	x2, x2, xzr
  40376c:	and	x3, x2, #0x7ffffffffffff
  403770:	tbz	x2, #51, 403950 <ferror@plt+0x1cf0>
  403774:	cbz	x3, 403b7c <ferror@plt+0x1f1c>
  403778:	clz	x0, x3
  40377c:	sub	w0, w0, #0xc
  403780:	neg	w2, w0
  403784:	lsl	x4, x3, x0
  403788:	lsl	x3, x9, x0
  40378c:	lsr	x9, x9, x2
  403790:	orr	x2, x9, x4
  403794:	cmp	x1, w0, sxtw
  403798:	sxtw	x4, w0
  40379c:	b.gt	403b5c <ferror@plt+0x1efc>
  4037a0:	sub	w1, w0, w1
  4037a4:	add	w0, w1, #0x1
  4037a8:	cmp	w0, #0x3f
  4037ac:	b.gt	403cc0 <ferror@plt+0x2060>
  4037b0:	mov	w1, #0x40                  	// #64
  4037b4:	sub	w1, w1, w0
  4037b8:	lsr	x4, x3, x0
  4037bc:	lsl	x3, x3, x1
  4037c0:	cmp	x3, #0x0
  4037c4:	lsl	x9, x2, x1
  4037c8:	cset	x1, ne  // ne = any
  4037cc:	orr	x9, x9, x4
  4037d0:	lsr	x2, x2, x0
  4037d4:	orr	x9, x9, x1
  4037d8:	orr	x8, x9, x2
  4037dc:	cbz	x8, 403964 <ferror@plt+0x1d04>
  4037e0:	and	x0, x9, #0x7
  4037e4:	mov	x1, #0x0                   	// #0
  4037e8:	mov	w5, #0x1                   	// #1
  4037ec:	cbz	x0, 403ba8 <ferror@plt+0x1f48>
  4037f0:	and	x3, x15, #0xc00000
  4037f4:	cmp	x3, #0x400, lsl #12
  4037f8:	b.eq	403aec <ferror@plt+0x1e8c>  // b.none
  4037fc:	cmp	x3, #0x800, lsl #12
  403800:	b.eq	403acc <ferror@plt+0x1e6c>  // b.none
  403804:	cbz	x3, 403af8 <ferror@plt+0x1e98>
  403808:	and	x3, x2, #0x8000000000000
  40380c:	mov	w0, #0x10                  	// #16
  403810:	cbz	w5, 403818 <ferror@plt+0x1bb8>
  403814:	orr	w0, w0, #0x8
  403818:	cbz	x3, 403b30 <ferror@plt+0x1ed0>
  40381c:	add	x1, x1, #0x1
  403820:	mov	x3, #0x7fff                	// #32767
  403824:	cmp	x1, x3
  403828:	b.eq	403a14 <ferror@plt+0x1db4>  // b.none
  40382c:	and	w1, w1, #0x7fff
  403830:	extr	x8, x2, x9, #3
  403834:	ubfx	x2, x2, #3, #48
  403838:	mov	x5, #0x0                   	// #0
  40383c:	orr	w1, w1, w7, lsl #15
  403840:	bfxil	x5, x2, #0, #48
  403844:	fmov	d0, x8
  403848:	bfi	x5, x1, #48, #16
  40384c:	fmov	v0.d[1], x5
  403850:	cbnz	w0, 403a70 <ferror@plt+0x1e10>
  403854:	ldp	x29, x30, [sp], #48
  403858:	ret
  40385c:	mov	x14, x5
  403860:	b.eq	40397c <ferror@plt+0x1d1c>  // b.none
  403864:	cbnz	x8, 403c00 <ferror@plt+0x1fa0>
  403868:	orr	x1, x2, x9
  40386c:	cbz	x1, 40392c <ferror@plt+0x1ccc>
  403870:	cmn	w0, #0x1
  403874:	b.eq	40401c <ferror@plt+0x23bc>  // b.none
  403878:	mov	x1, #0x7fff                	// #32767
  40387c:	mvn	w0, w0
  403880:	cmp	x3, x1
  403884:	b.ne	403c14 <ferror@plt+0x1fb4>  // b.any
  403888:	orr	x0, x4, x13
  40388c:	cbnz	x0, 403f74 <ferror@plt+0x2314>
  403890:	mov	x16, x14
  403894:	nop
  403898:	mov	x4, #0x0                   	// #0
  40389c:	fmov	d0, x4
  4038a0:	lsl	x16, x16, #63
  4038a4:	orr	x5, x16, #0x7fff000000000000
  4038a8:	fmov	v0.d[1], x5
  4038ac:	b	403854 <ferror@plt+0x1bf4>
  4038b0:	sub	w5, w8, w0
  4038b4:	cmp	w5, #0x0
  4038b8:	b.le	403a84 <ferror@plt+0x1e24>
  4038bc:	cbz	x0, 4039c4 <ferror@plt+0x1d64>
  4038c0:	orr	x4, x4, #0x8000000000000
  4038c4:	mov	x0, #0x7fff                	// #32767
  4038c8:	cmp	x1, x0
  4038cc:	b.eq	403b14 <ferror@plt+0x1eb4>  // b.none
  4038d0:	cmp	w5, #0x74
  4038d4:	b.gt	403ca8 <ferror@plt+0x2048>
  4038d8:	cmp	w5, #0x3f
  4038dc:	b.gt	403da8 <ferror@plt+0x2148>
  4038e0:	mov	w0, #0x40                  	// #64
  4038e4:	sub	w0, w0, w5
  4038e8:	lsr	x6, x13, x5
  4038ec:	lsl	x13, x13, x0
  4038f0:	cmp	x13, #0x0
  4038f4:	lsl	x0, x4, x0
  4038f8:	cset	x3, ne  // ne = any
  4038fc:	orr	x0, x0, x6
  403900:	lsr	x4, x4, x5
  403904:	orr	x0, x0, x3
  403908:	add	x2, x2, x4
  40390c:	b	403cb4 <ferror@plt+0x2054>
  403910:	orr	x3, x4, x13
  403914:	cbz	x3, 403c84 <ferror@plt+0x2024>
  403918:	subs	w0, w0, #0x1
  40391c:	b.ne	40371c <ferror@plt+0x1abc>  // b.any
  403920:	subs	x9, x9, x13
  403924:	sbc	x2, x2, x4
  403928:	b	40376c <ferror@plt+0x1b0c>
  40392c:	mov	x0, #0x7fff                	// #32767
  403930:	cmp	x3, x0
  403934:	b.eq	404068 <ferror@plt+0x2408>  // b.none
  403938:	mov	w7, w11
  40393c:	mov	x2, x4
  403940:	mov	x9, x13
  403944:	mov	x1, x3
  403948:	mov	x12, x5
  40394c:	nop
  403950:	orr	x8, x9, x2
  403954:	and	x0, x9, #0x7
  403958:	mov	w5, #0x0                   	// #0
  40395c:	cbnz	x1, 4037ec <ferror@plt+0x1b8c>
  403960:	cbnz	x8, 4037e0 <ferror@plt+0x1b80>
  403964:	mov	x2, #0x0                   	// #0
  403968:	mov	x1, #0x0                   	// #0
  40396c:	mov	w0, #0x0                   	// #0
  403970:	and	x2, x2, #0xffffffffffff
  403974:	and	w1, w1, #0x7fff
  403978:	b	403838 <ferror@plt+0x1bd8>
  40397c:	add	x5, x8, #0x1
  403980:	tst	x5, #0x7ffe
  403984:	b.ne	403c54 <ferror@plt+0x1ff4>  // b.any
  403988:	orr	x5, x2, x9
  40398c:	orr	x8, x4, x13
  403990:	cbnz	x1, 403e14 <ferror@plt+0x21b4>
  403994:	cbz	x5, 403ebc <ferror@plt+0x225c>
  403998:	cbz	x8, 403ed0 <ferror@plt+0x2270>
  40399c:	subs	x5, x9, x13
  4039a0:	cmp	x9, x13
  4039a4:	sbc	x3, x2, x4
  4039a8:	tbz	x3, #51, 40409c <ferror@plt+0x243c>
  4039ac:	subs	x9, x13, x9
  4039b0:	mov	w7, w11
  4039b4:	sbc	x2, x4, x2
  4039b8:	mov	x12, x14
  4039bc:	orr	x8, x9, x2
  4039c0:	b	4037dc <ferror@plt+0x1b7c>
  4039c4:	orr	x0, x4, x13
  4039c8:	cbz	x0, 403e9c <ferror@plt+0x223c>
  4039cc:	subs	w5, w5, #0x1
  4039d0:	b.ne	4038c4 <ferror@plt+0x1c64>  // b.any
  4039d4:	adds	x9, x9, x13
  4039d8:	adc	x2, x4, x2
  4039dc:	nop
  4039e0:	tbz	x2, #51, 403950 <ferror@plt+0x1cf0>
  4039e4:	add	x1, x1, #0x1
  4039e8:	mov	x0, #0x7fff                	// #32767
  4039ec:	cmp	x1, x0
  4039f0:	b.eq	403edc <ferror@plt+0x227c>  // b.none
  4039f4:	and	x0, x9, #0x1
  4039f8:	and	x3, x2, #0xfff7ffffffffffff
  4039fc:	orr	x9, x0, x9, lsr #1
  403a00:	mov	w5, #0x0                   	// #0
  403a04:	orr	x9, x9, x2, lsl #63
  403a08:	lsr	x2, x3, #1
  403a0c:	and	x0, x9, #0x7
  403a10:	b	4037ec <ferror@plt+0x1b8c>
  403a14:	and	x3, x15, #0xc00000
  403a18:	cbz	x3, 403a50 <ferror@plt+0x1df0>
  403a1c:	cmp	x3, #0x400, lsl #12
  403a20:	b.eq	403a48 <ferror@plt+0x1de8>  // b.none
  403a24:	cmp	x3, #0x800, lsl #12
  403a28:	csel	w12, w12, wzr, eq  // eq = none
  403a2c:	cbnz	w12, 403a50 <ferror@plt+0x1df0>
  403a30:	mov	w1, #0x14                  	// #20
  403a34:	mov	x2, #0x1fffffffffffffff    	// #2305843009213693951
  403a38:	orr	w0, w0, w1
  403a3c:	mov	x8, #0xffffffffffffffff    	// #-1
  403a40:	mov	x1, #0x7ffe                	// #32766
  403a44:	b	403970 <ferror@plt+0x1d10>
  403a48:	cbnz	x12, 403a30 <ferror@plt+0x1dd0>
  403a4c:	nop
  403a50:	mov	w1, #0x14                  	// #20
  403a54:	and	x16, x7, #0xff
  403a58:	orr	w0, w0, w1
  403a5c:	mov	x4, #0x0                   	// #0
  403a60:	fmov	d0, x4
  403a64:	lsl	x16, x16, #63
  403a68:	orr	x5, x16, #0x7fff000000000000
  403a6c:	fmov	v0.d[1], x5
  403a70:	str	q0, [sp, #16]
  403a74:	bl	406140 <ferror@plt+0x44e0>
  403a78:	ldr	q0, [sp, #16]
  403a7c:	ldp	x29, x30, [sp], #48
  403a80:	ret
  403a84:	b.eq	403bc4 <ferror@plt+0x1f64>  // b.none
  403a88:	cbnz	x8, 403d48 <ferror@plt+0x20e8>
  403a8c:	orr	x0, x2, x9
  403a90:	cbz	x0, 403fb4 <ferror@plt+0x2354>
  403a94:	cmn	w5, #0x1
  403a98:	b.eq	404114 <ferror@plt+0x24b4>  // b.none
  403a9c:	mov	x0, #0x7fff                	// #32767
  403aa0:	mvn	w5, w5
  403aa4:	cmp	x3, x0
  403aa8:	b.ne	403d5c <ferror@plt+0x20fc>  // b.any
  403aac:	orr	x0, x4, x13
  403ab0:	cbz	x0, 403898 <ferror@plt+0x1c38>
  403ab4:	lsr	x5, x4, #50
  403ab8:	mov	x9, x13
  403abc:	eor	x5, x5, #0x1
  403ac0:	mov	x2, x4
  403ac4:	and	w5, w5, #0x1
  403ac8:	b	403b28 <ferror@plt+0x1ec8>
  403acc:	mov	w0, #0x10                  	// #16
  403ad0:	cbz	x12, 403adc <ferror@plt+0x1e7c>
  403ad4:	adds	x9, x9, #0x8
  403ad8:	cinc	x2, x2, cs  // cs = hs, nlast
  403adc:	and	x3, x2, #0x8000000000000
  403ae0:	cbz	w5, 403818 <ferror@plt+0x1bb8>
  403ae4:	orr	w0, w0, #0x8
  403ae8:	b	403818 <ferror@plt+0x1bb8>
  403aec:	mov	w0, #0x10                  	// #16
  403af0:	cbnz	x12, 403adc <ferror@plt+0x1e7c>
  403af4:	b	403ad4 <ferror@plt+0x1e74>
  403af8:	and	x3, x9, #0xf
  403afc:	mov	w0, #0x10                  	// #16
  403b00:	cmp	x3, #0x4
  403b04:	b.eq	403adc <ferror@plt+0x1e7c>  // b.none
  403b08:	adds	x9, x9, #0x4
  403b0c:	cinc	x2, x2, cs  // cs = hs, nlast
  403b10:	b	403adc <ferror@plt+0x1e7c>
  403b14:	orr	x0, x2, x9
  403b18:	cbz	x0, 403898 <ferror@plt+0x1c38>
  403b1c:	lsr	x5, x2, #50
  403b20:	eor	x5, x5, #0x1
  403b24:	and	w5, w5, #0x1
  403b28:	mov	w0, w5
  403b2c:	mov	x1, #0x7fff                	// #32767
  403b30:	mov	x3, #0x7fff                	// #32767
  403b34:	extr	x8, x2, x9, #3
  403b38:	cmp	x1, x3
  403b3c:	lsr	x2, x2, #3
  403b40:	b.ne	403970 <ferror@plt+0x1d10>  // b.any
  403b44:	orr	x1, x8, x2
  403b48:	cbz	x1, 4041b4 <ferror@plt+0x2554>
  403b4c:	orr	x2, x2, #0x800000000000
  403b50:	mov	w1, #0x7fff                	// #32767
  403b54:	and	x2, x2, #0xffffffffffff
  403b58:	b	403838 <ferror@plt+0x1bd8>
  403b5c:	mov	x9, x3
  403b60:	and	x2, x2, #0xfff7ffffffffffff
  403b64:	sub	x1, x1, x4
  403b68:	orr	x8, x9, x2
  403b6c:	and	x0, x9, #0x7
  403b70:	mov	w5, #0x0                   	// #0
  403b74:	cbz	x1, 403960 <ferror@plt+0x1d00>
  403b78:	b	4037ec <ferror@plt+0x1b8c>
  403b7c:	clz	x2, x9
  403b80:	add	w0, w2, #0x34
  403b84:	cmp	w0, #0x3f
  403b88:	b.le	403780 <ferror@plt+0x1b20>
  403b8c:	sub	w2, w2, #0xc
  403b90:	lsl	x2, x9, x2
  403b94:	b	403794 <ferror@plt+0x1b34>
  403b98:	orr	x4, x4, x13
  403b9c:	cmp	x4, #0x0
  403ba0:	cset	x3, ne  // ne = any
  403ba4:	b	403764 <ferror@plt+0x1b04>
  403ba8:	and	x3, x2, #0x8000000000000
  403bac:	mov	w0, #0x0                   	// #0
  403bb0:	cbz	w5, 403818 <ferror@plt+0x1bb8>
  403bb4:	mov	w0, #0x0                   	// #0
  403bb8:	tbz	w15, #11, 403818 <ferror@plt+0x1bb8>
  403bbc:	orr	w0, w0, #0x8
  403bc0:	b	403818 <ferror@plt+0x1bb8>
  403bc4:	add	x0, x8, #0x1
  403bc8:	tst	x0, #0x7ffe
  403bcc:	b.ne	403dd4 <ferror@plt+0x2174>  // b.any
  403bd0:	orr	x0, x2, x9
  403bd4:	cbnz	x8, 403f90 <ferror@plt+0x2330>
  403bd8:	orr	x8, x4, x13
  403bdc:	cbz	x0, 403fe4 <ferror@plt+0x2384>
  403be0:	cbz	x8, 403ed0 <ferror@plt+0x2270>
  403be4:	adds	x9, x9, x13
  403be8:	adc	x2, x4, x2
  403bec:	tbz	x2, #51, 4039bc <ferror@plt+0x1d5c>
  403bf0:	and	x2, x2, #0xfff7ffffffffffff
  403bf4:	and	x0, x9, #0x7
  403bf8:	mov	x1, #0x1                   	// #1
  403bfc:	b	4037ec <ferror@plt+0x1b8c>
  403c00:	mov	x1, #0x7fff                	// #32767
  403c04:	neg	w0, w0
  403c08:	orr	x2, x2, #0x8000000000000
  403c0c:	cmp	x3, x1
  403c10:	b.eq	403888 <ferror@plt+0x1c28>  // b.none
  403c14:	cmp	w0, #0x74
  403c18:	b.gt	403d24 <ferror@plt+0x20c4>
  403c1c:	cmp	w0, #0x3f
  403c20:	b.gt	403f40 <ferror@plt+0x22e0>
  403c24:	mov	w1, #0x40                  	// #64
  403c28:	sub	w1, w1, w0
  403c2c:	lsr	x5, x9, x0
  403c30:	lsl	x9, x9, x1
  403c34:	cmp	x9, #0x0
  403c38:	lsl	x9, x2, x1
  403c3c:	cset	x1, ne  // ne = any
  403c40:	orr	x9, x9, x5
  403c44:	lsr	x0, x2, x0
  403c48:	orr	x9, x9, x1
  403c4c:	sub	x4, x4, x0
  403c50:	b	403d30 <ferror@plt+0x20d0>
  403c54:	subs	x5, x9, x13
  403c58:	cmp	x9, x13
  403c5c:	sbc	x3, x2, x4
  403c60:	tbnz	x3, #51, 403dfc <ferror@plt+0x219c>
  403c64:	orr	x8, x5, x3
  403c68:	cbnz	x8, 403f28 <ferror@plt+0x22c8>
  403c6c:	and	x15, x15, #0xc00000
  403c70:	mov	x2, #0x0                   	// #0
  403c74:	cmp	x15, #0x800, lsl #12
  403c78:	mov	x1, #0x0                   	// #0
  403c7c:	cset	w7, eq  // eq = none
  403c80:	b	403970 <ferror@plt+0x1d10>
  403c84:	mov	x0, #0x7fff                	// #32767
  403c88:	cmp	x8, x0
  403c8c:	b.ne	403950 <ferror@plt+0x1cf0>  // b.any
  403c90:	orr	x0, x2, x9
  403c94:	cbnz	x0, 403b1c <ferror@plt+0x1ebc>
  403c98:	mov	x2, #0x0                   	// #0
  403c9c:	mov	x8, #0x0                   	// #0
  403ca0:	mov	w0, #0x0                   	// #0
  403ca4:	b	403b44 <ferror@plt+0x1ee4>
  403ca8:	orr	x4, x4, x13
  403cac:	cmp	x4, #0x0
  403cb0:	cset	x0, ne  // ne = any
  403cb4:	adds	x9, x0, x9
  403cb8:	cinc	x2, x2, cs  // cs = hs, nlast
  403cbc:	b	4039e0 <ferror@plt+0x1d80>
  403cc0:	mov	w4, #0x80                  	// #128
  403cc4:	sub	w4, w4, w0
  403cc8:	cmp	w0, #0x40
  403ccc:	sub	w9, w1, #0x3f
  403cd0:	lsl	x0, x2, x4
  403cd4:	orr	x0, x3, x0
  403cd8:	csel	x3, x0, x3, ne  // ne = any
  403cdc:	lsr	x9, x2, x9
  403ce0:	cmp	x3, #0x0
  403ce4:	mov	x2, #0x0                   	// #0
  403ce8:	cset	x0, ne  // ne = any
  403cec:	orr	x9, x0, x9
  403cf0:	mov	x8, x9
  403cf4:	b	4037dc <ferror@plt+0x1b7c>
  403cf8:	mov	w5, #0x80                  	// #128
  403cfc:	sub	w5, w5, w0
  403d00:	subs	w0, w0, #0x40
  403d04:	lsl	x5, x4, x5
  403d08:	orr	x5, x13, x5
  403d0c:	csel	x13, x5, x13, ne  // ne = any
  403d10:	lsr	x4, x4, x0
  403d14:	cmp	x13, #0x0
  403d18:	cset	x3, ne  // ne = any
  403d1c:	orr	x3, x3, x4
  403d20:	b	403764 <ferror@plt+0x1b04>
  403d24:	orr	x2, x2, x9
  403d28:	cmp	x2, #0x0
  403d2c:	cset	x9, ne  // ne = any
  403d30:	subs	x9, x13, x9
  403d34:	mov	w7, w11
  403d38:	sbc	x2, x4, xzr
  403d3c:	mov	x1, x3
  403d40:	mov	x12, x14
  403d44:	b	40376c <ferror@plt+0x1b0c>
  403d48:	mov	x0, #0x7fff                	// #32767
  403d4c:	neg	w5, w5
  403d50:	orr	x2, x2, #0x8000000000000
  403d54:	cmp	x3, x0
  403d58:	b.eq	403aac <ferror@plt+0x1e4c>  // b.none
  403d5c:	cmp	w5, #0x74
  403d60:	b.gt	403f30 <ferror@plt+0x22d0>
  403d64:	cmp	w5, #0x3f
  403d68:	b.gt	403ff0 <ferror@plt+0x2390>
  403d6c:	mov	w1, #0x40                  	// #64
  403d70:	sub	w1, w1, w5
  403d74:	lsr	x6, x9, x5
  403d78:	lsl	x9, x9, x1
  403d7c:	cmp	x9, #0x0
  403d80:	cset	x0, ne  // ne = any
  403d84:	lsl	x9, x2, x1
  403d88:	orr	x9, x9, x6
  403d8c:	lsr	x5, x2, x5
  403d90:	orr	x9, x9, x0
  403d94:	add	x4, x4, x5
  403d98:	adds	x9, x9, x13
  403d9c:	mov	x1, x3
  403da0:	cinc	x2, x4, cs  // cs = hs, nlast
  403da4:	b	4039e0 <ferror@plt+0x1d80>
  403da8:	mov	w0, #0x80                  	// #128
  403dac:	sub	w0, w0, w5
  403db0:	subs	w5, w5, #0x40
  403db4:	lsl	x0, x4, x0
  403db8:	orr	x0, x13, x0
  403dbc:	csel	x13, x0, x13, ne  // ne = any
  403dc0:	lsr	x4, x4, x5
  403dc4:	cmp	x13, #0x0
  403dc8:	cset	x0, ne  // ne = any
  403dcc:	orr	x0, x0, x4
  403dd0:	b	403cb4 <ferror@plt+0x2054>
  403dd4:	mov	x1, #0x7fff                	// #32767
  403dd8:	cmp	x0, x1
  403ddc:	b.eq	404038 <ferror@plt+0x23d8>  // b.none
  403de0:	adds	x9, x9, x13
  403de4:	mov	x1, x0
  403de8:	adc	x2, x4, x2
  403dec:	ubfx	x0, x9, #1, #3
  403df0:	extr	x9, x2, x9, #1
  403df4:	lsr	x2, x2, #1
  403df8:	b	4037ec <ferror@plt+0x1b8c>
  403dfc:	cmp	x13, x9
  403e00:	mov	w7, w11
  403e04:	sbc	x3, x4, x2
  403e08:	sub	x9, x13, x9
  403e0c:	mov	x12, x14
  403e10:	b	403774 <ferror@plt+0x1b14>
  403e14:	mov	x12, #0x7fff                	// #32767
  403e18:	cmp	x1, x12
  403e1c:	b.eq	403e48 <ferror@plt+0x21e8>  // b.none
  403e20:	cmp	x3, x12
  403e24:	b.eq	404078 <ferror@plt+0x2418>  // b.none
  403e28:	cbnz	x5, 403e60 <ferror@plt+0x2200>
  403e2c:	mov	w5, w0
  403e30:	cbnz	x8, 404158 <ferror@plt+0x24f8>
  403e34:	mov	w7, #0x0                   	// #0
  403e38:	mov	x2, #0xffffffffffff        	// #281474976710655
  403e3c:	mov	w0, #0x1                   	// #1
  403e40:	mov	x8, #0xffffffffffffffff    	// #-1
  403e44:	b	403b4c <ferror@plt+0x1eec>
  403e48:	cbz	x5, 404174 <ferror@plt+0x2514>
  403e4c:	lsr	x0, x2, #50
  403e50:	cmp	x3, x1
  403e54:	eor	x0, x0, #0x1
  403e58:	and	w0, w0, #0x1
  403e5c:	b.eq	404078 <ferror@plt+0x2418>  // b.none
  403e60:	cbz	x8, 404094 <ferror@plt+0x2434>
  403e64:	bfi	x6, x2, #61, #3
  403e68:	lsr	x3, x2, #3
  403e6c:	tbz	x2, #50, 403e88 <ferror@plt+0x2228>
  403e70:	lsr	x1, x4, #3
  403e74:	tbnz	x4, #50, 403e88 <ferror@plt+0x2228>
  403e78:	mov	x6, x10
  403e7c:	mov	w7, w11
  403e80:	bfi	x6, x4, #61, #3
  403e84:	mov	x3, x1
  403e88:	extr	x2, x3, x6, #61
  403e8c:	bfi	x6, x2, #61, #3
  403e90:	lsr	x2, x2, #3
  403e94:	mov	x8, x6
  403e98:	b	403b44 <ferror@plt+0x1ee4>
  403e9c:	mov	x0, #0x7fff                	// #32767
  403ea0:	cmp	x8, x0
  403ea4:	b.ne	403950 <ferror@plt+0x1cf0>  // b.any
  403ea8:	orr	x0, x2, x9
  403eac:	cbz	x0, 403c98 <ferror@plt+0x2038>
  403eb0:	lsr	x5, x2, #50
  403eb4:	eor	w5, w5, #0x1
  403eb8:	b	403b28 <ferror@plt+0x1ec8>
  403ebc:	cbz	x8, 403fd0 <ferror@plt+0x2370>
  403ec0:	mov	w7, w11
  403ec4:	mov	x2, x4
  403ec8:	mov	x9, x13
  403ecc:	mov	x12, x14
  403ed0:	mov	x1, #0x0                   	// #0
  403ed4:	mov	x3, #0x0                   	// #0
  403ed8:	b	403bb4 <ferror@plt+0x1f54>
  403edc:	ands	x3, x15, #0xc00000
  403ee0:	b.eq	403f6c <ferror@plt+0x230c>  // b.none
  403ee4:	cmp	x3, #0x400, lsl #12
  403ee8:	eor	w0, w7, #0x1
  403eec:	cset	w1, eq  // eq = none
  403ef0:	tst	w1, w0
  403ef4:	b.ne	404190 <ferror@plt+0x2530>  // b.any
  403ef8:	cmp	x3, #0x800, lsl #12
  403efc:	b.eq	40413c <ferror@plt+0x24dc>  // b.none
  403f00:	cmp	x3, #0x400, lsl #12
  403f04:	mov	w0, #0x14                  	// #20
  403f08:	b.ne	403a18 <ferror@plt+0x1db8>  // b.any
  403f0c:	mov	x2, #0xffffffffffffffff    	// #-1
  403f10:	mov	x1, #0x7ffe                	// #32766
  403f14:	mov	x9, x2
  403f18:	mov	w5, #0x0                   	// #0
  403f1c:	mov	w0, #0x14                  	// #20
  403f20:	cbnz	x12, 403adc <ferror@plt+0x1e7c>
  403f24:	b	403ad4 <ferror@plt+0x1e74>
  403f28:	mov	x9, x5
  403f2c:	b	403774 <ferror@plt+0x1b14>
  403f30:	orr	x2, x2, x9
  403f34:	cmp	x2, #0x0
  403f38:	cset	x9, ne  // ne = any
  403f3c:	b	403d98 <ferror@plt+0x2138>
  403f40:	mov	w1, #0x80                  	// #128
  403f44:	sub	w1, w1, w0
  403f48:	subs	w0, w0, #0x40
  403f4c:	lsl	x1, x2, x1
  403f50:	orr	x1, x9, x1
  403f54:	csel	x9, x1, x9, ne  // ne = any
  403f58:	lsr	x2, x2, x0
  403f5c:	cmp	x9, #0x0
  403f60:	cset	x9, ne  // ne = any
  403f64:	orr	x9, x9, x2
  403f68:	b	403d30 <ferror@plt+0x20d0>
  403f6c:	mov	w0, #0x14                  	// #20
  403f70:	b	403a5c <ferror@plt+0x1dfc>
  403f74:	lsr	x5, x4, #50
  403f78:	mov	w7, w11
  403f7c:	eor	x5, x5, #0x1
  403f80:	mov	x9, x13
  403f84:	and	w5, w5, #0x1
  403f88:	mov	x2, x4
  403f8c:	b	403b28 <ferror@plt+0x1ec8>
  403f90:	mov	x8, #0x7fff                	// #32767
  403f94:	cmp	x1, x8
  403f98:	b.eq	4040b8 <ferror@plt+0x2458>  // b.none
  403f9c:	cmp	x3, x8
  403fa0:	b.eq	40412c <ferror@plt+0x24cc>  // b.none
  403fa4:	cbnz	x0, 4040d0 <ferror@plt+0x2470>
  403fa8:	mov	x2, x4
  403fac:	mov	x9, x13
  403fb0:	b	403b28 <ferror@plt+0x1ec8>
  403fb4:	mov	x0, #0x7fff                	// #32767
  403fb8:	cmp	x3, x0
  403fbc:	b.eq	404168 <ferror@plt+0x2508>  // b.none
  403fc0:	mov	x2, x4
  403fc4:	mov	x9, x13
  403fc8:	mov	x1, x3
  403fcc:	b	403950 <ferror@plt+0x1cf0>
  403fd0:	and	x15, x15, #0xc00000
  403fd4:	mov	x2, #0x0                   	// #0
  403fd8:	cmp	x15, #0x800, lsl #12
  403fdc:	cset	w7, eq  // eq = none
  403fe0:	b	403970 <ferror@plt+0x1d10>
  403fe4:	mov	x2, x4
  403fe8:	mov	x9, x13
  403fec:	b	4037dc <ferror@plt+0x1b7c>
  403ff0:	mov	w0, #0x80                  	// #128
  403ff4:	sub	w0, w0, w5
  403ff8:	subs	w5, w5, #0x40
  403ffc:	lsl	x0, x2, x0
  404000:	orr	x0, x9, x0
  404004:	csel	x9, x0, x9, ne  // ne = any
  404008:	lsr	x2, x2, x5
  40400c:	cmp	x9, #0x0
  404010:	cset	x9, ne  // ne = any
  404014:	orr	x9, x9, x2
  404018:	b	403d98 <ferror@plt+0x2138>
  40401c:	cmp	x13, x9
  404020:	mov	w7, w11
  404024:	sbc	x2, x4, x2
  404028:	sub	x9, x13, x9
  40402c:	mov	x1, x3
  404030:	mov	x12, x5
  404034:	b	40376c <ferror@plt+0x1b0c>
  404038:	ands	x3, x15, #0xc00000
  40403c:	b.eq	403f6c <ferror@plt+0x230c>  // b.none
  404040:	cmp	x3, #0x400, lsl #12
  404044:	eor	w0, w7, #0x1
  404048:	csel	w0, w0, wzr, eq  // eq = none
  40404c:	cbnz	w0, 404190 <ferror@plt+0x2530>
  404050:	cmp	x3, #0x800, lsl #12
  404054:	b.ne	403f00 <ferror@plt+0x22a0>  // b.any
  404058:	cbz	x12, 404140 <ferror@plt+0x24e0>
  40405c:	mov	w0, #0x14                  	// #20
  404060:	mov	x16, #0x1                   	// #1
  404064:	b	403a5c <ferror@plt+0x1dfc>
  404068:	orr	x0, x4, x13
  40406c:	cbnz	x0, 403f74 <ferror@plt+0x2314>
  404070:	mov	w7, w11
  404074:	b	403c98 <ferror@plt+0x2038>
  404078:	cbz	x8, 404184 <ferror@plt+0x2524>
  40407c:	tst	x4, #0x4000000000000
  404080:	csinc	w0, w0, wzr, ne  // ne = any
  404084:	cbnz	x5, 403e64 <ferror@plt+0x2204>
  404088:	mov	w7, w11
  40408c:	mov	x2, x4
  404090:	mov	x9, x13
  404094:	mov	w5, w0
  404098:	b	403b28 <ferror@plt+0x1ec8>
  40409c:	orr	x8, x5, x3
  4040a0:	cbz	x8, 403fd0 <ferror@plt+0x2370>
  4040a4:	and	x0, x5, #0x7
  4040a8:	mov	x9, x5
  4040ac:	mov	x2, x3
  4040b0:	mov	w5, #0x1                   	// #1
  4040b4:	b	4037ec <ferror@plt+0x1b8c>
  4040b8:	cbz	x0, 404124 <ferror@plt+0x24c4>
  4040bc:	lsr	x5, x2, #50
  4040c0:	cmp	x3, x1
  4040c4:	eor	x5, x5, #0x1
  4040c8:	and	w5, w5, #0x1
  4040cc:	b.eq	40419c <ferror@plt+0x253c>  // b.none
  4040d0:	orr	x13, x4, x13
  4040d4:	cbz	x13, 403b28 <ferror@plt+0x1ec8>
  4040d8:	bfi	x6, x2, #61, #3
  4040dc:	lsr	x0, x2, #3
  4040e0:	tbz	x2, #50, 4040fc <ferror@plt+0x249c>
  4040e4:	lsr	x1, x4, #3
  4040e8:	tbnz	x4, #50, 4040fc <ferror@plt+0x249c>
  4040ec:	and	x6, x10, #0x1fffffffffffffff
  4040f0:	mov	w7, w11
  4040f4:	orr	x6, x6, x4, lsl #61
  4040f8:	mov	x0, x1
  4040fc:	extr	x2, x0, x6, #61
  404100:	mov	w0, w5
  404104:	bfi	x6, x2, #61, #3
  404108:	lsr	x2, x2, #3
  40410c:	mov	x8, x6
  404110:	b	403b44 <ferror@plt+0x1ee4>
  404114:	adds	x9, x9, x13
  404118:	mov	x1, x3
  40411c:	adc	x2, x4, x2
  404120:	b	4039e0 <ferror@plt+0x1d80>
  404124:	cmp	x3, x1
  404128:	b.ne	403fa8 <ferror@plt+0x2348>  // b.any
  40412c:	orr	x1, x4, x13
  404130:	cbnz	x1, 4041a4 <ferror@plt+0x2544>
  404134:	cbz	x0, 403c98 <ferror@plt+0x2038>
  404138:	b	403b28 <ferror@plt+0x1ec8>
  40413c:	cbnz	x16, 40405c <ferror@plt+0x23fc>
  404140:	mov	x2, #0xffffffffffffffff    	// #-1
  404144:	mov	w7, #0x0                   	// #0
  404148:	mov	x9, x2
  40414c:	mov	x1, #0x7ffe                	// #32766
  404150:	mov	w0, #0x14                  	// #20
  404154:	b	40381c <ferror@plt+0x1bbc>
  404158:	mov	w7, w11
  40415c:	mov	x2, x4
  404160:	mov	x9, x13
  404164:	b	403b28 <ferror@plt+0x1ec8>
  404168:	orr	x0, x4, x13
  40416c:	cbz	x0, 403c98 <ferror@plt+0x2038>
  404170:	b	403ab4 <ferror@plt+0x1e54>
  404174:	cmp	x3, x1
  404178:	b.eq	404078 <ferror@plt+0x2418>  // b.none
  40417c:	mov	w5, #0x0                   	// #0
  404180:	b	403e30 <ferror@plt+0x21d0>
  404184:	cbnz	x5, 404094 <ferror@plt+0x2434>
  404188:	mov	w5, w0
  40418c:	b	403e30 <ferror@plt+0x21d0>
  404190:	mov	w0, #0x14                  	// #20
  404194:	mov	x16, #0x0                   	// #0
  404198:	b	403a5c <ferror@plt+0x1dfc>
  40419c:	orr	x1, x4, x13
  4041a0:	cbz	x1, 403b28 <ferror@plt+0x1ec8>
  4041a4:	tst	x4, #0x4000000000000
  4041a8:	csinc	w5, w5, wzr, ne  // ne = any
  4041ac:	cbnz	x0, 4040d8 <ferror@plt+0x2478>
  4041b0:	b	403fa8 <ferror@plt+0x2348>
  4041b4:	mov	x8, #0x0                   	// #0
  4041b8:	mov	w1, #0x7fff                	// #32767
  4041bc:	mov	x2, #0x0                   	// #0
  4041c0:	b	403838 <ferror@plt+0x1bd8>
  4041c4:	nop
  4041c8:	stp	x29, x30, [sp, #-48]!
  4041cc:	mov	x29, sp
  4041d0:	str	q0, [sp, #16]
  4041d4:	str	q1, [sp, #32]
  4041d8:	ldp	x2, x0, [sp, #16]
  4041dc:	ldp	x5, x3, [sp, #32]
  4041e0:	mrs	x10, fpcr
  4041e4:	lsr	x1, x0, #63
  4041e8:	ubfx	x6, x0, #0, #48
  4041ec:	and	w13, w1, #0xff
  4041f0:	mov	x14, x1
  4041f4:	ubfx	x7, x0, #48, #15
  4041f8:	cbz	w7, 404618 <ferror@plt+0x29b8>
  4041fc:	mov	w4, #0x7fff                	// #32767
  404200:	cmp	w7, w4
  404204:	b.eq	404660 <ferror@plt+0x2a00>  // b.none
  404208:	and	x7, x7, #0xffff
  40420c:	extr	x6, x6, x2, #61
  404210:	mov	x15, #0xffffffffffffc001    	// #-16383
  404214:	orr	x4, x6, #0x8000000000000
  404218:	add	x7, x7, x15
  40421c:	lsl	x2, x2, #3
  404220:	mov	x1, #0x0                   	// #0
  404224:	mov	x16, #0x0                   	// #0
  404228:	mov	w0, #0x0                   	// #0
  40422c:	lsr	x8, x3, #63
  404230:	ubfx	x6, x3, #0, #48
  404234:	and	w15, w8, #0xff
  404238:	ubfx	x9, x3, #48, #15
  40423c:	cbz	w9, 4045d4 <ferror@plt+0x2974>
  404240:	mov	w11, #0x7fff                	// #32767
  404244:	cmp	w9, w11
  404248:	b.eq	40430c <ferror@plt+0x26ac>  // b.none
  40424c:	and	x9, x9, #0xffff
  404250:	extr	x6, x6, x5, #61
  404254:	mov	x12, #0xffffffffffffc001    	// #-16383
  404258:	orr	x6, x6, #0x8000000000000
  40425c:	add	x9, x9, x12
  404260:	lsl	x5, x5, #3
  404264:	sub	x7, x7, x9
  404268:	mov	x9, #0x0                   	// #0
  40426c:	eor	w11, w13, w15
  404270:	cmp	x1, #0x9
  404274:	and	x3, x11, #0xff
  404278:	mov	x12, x3
  40427c:	b.gt	4045ac <ferror@plt+0x294c>
  404280:	cmp	x1, #0x7
  404284:	b.gt	40476c <ferror@plt+0x2b0c>
  404288:	cmp	x1, #0x3
  40428c:	b.eq	4042a8 <ferror@plt+0x2648>  // b.none
  404290:	b.le	40457c <ferror@plt+0x291c>
  404294:	cmp	x1, #0x5
  404298:	b.eq	4045bc <ferror@plt+0x295c>  // b.none
  40429c:	b.le	4043a0 <ferror@plt+0x2740>
  4042a0:	cmp	x1, #0x6
  4042a4:	b.eq	404370 <ferror@plt+0x2710>  // b.none
  4042a8:	cmp	x9, #0x1
  4042ac:	b.eq	4046f0 <ferror@plt+0x2a90>  // b.none
  4042b0:	cbz	x9, 4042c4 <ferror@plt+0x2664>
  4042b4:	cmp	x9, #0x2
  4042b8:	b.eq	4048f4 <ferror@plt+0x2c94>  // b.none
  4042bc:	cmp	x9, #0x3
  4042c0:	b.eq	4048dc <ferror@plt+0x2c7c>  // b.none
  4042c4:	mov	x1, #0x3fff                	// #16383
  4042c8:	mov	x12, x8
  4042cc:	add	x3, x7, x1
  4042d0:	cmp	x3, #0x0
  4042d4:	b.le	4047b0 <ferror@plt+0x2b50>
  4042d8:	tst	x5, #0x7
  4042dc:	b.ne	404720 <ferror@plt+0x2ac0>  // b.any
  4042e0:	and	w11, w12, #0x1
  4042e4:	tbz	x6, #52, 4042f0 <ferror@plt+0x2690>
  4042e8:	and	x6, x6, #0xffefffffffffffff
  4042ec:	add	x3, x7, #0x4, lsl #12
  4042f0:	mov	x1, #0x7ffe                	// #32766
  4042f4:	cmp	x3, x1
  4042f8:	b.gt	404898 <ferror@plt+0x2c38>
  4042fc:	and	w1, w3, #0x7fff
  404300:	extr	x2, x6, x5, #3
  404304:	ubfx	x6, x6, #3, #48
  404308:	b	40437c <ferror@plt+0x271c>
  40430c:	mov	x9, #0xffffffffffff8001    	// #-32767
  404310:	orr	x3, x6, x5
  404314:	add	x7, x7, x9
  404318:	cbz	x3, 404694 <ferror@plt+0x2a34>
  40431c:	tst	x6, #0x800000000000
  404320:	orr	x1, x1, #0x3
  404324:	csinc	w0, w0, wzr, ne  // ne = any
  404328:	mov	x9, #0x3                   	// #3
  40432c:	eor	w11, w13, w15
  404330:	cmp	x1, #0x9
  404334:	and	x3, x11, #0xff
  404338:	mov	x12, x3
  40433c:	b.le	404280 <ferror@plt+0x2620>
  404340:	cmp	x1, #0xf
  404344:	b.ne	4045ac <ferror@plt+0x294c>  // b.any
  404348:	tbz	x4, #47, 404758 <ferror@plt+0x2af8>
  40434c:	tbnz	x6, #47, 404758 <ferror@plt+0x2af8>
  404350:	orr	x6, x6, #0x800000000000
  404354:	mov	w11, w15
  404358:	and	x6, x6, #0xffffffffffff
  40435c:	mov	x2, x5
  404360:	mov	w1, #0x7fff                	// #32767
  404364:	b	40437c <ferror@plt+0x271c>
  404368:	cmp	x1, #0x2
  40436c:	b.ne	4043a8 <ferror@plt+0x2748>  // b.any
  404370:	mov	w1, #0x0                   	// #0
  404374:	mov	x6, #0x0                   	// #0
  404378:	mov	x2, #0x0                   	// #0
  40437c:	mov	x5, #0x0                   	// #0
  404380:	orr	w1, w1, w11, lsl #15
  404384:	bfxil	x5, x6, #0, #48
  404388:	fmov	d0, x2
  40438c:	bfi	x5, x1, #48, #16
  404390:	fmov	v0.d[1], x5
  404394:	cbnz	w0, 40459c <ferror@plt+0x293c>
  404398:	ldp	x29, x30, [sp], #48
  40439c:	ret
  4043a0:	cmp	x1, #0x4
  4043a4:	b.eq	404370 <ferror@plt+0x2710>  // b.none
  4043a8:	cmp	x4, x6
  4043ac:	b.ls	404704 <ferror@plt+0x2aa4>  // b.plast
  4043b0:	lsr	x3, x4, #1
  4043b4:	extr	x8, x4, x2, #1
  4043b8:	lsl	x2, x2, #63
  4043bc:	ubfx	x14, x6, #20, #32
  4043c0:	extr	x9, x6, x5, #52
  4043c4:	lsl	x13, x5, #12
  4043c8:	and	x15, x9, #0xffffffff
  4043cc:	udiv	x5, x3, x14
  4043d0:	msub	x3, x5, x14, x3
  4043d4:	mul	x1, x15, x5
  4043d8:	extr	x3, x3, x8, #32
  4043dc:	cmp	x1, x3
  4043e0:	b.ls	4043f4 <ferror@plt+0x2794>  // b.plast
  4043e4:	adds	x3, x9, x3
  4043e8:	ccmp	x1, x3, #0x0, cc  // cc = lo, ul, last
  4043ec:	b.hi	4049d4 <ferror@plt+0x2d74>  // b.pmore
  4043f0:	sub	x5, x5, #0x1
  4043f4:	sub	x3, x3, x1
  4043f8:	mov	x4, x8
  4043fc:	udiv	x1, x3, x14
  404400:	msub	x3, x1, x14, x3
  404404:	mul	x6, x15, x1
  404408:	bfi	x4, x3, #32, #32
  40440c:	cmp	x6, x4
  404410:	b.ls	404424 <ferror@plt+0x27c4>  // b.plast
  404414:	adds	x4, x9, x4
  404418:	ccmp	x6, x4, #0x0, cc  // cc = lo, ul, last
  40441c:	b.hi	4049c8 <ferror@plt+0x2d68>  // b.pmore
  404420:	sub	x1, x1, #0x1
  404424:	orr	x8, x1, x5, lsl #32
  404428:	and	x17, x13, #0xffffffff
  40442c:	and	x1, x8, #0xffffffff
  404430:	lsr	x16, x13, #32
  404434:	lsr	x5, x8, #32
  404438:	sub	x4, x4, x6
  40443c:	mov	x18, #0x100000000           	// #4294967296
  404440:	mul	x3, x1, x17
  404444:	mul	x30, x5, x17
  404448:	madd	x6, x16, x1, x30
  40444c:	and	x1, x3, #0xffffffff
  404450:	mul	x5, x5, x16
  404454:	add	x3, x6, x3, lsr #32
  404458:	add	x6, x5, x18
  40445c:	cmp	x30, x3
  404460:	csel	x5, x6, x5, hi  // hi = pmore
  404464:	add	x1, x1, x3, lsl #32
  404468:	add	x5, x5, x3, lsr #32
  40446c:	cmp	x4, x5
  404470:	b.cc	40477c <ferror@plt+0x2b1c>  // b.lo, b.ul, b.last
  404474:	ccmp	x2, x1, #0x2, eq  // eq = none
  404478:	mov	x6, x8
  40447c:	b.cc	40477c <ferror@plt+0x2b1c>  // b.lo, b.ul, b.last
  404480:	subs	x8, x2, x1
  404484:	mov	x3, #0x3fff                	// #16383
  404488:	cmp	x2, x1
  40448c:	add	x3, x7, x3
  404490:	sbc	x4, x4, x5
  404494:	cmp	x9, x4
  404498:	b.eq	4049e0 <ferror@plt+0x2d80>  // b.none
  40449c:	udiv	x5, x4, x14
  4044a0:	msub	x4, x5, x14, x4
  4044a4:	mul	x2, x15, x5
  4044a8:	extr	x1, x4, x8, #32
  4044ac:	cmp	x2, x1
  4044b0:	b.ls	4044c4 <ferror@plt+0x2864>  // b.plast
  4044b4:	adds	x1, x9, x1
  4044b8:	ccmp	x2, x1, #0x0, cc  // cc = lo, ul, last
  4044bc:	b.hi	404a98 <ferror@plt+0x2e38>  // b.pmore
  4044c0:	sub	x5, x5, #0x1
  4044c4:	sub	x1, x1, x2
  4044c8:	udiv	x2, x1, x14
  4044cc:	msub	x1, x2, x14, x1
  4044d0:	mul	x15, x15, x2
  4044d4:	bfi	x8, x1, #32, #32
  4044d8:	mov	x1, x8
  4044dc:	cmp	x15, x8
  4044e0:	b.ls	4044f4 <ferror@plt+0x2894>  // b.plast
  4044e4:	adds	x1, x9, x8
  4044e8:	ccmp	x15, x1, #0x0, cc  // cc = lo, ul, last
  4044ec:	b.hi	404aa4 <ferror@plt+0x2e44>  // b.pmore
  4044f0:	sub	x2, x2, #0x1
  4044f4:	orr	x5, x2, x5, lsl #32
  4044f8:	mov	x11, #0x100000000           	// #4294967296
  4044fc:	and	x4, x5, #0xffffffff
  404500:	sub	x1, x1, x15
  404504:	lsr	x14, x5, #32
  404508:	mul	x2, x17, x4
  40450c:	mul	x17, x14, x17
  404510:	madd	x4, x16, x4, x17
  404514:	and	x8, x2, #0xffffffff
  404518:	mul	x16, x16, x14
  40451c:	add	x2, x4, x2, lsr #32
  404520:	add	x4, x16, x11
  404524:	cmp	x17, x2
  404528:	csel	x16, x4, x16, hi  // hi = pmore
  40452c:	add	x4, x8, x2, lsl #32
  404530:	add	x16, x16, x2, lsr #32
  404534:	cmp	x1, x16
  404538:	b.cs	404918 <ferror@plt+0x2cb8>  // b.hs, b.nlast
  40453c:	adds	x2, x9, x1
  404540:	sub	x8, x5, #0x1
  404544:	mov	x1, x2
  404548:	b.cs	40455c <ferror@plt+0x28fc>  // b.hs, b.nlast
  40454c:	cmp	x2, x16
  404550:	b.cc	404a18 <ferror@plt+0x2db8>  // b.lo, b.ul, b.last
  404554:	ccmp	x13, x4, #0x2, eq  // eq = none
  404558:	b.cc	404a18 <ferror@plt+0x2db8>  // b.lo, b.ul, b.last
  40455c:	cmp	x13, x4
  404560:	mov	x5, x8
  404564:	cset	w2, ne  // ne = any
  404568:	cmp	w2, #0x0
  40456c:	orr	x2, x5, #0x1
  404570:	ccmp	x1, x16, #0x0, eq  // eq = none
  404574:	csel	x5, x2, x5, ne  // ne = any
  404578:	b	4042d0 <ferror@plt+0x2670>
  40457c:	cmp	x1, #0x1
  404580:	b.ne	404368 <ferror@plt+0x2708>  // b.any
  404584:	mov	x4, #0x0                   	// #0
  404588:	fmov	d0, x4
  40458c:	lsl	x3, x3, #63
  404590:	orr	w0, w0, #0x2
  404594:	orr	x5, x3, #0x7fff000000000000
  404598:	fmov	v0.d[1], x5
  40459c:	str	q0, [sp, #16]
  4045a0:	bl	406140 <ferror@plt+0x44e0>
  4045a4:	ldr	q0, [sp, #16]
  4045a8:	b	404398 <ferror@plt+0x2738>
  4045ac:	cmp	x1, #0xb
  4045b0:	b.gt	404680 <ferror@plt+0x2a20>
  4045b4:	cmp	x1, #0xa
  4045b8:	b.ne	4042a8 <ferror@plt+0x2648>  // b.any
  4045bc:	mov	w11, #0x0                   	// #0
  4045c0:	mov	x6, #0xffffffffffff        	// #281474976710655
  4045c4:	mov	x2, #0xffffffffffffffff    	// #-1
  4045c8:	mov	w0, #0x1                   	// #1
  4045cc:	mov	w1, #0x7fff                	// #32767
  4045d0:	b	40437c <ferror@plt+0x271c>
  4045d4:	orr	x3, x6, x5
  4045d8:	cbz	x3, 4046c0 <ferror@plt+0x2a60>
  4045dc:	cbz	x6, 404874 <ferror@plt+0x2c14>
  4045e0:	clz	x3, x6
  4045e4:	sub	x9, x3, #0xf
  4045e8:	add	w12, w9, #0x3
  4045ec:	mov	w11, #0x3d                  	// #61
  4045f0:	sub	w9, w11, w9
  4045f4:	lsl	x6, x6, x12
  4045f8:	lsr	x9, x5, x9
  4045fc:	orr	x6, x9, x6
  404600:	lsl	x5, x5, x12
  404604:	add	x7, x3, x7
  404608:	mov	x11, #0x3fef                	// #16367
  40460c:	mov	x9, #0x0                   	// #0
  404610:	add	x7, x7, x11
  404614:	b	40426c <ferror@plt+0x260c>
  404618:	orr	x4, x6, x2
  40461c:	cbz	x4, 4046a8 <ferror@plt+0x2a48>
  404620:	cbz	x6, 404850 <ferror@plt+0x2bf0>
  404624:	clz	x0, x6
  404628:	sub	x4, x0, #0xf
  40462c:	add	w7, w4, #0x3
  404630:	mov	w1, #0x3d                  	// #61
  404634:	sub	w4, w1, w4
  404638:	lsl	x6, x6, x7
  40463c:	lsr	x4, x2, x4
  404640:	orr	x4, x4, x6
  404644:	lsl	x2, x2, x7
  404648:	mov	x7, #0xffffffffffffc011    	// #-16367
  40464c:	mov	x1, #0x0                   	// #0
  404650:	sub	x7, x7, x0
  404654:	mov	x16, #0x0                   	// #0
  404658:	mov	w0, #0x0                   	// #0
  40465c:	b	40422c <ferror@plt+0x25cc>
  404660:	orr	x4, x6, x2
  404664:	cbnz	x4, 4046d4 <ferror@plt+0x2a74>
  404668:	mov	x2, #0x0                   	// #0
  40466c:	mov	x1, #0x8                   	// #8
  404670:	mov	x7, #0x7fff                	// #32767
  404674:	mov	x16, #0x2                   	// #2
  404678:	mov	w0, #0x0                   	// #0
  40467c:	b	40422c <ferror@plt+0x25cc>
  404680:	mov	x6, x4
  404684:	mov	x5, x2
  404688:	mov	x8, x14
  40468c:	mov	x9, x16
  404690:	b	4042a8 <ferror@plt+0x2648>
  404694:	orr	x1, x1, #0x2
  404698:	mov	x6, #0x0                   	// #0
  40469c:	mov	x5, #0x0                   	// #0
  4046a0:	mov	x9, #0x2                   	// #2
  4046a4:	b	40432c <ferror@plt+0x26cc>
  4046a8:	mov	x2, #0x0                   	// #0
  4046ac:	mov	x1, #0x4                   	// #4
  4046b0:	mov	x7, #0x0                   	// #0
  4046b4:	mov	x16, #0x1                   	// #1
  4046b8:	mov	w0, #0x0                   	// #0
  4046bc:	b	40422c <ferror@plt+0x25cc>
  4046c0:	orr	x1, x1, #0x1
  4046c4:	mov	x6, #0x0                   	// #0
  4046c8:	mov	x5, #0x0                   	// #0
  4046cc:	mov	x9, #0x1                   	// #1
  4046d0:	b	40426c <ferror@plt+0x260c>
  4046d4:	lsr	x0, x6, #47
  4046d8:	mov	x4, x6
  4046dc:	eor	w0, w0, #0x1
  4046e0:	mov	x1, #0xc                   	// #12
  4046e4:	mov	x7, #0x7fff                	// #32767
  4046e8:	mov	x16, #0x3                   	// #3
  4046ec:	b	40422c <ferror@plt+0x25cc>
  4046f0:	mov	w11, w8
  4046f4:	mov	w1, #0x0                   	// #0
  4046f8:	mov	x6, #0x0                   	// #0
  4046fc:	mov	x2, #0x0                   	// #0
  404700:	b	40437c <ferror@plt+0x271c>
  404704:	ccmp	x5, x2, #0x2, eq  // eq = none
  404708:	b.ls	4043b0 <ferror@plt+0x2750>  // b.plast
  40470c:	mov	x8, x2
  404710:	sub	x7, x7, #0x1
  404714:	mov	x3, x4
  404718:	mov	x2, #0x0                   	// #0
  40471c:	b	4043bc <ferror@plt+0x275c>
  404720:	and	x1, x10, #0xc00000
  404724:	orr	w0, w0, #0x10
  404728:	cmp	x1, #0x400, lsl #12
  40472c:	b.eq	404a80 <ferror@plt+0x2e20>  // b.none
  404730:	cmp	x1, #0x800, lsl #12
  404734:	b.eq	404994 <ferror@plt+0x2d34>  // b.none
  404738:	cbnz	x1, 4042e0 <ferror@plt+0x2680>
  40473c:	and	x1, x5, #0xf
  404740:	and	w11, w12, #0x1
  404744:	cmp	x1, #0x4
  404748:	b.eq	4042e4 <ferror@plt+0x2684>  // b.none
  40474c:	adds	x5, x5, #0x4
  404750:	cinc	x6, x6, cs  // cs = hs, nlast
  404754:	b	4042e4 <ferror@plt+0x2684>
  404758:	orr	x6, x4, #0x800000000000
  40475c:	mov	w11, w13
  404760:	and	x6, x6, #0xffffffffffff
  404764:	mov	w1, #0x7fff                	// #32767
  404768:	b	40437c <ferror@plt+0x271c>
  40476c:	mov	w1, #0x7fff                	// #32767
  404770:	mov	x6, #0x0                   	// #0
  404774:	mov	x2, #0x0                   	// #0
  404778:	b	40437c <ferror@plt+0x271c>
  40477c:	adds	x3, x2, x13
  404780:	sub	x6, x8, #0x1
  404784:	adc	x4, x4, x9
  404788:	cset	x18, cs  // cs = hs, nlast
  40478c:	mov	x2, x3
  404790:	cmp	x9, x4
  404794:	b.cs	404908 <ferror@plt+0x2ca8>  // b.hs, b.nlast
  404798:	cmp	x5, x4
  40479c:	b.ls	404930 <ferror@plt+0x2cd0>  // b.plast
  4047a0:	adds	x2, x13, x3
  4047a4:	sub	x6, x8, #0x2
  4047a8:	adc	x4, x4, x9
  4047ac:	b	404480 <ferror@plt+0x2820>
  4047b0:	mov	x1, #0x1                   	// #1
  4047b4:	sub	x1, x1, x3
  4047b8:	cmp	x1, #0x74
  4047bc:	and	w11, w12, #0x1
  4047c0:	b.le	4047dc <ferror@plt+0x2b7c>
  4047c4:	orr	x2, x5, x6
  4047c8:	cbnz	x2, 4049fc <ferror@plt+0x2d9c>
  4047cc:	orr	w0, w0, #0x8
  4047d0:	mov	w1, #0x0                   	// #0
  4047d4:	mov	x6, #0x0                   	// #0
  4047d8:	b	4048c0 <ferror@plt+0x2c60>
  4047dc:	cmp	x1, #0x3f
  4047e0:	b.le	40493c <ferror@plt+0x2cdc>
  4047e4:	mov	w2, #0x80                  	// #128
  4047e8:	sub	w2, w2, w1
  4047ec:	cmp	x1, #0x40
  4047f0:	sub	w1, w1, #0x40
  4047f4:	lsl	x2, x6, x2
  4047f8:	orr	x2, x5, x2
  4047fc:	csel	x5, x2, x5, ne  // ne = any
  404800:	lsr	x6, x6, x1
  404804:	cmp	x5, #0x0
  404808:	cset	x2, ne  // ne = any
  40480c:	orr	x2, x2, x6
  404810:	ands	x6, x2, #0x7
  404814:	b.eq	404970 <ferror@plt+0x2d10>  // b.none
  404818:	mov	x6, #0x0                   	// #0
  40481c:	and	x10, x10, #0xc00000
  404820:	orr	w0, w0, #0x10
  404824:	cmp	x10, #0x400, lsl #12
  404828:	b.eq	404abc <ferror@plt+0x2e5c>  // b.none
  40482c:	cmp	x10, #0x800, lsl #12
  404830:	b.eq	404ad0 <ferror@plt+0x2e70>  // b.none
  404834:	cbz	x10, 404a38 <ferror@plt+0x2dd8>
  404838:	tbnz	x6, #51, 404a50 <ferror@plt+0x2df0>
  40483c:	orr	w0, w0, #0x8
  404840:	extr	x2, x6, x2, #3
  404844:	mov	w1, #0x0                   	// #0
  404848:	ubfx	x6, x6, #3, #48
  40484c:	b	4048c0 <ferror@plt+0x2c60>
  404850:	clz	x7, x2
  404854:	add	x4, x7, #0x31
  404858:	add	x0, x7, #0x40
  40485c:	cmp	x4, #0x3c
  404860:	b.le	40462c <ferror@plt+0x29cc>
  404864:	sub	w4, w4, #0x3d
  404868:	lsl	x4, x2, x4
  40486c:	mov	x2, #0x0                   	// #0
  404870:	b	404648 <ferror@plt+0x29e8>
  404874:	clz	x3, x5
  404878:	add	x9, x3, #0x31
  40487c:	add	x3, x3, #0x40
  404880:	cmp	x9, #0x3c
  404884:	b.le	4045e8 <ferror@plt+0x2988>
  404888:	sub	w6, w9, #0x3d
  40488c:	lsl	x6, x5, x6
  404890:	mov	x5, #0x0                   	// #0
  404894:	b	404604 <ferror@plt+0x29a4>
  404898:	and	x2, x10, #0xc00000
  40489c:	cmp	x2, #0x400, lsl #12
  4048a0:	b.eq	404a64 <ferror@plt+0x2e04>  // b.none
  4048a4:	cmp	x2, #0x800, lsl #12
  4048a8:	b.eq	4049ac <ferror@plt+0x2d4c>  // b.none
  4048ac:	cbz	x2, 404988 <ferror@plt+0x2d28>
  4048b0:	mov	x6, #0xffffffffffff        	// #281474976710655
  4048b4:	mov	x2, #0xffffffffffffffff    	// #-1
  4048b8:	mov	w3, #0x14                  	// #20
  4048bc:	orr	w0, w0, w3
  4048c0:	mov	x5, #0x0                   	// #0
  4048c4:	orr	w1, w1, w11, lsl #15
  4048c8:	bfxil	x5, x6, #0, #48
  4048cc:	fmov	d0, x2
  4048d0:	bfi	x5, x1, #48, #16
  4048d4:	fmov	v0.d[1], x5
  4048d8:	b	40459c <ferror@plt+0x293c>
  4048dc:	orr	x6, x6, #0x800000000000
  4048e0:	mov	w11, w8
  4048e4:	and	x6, x6, #0xffffffffffff
  4048e8:	mov	x2, x5
  4048ec:	mov	w1, #0x7fff                	// #32767
  4048f0:	b	40437c <ferror@plt+0x271c>
  4048f4:	mov	w11, w8
  4048f8:	mov	w1, #0x7fff                	// #32767
  4048fc:	mov	x6, #0x0                   	// #0
  404900:	mov	x2, #0x0                   	// #0
  404904:	b	40437c <ferror@plt+0x271c>
  404908:	cmp	x18, #0x0
  40490c:	ccmp	x9, x4, #0x0, eq  // eq = none
  404910:	b.ne	404480 <ferror@plt+0x2820>  // b.any
  404914:	b	404798 <ferror@plt+0x2b38>
  404918:	cmp	x4, #0x0
  40491c:	cset	w2, ne  // ne = any
  404920:	cmp	w2, #0x0
  404924:	ccmp	x1, x16, #0x0, ne  // ne = any
  404928:	b.ne	404568 <ferror@plt+0x2908>  // b.any
  40492c:	b	40453c <ferror@plt+0x28dc>
  404930:	ccmp	x1, x3, #0x0, eq  // eq = none
  404934:	b.ls	404480 <ferror@plt+0x2820>  // b.plast
  404938:	b	4047a0 <ferror@plt+0x2b40>
  40493c:	mov	w2, #0x40                  	// #64
  404940:	sub	w2, w2, w1
  404944:	lsr	x4, x5, x1
  404948:	lsl	x5, x5, x2
  40494c:	cmp	x5, #0x0
  404950:	cset	x3, ne  // ne = any
  404954:	lsl	x2, x6, x2
  404958:	orr	x2, x2, x4
  40495c:	lsr	x6, x6, x1
  404960:	orr	x2, x2, x3
  404964:	tst	x2, #0x7
  404968:	b.ne	40481c <ferror@plt+0x2bbc>  // b.any
  40496c:	tbnz	x6, #51, 404adc <ferror@plt+0x2e7c>
  404970:	mov	w1, #0x0                   	// #0
  404974:	extr	x2, x6, x2, #3
  404978:	ubfx	x6, x6, #3, #48
  40497c:	tbz	w10, #11, 40437c <ferror@plt+0x271c>
  404980:	orr	w0, w0, #0x8
  404984:	b	4048c0 <ferror@plt+0x2c60>
  404988:	mov	w1, #0x7fff                	// #32767
  40498c:	mov	x6, #0x0                   	// #0
  404990:	b	4048b8 <ferror@plt+0x2c58>
  404994:	mov	w11, #0x0                   	// #0
  404998:	cbz	x12, 4042e4 <ferror@plt+0x2684>
  40499c:	adds	x5, x5, #0x8
  4049a0:	mov	w11, #0x1                   	// #1
  4049a4:	cinc	x6, x6, cs  // cs = hs, nlast
  4049a8:	b	4042e4 <ferror@plt+0x2684>
  4049ac:	cmp	x12, #0x0
  4049b0:	mov	w2, #0x7fff                	// #32767
  4049b4:	mov	x6, #0xffffffffffff        	// #281474976710655
  4049b8:	csel	w1, w1, w2, eq  // eq = none
  4049bc:	csel	x6, x6, xzr, eq  // eq = none
  4049c0:	csetm	x2, eq  // eq = none
  4049c4:	b	4048b8 <ferror@plt+0x2c58>
  4049c8:	sub	x1, x1, #0x2
  4049cc:	add	x4, x4, x9
  4049d0:	b	404424 <ferror@plt+0x27c4>
  4049d4:	sub	x5, x5, #0x2
  4049d8:	add	x3, x3, x9
  4049dc:	b	4043f4 <ferror@plt+0x2794>
  4049e0:	cmp	x3, #0x0
  4049e4:	mov	x5, #0xffffffffffffffff    	// #-1
  4049e8:	b.gt	404720 <ferror@plt+0x2ac0>
  4049ec:	mov	x1, #0x1                   	// #1
  4049f0:	sub	x1, x1, x3
  4049f4:	cmp	x1, #0x74
  4049f8:	b.le	4047dc <ferror@plt+0x2b7c>
  4049fc:	and	x10, x10, #0xc00000
  404a00:	orr	w0, w0, #0x10
  404a04:	cmp	x10, #0x400, lsl #12
  404a08:	b.eq	404ab0 <ferror@plt+0x2e50>  // b.none
  404a0c:	cmp	x10, #0x800, lsl #12
  404a10:	csel	x2, x12, xzr, eq  // eq = none
  404a14:	b	4047cc <ferror@plt+0x2b6c>
  404a18:	lsl	x8, x13, #1
  404a1c:	sub	x5, x5, #0x2
  404a20:	cmp	x13, x8
  404a24:	cinc	x1, x9, hi  // hi = pmore
  404a28:	cmp	x4, x8
  404a2c:	add	x1, x2, x1
  404a30:	cset	w2, ne  // ne = any
  404a34:	b	404568 <ferror@plt+0x2908>
  404a38:	and	x1, x2, #0xf
  404a3c:	cmp	x1, #0x4
  404a40:	b.eq	404a4c <ferror@plt+0x2dec>  // b.none
  404a44:	adds	x2, x2, #0x4
  404a48:	cinc	x6, x6, cs  // cs = hs, nlast
  404a4c:	tbz	x6, #51, 40483c <ferror@plt+0x2bdc>
  404a50:	orr	w0, w0, #0x8
  404a54:	mov	w1, #0x1                   	// #1
  404a58:	mov	x6, #0x0                   	// #0
  404a5c:	mov	x2, #0x0                   	// #0
  404a60:	b	4048c0 <ferror@plt+0x2c60>
  404a64:	cmp	x12, #0x0
  404a68:	mov	w2, #0x7fff                	// #32767
  404a6c:	mov	x6, #0xffffffffffff        	// #281474976710655
  404a70:	csel	w1, w1, w2, ne  // ne = any
  404a74:	csel	x6, x6, xzr, ne  // ne = any
  404a78:	csetm	x2, ne  // ne = any
  404a7c:	b	4048b8 <ferror@plt+0x2c58>
  404a80:	mov	w11, #0x1                   	// #1
  404a84:	cbnz	x12, 4042e4 <ferror@plt+0x2684>
  404a88:	adds	x5, x5, #0x8
  404a8c:	mov	w11, #0x0                   	// #0
  404a90:	cinc	x6, x6, cs  // cs = hs, nlast
  404a94:	b	4042e4 <ferror@plt+0x2684>
  404a98:	sub	x5, x5, #0x2
  404a9c:	add	x1, x1, x9
  404aa0:	b	4044c4 <ferror@plt+0x2864>
  404aa4:	sub	x2, x2, #0x2
  404aa8:	add	x1, x1, x9
  404aac:	b	4044f4 <ferror@plt+0x2894>
  404ab0:	mov	x2, #0x1                   	// #1
  404ab4:	sub	x2, x2, x12
  404ab8:	b	4047cc <ferror@plt+0x2b6c>
  404abc:	cbnz	x12, 404a4c <ferror@plt+0x2dec>
  404ac0:	adds	x2, x2, #0x8
  404ac4:	cinc	x6, x6, cs  // cs = hs, nlast
  404ac8:	tbnz	x6, #51, 404a50 <ferror@plt+0x2df0>
  404acc:	b	40483c <ferror@plt+0x2bdc>
  404ad0:	cbnz	x12, 404ac0 <ferror@plt+0x2e60>
  404ad4:	tbnz	x6, #51, 404a50 <ferror@plt+0x2df0>
  404ad8:	b	40483c <ferror@plt+0x2bdc>
  404adc:	orr	w0, w0, #0x10
  404ae0:	b	404a50 <ferror@plt+0x2df0>
  404ae4:	nop
  404ae8:	stp	x29, x30, [sp, #-80]!
  404aec:	mov	x29, sp
  404af0:	str	q0, [sp, #48]
  404af4:	str	q1, [sp, #64]
  404af8:	ldp	x1, x0, [sp, #48]
  404afc:	ldp	x6, x2, [sp, #64]
  404b00:	mrs	x11, fpcr
  404b04:	lsr	x3, x0, #63
  404b08:	ubfx	x7, x0, #0, #48
  404b0c:	and	w12, w3, #0xff
  404b10:	mov	x14, x3
  404b14:	ubfx	x3, x0, #48, #15
  404b18:	cbz	w3, 404ec0 <ferror@plt+0x3260>
  404b1c:	mov	w4, #0x7fff                	// #32767
  404b20:	cmp	w3, w4
  404b24:	b.eq	404f64 <ferror@plt+0x3304>  // b.none
  404b28:	and	x3, x3, #0xffff
  404b2c:	extr	x4, x7, x1, #61
  404b30:	mov	x18, #0xffffffffffffc001    	// #-16383
  404b34:	orr	x7, x4, #0x8000000000000
  404b38:	add	x3, x3, x18
  404b3c:	lsl	x5, x1, #3
  404b40:	mov	x16, #0x0                   	// #0
  404b44:	mov	x1, #0x0                   	// #0
  404b48:	mov	w0, #0x0                   	// #0
  404b4c:	lsr	x8, x2, #63
  404b50:	ubfx	x4, x2, #0, #48
  404b54:	and	w15, w8, #0xff
  404b58:	mov	x13, x8
  404b5c:	ubfx	x9, x2, #48, #15
  404b60:	cbz	w9, 404f20 <ferror@plt+0x32c0>
  404b64:	mov	w8, #0x7fff                	// #32767
  404b68:	cmp	w9, w8
  404b6c:	b.eq	404bf0 <ferror@plt+0x2f90>  // b.none
  404b70:	and	x9, x9, #0xffff
  404b74:	mov	x17, #0xffffffffffffc001    	// #-16383
  404b78:	add	x9, x9, x17
  404b7c:	extr	x2, x4, x6, #61
  404b80:	add	x9, x9, x3
  404b84:	lsl	x6, x6, #3
  404b88:	orr	x4, x2, #0x8000000000000
  404b8c:	mov	x2, #0x0                   	// #0
  404b90:	eor	w8, w12, w15
  404b94:	cmp	x1, #0xa
  404b98:	and	w10, w8, #0xff
  404b9c:	add	x3, x9, #0x1
  404ba0:	and	x8, x8, #0xff
  404ba4:	b.le	404c28 <ferror@plt+0x2fc8>
  404ba8:	cmp	x1, #0xb
  404bac:	b.eq	4052c0 <ferror@plt+0x3660>  // b.none
  404bb0:	mov	w15, w12
  404bb4:	mov	x13, x14
  404bb8:	mov	w10, w15
  404bbc:	cmp	x16, #0x2
  404bc0:	b.eq	404f84 <ferror@plt+0x3324>  // b.none
  404bc4:	mov	x4, x7
  404bc8:	mov	x6, x5
  404bcc:	mov	x2, x16
  404bd0:	mov	x8, x13
  404bd4:	cmp	x2, #0x3
  404bd8:	b.ne	404c44 <ferror@plt+0x2fe4>  // b.any
  404bdc:	orr	x4, x4, #0x800000000000
  404be0:	mov	x5, x6
  404be4:	and	x4, x4, #0xffffffffffff
  404be8:	mov	w1, #0x7fff                	// #32767
  404bec:	b	404c58 <ferror@plt+0x2ff8>
  404bf0:	mov	x8, #0x7fff                	// #32767
  404bf4:	orr	x2, x4, x6
  404bf8:	add	x9, x3, x8
  404bfc:	cbnz	x2, 404c7c <ferror@plt+0x301c>
  404c00:	eor	w8, w12, w15
  404c04:	orr	x1, x1, #0x2
  404c08:	and	w10, w8, #0xff
  404c0c:	cmp	x1, #0xa
  404c10:	add	x3, x3, #0x8, lsl #12
  404c14:	and	x8, x8, #0xff
  404c18:	mov	x6, #0x0                   	// #0
  404c1c:	b.gt	405234 <ferror@plt+0x35d4>
  404c20:	mov	x4, #0x0                   	// #0
  404c24:	mov	x2, #0x2                   	// #2
  404c28:	cmp	x1, #0x2
  404c2c:	b.gt	404ca4 <ferror@plt+0x3044>
  404c30:	sub	x1, x1, #0x1
  404c34:	cmp	x1, #0x1
  404c38:	b.hi	404ce0 <ferror@plt+0x3080>  // b.pmore
  404c3c:	cmp	x2, #0x2
  404c40:	b.eq	404f84 <ferror@plt+0x3324>  // b.none
  404c44:	cmp	x2, #0x1
  404c48:	b.ne	404e40 <ferror@plt+0x31e0>  // b.any
  404c4c:	mov	w1, #0x0                   	// #0
  404c50:	mov	x4, #0x0                   	// #0
  404c54:	mov	x5, #0x0                   	// #0
  404c58:	mov	x3, #0x0                   	// #0
  404c5c:	orr	w1, w1, w10, lsl #15
  404c60:	bfxil	x3, x4, #0, #48
  404c64:	fmov	d0, x5
  404c68:	bfi	x3, x1, #48, #16
  404c6c:	fmov	v0.d[1], x3
  404c70:	cbnz	w0, 4050b0 <ferror@plt+0x3450>
  404c74:	ldp	x29, x30, [sp], #80
  404c78:	ret
  404c7c:	tst	x4, #0x800000000000
  404c80:	eor	w8, w12, w15
  404c84:	orr	x1, x1, #0x3
  404c88:	csinc	w0, w0, wzr, ne  // ne = any
  404c8c:	and	w10, w8, #0xff
  404c90:	add	x3, x3, #0x8, lsl #12
  404c94:	cmp	x1, #0xa
  404c98:	and	x8, x8, #0xff
  404c9c:	mov	x2, #0x3                   	// #3
  404ca0:	b.gt	4052b4 <ferror@plt+0x3654>
  404ca4:	mov	x12, #0x1                   	// #1
  404ca8:	mov	x14, #0x530                 	// #1328
  404cac:	lsl	x1, x12, x1
  404cb0:	tst	x1, x14
  404cb4:	b.ne	404eb4 <ferror@plt+0x3254>  // b.any
  404cb8:	mov	x14, #0x240                 	// #576
  404cbc:	tst	x1, x14
  404cc0:	b.ne	404e9c <ferror@plt+0x323c>  // b.any
  404cc4:	mov	x12, #0x88                  	// #136
  404cc8:	tst	x1, x12
  404ccc:	b.eq	404ce0 <ferror@plt+0x3080>  // b.none
  404cd0:	mov	x7, x4
  404cd4:	mov	x5, x6
  404cd8:	mov	x16, x2
  404cdc:	b	404bb8 <ferror@plt+0x2f58>
  404ce0:	lsr	x13, x5, #32
  404ce4:	and	x12, x6, #0xffffffff
  404ce8:	and	x15, x5, #0xffffffff
  404cec:	lsr	x6, x6, #32
  404cf0:	and	x18, x4, #0xffffffff
  404cf4:	lsr	x2, x4, #32
  404cf8:	mul	x4, x13, x12
  404cfc:	stp	x21, x22, [sp, #32]
  404d00:	lsr	x22, x7, #32
  404d04:	and	x5, x7, #0xffffffff
  404d08:	mul	x16, x12, x15
  404d0c:	madd	x7, x6, x15, x4
  404d10:	stp	x19, x20, [sp, #16]
  404d14:	mul	x1, x13, x18
  404d18:	mul	x17, x15, x18
  404d1c:	and	x30, x16, #0xffffffff
  404d20:	madd	x15, x2, x15, x1
  404d24:	add	x16, x7, x16, lsr #32
  404d28:	mul	x21, x22, x12
  404d2c:	cmp	x4, x16
  404d30:	mul	x20, x22, x18
  404d34:	mov	x14, #0x100000000           	// #4294967296
  404d38:	mul	x19, x13, x6
  404d3c:	add	x15, x15, x17, lsr #32
  404d40:	mul	x12, x12, x5
  404d44:	and	x17, x17, #0xffffffff
  404d48:	mul	x18, x5, x18
  404d4c:	add	x4, x19, x14
  404d50:	madd	x7, x6, x5, x21
  404d54:	csel	x19, x4, x19, hi  // hi = pmore
  404d58:	madd	x5, x2, x5, x20
  404d5c:	cmp	x1, x15
  404d60:	mul	x13, x13, x2
  404d64:	add	x17, x17, x15, lsl #32
  404d68:	mul	x6, x6, x22
  404d6c:	add	x7, x7, x12, lsr #32
  404d70:	add	x5, x5, x18, lsr #32
  404d74:	add	x4, x13, x14
  404d78:	mul	x2, x2, x22
  404d7c:	csel	x13, x4, x13, hi  // hi = pmore
  404d80:	and	x1, x18, #0xffffffff
  404d84:	cmp	x21, x7
  404d88:	add	x4, x6, x14
  404d8c:	add	x30, x30, x16, lsl #32
  404d90:	csel	x6, x4, x6, hi  // hi = pmore
  404d94:	add	x13, x13, x15, lsr #32
  404d98:	cmp	x20, x5
  404d9c:	add	x1, x1, x5, lsl #32
  404da0:	add	x16, x17, x16, lsr #32
  404da4:	add	x14, x2, x14
  404da8:	csel	x2, x14, x2, hi  // hi = pmore
  404dac:	add	x16, x19, x16
  404db0:	adds	x1, x1, x13
  404db4:	and	x12, x12, #0xffffffff
  404db8:	cset	x13, cs  // cs = hs, nlast
  404dbc:	cmp	x16, x17
  404dc0:	cset	x4, cc  // cc = lo, ul, last
  404dc4:	add	x12, x12, x7, lsl #32
  404dc8:	adds	x1, x1, x4
  404dcc:	lsr	x5, x5, #32
  404dd0:	cset	x4, cs  // cs = hs, nlast
  404dd4:	cmp	x13, #0x0
  404dd8:	ccmp	x4, #0x0, #0x0, eq  // eq = none
  404ddc:	add	x7, x6, x7, lsr #32
  404de0:	cinc	x5, x5, ne  // ne = any
  404de4:	adds	x6, x16, x12
  404de8:	cset	x4, cs  // cs = hs, nlast
  404dec:	adds	x1, x1, x7
  404df0:	cset	x7, cs  // cs = hs, nlast
  404df4:	adds	x4, x1, x4
  404df8:	cset	x1, cs  // cs = hs, nlast
  404dfc:	cmp	x7, #0x0
  404e00:	orr	x30, x30, x6, lsl #13
  404e04:	ccmp	x1, #0x0, #0x0, eq  // eq = none
  404e08:	cinc	x1, x2, ne  // ne = any
  404e0c:	cmp	x30, #0x0
  404e10:	add	x1, x1, x5
  404e14:	cset	x2, ne  // ne = any
  404e18:	orr	x6, x2, x6, lsr #51
  404e1c:	orr	x6, x6, x4, lsl #13
  404e20:	extr	x4, x1, x4, #51
  404e24:	tbz	x1, #39, 405138 <ferror@plt+0x34d8>
  404e28:	ldp	x19, x20, [sp, #16]
  404e2c:	and	x1, x6, #0x1
  404e30:	ldp	x21, x22, [sp, #32]
  404e34:	orr	x6, x1, x6, lsr #1
  404e38:	orr	x6, x6, x4, lsl #63
  404e3c:	lsr	x4, x4, #1
  404e40:	mov	x1, #0x3fff                	// #16383
  404e44:	add	x2, x3, x1
  404e48:	cmp	x2, #0x0
  404e4c:	b.le	404fe4 <ferror@plt+0x3384>
  404e50:	tst	x6, #0x7
  404e54:	b.eq	404e74 <ferror@plt+0x3214>  // b.none
  404e58:	and	x1, x11, #0xc00000
  404e5c:	orr	w0, w0, #0x10
  404e60:	cmp	x1, #0x400, lsl #12
  404e64:	b.eq	40522c <ferror@plt+0x35cc>  // b.none
  404e68:	cmp	x1, #0x800, lsl #12
  404e6c:	b.eq	4051d4 <ferror@plt+0x3574>  // b.none
  404e70:	cbz	x1, 4051bc <ferror@plt+0x355c>
  404e74:	tbz	x4, #52, 404e80 <ferror@plt+0x3220>
  404e78:	and	x4, x4, #0xffefffffffffffff
  404e7c:	add	x2, x3, #0x4, lsl #12
  404e80:	mov	x1, #0x7ffe                	// #32766
  404e84:	cmp	x2, x1
  404e88:	b.gt	40510c <ferror@plt+0x34ac>
  404e8c:	and	w1, w2, #0x7fff
  404e90:	extr	x5, x4, x6, #3
  404e94:	ubfx	x4, x4, #3, #48
  404e98:	b	404c58 <ferror@plt+0x2ff8>
  404e9c:	mov	w0, w12
  404ea0:	mov	w10, #0x0                   	// #0
  404ea4:	mov	x4, #0xffffffffffff        	// #281474976710655
  404ea8:	mov	x5, #0xffffffffffffffff    	// #-1
  404eac:	mov	w1, #0x7fff                	// #32767
  404eb0:	b	404c58 <ferror@plt+0x2ff8>
  404eb4:	mov	w15, w10
  404eb8:	mov	x13, x8
  404ebc:	b	404bb8 <ferror@plt+0x2f58>
  404ec0:	orr	x5, x7, x1
  404ec4:	cbz	x5, 404fcc <ferror@plt+0x336c>
  404ec8:	cbz	x7, 4050e8 <ferror@plt+0x3488>
  404ecc:	clz	x0, x7
  404ed0:	sub	x4, x0, #0xf
  404ed4:	add	w5, w4, #0x3
  404ed8:	mov	w3, #0x3d                  	// #61
  404edc:	sub	w3, w3, w4
  404ee0:	lsl	x4, x7, x5
  404ee4:	lsr	x3, x1, x3
  404ee8:	orr	x7, x3, x4
  404eec:	lsl	x5, x1, x5
  404ef0:	lsr	x8, x2, #63
  404ef4:	mov	x3, #0xffffffffffffc011    	// #-16367
  404ef8:	ubfx	x4, x2, #0, #48
  404efc:	sub	x3, x3, x0
  404f00:	and	w15, w8, #0xff
  404f04:	mov	x13, x8
  404f08:	ubfx	x9, x2, #48, #15
  404f0c:	mov	x1, #0x0                   	// #0
  404f10:	mov	x16, #0x0                   	// #0
  404f14:	mov	w0, #0x0                   	// #0
  404f18:	cbnz	w9, 404b64 <ferror@plt+0x2f04>
  404f1c:	nop
  404f20:	orr	x2, x4, x6
  404f24:	cbz	x2, 404f94 <ferror@plt+0x3334>
  404f28:	cbz	x4, 4050c4 <ferror@plt+0x3464>
  404f2c:	clz	x9, x4
  404f30:	sub	x2, x9, #0xf
  404f34:	add	w10, w2, #0x3
  404f38:	mov	w8, #0x3d                  	// #61
  404f3c:	sub	w8, w8, w2
  404f40:	lsl	x2, x4, x10
  404f44:	lsr	x8, x6, x8
  404f48:	orr	x4, x8, x2
  404f4c:	lsl	x6, x6, x10
  404f50:	sub	x9, x3, x9
  404f54:	mov	x10, #0xffffffffffffc011    	// #-16367
  404f58:	mov	x2, #0x0                   	// #0
  404f5c:	add	x9, x9, x10
  404f60:	b	404b90 <ferror@plt+0x2f30>
  404f64:	orr	x5, x7, x1
  404f68:	cbnz	x5, 404fac <ferror@plt+0x334c>
  404f6c:	mov	x7, #0x0                   	// #0
  404f70:	mov	x1, #0x8                   	// #8
  404f74:	mov	x3, #0x7fff                	// #32767
  404f78:	mov	x16, #0x2                   	// #2
  404f7c:	mov	w0, #0x0                   	// #0
  404f80:	b	404b4c <ferror@plt+0x2eec>
  404f84:	mov	w1, #0x7fff                	// #32767
  404f88:	mov	x4, #0x0                   	// #0
  404f8c:	mov	x5, #0x0                   	// #0
  404f90:	b	404c58 <ferror@plt+0x2ff8>
  404f94:	orr	x1, x1, #0x1
  404f98:	mov	x9, x3
  404f9c:	mov	x4, #0x0                   	// #0
  404fa0:	mov	x6, #0x0                   	// #0
  404fa4:	mov	x2, #0x1                   	// #1
  404fa8:	b	404b90 <ferror@plt+0x2f30>
  404fac:	lsr	x0, x7, #47
  404fb0:	mov	x5, x1
  404fb4:	eor	x0, x0, #0x1
  404fb8:	mov	x1, #0xc                   	// #12
  404fbc:	and	w0, w0, #0x1
  404fc0:	mov	x3, #0x7fff                	// #32767
  404fc4:	mov	x16, #0x3                   	// #3
  404fc8:	b	404b4c <ferror@plt+0x2eec>
  404fcc:	mov	x7, #0x0                   	// #0
  404fd0:	mov	x1, #0x4                   	// #4
  404fd4:	mov	x3, #0x0                   	// #0
  404fd8:	mov	x16, #0x1                   	// #1
  404fdc:	mov	w0, #0x0                   	// #0
  404fe0:	b	404b4c <ferror@plt+0x2eec>
  404fe4:	mov	x1, #0x1                   	// #1
  404fe8:	sub	x2, x1, x2
  404fec:	cmp	x2, #0x74
  404ff0:	b.gt	405068 <ferror@plt+0x3408>
  404ff4:	cmp	x2, #0x3f
  404ff8:	b.le	405148 <ferror@plt+0x34e8>
  404ffc:	mov	w1, #0x80                  	// #128
  405000:	sub	w1, w1, w2
  405004:	cmp	x2, #0x40
  405008:	sub	w2, w2, #0x40
  40500c:	lsl	x1, x4, x1
  405010:	orr	x1, x6, x1
  405014:	csel	x6, x1, x6, ne  // ne = any
  405018:	lsr	x2, x4, x2
  40501c:	cmp	x6, #0x0
  405020:	cset	x5, ne  // ne = any
  405024:	orr	x5, x5, x2
  405028:	ands	x2, x5, #0x7
  40502c:	b.eq	40517c <ferror@plt+0x351c>  // b.none
  405030:	mov	x2, #0x0                   	// #0
  405034:	and	x11, x11, #0xc00000
  405038:	orr	w0, w0, #0x10
  40503c:	cmp	x11, #0x400, lsl #12
  405040:	b.eq	40528c <ferror@plt+0x362c>  // b.none
  405044:	cmp	x11, #0x800, lsl #12
  405048:	b.eq	4052a0 <ferror@plt+0x3640>  // b.none
  40504c:	cbz	x11, 4051e4 <ferror@plt+0x3584>
  405050:	tbnz	x2, #51, 4051fc <ferror@plt+0x359c>
  405054:	ubfx	x4, x2, #3, #48
  405058:	extr	x5, x2, x5, #3
  40505c:	orr	w0, w0, #0x8
  405060:	mov	w1, #0x0                   	// #0
  405064:	b	405098 <ferror@plt+0x3438>
  405068:	orr	x5, x6, x4
  40506c:	cbz	x5, 40508c <ferror@plt+0x342c>
  405070:	and	x11, x11, #0xc00000
  405074:	orr	w0, w0, #0x10
  405078:	cmp	x11, #0x400, lsl #12
  40507c:	sub	x5, x1, x8
  405080:	b.eq	40508c <ferror@plt+0x342c>  // b.none
  405084:	cmp	x11, #0x800, lsl #12
  405088:	csel	x5, x8, xzr, eq  // eq = none
  40508c:	orr	w0, w0, #0x8
  405090:	mov	w1, #0x0                   	// #0
  405094:	mov	x4, #0x0                   	// #0
  405098:	mov	x3, #0x0                   	// #0
  40509c:	fmov	d0, x5
  4050a0:	bfxil	x3, x4, #0, #48
  4050a4:	bfi	x3, x1, #48, #15
  4050a8:	bfi	x3, x10, #63, #1
  4050ac:	fmov	v0.d[1], x3
  4050b0:	str	q0, [sp, #48]
  4050b4:	bl	406140 <ferror@plt+0x44e0>
  4050b8:	ldr	q0, [sp, #48]
  4050bc:	ldp	x29, x30, [sp], #80
  4050c0:	ret
  4050c4:	clz	x9, x6
  4050c8:	add	x2, x9, #0x31
  4050cc:	add	x9, x9, #0x40
  4050d0:	cmp	x2, #0x3c
  4050d4:	b.le	404f34 <ferror@plt+0x32d4>
  4050d8:	sub	w2, w2, #0x3d
  4050dc:	lsl	x4, x6, x2
  4050e0:	mov	x6, #0x0                   	// #0
  4050e4:	b	404f50 <ferror@plt+0x32f0>
  4050e8:	clz	x3, x1
  4050ec:	add	x4, x3, #0x31
  4050f0:	add	x0, x3, #0x40
  4050f4:	cmp	x4, #0x3c
  4050f8:	b.le	404ed4 <ferror@plt+0x3274>
  4050fc:	sub	w4, w4, #0x3d
  405100:	mov	x5, #0x0                   	// #0
  405104:	lsl	x7, x1, x4
  405108:	b	404ef0 <ferror@plt+0x3290>
  40510c:	and	x5, x11, #0xc00000
  405110:	cmp	x5, #0x400, lsl #12
  405114:	b.eq	405210 <ferror@plt+0x35b0>  // b.none
  405118:	cmp	x5, #0x800, lsl #12
  40511c:	b.eq	4051a0 <ferror@plt+0x3540>  // b.none
  405120:	cbz	x5, 405194 <ferror@plt+0x3534>
  405124:	mov	x4, #0xffffffffffff        	// #281474976710655
  405128:	mov	x5, #0xffffffffffffffff    	// #-1
  40512c:	mov	w2, #0x14                  	// #20
  405130:	orr	w0, w0, w2
  405134:	b	405098 <ferror@plt+0x3438>
  405138:	mov	x3, x9
  40513c:	ldp	x19, x20, [sp, #16]
  405140:	ldp	x21, x22, [sp, #32]
  405144:	b	404e40 <ferror@plt+0x31e0>
  405148:	mov	w1, #0x40                  	// #64
  40514c:	sub	w1, w1, w2
  405150:	lsr	x3, x6, x2
  405154:	lsl	x6, x6, x1
  405158:	cmp	x6, #0x0
  40515c:	lsl	x5, x4, x1
  405160:	cset	x1, ne  // ne = any
  405164:	orr	x5, x5, x3
  405168:	lsr	x2, x4, x2
  40516c:	orr	x5, x5, x1
  405170:	tst	x5, #0x7
  405174:	b.ne	405034 <ferror@plt+0x33d4>  // b.any
  405178:	tbnz	x2, #51, 4052ac <ferror@plt+0x364c>
  40517c:	ubfx	x4, x2, #3, #48
  405180:	extr	x5, x2, x5, #3
  405184:	mov	w1, #0x0                   	// #0
  405188:	tbz	w11, #11, 404c58 <ferror@plt+0x2ff8>
  40518c:	orr	w0, w0, #0x8
  405190:	b	405098 <ferror@plt+0x3438>
  405194:	mov	w1, #0x7fff                	// #32767
  405198:	mov	x4, #0x0                   	// #0
  40519c:	b	40512c <ferror@plt+0x34cc>
  4051a0:	cmp	x8, #0x0
  4051a4:	mov	w2, #0x7fff                	// #32767
  4051a8:	mov	x4, #0xffffffffffff        	// #281474976710655
  4051ac:	csel	w1, w1, w2, eq  // eq = none
  4051b0:	csel	x4, x4, xzr, eq  // eq = none
  4051b4:	csetm	x5, eq  // eq = none
  4051b8:	b	40512c <ferror@plt+0x34cc>
  4051bc:	and	x1, x6, #0xf
  4051c0:	cmp	x1, #0x4
  4051c4:	b.eq	404e74 <ferror@plt+0x3214>  // b.none
  4051c8:	adds	x6, x6, #0x4
  4051cc:	cinc	x4, x4, cs  // cs = hs, nlast
  4051d0:	b	404e74 <ferror@plt+0x3214>
  4051d4:	cbz	x8, 404e74 <ferror@plt+0x3214>
  4051d8:	adds	x6, x6, #0x8
  4051dc:	cinc	x4, x4, cs  // cs = hs, nlast
  4051e0:	b	404e74 <ferror@plt+0x3214>
  4051e4:	and	x1, x5, #0xf
  4051e8:	cmp	x1, #0x4
  4051ec:	b.eq	4051f8 <ferror@plt+0x3598>  // b.none
  4051f0:	adds	x5, x5, #0x4
  4051f4:	cinc	x2, x2, cs  // cs = hs, nlast
  4051f8:	tbz	x2, #51, 405054 <ferror@plt+0x33f4>
  4051fc:	orr	w0, w0, #0x8
  405200:	mov	w1, #0x1                   	// #1
  405204:	mov	x4, #0x0                   	// #0
  405208:	mov	x5, #0x0                   	// #0
  40520c:	b	405098 <ferror@plt+0x3438>
  405210:	cmp	x8, #0x0
  405214:	mov	w2, #0x7fff                	// #32767
  405218:	mov	x4, #0xffffffffffff        	// #281474976710655
  40521c:	csel	w1, w1, w2, ne  // ne = any
  405220:	csel	x4, x4, xzr, ne  // ne = any
  405224:	csetm	x5, ne  // ne = any
  405228:	b	40512c <ferror@plt+0x34cc>
  40522c:	cbnz	x8, 404e74 <ferror@plt+0x3214>
  405230:	b	4051d8 <ferror@plt+0x3578>
  405234:	mov	x4, #0x2                   	// #2
  405238:	cmp	x1, #0xf
  40523c:	b.ne	405260 <ferror@plt+0x3600>  // b.any
  405240:	tbz	x7, #47, 405278 <ferror@plt+0x3618>
  405244:	tbnz	x2, #47, 405278 <ferror@plt+0x3618>
  405248:	orr	x4, x2, #0x800000000000
  40524c:	mov	w10, w15
  405250:	and	x4, x4, #0xffffffffffff
  405254:	mov	x5, x6
  405258:	mov	w1, #0x7fff                	// #32767
  40525c:	b	404c58 <ferror@plt+0x2ff8>
  405260:	cmp	x1, #0xb
  405264:	b.ne	404bb0 <ferror@plt+0x2f50>  // b.any
  405268:	mov	x7, x2
  40526c:	mov	x5, x6
  405270:	mov	x16, x4
  405274:	b	404bb8 <ferror@plt+0x2f58>
  405278:	orr	x4, x7, #0x800000000000
  40527c:	mov	w10, w12
  405280:	and	x4, x4, #0xffffffffffff
  405284:	mov	w1, #0x7fff                	// #32767
  405288:	b	404c58 <ferror@plt+0x2ff8>
  40528c:	cbnz	x8, 4051f8 <ferror@plt+0x3598>
  405290:	adds	x5, x5, #0x8
  405294:	cinc	x2, x2, cs  // cs = hs, nlast
  405298:	tbnz	x2, #51, 4051fc <ferror@plt+0x359c>
  40529c:	b	405054 <ferror@plt+0x33f4>
  4052a0:	cbnz	x8, 405290 <ferror@plt+0x3630>
  4052a4:	tbnz	x2, #51, 4051fc <ferror@plt+0x359c>
  4052a8:	b	405054 <ferror@plt+0x33f4>
  4052ac:	orr	w0, w0, #0x10
  4052b0:	b	4051fc <ferror@plt+0x359c>
  4052b4:	mov	x2, x4
  4052b8:	mov	x4, #0x3                   	// #3
  4052bc:	b	405238 <ferror@plt+0x35d8>
  4052c0:	mov	w10, w15
  4052c4:	mov	x8, x13
  4052c8:	b	404bd4 <ferror@plt+0x2f74>
  4052cc:	nop
  4052d0:	stp	x29, x30, [sp, #-48]!
  4052d4:	mov	x29, sp
  4052d8:	str	q0, [sp, #16]
  4052dc:	str	q1, [sp, #32]
  4052e0:	ldp	x5, x1, [sp, #16]
  4052e4:	ldp	x0, x2, [sp, #32]
  4052e8:	mrs	x12, fpcr
  4052ec:	mov	x9, x0
  4052f0:	ubfx	x0, x2, #48, #15
  4052f4:	lsr	x6, x1, #63
  4052f8:	ubfx	x7, x1, #48, #15
  4052fc:	ubfiz	x3, x1, #3, #48
  405300:	mov	x13, x0
  405304:	lsr	x4, x2, #63
  405308:	ubfiz	x2, x2, #3, #48
  40530c:	mov	x11, x6
  405310:	and	w8, w6, #0xff
  405314:	mov	x14, x6
  405318:	sub	w0, w7, w0
  40531c:	mov	x1, x7
  405320:	orr	x3, x3, x5, lsr #61
  405324:	mov	x7, #0x7fff                	// #32767
  405328:	and	w4, w4, #0xff
  40532c:	cmp	x13, x7
  405330:	orr	x2, x2, x9, lsr #61
  405334:	lsl	x6, x5, #3
  405338:	lsl	x10, x9, #3
  40533c:	b.eq	4054ac <ferror@plt+0x384c>  // b.none
  405340:	eor	w4, w4, #0x1
  405344:	and	x4, x4, #0xff
  405348:	cmp	x11, x4
  40534c:	b.eq	405544 <ferror@plt+0x38e4>  // b.none
  405350:	cmp	w0, #0x0
  405354:	b.le	4054c8 <ferror@plt+0x3868>
  405358:	cbnz	x13, 405634 <ferror@plt+0x39d4>
  40535c:	orr	x4, x2, x10
  405360:	cbz	x4, 405814 <ferror@plt+0x3bb4>
  405364:	subs	w0, w0, #0x1
  405368:	b.eq	405ae8 <ferror@plt+0x3e88>  // b.none
  40536c:	mov	x4, #0x7fff                	// #32767
  405370:	cmp	x1, x4
  405374:	b.eq	4057e8 <ferror@plt+0x3b88>  // b.none
  405378:	cmp	w0, #0x74
  40537c:	b.gt	405804 <ferror@plt+0x3ba4>
  405380:	cmp	w0, #0x3f
  405384:	b.gt	4059ac <ferror@plt+0x3d4c>
  405388:	mov	w4, #0x40                  	// #64
  40538c:	sub	w4, w4, w0
  405390:	lsr	x7, x10, x0
  405394:	lsl	x10, x10, x4
  405398:	cmp	x10, #0x0
  40539c:	lsl	x4, x2, x4
  4053a0:	cset	x5, ne  // ne = any
  4053a4:	orr	x4, x4, x7
  4053a8:	lsr	x2, x2, x0
  4053ac:	orr	x4, x4, x5
  4053b0:	sub	x3, x3, x2
  4053b4:	subs	x6, x6, x4
  4053b8:	sbc	x3, x3, xzr
  4053bc:	and	x5, x3, #0x7ffffffffffff
  4053c0:	tbz	x3, #51, 4055c0 <ferror@plt+0x3960>
  4053c4:	cbz	x5, 4057cc <ferror@plt+0x3b6c>
  4053c8:	clz	x0, x5
  4053cc:	sub	w0, w0, #0xc
  4053d0:	neg	w3, w0
  4053d4:	lsl	x2, x5, x0
  4053d8:	lsl	x5, x6, x0
  4053dc:	lsr	x6, x6, x3
  4053e0:	orr	x3, x6, x2
  4053e4:	cmp	x1, w0, sxtw
  4053e8:	sxtw	x2, w0
  4053ec:	b.gt	4057ac <ferror@plt+0x3b4c>
  4053f0:	sub	w1, w0, w1
  4053f4:	add	w0, w1, #0x1
  4053f8:	cmp	w0, #0x3f
  4053fc:	b.gt	405974 <ferror@plt+0x3d14>
  405400:	mov	w1, #0x40                  	// #64
  405404:	sub	w1, w1, w0
  405408:	lsr	x2, x5, x0
  40540c:	lsl	x5, x5, x1
  405410:	cmp	x5, #0x0
  405414:	lsl	x6, x3, x1
  405418:	cset	x1, ne  // ne = any
  40541c:	orr	x6, x6, x2
  405420:	lsr	x3, x3, x0
  405424:	orr	x6, x6, x1
  405428:	orr	x7, x6, x3
  40542c:	cbz	x7, 4055d4 <ferror@plt+0x3974>
  405430:	and	x0, x6, #0x7
  405434:	mov	x1, #0x0                   	// #0
  405438:	mov	w4, #0x1                   	// #1
  40543c:	cbz	x0, 405838 <ferror@plt+0x3bd8>
  405440:	and	x2, x12, #0xc00000
  405444:	cmp	x2, #0x400, lsl #12
  405448:	b.eq	405784 <ferror@plt+0x3b24>  // b.none
  40544c:	cmp	x2, #0x800, lsl #12
  405450:	b.eq	405764 <ferror@plt+0x3b04>  // b.none
  405454:	cbz	x2, 405790 <ferror@plt+0x3b30>
  405458:	and	x2, x3, #0x8000000000000
  40545c:	mov	w0, #0x10                  	// #16
  405460:	cbz	w4, 405468 <ferror@plt+0x3808>
  405464:	orr	w0, w0, #0x8
  405468:	cbz	x2, 405518 <ferror@plt+0x38b8>
  40546c:	add	x1, x1, #0x1
  405470:	mov	x2, #0x7fff                	// #32767
  405474:	cmp	x1, x2
  405478:	b.eq	40568c <ferror@plt+0x3a2c>  // b.none
  40547c:	ubfx	x7, x3, #3, #48
  405480:	extr	x5, x3, x6, #3
  405484:	and	w1, w1, #0x7fff
  405488:	mov	x3, #0x0                   	// #0
  40548c:	orr	w1, w1, w8, lsl #15
  405490:	bfxil	x3, x7, #0, #48
  405494:	fmov	d0, x5
  405498:	bfi	x3, x1, #48, #16
  40549c:	fmov	v0.d[1], x3
  4054a0:	cbnz	w0, 4056e8 <ferror@plt+0x3a88>
  4054a4:	ldp	x29, x30, [sp], #48
  4054a8:	ret
  4054ac:	orr	x7, x2, x10
  4054b0:	cbz	x7, 405340 <ferror@plt+0x36e0>
  4054b4:	and	x4, x4, #0xff
  4054b8:	cmp	x11, x4
  4054bc:	b.eq	4056fc <ferror@plt+0x3a9c>  // b.none
  4054c0:	cmp	w0, #0x0
  4054c4:	b.gt	405634 <ferror@plt+0x39d4>
  4054c8:	cbz	w0, 4055ec <ferror@plt+0x398c>
  4054cc:	mov	w8, w4
  4054d0:	cbnz	x1, 405908 <ferror@plt+0x3ca8>
  4054d4:	orr	x1, x3, x6
  4054d8:	cbz	x1, 4055a0 <ferror@plt+0x3940>
  4054dc:	cmn	w0, #0x1
  4054e0:	b.eq	405c48 <ferror@plt+0x3fe8>  // b.none
  4054e4:	mov	x1, #0x7fff                	// #32767
  4054e8:	mvn	w0, w0
  4054ec:	cmp	x13, x1
  4054f0:	b.ne	40591c <ferror@plt+0x3cbc>  // b.any
  4054f4:	orr	x0, x2, x10
  4054f8:	and	x11, x8, #0xff
  4054fc:	cbz	x0, 405880 <ferror@plt+0x3c20>
  405500:	lsr	x0, x2, #50
  405504:	mov	x6, x10
  405508:	eor	x0, x0, #0x1
  40550c:	mov	x3, x2
  405510:	and	w0, w0, #0x1
  405514:	mov	x1, #0x7fff                	// #32767
  405518:	mov	x2, #0x7fff                	// #32767
  40551c:	extr	x5, x3, x6, #3
  405520:	lsr	x7, x3, #3
  405524:	cmp	x1, x2
  405528:	b.ne	4055e0 <ferror@plt+0x3980>  // b.any
  40552c:	orr	x1, x7, x5
  405530:	cbz	x1, 405d9c <ferror@plt+0x413c>
  405534:	orr	x7, x7, #0x800000000000
  405538:	mov	w1, #0x7fff                	// #32767
  40553c:	and	x7, x7, #0xffffffffffff
  405540:	b	405488 <ferror@plt+0x3828>
  405544:	cmp	w0, #0x0
  405548:	b.le	4056fc <ferror@plt+0x3a9c>
  40554c:	cbz	x13, 40563c <ferror@plt+0x39dc>
  405550:	orr	x2, x2, #0x8000000000000
  405554:	mov	x4, #0x7fff                	// #32767
  405558:	cmp	x1, x4
  40555c:	b.eq	4057e8 <ferror@plt+0x3b88>  // b.none
  405560:	cmp	w0, #0x74
  405564:	b.gt	40595c <ferror@plt+0x3cfc>
  405568:	cmp	w0, #0x3f
  40556c:	b.gt	4059f8 <ferror@plt+0x3d98>
  405570:	mov	w4, #0x40                  	// #64
  405574:	sub	w4, w4, w0
  405578:	lsr	x7, x10, x0
  40557c:	lsl	x10, x10, x4
  405580:	cmp	x10, #0x0
  405584:	lsl	x4, x2, x4
  405588:	cset	x5, ne  // ne = any
  40558c:	orr	x4, x4, x7
  405590:	lsr	x2, x2, x0
  405594:	orr	x0, x4, x5
  405598:	add	x3, x3, x2
  40559c:	b	405968 <ferror@plt+0x3d08>
  4055a0:	mov	x0, #0x7fff                	// #32767
  4055a4:	cmp	x13, x0
  4055a8:	b.eq	405bd4 <ferror@plt+0x3f74>  // b.none
  4055ac:	mov	x3, x2
  4055b0:	mov	x6, x10
  4055b4:	mov	x1, x13
  4055b8:	mov	x14, x4
  4055bc:	nop
  4055c0:	orr	x7, x6, x3
  4055c4:	and	x0, x6, #0x7
  4055c8:	mov	w4, #0x0                   	// #0
  4055cc:	cbnz	x1, 40543c <ferror@plt+0x37dc>
  4055d0:	cbnz	x7, 405430 <ferror@plt+0x37d0>
  4055d4:	mov	x5, #0x0                   	// #0
  4055d8:	mov	x1, #0x0                   	// #0
  4055dc:	mov	w0, #0x0                   	// #0
  4055e0:	and	x7, x7, #0xffffffffffff
  4055e4:	and	w1, w1, #0x7fff
  4055e8:	b	405488 <ferror@plt+0x3828>
  4055ec:	add	x7, x1, #0x1
  4055f0:	tst	x7, #0x7ffe
  4055f4:	b.ne	4058d8 <ferror@plt+0x3c78>  // b.any
  4055f8:	orr	x11, x3, x6
  4055fc:	orr	x7, x2, x10
  405600:	cbnz	x1, 405a68 <ferror@plt+0x3e08>
  405604:	cbz	x11, 405af4 <ferror@plt+0x3e94>
  405608:	cbz	x7, 405b08 <ferror@plt+0x3ea8>
  40560c:	subs	x9, x6, x10
  405610:	cmp	x6, x10
  405614:	sbc	x5, x3, x2
  405618:	tbz	x5, #51, 405cb0 <ferror@plt+0x4050>
  40561c:	subs	x6, x10, x6
  405620:	mov	w8, w4
  405624:	sbc	x3, x2, x3
  405628:	mov	x14, x4
  40562c:	orr	x7, x6, x3
  405630:	b	40542c <ferror@plt+0x37cc>
  405634:	orr	x2, x2, #0x8000000000000
  405638:	b	40536c <ferror@plt+0x370c>
  40563c:	orr	x4, x2, x10
  405640:	cbz	x4, 405814 <ferror@plt+0x3bb4>
  405644:	subs	w0, w0, #0x1
  405648:	b.ne	405554 <ferror@plt+0x38f4>  // b.any
  40564c:	adds	x6, x6, x10
  405650:	adc	x3, x2, x3
  405654:	nop
  405658:	tbz	x3, #51, 4055c0 <ferror@plt+0x3960>
  40565c:	add	x1, x1, #0x1
  405660:	mov	x0, #0x7fff                	// #32767
  405664:	cmp	x1, x0
  405668:	b.eq	405b14 <ferror@plt+0x3eb4>  // b.none
  40566c:	and	x0, x6, #0x1
  405670:	and	x2, x3, #0xfff7ffffffffffff
  405674:	orr	x6, x0, x6, lsr #1
  405678:	mov	w4, #0x0                   	// #0
  40567c:	orr	x6, x6, x3, lsl #63
  405680:	lsr	x3, x2, #1
  405684:	and	x0, x6, #0x7
  405688:	b	40543c <ferror@plt+0x37dc>
  40568c:	and	x2, x12, #0xc00000
  405690:	cbz	x2, 4056c8 <ferror@plt+0x3a68>
  405694:	cmp	x2, #0x400, lsl #12
  405698:	b.eq	4056c4 <ferror@plt+0x3a64>  // b.none
  40569c:	cmp	x2, #0x800, lsl #12
  4056a0:	and	w14, w14, #0x1
  4056a4:	csel	w14, w14, wzr, eq  // eq = none
  4056a8:	cbnz	w14, 4056c8 <ferror@plt+0x3a68>
  4056ac:	mov	w1, #0x14                  	// #20
  4056b0:	mov	x5, #0xffffffffffffffff    	// #-1
  4056b4:	orr	w0, w0, w1
  4056b8:	mov	x7, #0x1fffffffffffffff    	// #2305843009213693951
  4056bc:	mov	x1, #0x7ffe                	// #32766
  4056c0:	b	4055e0 <ferror@plt+0x3980>
  4056c4:	cbnz	x14, 4056ac <ferror@plt+0x3a4c>
  4056c8:	mov	w1, #0x14                  	// #20
  4056cc:	and	x11, x8, #0xff
  4056d0:	orr	w0, w0, w1
  4056d4:	mov	x2, #0x0                   	// #0
  4056d8:	fmov	d0, x2
  4056dc:	lsl	x11, x11, #63
  4056e0:	orr	x3, x11, #0x7fff000000000000
  4056e4:	fmov	v0.d[1], x3
  4056e8:	str	q0, [sp, #16]
  4056ec:	bl	406140 <ferror@plt+0x44e0>
  4056f0:	ldr	q0, [sp, #16]
  4056f4:	ldp	x29, x30, [sp], #48
  4056f8:	ret
  4056fc:	cbz	w0, 405898 <ferror@plt+0x3c38>
  405700:	cbz	x1, 405854 <ferror@plt+0x3bf4>
  405704:	mov	x1, #0x7fff                	// #32767
  405708:	neg	w0, w0
  40570c:	orr	x3, x3, #0x8000000000000
  405710:	cmp	x13, x1
  405714:	b.eq	405874 <ferror@plt+0x3c14>  // b.none
  405718:	cmp	w0, #0x74
  40571c:	b.gt	405b68 <ferror@plt+0x3f08>
  405720:	cmp	w0, #0x3f
  405724:	b.gt	405c1c <ferror@plt+0x3fbc>
  405728:	mov	w1, #0x40                  	// #64
  40572c:	sub	w1, w1, w0
  405730:	lsr	x4, x6, x0
  405734:	lsl	x6, x6, x1
  405738:	cmp	x6, #0x0
  40573c:	lsl	x6, x3, x1
  405740:	cset	x1, ne  // ne = any
  405744:	orr	x6, x6, x4
  405748:	lsr	x0, x3, x0
  40574c:	orr	x6, x6, x1
  405750:	add	x2, x2, x0
  405754:	adds	x6, x6, x10
  405758:	mov	x1, x13
  40575c:	cinc	x3, x2, cs  // cs = hs, nlast
  405760:	b	405658 <ferror@plt+0x39f8>
  405764:	mov	w0, #0x10                  	// #16
  405768:	cbz	x14, 405774 <ferror@plt+0x3b14>
  40576c:	adds	x6, x6, #0x8
  405770:	cinc	x3, x3, cs  // cs = hs, nlast
  405774:	and	x2, x3, #0x8000000000000
  405778:	cbz	w4, 405468 <ferror@plt+0x3808>
  40577c:	orr	w0, w0, #0x8
  405780:	b	405468 <ferror@plt+0x3808>
  405784:	mov	w0, #0x10                  	// #16
  405788:	cbnz	x14, 405774 <ferror@plt+0x3b14>
  40578c:	b	40576c <ferror@plt+0x3b0c>
  405790:	and	x2, x6, #0xf
  405794:	mov	w0, #0x10                  	// #16
  405798:	cmp	x2, #0x4
  40579c:	b.eq	405774 <ferror@plt+0x3b14>  // b.none
  4057a0:	adds	x6, x6, #0x4
  4057a4:	cinc	x3, x3, cs  // cs = hs, nlast
  4057a8:	b	405774 <ferror@plt+0x3b14>
  4057ac:	mov	x6, x5
  4057b0:	and	x3, x3, #0xfff7ffffffffffff
  4057b4:	sub	x1, x1, x2
  4057b8:	orr	x7, x6, x3
  4057bc:	and	x0, x6, #0x7
  4057c0:	mov	w4, #0x0                   	// #0
  4057c4:	cbz	x1, 4055d0 <ferror@plt+0x3970>
  4057c8:	b	40543c <ferror@plt+0x37dc>
  4057cc:	clz	x3, x6
  4057d0:	add	w0, w3, #0x34
  4057d4:	cmp	w0, #0x3f
  4057d8:	b.le	4053d0 <ferror@plt+0x3770>
  4057dc:	sub	w3, w3, #0xc
  4057e0:	lsl	x3, x6, x3
  4057e4:	b	4053e4 <ferror@plt+0x3784>
  4057e8:	orr	x0, x3, x6
  4057ec:	cbz	x0, 405880 <ferror@plt+0x3c20>
  4057f0:	lsr	x0, x3, #50
  4057f4:	mov	x1, #0x7fff                	// #32767
  4057f8:	eor	x0, x0, #0x1
  4057fc:	and	w0, w0, #0x1
  405800:	b	405518 <ferror@plt+0x38b8>
  405804:	orr	x2, x2, x10
  405808:	cmp	x2, #0x0
  40580c:	cset	x4, ne  // ne = any
  405810:	b	4053b4 <ferror@plt+0x3754>
  405814:	mov	x0, #0x7fff                	// #32767
  405818:	cmp	x1, x0
  40581c:	b.ne	4055c0 <ferror@plt+0x3960>  // b.any
  405820:	orr	x0, x3, x6
  405824:	cbnz	x0, 4057f0 <ferror@plt+0x3b90>
  405828:	mov	x5, #0x0                   	// #0
  40582c:	mov	x7, #0x0                   	// #0
  405830:	mov	w0, #0x0                   	// #0
  405834:	b	40552c <ferror@plt+0x38cc>
  405838:	and	x2, x3, #0x8000000000000
  40583c:	mov	w0, #0x0                   	// #0
  405840:	cbz	w4, 405468 <ferror@plt+0x3808>
  405844:	mov	w0, #0x0                   	// #0
  405848:	tbz	w12, #11, 405468 <ferror@plt+0x3808>
  40584c:	orr	w0, w0, #0x8
  405850:	b	405468 <ferror@plt+0x3808>
  405854:	orr	x1, x3, x6
  405858:	cbz	x1, 405be0 <ferror@plt+0x3f80>
  40585c:	cmn	w0, #0x1
  405860:	b.eq	405d30 <ferror@plt+0x40d0>  // b.none
  405864:	mov	x1, #0x7fff                	// #32767
  405868:	mvn	w0, w0
  40586c:	cmp	x13, x1
  405870:	b.ne	405718 <ferror@plt+0x3ab8>  // b.any
  405874:	orr	x0, x2, x10
  405878:	cbnz	x0, 405500 <ferror@plt+0x38a0>
  40587c:	nop
  405880:	mov	x2, #0x0                   	// #0
  405884:	fmov	d0, x2
  405888:	lsl	x0, x11, #63
  40588c:	orr	x3, x0, #0x7fff000000000000
  405890:	fmov	v0.d[1], x3
  405894:	b	4054a4 <ferror@plt+0x3844>
  405898:	add	x7, x1, #0x1
  40589c:	tst	x7, #0x7ffe
  4058a0:	b.ne	405a24 <ferror@plt+0x3dc4>  // b.any
  4058a4:	orr	x11, x3, x6
  4058a8:	cbnz	x1, 405bac <ferror@plt+0x3f4c>
  4058ac:	orr	x7, x2, x10
  4058b0:	cbz	x11, 405c10 <ferror@plt+0x3fb0>
  4058b4:	cbz	x7, 405b08 <ferror@plt+0x3ea8>
  4058b8:	adds	x6, x6, x10
  4058bc:	adc	x3, x2, x3
  4058c0:	tbz	x3, #51, 405428 <ferror@plt+0x37c8>
  4058c4:	and	x3, x3, #0xfff7ffffffffffff
  4058c8:	and	x0, x6, #0x7
  4058cc:	mov	w4, #0x0                   	// #0
  4058d0:	mov	x1, #0x1                   	// #1
  4058d4:	b	40543c <ferror@plt+0x37dc>
  4058d8:	subs	x9, x6, x10
  4058dc:	cmp	x6, x10
  4058e0:	sbc	x5, x3, x2
  4058e4:	tbnz	x5, #51, 405a50 <ferror@plt+0x3df0>
  4058e8:	orr	x7, x9, x5
  4058ec:	cbnz	x7, 405b60 <ferror@plt+0x3f00>
  4058f0:	and	x12, x12, #0xc00000
  4058f4:	mov	x5, #0x0                   	// #0
  4058f8:	cmp	x12, #0x800, lsl #12
  4058fc:	mov	x1, #0x0                   	// #0
  405900:	cset	w8, eq  // eq = none
  405904:	b	4055e0 <ferror@plt+0x3980>
  405908:	mov	x1, #0x7fff                	// #32767
  40590c:	neg	w0, w0
  405910:	orr	x3, x3, #0x8000000000000
  405914:	cmp	x13, x1
  405918:	b.eq	4054f4 <ferror@plt+0x3894>  // b.none
  40591c:	cmp	w0, #0x74
  405920:	b.gt	4059d8 <ferror@plt+0x3d78>
  405924:	cmp	w0, #0x3f
  405928:	b.gt	405b78 <ferror@plt+0x3f18>
  40592c:	mov	w1, #0x40                  	// #64
  405930:	sub	w1, w1, w0
  405934:	lsr	x5, x6, x0
  405938:	lsl	x6, x6, x1
  40593c:	cmp	x6, #0x0
  405940:	lsl	x6, x3, x1
  405944:	cset	x1, ne  // ne = any
  405948:	orr	x6, x6, x5
  40594c:	lsr	x0, x3, x0
  405950:	orr	x6, x6, x1
  405954:	sub	x2, x2, x0
  405958:	b	4059e4 <ferror@plt+0x3d84>
  40595c:	orr	x2, x2, x10
  405960:	cmp	x2, #0x0
  405964:	cset	x0, ne  // ne = any
  405968:	adds	x6, x0, x6
  40596c:	cinc	x3, x3, cs  // cs = hs, nlast
  405970:	b	405658 <ferror@plt+0x39f8>
  405974:	mov	w2, #0x80                  	// #128
  405978:	sub	w2, w2, w0
  40597c:	cmp	w0, #0x40
  405980:	sub	w6, w1, #0x3f
  405984:	lsl	x0, x3, x2
  405988:	orr	x0, x5, x0
  40598c:	csel	x5, x0, x5, ne  // ne = any
  405990:	lsr	x6, x3, x6
  405994:	cmp	x5, #0x0
  405998:	mov	x3, #0x0                   	// #0
  40599c:	cset	x0, ne  // ne = any
  4059a0:	orr	x6, x0, x6
  4059a4:	mov	x7, x6
  4059a8:	b	40542c <ferror@plt+0x37cc>
  4059ac:	mov	w5, #0x80                  	// #128
  4059b0:	sub	w5, w5, w0
  4059b4:	subs	w0, w0, #0x40
  4059b8:	lsl	x5, x2, x5
  4059bc:	orr	x5, x10, x5
  4059c0:	csel	x10, x5, x10, ne  // ne = any
  4059c4:	lsr	x2, x2, x0
  4059c8:	cmp	x10, #0x0
  4059cc:	cset	x4, ne  // ne = any
  4059d0:	orr	x4, x4, x2
  4059d4:	b	4053b4 <ferror@plt+0x3754>
  4059d8:	orr	x3, x3, x6
  4059dc:	cmp	x3, #0x0
  4059e0:	cset	x6, ne  // ne = any
  4059e4:	subs	x6, x10, x6
  4059e8:	mov	x1, x13
  4059ec:	sbc	x3, x2, xzr
  4059f0:	mov	x14, x4
  4059f4:	b	4053bc <ferror@plt+0x375c>
  4059f8:	mov	w4, #0x80                  	// #128
  4059fc:	sub	w4, w4, w0
  405a00:	subs	w0, w0, #0x40
  405a04:	lsl	x4, x2, x4
  405a08:	orr	x4, x10, x4
  405a0c:	csel	x10, x4, x10, ne  // ne = any
  405a10:	lsr	x2, x2, x0
  405a14:	cmp	x10, #0x0
  405a18:	cset	x0, ne  // ne = any
  405a1c:	orr	x0, x0, x2
  405a20:	b	405968 <ferror@plt+0x3d08>
  405a24:	mov	x0, #0x7fff                	// #32767
  405a28:	cmp	x7, x0
  405a2c:	b.eq	405c60 <ferror@plt+0x4000>  // b.none
  405a30:	adds	x6, x6, x10
  405a34:	mov	x1, x7
  405a38:	adc	x3, x2, x3
  405a3c:	mov	w4, #0x0                   	// #0
  405a40:	ubfx	x0, x6, #1, #3
  405a44:	extr	x6, x3, x6, #1
  405a48:	lsr	x3, x3, #1
  405a4c:	b	40543c <ferror@plt+0x37dc>
  405a50:	cmp	x10, x6
  405a54:	mov	w8, w4
  405a58:	sbc	x5, x2, x3
  405a5c:	sub	x6, x10, x6
  405a60:	mov	x14, x4
  405a64:	b	4053c4 <ferror@plt+0x3764>
  405a68:	mov	x12, #0x7fff                	// #32767
  405a6c:	cmp	x1, x12
  405a70:	b.eq	405a98 <ferror@plt+0x3e38>  // b.none
  405a74:	cmp	x13, x12
  405a78:	b.eq	405c8c <ferror@plt+0x402c>  // b.none
  405a7c:	cbnz	x11, 405ab0 <ferror@plt+0x3e50>
  405a80:	cbnz	x7, 405c9c <ferror@plt+0x403c>
  405a84:	mov	x5, #0xffffffffffffffff    	// #-1
  405a88:	mov	x7, #0xffffffffffff        	// #281474976710655
  405a8c:	mov	w0, #0x1                   	// #1
  405a90:	mov	w8, #0x0                   	// #0
  405a94:	b	405534 <ferror@plt+0x38d4>
  405a98:	cbz	x11, 405c84 <ferror@plt+0x4024>
  405a9c:	lsr	x0, x3, #50
  405aa0:	cmp	x13, x1
  405aa4:	eor	x0, x0, #0x1
  405aa8:	and	w0, w0, #0x1
  405aac:	b.eq	405c8c <ferror@plt+0x402c>  // b.none
  405ab0:	cbz	x7, 405514 <ferror@plt+0x38b4>
  405ab4:	bfi	x5, x3, #61, #3
  405ab8:	lsr	x7, x3, #3
  405abc:	tbz	x3, #50, 405ad8 <ferror@plt+0x3e78>
  405ac0:	lsr	x1, x2, #3
  405ac4:	tbnz	x2, #50, 405ad8 <ferror@plt+0x3e78>
  405ac8:	mov	x5, x9
  405acc:	mov	w8, w4
  405ad0:	bfi	x5, x2, #61, #3
  405ad4:	mov	x7, x1
  405ad8:	extr	x7, x7, x5, #61
  405adc:	bfi	x5, x7, #61, #3
  405ae0:	lsr	x7, x7, #3
  405ae4:	b	40552c <ferror@plt+0x38cc>
  405ae8:	subs	x6, x6, x10
  405aec:	sbc	x3, x3, x2
  405af0:	b	4053bc <ferror@plt+0x375c>
  405af4:	cbz	x7, 405bfc <ferror@plt+0x3f9c>
  405af8:	mov	x3, x2
  405afc:	mov	x6, x10
  405b00:	mov	w8, w4
  405b04:	mov	x14, x4
  405b08:	mov	x1, #0x0                   	// #0
  405b0c:	mov	x2, #0x0                   	// #0
  405b10:	b	405844 <ferror@plt+0x3be4>
  405b14:	ands	x2, x12, #0xc00000
  405b18:	b.eq	405ba4 <ferror@plt+0x3f44>  // b.none
  405b1c:	cmp	x2, #0x400, lsl #12
  405b20:	eor	w0, w8, #0x1
  405b24:	cset	w1, eq  // eq = none
  405b28:	tst	w1, w0
  405b2c:	b.ne	405c78 <ferror@plt+0x4018>  // b.any
  405b30:	cmp	x2, #0x800, lsl #12
  405b34:	b.eq	405ccc <ferror@plt+0x406c>  // b.none
  405b38:	cmp	x2, #0x400, lsl #12
  405b3c:	mov	w0, #0x14                  	// #20
  405b40:	b.ne	405690 <ferror@plt+0x3a30>  // b.any
  405b44:	mov	x3, #0xffffffffffffffff    	// #-1
  405b48:	mov	x1, #0x7ffe                	// #32766
  405b4c:	mov	x6, x3
  405b50:	mov	w4, #0x0                   	// #0
  405b54:	mov	w0, #0x14                  	// #20
  405b58:	cbnz	x14, 405774 <ferror@plt+0x3b14>
  405b5c:	b	40576c <ferror@plt+0x3b0c>
  405b60:	mov	x6, x9
  405b64:	b	4053c4 <ferror@plt+0x3764>
  405b68:	orr	x3, x3, x6
  405b6c:	cmp	x3, #0x0
  405b70:	cset	x6, ne  // ne = any
  405b74:	b	405754 <ferror@plt+0x3af4>
  405b78:	mov	w1, #0x80                  	// #128
  405b7c:	sub	w1, w1, w0
  405b80:	subs	w0, w0, #0x40
  405b84:	lsl	x1, x3, x1
  405b88:	orr	x1, x6, x1
  405b8c:	csel	x6, x1, x6, ne  // ne = any
  405b90:	lsr	x3, x3, x0
  405b94:	cmp	x6, #0x0
  405b98:	cset	x6, ne  // ne = any
  405b9c:	orr	x6, x6, x3
  405ba0:	b	4059e4 <ferror@plt+0x3d84>
  405ba4:	mov	w0, #0x14                  	// #20
  405ba8:	b	4056d4 <ferror@plt+0x3a74>
  405bac:	mov	x7, #0x7fff                	// #32767
  405bb0:	cmp	x1, x7
  405bb4:	b.eq	405ce8 <ferror@plt+0x4088>  // b.none
  405bb8:	cmp	x13, x7
  405bbc:	b.eq	405d4c <ferror@plt+0x40ec>  // b.none
  405bc0:	cbnz	x11, 405d00 <ferror@plt+0x40a0>
  405bc4:	mov	x3, x2
  405bc8:	mov	x6, x10
  405bcc:	mov	x1, #0x7fff                	// #32767
  405bd0:	b	405518 <ferror@plt+0x38b8>
  405bd4:	orr	x0, x2, x10
  405bd8:	cbz	x0, 405828 <ferror@plt+0x3bc8>
  405bdc:	b	405500 <ferror@plt+0x38a0>
  405be0:	mov	x0, #0x7fff                	// #32767
  405be4:	cmp	x13, x0
  405be8:	b.eq	405bd4 <ferror@plt+0x3f74>  // b.none
  405bec:	mov	x3, x2
  405bf0:	mov	x6, x10
  405bf4:	mov	x1, x13
  405bf8:	b	4055c0 <ferror@plt+0x3960>
  405bfc:	and	x12, x12, #0xc00000
  405c00:	mov	x5, #0x0                   	// #0
  405c04:	cmp	x12, #0x800, lsl #12
  405c08:	cset	w8, eq  // eq = none
  405c0c:	b	4055e0 <ferror@plt+0x3980>
  405c10:	mov	x3, x2
  405c14:	mov	x6, x10
  405c18:	b	40542c <ferror@plt+0x37cc>
  405c1c:	mov	w1, #0x80                  	// #128
  405c20:	sub	w1, w1, w0
  405c24:	subs	w0, w0, #0x40
  405c28:	lsl	x1, x3, x1
  405c2c:	orr	x1, x6, x1
  405c30:	csel	x6, x1, x6, ne  // ne = any
  405c34:	lsr	x3, x3, x0
  405c38:	cmp	x6, #0x0
  405c3c:	cset	x6, ne  // ne = any
  405c40:	orr	x6, x6, x3
  405c44:	b	405754 <ferror@plt+0x3af4>
  405c48:	cmp	x10, x6
  405c4c:	mov	x1, x13
  405c50:	sbc	x3, x2, x3
  405c54:	sub	x6, x10, x6
  405c58:	mov	x14, x4
  405c5c:	b	4053bc <ferror@plt+0x375c>
  405c60:	ands	x2, x12, #0xc00000
  405c64:	b.eq	405ba4 <ferror@plt+0x3f44>  // b.none
  405c68:	cmp	x2, #0x400, lsl #12
  405c6c:	eor	w0, w8, #0x1
  405c70:	csel	w0, w0, wzr, eq  // eq = none
  405c74:	cbz	w0, 405b30 <ferror@plt+0x3ed0>
  405c78:	mov	w0, #0x14                  	// #20
  405c7c:	mov	x11, #0x0                   	// #0
  405c80:	b	4056d4 <ferror@plt+0x3a74>
  405c84:	cmp	x13, x1
  405c88:	b.ne	405a80 <ferror@plt+0x3e20>  // b.any
  405c8c:	cbz	x7, 405d40 <ferror@plt+0x40e0>
  405c90:	tst	x2, #0x4000000000000
  405c94:	csinc	w0, w0, wzr, ne  // ne = any
  405c98:	cbnz	x11, 405ab4 <ferror@plt+0x3e54>
  405c9c:	mov	w8, w4
  405ca0:	mov	x3, x2
  405ca4:	mov	x6, x10
  405ca8:	mov	x1, #0x7fff                	// #32767
  405cac:	b	405518 <ferror@plt+0x38b8>
  405cb0:	orr	x7, x9, x5
  405cb4:	cbz	x7, 405bfc <ferror@plt+0x3f9c>
  405cb8:	mov	x3, x5
  405cbc:	and	x0, x9, #0x7
  405cc0:	mov	x6, x9
  405cc4:	mov	w4, #0x1                   	// #1
  405cc8:	b	40543c <ferror@plt+0x37dc>
  405ccc:	cbnz	x11, 405d60 <ferror@plt+0x4100>
  405cd0:	mov	x3, #0xffffffffffffffff    	// #-1
  405cd4:	mov	w8, #0x0                   	// #0
  405cd8:	mov	x6, x3
  405cdc:	mov	x1, #0x7ffe                	// #32766
  405ce0:	mov	w0, #0x14                  	// #20
  405ce4:	b	40546c <ferror@plt+0x380c>
  405ce8:	cbz	x11, 405d6c <ferror@plt+0x410c>
  405cec:	lsr	x0, x3, #50
  405cf0:	cmp	x13, x1
  405cf4:	eor	x0, x0, #0x1
  405cf8:	and	w0, w0, #0x1
  405cfc:	b.eq	405d8c <ferror@plt+0x412c>  // b.none
  405d00:	orr	x10, x2, x10
  405d04:	cbz	x10, 405514 <ferror@plt+0x38b4>
  405d08:	bfi	x5, x3, #61, #3
  405d0c:	lsr	x7, x3, #3
  405d10:	tbz	x3, #50, 405ad8 <ferror@plt+0x3e78>
  405d14:	lsr	x1, x2, #3
  405d18:	tbnz	x2, #50, 405ad8 <ferror@plt+0x3e78>
  405d1c:	and	x5, x9, #0x1fffffffffffffff
  405d20:	mov	w8, w4
  405d24:	orr	x5, x5, x2, lsl #61
  405d28:	mov	x7, x1
  405d2c:	b	405ad8 <ferror@plt+0x3e78>
  405d30:	adds	x6, x6, x10
  405d34:	mov	x1, x13
  405d38:	adc	x3, x2, x3
  405d3c:	b	405658 <ferror@plt+0x39f8>
  405d40:	cbz	x11, 405a84 <ferror@plt+0x3e24>
  405d44:	mov	x1, #0x7fff                	// #32767
  405d48:	b	405518 <ferror@plt+0x38b8>
  405d4c:	orr	x1, x2, x10
  405d50:	cbnz	x1, 405d7c <ferror@plt+0x411c>
  405d54:	cbz	x11, 405828 <ferror@plt+0x3bc8>
  405d58:	mov	x1, #0x7fff                	// #32767
  405d5c:	b	405518 <ferror@plt+0x38b8>
  405d60:	mov	w0, #0x14                  	// #20
  405d64:	mov	x11, #0x1                   	// #1
  405d68:	b	4056d4 <ferror@plt+0x3a74>
  405d6c:	cmp	x13, x1
  405d70:	b.ne	405bc4 <ferror@plt+0x3f64>  // b.any
  405d74:	orr	x1, x2, x10
  405d78:	cbz	x1, 405828 <ferror@plt+0x3bc8>
  405d7c:	tst	x2, #0x4000000000000
  405d80:	csinc	w0, w0, wzr, ne  // ne = any
  405d84:	cbnz	x11, 405d08 <ferror@plt+0x40a8>
  405d88:	b	405bc4 <ferror@plt+0x3f64>
  405d8c:	orr	x1, x2, x10
  405d90:	cbnz	x1, 405d7c <ferror@plt+0x411c>
  405d94:	mov	x1, #0x7fff                	// #32767
  405d98:	b	405518 <ferror@plt+0x38b8>
  405d9c:	mov	x5, #0x0                   	// #0
  405da0:	mov	w1, #0x7fff                	// #32767
  405da4:	mov	x7, #0x0                   	// #0
  405da8:	b	405488 <ferror@plt+0x3828>
  405dac:	nop
  405db0:	cmp	w0, #0x0
  405db4:	cbz	w0, 405e00 <ferror@plt+0x41a0>
  405db8:	cneg	w1, w0, lt  // lt = tstop
  405dbc:	mov	w4, #0x403e                	// #16446
  405dc0:	clz	x3, x1
  405dc4:	mov	w2, #0x402f                	// #16431
  405dc8:	sub	w4, w4, w3
  405dcc:	lsr	w0, w0, #31
  405dd0:	sub	w2, w2, w4
  405dd4:	mov	x3, #0x0                   	// #0
  405dd8:	and	w4, w4, #0x7fff
  405ddc:	lsl	x1, x1, x2
  405de0:	and	x1, x1, #0xffffffffffff
  405de4:	orr	w0, w4, w0, lsl #15
  405de8:	mov	x2, #0x0                   	// #0
  405dec:	bfxil	x3, x1, #0, #48
  405df0:	fmov	d0, x2
  405df4:	bfi	x3, x0, #48, #16
  405df8:	fmov	v0.d[1], x3
  405dfc:	ret
  405e00:	mov	w4, #0x0                   	// #0
  405e04:	mov	x1, #0x0                   	// #0
  405e08:	mov	w0, #0x0                   	// #0
  405e0c:	mov	x3, #0x0                   	// #0
  405e10:	orr	w0, w4, w0, lsl #15
  405e14:	bfxil	x3, x1, #0, #48
  405e18:	mov	x2, #0x0                   	// #0
  405e1c:	fmov	d0, x2
  405e20:	bfi	x3, x0, #48, #16
  405e24:	fmov	v0.d[1], x3
  405e28:	ret
  405e2c:	nop
  405e30:	stp	x29, x30, [sp, #-48]!
  405e34:	mov	x29, sp
  405e38:	str	x19, [sp, #16]
  405e3c:	str	q0, [sp, #32]
  405e40:	ldp	x3, x0, [sp, #32]
  405e44:	mrs	x6, fpcr
  405e48:	ubfx	x2, x0, #48, #15
  405e4c:	lsr	x4, x0, #63
  405e50:	add	x1, x2, #0x1
  405e54:	ubfiz	x0, x0, #3, #48
  405e58:	tst	x1, #0x7ffe
  405e5c:	and	w4, w4, #0xff
  405e60:	orr	x0, x0, x3, lsr #61
  405e64:	lsl	x5, x3, #3
  405e68:	b.eq	405ee8 <ferror@plt+0x4288>  // b.none
  405e6c:	mov	x1, #0xffffffffffffc400    	// #-15360
  405e70:	add	x2, x2, x1
  405e74:	cmp	x2, #0x7fe
  405e78:	b.le	405f2c <ferror@plt+0x42cc>
  405e7c:	ands	x0, x6, #0xc00000
  405e80:	b.eq	405fc4 <ferror@plt+0x4364>  // b.none
  405e84:	cmp	x0, #0x400, lsl #12
  405e88:	b.eq	4060f8 <ferror@plt+0x4498>  // b.none
  405e8c:	cmp	x0, #0x800, lsl #12
  405e90:	csel	w7, w4, wzr, eq  // eq = none
  405e94:	cbnz	w7, 405fc4 <ferror@plt+0x4364>
  405e98:	mov	x1, #0xffffffffffffffff    	// #-1
  405e9c:	mov	x2, #0x7fe                 	// #2046
  405ea0:	mov	w0, #0x14                  	// #20
  405ea4:	b.ne	405f70 <ferror@plt+0x4310>  // b.any
  405ea8:	cmp	w4, #0x0
  405eac:	add	x3, x1, #0x8
  405eb0:	csel	x1, x3, x1, ne  // ne = any
  405eb4:	and	x3, x1, #0x80000000000000
  405eb8:	cbnz	w7, 405f78 <ferror@plt+0x4318>
  405ebc:	cbnz	x3, 405f80 <ferror@plt+0x4320>
  405ec0:	lsr	x1, x1, #3
  405ec4:	and	w3, w2, #0x7ff
  405ec8:	and	x4, x4, #0xff
  405ecc:	bfi	x1, x3, #52, #12
  405ed0:	orr	x19, x1, x4, lsl #63
  405ed4:	bl	406140 <ferror@plt+0x44e0>
  405ed8:	fmov	d0, x19
  405edc:	ldr	x19, [sp, #16]
  405ee0:	ldp	x29, x30, [sp], #48
  405ee4:	ret
  405ee8:	orr	x1, x0, x5
  405eec:	cbnz	x2, 405f20 <ferror@plt+0x42c0>
  405ef0:	cbnz	x1, 405f9c <ferror@plt+0x433c>
  405ef4:	mov	w0, #0x0                   	// #0
  405ef8:	and	w2, w2, #0x7ff
  405efc:	mov	x1, #0x0                   	// #0
  405f00:	and	x4, x4, #0xff
  405f04:	bfi	x1, x2, #52, #12
  405f08:	orr	x19, x1, x4, lsl #63
  405f0c:	cbnz	w0, 405ed4 <ferror@plt+0x4274>
  405f10:	fmov	d0, x19
  405f14:	ldr	x19, [sp, #16]
  405f18:	ldp	x29, x30, [sp], #48
  405f1c:	ret
  405f20:	cbnz	x1, 405fd0 <ferror@plt+0x4370>
  405f24:	mov	x2, #0x7ff                 	// #2047
  405f28:	b	405ef4 <ferror@plt+0x4294>
  405f2c:	cmp	x2, #0x0
  405f30:	b.le	405ff8 <ferror@plt+0x4398>
  405f34:	cmp	xzr, x3, lsl #7
  405f38:	mov	w7, #0x0                   	// #0
  405f3c:	cset	x1, ne  // ne = any
  405f40:	orr	x5, x1, x5, lsr #60
  405f44:	orr	x1, x5, x0, lsl #4
  405f48:	mov	w0, #0x0                   	// #0
  405f4c:	tst	x5, #0x7
  405f50:	b.eq	4060b0 <ferror@plt+0x4450>  // b.none
  405f54:	and	x3, x6, #0xc00000
  405f58:	cmp	x3, #0x400, lsl #12
  405f5c:	b.eq	405fb4 <ferror@plt+0x4354>  // b.none
  405f60:	cmp	x3, #0x800, lsl #12
  405f64:	mov	w0, #0x10                  	// #16
  405f68:	b.eq	405ea8 <ferror@plt+0x4248>  // b.none
  405f6c:	cbz	x3, 4060bc <ferror@plt+0x445c>
  405f70:	and	x3, x1, #0x80000000000000
  405f74:	cbz	w7, 405f7c <ferror@plt+0x431c>
  405f78:	orr	w0, w0, #0x8
  405f7c:	cbz	x3, 4060b0 <ferror@plt+0x4450>
  405f80:	cmp	x2, #0x7fe
  405f84:	add	x2, x2, #0x1
  405f88:	b.eq	406058 <ferror@plt+0x43f8>  // b.none
  405f8c:	mov	x3, #0x1fefffffffffffff    	// #2301339409586323455
  405f90:	and	w2, w2, #0x7ff
  405f94:	and	x1, x3, x1, lsr #3
  405f98:	b	405f00 <ferror@plt+0x42a0>
  405f9c:	and	x3, x6, #0xc00000
  405fa0:	mov	w7, #0x1                   	// #1
  405fa4:	cmp	x3, #0x400, lsl #12
  405fa8:	mov	x2, #0x0                   	// #0
  405fac:	mov	x1, #0x1                   	// #1
  405fb0:	b.ne	405f60 <ferror@plt+0x4300>  // b.any
  405fb4:	cbnz	w4, 405fbc <ferror@plt+0x435c>
  405fb8:	add	x1, x1, #0x8
  405fbc:	mov	w0, #0x10                  	// #16
  405fc0:	b	405eb4 <ferror@plt+0x4254>
  405fc4:	mov	x2, #0x7ff                 	// #2047
  405fc8:	mov	w0, #0x14                  	// #20
  405fcc:	b	405ef8 <ferror@plt+0x4298>
  405fd0:	mov	x3, #0x7fff                	// #32767
  405fd4:	extr	x1, x0, x5, #60
  405fd8:	lsr	x0, x0, #50
  405fdc:	cmp	x2, x3
  405fe0:	lsr	x1, x1, #3
  405fe4:	eor	w0, w0, #0x1
  405fe8:	orr	x1, x1, #0x8000000000000
  405fec:	csel	w0, w0, wzr, eq  // eq = none
  405ff0:	mov	w2, #0x7ff                 	// #2047
  405ff4:	b	405f00 <ferror@plt+0x42a0>
  405ff8:	cmn	x2, #0x34
  405ffc:	b.lt	405f9c <ferror@plt+0x433c>  // b.tstop
  406000:	mov	x3, #0x3d                  	// #61
  406004:	sub	x7, x3, x2
  406008:	orr	x0, x0, #0x8000000000000
  40600c:	cmp	x7, #0x3f
  406010:	b.le	4060d0 <ferror@plt+0x4470>
  406014:	add	w1, w2, #0x43
  406018:	cmp	x7, #0x40
  40601c:	mov	w3, #0xfffffffd            	// #-3
  406020:	sub	w2, w3, w2
  406024:	lsl	x1, x0, x1
  406028:	orr	x1, x5, x1
  40602c:	csel	x5, x1, x5, ne  // ne = any
  406030:	lsr	x0, x0, x2
  406034:	cmp	x5, #0x0
  406038:	cset	x1, ne  // ne = any
  40603c:	orr	x1, x1, x0
  406040:	cmp	x1, #0x0
  406044:	cset	w7, ne  // ne = any
  406048:	tst	x1, #0x7
  40604c:	b.eq	406094 <ferror@plt+0x4434>  // b.none
  406050:	mov	x2, #0x0                   	// #0
  406054:	b	405f54 <ferror@plt+0x42f4>
  406058:	mov	w3, w2
  40605c:	ands	x1, x6, #0xc00000
  406060:	b.eq	406088 <ferror@plt+0x4428>  // b.none
  406064:	cmp	x1, #0x400, lsl #12
  406068:	b.eq	406110 <ferror@plt+0x44b0>  // b.none
  40606c:	cmp	x1, #0x800, lsl #12
  406070:	mov	w5, #0x7fe                 	// #2046
  406074:	csel	w1, w4, wzr, eq  // eq = none
  406078:	mov	x2, #0x1fffffffffffffff    	// #2305843009213693951
  40607c:	cmp	w1, #0x0
  406080:	csel	w3, w3, w5, ne  // ne = any
  406084:	csel	x1, xzr, x2, ne  // ne = any
  406088:	mov	w2, #0x14                  	// #20
  40608c:	orr	w0, w0, w2
  406090:	b	405ec8 <ferror@plt+0x4268>
  406094:	and	x3, x1, #0x80000000000000
  406098:	cbnz	x1, 406128 <ferror@plt+0x44c8>
  40609c:	nop
  4060a0:	mov	w0, #0x0                   	// #0
  4060a4:	mov	x2, #0x1                   	// #1
  4060a8:	cbnz	x3, 405f8c <ferror@plt+0x432c>
  4060ac:	mov	x2, #0x0                   	// #0
  4060b0:	lsr	x1, x1, #3
  4060b4:	and	w2, w2, #0x7ff
  4060b8:	b	405f00 <ferror@plt+0x42a0>
  4060bc:	and	x3, x1, #0xf
  4060c0:	cmp	x3, #0x4
  4060c4:	add	x3, x1, #0x4
  4060c8:	csel	x1, x3, x1, ne  // ne = any
  4060cc:	b	405eb4 <ferror@plt+0x4254>
  4060d0:	add	w1, w2, #0x3
  4060d4:	sub	w2, w3, w2
  4060d8:	lsl	x3, x5, x1
  4060dc:	cmp	x3, #0x0
  4060e0:	cset	x3, ne  // ne = any
  4060e4:	lsr	x2, x5, x2
  4060e8:	orr	x2, x2, x3
  4060ec:	lsl	x0, x0, x1
  4060f0:	orr	x1, x0, x2
  4060f4:	b	406040 <ferror@plt+0x43e0>
  4060f8:	cbz	w4, 405fc4 <ferror@plt+0x4364>
  4060fc:	mov	x1, #0xffffffffffffffff    	// #-1
  406100:	mov	x2, #0x7fe                 	// #2046
  406104:	mov	w7, #0x0                   	// #0
  406108:	mov	w0, #0x14                  	// #20
  40610c:	b	405eb4 <ferror@plt+0x4254>
  406110:	cmp	w4, #0x0
  406114:	mov	w1, #0x7fe                 	// #2046
  406118:	csel	w3, w2, w1, eq  // eq = none
  40611c:	mov	x2, #0x1fffffffffffffff    	// #2305843009213693951
  406120:	csel	x1, xzr, x2, eq  // eq = none
  406124:	b	406088 <ferror@plt+0x4428>
  406128:	tbz	w6, #11, 4060a0 <ferror@plt+0x4440>
  40612c:	mov	w0, #0x0                   	// #0
  406130:	mov	x2, #0x0                   	// #0
  406134:	orr	w0, w0, #0x8
  406138:	b	405f7c <ferror@plt+0x431c>
  40613c:	nop
  406140:	tbz	w0, #0, 406150 <ferror@plt+0x44f0>
  406144:	movi	v1.2s, #0x0
  406148:	fdiv	s0, s1, s1
  40614c:	mrs	x1, fpsr
  406150:	tbz	w0, #1, 406164 <ferror@plt+0x4504>
  406154:	fmov	s1, #1.000000000000000000e+00
  406158:	movi	v2.2s, #0x0
  40615c:	fdiv	s0, s1, s2
  406160:	mrs	x1, fpsr
  406164:	tbz	w0, #2, 406184 <ferror@plt+0x4524>
  406168:	mov	w2, #0xc5ae                	// #50606
  40616c:	mov	w1, #0x7f7fffff            	// #2139095039
  406170:	movk	w2, #0x749d, lsl #16
  406174:	fmov	s1, w1
  406178:	fmov	s2, w2
  40617c:	fadd	s0, s1, s2
  406180:	mrs	x1, fpsr
  406184:	tbz	w0, #3, 406194 <ferror@plt+0x4534>
  406188:	movi	v1.2s, #0x80, lsl #16
  40618c:	fmul	s0, s1, s1
  406190:	mrs	x1, fpsr
  406194:	tbz	w0, #4, 4061ac <ferror@plt+0x454c>
  406198:	mov	w0, #0x7f7fffff            	// #2139095039
  40619c:	fmov	s2, #1.000000000000000000e+00
  4061a0:	fmov	s1, w0
  4061a4:	fsub	s0, s1, s2
  4061a8:	mrs	x0, fpsr
  4061ac:	ret
  4061b0:	stp	x29, x30, [sp, #-64]!
  4061b4:	mov	x29, sp
  4061b8:	stp	x19, x20, [sp, #16]
  4061bc:	adrp	x20, 416000 <ferror@plt+0x143a0>
  4061c0:	add	x20, x20, #0xdd0
  4061c4:	stp	x21, x22, [sp, #32]
  4061c8:	adrp	x21, 416000 <ferror@plt+0x143a0>
  4061cc:	add	x21, x21, #0xdc8
  4061d0:	sub	x20, x20, x21
  4061d4:	mov	w22, w0
  4061d8:	stp	x23, x24, [sp, #48]
  4061dc:	mov	x23, x1
  4061e0:	mov	x24, x2
  4061e4:	bl	4017e0 <memcpy@plt-0x40>
  4061e8:	cmp	xzr, x20, asr #3
  4061ec:	b.eq	406218 <ferror@plt+0x45b8>  // b.none
  4061f0:	asr	x20, x20, #3
  4061f4:	mov	x19, #0x0                   	// #0
  4061f8:	ldr	x3, [x21, x19, lsl #3]
  4061fc:	mov	x2, x24
  406200:	add	x19, x19, #0x1
  406204:	mov	x1, x23
  406208:	mov	w0, w22
  40620c:	blr	x3
  406210:	cmp	x20, x19
  406214:	b.ne	4061f8 <ferror@plt+0x4598>  // b.any
  406218:	ldp	x19, x20, [sp, #16]
  40621c:	ldp	x21, x22, [sp, #32]
  406220:	ldp	x23, x24, [sp, #48]
  406224:	ldp	x29, x30, [sp], #64
  406228:	ret
  40622c:	nop
  406230:	ret
  406234:	nop
  406238:	adrp	x2, 417000 <ferror@plt+0x153a0>
  40623c:	mov	x1, #0x0                   	// #0
  406240:	ldr	x2, [x2, #560]
  406244:	b	4018d0 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000406248 <.fini>:
  406248:	stp	x29, x30, [sp, #-16]!
  40624c:	mov	x29, sp
  406250:	ldp	x29, x30, [sp], #16
  406254:	ret
