// Seed: 2830752132
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  struct packed {logic id_5;} id_6;
  ;
endmodule
module module_1 #(
    parameter id_14 = 32'd60,
    parameter id_17 = 32'd4,
    parameter id_23 = 32'd28,
    parameter id_9  = 32'd27
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    _id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    _id_14,
    id_15,
    id_16,
    _id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    _id_23
);
  inout wire _id_23;
  output wire id_22;
  input wire id_21;
  inout wire id_20;
  input wire id_19;
  input wire id_18;
  inout wire _id_17;
  input wire id_16;
  inout wire id_15;
  inout wire _id_14;
  output wire id_13;
  output wire id_12;
  output reg id_11;
  output wire id_10;
  inout wire _id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  module_0 modCall_1 (
      id_20,
      id_20,
      id_20,
      id_3
  );
  inout logic [7:0] id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  final
    if ((-1)) id_4[~id_17!=id_14-id_9] <= 1;
    else id_11 <= -1;
  wire [(  id_23  ) : 1  ?  1 : 1] id_24;
  assign id_11 = -1;
endmodule
