// Seed: 1808645138
`timescale 1ps / 1 ps
module module_0 (
    output logic id_2,
    input id_3,
    input id_4
);
  assign id_3 = 1;
endmodule
