
*** Running vivado
    with args -log testbench.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source testbench.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source testbench.tcl -notrace
Command: synth_design -top testbench -part xc7k70tfbg484-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t-fbg484'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t-fbg484'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 22952 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 308.273 ; gain = 77.910
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'testbench' [C:/Users/ryan/425project/32-Bit-Verilog-CPU/425.srcs/sources_1/new/testbench.v:23]
INFO: [Synth 8-638] synthesizing module 'PC' [C:/Users/ryan/425project/32-Bit-Verilog-CPU/425.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-256] done synthesizing module 'PC' (1#1) [C:/Users/ryan/425project/32-Bit-Verilog-CPU/425.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/ryan/425project/32-Bit-Verilog-CPU/425.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-256] done synthesizing module 'ALU' (2#1) [C:/Users/ryan/425project/32-Bit-Verilog-CPU/425.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-638] synthesizing module 'MUX2TO1' [C:/Users/ryan/425project/32-Bit-Verilog-CPU/425.srcs/sources_1/new/MUX2TO1.v:23]
INFO: [Synth 8-256] done synthesizing module 'MUX2TO1' (3#1) [C:/Users/ryan/425project/32-Bit-Verilog-CPU/425.srcs/sources_1/new/MUX2TO1.v:23]
INFO: [Synth 8-638] synthesizing module 'REGFILE' [C:/Users/ryan/425project/32-Bit-Verilog-CPU/425.srcs/sources_1/new/RegFile.v:23]
	Parameter DataSize bound to: 16 - type: integer 
	Parameter FileSize bound to: 32 - type: integer 
	Parameter SelSize bound to: 4 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element i was removed.  [C:/Users/ryan/425project/32-Bit-Verilog-CPU/425.srcs/sources_1/new/RegFile.v:41]
INFO: [Synth 8-256] done synthesizing module 'REGFILE' (4#1) [C:/Users/ryan/425project/32-Bit-Verilog-CPU/425.srcs/sources_1/new/RegFile.v:23]
WARNING: [Synth 8-689] width (5) of port connection 'Asel' does not match port width (4) of module 'REGFILE' [C:/Users/ryan/425project/32-Bit-Verilog-CPU/425.srcs/sources_1/new/testbench.v:50]
WARNING: [Synth 8-689] width (5) of port connection 'Bsel' does not match port width (4) of module 'REGFILE' [C:/Users/ryan/425project/32-Bit-Verilog-CPU/425.srcs/sources_1/new/testbench.v:51]
WARNING: [Synth 8-689] width (5) of port connection 'Wdest' does not match port width (4) of module 'REGFILE' [C:/Users/ryan/425project/32-Bit-Verilog-CPU/425.srcs/sources_1/new/testbench.v:52]
INFO: [Synth 8-256] done synthesizing module 'testbench' (5#1) [C:/Users/ryan/425project/32-Bit-Verilog-CPU/425.srcs/sources_1/new/testbench.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 348.352 ; gain = 117.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 348.352 ; gain = 117.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 348.352 ; gain = 117.988
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbg484-3
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 360.672 ; gain = 130.309
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 17    
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 112   
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   8 Input      1 Bit        Muxes := 1     
Module MUX2TO1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module REGFILE 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 16    
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 112   
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (regfile/Data_reg[15][15]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (regfile/Data_reg[15][14]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (regfile/Data_reg[15][13]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (regfile/Data_reg[15][12]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (regfile/Data_reg[15][11]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (regfile/Data_reg[15][10]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (regfile/Data_reg[15][9]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (regfile/Data_reg[15][8]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (regfile/Data_reg[15][7]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (regfile/Data_reg[15][6]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (regfile/Data_reg[15][5]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (regfile/Data_reg[15][4]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (regfile/Data_reg[15][3]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (regfile/Data_reg[15][2]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (regfile/Data_reg[15][1]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (regfile/Data_reg[15][0]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (regfile/Data_reg[14][15]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (regfile/Data_reg[14][14]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (regfile/Data_reg[14][13]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (regfile/Data_reg[14][12]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (regfile/Data_reg[14][11]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (regfile/Data_reg[14][10]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (regfile/Data_reg[14][9]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (regfile/Data_reg[14][8]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (regfile/Data_reg[14][7]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (regfile/Data_reg[14][6]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (regfile/Data_reg[14][5]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (regfile/Data_reg[14][4]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (regfile/Data_reg[14][3]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (regfile/Data_reg[14][2]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (regfile/Data_reg[14][1]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (regfile/Data_reg[14][0]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (regfile/Data_reg[13][15]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (regfile/Data_reg[13][14]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (regfile/Data_reg[13][13]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (regfile/Data_reg[13][12]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (regfile/Data_reg[13][11]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (regfile/Data_reg[13][10]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (regfile/Data_reg[13][9]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (regfile/Data_reg[13][8]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (regfile/Data_reg[13][7]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (regfile/Data_reg[13][6]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (regfile/Data_reg[13][5]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (regfile/Data_reg[13][4]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (regfile/Data_reg[13][3]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (regfile/Data_reg[13][2]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (regfile/Data_reg[13][1]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (regfile/Data_reg[13][0]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (regfile/Data_reg[12][15]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (regfile/Data_reg[12][14]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (regfile/Data_reg[12][13]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (regfile/Data_reg[12][12]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (regfile/Data_reg[12][11]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (regfile/Data_reg[12][10]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (regfile/Data_reg[12][9]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (regfile/Data_reg[12][8]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (regfile/Data_reg[12][7]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (regfile/Data_reg[12][6]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (regfile/Data_reg[12][5]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (regfile/Data_reg[12][4]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (regfile/Data_reg[12][3]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (regfile/Data_reg[12][2]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (regfile/Data_reg[12][1]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (regfile/Data_reg[12][0]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (regfile/Data_reg[11][15]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (regfile/Data_reg[11][14]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (regfile/Data_reg[11][13]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (regfile/Data_reg[11][12]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (regfile/Data_reg[11][11]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (regfile/Data_reg[11][10]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (regfile/Data_reg[11][9]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (regfile/Data_reg[11][8]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (regfile/Data_reg[11][7]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (regfile/Data_reg[11][6]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (regfile/Data_reg[11][5]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (regfile/Data_reg[11][4]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (regfile/Data_reg[11][3]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (regfile/Data_reg[11][2]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (regfile/Data_reg[11][1]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (regfile/Data_reg[11][0]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (regfile/Data_reg[10][15]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (regfile/Data_reg[10][14]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (regfile/Data_reg[10][13]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (regfile/Data_reg[10][12]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (regfile/Data_reg[10][11]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (regfile/Data_reg[10][10]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (regfile/Data_reg[10][9]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (regfile/Data_reg[10][8]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (regfile/Data_reg[10][7]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (regfile/Data_reg[10][6]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (regfile/Data_reg[10][5]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (regfile/Data_reg[10][4]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (regfile/Data_reg[10][3]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (regfile/Data_reg[10][2]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (regfile/Data_reg[10][1]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (regfile/Data_reg[10][0]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (regfile/Data_reg[9][15]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (regfile/Data_reg[9][14]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (regfile/Data_reg[9][13]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (regfile/Data_reg[9][12]) is unused and will be removed from module testbench.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 461.016 ; gain = 230.652
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 461.016 ; gain = 230.652
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 461.016 ; gain = 230.652
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 461.016 ; gain = 230.652
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 461.016 ; gain = 230.652
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 461.016 ; gain = 230.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 461.016 ; gain = 230.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 461.016 ; gain = 230.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 461.016 ; gain = 230.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 461.016 ; gain = 230.652
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 292 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 461.016 ; gain = 230.652
Synthesis Optimization Complete : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 461.016 ; gain = 230.652
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

17 Infos, 104 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 559.516 ; gain = 336.922
INFO: [Common 17-1381] The checkpoint 'C:/Users/ryan/425project/32-Bit-Verilog-CPU/425.runs/synth_1/testbench.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 559.516 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Aug 21 23:44:32 2017...
