1.verilog （设计和仿真）
2.自适应波特率  （使用50M的主时钟，可以适应到15M左右）
3.详细的设计待补充！

1.verilog (Design and simulation)
2. Adaptive baud rate (using 50M master clock, can be adapted to about 15M)
3. Detailed design to be added!