module CounterDisplay_Top (
    input  wire clk_in,
    input  wire reset_key,
    input  wire start_key,
    output wire [6:0] seg,
    output wire [5:0] dig
);

wire [2:0] count_val;
reg enable = 0;
reg reset = 0;

always @(posedge clk_in) begin
    if (start_key) enable <= 1;
end

always @(posedge clk_in) begin
    if (reset_key) reset <= 1;
    else reset <= 0;
end

SlowCounter3bit U1 (
    .clk(clk_in),
    .enable(enable),
    .rst(reset),
    .count(count_val)
);

SegDisplay3bit U2 (
    .value(count_val),
    .seg_out(seg),
    .digit_sel(dig)
);

endmodule
