=====
SETUP
0.362
17.347
17.709
u_v9958/u_timing_control/u_ssg/ff_v_count_2_s0
6.103
6.335
u_v9958/u_timing_control/u_ssg/n324_s1
7.348
7.897
u_v9958/u_timing_control/u_ssg/n323_s1
7.897
8.367
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_2_s
8.537
9.107
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_3_s1
9.107
9.577
u_v9958/u_timing_control/u_screen_mode/n316_s
10.414
10.984
u_v9958/u_timing_control/u_screen_mode/n315_s
10.984
11.019
u_v9958/u_timing_control/u_screen_mode/n314_s
11.019
11.055
u_v9958/u_timing_control/u_screen_mode/n313_s
11.055
11.090
u_v9958/u_timing_control/u_screen_mode/n312_s
11.090
11.560
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_9_s
11.973
12.344
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_10_s
12.344
12.814
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_10_s
13.232
13.603
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_11_s
13.603
13.638
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_12_s
13.638
13.673
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_13_s
13.673
13.708
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_14_s
13.708
14.178
u_v9958/u_timing_control/u_screen_mode/n691_s6
14.862
15.432
u_v9958/u_timing_control/u_screen_mode/n691_s4
15.434
15.989
u_v9958/u_timing_control/u_screen_mode/n691_s2
16.402
16.773
u_v9958/u_timing_control/u_screen_mode/n691_s1
16.777
17.347
u_v9958/u_timing_control/u_screen_mode/ff_vram_address_14_s0
17.347
=====
SETUP
0.665
17.044
17.709
u_v9958/u_timing_control/u_ssg/ff_v_count_2_s0
6.103
6.335
u_v9958/u_timing_control/u_ssg/n324_s1
7.348
7.897
u_v9958/u_timing_control/u_ssg/n323_s1
7.897
8.367
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_2_s
8.537
9.107
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_3_s1
9.107
9.577
u_v9958/u_timing_control/u_screen_mode/n316_s
10.414
10.984
u_v9958/u_timing_control/u_screen_mode/n315_s
10.984
11.019
u_v9958/u_timing_control/u_screen_mode/n314_s
11.019
11.055
u_v9958/u_timing_control/u_screen_mode/n313_s
11.055
11.090
u_v9958/u_timing_control/u_screen_mode/n312_s
11.090
11.560
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_9_s
11.973
12.344
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_10_s
12.344
12.814
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_10_s
13.232
13.603
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_11_s
13.603
14.073
u_v9958/u_timing_control/u_screen_mode/n694_s10
15.028
15.399
u_v9958/u_timing_control/u_screen_mode/n694_s6
15.403
15.952
u_v9958/u_timing_control/u_screen_mode/n694_s2
15.953
16.324
u_v9958/u_timing_control/u_screen_mode/n694_s1
16.495
17.044
u_v9958/u_timing_control/u_screen_mode/ff_vram_address_11_s0
17.044
=====
SETUP
0.804
16.905
17.709
u_v9958/u_timing_control/u_ssg/ff_v_count_2_s0
6.103
6.335
u_v9958/u_timing_control/u_ssg/n324_s1
7.348
7.897
u_v9958/u_timing_control/u_ssg/n323_s1
7.897
8.367
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_2_s
8.537
9.107
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_3_s1
9.107
9.577
u_v9958/u_timing_control/u_screen_mode/n316_s
10.414
10.984
u_v9958/u_timing_control/u_screen_mode/n315_s
10.984
11.019
u_v9958/u_timing_control/u_screen_mode/n314_s
11.019
11.055
u_v9958/u_timing_control/u_screen_mode/n313_s
11.055
11.090
u_v9958/u_timing_control/u_screen_mode/n312_s
11.090
11.560
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_9_s
11.973
12.344
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_10_s
12.344
12.814
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_10_s
13.232
13.603
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_11_s
13.603
13.638
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_12_s
13.638
13.673
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_13_s
13.673
14.143
u_v9958/u_timing_control/u_screen_mode/n692_s8
14.661
15.123
u_v9958/u_timing_control/u_screen_mode/n692_s6
15.124
15.495
u_v9958/u_timing_control/u_screen_mode/n692_s3
15.892
16.441
u_v9958/u_timing_control/u_screen_mode/n692_s1
16.443
16.905
u_v9958/u_timing_control/u_screen_mode/ff_vram_address_13_s0
16.905
=====
SETUP
0.857
16.852
17.709
u_v9958/u_timing_control/u_ssg/ff_v_count_2_s0
6.103
6.335
u_v9958/u_timing_control/u_ssg/n324_s1
7.348
7.897
u_v9958/u_timing_control/u_ssg/n323_s1
7.897
8.367
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_2_s
8.537
9.107
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_3_s1
9.107
9.577
u_v9958/u_timing_control/u_ssg/w_pixel_pos_y_Z_3_s
10.630
11.200
u_v9958/u_timing_control/u_ssg/w_pixel_pos_y_Z_4_s
11.200
11.670
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_4_s
13.168
13.717
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_5_s
13.717
13.753
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/w_offset_y_6_s
13.753
14.223
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_selected_en_s6
14.377
14.894
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_selected_en_s4
15.291
15.662
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_selected_en_s3
15.666
16.128
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_selected_en_s1
16.852
=====
SETUP
1.029
16.679
17.709
u_v9958/u_timing_control/u_ssg/ff_v_count_2_s0
6.103
6.335
u_v9958/u_timing_control/u_ssg/n324_s1
7.348
7.897
u_v9958/u_timing_control/u_ssg/n323_s1
7.897
8.367
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_2_s
8.537
9.107
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_3_s1
9.107
9.577
u_v9958/u_timing_control/u_screen_mode/n316_s
10.414
10.984
u_v9958/u_timing_control/u_screen_mode/n315_s
10.984
11.019
u_v9958/u_timing_control/u_screen_mode/n314_s
11.019
11.489
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_7_s
11.886
12.257
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_8_s
12.257
12.727
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_8_s
13.145
13.516
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_9_s
13.516
13.986
u_v9958/u_timing_control/u_screen_mode/n696_s6
14.670
15.041
u_v9958/u_timing_control/u_screen_mode/n696_s3
15.559
16.108
u_v9958/u_timing_control/u_screen_mode/n696_s1
16.109
16.679
u_v9958/u_timing_control/u_screen_mode/ff_vram_address_9_s0
16.679
=====
SETUP
1.097
16.612
17.709
u_v9958/u_timing_control/u_ssg/ff_v_count_2_s0
6.103
6.335
u_v9958/u_timing_control/u_ssg/n324_s1
7.348
7.897
u_v9958/u_timing_control/u_ssg/n323_s1
7.897
8.367
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_2_s
8.537
9.107
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_3_s1
9.107
9.577
u_v9958/u_timing_control/u_screen_mode/n316_s
10.414
10.984
u_v9958/u_timing_control/u_screen_mode/n315_s
10.984
11.019
u_v9958/u_timing_control/u_screen_mode/n314_s
11.019
11.055
u_v9958/u_timing_control/u_screen_mode/n313_s
11.055
11.090
u_v9958/u_timing_control/u_screen_mode/n312_s
11.090
11.560
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_9_s
11.973
12.344
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_10_s
12.344
12.814
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t2_11_s
13.474
13.845
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t2_12_s
13.845
13.881
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t2_13_s
13.881
13.916
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t2_14_s
13.916
13.951
u_v9958/u_timing_control/u_screen_mode/n690_s6
15.028
15.490
u_v9958/u_timing_control/u_screen_mode/n690_s2
15.492
16.062
u_v9958/u_timing_control/u_screen_mode/n690_s1
16.063
16.612
u_v9958/u_timing_control/u_screen_mode/ff_vram_address_15_s0
16.612
=====
SETUP
1.166
16.543
17.709
u_v9958/u_timing_control/u_ssg/ff_v_count_2_s0
6.103
6.335
u_v9958/u_timing_control/u_ssg/n324_s1
7.348
7.897
u_v9958/u_timing_control/u_ssg/n323_s1
7.897
8.367
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_2_s
8.537
9.107
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_3_s1
9.107
9.577
u_v9958/u_timing_control/u_screen_mode/n316_s
10.414
10.984
u_v9958/u_timing_control/u_screen_mode/n315_s
10.984
11.019
u_v9958/u_timing_control/u_screen_mode/n314_s
11.019
11.055
u_v9958/u_timing_control/u_screen_mode/n313_s
11.055
11.090
u_v9958/u_timing_control/u_screen_mode/n312_s
11.090
11.560
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_9_s
11.973
12.344
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_10_s
12.344
12.814
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t2_11_s
13.474
13.845
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t2_12_s
13.845
14.315
u_v9958/u_timing_control/u_screen_mode/n693_s17
15.076
15.447
u_v9958/u_timing_control/u_screen_mode/n693_s3
15.617
16.079
u_v9958/u_timing_control/u_screen_mode/n693_s1
16.081
16.543
u_v9958/u_timing_control/u_screen_mode/ff_vram_address_12_s0
16.543
=====
SETUP
1.200
16.508
17.709
u_v9958/u_timing_control/u_ssg/ff_v_count_2_s0
6.103
6.335
u_v9958/u_timing_control/u_ssg/n324_s1
7.348
7.897
u_v9958/u_timing_control/u_ssg/n323_s1
7.897
8.367
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_2_s
8.537
9.107
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_3_s1
9.107
9.577
u_v9958/u_timing_control/u_screen_mode/n316_s
10.414
10.984
u_v9958/u_timing_control/u_screen_mode/n315_s
10.984
11.019
u_v9958/u_timing_control/u_screen_mode/n314_s
11.019
11.489
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_7_s
11.886
12.257
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_8_s
12.257
12.727
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_8_s
13.145
13.516
u_v9958/u_timing_control/u_screen_mode/n697_s6
14.123
14.576
u_v9958/u_timing_control/u_screen_mode/n697_s3
15.475
15.937
u_v9958/u_timing_control/u_screen_mode/n697_s1
15.938
16.508
u_v9958/u_timing_control/u_screen_mode/ff_vram_address_8_s0
16.508
=====
SETUP
1.403
16.306
17.709
u_v9958/u_cpu_interface/ff_screen_mode_0_s0
6.103
6.335
u_v9958/u_timing_control/u_sprite/w_sprite_mode2_s1
8.492
9.047
u_v9958/u_color_palette/n240_s1
10.562
11.015
u_v9958/u_command/w_destination_6_s6
15.479
15.806
u_v9958/u_command/ff_cache_vram_wdata_5_s0
16.306
=====
SETUP
1.601
16.107
17.709
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_current_plane_0_s3
6.103
6.335
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/w_x_0_s35
7.514
7.967
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/w_x_0_s31
7.967
8.070
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/w_x_0_s29
8.070
8.173
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/w_offset_x_0_s
9.013
9.384
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/w_offset_x_1_s
9.384
9.854
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/w_bit_sel_0_s0
10.105
10.660
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/w_pattern_0_s392
11.507
11.758
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/w_pattern_0_s385
11.758
11.861
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n1009_s10
12.556
13.126
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n1009_s7
13.299
13.848
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n1009_s4
13.849
14.366
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n1009_s1
14.779
15.232
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/n1009_s0
15.645
16.107
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_color_en_s0
16.107
=====
SETUP
1.614
16.094
17.709
u_v9958/u_timing_control/u_ssg/ff_v_count_2_s0
6.103
6.335
u_v9958/u_timing_control/u_ssg/n324_s1
7.348
7.897
u_v9958/u_timing_control/u_ssg/n323_s1
7.897
8.367
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_2_s
8.537
9.107
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_3_s1
9.107
9.577
u_v9958/u_timing_control/u_screen_mode/n316_s
10.414
10.984
u_v9958/u_timing_control/u_screen_mode/n315_s
10.984
11.019
u_v9958/u_timing_control/u_screen_mode/n314_s
11.019
11.489
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_7_s
11.886
12.257
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_8_s
12.257
12.293
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_9_s
12.293
12.763
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_9_s
13.182
13.553
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_10_s
13.553
14.023
u_v9958/u_timing_control/u_screen_mode/n695_s7
14.541
14.912
u_v9958/u_timing_control/u_screen_mode/n695_s2
15.082
15.631
u_v9958/u_timing_control/u_screen_mode/n695_s1
15.632
16.094
u_v9958/u_timing_control/u_screen_mode/ff_vram_address_10_s0
16.094
=====
SETUP
1.757
15.951
17.709
u_v9958/u_cpu_interface/ff_screen_mode_0_s0
6.103
6.335
u_v9958/u_timing_control/u_sprite/w_sprite_mode2_s1
8.492
9.047
u_v9958/u_color_palette/n240_s1
10.562
11.015
u_v9958/u_command/w_destination_6_s6
15.479
15.806
u_v9958/u_command/ff_cache_vram_wdata_4_s0
15.951
=====
SETUP
1.757
15.951
17.709
u_v9958/u_cpu_interface/ff_screen_mode_0_s0
6.103
6.335
u_v9958/u_timing_control/u_sprite/w_sprite_mode2_s1
8.492
9.047
u_v9958/u_color_palette/n240_s1
10.562
11.015
u_v9958/u_command/w_destination_6_s6
15.479
15.806
u_v9958/u_command/ff_cache_vram_wdata_6_s0
15.951
=====
SETUP
1.775
10.076
11.851
u_sdram/ff_main_state_0_s0
6.103
6.335
u_sdram/n810_s4
7.042
7.591
u_sdram/n810_s3
7.592
8.045
u_sdram/n810_s2
8.626
9.088
u_sdram/ff_sdr_read_data_21_s0
10.076
=====
SETUP
1.785
10.066
11.851
u_sdram/ff_main_state_0_s0
6.103
6.335
u_sdram/n810_s4
7.042
7.591
u_sdram/n810_s3
7.592
8.045
u_sdram/n810_s2
8.626
9.088
u_sdram/ff_sdr_read_data_22_s0
10.066
=====
SETUP
1.859
15.850
17.709
u_v9958/u_cpu_interface/ff_screen_mode_0_s0
6.103
6.335
u_v9958/u_timing_control/u_sprite/w_sprite_mode2_s1
8.492
9.047
u_v9958/u_color_palette/n240_s1
10.562
11.015
u_v9958/u_command/w_destination_1_s6
15.479
15.850
u_v9958/u_command/ff_cache_vram_wdata_1_s0
15.850
=====
SETUP
1.859
15.850
17.709
u_v9958/u_cpu_interface/ff_screen_mode_0_s0
6.103
6.335
u_v9958/u_timing_control/u_sprite/w_sprite_mode2_s1
8.492
9.047
u_v9958/u_color_palette/n240_s1
10.562
11.015
u_v9958/u_command/w_destination_2_s6
15.479
15.850
u_v9958/u_command/ff_cache_vram_wdata_2_s0
15.850
=====
SETUP
1.859
15.850
17.709
u_v9958/u_cpu_interface/ff_screen_mode_0_s0
6.103
6.335
u_v9958/u_timing_control/u_sprite/w_sprite_mode2_s1
8.492
9.047
u_v9958/u_color_palette/n240_s1
10.562
11.015
u_v9958/u_command/w_destination_3_s6
15.479
15.850
u_v9958/u_command/ff_cache_vram_wdata_3_s0
15.850
=====
SETUP
1.912
9.939
11.851
u_sdram/ff_main_state_0_s0
6.103
6.335
u_sdram/n810_s4
7.042
7.591
u_sdram/n810_s3
7.592
8.045
u_sdram/n810_s2
8.626
9.088
u_sdram/ff_sdr_read_data_16_s0
9.939
=====
SETUP
1.912
9.939
11.851
u_sdram/ff_main_state_0_s0
6.103
6.335
u_sdram/n810_s4
7.042
7.591
u_sdram/n810_s3
7.592
8.045
u_sdram/n810_s2
8.626
9.088
u_sdram/ff_sdr_read_data_17_s0
9.939
=====
SETUP
1.912
9.939
11.851
u_sdram/ff_main_state_0_s0
6.103
6.335
u_sdram/n810_s4
7.042
7.591
u_sdram/n810_s3
7.592
8.045
u_sdram/n810_s2
8.626
9.088
u_sdram/ff_sdr_read_data_19_s0
9.939
=====
SETUP
1.912
9.939
11.851
u_sdram/ff_main_state_0_s0
6.103
6.335
u_sdram/n810_s4
7.042
7.591
u_sdram/n810_s3
7.592
8.045
u_sdram/n810_s2
8.626
9.088
u_sdram/ff_sdr_read_data_20_s0
9.939
=====
SETUP
1.922
9.930
11.851
u_sdram/ff_main_state_0_s0
6.103
6.335
u_sdram/n810_s4
7.042
7.591
u_sdram/n810_s3
7.592
8.045
u_sdram/n810_s2
8.626
9.088
u_sdram/ff_sdr_read_data_18_s0
9.930
=====
SETUP
1.938
12.233
14.171
u_v9958/u_video_out/ff_h_en_s6
6.103
6.335
u_v9958/u_video_out/w_video_g_1_s0
7.591
8.108
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s10
8.923
9.385
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s4
9.387
9.904
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s9
10.398
10.947
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s3
10.949
11.519
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s0
11.663
12.233
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor_s0
12.233
=====
SETUP
1.948
9.903
11.851
u_sdram/ff_main_state_0_s0
6.103
6.335
u_sdram/n810_s4
7.042
7.591
u_sdram/n810_s3
7.592
8.045
u_sdram/n810_s2
8.626
9.088
u_sdram/ff_sdr_read_data_23_s0
9.903
=====
HOLD
0.313
5.666
5.353
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_x_6_s0
5.343
5.544
u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_2_s
5.666
=====
HOLD
0.313
5.666
5.353
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_x_5_s0
5.343
5.544
u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_2_s
5.666
=====
HOLD
0.313
5.666
5.353
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_x_4_s0
5.343
5.544
u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_2_s
5.666
=====
HOLD
0.315
5.669
5.353
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_x_7_s0
5.343
5.545
u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_2_s
5.669
=====
HOLD
0.316
5.669
5.353
u_v9958/u_video_out/ff_tap0_r_7_s0
5.343
5.544
u_v9958/u_video_out/ff_tap1_r_0_s6
5.669
=====
HOLD
0.316
5.670
5.353
u_v9958/u_video_out/ff_tap0_r_6_s0
5.343
5.545
u_v9958/u_video_out/ff_tap1_r_0_s6
5.670
=====
HOLD
0.327
5.680
5.353
u_v9958/u_timing_control/u_sprite/u_info_collect/ff_current_plane_2_s1
5.343
5.545
u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_1_s
5.680
=====
HOLD
0.329
5.684
5.354
u_v9958/u_color_palette/ff_palette_num_4_s1
5.343
5.545
u_v9958/u_color_palette/ff_palette_num_1_s0
5.684
=====
HOLD
0.329
5.684
5.354
u_v9958/u_color_palette/ff_palette_num_4_s1
5.343
5.545
u_v9958/u_color_palette/ff_palette_num_2_s0
5.684
=====
HOLD
0.329
5.684
5.354
u_v9958/u_color_palette/ff_palette_num_4_s1
5.343
5.545
u_v9958/u_color_palette/ff_palette_num_3_s0
5.684
=====
HOLD
0.335
5.688
5.353
u_v9958/u_timing_control/u_sprite/u_info_collect/ff_current_plane_1_s1
5.343
5.545
u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_1_s
5.688
=====
HOLD
0.337
5.929
5.592
u_v9958/u_color_palette/ff_vdp_b_7_s0
5.343
5.545
u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s
5.929
=====
HOLD
0.338
5.930
5.592
u_v9958/u_color_palette/ff_vdp_g_5_s0
5.343
5.545
u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s
5.930
=====
HOLD
0.338
5.930
5.592
u_v9958/u_color_palette/ff_vdp_g_5_s0
5.343
5.545
u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s
5.930
=====
HOLD
0.342
5.696
5.353
u_v9958/u_video_out/ff_tap1_b_0_s2
5.343
5.545
u_v9958/u_video_out/ff_tap1_b_0_s6
5.696
=====
HOLD
0.349
5.941
5.592
u_v9958/u_video_out/u_double_buffer/ff_d_22_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_1_s
5.941
=====
HOLD
0.350
5.942
5.592
u_v9958/u_video_out/u_double_buffer/ff_d_23_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_1_s
5.942
=====
HOLD
0.359
5.820
5.461
u_v9958/u_video_out/u_double_buffer/ff_address_odd_9_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
5.820
=====
HOLD
0.365
5.957
5.592
u_v9958/u_video_out/u_double_buffer/ff_d_18_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_1_s
5.957
=====
HOLD
0.367
5.959
5.592
u_v9958/u_color_palette/ff_vdp_r_7_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_1_s
5.959
=====
HOLD
0.367
5.959
5.592
u_v9958/u_color_palette/ff_vdp_r_7_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_1_s
5.959
=====
HOLD
0.367
5.960
5.592
u_v9958/u_color_palette/ff_vdp_g_5_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
5.960
=====
HOLD
0.367
5.960
5.592
u_v9958/u_color_palette/ff_vdp_g_5_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
5.960
=====
HOLD
0.425
5.780
5.354
u_sdram/ff_main_timer_3_s5
5.343
5.545
u_sdram/n352_s4
5.548
5.780
u_sdram/ff_main_timer_3_s5
5.780
=====
HOLD
0.425
5.780
5.354
u_sdram/ff_main_timer_7_s5
5.343
5.545
u_sdram/n348_s4
5.548
5.780
u_sdram/ff_main_timer_7_s5
5.780
