Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Apr 22 21:05:01 2022
| Host         : DESKTOP-E68HFE0 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file system_top_timing_summary_routed.rpt -pb system_top_timing_summary_routed.pb -rpx system_top_timing_summary_routed.rpx -warn_on_violation
| Design       : system_top
| Device       : 7a100t-fgg676
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 1734 register/latch pins with no clock driven by root clock pin: sys_clk (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: sys_rstn (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: algorithm_top_inst/conversion_mode_sel_inst/div_ip/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[10].pipe_reg[10][0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: algorithm_top_inst/conversion_mode_sel_inst/div_ip/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: algorithm_top_inst/conversion_mode_sel_inst/div_ip/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: algorithm_top_inst/conversion_mode_sel_inst/div_ip/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: algorithm_top_inst/conversion_mode_sel_inst/div_ip/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[3]/Q (HIGH)

 There are 945 register/latch pins with no clock driven by root clock pin: algorithm_top_inst/fir_coefdata_ctrl_inst/lock_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_1_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_1_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_1_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_1_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_1_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_1_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_1_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_1_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_1_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_1_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_1_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_1_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_1_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_1_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_1_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_1_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_1_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_1_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_1_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_1_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_1_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: algorithm_top_inst/signal_interpolation_farrow_inst/lock_0_reg/Q (HIGH)

 There are 1136 register/latch pins with no clock driven by root clock pin: clk_div_0_1inst/clk_96KHz_inst/clk_96KHz_reg_reg/Q (HIGH)

 There are 1135 register/latch pins with no clock driven by root clock pin: clk_div_0_1inst/clk_96KHz_to_12KHz_inst/clk_12KHz_reg_reg/Q (HIGH)

 There are 1136 register/latch pins with no clock driven by root clock pin: clk_div_0_1inst/clk_96KHz_to_12KHz_inst/clk_24KHz_reg_reg/Q (HIGH)

 There are 1136 register/latch pins with no clock driven by root clock pin: clk_div_0_1inst/clk_96KHz_to_12KHz_inst/clk_48KHz_reg_reg/Q (HIGH)

 There are 1000 register/latch pins with no clock driven by root clock pin: clk_div_0_inst/clk_96KHz_inst/clk_96KHz_reg_reg/Q (HIGH)

 There are 999 register/latch pins with no clock driven by root clock pin: clk_div_0_inst/clk_96KHz_to_12KHz_inst/clk_12KHz_reg_reg/Q (HIGH)

 There are 1000 register/latch pins with no clock driven by root clock pin: clk_div_0_inst/clk_96KHz_to_12KHz_inst/clk_24KHz_reg_reg/Q (HIGH)

 There are 1000 register/latch pins with no clock driven by root clock pin: clk_div_0_inst/clk_96KHz_to_12KHz_inst/clk_48KHz_reg_reg/Q (HIGH)

 There are 1136 register/latch pins with no clock driven by root clock pin: clk_div_1_1inst/clk_64KHz_inst/clk_64KHz_reg_reg/Q (HIGH)

 There are 1136 register/latch pins with no clock driven by root clock pin: clk_div_1_1inst/clk_64KHz_to_8KHz_inst/clk_16KHz_reg_reg/Q (HIGH)

 There are 1136 register/latch pins with no clock driven by root clock pin: clk_div_1_1inst/clk_64KHz_to_8KHz_inst/clk_32KHz_reg_reg/Q (HIGH)

 There are 1135 register/latch pins with no clock driven by root clock pin: clk_div_1_1inst/clk_64KHz_to_8KHz_inst/clk_8KHz_reg_reg/Q (HIGH)

 There are 1000 register/latch pins with no clock driven by root clock pin: clk_div_1_inst/clk_64KHz_inst/clk_64KHz_reg_reg/Q (HIGH)

 There are 1000 register/latch pins with no clock driven by root clock pin: clk_div_1_inst/clk_64KHz_to_8KHz_inst/clk_16KHz_reg_reg/Q (HIGH)

 There are 1000 register/latch pins with no clock driven by root clock pin: clk_div_1_inst/clk_64KHz_to_8KHz_inst/clk_32KHz_reg_reg/Q (HIGH)

 There are 999 register/latch pins with no clock driven by root clock pin: clk_div_1_inst/clk_64KHz_to_8KHz_inst/clk_8KHz_reg_reg/Q (HIGH)

 There are 1136 register/latch pins with no clock driven by root clock pin: clk_div_2_1inst/clk_88_2KHz_inst/clk_88_2KHz_reg_reg/Q (HIGH)

 There are 1135 register/latch pins with no clock driven by root clock pin: clk_div_2_1inst/clk_88_2KHz_to_11_025KHz_inst/clk_11_025KHz_reg_reg/Q (HIGH)

 There are 1136 register/latch pins with no clock driven by root clock pin: clk_div_2_1inst/clk_88_2KHz_to_11_025KHz_inst/clk_22_05KHz_reg_reg/Q (HIGH)

 There are 1136 register/latch pins with no clock driven by root clock pin: clk_div_2_1inst/clk_88_2KHz_to_11_025KHz_inst/clk_44_1KHz_reg_reg/Q (HIGH)

 There are 1000 register/latch pins with no clock driven by root clock pin: clk_div_2_inst/clk_88_2KHz_inst/clk_88_2KHz_reg_reg/Q (HIGH)

 There are 999 register/latch pins with no clock driven by root clock pin: clk_div_2_inst/clk_88_2KHz_to_11_025KHz_inst/clk_11_025KHz_reg_reg/Q (HIGH)

 There are 1000 register/latch pins with no clock driven by root clock pin: clk_div_2_inst/clk_88_2KHz_to_11_025KHz_inst/clk_22_05KHz_reg_reg/Q (HIGH)

 There are 1000 register/latch pins with no clock driven by root clock pin: clk_div_2_inst/clk_88_2KHz_to_11_025KHz_inst/clk_44_1KHz_reg_reg/Q (HIGH)

 There are 1402 register/latch pins with no clock driven by root clock pin: clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/LOCKED (HIGH)

 There are 1135 register/latch pins with no clock driven by root clock pin: uart_data_decode_inst/clk_en_choose_1_reg[0]/Q (HIGH)

 There are 1135 register/latch pins with no clock driven by root clock pin: uart_data_decode_inst/clk_en_choose_1_reg[10]/Q (HIGH)

 There are 1135 register/latch pins with no clock driven by root clock pin: uart_data_decode_inst/clk_en_choose_1_reg[11]/Q (HIGH)

 There are 1135 register/latch pins with no clock driven by root clock pin: uart_data_decode_inst/clk_en_choose_1_reg[1]/Q (HIGH)

 There are 1135 register/latch pins with no clock driven by root clock pin: uart_data_decode_inst/clk_en_choose_1_reg[2]/Q (HIGH)

 There are 1135 register/latch pins with no clock driven by root clock pin: uart_data_decode_inst/clk_en_choose_1_reg[3]/Q (HIGH)

 There are 1135 register/latch pins with no clock driven by root clock pin: uart_data_decode_inst/clk_en_choose_1_reg[4]/Q (HIGH)

 There are 1135 register/latch pins with no clock driven by root clock pin: uart_data_decode_inst/clk_en_choose_1_reg[5]/Q (HIGH)

 There are 1135 register/latch pins with no clock driven by root clock pin: uart_data_decode_inst/clk_en_choose_1_reg[6]/Q (HIGH)

 There are 1135 register/latch pins with no clock driven by root clock pin: uart_data_decode_inst/clk_en_choose_1_reg[7]/Q (HIGH)

 There are 1135 register/latch pins with no clock driven by root clock pin: uart_data_decode_inst/clk_en_choose_1_reg[8]/Q (HIGH)

 There are 1135 register/latch pins with no clock driven by root clock pin: uart_data_decode_inst/clk_en_choose_1_reg[9]/Q (HIGH)

 There are 999 register/latch pins with no clock driven by root clock pin: uart_data_decode_inst/clk_en_choose_reg[0]/Q (HIGH)

 There are 999 register/latch pins with no clock driven by root clock pin: uart_data_decode_inst/clk_en_choose_reg[10]/Q (HIGH)

 There are 999 register/latch pins with no clock driven by root clock pin: uart_data_decode_inst/clk_en_choose_reg[11]/Q (HIGH)

 There are 999 register/latch pins with no clock driven by root clock pin: uart_data_decode_inst/clk_en_choose_reg[1]/Q (HIGH)

 There are 999 register/latch pins with no clock driven by root clock pin: uart_data_decode_inst/clk_en_choose_reg[2]/Q (HIGH)

 There are 999 register/latch pins with no clock driven by root clock pin: uart_data_decode_inst/clk_en_choose_reg[3]/Q (HIGH)

 There are 999 register/latch pins with no clock driven by root clock pin: uart_data_decode_inst/clk_en_choose_reg[4]/Q (HIGH)

 There are 999 register/latch pins with no clock driven by root clock pin: uart_data_decode_inst/clk_en_choose_reg[5]/Q (HIGH)

 There are 999 register/latch pins with no clock driven by root clock pin: uart_data_decode_inst/clk_en_choose_reg[6]/Q (HIGH)

 There are 999 register/latch pins with no clock driven by root clock pin: uart_data_decode_inst/clk_en_choose_reg[7]/Q (HIGH)

 There are 999 register/latch pins with no clock driven by root clock pin: uart_data_decode_inst/clk_en_choose_reg[8]/Q (HIGH)

 There are 999 register/latch pins with no clock driven by root clock pin: uart_data_decode_inst/clk_en_choose_reg[9]/Q (HIGH)

 There are 1686 register/latch pins with no clock driven by root clock pin: uart_data_decode_inst/decode_infor_reg_reg[0][0]/Q (HIGH)

 There are 1686 register/latch pins with no clock driven by root clock pin: uart_data_decode_inst/decode_infor_reg_reg[0][1]/Q (HIGH)

 There are 1686 register/latch pins with no clock driven by root clock pin: uart_data_decode_inst/decode_infor_reg_reg[0][2]/Q (HIGH)

 There are 1686 register/latch pins with no clock driven by root clock pin: uart_data_decode_inst/decode_infor_reg_reg[0][3]/Q (HIGH)

 There are 1686 register/latch pins with no clock driven by root clock pin: uart_data_decode_inst/decode_infor_reg_reg[1][0]/Q (HIGH)

 There are 1686 register/latch pins with no clock driven by root clock pin: uart_data_decode_inst/decode_infor_reg_reg[1][1]/Q (HIGH)

 There are 1686 register/latch pins with no clock driven by root clock pin: uart_data_decode_inst/decode_infor_reg_reg[1][2]/Q (HIGH)

 There are 1686 register/latch pins with no clock driven by root clock pin: uart_data_decode_inst/decode_infor_reg_reg[1][3]/Q (HIGH)

 There are 1686 register/latch pins with no clock driven by root clock pin: uart_data_decode_inst/decode_infor_reg_reg[4][0]/Q (HIGH)

 There are 1686 register/latch pins with no clock driven by root clock pin: uart_data_decode_inst/decode_infor_reg_reg[4][1]/Q (HIGH)

 There are 1686 register/latch pins with no clock driven by root clock pin: uart_data_decode_inst/decode_infor_reg_reg[4][2]/Q (HIGH)

 There are 1686 register/latch pins with no clock driven by root clock pin: uart_data_decode_inst/decode_infor_reg_reg[4][3]/Q (HIGH)

 There are 1686 register/latch pins with no clock driven by root clock pin: uart_data_decode_inst/decode_infor_reg_reg[5][0]/Q (HIGH)

 There are 1686 register/latch pins with no clock driven by root clock pin: uart_data_decode_inst/decode_infor_reg_reg[5][1]/Q (HIGH)

 There are 1686 register/latch pins with no clock driven by root clock pin: uart_data_decode_inst/decode_infor_reg_reg[5][2]/Q (HIGH)

 There are 1686 register/latch pins with no clock driven by root clock pin: uart_data_decode_inst/decode_infor_reg_reg[5][3]/Q (HIGH)

 There are 1686 register/latch pins with no clock driven by root clock pin: uart_data_decode_inst/lock_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: uart_recv_inst/uart_done_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 7940 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There is 1 combinational latch loop in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    101.668        0.000                      0                  122        0.154        0.000                      0                   42        1.100        0.000                       0                    89  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                ------------         ----------      --------------
clk_ip_50MHz_to_200MHz/inst/clk_in1  {0.000 10.000}       20.000          50.000          
  clk_out1_clk_wiz_0                 {0.000 2.500}        5.000           200.000         
    clk_out1_clk_wiz_1               {0.000 52.083}       104.167         9.600           
    clk_out1_clk_wiz_1_1             {0.000 52.083}       104.167         9.600           
    clk_out1_clk_wiz_2               {0.000 78.125}       156.250         6.400           
    clk_out1_clk_wiz_2_1             {0.000 78.125}       156.250         6.400           
    clk_out1_clk_wiz_3               {0.000 56.689}       113.379         8.820           
    clk_out1_clk_wiz_3_1             {0.000 56.689}       113.379         8.820           
    clkfbout_clk_wiz_1               {0.000 12.500}       25.000          40.000          
    clkfbout_clk_wiz_1_1             {0.000 12.500}       25.000          40.000          
    clkfbout_clk_wiz_2               {0.000 2.500}        5.000           200.000         
    clkfbout_clk_wiz_2_1             {0.000 2.500}        5.000           200.000         
    clkfbout_clk_wiz_3               {0.000 37.500}       75.000          13.333          
    clkfbout_clk_wiz_3_1             {0.000 37.500}       75.000          13.333          
  clkfbout_clk_wiz_0                 {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_ip_50MHz_to_200MHz/inst/clk_in1                                                                                                                                                    7.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                                                                                                                                                                   1.100        0.000                       0                    13  
    clk_out1_clk_wiz_1                   101.668        0.000                      0                    7        0.208        0.000                      0                    7       51.583        0.000                       0                     9  
    clk_out1_clk_wiz_1_1                 102.270        0.000                      0                    7        0.154        0.000                      0                    7       51.583        0.000                       0                     9  
    clk_out1_clk_wiz_2                   154.313        0.000                      0                    7        0.180        0.000                      0                    7        3.750        0.000                       0                     9  
    clk_out1_clk_wiz_2_1                 154.722        0.000                      0                    7        0.154        0.000                      0                    7        3.750        0.000                       0                     9  
    clk_out1_clk_wiz_3                   111.399        0.000                      0                    7        0.156        0.000                      0                    7       56.189        0.000                       0                     9  
    clk_out1_clk_wiz_3_1                 111.308        0.000                      0                    7        0.213        0.000                      0                    7       56.189        0.000                       0                     9  
    clkfbout_clk_wiz_1                                                                                                                                                                23.408        0.000                       0                     3  
    clkfbout_clk_wiz_1_1                                                                                                                                                              23.408        0.000                       0                     3  
    clkfbout_clk_wiz_2                                                                                                                                                                 3.408        0.000                       0                     3  
    clkfbout_clk_wiz_2_1                                                                                                                                                               3.408        0.000                       0                     3  
    clkfbout_clk_wiz_3                                                                                                                                                                25.000        0.000                       0                     3  
    clkfbout_clk_wiz_3_1                                                                                                                                                              25.000        0.000                       0                     3  
  clkfbout_clk_wiz_0                                                                                                                                                                  18.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**default**                                   998.927        0.000                      0                   80                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_ip_50MHz_to_200MHz/inst/clk_in1
  To Clock:  clk_ip_50MHz_to_200MHz/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_ip_50MHz_to_200MHz/inst/clk_in1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_ip_50MHz_to_200MHz/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y1  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y1  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y1  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y1  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y1  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y1  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         5.000       3.408      BUFGCTRL_X0Y4    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clkin1_bufg/I
Min Period        n/a     BUFG/I              n/a            1.592         5.000       3.408      BUFGCTRL_X0Y5    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clkin1_bufg/I
Min Period        n/a     BUFG/I              n/a            1.592         5.000       3.408      BUFGCTRL_X0Y7    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clkin1_bufg/I
Min Period        n/a     BUFG/I              n/a            1.592         5.000       3.408      BUFGCTRL_X0Y9    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clkin1_bufg/I
Min Period        n/a     BUFG/I              n/a            1.592         5.000       3.408      BUFGCTRL_X0Y11   clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clkin1_bufg/I
Min Period        n/a     BUFG/I              n/a            1.592         5.000       3.408      BUFGCTRL_X0Y13   clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clkin1_bufg/I
Min Period        n/a     PLLE2_ADV/CLKIN1    n/a            1.249         5.000       3.751      PLLE2_ADV_X0Y2   clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKIN1
Min Period        n/a     PLLE2_ADV/CLKIN1    n/a            1.249         5.000       3.751      PLLE2_ADV_X0Y3   clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKIN1
Min Period        n/a     PLLE2_ADV/CLKIN1    n/a            1.249         5.000       3.751      PLLE2_ADV_X0Y1   clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKIN1
Min Period        n/a     PLLE2_ADV/CLKIN1    n/a            1.249         5.000       3.751      PLLE2_ADV_X0Y0   clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        5.000       47.633     PLLE2_ADV_X0Y2   clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        5.000       47.633     PLLE2_ADV_X0Y3   clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        5.000       47.633     PLLE2_ADV_X0Y1   clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        5.000       47.633     PLLE2_ADV_X0Y0   clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y1  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       5.000       95.000     MMCME2_ADV_X0Y0  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y1  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X0Y2   clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X0Y3   clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X0Y1   clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X0Y0   clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X0Y2   clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X0Y1   clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X0Y0   clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X0Y3   clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X0Y2   clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X0Y3   clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X0Y1   clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X0Y0   clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X0Y2   clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X0Y3   clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X0Y1   clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X0Y0   clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack      101.668ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.208ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       51.583ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             101.668ns  (required time - arrival time)
  Source:                 clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@52.083ns period=104.167ns})
  Destination:            clk_div_0_1inst/clk_96KHz_inst/clk_96KHz_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@52.083ns period=104.167ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            104.167ns  (clk_out1_clk_wiz_1 rise@104.167ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.983ns  (logic 0.589ns (29.704%)  route 1.394ns (70.296%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.226ns = ( 101.940 - 104.167 ) 
    Source Clock Delay      (SCD):    -1.836ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.498ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.994ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         1.065     1.065    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -4.892 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.441    -3.452    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -3.371 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.410    -1.960    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.927    -4.887 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439    -3.449    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.368 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.532    -1.836    clk_div_0_1inst/clk_96KHz_inst/module_clk
    SLICE_X27Y41         FDCE                                         r  clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y41         FDCE (Prop_fdce_C_Q)         0.379    -1.457 f  clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[1]/Q
                         net (fo=7, routed)           0.840    -0.617    clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg__0[1]
    SLICE_X28Y41         LUT6 (Prop_lut6_I0_O)        0.105    -0.512 r  clk_div_0_1inst/clk_96KHz_inst/clk_96KHz_reg_i_3/O
                         net (fo=1, routed)           0.554     0.042    clk_div_0_1inst/clk_96KHz_inst/p_0_in
    SLICE_X28Y41         LUT2 (Prop_lut2_I0_O)        0.105     0.147 r  clk_div_0_1inst/clk_96KHz_inst/clk_96KHz_reg_i_1/O
                         net (fo=1, routed)           0.000     0.147    clk_div_0_1inst/clk_96KHz_inst/clk_96KHz_reg_i_1_n_0
    SLICE_X28Y41         FDCE                                         r  clk_div_0_1inst/clk_96KHz_inst/clk_96KHz_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    104.167   104.167 r  
    M21                  IBUF                         0.000   104.167 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         1.004   105.170    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    99.077 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.374   100.450    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   100.527 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.305   101.833    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.751    99.082 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371   100.452    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   100.529 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.411   101.940    clk_div_0_1inst/clk_96KHz_inst/module_clk
    SLICE_X28Y41         FDCE                                         r  clk_div_0_1inst/clk_96KHz_inst/clk_96KHz_reg_reg/C
                         clock pessimism              0.344   102.284    
                         clock uncertainty           -0.498   101.786    
    SLICE_X28Y41         FDCE (Setup_fdce_C_D)        0.030   101.816    clk_div_0_1inst/clk_96KHz_inst/clk_96KHz_reg_reg
  -------------------------------------------------------------------
                         required time                        101.816    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                101.668    

Slack (MET) :             102.328ns  (required time - arrival time)
  Source:                 clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@52.083ns period=104.167ns})
  Destination:            clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@52.083ns period=104.167ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            104.167ns  (clk_out1_clk_wiz_1 rise@104.167ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.325ns  (logic 0.484ns (36.535%)  route 0.841ns (63.465%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.226ns = ( 101.940 - 104.167 ) 
    Source Clock Delay      (SCD):    -1.836ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.498ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.994ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         1.065     1.065    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -4.892 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.441    -3.452    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -3.371 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.410    -1.960    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.927    -4.887 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439    -3.449    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.368 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.532    -1.836    clk_div_0_1inst/clk_96KHz_inst/module_clk
    SLICE_X27Y41         FDCE                                         r  clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y41         FDCE (Prop_fdce_C_Q)         0.379    -1.457 f  clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[1]/Q
                         net (fo=7, routed)           0.841    -0.616    clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg__0[1]
    SLICE_X28Y41         LUT6 (Prop_lut6_I3_O)        0.105    -0.511 r  clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.511    clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz[0]_i_1_n_0
    SLICE_X28Y41         FDCE                                         r  clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    104.167   104.167 r  
    M21                  IBUF                         0.000   104.167 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         1.004   105.170    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    99.077 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.374   100.450    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   100.527 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.305   101.833    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.751    99.082 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371   100.452    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   100.529 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.411   101.940    clk_div_0_1inst/clk_96KHz_inst/module_clk
    SLICE_X28Y41         FDCE                                         r  clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[0]/C
                         clock pessimism              0.344   102.284    
                         clock uncertainty           -0.498   101.786    
    SLICE_X28Y41         FDCE (Setup_fdce_C_D)        0.032   101.818    clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[0]
  -------------------------------------------------------------------
                         required time                        101.818    
                         arrival time                           0.511    
  -------------------------------------------------------------------
                         slack                                102.328    

Slack (MET) :             102.359ns  (required time - arrival time)
  Source:                 clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@52.083ns period=104.167ns})
  Destination:            clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@52.083ns period=104.167ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            104.167ns  (clk_out1_clk_wiz_1 rise@104.167ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.295ns  (logic 0.484ns (37.385%)  route 0.811ns (62.615%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.226ns = ( 101.940 - 104.167 ) 
    Source Clock Delay      (SCD):    -1.836ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.498ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.994ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         1.065     1.065    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -4.892 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.441    -3.452    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -3.371 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.410    -1.960    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.927    -4.887 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439    -3.449    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.368 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.532    -1.836    clk_div_0_1inst/clk_96KHz_inst/module_clk
    SLICE_X27Y41         FDCE                                         r  clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y41         FDCE (Prop_fdce_C_Q)         0.379    -1.457 r  clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[3]/Q
                         net (fo=5, routed)           0.811    -0.646    clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg__0[3]
    SLICE_X28Y41         LUT6 (Prop_lut6_I2_O)        0.105    -0.541 r  clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.541    clk_div_0_1inst/clk_96KHz_inst/p_0_in__0[5]
    SLICE_X28Y41         FDCE                                         r  clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    104.167   104.167 r  
    M21                  IBUF                         0.000   104.167 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         1.004   105.170    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    99.077 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.374   100.450    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   100.527 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.305   101.833    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.751    99.082 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371   100.452    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   100.529 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.411   101.940    clk_div_0_1inst/clk_96KHz_inst/module_clk
    SLICE_X28Y41         FDCE                                         r  clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[5]/C
                         clock pessimism              0.344   102.284    
                         clock uncertainty           -0.498   101.786    
    SLICE_X28Y41         FDCE (Setup_fdce_C_D)        0.032   101.818    clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[5]
  -------------------------------------------------------------------
                         required time                        101.818    
                         arrival time                           0.541    
  -------------------------------------------------------------------
                         slack                                102.359    

Slack (MET) :             102.384ns  (required time - arrival time)
  Source:                 clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@52.083ns period=104.167ns})
  Destination:            clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@52.083ns period=104.167ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            104.167ns  (clk_out1_clk_wiz_1 rise@104.167ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.316ns  (logic 0.590ns (44.818%)  route 0.726ns (55.182%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.223ns = ( 101.943 - 104.167 ) 
    Source Clock Delay      (SCD):    -1.836ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.498ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.994ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         1.065     1.065    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -4.892 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.441    -3.452    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -3.371 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.410    -1.960    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.927    -4.887 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439    -3.449    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.368 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.532    -1.836    clk_div_0_1inst/clk_96KHz_inst/module_clk
    SLICE_X27Y41         FDCE                                         r  clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y41         FDCE (Prop_fdce_C_Q)         0.348    -1.488 r  clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[2]/Q
                         net (fo=6, routed)           0.726    -0.761    clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg__0[2]
    SLICE_X27Y41         LUT6 (Prop_lut6_I5_O)        0.242    -0.519 r  clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.519    clk_div_0_1inst/clk_96KHz_inst/p_0_in__0[4]
    SLICE_X27Y41         FDCE                                         r  clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    104.167   104.167 r  
    M21                  IBUF                         0.000   104.167 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         1.004   105.170    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    99.077 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.374   100.450    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   100.527 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.305   101.833    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.751    99.082 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371   100.452    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   100.529 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.414   101.943    clk_div_0_1inst/clk_96KHz_inst/module_clk
    SLICE_X27Y41         FDCE                                         r  clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[4]/C
                         clock pessimism              0.388   102.331    
                         clock uncertainty           -0.498   101.833    
    SLICE_X27Y41         FDCE (Setup_fdce_C_D)        0.032   101.865    clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[4]
  -------------------------------------------------------------------
                         required time                        101.865    
                         arrival time                           0.519    
  -------------------------------------------------------------------
                         slack                                102.384    

Slack (MET) :             102.444ns  (required time - arrival time)
  Source:                 clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@52.083ns period=104.167ns})
  Destination:            clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@52.083ns period=104.167ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            104.167ns  (clk_out1_clk_wiz_1 rise@104.167ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.211ns  (logic 0.484ns (39.956%)  route 0.727ns (60.044%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.223ns = ( 101.943 - 104.167 ) 
    Source Clock Delay      (SCD):    -1.837ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.498ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.994ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         1.065     1.065    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -4.892 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.441    -3.452    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -3.371 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.410    -1.960    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.927    -4.887 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439    -3.449    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.368 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.531    -1.837    clk_div_0_1inst/clk_96KHz_inst/module_clk
    SLICE_X28Y41         FDCE                                         r  clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y41         FDCE (Prop_fdce_C_Q)         0.379    -1.458 r  clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[0]/Q
                         net (fo=7, routed)           0.727    -0.730    clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg__0[0]
    SLICE_X27Y41         LUT4 (Prop_lut4_I3_O)        0.105    -0.625 r  clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.625    clk_div_0_1inst/clk_96KHz_inst/p_0_in__0[1]
    SLICE_X27Y41         FDCE                                         r  clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    104.167   104.167 r  
    M21                  IBUF                         0.000   104.167 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         1.004   105.170    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    99.077 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.374   100.450    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   100.527 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.305   101.833    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.751    99.082 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371   100.452    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   100.529 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.414   101.943    clk_div_0_1inst/clk_96KHz_inst/module_clk
    SLICE_X27Y41         FDCE                                         r  clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[1]/C
                         clock pessimism              0.344   102.287    
                         clock uncertainty           -0.498   101.789    
    SLICE_X27Y41         FDCE (Setup_fdce_C_D)        0.030   101.819    clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[1]
  -------------------------------------------------------------------
                         required time                        101.819    
                         arrival time                           0.625    
  -------------------------------------------------------------------
                         slack                                102.444    

Slack (MET) :             102.446ns  (required time - arrival time)
  Source:                 clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@52.083ns period=104.167ns})
  Destination:            clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@52.083ns period=104.167ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            104.167ns  (clk_out1_clk_wiz_1 rise@104.167ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.211ns  (logic 0.484ns (39.956%)  route 0.727ns (60.044%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.223ns = ( 101.943 - 104.167 ) 
    Source Clock Delay      (SCD):    -1.837ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.498ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.994ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         1.065     1.065    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -4.892 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.441    -3.452    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -3.371 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.410    -1.960    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.927    -4.887 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439    -3.449    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.368 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.531    -1.837    clk_div_0_1inst/clk_96KHz_inst/module_clk
    SLICE_X28Y41         FDCE                                         r  clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y41         FDCE (Prop_fdce_C_Q)         0.379    -1.458 r  clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[0]/Q
                         net (fo=7, routed)           0.727    -0.730    clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg__0[0]
    SLICE_X27Y41         LUT6 (Prop_lut6_I4_O)        0.105    -0.625 r  clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.625    clk_div_0_1inst/clk_96KHz_inst/p_0_in__0[3]
    SLICE_X27Y41         FDCE                                         r  clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    104.167   104.167 r  
    M21                  IBUF                         0.000   104.167 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         1.004   105.170    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    99.077 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.374   100.450    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   100.527 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.305   101.833    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.751    99.082 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371   100.452    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   100.529 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.414   101.943    clk_div_0_1inst/clk_96KHz_inst/module_clk
    SLICE_X27Y41         FDCE                                         r  clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[3]/C
                         clock pessimism              0.344   102.287    
                         clock uncertainty           -0.498   101.789    
    SLICE_X27Y41         FDCE (Setup_fdce_C_D)        0.032   101.821    clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[3]
  -------------------------------------------------------------------
                         required time                        101.821    
                         arrival time                           0.625    
  -------------------------------------------------------------------
                         slack                                102.446    

Slack (MET) :             102.469ns  (required time - arrival time)
  Source:                 clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@52.083ns period=104.167ns})
  Destination:            clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@52.083ns period=104.167ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            104.167ns  (clk_out1_clk_wiz_1 rise@104.167ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.225ns  (logic 0.498ns (40.642%)  route 0.727ns (59.358%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.223ns = ( 101.943 - 104.167 ) 
    Source Clock Delay      (SCD):    -1.837ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.498ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.994ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         1.065     1.065    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -4.892 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.441    -3.452    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -3.371 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.410    -1.960    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.927    -4.887 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439    -3.449    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -3.368 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.531    -1.837    clk_div_0_1inst/clk_96KHz_inst/module_clk
    SLICE_X28Y41         FDCE                                         r  clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y41         FDCE (Prop_fdce_C_Q)         0.379    -1.458 r  clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[0]/Q
                         net (fo=7, routed)           0.727    -0.730    clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg__0[0]
    SLICE_X27Y41         LUT5 (Prop_lut5_I3_O)        0.119    -0.611 r  clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.611    clk_div_0_1inst/clk_96KHz_inst/p_0_in__0[2]
    SLICE_X27Y41         FDCE                                         r  clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    104.167   104.167 r  
    M21                  IBUF                         0.000   104.167 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         1.004   105.170    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    99.077 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.374   100.450    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   100.527 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.305   101.833    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.751    99.082 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371   100.452    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   100.529 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.414   101.943    clk_div_0_1inst/clk_96KHz_inst/module_clk
    SLICE_X27Y41         FDCE                                         r  clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[2]/C
                         clock pessimism              0.344   102.287    
                         clock uncertainty           -0.498   101.789    
    SLICE_X27Y41         FDCE (Setup_fdce_C_D)        0.069   101.858    clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[2]
  -------------------------------------------------------------------
                         required time                        101.858    
                         arrival time                           0.611    
  -------------------------------------------------------------------
                         slack                                102.469    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@52.083ns period=104.167ns})
  Destination:            clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@52.083ns period=104.167ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.373%)  route 0.150ns (44.627%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.199ns
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    -0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         0.440     0.440    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.935 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.495    -1.440    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.559    -0.856    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.093    -1.948 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.438    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.638    -0.774    clk_div_0_1inst/clk_96KHz_inst/module_clk
    SLICE_X27Y41         FDCE                                         r  clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y41         FDCE (Prop_fdce_C_Q)         0.141    -0.633 r  clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[4]/Q
                         net (fo=7, routed)           0.150    -0.483    clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg__0[4]
    SLICE_X28Y41         LUT6 (Prop_lut6_I1_O)        0.045    -0.438 r  clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.438    clk_div_0_1inst/clk_96KHz_inst/p_0_in__0[5]
    SLICE_X28Y41         FDCE                                         r  clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         0.480     0.480    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.681 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.540    -2.142    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.828    -1.284    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.411    -2.695 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -2.140    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.111 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.912    -1.199    clk_div_0_1inst/clk_96KHz_inst/module_clk
    SLICE_X28Y41         FDCE                                         r  clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[5]/C
                         clock pessimism              0.461    -0.738    
    SLICE_X28Y41         FDCE (Hold_fdce_C_D)         0.092    -0.646    clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[5]
  -------------------------------------------------------------------
                         required time                          0.646    
                         arrival time                          -0.438    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@52.083ns period=104.167ns})
  Destination:            clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@52.083ns period=104.167ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (58.955%)  route 0.129ns (41.045%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.197ns
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    -0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         0.440     0.440    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.935 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.495    -1.440    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.559    -0.856    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.093    -1.948 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.438    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.638    -0.774    clk_div_0_1inst/clk_96KHz_inst/module_clk
    SLICE_X27Y41         FDCE                                         r  clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y41         FDCE (Prop_fdce_C_Q)         0.141    -0.633 r  clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[3]/Q
                         net (fo=5, routed)           0.129    -0.504    clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg__0[3]
    SLICE_X27Y41         LUT6 (Prop_lut6_I2_O)        0.045    -0.459 r  clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.459    clk_div_0_1inst/clk_96KHz_inst/p_0_in__0[3]
    SLICE_X27Y41         FDCE                                         r  clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         0.480     0.480    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.681 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.540    -2.142    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.828    -1.284    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.411    -2.695 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -2.140    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.111 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.914    -1.197    clk_div_0_1inst/clk_96KHz_inst/module_clk
    SLICE_X27Y41         FDCE                                         r  clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[3]/C
                         clock pessimism              0.423    -0.774    
    SLICE_X27Y41         FDCE (Hold_fdce_C_D)         0.092    -0.682    clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[3]
  -------------------------------------------------------------------
                         required time                          0.682    
                         arrival time                          -0.459    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@52.083ns period=104.167ns})
  Destination:            clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@52.083ns period=104.167ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.337%)  route 0.138ns (42.663%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.197ns
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    -0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         0.440     0.440    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.935 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.495    -1.440    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.559    -0.856    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.093    -1.948 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.438    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.638    -0.774    clk_div_0_1inst/clk_96KHz_inst/module_clk
    SLICE_X27Y41         FDCE                                         r  clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y41         FDCE (Prop_fdce_C_Q)         0.141    -0.633 r  clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[4]/Q
                         net (fo=7, routed)           0.138    -0.495    clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg__0[4]
    SLICE_X27Y41         LUT6 (Prop_lut6_I1_O)        0.045    -0.450 r  clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.450    clk_div_0_1inst/clk_96KHz_inst/p_0_in__0[4]
    SLICE_X27Y41         FDCE                                         r  clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         0.480     0.480    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.681 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.540    -2.142    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.828    -1.284    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.411    -2.695 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -2.140    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.111 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.914    -1.197    clk_div_0_1inst/clk_96KHz_inst/module_clk
    SLICE_X27Y41         FDCE                                         r  clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[4]/C
                         clock pessimism              0.423    -0.774    
    SLICE_X27Y41         FDCE (Hold_fdce_C_D)         0.092    -0.682    clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[4]
  -------------------------------------------------------------------
                         required time                          0.682    
                         arrival time                          -0.450    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@52.083ns period=104.167ns})
  Destination:            clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@52.083ns period=104.167ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.183ns (49.186%)  route 0.189ns (50.814%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.197ns
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    -0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         0.440     0.440    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.935 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.495    -1.440    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.559    -0.856    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.093    -1.948 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.438    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.638    -0.774    clk_div_0_1inst/clk_96KHz_inst/module_clk
    SLICE_X27Y41         FDCE                                         r  clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y41         FDCE (Prop_fdce_C_Q)         0.141    -0.633 r  clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[1]/Q
                         net (fo=7, routed)           0.189    -0.444    clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg__0[1]
    SLICE_X27Y41         LUT5 (Prop_lut5_I2_O)        0.042    -0.402 r  clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.402    clk_div_0_1inst/clk_96KHz_inst/p_0_in__0[2]
    SLICE_X27Y41         FDCE                                         r  clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         0.480     0.480    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.681 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.540    -2.142    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.828    -1.284    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.411    -2.695 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -2.140    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.111 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.914    -1.197    clk_div_0_1inst/clk_96KHz_inst/module_clk
    SLICE_X27Y41         FDCE                                         r  clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[2]/C
                         clock pessimism              0.423    -0.774    
    SLICE_X27Y41         FDCE (Hold_fdce_C_D)         0.107    -0.667    clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[2]
  -------------------------------------------------------------------
                         required time                          0.667    
                         arrival time                          -0.402    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@52.083ns period=104.167ns})
  Destination:            clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@52.083ns period=104.167ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.592%)  route 0.189ns (50.408%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.197ns
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    -0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         0.440     0.440    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.935 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.495    -1.440    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.559    -0.856    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.093    -1.948 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.438    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.638    -0.774    clk_div_0_1inst/clk_96KHz_inst/module_clk
    SLICE_X27Y41         FDCE                                         r  clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y41         FDCE (Prop_fdce_C_Q)         0.141    -0.633 r  clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[1]/Q
                         net (fo=7, routed)           0.189    -0.444    clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg__0[1]
    SLICE_X27Y41         LUT4 (Prop_lut4_I2_O)        0.045    -0.399 r  clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.399    clk_div_0_1inst/clk_96KHz_inst/p_0_in__0[1]
    SLICE_X27Y41         FDCE                                         r  clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         0.480     0.480    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.681 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.540    -2.142    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.828    -1.284    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.411    -2.695 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -2.140    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.111 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.914    -1.197    clk_div_0_1inst/clk_96KHz_inst/module_clk
    SLICE_X27Y41         FDCE                                         r  clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[1]/C
                         clock pessimism              0.423    -0.774    
    SLICE_X27Y41         FDCE (Hold_fdce_C_D)         0.091    -0.683    clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[1]
  -------------------------------------------------------------------
                         required time                          0.683    
                         arrival time                          -0.399    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@52.083ns period=104.167ns})
  Destination:            clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@52.083ns period=104.167ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.186ns (45.091%)  route 0.227ns (54.909%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.199ns
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    -0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         0.440     0.440    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.935 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.495    -1.440    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.559    -0.856    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.093    -1.948 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.438    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.638    -0.774    clk_div_0_1inst/clk_96KHz_inst/module_clk
    SLICE_X27Y41         FDCE                                         r  clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y41         FDCE (Prop_fdce_C_Q)         0.141    -0.633 f  clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[3]/Q
                         net (fo=5, routed)           0.227    -0.407    clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg__0[3]
    SLICE_X28Y41         LUT6 (Prop_lut6_I2_O)        0.045    -0.362 r  clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.362    clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz[0]_i_1_n_0
    SLICE_X28Y41         FDCE                                         r  clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         0.480     0.480    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.681 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.540    -2.142    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.828    -1.284    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.411    -2.695 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -2.140    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.111 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.912    -1.199    clk_div_0_1inst/clk_96KHz_inst/module_clk
    SLICE_X28Y41         FDCE                                         r  clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[0]/C
                         clock pessimism              0.461    -0.738    
    SLICE_X28Y41         FDCE (Hold_fdce_C_D)         0.092    -0.646    clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[0]
  -------------------------------------------------------------------
                         required time                          0.646    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 clk_div_0_1inst/clk_96KHz_inst/clk_96KHz_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@52.083ns period=104.167ns})
  Destination:            clk_div_0_1inst/clk_96KHz_inst/clk_96KHz_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@52.083ns period=104.167ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.273%)  route 0.191ns (50.727%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.199ns
    Source Clock Delay      (SCD):    -0.775ns
    Clock Pessimism Removal (CPR):    -0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         0.440     0.440    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.935 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.495    -1.440    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.559    -0.856    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.093    -1.948 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.438    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.637    -0.775    clk_div_0_1inst/clk_96KHz_inst/module_clk
    SLICE_X28Y41         FDCE                                         r  clk_div_0_1inst/clk_96KHz_inst/clk_96KHz_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y41         FDCE (Prop_fdce_C_Q)         0.141    -0.634 r  clk_div_0_1inst/clk_96KHz_inst/clk_96KHz_reg_reg/Q
                         net (fo=3, routed)           0.191    -0.443    clk_div_0_1inst/clk_96KHz_inst/clk_96KHz
    SLICE_X28Y41         LUT2 (Prop_lut2_I1_O)        0.045    -0.398 r  clk_div_0_1inst/clk_96KHz_inst/clk_96KHz_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.398    clk_div_0_1inst/clk_96KHz_inst/clk_96KHz_reg_i_1_n_0
    SLICE_X28Y41         FDCE                                         r  clk_div_0_1inst/clk_96KHz_inst/clk_96KHz_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         0.480     0.480    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.681 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.540    -2.142    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.828    -1.284    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.411    -2.695 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -2.140    clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.111 r  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.912    -1.199    clk_div_0_1inst/clk_96KHz_inst/module_clk
    SLICE_X28Y41         FDCE                                         r  clk_div_0_1inst/clk_96KHz_inst/clk_96KHz_reg_reg/C
                         clock pessimism              0.424    -0.775    
    SLICE_X28Y41         FDCE (Hold_fdce_C_D)         0.091    -0.684    clk_div_0_1inst/clk_96KHz_inst/clk_96KHz_reg_reg
  -------------------------------------------------------------------
                         required time                          0.684    
                         arrival time                          -0.398    
  -------------------------------------------------------------------
                         slack                                  0.286    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_1
Waveform(ns):       { 0.000 52.083 }
Period(ns):         104.167
Sources:            { clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.592         104.167     102.574    BUFGCTRL_X0Y16  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         104.167     102.918    PLLE2_ADV_X0Y2  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            1.000         104.167     103.167    SLICE_X28Y41    clk_div_0_1inst/clk_96KHz_inst/clk_96KHz_reg_reg/C
Min Period        n/a     FDCE/C             n/a            1.000         104.167     103.167    SLICE_X28Y41    clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         104.167     103.167    SLICE_X27Y41    clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         104.167     103.167    SLICE_X27Y41    clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[2]/C
Min Period        n/a     FDCE/C             n/a            1.000         104.167     103.167    SLICE_X27Y41    clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[3]/C
Min Period        n/a     FDCE/C             n/a            1.000         104.167     103.167    SLICE_X27Y41    clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[4]/C
Min Period        n/a     FDCE/C             n/a            1.000         104.167     103.167    SLICE_X28Y41    clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[5]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       104.167     55.833     PLLE2_ADV_X0Y2  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C             n/a            0.500         52.083      51.583     SLICE_X28Y41    clk_div_0_1inst/clk_96KHz_inst/clk_96KHz_reg_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         52.083      51.583     SLICE_X28Y41    clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[0]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         52.083      51.583     SLICE_X27Y41    clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[1]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         52.083      51.583     SLICE_X27Y41    clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[2]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         52.083      51.583     SLICE_X27Y41    clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[3]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         52.083      51.583     SLICE_X27Y41    clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[4]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         52.083      51.583     SLICE_X28Y41    clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[5]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         52.083      51.583     SLICE_X27Y41    clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[1]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         52.083      51.583     SLICE_X27Y41    clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[2]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         52.083      51.583     SLICE_X27Y41    clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[3]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         52.083      51.583     SLICE_X28Y41    clk_div_0_1inst/clk_96KHz_inst/clk_96KHz_reg_reg/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         52.083      51.583     SLICE_X28Y41    clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         52.083      51.583     SLICE_X28Y41    clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[5]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         52.083      51.583     SLICE_X27Y41    clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[1]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         52.083      51.583     SLICE_X27Y41    clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[2]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         52.083      51.583     SLICE_X27Y41    clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[3]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         52.083      51.583     SLICE_X27Y41    clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[4]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         52.083      51.583     SLICE_X28Y41    clk_div_0_1inst/clk_96KHz_inst/clk_96KHz_reg_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         52.083      51.583     SLICE_X28Y41    clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[0]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         52.083      51.583     SLICE_X27Y41    clk_div_0_1inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1_1
  To Clock:  clk_out1_clk_wiz_1_1

Setup :            0  Failing Endpoints,  Worst Slack      102.270ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       51.583ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             102.270ns  (required time - arrival time)
  Source:                 clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@52.083ns period=104.167ns})
  Destination:            clk_div_0_inst/clk_96KHz_inst/clk_96KHz_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@52.083ns period=104.167ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            104.167ns  (clk_out1_clk_wiz_1_1 rise@104.167ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.405ns  (logic 0.695ns (49.478%)  route 0.710ns (50.522%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.221ns = ( 101.945 - 104.167 ) 
    Source Clock Delay      (SCD):    -1.834ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.498ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.994ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         1.065     1.065    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -4.892 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.441    -3.452    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -3.371 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.573    -1.798    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.363    -5.160 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    -3.449    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -3.368 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.534    -1.834    clk_div_0_inst/clk_96KHz_inst/module_clk
    SLICE_X22Y42         FDCE                                         r  clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y42         FDCE (Prop_fdce_C_Q)         0.348    -1.486 f  clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[2]/Q
                         net (fo=6, routed)           0.594    -0.892    clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg__0[2]
    SLICE_X23Y42         LUT6 (Prop_lut6_I1_O)        0.242    -0.650 r  clk_div_0_inst/clk_96KHz_inst/clk_96KHz_reg_i_3/O
                         net (fo=1, routed)           0.116    -0.534    clk_div_0_inst/clk_96KHz_inst/p_0_in
    SLICE_X23Y42         LUT2 (Prop_lut2_I0_O)        0.105    -0.429 r  clk_div_0_inst/clk_96KHz_inst/clk_96KHz_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.429    clk_div_0_inst/clk_96KHz_inst/clk_96KHz_reg_i_1_n_0
    SLICE_X23Y42         FDCE                                         r  clk_div_0_inst/clk_96KHz_inst/clk_96KHz_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                    104.167   104.167 r  
    M21                  IBUF                         0.000   104.167 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         1.004   105.170    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    99.077 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.374   100.450    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077   100.527 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.462   101.989    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    98.822 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   100.452    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077   100.529 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.416   101.945    clk_div_0_inst/clk_96KHz_inst/module_clk
    SLICE_X23Y42         FDCE                                         r  clk_div_0_inst/clk_96KHz_inst/clk_96KHz_reg_reg/C
                         clock pessimism              0.364   102.309    
                         clock uncertainty           -0.498   101.811    
    SLICE_X23Y42         FDCE (Setup_fdce_C_D)        0.030   101.841    clk_div_0_inst/clk_96KHz_inst/clk_96KHz_reg_reg
  -------------------------------------------------------------------
                         required time                        101.841    
                         arrival time                           0.429    
  -------------------------------------------------------------------
                         slack                                102.270    

Slack (MET) :             102.455ns  (required time - arrival time)
  Source:                 clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@52.083ns period=104.167ns})
  Destination:            clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@52.083ns period=104.167ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            104.167ns  (clk_out1_clk_wiz_1_1 rise@104.167ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.223ns  (logic 0.484ns (39.585%)  route 0.739ns (60.415%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.221ns = ( 101.945 - 104.167 ) 
    Source Clock Delay      (SCD):    -1.834ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.498ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.994ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         1.065     1.065    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -4.892 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.441    -3.452    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -3.371 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.573    -1.798    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.363    -5.160 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    -3.449    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -3.368 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.534    -1.834    clk_div_0_inst/clk_96KHz_inst/module_clk
    SLICE_X23Y42         FDCE                                         r  clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y42         FDCE (Prop_fdce_C_Q)         0.379    -1.455 r  clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[0]/Q
                         net (fo=7, routed)           0.739    -0.716    clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg__0[0]
    SLICE_X22Y42         LUT6 (Prop_lut6_I4_O)        0.105    -0.611 r  clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.611    clk_div_0_inst/clk_96KHz_inst/p_0_in__0[5]
    SLICE_X22Y42         FDCE                                         r  clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                    104.167   104.167 r  
    M21                  IBUF                         0.000   104.167 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         1.004   105.170    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    99.077 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.374   100.450    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077   100.527 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.462   101.989    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    98.822 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   100.452    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077   100.529 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.416   101.945    clk_div_0_inst/clk_96KHz_inst/module_clk
    SLICE_X22Y42         FDCE                                         r  clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[5]/C
                         clock pessimism              0.364   102.309    
                         clock uncertainty           -0.498   101.811    
    SLICE_X22Y42         FDCE (Setup_fdce_C_D)        0.033   101.844    clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[5]
  -------------------------------------------------------------------
                         required time                        101.844    
                         arrival time                           0.611    
  -------------------------------------------------------------------
                         slack                                102.455    

Slack (MET) :             102.463ns  (required time - arrival time)
  Source:                 clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@52.083ns period=104.167ns})
  Destination:            clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@52.083ns period=104.167ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            104.167ns  (clk_out1_clk_wiz_1_1 rise@104.167ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.235ns  (logic 0.484ns (39.190%)  route 0.751ns (60.810%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.221ns = ( 101.945 - 104.167 ) 
    Source Clock Delay      (SCD):    -1.834ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.498ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.994ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         1.065     1.065    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -4.892 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.441    -3.452    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -3.371 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.573    -1.798    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.363    -5.160 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    -3.449    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -3.368 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.534    -1.834    clk_div_0_inst/clk_96KHz_inst/module_clk
    SLICE_X22Y42         FDCE                                         r  clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y42         FDCE (Prop_fdce_C_Q)         0.379    -1.455 f  clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[4]/Q
                         net (fo=7, routed)           0.751    -0.704    clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg__0[4]
    SLICE_X22Y42         LUT4 (Prop_lut4_I1_O)        0.105    -0.599 r  clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.599    clk_div_0_inst/clk_96KHz_inst/p_0_in__0[1]
    SLICE_X22Y42         FDCE                                         r  clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                    104.167   104.167 r  
    M21                  IBUF                         0.000   104.167 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         1.004   105.170    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    99.077 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.374   100.450    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077   100.527 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.462   101.989    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    98.822 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   100.452    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077   100.529 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.416   101.945    clk_div_0_inst/clk_96KHz_inst/module_clk
    SLICE_X22Y42         FDCE                                         r  clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[1]/C
                         clock pessimism              0.388   102.333    
                         clock uncertainty           -0.498   101.835    
    SLICE_X22Y42         FDCE (Setup_fdce_C_D)        0.030   101.865    clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[1]
  -------------------------------------------------------------------
                         required time                        101.865    
                         arrival time                           0.599    
  -------------------------------------------------------------------
                         slack                                102.463    

Slack (MET) :             102.471ns  (required time - arrival time)
  Source:                 clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@52.083ns period=104.167ns})
  Destination:            clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@52.083ns period=104.167ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            104.167ns  (clk_out1_clk_wiz_1_1 rise@104.167ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.229ns  (logic 0.484ns (39.376%)  route 0.745ns (60.624%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.221ns = ( 101.945 - 104.167 ) 
    Source Clock Delay      (SCD):    -1.834ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.498ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.994ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         1.065     1.065    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -4.892 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.441    -3.452    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -3.371 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.573    -1.798    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.363    -5.160 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    -3.449    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -3.368 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.534    -1.834    clk_div_0_inst/clk_96KHz_inst/module_clk
    SLICE_X22Y42         FDCE                                         r  clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y42         FDCE (Prop_fdce_C_Q)         0.379    -1.455 r  clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[1]/Q
                         net (fo=7, routed)           0.745    -0.710    clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg__0[1]
    SLICE_X22Y42         LUT6 (Prop_lut6_I3_O)        0.105    -0.605 r  clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.605    clk_div_0_inst/clk_96KHz_inst/p_0_in__0[4]
    SLICE_X22Y42         FDCE                                         r  clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                    104.167   104.167 r  
    M21                  IBUF                         0.000   104.167 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         1.004   105.170    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    99.077 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.374   100.450    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077   100.527 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.462   101.989    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    98.822 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   100.452    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077   100.529 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.416   101.945    clk_div_0_inst/clk_96KHz_inst/module_clk
    SLICE_X22Y42         FDCE                                         r  clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[4]/C
                         clock pessimism              0.388   102.333    
                         clock uncertainty           -0.498   101.835    
    SLICE_X22Y42         FDCE (Setup_fdce_C_D)        0.032   101.867    clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[4]
  -------------------------------------------------------------------
                         required time                        101.867    
                         arrival time                           0.605    
  -------------------------------------------------------------------
                         slack                                102.471    

Slack (MET) :             102.473ns  (required time - arrival time)
  Source:                 clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@52.083ns period=104.167ns})
  Destination:            clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@52.083ns period=104.167ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            104.167ns  (clk_out1_clk_wiz_1_1 rise@104.167ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.227ns  (logic 0.484ns (39.440%)  route 0.743ns (60.560%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.221ns = ( 101.945 - 104.167 ) 
    Source Clock Delay      (SCD):    -1.834ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.498ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.994ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         1.065     1.065    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -4.892 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.441    -3.452    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -3.371 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.573    -1.798    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.363    -5.160 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    -3.449    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -3.368 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.534    -1.834    clk_div_0_inst/clk_96KHz_inst/module_clk
    SLICE_X22Y42         FDCE                                         r  clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y42         FDCE (Prop_fdce_C_Q)         0.379    -1.455 f  clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[4]/Q
                         net (fo=7, routed)           0.743    -0.712    clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg__0[4]
    SLICE_X22Y42         LUT6 (Prop_lut6_I1_O)        0.105    -0.607 r  clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.607    clk_div_0_inst/clk_96KHz_inst/p_0_in__0[3]
    SLICE_X22Y42         FDCE                                         r  clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                    104.167   104.167 r  
    M21                  IBUF                         0.000   104.167 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         1.004   105.170    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    99.077 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.374   100.450    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077   100.527 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.462   101.989    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    98.822 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   100.452    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077   100.529 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.416   101.945    clk_div_0_inst/clk_96KHz_inst/module_clk
    SLICE_X22Y42         FDCE                                         r  clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[3]/C
                         clock pessimism              0.388   102.333    
                         clock uncertainty           -0.498   101.835    
    SLICE_X22Y42         FDCE (Setup_fdce_C_D)        0.032   101.867    clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[3]
  -------------------------------------------------------------------
                         required time                        101.867    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                102.473    

Slack (MET) :             102.483ns  (required time - arrival time)
  Source:                 clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@52.083ns period=104.167ns})
  Destination:            clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@52.083ns period=104.167ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            104.167ns  (clk_out1_clk_wiz_1_1 rise@104.167ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.194ns  (logic 0.590ns (49.434%)  route 0.604ns (50.566%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.221ns = ( 101.945 - 104.167 ) 
    Source Clock Delay      (SCD):    -1.834ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.498ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.994ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         1.065     1.065    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -4.892 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.441    -3.452    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -3.371 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.573    -1.798    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.363    -5.160 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    -3.449    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -3.368 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.534    -1.834    clk_div_0_inst/clk_96KHz_inst/module_clk
    SLICE_X22Y42         FDCE                                         r  clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y42         FDCE (Prop_fdce_C_Q)         0.348    -1.486 f  clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[2]/Q
                         net (fo=6, routed)           0.604    -0.882    clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg__0[2]
    SLICE_X23Y42         LUT6 (Prop_lut6_I4_O)        0.242    -0.640 r  clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.640    clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz[0]_i_1_n_0
    SLICE_X23Y42         FDCE                                         r  clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                    104.167   104.167 r  
    M21                  IBUF                         0.000   104.167 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         1.004   105.170    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    99.077 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.374   100.450    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077   100.527 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.462   101.989    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    98.822 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   100.452    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077   100.529 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.416   101.945    clk_div_0_inst/clk_96KHz_inst/module_clk
    SLICE_X23Y42         FDCE                                         r  clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[0]/C
                         clock pessimism              0.364   102.309    
                         clock uncertainty           -0.498   101.811    
    SLICE_X23Y42         FDCE (Setup_fdce_C_D)        0.032   101.843    clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[0]
  -------------------------------------------------------------------
                         required time                        101.843    
                         arrival time                           0.640    
  -------------------------------------------------------------------
                         slack                                102.483    

Slack (MET) :             102.488ns  (required time - arrival time)
  Source:                 clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@52.083ns period=104.167ns})
  Destination:            clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@52.083ns period=104.167ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            104.167ns  (clk_out1_clk_wiz_1_1 rise@104.167ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.249ns  (logic 0.498ns (39.872%)  route 0.751ns (60.128%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.221ns = ( 101.945 - 104.167 ) 
    Source Clock Delay      (SCD):    -1.834ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.498ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.994ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         1.065     1.065    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -4.892 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.441    -3.452    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -3.371 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.573    -1.798    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.363    -5.160 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    -3.449    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -3.368 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.534    -1.834    clk_div_0_inst/clk_96KHz_inst/module_clk
    SLICE_X22Y42         FDCE                                         r  clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y42         FDCE (Prop_fdce_C_Q)         0.379    -1.455 f  clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[4]/Q
                         net (fo=7, routed)           0.751    -0.704    clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg__0[4]
    SLICE_X22Y42         LUT5 (Prop_lut5_I1_O)        0.119    -0.585 r  clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.585    clk_div_0_inst/clk_96KHz_inst/p_0_in__0[2]
    SLICE_X22Y42         FDCE                                         r  clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                    104.167   104.167 r  
    M21                  IBUF                         0.000   104.167 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         1.004   105.170    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    99.077 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.374   100.450    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077   100.527 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.462   101.989    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    98.822 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   100.452    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077   100.529 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.416   101.945    clk_div_0_inst/clk_96KHz_inst/module_clk
    SLICE_X22Y42         FDCE                                         r  clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[2]/C
                         clock pessimism              0.388   102.333    
                         clock uncertainty           -0.498   101.835    
    SLICE_X22Y42         FDCE (Setup_fdce_C_D)        0.069   101.904    clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[2]
  -------------------------------------------------------------------
                         required time                        101.904    
                         arrival time                           0.585    
  -------------------------------------------------------------------
                         slack                                102.488    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@52.083ns period=104.167ns})
  Destination:            clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@52.083ns period=104.167ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.186ns (71.839%)  route 0.073ns (28.161%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.196ns
    Source Clock Delay      (SCD):    -0.773ns
    Clock Pessimism Removal (CPR):    -0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         0.440     0.440    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.935 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.495    -1.440    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.641    -0.773    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.343    -2.116 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.677    -1.438    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.639    -0.773    clk_div_0_inst/clk_96KHz_inst/module_clk
    SLICE_X22Y42         FDCE                                         r  clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y42         FDCE (Prop_fdce_C_Q)         0.141    -0.632 f  clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[4]/Q
                         net (fo=7, routed)           0.073    -0.559    clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg__0[4]
    SLICE_X23Y42         LUT6 (Prop_lut6_I1_O)        0.045    -0.514 r  clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.514    clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz[0]_i_1_n_0
    SLICE_X23Y42         FDCE                                         r  clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         0.480     0.480    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.681 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.540    -2.142    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.915    -1.197    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.674    -2.871 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.732    -2.140    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.111 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.915    -1.196    clk_div_0_inst/clk_96KHz_inst/module_clk
    SLICE_X23Y42         FDCE                                         r  clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[0]/C
                         clock pessimism              0.436    -0.760    
    SLICE_X23Y42         FDCE (Hold_fdce_C_D)         0.092    -0.668    clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[0]
  -------------------------------------------------------------------
                         required time                          0.668    
                         arrival time                          -0.514    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@52.083ns period=104.167ns})
  Destination:            clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@52.083ns period=104.167ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.519%)  route 0.098ns (34.481%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.196ns
    Source Clock Delay      (SCD):    -0.773ns
    Clock Pessimism Removal (CPR):    -0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         0.440     0.440    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.935 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.495    -1.440    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.641    -0.773    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.343    -2.116 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.677    -1.438    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.639    -0.773    clk_div_0_inst/clk_96KHz_inst/module_clk
    SLICE_X23Y42         FDCE                                         r  clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y42         FDCE (Prop_fdce_C_Q)         0.141    -0.632 r  clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[0]/Q
                         net (fo=7, routed)           0.098    -0.534    clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg__0[0]
    SLICE_X22Y42         LUT6 (Prop_lut6_I4_O)        0.045    -0.489 r  clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.489    clk_div_0_inst/clk_96KHz_inst/p_0_in__0[4]
    SLICE_X22Y42         FDCE                                         r  clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         0.480     0.480    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.681 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.540    -2.142    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.915    -1.197    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.674    -2.871 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.732    -2.140    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.111 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.915    -1.196    clk_div_0_inst/clk_96KHz_inst/module_clk
    SLICE_X22Y42         FDCE                                         r  clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[4]/C
                         clock pessimism              0.436    -0.760    
    SLICE_X22Y42         FDCE (Hold_fdce_C_D)         0.092    -0.668    clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[4]
  -------------------------------------------------------------------
                         required time                          0.668    
                         arrival time                          -0.489    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@52.083ns period=104.167ns})
  Destination:            clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@52.083ns period=104.167ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.227ns (67.740%)  route 0.108ns (32.260%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.196ns
    Source Clock Delay      (SCD):    -0.773ns
    Clock Pessimism Removal (CPR):    -0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         0.440     0.440    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.935 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.495    -1.440    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.641    -0.773    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.343    -2.116 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.677    -1.438    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.639    -0.773    clk_div_0_inst/clk_96KHz_inst/module_clk
    SLICE_X22Y42         FDCE                                         r  clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y42         FDCE (Prop_fdce_C_Q)         0.128    -0.645 r  clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[2]/Q
                         net (fo=6, routed)           0.108    -0.537    clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg__0[2]
    SLICE_X22Y42         LUT6 (Prop_lut6_I5_O)        0.099    -0.438 r  clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.438    clk_div_0_inst/clk_96KHz_inst/p_0_in__0[3]
    SLICE_X22Y42         FDCE                                         r  clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         0.480     0.480    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.681 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.540    -2.142    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.915    -1.197    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.674    -2.871 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.732    -2.140    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.111 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.915    -1.196    clk_div_0_inst/clk_96KHz_inst/module_clk
    SLICE_X22Y42         FDCE                                         r  clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[3]/C
                         clock pessimism              0.423    -0.773    
    SLICE_X22Y42         FDCE (Hold_fdce_C_D)         0.092    -0.681    clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[3]
  -------------------------------------------------------------------
                         required time                          0.681    
                         arrival time                          -0.438    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@52.083ns period=104.167ns})
  Destination:            clk_div_0_inst/clk_96KHz_inst/clk_96KHz_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@52.083ns period=104.167ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.231ns (65.681%)  route 0.121ns (34.319%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.196ns
    Source Clock Delay      (SCD):    -0.773ns
    Clock Pessimism Removal (CPR):    -0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         0.440     0.440    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.935 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.495    -1.440    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.641    -0.773    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.343    -2.116 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.677    -1.438    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.639    -0.773    clk_div_0_inst/clk_96KHz_inst/module_clk
    SLICE_X22Y42         FDCE                                         r  clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y42         FDCE (Prop_fdce_C_Q)         0.141    -0.632 f  clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[3]/Q
                         net (fo=5, routed)           0.071    -0.561    clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg__0[3]
    SLICE_X23Y42         LUT6 (Prop_lut6_I3_O)        0.045    -0.516 r  clk_div_0_inst/clk_96KHz_inst/clk_96KHz_reg_i_3/O
                         net (fo=1, routed)           0.050    -0.466    clk_div_0_inst/clk_96KHz_inst/p_0_in
    SLICE_X23Y42         LUT2 (Prop_lut2_I0_O)        0.045    -0.421 r  clk_div_0_inst/clk_96KHz_inst/clk_96KHz_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.421    clk_div_0_inst/clk_96KHz_inst/clk_96KHz_reg_i_1_n_0
    SLICE_X23Y42         FDCE                                         r  clk_div_0_inst/clk_96KHz_inst/clk_96KHz_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         0.480     0.480    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.681 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.540    -2.142    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.915    -1.197    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.674    -2.871 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.732    -2.140    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.111 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.915    -1.196    clk_div_0_inst/clk_96KHz_inst/module_clk
    SLICE_X23Y42         FDCE                                         r  clk_div_0_inst/clk_96KHz_inst/clk_96KHz_reg_reg/C
                         clock pessimism              0.436    -0.760    
    SLICE_X23Y42         FDCE (Hold_fdce_C_D)         0.091    -0.669    clk_div_0_inst/clk_96KHz_inst/clk_96KHz_reg_reg
  -------------------------------------------------------------------
                         required time                          0.669    
                         arrival time                          -0.421    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@52.083ns period=104.167ns})
  Destination:            clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@52.083ns period=104.167ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.187ns (50.015%)  route 0.187ns (49.985%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.196ns
    Source Clock Delay      (SCD):    -0.773ns
    Clock Pessimism Removal (CPR):    -0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         0.440     0.440    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.935 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.495    -1.440    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.641    -0.773    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.343    -2.116 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.677    -1.438    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.639    -0.773    clk_div_0_inst/clk_96KHz_inst/module_clk
    SLICE_X23Y42         FDCE                                         r  clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y42         FDCE (Prop_fdce_C_Q)         0.141    -0.632 r  clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[0]/Q
                         net (fo=7, routed)           0.187    -0.445    clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg__0[0]
    SLICE_X22Y42         LUT5 (Prop_lut5_I3_O)        0.046    -0.399 r  clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.399    clk_div_0_inst/clk_96KHz_inst/p_0_in__0[2]
    SLICE_X22Y42         FDCE                                         r  clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         0.480     0.480    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.681 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.540    -2.142    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.915    -1.197    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.674    -2.871 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.732    -2.140    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.111 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.915    -1.196    clk_div_0_inst/clk_96KHz_inst/module_clk
    SLICE_X22Y42         FDCE                                         r  clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[2]/C
                         clock pessimism              0.436    -0.760    
    SLICE_X22Y42         FDCE (Hold_fdce_C_D)         0.107    -0.653    clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[2]
  -------------------------------------------------------------------
                         required time                          0.653    
                         arrival time                          -0.399    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@52.083ns period=104.167ns})
  Destination:            clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@52.083ns period=104.167ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.718%)  route 0.174ns (48.282%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.196ns
    Source Clock Delay      (SCD):    -0.773ns
    Clock Pessimism Removal (CPR):    -0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         0.440     0.440    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.935 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.495    -1.440    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.641    -0.773    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.343    -2.116 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.677    -1.438    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.639    -0.773    clk_div_0_inst/clk_96KHz_inst/module_clk
    SLICE_X22Y42         FDCE                                         r  clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y42         FDCE (Prop_fdce_C_Q)         0.141    -0.632 r  clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[1]/Q
                         net (fo=7, routed)           0.174    -0.459    clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg__0[1]
    SLICE_X22Y42         LUT6 (Prop_lut6_I3_O)        0.045    -0.414 r  clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.414    clk_div_0_inst/clk_96KHz_inst/p_0_in__0[5]
    SLICE_X22Y42         FDCE                                         r  clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         0.480     0.480    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.681 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.540    -2.142    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.915    -1.197    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.674    -2.871 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.732    -2.140    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.111 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.915    -1.196    clk_div_0_inst/clk_96KHz_inst/module_clk
    SLICE_X22Y42         FDCE                                         r  clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[5]/C
                         clock pessimism              0.423    -0.773    
    SLICE_X22Y42         FDCE (Hold_fdce_C_D)         0.092    -0.681    clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[5]
  -------------------------------------------------------------------
                         required time                          0.681    
                         arrival time                          -0.414    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@52.083ns period=104.167ns})
  Destination:            clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@52.083ns period=104.167ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.881%)  route 0.187ns (50.119%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.196ns
    Source Clock Delay      (SCD):    -0.773ns
    Clock Pessimism Removal (CPR):    -0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         0.440     0.440    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.935 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.495    -1.440    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.641    -0.773    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.343    -2.116 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.677    -1.438    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.412 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.639    -0.773    clk_div_0_inst/clk_96KHz_inst/module_clk
    SLICE_X23Y42         FDCE                                         r  clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y42         FDCE (Prop_fdce_C_Q)         0.141    -0.632 r  clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[0]/Q
                         net (fo=7, routed)           0.187    -0.445    clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg__0[0]
    SLICE_X22Y42         LUT4 (Prop_lut4_I3_O)        0.045    -0.400 r  clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.400    clk_div_0_inst/clk_96KHz_inst/p_0_in__0[1]
    SLICE_X22Y42         FDCE                                         r  clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         0.480     0.480    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.681 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.540    -2.142    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.915    -1.197    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.674    -2.871 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.732    -2.140    clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.111 r  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.915    -1.196    clk_div_0_inst/clk_96KHz_inst/module_clk
    SLICE_X22Y42         FDCE                                         r  clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[1]/C
                         clock pessimism              0.436    -0.760    
    SLICE_X22Y42         FDCE (Hold_fdce_C_D)         0.091    -0.669    clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[1]
  -------------------------------------------------------------------
                         required time                          0.669    
                         arrival time                          -0.400    
  -------------------------------------------------------------------
                         slack                                  0.269    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_1_1
Waveform(ns):       { 0.000 52.083 }
Period(ns):         104.167
Sources:            { clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.592         104.167     102.574    BUFGCTRL_X0Y17  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         104.167     102.918    PLLE2_ADV_X0Y3  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            1.000         104.167     103.167    SLICE_X23Y42    clk_div_0_inst/clk_96KHz_inst/clk_96KHz_reg_reg/C
Min Period        n/a     FDCE/C             n/a            1.000         104.167     103.167    SLICE_X23Y42    clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         104.167     103.167    SLICE_X22Y42    clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         104.167     103.167    SLICE_X22Y42    clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[2]/C
Min Period        n/a     FDCE/C             n/a            1.000         104.167     103.167    SLICE_X22Y42    clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[3]/C
Min Period        n/a     FDCE/C             n/a            1.000         104.167     103.167    SLICE_X22Y42    clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[4]/C
Min Period        n/a     FDCE/C             n/a            1.000         104.167     103.167    SLICE_X22Y42    clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[5]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       104.167     55.833     PLLE2_ADV_X0Y3  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C             n/a            0.500         52.083      51.583     SLICE_X23Y42    clk_div_0_inst/clk_96KHz_inst/clk_96KHz_reg_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         52.083      51.583     SLICE_X23Y42    clk_div_0_inst/clk_96KHz_inst/clk_96KHz_reg_reg/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         52.083      51.583     SLICE_X23Y42    clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[0]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         52.083      51.583     SLICE_X23Y42    clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[0]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         52.083      51.583     SLICE_X22Y42    clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[1]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         52.083      51.583     SLICE_X22Y42    clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[1]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         52.083      51.583     SLICE_X22Y42    clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[2]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         52.083      51.583     SLICE_X22Y42    clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[2]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         52.083      51.583     SLICE_X22Y42    clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[3]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         52.083      51.583     SLICE_X22Y42    clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[3]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         52.083      51.583     SLICE_X23Y42    clk_div_0_inst/clk_96KHz_inst/clk_96KHz_reg_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         52.083      51.583     SLICE_X23Y42    clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[0]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         52.083      51.583     SLICE_X22Y42    clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[1]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         52.083      51.583     SLICE_X22Y42    clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[2]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         52.083      51.583     SLICE_X22Y42    clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[3]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         52.083      51.583     SLICE_X22Y42    clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[4]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         52.083      51.583     SLICE_X22Y42    clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[5]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         52.083      51.583     SLICE_X23Y42    clk_div_0_inst/clk_96KHz_inst/clk_96KHz_reg_reg/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         52.083      51.583     SLICE_X23Y42    clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         52.083      51.583     SLICE_X22Y42    clk_div_0_inst/clk_96KHz_inst/cnt_9_6MHz_to_96KHz_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_2
  To Clock:  clk_out1_clk_wiz_2

Setup :            0  Failing Endpoints,  Worst Slack      154.313ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             154.313ns  (required time - arrival time)
  Source:                 clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@78.125ns period=156.250ns})
  Destination:            clk_div_1_1inst/clk_64KHz_inst/clk_64KHz_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@78.125ns period=156.250ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            156.250ns  (clk_out1_clk_wiz_2 rise@156.250ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        1.813ns  (logic 0.695ns (38.343%)  route 1.118ns (61.657%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.238ns = ( 154.012 - 156.250 ) 
    Source Clock Delay      (SCD):    -1.854ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.248ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         1.065     1.065    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -4.892 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.441    -3.452    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081    -3.371 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.424    -1.947    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.943    -4.890 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439    -3.452    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.371 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.517    -1.854    clk_div_1_1inst/clk_64KHz_inst/module_clk
    SLICE_X37Y32         FDCE                                         r  clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y32         FDCE (Prop_fdce_C_Q)         0.348    -1.506 f  clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[2]/Q
                         net (fo=6, routed)           0.891    -0.615    clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg__0[2]
    SLICE_X36Y32         LUT6 (Prop_lut6_I1_O)        0.242    -0.373 r  clk_div_1_1inst/clk_64KHz_inst/clk_64KHz_reg_i_3/O
                         net (fo=1, routed)           0.227    -0.146    clk_div_1_1inst/clk_64KHz_inst/p_0_in
    SLICE_X35Y32         LUT2 (Prop_lut2_I0_O)        0.105    -0.041 r  clk_div_1_1inst/clk_64KHz_inst/clk_64KHz_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.041    clk_div_1_1inst/clk_64KHz_inst/clk_64KHz_reg_i_1_n_0
    SLICE_X35Y32         FDCE                                         r  clk_div_1_1inst/clk_64KHz_inst/clk_64KHz_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                    156.250   156.250 r  
    M21                  IBUF                         0.000   156.250 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         1.004   157.254    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093   151.160 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.374   152.534    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077   152.611 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.319   153.930    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.766   151.163 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371   152.534    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   152.611 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.401   154.012    clk_div_1_1inst/clk_64KHz_inst/module_clk
    SLICE_X35Y32         FDCE                                         r  clk_div_1_1inst/clk_64KHz_inst/clk_64KHz_reg_reg/C
                         clock pessimism              0.360   154.371    
                         clock uncertainty           -0.129   154.242    
    SLICE_X35Y32         FDCE (Setup_fdce_C_D)        0.030   154.272    clk_div_1_1inst/clk_64KHz_inst/clk_64KHz_reg_reg
  -------------------------------------------------------------------
                         required time                        154.272    
                         arrival time                           0.041    
  -------------------------------------------------------------------
                         slack                                154.313    

Slack (MET) :             154.848ns  (required time - arrival time)
  Source:                 clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@78.125ns period=156.250ns})
  Destination:            clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@78.125ns period=156.250ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            156.250ns  (clk_out1_clk_wiz_2 rise@156.250ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        1.342ns  (logic 0.600ns (44.717%)  route 0.742ns (55.283%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.238ns = ( 154.012 - 156.250 ) 
    Source Clock Delay      (SCD):    -1.854ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.248ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         1.065     1.065    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -4.892 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.441    -3.452    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081    -3.371 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.424    -1.947    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.943    -4.890 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439    -3.452    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.371 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.517    -1.854    clk_div_1_1inst/clk_64KHz_inst/module_clk
    SLICE_X37Y32         FDCE                                         r  clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y32         FDCE (Prop_fdce_C_Q)         0.348    -1.506 r  clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[2]/Q
                         net (fo=6, routed)           0.742    -0.764    clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg__0[2]
    SLICE_X37Y32         LUT5 (Prop_lut5_I4_O)        0.252    -0.512 r  clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.512    clk_div_1_1inst/clk_64KHz_inst/p_0_in__0[2]
    SLICE_X37Y32         FDCE                                         r  clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                    156.250   156.250 r  
    M21                  IBUF                         0.000   156.250 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         1.004   157.254    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093   151.160 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.374   152.534    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077   152.611 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.319   153.930    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.766   151.163 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371   152.534    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   152.611 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.401   154.012    clk_div_1_1inst/clk_64KHz_inst/module_clk
    SLICE_X37Y32         FDCE                                         r  clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[2]/C
                         clock pessimism              0.385   154.396    
                         clock uncertainty           -0.129   154.267    
    SLICE_X37Y32         FDCE (Setup_fdce_C_D)        0.069   154.336    clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[2]
  -------------------------------------------------------------------
                         required time                        154.336    
                         arrival time                           0.512    
  -------------------------------------------------------------------
                         slack                                154.848    

Slack (MET) :             154.905ns  (required time - arrival time)
  Source:                 clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@78.125ns period=156.250ns})
  Destination:            clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@78.125ns period=156.250ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            156.250ns  (clk_out1_clk_wiz_2 rise@156.250ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        1.222ns  (logic 0.484ns (39.593%)  route 0.738ns (60.407%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.238ns = ( 154.012 - 156.250 ) 
    Source Clock Delay      (SCD):    -1.854ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.248ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         1.065     1.065    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -4.892 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.441    -3.452    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081    -3.371 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.424    -1.947    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.943    -4.890 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439    -3.452    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.371 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.517    -1.854    clk_div_1_1inst/clk_64KHz_inst/module_clk
    SLICE_X37Y32         FDCE                                         r  clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y32         FDCE (Prop_fdce_C_Q)         0.379    -1.475 f  clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[3]/Q
                         net (fo=5, routed)           0.738    -0.736    clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg__0[3]
    SLICE_X36Y32         LUT6 (Prop_lut6_I2_O)        0.105    -0.631 r  clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.631    clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz[0]_i_1_n_0
    SLICE_X36Y32         FDCE                                         r  clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                    156.250   156.250 r  
    M21                  IBUF                         0.000   156.250 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         1.004   157.254    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093   151.160 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.374   152.534    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077   152.611 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.319   153.930    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.766   151.163 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371   152.534    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   152.611 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.401   154.012    clk_div_1_1inst/clk_64KHz_inst/module_clk
    SLICE_X36Y32         FDCE                                         r  clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[0]/C
                         clock pessimism              0.361   154.372    
                         clock uncertainty           -0.129   154.243    
    SLICE_X36Y32         FDCE (Setup_fdce_C_D)        0.030   154.273    clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[0]
  -------------------------------------------------------------------
                         required time                        154.273    
                         arrival time                           0.631    
  -------------------------------------------------------------------
                         slack                                154.905    

Slack (MET) :             154.925ns  (required time - arrival time)
  Source:                 clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@78.125ns period=156.250ns})
  Destination:            clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@78.125ns period=156.250ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            156.250ns  (clk_out1_clk_wiz_2 rise@156.250ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        1.226ns  (logic 0.484ns (39.488%)  route 0.742ns (60.512%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.238ns = ( 154.012 - 156.250 ) 
    Source Clock Delay      (SCD):    -1.854ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.248ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         1.065     1.065    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -4.892 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.441    -3.452    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081    -3.371 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.424    -1.947    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.943    -4.890 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439    -3.452    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.371 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.517    -1.854    clk_div_1_1inst/clk_64KHz_inst/module_clk
    SLICE_X37Y32         FDCE                                         r  clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y32         FDCE (Prop_fdce_C_Q)         0.379    -1.475 f  clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[4]/Q
                         net (fo=7, routed)           0.742    -0.733    clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg__0[4]
    SLICE_X37Y32         LUT4 (Prop_lut4_I1_O)        0.105    -0.628 r  clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.628    clk_div_1_1inst/clk_64KHz_inst/p_0_in__0[1]
    SLICE_X37Y32         FDCE                                         r  clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                    156.250   156.250 r  
    M21                  IBUF                         0.000   156.250 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         1.004   157.254    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093   151.160 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.374   152.534    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077   152.611 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.319   153.930    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.766   151.163 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371   152.534    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   152.611 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.401   154.012    clk_div_1_1inst/clk_64KHz_inst/module_clk
    SLICE_X37Y32         FDCE                                         r  clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[1]/C
                         clock pessimism              0.385   154.396    
                         clock uncertainty           -0.129   154.267    
    SLICE_X37Y32         FDCE (Setup_fdce_C_D)        0.030   154.297    clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[1]
  -------------------------------------------------------------------
                         required time                        154.297    
                         arrival time                           0.628    
  -------------------------------------------------------------------
                         slack                                154.925    

Slack (MET) :             154.927ns  (required time - arrival time)
  Source:                 clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@78.125ns period=156.250ns})
  Destination:            clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@78.125ns period=156.250ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            156.250ns  (clk_out1_clk_wiz_2 rise@156.250ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        1.226ns  (logic 0.484ns (39.488%)  route 0.742ns (60.512%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.238ns = ( 154.012 - 156.250 ) 
    Source Clock Delay      (SCD):    -1.854ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.248ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         1.065     1.065    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -4.892 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.441    -3.452    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081    -3.371 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.424    -1.947    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.943    -4.890 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439    -3.452    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.371 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.517    -1.854    clk_div_1_1inst/clk_64KHz_inst/module_clk
    SLICE_X37Y32         FDCE                                         r  clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y32         FDCE (Prop_fdce_C_Q)         0.379    -1.475 f  clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[4]/Q
                         net (fo=7, routed)           0.742    -0.733    clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg__0[4]
    SLICE_X37Y32         LUT6 (Prop_lut6_I1_O)        0.105    -0.628 r  clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.628    clk_div_1_1inst/clk_64KHz_inst/p_0_in__0[3]
    SLICE_X37Y32         FDCE                                         r  clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                    156.250   156.250 r  
    M21                  IBUF                         0.000   156.250 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         1.004   157.254    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093   151.160 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.374   152.534    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077   152.611 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.319   153.930    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.766   151.163 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371   152.534    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   152.611 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.401   154.012    clk_div_1_1inst/clk_64KHz_inst/module_clk
    SLICE_X37Y32         FDCE                                         r  clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[3]/C
                         clock pessimism              0.385   154.396    
                         clock uncertainty           -0.129   154.267    
    SLICE_X37Y32         FDCE (Setup_fdce_C_D)        0.032   154.299    clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[3]
  -------------------------------------------------------------------
                         required time                        154.299    
                         arrival time                           0.628    
  -------------------------------------------------------------------
                         slack                                154.927    

Slack (MET) :             155.038ns  (required time - arrival time)
  Source:                 clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@78.125ns period=156.250ns})
  Destination:            clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@78.125ns period=156.250ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            156.250ns  (clk_out1_clk_wiz_2 rise@156.250ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        1.092ns  (logic 0.484ns (44.317%)  route 0.608ns (55.683%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.238ns = ( 154.012 - 156.250 ) 
    Source Clock Delay      (SCD):    -1.854ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.248ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         1.065     1.065    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -4.892 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.441    -3.452    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081    -3.371 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.424    -1.947    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.943    -4.890 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439    -3.452    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.371 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.517    -1.854    clk_div_1_1inst/clk_64KHz_inst/module_clk
    SLICE_X36Y32         FDCE                                         r  clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDCE (Prop_fdce_C_Q)         0.379    -1.475 r  clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[0]/Q
                         net (fo=7, routed)           0.608    -0.867    clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg__0[0]
    SLICE_X37Y32         LUT6 (Prop_lut6_I4_O)        0.105    -0.762 r  clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.762    clk_div_1_1inst/clk_64KHz_inst/p_0_in__0[5]
    SLICE_X37Y32         FDCE                                         r  clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                    156.250   156.250 r  
    M21                  IBUF                         0.000   156.250 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         1.004   157.254    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093   151.160 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.374   152.534    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077   152.611 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.319   153.930    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.766   151.163 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371   152.534    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   152.611 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.401   154.012    clk_div_1_1inst/clk_64KHz_inst/module_clk
    SLICE_X37Y32         FDCE                                         r  clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[5]/C
                         clock pessimism              0.361   154.372    
                         clock uncertainty           -0.129   154.243    
    SLICE_X37Y32         FDCE (Setup_fdce_C_D)        0.033   154.276    clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[5]
  -------------------------------------------------------------------
                         required time                        154.276    
                         arrival time                           0.762    
  -------------------------------------------------------------------
                         slack                                155.038    

Slack (MET) :             155.041ns  (required time - arrival time)
  Source:                 clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@78.125ns period=156.250ns})
  Destination:            clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@78.125ns period=156.250ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            156.250ns  (clk_out1_clk_wiz_2 rise@156.250ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        1.088ns  (logic 0.484ns (44.480%)  route 0.604ns (55.520%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.238ns = ( 154.012 - 156.250 ) 
    Source Clock Delay      (SCD):    -1.854ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.248ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         1.065     1.065    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -4.892 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.441    -3.452    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081    -3.371 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.424    -1.947    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.943    -4.890 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439    -3.452    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.371 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.517    -1.854    clk_div_1_1inst/clk_64KHz_inst/module_clk
    SLICE_X36Y32         FDCE                                         r  clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDCE (Prop_fdce_C_Q)         0.379    -1.475 r  clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[0]/Q
                         net (fo=7, routed)           0.604    -0.871    clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg__0[0]
    SLICE_X37Y32         LUT6 (Prop_lut6_I4_O)        0.105    -0.766 r  clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.766    clk_div_1_1inst/clk_64KHz_inst/p_0_in__0[4]
    SLICE_X37Y32         FDCE                                         r  clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                    156.250   156.250 r  
    M21                  IBUF                         0.000   156.250 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         1.004   157.254    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093   151.160 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.374   152.534    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077   152.611 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.319   153.930    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.766   151.163 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371   152.534    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   152.611 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.401   154.012    clk_div_1_1inst/clk_64KHz_inst/module_clk
    SLICE_X37Y32         FDCE                                         r  clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[4]/C
                         clock pessimism              0.361   154.372    
                         clock uncertainty           -0.129   154.243    
    SLICE_X37Y32         FDCE (Setup_fdce_C_D)        0.032   154.275    clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[4]
  -------------------------------------------------------------------
                         required time                        154.275    
                         arrival time                           0.766    
  -------------------------------------------------------------------
                         slack                                155.041    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@78.125ns period=156.250ns})
  Destination:            clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@78.125ns period=156.250ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2 rise@0.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.471%)  route 0.098ns (34.529%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.212ns
    Source Clock Delay      (SCD):    -0.785ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         0.440     0.440    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.935 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.495    -1.440    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.561    -0.854    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.097    -1.950 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.440    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.629    -0.785    clk_div_1_1inst/clk_64KHz_inst/module_clk
    SLICE_X37Y32         FDCE                                         r  clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.644 f  clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[4]/Q
                         net (fo=7, routed)           0.098    -0.546    clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg__0[4]
    SLICE_X36Y32         LUT6 (Prop_lut6_I1_O)        0.045    -0.501 r  clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.501    clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz[0]_i_1_n_0
    SLICE_X36Y32         FDCE                                         r  clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         0.480     0.480    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.681 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.540    -2.142    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.831    -1.282    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.415    -2.697 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -2.142    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.901    -1.212    clk_div_1_1inst/clk_64KHz_inst/module_clk
    SLICE_X36Y32         FDCE                                         r  clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[0]/C
                         clock pessimism              0.440    -0.772    
    SLICE_X36Y32         FDCE (Hold_fdce_C_D)         0.091    -0.681    clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[0]
  -------------------------------------------------------------------
                         required time                          0.681    
                         arrival time                          -0.501    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@78.125ns period=156.250ns})
  Destination:            clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@78.125ns period=156.250ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2 rise@0.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.189ns (57.954%)  route 0.137ns (42.046%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.212ns
    Source Clock Delay      (SCD):    -0.785ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         0.440     0.440    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.935 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.495    -1.440    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.561    -0.854    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.097    -1.950 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.440    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.629    -0.785    clk_div_1_1inst/clk_64KHz_inst/module_clk
    SLICE_X36Y32         FDCE                                         r  clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.644 r  clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[0]/Q
                         net (fo=7, routed)           0.137    -0.507    clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg__0[0]
    SLICE_X37Y32         LUT5 (Prop_lut5_I3_O)        0.048    -0.459 r  clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.459    clk_div_1_1inst/clk_64KHz_inst/p_0_in__0[2]
    SLICE_X37Y32         FDCE                                         r  clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         0.480     0.480    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.681 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.540    -2.142    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.831    -1.282    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.415    -2.697 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -2.142    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.901    -1.212    clk_div_1_1inst/clk_64KHz_inst/module_clk
    SLICE_X37Y32         FDCE                                         r  clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[2]/C
                         clock pessimism              0.440    -0.772    
    SLICE_X37Y32         FDCE (Hold_fdce_C_D)         0.107    -0.665    clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[2]
  -------------------------------------------------------------------
                         required time                          0.665    
                         arrival time                          -0.459    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@78.125ns period=156.250ns})
  Destination:            clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@78.125ns period=156.250ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2 rise@0.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.563%)  route 0.137ns (42.437%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.212ns
    Source Clock Delay      (SCD):    -0.785ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         0.440     0.440    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.935 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.495    -1.440    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.561    -0.854    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.097    -1.950 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.440    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.629    -0.785    clk_div_1_1inst/clk_64KHz_inst/module_clk
    SLICE_X36Y32         FDCE                                         r  clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.644 r  clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[0]/Q
                         net (fo=7, routed)           0.137    -0.507    clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg__0[0]
    SLICE_X37Y32         LUT4 (Prop_lut4_I3_O)        0.045    -0.462 r  clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.462    clk_div_1_1inst/clk_64KHz_inst/p_0_in__0[1]
    SLICE_X37Y32         FDCE                                         r  clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         0.480     0.480    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.681 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.540    -2.142    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.831    -1.282    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.415    -2.697 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -2.142    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.901    -1.212    clk_div_1_1inst/clk_64KHz_inst/module_clk
    SLICE_X37Y32         FDCE                                         r  clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[1]/C
                         clock pessimism              0.440    -0.772    
    SLICE_X37Y32         FDCE (Hold_fdce_C_D)         0.091    -0.681    clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[1]
  -------------------------------------------------------------------
                         required time                          0.681    
                         arrival time                          -0.462    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@78.125ns period=156.250ns})
  Destination:            clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@78.125ns period=156.250ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2 rise@0.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.386%)  route 0.138ns (42.614%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.212ns
    Source Clock Delay      (SCD):    -0.785ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         0.440     0.440    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.935 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.495    -1.440    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.561    -0.854    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.097    -1.950 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.440    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.629    -0.785    clk_div_1_1inst/clk_64KHz_inst/module_clk
    SLICE_X36Y32         FDCE                                         r  clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.644 r  clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[0]/Q
                         net (fo=7, routed)           0.138    -0.506    clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg__0[0]
    SLICE_X37Y32         LUT6 (Prop_lut6_I4_O)        0.045    -0.461 r  clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.461    clk_div_1_1inst/clk_64KHz_inst/p_0_in__0[3]
    SLICE_X37Y32         FDCE                                         r  clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         0.480     0.480    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.681 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.540    -2.142    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.831    -1.282    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.415    -2.697 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -2.142    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.901    -1.212    clk_div_1_1inst/clk_64KHz_inst/module_clk
    SLICE_X37Y32         FDCE                                         r  clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[3]/C
                         clock pessimism              0.440    -0.772    
    SLICE_X37Y32         FDCE (Hold_fdce_C_D)         0.092    -0.680    clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[3]
  -------------------------------------------------------------------
                         required time                          0.680    
                         arrival time                          -0.461    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@78.125ns period=156.250ns})
  Destination:            clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@78.125ns period=156.250ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2 rise@0.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.032%)  route 0.146ns (43.968%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.212ns
    Source Clock Delay      (SCD):    -0.785ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         0.440     0.440    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.935 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.495    -1.440    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.561    -0.854    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.097    -1.950 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.440    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.629    -0.785    clk_div_1_1inst/clk_64KHz_inst/module_clk
    SLICE_X37Y32         FDCE                                         r  clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.644 f  clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[5]/Q
                         net (fo=7, routed)           0.146    -0.498    clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg__0[5]
    SLICE_X37Y32         LUT6 (Prop_lut6_I0_O)        0.045    -0.453 r  clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.453    clk_div_1_1inst/clk_64KHz_inst/p_0_in__0[4]
    SLICE_X37Y32         FDCE                                         r  clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         0.480     0.480    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.681 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.540    -2.142    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.831    -1.282    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.415    -2.697 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -2.142    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.901    -1.212    clk_div_1_1inst/clk_64KHz_inst/module_clk
    SLICE_X37Y32         FDCE                                         r  clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[4]/C
                         clock pessimism              0.427    -0.785    
    SLICE_X37Y32         FDCE (Hold_fdce_C_D)         0.092    -0.693    clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[4]
  -------------------------------------------------------------------
                         required time                          0.693    
                         arrival time                          -0.453    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@78.125ns period=156.250ns})
  Destination:            clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@78.125ns period=156.250ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2 rise@0.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.531%)  route 0.149ns (44.469%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.212ns
    Source Clock Delay      (SCD):    -0.785ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         0.440     0.440    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.935 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.495    -1.440    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.561    -0.854    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.097    -1.950 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.440    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.629    -0.785    clk_div_1_1inst/clk_64KHz_inst/module_clk
    SLICE_X37Y32         FDCE                                         r  clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.644 r  clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[5]/Q
                         net (fo=7, routed)           0.149    -0.495    clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg__0[5]
    SLICE_X37Y32         LUT6 (Prop_lut6_I0_O)        0.045    -0.450 r  clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.450    clk_div_1_1inst/clk_64KHz_inst/p_0_in__0[5]
    SLICE_X37Y32         FDCE                                         r  clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         0.480     0.480    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.681 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.540    -2.142    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.831    -1.282    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.415    -2.697 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -2.142    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.901    -1.212    clk_div_1_1inst/clk_64KHz_inst/module_clk
    SLICE_X37Y32         FDCE                                         r  clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[5]/C
                         clock pessimism              0.427    -0.785    
    SLICE_X37Y32         FDCE (Hold_fdce_C_D)         0.092    -0.693    clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[5]
  -------------------------------------------------------------------
                         required time                          0.693    
                         arrival time                          -0.450    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@78.125ns period=156.250ns})
  Destination:            clk_div_1_1inst/clk_64KHz_inst/clk_64KHz_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@78.125ns period=156.250ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2 rise@0.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.231ns (54.614%)  route 0.192ns (45.386%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.212ns
    Source Clock Delay      (SCD):    -0.785ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         0.440     0.440    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.935 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.495    -1.440    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.561    -0.854    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.097    -1.950 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.440    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.629    -0.785    clk_div_1_1inst/clk_64KHz_inst/module_clk
    SLICE_X37Y32         FDCE                                         r  clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.644 r  clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[4]/Q
                         net (fo=7, routed)           0.098    -0.546    clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg__0[4]
    SLICE_X36Y32         LUT6 (Prop_lut6_I4_O)        0.045    -0.501 r  clk_div_1_1inst/clk_64KHz_inst/clk_64KHz_reg_i_3/O
                         net (fo=1, routed)           0.094    -0.407    clk_div_1_1inst/clk_64KHz_inst/p_0_in
    SLICE_X35Y32         LUT2 (Prop_lut2_I0_O)        0.045    -0.362 r  clk_div_1_1inst/clk_64KHz_inst/clk_64KHz_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.362    clk_div_1_1inst/clk_64KHz_inst/clk_64KHz_reg_i_1_n_0
    SLICE_X35Y32         FDCE                                         r  clk_div_1_1inst/clk_64KHz_inst/clk_64KHz_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         0.480     0.480    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.681 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.540    -2.142    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.831    -1.282    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.415    -2.697 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -2.142    clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.901    -1.212    clk_div_1_1inst/clk_64KHz_inst/module_clk
    SLICE_X35Y32         FDCE                                         r  clk_div_1_1inst/clk_64KHz_inst/clk_64KHz_reg_reg/C
                         clock pessimism              0.441    -0.771    
    SLICE_X35Y32         FDCE (Hold_fdce_C_D)         0.091    -0.680    clk_div_1_1inst/clk_64KHz_inst/clk_64KHz_reg_reg
  -------------------------------------------------------------------
                         required time                          0.680    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.318    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_2
Waveform(ns):       { 0.000 78.125 }
Period(ns):         156.250
Sources:            { clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.592         156.250     154.658    BUFGCTRL_X0Y0   clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         156.250     155.001    PLLE2_ADV_X0Y1  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            1.000         156.250     155.250    SLICE_X35Y32    clk_div_1_1inst/clk_64KHz_inst/clk_64KHz_reg_reg/C
Min Period        n/a     FDCE/C             n/a            1.000         156.250     155.250    SLICE_X36Y32    clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         156.250     155.250    SLICE_X37Y32    clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         156.250     155.250    SLICE_X37Y32    clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[2]/C
Min Period        n/a     FDCE/C             n/a            1.000         156.250     155.250    SLICE_X37Y32    clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[3]/C
Min Period        n/a     FDCE/C             n/a            1.000         156.250     155.250    SLICE_X37Y32    clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[4]/C
Min Period        n/a     FDCE/C             n/a            1.000         156.250     155.250    SLICE_X37Y32    clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[5]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       156.250     3.750      PLLE2_ADV_X0Y1  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C             n/a            0.500         78.125      77.625     SLICE_X35Y32    clk_div_1_1inst/clk_64KHz_inst/clk_64KHz_reg_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         78.125      77.625     SLICE_X36Y32    clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[0]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         78.125      77.625     SLICE_X37Y32    clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[1]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         78.125      77.625     SLICE_X37Y32    clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[2]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         78.125      77.625     SLICE_X37Y32    clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[3]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         78.125      77.625     SLICE_X37Y32    clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[4]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         78.125      77.625     SLICE_X37Y32    clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[5]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         78.125      77.625     SLICE_X35Y32    clk_div_1_1inst/clk_64KHz_inst/clk_64KHz_reg_reg/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         78.125      77.625     SLICE_X36Y32    clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[0]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         78.125      77.625     SLICE_X37Y32    clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[1]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         78.125      77.625     SLICE_X35Y32    clk_div_1_1inst/clk_64KHz_inst/clk_64KHz_reg_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         78.125      77.625     SLICE_X35Y32    clk_div_1_1inst/clk_64KHz_inst/clk_64KHz_reg_reg/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         78.125      77.625     SLICE_X36Y32    clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[0]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         78.125      77.625     SLICE_X36Y32    clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         78.125      77.625     SLICE_X37Y32    clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[1]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         78.125      77.625     SLICE_X37Y32    clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[1]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         78.125      77.625     SLICE_X37Y32    clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[2]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         78.125      77.625     SLICE_X37Y32    clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[2]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         78.125      77.625     SLICE_X37Y32    clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[3]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         78.125      77.625     SLICE_X37Y32    clk_div_1_1inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_2_1
  To Clock:  clk_out1_clk_wiz_2_1

Setup :            0  Failing Endpoints,  Worst Slack      154.722ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             154.722ns  (required time - arrival time)
  Source:                 clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@78.125ns period=156.250ns})
  Destination:            clk_div_1_inst/clk_64KHz_inst/clk_64KHz_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@78.125ns period=156.250ns})
  Path Group:             clk_out1_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            156.250ns  (clk_out1_clk_wiz_2_1 rise@156.250ns - clk_out1_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        1.405ns  (logic 0.695ns (49.478%)  route 0.710ns (50.522%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.226ns = ( 154.024 - 156.250 ) 
    Source Clock Delay      (SCD):    -1.841ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.248ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         1.065     1.065    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -4.892 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.441    -3.452    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.081    -3.371 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.568    -1.803    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361    -5.163 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    -3.452    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.371 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.530    -1.841    clk_div_1_inst/clk_64KHz_inst/module_clk
    SLICE_X24Y43         FDCE                                         r  clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y43         FDCE (Prop_fdce_C_Q)         0.348    -1.493 f  clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[2]/Q
                         net (fo=6, routed)           0.594    -0.899    clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg__0[2]
    SLICE_X25Y43         LUT6 (Prop_lut6_I1_O)        0.242    -0.657 r  clk_div_1_inst/clk_64KHz_inst/clk_64KHz_reg_i_3/O
                         net (fo=1, routed)           0.116    -0.541    clk_div_1_inst/clk_64KHz_inst/p_0_in
    SLICE_X25Y43         LUT2 (Prop_lut2_I0_O)        0.105    -0.436 r  clk_div_1_inst/clk_64KHz_inst/clk_64KHz_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.436    clk_div_1_inst/clk_64KHz_inst/clk_64KHz_reg_i_1_n_0
    SLICE_X25Y43         FDCE                                         r  clk_div_1_inst/clk_64KHz_inst/clk_64KHz_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                    156.250   156.250 r  
    M21                  IBUF                         0.000   156.250 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         1.004   157.254    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093   151.160 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.374   152.534    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.077   152.611 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.458   154.069    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165   150.904 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   152.534    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   152.611 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.413   154.024    clk_div_1_inst/clk_64KHz_inst/module_clk
    SLICE_X25Y43         FDCE                                         r  clk_div_1_inst/clk_64KHz_inst/clk_64KHz_reg_reg/C
                         clock pessimism              0.362   154.385    
                         clock uncertainty           -0.129   154.256    
    SLICE_X25Y43         FDCE (Setup_fdce_C_D)        0.030   154.286    clk_div_1_inst/clk_64KHz_inst/clk_64KHz_reg_reg
  -------------------------------------------------------------------
                         required time                        154.286    
                         arrival time                           0.436    
  -------------------------------------------------------------------
                         slack                                154.722    

Slack (MET) :             154.916ns  (required time - arrival time)
  Source:                 clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@78.125ns period=156.250ns})
  Destination:            clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@78.125ns period=156.250ns})
  Path Group:             clk_out1_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            156.250ns  (clk_out1_clk_wiz_2_1 rise@156.250ns - clk_out1_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        1.235ns  (logic 0.484ns (39.190%)  route 0.751ns (60.810%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.226ns = ( 154.024 - 156.250 ) 
    Source Clock Delay      (SCD):    -1.841ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.248ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         1.065     1.065    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -4.892 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.441    -3.452    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.081    -3.371 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.568    -1.803    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361    -5.163 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    -3.452    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.371 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.530    -1.841    clk_div_1_inst/clk_64KHz_inst/module_clk
    SLICE_X24Y43         FDCE                                         r  clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y43         FDCE (Prop_fdce_C_Q)         0.379    -1.462 f  clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[4]/Q
                         net (fo=7, routed)           0.751    -0.711    clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg__0[4]
    SLICE_X24Y43         LUT4 (Prop_lut4_I1_O)        0.105    -0.606 r  clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.606    clk_div_1_inst/clk_64KHz_inst/p_0_in__0[1]
    SLICE_X24Y43         FDCE                                         r  clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                    156.250   156.250 r  
    M21                  IBUF                         0.000   156.250 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         1.004   157.254    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093   151.160 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.374   152.534    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.077   152.611 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.458   154.069    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165   150.904 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   152.534    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   152.611 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.413   154.024    clk_div_1_inst/clk_64KHz_inst/module_clk
    SLICE_X24Y43         FDCE                                         r  clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[1]/C
                         clock pessimism              0.386   154.409    
                         clock uncertainty           -0.129   154.280    
    SLICE_X24Y43         FDCE (Setup_fdce_C_D)        0.030   154.310    clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[1]
  -------------------------------------------------------------------
                         required time                        154.310    
                         arrival time                           0.606    
  -------------------------------------------------------------------
                         slack                                154.916    

Slack (MET) :             154.926ns  (required time - arrival time)
  Source:                 clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@78.125ns period=156.250ns})
  Destination:            clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@78.125ns period=156.250ns})
  Path Group:             clk_out1_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            156.250ns  (clk_out1_clk_wiz_2_1 rise@156.250ns - clk_out1_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        1.227ns  (logic 0.484ns (39.440%)  route 0.743ns (60.560%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.226ns = ( 154.024 - 156.250 ) 
    Source Clock Delay      (SCD):    -1.841ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.248ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         1.065     1.065    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -4.892 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.441    -3.452    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.081    -3.371 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.568    -1.803    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361    -5.163 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    -3.452    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.371 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.530    -1.841    clk_div_1_inst/clk_64KHz_inst/module_clk
    SLICE_X24Y43         FDCE                                         r  clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y43         FDCE (Prop_fdce_C_Q)         0.379    -1.462 f  clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[4]/Q
                         net (fo=7, routed)           0.743    -0.719    clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg__0[4]
    SLICE_X24Y43         LUT6 (Prop_lut6_I1_O)        0.105    -0.614 r  clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.614    clk_div_1_inst/clk_64KHz_inst/p_0_in__0[3]
    SLICE_X24Y43         FDCE                                         r  clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                    156.250   156.250 r  
    M21                  IBUF                         0.000   156.250 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         1.004   157.254    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093   151.160 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.374   152.534    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.077   152.611 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.458   154.069    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165   150.904 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   152.534    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   152.611 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.413   154.024    clk_div_1_inst/clk_64KHz_inst/module_clk
    SLICE_X24Y43         FDCE                                         r  clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[3]/C
                         clock pessimism              0.386   154.409    
                         clock uncertainty           -0.129   154.280    
    SLICE_X24Y43         FDCE (Setup_fdce_C_D)        0.032   154.312    clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[3]
  -------------------------------------------------------------------
                         required time                        154.312    
                         arrival time                           0.614    
  -------------------------------------------------------------------
                         slack                                154.926    

Slack (MET) :             154.931ns  (required time - arrival time)
  Source:                 clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@78.125ns period=156.250ns})
  Destination:            clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@78.125ns period=156.250ns})
  Path Group:             clk_out1_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            156.250ns  (clk_out1_clk_wiz_2_1 rise@156.250ns - clk_out1_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        1.222ns  (logic 0.484ns (39.597%)  route 0.738ns (60.403%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.226ns = ( 154.024 - 156.250 ) 
    Source Clock Delay      (SCD):    -1.841ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.248ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         1.065     1.065    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -4.892 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.441    -3.452    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.081    -3.371 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.568    -1.803    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361    -5.163 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    -3.452    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.371 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.530    -1.841    clk_div_1_inst/clk_64KHz_inst/module_clk
    SLICE_X24Y43         FDCE                                         r  clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y43         FDCE (Prop_fdce_C_Q)         0.379    -1.462 r  clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[3]/Q
                         net (fo=5, routed)           0.738    -0.723    clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg__0[3]
    SLICE_X24Y43         LUT6 (Prop_lut6_I2_O)        0.105    -0.618 r  clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.618    clk_div_1_inst/clk_64KHz_inst/p_0_in__0[4]
    SLICE_X24Y43         FDCE                                         r  clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                    156.250   156.250 r  
    M21                  IBUF                         0.000   156.250 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         1.004   157.254    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093   151.160 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.374   152.534    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.077   152.611 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.458   154.069    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165   150.904 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   152.534    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   152.611 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.413   154.024    clk_div_1_inst/clk_64KHz_inst/module_clk
    SLICE_X24Y43         FDCE                                         r  clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[4]/C
                         clock pessimism              0.386   154.409    
                         clock uncertainty           -0.129   154.280    
    SLICE_X24Y43         FDCE (Setup_fdce_C_D)        0.032   154.312    clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[4]
  -------------------------------------------------------------------
                         required time                        154.312    
                         arrival time                           0.618    
  -------------------------------------------------------------------
                         slack                                154.931    

Slack (MET) :             154.933ns  (required time - arrival time)
  Source:                 clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@78.125ns period=156.250ns})
  Destination:            clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@78.125ns period=156.250ns})
  Path Group:             clk_out1_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            156.250ns  (clk_out1_clk_wiz_2_1 rise@156.250ns - clk_out1_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        1.221ns  (logic 0.484ns (39.627%)  route 0.737ns (60.373%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.226ns = ( 154.024 - 156.250 ) 
    Source Clock Delay      (SCD):    -1.841ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.248ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         1.065     1.065    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -4.892 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.441    -3.452    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.081    -3.371 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.568    -1.803    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361    -5.163 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    -3.452    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.371 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.530    -1.841    clk_div_1_inst/clk_64KHz_inst/module_clk
    SLICE_X24Y43         FDCE                                         r  clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y43         FDCE (Prop_fdce_C_Q)         0.379    -1.462 r  clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[3]/Q
                         net (fo=5, routed)           0.737    -0.724    clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg__0[3]
    SLICE_X24Y43         LUT6 (Prop_lut6_I2_O)        0.105    -0.619 r  clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.619    clk_div_1_inst/clk_64KHz_inst/p_0_in__0[5]
    SLICE_X24Y43         FDCE                                         r  clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                    156.250   156.250 r  
    M21                  IBUF                         0.000   156.250 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         1.004   157.254    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093   151.160 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.374   152.534    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.077   152.611 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.458   154.069    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165   150.904 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   152.534    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   152.611 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.413   154.024    clk_div_1_inst/clk_64KHz_inst/module_clk
    SLICE_X24Y43         FDCE                                         r  clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[5]/C
                         clock pessimism              0.386   154.409    
                         clock uncertainty           -0.129   154.280    
    SLICE_X24Y43         FDCE (Setup_fdce_C_D)        0.033   154.313    clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[5]
  -------------------------------------------------------------------
                         required time                        154.313    
                         arrival time                           0.619    
  -------------------------------------------------------------------
                         slack                                154.933    

Slack (MET) :             154.935ns  (required time - arrival time)
  Source:                 clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@78.125ns period=156.250ns})
  Destination:            clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@78.125ns period=156.250ns})
  Path Group:             clk_out1_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            156.250ns  (clk_out1_clk_wiz_2_1 rise@156.250ns - clk_out1_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        1.194ns  (logic 0.590ns (49.434%)  route 0.604ns (50.566%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.226ns = ( 154.024 - 156.250 ) 
    Source Clock Delay      (SCD):    -1.841ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.248ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         1.065     1.065    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -4.892 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.441    -3.452    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.081    -3.371 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.568    -1.803    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361    -5.163 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    -3.452    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.371 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.530    -1.841    clk_div_1_inst/clk_64KHz_inst/module_clk
    SLICE_X24Y43         FDCE                                         r  clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y43         FDCE (Prop_fdce_C_Q)         0.348    -1.493 f  clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[2]/Q
                         net (fo=6, routed)           0.604    -0.889    clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg__0[2]
    SLICE_X25Y43         LUT6 (Prop_lut6_I4_O)        0.242    -0.647 r  clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.647    clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz[0]_i_1_n_0
    SLICE_X25Y43         FDCE                                         r  clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                    156.250   156.250 r  
    M21                  IBUF                         0.000   156.250 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         1.004   157.254    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093   151.160 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.374   152.534    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.077   152.611 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.458   154.069    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165   150.904 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   152.534    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   152.611 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.413   154.024    clk_div_1_inst/clk_64KHz_inst/module_clk
    SLICE_X25Y43         FDCE                                         r  clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[0]/C
                         clock pessimism              0.362   154.385    
                         clock uncertainty           -0.129   154.256    
    SLICE_X25Y43         FDCE (Setup_fdce_C_D)        0.032   154.288    clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[0]
  -------------------------------------------------------------------
                         required time                        154.288    
                         arrival time                           0.647    
  -------------------------------------------------------------------
                         slack                                154.935    

Slack (MET) :             154.941ns  (required time - arrival time)
  Source:                 clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@78.125ns period=156.250ns})
  Destination:            clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@78.125ns period=156.250ns})
  Path Group:             clk_out1_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            156.250ns  (clk_out1_clk_wiz_2_1 rise@156.250ns - clk_out1_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        1.249ns  (logic 0.498ns (39.872%)  route 0.751ns (60.128%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.226ns = ( 154.024 - 156.250 ) 
    Source Clock Delay      (SCD):    -1.841ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.248ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         1.065     1.065    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -4.892 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.441    -3.452    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.081    -3.371 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.568    -1.803    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.361    -5.163 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    -3.452    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.371 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.530    -1.841    clk_div_1_inst/clk_64KHz_inst/module_clk
    SLICE_X24Y43         FDCE                                         r  clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y43         FDCE (Prop_fdce_C_Q)         0.379    -1.462 f  clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[4]/Q
                         net (fo=7, routed)           0.751    -0.711    clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg__0[4]
    SLICE_X24Y43         LUT5 (Prop_lut5_I1_O)        0.119    -0.592 r  clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.592    clk_div_1_inst/clk_64KHz_inst/p_0_in__0[2]
    SLICE_X24Y43         FDCE                                         r  clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                    156.250   156.250 r  
    M21                  IBUF                         0.000   156.250 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         1.004   157.254    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093   151.160 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.374   152.534    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.077   152.611 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.458   154.069    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.165   150.904 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   152.534    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   152.611 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.413   154.024    clk_div_1_inst/clk_64KHz_inst/module_clk
    SLICE_X24Y43         FDCE                                         r  clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[2]/C
                         clock pessimism              0.386   154.409    
                         clock uncertainty           -0.129   154.280    
    SLICE_X24Y43         FDCE (Setup_fdce_C_D)        0.069   154.349    clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[2]
  -------------------------------------------------------------------
                         required time                        154.349    
                         arrival time                           0.592    
  -------------------------------------------------------------------
                         slack                                154.941    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@78.125ns period=156.250ns})
  Destination:            clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@78.125ns period=156.250ns})
  Path Group:             clk_out1_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2_1 rise@0.000ns - clk_out1_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.186ns (71.839%)  route 0.073ns (28.161%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.200ns
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    -0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         0.440     0.440    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.935 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.495    -1.440    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.627    -0.787    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316    -2.103 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663    -1.440    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.637    -0.777    clk_div_1_inst/clk_64KHz_inst/module_clk
    SLICE_X24Y43         FDCE                                         r  clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y43         FDCE (Prop_fdce_C_Q)         0.141    -0.636 f  clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[4]/Q
                         net (fo=7, routed)           0.073    -0.563    clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg__0[4]
    SLICE_X25Y43         LUT6 (Prop_lut6_I1_O)        0.045    -0.518 r  clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.518    clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz[0]_i_1_n_0
    SLICE_X25Y43         FDCE                                         r  clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         0.480     0.480    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.681 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.540    -2.142    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.901    -1.212    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646    -2.858 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -2.142    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.913    -1.200    clk_div_1_inst/clk_64KHz_inst/module_clk
    SLICE_X25Y43         FDCE                                         r  clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[0]/C
                         clock pessimism              0.436    -0.764    
    SLICE_X25Y43         FDCE (Hold_fdce_C_D)         0.092    -0.672    clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[0]
  -------------------------------------------------------------------
                         required time                          0.672    
                         arrival time                          -0.518    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@78.125ns period=156.250ns})
  Destination:            clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@78.125ns period=156.250ns})
  Path Group:             clk_out1_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2_1 rise@0.000ns - clk_out1_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.193%)  route 0.108ns (36.807%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.200ns
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    -0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         0.440     0.440    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.935 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.495    -1.440    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.627    -0.787    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316    -2.103 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663    -1.440    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.637    -0.777    clk_div_1_inst/clk_64KHz_inst/module_clk
    SLICE_X25Y43         FDCE                                         r  clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y43         FDCE (Prop_fdce_C_Q)         0.141    -0.636 r  clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[0]/Q
                         net (fo=7, routed)           0.108    -0.528    clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg__0[0]
    SLICE_X24Y43         LUT6 (Prop_lut6_I4_O)        0.045    -0.483 r  clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.483    clk_div_1_inst/clk_64KHz_inst/p_0_in__0[4]
    SLICE_X24Y43         FDCE                                         r  clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         0.480     0.480    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.681 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.540    -2.142    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.901    -1.212    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646    -2.858 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -2.142    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.913    -1.200    clk_div_1_inst/clk_64KHz_inst/module_clk
    SLICE_X24Y43         FDCE                                         r  clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[4]/C
                         clock pessimism              0.436    -0.764    
    SLICE_X24Y43         FDCE (Hold_fdce_C_D)         0.092    -0.672    clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[4]
  -------------------------------------------------------------------
                         required time                          0.672    
                         arrival time                          -0.483    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@78.125ns period=156.250ns})
  Destination:            clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@78.125ns period=156.250ns})
  Path Group:             clk_out1_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2_1 rise@0.000ns - clk_out1_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.414%)  route 0.112ns (37.586%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.200ns
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    -0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         0.440     0.440    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.935 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.495    -1.440    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.627    -0.787    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316    -2.103 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663    -1.440    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.637    -0.777    clk_div_1_inst/clk_64KHz_inst/module_clk
    SLICE_X25Y43         FDCE                                         r  clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y43         FDCE (Prop_fdce_C_Q)         0.141    -0.636 r  clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[0]/Q
                         net (fo=7, routed)           0.112    -0.524    clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg__0[0]
    SLICE_X24Y43         LUT6 (Prop_lut6_I4_O)        0.045    -0.479 r  clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.479    clk_div_1_inst/clk_64KHz_inst/p_0_in__0[5]
    SLICE_X24Y43         FDCE                                         r  clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         0.480     0.480    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.681 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.540    -2.142    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.901    -1.212    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646    -2.858 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -2.142    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.913    -1.200    clk_div_1_inst/clk_64KHz_inst/module_clk
    SLICE_X24Y43         FDCE                                         r  clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[5]/C
                         clock pessimism              0.436    -0.764    
    SLICE_X24Y43         FDCE (Hold_fdce_C_D)         0.092    -0.672    clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[5]
  -------------------------------------------------------------------
                         required time                          0.672    
                         arrival time                          -0.479    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@78.125ns period=156.250ns})
  Destination:            clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@78.125ns period=156.250ns})
  Path Group:             clk_out1_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2_1 rise@0.000ns - clk_out1_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.227ns (67.740%)  route 0.108ns (32.260%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.200ns
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    -0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         0.440     0.440    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.935 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.495    -1.440    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.627    -0.787    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316    -2.103 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663    -1.440    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.637    -0.777    clk_div_1_inst/clk_64KHz_inst/module_clk
    SLICE_X24Y43         FDCE                                         r  clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y43         FDCE (Prop_fdce_C_Q)         0.128    -0.649 r  clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[2]/Q
                         net (fo=6, routed)           0.108    -0.541    clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg__0[2]
    SLICE_X24Y43         LUT6 (Prop_lut6_I5_O)        0.099    -0.442 r  clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.442    clk_div_1_inst/clk_64KHz_inst/p_0_in__0[3]
    SLICE_X24Y43         FDCE                                         r  clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         0.480     0.480    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.681 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.540    -2.142    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.901    -1.212    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646    -2.858 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -2.142    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.913    -1.200    clk_div_1_inst/clk_64KHz_inst/module_clk
    SLICE_X24Y43         FDCE                                         r  clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[3]/C
                         clock pessimism              0.423    -0.777    
    SLICE_X24Y43         FDCE (Hold_fdce_C_D)         0.092    -0.685    clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[3]
  -------------------------------------------------------------------
                         required time                          0.685    
                         arrival time                          -0.442    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@78.125ns period=156.250ns})
  Destination:            clk_div_1_inst/clk_64KHz_inst/clk_64KHz_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@78.125ns period=156.250ns})
  Path Group:             clk_out1_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2_1 rise@0.000ns - clk_out1_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.231ns (65.681%)  route 0.121ns (34.319%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.200ns
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    -0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         0.440     0.440    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.935 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.495    -1.440    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.627    -0.787    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316    -2.103 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663    -1.440    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.637    -0.777    clk_div_1_inst/clk_64KHz_inst/module_clk
    SLICE_X24Y43         FDCE                                         r  clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y43         FDCE (Prop_fdce_C_Q)         0.141    -0.636 f  clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[3]/Q
                         net (fo=5, routed)           0.071    -0.565    clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg__0[3]
    SLICE_X25Y43         LUT6 (Prop_lut6_I3_O)        0.045    -0.520 r  clk_div_1_inst/clk_64KHz_inst/clk_64KHz_reg_i_3/O
                         net (fo=1, routed)           0.050    -0.470    clk_div_1_inst/clk_64KHz_inst/p_0_in
    SLICE_X25Y43         LUT2 (Prop_lut2_I0_O)        0.045    -0.425 r  clk_div_1_inst/clk_64KHz_inst/clk_64KHz_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.425    clk_div_1_inst/clk_64KHz_inst/clk_64KHz_reg_i_1_n_0
    SLICE_X25Y43         FDCE                                         r  clk_div_1_inst/clk_64KHz_inst/clk_64KHz_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         0.480     0.480    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.681 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.540    -2.142    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.901    -1.212    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646    -2.858 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -2.142    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.913    -1.200    clk_div_1_inst/clk_64KHz_inst/module_clk
    SLICE_X25Y43         FDCE                                         r  clk_div_1_inst/clk_64KHz_inst/clk_64KHz_reg_reg/C
                         clock pessimism              0.436    -0.764    
    SLICE_X25Y43         FDCE (Hold_fdce_C_D)         0.091    -0.673    clk_div_1_inst/clk_64KHz_inst/clk_64KHz_reg_reg
  -------------------------------------------------------------------
                         required time                          0.673    
                         arrival time                          -0.425    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@78.125ns period=156.250ns})
  Destination:            clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@78.125ns period=156.250ns})
  Path Group:             clk_out1_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2_1 rise@0.000ns - clk_out1_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.187ns (48.655%)  route 0.197ns (51.345%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.200ns
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    -0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         0.440     0.440    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.935 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.495    -1.440    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.627    -0.787    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316    -2.103 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663    -1.440    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.637    -0.777    clk_div_1_inst/clk_64KHz_inst/module_clk
    SLICE_X25Y43         FDCE                                         r  clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y43         FDCE (Prop_fdce_C_Q)         0.141    -0.636 r  clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[0]/Q
                         net (fo=7, routed)           0.197    -0.439    clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg__0[0]
    SLICE_X24Y43         LUT5 (Prop_lut5_I3_O)        0.046    -0.393 r  clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.393    clk_div_1_inst/clk_64KHz_inst/p_0_in__0[2]
    SLICE_X24Y43         FDCE                                         r  clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         0.480     0.480    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.681 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.540    -2.142    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.901    -1.212    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646    -2.858 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -2.142    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.913    -1.200    clk_div_1_inst/clk_64KHz_inst/module_clk
    SLICE_X24Y43         FDCE                                         r  clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[2]/C
                         clock pessimism              0.436    -0.764    
    SLICE_X24Y43         FDCE (Hold_fdce_C_D)         0.107    -0.657    clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[2]
  -------------------------------------------------------------------
                         required time                          0.657    
                         arrival time                          -0.393    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@78.125ns period=156.250ns})
  Destination:            clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@78.125ns period=156.250ns})
  Path Group:             clk_out1_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2_1 rise@0.000ns - clk_out1_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.521%)  route 0.197ns (51.479%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.200ns
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    -0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         0.440     0.440    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.935 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.495    -1.440    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.627    -0.787    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316    -2.103 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663    -1.440    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.637    -0.777    clk_div_1_inst/clk_64KHz_inst/module_clk
    SLICE_X25Y43         FDCE                                         r  clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y43         FDCE (Prop_fdce_C_Q)         0.141    -0.636 r  clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[0]/Q
                         net (fo=7, routed)           0.197    -0.439    clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg__0[0]
    SLICE_X24Y43         LUT4 (Prop_lut4_I3_O)        0.045    -0.394 r  clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.394    clk_div_1_inst/clk_64KHz_inst/p_0_in__0[1]
    SLICE_X24Y43         FDCE                                         r  clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         0.480     0.480    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.681 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.540    -2.142    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.901    -1.212    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646    -2.858 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -2.142    clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.913    -1.200    clk_div_1_inst/clk_64KHz_inst/module_clk
    SLICE_X24Y43         FDCE                                         r  clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[1]/C
                         clock pessimism              0.436    -0.764    
    SLICE_X24Y43         FDCE (Hold_fdce_C_D)         0.091    -0.673    clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[1]
  -------------------------------------------------------------------
                         required time                          0.673    
                         arrival time                          -0.394    
  -------------------------------------------------------------------
                         slack                                  0.279    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_2_1
Waveform(ns):       { 0.000 78.125 }
Period(ns):         156.250
Sources:            { clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.592         156.250     154.658    BUFGCTRL_X0Y1   clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         156.250     155.001    PLLE2_ADV_X0Y0  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            1.000         156.250     155.250    SLICE_X25Y43    clk_div_1_inst/clk_64KHz_inst/clk_64KHz_reg_reg/C
Min Period        n/a     FDCE/C             n/a            1.000         156.250     155.250    SLICE_X25Y43    clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         156.250     155.250    SLICE_X24Y43    clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         156.250     155.250    SLICE_X24Y43    clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[2]/C
Min Period        n/a     FDCE/C             n/a            1.000         156.250     155.250    SLICE_X24Y43    clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[3]/C
Min Period        n/a     FDCE/C             n/a            1.000         156.250     155.250    SLICE_X24Y43    clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[4]/C
Min Period        n/a     FDCE/C             n/a            1.000         156.250     155.250    SLICE_X24Y43    clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[5]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       156.250     3.750      PLLE2_ADV_X0Y0  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C             n/a            0.500         78.125      77.625     SLICE_X25Y43    clk_div_1_inst/clk_64KHz_inst/clk_64KHz_reg_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         78.125      77.625     SLICE_X25Y43    clk_div_1_inst/clk_64KHz_inst/clk_64KHz_reg_reg/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         78.125      77.625     SLICE_X25Y43    clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[0]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         78.125      77.625     SLICE_X25Y43    clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[0]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         78.125      77.625     SLICE_X24Y43    clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[1]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         78.125      77.625     SLICE_X24Y43    clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[1]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         78.125      77.625     SLICE_X24Y43    clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[2]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         78.125      77.625     SLICE_X24Y43    clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[2]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         78.125      77.625     SLICE_X24Y43    clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[3]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         78.125      77.625     SLICE_X24Y43    clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[3]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         78.125      77.625     SLICE_X25Y43    clk_div_1_inst/clk_64KHz_inst/clk_64KHz_reg_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         78.125      77.625     SLICE_X25Y43    clk_div_1_inst/clk_64KHz_inst/clk_64KHz_reg_reg/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         78.125      77.625     SLICE_X25Y43    clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[0]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         78.125      77.625     SLICE_X25Y43    clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         78.125      77.625     SLICE_X24Y43    clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[1]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         78.125      77.625     SLICE_X24Y43    clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[1]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         78.125      77.625     SLICE_X24Y43    clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[2]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         78.125      77.625     SLICE_X24Y43    clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[2]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         78.125      77.625     SLICE_X24Y43    clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[3]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         78.125      77.625     SLICE_X24Y43    clk_div_1_inst/clk_64KHz_inst/cnt_6_4MHz_to_64KHz_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_3
  To Clock:  clk_out1_clk_wiz_3

Setup :            0  Failing Endpoints,  Worst Slack      111.399ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       56.189ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             111.399ns  (required time - arrival time)
  Source:                 clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@56.689ns period=113.379ns})
  Destination:            clk_div_2_1inst/clk_88_2KHz_inst/clk_88_2KHz_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@56.689ns period=113.379ns})
  Path Group:             clk_out1_clk_wiz_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            113.379ns  (clk_out1_clk_wiz_3 rise@113.379ns - clk_out1_clk_wiz_3 rise@0.000ns)
  Data Path Delay:        1.443ns  (logic 0.735ns (50.931%)  route 0.708ns (49.069%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.232ns = ( 111.147 - 113.379 ) 
    Source Clock Delay      (SCD):    -1.845ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.543ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.083ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         1.065     1.065    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -4.892 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.441    -3.452    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.081    -3.371 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.412    -1.959    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.941    -4.900 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -3.452    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.371 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.526    -1.845    clk_div_2_1inst/clk_88_2KHz_inst/module_clk
    SLICE_X30Y39         FDCE                                         r  clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y39         FDCE (Prop_fdce_C_Q)         0.398    -1.447 f  clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[2]/Q
                         net (fo=6, routed)           0.592    -0.854    clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg__0[2]
    SLICE_X31Y39         LUT6 (Prop_lut6_I1_O)        0.232    -0.622 r  clk_div_2_1inst/clk_88_2KHz_inst/clk_88_2KHz_reg_i_3/O
                         net (fo=1, routed)           0.116    -0.507    clk_div_2_1inst/clk_88_2KHz_inst/p_0_in
    SLICE_X31Y39         LUT2 (Prop_lut2_I0_O)        0.105    -0.402 r  clk_div_2_1inst/clk_88_2KHz_inst/clk_88_2KHz_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.402    clk_div_2_1inst/clk_88_2KHz_inst/clk_88_2KHz_reg_i_1_n_0
    SLICE_X31Y39         FDCE                                         r  clk_div_2_1inst/clk_88_2KHz_inst/clk_88_2KHz_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3 rise edge)
                                                    113.379   113.379 r  
    M21                  IBUF                         0.000   113.379 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         1.004   114.383    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093   108.289 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.374   109.663    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.077   109.740 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.306   111.046    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.764   108.281 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381   109.663    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   109.740 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.407   111.147    clk_div_2_1inst/clk_88_2KHz_inst/module_clk
    SLICE_X31Y39         FDCE                                         r  clk_div_2_1inst/clk_88_2KHz_inst/clk_88_2KHz_reg_reg/C
                         clock pessimism              0.364   111.510    
                         clock uncertainty           -0.543   110.968    
    SLICE_X31Y39         FDCE (Setup_fdce_C_D)        0.030   110.998    clk_div_2_1inst/clk_88_2KHz_inst/clk_88_2KHz_reg_reg
  -------------------------------------------------------------------
                         required time                        110.998    
                         arrival time                           0.402    
  -------------------------------------------------------------------
                         slack                                111.399    

Slack (MET) :             111.612ns  (required time - arrival time)
  Source:                 clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@56.689ns period=113.379ns})
  Destination:            clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@56.689ns period=113.379ns})
  Path Group:             clk_out1_clk_wiz_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            113.379ns  (clk_out1_clk_wiz_3 rise@113.379ns - clk_out1_clk_wiz_3 rise@0.000ns)
  Data Path Delay:        1.232ns  (logic 0.630ns (51.137%)  route 0.602ns (48.863%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.232ns = ( 111.147 - 113.379 ) 
    Source Clock Delay      (SCD):    -1.845ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.543ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.083ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         1.065     1.065    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -4.892 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.441    -3.452    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.081    -3.371 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.412    -1.959    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.941    -4.900 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -3.452    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.371 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.526    -1.845    clk_div_2_1inst/clk_88_2KHz_inst/module_clk
    SLICE_X30Y39         FDCE                                         r  clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y39         FDCE (Prop_fdce_C_Q)         0.398    -1.447 f  clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[2]/Q
                         net (fo=6, routed)           0.602    -0.845    clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg__0[2]
    SLICE_X31Y39         LUT6 (Prop_lut6_I4_O)        0.232    -0.613 r  clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.613    clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz[0]_i_1_n_0
    SLICE_X31Y39         FDCE                                         r  clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3 rise edge)
                                                    113.379   113.379 r  
    M21                  IBUF                         0.000   113.379 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         1.004   114.383    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093   108.289 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.374   109.663    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.077   109.740 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.306   111.046    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.764   108.281 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381   109.663    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   109.740 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.407   111.147    clk_div_2_1inst/clk_88_2KHz_inst/module_clk
    SLICE_X31Y39         FDCE                                         r  clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[0]/C
                         clock pessimism              0.364   111.510    
                         clock uncertainty           -0.543   110.968    
    SLICE_X31Y39         FDCE (Setup_fdce_C_D)        0.032   111.000    clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[0]
  -------------------------------------------------------------------
                         required time                        111.000    
                         arrival time                           0.613    
  -------------------------------------------------------------------
                         slack                                111.612    

Slack (MET) :             111.617ns  (required time - arrival time)
  Source:                 clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@56.689ns period=113.379ns})
  Destination:            clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@56.689ns period=113.379ns})
  Path Group:             clk_out1_clk_wiz_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            113.379ns  (clk_out1_clk_wiz_3 rise@113.379ns - clk_out1_clk_wiz_3 rise@0.000ns)
  Data Path Delay:        1.291ns  (logic 0.538ns (41.659%)  route 0.753ns (58.341%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.232ns = ( 111.147 - 113.379 ) 
    Source Clock Delay      (SCD):    -1.845ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.543ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.083ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         1.065     1.065    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -4.892 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.441    -3.452    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.081    -3.371 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.412    -1.959    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.941    -4.900 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -3.452    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.371 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.526    -1.845    clk_div_2_1inst/clk_88_2KHz_inst/module_clk
    SLICE_X30Y39         FDCE                                         r  clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y39         FDCE (Prop_fdce_C_Q)         0.433    -1.412 f  clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[4]/Q
                         net (fo=7, routed)           0.753    -0.658    clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg__0[4]
    SLICE_X30Y39         LUT4 (Prop_lut4_I1_O)        0.105    -0.553 r  clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.553    clk_div_2_1inst/clk_88_2KHz_inst/p_0_in__0[1]
    SLICE_X30Y39         FDCE                                         r  clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3 rise edge)
                                                    113.379   113.379 r  
    M21                  IBUF                         0.000   113.379 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         1.004   114.383    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093   108.289 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.374   109.663    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.077   109.740 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.306   111.046    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.764   108.281 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381   109.663    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   109.740 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.407   111.147    clk_div_2_1inst/clk_88_2KHz_inst/module_clk
    SLICE_X30Y39         FDCE                                         r  clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[1]/C
                         clock pessimism              0.388   111.534    
                         clock uncertainty           -0.543   110.992    
    SLICE_X30Y39         FDCE (Setup_fdce_C_D)        0.072   111.064    clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[1]
  -------------------------------------------------------------------
                         required time                        111.064    
                         arrival time                           0.553    
  -------------------------------------------------------------------
                         slack                                111.617    

Slack (MET) :             111.623ns  (required time - arrival time)
  Source:                 clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@56.689ns period=113.379ns})
  Destination:            clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@56.689ns period=113.379ns})
  Path Group:             clk_out1_clk_wiz_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            113.379ns  (clk_out1_clk_wiz_3 rise@113.379ns - clk_out1_clk_wiz_3 rise@0.000ns)
  Data Path Delay:        1.288ns  (logic 0.538ns (41.782%)  route 0.750ns (58.218%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.232ns = ( 111.147 - 113.379 ) 
    Source Clock Delay      (SCD):    -1.845ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.543ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.083ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         1.065     1.065    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -4.892 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.441    -3.452    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.081    -3.371 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.412    -1.959    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.941    -4.900 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -3.452    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.371 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.526    -1.845    clk_div_2_1inst/clk_88_2KHz_inst/module_clk
    SLICE_X30Y39         FDCE                                         r  clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y39         FDCE (Prop_fdce_C_Q)         0.433    -1.412 r  clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[3]/Q
                         net (fo=5, routed)           0.750    -0.662    clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg__0[3]
    SLICE_X30Y39         LUT6 (Prop_lut6_I2_O)        0.105    -0.557 r  clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.557    clk_div_2_1inst/clk_88_2KHz_inst/p_0_in__0[5]
    SLICE_X30Y39         FDCE                                         r  clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3 rise edge)
                                                    113.379   113.379 r  
    M21                  IBUF                         0.000   113.379 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         1.004   114.383    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093   108.289 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.374   109.663    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.077   109.740 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.306   111.046    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.764   108.281 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381   109.663    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   109.740 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.407   111.147    clk_div_2_1inst/clk_88_2KHz_inst/module_clk
    SLICE_X30Y39         FDCE                                         r  clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[5]/C
                         clock pessimism              0.388   111.534    
                         clock uncertainty           -0.543   110.992    
    SLICE_X30Y39         FDCE (Setup_fdce_C_D)        0.074   111.066    clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[5]
  -------------------------------------------------------------------
                         required time                        111.066    
                         arrival time                           0.557    
  -------------------------------------------------------------------
                         slack                                111.623    

Slack (MET) :             111.630ns  (required time - arrival time)
  Source:                 clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@56.689ns period=113.379ns})
  Destination:            clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@56.689ns period=113.379ns})
  Path Group:             clk_out1_clk_wiz_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            113.379ns  (clk_out1_clk_wiz_3 rise@113.379ns - clk_out1_clk_wiz_3 rise@0.000ns)
  Data Path Delay:        1.282ns  (logic 0.538ns (41.951%)  route 0.744ns (58.049%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.232ns = ( 111.147 - 113.379 ) 
    Source Clock Delay      (SCD):    -1.845ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.543ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.083ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         1.065     1.065    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -4.892 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.441    -3.452    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.081    -3.371 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.412    -1.959    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.941    -4.900 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -3.452    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.371 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.526    -1.845    clk_div_2_1inst/clk_88_2KHz_inst/module_clk
    SLICE_X30Y39         FDCE                                         r  clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y39         FDCE (Prop_fdce_C_Q)         0.433    -1.412 f  clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[4]/Q
                         net (fo=7, routed)           0.744    -0.667    clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg__0[4]
    SLICE_X30Y39         LUT6 (Prop_lut6_I1_O)        0.105    -0.562 r  clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.562    clk_div_2_1inst/clk_88_2KHz_inst/p_0_in__0[3]
    SLICE_X30Y39         FDCE                                         r  clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3 rise edge)
                                                    113.379   113.379 r  
    M21                  IBUF                         0.000   113.379 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         1.004   114.383    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093   108.289 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.374   109.663    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.077   109.740 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.306   111.046    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.764   108.281 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381   109.663    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   109.740 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.407   111.147    clk_div_2_1inst/clk_88_2KHz_inst/module_clk
    SLICE_X30Y39         FDCE                                         r  clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[3]/C
                         clock pessimism              0.388   111.534    
                         clock uncertainty           -0.543   110.992    
    SLICE_X30Y39         FDCE (Setup_fdce_C_D)        0.076   111.068    clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[3]
  -------------------------------------------------------------------
                         required time                        111.068    
                         arrival time                           0.562    
  -------------------------------------------------------------------
                         slack                                111.630    

Slack (MET) :             111.637ns  (required time - arrival time)
  Source:                 clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@56.689ns period=113.379ns})
  Destination:            clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@56.689ns period=113.379ns})
  Path Group:             clk_out1_clk_wiz_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            113.379ns  (clk_out1_clk_wiz_3 rise@113.379ns - clk_out1_clk_wiz_3 rise@0.000ns)
  Data Path Delay:        1.274ns  (logic 0.538ns (42.242%)  route 0.736ns (57.758%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.232ns = ( 111.147 - 113.379 ) 
    Source Clock Delay      (SCD):    -1.845ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.543ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.083ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         1.065     1.065    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -4.892 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.441    -3.452    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.081    -3.371 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.412    -1.959    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.941    -4.900 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -3.452    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.371 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.526    -1.845    clk_div_2_1inst/clk_88_2KHz_inst/module_clk
    SLICE_X30Y39         FDCE                                         r  clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y39         FDCE (Prop_fdce_C_Q)         0.433    -1.412 r  clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[3]/Q
                         net (fo=5, routed)           0.736    -0.676    clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg__0[3]
    SLICE_X30Y39         LUT6 (Prop_lut6_I2_O)        0.105    -0.571 r  clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.571    clk_div_2_1inst/clk_88_2KHz_inst/p_0_in__0[4]
    SLICE_X30Y39         FDCE                                         r  clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3 rise edge)
                                                    113.379   113.379 r  
    M21                  IBUF                         0.000   113.379 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         1.004   114.383    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093   108.289 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.374   109.663    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.077   109.740 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.306   111.046    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.764   108.281 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381   109.663    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   109.740 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.407   111.147    clk_div_2_1inst/clk_88_2KHz_inst/module_clk
    SLICE_X30Y39         FDCE                                         r  clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[4]/C
                         clock pessimism              0.388   111.534    
                         clock uncertainty           -0.543   110.992    
    SLICE_X30Y39         FDCE (Setup_fdce_C_D)        0.074   111.066    clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[4]
  -------------------------------------------------------------------
                         required time                        111.066    
                         arrival time                           0.571    
  -------------------------------------------------------------------
                         slack                                111.637    

Slack (MET) :             111.638ns  (required time - arrival time)
  Source:                 clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@56.689ns period=113.379ns})
  Destination:            clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@56.689ns period=113.379ns})
  Path Group:             clk_out1_clk_wiz_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            113.379ns  (clk_out1_clk_wiz_3 rise@113.379ns - clk_out1_clk_wiz_3 rise@0.000ns)
  Data Path Delay:        1.304ns  (logic 0.551ns (42.240%)  route 0.753ns (57.760%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.232ns = ( 111.147 - 113.379 ) 
    Source Clock Delay      (SCD):    -1.845ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.543ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.083ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         1.065     1.065    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -4.892 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.441    -3.452    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.081    -3.371 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.412    -1.959    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.941    -4.900 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -3.452    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -3.371 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.526    -1.845    clk_div_2_1inst/clk_88_2KHz_inst/module_clk
    SLICE_X30Y39         FDCE                                         r  clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y39         FDCE (Prop_fdce_C_Q)         0.433    -1.412 f  clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[4]/Q
                         net (fo=7, routed)           0.753    -0.658    clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg__0[4]
    SLICE_X30Y39         LUT5 (Prop_lut5_I1_O)        0.118    -0.540 r  clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.540    clk_div_2_1inst/clk_88_2KHz_inst/p_0_in__0[2]
    SLICE_X30Y39         FDCE                                         r  clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3 rise edge)
                                                    113.379   113.379 r  
    M21                  IBUF                         0.000   113.379 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         1.004   114.383    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093   108.289 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.374   109.663    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.077   109.740 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.306   111.046    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.764   108.281 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381   109.663    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077   109.740 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.407   111.147    clk_div_2_1inst/clk_88_2KHz_inst/module_clk
    SLICE_X30Y39         FDCE                                         r  clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[2]/C
                         clock pessimism              0.388   111.534    
                         clock uncertainty           -0.543   110.992    
    SLICE_X30Y39         FDCE (Setup_fdce_C_D)        0.106   111.098    clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[2]
  -------------------------------------------------------------------
                         required time                        111.098    
                         arrival time                           0.540    
  -------------------------------------------------------------------
                         slack                                111.638    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@56.689ns period=113.379ns})
  Destination:            clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@56.689ns period=113.379ns})
  Path Group:             clk_out1_clk_wiz_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_3 rise@0.000ns - clk_out1_clk_wiz_3 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.186ns (64.247%)  route 0.104ns (35.753%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.205ns
    Source Clock Delay      (SCD):    -0.780ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         0.440     0.440    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.935 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.495    -1.440    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.559    -0.856    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.083    -1.939 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.440    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.634    -0.780    clk_div_2_1inst/clk_88_2KHz_inst/module_clk
    SLICE_X31Y39         FDCE                                         r  clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y39         FDCE (Prop_fdce_C_Q)         0.141    -0.639 r  clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[0]/Q
                         net (fo=7, routed)           0.104    -0.536    clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg__0[0]
    SLICE_X30Y39         LUT6 (Prop_lut6_I4_O)        0.045    -0.491 r  clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.491    clk_div_2_1inst/clk_88_2KHz_inst/p_0_in__0[5]
    SLICE_X30Y39         FDCE                                         r  clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         0.480     0.480    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.681 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.540    -2.142    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.828    -1.285    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400    -2.685 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.142    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.908    -1.205    clk_div_2_1inst/clk_88_2KHz_inst/module_clk
    SLICE_X30Y39         FDCE                                         r  clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[5]/C
                         clock pessimism              0.438    -0.767    
    SLICE_X30Y39         FDCE (Hold_fdce_C_D)         0.121    -0.646    clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[5]
  -------------------------------------------------------------------
                         required time                          0.646    
                         arrival time                          -0.491    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@56.689ns period=113.379ns})
  Destination:            clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@56.689ns period=113.379ns})
  Path Group:             clk_out1_clk_wiz_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_3 rise@0.000ns - clk_out1_clk_wiz_3 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.186ns (63.806%)  route 0.106ns (36.194%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.205ns
    Source Clock Delay      (SCD):    -0.780ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         0.440     0.440    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.935 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.495    -1.440    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.559    -0.856    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.083    -1.939 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.440    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.634    -0.780    clk_div_2_1inst/clk_88_2KHz_inst/module_clk
    SLICE_X31Y39         FDCE                                         r  clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y39         FDCE (Prop_fdce_C_Q)         0.141    -0.639 r  clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[0]/Q
                         net (fo=7, routed)           0.106    -0.534    clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg__0[0]
    SLICE_X30Y39         LUT6 (Prop_lut6_I4_O)        0.045    -0.489 r  clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.489    clk_div_2_1inst/clk_88_2KHz_inst/p_0_in__0[4]
    SLICE_X30Y39         FDCE                                         r  clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         0.480     0.480    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.681 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.540    -2.142    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.828    -1.285    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400    -2.685 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.142    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.908    -1.205    clk_div_2_1inst/clk_88_2KHz_inst/module_clk
    SLICE_X30Y39         FDCE                                         r  clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[4]/C
                         clock pessimism              0.438    -0.767    
    SLICE_X30Y39         FDCE (Hold_fdce_C_D)         0.121    -0.646    clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[4]
  -------------------------------------------------------------------
                         required time                          0.646    
                         arrival time                          -0.489    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@56.689ns period=113.379ns})
  Destination:            clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@56.689ns period=113.379ns})
  Path Group:             clk_out1_clk_wiz_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_3 rise@0.000ns - clk_out1_clk_wiz_3 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.209ns (74.865%)  route 0.070ns (25.135%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.205ns
    Source Clock Delay      (SCD):    -0.780ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         0.440     0.440    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.935 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.495    -1.440    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.559    -0.856    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.083    -1.939 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.440    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.634    -0.780    clk_div_2_1inst/clk_88_2KHz_inst/module_clk
    SLICE_X30Y39         FDCE                                         r  clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y39         FDCE (Prop_fdce_C_Q)         0.164    -0.616 f  clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[4]/Q
                         net (fo=7, routed)           0.070    -0.546    clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg__0[4]
    SLICE_X31Y39         LUT6 (Prop_lut6_I1_O)        0.045    -0.501 r  clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.501    clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz[0]_i_1_n_0
    SLICE_X31Y39         FDCE                                         r  clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         0.480     0.480    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.681 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.540    -2.142    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.828    -1.285    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400    -2.685 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.142    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.908    -1.205    clk_div_2_1inst/clk_88_2KHz_inst/module_clk
    SLICE_X31Y39         FDCE                                         r  clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[0]/C
                         clock pessimism              0.438    -0.767    
    SLICE_X31Y39         FDCE (Hold_fdce_C_D)         0.092    -0.675    clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[0]
  -------------------------------------------------------------------
                         required time                          0.675    
                         arrival time                          -0.501    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@56.689ns period=113.379ns})
  Destination:            clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@56.689ns period=113.379ns})
  Path Group:             clk_out1_clk_wiz_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_3 rise@0.000ns - clk_out1_clk_wiz_3 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.246ns (70.417%)  route 0.103ns (29.583%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.205ns
    Source Clock Delay      (SCD):    -0.780ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         0.440     0.440    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.935 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.495    -1.440    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.559    -0.856    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.083    -1.939 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.440    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.634    -0.780    clk_div_2_1inst/clk_88_2KHz_inst/module_clk
    SLICE_X30Y39         FDCE                                         r  clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y39         FDCE (Prop_fdce_C_Q)         0.148    -0.632 r  clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[2]/Q
                         net (fo=6, routed)           0.103    -0.529    clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg__0[2]
    SLICE_X30Y39         LUT6 (Prop_lut6_I5_O)        0.098    -0.431 r  clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.431    clk_div_2_1inst/clk_88_2KHz_inst/p_0_in__0[3]
    SLICE_X30Y39         FDCE                                         r  clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         0.480     0.480    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.681 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.540    -2.142    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.828    -1.285    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400    -2.685 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.142    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.908    -1.205    clk_div_2_1inst/clk_88_2KHz_inst/module_clk
    SLICE_X30Y39         FDCE                                         r  clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[3]/C
                         clock pessimism              0.425    -0.780    
    SLICE_X30Y39         FDCE (Hold_fdce_C_D)         0.121    -0.659    clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[3]
  -------------------------------------------------------------------
                         required time                          0.659    
                         arrival time                          -0.431    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@56.689ns period=113.379ns})
  Destination:            clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@56.689ns period=113.379ns})
  Path Group:             clk_out1_clk_wiz_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_3 rise@0.000ns - clk_out1_clk_wiz_3 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.187ns (49.404%)  route 0.192ns (50.596%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.205ns
    Source Clock Delay      (SCD):    -0.780ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         0.440     0.440    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.935 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.495    -1.440    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.559    -0.856    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.083    -1.939 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.440    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.634    -0.780    clk_div_2_1inst/clk_88_2KHz_inst/module_clk
    SLICE_X31Y39         FDCE                                         r  clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y39         FDCE (Prop_fdce_C_Q)         0.141    -0.639 r  clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[0]/Q
                         net (fo=7, routed)           0.192    -0.448    clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg__0[0]
    SLICE_X30Y39         LUT5 (Prop_lut5_I3_O)        0.046    -0.402 r  clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.402    clk_div_2_1inst/clk_88_2KHz_inst/p_0_in__0[2]
    SLICE_X30Y39         FDCE                                         r  clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         0.480     0.480    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.681 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.540    -2.142    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.828    -1.285    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400    -2.685 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.142    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.908    -1.205    clk_div_2_1inst/clk_88_2KHz_inst/module_clk
    SLICE_X30Y39         FDCE                                         r  clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[2]/C
                         clock pessimism              0.438    -0.767    
    SLICE_X30Y39         FDCE (Hold_fdce_C_D)         0.131    -0.636    clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[2]
  -------------------------------------------------------------------
                         required time                          0.636    
                         arrival time                          -0.402    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@56.689ns period=113.379ns})
  Destination:            clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@56.689ns period=113.379ns})
  Path Group:             clk_out1_clk_wiz_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_3 rise@0.000ns - clk_out1_clk_wiz_3 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.270%)  route 0.192ns (50.730%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.205ns
    Source Clock Delay      (SCD):    -0.780ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         0.440     0.440    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.935 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.495    -1.440    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.559    -0.856    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.083    -1.939 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.440    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.634    -0.780    clk_div_2_1inst/clk_88_2KHz_inst/module_clk
    SLICE_X31Y39         FDCE                                         r  clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y39         FDCE (Prop_fdce_C_Q)         0.141    -0.639 r  clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[0]/Q
                         net (fo=7, routed)           0.192    -0.448    clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg__0[0]
    SLICE_X30Y39         LUT4 (Prop_lut4_I3_O)        0.045    -0.403 r  clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.403    clk_div_2_1inst/clk_88_2KHz_inst/p_0_in__0[1]
    SLICE_X30Y39         FDCE                                         r  clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         0.480     0.480    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.681 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.540    -2.142    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.828    -1.285    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400    -2.685 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.142    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.908    -1.205    clk_div_2_1inst/clk_88_2KHz_inst/module_clk
    SLICE_X30Y39         FDCE                                         r  clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[1]/C
                         clock pessimism              0.438    -0.767    
    SLICE_X30Y39         FDCE (Hold_fdce_C_D)         0.120    -0.647    clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[1]
  -------------------------------------------------------------------
                         required time                          0.647    
                         arrival time                          -0.403    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@56.689ns period=113.379ns})
  Destination:            clk_div_2_1inst/clk_88_2KHz_inst/clk_88_2KHz_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@56.689ns period=113.379ns})
  Path Group:             clk_out1_clk_wiz_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_3 rise@0.000ns - clk_out1_clk_wiz_3 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.254ns (68.107%)  route 0.119ns (31.893%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.205ns
    Source Clock Delay      (SCD):    -0.780ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         0.440     0.440    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.935 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.495    -1.440    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.559    -0.856    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.083    -1.939 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.440    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.634    -0.780    clk_div_2_1inst/clk_88_2KHz_inst/module_clk
    SLICE_X30Y39         FDCE                                         r  clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y39         FDCE (Prop_fdce_C_Q)         0.164    -0.616 f  clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[3]/Q
                         net (fo=5, routed)           0.069    -0.547    clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg__0[3]
    SLICE_X31Y39         LUT6 (Prop_lut6_I3_O)        0.045    -0.502 r  clk_div_2_1inst/clk_88_2KHz_inst/clk_88_2KHz_reg_i_3/O
                         net (fo=1, routed)           0.050    -0.452    clk_div_2_1inst/clk_88_2KHz_inst/p_0_in
    SLICE_X31Y39         LUT2 (Prop_lut2_I0_O)        0.045    -0.407 r  clk_div_2_1inst/clk_88_2KHz_inst/clk_88_2KHz_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.407    clk_div_2_1inst/clk_88_2KHz_inst/clk_88_2KHz_reg_i_1_n_0
    SLICE_X31Y39         FDCE                                         r  clk_div_2_1inst/clk_88_2KHz_inst/clk_88_2KHz_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         0.480     0.480    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.681 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.540    -2.142    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.828    -1.285    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400    -2.685 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.142    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.908    -1.205    clk_div_2_1inst/clk_88_2KHz_inst/module_clk
    SLICE_X31Y39         FDCE                                         r  clk_div_2_1inst/clk_88_2KHz_inst/clk_88_2KHz_reg_reg/C
                         clock pessimism              0.438    -0.767    
    SLICE_X31Y39         FDCE (Hold_fdce_C_D)         0.091    -0.676    clk_div_2_1inst/clk_88_2KHz_inst/clk_88_2KHz_reg_reg
  -------------------------------------------------------------------
                         required time                          0.676    
                         arrival time                          -0.407    
  -------------------------------------------------------------------
                         slack                                  0.269    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_3
Waveform(ns):       { 0.000 56.689 }
Period(ns):         113.379
Sources:            { clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         113.379     111.787    BUFGCTRL_X0Y2    clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         113.379     112.130    MMCME2_ADV_X1Y1  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         113.379     112.379    SLICE_X31Y39     clk_div_2_1inst/clk_88_2KHz_inst/clk_88_2KHz_reg_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         113.379     112.379    SLICE_X31Y39     clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         113.379     112.379    SLICE_X30Y39     clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         113.379     112.379    SLICE_X30Y39     clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         113.379     112.379    SLICE_X30Y39     clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         113.379     112.379    SLICE_X30Y39     clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         113.379     112.379    SLICE_X30Y39     clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       113.379     99.981     MMCME2_ADV_X1Y1  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         56.689      56.189     SLICE_X31Y39     clk_div_2_1inst/clk_88_2KHz_inst/clk_88_2KHz_reg_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         56.689      56.189     SLICE_X31Y39     clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         56.689      56.189     SLICE_X30Y39     clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         56.689      56.189     SLICE_X30Y39     clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         56.689      56.189     SLICE_X30Y39     clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         56.689      56.189     SLICE_X30Y39     clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         56.689      56.189     SLICE_X30Y39     clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         56.689      56.189     SLICE_X31Y39     clk_div_2_1inst/clk_88_2KHz_inst/clk_88_2KHz_reg_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         56.689      56.189     SLICE_X31Y39     clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         56.689      56.189     SLICE_X30Y39     clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         56.689      56.189     SLICE_X31Y39     clk_div_2_1inst/clk_88_2KHz_inst/clk_88_2KHz_reg_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         56.689      56.189     SLICE_X31Y39     clk_div_2_1inst/clk_88_2KHz_inst/clk_88_2KHz_reg_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         56.689      56.189     SLICE_X31Y39     clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         56.689      56.189     SLICE_X31Y39     clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         56.689      56.189     SLICE_X30Y39     clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         56.689      56.189     SLICE_X30Y39     clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         56.689      56.189     SLICE_X30Y39     clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         56.689      56.189     SLICE_X30Y39     clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         56.689      56.189     SLICE_X30Y39     clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         56.689      56.189     SLICE_X30Y39     clk_div_2_1inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_3_1
  To Clock:  clk_out1_clk_wiz_3_1

Setup :            0  Failing Endpoints,  Worst Slack      111.308ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.213ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       56.189ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             111.308ns  (required time - arrival time)
  Source:                 clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3_1  {rise@0.000ns fall@56.689ns period=113.379ns})
  Destination:            clk_div_2_inst/clk_88_2KHz_inst/clk_88_2KHz_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3_1  {rise@0.000ns fall@56.689ns period=113.379ns})
  Path Group:             clk_out1_clk_wiz_3_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            113.379ns  (clk_out1_clk_wiz_3_1 rise@113.379ns - clk_out1_clk_wiz_3_1 rise@0.000ns)
  Data Path Delay:        1.534ns  (logic 0.695ns (45.299%)  route 0.839ns (54.701%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.236ns = ( 111.143 - 113.379 ) 
    Source Clock Delay      (SCD):    -1.852ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.543ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.083ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         1.065     1.065    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -4.892 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.441    -3.452    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.081    -3.371 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.549    -1.822    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.344    -5.165 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -3.452    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -3.371 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.519    -1.852    clk_div_2_inst/clk_88_2KHz_inst/module_clk
    SLICE_X32Y32         FDCE                                         r  clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDCE (Prop_fdce_C_Q)         0.348    -1.504 f  clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[2]/Q
                         net (fo=6, routed)           0.717    -0.786    clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg__0[2]
    SLICE_X32Y33         LUT6 (Prop_lut6_I1_O)        0.242    -0.544 r  clk_div_2_inst/clk_88_2KHz_inst/clk_88_2KHz_reg_i_3/O
                         net (fo=1, routed)           0.122    -0.422    clk_div_2_inst/clk_88_2KHz_inst/p_0_in
    SLICE_X32Y33         LUT2 (Prop_lut2_I0_O)        0.105    -0.317 r  clk_div_2_inst/clk_88_2KHz_inst/clk_88_2KHz_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.317    clk_div_2_inst/clk_88_2KHz_inst/clk_88_2KHz_reg_i_1_n_0
    SLICE_X32Y33         FDCE                                         r  clk_div_2_inst/clk_88_2KHz_inst/clk_88_2KHz_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3_1 rise edge)
                                                    113.379   113.379 r  
    M21                  IBUF                         0.000   113.379 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         1.004   114.383    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093   108.289 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.374   109.663    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.077   109.740 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.439   111.179    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.149   108.030 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633   109.663    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   109.740 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.403   111.143    clk_div_2_inst/clk_88_2KHz_inst/module_clk
    SLICE_X32Y33         FDCE                                         r  clk_div_2_inst/clk_88_2KHz_inst/clk_88_2KHz_reg_reg/C
                         clock pessimism              0.361   111.503    
                         clock uncertainty           -0.543   110.961    
    SLICE_X32Y33         FDCE (Setup_fdce_C_D)        0.030   110.991    clk_div_2_inst/clk_88_2KHz_inst/clk_88_2KHz_reg_reg
  -------------------------------------------------------------------
                         required time                        110.991    
                         arrival time                           0.317    
  -------------------------------------------------------------------
                         slack                                111.308    

Slack (MET) :             111.395ns  (required time - arrival time)
  Source:                 clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3_1  {rise@0.000ns fall@56.689ns period=113.379ns})
  Destination:            clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3_1  {rise@0.000ns fall@56.689ns period=113.379ns})
  Path Group:             clk_out1_clk_wiz_3_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            113.379ns  (clk_out1_clk_wiz_3_1 rise@113.379ns - clk_out1_clk_wiz_3_1 rise@0.000ns)
  Data Path Delay:        1.474ns  (logic 0.590ns (40.033%)  route 0.884ns (59.967%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.237ns = ( 111.142 - 113.379 ) 
    Source Clock Delay      (SCD):    -1.852ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.543ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.083ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         1.065     1.065    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -4.892 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.441    -3.452    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.081    -3.371 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.549    -1.822    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.344    -5.165 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -3.452    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -3.371 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.519    -1.852    clk_div_2_inst/clk_88_2KHz_inst/module_clk
    SLICE_X32Y32         FDCE                                         r  clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDCE (Prop_fdce_C_Q)         0.348    -1.504 r  clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[2]/Q
                         net (fo=6, routed)           0.884    -0.620    clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg__0[2]
    SLICE_X32Y32         LUT6 (Prop_lut6_I5_O)        0.242    -0.378 r  clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.378    clk_div_2_inst/clk_88_2KHz_inst/p_0_in__0[3]
    SLICE_X32Y32         FDCE                                         r  clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3_1 rise edge)
                                                    113.379   113.379 r  
    M21                  IBUF                         0.000   113.379 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         1.004   114.383    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093   108.289 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.374   109.663    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.077   109.740 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.439   111.179    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.149   108.030 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633   109.663    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   109.740 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.402   111.142    clk_div_2_inst/clk_88_2KHz_inst/module_clk
    SLICE_X32Y32         FDCE                                         r  clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[3]/C
                         clock pessimism              0.386   111.527    
                         clock uncertainty           -0.543   110.985    
    SLICE_X32Y32         FDCE (Setup_fdce_C_D)        0.032   111.017    clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[3]
  -------------------------------------------------------------------
                         required time                        111.017    
                         arrival time                           0.378    
  -------------------------------------------------------------------
                         slack                                111.395    

Slack (MET) :             111.410ns  (required time - arrival time)
  Source:                 clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3_1  {rise@0.000ns fall@56.689ns period=113.379ns})
  Destination:            clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3_1  {rise@0.000ns fall@56.689ns period=113.379ns})
  Path Group:             clk_out1_clk_wiz_3_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            113.379ns  (clk_out1_clk_wiz_3_1 rise@113.379ns - clk_out1_clk_wiz_3_1 rise@0.000ns)
  Data Path Delay:        1.496ns  (logic 0.604ns (40.385%)  route 0.892ns (59.615%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.237ns = ( 111.142 - 113.379 ) 
    Source Clock Delay      (SCD):    -1.852ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.543ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.083ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         1.065     1.065    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -4.892 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.441    -3.452    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.081    -3.371 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.549    -1.822    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.344    -5.165 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -3.452    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -3.371 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.519    -1.852    clk_div_2_inst/clk_88_2KHz_inst/module_clk
    SLICE_X32Y32         FDCE                                         r  clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDCE (Prop_fdce_C_Q)         0.348    -1.504 r  clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[2]/Q
                         net (fo=6, routed)           0.892    -0.612    clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg__0[2]
    SLICE_X32Y32         LUT5 (Prop_lut5_I4_O)        0.256    -0.356 r  clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.356    clk_div_2_inst/clk_88_2KHz_inst/p_0_in__0[2]
    SLICE_X32Y32         FDCE                                         r  clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3_1 rise edge)
                                                    113.379   113.379 r  
    M21                  IBUF                         0.000   113.379 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         1.004   114.383    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093   108.289 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.374   109.663    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.077   109.740 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.439   111.179    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.149   108.030 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633   109.663    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   109.740 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.402   111.142    clk_div_2_inst/clk_88_2KHz_inst/module_clk
    SLICE_X32Y32         FDCE                                         r  clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[2]/C
                         clock pessimism              0.386   111.527    
                         clock uncertainty           -0.543   110.985    
    SLICE_X32Y32         FDCE (Setup_fdce_C_D)        0.069   111.054    clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[2]
  -------------------------------------------------------------------
                         required time                        111.054    
                         arrival time                           0.356    
  -------------------------------------------------------------------
                         slack                                111.410    

Slack (MET) :             111.659ns  (required time - arrival time)
  Source:                 clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3_1  {rise@0.000ns fall@56.689ns period=113.379ns})
  Destination:            clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3_1  {rise@0.000ns fall@56.689ns period=113.379ns})
  Path Group:             clk_out1_clk_wiz_3_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            113.379ns  (clk_out1_clk_wiz_3_1 rise@113.379ns - clk_out1_clk_wiz_3_1 rise@0.000ns)
  Data Path Delay:        1.186ns  (logic 0.484ns (40.818%)  route 0.702ns (59.182%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.236ns = ( 111.143 - 113.379 ) 
    Source Clock Delay      (SCD):    -1.852ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.543ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.083ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         1.065     1.065    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -4.892 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.441    -3.452    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.081    -3.371 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.549    -1.822    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.344    -5.165 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -3.452    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -3.371 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.519    -1.852    clk_div_2_inst/clk_88_2KHz_inst/module_clk
    SLICE_X32Y32         FDCE                                         r  clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDCE (Prop_fdce_C_Q)         0.379    -1.473 f  clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[5]/Q
                         net (fo=7, routed)           0.702    -0.771    clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg__0[5]
    SLICE_X32Y33         LUT6 (Prop_lut6_I0_O)        0.105    -0.666 r  clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.666    clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz[0]_i_1_n_0
    SLICE_X32Y33         FDCE                                         r  clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3_1 rise edge)
                                                    113.379   113.379 r  
    M21                  IBUF                         0.000   113.379 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         1.004   114.383    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093   108.289 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.374   109.663    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.077   109.740 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.439   111.179    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.149   108.030 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633   109.663    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   109.740 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.403   111.143    clk_div_2_inst/clk_88_2KHz_inst/module_clk
    SLICE_X32Y33         FDCE                                         r  clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[0]/C
                         clock pessimism              0.361   111.503    
                         clock uncertainty           -0.543   110.961    
    SLICE_X32Y33         FDCE (Setup_fdce_C_D)        0.032   110.993    clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[0]
  -------------------------------------------------------------------
                         required time                        110.993    
                         arrival time                           0.666    
  -------------------------------------------------------------------
                         slack                                111.659    

Slack (MET) :             111.677ns  (required time - arrival time)
  Source:                 clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3_1  {rise@0.000ns fall@56.689ns period=113.379ns})
  Destination:            clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3_1  {rise@0.000ns fall@56.689ns period=113.379ns})
  Path Group:             clk_out1_clk_wiz_3_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            113.379ns  (clk_out1_clk_wiz_3_1 rise@113.379ns - clk_out1_clk_wiz_3_1 rise@0.000ns)
  Data Path Delay:        1.192ns  (logic 0.484ns (40.612%)  route 0.708ns (59.388%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.237ns = ( 111.142 - 113.379 ) 
    Source Clock Delay      (SCD):    -1.852ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.543ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.083ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         1.065     1.065    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -4.892 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.441    -3.452    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.081    -3.371 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.549    -1.822    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.344    -5.165 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -3.452    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -3.371 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.519    -1.852    clk_div_2_inst/clk_88_2KHz_inst/module_clk
    SLICE_X32Y32         FDCE                                         r  clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDCE (Prop_fdce_C_Q)         0.379    -1.473 r  clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[4]/Q
                         net (fo=7, routed)           0.708    -0.765    clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg__0[4]
    SLICE_X32Y32         LUT6 (Prop_lut6_I1_O)        0.105    -0.660 r  clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.660    clk_div_2_inst/clk_88_2KHz_inst/p_0_in__0[4]
    SLICE_X32Y32         FDCE                                         r  clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3_1 rise edge)
                                                    113.379   113.379 r  
    M21                  IBUF                         0.000   113.379 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         1.004   114.383    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093   108.289 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.374   109.663    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.077   109.740 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.439   111.179    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.149   108.030 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633   109.663    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   109.740 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.402   111.142    clk_div_2_inst/clk_88_2KHz_inst/module_clk
    SLICE_X32Y32         FDCE                                         r  clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[4]/C
                         clock pessimism              0.386   111.527    
                         clock uncertainty           -0.543   110.985    
    SLICE_X32Y32         FDCE (Setup_fdce_C_D)        0.032   111.017    clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[4]
  -------------------------------------------------------------------
                         required time                        111.017    
                         arrival time                           0.660    
  -------------------------------------------------------------------
                         slack                                111.677    

Slack (MET) :             111.678ns  (required time - arrival time)
  Source:                 clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3_1  {rise@0.000ns fall@56.689ns period=113.379ns})
  Destination:            clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3_1  {rise@0.000ns fall@56.689ns period=113.379ns})
  Path Group:             clk_out1_clk_wiz_3_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            113.379ns  (clk_out1_clk_wiz_3_1 rise@113.379ns - clk_out1_clk_wiz_3_1 rise@0.000ns)
  Data Path Delay:        1.191ns  (logic 0.484ns (40.643%)  route 0.707ns (59.357%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.237ns = ( 111.142 - 113.379 ) 
    Source Clock Delay      (SCD):    -1.852ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.543ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.083ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         1.065     1.065    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -4.892 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.441    -3.452    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.081    -3.371 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.549    -1.822    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.344    -5.165 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -3.452    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -3.371 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.519    -1.852    clk_div_2_inst/clk_88_2KHz_inst/module_clk
    SLICE_X32Y32         FDCE                                         r  clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDCE (Prop_fdce_C_Q)         0.379    -1.473 r  clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[4]/Q
                         net (fo=7, routed)           0.707    -0.766    clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg__0[4]
    SLICE_X32Y32         LUT6 (Prop_lut6_I1_O)        0.105    -0.661 r  clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.661    clk_div_2_inst/clk_88_2KHz_inst/p_0_in__0[5]
    SLICE_X32Y32         FDCE                                         r  clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3_1 rise edge)
                                                    113.379   113.379 r  
    M21                  IBUF                         0.000   113.379 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         1.004   114.383    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093   108.289 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.374   109.663    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.077   109.740 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.439   111.179    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.149   108.030 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633   109.663    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   109.740 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.402   111.142    clk_div_2_inst/clk_88_2KHz_inst/module_clk
    SLICE_X32Y32         FDCE                                         r  clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[5]/C
                         clock pessimism              0.386   111.527    
                         clock uncertainty           -0.543   110.985    
    SLICE_X32Y32         FDCE (Setup_fdce_C_D)        0.033   111.018    clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[5]
  -------------------------------------------------------------------
                         required time                        111.018    
                         arrival time                           0.661    
  -------------------------------------------------------------------
                         slack                                111.678    

Slack (MET) :             111.687ns  (required time - arrival time)
  Source:                 clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3_1  {rise@0.000ns fall@56.689ns period=113.379ns})
  Destination:            clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3_1  {rise@0.000ns fall@56.689ns period=113.379ns})
  Path Group:             clk_out1_clk_wiz_3_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            113.379ns  (clk_out1_clk_wiz_3_1 rise@113.379ns - clk_out1_clk_wiz_3_1 rise@0.000ns)
  Data Path Delay:        1.180ns  (logic 0.484ns (41.026%)  route 0.696ns (58.974%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.237ns = ( 111.142 - 113.379 ) 
    Source Clock Delay      (SCD):    -1.852ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.543ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.083ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         1.065     1.065    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -4.892 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.441    -3.452    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.081    -3.371 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.549    -1.822    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.344    -5.165 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -3.452    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -3.371 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.519    -1.852    clk_div_2_inst/clk_88_2KHz_inst/module_clk
    SLICE_X32Y32         FDCE                                         r  clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDCE (Prop_fdce_C_Q)         0.379    -1.473 f  clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[5]/Q
                         net (fo=7, routed)           0.696    -0.777    clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg__0[5]
    SLICE_X32Y32         LUT4 (Prop_lut4_I0_O)        0.105    -0.672 r  clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.672    clk_div_2_inst/clk_88_2KHz_inst/p_0_in__0[1]
    SLICE_X32Y32         FDCE                                         r  clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3_1 rise edge)
                                                    113.379   113.379 r  
    M21                  IBUF                         0.000   113.379 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         1.004   114.383    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093   108.289 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           1.374   109.663    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.077   109.740 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.439   111.179    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.149   108.030 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633   109.663    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   109.740 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.402   111.142    clk_div_2_inst/clk_88_2KHz_inst/module_clk
    SLICE_X32Y32         FDCE                                         r  clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[1]/C
                         clock pessimism              0.386   111.527    
                         clock uncertainty           -0.543   110.985    
    SLICE_X32Y32         FDCE (Setup_fdce_C_D)        0.030   111.015    clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[1]
  -------------------------------------------------------------------
                         required time                        111.015    
                         arrival time                           0.672    
  -------------------------------------------------------------------
                         slack                                111.687    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3_1  {rise@0.000ns fall@56.689ns period=113.379ns})
  Destination:            clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3_1  {rise@0.000ns fall@56.689ns period=113.379ns})
  Path Group:             clk_out1_clk_wiz_3_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_3_1 rise@0.000ns - clk_out1_clk_wiz_3_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.107%)  route 0.134ns (41.893%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.210ns
    Source Clock Delay      (SCD):    -0.784ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         0.440     0.440    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.935 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.495    -1.440    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.622    -0.792    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -2.088 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -1.440    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.630    -0.784    clk_div_2_inst/clk_88_2KHz_inst/module_clk
    SLICE_X32Y32         FDCE                                         r  clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.643 f  clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[4]/Q
                         net (fo=7, routed)           0.134    -0.509    clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg__0[4]
    SLICE_X32Y33         LUT6 (Prop_lut6_I1_O)        0.045    -0.464 r  clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.464    clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz[0]_i_1_n_0
    SLICE_X32Y33         FDCE                                         r  clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         0.480     0.480    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.681 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.540    -2.142    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.896    -1.217    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -2.842 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -2.142    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.903    -1.210    clk_div_2_inst/clk_88_2KHz_inst/module_clk
    SLICE_X32Y33         FDCE                                         r  clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[0]/C
                         clock pessimism              0.441    -0.769    
    SLICE_X32Y33         FDCE (Hold_fdce_C_D)         0.092    -0.677    clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[0]
  -------------------------------------------------------------------
                         required time                          0.677    
                         arrival time                          -0.464    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3_1  {rise@0.000ns fall@56.689ns period=113.379ns})
  Destination:            clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3_1  {rise@0.000ns fall@56.689ns period=113.379ns})
  Path Group:             clk_out1_clk_wiz_3_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_3_1 rise@0.000ns - clk_out1_clk_wiz_3_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.414%)  route 0.156ns (45.586%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.211ns
    Source Clock Delay      (SCD):    -0.783ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         0.440     0.440    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.935 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.495    -1.440    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.622    -0.792    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -2.088 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -1.440    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.631    -0.783    clk_div_2_inst/clk_88_2KHz_inst/module_clk
    SLICE_X32Y33         FDCE                                         r  clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y33         FDCE (Prop_fdce_C_Q)         0.141    -0.642 r  clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[0]/Q
                         net (fo=7, routed)           0.156    -0.486    clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg__0[0]
    SLICE_X32Y32         LUT6 (Prop_lut6_I4_O)        0.045    -0.441 r  clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.441    clk_div_2_inst/clk_88_2KHz_inst/p_0_in__0[4]
    SLICE_X32Y32         FDCE                                         r  clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         0.480     0.480    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.681 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.540    -2.142    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.896    -1.217    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -2.842 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -2.142    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.902    -1.211    clk_div_2_inst/clk_88_2KHz_inst/module_clk
    SLICE_X32Y32         FDCE                                         r  clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[4]/C
                         clock pessimism              0.441    -0.770    
    SLICE_X32Y32         FDCE (Hold_fdce_C_D)         0.092    -0.678    clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[4]
  -------------------------------------------------------------------
                         required time                          0.678    
                         arrival time                          -0.441    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3_1  {rise@0.000ns fall@56.689ns period=113.379ns})
  Destination:            clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3_1  {rise@0.000ns fall@56.689ns period=113.379ns})
  Path Group:             clk_out1_clk_wiz_3_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_3_1 rise@0.000ns - clk_out1_clk_wiz_3_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.835%)  route 0.160ns (46.165%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.211ns
    Source Clock Delay      (SCD):    -0.783ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         0.440     0.440    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.935 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.495    -1.440    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.622    -0.792    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -2.088 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -1.440    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.631    -0.783    clk_div_2_inst/clk_88_2KHz_inst/module_clk
    SLICE_X32Y33         FDCE                                         r  clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y33         FDCE (Prop_fdce_C_Q)         0.141    -0.642 r  clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[0]/Q
                         net (fo=7, routed)           0.160    -0.483    clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg__0[0]
    SLICE_X32Y32         LUT6 (Prop_lut6_I4_O)        0.045    -0.438 r  clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.438    clk_div_2_inst/clk_88_2KHz_inst/p_0_in__0[5]
    SLICE_X32Y32         FDCE                                         r  clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         0.480     0.480    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.681 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.540    -2.142    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.896    -1.217    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -2.842 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -2.142    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.902    -1.211    clk_div_2_inst/clk_88_2KHz_inst/module_clk
    SLICE_X32Y32         FDCE                                         r  clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[5]/C
                         clock pessimism              0.441    -0.770    
    SLICE_X32Y32         FDCE (Hold_fdce_C_D)         0.092    -0.678    clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[5]
  -------------------------------------------------------------------
                         required time                          0.678    
                         arrival time                          -0.438    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3_1  {rise@0.000ns fall@56.689ns period=113.379ns})
  Destination:            clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3_1  {rise@0.000ns fall@56.689ns period=113.379ns})
  Path Group:             clk_out1_clk_wiz_3_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_3_1 rise@0.000ns - clk_out1_clk_wiz_3_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.641%)  route 0.148ns (44.359%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.211ns
    Source Clock Delay      (SCD):    -0.784ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         0.440     0.440    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.935 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.495    -1.440    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.622    -0.792    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -2.088 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -1.440    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.630    -0.784    clk_div_2_inst/clk_88_2KHz_inst/module_clk
    SLICE_X32Y32         FDCE                                         r  clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.643 r  clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[3]/Q
                         net (fo=5, routed)           0.148    -0.495    clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg__0[3]
    SLICE_X32Y32         LUT6 (Prop_lut6_I2_O)        0.045    -0.450 r  clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.450    clk_div_2_inst/clk_88_2KHz_inst/p_0_in__0[3]
    SLICE_X32Y32         FDCE                                         r  clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         0.480     0.480    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.681 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.540    -2.142    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.896    -1.217    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -2.842 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -2.142    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.902    -1.211    clk_div_2_inst/clk_88_2KHz_inst/module_clk
    SLICE_X32Y32         FDCE                                         r  clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[3]/C
                         clock pessimism              0.427    -0.784    
    SLICE_X32Y32         FDCE (Hold_fdce_C_D)         0.092    -0.692    clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[3]
  -------------------------------------------------------------------
                         required time                          0.692    
                         arrival time                          -0.450    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3_1  {rise@0.000ns fall@56.689ns period=113.379ns})
  Destination:            clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3_1  {rise@0.000ns fall@56.689ns period=113.379ns})
  Path Group:             clk_out1_clk_wiz_3_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_3_1 rise@0.000ns - clk_out1_clk_wiz_3_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.189ns (50.286%)  route 0.187ns (49.714%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.211ns
    Source Clock Delay      (SCD):    -0.784ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         0.440     0.440    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.935 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.495    -1.440    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.622    -0.792    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -2.088 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -1.440    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.630    -0.784    clk_div_2_inst/clk_88_2KHz_inst/module_clk
    SLICE_X32Y32         FDCE                                         r  clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.643 f  clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[4]/Q
                         net (fo=7, routed)           0.187    -0.456    clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg__0[4]
    SLICE_X32Y32         LUT5 (Prop_lut5_I1_O)        0.048    -0.408 r  clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.408    clk_div_2_inst/clk_88_2KHz_inst/p_0_in__0[2]
    SLICE_X32Y32         FDCE                                         r  clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         0.480     0.480    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.681 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.540    -2.142    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.896    -1.217    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -2.842 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -2.142    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.902    -1.211    clk_div_2_inst/clk_88_2KHz_inst/module_clk
    SLICE_X32Y32         FDCE                                         r  clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[2]/C
                         clock pessimism              0.427    -0.784    
    SLICE_X32Y32         FDCE (Hold_fdce_C_D)         0.107    -0.677    clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[2]
  -------------------------------------------------------------------
                         required time                          0.677    
                         arrival time                          -0.408    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3_1  {rise@0.000ns fall@56.689ns period=113.379ns})
  Destination:            clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3_1  {rise@0.000ns fall@56.689ns period=113.379ns})
  Path Group:             clk_out1_clk_wiz_3_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_3_1 rise@0.000ns - clk_out1_clk_wiz_3_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.886%)  route 0.187ns (50.114%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.211ns
    Source Clock Delay      (SCD):    -0.784ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         0.440     0.440    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.935 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.495    -1.440    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.622    -0.792    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -2.088 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -1.440    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.630    -0.784    clk_div_2_inst/clk_88_2KHz_inst/module_clk
    SLICE_X32Y32         FDCE                                         r  clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.643 f  clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[4]/Q
                         net (fo=7, routed)           0.187    -0.456    clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg__0[4]
    SLICE_X32Y32         LUT4 (Prop_lut4_I1_O)        0.045    -0.411 r  clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.411    clk_div_2_inst/clk_88_2KHz_inst/p_0_in__0[1]
    SLICE_X32Y32         FDCE                                         r  clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         0.480     0.480    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.681 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.540    -2.142    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.896    -1.217    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -2.842 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -2.142    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.902    -1.211    clk_div_2_inst/clk_88_2KHz_inst/module_clk
    SLICE_X32Y32         FDCE                                         r  clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[1]/C
                         clock pessimism              0.427    -0.784    
    SLICE_X32Y32         FDCE (Hold_fdce_C_D)         0.091    -0.693    clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[1]
  -------------------------------------------------------------------
                         required time                          0.693    
                         arrival time                          -0.411    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 clk_div_2_inst/clk_88_2KHz_inst/clk_88_2KHz_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3_1  {rise@0.000ns fall@56.689ns period=113.379ns})
  Destination:            clk_div_2_inst/clk_88_2KHz_inst/clk_88_2KHz_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3_1  {rise@0.000ns fall@56.689ns period=113.379ns})
  Path Group:             clk_out1_clk_wiz_3_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_3_1 rise@0.000ns - clk_out1_clk_wiz_3_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (49.006%)  route 0.194ns (50.994%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.210ns
    Source Clock Delay      (SCD):    -0.783ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         0.440     0.440    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.935 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.495    -1.440    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.622    -0.792    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -2.088 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -1.440    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.631    -0.783    clk_div_2_inst/clk_88_2KHz_inst/module_clk
    SLICE_X32Y33         FDCE                                         r  clk_div_2_inst/clk_88_2KHz_inst/clk_88_2KHz_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y33         FDCE (Prop_fdce_C_Q)         0.141    -0.642 r  clk_div_2_inst/clk_88_2KHz_inst/clk_88_2KHz_reg_reg/Q
                         net (fo=3, routed)           0.194    -0.449    clk_div_2_inst/clk_88_2KHz_inst/clk_88_2KHz
    SLICE_X32Y33         LUT2 (Prop_lut2_I1_O)        0.045    -0.404 r  clk_div_2_inst/clk_88_2KHz_inst/clk_88_2KHz_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.404    clk_div_2_inst/clk_88_2KHz_inst/clk_88_2KHz_reg_i_1_n_0
    SLICE_X32Y33         FDCE                                         r  clk_div_2_inst/clk_88_2KHz_inst/clk_88_2KHz_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3_1 rise edge)
                                                      0.000     0.000 r  
    M21                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=791, routed)         0.480     0.480    clk_ip_50MHz_to_200MHz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.681 r  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=6, routed)           0.540    -2.142    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.896    -1.217    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_in1_clk_wiz_3
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -2.842 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -2.142    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.903    -1.210    clk_div_2_inst/clk_88_2KHz_inst/module_clk
    SLICE_X32Y33         FDCE                                         r  clk_div_2_inst/clk_88_2KHz_inst/clk_88_2KHz_reg_reg/C
                         clock pessimism              0.427    -0.783    
    SLICE_X32Y33         FDCE (Hold_fdce_C_D)         0.091    -0.692    clk_div_2_inst/clk_88_2KHz_inst/clk_88_2KHz_reg_reg
  -------------------------------------------------------------------
                         required time                          0.692    
                         arrival time                          -0.404    
  -------------------------------------------------------------------
                         slack                                  0.289    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_3_1
Waveform(ns):       { 0.000 56.689 }
Period(ns):         113.379
Sources:            { clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         113.379     111.787    BUFGCTRL_X0Y3    clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         113.379     112.130    MMCME2_ADV_X0Y0  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         113.379     112.379    SLICE_X32Y33     clk_div_2_inst/clk_88_2KHz_inst/clk_88_2KHz_reg_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         113.379     112.379    SLICE_X32Y33     clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         113.379     112.379    SLICE_X32Y32     clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         113.379     112.379    SLICE_X32Y32     clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         113.379     112.379    SLICE_X32Y32     clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         113.379     112.379    SLICE_X32Y32     clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         113.379     112.379    SLICE_X32Y32     clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       113.379     99.981     MMCME2_ADV_X0Y0  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         56.689      56.189     SLICE_X32Y33     clk_div_2_inst/clk_88_2KHz_inst/clk_88_2KHz_reg_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         56.689      56.189     SLICE_X32Y33     clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         56.689      56.189     SLICE_X32Y32     clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         56.689      56.189     SLICE_X32Y32     clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         56.689      56.189     SLICE_X32Y32     clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         56.689      56.189     SLICE_X32Y32     clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         56.689      56.189     SLICE_X32Y32     clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         56.689      56.189     SLICE_X32Y33     clk_div_2_inst/clk_88_2KHz_inst/clk_88_2KHz_reg_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         56.689      56.189     SLICE_X32Y33     clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         56.689      56.189     SLICE_X32Y32     clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         56.689      56.189     SLICE_X32Y32     clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         56.689      56.189     SLICE_X32Y32     clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         56.689      56.189     SLICE_X32Y32     clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         56.689      56.189     SLICE_X32Y32     clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         56.689      56.189     SLICE_X32Y32     clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         56.689      56.189     SLICE_X32Y33     clk_div_2_inst/clk_88_2KHz_inst/clk_88_2KHz_reg_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         56.689      56.189     SLICE_X32Y33     clk_div_2_inst/clk_88_2KHz_inst/clk_88_2KHz_reg_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         56.689      56.189     SLICE_X32Y33     clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         56.689      56.189     SLICE_X32Y33     clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         56.689      56.189     SLICE_X32Y32     clk_div_2_inst/clk_88_2KHz_inst/cnt_8_82MHz_to_88_2KHz_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1
  To Clock:  clkfbout_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       23.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.592         25.000      23.408     BUFGCTRL_X0Y18  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         25.000      23.751     PLLE2_ADV_X0Y2  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         25.000      23.751     PLLE2_ADV_X0Y2  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        25.000      27.633     PLLE2_ADV_X0Y2  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       25.000      135.000    PLLE2_ADV_X0Y2  clk_div_0_1inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1_1
  To Clock:  clkfbout_clk_wiz_1_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       23.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1_1
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.592         25.000      23.408     BUFGCTRL_X0Y19  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         25.000      23.751     PLLE2_ADV_X0Y3  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         25.000      23.751     PLLE2_ADV_X0Y3  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        25.000      27.633     PLLE2_ADV_X0Y3  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       25.000      135.000    PLLE2_ADV_X0Y3  clk_div_0_inst/clk_ip_200MHz_to_9_6MHz/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_2
  To Clock:  clkfbout_clk_wiz_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_2
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.592         5.000       3.408      BUFGCTRL_X0Y6   clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         5.000       3.751      PLLE2_ADV_X0Y1  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         5.000       3.751      PLLE2_ADV_X0Y1  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        5.000       47.633     PLLE2_ADV_X0Y1  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       5.000       155.000    PLLE2_ADV_X0Y1  clk_div_1_1inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_2_1
  To Clock:  clkfbout_clk_wiz_2_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_2_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.592         5.000       3.408      BUFGCTRL_X0Y8   clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         5.000       3.751      PLLE2_ADV_X0Y0  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         5.000       3.751      PLLE2_ADV_X0Y0  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        5.000       47.633     PLLE2_ADV_X0Y0  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       5.000       155.000    PLLE2_ADV_X0Y0  clk_div_1_inst/clk_ip_200MHz_to_6_4MHz/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_3
  To Clock:  clkfbout_clk_wiz_3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       25.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_3
Waveform(ns):       { 0.000 37.500 }
Period(ns):         75.000
Sources:            { clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         75.000      73.408     BUFGCTRL_X0Y10   clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         75.000      73.751     MMCME2_ADV_X1Y1  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         75.000      73.751     MMCME2_ADV_X1Y1  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       75.000      25.000     MMCME2_ADV_X1Y1  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       75.000      138.360    MMCME2_ADV_X1Y1  clk_div_2_1inst/clk_ip_200MHz_to_8_82MHz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_3_1
  To Clock:  clkfbout_clk_wiz_3_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       25.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_3_1
Waveform(ns):       { 0.000 37.500 }
Period(ns):         75.000
Sources:            { clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         75.000      73.408     BUFGCTRL_X0Y12   clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         75.000      73.751     MMCME2_ADV_X0Y0  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         75.000      73.751     MMCME2_ADV_X0Y0  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       75.000      25.000     MMCME2_ADV_X0Y0  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       75.000      138.360    MMCME2_ADV_X0Y0  clk_div_2_inst/clk_ip_200MHz_to_8_82MHz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         20.000      18.408     BUFGCTRL_X0Y14   clk_ip_50MHz_to_200MHz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y1  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y1  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y1  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y1  clk_ip_50MHz_to_200MHz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack      998.927ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             998.927ns  (required time - arrival time)
  Source:                 algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.861ns  (logic 0.348ns (40.435%)  route 0.513ns (59.565%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE                         0.000     0.000 r  algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.513     0.861    algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X28Y57         FDRE                                         r  algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X28Y57         FDRE (Setup_fdre_C_D)       -0.212   999.788    algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                        999.788    
                         arrival time                          -0.861    
  -------------------------------------------------------------------
                         slack                                998.927    

Slack (MET) :             998.935ns  (required time - arrival time)
  Source:                 algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.855ns  (logic 0.348ns (40.703%)  route 0.507ns (59.297%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE                         0.000     0.000 r  algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.507     0.855    algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X29Y56         FDRE                                         r  algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X29Y56         FDRE (Setup_fdre_C_D)       -0.210   999.790    algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                        999.790    
                         arrival time                          -0.855    
  -------------------------------------------------------------------
                         slack                                998.935    

Slack (MET) :             998.941ns  (required time - arrival time)
  Source:                 algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_1_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_1_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.849ns  (logic 0.348ns (40.975%)  route 0.501ns (59.025%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y56         FDRE                         0.000     0.000 r  algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_1_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X40Y56         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_1_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.501     0.849    algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_1_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X40Y55         FDRE                                         r  algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_1_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X40Y55         FDRE (Setup_fdre_C_D)       -0.210   999.790    algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_1_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                        999.790    
                         arrival time                          -0.849    
  -------------------------------------------------------------------
                         slack                                998.941    

Slack (MET) :             998.955ns  (required time - arrival time)
  Source:                 algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.835ns  (logic 0.348ns (41.693%)  route 0.487ns (58.307%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE                         0.000     0.000 r  algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.487     0.835    algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X36Y50         FDRE                                         r  algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X36Y50         FDRE (Setup_fdre_C_D)       -0.210   999.790    algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                        999.790    
                         arrival time                          -0.835    
  -------------------------------------------------------------------
                         slack                                998.955    

Slack (MET) :             998.958ns  (required time - arrival time)
  Source:                 algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.832ns  (logic 0.348ns (41.841%)  route 0.484ns (58.159%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y48         FDRE                         0.000     0.000 r  algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X33Y48         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.484     0.832    algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X32Y48         FDRE                                         r  algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X32Y48         FDRE (Setup_fdre_C_D)       -0.210   999.790    algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                        999.790    
                         arrival time                          -0.832    
  -------------------------------------------------------------------
                         slack                                998.958    

Slack (MET) :             998.977ns  (required time - arrival time)
  Source:                 algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_out0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_out0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.817ns  (logic 0.348ns (42.575%)  route 0.469ns (57.425%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y44         FDRE                         0.000     0.000 r  algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_out0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X29Y44         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_out0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.469     0.817    algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_out0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X28Y44         FDRE                                         r  algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_out0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X28Y44         FDRE (Setup_fdre_C_D)       -0.206   999.794    algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_out0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        999.794    
                         arrival time                          -0.817    
  -------------------------------------------------------------------
                         slack                                998.977    

Slack (MET) :             998.978ns  (required time - arrival time)
  Source:                 algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_out0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_out0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.812ns  (logic 0.348ns (42.856%)  route 0.464ns (57.144%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y44         FDRE                         0.000     0.000 r  algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_out0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X29Y44         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_out0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.464     0.812    algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_out0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X28Y44         FDRE                                         r  algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_out0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X28Y44         FDRE (Setup_fdre_C_D)       -0.210   999.790    algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_out0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        999.790    
                         arrival time                          -0.812    
  -------------------------------------------------------------------
                         slack                                998.978    

Slack (MET) :             999.027ns  (required time - arrival time)
  Source:                 algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_out0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_out0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.763ns  (logic 0.348ns (45.591%)  route 0.415ns (54.409%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y43         FDRE                         0.000     0.000 r  algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_out0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X33Y43         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_out0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.415     0.763    algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_out0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X26Y43         FDRE                                         r  algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_out0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X26Y43         FDRE (Setup_fdre_C_D)       -0.210   999.790    algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_out0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        999.790    
                         arrival time                          -0.763    
  -------------------------------------------------------------------
                         slack                                999.027    

Slack (MET) :             999.029ns  (required time - arrival time)
  Source:                 algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.771ns  (logic 0.398ns (51.651%)  route 0.373ns (48.349%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y57         FDRE                         0.000     0.000 r  algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X30Y57         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.373     0.771    algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X29Y57         FDRE                                         r  algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X29Y57         FDRE (Setup_fdre_C_D)       -0.200   999.800    algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                        999.800    
                         arrival time                          -0.771    
  -------------------------------------------------------------------
                         slack                                999.029    

Slack (MET) :             999.029ns  (required time - arrival time)
  Source:                 algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_out0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_out0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.771ns  (logic 0.398ns (51.651%)  route 0.373ns (48.349%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y45         FDRE                         0.000     0.000 r  algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_out0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_out0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.373     0.771    algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_out0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X29Y45         FDRE                                         r  algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_out0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X29Y45         FDRE (Setup_fdre_C_D)       -0.200   999.800    algorithm_top_inst/signal_interpolation_farrow_inst/fifo_farrow_out0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                        999.800    
                         arrival time                          -0.771    
  -------------------------------------------------------------------
                         slack                                999.029    





