// Seed: 2105217117
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  input wire id_6;
  inout tri0 id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_5 = -1 & -1;
  parameter id_9 = -1'b0 >> 1;
endmodule
module module_1 #(
    parameter id_1  = 32'd63,
    parameter id_10 = 32'd26
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    _id_10
);
  inout wire _id_10;
  module_0 modCall_1 (
      id_4,
      id_8,
      id_8,
      id_4,
      id_8,
      id_6,
      id_7,
      id_8
  );
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire _id_1;
  logic [id_1 : 1  &  id_10] id_11 = (-1);
endmodule
