<?xml version="1.0" encoding="UTF-8"?>
<!--
 Copyright (C) [2020] Futurewei Technologies, Inc.

 FORCE-RISCV is licensed under the Apache License, Version 2.0 (the "License");
  you may not use this file except in compliance with the License.
  You may obtain a copy of the License at

  http://www.apache.org/licenses/LICENSE-2.0

 THIS SOFTWARE IS PROVIDED ON AN "AS IS" BASIS, WITHOUT WARRANTIES OF ANY KIND, EITHER
 EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO NON-INFRINGEMENT, MERCHANTABILITY OR
 FIT FOR A PARTICULAR PURPOSE.
 See the License for the specific language governing permissions and
 limitations under the License.
-->
<instruction_file>
<I name="FADD.D" form="Double-precision" isa="RISCV" group="Float" extension="RV32D">
    <O name="const_bits" type="Constant" bits="31-25,6-0" value="00000011010011"/>
    <O name="rs2" type="FPR" bits="24-20" access="Read" choices="64-bit SIMD/FP registers"/>
    <O name="rs1" type="FPR" bits="19-15" access="Read" choices="64-bit SIMD/FP registers"/>
    <O name="rm" type="Choices" bits="14-12" choices="Rounding mode"/>
    <O name="rd" type="FPR" bits="11-7" access="Write" choices="64-bit SIMD/FP registers"/>
    <asm format="FADD.D %s, %s, %s" op1="rs1" op2="rs2" op3="rd"/>
  </I>
  
<I name="FCLASS.D" isa="RISCV" group="Float" extension="RV32D">
    <O name="const_bits" type="Constant" bits="31-25,24-20,14-12,6-0" value="1110001000000011010011"/>
    <O name="rs1" type="FPR" bits="19-15" access="Read" choices="64-bit SIMD/FP registers"/>
    <O name="rd" type="GPR" bits="11-7" access="Write" choices="GPRs"/>
    <asm format="FCLASS.D %s, %s" op1="rs1" op2="rd"/>
  </I>
  
<I name="FCVT.D.L" isa="RISCV" group="Float" extension="RV64D">
    <O name="const_bits" type="Constant" bits="31-25,24-20,6-0" value="1101001000101010011"/>
    <O name="rs1" type="GPR" bits="19-15" access="Read" choices="GPRs"/>
    <O name="rm" type="Choices" bits="14-12" choices="Rounding mode"/>
    <O name="rd" type="FPR" bits="11-7" access="Write" choices="64-bit SIMD/FP registers"/>
    <asm format="FCVT.D.L %s, %s" op1="rs1" op2="rd"/>
  </I>
  
<I name="FCVT.D.LU" isa="RISCV" group="Float" extension="RV64D">
    <O name="const_bits" type="Constant" bits="31-25,24-20,6-0" value="1101001000111010011"/>
    <O name="rs1" type="GPR" bits="19-15" access="Read" choices="GPRs"/>
    <O name="rm" type="Choices" bits="14-12" choices="Rounding mode"/>
    <O name="rd" type="FPR" bits="11-7" access="Write" choices="64-bit SIMD/FP registers"/>
    <asm format="FCVT.D.LU %s, %s" op1="rs1" op2="rd"/>
  </I>
  
<I name="FCVT.D.S" isa="RISCV" group="Float" extension="RV32D">
    <O name="const_bits" type="Constant" bits="31-25,24-20,6-0" value="0100001000001010011"/>
    <O name="rs1" type="FPR" bits="19-15" access="Read" choices="32-bit SIMD/FP registers"/>
    <O name="rm" type="Choices" bits="14-12" choices="Rounding mode"/>
    <O name="rd" type="FPR" bits="11-7" access="Write" choices="64-bit SIMD/FP registers"/>
    <asm format="FCVT.D.S %s, %s" op1="rs1" op2="rd"/>
  </I>
  
<I name="FCVT.D.W" isa="RISCV" group="Float" extension="RV32D">
    <O name="const_bits" type="Constant" bits="31-25,24-20,6-0" value="1101001000001010011"/>
    <O name="rs1" type="GPR" bits="19-15" access="Read" choices="GPRs"/>
    <O name="rm" type="Choices" bits="14-12" choices="Rounding mode"/>
    <O name="rd" type="FPR" bits="11-7" access="Write" choices="64-bit SIMD/FP registers"/>
    <asm format="FCVT.D.W %s, %s" op1="rs1" op2="rd"/>
  </I>
  
<I name="FCVT.D.WU" isa="RISCV" group="Float" extension="RV32D">
    <O name="const_bits" type="Constant" bits="31-25,24-20,6-0" value="1101001000011010011"/>
    <O name="rs1" type="GPR" bits="19-15" access="Read" choices="GPRs"/>
    <O name="rm" type="Choices" bits="14-12" choices="Rounding mode"/>
    <O name="rd" type="FPR" bits="11-7" access="Write" choices="64-bit SIMD/FP registers"/>
    <asm format="FCVT.D.WU %s, %s" op1="rs1" op2="rd"/>
  </I>
  
<I name="FCVT.L.D" isa="RISCV" group="Float" extension="RV64D">
    <O name="const_bits" type="Constant" bits="31-25,24-20,6-0" value="1100001000101010011"/>
    <O name="rs1" type="FPR" bits="19-15" access="Read" choices="64-bit SIMD/FP registers"/>
    <O name="rm" type="Choices" bits="14-12" choices="Rounding mode"/>
    <O name="rd" type="GPR" bits="11-7" access="Write" choices="GPRs"/>
    <asm format="FCVT.L.D %s, %s" op1="rs1" op2="rd"/>
  </I>
  
<I name="FCVT.LU.D" isa="RISCV" group="Float" extension="RV64D">
    <O name="const_bits" type="Constant" bits="31-25,24-20,6-0" value="1100001000111010011"/>
    <O name="rs1" type="FPR" bits="19-15" access="Read" choices="64-bit SIMD/FP registers"/>
    <O name="rm" type="Choices" bits="14-12" choices="Rounding mode"/>
    <O name="rd" type="GPR" bits="11-7" access="Write" choices="GPRs"/>
    <asm format="FCVT.LU.D %s, %s" op1="rs1" op2="rd"/>
  </I>
  
<I name="FCVT.S.D" isa="RISCV" group="Float" extension="RV32D">
    <O name="const_bits" type="Constant" bits="31-25,24-20,6-0" value="0100000000011010011"/>
    <O name="rs1" type="FPR" bits="19-15" access="Read" choices="64-bit SIMD/FP registers"/>
    <O name="rm" type="Choices" bits="14-12" choices="Rounding mode"/>
    <O name="rd" type="FPR" bits="11-7" access="Write" choices="32-bit SIMD/FP registers"/>
    <asm format="FCVT.S.D %s, %s" op1="rs1" op2="rd"/>
  </I>
  
<I name="FCVT.W.D" isa="RISCV" group="Float" extension="RV32D">
    <O name="const_bits" type="Constant" bits="31-25,24-20,6-0" value="1100001000001010011"/>
    <O name="rs1" type="FPR" bits="19-15" access="Read" choices="64-bit SIMD/FP registers"/>
    <O name="rm" type="Choices" bits="14-12" choices="Rounding mode"/>
    <O name="rd" type="GPR" bits="11-7" access="Write" choices="GPRs"/>
    <asm format="FCVT.W.D %s, %s" op1="rs1" op2="rd"/>
  </I>
  
<I name="FCVT.WU.D" isa="RISCV" group="Float" extension="RV32D">
    <O name="const_bits" type="Constant" bits="31-25,24-20,6-0" value="1100001000011010011"/>
    <O name="rs1" type="FPR" bits="19-15" access="Read" choices="64-bit SIMD/FP registers"/>
    <O name="rm" type="Choices" bits="14-12" choices="Rounding mode"/>
    <O name="rd" type="GPR" bits="11-7" access="Write" choices="GPRs"/>
    <asm format="FCVT.WU.D %s, %s" op1="rs1" op2="rd"/>
  </I>
  
<I name="FDIV.D" form="Double-precision" isa="RISCV" group="Float" extension="RV32D">
    <O name="const_bits" type="Constant" bits="31-25,6-0" value="00011011010011"/>
    <O name="rs2" type="FPR" bits="24-20" access="Read" choices="64-bit SIMD/FP registers"/>
    <O name="rs1" type="FPR" bits="19-15" access="Read" choices="64-bit SIMD/FP registers"/>
    <O name="rm" type="Choices" bits="14-12" choices="Rounding mode"/>
    <O name="rd" type="FPR" bits="11-7" access="Write" choices="64-bit SIMD/FP registers"/>
    <asm format="FDIV.D %s, %s, %s" op1="rs1" op2="rs2" op3="rd"/>
  </I>
  
<I name="FEQ.D" isa="RISCV" group="Float" extension="RV32D">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="10100010101010011"/>
    <O name="rs2" type="FPR" bits="24-20" access="Read" choices="64-bit SIMD/FP registers"/>
    <O name="rs1" type="FPR" bits="19-15" access="Read" choices="64-bit SIMD/FP registers"/>
    <O name="rd" type="GPR" bits="11-7" access="Write" choices="GPRs"/>
    <asm format="FEQ.D %s, %s, %s" op1="rd" op2="rs2" op3="rs1"/>
  </I>
  
<I name="FLD" isa="RISCV" class="LoadStoreInstruction" group="Float" extension="RV32D">
    <O name="const_bits" type="Constant" bits="14-12,6-0" value="0110000111"/>
    <O name="rd" type="FPR" bits="11-7" access="Write" choices="64-bit SIMD/FP registers"/>
    <O name="LoadStore-rs1-simm12" type="LoadStore" alignment="8" base="rs1" data-size="8" element-size="8" mem-access="Read" offset="simm12" offset-scale="0">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="simm12" type="Immediate" bits="31-20" class="SignedImmediateOperand"/>
    </O>
    <asm format="FLD %s, %s, %s" op1="simm12" op2="rs1" op3="rd"/>
  </I>
  
<I name="FLE.D" isa="RISCV" group="Float" extension="RV32D">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="10100010001010011"/>
    <O name="rs2" type="FPR" bits="24-20" access="Read" choices="64-bit SIMD/FP registers"/>
    <O name="rs1" type="FPR" bits="19-15" access="Read" choices="64-bit SIMD/FP registers"/>
    <O name="rd" type="GPR" bits="11-7" access="Write" choices="GPRs"/>
    <asm format="FLE.D %s, %s, %s" op1="rd" op2="rs2" op3="rs1"/>
  </I>
  
<I name="FLT.D" isa="RISCV" group="Float" extension="RV32D">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="10100010011010011"/>
    <O name="rs2" type="FPR" bits="24-20" access="Read" choices="64-bit SIMD/FP registers"/>
    <O name="rs1" type="FPR" bits="19-15" access="Read" choices="64-bit SIMD/FP registers"/>
    <O name="rd" type="GPR" bits="11-7" access="Write" choices="GPRs"/>
    <asm format="FLT.D %s, %s, %s" op1="rd" op2="rs2" op3="rs1"/>
  </I>
  
<I name="FMADD.D" form="Double-precision" isa="RISCV" group="Float" extension="RV32D">
    <O name="const_bits" type="Constant" bits="26-25,6-0" value="011000011"/>
    <O name="rs3" type="FPR" bits="31-27" access="Read" choices="64-bit SIMD/FP registers"/>
    <O name="rs2" type="FPR" bits="24-20" access="Read" choices="64-bit SIMD/FP registers"/>
    <O name="rs1" type="FPR" bits="19-15" access="Read" choices="64-bit SIMD/FP registers"/>
    <O name="rm" type="Choices" bits="14-12" choices="Rounding mode"/>
    <O name="rd" type="FPR" bits="11-7" access="Write" choices="64-bit SIMD/FP registers"/>
    <asm format="FMADD.D %s, %s, %s, %s" op1="rs1" op2="rs2" op3="rs3" op4="rd"/>
  </I>
  
<I name="FMAX.D" isa="RISCV" group="Float" extension="RV32D">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="00101010011010011"/>
    <O name="rs2" type="FPR" bits="24-20" access="Read" choices="64-bit SIMD/FP registers"/>
    <O name="rs1" type="FPR" bits="19-15" access="Read" choices="64-bit SIMD/FP registers"/>
    <O name="rd" type="FPR" bits="11-7" access="Write" choices="64-bit SIMD/FP registers"/>
    <asm format="FMAX.D %s, %s, %s" op1="rs2" op2="rs1" op3="rd"/>
  </I>
  
<I name="FMIN.D" isa="RISCV" group="Float" extension="RV32D">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="00101010001010011"/>
    <O name="rs2" type="FPR" bits="24-20" access="Read" choices="64-bit SIMD/FP registers"/>
    <O name="rs1" type="FPR" bits="19-15" access="Read" choices="64-bit SIMD/FP registers"/>
    <O name="rd" type="FPR" bits="11-7" access="Write" choices="64-bit SIMD/FP registers"/>
    <asm format="FMIN.D %s, %s, %s" op1="rs2" op2="rs1" op3="rd"/>
  </I>
  
<I name="FMSUB.D" form="Double-precision" isa="RISCV" group="Float" extension="RV32D">
    <O name="const_bits" type="Constant" bits="26-25,6-0" value="011000111"/>
    <O name="rs3" type="FPR" bits="31-27" access="Read" choices="64-bit SIMD/FP registers"/>
    <O name="rs2" type="FPR" bits="24-20" access="Read" choices="64-bit SIMD/FP registers"/>
    <O name="rs1" type="FPR" bits="19-15" access="Read" choices="64-bit SIMD/FP registers"/>
    <O name="rm" type="Choices" bits="14-12" choices="Rounding mode"/>
    <O name="rd" type="FPR" bits="11-7" access="Write" choices="64-bit SIMD/FP registers"/>
    <asm format="FMSUB.D %s, %s, %s, %s" op1="rs1" op2="rs2" op3="rs3" op4="rd"/>
  </I>
  
<I name="FMUL.D" form="Double-precision" isa="RISCV" group="Float" extension="RV32D">
    <O name="const_bits" type="Constant" bits="31-25,6-0" value="00010011010011"/>
    <O name="rs2" type="FPR" bits="24-20" access="Read" choices="64-bit SIMD/FP registers"/>
    <O name="rs1" type="FPR" bits="19-15" access="Read" choices="64-bit SIMD/FP registers"/>
    <O name="rm" type="Choices" bits="14-12" choices="Rounding mode"/>
    <O name="rd" type="FPR" bits="11-7" access="Write" choices="64-bit SIMD/FP registers"/>
    <asm format="FMUL.D %s, %s, %s" op1="rs1" op2="rs2" op3="rd"/>
  </I>
  
<I name="FMV.D.X" isa="RISCV" group="Float" extension="RV64D">
    <O name="const_bits" type="Constant" bits="31-25,24-20,14-12,6-0" value="1111001000000001010011"/>
    <O name="rs1" type="GPR" bits="19-15" access="Read" choices="GPRs"/>
    <O name="rd" type="FPR" bits="11-7" access="Write" choices="64-bit SIMD/FP registers"/>
    <asm format="FMV.D.X %s, %s" op1="rs1" op2="rd"/>
  </I>
  
<I name="FMV.X.D" isa="RISCV" group="Float" extension="RV64D">
    <O name="const_bits" type="Constant" bits="31-25,24-20,14-12,6-0" value="1110001000000001010011"/>
    <O name="rs1" type="FPR" bits="19-15" access="Read" choices="64-bit SIMD/FP registers"/>
    <O name="rd" type="GPR" bits="11-7" access="Write" choices="GPRs"/>
    <asm format="FMV.X.D %s, %s" op1="rs1" op2="rd"/>
  </I>
  
<I name="FNMADD.D" form="Double-precision" isa="RISCV" group="Float" extension="RV32D">
    <O name="const_bits" type="Constant" bits="26-25,6-0" value="011001111"/>
    <O name="rs3" type="FPR" bits="31-27" access="Read" choices="64-bit SIMD/FP registers"/>
    <O name="rs2" type="FPR" bits="24-20" access="Read" choices="64-bit SIMD/FP registers"/>
    <O name="rs1" type="FPR" bits="19-15" access="Read" choices="64-bit SIMD/FP registers"/>
    <O name="rm" type="Choices" bits="14-12" choices="Rounding mode"/>
    <O name="rd" type="FPR" bits="11-7" access="Write" choices="64-bit SIMD/FP registers"/>
    <asm format="FNMADD.D %s, %s, %s, %s" op1="rs1" op2="rs2" op3="rs3" op4="rd"/>
  </I>
  
<I name="FNMSUB.D" form="Double-precision" isa="RISCV" group="Float" extension="RV32D">
    <O name="const_bits" type="Constant" bits="26-25,6-0" value="011001011"/>
    <O name="rs3" type="FPR" bits="31-27" access="Read" choices="64-bit SIMD/FP registers"/>
    <O name="rs2" type="FPR" bits="24-20" access="Read" choices="64-bit SIMD/FP registers"/>
    <O name="rs1" type="FPR" bits="19-15" access="Read" choices="64-bit SIMD/FP registers"/>
    <O name="rm" type="Choices" bits="14-12" choices="Rounding mode"/>
    <O name="rd" type="FPR" bits="11-7" access="Write" choices="64-bit SIMD/FP registers"/>
    <asm format="FNMSUB.D %s, %s, %s, %s" op1="rs1" op2="rs2" op3="rs3" op4="rd"/>
  </I>
  
<I name="FSD" isa="RISCV" class="LoadStoreInstruction" group="Float" extension="RV32D">
    <O name="const_bits" type="Constant" bits="14-12,6-0" value="0110100111"/>
    <O name="rs2" type="FPR" bits="24-20" access="Read" choices="64-bit SIMD/FP registers"/>
    <O name="LoadStore-rs1-simm12" type="LoadStore" alignment="8" base="rs1" data-size="8" element-size="8" mem-access="Write" offset="simm12" offset-scale="0">
      <O name="rs1" type="GPR" bits="19-15" choices="Nonzero GPRs"/>
      <O name="simm12" type="Immediate" bits="31-25,11-7" class="SignedImmediateOperand"/>
    </O>
    <asm format="FSD %s, %s, %s" op1="simm12" op2="rs1" op3="rs2"/>
  </I>
  
<I name="FSGNJ.D" isa="RISCV" group="Float" extension="RV32D">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="00100010001010011"/>
    <O name="rs2" type="FPR" bits="24-20" access="Read" choices="64-bit SIMD/FP registers"/>
    <O name="rs1" type="FPR" bits="19-15" access="Read" choices="64-bit SIMD/FP registers"/>
    <O name="rd" type="FPR" bits="11-7" access="Write" choices="64-bit SIMD/FP registers"/>
    <asm format="FSGNJ.D %s, %s, %s" op1="rs2" op2="rs1" op3="rd"/>
  </I>
  
<I name="FSGNJN.D" isa="RISCV" group="Float" extension="RV32D">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="00100010011010011"/>
    <O name="rs2" type="FPR" bits="24-20" access="Read" choices="64-bit SIMD/FP registers"/>
    <O name="rs1" type="FPR" bits="19-15" access="Read" choices="64-bit SIMD/FP registers"/>
    <O name="rd" type="FPR" bits="11-7" access="Write" choices="64-bit SIMD/FP registers"/>
    <asm format="FSGNJN.D %s, %s, %s" op1="rs2" op2="rs1" op3="rd"/>
  </I>
  
<I name="FSGNJX.D" isa="RISCV" group="Float" extension="RV32D">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="00100010101010011"/>
    <O name="rs2" type="FPR" bits="24-20" access="Read" choices="64-bit SIMD/FP registers"/>
    <O name="rs1" type="FPR" bits="19-15" access="Read" choices="64-bit SIMD/FP registers"/>
    <O name="rd" type="FPR" bits="11-7" access="Write" choices="64-bit SIMD/FP registers"/>
    <asm format="FSGNJX.D %s, %s, %s" op1="rs2" op2="rs1" op3="rd"/>
  </I>
  
<I name="FSQRT.D" isa="RISCV" group="Float" extension="RV32D">
    <O name="const_bits" type="Constant" bits="31-25,24-20,6-0" value="0101101000001010011"/>
    <O name="rs1" type="FPR" bits="19-15" access="Read" choices="64-bit SIMD/FP registers"/>
    <O name="rm" type="Choices" bits="14-12" choices="Rounding mode"/>
    <O name="rd" type="FPR" bits="11-7" access="Write" choices="64-bit SIMD/FP registers"/>
    <asm format="FSQRT.D %s, %s" op1="rs1" op2="rd"/>
  </I>
  
<I name="FSUB.D" form="Double-precision" isa="RISCV" group="Float" extension="RV32D">
    <O name="const_bits" type="Constant" bits="31-25,6-0" value="00001011010011"/>
    <O name="rs2" type="FPR" bits="24-20" access="Read" choices="64-bit SIMD/FP registers"/>
    <O name="rs1" type="FPR" bits="19-15" access="Read" choices="64-bit SIMD/FP registers"/>
    <O name="rm" type="Choices" bits="14-12" choices="Rounding mode"/>
    <O name="rd" type="FPR" bits="11-7" access="Write" choices="64-bit SIMD/FP registers"/>
    <asm format="FSUB.D %s, %s, %s" op1="rs1" op2="rs2" op3="rd"/>
  </I>
  
</instruction_file>