{
  'attributes' => {
    'HDLCodeGenStatus' => 0,
    'HDL_PATH' => 'C:/Users/Dexter/Git/addmcu/SysGen/Lab2/Ex4',
    'TEMP' => 'C:/TEMP',
    'TMP' => 'C:/TEMP',
    'Temp' => 'C:/TEMP',
    'Tmp' => 'C:/TEMP',
    'base_system_period_hardware' => 10,
    'base_system_period_simulink' => 1,
    'block_icon_display' => 'Default',
    'block_type' => 'sysgen',
    'block_version' => 11.4,
    'ce_clr' => 0,
    'clkWrapper' => 'fpga_lens_correct_cw',
    'clkWrapperFile' => 'fpga_lens_correct_cw.vhd',
    'clock_loc' => '',
    'clock_wrapper' => 'Clock Enables',
    'clock_wrapper_sgadvanced' => '',
    'compilation' => 'Export as a pcore to EDK',
    'compilation_lut' => {
      'keys' => [
        'HDL Netlist',
        'Export as a pcore to EDK',
      ],
      'values' => [
        'target1',
        'target2',
      ],
    },
    'compilation_target' => 'Export as a pcore to EDK',
    'core_generation' => 1,
    'core_generation_sgadvanced' => '',
    'core_is_deployed' => 0,
    'coregen_core_generation_tmpdir' => 'C:/TEMP/sysgentmp-Dexter/cg_wk/cf3ca4ce5e568571c',
    'coregen_part_family' => 'spartan6',
    'createTestbench' => 0,
    'create_interface_document' => 'off',
    'dbl_ovrd' => -1,
    'dbl_ovrd_sgadvanced' => '',
    'dcm_info' => {},
    'dcm_input_clock_period' => 10,
    'deprecated_control' => 'off',
    'deprecated_control_sgadvanced' => '',
    'design' => 'fpga_lens_correct',
    'designFile' => 'fpga_lens_correct.vhd',
    'design_full_path' => 'C:\\Users\\Dexter\\Git\\addmcu\\SysGen\\Lab2\\Ex4\\sg_lens_correct.mdl',
    'device' => 'xc6slx150t-3fgg676',
    'device_speed' => -3,
    'directory' => 'C:/Users/Dexter/Git/addmcu/SysGen/Lab2/Ex4/sg_gamma_s6',
    'dsp_cache_root_path' => 'C:/TEMP/sysgentmp-Dexter',
    'entityNamingInstrs' => {
      'nameMap' => undef,
      'namesAlreadyUsed' => {
        'default_clock_driver' => 1,
        'fpga_lens_correct_cw' => 1,
        'plb_clock_driver' => 1,
      },
    },
    'eval_field' => 0,
    'fileAttributes' => {
      'addsb_11_0_2fe6e33a2d0e4874.ngc' => { 'producer' => 'coregen', },
      'addsb_11_0_4b1ca9d8926df012.ngc' => { 'producer' => 'coregen', },
      'addsb_11_0_b2dfc5171bdba633.ngc' => { 'producer' => 'coregen', },
      'addsb_11_0_c66ae1162a33d0b3.ngc' => { 'producer' => 'coregen', },
      'addsb_11_0_d6add0bdcd91221d.ngc' => { 'producer' => 'coregen', },
      'addsb_11_0_fdd55010dc7c596b.ngc' => { 'producer' => 'coregen', },
      'bmg_62_45783cefee1a3dc6.mif' => { 'producer' => 'coregen', },
      'bmg_62_45783cefee1a3dc6.ngc' => { 'producer' => 'coregen', },
      'cmlt_11_2_c072985b3a27e310.ngc' => { 'producer' => 'coregen', },
      'cntr_11_0_90e8c3d3d84f8036.ngc' => { 'producer' => 'coregen', },
      'mult_11_2_35742f0265e50cfc.ngc' => { 'producer' => 'coregen', },
      'mult_11_2_5349a9c3ef89612c.ngc' => { 'producer' => 'coregen', },
      'mult_11_2_63ba05fcee4bad5e.ngc' => { 'producer' => 'coregen', },
    },
    'files' => [
      'addsb_11_0_2fe6e33a2d0e4874.ngc',
      'addsb_11_0_4b1ca9d8926df012.ngc',
      'addsb_11_0_b2dfc5171bdba633.ngc',
      'addsb_11_0_c66ae1162a33d0b3.ngc',
      'addsb_11_0_d6add0bdcd91221d.ngc',
      'addsb_11_0_fdd55010dc7c596b.ngc',
      'bmg_62_45783cefee1a3dc6.mif',
      'bmg_62_45783cefee1a3dc6.ngc',
      'cmlt_11_2_c072985b3a27e310.ngc',
      'cntr_11_0_90e8c3d3d84f8036.ngc',
      'mult_11_2_35742f0265e50cfc.ngc',
      'mult_11_2_5349a9c3ef89612c.ngc',
      'mult_11_2_63ba05fcee4bad5e.ngc',
      'xlpersistentdff.ngc',
      'synopsis',
      'fpga_lens_correct.vhd',
      'xlpersistentdff.ngc',
      'fpga_lens_correct_cw.vhd',
    ],
    'fxdptinstalled' => 1,
    'generateUsing71FrontEnd' => 1,
    'generating_island_subsystem_handle' => 2070.00842285156,
    'generating_subsystem_handle' => 2070.00842285156,
    'generation_directory' => './sg_gamma_s6',
    'has_advanced_control' => 0,
    'hdlDir' => 'C:/Xilinx/13.3/ISE_DS/ISE/sysgen/hdl',
    'hdlKind' => 'vhdl',
    'hdl_path' => 'C:/Users/Dexter/Git/addmcu/SysGen/Lab2/Ex4',
    'impl_file' => 'ISE Defaults*',
    'incr_netlist' => 'off',
    'incr_netlist_sgadvanced' => '',
    'infoedit' => ' System Generator',
    'isdeployed' => 0,
    'ise_version' => '13.3i',
    'master_sysgen_token_handle' => 2076.00036621094,
    'matlab' => 'C:/Program Files/MATLAB/R2013a',
    'matlab_fixedpoint' => 1,
    'mdlHandle' => 2069.00036621094,
    'mdlPath' => 'C:/Users/Dexter/Git/addmcu/SysGen/Lab2/Ex4/sg_lens_correct.mdl',
    'modelDiagnostics' => [
      {
        'count' => 205,
        'isMask' => 0,
        'type' => 'sg_lens_correct Total blocks',
      },
      {
        'count' => 6,
        'isMask' => 0,
        'type' => 'Constant',
      },
      {
        'count' => 2,
        'isMask' => 0,
        'type' => 'DiscretePulseGenerator',
      },
      {
        'count' => 3,
        'isMask' => 0,
        'type' => 'FrameConversion',
      },
      {
        'count' => 9,
        'isMask' => 0,
        'type' => 'From',
      },
      {
        'count' => 3,
        'isMask' => 0,
        'type' => 'FromWorkspace',
      },
      {
        'count' => 4,
        'isMask' => 0,
        'type' => 'Goto',
      },
      {
        'count' => 21,
        'isMask' => 0,
        'type' => 'Inport',
      },
      {
        'count' => 2,
        'isMask' => 0,
        'type' => 'Mux',
      },
      {
        'count' => 19,
        'isMask' => 0,
        'type' => 'Outport',
      },
      {
        'count' => 107,
        'isMask' => 0,
        'type' => 'S-Function',
      },
      {
        'count' => 4,
        'isMask' => 0,
        'type' => 'Scope',
      },
      {
        'count' => 13,
        'isMask' => 0,
        'type' => 'SubSystem',
      },
      {
        'count' => 9,
        'isMask' => 0,
        'type' => 'Terminator',
      },
      {
        'count' => 3,
        'isMask' => 0,
        'type' => 'ToWorkspace',
      },
      {
        'count' => 3,
        'isMask' => 1,
        'type' => 'Signal From Workspace',
      },
      {
        'count' => 9,
        'isMask' => 1,
        'type' => 'Xilinx Adder/Subtracter Block',
      },
      {
        'count' => 1,
        'isMask' => 1,
        'type' => 'Xilinx Arithmetic Relational Operator Block',
      },
      {
        'count' => 8,
        'isMask' => 1,
        'type' => 'Xilinx Bus Multiplexer Block',
      },
      {
        'count' => 13,
        'isMask' => 1,
        'type' => 'Xilinx Constant Block Block',
      },
      {
        'count' => 2,
        'isMask' => 1,
        'type' => 'Xilinx Constant Multiplier Block',
      },
      {
        'count' => 2,
        'isMask' => 1,
        'type' => 'Xilinx Counter Block',
      },
      {
        'count' => 29,
        'isMask' => 1,
        'type' => 'Xilinx Delay Block',
      },
      {
        'count' => 2,
        'isMask' => 1,
        'type' => 'Xilinx Dual Port Random Access Memory Block',
      },
      {
        'count' => 1,
        'isMask' => 1,
        'type' => 'Xilinx EDK Processor Block',
      },
      {
        'count' => 9,
        'isMask' => 1,
        'type' => 'Xilinx Gateway In Block',
      },
      {
        'count' => 17,
        'isMask' => 1,
        'type' => 'Xilinx Gateway Out Block',
      },
      {
        'count' => 1,
        'isMask' => 1,
        'type' => 'Xilinx Inverter Block',
      },
      {
        'count' => 1,
        'isMask' => 1,
        'type' => 'Xilinx Logical Block Block',
      },
      {
        'count' => 2,
        'isMask' => 1,
        'type' => 'Xilinx MCode Block Block',
      },
      {
        'count' => 5,
        'isMask' => 1,
        'type' => 'Xilinx Multiplier Block',
      },
      {
        'count' => 1,
        'isMask' => 1,
        'type' => 'Xilinx Shared Memory Based From Register Block',
      },
      {
        'count' => 1,
        'isMask' => 1,
        'type' => 'Xilinx Shared Memory Based To Register Block',
      },
      {
        'count' => 1,
        'isMask' => 1,
        'type' => 'Xilinx System Generator Block',
      },
      {
        'count' => 4,
        'isMask' => 1,
        'type' => 'Xilinx Type Converter Block',
      },
    ],
    'model_globals_initialized' => 1,
    'model_path' => 'C:/Users/Dexter/Git/addmcu/SysGen/Lab2/Ex4/sg_lens_correct.mdl',
    'myxilinx' => 'C:/Xilinx/13.3/ISE_DS/ISE',
    'netlistingWrapupScript' => 'java:com.xilinx.sysgen.netlister.DefaultWrapupNetlister',
    'ngc_files' => [ 'xlpersistentdff.ngc', ],
    'num_sim_cycles' => 30000,
    'package' => 'fgg676',
    'part' => 'xc6slx150t',
    'partFamily' => 'spartan6',
    'port_data_types_enabled' => 1,
    'postgeneration_fcn' => 'xledkpostgen',
    'precompile_fcn' => 'xledkprecompile',
    'preserve_hierarchy' => 0,
    'proc_block_export_settings' => {
      'custom_bus_iface' => {
        'bus_iface' => [
          [
            'XSVI_VIDEO_OUT',
            'XSVI',
            'INITIATOR',
          ],
          [
            'XSVI_VIDEO_IN',
            'XSVI',
            'TARGET',
          ],
        ],
        'ports' => [
          [
            'active_video_i',
            'active_video',
            '',
            'XSVI_VIDEO_IN',
          ],
          [
            'vblank_i',
            'vblank',
            '',
            'XSVI_VIDEO_IN',
          ],
          [
            'hblank_i',
            'hblank',
            '',
            'XSVI_VIDEO_IN',
          ],
          [
            'video_data_i',
            'video_data',
            '',
            'XSVI_VIDEO_IN',
          ],
          [
            'active_video_o',
            'active_video',
            '',
            'XSVI_VIDEO_OUT',
          ],
          [
            'vblank_o',
            'vblank',
            '',
            'XSVI_VIDEO_OUT',
          ],
          [
            'hblank_o',
            'hblank',
            '',
            'XSVI_VIDEO_OUT',
          ],
          [
            'video_data_o',
            'video_data',
            '',
            'XSVI_VIDEO_OUT',
          ],
          [
            'vsync_i',
            'vsync',
            '',
            'XSVI_VIDEO_IN',
          ],
          [
            'hsync_i',
            'hsync',
            '',
            'XSVI_VIDEO_IN',
          ],
          [
            'vsync_o',
            'vsync',
            '',
            'XSVI_VIDEO_OUT',
          ],
          [
            'hsync_o',
            'hsync',
            '',
            'XSVI_VIDEO_OUT',
          ],
        ],
      },
      'export_dir' => 'C:/Users/Dexter/Git/addmcu/EDK/IVK_Repos/IVK_IPLib',
      'is_development' => 0,
      'version' => 'v3_01_c',
    },
    'proc_block_info' => {
      'baseaddr' => '0x80000000',
      'bus_type' => 'PLB',
      'dual_clock' => 'on',
      'handle' => 2123.00036621094,
      'memmap_info' => {
        'ABus_len' => 32,
        'DBus_len' => 32,
        'addrPref' => 524288,
        'addrPref_len' => 20,
        'bankAddr_len' => 2,
        'baseaddr' => 2.147483648E9,
        'fromfifos' => [],
        'fromfifos_size' => 0,
        'fromregs' => [],
        'fromregs_size' => 0,
        'linearAddr_len' => 8,
        'min_size' => '0x1000',
        'readback_toregs_size' => 1,
        'reg_readback' => 1,
        'shmems' => [],
        'shmems_size' => 0,
        'tofifos' => [],
        'tofifos_size' => 0,
        'toregs' => [
          {
            'addr' => 0,
            'arith_type' => 2,
            'bin_pt' => 31,
            'block_config' => 'sysgen_blockset:fromreg_config',
            'block_name' => 'sg_lens_correct/FPGA_lens_correct/From Register',
            'block_type' => 'fromreg',
            'gui_display_data_type' => 1,
            'list_pos' => 1,
            'n_bits' => 32,
            'name' => 'K',
            'offset_addr' => '0x800',
            'ownership' => 2,
            'period' => 1,
            'preci_type' => 1,
            'shared_memory_name' => 'K',
            'type_str' => 'UFix_32_31',
          },
        ],
        'toregs_size' => 1,
        'totalAddr_len' => 12,
      },
      'mode' => 'EDK pcore generation',
      'reg_readback' => 'on',
      'ret_absolute_addr' => 0,
    },
    'proj_type' => 'Project Navigator',
    'run_coregen' => 'off',
    'run_coregen_sgadvanced' => '',
    'sample_time_colors_enabled' => 0,
    'sampletimecolors' => 0,
    'settings_fcn' => 'xledksettings',
    'sg_blockgui_xml' => '',
    'sg_icon_stat' => '51,50,-1,-1,red,beige,0,07734,right,',
    'sg_list_contents' => '',
    'sg_mask_display' => 'fprintf(\'\',\'COMMENT: begin icon graphics\');
patch([0 1 1 0 ],[0 0 1 1 ],[0.93 0.92 0.86]);
patch([0.235294 0.0784314 0.313725 0.0784314 0.235294 0.490196 0.568627 0.647059 0.921569 0.705882 0.490196 0.333333 0.568627 0.333333 0.490196 0.705882 0.921569 0.647059 0.568627 0.490196 0.235294 ],[0.1 0.26 0.5 0.74 0.9 0.9 0.82 0.9 0.9 0.68 0.9 0.74 0.5 0.26 0.1 0.32 0.1 0.1 0.18 0.1 0.1 ],[0.6 0.2 0.25]);
plot([0 1 1 0 0 ],[0 0 1 1 0 ]);
fprintf(\'\',\'COMMENT: end icon graphics\');
fprintf(\'\',\'COMMENT: begin icon text\');
fprintf(\'\',\'COMMENT: end icon text\');
',
    'sg_version' => '',
    'sggui_pos' => '-1,-1,-1,-1',
    'simulation_island_subsystem_handle' => 2070.00842285156,
    'simulinkName' => 'parking_lot',
    'simulink_accelerator_running' => 0,
    'simulink_debugger_running' => 0,
    'simulink_period' => 1,
    'speed' => -3,
    'synth_file' => 'XST Defaults*',
    'synthesisTool' => 'XST',
    'synthesis_language' => 'vhdl',
    'synthesis_tool' => 'XST',
    'synthesis_tool_sgadvanced' => '',
    'sysclk_period' => 10,
    'sysgen' => 'C:/Xilinx/13.3/ISE_DS/ISE/sysgen',
    'sysgenRoot' => 'C:/Xilinx/13.3/ISE_DS/ISE/sysgen',
    'sysgenTokenSettings' => {
      'base_system_period_hardware' => 10,
      'base_system_period_simulink' => 1,
      'block_icon_display' => 'Default',
      'block_type' => 'sysgen',
      'block_version' => 11.4,
      'ce_clr' => 0,
      'clock_loc' => '',
      'clock_wrapper' => 'Clock Enables',
      'clock_wrapper_sgadvanced' => '',
      'compilation' => 'Export as a pcore to EDK',
      'compilation_lut' => {
        'keys' => [
          'HDL Netlist',
          'Export as a pcore to EDK',
        ],
        'values' => [
          'target1',
          'target2',
        ],
      },
      'core_generation' => 1,
      'core_generation_sgadvanced' => '',
      'coregen_part_family' => 'spartan6',
      'create_interface_document' => 'off',
      'dbl_ovrd' => -1,
      'dbl_ovrd_sgadvanced' => '',
      'dcm_input_clock_period' => 10,
      'deprecated_control' => 'off',
      'deprecated_control_sgadvanced' => '',
      'directory' => './sg_gamma_s6',
      'eval_field' => 0,
      'has_advanced_control' => 0,
      'impl_file' => 'ISE Defaults*',
      'incr_netlist' => 'off',
      'incr_netlist_sgadvanced' => '',
      'infoedit' => ' System Generator',
      'master_sysgen_token_handle' => 2076.00036621094,
      'package' => 'fgg676',
      'part' => 'xc6slx150t',
      'postgeneration_fcn' => 'xledkpostgen',
      'precompile_fcn' => 'xledkprecompile',
      'preserve_hierarchy' => 0,
      'proj_type' => 'Project Navigator',
      'run_coregen' => 'off',
      'run_coregen_sgadvanced' => '',
      'settings_fcn' => 'xledksettings',
      'sg_blockgui_xml' => '',
      'sg_icon_stat' => '51,50,-1,-1,red,beige,0,07734,right,',
      'sg_list_contents' => '',
      'sg_mask_display' => 'fprintf(\'\',\'COMMENT: begin icon graphics\');
patch([0 1 1 0 ],[0 0 1 1 ],[0.93 0.92 0.86]);
patch([0.235294 0.0784314 0.313725 0.0784314 0.235294 0.490196 0.568627 0.647059 0.921569 0.705882 0.490196 0.333333 0.568627 0.333333 0.490196 0.705882 0.921569 0.647059 0.568627 0.490196 0.235294 ],[0.1 0.26 0.5 0.74 0.9 0.9 0.82 0.9 0.9 0.68 0.9 0.74 0.5 0.26 0.1 0.32 0.1 0.1 0.18 0.1 0.1 ],[0.6 0.2 0.25]);
plot([0 1 1 0 0 ],[0 0 1 1 0 ]);
fprintf(\'\',\'COMMENT: end icon graphics\');
fprintf(\'\',\'COMMENT: begin icon text\');
fprintf(\'\',\'COMMENT: end icon text\');
',
      'sggui_pos' => '-1,-1,-1,-1',
      'simulation_island_subsystem_handle' => 2070.00842285156,
      'simulink_period' => 1,
      'speed' => -3,
      'synth_file' => 'XST Defaults*',
      'synthesis_language' => 'vhdl',
      'synthesis_tool' => 'XST',
      'synthesis_tool_sgadvanced' => '',
      'sysclk_period' => 10,
      'testbench' => 0,
      'testbench_sgadvanced' => '',
      'trim_vbits' => 1,
      'trim_vbits_sgadvanced' => '',
      'update_fcn' => 'xledkupdatefn',
      'version' => '9.2.01',
      'xilinx_device' => 'xc6slx150t-3fgg676',
      'xilinxfamily' => 'spartan6',
      'xledksettingsdata' => {
        'customBusInterfaceValue' => {
          'bi' => {
            'col1' => [
              'XSVI_VIDEO_OUT',
              'XSVI_VIDEO_IN',
            ],
            'col2' => [
              'XSVI',
              'XSVI',
            ],
            'col3' => [
              'INITIATOR',
              'TARGET',
            ],
          },
          'port' => {
            'col1' => [
              'active_video_i',
              'vblank_i',
              'hblank_i',
              'video_data_i',
              'active_video_o',
              'vblank_o',
              'hblank_o',
              'video_data_o',
              'vsync_i',
              'hsync_i',
              'vsync_o',
              'hsync_o',
            ],
            'col2' => [
              'active_video',
              'vblank',
              'hblank',
              'video_data',
              'active_video',
              'vblank',
              'hblank',
              'video_data',
              'vsync',
              'hsync',
              'vsync',
              'hsync',
            ],
            'col3' => [
              'XSVI_VIDEO_IN',
              'XSVI_VIDEO_IN',
              'XSVI_VIDEO_IN',
              'XSVI_VIDEO_IN',
              'XSVI_VIDEO_OUT',
              'XSVI_VIDEO_OUT',
              'XSVI_VIDEO_OUT',
              'XSVI_VIDEO_OUT',
              'XSVI_VIDEO_IN',
              'XSVI_VIDEO_IN',
              'XSVI_VIDEO_OUT',
              'XSVI_VIDEO_OUT',
            ],
          },
        },
        'export' => 1,
        'exportdir' => 'C:\\Users\\Dexter\\Git\\addmcu\\EDK\\IVK_Repos\\IVK_IPLib\\dummy.xmp',
        'exportdirpath' => 'C:\\Users\\Dexter\\Git\\addmcu\\EDK\\IVK_Repos\\IVK_IPLib',
        'hw_compatibility' => 'c',
        'hw_compatibility_slider' => 99,
        'isDevelopment' => 0,
        'maj_slider' => 2.998,
        'major' => 3,
        'minor' => 1,
        'minor_slider' => 1.98,
        'selectiontag' => 'export',
        'useCustomBusInterface' => 1,
      },
    },
    'sysgen_Root' => 'C:/Xilinx/13.3/ISE_DS/ISE/sysgen',
    'systemClockPeriod' => 10,
    'tempdir' => 'C:/TEMP',
    'testbench' => 0,
    'testbench_sgadvanced' => '',
    'tmpDir' => 'C:/Users/Dexter/Git/addmcu/SysGen/Lab2/Ex4/sg_gamma_s6/sysgen',
    'trim_vbits' => 1,
    'trim_vbits_sgadvanced' => '',
    'update_fcn' => 'xledkupdatefn',
    'use_ce_syn_keep' => 1,
    'use_strict_names' => 1,
    'user_tips_enabled' => 0,
    'usertemp' => 'C:/TEMP/sysgentmp-Dexter',
    'using71Netlister' => 1,
    'verilog_files' => [
      'conv_pkg.v',
      'synth_reg.v',
      'synth_reg_w_init.v',
      'convert_type.v',
    ],
    'version' => '9.2.01',
    'vhdl_files' => [
      'conv_pkg.vhd',
      'synth_reg.vhd',
      'synth_reg_w_init.vhd',
    ],
    'vsimtime' => '330275.000000 ns',
    'write_port_labels_on_update' => 1,
    'xilinx' => 'C:/Xilinx/13.3/ISE_DS/ISE',
    'xilinx_device' => 'xc6slx150t-3fgg676',
    'xilinx_family' => 'spartan6',
    'xilinx_package' => 'fgg676',
    'xilinx_part' => 'xc6slx150t',
    'xilinxdevice' => 'xc6slx150t-3fgg676',
    'xilinxfamily' => 'spartan6',
    'xilinxpart' => 'xc6slx150t',
    'xledksettingsdata' => {
      'customBusInterfaceValue' => {
        'bi' => {
          'col1' => [
            'XSVI_VIDEO_OUT',
            'XSVI_VIDEO_IN',
          ],
          'col2' => [
            'XSVI',
            'XSVI',
          ],
          'col3' => [
            'INITIATOR',
            'TARGET',
          ],
        },
        'port' => {
          'col1' => [
            'active_video_i',
            'vblank_i',
            'hblank_i',
            'video_data_i',
            'active_video_o',
            'vblank_o',
            'hblank_o',
            'video_data_o',
            'vsync_i',
            'hsync_i',
            'vsync_o',
            'hsync_o',
          ],
          'col2' => [
            'active_video',
            'vblank',
            'hblank',
            'video_data',
            'active_video',
            'vblank',
            'hblank',
            'video_data',
            'vsync',
            'hsync',
            'vsync',
            'hsync',
          ],
          'col3' => [
            'XSVI_VIDEO_IN',
            'XSVI_VIDEO_IN',
            'XSVI_VIDEO_IN',
            'XSVI_VIDEO_IN',
            'XSVI_VIDEO_OUT',
            'XSVI_VIDEO_OUT',
            'XSVI_VIDEO_OUT',
            'XSVI_VIDEO_OUT',
            'XSVI_VIDEO_IN',
            'XSVI_VIDEO_IN',
            'XSVI_VIDEO_OUT',
            'XSVI_VIDEO_OUT',
          ],
        },
      },
      'export' => 1,
      'exportdir' => 'C:\\Users\\Dexter\\Git\\addmcu\\EDK\\IVK_Repos\\IVK_IPLib\\dummy.xmp',
      'exportdirpath' => 'C:\\Users\\Dexter\\Git\\addmcu\\EDK\\IVK_Repos\\IVK_IPLib',
      'hw_compatibility' => 'c',
      'hw_compatibility_slider' => 99,
      'isDevelopment' => 0,
      'maj_slider' => 2.998,
      'major' => 3,
      'minor' => 1,
      'minor_slider' => 1.98,
      'selectiontag' => 'export',
      'useCustomBusInterface' => 1,
    },
  },
  'entityName' => '',
  'nets' => {
    '.clk' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    '.hsync_i' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    '.plb_abus' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    '.plb_pavalid' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    '.plb_rnw' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    '.plb_wrdbus' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    '.sg_plb_addrpref' => {
      'hdlType' => 'std_logic_vector(19 downto 0)',
      'width' => 20,
    },
    '.splb_rst' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    '.video_data_i' => {
      'hdlType' => 'std_logic_vector(7 downto 0)',
      'width' => 8,
    },
    '.vsync_i' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    'sysgen_dut.hsync_o' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    'sysgen_dut.sl_addrack' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    'sysgen_dut.sl_rdcomp' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    'sysgen_dut.sl_rddack' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    'sysgen_dut.sl_rddbus' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    'sysgen_dut.sl_wait' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    'sysgen_dut.sl_wrcomp' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    'sysgen_dut.sl_wrdack' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    'sysgen_dut.video_data_o' => {
      'hdlType' => 'std_logic_vector(7 downto 0)',
      'width' => 8,
    },
    'sysgen_dut.vsync_o' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
  },
  'subblocks' => {
    'hsync_i' => {
      'connections' => { 'hsync_i' => '.hsync_i', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'hsync_i',
        'ports' => {
          'hsync_i' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'sg_lens_correct_fpga_lens_correct_hsync_i.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'sg_lens_correct/FPGA_lens_correct/hsync_i/hsync_i',
              'source_block' => 'sg_lens_correct/FPGA_lens_correct/hsync_i',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
      },
      'entityName' => 'hsync_i',
    },
    'hsync_o' => {
      'connections' => { 'hsync_o' => 'sysgen_dut.hsync_o', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'hsync_o',
        'ports' => {
          'hsync_o' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'sg_lens_correct_fpga_lens_correct_hsync_o.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'sg_lens_correct/FPGA_lens_correct/hsync_o/hsync_o',
              'source_block' => 'sg_lens_correct/FPGA_lens_correct/hsync_o',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
      },
      'entityName' => 'hsync_o',
    },
    'plb_abus' => {
      'connections' => { 'plb_abus' => '.plb_abus', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'plb_abus',
        'ports' => {
          'plb_abus' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'sg_lens_correct_fpga_lens_correct_edk_processor_plb_abus.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'sg_lens_correct/FPGA_lens_correct/EDK Processor/PLB_ABus/PLB_ABus',
              'source_block' => 'sg_lens_correct/FPGA_lens_correct/EDK Processor/PLB_ABus',
              'sysgeninterface' => {
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'PLB_ABus', },
                },
                'iopad' => { 'constraint' => '#', },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'plb_abus',
    },
    'plb_pavalid' => {
      'connections' => { 'plb_pavalid' => '.plb_pavalid', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'plb_pavalid',
        'ports' => {
          'plb_pavalid' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'sg_lens_correct_fpga_lens_correct_edk_processor_plb_pavalid.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'sg_lens_correct/FPGA_lens_correct/EDK Processor/PLB_PAValid/PLB_PAValid',
              'source_block' => 'sg_lens_correct/FPGA_lens_correct/EDK Processor/PLB_PAValid',
              'sysgeninterface' => {
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'PLB_PAValid', },
                },
                'iopad' => { 'constraint' => '#', },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_1_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
      },
      'entityName' => 'plb_pavalid',
    },
    'plb_rnw' => {
      'connections' => { 'plb_rnw' => '.plb_rnw', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'plb_rnw',
        'ports' => {
          'plb_rnw' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'sg_lens_correct_fpga_lens_correct_edk_processor_plb_rnw.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'sg_lens_correct/FPGA_lens_correct/EDK Processor/PLB_RNW/PLB_RNW',
              'source_block' => 'sg_lens_correct/FPGA_lens_correct/EDK Processor/PLB_RNW',
              'sysgeninterface' => {
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'PLB_RNW', },
                },
                'iopad' => { 'constraint' => '#', },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_1_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
      },
      'entityName' => 'plb_rnw',
    },
    'plb_wrdbus' => {
      'connections' => { 'plb_wrdbus' => '.plb_wrdbus', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'plb_wrdbus',
        'ports' => {
          'plb_wrdbus' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'sg_lens_correct_fpga_lens_correct_edk_processor_plb_wrdbus.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'sg_lens_correct/FPGA_lens_correct/EDK Processor/PLB_wrDBus/PLB_wrDBus',
              'source_block' => 'sg_lens_correct/FPGA_lens_correct/EDK Processor/PLB_wrDBus',
              'sysgeninterface' => {
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'PLB_wrDBus', },
                },
                'iopad' => { 'constraint' => '#', },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'plb_wrdbus',
    },
    'sg_plb_addrpref' => {
      'connections' => { 'sg_plb_addrpref' => '.sg_plb_addrpref', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'sg_plb_addrpref',
        'ports' => {
          'sg_plb_addrpref' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'sg_lens_correct_fpga_lens_correct_edk_processor_sg_plb_addrpref.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'sg_lens_correct/FPGA_lens_correct/EDK Processor/sg_plb_addrpref/sg_plb_addrpref',
              'source_block' => 'sg_lens_correct/FPGA_lens_correct/EDK Processor/sg_plb_addrpref',
              'sysgeninterface' => {
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'sg_plb_addrpref', },
                },
                'iopad' => { 'constraint' => '#', },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_20_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(19 downto 0)',
            'width' => 20,
          },
        },
      },
      'entityName' => 'sg_plb_addrpref',
    },
    'sl_addrack' => {
      'connections' => { 'sl_addrack' => 'sysgen_dut.sl_addrack', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'sl_addrack',
        'ports' => {
          'sl_addrack' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'sg_lens_correct_fpga_lens_correct_edk_processor_sl_addrack.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'sg_lens_correct/FPGA_lens_correct/EDK Processor/Sl_addrAck/Sl_addrAck',
              'source_block' => 'sg_lens_correct/FPGA_lens_correct/EDK Processor/Sl_addrAck',
              'sysgeninterface' => {
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'Sl_addrAck', },
                },
                'iopad' => { 'constraint' => '#', },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_1_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
      },
      'entityName' => 'sl_addrack',
    },
    'sl_rdcomp' => {
      'connections' => { 'sl_rdcomp' => 'sysgen_dut.sl_rdcomp', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'sl_rdcomp',
        'ports' => {
          'sl_rdcomp' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'sg_lens_correct_fpga_lens_correct_edk_processor_sl_rdcomp.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'sg_lens_correct/FPGA_lens_correct/EDK Processor/Sl_rdComp/Sl_rdComp',
              'source_block' => 'sg_lens_correct/FPGA_lens_correct/EDK Processor/Sl_rdComp',
              'sysgeninterface' => {
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'Sl_rdComp', },
                },
                'iopad' => { 'constraint' => '#', },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_1_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
      },
      'entityName' => 'sl_rdcomp',
    },
    'sl_rddack' => {
      'connections' => { 'sl_rddack' => 'sysgen_dut.sl_rddack', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'sl_rddack',
        'ports' => {
          'sl_rddack' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'sg_lens_correct_fpga_lens_correct_edk_processor_sl_rddack.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'sg_lens_correct/FPGA_lens_correct/EDK Processor/Sl_rdDAck/Sl_rdDAck',
              'source_block' => 'sg_lens_correct/FPGA_lens_correct/EDK Processor/Sl_rdDAck',
              'sysgeninterface' => {
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'Sl_rdDAck', },
                },
                'iopad' => { 'constraint' => '#', },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_1_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
      },
      'entityName' => 'sl_rddack',
    },
    'sl_rddbus' => {
      'connections' => { 'sl_rddbus' => 'sysgen_dut.sl_rddbus', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'sl_rddbus',
        'ports' => {
          'sl_rddbus' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'sg_lens_correct_fpga_lens_correct_edk_processor_sl_rddbus.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'sg_lens_correct/FPGA_lens_correct/EDK Processor/Sl_rdDBus/Sl_rdDBus',
              'source_block' => 'sg_lens_correct/FPGA_lens_correct/EDK Processor/Sl_rdDBus',
              'sysgeninterface' => {
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'Sl_rdDBus', },
                },
                'iopad' => { 'constraint' => '#', },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'sl_rddbus',
    },
    'sl_wait' => {
      'connections' => { 'sl_wait' => 'sysgen_dut.sl_wait', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'sl_wait',
        'ports' => {
          'sl_wait' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'sg_lens_correct_fpga_lens_correct_edk_processor_sl_wait.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'sg_lens_correct/FPGA_lens_correct/EDK Processor/Sl_wait/Sl_wait',
              'source_block' => 'sg_lens_correct/FPGA_lens_correct/EDK Processor/Sl_wait',
              'sysgeninterface' => {
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'Sl_wait', },
                },
                'iopad' => { 'constraint' => '#', },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_1_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
      },
      'entityName' => 'sl_wait',
    },
    'sl_wrcomp' => {
      'connections' => { 'sl_wrcomp' => 'sysgen_dut.sl_wrcomp', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'sl_wrcomp',
        'ports' => {
          'sl_wrcomp' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'sg_lens_correct_fpga_lens_correct_edk_processor_sl_wrcomp.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'sg_lens_correct/FPGA_lens_correct/EDK Processor/Sl_wrComp/Sl_wrComp',
              'source_block' => 'sg_lens_correct/FPGA_lens_correct/EDK Processor/Sl_wrComp',
              'sysgeninterface' => {
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'Sl_wrComp', },
                },
                'iopad' => { 'constraint' => '#', },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_1_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
      },
      'entityName' => 'sl_wrcomp',
    },
    'sl_wrdack' => {
      'connections' => { 'sl_wrdack' => 'sysgen_dut.sl_wrdack', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'sl_wrdack',
        'ports' => {
          'sl_wrdack' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'sg_lens_correct_fpga_lens_correct_edk_processor_sl_wrdack.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'sg_lens_correct/FPGA_lens_correct/EDK Processor/Sl_wrDAck/Sl_wrDAck',
              'source_block' => 'sg_lens_correct/FPGA_lens_correct/EDK Processor/Sl_wrDAck',
              'sysgeninterface' => {
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'Sl_wrDAck', },
                },
                'iopad' => { 'constraint' => '#', },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_1_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
      },
      'entityName' => 'sl_wrdack',
    },
    'splb_rst' => {
      'connections' => { 'splb_rst' => '.splb_rst', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'splb_rst',
        'ports' => {
          'splb_rst' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'sg_lens_correct_fpga_lens_correct_edk_processor_splb_rst.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'sg_lens_correct/FPGA_lens_correct/EDK Processor/SPLB_Rst/SPLB_Rst',
              'source_block' => 'sg_lens_correct/FPGA_lens_correct/EDK Processor/SPLB_Rst',
              'sysgeninterface' => {
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'SPLB_Rst', },
                },
                'iopad' => { 'constraint' => '#', },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_1_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
      },
      'entityName' => 'splb_rst',
    },
    'sysgen_dut' => {
      'connections' => {
        'clk' => '.clk',
        'hsync_i' => '.hsync_i',
        'hsync_o' => 'sysgen_dut.hsync_o',
        'plb_abus' => '.plb_abus',
        'plb_pavalid' => '.plb_pavalid',
        'plb_rnw' => '.plb_rnw',
        'plb_wrdbus' => '.plb_wrdbus',
        'sg_plb_addrpref' => '.sg_plb_addrpref',
        'sl_addrack' => 'sysgen_dut.sl_addrack',
        'sl_rdcomp' => 'sysgen_dut.sl_rdcomp',
        'sl_rddack' => 'sysgen_dut.sl_rddack',
        'sl_rddbus' => 'sysgen_dut.sl_rddbus',
        'sl_wait' => 'sysgen_dut.sl_wait',
        'sl_wrcomp' => 'sysgen_dut.sl_wrcomp',
        'sl_wrdack' => 'sysgen_dut.sl_wrdack',
        'splb_rst' => '.splb_rst',
        'video_data_i' => '.video_data_i',
        'video_data_o' => 'sysgen_dut.video_data_o',
        'vsync_i' => '.vsync_i',
        'vsync_o' => 'sysgen_dut.vsync_o',
        'xps_clk' => '.clk',
      },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'hdlArchAttributes' => [],
          'hdlEntityAttributes' => [],
          'isClkWrapper' => 1,
        },
        'connections' => {
          'clk' => 'clkNet',
          'hsync_i' => 'hsync_i_net',
          'hsync_o' => 'hsync_o_net',
          'plb_abus' => 'plb_abus_net',
          'plb_pavalid' => 'plb_pavalid_net',
          'plb_rnw' => 'plb_rnw_net',
          'plb_wrdbus' => 'plb_wrdbus_net',
          'sg_plb_addrpref' => 'sg_plb_addrpref_net',
          'sl_addrack' => 'sl_addrack_net',
          'sl_rdcomp' => 'sl_rdcomp_net',
          'sl_rddack' => 'sl_rddack_net',
          'sl_rddbus' => 'sl_rddbus_net',
          'sl_wait' => 'sl_wait_net',
          'sl_wrcomp' => 'sl_wrdack_x2',
          'sl_wrdack' => 'sl_wrdack_x1',
          'splb_rst' => 'splb_rst_net',
          'video_data_i' => 'video_data_i_net',
          'video_data_o' => 'video_data_o_net',
          'vsync_i' => 'vsync_i_net',
          'vsync_o' => 'vsync_o_net',
          'xps_clk' => 'clkNet_x0',
        },
        'entityName' => 'fpga_lens_correct_cw',
        'nets' => {
          'K_reg_ce' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'ce_1_sg_x7' => {
            'attributes' => {
              'hdlNetAttributes' => [
                [
                  'MAX_FANOUT',
                  'string',
                  '"REDUCE"',
                ],
              ],
            },
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'clkNet' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'clkNet_x0' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'clk_1_sg_x7' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'data_in_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'data_out_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'en_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'hsync_i_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'hsync_o_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'persistentdff_inst_q' => {
            'attributes' => {
              'hdlNetAttributes' => [
                [
                  'syn_keep',
                  'boolean',
                  'true',
                ],
                [
                  'keep',
                  'boolean',
                  'true',
                ],
                [
                  'preserve_signal',
                  'boolean',
                  'true',
                ],
              ],
            },
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'plb_abus_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'plb_ce_1_sg_x1' => {
            'attributes' => {
              'hdlNetAttributes' => [
                [
                  'MAX_FANOUT',
                  'string',
                  '"REDUCE"',
                ],
              ],
            },
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'plb_clk_1_sg_x1' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'plb_pavalid_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'plb_rnw_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'plb_wrdbus_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'sg_plb_addrpref_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(19 downto 0)',
            'width' => 20,
          },
          'sl_addrack_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'sl_rdcomp_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'sl_rddack_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'sl_rddbus_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'sl_wait_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'sl_wrdack_x1' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'sl_wrdack_x2' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'splb_rst_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'video_data_i_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
          'video_data_o_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
          'vsync_i_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'vsync_o_net' => {
            'attributes' => {
              'hdlNetAttributes' => [],
            },
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
        'ports' => {
          'ce' => {
            'attributes' => {
              'defaultHdlValue' => '\'1\'',
              'domain' => 'default',
              'group' => 0,
              'isCe' => 1,
              'period' => 1,
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'clk' => {
            'attributes' => {
              'domain' => 'default',
              'group' => 0,
              'isClk' => 1,
              'period' => 1,
              'type' => 'logic',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'hsync_i' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'sg_lens_correct_fpga_lens_correct_hsync_i.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'sg_lens_correct/FPGA_lens_correct/hsync_i/hsync_i',
              'source_block' => 'sg_lens_correct/FPGA_lens_correct/hsync_i',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'hsync_o' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'sg_lens_correct_fpga_lens_correct_hsync_o.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'sg_lens_correct/FPGA_lens_correct/hsync_o/hsync_o',
              'source_block' => 'sg_lens_correct/FPGA_lens_correct/hsync_o',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'plb_abus' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'sg_lens_correct_fpga_lens_correct_edk_processor_plb_abus.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'sg_lens_correct/FPGA_lens_correct/EDK Processor/PLB_ABus/PLB_ABus',
              'source_block' => 'sg_lens_correct/FPGA_lens_correct/EDK Processor/PLB_ABus',
              'sysgeninterface' => {
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'PLB_ABus', },
                },
                'iopad' => { 'constraint' => '#', },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'plb_pavalid' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'sg_lens_correct_fpga_lens_correct_edk_processor_plb_pavalid.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'sg_lens_correct/FPGA_lens_correct/EDK Processor/PLB_PAValid/PLB_PAValid',
              'source_block' => 'sg_lens_correct/FPGA_lens_correct/EDK Processor/PLB_PAValid',
              'sysgeninterface' => {
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'PLB_PAValid', },
                },
                'iopad' => { 'constraint' => '#', },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_1_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'plb_rnw' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'sg_lens_correct_fpga_lens_correct_edk_processor_plb_rnw.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'sg_lens_correct/FPGA_lens_correct/EDK Processor/PLB_RNW/PLB_RNW',
              'source_block' => 'sg_lens_correct/FPGA_lens_correct/EDK Processor/PLB_RNW',
              'sysgeninterface' => {
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'PLB_RNW', },
                },
                'iopad' => { 'constraint' => '#', },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_1_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'plb_wrdbus' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'sg_lens_correct_fpga_lens_correct_edk_processor_plb_wrdbus.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'sg_lens_correct/FPGA_lens_correct/EDK Processor/PLB_wrDBus/PLB_wrDBus',
              'source_block' => 'sg_lens_correct/FPGA_lens_correct/EDK Processor/PLB_wrDBus',
              'sysgeninterface' => {
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'PLB_wrDBus', },
                },
                'iopad' => { 'constraint' => '#', },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'sg_plb_addrpref' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'sg_lens_correct_fpga_lens_correct_edk_processor_sg_plb_addrpref.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'sg_lens_correct/FPGA_lens_correct/EDK Processor/sg_plb_addrpref/sg_plb_addrpref',
              'source_block' => 'sg_lens_correct/FPGA_lens_correct/EDK Processor/sg_plb_addrpref',
              'sysgeninterface' => {
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'sg_plb_addrpref', },
                },
                'iopad' => { 'constraint' => '#', },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_20_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(19 downto 0)',
            'width' => 20,
          },
          'sl_addrack' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'sg_lens_correct_fpga_lens_correct_edk_processor_sl_addrack.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'sg_lens_correct/FPGA_lens_correct/EDK Processor/Sl_addrAck/Sl_addrAck',
              'source_block' => 'sg_lens_correct/FPGA_lens_correct/EDK Processor/Sl_addrAck',
              'sysgeninterface' => {
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'Sl_addrAck', },
                },
                'iopad' => { 'constraint' => '#', },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_1_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'sl_rdcomp' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'sg_lens_correct_fpga_lens_correct_edk_processor_sl_rdcomp.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'sg_lens_correct/FPGA_lens_correct/EDK Processor/Sl_rdComp/Sl_rdComp',
              'source_block' => 'sg_lens_correct/FPGA_lens_correct/EDK Processor/Sl_rdComp',
              'sysgeninterface' => {
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'Sl_rdComp', },
                },
                'iopad' => { 'constraint' => '#', },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_1_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'sl_rddack' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'sg_lens_correct_fpga_lens_correct_edk_processor_sl_rddack.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'sg_lens_correct/FPGA_lens_correct/EDK Processor/Sl_rdDAck/Sl_rdDAck',
              'source_block' => 'sg_lens_correct/FPGA_lens_correct/EDK Processor/Sl_rdDAck',
              'sysgeninterface' => {
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'Sl_rdDAck', },
                },
                'iopad' => { 'constraint' => '#', },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_1_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'sl_rddbus' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'sg_lens_correct_fpga_lens_correct_edk_processor_sl_rddbus.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'sg_lens_correct/FPGA_lens_correct/EDK Processor/Sl_rdDBus/Sl_rdDBus',
              'source_block' => 'sg_lens_correct/FPGA_lens_correct/EDK Processor/Sl_rdDBus',
              'sysgeninterface' => {
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'Sl_rdDBus', },
                },
                'iopad' => { 'constraint' => '#', },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'sl_wait' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'sg_lens_correct_fpga_lens_correct_edk_processor_sl_wait.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'sg_lens_correct/FPGA_lens_correct/EDK Processor/Sl_wait/Sl_wait',
              'source_block' => 'sg_lens_correct/FPGA_lens_correct/EDK Processor/Sl_wait',
              'sysgeninterface' => {
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'Sl_wait', },
                },
                'iopad' => { 'constraint' => '#', },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_1_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'sl_wrcomp' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'sg_lens_correct_fpga_lens_correct_edk_processor_sl_wrcomp.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'sg_lens_correct/FPGA_lens_correct/EDK Processor/Sl_wrComp/Sl_wrComp',
              'source_block' => 'sg_lens_correct/FPGA_lens_correct/EDK Processor/Sl_wrComp',
              'sysgeninterface' => {
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'Sl_wrComp', },
                },
                'iopad' => { 'constraint' => '#', },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_1_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'sl_wrdack' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'sg_lens_correct_fpga_lens_correct_edk_processor_sl_wrdack.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'sg_lens_correct/FPGA_lens_correct/EDK Processor/Sl_wrDAck/Sl_wrDAck',
              'source_block' => 'sg_lens_correct/FPGA_lens_correct/EDK Processor/Sl_wrDAck',
              'sysgeninterface' => {
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'Sl_wrDAck', },
                },
                'iopad' => { 'constraint' => '#', },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_1_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'splb_rst' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'sg_lens_correct_fpga_lens_correct_edk_processor_splb_rst.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'sg_lens_correct/FPGA_lens_correct/EDK Processor/SPLB_Rst/SPLB_Rst',
              'source_block' => 'sg_lens_correct/FPGA_lens_correct/EDK Processor/SPLB_Rst',
              'sysgeninterface' => {
                'Xilinx' => {
                  'jtaghwcosim' => { 'non_memory_mapped_port' => 'SPLB_Rst', },
                },
                'iopad' => { 'constraint' => '#', },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_1_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'video_data_i' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'sg_lens_correct_fpga_lens_correct_video_data_i.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'sg_lens_correct/FPGA_lens_correct/video_data_i/video_data_i',
              'source_block' => 'sg_lens_correct/FPGA_lens_correct/video_data_i',
              'timingConstraint' => 'none',
              'type' => 'UFix_8_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
          'video_data_o' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'sg_lens_correct_fpga_lens_correct_video_data_o.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'sg_lens_correct/FPGA_lens_correct/video_data_o/video_data_o',
              'source_block' => 'sg_lens_correct/FPGA_lens_correct/video_data_o',
              'timingConstraint' => 'none',
              'type' => 'UFix_8_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
          'vsync_i' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'sg_lens_correct_fpga_lens_correct_vsync_i.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'sg_lens_correct/FPGA_lens_correct/vsync_i/vsync_i',
              'source_block' => 'sg_lens_correct/FPGA_lens_correct/vsync_i',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'vsync_o' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'sg_lens_correct_fpga_lens_correct_vsync_o.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'sg_lens_correct/FPGA_lens_correct/vsync_o/vsync_o',
              'source_block' => 'sg_lens_correct/FPGA_lens_correct/vsync_o',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'xps_ce' => {
            'attributes' => {
              'defaultHdlValue' => '\'1\'',
              'domain' => 'plb',
              'group' => 2,
              'isCe' => 1,
              'period' => 1,
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'xps_clk' => {
            'attributes' => {
              'domain' => 'plb',
              'group' => 2,
              'isClk' => 1,
              'period' => 1,
              'type' => 'logic',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
        'subblocks' => {
          'K' => {
            'connections' => {
              'ce' => 'K_reg_ce',
              'clk' => 'plb_clk_1_sg_x1',
              'clr' => [
                'constant',
                '\'0\'',
              ],
              'i' => 'data_in_net',
              'o' => 'data_out_net',
            },
            'entity' => {
              'attributes' => {
                'entityAlreadyNetlisted' => 1,
                'generics' => [
                  [
                    'width',
                    'integer',
                    '32',
                  ],
                  [
                    'init_index',
                    'integer',
                    '2',
                  ],
                  [
                    'init_value',
                    'bit_vector',
                    'b"00000000000000010100111110001011"',
                  ],
                  [
                    'latency',
                    'integer',
                    '1',
                  ],
                ],
              },
              'entityName' => 'synth_reg_w_init',
              'ports' => {
                'ce' => {
                  'direction' => 'in',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'clk' => {
                  'direction' => 'in',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'clr' => {
                  'direction' => 'in',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'i' => {
                  'direction' => 'in',
                  'hdlType' => 'std_logic_vector(31 downto 0)',
                  'width' => 32,
                },
                'o' => {
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(31 downto 0)',
                  'width' => 32,
                },
              },
            },
            'entityName' => 'synth_reg_w_init',
          },
          'K_ce_and2_comp' => {
            'connections' => {
              'a' => 'plb_ce_1_sg_x1',
              'b' => 'en_net',
              'dout' => 'K_reg_ce',
            },
            'entity' => {
              'attributes' => { 'entityAlreadyNetlisted' => 1, },
              'entityName' => 'xland2',
              'ports' => {
                'a' => {
                  'direction' => 'in',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'b' => {
                  'direction' => 'in',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'dout' => {
                  'direction' => 'out',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
              },
            },
            'entityName' => 'xland2',
          },
          'default_clock_driver_x0' => {
            'connections' => {
              'ce_1' => 'ce_1_sg_x7',
              'clk_1' => 'clk_1_sg_x7',
              'sysce' => [
                'constant',
                '\'1\'',
              ],
              'sysce_clr' => [
                'constant',
                '\'0\'',
              ],
              'sysclk' => 'clkNet',
            },
            'entity' => {
              'attributes' => {
                'domain' => 'default',
                'hdlArchAttributes' => [
                  [
                    'syn_noprune',
                    'boolean',
                    'true',
                  ],
                  [
                    'optimize_primitives',
                    'boolean',
                    'false',
                  ],
                  [
                    'dont_touch',
                    'boolean',
                    'true',
                  ],
                ],
                'hdlEntityAttributes' => [],
                'isClkDriver' => 1,
              },
              'entityName' => 'default_clock_driver',
              'ports' => {
                'ce_1' => {
                  'attributes' => {
                    'domain' => 'default',
                    'group' => 1,
                    'isCe' => 1,
                    'period' => 1,
                    'type' => 'logic',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'clk_1' => {
                  'attributes' => {
                    'domain' => 'default',
                    'group' => 1,
                    'isClk' => 1,
                    'period' => 1,
                    'type' => 'logic',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'sysce' => {
                  'attributes' => {
                    'group' => 0,
                    'isCe' => 1,
                    'period' => 1,
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'sysce_clr' => {
                  'attributes' => {
                    'group' => 0,
                    'isClr' => 1,
                    'period' => 1,
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'sysclk' => {
                  'attributes' => {
                    'group' => 0,
                    'isClk' => 1,
                    'period' => 1,
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
              },
            },
            'entityName' => 'default_clock_driver',
          },
          'fpga_lens_correct_x0' => {
            'connections' => {
              'ce_1' => 'ce_1_sg_x7',
              'clk_1' => 'clk_1_sg_x7',
              'data_in' => 'data_in_net',
              'data_out' => 'data_out_net',
              'dout' => 'data_out_net',
              'en' => 'en_net',
              'hsync_i' => 'hsync_i_net',
              'hsync_o' => 'hsync_o_net',
              'plb_abus' => 'plb_abus_net',
              'plb_ce_1' => 'plb_ce_1_sg_x1',
              'plb_clk_1' => 'plb_clk_1_sg_x1',
              'plb_pavalid' => 'plb_pavalid_net',
              'plb_rnw' => 'plb_rnw_net',
              'plb_wrdbus' => 'plb_wrdbus_net',
              'sg_plb_addrpref' => 'sg_plb_addrpref_net',
              'sl_addrack' => 'sl_addrack_net',
              'sl_rdcomp' => 'sl_rdcomp_net',
              'sl_rddack' => 'sl_rddack_net',
              'sl_rddbus' => 'sl_rddbus_net',
              'sl_wait' => 'sl_wait_net',
              'sl_wrcomp' => 'sl_wrdack_x2',
              'sl_wrdack' => 'sl_wrdack_x1',
              'splb_rst' => 'splb_rst_net',
              'video_data_i' => 'video_data_i_net',
              'video_data_o' => 'video_data_o_net',
              'vsync_i' => 'vsync_i_net',
              'vsync_o' => 'vsync_o_net',
            },
            'entity' => {
              'attributes' => {
                'entityAlreadyNetlisted' => 1,
                'hdlKind' => 'vhdl',
                'isDesign' => 1,
                'simulinkName' => 'FPGA_lens_correct',
              },
              'entityName' => 'fpga_lens_correct',
              'ports' => {
                'ce_1' => {
                  'attributes' => {
                    'domain' => '',
                    'group' => 1,
                    'isCe' => 1,
                    'is_subsys_port' => 1,
                    'period' => 1,
                    'subsys_port_index' => 0,
                    'type' => 'logic',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'clk_1' => {
                  'attributes' => {
                    'domain' => '',
                    'group' => 1,
                    'isClk' => 1,
                    'is_subsys_port' => 1,
                    'period' => 1,
                    'subsys_port_index' => 0,
                    'type' => 'logic',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'data_in' => {
                  'attributes' => {
                    'bin_pt' => 31,
                    'is_floating_block' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 8,
                    'simulinkName' => 'FPGA_lens_correct/EDK Processor',
                    'type' => 'UFix_32_31',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(31 downto 0)',
                  'width' => 32,
                },
                'data_out' => {
                  'attributes' => {
                    'bin_pt' => 31,
                    'is_floating_block' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 7,
                    'simulinkName' => 'FPGA_lens_correct/From Register',
                    'type' => 'UFix_32_31',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic_vector(31 downto 0)',
                  'width' => 32,
                },
                'dout' => {
                  'attributes' => {
                    'bin_pt' => 31,
                    'is_floating_block' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 5,
                    'simulinkName' => 'FPGA_lens_correct/To Register',
                    'type' => 'UFix_32_31',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic_vector(31 downto 0)',
                  'width' => 32,
                },
                'en' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'is_floating_block' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 9,
                    'simulinkName' => 'FPGA_lens_correct/EDK Processor',
                    'type' => 'Bool',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'hsync_i' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'sg_lens_correct_fpga_lens_correct_hsync_i.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 8,
                    'simulinkName' => 'FPGA_lens_correct/hsync_i',
                    'source_block' => 'FPGA_lens_correct',
                    'timingConstraint' => 'none',
                    'type' => 'Bool',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'hsync_o' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'sg_lens_correct_fpga_lens_correct_hsync_o.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 1,
                    'simulinkName' => 'FPGA_lens_correct/hsync_o',
                    'source_block' => 'FPGA_lens_correct',
                    'timingConstraint' => 'none',
                    'type' => 'Bool',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'plb_abus' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'sg_lens_correct_fpga_lens_correct_edk_processor_plb_abus.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 0,
                    'simulinkName' => 'FPGA_lens_correct/PLB_ABus',
                    'source_block' => 'FPGA_lens_correct',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_32_0',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic_vector(31 downto 0)',
                  'width' => 32,
                },
                'plb_ce_1' => {
                  'attributes' => {
                    'domain' => '',
                    'group' => 1,
                    'isCe' => 1,
                    'is_subsys_port' => 1,
                    'period' => 1,
                    'subsys_port_index' => 0,
                    'type' => 'logic',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'plb_clk_1' => {
                  'attributes' => {
                    'domain' => '',
                    'group' => 1,
                    'isClk' => 1,
                    'is_subsys_port' => 1,
                    'period' => 1,
                    'subsys_port_index' => 0,
                    'type' => 'logic',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'plb_pavalid' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'sg_lens_correct_fpga_lens_correct_edk_processor_plb_pavalid.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 1,
                    'simulinkName' => 'FPGA_lens_correct/PLB_PAValid',
                    'source_block' => 'FPGA_lens_correct',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_1_0',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'plb_rnw' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'sg_lens_correct_fpga_lens_correct_edk_processor_plb_rnw.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 2,
                    'simulinkName' => 'FPGA_lens_correct/PLB_RNW',
                    'source_block' => 'FPGA_lens_correct',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_1_0',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'plb_wrdbus' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'sg_lens_correct_fpga_lens_correct_edk_processor_plb_wrdbus.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 3,
                    'simulinkName' => 'FPGA_lens_correct/PLB_wrDBus',
                    'source_block' => 'FPGA_lens_correct',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_32_0',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic_vector(31 downto 0)',
                  'width' => 32,
                },
                'sg_plb_addrpref' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'sg_lens_correct_fpga_lens_correct_edk_processor_sg_plb_addrpref.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 6,
                    'simulinkName' => 'FPGA_lens_correct/sg_plb_addrpref',
                    'source_block' => 'FPGA_lens_correct',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_20_0',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic_vector(19 downto 0)',
                  'width' => 20,
                },
                'sl_addrack' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'sg_lens_correct_fpga_lens_correct_edk_processor_sl_addrack.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 3,
                    'simulinkName' => 'FPGA_lens_correct/Sl_addrAck',
                    'source_block' => 'FPGA_lens_correct',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_1_0',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'sl_rdcomp' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'sg_lens_correct_fpga_lens_correct_edk_processor_sl_rdcomp.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 4,
                    'simulinkName' => 'FPGA_lens_correct/Sl_rdComp',
                    'source_block' => 'FPGA_lens_correct',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_1_0',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'sl_rddack' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'sg_lens_correct_fpga_lens_correct_edk_processor_sl_rddack.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 6,
                    'simulinkName' => 'FPGA_lens_correct/Sl_rdDAck',
                    'source_block' => 'FPGA_lens_correct',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_1_0',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'sl_rddbus' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'sg_lens_correct_fpga_lens_correct_edk_processor_sl_rddbus.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 7,
                    'simulinkName' => 'FPGA_lens_correct/Sl_rdDBus',
                    'source_block' => 'FPGA_lens_correct',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_32_0',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(31 downto 0)',
                  'width' => 32,
                },
                'sl_wait' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'sg_lens_correct_fpga_lens_correct_edk_processor_sl_wait.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 2,
                    'simulinkName' => 'FPGA_lens_correct/Sl_wait',
                    'source_block' => 'FPGA_lens_correct',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_1_0',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'sl_wrcomp' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'sg_lens_correct_fpga_lens_correct_edk_processor_sl_wrcomp.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 0,
                    'simulinkName' => 'FPGA_lens_correct/Sl_wrComp',
                    'source_block' => 'FPGA_lens_correct',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_1_0',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'sl_wrdack' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'sg_lens_correct_fpga_lens_correct_edk_processor_sl_wrdack.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 0,
                    'simulinkName' => 'FPGA_lens_correct/Sl_wrDAck',
                    'source_block' => 'FPGA_lens_correct',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_1_0',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'splb_rst' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'sg_lens_correct_fpga_lens_correct_edk_processor_splb_rst.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 4,
                    'simulinkName' => 'FPGA_lens_correct/SPLB_Rst',
                    'source_block' => 'FPGA_lens_correct',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_1_0',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'video_data_i' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'sg_lens_correct_fpga_lens_correct_video_data_i.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 9,
                    'simulinkName' => 'FPGA_lens_correct/video_data_i',
                    'source_block' => 'FPGA_lens_correct',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_8_0',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic_vector(7 downto 0)',
                  'width' => 8,
                },
                'video_data_o' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'sg_lens_correct_fpga_lens_correct_video_data_o.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 10,
                    'simulinkName' => 'FPGA_lens_correct/video_data_o',
                    'source_block' => 'FPGA_lens_correct',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_8_0',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(7 downto 0)',
                  'width' => 8,
                },
                'vsync_i' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'sg_lens_correct_fpga_lens_correct_vsync_i.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 10,
                    'simulinkName' => 'FPGA_lens_correct/vsync_i',
                    'source_block' => 'FPGA_lens_correct',
                    'timingConstraint' => 'none',
                    'type' => 'Bool',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'vsync_o' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'sg_lens_correct_fpga_lens_correct_vsync_o.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 0,
                    'simulinkName' => 'FPGA_lens_correct/vsync_o',
                    'source_block' => 'FPGA_lens_correct',
                    'timingConstraint' => 'none',
                    'type' => 'Bool',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
              },
            },
            'entityName' => 'fpga_lens_correct',
          },
          'persistentdff_inst' => {
            'connections' => {
              'clk' => 'clkNet',
              'd' => 'persistentdff_inst_q',
              'q' => 'persistentdff_inst_q',
            },
            'entity' => {
              'attributes' => {
                'entityAlreadyNetlisted' => 1,
                'hdlCompAttributes' => [
                  [
                    'syn_black_box',
                    'boolean',
                    'true',
                  ],
                  [
                    'box_type',
                    'string',
                    '"black_box"',
                  ],
                ],
                'is_persistent_dff' => 1,
                'needsComponentDeclaration' => 1,
              },
              'entityName' => 'xlpersistentdff',
              'ports' => {
                'clk' => {
                  'direction' => 'in',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'd' => {
                  'direction' => 'in',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'q' => {
                  'direction' => 'out',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
              },
            },
            'entityName' => 'xlpersistentdff',
          },
          'plb_clock_driver_x0' => {
            'connections' => {
              'plb_ce_1' => 'plb_ce_1_sg_x1',
              'plb_clk_1' => 'plb_clk_1_sg_x1',
              'sysce' => [
                'constant',
                '\'1\'',
              ],
              'sysce_clr' => [
                'constant',
                '\'0\'',
              ],
              'sysclk' => 'clkNet_x0',
            },
            'entity' => {
              'attributes' => {
                'domain' => 'plb',
                'hdlArchAttributes' => [
                  [
                    'syn_noprune',
                    'boolean',
                    'true',
                  ],
                  [
                    'optimize_primitives',
                    'boolean',
                    'false',
                  ],
                  [
                    'dont_touch',
                    'boolean',
                    'true',
                  ],
                ],
                'hdlEntityAttributes' => [],
                'isClkDriver' => 1,
              },
              'entityName' => 'plb_clock_driver',
              'ports' => {
                'plb_ce_1' => {
                  'attributes' => {
                    'domain' => 'plb',
                    'group' => 1,
                    'isCe' => 1,
                    'period' => 1,
                    'type' => 'logic',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'plb_clk_1' => {
                  'attributes' => {
                    'domain' => 'plb',
                    'group' => 1,
                    'isClk' => 1,
                    'period' => 1,
                    'type' => 'logic',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'sysce' => {
                  'attributes' => {
                    'group' => 2,
                    'isCe' => 1,
                    'period' => 1,
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'sysce_clr' => {
                  'attributes' => {
                    'group' => 2,
                    'isClr' => 1,
                    'period' => 1,
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'sysclk' => {
                  'attributes' => {
                    'group' => 2,
                    'isClk' => 1,
                    'period' => 1,
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
              },
            },
            'entityName' => 'plb_clock_driver',
          },
        },
      },
      'entityName' => 'fpga_lens_correct_cw',
    },
    'sysgen_gw_clk' => {
      'connections' => { 'clk' => '.clk', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isClk' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'sysgen_gw_clk',
        'ports' => {
          'clk' => {
            'attributes' => { 'isClk' => 1, },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
      },
      'entityName' => 'sysgen_gw_clk',
    },
    'video_data_i' => {
      'connections' => { 'video_data_i' => '.video_data_i', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'video_data_i',
        'ports' => {
          'video_data_i' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'sg_lens_correct_fpga_lens_correct_video_data_i.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'sg_lens_correct/FPGA_lens_correct/video_data_i/video_data_i',
              'source_block' => 'sg_lens_correct/FPGA_lens_correct/video_data_i',
              'timingConstraint' => 'none',
              'type' => 'UFix_8_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
        },
      },
      'entityName' => 'video_data_i',
    },
    'video_data_o' => {
      'connections' => { 'video_data_o' => 'sysgen_dut.video_data_o', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'video_data_o',
        'ports' => {
          'video_data_o' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'sg_lens_correct_fpga_lens_correct_video_data_o.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'sg_lens_correct/FPGA_lens_correct/video_data_o/video_data_o',
              'source_block' => 'sg_lens_correct/FPGA_lens_correct/video_data_o',
              'timingConstraint' => 'none',
              'type' => 'UFix_8_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(7 downto 0)',
            'width' => 8,
          },
        },
      },
      'entityName' => 'video_data_o',
    },
    'vsync_i' => {
      'connections' => { 'vsync_i' => '.vsync_i', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'vsync_i',
        'ports' => {
          'vsync_i' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'sg_lens_correct_fpga_lens_correct_vsync_i.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'sg_lens_correct/FPGA_lens_correct/vsync_i/vsync_i',
              'source_block' => 'sg_lens_correct/FPGA_lens_correct/vsync_i',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
      },
      'entityName' => 'vsync_i',
    },
    'vsync_o' => {
      'connections' => { 'vsync_o' => 'sysgen_dut.vsync_o', },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'vsync_o',
        'ports' => {
          'vsync_o' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'sg_lens_correct_fpga_lens_correct_vsync_o.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'sg_lens_correct/FPGA_lens_correct/vsync_o/vsync_o',
              'source_block' => 'sg_lens_correct/FPGA_lens_correct/vsync_o',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
      },
      'entityName' => 'vsync_o',
    },
  },
}
