<h1>FULL ADDER</h1>
<h2>2077 Chaitra</h2>
<p>Write VHDL code for a full adder using two half adders and one OR gate.</p>
<img src="./f image.png" alt="Full adder using vhdl." />
<h2>State Diagram</h2>
<img src="./../Statediagram/ff_fsm.png" alt="State Diagram for FULLADDER" />
