verilog xil_defaultlib --include "../../../../QCS.gen/sources_1/bd/QCS_4_Top/ipshared/30ef" --include "../../../../QCS.gen/sources_1/bd/QCS_4_Top/ipshared/ec67/hdl" --include "../../../../QCS.gen/sources_1/bd/QCS_4_Top/ipshared/1b7e/hdl/verilog" --include "../../../../QCS.gen/sources_1/bd/QCS_4_Top/ipshared/122e/hdl/verilog" --include "../../../../QCS.gen/sources_1/bd/QCS_4_Top/ipshared/affe/hdl/verilog" --include "../../../../QCS.gen/sources_1/bd/QCS_4_Top/ipshared/20d0/hdl/verilog" \
"../../../bd/QCS_4_Top/ip/QCS_4_Top_QCS_4_wrapper_0_0/sim/QCS_4_Top_QCS_4_wrapper_0_0.v" \
"../../../bd/QCS_4_Top/ip/QCS_4_Top_clk_wiz_0_0/QCS_4_Top_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/QCS_4_Top/ip/QCS_4_Top_clk_wiz_0_0/QCS_4_Top_clk_wiz_0_0.v" \
"../../../bd/QCS_4_Top/ip/QCS_4_Top_encoding_sequencer_0_0/sim/QCS_4_Top_encoding_sequencer_0_0.v" \
"../../../bd/QCS_4_Top/ip/QCS_4_Top_encoding_sequencer_1_0/sim/QCS_4_Top_encoding_sequencer_1_0.v" \
"../../../bd/QCS_4_Top/ip/QCS_4_Top_encoding_sequencer_2_0/sim/QCS_4_Top_encoding_sequencer_2_0.v" \
"../../../bd/QCS_4_Top/ip/QCS_4_Top_encoding_sequencer_3_0/sim/QCS_4_Top_encoding_sequencer_3_0.v" \
"../../../bd/QCS_4_Top/ip/QCS_4_Top_lmb_bram_0/sim/QCS_4_Top_lmb_bram_0.v" \
"../../../bd/QCS_4_Top/ip/QCS_4_Top_xbar_0/sim/QCS_4_Top_xbar_0.v" \
"../../../bd/QCS_4_Top/ip/QCS_4_Top_microblaze_0_xlconcat_0/sim/QCS_4_Top_microblaze_0_xlconcat_0.v" \
"../../../bd/QCS_4_Top/ipshared/e95f/hdl/QCS_4_AXI_v1_0_S00_AXI.v" \
"../../../bd/QCS_4_Top/ipshared/e95f/hdl/QCS_4_AXI_v1_0.v" \
"../../../bd/QCS_4_Top/ip/QCS_4_Top_QCS_4_AXI_0_0/sim/QCS_4_Top_QCS_4_AXI_0_0.v" \
"../../../bd/QCS_4_Top/ip/QCS_4_Top_ila_0_0/sim/QCS_4_Top_ila_0_0.v" \
"../../../bd/QCS_4_Top/sim/QCS_4_Top.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
