// Seed: 167901263
module module_0;
  wire id_1;
  assign module_1.type_60 = 0;
endmodule
program module_1 (
    input tri0 id_0,
    input supply0 id_1,
    input tri0 id_2,
    input tri0 id_3,
    input wand id_4,
    input supply1 id_5,
    output tri0 id_6,
    input wor id_7,
    input tri1 id_8,
    output supply0 id_9,
    input wor id_10,
    output tri id_11,
    input tri0 id_12,
    input wand id_13,
    input wire id_14,
    input uwire id_15,
    input supply1 id_16,
    input tri id_17,
    input supply1 id_18,
    input tri id_19,
    input supply0 id_20,
    input uwire id_21,
    output supply0 id_22,
    input wor id_23,
    input wand id_24,
    input supply1 id_25,
    input logic id_26,
    id_36,
    output uwire id_27,
    input wor id_28,
    input wire id_29,
    input uwire id_30,
    input supply0 id_31,
    output wire id_32,
    output wand id_33,
    input supply0 id_34
);
  tri0 id_37 = 1;
  assign id_36 = -1;
  wire id_38;
  module_0 modCall_1 ();
  wire id_39 = id_15, id_40;
  wire id_41;
  wire id_42;
  wire id_43, id_44;
  tri0 id_45, id_46, id_47, id_48;
  always this <= id_26;
  id_49(
      .id_0(-1),
      .id_1(id_6),
      .id_2(-1'h0),
      .id_3(1),
      .id_4(-1),
      .id_5(id_27 ** id_4),
      .id_6(~1),
      .id_7(!-1)
  );
  assign id_39 = id_46;
endmodule
