// Seed: 102649510
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output id_4;
  input id_3;
  inout id_2;
  inout id_1;
  assign id_1 = 1'b0;
  logic id_4;
  type_7 id_5 (
      1,
      id_1,
      id_1
  );
  type_8(
      1, 1'b0, 1
  );
endmodule
