

================================================================
== Vitis HLS Report for 'dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s'
================================================================
* Date:           Mon Feb 23 22:02:36 2026

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.757 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        2|        2|  10.000 ns|  10.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    326|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|      -|    -|
|Register         |        -|    -|     164|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     164|    326|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln58_10_fu_594_p2  |         +|   0|  0|  11|          11|          11|
    |add_ln58_11_fu_624_p2  |         +|   0|  0|  14|          13|          13|
    |add_ln58_12_fu_510_p2  |         +|   0|  0|  12|          12|          12|
    |add_ln58_13_fu_552_p2  |         +|   0|  0|  12|          12|          12|
    |add_ln58_14_fu_606_p2  |         +|   0|  0|  14|          13|          13|
    |add_ln58_4_fu_492_p2   |         +|   0|  0|  12|          12|          12|
    |add_ln58_5_fu_573_p2   |         +|   0|  0|  14|          13|          13|
    |add_ln58_6_fu_498_p2   |         +|   0|  0|  12|          12|          12|
    |add_ln58_7_fu_582_p2   |         +|   0|  0|  14|          13|          13|
    |add_ln58_8_fu_504_p2   |         +|   0|  0|  12|          12|          12|
    |add_ln58_9_fu_588_p2   |         +|   0|  0|  11|          11|          10|
    |add_ln58_fu_486_p2     |         +|   0|  0|  12|          11|          11|
    |add_ln73_fu_322_p2     |         +|   0|  0|  12|          11|          11|
    |sub_ln73_10_fu_250_p2  |         -|   0|  0|  12|           1|          12|
    |sub_ln73_11_fu_282_p2  |         -|   0|  0|  12|          11|          11|
    |sub_ln73_12_fu_350_p2  |         -|   0|  0|  12|          11|          11|
    |sub_ln73_13_fu_382_p2  |         -|   0|  0|  12|          11|          11|
    |sub_ln73_14_fu_414_p2  |         -|   0|  0|  12|          11|          11|
    |sub_ln73_15_fu_438_p2  |         -|   0|  0|  12|           1|          12|
    |sub_ln73_16_fu_470_p2  |         -|   0|  0|  12|          11|          11|
    |sub_ln73_5_fu_110_p2   |         -|   0|  0|  13|           1|          10|
    |sub_ln73_6_fu_138_p2   |         -|   0|  0|  12|          11|          11|
    |sub_ln73_7_fu_162_p2   |         -|   0|  0|  12|           1|          12|
    |sub_ln73_8_fu_194_p2   |         -|   0|  0|  12|          11|          11|
    |sub_ln73_9_fu_226_p2   |         -|   0|  0|  13|           1|          10|
    |sub_ln73_fu_366_p2     |         -|   0|  0|  14|           1|           9|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    |xor_ln58_fu_524_p2     |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 326|         241|         301|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln58_10_reg_716               |  11|   0|   11|          0|
    |add_ln58_12_reg_696               |  12|   0|   12|          0|
    |add_ln58_13_reg_701               |  12|   0|   12|          0|
    |add_ln58_14_reg_721               |  13|   0|   13|          0|
    |add_ln58_4_reg_681                |  12|   0|   12|          0|
    |add_ln58_5_reg_706                |  13|   0|   13|          0|
    |add_ln58_6_reg_686                |  12|   0|   12|          0|
    |add_ln58_7_reg_711                |  13|   0|   13|          0|
    |add_ln58_8_reg_691                |  12|   0|   12|          0|
    |add_ln58_8_reg_691_pp0_iter1_reg  |  12|   0|   12|          0|
    |add_ln58_reg_676                  |  11|   0|   11|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |lshr_ln42_4_reg_661               |  10|   0|   10|          0|
    |trunc_ln42_3_reg_666              |   8|   0|    8|          0|
    |trunc_ln42_6_reg_671              |  10|   0|   10|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 164|   0|  164|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+-----------------------------------------------------------------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |                                Source Object                                |    C Type    |
+-------------+-----+-----+------------+-----------------------------------------------------------------------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|  dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config19>|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config19>|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|  dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config19>|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|  dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config19>|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|  dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config19>|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|  dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config19>|  return value|
|ap_ce        |   in|    1|  ap_ctrl_hs|  dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config19>|  return value|
|ap_return_0  |  out|   16|  ap_ctrl_hs|  dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config19>|  return value|
|ap_return_1  |  out|   16|  ap_ctrl_hs|  dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config19>|  return value|
|ap_return_2  |  out|   16|  ap_ctrl_hs|  dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config19>|  return value|
|ap_return_3  |  out|   16|  ap_ctrl_hs|  dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config19>|  return value|
|data_0_val   |   in|    8|     ap_none|                                                                   data_0_val|        scalar|
|data_1_val   |   in|    8|     ap_none|                                                                   data_1_val|        scalar|
|data_2_val   |   in|    8|     ap_none|                                                                   data_2_val|        scalar|
|data_3_val   |   in|    8|     ap_none|                                                                   data_3_val|        scalar|
+-------------+-----+-----+------------+-----------------------------------------------------------------------------+--------------+

