digraph "CFG for 'rotl_sz' function" {
	label="CFG for 'rotl_sz' function";

	Node0x237e5d0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%2:\l  %3 = alloca i64, align 8\l  %4 = alloca i32, align 4\l  store i64 %0, i64* %3, align 8, !tbaa !1003\l  call void @llvm.dbg.declare(metadata i64* %3, metadata !1001, metadata\l... !DIExpression()), !dbg !1007\l  store i32 %1, i32* %4, align 4, !tbaa !1008\l  call void @llvm.dbg.declare(metadata i32* %4, metadata !1002, metadata\l... !DIExpression()), !dbg !1010\l  %5 = load i64, i64* %3, align 8, !dbg !1011, !tbaa !1003\l  %6 = load i32, i32* %4, align 4, !dbg !1012, !tbaa !1008\l  %7 = zext i32 %6 to i64, !dbg !1013\l  %8 = shl i64 %5, %7, !dbg !1013\l  %9 = load i64, i64* %3, align 8, !dbg !1014, !tbaa !1003\l  %10 = load i32, i32* %4, align 4, !dbg !1015, !tbaa !1008\l  %11 = sext i32 %10 to i64, !dbg !1015\l  %12 = sub i64 64, %11, !dbg !1016\l  %13 = lshr i64 %9, %12, !dbg !1017\l  %14 = or i64 %8, %13, !dbg !1018\l  %15 = and i64 %14, -1, !dbg !1019\l  ret i64 %15, !dbg !1020\l}"];
}
