







.version 5.0
.target sm_61
.address_size 64


.global .align 1 .b8 __T20[38] = {84, 32, 112, 111, 119, 105, 40, 84, 44, 32, 84, 41, 32, 91, 119, 105, 116, 104, 32, 84, 32, 61, 32, 117, 110, 115, 105, 103, 110, 101, 100, 32, 99, 104, 97, 114, 93, 0};
.global .align 1 .b8 __T21[36] = {84, 32, 112, 111, 119, 105, 40, 84, 44, 32, 84, 41, 32, 91, 119, 105, 116, 104, 32, 84, 32, 61, 32, 115, 105, 103, 110, 101, 100, 32, 99, 104, 97, 114, 93, 0};
.global .align 1 .b8 __T22[30] = {84, 32, 112, 111, 119, 105, 40, 84, 44, 32, 84, 41, 32, 91, 119, 105, 116, 104, 32, 84, 32, 61, 32, 115, 104, 111, 114, 116, 93, 0};
.global .align 1 .b8 __T23[28] = {84, 32, 112, 111, 119, 105, 40, 84, 44, 32, 84, 41, 32, 91, 119, 105, 116, 104, 32, 84, 32, 61, 32, 105, 110, 116, 93, 0};
.global .align 1 .b8 __T24[29] = {84, 32, 112, 111, 119, 105, 40, 84, 44, 32, 84, 41, 32, 91, 119, 105, 116, 104, 32, 84, 32, 61, 32, 108, 111, 110, 103, 93, 0};

.visible .entry _Z14vol2col_kernelIN3c104HalfEEviPKT_iiiiiiiiiiiiiiiiiiPS2_(
.param .u32 _Z14vol2col_kernelIN3c104HalfEEviPKT_iiiiiiiiiiiiiiiiiiPS2__param_0,
.param .u64 _Z14vol2col_kernelIN3c104HalfEEviPKT_iiiiiiiiiiiiiiiiiiPS2__param_1,
.param .u32 _Z14vol2col_kernelIN3c104HalfEEviPKT_iiiiiiiiiiiiiiiiiiPS2__param_2,
.param .u32 _Z14vol2col_kernelIN3c104HalfEEviPKT_iiiiiiiiiiiiiiiiiiPS2__param_3,
.param .u32 _Z14vol2col_kernelIN3c104HalfEEviPKT_iiiiiiiiiiiiiiiiiiPS2__param_4,
.param .u32 _Z14vol2col_kernelIN3c104HalfEEviPKT_iiiiiiiiiiiiiiiiiiPS2__param_5,
.param .u32 _Z14vol2col_kernelIN3c104HalfEEviPKT_iiiiiiiiiiiiiiiiiiPS2__param_6,
.param .u32 _Z14vol2col_kernelIN3c104HalfEEviPKT_iiiiiiiiiiiiiiiiiiPS2__param_7,
.param .u32 _Z14vol2col_kernelIN3c104HalfEEviPKT_iiiiiiiiiiiiiiiiiiPS2__param_8,
.param .u32 _Z14vol2col_kernelIN3c104HalfEEviPKT_iiiiiiiiiiiiiiiiiiPS2__param_9,
.param .u32 _Z14vol2col_kernelIN3c104HalfEEviPKT_iiiiiiiiiiiiiiiiiiPS2__param_10,
.param .u32 _Z14vol2col_kernelIN3c104HalfEEviPKT_iiiiiiiiiiiiiiiiiiPS2__param_11,
.param .u32 _Z14vol2col_kernelIN3c104HalfEEviPKT_iiiiiiiiiiiiiiiiiiPS2__param_12,
.param .u32 _Z14vol2col_kernelIN3c104HalfEEviPKT_iiiiiiiiiiiiiiiiiiPS2__param_13,
.param .u32 _Z14vol2col_kernelIN3c104HalfEEviPKT_iiiiiiiiiiiiiiiiiiPS2__param_14,
.param .u32 _Z14vol2col_kernelIN3c104HalfEEviPKT_iiiiiiiiiiiiiiiiiiPS2__param_15,
.param .u32 _Z14vol2col_kernelIN3c104HalfEEviPKT_iiiiiiiiiiiiiiiiiiPS2__param_16,
.param .u32 _Z14vol2col_kernelIN3c104HalfEEviPKT_iiiiiiiiiiiiiiiiiiPS2__param_17,
.param .u32 _Z14vol2col_kernelIN3c104HalfEEviPKT_iiiiiiiiiiiiiiiiiiPS2__param_18,
.param .u32 _Z14vol2col_kernelIN3c104HalfEEviPKT_iiiiiiiiiiiiiiiiiiPS2__param_19,
.param .u64 _Z14vol2col_kernelIN3c104HalfEEviPKT_iiiiiiiiiiiiiiiiiiPS2__param_20
)
{
.reg .pred %p<16>;
.reg .b16 %rs<6>;
.reg .f32 %f<2>;
.reg .b32 %r<75>;
.reg .b64 %rd<44>;


ld.param.u32 %r19, [_Z14vol2col_kernelIN3c104HalfEEviPKT_iiiiiiiiiiiiiiiiiiPS2__param_0];
ld.param.u64 %rd16, [_Z14vol2col_kernelIN3c104HalfEEviPKT_iiiiiiiiiiiiiiiiiiPS2__param_1];
ld.param.u32 %r20, [_Z14vol2col_kernelIN3c104HalfEEviPKT_iiiiiiiiiiiiiiiiiiPS2__param_2];
ld.param.u32 %r21, [_Z14vol2col_kernelIN3c104HalfEEviPKT_iiiiiiiiiiiiiiiiiiPS2__param_3];
ld.param.u32 %r22, [_Z14vol2col_kernelIN3c104HalfEEviPKT_iiiiiiiiiiiiiiiiiiPS2__param_4];
ld.param.u32 %r23, [_Z14vol2col_kernelIN3c104HalfEEviPKT_iiiiiiiiiiiiiiiiiiPS2__param_5];
ld.param.u32 %r24, [_Z14vol2col_kernelIN3c104HalfEEviPKT_iiiiiiiiiiiiiiiiiiPS2__param_6];
ld.param.u32 %r25, [_Z14vol2col_kernelIN3c104HalfEEviPKT_iiiiiiiiiiiiiiiiiiPS2__param_7];
ld.param.u32 %r26, [_Z14vol2col_kernelIN3c104HalfEEviPKT_iiiiiiiiiiiiiiiiiiPS2__param_8];
ld.param.u32 %r27, [_Z14vol2col_kernelIN3c104HalfEEviPKT_iiiiiiiiiiiiiiiiiiPS2__param_9];
ld.param.u32 %r28, [_Z14vol2col_kernelIN3c104HalfEEviPKT_iiiiiiiiiiiiiiiiiiPS2__param_10];
ld.param.u32 %r29, [_Z14vol2col_kernelIN3c104HalfEEviPKT_iiiiiiiiiiiiiiiiiiPS2__param_11];
ld.param.u32 %r30, [_Z14vol2col_kernelIN3c104HalfEEviPKT_iiiiiiiiiiiiiiiiiiPS2__param_12];
ld.param.u32 %r31, [_Z14vol2col_kernelIN3c104HalfEEviPKT_iiiiiiiiiiiiiiiiiiPS2__param_13];
ld.param.u32 %r32, [_Z14vol2col_kernelIN3c104HalfEEviPKT_iiiiiiiiiiiiiiiiiiPS2__param_14];
ld.param.u32 %r33, [_Z14vol2col_kernelIN3c104HalfEEviPKT_iiiiiiiiiiiiiiiiiiPS2__param_15];
ld.param.u32 %r34, [_Z14vol2col_kernelIN3c104HalfEEviPKT_iiiiiiiiiiiiiiiiiiPS2__param_16];
ld.param.u32 %r35, [_Z14vol2col_kernelIN3c104HalfEEviPKT_iiiiiiiiiiiiiiiiiiPS2__param_17];
ld.param.u32 %r36, [_Z14vol2col_kernelIN3c104HalfEEviPKT_iiiiiiiiiiiiiiiiiiPS2__param_18];
ld.param.u32 %r37, [_Z14vol2col_kernelIN3c104HalfEEviPKT_iiiiiiiiiiiiiiiiiiPS2__param_19];
ld.param.u64 %rd17, [_Z14vol2col_kernelIN3c104HalfEEviPKT_iiiiiiiiiiiiiiiiiiPS2__param_20];
mov.u32 %r38, %ctaid.x;
mov.u32 %r39, %ntid.x;
mov.u32 %r40, %tid.x;
mad.lo.s32 %r71, %r39, %r38, %r40;
setp.ge.s32	%p1, %r71, %r19;
@%p1 bra BB0_14;

cvta.to.global.u64 %rd43, %rd16;
cvta.to.global.u64 %rd36, %rd17;
mul.lo.s32 %r41, %r36, %r35;
mul.lo.s32 %r42, %r41, %r37;
cvt.s64.s32	%rd3, %r42;
shl.b64 %rd23, %rd3, 1;

BB0_2:
mov.u64 %rd4, %rd36;
mov.u32 %r2, %r71;
div.s32 %r44, %r2, %r37;
rem.s32 %r45, %r44, %r36;
div.s32 %r3, %r44, %r36;
rem.s32 %r46, %r3, %r35;
div.s32 %r47, %r3, %r35;
mul.lo.s32 %r48, %r46, %r29;
sub.s32 %r4, %r48, %r26;
mul.lo.s32 %r49, %r45, %r30;
sub.s32 %r5, %r49, %r27;
rem.s32 %r50, %r2, %r37;
mul.lo.s32 %r51, %r50, %r31;
sub.s32 %r6, %r51, %r28;
mul.lo.s32 %r52, %r24, %r23;
mul.lo.s32 %r53, %r52, %r25;
mul.lo.s32 %r54, %r53, %r35;
mad.lo.s32 %r55, %r54, %r47, %r46;
mad.lo.s32 %r56, %r55, %r36, %r45;
mad.lo.s32 %r57, %r56, %r37, %r50;
mul.wide.s32 %rd18, %r57, 2;
add.s64 %rd42, %rd4, %rd18;
mad.lo.s32 %r58, %r47, %r20, %r4;
mad.lo.s32 %r59, %r58, %r21, %r5;
mad.lo.s32 %r60, %r59, %r22, %r6;
cvt.s64.s32	%rd7, %r60;
mov.u32 %r72, 0;
setp.lt.s32	%p2, %r23, 1;
mov.u64 %rd37, %rd42;
@%p2 bra BB0_13;

BB0_3:
mov.u64 %rd32, %rd42;
mov.u64 %rd41, %rd32;
setp.lt.s32	%p3, %r24, 1;
@%p3 bra BB0_12;

mad.lo.s32 %r8, %r72, %r32, %r4;
mov.u32 %r73, 0;
mov.u64 %rd40, %rd41;

BB0_5:
mov.u64 %rd28, %rd40;
mov.u64 %rd39, %rd28;
setp.lt.s32	%p4, %r25, 1;
@%p4 bra BB0_11;

mul.lo.s32 %r63, %r73, %r33;
add.s32 %r10, %r63, %r5;
or.b32 %r11, %r10, %r8;
mul.lo.s32 %r64, %r72, %r32;
mad.lo.s32 %r65, %r64, %r21, %r63;
mul.lo.s32 %r12, %r65, %r22;
mov.u32 %r74, 0;
mov.u64 %rd38, %rd39;

BB0_7:
mul.lo.s32 %r14, %r74, %r34;
add.s32 %r66, %r14, %r6;
or.b32 %r67, %r11, %r66;
setp.gt.s32	%p5, %r67, -1;
setp.lt.s32	%p6, %r8, %r20;
and.pred %p7, %p5, %p6;
setp.lt.s32	%p8, %r10, %r21;
and.pred %p9, %p7, %p8;
setp.lt.s32	%p10, %r66, %r22;
and.pred %p11, %p9, %p10;
@%p11 bra BB0_9;
bra.uni BB0_8;

BB0_9:
add.s32 %r68, %r14, %r12;
cvt.s64.s32	%rd19, %r68;
add.s64 %rd20, %rd19, %rd7;
shl.b64 %rd21, %rd20, 1;
add.s64 %rd22, %rd43, %rd21;
ld.global.u16 %rs5, [%rd22];
bra.uni BB0_10;

BB0_8:
mov.f32 %f1, 0f00000000;

	{ cvt.rn.f16.f32 %rs5, %f1;}



BB0_10:
st.global.u16 [%rd38], %rs5;
add.s64 %rd38, %rd38, %rd23;
add.s32 %r74, %r74, 1;
setp.lt.s32	%p12, %r74, %r25;
mov.u64 %rd39, %rd38;
@%p12 bra BB0_7;

BB0_11:
mov.u64 %rd40, %rd39;
add.s32 %r73, %r73, 1;
setp.lt.s32	%p13, %r73, %r24;
mov.u64 %rd41, %rd40;
@%p13 bra BB0_5;

BB0_12:
mov.u64 %rd42, %rd41;
add.s32 %r72, %r72, 1;
setp.lt.s32	%p14, %r72, %r23;
mov.u64 %rd37, %rd42;
@%p14 bra BB0_3;

BB0_13:
mov.u64 %rd36, %rd37;
shl.b64 %rd24, %rd7, 1;
add.s64 %rd43, %rd43, %rd24;
mov.u32 %r70, %nctaid.x;
mad.lo.s32 %r71, %r70, %r39, %r3;
setp.lt.s32	%p15, %r71, %r19;
@%p15 bra BB0_2;

BB0_14:
ret;
}


.visible .entry _Z13vol2im_kernelIN3c104HalfEfEviPKT_iiiiiiiiiiiiiiiiiiiPS2_(
.param .u32 _Z13vol2im_kernelIN3c104HalfEfEviPKT_iiiiiiiiiiiiiiiiiiiPS2__param_0,
.param .u64 _Z13vol2im_kernelIN3c104HalfEfEviPKT_iiiiiiiiiiiiiiiiiiiPS2__param_1,
.param .u32 _Z13vol2im_kernelIN3c104HalfEfEviPKT_iiiiiiiiiiiiiiiiiiiPS2__param_2,
.param .u32 _Z13vol2im_kernelIN3c104HalfEfEviPKT_iiiiiiiiiiiiiiiiiiiPS2__param_3,
.param .u32 _Z13vol2im_kernelIN3c104HalfEfEviPKT_iiiiiiiiiiiiiiiiiiiPS2__param_4,
.param .u32 _Z13vol2im_kernelIN3c104HalfEfEviPKT_iiiiiiiiiiiiiiiiiiiPS2__param_5,
.param .u32 _Z13vol2im_kernelIN3c104HalfEfEviPKT_iiiiiiiiiiiiiiiiiiiPS2__param_6,
.param .u32 _Z13vol2im_kernelIN3c104HalfEfEviPKT_iiiiiiiiiiiiiiiiiiiPS2__param_7,
.param .u32 _Z13vol2im_kernelIN3c104HalfEfEviPKT_iiiiiiiiiiiiiiiiiiiPS2__param_8,
.param .u32 _Z13vol2im_kernelIN3c104HalfEfEviPKT_iiiiiiiiiiiiiiiiiiiPS2__param_9,
.param .u32 _Z13vol2im_kernelIN3c104HalfEfEviPKT_iiiiiiiiiiiiiiiiiiiPS2__param_10,
.param .u32 _Z13vol2im_kernelIN3c104HalfEfEviPKT_iiiiiiiiiiiiiiiiiiiPS2__param_11,
.param .u32 _Z13vol2im_kernelIN3c104HalfEfEviPKT_iiiiiiiiiiiiiiiiiiiPS2__param_12,
.param .u32 _Z13vol2im_kernelIN3c104HalfEfEviPKT_iiiiiiiiiiiiiiiiiiiPS2__param_13,
.param .u32 _Z13vol2im_kernelIN3c104HalfEfEviPKT_iiiiiiiiiiiiiiiiiiiPS2__param_14,
.param .u32 _Z13vol2im_kernelIN3c104HalfEfEviPKT_iiiiiiiiiiiiiiiiiiiPS2__param_15,
.param .u32 _Z13vol2im_kernelIN3c104HalfEfEviPKT_iiiiiiiiiiiiiiiiiiiPS2__param_16,
.param .u32 _Z13vol2im_kernelIN3c104HalfEfEviPKT_iiiiiiiiiiiiiiiiiiiPS2__param_17,
.param .u32 _Z13vol2im_kernelIN3c104HalfEfEviPKT_iiiiiiiiiiiiiiiiiiiPS2__param_18,
.param .u32 _Z13vol2im_kernelIN3c104HalfEfEviPKT_iiiiiiiiiiiiiiiiiiiPS2__param_19,
.param .u32 _Z13vol2im_kernelIN3c104HalfEfEviPKT_iiiiiiiiiiiiiiiiiiiPS2__param_20,
.param .u64 _Z13vol2im_kernelIN3c104HalfEfEviPKT_iiiiiiiiiiiiiiiiiiiPS2__param_21
)
{
.reg .pred %p<15>;
.reg .b16 %rs<3>;
.reg .f32 %f<14>;
.reg .b32 %r<112>;
.reg .b64 %rd<9>;


ld.param.u32 %r28, [_Z13vol2im_kernelIN3c104HalfEfEviPKT_iiiiiiiiiiiiiiiiiiiPS2__param_0];
ld.param.u64 %rd1, [_Z13vol2im_kernelIN3c104HalfEfEviPKT_iiiiiiiiiiiiiiiiiiiPS2__param_1];
ld.param.u32 %r29, [_Z13vol2im_kernelIN3c104HalfEfEviPKT_iiiiiiiiiiiiiiiiiiiPS2__param_2];
ld.param.u32 %r30, [_Z13vol2im_kernelIN3c104HalfEfEviPKT_iiiiiiiiiiiiiiiiiiiPS2__param_3];
ld.param.u32 %r31, [_Z13vol2im_kernelIN3c104HalfEfEviPKT_iiiiiiiiiiiiiiiiiiiPS2__param_4];
ld.param.u32 %r32, [_Z13vol2im_kernelIN3c104HalfEfEviPKT_iiiiiiiiiiiiiiiiiiiPS2__param_6];
ld.param.u32 %r33, [_Z13vol2im_kernelIN3c104HalfEfEviPKT_iiiiiiiiiiiiiiiiiiiPS2__param_7];
ld.param.u32 %r34, [_Z13vol2im_kernelIN3c104HalfEfEviPKT_iiiiiiiiiiiiiiiiiiiPS2__param_8];
ld.param.u32 %r35, [_Z13vol2im_kernelIN3c104HalfEfEviPKT_iiiiiiiiiiiiiiiiiiiPS2__param_9];
ld.param.u32 %r36, [_Z13vol2im_kernelIN3c104HalfEfEviPKT_iiiiiiiiiiiiiiiiiiiPS2__param_10];
ld.param.u32 %r37, [_Z13vol2im_kernelIN3c104HalfEfEviPKT_iiiiiiiiiiiiiiiiiiiPS2__param_11];
ld.param.u32 %r38, [_Z13vol2im_kernelIN3c104HalfEfEviPKT_iiiiiiiiiiiiiiiiiiiPS2__param_12];
ld.param.u32 %r39, [_Z13vol2im_kernelIN3c104HalfEfEviPKT_iiiiiiiiiiiiiiiiiiiPS2__param_13];
ld.param.u32 %r40, [_Z13vol2im_kernelIN3c104HalfEfEviPKT_iiiiiiiiiiiiiiiiiiiPS2__param_14];
ld.param.u32 %r41, [_Z13vol2im_kernelIN3c104HalfEfEviPKT_iiiiiiiiiiiiiiiiiiiPS2__param_15];
ld.param.u32 %r42, [_Z13vol2im_kernelIN3c104HalfEfEviPKT_iiiiiiiiiiiiiiiiiiiPS2__param_16];
ld.param.u32 %r43, [_Z13vol2im_kernelIN3c104HalfEfEviPKT_iiiiiiiiiiiiiiiiiiiPS2__param_17];
ld.param.u32 %r44, [_Z13vol2im_kernelIN3c104HalfEfEviPKT_iiiiiiiiiiiiiiiiiiiPS2__param_18];
ld.param.u32 %r45, [_Z13vol2im_kernelIN3c104HalfEfEviPKT_iiiiiiiiiiiiiiiiiiiPS2__param_19];
ld.param.u32 %r46, [_Z13vol2im_kernelIN3c104HalfEfEviPKT_iiiiiiiiiiiiiiiiiiiPS2__param_20];
ld.param.u64 %rd2, [_Z13vol2im_kernelIN3c104HalfEfEviPKT_iiiiiiiiiiiiiiiiiiiPS2__param_21];
mov.u32 %r47, %ctaid.x;
mov.u32 %r48, %ntid.x;
mov.u32 %r49, %tid.x;
mad.lo.s32 %r100, %r48, %r47, %r49;
setp.ge.s32	%p1, %r100, %r28;
@%p1 bra BB1_22;

cvta.to.global.u64 %rd3, %rd1;
cvta.to.global.u64 %rd6, %rd2;

BB1_2:
rem.s32 %r51, %r100, %r31;
add.s32 %r3, %r51, %r37;
div.s32 %r52, %r100, %r31;
rem.s32 %r53, %r52, %r30;
add.s32 %r4, %r53, %r36;
div.s32 %r54, %r52, %r30;
rem.s32 %r55, %r54, %r29;
add.s32 %r5, %r55, %r35;
mul.lo.s32 %r56, %r30, %r29;
mul.lo.s32 %r57, %r56, %r31;
div.s32 %r6, %r100, %r57;
add.s32 %r58, %r34, -1;
mad.lo.s32 %r59, %r58, %r43, 1;
setp.lt.s32	%p2, %r3, %r59;
mov.u32 %r50, 0;
mov.u32 %r111, %r50;
@%p2 bra BB1_4;

sub.s32 %r62, %r3, %r59;
div.s32 %r63, %r62, %r40;
add.s32 %r7, %r63, 1;
mov.u32 %r111, %r7;

BB1_4:
mov.u32 %r103, %r111;
mov.u32 %r8, %r103;
div.s32 %r65, %r3, %r40;
add.s32 %r66, %r65, 1;
min.s32 %r9, %r66, %r46;
add.s32 %r67, %r33, -1;
mad.lo.s32 %r68, %r67, %r42, 1;
setp.lt.s32	%p3, %r4, %r68;
mov.u32 %r110, %r50;
@%p3 bra BB1_6;

sub.s32 %r71, %r4, %r68;
div.s32 %r72, %r71, %r39;
add.s32 %r110, %r72, 1;

BB1_6:
mov.u32 %r11, %r110;
div.s32 %r74, %r4, %r39;
add.s32 %r75, %r74, 1;
min.s32 %r12, %r75, %r45;
add.s32 %r76, %r32, -1;
mad.lo.s32 %r77, %r76, %r41, 1;
setp.lt.s32	%p4, %r5, %r77;
mov.u32 %r109, %r50;
@%p4 bra BB1_8;

sub.s32 %r80, %r5, %r77;
div.s32 %r81, %r80, %r38;
add.s32 %r109, %r81, 1;

BB1_8:
mov.u32 %r108, %r109;
div.s32 %r82, %r5, %r38;
add.s32 %r83, %r82, 1;
min.s32 %r15, %r83, %r44;
mov.f32 %f13, 0f00000000;
setp.ge.s32	%p5, %r108, %r15;
@%p5 bra BB1_21;

mul.lo.s32 %r16, %r6, %r32;
mov.f32 %f13, 0f00000000;

BB1_10:
setp.ge.s32	%p6, %r11, %r12;
@%p6 bra BB1_20;

mul.lo.s32 %r84, %r108, %r38;
sub.s32 %r18, %r5, %r84;
mov.u32 %r107, %r11;

BB1_12:
mov.u32 %r19, %r107;
setp.ge.s32	%p7, %r8, %r9;
@%p7 bra BB1_19;

mul.lo.s32 %r85, %r19, %r39;
sub.s32 %r20, %r4, %r85;
rem.s32 %r21, %r18, %r41;
mov.u32 %r106, %r8;

BB1_14:
mov.u32 %r22, %r106;
mul.lo.s32 %r86, %r22, %r40;
sub.s32 %r23, %r3, %r86;
setp.ne.s32	%p8, %r21, 0;
@%p8 bra BB1_18;

rem.s32 %r87, %r20, %r42;
setp.ne.s32	%p9, %r87, 0;
@%p9 bra BB1_18;

rem.s32 %r88, %r23, %r43;
setp.ne.s32	%p10, %r88, 0;
@%p10 bra BB1_18;

div.s32 %r89, %r18, %r41;
add.s32 %r90, %r89, %r16;
div.s32 %r91, %r20, %r42;
mad.lo.s32 %r92, %r90, %r33, %r91;
div.s32 %r93, %r23, %r43;
mad.lo.s32 %r94, %r92, %r34, %r93;
mad.lo.s32 %r95, %r94, %r44, %r108;
mad.lo.s32 %r96, %r95, %r45, %r19;
mad.lo.s32 %r97, %r96, %r46, %r22;
mul.wide.s32 %rd4, %r97, 2;
add.s64 %rd5, %rd3, %rd4;
ld.global.u16 %rs1, [%rd5];

	{ cvt.f32.f16 %f11, %rs1;}


	add.f32 %f13, %f13, %f11;

BB1_18:
add.s32 %r24, %r22, 1;
setp.lt.s32	%p11, %r24, %r9;
mov.u32 %r106, %r24;
@%p11 bra BB1_14;

BB1_19:
add.s32 %r25, %r19, 1;
setp.lt.s32	%p12, %r25, %r12;
mov.u32 %r107, %r25;
@%p12 bra BB1_12;

BB1_20:
add.s32 %r108, %r108, 1;
setp.lt.s32	%p13, %r108, %r15;
@%p13 bra BB1_10;

BB1_21:

	{ cvt.rn.f16.f32 %rs2, %f13;}


	mul.wide.s32 %rd7, %r100, 2;
add.s64 %rd8, %rd6, %rd7;
st.global.u16 [%rd8], %rs2;
mov.u32 %r99, %nctaid.x;
mad.lo.s32 %r100, %r99, %r48, %r100;
setp.lt.s32	%p14, %r100, %r28;
@%p14 bra BB1_2;

BB1_22:
ret;
}


.visible .entry _Z14vol2col_kernelIfEviPKT_iiiiiiiiiiiiiiiiiiPS0_(
.param .u32 _Z14vol2col_kernelIfEviPKT_iiiiiiiiiiiiiiiiiiPS0__param_0,
.param .u64 _Z14vol2col_kernelIfEviPKT_iiiiiiiiiiiiiiiiiiPS0__param_1,
.param .u32 _Z14vol2col_kernelIfEviPKT_iiiiiiiiiiiiiiiiiiPS0__param_2,
.param .u32 _Z14vol2col_kernelIfEviPKT_iiiiiiiiiiiiiiiiiiPS0__param_3,
.param .u32 _Z14vol2col_kernelIfEviPKT_iiiiiiiiiiiiiiiiiiPS0__param_4,
.param .u32 _Z14vol2col_kernelIfEviPKT_iiiiiiiiiiiiiiiiiiPS0__param_5,
.param .u32 _Z14vol2col_kernelIfEviPKT_iiiiiiiiiiiiiiiiiiPS0__param_6,
.param .u32 _Z14vol2col_kernelIfEviPKT_iiiiiiiiiiiiiiiiiiPS0__param_7,
.param .u32 _Z14vol2col_kernelIfEviPKT_iiiiiiiiiiiiiiiiiiPS0__param_8,
.param .u32 _Z14vol2col_kernelIfEviPKT_iiiiiiiiiiiiiiiiiiPS0__param_9,
.param .u32 _Z14vol2col_kernelIfEviPKT_iiiiiiiiiiiiiiiiiiPS0__param_10,
.param .u32 _Z14vol2col_kernelIfEviPKT_iiiiiiiiiiiiiiiiiiPS0__param_11,
.param .u32 _Z14vol2col_kernelIfEviPKT_iiiiiiiiiiiiiiiiiiPS0__param_12,
.param .u32 _Z14vol2col_kernelIfEviPKT_iiiiiiiiiiiiiiiiiiPS0__param_13,
.param .u32 _Z14vol2col_kernelIfEviPKT_iiiiiiiiiiiiiiiiiiPS0__param_14,
.param .u32 _Z14vol2col_kernelIfEviPKT_iiiiiiiiiiiiiiiiiiPS0__param_15,
.param .u32 _Z14vol2col_kernelIfEviPKT_iiiiiiiiiiiiiiiiiiPS0__param_16,
.param .u32 _Z14vol2col_kernelIfEviPKT_iiiiiiiiiiiiiiiiiiPS0__param_17,
.param .u32 _Z14vol2col_kernelIfEviPKT_iiiiiiiiiiiiiiiiiiPS0__param_18,
.param .u32 _Z14vol2col_kernelIfEviPKT_iiiiiiiiiiiiiiiiiiPS0__param_19,
.param .u64 _Z14vol2col_kernelIfEviPKT_iiiiiiiiiiiiiiiiiiPS0__param_20
)
{
.reg .pred %p<16>;
.reg .f32 %f<5>;
.reg .b32 %r<75>;
.reg .b64 %rd<44>;


ld.param.u32 %r19, [_Z14vol2col_kernelIfEviPKT_iiiiiiiiiiiiiiiiiiPS0__param_0];
ld.param.u64 %rd16, [_Z14vol2col_kernelIfEviPKT_iiiiiiiiiiiiiiiiiiPS0__param_1];
ld.param.u32 %r20, [_Z14vol2col_kernelIfEviPKT_iiiiiiiiiiiiiiiiiiPS0__param_2];
ld.param.u32 %r21, [_Z14vol2col_kernelIfEviPKT_iiiiiiiiiiiiiiiiiiPS0__param_3];
ld.param.u32 %r22, [_Z14vol2col_kernelIfEviPKT_iiiiiiiiiiiiiiiiiiPS0__param_4];
ld.param.u32 %r23, [_Z14vol2col_kernelIfEviPKT_iiiiiiiiiiiiiiiiiiPS0__param_5];
ld.param.u32 %r24, [_Z14vol2col_kernelIfEviPKT_iiiiiiiiiiiiiiiiiiPS0__param_6];
ld.param.u32 %r25, [_Z14vol2col_kernelIfEviPKT_iiiiiiiiiiiiiiiiiiPS0__param_7];
ld.param.u32 %r26, [_Z14vol2col_kernelIfEviPKT_iiiiiiiiiiiiiiiiiiPS0__param_8];
ld.param.u32 %r27, [_Z14vol2col_kernelIfEviPKT_iiiiiiiiiiiiiiiiiiPS0__param_9];
ld.param.u32 %r28, [_Z14vol2col_kernelIfEviPKT_iiiiiiiiiiiiiiiiiiPS0__param_10];
ld.param.u32 %r29, [_Z14vol2col_kernelIfEviPKT_iiiiiiiiiiiiiiiiiiPS0__param_11];
ld.param.u32 %r30, [_Z14vol2col_kernelIfEviPKT_iiiiiiiiiiiiiiiiiiPS0__param_12];
ld.param.u32 %r31, [_Z14vol2col_kernelIfEviPKT_iiiiiiiiiiiiiiiiiiPS0__param_13];
ld.param.u32 %r32, [_Z14vol2col_kernelIfEviPKT_iiiiiiiiiiiiiiiiiiPS0__param_14];
ld.param.u32 %r33, [_Z14vol2col_kernelIfEviPKT_iiiiiiiiiiiiiiiiiiPS0__param_15];
ld.param.u32 %r34, [_Z14vol2col_kernelIfEviPKT_iiiiiiiiiiiiiiiiiiPS0__param_16];
ld.param.u32 %r35, [_Z14vol2col_kernelIfEviPKT_iiiiiiiiiiiiiiiiiiPS0__param_17];
ld.param.u32 %r36, [_Z14vol2col_kernelIfEviPKT_iiiiiiiiiiiiiiiiiiPS0__param_18];
ld.param.u32 %r37, [_Z14vol2col_kernelIfEviPKT_iiiiiiiiiiiiiiiiiiPS0__param_19];
ld.param.u64 %rd17, [_Z14vol2col_kernelIfEviPKT_iiiiiiiiiiiiiiiiiiPS0__param_20];
mov.u32 %r38, %ctaid.x;
mov.u32 %r39, %ntid.x;
mov.u32 %r40, %tid.x;
mad.lo.s32 %r71, %r39, %r38, %r40;
setp.ge.s32	%p1, %r71, %r19;
@%p1 bra BB2_13;

cvta.to.global.u64 %rd43, %rd16;
cvta.to.global.u64 %rd36, %rd17;
mul.lo.s32 %r41, %r36, %r35;
mul.lo.s32 %r42, %r41, %r37;
cvt.s64.s32	%rd3, %r42;
shl.b64 %rd23, %rd3, 2;

BB2_2:
mov.u64 %rd4, %rd36;
mov.u32 %r2, %r71;
div.s32 %r44, %r2, %r37;
rem.s32 %r45, %r44, %r36;
div.s32 %r3, %r44, %r36;
rem.s32 %r46, %r3, %r35;
div.s32 %r47, %r3, %r35;
mul.lo.s32 %r48, %r46, %r29;
sub.s32 %r4, %r48, %r26;
mul.lo.s32 %r49, %r45, %r30;
sub.s32 %r5, %r49, %r27;
rem.s32 %r50, %r2, %r37;
mul.lo.s32 %r51, %r50, %r31;
sub.s32 %r6, %r51, %r28;
mul.lo.s32 %r52, %r24, %r23;
mul.lo.s32 %r53, %r52, %r25;
mul.lo.s32 %r54, %r53, %r35;
mad.lo.s32 %r55, %r54, %r47, %r46;
mad.lo.s32 %r56, %r55, %r36, %r45;
mad.lo.s32 %r57, %r56, %r37, %r50;
mul.wide.s32 %rd18, %r57, 4;
add.s64 %rd42, %rd4, %rd18;
mad.lo.s32 %r58, %r47, %r20, %r4;
mad.lo.s32 %r59, %r58, %r21, %r5;
mad.lo.s32 %r60, %r59, %r22, %r6;
cvt.s64.s32	%rd7, %r60;
mov.u32 %r72, 0;
setp.lt.s32	%p2, %r23, 1;
mov.u64 %rd37, %rd42;
@%p2 bra BB2_12;

BB2_3:
mov.u64 %rd32, %rd42;
mov.u64 %rd41, %rd32;
setp.lt.s32	%p3, %r24, 1;
@%p3 bra BB2_11;

mad.lo.s32 %r8, %r72, %r32, %r4;
mov.u32 %r73, 0;
mov.u64 %rd40, %rd41;

BB2_5:
mov.u64 %rd28, %rd40;
mov.u64 %rd39, %rd28;
setp.lt.s32	%p4, %r25, 1;
@%p4 bra BB2_10;

mul.lo.s32 %r63, %r73, %r33;
add.s32 %r10, %r63, %r5;
or.b32 %r11, %r10, %r8;
mul.lo.s32 %r64, %r72, %r32;
mad.lo.s32 %r65, %r64, %r21, %r63;
mul.lo.s32 %r12, %r65, %r22;
mov.u32 %r74, 0;
mov.u64 %rd38, %rd39;

BB2_7:
mul.lo.s32 %r14, %r74, %r34;
add.s32 %r66, %r14, %r6;
or.b32 %r67, %r11, %r66;
setp.gt.s32	%p5, %r67, -1;
setp.lt.s32	%p6, %r8, %r20;
and.pred %p7, %p5, %p6;
setp.lt.s32	%p8, %r10, %r21;
and.pred %p9, %p7, %p8;
setp.lt.s32	%p10, %r66, %r22;
and.pred %p11, %p9, %p10;
mov.f32 %f4, 0f00000000;
@!%p11 bra BB2_9;
bra.uni BB2_8;

BB2_8:
add.s32 %r68, %r14, %r12;
cvt.s64.s32	%rd19, %r68;
add.s64 %rd20, %rd19, %rd7;
shl.b64 %rd21, %rd20, 2;
add.s64 %rd22, %rd43, %rd21;
ld.global.f32 %f4, [%rd22];

BB2_9:
st.global.f32 [%rd38], %f4;
add.s64 %rd38, %rd38, %rd23;
add.s32 %r74, %r74, 1;
setp.lt.s32	%p12, %r74, %r25;
mov.u64 %rd39, %rd38;
@%p12 bra BB2_7;

BB2_10:
mov.u64 %rd40, %rd39;
add.s32 %r73, %r73, 1;
setp.lt.s32	%p13, %r73, %r24;
mov.u64 %rd41, %rd40;
@%p13 bra BB2_5;

BB2_11:
mov.u64 %rd42, %rd41;
add.s32 %r72, %r72, 1;
setp.lt.s32	%p14, %r72, %r23;
mov.u64 %rd37, %rd42;
@%p14 bra BB2_3;

BB2_12:
mov.u64 %rd36, %rd37;
shl.b64 %rd24, %rd7, 2;
add.s64 %rd43, %rd43, %rd24;
mov.u32 %r70, %nctaid.x;
mad.lo.s32 %r71, %r70, %r39, %r3;
setp.lt.s32	%p15, %r71, %r19;
@%p15 bra BB2_2;

BB2_13:
ret;
}


.visible .entry _Z13vol2im_kernelIffEviPKT_iiiiiiiiiiiiiiiiiiiPS0_(
.param .u32 _Z13vol2im_kernelIffEviPKT_iiiiiiiiiiiiiiiiiiiPS0__param_0,
.param .u64 _Z13vol2im_kernelIffEviPKT_iiiiiiiiiiiiiiiiiiiPS0__param_1,
.param .u32 _Z13vol2im_kernelIffEviPKT_iiiiiiiiiiiiiiiiiiiPS0__param_2,
.param .u32 _Z13vol2im_kernelIffEviPKT_iiiiiiiiiiiiiiiiiiiPS0__param_3,
.param .u32 _Z13vol2im_kernelIffEviPKT_iiiiiiiiiiiiiiiiiiiPS0__param_4,
.param .u32 _Z13vol2im_kernelIffEviPKT_iiiiiiiiiiiiiiiiiiiPS0__param_5,
.param .u32 _Z13vol2im_kernelIffEviPKT_iiiiiiiiiiiiiiiiiiiPS0__param_6,
.param .u32 _Z13vol2im_kernelIffEviPKT_iiiiiiiiiiiiiiiiiiiPS0__param_7,
.param .u32 _Z13vol2im_kernelIffEviPKT_iiiiiiiiiiiiiiiiiiiPS0__param_8,
.param .u32 _Z13vol2im_kernelIffEviPKT_iiiiiiiiiiiiiiiiiiiPS0__param_9,
.param .u32 _Z13vol2im_kernelIffEviPKT_iiiiiiiiiiiiiiiiiiiPS0__param_10,
.param .u32 _Z13vol2im_kernelIffEviPKT_iiiiiiiiiiiiiiiiiiiPS0__param_11,
.param .u32 _Z13vol2im_kernelIffEviPKT_iiiiiiiiiiiiiiiiiiiPS0__param_12,
.param .u32 _Z13vol2im_kernelIffEviPKT_iiiiiiiiiiiiiiiiiiiPS0__param_13,
.param .u32 _Z13vol2im_kernelIffEviPKT_iiiiiiiiiiiiiiiiiiiPS0__param_14,
.param .u32 _Z13vol2im_kernelIffEviPKT_iiiiiiiiiiiiiiiiiiiPS0__param_15,
.param .u32 _Z13vol2im_kernelIffEviPKT_iiiiiiiiiiiiiiiiiiiPS0__param_16,
.param .u32 _Z13vol2im_kernelIffEviPKT_iiiiiiiiiiiiiiiiiiiPS0__param_17,
.param .u32 _Z13vol2im_kernelIffEviPKT_iiiiiiiiiiiiiiiiiiiPS0__param_18,
.param .u32 _Z13vol2im_kernelIffEviPKT_iiiiiiiiiiiiiiiiiiiPS0__param_19,
.param .u32 _Z13vol2im_kernelIffEviPKT_iiiiiiiiiiiiiiiiiiiPS0__param_20,
.param .u64 _Z13vol2im_kernelIffEviPKT_iiiiiiiiiiiiiiiiiiiPS0__param_21
)
{
.reg .pred %p<15>;
.reg .f32 %f<13>;
.reg .b32 %r<112>;
.reg .b64 %rd<9>;


ld.param.u32 %r28, [_Z13vol2im_kernelIffEviPKT_iiiiiiiiiiiiiiiiiiiPS0__param_0];
ld.param.u64 %rd1, [_Z13vol2im_kernelIffEviPKT_iiiiiiiiiiiiiiiiiiiPS0__param_1];
ld.param.u32 %r29, [_Z13vol2im_kernelIffEviPKT_iiiiiiiiiiiiiiiiiiiPS0__param_2];
ld.param.u32 %r30, [_Z13vol2im_kernelIffEviPKT_iiiiiiiiiiiiiiiiiiiPS0__param_3];
ld.param.u32 %r31, [_Z13vol2im_kernelIffEviPKT_iiiiiiiiiiiiiiiiiiiPS0__param_4];
ld.param.u32 %r32, [_Z13vol2im_kernelIffEviPKT_iiiiiiiiiiiiiiiiiiiPS0__param_6];
ld.param.u32 %r33, [_Z13vol2im_kernelIffEviPKT_iiiiiiiiiiiiiiiiiiiPS0__param_7];
ld.param.u32 %r34, [_Z13vol2im_kernelIffEviPKT_iiiiiiiiiiiiiiiiiiiPS0__param_8];
ld.param.u32 %r35, [_Z13vol2im_kernelIffEviPKT_iiiiiiiiiiiiiiiiiiiPS0__param_9];
ld.param.u32 %r36, [_Z13vol2im_kernelIffEviPKT_iiiiiiiiiiiiiiiiiiiPS0__param_10];
ld.param.u32 %r37, [_Z13vol2im_kernelIffEviPKT_iiiiiiiiiiiiiiiiiiiPS0__param_11];
ld.param.u32 %r38, [_Z13vol2im_kernelIffEviPKT_iiiiiiiiiiiiiiiiiiiPS0__param_12];
ld.param.u32 %r39, [_Z13vol2im_kernelIffEviPKT_iiiiiiiiiiiiiiiiiiiPS0__param_13];
ld.param.u32 %r40, [_Z13vol2im_kernelIffEviPKT_iiiiiiiiiiiiiiiiiiiPS0__param_14];
ld.param.u32 %r41, [_Z13vol2im_kernelIffEviPKT_iiiiiiiiiiiiiiiiiiiPS0__param_15];
ld.param.u32 %r42, [_Z13vol2im_kernelIffEviPKT_iiiiiiiiiiiiiiiiiiiPS0__param_16];
ld.param.u32 %r43, [_Z13vol2im_kernelIffEviPKT_iiiiiiiiiiiiiiiiiiiPS0__param_17];
ld.param.u32 %r44, [_Z13vol2im_kernelIffEviPKT_iiiiiiiiiiiiiiiiiiiPS0__param_18];
ld.param.u32 %r45, [_Z13vol2im_kernelIffEviPKT_iiiiiiiiiiiiiiiiiiiPS0__param_19];
ld.param.u32 %r46, [_Z13vol2im_kernelIffEviPKT_iiiiiiiiiiiiiiiiiiiPS0__param_20];
ld.param.u64 %rd2, [_Z13vol2im_kernelIffEviPKT_iiiiiiiiiiiiiiiiiiiPS0__param_21];
mov.u32 %r47, %ctaid.x;
mov.u32 %r48, %ntid.x;
mov.u32 %r49, %tid.x;
mad.lo.s32 %r100, %r48, %r47, %r49;
setp.ge.s32	%p1, %r100, %r28;
@%p1 bra BB3_22;

cvta.to.global.u64 %rd3, %rd1;
cvta.to.global.u64 %rd6, %rd2;

BB3_2:
rem.s32 %r51, %r100, %r31;
add.s32 %r3, %r51, %r37;
div.s32 %r52, %r100, %r31;
rem.s32 %r53, %r52, %r30;
add.s32 %r4, %r53, %r36;
div.s32 %r54, %r52, %r30;
rem.s32 %r55, %r54, %r29;
add.s32 %r5, %r55, %r35;
mul.lo.s32 %r56, %r30, %r29;
mul.lo.s32 %r57, %r56, %r31;
div.s32 %r6, %r100, %r57;
add.s32 %r58, %r34, -1;
mad.lo.s32 %r59, %r58, %r43, 1;
setp.lt.s32	%p2, %r3, %r59;
mov.u32 %r50, 0;
mov.u32 %r111, %r50;
@%p2 bra BB3_4;

sub.s32 %r62, %r3, %r59;
div.s32 %r63, %r62, %r40;
add.s32 %r7, %r63, 1;
mov.u32 %r111, %r7;

BB3_4:
mov.u32 %r103, %r111;
mov.u32 %r8, %r103;
div.s32 %r65, %r3, %r40;
add.s32 %r66, %r65, 1;
min.s32 %r9, %r66, %r46;
add.s32 %r67, %r33, -1;
mad.lo.s32 %r68, %r67, %r42, 1;
setp.lt.s32	%p3, %r4, %r68;
mov.u32 %r110, %r50;
@%p3 bra BB3_6;

sub.s32 %r71, %r4, %r68;
div.s32 %r72, %r71, %r39;
add.s32 %r110, %r72, 1;

BB3_6:
mov.u32 %r11, %r110;
div.s32 %r74, %r4, %r39;
add.s32 %r75, %r74, 1;
min.s32 %r12, %r75, %r45;
add.s32 %r76, %r32, -1;
mad.lo.s32 %r77, %r76, %r41, 1;
setp.lt.s32	%p4, %r5, %r77;
mov.u32 %r109, %r50;
@%p4 bra BB3_8;

sub.s32 %r80, %r5, %r77;
div.s32 %r81, %r80, %r38;
add.s32 %r109, %r81, 1;

BB3_8:
mov.u32 %r108, %r109;
div.s32 %r82, %r5, %r38;
add.s32 %r83, %r82, 1;
min.s32 %r15, %r83, %r44;
mov.f32 %f12, 0f00000000;
setp.ge.s32	%p5, %r108, %r15;
@%p5 bra BB3_21;

mul.lo.s32 %r16, %r6, %r32;
mov.f32 %f12, 0f00000000;

BB3_10:
setp.ge.s32	%p6, %r11, %r12;
@%p6 bra BB3_20;

mul.lo.s32 %r84, %r108, %r38;
sub.s32 %r18, %r5, %r84;
mov.u32 %r107, %r11;

BB3_12:
mov.u32 %r19, %r107;
setp.ge.s32	%p7, %r8, %r9;
@%p7 bra BB3_19;

mul.lo.s32 %r85, %r19, %r39;
sub.s32 %r20, %r4, %r85;
rem.s32 %r21, %r18, %r41;
mov.u32 %r106, %r8;

BB3_14:
mov.u32 %r22, %r106;
mul.lo.s32 %r86, %r22, %r40;
sub.s32 %r23, %r3, %r86;
setp.ne.s32	%p8, %r21, 0;
@%p8 bra BB3_18;

rem.s32 %r87, %r20, %r42;
setp.ne.s32	%p9, %r87, 0;
@%p9 bra BB3_18;

rem.s32 %r88, %r23, %r43;
setp.ne.s32	%p10, %r88, 0;
@%p10 bra BB3_18;

div.s32 %r89, %r18, %r41;
add.s32 %r90, %r89, %r16;
div.s32 %r91, %r20, %r42;
mad.lo.s32 %r92, %r90, %r33, %r91;
div.s32 %r93, %r23, %r43;
mad.lo.s32 %r94, %r92, %r34, %r93;
mad.lo.s32 %r95, %r94, %r44, %r108;
mad.lo.s32 %r96, %r95, %r45, %r19;
mad.lo.s32 %r97, %r96, %r46, %r22;
mul.wide.s32 %rd4, %r97, 4;
add.s64 %rd5, %rd3, %rd4;
ld.global.f32 %f11, [%rd5];
add.f32 %f12, %f12, %f11;

BB3_18:
add.s32 %r24, %r22, 1;
setp.lt.s32	%p11, %r24, %r9;
mov.u32 %r106, %r24;
@%p11 bra BB3_14;

BB3_19:
add.s32 %r25, %r19, 1;
setp.lt.s32	%p12, %r25, %r12;
mov.u32 %r107, %r25;
@%p12 bra BB3_12;

BB3_20:
add.s32 %r108, %r108, 1;
setp.lt.s32	%p13, %r108, %r15;
@%p13 bra BB3_10;

BB3_21:
mul.wide.s32 %rd7, %r100, 4;
add.s64 %rd8, %rd6, %rd7;
st.global.f32 [%rd8], %f12;
mov.u32 %r99, %nctaid.x;
mad.lo.s32 %r100, %r99, %r48, %r100;
setp.lt.s32	%p14, %r100, %r28;
@%p14 bra BB3_2;

BB3_22:
ret;
}


.visible .entry _Z14vol2col_kernelIdEviPKT_iiiiiiiiiiiiiiiiiiPS0_(
.param .u32 _Z14vol2col_kernelIdEviPKT_iiiiiiiiiiiiiiiiiiPS0__param_0,
.param .u64 _Z14vol2col_kernelIdEviPKT_iiiiiiiiiiiiiiiiiiPS0__param_1,
.param .u32 _Z14vol2col_kernelIdEviPKT_iiiiiiiiiiiiiiiiiiPS0__param_2,
.param .u32 _Z14vol2col_kernelIdEviPKT_iiiiiiiiiiiiiiiiiiPS0__param_3,
.param .u32 _Z14vol2col_kernelIdEviPKT_iiiiiiiiiiiiiiiiiiPS0__param_4,
.param .u32 _Z14vol2col_kernelIdEviPKT_iiiiiiiiiiiiiiiiiiPS0__param_5,
.param .u32 _Z14vol2col_kernelIdEviPKT_iiiiiiiiiiiiiiiiiiPS0__param_6,
.param .u32 _Z14vol2col_kernelIdEviPKT_iiiiiiiiiiiiiiiiiiPS0__param_7,
.param .u32 _Z14vol2col_kernelIdEviPKT_iiiiiiiiiiiiiiiiiiPS0__param_8,
.param .u32 _Z14vol2col_kernelIdEviPKT_iiiiiiiiiiiiiiiiiiPS0__param_9,
.param .u32 _Z14vol2col_kernelIdEviPKT_iiiiiiiiiiiiiiiiiiPS0__param_10,
.param .u32 _Z14vol2col_kernelIdEviPKT_iiiiiiiiiiiiiiiiiiPS0__param_11,
.param .u32 _Z14vol2col_kernelIdEviPKT_iiiiiiiiiiiiiiiiiiPS0__param_12,
.param .u32 _Z14vol2col_kernelIdEviPKT_iiiiiiiiiiiiiiiiiiPS0__param_13,
.param .u32 _Z14vol2col_kernelIdEviPKT_iiiiiiiiiiiiiiiiiiPS0__param_14,
.param .u32 _Z14vol2col_kernelIdEviPKT_iiiiiiiiiiiiiiiiiiPS0__param_15,
.param .u32 _Z14vol2col_kernelIdEviPKT_iiiiiiiiiiiiiiiiiiPS0__param_16,
.param .u32 _Z14vol2col_kernelIdEviPKT_iiiiiiiiiiiiiiiiiiPS0__param_17,
.param .u32 _Z14vol2col_kernelIdEviPKT_iiiiiiiiiiiiiiiiiiPS0__param_18,
.param .u32 _Z14vol2col_kernelIdEviPKT_iiiiiiiiiiiiiiiiiiPS0__param_19,
.param .u64 _Z14vol2col_kernelIdEviPKT_iiiiiiiiiiiiiiiiiiPS0__param_20
)
{
.reg .pred %p<16>;
.reg .b32 %r<75>;
.reg .f64 %fd<5>;
.reg .b64 %rd<44>;


ld.param.u32 %r19, [_Z14vol2col_kernelIdEviPKT_iiiiiiiiiiiiiiiiiiPS0__param_0];
ld.param.u64 %rd16, [_Z14vol2col_kernelIdEviPKT_iiiiiiiiiiiiiiiiiiPS0__param_1];
ld.param.u32 %r20, [_Z14vol2col_kernelIdEviPKT_iiiiiiiiiiiiiiiiiiPS0__param_2];
ld.param.u32 %r21, [_Z14vol2col_kernelIdEviPKT_iiiiiiiiiiiiiiiiiiPS0__param_3];
ld.param.u32 %r22, [_Z14vol2col_kernelIdEviPKT_iiiiiiiiiiiiiiiiiiPS0__param_4];
ld.param.u32 %r23, [_Z14vol2col_kernelIdEviPKT_iiiiiiiiiiiiiiiiiiPS0__param_5];
ld.param.u32 %r24, [_Z14vol2col_kernelIdEviPKT_iiiiiiiiiiiiiiiiiiPS0__param_6];
ld.param.u32 %r25, [_Z14vol2col_kernelIdEviPKT_iiiiiiiiiiiiiiiiiiPS0__param_7];
ld.param.u32 %r26, [_Z14vol2col_kernelIdEviPKT_iiiiiiiiiiiiiiiiiiPS0__param_8];
ld.param.u32 %r27, [_Z14vol2col_kernelIdEviPKT_iiiiiiiiiiiiiiiiiiPS0__param_9];
ld.param.u32 %r28, [_Z14vol2col_kernelIdEviPKT_iiiiiiiiiiiiiiiiiiPS0__param_10];
ld.param.u32 %r29, [_Z14vol2col_kernelIdEviPKT_iiiiiiiiiiiiiiiiiiPS0__param_11];
ld.param.u32 %r30, [_Z14vol2col_kernelIdEviPKT_iiiiiiiiiiiiiiiiiiPS0__param_12];
ld.param.u32 %r31, [_Z14vol2col_kernelIdEviPKT_iiiiiiiiiiiiiiiiiiPS0__param_13];
ld.param.u32 %r32, [_Z14vol2col_kernelIdEviPKT_iiiiiiiiiiiiiiiiiiPS0__param_14];
ld.param.u32 %r33, [_Z14vol2col_kernelIdEviPKT_iiiiiiiiiiiiiiiiiiPS0__param_15];
ld.param.u32 %r34, [_Z14vol2col_kernelIdEviPKT_iiiiiiiiiiiiiiiiiiPS0__param_16];
ld.param.u32 %r35, [_Z14vol2col_kernelIdEviPKT_iiiiiiiiiiiiiiiiiiPS0__param_17];
ld.param.u32 %r36, [_Z14vol2col_kernelIdEviPKT_iiiiiiiiiiiiiiiiiiPS0__param_18];
ld.param.u32 %r37, [_Z14vol2col_kernelIdEviPKT_iiiiiiiiiiiiiiiiiiPS0__param_19];
ld.param.u64 %rd17, [_Z14vol2col_kernelIdEviPKT_iiiiiiiiiiiiiiiiiiPS0__param_20];
mov.u32 %r38, %ctaid.x;
mov.u32 %r39, %ntid.x;
mov.u32 %r40, %tid.x;
mad.lo.s32 %r71, %r39, %r38, %r40;
setp.ge.s32	%p1, %r71, %r19;
@%p1 bra BB4_13;

cvta.to.global.u64 %rd43, %rd16;
cvta.to.global.u64 %rd36, %rd17;
mul.lo.s32 %r41, %r36, %r35;
mul.lo.s32 %r42, %r41, %r37;
cvt.s64.s32	%rd3, %r42;
shl.b64 %rd23, %rd3, 3;

BB4_2:
mov.u64 %rd4, %rd36;
mov.u32 %r2, %r71;
div.s32 %r44, %r2, %r37;
rem.s32 %r45, %r44, %r36;
div.s32 %r3, %r44, %r36;
rem.s32 %r46, %r3, %r35;
div.s32 %r47, %r3, %r35;
mul.lo.s32 %r48, %r46, %r29;
sub.s32 %r4, %r48, %r26;
mul.lo.s32 %r49, %r45, %r30;
sub.s32 %r5, %r49, %r27;
rem.s32 %r50, %r2, %r37;
mul.lo.s32 %r51, %r50, %r31;
sub.s32 %r6, %r51, %r28;
mul.lo.s32 %r52, %r24, %r23;
mul.lo.s32 %r53, %r52, %r25;
mul.lo.s32 %r54, %r53, %r35;
mad.lo.s32 %r55, %r54, %r47, %r46;
mad.lo.s32 %r56, %r55, %r36, %r45;
mad.lo.s32 %r57, %r56, %r37, %r50;
mul.wide.s32 %rd18, %r57, 8;
add.s64 %rd42, %rd4, %rd18;
mad.lo.s32 %r58, %r47, %r20, %r4;
mad.lo.s32 %r59, %r58, %r21, %r5;
mad.lo.s32 %r60, %r59, %r22, %r6;
cvt.s64.s32	%rd7, %r60;
mov.u32 %r72, 0;
setp.lt.s32	%p2, %r23, 1;
mov.u64 %rd37, %rd42;
@%p2 bra BB4_12;

BB4_3:
mov.u64 %rd32, %rd42;
mov.u64 %rd41, %rd32;
setp.lt.s32	%p3, %r24, 1;
@%p3 bra BB4_11;

mad.lo.s32 %r8, %r72, %r32, %r4;
mov.u32 %r73, 0;
mov.u64 %rd40, %rd41;

BB4_5:
mov.u64 %rd28, %rd40;
mov.u64 %rd39, %rd28;
setp.lt.s32	%p4, %r25, 1;
@%p4 bra BB4_10;

mul.lo.s32 %r63, %r73, %r33;
add.s32 %r10, %r63, %r5;
or.b32 %r11, %r10, %r8;
mul.lo.s32 %r64, %r72, %r32;
mad.lo.s32 %r65, %r64, %r21, %r63;
mul.lo.s32 %r12, %r65, %r22;
mov.u32 %r74, 0;
mov.u64 %rd38, %rd39;

BB4_7:
mul.lo.s32 %r14, %r74, %r34;
add.s32 %r66, %r14, %r6;
or.b32 %r67, %r11, %r66;
setp.gt.s32	%p5, %r67, -1;
setp.lt.s32	%p6, %r8, %r20;
and.pred %p7, %p5, %p6;
setp.lt.s32	%p8, %r10, %r21;
and.pred %p9, %p7, %p8;
setp.lt.s32	%p10, %r66, %r22;
and.pred %p11, %p9, %p10;
mov.f64 %fd4, 0d0000000000000000;
@!%p11 bra BB4_9;
bra.uni BB4_8;

BB4_8:
add.s32 %r68, %r14, %r12;
cvt.s64.s32	%rd19, %r68;
add.s64 %rd20, %rd19, %rd7;
shl.b64 %rd21, %rd20, 3;
add.s64 %rd22, %rd43, %rd21;
ld.global.f64 %fd4, [%rd22];

BB4_9:
st.global.f64 [%rd38], %fd4;
add.s64 %rd38, %rd38, %rd23;
add.s32 %r74, %r74, 1;
setp.lt.s32	%p12, %r74, %r25;
mov.u64 %rd39, %rd38;
@%p12 bra BB4_7;

BB4_10:
mov.u64 %rd40, %rd39;
add.s32 %r73, %r73, 1;
setp.lt.s32	%p13, %r73, %r24;
mov.u64 %rd41, %rd40;
@%p13 bra BB4_5;

BB4_11:
mov.u64 %rd42, %rd41;
add.s32 %r72, %r72, 1;
setp.lt.s32	%p14, %r72, %r23;
mov.u64 %rd37, %rd42;
@%p14 bra BB4_3;

BB4_12:
mov.u64 %rd36, %rd37;
shl.b64 %rd24, %rd7, 3;
add.s64 %rd43, %rd43, %rd24;
mov.u32 %r70, %nctaid.x;
mad.lo.s32 %r71, %r70, %r39, %r3;
setp.lt.s32	%p15, %r71, %r19;
@%p15 bra BB4_2;

BB4_13:
ret;
}


.visible .entry _Z13vol2im_kernelIddEviPKT_iiiiiiiiiiiiiiiiiiiPS0_(
.param .u32 _Z13vol2im_kernelIddEviPKT_iiiiiiiiiiiiiiiiiiiPS0__param_0,
.param .u64 _Z13vol2im_kernelIddEviPKT_iiiiiiiiiiiiiiiiiiiPS0__param_1,
.param .u32 _Z13vol2im_kernelIddEviPKT_iiiiiiiiiiiiiiiiiiiPS0__param_2,
.param .u32 _Z13vol2im_kernelIddEviPKT_iiiiiiiiiiiiiiiiiiiPS0__param_3,
.param .u32 _Z13vol2im_kernelIddEviPKT_iiiiiiiiiiiiiiiiiiiPS0__param_4,
.param .u32 _Z13vol2im_kernelIddEviPKT_iiiiiiiiiiiiiiiiiiiPS0__param_5,
.param .u32 _Z13vol2im_kernelIddEviPKT_iiiiiiiiiiiiiiiiiiiPS0__param_6,
.param .u32 _Z13vol2im_kernelIddEviPKT_iiiiiiiiiiiiiiiiiiiPS0__param_7,
.param .u32 _Z13vol2im_kernelIddEviPKT_iiiiiiiiiiiiiiiiiiiPS0__param_8,
.param .u32 _Z13vol2im_kernelIddEviPKT_iiiiiiiiiiiiiiiiiiiPS0__param_9,
.param .u32 _Z13vol2im_kernelIddEviPKT_iiiiiiiiiiiiiiiiiiiPS0__param_10,
.param .u32 _Z13vol2im_kernelIddEviPKT_iiiiiiiiiiiiiiiiiiiPS0__param_11,
.param .u32 _Z13vol2im_kernelIddEviPKT_iiiiiiiiiiiiiiiiiiiPS0__param_12,
.param .u32 _Z13vol2im_kernelIddEviPKT_iiiiiiiiiiiiiiiiiiiPS0__param_13,
.param .u32 _Z13vol2im_kernelIddEviPKT_iiiiiiiiiiiiiiiiiiiPS0__param_14,
.param .u32 _Z13vol2im_kernelIddEviPKT_iiiiiiiiiiiiiiiiiiiPS0__param_15,
.param .u32 _Z13vol2im_kernelIddEviPKT_iiiiiiiiiiiiiiiiiiiPS0__param_16,
.param .u32 _Z13vol2im_kernelIddEviPKT_iiiiiiiiiiiiiiiiiiiPS0__param_17,
.param .u32 _Z13vol2im_kernelIddEviPKT_iiiiiiiiiiiiiiiiiiiPS0__param_18,
.param .u32 _Z13vol2im_kernelIddEviPKT_iiiiiiiiiiiiiiiiiiiPS0__param_19,
.param .u32 _Z13vol2im_kernelIddEviPKT_iiiiiiiiiiiiiiiiiiiPS0__param_20,
.param .u64 _Z13vol2im_kernelIddEviPKT_iiiiiiiiiiiiiiiiiiiPS0__param_21
)
{
.reg .pred %p<15>;
.reg .b32 %r<112>;
.reg .f64 %fd<13>;
.reg .b64 %rd<9>;


ld.param.u32 %r28, [_Z13vol2im_kernelIddEviPKT_iiiiiiiiiiiiiiiiiiiPS0__param_0];
ld.param.u64 %rd1, [_Z13vol2im_kernelIddEviPKT_iiiiiiiiiiiiiiiiiiiPS0__param_1];
ld.param.u32 %r29, [_Z13vol2im_kernelIddEviPKT_iiiiiiiiiiiiiiiiiiiPS0__param_2];
ld.param.u32 %r30, [_Z13vol2im_kernelIddEviPKT_iiiiiiiiiiiiiiiiiiiPS0__param_3];
ld.param.u32 %r31, [_Z13vol2im_kernelIddEviPKT_iiiiiiiiiiiiiiiiiiiPS0__param_4];
ld.param.u32 %r32, [_Z13vol2im_kernelIddEviPKT_iiiiiiiiiiiiiiiiiiiPS0__param_6];
ld.param.u32 %r33, [_Z13vol2im_kernelIddEviPKT_iiiiiiiiiiiiiiiiiiiPS0__param_7];
ld.param.u32 %r34, [_Z13vol2im_kernelIddEviPKT_iiiiiiiiiiiiiiiiiiiPS0__param_8];
ld.param.u32 %r35, [_Z13vol2im_kernelIddEviPKT_iiiiiiiiiiiiiiiiiiiPS0__param_9];
ld.param.u32 %r36, [_Z13vol2im_kernelIddEviPKT_iiiiiiiiiiiiiiiiiiiPS0__param_10];
ld.param.u32 %r37, [_Z13vol2im_kernelIddEviPKT_iiiiiiiiiiiiiiiiiiiPS0__param_11];
ld.param.u32 %r38, [_Z13vol2im_kernelIddEviPKT_iiiiiiiiiiiiiiiiiiiPS0__param_12];
ld.param.u32 %r39, [_Z13vol2im_kernelIddEviPKT_iiiiiiiiiiiiiiiiiiiPS0__param_13];
ld.param.u32 %r40, [_Z13vol2im_kernelIddEviPKT_iiiiiiiiiiiiiiiiiiiPS0__param_14];
ld.param.u32 %r41, [_Z13vol2im_kernelIddEviPKT_iiiiiiiiiiiiiiiiiiiPS0__param_15];
ld.param.u32 %r42, [_Z13vol2im_kernelIddEviPKT_iiiiiiiiiiiiiiiiiiiPS0__param_16];
ld.param.u32 %r43, [_Z13vol2im_kernelIddEviPKT_iiiiiiiiiiiiiiiiiiiPS0__param_17];
ld.param.u32 %r44, [_Z13vol2im_kernelIddEviPKT_iiiiiiiiiiiiiiiiiiiPS0__param_18];
ld.param.u32 %r45, [_Z13vol2im_kernelIddEviPKT_iiiiiiiiiiiiiiiiiiiPS0__param_19];
ld.param.u32 %r46, [_Z13vol2im_kernelIddEviPKT_iiiiiiiiiiiiiiiiiiiPS0__param_20];
ld.param.u64 %rd2, [_Z13vol2im_kernelIddEviPKT_iiiiiiiiiiiiiiiiiiiPS0__param_21];
mov.u32 %r47, %ctaid.x;
mov.u32 %r48, %ntid.x;
mov.u32 %r49, %tid.x;
mad.lo.s32 %r100, %r48, %r47, %r49;
setp.ge.s32	%p1, %r100, %r28;
@%p1 bra BB5_22;

cvta.to.global.u64 %rd3, %rd1;
cvta.to.global.u64 %rd6, %rd2;

BB5_2:
rem.s32 %r51, %r100, %r31;
add.s32 %r3, %r51, %r37;
div.s32 %r52, %r100, %r31;
rem.s32 %r53, %r52, %r30;
add.s32 %r4, %r53, %r36;
div.s32 %r54, %r52, %r30;
rem.s32 %r55, %r54, %r29;
add.s32 %r5, %r55, %r35;
mul.lo.s32 %r56, %r30, %r29;
mul.lo.s32 %r57, %r56, %r31;
div.s32 %r6, %r100, %r57;
add.s32 %r58, %r34, -1;
mad.lo.s32 %r59, %r58, %r43, 1;
setp.lt.s32	%p2, %r3, %r59;
mov.u32 %r50, 0;
mov.u32 %r111, %r50;
@%p2 bra BB5_4;

sub.s32 %r62, %r3, %r59;
div.s32 %r63, %r62, %r40;
add.s32 %r7, %r63, 1;
mov.u32 %r111, %r7;

BB5_4:
mov.u32 %r103, %r111;
mov.u32 %r8, %r103;
div.s32 %r65, %r3, %r40;
add.s32 %r66, %r65, 1;
min.s32 %r9, %r66, %r46;
add.s32 %r67, %r33, -1;
mad.lo.s32 %r68, %r67, %r42, 1;
setp.lt.s32	%p3, %r4, %r68;
mov.u32 %r110, %r50;
@%p3 bra BB5_6;

sub.s32 %r71, %r4, %r68;
div.s32 %r72, %r71, %r39;
add.s32 %r110, %r72, 1;

BB5_6:
mov.u32 %r11, %r110;
div.s32 %r74, %r4, %r39;
add.s32 %r75, %r74, 1;
min.s32 %r12, %r75, %r45;
add.s32 %r76, %r32, -1;
mad.lo.s32 %r77, %r76, %r41, 1;
setp.lt.s32	%p4, %r5, %r77;
mov.u32 %r109, %r50;
@%p4 bra BB5_8;

sub.s32 %r80, %r5, %r77;
div.s32 %r81, %r80, %r38;
add.s32 %r109, %r81, 1;

BB5_8:
mov.u32 %r108, %r109;
div.s32 %r82, %r5, %r38;
add.s32 %r83, %r82, 1;
min.s32 %r15, %r83, %r44;
mov.f64 %fd12, 0d0000000000000000;
setp.ge.s32	%p5, %r108, %r15;
@%p5 bra BB5_21;

mul.lo.s32 %r16, %r6, %r32;
mov.f64 %fd12, 0d0000000000000000;

BB5_10:
setp.ge.s32	%p6, %r11, %r12;
@%p6 bra BB5_20;

mul.lo.s32 %r84, %r108, %r38;
sub.s32 %r18, %r5, %r84;
mov.u32 %r107, %r11;

BB5_12:
mov.u32 %r19, %r107;
setp.ge.s32	%p7, %r8, %r9;
@%p7 bra BB5_19;

mul.lo.s32 %r85, %r19, %r39;
sub.s32 %r20, %r4, %r85;
rem.s32 %r21, %r18, %r41;
mov.u32 %r106, %r8;

BB5_14:
mov.u32 %r22, %r106;
mul.lo.s32 %r86, %r22, %r40;
sub.s32 %r23, %r3, %r86;
setp.ne.s32	%p8, %r21, 0;
@%p8 bra BB5_18;

rem.s32 %r87, %r20, %r42;
setp.ne.s32	%p9, %r87, 0;
@%p9 bra BB5_18;

rem.s32 %r88, %r23, %r43;
setp.ne.s32	%p10, %r88, 0;
@%p10 bra BB5_18;

div.s32 %r89, %r18, %r41;
add.s32 %r90, %r89, %r16;
div.s32 %r91, %r20, %r42;
mad.lo.s32 %r92, %r90, %r33, %r91;
div.s32 %r93, %r23, %r43;
mad.lo.s32 %r94, %r92, %r34, %r93;
mad.lo.s32 %r95, %r94, %r44, %r108;
mad.lo.s32 %r96, %r95, %r45, %r19;
mad.lo.s32 %r97, %r96, %r46, %r22;
mul.wide.s32 %rd4, %r97, 8;
add.s64 %rd5, %rd3, %rd4;
ld.global.f64 %fd11, [%rd5];
add.f64 %fd12, %fd12, %fd11;

BB5_18:
add.s32 %r24, %r22, 1;
setp.lt.s32	%p11, %r24, %r9;
mov.u32 %r106, %r24;
@%p11 bra BB5_14;

BB5_19:
add.s32 %r25, %r19, 1;
setp.lt.s32	%p12, %r25, %r12;
mov.u32 %r107, %r25;
@%p12 bra BB5_12;

BB5_20:
add.s32 %r108, %r108, 1;
setp.lt.s32	%p13, %r108, %r15;
@%p13 bra BB5_10;

BB5_21:
mul.wide.s32 %rd7, %r100, 8;
add.s64 %rd8, %rd6, %rd7;
st.global.f64 [%rd8], %fd12;
mov.u32 %r99, %nctaid.x;
mad.lo.s32 %r100, %r99, %r48, %r100;
setp.lt.s32	%p14, %r100, %r28;
@%p14 bra BB5_2;

BB5_22:
ret;
}


