/***************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on              Thu May  1 03:10:40 2014
 *                 Full Compile MD5 Checksum 8857ca01a33020a966a61a719d48dd0d
 *                   (minus title and desc)  
 *                 MD5 Checksum              bca26501368a2f4627fe3f712f15f6b0
 *
 * Compiled with:  RDB Utility               combo_header.pl
 *                 RDB Parser                3.0
 *                 unknown                   unknown
 *                 Perl Interpreter          5.008008
 *                 Operating System          linux
 *
 * Revision History:
 *
 * $brcm_Log: $
 *
 ***************************************************************************/

#ifndef BCHP_MEMC_UBUS_1_H__
#define BCHP_MEMC_UBUS_1_H__

/***************************************************************************
 *MEMC_UBUS_1 - MEMSYS UBUS Interface Registers
 ***************************************************************************/
#define BCHP_MEMC_UBUS_1_UBUS_ALIAS_VIOLATION_INFO_START_ADDR 0x21589420 /* Least significant 32 bits of Violating Command Start Address for UBUS Address Aliasing Checker */
#define BCHP_MEMC_UBUS_1_UBUS_ALIAS_VIOLATION_INFO_START_ADDR_MSB 0x21589424 /* Most significant 5 bits of Violating Command Start Address for UBUS Address Aliasing Checker */
#define BCHP_MEMC_UBUS_1_UBUS_ALIAS_VIOLATION_INFO_END_ADDR 0x21589428 /* Least significant 32 bits of Violating Command End Address for UBUS Address Aliasing Checker */
#define BCHP_MEMC_UBUS_1_UBUS_ALIAS_VIOLATION_INFO_END_ADDR_MSB 0x2158942c /* Most significant 5 bits of Violating Command End Address for UBUS Address Aliasing Checker */
#define BCHP_MEMC_UBUS_1_UBUS_ALIAS_VIOLATION_INFO_CMD 0x21589430 /* Violating UBUS client-ID & Command Type for UBUS Address Aliasing Checker */
#define BCHP_MEMC_UBUS_1_UBUS_ALIAS_VIOLATION_INFO_CLEAR 0x21589434 /* ALIAS violation info write clear register */
#define BCHP_MEMC_UBUS_1_REP_HB_FIFO_SPACE_THRESHOLD 0x21589438 /* UBUS Reply Header FIFO Space threshold */
#define BCHP_MEMC_UBUS_1_RDDATA_FIFO_SPACE_THRESHOLD 0x2158943c /* UBUS Read Data FIFO Space threshold */
#define BCHP_MEMC_UBUS_1_READ_GRP_MAX_NWORD_COUNT 0x21589440 /* Maximum number of NATIVE WORDS for any the Read Group */
#define BCHP_MEMC_UBUS_1_WRITE_GRP_MAX_NWORD_COUNT 0x21589444 /* Maximum number of NATIVE WORDS for any the Write Group */
#define BCHP_MEMC_UBUS_1_STAT_PACKETS_READ       0x21589448 /* UBUS Read Packet count register. */
#define BCHP_MEMC_UBUS_1_STAT_PACKETS_WRITE      0x2158944c /* UBUS Write Packet count register. */
#define BCHP_MEMC_UBUS_1_STAT_PACKETS_WRITE_REPLY 0x21589450 /* UBUS Write Reply Packet count register. */
#define BCHP_MEMC_UBUS_1_STAT_BANKS_READ         0x21589454 /* UBUS Read Bank count register. */
#define BCHP_MEMC_UBUS_1_STAT_BANKS_WRITE        0x21589458 /* UBUS Write Bank count register. */
#define BCHP_MEMC_UBUS_1_STAT_GROUPS_READ        0x2158945c /* UBUS Read Group count register. */
#define BCHP_MEMC_UBUS_1_STAT_GROUPS_WRITE       0x21589460 /* UBUS Write Group count register. */
#define BCHP_MEMC_UBUS_1_STAT_CAS_READ           0x21589464 /* UBUS Read CAS count register. */
#define BCHP_MEMC_UBUS_1_STAT_CAS_WRITE          0x21589468 /* UBUS Write CAS count register. */
#define BCHP_MEMC_UBUS_1_STAT_OWORDS_WRITE_REPLY 0x2158946c /* UBUS Write reply OWORD count register. */
#define BCHP_MEMC_UBUS_1_STAT_OWORDS_READ        0x21589470 /* UBUS Read OWORD count register. */
#define BCHP_MEMC_UBUS_1_STAT_OWORDS_WRITE       0x21589474 /* UBUS Write OWORD count register. */
#define BCHP_MEMC_UBUS_1_UBUS_INTERFACE_REQ_FIFO_STATUS 0x21589478 /* UBUS Interface Request side FIFO status register. */
#define BCHP_MEMC_UBUS_1_UBUS_INTERFACE_REP_FIFO_STATUS 0x2158947c /* UBUS Interface Reply side FIFO status register. */
#define BCHP_MEMC_UBUS_1_UBUS_INTERFACE_MISC_STATUS 0x21589480 /* UBUS Interface Misc status register. */
#define BCHP_MEMC_UBUS_1_UBUS_GROUPING_DISABLE   0x21589484 /* UBUS Grouping Disable register. */
#define BCHP_MEMC_UBUS_1_UBUS_PROC_STATUS        0x21589488 /* UBUS Packet Processing Status register. */
#define BCHP_MEMC_UBUS_1_UBUS_PROC_STATUS_CLEAR  0x2158948c /* UBUS Packet Processing Status Clear register. */
#define BCHP_MEMC_UBUS_1_UBUS_RD_GROUP_MAX_BANK_COUNT 0x21589490 /* UBUS Rd Group Max Banks Count. */
#define BCHP_MEMC_UBUS_1_UBUS_WR_GROUP_MAX_BANK_COUNT 0x21589494 /* UBUS Wr Group Max Banks Count. */
#define BCHP_MEMC_UBUS_1_UBUS_DEBUG_CONTROL      0x21589498 /* UBUS debug Control. */
#define BCHP_MEMC_UBUS_1_UBUS_REPLY_REQ_TIMER    0x2158949c /* UBUS reply request timer */
#define BCHP_MEMC_UBUS_1_UBUS_REQHB_ADVERTISED_CREDITS 0x215894a0 /* UBUS Request Header Buffer Advertised Credits */
#define BCHP_MEMC_UBUS_1_UBUS_WRDB_ADVERTISED_CREDITS 0x215894a4 /* UBUS Request Write Buffer Advertised Credits */
#define BCHP_MEMC_UBUS_1_UBUS_WRDB_ADVERTISED_MAX_BURST 0x215894a8 /* UBUS Request Write Buffer Advertised Maximum Burst Size */
#define BCHP_MEMC_UBUS_1_UBUS_REGISTRATION_ENABLE 0x215894ac /* UBUS Flow Control Registration Enable */
#define BCHP_MEMC_UBUS_1_UBUS_REQHB_FORCE_CREDIT_ADJ 0x215894b0 /* Force Request Header Buffer Credit Adjust Message */
#define BCHP_MEMC_UBUS_1_UBUS_WRDB_FORCE_CREDIT_ADJ 0x215894b4 /* Force Write Data Buffer Credit Adjust Message */
#define BCHP_MEMC_UBUS_1_UBUS_HDR_CRED_CNTR      0x215894b8 /* MEMSYS UBUS Cumulative UBUS Header Buffer Credits */
#define BCHP_MEMC_UBUS_1_UBUS_WRDB_CRED_CNTR     0x215894bc /* MEMSYS UBUS Cumulative UBUS Write Data Buffer Credits */
#define BCHP_MEMC_UBUS_1_UBUS_CREDIT_STATUS      0x215894c0 /* MEMSYS UBUS Buffer Credit Logic Current Status */
#define BCHP_MEMC_UBUS_1_UBUS_INFLIGHT_HDR_COUNT 0x215894c4 /* MEMSYS UBUS Header Buffer Credit Current Status */
#define BCHP_MEMC_UBUS_1_UBUS_INFLIGHT_WRDATA_COUNT 0x215894c8 /* MEMSYS UBUS Write Data Buffer Credit Current Status */
#define BCHP_MEMC_UBUS_1_UBUS_FORCE_REPLY_PRIORITY 0x215894cc /* MEMSYS UBUS Force Reply Priority */
#define BCHP_MEMC_UBUS_1_UBUS_START_END_BYTE_EN_ERR 0x215894d0 /* MEMSYS UBUS Write Data Cycle Byte Enable Error */
#define BCHP_MEMC_UBUS_1_UBUS_BUS_RESYNC_TIMEOUT 0x215894d4 /* MEMSYS UBUS Bus Resync Logic Ack Timeout */
#define BCHP_MEMC_UBUS_1_UBUS_BUS_RESYNC_TIMEOUT_COUNT 0x215894d8 /* MEMSYS UBUS Bus Resync Logic Ack Timeout Count */
#define BCHP_MEMC_UBUS_1_UBUS_OVERSIZED_REQ      0x215894dc /* MEMSYS UBUS Oversized Request Status Capture */

/***************************************************************************
 *ARCH_CNTRL_REG%i - Mode/Control register for UBUS Address Range Checker (ARCH0..7)
 ***************************************************************************/
#define BCHP_MEMC_UBUS_1_ARCH_CNTRL_REGi_ARRAY_BASE                0x21589000
#define BCHP_MEMC_UBUS_1_ARCH_CNTRL_REGi_ARRAY_START               0
#define BCHP_MEMC_UBUS_1_ARCH_CNTRL_REGi_ARRAY_END                 7
#define BCHP_MEMC_UBUS_1_ARCH_CNTRL_REGi_ARRAY_ELEMENT_SIZE        32

/***************************************************************************
 *ARCH_CNTRL_REG%i - Mode/Control register for UBUS Address Range Checker (ARCH0..7)
 ***************************************************************************/
/* MEMC_UBUS_1 :: ARCH_CNTRL_REGi :: reserved0 [31:05] */
#define BCHP_MEMC_UBUS_1_ARCH_CNTRL_REGi_reserved0_MASK            0xffffffe0
#define BCHP_MEMC_UBUS_1_ARCH_CNTRL_REGi_reserved0_SHIFT           5

/* MEMC_UBUS_1 :: ARCH_CNTRL_REGi :: WRITE_CMD_ABORT [04:04] */
#define BCHP_MEMC_UBUS_1_ARCH_CNTRL_REGi_WRITE_CMD_ABORT_MASK      0x00000010
#define BCHP_MEMC_UBUS_1_ARCH_CNTRL_REGi_WRITE_CMD_ABORT_SHIFT     4
#define BCHP_MEMC_UBUS_1_ARCH_CNTRL_REGi_WRITE_CMD_ABORT_DEFAULT   0x00000000
#define BCHP_MEMC_UBUS_1_ARCH_CNTRL_REGi_WRITE_CMD_ABORT_DISABLED  0
#define BCHP_MEMC_UBUS_1_ARCH_CNTRL_REGi_WRITE_CMD_ABORT_ENABLED   1

/* MEMC_UBUS_1 :: ARCH_CNTRL_REGi :: WRITE_CHECK [03:03] */
#define BCHP_MEMC_UBUS_1_ARCH_CNTRL_REGi_WRITE_CHECK_MASK          0x00000008
#define BCHP_MEMC_UBUS_1_ARCH_CNTRL_REGi_WRITE_CHECK_SHIFT         3
#define BCHP_MEMC_UBUS_1_ARCH_CNTRL_REGi_WRITE_CHECK_DEFAULT       0x00000000
#define BCHP_MEMC_UBUS_1_ARCH_CNTRL_REGi_WRITE_CHECK_DISABLED      0
#define BCHP_MEMC_UBUS_1_ARCH_CNTRL_REGi_WRITE_CHECK_ENABLED       1

/* MEMC_UBUS_1 :: ARCH_CNTRL_REGi :: READ_CMD_ABORT [02:02] */
#define BCHP_MEMC_UBUS_1_ARCH_CNTRL_REGi_READ_CMD_ABORT_MASK       0x00000004
#define BCHP_MEMC_UBUS_1_ARCH_CNTRL_REGi_READ_CMD_ABORT_SHIFT      2
#define BCHP_MEMC_UBUS_1_ARCH_CNTRL_REGi_READ_CMD_ABORT_DEFAULT    0x00000000
#define BCHP_MEMC_UBUS_1_ARCH_CNTRL_REGi_READ_CMD_ABORT_DISABLED   0
#define BCHP_MEMC_UBUS_1_ARCH_CNTRL_REGi_READ_CMD_ABORT_ENABLED    1

/* MEMC_UBUS_1 :: ARCH_CNTRL_REGi :: READ_CHECK [01:01] */
#define BCHP_MEMC_UBUS_1_ARCH_CNTRL_REGi_READ_CHECK_MASK           0x00000002
#define BCHP_MEMC_UBUS_1_ARCH_CNTRL_REGi_READ_CHECK_SHIFT          1
#define BCHP_MEMC_UBUS_1_ARCH_CNTRL_REGi_READ_CHECK_DEFAULT        0x00000000
#define BCHP_MEMC_UBUS_1_ARCH_CNTRL_REGi_READ_CHECK_DISABLED       0
#define BCHP_MEMC_UBUS_1_ARCH_CNTRL_REGi_READ_CHECK_ENABLED        1

/* MEMC_UBUS_1 :: ARCH_CNTRL_REGi :: MODE [00:00] */
#define BCHP_MEMC_UBUS_1_ARCH_CNTRL_REGi_MODE_MASK                 0x00000001
#define BCHP_MEMC_UBUS_1_ARCH_CNTRL_REGi_MODE_SHIFT                0
#define BCHP_MEMC_UBUS_1_ARCH_CNTRL_REGi_MODE_DEFAULT              0x00000000
#define BCHP_MEMC_UBUS_1_ARCH_CNTRL_REGi_MODE_NON_EXCLUSIVE        0
#define BCHP_MEMC_UBUS_1_ARCH_CNTRL_REGi_MODE_EXCLUSIVE            1


/***************************************************************************
 *ARCH_ADRS_RANGE_LOW%i - Least significant 32 bits of Lower Address of the memory range for UBUS Address Range Checker (ARCH0..7)
 ***************************************************************************/
#define BCHP_MEMC_UBUS_1_ARCH_ADRS_RANGE_LOWi_ARRAY_BASE           0x21589020
#define BCHP_MEMC_UBUS_1_ARCH_ADRS_RANGE_LOWi_ARRAY_START          0
#define BCHP_MEMC_UBUS_1_ARCH_ADRS_RANGE_LOWi_ARRAY_END            7
#define BCHP_MEMC_UBUS_1_ARCH_ADRS_RANGE_LOWi_ARRAY_ELEMENT_SIZE   32

/***************************************************************************
 *ARCH_ADRS_RANGE_LOW%i - Least significant 32 bits of Lower Address of the memory range for UBUS Address Range Checker (ARCH0..7)
 ***************************************************************************/
/* MEMC_UBUS_1 :: ARCH_ADRS_RANGE_LOWi :: ADDRESS [31:00] */
#define BCHP_MEMC_UBUS_1_ARCH_ADRS_RANGE_LOWi_ADDRESS_MASK         0xffffffff
#define BCHP_MEMC_UBUS_1_ARCH_ADRS_RANGE_LOWi_ADDRESS_SHIFT        0
#define BCHP_MEMC_UBUS_1_ARCH_ADRS_RANGE_LOWi_ADDRESS_DEFAULT      0x00000000


/***************************************************************************
 *ARCH_ADRS_RANGE_LOW_MSB%i - Least significant 32 bits of Lower Address of the memory range for UBUS Address Range Checker (ARCH0..7)
 ***************************************************************************/
#define BCHP_MEMC_UBUS_1_ARCH_ADRS_RANGE_LOW_MSBi_ARRAY_BASE       0x21589040
#define BCHP_MEMC_UBUS_1_ARCH_ADRS_RANGE_LOW_MSBi_ARRAY_START      0
#define BCHP_MEMC_UBUS_1_ARCH_ADRS_RANGE_LOW_MSBi_ARRAY_END        7
#define BCHP_MEMC_UBUS_1_ARCH_ADRS_RANGE_LOW_MSBi_ARRAY_ELEMENT_SIZE 32

/***************************************************************************
 *ARCH_ADRS_RANGE_LOW_MSB%i - Least significant 32 bits of Lower Address of the memory range for UBUS Address Range Checker (ARCH0..7)
 ***************************************************************************/
/* MEMC_UBUS_1 :: ARCH_ADRS_RANGE_LOW_MSBi :: reserved0 [31:05] */
#define BCHP_MEMC_UBUS_1_ARCH_ADRS_RANGE_LOW_MSBi_reserved0_MASK   0xffffffe0
#define BCHP_MEMC_UBUS_1_ARCH_ADRS_RANGE_LOW_MSBi_reserved0_SHIFT  5

/* MEMC_UBUS_1 :: ARCH_ADRS_RANGE_LOW_MSBi :: ADDRESS [04:00] */
#define BCHP_MEMC_UBUS_1_ARCH_ADRS_RANGE_LOW_MSBi_ADDRESS_MASK     0x0000001f
#define BCHP_MEMC_UBUS_1_ARCH_ADRS_RANGE_LOW_MSBi_ADDRESS_SHIFT    0
#define BCHP_MEMC_UBUS_1_ARCH_ADRS_RANGE_LOW_MSBi_ADDRESS_DEFAULT  0x00000000


/***************************************************************************
 *ARCH_ADRS_RANGE_HIGH%i - Least significant 32 bits of Higher Address of the memory range for UBUS Address Range Checker (ARCH0..7)
 ***************************************************************************/
#define BCHP_MEMC_UBUS_1_ARCH_ADRS_RANGE_HIGHi_ARRAY_BASE          0x21589060
#define BCHP_MEMC_UBUS_1_ARCH_ADRS_RANGE_HIGHi_ARRAY_START         0
#define BCHP_MEMC_UBUS_1_ARCH_ADRS_RANGE_HIGHi_ARRAY_END           7
#define BCHP_MEMC_UBUS_1_ARCH_ADRS_RANGE_HIGHi_ARRAY_ELEMENT_SIZE  32

/***************************************************************************
 *ARCH_ADRS_RANGE_HIGH%i - Least significant 32 bits of Higher Address of the memory range for UBUS Address Range Checker (ARCH0..7)
 ***************************************************************************/
/* MEMC_UBUS_1 :: ARCH_ADRS_RANGE_HIGHi :: ADDRESS [31:00] */
#define BCHP_MEMC_UBUS_1_ARCH_ADRS_RANGE_HIGHi_ADDRESS_MASK        0xffffffff
#define BCHP_MEMC_UBUS_1_ARCH_ADRS_RANGE_HIGHi_ADDRESS_SHIFT       0
#define BCHP_MEMC_UBUS_1_ARCH_ADRS_RANGE_HIGHi_ADDRESS_DEFAULT     0x00000000


/***************************************************************************
 *ARCH_ADRS_RANGE_HIGH_MSB%i - Most significant 5 bits of Higher Address of the memory range for UBUS Address Range Checker (ARCH0..7)
 ***************************************************************************/
#define BCHP_MEMC_UBUS_1_ARCH_ADRS_RANGE_HIGH_MSBi_ARRAY_BASE      0x21589080
#define BCHP_MEMC_UBUS_1_ARCH_ADRS_RANGE_HIGH_MSBi_ARRAY_START     0
#define BCHP_MEMC_UBUS_1_ARCH_ADRS_RANGE_HIGH_MSBi_ARRAY_END       7
#define BCHP_MEMC_UBUS_1_ARCH_ADRS_RANGE_HIGH_MSBi_ARRAY_ELEMENT_SIZE 32

/***************************************************************************
 *ARCH_ADRS_RANGE_HIGH_MSB%i - Most significant 5 bits of Higher Address of the memory range for UBUS Address Range Checker (ARCH0..7)
 ***************************************************************************/
/* MEMC_UBUS_1 :: ARCH_ADRS_RANGE_HIGH_MSBi :: reserved0 [31:05] */
#define BCHP_MEMC_UBUS_1_ARCH_ADRS_RANGE_HIGH_MSBi_reserved0_MASK  0xffffffe0
#define BCHP_MEMC_UBUS_1_ARCH_ADRS_RANGE_HIGH_MSBi_reserved0_SHIFT 5

/* MEMC_UBUS_1 :: ARCH_ADRS_RANGE_HIGH_MSBi :: ADDRESS [04:00] */
#define BCHP_MEMC_UBUS_1_ARCH_ADRS_RANGE_HIGH_MSBi_ADDRESS_MASK    0x0000001f
#define BCHP_MEMC_UBUS_1_ARCH_ADRS_RANGE_HIGH_MSBi_ADDRESS_SHIFT   0
#define BCHP_MEMC_UBUS_1_ARCH_ADRS_RANGE_HIGH_MSBi_ADDRESS_DEFAULT 0x00000000


/***************************************************************************
 *ARCH_READ_RIGHTS_0_%i - Read access right of UBUS (SrcPID) clients 0 thru 31 on UBUS Address Range Checker (ARCH0..7)
 ***************************************************************************/
#define BCHP_MEMC_UBUS_1_ARCH_READ_RIGHTS_0_i_ARRAY_BASE           0x215890a0
#define BCHP_MEMC_UBUS_1_ARCH_READ_RIGHTS_0_i_ARRAY_START          0
#define BCHP_MEMC_UBUS_1_ARCH_READ_RIGHTS_0_i_ARRAY_END            7
#define BCHP_MEMC_UBUS_1_ARCH_READ_RIGHTS_0_i_ARRAY_ELEMENT_SIZE   32

/***************************************************************************
 *ARCH_READ_RIGHTS_0_%i - Read access right of UBUS (SrcPID) clients 0 thru 31 on UBUS Address Range Checker (ARCH0..7)
 ***************************************************************************/
/* MEMC_UBUS_1 :: ARCH_READ_RIGHTS_0_i :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_UBUS_1_ARCH_READ_RIGHTS_0_i_ACCESS_RIGHT_MASK    0xffffffff
#define BCHP_MEMC_UBUS_1_ARCH_READ_RIGHTS_0_i_ACCESS_RIGHT_SHIFT   0
#define BCHP_MEMC_UBUS_1_ARCH_READ_RIGHTS_0_i_ACCESS_RIGHT_DEFAULT 0x00000000


/***************************************************************************
 *ARCH_READ_RIGHTS_1_%i - Read access right of UBUS (SrcPID) clients 32 thru 63 on UBUS Address Range Checker (ARCH0..7)
 ***************************************************************************/
#define BCHP_MEMC_UBUS_1_ARCH_READ_RIGHTS_1_i_ARRAY_BASE           0x215890c0
#define BCHP_MEMC_UBUS_1_ARCH_READ_RIGHTS_1_i_ARRAY_START          0
#define BCHP_MEMC_UBUS_1_ARCH_READ_RIGHTS_1_i_ARRAY_END            7
#define BCHP_MEMC_UBUS_1_ARCH_READ_RIGHTS_1_i_ARRAY_ELEMENT_SIZE   32

/***************************************************************************
 *ARCH_READ_RIGHTS_1_%i - Read access right of UBUS (SrcPID) clients 32 thru 63 on UBUS Address Range Checker (ARCH0..7)
 ***************************************************************************/
/* MEMC_UBUS_1 :: ARCH_READ_RIGHTS_1_i :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_UBUS_1_ARCH_READ_RIGHTS_1_i_ACCESS_RIGHT_MASK    0xffffffff
#define BCHP_MEMC_UBUS_1_ARCH_READ_RIGHTS_1_i_ACCESS_RIGHT_SHIFT   0
#define BCHP_MEMC_UBUS_1_ARCH_READ_RIGHTS_1_i_ACCESS_RIGHT_DEFAULT 0x00000000


/***************************************************************************
 *ARCH_READ_RIGHTS_2_%i - Read access right of UBUS (SrcPID) clients 64 thru 95 on UBUS Address Range Checker (ARCH0..7)
 ***************************************************************************/
#define BCHP_MEMC_UBUS_1_ARCH_READ_RIGHTS_2_i_ARRAY_BASE           0x215890e0
#define BCHP_MEMC_UBUS_1_ARCH_READ_RIGHTS_2_i_ARRAY_START          0
#define BCHP_MEMC_UBUS_1_ARCH_READ_RIGHTS_2_i_ARRAY_END            7
#define BCHP_MEMC_UBUS_1_ARCH_READ_RIGHTS_2_i_ARRAY_ELEMENT_SIZE   32

/***************************************************************************
 *ARCH_READ_RIGHTS_2_%i - Read access right of UBUS (SrcPID) clients 64 thru 95 on UBUS Address Range Checker (ARCH0..7)
 ***************************************************************************/
/* MEMC_UBUS_1 :: ARCH_READ_RIGHTS_2_i :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_UBUS_1_ARCH_READ_RIGHTS_2_i_ACCESS_RIGHT_MASK    0xffffffff
#define BCHP_MEMC_UBUS_1_ARCH_READ_RIGHTS_2_i_ACCESS_RIGHT_SHIFT   0
#define BCHP_MEMC_UBUS_1_ARCH_READ_RIGHTS_2_i_ACCESS_RIGHT_DEFAULT 0x00000000


/***************************************************************************
 *ARCH_READ_RIGHTS_3_%i - Read access right of UBUS (SrcPID) clients 96 thru 127 on UBUS Address Range Checker (ARCH0..7)
 ***************************************************************************/
#define BCHP_MEMC_UBUS_1_ARCH_READ_RIGHTS_3_i_ARRAY_BASE           0x21589100
#define BCHP_MEMC_UBUS_1_ARCH_READ_RIGHTS_3_i_ARRAY_START          0
#define BCHP_MEMC_UBUS_1_ARCH_READ_RIGHTS_3_i_ARRAY_END            7
#define BCHP_MEMC_UBUS_1_ARCH_READ_RIGHTS_3_i_ARRAY_ELEMENT_SIZE   32

/***************************************************************************
 *ARCH_READ_RIGHTS_3_%i - Read access right of UBUS (SrcPID) clients 96 thru 127 on UBUS Address Range Checker (ARCH0..7)
 ***************************************************************************/
/* MEMC_UBUS_1 :: ARCH_READ_RIGHTS_3_i :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_UBUS_1_ARCH_READ_RIGHTS_3_i_ACCESS_RIGHT_MASK    0xffffffff
#define BCHP_MEMC_UBUS_1_ARCH_READ_RIGHTS_3_i_ACCESS_RIGHT_SHIFT   0
#define BCHP_MEMC_UBUS_1_ARCH_READ_RIGHTS_3_i_ACCESS_RIGHT_DEFAULT 0x00000000


/***************************************************************************
 *ARCH_READ_RIGHTS_4_%i - Read access right of UBUS (SrcPID) clients 128 thru 159 on UBUS Address Range Checker (ARCH0..7)
 ***************************************************************************/
#define BCHP_MEMC_UBUS_1_ARCH_READ_RIGHTS_4_i_ARRAY_BASE           0x21589120
#define BCHP_MEMC_UBUS_1_ARCH_READ_RIGHTS_4_i_ARRAY_START          0
#define BCHP_MEMC_UBUS_1_ARCH_READ_RIGHTS_4_i_ARRAY_END            7
#define BCHP_MEMC_UBUS_1_ARCH_READ_RIGHTS_4_i_ARRAY_ELEMENT_SIZE   32

/***************************************************************************
 *ARCH_READ_RIGHTS_4_%i - Read access right of UBUS (SrcPID) clients 128 thru 159 on UBUS Address Range Checker (ARCH0..7)
 ***************************************************************************/
/* MEMC_UBUS_1 :: ARCH_READ_RIGHTS_4_i :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_UBUS_1_ARCH_READ_RIGHTS_4_i_ACCESS_RIGHT_MASK    0xffffffff
#define BCHP_MEMC_UBUS_1_ARCH_READ_RIGHTS_4_i_ACCESS_RIGHT_SHIFT   0
#define BCHP_MEMC_UBUS_1_ARCH_READ_RIGHTS_4_i_ACCESS_RIGHT_DEFAULT 0x00000000


/***************************************************************************
 *ARCH_READ_RIGHTS_5_%i - Read access right of UBUS (SrcPID) clients 160 thru 191 on UBUS Address Range Checker (ARCH0..7)
 ***************************************************************************/
#define BCHP_MEMC_UBUS_1_ARCH_READ_RIGHTS_5_i_ARRAY_BASE           0x21589140
#define BCHP_MEMC_UBUS_1_ARCH_READ_RIGHTS_5_i_ARRAY_START          0
#define BCHP_MEMC_UBUS_1_ARCH_READ_RIGHTS_5_i_ARRAY_END            7
#define BCHP_MEMC_UBUS_1_ARCH_READ_RIGHTS_5_i_ARRAY_ELEMENT_SIZE   32

/***************************************************************************
 *ARCH_READ_RIGHTS_5_%i - Read access right of UBUS (SrcPID) clients 160 thru 191 on UBUS Address Range Checker (ARCH0..7)
 ***************************************************************************/
/* MEMC_UBUS_1 :: ARCH_READ_RIGHTS_5_i :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_UBUS_1_ARCH_READ_RIGHTS_5_i_ACCESS_RIGHT_MASK    0xffffffff
#define BCHP_MEMC_UBUS_1_ARCH_READ_RIGHTS_5_i_ACCESS_RIGHT_SHIFT   0
#define BCHP_MEMC_UBUS_1_ARCH_READ_RIGHTS_5_i_ACCESS_RIGHT_DEFAULT 0x00000000


/***************************************************************************
 *ARCH_READ_RIGHTS_6_%i - Read access right of UBUS (SrcPID) clients 192 thru 223 on UBUS Address Range Checker (ARCH0..7)
 ***************************************************************************/
#define BCHP_MEMC_UBUS_1_ARCH_READ_RIGHTS_6_i_ARRAY_BASE           0x21589160
#define BCHP_MEMC_UBUS_1_ARCH_READ_RIGHTS_6_i_ARRAY_START          0
#define BCHP_MEMC_UBUS_1_ARCH_READ_RIGHTS_6_i_ARRAY_END            7
#define BCHP_MEMC_UBUS_1_ARCH_READ_RIGHTS_6_i_ARRAY_ELEMENT_SIZE   32

/***************************************************************************
 *ARCH_READ_RIGHTS_6_%i - Read access right of UBUS (SrcPID) clients 192 thru 223 on UBUS Address Range Checker (ARCH0..7)
 ***************************************************************************/
/* MEMC_UBUS_1 :: ARCH_READ_RIGHTS_6_i :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_UBUS_1_ARCH_READ_RIGHTS_6_i_ACCESS_RIGHT_MASK    0xffffffff
#define BCHP_MEMC_UBUS_1_ARCH_READ_RIGHTS_6_i_ACCESS_RIGHT_SHIFT   0
#define BCHP_MEMC_UBUS_1_ARCH_READ_RIGHTS_6_i_ACCESS_RIGHT_DEFAULT 0x00000000


/***************************************************************************
 *ARCH_READ_RIGHTS_7_%i - Read access right of UBUS (SrcPID) clients 224 thru 255 on UBUS Address Range Checker (ARCH0..7)
 ***************************************************************************/
#define BCHP_MEMC_UBUS_1_ARCH_READ_RIGHTS_7_i_ARRAY_BASE           0x21589180
#define BCHP_MEMC_UBUS_1_ARCH_READ_RIGHTS_7_i_ARRAY_START          0
#define BCHP_MEMC_UBUS_1_ARCH_READ_RIGHTS_7_i_ARRAY_END            7
#define BCHP_MEMC_UBUS_1_ARCH_READ_RIGHTS_7_i_ARRAY_ELEMENT_SIZE   32

/***************************************************************************
 *ARCH_READ_RIGHTS_7_%i - Read access right of UBUS (SrcPID) clients 224 thru 255 on UBUS Address Range Checker (ARCH0..7)
 ***************************************************************************/
/* MEMC_UBUS_1 :: ARCH_READ_RIGHTS_7_i :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_UBUS_1_ARCH_READ_RIGHTS_7_i_ACCESS_RIGHT_MASK    0xffffffff
#define BCHP_MEMC_UBUS_1_ARCH_READ_RIGHTS_7_i_ACCESS_RIGHT_SHIFT   0
#define BCHP_MEMC_UBUS_1_ARCH_READ_RIGHTS_7_i_ACCESS_RIGHT_DEFAULT 0x00000000


/***************************************************************************
 *ARCH_WRITE_RIGHTS_0_%i - Write access right of UBUS (SrcPID) clients 0 thru 31 on UBUS Address Range Checker (ARCH0..7)
 ***************************************************************************/
#define BCHP_MEMC_UBUS_1_ARCH_WRITE_RIGHTS_0_i_ARRAY_BASE          0x215891a0
#define BCHP_MEMC_UBUS_1_ARCH_WRITE_RIGHTS_0_i_ARRAY_START         0
#define BCHP_MEMC_UBUS_1_ARCH_WRITE_RIGHTS_0_i_ARRAY_END           7
#define BCHP_MEMC_UBUS_1_ARCH_WRITE_RIGHTS_0_i_ARRAY_ELEMENT_SIZE  32

/***************************************************************************
 *ARCH_WRITE_RIGHTS_0_%i - Write access right of UBUS (SrcPID) clients 0 thru 31 on UBUS Address Range Checker (ARCH0..7)
 ***************************************************************************/
/* MEMC_UBUS_1 :: ARCH_WRITE_RIGHTS_0_i :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_UBUS_1_ARCH_WRITE_RIGHTS_0_i_ACCESS_RIGHT_MASK   0xffffffff
#define BCHP_MEMC_UBUS_1_ARCH_WRITE_RIGHTS_0_i_ACCESS_RIGHT_SHIFT  0
#define BCHP_MEMC_UBUS_1_ARCH_WRITE_RIGHTS_0_i_ACCESS_RIGHT_DEFAULT 0x00000000


/***************************************************************************
 *ARCH_WRITE_RIGHTS_1_%i - Write access right of  UBUS (SrcPID) clients 32 to 63 on UBUS Address Range Checker (ARCH0..7)
 ***************************************************************************/
#define BCHP_MEMC_UBUS_1_ARCH_WRITE_RIGHTS_1_i_ARRAY_BASE          0x215891c0
#define BCHP_MEMC_UBUS_1_ARCH_WRITE_RIGHTS_1_i_ARRAY_START         0
#define BCHP_MEMC_UBUS_1_ARCH_WRITE_RIGHTS_1_i_ARRAY_END           7
#define BCHP_MEMC_UBUS_1_ARCH_WRITE_RIGHTS_1_i_ARRAY_ELEMENT_SIZE  32

/***************************************************************************
 *ARCH_WRITE_RIGHTS_1_%i - Write access right of  UBUS (SrcPID) clients 32 to 63 on UBUS Address Range Checker (ARCH0..7)
 ***************************************************************************/
/* MEMC_UBUS_1 :: ARCH_WRITE_RIGHTS_1_i :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_UBUS_1_ARCH_WRITE_RIGHTS_1_i_ACCESS_RIGHT_MASK   0xffffffff
#define BCHP_MEMC_UBUS_1_ARCH_WRITE_RIGHTS_1_i_ACCESS_RIGHT_SHIFT  0
#define BCHP_MEMC_UBUS_1_ARCH_WRITE_RIGHTS_1_i_ACCESS_RIGHT_DEFAULT 0x00000000


/***************************************************************************
 *ARCH_WRITE_RIGHTS_2_%i - Write access right of UBUS (SrcPID) clients 64 thru 95 on UBUS Address Range Checker (ARCH0..7)
 ***************************************************************************/
#define BCHP_MEMC_UBUS_1_ARCH_WRITE_RIGHTS_2_i_ARRAY_BASE          0x215891e0
#define BCHP_MEMC_UBUS_1_ARCH_WRITE_RIGHTS_2_i_ARRAY_START         0
#define BCHP_MEMC_UBUS_1_ARCH_WRITE_RIGHTS_2_i_ARRAY_END           7
#define BCHP_MEMC_UBUS_1_ARCH_WRITE_RIGHTS_2_i_ARRAY_ELEMENT_SIZE  32

/***************************************************************************
 *ARCH_WRITE_RIGHTS_2_%i - Write access right of UBUS (SrcPID) clients 64 thru 95 on UBUS Address Range Checker (ARCH0..7)
 ***************************************************************************/
/* MEMC_UBUS_1 :: ARCH_WRITE_RIGHTS_2_i :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_UBUS_1_ARCH_WRITE_RIGHTS_2_i_ACCESS_RIGHT_MASK   0xffffffff
#define BCHP_MEMC_UBUS_1_ARCH_WRITE_RIGHTS_2_i_ACCESS_RIGHT_SHIFT  0
#define BCHP_MEMC_UBUS_1_ARCH_WRITE_RIGHTS_2_i_ACCESS_RIGHT_DEFAULT 0x00000000


/***************************************************************************
 *ARCH_WRITE_RIGHTS_3_%i - Write access right of UBUS (SrcPID) clients 96 thru 127 on UBUS Address Range Checker (ARCH0..7)
 ***************************************************************************/
#define BCHP_MEMC_UBUS_1_ARCH_WRITE_RIGHTS_3_i_ARRAY_BASE          0x21589200
#define BCHP_MEMC_UBUS_1_ARCH_WRITE_RIGHTS_3_i_ARRAY_START         0
#define BCHP_MEMC_UBUS_1_ARCH_WRITE_RIGHTS_3_i_ARRAY_END           7
#define BCHP_MEMC_UBUS_1_ARCH_WRITE_RIGHTS_3_i_ARRAY_ELEMENT_SIZE  32

/***************************************************************************
 *ARCH_WRITE_RIGHTS_3_%i - Write access right of UBUS (SrcPID) clients 96 thru 127 on UBUS Address Range Checker (ARCH0..7)
 ***************************************************************************/
/* MEMC_UBUS_1 :: ARCH_WRITE_RIGHTS_3_i :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_UBUS_1_ARCH_WRITE_RIGHTS_3_i_ACCESS_RIGHT_MASK   0xffffffff
#define BCHP_MEMC_UBUS_1_ARCH_WRITE_RIGHTS_3_i_ACCESS_RIGHT_SHIFT  0
#define BCHP_MEMC_UBUS_1_ARCH_WRITE_RIGHTS_3_i_ACCESS_RIGHT_DEFAULT 0x00000000


/***************************************************************************
 *ARCH_WRITE_RIGHTS_4_%i - Write access right of UBUS (SrcPID) clients 128 thru 159 on UBUS Address Range Checker (ARCH0..7)
 ***************************************************************************/
#define BCHP_MEMC_UBUS_1_ARCH_WRITE_RIGHTS_4_i_ARRAY_BASE          0x21589220
#define BCHP_MEMC_UBUS_1_ARCH_WRITE_RIGHTS_4_i_ARRAY_START         0
#define BCHP_MEMC_UBUS_1_ARCH_WRITE_RIGHTS_4_i_ARRAY_END           7
#define BCHP_MEMC_UBUS_1_ARCH_WRITE_RIGHTS_4_i_ARRAY_ELEMENT_SIZE  32

/***************************************************************************
 *ARCH_WRITE_RIGHTS_4_%i - Write access right of UBUS (SrcPID) clients 128 thru 159 on UBUS Address Range Checker (ARCH0..7)
 ***************************************************************************/
/* MEMC_UBUS_1 :: ARCH_WRITE_RIGHTS_4_i :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_UBUS_1_ARCH_WRITE_RIGHTS_4_i_ACCESS_RIGHT_MASK   0xffffffff
#define BCHP_MEMC_UBUS_1_ARCH_WRITE_RIGHTS_4_i_ACCESS_RIGHT_SHIFT  0
#define BCHP_MEMC_UBUS_1_ARCH_WRITE_RIGHTS_4_i_ACCESS_RIGHT_DEFAULT 0x00000000


/***************************************************************************
 *ARCH_WRITE_RIGHTS_5_%i - Write access right of UBUS (SrcPID) clients 160 thru 191 on UBUS Address Range Checker (ARCH0..7)
 ***************************************************************************/
#define BCHP_MEMC_UBUS_1_ARCH_WRITE_RIGHTS_5_i_ARRAY_BASE          0x21589240
#define BCHP_MEMC_UBUS_1_ARCH_WRITE_RIGHTS_5_i_ARRAY_START         0
#define BCHP_MEMC_UBUS_1_ARCH_WRITE_RIGHTS_5_i_ARRAY_END           7
#define BCHP_MEMC_UBUS_1_ARCH_WRITE_RIGHTS_5_i_ARRAY_ELEMENT_SIZE  32

/***************************************************************************
 *ARCH_WRITE_RIGHTS_5_%i - Write access right of UBUS (SrcPID) clients 160 thru 191 on UBUS Address Range Checker (ARCH0..7)
 ***************************************************************************/
/* MEMC_UBUS_1 :: ARCH_WRITE_RIGHTS_5_i :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_UBUS_1_ARCH_WRITE_RIGHTS_5_i_ACCESS_RIGHT_MASK   0xffffffff
#define BCHP_MEMC_UBUS_1_ARCH_WRITE_RIGHTS_5_i_ACCESS_RIGHT_SHIFT  0
#define BCHP_MEMC_UBUS_1_ARCH_WRITE_RIGHTS_5_i_ACCESS_RIGHT_DEFAULT 0x00000000


/***************************************************************************
 *ARCH_WRITE_RIGHTS_6_%i - Write access right of UBUS (SrcPID) clients 192 thru 223 on UBUS Address Range Checker (ARCH0..7)
 ***************************************************************************/
#define BCHP_MEMC_UBUS_1_ARCH_WRITE_RIGHTS_6_i_ARRAY_BASE          0x21589260
#define BCHP_MEMC_UBUS_1_ARCH_WRITE_RIGHTS_6_i_ARRAY_START         0
#define BCHP_MEMC_UBUS_1_ARCH_WRITE_RIGHTS_6_i_ARRAY_END           7
#define BCHP_MEMC_UBUS_1_ARCH_WRITE_RIGHTS_6_i_ARRAY_ELEMENT_SIZE  32

/***************************************************************************
 *ARCH_WRITE_RIGHTS_6_%i - Write access right of UBUS (SrcPID) clients 192 thru 223 on UBUS Address Range Checker (ARCH0..7)
 ***************************************************************************/
/* MEMC_UBUS_1 :: ARCH_WRITE_RIGHTS_6_i :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_UBUS_1_ARCH_WRITE_RIGHTS_6_i_ACCESS_RIGHT_MASK   0xffffffff
#define BCHP_MEMC_UBUS_1_ARCH_WRITE_RIGHTS_6_i_ACCESS_RIGHT_SHIFT  0
#define BCHP_MEMC_UBUS_1_ARCH_WRITE_RIGHTS_6_i_ACCESS_RIGHT_DEFAULT 0x00000000


/***************************************************************************
 *ARCH_WRITE_RIGHTS_7_%i - Write access right of UBUS (SrcPID) clients 224 thru 255 on UBUS Address Range Checker (ARCH0..7)
 ***************************************************************************/
#define BCHP_MEMC_UBUS_1_ARCH_WRITE_RIGHTS_7_i_ARRAY_BASE          0x21589280
#define BCHP_MEMC_UBUS_1_ARCH_WRITE_RIGHTS_7_i_ARRAY_START         0
#define BCHP_MEMC_UBUS_1_ARCH_WRITE_RIGHTS_7_i_ARRAY_END           7
#define BCHP_MEMC_UBUS_1_ARCH_WRITE_RIGHTS_7_i_ARRAY_ELEMENT_SIZE  32

/***************************************************************************
 *ARCH_WRITE_RIGHTS_7_%i - Write access right of UBUS (SrcPID) clients 224 thru 255 on UBUS Address Range Checker (ARCH0..7)
 ***************************************************************************/
/* MEMC_UBUS_1 :: ARCH_WRITE_RIGHTS_7_i :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_UBUS_1_ARCH_WRITE_RIGHTS_7_i_ACCESS_RIGHT_MASK   0xffffffff
#define BCHP_MEMC_UBUS_1_ARCH_WRITE_RIGHTS_7_i_ACCESS_RIGHT_SHIFT  0
#define BCHP_MEMC_UBUS_1_ARCH_WRITE_RIGHTS_7_i_ACCESS_RIGHT_DEFAULT 0x00000000


/***************************************************************************
 *ARCH_VIOLATION_INFO_CMD%i - Violating UBUS client-ID & Command Type for UBUS Address Range Checker (ARCH0..7)
 ***************************************************************************/
#define BCHP_MEMC_UBUS_1_ARCH_VIOLATION_INFO_CMDi_ARRAY_BASE       0x215892a0
#define BCHP_MEMC_UBUS_1_ARCH_VIOLATION_INFO_CMDi_ARRAY_START      0
#define BCHP_MEMC_UBUS_1_ARCH_VIOLATION_INFO_CMDi_ARRAY_END        7
#define BCHP_MEMC_UBUS_1_ARCH_VIOLATION_INFO_CMDi_ARRAY_ELEMENT_SIZE 32

/***************************************************************************
 *ARCH_VIOLATION_INFO_CMD%i - Violating UBUS client-ID & Command Type for UBUS Address Range Checker (ARCH0..7)
 ***************************************************************************/
/* MEMC_UBUS_1 :: ARCH_VIOLATION_INFO_CMDi :: UBUS_SRCPID [31:24] */
#define BCHP_MEMC_UBUS_1_ARCH_VIOLATION_INFO_CMDi_UBUS_SRCPID_MASK 0xff000000
#define BCHP_MEMC_UBUS_1_ARCH_VIOLATION_INFO_CMDi_UBUS_SRCPID_SHIFT 24
#define BCHP_MEMC_UBUS_1_ARCH_VIOLATION_INFO_CMDi_UBUS_SRCPID_DEFAULT 0x00000000

/* MEMC_UBUS_1 :: ARCH_VIOLATION_INFO_CMDi :: reserved0 [23:22] */
#define BCHP_MEMC_UBUS_1_ARCH_VIOLATION_INFO_CMDi_reserved0_MASK   0x00c00000
#define BCHP_MEMC_UBUS_1_ARCH_VIOLATION_INFO_CMDi_reserved0_SHIFT  22

/* MEMC_UBUS_1 :: ARCH_VIOLATION_INFO_CMDi :: UBUS_PKTPID [21:12] */
#define BCHP_MEMC_UBUS_1_ARCH_VIOLATION_INFO_CMDi_UBUS_PKTPID_MASK 0x003ff000
#define BCHP_MEMC_UBUS_1_ARCH_VIOLATION_INFO_CMDi_UBUS_PKTPID_SHIFT 12
#define BCHP_MEMC_UBUS_1_ARCH_VIOLATION_INFO_CMDi_UBUS_PKTPID_DEFAULT 0x00000000

/* MEMC_UBUS_1 :: ARCH_VIOLATION_INFO_CMDi :: reserved1 [11:09] */
#define BCHP_MEMC_UBUS_1_ARCH_VIOLATION_INFO_CMDi_reserved1_MASK   0x00000e00
#define BCHP_MEMC_UBUS_1_ARCH_VIOLATION_INFO_CMDi_reserved1_SHIFT  9

/* MEMC_UBUS_1 :: ARCH_VIOLATION_INFO_CMDi :: TRANS_TYPE [08:00] */
#define BCHP_MEMC_UBUS_1_ARCH_VIOLATION_INFO_CMDi_TRANS_TYPE_MASK  0x000001ff
#define BCHP_MEMC_UBUS_1_ARCH_VIOLATION_INFO_CMDi_TRANS_TYPE_SHIFT 0
#define BCHP_MEMC_UBUS_1_ARCH_VIOLATION_INFO_CMDi_TRANS_TYPE_DEFAULT 0x00000000


/***************************************************************************
 *ARCH_VIOLATION_INFO_START_ADDR%i - Least significant 32 bits of Violating UBUS Command Start Address for UBUS Address Range Checker (ARCH0..7)
 ***************************************************************************/
#define BCHP_MEMC_UBUS_1_ARCH_VIOLATION_INFO_START_ADDRi_ARRAY_BASE 0x215892c0
#define BCHP_MEMC_UBUS_1_ARCH_VIOLATION_INFO_START_ADDRi_ARRAY_START 0
#define BCHP_MEMC_UBUS_1_ARCH_VIOLATION_INFO_START_ADDRi_ARRAY_END 7
#define BCHP_MEMC_UBUS_1_ARCH_VIOLATION_INFO_START_ADDRi_ARRAY_ELEMENT_SIZE 32

/***************************************************************************
 *ARCH_VIOLATION_INFO_START_ADDR%i - Least significant 32 bits of Violating UBUS Command Start Address for UBUS Address Range Checker (ARCH0..7)
 ***************************************************************************/
/* MEMC_UBUS_1 :: ARCH_VIOLATION_INFO_START_ADDRi :: ADDRESS [31:00] */
#define BCHP_MEMC_UBUS_1_ARCH_VIOLATION_INFO_START_ADDRi_ADDRESS_MASK 0xffffffff
#define BCHP_MEMC_UBUS_1_ARCH_VIOLATION_INFO_START_ADDRi_ADDRESS_SHIFT 0
#define BCHP_MEMC_UBUS_1_ARCH_VIOLATION_INFO_START_ADDRi_ADDRESS_DEFAULT 0x00000000


/***************************************************************************
 *ARCH_VIOLATION_INFO_START_ADDR_MSB%i - Most significant 5 bits of Violating UBUS Command Start Address for UBUS Address Range Checker (ARCH0..7)
 ***************************************************************************/
#define BCHP_MEMC_UBUS_1_ARCH_VIOLATION_INFO_START_ADDR_MSBi_ARRAY_BASE 0x215892e0
#define BCHP_MEMC_UBUS_1_ARCH_VIOLATION_INFO_START_ADDR_MSBi_ARRAY_START 0
#define BCHP_MEMC_UBUS_1_ARCH_VIOLATION_INFO_START_ADDR_MSBi_ARRAY_END 7
#define BCHP_MEMC_UBUS_1_ARCH_VIOLATION_INFO_START_ADDR_MSBi_ARRAY_ELEMENT_SIZE 32

/***************************************************************************
 *ARCH_VIOLATION_INFO_START_ADDR_MSB%i - Most significant 5 bits of Violating UBUS Command Start Address for UBUS Address Range Checker (ARCH0..7)
 ***************************************************************************/
/* MEMC_UBUS_1 :: ARCH_VIOLATION_INFO_START_ADDR_MSBi :: reserved0 [31:05] */
#define BCHP_MEMC_UBUS_1_ARCH_VIOLATION_INFO_START_ADDR_MSBi_reserved0_MASK 0xffffffe0
#define BCHP_MEMC_UBUS_1_ARCH_VIOLATION_INFO_START_ADDR_MSBi_reserved0_SHIFT 5

/* MEMC_UBUS_1 :: ARCH_VIOLATION_INFO_START_ADDR_MSBi :: ADDRESS [04:00] */
#define BCHP_MEMC_UBUS_1_ARCH_VIOLATION_INFO_START_ADDR_MSBi_ADDRESS_MASK 0x0000001f
#define BCHP_MEMC_UBUS_1_ARCH_VIOLATION_INFO_START_ADDR_MSBi_ADDRESS_SHIFT 0
#define BCHP_MEMC_UBUS_1_ARCH_VIOLATION_INFO_START_ADDR_MSBi_ADDRESS_DEFAULT 0x00000000


/***************************************************************************
 *ARCH_VIOLATION_INFO_END_ADDR%i - Least significant 32 bits of Violating UBUS Command End Address for UBUS Address Range Checker (ARCH0..7)
 ***************************************************************************/
#define BCHP_MEMC_UBUS_1_ARCH_VIOLATION_INFO_END_ADDRi_ARRAY_BASE  0x21589300
#define BCHP_MEMC_UBUS_1_ARCH_VIOLATION_INFO_END_ADDRi_ARRAY_START 0
#define BCHP_MEMC_UBUS_1_ARCH_VIOLATION_INFO_END_ADDRi_ARRAY_END   7
#define BCHP_MEMC_UBUS_1_ARCH_VIOLATION_INFO_END_ADDRi_ARRAY_ELEMENT_SIZE 32

/***************************************************************************
 *ARCH_VIOLATION_INFO_END_ADDR%i - Least significant 32 bits of Violating UBUS Command End Address for UBUS Address Range Checker (ARCH0..7)
 ***************************************************************************/
/* MEMC_UBUS_1 :: ARCH_VIOLATION_INFO_END_ADDRi :: ADDRESS [31:00] */
#define BCHP_MEMC_UBUS_1_ARCH_VIOLATION_INFO_END_ADDRi_ADDRESS_MASK 0xffffffff
#define BCHP_MEMC_UBUS_1_ARCH_VIOLATION_INFO_END_ADDRi_ADDRESS_SHIFT 0
#define BCHP_MEMC_UBUS_1_ARCH_VIOLATION_INFO_END_ADDRi_ADDRESS_DEFAULT 0x00000000


/***************************************************************************
 *ARCH_VIOLATION_INFO_END_ADDR_MSB%i - Most significant 5 bits of Violating UBUS Command End Address for UBUS Address Range Checker (ARCH0..7)
 ***************************************************************************/
#define BCHP_MEMC_UBUS_1_ARCH_VIOLATION_INFO_END_ADDR_MSBi_ARRAY_BASE 0x21589320
#define BCHP_MEMC_UBUS_1_ARCH_VIOLATION_INFO_END_ADDR_MSBi_ARRAY_START 0
#define BCHP_MEMC_UBUS_1_ARCH_VIOLATION_INFO_END_ADDR_MSBi_ARRAY_END 7
#define BCHP_MEMC_UBUS_1_ARCH_VIOLATION_INFO_END_ADDR_MSBi_ARRAY_ELEMENT_SIZE 32

/***************************************************************************
 *ARCH_VIOLATION_INFO_END_ADDR_MSB%i - Most significant 5 bits of Violating UBUS Command End Address for UBUS Address Range Checker (ARCH0..7)
 ***************************************************************************/
/* MEMC_UBUS_1 :: ARCH_VIOLATION_INFO_END_ADDR_MSBi :: reserved0 [31:05] */
#define BCHP_MEMC_UBUS_1_ARCH_VIOLATION_INFO_END_ADDR_MSBi_reserved0_MASK 0xffffffe0
#define BCHP_MEMC_UBUS_1_ARCH_VIOLATION_INFO_END_ADDR_MSBi_reserved0_SHIFT 5

/* MEMC_UBUS_1 :: ARCH_VIOLATION_INFO_END_ADDR_MSBi :: ADDRESS [04:00] */
#define BCHP_MEMC_UBUS_1_ARCH_VIOLATION_INFO_END_ADDR_MSBi_ADDRESS_MASK 0x0000001f
#define BCHP_MEMC_UBUS_1_ARCH_VIOLATION_INFO_END_ADDR_MSBi_ADDRESS_SHIFT 0
#define BCHP_MEMC_UBUS_1_ARCH_VIOLATION_INFO_END_ADDR_MSBi_ADDRESS_DEFAULT 0x00000000


/***************************************************************************
 *ARCH_VIOLATION_INFO_CLEAR%i - UBUS ARCH0..7 violation info clear register
 ***************************************************************************/
#define BCHP_MEMC_UBUS_1_ARCH_VIOLATION_INFO_CLEARi_ARRAY_BASE     0x21589340
#define BCHP_MEMC_UBUS_1_ARCH_VIOLATION_INFO_CLEARi_ARRAY_START    0
#define BCHP_MEMC_UBUS_1_ARCH_VIOLATION_INFO_CLEARi_ARRAY_END      7
#define BCHP_MEMC_UBUS_1_ARCH_VIOLATION_INFO_CLEARi_ARRAY_ELEMENT_SIZE 32

/***************************************************************************
 *ARCH_VIOLATION_INFO_CLEAR%i - UBUS ARCH0..7 violation info clear register
 ***************************************************************************/
/* MEMC_UBUS_1 :: ARCH_VIOLATION_INFO_CLEARi :: reserved0 [31:01] */
#define BCHP_MEMC_UBUS_1_ARCH_VIOLATION_INFO_CLEARi_reserved0_MASK 0xfffffffe
#define BCHP_MEMC_UBUS_1_ARCH_VIOLATION_INFO_CLEARi_reserved0_SHIFT 1

/* MEMC_UBUS_1 :: ARCH_VIOLATION_INFO_CLEARi :: CLEAR [00:00] */
#define BCHP_MEMC_UBUS_1_ARCH_VIOLATION_INFO_CLEARi_CLEAR_MASK     0x00000001
#define BCHP_MEMC_UBUS_1_ARCH_VIOLATION_INFO_CLEARi_CLEAR_SHIFT    0
#define BCHP_MEMC_UBUS_1_ARCH_VIOLATION_INFO_CLEARi_CLEAR_DEFAULT  0x00000000


/***************************************************************************
 *DWNSTRM_ARCH_VIOLATION_INFO_CMD%i - Violating UBUS client-ID & Command Type for Downstream Arbiter Client Address Range Checker (ARCH0..7)
 ***************************************************************************/
#define BCHP_MEMC_UBUS_1_DWNSTRM_ARCH_VIOLATION_INFO_CMDi_ARRAY_BASE 0x21589360
#define BCHP_MEMC_UBUS_1_DWNSTRM_ARCH_VIOLATION_INFO_CMDi_ARRAY_START 0
#define BCHP_MEMC_UBUS_1_DWNSTRM_ARCH_VIOLATION_INFO_CMDi_ARRAY_END 7
#define BCHP_MEMC_UBUS_1_DWNSTRM_ARCH_VIOLATION_INFO_CMDi_ARRAY_ELEMENT_SIZE 32

/***************************************************************************
 *DWNSTRM_ARCH_VIOLATION_INFO_CMD%i - Violating UBUS client-ID & Command Type for Downstream Arbiter Client Address Range Checker (ARCH0..7)
 ***************************************************************************/
/* MEMC_UBUS_1 :: DWNSTRM_ARCH_VIOLATION_INFO_CMDi :: UBUS_SRCPID [31:24] */
#define BCHP_MEMC_UBUS_1_DWNSTRM_ARCH_VIOLATION_INFO_CMDi_UBUS_SRCPID_MASK 0xff000000
#define BCHP_MEMC_UBUS_1_DWNSTRM_ARCH_VIOLATION_INFO_CMDi_UBUS_SRCPID_SHIFT 24
#define BCHP_MEMC_UBUS_1_DWNSTRM_ARCH_VIOLATION_INFO_CMDi_UBUS_SRCPID_DEFAULT 0x00000000

/* MEMC_UBUS_1 :: DWNSTRM_ARCH_VIOLATION_INFO_CMDi :: reserved0 [23:22] */
#define BCHP_MEMC_UBUS_1_DWNSTRM_ARCH_VIOLATION_INFO_CMDi_reserved0_MASK 0x00c00000
#define BCHP_MEMC_UBUS_1_DWNSTRM_ARCH_VIOLATION_INFO_CMDi_reserved0_SHIFT 22

/* MEMC_UBUS_1 :: DWNSTRM_ARCH_VIOLATION_INFO_CMDi :: UBUS_PKTPID [21:12] */
#define BCHP_MEMC_UBUS_1_DWNSTRM_ARCH_VIOLATION_INFO_CMDi_UBUS_PKTPID_MASK 0x003ff000
#define BCHP_MEMC_UBUS_1_DWNSTRM_ARCH_VIOLATION_INFO_CMDi_UBUS_PKTPID_SHIFT 12
#define BCHP_MEMC_UBUS_1_DWNSTRM_ARCH_VIOLATION_INFO_CMDi_UBUS_PKTPID_DEFAULT 0x00000000

/* MEMC_UBUS_1 :: DWNSTRM_ARCH_VIOLATION_INFO_CMDi :: reserved1 [11:09] */
#define BCHP_MEMC_UBUS_1_DWNSTRM_ARCH_VIOLATION_INFO_CMDi_reserved1_MASK 0x00000e00
#define BCHP_MEMC_UBUS_1_DWNSTRM_ARCH_VIOLATION_INFO_CMDi_reserved1_SHIFT 9

/* MEMC_UBUS_1 :: DWNSTRM_ARCH_VIOLATION_INFO_CMDi :: TRANS_TYPE [08:00] */
#define BCHP_MEMC_UBUS_1_DWNSTRM_ARCH_VIOLATION_INFO_CMDi_TRANS_TYPE_MASK 0x000001ff
#define BCHP_MEMC_UBUS_1_DWNSTRM_ARCH_VIOLATION_INFO_CMDi_TRANS_TYPE_SHIFT 0
#define BCHP_MEMC_UBUS_1_DWNSTRM_ARCH_VIOLATION_INFO_CMDi_TRANS_TYPE_DEFAULT 0x00000000


/***************************************************************************
 *DWNSTRM_ARCH_VIOLATION_INFO_START_ADDR%i - Least significant 32 bits of Violating UBUS Command Start Address for Downstream Arbiter Client Address Range Checker (ARCH0..7)
 ***************************************************************************/
#define BCHP_MEMC_UBUS_1_DWNSTRM_ARCH_VIOLATION_INFO_START_ADDRi_ARRAY_BASE 0x21589380
#define BCHP_MEMC_UBUS_1_DWNSTRM_ARCH_VIOLATION_INFO_START_ADDRi_ARRAY_START 0
#define BCHP_MEMC_UBUS_1_DWNSTRM_ARCH_VIOLATION_INFO_START_ADDRi_ARRAY_END 7
#define BCHP_MEMC_UBUS_1_DWNSTRM_ARCH_VIOLATION_INFO_START_ADDRi_ARRAY_ELEMENT_SIZE 32

/***************************************************************************
 *DWNSTRM_ARCH_VIOLATION_INFO_START_ADDR%i - Least significant 32 bits of Violating UBUS Command Start Address for Downstream Arbiter Client Address Range Checker (ARCH0..7)
 ***************************************************************************/
/* MEMC_UBUS_1 :: DWNSTRM_ARCH_VIOLATION_INFO_START_ADDRi :: ADDRESS [31:00] */
#define BCHP_MEMC_UBUS_1_DWNSTRM_ARCH_VIOLATION_INFO_START_ADDRi_ADDRESS_MASK 0xffffffff
#define BCHP_MEMC_UBUS_1_DWNSTRM_ARCH_VIOLATION_INFO_START_ADDRi_ADDRESS_SHIFT 0
#define BCHP_MEMC_UBUS_1_DWNSTRM_ARCH_VIOLATION_INFO_START_ADDRi_ADDRESS_DEFAULT 0x00000000


/***************************************************************************
 *DWNSTRM_ARCH_VIOLATION_INFO_START_ADDR_MSB%i - Most significant 5 bits of Violating UBUS Command Start Address for Downstream Arbiter Client Address Range Checker (ARCH0..7)
 ***************************************************************************/
#define BCHP_MEMC_UBUS_1_DWNSTRM_ARCH_VIOLATION_INFO_START_ADDR_MSBi_ARRAY_BASE 0x215893a0
#define BCHP_MEMC_UBUS_1_DWNSTRM_ARCH_VIOLATION_INFO_START_ADDR_MSBi_ARRAY_START 0
#define BCHP_MEMC_UBUS_1_DWNSTRM_ARCH_VIOLATION_INFO_START_ADDR_MSBi_ARRAY_END 7
#define BCHP_MEMC_UBUS_1_DWNSTRM_ARCH_VIOLATION_INFO_START_ADDR_MSBi_ARRAY_ELEMENT_SIZE 32

/***************************************************************************
 *DWNSTRM_ARCH_VIOLATION_INFO_START_ADDR_MSB%i - Most significant 5 bits of Violating UBUS Command Start Address for Downstream Arbiter Client Address Range Checker (ARCH0..7)
 ***************************************************************************/
/* MEMC_UBUS_1 :: DWNSTRM_ARCH_VIOLATION_INFO_START_ADDR_MSBi :: reserved0 [31:05] */
#define BCHP_MEMC_UBUS_1_DWNSTRM_ARCH_VIOLATION_INFO_START_ADDR_MSBi_reserved0_MASK 0xffffffe0
#define BCHP_MEMC_UBUS_1_DWNSTRM_ARCH_VIOLATION_INFO_START_ADDR_MSBi_reserved0_SHIFT 5

/* MEMC_UBUS_1 :: DWNSTRM_ARCH_VIOLATION_INFO_START_ADDR_MSBi :: ADDRESS [04:00] */
#define BCHP_MEMC_UBUS_1_DWNSTRM_ARCH_VIOLATION_INFO_START_ADDR_MSBi_ADDRESS_MASK 0x0000001f
#define BCHP_MEMC_UBUS_1_DWNSTRM_ARCH_VIOLATION_INFO_START_ADDR_MSBi_ADDRESS_SHIFT 0
#define BCHP_MEMC_UBUS_1_DWNSTRM_ARCH_VIOLATION_INFO_START_ADDR_MSBi_ADDRESS_DEFAULT 0x00000000


/***************************************************************************
 *DWNSTRM_ARCH_VIOLATION_INFO_END_ADDR%i - Least significant 32 bits of Violating UBUS Command End Address for Downstream Arbiter Client Address Range Checker (ARCH0..7)
 ***************************************************************************/
#define BCHP_MEMC_UBUS_1_DWNSTRM_ARCH_VIOLATION_INFO_END_ADDRi_ARRAY_BASE 0x215893c0
#define BCHP_MEMC_UBUS_1_DWNSTRM_ARCH_VIOLATION_INFO_END_ADDRi_ARRAY_START 0
#define BCHP_MEMC_UBUS_1_DWNSTRM_ARCH_VIOLATION_INFO_END_ADDRi_ARRAY_END 7
#define BCHP_MEMC_UBUS_1_DWNSTRM_ARCH_VIOLATION_INFO_END_ADDRi_ARRAY_ELEMENT_SIZE 32

/***************************************************************************
 *DWNSTRM_ARCH_VIOLATION_INFO_END_ADDR%i - Least significant 32 bits of Violating UBUS Command End Address for Downstream Arbiter Client Address Range Checker (ARCH0..7)
 ***************************************************************************/
/* MEMC_UBUS_1 :: DWNSTRM_ARCH_VIOLATION_INFO_END_ADDRi :: ADDRESS [31:00] */
#define BCHP_MEMC_UBUS_1_DWNSTRM_ARCH_VIOLATION_INFO_END_ADDRi_ADDRESS_MASK 0xffffffff
#define BCHP_MEMC_UBUS_1_DWNSTRM_ARCH_VIOLATION_INFO_END_ADDRi_ADDRESS_SHIFT 0
#define BCHP_MEMC_UBUS_1_DWNSTRM_ARCH_VIOLATION_INFO_END_ADDRi_ADDRESS_DEFAULT 0x00000000


/***************************************************************************
 *DWNSTRM_ARCH_VIOLATION_INFO_END_ADDR_MSB%i - Most significant 5 bits of Violating UBUS Command End Address for Downstream Arbiter Client  Address Range Checker (ARCH0..7)
 ***************************************************************************/
#define BCHP_MEMC_UBUS_1_DWNSTRM_ARCH_VIOLATION_INFO_END_ADDR_MSBi_ARRAY_BASE 0x215893e0
#define BCHP_MEMC_UBUS_1_DWNSTRM_ARCH_VIOLATION_INFO_END_ADDR_MSBi_ARRAY_START 0
#define BCHP_MEMC_UBUS_1_DWNSTRM_ARCH_VIOLATION_INFO_END_ADDR_MSBi_ARRAY_END 7
#define BCHP_MEMC_UBUS_1_DWNSTRM_ARCH_VIOLATION_INFO_END_ADDR_MSBi_ARRAY_ELEMENT_SIZE 32

/***************************************************************************
 *DWNSTRM_ARCH_VIOLATION_INFO_END_ADDR_MSB%i - Most significant 5 bits of Violating UBUS Command End Address for Downstream Arbiter Client  Address Range Checker (ARCH0..7)
 ***************************************************************************/
/* MEMC_UBUS_1 :: DWNSTRM_ARCH_VIOLATION_INFO_END_ADDR_MSBi :: reserved0 [31:05] */
#define BCHP_MEMC_UBUS_1_DWNSTRM_ARCH_VIOLATION_INFO_END_ADDR_MSBi_reserved0_MASK 0xffffffe0
#define BCHP_MEMC_UBUS_1_DWNSTRM_ARCH_VIOLATION_INFO_END_ADDR_MSBi_reserved0_SHIFT 5

/* MEMC_UBUS_1 :: DWNSTRM_ARCH_VIOLATION_INFO_END_ADDR_MSBi :: ADDRESS [04:00] */
#define BCHP_MEMC_UBUS_1_DWNSTRM_ARCH_VIOLATION_INFO_END_ADDR_MSBi_ADDRESS_MASK 0x0000001f
#define BCHP_MEMC_UBUS_1_DWNSTRM_ARCH_VIOLATION_INFO_END_ADDR_MSBi_ADDRESS_SHIFT 0
#define BCHP_MEMC_UBUS_1_DWNSTRM_ARCH_VIOLATION_INFO_END_ADDR_MSBi_ADDRESS_DEFAULT 0x00000000


/***************************************************************************
 *DWNSTRM_ARCH_VIOLATION_INFO_CLEAR%i - UBUS Downstream Arbiter Client ARCH0..7 violation info clear register
 ***************************************************************************/
#define BCHP_MEMC_UBUS_1_DWNSTRM_ARCH_VIOLATION_INFO_CLEARi_ARRAY_BASE 0x21589400
#define BCHP_MEMC_UBUS_1_DWNSTRM_ARCH_VIOLATION_INFO_CLEARi_ARRAY_START 0
#define BCHP_MEMC_UBUS_1_DWNSTRM_ARCH_VIOLATION_INFO_CLEARi_ARRAY_END 7
#define BCHP_MEMC_UBUS_1_DWNSTRM_ARCH_VIOLATION_INFO_CLEARi_ARRAY_ELEMENT_SIZE 32

/***************************************************************************
 *DWNSTRM_ARCH_VIOLATION_INFO_CLEAR%i - UBUS Downstream Arbiter Client ARCH0..7 violation info clear register
 ***************************************************************************/
/* MEMC_UBUS_1 :: DWNSTRM_ARCH_VIOLATION_INFO_CLEARi :: reserved0 [31:01] */
#define BCHP_MEMC_UBUS_1_DWNSTRM_ARCH_VIOLATION_INFO_CLEARi_reserved0_MASK 0xfffffffe
#define BCHP_MEMC_UBUS_1_DWNSTRM_ARCH_VIOLATION_INFO_CLEARi_reserved0_SHIFT 1

/* MEMC_UBUS_1 :: DWNSTRM_ARCH_VIOLATION_INFO_CLEARi :: CLEAR [00:00] */
#define BCHP_MEMC_UBUS_1_DWNSTRM_ARCH_VIOLATION_INFO_CLEARi_CLEAR_MASK 0x00000001
#define BCHP_MEMC_UBUS_1_DWNSTRM_ARCH_VIOLATION_INFO_CLEARi_CLEAR_SHIFT 0
#define BCHP_MEMC_UBUS_1_DWNSTRM_ARCH_VIOLATION_INFO_CLEARi_CLEAR_DEFAULT 0x00000000


/***************************************************************************
 *UBUS_ALIAS_VIOLATION_INFO_START_ADDR - Least significant 32 bits of Violating Command Start Address for UBUS Address Aliasing Checker
 ***************************************************************************/
/* MEMC_UBUS_1 :: UBUS_ALIAS_VIOLATION_INFO_START_ADDR :: ADDRESS [31:00] */
#define BCHP_MEMC_UBUS_1_UBUS_ALIAS_VIOLATION_INFO_START_ADDR_ADDRESS_MASK 0xffffffff
#define BCHP_MEMC_UBUS_1_UBUS_ALIAS_VIOLATION_INFO_START_ADDR_ADDRESS_SHIFT 0
#define BCHP_MEMC_UBUS_1_UBUS_ALIAS_VIOLATION_INFO_START_ADDR_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *UBUS_ALIAS_VIOLATION_INFO_START_ADDR_MSB - Most significant 5 bits of Violating Command Start Address for UBUS Address Aliasing Checker
 ***************************************************************************/
/* MEMC_UBUS_1 :: UBUS_ALIAS_VIOLATION_INFO_START_ADDR_MSB :: reserved0 [31:05] */
#define BCHP_MEMC_UBUS_1_UBUS_ALIAS_VIOLATION_INFO_START_ADDR_MSB_reserved0_MASK 0xffffffe0
#define BCHP_MEMC_UBUS_1_UBUS_ALIAS_VIOLATION_INFO_START_ADDR_MSB_reserved0_SHIFT 5

/* MEMC_UBUS_1 :: UBUS_ALIAS_VIOLATION_INFO_START_ADDR_MSB :: ADDRESS [04:00] */
#define BCHP_MEMC_UBUS_1_UBUS_ALIAS_VIOLATION_INFO_START_ADDR_MSB_ADDRESS_MASK 0x0000001f
#define BCHP_MEMC_UBUS_1_UBUS_ALIAS_VIOLATION_INFO_START_ADDR_MSB_ADDRESS_SHIFT 0
#define BCHP_MEMC_UBUS_1_UBUS_ALIAS_VIOLATION_INFO_START_ADDR_MSB_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *UBUS_ALIAS_VIOLATION_INFO_END_ADDR - Least significant 32 bits of Violating Command End Address for UBUS Address Aliasing Checker
 ***************************************************************************/
/* MEMC_UBUS_1 :: UBUS_ALIAS_VIOLATION_INFO_END_ADDR :: ADDRESS [31:00] */
#define BCHP_MEMC_UBUS_1_UBUS_ALIAS_VIOLATION_INFO_END_ADDR_ADDRESS_MASK 0xffffffff
#define BCHP_MEMC_UBUS_1_UBUS_ALIAS_VIOLATION_INFO_END_ADDR_ADDRESS_SHIFT 0
#define BCHP_MEMC_UBUS_1_UBUS_ALIAS_VIOLATION_INFO_END_ADDR_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *UBUS_ALIAS_VIOLATION_INFO_END_ADDR_MSB - Most significant 5 bits of Violating Command End Address for UBUS Address Aliasing Checker
 ***************************************************************************/
/* MEMC_UBUS_1 :: UBUS_ALIAS_VIOLATION_INFO_END_ADDR_MSB :: reserved0 [31:05] */
#define BCHP_MEMC_UBUS_1_UBUS_ALIAS_VIOLATION_INFO_END_ADDR_MSB_reserved0_MASK 0xffffffe0
#define BCHP_MEMC_UBUS_1_UBUS_ALIAS_VIOLATION_INFO_END_ADDR_MSB_reserved0_SHIFT 5

/* MEMC_UBUS_1 :: UBUS_ALIAS_VIOLATION_INFO_END_ADDR_MSB :: ADDRESS [04:00] */
#define BCHP_MEMC_UBUS_1_UBUS_ALIAS_VIOLATION_INFO_END_ADDR_MSB_ADDRESS_MASK 0x0000001f
#define BCHP_MEMC_UBUS_1_UBUS_ALIAS_VIOLATION_INFO_END_ADDR_MSB_ADDRESS_SHIFT 0
#define BCHP_MEMC_UBUS_1_UBUS_ALIAS_VIOLATION_INFO_END_ADDR_MSB_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *UBUS_ALIAS_VIOLATION_INFO_CMD - Violating UBUS client-ID & Command Type for UBUS Address Aliasing Checker
 ***************************************************************************/
/* MEMC_UBUS_1 :: UBUS_ALIAS_VIOLATION_INFO_CMD :: UBUS_SRCPID [31:24] */
#define BCHP_MEMC_UBUS_1_UBUS_ALIAS_VIOLATION_INFO_CMD_UBUS_SRCPID_MASK 0xff000000
#define BCHP_MEMC_UBUS_1_UBUS_ALIAS_VIOLATION_INFO_CMD_UBUS_SRCPID_SHIFT 24
#define BCHP_MEMC_UBUS_1_UBUS_ALIAS_VIOLATION_INFO_CMD_UBUS_SRCPID_DEFAULT 0x00000000

/* MEMC_UBUS_1 :: UBUS_ALIAS_VIOLATION_INFO_CMD :: reserved0 [23:22] */
#define BCHP_MEMC_UBUS_1_UBUS_ALIAS_VIOLATION_INFO_CMD_reserved0_MASK 0x00c00000
#define BCHP_MEMC_UBUS_1_UBUS_ALIAS_VIOLATION_INFO_CMD_reserved0_SHIFT 22

/* MEMC_UBUS_1 :: UBUS_ALIAS_VIOLATION_INFO_CMD :: UBUS_PKTPID [21:12] */
#define BCHP_MEMC_UBUS_1_UBUS_ALIAS_VIOLATION_INFO_CMD_UBUS_PKTPID_MASK 0x003ff000
#define BCHP_MEMC_UBUS_1_UBUS_ALIAS_VIOLATION_INFO_CMD_UBUS_PKTPID_SHIFT 12
#define BCHP_MEMC_UBUS_1_UBUS_ALIAS_VIOLATION_INFO_CMD_UBUS_PKTPID_DEFAULT 0x00000000

/* MEMC_UBUS_1 :: UBUS_ALIAS_VIOLATION_INFO_CMD :: reserved1 [11:09] */
#define BCHP_MEMC_UBUS_1_UBUS_ALIAS_VIOLATION_INFO_CMD_reserved1_MASK 0x00000e00
#define BCHP_MEMC_UBUS_1_UBUS_ALIAS_VIOLATION_INFO_CMD_reserved1_SHIFT 9

/* MEMC_UBUS_1 :: UBUS_ALIAS_VIOLATION_INFO_CMD :: TRANS_TYPE [08:00] */
#define BCHP_MEMC_UBUS_1_UBUS_ALIAS_VIOLATION_INFO_CMD_TRANS_TYPE_MASK 0x000001ff
#define BCHP_MEMC_UBUS_1_UBUS_ALIAS_VIOLATION_INFO_CMD_TRANS_TYPE_SHIFT 0
#define BCHP_MEMC_UBUS_1_UBUS_ALIAS_VIOLATION_INFO_CMD_TRANS_TYPE_DEFAULT 0x00000000

/***************************************************************************
 *UBUS_ALIAS_VIOLATION_INFO_CLEAR - ALIAS violation info write clear register
 ***************************************************************************/
/* MEMC_UBUS_1 :: UBUS_ALIAS_VIOLATION_INFO_CLEAR :: reserved0 [31:01] */
#define BCHP_MEMC_UBUS_1_UBUS_ALIAS_VIOLATION_INFO_CLEAR_reserved0_MASK 0xfffffffe
#define BCHP_MEMC_UBUS_1_UBUS_ALIAS_VIOLATION_INFO_CLEAR_reserved0_SHIFT 1

/* MEMC_UBUS_1 :: UBUS_ALIAS_VIOLATION_INFO_CLEAR :: CLEAR [00:00] */
#define BCHP_MEMC_UBUS_1_UBUS_ALIAS_VIOLATION_INFO_CLEAR_CLEAR_MASK 0x00000001
#define BCHP_MEMC_UBUS_1_UBUS_ALIAS_VIOLATION_INFO_CLEAR_CLEAR_SHIFT 0
#define BCHP_MEMC_UBUS_1_UBUS_ALIAS_VIOLATION_INFO_CLEAR_CLEAR_DEFAULT 0x00000000

/***************************************************************************
 *REP_HB_FIFO_SPACE_THRESHOLD - UBUS Reply Header FIFO Space threshold
 ***************************************************************************/
/* MEMC_UBUS_1 :: REP_HB_FIFO_SPACE_THRESHOLD :: reserved0 [31:06] */
#define BCHP_MEMC_UBUS_1_REP_HB_FIFO_SPACE_THRESHOLD_reserved0_MASK 0xffffffc0
#define BCHP_MEMC_UBUS_1_REP_HB_FIFO_SPACE_THRESHOLD_reserved0_SHIFT 6

/* MEMC_UBUS_1 :: REP_HB_FIFO_SPACE_THRESHOLD :: HDR_SPACE_THRESHOLD [05:00] */
#define BCHP_MEMC_UBUS_1_REP_HB_FIFO_SPACE_THRESHOLD_HDR_SPACE_THRESHOLD_MASK 0x0000003f
#define BCHP_MEMC_UBUS_1_REP_HB_FIFO_SPACE_THRESHOLD_HDR_SPACE_THRESHOLD_SHIFT 0
#define BCHP_MEMC_UBUS_1_REP_HB_FIFO_SPACE_THRESHOLD_HDR_SPACE_THRESHOLD_DEFAULT 0x00000004

/***************************************************************************
 *RDDATA_FIFO_SPACE_THRESHOLD - UBUS Read Data FIFO Space threshold
 ***************************************************************************/
/* MEMC_UBUS_1 :: RDDATA_FIFO_SPACE_THRESHOLD :: reserved0 [31:09] */
#define BCHP_MEMC_UBUS_1_RDDATA_FIFO_SPACE_THRESHOLD_reserved0_MASK 0xfffffe00
#define BCHP_MEMC_UBUS_1_RDDATA_FIFO_SPACE_THRESHOLD_reserved0_SHIFT 9

/* MEMC_UBUS_1 :: RDDATA_FIFO_SPACE_THRESHOLD :: reserved_for_padding1 [08:07] */
#define BCHP_MEMC_UBUS_1_RDDATA_FIFO_SPACE_THRESHOLD_reserved_for_padding1_MASK 0x00000180
#define BCHP_MEMC_UBUS_1_RDDATA_FIFO_SPACE_THRESHOLD_reserved_for_padding1_SHIFT 7

/* MEMC_UBUS_1 :: RDDATA_FIFO_SPACE_THRESHOLD :: RDDATA_SPACE_THRESHOLD [06:00] */
#define BCHP_MEMC_UBUS_1_RDDATA_FIFO_SPACE_THRESHOLD_RDDATA_SPACE_THRESHOLD_MASK 0x0000007f
#define BCHP_MEMC_UBUS_1_RDDATA_FIFO_SPACE_THRESHOLD_RDDATA_SPACE_THRESHOLD_SHIFT 0
#define BCHP_MEMC_UBUS_1_RDDATA_FIFO_SPACE_THRESHOLD_RDDATA_SPACE_THRESHOLD_DEFAULT 0x00000010

/***************************************************************************
 *READ_GRP_MAX_NWORD_COUNT - Maximum number of NATIVE WORDS for any the Read Group
 ***************************************************************************/
/* MEMC_UBUS_1 :: READ_GRP_MAX_NWORD_COUNT :: reserved0 [31:06] */
#define BCHP_MEMC_UBUS_1_READ_GRP_MAX_NWORD_COUNT_reserved0_MASK   0xffffffc0
#define BCHP_MEMC_UBUS_1_READ_GRP_MAX_NWORD_COUNT_reserved0_SHIFT  6

/* MEMC_UBUS_1 :: READ_GRP_MAX_NWORD_COUNT :: MAX_NWORD_COUNT [05:00] */
#define BCHP_MEMC_UBUS_1_READ_GRP_MAX_NWORD_COUNT_MAX_NWORD_COUNT_MASK 0x0000003f
#define BCHP_MEMC_UBUS_1_READ_GRP_MAX_NWORD_COUNT_MAX_NWORD_COUNT_SHIFT 0
#define BCHP_MEMC_UBUS_1_READ_GRP_MAX_NWORD_COUNT_MAX_NWORD_COUNT_DEFAULT 0x00000020

/***************************************************************************
 *WRITE_GRP_MAX_NWORD_COUNT - Maximum number of NATIVE WORDS for any the Write Group
 ***************************************************************************/
/* MEMC_UBUS_1 :: WRITE_GRP_MAX_NWORD_COUNT :: reserved0 [31:06] */
#define BCHP_MEMC_UBUS_1_WRITE_GRP_MAX_NWORD_COUNT_reserved0_MASK  0xffffffc0
#define BCHP_MEMC_UBUS_1_WRITE_GRP_MAX_NWORD_COUNT_reserved0_SHIFT 6

/* MEMC_UBUS_1 :: WRITE_GRP_MAX_NWORD_COUNT :: MAX_NWORD_COUNT [05:00] */
#define BCHP_MEMC_UBUS_1_WRITE_GRP_MAX_NWORD_COUNT_MAX_NWORD_COUNT_MASK 0x0000003f
#define BCHP_MEMC_UBUS_1_WRITE_GRP_MAX_NWORD_COUNT_MAX_NWORD_COUNT_SHIFT 0
#define BCHP_MEMC_UBUS_1_WRITE_GRP_MAX_NWORD_COUNT_MAX_NWORD_COUNT_DEFAULT 0x00000020

/***************************************************************************
 *STAT_PACKETS_READ - UBUS Read Packet count register.
 ***************************************************************************/
/* MEMC_UBUS_1 :: STAT_PACKETS_READ :: COUNT [31:00] */
#define BCHP_MEMC_UBUS_1_STAT_PACKETS_READ_COUNT_MASK              0xffffffff
#define BCHP_MEMC_UBUS_1_STAT_PACKETS_READ_COUNT_SHIFT             0
#define BCHP_MEMC_UBUS_1_STAT_PACKETS_READ_COUNT_DEFAULT           0x00000000

/***************************************************************************
 *STAT_PACKETS_WRITE - UBUS Write Packet count register.
 ***************************************************************************/
/* MEMC_UBUS_1 :: STAT_PACKETS_WRITE :: COUNT [31:00] */
#define BCHP_MEMC_UBUS_1_STAT_PACKETS_WRITE_COUNT_MASK             0xffffffff
#define BCHP_MEMC_UBUS_1_STAT_PACKETS_WRITE_COUNT_SHIFT            0
#define BCHP_MEMC_UBUS_1_STAT_PACKETS_WRITE_COUNT_DEFAULT          0x00000000

/***************************************************************************
 *STAT_PACKETS_WRITE_REPLY - UBUS Write Reply Packet count register.
 ***************************************************************************/
/* MEMC_UBUS_1 :: STAT_PACKETS_WRITE_REPLY :: COUNT [31:00] */
#define BCHP_MEMC_UBUS_1_STAT_PACKETS_WRITE_REPLY_COUNT_MASK       0xffffffff
#define BCHP_MEMC_UBUS_1_STAT_PACKETS_WRITE_REPLY_COUNT_SHIFT      0
#define BCHP_MEMC_UBUS_1_STAT_PACKETS_WRITE_REPLY_COUNT_DEFAULT    0x00000000

/***************************************************************************
 *STAT_BANKS_READ - UBUS Read Bank count register.
 ***************************************************************************/
/* MEMC_UBUS_1 :: STAT_BANKS_READ :: COUNT [31:00] */
#define BCHP_MEMC_UBUS_1_STAT_BANKS_READ_COUNT_MASK                0xffffffff
#define BCHP_MEMC_UBUS_1_STAT_BANKS_READ_COUNT_SHIFT               0
#define BCHP_MEMC_UBUS_1_STAT_BANKS_READ_COUNT_DEFAULT             0x00000000

/***************************************************************************
 *STAT_BANKS_WRITE - UBUS Write Bank count register.
 ***************************************************************************/
/* MEMC_UBUS_1 :: STAT_BANKS_WRITE :: COUNT [31:00] */
#define BCHP_MEMC_UBUS_1_STAT_BANKS_WRITE_COUNT_MASK               0xffffffff
#define BCHP_MEMC_UBUS_1_STAT_BANKS_WRITE_COUNT_SHIFT              0
#define BCHP_MEMC_UBUS_1_STAT_BANKS_WRITE_COUNT_DEFAULT            0x00000000

/***************************************************************************
 *STAT_GROUPS_READ - UBUS Read Group count register.
 ***************************************************************************/
/* MEMC_UBUS_1 :: STAT_GROUPS_READ :: COUNT [31:00] */
#define BCHP_MEMC_UBUS_1_STAT_GROUPS_READ_COUNT_MASK               0xffffffff
#define BCHP_MEMC_UBUS_1_STAT_GROUPS_READ_COUNT_SHIFT              0
#define BCHP_MEMC_UBUS_1_STAT_GROUPS_READ_COUNT_DEFAULT            0x00000000

/***************************************************************************
 *STAT_GROUPS_WRITE - UBUS Write Group count register.
 ***************************************************************************/
/* MEMC_UBUS_1 :: STAT_GROUPS_WRITE :: COUNT [31:00] */
#define BCHP_MEMC_UBUS_1_STAT_GROUPS_WRITE_COUNT_MASK              0xffffffff
#define BCHP_MEMC_UBUS_1_STAT_GROUPS_WRITE_COUNT_SHIFT             0
#define BCHP_MEMC_UBUS_1_STAT_GROUPS_WRITE_COUNT_DEFAULT           0x00000000

/***************************************************************************
 *STAT_CAS_READ - UBUS Read CAS count register.
 ***************************************************************************/
/* MEMC_UBUS_1 :: STAT_CAS_READ :: COUNT [31:00] */
#define BCHP_MEMC_UBUS_1_STAT_CAS_READ_COUNT_MASK                  0xffffffff
#define BCHP_MEMC_UBUS_1_STAT_CAS_READ_COUNT_SHIFT                 0
#define BCHP_MEMC_UBUS_1_STAT_CAS_READ_COUNT_DEFAULT               0x00000000

/***************************************************************************
 *STAT_CAS_WRITE - UBUS Write CAS count register.
 ***************************************************************************/
/* MEMC_UBUS_1 :: STAT_CAS_WRITE :: COUNT [31:00] */
#define BCHP_MEMC_UBUS_1_STAT_CAS_WRITE_COUNT_MASK                 0xffffffff
#define BCHP_MEMC_UBUS_1_STAT_CAS_WRITE_COUNT_SHIFT                0
#define BCHP_MEMC_UBUS_1_STAT_CAS_WRITE_COUNT_DEFAULT              0x00000000

/***************************************************************************
 *STAT_OWORDS_WRITE_REPLY - UBUS Write reply OWORD count register.
 ***************************************************************************/
/* MEMC_UBUS_1 :: STAT_OWORDS_WRITE_REPLY :: COUNT [31:00] */
#define BCHP_MEMC_UBUS_1_STAT_OWORDS_WRITE_REPLY_COUNT_MASK        0xffffffff
#define BCHP_MEMC_UBUS_1_STAT_OWORDS_WRITE_REPLY_COUNT_SHIFT       0
#define BCHP_MEMC_UBUS_1_STAT_OWORDS_WRITE_REPLY_COUNT_DEFAULT     0x00000000

/***************************************************************************
 *STAT_OWORDS_READ - UBUS Read OWORD count register.
 ***************************************************************************/
/* MEMC_UBUS_1 :: STAT_OWORDS_READ :: COUNT [31:00] */
#define BCHP_MEMC_UBUS_1_STAT_OWORDS_READ_COUNT_MASK               0xffffffff
#define BCHP_MEMC_UBUS_1_STAT_OWORDS_READ_COUNT_SHIFT              0
#define BCHP_MEMC_UBUS_1_STAT_OWORDS_READ_COUNT_DEFAULT            0x00000000

/***************************************************************************
 *STAT_OWORDS_WRITE - UBUS Write OWORD count register.
 ***************************************************************************/
/* MEMC_UBUS_1 :: STAT_OWORDS_WRITE :: COUNT [31:00] */
#define BCHP_MEMC_UBUS_1_STAT_OWORDS_WRITE_COUNT_MASK              0xffffffff
#define BCHP_MEMC_UBUS_1_STAT_OWORDS_WRITE_COUNT_SHIFT             0
#define BCHP_MEMC_UBUS_1_STAT_OWORDS_WRITE_COUNT_DEFAULT           0x00000000

/***************************************************************************
 *UBUS_INTERFACE_REQ_FIFO_STATUS - UBUS Interface Request side FIFO status register.
 ***************************************************************************/
/* MEMC_UBUS_1 :: UBUS_INTERFACE_REQ_FIFO_STATUS :: reserved0 [31:24] */
#define BCHP_MEMC_UBUS_1_UBUS_INTERFACE_REQ_FIFO_STATUS_reserved0_MASK 0xff000000
#define BCHP_MEMC_UBUS_1_UBUS_INTERFACE_REQ_FIFO_STATUS_reserved0_SHIFT 24

/* MEMC_UBUS_1 :: UBUS_INTERFACE_REQ_FIFO_STATUS :: REQ_HDR_FIFO_FULL [23:23] */
#define BCHP_MEMC_UBUS_1_UBUS_INTERFACE_REQ_FIFO_STATUS_REQ_HDR_FIFO_FULL_MASK 0x00800000
#define BCHP_MEMC_UBUS_1_UBUS_INTERFACE_REQ_FIFO_STATUS_REQ_HDR_FIFO_FULL_SHIFT 23
#define BCHP_MEMC_UBUS_1_UBUS_INTERFACE_REQ_FIFO_STATUS_REQ_HDR_FIFO_FULL_DEFAULT 0x00000000

/* MEMC_UBUS_1 :: UBUS_INTERFACE_REQ_FIFO_STATUS :: REQ_HDR_FIFO_EMPTY [22:22] */
#define BCHP_MEMC_UBUS_1_UBUS_INTERFACE_REQ_FIFO_STATUS_REQ_HDR_FIFO_EMPTY_MASK 0x00400000
#define BCHP_MEMC_UBUS_1_UBUS_INTERFACE_REQ_FIFO_STATUS_REQ_HDR_FIFO_EMPTY_SHIFT 22
#define BCHP_MEMC_UBUS_1_UBUS_INTERFACE_REQ_FIFO_STATUS_REQ_HDR_FIFO_EMPTY_DEFAULT 0x00000001

/* MEMC_UBUS_1 :: UBUS_INTERFACE_REQ_FIFO_STATUS :: REQ_HDR_FIFO_LEVEL [21:16] */
#define BCHP_MEMC_UBUS_1_UBUS_INTERFACE_REQ_FIFO_STATUS_REQ_HDR_FIFO_LEVEL_MASK 0x003f0000
#define BCHP_MEMC_UBUS_1_UBUS_INTERFACE_REQ_FIFO_STATUS_REQ_HDR_FIFO_LEVEL_SHIFT 16
#define BCHP_MEMC_UBUS_1_UBUS_INTERFACE_REQ_FIFO_STATUS_REQ_HDR_FIFO_LEVEL_DEFAULT 0x00000000

/* MEMC_UBUS_1 :: UBUS_INTERFACE_REQ_FIFO_STATUS :: reserved1 [15:10] */
#define BCHP_MEMC_UBUS_1_UBUS_INTERFACE_REQ_FIFO_STATUS_reserved1_MASK 0x0000fc00
#define BCHP_MEMC_UBUS_1_UBUS_INTERFACE_REQ_FIFO_STATUS_reserved1_SHIFT 10

/* MEMC_UBUS_1 :: UBUS_INTERFACE_REQ_FIFO_STATUS :: REQ_WRDATA_FIFO_FULL [09:09] */
#define BCHP_MEMC_UBUS_1_UBUS_INTERFACE_REQ_FIFO_STATUS_REQ_WRDATA_FIFO_FULL_MASK 0x00000200
#define BCHP_MEMC_UBUS_1_UBUS_INTERFACE_REQ_FIFO_STATUS_REQ_WRDATA_FIFO_FULL_SHIFT 9
#define BCHP_MEMC_UBUS_1_UBUS_INTERFACE_REQ_FIFO_STATUS_REQ_WRDATA_FIFO_FULL_DEFAULT 0x00000000

/* MEMC_UBUS_1 :: UBUS_INTERFACE_REQ_FIFO_STATUS :: REQ_WRDATA_FIFO_EMPTY [08:08] */
#define BCHP_MEMC_UBUS_1_UBUS_INTERFACE_REQ_FIFO_STATUS_REQ_WRDATA_FIFO_EMPTY_MASK 0x00000100
#define BCHP_MEMC_UBUS_1_UBUS_INTERFACE_REQ_FIFO_STATUS_REQ_WRDATA_FIFO_EMPTY_SHIFT 8
#define BCHP_MEMC_UBUS_1_UBUS_INTERFACE_REQ_FIFO_STATUS_REQ_WRDATA_FIFO_EMPTY_DEFAULT 0x00000001

/* MEMC_UBUS_1 :: UBUS_INTERFACE_REQ_FIFO_STATUS :: REQ_WRDATA_FIFO_LEVEL [07:00] */
#define BCHP_MEMC_UBUS_1_UBUS_INTERFACE_REQ_FIFO_STATUS_REQ_WRDATA_FIFO_LEVEL_MASK 0x000000ff
#define BCHP_MEMC_UBUS_1_UBUS_INTERFACE_REQ_FIFO_STATUS_REQ_WRDATA_FIFO_LEVEL_SHIFT 0
#define BCHP_MEMC_UBUS_1_UBUS_INTERFACE_REQ_FIFO_STATUS_REQ_WRDATA_FIFO_LEVEL_DEFAULT 0x00000000

/***************************************************************************
 *UBUS_INTERFACE_REP_FIFO_STATUS - UBUS Interface Reply side FIFO status register.
 ***************************************************************************/
/* MEMC_UBUS_1 :: UBUS_INTERFACE_REP_FIFO_STATUS :: reserved0 [31:25] */
#define BCHP_MEMC_UBUS_1_UBUS_INTERFACE_REP_FIFO_STATUS_reserved0_MASK 0xfe000000
#define BCHP_MEMC_UBUS_1_UBUS_INTERFACE_REP_FIFO_STATUS_reserved0_SHIFT 25

/* MEMC_UBUS_1 :: UBUS_INTERFACE_REP_FIFO_STATUS :: PENDING_REPLY_FIFO_FULL [24:24] */
#define BCHP_MEMC_UBUS_1_UBUS_INTERFACE_REP_FIFO_STATUS_PENDING_REPLY_FIFO_FULL_MASK 0x01000000
#define BCHP_MEMC_UBUS_1_UBUS_INTERFACE_REP_FIFO_STATUS_PENDING_REPLY_FIFO_FULL_SHIFT 24
#define BCHP_MEMC_UBUS_1_UBUS_INTERFACE_REP_FIFO_STATUS_PENDING_REPLY_FIFO_FULL_DEFAULT 0x00000000

/* MEMC_UBUS_1 :: UBUS_INTERFACE_REP_FIFO_STATUS :: PENDING_REPLY_FIFO_EMPTY [23:23] */
#define BCHP_MEMC_UBUS_1_UBUS_INTERFACE_REP_FIFO_STATUS_PENDING_REPLY_FIFO_EMPTY_MASK 0x00800000
#define BCHP_MEMC_UBUS_1_UBUS_INTERFACE_REP_FIFO_STATUS_PENDING_REPLY_FIFO_EMPTY_SHIFT 23
#define BCHP_MEMC_UBUS_1_UBUS_INTERFACE_REP_FIFO_STATUS_PENDING_REPLY_FIFO_EMPTY_DEFAULT 0x00000001

/* MEMC_UBUS_1 :: UBUS_INTERFACE_REP_FIFO_STATUS :: PENDING_REPLY_FIFO_LEVEL [22:16] */
#define BCHP_MEMC_UBUS_1_UBUS_INTERFACE_REP_FIFO_STATUS_PENDING_REPLY_FIFO_LEVEL_MASK 0x007f0000
#define BCHP_MEMC_UBUS_1_UBUS_INTERFACE_REP_FIFO_STATUS_PENDING_REPLY_FIFO_LEVEL_SHIFT 16
#define BCHP_MEMC_UBUS_1_UBUS_INTERFACE_REP_FIFO_STATUS_PENDING_REPLY_FIFO_LEVEL_DEFAULT 0x00000000

/* MEMC_UBUS_1 :: UBUS_INTERFACE_REP_FIFO_STATUS :: reserved1 [15:10] */
#define BCHP_MEMC_UBUS_1_UBUS_INTERFACE_REP_FIFO_STATUS_reserved1_MASK 0x0000fc00
#define BCHP_MEMC_UBUS_1_UBUS_INTERFACE_REP_FIFO_STATUS_reserved1_SHIFT 10

/* MEMC_UBUS_1 :: UBUS_INTERFACE_REP_FIFO_STATUS :: READ_DATA_FIFO_FULL [09:09] */
#define BCHP_MEMC_UBUS_1_UBUS_INTERFACE_REP_FIFO_STATUS_READ_DATA_FIFO_FULL_MASK 0x00000200
#define BCHP_MEMC_UBUS_1_UBUS_INTERFACE_REP_FIFO_STATUS_READ_DATA_FIFO_FULL_SHIFT 9
#define BCHP_MEMC_UBUS_1_UBUS_INTERFACE_REP_FIFO_STATUS_READ_DATA_FIFO_FULL_DEFAULT 0x00000000

/* MEMC_UBUS_1 :: UBUS_INTERFACE_REP_FIFO_STATUS :: READ_DATA_FIFO_EMPTY [08:08] */
#define BCHP_MEMC_UBUS_1_UBUS_INTERFACE_REP_FIFO_STATUS_READ_DATA_FIFO_EMPTY_MASK 0x00000100
#define BCHP_MEMC_UBUS_1_UBUS_INTERFACE_REP_FIFO_STATUS_READ_DATA_FIFO_EMPTY_SHIFT 8
#define BCHP_MEMC_UBUS_1_UBUS_INTERFACE_REP_FIFO_STATUS_READ_DATA_FIFO_EMPTY_DEFAULT 0x00000001

/* MEMC_UBUS_1 :: UBUS_INTERFACE_REP_FIFO_STATUS :: READ_DATA_FIFO_LEVEL [07:00] */
#define BCHP_MEMC_UBUS_1_UBUS_INTERFACE_REP_FIFO_STATUS_READ_DATA_FIFO_LEVEL_MASK 0x000000ff
#define BCHP_MEMC_UBUS_1_UBUS_INTERFACE_REP_FIFO_STATUS_READ_DATA_FIFO_LEVEL_SHIFT 0
#define BCHP_MEMC_UBUS_1_UBUS_INTERFACE_REP_FIFO_STATUS_READ_DATA_FIFO_LEVEL_DEFAULT 0x00000000

/***************************************************************************
 *UBUS_INTERFACE_MISC_STATUS - UBUS Interface Misc status register.
 ***************************************************************************/
/* MEMC_UBUS_1 :: UBUS_INTERFACE_MISC_STATUS :: reserved0 [31:31] */
#define BCHP_MEMC_UBUS_1_UBUS_INTERFACE_MISC_STATUS_reserved0_MASK 0x80000000
#define BCHP_MEMC_UBUS_1_UBUS_INTERFACE_MISC_STATUS_reserved0_SHIFT 31

/* MEMC_UBUS_1 :: UBUS_INTERFACE_MISC_STATUS :: RD_GRP_INFLIGHT_COUNT [30:24] */
#define BCHP_MEMC_UBUS_1_UBUS_INTERFACE_MISC_STATUS_RD_GRP_INFLIGHT_COUNT_MASK 0x7f000000
#define BCHP_MEMC_UBUS_1_UBUS_INTERFACE_MISC_STATUS_RD_GRP_INFLIGHT_COUNT_SHIFT 24
#define BCHP_MEMC_UBUS_1_UBUS_INTERFACE_MISC_STATUS_RD_GRP_INFLIGHT_COUNT_DEFAULT 0x00000000

/* MEMC_UBUS_1 :: UBUS_INTERFACE_MISC_STATUS :: reserved1 [23:22] */
#define BCHP_MEMC_UBUS_1_UBUS_INTERFACE_MISC_STATUS_reserved1_MASK 0x00c00000
#define BCHP_MEMC_UBUS_1_UBUS_INTERFACE_MISC_STATUS_reserved1_SHIFT 22

/* MEMC_UBUS_1 :: UBUS_INTERFACE_MISC_STATUS :: REPLY_INTERFACE_HDR_SM_STATE [21:20] */
#define BCHP_MEMC_UBUS_1_UBUS_INTERFACE_MISC_STATUS_REPLY_INTERFACE_HDR_SM_STATE_MASK 0x00300000
#define BCHP_MEMC_UBUS_1_UBUS_INTERFACE_MISC_STATUS_REPLY_INTERFACE_HDR_SM_STATE_SHIFT 20
#define BCHP_MEMC_UBUS_1_UBUS_INTERFACE_MISC_STATUS_REPLY_INTERFACE_HDR_SM_STATE_DEFAULT 0x00000000

/* MEMC_UBUS_1 :: UBUS_INTERFACE_MISC_STATUS :: reserved2 [19:19] */
#define BCHP_MEMC_UBUS_1_UBUS_INTERFACE_MISC_STATUS_reserved2_MASK 0x00080000
#define BCHP_MEMC_UBUS_1_UBUS_INTERFACE_MISC_STATUS_reserved2_SHIFT 19

/* MEMC_UBUS_1 :: UBUS_INTERFACE_MISC_STATUS :: REPLY_INTERFACE_DATA_SM_STATE [18:16] */
#define BCHP_MEMC_UBUS_1_UBUS_INTERFACE_MISC_STATUS_REPLY_INTERFACE_DATA_SM_STATE_MASK 0x00070000
#define BCHP_MEMC_UBUS_1_UBUS_INTERFACE_MISC_STATUS_REPLY_INTERFACE_DATA_SM_STATE_SHIFT 16
#define BCHP_MEMC_UBUS_1_UBUS_INTERFACE_MISC_STATUS_REPLY_INTERFACE_DATA_SM_STATE_DEFAULT 0x00000000

/* MEMC_UBUS_1 :: UBUS_INTERFACE_MISC_STATUS :: reserved3 [15:13] */
#define BCHP_MEMC_UBUS_1_UBUS_INTERFACE_MISC_STATUS_reserved3_MASK 0x0000e000
#define BCHP_MEMC_UBUS_1_UBUS_INTERFACE_MISC_STATUS_reserved3_SHIFT 13

/* MEMC_UBUS_1 :: UBUS_INTERFACE_MISC_STATUS :: WRDATA_NWORD_INTERFACE_STATE [12:08] */
#define BCHP_MEMC_UBUS_1_UBUS_INTERFACE_MISC_STATUS_WRDATA_NWORD_INTERFACE_STATE_MASK 0x00001f00
#define BCHP_MEMC_UBUS_1_UBUS_INTERFACE_MISC_STATUS_WRDATA_NWORD_INTERFACE_STATE_SHIFT 8
#define BCHP_MEMC_UBUS_1_UBUS_INTERFACE_MISC_STATUS_WRDATA_NWORD_INTERFACE_STATE_DEFAULT 0x00000000

/* MEMC_UBUS_1 :: UBUS_INTERFACE_MISC_STATUS :: reserved4 [07:05] */
#define BCHP_MEMC_UBUS_1_UBUS_INTERFACE_MISC_STATUS_reserved4_MASK 0x000000e0
#define BCHP_MEMC_UBUS_1_UBUS_INTERFACE_MISC_STATUS_reserved4_SHIFT 5

/* MEMC_UBUS_1 :: UBUS_INTERFACE_MISC_STATUS :: RD_GROUP_EMPTY [04:04] */
#define BCHP_MEMC_UBUS_1_UBUS_INTERFACE_MISC_STATUS_RD_GROUP_EMPTY_MASK 0x00000010
#define BCHP_MEMC_UBUS_1_UBUS_INTERFACE_MISC_STATUS_RD_GROUP_EMPTY_SHIFT 4
#define BCHP_MEMC_UBUS_1_UBUS_INTERFACE_MISC_STATUS_RD_GROUP_EMPTY_DEFAULT 0x00000001

/* MEMC_UBUS_1 :: UBUS_INTERFACE_MISC_STATUS :: RD_GROUP_FULL [03:03] */
#define BCHP_MEMC_UBUS_1_UBUS_INTERFACE_MISC_STATUS_RD_GROUP_FULL_MASK 0x00000008
#define BCHP_MEMC_UBUS_1_UBUS_INTERFACE_MISC_STATUS_RD_GROUP_FULL_SHIFT 3
#define BCHP_MEMC_UBUS_1_UBUS_INTERFACE_MISC_STATUS_RD_GROUP_FULL_DEFAULT 0x00000000

/* MEMC_UBUS_1 :: UBUS_INTERFACE_MISC_STATUS :: WR_GROUP_EMPTY [02:02] */
#define BCHP_MEMC_UBUS_1_UBUS_INTERFACE_MISC_STATUS_WR_GROUP_EMPTY_MASK 0x00000004
#define BCHP_MEMC_UBUS_1_UBUS_INTERFACE_MISC_STATUS_WR_GROUP_EMPTY_SHIFT 2
#define BCHP_MEMC_UBUS_1_UBUS_INTERFACE_MISC_STATUS_WR_GROUP_EMPTY_DEFAULT 0x00000001

/* MEMC_UBUS_1 :: UBUS_INTERFACE_MISC_STATUS :: WR_GROUP_FULL [01:01] */
#define BCHP_MEMC_UBUS_1_UBUS_INTERFACE_MISC_STATUS_WR_GROUP_FULL_MASK 0x00000002
#define BCHP_MEMC_UBUS_1_UBUS_INTERFACE_MISC_STATUS_WR_GROUP_FULL_SHIFT 1
#define BCHP_MEMC_UBUS_1_UBUS_INTERFACE_MISC_STATUS_WR_GROUP_FULL_DEFAULT 0x00000000

/* MEMC_UBUS_1 :: UBUS_INTERFACE_MISC_STATUS :: DEMUX_PKT_READY [00:00] */
#define BCHP_MEMC_UBUS_1_UBUS_INTERFACE_MISC_STATUS_DEMUX_PKT_READY_MASK 0x00000001
#define BCHP_MEMC_UBUS_1_UBUS_INTERFACE_MISC_STATUS_DEMUX_PKT_READY_SHIFT 0
#define BCHP_MEMC_UBUS_1_UBUS_INTERFACE_MISC_STATUS_DEMUX_PKT_READY_DEFAULT 0x00000000

/***************************************************************************
 *UBUS_GROUPING_DISABLE - UBUS Grouping Disable register.
 ***************************************************************************/
/* MEMC_UBUS_1 :: UBUS_GROUPING_DISABLE :: reserved0 [31:02] */
#define BCHP_MEMC_UBUS_1_UBUS_GROUPING_DISABLE_reserved0_MASK      0xfffffffc
#define BCHP_MEMC_UBUS_1_UBUS_GROUPING_DISABLE_reserved0_SHIFT     2

/* MEMC_UBUS_1 :: UBUS_GROUPING_DISABLE :: RD_GROUPING_DISABLE [01:01] */
#define BCHP_MEMC_UBUS_1_UBUS_GROUPING_DISABLE_RD_GROUPING_DISABLE_MASK 0x00000002
#define BCHP_MEMC_UBUS_1_UBUS_GROUPING_DISABLE_RD_GROUPING_DISABLE_SHIFT 1
#define BCHP_MEMC_UBUS_1_UBUS_GROUPING_DISABLE_RD_GROUPING_DISABLE_DEFAULT 0x00000000

/* MEMC_UBUS_1 :: UBUS_GROUPING_DISABLE :: WR_GROUPING_DISABLE [00:00] */
#define BCHP_MEMC_UBUS_1_UBUS_GROUPING_DISABLE_WR_GROUPING_DISABLE_MASK 0x00000001
#define BCHP_MEMC_UBUS_1_UBUS_GROUPING_DISABLE_WR_GROUPING_DISABLE_SHIFT 0
#define BCHP_MEMC_UBUS_1_UBUS_GROUPING_DISABLE_WR_GROUPING_DISABLE_DEFAULT 0x00000000

/***************************************************************************
 *UBUS_PROC_STATUS - UBUS Packet Processing Status register.
 ***************************************************************************/
/* MEMC_UBUS_1 :: UBUS_PROC_STATUS :: reserved0 [31:20] */
#define BCHP_MEMC_UBUS_1_UBUS_PROC_STATUS_reserved0_MASK           0xfff00000
#define BCHP_MEMC_UBUS_1_UBUS_PROC_STATUS_reserved0_SHIFT          20

/* MEMC_UBUS_1 :: UBUS_PROC_STATUS :: RD_PKT_INPAGE [19:19] */
#define BCHP_MEMC_UBUS_1_UBUS_PROC_STATUS_RD_PKT_INPAGE_MASK       0x00080000
#define BCHP_MEMC_UBUS_1_UBUS_PROC_STATUS_RD_PKT_INPAGE_SHIFT      19
#define BCHP_MEMC_UBUS_1_UBUS_PROC_STATUS_RD_PKT_INPAGE_DEFAULT    0x00000000

/* MEMC_UBUS_1 :: UBUS_PROC_STATUS :: RD_PKT_OVERLAP [18:18] */
#define BCHP_MEMC_UBUS_1_UBUS_PROC_STATUS_RD_PKT_OVERLAP_MASK      0x00040000
#define BCHP_MEMC_UBUS_1_UBUS_PROC_STATUS_RD_PKT_OVERLAP_SHIFT     18
#define BCHP_MEMC_UBUS_1_UBUS_PROC_STATUS_RD_PKT_OVERLAP_DEFAULT   0x00000000

/* MEMC_UBUS_1 :: UBUS_PROC_STATUS :: RD_PKT_ARC_VIOL [17:17] */
#define BCHP_MEMC_UBUS_1_UBUS_PROC_STATUS_RD_PKT_ARC_VIOL_MASK     0x00020000
#define BCHP_MEMC_UBUS_1_UBUS_PROC_STATUS_RD_PKT_ARC_VIOL_SHIFT    17
#define BCHP_MEMC_UBUS_1_UBUS_PROC_STATUS_RD_PKT_ARC_VIOL_DEFAULT  0x00000000

/* MEMC_UBUS_1 :: UBUS_PROC_STATUS :: RD_PKT_PAGE_FAULT [16:16] */
#define BCHP_MEMC_UBUS_1_UBUS_PROC_STATUS_RD_PKT_PAGE_FAULT_MASK   0x00010000
#define BCHP_MEMC_UBUS_1_UBUS_PROC_STATUS_RD_PKT_PAGE_FAULT_SHIFT  16
#define BCHP_MEMC_UBUS_1_UBUS_PROC_STATUS_RD_PKT_PAGE_FAULT_DEFAULT 0x00000000

/* MEMC_UBUS_1 :: UBUS_PROC_STATUS :: reserved1 [15:04] */
#define BCHP_MEMC_UBUS_1_UBUS_PROC_STATUS_reserved1_MASK           0x0000fff0
#define BCHP_MEMC_UBUS_1_UBUS_PROC_STATUS_reserved1_SHIFT          4

/* MEMC_UBUS_1 :: UBUS_PROC_STATUS :: WR_PKT_INPAGE [03:03] */
#define BCHP_MEMC_UBUS_1_UBUS_PROC_STATUS_WR_PKT_INPAGE_MASK       0x00000008
#define BCHP_MEMC_UBUS_1_UBUS_PROC_STATUS_WR_PKT_INPAGE_SHIFT      3
#define BCHP_MEMC_UBUS_1_UBUS_PROC_STATUS_WR_PKT_INPAGE_DEFAULT    0x00000000

/* MEMC_UBUS_1 :: UBUS_PROC_STATUS :: WR_PKT_OVERLAP [02:02] */
#define BCHP_MEMC_UBUS_1_UBUS_PROC_STATUS_WR_PKT_OVERLAP_MASK      0x00000004
#define BCHP_MEMC_UBUS_1_UBUS_PROC_STATUS_WR_PKT_OVERLAP_SHIFT     2
#define BCHP_MEMC_UBUS_1_UBUS_PROC_STATUS_WR_PKT_OVERLAP_DEFAULT   0x00000000

/* MEMC_UBUS_1 :: UBUS_PROC_STATUS :: WR_PKT_ARC_VIOL [01:01] */
#define BCHP_MEMC_UBUS_1_UBUS_PROC_STATUS_WR_PKT_ARC_VIOL_MASK     0x00000002
#define BCHP_MEMC_UBUS_1_UBUS_PROC_STATUS_WR_PKT_ARC_VIOL_SHIFT    1
#define BCHP_MEMC_UBUS_1_UBUS_PROC_STATUS_WR_PKT_ARC_VIOL_DEFAULT  0x00000000

/* MEMC_UBUS_1 :: UBUS_PROC_STATUS :: WR_PKT_PAGE_FAULT [00:00] */
#define BCHP_MEMC_UBUS_1_UBUS_PROC_STATUS_WR_PKT_PAGE_FAULT_MASK   0x00000001
#define BCHP_MEMC_UBUS_1_UBUS_PROC_STATUS_WR_PKT_PAGE_FAULT_SHIFT  0
#define BCHP_MEMC_UBUS_1_UBUS_PROC_STATUS_WR_PKT_PAGE_FAULT_DEFAULT 0x00000000

/***************************************************************************
 *UBUS_PROC_STATUS_CLEAR - UBUS Packet Processing Status Clear register.
 ***************************************************************************/
/* MEMC_UBUS_1 :: UBUS_PROC_STATUS_CLEAR :: reserved0 [31:01] */
#define BCHP_MEMC_UBUS_1_UBUS_PROC_STATUS_CLEAR_reserved0_MASK     0xfffffffe
#define BCHP_MEMC_UBUS_1_UBUS_PROC_STATUS_CLEAR_reserved0_SHIFT    1

/* MEMC_UBUS_1 :: UBUS_PROC_STATUS_CLEAR :: PKT_PROC_CLEAR [00:00] */
#define BCHP_MEMC_UBUS_1_UBUS_PROC_STATUS_CLEAR_PKT_PROC_CLEAR_MASK 0x00000001
#define BCHP_MEMC_UBUS_1_UBUS_PROC_STATUS_CLEAR_PKT_PROC_CLEAR_SHIFT 0
#define BCHP_MEMC_UBUS_1_UBUS_PROC_STATUS_CLEAR_PKT_PROC_CLEAR_DEFAULT 0x00000000

/***************************************************************************
 *UBUS_RD_GROUP_MAX_BANK_COUNT - UBUS Rd Group Max Banks Count.
 ***************************************************************************/
/* MEMC_UBUS_1 :: UBUS_RD_GROUP_MAX_BANK_COUNT :: reserved0 [31:04] */
#define BCHP_MEMC_UBUS_1_UBUS_RD_GROUP_MAX_BANK_COUNT_reserved0_MASK 0xfffffff0
#define BCHP_MEMC_UBUS_1_UBUS_RD_GROUP_MAX_BANK_COUNT_reserved0_SHIFT 4

/* MEMC_UBUS_1 :: UBUS_RD_GROUP_MAX_BANK_COUNT :: MAX_BANK_COUNT [03:00] */
#define BCHP_MEMC_UBUS_1_UBUS_RD_GROUP_MAX_BANK_COUNT_MAX_BANK_COUNT_MASK 0x0000000f
#define BCHP_MEMC_UBUS_1_UBUS_RD_GROUP_MAX_BANK_COUNT_MAX_BANK_COUNT_SHIFT 0
#define BCHP_MEMC_UBUS_1_UBUS_RD_GROUP_MAX_BANK_COUNT_MAX_BANK_COUNT_DEFAULT 0x00000008

/***************************************************************************
 *UBUS_WR_GROUP_MAX_BANK_COUNT - UBUS Wr Group Max Banks Count.
 ***************************************************************************/
/* MEMC_UBUS_1 :: UBUS_WR_GROUP_MAX_BANK_COUNT :: reserved0 [31:04] */
#define BCHP_MEMC_UBUS_1_UBUS_WR_GROUP_MAX_BANK_COUNT_reserved0_MASK 0xfffffff0
#define BCHP_MEMC_UBUS_1_UBUS_WR_GROUP_MAX_BANK_COUNT_reserved0_SHIFT 4

/* MEMC_UBUS_1 :: UBUS_WR_GROUP_MAX_BANK_COUNT :: MAX_BANK_COUNT [03:00] */
#define BCHP_MEMC_UBUS_1_UBUS_WR_GROUP_MAX_BANK_COUNT_MAX_BANK_COUNT_MASK 0x0000000f
#define BCHP_MEMC_UBUS_1_UBUS_WR_GROUP_MAX_BANK_COUNT_MAX_BANK_COUNT_SHIFT 0
#define BCHP_MEMC_UBUS_1_UBUS_WR_GROUP_MAX_BANK_COUNT_MAX_BANK_COUNT_DEFAULT 0x00000008

/***************************************************************************
 *UBUS_DEBUG_CONTROL - UBUS debug Control.
 ***************************************************************************/
/* MEMC_UBUS_1 :: UBUS_DEBUG_CONTROL :: reserved0 [31:01] */
#define BCHP_MEMC_UBUS_1_UBUS_DEBUG_CONTROL_reserved0_MASK         0xfffffffe
#define BCHP_MEMC_UBUS_1_UBUS_DEBUG_CONTROL_reserved0_SHIFT        1

/* MEMC_UBUS_1 :: UBUS_DEBUG_CONTROL :: UBUS_REPLY_REQ_DISABLE [00:00] */
#define BCHP_MEMC_UBUS_1_UBUS_DEBUG_CONTROL_UBUS_REPLY_REQ_DISABLE_MASK 0x00000001
#define BCHP_MEMC_UBUS_1_UBUS_DEBUG_CONTROL_UBUS_REPLY_REQ_DISABLE_SHIFT 0
#define BCHP_MEMC_UBUS_1_UBUS_DEBUG_CONTROL_UBUS_REPLY_REQ_DISABLE_DEFAULT 0x00000000

/***************************************************************************
 *UBUS_REPLY_REQ_TIMER - UBUS reply request timer
 ***************************************************************************/
/* MEMC_UBUS_1 :: UBUS_REPLY_REQ_TIMER :: reserved0 [31:16] */
#define BCHP_MEMC_UBUS_1_UBUS_REPLY_REQ_TIMER_reserved0_MASK       0xffff0000
#define BCHP_MEMC_UBUS_1_UBUS_REPLY_REQ_TIMER_reserved0_SHIFT      16

/* MEMC_UBUS_1 :: UBUS_REPLY_REQ_TIMER :: TIMER_COUNT [15:00] */
#define BCHP_MEMC_UBUS_1_UBUS_REPLY_REQ_TIMER_TIMER_COUNT_MASK     0x0000ffff
#define BCHP_MEMC_UBUS_1_UBUS_REPLY_REQ_TIMER_TIMER_COUNT_SHIFT    0
#define BCHP_MEMC_UBUS_1_UBUS_REPLY_REQ_TIMER_TIMER_COUNT_DEFAULT  0x0000ffff

/***************************************************************************
 *UBUS_REQHB_ADVERTISED_CREDITS - UBUS Request Header Buffer Advertised Credits
 ***************************************************************************/
/* MEMC_UBUS_1 :: UBUS_REQHB_ADVERTISED_CREDITS :: reserved0 [31:04] */
#define BCHP_MEMC_UBUS_1_UBUS_REQHB_ADVERTISED_CREDITS_reserved0_MASK 0xfffffff0
#define BCHP_MEMC_UBUS_1_UBUS_REQHB_ADVERTISED_CREDITS_reserved0_SHIFT 4

/* MEMC_UBUS_1 :: UBUS_REQHB_ADVERTISED_CREDITS :: CREDITS [03:00] */
#define BCHP_MEMC_UBUS_1_UBUS_REQHB_ADVERTISED_CREDITS_CREDITS_MASK 0x0000000f
#define BCHP_MEMC_UBUS_1_UBUS_REQHB_ADVERTISED_CREDITS_CREDITS_SHIFT 0
#define BCHP_MEMC_UBUS_1_UBUS_REQHB_ADVERTISED_CREDITS_CREDITS_DEFAULT 0x0000000f

/***************************************************************************
 *UBUS_WRDB_ADVERTISED_CREDITS - UBUS Request Write Buffer Advertised Credits
 ***************************************************************************/
/* MEMC_UBUS_1 :: UBUS_WRDB_ADVERTISED_CREDITS :: reserved0 [31:09] */
#define BCHP_MEMC_UBUS_1_UBUS_WRDB_ADVERTISED_CREDITS_reserved0_MASK 0xfffffe00
#define BCHP_MEMC_UBUS_1_UBUS_WRDB_ADVERTISED_CREDITS_reserved0_SHIFT 9

/* MEMC_UBUS_1 :: UBUS_WRDB_ADVERTISED_CREDITS :: CREDITS [08:00] */
#define BCHP_MEMC_UBUS_1_UBUS_WRDB_ADVERTISED_CREDITS_CREDITS_MASK 0x000001ff
#define BCHP_MEMC_UBUS_1_UBUS_WRDB_ADVERTISED_CREDITS_CREDITS_SHIFT 0
#define BCHP_MEMC_UBUS_1_UBUS_WRDB_ADVERTISED_CREDITS_CREDITS_DEFAULT 0x000000f0

/***************************************************************************
 *UBUS_WRDB_ADVERTISED_MAX_BURST - UBUS Request Write Buffer Advertised Maximum Burst Size
 ***************************************************************************/
/* MEMC_UBUS_1 :: UBUS_WRDB_ADVERTISED_MAX_BURST :: reserved0 [31:03] */
#define BCHP_MEMC_UBUS_1_UBUS_WRDB_ADVERTISED_MAX_BURST_reserved0_MASK 0xfffffff8
#define BCHP_MEMC_UBUS_1_UBUS_WRDB_ADVERTISED_MAX_BURST_reserved0_SHIFT 3

/* MEMC_UBUS_1 :: UBUS_WRDB_ADVERTISED_MAX_BURST :: CREDITS [02:00] */
#define BCHP_MEMC_UBUS_1_UBUS_WRDB_ADVERTISED_MAX_BURST_CREDITS_MASK 0x00000007
#define BCHP_MEMC_UBUS_1_UBUS_WRDB_ADVERTISED_MAX_BURST_CREDITS_SHIFT 0
#define BCHP_MEMC_UBUS_1_UBUS_WRDB_ADVERTISED_MAX_BURST_CREDITS_DEFAULT 0x00000004

/***************************************************************************
 *UBUS_REGISTRATION_ENABLE - UBUS Flow Control Registration Enable
 ***************************************************************************/
/* MEMC_UBUS_1 :: UBUS_REGISTRATION_ENABLE :: reserved0 [31:01] */
#define BCHP_MEMC_UBUS_1_UBUS_REGISTRATION_ENABLE_reserved0_MASK   0xfffffffe
#define BCHP_MEMC_UBUS_1_UBUS_REGISTRATION_ENABLE_reserved0_SHIFT  1

/* MEMC_UBUS_1 :: UBUS_REGISTRATION_ENABLE :: ENABLE [00:00] */
#define BCHP_MEMC_UBUS_1_UBUS_REGISTRATION_ENABLE_ENABLE_MASK      0x00000001
#define BCHP_MEMC_UBUS_1_UBUS_REGISTRATION_ENABLE_ENABLE_SHIFT     0
#define BCHP_MEMC_UBUS_1_UBUS_REGISTRATION_ENABLE_ENABLE_DEFAULT   0x00000000

/***************************************************************************
 *UBUS_REQHB_FORCE_CREDIT_ADJ - Force Request Header Buffer Credit Adjust Message
 ***************************************************************************/
/* MEMC_UBUS_1 :: UBUS_REQHB_FORCE_CREDIT_ADJ :: reserved0 [31:17] */
#define BCHP_MEMC_UBUS_1_UBUS_REQHB_FORCE_CREDIT_ADJ_reserved0_MASK 0xfffe0000
#define BCHP_MEMC_UBUS_1_UBUS_REQHB_FORCE_CREDIT_ADJ_reserved0_SHIFT 17

/* MEMC_UBUS_1 :: UBUS_REQHB_FORCE_CREDIT_ADJ :: FORCE [16:16] */
#define BCHP_MEMC_UBUS_1_UBUS_REQHB_FORCE_CREDIT_ADJ_FORCE_MASK    0x00010000
#define BCHP_MEMC_UBUS_1_UBUS_REQHB_FORCE_CREDIT_ADJ_FORCE_SHIFT   16
#define BCHP_MEMC_UBUS_1_UBUS_REQHB_FORCE_CREDIT_ADJ_FORCE_DEFAULT 0x00000000

/* MEMC_UBUS_1 :: UBUS_REQHB_FORCE_CREDIT_ADJ :: reserved1 [15:04] */
#define BCHP_MEMC_UBUS_1_UBUS_REQHB_FORCE_CREDIT_ADJ_reserved1_MASK 0x0000fff0
#define BCHP_MEMC_UBUS_1_UBUS_REQHB_FORCE_CREDIT_ADJ_reserved1_SHIFT 4

/* MEMC_UBUS_1 :: UBUS_REQHB_FORCE_CREDIT_ADJ :: CREDITS [03:00] */
#define BCHP_MEMC_UBUS_1_UBUS_REQHB_FORCE_CREDIT_ADJ_CREDITS_MASK  0x0000000f
#define BCHP_MEMC_UBUS_1_UBUS_REQHB_FORCE_CREDIT_ADJ_CREDITS_SHIFT 0
#define BCHP_MEMC_UBUS_1_UBUS_REQHB_FORCE_CREDIT_ADJ_CREDITS_DEFAULT 0x00000000

/***************************************************************************
 *UBUS_WRDB_FORCE_CREDIT_ADJ - Force Write Data Buffer Credit Adjust Message
 ***************************************************************************/
/* MEMC_UBUS_1 :: UBUS_WRDB_FORCE_CREDIT_ADJ :: reserved0 [31:17] */
#define BCHP_MEMC_UBUS_1_UBUS_WRDB_FORCE_CREDIT_ADJ_reserved0_MASK 0xfffe0000
#define BCHP_MEMC_UBUS_1_UBUS_WRDB_FORCE_CREDIT_ADJ_reserved0_SHIFT 17

/* MEMC_UBUS_1 :: UBUS_WRDB_FORCE_CREDIT_ADJ :: FORCE [16:16] */
#define BCHP_MEMC_UBUS_1_UBUS_WRDB_FORCE_CREDIT_ADJ_FORCE_MASK     0x00010000
#define BCHP_MEMC_UBUS_1_UBUS_WRDB_FORCE_CREDIT_ADJ_FORCE_SHIFT    16
#define BCHP_MEMC_UBUS_1_UBUS_WRDB_FORCE_CREDIT_ADJ_FORCE_DEFAULT  0x00000000

/* MEMC_UBUS_1 :: UBUS_WRDB_FORCE_CREDIT_ADJ :: reserved1 [15:09] */
#define BCHP_MEMC_UBUS_1_UBUS_WRDB_FORCE_CREDIT_ADJ_reserved1_MASK 0x0000fe00
#define BCHP_MEMC_UBUS_1_UBUS_WRDB_FORCE_CREDIT_ADJ_reserved1_SHIFT 9

/* MEMC_UBUS_1 :: UBUS_WRDB_FORCE_CREDIT_ADJ :: CREDITS [08:00] */
#define BCHP_MEMC_UBUS_1_UBUS_WRDB_FORCE_CREDIT_ADJ_CREDITS_MASK   0x000001ff
#define BCHP_MEMC_UBUS_1_UBUS_WRDB_FORCE_CREDIT_ADJ_CREDITS_SHIFT  0
#define BCHP_MEMC_UBUS_1_UBUS_WRDB_FORCE_CREDIT_ADJ_CREDITS_DEFAULT 0x00000000

/***************************************************************************
 *UBUS_HDR_CRED_CNTR - MEMSYS UBUS Cumulative UBUS Header Buffer Credits
 ***************************************************************************/
/* MEMC_UBUS_1 :: UBUS_HDR_CRED_CNTR :: COUNT [31:00] */
#define BCHP_MEMC_UBUS_1_UBUS_HDR_CRED_CNTR_COUNT_MASK             0xffffffff
#define BCHP_MEMC_UBUS_1_UBUS_HDR_CRED_CNTR_COUNT_SHIFT            0
#define BCHP_MEMC_UBUS_1_UBUS_HDR_CRED_CNTR_COUNT_DEFAULT          0x00000000

/***************************************************************************
 *UBUS_WRDB_CRED_CNTR - MEMSYS UBUS Cumulative UBUS Write Data Buffer Credits
 ***************************************************************************/
/* MEMC_UBUS_1 :: UBUS_WRDB_CRED_CNTR :: COUNT [31:00] */
#define BCHP_MEMC_UBUS_1_UBUS_WRDB_CRED_CNTR_COUNT_MASK            0xffffffff
#define BCHP_MEMC_UBUS_1_UBUS_WRDB_CRED_CNTR_COUNT_SHIFT           0
#define BCHP_MEMC_UBUS_1_UBUS_WRDB_CRED_CNTR_COUNT_DEFAULT         0x00000000

/***************************************************************************
 *UBUS_CREDIT_STATUS - MEMSYS UBUS Buffer Credit Logic Current Status
 ***************************************************************************/
/* MEMC_UBUS_1 :: UBUS_CREDIT_STATUS :: WRDATA_PENDING_CREDITS [31:23] */
#define BCHP_MEMC_UBUS_1_UBUS_CREDIT_STATUS_WRDATA_PENDING_CREDITS_MASK 0xff800000
#define BCHP_MEMC_UBUS_1_UBUS_CREDIT_STATUS_WRDATA_PENDING_CREDITS_SHIFT 23
#define BCHP_MEMC_UBUS_1_UBUS_CREDIT_STATUS_WRDATA_PENDING_CREDITS_DEFAULT 0x00000000

/* MEMC_UBUS_1 :: UBUS_CREDIT_STATUS :: reserved0 [22:21] */
#define BCHP_MEMC_UBUS_1_UBUS_CREDIT_STATUS_reserved0_MASK         0x00600000
#define BCHP_MEMC_UBUS_1_UBUS_CREDIT_STATUS_reserved0_SHIFT        21

/* MEMC_UBUS_1 :: UBUS_CREDIT_STATUS :: WRDATA_CRED_FSM_STATE [20:16] */
#define BCHP_MEMC_UBUS_1_UBUS_CREDIT_STATUS_WRDATA_CRED_FSM_STATE_MASK 0x001f0000
#define BCHP_MEMC_UBUS_1_UBUS_CREDIT_STATUS_WRDATA_CRED_FSM_STATE_SHIFT 16
#define BCHP_MEMC_UBUS_1_UBUS_CREDIT_STATUS_WRDATA_CRED_FSM_STATE_DEFAULT 0x00000000

/* MEMC_UBUS_1 :: UBUS_CREDIT_STATUS :: reserved1 [15:12] */
#define BCHP_MEMC_UBUS_1_UBUS_CREDIT_STATUS_reserved1_MASK         0x0000f000
#define BCHP_MEMC_UBUS_1_UBUS_CREDIT_STATUS_reserved1_SHIFT        12

/* MEMC_UBUS_1 :: UBUS_CREDIT_STATUS :: HDR_PENDING_CREDITS [11:08] */
#define BCHP_MEMC_UBUS_1_UBUS_CREDIT_STATUS_HDR_PENDING_CREDITS_MASK 0x00000f00
#define BCHP_MEMC_UBUS_1_UBUS_CREDIT_STATUS_HDR_PENDING_CREDITS_SHIFT 8
#define BCHP_MEMC_UBUS_1_UBUS_CREDIT_STATUS_HDR_PENDING_CREDITS_DEFAULT 0x00000000

/* MEMC_UBUS_1 :: UBUS_CREDIT_STATUS :: reserved2 [07:05] */
#define BCHP_MEMC_UBUS_1_UBUS_CREDIT_STATUS_reserved2_MASK         0x000000e0
#define BCHP_MEMC_UBUS_1_UBUS_CREDIT_STATUS_reserved2_SHIFT        5

/* MEMC_UBUS_1 :: UBUS_CREDIT_STATUS :: HDR_CRED_FSM_STATE [04:00] */
#define BCHP_MEMC_UBUS_1_UBUS_CREDIT_STATUS_HDR_CRED_FSM_STATE_MASK 0x0000001f
#define BCHP_MEMC_UBUS_1_UBUS_CREDIT_STATUS_HDR_CRED_FSM_STATE_SHIFT 0
#define BCHP_MEMC_UBUS_1_UBUS_CREDIT_STATUS_HDR_CRED_FSM_STATE_DEFAULT 0x00000000

/***************************************************************************
 *UBUS_INFLIGHT_HDR_COUNT - MEMSYS UBUS Header Buffer Credit Current Status
 ***************************************************************************/
/* MEMC_UBUS_1 :: UBUS_INFLIGHT_HDR_COUNT :: reserved0 [31:05] */
#define BCHP_MEMC_UBUS_1_UBUS_INFLIGHT_HDR_COUNT_reserved0_MASK    0xffffffe0
#define BCHP_MEMC_UBUS_1_UBUS_INFLIGHT_HDR_COUNT_reserved0_SHIFT   5

/* MEMC_UBUS_1 :: UBUS_INFLIGHT_HDR_COUNT :: COUNT [04:00] */
#define BCHP_MEMC_UBUS_1_UBUS_INFLIGHT_HDR_COUNT_COUNT_MASK        0x0000001f
#define BCHP_MEMC_UBUS_1_UBUS_INFLIGHT_HDR_COUNT_COUNT_SHIFT       0
#define BCHP_MEMC_UBUS_1_UBUS_INFLIGHT_HDR_COUNT_COUNT_DEFAULT     0x00000000

/***************************************************************************
 *UBUS_INFLIGHT_WRDATA_COUNT - MEMSYS UBUS Write Data Buffer Credit Current Status
 ***************************************************************************/
/* MEMC_UBUS_1 :: UBUS_INFLIGHT_WRDATA_COUNT :: reserved0 [31:09] */
#define BCHP_MEMC_UBUS_1_UBUS_INFLIGHT_WRDATA_COUNT_reserved0_MASK 0xfffffe00
#define BCHP_MEMC_UBUS_1_UBUS_INFLIGHT_WRDATA_COUNT_reserved0_SHIFT 9

/* MEMC_UBUS_1 :: UBUS_INFLIGHT_WRDATA_COUNT :: COUNT [08:00] */
#define BCHP_MEMC_UBUS_1_UBUS_INFLIGHT_WRDATA_COUNT_COUNT_MASK     0x000001ff
#define BCHP_MEMC_UBUS_1_UBUS_INFLIGHT_WRDATA_COUNT_COUNT_SHIFT    0
#define BCHP_MEMC_UBUS_1_UBUS_INFLIGHT_WRDATA_COUNT_COUNT_DEFAULT  0x00000000

/***************************************************************************
 *UBUS_FORCE_REPLY_PRIORITY - MEMSYS UBUS Force Reply Priority
 ***************************************************************************/
/* MEMC_UBUS_1 :: UBUS_FORCE_REPLY_PRIORITY :: reserved0 [31:01] */
#define BCHP_MEMC_UBUS_1_UBUS_FORCE_REPLY_PRIORITY_reserved0_MASK  0xfffffffe
#define BCHP_MEMC_UBUS_1_UBUS_FORCE_REPLY_PRIORITY_reserved0_SHIFT 1

/* MEMC_UBUS_1 :: UBUS_FORCE_REPLY_PRIORITY :: FORCE_REPLY_PRIORITY [00:00] */
#define BCHP_MEMC_UBUS_1_UBUS_FORCE_REPLY_PRIORITY_FORCE_REPLY_PRIORITY_MASK 0x00000001
#define BCHP_MEMC_UBUS_1_UBUS_FORCE_REPLY_PRIORITY_FORCE_REPLY_PRIORITY_SHIFT 0
#define BCHP_MEMC_UBUS_1_UBUS_FORCE_REPLY_PRIORITY_FORCE_REPLY_PRIORITY_DEFAULT 0x00000001

/***************************************************************************
 *UBUS_START_END_BYTE_EN_ERR - MEMSYS UBUS Write Data Cycle Byte Enable Error
 ***************************************************************************/
/* MEMC_UBUS_1 :: UBUS_START_END_BYTE_EN_ERR :: BYTE_EN_XOR [31:24] */
#define BCHP_MEMC_UBUS_1_UBUS_START_END_BYTE_EN_ERR_BYTE_EN_XOR_MASK 0xff000000
#define BCHP_MEMC_UBUS_1_UBUS_START_END_BYTE_EN_ERR_BYTE_EN_XOR_SHIFT 24
#define BCHP_MEMC_UBUS_1_UBUS_START_END_BYTE_EN_ERR_BYTE_EN_XOR_DEFAULT 0x00000000

/* MEMC_UBUS_1 :: UBUS_START_END_BYTE_EN_ERR :: PKT_ID [23:16] */
#define BCHP_MEMC_UBUS_1_UBUS_START_END_BYTE_EN_ERR_PKT_ID_MASK    0x00ff0000
#define BCHP_MEMC_UBUS_1_UBUS_START_END_BYTE_EN_ERR_PKT_ID_SHIFT   16
#define BCHP_MEMC_UBUS_1_UBUS_START_END_BYTE_EN_ERR_PKT_ID_DEFAULT 0x00000000

/* MEMC_UBUS_1 :: UBUS_START_END_BYTE_EN_ERR :: SRC_PID [15:08] */
#define BCHP_MEMC_UBUS_1_UBUS_START_END_BYTE_EN_ERR_SRC_PID_MASK   0x0000ff00
#define BCHP_MEMC_UBUS_1_UBUS_START_END_BYTE_EN_ERR_SRC_PID_SHIFT  8
#define BCHP_MEMC_UBUS_1_UBUS_START_END_BYTE_EN_ERR_SRC_PID_DEFAULT 0x00000000

/* MEMC_UBUS_1 :: UBUS_START_END_BYTE_EN_ERR :: reserved0 [07:02] */
#define BCHP_MEMC_UBUS_1_UBUS_START_END_BYTE_EN_ERR_reserved0_MASK 0x000000fc
#define BCHP_MEMC_UBUS_1_UBUS_START_END_BYTE_EN_ERR_reserved0_SHIFT 2

/* MEMC_UBUS_1 :: UBUS_START_END_BYTE_EN_ERR :: BAD_START_ADDR_BE [01:01] */
#define BCHP_MEMC_UBUS_1_UBUS_START_END_BYTE_EN_ERR_BAD_START_ADDR_BE_MASK 0x00000002
#define BCHP_MEMC_UBUS_1_UBUS_START_END_BYTE_EN_ERR_BAD_START_ADDR_BE_SHIFT 1
#define BCHP_MEMC_UBUS_1_UBUS_START_END_BYTE_EN_ERR_BAD_START_ADDR_BE_DEFAULT 0x00000000

/* MEMC_UBUS_1 :: UBUS_START_END_BYTE_EN_ERR :: BAD_END_ADDR_BE [00:00] */
#define BCHP_MEMC_UBUS_1_UBUS_START_END_BYTE_EN_ERR_BAD_END_ADDR_BE_MASK 0x00000001
#define BCHP_MEMC_UBUS_1_UBUS_START_END_BYTE_EN_ERR_BAD_END_ADDR_BE_SHIFT 0
#define BCHP_MEMC_UBUS_1_UBUS_START_END_BYTE_EN_ERR_BAD_END_ADDR_BE_DEFAULT 0x00000000

/***************************************************************************
 *UBUS_BUS_RESYNC_TIMEOUT - MEMSYS UBUS Bus Resync Logic Ack Timeout
 ***************************************************************************/
/* MEMC_UBUS_1 :: UBUS_BUS_RESYNC_TIMEOUT :: reserved0 [31:07] */
#define BCHP_MEMC_UBUS_1_UBUS_BUS_RESYNC_TIMEOUT_reserved0_MASK    0xffffff80
#define BCHP_MEMC_UBUS_1_UBUS_BUS_RESYNC_TIMEOUT_reserved0_SHIFT   7

/* MEMC_UBUS_1 :: UBUS_BUS_RESYNC_TIMEOUT :: WR_REQ_NUM_RESYNC_TIMEOUT [06:06] */
#define BCHP_MEMC_UBUS_1_UBUS_BUS_RESYNC_TIMEOUT_WR_REQ_NUM_RESYNC_TIMEOUT_MASK 0x00000040
#define BCHP_MEMC_UBUS_1_UBUS_BUS_RESYNC_TIMEOUT_WR_REQ_NUM_RESYNC_TIMEOUT_SHIFT 6
#define BCHP_MEMC_UBUS_1_UBUS_BUS_RESYNC_TIMEOUT_WR_REQ_NUM_RESYNC_TIMEOUT_DEFAULT 0x00000000

/* MEMC_UBUS_1 :: UBUS_BUS_RESYNC_TIMEOUT :: WRFIFO_PUSH_CNT_RESYNC_TIMEOUT [05:05] */
#define BCHP_MEMC_UBUS_1_UBUS_BUS_RESYNC_TIMEOUT_WRFIFO_PUSH_CNT_RESYNC_TIMEOUT_MASK 0x00000020
#define BCHP_MEMC_UBUS_1_UBUS_BUS_RESYNC_TIMEOUT_WRFIFO_PUSH_CNT_RESYNC_TIMEOUT_SHIFT 5
#define BCHP_MEMC_UBUS_1_UBUS_BUS_RESYNC_TIMEOUT_WRFIFO_PUSH_CNT_RESYNC_TIMEOUT_DEFAULT 0x00000000

/* MEMC_UBUS_1 :: UBUS_BUS_RESYNC_TIMEOUT :: HEADER_CNT_RESYNC_TIMEOUT [04:04] */
#define BCHP_MEMC_UBUS_1_UBUS_BUS_RESYNC_TIMEOUT_HEADER_CNT_RESYNC_TIMEOUT_MASK 0x00000010
#define BCHP_MEMC_UBUS_1_UBUS_BUS_RESYNC_TIMEOUT_HEADER_CNT_RESYNC_TIMEOUT_SHIFT 4
#define BCHP_MEMC_UBUS_1_UBUS_BUS_RESYNC_TIMEOUT_HEADER_CNT_RESYNC_TIMEOUT_DEFAULT 0x00000000

/* MEMC_UBUS_1 :: UBUS_BUS_RESYNC_TIMEOUT :: WRDATA_CNT_RESYNC_TIMEOUT [03:03] */
#define BCHP_MEMC_UBUS_1_UBUS_BUS_RESYNC_TIMEOUT_WRDATA_CNT_RESYNC_TIMEOUT_MASK 0x00000008
#define BCHP_MEMC_UBUS_1_UBUS_BUS_RESYNC_TIMEOUT_WRDATA_CNT_RESYNC_TIMEOUT_SHIFT 3
#define BCHP_MEMC_UBUS_1_UBUS_BUS_RESYNC_TIMEOUT_WRDATA_CNT_RESYNC_TIMEOUT_DEFAULT 0x00000000

/* MEMC_UBUS_1 :: UBUS_BUS_RESYNC_TIMEOUT :: BAD_BE_RESYNC_TIMEOUT [02:02] */
#define BCHP_MEMC_UBUS_1_UBUS_BUS_RESYNC_TIMEOUT_BAD_BE_RESYNC_TIMEOUT_MASK 0x00000004
#define BCHP_MEMC_UBUS_1_UBUS_BUS_RESYNC_TIMEOUT_BAD_BE_RESYNC_TIMEOUT_SHIFT 2
#define BCHP_MEMC_UBUS_1_UBUS_BUS_RESYNC_TIMEOUT_BAD_BE_RESYNC_TIMEOUT_DEFAULT 0x00000000

/* MEMC_UBUS_1 :: UBUS_BUS_RESYNC_TIMEOUT :: FC_CTRL_RESYNC_TIMEOUT [01:01] */
#define BCHP_MEMC_UBUS_1_UBUS_BUS_RESYNC_TIMEOUT_FC_CTRL_RESYNC_TIMEOUT_MASK 0x00000002
#define BCHP_MEMC_UBUS_1_UBUS_BUS_RESYNC_TIMEOUT_FC_CTRL_RESYNC_TIMEOUT_SHIFT 1
#define BCHP_MEMC_UBUS_1_UBUS_BUS_RESYNC_TIMEOUT_FC_CTRL_RESYNC_TIMEOUT_DEFAULT 0x00000000

/* MEMC_UBUS_1 :: UBUS_BUS_RESYNC_TIMEOUT :: FC_STATUS_RESYNC_TIMEOUT [00:00] */
#define BCHP_MEMC_UBUS_1_UBUS_BUS_RESYNC_TIMEOUT_FC_STATUS_RESYNC_TIMEOUT_MASK 0x00000001
#define BCHP_MEMC_UBUS_1_UBUS_BUS_RESYNC_TIMEOUT_FC_STATUS_RESYNC_TIMEOUT_SHIFT 0
#define BCHP_MEMC_UBUS_1_UBUS_BUS_RESYNC_TIMEOUT_FC_STATUS_RESYNC_TIMEOUT_DEFAULT 0x00000000

/***************************************************************************
 *UBUS_BUS_RESYNC_TIMEOUT_COUNT - MEMSYS UBUS Bus Resync Logic Ack Timeout Count
 ***************************************************************************/
/* MEMC_UBUS_1 :: UBUS_BUS_RESYNC_TIMEOUT_COUNT :: reserved0 [31:28] */
#define BCHP_MEMC_UBUS_1_UBUS_BUS_RESYNC_TIMEOUT_COUNT_reserved0_MASK 0xf0000000
#define BCHP_MEMC_UBUS_1_UBUS_BUS_RESYNC_TIMEOUT_COUNT_reserved0_SHIFT 28

/* MEMC_UBUS_1 :: UBUS_BUS_RESYNC_TIMEOUT_COUNT :: WR_REQ_NUM_RESYNC_TIMEOUT_COUNT [27:24] */
#define BCHP_MEMC_UBUS_1_UBUS_BUS_RESYNC_TIMEOUT_COUNT_WR_REQ_NUM_RESYNC_TIMEOUT_COUNT_MASK 0x0f000000
#define BCHP_MEMC_UBUS_1_UBUS_BUS_RESYNC_TIMEOUT_COUNT_WR_REQ_NUM_RESYNC_TIMEOUT_COUNT_SHIFT 24
#define BCHP_MEMC_UBUS_1_UBUS_BUS_RESYNC_TIMEOUT_COUNT_WR_REQ_NUM_RESYNC_TIMEOUT_COUNT_DEFAULT 0x00000000

/* MEMC_UBUS_1 :: UBUS_BUS_RESYNC_TIMEOUT_COUNT :: WRFIFO_PUSH_CNT_RESYNC_TIMEOUT_COUNT [23:20] */
#define BCHP_MEMC_UBUS_1_UBUS_BUS_RESYNC_TIMEOUT_COUNT_WRFIFO_PUSH_CNT_RESYNC_TIMEOUT_COUNT_MASK 0x00f00000
#define BCHP_MEMC_UBUS_1_UBUS_BUS_RESYNC_TIMEOUT_COUNT_WRFIFO_PUSH_CNT_RESYNC_TIMEOUT_COUNT_SHIFT 20
#define BCHP_MEMC_UBUS_1_UBUS_BUS_RESYNC_TIMEOUT_COUNT_WRFIFO_PUSH_CNT_RESYNC_TIMEOUT_COUNT_DEFAULT 0x00000000

/* MEMC_UBUS_1 :: UBUS_BUS_RESYNC_TIMEOUT_COUNT :: HEADER_CNT_RESYNC_TIMEOUT_COUNT [19:16] */
#define BCHP_MEMC_UBUS_1_UBUS_BUS_RESYNC_TIMEOUT_COUNT_HEADER_CNT_RESYNC_TIMEOUT_COUNT_MASK 0x000f0000
#define BCHP_MEMC_UBUS_1_UBUS_BUS_RESYNC_TIMEOUT_COUNT_HEADER_CNT_RESYNC_TIMEOUT_COUNT_SHIFT 16
#define BCHP_MEMC_UBUS_1_UBUS_BUS_RESYNC_TIMEOUT_COUNT_HEADER_CNT_RESYNC_TIMEOUT_COUNT_DEFAULT 0x00000000

/* MEMC_UBUS_1 :: UBUS_BUS_RESYNC_TIMEOUT_COUNT :: WRDATA_CNT_RESYNC_TIMEOUT_COUNT [15:12] */
#define BCHP_MEMC_UBUS_1_UBUS_BUS_RESYNC_TIMEOUT_COUNT_WRDATA_CNT_RESYNC_TIMEOUT_COUNT_MASK 0x0000f000
#define BCHP_MEMC_UBUS_1_UBUS_BUS_RESYNC_TIMEOUT_COUNT_WRDATA_CNT_RESYNC_TIMEOUT_COUNT_SHIFT 12
#define BCHP_MEMC_UBUS_1_UBUS_BUS_RESYNC_TIMEOUT_COUNT_WRDATA_CNT_RESYNC_TIMEOUT_COUNT_DEFAULT 0x00000000

/* MEMC_UBUS_1 :: UBUS_BUS_RESYNC_TIMEOUT_COUNT :: BAD_BE_RESYNC_TIMEOUT_COUNT [11:08] */
#define BCHP_MEMC_UBUS_1_UBUS_BUS_RESYNC_TIMEOUT_COUNT_BAD_BE_RESYNC_TIMEOUT_COUNT_MASK 0x00000f00
#define BCHP_MEMC_UBUS_1_UBUS_BUS_RESYNC_TIMEOUT_COUNT_BAD_BE_RESYNC_TIMEOUT_COUNT_SHIFT 8
#define BCHP_MEMC_UBUS_1_UBUS_BUS_RESYNC_TIMEOUT_COUNT_BAD_BE_RESYNC_TIMEOUT_COUNT_DEFAULT 0x00000000

/* MEMC_UBUS_1 :: UBUS_BUS_RESYNC_TIMEOUT_COUNT :: FC_CTRL_RESYNC_TIMEOUT_COUNT [07:04] */
#define BCHP_MEMC_UBUS_1_UBUS_BUS_RESYNC_TIMEOUT_COUNT_FC_CTRL_RESYNC_TIMEOUT_COUNT_MASK 0x000000f0
#define BCHP_MEMC_UBUS_1_UBUS_BUS_RESYNC_TIMEOUT_COUNT_FC_CTRL_RESYNC_TIMEOUT_COUNT_SHIFT 4
#define BCHP_MEMC_UBUS_1_UBUS_BUS_RESYNC_TIMEOUT_COUNT_FC_CTRL_RESYNC_TIMEOUT_COUNT_DEFAULT 0x00000000

/* MEMC_UBUS_1 :: UBUS_BUS_RESYNC_TIMEOUT_COUNT :: FC_STATUS_RESYNC_TIMEOUT_COUNT [03:00] */
#define BCHP_MEMC_UBUS_1_UBUS_BUS_RESYNC_TIMEOUT_COUNT_FC_STATUS_RESYNC_TIMEOUT_COUNT_MASK 0x0000000f
#define BCHP_MEMC_UBUS_1_UBUS_BUS_RESYNC_TIMEOUT_COUNT_FC_STATUS_RESYNC_TIMEOUT_COUNT_SHIFT 0
#define BCHP_MEMC_UBUS_1_UBUS_BUS_RESYNC_TIMEOUT_COUNT_FC_STATUS_RESYNC_TIMEOUT_COUNT_DEFAULT 0x00000000

/***************************************************************************
 *UBUS_OVERSIZED_REQ - MEMSYS UBUS Oversized Request Status Capture
 ***************************************************************************/
/* MEMC_UBUS_1 :: UBUS_OVERSIZED_REQ :: PKT_DLEN [31:24] */
#define BCHP_MEMC_UBUS_1_UBUS_OVERSIZED_REQ_PKT_DLEN_MASK          0xff000000
#define BCHP_MEMC_UBUS_1_UBUS_OVERSIZED_REQ_PKT_DLEN_SHIFT         24
#define BCHP_MEMC_UBUS_1_UBUS_OVERSIZED_REQ_PKT_DLEN_DEFAULT       0x00000000

/* MEMC_UBUS_1 :: UBUS_OVERSIZED_REQ :: PKT_ID [23:16] */
#define BCHP_MEMC_UBUS_1_UBUS_OVERSIZED_REQ_PKT_ID_MASK            0x00ff0000
#define BCHP_MEMC_UBUS_1_UBUS_OVERSIZED_REQ_PKT_ID_SHIFT           16
#define BCHP_MEMC_UBUS_1_UBUS_OVERSIZED_REQ_PKT_ID_DEFAULT         0x00000000

/* MEMC_UBUS_1 :: UBUS_OVERSIZED_REQ :: SRC_PID [15:08] */
#define BCHP_MEMC_UBUS_1_UBUS_OVERSIZED_REQ_SRC_PID_MASK           0x0000ff00
#define BCHP_MEMC_UBUS_1_UBUS_OVERSIZED_REQ_SRC_PID_SHIFT          8
#define BCHP_MEMC_UBUS_1_UBUS_OVERSIZED_REQ_SRC_PID_DEFAULT        0x00000000

/* MEMC_UBUS_1 :: UBUS_OVERSIZED_REQ :: reserved0 [07:03] */
#define BCHP_MEMC_UBUS_1_UBUS_OVERSIZED_REQ_reserved0_MASK         0x000000f8
#define BCHP_MEMC_UBUS_1_UBUS_OVERSIZED_REQ_reserved0_SHIFT        3

/* MEMC_UBUS_1 :: UBUS_OVERSIZED_REQ :: VIOLATING_REQ_TYPE [02:00] */
#define BCHP_MEMC_UBUS_1_UBUS_OVERSIZED_REQ_VIOLATING_REQ_TYPE_MASK 0x00000007
#define BCHP_MEMC_UBUS_1_UBUS_OVERSIZED_REQ_VIOLATING_REQ_TYPE_SHIFT 0
#define BCHP_MEMC_UBUS_1_UBUS_OVERSIZED_REQ_VIOLATING_REQ_TYPE_DEFAULT 0x00000000

#endif /* #ifndef BCHP_MEMC_UBUS_1_H__ */

/* End of File */
