#
# Be aware that even a small syntax error here can lead to failures in output.
#

sidebar:
    position: left # position of the sidebar : left or right
    #about: True # set to False or comment line if you want to remove the "how to use?" in the sidebar
    education: True # set to False if you want education in main section instead of in sidebar

    # Profile information
    name: SweeHua Law
    tagline: SoC Architect 
    avatar: profile.png  #place a 100x100 picture inside /assets/images/ folder and provide the name of the file below

    # Sidebar links
    timezone: Austin, Texas (Central Time)
    email: sweehua@66836683.xyz
    website: sweehua.66836683.xyz
    phone: #(Will provide over email)
    citizenship: #Malaysian
    linkedin: sweehua
    xing: 
    github: sweehua
    telegram: 
    gitlab:
    bitbucket:
    twitter: 
    stack-overflow: 
    codewars:
    goodreads: 
    pdf: /sweehua.pdf

    languages:
      title: Languages
      info:
        - idiom: Mandarin
          level: Professional

        - idiom: English
          level: Professional

        - idiom: Malay
          level: Professional

        - idiom: Teochew dialect
          level: Native

        - idiom: Hokkien dialect
          level: Conversation

        - idiom: Cantonese dialect
          level: Conversation

    interests:
      title: Interests
      info:
        - item: Self-hosting Home Server 
          link:
        - item: HIIT Training
          link:

career-profile:
    title: Career Profile
    summary: |
      FPGA Secure Configuration SoC Lead Architect, specialize in SoC System,
      embedded hardware-software system Integration/co-design, & FPGA
      architecture. Was a technical lead & team manager delivering FPGA
      designs & soft-IPs. Wide experience in various SoC & RISC processor
      architecture such as ARM, MIPS & NIOS, RISC-V, AMBA protocol, Network 
      On Chip Interconnect, system Level debug. Strong engineering professional
      with a Bachelor of Engineering (BEng) focused in Electrical & Electronic Engineering.

education:
    title: Education
    info:
      - degree: BEng in Electrical & Electronic
        university: University Malaya
        time: 2002 - 2006
        details: #

experiences:
      title: Experience
      info:
        - role: <b>Lead FPGA Configuration SoC Architect</b>
          time: 2018 - Present
          company: PSG, Intel Corporation
          details: |
            Lead architect of FPGA configuration SoC - Secure Device Manager (SDM).
            SDM is a device root-of-trust processor system with security features
            that perform configuration bitstream authentication, encryption, integrity
            check and side channel protection, with various volatile & non-volatile key
            storage such as Fuse, BBRAM.
              - Intel [<u>Structural Asic SDM</u>](https://www.intel.com/content/www/us/en/products/details/asics/easics.html)
              - Intel [<u>Agilex FPGA SDM</u>](https://www.intel.com/content/www/us/en/products/programmable/fpga/agilex.html)
        - role: <b>Functional Safety Silicon SoC Architect</b>
          time: 2017
          company: PSG, Intel Corporation
          details: |
            - Defined soc system architecture that meet ISO26262 ASIL-D specification, perform FMEA & FMEDA analysis.
        - role: <b>FPGA Configuration SoC Architect</b>
          time: 2016 - 2017
          company: PSG, Intel Corporation
          details: |
            Intel [<u>Stratix 10 SDM</u>](https://www.intel.com/content/www/us/en/products/details/fpga/stratix/10.html) Architect, 
            defined SoC Interconnect architectture, CPU sub-system, crypto data path. SoC silicon debug & bring up expert.
        - role: <b>Embedded Hardware Team Manager & Technical Lead</b>
          time: 2009 - 2015
          company: Altera Corporation (PSG, Intel Corporation)
          details: |
            Managing a team, responsible for design & enhance Soft-Processors & embedded soft-IP, develop various reference designs for FPGA.
              - Develop & enhance Nios II Processors and 40 soft-IPs
              - Build FPGA SoC Reference Design includes Ethernet RGMII/SGMII System, PCIe Gen2/Gen3 Rootport system, on both Nios II processor & ARM Processor, running Embedded Linux. 
              - Lead front-end RTL team to design Altera first harden SoC with ARM CPU, Cyclone V Hard Processor System
              - Emulation Lead, to verify ARM SoC system.
              - Micro-architect, and technical design lead to build an 8-thread barrel processor core, and then create event-driven packet processing system that has up to 32 cores.
              - MIPS32 4KEc Verification Lead, to create a processor verification framework and automation, perform processor verification to obtain certification from MIPS Corporation for the MIPS32 4KEc architecture that Altera licensed.
        - role: <b>FPGA Soft-IP Design & Verification Engineer</b>
          time: 2006 - 2009
          company: Altera Corporation (PSG, Intel Corporation)
          details: |
            FPGA Design Engineer in Altera Corporation.
              - Nios II Soft-Processor verification in C & assembly language
              - Develop various FPGA Soft-IP such as timer, SGDMA, GPIO, Uart, Jtag Uart, Half Rate DDR Memory Bridge. Perform functional simulation (directed test, BFM, constraint random testbench & OVM)
              - FPGA refence design development & bring up.

projects:
    title: Outside of Work
    assignments:
      - title: <u><b>Niosduino</b></u>
        link: https://github.com/sweehua/niosduino
        tagline: Arduino IDE tools & library to compile & download code to Nios II

      - title: Self-hosting server running [Proxmox VE](https://en.wikipedia.org/wiki/Proxmox_Virtual_Environment)
        link: #https://lists.openwall.net/linux-kernel/2015/08/11/513
        tagline: Just a virtual platform runnig Nextcloud for my own cloud storage to store my photos & documents, HomeAsistant for my home automation, AguardHome to manage DHCP and DNS, NginX Proxy Manager and CloudFlare Tunnel for various network access.  

      - title: <u><b>Linux Kernel Patch</b></u>
        link: https://lists.openwall.net/linux-kernel/2015/08/11/513
        tagline: Submitting Patch to Linux Kernel

skills:
    title: Skills & Proficiency
    toolset:
      - name: FPGA
        level: 95%

      - name: Debugging
        level: 95%

      - name: SOC Architecture
        level: 90%

      - name: NOC Interconnect
        level: 90%

      - name: Verilog/System Verilog
        level: 90%

      - name: C language
        level: 90%

      - name: Bash
        level: 90%

      - name: ASIC/IC Design
        level: 80%

      - name: TCL
        level: 80%

      - name: Python
        level: 60%

      - name: Perl
        level: 50%

      - name: Java
        level: 50%

      - name: Javascript/TypeScript
        level: 50%

      - name: React
        level: 30%

      - name: DJango
        level: 30%

      - name: Linux Device Driver
        level: 30%

      - name: Flask
        level: 30%

      - name: LISP
        level: 15%

footer: >
    Built with <i class="fas fa-heart"></i> by SweeHua from Jekyll template based on theme designed by <a href="http://themes.3rdwavemedia.com" target="_blank" rel="nofollow">Xiaoying Riley</a>
