// Seed: 1595023405
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  wire id_3;
  wire id_4;
  id_5(
      .id_0((~id_4)), .id_1(id_6), .id_2(id_6)
  );
  tri id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15;
  wire id_16;
  supply1 id_17, id_18;
  assign id_9  = id_4;
  assign id_10 = 1;
  wire id_19;
  wire id_20;
  wire id_21 = id_21;
  assign id_11 = 1;
  assign id_17 = 1 - id_17;
endmodule
module module_1 (
    input supply1 id_0,
    input tri id_1,
    input tri0 id_2,
    input tri id_3,
    output uwire id_4
);
  wire id_6;
  module_0 modCall_1 (
      id_6,
      id_6
  );
  assign modCall_1.id_8 = 0;
endmodule
