$comment
	File created using the following command:
		vcd file MIPS.msim.vcd -direction
$end
$date
	Mon Oct 29 15:24:05 2018
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module top_level_vhd_vec_tst $end
$var wire 1 ! beq $end
$var wire 1 " clk $end
$var wire 1 # hab_esc_mem $end
$var wire 1 $ hab_esc_reg $end
$var wire 1 % hab_le_mem $end
$var wire 1 & op [5] $end
$var wire 1 ' op [4] $end
$var wire 1 ( op [3] $end
$var wire 1 ) op [2] $end
$var wire 1 * op [1] $end
$var wire 1 + op [0] $end
$var wire 1 , saidaPC [31] $end
$var wire 1 - saidaPC [30] $end
$var wire 1 . saidaPC [29] $end
$var wire 1 / saidaPC [28] $end
$var wire 1 0 saidaPC [27] $end
$var wire 1 1 saidaPC [26] $end
$var wire 1 2 saidaPC [25] $end
$var wire 1 3 saidaPC [24] $end
$var wire 1 4 saidaPC [23] $end
$var wire 1 5 saidaPC [22] $end
$var wire 1 6 saidaPC [21] $end
$var wire 1 7 saidaPC [20] $end
$var wire 1 8 saidaPC [19] $end
$var wire 1 9 saidaPC [18] $end
$var wire 1 : saidaPC [17] $end
$var wire 1 ; saidaPC [16] $end
$var wire 1 < saidaPC [15] $end
$var wire 1 = saidaPC [14] $end
$var wire 1 > saidaPC [13] $end
$var wire 1 ? saidaPC [12] $end
$var wire 1 @ saidaPC [11] $end
$var wire 1 A saidaPC [10] $end
$var wire 1 B saidaPC [9] $end
$var wire 1 C saidaPC [8] $end
$var wire 1 D saidaPC [7] $end
$var wire 1 E saidaPC [6] $end
$var wire 1 F saidaPC [5] $end
$var wire 1 G saidaPC [4] $end
$var wire 1 H saidaPC [3] $end
$var wire 1 I saidaPC [2] $end
$var wire 1 J saidaPC [1] $end
$var wire 1 K saidaPC [0] $end
$var wire 1 L saidaRAM [31] $end
$var wire 1 M saidaRAM [30] $end
$var wire 1 N saidaRAM [29] $end
$var wire 1 O saidaRAM [28] $end
$var wire 1 P saidaRAM [27] $end
$var wire 1 Q saidaRAM [26] $end
$var wire 1 R saidaRAM [25] $end
$var wire 1 S saidaRAM [24] $end
$var wire 1 T saidaRAM [23] $end
$var wire 1 U saidaRAM [22] $end
$var wire 1 V saidaRAM [21] $end
$var wire 1 W saidaRAM [20] $end
$var wire 1 X saidaRAM [19] $end
$var wire 1 Y saidaRAM [18] $end
$var wire 1 Z saidaRAM [17] $end
$var wire 1 [ saidaRAM [16] $end
$var wire 1 \ saidaRAM [15] $end
$var wire 1 ] saidaRAM [14] $end
$var wire 1 ^ saidaRAM [13] $end
$var wire 1 _ saidaRAM [12] $end
$var wire 1 ` saidaRAM [11] $end
$var wire 1 a saidaRAM [10] $end
$var wire 1 b saidaRAM [9] $end
$var wire 1 c saidaRAM [8] $end
$var wire 1 d saidaRAM [7] $end
$var wire 1 e saidaRAM [6] $end
$var wire 1 f saidaRAM [5] $end
$var wire 1 g saidaRAM [4] $end
$var wire 1 h saidaRAM [3] $end
$var wire 1 i saidaRAM [2] $end
$var wire 1 j saidaRAM [1] $end
$var wire 1 k saidaRAM [0] $end
$var wire 1 l saidaROM [31] $end
$var wire 1 m saidaROM [30] $end
$var wire 1 n saidaROM [29] $end
$var wire 1 o saidaROM [28] $end
$var wire 1 p saidaROM [27] $end
$var wire 1 q saidaROM [26] $end
$var wire 1 r saidaROM [25] $end
$var wire 1 s saidaROM [24] $end
$var wire 1 t saidaROM [23] $end
$var wire 1 u saidaROM [22] $end
$var wire 1 v saidaROM [21] $end
$var wire 1 w saidaROM [20] $end
$var wire 1 x saidaROM [19] $end
$var wire 1 y saidaROM [18] $end
$var wire 1 z saidaROM [17] $end
$var wire 1 { saidaROM [16] $end
$var wire 1 | saidaROM [15] $end
$var wire 1 } saidaROM [14] $end
$var wire 1 ~ saidaROM [13] $end
$var wire 1 !! saidaROM [12] $end
$var wire 1 "! saidaROM [11] $end
$var wire 1 #! saidaROM [10] $end
$var wire 1 $! saidaROM [9] $end
$var wire 1 %! saidaROM [8] $end
$var wire 1 &! saidaROM [7] $end
$var wire 1 '! saidaROM [6] $end
$var wire 1 (! saidaROM [5] $end
$var wire 1 )! saidaROM [4] $end
$var wire 1 *! saidaROM [3] $end
$var wire 1 +! saidaROM [2] $end
$var wire 1 ,! saidaROM [1] $end
$var wire 1 -! saidaROM [0] $end
$var wire 1 .! saidaTeste1 [31] $end
$var wire 1 /! saidaTeste1 [30] $end
$var wire 1 0! saidaTeste1 [29] $end
$var wire 1 1! saidaTeste1 [28] $end
$var wire 1 2! saidaTeste1 [27] $end
$var wire 1 3! saidaTeste1 [26] $end
$var wire 1 4! saidaTeste1 [25] $end
$var wire 1 5! saidaTeste1 [24] $end
$var wire 1 6! saidaTeste1 [23] $end
$var wire 1 7! saidaTeste1 [22] $end
$var wire 1 8! saidaTeste1 [21] $end
$var wire 1 9! saidaTeste1 [20] $end
$var wire 1 :! saidaTeste1 [19] $end
$var wire 1 ;! saidaTeste1 [18] $end
$var wire 1 <! saidaTeste1 [17] $end
$var wire 1 =! saidaTeste1 [16] $end
$var wire 1 >! saidaTeste1 [15] $end
$var wire 1 ?! saidaTeste1 [14] $end
$var wire 1 @! saidaTeste1 [13] $end
$var wire 1 A! saidaTeste1 [12] $end
$var wire 1 B! saidaTeste1 [11] $end
$var wire 1 C! saidaTeste1 [10] $end
$var wire 1 D! saidaTeste1 [9] $end
$var wire 1 E! saidaTeste1 [8] $end
$var wire 1 F! saidaTeste1 [7] $end
$var wire 1 G! saidaTeste1 [6] $end
$var wire 1 H! saidaTeste1 [5] $end
$var wire 1 I! saidaTeste1 [4] $end
$var wire 1 J! saidaTeste1 [3] $end
$var wire 1 K! saidaTeste1 [2] $end
$var wire 1 L! saidaTeste1 [1] $end
$var wire 1 M! saidaTeste1 [0] $end
$var wire 1 N! saidaTeste2 [31] $end
$var wire 1 O! saidaTeste2 [30] $end
$var wire 1 P! saidaTeste2 [29] $end
$var wire 1 Q! saidaTeste2 [28] $end
$var wire 1 R! saidaTeste2 [27] $end
$var wire 1 S! saidaTeste2 [26] $end
$var wire 1 T! saidaTeste2 [25] $end
$var wire 1 U! saidaTeste2 [24] $end
$var wire 1 V! saidaTeste2 [23] $end
$var wire 1 W! saidaTeste2 [22] $end
$var wire 1 X! saidaTeste2 [21] $end
$var wire 1 Y! saidaTeste2 [20] $end
$var wire 1 Z! saidaTeste2 [19] $end
$var wire 1 [! saidaTeste2 [18] $end
$var wire 1 \! saidaTeste2 [17] $end
$var wire 1 ]! saidaTeste2 [16] $end
$var wire 1 ^! saidaTeste2 [15] $end
$var wire 1 _! saidaTeste2 [14] $end
$var wire 1 `! saidaTeste2 [13] $end
$var wire 1 a! saidaTeste2 [12] $end
$var wire 1 b! saidaTeste2 [11] $end
$var wire 1 c! saidaTeste2 [10] $end
$var wire 1 d! saidaTeste2 [9] $end
$var wire 1 e! saidaTeste2 [8] $end
$var wire 1 f! saidaTeste2 [7] $end
$var wire 1 g! saidaTeste2 [6] $end
$var wire 1 h! saidaTeste2 [5] $end
$var wire 1 i! saidaTeste2 [4] $end
$var wire 1 j! saidaTeste2 [3] $end
$var wire 1 k! saidaTeste2 [2] $end
$var wire 1 l! saidaTeste2 [1] $end
$var wire 1 m! saidaTeste2 [0] $end
$var wire 1 n! saidaULA [31] $end
$var wire 1 o! saidaULA [30] $end
$var wire 1 p! saidaULA [29] $end
$var wire 1 q! saidaULA [28] $end
$var wire 1 r! saidaULA [27] $end
$var wire 1 s! saidaULA [26] $end
$var wire 1 t! saidaULA [25] $end
$var wire 1 u! saidaULA [24] $end
$var wire 1 v! saidaULA [23] $end
$var wire 1 w! saidaULA [22] $end
$var wire 1 x! saidaULA [21] $end
$var wire 1 y! saidaULA [20] $end
$var wire 1 z! saidaULA [19] $end
$var wire 1 {! saidaULA [18] $end
$var wire 1 |! saidaULA [17] $end
$var wire 1 }! saidaULA [16] $end
$var wire 1 ~! saidaULA [15] $end
$var wire 1 !" saidaULA [14] $end
$var wire 1 "" saidaULA [13] $end
$var wire 1 #" saidaULA [12] $end
$var wire 1 $" saidaULA [11] $end
$var wire 1 %" saidaULA [10] $end
$var wire 1 &" saidaULA [9] $end
$var wire 1 '" saidaULA [8] $end
$var wire 1 (" saidaULA [7] $end
$var wire 1 )" saidaULA [6] $end
$var wire 1 *" saidaULA [5] $end
$var wire 1 +" saidaULA [4] $end
$var wire 1 ," saidaULA [3] $end
$var wire 1 -" saidaULA [2] $end
$var wire 1 ." saidaULA [1] $end
$var wire 1 /" saidaULA [0] $end
$var wire 1 0" sel_mux_jump $end
$var wire 1 1" sel_mux_rt_imm $end
$var wire 1 2" sel_MUX_rt_rd $end
$var wire 1 3" sel_mux_ula_mem $end
$var wire 1 4" ula_op [1] $end
$var wire 1 5" ula_op [0] $end

$scope module i1 $end
$var wire 1 6" gnd $end
$var wire 1 7" vcc $end
$var wire 1 8" unknown $end
$var wire 1 9" devoe $end
$var wire 1 :" devclrn $end
$var wire 1 ;" devpor $end
$var wire 1 <" ww_devoe $end
$var wire 1 =" ww_devclrn $end
$var wire 1 >" ww_devpor $end
$var wire 1 ?" ww_clk $end
$var wire 1 @" ww_op [5] $end
$var wire 1 A" ww_op [4] $end
$var wire 1 B" ww_op [3] $end
$var wire 1 C" ww_op [2] $end
$var wire 1 D" ww_op [1] $end
$var wire 1 E" ww_op [0] $end
$var wire 1 F" ww_ula_op [1] $end
$var wire 1 G" ww_ula_op [0] $end
$var wire 1 H" ww_hab_esc_mem $end
$var wire 1 I" ww_hab_le_mem $end
$var wire 1 J" ww_beq $end
$var wire 1 K" ww_sel_mux_ula_mem $end
$var wire 1 L" ww_sel_mux_rt_imm $end
$var wire 1 M" ww_sel_MUX_rt_rd $end
$var wire 1 N" ww_sel_mux_jump $end
$var wire 1 O" ww_hab_esc_reg $end
$var wire 1 P" ww_saidaROM [31] $end
$var wire 1 Q" ww_saidaROM [30] $end
$var wire 1 R" ww_saidaROM [29] $end
$var wire 1 S" ww_saidaROM [28] $end
$var wire 1 T" ww_saidaROM [27] $end
$var wire 1 U" ww_saidaROM [26] $end
$var wire 1 V" ww_saidaROM [25] $end
$var wire 1 W" ww_saidaROM [24] $end
$var wire 1 X" ww_saidaROM [23] $end
$var wire 1 Y" ww_saidaROM [22] $end
$var wire 1 Z" ww_saidaROM [21] $end
$var wire 1 [" ww_saidaROM [20] $end
$var wire 1 \" ww_saidaROM [19] $end
$var wire 1 ]" ww_saidaROM [18] $end
$var wire 1 ^" ww_saidaROM [17] $end
$var wire 1 _" ww_saidaROM [16] $end
$var wire 1 `" ww_saidaROM [15] $end
$var wire 1 a" ww_saidaROM [14] $end
$var wire 1 b" ww_saidaROM [13] $end
$var wire 1 c" ww_saidaROM [12] $end
$var wire 1 d" ww_saidaROM [11] $end
$var wire 1 e" ww_saidaROM [10] $end
$var wire 1 f" ww_saidaROM [9] $end
$var wire 1 g" ww_saidaROM [8] $end
$var wire 1 h" ww_saidaROM [7] $end
$var wire 1 i" ww_saidaROM [6] $end
$var wire 1 j" ww_saidaROM [5] $end
$var wire 1 k" ww_saidaROM [4] $end
$var wire 1 l" ww_saidaROM [3] $end
$var wire 1 m" ww_saidaROM [2] $end
$var wire 1 n" ww_saidaROM [1] $end
$var wire 1 o" ww_saidaROM [0] $end
$var wire 1 p" ww_saidaULA [31] $end
$var wire 1 q" ww_saidaULA [30] $end
$var wire 1 r" ww_saidaULA [29] $end
$var wire 1 s" ww_saidaULA [28] $end
$var wire 1 t" ww_saidaULA [27] $end
$var wire 1 u" ww_saidaULA [26] $end
$var wire 1 v" ww_saidaULA [25] $end
$var wire 1 w" ww_saidaULA [24] $end
$var wire 1 x" ww_saidaULA [23] $end
$var wire 1 y" ww_saidaULA [22] $end
$var wire 1 z" ww_saidaULA [21] $end
$var wire 1 {" ww_saidaULA [20] $end
$var wire 1 |" ww_saidaULA [19] $end
$var wire 1 }" ww_saidaULA [18] $end
$var wire 1 ~" ww_saidaULA [17] $end
$var wire 1 !# ww_saidaULA [16] $end
$var wire 1 "# ww_saidaULA [15] $end
$var wire 1 ## ww_saidaULA [14] $end
$var wire 1 $# ww_saidaULA [13] $end
$var wire 1 %# ww_saidaULA [12] $end
$var wire 1 &# ww_saidaULA [11] $end
$var wire 1 '# ww_saidaULA [10] $end
$var wire 1 (# ww_saidaULA [9] $end
$var wire 1 )# ww_saidaULA [8] $end
$var wire 1 *# ww_saidaULA [7] $end
$var wire 1 +# ww_saidaULA [6] $end
$var wire 1 ,# ww_saidaULA [5] $end
$var wire 1 -# ww_saidaULA [4] $end
$var wire 1 .# ww_saidaULA [3] $end
$var wire 1 /# ww_saidaULA [2] $end
$var wire 1 0# ww_saidaULA [1] $end
$var wire 1 1# ww_saidaULA [0] $end
$var wire 1 2# ww_saidaRAM [31] $end
$var wire 1 3# ww_saidaRAM [30] $end
$var wire 1 4# ww_saidaRAM [29] $end
$var wire 1 5# ww_saidaRAM [28] $end
$var wire 1 6# ww_saidaRAM [27] $end
$var wire 1 7# ww_saidaRAM [26] $end
$var wire 1 8# ww_saidaRAM [25] $end
$var wire 1 9# ww_saidaRAM [24] $end
$var wire 1 :# ww_saidaRAM [23] $end
$var wire 1 ;# ww_saidaRAM [22] $end
$var wire 1 <# ww_saidaRAM [21] $end
$var wire 1 =# ww_saidaRAM [20] $end
$var wire 1 ># ww_saidaRAM [19] $end
$var wire 1 ?# ww_saidaRAM [18] $end
$var wire 1 @# ww_saidaRAM [17] $end
$var wire 1 A# ww_saidaRAM [16] $end
$var wire 1 B# ww_saidaRAM [15] $end
$var wire 1 C# ww_saidaRAM [14] $end
$var wire 1 D# ww_saidaRAM [13] $end
$var wire 1 E# ww_saidaRAM [12] $end
$var wire 1 F# ww_saidaRAM [11] $end
$var wire 1 G# ww_saidaRAM [10] $end
$var wire 1 H# ww_saidaRAM [9] $end
$var wire 1 I# ww_saidaRAM [8] $end
$var wire 1 J# ww_saidaRAM [7] $end
$var wire 1 K# ww_saidaRAM [6] $end
$var wire 1 L# ww_saidaRAM [5] $end
$var wire 1 M# ww_saidaRAM [4] $end
$var wire 1 N# ww_saidaRAM [3] $end
$var wire 1 O# ww_saidaRAM [2] $end
$var wire 1 P# ww_saidaRAM [1] $end
$var wire 1 Q# ww_saidaRAM [0] $end
$var wire 1 R# ww_saidaPC [31] $end
$var wire 1 S# ww_saidaPC [30] $end
$var wire 1 T# ww_saidaPC [29] $end
$var wire 1 U# ww_saidaPC [28] $end
$var wire 1 V# ww_saidaPC [27] $end
$var wire 1 W# ww_saidaPC [26] $end
$var wire 1 X# ww_saidaPC [25] $end
$var wire 1 Y# ww_saidaPC [24] $end
$var wire 1 Z# ww_saidaPC [23] $end
$var wire 1 [# ww_saidaPC [22] $end
$var wire 1 \# ww_saidaPC [21] $end
$var wire 1 ]# ww_saidaPC [20] $end
$var wire 1 ^# ww_saidaPC [19] $end
$var wire 1 _# ww_saidaPC [18] $end
$var wire 1 `# ww_saidaPC [17] $end
$var wire 1 a# ww_saidaPC [16] $end
$var wire 1 b# ww_saidaPC [15] $end
$var wire 1 c# ww_saidaPC [14] $end
$var wire 1 d# ww_saidaPC [13] $end
$var wire 1 e# ww_saidaPC [12] $end
$var wire 1 f# ww_saidaPC [11] $end
$var wire 1 g# ww_saidaPC [10] $end
$var wire 1 h# ww_saidaPC [9] $end
$var wire 1 i# ww_saidaPC [8] $end
$var wire 1 j# ww_saidaPC [7] $end
$var wire 1 k# ww_saidaPC [6] $end
$var wire 1 l# ww_saidaPC [5] $end
$var wire 1 m# ww_saidaPC [4] $end
$var wire 1 n# ww_saidaPC [3] $end
$var wire 1 o# ww_saidaPC [2] $end
$var wire 1 p# ww_saidaPC [1] $end
$var wire 1 q# ww_saidaPC [0] $end
$var wire 1 r# ww_saidaTeste1 [31] $end
$var wire 1 s# ww_saidaTeste1 [30] $end
$var wire 1 t# ww_saidaTeste1 [29] $end
$var wire 1 u# ww_saidaTeste1 [28] $end
$var wire 1 v# ww_saidaTeste1 [27] $end
$var wire 1 w# ww_saidaTeste1 [26] $end
$var wire 1 x# ww_saidaTeste1 [25] $end
$var wire 1 y# ww_saidaTeste1 [24] $end
$var wire 1 z# ww_saidaTeste1 [23] $end
$var wire 1 {# ww_saidaTeste1 [22] $end
$var wire 1 |# ww_saidaTeste1 [21] $end
$var wire 1 }# ww_saidaTeste1 [20] $end
$var wire 1 ~# ww_saidaTeste1 [19] $end
$var wire 1 !$ ww_saidaTeste1 [18] $end
$var wire 1 "$ ww_saidaTeste1 [17] $end
$var wire 1 #$ ww_saidaTeste1 [16] $end
$var wire 1 $$ ww_saidaTeste1 [15] $end
$var wire 1 %$ ww_saidaTeste1 [14] $end
$var wire 1 &$ ww_saidaTeste1 [13] $end
$var wire 1 '$ ww_saidaTeste1 [12] $end
$var wire 1 ($ ww_saidaTeste1 [11] $end
$var wire 1 )$ ww_saidaTeste1 [10] $end
$var wire 1 *$ ww_saidaTeste1 [9] $end
$var wire 1 +$ ww_saidaTeste1 [8] $end
$var wire 1 ,$ ww_saidaTeste1 [7] $end
$var wire 1 -$ ww_saidaTeste1 [6] $end
$var wire 1 .$ ww_saidaTeste1 [5] $end
$var wire 1 /$ ww_saidaTeste1 [4] $end
$var wire 1 0$ ww_saidaTeste1 [3] $end
$var wire 1 1$ ww_saidaTeste1 [2] $end
$var wire 1 2$ ww_saidaTeste1 [1] $end
$var wire 1 3$ ww_saidaTeste1 [0] $end
$var wire 1 4$ ww_saidaTeste2 [31] $end
$var wire 1 5$ ww_saidaTeste2 [30] $end
$var wire 1 6$ ww_saidaTeste2 [29] $end
$var wire 1 7$ ww_saidaTeste2 [28] $end
$var wire 1 8$ ww_saidaTeste2 [27] $end
$var wire 1 9$ ww_saidaTeste2 [26] $end
$var wire 1 :$ ww_saidaTeste2 [25] $end
$var wire 1 ;$ ww_saidaTeste2 [24] $end
$var wire 1 <$ ww_saidaTeste2 [23] $end
$var wire 1 =$ ww_saidaTeste2 [22] $end
$var wire 1 >$ ww_saidaTeste2 [21] $end
$var wire 1 ?$ ww_saidaTeste2 [20] $end
$var wire 1 @$ ww_saidaTeste2 [19] $end
$var wire 1 A$ ww_saidaTeste2 [18] $end
$var wire 1 B$ ww_saidaTeste2 [17] $end
$var wire 1 C$ ww_saidaTeste2 [16] $end
$var wire 1 D$ ww_saidaTeste2 [15] $end
$var wire 1 E$ ww_saidaTeste2 [14] $end
$var wire 1 F$ ww_saidaTeste2 [13] $end
$var wire 1 G$ ww_saidaTeste2 [12] $end
$var wire 1 H$ ww_saidaTeste2 [11] $end
$var wire 1 I$ ww_saidaTeste2 [10] $end
$var wire 1 J$ ww_saidaTeste2 [9] $end
$var wire 1 K$ ww_saidaTeste2 [8] $end
$var wire 1 L$ ww_saidaTeste2 [7] $end
$var wire 1 M$ ww_saidaTeste2 [6] $end
$var wire 1 N$ ww_saidaTeste2 [5] $end
$var wire 1 O$ ww_saidaTeste2 [4] $end
$var wire 1 P$ ww_saidaTeste2 [3] $end
$var wire 1 Q$ ww_saidaTeste2 [2] $end
$var wire 1 R$ ww_saidaTeste2 [1] $end
$var wire 1 S$ ww_saidaTeste2 [0] $end
$var wire 1 T$ \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTADATAIN_bus\ [35] $end
$var wire 1 U$ \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTADATAIN_bus\ [34] $end
$var wire 1 V$ \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTADATAIN_bus\ [33] $end
$var wire 1 W$ \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTADATAIN_bus\ [32] $end
$var wire 1 X$ \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTADATAIN_bus\ [31] $end
$var wire 1 Y$ \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTADATAIN_bus\ [30] $end
$var wire 1 Z$ \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTADATAIN_bus\ [29] $end
$var wire 1 [$ \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTADATAIN_bus\ [28] $end
$var wire 1 \$ \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTADATAIN_bus\ [27] $end
$var wire 1 ]$ \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTADATAIN_bus\ [26] $end
$var wire 1 ^$ \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTADATAIN_bus\ [25] $end
$var wire 1 _$ \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTADATAIN_bus\ [24] $end
$var wire 1 `$ \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTADATAIN_bus\ [23] $end
$var wire 1 a$ \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTADATAIN_bus\ [22] $end
$var wire 1 b$ \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTADATAIN_bus\ [21] $end
$var wire 1 c$ \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTADATAIN_bus\ [20] $end
$var wire 1 d$ \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTADATAIN_bus\ [19] $end
$var wire 1 e$ \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTADATAIN_bus\ [18] $end
$var wire 1 f$ \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTADATAIN_bus\ [17] $end
$var wire 1 g$ \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTADATAIN_bus\ [16] $end
$var wire 1 h$ \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTADATAIN_bus\ [15] $end
$var wire 1 i$ \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTADATAIN_bus\ [14] $end
$var wire 1 j$ \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTADATAIN_bus\ [13] $end
$var wire 1 k$ \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTADATAIN_bus\ [12] $end
$var wire 1 l$ \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTADATAIN_bus\ [11] $end
$var wire 1 m$ \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTADATAIN_bus\ [10] $end
$var wire 1 n$ \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTADATAIN_bus\ [9] $end
$var wire 1 o$ \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTADATAIN_bus\ [8] $end
$var wire 1 p$ \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTADATAIN_bus\ [7] $end
$var wire 1 q$ \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTADATAIN_bus\ [6] $end
$var wire 1 r$ \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTADATAIN_bus\ [5] $end
$var wire 1 s$ \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTADATAIN_bus\ [4] $end
$var wire 1 t$ \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTADATAIN_bus\ [3] $end
$var wire 1 u$ \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTADATAIN_bus\ [2] $end
$var wire 1 v$ \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTADATAIN_bus\ [1] $end
$var wire 1 w$ \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTADATAIN_bus\ [0] $end
$var wire 1 x$ \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTAADDR_bus\ [1] $end
$var wire 1 y$ \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTAADDR_bus\ [0] $end
$var wire 1 z$ \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTBADDR_bus\ [1] $end
$var wire 1 {$ \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTBADDR_bus\ [0] $end
$var wire 1 |$ \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [35] $end
$var wire 1 }$ \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [34] $end
$var wire 1 ~$ \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [33] $end
$var wire 1 !% \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [32] $end
$var wire 1 "% \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [31] $end
$var wire 1 #% \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [30] $end
$var wire 1 $% \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [29] $end
$var wire 1 %% \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [28] $end
$var wire 1 &% \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [27] $end
$var wire 1 '% \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [26] $end
$var wire 1 (% \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [25] $end
$var wire 1 )% \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [24] $end
$var wire 1 *% \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [23] $end
$var wire 1 +% \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [22] $end
$var wire 1 ,% \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [21] $end
$var wire 1 -% \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [20] $end
$var wire 1 .% \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [19] $end
$var wire 1 /% \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [18] $end
$var wire 1 0% \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [17] $end
$var wire 1 1% \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [16] $end
$var wire 1 2% \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [15] $end
$var wire 1 3% \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [14] $end
$var wire 1 4% \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [13] $end
$var wire 1 5% \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [12] $end
$var wire 1 6% \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [11] $end
$var wire 1 7% \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [10] $end
$var wire 1 8% \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [9] $end
$var wire 1 9% \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [8] $end
$var wire 1 :% \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [7] $end
$var wire 1 ;% \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [6] $end
$var wire 1 <% \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [5] $end
$var wire 1 =% \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [4] $end
$var wire 1 >% \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [3] $end
$var wire 1 ?% \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [2] $end
$var wire 1 @% \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [1] $end
$var wire 1 A% \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [0] $end
$var wire 1 B% \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [17] $end
$var wire 1 C% \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [16] $end
$var wire 1 D% \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [15] $end
$var wire 1 E% \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [14] $end
$var wire 1 F% \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [13] $end
$var wire 1 G% \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [12] $end
$var wire 1 H% \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [11] $end
$var wire 1 I% \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [10] $end
$var wire 1 J% \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [9] $end
$var wire 1 K% \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [8] $end
$var wire 1 L% \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [7] $end
$var wire 1 M% \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [6] $end
$var wire 1 N% \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [5] $end
$var wire 1 O% \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [4] $end
$var wire 1 P% \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [3] $end
$var wire 1 Q% \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [2] $end
$var wire 1 R% \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [1] $end
$var wire 1 S% \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [0] $end
$var wire 1 T% \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ [8] $end
$var wire 1 U% \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ [7] $end
$var wire 1 V% \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ [6] $end
$var wire 1 W% \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ [5] $end
$var wire 1 X% \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ [4] $end
$var wire 1 Y% \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ [3] $end
$var wire 1 Z% \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ [2] $end
$var wire 1 [% \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ [1] $end
$var wire 1 \% \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ [0] $end
$var wire 1 ]% \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ [8] $end
$var wire 1 ^% \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ [7] $end
$var wire 1 _% \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ [6] $end
$var wire 1 `% \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ [5] $end
$var wire 1 a% \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ [4] $end
$var wire 1 b% \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ [3] $end
$var wire 1 c% \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ [2] $end
$var wire 1 d% \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ [1] $end
$var wire 1 e% \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ [0] $end
$var wire 1 f% \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [17] $end
$var wire 1 g% \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [16] $end
$var wire 1 h% \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [15] $end
$var wire 1 i% \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [14] $end
$var wire 1 j% \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [13] $end
$var wire 1 k% \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [12] $end
$var wire 1 l% \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [11] $end
$var wire 1 m% \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [10] $end
$var wire 1 n% \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [9] $end
$var wire 1 o% \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [8] $end
$var wire 1 p% \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [7] $end
$var wire 1 q% \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [6] $end
$var wire 1 r% \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [5] $end
$var wire 1 s% \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [4] $end
$var wire 1 t% \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [3] $end
$var wire 1 u% \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [2] $end
$var wire 1 v% \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [1] $end
$var wire 1 w% \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [0] $end
$var wire 1 x% \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a18_PORTADATAIN_bus\ [17] $end
$var wire 1 y% \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a18_PORTADATAIN_bus\ [16] $end
$var wire 1 z% \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a18_PORTADATAIN_bus\ [15] $end
$var wire 1 {% \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a18_PORTADATAIN_bus\ [14] $end
$var wire 1 |% \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a18_PORTADATAIN_bus\ [13] $end
$var wire 1 }% \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a18_PORTADATAIN_bus\ [12] $end
$var wire 1 ~% \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a18_PORTADATAIN_bus\ [11] $end
$var wire 1 !& \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a18_PORTADATAIN_bus\ [10] $end
$var wire 1 "& \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a18_PORTADATAIN_bus\ [9] $end
$var wire 1 #& \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a18_PORTADATAIN_bus\ [8] $end
$var wire 1 $& \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a18_PORTADATAIN_bus\ [7] $end
$var wire 1 %& \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a18_PORTADATAIN_bus\ [6] $end
$var wire 1 && \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a18_PORTADATAIN_bus\ [5] $end
$var wire 1 '& \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a18_PORTADATAIN_bus\ [4] $end
$var wire 1 (& \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a18_PORTADATAIN_bus\ [3] $end
$var wire 1 )& \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a18_PORTADATAIN_bus\ [2] $end
$var wire 1 *& \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a18_PORTADATAIN_bus\ [1] $end
$var wire 1 +& \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a18_PORTADATAIN_bus\ [0] $end
$var wire 1 ,& \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a18_PORTAADDR_bus\ [8] $end
$var wire 1 -& \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a18_PORTAADDR_bus\ [7] $end
$var wire 1 .& \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a18_PORTAADDR_bus\ [6] $end
$var wire 1 /& \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a18_PORTAADDR_bus\ [5] $end
$var wire 1 0& \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a18_PORTAADDR_bus\ [4] $end
$var wire 1 1& \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a18_PORTAADDR_bus\ [3] $end
$var wire 1 2& \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a18_PORTAADDR_bus\ [2] $end
$var wire 1 3& \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a18_PORTAADDR_bus\ [1] $end
$var wire 1 4& \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a18_PORTAADDR_bus\ [0] $end
$var wire 1 5& \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a18_PORTBADDR_bus\ [8] $end
$var wire 1 6& \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a18_PORTBADDR_bus\ [7] $end
$var wire 1 7& \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a18_PORTBADDR_bus\ [6] $end
$var wire 1 8& \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a18_PORTBADDR_bus\ [5] $end
$var wire 1 9& \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a18_PORTBADDR_bus\ [4] $end
$var wire 1 :& \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a18_PORTBADDR_bus\ [3] $end
$var wire 1 ;& \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a18_PORTBADDR_bus\ [2] $end
$var wire 1 <& \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a18_PORTBADDR_bus\ [1] $end
$var wire 1 =& \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a18_PORTBADDR_bus\ [0] $end
$var wire 1 >& \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus\ [17] $end
$var wire 1 ?& \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus\ [16] $end
$var wire 1 @& \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus\ [15] $end
$var wire 1 A& \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus\ [14] $end
$var wire 1 B& \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus\ [13] $end
$var wire 1 C& \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus\ [12] $end
$var wire 1 D& \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus\ [11] $end
$var wire 1 E& \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus\ [10] $end
$var wire 1 F& \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus\ [9] $end
$var wire 1 G& \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus\ [8] $end
$var wire 1 H& \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus\ [7] $end
$var wire 1 I& \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus\ [6] $end
$var wire 1 J& \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus\ [5] $end
$var wire 1 K& \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus\ [4] $end
$var wire 1 L& \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus\ [3] $end
$var wire 1 M& \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus\ [2] $end
$var wire 1 N& \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus\ [1] $end
$var wire 1 O& \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus\ [0] $end
$var wire 1 P& \clk~inputclkctrl_INCLK_bus\ [3] $end
$var wire 1 Q& \clk~inputclkctrl_INCLK_bus\ [2] $end
$var wire 1 R& \clk~inputclkctrl_INCLK_bus\ [1] $end
$var wire 1 S& \clk~inputclkctrl_INCLK_bus\ [0] $end
$var wire 1 T& \op[0]~output_o\ $end
$var wire 1 U& \op[1]~output_o\ $end
$var wire 1 V& \op[2]~output_o\ $end
$var wire 1 W& \op[3]~output_o\ $end
$var wire 1 X& \op[4]~output_o\ $end
$var wire 1 Y& \op[5]~output_o\ $end
$var wire 1 Z& \ula_op[0]~output_o\ $end
$var wire 1 [& \ula_op[1]~output_o\ $end
$var wire 1 \& \hab_esc_mem~output_o\ $end
$var wire 1 ]& \hab_le_mem~output_o\ $end
$var wire 1 ^& \beq~output_o\ $end
$var wire 1 _& \sel_mux_ula_mem~output_o\ $end
$var wire 1 `& \sel_mux_rt_imm~output_o\ $end
$var wire 1 a& \sel_MUX_rt_rd~output_o\ $end
$var wire 1 b& \sel_mux_jump~output_o\ $end
$var wire 1 c& \hab_esc_reg~output_o\ $end
$var wire 1 d& \saidaROM[0]~output_o\ $end
$var wire 1 e& \saidaROM[1]~output_o\ $end
$var wire 1 f& \saidaROM[2]~output_o\ $end
$var wire 1 g& \saidaROM[3]~output_o\ $end
$var wire 1 h& \saidaROM[4]~output_o\ $end
$var wire 1 i& \saidaROM[5]~output_o\ $end
$var wire 1 j& \saidaROM[6]~output_o\ $end
$var wire 1 k& \saidaROM[7]~output_o\ $end
$var wire 1 l& \saidaROM[8]~output_o\ $end
$var wire 1 m& \saidaROM[9]~output_o\ $end
$var wire 1 n& \saidaROM[10]~output_o\ $end
$var wire 1 o& \saidaROM[11]~output_o\ $end
$var wire 1 p& \saidaROM[12]~output_o\ $end
$var wire 1 q& \saidaROM[13]~output_o\ $end
$var wire 1 r& \saidaROM[14]~output_o\ $end
$var wire 1 s& \saidaROM[15]~output_o\ $end
$var wire 1 t& \saidaROM[16]~output_o\ $end
$var wire 1 u& \saidaROM[17]~output_o\ $end
$var wire 1 v& \saidaROM[18]~output_o\ $end
$var wire 1 w& \saidaROM[19]~output_o\ $end
$var wire 1 x& \saidaROM[20]~output_o\ $end
$var wire 1 y& \saidaROM[21]~output_o\ $end
$var wire 1 z& \saidaROM[22]~output_o\ $end
$var wire 1 {& \saidaROM[23]~output_o\ $end
$var wire 1 |& \saidaROM[24]~output_o\ $end
$var wire 1 }& \saidaROM[25]~output_o\ $end
$var wire 1 ~& \saidaROM[26]~output_o\ $end
$var wire 1 !' \saidaROM[27]~output_o\ $end
$var wire 1 "' \saidaROM[28]~output_o\ $end
$var wire 1 #' \saidaROM[29]~output_o\ $end
$var wire 1 $' \saidaROM[30]~output_o\ $end
$var wire 1 %' \saidaROM[31]~output_o\ $end
$var wire 1 &' \saidaULA[0]~output_o\ $end
$var wire 1 '' \saidaULA[1]~output_o\ $end
$var wire 1 (' \saidaULA[2]~output_o\ $end
$var wire 1 )' \saidaULA[3]~output_o\ $end
$var wire 1 *' \saidaULA[4]~output_o\ $end
$var wire 1 +' \saidaULA[5]~output_o\ $end
$var wire 1 ,' \saidaULA[6]~output_o\ $end
$var wire 1 -' \saidaULA[7]~output_o\ $end
$var wire 1 .' \saidaULA[8]~output_o\ $end
$var wire 1 /' \saidaULA[9]~output_o\ $end
$var wire 1 0' \saidaULA[10]~output_o\ $end
$var wire 1 1' \saidaULA[11]~output_o\ $end
$var wire 1 2' \saidaULA[12]~output_o\ $end
$var wire 1 3' \saidaULA[13]~output_o\ $end
$var wire 1 4' \saidaULA[14]~output_o\ $end
$var wire 1 5' \saidaULA[15]~output_o\ $end
$var wire 1 6' \saidaULA[16]~output_o\ $end
$var wire 1 7' \saidaULA[17]~output_o\ $end
$var wire 1 8' \saidaULA[18]~output_o\ $end
$var wire 1 9' \saidaULA[19]~output_o\ $end
$var wire 1 :' \saidaULA[20]~output_o\ $end
$var wire 1 ;' \saidaULA[21]~output_o\ $end
$var wire 1 <' \saidaULA[22]~output_o\ $end
$var wire 1 =' \saidaULA[23]~output_o\ $end
$var wire 1 >' \saidaULA[24]~output_o\ $end
$var wire 1 ?' \saidaULA[25]~output_o\ $end
$var wire 1 @' \saidaULA[26]~output_o\ $end
$var wire 1 A' \saidaULA[27]~output_o\ $end
$var wire 1 B' \saidaULA[28]~output_o\ $end
$var wire 1 C' \saidaULA[29]~output_o\ $end
$var wire 1 D' \saidaULA[30]~output_o\ $end
$var wire 1 E' \saidaULA[31]~output_o\ $end
$var wire 1 F' \saidaRAM[0]~output_o\ $end
$var wire 1 G' \saidaRAM[1]~output_o\ $end
$var wire 1 H' \saidaRAM[2]~output_o\ $end
$var wire 1 I' \saidaRAM[3]~output_o\ $end
$var wire 1 J' \saidaRAM[4]~output_o\ $end
$var wire 1 K' \saidaRAM[5]~output_o\ $end
$var wire 1 L' \saidaRAM[6]~output_o\ $end
$var wire 1 M' \saidaRAM[7]~output_o\ $end
$var wire 1 N' \saidaRAM[8]~output_o\ $end
$var wire 1 O' \saidaRAM[9]~output_o\ $end
$var wire 1 P' \saidaRAM[10]~output_o\ $end
$var wire 1 Q' \saidaRAM[11]~output_o\ $end
$var wire 1 R' \saidaRAM[12]~output_o\ $end
$var wire 1 S' \saidaRAM[13]~output_o\ $end
$var wire 1 T' \saidaRAM[14]~output_o\ $end
$var wire 1 U' \saidaRAM[15]~output_o\ $end
$var wire 1 V' \saidaRAM[16]~output_o\ $end
$var wire 1 W' \saidaRAM[17]~output_o\ $end
$var wire 1 X' \saidaRAM[18]~output_o\ $end
$var wire 1 Y' \saidaRAM[19]~output_o\ $end
$var wire 1 Z' \saidaRAM[20]~output_o\ $end
$var wire 1 [' \saidaRAM[21]~output_o\ $end
$var wire 1 \' \saidaRAM[22]~output_o\ $end
$var wire 1 ]' \saidaRAM[23]~output_o\ $end
$var wire 1 ^' \saidaRAM[24]~output_o\ $end
$var wire 1 _' \saidaRAM[25]~output_o\ $end
$var wire 1 `' \saidaRAM[26]~output_o\ $end
$var wire 1 a' \saidaRAM[27]~output_o\ $end
$var wire 1 b' \saidaRAM[28]~output_o\ $end
$var wire 1 c' \saidaRAM[29]~output_o\ $end
$var wire 1 d' \saidaRAM[30]~output_o\ $end
$var wire 1 e' \saidaRAM[31]~output_o\ $end
$var wire 1 f' \saidaPC[0]~output_o\ $end
$var wire 1 g' \saidaPC[1]~output_o\ $end
$var wire 1 h' \saidaPC[2]~output_o\ $end
$var wire 1 i' \saidaPC[3]~output_o\ $end
$var wire 1 j' \saidaPC[4]~output_o\ $end
$var wire 1 k' \saidaPC[5]~output_o\ $end
$var wire 1 l' \saidaPC[6]~output_o\ $end
$var wire 1 m' \saidaPC[7]~output_o\ $end
$var wire 1 n' \saidaPC[8]~output_o\ $end
$var wire 1 o' \saidaPC[9]~output_o\ $end
$var wire 1 p' \saidaPC[10]~output_o\ $end
$var wire 1 q' \saidaPC[11]~output_o\ $end
$var wire 1 r' \saidaPC[12]~output_o\ $end
$var wire 1 s' \saidaPC[13]~output_o\ $end
$var wire 1 t' \saidaPC[14]~output_o\ $end
$var wire 1 u' \saidaPC[15]~output_o\ $end
$var wire 1 v' \saidaPC[16]~output_o\ $end
$var wire 1 w' \saidaPC[17]~output_o\ $end
$var wire 1 x' \saidaPC[18]~output_o\ $end
$var wire 1 y' \saidaPC[19]~output_o\ $end
$var wire 1 z' \saidaPC[20]~output_o\ $end
$var wire 1 {' \saidaPC[21]~output_o\ $end
$var wire 1 |' \saidaPC[22]~output_o\ $end
$var wire 1 }' \saidaPC[23]~output_o\ $end
$var wire 1 ~' \saidaPC[24]~output_o\ $end
$var wire 1 !( \saidaPC[25]~output_o\ $end
$var wire 1 "( \saidaPC[26]~output_o\ $end
$var wire 1 #( \saidaPC[27]~output_o\ $end
$var wire 1 $( \saidaPC[28]~output_o\ $end
$var wire 1 %( \saidaPC[29]~output_o\ $end
$var wire 1 &( \saidaPC[30]~output_o\ $end
$var wire 1 '( \saidaPC[31]~output_o\ $end
$var wire 1 (( \saidaTeste1[0]~output_o\ $end
$var wire 1 )( \saidaTeste1[1]~output_o\ $end
$var wire 1 *( \saidaTeste1[2]~output_o\ $end
$var wire 1 +( \saidaTeste1[3]~output_o\ $end
$var wire 1 ,( \saidaTeste1[4]~output_o\ $end
$var wire 1 -( \saidaTeste1[5]~output_o\ $end
$var wire 1 .( \saidaTeste1[6]~output_o\ $end
$var wire 1 /( \saidaTeste1[7]~output_o\ $end
$var wire 1 0( \saidaTeste1[8]~output_o\ $end
$var wire 1 1( \saidaTeste1[9]~output_o\ $end
$var wire 1 2( \saidaTeste1[10]~output_o\ $end
$var wire 1 3( \saidaTeste1[11]~output_o\ $end
$var wire 1 4( \saidaTeste1[12]~output_o\ $end
$var wire 1 5( \saidaTeste1[13]~output_o\ $end
$var wire 1 6( \saidaTeste1[14]~output_o\ $end
$var wire 1 7( \saidaTeste1[15]~output_o\ $end
$var wire 1 8( \saidaTeste1[16]~output_o\ $end
$var wire 1 9( \saidaTeste1[17]~output_o\ $end
$var wire 1 :( \saidaTeste1[18]~output_o\ $end
$var wire 1 ;( \saidaTeste1[19]~output_o\ $end
$var wire 1 <( \saidaTeste1[20]~output_o\ $end
$var wire 1 =( \saidaTeste1[21]~output_o\ $end
$var wire 1 >( \saidaTeste1[22]~output_o\ $end
$var wire 1 ?( \saidaTeste1[23]~output_o\ $end
$var wire 1 @( \saidaTeste1[24]~output_o\ $end
$var wire 1 A( \saidaTeste1[25]~output_o\ $end
$var wire 1 B( \saidaTeste1[26]~output_o\ $end
$var wire 1 C( \saidaTeste1[27]~output_o\ $end
$var wire 1 D( \saidaTeste1[28]~output_o\ $end
$var wire 1 E( \saidaTeste1[29]~output_o\ $end
$var wire 1 F( \saidaTeste1[30]~output_o\ $end
$var wire 1 G( \saidaTeste1[31]~output_o\ $end
$var wire 1 H( \saidaTeste2[0]~output_o\ $end
$var wire 1 I( \saidaTeste2[1]~output_o\ $end
$var wire 1 J( \saidaTeste2[2]~output_o\ $end
$var wire 1 K( \saidaTeste2[3]~output_o\ $end
$var wire 1 L( \saidaTeste2[4]~output_o\ $end
$var wire 1 M( \saidaTeste2[5]~output_o\ $end
$var wire 1 N( \saidaTeste2[6]~output_o\ $end
$var wire 1 O( \saidaTeste2[7]~output_o\ $end
$var wire 1 P( \saidaTeste2[8]~output_o\ $end
$var wire 1 Q( \saidaTeste2[9]~output_o\ $end
$var wire 1 R( \saidaTeste2[10]~output_o\ $end
$var wire 1 S( \saidaTeste2[11]~output_o\ $end
$var wire 1 T( \saidaTeste2[12]~output_o\ $end
$var wire 1 U( \saidaTeste2[13]~output_o\ $end
$var wire 1 V( \saidaTeste2[14]~output_o\ $end
$var wire 1 W( \saidaTeste2[15]~output_o\ $end
$var wire 1 X( \saidaTeste2[16]~output_o\ $end
$var wire 1 Y( \saidaTeste2[17]~output_o\ $end
$var wire 1 Z( \saidaTeste2[18]~output_o\ $end
$var wire 1 [( \saidaTeste2[19]~output_o\ $end
$var wire 1 \( \saidaTeste2[20]~output_o\ $end
$var wire 1 ]( \saidaTeste2[21]~output_o\ $end
$var wire 1 ^( \saidaTeste2[22]~output_o\ $end
$var wire 1 _( \saidaTeste2[23]~output_o\ $end
$var wire 1 `( \saidaTeste2[24]~output_o\ $end
$var wire 1 a( \saidaTeste2[25]~output_o\ $end
$var wire 1 b( \saidaTeste2[26]~output_o\ $end
$var wire 1 c( \saidaTeste2[27]~output_o\ $end
$var wire 1 d( \saidaTeste2[28]~output_o\ $end
$var wire 1 e( \saidaTeste2[29]~output_o\ $end
$var wire 1 f( \saidaTeste2[30]~output_o\ $end
$var wire 1 g( \saidaTeste2[31]~output_o\ $end
$var wire 1 h( \clk~input_o\ $end
$var wire 1 i( \clk~inputclkctrl_outclk\ $end
$var wire 1 j( \FD|PC|DOUT[0]~32_combout\ $end
$var wire 1 k( \FD|PC|DOUT[1]~0_combout\ $end
$var wire 1 l( \FD|PC|DOUT[2]~1_combout\ $end
$var wire 1 m( \FD|PC|DOUT[3]~2_combout\ $end
$var wire 1 n( \FD|PC|DOUT[4]~3_combout\ $end
$var wire 1 o( \FD|PC|DOUT[5]~4_combout\ $end
$var wire 1 p( \FD|PC|DOUT[6]~5_combout\ $end
$var wire 1 q( \FD|PC|DOUT[7]~6_combout\ $end
$var wire 1 r( \FD|PC|DOUT[8]~7_combout\ $end
$var wire 1 s( \FD|MEM_INST|content~0_combout\ $end
$var wire 1 t( \FD|MEM_INST|content~1_combout\ $end
$var wire 1 u( \FD|MEM_INST|content~2_combout\ $end
$var wire 1 v( \FD|MEM_INST|content~3_combout\ $end
$var wire 1 w( \FD|MEM_INST|content~4_combout\ $end
$var wire 1 x( \FD|BANCO_REG|registrador_rtl_1_bypass[0]~feeder_combout\ $end
$var wire 1 y( \FD|BANCO_REG|Decoder0~1_combout\ $end
$var wire 1 z( \FD|BANCO_REG|Decoder0~0_combout\ $end
$var wire 1 {( \FD|BANCO_REG|Mux63~0_combout\ $end
$var wire 1 |( \FD|BANCO_REG|Mux63~1_combout\ $end
$var wire 1 }( \FD|BANCO_REG|Equal1~0_combout\ $end
$var wire 1 ~( \FD|ULA|MUX|Mux30~0_combout\ $end
$var wire 1 !) \FD|ULA|MUX|Mux5~0_combout\ $end
$var wire 1 ") \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a20\ $end
$var wire 1 #) \FD|BANCO_REG|saidaB[12]~12_combout\ $end
$var wire 1 $) \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a19\ $end
$var wire 1 %) \FD|BANCO_REG|saidaB[13]~13_combout\ $end
$var wire 1 &) \FD|BANCO_REG|saidaB[14]~14_combout\ $end
$var wire 1 ') \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a17\ $end
$var wire 1 () \FD|BANCO_REG|saidaB[15]~15_combout\ $end
$var wire 1 )) \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a16\ $end
$var wire 1 *) \FD|BANCO_REG|saidaB[16]~16_combout\ $end
$var wire 1 +) \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a15\ $end
$var wire 1 ,) \FD|BANCO_REG|saidaB[17]~17_combout\ $end
$var wire 1 -) \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a10\ $end
$var wire 1 .) \FD|ULA|MUX|Mux21~0_combout\ $end
$var wire 1 /) \FD|MUX_ULA_MEM|q[10]~10_combout\ $end
$var wire 1 0) \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a21\ $end
$var wire 1 1) \FD|BANCO_REG|saidaB[11]~11_combout\ $end
$var wire 1 2) \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a11\ $end
$var wire 1 3) \FD|ULA|MUX|Mux20~0_combout\ $end
$var wire 1 4) \FD|MUX_ULA_MEM|q[11]~11_combout\ $end
$var wire 1 5) \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a22\ $end
$var wire 1 6) \FD|BANCO_REG|saidaB[10]~10_combout\ $end
$var wire 1 7) \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a9\ $end
$var wire 1 8) \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a23\ $end
$var wire 1 9) \FD|ULA|MUX|Mux22~0_combout\ $end
$var wire 1 :) \FD|MUX_ULA_MEM|q[9]~9_combout\ $end
$var wire 1 ;) \FD|BANCO_REG|saidaB[9]~9_combout\ $end
$var wire 1 <) \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a8\ $end
$var wire 1 =) \FD|MUX_ULA_MEM|q[8]~8_combout\ $end
$var wire 1 >) \FD|BANCO_REG|saidaB[8]~8_combout\ $end
$var wire 1 ?) \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a7\ $end
$var wire 1 @) \FD|MUX_ULA_MEM|q[7]~7_combout\ $end
$var wire 1 A) \FD|BANCO_REG|saidaB[7]~7_combout\ $end
$var wire 1 B) \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a12\ $end
$var wire 1 C) \FD|ULA|MUX|Mux19~0_combout\ $end
$var wire 1 D) \FD|MUX_ULA_MEM|q[12]~12_combout\ $end
$var wire 1 E) \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a26\ $end
$var wire 1 F) \FD|BANCO_REG|saidaB[6]~6_combout\ $end
$var wire 1 G) \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a13\ $end
$var wire 1 H) \FD|ULA|MUX|Mux18~0_combout\ $end
$var wire 1 I) \FD|MUX_ULA_MEM|q[13]~13_combout\ $end
$var wire 1 J) \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a18\ $end
$var wire 1 K) \FD|ULA|MUX|Mux17~0_combout\ $end
$var wire 1 L) \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a14\ $end
$var wire 1 M) \FD|MUX_ULA_MEM|q[14]~14_combout\ $end
$var wire 1 N) \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a27\ $end
$var wire 1 O) \FD|BANCO_REG|saidaB[5]~5_combout\ $end
$var wire 1 P) \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a4\ $end
$var wire 1 Q) \FD|MUX_ULA_MEM|q[4]~4_combout\ $end
$var wire 1 R) \FD|BANCO_REG|saidaB[4]~4_combout\ $end
$var wire 1 S) \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a15\ $end
$var wire 1 T) \FD|ULA|MUX|Mux16~0_combout\ $end
$var wire 1 U) \FD|MUX_ULA_MEM|q[15]~15_combout\ $end
$var wire 1 V) \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a29\ $end
$var wire 1 W) \FD|BANCO_REG|saidaB[3]~3_combout\ $end
$var wire 1 X) \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a16\ $end
$var wire 1 Y) \FD|ULA|MUX|Mux15~0_combout\ $end
$var wire 1 Z) \FD|MUX_ULA_MEM|q[16]~16_combout\ $end
$var wire 1 [) \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a31\ $end
$var wire 1 \) \FD|BANCO_REG|saidaB[1]~2_combout\ $end
$var wire 1 ]) \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a17\ $end
$var wire 1 ^) \FD|ULA|MUX|Mux14~0_combout\ $end
$var wire 1 _) \FD|MUX_ULA_MEM|q[17]~17_combout\ $end
$var wire 1 `) \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a3\ $end
$var wire 1 a) \FD|BANCO_REG|saidaB[29]~29_combout\ $end
$var wire 1 b) \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a2\ $end
$var wire 1 c) \FD|BANCO_REG|saidaB[30]~30_combout\ $end
$var wire 1 d) \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a1\ $end
$var wire 1 e) \FD|BANCO_REG|saidaB[31]~31_combout\ $end
$var wire 1 f) \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a23\ $end
$var wire 1 g) \FD|ULA|MUX|Mux8~0_combout\ $end
$var wire 1 h) \FD|MUX_ULA_MEM|q[23]~23_combout\ $end
$var wire 1 i) \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a4\ $end
$var wire 1 j) \FD|BANCO_REG|saidaB[28]~28_combout\ $end
$var wire 1 k) \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a25\ $end
$var wire 1 l) \FD|ULA|MUX|Mux6~0_combout\ $end
$var wire 1 m) \FD|MUX_ULA_MEM|q[25]~25_combout\ $end
$var wire 1 n) \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a5\ $end
$var wire 1 o) \FD|BANCO_REG|registrador_rtl_1_bypass[16]~feeder_combout\ $end
$var wire 1 p) \FD|BANCO_REG|saidaB[27]~27_combout\ $end
$var wire 1 q) \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a26\ $end
$var wire 1 r) \FD|MUX_ULA_MEM|q[26]~26_combout\ $end
$var wire 1 s) \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a6\ $end
$var wire 1 t) \FD|BANCO_REG|saidaB[26]~26_combout\ $end
$var wire 1 u) \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a27\ $end
$var wire 1 v) \FD|ULA|MUX|Mux4~0_combout\ $end
$var wire 1 w) \FD|MUX_ULA_MEM|q[27]~27_combout\ $end
$var wire 1 x) \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a7\ $end
$var wire 1 y) \FD|BANCO_REG|saidaB[25]~25_combout\ $end
$var wire 1 z) \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a24\ $end
$var wire 1 {) \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a8\ $end
$var wire 1 |) \FD|ULA|MUX|Mux7~0_combout\ $end
$var wire 1 }) \FD|MUX_ULA_MEM|q[24]~24_combout\ $end
$var wire 1 ~) \FD|BANCO_REG|saidaB[24]~24_combout\ $end
$var wire 1 !* \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a28\ $end
$var wire 1 "* \FD|ULA|MUX|Mux3~0_combout\ $end
$var wire 1 #* \FD|MUX_ULA_MEM|q[28]~28_combout\ $end
$var wire 1 $* \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a9\ $end
$var wire 1 %* \FD|BANCO_REG|saidaB[23]~23_combout\ $end
$var wire 1 &* \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a22\ $end
$var wire 1 '* \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a10\ $end
$var wire 1 (* \FD|ULA|MUX|Mux9~0_combout\ $end
$var wire 1 )* \FD|MUX_ULA_MEM|q[22]~22_combout\ $end
$var wire 1 ** \FD|BANCO_REG|saidaB[22]~22_combout\ $end
$var wire 1 +* \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a21\ $end
$var wire 1 ,* \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a11\ $end
$var wire 1 -* \FD|ULA|MUX|Mux10~0_combout\ $end
$var wire 1 .* \FD|MUX_ULA_MEM|q[21]~21_combout\ $end
$var wire 1 /* \FD|BANCO_REG|saidaB[21]~21_combout\ $end
$var wire 1 0* \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a20\ $end
$var wire 1 1* \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a12\ $end
$var wire 1 2* \FD|ULA|MUX|Mux11~0_combout\ $end
$var wire 1 3* \FD|MUX_ULA_MEM|q[20]~20_combout\ $end
$var wire 1 4* \FD|BANCO_REG|saidaB[20]~20_combout\ $end
$var wire 1 5* \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a19\ $end
$var wire 1 6* \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a13\ $end
$var wire 1 7* \FD|ULA|MUX|Mux12~0_combout\ $end
$var wire 1 8* \FD|MUX_ULA_MEM|q[19]~19_combout\ $end
$var wire 1 9* \FD|BANCO_REG|saidaB[19]~19_combout\ $end
$var wire 1 :* \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a29\ $end
$var wire 1 ;* \FD|ULA|MUX|Mux2~0_combout\ $end
$var wire 1 <* \FD|MUX_ULA_MEM|q[29]~29_combout\ $end
$var wire 1 =* \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a24\ $end
$var wire 1 >* \FD|ULA|MUX|Mux23~0_combout\ $end
$var wire 1 ?* \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a30\ $end
$var wire 1 @* \FD|ULA|MUX|Mux1~0_combout\ $end
$var wire 1 A* \FD|MUX_ULA_MEM|q[30]~30_combout\ $end
$var wire 1 B* \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a25\ $end
$var wire 1 C* \FD|ULA|MUX|Mux24~0_combout\ $end
$var wire 1 D* \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a6\ $end
$var wire 1 E* \FD|MUX_ULA_MEM|q[6]~6_combout\ $end
$var wire 1 F* \FD|ULA|MUX|Mux25~0_combout\ $end
$var wire 1 G* \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a5\ $end
$var wire 1 H* \FD|MUX_ULA_MEM|q[5]~5_combout\ $end
$var wire 1 I* \FD|ULA|MUX|Mux26~0_combout\ $end
$var wire 1 J* \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a18~portbdataout\ $end
$var wire 1 K* \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a14\ $end
$var wire 1 L* \FD|ULA|MUX|Mux13~0_combout\ $end
$var wire 1 M* \FD|MUX_ULA_MEM|q[18]~18_combout\ $end
$var wire 1 N* \FD|BANCO_REG|saidaB[18]~18_combout\ $end
$var wire 1 O* \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a31\ $end
$var wire 1 P* \FD|ULA|MUX|Mux0~0_combout\ $end
$var wire 1 Q* \FD|MUX_ULA_MEM|q[31]~31_combout\ $end
$var wire 1 R* \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a28\ $end
$var wire 1 S* \FD|ULA|MUX|Mux27~0_combout\ $end
$var wire 1 T* \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a3\ $end
$var wire 1 U* \FD|MUX_ULA_MEM|q[3]~3_combout\ $end
$var wire 1 V* \FD|ULA|MUX|Mux28~0_combout\ $end
$var wire 1 W* \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a2\ $end
$var wire 1 X* \FD|MUX_ULA_MEM|q[2]~2_combout\ $end
$var wire 1 Y* \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a30\ $end
$var wire 1 Z* \FD|BANCO_REG|saidaB[2]~1_combout\ $end
$var wire 1 [* \FD|ULA|MUX|Mux29~0_combout\ $end
$var wire 1 \* \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a1\ $end
$var wire 1 ]* \FD|MUX_ULA_MEM|q[1]~1_combout\ $end
$var wire 1 ^* \FD|ULA|MUX|Mux30~1_combout\ $end
$var wire 1 _* \FD|RAM|ram_block_rtl_0|auto_generated|ram_block1a0~portbdataout\ $end
$var wire 1 `* \FD|MUX_ULA_MEM|q[0]~0_combout\ $end
$var wire 1 a* \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0~portbdataout\ $end
$var wire 1 b* \FD|BANCO_REG|saidaB[0]~0_combout\ $end
$var wire 1 c* \FD|ULA|MUX|Mux31~0_combout\ $end
$var wire 1 d* \FD|PC|DOUT[9]~8_combout\ $end
$var wire 1 e* \FD|SOMA_PC|OUT_AND2[9]~0_combout\ $end
$var wire 1 f* \FD|PC|DOUT[10]~9_combout\ $end
$var wire 1 g* \FD|PC|DOUT[11]~10_combout\ $end
$var wire 1 h* \FD|PC|DOUT[12]~11_combout\ $end
$var wire 1 i* \FD|PC|DOUT[13]~12_combout\ $end
$var wire 1 j* \FD|PC|DOUT[14]~13_combout\ $end
$var wire 1 k* \FD|PC|DOUT[15]~14_combout\ $end
$var wire 1 l* \FD|PC|DOUT[16]~15_combout\ $end
$var wire 1 m* \FD|PC|DOUT[17]~16_combout\ $end
$var wire 1 n* \FD|PC|DOUT[18]~17_combout\ $end
$var wire 1 o* \FD|PC|DOUT[19]~18_combout\ $end
$var wire 1 p* \FD|PC|DOUT[20]~19_combout\ $end
$var wire 1 q* \FD|PC|DOUT[21]~20_combout\ $end
$var wire 1 r* \FD|PC|DOUT[22]~21_combout\ $end
$var wire 1 s* \FD|PC|DOUT[23]~22_combout\ $end
$var wire 1 t* \FD|PC|DOUT[24]~23_combout\ $end
$var wire 1 u* \FD|PC|DOUT[25]~24_combout\ $end
$var wire 1 v* \FD|PC|DOUT[26]~25_combout\ $end
$var wire 1 w* \FD|PC|DOUT[27]~26_combout\ $end
$var wire 1 x* \FD|PC|DOUT[28]~27_combout\ $end
$var wire 1 y* \FD|PC|DOUT[29]~28_combout\ $end
$var wire 1 z* \FD|PC|DOUT[30]~29_combout\ $end
$var wire 1 {* \FD|PC|DOUT[31]~30_combout\ $end
$var wire 1 |* \FD|PC|DOUT[31]~31_combout\ $end
$var wire 1 }* \FD|BANCO_REG|registrador[1][0]~feeder_combout\ $end
$var wire 1 ~* \FD|BANCO_REG|Decoder0~2_combout\ $end
$var wire 1 !+ \FD|BANCO_REG|registrador[1][0]~q\ $end
$var wire 1 "+ \FD|BANCO_REG|registrador[1][1]~feeder_combout\ $end
$var wire 1 #+ \FD|BANCO_REG|registrador[1][1]~q\ $end
$var wire 1 $+ \FD|BANCO_REG|registrador[1][2]~feeder_combout\ $end
$var wire 1 %+ \FD|BANCO_REG|registrador[1][2]~q\ $end
$var wire 1 &+ \FD|BANCO_REG|registrador[1][3]~feeder_combout\ $end
$var wire 1 '+ \FD|BANCO_REG|registrador[1][3]~q\ $end
$var wire 1 (+ \FD|BANCO_REG|registrador[1][4]~feeder_combout\ $end
$var wire 1 )+ \FD|BANCO_REG|registrador[1][4]~q\ $end
$var wire 1 *+ \FD|BANCO_REG|registrador[1][5]~feeder_combout\ $end
$var wire 1 ++ \FD|BANCO_REG|registrador[1][5]~q\ $end
$var wire 1 ,+ \FD|BANCO_REG|registrador[1][6]~feeder_combout\ $end
$var wire 1 -+ \FD|BANCO_REG|registrador[1][6]~q\ $end
$var wire 1 .+ \FD|BANCO_REG|registrador[1][7]~feeder_combout\ $end
$var wire 1 /+ \FD|BANCO_REG|registrador[1][7]~q\ $end
$var wire 1 0+ \FD|BANCO_REG|registrador[1][8]~feeder_combout\ $end
$var wire 1 1+ \FD|BANCO_REG|registrador[1][8]~q\ $end
$var wire 1 2+ \FD|BANCO_REG|registrador[1][9]~feeder_combout\ $end
$var wire 1 3+ \FD|BANCO_REG|registrador[1][9]~q\ $end
$var wire 1 4+ \FD|BANCO_REG|registrador[1][10]~feeder_combout\ $end
$var wire 1 5+ \FD|BANCO_REG|registrador[1][10]~q\ $end
$var wire 1 6+ \FD|BANCO_REG|registrador[1][11]~feeder_combout\ $end
$var wire 1 7+ \FD|BANCO_REG|registrador[1][11]~q\ $end
$var wire 1 8+ \FD|BANCO_REG|registrador[1][12]~feeder_combout\ $end
$var wire 1 9+ \FD|BANCO_REG|registrador[1][12]~q\ $end
$var wire 1 :+ \FD|BANCO_REG|registrador[1][13]~feeder_combout\ $end
$var wire 1 ;+ \FD|BANCO_REG|registrador[1][13]~q\ $end
$var wire 1 <+ \FD|BANCO_REG|registrador[1][14]~feeder_combout\ $end
$var wire 1 =+ \FD|BANCO_REG|registrador[1][14]~q\ $end
$var wire 1 >+ \FD|BANCO_REG|registrador[1][15]~feeder_combout\ $end
$var wire 1 ?+ \FD|BANCO_REG|registrador[1][15]~q\ $end
$var wire 1 @+ \FD|BANCO_REG|registrador[1][16]~feeder_combout\ $end
$var wire 1 A+ \FD|BANCO_REG|registrador[1][16]~q\ $end
$var wire 1 B+ \FD|BANCO_REG|registrador[1][17]~feeder_combout\ $end
$var wire 1 C+ \FD|BANCO_REG|registrador[1][17]~q\ $end
$var wire 1 D+ \FD|BANCO_REG|registrador[1][18]~feeder_combout\ $end
$var wire 1 E+ \FD|BANCO_REG|registrador[1][18]~q\ $end
$var wire 1 F+ \FD|BANCO_REG|registrador[1][19]~feeder_combout\ $end
$var wire 1 G+ \FD|BANCO_REG|registrador[1][19]~q\ $end
$var wire 1 H+ \FD|BANCO_REG|registrador[1][20]~feeder_combout\ $end
$var wire 1 I+ \FD|BANCO_REG|registrador[1][20]~q\ $end
$var wire 1 J+ \FD|BANCO_REG|registrador[1][21]~feeder_combout\ $end
$var wire 1 K+ \FD|BANCO_REG|registrador[1][21]~q\ $end
$var wire 1 L+ \FD|BANCO_REG|registrador[1][22]~feeder_combout\ $end
$var wire 1 M+ \FD|BANCO_REG|registrador[1][22]~q\ $end
$var wire 1 N+ \FD|BANCO_REG|registrador[1][23]~feeder_combout\ $end
$var wire 1 O+ \FD|BANCO_REG|registrador[1][23]~q\ $end
$var wire 1 P+ \FD|BANCO_REG|registrador[1][24]~feeder_combout\ $end
$var wire 1 Q+ \FD|BANCO_REG|registrador[1][24]~q\ $end
$var wire 1 R+ \FD|BANCO_REG|registrador[1][25]~feeder_combout\ $end
$var wire 1 S+ \FD|BANCO_REG|registrador[1][25]~q\ $end
$var wire 1 T+ \FD|BANCO_REG|registrador[1][26]~feeder_combout\ $end
$var wire 1 U+ \FD|BANCO_REG|registrador[1][26]~q\ $end
$var wire 1 V+ \FD|BANCO_REG|registrador[1][27]~feeder_combout\ $end
$var wire 1 W+ \FD|BANCO_REG|registrador[1][27]~q\ $end
$var wire 1 X+ \FD|BANCO_REG|registrador[1][28]~feeder_combout\ $end
$var wire 1 Y+ \FD|BANCO_REG|registrador[1][28]~q\ $end
$var wire 1 Z+ \FD|BANCO_REG|registrador[1][29]~feeder_combout\ $end
$var wire 1 [+ \FD|BANCO_REG|registrador[1][29]~q\ $end
$var wire 1 \+ \FD|BANCO_REG|registrador[1][30]~feeder_combout\ $end
$var wire 1 ]+ \FD|BANCO_REG|registrador[1][30]~q\ $end
$var wire 1 ^+ \FD|BANCO_REG|registrador[1][31]~feeder_combout\ $end
$var wire 1 _+ \FD|BANCO_REG|registrador[1][31]~q\ $end
$var wire 1 `+ \FD|BANCO_REG|Decoder0~3_combout\ $end
$var wire 1 a+ \FD|BANCO_REG|registrador[2][0]~q\ $end
$var wire 1 b+ \FD|BANCO_REG|registrador[2][1]~q\ $end
$var wire 1 c+ \FD|BANCO_REG|registrador[2][2]~q\ $end
$var wire 1 d+ \FD|BANCO_REG|registrador[2][3]~q\ $end
$var wire 1 e+ \FD|BANCO_REG|registrador[2][4]~q\ $end
$var wire 1 f+ \FD|BANCO_REG|registrador[2][5]~q\ $end
$var wire 1 g+ \FD|BANCO_REG|registrador[2][6]~q\ $end
$var wire 1 h+ \FD|BANCO_REG|registrador[2][7]~q\ $end
$var wire 1 i+ \FD|BANCO_REG|registrador[2][8]~q\ $end
$var wire 1 j+ \FD|BANCO_REG|registrador[2][9]~q\ $end
$var wire 1 k+ \FD|BANCO_REG|registrador[2][10]~q\ $end
$var wire 1 l+ \FD|BANCO_REG|registrador[2][11]~q\ $end
$var wire 1 m+ \FD|BANCO_REG|registrador[2][12]~q\ $end
$var wire 1 n+ \FD|BANCO_REG|registrador[2][13]~q\ $end
$var wire 1 o+ \FD|BANCO_REG|registrador[2][14]~q\ $end
$var wire 1 p+ \FD|BANCO_REG|registrador[2][15]~q\ $end
$var wire 1 q+ \FD|BANCO_REG|registrador[2][16]~q\ $end
$var wire 1 r+ \FD|BANCO_REG|registrador[2][17]~q\ $end
$var wire 1 s+ \FD|BANCO_REG|registrador[2][18]~q\ $end
$var wire 1 t+ \FD|BANCO_REG|registrador[2][19]~q\ $end
$var wire 1 u+ \FD|BANCO_REG|registrador[2][20]~q\ $end
$var wire 1 v+ \FD|BANCO_REG|registrador[2][21]~q\ $end
$var wire 1 w+ \FD|BANCO_REG|registrador[2][22]~q\ $end
$var wire 1 x+ \FD|BANCO_REG|registrador[2][23]~q\ $end
$var wire 1 y+ \FD|BANCO_REG|registrador[2][24]~q\ $end
$var wire 1 z+ \FD|BANCO_REG|registrador[2][25]~q\ $end
$var wire 1 {+ \FD|BANCO_REG|registrador[2][26]~q\ $end
$var wire 1 |+ \FD|BANCO_REG|registrador[2][27]~q\ $end
$var wire 1 }+ \FD|BANCO_REG|registrador[2][28]~q\ $end
$var wire 1 ~+ \FD|BANCO_REG|registrador[2][29]~q\ $end
$var wire 1 !, \FD|BANCO_REG|registrador[2][30]~q\ $end
$var wire 1 ", \FD|BANCO_REG|registrador[2][31]~q\ $end
$var wire 1 #, \FD|SOMA_PC|OUT_AND2\ [31] $end
$var wire 1 $, \FD|SOMA_PC|OUT_AND2\ [30] $end
$var wire 1 %, \FD|SOMA_PC|OUT_AND2\ [29] $end
$var wire 1 &, \FD|SOMA_PC|OUT_AND2\ [28] $end
$var wire 1 ', \FD|SOMA_PC|OUT_AND2\ [27] $end
$var wire 1 (, \FD|SOMA_PC|OUT_AND2\ [26] $end
$var wire 1 ), \FD|SOMA_PC|OUT_AND2\ [25] $end
$var wire 1 *, \FD|SOMA_PC|OUT_AND2\ [24] $end
$var wire 1 +, \FD|SOMA_PC|OUT_AND2\ [23] $end
$var wire 1 ,, \FD|SOMA_PC|OUT_AND2\ [22] $end
$var wire 1 -, \FD|SOMA_PC|OUT_AND2\ [21] $end
$var wire 1 ., \FD|SOMA_PC|OUT_AND2\ [20] $end
$var wire 1 /, \FD|SOMA_PC|OUT_AND2\ [19] $end
$var wire 1 0, \FD|SOMA_PC|OUT_AND2\ [18] $end
$var wire 1 1, \FD|SOMA_PC|OUT_AND2\ [17] $end
$var wire 1 2, \FD|SOMA_PC|OUT_AND2\ [16] $end
$var wire 1 3, \FD|SOMA_PC|OUT_AND2\ [15] $end
$var wire 1 4, \FD|SOMA_PC|OUT_AND2\ [14] $end
$var wire 1 5, \FD|SOMA_PC|OUT_AND2\ [13] $end
$var wire 1 6, \FD|SOMA_PC|OUT_AND2\ [12] $end
$var wire 1 7, \FD|SOMA_PC|OUT_AND2\ [11] $end
$var wire 1 8, \FD|SOMA_PC|OUT_AND2\ [10] $end
$var wire 1 9, \FD|SOMA_PC|OUT_AND2\ [9] $end
$var wire 1 :, \FD|SOMA_PC|OUT_AND2\ [8] $end
$var wire 1 ;, \FD|SOMA_PC|OUT_AND2\ [7] $end
$var wire 1 <, \FD|SOMA_PC|OUT_AND2\ [6] $end
$var wire 1 =, \FD|SOMA_PC|OUT_AND2\ [5] $end
$var wire 1 >, \FD|SOMA_PC|OUT_AND2\ [4] $end
$var wire 1 ?, \FD|SOMA_PC|OUT_AND2\ [3] $end
$var wire 1 @, \FD|SOMA_PC|OUT_AND2\ [2] $end
$var wire 1 A, \FD|SOMA_PC|OUT_AND2\ [1] $end
$var wire 1 B, \FD|SOMA_PC|OUT_AND2\ [0] $end
$var wire 1 C, \FD|PC|DOUT\ [31] $end
$var wire 1 D, \FD|PC|DOUT\ [30] $end
$var wire 1 E, \FD|PC|DOUT\ [29] $end
$var wire 1 F, \FD|PC|DOUT\ [28] $end
$var wire 1 G, \FD|PC|DOUT\ [27] $end
$var wire 1 H, \FD|PC|DOUT\ [26] $end
$var wire 1 I, \FD|PC|DOUT\ [25] $end
$var wire 1 J, \FD|PC|DOUT\ [24] $end
$var wire 1 K, \FD|PC|DOUT\ [23] $end
$var wire 1 L, \FD|PC|DOUT\ [22] $end
$var wire 1 M, \FD|PC|DOUT\ [21] $end
$var wire 1 N, \FD|PC|DOUT\ [20] $end
$var wire 1 O, \FD|PC|DOUT\ [19] $end
$var wire 1 P, \FD|PC|DOUT\ [18] $end
$var wire 1 Q, \FD|PC|DOUT\ [17] $end
$var wire 1 R, \FD|PC|DOUT\ [16] $end
$var wire 1 S, \FD|PC|DOUT\ [15] $end
$var wire 1 T, \FD|PC|DOUT\ [14] $end
$var wire 1 U, \FD|PC|DOUT\ [13] $end
$var wire 1 V, \FD|PC|DOUT\ [12] $end
$var wire 1 W, \FD|PC|DOUT\ [11] $end
$var wire 1 X, \FD|PC|DOUT\ [10] $end
$var wire 1 Y, \FD|PC|DOUT\ [9] $end
$var wire 1 Z, \FD|PC|DOUT\ [8] $end
$var wire 1 [, \FD|PC|DOUT\ [7] $end
$var wire 1 \, \FD|PC|DOUT\ [6] $end
$var wire 1 ], \FD|PC|DOUT\ [5] $end
$var wire 1 ^, \FD|PC|DOUT\ [4] $end
$var wire 1 _, \FD|PC|DOUT\ [3] $end
$var wire 1 `, \FD|PC|DOUT\ [2] $end
$var wire 1 a, \FD|PC|DOUT\ [1] $end
$var wire 1 b, \FD|PC|DOUT\ [0] $end
$var wire 1 c, \FD|BANCO_REG|registrador_rtl_1_bypass\ [0] $end
$var wire 1 d, \FD|BANCO_REG|registrador_rtl_1_bypass\ [1] $end
$var wire 1 e, \FD|BANCO_REG|registrador_rtl_1_bypass\ [2] $end
$var wire 1 f, \FD|BANCO_REG|registrador_rtl_1_bypass\ [3] $end
$var wire 1 g, \FD|BANCO_REG|registrador_rtl_1_bypass\ [4] $end
$var wire 1 h, \FD|BANCO_REG|registrador_rtl_1_bypass\ [5] $end
$var wire 1 i, \FD|BANCO_REG|registrador_rtl_1_bypass\ [6] $end
$var wire 1 j, \FD|BANCO_REG|registrador_rtl_1_bypass\ [7] $end
$var wire 1 k, \FD|BANCO_REG|registrador_rtl_1_bypass\ [8] $end
$var wire 1 l, \FD|BANCO_REG|registrador_rtl_1_bypass\ [9] $end
$var wire 1 m, \FD|BANCO_REG|registrador_rtl_1_bypass\ [10] $end
$var wire 1 n, \FD|BANCO_REG|registrador_rtl_1_bypass\ [11] $end
$var wire 1 o, \FD|BANCO_REG|registrador_rtl_1_bypass\ [12] $end
$var wire 1 p, \FD|BANCO_REG|registrador_rtl_1_bypass\ [13] $end
$var wire 1 q, \FD|BANCO_REG|registrador_rtl_1_bypass\ [14] $end
$var wire 1 r, \FD|BANCO_REG|registrador_rtl_1_bypass\ [15] $end
$var wire 1 s, \FD|BANCO_REG|registrador_rtl_1_bypass\ [16] $end
$var wire 1 t, \FD|BANCO_REG|registrador_rtl_1_bypass\ [17] $end
$var wire 1 u, \FD|BANCO_REG|registrador_rtl_1_bypass\ [18] $end
$var wire 1 v, \FD|BANCO_REG|registrador_rtl_1_bypass\ [19] $end
$var wire 1 w, \FD|BANCO_REG|registrador_rtl_1_bypass\ [20] $end
$var wire 1 x, \FD|BANCO_REG|registrador_rtl_1_bypass\ [21] $end
$var wire 1 y, \FD|BANCO_REG|registrador_rtl_1_bypass\ [22] $end
$var wire 1 z, \FD|BANCO_REG|registrador_rtl_1_bypass\ [23] $end
$var wire 1 {, \FD|BANCO_REG|registrador_rtl_1_bypass\ [24] $end
$var wire 1 |, \FD|BANCO_REG|registrador_rtl_1_bypass\ [25] $end
$var wire 1 }, \FD|BANCO_REG|registrador_rtl_1_bypass\ [26] $end
$var wire 1 ~, \FD|BANCO_REG|registrador_rtl_1_bypass\ [27] $end
$var wire 1 !- \FD|BANCO_REG|registrador_rtl_1_bypass\ [28] $end
$var wire 1 "- \FD|BANCO_REG|registrador_rtl_1_bypass\ [29] $end
$var wire 1 #- \FD|BANCO_REG|registrador_rtl_1_bypass\ [30] $end
$var wire 1 $- \FD|BANCO_REG|registrador_rtl_1_bypass\ [31] $end
$var wire 1 %- \FD|BANCO_REG|registrador_rtl_1_bypass\ [32] $end
$var wire 1 &- \FD|BANCO_REG|registrador_rtl_1_bypass\ [33] $end
$var wire 1 '- \FD|BANCO_REG|registrador_rtl_1_bypass\ [34] $end
$var wire 1 (- \FD|BANCO_REG|registrador_rtl_1_bypass\ [35] $end
$var wire 1 )- \FD|BANCO_REG|registrador_rtl_1_bypass\ [36] $end
$var wire 1 *- \FD|BANCO_REG|registrador_rtl_1_bypass\ [37] $end
$var wire 1 +- \FD|BANCO_REG|registrador_rtl_1_bypass\ [38] $end
$var wire 1 ,- \FD|BANCO_REG|registrador_rtl_1_bypass\ [39] $end
$var wire 1 -- \FD|BANCO_REG|registrador_rtl_1_bypass\ [40] $end
$var wire 1 .- \FD|BANCO_REG|registrador_rtl_1_bypass\ [41] $end
$var wire 1 /- \FD|BANCO_REG|registrador_rtl_1_bypass\ [42] $end
$var wire 1 0- \FD|MEM_INST|q\ [31] $end
$var wire 1 1- \FD|MEM_INST|q\ [30] $end
$var wire 1 2- \FD|MEM_INST|q\ [29] $end
$var wire 1 3- \FD|MEM_INST|q\ [28] $end
$var wire 1 4- \FD|MEM_INST|q\ [27] $end
$var wire 1 5- \FD|MEM_INST|q\ [26] $end
$var wire 1 6- \FD|MEM_INST|q\ [25] $end
$var wire 1 7- \FD|MEM_INST|q\ [24] $end
$var wire 1 8- \FD|MEM_INST|q\ [23] $end
$var wire 1 9- \FD|MEM_INST|q\ [22] $end
$var wire 1 :- \FD|MEM_INST|q\ [21] $end
$var wire 1 ;- \FD|MEM_INST|q\ [20] $end
$var wire 1 <- \FD|MEM_INST|q\ [19] $end
$var wire 1 =- \FD|MEM_INST|q\ [18] $end
$var wire 1 >- \FD|MEM_INST|q\ [17] $end
$var wire 1 ?- \FD|MEM_INST|q\ [16] $end
$var wire 1 @- \FD|MEM_INST|q\ [15] $end
$var wire 1 A- \FD|MEM_INST|q\ [14] $end
$var wire 1 B- \FD|MEM_INST|q\ [13] $end
$var wire 1 C- \FD|MEM_INST|q\ [12] $end
$var wire 1 D- \FD|MEM_INST|q\ [11] $end
$var wire 1 E- \FD|MEM_INST|q\ [10] $end
$var wire 1 F- \FD|MEM_INST|q\ [9] $end
$var wire 1 G- \FD|MEM_INST|q\ [8] $end
$var wire 1 H- \FD|MEM_INST|q\ [7] $end
$var wire 1 I- \FD|MEM_INST|q\ [6] $end
$var wire 1 J- \FD|MEM_INST|q\ [5] $end
$var wire 1 K- \FD|MEM_INST|q\ [4] $end
$var wire 1 L- \FD|MEM_INST|q\ [3] $end
$var wire 1 M- \FD|MEM_INST|q\ [2] $end
$var wire 1 N- \FD|MEM_INST|q\ [1] $end
$var wire 1 O- \FD|MEM_INST|q\ [0] $end
$var wire 1 P- \FD|MEM_INST|ALT_INV_q\ [26] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
1$
0%
00"
01"
12"
03"
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
0p
0q
0r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
01!
02!
03!
04!
05!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
0e!
0f!
0g!
0h!
0i!
0j!
0k!
0l!
0m!
0n!
0o!
0p!
0q!
0r!
0s!
0t!
0u!
0v!
0w!
0x!
0y!
0z!
0{!
0|!
0}!
0~!
0!"
0""
0#"
0$"
0%"
0&"
0'"
0("
0)"
0*"
0+"
0,"
0-"
0."
0/"
14"
05"
0T$
0U$
0V$
0W$
0X$
0Y$
0Z$
0[$
0\$
0]$
0^$
0_$
0`$
0a$
0b$
0c$
0d$
0e$
0f$
0g$
0h$
0i$
0j$
0k$
0l$
0m$
0n$
0o$
0p$
0q$
0r$
0s$
0t$
0u$
0v$
0w$
0x$
0y$
1z$
0{$
0B%
0C%
0D%
0E%
0F%
0G%
0H%
0I%
0J%
0K%
0L%
0M%
0N%
0O%
0P%
0Q%
0R%
0S%
0T%
0U%
0V%
0W%
0X%
0Y%
0Z%
0[%
0\%
0]%
0^%
0_%
0`%
0a%
0b%
0c%
0d%
0e%
0x%
0y%
0z%
0{%
0|%
0}%
0~%
0!&
0"&
0#&
0$&
0%&
0&&
0'&
0(&
0)&
0*&
0+&
0,&
0-&
0.&
0/&
00&
01&
02&
03&
04&
05&
06&
07&
08&
09&
0:&
0;&
0<&
0=&
06"
17"
x8"
19"
1:"
1;"
1<"
1="
1>"
0?"
0H"
0I"
0J"
0K"
0L"
1M"
0N"
1O"
0T&
0U&
0V&
0W&
0X&
0Y&
0Z&
1[&
0\&
0]&
0^&
0_&
0`&
1a&
0b&
1c&
0d&
0e&
0f&
0g&
0h&
0i&
0j&
0k&
0l&
0m&
0n&
0o&
0p&
0q&
0r&
0s&
0t&
0u&
0v&
0w&
0x&
0y&
0z&
0{&
0|&
0}&
0~&
0!'
0"'
0#'
0$'
0%'
0&'
0''
0('
0)'
0*'
0+'
0,'
0-'
0.'
0/'
00'
01'
02'
03'
04'
05'
06'
07'
08'
09'
0:'
0;'
0<'
0='
0>'
0?'
0@'
0A'
0B'
0C'
0D'
0E'
0F'
0G'
0H'
0I'
0J'
0K'
0L'
0M'
0N'
0O'
0P'
0Q'
0R'
0S'
0T'
0U'
0V'
0W'
0X'
0Y'
0Z'
0['
0\'
0]'
0^'
0_'
0`'
0a'
0b'
0c'
0d'
0e'
0f'
0g'
0h'
0i'
0j'
0k'
0l'
0m'
0n'
0o'
0p'
0q'
0r'
0s'
0t'
0u'
0v'
0w'
0x'
0y'
0z'
0{'
0|'
0}'
0~'
0!(
0"(
0#(
0$(
0%(
0&(
0'(
0((
0)(
0*(
0+(
0,(
0-(
0.(
0/(
00(
01(
02(
03(
04(
05(
06(
07(
08(
09(
0:(
0;(
0<(
0=(
0>(
0?(
0@(
0A(
0B(
0C(
0D(
0E(
0F(
0G(
0H(
0I(
0J(
0K(
0L(
0M(
0N(
0O(
0P(
0Q(
0R(
0S(
0T(
0U(
0V(
0W(
0X(
0Y(
0Z(
0[(
0\(
0](
0^(
0_(
0`(
0a(
0b(
0c(
0d(
0e(
0f(
0g(
0h(
0i(
1j(
0k(
0l(
0m(
0n(
0o(
0p(
0q(
0r(
1s(
1t(
1u(
1v(
0w(
1x(
0y(
0z(
1{(
0|(
0}(
0~(
0!)
0")
0#)
0$)
0%)
0&)
0')
0()
0))
0*)
0+)
0,)
0-)
0.)
0/)
00)
01)
02)
03)
04)
05)
06)
07)
08)
09)
0:)
0;)
0<)
0=)
0>)
0?)
0@)
0A)
0B)
0C)
0D)
0E)
0F)
0G)
0H)
0I)
0J)
0K)
0L)
0M)
0N)
0O)
0P)
0Q)
0R)
0S)
0T)
0U)
0V)
0W)
0X)
0Y)
0Z)
0[)
0\)
0])
0^)
0_)
0`)
0a)
0b)
0c)
0d)
0e)
0f)
0g)
0h)
0i)
0j)
0k)
0l)
0m)
0n)
0o)
0p)
0q)
0r)
0s)
0t)
0u)
0v)
0w)
0x)
0y)
0z)
0{)
0|)
0})
0~)
0!*
0"*
0#*
0$*
0%*
0&*
0'*
0(*
0)*
0**
0+*
0,*
0-*
0.*
0/*
00*
01*
02*
03*
04*
05*
06*
07*
08*
09*
0:*
0;*
0<*
0=*
0>*
0?*
0@*
0A*
0B*
0C*
0D*
0E*
0F*
0G*
0H*
0I*
0J*
0K*
0L*
0M*
0N*
0O*
0P*
0Q*
0R*
0S*
0T*
0U*
0V*
0W*
0X*
0Y*
0Z*
0[*
0\*
0]*
0^*
0_*
0`*
0a*
0b*
0c*
0d*
0e*
0f*
0g*
0h*
0i*
0j*
0k*
0l*
0m*
0n*
0o*
0p*
0q*
0r*
0s*
0t*
0u*
0v*
0w*
0x*
0y*
0z*
1{*
0|*
0}*
0~*
0!+
0"+
0#+
0$+
0%+
0&+
0'+
0(+
0)+
0*+
0++
0,+
0-+
0.+
0/+
00+
01+
02+
03+
04+
05+
06+
07+
08+
09+
0:+
0;+
0<+
0=+
0>+
0?+
0@+
0A+
0B+
0C+
0D+
0E+
0F+
0G+
0H+
0I+
0J+
0K+
0L+
0M+
0N+
0O+
0P+
0Q+
0R+
0S+
0T+
0U+
0V+
0W+
0X+
0Y+
0Z+
0[+
0\+
0]+
0^+
0_+
0`+
0a+
0b+
0c+
0d+
0e+
0f+
0g+
0h+
0i+
0j+
0k+
0l+
0m+
0n+
0o+
0p+
0q+
0r+
0s+
0t+
0u+
0v+
0w+
0x+
0y+
0z+
0{+
0|+
0}+
0~+
0!,
0",
0@"
0A"
0B"
0C"
0D"
0E"
1F"
0G"
0P"
0Q"
0R"
0S"
0T"
0U"
0V"
0W"
0X"
0Y"
0Z"
0["
0\"
0]"
0^"
0_"
0`"
0a"
0b"
0c"
0d"
0e"
0f"
0g"
0h"
0i"
0j"
0k"
0l"
0m"
0n"
0o"
0p"
0q"
0r"
0s"
0t"
0u"
0v"
0w"
0x"
0y"
0z"
0{"
0|"
0}"
0~"
0!#
0"#
0##
0$#
0%#
0&#
0'#
0(#
0)#
0*#
0+#
0,#
0-#
0.#
0/#
00#
01#
02#
03#
04#
05#
06#
07#
08#
09#
0:#
0;#
0<#
0=#
0>#
0?#
0@#
0A#
0B#
0C#
0D#
0E#
0F#
0G#
0H#
0I#
0J#
0K#
0L#
0M#
0N#
0O#
0P#
0Q#
0R#
0S#
0T#
0U#
0V#
0W#
0X#
0Y#
0Z#
0[#
0\#
0]#
0^#
0_#
0`#
0a#
0b#
0c#
0d#
0e#
0f#
0g#
0h#
0i#
0j#
0k#
0l#
0m#
0n#
0o#
0p#
0q#
0r#
0s#
0t#
0u#
0v#
0w#
0x#
0y#
0z#
0{#
0|#
0}#
0~#
0!$
0"$
0#$
0$$
0%$
0&$
0'$
0($
0)$
0*$
0+$
0,$
0-$
0.$
0/$
00$
01$
02$
03$
04$
05$
06$
07$
08$
09$
0:$
0;$
0<$
0=$
0>$
0?$
0@$
0A$
0B$
0C$
0D$
0E$
0F$
0G$
0H$
0I$
0J$
0K$
0L$
0M$
0N$
0O$
0P$
0Q$
0R$
0S$
0|$
0}$
0~$
0!%
0"%
0#%
0$%
0%%
0&%
0'%
0(%
0)%
0*%
0+%
0,%
0-%
0.%
0/%
00%
01%
02%
03%
04%
05%
06%
07%
08%
09%
0:%
0;%
0<%
0=%
0>%
0?%
0@%
0A%
0f%
0g%
0h%
0i%
0j%
0k%
0l%
0m%
0n%
0o%
0p%
0q%
0r%
0s%
0t%
0u%
0v%
0w%
0>&
0?&
0@&
0A&
0B&
0C&
0D&
0E&
0F&
0G&
0H&
0I&
0J&
0K&
0L&
0M&
0N&
0O&
x#,
x$,
x%,
x&,
0',
x(,
x),
0*,
x+,
x,,
0-,
x.,
x/,
00,
x1,
x2,
03,
x4,
x5,
06,
x7,
x8,
09,
x:,
x;,
0<,
x=,
x>,
0?,
x@,
xA,
xB,
0C,
0D,
0E,
0F,
0G,
0H,
0I,
0J,
0K,
0L,
0M,
0N,
0O,
0P,
0Q,
0R,
0S,
0T,
0U,
0V,
0W,
0X,
0Y,
0Z,
0[,
0\,
0],
0^,
0_,
0`,
0a,
0b,
0c,
0d,
0e,
0f,
0g,
xh,
xi,
xj,
xk,
xl,
xm,
0n,
0o,
0p,
0q,
0r,
0s,
0t,
0u,
0v,
0w,
0x,
0y,
0z,
0{,
0|,
0},
0~,
0!-
0"-
0#-
0$-
0%-
0&-
0'-
0(-
0)-
0*-
0+-
0,-
0--
0.-
0/-
x0-
x1-
x2-
x3-
x4-
05-
x6-
x7-
x8-
x9-
x:-
x;-
x<-
x=-
x>-
x?-
x@-
xA-
xB-
xC-
xD-
xE-
xF-
xG-
xH-
xI-
xJ-
xK-
xL-
0M-
xN-
0O-
1P-
1P&
1Q&
1R&
0S&
0&
0'
0(
0)
0*
0+
0,
0-
0.
0/
00
01
02
03
04
05
06
07
08
09
0:
0;
0<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0F
0G
0H
0I
0J
0K
$end
#100000
1"
1?"
1h(
1S&
1i(
1b,
15-
1O-
1c,
1g,
0P-
0{(
1|(
1}(
1y(
1c*
1`+
0j(
1k(
0v(
1w(
1x$
1=&
14&
1e%
1\%
1{$
0z$
0|(
1d&
1u&
1T&
1U&
1Y&
1]&
1_&
1`&
1~&
1!'
1%'
1f'
0[&
0a&
1o"
1^"
1E"
1D"
1@"
1I"
1K"
1L"
1U"
1T"
1P"
1q#
1&'
0F"
0M"
1-!
1z
1q
1p
1l
1+
1*
1&
1%
13"
11"
1K
11#
04"
02"
1/"
#200000
0"
0?"
0h(
0S&
0i(
#300000
1"
1?"
1h(
1S&
1i(
0b,
1a,
0O-
1M-
1e,
1f,
0g,
1z(
0y(
1[*
0c*
1~*
0`+
0t(
1j(
1v(
0w(
1y$
0x$
0=&
1;&
04&
12&
0e%
1c%
0\%
1Z%
0{$
1z$
0u(
0v(
1f&
1t&
0d&
0u&
1g'
0f'
0z$
1m"
1_"
0o"
0^"
1p#
0q#
0&'
1('
0-!
1+!
1{
0z
0K
1J
01#
1/#
0/"
1-"
#300500
1w%
1_*
1`*
1w$
1}*
1F'
1Q#
1k
#400000
0"
0?"
0h(
0S&
0i(
#500000
1"
1?"
1h(
1S&
1i(
1b,
05-
0M-
0e,
0f,
1d,
1n,
1!+
1P-
0}(
0z(
1X*
0[*
0`*
0~*
0j(
0k(
1l(
0y$
0w$
1Y$
0;&
02&
0c%
0Z%
0}*
0X*
1$+
1((
0f&
0t&
0T&
0U&
0Y&
0]&
0_&
0`&
0~&
0!'
0%'
1f'
0Y$
1[&
1a&
0$+
13$
0m"
0_"
0E"
0D"
0@"
0I"
0K"
0L"
0U"
0T"
0P"
1q#
0('
1F"
1M"
1M!
0+!
0{
0q
0p
0l
0+
0*
0&
0%
03"
01"
1K
0/#
14"
12"
0-"
#500500
0w%
1u%
0_*
1W*
1H'
0F'
1O#
0Q#
0k
1i
#600000
0"
0?"
0h(
0S&
0i(
#700000
1"
1?"
1h(
1S&
1i(
0b,
0a,
1`,
0d,
0n,
1{(
1j(
1|(
1h'
0g'
0f'
1o#
0p#
0q#
0K
0J
1I
#800000
0"
0?"
0h(
0S&
0i(
#900000
1"
1?"
1h(
1S&
1i(
1b,
0j(
1k(
1f'
1q#
1K
#1000000
