
<!doctype html>
<html lang="en" class="no-js">
  <head>
    
      <meta charset="utf-8">
      <meta name="viewport" content="width=device-width,initial-scale=1">
      
        <meta name="description" content="Webinar/Tutorial on how to use the Intel® FPGA for Quantum Computing">
      
      
        <meta name="author" content="Emmanuel Kieffer">
      
      
        <link rel="canonical" href="https://LuxProvide.github.io/QuantumFPGA/intro/">
      
      
        <link rel="prev" href="..">
      
      
        <link rel="next" href="../qcfpga/">
      
      <link rel="icon" href="../assets/favicon.png">
      <meta name="generator" content="mkdocs-1.5.2, mkdocs-material-9.1.21">
    
    
      
        <title>FPGA computing for the HPC ecosystem - Introduction to Quantum Exact Simulation (QES) with Intel® FPGA</title>
      
    
    
      <link rel="stylesheet" href="../assets/stylesheets/main.eebd395e.min.css">
      
      

    
    
    
      
        
        
        <link rel="preconnect" href="https://fonts.gstatic.com" crossorigin>
        <link rel="stylesheet" href="https://fonts.googleapis.com/css?family=Roboto:300,300i,400,400i,700,700i%7CRoboto+Mono:400,400i,700,700i&display=fallback">
        <style>:root{--md-text-font:"Roboto";--md-code-font:"Roboto Mono"}</style>
      
    
    
      <link rel="stylesheet" href="../stylesheets/extra.css">
    
      <link rel="stylesheet" href="https://unpkg.com/katex@0/dist/katex.min.css">
    
    <script>__md_scope=new URL("..",location),__md_hash=e=>[...e].reduce((e,_)=>(e<<5)-e+_.charCodeAt(0),0),__md_get=(e,_=localStorage,t=__md_scope)=>JSON.parse(_.getItem(t.pathname+"."+e)),__md_set=(e,_,t=localStorage,a=__md_scope)=>{try{t.setItem(a.pathname+"."+e,JSON.stringify(_))}catch(e){}}</script>
    
      

    
    
    
  </head>
  
  
    <body dir="ltr">
  
    
    
      <script>var palette=__md_get("__palette");if(palette&&"object"==typeof palette.color)for(var key of Object.keys(palette.color))document.body.setAttribute("data-md-color-"+key,palette.color[key])</script>
    
    <input class="md-toggle" data-md-toggle="drawer" type="checkbox" id="__drawer" autocomplete="off">
    <input class="md-toggle" data-md-toggle="search" type="checkbox" id="__search" autocomplete="off">
    <label class="md-overlay" for="__drawer"></label>
    <div data-md-component="skip">
      
        
        <a href="#introduction-to-fpga-computing-for-the-hpc-ecosystem" class="md-skip">
          Skip to content
        </a>
      
    </div>
    <div data-md-component="announce">
      
    </div>
    
    
      

  

<header class="md-header md-header--shadow" data-md-component="header">
  <nav class="md-header__inner md-grid" aria-label="Header">
    <a href=".." title="Introduction to Quantum Exact Simulation (QES) with Intel® FPGA" class="md-header__button md-logo" aria-label="Introduction to Quantum Exact Simulation (QES) with Intel® FPGA" data-md-component="logo">
      
  <img src="../assets/LuxProvide_logo_white.svg" alt="logo">

    </a>
    <label class="md-header__button md-icon" for="__drawer">
      <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M3 6h18v2H3V6m0 5h18v2H3v-2m0 5h18v2H3v-2Z"/></svg>
    </label>
    <div class="md-header__title" data-md-component="header-title">
      <div class="md-header__ellipsis">
        <div class="md-header__topic">
          <span class="md-ellipsis">
            Introduction to Quantum Exact Simulation (QES) with Intel® FPGA
          </span>
        </div>
        <div class="md-header__topic" data-md-component="header-topic">
          <span class="md-ellipsis">
            
              FPGA computing for the HPC ecosystem
            
          </span>
        </div>
      </div>
    </div>
    
    
    
      <label class="md-header__button md-icon" for="__search">
        <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M9.5 3A6.5 6.5 0 0 1 16 9.5c0 1.61-.59 3.09-1.56 4.23l.27.27h.79l5 5-1.5 1.5-5-5v-.79l-.27-.27A6.516 6.516 0 0 1 9.5 16 6.5 6.5 0 0 1 3 9.5 6.5 6.5 0 0 1 9.5 3m0 2C7 5 5 7 5 9.5S7 14 9.5 14 14 12 14 9.5 12 5 9.5 5Z"/></svg>
      </label>
      <div class="md-search" data-md-component="search" role="dialog">
  <label class="md-search__overlay" for="__search"></label>
  <div class="md-search__inner" role="search">
    <form class="md-search__form" name="search">
      <input type="text" class="md-search__input" name="query" aria-label="Search" placeholder="Search" autocapitalize="off" autocorrect="off" autocomplete="off" spellcheck="false" data-md-component="search-query" required>
      <label class="md-search__icon md-icon" for="__search">
        <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M9.5 3A6.5 6.5 0 0 1 16 9.5c0 1.61-.59 3.09-1.56 4.23l.27.27h.79l5 5-1.5 1.5-5-5v-.79l-.27-.27A6.516 6.516 0 0 1 9.5 16 6.5 6.5 0 0 1 3 9.5 6.5 6.5 0 0 1 9.5 3m0 2C7 5 5 7 5 9.5S7 14 9.5 14 14 12 14 9.5 12 5 9.5 5Z"/></svg>
        <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M20 11v2H8l5.5 5.5-1.42 1.42L4.16 12l7.92-7.92L13.5 5.5 8 11h12Z"/></svg>
      </label>
      <nav class="md-search__options" aria-label="Search">
        
        <button type="reset" class="md-search__icon md-icon" title="Clear" aria-label="Clear" tabindex="-1">
          <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M19 6.41 17.59 5 12 10.59 6.41 5 5 6.41 10.59 12 5 17.59 6.41 19 12 13.41 17.59 19 19 17.59 13.41 12 19 6.41Z"/></svg>
        </button>
      </nav>
      
    </form>
    <div class="md-search__output">
      <div class="md-search__scrollwrap" data-md-scrollfix>
        <div class="md-search-result" data-md-component="search-result">
          <div class="md-search-result__meta">
            Initializing search
          </div>
          <ol class="md-search-result__list" role="presentation"></ol>
        </div>
      </div>
    </div>
  </div>
</div>
    
    
      <div class="md-header__source">
        <a href="https://github.com/LuxProvide/QuantumFPGA" title="Go to repository" class="md-source" data-md-component="source">
  <div class="md-source__icon md-icon">
    
    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 448 512"><!--! Font Awesome Free 6.4.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2023 Fonticons, Inc.--><path d="M439.55 236.05 244 40.45a28.87 28.87 0 0 0-40.81 0l-40.66 40.63 51.52 51.52c27.06-9.14 52.68 16.77 43.39 43.68l49.66 49.66c34.23-11.8 61.18 31 35.47 56.69-26.49 26.49-70.21-2.87-56-37.34L240.22 199v121.85c25.3 12.54 22.26 41.85 9.08 55a34.34 34.34 0 0 1-48.55 0c-17.57-17.6-11.07-46.91 11.25-56v-123c-20.8-8.51-24.6-30.74-18.64-45L142.57 101 8.45 235.14a28.86 28.86 0 0 0 0 40.81l195.61 195.6a28.86 28.86 0 0 0 40.8 0l194.69-194.69a28.86 28.86 0 0 0 0-40.81z"/></svg>
  </div>
  <div class="md-source__repository">
    LuxProvide/QuantumFPGA
  </div>
</a>
      </div>
    
  </nav>
  
</header>
    
    <div class="md-container" data-md-component="container">
      
      
        
          
        
      
      <main class="md-main" data-md-component="main">
        <div class="md-main__inner md-grid">
          
            
              
              <div class="md-sidebar md-sidebar--primary" data-md-component="sidebar" data-md-type="navigation" >
                <div class="md-sidebar__scrollwrap">
                  <div class="md-sidebar__inner">
                    


<nav class="md-nav md-nav--primary" aria-label="Navigation" data-md-level="0">
  <label class="md-nav__title" for="__drawer">
    <a href=".." title="Introduction to Quantum Exact Simulation (QES) with Intel® FPGA" class="md-nav__button md-logo" aria-label="Introduction to Quantum Exact Simulation (QES) with Intel® FPGA" data-md-component="logo">
      
  <img src="../assets/LuxProvide_logo_white.svg" alt="logo">

    </a>
    Introduction to Quantum Exact Simulation (QES) with Intel® FPGA
  </label>
  
    <div class="md-nav__source">
      <a href="https://github.com/LuxProvide/QuantumFPGA" title="Go to repository" class="md-source" data-md-component="source">
  <div class="md-source__icon md-icon">
    
    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 448 512"><!--! Font Awesome Free 6.4.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2023 Fonticons, Inc.--><path d="M439.55 236.05 244 40.45a28.87 28.87 0 0 0-40.81 0l-40.66 40.63 51.52 51.52c27.06-9.14 52.68 16.77 43.39 43.68l49.66 49.66c34.23-11.8 61.18 31 35.47 56.69-26.49 26.49-70.21-2.87-56-37.34L240.22 199v121.85c25.3 12.54 22.26 41.85 9.08 55a34.34 34.34 0 0 1-48.55 0c-17.57-17.6-11.07-46.91 11.25-56v-123c-20.8-8.51-24.6-30.74-18.64-45L142.57 101 8.45 235.14a28.86 28.86 0 0 0 0 40.81l195.61 195.6a28.86 28.86 0 0 0 40.8 0l194.69-194.69a28.86 28.86 0 0 0 0-40.81z"/></svg>
  </div>
  <div class="md-source__repository">
    LuxProvide/QuantumFPGA
  </div>
</a>
    </div>
  
  <ul class="md-nav__list" data-md-scrollfix>
    
      
      
      

  
  
  
    <li class="md-nav__item">
      <a href=".." class="md-nav__link">
        Course description
      </a>
    </li>
  

    
      
      
      

  
  
    
  
  
    <li class="md-nav__item md-nav__item--active">
      
      <input class="md-nav__toggle md-toggle" type="checkbox" id="__toc">
      
      
        
      
      
        <label class="md-nav__link md-nav__link--active" for="__toc">
          FPGA computing for the HPC ecosystem
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <a href="./" class="md-nav__link md-nav__link--active">
        FPGA computing for the HPC ecosystem
      </a>
      
        

<nav class="md-nav md-nav--secondary" aria-label="Table of contents">
  
  
  
    
  
  
    <label class="md-nav__title" for="__toc">
      <span class="md-nav__icon md-icon"></span>
      Table of contents
    </label>
    <ul class="md-nav__list" data-md-component="toc" data-md-scrollfix>
      
        <li class="md-nav__item">
  <a href="#field-programmable-gate-array-fpga" class="md-nav__link">
    Field Programmable Gate Array (FPGA)
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#parallelism-model-for-fpga" class="md-nav__link">
    Parallelism model for FPGA
  </a>
  
    <nav class="md-nav" aria-label="Parallelism model for FPGA">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#pipelining-with-nd-range-kernels" class="md-nav__link">
    Pipelining with ND-range kernels
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#pipelining-with-single-work-item-loop" class="md-nav__link">
    Pipelining with single-work item (loop)
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#meluxina-bittware-520n-mx-fpgas" class="md-nav__link">
    MeluXina Bittware 520N-MX FPGAS
  </a>
  
</li>
      
    </ul>
  
</nav>
      
    </li>
  

    
      
      
      

  
  
  
    <li class="md-nav__item">
      <a href="../qcfpga/" class="md-nav__link">
        QES with QCFPGA on JupyterLab
      </a>
    </li>
  

    
      
      
      

  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
        
      
      <input class="md-nav__toggle md-toggle md-toggle--indeterminate" type="checkbox" id="__nav_4" >
      
      
      
        <label class="md-nav__link" for="__nav_4" id="__nav_4_label" tabindex="0">
          QES programming using Intel® oneAPI for FPGA
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="1" aria-labelledby="__nav_4_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_4">
          <span class="md-nav__icon md-icon"></span>
          QES programming using Intel® oneAPI for FPGA
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../dpcpp/" class="md-nav__link">
        What is the Intel® oneAPI DPC++ compiler
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../compile/" class="md-nav__link">
        Compiling SYCL programs
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../writing/" class="md-nav__link">
        Developing SYCL programs
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../oneapi_quantum/" class="md-nav__link">
        Developing Quantum Circuit
      </a>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

    
  </ul>
</nav>
                  </div>
                </div>
              </div>
            
            
              
              <div class="md-sidebar md-sidebar--secondary" data-md-component="sidebar" data-md-type="toc" >
                <div class="md-sidebar__scrollwrap">
                  <div class="md-sidebar__inner">
                    

<nav class="md-nav md-nav--secondary" aria-label="Table of contents">
  
  
  
    
  
  
    <label class="md-nav__title" for="__toc">
      <span class="md-nav__icon md-icon"></span>
      Table of contents
    </label>
    <ul class="md-nav__list" data-md-component="toc" data-md-scrollfix>
      
        <li class="md-nav__item">
  <a href="#field-programmable-gate-array-fpga" class="md-nav__link">
    Field Programmable Gate Array (FPGA)
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#parallelism-model-for-fpga" class="md-nav__link">
    Parallelism model for FPGA
  </a>
  
    <nav class="md-nav" aria-label="Parallelism model for FPGA">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#pipelining-with-nd-range-kernels" class="md-nav__link">
    Pipelining with ND-range kernels
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#pipelining-with-single-work-item-loop" class="md-nav__link">
    Pipelining with single-work item (loop)
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#meluxina-bittware-520n-mx-fpgas" class="md-nav__link">
    MeluXina Bittware 520N-MX FPGAS
  </a>
  
</li>
      
    </ul>
  
</nav>
                  </div>
                </div>
              </div>
            
          
          
            <div class="md-content" data-md-component="content">
              <article class="md-content__inner md-typeset">
                



                  

  
  


<h1 id="introduction-to-fpga-computing-for-the-hpc-ecosystem">Introduction to FPGA computing for the HPC ecosystem<a class="headerlink" href="#introduction-to-fpga-computing-for-the-hpc-ecosystem" title="Permanent link">&para;</a></h1>
<h2 id="field-programmable-gate-array-fpga">Field Programmable Gate Array (FPGA)<a class="headerlink" href="#field-programmable-gate-array-fpga" title="Permanent link">&para;</a></h2>
<p>An FPGA (Field-Programmable Gate Array) is an integrated circuit designed to be configured by the user after manufacturing. It consists of an array of programmable logic blocks and a hierarchy of reconfigurable interconnects, allowing users to create custom digital circuits. FPGAs are known for their flexibility, enabling rapid prototyping and implementation of complex functions in hardware, making them suitable for applications in telecommunications, automotive, aerospace, and various other fields where custom and high-performance computing is needed.</p>
<div class="admonition tip">
<p class="admonition-title">Difference Between FPGA Development Boards and HPC FPGA Cards</p>
<div class="tabbed-set tabbed-alternate" data-tabs="1:2"><input checked="checked" id="__tabbed_1_1" name="__tabbed_1" type="radio" /><input id="__tabbed_1_2" name="__tabbed_1" type="radio" /><div class="tabbed-labels"><label for="__tabbed_1_1">FPGA Development Boards</label><label for="__tabbed_1_2">HPC FPGA Cards</label></div>
<div class="tabbed-content">
<div class="tabbed-block">
<ul>
<li><strong>Purpose</strong>: Primarily used for prototyping, learning, and development purposes.</li>
<li><strong>Design</strong>: These boards typically come with various interfaces (like HDMI, USB, Ethernet) and peripherals (like buttons, LEDs, and sensors) to facilitate easy testing and development.</li>
<li><strong>Flexibility</strong>: They offer a broad range of input/output options to support diverse projects and experiments.</li>
<li><strong>Cost</strong>: Generally more affordable than HPC FPGA cards due to their focus on versatility and accessibility.</li>
<li><strong>Target Audience</strong>: Suitable for students, hobbyists, and engineers working on initial project phases or small-scale applications.</li>
<li><strong>Specifications</strong>: <ul>
<li>Logic Cells: 33,280 </li>
<li>Block RAM: 1,800 Kbits</li>
<li>External memory: None</li>
</ul>
</li>
</ul>
<p><img alt="" src="https://cdn11.bigcommerce.com/s-7gavg/images/stencil/1280w/products/106/5610/Basys-3-1__42962.1594936409.1280.1280__22030.1602869940.386.513__54227.1670981208.png" /></p>
</div>
<div class="tabbed-block">
<ul>
<li><strong>Purpose</strong>: Designed for high-performance computing (HPC) applications, focusing on accelerating compute-intensive tasks.</li>
<li><strong>Design</strong>: Typically more powerful, with higher logic capacity, memory, and bandwidth capabilities. They often come with specialized cooling solutions and are designed to be mounted in server racks.</li>
<li><strong>Performance</strong>: Optimized for tasks such as data center operations, machine learning, financial modeling, and large-scale scientific computations.</li>
<li><strong>Cost</strong>: Generally more expensive due to their advanced features and high-performance capabilities.</li>
<li><strong>Target Audience</strong>: Aimed at professionals in industries requiring significant computational power, such as data scientists, researchers, and engineers in high-performance computing sectors.</li>
<li><strong>Specifications</strong>:<ul>
<li>Logic Cells: 2,073,000 </li>
<li>Block RAM: 239.5 Mb</li>
<li>External memory: 16GB HBM2</li>
</ul>
</li>
</ul>
<p><img alt="" src="https://www.bittware.com/files/520N-MX-800px.svg" /></p>
</div>
</div>
</div>
</div>
<h2 id="parallelism-model-for-fpga">Parallelism model for FPGA<a class="headerlink" href="#parallelism-model-for-fpga" title="Permanent link">&para;</a></h2>
<ul>
<li>FPGA strongly differs from ISA-based hardware such as CPU and GPU</li>
</ul>
<div class="admonition note">
<p class="admonition-title">Difference between <strong>Instruction Set</strong> architecture and <strong>Spatial</strong> architecture</p>
<div class="tabbed-set tabbed-alternate" data-tabs="2:2"><input checked="checked" id="__tabbed_2_1" name="__tabbed_2" type="radio" /><input id="__tabbed_2_2" name="__tabbed_2" type="radio" /><div class="tabbed-labels"><label for="__tabbed_2_1">Instruction Set Architecture</label><label for="__tabbed_2_2">Spatial Architecture</label></div>
<div class="tabbed-content">
<div class="tabbed-block">
<ul>
<li>Made for general-purpose computation: hardware is constantly reused </li>
<li>Workflow constrained by a set of pre-defined units (Control Units, ALUs, registers)</li>
<li>Data/Register size are fixed</li>
<li>Different instruction executed in each clock cycle : <strong>temporal</strong> execution<br />
<img alt="" src="../images/isa.png" /></li>
</ul>
</div>
<div class="tabbed-block">
<ul>
<li>Keep only what it needs -- the hardware can be reconfigured</li>
<li>Specialize the everything by unrolling the hardware: <strong>spatial</strong> execution</li>
<li>Each operation uses a different hardware region</li>
<li>The design can take more space than the FPGA offers </li>
</ul>
<p><img alt="" src="../images/spatial_arch.png" width="90%" /></p>
</div>
</div>
</div>
</div>
<ul>
<li>
<p>The most obvious source of <strong>parallelism</strong> for FPGA is <strong>pipelining</strong> by inserting registers to store each operation output and keep all hardware unit busy. </p>
</li>
<li>
<p>Pipelining parallelism has therefore many stages. </p>
</li>
<li>
<p>If you don't have enough work to fill the pipeline, then the efficiency is very low.</p>
</li>
<li>
<p>The authors of the <a href="https://link.springer.com/book/10.1007/978-1-4842-5574-2">DPC++ book</a> have illustrated it perfectly in Chapter 17.</p>
</li>
</ul>
<div class="admonition note">
<p class="admonition-title">Pipelining example provided chap.17 (DPC++ book)</p>
<div class="tabbed-set tabbed-alternate" data-tabs="3:2"><input checked="checked" id="__tabbed_3_1" name="__tabbed_3" type="radio" /><input id="__tabbed_3_2" name="__tabbed_3" type="radio" /><div class="tabbed-labels"><label for="__tabbed_3_1">Processing a single element (Figure. 17-13)</label><label for="__tabbed_3_2">Taking advantage of pipelining (Figure 17-14)</label></div>
<div class="tabbed-content">
<div class="tabbed-block">
<p><img alt="" src="../images/single.png" /></p>
<ul>
<li>The pipeline is mostly empty.</li>
<li>Hardware units are not busy and the efficiency is thus low.</li>
</ul>
</div>
<div class="tabbed-block">
<p><img alt="" src="../images/multiple.png" /></p>
<ul>
<li>More data than stages, the pipeline is full and all hardware units are busy.</li>
</ul>
</div>
</div>
</div>
</div>
<div class="admonition warning">
<p class="admonition-title">Vectorization</p>
<p>Vectorization is not the main source of parallelism but help designing efficient pipeline. Since hardware can be reconfigured at will. The offline compiler can design N-bits Adders, multipliers which simplify greatly vectorization. In fact, the offline compiler vectorizes your design automatically if possible.</p>
</div>
<h3 id="pipelining-with-nd-range-kernels">Pipelining with ND-range kernels<a class="headerlink" href="#pipelining-with-nd-range-kernels" title="Permanent link">&para;</a></h3>
<ul>
<li>ND-range kernels are based on a hierachical grouping of work-items</li>
<li>A work-item represents a single unit of work </li>
<li>Independent simple units of work don't communicate or share data very often</li>
<li>Useful when porting a GPU kernel to FPGA</li>
</ul>
<figure>
<p><img alt="" src="../images/ndrange.png" /> 
  </p>
<figcaption><a href=https://link.springer.com/book/10.1007/978-1-4842-5574-2>DPC++ book</a> -- Figure 17-15 </figcaption>
</figure>
<ul>
<li>FPGAs are different from GPU (lots of thread started at the same time)</li>
<li>Impossible to replicate a hardware for a million of work-items</li>
<li>Work-items are injected into the pipeline</li>
<li>A deep pipeline means lots of work-items executing different tasks in parallel</li>
</ul>
<figure>
<p><img alt="" src="../images/ndrange_pipeline.png" />
  </p>
<figcaption><a href=https://link.springer.com/book/10.1007/978-1-4842-5574-2>DPC++ book</a> -- Figure 17-16 </figcaption>
</figure>
<h3 id="pipelining-with-single-work-item-loop">Pipelining with single-work item (loop)<a class="headerlink" href="#pipelining-with-single-work-item-loop" title="Permanent link">&para;</a></h3>
<ul>
<li>When your code can't be decomposed into independent works, you can rely on loop parallelism using FPGA</li>
<li>In such a situation, the pipeline inputs is not work-items but loop iterations</li>
<li>For single-work-item kernels, the programmer need not do anything special to preserve the data dependency </li>
<li>Communications between kernels is also much easier</li>
</ul>
<figure>
<p><img alt="" src="../images/loop_pipeline.png" />
  </p>
<figcaption><a href=https://link.springer.com/book/10.1007/978-1-4842-5574-2>DPC++ book</a> -- Figure 17-21 </figcaption>
</figure>
<ul>
<li>FPGA can efficiently handle loop execution, often maintaining a fully occupied pipeline or providing reports on what changes are necessary to enhance occupancy.</li>
<li>It's evident that if loop iterations were substituted with work-items, where the value created by one work-item would have to be transferred to another for incremental computation, the algorithm's description would become far more complex.</li>
</ul>
<h2 id="meluxina-bittware-520n-mx-fpgas">MeluXina Bittware 520N-MX FPGAS<a class="headerlink" href="#meluxina-bittware-520n-mx-fpgas" title="Permanent link">&para;</a></h2>
<p>Each of the 20 MeluXina FPGA compute nodes comprise two <strong>BittWare 520N-MX</strong> FPGAs based on the <a href="https://www.intel.com/content/www/us/en/products/details/fpga/stratix/10/docs.html"><strong>Intel Stratix 10 FPGA chip</strong></a>. Designed for compute acceleration, the 520N-MX are PCIe boards featuring Intel’s Stratix 10 MX2100 FPGA with integrated HBM2 memory. The size and speed of HBM2 (16GB at up to 512GB/s) enables acceleration of memory-bound applications. Programming with high abstraction C, C++, and OpenCLis possible through an specialized board support package (BSP) for the Intel OpenCL SDK. For more details see the dedicated <a href="https://www.bittware.com/fpga/520n-mx/">BittWare product page</a>.</p>
<p><center>
<a href="../images/520N-MX-Block-Diagram-fpgas.svg" style="height:250px;width:"><img alt="fpgas" src="../images/520N-MX-Block-Diagram-fpgas.svg" /></a></p>
<p>Intel Stratix 520N-MX Block Diagram.
</center></p>
<p>The Bittware 520N-MX cards have the following specifications:</p>
<ol>
<li><strong>FPGA</strong>: Intel Stratix 10 MX with MX2100 in an F2597 package, 16GBytes on-chip High Bandwidth Memory (HBM2) DRAM, 410 GB/s (speed grade 2).</li>
<li>Host interface:    x16 Gen3 interface direct to FPGA, connected to PCIe hard IP.</li>
<li>Board Management Controller<ul>
<li>FPGA configuration and control</li>
<li>Voltage, current, temperature monitoring</li>
<li>Low bandwidth BMC-FPGA comms with SPI link</li>
</ul>
</li>
<li>Development Tools<ul>
<li>Application development: supported design flows - Intel FPGA OpenCL SDK, Intel High-Level Synthesis (C/C++) &amp; Quartus Prime Pro (HDL, Verilog, VHDL, etc.)</li>
<li>FPGA development BIST - Built-In Self-Test with source code (pinout, gateware, PCIe driver &amp; host test application)</li>
</ul>
</li>
</ol>
<p>The FPGA cards are not directly connected to the MeluXina ethernet network. The FPGA compute nodes are linked into the high-speed (infiniband) fabric, and the host code can communicate over this network for distributed/parallel applications.</p>
<p>More details on FPGA can be found in the presentation below:</p>
<p><a href="../pdfs/01-Introduction%20to%20FPGA%20computing%20for%20the%20HPC%20ecosystem.pdf"><img alt="" src="../images/01-Introduction%20to%20FPGA%20computing%20for%20the%20HPC%20ecosystem.png" /></a></p>

  <hr>
<div class="md-source-file">
  <small>
    
      Last update:
      <span class="git-revision-date-localized-plugin git-revision-date-localized-plugin-date">August 5, 2024</span>
      
    
  </small>
</div>





                

              </article>
            </div>
          
          
        </div>
        
      </main>
      
        <footer class="md-footer">
  
  <div class="md-footer-meta md-typeset">
    <div class="md-footer-meta__inner md-grid">
      <div class="md-copyright">
  
    <div class="md-copyright__highlight">
      Copyright &copy; 2023 LuxProvide
    </div>
  
  
    Made with
    <a href="https://squidfunk.github.io/mkdocs-material/" target="_blank" rel="noopener">
      Material for MkDocs
    </a>
  
</div>
      
    </div>
  </div>
</footer>
      
    </div>
    <div class="md-dialog" data-md-component="dialog">
      <div class="md-dialog__inner md-typeset"></div>
    </div>
    
    <script id="__config" type="application/json">{"base": "..", "features": ["navigation.instant", "navigation.expand", "content.code.copy", "content.code.select"], "search": "../assets/javascripts/workers/search.74e28a9f.min.js", "translations": {"clipboard.copied": "Copied to clipboard", "clipboard.copy": "Copy to clipboard", "search.result.more.one": "1 more on this page", "search.result.more.other": "# more on this page", "search.result.none": "No matching documents", "search.result.one": "1 matching document", "search.result.other": "# matching documents", "search.result.placeholder": "Type to start searching", "search.result.term.missing": "Missing", "select.version": "Select version"}}</script>
    
    
      <script src="../assets/javascripts/bundle.220ee61c.min.js"></script>
      
        
          <script src="../javascripts/extra.js"></script>
        
      
        
          <script src="../javascripts/bootstrap.min.js"></script>
        
      
        
          <script src="https://cdn.jsdelivr.net/npm/mathjax@3/es5/tex-svg.js"></script>
        
      
        
          <script src="https://cdnjs.cloudflare.com/ajax/libs/tablesort/5.2.1/tablesort.min.js"></script>
        
      
        
          <script src="../javascripts/tables.js"></script>
        
      
        
          <script src="../javascripts/katex.js"></script>
        
      
        
          <script src="https://unpkg.com/katex@0/dist/katex.min.js"></script>
        
      
        
          <script src="https://unpkg.com/katex@0/dist/contrib/auto-render.min.js"></script>
        
      
    
  </body>
</html>