--------------------------------------------------------------------------------
Release 12.4 Trace  (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/12.4/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml Board232.twx Board232.ncd -o Board232.twr Board232.pcf -ucf
Board232.ucf

Design file:              Board232.ncd
Physical constraint file: Board232.pcf
Device,package,speed:     xc3s250e,cp132,-5 (PRODUCTION 1.27 2010-11-18)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock btn<0>
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
sw<0>       |    2.583(R)|   -0.450(R)|clk               |   0.000|
sw<1>       |    4.702(R)|    0.705(R)|clk               |   0.000|
sw<2>       |    4.045(R)|    1.113(R)|clk               |   0.000|
sw<4>       |    3.593(R)|    0.998(R)|clk               |   0.000|
sw<5>       |    3.859(R)|    0.727(R)|clk               |   0.000|
sw<6>       |    4.524(R)|    0.633(R)|clk               |   0.000|
sw<7>       |    2.985(R)|    0.763(R)|clk               |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock btn<3>
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
sw<0>       |    1.977(R)|    0.307(R)|clk               |   0.000|
sw<1>       |    4.096(R)|    1.462(R)|clk               |   0.000|
sw<2>       |    3.439(R)|    1.870(R)|clk               |   0.000|
sw<4>       |    2.987(R)|    1.755(R)|clk               |   0.000|
sw<5>       |    3.253(R)|    1.484(R)|clk               |   0.000|
sw<6>       |    3.918(R)|    1.390(R)|clk               |   0.000|
sw<7>       |    2.379(R)|    1.520(R)|clk               |   0.000|
------------+------------+------------+------------------+--------+

Clock btn<0> to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
an<0>       |   11.066(R)|clk               |   0.000|
an<1>       |   10.358(R)|clk               |   0.000|
an<2>       |   11.455(R)|clk               |   0.000|
an<3>       |   10.313(R)|clk               |   0.000|
led<2>      |    7.139(R)|clk               |   0.000|
led<4>      |    7.214(R)|clk               |   0.000|
led<7>      |    8.717(R)|clk               |   0.000|
------------+------------+------------------+--------+

Clock btn<3> to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
an<0>       |   11.823(R)|clk               |   0.000|
an<1>       |   11.115(R)|clk               |   0.000|
an<2>       |   12.212(R)|clk               |   0.000|
an<3>       |   11.070(R)|clk               |   0.000|
led<2>      |    7.896(R)|clk               |   0.000|
led<4>      |    7.971(R)|clk               |   0.000|
led<7>      |    9.474(R)|clk               |   0.000|
------------+------------+------------------+--------+

Clock mclk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
an<0>       |    9.503(R)|mclk_BUFGP        |   0.000|
an<1>       |    8.801(R)|mclk_BUFGP        |   0.000|
an<2>       |   10.035(R)|mclk_BUFGP        |   0.000|
an<3>       |    8.915(R)|mclk_BUFGP        |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock btn<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
btn<0>         |    4.394|         |         |         |
btn<3>         |    4.394|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock btn<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
btn<0>         |    4.394|         |         |         |
btn<3>         |    4.394|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock mclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
mclk           |    3.847|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
sw<1>          |an<0>          |   10.549|
sw<1>          |an<1>          |    9.897|
sw<1>          |an<2>          |   10.986|
sw<1>          |an<3>          |    9.900|
sw<2>          |an<0>          |   10.070|
sw<2>          |an<1>          |    9.418|
sw<2>          |an<2>          |   10.507|
sw<2>          |an<3>          |    9.421|
---------------+---------------+---------+


Analysis completed Tue Apr 24 01:56:03 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 233 MB



