# Logic_Design_HW2
verilog

using Vivado

my logic design homework in NCKU ES
