$date
	Wed Jun 28 06:27:02 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_piso $end
$scope module piso_inst $end
$var wire 1 ! clk $end
$var wire 1 " mode $end
$var wire 1 # pi $end
$var wire 1 $ reset $end
$var reg 4 % int_reg [3:0] $end
$var reg 1 & so $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x&
b0 %
1$
1#
0"
0!
$end
#5
0&
1!
#10
0!
0$
#15
b1 %
1!
#20
0!
#25
1!
#30
0!
0#
#35
b0 %
1!
#40
0!
1#
#45
b1 %
1!
#50
0!
1"
#55
1&
b0 %
1!
#60
0!
#65
0&
1!
#70
0!
0"
#75
b1 %
1!
#80
0!
#85
1!
#90
0!
#95
1!
#100
0!
