#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu May  1 02:17:46 2025
# Process ID: 1038
# Current directory: /home/user/projects/tetris/tetris.runs/impl_1
# Command line: vivado -log tetris_top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source tetris_top.tcl -notrace
# Log file: /home/user/projects/tetris/tetris.runs/impl_1/tetris_top.vdi
# Journal file: /home/user/projects/tetris/tetris.runs/impl_1/vivado.jou
# Running On: 328d5dff5687, OS: Linux, CPU Frequency: , CPU Physical cores: 1, Host memory: 4110 MB
#-----------------------------------------------------------
source tetris_top.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 2573.746 ; gain = 2.152 ; free physical = 1036 ; free virtual = 2986
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/user/downloads/hdmi_tx_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/user/Xilinx/Vivado/2022.2/data/ip'.
Command: link_design -top tetris_top -part xc7s50csga324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Project 1-454] Reading design checkpoint '/home/user/projects/tetris/tetris.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_wiz'
INFO: [Project 1-454] Reading design checkpoint '/home/user/projects/tetris/tetris.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0.dcp' for cell 'vga_to_hdmi'
INFO: [Project 1-454] Reading design checkpoint '/home/user/projects/tetris/tetris.gen/sources_1/bd/mb_block/ip/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0.dcp' for cell 'mb_block_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint '/home/user/projects/tetris/tetris.gen/sources_1/bd/mb_block/ip/mb_block_axi_timer_0_0/mb_block_axi_timer_0_0.dcp' for cell 'mb_block_i/axi_usb_timer'
INFO: [Project 1-454] Reading design checkpoint '/home/user/projects/tetris/tetris.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0.dcp' for cell 'mb_block_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint '/home/user/projects/tetris/tetris.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_1_0/mb_block_axi_gpio_1_0.dcp' for cell 'mb_block_i/gpio_usb_int'
INFO: [Project 1-454] Reading design checkpoint '/home/user/projects/tetris/tetris.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_0/mb_block_axi_gpio_0_0.dcp' for cell 'mb_block_i/gpio_usb_keycode'
INFO: [Project 1-454] Reading design checkpoint '/home/user/projects/tetris/tetris.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_2_0/mb_block_axi_gpio_2_0.dcp' for cell 'mb_block_i/gpio_usb_rst'
INFO: [Project 1-454] Reading design checkpoint '/home/user/projects/tetris/tetris.gen/sources_1/bd/mb_block/ip/mb_block_mdm_1_0/mb_block_mdm_1_0.dcp' for cell 'mb_block_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint '/home/user/projects/tetris/tetris.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_0/mb_block_microblaze_0_0.dcp' for cell 'mb_block_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint '/home/user/projects/tetris/tetris.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0.dcp' for cell 'mb_block_i/microblaze_0_axi_intc'
INFO: [Project 1-454] Reading design checkpoint '/home/user/projects/tetris/tetris.gen/sources_1/bd/mb_block/ip/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0.dcp' for cell 'mb_block_i/rst_clk_wiz_1_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/user/projects/tetris/tetris.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0.dcp' for cell 'mb_block_i/spi_usb'
INFO: [Project 1-454] Reading design checkpoint '/home/user/projects/tetris/tetris.gen/sources_1/bd/mb_block/ip/mb_block_xbar_0/mb_block_xbar_0.dcp' for cell 'mb_block_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/user/projects/tetris/tetris.gen/sources_1/bd/mb_block/ip/mb_block_dlmb_bram_if_cntlr_0/mb_block_dlmb_bram_if_cntlr_0.dcp' for cell 'mb_block_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/home/user/projects/tetris/tetris.gen/sources_1/bd/mb_block/ip/mb_block_dlmb_v10_0/mb_block_dlmb_v10_0.dcp' for cell 'mb_block_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/home/user/projects/tetris/tetris.gen/sources_1/bd/mb_block/ip/mb_block_ilmb_bram_if_cntlr_0/mb_block_ilmb_bram_if_cntlr_0.dcp' for cell 'mb_block_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/home/user/projects/tetris/tetris.gen/sources_1/bd/mb_block/ip/mb_block_ilmb_v10_0/mb_block_ilmb_v10_0.dcp' for cell 'mb_block_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/home/user/projects/tetris/tetris.gen/sources_1/bd/mb_block/ip/mb_block_lmb_bram_0/mb_block_lmb_bram_0.dcp' for cell 'mb_block_i/microblaze_0_local_memory/lmb_bram'
Netlist sorting complete. Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.71 . Memory (MB): peak = 3020.027 ; gain = 0.051 ; free physical = 560 ; free virtual = 2525
INFO: [Netlist 29-17] Analyzing 771 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, clk_wiz/inst/clkin1_ibufg, from the path connected to top-level port: Clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, mb_block_i/clk_wiz_1/inst/clkin1_ibufg, from the path connected to top-level port: Clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clk_wiz/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'mb_block_i/clk_wiz_1/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [/home/user/projects/tetris/tetris.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0.xdc] for cell 'mb_block_i/spi_usb/U0'
Finished Parsing XDC File [/home/user/projects/tetris/tetris.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0.xdc] for cell 'mb_block_i/spi_usb/U0'
Parsing XDC File [/home/user/projects/tetris/tetris.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/user/projects/tetris/tetris.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/user/projects/tetris/tetris.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 3577.332 ; gain = 435.414 ; free physical = 85 ; free virtual = 1960
Finished Parsing XDC File [/home/user/projects/tetris/tetris.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
Parsing XDC File [/home/user/projects/tetris/tetris.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Finished Parsing XDC File [/home/user/projects/tetris/tetris.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Parsing XDC File [/home/user/projects/tetris/tetris.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_2_0/mb_block_axi_gpio_2_0.xdc] for cell 'mb_block_i/gpio_usb_rst/U0'
Finished Parsing XDC File [/home/user/projects/tetris/tetris.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_2_0/mb_block_axi_gpio_2_0.xdc] for cell 'mb_block_i/gpio_usb_rst/U0'
Parsing XDC File [/home/user/projects/tetris/tetris.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_2_0/mb_block_axi_gpio_2_0_board.xdc] for cell 'mb_block_i/gpio_usb_rst/U0'
Finished Parsing XDC File [/home/user/projects/tetris/tetris.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_2_0/mb_block_axi_gpio_2_0_board.xdc] for cell 'mb_block_i/gpio_usb_rst/U0'
Parsing XDC File [/home/user/projects/tetris/tetris.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_1_0/mb_block_axi_gpio_1_0.xdc] for cell 'mb_block_i/gpio_usb_int/U0'
Finished Parsing XDC File [/home/user/projects/tetris/tetris.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_1_0/mb_block_axi_gpio_1_0.xdc] for cell 'mb_block_i/gpio_usb_int/U0'
Parsing XDC File [/home/user/projects/tetris/tetris.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_1_0/mb_block_axi_gpio_1_0_board.xdc] for cell 'mb_block_i/gpio_usb_int/U0'
Finished Parsing XDC File [/home/user/projects/tetris/tetris.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_1_0/mb_block_axi_gpio_1_0_board.xdc] for cell 'mb_block_i/gpio_usb_int/U0'
Parsing XDC File [/home/user/projects/tetris/tetris.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_0/mb_block_axi_gpio_0_0.xdc] for cell 'mb_block_i/gpio_usb_keycode/U0'
Finished Parsing XDC File [/home/user/projects/tetris/tetris.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_0/mb_block_axi_gpio_0_0.xdc] for cell 'mb_block_i/gpio_usb_keycode/U0'
Parsing XDC File [/home/user/projects/tetris/tetris.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_0/mb_block_axi_gpio_0_0_board.xdc] for cell 'mb_block_i/gpio_usb_keycode/U0'
Finished Parsing XDC File [/home/user/projects/tetris/tetris.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_0/mb_block_axi_gpio_0_0_board.xdc] for cell 'mb_block_i/gpio_usb_keycode/U0'
Parsing XDC File [/home/user/projects/tetris/tetris.gen/sources_1/bd/mb_block/ip/mb_block_axi_timer_0_0/mb_block_axi_timer_0_0.xdc] for cell 'mb_block_i/axi_usb_timer/U0'
Finished Parsing XDC File [/home/user/projects/tetris/tetris.gen/sources_1/bd/mb_block/ip/mb_block_axi_timer_0_0/mb_block_axi_timer_0_0.xdc] for cell 'mb_block_i/axi_usb_timer/U0'
Parsing XDC File [/home/user/projects/tetris/tetris.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_0/mb_block_microblaze_0_0.xdc] for cell 'mb_block_i/microblaze_0/U0'
Finished Parsing XDC File [/home/user/projects/tetris/tetris.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_0/mb_block_microblaze_0_0.xdc] for cell 'mb_block_i/microblaze_0/U0'
Parsing XDC File [/home/user/projects/tetris/tetris.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0_board.xdc] for cell 'mb_block_i/spi_usb/U0'
Finished Parsing XDC File [/home/user/projects/tetris/tetris.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0_board.xdc] for cell 'mb_block_i/spi_usb/U0'
Parsing XDC File [/home/user/projects/tetris/tetris.gen/sources_1/bd/mb_block/ip/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0.xdc] for cell 'mb_block_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/user/projects/tetris/tetris.gen/sources_1/bd/mb_block/ip/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0.xdc] for cell 'mb_block_i/axi_uartlite_0/U0'
Parsing XDC File [/home/user/projects/tetris/tetris.gen/sources_1/bd/mb_block/ip/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0_board.xdc] for cell 'mb_block_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/user/projects/tetris/tetris.gen/sources_1/bd/mb_block/ip/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0_board.xdc] for cell 'mb_block_i/axi_uartlite_0/U0'
Parsing XDC File [/home/user/projects/tetris/tetris.gen/sources_1/bd/mb_block/ip/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [/home/user/projects/tetris/tetris.gen/sources_1/bd/mb_block/ip/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [/home/user/projects/tetris/tetris.gen/sources_1/bd/mb_block/ip/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0_board.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [/home/user/projects/tetris/tetris.gen/sources_1/bd/mb_block/ip/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0_board.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [/home/user/projects/tetris/tetris.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0.xdc] for cell 'mb_block_i/clk_wiz_1/inst'
INFO: [Timing 38-2] Deriving generated clocks [/home/user/projects/tetris/tetris.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0.xdc:57]
Finished Parsing XDC File [/home/user/projects/tetris/tetris.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0.xdc] for cell 'mb_block_i/clk_wiz_1/inst'
Parsing XDC File [/home/user/projects/tetris/tetris.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0_board.xdc] for cell 'mb_block_i/clk_wiz_1/inst'
Finished Parsing XDC File [/home/user/projects/tetris/tetris.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0_board.xdc] for cell 'mb_block_i/clk_wiz_1/inst'
Parsing XDC File [/home/user/projects/tetris/tetris.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0.xdc] for cell 'mb_block_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [/home/user/projects/tetris/tetris.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0.xdc] for cell 'mb_block_i/microblaze_0_axi_intc/U0'
Parsing XDC File [/home/user/projects/tetris/tetris.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc]
Finished Parsing XDC File [/home/user/projects/tetris/tetris.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc]
Parsing XDC File [/home/user/projects/tetris/tetris.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0_clocks.xdc] for cell 'mb_block_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [/home/user/projects/tetris/tetris.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0_clocks.xdc] for cell 'mb_block_i/microblaze_0_axi_intc/U0'
Parsing XDC File [/home/user/projects/tetris/tetris.gen/sources_1/bd/mb_block/ip/mb_block_mdm_1_0/mb_block_mdm_1_0.xdc] for cell 'mb_block_i/mdm_1/U0'
Finished Parsing XDC File [/home/user/projects/tetris/tetris.gen/sources_1/bd/mb_block/ip/mb_block_mdm_1_0/mb_block_mdm_1_0.xdc] for cell 'mb_block_i/mdm_1/U0'
Parsing XDC File [/home/user/projects/tetris/tetris.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0_clocks.xdc] for cell 'mb_block_i/spi_usb/U0'
Finished Parsing XDC File [/home/user/projects/tetris/tetris.gen/sources_1/bd/mb_block/ip/mb_block_axi_quad_spi_0_0/mb_block_axi_quad_spi_0_0_clocks.xdc] for cell 'mb_block_i/spi_usb/U0'
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/user/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/user/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/user/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/user/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/user/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/user/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/user/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/user/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Project 1-1714] 14 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
WARNING: [Constraints 18-5572] Instance mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
Generating merged BMM file for the design top 'tetris_top'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/user/projects/tetris/tetris.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_0/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3581.316 ; gain = 0.000 ; free physical = 113 ; free virtual = 1918
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 247 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 145 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 32 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 2 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 68 instances

34 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:59 . Memory (MB): peak = 3581.316 ; gain = 966.539 ; free physical = 113 ; free virtual = 1917
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:01 . Memory (MB): peak = 3588.215 ; gain = 6.898 ; free physical = 113 ; free virtual = 1918

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 24dfb0b72

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:01 . Memory (MB): peak = 3588.215 ; gain = 0.000 ; free physical = 135 ; free virtual = 1940

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter game_logic_inst/rand_val[2]_P_i_1 into driver instance game_logic_inst/vram[0][0][4]_i_2, which resulted in an inversion of 213 pins
INFO: [Opt 31-1287] Pulled Inverter mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_1 into driver instance mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_2, which resulted in an inversion of 14 pins
INFO: [Opt 31-1287] Pulled Inverter mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_FIFO_12_GEN.stop_clock_reg_i_1 into driver instance mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O[0]_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter vga/vga_to_hdmi_i_256 into driver instance vga/vga_to_hdmi_i_42, which resulted in an inversion of 17 pins
INFO: [Opt 31-1287] Pulled Inverter vga/vga_to_hdmi_i_260 into driver instance vga/vga_to_hdmi_i_333, which resulted in an inversion of 10 pins
INFO: [Opt 31-1287] Pulled Inverter vga/vga_to_hdmi_i_267 into driver instance vga/vga_to_hdmi_i_69, which resulted in an inversion of 19 pins
INFO: [Opt 31-1287] Pulled Inverter vga/vga_to_hdmi_i_270 into driver instance vga/vga_to_hdmi_i_417, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter vga/vga_to_hdmi_i_271 into driver instance vga/vga_to_hdmi_i_418, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter vga/vga_to_hdmi_i_273 into driver instance vga/vga_to_hdmi_i_68, which resulted in an inversion of 4 pins
INFO: [Opt 31-138] Pushed 2 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 13979ea0f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3848.906 ; gain = 0.520 ; free physical = 70 ; free virtual = 1673
INFO: [Opt 31-389] Phase Retarget created 219 cells and removed 337 cells
INFO: [Opt 31-1021] In phase Retarget, 4 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 8 inverter(s) to 14 load pin(s).
Phase 2 Constant propagation | Checksum: 1996c75df

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3848.977 ; gain = 0.590 ; free physical = 70 ; free virtual = 1673
INFO: [Opt 31-389] Phase Constant propagation created 124 cells and removed 297 cells
INFO: [Opt 31-1021] In phase Constant propagation, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 12d9a0e8c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 3849.188 ; gain = 0.801 ; free physical = 70 ; free virtual = 1673
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 273 cells
INFO: [Opt 31-1021] In phase Sweep, 7 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst to drive 40 load(s) on clock net mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 12ccf8d3f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3873.508 ; gain = 25.121 ; free physical = 69 ; free virtual = 1672
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 12ccf8d3f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3873.547 ; gain = 25.160 ; free physical = 69 ; free virtual = 1672
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1971492b9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3873.570 ; gain = 25.184 ; free physical = 65 ; free virtual = 1668
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             219  |             337  |                                              4  |
|  Constant propagation         |             124  |             297  |                                              2  |
|  Sweep                        |               0  |             273  |                                              7  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              2  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3873.625 ; gain = 0.023 ; free physical = 65 ; free virtual = 1668
Ending Logic Optimization Task | Checksum: 233842ff4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 3873.625 ; gain = 25.238 ; free physical = 65 ; free virtual = 1668

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 8 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 16
Ending PowerOpt Patch Enables Task | Checksum: 233842ff4

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3973.695 ; gain = 0.000 ; free physical = 191 ; free virtual = 1714
Ending Power Optimization Task | Checksum: 233842ff4

Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 3973.695 ; gain = 100.039 ; free physical = 196 ; free virtual = 1719

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 233842ff4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3973.695 ; gain = 0.000 ; free physical = 196 ; free virtual = 1719

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3973.695 ; gain = 0.000 ; free physical = 196 ; free virtual = 1719
Ending Netlist Obfuscation Task | Checksum: 233842ff4

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3973.695 ; gain = 0.000 ; free physical = 196 ; free virtual = 1719
INFO: [Common 17-83] Releasing license: Implementation
72 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:25 . Memory (MB): peak = 3973.695 ; gain = 392.379 ; free physical = 196 ; free virtual = 1719
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3973.695 ; gain = 0.000 ; free physical = 214 ; free virtual = 1738
INFO: [Common 17-1381] The checkpoint '/home/user/projects/tetris/tetris.runs/impl_1/tetris_top_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 3973.695 ; gain = 0.000 ; free physical = 189 ; free virtual = 1713
INFO: [runtcl-4] Executing : report_drc -file tetris_top_drc_opted.rpt -pb tetris_top_drc_opted.pb -rpx tetris_top_drc_opted.rpx
Command: report_drc -file tetris_top_drc_opted.rpt -pb tetris_top_drc_opted.pb -rpx tetris_top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/user/projects/tetris/tetris.runs/impl_1/tetris_top_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3978.293 ; gain = 0.000 ; free physical = 188 ; free virtual = 1713
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 179812bb4

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3978.293 ; gain = 0.000 ; free physical = 188 ; free virtual = 1713
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3978.293 ; gain = 0.000 ; free physical = 188 ; free virtual = 1713

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 8151340f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3978.293 ; gain = 0.000 ; free physical = 187 ; free virtual = 1716

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 16b95f4b6

Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 3978.293 ; gain = 0.000 ; free physical = 152 ; free virtual = 1696

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 16b95f4b6

Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 3978.293 ; gain = 0.000 ; free physical = 152 ; free virtual = 1696
Phase 1 Placer Initialization | Checksum: 16b95f4b6

Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 3978.293 ; gain = 0.000 ; free physical = 152 ; free virtual = 1696

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 120bfc16b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 3978.293 ; gain = 0.000 ; free physical = 163 ; free virtual = 1707

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 147902aa9

Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 3978.293 ; gain = 0.000 ; free physical = 160 ; free virtual = 1704

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 147902aa9

Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 3978.293 ; gain = 0.000 ; free physical = 159 ; free virtual = 1704

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 15a93b446

Time (s): cpu = 00:00:18 ; elapsed = 00:00:30 . Memory (MB): peak = 3978.293 ; gain = 0.000 ; free physical = 141 ; free virtual = 1687

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 315 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 135 nets or LUTs. Breaked 0 LUT, combined 135 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3978.293 ; gain = 0.000 ; free physical = 143 ; free virtual = 1691

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            135  |                   135  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            135  |                   135  |           0  |           4  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 16669b4d3

Time (s): cpu = 00:00:21 ; elapsed = 00:00:34 . Memory (MB): peak = 3978.293 ; gain = 0.000 ; free physical = 141 ; free virtual = 1690
Phase 2.4 Global Placement Core | Checksum: 228cd54f5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:34 . Memory (MB): peak = 3978.293 ; gain = 0.000 ; free physical = 140 ; free virtual = 1689
Phase 2 Global Placement | Checksum: 228cd54f5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:34 . Memory (MB): peak = 3978.293 ; gain = 0.000 ; free physical = 140 ; free virtual = 1689

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1e7c56620

Time (s): cpu = 00:00:22 ; elapsed = 00:00:36 . Memory (MB): peak = 3978.293 ; gain = 0.000 ; free physical = 140 ; free virtual = 1689

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1a1ef7e40

Time (s): cpu = 00:00:25 ; elapsed = 00:00:40 . Memory (MB): peak = 3978.293 ; gain = 0.000 ; free physical = 150 ; free virtual = 1699

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1377bad57

Time (s): cpu = 00:00:25 ; elapsed = 00:00:40 . Memory (MB): peak = 3978.293 ; gain = 0.000 ; free physical = 150 ; free virtual = 1699

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 146bab966

Time (s): cpu = 00:00:25 ; elapsed = 00:00:40 . Memory (MB): peak = 3978.293 ; gain = 0.000 ; free physical = 150 ; free virtual = 1699

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1a5058863

Time (s): cpu = 00:00:29 ; elapsed = 00:00:46 . Memory (MB): peak = 3978.293 ; gain = 0.000 ; free physical = 138 ; free virtual = 1687

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1dadedc9d

Time (s): cpu = 00:00:30 ; elapsed = 00:00:47 . Memory (MB): peak = 3978.293 ; gain = 0.000 ; free physical = 138 ; free virtual = 1687

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1456198e8

Time (s): cpu = 00:00:30 ; elapsed = 00:00:47 . Memory (MB): peak = 3978.293 ; gain = 0.000 ; free physical = 143 ; free virtual = 1692
Phase 3 Detail Placement | Checksum: 1456198e8

Time (s): cpu = 00:00:30 ; elapsed = 00:00:48 . Memory (MB): peak = 3978.293 ; gain = 0.000 ; free physical = 143 ; free virtual = 1692

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: e2086bc6

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 1 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.441 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: fa5d468d

Time (s): cpu = 00:00:00.7 ; elapsed = 00:00:01 . Memory (MB): peak = 3978.293 ; gain = 0.000 ; free physical = 126 ; free virtual = 1676
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 163e18c40

Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:01 . Memory (MB): peak = 3978.293 ; gain = 0.000 ; free physical = 126 ; free virtual = 1676
Phase 4.1.1.1 BUFG Insertion | Checksum: e2086bc6

Time (s): cpu = 00:00:36 ; elapsed = 00:00:55 . Memory (MB): peak = 3978.293 ; gain = 0.000 ; free physical = 126 ; free virtual = 1676

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.636. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 11b285906

Time (s): cpu = 00:00:37 ; elapsed = 00:00:57 . Memory (MB): peak = 3978.293 ; gain = 0.000 ; free physical = 121 ; free virtual = 1667

Time (s): cpu = 00:00:37 ; elapsed = 00:00:57 . Memory (MB): peak = 3978.293 ; gain = 0.000 ; free physical = 121 ; free virtual = 1667
Phase 4.1 Post Commit Optimization | Checksum: 11b285906

Time (s): cpu = 00:00:37 ; elapsed = 00:00:57 . Memory (MB): peak = 3978.293 ; gain = 0.000 ; free physical = 121 ; free virtual = 1667

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 11b285906

Time (s): cpu = 00:00:37 ; elapsed = 00:00:58 . Memory (MB): peak = 3978.293 ; gain = 0.000 ; free physical = 121 ; free virtual = 1668

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 11b285906

Time (s): cpu = 00:00:37 ; elapsed = 00:00:58 . Memory (MB): peak = 3978.293 ; gain = 0.000 ; free physical = 121 ; free virtual = 1668
Phase 4.3 Placer Reporting | Checksum: 11b285906

Time (s): cpu = 00:00:37 ; elapsed = 00:00:58 . Memory (MB): peak = 3978.293 ; gain = 0.000 ; free physical = 121 ; free virtual = 1668

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3978.293 ; gain = 0.000 ; free physical = 121 ; free virtual = 1668

Time (s): cpu = 00:00:37 ; elapsed = 00:00:58 . Memory (MB): peak = 3978.293 ; gain = 0.000 ; free physical = 121 ; free virtual = 1668
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1c7e33439

Time (s): cpu = 00:00:37 ; elapsed = 00:00:58 . Memory (MB): peak = 3978.293 ; gain = 0.000 ; free physical = 121 ; free virtual = 1668
Ending Placer Task | Checksum: 15a0cc322

Time (s): cpu = 00:00:37 ; elapsed = 00:00:58 . Memory (MB): peak = 3978.293 ; gain = 0.000 ; free physical = 121 ; free virtual = 1668
INFO: [Common 17-83] Releasing license: Implementation
103 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:38 ; elapsed = 00:01:00 . Memory (MB): peak = 3978.293 ; gain = 0.000 ; free physical = 121 ; free virtual = 1668
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 3978.293 ; gain = 0.000 ; free physical = 91 ; free virtual = 1676
INFO: [Common 17-1381] The checkpoint '/home/user/projects/tetris/tetris.runs/impl_1/tetris_top_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 3982.121 ; gain = 3.828 ; free physical = 93 ; free virtual = 1679
INFO: [runtcl-4] Executing : report_io -file tetris_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.68 . Memory (MB): peak = 3982.121 ; gain = 0.000 ; free physical = 87 ; free virtual = 1652
INFO: [runtcl-4] Executing : report_utilization -file tetris_top_utilization_placed.rpt -pb tetris_top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file tetris_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3982.121 ; gain = 0.000 ; free physical = 87 ; free virtual = 1652
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 3982.121 ; gain = 0.000 ; free physical = 86 ; free virtual = 1635
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
112 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 3982.121 ; gain = 0.000 ; free physical = 86 ; free virtual = 1635
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 3982.121 ; gain = 0.000 ; free physical = 102 ; free virtual = 1652
INFO: [Common 17-1381] The checkpoint '/home/user/projects/tetris/tetris.runs/impl_1/tetris_top_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 3982.121 ; gain = 0.000 ; free physical = 94 ; free virtual = 1644
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command route_design
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task

Phase 1 Build RT Design
Checksum: PlaceDB: a5218968 ConstDB: 0 ShapeSum: b4eb39ba RouteDB: 0
Post Restoration Checksum: NetGraph: 8142c438 NumContArr: 364055e3 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: b7831a1b

Time (s): cpu = 00:00:34 ; elapsed = 00:00:51 . Memory (MB): peak = 4002.562 ; gain = 20.441 ; free physical = 69 ; free virtual = 1542

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: b7831a1b

Time (s): cpu = 00:00:34 ; elapsed = 00:00:51 . Memory (MB): peak = 4005.840 ; gain = 23.719 ; free physical = 66 ; free virtual = 1538

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: b7831a1b

Time (s): cpu = 00:00:34 ; elapsed = 00:00:51 . Memory (MB): peak = 4005.859 ; gain = 23.738 ; free physical = 66 ; free virtual = 1539
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 26fd2dd6c

Time (s): cpu = 00:00:40 ; elapsed = 00:01:00 . Memory (MB): peak = 4018.355 ; gain = 36.234 ; free physical = 81 ; free virtual = 1528
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.785  | TNS=0.000  | WHS=-0.238 | THS=-76.386|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0195328 %
  Global Horizontal Routing Utilization  = 0.0190005 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 8194
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 8164
  Number of Partially Routed Nets     = 30
  Number of Node Overlaps             = 58

Phase 2 Router Initialization | Checksum: 2903ae9d7

Time (s): cpu = 00:00:43 ; elapsed = 00:01:04 . Memory (MB): peak = 4024.539 ; gain = 42.418 ; free physical = 86 ; free virtual = 1518

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 2903ae9d7

Time (s): cpu = 00:00:43 ; elapsed = 00:01:04 . Memory (MB): peak = 4024.574 ; gain = 42.453 ; free physical = 86 ; free virtual = 1518
Phase 3 Initial Routing | Checksum: 19227a57c

Time (s): cpu = 00:00:47 ; elapsed = 00:01:09 . Memory (MB): peak = 4024.828 ; gain = 42.707 ; free physical = 86 ; free virtual = 1519

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1302
 Number of Nodes with overlaps = 90
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.561  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 16dbef3bd

Time (s): cpu = 00:00:58 ; elapsed = 00:01:23 . Memory (MB): peak = 4025.070 ; gain = 42.949 ; free physical = 87 ; free virtual = 1520

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.561  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 208fc31da

Time (s): cpu = 00:00:58 ; elapsed = 00:01:24 . Memory (MB): peak = 4025.074 ; gain = 42.953 ; free physical = 86 ; free virtual = 1520
Phase 4 Rip-up And Reroute | Checksum: 208fc31da

Time (s): cpu = 00:00:58 ; elapsed = 00:01:24 . Memory (MB): peak = 4025.078 ; gain = 42.957 ; free physical = 86 ; free virtual = 1520

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 208fc31da

Time (s): cpu = 00:00:58 ; elapsed = 00:01:24 . Memory (MB): peak = 4025.094 ; gain = 42.973 ; free physical = 86 ; free virtual = 1520

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 208fc31da

Time (s): cpu = 00:00:58 ; elapsed = 00:01:24 . Memory (MB): peak = 4025.098 ; gain = 42.977 ; free physical = 86 ; free virtual = 1520
Phase 5 Delay and Skew Optimization | Checksum: 208fc31da

Time (s): cpu = 00:00:58 ; elapsed = 00:01:24 . Memory (MB): peak = 4025.102 ; gain = 42.980 ; free physical = 86 ; free virtual = 1520

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1aa6a4803

Time (s): cpu = 00:01:00 ; elapsed = 00:01:26 . Memory (MB): peak = 4025.117 ; gain = 42.996 ; free physical = 87 ; free virtual = 1520
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.640  | TNS=0.000  | WHS=0.041  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1ea978402

Time (s): cpu = 00:01:00 ; elapsed = 00:01:26 . Memory (MB): peak = 4025.121 ; gain = 43.000 ; free physical = 87 ; free virtual = 1520
Phase 6 Post Hold Fix | Checksum: 1ea978402

Time (s): cpu = 00:01:00 ; elapsed = 00:01:26 . Memory (MB): peak = 4025.121 ; gain = 43.000 ; free physical = 87 ; free virtual = 1520

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.51375 %
  Global Horizontal Routing Utilization  = 3.77915 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 176428fc6

Time (s): cpu = 00:01:00 ; elapsed = 00:01:27 . Memory (MB): peak = 4025.172 ; gain = 43.051 ; free physical = 87 ; free virtual = 1522

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 176428fc6

Time (s): cpu = 00:01:00 ; elapsed = 00:01:27 . Memory (MB): peak = 4025.188 ; gain = 43.066 ; free physical = 87 ; free virtual = 1522

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 14c9f0593

Time (s): cpu = 00:01:01 ; elapsed = 00:01:29 . Memory (MB): peak = 4025.367 ; gain = 43.246 ; free physical = 86 ; free virtual = 1522

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.640  | TNS=0.000  | WHS=0.041  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 14c9f0593

Time (s): cpu = 00:01:03 ; elapsed = 00:01:31 . Memory (MB): peak = 4025.453 ; gain = 43.332 ; free physical = 86 ; free virtual = 1521
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:03 ; elapsed = 00:01:31 . Memory (MB): peak = 4042.352 ; gain = 60.230 ; free physical = 86 ; free virtual = 1522

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
125 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:05 ; elapsed = 00:01:34 . Memory (MB): peak = 4050.934 ; gain = 68.812 ; free physical = 78 ; free virtual = 1520
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 4054.168 ; gain = 0.016 ; free physical = 89 ; free virtual = 1507
INFO: [Common 17-1381] The checkpoint '/home/user/projects/tetris/tetris.runs/impl_1/tetris_top_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 4056.266 ; gain = 5.332 ; free physical = 86 ; free virtual = 1504
INFO: [runtcl-4] Executing : report_drc -file tetris_top_drc_routed.rpt -pb tetris_top_drc_routed.pb -rpx tetris_top_drc_routed.rpx
Command: report_drc -file tetris_top_drc_routed.rpt -pb tetris_top_drc_routed.pb -rpx tetris_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/user/projects/tetris/tetris.runs/impl_1/tetris_top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file tetris_top_methodology_drc_routed.rpt -pb tetris_top_methodology_drc_routed.pb -rpx tetris_top_methodology_drc_routed.rpx
Command: report_methodology -file tetris_top_methodology_drc_routed.rpt -pb tetris_top_methodology_drc_routed.pb -rpx tetris_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/user/projects/tetris/tetris.runs/impl_1/tetris_top_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 4066.980 ; gain = 0.816 ; free physical = 69 ; free virtual = 1489
INFO: [runtcl-4] Executing : report_power -file tetris_top_power_routed.rpt -pb tetris_top_power_summary_routed.pb -rpx tetris_top_power_routed.rpx
Command: report_power -file tetris_top_power_routed.rpt -pb tetris_top_power_summary_routed.pb -rpx tetris_top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
136 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 4070.809 ; gain = 3.828 ; free physical = 86 ; free virtual = 1475
INFO: [runtcl-4] Executing : report_route_status -file tetris_top_route_status.rpt -pb tetris_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file tetris_top_timing_summary_routed.rpt -pb tetris_top_timing_summary_routed.pb -rpx tetris_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [runtcl-4] Executing : report_incremental_reuse -file tetris_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file tetris_top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file tetris_top_bus_skew_routed.rpt -pb tetris_top_bus_skew_routed.pb -rpx tetris_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Common 17-206] Exiting Vivado at Thu May  1 02:23:54 2025...
