// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module run_run_test (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        p_read1,
        contr_taskId_c_din,
        contr_taskId_c_full_n,
        contr_taskId_c_write,
        data_0_address0,
        data_0_ce0,
        data_0_q0,
        data_1_address0,
        data_1_ce0,
        data_1_q0,
        data_2_address0,
        data_2_ce0,
        data_2_q0,
        data_3_address0,
        data_3_ce0,
        data_3_q0,
        data_4_address0,
        data_4_ce0,
        data_4_q0,
        data_5_address0,
        data_5_ce0,
        data_5_q0,
        data_6_address0,
        data_6_ce0,
        data_6_q0,
        data_7_address0,
        data_7_ce0,
        data_7_q0,
        ap_return
);

parameter    ap_ST_fsm_pp0_stage0 = 8'd1;
parameter    ap_ST_fsm_pp0_stage1 = 8'd2;
parameter    ap_ST_fsm_pp0_stage2 = 8'd4;
parameter    ap_ST_fsm_pp0_stage3 = 8'd8;
parameter    ap_ST_fsm_pp0_stage4 = 8'd16;
parameter    ap_ST_fsm_pp0_stage5 = 8'd32;
parameter    ap_ST_fsm_pp0_stage6 = 8'd64;
parameter    ap_ST_fsm_pp0_stage7 = 8'd128;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [15:0] p_read1;
output  [15:0] contr_taskId_c_din;
input   contr_taskId_c_full_n;
output   contr_taskId_c_write;
output  [6:0] data_0_address0;
output   data_0_ce0;
input  [31:0] data_0_q0;
output  [6:0] data_1_address0;
output   data_1_ce0;
input  [31:0] data_1_q0;
output  [6:0] data_2_address0;
output   data_2_ce0;
input  [31:0] data_2_q0;
output  [6:0] data_3_address0;
output   data_3_ce0;
input  [31:0] data_3_q0;
output  [6:0] data_4_address0;
output   data_4_ce0;
input  [31:0] data_4_q0;
output  [6:0] data_5_address0;
output   data_5_ce0;
input  [31:0] data_5_q0;
output  [6:0] data_6_address0;
output   data_6_ce0;
input  [31:0] data_6_q0;
output  [6:0] data_7_address0;
output   data_7_ce0;
input  [31:0] data_7_q0;
output  [0:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg contr_taskId_c_write;
reg data_0_ce0;
reg data_1_ce0;
reg data_2_ce0;
reg data_3_ce0;
reg data_4_ce0;
reg data_5_ce0;
reg data_6_ce0;
reg data_7_ce0;
reg[0:0] ap_return;

(* fsm_encoding = "none" *) reg   [7:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_state8_pp0_stage7_iter0;
wire    ap_block_state16_pp0_stage7_iter1;
wire    ap_block_state24_pp0_stage7_iter2;
wire    ap_block_state32_pp0_stage7_iter3;
wire    ap_block_pp0_stage7_subdone;
reg    contr_taskId_c_blk_n;
reg    ap_done_reg;
wire    ap_block_pp0_stage0;
reg   [6:0] data_7_addr_reg_630;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state9_pp0_stage0_iter1;
wire    ap_block_state17_pp0_stage0_iter2;
wire    ap_block_state25_pp0_stage0_iter3;
wire    ap_block_state33_pp0_stage0_iter4;
reg    ap_block_pp0_stage0_11001;
reg   [6:0] data_7_addr_reg_630_pp0_iter1_reg;
reg   [6:0] data_7_addr_reg_630_pp0_iter2_reg;
reg   [6:0] data_6_addr_reg_635;
reg   [6:0] data_6_addr_reg_635_pp0_iter1_reg;
reg   [6:0] data_6_addr_reg_635_pp0_iter2_reg;
reg   [6:0] data_5_addr_reg_640;
reg   [6:0] data_5_addr_reg_640_pp0_iter1_reg;
reg   [6:0] data_4_addr_reg_645;
reg   [6:0] data_4_addr_reg_645_pp0_iter1_reg;
reg   [6:0] data_3_addr_reg_650;
reg   [6:0] data_3_addr_reg_650_pp0_iter1_reg;
reg   [6:0] data_2_addr_reg_655;
reg   [6:0] data_1_addr_reg_660;
reg   [31:0] data_0_load_reg_670;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state10_pp0_stage1_iter1;
wire    ap_block_state18_pp0_stage1_iter2;
wire    ap_block_state26_pp0_stage1_iter3;
wire    ap_block_state34_pp0_stage1_iter4;
wire    ap_block_pp0_stage1_11001;
reg   [31:0] data_0_load_reg_670_pp0_iter1_reg;
reg   [31:0] data_0_load_reg_670_pp0_iter2_reg;
wire   [0:0] grp_fu_208_p2;
reg   [0:0] cmp_i_i_i_reg_678;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_state11_pp0_stage2_iter1;
wire    ap_block_state19_pp0_stage2_iter2;
wire    ap_block_state27_pp0_stage2_iter3;
wire    ap_block_state35_pp0_stage2_iter4;
wire    ap_block_pp0_stage2_11001;
reg   [0:0] cmp_i_i_i_reg_678_pp0_iter1_reg;
reg   [0:0] cmp_i_i_i_reg_678_pp0_iter2_reg;
reg   [0:0] cmp_i_i_i_reg_678_pp0_iter3_reg;
reg   [0:0] cmp_i_i_i_reg_678_pp0_iter4_reg;
wire   [0:0] and_ln35_fu_287_p2;
reg   [0:0] and_ln35_reg_682;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state4_pp0_stage3_iter0;
wire    ap_block_state12_pp0_stage3_iter1;
wire    ap_block_state20_pp0_stage3_iter2;
wire    ap_block_state28_pp0_stage3_iter3;
wire    ap_block_state36_pp0_stage3_iter4;
wire    ap_block_pp0_stage3_11001;
reg   [0:0] and_ln35_reg_682_pp0_iter1_reg;
reg   [0:0] and_ln35_reg_682_pp0_iter2_reg;
reg   [0:0] and_ln35_reg_682_pp0_iter3_reg;
reg   [31:0] data_1_load_reg_686;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_state5_pp0_stage4_iter0;
wire    ap_block_state13_pp0_stage4_iter1;
wire    ap_block_state21_pp0_stage4_iter2;
wire    ap_block_state29_pp0_stage4_iter3;
reg    ap_block_pp0_stage4_11001;
reg   [31:0] data_1_load_reg_686_pp0_iter1_reg;
reg   [31:0] data_1_load_reg_686_pp0_iter2_reg;
reg   [0:0] cmp_i9_i_i_reg_694;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_state6_pp0_stage5_iter0;
wire    ap_block_state14_pp0_stage5_iter1;
wire    ap_block_state22_pp0_stage5_iter2;
wire    ap_block_state30_pp0_stage5_iter3;
wire    ap_block_pp0_stage5_11001;
reg   [0:0] cmp_i9_i_i_reg_694_pp0_iter1_reg;
reg   [0:0] cmp_i9_i_i_reg_694_pp0_iter2_reg;
reg   [0:0] cmp_i9_i_i_reg_694_pp0_iter3_reg;
wire   [0:0] and_ln35_1_fu_334_p2;
reg   [0:0] and_ln35_1_reg_698;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_state7_pp0_stage6_iter0;
wire    ap_block_state15_pp0_stage6_iter1;
wire    ap_block_state23_pp0_stage6_iter2;
wire    ap_block_state31_pp0_stage6_iter3;
wire    ap_block_pp0_stage6_11001;
reg   [0:0] and_ln35_1_reg_698_pp0_iter1_reg;
reg   [0:0] and_ln35_1_reg_698_pp0_iter2_reg;
reg   [0:0] and_ln35_1_reg_698_pp0_iter3_reg;
reg   [31:0] data_2_load_reg_702;
wire    ap_block_pp0_stage7_11001;
reg   [31:0] data_2_load_reg_702_pp0_iter1_reg;
reg   [31:0] data_2_load_reg_702_pp0_iter2_reg;
reg   [0:0] cmp_i10_i_i_reg_710;
reg   [0:0] cmp_i10_i_i_reg_710_pp0_iter2_reg;
reg   [0:0] cmp_i10_i_i_reg_710_pp0_iter3_reg;
reg   [0:0] cmp_i10_i_i_reg_710_pp0_iter4_reg;
wire   [0:0] and_ln35_2_fu_381_p2;
reg   [0:0] and_ln35_2_reg_714;
reg   [0:0] and_ln35_2_reg_714_pp0_iter2_reg;
reg   [0:0] and_ln35_2_reg_714_pp0_iter3_reg;
reg   [0:0] and_ln35_2_reg_714_pp0_iter4_reg;
reg   [31:0] data_3_load_reg_718;
reg   [31:0] data_3_load_reg_718_pp0_iter2_reg;
wire   [0:0] grp_fu_222_p2;
reg   [0:0] cmp_i11_i_i_reg_727;
reg   [0:0] cmp_i11_i_i_reg_727_pp0_iter2_reg;
reg   [0:0] cmp_i11_i_i_reg_727_pp0_iter3_reg;
wire   [0:0] and_ln35_3_fu_428_p2;
reg   [0:0] and_ln35_3_reg_731;
reg   [0:0] and_ln35_3_reg_731_pp0_iter2_reg;
reg   [0:0] and_ln35_3_reg_731_pp0_iter3_reg;
reg   [31:0] data_4_load_reg_735;
reg   [31:0] data_4_load_reg_735_pp0_iter2_reg;
reg   [0:0] cmp_i12_i_i_reg_744;
reg   [0:0] cmp_i12_i_i_reg_744_pp0_iter2_reg;
reg   [0:0] cmp_i12_i_i_reg_744_pp0_iter3_reg;
wire   [0:0] and_ln35_4_fu_475_p2;
reg   [0:0] and_ln35_4_reg_748;
reg   [0:0] and_ln35_4_reg_748_pp0_iter2_reg;
reg   [0:0] and_ln35_4_reg_748_pp0_iter3_reg;
reg   [31:0] data_5_load_reg_752;
reg   [31:0] data_5_load_reg_752_pp0_iter3_reg;
reg   [0:0] cmp_i13_i_i_reg_760;
reg   [0:0] cmp_i13_i_i_reg_760_pp0_iter3_reg;
reg   [0:0] cmp_i13_i_i_reg_760_pp0_iter4_reg;
wire   [0:0] and_ln35_5_fu_522_p2;
reg   [0:0] and_ln35_5_reg_764;
reg   [0:0] and_ln35_5_reg_764_pp0_iter3_reg;
reg   [0:0] and_ln35_5_reg_764_pp0_iter4_reg;
reg   [31:0] data_6_load_reg_768;
reg   [0:0] cmp_i14_i_i_reg_776;
reg   [0:0] cmp_i14_i_i_reg_776_pp0_iter3_reg;
wire   [0:0] and_ln35_6_fu_569_p2;
reg   [0:0] and_ln35_6_reg_780;
reg   [0:0] and_ln35_6_reg_780_pp0_iter3_reg;
reg   [31:0] data_7_load_reg_784;
reg   [0:0] cmp_i15_i_i_reg_792;
reg   [0:0] cmp_i15_i_i_reg_792_pp0_iter3_reg;
wire   [0:0] and_ln35_7_fu_616_p2;
reg   [0:0] and_ln35_7_reg_796;
reg   [0:0] and_ln35_7_reg_796_pp0_iter4_reg;
reg   [0:0] tmp_23_reg_800;
reg    ap_enable_reg_pp0_iter0_reg;
wire    ap_block_pp0_stage3_subdone;
wire    grp_find_region_fu_196_ap_start;
wire    grp_find_region_fu_196_ap_done;
wire    grp_find_region_fu_196_ap_idle;
wire    grp_find_region_fu_196_ap_ready;
reg    grp_find_region_fu_196_ap_ce;
wire   [4:0] grp_find_region_fu_196_ap_return;
reg    ap_predicate_op202_call_state26;
wire    ap_block_state2_pp0_stage1_iter0_ignore_call0;
wire    ap_block_state10_pp0_stage1_iter1_ignore_call0;
wire    ap_block_state18_pp0_stage1_iter2_ignore_call0;
wire    ap_block_state26_pp0_stage1_iter3_ignore_call0;
wire    ap_block_state34_pp0_stage1_iter4_ignore_call0;
wire    ap_block_pp0_stage1_11001_ignoreCallOp202;
wire    ap_block_state3_pp0_stage2_iter0_ignore_call0;
wire    ap_block_state11_pp0_stage2_iter1_ignore_call0;
wire    ap_block_state19_pp0_stage2_iter2_ignore_call0;
wire    ap_block_state27_pp0_stage2_iter3_ignore_call0;
wire    ap_block_state35_pp0_stage2_iter4_ignore_call0;
wire    ap_block_pp0_stage2_11001_ignoreCallOp203;
wire    ap_block_state4_pp0_stage3_iter0_ignore_call0;
wire    ap_block_state12_pp0_stage3_iter1_ignore_call0;
wire    ap_block_state20_pp0_stage3_iter2_ignore_call0;
wire    ap_block_state28_pp0_stage3_iter3_ignore_call0;
wire    ap_block_state36_pp0_stage3_iter4_ignore_call0;
wire    ap_block_pp0_stage3_11001_ignoreCallOp204;
wire    ap_block_state5_pp0_stage4_iter0_ignore_call0;
wire    ap_block_state13_pp0_stage4_iter1_ignore_call0;
wire    ap_block_state21_pp0_stage4_iter2_ignore_call0;
wire    ap_block_state29_pp0_stage4_iter3_ignore_call0;
reg    ap_block_pp0_stage4_11001_ignoreCallOp205;
wire    ap_block_state6_pp0_stage5_iter0_ignore_call0;
wire    ap_block_state14_pp0_stage5_iter1_ignore_call0;
wire    ap_block_state22_pp0_stage5_iter2_ignore_call0;
wire    ap_block_state30_pp0_stage5_iter3_ignore_call0;
wire    ap_block_pp0_stage5_11001_ignoreCallOp206;
wire    ap_block_state7_pp0_stage6_iter0_ignore_call0;
wire    ap_block_state15_pp0_stage6_iter1_ignore_call0;
wire    ap_block_state23_pp0_stage6_iter2_ignore_call0;
wire    ap_block_state31_pp0_stage6_iter3_ignore_call0;
wire    ap_block_pp0_stage6_11001_ignoreCallOp207;
wire    ap_block_state8_pp0_stage7_iter0_ignore_call0;
wire    ap_block_state16_pp0_stage7_iter1_ignore_call0;
wire    ap_block_state24_pp0_stage7_iter2_ignore_call0;
wire    ap_block_state32_pp0_stage7_iter3_ignore_call0;
wire    ap_block_pp0_stage7_11001_ignoreCallOp208;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call0;
wire    ap_block_state9_pp0_stage0_iter1_ignore_call0;
wire    ap_block_state17_pp0_stage0_iter2_ignore_call0;
wire    ap_block_state25_pp0_stage0_iter3_ignore_call0;
wire    ap_block_state33_pp0_stage0_iter4_ignore_call0;
reg    ap_block_pp0_stage0_11001_ignoreCallOp209;
reg   [0:0] ap_phi_mux_error_write_assign_phi_fu_189_p4;
reg   [0:0] ap_phi_reg_pp0_iter4_error_write_assign_reg_185;
wire   [0:0] ap_phi_reg_pp0_iter0_error_write_assign_reg_185;
reg   [0:0] ap_phi_reg_pp0_iter1_error_write_assign_reg_185;
reg   [0:0] ap_phi_reg_pp0_iter2_error_write_assign_reg_185;
reg   [0:0] ap_phi_reg_pp0_iter3_error_write_assign_reg_185;
reg    grp_find_region_fu_196_ap_start_reg;
reg    ap_predicate_op202_call_state26_state25;
wire    ap_block_pp0_stage1;
wire   [63:0] zext_ln29_fu_234_p1;
reg    ap_block_pp0_stage0_01001;
wire    ap_block_pp0_stage3;
wire    ap_block_pp0_stage6;
wire    ap_block_pp0_stage4;
wire    ap_block_pp0_stage7;
wire    ap_block_pp0_stage2;
wire    ap_block_pp0_stage5;
reg   [31:0] grp_fu_208_p0;
reg   [31:0] grp_fu_208_p1;
reg   [31:0] grp_fu_215_p0;
reg   [31:0] grp_fu_215_p1;
reg   [31:0] grp_fu_222_p0;
reg   [31:0] grp_fu_222_p1;
wire   [31:0] bitcast_ln35_fu_246_p1;
wire   [7:0] tmp_fu_249_p4;
wire   [22:0] trunc_ln35_fu_259_p1;
wire   [0:0] icmp_ln35_1_fu_269_p2;
wire   [0:0] icmp_ln35_fu_263_p2;
wire   [0:0] grp_fu_215_p2;
wire   [0:0] or_ln35_1_fu_275_p2;
wire   [0:0] or_ln35_2_fu_281_p2;
wire   [31:0] bitcast_ln35_1_fu_293_p1;
wire   [7:0] tmp_4_fu_296_p4;
wire   [22:0] trunc_ln35_1_fu_306_p1;
wire   [0:0] icmp_ln35_3_fu_316_p2;
wire   [0:0] icmp_ln35_2_fu_310_p2;
wire   [0:0] or_ln35_fu_322_p2;
wire   [0:0] or_ln35_3_fu_328_p2;
wire   [31:0] bitcast_ln35_2_fu_340_p1;
wire   [7:0] tmp_8_fu_343_p4;
wire   [22:0] trunc_ln35_2_fu_353_p1;
wire   [0:0] icmp_ln35_5_fu_363_p2;
wire   [0:0] icmp_ln35_4_fu_357_p2;
wire   [0:0] or_ln35_4_fu_369_p2;
wire   [0:0] or_ln35_5_fu_375_p2;
wire   [31:0] bitcast_ln35_3_fu_387_p1;
wire   [7:0] tmp_2_fu_390_p4;
wire   [22:0] trunc_ln35_3_fu_400_p1;
wire   [0:0] icmp_ln35_7_fu_410_p2;
wire   [0:0] icmp_ln35_6_fu_404_p2;
wire   [0:0] or_ln35_6_fu_416_p2;
wire   [0:0] or_ln35_7_fu_422_p2;
wire   [31:0] bitcast_ln35_4_fu_434_p1;
wire   [7:0] tmp_11_fu_437_p4;
wire   [22:0] trunc_ln35_4_fu_447_p1;
wire   [0:0] icmp_ln35_9_fu_457_p2;
wire   [0:0] icmp_ln35_8_fu_451_p2;
wire   [0:0] or_ln35_8_fu_463_p2;
wire   [0:0] or_ln35_9_fu_469_p2;
wire   [31:0] bitcast_ln35_5_fu_481_p1;
wire   [7:0] tmp_14_fu_484_p4;
wire   [22:0] trunc_ln35_5_fu_494_p1;
wire   [0:0] icmp_ln35_11_fu_504_p2;
wire   [0:0] icmp_ln35_10_fu_498_p2;
wire   [0:0] or_ln35_10_fu_510_p2;
wire   [0:0] or_ln35_11_fu_516_p2;
wire   [31:0] bitcast_ln35_6_fu_528_p1;
wire   [7:0] tmp_17_fu_531_p4;
wire   [22:0] trunc_ln35_6_fu_541_p1;
wire   [0:0] icmp_ln35_13_fu_551_p2;
wire   [0:0] icmp_ln35_12_fu_545_p2;
wire   [0:0] or_ln35_12_fu_557_p2;
wire   [0:0] or_ln35_13_fu_563_p2;
wire   [31:0] bitcast_ln35_7_fu_575_p1;
wire   [7:0] tmp_20_fu_578_p4;
wire   [22:0] trunc_ln35_7_fu_588_p1;
wire   [0:0] icmp_ln35_15_fu_598_p2;
wire   [0:0] icmp_ln35_14_fu_592_p2;
wire   [0:0] or_ln35_14_fu_604_p2;
wire   [0:0] or_ln35_15_fu_610_p2;
reg    grp_fu_208_ce;
reg    ap_predicate_op78_fcmp_state5;
reg    ap_predicate_op81_fcmp_state6;
reg    ap_predicate_op96_fcmp_state8;
reg    ap_predicate_op99_fcmp_state9;
reg    ap_predicate_op117_fcmp_state12;
reg    ap_predicate_op135_fcmp_state15;
reg   [4:0] grp_fu_208_opcode;
wire    ap_block_pp0_stage1_00001;
wire    ap_block_pp0_stage2_00001;
wire    ap_block_pp0_stage4_00001;
wire    ap_block_pp0_stage5_00001;
wire    ap_block_pp0_stage7_00001;
reg    ap_block_pp0_stage0_00001;
wire    ap_block_pp0_stage3_00001;
wire    ap_block_pp0_stage6_00001;
reg    grp_fu_215_ce;
reg    ap_predicate_op82_fcmp_state6;
reg    ap_predicate_op100_fcmp_state9;
reg    ap_predicate_op118_fcmp_state12;
reg    ap_predicate_op136_fcmp_state15;
reg    ap_predicate_op153_fcmp_state18;
reg    ap_predicate_op171_fcmp_state21;
reg    ap_predicate_op189_fcmp_state24;
reg    grp_fu_222_ce;
reg    ap_predicate_op114_fcmp_state11;
reg    ap_predicate_op132_fcmp_state14;
reg    ap_predicate_op150_fcmp_state17;
reg    ap_predicate_op154_fcmp_state18;
reg    ap_predicate_op168_fcmp_state20;
reg    ap_predicate_op172_fcmp_state21;
reg    ap_predicate_op186_fcmp_state23;
reg    ap_predicate_op190_fcmp_state24;
reg   [4:0] grp_fu_222_opcode;
reg   [0:0] ap_return_preg;
reg   [7:0] ap_NS_fsm;
reg    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to4;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
reg    ap_idle_pp0_0to3;
reg    ap_reset_idle_pp0;
reg    ap_block_pp0_stage4_subdone;
wire    ap_block_pp0_stage5_subdone;
wire    ap_block_pp0_stage6_subdone;
wire    ap_enable_pp0;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 8'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 grp_find_region_fu_196_ap_start_reg = 1'b0;
#0 ap_return_preg = 1'd0;
end

run_find_region grp_find_region_fu_196(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_find_region_fu_196_ap_start),
    .ap_done(grp_find_region_fu_196_ap_done),
    .ap_idle(grp_find_region_fu_196_ap_idle),
    .ap_ready(grp_find_region_fu_196_ap_ready),
    .ap_ce(grp_find_region_fu_196_ap_ce),
    .d_read(data_0_load_reg_670_pp0_iter2_reg),
    .d_read_23(data_1_load_reg_686_pp0_iter2_reg),
    .d_read_24(data_2_load_reg_702_pp0_iter2_reg),
    .d_read_25(data_3_load_reg_718_pp0_iter2_reg),
    .d_read_26(data_4_load_reg_735_pp0_iter2_reg),
    .d_read_27(data_5_load_reg_752_pp0_iter3_reg),
    .d_read_28(data_6_load_reg_768),
    .d_read_29(data_7_load_reg_784),
    .ap_return(grp_find_region_fu_196_ap_return)
);

run_fcmp_32ns_32ns_1_2_no_dsp_1_x #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_x_U25(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_208_p0),
    .din1(grp_fu_208_p1),
    .ce(grp_fu_208_ce),
    .opcode(grp_fu_208_opcode),
    .dout(grp_fu_208_p2)
);

run_fcmp_32ns_32ns_1_2_no_dsp_1_x #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_x_U26(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_215_p0),
    .din1(grp_fu_215_p1),
    .ce(grp_fu_215_ce),
    .opcode(5'd1),
    .dout(grp_fu_215_p2)
);

run_fcmp_32ns_32ns_1_2_no_dsp_1_x #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_x_U27(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_222_p0),
    .din1(grp_fu_222_p1),
    .ce(grp_fu_222_ce),
    .opcode(grp_fu_222_opcode),
    .dout(grp_fu_222_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage3_subdone) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter4 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_preg <= 1'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_return_preg <= ap_phi_mux_error_write_assign_phi_fu_189_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_find_region_fu_196_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_predicate_op202_call_state26_state25 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_find_region_fu_196_ap_start_reg <= 1'b1;
        end else if ((grp_find_region_fu_196_ap_ready == 1'b1)) begin
            grp_find_region_fu_196_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & ((cmp_i_i_i_reg_678_pp0_iter3_reg == 1'd1) | ((1'd1 == and_ln35_reg_682_pp0_iter3_reg) | ((cmp_i9_i_i_reg_694_pp0_iter3_reg == 1'd1) | ((1'd1 == and_ln35_1_reg_698_pp0_iter3_reg) | ((cmp_i10_i_i_reg_710_pp0_iter4_reg == 1'd1) | ((1'd1 == and_ln35_2_reg_714_pp0_iter4_reg) | ((cmp_i11_i_i_reg_727_pp0_iter3_reg == 1'd1) | ((1'd1 == and_ln35_3_reg_731_pp0_iter3_reg) | ((cmp_i12_i_i_reg_744_pp0_iter3_reg == 1'd1) | ((1'd1 == and_ln35_4_reg_748_pp0_iter3_reg) | ((cmp_i13_i_i_reg_760_pp0_iter4_reg == 1'd1) | ((1'd1 == and_ln35_5_reg_764_pp0_iter3_reg) | ((cmp_i14_i_i_reg_776_pp0_iter3_reg == 1'd1) | ((1'd1 == and_ln35_6_reg_780_pp0_iter3_reg) | ((1'd1 == and_ln35_7_reg_796_pp0_iter4_reg) | (cmp_i15_i_i_reg_792_pp0_iter3_reg == 1'd1)))))))))))))))))) begin
        ap_phi_reg_pp0_iter4_error_write_assign_reg_185 <= 1'd1;
    end else if (((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_phi_reg_pp0_iter4_error_write_assign_reg_185 <= ap_phi_reg_pp0_iter3_error_write_assign_reg_185;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (cmp_i9_i_i_reg_694 == 1'd0) & (1'd0 == and_ln35_reg_682) & (1'b1 == ap_CS_fsm_pp0_stage6) & (cmp_i_i_i_reg_678 == 1'd0))) begin
        and_ln35_1_reg_698 <= and_ln35_1_fu_334_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        and_ln35_1_reg_698_pp0_iter1_reg <= and_ln35_1_reg_698;
        and_ln35_1_reg_698_pp0_iter2_reg <= and_ln35_1_reg_698_pp0_iter1_reg;
        and_ln35_1_reg_698_pp0_iter3_reg <= and_ln35_1_reg_698_pp0_iter2_reg;
        cmp_i12_i_i_reg_744_pp0_iter2_reg <= cmp_i12_i_i_reg_744;
        cmp_i12_i_i_reg_744_pp0_iter3_reg <= cmp_i12_i_i_reg_744_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (cmp_i10_i_i_reg_710 == 1'd0) & (cmp_i9_i_i_reg_694 == 1'd0) & (1'd0 == and_ln35_1_reg_698) & (1'd0 == and_ln35_reg_682) & (1'b1 == ap_CS_fsm_pp0_stage1) & (cmp_i_i_i_reg_678 == 1'd0))) begin
        and_ln35_2_reg_714 <= and_ln35_2_fu_381_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        and_ln35_2_reg_714_pp0_iter2_reg <= and_ln35_2_reg_714;
        and_ln35_2_reg_714_pp0_iter3_reg <= and_ln35_2_reg_714_pp0_iter2_reg;
        and_ln35_2_reg_714_pp0_iter4_reg <= and_ln35_2_reg_714_pp0_iter3_reg;
        cmp_i13_i_i_reg_760_pp0_iter3_reg <= cmp_i13_i_i_reg_760;
        cmp_i13_i_i_reg_760_pp0_iter4_reg <= cmp_i13_i_i_reg_760_pp0_iter3_reg;
        data_0_load_reg_670 <= data_0_q0;
        data_0_load_reg_670_pp0_iter1_reg <= data_0_load_reg_670;
        data_0_load_reg_670_pp0_iter2_reg <= data_0_load_reg_670_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (cmp_i11_i_i_reg_727 == 1'd0) & (cmp_i10_i_i_reg_710 == 1'd0) & (cmp_i9_i_i_reg_694 == 1'd0) & (1'd0 == and_ln35_2_reg_714) & (1'd0 == and_ln35_1_reg_698) & (1'd0 == and_ln35_reg_682_pp0_iter1_reg) & (cmp_i_i_i_reg_678_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        and_ln35_3_reg_731 <= and_ln35_3_fu_428_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        and_ln35_3_reg_731_pp0_iter2_reg <= and_ln35_3_reg_731;
        and_ln35_3_reg_731_pp0_iter3_reg <= and_ln35_3_reg_731_pp0_iter2_reg;
        cmp_i14_i_i_reg_776_pp0_iter3_reg <= cmp_i14_i_i_reg_776;
        data_1_load_reg_686_pp0_iter1_reg <= data_1_load_reg_686;
        data_1_load_reg_686_pp0_iter2_reg <= data_1_load_reg_686_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (cmp_i12_i_i_reg_744 == 1'd0) & (cmp_i11_i_i_reg_727 == 1'd0) & (cmp_i10_i_i_reg_710 == 1'd0) & (cmp_i9_i_i_reg_694_pp0_iter1_reg == 1'd0) & (1'd0 == and_ln35_3_reg_731) & (1'd0 == and_ln35_2_reg_714) & (1'd0 == and_ln35_1_reg_698_pp0_iter1_reg) & (1'd0 == and_ln35_reg_682_pp0_iter1_reg) & (cmp_i_i_i_reg_678_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        and_ln35_4_reg_748 <= and_ln35_4_fu_475_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        and_ln35_4_reg_748_pp0_iter2_reg <= and_ln35_4_reg_748;
        and_ln35_4_reg_748_pp0_iter3_reg <= and_ln35_4_reg_748_pp0_iter2_reg;
        cmp_i15_i_i_reg_792_pp0_iter3_reg <= cmp_i15_i_i_reg_792;
        data_2_load_reg_702_pp0_iter1_reg <= data_2_load_reg_702;
        data_2_load_reg_702_pp0_iter2_reg <= data_2_load_reg_702_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (cmp_i13_i_i_reg_760 == 1'd0) & (cmp_i12_i_i_reg_744 == 1'd0) & (cmp_i11_i_i_reg_727 == 1'd0) & (cmp_i10_i_i_reg_710_pp0_iter2_reg == 1'd0) & (cmp_i9_i_i_reg_694_pp0_iter1_reg == 1'd0) & (1'd0 == and_ln35_4_reg_748) & (1'd0 == and_ln35_3_reg_731) & (1'd0 == and_ln35_2_reg_714_pp0_iter2_reg) & (1'd0 == and_ln35_1_reg_698_pp0_iter1_reg) & (1'd0 == and_ln35_reg_682_pp0_iter1_reg) & (cmp_i_i_i_reg_678_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        and_ln35_5_reg_764 <= and_ln35_5_fu_522_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        and_ln35_5_reg_764_pp0_iter3_reg <= and_ln35_5_reg_764;
        and_ln35_5_reg_764_pp0_iter4_reg <= and_ln35_5_reg_764_pp0_iter3_reg;
        cmp_i_i_i_reg_678_pp0_iter1_reg <= cmp_i_i_i_reg_678;
        cmp_i_i_i_reg_678_pp0_iter2_reg <= cmp_i_i_i_reg_678_pp0_iter1_reg;
        cmp_i_i_i_reg_678_pp0_iter3_reg <= cmp_i_i_i_reg_678_pp0_iter2_reg;
        cmp_i_i_i_reg_678_pp0_iter4_reg <= cmp_i_i_i_reg_678_pp0_iter3_reg;
        data_3_load_reg_718_pp0_iter2_reg <= data_3_load_reg_718;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (cmp_i14_i_i_reg_776 == 1'd0) & (cmp_i13_i_i_reg_760 == 1'd0) & (cmp_i12_i_i_reg_744 == 1'd0) & (cmp_i11_i_i_reg_727_pp0_iter2_reg == 1'd0) & (cmp_i10_i_i_reg_710_pp0_iter2_reg == 1'd0) & (cmp_i9_i_i_reg_694_pp0_iter1_reg == 1'd0) & (1'd0 == and_ln35_5_reg_764) & (1'd0 == and_ln35_4_reg_748) & (1'd0 == and_ln35_3_reg_731_pp0_iter2_reg) & (1'd0 == and_ln35_2_reg_714_pp0_iter2_reg) & (1'd0 == and_ln35_1_reg_698_pp0_iter1_reg) & (1'd0 == and_ln35_reg_682_pp0_iter2_reg) & (cmp_i_i_i_reg_678_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        and_ln35_6_reg_780 <= and_ln35_6_fu_569_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        and_ln35_6_reg_780_pp0_iter3_reg <= and_ln35_6_reg_780;
        cmp_i9_i_i_reg_694_pp0_iter1_reg <= cmp_i9_i_i_reg_694;
        cmp_i9_i_i_reg_694_pp0_iter2_reg <= cmp_i9_i_i_reg_694_pp0_iter1_reg;
        cmp_i9_i_i_reg_694_pp0_iter3_reg <= cmp_i9_i_i_reg_694_pp0_iter2_reg;
        data_4_load_reg_735_pp0_iter2_reg <= data_4_load_reg_735;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (cmp_i15_i_i_reg_792 == 1'd0) & (cmp_i14_i_i_reg_776 == 1'd0) & (cmp_i13_i_i_reg_760 == 1'd0) & (cmp_i12_i_i_reg_744_pp0_iter2_reg == 1'd0) & (cmp_i11_i_i_reg_727_pp0_iter2_reg == 1'd0) & (cmp_i10_i_i_reg_710_pp0_iter2_reg == 1'd0) & (cmp_i9_i_i_reg_694_pp0_iter2_reg == 1'd0) & (1'd0 == and_ln35_6_reg_780) & (1'd0 == and_ln35_5_reg_764) & (1'd0 == and_ln35_4_reg_748_pp0_iter2_reg) & (1'd0 == and_ln35_3_reg_731_pp0_iter2_reg) & (1'd0 == and_ln35_2_reg_714_pp0_iter2_reg) & (1'd0 == and_ln35_1_reg_698_pp0_iter2_reg) & (1'd0 == and_ln35_reg_682_pp0_iter2_reg) & (cmp_i_i_i_reg_678_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        and_ln35_7_reg_796 <= and_ln35_7_fu_616_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        and_ln35_7_reg_796_pp0_iter4_reg <= and_ln35_7_reg_796;
        cmp_i10_i_i_reg_710_pp0_iter2_reg <= cmp_i10_i_i_reg_710;
        cmp_i10_i_i_reg_710_pp0_iter3_reg <= cmp_i10_i_i_reg_710_pp0_iter2_reg;
        cmp_i10_i_i_reg_710_pp0_iter4_reg <= cmp_i10_i_i_reg_710_pp0_iter3_reg;
        data_1_addr_reg_660 <= zext_ln29_fu_234_p1;
        data_2_addr_reg_655 <= zext_ln29_fu_234_p1;
        data_3_addr_reg_650 <= zext_ln29_fu_234_p1;
        data_3_addr_reg_650_pp0_iter1_reg <= data_3_addr_reg_650;
        data_4_addr_reg_645 <= zext_ln29_fu_234_p1;
        data_4_addr_reg_645_pp0_iter1_reg <= data_4_addr_reg_645;
        data_5_addr_reg_640 <= zext_ln29_fu_234_p1;
        data_5_addr_reg_640_pp0_iter1_reg <= data_5_addr_reg_640;
        data_5_load_reg_752_pp0_iter3_reg <= data_5_load_reg_752;
        data_6_addr_reg_635 <= zext_ln29_fu_234_p1;
        data_6_addr_reg_635_pp0_iter1_reg <= data_6_addr_reg_635;
        data_6_addr_reg_635_pp0_iter2_reg <= data_6_addr_reg_635_pp0_iter1_reg;
        data_7_addr_reg_630 <= zext_ln29_fu_234_p1;
        data_7_addr_reg_630_pp0_iter1_reg <= data_7_addr_reg_630;
        data_7_addr_reg_630_pp0_iter2_reg <= data_7_addr_reg_630_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (cmp_i_i_i_reg_678 == 1'd0))) begin
        and_ln35_reg_682 <= and_ln35_fu_287_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        and_ln35_reg_682_pp0_iter1_reg <= and_ln35_reg_682;
        and_ln35_reg_682_pp0_iter2_reg <= and_ln35_reg_682_pp0_iter1_reg;
        and_ln35_reg_682_pp0_iter3_reg <= and_ln35_reg_682_pp0_iter2_reg;
        cmp_i11_i_i_reg_727_pp0_iter2_reg <= cmp_i11_i_i_reg_727;
        cmp_i11_i_i_reg_727_pp0_iter3_reg <= cmp_i11_i_i_reg_727_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_phi_reg_pp0_iter1_error_write_assign_reg_185 <= ap_phi_reg_pp0_iter0_error_write_assign_reg_185;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_phi_reg_pp0_iter2_error_write_assign_reg_185 <= ap_phi_reg_pp0_iter1_error_write_assign_reg_185;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_phi_reg_pp0_iter3_error_write_assign_reg_185 <= ap_phi_reg_pp0_iter2_error_write_assign_reg_185;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (cmp_i9_i_i_reg_694 == 1'd0) & (1'd0 == and_ln35_1_reg_698) & (1'd0 == and_ln35_reg_682) & (1'b1 == ap_CS_fsm_pp0_stage0) & (cmp_i_i_i_reg_678 == 1'd0))) begin
        cmp_i10_i_i_reg_710 <= grp_fu_208_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (cmp_i10_i_i_reg_710 == 1'd0) & (cmp_i9_i_i_reg_694 == 1'd0) & (1'd0 == and_ln35_2_reg_714) & (1'd0 == and_ln35_1_reg_698) & (1'd0 == and_ln35_reg_682) & (cmp_i_i_i_reg_678_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        cmp_i11_i_i_reg_727 <= grp_fu_222_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (cmp_i11_i_i_reg_727 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (cmp_i10_i_i_reg_710 == 1'd0) & (cmp_i9_i_i_reg_694_pp0_iter1_reg == 1'd0) & (1'd0 == and_ln35_3_reg_731) & (1'd0 == and_ln35_2_reg_714) & (1'd0 == and_ln35_1_reg_698) & (1'd0 == and_ln35_reg_682_pp0_iter1_reg) & (cmp_i_i_i_reg_678_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        cmp_i12_i_i_reg_744 <= grp_fu_222_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (cmp_i12_i_i_reg_744 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (cmp_i11_i_i_reg_727 == 1'd0) & (cmp_i10_i_i_reg_710_pp0_iter2_reg == 1'd0) & (cmp_i9_i_i_reg_694_pp0_iter1_reg == 1'd0) & (1'd0 == and_ln35_4_reg_748) & (1'd0 == and_ln35_3_reg_731) & (1'd0 == and_ln35_2_reg_714) & (1'd0 == and_ln35_1_reg_698_pp0_iter1_reg) & (1'd0 == and_ln35_reg_682_pp0_iter1_reg) & (cmp_i_i_i_reg_678_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        cmp_i13_i_i_reg_760 <= grp_fu_222_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (cmp_i13_i_i_reg_760 == 1'd0) & (cmp_i12_i_i_reg_744 == 1'd0) & (cmp_i11_i_i_reg_727_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (cmp_i10_i_i_reg_710_pp0_iter2_reg == 1'd0) & (cmp_i9_i_i_reg_694_pp0_iter1_reg == 1'd0) & (1'd0 == and_ln35_5_reg_764) & (1'd0 == and_ln35_4_reg_748) & (1'd0 == and_ln35_3_reg_731) & (1'd0 == and_ln35_2_reg_714_pp0_iter2_reg) & (1'd0 == and_ln35_1_reg_698_pp0_iter1_reg) & (1'd0 == and_ln35_reg_682_pp0_iter2_reg) & (cmp_i_i_i_reg_678_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        cmp_i14_i_i_reg_776 <= grp_fu_222_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (cmp_i14_i_i_reg_776 == 1'd0) & (cmp_i13_i_i_reg_760 == 1'd0) & (cmp_i12_i_i_reg_744_pp0_iter2_reg == 1'd0) & (cmp_i11_i_i_reg_727_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (cmp_i10_i_i_reg_710_pp0_iter2_reg == 1'd0) & (cmp_i9_i_i_reg_694_pp0_iter2_reg == 1'd0) & (1'd0 == and_ln35_6_reg_780) & (1'd0 == and_ln35_5_reg_764) & (1'd0 == and_ln35_4_reg_748) & (1'd0 == and_ln35_3_reg_731_pp0_iter2_reg) & (1'd0 == and_ln35_2_reg_714_pp0_iter2_reg) & (1'd0 == and_ln35_1_reg_698_pp0_iter2_reg) & (1'd0 == and_ln35_reg_682_pp0_iter2_reg) & (cmp_i_i_i_reg_678_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        cmp_i15_i_i_reg_792 <= grp_fu_222_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'd0 == and_ln35_reg_682) & (1'b1 == ap_CS_fsm_pp0_stage5) & (cmp_i_i_i_reg_678 == 1'd0))) begin
        cmp_i9_i_i_reg_694 <= grp_fu_208_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        cmp_i_i_i_reg_678 <= grp_fu_208_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'd0 == and_ln35_reg_682) & (1'b1 == ap_CS_fsm_pp0_stage4) & (cmp_i_i_i_reg_678 == 1'd0))) begin
        data_1_load_reg_686 <= data_1_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (cmp_i9_i_i_reg_694 == 1'd0) & (1'd0 == and_ln35_1_reg_698) & (1'd0 == and_ln35_reg_682) & (1'b1 == ap_CS_fsm_pp0_stage7) & (cmp_i_i_i_reg_678 == 1'd0))) begin
        data_2_load_reg_702 <= data_2_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (cmp_i10_i_i_reg_710 == 1'd0) & (cmp_i9_i_i_reg_694 == 1'd0) & (1'd0 == and_ln35_2_reg_714) & (1'd0 == and_ln35_1_reg_698) & (1'd0 == and_ln35_reg_682) & (1'b1 == ap_CS_fsm_pp0_stage2) & (cmp_i_i_i_reg_678 == 1'd0))) begin
        data_3_load_reg_718 <= data_3_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (cmp_i11_i_i_reg_727 == 1'd0) & (cmp_i10_i_i_reg_710 == 1'd0) & (cmp_i9_i_i_reg_694 == 1'd0) & (1'd0 == and_ln35_3_reg_731) & (1'd0 == and_ln35_2_reg_714) & (1'd0 == and_ln35_1_reg_698) & (1'd0 == and_ln35_reg_682_pp0_iter1_reg) & (cmp_i_i_i_reg_678_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        data_4_load_reg_735 <= data_4_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (cmp_i12_i_i_reg_744 == 1'd0) & (cmp_i11_i_i_reg_727 == 1'd0) & (cmp_i10_i_i_reg_710 == 1'd0) & (cmp_i9_i_i_reg_694_pp0_iter1_reg == 1'd0) & (1'd0 == and_ln35_4_reg_748) & (1'd0 == and_ln35_3_reg_731) & (1'd0 == and_ln35_2_reg_714) & (1'd0 == and_ln35_1_reg_698_pp0_iter1_reg) & (1'd0 == and_ln35_reg_682_pp0_iter1_reg) & (cmp_i_i_i_reg_678_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        data_5_load_reg_752 <= data_5_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (cmp_i13_i_i_reg_760 == 1'd0) & (cmp_i12_i_i_reg_744 == 1'd0) & (cmp_i11_i_i_reg_727 == 1'd0) & (cmp_i10_i_i_reg_710_pp0_iter2_reg == 1'd0) & (cmp_i9_i_i_reg_694_pp0_iter1_reg == 1'd0) & (1'd0 == and_ln35_5_reg_764) & (1'd0 == and_ln35_4_reg_748) & (1'd0 == and_ln35_3_reg_731) & (1'd0 == and_ln35_2_reg_714_pp0_iter2_reg) & (1'd0 == and_ln35_1_reg_698_pp0_iter1_reg) & (1'd0 == and_ln35_reg_682_pp0_iter1_reg) & (cmp_i_i_i_reg_678_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        data_6_load_reg_768 <= data_6_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (cmp_i14_i_i_reg_776 == 1'd0) & (cmp_i13_i_i_reg_760 == 1'd0) & (cmp_i12_i_i_reg_744 == 1'd0) & (cmp_i11_i_i_reg_727_pp0_iter2_reg == 1'd0) & (cmp_i10_i_i_reg_710_pp0_iter2_reg == 1'd0) & (cmp_i9_i_i_reg_694_pp0_iter2_reg == 1'd0) & (1'd0 == and_ln35_6_reg_780) & (1'd0 == and_ln35_5_reg_764) & (1'd0 == and_ln35_4_reg_748) & (1'd0 == and_ln35_3_reg_731_pp0_iter2_reg) & (1'd0 == and_ln35_2_reg_714_pp0_iter2_reg) & (1'd0 == and_ln35_1_reg_698_pp0_iter1_reg) & (1'd0 == and_ln35_reg_682_pp0_iter2_reg) & (cmp_i_i_i_reg_678_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        data_7_load_reg_784 <= data_7_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (cmp_i15_i_i_reg_792_pp0_iter3_reg == 1'd0) & (cmp_i14_i_i_reg_776_pp0_iter3_reg == 1'd0) & (cmp_i13_i_i_reg_760_pp0_iter4_reg == 1'd0) & (cmp_i12_i_i_reg_744_pp0_iter3_reg == 1'd0) & (cmp_i11_i_i_reg_727_pp0_iter3_reg == 1'd0) & (cmp_i10_i_i_reg_710_pp0_iter4_reg == 1'd0) & (cmp_i9_i_i_reg_694_pp0_iter3_reg == 1'd0) & (1'd0 == and_ln35_7_reg_796_pp0_iter4_reg) & (1'd0 == and_ln35_6_reg_780_pp0_iter3_reg) & (1'd0 == and_ln35_5_reg_764_pp0_iter3_reg) & (1'd0 == and_ln35_4_reg_748_pp0_iter3_reg) & (1'd0 == and_ln35_3_reg_731_pp0_iter3_reg) & (1'd0 == and_ln35_2_reg_714_pp0_iter4_reg) & (1'd0 == and_ln35_1_reg_698_pp0_iter3_reg) & (1'd0 == and_ln35_reg_682_pp0_iter3_reg) & (cmp_i_i_i_reg_678_pp0_iter3_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        tmp_23_reg_800 <= grp_find_region_fu_196_ap_return[32'd4];
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_subdone) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to3 = 1'b1;
    end else begin
        ap_idle_pp0_0to3 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to4 = 1'b1;
    end else begin
        ap_idle_pp0_1to4 = 1'b0;
    end
end

always @ (*) begin
    if (((cmp_i15_i_i_reg_792_pp0_iter3_reg == 1'd0) & (cmp_i14_i_i_reg_776_pp0_iter3_reg == 1'd0) & (cmp_i13_i_i_reg_760_pp0_iter4_reg == 1'd0) & (cmp_i12_i_i_reg_744_pp0_iter3_reg == 1'd0) & (cmp_i11_i_i_reg_727_pp0_iter3_reg == 1'd0) & (cmp_i10_i_i_reg_710_pp0_iter4_reg == 1'd0) & (cmp_i9_i_i_reg_694_pp0_iter3_reg == 1'd0) & (1'd0 == and_ln35_7_reg_796_pp0_iter4_reg) & (1'd0 == and_ln35_6_reg_780_pp0_iter3_reg) & (1'd0 == and_ln35_5_reg_764_pp0_iter4_reg) & (1'd0 == and_ln35_4_reg_748_pp0_iter3_reg) & (1'd0 == and_ln35_3_reg_731_pp0_iter3_reg) & (1'd0 == and_ln35_2_reg_714_pp0_iter4_reg) & (1'd0 == and_ln35_1_reg_698_pp0_iter3_reg) & (1'd0 == and_ln35_reg_682_pp0_iter3_reg) & (cmp_i_i_i_reg_678_pp0_iter4_reg == 1'd0))) begin
        ap_phi_mux_error_write_assign_phi_fu_189_p4 = tmp_23_reg_800;
    end else begin
        ap_phi_mux_error_write_assign_phi_fu_189_p4 = ap_phi_reg_pp0_iter4_error_write_assign_reg_185;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage7_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_idle_pp0_0to3 == 1'b1) & (ap_start == 1'b0))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_return = ap_phi_mux_error_write_assign_phi_fu_189_p4;
    end else begin
        ap_return = ap_return_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_done_reg == 1'b0))) begin
        contr_taskId_c_blk_n = contr_taskId_c_full_n;
    end else begin
        contr_taskId_c_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        contr_taskId_c_write = 1'b1;
    end else begin
        contr_taskId_c_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        data_0_ce0 = 1'b1;
    end else begin
        data_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        data_1_ce0 = 1'b1;
    end else begin
        data_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        data_2_ce0 = 1'b1;
    end else begin
        data_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        data_3_ce0 = 1'b1;
    end else begin
        data_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        data_4_ce0 = 1'b1;
    end else begin
        data_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        data_5_ce0 = 1'b1;
    end else begin
        data_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        data_6_ce0 = 1'b1;
    end else begin
        data_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        data_7_ce0 = 1'b1;
    end else begin
        data_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp209) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage7_11001_ignoreCallOp208) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001_ignoreCallOp207) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001_ignoreCallOp206) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001_ignoreCallOp205) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001_ignoreCallOp204) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001_ignoreCallOp203) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp202) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_find_region_fu_196_ap_ce = 1'b1;
    end else begin
        grp_find_region_fu_196_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_208_ce = 1'b1;
    end else begin
        grp_fu_208_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage6_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_predicate_op135_fcmp_state15 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_predicate_op117_fcmp_state12 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op99_fcmp_state9 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_predicate_op81_fcmp_state6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (grp_fu_208_p2 == 1'd0)))) begin
        grp_fu_208_opcode = 5'd1;
    end else if ((((1'b0 == ap_block_pp0_stage7_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_predicate_op96_fcmp_state8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_predicate_op78_fcmp_state5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_208_opcode = 5'd8;
    end else begin
        grp_fu_208_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_208_p0 = data_4_load_reg_735;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_208_p0 = data_3_load_reg_718;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_208_p0 = data_2_load_reg_702;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_208_p0 = data_2_q0;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_208_p0 = data_1_load_reg_686;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_208_p0 = data_1_q0;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_208_p0 = data_0_load_reg_670;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_208_p0 = data_0_q0;
    end else begin
        grp_fu_208_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_208_p1 = 32'd2139095040;
    end else if ((((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_208_p1 = 32'd0;
    end else begin
        grp_fu_208_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_215_ce = 1'b1;
    end else begin
        grp_fu_215_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_215_p0 = data_7_load_reg_784;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_215_p0 = data_6_load_reg_768;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_215_p0 = data_5_load_reg_752;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_215_p0 = data_4_load_reg_735;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_215_p0 = data_3_load_reg_718;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_215_p0 = data_2_load_reg_702;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_215_p0 = data_1_load_reg_686;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_215_p0 = data_0_load_reg_670;
    end else begin
        grp_fu_215_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_215_p1 = 32'd2139095040;
    end else if ((((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_215_p1 = 32'd4286578688;
    end else begin
        grp_fu_215_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_222_ce = 1'b1;
    end else begin
        grp_fu_222_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_00001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_predicate_op190_fcmp_state24 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_00001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_predicate_op172_fcmp_state21 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_00001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_op154_fcmp_state18 == 1'b1)))) begin
        grp_fu_222_opcode = 5'd1;
    end else if ((((1'b0 == ap_block_pp0_stage6_00001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_predicate_op186_fcmp_state23 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_00001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_predicate_op168_fcmp_state20 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_00001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op150_fcmp_state17 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_predicate_op132_fcmp_state14 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_predicate_op114_fcmp_state11 == 1'b1)))) begin
        grp_fu_222_opcode = 5'd8;
    end else begin
        grp_fu_222_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_222_p0 = data_7_load_reg_784;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_222_p0 = data_7_q0;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_222_p0 = data_6_load_reg_768;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_222_p0 = data_6_q0;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_222_p0 = data_5_load_reg_752;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_222_p0 = data_5_q0;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_222_p0 = data_4_q0;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_222_p0 = data_3_q0;
    end else begin
        grp_fu_222_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_222_p1 = 32'd4286578688;
    end else if ((((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_222_p1 = 32'd0;
    end else begin
        grp_fu_222_p1 = 'bx;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_idle_pp0_1to4 == 1'b1) & (ap_start == 1'b0)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if (((1'b0 == ap_block_pp0_stage3_subdone) & (ap_reset_idle_pp0 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else if (((1'b0 == ap_block_pp0_stage3_subdone) & (ap_reset_idle_pp0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign and_ln35_1_fu_334_p2 = (or_ln35_fu_322_p2 & or_ln35_3_fu_328_p2);

assign and_ln35_2_fu_381_p2 = (or_ln35_5_fu_375_p2 & or_ln35_4_fu_369_p2);

assign and_ln35_3_fu_428_p2 = (or_ln35_7_fu_422_p2 & or_ln35_6_fu_416_p2);

assign and_ln35_4_fu_475_p2 = (or_ln35_9_fu_469_p2 & or_ln35_8_fu_463_p2);

assign and_ln35_5_fu_522_p2 = (or_ln35_11_fu_516_p2 & or_ln35_10_fu_510_p2);

assign and_ln35_6_fu_569_p2 = (or_ln35_13_fu_563_p2 & or_ln35_12_fu_557_p2);

assign and_ln35_7_fu_616_p2 = (or_ln35_15_fu_610_p2 & or_ln35_14_fu_604_p2);

assign and_ln35_fu_287_p2 = (or_ln35_2_fu_281_p2 & or_ln35_1_fu_275_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_00001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((contr_taskId_c_full_n == 1'b0) | (ap_done_reg == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((contr_taskId_c_full_n == 1'b0) | (ap_done_reg == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((contr_taskId_c_full_n == 1'b0) | (ap_done_reg == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp209 = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((contr_taskId_c_full_n == 1'b0) | (ap_done_reg == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((contr_taskId_c_full_n == 1'b0) | (ap_done_reg == 1'b1)));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001_ignoreCallOp202 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001_ignoreCallOp203 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001_ignoreCallOp204 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_00001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage4_11001 = (ap_done_reg == 1'b1);
end

always @ (*) begin
    ap_block_pp0_stage4_11001_ignoreCallOp205 = (ap_done_reg == 1'b1);
end

always @ (*) begin
    ap_block_pp0_stage4_subdone = (ap_done_reg == 1'b1);
end

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001_ignoreCallOp206 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001_ignoreCallOp207 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001_ignoreCallOp208 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage1_iter1_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage2_iter1_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage3_iter1_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage4_iter1_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage5_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage5_iter1_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage6_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage6_iter1_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage7_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage7_iter1_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter2_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage1_iter2_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage2_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage2_iter2_ignore_call0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((contr_taskId_c_full_n == 1'b0) | (ap_done_reg == 1'b1));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call0 = ((contr_taskId_c_full_n == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_block_state20_pp0_stage3_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage3_iter2_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage4_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage4_iter2_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage5_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage5_iter2_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage6_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage6_iter2_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage7_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage7_iter2_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter3_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage1_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage1_iter3_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage2_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage2_iter3_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage3_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage3_iter3_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage4_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage4_iter3_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage5_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage5_iter3_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage6_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage6_iter3_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage7_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage7_iter3_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage0_iter4_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage1_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage1_iter4_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage2_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage2_iter4_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage3_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage3_iter4_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage4_iter0_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage5_iter0_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage6_iter0_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage7_iter0_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter1_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_reg_pp0_iter0_error_write_assign_reg_185 = 'bx;

always @ (*) begin
    ap_predicate_op100_fcmp_state9 = ((cmp_i9_i_i_reg_694 == 1'd0) & (1'd0 == and_ln35_1_reg_698) & (1'd0 == and_ln35_reg_682) & (cmp_i_i_i_reg_678 == 1'd0) & (grp_fu_208_p2 == 1'd0));
end

always @ (*) begin
    ap_predicate_op114_fcmp_state11 = ((cmp_i10_i_i_reg_710 == 1'd0) & (cmp_i9_i_i_reg_694 == 1'd0) & (1'd0 == and_ln35_2_reg_714) & (1'd0 == and_ln35_1_reg_698) & (1'd0 == and_ln35_reg_682) & (cmp_i_i_i_reg_678 == 1'd0));
end

always @ (*) begin
    ap_predicate_op117_fcmp_state12 = ((grp_fu_222_p2 == 1'd0) & (cmp_i10_i_i_reg_710 == 1'd0) & (cmp_i9_i_i_reg_694 == 1'd0) & (1'd0 == and_ln35_2_reg_714) & (1'd0 == and_ln35_1_reg_698) & (1'd0 == and_ln35_reg_682) & (cmp_i_i_i_reg_678_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op118_fcmp_state12 = ((grp_fu_222_p2 == 1'd0) & (cmp_i10_i_i_reg_710 == 1'd0) & (cmp_i9_i_i_reg_694 == 1'd0) & (1'd0 == and_ln35_2_reg_714) & (1'd0 == and_ln35_1_reg_698) & (1'd0 == and_ln35_reg_682) & (cmp_i_i_i_reg_678_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op132_fcmp_state14 = ((cmp_i11_i_i_reg_727 == 1'd0) & (cmp_i10_i_i_reg_710 == 1'd0) & (cmp_i9_i_i_reg_694 == 1'd0) & (1'd0 == and_ln35_3_reg_731) & (1'd0 == and_ln35_2_reg_714) & (1'd0 == and_ln35_1_reg_698) & (1'd0 == and_ln35_reg_682_pp0_iter1_reg) & (cmp_i_i_i_reg_678_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op135_fcmp_state15 = ((cmp_i11_i_i_reg_727 == 1'd0) & (grp_fu_222_p2 == 1'd0) & (cmp_i10_i_i_reg_710 == 1'd0) & (cmp_i9_i_i_reg_694_pp0_iter1_reg == 1'd0) & (1'd0 == and_ln35_3_reg_731) & (1'd0 == and_ln35_2_reg_714) & (1'd0 == and_ln35_1_reg_698) & (1'd0 == and_ln35_reg_682_pp0_iter1_reg) & (cmp_i_i_i_reg_678_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op136_fcmp_state15 = ((cmp_i11_i_i_reg_727 == 1'd0) & (grp_fu_222_p2 == 1'd0) & (cmp_i10_i_i_reg_710 == 1'd0) & (cmp_i9_i_i_reg_694_pp0_iter1_reg == 1'd0) & (1'd0 == and_ln35_3_reg_731) & (1'd0 == and_ln35_2_reg_714) & (1'd0 == and_ln35_1_reg_698) & (1'd0 == and_ln35_reg_682_pp0_iter1_reg) & (cmp_i_i_i_reg_678_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op150_fcmp_state17 = ((cmp_i12_i_i_reg_744 == 1'd0) & (cmp_i11_i_i_reg_727 == 1'd0) & (cmp_i10_i_i_reg_710 == 1'd0) & (cmp_i9_i_i_reg_694_pp0_iter1_reg == 1'd0) & (1'd0 == and_ln35_4_reg_748) & (1'd0 == and_ln35_3_reg_731) & (1'd0 == and_ln35_2_reg_714) & (1'd0 == and_ln35_1_reg_698_pp0_iter1_reg) & (1'd0 == and_ln35_reg_682_pp0_iter1_reg) & (cmp_i_i_i_reg_678_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op153_fcmp_state18 = ((cmp_i12_i_i_reg_744 == 1'd0) & (cmp_i11_i_i_reg_727 == 1'd0) & (grp_fu_222_p2 == 1'd0) & (cmp_i10_i_i_reg_710_pp0_iter2_reg == 1'd0) & (cmp_i9_i_i_reg_694_pp0_iter1_reg == 1'd0) & (1'd0 == and_ln35_4_reg_748) & (1'd0 == and_ln35_3_reg_731) & (1'd0 == and_ln35_2_reg_714) & (1'd0 == and_ln35_1_reg_698_pp0_iter1_reg) & (1'd0 == and_ln35_reg_682_pp0_iter1_reg) & (cmp_i_i_i_reg_678_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op154_fcmp_state18 = ((cmp_i12_i_i_reg_744 == 1'd0) & (cmp_i11_i_i_reg_727 == 1'd0) & (grp_fu_222_p2 == 1'd0) & (cmp_i10_i_i_reg_710_pp0_iter2_reg == 1'd0) & (cmp_i9_i_i_reg_694_pp0_iter1_reg == 1'd0) & (1'd0 == and_ln35_4_reg_748) & (1'd0 == and_ln35_3_reg_731) & (1'd0 == and_ln35_2_reg_714) & (1'd0 == and_ln35_1_reg_698_pp0_iter1_reg) & (1'd0 == and_ln35_reg_682_pp0_iter1_reg) & (cmp_i_i_i_reg_678_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op168_fcmp_state20 = ((cmp_i13_i_i_reg_760 == 1'd0) & (cmp_i12_i_i_reg_744 == 1'd0) & (cmp_i11_i_i_reg_727 == 1'd0) & (cmp_i10_i_i_reg_710_pp0_iter2_reg == 1'd0) & (cmp_i9_i_i_reg_694_pp0_iter1_reg == 1'd0) & (1'd0 == and_ln35_5_reg_764) & (1'd0 == and_ln35_4_reg_748) & (1'd0 == and_ln35_3_reg_731) & (1'd0 == and_ln35_2_reg_714_pp0_iter2_reg) & (1'd0 == and_ln35_1_reg_698_pp0_iter1_reg) & (1'd0 == and_ln35_reg_682_pp0_iter1_reg) & (cmp_i_i_i_reg_678_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op171_fcmp_state21 = ((cmp_i13_i_i_reg_760 == 1'd0) & (cmp_i12_i_i_reg_744 == 1'd0) & (cmp_i11_i_i_reg_727_pp0_iter2_reg == 1'd0) & (grp_fu_222_p2 == 1'd0) & (cmp_i10_i_i_reg_710_pp0_iter2_reg == 1'd0) & (cmp_i9_i_i_reg_694_pp0_iter1_reg == 1'd0) & (1'd0 == and_ln35_5_reg_764) & (1'd0 == and_ln35_4_reg_748) & (1'd0 == and_ln35_3_reg_731) & (1'd0 == and_ln35_2_reg_714_pp0_iter2_reg) & (1'd0 == and_ln35_1_reg_698_pp0_iter1_reg) & (1'd0 == and_ln35_reg_682_pp0_iter2_reg) & (cmp_i_i_i_reg_678_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op172_fcmp_state21 = ((cmp_i13_i_i_reg_760 == 1'd0) & (cmp_i12_i_i_reg_744 == 1'd0) & (cmp_i11_i_i_reg_727_pp0_iter2_reg == 1'd0) & (grp_fu_222_p2 == 1'd0) & (cmp_i10_i_i_reg_710_pp0_iter2_reg == 1'd0) & (cmp_i9_i_i_reg_694_pp0_iter1_reg == 1'd0) & (1'd0 == and_ln35_5_reg_764) & (1'd0 == and_ln35_4_reg_748) & (1'd0 == and_ln35_3_reg_731) & (1'd0 == and_ln35_2_reg_714_pp0_iter2_reg) & (1'd0 == and_ln35_1_reg_698_pp0_iter1_reg) & (1'd0 == and_ln35_reg_682_pp0_iter2_reg) & (cmp_i_i_i_reg_678_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op186_fcmp_state23 = ((cmp_i14_i_i_reg_776 == 1'd0) & (cmp_i13_i_i_reg_760 == 1'd0) & (cmp_i12_i_i_reg_744 == 1'd0) & (cmp_i11_i_i_reg_727_pp0_iter2_reg == 1'd0) & (cmp_i10_i_i_reg_710_pp0_iter2_reg == 1'd0) & (cmp_i9_i_i_reg_694_pp0_iter2_reg == 1'd0) & (1'd0 == and_ln35_6_reg_780) & (1'd0 == and_ln35_5_reg_764) & (1'd0 == and_ln35_4_reg_748) & (1'd0 == and_ln35_3_reg_731_pp0_iter2_reg) & (1'd0 == and_ln35_2_reg_714_pp0_iter2_reg) & (1'd0 == and_ln35_1_reg_698_pp0_iter1_reg) & (1'd0 == and_ln35_reg_682_pp0_iter2_reg) & (cmp_i_i_i_reg_678_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op189_fcmp_state24 = ((cmp_i14_i_i_reg_776 == 1'd0) & (cmp_i13_i_i_reg_760 == 1'd0) & (cmp_i12_i_i_reg_744_pp0_iter2_reg == 1'd0) & (cmp_i11_i_i_reg_727_pp0_iter2_reg == 1'd0) & (grp_fu_222_p2 == 1'd0) & (cmp_i10_i_i_reg_710_pp0_iter2_reg == 1'd0) & (cmp_i9_i_i_reg_694_pp0_iter2_reg == 1'd0) & (1'd0 == and_ln35_6_reg_780) & (1'd0 == and_ln35_5_reg_764) & (1'd0 == and_ln35_4_reg_748) & (1'd0 == and_ln35_3_reg_731_pp0_iter2_reg) & (1'd0 == and_ln35_2_reg_714_pp0_iter2_reg) & (1'd0 == and_ln35_1_reg_698_pp0_iter2_reg) & (1'd0 == and_ln35_reg_682_pp0_iter2_reg) & (cmp_i_i_i_reg_678_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op190_fcmp_state24 = ((cmp_i14_i_i_reg_776 == 1'd0) & (cmp_i13_i_i_reg_760 == 1'd0) & (cmp_i12_i_i_reg_744_pp0_iter2_reg == 1'd0) & (cmp_i11_i_i_reg_727_pp0_iter2_reg == 1'd0) & (grp_fu_222_p2 == 1'd0) & (cmp_i10_i_i_reg_710_pp0_iter2_reg == 1'd0) & (cmp_i9_i_i_reg_694_pp0_iter2_reg == 1'd0) & (1'd0 == and_ln35_6_reg_780) & (1'd0 == and_ln35_5_reg_764) & (1'd0 == and_ln35_4_reg_748) & (1'd0 == and_ln35_3_reg_731_pp0_iter2_reg) & (1'd0 == and_ln35_2_reg_714_pp0_iter2_reg) & (1'd0 == and_ln35_1_reg_698_pp0_iter2_reg) & (1'd0 == and_ln35_reg_682_pp0_iter2_reg) & (cmp_i_i_i_reg_678_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op202_call_state26 = ((cmp_i15_i_i_reg_792 == 1'd0) & (cmp_i14_i_i_reg_776 == 1'd0) & (cmp_i13_i_i_reg_760 == 1'd0) & (cmp_i12_i_i_reg_744_pp0_iter2_reg == 1'd0) & (cmp_i11_i_i_reg_727_pp0_iter2_reg == 1'd0) & (cmp_i10_i_i_reg_710_pp0_iter3_reg == 1'd0) & (cmp_i9_i_i_reg_694_pp0_iter2_reg == 1'd0) & (1'd0 == and_ln35_7_reg_796) & (1'd0 == and_ln35_6_reg_780) & (1'd0 == and_ln35_5_reg_764) & (1'd0 == and_ln35_4_reg_748_pp0_iter2_reg) & (1'd0 == and_ln35_3_reg_731_pp0_iter2_reg) & (1'd0 == and_ln35_2_reg_714_pp0_iter2_reg) & (1'd0 == and_ln35_1_reg_698_pp0_iter2_reg) & (1'd0 == and_ln35_reg_682_pp0_iter2_reg) & (cmp_i_i_i_reg_678_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op202_call_state26_state25 = ((cmp_i15_i_i_reg_792 == 1'd0) & (cmp_i14_i_i_reg_776 == 1'd0) & (cmp_i13_i_i_reg_760 == 1'd0) & (cmp_i12_i_i_reg_744_pp0_iter2_reg == 1'd0) & (cmp_i11_i_i_reg_727_pp0_iter2_reg == 1'd0) & (cmp_i10_i_i_reg_710_pp0_iter2_reg == 1'd0) & (cmp_i9_i_i_reg_694_pp0_iter2_reg == 1'd0) & (1'd0 == and_ln35_7_fu_616_p2) & (1'd0 == and_ln35_6_reg_780) & (1'd0 == and_ln35_5_reg_764) & (1'd0 == and_ln35_4_reg_748_pp0_iter2_reg) & (1'd0 == and_ln35_3_reg_731_pp0_iter2_reg) & (1'd0 == and_ln35_2_reg_714_pp0_iter2_reg) & (1'd0 == and_ln35_1_reg_698_pp0_iter2_reg) & (1'd0 == and_ln35_reg_682_pp0_iter2_reg) & (cmp_i_i_i_reg_678_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op78_fcmp_state5 = ((1'd0 == and_ln35_reg_682) & (cmp_i_i_i_reg_678 == 1'd0));
end

always @ (*) begin
    ap_predicate_op81_fcmp_state6 = ((1'd0 == and_ln35_reg_682) & (cmp_i_i_i_reg_678 == 1'd0) & (grp_fu_208_p2 == 1'd0));
end

always @ (*) begin
    ap_predicate_op82_fcmp_state6 = ((1'd0 == and_ln35_reg_682) & (cmp_i_i_i_reg_678 == 1'd0) & (grp_fu_208_p2 == 1'd0));
end

always @ (*) begin
    ap_predicate_op96_fcmp_state8 = ((cmp_i9_i_i_reg_694 == 1'd0) & (1'd0 == and_ln35_1_reg_698) & (1'd0 == and_ln35_reg_682) & (cmp_i_i_i_reg_678 == 1'd0));
end

always @ (*) begin
    ap_predicate_op99_fcmp_state9 = ((cmp_i9_i_i_reg_694 == 1'd0) & (1'd0 == and_ln35_1_reg_698) & (1'd0 == and_ln35_reg_682) & (cmp_i_i_i_reg_678 == 1'd0) & (grp_fu_208_p2 == 1'd0));
end

assign bitcast_ln35_1_fu_293_p1 = data_1_load_reg_686;

assign bitcast_ln35_2_fu_340_p1 = data_2_load_reg_702;

assign bitcast_ln35_3_fu_387_p1 = data_3_load_reg_718;

assign bitcast_ln35_4_fu_434_p1 = data_4_load_reg_735;

assign bitcast_ln35_5_fu_481_p1 = data_5_load_reg_752;

assign bitcast_ln35_6_fu_528_p1 = data_6_load_reg_768;

assign bitcast_ln35_7_fu_575_p1 = data_7_load_reg_784;

assign bitcast_ln35_fu_246_p1 = data_0_load_reg_670;

assign contr_taskId_c_din = p_read1;

assign data_0_address0 = zext_ln29_fu_234_p1;

assign data_1_address0 = data_1_addr_reg_660;

assign data_2_address0 = data_2_addr_reg_655;

assign data_3_address0 = data_3_addr_reg_650_pp0_iter1_reg;

assign data_4_address0 = data_4_addr_reg_645_pp0_iter1_reg;

assign data_5_address0 = data_5_addr_reg_640_pp0_iter1_reg;

assign data_6_address0 = data_6_addr_reg_635_pp0_iter2_reg;

assign data_7_address0 = data_7_addr_reg_630_pp0_iter2_reg;

assign grp_find_region_fu_196_ap_start = grp_find_region_fu_196_ap_start_reg;

assign icmp_ln35_10_fu_498_p2 = ((tmp_14_fu_484_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln35_11_fu_504_p2 = ((trunc_ln35_5_fu_494_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln35_12_fu_545_p2 = ((tmp_17_fu_531_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln35_13_fu_551_p2 = ((trunc_ln35_6_fu_541_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln35_14_fu_592_p2 = ((tmp_20_fu_578_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln35_15_fu_598_p2 = ((trunc_ln35_7_fu_588_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln35_1_fu_269_p2 = ((trunc_ln35_fu_259_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln35_2_fu_310_p2 = ((tmp_4_fu_296_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln35_3_fu_316_p2 = ((trunc_ln35_1_fu_306_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln35_4_fu_357_p2 = ((tmp_8_fu_343_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln35_5_fu_363_p2 = ((trunc_ln35_2_fu_353_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln35_6_fu_404_p2 = ((tmp_2_fu_390_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln35_7_fu_410_p2 = ((trunc_ln35_3_fu_400_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln35_8_fu_451_p2 = ((tmp_11_fu_437_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln35_9_fu_457_p2 = ((trunc_ln35_4_fu_447_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln35_fu_263_p2 = ((tmp_fu_249_p4 != 8'd255) ? 1'b1 : 1'b0);

assign or_ln35_10_fu_510_p2 = (icmp_ln35_11_fu_504_p2 | icmp_ln35_10_fu_498_p2);

assign or_ln35_11_fu_516_p2 = (grp_fu_222_p2 | grp_fu_215_p2);

assign or_ln35_12_fu_557_p2 = (icmp_ln35_13_fu_551_p2 | icmp_ln35_12_fu_545_p2);

assign or_ln35_13_fu_563_p2 = (grp_fu_222_p2 | grp_fu_215_p2);

assign or_ln35_14_fu_604_p2 = (icmp_ln35_15_fu_598_p2 | icmp_ln35_14_fu_592_p2);

assign or_ln35_15_fu_610_p2 = (grp_fu_222_p2 | grp_fu_215_p2);

assign or_ln35_1_fu_275_p2 = (icmp_ln35_fu_263_p2 | icmp_ln35_1_fu_269_p2);

assign or_ln35_2_fu_281_p2 = (grp_fu_215_p2 | grp_fu_208_p2);

assign or_ln35_3_fu_328_p2 = (grp_fu_215_p2 | grp_fu_208_p2);

assign or_ln35_4_fu_369_p2 = (icmp_ln35_5_fu_363_p2 | icmp_ln35_4_fu_357_p2);

assign or_ln35_5_fu_375_p2 = (grp_fu_215_p2 | grp_fu_208_p2);

assign or_ln35_6_fu_416_p2 = (icmp_ln35_7_fu_410_p2 | icmp_ln35_6_fu_404_p2);

assign or_ln35_7_fu_422_p2 = (grp_fu_215_p2 | grp_fu_208_p2);

assign or_ln35_8_fu_463_p2 = (icmp_ln35_9_fu_457_p2 | icmp_ln35_8_fu_451_p2);

assign or_ln35_9_fu_469_p2 = (grp_fu_215_p2 | grp_fu_208_p2);

assign or_ln35_fu_322_p2 = (icmp_ln35_3_fu_316_p2 | icmp_ln35_2_fu_310_p2);

assign tmp_11_fu_437_p4 = {{bitcast_ln35_4_fu_434_p1[30:23]}};

assign tmp_14_fu_484_p4 = {{bitcast_ln35_5_fu_481_p1[30:23]}};

assign tmp_17_fu_531_p4 = {{bitcast_ln35_6_fu_528_p1[30:23]}};

assign tmp_20_fu_578_p4 = {{bitcast_ln35_7_fu_575_p1[30:23]}};

assign tmp_2_fu_390_p4 = {{bitcast_ln35_3_fu_387_p1[30:23]}};

assign tmp_4_fu_296_p4 = {{bitcast_ln35_1_fu_293_p1[30:23]}};

assign tmp_8_fu_343_p4 = {{bitcast_ln35_2_fu_340_p1[30:23]}};

assign tmp_fu_249_p4 = {{bitcast_ln35_fu_246_p1[30:23]}};

assign trunc_ln35_1_fu_306_p1 = bitcast_ln35_1_fu_293_p1[22:0];

assign trunc_ln35_2_fu_353_p1 = bitcast_ln35_2_fu_340_p1[22:0];

assign trunc_ln35_3_fu_400_p1 = bitcast_ln35_3_fu_387_p1[22:0];

assign trunc_ln35_4_fu_447_p1 = bitcast_ln35_4_fu_434_p1[22:0];

assign trunc_ln35_5_fu_494_p1 = bitcast_ln35_5_fu_481_p1[22:0];

assign trunc_ln35_6_fu_541_p1 = bitcast_ln35_6_fu_528_p1[22:0];

assign trunc_ln35_7_fu_588_p1 = bitcast_ln35_7_fu_575_p1[22:0];

assign trunc_ln35_fu_259_p1 = bitcast_ln35_fu_246_p1[22:0];

assign zext_ln29_fu_234_p1 = p_read1;

endmodule //run_run_test
