<?xml version="1.0" encoding="UTF-8"?>
<result>
<query id="14305">Ronald G Dreslinski architecture*</query>
<status code="200">OK</status>
<time unit="msecs">36.62</time>
<completions total="2" computed="2" sent="2">
<c sc="3" dc="3" oc="3" id="20863746">architectures</c>
<c sc="2" dc="2" oc="2" id="20863738">architecture</c>
</completions>
<hits total="5" computed="5" sent="5" first="0">
<hit score="7" id="150758">
<info><authors><author>Scott Davidson</author><author>Shaolin Xie</author><author>Christopher Torng</author><author>Khalid Al-Hawai</author><author>Austin Rovinski</author><author>Tutu Ajayi</author><author>Luis Vega</author><author>Chun Zhao</author><author>Ritchie Zhao</author><author>Steve Dai</author><author>Aporva Amarnath</author><author>Bandhav Veluri</author><author>Paul Gao</author><author>Anuj Rao</author><author>Gai Liu</author><author>Rajesh K. Gupta 0001</author><author>Zhiru Zhang</author><author>Ronald G. Dreslinski</author><author>Christopher Batten</author><author>Michael Bedford Taylor</author></authors><title>The Celerity Open-Source 511-Core RISC-V Tiered Accelerator Fabric - Fast Architectures and Design Methodologies for Fast Chips.</title><venue>IEEE Micro</venue><volume>38</volume><number>2</number><pages>30-41</pages><year>2018</year><type>Journal Articles</type><key>journals/micro/DavidsonXTARAVZ18</key><doi>10.1109/MM.2018.022071133</doi><ee>https://doi.org/10.1109/MM.2018.022071133</ee><url>https://dblp.org/rec/journals/micro/DavidsonXTARAVZ18</url></info>
<url>URL#150758</url>
</hit>
<hit score="7" id="1636051">
<info><authors><author>David Fick</author><author>Ronald G. Dreslinski</author><author>Bharan Giridhar</author><author>Gyouho Kim</author><author>Sangwon Seo</author><author>Matthew Fojtik</author><author>Sudhir Satpathy</author><author>Yoonmyung Lee</author><author>Daeyeon Kim</author><author>Nurrachman Liu</author><author>Michael Wieckowski</author><author>Gregory K. Chen</author><author>Trevor N. Mudge</author><author>David T. Blaauw</author><author>Dennis Sylvester</author></authors><title>Centip3De - A Cluster-Based NTC Architecture With 64 ARM Cortex-M3 Cores in 3D Stacked 130 nm CMOS.</title><venue>J. Solid-State Circuits</venue><volume>48</volume><number>1</number><pages>104-117</pages><year>2013</year><type>Journal Articles</type><key>journals/jssc/FickDGKSFSLKLWCMBS13</key><doi>10.1109/JSSC.2012.2222814</doi><ee>https://doi.org/10.1109/JSSC.2012.2222814</ee><url>https://dblp.org/rec/journals/jssc/FickDGKSFSLKLWCMBS13</url></info>
<url>URL#1636051</url>
</hit>
<hit score="7" id="1970435">
<info><authors><author>Sangwon Seo</author><author>Ronald G. Dreslinski</author><author>Mark Woh</author><author>Yongjun Park</author><author>Chaitali Chakrabarti</author><author>Scott A. Mahlke</author><author>David T. Blaauw</author><author>Trevor N. Mudge</author></authors><title>Process variation in near-threshold wide SIMD architectures.</title><venue>DAC</venue><pages>980-987</pages><year>2012</year><type>Conference and Workshop Papers</type><key>conf/dac/SeoDWPCMBM12</key><doi>10.1145/2228360.2228536</doi><ee>https://doi.org/10.1145/2228360.2228536</ee><url>https://dblp.org/rec/conf/dac/SeoDWPCMBM12</url></info>
<url>URL#1970435</url>
</hit>
<hit score="7" id="2930139">
<info><authors><author>Ronald G. Dreslinski</author><author>Gregory K. Chen</author><author>Trevor N. Mudge</author><author>David T. Blaauw</author><author>Dennis Sylvester</author><author>Kriszti√°n Flautner</author></authors><title>Reconfigurable energy efficient near threshold cache architectures.</title><venue>MICRO</venue><pages>459-470</pages><year>2008</year><type>Conference and Workshop Papers</type><key>conf/micro/DreslinskiCMBSF08</key><doi>10.1109/MICRO.2008.4771813</doi><ee>https://doi.org/10.1109/MICRO.2008.4771813</ee><url>https://dblp.org/rec/conf/micro/DreslinskiCMBSF08</url></info>
<url>URL#2930139</url>
</hit>
<hit score="7" id="3041839">
<info><authors><author>Ronald G. Dreslinski</author><author>Bo Zhai</author><author>Trevor N. Mudge</author><author>David T. Blaauw</author><author>Dennis Sylvester</author></authors><title>An Energy Efficient Parallel Architecture Using Near Threshold Operation.</title><venue>PACT</venue><pages>175-188</pages><year>2007</year><type>Conference and Workshop Papers</type><key>conf/IEEEpact/DreslinskiZMBS07</key><doi>10.1109/PACT.2007.14</doi><ee>http://doi.ieeecomputersociety.org/10.1109/PACT.2007.14</ee><url>https://dblp.org/rec/conf/IEEEpact/DreslinskiZMBS07</url></info>
<url>URL#3041839</url>
</hit>
</hits>
</result>
