// Seed: 2642484856
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  output tri1 id_3;
  input wire id_2;
  inout wire id_1;
  parameter id_11 = 1;
  if (-1) assign id_3 = -1 ? id_5 : -1;
  wire id_12;
  ;
endmodule
module module_1 #(
    parameter id_14 = 32'd16,
    parameter id_15 = 32'd98
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    _id_14,
    _id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23
);
  output wire id_23;
  output wire id_22;
  output wire id_21;
  input wire id_20;
  output wire id_19;
  input wire id_18;
  input wire id_17;
  inout wire id_16;
  input wire _id_15;
  inout wire _id_14;
  input wire id_13;
  input wire id_12;
  input wire id_11;
  input wire id_10;
  output wire id_9;
  input wire id_8;
  module_0 modCall_1 (
      id_7,
      id_18,
      id_7,
      id_16,
      id_4,
      id_20,
      id_17,
      id_7,
      id_3,
      id_4
  );
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  output reg id_1;
  wire [id_15 : id_14] id_24;
  initial begin : LABEL_0
    id_1 <= -1;
  end
  assign id_7 = id_15;
  wire [1 : -1] id_25, id_26, id_27, id_28, id_29, id_30;
  id_31 :
  assert property (@(posedge 1 == -1) id_27 ? 1 : id_8)
  else $signed(13);
  ;
endmodule
