<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>MAX32665 Peripheral Driver API: gcr_regs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="MI_Logo_Small_Pos_RGB_150dpi.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">MAX32665 Peripheral Driver API
   </div>
   <div id="projectbrief">Peripheral Driver API for the MAX32665</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('gcr__regs_8h_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">gcr_regs.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="gcr__regs_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">/******************************************************************************</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * Copyright (C) 2022-2023 Maxim Integrated Products, Inc. (now owned by </span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * Analog Devices, Inc.),</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * Copyright (C) 2023-2024 Analog Devices, Inc.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * Licensed under the Apache License, Version 2.0 (the &quot;License&quot;);</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * you may not use this file except in compliance with the License.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * You may obtain a copy of the License at</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> *     http://www.apache.org/licenses/LICENSE-2.0</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * Unless required by applicable law or agreed to in writing, software</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * distributed under the License is distributed on an &quot;AS IS&quot; BASIS,</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * See the License for the specific language governing permissions and</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * limitations under the License.</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;</div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#ifndef LIBRARIES_CMSIS_DEVICE_MAXIM_MAX32665_INCLUDE_GCR_REGS_H_</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#define LIBRARIES_CMSIS_DEVICE_MAXIM_MAX32665_INCLUDE_GCR_REGS_H_</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">/* **** Includes **** */</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#if defined (__ICCARM__)</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">  #pragma system_include</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#if defined (__CC_ARM)</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">  #pragma anon_unions</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">    If types are not defined elsewhere (CMSIS) define them here</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#ifndef __IO</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#define __IO volatile</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#ifndef __I</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#define __I  volatile const</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#ifndef __O</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#define __O  volatile</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#ifndef __R</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#define __R  volatile const</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">/* **** Definitions **** */</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;</div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="group__gcr__registers.html">   76</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="group__gcr__registers.html#a5f664fe0f3d93dab91cd3fa4c0e51fe0">   77</a></span>&#160;    __IO uint32_t <a class="code" href="group__gcr__registers.html#a5f664fe0f3d93dab91cd3fa4c0e51fe0">scon</a>;                 </div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="group__gcr__registers.html#ac575e51b25af5e10d038847e87b3be78">   78</a></span>&#160;    __IO uint32_t <a class="code" href="group__gcr__registers.html#ac575e51b25af5e10d038847e87b3be78">rstr0</a>;                </div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="group__gcr__registers.html#acee2dbffe912313350b11286f3843946">   79</a></span>&#160;    __IO uint32_t <a class="code" href="group__gcr__registers.html#acee2dbffe912313350b11286f3843946">clkcn</a>;                </div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="group__gcr__registers.html#a74affb3ea2ad99b50d09a476f75f7b05">   80</a></span>&#160;    __IO uint32_t <a class="code" href="group__gcr__registers.html#a74affb3ea2ad99b50d09a476f75f7b05">pm</a>;                   </div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;    __R  uint32_t rsv_0x10_0x17[2];</div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="group__gcr__registers.html#a229cc0c7a8ac2d94efd5074d1d905d1f">   82</a></span>&#160;    __IO uint32_t <a class="code" href="group__gcr__registers.html#a229cc0c7a8ac2d94efd5074d1d905d1f">pckdiv</a>;               </div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;    __R  uint32_t rsv_0x1c_0x23[2];</div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="group__gcr__registers.html#aded80343c99475cbff19c4daf3abe92c">   84</a></span>&#160;    __IO uint32_t <a class="code" href="group__gcr__registers.html#aded80343c99475cbff19c4daf3abe92c">perckcn0</a>;             </div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="group__gcr__registers.html#afee557c7cf13095471e75c3461c39146">   85</a></span>&#160;    __IO uint32_t <a class="code" href="group__gcr__registers.html#afee557c7cf13095471e75c3461c39146">memckcn</a>;              </div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="group__gcr__registers.html#a5ec5ff99e091c4b099f811524f7facf7">   86</a></span>&#160;    __IO uint32_t <a class="code" href="group__gcr__registers.html#a5ec5ff99e091c4b099f811524f7facf7">memzcn</a>;               </div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;    __R  uint32_t rsv_0x30_0x3f[4];</div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="group__gcr__registers.html#a6e139ffb1b218877f74b83aaddd17439">   88</a></span>&#160;    __IO uint32_t <a class="code" href="group__gcr__registers.html#a6e139ffb1b218877f74b83aaddd17439">sysst</a>;                </div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="group__gcr__registers.html#a22b7d933839817506fac3d41e93d722a">   89</a></span>&#160;    __IO uint32_t <a class="code" href="group__gcr__registers.html#a22b7d933839817506fac3d41e93d722a">rstr1</a>;                </div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="group__gcr__registers.html#adc259584187e52ca0aea8c5f25470179">   90</a></span>&#160;    __IO uint32_t <a class="code" href="group__gcr__registers.html#adc259584187e52ca0aea8c5f25470179">perckcn1</a>;             </div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="group__gcr__registers.html#a0992c1de5c5cdb5bf8a0945c9492fff8">   91</a></span>&#160;    __IO uint32_t <a class="code" href="group__gcr__registers.html#a0992c1de5c5cdb5bf8a0945c9492fff8">event_en</a>;             </div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="group__gcr__registers.html#ae93f00095baadabd87fea73087eb870a">   92</a></span>&#160;    __I  uint32_t <a class="code" href="group__gcr__registers.html#ae93f00095baadabd87fea73087eb870a">revision</a>;             </div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="group__gcr__registers.html#aaf9223d83c1c46bdf6dd7793ad66215d">   93</a></span>&#160;    __IO uint32_t <a class="code" href="group__gcr__registers.html#aaf9223d83c1c46bdf6dd7793ad66215d">syssie</a>;               </div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;    __R  uint32_t rsv_0x58_0x63[3];</div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="group__gcr__registers.html#a4c52d970b4f671579cdaf388d8ffb7cf">   95</a></span>&#160;    __IO uint32_t <a class="code" href="group__gcr__registers.html#a4c52d970b4f671579cdaf388d8ffb7cf">ecc_er</a>;               </div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="group__gcr__registers.html#af32635b2086bcc4d2a1f5a76a7ea26c5">   96</a></span>&#160;    __IO uint32_t <a class="code" href="group__gcr__registers.html#af32635b2086bcc4d2a1f5a76a7ea26c5">ecc_ced</a>;              </div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="group__gcr__registers.html#a17e4f7751f33d122d1e61ff10271fb09">   97</a></span>&#160;    __IO uint32_t <a class="code" href="group__gcr__registers.html#a17e4f7751f33d122d1e61ff10271fb09">ecc_irqen</a>;            </div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="group__gcr__registers.html#a57825ccaf8b5d0185fd6d5d51d7453df">   98</a></span>&#160;    __IO uint32_t <a class="code" href="group__gcr__registers.html#a57825ccaf8b5d0185fd6d5d51d7453df">ecc_errad</a>;            </div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="group__gcr__registers.html#a7427d9acfaff29878c03e9bc7e5c0bd8">   99</a></span>&#160;    __IO uint32_t <a class="code" href="group__gcr__registers.html#a7427d9acfaff29878c03e9bc7e5c0bd8">btle_ldocr</a>;           </div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="group__gcr__registers.html#ad8127db3bc3e660a74aeea09b51caa64">  100</a></span>&#160;    __IO uint32_t <a class="code" href="group__gcr__registers.html#ad8127db3bc3e660a74aeea09b51caa64">btle_ldodcr</a>;          </div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;    __R  uint32_t rsv_0x7c;</div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="group__gcr__registers.html#a5f63f9fd8fbf27b12bb557d118c99826">  102</a></span>&#160;    __IO uint32_t <a class="code" href="group__gcr__registers.html#a5f63f9fd8fbf27b12bb557d118c99826">gp0</a>;                  </div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="group__gcr__registers.html#a6e1ff66da9e7f6caa395e59a775b6ac1">  103</a></span>&#160;    __IO uint32_t <a class="code" href="group__gcr__registers.html#a6e1ff66da9e7f6caa395e59a775b6ac1">apb_async</a>;            </div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;} <a class="code" href="group__gcr__registers.html#structmxc__gcr__regs__t">mxc_gcr_regs_t</a>;</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment">/* Register offsets for module GCR */</span></div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="group___g_c_r___register___offsets.html#ga98e64d90d4694441200c7dbbcffe8d43">  113</a></span>&#160;<span class="preprocessor">#define MXC_R_GCR_SCON                     ((uint32_t)0x00000000UL) </span></div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="group___g_c_r___register___offsets.html#gaac4ead88ad26b2fddb1991e09f56500b">  114</a></span>&#160;<span class="preprocessor">#define MXC_R_GCR_RSTR0                    ((uint32_t)0x00000004UL) </span></div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="group___g_c_r___register___offsets.html#gae89193311663a9523afef5242262423a">  115</a></span>&#160;<span class="preprocessor">#define MXC_R_GCR_CLKCN                    ((uint32_t)0x00000008UL) </span></div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="group___g_c_r___register___offsets.html#ga0dd4a149d0b485a1d62b76e66c421d6b">  116</a></span>&#160;<span class="preprocessor">#define MXC_R_GCR_PM                       ((uint32_t)0x0000000CUL) </span></div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="group___g_c_r___register___offsets.html#ga545a6cb3d60df435e1b04d1165d34410">  117</a></span>&#160;<span class="preprocessor">#define MXC_R_GCR_PCKDIV                   ((uint32_t)0x00000018UL) </span></div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="group___g_c_r___register___offsets.html#gae3d065945f0a5ff3dd6ec566b6bca5cf">  118</a></span>&#160;<span class="preprocessor">#define MXC_R_GCR_PERCKCN0                 ((uint32_t)0x00000024UL) </span></div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="group___g_c_r___register___offsets.html#ga1cc1b3fc6ae62dc988b6368259b1e182">  119</a></span>&#160;<span class="preprocessor">#define MXC_R_GCR_MEMCKCN                  ((uint32_t)0x00000028UL) </span></div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="group___g_c_r___register___offsets.html#ga66ccc34443056006979aa08808a59de1">  120</a></span>&#160;<span class="preprocessor">#define MXC_R_GCR_MEMZCN                   ((uint32_t)0x0000002CUL) </span></div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="group___g_c_r___register___offsets.html#ga5607af439a40e18f737013e4b8ec8ef5">  121</a></span>&#160;<span class="preprocessor">#define MXC_R_GCR_SYSST                    ((uint32_t)0x00000040UL) </span></div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="group___g_c_r___register___offsets.html#gab0cc3eb05816fd1dc5bb6c4192c14859">  122</a></span>&#160;<span class="preprocessor">#define MXC_R_GCR_RSTR1                    ((uint32_t)0x00000044UL) </span></div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="group___g_c_r___register___offsets.html#ga3f9648475b2207229450869a3c70b61e">  123</a></span>&#160;<span class="preprocessor">#define MXC_R_GCR_PERCKCN1                 ((uint32_t)0x00000048UL) </span></div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="group___g_c_r___register___offsets.html#ga46600f08e12904f291172a83c7203615">  124</a></span>&#160;<span class="preprocessor">#define MXC_R_GCR_EVENT_EN                 ((uint32_t)0x0000004CUL) </span></div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="group___g_c_r___register___offsets.html#ga6e92d22536ef09f919044a404735d467">  125</a></span>&#160;<span class="preprocessor">#define MXC_R_GCR_REVISION                 ((uint32_t)0x00000050UL) </span></div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="group___g_c_r___register___offsets.html#ga378b9d180550c4b9824c389d7b82167c">  126</a></span>&#160;<span class="preprocessor">#define MXC_R_GCR_SYSSIE                   ((uint32_t)0x00000054UL) </span></div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="group___g_c_r___register___offsets.html#ga5acd3b4dae3fd302be4837ad0840768f">  127</a></span>&#160;<span class="preprocessor">#define MXC_R_GCR_ECC_ER                   ((uint32_t)0x00000064UL) </span></div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="group___g_c_r___register___offsets.html#ga92a141f940f3e6b93e4a8b62bb9e7204">  128</a></span>&#160;<span class="preprocessor">#define MXC_R_GCR_ECC_CED                  ((uint32_t)0x00000068UL) </span></div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="group___g_c_r___register___offsets.html#gafcddcb1d3921beb70798fe86f2de7223">  129</a></span>&#160;<span class="preprocessor">#define MXC_R_GCR_ECC_IRQEN                ((uint32_t)0x0000006CUL) </span></div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="group___g_c_r___register___offsets.html#ga7cd3a1bb85b3e62196ed2e8a23d09381">  130</a></span>&#160;<span class="preprocessor">#define MXC_R_GCR_ECC_ERRAD                ((uint32_t)0x00000070UL) </span></div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="group___g_c_r___register___offsets.html#ga622b6e71c4f878df05a691868272b36a">  131</a></span>&#160;<span class="preprocessor">#define MXC_R_GCR_BTLE_LDOCR               ((uint32_t)0x00000074UL) </span></div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="group___g_c_r___register___offsets.html#ga28664bb6ab52de56f6adf094e70bb9be">  132</a></span>&#160;<span class="preprocessor">#define MXC_R_GCR_BTLE_LDODCR              ((uint32_t)0x00000078UL) </span></div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="group___g_c_r___register___offsets.html#ga8b62bb3b092f297bc3f9bdf8692873af">  133</a></span>&#160;<span class="preprocessor">#define MXC_R_GCR_GP0                      ((uint32_t)0x00000080UL) </span></div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="group___g_c_r___register___offsets.html#gaffd868e2c4eceac14af7fdc6ea8991eb">  134</a></span>&#160;<span class="preprocessor">#define MXC_R_GCR_APB_ASYNC                ((uint32_t)0x00000084UL) </span></div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="group___g_c_r___s_c_o_n.html#ga2f8c33ffd2c781bf91bd921f9f3ab10d">  143</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_SCON_BSTAPEN_POS                     0 </span></div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="group___g_c_r___s_c_o_n.html#ga7aec65abd62d76a240cb20f6ce543915">  144</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_SCON_BSTAPEN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_SCON_BSTAPEN_POS)) </span></div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="group___g_c_r___s_c_o_n.html#gaa2a1d2ae9bc23c5b63201191d078f3a6">  146</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_SCON_SBUSARB_POS                     1 </span></div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="group___g_c_r___s_c_o_n.html#ga29fd28b883d4b0f28e473cfc0a779449">  147</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_SCON_SBUSARB                         ((uint32_t)(0x3UL &lt;&lt; MXC_F_GCR_SCON_SBUSARB_POS)) </span></div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="group___g_c_r___s_c_o_n.html#ga13f96cf6710bbeadea69105e653c51e2">  148</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_SCON_SBUSARB_FIX                     ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="group___g_c_r___s_c_o_n.html#gac4e44018e4160f2f316b7fe6460dbfd4">  149</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_SCON_SBUSARB_FIX                     (MXC_V_GCR_SCON_SBUSARB_FIX &lt;&lt; MXC_F_GCR_SCON_SBUSARB_POS) </span></div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="group___g_c_r___s_c_o_n.html#gab946554a44d8c3d0abebd389bdbd5be1">  150</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_SCON_SBUSARB_ROUND                   ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="group___g_c_r___s_c_o_n.html#ga69eff6f9e0abebf7b6df17ea900f3833">  151</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_SCON_SBUSARB_ROUND                   (MXC_V_GCR_SCON_SBUSARB_ROUND &lt;&lt; MXC_F_GCR_SCON_SBUSARB_POS) </span></div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="group___g_c_r___s_c_o_n.html#gad323702c85f8b37bcdadaba431047abd">  153</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_SCON_FLASH_PAGE_FLIP_POS             4 </span></div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="group___g_c_r___s_c_o_n.html#gac6cecdec7ad5c09277aeae1989a1914d">  154</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_SCON_FLASH_PAGE_FLIP                 ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_SCON_FLASH_PAGE_FLIP_POS)) </span></div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="group___g_c_r___s_c_o_n.html#gafa9b0e81a51896f45186ef726a7fb565">  156</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_SCON_CCACHE_FLUSH_POS                6 </span></div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="group___g_c_r___s_c_o_n.html#ga3e4cff847a6372c884f9847dd283de49">  157</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_SCON_CCACHE_FLUSH                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_SCON_CCACHE_FLUSH_POS)) </span></div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="group___g_c_r___s_c_o_n.html#ga4e089006f0db94130da4e0c905ca26c4">  159</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_SCON_DCACHE_FLUSH_POS                7 </span></div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="group___g_c_r___s_c_o_n.html#gabd2070078ac5de987fd82a16c990fd23">  160</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_SCON_DCACHE_FLUSH                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_SCON_DCACHE_FLUSH_POS)) </span></div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="group___g_c_r___s_c_o_n.html#gafeb11825f5f5093335d1db81f6735334">  162</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_SCON_SRCC_DIS_POS                    9 </span></div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="group___g_c_r___s_c_o_n.html#gaf7603ead248fbb3b2ba88f3d612b216b">  163</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_SCON_SRCC_DIS                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_SCON_SRCC_DIS_POS)) </span></div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="group___g_c_r___s_c_o_n.html#ga02b725f2b14da1da3e5dc95ea263e4ea">  165</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_SCON_CCHK_POS                        13 </span></div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="group___g_c_r___s_c_o_n.html#gae66cef852664fa083670a4f49df0c9ce">  166</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_SCON_CCHK                            ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_SCON_CCHK_POS)) </span></div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="group___g_c_r___s_c_o_n.html#gaad078fb57533b6a2108d24d749e42c1a">  168</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_SCON_CHKRES_POS                      15 </span></div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="group___g_c_r___s_c_o_n.html#gaa5fd2d204a42cc4eae572b7952a7b1dc">  169</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_SCON_CHKRES                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_SCON_CHKRES_POS)) </span></div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="group___g_c_r___s_c_o_n.html#ga44f7c972236485f3eaf94dfd23ef16a0">  171</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_SCON_OVR_POS                         16 </span></div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="group___g_c_r___s_c_o_n.html#ga43c74a979bbaacbcb8c65f048dbce36a">  172</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_SCON_OVR                             ((uint32_t)(0x3UL &lt;&lt; MXC_F_GCR_SCON_OVR_POS)) </span></div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="group___g_c_r___s_c_o_n.html#gac6f7b378aa8a25efe5b879b5f33ad502">  173</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_SCON_OVR_0_9V                        ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="group___g_c_r___s_c_o_n.html#ga341bdf8310957d658feb5d7d899205e6">  174</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_SCON_OVR_0_9V                        (MXC_V_GCR_SCON_OVR_0_9V &lt;&lt; MXC_F_GCR_SCON_OVR_POS) </span></div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="group___g_c_r___s_c_o_n.html#ga577173a5f931d9b2f3b2fd415a448a17">  175</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_SCON_OVR_1_0V                        ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="group___g_c_r___s_c_o_n.html#gaea20c3b3e2fa61c7a98a9018789d2e9c">  176</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_SCON_OVR_1_0V                        (MXC_V_GCR_SCON_OVR_1_0V &lt;&lt; MXC_F_GCR_SCON_OVR_POS) </span></div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="group___g_c_r___s_c_o_n.html#ga600d1c16436f7f5cb50b7ac26f10c8f0">  177</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_SCON_OVR_1_1V                        ((uint32_t)0x2UL) </span></div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="group___g_c_r___s_c_o_n.html#ga75bf65022561632307d303736df5db85">  178</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_SCON_OVR_1_1V                        (MXC_V_GCR_SCON_OVR_1_1V &lt;&lt; MXC_F_GCR_SCON_OVR_POS) </span></div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t_r0.html#gaa337aca633e9303672675b7e66a38a34">  188</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RSTR0_DMA_POS                        0 </span></div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t_r0.html#gab80fe20bb86480527dc53b8446e7c6fd">  189</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RSTR0_DMA                            ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RSTR0_DMA_POS)) </span></div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t_r0.html#ga21bfecbafdfc0479f7d5e2d912d48281">  191</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RSTR0_WDT0_POS                       1 </span></div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t_r0.html#gaa5d3131cddad4b35fb0398b8dd8faf0a">  192</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RSTR0_WDT0                           ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RSTR0_WDT0_POS)) </span></div><div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t_r0.html#gae7a42c299b69633ae4591b6cd77a33e2">  194</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RSTR0_GPIO0_POS                      2 </span></div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t_r0.html#ga03e6d112fe3ee66817dfb58bfc920bc0">  195</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RSTR0_GPIO0                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RSTR0_GPIO0_POS)) </span></div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t_r0.html#ga282b5b4563a7cacfbe4e736c4425490b">  197</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RSTR0_GPIO1_POS                      3 </span></div><div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t_r0.html#gaf64d013d0e871cb8f349025e46e96526">  198</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RSTR0_GPIO1                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RSTR0_GPIO1_POS)) </span></div><div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t_r0.html#ga0c54ca46a5b8f885f3ef672e14bf5474">  200</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RSTR0_TIMER0_POS                     5 </span></div><div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t_r0.html#ga5ebbde119c850e7d2494a3fe03405f9a">  201</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RSTR0_TIMER0                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RSTR0_TIMER0_POS)) </span></div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t_r0.html#gac925445b65422699c70970f1ad24bee1">  203</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RSTR0_TIMER1_POS                     6 </span></div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t_r0.html#ga57fb39795e55fb7c266ac73fa550146a">  204</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RSTR0_TIMER1                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RSTR0_TIMER1_POS)) </span></div><div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t_r0.html#ga7a0474dfe521412a7fd5a9a0fd90a7d7">  206</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RSTR0_TIMER2_POS                     7 </span></div><div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t_r0.html#gafa620ca2e68f6ec129c19cb485ffefa9">  207</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RSTR0_TIMER2                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RSTR0_TIMER2_POS)) </span></div><div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t_r0.html#gadbc5a01b510099918ee17ba39ea0fe2f">  209</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RSTR0_TIMER3_POS                     8 </span></div><div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t_r0.html#ga8f247dcaf06fe105ff313494a0c42166">  210</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RSTR0_TIMER3                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RSTR0_TIMER3_POS)) </span></div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t_r0.html#ga1be30c4ef6f59b69db709b25d3ec1d70">  212</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RSTR0_TIMER4_POS                     9 </span></div><div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t_r0.html#ga253bda5cffb8422d46771581435b58a5">  213</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RSTR0_TIMER4                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RSTR0_TIMER4_POS)) </span></div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t_r0.html#gac46b77181394f499bed6e22bf1e6df62">  215</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RSTR0_TIMER5_POS                     10 </span></div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t_r0.html#ga9c1a9b6d04e0cc47934377cfa7773be1">  216</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RSTR0_TIMER5                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RSTR0_TIMER5_POS)) </span></div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t_r0.html#ga77fdc8f3d3247e5d8c7706d40a5f4365">  218</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RSTR0_UART0_POS                      11 </span></div><div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t_r0.html#gaf7f629b6858a457923f0f5b60b239293">  219</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RSTR0_UART0                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RSTR0_UART0_POS)) </span></div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t_r0.html#ga7727641f072db1e7e4315438309598c6">  221</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RSTR0_UART1_POS                      12 </span></div><div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t_r0.html#gaa65782f54b59c39cde4ac473f080e52a">  222</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RSTR0_UART1                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RSTR0_UART1_POS)) </span></div><div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t_r0.html#ga2c47ff3e06a77e2b652ab2db8351ad53">  224</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RSTR0_SPI1_POS                       13 </span></div><div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t_r0.html#ga85ff7b486d3c4d15abb7f21f854012ca">  225</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RSTR0_SPI1                           ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RSTR0_SPI1_POS)) </span></div><div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t_r0.html#ga8de87f6c63ab5e503c015960615a68d1">  227</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RSTR0_SPI2_POS                       14 </span></div><div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t_r0.html#ga9eb8927d7bf5ab090cee680bbeec357a">  228</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RSTR0_SPI2                           ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RSTR0_SPI2_POS)) </span></div><div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t_r0.html#gabef8f3b27f82682f94d3f0bce342daf3">  230</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RSTR0_I2C0_POS                       16 </span></div><div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t_r0.html#gad899f3e32feb2db04ee38e3375f7fdcf">  231</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RSTR0_I2C0                           ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RSTR0_I2C0_POS)) </span></div><div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t_r0.html#gada66f989ef32bf892fffbdbca4f6bb2f">  233</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RSTR0_RTC_POS                        17 </span></div><div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t_r0.html#ga332af4036e5fcc39c6f970e638e1a4d9">  234</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RSTR0_RTC                            ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RSTR0_RTC_POS)) </span></div><div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t_r0.html#gaea547a7185494a4f8dccdb0c7d0ae97a">  236</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RSTR0_CRYPTO_POS                     18 </span></div><div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t_r0.html#ga75d65cd30d501dbb1597001b7df7b1b9">  237</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RSTR0_CRYPTO                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RSTR0_CRYPTO_POS)) </span></div><div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t_r0.html#ga8d56b9005f8b4c1331e1df8dd0c991f4">  239</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RSTR0_SMPHR_POS                      22 </span></div><div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t_r0.html#ga2f2994fea9a7bd8c9cab1de9f6ab4226">  240</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RSTR0_SMPHR                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RSTR0_SMPHR_POS)) </span></div><div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t_r0.html#ga2a7bd75317fc2c857463b150258b6347">  242</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RSTR0_USB_POS                        23 </span></div><div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t_r0.html#ga1772a8e54e3ec8eb1414a5f3f99ead36">  243</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RSTR0_USB                            ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RSTR0_USB_POS)) </span></div><div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t_r0.html#gac551cdc5d2a515276ecbc113bf9ea93f">  245</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RSTR0_ADC_POS                        26 </span></div><div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t_r0.html#ga3de5f7700e93e4a8ed278683c003f02f">  246</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RSTR0_ADC                            ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RSTR0_ADC_POS)) </span></div><div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t_r0.html#ga08272bbb274bc96e4a47897a4754ca7b">  248</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RSTR0_DMA1_POS                       27 </span></div><div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t_r0.html#gac8bcc3f04043de0f399deed8a6ee3a66">  249</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RSTR0_DMA1                           ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RSTR0_DMA1_POS)) </span></div><div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t_r0.html#ga2fc0ddf543bd1e7fe612ae54d2857a1f">  251</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RSTR0_UART2_POS                      28 </span></div><div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t_r0.html#ga8d0612440e195e3f10566f20e23d4d83">  252</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RSTR0_UART2                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RSTR0_UART2_POS)) </span></div><div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t_r0.html#gae41757f6ebdb290ae1ee17ca9bcc3411">  254</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RSTR0_SRST_POS                       29 </span></div><div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t_r0.html#ga6033b1441186fec0b8a36a0909c700e2">  255</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RSTR0_SRST                           ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RSTR0_SRST_POS)) </span></div><div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t_r0.html#ga8698ead3af87427933cb2dfb87e550c3">  257</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RSTR0_PRST_POS                       30 </span></div><div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t_r0.html#ga54f27bc7658cc5dd3a618e49b0ce9c61">  258</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RSTR0_PRST                           ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RSTR0_PRST_POS)) </span></div><div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t_r0.html#ga28480759d7e4fa77b9428c8d3334a43c">  260</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RSTR0_SYSTEM_POS                     31 </span></div><div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t_r0.html#ga220b7e531533dea37bbeedad21d7341e">  261</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RSTR0_SYSTEM                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RSTR0_SYSTEM_POS)) </span></div><div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_n.html#ga877f6f1a75596017f635c987654d1f04">  271</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_CLKCN_PSC_POS                        6 </span></div><div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_n.html#gae3ef5e0df359e5a15d8b7ff1c1f82d20">  272</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_CLKCN_PSC                            ((uint32_t)(0x7UL &lt;&lt; MXC_F_GCR_CLKCN_PSC_POS)) </span></div><div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_n.html#ga884e2d8256d1b651c465aea371710117">  273</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_CLKCN_PSC_DIV1                       ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_n.html#gab921054421686801a3fe0d64f029eb53">  274</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_CLKCN_PSC_DIV1                       (MXC_V_GCR_CLKCN_PSC_DIV1 &lt;&lt; MXC_F_GCR_CLKCN_PSC_POS) </span></div><div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_n.html#ga584f778cc348255e7674fdafd00caa46">  275</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_CLKCN_PSC_DIV2                       ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_n.html#ga28706c29c285d867a646ca8d77ef0117">  276</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_CLKCN_PSC_DIV2                       (MXC_V_GCR_CLKCN_PSC_DIV2 &lt;&lt; MXC_F_GCR_CLKCN_PSC_POS) </span></div><div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_n.html#ga64ad9a59a308e9841ec4bdaebcdefa50">  277</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_CLKCN_PSC_DIV4                       ((uint32_t)0x2UL) </span></div><div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_n.html#ga4852583c3685bfcd7f3a8f235dadddc1">  278</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_CLKCN_PSC_DIV4                       (MXC_V_GCR_CLKCN_PSC_DIV4 &lt;&lt; MXC_F_GCR_CLKCN_PSC_POS) </span></div><div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_n.html#ga8c82de8d4468b9a8c36452008aa5d08a">  279</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_CLKCN_PSC_DIV8                       ((uint32_t)0x3UL) </span></div><div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_n.html#ga6c3917242ceb859e3cbed871e37f5a88">  280</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_CLKCN_PSC_DIV8                       (MXC_V_GCR_CLKCN_PSC_DIV8 &lt;&lt; MXC_F_GCR_CLKCN_PSC_POS) </span></div><div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_n.html#ga60a256b8577b16533b383aa258f95f81">  281</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_CLKCN_PSC_DIV16                      ((uint32_t)0x4UL) </span></div><div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_n.html#ga799b8d8913a397265a5b397a9cf46dd7">  282</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_CLKCN_PSC_DIV16                      (MXC_V_GCR_CLKCN_PSC_DIV16 &lt;&lt; MXC_F_GCR_CLKCN_PSC_POS) </span></div><div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_n.html#ga35ea1fecd7cb38f0cea05641efa737c6">  283</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_CLKCN_PSC_DIV32                      ((uint32_t)0x5UL) </span></div><div class="line"><a name="l00284"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_n.html#ga8c93587c963cc34c59ade7f995e274e3">  284</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_CLKCN_PSC_DIV32                      (MXC_V_GCR_CLKCN_PSC_DIV32 &lt;&lt; MXC_F_GCR_CLKCN_PSC_POS) </span></div><div class="line"><a name="l00285"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_n.html#ga59cda7ce04fe576da6366b996df77315">  285</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_CLKCN_PSC_DIV64                      ((uint32_t)0x6UL) </span></div><div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_n.html#gad64e7e1d25cb9bcb6d4d8e11844f0447">  286</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_CLKCN_PSC_DIV64                      (MXC_V_GCR_CLKCN_PSC_DIV64 &lt;&lt; MXC_F_GCR_CLKCN_PSC_POS) </span></div><div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_n.html#ga91694bba7135735c3d77f5717dbef50c">  287</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_CLKCN_PSC_DIV128                     ((uint32_t)0x7UL) </span></div><div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_n.html#ga2440016d66f178b9bb4c47cee576adde">  288</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_CLKCN_PSC_DIV128                     (MXC_V_GCR_CLKCN_PSC_DIV128 &lt;&lt; MXC_F_GCR_CLKCN_PSC_POS) </span></div><div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_n.html#gaa79c92201b50040fe8a9dfe5da6330e0">  290</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_CLKCN_CLKSEL_POS                     9 </span></div><div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_n.html#ga5fa9de67d3823b8f8aa1f5193226fe4d">  291</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_CLKCN_CLKSEL                         ((uint32_t)(0x7UL &lt;&lt; MXC_F_GCR_CLKCN_CLKSEL_POS)) </span></div><div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_n.html#ga87764e401fb9d85f8e3040912e8ea70d">  292</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_CLKCN_CLKSEL_HIRC                    ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_n.html#gae238a47a17f7277805a169c2baa86e58">  293</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_CLKCN_CLKSEL_HIRC                    (MXC_V_GCR_CLKCN_CLKSEL_HIRC &lt;&lt; MXC_F_GCR_CLKCN_CLKSEL_POS) </span></div><div class="line"><a name="l00294"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_n.html#gadb69cec8ab9e0b1b0b25529afe875f8b">  294</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_CLKCN_CLKSEL_XTAL32M                 ((uint32_t)0x2UL) </span></div><div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_n.html#gaf2f7a9bf518800ff5879f355e3111f4f">  295</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_CLKCN_CLKSEL_XTAL32M                 (MXC_V_GCR_CLKCN_CLKSEL_XTAL32M &lt;&lt; MXC_F_GCR_CLKCN_CLKSEL_POS) </span></div><div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_n.html#ga2445dfcdee0dc2bd7fcbbea2ae4fb43c">  296</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_CLKCN_CLKSEL_LIRC8                   ((uint32_t)0x3UL) </span></div><div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_n.html#ga94f8a5cf81aeee60a99597e5d06adeae">  297</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_CLKCN_CLKSEL_LIRC8                   (MXC_V_GCR_CLKCN_CLKSEL_LIRC8 &lt;&lt; MXC_F_GCR_CLKCN_CLKSEL_POS) </span></div><div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_n.html#ga0d83db9ac4ff7e37307e89d529f4fb77">  298</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_CLKCN_CLKSEL_HIRC96                  ((uint32_t)0x4UL) </span></div><div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_n.html#gad397d4317238a27e1b24302c540e51f0">  299</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_CLKCN_CLKSEL_HIRC96                  (MXC_V_GCR_CLKCN_CLKSEL_HIRC96 &lt;&lt; MXC_F_GCR_CLKCN_CLKSEL_POS) </span></div><div class="line"><a name="l00300"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_n.html#gaccb8db130ed20e52e9d6ffdebca23140">  300</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_CLKCN_CLKSEL_HIRC8                   ((uint32_t)0x5UL) </span></div><div class="line"><a name="l00301"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_n.html#gaecc86975af440897e17c9d737159ef16">  301</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_CLKCN_CLKSEL_HIRC8                   (MXC_V_GCR_CLKCN_CLKSEL_HIRC8 &lt;&lt; MXC_F_GCR_CLKCN_CLKSEL_POS) </span></div><div class="line"><a name="l00302"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_n.html#ga2097270c07091caa971d474d9fd8c42d">  302</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_CLKCN_CLKSEL_XTAL32K                 ((uint32_t)0x6UL) </span></div><div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_n.html#gac9151798b76f68b40d155cdebe70dc98">  303</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_CLKCN_CLKSEL_XTAL32K                 (MXC_V_GCR_CLKCN_CLKSEL_XTAL32K &lt;&lt; MXC_F_GCR_CLKCN_CLKSEL_POS) </span></div><div class="line"><a name="l00305"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_n.html#gac3bdfbb77a654a5f0efaa7899f6dcc9a">  305</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_CLKCN_CKRDY_POS                      13 </span></div><div class="line"><a name="l00306"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_n.html#ga698687705c0e22ac6c5332efb9581ca1">  306</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_CLKCN_CKRDY                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_CLKCN_CKRDY_POS)) </span></div><div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_n.html#ga81e53988aaab4f7af094d3c5eadec90d">  308</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_CLKCN_CCD_POS                        15 </span></div><div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_n.html#gae646039ad7557220af5a9561e05ec6d2">  309</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_CLKCN_CCD                            ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_CLKCN_CCD_POS)) </span></div><div class="line"><a name="l00311"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_n.html#gab5ee6f35636922ad876c834345c809f5">  311</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_CLKCN_X32M_EN_POS                    16 </span></div><div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_n.html#ga18926392fdd9002c97797e28d688f0dc">  312</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_CLKCN_X32M_EN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_CLKCN_X32M_EN_POS)) </span></div><div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_n.html#ga286b1188282827fc167b90a9219779bd">  314</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_CLKCN_X32K_EN_POS                    17 </span></div><div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_n.html#gaec3bc0228ad34e5f9a42716d2d6d8942">  315</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_CLKCN_X32K_EN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_CLKCN_X32K_EN_POS)) </span></div><div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_n.html#gad6b786b72b633c8a06e74fe348f2da74">  317</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_CLKCN_HIRC_EN_POS                    18 </span></div><div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_n.html#ga756aee894c1688735e8cc9d984a55fa2">  318</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_CLKCN_HIRC_EN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_CLKCN_HIRC_EN_POS)) </span></div><div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_n.html#gaf258019ed26cf3d69868f2a35ab36cff">  320</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_CLKCN_HIRC96M_EN_POS                 19 </span></div><div class="line"><a name="l00321"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_n.html#ga29c07e83c2778794f70037892d44484a">  321</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_CLKCN_HIRC96M_EN                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_CLKCN_HIRC96M_EN_POS)) </span></div><div class="line"><a name="l00323"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_n.html#ga7709eac2d11a13599c118bb4262491ee">  323</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_CLKCN_HIRC8M_EN_POS                  20 </span></div><div class="line"><a name="l00324"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_n.html#ga7cbc660517a1f5120abe05cba1352a67">  324</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_CLKCN_HIRC8M_EN                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_CLKCN_HIRC8M_EN_POS)) </span></div><div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_n.html#ga9b1ff1af3dc0c6de54f982674c1fc723">  326</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_CLKCN_HIRC8M_VS_POS                  21 </span></div><div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_n.html#gaa96f61abc14b45e358b51da06aca192f">  327</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_CLKCN_HIRC8M_VS                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_CLKCN_HIRC8M_VS_POS)) </span></div><div class="line"><a name="l00329"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_n.html#gaed5b5b25b3b4622ff070a6a7454eb8cb">  329</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_CLKCN_X32M_RDY_POS                   24 </span></div><div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_n.html#gac331032a7ee18c9e9c41351fca910244">  330</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_CLKCN_X32M_RDY                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_CLKCN_X32M_RDY_POS)) </span></div><div class="line"><a name="l00332"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_n.html#gaf978e25ddaaefa905e42fce0151dede7">  332</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_CLKCN_X32K_RDY_POS                   25 </span></div><div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_n.html#gaf747af5e46332c02a0a1edbc1af4c17c">  333</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_CLKCN_X32K_RDY                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_CLKCN_X32K_RDY_POS)) </span></div><div class="line"><a name="l00335"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_n.html#ga1d98b6ae32c49c52b06412a91c7ee881">  335</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_CLKCN_HIRC_RDY_POS                   26 </span></div><div class="line"><a name="l00336"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_n.html#ga59616ac5795dbccef5844e53c92d1685">  336</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_CLKCN_HIRC_RDY                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_CLKCN_HIRC_RDY_POS)) </span></div><div class="line"><a name="l00338"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_n.html#gaa4ecf07b44837d717c144a83c566c747">  338</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_CLKCN_HIRC96M_RDY_POS                27 </span></div><div class="line"><a name="l00339"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_n.html#gaf2fa94323d53caff88340d46ce45bca4">  339</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_CLKCN_HIRC96M_RDY                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_CLKCN_HIRC96M_RDY_POS)) </span></div><div class="line"><a name="l00341"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_n.html#ga100560cf73dc22fd1e1065072ab868af">  341</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_CLKCN_HIRC8M_RDY_POS                 28 </span></div><div class="line"><a name="l00342"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_n.html#ga5ead5385081f9c09ced35df1f5f3392b">  342</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_CLKCN_HIRC8M_RDY                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_CLKCN_HIRC8M_RDY_POS)) </span></div><div class="line"><a name="l00352"></a><span class="lineno"><a class="line" href="group___g_c_r___p_m.html#ga1901a11f2db7a90ecb015d8a48b68d58">  352</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PM_MODE_POS                          0 </span></div><div class="line"><a name="l00353"></a><span class="lineno"><a class="line" href="group___g_c_r___p_m.html#ga8ac4ad4a72969a207f0ee48ae9b60cdd">  353</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PM_MODE                              ((uint32_t)(0x7UL &lt;&lt; MXC_F_GCR_PM_MODE_POS)) </span></div><div class="line"><a name="l00354"></a><span class="lineno"><a class="line" href="group___g_c_r___p_m.html#ga715cb4a9757575187f56aba8441cbdea">  354</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_PM_MODE_ACTIVE                       ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00355"></a><span class="lineno"><a class="line" href="group___g_c_r___p_m.html#ga7a84921faef304e5f54e029f7eae5c5f">  355</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_PM_MODE_ACTIVE                       (MXC_V_GCR_PM_MODE_ACTIVE &lt;&lt; MXC_F_GCR_PM_MODE_POS) </span></div><div class="line"><a name="l00356"></a><span class="lineno"><a class="line" href="group___g_c_r___p_m.html#gaa9bac1e12489a008248866ba2359cd01">  356</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_PM_MODE_DEEPSLEEP                    ((uint32_t)0x2UL) </span></div><div class="line"><a name="l00357"></a><span class="lineno"><a class="line" href="group___g_c_r___p_m.html#gadb40db58b427aef2173d8cd1aba7ab38">  357</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_PM_MODE_DEEPSLEEP                    (MXC_V_GCR_PM_MODE_DEEPSLEEP &lt;&lt; MXC_F_GCR_PM_MODE_POS) </span></div><div class="line"><a name="l00358"></a><span class="lineno"><a class="line" href="group___g_c_r___p_m.html#ga4914a91d202d09886ea963643febcacb">  358</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_PM_MODE_SHUTDOWN                     ((uint32_t)0x3UL) </span></div><div class="line"><a name="l00359"></a><span class="lineno"><a class="line" href="group___g_c_r___p_m.html#gaf0c69289634a795cff28b9ce7d9d8e93">  359</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_PM_MODE_SHUTDOWN                     (MXC_V_GCR_PM_MODE_SHUTDOWN &lt;&lt; MXC_F_GCR_PM_MODE_POS) </span></div><div class="line"><a name="l00360"></a><span class="lineno"><a class="line" href="group___g_c_r___p_m.html#gafff5eb5f29ffa4aa3f8c1c80bfa73f77">  360</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_PM_MODE_BACKUP                       ((uint32_t)0x4UL) </span></div><div class="line"><a name="l00361"></a><span class="lineno"><a class="line" href="group___g_c_r___p_m.html#gad27fc9b7d4545830f04a38146523b32d">  361</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_PM_MODE_BACKUP                       (MXC_V_GCR_PM_MODE_BACKUP &lt;&lt; MXC_F_GCR_PM_MODE_POS) </span></div><div class="line"><a name="l00363"></a><span class="lineno"><a class="line" href="group___g_c_r___p_m.html#gaa67f5a5ebadc7c834ad4cd631d6d8bc8">  363</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PM_GPIOWKEN_POS                      4 </span></div><div class="line"><a name="l00364"></a><span class="lineno"><a class="line" href="group___g_c_r___p_m.html#ga333ffd5cba1cc83e804f53657f770047">  364</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PM_GPIOWKEN                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PM_GPIOWKEN_POS)) </span></div><div class="line"><a name="l00366"></a><span class="lineno"><a class="line" href="group___g_c_r___p_m.html#gad1563336bc85ceea436e882a2790b838">  366</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PM_RTCWKEN_POS                       5 </span></div><div class="line"><a name="l00367"></a><span class="lineno"><a class="line" href="group___g_c_r___p_m.html#ga5cf7bb68bb59344760b78676be5500f2">  367</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PM_RTCWKEN                           ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PM_RTCWKEN_POS)) </span></div><div class="line"><a name="l00369"></a><span class="lineno"><a class="line" href="group___g_c_r___p_m.html#ga684a46172a9af9b41aa74ead75604676">  369</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PM_USBWKEN_POS                       6 </span></div><div class="line"><a name="l00370"></a><span class="lineno"><a class="line" href="group___g_c_r___p_m.html#gaff3fe9d6ec9affd184696d26af40afc8">  370</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PM_USBWKEN                           ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PM_USBWKEN_POS)) </span></div><div class="line"><a name="l00372"></a><span class="lineno"><a class="line" href="group___g_c_r___p_m.html#ga1f05de4713eb6702f39b278d4e2d6f52">  372</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PM_WUTWKEN_POS                       7 </span></div><div class="line"><a name="l00373"></a><span class="lineno"><a class="line" href="group___g_c_r___p_m.html#ga5a80bcdeffd8abc6bfeecdb2e1242ed0">  373</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PM_WUTWKEN                           ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PM_WUTWKEN_POS)) </span></div><div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="group___g_c_r___p_m.html#gabbcbb1d7f99a3cea1a719436137e66bf">  375</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PM_COMPWKEN_POS                      8 </span></div><div class="line"><a name="l00376"></a><span class="lineno"><a class="line" href="group___g_c_r___p_m.html#ga47efa0c5df3bda71997249a756ee2d70">  376</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PM_COMPWKEN                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PM_COMPWKEN_POS)) </span></div><div class="line"><a name="l00378"></a><span class="lineno"><a class="line" href="group___g_c_r___p_m.html#gacc5f796ef4656a929c9f12a9a5b6738e">  378</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PM_HIRCPD_POS                        15 </span></div><div class="line"><a name="l00379"></a><span class="lineno"><a class="line" href="group___g_c_r___p_m.html#gab93ed70c009862ac35632009810706d0">  379</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PM_HIRCPD                            ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PM_HIRCPD_POS)) </span></div><div class="line"><a name="l00381"></a><span class="lineno"><a class="line" href="group___g_c_r___p_m.html#ga688f25719d44e722a7e59213ca06ae10">  381</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PM_HIRC96MPD_POS                     16 </span></div><div class="line"><a name="l00382"></a><span class="lineno"><a class="line" href="group___g_c_r___p_m.html#ga73f778bf9f02ab175ead06196c031691">  382</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PM_HIRC96MPD                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PM_HIRC96MPD_POS)) </span></div><div class="line"><a name="l00384"></a><span class="lineno"><a class="line" href="group___g_c_r___p_m.html#ga8ee83e6763ff2e4b564dcc7b85d41b09">  384</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PM_HIRC8MPD_POS                      17 </span></div><div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="group___g_c_r___p_m.html#gae842e6aeb0c4e86a919560a19cd4ffc4">  385</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PM_HIRC8MPD                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PM_HIRC8MPD_POS)) </span></div><div class="line"><a name="l00387"></a><span class="lineno"><a class="line" href="group___g_c_r___p_m.html#ga05c7aa730f5a1b9ec4f09f8e645c7d84">  387</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PM_XTALPB_POS                        20 </span></div><div class="line"><a name="l00388"></a><span class="lineno"><a class="line" href="group___g_c_r___p_m.html#gafae2cca3a4885c5a7e8b9aece00576d1">  388</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PM_XTALPB                            ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PM_XTALPB_POS)) </span></div><div class="line"><a name="l00398"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_k_d_i_v.html#ga1dda82f9ec6f01811bbee8ea8dfb62df">  398</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCKDIV_SDHCFRQ_POS                   7 </span></div><div class="line"><a name="l00399"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_k_d_i_v.html#ga94476f8acdcdd1fd62666d95d9846635">  399</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCKDIV_SDHCFRQ                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PCKDIV_SDHCFRQ_POS)) </span></div><div class="line"><a name="l00401"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_k_d_i_v.html#gaec36b574973df75cb10a8300eac9fa54">  401</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCKDIV_ADCFRQ_POS                    10 </span></div><div class="line"><a name="l00402"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_k_d_i_v.html#ga4cf7b9809f0b36b6bea37d451fd4ce32">  402</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCKDIV_ADCFRQ                        ((uint32_t)(0xFUL &lt;&lt; MXC_F_GCR_PCKDIV_ADCFRQ_POS)) </span></div><div class="line"><a name="l00404"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_k_d_i_v.html#ga2866f9c1c5f742c9341a05bd1023fe0a">  404</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCKDIV_AONCD_POS                     14 </span></div><div class="line"><a name="l00405"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_k_d_i_v.html#gaa9e39320a0a4eb1160f9aa3e3ee29a41">  405</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCKDIV_AONCD                         ((uint32_t)(0x3UL &lt;&lt; MXC_F_GCR_PCKDIV_AONCD_POS)) </span></div><div class="line"><a name="l00406"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_k_d_i_v.html#gad86f75452a2bcfa9ef5047b618b89803">  406</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_PCKDIV_AONCD_DIV_4                   ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00407"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_k_d_i_v.html#ga0ad1d3062680d3fdbe01b678040c8fe9">  407</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_PCKDIV_AONCD_DIV_4                   (MXC_V_GCR_PCKDIV_AONCD_DIV_4 &lt;&lt; MXC_F_GCR_PCKDIV_AONCD_POS) </span></div><div class="line"><a name="l00408"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_k_d_i_v.html#ga5af23def8d0213a7bb6970836e31d490">  408</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_PCKDIV_AONCD_DIV_8                   ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00409"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_k_d_i_v.html#ga0b10a3da0592199155cb7b62a39845bc">  409</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_PCKDIV_AONCD_DIV_8                   (MXC_V_GCR_PCKDIV_AONCD_DIV_8 &lt;&lt; MXC_F_GCR_PCKDIV_AONCD_POS) </span></div><div class="line"><a name="l00410"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_k_d_i_v.html#gad091ead3a26a3af965812dbe5ff88498">  410</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_PCKDIV_AONCD_DIV_16                  ((uint32_t)0x2UL) </span></div><div class="line"><a name="l00411"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_k_d_i_v.html#ga25542626c32b3c0708f5b731157a9e59">  411</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_PCKDIV_AONCD_DIV_16                  (MXC_V_GCR_PCKDIV_AONCD_DIV_16 &lt;&lt; MXC_F_GCR_PCKDIV_AONCD_POS) </span></div><div class="line"><a name="l00412"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_k_d_i_v.html#ga63956e262af6d9bdee36ab936eb4f070">  412</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_PCKDIV_AONCD_DIV_32                  ((uint32_t)0x3UL) </span></div><div class="line"><a name="l00413"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_k_d_i_v.html#ga6bd2ae0825e617303f9945a857d79d90">  413</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_PCKDIV_AONCD_DIV_32                  (MXC_V_GCR_PCKDIV_AONCD_DIV_32 &lt;&lt; MXC_F_GCR_PCKDIV_AONCD_POS) </span></div><div class="line"><a name="l00423"></a><span class="lineno"><a class="line" href="group___g_c_r___p_e_r_c_k_c_n0.html#ga8c46cd8e04af271c6c9bb58cdbcdc6c9">  423</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PERCKCN0_GPIO0D_POS                  0 </span></div><div class="line"><a name="l00424"></a><span class="lineno"><a class="line" href="group___g_c_r___p_e_r_c_k_c_n0.html#ga84678c4ff51d5a9fd25c0b4cb1fe6c26">  424</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PERCKCN0_GPIO0D                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PERCKCN0_GPIO0D_POS)) </span></div><div class="line"><a name="l00426"></a><span class="lineno"><a class="line" href="group___g_c_r___p_e_r_c_k_c_n0.html#ga4c0ab54bc604d412d64f9149e72b83df">  426</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PERCKCN0_GPIO1D_POS                  1 </span></div><div class="line"><a name="l00427"></a><span class="lineno"><a class="line" href="group___g_c_r___p_e_r_c_k_c_n0.html#ga6095412567a75f29fbd9251ad6fc50a6">  427</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PERCKCN0_GPIO1D                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PERCKCN0_GPIO1D_POS)) </span></div><div class="line"><a name="l00429"></a><span class="lineno"><a class="line" href="group___g_c_r___p_e_r_c_k_c_n0.html#ga5915a505a0238711bf20dfb7edf3d613">  429</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PERCKCN0_USBD_POS                    3 </span></div><div class="line"><a name="l00430"></a><span class="lineno"><a class="line" href="group___g_c_r___p_e_r_c_k_c_n0.html#ga40d599f7a07bb5d17aa9eb4402a81a63">  430</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PERCKCN0_USBD                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PERCKCN0_USBD_POS)) </span></div><div class="line"><a name="l00432"></a><span class="lineno"><a class="line" href="group___g_c_r___p_e_r_c_k_c_n0.html#ga8bc7f0993737743d9e2310fd8ebf4740">  432</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PERCKCN0_DMAD_POS                    5 </span></div><div class="line"><a name="l00433"></a><span class="lineno"><a class="line" href="group___g_c_r___p_e_r_c_k_c_n0.html#gae5eae387d3e4004b121f0f31a6ce24d3">  433</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PERCKCN0_DMAD                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PERCKCN0_DMAD_POS)) </span></div><div class="line"><a name="l00435"></a><span class="lineno"><a class="line" href="group___g_c_r___p_e_r_c_k_c_n0.html#ga66d4b5e02e0ddbd04d68560c138d6af6">  435</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PERCKCN0_SPI1D_POS                   6 </span></div><div class="line"><a name="l00436"></a><span class="lineno"><a class="line" href="group___g_c_r___p_e_r_c_k_c_n0.html#ga009a6a51db191457f63ffdce904fce16">  436</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PERCKCN0_SPI1D                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PERCKCN0_SPI1D_POS)) </span></div><div class="line"><a name="l00438"></a><span class="lineno"><a class="line" href="group___g_c_r___p_e_r_c_k_c_n0.html#ga24f9c1a94e24f22602b619dd90ad7990">  438</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PERCKCN0_SPI2D_POS                   7 </span></div><div class="line"><a name="l00439"></a><span class="lineno"><a class="line" href="group___g_c_r___p_e_r_c_k_c_n0.html#ga61c427ce34fcb6c31ee1505450ece953">  439</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PERCKCN0_SPI2D                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PERCKCN0_SPI2D_POS)) </span></div><div class="line"><a name="l00441"></a><span class="lineno"><a class="line" href="group___g_c_r___p_e_r_c_k_c_n0.html#ga13399d6e80ed9ce23d0f787fca9d49c3">  441</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PERCKCN0_UART0D_POS                  9 </span></div><div class="line"><a name="l00442"></a><span class="lineno"><a class="line" href="group___g_c_r___p_e_r_c_k_c_n0.html#gaee2fd4024a8acfa25fd809df68075f69">  442</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PERCKCN0_UART0D                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PERCKCN0_UART0D_POS)) </span></div><div class="line"><a name="l00444"></a><span class="lineno"><a class="line" href="group___g_c_r___p_e_r_c_k_c_n0.html#ga513450219413a4925978fec6c687a41f">  444</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PERCKCN0_UART1D_POS                  10 </span></div><div class="line"><a name="l00445"></a><span class="lineno"><a class="line" href="group___g_c_r___p_e_r_c_k_c_n0.html#ga3aa4d4a976399b390e0c6071cb9e31c3">  445</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PERCKCN0_UART1D                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PERCKCN0_UART1D_POS)) </span></div><div class="line"><a name="l00447"></a><span class="lineno"><a class="line" href="group___g_c_r___p_e_r_c_k_c_n0.html#gac5e58e3e1e1a79136f1e5bce5eb0d3c7">  447</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PERCKCN0_I2C0D_POS                   13 </span></div><div class="line"><a name="l00448"></a><span class="lineno"><a class="line" href="group___g_c_r___p_e_r_c_k_c_n0.html#gadfd6a8491bcf32125d3db2df6574c33c">  448</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PERCKCN0_I2C0D                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PERCKCN0_I2C0D_POS)) </span></div><div class="line"><a name="l00450"></a><span class="lineno"><a class="line" href="group___g_c_r___p_e_r_c_k_c_n0.html#ga98667b2c90c7bccf37f11d956003bdde">  450</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PERCKCN0_CRYPTOD_POS                 14 </span></div><div class="line"><a name="l00451"></a><span class="lineno"><a class="line" href="group___g_c_r___p_e_r_c_k_c_n0.html#ga136ca3051018a3045bdf8b2316a9f492">  451</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PERCKCN0_CRYPTOD                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PERCKCN0_CRYPTOD_POS)) </span></div><div class="line"><a name="l00453"></a><span class="lineno"><a class="line" href="group___g_c_r___p_e_r_c_k_c_n0.html#ga5ea6915a8d6bfdd4b6a3d7a45296c999">  453</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PERCKCN0_TIMER0D_POS                 15 </span></div><div class="line"><a name="l00454"></a><span class="lineno"><a class="line" href="group___g_c_r___p_e_r_c_k_c_n0.html#ga1ff6473217faa0de7822c7044420939e">  454</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PERCKCN0_TIMER0D                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PERCKCN0_TIMER0D_POS)) </span></div><div class="line"><a name="l00456"></a><span class="lineno"><a class="line" href="group___g_c_r___p_e_r_c_k_c_n0.html#ga8a56ae31d2dfdd3db8ab304f855ebe63">  456</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PERCKCN0_TIMER1D_POS                 16 </span></div><div class="line"><a name="l00457"></a><span class="lineno"><a class="line" href="group___g_c_r___p_e_r_c_k_c_n0.html#gad3f0c0ad42ef852acc0b6829c0728f85">  457</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PERCKCN0_TIMER1D                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PERCKCN0_TIMER1D_POS)) </span></div><div class="line"><a name="l00459"></a><span class="lineno"><a class="line" href="group___g_c_r___p_e_r_c_k_c_n0.html#ga1f2d77629f1a789f7fb1014283e8c282">  459</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PERCKCN0_TIMER2D_POS                 17 </span></div><div class="line"><a name="l00460"></a><span class="lineno"><a class="line" href="group___g_c_r___p_e_r_c_k_c_n0.html#gac14cf9a0f7c0ddaae7f948d844c69bde">  460</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PERCKCN0_TIMER2D                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PERCKCN0_TIMER2D_POS)) </span></div><div class="line"><a name="l00462"></a><span class="lineno"><a class="line" href="group___g_c_r___p_e_r_c_k_c_n0.html#ga90b31f3946550d1d0eb306c0c62897f9">  462</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PERCKCN0_TIMER3D_POS                 18 </span></div><div class="line"><a name="l00463"></a><span class="lineno"><a class="line" href="group___g_c_r___p_e_r_c_k_c_n0.html#ga05671e5b7f7603cfd6c38a4bfdb22ebe">  463</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PERCKCN0_TIMER3D                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PERCKCN0_TIMER3D_POS)) </span></div><div class="line"><a name="l00465"></a><span class="lineno"><a class="line" href="group___g_c_r___p_e_r_c_k_c_n0.html#ga42d95ad8f9e331d3d1c80c2ce760a99e">  465</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PERCKCN0_TIMER4D_POS                 19 </span></div><div class="line"><a name="l00466"></a><span class="lineno"><a class="line" href="group___g_c_r___p_e_r_c_k_c_n0.html#ga1f4756fbe0438132907c2603583f72cd">  466</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PERCKCN0_TIMER4D                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PERCKCN0_TIMER4D_POS)) </span></div><div class="line"><a name="l00468"></a><span class="lineno"><a class="line" href="group___g_c_r___p_e_r_c_k_c_n0.html#ga84e085e32538d8dad352faa34041cb8d">  468</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PERCKCN0_TIMER5D_POS                 20 </span></div><div class="line"><a name="l00469"></a><span class="lineno"><a class="line" href="group___g_c_r___p_e_r_c_k_c_n0.html#ga0dffccf4115441290e0ad832ee54d6b1">  469</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PERCKCN0_TIMER5D                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PERCKCN0_TIMER5D_POS)) </span></div><div class="line"><a name="l00471"></a><span class="lineno"><a class="line" href="group___g_c_r___p_e_r_c_k_c_n0.html#ga301e8a99c0a86cb97d57bc403cba1752">  471</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PERCKCN0_ADCD_POS                    23 </span></div><div class="line"><a name="l00472"></a><span class="lineno"><a class="line" href="group___g_c_r___p_e_r_c_k_c_n0.html#gae2c319c87483f8dc89b934fce32625b0">  472</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PERCKCN0_ADCD                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PERCKCN0_ADCD_POS)) </span></div><div class="line"><a name="l00474"></a><span class="lineno"><a class="line" href="group___g_c_r___p_e_r_c_k_c_n0.html#ga1df59c15fe8f49097d36b5409ca52af9">  474</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PERCKCN0_I2C1D_POS                   28 </span></div><div class="line"><a name="l00475"></a><span class="lineno"><a class="line" href="group___g_c_r___p_e_r_c_k_c_n0.html#ga0a6f4742005a63026e0f047fab3d7d77">  475</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PERCKCN0_I2C1D                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PERCKCN0_I2C1D_POS)) </span></div><div class="line"><a name="l00477"></a><span class="lineno"><a class="line" href="group___g_c_r___p_e_r_c_k_c_n0.html#ga37c96ff6becd6bafee077b78d85f90a8">  477</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PERCKCN0_PTD_POS                     29 </span></div><div class="line"><a name="l00478"></a><span class="lineno"><a class="line" href="group___g_c_r___p_e_r_c_k_c_n0.html#ga4447797a3f9a771118e76c1364f526bf">  478</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PERCKCN0_PTD                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PERCKCN0_PTD_POS)) </span></div><div class="line"><a name="l00480"></a><span class="lineno"><a class="line" href="group___g_c_r___p_e_r_c_k_c_n0.html#ga2a030663c920241b997a245a59cbb4e2">  480</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PERCKCN0_SPIXIPD_POS                 30 </span></div><div class="line"><a name="l00481"></a><span class="lineno"><a class="line" href="group___g_c_r___p_e_r_c_k_c_n0.html#gaf5d0ac24a35d88b64aac8da3a7af7ece">  481</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PERCKCN0_SPIXIPD                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PERCKCN0_SPIXIPD_POS)) </span></div><div class="line"><a name="l00483"></a><span class="lineno"><a class="line" href="group___g_c_r___p_e_r_c_k_c_n0.html#gaeff81733b4a675013542ef38e0e593be">  483</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PERCKCN0_SPIMD_POS                   31 </span></div><div class="line"><a name="l00484"></a><span class="lineno"><a class="line" href="group___g_c_r___p_e_r_c_k_c_n0.html#gaa23b9803d92ff85eba2c61d9fbb65b39">  484</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PERCKCN0_SPIMD                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PERCKCN0_SPIMD_POS)) </span></div><div class="line"><a name="l00494"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m_c_k_c_n.html#gaab1702d2ac8e6570497056ab9125762f">  494</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_MEMCKCN_FWS_POS                      0 </span></div><div class="line"><a name="l00495"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m_c_k_c_n.html#ga969d2241d6daaa896fe985707de2cc96">  495</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_MEMCKCN_FWS                          ((uint32_t)(0x7UL &lt;&lt; MXC_F_GCR_MEMCKCN_FWS_POS)) </span></div><div class="line"><a name="l00497"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m_c_k_c_n.html#ga43c1159945100d912dfccdf1aa4a76ec">  497</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_MEMCKCN_SYSRAM0LS_POS                16 </span></div><div class="line"><a name="l00498"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m_c_k_c_n.html#ga850a845e79a317e70e0618d157f42d08">  498</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_MEMCKCN_SYSRAM0LS                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_MEMCKCN_SYSRAM0LS_POS)) </span></div><div class="line"><a name="l00500"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m_c_k_c_n.html#gada0f5ef39684c26a83c104cce2072ae4">  500</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_MEMCKCN_SYSRAM1LS_POS                17 </span></div><div class="line"><a name="l00501"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m_c_k_c_n.html#gababede59d8143a547d0fd7edb4d29088">  501</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_MEMCKCN_SYSRAM1LS                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_MEMCKCN_SYSRAM1LS_POS)) </span></div><div class="line"><a name="l00503"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m_c_k_c_n.html#gade7608602f1f4b40d864f71cc10bdacc">  503</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_MEMCKCN_SYSRAM2LS_POS                18 </span></div><div class="line"><a name="l00504"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m_c_k_c_n.html#gafd255c86aec85ffaeaac4238dddd98a8">  504</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_MEMCKCN_SYSRAM2LS                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_MEMCKCN_SYSRAM2LS_POS)) </span></div><div class="line"><a name="l00506"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m_c_k_c_n.html#ga19d4384b238f8b9402f62fe10781a204">  506</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_MEMCKCN_SYSRAM3LS_POS                19 </span></div><div class="line"><a name="l00507"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m_c_k_c_n.html#ga602f7803b8279f6b309d6be1a47351f2">  507</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_MEMCKCN_SYSRAM3LS                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_MEMCKCN_SYSRAM3LS_POS)) </span></div><div class="line"><a name="l00509"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m_c_k_c_n.html#ga51320e618b7ffbc5bff6b5eeb6a971b7">  509</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_MEMCKCN_SYSRAM4LS_POS                20 </span></div><div class="line"><a name="l00510"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m_c_k_c_n.html#gaff5e5ac1ade4432d75c6829ef6d9886b">  510</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_MEMCKCN_SYSRAM4LS                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_MEMCKCN_SYSRAM4LS_POS)) </span></div><div class="line"><a name="l00512"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m_c_k_c_n.html#gacc2895e54f5bfe9d5f879e846f3b4956">  512</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_MEMCKCN_SYSRAM5LS_POS                21 </span></div><div class="line"><a name="l00513"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m_c_k_c_n.html#ga463dd0ccc35c4a5f74dd054ce5e35abf">  513</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_MEMCKCN_SYSRAM5LS                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_MEMCKCN_SYSRAM5LS_POS)) </span></div><div class="line"><a name="l00515"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m_c_k_c_n.html#ga868aefff5e46c8cd27689a33d589f070">  515</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_MEMCKCN_SYSRAM6LS_POS                22 </span></div><div class="line"><a name="l00516"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m_c_k_c_n.html#gabeb1be2b6679667caebd80f65f99aaa5">  516</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_MEMCKCN_SYSRAM6LS                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_MEMCKCN_SYSRAM6LS_POS)) </span></div><div class="line"><a name="l00518"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m_c_k_c_n.html#ga128fc1d7f2bc20cb5589594f3e3f60f8">  518</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_MEMCKCN_ICACHELS_POS                 24 </span></div><div class="line"><a name="l00519"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m_c_k_c_n.html#gae46a406ab58c0c65008c9cf311bc60e5">  519</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_MEMCKCN_ICACHELS                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_MEMCKCN_ICACHELS_POS)) </span></div><div class="line"><a name="l00521"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m_c_k_c_n.html#gac3e65ced412a35c1ff90e278001ec603">  521</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_MEMCKCN_ICACHEXIPLS_POS              25 </span></div><div class="line"><a name="l00522"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m_c_k_c_n.html#gab74d2185cc13faf8eb9288a215207a11">  522</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_MEMCKCN_ICACHEXIPLS                  ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_MEMCKCN_ICACHEXIPLS_POS)) </span></div><div class="line"><a name="l00524"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m_c_k_c_n.html#ga936156bfea8d3bd413833629ec5a27f9">  524</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_MEMCKCN_SCACHELS_POS                 26 </span></div><div class="line"><a name="l00525"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m_c_k_c_n.html#ga6f7feea73ffb4e89a9ad35ea01c9b423">  525</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_MEMCKCN_SCACHELS                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_MEMCKCN_SCACHELS_POS)) </span></div><div class="line"><a name="l00527"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m_c_k_c_n.html#ga13340b704c832656819f80f03b5032ea">  527</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_MEMCKCN_CRYPTOLS_POS                 27 </span></div><div class="line"><a name="l00528"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m_c_k_c_n.html#ga43e6902dd11a7398260914fbdeec2b60">  528</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_MEMCKCN_CRYPTOLS                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_MEMCKCN_CRYPTOLS_POS)) </span></div><div class="line"><a name="l00530"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m_c_k_c_n.html#gafa44ff0f20aa89950ec09be9be039cba">  530</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_MEMCKCN_USBLS_POS                    28 </span></div><div class="line"><a name="l00531"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m_c_k_c_n.html#ga8401578fc1a6c3c5335e04df89a880d3">  531</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_MEMCKCN_USBLS                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_MEMCKCN_USBLS_POS)) </span></div><div class="line"><a name="l00533"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m_c_k_c_n.html#gab593be842cdf3d50aa14f4bc99a7af4e">  533</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_MEMCKCN_ROM0LS_POS                   29 </span></div><div class="line"><a name="l00534"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m_c_k_c_n.html#ga10c9a2de5a5a1ef674fd26c348c00e9a">  534</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_MEMCKCN_ROM0LS                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_MEMCKCN_ROM0LS_POS)) </span></div><div class="line"><a name="l00536"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m_c_k_c_n.html#ga95e49e32fb81b51b063c788ed40eba54">  536</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_MEMCKCN_ROM1LS_POS                   30 </span></div><div class="line"><a name="l00537"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m_c_k_c_n.html#ga0cbde10c31de75362565c529f228fa75">  537</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_MEMCKCN_ROM1LS                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_MEMCKCN_ROM1LS_POS)) </span></div><div class="line"><a name="l00539"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m_c_k_c_n.html#ga7aa38661d90cc6a5d1919ab81373f0f7">  539</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_MEMCKCN_ICACHE1LS_POS                31 </span></div><div class="line"><a name="l00540"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m_c_k_c_n.html#gae4fff7e0c519000a5dc8b6a9c01289d3">  540</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_MEMCKCN_ICACHE1LS                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_MEMCKCN_ICACHE1LS_POS)) </span></div><div class="line"><a name="l00550"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m_z_c_n.html#ga6119ea1330e39766517c9c4761082f9c">  550</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_MEMZCN_SRAM0Z_POS                    0 </span></div><div class="line"><a name="l00551"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m_z_c_n.html#gaf021d35550d6195d61427fbc74f0a063">  551</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_MEMZCN_SRAM0Z                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_MEMZCN_SRAM0Z_POS)) </span></div><div class="line"><a name="l00553"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m_z_c_n.html#ga677ac12e424030159ec0ebff6f1123e9">  553</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_MEMZCN_SRAM1Z_POS                    1 </span></div><div class="line"><a name="l00554"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m_z_c_n.html#ga17965adec226ba5559eaabd0d6902874">  554</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_MEMZCN_SRAM1Z                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_MEMZCN_SRAM1Z_POS)) </span></div><div class="line"><a name="l00556"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m_z_c_n.html#ga13d777c60132e4f66142f9b57abdcfcc">  556</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_MEMZCN_SRAM2_POS                     2 </span></div><div class="line"><a name="l00557"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m_z_c_n.html#ga51e23ae07816bb3656dd8583eb425a2d">  557</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_MEMZCN_SRAM2                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_MEMZCN_SRAM2_POS)) </span></div><div class="line"><a name="l00559"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m_z_c_n.html#ga2bb21e3d82fb196044dada2bcc2ce12c">  559</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_MEMZCN_SRAM3Z_POS                    3 </span></div><div class="line"><a name="l00560"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m_z_c_n.html#ga0746cdad8e23d29ba7c30e19b2f10cd3">  560</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_MEMZCN_SRAM3Z                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_MEMZCN_SRAM3Z_POS)) </span></div><div class="line"><a name="l00562"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m_z_c_n.html#ga6604bd412add6f334a1929e6f955c5f7">  562</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_MEMZCN_SRAM4Z_POS                    4 </span></div><div class="line"><a name="l00563"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m_z_c_n.html#gabcc64d3d0aa016af7936a9af22520ace">  563</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_MEMZCN_SRAM4Z                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_MEMZCN_SRAM4Z_POS)) </span></div><div class="line"><a name="l00565"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m_z_c_n.html#gab5e40450ebb8cc6a133509932c124dde">  565</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_MEMZCN_SRAM5Z_POS                    5 </span></div><div class="line"><a name="l00566"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m_z_c_n.html#ga5cbaf476ee630e53b3506ee4fd2d874b">  566</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_MEMZCN_SRAM5Z                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_MEMZCN_SRAM5Z_POS)) </span></div><div class="line"><a name="l00568"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m_z_c_n.html#gacd627fe6d103caebc803ab91aa32adde">  568</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_MEMZCN_SRAM6Z_POS                    6 </span></div><div class="line"><a name="l00569"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m_z_c_n.html#ga093a79f3d4d1acba4c76d8b370d35026">  569</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_MEMZCN_SRAM6Z                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_MEMZCN_SRAM6Z_POS)) </span></div><div class="line"><a name="l00571"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m_z_c_n.html#ga7b84d912477a8e928d8f1929eb8f24de">  571</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_MEMZCN_ICACHEZ_POS                   8 </span></div><div class="line"><a name="l00572"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m_z_c_n.html#ga9dfc709be643bde4f88323bb0c7792fd">  572</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_MEMZCN_ICACHEZ                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_MEMZCN_ICACHEZ_POS)) </span></div><div class="line"><a name="l00574"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m_z_c_n.html#ga0bba8129e5aef0460763340eb09c69c8">  574</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_MEMZCN_ICACHEXIPZ_POS                9 </span></div><div class="line"><a name="l00575"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m_z_c_n.html#ga85b062ae2c114eeaff24dc051982d0ce">  575</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_MEMZCN_ICACHEXIPZ                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_MEMZCN_ICACHEXIPZ_POS)) </span></div><div class="line"><a name="l00577"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m_z_c_n.html#ga0d876ee5ac592ccdbdb2951fbdf34d38">  577</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_MEMZCN_SCACHEDATAZ_POS               10 </span></div><div class="line"><a name="l00578"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m_z_c_n.html#gadf81446f9b3f83e63ef004a58d063125">  578</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_MEMZCN_SCACHEDATAZ                   ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_MEMZCN_SCACHEDATAZ_POS)) </span></div><div class="line"><a name="l00580"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m_z_c_n.html#gab04b833165e722664b230731348d8fe1">  580</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_MEMZCN_SCACHETAGZ_POS                11 </span></div><div class="line"><a name="l00581"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m_z_c_n.html#gabe7e5d139926dd027699ab14fdc7c77b">  581</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_MEMZCN_SCACHETAGZ                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_MEMZCN_SCACHETAGZ_POS)) </span></div><div class="line"><a name="l00583"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m_z_c_n.html#gaaa947dfbd7dd8b71d8ee8d5f6f4be399">  583</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_MEMZCN_CRYPTOZ_POS                   12 </span></div><div class="line"><a name="l00584"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m_z_c_n.html#ga423b3b73af6827855008c58c93a68b9f">  584</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_MEMZCN_CRYPTOZ                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_MEMZCN_CRYPTOZ_POS)) </span></div><div class="line"><a name="l00586"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m_z_c_n.html#ga8bb6ac69235538bb7f5228cfb9fb1865">  586</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_MEMZCN_USBFIFOZ_POS                  13 </span></div><div class="line"><a name="l00587"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m_z_c_n.html#gaf6ceedcae4b4ea9d2a1dd214f8710d2b">  587</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_MEMZCN_USBFIFOZ                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_MEMZCN_USBFIFOZ_POS)) </span></div><div class="line"><a name="l00589"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m_z_c_n.html#ga1c35cba110104734634b70c8b518a9d3">  589</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_MEMZCN_ICACHE1Z_POS                  14 </span></div><div class="line"><a name="l00590"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m_z_c_n.html#gaa82a9e011700d0112183637b6da25125">  590</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_MEMZCN_ICACHE1Z                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_MEMZCN_ICACHE1Z_POS)) </span></div><div class="line"><a name="l00600"></a><span class="lineno"><a class="line" href="group___g_c_r___s_y_s_s_t.html#gad6fc95665fbac7751b752d342ea806f8">  600</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_SYSST_ICELOCK_POS                    0 </span></div><div class="line"><a name="l00601"></a><span class="lineno"><a class="line" href="group___g_c_r___s_y_s_s_t.html#ga2d81de58949eda396b2afadd314d3abf">  601</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_SYSST_ICELOCK                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_SYSST_ICELOCK_POS)) </span></div><div class="line"><a name="l00603"></a><span class="lineno"><a class="line" href="group___g_c_r___s_y_s_s_t.html#ga8b17844355e464b509f142f26d0dbad9">  603</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_SYSST_CODEINTERR_POS                 1 </span></div><div class="line"><a name="l00604"></a><span class="lineno"><a class="line" href="group___g_c_r___s_y_s_s_t.html#ga05eb1f1c277ccc36363bc8de2cfbaa56">  604</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_SYSST_CODEINTERR                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_SYSST_CODEINTERR_POS)) </span></div><div class="line"><a name="l00606"></a><span class="lineno"><a class="line" href="group___g_c_r___s_y_s_s_t.html#ga8d218929203684e567efa976c5bdf121">  606</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_SYSST_SCMEMF_POS                     5 </span></div><div class="line"><a name="l00607"></a><span class="lineno"><a class="line" href="group___g_c_r___s_y_s_s_t.html#ga03bb6aa7b53da02fd1b38320a448b082">  607</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_SYSST_SCMEMF                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_SYSST_SCMEMF_POS)) </span></div><div class="line"><a name="l00617"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t_r1.html#gaac0f337c555eb1d0771ce77aedf6a4fa">  617</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RSTR1_I2C1_POS                       0 </span></div><div class="line"><a name="l00618"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t_r1.html#gadc8967dab92571c72beef595d5e04e64">  618</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RSTR1_I2C1                           ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RSTR1_I2C1_POS)) </span></div><div class="line"><a name="l00620"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t_r1.html#ga08bf4302bbde12020c74c4efe6393b78">  620</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RSTR1_PT_POS                         1 </span></div><div class="line"><a name="l00621"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t_r1.html#gaffd7ee84243d6f6ad78a8c000c4bdea1">  621</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RSTR1_PT                             ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RSTR1_PT_POS)) </span></div><div class="line"><a name="l00623"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t_r1.html#ga980babec395985e7c88c4821865b0bcc">  623</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RSTR1_SPIXIP_POS                     3 </span></div><div class="line"><a name="l00624"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t_r1.html#ga26332d990b195ae0a3a80460cfad33ef">  624</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RSTR1_SPIXIP                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RSTR1_SPIXIP_POS)) </span></div><div class="line"><a name="l00626"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t_r1.html#ga89e7ff174a64c6b6862a9c2ebae27514">  626</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RSTR1_XSPIM_POS                      4 </span></div><div class="line"><a name="l00627"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t_r1.html#ga79c55fdf9543a31fd7ee11d6a2dac615">  627</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RSTR1_XSPIM                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RSTR1_XSPIM_POS)) </span></div><div class="line"><a name="l00629"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t_r1.html#ga236f2ce3b5d98fdaf5de7ae4e85f0826">  629</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RSTR1_SDHC_POS                       6 </span></div><div class="line"><a name="l00630"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t_r1.html#ga83fe39099c2aace5343359612c46ed2c">  630</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RSTR1_SDHC                           ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RSTR1_SDHC_POS)) </span></div><div class="line"><a name="l00632"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t_r1.html#gac9ad133f9cee27e4589fc480737decca">  632</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RSTR1_OWIRE_POS                      7 </span></div><div class="line"><a name="l00633"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t_r1.html#gaea32c5a417e92af363b48010100cb6d6">  633</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RSTR1_OWIRE                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RSTR1_OWIRE_POS)) </span></div><div class="line"><a name="l00635"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t_r1.html#gabc217b69fef9ee3126121bb75c8ca407">  635</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RSTR1_WDT1_POS                       8 </span></div><div class="line"><a name="l00636"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t_r1.html#ga232343be36c42fa3ba3c09745232f705">  636</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RSTR1_WDT1                           ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RSTR1_WDT1_POS)) </span></div><div class="line"><a name="l00638"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t_r1.html#ga4b9c3d22e16594ce2f5dc2e01c45f967">  638</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RSTR1_SPI0_POS                       9 </span></div><div class="line"><a name="l00639"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t_r1.html#ga452592ff90758c59e2657ee34c30d9f4">  639</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RSTR1_SPI0                           ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RSTR1_SPI0_POS)) </span></div><div class="line"><a name="l00641"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t_r1.html#ga6e4ffb1737ac2515642f01fa96090af4">  641</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RSTR1_SPIXMEM_POS                    15 </span></div><div class="line"><a name="l00642"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t_r1.html#ga301a892e784cf5ca865b96b651144730">  642</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RSTR1_SPIXMEM                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RSTR1_SPIXMEM_POS)) </span></div><div class="line"><a name="l00644"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t_r1.html#ga2fec66e209319c3a856ff8213930b852">  644</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RSTR1_SMPHR_POS                      16 </span></div><div class="line"><a name="l00645"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t_r1.html#ga1d8687bd88dc7b86d4555f2d4c5e5414">  645</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RSTR1_SMPHR                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RSTR1_SMPHR_POS)) </span></div><div class="line"><a name="l00647"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t_r1.html#ga7b007bbfe67bb198cbe0412f0ed05dbf">  647</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RSTR1_WDT2_POS                       17 </span></div><div class="line"><a name="l00648"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t_r1.html#ga8c1f1a16c347609714779ba92ef35bb7">  648</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RSTR1_WDT2                           ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RSTR1_WDT2_POS)) </span></div><div class="line"><a name="l00650"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t_r1.html#ga1932bd51dda2074b7f84df0cc16d20ab">  650</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RSTR1_BTLE_POS                       18 </span></div><div class="line"><a name="l00651"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t_r1.html#ga28dd50715801bd04953eaf38bc6326bc">  651</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RSTR1_BTLE                           ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RSTR1_BTLE_POS)) </span></div><div class="line"><a name="l00653"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t_r1.html#gad5f45d4a714bb7c9cc26dba087e77e55">  653</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RSTR1_AUDIO_POS                      19 </span></div><div class="line"><a name="l00654"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t_r1.html#ga489f98fce3762a200f538b9172fdaddb">  654</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RSTR1_AUDIO                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RSTR1_AUDIO_POS)) </span></div><div class="line"><a name="l00656"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t_r1.html#gad55c4e9cca2c8f4eaa7a66be7e1c3426">  656</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RSTR1_I2C2_POS                       20 </span></div><div class="line"><a name="l00657"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t_r1.html#gac13ff3b6152f9c8658da8e9a75e71f85">  657</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RSTR1_I2C2                           ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RSTR1_I2C2_POS)) </span></div><div class="line"><a name="l00659"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t_r1.html#ga32b0980de12bf991ed3fe605bb0c0ad7">  659</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RSTR1_RPU_POS                        21 </span></div><div class="line"><a name="l00660"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t_r1.html#ga463449bde903b5e008f827bda8e4d8db">  660</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RSTR1_RPU                            ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RSTR1_RPU_POS)) </span></div><div class="line"><a name="l00662"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t_r1.html#ga7d8c222cb519b9f6bee4e45c0b0700b8">  662</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RSTR1_HTMR0_POS                      22 </span></div><div class="line"><a name="l00663"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t_r1.html#ga866d9920b3b44c5877fa95fd00b3953f">  663</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RSTR1_HTMR0                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RSTR1_HTMR0_POS)) </span></div><div class="line"><a name="l00665"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t_r1.html#gab106d940a0423c7f98e8dd8e837045ed">  665</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RSTR1_HTMR1_POS                      23 </span></div><div class="line"><a name="l00666"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t_r1.html#ga37fd1761b1aa1f58439cd8e66a09aeb4">  666</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RSTR1_HTMR1                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RSTR1_HTMR1_POS)) </span></div><div class="line"><a name="l00668"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t_r1.html#gab13bab1b930d14141cf2ff27e680a47c">  668</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RSTR1_DVS_POS                        24 </span></div><div class="line"><a name="l00669"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t_r1.html#ga2585f76d43c9194a4a9ece86d98cb279">  669</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RSTR1_DVS                            ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RSTR1_DVS_POS)) </span></div><div class="line"><a name="l00671"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t_r1.html#gae4b2876f88703818fee195c2fbf2aa12">  671</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RSTR1_SIMO_POS                       25 </span></div><div class="line"><a name="l00672"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t_r1.html#ga15ef239535a2a0c6588a21ae5e484618">  672</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RSTR1_SIMO                           ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RSTR1_SIMO_POS)) </span></div><div class="line"><a name="l00682"></a><span class="lineno"><a class="line" href="group___g_c_r___p_e_r_c_k_c_n1.html#ga758678ba7a0f177c8e6151dacd0b7889">  682</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PERCKCN1_BTLED_POS                   0 </span></div><div class="line"><a name="l00683"></a><span class="lineno"><a class="line" href="group___g_c_r___p_e_r_c_k_c_n1.html#ga3a2da4f3b4b9c32e9240910a07b75197">  683</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PERCKCN1_BTLED                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PERCKCN1_BTLED_POS)) </span></div><div class="line"><a name="l00685"></a><span class="lineno"><a class="line" href="group___g_c_r___p_e_r_c_k_c_n1.html#gaf8e3de9889bf06846a5b61f9364c7b87">  685</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PERCKCN1_UART2D_POS                  1 </span></div><div class="line"><a name="l00686"></a><span class="lineno"><a class="line" href="group___g_c_r___p_e_r_c_k_c_n1.html#ga85cec13690a90c825c749b6324fb379d">  686</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PERCKCN1_UART2D                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PERCKCN1_UART2D_POS)) </span></div><div class="line"><a name="l00688"></a><span class="lineno"><a class="line" href="group___g_c_r___p_e_r_c_k_c_n1.html#ga1f855ed57ba8bd0bd081493e11ad3844">  688</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PERCKCN1_TRNGD_POS                   2 </span></div><div class="line"><a name="l00689"></a><span class="lineno"><a class="line" href="group___g_c_r___p_e_r_c_k_c_n1.html#ga9d54d12b892669201023ab0b32a60d88">  689</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PERCKCN1_TRNGD                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PERCKCN1_TRNGD_POS)) </span></div><div class="line"><a name="l00691"></a><span class="lineno"><a class="line" href="group___g_c_r___p_e_r_c_k_c_n1.html#gaafab949e71e6f8c70172b69784c04d62">  691</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PERCKCN1_SCACHED_POS                 7 </span></div><div class="line"><a name="l00692"></a><span class="lineno"><a class="line" href="group___g_c_r___p_e_r_c_k_c_n1.html#ga9dcefdae338a7ea09c19aa87eee48935">  692</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PERCKCN1_SCACHED                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PERCKCN1_SCACHED_POS)) </span></div><div class="line"><a name="l00694"></a><span class="lineno"><a class="line" href="group___g_c_r___p_e_r_c_k_c_n1.html#gae7f992a5f816717cbe78f1744b45e75e">  694</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PERCKCN1_SDMAD_POS                   8 </span></div><div class="line"><a name="l00695"></a><span class="lineno"><a class="line" href="group___g_c_r___p_e_r_c_k_c_n1.html#gab961b784820587eb71cbd94e4152b318">  695</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PERCKCN1_SDMAD                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PERCKCN1_SDMAD_POS)) </span></div><div class="line"><a name="l00697"></a><span class="lineno"><a class="line" href="group___g_c_r___p_e_r_c_k_c_n1.html#ga8e0c41c0b6bf4911e1d7b543c29aaf29">  697</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PERCKCN1_SMPHRD_POS                  9 </span></div><div class="line"><a name="l00698"></a><span class="lineno"><a class="line" href="group___g_c_r___p_e_r_c_k_c_n1.html#gacc99120190540b783d8a3c4bbde61c32">  698</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PERCKCN1_SMPHRD                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PERCKCN1_SMPHRD_POS)) </span></div><div class="line"><a name="l00700"></a><span class="lineno"><a class="line" href="group___g_c_r___p_e_r_c_k_c_n1.html#gabf57a4d6462cada8d94c7865ab86f9f4">  700</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PERCKCN1_SDHCD_POS                   10 </span></div><div class="line"><a name="l00701"></a><span class="lineno"><a class="line" href="group___g_c_r___p_e_r_c_k_c_n1.html#ga6760691d5fb01d92140db563138e9894">  701</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PERCKCN1_SDHCD                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PERCKCN1_SDHCD_POS)) </span></div><div class="line"><a name="l00703"></a><span class="lineno"><a class="line" href="group___g_c_r___p_e_r_c_k_c_n1.html#ga5ac2ce85368f72f6357bef2018156244">  703</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PERCKCN1_ICACHEXIPD_POS              12 </span></div><div class="line"><a name="l00704"></a><span class="lineno"><a class="line" href="group___g_c_r___p_e_r_c_k_c_n1.html#ga5e303626beb10e4b1df127481d8ce0c7">  704</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PERCKCN1_ICACHEXIPD                  ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PERCKCN1_ICACHEXIPD_POS)) </span></div><div class="line"><a name="l00706"></a><span class="lineno"><a class="line" href="group___g_c_r___p_e_r_c_k_c_n1.html#ga6985319c9b0a87df7bc0af36fecc1062">  706</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PERCKCN1_OWIRED_POS                  13 </span></div><div class="line"><a name="l00707"></a><span class="lineno"><a class="line" href="group___g_c_r___p_e_r_c_k_c_n1.html#ga2f25b1abf80ba515a05c9a92f2a30923">  707</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PERCKCN1_OWIRED                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PERCKCN1_OWIRED_POS)) </span></div><div class="line"><a name="l00709"></a><span class="lineno"><a class="line" href="group___g_c_r___p_e_r_c_k_c_n1.html#ga68cc9a8c63d1dcd579e68598222e9afa">  709</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PERCKCN1_SPI0D_POS                   14 </span></div><div class="line"><a name="l00710"></a><span class="lineno"><a class="line" href="group___g_c_r___p_e_r_c_k_c_n1.html#ga832c29214bca2a3bc045f1f5211ec991">  710</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PERCKCN1_SPI0D                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PERCKCN1_SPI0D_POS)) </span></div><div class="line"><a name="l00712"></a><span class="lineno"><a class="line" href="group___g_c_r___p_e_r_c_k_c_n1.html#ga31c8f50f3b63ca94b14a9f7a5c0b0133">  712</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PERCKCN1_SPIXIPDD_POS                20 </span></div><div class="line"><a name="l00713"></a><span class="lineno"><a class="line" href="group___g_c_r___p_e_r_c_k_c_n1.html#ga84055abaa66a5752d92294a2e70ddd57">  713</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PERCKCN1_SPIXIPDD                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PERCKCN1_SPIXIPDD_POS)) </span></div><div class="line"><a name="l00715"></a><span class="lineno"><a class="line" href="group___g_c_r___p_e_r_c_k_c_n1.html#gac7e329419cfcd0e8739e51b904826992">  715</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PERCKCN1_DMA1D_POS                   21 </span></div><div class="line"><a name="l00716"></a><span class="lineno"><a class="line" href="group___g_c_r___p_e_r_c_k_c_n1.html#ga3e7517f8466fe00e3535f47cc8a97343">  716</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PERCKCN1_DMA1D                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PERCKCN1_DMA1D_POS)) </span></div><div class="line"><a name="l00718"></a><span class="lineno"><a class="line" href="group___g_c_r___p_e_r_c_k_c_n1.html#ga0ad2d473eb737dbc3fa6f10b3bfcf251">  718</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PERCKCN1_AUDIOD_POS                  23 </span></div><div class="line"><a name="l00719"></a><span class="lineno"><a class="line" href="group___g_c_r___p_e_r_c_k_c_n1.html#gad90f694fb92f3d746bd294a4511a44b8">  719</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PERCKCN1_AUDIOD                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PERCKCN1_AUDIOD_POS)) </span></div><div class="line"><a name="l00721"></a><span class="lineno"><a class="line" href="group___g_c_r___p_e_r_c_k_c_n1.html#ga6249e976a4504de6a2f7555330f6debe">  721</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PERCKCN1_I2C2D_POS                   24 </span></div><div class="line"><a name="l00722"></a><span class="lineno"><a class="line" href="group___g_c_r___p_e_r_c_k_c_n1.html#ga60fc86d83640fa40ec2e46ac8bbfb286">  722</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PERCKCN1_I2C2D                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PERCKCN1_I2C2D_POS)) </span></div><div class="line"><a name="l00724"></a><span class="lineno"><a class="line" href="group___g_c_r___p_e_r_c_k_c_n1.html#gaa7662f28a9e576e15e89995c139f6c21">  724</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PERCKCN1_HTMR0D_POS                  25 </span></div><div class="line"><a name="l00725"></a><span class="lineno"><a class="line" href="group___g_c_r___p_e_r_c_k_c_n1.html#gad7e4754e55c086abfda745254aad0c38">  725</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PERCKCN1_HTMR0D                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PERCKCN1_HTMR0D_POS)) </span></div><div class="line"><a name="l00727"></a><span class="lineno"><a class="line" href="group___g_c_r___p_e_r_c_k_c_n1.html#gaafbf95c383dbf9b0a70be65969f4f79e">  727</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PERCKCN1_HTMR1D_POS                  26 </span></div><div class="line"><a name="l00728"></a><span class="lineno"><a class="line" href="group___g_c_r___p_e_r_c_k_c_n1.html#ga827b7f733ae06cd6ad14b5bdd68bb312">  728</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PERCKCN1_HTMR1D                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PERCKCN1_HTMR1D_POS)) </span></div><div class="line"><a name="l00730"></a><span class="lineno"><a class="line" href="group___g_c_r___p_e_r_c_k_c_n1.html#gacfdc806301288d184a3045c7c8689ed8">  730</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PERCKCN1_WDT0D_POS                   27 </span></div><div class="line"><a name="l00731"></a><span class="lineno"><a class="line" href="group___g_c_r___p_e_r_c_k_c_n1.html#gafa8af4bec901afd13a43c782b0069210">  731</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PERCKCN1_WDT0D                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PERCKCN1_WDT0D_POS)) </span></div><div class="line"><a name="l00733"></a><span class="lineno"><a class="line" href="group___g_c_r___p_e_r_c_k_c_n1.html#gaa4c3856213e6b7742a40dafa99c7bc97">  733</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PERCKCN1_WDT1D_POS                   28 </span></div><div class="line"><a name="l00734"></a><span class="lineno"><a class="line" href="group___g_c_r___p_e_r_c_k_c_n1.html#ga3b6885899ce7a3b1f444de703519c98c">  734</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PERCKCN1_WDT1D                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PERCKCN1_WDT1D_POS)) </span></div><div class="line"><a name="l00736"></a><span class="lineno"><a class="line" href="group___g_c_r___p_e_r_c_k_c_n1.html#gabaeef2f9f9e5537d47fa37c273bd971f">  736</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PERCKCN1_WDT2D_POS                   29 </span></div><div class="line"><a name="l00737"></a><span class="lineno"><a class="line" href="group___g_c_r___p_e_r_c_k_c_n1.html#ga22c3aa4305c910246a2790b77afa5336">  737</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PERCKCN1_WDT2D                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PERCKCN1_WDT2D_POS)) </span></div><div class="line"><a name="l00739"></a><span class="lineno"><a class="line" href="group___g_c_r___p_e_r_c_k_c_n1.html#ga581a39fa69eb1031d1b5cba542db9d6d">  739</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PERCKCN1_CPU1D_POS                   31 </span></div><div class="line"><a name="l00740"></a><span class="lineno"><a class="line" href="group___g_c_r___p_e_r_c_k_c_n1.html#ga91f56c5e90e8d55919bc4cbd334ceae2">  740</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PERCKCN1_CPU1D                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PERCKCN1_CPU1D_POS)) </span></div><div class="line"><a name="l00750"></a><span class="lineno"><a class="line" href="group___g_c_r___e_v_e_n_t___e_n.html#ga8db262f27d8800d70eeafa42630d3a97">  750</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_EVENT_EN_CPU0DMAEVENT_POS            0 </span></div><div class="line"><a name="l00751"></a><span class="lineno"><a class="line" href="group___g_c_r___e_v_e_n_t___e_n.html#gad2aa8f475428f1a13ad288c86a6a0490">  751</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_EVENT_EN_CPU0DMAEVENT                ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_EVENT_EN_CPU0DMAEVENT_POS)) </span></div><div class="line"><a name="l00753"></a><span class="lineno"><a class="line" href="group___g_c_r___e_v_e_n_t___e_n.html#ga50454ab7bf2ce6b14f5f6e56487a32c6">  753</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_EVENT_EN_CPU0DMA1EVENT_POS           1 </span></div><div class="line"><a name="l00754"></a><span class="lineno"><a class="line" href="group___g_c_r___e_v_e_n_t___e_n.html#ga603d7acb61b88e605c44b443a053b0e2">  754</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_EVENT_EN_CPU0DMA1EVENT               ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_EVENT_EN_CPU0DMA1EVENT_POS)) </span></div><div class="line"><a name="l00756"></a><span class="lineno"><a class="line" href="group___g_c_r___e_v_e_n_t___e_n.html#ga3ec2608619c03f5825acd2d38c7b7d03">  756</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_EVENT_EN_CPU0TXEVENT_POS             2 </span></div><div class="line"><a name="l00757"></a><span class="lineno"><a class="line" href="group___g_c_r___e_v_e_n_t___e_n.html#ga21187210e61aef2d4b25328c0dc353d6">  757</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_EVENT_EN_CPU0TXEVENT                 ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_EVENT_EN_CPU0TXEVENT_POS)) </span></div><div class="line"><a name="l00759"></a><span class="lineno"><a class="line" href="group___g_c_r___e_v_e_n_t___e_n.html#ga407e683536247d85350f78a25a5057f6">  759</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_EVENT_EN_CPU1DMAEVENT_POS            3 </span></div><div class="line"><a name="l00760"></a><span class="lineno"><a class="line" href="group___g_c_r___e_v_e_n_t___e_n.html#gaa42d00dc5ffea7a0c88fe2d9f0e41e4d">  760</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_EVENT_EN_CPU1DMAEVENT                ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_EVENT_EN_CPU1DMAEVENT_POS)) </span></div><div class="line"><a name="l00762"></a><span class="lineno"><a class="line" href="group___g_c_r___e_v_e_n_t___e_n.html#gab8c057340fa678774379d54c35c6f1ab">  762</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_EVENT_EN_CPU1DMA1EVENT_POS           4 </span></div><div class="line"><a name="l00763"></a><span class="lineno"><a class="line" href="group___g_c_r___e_v_e_n_t___e_n.html#ga1ee3d4a8898a54b2bd1412c848e1dce0">  763</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_EVENT_EN_CPU1DMA1EVENT               ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_EVENT_EN_CPU1DMA1EVENT_POS)) </span></div><div class="line"><a name="l00765"></a><span class="lineno"><a class="line" href="group___g_c_r___e_v_e_n_t___e_n.html#ga80e0f9afae5c1405cc795d827eb4556b">  765</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_EVENT_EN_CPU1TXEVENT_POS             5 </span></div><div class="line"><a name="l00766"></a><span class="lineno"><a class="line" href="group___g_c_r___e_v_e_n_t___e_n.html#ga2fc1e4699562b7fb60490cfb1f642288">  766</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_EVENT_EN_CPU1TXEVENT                 ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_EVENT_EN_CPU1TXEVENT_POS)) </span></div><div class="line"><a name="l00776"></a><span class="lineno"><a class="line" href="group___g_c_r___r_e_v_i_s_i_o_n.html#ga3cf4c0cc3d78980001c528739dd92159">  776</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_REVISION_REVISION_POS                0 </span></div><div class="line"><a name="l00777"></a><span class="lineno"><a class="line" href="group___g_c_r___r_e_v_i_s_i_o_n.html#gab8acc9ee142dcec22b1c1cc7cf0cf08d">  777</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_REVISION_REVISION                    ((uint32_t)(0xFFFFUL &lt;&lt; MXC_F_GCR_REVISION_REVISION_POS)) </span></div><div class="line"><a name="l00787"></a><span class="lineno"><a class="line" href="group___g_c_r___s_y_s_s_i_e.html#ga2f0aa230fc23b3d57b212f78e2cf50e8">  787</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_SYSSIE_ICEULIE_POS                   0 </span></div><div class="line"><a name="l00788"></a><span class="lineno"><a class="line" href="group___g_c_r___s_y_s_s_i_e.html#ga79d85e86bee6420c6b21a154e0cd36d9">  788</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_SYSSIE_ICEULIE                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_SYSSIE_ICEULIE_POS)) </span></div><div class="line"><a name="l00790"></a><span class="lineno"><a class="line" href="group___g_c_r___s_y_s_s_i_e.html#ga6ee69535bc46ca85da783e7194a81781">  790</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_SYSSIE_CIEIE_POS                     1 </span></div><div class="line"><a name="l00791"></a><span class="lineno"><a class="line" href="group___g_c_r___s_y_s_s_i_e.html#ga25d2b469e20165c6d1e21586fef2ce3f">  791</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_SYSSIE_CIEIE                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_SYSSIE_CIEIE_POS)) </span></div><div class="line"><a name="l00793"></a><span class="lineno"><a class="line" href="group___g_c_r___s_y_s_s_i_e.html#ga4f98706d1ef90cbe421ad93c7bc1a75b">  793</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_SYSSIE_SCMFIE_POS                    5 </span></div><div class="line"><a name="l00794"></a><span class="lineno"><a class="line" href="group___g_c_r___s_y_s_s_i_e.html#ga24711e014134d2f0c82ff4eda29ce86e">  794</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_SYSSIE_SCMFIE                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_SYSSIE_SCMFIE_POS)) </span></div><div class="line"><a name="l00804"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c___e_r.html#ga22b9e209552a7a3fdd75e503130cc34c">  804</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_ECC_ER_SYSRAM0ECCERR_POS             0 </span></div><div class="line"><a name="l00805"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c___e_r.html#gaa20fa691563321f78300edcba1cccb00">  805</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_ECC_ER_SYSRAM0ECCERR                 ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_ECC_ER_SYSRAM0ECCERR_POS)) </span></div><div class="line"><a name="l00807"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c___e_r.html#gab0dc4393208506fd7d63b07d37ccdb80">  807</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_ECC_ER_SYSRAM1ECCERR_POS             1 </span></div><div class="line"><a name="l00808"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c___e_r.html#ga5eea3e3b8d1ecb28d123dd93604f7243">  808</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_ECC_ER_SYSRAM1ECCERR                 ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_ECC_ER_SYSRAM1ECCERR_POS)) </span></div><div class="line"><a name="l00810"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c___e_r.html#ga03fd3f37fefcf6a05bad0dd31a7e07e0">  810</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_ECC_ER_SYSRAM2ECCERR_POS             2 </span></div><div class="line"><a name="l00811"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c___e_r.html#gab9c38e1567d8f551aa2e9e6d22ee2c4f">  811</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_ECC_ER_SYSRAM2ECCERR                 ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_ECC_ER_SYSRAM2ECCERR_POS)) </span></div><div class="line"><a name="l00813"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c___e_r.html#ga460c9ab9c554df6e8d0cdcab3a07713f">  813</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_ECC_ER_SYSRAM3ECCERR_POS             3 </span></div><div class="line"><a name="l00814"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c___e_r.html#ga9dff30ea8e8bb37c7794704e41599764">  814</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_ECC_ER_SYSRAM3ECCERR                 ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_ECC_ER_SYSRAM3ECCERR_POS)) </span></div><div class="line"><a name="l00816"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c___e_r.html#ga7bb7824bf0e29213c6a03824f33b64bd">  816</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_ECC_ER_SYSRAM4ECCERR_POS             4 </span></div><div class="line"><a name="l00817"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c___e_r.html#ga8ad8426ad028553cb6e90f948a89cda9">  817</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_ECC_ER_SYSRAM4ECCERR                 ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_ECC_ER_SYSRAM4ECCERR_POS)) </span></div><div class="line"><a name="l00819"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c___e_r.html#ga0488e6965427b8fc5092db922d2662a9">  819</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_ECC_ER_SYSRAM5ECCERR_POS             5 </span></div><div class="line"><a name="l00820"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c___e_r.html#gae9bb0b6413226c631078ba5a893104a6">  820</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_ECC_ER_SYSRAM5ECCERR                 ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_ECC_ER_SYSRAM5ECCERR_POS)) </span></div><div class="line"><a name="l00822"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c___e_r.html#ga2d740215332a90f1eb20698313a2f337">  822</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_ECC_ER_SYSRAM6ECCERR_POS             6 </span></div><div class="line"><a name="l00823"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c___e_r.html#ga0c0f05acbe035b9368b2cfdbb3f4cb3c">  823</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_ECC_ER_SYSRAM6ECCERR                 ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_ECC_ER_SYSRAM6ECCERR_POS)) </span></div><div class="line"><a name="l00825"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c___e_r.html#ga57f7f76acec7f5c70f8fc30bcbe3c927">  825</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_ECC_ER_IC0ECCERR_POS                 8 </span></div><div class="line"><a name="l00826"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c___e_r.html#ga7a6f21eb9dee6aa1e550a59902454b55">  826</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_ECC_ER_IC0ECCERR                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_ECC_ER_IC0ECCERR_POS)) </span></div><div class="line"><a name="l00828"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c___e_r.html#ga3a1256328916e89bfe77cba5b1286e91">  828</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_ECC_ER_IC1ECCERR_POS                 9 </span></div><div class="line"><a name="l00829"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c___e_r.html#gaa2aed66be7b6dc644c57d45cffe1d939">  829</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_ECC_ER_IC1ECCERR                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_ECC_ER_IC1ECCERR_POS)) </span></div><div class="line"><a name="l00831"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c___e_r.html#ga2f3eb29638a477ef86aae9b93746ea0b">  831</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_ECC_ER_ICXIPECCERR_POS               10 </span></div><div class="line"><a name="l00832"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c___e_r.html#ga650b58f57e3206a970bff1f216746958">  832</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_ECC_ER_ICXIPECCERR                   ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_ECC_ER_ICXIPECCERR_POS)) </span></div><div class="line"><a name="l00834"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c___e_r.html#gaff152d33810142dc6b10ad333fb277e0">  834</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_ECC_ER_FL0ECCERR_POS                 11 </span></div><div class="line"><a name="l00835"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c___e_r.html#ga8539cdc9972754b2a6ffe0c58a773e5b">  835</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_ECC_ER_FL0ECCERR                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_ECC_ER_FL0ECCERR_POS)) </span></div><div class="line"><a name="l00837"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c___e_r.html#gaae82a7922d3e480252da42c36f23cb45">  837</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_ECC_ER_FL1ECCERR_POS                 12 </span></div><div class="line"><a name="l00838"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c___e_r.html#gadfaa178270481092e67aec049ff1a127">  838</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_ECC_ER_FL1ECCERR                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_ECC_ER_FL1ECCERR_POS)) </span></div><div class="line"><a name="l00848"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c___c_e_d.html#ga43b6831a0624c8f40e86305d862a4248">  848</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_ECC_CED_SYSRAM0ECCNDED_POS           0 </span></div><div class="line"><a name="l00849"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c___c_e_d.html#ga4ec60d96af4e85d00da196ad75587159">  849</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_ECC_CED_SYSRAM0ECCNDED               ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_ECC_CED_SYSRAM0ECCNDED_POS)) </span></div><div class="line"><a name="l00851"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c___c_e_d.html#ga587570fc196827597dace3509216c6a2">  851</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_ECC_CED_SYSRAM1ECCNDED_POS           1 </span></div><div class="line"><a name="l00852"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c___c_e_d.html#ga54276af76dbc9731d4ad3215896f0acd">  852</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_ECC_CED_SYSRAM1ECCNDED               ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_ECC_CED_SYSRAM1ECCNDED_POS)) </span></div><div class="line"><a name="l00854"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c___c_e_d.html#gaf750b5a193c9066b1de62ffa31061a73">  854</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_ECC_CED_SYSRAM2ECCNDED_POS           2 </span></div><div class="line"><a name="l00855"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c___c_e_d.html#ga67632b721628a72d83953a435c7e68e2">  855</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_ECC_CED_SYSRAM2ECCNDED               ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_ECC_CED_SYSRAM2ECCNDED_POS)) </span></div><div class="line"><a name="l00857"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c___c_e_d.html#gacebced6179ecd0cdbd685c1073d9ca01">  857</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_ECC_CED_SYSRAM3ECCNDED_POS           3 </span></div><div class="line"><a name="l00858"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c___c_e_d.html#gaed5e72b4163c51e9facc84d0e78c8ae2">  858</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_ECC_CED_SYSRAM3ECCNDED               ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_ECC_CED_SYSRAM3ECCNDED_POS)) </span></div><div class="line"><a name="l00860"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c___c_e_d.html#gade02ab8556cc3786ce52c732ee97404e">  860</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_ECC_CED_SYSRAM4ECCNDED_POS           4 </span></div><div class="line"><a name="l00861"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c___c_e_d.html#ga41e7a6697b02aa69fe807b6fa34afb87">  861</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_ECC_CED_SYSRAM4ECCNDED               ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_ECC_CED_SYSRAM4ECCNDED_POS)) </span></div><div class="line"><a name="l00863"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c___c_e_d.html#ga1b03f7e241e2b28fbf12511b1b240f34">  863</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_ECC_CED_SYSRAM5ECCNDED_POS           5 </span></div><div class="line"><a name="l00864"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c___c_e_d.html#ga746901c7d85d9d037bc317e578612dd6">  864</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_ECC_CED_SYSRAM5ECCNDED               ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_ECC_CED_SYSRAM5ECCNDED_POS)) </span></div><div class="line"><a name="l00866"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c___c_e_d.html#gaf9540e6ac1d5ba47a2317d343340ae8a">  866</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_ECC_CED_IC0ECCNDED_POS               8 </span></div><div class="line"><a name="l00867"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c___c_e_d.html#gaae15df78ba59a91feed67ccf295eff5e">  867</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_ECC_CED_IC0ECCNDED                   ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_ECC_CED_IC0ECCNDED_POS)) </span></div><div class="line"><a name="l00869"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c___c_e_d.html#ga91527d97fe02ccede2542ece37360641">  869</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_ECC_CED_IC1ECCNDED_POS               9 </span></div><div class="line"><a name="l00870"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c___c_e_d.html#gaf66e78f892dea8a011f271a44a56a1ca">  870</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_ECC_CED_IC1ECCNDED                   ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_ECC_CED_IC1ECCNDED_POS)) </span></div><div class="line"><a name="l00872"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c___c_e_d.html#gad5c70d1398c5f53687cd38e2da3a3e87">  872</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_ECC_CED_ICXIPECCNDED_POS             10 </span></div><div class="line"><a name="l00873"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c___c_e_d.html#gae293c31d896d7b8699843fd0dcc9542b">  873</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_ECC_CED_ICXIPECCNDED                 ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_ECC_CED_ICXIPECCNDED_POS)) </span></div><div class="line"><a name="l00875"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c___c_e_d.html#ga4b1754f44896b7732e0e7da6df9a1851">  875</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_ECC_CED_FL0ECCNDED_POS               11 </span></div><div class="line"><a name="l00876"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c___c_e_d.html#gabec945a441164de711ba59747c761145">  876</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_ECC_CED_FL0ECCNDED                   ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_ECC_CED_FL0ECCNDED_POS)) </span></div><div class="line"><a name="l00878"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c___c_e_d.html#gacdce4c5e94bbc846c45f7b1b8567d7fc">  878</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_ECC_CED_FL1ECCNDED_POS               12 </span></div><div class="line"><a name="l00879"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c___c_e_d.html#gad293b029d9107b7268d1d1ce4c40c5ad">  879</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_ECC_CED_FL1ECCNDED                   ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_ECC_CED_FL1ECCNDED_POS)) </span></div><div class="line"><a name="l00889"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c___i_r_q_e_n.html#gae129a1227b63043fbf066118f7df33e8">  889</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_ECC_IRQEN_SYSRAM0ECCEN_POS           0 </span></div><div class="line"><a name="l00890"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c___i_r_q_e_n.html#ga0a6c96cb251166d47995f4a9c33955e9">  890</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_ECC_IRQEN_SYSRAM0ECCEN               ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_ECC_IRQEN_SYSRAM0ECCEN_POS)) </span></div><div class="line"><a name="l00892"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c___i_r_q_e_n.html#gaf60ada9e158cb6a8202c5982ff9c2855">  892</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_ECC_IRQEN_SYSRAM1ECCEN_POS           1 </span></div><div class="line"><a name="l00893"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c___i_r_q_e_n.html#ga32058355a200e0837f3bb7824e5c2c66">  893</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_ECC_IRQEN_SYSRAM1ECCEN               ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_ECC_IRQEN_SYSRAM1ECCEN_POS)) </span></div><div class="line"><a name="l00895"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c___i_r_q_e_n.html#gae1ccb48c83328b8b2ad040ecf7d731f5">  895</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_ECC_IRQEN_SYSRAM2ECCEN_POS           2 </span></div><div class="line"><a name="l00896"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c___i_r_q_e_n.html#ga2135db7e19ad2d55d8f00551842df95f">  896</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_ECC_IRQEN_SYSRAM2ECCEN               ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_ECC_IRQEN_SYSRAM2ECCEN_POS)) </span></div><div class="line"><a name="l00898"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c___i_r_q_e_n.html#ga85c365a3fa26b76a188c100d13bd6434">  898</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_ECC_IRQEN_SYSRAM3ECCEN_POS           3 </span></div><div class="line"><a name="l00899"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c___i_r_q_e_n.html#ga23bef4a9b0c0b6eec5128fb7de9c914b">  899</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_ECC_IRQEN_SYSRAM3ECCEN               ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_ECC_IRQEN_SYSRAM3ECCEN_POS)) </span></div><div class="line"><a name="l00901"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c___i_r_q_e_n.html#gae8fcccba5cccb05b3438cbde01ecfd38">  901</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_ECC_IRQEN_SYSRAM4ECCEN_POS           4 </span></div><div class="line"><a name="l00902"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c___i_r_q_e_n.html#gacebdad2eab41b4e07ddd41f6404a9d9d">  902</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_ECC_IRQEN_SYSRAM4ECCEN               ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_ECC_IRQEN_SYSRAM4ECCEN_POS)) </span></div><div class="line"><a name="l00904"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c___i_r_q_e_n.html#gaeb06c0fa3e347b778cf28af299bfd3fa">  904</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_ECC_IRQEN_SYSRAM5ECCEN_POS           5 </span></div><div class="line"><a name="l00905"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c___i_r_q_e_n.html#ga69bec3ded2ca6ff7e70bafc8581eeaa4">  905</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_ECC_IRQEN_SYSRAM5ECCEN               ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_ECC_IRQEN_SYSRAM5ECCEN_POS)) </span></div><div class="line"><a name="l00907"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c___i_r_q_e_n.html#ga82cff2362cf947608767e5a554b4efa3">  907</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_ECC_IRQEN_IC0ECCEN_POS               8 </span></div><div class="line"><a name="l00908"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c___i_r_q_e_n.html#ga1586575636b58f2eaceb1b3b350a0ce9">  908</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_ECC_IRQEN_IC0ECCEN                   ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_ECC_IRQEN_IC0ECCEN_POS)) </span></div><div class="line"><a name="l00910"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c___i_r_q_e_n.html#gaf5b8c420ffc9d3961e31dd20beebe217">  910</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_ECC_IRQEN_IC1ECCEN_POS               9 </span></div><div class="line"><a name="l00911"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c___i_r_q_e_n.html#ga370deb0b7c8ad04fbe1fc51b7029a3ce">  911</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_ECC_IRQEN_IC1ECCEN                   ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_ECC_IRQEN_IC1ECCEN_POS)) </span></div><div class="line"><a name="l00913"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c___i_r_q_e_n.html#ga195311fe0e5b1e6ef6b47edb51aa0aa0">  913</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_ECC_IRQEN_ICXIPECCEN_POS             10 </span></div><div class="line"><a name="l00914"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c___i_r_q_e_n.html#ga1de27ac7bfc691e683cb40554d57b327">  914</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_ECC_IRQEN_ICXIPECCEN                 ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_ECC_IRQEN_ICXIPECCEN_POS)) </span></div><div class="line"><a name="l00916"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c___i_r_q_e_n.html#ga81a32527719bc5aa99f841438caacbcc">  916</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_ECC_IRQEN_FL0ECCEN_POS               11 </span></div><div class="line"><a name="l00917"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c___i_r_q_e_n.html#ga4a571c502da864a3c859f796ef3048a4">  917</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_ECC_IRQEN_FL0ECCEN                   ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_ECC_IRQEN_FL0ECCEN_POS)) </span></div><div class="line"><a name="l00919"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c___i_r_q_e_n.html#gab17c47846ac5844dddc4d0193622f7fd">  919</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_ECC_IRQEN_FL1ECCEN_POS               12 </span></div><div class="line"><a name="l00920"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c___i_r_q_e_n.html#ga0001ce33e440466f00a8041862d4bc14">  920</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_ECC_IRQEN_FL1ECCEN                   ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_ECC_IRQEN_FL1ECCEN_POS)) </span></div><div class="line"><a name="l00930"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c___e_r_r_a_d.html#ga070622e29aa1c4b5d59399584ecce4a6">  930</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_ECC_ERRAD_DATARAMADDR_POS            0 </span></div><div class="line"><a name="l00931"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c___e_r_r_a_d.html#ga942bd7cb0a1ccc8e01a50182bcf56f24">  931</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_ECC_ERRAD_DATARAMADDR                ((uint32_t)(0x1FFFUL &lt;&lt; MXC_F_GCR_ECC_ERRAD_DATARAMADDR_POS)) </span></div><div class="line"><a name="l00933"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c___e_r_r_a_d.html#ga11ba7fca4ae9a6d6c27511e2f0521d52">  933</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_ECC_ERRAD_DATARAMBANK_POS            14 </span></div><div class="line"><a name="l00934"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c___e_r_r_a_d.html#ga6bdceb98ec78356b866de3a1f3f67200">  934</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_ECC_ERRAD_DATARAMBANK                ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_ECC_ERRAD_DATARAMBANK_POS)) </span></div><div class="line"><a name="l00936"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c___e_r_r_a_d.html#gaebe191f139ad74ddcfc250098fdd009a">  936</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_ECC_ERRAD_DATARAMERR_POS             15 </span></div><div class="line"><a name="l00937"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c___e_r_r_a_d.html#gaf45e2f7374a139a6518add4e928ae9a1">  937</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_ECC_ERRAD_DATARAMERR                 ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_ECC_ERRAD_DATARAMERR_POS)) </span></div><div class="line"><a name="l00939"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c___e_r_r_a_d.html#gaae7494cc903b81d4a57a96633cf89b64">  939</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_ECC_ERRAD_TAGRAMADDR_POS             16 </span></div><div class="line"><a name="l00940"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c___e_r_r_a_d.html#ga22e1940b9d130ca08102da2c169c07c9">  940</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_ECC_ERRAD_TAGRAMADDR                 ((uint32_t)(0x1FFFUL &lt;&lt; MXC_F_GCR_ECC_ERRAD_TAGRAMADDR_POS)) </span></div><div class="line"><a name="l00942"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c___e_r_r_a_d.html#gad763d6522540fadd13e86391ca9b1722">  942</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_ECC_ERRAD_TAGRAMBANK_POS             30 </span></div><div class="line"><a name="l00943"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c___e_r_r_a_d.html#ga7673344638c77a63e3730320c0b760de">  943</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_ECC_ERRAD_TAGRAMBANK                 ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_ECC_ERRAD_TAGRAMBANK_POS)) </span></div><div class="line"><a name="l00945"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c___e_r_r_a_d.html#gaf6f3ac310f27b12310201a4a1ff01612">  945</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_ECC_ERRAD_TAGRAMERR_POS              31 </span></div><div class="line"><a name="l00946"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c___e_r_r_a_d.html#gab23bdcda88dfd95546d80a1a767a7183">  946</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_ECC_ERRAD_TAGRAMERR                  ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_ECC_ERRAD_TAGRAMERR_POS)) </span></div><div class="line"><a name="l00956"></a><span class="lineno"><a class="line" href="group___g_c_r___b_t_l_e___l_d_o_c_r.html#ga37fba5c31b33886c4343c68711b2358f">  956</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_BTLE_LDOCR_LDORXEN_POS               0 </span></div><div class="line"><a name="l00957"></a><span class="lineno"><a class="line" href="group___g_c_r___b_t_l_e___l_d_o_c_r.html#gaf058779d158d2ef294754d47f0cd097f">  957</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_BTLE_LDOCR_LDORXEN                   ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_BTLE_LDOCR_LDORXEN_POS)) </span></div><div class="line"><a name="l00959"></a><span class="lineno"><a class="line" href="group___g_c_r___b_t_l_e___l_d_o_c_r.html#ga80ee8753497f99dedc027a8d0c2841a1">  959</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_BTLE_LDOCR_LDORXOPULLD_POS           1 </span></div><div class="line"><a name="l00960"></a><span class="lineno"><a class="line" href="group___g_c_r___b_t_l_e___l_d_o_c_r.html#gac353a970c1e0982ddb509731e67d6bcd">  960</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_BTLE_LDOCR_LDORXOPULLD               ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_BTLE_LDOCR_LDORXOPULLD_POS)) </span></div><div class="line"><a name="l00962"></a><span class="lineno"><a class="line" href="group___g_c_r___b_t_l_e___l_d_o_c_r.html#ga06e4e087050ce1f3059ad519a2d61b8f">  962</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_BTLE_LDOCR_LDORXVSEL_POS             2 </span></div><div class="line"><a name="l00963"></a><span class="lineno"><a class="line" href="group___g_c_r___b_t_l_e___l_d_o_c_r.html#ga8fb0745b1d1f0413c6c5a91c3316853f">  963</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_BTLE_LDOCR_LDORXVSEL                 ((uint32_t)(0x3UL &lt;&lt; MXC_F_GCR_BTLE_LDOCR_LDORXVSEL_POS)) </span></div><div class="line"><a name="l00964"></a><span class="lineno"><a class="line" href="group___g_c_r___b_t_l_e___l_d_o_c_r.html#ga71201268d602accb152a5654ca82b530">  964</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_BTLE_LDOCR_LDORXVSEL_0_85            ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00965"></a><span class="lineno"><a class="line" href="group___g_c_r___b_t_l_e___l_d_o_c_r.html#gadf390dc1c5e82af2c020617acaf93802">  965</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_BTLE_LDOCR_LDORXVSEL_0_85            (MXC_V_GCR_BTLE_LDOCR_LDORXVSEL_0_85 &lt;&lt; MXC_F_GCR_BTLE_LDOCR_LDORXVSEL_POS) </span></div><div class="line"><a name="l00966"></a><span class="lineno"><a class="line" href="group___g_c_r___b_t_l_e___l_d_o_c_r.html#ga90538749fb5b5d65a981200b4cd37300">  966</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_BTLE_LDOCR_LDORXVSEL_0_9             ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00967"></a><span class="lineno"><a class="line" href="group___g_c_r___b_t_l_e___l_d_o_c_r.html#gab2b34fe74d439ce313281d7e0a14620c">  967</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_BTLE_LDOCR_LDORXVSEL_0_9             (MXC_V_GCR_BTLE_LDOCR_LDORXVSEL_0_9 &lt;&lt; MXC_F_GCR_BTLE_LDOCR_LDORXVSEL_POS) </span></div><div class="line"><a name="l00968"></a><span class="lineno"><a class="line" href="group___g_c_r___b_t_l_e___l_d_o_c_r.html#gabe7743ace227659b3dca202df228295a">  968</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_BTLE_LDOCR_LDORXVSEL_1_0             ((uint32_t)0x2UL) </span></div><div class="line"><a name="l00969"></a><span class="lineno"><a class="line" href="group___g_c_r___b_t_l_e___l_d_o_c_r.html#ga2b177877e4a3402005ed59a124773e9c">  969</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_BTLE_LDOCR_LDORXVSEL_1_0             (MXC_V_GCR_BTLE_LDOCR_LDORXVSEL_1_0 &lt;&lt; MXC_F_GCR_BTLE_LDOCR_LDORXVSEL_POS) </span></div><div class="line"><a name="l00970"></a><span class="lineno"><a class="line" href="group___g_c_r___b_t_l_e___l_d_o_c_r.html#ga9e137916fc22350a57668c6a9cca2efb">  970</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_BTLE_LDOCR_LDORXVSEL_1_1             ((uint32_t)0x3UL) </span></div><div class="line"><a name="l00971"></a><span class="lineno"><a class="line" href="group___g_c_r___b_t_l_e___l_d_o_c_r.html#gae70a688fd4f69f0e53d474144d8d10b3">  971</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_BTLE_LDOCR_LDORXVSEL_1_1             (MXC_V_GCR_BTLE_LDOCR_LDORXVSEL_1_1 &lt;&lt; MXC_F_GCR_BTLE_LDOCR_LDORXVSEL_POS) </span></div><div class="line"><a name="l00973"></a><span class="lineno"><a class="line" href="group___g_c_r___b_t_l_e___l_d_o_c_r.html#ga4bb808d516934f761b19d3c0b04c0aaa">  973</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_BTLE_LDOCR_LDOTXEN_POS               4 </span></div><div class="line"><a name="l00974"></a><span class="lineno"><a class="line" href="group___g_c_r___b_t_l_e___l_d_o_c_r.html#ga1b631e02493ccc20311e9455032af902">  974</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_BTLE_LDOCR_LDOTXEN                   ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_BTLE_LDOCR_LDOTXEN_POS)) </span></div><div class="line"><a name="l00976"></a><span class="lineno"><a class="line" href="group___g_c_r___b_t_l_e___l_d_o_c_r.html#ga73b582ba4fefac825a84d685cfd89237">  976</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_BTLE_LDOCR_LDOTXPULLD_POS            5 </span></div><div class="line"><a name="l00977"></a><span class="lineno"><a class="line" href="group___g_c_r___b_t_l_e___l_d_o_c_r.html#gaaafad6ecbd22651af919c11be56127b0">  977</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_BTLE_LDOCR_LDOTXPULLD                ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_BTLE_LDOCR_LDOTXPULLD_POS)) </span></div><div class="line"><a name="l00979"></a><span class="lineno"><a class="line" href="group___g_c_r___b_t_l_e___l_d_o_c_r.html#gab13b75ede89d8b96903ec7910a642d83">  979</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_BTLE_LDOCR_LDOTXVSEL_POS             6 </span></div><div class="line"><a name="l00980"></a><span class="lineno"><a class="line" href="group___g_c_r___b_t_l_e___l_d_o_c_r.html#ga3845ccd2e3fba0ec843dbd8e6fa7d0ab">  980</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_BTLE_LDOCR_LDOTXVSEL                 ((uint32_t)(0x3UL &lt;&lt; MXC_F_GCR_BTLE_LDOCR_LDOTXVSEL_POS)) </span></div><div class="line"><a name="l00981"></a><span class="lineno"><a class="line" href="group___g_c_r___b_t_l_e___l_d_o_c_r.html#ga31cb95b7662db4c4be310f2f91c8413a">  981</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_BTLE_LDOCR_LDOTXVSEL_0_85            ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00982"></a><span class="lineno"><a class="line" href="group___g_c_r___b_t_l_e___l_d_o_c_r.html#gaf433bda69ffcdb2ff0f88be535c1a5aa">  982</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_BTLE_LDOCR_LDOTXVSEL_0_85            (MXC_V_GCR_BTLE_LDOCR_LDOTXVSEL_0_85 &lt;&lt; MXC_F_GCR_BTLE_LDOCR_LDOTXVSEL_POS) </span></div><div class="line"><a name="l00983"></a><span class="lineno"><a class="line" href="group___g_c_r___b_t_l_e___l_d_o_c_r.html#ga3a77f85546308afc252056593b69c7b3">  983</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_BTLE_LDOCR_LDOTXVSEL_0_9             ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00984"></a><span class="lineno"><a class="line" href="group___g_c_r___b_t_l_e___l_d_o_c_r.html#gab2b9ea3bbceb4b449b750ee23f4879e4">  984</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_BTLE_LDOCR_LDOTXVSEL_0_9             (MXC_V_GCR_BTLE_LDOCR_LDOTXVSEL_0_9 &lt;&lt; MXC_F_GCR_BTLE_LDOCR_LDOTXVSEL_POS) </span></div><div class="line"><a name="l00985"></a><span class="lineno"><a class="line" href="group___g_c_r___b_t_l_e___l_d_o_c_r.html#ga9760cb035e857b0878548435bbdbff3b">  985</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_BTLE_LDOCR_LDOTXVSEL_1_0             ((uint32_t)0x2UL) </span></div><div class="line"><a name="l00986"></a><span class="lineno"><a class="line" href="group___g_c_r___b_t_l_e___l_d_o_c_r.html#ga6625d38b9ccf0302e8360638661bc3bf">  986</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_BTLE_LDOCR_LDOTXVSEL_1_0             (MXC_V_GCR_BTLE_LDOCR_LDOTXVSEL_1_0 &lt;&lt; MXC_F_GCR_BTLE_LDOCR_LDOTXVSEL_POS) </span></div><div class="line"><a name="l00987"></a><span class="lineno"><a class="line" href="group___g_c_r___b_t_l_e___l_d_o_c_r.html#gaeb2ffe6fd2862ba395bc4c54c433fb5d">  987</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_BTLE_LDOCR_LDOTXVSEL_1_1             ((uint32_t)0x3UL) </span></div><div class="line"><a name="l00988"></a><span class="lineno"><a class="line" href="group___g_c_r___b_t_l_e___l_d_o_c_r.html#ga957eb767223367ef94cea1e65e920b96">  988</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_BTLE_LDOCR_LDOTXVSEL_1_1             (MXC_V_GCR_BTLE_LDOCR_LDOTXVSEL_1_1 &lt;&lt; MXC_F_GCR_BTLE_LDOCR_LDOTXVSEL_POS) </span></div><div class="line"><a name="l00990"></a><span class="lineno"><a class="line" href="group___g_c_r___b_t_l_e___l_d_o_c_r.html#ga608fb5df3cacdf4712bfe060e3cbce60">  990</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_BTLE_LDOCR_LDOTXBYP_POS              8 </span></div><div class="line"><a name="l00991"></a><span class="lineno"><a class="line" href="group___g_c_r___b_t_l_e___l_d_o_c_r.html#ga8ebb6adcc4db00c25d579526bdc0e388">  991</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_BTLE_LDOCR_LDOTXBYP                  ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_BTLE_LDOCR_LDOTXBYP_POS)) </span></div><div class="line"><a name="l00993"></a><span class="lineno"><a class="line" href="group___g_c_r___b_t_l_e___l_d_o_c_r.html#ga891b323c93eb34bf5942382909eb792a">  993</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_BTLE_LDOCR_LDOTXDISCH_POS            9 </span></div><div class="line"><a name="l00994"></a><span class="lineno"><a class="line" href="group___g_c_r___b_t_l_e___l_d_o_c_r.html#gab9d77685008a47f4de8f2144444301b1">  994</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_BTLE_LDOCR_LDOTXDISCH                ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_BTLE_LDOCR_LDOTXDISCH_POS)) </span></div><div class="line"><a name="l00996"></a><span class="lineno"><a class="line" href="group___g_c_r___b_t_l_e___l_d_o_c_r.html#ga1f508b4a8acb28ba8f7bae4ef899fd82">  996</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_BTLE_LDOCR_LDORXBYP_POS              10 </span></div><div class="line"><a name="l00997"></a><span class="lineno"><a class="line" href="group___g_c_r___b_t_l_e___l_d_o_c_r.html#ga4421c64599490dda001ec54d6d588404">  997</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_BTLE_LDOCR_LDORXBYP                  ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_BTLE_LDOCR_LDORXBYP_POS)) </span></div><div class="line"><a name="l00999"></a><span class="lineno"><a class="line" href="group___g_c_r___b_t_l_e___l_d_o_c_r.html#gaefd6faa825f4b983e5b07249225eeeb0">  999</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_BTLE_LDOCR_LDORXDISCH_POS            11 </span></div><div class="line"><a name="l01000"></a><span class="lineno"><a class="line" href="group___g_c_r___b_t_l_e___l_d_o_c_r.html#ga8a3ac998c8ea172aa9ec90e4cfca5dfb"> 1000</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_BTLE_LDOCR_LDORXDISCH                ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_BTLE_LDOCR_LDORXDISCH_POS)) </span></div><div class="line"><a name="l01002"></a><span class="lineno"><a class="line" href="group___g_c_r___b_t_l_e___l_d_o_c_r.html#gacdbc54f7526eb106039cbc0ed7e4b4ad"> 1002</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_BTLE_LDOCR_LDORXENDLY_POS            12 </span></div><div class="line"><a name="l01003"></a><span class="lineno"><a class="line" href="group___g_c_r___b_t_l_e___l_d_o_c_r.html#ga1317dbe7f8d4c99b1d9d67bee24224a6"> 1003</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_BTLE_LDOCR_LDORXENDLY                ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_BTLE_LDOCR_LDORXENDLY_POS)) </span></div><div class="line"><a name="l01005"></a><span class="lineno"><a class="line" href="group___g_c_r___b_t_l_e___l_d_o_c_r.html#ga98e7be80462a48703d8f7be5aefed3e6"> 1005</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_BTLE_LDOCR_LDOTXENDLY_POS            13 </span></div><div class="line"><a name="l01006"></a><span class="lineno"><a class="line" href="group___g_c_r___b_t_l_e___l_d_o_c_r.html#gab083b69f6de9a1c8a0a466d516be768e"> 1006</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_BTLE_LDOCR_LDOTXENDLY                ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_BTLE_LDOCR_LDOTXENDLY_POS)) </span></div><div class="line"><a name="l01008"></a><span class="lineno"><a class="line" href="group___g_c_r___b_t_l_e___l_d_o_c_r.html#ga4cf8340fd1cdeccb92b1096dcd1eddb4"> 1008</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_BTLE_LDOCR_LDOTXBYPENENDLY_POS       14 </span></div><div class="line"><a name="l01009"></a><span class="lineno"><a class="line" href="group___g_c_r___b_t_l_e___l_d_o_c_r.html#ga5e58bafd531081e42bc392a06218d7c2"> 1009</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_BTLE_LDOCR_LDOTXBYPENENDLY           ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_BTLE_LDOCR_LDOTXBYPENENDLY_POS)) </span></div><div class="line"><a name="l01011"></a><span class="lineno"><a class="line" href="group___g_c_r___b_t_l_e___l_d_o_c_r.html#gac346e6d02f5d371cdaa6ca964468be76"> 1011</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_BTLE_LDOCR_LDORXBYPENENDLY_POS       15 </span></div><div class="line"><a name="l01012"></a><span class="lineno"><a class="line" href="group___g_c_r___b_t_l_e___l_d_o_c_r.html#ga1045342d69855adbff3df5313fe34b53"> 1012</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_BTLE_LDOCR_LDORXBYPENENDLY           ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_BTLE_LDOCR_LDORXBYPENENDLY_POS)) </span></div><div class="line"><a name="l01022"></a><span class="lineno"><a class="line" href="group___g_c_r___b_t_l_e___l_d_o_d_c_r.html#ga336ac9a3b6648342eef462e8a1eded2a"> 1022</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_BTLE_LDODCR_BYPDLYCNT_POS            0 </span></div><div class="line"><a name="l01023"></a><span class="lineno"><a class="line" href="group___g_c_r___b_t_l_e___l_d_o_d_c_r.html#gaeb80fed834ffc7e8bf60833f62c90901"> 1023</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_BTLE_LDODCR_BYPDLYCNT                ((uint32_t)(0xFFUL &lt;&lt; MXC_F_GCR_BTLE_LDODCR_BYPDLYCNT_POS)) </span></div><div class="line"><a name="l01025"></a><span class="lineno"><a class="line" href="group___g_c_r___b_t_l_e___l_d_o_d_c_r.html#gaa2654188eddb9e8006243088d171a6e1"> 1025</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_BTLE_LDODCR_LDOTXDLYCNT_POS          8 </span></div><div class="line"><a name="l01026"></a><span class="lineno"><a class="line" href="group___g_c_r___b_t_l_e___l_d_o_d_c_r.html#ga463849fe6c57b243072c8e0b6a104ebd"> 1026</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_BTLE_LDODCR_LDOTXDLYCNT              ((uint32_t)(0x1FFUL &lt;&lt; MXC_F_GCR_BTLE_LDODCR_LDOTXDLYCNT_POS)) </span></div><div class="line"><a name="l01028"></a><span class="lineno"><a class="line" href="group___g_c_r___b_t_l_e___l_d_o_d_c_r.html#ga87861715da513a774a431252d89145fc"> 1028</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_BTLE_LDODCR_LDORXDLYCNT_POS          20 </span></div><div class="line"><a name="l01029"></a><span class="lineno"><a class="line" href="group___g_c_r___b_t_l_e___l_d_o_d_c_r.html#ga58360854666f99685fbef2ff22893822"> 1029</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_BTLE_LDODCR_LDORXDLYCNT              ((uint32_t)(0x1FFUL &lt;&lt; MXC_F_GCR_BTLE_LDODCR_LDORXDLYCNT_POS)) </span></div><div class="line"><a name="l01039"></a><span class="lineno"><a class="line" href="group___g_c_r___g_p0.html#ga994ccec45e8862ec2eeb238a59bbac1b"> 1039</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_GP0_GPR0_POS                         0 </span></div><div class="line"><a name="l01040"></a><span class="lineno"><a class="line" href="group___g_c_r___g_p0.html#ga63b3164c6095bf024708764edd49ee54"> 1040</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_GP0_GPR0                             ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_GCR_GP0_GPR0_POS)) </span></div><div class="line"><a name="l01050"></a><span class="lineno"><a class="line" href="group___g_c_r___a_p_b___a_s_y_n_c.html#ga98d0352764abe2752eea7063ea675fa4"> 1050</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_APB_ASYNC_APBASYNCI2C0_POS           0 </span></div><div class="line"><a name="l01051"></a><span class="lineno"><a class="line" href="group___g_c_r___a_p_b___a_s_y_n_c.html#gae029ebeaf61370eb1e82628156b251e8"> 1051</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_APB_ASYNC_APBASYNCI2C0               ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_APB_ASYNC_APBASYNCI2C0_POS)) </span></div><div class="line"><a name="l01053"></a><span class="lineno"><a class="line" href="group___g_c_r___a_p_b___a_s_y_n_c.html#ga29c18e6a7f4fc0bf9581d473e67a5906"> 1053</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_APB_ASYNC_APBASYNCI2C1_POS           1 </span></div><div class="line"><a name="l01054"></a><span class="lineno"><a class="line" href="group___g_c_r___a_p_b___a_s_y_n_c.html#ga49339c9dacbe8415647472bade8b9b2c"> 1054</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_APB_ASYNC_APBASYNCI2C1               ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_APB_ASYNC_APBASYNCI2C1_POS)) </span></div><div class="line"><a name="l01056"></a><span class="lineno"><a class="line" href="group___g_c_r___a_p_b___a_s_y_n_c.html#ga7ef840df7cb3958d907ca85eb240fdd2"> 1056</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_APB_ASYNC_APBASYNCI2C2_POS           2 </span></div><div class="line"><a name="l01057"></a><span class="lineno"><a class="line" href="group___g_c_r___a_p_b___a_s_y_n_c.html#ga59df6ac7996df6b9ed6b98b1ff1fd4eb"> 1057</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_APB_ASYNC_APBASYNCI2C2               ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_APB_ASYNC_APBASYNCI2C2_POS)) </span></div><div class="line"><a name="l01059"></a><span class="lineno"><a class="line" href="group___g_c_r___a_p_b___a_s_y_n_c.html#ga4ec0c06945061efa956aa72ac9ced61f"> 1059</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_APB_ASYNC_APBASYNCPT_POS             3 </span></div><div class="line"><a name="l01060"></a><span class="lineno"><a class="line" href="group___g_c_r___a_p_b___a_s_y_n_c.html#gafaea91c6e795dab84f5c8fda19b7ce13"> 1060</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_APB_ASYNC_APBASYNCPT                 ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_APB_ASYNC_APBASYNCPT_POS)) </span></div><div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;}</div><div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;</div><div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;<span class="preprocessor">#endif // LIBRARIES_CMSIS_DEVICE_MAXIM_MAX32665_INCLUDE_GCR_REGS_H_</span></div><div class="ttc" id="group__gcr__registers_html_a5f63f9fd8fbf27b12bb557d118c99826"><div class="ttname"><a href="group__gcr__registers.html#a5f63f9fd8fbf27b12bb557d118c99826">mxc_gcr_regs_t::gp0</a></div><div class="ttdeci">__IO uint32_t gp0</div><div class="ttdef"><b>Definition:</b> gcr_regs.h:102</div></div>
<div class="ttc" id="group__gcr__registers_html_afee557c7cf13095471e75c3461c39146"><div class="ttname"><a href="group__gcr__registers.html#afee557c7cf13095471e75c3461c39146">mxc_gcr_regs_t::memckcn</a></div><div class="ttdeci">__IO uint32_t memckcn</div><div class="ttdef"><b>Definition:</b> gcr_regs.h:85</div></div>
<div class="ttc" id="group__gcr__registers_html_a4c52d970b4f671579cdaf388d8ffb7cf"><div class="ttname"><a href="group__gcr__registers.html#a4c52d970b4f671579cdaf388d8ffb7cf">mxc_gcr_regs_t::ecc_er</a></div><div class="ttdeci">__IO uint32_t ecc_er</div><div class="ttdef"><b>Definition:</b> gcr_regs.h:95</div></div>
<div class="ttc" id="group__gcr__registers_html_a6e1ff66da9e7f6caa395e59a775b6ac1"><div class="ttname"><a href="group__gcr__registers.html#a6e1ff66da9e7f6caa395e59a775b6ac1">mxc_gcr_regs_t::apb_async</a></div><div class="ttdeci">__IO uint32_t apb_async</div><div class="ttdef"><b>Definition:</b> gcr_regs.h:103</div></div>
<div class="ttc" id="group__gcr__registers_html_af32635b2086bcc4d2a1f5a76a7ea26c5"><div class="ttname"><a href="group__gcr__registers.html#af32635b2086bcc4d2a1f5a76a7ea26c5">mxc_gcr_regs_t::ecc_ced</a></div><div class="ttdeci">__IO uint32_t ecc_ced</div><div class="ttdef"><b>Definition:</b> gcr_regs.h:96</div></div>
<div class="ttc" id="group__gcr__registers_html_adc259584187e52ca0aea8c5f25470179"><div class="ttname"><a href="group__gcr__registers.html#adc259584187e52ca0aea8c5f25470179">mxc_gcr_regs_t::perckcn1</a></div><div class="ttdeci">__IO uint32_t perckcn1</div><div class="ttdef"><b>Definition:</b> gcr_regs.h:90</div></div>
<div class="ttc" id="group__gcr__registers_html_a57825ccaf8b5d0185fd6d5d51d7453df"><div class="ttname"><a href="group__gcr__registers.html#a57825ccaf8b5d0185fd6d5d51d7453df">mxc_gcr_regs_t::ecc_errad</a></div><div class="ttdeci">__IO uint32_t ecc_errad</div><div class="ttdef"><b>Definition:</b> gcr_regs.h:98</div></div>
<div class="ttc" id="group__gcr__registers_html_aded80343c99475cbff19c4daf3abe92c"><div class="ttname"><a href="group__gcr__registers.html#aded80343c99475cbff19c4daf3abe92c">mxc_gcr_regs_t::perckcn0</a></div><div class="ttdeci">__IO uint32_t perckcn0</div><div class="ttdef"><b>Definition:</b> gcr_regs.h:84</div></div>
<div class="ttc" id="group__gcr__registers_html_ad8127db3bc3e660a74aeea09b51caa64"><div class="ttname"><a href="group__gcr__registers.html#ad8127db3bc3e660a74aeea09b51caa64">mxc_gcr_regs_t::btle_ldodcr</a></div><div class="ttdeci">__IO uint32_t btle_ldodcr</div><div class="ttdef"><b>Definition:</b> gcr_regs.h:100</div></div>
<div class="ttc" id="group__gcr__registers_html_a74affb3ea2ad99b50d09a476f75f7b05"><div class="ttname"><a href="group__gcr__registers.html#a74affb3ea2ad99b50d09a476f75f7b05">mxc_gcr_regs_t::pm</a></div><div class="ttdeci">__IO uint32_t pm</div><div class="ttdef"><b>Definition:</b> gcr_regs.h:80</div></div>
<div class="ttc" id="group__gcr__registers_html_a0992c1de5c5cdb5bf8a0945c9492fff8"><div class="ttname"><a href="group__gcr__registers.html#a0992c1de5c5cdb5bf8a0945c9492fff8">mxc_gcr_regs_t::event_en</a></div><div class="ttdeci">__IO uint32_t event_en</div><div class="ttdef"><b>Definition:</b> gcr_regs.h:91</div></div>
<div class="ttc" id="group__gcr__registers_html_acee2dbffe912313350b11286f3843946"><div class="ttname"><a href="group__gcr__registers.html#acee2dbffe912313350b11286f3843946">mxc_gcr_regs_t::clkcn</a></div><div class="ttdeci">__IO uint32_t clkcn</div><div class="ttdef"><b>Definition:</b> gcr_regs.h:79</div></div>
<div class="ttc" id="group__gcr__registers_html_ac575e51b25af5e10d038847e87b3be78"><div class="ttname"><a href="group__gcr__registers.html#ac575e51b25af5e10d038847e87b3be78">mxc_gcr_regs_t::rstr0</a></div><div class="ttdeci">__IO uint32_t rstr0</div><div class="ttdef"><b>Definition:</b> gcr_regs.h:78</div></div>
<div class="ttc" id="group__gcr__registers_html_a5ec5ff99e091c4b099f811524f7facf7"><div class="ttname"><a href="group__gcr__registers.html#a5ec5ff99e091c4b099f811524f7facf7">mxc_gcr_regs_t::memzcn</a></div><div class="ttdeci">__IO uint32_t memzcn</div><div class="ttdef"><b>Definition:</b> gcr_regs.h:86</div></div>
<div class="ttc" id="group__gcr__registers_html_a17e4f7751f33d122d1e61ff10271fb09"><div class="ttname"><a href="group__gcr__registers.html#a17e4f7751f33d122d1e61ff10271fb09">mxc_gcr_regs_t::ecc_irqen</a></div><div class="ttdeci">__IO uint32_t ecc_irqen</div><div class="ttdef"><b>Definition:</b> gcr_regs.h:97</div></div>
<div class="ttc" id="group__gcr__registers_html_aaf9223d83c1c46bdf6dd7793ad66215d"><div class="ttname"><a href="group__gcr__registers.html#aaf9223d83c1c46bdf6dd7793ad66215d">mxc_gcr_regs_t::syssie</a></div><div class="ttdeci">__IO uint32_t syssie</div><div class="ttdef"><b>Definition:</b> gcr_regs.h:93</div></div>
<div class="ttc" id="group__gcr__registers_html_a22b7d933839817506fac3d41e93d722a"><div class="ttname"><a href="group__gcr__registers.html#a22b7d933839817506fac3d41e93d722a">mxc_gcr_regs_t::rstr1</a></div><div class="ttdeci">__IO uint32_t rstr1</div><div class="ttdef"><b>Definition:</b> gcr_regs.h:89</div></div>
<div class="ttc" id="group__gcr__registers_html_a7427d9acfaff29878c03e9bc7e5c0bd8"><div class="ttname"><a href="group__gcr__registers.html#a7427d9acfaff29878c03e9bc7e5c0bd8">mxc_gcr_regs_t::btle_ldocr</a></div><div class="ttdeci">__IO uint32_t btle_ldocr</div><div class="ttdef"><b>Definition:</b> gcr_regs.h:99</div></div>
<div class="ttc" id="group__gcr__registers_html_structmxc__gcr__regs__t"><div class="ttname"><a href="group__gcr__registers.html#structmxc__gcr__regs__t">mxc_gcr_regs_t</a></div><div class="ttdef"><b>Definition:</b> gcr_regs.h:76</div></div>
<div class="ttc" id="group__gcr__registers_html_a229cc0c7a8ac2d94efd5074d1d905d1f"><div class="ttname"><a href="group__gcr__registers.html#a229cc0c7a8ac2d94efd5074d1d905d1f">mxc_gcr_regs_t::pckdiv</a></div><div class="ttdeci">__IO uint32_t pckdiv</div><div class="ttdef"><b>Definition:</b> gcr_regs.h:82</div></div>
<div class="ttc" id="group__gcr__registers_html_a5f664fe0f3d93dab91cd3fa4c0e51fe0"><div class="ttname"><a href="group__gcr__registers.html#a5f664fe0f3d93dab91cd3fa4c0e51fe0">mxc_gcr_regs_t::scon</a></div><div class="ttdeci">__IO uint32_t scon</div><div class="ttdef"><b>Definition:</b> gcr_regs.h:77</div></div>
<div class="ttc" id="group__gcr__registers_html_a6e139ffb1b218877f74b83aaddd17439"><div class="ttname"><a href="group__gcr__registers.html#a6e139ffb1b218877f74b83aaddd17439">mxc_gcr_regs_t::sysst</a></div><div class="ttdeci">__IO uint32_t sysst</div><div class="ttdef"><b>Definition:</b> gcr_regs.h:88</div></div>
<div class="ttc" id="group__gcr__registers_html_ae93f00095baadabd87fea73087eb870a"><div class="ttname"><a href="group__gcr__registers.html#ae93f00095baadabd87fea73087eb870a">mxc_gcr_regs_t::revision</a></div><div class="ttdeci">__I uint32_t revision</div><div class="ttdef"><b>Definition:</b> gcr_regs.h:92</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_e7fa9f9ff84ec6f18f923fb2418bfd4b.html">CMSIS</a></li><li class="navelem"><a class="el" href="dir_74a1ad929b9bc221910eda5e657bf53e.html">Device</a></li><li class="navelem"><a class="el" href="dir_2735d35371771e96c24dd0c1d026f345.html">Maxim</a></li><li class="navelem"><a class="el" href="dir_47adca39a28ae90518c1c01efa52461b.html">MAX32665</a></li><li class="navelem"><a class="el" href="dir_2e01352d2a686e5c19314f8e02092ed6.html">Include</a></li><li class="navelem"><a class="el" href="gcr__regs_8h.html">gcr_regs.h</a></li>
    <li class="footer">Generated on Wed Oct 16 2024 15:04:59 for MAX32665 Peripheral Driver API by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
